
DataModule.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001cb44  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000122c  0801cd18  0801cd18  0002cd18  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801df44  0801df44  00030308  2**0
                  CONTENTS
  4 .ARM          00000008  0801df44  0801df44  0002df44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801df4c  0801df4c  00030308  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801df4c  0801df4c  0002df4c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801df50  0801df50  0002df50  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000308  20000000  0801df54  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00008184  20000308  0801e25c  00030308  2**2
                  ALLOC
 10 ._user_heap_stack 00000c04  2000848c  0801e25c  0003848c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030308  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00030338  2**0
                  CONTENTS, READONLY
 13 .debug_info   0003071f  00000000  00000000  0003037b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00008564  00000000  00000000  00060a9a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00002860  00000000  00000000  00069000  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001eba  00000000  00000000  0006b860  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0000dd51  00000000  00000000  0006d71a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0003c6df  00000000  00000000  0007b46b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000f5ab9  00000000  00000000  000b7b4a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  0000bce4  00000000  00000000  001ad604  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007b  00000000  00000000  001b92e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000308 	.word	0x20000308
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0801ccfc 	.word	0x0801ccfc

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	2000030c 	.word	0x2000030c
 800020c:	0801ccfc 	.word	0x0801ccfc

08000210 <strcmp>:
 8000210:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000214:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000218:	2a01      	cmp	r2, #1
 800021a:	bf28      	it	cs
 800021c:	429a      	cmpcs	r2, r3
 800021e:	d0f7      	beq.n	8000210 <strcmp>
 8000220:	1ad0      	subs	r0, r2, r3
 8000222:	4770      	bx	lr
	...

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <strlen>:
 80002d0:	4603      	mov	r3, r0
 80002d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002d6:	2a00      	cmp	r2, #0
 80002d8:	d1fb      	bne.n	80002d2 <strlen+0x2>
 80002da:	1a18      	subs	r0, r3, r0
 80002dc:	3801      	subs	r0, #1
 80002de:	4770      	bx	lr

080002e0 <__aeabi_drsub>:
 80002e0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002e4:	e002      	b.n	80002ec <__adddf3>
 80002e6:	bf00      	nop

080002e8 <__aeabi_dsub>:
 80002e8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ec <__adddf3>:
 80002ec:	b530      	push	{r4, r5, lr}
 80002ee:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002f2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002f6:	ea94 0f05 	teq	r4, r5
 80002fa:	bf08      	it	eq
 80002fc:	ea90 0f02 	teqeq	r0, r2
 8000300:	bf1f      	itttt	ne
 8000302:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000306:	ea55 0c02 	orrsne.w	ip, r5, r2
 800030a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800030e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000312:	f000 80e2 	beq.w	80004da <__adddf3+0x1ee>
 8000316:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800031a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800031e:	bfb8      	it	lt
 8000320:	426d      	neglt	r5, r5
 8000322:	dd0c      	ble.n	800033e <__adddf3+0x52>
 8000324:	442c      	add	r4, r5
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	ea82 0000 	eor.w	r0, r2, r0
 8000332:	ea83 0101 	eor.w	r1, r3, r1
 8000336:	ea80 0202 	eor.w	r2, r0, r2
 800033a:	ea81 0303 	eor.w	r3, r1, r3
 800033e:	2d36      	cmp	r5, #54	; 0x36
 8000340:	bf88      	it	hi
 8000342:	bd30      	pophi	{r4, r5, pc}
 8000344:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000348:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800034c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000350:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000354:	d002      	beq.n	800035c <__adddf3+0x70>
 8000356:	4240      	negs	r0, r0
 8000358:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800035c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000360:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000364:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000368:	d002      	beq.n	8000370 <__adddf3+0x84>
 800036a:	4252      	negs	r2, r2
 800036c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000370:	ea94 0f05 	teq	r4, r5
 8000374:	f000 80a7 	beq.w	80004c6 <__adddf3+0x1da>
 8000378:	f1a4 0401 	sub.w	r4, r4, #1
 800037c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000380:	db0d      	blt.n	800039e <__adddf3+0xb2>
 8000382:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000386:	fa22 f205 	lsr.w	r2, r2, r5
 800038a:	1880      	adds	r0, r0, r2
 800038c:	f141 0100 	adc.w	r1, r1, #0
 8000390:	fa03 f20e 	lsl.w	r2, r3, lr
 8000394:	1880      	adds	r0, r0, r2
 8000396:	fa43 f305 	asr.w	r3, r3, r5
 800039a:	4159      	adcs	r1, r3
 800039c:	e00e      	b.n	80003bc <__adddf3+0xd0>
 800039e:	f1a5 0520 	sub.w	r5, r5, #32
 80003a2:	f10e 0e20 	add.w	lr, lr, #32
 80003a6:	2a01      	cmp	r2, #1
 80003a8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003ac:	bf28      	it	cs
 80003ae:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003b2:	fa43 f305 	asr.w	r3, r3, r5
 80003b6:	18c0      	adds	r0, r0, r3
 80003b8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003bc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003c0:	d507      	bpl.n	80003d2 <__adddf3+0xe6>
 80003c2:	f04f 0e00 	mov.w	lr, #0
 80003c6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ca:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ce:	eb6e 0101 	sbc.w	r1, lr, r1
 80003d2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003d6:	d31b      	bcc.n	8000410 <__adddf3+0x124>
 80003d8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003dc:	d30c      	bcc.n	80003f8 <__adddf3+0x10c>
 80003de:	0849      	lsrs	r1, r1, #1
 80003e0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003e4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003e8:	f104 0401 	add.w	r4, r4, #1
 80003ec:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003f0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003f4:	f080 809a 	bcs.w	800052c <__adddf3+0x240>
 80003f8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003fc:	bf08      	it	eq
 80003fe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000402:	f150 0000 	adcs.w	r0, r0, #0
 8000406:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800040a:	ea41 0105 	orr.w	r1, r1, r5
 800040e:	bd30      	pop	{r4, r5, pc}
 8000410:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000414:	4140      	adcs	r0, r0
 8000416:	eb41 0101 	adc.w	r1, r1, r1
 800041a:	3c01      	subs	r4, #1
 800041c:	bf28      	it	cs
 800041e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000422:	d2e9      	bcs.n	80003f8 <__adddf3+0x10c>
 8000424:	f091 0f00 	teq	r1, #0
 8000428:	bf04      	itt	eq
 800042a:	4601      	moveq	r1, r0
 800042c:	2000      	moveq	r0, #0
 800042e:	fab1 f381 	clz	r3, r1
 8000432:	bf08      	it	eq
 8000434:	3320      	addeq	r3, #32
 8000436:	f1a3 030b 	sub.w	r3, r3, #11
 800043a:	f1b3 0220 	subs.w	r2, r3, #32
 800043e:	da0c      	bge.n	800045a <__adddf3+0x16e>
 8000440:	320c      	adds	r2, #12
 8000442:	dd08      	ble.n	8000456 <__adddf3+0x16a>
 8000444:	f102 0c14 	add.w	ip, r2, #20
 8000448:	f1c2 020c 	rsb	r2, r2, #12
 800044c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000450:	fa21 f102 	lsr.w	r1, r1, r2
 8000454:	e00c      	b.n	8000470 <__adddf3+0x184>
 8000456:	f102 0214 	add.w	r2, r2, #20
 800045a:	bfd8      	it	le
 800045c:	f1c2 0c20 	rsble	ip, r2, #32
 8000460:	fa01 f102 	lsl.w	r1, r1, r2
 8000464:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000468:	bfdc      	itt	le
 800046a:	ea41 010c 	orrle.w	r1, r1, ip
 800046e:	4090      	lslle	r0, r2
 8000470:	1ae4      	subs	r4, r4, r3
 8000472:	bfa2      	ittt	ge
 8000474:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000478:	4329      	orrge	r1, r5
 800047a:	bd30      	popge	{r4, r5, pc}
 800047c:	ea6f 0404 	mvn.w	r4, r4
 8000480:	3c1f      	subs	r4, #31
 8000482:	da1c      	bge.n	80004be <__adddf3+0x1d2>
 8000484:	340c      	adds	r4, #12
 8000486:	dc0e      	bgt.n	80004a6 <__adddf3+0x1ba>
 8000488:	f104 0414 	add.w	r4, r4, #20
 800048c:	f1c4 0220 	rsb	r2, r4, #32
 8000490:	fa20 f004 	lsr.w	r0, r0, r4
 8000494:	fa01 f302 	lsl.w	r3, r1, r2
 8000498:	ea40 0003 	orr.w	r0, r0, r3
 800049c:	fa21 f304 	lsr.w	r3, r1, r4
 80004a0:	ea45 0103 	orr.w	r1, r5, r3
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f1c4 040c 	rsb	r4, r4, #12
 80004aa:	f1c4 0220 	rsb	r2, r4, #32
 80004ae:	fa20 f002 	lsr.w	r0, r0, r2
 80004b2:	fa01 f304 	lsl.w	r3, r1, r4
 80004b6:	ea40 0003 	orr.w	r0, r0, r3
 80004ba:	4629      	mov	r1, r5
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	fa21 f004 	lsr.w	r0, r1, r4
 80004c2:	4629      	mov	r1, r5
 80004c4:	bd30      	pop	{r4, r5, pc}
 80004c6:	f094 0f00 	teq	r4, #0
 80004ca:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ce:	bf06      	itte	eq
 80004d0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004d4:	3401      	addeq	r4, #1
 80004d6:	3d01      	subne	r5, #1
 80004d8:	e74e      	b.n	8000378 <__adddf3+0x8c>
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf18      	it	ne
 80004e0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004e4:	d029      	beq.n	800053a <__adddf3+0x24e>
 80004e6:	ea94 0f05 	teq	r4, r5
 80004ea:	bf08      	it	eq
 80004ec:	ea90 0f02 	teqeq	r0, r2
 80004f0:	d005      	beq.n	80004fe <__adddf3+0x212>
 80004f2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004f6:	bf04      	itt	eq
 80004f8:	4619      	moveq	r1, r3
 80004fa:	4610      	moveq	r0, r2
 80004fc:	bd30      	pop	{r4, r5, pc}
 80004fe:	ea91 0f03 	teq	r1, r3
 8000502:	bf1e      	ittt	ne
 8000504:	2100      	movne	r1, #0
 8000506:	2000      	movne	r0, #0
 8000508:	bd30      	popne	{r4, r5, pc}
 800050a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800050e:	d105      	bne.n	800051c <__adddf3+0x230>
 8000510:	0040      	lsls	r0, r0, #1
 8000512:	4149      	adcs	r1, r1
 8000514:	bf28      	it	cs
 8000516:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800051a:	bd30      	pop	{r4, r5, pc}
 800051c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000520:	bf3c      	itt	cc
 8000522:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000526:	bd30      	popcc	{r4, r5, pc}
 8000528:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800052c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000530:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000534:	f04f 0000 	mov.w	r0, #0
 8000538:	bd30      	pop	{r4, r5, pc}
 800053a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800053e:	bf1a      	itte	ne
 8000540:	4619      	movne	r1, r3
 8000542:	4610      	movne	r0, r2
 8000544:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000548:	bf1c      	itt	ne
 800054a:	460b      	movne	r3, r1
 800054c:	4602      	movne	r2, r0
 800054e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000552:	bf06      	itte	eq
 8000554:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000558:	ea91 0f03 	teqeq	r1, r3
 800055c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000560:	bd30      	pop	{r4, r5, pc}
 8000562:	bf00      	nop

08000564 <__aeabi_ui2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f04f 0500 	mov.w	r5, #0
 800057c:	f04f 0100 	mov.w	r1, #0
 8000580:	e750      	b.n	8000424 <__adddf3+0x138>
 8000582:	bf00      	nop

08000584 <__aeabi_i2d>:
 8000584:	f090 0f00 	teq	r0, #0
 8000588:	bf04      	itt	eq
 800058a:	2100      	moveq	r1, #0
 800058c:	4770      	bxeq	lr
 800058e:	b530      	push	{r4, r5, lr}
 8000590:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000594:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000598:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800059c:	bf48      	it	mi
 800059e:	4240      	negmi	r0, r0
 80005a0:	f04f 0100 	mov.w	r1, #0
 80005a4:	e73e      	b.n	8000424 <__adddf3+0x138>
 80005a6:	bf00      	nop

080005a8 <__aeabi_f2d>:
 80005a8:	0042      	lsls	r2, r0, #1
 80005aa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005ae:	ea4f 0131 	mov.w	r1, r1, rrx
 80005b2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005b6:	bf1f      	itttt	ne
 80005b8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005bc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005c0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005c4:	4770      	bxne	lr
 80005c6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005ca:	bf08      	it	eq
 80005cc:	4770      	bxeq	lr
 80005ce:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005d2:	bf04      	itt	eq
 80005d4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005d8:	4770      	bxeq	lr
 80005da:	b530      	push	{r4, r5, lr}
 80005dc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005e0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005e4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005e8:	e71c      	b.n	8000424 <__adddf3+0x138>
 80005ea:	bf00      	nop

080005ec <__aeabi_ul2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f04f 0500 	mov.w	r5, #0
 80005fa:	e00a      	b.n	8000612 <__aeabi_l2d+0x16>

080005fc <__aeabi_l2d>:
 80005fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000600:	bf08      	it	eq
 8000602:	4770      	bxeq	lr
 8000604:	b530      	push	{r4, r5, lr}
 8000606:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800060a:	d502      	bpl.n	8000612 <__aeabi_l2d+0x16>
 800060c:	4240      	negs	r0, r0
 800060e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000612:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000616:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800061a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800061e:	f43f aed8 	beq.w	80003d2 <__adddf3+0xe6>
 8000622:	f04f 0203 	mov.w	r2, #3
 8000626:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800062a:	bf18      	it	ne
 800062c:	3203      	addne	r2, #3
 800062e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000632:	bf18      	it	ne
 8000634:	3203      	addne	r2, #3
 8000636:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800063a:	f1c2 0320 	rsb	r3, r2, #32
 800063e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000642:	fa20 f002 	lsr.w	r0, r0, r2
 8000646:	fa01 fe03 	lsl.w	lr, r1, r3
 800064a:	ea40 000e 	orr.w	r0, r0, lr
 800064e:	fa21 f102 	lsr.w	r1, r1, r2
 8000652:	4414      	add	r4, r2
 8000654:	e6bd      	b.n	80003d2 <__adddf3+0xe6>
 8000656:	bf00      	nop

08000658 <__aeabi_dmul>:
 8000658:	b570      	push	{r4, r5, r6, lr}
 800065a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800065e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000662:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000666:	bf1d      	ittte	ne
 8000668:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800066c:	ea94 0f0c 	teqne	r4, ip
 8000670:	ea95 0f0c 	teqne	r5, ip
 8000674:	f000 f8de 	bleq	8000834 <__aeabi_dmul+0x1dc>
 8000678:	442c      	add	r4, r5
 800067a:	ea81 0603 	eor.w	r6, r1, r3
 800067e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000682:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000686:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800068a:	bf18      	it	ne
 800068c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000690:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000694:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000698:	d038      	beq.n	800070c <__aeabi_dmul+0xb4>
 800069a:	fba0 ce02 	umull	ip, lr, r0, r2
 800069e:	f04f 0500 	mov.w	r5, #0
 80006a2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80006a6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80006aa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80006ae:	f04f 0600 	mov.w	r6, #0
 80006b2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006b6:	f09c 0f00 	teq	ip, #0
 80006ba:	bf18      	it	ne
 80006bc:	f04e 0e01 	orrne.w	lr, lr, #1
 80006c0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006c4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006c8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006cc:	d204      	bcs.n	80006d8 <__aeabi_dmul+0x80>
 80006ce:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006d2:	416d      	adcs	r5, r5
 80006d4:	eb46 0606 	adc.w	r6, r6, r6
 80006d8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006dc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006e0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006e4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006e8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ec:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006f0:	bf88      	it	hi
 80006f2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006f6:	d81e      	bhi.n	8000736 <__aeabi_dmul+0xde>
 80006f8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006fc:	bf08      	it	eq
 80006fe:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000702:	f150 0000 	adcs.w	r0, r0, #0
 8000706:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800070a:	bd70      	pop	{r4, r5, r6, pc}
 800070c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000710:	ea46 0101 	orr.w	r1, r6, r1
 8000714:	ea40 0002 	orr.w	r0, r0, r2
 8000718:	ea81 0103 	eor.w	r1, r1, r3
 800071c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000720:	bfc2      	ittt	gt
 8000722:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000726:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800072a:	bd70      	popgt	{r4, r5, r6, pc}
 800072c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000730:	f04f 0e00 	mov.w	lr, #0
 8000734:	3c01      	subs	r4, #1
 8000736:	f300 80ab 	bgt.w	8000890 <__aeabi_dmul+0x238>
 800073a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800073e:	bfde      	ittt	le
 8000740:	2000      	movle	r0, #0
 8000742:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000746:	bd70      	pople	{r4, r5, r6, pc}
 8000748:	f1c4 0400 	rsb	r4, r4, #0
 800074c:	3c20      	subs	r4, #32
 800074e:	da35      	bge.n	80007bc <__aeabi_dmul+0x164>
 8000750:	340c      	adds	r4, #12
 8000752:	dc1b      	bgt.n	800078c <__aeabi_dmul+0x134>
 8000754:	f104 0414 	add.w	r4, r4, #20
 8000758:	f1c4 0520 	rsb	r5, r4, #32
 800075c:	fa00 f305 	lsl.w	r3, r0, r5
 8000760:	fa20 f004 	lsr.w	r0, r0, r4
 8000764:	fa01 f205 	lsl.w	r2, r1, r5
 8000768:	ea40 0002 	orr.w	r0, r0, r2
 800076c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000770:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000774:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000778:	fa21 f604 	lsr.w	r6, r1, r4
 800077c:	eb42 0106 	adc.w	r1, r2, r6
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 040c 	rsb	r4, r4, #12
 8000790:	f1c4 0520 	rsb	r5, r4, #32
 8000794:	fa00 f304 	lsl.w	r3, r0, r4
 8000798:	fa20 f005 	lsr.w	r0, r0, r5
 800079c:	fa01 f204 	lsl.w	r2, r1, r4
 80007a0:	ea40 0002 	orr.w	r0, r0, r2
 80007a4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007a8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007ac:	f141 0100 	adc.w	r1, r1, #0
 80007b0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007b4:	bf08      	it	eq
 80007b6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ba:	bd70      	pop	{r4, r5, r6, pc}
 80007bc:	f1c4 0520 	rsb	r5, r4, #32
 80007c0:	fa00 f205 	lsl.w	r2, r0, r5
 80007c4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007c8:	fa20 f304 	lsr.w	r3, r0, r4
 80007cc:	fa01 f205 	lsl.w	r2, r1, r5
 80007d0:	ea43 0302 	orr.w	r3, r3, r2
 80007d4:	fa21 f004 	lsr.w	r0, r1, r4
 80007d8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007dc:	fa21 f204 	lsr.w	r2, r1, r4
 80007e0:	ea20 0002 	bic.w	r0, r0, r2
 80007e4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ec:	bf08      	it	eq
 80007ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007f2:	bd70      	pop	{r4, r5, r6, pc}
 80007f4:	f094 0f00 	teq	r4, #0
 80007f8:	d10f      	bne.n	800081a <__aeabi_dmul+0x1c2>
 80007fa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007fe:	0040      	lsls	r0, r0, #1
 8000800:	eb41 0101 	adc.w	r1, r1, r1
 8000804:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3c01      	subeq	r4, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1a6>
 800080e:	ea41 0106 	orr.w	r1, r1, r6
 8000812:	f095 0f00 	teq	r5, #0
 8000816:	bf18      	it	ne
 8000818:	4770      	bxne	lr
 800081a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800081e:	0052      	lsls	r2, r2, #1
 8000820:	eb43 0303 	adc.w	r3, r3, r3
 8000824:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000828:	bf08      	it	eq
 800082a:	3d01      	subeq	r5, #1
 800082c:	d0f7      	beq.n	800081e <__aeabi_dmul+0x1c6>
 800082e:	ea43 0306 	orr.w	r3, r3, r6
 8000832:	4770      	bx	lr
 8000834:	ea94 0f0c 	teq	r4, ip
 8000838:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800083c:	bf18      	it	ne
 800083e:	ea95 0f0c 	teqne	r5, ip
 8000842:	d00c      	beq.n	800085e <__aeabi_dmul+0x206>
 8000844:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000848:	bf18      	it	ne
 800084a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084e:	d1d1      	bne.n	80007f4 <__aeabi_dmul+0x19c>
 8000850:	ea81 0103 	eor.w	r1, r1, r3
 8000854:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000858:	f04f 0000 	mov.w	r0, #0
 800085c:	bd70      	pop	{r4, r5, r6, pc}
 800085e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000862:	bf06      	itte	eq
 8000864:	4610      	moveq	r0, r2
 8000866:	4619      	moveq	r1, r3
 8000868:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800086c:	d019      	beq.n	80008a2 <__aeabi_dmul+0x24a>
 800086e:	ea94 0f0c 	teq	r4, ip
 8000872:	d102      	bne.n	800087a <__aeabi_dmul+0x222>
 8000874:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000878:	d113      	bne.n	80008a2 <__aeabi_dmul+0x24a>
 800087a:	ea95 0f0c 	teq	r5, ip
 800087e:	d105      	bne.n	800088c <__aeabi_dmul+0x234>
 8000880:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000884:	bf1c      	itt	ne
 8000886:	4610      	movne	r0, r2
 8000888:	4619      	movne	r1, r3
 800088a:	d10a      	bne.n	80008a2 <__aeabi_dmul+0x24a>
 800088c:	ea81 0103 	eor.w	r1, r1, r3
 8000890:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000894:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000898:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800089c:	f04f 0000 	mov.w	r0, #0
 80008a0:	bd70      	pop	{r4, r5, r6, pc}
 80008a2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80008a6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80008aa:	bd70      	pop	{r4, r5, r6, pc}

080008ac <__aeabi_ddiv>:
 80008ac:	b570      	push	{r4, r5, r6, lr}
 80008ae:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008b2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008b6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008ba:	bf1d      	ittte	ne
 80008bc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008c0:	ea94 0f0c 	teqne	r4, ip
 80008c4:	ea95 0f0c 	teqne	r5, ip
 80008c8:	f000 f8a7 	bleq	8000a1a <__aeabi_ddiv+0x16e>
 80008cc:	eba4 0405 	sub.w	r4, r4, r5
 80008d0:	ea81 0e03 	eor.w	lr, r1, r3
 80008d4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008dc:	f000 8088 	beq.w	80009f0 <__aeabi_ddiv+0x144>
 80008e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008e4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008e8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ec:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008f0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008f4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008f8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008fc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000900:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000904:	429d      	cmp	r5, r3
 8000906:	bf08      	it	eq
 8000908:	4296      	cmpeq	r6, r2
 800090a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800090e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000912:	d202      	bcs.n	800091a <__aeabi_ddiv+0x6e>
 8000914:	085b      	lsrs	r3, r3, #1
 8000916:	ea4f 0232 	mov.w	r2, r2, rrx
 800091a:	1ab6      	subs	r6, r6, r2
 800091c:	eb65 0503 	sbc.w	r5, r5, r3
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800092a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000958:	085b      	lsrs	r3, r3, #1
 800095a:	ea4f 0232 	mov.w	r2, r2, rrx
 800095e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000962:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000966:	bf22      	ittt	cs
 8000968:	1ab6      	subcs	r6, r6, r2
 800096a:	4675      	movcs	r5, lr
 800096c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000970:	085b      	lsrs	r3, r3, #1
 8000972:	ea4f 0232 	mov.w	r2, r2, rrx
 8000976:	ebb6 0e02 	subs.w	lr, r6, r2
 800097a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800097e:	bf22      	ittt	cs
 8000980:	1ab6      	subcs	r6, r6, r2
 8000982:	4675      	movcs	r5, lr
 8000984:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000988:	ea55 0e06 	orrs.w	lr, r5, r6
 800098c:	d018      	beq.n	80009c0 <__aeabi_ddiv+0x114>
 800098e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000992:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000996:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800099a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800099e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80009a2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80009a6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80009aa:	d1c0      	bne.n	800092e <__aeabi_ddiv+0x82>
 80009ac:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b0:	d10b      	bne.n	80009ca <__aeabi_ddiv+0x11e>
 80009b2:	ea41 0100 	orr.w	r1, r1, r0
 80009b6:	f04f 0000 	mov.w	r0, #0
 80009ba:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009be:	e7b6      	b.n	800092e <__aeabi_ddiv+0x82>
 80009c0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009c4:	bf04      	itt	eq
 80009c6:	4301      	orreq	r1, r0
 80009c8:	2000      	moveq	r0, #0
 80009ca:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ce:	bf88      	it	hi
 80009d0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009d4:	f63f aeaf 	bhi.w	8000736 <__aeabi_dmul+0xde>
 80009d8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009dc:	bf04      	itt	eq
 80009de:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009e2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009e6:	f150 0000 	adcs.w	r0, r0, #0
 80009ea:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ee:	bd70      	pop	{r4, r5, r6, pc}
 80009f0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009f4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009f8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009fc:	bfc2      	ittt	gt
 80009fe:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a02:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a06:	bd70      	popgt	{r4, r5, r6, pc}
 8000a08:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a0c:	f04f 0e00 	mov.w	lr, #0
 8000a10:	3c01      	subs	r4, #1
 8000a12:	e690      	b.n	8000736 <__aeabi_dmul+0xde>
 8000a14:	ea45 0e06 	orr.w	lr, r5, r6
 8000a18:	e68d      	b.n	8000736 <__aeabi_dmul+0xde>
 8000a1a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a1e:	ea94 0f0c 	teq	r4, ip
 8000a22:	bf08      	it	eq
 8000a24:	ea95 0f0c 	teqeq	r5, ip
 8000a28:	f43f af3b 	beq.w	80008a2 <__aeabi_dmul+0x24a>
 8000a2c:	ea94 0f0c 	teq	r4, ip
 8000a30:	d10a      	bne.n	8000a48 <__aeabi_ddiv+0x19c>
 8000a32:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a36:	f47f af34 	bne.w	80008a2 <__aeabi_dmul+0x24a>
 8000a3a:	ea95 0f0c 	teq	r5, ip
 8000a3e:	f47f af25 	bne.w	800088c <__aeabi_dmul+0x234>
 8000a42:	4610      	mov	r0, r2
 8000a44:	4619      	mov	r1, r3
 8000a46:	e72c      	b.n	80008a2 <__aeabi_dmul+0x24a>
 8000a48:	ea95 0f0c 	teq	r5, ip
 8000a4c:	d106      	bne.n	8000a5c <__aeabi_ddiv+0x1b0>
 8000a4e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a52:	f43f aefd 	beq.w	8000850 <__aeabi_dmul+0x1f8>
 8000a56:	4610      	mov	r0, r2
 8000a58:	4619      	mov	r1, r3
 8000a5a:	e722      	b.n	80008a2 <__aeabi_dmul+0x24a>
 8000a5c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a66:	f47f aec5 	bne.w	80007f4 <__aeabi_dmul+0x19c>
 8000a6a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a6e:	f47f af0d 	bne.w	800088c <__aeabi_dmul+0x234>
 8000a72:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a76:	f47f aeeb 	bne.w	8000850 <__aeabi_dmul+0x1f8>
 8000a7a:	e712      	b.n	80008a2 <__aeabi_dmul+0x24a>

08000a7c <__gedf2>:
 8000a7c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a80:	e006      	b.n	8000a90 <__cmpdf2+0x4>
 8000a82:	bf00      	nop

08000a84 <__ledf2>:
 8000a84:	f04f 0c01 	mov.w	ip, #1
 8000a88:	e002      	b.n	8000a90 <__cmpdf2+0x4>
 8000a8a:	bf00      	nop

08000a8c <__cmpdf2>:
 8000a8c:	f04f 0c01 	mov.w	ip, #1
 8000a90:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a94:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a9c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa0:	bf18      	it	ne
 8000aa2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000aa6:	d01b      	beq.n	8000ae0 <__cmpdf2+0x54>
 8000aa8:	b001      	add	sp, #4
 8000aaa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000aae:	bf0c      	ite	eq
 8000ab0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000ab4:	ea91 0f03 	teqne	r1, r3
 8000ab8:	bf02      	ittt	eq
 8000aba:	ea90 0f02 	teqeq	r0, r2
 8000abe:	2000      	moveq	r0, #0
 8000ac0:	4770      	bxeq	lr
 8000ac2:	f110 0f00 	cmn.w	r0, #0
 8000ac6:	ea91 0f03 	teq	r1, r3
 8000aca:	bf58      	it	pl
 8000acc:	4299      	cmppl	r1, r3
 8000ace:	bf08      	it	eq
 8000ad0:	4290      	cmpeq	r0, r2
 8000ad2:	bf2c      	ite	cs
 8000ad4:	17d8      	asrcs	r0, r3, #31
 8000ad6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000ada:	f040 0001 	orr.w	r0, r0, #1
 8000ade:	4770      	bx	lr
 8000ae0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d102      	bne.n	8000af0 <__cmpdf2+0x64>
 8000aea:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aee:	d107      	bne.n	8000b00 <__cmpdf2+0x74>
 8000af0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af8:	d1d6      	bne.n	8000aa8 <__cmpdf2+0x1c>
 8000afa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000afe:	d0d3      	beq.n	8000aa8 <__cmpdf2+0x1c>
 8000b00:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000b04:	4770      	bx	lr
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdrcmple>:
 8000b08:	4684      	mov	ip, r0
 8000b0a:	4610      	mov	r0, r2
 8000b0c:	4662      	mov	r2, ip
 8000b0e:	468c      	mov	ip, r1
 8000b10:	4619      	mov	r1, r3
 8000b12:	4663      	mov	r3, ip
 8000b14:	e000      	b.n	8000b18 <__aeabi_cdcmpeq>
 8000b16:	bf00      	nop

08000b18 <__aeabi_cdcmpeq>:
 8000b18:	b501      	push	{r0, lr}
 8000b1a:	f7ff ffb7 	bl	8000a8c <__cmpdf2>
 8000b1e:	2800      	cmp	r0, #0
 8000b20:	bf48      	it	mi
 8000b22:	f110 0f00 	cmnmi.w	r0, #0
 8000b26:	bd01      	pop	{r0, pc}

08000b28 <__aeabi_dcmpeq>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff fff4 	bl	8000b18 <__aeabi_cdcmpeq>
 8000b30:	bf0c      	ite	eq
 8000b32:	2001      	moveq	r0, #1
 8000b34:	2000      	movne	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmplt>:
 8000b3c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b40:	f7ff ffea 	bl	8000b18 <__aeabi_cdcmpeq>
 8000b44:	bf34      	ite	cc
 8000b46:	2001      	movcc	r0, #1
 8000b48:	2000      	movcs	r0, #0
 8000b4a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4e:	bf00      	nop

08000b50 <__aeabi_dcmple>:
 8000b50:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b54:	f7ff ffe0 	bl	8000b18 <__aeabi_cdcmpeq>
 8000b58:	bf94      	ite	ls
 8000b5a:	2001      	movls	r0, #1
 8000b5c:	2000      	movhi	r0, #0
 8000b5e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b62:	bf00      	nop

08000b64 <__aeabi_dcmpge>:
 8000b64:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b68:	f7ff ffce 	bl	8000b08 <__aeabi_cdrcmple>
 8000b6c:	bf94      	ite	ls
 8000b6e:	2001      	movls	r0, #1
 8000b70:	2000      	movhi	r0, #0
 8000b72:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b76:	bf00      	nop

08000b78 <__aeabi_dcmpgt>:
 8000b78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b7c:	f7ff ffc4 	bl	8000b08 <__aeabi_cdrcmple>
 8000b80:	bf34      	ite	cc
 8000b82:	2001      	movcc	r0, #1
 8000b84:	2000      	movcs	r0, #0
 8000b86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b8a:	bf00      	nop

08000b8c <__aeabi_dcmpun>:
 8000b8c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x10>
 8000b96:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b9a:	d10a      	bne.n	8000bb2 <__aeabi_dcmpun+0x26>
 8000b9c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ba0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ba4:	d102      	bne.n	8000bac <__aeabi_dcmpun+0x20>
 8000ba6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000baa:	d102      	bne.n	8000bb2 <__aeabi_dcmpun+0x26>
 8000bac:	f04f 0000 	mov.w	r0, #0
 8000bb0:	4770      	bx	lr
 8000bb2:	f04f 0001 	mov.w	r0, #1
 8000bb6:	4770      	bx	lr

08000bb8 <__aeabi_d2iz>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bc0:	d215      	bcs.n	8000bee <__aeabi_d2iz+0x36>
 8000bc2:	d511      	bpl.n	8000be8 <__aeabi_d2iz+0x30>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d912      	bls.n	8000bf4 <__aeabi_d2iz+0x3c>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bde:	fa23 f002 	lsr.w	r0, r3, r2
 8000be2:	bf18      	it	ne
 8000be4:	4240      	negne	r0, r0
 8000be6:	4770      	bx	lr
 8000be8:	f04f 0000 	mov.w	r0, #0
 8000bec:	4770      	bx	lr
 8000bee:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bf2:	d105      	bne.n	8000c00 <__aeabi_d2iz+0x48>
 8000bf4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bf8:	bf08      	it	eq
 8000bfa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bfe:	4770      	bx	lr
 8000c00:	f04f 0000 	mov.w	r0, #0
 8000c04:	4770      	bx	lr
 8000c06:	bf00      	nop

08000c08 <__aeabi_d2uiz>:
 8000c08:	004a      	lsls	r2, r1, #1
 8000c0a:	d211      	bcs.n	8000c30 <__aeabi_d2uiz+0x28>
 8000c0c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000c10:	d211      	bcs.n	8000c36 <__aeabi_d2uiz+0x2e>
 8000c12:	d50d      	bpl.n	8000c30 <__aeabi_d2uiz+0x28>
 8000c14:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000c18:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c1c:	d40e      	bmi.n	8000c3c <__aeabi_d2uiz+0x34>
 8000c1e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c22:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c26:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c2a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c2e:	4770      	bx	lr
 8000c30:	f04f 0000 	mov.w	r0, #0
 8000c34:	4770      	bx	lr
 8000c36:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c3a:	d102      	bne.n	8000c42 <__aeabi_d2uiz+0x3a>
 8000c3c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c40:	4770      	bx	lr
 8000c42:	f04f 0000 	mov.w	r0, #0
 8000c46:	4770      	bx	lr

08000c48 <__aeabi_d2f>:
 8000c48:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c4c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c50:	bf24      	itt	cs
 8000c52:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c56:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c5a:	d90d      	bls.n	8000c78 <__aeabi_d2f+0x30>
 8000c5c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c60:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c64:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c68:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c6c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c70:	bf08      	it	eq
 8000c72:	f020 0001 	biceq.w	r0, r0, #1
 8000c76:	4770      	bx	lr
 8000c78:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c7c:	d121      	bne.n	8000cc2 <__aeabi_d2f+0x7a>
 8000c7e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c82:	bfbc      	itt	lt
 8000c84:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c88:	4770      	bxlt	lr
 8000c8a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c8e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c92:	f1c2 0218 	rsb	r2, r2, #24
 8000c96:	f1c2 0c20 	rsb	ip, r2, #32
 8000c9a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c9e:	fa20 f002 	lsr.w	r0, r0, r2
 8000ca2:	bf18      	it	ne
 8000ca4:	f040 0001 	orrne.w	r0, r0, #1
 8000ca8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000cac:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000cb0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000cb4:	ea40 000c 	orr.w	r0, r0, ip
 8000cb8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cbc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cc0:	e7cc      	b.n	8000c5c <__aeabi_d2f+0x14>
 8000cc2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cc6:	d107      	bne.n	8000cd8 <__aeabi_d2f+0x90>
 8000cc8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000ccc:	bf1e      	ittt	ne
 8000cce:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cd2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cd6:	4770      	bxne	lr
 8000cd8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cdc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ce0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ce4:	4770      	bx	lr
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_uldivmod>:
 8000ce8:	b953      	cbnz	r3, 8000d00 <__aeabi_uldivmod+0x18>
 8000cea:	b94a      	cbnz	r2, 8000d00 <__aeabi_uldivmod+0x18>
 8000cec:	2900      	cmp	r1, #0
 8000cee:	bf08      	it	eq
 8000cf0:	2800      	cmpeq	r0, #0
 8000cf2:	bf1c      	itt	ne
 8000cf4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cf8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cfc:	f000 b9a6 	b.w	800104c <__aeabi_idiv0>
 8000d00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d08:	f000 f83c 	bl	8000d84 <__udivmoddi4>
 8000d0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d14:	b004      	add	sp, #16
 8000d16:	4770      	bx	lr

08000d18 <__aeabi_d2lz>:
 8000d18:	b538      	push	{r3, r4, r5, lr}
 8000d1a:	2200      	movs	r2, #0
 8000d1c:	2300      	movs	r3, #0
 8000d1e:	4604      	mov	r4, r0
 8000d20:	460d      	mov	r5, r1
 8000d22:	f7ff ff0b 	bl	8000b3c <__aeabi_dcmplt>
 8000d26:	b928      	cbnz	r0, 8000d34 <__aeabi_d2lz+0x1c>
 8000d28:	4620      	mov	r0, r4
 8000d2a:	4629      	mov	r1, r5
 8000d2c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d30:	f000 b80a 	b.w	8000d48 <__aeabi_d2ulz>
 8000d34:	4620      	mov	r0, r4
 8000d36:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000d3a:	f000 f805 	bl	8000d48 <__aeabi_d2ulz>
 8000d3e:	4240      	negs	r0, r0
 8000d40:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d44:	bd38      	pop	{r3, r4, r5, pc}
 8000d46:	bf00      	nop

08000d48 <__aeabi_d2ulz>:
 8000d48:	b5d0      	push	{r4, r6, r7, lr}
 8000d4a:	4b0c      	ldr	r3, [pc, #48]	; (8000d7c <__aeabi_d2ulz+0x34>)
 8000d4c:	2200      	movs	r2, #0
 8000d4e:	4606      	mov	r6, r0
 8000d50:	460f      	mov	r7, r1
 8000d52:	f7ff fc81 	bl	8000658 <__aeabi_dmul>
 8000d56:	f7ff ff57 	bl	8000c08 <__aeabi_d2uiz>
 8000d5a:	4604      	mov	r4, r0
 8000d5c:	f7ff fc02 	bl	8000564 <__aeabi_ui2d>
 8000d60:	4b07      	ldr	r3, [pc, #28]	; (8000d80 <__aeabi_d2ulz+0x38>)
 8000d62:	2200      	movs	r2, #0
 8000d64:	f7ff fc78 	bl	8000658 <__aeabi_dmul>
 8000d68:	4602      	mov	r2, r0
 8000d6a:	460b      	mov	r3, r1
 8000d6c:	4630      	mov	r0, r6
 8000d6e:	4639      	mov	r1, r7
 8000d70:	f7ff faba 	bl	80002e8 <__aeabi_dsub>
 8000d74:	f7ff ff48 	bl	8000c08 <__aeabi_d2uiz>
 8000d78:	4621      	mov	r1, r4
 8000d7a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d7c:	3df00000 	.word	0x3df00000
 8000d80:	41f00000 	.word	0x41f00000

08000d84 <__udivmoddi4>:
 8000d84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d88:	9e08      	ldr	r6, [sp, #32]
 8000d8a:	460d      	mov	r5, r1
 8000d8c:	4604      	mov	r4, r0
 8000d8e:	460f      	mov	r7, r1
 8000d90:	2b00      	cmp	r3, #0
 8000d92:	d14a      	bne.n	8000e2a <__udivmoddi4+0xa6>
 8000d94:	428a      	cmp	r2, r1
 8000d96:	4694      	mov	ip, r2
 8000d98:	d965      	bls.n	8000e66 <__udivmoddi4+0xe2>
 8000d9a:	fab2 f382 	clz	r3, r2
 8000d9e:	b143      	cbz	r3, 8000db2 <__udivmoddi4+0x2e>
 8000da0:	fa02 fc03 	lsl.w	ip, r2, r3
 8000da4:	f1c3 0220 	rsb	r2, r3, #32
 8000da8:	409f      	lsls	r7, r3
 8000daa:	fa20 f202 	lsr.w	r2, r0, r2
 8000dae:	4317      	orrs	r7, r2
 8000db0:	409c      	lsls	r4, r3
 8000db2:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000db6:	fa1f f58c 	uxth.w	r5, ip
 8000dba:	fbb7 f1fe 	udiv	r1, r7, lr
 8000dbe:	0c22      	lsrs	r2, r4, #16
 8000dc0:	fb0e 7711 	mls	r7, lr, r1, r7
 8000dc4:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000dc8:	fb01 f005 	mul.w	r0, r1, r5
 8000dcc:	4290      	cmp	r0, r2
 8000dce:	d90a      	bls.n	8000de6 <__udivmoddi4+0x62>
 8000dd0:	eb1c 0202 	adds.w	r2, ip, r2
 8000dd4:	f101 37ff 	add.w	r7, r1, #4294967295
 8000dd8:	f080 811c 	bcs.w	8001014 <__udivmoddi4+0x290>
 8000ddc:	4290      	cmp	r0, r2
 8000dde:	f240 8119 	bls.w	8001014 <__udivmoddi4+0x290>
 8000de2:	3902      	subs	r1, #2
 8000de4:	4462      	add	r2, ip
 8000de6:	1a12      	subs	r2, r2, r0
 8000de8:	b2a4      	uxth	r4, r4
 8000dea:	fbb2 f0fe 	udiv	r0, r2, lr
 8000dee:	fb0e 2210 	mls	r2, lr, r0, r2
 8000df2:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000df6:	fb00 f505 	mul.w	r5, r0, r5
 8000dfa:	42a5      	cmp	r5, r4
 8000dfc:	d90a      	bls.n	8000e14 <__udivmoddi4+0x90>
 8000dfe:	eb1c 0404 	adds.w	r4, ip, r4
 8000e02:	f100 32ff 	add.w	r2, r0, #4294967295
 8000e06:	f080 8107 	bcs.w	8001018 <__udivmoddi4+0x294>
 8000e0a:	42a5      	cmp	r5, r4
 8000e0c:	f240 8104 	bls.w	8001018 <__udivmoddi4+0x294>
 8000e10:	4464      	add	r4, ip
 8000e12:	3802      	subs	r0, #2
 8000e14:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000e18:	1b64      	subs	r4, r4, r5
 8000e1a:	2100      	movs	r1, #0
 8000e1c:	b11e      	cbz	r6, 8000e26 <__udivmoddi4+0xa2>
 8000e1e:	40dc      	lsrs	r4, r3
 8000e20:	2300      	movs	r3, #0
 8000e22:	e9c6 4300 	strd	r4, r3, [r6]
 8000e26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e2a:	428b      	cmp	r3, r1
 8000e2c:	d908      	bls.n	8000e40 <__udivmoddi4+0xbc>
 8000e2e:	2e00      	cmp	r6, #0
 8000e30:	f000 80ed 	beq.w	800100e <__udivmoddi4+0x28a>
 8000e34:	2100      	movs	r1, #0
 8000e36:	e9c6 0500 	strd	r0, r5, [r6]
 8000e3a:	4608      	mov	r0, r1
 8000e3c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e40:	fab3 f183 	clz	r1, r3
 8000e44:	2900      	cmp	r1, #0
 8000e46:	d149      	bne.n	8000edc <__udivmoddi4+0x158>
 8000e48:	42ab      	cmp	r3, r5
 8000e4a:	d302      	bcc.n	8000e52 <__udivmoddi4+0xce>
 8000e4c:	4282      	cmp	r2, r0
 8000e4e:	f200 80f8 	bhi.w	8001042 <__udivmoddi4+0x2be>
 8000e52:	1a84      	subs	r4, r0, r2
 8000e54:	eb65 0203 	sbc.w	r2, r5, r3
 8000e58:	2001      	movs	r0, #1
 8000e5a:	4617      	mov	r7, r2
 8000e5c:	2e00      	cmp	r6, #0
 8000e5e:	d0e2      	beq.n	8000e26 <__udivmoddi4+0xa2>
 8000e60:	e9c6 4700 	strd	r4, r7, [r6]
 8000e64:	e7df      	b.n	8000e26 <__udivmoddi4+0xa2>
 8000e66:	b902      	cbnz	r2, 8000e6a <__udivmoddi4+0xe6>
 8000e68:	deff      	udf	#255	; 0xff
 8000e6a:	fab2 f382 	clz	r3, r2
 8000e6e:	2b00      	cmp	r3, #0
 8000e70:	f040 8090 	bne.w	8000f94 <__udivmoddi4+0x210>
 8000e74:	1a8a      	subs	r2, r1, r2
 8000e76:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e7a:	fa1f fe8c 	uxth.w	lr, ip
 8000e7e:	2101      	movs	r1, #1
 8000e80:	fbb2 f5f7 	udiv	r5, r2, r7
 8000e84:	fb07 2015 	mls	r0, r7, r5, r2
 8000e88:	0c22      	lsrs	r2, r4, #16
 8000e8a:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000e8e:	fb0e f005 	mul.w	r0, lr, r5
 8000e92:	4290      	cmp	r0, r2
 8000e94:	d908      	bls.n	8000ea8 <__udivmoddi4+0x124>
 8000e96:	eb1c 0202 	adds.w	r2, ip, r2
 8000e9a:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e9e:	d202      	bcs.n	8000ea6 <__udivmoddi4+0x122>
 8000ea0:	4290      	cmp	r0, r2
 8000ea2:	f200 80cb 	bhi.w	800103c <__udivmoddi4+0x2b8>
 8000ea6:	4645      	mov	r5, r8
 8000ea8:	1a12      	subs	r2, r2, r0
 8000eaa:	b2a4      	uxth	r4, r4
 8000eac:	fbb2 f0f7 	udiv	r0, r2, r7
 8000eb0:	fb07 2210 	mls	r2, r7, r0, r2
 8000eb4:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000eb8:	fb0e fe00 	mul.w	lr, lr, r0
 8000ebc:	45a6      	cmp	lr, r4
 8000ebe:	d908      	bls.n	8000ed2 <__udivmoddi4+0x14e>
 8000ec0:	eb1c 0404 	adds.w	r4, ip, r4
 8000ec4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000ec8:	d202      	bcs.n	8000ed0 <__udivmoddi4+0x14c>
 8000eca:	45a6      	cmp	lr, r4
 8000ecc:	f200 80bb 	bhi.w	8001046 <__udivmoddi4+0x2c2>
 8000ed0:	4610      	mov	r0, r2
 8000ed2:	eba4 040e 	sub.w	r4, r4, lr
 8000ed6:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000eda:	e79f      	b.n	8000e1c <__udivmoddi4+0x98>
 8000edc:	f1c1 0720 	rsb	r7, r1, #32
 8000ee0:	408b      	lsls	r3, r1
 8000ee2:	fa22 fc07 	lsr.w	ip, r2, r7
 8000ee6:	ea4c 0c03 	orr.w	ip, ip, r3
 8000eea:	fa05 f401 	lsl.w	r4, r5, r1
 8000eee:	fa20 f307 	lsr.w	r3, r0, r7
 8000ef2:	40fd      	lsrs	r5, r7
 8000ef4:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ef8:	4323      	orrs	r3, r4
 8000efa:	fbb5 f8f9 	udiv	r8, r5, r9
 8000efe:	fa1f fe8c 	uxth.w	lr, ip
 8000f02:	fb09 5518 	mls	r5, r9, r8, r5
 8000f06:	0c1c      	lsrs	r4, r3, #16
 8000f08:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000f0c:	fb08 f50e 	mul.w	r5, r8, lr
 8000f10:	42a5      	cmp	r5, r4
 8000f12:	fa02 f201 	lsl.w	r2, r2, r1
 8000f16:	fa00 f001 	lsl.w	r0, r0, r1
 8000f1a:	d90b      	bls.n	8000f34 <__udivmoddi4+0x1b0>
 8000f1c:	eb1c 0404 	adds.w	r4, ip, r4
 8000f20:	f108 3aff 	add.w	sl, r8, #4294967295
 8000f24:	f080 8088 	bcs.w	8001038 <__udivmoddi4+0x2b4>
 8000f28:	42a5      	cmp	r5, r4
 8000f2a:	f240 8085 	bls.w	8001038 <__udivmoddi4+0x2b4>
 8000f2e:	f1a8 0802 	sub.w	r8, r8, #2
 8000f32:	4464      	add	r4, ip
 8000f34:	1b64      	subs	r4, r4, r5
 8000f36:	b29d      	uxth	r5, r3
 8000f38:	fbb4 f3f9 	udiv	r3, r4, r9
 8000f3c:	fb09 4413 	mls	r4, r9, r3, r4
 8000f40:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000f44:	fb03 fe0e 	mul.w	lr, r3, lr
 8000f48:	45a6      	cmp	lr, r4
 8000f4a:	d908      	bls.n	8000f5e <__udivmoddi4+0x1da>
 8000f4c:	eb1c 0404 	adds.w	r4, ip, r4
 8000f50:	f103 35ff 	add.w	r5, r3, #4294967295
 8000f54:	d26c      	bcs.n	8001030 <__udivmoddi4+0x2ac>
 8000f56:	45a6      	cmp	lr, r4
 8000f58:	d96a      	bls.n	8001030 <__udivmoddi4+0x2ac>
 8000f5a:	3b02      	subs	r3, #2
 8000f5c:	4464      	add	r4, ip
 8000f5e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000f62:	fba3 9502 	umull	r9, r5, r3, r2
 8000f66:	eba4 040e 	sub.w	r4, r4, lr
 8000f6a:	42ac      	cmp	r4, r5
 8000f6c:	46c8      	mov	r8, r9
 8000f6e:	46ae      	mov	lr, r5
 8000f70:	d356      	bcc.n	8001020 <__udivmoddi4+0x29c>
 8000f72:	d053      	beq.n	800101c <__udivmoddi4+0x298>
 8000f74:	b156      	cbz	r6, 8000f8c <__udivmoddi4+0x208>
 8000f76:	ebb0 0208 	subs.w	r2, r0, r8
 8000f7a:	eb64 040e 	sbc.w	r4, r4, lr
 8000f7e:	fa04 f707 	lsl.w	r7, r4, r7
 8000f82:	40ca      	lsrs	r2, r1
 8000f84:	40cc      	lsrs	r4, r1
 8000f86:	4317      	orrs	r7, r2
 8000f88:	e9c6 7400 	strd	r7, r4, [r6]
 8000f8c:	4618      	mov	r0, r3
 8000f8e:	2100      	movs	r1, #0
 8000f90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f94:	f1c3 0120 	rsb	r1, r3, #32
 8000f98:	fa02 fc03 	lsl.w	ip, r2, r3
 8000f9c:	fa20 f201 	lsr.w	r2, r0, r1
 8000fa0:	fa25 f101 	lsr.w	r1, r5, r1
 8000fa4:	409d      	lsls	r5, r3
 8000fa6:	432a      	orrs	r2, r5
 8000fa8:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000fac:	fa1f fe8c 	uxth.w	lr, ip
 8000fb0:	fbb1 f0f7 	udiv	r0, r1, r7
 8000fb4:	fb07 1510 	mls	r5, r7, r0, r1
 8000fb8:	0c11      	lsrs	r1, r2, #16
 8000fba:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000fbe:	fb00 f50e 	mul.w	r5, r0, lr
 8000fc2:	428d      	cmp	r5, r1
 8000fc4:	fa04 f403 	lsl.w	r4, r4, r3
 8000fc8:	d908      	bls.n	8000fdc <__udivmoddi4+0x258>
 8000fca:	eb1c 0101 	adds.w	r1, ip, r1
 8000fce:	f100 38ff 	add.w	r8, r0, #4294967295
 8000fd2:	d22f      	bcs.n	8001034 <__udivmoddi4+0x2b0>
 8000fd4:	428d      	cmp	r5, r1
 8000fd6:	d92d      	bls.n	8001034 <__udivmoddi4+0x2b0>
 8000fd8:	3802      	subs	r0, #2
 8000fda:	4461      	add	r1, ip
 8000fdc:	1b49      	subs	r1, r1, r5
 8000fde:	b292      	uxth	r2, r2
 8000fe0:	fbb1 f5f7 	udiv	r5, r1, r7
 8000fe4:	fb07 1115 	mls	r1, r7, r5, r1
 8000fe8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fec:	fb05 f10e 	mul.w	r1, r5, lr
 8000ff0:	4291      	cmp	r1, r2
 8000ff2:	d908      	bls.n	8001006 <__udivmoddi4+0x282>
 8000ff4:	eb1c 0202 	adds.w	r2, ip, r2
 8000ff8:	f105 38ff 	add.w	r8, r5, #4294967295
 8000ffc:	d216      	bcs.n	800102c <__udivmoddi4+0x2a8>
 8000ffe:	4291      	cmp	r1, r2
 8001000:	d914      	bls.n	800102c <__udivmoddi4+0x2a8>
 8001002:	3d02      	subs	r5, #2
 8001004:	4462      	add	r2, ip
 8001006:	1a52      	subs	r2, r2, r1
 8001008:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 800100c:	e738      	b.n	8000e80 <__udivmoddi4+0xfc>
 800100e:	4631      	mov	r1, r6
 8001010:	4630      	mov	r0, r6
 8001012:	e708      	b.n	8000e26 <__udivmoddi4+0xa2>
 8001014:	4639      	mov	r1, r7
 8001016:	e6e6      	b.n	8000de6 <__udivmoddi4+0x62>
 8001018:	4610      	mov	r0, r2
 800101a:	e6fb      	b.n	8000e14 <__udivmoddi4+0x90>
 800101c:	4548      	cmp	r0, r9
 800101e:	d2a9      	bcs.n	8000f74 <__udivmoddi4+0x1f0>
 8001020:	ebb9 0802 	subs.w	r8, r9, r2
 8001024:	eb65 0e0c 	sbc.w	lr, r5, ip
 8001028:	3b01      	subs	r3, #1
 800102a:	e7a3      	b.n	8000f74 <__udivmoddi4+0x1f0>
 800102c:	4645      	mov	r5, r8
 800102e:	e7ea      	b.n	8001006 <__udivmoddi4+0x282>
 8001030:	462b      	mov	r3, r5
 8001032:	e794      	b.n	8000f5e <__udivmoddi4+0x1da>
 8001034:	4640      	mov	r0, r8
 8001036:	e7d1      	b.n	8000fdc <__udivmoddi4+0x258>
 8001038:	46d0      	mov	r8, sl
 800103a:	e77b      	b.n	8000f34 <__udivmoddi4+0x1b0>
 800103c:	3d02      	subs	r5, #2
 800103e:	4462      	add	r2, ip
 8001040:	e732      	b.n	8000ea8 <__udivmoddi4+0x124>
 8001042:	4608      	mov	r0, r1
 8001044:	e70a      	b.n	8000e5c <__udivmoddi4+0xd8>
 8001046:	4464      	add	r4, ip
 8001048:	3802      	subs	r0, #2
 800104a:	e742      	b.n	8000ed2 <__udivmoddi4+0x14e>

0800104c <__aeabi_idiv0>:
 800104c:	4770      	bx	lr
 800104e:	bf00      	nop

08001050 <setPath>:
FATFS *pfs;
DWORD fre_clust;
uint32_t total, free_space;

void setPath(char *dir, char *sensorData, uint8_t path)
{
 8001050:	b580      	push	{r7, lr}
 8001052:	b084      	sub	sp, #16
 8001054:	af00      	add	r7, sp, #0
 8001056:	60f8      	str	r0, [r7, #12]
 8001058:	60b9      	str	r1, [r7, #8]
 800105a:	4613      	mov	r3, r2
 800105c:	71fb      	strb	r3, [r7, #7]
	sprintf(dir, "Data%d", path);
 800105e:	79fb      	ldrb	r3, [r7, #7]
 8001060:	461a      	mov	r2, r3
 8001062:	4907      	ldr	r1, [pc, #28]	; (8001080 <setPath+0x30>)
 8001064:	68f8      	ldr	r0, [r7, #12]
 8001066:	f017 fddd 	bl	8018c24 <siprintf>
	sprintf(sensorData, "Data%d/Data%d.txt", path, path);
 800106a:	79fa      	ldrb	r2, [r7, #7]
 800106c:	79fb      	ldrb	r3, [r7, #7]
 800106e:	4905      	ldr	r1, [pc, #20]	; (8001084 <setPath+0x34>)
 8001070:	68b8      	ldr	r0, [r7, #8]
 8001072:	f017 fdd7 	bl	8018c24 <siprintf>

}
 8001076:	bf00      	nop
 8001078:	3710      	adds	r7, #16
 800107a:	46bd      	mov	sp, r7
 800107c:	bd80      	pop	{r7, pc}
 800107e:	bf00      	nop
 8001080:	0801cd18 	.word	0x0801cd18
 8001084:	0801cd20 	.word	0x0801cd20

08001088 <createNewFile>:
void createNewFile(char *dir, char *sensorData, uint8_t *pathPtr)
{
 8001088:	b580      	push	{r7, lr}
 800108a:	b086      	sub	sp, #24
 800108c:	af00      	add	r7, sp, #0
 800108e:	60f8      	str	r0, [r7, #12]
 8001090:	60b9      	str	r1, [r7, #8]
 8001092:	607a      	str	r2, [r7, #4]
	uint8_t path = *pathPtr;
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	781b      	ldrb	r3, [r3, #0]
 8001098:	75fb      	strb	r3, [r7, #23]
	Mount_SD("/");
 800109a:	480d      	ldr	r0, [pc, #52]	; (80010d0 <createNewFile+0x48>)
 800109c:	f000 f81a 	bl	80010d4 <Mount_SD>
	Format_SD(path);
 80010a0:	7dfb      	ldrb	r3, [r7, #23]
 80010a2:	4618      	mov	r0, r3
 80010a4:	f000 f840 	bl	8001128 <Format_SD>
	Create_Dir(dir);
 80010a8:	68f8      	ldr	r0, [r7, #12]
 80010aa:	f000 f955 	bl	8001358 <Create_Dir>
	Create_File(sensorData);
 80010ae:	68b8      	ldr	r0, [r7, #8]
 80010b0:	f000 f8d6 	bl	8001260 <Create_File>

	Unmount_SD("/");
 80010b4:	4806      	ldr	r0, [pc, #24]	; (80010d0 <createNewFile+0x48>)
 80010b6:	f000 f823 	bl	8001100 <Unmount_SD>
	(*pathPtr)++;
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	781b      	ldrb	r3, [r3, #0]
 80010be:	3301      	adds	r3, #1
 80010c0:	b2da      	uxtb	r2, r3
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	701a      	strb	r2, [r3, #0]
}
 80010c6:	bf00      	nop
 80010c8:	3718      	adds	r7, #24
 80010ca:	46bd      	mov	sp, r7
 80010cc:	bd80      	pop	{r7, pc}
 80010ce:	bf00      	nop
 80010d0:	0801cd34 	.word	0x0801cd34

080010d4 <Mount_SD>:
	HAL_UART_Transmit(UART, (uint8_t*) string, strlen(string), HAL_MAX_DELAY);
#endif
}

void Mount_SD(const TCHAR *path)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	b082      	sub	sp, #8
 80010d8:	af00      	add	r7, sp, #0
 80010da:	6078      	str	r0, [r7, #4]
	fresult = f_mount(&SDFatFs, path, 1);
 80010dc:	2201      	movs	r2, #1
 80010de:	6879      	ldr	r1, [r7, #4]
 80010e0:	4805      	ldr	r0, [pc, #20]	; (80010f8 <Mount_SD+0x24>)
 80010e2:	f011 fc95 	bl	8012a10 <f_mount>
 80010e6:	4603      	mov	r3, r0
 80010e8:	461a      	mov	r2, r3
 80010ea:	4b04      	ldr	r3, [pc, #16]	; (80010fc <Mount_SD+0x28>)
 80010ec:	701a      	strb	r2, [r3, #0]
	if (fresult != FR_OK)
		Send_Uart("ERROR!!! in mounting SD CARD...\n\n");
	else
		Send_Uart("SD CARD mounted successfully...\n");
#endif
}
 80010ee:	bf00      	nop
 80010f0:	3708      	adds	r7, #8
 80010f2:	46bd      	mov	sp, r7
 80010f4:	bd80      	pop	{r7, pc}
 80010f6:	bf00      	nop
 80010f8:	20000324 	.word	0x20000324
 80010fc:	200009d4 	.word	0x200009d4

08001100 <Unmount_SD>:

void Unmount_SD(const TCHAR *path)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	b082      	sub	sp, #8
 8001104:	af00      	add	r7, sp, #0
 8001106:	6078      	str	r0, [r7, #4]
	fresult = f_mount(NULL, path, 1);
 8001108:	2201      	movs	r2, #1
 800110a:	6879      	ldr	r1, [r7, #4]
 800110c:	2000      	movs	r0, #0
 800110e:	f011 fc7f 	bl	8012a10 <f_mount>
 8001112:	4603      	mov	r3, r0
 8001114:	461a      	mov	r2, r3
 8001116:	4b03      	ldr	r3, [pc, #12]	; (8001124 <Unmount_SD+0x24>)
 8001118:	701a      	strb	r2, [r3, #0]
	if (fresult == FR_OK)
		Send_Uart("SD CARD UNMOUNTED successfully...\n\n\n");
	else
		Send_Uart("ERROR!!! in UNMOUNTING SD CARD\n\n\n");
#endif
}
 800111a:	bf00      	nop
 800111c:	3708      	adds	r7, #8
 800111e:	46bd      	mov	sp, r7
 8001120:	bd80      	pop	{r7, pc}
 8001122:	bf00      	nop
 8001124:	200009d4 	.word	0x200009d4

08001128 <Format_SD>:
	return fresult;
}

/* Only supports removing files from home directory */
FRESULT Format_SD(uint8_t dirNumber)
{
 8001128:	b580      	push	{r7, lr}
 800112a:	b096      	sub	sp, #88	; 0x58
 800112c:	af00      	add	r7, sp, #0
 800112e:	4603      	mov	r3, r0
 8001130:	71fb      	strb	r3, [r7, #7]
	DIR dir;
	FILINFO fno;
	char *path = pvPortMalloc(20 * sizeof(char));
 8001132:	2014      	movs	r0, #20
 8001134:	f015 fd98 	bl	8016c68 <pvPortMalloc>
 8001138:	6578      	str	r0, [r7, #84]	; 0x54
	sprintf(path, "/Data%d", dirNumber);
 800113a:	79fb      	ldrb	r3, [r7, #7]
 800113c:	461a      	mov	r2, r3
 800113e:	4943      	ldr	r1, [pc, #268]	; (800124c <Format_SD+0x124>)
 8001140:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8001142:	f017 fd6f 	bl	8018c24 <siprintf>
	fresult = f_opendir(&dir, path);
 8001146:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800114a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800114c:	4618      	mov	r0, r3
 800114e:	f012 fa52 	bl	80135f6 <f_opendir>
 8001152:	4603      	mov	r3, r0
 8001154:	461a      	mov	r2, r3
 8001156:	4b3e      	ldr	r3, [pc, #248]	; (8001250 <Format_SD+0x128>)
 8001158:	701a      	strb	r2, [r3, #0]

	if (fresult == FR_OK)
 800115a:	4b3d      	ldr	r3, [pc, #244]	; (8001250 <Format_SD+0x128>)
 800115c:	781b      	ldrb	r3, [r3, #0]
 800115e:	2b00      	cmp	r3, #0
 8001160:	d154      	bne.n	800120c <Format_SD+0xe4>
	{
		while (1)
		{
			fresult = f_readdir(&dir, &fno); /* Read a directory item */
 8001162:	f107 020c 	add.w	r2, r7, #12
 8001166:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800116a:	4611      	mov	r1, r2
 800116c:	4618      	mov	r0, r3
 800116e:	f012 fae6 	bl	801373e <f_readdir>
 8001172:	4603      	mov	r3, r0
 8001174:	461a      	mov	r2, r3
 8001176:	4b36      	ldr	r3, [pc, #216]	; (8001250 <Format_SD+0x128>)
 8001178:	701a      	strb	r2, [r3, #0]
			if (fresult != FR_OK || fno.fname[0] == 0)
 800117a:	4b35      	ldr	r3, [pc, #212]	; (8001250 <Format_SD+0x128>)
 800117c:	781b      	ldrb	r3, [r3, #0]
 800117e:	2b00      	cmp	r3, #0
 8001180:	d13f      	bne.n	8001202 <Format_SD+0xda>
 8001182:	7d7b      	ldrb	r3, [r7, #21]
 8001184:	2b00      	cmp	r3, #0
 8001186:	d03c      	beq.n	8001202 <Format_SD+0xda>
				break; /* Break on error or end of dir */
			if (!(strcmp(".", fno.fname)) || !(strcmp("..", fno.fname)))
 8001188:	f107 030c 	add.w	r3, r7, #12
 800118c:	3309      	adds	r3, #9
 800118e:	4619      	mov	r1, r3
 8001190:	4830      	ldr	r0, [pc, #192]	; (8001254 <Format_SD+0x12c>)
 8001192:	f7ff f83d 	bl	8000210 <strcmp>
 8001196:	4603      	mov	r3, r0
 8001198:	2b00      	cmp	r3, #0
 800119a:	d02f      	beq.n	80011fc <Format_SD+0xd4>
 800119c:	f107 030c 	add.w	r3, r7, #12
 80011a0:	3309      	adds	r3, #9
 80011a2:	4619      	mov	r1, r3
 80011a4:	482c      	ldr	r0, [pc, #176]	; (8001258 <Format_SD+0x130>)
 80011a6:	f7ff f833 	bl	8000210 <strcmp>
 80011aa:	4603      	mov	r3, r0
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	d025      	beq.n	80011fc <Format_SD+0xd4>
			{
				continue;
			}

			sprintf(path, "/Data%d/%s", dirNumber, fno.fname);
 80011b0:	79fa      	ldrb	r2, [r7, #7]
 80011b2:	f107 030c 	add.w	r3, r7, #12
 80011b6:	3309      	adds	r3, #9
 80011b8:	4928      	ldr	r1, [pc, #160]	; (800125c <Format_SD+0x134>)
 80011ba:	6d78      	ldr	r0, [r7, #84]	; 0x54
 80011bc:	f017 fd32 	bl	8018c24 <siprintf>
			if (fno.fattrib & AM_DIR) /* It is a directory */
 80011c0:	7d3b      	ldrb	r3, [r7, #20]
 80011c2:	f003 0310 	and.w	r3, r3, #16
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	d00c      	beq.n	80011e4 <Format_SD+0xbc>
			{

				fresult = Format_SD(dirNumber);
 80011ca:	79fb      	ldrb	r3, [r7, #7]
 80011cc:	4618      	mov	r0, r3
 80011ce:	f7ff ffab 	bl	8001128 <Format_SD>
 80011d2:	4603      	mov	r3, r0
 80011d4:	461a      	mov	r2, r3
 80011d6:	4b1e      	ldr	r3, [pc, #120]	; (8001250 <Format_SD+0x128>)
 80011d8:	701a      	strb	r2, [r3, #0]
				if (fresult != FR_OK)
 80011da:	4b1d      	ldr	r3, [pc, #116]	; (8001250 <Format_SD+0x128>)
 80011dc:	781b      	ldrb	r3, [r3, #0]
 80011de:	2b00      	cmp	r3, #0
 80011e0:	d0bf      	beq.n	8001162 <Format_SD+0x3a>
					break;
 80011e2:	e00e      	b.n	8001202 <Format_SD+0xda>
			}
			else
			{
				fresult = f_unlink(path);
 80011e4:	6d78      	ldr	r0, [r7, #84]	; 0x54
 80011e6:	f012 fb2d 	bl	8013844 <f_unlink>
 80011ea:	4603      	mov	r3, r0
 80011ec:	461a      	mov	r2, r3
 80011ee:	4b18      	ldr	r3, [pc, #96]	; (8001250 <Format_SD+0x128>)
 80011f0:	701a      	strb	r2, [r3, #0]
				if (fresult != FR_OK)
 80011f2:	4b17      	ldr	r3, [pc, #92]	; (8001250 <Format_SD+0x128>)
 80011f4:	781b      	ldrb	r3, [r3, #0]
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d102      	bne.n	8001200 <Format_SD+0xd8>
 80011fa:	e7b2      	b.n	8001162 <Format_SD+0x3a>
				continue;
 80011fc:	bf00      	nop
			fresult = f_readdir(&dir, &fno); /* Read a directory item */
 80011fe:	e7b0      	b.n	8001162 <Format_SD+0x3a>
					break;
 8001200:	bf00      	nop
			}
		}
		f_closedir(&dir);
 8001202:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001206:	4618      	mov	r0, r3
 8001208:	f012 fa6e 	bl	80136e8 <f_closedir>
	}

	if (fresult == FR_OK)
 800120c:	4b10      	ldr	r3, [pc, #64]	; (8001250 <Format_SD+0x128>)
 800120e:	781b      	ldrb	r3, [r3, #0]
 8001210:	2b00      	cmp	r3, #0
 8001212:	d111      	bne.n	8001238 <Format_SD+0x110>
	{
		memset(path, 0, 20);
 8001214:	2214      	movs	r2, #20
 8001216:	2100      	movs	r1, #0
 8001218:	6d78      	ldr	r0, [r7, #84]	; 0x54
 800121a:	f017 fe29 	bl	8018e70 <memset>
		sprintf(path, "/Data%d", dirNumber);
 800121e:	79fb      	ldrb	r3, [r7, #7]
 8001220:	461a      	mov	r2, r3
 8001222:	490a      	ldr	r1, [pc, #40]	; (800124c <Format_SD+0x124>)
 8001224:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8001226:	f017 fcfd 	bl	8018c24 <siprintf>
		fresult = f_unlink(path);
 800122a:	6d78      	ldr	r0, [r7, #84]	; 0x54
 800122c:	f012 fb0a 	bl	8013844 <f_unlink>
 8001230:	4603      	mov	r3, r0
 8001232:	461a      	mov	r2, r3
 8001234:	4b06      	ldr	r3, [pc, #24]	; (8001250 <Format_SD+0x128>)
 8001236:	701a      	strb	r2, [r3, #0]
	}

	vPortFree(path);
 8001238:	6d78      	ldr	r0, [r7, #84]	; 0x54
 800123a:	f015 fde1 	bl	8016e00 <vPortFree>
	return (fresult);
 800123e:	4b04      	ldr	r3, [pc, #16]	; (8001250 <Format_SD+0x128>)
 8001240:	781b      	ldrb	r3, [r3, #0]
}
 8001242:	4618      	mov	r0, r3
 8001244:	3758      	adds	r7, #88	; 0x58
 8001246:	46bd      	mov	sp, r7
 8001248:	bd80      	pop	{r7, pc}
 800124a:	bf00      	nop
 800124c:	0801cd4c 	.word	0x0801cd4c
 8001250:	200009d4 	.word	0x200009d4
 8001254:	0801cd54 	.word	0x0801cd54
 8001258:	0801cd58 	.word	0x0801cd58
 800125c:	0801cd5c 	.word	0x0801cd5c

08001260 <Create_File>:
		return fresult;
	}
}

FRESULT Create_File(char *name)
{
 8001260:	b580      	push	{r7, lr}
 8001262:	b082      	sub	sp, #8
 8001264:	af00      	add	r7, sp, #0
 8001266:	6078      	str	r0, [r7, #4]
	fresult = f_stat(name, &fno);
 8001268:	4915      	ldr	r1, [pc, #84]	; (80012c0 <Create_File+0x60>)
 800126a:	6878      	ldr	r0, [r7, #4]
 800126c:	f012 faaa 	bl	80137c4 <f_stat>
 8001270:	4603      	mov	r3, r0
 8001272:	461a      	mov	r2, r3
 8001274:	4b13      	ldr	r3, [pc, #76]	; (80012c4 <Create_File+0x64>)
 8001276:	701a      	strb	r2, [r3, #0]
	if (fresult == FR_OK)
 8001278:	4b12      	ldr	r3, [pc, #72]	; (80012c4 <Create_File+0x64>)
 800127a:	781b      	ldrb	r3, [r3, #0]
 800127c:	2b00      	cmp	r3, #0
 800127e:	d102      	bne.n	8001286 <Create_File+0x26>
		sprintf(buf, "ERROR!!! *%s* already exists!!!!\n use Update_File \n\n",
				name);
		Send_Uart(buf);
		vPortFree(buf);
#endif
		return fresult;
 8001280:	4b10      	ldr	r3, [pc, #64]	; (80012c4 <Create_File+0x64>)
 8001282:	781b      	ldrb	r3, [r3, #0]
 8001284:	e018      	b.n	80012b8 <Create_File+0x58>
	}
	else
	{
		fresult = f_open(&fil, name, FA_CREATE_ALWAYS | FA_READ | FA_WRITE);
 8001286:	220b      	movs	r2, #11
 8001288:	6879      	ldr	r1, [r7, #4]
 800128a:	480f      	ldr	r0, [pc, #60]	; (80012c8 <Create_File+0x68>)
 800128c:	f011 fc24 	bl	8012ad8 <f_open>
 8001290:	4603      	mov	r3, r0
 8001292:	461a      	mov	r2, r3
 8001294:	4b0b      	ldr	r3, [pc, #44]	; (80012c4 <Create_File+0x64>)
 8001296:	701a      	strb	r2, [r3, #0]
		if (fresult != FR_OK)
 8001298:	4b0a      	ldr	r3, [pc, #40]	; (80012c4 <Create_File+0x64>)
 800129a:	781b      	ldrb	r3, [r3, #0]
 800129c:	2b00      	cmp	r3, #0
 800129e:	d002      	beq.n	80012a6 <Create_File+0x46>
			sprintf(buf, "ERROR!!! No. %d in creating file *%s*\n\n", fresult,
					name);
			Send_Uart(buf);
			vPortFree(buf);
#endif
			return fresult;
 80012a0:	4b08      	ldr	r3, [pc, #32]	; (80012c4 <Create_File+0x64>)
 80012a2:	781b      	ldrb	r3, [r3, #0]
 80012a4:	e008      	b.n	80012b8 <Create_File+0x58>
			Send_Uart(buf);
			vPortFree(buf);
#endif
		}

		fresult = f_close(&fil);
 80012a6:	4808      	ldr	r0, [pc, #32]	; (80012c8 <Create_File+0x68>)
 80012a8:	f012 f976 	bl	8013598 <f_close>
 80012ac:	4603      	mov	r3, r0
 80012ae:	461a      	mov	r2, r3
 80012b0:	4b04      	ldr	r3, [pc, #16]	; (80012c4 <Create_File+0x64>)
 80012b2:	701a      	strb	r2, [r3, #0]
			Send_Uart(buf);
			vPortFree(buf);
#endif
		}
	}
	return fresult;
 80012b4:	4b03      	ldr	r3, [pc, #12]	; (80012c4 <Create_File+0x64>)
 80012b6:	781b      	ldrb	r3, [r3, #0]
}
 80012b8:	4618      	mov	r0, r3
 80012ba:	3708      	adds	r7, #8
 80012bc:	46bd      	mov	sp, r7
 80012be:	bd80      	pop	{r7, pc}
 80012c0:	200009bc 	.word	0x200009bc
 80012c4:	200009d4 	.word	0x200009d4
 80012c8:	20000558 	.word	0x20000558

080012cc <Update_File>:

FRESULT Update_File(char *name, char *data)
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	b082      	sub	sp, #8
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	6078      	str	r0, [r7, #4]
 80012d4:	6039      	str	r1, [r7, #0]
	/**** check whether the file exists or not ****/
	fresult = f_stat(name, &fno);
 80012d6:	491c      	ldr	r1, [pc, #112]	; (8001348 <Update_File+0x7c>)
 80012d8:	6878      	ldr	r0, [r7, #4]
 80012da:	f012 fa73 	bl	80137c4 <f_stat>
 80012de:	4603      	mov	r3, r0
 80012e0:	461a      	mov	r2, r3
 80012e2:	4b1a      	ldr	r3, [pc, #104]	; (800134c <Update_File+0x80>)
 80012e4:	701a      	strb	r2, [r3, #0]
	if (fresult != FR_OK)
 80012e6:	4b19      	ldr	r3, [pc, #100]	; (800134c <Update_File+0x80>)
 80012e8:	781b      	ldrb	r3, [r3, #0]
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d002      	beq.n	80012f4 <Update_File+0x28>
		char *buf = pvPortMalloc(100 * sizeof(char));
		sprintf(buf, "ERROR!!! *%s* does not exists\n\n", name);
		Send_Uart(buf);
		vPortFree(buf);
#endif
		return fresult;
 80012ee:	4b17      	ldr	r3, [pc, #92]	; (800134c <Update_File+0x80>)
 80012f0:	781b      	ldrb	r3, [r3, #0]
 80012f2:	e025      	b.n	8001340 <Update_File+0x74>
	}

	else
	{
		/* Create a file with read write access and open it */
		fresult = f_open(&fil, name, FA_OPEN_APPEND | FA_WRITE);
 80012f4:	2232      	movs	r2, #50	; 0x32
 80012f6:	6879      	ldr	r1, [r7, #4]
 80012f8:	4815      	ldr	r0, [pc, #84]	; (8001350 <Update_File+0x84>)
 80012fa:	f011 fbed 	bl	8012ad8 <f_open>
 80012fe:	4603      	mov	r3, r0
 8001300:	461a      	mov	r2, r3
 8001302:	4b12      	ldr	r3, [pc, #72]	; (800134c <Update_File+0x80>)
 8001304:	701a      	strb	r2, [r3, #0]
		if (fresult != FR_OK)
 8001306:	4b11      	ldr	r3, [pc, #68]	; (800134c <Update_File+0x80>)
 8001308:	781b      	ldrb	r3, [r3, #0]
 800130a:	2b00      	cmp	r3, #0
 800130c:	d002      	beq.n	8001314 <Update_File+0x48>
			sprintf(buf, "ERROR!!! No. %d in opening file *%s*\n\n", fresult,
					name);
			Send_Uart(buf);
			vPortFree(buf);
#endif
			return fresult;
 800130e:	4b0f      	ldr	r3, [pc, #60]	; (800134c <Update_File+0x80>)
 8001310:	781b      	ldrb	r3, [r3, #0]
 8001312:	e015      	b.n	8001340 <Update_File+0x74>
		}

		/* Writing text */
		fresult = f_write(&fil, data, strlen(data), &bw);
 8001314:	6838      	ldr	r0, [r7, #0]
 8001316:	f7fe ffdb 	bl	80002d0 <strlen>
 800131a:	4602      	mov	r2, r0
 800131c:	4b0d      	ldr	r3, [pc, #52]	; (8001354 <Update_File+0x88>)
 800131e:	6839      	ldr	r1, [r7, #0]
 8001320:	480b      	ldr	r0, [pc, #44]	; (8001350 <Update_File+0x84>)
 8001322:	f011 ff0c 	bl	801313e <f_write>
 8001326:	4603      	mov	r3, r0
 8001328:	461a      	mov	r2, r3
 800132a:	4b08      	ldr	r3, [pc, #32]	; (800134c <Update_File+0x80>)
 800132c:	701a      	strb	r2, [r3, #0]
			vPortFree(buf);
#endif
		}

		/* Close file */
		fresult = f_close(&fil);
 800132e:	4808      	ldr	r0, [pc, #32]	; (8001350 <Update_File+0x84>)
 8001330:	f012 f932 	bl	8013598 <f_close>
 8001334:	4603      	mov	r3, r0
 8001336:	461a      	mov	r2, r3
 8001338:	4b04      	ldr	r3, [pc, #16]	; (800134c <Update_File+0x80>)
 800133a:	701a      	strb	r2, [r3, #0]
			Send_Uart(buf);
			vPortFree(buf);
#endif
		}
	}
	return fresult;
 800133c:	4b03      	ldr	r3, [pc, #12]	; (800134c <Update_File+0x80>)
 800133e:	781b      	ldrb	r3, [r3, #0]
}
 8001340:	4618      	mov	r0, r3
 8001342:	3708      	adds	r7, #8
 8001344:	46bd      	mov	sp, r7
 8001346:	bd80      	pop	{r7, pc}
 8001348:	200009bc 	.word	0x200009bc
 800134c:	200009d4 	.word	0x200009d4
 8001350:	20000558 	.word	0x20000558
 8001354:	200009d8 	.word	0x200009d8

08001358 <Create_Dir>:
	}
	return fresult;
}

FRESULT Create_Dir(char *name)
{
 8001358:	b580      	push	{r7, lr}
 800135a:	b082      	sub	sp, #8
 800135c:	af00      	add	r7, sp, #0
 800135e:	6078      	str	r0, [r7, #4]
	fresult = f_mkdir(name);
 8001360:	6878      	ldr	r0, [r7, #4]
 8001362:	f012 fb21 	bl	80139a8 <f_mkdir>
 8001366:	4603      	mov	r3, r0
 8001368:	461a      	mov	r2, r3
 800136a:	4b04      	ldr	r3, [pc, #16]	; (800137c <Create_Dir+0x24>)
 800136c:	701a      	strb	r2, [r3, #0]
				name);
		Send_Uart(buf);
		vPortFree(buf);
#endif
	}
	return fresult;
 800136e:	4b03      	ldr	r3, [pc, #12]	; (800137c <Create_Dir+0x24>)
 8001370:	781b      	ldrb	r3, [r3, #0]
}
 8001372:	4618      	mov	r0, r3
 8001374:	3708      	adds	r7, #8
 8001376:	46bd      	mov	sp, r7
 8001378:	bd80      	pop	{r7, pc}
 800137a:	bf00      	nop
 800137c:	200009d4 	.word	0x200009d4

08001380 <sendDataSD>:
	Send_Uart(buf);
	vPortFree(buf);
#endif
}
void sendDataSD(char *file, volatile int16_t *sensor)
{
 8001380:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001382:	b089      	sub	sp, #36	; 0x24
 8001384:	af04      	add	r7, sp, #16
 8001386:	6078      	str	r0, [r7, #4]
 8001388:	6039      	str	r1, [r7, #0]
	char *buffer = pvPortMalloc(
 800138a:	f44f 7028 	mov.w	r0, #672	; 0x2a0
 800138e:	f015 fc6b 	bl	8016c68 <pvPortMalloc>
 8001392:	60b8      	str	r0, [r7, #8]
			(7 * TRAVEL_SENSOR_BUFFER_SIZE / 2) * sizeof(char));
	if (NULL != buffer)
 8001394:	68bb      	ldr	r3, [r7, #8]
 8001396:	2b00      	cmp	r3, #0
 8001398:	d059      	beq.n	800144e <sendDataSD+0xce>
	{
		memset(buffer, 0, (7 * TRAVEL_SENSOR_BUFFER_SIZE / 2));
 800139a:	f44f 7228 	mov.w	r2, #672	; 0x2a0
 800139e:	2100      	movs	r1, #0
 80013a0:	68b8      	ldr	r0, [r7, #8]
 80013a2:	f017 fd65 	bl	8018e70 <memset>
		for (int i = 0; i < (TRAVEL_SENSOR_BUFFER_SIZE) / 2; i +=
 80013a6:	2300      	movs	r3, #0
 80013a8:	60fb      	str	r3, [r7, #12]
 80013aa:	e03f      	b.n	800142c <sendDataSD+0xac>
				NUMBER_OF_SENSORS)
		{
			sprintf(buffer + strlen(buffer), "%d;%d;%d;%d;%d;%d\n",
 80013ac:	68b8      	ldr	r0, [r7, #8]
 80013ae:	f7fe ff8f 	bl	80002d0 <strlen>
 80013b2:	4602      	mov	r2, r0
 80013b4:	68bb      	ldr	r3, [r7, #8]
 80013b6:	1898      	adds	r0, r3, r2
					sensor[i + FRONT_TRAVEL_BUFFER_POSITION],
 80013b8:	68fb      	ldr	r3, [r7, #12]
 80013ba:	005b      	lsls	r3, r3, #1
 80013bc:	683a      	ldr	r2, [r7, #0]
 80013be:	4413      	add	r3, r2
 80013c0:	881b      	ldrh	r3, [r3, #0]
 80013c2:	b21b      	sxth	r3, r3
			sprintf(buffer + strlen(buffer), "%d;%d;%d;%d;%d;%d\n",
 80013c4:	461e      	mov	r6, r3
					sensor[i + REAR_TRAVEL_BUFFER_POSITION],
 80013c6:	68fb      	ldr	r3, [r7, #12]
 80013c8:	3301      	adds	r3, #1
 80013ca:	005b      	lsls	r3, r3, #1
 80013cc:	683a      	ldr	r2, [r7, #0]
 80013ce:	4413      	add	r3, r2
 80013d0:	881b      	ldrh	r3, [r3, #0]
 80013d2:	b21b      	sxth	r3, r3
			sprintf(buffer + strlen(buffer), "%d;%d;%d;%d;%d;%d\n",
 80013d4:	469c      	mov	ip, r3
					sensor[i + FRONT_PRESSURE_BUFFER_POSITION],
 80013d6:	68fb      	ldr	r3, [r7, #12]
 80013d8:	3302      	adds	r3, #2
 80013da:	005b      	lsls	r3, r3, #1
 80013dc:	683a      	ldr	r2, [r7, #0]
 80013de:	4413      	add	r3, r2
 80013e0:	881b      	ldrh	r3, [r3, #0]
 80013e2:	b21b      	sxth	r3, r3
			sprintf(buffer + strlen(buffer), "%d;%d;%d;%d;%d;%d\n",
 80013e4:	4619      	mov	r1, r3
					sensor[i + REAR_PRESSURE_BUFFER_POSITION],
 80013e6:	68fb      	ldr	r3, [r7, #12]
 80013e8:	3303      	adds	r3, #3
 80013ea:	005b      	lsls	r3, r3, #1
 80013ec:	683a      	ldr	r2, [r7, #0]
 80013ee:	4413      	add	r3, r2
 80013f0:	881b      	ldrh	r3, [r3, #0]
 80013f2:	b21b      	sxth	r3, r3
			sprintf(buffer + strlen(buffer), "%d;%d;%d;%d;%d;%d\n",
 80013f4:	461c      	mov	r4, r3
					sensor[i + LEFT_BRAKE_POSITION],
 80013f6:	68fb      	ldr	r3, [r7, #12]
 80013f8:	3304      	adds	r3, #4
 80013fa:	005b      	lsls	r3, r3, #1
 80013fc:	683a      	ldr	r2, [r7, #0]
 80013fe:	4413      	add	r3, r2
 8001400:	881b      	ldrh	r3, [r3, #0]
 8001402:	b21b      	sxth	r3, r3
			sprintf(buffer + strlen(buffer), "%d;%d;%d;%d;%d;%d\n",
 8001404:	461d      	mov	r5, r3
					sensor[i + RIGHT_BRAKE_POSITION]);
 8001406:	68fb      	ldr	r3, [r7, #12]
 8001408:	3305      	adds	r3, #5
 800140a:	005b      	lsls	r3, r3, #1
 800140c:	683a      	ldr	r2, [r7, #0]
 800140e:	4413      	add	r3, r2
 8001410:	881b      	ldrh	r3, [r3, #0]
 8001412:	b21b      	sxth	r3, r3
			sprintf(buffer + strlen(buffer), "%d;%d;%d;%d;%d;%d\n",
 8001414:	9303      	str	r3, [sp, #12]
 8001416:	9502      	str	r5, [sp, #8]
 8001418:	9401      	str	r4, [sp, #4]
 800141a:	9100      	str	r1, [sp, #0]
 800141c:	4663      	mov	r3, ip
 800141e:	4632      	mov	r2, r6
 8001420:	490e      	ldr	r1, [pc, #56]	; (800145c <sendDataSD+0xdc>)
 8001422:	f017 fbff 	bl	8018c24 <siprintf>
		for (int i = 0; i < (TRAVEL_SENSOR_BUFFER_SIZE) / 2; i +=
 8001426:	68fb      	ldr	r3, [r7, #12]
 8001428:	3306      	adds	r3, #6
 800142a:	60fb      	str	r3, [r7, #12]
 800142c:	68fb      	ldr	r3, [r7, #12]
 800142e:	2b5f      	cmp	r3, #95	; 0x5f
 8001430:	d9bc      	bls.n	80013ac <sendDataSD+0x2c>
		}
		Mount_SD("/");
 8001432:	480b      	ldr	r0, [pc, #44]	; (8001460 <sendDataSD+0xe0>)
 8001434:	f7ff fe4e 	bl	80010d4 <Mount_SD>
		Update_File(file, buffer);
 8001438:	68b9      	ldr	r1, [r7, #8]
 800143a:	6878      	ldr	r0, [r7, #4]
 800143c:	f7ff ff46 	bl	80012cc <Update_File>
		Unmount_SD("/");
 8001440:	4807      	ldr	r0, [pc, #28]	; (8001460 <sendDataSD+0xe0>)
 8001442:	f7ff fe5d 	bl	8001100 <Unmount_SD>
		vPortFree(buffer);
 8001446:	68b8      	ldr	r0, [r7, #8]
 8001448:	f015 fcda 	bl	8016e00 <vPortFree>
	else
	{
		puts("Wrong alocation pressureTravel Buffer SD Card");
	}

}
 800144c:	e002      	b.n	8001454 <sendDataSD+0xd4>
		puts("Wrong alocation pressureTravel Buffer SD Card");
 800144e:	4805      	ldr	r0, [pc, #20]	; (8001464 <sendDataSD+0xe4>)
 8001450:	f017 fbe0 	bl	8018c14 <puts>
}
 8001454:	bf00      	nop
 8001456:	3714      	adds	r7, #20
 8001458:	46bd      	mov	sp, r7
 800145a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800145c:	0801cd6c 	.word	0x0801cd6c
 8001460:	0801cd34 	.word	0x0801cd34
 8001464:	0801cd80 	.word	0x0801cd80

08001468 <readCalibrationData>:

int readCalibrationData(calibration_t *calibration)
{
 8001468:	b580      	push	{r7, lr}
 800146a:	b096      	sub	sp, #88	; 0x58
 800146c:	af04      	add	r7, sp, #16
 800146e:	6078      	str	r0, [r7, #4]


	Mount_SD("/");
 8001470:	4837      	ldr	r0, [pc, #220]	; (8001550 <readCalibrationData+0xe8>)
 8001472:	f7ff fe2f 	bl	80010d4 <Mount_SD>
	resultCalibration = f_open(&fileCalibration, CONFIG_FILE_NAME, FA_READ);
 8001476:	2201      	movs	r2, #1
 8001478:	4936      	ldr	r1, [pc, #216]	; (8001554 <readCalibrationData+0xec>)
 800147a:	4837      	ldr	r0, [pc, #220]	; (8001558 <readCalibrationData+0xf0>)
 800147c:	f011 fb2c 	bl	8012ad8 <f_open>
 8001480:	4603      	mov	r3, r0
 8001482:	461a      	mov	r2, r3
 8001484:	4b35      	ldr	r3, [pc, #212]	; (800155c <readCalibrationData+0xf4>)
 8001486:	701a      	strb	r2, [r3, #0]
	if (resultCalibration != FR_OK)
 8001488:	4b34      	ldr	r3, [pc, #208]	; (800155c <readCalibrationData+0xf4>)
 800148a:	781b      	ldrb	r3, [r3, #0]
 800148c:	2b00      	cmp	r3, #0
 800148e:	d005      	beq.n	800149c <readCalibrationData+0x34>
	{
		printf("Nie można otworzyć pliku do odczytu\n");
 8001490:	4833      	ldr	r0, [pc, #204]	; (8001560 <readCalibrationData+0xf8>)
 8001492:	f017 fbbf 	bl	8018c14 <puts>
		return -1;
 8001496:	f04f 33ff 	mov.w	r3, #4294967295
 800149a:	e054      	b.n	8001546 <readCalibrationData+0xde>
	}

	char *buffer = (char*) calloc(160, sizeof(char));
 800149c:	2101      	movs	r1, #1
 800149e:	20a0      	movs	r0, #160	; 0xa0
 80014a0:	f016 fb52 	bl	8017b48 <calloc>
 80014a4:	4603      	mov	r3, r0
 80014a6:	647b      	str	r3, [r7, #68]	; 0x44
	if (buffer == NULL)
 80014a8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d10a      	bne.n	80014c4 <readCalibrationData+0x5c>
	{
		printf("Błąd alokacji pamięci dla bufora.\n");
 80014ae:	482d      	ldr	r0, [pc, #180]	; (8001564 <readCalibrationData+0xfc>)
 80014b0:	f017 fbb0 	bl	8018c14 <puts>
		return 1;
 80014b4:	2301      	movs	r3, #1
 80014b6:	e046      	b.n	8001546 <readCalibrationData+0xde>

	char line[30];

	while (f_gets(line, sizeof(line), &fileCalibration) != NULL)
	{
		strcat(buffer, line);
 80014b8:	f107 030c 	add.w	r3, r7, #12
 80014bc:	4619      	mov	r1, r3
 80014be:	6c78      	ldr	r0, [r7, #68]	; 0x44
 80014c0:	f017 fcde 	bl	8018e80 <strcat>
	while (f_gets(line, sizeof(line), &fileCalibration) != NULL)
 80014c4:	f107 030c 	add.w	r3, r7, #12
 80014c8:	4a23      	ldr	r2, [pc, #140]	; (8001558 <readCalibrationData+0xf0>)
 80014ca:	211e      	movs	r1, #30
 80014cc:	4618      	mov	r0, r3
 80014ce:	f012 fb79 	bl	8013bc4 <f_gets>
 80014d2:	4603      	mov	r3, r0
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d1ef      	bne.n	80014b8 <readCalibrationData+0x50>
	}
	sscanf(buffer,
 80014d8:	f107 013c 	add.w	r1, r7, #60	; 0x3c
 80014dc:	f107 0240 	add.w	r2, r7, #64	; 0x40
 80014e0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80014e4:	9303      	str	r3, [sp, #12]
 80014e6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80014ea:	9302      	str	r3, [sp, #8]
 80014ec:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80014f0:	9301      	str	r3, [sp, #4]
 80014f2:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80014f6:	9300      	str	r3, [sp, #0]
 80014f8:	460b      	mov	r3, r1
 80014fa:	491b      	ldr	r1, [pc, #108]	; (8001568 <readCalibrationData+0x100>)
 80014fc:	6c78      	ldr	r0, [r7, #68]	; 0x44
 80014fe:	f017 fbb1 	bl	8018c64 <siscanf>
			"Front travel sensor: %d\nRear travel sensor: %d\nFront pressure sensor: %d\nRear pressure sensor: %d\nLeft brake sensor: %d\nRight brake sensor: %d",
			&frontTravelInt, &rearTravelInt, &frontPressureInt,
			&rearPressureInt, &leftBrakeInt, &rightBrakeInt);
	free(buffer);
 8001502:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8001504:	f016 fb46 	bl	8017b94 <free>

	f_close(&fileCalibration);
 8001508:	4813      	ldr	r0, [pc, #76]	; (8001558 <readCalibrationData+0xf0>)
 800150a:	f012 f845 	bl	8013598 <f_close>

	// Konwertuj i przypisz do struktury calibration
	calibration->frontTravelSensor = frontTravelInt;
 800150e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001510:	b21a      	sxth	r2, r3
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	801a      	strh	r2, [r3, #0]
	calibration->rearTravelSensor = rearTravelInt;
 8001516:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001518:	b21a      	sxth	r2, r3
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	805a      	strh	r2, [r3, #2]
	calibration->frontPressureSensor = frontPressureInt;
 800151e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001520:	b21a      	sxth	r2, r3
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	809a      	strh	r2, [r3, #4]
	calibration->rearPressureSensor = rearPressureInt;
 8001526:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001528:	b21a      	sxth	r2, r3
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	80da      	strh	r2, [r3, #6]
	calibration->leftBrakeSensor = leftBrakeInt;
 800152e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001530:	b21a      	sxth	r2, r3
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	811a      	strh	r2, [r3, #8]
	calibration->rightBrakeSensor = rightBrakeInt;
 8001536:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001538:	b21a      	sxth	r2, r3
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	815a      	strh	r2, [r3, #10]
	Unmount_SD("/");
 800153e:	4804      	ldr	r0, [pc, #16]	; (8001550 <readCalibrationData+0xe8>)
 8001540:	f7ff fdde 	bl	8001100 <Unmount_SD>

	return 0;
 8001544:	2300      	movs	r3, #0
}
 8001546:	4618      	mov	r0, r3
 8001548:	3748      	adds	r7, #72	; 0x48
 800154a:	46bd      	mov	sp, r7
 800154c:	bd80      	pop	{r7, pc}
 800154e:	bf00      	nop
 8001550:	0801cd34 	.word	0x0801cd34
 8001554:	0801cdb0 	.word	0x0801cdb0
 8001558:	20000788 	.word	0x20000788
 800155c:	200009b8 	.word	0x200009b8
 8001560:	0801cdbc 	.word	0x0801cdbc
 8001564:	0801cde4 	.word	0x0801cde4
 8001568:	0801ce0c 	.word	0x0801ce0c

0800156c <writeCalibrationData>:

int writeCalibrationData(const calibration_t *calibration)
{
 800156c:	b5b0      	push	{r4, r5, r7, lr}
 800156e:	b086      	sub	sp, #24
 8001570:	af04      	add	r7, sp, #16
 8001572:	6078      	str	r0, [r7, #4]

	Mount_SD("/");
 8001574:	4820      	ldr	r0, [pc, #128]	; (80015f8 <writeCalibrationData+0x8c>)
 8001576:	f7ff fdad 	bl	80010d4 <Mount_SD>
	resultCalibration = f_open(&fileCalibration, CONFIG_FILE_NAME, FA_WRITE | FA_CREATE_ALWAYS);
 800157a:	220a      	movs	r2, #10
 800157c:	491f      	ldr	r1, [pc, #124]	; (80015fc <writeCalibrationData+0x90>)
 800157e:	4820      	ldr	r0, [pc, #128]	; (8001600 <writeCalibrationData+0x94>)
 8001580:	f011 faaa 	bl	8012ad8 <f_open>
 8001584:	4603      	mov	r3, r0
 8001586:	461a      	mov	r2, r3
 8001588:	4b1e      	ldr	r3, [pc, #120]	; (8001604 <writeCalibrationData+0x98>)
 800158a:	701a      	strb	r2, [r3, #0]
	if (resultCalibration != FR_OK)
 800158c:	4b1d      	ldr	r3, [pc, #116]	; (8001604 <writeCalibrationData+0x98>)
 800158e:	781b      	ldrb	r3, [r3, #0]
 8001590:	2b00      	cmp	r3, #0
 8001592:	d005      	beq.n	80015a0 <writeCalibrationData+0x34>
	{
		printf("Nie można otworzyć pliku do zapisu\n");
 8001594:	481c      	ldr	r0, [pc, #112]	; (8001608 <writeCalibrationData+0x9c>)
 8001596:	f017 fb3d 	bl	8018c14 <puts>
		return -1;
 800159a:	f04f 33ff 	mov.w	r3, #4294967295
 800159e:	e027      	b.n	80015f0 <writeCalibrationData+0x84>
	}

	f_printf(&fileCalibration,
			"Front travel sensor: %d\nRear travel sensor: %d\nFront pressure sensor: %d\nRear pressure sensor: %d\nLeft brake sensor: %d\nRight brake sensor: %d\n",
			(int16_t) calibration->frontTravelSensor,
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	f9b3 3000 	ldrsh.w	r3, [r3]
	f_printf(&fileCalibration,
 80015a6:	461c      	mov	r4, r3
			(int16_t) calibration->rearTravelSensor,
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
	f_printf(&fileCalibration,
 80015ae:	461d      	mov	r5, r3
			(int16_t) calibration->frontPressureSensor,
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
	f_printf(&fileCalibration,
 80015b6:	461a      	mov	r2, r3
			(int16_t) calibration->rearPressureSensor,
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
	f_printf(&fileCalibration,
 80015be:	4619      	mov	r1, r3
			(int16_t) calibration->leftBrakeSensor,
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
	f_printf(&fileCalibration,
 80015c6:	4618      	mov	r0, r3
			(int16_t) calibration->rightBrakeSensor);
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
	f_printf(&fileCalibration,
 80015ce:	9303      	str	r3, [sp, #12]
 80015d0:	9002      	str	r0, [sp, #8]
 80015d2:	9101      	str	r1, [sp, #4]
 80015d4:	9200      	str	r2, [sp, #0]
 80015d6:	462b      	mov	r3, r5
 80015d8:	4622      	mov	r2, r4
 80015da:	490c      	ldr	r1, [pc, #48]	; (800160c <writeCalibrationData+0xa0>)
 80015dc:	4808      	ldr	r0, [pc, #32]	; (8001600 <writeCalibrationData+0x94>)
 80015de:	f012 fba5 	bl	8013d2c <f_printf>

	f_close(&fileCalibration);
 80015e2:	4807      	ldr	r0, [pc, #28]	; (8001600 <writeCalibrationData+0x94>)
 80015e4:	f011 ffd8 	bl	8013598 <f_close>
	Unmount_SD("/");
 80015e8:	4803      	ldr	r0, [pc, #12]	; (80015f8 <writeCalibrationData+0x8c>)
 80015ea:	f7ff fd89 	bl	8001100 <Unmount_SD>

	return 0;
 80015ee:	2300      	movs	r3, #0
}
 80015f0:	4618      	mov	r0, r3
 80015f2:	3708      	adds	r7, #8
 80015f4:	46bd      	mov	sp, r7
 80015f6:	bdb0      	pop	{r4, r5, r7, pc}
 80015f8:	0801cd34 	.word	0x0801cd34
 80015fc:	0801cdb0 	.word	0x0801cdb0
 8001600:	20000788 	.word	0x20000788
 8001604:	200009b8 	.word	0x200009b8
 8001608:	0801ce9c 	.word	0x0801ce9c
 800160c:	0801cec4 	.word	0x0801cec4

08001610 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc2;
DMA_HandleTypeDef hdma_adc2;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001610:	b580      	push	{r7, lr}
 8001612:	b084      	sub	sp, #16
 8001614:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001616:	463b      	mov	r3, r7
 8001618:	2200      	movs	r2, #0
 800161a:	601a      	str	r2, [r3, #0]
 800161c:	605a      	str	r2, [r3, #4]
 800161e:	609a      	str	r2, [r3, #8]
 8001620:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001622:	4b21      	ldr	r3, [pc, #132]	; (80016a8 <MX_ADC1_Init+0x98>)
 8001624:	4a21      	ldr	r2, [pc, #132]	; (80016ac <MX_ADC1_Init+0x9c>)
 8001626:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001628:	4b1f      	ldr	r3, [pc, #124]	; (80016a8 <MX_ADC1_Init+0x98>)
 800162a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800162e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001630:	4b1d      	ldr	r3, [pc, #116]	; (80016a8 <MX_ADC1_Init+0x98>)
 8001632:	2200      	movs	r2, #0
 8001634:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001636:	4b1c      	ldr	r3, [pc, #112]	; (80016a8 <MX_ADC1_Init+0x98>)
 8001638:	2200      	movs	r2, #0
 800163a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800163c:	4b1a      	ldr	r3, [pc, #104]	; (80016a8 <MX_ADC1_Init+0x98>)
 800163e:	2200      	movs	r2, #0
 8001640:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001642:	4b19      	ldr	r3, [pc, #100]	; (80016a8 <MX_ADC1_Init+0x98>)
 8001644:	2200      	movs	r2, #0
 8001646:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800164a:	4b17      	ldr	r3, [pc, #92]	; (80016a8 <MX_ADC1_Init+0x98>)
 800164c:	2200      	movs	r2, #0
 800164e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001650:	4b15      	ldr	r3, [pc, #84]	; (80016a8 <MX_ADC1_Init+0x98>)
 8001652:	4a17      	ldr	r2, [pc, #92]	; (80016b0 <MX_ADC1_Init+0xa0>)
 8001654:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001656:	4b14      	ldr	r3, [pc, #80]	; (80016a8 <MX_ADC1_Init+0x98>)
 8001658:	2200      	movs	r2, #0
 800165a:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 800165c:	4b12      	ldr	r3, [pc, #72]	; (80016a8 <MX_ADC1_Init+0x98>)
 800165e:	2201      	movs	r2, #1
 8001660:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001662:	4b11      	ldr	r3, [pc, #68]	; (80016a8 <MX_ADC1_Init+0x98>)
 8001664:	2200      	movs	r2, #0
 8001666:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800166a:	4b0f      	ldr	r3, [pc, #60]	; (80016a8 <MX_ADC1_Init+0x98>)
 800166c:	2201      	movs	r2, #1
 800166e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001670:	480d      	ldr	r0, [pc, #52]	; (80016a8 <MX_ADC1_Init+0x98>)
 8001672:	f002 fb77 	bl	8003d64 <HAL_ADC_Init>
 8001676:	4603      	mov	r3, r0
 8001678:	2b00      	cmp	r3, #0
 800167a:	d001      	beq.n	8001680 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 800167c:	f000 fec4 	bl	8002408 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8001680:	2304      	movs	r3, #4
 8001682:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001684:	2301      	movs	r3, #1
 8001686:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001688:	2300      	movs	r3, #0
 800168a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800168c:	463b      	mov	r3, r7
 800168e:	4619      	mov	r1, r3
 8001690:	4805      	ldr	r0, [pc, #20]	; (80016a8 <MX_ADC1_Init+0x98>)
 8001692:	f002 fd1f 	bl	80040d4 <HAL_ADC_ConfigChannel>
 8001696:	4603      	mov	r3, r0
 8001698:	2b00      	cmp	r3, #0
 800169a:	d001      	beq.n	80016a0 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 800169c:	f000 feb4 	bl	8002408 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80016a0:	bf00      	nop
 80016a2:	3710      	adds	r7, #16
 80016a4:	46bd      	mov	sp, r7
 80016a6:	bd80      	pop	{r7, pc}
 80016a8:	200009dc 	.word	0x200009dc
 80016ac:	40012000 	.word	0x40012000
 80016b0:	0f000001 	.word	0x0f000001

080016b4 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 80016b4:	b580      	push	{r7, lr}
 80016b6:	b084      	sub	sp, #16
 80016b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80016ba:	463b      	mov	r3, r7
 80016bc:	2200      	movs	r2, #0
 80016be:	601a      	str	r2, [r3, #0]
 80016c0:	605a      	str	r2, [r3, #4]
 80016c2:	609a      	str	r2, [r3, #8]
 80016c4:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC2_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 80016c6:	4b45      	ldr	r3, [pc, #276]	; (80017dc <MX_ADC2_Init+0x128>)
 80016c8:	4a45      	ldr	r2, [pc, #276]	; (80017e0 <MX_ADC2_Init+0x12c>)
 80016ca:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80016cc:	4b43      	ldr	r3, [pc, #268]	; (80017dc <MX_ADC2_Init+0x128>)
 80016ce:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80016d2:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 80016d4:	4b41      	ldr	r3, [pc, #260]	; (80017dc <MX_ADC2_Init+0x128>)
 80016d6:	2200      	movs	r2, #0
 80016d8:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ENABLE;
 80016da:	4b40      	ldr	r3, [pc, #256]	; (80017dc <MX_ADC2_Init+0x128>)
 80016dc:	2201      	movs	r2, #1
 80016de:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 80016e0:	4b3e      	ldr	r3, [pc, #248]	; (80017dc <MX_ADC2_Init+0x128>)
 80016e2:	2200      	movs	r2, #0
 80016e4:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80016e6:	4b3d      	ldr	r3, [pc, #244]	; (80017dc <MX_ADC2_Init+0x128>)
 80016e8:	2200      	movs	r2, #0
 80016ea:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 80016ee:	4b3b      	ldr	r3, [pc, #236]	; (80017dc <MX_ADC2_Init+0x128>)
 80016f0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80016f4:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T2_TRGO;
 80016f6:	4b39      	ldr	r3, [pc, #228]	; (80017dc <MX_ADC2_Init+0x128>)
 80016f8:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 80016fc:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80016fe:	4b37      	ldr	r3, [pc, #220]	; (80017dc <MX_ADC2_Init+0x128>)
 8001700:	2200      	movs	r2, #0
 8001702:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 6;
 8001704:	4b35      	ldr	r3, [pc, #212]	; (80017dc <MX_ADC2_Init+0x128>)
 8001706:	2206      	movs	r2, #6
 8001708:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = ENABLE;
 800170a:	4b34      	ldr	r3, [pc, #208]	; (80017dc <MX_ADC2_Init+0x128>)
 800170c:	2201      	movs	r2, #1
 800170e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001712:	4b32      	ldr	r3, [pc, #200]	; (80017dc <MX_ADC2_Init+0x128>)
 8001714:	2201      	movs	r2, #1
 8001716:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8001718:	4830      	ldr	r0, [pc, #192]	; (80017dc <MX_ADC2_Init+0x128>)
 800171a:	f002 fb23 	bl	8003d64 <HAL_ADC_Init>
 800171e:	4603      	mov	r3, r0
 8001720:	2b00      	cmp	r3, #0
 8001722:	d001      	beq.n	8001728 <MX_ADC2_Init+0x74>
  {
    Error_Handler();
 8001724:	f000 fe70 	bl	8002408 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8001728:	230c      	movs	r3, #12
 800172a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800172c:	2301      	movs	r3, #1
 800172e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 8001730:	2301      	movs	r3, #1
 8001732:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001734:	463b      	mov	r3, r7
 8001736:	4619      	mov	r1, r3
 8001738:	4828      	ldr	r0, [pc, #160]	; (80017dc <MX_ADC2_Init+0x128>)
 800173a:	f002 fccb 	bl	80040d4 <HAL_ADC_ConfigChannel>
 800173e:	4603      	mov	r3, r0
 8001740:	2b00      	cmp	r3, #0
 8001742:	d001      	beq.n	8001748 <MX_ADC2_Init+0x94>
  {
    Error_Handler();
 8001744:	f000 fe60 	bl	8002408 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 8001748:	230d      	movs	r3, #13
 800174a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 800174c:	2302      	movs	r3, #2
 800174e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001750:	463b      	mov	r3, r7
 8001752:	4619      	mov	r1, r3
 8001754:	4821      	ldr	r0, [pc, #132]	; (80017dc <MX_ADC2_Init+0x128>)
 8001756:	f002 fcbd 	bl	80040d4 <HAL_ADC_ConfigChannel>
 800175a:	4603      	mov	r3, r0
 800175c:	2b00      	cmp	r3, #0
 800175e:	d001      	beq.n	8001764 <MX_ADC2_Init+0xb0>
  {
    Error_Handler();
 8001760:	f000 fe52 	bl	8002408 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001764:	2301      	movs	r3, #1
 8001766:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8001768:	2303      	movs	r3, #3
 800176a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800176c:	463b      	mov	r3, r7
 800176e:	4619      	mov	r1, r3
 8001770:	481a      	ldr	r0, [pc, #104]	; (80017dc <MX_ADC2_Init+0x128>)
 8001772:	f002 fcaf 	bl	80040d4 <HAL_ADC_ConfigChannel>
 8001776:	4603      	mov	r3, r0
 8001778:	2b00      	cmp	r3, #0
 800177a:	d001      	beq.n	8001780 <MX_ADC2_Init+0xcc>
  {
    Error_Handler();
 800177c:	f000 fe44 	bl	8002408 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8001780:	2302      	movs	r3, #2
 8001782:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 8001784:	2304      	movs	r3, #4
 8001786:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001788:	463b      	mov	r3, r7
 800178a:	4619      	mov	r1, r3
 800178c:	4813      	ldr	r0, [pc, #76]	; (80017dc <MX_ADC2_Init+0x128>)
 800178e:	f002 fca1 	bl	80040d4 <HAL_ADC_ConfigChannel>
 8001792:	4603      	mov	r3, r0
 8001794:	2b00      	cmp	r3, #0
 8001796:	d001      	beq.n	800179c <MX_ADC2_Init+0xe8>
  {
    Error_Handler();
 8001798:	f000 fe36 	bl	8002408 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 800179c:	230b      	movs	r3, #11
 800179e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 80017a0:	2305      	movs	r3, #5
 80017a2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80017a4:	463b      	mov	r3, r7
 80017a6:	4619      	mov	r1, r3
 80017a8:	480c      	ldr	r0, [pc, #48]	; (80017dc <MX_ADC2_Init+0x128>)
 80017aa:	f002 fc93 	bl	80040d4 <HAL_ADC_ConfigChannel>
 80017ae:	4603      	mov	r3, r0
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d001      	beq.n	80017b8 <MX_ADC2_Init+0x104>
  {
    Error_Handler();
 80017b4:	f000 fe28 	bl	8002408 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 80017b8:	230a      	movs	r3, #10
 80017ba:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 6;
 80017bc:	2306      	movs	r3, #6
 80017be:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80017c0:	463b      	mov	r3, r7
 80017c2:	4619      	mov	r1, r3
 80017c4:	4805      	ldr	r0, [pc, #20]	; (80017dc <MX_ADC2_Init+0x128>)
 80017c6:	f002 fc85 	bl	80040d4 <HAL_ADC_ConfigChannel>
 80017ca:	4603      	mov	r3, r0
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d001      	beq.n	80017d4 <MX_ADC2_Init+0x120>
  {
    Error_Handler();
 80017d0:	f000 fe1a 	bl	8002408 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 80017d4:	bf00      	nop
 80017d6:	3710      	adds	r7, #16
 80017d8:	46bd      	mov	sp, r7
 80017da:	bd80      	pop	{r7, pc}
 80017dc:	20000a24 	.word	0x20000a24
 80017e0:	40012100 	.word	0x40012100

080017e4 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80017e4:	b580      	push	{r7, lr}
 80017e6:	b08c      	sub	sp, #48	; 0x30
 80017e8:	af00      	add	r7, sp, #0
 80017ea:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017ec:	f107 031c 	add.w	r3, r7, #28
 80017f0:	2200      	movs	r2, #0
 80017f2:	601a      	str	r2, [r3, #0]
 80017f4:	605a      	str	r2, [r3, #4]
 80017f6:	609a      	str	r2, [r3, #8]
 80017f8:	60da      	str	r2, [r3, #12]
 80017fa:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	4a53      	ldr	r2, [pc, #332]	; (8001950 <HAL_ADC_MspInit+0x16c>)
 8001802:	4293      	cmp	r3, r2
 8001804:	d128      	bne.n	8001858 <HAL_ADC_MspInit+0x74>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001806:	2300      	movs	r3, #0
 8001808:	61bb      	str	r3, [r7, #24]
 800180a:	4b52      	ldr	r3, [pc, #328]	; (8001954 <HAL_ADC_MspInit+0x170>)
 800180c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800180e:	4a51      	ldr	r2, [pc, #324]	; (8001954 <HAL_ADC_MspInit+0x170>)
 8001810:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001814:	6453      	str	r3, [r2, #68]	; 0x44
 8001816:	4b4f      	ldr	r3, [pc, #316]	; (8001954 <HAL_ADC_MspInit+0x170>)
 8001818:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800181a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800181e:	61bb      	str	r3, [r7, #24]
 8001820:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001822:	2300      	movs	r3, #0
 8001824:	617b      	str	r3, [r7, #20]
 8001826:	4b4b      	ldr	r3, [pc, #300]	; (8001954 <HAL_ADC_MspInit+0x170>)
 8001828:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800182a:	4a4a      	ldr	r2, [pc, #296]	; (8001954 <HAL_ADC_MspInit+0x170>)
 800182c:	f043 0301 	orr.w	r3, r3, #1
 8001830:	6313      	str	r3, [r2, #48]	; 0x30
 8001832:	4b48      	ldr	r3, [pc, #288]	; (8001954 <HAL_ADC_MspInit+0x170>)
 8001834:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001836:	f003 0301 	and.w	r3, r3, #1
 800183a:	617b      	str	r3, [r7, #20]
 800183c:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PA4     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = BATTERY_LEVEL_Pin;
 800183e:	2310      	movs	r3, #16
 8001840:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001842:	2303      	movs	r3, #3
 8001844:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001846:	2300      	movs	r3, #0
 8001848:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(BATTERY_LEVEL_GPIO_Port, &GPIO_InitStruct);
 800184a:	f107 031c 	add.w	r3, r7, #28
 800184e:	4619      	mov	r1, r3
 8001850:	4841      	ldr	r0, [pc, #260]	; (8001958 <HAL_ADC_MspInit+0x174>)
 8001852:	f003 fbdf 	bl	8005014 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 8001856:	e077      	b.n	8001948 <HAL_ADC_MspInit+0x164>
  else if(adcHandle->Instance==ADC2)
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	4a3f      	ldr	r2, [pc, #252]	; (800195c <HAL_ADC_MspInit+0x178>)
 800185e:	4293      	cmp	r3, r2
 8001860:	d172      	bne.n	8001948 <HAL_ADC_MspInit+0x164>
    __HAL_RCC_ADC2_CLK_ENABLE();
 8001862:	2300      	movs	r3, #0
 8001864:	613b      	str	r3, [r7, #16]
 8001866:	4b3b      	ldr	r3, [pc, #236]	; (8001954 <HAL_ADC_MspInit+0x170>)
 8001868:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800186a:	4a3a      	ldr	r2, [pc, #232]	; (8001954 <HAL_ADC_MspInit+0x170>)
 800186c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001870:	6453      	str	r3, [r2, #68]	; 0x44
 8001872:	4b38      	ldr	r3, [pc, #224]	; (8001954 <HAL_ADC_MspInit+0x170>)
 8001874:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001876:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800187a:	613b      	str	r3, [r7, #16]
 800187c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800187e:	2300      	movs	r3, #0
 8001880:	60fb      	str	r3, [r7, #12]
 8001882:	4b34      	ldr	r3, [pc, #208]	; (8001954 <HAL_ADC_MspInit+0x170>)
 8001884:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001886:	4a33      	ldr	r2, [pc, #204]	; (8001954 <HAL_ADC_MspInit+0x170>)
 8001888:	f043 0304 	orr.w	r3, r3, #4
 800188c:	6313      	str	r3, [r2, #48]	; 0x30
 800188e:	4b31      	ldr	r3, [pc, #196]	; (8001954 <HAL_ADC_MspInit+0x170>)
 8001890:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001892:	f003 0304 	and.w	r3, r3, #4
 8001896:	60fb      	str	r3, [r7, #12]
 8001898:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800189a:	2300      	movs	r3, #0
 800189c:	60bb      	str	r3, [r7, #8]
 800189e:	4b2d      	ldr	r3, [pc, #180]	; (8001954 <HAL_ADC_MspInit+0x170>)
 80018a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018a2:	4a2c      	ldr	r2, [pc, #176]	; (8001954 <HAL_ADC_MspInit+0x170>)
 80018a4:	f043 0301 	orr.w	r3, r3, #1
 80018a8:	6313      	str	r3, [r2, #48]	; 0x30
 80018aa:	4b2a      	ldr	r3, [pc, #168]	; (8001954 <HAL_ADC_MspInit+0x170>)
 80018ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018ae:	f003 0301 	and.w	r3, r3, #1
 80018b2:	60bb      	str	r3, [r7, #8]
 80018b4:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = BRAKE_SENSOR_RIGHT_Pin|BRAKE_SENSOR_LEFT_Pin|TRAVEL_SENSOR_FRONT_Pin|TRAVEL_SENSOR_REAR_Pin;
 80018b6:	230f      	movs	r3, #15
 80018b8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80018ba:	2303      	movs	r3, #3
 80018bc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018be:	2300      	movs	r3, #0
 80018c0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80018c2:	f107 031c 	add.w	r3, r7, #28
 80018c6:	4619      	mov	r1, r3
 80018c8:	4825      	ldr	r0, [pc, #148]	; (8001960 <HAL_ADC_MspInit+0x17c>)
 80018ca:	f003 fba3 	bl	8005014 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = PRESSURE_SENSOR_FRONT_Pin|PRESSURE_SENSOR_REAR_Pin;
 80018ce:	2306      	movs	r3, #6
 80018d0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80018d2:	2303      	movs	r3, #3
 80018d4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018d6:	2300      	movs	r3, #0
 80018d8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018da:	f107 031c 	add.w	r3, r7, #28
 80018de:	4619      	mov	r1, r3
 80018e0:	481d      	ldr	r0, [pc, #116]	; (8001958 <HAL_ADC_MspInit+0x174>)
 80018e2:	f003 fb97 	bl	8005014 <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA2_Stream2;
 80018e6:	4b1f      	ldr	r3, [pc, #124]	; (8001964 <HAL_ADC_MspInit+0x180>)
 80018e8:	4a1f      	ldr	r2, [pc, #124]	; (8001968 <HAL_ADC_MspInit+0x184>)
 80018ea:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Channel = DMA_CHANNEL_1;
 80018ec:	4b1d      	ldr	r3, [pc, #116]	; (8001964 <HAL_ADC_MspInit+0x180>)
 80018ee:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80018f2:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80018f4:	4b1b      	ldr	r3, [pc, #108]	; (8001964 <HAL_ADC_MspInit+0x180>)
 80018f6:	2200      	movs	r2, #0
 80018f8:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 80018fa:	4b1a      	ldr	r3, [pc, #104]	; (8001964 <HAL_ADC_MspInit+0x180>)
 80018fc:	2200      	movs	r2, #0
 80018fe:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 8001900:	4b18      	ldr	r3, [pc, #96]	; (8001964 <HAL_ADC_MspInit+0x180>)
 8001902:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001906:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001908:	4b16      	ldr	r3, [pc, #88]	; (8001964 <HAL_ADC_MspInit+0x180>)
 800190a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800190e:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001910:	4b14      	ldr	r3, [pc, #80]	; (8001964 <HAL_ADC_MspInit+0x180>)
 8001912:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001916:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 8001918:	4b12      	ldr	r3, [pc, #72]	; (8001964 <HAL_ADC_MspInit+0x180>)
 800191a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800191e:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 8001920:	4b10      	ldr	r3, [pc, #64]	; (8001964 <HAL_ADC_MspInit+0x180>)
 8001922:	2200      	movs	r2, #0
 8001924:	621a      	str	r2, [r3, #32]
    hdma_adc2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001926:	4b0f      	ldr	r3, [pc, #60]	; (8001964 <HAL_ADC_MspInit+0x180>)
 8001928:	2200      	movs	r2, #0
 800192a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 800192c:	480d      	ldr	r0, [pc, #52]	; (8001964 <HAL_ADC_MspInit+0x180>)
 800192e:	f002 ff63 	bl	80047f8 <HAL_DMA_Init>
 8001932:	4603      	mov	r3, r0
 8001934:	2b00      	cmp	r3, #0
 8001936:	d001      	beq.n	800193c <HAL_ADC_MspInit+0x158>
      Error_Handler();
 8001938:	f000 fd66 	bl	8002408 <Error_Handler>
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc2);
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	4a09      	ldr	r2, [pc, #36]	; (8001964 <HAL_ADC_MspInit+0x180>)
 8001940:	639a      	str	r2, [r3, #56]	; 0x38
 8001942:	4a08      	ldr	r2, [pc, #32]	; (8001964 <HAL_ADC_MspInit+0x180>)
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	6393      	str	r3, [r2, #56]	; 0x38
}
 8001948:	bf00      	nop
 800194a:	3730      	adds	r7, #48	; 0x30
 800194c:	46bd      	mov	sp, r7
 800194e:	bd80      	pop	{r7, pc}
 8001950:	40012000 	.word	0x40012000
 8001954:	40023800 	.word	0x40023800
 8001958:	40020000 	.word	0x40020000
 800195c:	40012100 	.word	0x40012100
 8001960:	40020800 	.word	0x40020800
 8001964:	20000a6c 	.word	0x20000a6c
 8001968:	40026440 	.word	0x40026440

0800196c <readButton>:
/******************************************************************************
 * Function Definitions
 *******************************************************************************/

button_t readButton(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800196c:	b580      	push	{r7, lr}
 800196e:	b084      	sub	sp, #16
 8001970:	af00      	add	r7, sp, #0
 8001972:	6078      	str	r0, [r7, #4]
 8001974:	460b      	mov	r3, r1
 8001976:	807b      	strh	r3, [r7, #2]
	button_t button = BUTTON_SNA;
 8001978:	2304      	movs	r3, #4
 800197a:	73fb      	strb	r3, [r7, #15]
	static uint8_t buttonPressedCounter = 0;
	while (GPIO_PIN_RESET == HAL_GPIO_ReadPin(GPIOx, GPIO_Pin)
 800197c:	e01b      	b.n	80019b6 <readButton+0x4a>
			&& (BUTTON_PRESSED_COUNT >= buttonPressedCounter))
	{
		if ( BUTTON_PRESSED_COUNT > buttonPressedCounter)
 800197e:	4b18      	ldr	r3, [pc, #96]	; (80019e0 <readButton+0x74>)
 8001980:	781b      	ldrb	r3, [r3, #0]
 8001982:	2b13      	cmp	r3, #19
 8001984:	d80d      	bhi.n	80019a2 <readButton+0x36>
		{

			++buttonPressedCounter;
 8001986:	4b16      	ldr	r3, [pc, #88]	; (80019e0 <readButton+0x74>)
 8001988:	781b      	ldrb	r3, [r3, #0]
 800198a:	3301      	adds	r3, #1
 800198c:	b2da      	uxtb	r2, r3
 800198e:	4b14      	ldr	r3, [pc, #80]	; (80019e0 <readButton+0x74>)
 8001990:	701a      	strb	r2, [r3, #0]
			button =
					(LEFT_BUTTON_Pin == GPIO_Pin) ?
							(BUTTON_LEFT) : (BUTTON_RIGHT);
 8001992:	887b      	ldrh	r3, [r7, #2]
 8001994:	2b80      	cmp	r3, #128	; 0x80
 8001996:	bf14      	ite	ne
 8001998:	2301      	movne	r3, #1
 800199a:	2300      	moveq	r3, #0
 800199c:	b2db      	uxtb	r3, r3
			button =
 800199e:	73fb      	strb	r3, [r7, #15]
 80019a0:	e006      	b.n	80019b0 <readButton+0x44>
		}
		else
		{
			button =
					(LEFT_BUTTON_Pin == GPIO_Pin) ?
							(BUTTON_LEFT_PRESSED) : (BUTTON_RIGHT_PRESSED);
 80019a2:	887b      	ldrh	r3, [r7, #2]
 80019a4:	2b80      	cmp	r3, #128	; 0x80
 80019a6:	d101      	bne.n	80019ac <readButton+0x40>
 80019a8:	2302      	movs	r3, #2
 80019aa:	e000      	b.n	80019ae <readButton+0x42>
 80019ac:	2303      	movs	r3, #3
			button =
 80019ae:	73fb      	strb	r3, [r7, #15]
		}
		osDelay(BUTTON_DELAY);
 80019b0:	201e      	movs	r0, #30
 80019b2:	f012 fd19 	bl	80143e8 <osDelay>
	while (GPIO_PIN_RESET == HAL_GPIO_ReadPin(GPIOx, GPIO_Pin)
 80019b6:	887b      	ldrh	r3, [r7, #2]
 80019b8:	4619      	mov	r1, r3
 80019ba:	6878      	ldr	r0, [r7, #4]
 80019bc:	f003 fcbe 	bl	800533c <HAL_GPIO_ReadPin>
 80019c0:	4603      	mov	r3, r0
			&& (BUTTON_PRESSED_COUNT >= buttonPressedCounter))
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d103      	bne.n	80019ce <readButton+0x62>
 80019c6:	4b06      	ldr	r3, [pc, #24]	; (80019e0 <readButton+0x74>)
 80019c8:	781b      	ldrb	r3, [r3, #0]
 80019ca:	2b14      	cmp	r3, #20
 80019cc:	d9d7      	bls.n	800197e <readButton+0x12>
	}
	buttonPressedCounter = 0;
 80019ce:	4b04      	ldr	r3, [pc, #16]	; (80019e0 <readButton+0x74>)
 80019d0:	2200      	movs	r2, #0
 80019d2:	701a      	strb	r2, [r3, #0]
	return (button);
 80019d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80019d6:	4618      	mov	r0, r3
 80019d8:	3710      	adds	r7, #16
 80019da:	46bd      	mov	sp, r7
 80019dc:	bd80      	pop	{r7, pc}
 80019de:	bf00      	nop
 80019e0:	20000acc 	.word	0x20000acc

080019e4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80019e4:	b580      	push	{r7, lr}
 80019e6:	b082      	sub	sp, #8
 80019e8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80019ea:	2300      	movs	r3, #0
 80019ec:	607b      	str	r3, [r7, #4]
 80019ee:	4b14      	ldr	r3, [pc, #80]	; (8001a40 <MX_DMA_Init+0x5c>)
 80019f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019f2:	4a13      	ldr	r2, [pc, #76]	; (8001a40 <MX_DMA_Init+0x5c>)
 80019f4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80019f8:	6313      	str	r3, [r2, #48]	; 0x30
 80019fa:	4b11      	ldr	r3, [pc, #68]	; (8001a40 <MX_DMA_Init+0x5c>)
 80019fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019fe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001a02:	607b      	str	r3, [r7, #4]
 8001a04:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 5, 0);
 8001a06:	2200      	movs	r2, #0
 8001a08:	2105      	movs	r1, #5
 8001a0a:	203a      	movs	r0, #58	; 0x3a
 8001a0c:	f002 feca 	bl	80047a4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8001a10:	203a      	movs	r0, #58	; 0x3a
 8001a12:	f002 fee3 	bl	80047dc <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 5, 0);
 8001a16:	2200      	movs	r2, #0
 8001a18:	2105      	movs	r1, #5
 8001a1a:	203b      	movs	r0, #59	; 0x3b
 8001a1c:	f002 fec2 	bl	80047a4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8001a20:	203b      	movs	r0, #59	; 0x3b
 8001a22:	f002 fedb 	bl	80047dc <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 5, 0);
 8001a26:	2200      	movs	r2, #0
 8001a28:	2105      	movs	r1, #5
 8001a2a:	2045      	movs	r0, #69	; 0x45
 8001a2c:	f002 feba 	bl	80047a4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 8001a30:	2045      	movs	r0, #69	; 0x45
 8001a32:	f002 fed3 	bl	80047dc <HAL_NVIC_EnableIRQ>

}
 8001a36:	bf00      	nop
 8001a38:	3708      	adds	r7, #8
 8001a3a:	46bd      	mov	sp, r7
 8001a3c:	bd80      	pop	{r7, pc}
 8001a3e:	bf00      	nop
 8001a40:	40023800 	.word	0x40023800

08001a44 <vApplicationGetIdleTaskMemory>:
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory(StaticTask_t **ppxIdleTaskTCBBuffer,
		StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize)
{
 8001a44:	b480      	push	{r7}
 8001a46:	b085      	sub	sp, #20
 8001a48:	af00      	add	r7, sp, #0
 8001a4a:	60f8      	str	r0, [r7, #12]
 8001a4c:	60b9      	str	r1, [r7, #8]
 8001a4e:	607a      	str	r2, [r7, #4]
	*ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8001a50:	68fb      	ldr	r3, [r7, #12]
 8001a52:	4a07      	ldr	r2, [pc, #28]	; (8001a70 <vApplicationGetIdleTaskMemory+0x2c>)
 8001a54:	601a      	str	r2, [r3, #0]
	*ppxIdleTaskStackBuffer = &xIdleStack[0];
 8001a56:	68bb      	ldr	r3, [r7, #8]
 8001a58:	4a06      	ldr	r2, [pc, #24]	; (8001a74 <vApplicationGetIdleTaskMemory+0x30>)
 8001a5a:	601a      	str	r2, [r3, #0]
	*pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	2280      	movs	r2, #128	; 0x80
 8001a60:	601a      	str	r2, [r3, #0]
	/* place for user code */
}
 8001a62:	bf00      	nop
 8001a64:	3714      	adds	r7, #20
 8001a66:	46bd      	mov	sp, r7
 8001a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a6c:	4770      	bx	lr
 8001a6e:	bf00      	nop
 8001a70:	20002c50 	.word	0x20002c50
 8001a74:	20002cf0 	.word	0x20002cf0

08001a78 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8001a78:	b5b0      	push	{r4, r5, r7, lr}
 8001a7a:	b0aa      	sub	sp, #168	; 0xa8
 8001a7c:	af00      	add	r7, sp, #0
	/* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* definition and creation of travelSensorSem */
  osSemaphoreStaticDef(travelSensorSem, &travelSensorSemControlBlock);
 8001a7e:	2300      	movs	r3, #0
 8001a80:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8001a84:	4b45      	ldr	r3, [pc, #276]	; (8001b9c <MX_FREERTOS_Init+0x124>)
 8001a86:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  travelSensorSemHandle = osSemaphoreCreate(osSemaphore(travelSensorSem), 1);
 8001a8a:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8001a8e:	2101      	movs	r1, #1
 8001a90:	4618      	mov	r0, r3
 8001a92:	f012 fcbd 	bl	8014410 <osSemaphoreCreate>
 8001a96:	4603      	mov	r3, r0
 8001a98:	4a41      	ldr	r2, [pc, #260]	; (8001ba0 <MX_FREERTOS_Init+0x128>)
 8001a9a:	6013      	str	r3, [r2, #0]

  /* definition and creation of SendData */
  osSemaphoreStaticDef(SendData, &SendDataControlBlock);
 8001a9c:	2300      	movs	r3, #0
 8001a9e:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8001aa2:	4b40      	ldr	r3, [pc, #256]	; (8001ba4 <MX_FREERTOS_Init+0x12c>)
 8001aa4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  SendDataHandle = osSemaphoreCreate(osSemaphore(SendData), 1);
 8001aa8:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8001aac:	2101      	movs	r1, #1
 8001aae:	4618      	mov	r0, r3
 8001ab0:	f012 fcae 	bl	8014410 <osSemaphoreCreate>
 8001ab4:	4603      	mov	r3, r0
 8001ab6:	4a3c      	ldr	r2, [pc, #240]	; (8001ba8 <MX_FREERTOS_Init+0x130>)
 8001ab8:	6013      	str	r3, [r2, #0]

  /* definition and creation of writeCalibrationSem */
  osSemaphoreStaticDef(writeCalibrationSem, &writeCalibrationSemControlBlock);
 8001aba:	2300      	movs	r3, #0
 8001abc:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8001ac0:	4b3a      	ldr	r3, [pc, #232]	; (8001bac <MX_FREERTOS_Init+0x134>)
 8001ac2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  writeCalibrationSemHandle = osSemaphoreCreate(osSemaphore(writeCalibrationSem), 1);
 8001ac6:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8001aca:	2101      	movs	r1, #1
 8001acc:	4618      	mov	r0, r3
 8001ace:	f012 fc9f 	bl	8014410 <osSemaphoreCreate>
 8001ad2:	4603      	mov	r3, r0
 8001ad4:	4a36      	ldr	r2, [pc, #216]	; (8001bb0 <MX_FREERTOS_Init+0x138>)
 8001ad6:	6013      	str	r3, [r2, #0]
	/* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of SdCard */
  osThreadDef(SdCard, SdCardInit, osPriorityNormal, 0, 1024);
 8001ad8:	4b36      	ldr	r3, [pc, #216]	; (8001bb4 <MX_FREERTOS_Init+0x13c>)
 8001ada:	f107 0474 	add.w	r4, r7, #116	; 0x74
 8001ade:	461d      	mov	r5, r3
 8001ae0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001ae2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001ae4:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001ae8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  SdCardHandle = osThreadCreate(osThread(SdCard), NULL);
 8001aec:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001af0:	2100      	movs	r1, #0
 8001af2:	4618      	mov	r0, r3
 8001af4:	f012 fc2c 	bl	8014350 <osThreadCreate>
 8001af8:	4603      	mov	r3, r0
 8001afa:	4a2f      	ldr	r2, [pc, #188]	; (8001bb8 <MX_FREERTOS_Init+0x140>)
 8001afc:	6013      	str	r3, [r2, #0]

  /* definition and creation of sensorRead */
  osThreadStaticDef(sensorRead, sensorReadInit, osPriorityNormal, 0, 1024, sensorReadBuffer, &sensorReadControlBlock);
 8001afe:	4b2f      	ldr	r3, [pc, #188]	; (8001bbc <MX_FREERTOS_Init+0x144>)
 8001b00:	f107 0458 	add.w	r4, r7, #88	; 0x58
 8001b04:	461d      	mov	r5, r3
 8001b06:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001b08:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001b0a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001b0e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  sensorReadHandle = osThreadCreate(osThread(sensorRead), NULL);
 8001b12:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001b16:	2100      	movs	r1, #0
 8001b18:	4618      	mov	r0, r3
 8001b1a:	f012 fc19 	bl	8014350 <osThreadCreate>
 8001b1e:	4603      	mov	r3, r0
 8001b20:	4a27      	ldr	r2, [pc, #156]	; (8001bc0 <MX_FREERTOS_Init+0x148>)
 8001b22:	6013      	str	r3, [r2, #0]

  /* definition and creation of ButtonTask */
  osThreadStaticDef(ButtonTask, ButtonTaskInit, osPriorityHigh, 0, 128, SdCardBuffer, &SdCardControlBlock);
 8001b24:	4b27      	ldr	r3, [pc, #156]	; (8001bc4 <MX_FREERTOS_Init+0x14c>)
 8001b26:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 8001b2a:	461d      	mov	r5, r3
 8001b2c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001b2e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001b30:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001b34:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  ButtonTaskHandle = osThreadCreate(osThread(ButtonTask), NULL);
 8001b38:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001b3c:	2100      	movs	r1, #0
 8001b3e:	4618      	mov	r0, r3
 8001b40:	f012 fc06 	bl	8014350 <osThreadCreate>
 8001b44:	4603      	mov	r3, r0
 8001b46:	4a20      	ldr	r2, [pc, #128]	; (8001bc8 <MX_FREERTOS_Init+0x150>)
 8001b48:	6013      	str	r3, [r2, #0]

  /* definition and creation of menuProcessData */
  osThreadStaticDef(menuProcessData, menuProcessDataInit, osPriorityNormal, 0, 512, menuProcessDataBuffer, &menuProcessDataControlBlock);
 8001b4a:	4b20      	ldr	r3, [pc, #128]	; (8001bcc <MX_FREERTOS_Init+0x154>)
 8001b4c:	f107 0420 	add.w	r4, r7, #32
 8001b50:	461d      	mov	r5, r3
 8001b52:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001b54:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001b56:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001b5a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  menuProcessDataHandle = osThreadCreate(osThread(menuProcessData), NULL);
 8001b5e:	f107 0320 	add.w	r3, r7, #32
 8001b62:	2100      	movs	r1, #0
 8001b64:	4618      	mov	r0, r3
 8001b66:	f012 fbf3 	bl	8014350 <osThreadCreate>
 8001b6a:	4603      	mov	r3, r0
 8001b6c:	4a18      	ldr	r2, [pc, #96]	; (8001bd0 <MX_FREERTOS_Init+0x158>)
 8001b6e:	6013      	str	r3, [r2, #0]

  /* definition and creation of adxlTask */
  osThreadStaticDef(adxlTask, adxlTaskInit, osPriorityNormal, 0, 256, adxlTaskBuffer, &adxlTaskControlBlock);
 8001b70:	4b18      	ldr	r3, [pc, #96]	; (8001bd4 <MX_FREERTOS_Init+0x15c>)
 8001b72:	1d3c      	adds	r4, r7, #4
 8001b74:	461d      	mov	r5, r3
 8001b76:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001b78:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001b7a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001b7e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  adxlTaskHandle = osThreadCreate(osThread(adxlTask), NULL);
 8001b82:	1d3b      	adds	r3, r7, #4
 8001b84:	2100      	movs	r1, #0
 8001b86:	4618      	mov	r0, r3
 8001b88:	f012 fbe2 	bl	8014350 <osThreadCreate>
 8001b8c:	4603      	mov	r3, r0
 8001b8e:	4a12      	ldr	r2, [pc, #72]	; (8001bd8 <MX_FREERTOS_Init+0x160>)
 8001b90:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
	/* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 8001b92:	bf00      	nop
 8001b94:	37a8      	adds	r7, #168	; 0xa8
 8001b96:	46bd      	mov	sp, r7
 8001b98:	bdb0      	pop	{r4, r5, r7, pc}
 8001b9a:	bf00      	nop
 8001b9c:	20002b70 	.word	0x20002b70
 8001ba0:	20002b6c 	.word	0x20002b6c
 8001ba4:	20002bbc 	.word	0x20002bbc
 8001ba8:	20002bb8 	.word	0x20002bb8
 8001bac:	20002c08 	.word	0x20002c08
 8001bb0:	20002c04 	.word	0x20002c04
 8001bb4:	0801cf5c 	.word	0x0801cf5c
 8001bb8:	20000ad8 	.word	0x20000ad8
 8001bbc:	0801cf84 	.word	0x0801cf84
 8001bc0:	20000adc 	.word	0x20000adc
 8001bc4:	0801cfac 	.word	0x0801cfac
 8001bc8:	20001b80 	.word	0x20001b80
 8001bcc:	0801cfd8 	.word	0x0801cfd8
 8001bd0:	20001e24 	.word	0x20001e24
 8001bd4:	0801d000 	.word	0x0801d000
 8001bd8:	200026c8 	.word	0x200026c8

08001bdc <SdCardInit>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_SdCardInit */
void SdCardInit(void const * argument)
{
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	b082      	sub	sp, #8
 8001be0:	af00      	add	r7, sp, #0
 8001be2:	6078      	str	r0, [r7, #4]
  /* init code for USB_DEVICE */
  MX_USB_DEVICE_Init();
 8001be4:	f015 fa2a 	bl	801703c <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN SdCardInit */
	Mount_SD("/");
 8001be8:	4805      	ldr	r0, [pc, #20]	; (8001c00 <SdCardInit+0x24>)
 8001bea:	f7ff fa73 	bl	80010d4 <Mount_SD>
	Unmount_SD("/");
 8001bee:	4804      	ldr	r0, [pc, #16]	; (8001c00 <SdCardInit+0x24>)
 8001bf0:	f7ff fa86 	bl	8001100 <Unmount_SD>

	/* Infinite loop */
	for (;;)
	{

		osDelay(1000);
 8001bf4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001bf8:	f012 fbf6 	bl	80143e8 <osDelay>
 8001bfc:	e7fa      	b.n	8001bf4 <SdCardInit+0x18>
 8001bfe:	bf00      	nop
 8001c00:	0801d01c 	.word	0x0801d01c

08001c04 <sensorReadInit>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_sensorReadInit */
void sensorReadInit(void const * argument)
{
 8001c04:	b580      	push	{r7, lr}
 8001c06:	b084      	sub	sp, #16
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN sensorReadInit */

	/* Infinite loop */
	for (;;)
	{
		if (osOK == osSemaphoreWait(travelSensorSemHandle, osWaitForever))
 8001c0c:	4b1c      	ldr	r3, [pc, #112]	; (8001c80 <sensorReadInit+0x7c>)
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	f04f 31ff 	mov.w	r1, #4294967295
 8001c14:	4618      	mov	r0, r3
 8001c16:	f012 fc2d 	bl	8014474 <osSemaphoreWait>
 8001c1a:	4603      	mov	r3, r0
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d12a      	bne.n	8001c76 <sensorReadInit+0x72>
		{
			if (MENU_MEASURMENT_START == getMenuSelector())
 8001c20:	f000 fbf8 	bl	8002414 <getMenuSelector>
 8001c24:	4603      	mov	r3, r0
 8001c26:	2b05      	cmp	r3, #5
 8001c28:	d106      	bne.n	8001c38 <sensorReadInit+0x34>
			{
				char *sensorDataPtr = getSensorDataFileName();
 8001c2a:	f000 fc0f 	bl	800244c <getSensorDataFileName>
 8001c2e:	60f8      	str	r0, [r7, #12]
				processData(sensorDataPtr);
 8001c30:	68f8      	ldr	r0, [r7, #12]
 8001c32:	f001 fd8b 	bl	800374c <processData>
 8001c36:	e01e      	b.n	8001c76 <sensorReadInit+0x72>
			}
			else if (MENU_SAG_START == getMenuSelector())
 8001c38:	f000 fbec 	bl	8002414 <getMenuSelector>
 8001c3c:	4603      	mov	r3, r0
 8001c3e:	2b03      	cmp	r3, #3
 8001c40:	d108      	bne.n	8001c54 <sensorReadInit+0x50>
			{
				processDataSag(result, resultPressure);
 8001c42:	4910      	ldr	r1, [pc, #64]	; (8001c84 <sensorReadInit+0x80>)
 8001c44:	4810      	ldr	r0, [pc, #64]	; (8001c88 <sensorReadInit+0x84>)
 8001c46:	f001 fd99 	bl	800377c <processDataSag>
				lcdMenuSagStart(result, resultPressure);
 8001c4a:	490e      	ldr	r1, [pc, #56]	; (8001c84 <sensorReadInit+0x80>)
 8001c4c:	480e      	ldr	r0, [pc, #56]	; (8001c88 <sensorReadInit+0x84>)
 8001c4e:	f000 f961 	bl	8001f14 <lcdMenuSagStart>
 8001c52:	e010      	b.n	8001c76 <sensorReadInit+0x72>
			}
			else if (MENU_CALIBRATION == getMenuSelector()){
 8001c54:	f000 fbde 	bl	8002414 <getMenuSelector>
 8001c58:	4603      	mov	r3, r0
 8001c5a:	2b02      	cmp	r3, #2
 8001c5c:	d10b      	bne.n	8001c76 <sensorReadInit+0x72>
				stopAdcDma();
 8001c5e:	f001 fca7 	bl	80035b0 <stopAdcDma>
				travelPressureSensorCalibration();
 8001c62:	f001 fcb9 	bl	80035d8 <travelPressureSensorCalibration>
				lcdMenuFinishedNotification("Cal Finished");
 8001c66:	4809      	ldr	r0, [pc, #36]	; (8001c8c <sensorReadInit+0x88>)
 8001c68:	f000 f9dc 	bl	8002024 <lcdMenuFinishedNotification>
				lcdMenuStart();
 8001c6c:	f000 f9f6 	bl	800205c <lcdMenuStart>
				setMenuSelector(MENU_START);
 8001c70:	2000      	movs	r0, #0
 8001c72:	f000 fbdb 	bl	800242c <setMenuSelector>

		else
		{

		}
		osDelay(50);
 8001c76:	2032      	movs	r0, #50	; 0x32
 8001c78:	f012 fbb6 	bl	80143e8 <osDelay>
		if (osOK == osSemaphoreWait(travelSensorSemHandle, osWaitForever))
 8001c7c:	e7c6      	b.n	8001c0c <sensorReadInit+0x8>
 8001c7e:	bf00      	nop
 8001c80:	20002b6c 	.word	0x20002b6c
 8001c84:	20000ad4 	.word	0x20000ad4
 8001c88:	20000ad0 	.word	0x20000ad0
 8001c8c:	0801d020 	.word	0x0801d020

08001c90 <ButtonTaskInit>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_ButtonTaskInit */
void ButtonTaskInit(void const * argument)
{
 8001c90:	b580      	push	{r7, lr}
 8001c92:	b082      	sub	sp, #8
 8001c94:	af00      	add	r7, sp, #0
 8001c96:	6078      	str	r0, [r7, #4]

	/* Infinite loop */
	for (;;)
	{

		osDelay(100);
 8001c98:	2064      	movs	r0, #100	; 0x64
 8001c9a:	f012 fba5 	bl	80143e8 <osDelay>
 8001c9e:	e7fb      	b.n	8001c98 <ButtonTaskInit+0x8>

08001ca0 <menuProcessDataInit>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_menuProcessDataInit */
void menuProcessDataInit(void const * argument)
{
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	b084      	sub	sp, #16
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN menuProcessDataInit */
	button_t buttonLeft;
	button_t buttonRight;
	HAL_I2C_Init(&hi2c1);
 8001ca8:	4811      	ldr	r0, [pc, #68]	; (8001cf0 <menuProcessDataInit+0x50>)
 8001caa:	f003 fb5f 	bl	800536c <HAL_I2C_Init>
	SSD1306_Init();
 8001cae:	f000 fdff 	bl	80028b0 <SSD1306_Init>
	lcdMenuStart();
 8001cb2:	f000 f9d3 	bl	800205c <lcdMenuStart>
	/* Infinite loop */
	for (;;)
	{
		buttonLeft = readButton(LEFT_BUTTON_GPIO_Port, LEFT_BUTTON_Pin);
 8001cb6:	2180      	movs	r1, #128	; 0x80
 8001cb8:	480e      	ldr	r0, [pc, #56]	; (8001cf4 <menuProcessDataInit+0x54>)
 8001cba:	f7ff fe57 	bl	800196c <readButton>
 8001cbe:	4603      	mov	r3, r0
 8001cc0:	73fb      	strb	r3, [r7, #15]
		buttonRight = readButton(RIGHT_BUTTON_GPIO_Port, RIGHT_BUTTON_Pin);
 8001cc2:	2140      	movs	r1, #64	; 0x40
 8001cc4:	480b      	ldr	r0, [pc, #44]	; (8001cf4 <menuProcessDataInit+0x54>)
 8001cc6:	f7ff fe51 	bl	800196c <readButton>
 8001cca:	4603      	mov	r3, r0
 8001ccc:	73bb      	strb	r3, [r7, #14]
		if ((BUTTON_SNA != buttonLeft) || (BUTTON_SNA != buttonRight))
 8001cce:	7bfb      	ldrb	r3, [r7, #15]
 8001cd0:	2b04      	cmp	r3, #4
 8001cd2:	d102      	bne.n	8001cda <menuProcessDataInit+0x3a>
 8001cd4:	7bbb      	ldrb	r3, [r7, #14]
 8001cd6:	2b04      	cmp	r3, #4
 8001cd8:	d005      	beq.n	8001ce6 <menuProcessDataInit+0x46>
		{
			menuSelector(buttonLeft, buttonRight);
 8001cda:	7bba      	ldrb	r2, [r7, #14]
 8001cdc:	7bfb      	ldrb	r3, [r7, #15]
 8001cde:	4611      	mov	r1, r2
 8001ce0:	4618      	mov	r0, r3
 8001ce2:	f000 fbbd 	bl	8002460 <menuSelector>
		}

		osDelay(10);
 8001ce6:	200a      	movs	r0, #10
 8001ce8:	f012 fb7e 	bl	80143e8 <osDelay>
		buttonLeft = readButton(LEFT_BUTTON_GPIO_Port, LEFT_BUTTON_Pin);
 8001cec:	e7e3      	b.n	8001cb6 <menuProcessDataInit+0x16>
 8001cee:	bf00      	nop
 8001cf0:	20002ef0 	.word	0x20002ef0
 8001cf4:	40020400 	.word	0x40020400

08001cf8 <adxlTaskInit>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_adxlTaskInit */
void adxlTaskInit(void const * argument)
{
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	b082      	sub	sp, #8
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	6078      	str	r0, [r7, #4]

		 xg = x * 0.0078;
		 yg = y * 0.0078;
		 zg = z * 0.0078;
		 printf("X: %f\nY: %f\nZ: %f\n", xg, yg, zg);*/
		osDelay(10);
 8001d00:	200a      	movs	r0, #10
 8001d02:	f012 fb71 	bl	80143e8 <osDelay>
 8001d06:	e7fb      	b.n	8001d00 <adxlTaskInit+0x8>

08001d08 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001d08:	b580      	push	{r7, lr}
 8001d0a:	b08a      	sub	sp, #40	; 0x28
 8001d0c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d0e:	f107 0314 	add.w	r3, r7, #20
 8001d12:	2200      	movs	r2, #0
 8001d14:	601a      	str	r2, [r3, #0]
 8001d16:	605a      	str	r2, [r3, #4]
 8001d18:	609a      	str	r2, [r3, #8]
 8001d1a:	60da      	str	r2, [r3, #12]
 8001d1c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d1e:	2300      	movs	r3, #0
 8001d20:	613b      	str	r3, [r7, #16]
 8001d22:	4b3d      	ldr	r3, [pc, #244]	; (8001e18 <MX_GPIO_Init+0x110>)
 8001d24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d26:	4a3c      	ldr	r2, [pc, #240]	; (8001e18 <MX_GPIO_Init+0x110>)
 8001d28:	f043 0304 	orr.w	r3, r3, #4
 8001d2c:	6313      	str	r3, [r2, #48]	; 0x30
 8001d2e:	4b3a      	ldr	r3, [pc, #232]	; (8001e18 <MX_GPIO_Init+0x110>)
 8001d30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d32:	f003 0304 	and.w	r3, r3, #4
 8001d36:	613b      	str	r3, [r7, #16]
 8001d38:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001d3a:	2300      	movs	r3, #0
 8001d3c:	60fb      	str	r3, [r7, #12]
 8001d3e:	4b36      	ldr	r3, [pc, #216]	; (8001e18 <MX_GPIO_Init+0x110>)
 8001d40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d42:	4a35      	ldr	r2, [pc, #212]	; (8001e18 <MX_GPIO_Init+0x110>)
 8001d44:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001d48:	6313      	str	r3, [r2, #48]	; 0x30
 8001d4a:	4b33      	ldr	r3, [pc, #204]	; (8001e18 <MX_GPIO_Init+0x110>)
 8001d4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d4e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001d52:	60fb      	str	r3, [r7, #12]
 8001d54:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d56:	2300      	movs	r3, #0
 8001d58:	60bb      	str	r3, [r7, #8]
 8001d5a:	4b2f      	ldr	r3, [pc, #188]	; (8001e18 <MX_GPIO_Init+0x110>)
 8001d5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d5e:	4a2e      	ldr	r2, [pc, #184]	; (8001e18 <MX_GPIO_Init+0x110>)
 8001d60:	f043 0301 	orr.w	r3, r3, #1
 8001d64:	6313      	str	r3, [r2, #48]	; 0x30
 8001d66:	4b2c      	ldr	r3, [pc, #176]	; (8001e18 <MX_GPIO_Init+0x110>)
 8001d68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d6a:	f003 0301 	and.w	r3, r3, #1
 8001d6e:	60bb      	str	r3, [r7, #8]
 8001d70:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d72:	2300      	movs	r3, #0
 8001d74:	607b      	str	r3, [r7, #4]
 8001d76:	4b28      	ldr	r3, [pc, #160]	; (8001e18 <MX_GPIO_Init+0x110>)
 8001d78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d7a:	4a27      	ldr	r2, [pc, #156]	; (8001e18 <MX_GPIO_Init+0x110>)
 8001d7c:	f043 0302 	orr.w	r3, r3, #2
 8001d80:	6313      	str	r3, [r2, #48]	; 0x30
 8001d82:	4b25      	ldr	r3, [pc, #148]	; (8001e18 <MX_GPIO_Init+0x110>)
 8001d84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d86:	f003 0302 	and.w	r3, r3, #2
 8001d8a:	607b      	str	r3, [r7, #4]
 8001d8c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001d8e:	2300      	movs	r3, #0
 8001d90:	603b      	str	r3, [r7, #0]
 8001d92:	4b21      	ldr	r3, [pc, #132]	; (8001e18 <MX_GPIO_Init+0x110>)
 8001d94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d96:	4a20      	ldr	r2, [pc, #128]	; (8001e18 <MX_GPIO_Init+0x110>)
 8001d98:	f043 0308 	orr.w	r3, r3, #8
 8001d9c:	6313      	str	r3, [r2, #48]	; 0x30
 8001d9e:	4b1e      	ldr	r3, [pc, #120]	; (8001e18 <MX_GPIO_Init+0x110>)
 8001da0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001da2:	f003 0308 	and.w	r3, r3, #8
 8001da6:	603b      	str	r3, [r7, #0]
 8001da8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ACCELEROMETER_INT0_Pin;
 8001daa:	2380      	movs	r3, #128	; 0x80
 8001dac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001dae:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001db2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001db4:	2300      	movs	r3, #0
 8001db6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ACCELEROMETER_INT0_GPIO_Port, &GPIO_InitStruct);
 8001db8:	f107 0314 	add.w	r3, r7, #20
 8001dbc:	4619      	mov	r1, r3
 8001dbe:	4817      	ldr	r0, [pc, #92]	; (8001e1c <MX_GPIO_Init+0x114>)
 8001dc0:	f003 f928 	bl	8005014 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SD_detection_Pin;
 8001dc4:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001dc8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001dca:	2300      	movs	r3, #0
 8001dcc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001dce:	2301      	movs	r3, #1
 8001dd0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SD_detection_GPIO_Port, &GPIO_InitStruct);
 8001dd2:	f107 0314 	add.w	r3, r7, #20
 8001dd6:	4619      	mov	r1, r3
 8001dd8:	4811      	ldr	r0, [pc, #68]	; (8001e20 <MX_GPIO_Init+0x118>)
 8001dda:	f003 f91b 	bl	8005014 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CHARGE_DETECTION_Pin;
 8001dde:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001de2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001de4:	2300      	movs	r3, #0
 8001de6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001de8:	2300      	movs	r3, #0
 8001dea:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(CHARGE_DETECTION_GPIO_Port, &GPIO_InitStruct);
 8001dec:	f107 0314 	add.w	r3, r7, #20
 8001df0:	4619      	mov	r1, r3
 8001df2:	480b      	ldr	r0, [pc, #44]	; (8001e20 <MX_GPIO_Init+0x118>)
 8001df4:	f003 f90e 	bl	8005014 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = RIGHT_BUTTON_Pin|LEFT_BUTTON_Pin;
 8001df8:	23c0      	movs	r3, #192	; 0xc0
 8001dfa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001dfc:	2300      	movs	r3, #0
 8001dfe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001e00:	2301      	movs	r3, #1
 8001e02:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e04:	f107 0314 	add.w	r3, r7, #20
 8001e08:	4619      	mov	r1, r3
 8001e0a:	4806      	ldr	r0, [pc, #24]	; (8001e24 <MX_GPIO_Init+0x11c>)
 8001e0c:	f003 f902 	bl	8005014 <HAL_GPIO_Init>

}
 8001e10:	bf00      	nop
 8001e12:	3728      	adds	r7, #40	; 0x28
 8001e14:	46bd      	mov	sp, r7
 8001e16:	bd80      	pop	{r7, pc}
 8001e18:	40023800 	.word	0x40023800
 8001e1c:	40020800 	.word	0x40020800
 8001e20:	40020000 	.word	0x40020000
 8001e24:	40020400 	.word	0x40020400

08001e28 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001e28:	b580      	push	{r7, lr}
 8001e2a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001e2c:	4b12      	ldr	r3, [pc, #72]	; (8001e78 <MX_I2C1_Init+0x50>)
 8001e2e:	4a13      	ldr	r2, [pc, #76]	; (8001e7c <MX_I2C1_Init+0x54>)
 8001e30:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8001e32:	4b11      	ldr	r3, [pc, #68]	; (8001e78 <MX_I2C1_Init+0x50>)
 8001e34:	4a12      	ldr	r2, [pc, #72]	; (8001e80 <MX_I2C1_Init+0x58>)
 8001e36:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001e38:	4b0f      	ldr	r3, [pc, #60]	; (8001e78 <MX_I2C1_Init+0x50>)
 8001e3a:	2200      	movs	r2, #0
 8001e3c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001e3e:	4b0e      	ldr	r3, [pc, #56]	; (8001e78 <MX_I2C1_Init+0x50>)
 8001e40:	2200      	movs	r2, #0
 8001e42:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001e44:	4b0c      	ldr	r3, [pc, #48]	; (8001e78 <MX_I2C1_Init+0x50>)
 8001e46:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001e4a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001e4c:	4b0a      	ldr	r3, [pc, #40]	; (8001e78 <MX_I2C1_Init+0x50>)
 8001e4e:	2200      	movs	r2, #0
 8001e50:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001e52:	4b09      	ldr	r3, [pc, #36]	; (8001e78 <MX_I2C1_Init+0x50>)
 8001e54:	2200      	movs	r2, #0
 8001e56:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001e58:	4b07      	ldr	r3, [pc, #28]	; (8001e78 <MX_I2C1_Init+0x50>)
 8001e5a:	2200      	movs	r2, #0
 8001e5c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001e5e:	4b06      	ldr	r3, [pc, #24]	; (8001e78 <MX_I2C1_Init+0x50>)
 8001e60:	2200      	movs	r2, #0
 8001e62:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001e64:	4804      	ldr	r0, [pc, #16]	; (8001e78 <MX_I2C1_Init+0x50>)
 8001e66:	f003 fa81 	bl	800536c <HAL_I2C_Init>
 8001e6a:	4603      	mov	r3, r0
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d001      	beq.n	8001e74 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001e70:	f000 faca 	bl	8002408 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001e74:	bf00      	nop
 8001e76:	bd80      	pop	{r7, pc}
 8001e78:	20002ef0 	.word	0x20002ef0
 8001e7c:	40005400 	.word	0x40005400
 8001e80:	00061a80 	.word	0x00061a80

08001e84 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001e84:	b580      	push	{r7, lr}
 8001e86:	b08a      	sub	sp, #40	; 0x28
 8001e88:	af00      	add	r7, sp, #0
 8001e8a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e8c:	f107 0314 	add.w	r3, r7, #20
 8001e90:	2200      	movs	r2, #0
 8001e92:	601a      	str	r2, [r3, #0]
 8001e94:	605a      	str	r2, [r3, #4]
 8001e96:	609a      	str	r2, [r3, #8]
 8001e98:	60da      	str	r2, [r3, #12]
 8001e9a:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	4a19      	ldr	r2, [pc, #100]	; (8001f08 <HAL_I2C_MspInit+0x84>)
 8001ea2:	4293      	cmp	r3, r2
 8001ea4:	d12c      	bne.n	8001f00 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ea6:	2300      	movs	r3, #0
 8001ea8:	613b      	str	r3, [r7, #16]
 8001eaa:	4b18      	ldr	r3, [pc, #96]	; (8001f0c <HAL_I2C_MspInit+0x88>)
 8001eac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eae:	4a17      	ldr	r2, [pc, #92]	; (8001f0c <HAL_I2C_MspInit+0x88>)
 8001eb0:	f043 0302 	orr.w	r3, r3, #2
 8001eb4:	6313      	str	r3, [r2, #48]	; 0x30
 8001eb6:	4b15      	ldr	r3, [pc, #84]	; (8001f0c <HAL_I2C_MspInit+0x88>)
 8001eb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eba:	f003 0302 	and.w	r3, r3, #2
 8001ebe:	613b      	str	r3, [r7, #16]
 8001ec0:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001ec2:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001ec6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001ec8:	2312      	movs	r3, #18
 8001eca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ecc:	2300      	movs	r3, #0
 8001ece:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ed0:	2303      	movs	r3, #3
 8001ed2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001ed4:	2304      	movs	r3, #4
 8001ed6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ed8:	f107 0314 	add.w	r3, r7, #20
 8001edc:	4619      	mov	r1, r3
 8001ede:	480c      	ldr	r0, [pc, #48]	; (8001f10 <HAL_I2C_MspInit+0x8c>)
 8001ee0:	f003 f898 	bl	8005014 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001ee4:	2300      	movs	r3, #0
 8001ee6:	60fb      	str	r3, [r7, #12]
 8001ee8:	4b08      	ldr	r3, [pc, #32]	; (8001f0c <HAL_I2C_MspInit+0x88>)
 8001eea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001eec:	4a07      	ldr	r2, [pc, #28]	; (8001f0c <HAL_I2C_MspInit+0x88>)
 8001eee:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001ef2:	6413      	str	r3, [r2, #64]	; 0x40
 8001ef4:	4b05      	ldr	r3, [pc, #20]	; (8001f0c <HAL_I2C_MspInit+0x88>)
 8001ef6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ef8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001efc:	60fb      	str	r3, [r7, #12]
 8001efe:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001f00:	bf00      	nop
 8001f02:	3728      	adds	r7, #40	; 0x28
 8001f04:	46bd      	mov	sp, r7
 8001f06:	bd80      	pop	{r7, pc}
 8001f08:	40005400 	.word	0x40005400
 8001f0c:	40023800 	.word	0x40023800
 8001f10:	40020400 	.word	0x40020400

08001f14 <lcdMenuSagStart>:

/******************************************************************************
 * Function Definitions
 *******************************************************************************/
void lcdMenuSagStart(int16_t *result, int16_t *resultPressure)
{
 8001f14:	b580      	push	{r7, lr}
 8001f16:	b08a      	sub	sp, #40	; 0x28
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	6078      	str	r0, [r7, #4]
 8001f1c:	6039      	str	r1, [r7, #0]
	char lcdFirstLineTravel[8] =
 8001f1e:	2300      	movs	r3, #0
 8001f20:	623b      	str	r3, [r7, #32]
 8001f22:	2300      	movs	r3, #0
 8001f24:	627b      	str	r3, [r7, #36]	; 0x24
	{ 0 };
	char lcSecondLineTravel[8] =
 8001f26:	2300      	movs	r3, #0
 8001f28:	61bb      	str	r3, [r7, #24]
 8001f2a:	2300      	movs	r3, #0
 8001f2c:	61fb      	str	r3, [r7, #28]
	{ 0 };
	char lcdFirstLinePressure[8] =
 8001f2e:	2300      	movs	r3, #0
 8001f30:	613b      	str	r3, [r7, #16]
 8001f32:	2300      	movs	r3, #0
 8001f34:	617b      	str	r3, [r7, #20]
	{ 0 };
	char lcSecondLinePressure[8] =
 8001f36:	2300      	movs	r3, #0
 8001f38:	60bb      	str	r3, [r7, #8]
 8001f3a:	2300      	movs	r3, #0
 8001f3c:	60fb      	str	r3, [r7, #12]
	{ 0 };
	sprintf(lcdFirstLineTravel, "FT: %d", result[0]);
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001f44:	461a      	mov	r2, r3
 8001f46:	f107 0320 	add.w	r3, r7, #32
 8001f4a:	4930      	ldr	r1, [pc, #192]	; (800200c <lcdMenuSagStart+0xf8>)
 8001f4c:	4618      	mov	r0, r3
 8001f4e:	f016 fe69 	bl	8018c24 <siprintf>
	sprintf(lcSecondLineTravel, "RT: %d", result[1]);
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	3302      	adds	r3, #2
 8001f56:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001f5a:	461a      	mov	r2, r3
 8001f5c:	f107 0318 	add.w	r3, r7, #24
 8001f60:	492b      	ldr	r1, [pc, #172]	; (8002010 <lcdMenuSagStart+0xfc>)
 8001f62:	4618      	mov	r0, r3
 8001f64:	f016 fe5e 	bl	8018c24 <siprintf>
	sprintf(lcdFirstLinePressure, "FP: %d", resultPressure[0]);
 8001f68:	683b      	ldr	r3, [r7, #0]
 8001f6a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001f6e:	461a      	mov	r2, r3
 8001f70:	f107 0310 	add.w	r3, r7, #16
 8001f74:	4927      	ldr	r1, [pc, #156]	; (8002014 <lcdMenuSagStart+0x100>)
 8001f76:	4618      	mov	r0, r3
 8001f78:	f016 fe54 	bl	8018c24 <siprintf>
	sprintf(lcSecondLinePressure, "RP: %d", resultPressure[1]);
 8001f7c:	683b      	ldr	r3, [r7, #0]
 8001f7e:	3302      	adds	r3, #2
 8001f80:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001f84:	461a      	mov	r2, r3
 8001f86:	f107 0308 	add.w	r3, r7, #8
 8001f8a:	4923      	ldr	r1, [pc, #140]	; (8002018 <lcdMenuSagStart+0x104>)
 8001f8c:	4618      	mov	r0, r3
 8001f8e:	f016 fe49 	bl	8018c24 <siprintf>
	SSD1306_Clear();
 8001f92:	f000 feb2 	bl	8002cfa <SSD1306_Clear>
	SSD1306_GotoXY(10, 10);
 8001f96:	210a      	movs	r1, #10
 8001f98:	200a      	movs	r0, #10
 8001f9a:	f000 fdf3 	bl	8002b84 <SSD1306_GotoXY>
	SSD1306_Puts(lcdFirstLineTravel, &Font_7x10, SSD1306_COLOR_WHITE);
 8001f9e:	f107 0320 	add.w	r3, r7, #32
 8001fa2:	2201      	movs	r2, #1
 8001fa4:	491d      	ldr	r1, [pc, #116]	; (800201c <lcdMenuSagStart+0x108>)
 8001fa6:	4618      	mov	r0, r3
 8001fa8:	f000 fe82 	bl	8002cb0 <SSD1306_Puts>
	SSD1306_GotoXY(10, 30);
 8001fac:	211e      	movs	r1, #30
 8001fae:	200a      	movs	r0, #10
 8001fb0:	f000 fde8 	bl	8002b84 <SSD1306_GotoXY>
	SSD1306_Puts(lcSecondLineTravel, &Font_7x10, SSD1306_COLOR_WHITE);
 8001fb4:	f107 0318 	add.w	r3, r7, #24
 8001fb8:	2201      	movs	r2, #1
 8001fba:	4918      	ldr	r1, [pc, #96]	; (800201c <lcdMenuSagStart+0x108>)
 8001fbc:	4618      	mov	r0, r3
 8001fbe:	f000 fe77 	bl	8002cb0 <SSD1306_Puts>
	SSD1306_GotoXY(78, 10);
 8001fc2:	210a      	movs	r1, #10
 8001fc4:	204e      	movs	r0, #78	; 0x4e
 8001fc6:	f000 fddd 	bl	8002b84 <SSD1306_GotoXY>
	SSD1306_Puts(lcdFirstLinePressure, &Font_7x10, SSD1306_COLOR_WHITE);
 8001fca:	f107 0310 	add.w	r3, r7, #16
 8001fce:	2201      	movs	r2, #1
 8001fd0:	4912      	ldr	r1, [pc, #72]	; (800201c <lcdMenuSagStart+0x108>)
 8001fd2:	4618      	mov	r0, r3
 8001fd4:	f000 fe6c 	bl	8002cb0 <SSD1306_Puts>
	SSD1306_GotoXY(78, 30);
 8001fd8:	211e      	movs	r1, #30
 8001fda:	204e      	movs	r0, #78	; 0x4e
 8001fdc:	f000 fdd2 	bl	8002b84 <SSD1306_GotoXY>
	SSD1306_Puts(lcSecondLinePressure, &Font_7x10, SSD1306_COLOR_WHITE);
 8001fe0:	f107 0308 	add.w	r3, r7, #8
 8001fe4:	2201      	movs	r2, #1
 8001fe6:	490d      	ldr	r1, [pc, #52]	; (800201c <lcdMenuSagStart+0x108>)
 8001fe8:	4618      	mov	r0, r3
 8001fea:	f000 fe61 	bl	8002cb0 <SSD1306_Puts>
	SSD1306_GotoXY(10, 50);
 8001fee:	2132      	movs	r1, #50	; 0x32
 8001ff0:	200a      	movs	r0, #10
 8001ff2:	f000 fdc7 	bl	8002b84 <SSD1306_GotoXY>
	SSD1306_Puts("FINISH hold LEFT", &Font_7x10, SSD1306_COLOR_WHITE);
 8001ff6:	2201      	movs	r2, #1
 8001ff8:	4908      	ldr	r1, [pc, #32]	; (800201c <lcdMenuSagStart+0x108>)
 8001ffa:	4809      	ldr	r0, [pc, #36]	; (8002020 <lcdMenuSagStart+0x10c>)
 8001ffc:	f000 fe58 	bl	8002cb0 <SSD1306_Puts>
	SSD1306_UpdateScreen();
 8002000:	f000 fd1a 	bl	8002a38 <SSD1306_UpdateScreen>
}
 8002004:	bf00      	nop
 8002006:	3728      	adds	r7, #40	; 0x28
 8002008:	46bd      	mov	sp, r7
 800200a:	bd80      	pop	{r7, pc}
 800200c:	0801d030 	.word	0x0801d030
 8002010:	0801d038 	.word	0x0801d038
 8002014:	0801d040 	.word	0x0801d040
 8002018:	0801d048 	.word	0x0801d048
 800201c:	20000000 	.word	0x20000000
 8002020:	0801d050 	.word	0x0801d050

08002024 <lcdMenuFinishedNotification>:
void lcdMenuFinishedNotification(char *notification)
{
 8002024:	b580      	push	{r7, lr}
 8002026:	b082      	sub	sp, #8
 8002028:	af00      	add	r7, sp, #0
 800202a:	6078      	str	r0, [r7, #4]
	SSD1306_Clear();
 800202c:	f000 fe65 	bl	8002cfa <SSD1306_Clear>
	SSD1306_GotoXY(30, 30);
 8002030:	211e      	movs	r1, #30
 8002032:	201e      	movs	r0, #30
 8002034:	f000 fda6 	bl	8002b84 <SSD1306_GotoXY>
	SSD1306_Puts(notification, &Font_7x10, SSD1306_COLOR_WHITE);
 8002038:	2201      	movs	r2, #1
 800203a:	4907      	ldr	r1, [pc, #28]	; (8002058 <lcdMenuFinishedNotification+0x34>)
 800203c:	6878      	ldr	r0, [r7, #4]
 800203e:	f000 fe37 	bl	8002cb0 <SSD1306_Puts>
	SSD1306_UpdateScreen();
 8002042:	f000 fcf9 	bl	8002a38 <SSD1306_UpdateScreen>
	osDelay(2000);
 8002046:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800204a:	f012 f9cd 	bl	80143e8 <osDelay>
}
 800204e:	bf00      	nop
 8002050:	3708      	adds	r7, #8
 8002052:	46bd      	mov	sp, r7
 8002054:	bd80      	pop	{r7, pc}
 8002056:	bf00      	nop
 8002058:	20000000 	.word	0x20000000

0800205c <lcdMenuStart>:

void lcdMenuStart()
{
 800205c:	b580      	push	{r7, lr}
 800205e:	af00      	add	r7, sp, #0
	SSD1306_Clear();
 8002060:	f000 fe4b 	bl	8002cfa <SSD1306_Clear>
	SSD1306_GotoXY(10, 10);
 8002064:	210a      	movs	r1, #10
 8002066:	200a      	movs	r0, #10
 8002068:	f000 fd8c 	bl	8002b84 <SSD1306_GotoXY>
	SSD1306_Puts("SAG", &Font_7x10, SSD1306_COLOR_WHITE);
 800206c:	2201      	movs	r2, #1
 800206e:	4911      	ldr	r1, [pc, #68]	; (80020b4 <lcdMenuStart+0x58>)
 8002070:	4811      	ldr	r0, [pc, #68]	; (80020b8 <lcdMenuStart+0x5c>)
 8002072:	f000 fe1d 	bl	8002cb0 <SSD1306_Puts>
	SSD1306_GotoXY(10, 30);
 8002076:	211e      	movs	r1, #30
 8002078:	200a      	movs	r0, #10
 800207a:	f000 fd83 	bl	8002b84 <SSD1306_GotoXY>
	SSD1306_Puts("LEFT", &Font_7x10, SSD1306_COLOR_WHITE);
 800207e:	2201      	movs	r2, #1
 8002080:	490c      	ldr	r1, [pc, #48]	; (80020b4 <lcdMenuStart+0x58>)
 8002082:	480e      	ldr	r0, [pc, #56]	; (80020bc <lcdMenuStart+0x60>)
 8002084:	f000 fe14 	bl	8002cb0 <SSD1306_Puts>
	SSD1306_GotoXY(68, 10);
 8002088:	210a      	movs	r1, #10
 800208a:	2044      	movs	r0, #68	; 0x44
 800208c:	f000 fd7a 	bl	8002b84 <SSD1306_GotoXY>
	SSD1306_Puts("MESSURE", &Font_7x10, SSD1306_COLOR_WHITE);
 8002090:	2201      	movs	r2, #1
 8002092:	4908      	ldr	r1, [pc, #32]	; (80020b4 <lcdMenuStart+0x58>)
 8002094:	480a      	ldr	r0, [pc, #40]	; (80020c0 <lcdMenuStart+0x64>)
 8002096:	f000 fe0b 	bl	8002cb0 <SSD1306_Puts>
	SSD1306_GotoXY(68, 30);
 800209a:	211e      	movs	r1, #30
 800209c:	2044      	movs	r0, #68	; 0x44
 800209e:	f000 fd71 	bl	8002b84 <SSD1306_GotoXY>
	SSD1306_Puts("RIGHT", &Font_7x10, SSD1306_COLOR_WHITE);
 80020a2:	2201      	movs	r2, #1
 80020a4:	4903      	ldr	r1, [pc, #12]	; (80020b4 <lcdMenuStart+0x58>)
 80020a6:	4807      	ldr	r0, [pc, #28]	; (80020c4 <lcdMenuStart+0x68>)
 80020a8:	f000 fe02 	bl	8002cb0 <SSD1306_Puts>
	SSD1306_UpdateScreen();
 80020ac:	f000 fcc4 	bl	8002a38 <SSD1306_UpdateScreen>
}
 80020b0:	bf00      	nop
 80020b2:	bd80      	pop	{r7, pc}
 80020b4:	20000000 	.word	0x20000000
 80020b8:	0801d064 	.word	0x0801d064
 80020bc:	0801d068 	.word	0x0801d068
 80020c0:	0801d070 	.word	0x0801d070
 80020c4:	0801d078 	.word	0x0801d078

080020c8 <lcdMenuSag>:

void lcdMenuSag()
{
 80020c8:	b580      	push	{r7, lr}
 80020ca:	af00      	add	r7, sp, #0
	SSD1306_Clear();
 80020cc:	f000 fe15 	bl	8002cfa <SSD1306_Clear>
	SSD1306_GotoXY(10, 10);
 80020d0:	210a      	movs	r1, #10
 80020d2:	200a      	movs	r0, #10
 80020d4:	f000 fd56 	bl	8002b84 <SSD1306_GotoXY>
	SSD1306_Puts("CALIB", &Font_7x10, SSD1306_COLOR_WHITE);
 80020d8:	2201      	movs	r2, #1
 80020da:	4916      	ldr	r1, [pc, #88]	; (8002134 <lcdMenuSag+0x6c>)
 80020dc:	4816      	ldr	r0, [pc, #88]	; (8002138 <lcdMenuSag+0x70>)
 80020de:	f000 fde7 	bl	8002cb0 <SSD1306_Puts>
	SSD1306_GotoXY(10, 30);
 80020e2:	211e      	movs	r1, #30
 80020e4:	200a      	movs	r0, #10
 80020e6:	f000 fd4d 	bl	8002b84 <SSD1306_GotoXY>
	SSD1306_Puts("LEFT", &Font_7x10, SSD1306_COLOR_WHITE);
 80020ea:	2201      	movs	r2, #1
 80020ec:	4911      	ldr	r1, [pc, #68]	; (8002134 <lcdMenuSag+0x6c>)
 80020ee:	4813      	ldr	r0, [pc, #76]	; (800213c <lcdMenuSag+0x74>)
 80020f0:	f000 fdde 	bl	8002cb0 <SSD1306_Puts>
	SSD1306_GotoXY(68, 10);
 80020f4:	210a      	movs	r1, #10
 80020f6:	2044      	movs	r0, #68	; 0x44
 80020f8:	f000 fd44 	bl	8002b84 <SSD1306_GotoXY>
	SSD1306_Puts("MENU", &Font_7x10, SSD1306_COLOR_WHITE);
 80020fc:	2201      	movs	r2, #1
 80020fe:	490d      	ldr	r1, [pc, #52]	; (8002134 <lcdMenuSag+0x6c>)
 8002100:	480f      	ldr	r0, [pc, #60]	; (8002140 <lcdMenuSag+0x78>)
 8002102:	f000 fdd5 	bl	8002cb0 <SSD1306_Puts>
	SSD1306_GotoXY(68, 30);
 8002106:	211e      	movs	r1, #30
 8002108:	2044      	movs	r0, #68	; 0x44
 800210a:	f000 fd3b 	bl	8002b84 <SSD1306_GotoXY>
	SSD1306_Puts("RIGHT", &Font_7x10, SSD1306_COLOR_WHITE);
 800210e:	2201      	movs	r2, #1
 8002110:	4908      	ldr	r1, [pc, #32]	; (8002134 <lcdMenuSag+0x6c>)
 8002112:	480c      	ldr	r0, [pc, #48]	; (8002144 <lcdMenuSag+0x7c>)
 8002114:	f000 fdcc 	bl	8002cb0 <SSD1306_Puts>
	SSD1306_GotoXY(10, 50);
 8002118:	2132      	movs	r1, #50	; 0x32
 800211a:	200a      	movs	r0, #10
 800211c:	f000 fd32 	bl	8002b84 <SSD1306_GotoXY>
	SSD1306_Puts("START hold LEFT", &Font_7x10, SSD1306_COLOR_WHITE);
 8002120:	2201      	movs	r2, #1
 8002122:	4904      	ldr	r1, [pc, #16]	; (8002134 <lcdMenuSag+0x6c>)
 8002124:	4808      	ldr	r0, [pc, #32]	; (8002148 <lcdMenuSag+0x80>)
 8002126:	f000 fdc3 	bl	8002cb0 <SSD1306_Puts>
	SSD1306_UpdateScreen();
 800212a:	f000 fc85 	bl	8002a38 <SSD1306_UpdateScreen>
}
 800212e:	bf00      	nop
 8002130:	bd80      	pop	{r7, pc}
 8002132:	bf00      	nop
 8002134:	20000000 	.word	0x20000000
 8002138:	0801d080 	.word	0x0801d080
 800213c:	0801d068 	.word	0x0801d068
 8002140:	0801d088 	.word	0x0801d088
 8002144:	0801d078 	.word	0x0801d078
 8002148:	0801d090 	.word	0x0801d090

0800214c <lcdStartMeasurement>:

void lcdStartMeasurement()
{
 800214c:	b580      	push	{r7, lr}
 800214e:	af00      	add	r7, sp, #0
	SSD1306_Clear();
 8002150:	f000 fdd3 	bl	8002cfa <SSD1306_Clear>
	SSD1306_GotoXY(10, 10);
 8002154:	210a      	movs	r1, #10
 8002156:	200a      	movs	r0, #10
 8002158:	f000 fd14 	bl	8002b84 <SSD1306_GotoXY>
	SSD1306_Puts("MENU", &Font_7x10, SSD1306_COLOR_WHITE);
 800215c:	2201      	movs	r2, #1
 800215e:	4911      	ldr	r1, [pc, #68]	; (80021a4 <lcdStartMeasurement+0x58>)
 8002160:	4811      	ldr	r0, [pc, #68]	; (80021a8 <lcdStartMeasurement+0x5c>)
 8002162:	f000 fda5 	bl	8002cb0 <SSD1306_Puts>
	SSD1306_GotoXY(10, 30);
 8002166:	211e      	movs	r1, #30
 8002168:	200a      	movs	r0, #10
 800216a:	f000 fd0b 	bl	8002b84 <SSD1306_GotoXY>
	SSD1306_Puts("LEFT", &Font_7x10, SSD1306_COLOR_WHITE);
 800216e:	2201      	movs	r2, #1
 8002170:	490c      	ldr	r1, [pc, #48]	; (80021a4 <lcdStartMeasurement+0x58>)
 8002172:	480e      	ldr	r0, [pc, #56]	; (80021ac <lcdStartMeasurement+0x60>)
 8002174:	f000 fd9c 	bl	8002cb0 <SSD1306_Puts>
	SSD1306_GotoXY(68, 10);
 8002178:	210a      	movs	r1, #10
 800217a:	2044      	movs	r0, #68	; 0x44
 800217c:	f000 fd02 	bl	8002b84 <SSD1306_GotoXY>
	SSD1306_Puts("MESSURE", &Font_7x10, SSD1306_COLOR_WHITE);
 8002180:	2201      	movs	r2, #1
 8002182:	4908      	ldr	r1, [pc, #32]	; (80021a4 <lcdStartMeasurement+0x58>)
 8002184:	480a      	ldr	r0, [pc, #40]	; (80021b0 <lcdStartMeasurement+0x64>)
 8002186:	f000 fd93 	bl	8002cb0 <SSD1306_Puts>
	SSD1306_GotoXY(10, 50);
 800218a:	2132      	movs	r1, #50	; 0x32
 800218c:	200a      	movs	r0, #10
 800218e:	f000 fcf9 	bl	8002b84 <SSD1306_GotoXY>
	SSD1306_Puts("START hold RIGHT", &Font_7x10, SSD1306_COLOR_WHITE);
 8002192:	2201      	movs	r2, #1
 8002194:	4903      	ldr	r1, [pc, #12]	; (80021a4 <lcdStartMeasurement+0x58>)
 8002196:	4807      	ldr	r0, [pc, #28]	; (80021b4 <lcdStartMeasurement+0x68>)
 8002198:	f000 fd8a 	bl	8002cb0 <SSD1306_Puts>
	SSD1306_UpdateScreen();
 800219c:	f000 fc4c 	bl	8002a38 <SSD1306_UpdateScreen>
}
 80021a0:	bf00      	nop
 80021a2:	bd80      	pop	{r7, pc}
 80021a4:	20000000 	.word	0x20000000
 80021a8:	0801d088 	.word	0x0801d088
 80021ac:	0801d068 	.word	0x0801d068
 80021b0:	0801d070 	.word	0x0801d070
 80021b4:	0801d0a0 	.word	0x0801d0a0

080021b8 <lcdCalibration>:

void lcdCalibration()
{
 80021b8:	b580      	push	{r7, lr}
 80021ba:	af00      	add	r7, sp, #0
	SSD1306_Clear();
 80021bc:	f000 fd9d 	bl	8002cfa <SSD1306_Clear>
	SSD1306_GotoXY(10, 10);
 80021c0:	210a      	movs	r1, #10
 80021c2:	200a      	movs	r0, #10
 80021c4:	f000 fcde 	bl	8002b84 <SSD1306_GotoXY>
	SSD1306_Puts("CALIB", &Font_7x10, SSD1306_COLOR_WHITE);
 80021c8:	2201      	movs	r2, #1
 80021ca:	4911      	ldr	r1, [pc, #68]	; (8002210 <lcdCalibration+0x58>)
 80021cc:	4811      	ldr	r0, [pc, #68]	; (8002214 <lcdCalibration+0x5c>)
 80021ce:	f000 fd6f 	bl	8002cb0 <SSD1306_Puts>
	SSD1306_GotoXY(68, 10);
 80021d2:	210a      	movs	r1, #10
 80021d4:	2044      	movs	r0, #68	; 0x44
 80021d6:	f000 fcd5 	bl	8002b84 <SSD1306_GotoXY>
	SSD1306_Puts("MENU", &Font_7x10, SSD1306_COLOR_WHITE);
 80021da:	2201      	movs	r2, #1
 80021dc:	490c      	ldr	r1, [pc, #48]	; (8002210 <lcdCalibration+0x58>)
 80021de:	480e      	ldr	r0, [pc, #56]	; (8002218 <lcdCalibration+0x60>)
 80021e0:	f000 fd66 	bl	8002cb0 <SSD1306_Puts>
	SSD1306_GotoXY(68, 30);
 80021e4:	211e      	movs	r1, #30
 80021e6:	2044      	movs	r0, #68	; 0x44
 80021e8:	f000 fccc 	bl	8002b84 <SSD1306_GotoXY>
	SSD1306_Puts("RIGHT", &Font_7x10, SSD1306_COLOR_WHITE);
 80021ec:	2201      	movs	r2, #1
 80021ee:	4908      	ldr	r1, [pc, #32]	; (8002210 <lcdCalibration+0x58>)
 80021f0:	480a      	ldr	r0, [pc, #40]	; (800221c <lcdCalibration+0x64>)
 80021f2:	f000 fd5d 	bl	8002cb0 <SSD1306_Puts>
	SSD1306_GotoXY(10, 50);
 80021f6:	2132      	movs	r1, #50	; 0x32
 80021f8:	200a      	movs	r0, #10
 80021fa:	f000 fcc3 	bl	8002b84 <SSD1306_GotoXY>
	SSD1306_Puts("START hold LEFT", &Font_7x10, SSD1306_COLOR_WHITE);
 80021fe:	2201      	movs	r2, #1
 8002200:	4903      	ldr	r1, [pc, #12]	; (8002210 <lcdCalibration+0x58>)
 8002202:	4807      	ldr	r0, [pc, #28]	; (8002220 <lcdCalibration+0x68>)
 8002204:	f000 fd54 	bl	8002cb0 <SSD1306_Puts>
	SSD1306_UpdateScreen();
 8002208:	f000 fc16 	bl	8002a38 <SSD1306_UpdateScreen>
}
 800220c:	bf00      	nop
 800220e:	bd80      	pop	{r7, pc}
 8002210:	20000000 	.word	0x20000000
 8002214:	0801d080 	.word	0x0801d080
 8002218:	0801d088 	.word	0x0801d088
 800221c:	0801d078 	.word	0x0801d078
 8002220:	0801d090 	.word	0x0801d090

08002224 <lcdMeasurementStart>:

void lcdMeasurementStart()
{
 8002224:	b580      	push	{r7, lr}
 8002226:	af00      	add	r7, sp, #0
	SSD1306_Clear();
 8002228:	f000 fd67 	bl	8002cfa <SSD1306_Clear>
	SSD1306_GotoXY(30, 30);
 800222c:	211e      	movs	r1, #30
 800222e:	201e      	movs	r0, #30
 8002230:	f000 fca8 	bl	8002b84 <SSD1306_GotoXY>
	SSD1306_Puts("STARTING", &Font_7x10, SSD1306_COLOR_WHITE);
 8002234:	2201      	movs	r2, #1
 8002236:	4908      	ldr	r1, [pc, #32]	; (8002258 <lcdMeasurementStart+0x34>)
 8002238:	4808      	ldr	r0, [pc, #32]	; (800225c <lcdMeasurementStart+0x38>)
 800223a:	f000 fd39 	bl	8002cb0 <SSD1306_Puts>
	SSD1306_GotoXY(10, 50);
 800223e:	2132      	movs	r1, #50	; 0x32
 8002240:	200a      	movs	r0, #10
 8002242:	f000 fc9f 	bl	8002b84 <SSD1306_GotoXY>
	SSD1306_Puts("FINISH hold RIGHT", &Font_7x10, SSD1306_COLOR_WHITE);
 8002246:	2201      	movs	r2, #1
 8002248:	4903      	ldr	r1, [pc, #12]	; (8002258 <lcdMeasurementStart+0x34>)
 800224a:	4805      	ldr	r0, [pc, #20]	; (8002260 <lcdMeasurementStart+0x3c>)
 800224c:	f000 fd30 	bl	8002cb0 <SSD1306_Puts>
	SSD1306_UpdateScreen();
 8002250:	f000 fbf2 	bl	8002a38 <SSD1306_UpdateScreen>
}
 8002254:	bf00      	nop
 8002256:	bd80      	pop	{r7, pc}
 8002258:	20000000 	.word	0x20000000
 800225c:	0801d0b4 	.word	0x0801d0b4
 8002260:	0801d0c0 	.word	0x0801d0c0

08002264 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8002264:	b480      	push	{r7}
 8002266:	b083      	sub	sp, #12
 8002268:	af00      	add	r7, sp, #0
 800226a:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 800226c:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8002270:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 8002274:	f003 0301 	and.w	r3, r3, #1
 8002278:	2b00      	cmp	r3, #0
 800227a:	d013      	beq.n	80022a4 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 800227c:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8002280:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8002284:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8002288:	2b00      	cmp	r3, #0
 800228a:	d00b      	beq.n	80022a4 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 800228c:	e000      	b.n	8002290 <ITM_SendChar+0x2c>
    {
      __NOP();
 800228e:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8002290:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	2b00      	cmp	r3, #0
 8002298:	d0f9      	beq.n	800228e <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 800229a:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 800229e:	687a      	ldr	r2, [r7, #4]
 80022a0:	b2d2      	uxtb	r2, r2
 80022a2:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 80022a4:	687b      	ldr	r3, [r7, #4]
}
 80022a6:	4618      	mov	r0, r3
 80022a8:	370c      	adds	r7, #12
 80022aa:	46bd      	mov	sp, r7
 80022ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b0:	4770      	bx	lr

080022b2 <__io_putchar>:
/* Private function prototypes -----------------------------------------------*/
void SystemClock_Config(void);
void MX_FREERTOS_Init(void);
/* USER CODE BEGIN PFP */
int __io_putchar(int ch)
{
 80022b2:	b580      	push	{r7, lr}
 80022b4:	b082      	sub	sp, #8
 80022b6:	af00      	add	r7, sp, #0
 80022b8:	6078      	str	r0, [r7, #4]
	ITM_SendChar(ch);
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	4618      	mov	r0, r3
 80022be:	f7ff ffd1 	bl	8002264 <ITM_SendChar>
	return (ch);
 80022c2:	687b      	ldr	r3, [r7, #4]
}
 80022c4:	4618      	mov	r0, r3
 80022c6:	3708      	adds	r7, #8
 80022c8:	46bd      	mov	sp, r7
 80022ca:	bd80      	pop	{r7, pc}

080022cc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80022cc:	b580      	push	{r7, lr}
 80022ce:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80022d0:	f001 fce2 	bl	8003c98 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80022d4:	f000 f81a 	bl	800230c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80022d8:	f7ff fd16 	bl	8001d08 <MX_GPIO_Init>
  MX_DMA_Init();
 80022dc:	f7ff fb82 	bl	80019e4 <MX_DMA_Init>
  MX_TIM6_Init();
 80022e0:	f001 f828 	bl	8003334 <MX_TIM6_Init>
  MX_TIM8_Init();
 80022e4:	f001 f85c 	bl	80033a0 <MX_TIM8_Init>
  MX_TIM2_Init();
 80022e8:	f000 ffb2 	bl	8003250 <MX_TIM2_Init>
  MX_ADC2_Init();
 80022ec:	f7ff f9e2 	bl	80016b4 <MX_ADC2_Init>
  MX_I2C1_Init();
 80022f0:	f7ff fd9a 	bl	8001e28 <MX_I2C1_Init>
  MX_SDIO_SD_Init();
 80022f4:	f000 f98e 	bl	8002614 <MX_SDIO_SD_Init>
  MX_ADC1_Init();
 80022f8:	f7ff f98a 	bl	8001610 <MX_ADC1_Init>
  MX_FATFS_Init();
 80022fc:	f00a fffc 	bl	800d2f8 <MX_FATFS_Init>
  /* USER CODE BEGIN 2 */
	//MX_SDIO_SD_Init_4B();
  /* USER CODE END 2 */

  /* Call init function for freertos objects (in freertos.c) */
  MX_FREERTOS_Init();
 8002300:	f7ff fbba 	bl	8001a78 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8002304:	f012 f801 	bl	801430a <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
 8002308:	e7fe      	b.n	8002308 <main+0x3c>
	...

0800230c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800230c:	b580      	push	{r7, lr}
 800230e:	b094      	sub	sp, #80	; 0x50
 8002310:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002312:	f107 031c 	add.w	r3, r7, #28
 8002316:	2234      	movs	r2, #52	; 0x34
 8002318:	2100      	movs	r1, #0
 800231a:	4618      	mov	r0, r3
 800231c:	f016 fda8 	bl	8018e70 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002320:	f107 0308 	add.w	r3, r7, #8
 8002324:	2200      	movs	r2, #0
 8002326:	601a      	str	r2, [r3, #0]
 8002328:	605a      	str	r2, [r3, #4]
 800232a:	609a      	str	r2, [r3, #8]
 800232c:	60da      	str	r2, [r3, #12]
 800232e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002330:	2300      	movs	r3, #0
 8002332:	607b      	str	r3, [r7, #4]
 8002334:	4b29      	ldr	r3, [pc, #164]	; (80023dc <SystemClock_Config+0xd0>)
 8002336:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002338:	4a28      	ldr	r2, [pc, #160]	; (80023dc <SystemClock_Config+0xd0>)
 800233a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800233e:	6413      	str	r3, [r2, #64]	; 0x40
 8002340:	4b26      	ldr	r3, [pc, #152]	; (80023dc <SystemClock_Config+0xd0>)
 8002342:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002344:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002348:	607b      	str	r3, [r7, #4]
 800234a:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800234c:	2300      	movs	r3, #0
 800234e:	603b      	str	r3, [r7, #0]
 8002350:	4b23      	ldr	r3, [pc, #140]	; (80023e0 <SystemClock_Config+0xd4>)
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	4a22      	ldr	r2, [pc, #136]	; (80023e0 <SystemClock_Config+0xd4>)
 8002356:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800235a:	6013      	str	r3, [r2, #0]
 800235c:	4b20      	ldr	r3, [pc, #128]	; (80023e0 <SystemClock_Config+0xd4>)
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002364:	603b      	str	r3, [r7, #0]
 8002366:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002368:	2301      	movs	r3, #1
 800236a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800236c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002370:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002372:	2302      	movs	r3, #2
 8002374:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002376:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800237a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 800237c:	2308      	movs	r3, #8
 800237e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 168;
 8002380:	23a8      	movs	r3, #168	; 0xa8
 8002382:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002384:	2302      	movs	r3, #2
 8002386:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8002388:	2307      	movs	r3, #7
 800238a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 800238c:	2302      	movs	r3, #2
 800238e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002390:	f107 031c 	add.w	r3, r7, #28
 8002394:	4618      	mov	r0, r3
 8002396:	f005 fee9 	bl	800816c <HAL_RCC_OscConfig>
 800239a:	4603      	mov	r3, r0
 800239c:	2b00      	cmp	r3, #0
 800239e:	d001      	beq.n	80023a4 <SystemClock_Config+0x98>
  {
    Error_Handler();
 80023a0:	f000 f832 	bl	8002408 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80023a4:	230f      	movs	r3, #15
 80023a6:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80023a8:	2302      	movs	r3, #2
 80023aa:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80023ac:	2300      	movs	r3, #0
 80023ae:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80023b0:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80023b4:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80023b6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80023ba:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80023bc:	f107 0308 	add.w	r3, r7, #8
 80023c0:	2105      	movs	r1, #5
 80023c2:	4618      	mov	r0, r3
 80023c4:	f005 f842 	bl	800744c <HAL_RCC_ClockConfig>
 80023c8:	4603      	mov	r3, r0
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d001      	beq.n	80023d2 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 80023ce:	f000 f81b 	bl	8002408 <Error_Handler>
  }
}
 80023d2:	bf00      	nop
 80023d4:	3750      	adds	r7, #80	; 0x50
 80023d6:	46bd      	mov	sp, r7
 80023d8:	bd80      	pop	{r7, pc}
 80023da:	bf00      	nop
 80023dc:	40023800 	.word	0x40023800
 80023e0:	40007000 	.word	0x40007000

080023e4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80023e4:	b580      	push	{r7, lr}
 80023e6:	b082      	sub	sp, #8
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM3) {
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	4a04      	ldr	r2, [pc, #16]	; (8002404 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80023f2:	4293      	cmp	r3, r2
 80023f4:	d101      	bne.n	80023fa <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80023f6:	f001 fc71 	bl	8003cdc <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80023fa:	bf00      	nop
 80023fc:	3708      	adds	r7, #8
 80023fe:	46bd      	mov	sp, r7
 8002400:	bd80      	pop	{r7, pc}
 8002402:	bf00      	nop
 8002404:	40000400 	.word	0x40000400

08002408 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002408:	b480      	push	{r7}
 800240a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800240c:	b672      	cpsid	i
}
 800240e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8002410:	e7fe      	b.n	8002410 <Error_Handler+0x8>
	...

08002414 <getMenuSelector>:

/******************************************************************************
 * Function Definitions
 *******************************************************************************/
menu_t getMenuSelector(void)
{
 8002414:	b480      	push	{r7}
 8002416:	af00      	add	r7, sp, #0
	return (selector);
 8002418:	4b03      	ldr	r3, [pc, #12]	; (8002428 <getMenuSelector+0x14>)
 800241a:	781b      	ldrb	r3, [r3, #0]
}
 800241c:	4618      	mov	r0, r3
 800241e:	46bd      	mov	sp, r7
 8002420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002424:	4770      	bx	lr
 8002426:	bf00      	nop
 8002428:	20002f44 	.word	0x20002f44

0800242c <setMenuSelector>:
void setMenuSelector(menu_t selectorState)
{
 800242c:	b480      	push	{r7}
 800242e:	b083      	sub	sp, #12
 8002430:	af00      	add	r7, sp, #0
 8002432:	4603      	mov	r3, r0
 8002434:	71fb      	strb	r3, [r7, #7]
	selector = selectorState;
 8002436:	4a04      	ldr	r2, [pc, #16]	; (8002448 <setMenuSelector+0x1c>)
 8002438:	79fb      	ldrb	r3, [r7, #7]
 800243a:	7013      	strb	r3, [r2, #0]
}
 800243c:	bf00      	nop
 800243e:	370c      	adds	r7, #12
 8002440:	46bd      	mov	sp, r7
 8002442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002446:	4770      	bx	lr
 8002448:	20002f44 	.word	0x20002f44

0800244c <getSensorDataFileName>:
char* getSensorDataFileName(void)
{
 800244c:	b480      	push	{r7}
 800244e:	af00      	add	r7, sp, #0
	return (sensorData);
 8002450:	4b02      	ldr	r3, [pc, #8]	; (800245c <getSensorDataFileName+0x10>)
}
 8002452:	4618      	mov	r0, r3
 8002454:	46bd      	mov	sp, r7
 8002456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800245a:	4770      	bx	lr
 800245c:	20002f5c 	.word	0x20002f5c

08002460 <menuSelector>:

void menuSelector(button_t buttonLeft, button_t buttonRight)
{
 8002460:	b580      	push	{r7, lr}
 8002462:	b082      	sub	sp, #8
 8002464:	af00      	add	r7, sp, #0
 8002466:	4603      	mov	r3, r0
 8002468:	460a      	mov	r2, r1
 800246a:	71fb      	strb	r3, [r7, #7]
 800246c:	4613      	mov	r3, r2
 800246e:	71bb      	strb	r3, [r7, #6]

	switch (selector)
 8002470:	4b5c      	ldr	r3, [pc, #368]	; (80025e4 <menuSelector+0x184>)
 8002472:	781b      	ldrb	r3, [r3, #0]
 8002474:	2b05      	cmp	r3, #5
 8002476:	f200 80b0 	bhi.w	80025da <menuSelector+0x17a>
 800247a:	a201      	add	r2, pc, #4	; (adr r2, 8002480 <menuSelector+0x20>)
 800247c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002480:	08002499 	.word	0x08002499
 8002484:	080024c3 	.word	0x080024c3
 8002488:	08002513 	.word	0x08002513
 800248c:	08002539 	.word	0x08002539
 8002490:	08002557 	.word	0x08002557
 8002494:	080025b1 	.word	0x080025b1
	{

	case (MENU_START):

		if (BUTTON_LEFT == buttonLeft)
 8002498:	79fb      	ldrb	r3, [r7, #7]
 800249a:	2b00      	cmp	r3, #0
 800249c:	d105      	bne.n	80024aa <menuSelector+0x4a>
		{
			lcdMenuSag();
 800249e:	f7ff fe13 	bl	80020c8 <lcdMenuSag>
			selector = MENU_SAG;
 80024a2:	4b50      	ldr	r3, [pc, #320]	; (80025e4 <menuSelector+0x184>)
 80024a4:	2201      	movs	r2, #1
 80024a6:	701a      	strb	r2, [r3, #0]
		else
		{
			lcdMenuStart();
		}

		break;
 80024a8:	e097      	b.n	80025da <menuSelector+0x17a>
		else if (BUTTON_RIGHT == buttonRight)
 80024aa:	79bb      	ldrb	r3, [r7, #6]
 80024ac:	2b01      	cmp	r3, #1
 80024ae:	d105      	bne.n	80024bc <menuSelector+0x5c>
			lcdStartMeasurement();
 80024b0:	f7ff fe4c 	bl	800214c <lcdStartMeasurement>
			selector = MENU_MEASURMENT;
 80024b4:	4b4b      	ldr	r3, [pc, #300]	; (80025e4 <menuSelector+0x184>)
 80024b6:	2204      	movs	r2, #4
 80024b8:	701a      	strb	r2, [r3, #0]
		break;
 80024ba:	e08e      	b.n	80025da <menuSelector+0x17a>
			lcdMenuStart();
 80024bc:	f7ff fdce 	bl	800205c <lcdMenuStart>
		break;
 80024c0:	e08b      	b.n	80025da <menuSelector+0x17a>

	case (MENU_SAG):
		if (BUTTON_LEFT_PRESSED == buttonLeft)
 80024c2:	79fb      	ldrb	r3, [r7, #7]
 80024c4:	2b02      	cmp	r3, #2
 80024c6:	d10e      	bne.n	80024e6 <menuSelector+0x86>
		{
			if(0 == readCalibrationData(&calibrationValues)){
 80024c8:	4847      	ldr	r0, [pc, #284]	; (80025e8 <menuSelector+0x188>)
 80024ca:	f7fe ffcd 	bl	8001468 <readCalibrationData>
 80024ce:	4603      	mov	r3, r0
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d17f      	bne.n	80025d4 <menuSelector+0x174>
			startAdcDma();
 80024d4:	f001 f84e 	bl	8003574 <startAdcDma>
			puts("pomiar rozpoczety, Przytrzymaj LEFT aby zakonczyc\n");
 80024d8:	4844      	ldr	r0, [pc, #272]	; (80025ec <menuSelector+0x18c>)
 80024da:	f016 fb9b 	bl	8018c14 <puts>
			selector = MENU_SAG_START;
 80024de:	4b41      	ldr	r3, [pc, #260]	; (80025e4 <menuSelector+0x184>)
 80024e0:	2203      	movs	r2, #3
 80024e2:	701a      	strb	r2, [r3, #0]
		}
		else
		{
			puts("PRZYTRZYMAJ LEFT aby rozpoczac pomiar\n");
		}
		break;
 80024e4:	e076      	b.n	80025d4 <menuSelector+0x174>
		else if (BUTTON_LEFT == buttonLeft)
 80024e6:	79fb      	ldrb	r3, [r7, #7]
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d105      	bne.n	80024f8 <menuSelector+0x98>
			lcdCalibration();
 80024ec:	f7ff fe64 	bl	80021b8 <lcdCalibration>
			selector = MENU_CALIBRATION;
 80024f0:	4b3c      	ldr	r3, [pc, #240]	; (80025e4 <menuSelector+0x184>)
 80024f2:	2202      	movs	r2, #2
 80024f4:	701a      	strb	r2, [r3, #0]
		break;
 80024f6:	e06d      	b.n	80025d4 <menuSelector+0x174>
		else if (BUTTON_RIGHT == buttonRight)
 80024f8:	79bb      	ldrb	r3, [r7, #6]
 80024fa:	2b01      	cmp	r3, #1
 80024fc:	d105      	bne.n	800250a <menuSelector+0xaa>
			lcdMenuStart();
 80024fe:	f7ff fdad 	bl	800205c <lcdMenuStart>
			selector = MENU_START;
 8002502:	4b38      	ldr	r3, [pc, #224]	; (80025e4 <menuSelector+0x184>)
 8002504:	2200      	movs	r2, #0
 8002506:	701a      	strb	r2, [r3, #0]
		break;
 8002508:	e064      	b.n	80025d4 <menuSelector+0x174>
			puts("PRZYTRZYMAJ LEFT aby rozpoczac pomiar\n");
 800250a:	4839      	ldr	r0, [pc, #228]	; (80025f0 <menuSelector+0x190>)
 800250c:	f016 fb82 	bl	8018c14 <puts>
		break;
 8002510:	e060      	b.n	80025d4 <menuSelector+0x174>
	case (MENU_CALIBRATION):
		if (BUTTON_LEFT_PRESSED == buttonLeft)
 8002512:	79fb      	ldrb	r3, [r7, #7]
 8002514:	2b02      	cmp	r3, #2
 8002516:	d102      	bne.n	800251e <menuSelector+0xbe>
		{
			startAdcDma();
 8002518:	f001 f82c 	bl	8003574 <startAdcDma>
		}
		else
		{
			puts("PRZYTRZYMAJ LEFT aby rozpoczac pomiar\n");
		}
		break;
 800251c:	e05d      	b.n	80025da <menuSelector+0x17a>
		else if (BUTTON_RIGHT == buttonRight)
 800251e:	79bb      	ldrb	r3, [r7, #6]
 8002520:	2b01      	cmp	r3, #1
 8002522:	d105      	bne.n	8002530 <menuSelector+0xd0>
			selector = MENU_START;
 8002524:	4b2f      	ldr	r3, [pc, #188]	; (80025e4 <menuSelector+0x184>)
 8002526:	2200      	movs	r2, #0
 8002528:	701a      	strb	r2, [r3, #0]
			lcdMenuStart();
 800252a:	f7ff fd97 	bl	800205c <lcdMenuStart>
		break;
 800252e:	e054      	b.n	80025da <menuSelector+0x17a>
			puts("PRZYTRZYMAJ LEFT aby rozpoczac pomiar\n");
 8002530:	482f      	ldr	r0, [pc, #188]	; (80025f0 <menuSelector+0x190>)
 8002532:	f016 fb6f 	bl	8018c14 <puts>
		break;
 8002536:	e050      	b.n	80025da <menuSelector+0x17a>
	case (MENU_SAG_START):
		if (BUTTON_LEFT_PRESSED == buttonLeft)
 8002538:	79fb      	ldrb	r3, [r7, #7]
 800253a:	2b02      	cmp	r3, #2
 800253c:	d107      	bne.n	800254e <menuSelector+0xee>
		{
			stopAdcDma();
 800253e:	f001 f837 	bl	80035b0 <stopAdcDma>
			selector = MENU_START;
 8002542:	4b28      	ldr	r3, [pc, #160]	; (80025e4 <menuSelector+0x184>)
 8002544:	2200      	movs	r2, #0
 8002546:	701a      	strb	r2, [r3, #0]
			lcdMenuStart();
 8002548:	f7ff fd88 	bl	800205c <lcdMenuStart>
		}
		else
		{
			puts("PRZYTRZYMAJ LEFT aby wrocic do menu start");
		}
		break;
 800254c:	e045      	b.n	80025da <menuSelector+0x17a>
			puts("PRZYTRZYMAJ LEFT aby wrocic do menu start");
 800254e:	4829      	ldr	r0, [pc, #164]	; (80025f4 <menuSelector+0x194>)
 8002550:	f016 fb60 	bl	8018c14 <puts>
		break;
 8002554:	e041      	b.n	80025da <menuSelector+0x17a>

	case (MENU_MEASURMENT):
		if (BUTTON_RIGHT_PRESSED == buttonRight)
 8002556:	79bb      	ldrb	r3, [r7, #6]
 8002558:	2b03      	cmp	r3, #3
 800255a:	d11c      	bne.n	8002596 <menuSelector+0x136>
		{
			lcdMeasurementStart();
 800255c:	f7ff fe62 	bl	8002224 <lcdMeasurementStart>
			setPath(dir, sensorData, path);
 8002560:	4b25      	ldr	r3, [pc, #148]	; (80025f8 <menuSelector+0x198>)
 8002562:	781b      	ldrb	r3, [r3, #0]
 8002564:	461a      	mov	r2, r3
 8002566:	4925      	ldr	r1, [pc, #148]	; (80025fc <menuSelector+0x19c>)
 8002568:	4825      	ldr	r0, [pc, #148]	; (8002600 <menuSelector+0x1a0>)
 800256a:	f7fe fd71 	bl	8001050 <setPath>
			createNewFile(dir, sensorData, &path);
 800256e:	4a22      	ldr	r2, [pc, #136]	; (80025f8 <menuSelector+0x198>)
 8002570:	4922      	ldr	r1, [pc, #136]	; (80025fc <menuSelector+0x19c>)
 8002572:	4823      	ldr	r0, [pc, #140]	; (8002600 <menuSelector+0x1a0>)
 8002574:	f7fe fd88 	bl	8001088 <createNewFile>
			if(0 == readCalibrationData(&calibrationValues)){
 8002578:	481b      	ldr	r0, [pc, #108]	; (80025e8 <menuSelector+0x188>)
 800257a:	f7fe ff75 	bl	8001468 <readCalibrationData>
 800257e:	4603      	mov	r3, r0
 8002580:	2b00      	cmp	r3, #0
 8002582:	d129      	bne.n	80025d8 <menuSelector+0x178>
			startAdcDma();
 8002584:	f000 fff6 	bl	8003574 <startAdcDma>
			selector = MENU_MEASURMENT_START;
 8002588:	4b16      	ldr	r3, [pc, #88]	; (80025e4 <menuSelector+0x184>)
 800258a:	2205      	movs	r2, #5
 800258c:	701a      	strb	r2, [r3, #0]
			puts("pomiar ciagly rozpoczety, PRZYTRZYMAJ RIGHT aby zakonczyc\n");
 800258e:	481d      	ldr	r0, [pc, #116]	; (8002604 <menuSelector+0x1a4>)
 8002590:	f016 fb40 	bl	8018c14 <puts>
		}
		else
		{
			puts("PRZYTRZYMAJ RIGHT aby rozpoczac pomiar\n");
		}
		break;
 8002594:	e020      	b.n	80025d8 <menuSelector+0x178>
		else if (BUTTON_LEFT == buttonLeft)
 8002596:	79fb      	ldrb	r3, [r7, #7]
 8002598:	2b00      	cmp	r3, #0
 800259a:	d105      	bne.n	80025a8 <menuSelector+0x148>
			lcdMenuStart();
 800259c:	f7ff fd5e 	bl	800205c <lcdMenuStart>
			selector = MENU_START;
 80025a0:	4b10      	ldr	r3, [pc, #64]	; (80025e4 <menuSelector+0x184>)
 80025a2:	2200      	movs	r2, #0
 80025a4:	701a      	strb	r2, [r3, #0]
		break;
 80025a6:	e017      	b.n	80025d8 <menuSelector+0x178>
			puts("PRZYTRZYMAJ RIGHT aby rozpoczac pomiar\n");
 80025a8:	4817      	ldr	r0, [pc, #92]	; (8002608 <menuSelector+0x1a8>)
 80025aa:	f016 fb33 	bl	8018c14 <puts>
		break;
 80025ae:	e013      	b.n	80025d8 <menuSelector+0x178>

	case (MENU_MEASURMENT_START):
		if (BUTTON_RIGHT_PRESSED == buttonRight)
 80025b0:	79bb      	ldrb	r3, [r7, #6]
 80025b2:	2b03      	cmp	r3, #3
 80025b4:	d10a      	bne.n	80025cc <menuSelector+0x16c>
		{
			stopAdcDma();
 80025b6:	f000 fffb 	bl	80035b0 <stopAdcDma>
			lcdMenuFinishedNotification("Mes Finished");
 80025ba:	4814      	ldr	r0, [pc, #80]	; (800260c <menuSelector+0x1ac>)
 80025bc:	f7ff fd32 	bl	8002024 <lcdMenuFinishedNotification>
			lcdMenuStart();
 80025c0:	f7ff fd4c 	bl	800205c <lcdMenuStart>
			selector = MENU_START;
 80025c4:	4b07      	ldr	r3, [pc, #28]	; (80025e4 <menuSelector+0x184>)
 80025c6:	2200      	movs	r2, #0
 80025c8:	701a      	strb	r2, [r3, #0]
		}
		else
		{
			puts("PRZYTRZYMAJ RIGHT aby zakończyć pomiar\n");
		}
		break;
 80025ca:	e006      	b.n	80025da <menuSelector+0x17a>
			puts("PRZYTRZYMAJ RIGHT aby zakończyć pomiar\n");
 80025cc:	4810      	ldr	r0, [pc, #64]	; (8002610 <menuSelector+0x1b0>)
 80025ce:	f016 fb21 	bl	8018c14 <puts>
		break;
 80025d2:	e002      	b.n	80025da <menuSelector+0x17a>
		break;
 80025d4:	bf00      	nop
 80025d6:	e000      	b.n	80025da <menuSelector+0x17a>
		break;
 80025d8:	bf00      	nop

	default:
	}

}
 80025da:	bf00      	nop
 80025dc:	3708      	adds	r7, #8
 80025de:	46bd      	mov	sp, r7
 80025e0:	bd80      	pop	{r7, pc}
 80025e2:	bf00      	nop
 80025e4:	20002f44 	.word	0x20002f44
 80025e8:	200035e4 	.word	0x200035e4
 80025ec:	0801d0d4 	.word	0x0801d0d4
 80025f0:	0801d108 	.word	0x0801d108
 80025f4:	0801d130 	.word	0x0801d130
 80025f8:	20002f45 	.word	0x20002f45
 80025fc:	20002f5c 	.word	0x20002f5c
 8002600:	20002f48 	.word	0x20002f48
 8002604:	0801d15c 	.word	0x0801d15c
 8002608:	0801d198 	.word	0x0801d198
 800260c:	0801d1c0 	.word	0x0801d1c0
 8002610:	0801d1d0 	.word	0x0801d1d0

08002614 <MX_SDIO_SD_Init>:
DMA_HandleTypeDef hdma_sdio_tx;

/* SDIO init function */

void MX_SDIO_SD_Init(void)
{
 8002614:	b480      	push	{r7}
 8002616:	af00      	add	r7, sp, #0
  /* USER CODE END SDIO_Init 0 */

  /* USER CODE BEGIN SDIO_Init 1 */

  /* USER CODE END SDIO_Init 1 */
  hsd.Instance = SDIO;
 8002618:	4b0c      	ldr	r3, [pc, #48]	; (800264c <MX_SDIO_SD_Init+0x38>)
 800261a:	4a0d      	ldr	r2, [pc, #52]	; (8002650 <MX_SDIO_SD_Init+0x3c>)
 800261c:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 800261e:	4b0b      	ldr	r3, [pc, #44]	; (800264c <MX_SDIO_SD_Init+0x38>)
 8002620:	2200      	movs	r2, #0
 8002622:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 8002624:	4b09      	ldr	r3, [pc, #36]	; (800264c <MX_SDIO_SD_Init+0x38>)
 8002626:	2200      	movs	r2, #0
 8002628:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 800262a:	4b08      	ldr	r3, [pc, #32]	; (800264c <MX_SDIO_SD_Init+0x38>)
 800262c:	2200      	movs	r2, #0
 800262e:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 8002630:	4b06      	ldr	r3, [pc, #24]	; (800264c <MX_SDIO_SD_Init+0x38>)
 8002632:	2200      	movs	r2, #0
 8002634:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8002636:	4b05      	ldr	r3, [pc, #20]	; (800264c <MX_SDIO_SD_Init+0x38>)
 8002638:	2200      	movs	r2, #0
 800263a:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv = 0;
 800263c:	4b03      	ldr	r3, [pc, #12]	; (800264c <MX_SDIO_SD_Init+0x38>)
 800263e:	2200      	movs	r2, #0
 8002640:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDIO_Init 2 */

  /* USER CODE END SDIO_Init 2 */

}
 8002642:	bf00      	nop
 8002644:	46bd      	mov	sp, r7
 8002646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800264a:	4770      	bx	lr
 800264c:	20002f70 	.word	0x20002f70
 8002650:	40012c00 	.word	0x40012c00

08002654 <HAL_SD_MspInit>:

void HAL_SD_MspInit(SD_HandleTypeDef* sdHandle)
{
 8002654:	b580      	push	{r7, lr}
 8002656:	b0a2      	sub	sp, #136	; 0x88
 8002658:	af00      	add	r7, sp, #0
 800265a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800265c:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8002660:	2200      	movs	r2, #0
 8002662:	601a      	str	r2, [r3, #0]
 8002664:	605a      	str	r2, [r3, #4]
 8002666:	609a      	str	r2, [r3, #8]
 8002668:	60da      	str	r2, [r3, #12]
 800266a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800266c:	f107 0318 	add.w	r3, r7, #24
 8002670:	225c      	movs	r2, #92	; 0x5c
 8002672:	2100      	movs	r1, #0
 8002674:	4618      	mov	r0, r3
 8002676:	f016 fbfb 	bl	8018e70 <memset>
  if(sdHandle->Instance==SDIO)
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	4a83      	ldr	r2, [pc, #524]	; (800288c <HAL_SD_MspInit+0x238>)
 8002680:	4293      	cmp	r3, r2
 8002682:	f040 80fe 	bne.w	8002882 <HAL_SD_MspInit+0x22e>

  /* USER CODE END SDIO_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SDIO|RCC_PERIPHCLK_CLK48;
 8002686:	f44f 7340 	mov.w	r3, #768	; 0x300
 800268a:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48CLKSOURCE_PLLQ;
 800268c:	2300      	movs	r3, #0
 800268e:	66fb      	str	r3, [r7, #108]	; 0x6c
    PeriphClkInitStruct.SdioClockSelection = RCC_SDIOCLKSOURCE_CLK48;
 8002690:	2300      	movs	r3, #0
 8002692:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002694:	f107 0318 	add.w	r3, r7, #24
 8002698:	4618      	mov	r0, r3
 800269a:	f005 f80f 	bl	80076bc <HAL_RCCEx_PeriphCLKConfig>
 800269e:	4603      	mov	r3, r0
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d001      	beq.n	80026a8 <HAL_SD_MspInit+0x54>
    {
      Error_Handler();
 80026a4:	f7ff feb0 	bl	8002408 <Error_Handler>
    }

    /* SDIO clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 80026a8:	2300      	movs	r3, #0
 80026aa:	617b      	str	r3, [r7, #20]
 80026ac:	4b78      	ldr	r3, [pc, #480]	; (8002890 <HAL_SD_MspInit+0x23c>)
 80026ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026b0:	4a77      	ldr	r2, [pc, #476]	; (8002890 <HAL_SD_MspInit+0x23c>)
 80026b2:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80026b6:	6453      	str	r3, [r2, #68]	; 0x44
 80026b8:	4b75      	ldr	r3, [pc, #468]	; (8002890 <HAL_SD_MspInit+0x23c>)
 80026ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026bc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80026c0:	617b      	str	r3, [r7, #20]
 80026c2:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80026c4:	2300      	movs	r3, #0
 80026c6:	613b      	str	r3, [r7, #16]
 80026c8:	4b71      	ldr	r3, [pc, #452]	; (8002890 <HAL_SD_MspInit+0x23c>)
 80026ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026cc:	4a70      	ldr	r2, [pc, #448]	; (8002890 <HAL_SD_MspInit+0x23c>)
 80026ce:	f043 0302 	orr.w	r3, r3, #2
 80026d2:	6313      	str	r3, [r2, #48]	; 0x30
 80026d4:	4b6e      	ldr	r3, [pc, #440]	; (8002890 <HAL_SD_MspInit+0x23c>)
 80026d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026d8:	f003 0302 	and.w	r3, r3, #2
 80026dc:	613b      	str	r3, [r7, #16]
 80026de:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80026e0:	2300      	movs	r3, #0
 80026e2:	60fb      	str	r3, [r7, #12]
 80026e4:	4b6a      	ldr	r3, [pc, #424]	; (8002890 <HAL_SD_MspInit+0x23c>)
 80026e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026e8:	4a69      	ldr	r2, [pc, #420]	; (8002890 <HAL_SD_MspInit+0x23c>)
 80026ea:	f043 0304 	orr.w	r3, r3, #4
 80026ee:	6313      	str	r3, [r2, #48]	; 0x30
 80026f0:	4b67      	ldr	r3, [pc, #412]	; (8002890 <HAL_SD_MspInit+0x23c>)
 80026f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026f4:	f003 0304 	and.w	r3, r3, #4
 80026f8:	60fb      	str	r3, [r7, #12]
 80026fa:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80026fc:	2300      	movs	r3, #0
 80026fe:	60bb      	str	r3, [r7, #8]
 8002700:	4b63      	ldr	r3, [pc, #396]	; (8002890 <HAL_SD_MspInit+0x23c>)
 8002702:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002704:	4a62      	ldr	r2, [pc, #392]	; (8002890 <HAL_SD_MspInit+0x23c>)
 8002706:	f043 0308 	orr.w	r3, r3, #8
 800270a:	6313      	str	r3, [r2, #48]	; 0x30
 800270c:	4b60      	ldr	r3, [pc, #384]	; (8002890 <HAL_SD_MspInit+0x23c>)
 800270e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002710:	f003 0308 	and.w	r3, r3, #8
 8002714:	60bb      	str	r3, [r7, #8]
 8002716:	68bb      	ldr	r3, [r7, #8]
    PB2     ------> SDIO_CK
    PC8     ------> SDIO_D0
    PC9     ------> SDIO_D1
    PD2     ------> SDIO_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002718:	2304      	movs	r3, #4
 800271a:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800271c:	2302      	movs	r3, #2
 800271e:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002720:	2300      	movs	r3, #0
 8002722:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002724:	2303      	movs	r3, #3
 8002726:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 800272a:	230c      	movs	r3, #12
 800272c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002730:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8002734:	4619      	mov	r1, r3
 8002736:	4857      	ldr	r0, [pc, #348]	; (8002894 <HAL_SD_MspInit+0x240>)
 8002738:	f002 fc6c 	bl	8005014 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800273c:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002740:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002742:	2302      	movs	r3, #2
 8002744:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002746:	2301      	movs	r3, #1
 8002748:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800274a:	2303      	movs	r3, #3
 800274c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8002750:	230c      	movs	r3, #12
 8002752:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002756:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800275a:	4619      	mov	r1, r3
 800275c:	484e      	ldr	r0, [pc, #312]	; (8002898 <HAL_SD_MspInit+0x244>)
 800275e:	f002 fc59 	bl	8005014 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002762:	2304      	movs	r3, #4
 8002764:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002766:	2302      	movs	r3, #2
 8002768:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800276a:	2301      	movs	r3, #1
 800276c:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800276e:	2303      	movs	r3, #3
 8002770:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8002774:	230c      	movs	r3, #12
 8002776:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800277a:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800277e:	4619      	mov	r1, r3
 8002780:	4846      	ldr	r0, [pc, #280]	; (800289c <HAL_SD_MspInit+0x248>)
 8002782:	f002 fc47 	bl	8005014 <HAL_GPIO_Init>

    /* SDIO DMA Init */
    /* SDIO_RX Init */
    hdma_sdio_rx.Instance = DMA2_Stream3;
 8002786:	4b46      	ldr	r3, [pc, #280]	; (80028a0 <HAL_SD_MspInit+0x24c>)
 8002788:	4a46      	ldr	r2, [pc, #280]	; (80028a4 <HAL_SD_MspInit+0x250>)
 800278a:	601a      	str	r2, [r3, #0]
    hdma_sdio_rx.Init.Channel = DMA_CHANNEL_4;
 800278c:	4b44      	ldr	r3, [pc, #272]	; (80028a0 <HAL_SD_MspInit+0x24c>)
 800278e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002792:	605a      	str	r2, [r3, #4]
    hdma_sdio_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002794:	4b42      	ldr	r3, [pc, #264]	; (80028a0 <HAL_SD_MspInit+0x24c>)
 8002796:	2200      	movs	r2, #0
 8002798:	609a      	str	r2, [r3, #8]
    hdma_sdio_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800279a:	4b41      	ldr	r3, [pc, #260]	; (80028a0 <HAL_SD_MspInit+0x24c>)
 800279c:	2200      	movs	r2, #0
 800279e:	60da      	str	r2, [r3, #12]
    hdma_sdio_rx.Init.MemInc = DMA_MINC_ENABLE;
 80027a0:	4b3f      	ldr	r3, [pc, #252]	; (80028a0 <HAL_SD_MspInit+0x24c>)
 80027a2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80027a6:	611a      	str	r2, [r3, #16]
    hdma_sdio_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80027a8:	4b3d      	ldr	r3, [pc, #244]	; (80028a0 <HAL_SD_MspInit+0x24c>)
 80027aa:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80027ae:	615a      	str	r2, [r3, #20]
    hdma_sdio_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80027b0:	4b3b      	ldr	r3, [pc, #236]	; (80028a0 <HAL_SD_MspInit+0x24c>)
 80027b2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80027b6:	619a      	str	r2, [r3, #24]
    hdma_sdio_rx.Init.Mode = DMA_PFCTRL;
 80027b8:	4b39      	ldr	r3, [pc, #228]	; (80028a0 <HAL_SD_MspInit+0x24c>)
 80027ba:	2220      	movs	r2, #32
 80027bc:	61da      	str	r2, [r3, #28]
    hdma_sdio_rx.Init.Priority = DMA_PRIORITY_LOW;
 80027be:	4b38      	ldr	r3, [pc, #224]	; (80028a0 <HAL_SD_MspInit+0x24c>)
 80027c0:	2200      	movs	r2, #0
 80027c2:	621a      	str	r2, [r3, #32]
    hdma_sdio_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 80027c4:	4b36      	ldr	r3, [pc, #216]	; (80028a0 <HAL_SD_MspInit+0x24c>)
 80027c6:	2204      	movs	r2, #4
 80027c8:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 80027ca:	4b35      	ldr	r3, [pc, #212]	; (80028a0 <HAL_SD_MspInit+0x24c>)
 80027cc:	2203      	movs	r2, #3
 80027ce:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_rx.Init.MemBurst = DMA_MBURST_INC4;
 80027d0:	4b33      	ldr	r3, [pc, #204]	; (80028a0 <HAL_SD_MspInit+0x24c>)
 80027d2:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 80027d6:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 80027d8:	4b31      	ldr	r3, [pc, #196]	; (80028a0 <HAL_SD_MspInit+0x24c>)
 80027da:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80027de:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_rx) != HAL_OK)
 80027e0:	482f      	ldr	r0, [pc, #188]	; (80028a0 <HAL_SD_MspInit+0x24c>)
 80027e2:	f002 f809 	bl	80047f8 <HAL_DMA_Init>
 80027e6:	4603      	mov	r3, r0
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d001      	beq.n	80027f0 <HAL_SD_MspInit+0x19c>
    {
      Error_Handler();
 80027ec:	f7ff fe0c 	bl	8002408 <Error_Handler>
    }

    __HAL_LINKDMA(sdHandle,hdmarx,hdma_sdio_rx);
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	4a2b      	ldr	r2, [pc, #172]	; (80028a0 <HAL_SD_MspInit+0x24c>)
 80027f4:	641a      	str	r2, [r3, #64]	; 0x40
 80027f6:	4a2a      	ldr	r2, [pc, #168]	; (80028a0 <HAL_SD_MspInit+0x24c>)
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO_TX Init */
    hdma_sdio_tx.Instance = DMA2_Stream6;
 80027fc:	4b2a      	ldr	r3, [pc, #168]	; (80028a8 <HAL_SD_MspInit+0x254>)
 80027fe:	4a2b      	ldr	r2, [pc, #172]	; (80028ac <HAL_SD_MspInit+0x258>)
 8002800:	601a      	str	r2, [r3, #0]
    hdma_sdio_tx.Init.Channel = DMA_CHANNEL_4;
 8002802:	4b29      	ldr	r3, [pc, #164]	; (80028a8 <HAL_SD_MspInit+0x254>)
 8002804:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002808:	605a      	str	r2, [r3, #4]
    hdma_sdio_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800280a:	4b27      	ldr	r3, [pc, #156]	; (80028a8 <HAL_SD_MspInit+0x254>)
 800280c:	2240      	movs	r2, #64	; 0x40
 800280e:	609a      	str	r2, [r3, #8]
    hdma_sdio_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002810:	4b25      	ldr	r3, [pc, #148]	; (80028a8 <HAL_SD_MspInit+0x254>)
 8002812:	2200      	movs	r2, #0
 8002814:	60da      	str	r2, [r3, #12]
    hdma_sdio_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002816:	4b24      	ldr	r3, [pc, #144]	; (80028a8 <HAL_SD_MspInit+0x254>)
 8002818:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800281c:	611a      	str	r2, [r3, #16]
    hdma_sdio_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800281e:	4b22      	ldr	r3, [pc, #136]	; (80028a8 <HAL_SD_MspInit+0x254>)
 8002820:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002824:	615a      	str	r2, [r3, #20]
    hdma_sdio_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002826:	4b20      	ldr	r3, [pc, #128]	; (80028a8 <HAL_SD_MspInit+0x254>)
 8002828:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800282c:	619a      	str	r2, [r3, #24]
    hdma_sdio_tx.Init.Mode = DMA_PFCTRL;
 800282e:	4b1e      	ldr	r3, [pc, #120]	; (80028a8 <HAL_SD_MspInit+0x254>)
 8002830:	2220      	movs	r2, #32
 8002832:	61da      	str	r2, [r3, #28]
    hdma_sdio_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002834:	4b1c      	ldr	r3, [pc, #112]	; (80028a8 <HAL_SD_MspInit+0x254>)
 8002836:	2200      	movs	r2, #0
 8002838:	621a      	str	r2, [r3, #32]
    hdma_sdio_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 800283a:	4b1b      	ldr	r3, [pc, #108]	; (80028a8 <HAL_SD_MspInit+0x254>)
 800283c:	2204      	movs	r2, #4
 800283e:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8002840:	4b19      	ldr	r3, [pc, #100]	; (80028a8 <HAL_SD_MspInit+0x254>)
 8002842:	2203      	movs	r2, #3
 8002844:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_tx.Init.MemBurst = DMA_MBURST_INC4;
 8002846:	4b18      	ldr	r3, [pc, #96]	; (80028a8 <HAL_SD_MspInit+0x254>)
 8002848:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 800284c:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 800284e:	4b16      	ldr	r3, [pc, #88]	; (80028a8 <HAL_SD_MspInit+0x254>)
 8002850:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8002854:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_tx) != HAL_OK)
 8002856:	4814      	ldr	r0, [pc, #80]	; (80028a8 <HAL_SD_MspInit+0x254>)
 8002858:	f001 ffce 	bl	80047f8 <HAL_DMA_Init>
 800285c:	4603      	mov	r3, r0
 800285e:	2b00      	cmp	r3, #0
 8002860:	d001      	beq.n	8002866 <HAL_SD_MspInit+0x212>
    {
      Error_Handler();
 8002862:	f7ff fdd1 	bl	8002408 <Error_Handler>
    }

    __HAL_LINKDMA(sdHandle,hdmatx,hdma_sdio_tx);
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	4a0f      	ldr	r2, [pc, #60]	; (80028a8 <HAL_SD_MspInit+0x254>)
 800286a:	63da      	str	r2, [r3, #60]	; 0x3c
 800286c:	4a0e      	ldr	r2, [pc, #56]	; (80028a8 <HAL_SD_MspInit+0x254>)
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO interrupt Init */
    HAL_NVIC_SetPriority(SDIO_IRQn, 5, 0);
 8002872:	2200      	movs	r2, #0
 8002874:	2105      	movs	r1, #5
 8002876:	2031      	movs	r0, #49	; 0x31
 8002878:	f001 ff94 	bl	80047a4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDIO_IRQn);
 800287c:	2031      	movs	r0, #49	; 0x31
 800287e:	f001 ffad 	bl	80047dc <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }
}
 8002882:	bf00      	nop
 8002884:	3788      	adds	r7, #136	; 0x88
 8002886:	46bd      	mov	sp, r7
 8002888:	bd80      	pop	{r7, pc}
 800288a:	bf00      	nop
 800288c:	40012c00 	.word	0x40012c00
 8002890:	40023800 	.word	0x40023800
 8002894:	40020400 	.word	0x40020400
 8002898:	40020800 	.word	0x40020800
 800289c:	40020c00 	.word	0x40020c00
 80028a0:	20002ff4 	.word	0x20002ff4
 80028a4:	40026458 	.word	0x40026458
 80028a8:	20003054 	.word	0x20003054
 80028ac:	400264a0 	.word	0x400264a0

080028b0 <SSD1306_Init>:
		}
	}
}

uint8_t SSD1306_Init(void)
{
 80028b0:	b580      	push	{r7, lr}
 80028b2:	b082      	sub	sp, #8
 80028b4:	af00      	add	r7, sp, #0

	/* Init I2C */
	ssd1306_I2C_Init();
 80028b6:	f000 fa29 	bl	8002d0c <ssd1306_I2C_Init>

	/* Check if LCD connected to I2C */
	if (HAL_I2C_IsDeviceReady(&hi2c1, SSD1306_I2C_ADDR, 1, 20000) != HAL_OK)
 80028ba:	f644 6320 	movw	r3, #20000	; 0x4e20
 80028be:	2201      	movs	r2, #1
 80028c0:	2178      	movs	r1, #120	; 0x78
 80028c2:	485b      	ldr	r0, [pc, #364]	; (8002a30 <SSD1306_Init+0x180>)
 80028c4:	f002 ff94 	bl	80057f0 <HAL_I2C_IsDeviceReady>
 80028c8:	4603      	mov	r3, r0
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d001      	beq.n	80028d2 <SSD1306_Init+0x22>
	{
		/* Return false */
		return 0;
 80028ce:	2300      	movs	r3, #0
 80028d0:	e0a9      	b.n	8002a26 <SSD1306_Init+0x176>
	}

	/* A little delay */
	uint32_t p = 2500;
 80028d2:	f640 13c4 	movw	r3, #2500	; 0x9c4
 80028d6:	607b      	str	r3, [r7, #4]
	while (p > 0)
 80028d8:	e002      	b.n	80028e0 <SSD1306_Init+0x30>
		p--;
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	3b01      	subs	r3, #1
 80028de:	607b      	str	r3, [r7, #4]
	while (p > 0)
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d1f9      	bne.n	80028da <SSD1306_Init+0x2a>

	/* Init LCD */
	SSD1306_WRITECOMMAND(0xAE); //display off
 80028e6:	22ae      	movs	r2, #174	; 0xae
 80028e8:	2100      	movs	r1, #0
 80028ea:	2078      	movs	r0, #120	; 0x78
 80028ec:	f000 fa8a 	bl	8002e04 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //Set Memory Addressing Mode   
 80028f0:	2220      	movs	r2, #32
 80028f2:	2100      	movs	r1, #0
 80028f4:	2078      	movs	r0, #120	; 0x78
 80028f6:	f000 fa85 	bl	8002e04 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 80028fa:	2210      	movs	r2, #16
 80028fc:	2100      	movs	r1, #0
 80028fe:	2078      	movs	r0, #120	; 0x78
 8002900:	f000 fa80 	bl	8002e04 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8002904:	22b0      	movs	r2, #176	; 0xb0
 8002906:	2100      	movs	r1, #0
 8002908:	2078      	movs	r0, #120	; 0x78
 800290a:	f000 fa7b 	bl	8002e04 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xC8); //Set COM Output Scan Direction
 800290e:	22c8      	movs	r2, #200	; 0xc8
 8002910:	2100      	movs	r1, #0
 8002912:	2078      	movs	r0, #120	; 0x78
 8002914:	f000 fa76 	bl	8002e04 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //---set low column address
 8002918:	2200      	movs	r2, #0
 800291a:	2100      	movs	r1, #0
 800291c:	2078      	movs	r0, #120	; 0x78
 800291e:	f000 fa71 	bl	8002e04 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //---set high column address
 8002922:	2210      	movs	r2, #16
 8002924:	2100      	movs	r1, #0
 8002926:	2078      	movs	r0, #120	; 0x78
 8002928:	f000 fa6c 	bl	8002e04 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x40); //--set start line address
 800292c:	2240      	movs	r2, #64	; 0x40
 800292e:	2100      	movs	r1, #0
 8002930:	2078      	movs	r0, #120	; 0x78
 8002932:	f000 fa67 	bl	8002e04 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x81); //--set contrast control register
 8002936:	2281      	movs	r2, #129	; 0x81
 8002938:	2100      	movs	r1, #0
 800293a:	2078      	movs	r0, #120	; 0x78
 800293c:	f000 fa62 	bl	8002e04 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xFF);
 8002940:	22ff      	movs	r2, #255	; 0xff
 8002942:	2100      	movs	r1, #0
 8002944:	2078      	movs	r0, #120	; 0x78
 8002946:	f000 fa5d 	bl	8002e04 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA1); //--set segment re-map 0 to 127
 800294a:	22a1      	movs	r2, #161	; 0xa1
 800294c:	2100      	movs	r1, #0
 800294e:	2078      	movs	r0, #120	; 0x78
 8002950:	f000 fa58 	bl	8002e04 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA6); //--set normal display
 8002954:	22a6      	movs	r2, #166	; 0xa6
 8002956:	2100      	movs	r1, #0
 8002958:	2078      	movs	r0, #120	; 0x78
 800295a:	f000 fa53 	bl	8002e04 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA8); //--set multiplex ratio(1 to 64)
 800295e:	22a8      	movs	r2, #168	; 0xa8
 8002960:	2100      	movs	r1, #0
 8002962:	2078      	movs	r0, #120	; 0x78
 8002964:	f000 fa4e 	bl	8002e04 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x3F); //
 8002968:	223f      	movs	r2, #63	; 0x3f
 800296a:	2100      	movs	r1, #0
 800296c:	2078      	movs	r0, #120	; 0x78
 800296e:	f000 fa49 	bl	8002e04 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8002972:	22a4      	movs	r2, #164	; 0xa4
 8002974:	2100      	movs	r1, #0
 8002976:	2078      	movs	r0, #120	; 0x78
 8002978:	f000 fa44 	bl	8002e04 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD3); //-set display offset
 800297c:	22d3      	movs	r2, #211	; 0xd3
 800297e:	2100      	movs	r1, #0
 8002980:	2078      	movs	r0, #120	; 0x78
 8002982:	f000 fa3f 	bl	8002e04 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //-not offset
 8002986:	2200      	movs	r2, #0
 8002988:	2100      	movs	r1, #0
 800298a:	2078      	movs	r0, #120	; 0x78
 800298c:	f000 fa3a 	bl	8002e04 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD5); //--set display clock divide ratio/oscillator frequency
 8002990:	22d5      	movs	r2, #213	; 0xd5
 8002992:	2100      	movs	r1, #0
 8002994:	2078      	movs	r0, #120	; 0x78
 8002996:	f000 fa35 	bl	8002e04 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xF0); //--set divide ratio
 800299a:	22f0      	movs	r2, #240	; 0xf0
 800299c:	2100      	movs	r1, #0
 800299e:	2078      	movs	r0, #120	; 0x78
 80029a0:	f000 fa30 	bl	8002e04 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD9); //--set pre-charge period
 80029a4:	22d9      	movs	r2, #217	; 0xd9
 80029a6:	2100      	movs	r1, #0
 80029a8:	2078      	movs	r0, #120	; 0x78
 80029aa:	f000 fa2b 	bl	8002e04 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x22); //
 80029ae:	2222      	movs	r2, #34	; 0x22
 80029b0:	2100      	movs	r1, #0
 80029b2:	2078      	movs	r0, #120	; 0x78
 80029b4:	f000 fa26 	bl	8002e04 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDA); //--set com pins hardware configuration
 80029b8:	22da      	movs	r2, #218	; 0xda
 80029ba:	2100      	movs	r1, #0
 80029bc:	2078      	movs	r0, #120	; 0x78
 80029be:	f000 fa21 	bl	8002e04 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x12);
 80029c2:	2212      	movs	r2, #18
 80029c4:	2100      	movs	r1, #0
 80029c6:	2078      	movs	r0, #120	; 0x78
 80029c8:	f000 fa1c 	bl	8002e04 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDB); //--set vcomh
 80029cc:	22db      	movs	r2, #219	; 0xdb
 80029ce:	2100      	movs	r1, #0
 80029d0:	2078      	movs	r0, #120	; 0x78
 80029d2:	f000 fa17 	bl	8002e04 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //0x20,0.77xVcc
 80029d6:	2220      	movs	r2, #32
 80029d8:	2100      	movs	r1, #0
 80029da:	2078      	movs	r0, #120	; 0x78
 80029dc:	f000 fa12 	bl	8002e04 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x8D); //--set DC-DC enable
 80029e0:	228d      	movs	r2, #141	; 0x8d
 80029e2:	2100      	movs	r1, #0
 80029e4:	2078      	movs	r0, #120	; 0x78
 80029e6:	f000 fa0d 	bl	8002e04 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x14); //
 80029ea:	2214      	movs	r2, #20
 80029ec:	2100      	movs	r1, #0
 80029ee:	2078      	movs	r0, #120	; 0x78
 80029f0:	f000 fa08 	bl	8002e04 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xAF); //--turn on SSD1306 panel
 80029f4:	22af      	movs	r2, #175	; 0xaf
 80029f6:	2100      	movs	r1, #0
 80029f8:	2078      	movs	r0, #120	; 0x78
 80029fa:	f000 fa03 	bl	8002e04 <ssd1306_I2C_Write>

	SSD1306_WRITECOMMAND(SSD1306_DEACTIVATE_SCROLL);
 80029fe:	222e      	movs	r2, #46	; 0x2e
 8002a00:	2100      	movs	r1, #0
 8002a02:	2078      	movs	r0, #120	; 0x78
 8002a04:	f000 f9fe 	bl	8002e04 <ssd1306_I2C_Write>

	/* Clear screen */
	SSD1306_Fill(SSD1306_COLOR_BLACK);
 8002a08:	2000      	movs	r0, #0
 8002a0a:	f000 f843 	bl	8002a94 <SSD1306_Fill>

	/* Update screen */
	SSD1306_UpdateScreen();
 8002a0e:	f000 f813 	bl	8002a38 <SSD1306_UpdateScreen>

	/* Set default values */
	SSD1306.CurrentX = 0;
 8002a12:	4b08      	ldr	r3, [pc, #32]	; (8002a34 <SSD1306_Init+0x184>)
 8002a14:	2200      	movs	r2, #0
 8002a16:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 8002a18:	4b06      	ldr	r3, [pc, #24]	; (8002a34 <SSD1306_Init+0x184>)
 8002a1a:	2200      	movs	r2, #0
 8002a1c:	805a      	strh	r2, [r3, #2]

	/* Initialized OK */
	SSD1306.Initialized = 1;
 8002a1e:	4b05      	ldr	r3, [pc, #20]	; (8002a34 <SSD1306_Init+0x184>)
 8002a20:	2201      	movs	r2, #1
 8002a22:	715a      	strb	r2, [r3, #5]

	/* Return OK */
	return 1;
 8002a24:	2301      	movs	r3, #1
}
 8002a26:	4618      	mov	r0, r3
 8002a28:	3708      	adds	r7, #8
 8002a2a:	46bd      	mov	sp, r7
 8002a2c:	bd80      	pop	{r7, pc}
 8002a2e:	bf00      	nop
 8002a30:	20002ef0 	.word	0x20002ef0
 8002a34:	200034b4 	.word	0x200034b4

08002a38 <SSD1306_UpdateScreen>:

void SSD1306_UpdateScreen(void)
{
 8002a38:	b580      	push	{r7, lr}
 8002a3a:	b082      	sub	sp, #8
 8002a3c:	af00      	add	r7, sp, #0
	uint8_t m;

	for (m = 0; m < 8; m++)
 8002a3e:	2300      	movs	r3, #0
 8002a40:	71fb      	strb	r3, [r7, #7]
 8002a42:	e01d      	b.n	8002a80 <SSD1306_UpdateScreen+0x48>
	{
		SSD1306_WRITECOMMAND(0xB0 + m);
 8002a44:	79fb      	ldrb	r3, [r7, #7]
 8002a46:	3b50      	subs	r3, #80	; 0x50
 8002a48:	b2db      	uxtb	r3, r3
 8002a4a:	461a      	mov	r2, r3
 8002a4c:	2100      	movs	r1, #0
 8002a4e:	2078      	movs	r0, #120	; 0x78
 8002a50:	f000 f9d8 	bl	8002e04 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x00);
 8002a54:	2200      	movs	r2, #0
 8002a56:	2100      	movs	r1, #0
 8002a58:	2078      	movs	r0, #120	; 0x78
 8002a5a:	f000 f9d3 	bl	8002e04 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x10);
 8002a5e:	2210      	movs	r2, #16
 8002a60:	2100      	movs	r1, #0
 8002a62:	2078      	movs	r0, #120	; 0x78
 8002a64:	f000 f9ce 	bl	8002e04 <ssd1306_I2C_Write>

		/* Write multi data */
		ssd1306_I2C_WriteMulti(SSD1306_I2C_ADDR, 0x40,
				&SSD1306_Buffer[SSD1306_WIDTH * m], SSD1306_WIDTH);
 8002a68:	79fb      	ldrb	r3, [r7, #7]
 8002a6a:	01db      	lsls	r3, r3, #7
		ssd1306_I2C_WriteMulti(SSD1306_I2C_ADDR, 0x40,
 8002a6c:	4a08      	ldr	r2, [pc, #32]	; (8002a90 <SSD1306_UpdateScreen+0x58>)
 8002a6e:	441a      	add	r2, r3
 8002a70:	2380      	movs	r3, #128	; 0x80
 8002a72:	2140      	movs	r1, #64	; 0x40
 8002a74:	2078      	movs	r0, #120	; 0x78
 8002a76:	f000 f95f 	bl	8002d38 <ssd1306_I2C_WriteMulti>
	for (m = 0; m < 8; m++)
 8002a7a:	79fb      	ldrb	r3, [r7, #7]
 8002a7c:	3301      	adds	r3, #1
 8002a7e:	71fb      	strb	r3, [r7, #7]
 8002a80:	79fb      	ldrb	r3, [r7, #7]
 8002a82:	2b07      	cmp	r3, #7
 8002a84:	d9de      	bls.n	8002a44 <SSD1306_UpdateScreen+0xc>
	}
}
 8002a86:	bf00      	nop
 8002a88:	bf00      	nop
 8002a8a:	3708      	adds	r7, #8
 8002a8c:	46bd      	mov	sp, r7
 8002a8e:	bd80      	pop	{r7, pc}
 8002a90:	200030b4 	.word	0x200030b4

08002a94 <SSD1306_Fill>:
		SSD1306_Buffer[i] = ~SSD1306_Buffer[i];
	}
}

void SSD1306_Fill(SSD1306_COLOR_t color)
{
 8002a94:	b580      	push	{r7, lr}
 8002a96:	b082      	sub	sp, #8
 8002a98:	af00      	add	r7, sp, #0
 8002a9a:	4603      	mov	r3, r0
 8002a9c:	71fb      	strb	r3, [r7, #7]
	/* Set memory */
	memset(SSD1306_Buffer, (color == SSD1306_COLOR_BLACK) ? 0x00 : 0xFF,
 8002a9e:	79fb      	ldrb	r3, [r7, #7]
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d101      	bne.n	8002aa8 <SSD1306_Fill+0x14>
 8002aa4:	2300      	movs	r3, #0
 8002aa6:	e000      	b.n	8002aaa <SSD1306_Fill+0x16>
 8002aa8:	23ff      	movs	r3, #255	; 0xff
 8002aaa:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002aae:	4619      	mov	r1, r3
 8002ab0:	4803      	ldr	r0, [pc, #12]	; (8002ac0 <SSD1306_Fill+0x2c>)
 8002ab2:	f016 f9dd 	bl	8018e70 <memset>
			sizeof(SSD1306_Buffer));
}
 8002ab6:	bf00      	nop
 8002ab8:	3708      	adds	r7, #8
 8002aba:	46bd      	mov	sp, r7
 8002abc:	bd80      	pop	{r7, pc}
 8002abe:	bf00      	nop
 8002ac0:	200030b4 	.word	0x200030b4

08002ac4 <SSD1306_DrawPixel>:

void SSD1306_DrawPixel(uint16_t x, uint16_t y, SSD1306_COLOR_t color)
{
 8002ac4:	b480      	push	{r7}
 8002ac6:	b083      	sub	sp, #12
 8002ac8:	af00      	add	r7, sp, #0
 8002aca:	4603      	mov	r3, r0
 8002acc:	80fb      	strh	r3, [r7, #6]
 8002ace:	460b      	mov	r3, r1
 8002ad0:	80bb      	strh	r3, [r7, #4]
 8002ad2:	4613      	mov	r3, r2
 8002ad4:	70fb      	strb	r3, [r7, #3]
	if (x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT)
 8002ad6:	88fb      	ldrh	r3, [r7, #6]
 8002ad8:	2b7f      	cmp	r3, #127	; 0x7f
 8002ada:	d848      	bhi.n	8002b6e <SSD1306_DrawPixel+0xaa>
 8002adc:	88bb      	ldrh	r3, [r7, #4]
 8002ade:	2b3f      	cmp	r3, #63	; 0x3f
 8002ae0:	d845      	bhi.n	8002b6e <SSD1306_DrawPixel+0xaa>
		/* Error */
		return;
	}

	/* Check if pixels are inverted */
	if (SSD1306.Inverted)
 8002ae2:	4b26      	ldr	r3, [pc, #152]	; (8002b7c <SSD1306_DrawPixel+0xb8>)
 8002ae4:	791b      	ldrb	r3, [r3, #4]
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d006      	beq.n	8002af8 <SSD1306_DrawPixel+0x34>
	{
		color = (SSD1306_COLOR_t) !color;
 8002aea:	78fb      	ldrb	r3, [r7, #3]
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	bf0c      	ite	eq
 8002af0:	2301      	moveq	r3, #1
 8002af2:	2300      	movne	r3, #0
 8002af4:	b2db      	uxtb	r3, r3
 8002af6:	70fb      	strb	r3, [r7, #3]
	}

	/* Set color */
	if (color == SSD1306_COLOR_WHITE)
 8002af8:	78fb      	ldrb	r3, [r7, #3]
 8002afa:	2b01      	cmp	r3, #1
 8002afc:	d11a      	bne.n	8002b34 <SSD1306_DrawPixel+0x70>
	{
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8002afe:	88fa      	ldrh	r2, [r7, #6]
 8002b00:	88bb      	ldrh	r3, [r7, #4]
 8002b02:	08db      	lsrs	r3, r3, #3
 8002b04:	b298      	uxth	r0, r3
 8002b06:	4603      	mov	r3, r0
 8002b08:	01db      	lsls	r3, r3, #7
 8002b0a:	4413      	add	r3, r2
 8002b0c:	4a1c      	ldr	r2, [pc, #112]	; (8002b80 <SSD1306_DrawPixel+0xbc>)
 8002b0e:	5cd3      	ldrb	r3, [r2, r3]
 8002b10:	b25a      	sxtb	r2, r3
 8002b12:	88bb      	ldrh	r3, [r7, #4]
 8002b14:	f003 0307 	and.w	r3, r3, #7
 8002b18:	2101      	movs	r1, #1
 8002b1a:	fa01 f303 	lsl.w	r3, r1, r3
 8002b1e:	b25b      	sxtb	r3, r3
 8002b20:	4313      	orrs	r3, r2
 8002b22:	b259      	sxtb	r1, r3
 8002b24:	88fa      	ldrh	r2, [r7, #6]
 8002b26:	4603      	mov	r3, r0
 8002b28:	01db      	lsls	r3, r3, #7
 8002b2a:	4413      	add	r3, r2
 8002b2c:	b2c9      	uxtb	r1, r1
 8002b2e:	4a14      	ldr	r2, [pc, #80]	; (8002b80 <SSD1306_DrawPixel+0xbc>)
 8002b30:	54d1      	strb	r1, [r2, r3]
 8002b32:	e01d      	b.n	8002b70 <SSD1306_DrawPixel+0xac>
	}
	else
	{
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8002b34:	88fa      	ldrh	r2, [r7, #6]
 8002b36:	88bb      	ldrh	r3, [r7, #4]
 8002b38:	08db      	lsrs	r3, r3, #3
 8002b3a:	b298      	uxth	r0, r3
 8002b3c:	4603      	mov	r3, r0
 8002b3e:	01db      	lsls	r3, r3, #7
 8002b40:	4413      	add	r3, r2
 8002b42:	4a0f      	ldr	r2, [pc, #60]	; (8002b80 <SSD1306_DrawPixel+0xbc>)
 8002b44:	5cd3      	ldrb	r3, [r2, r3]
 8002b46:	b25a      	sxtb	r2, r3
 8002b48:	88bb      	ldrh	r3, [r7, #4]
 8002b4a:	f003 0307 	and.w	r3, r3, #7
 8002b4e:	2101      	movs	r1, #1
 8002b50:	fa01 f303 	lsl.w	r3, r1, r3
 8002b54:	b25b      	sxtb	r3, r3
 8002b56:	43db      	mvns	r3, r3
 8002b58:	b25b      	sxtb	r3, r3
 8002b5a:	4013      	ands	r3, r2
 8002b5c:	b259      	sxtb	r1, r3
 8002b5e:	88fa      	ldrh	r2, [r7, #6]
 8002b60:	4603      	mov	r3, r0
 8002b62:	01db      	lsls	r3, r3, #7
 8002b64:	4413      	add	r3, r2
 8002b66:	b2c9      	uxtb	r1, r1
 8002b68:	4a05      	ldr	r2, [pc, #20]	; (8002b80 <SSD1306_DrawPixel+0xbc>)
 8002b6a:	54d1      	strb	r1, [r2, r3]
 8002b6c:	e000      	b.n	8002b70 <SSD1306_DrawPixel+0xac>
		return;
 8002b6e:	bf00      	nop
	}
}
 8002b70:	370c      	adds	r7, #12
 8002b72:	46bd      	mov	sp, r7
 8002b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b78:	4770      	bx	lr
 8002b7a:	bf00      	nop
 8002b7c:	200034b4 	.word	0x200034b4
 8002b80:	200030b4 	.word	0x200030b4

08002b84 <SSD1306_GotoXY>:

void SSD1306_GotoXY(uint16_t x, uint16_t y)
{
 8002b84:	b480      	push	{r7}
 8002b86:	b083      	sub	sp, #12
 8002b88:	af00      	add	r7, sp, #0
 8002b8a:	4603      	mov	r3, r0
 8002b8c:	460a      	mov	r2, r1
 8002b8e:	80fb      	strh	r3, [r7, #6]
 8002b90:	4613      	mov	r3, r2
 8002b92:	80bb      	strh	r3, [r7, #4]
	/* Set write pointers */
	SSD1306.CurrentX = x;
 8002b94:	4a05      	ldr	r2, [pc, #20]	; (8002bac <SSD1306_GotoXY+0x28>)
 8002b96:	88fb      	ldrh	r3, [r7, #6]
 8002b98:	8013      	strh	r3, [r2, #0]
	SSD1306.CurrentY = y;
 8002b9a:	4a04      	ldr	r2, [pc, #16]	; (8002bac <SSD1306_GotoXY+0x28>)
 8002b9c:	88bb      	ldrh	r3, [r7, #4]
 8002b9e:	8053      	strh	r3, [r2, #2]
}
 8002ba0:	bf00      	nop
 8002ba2:	370c      	adds	r7, #12
 8002ba4:	46bd      	mov	sp, r7
 8002ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002baa:	4770      	bx	lr
 8002bac:	200034b4 	.word	0x200034b4

08002bb0 <SSD1306_Putc>:

char SSD1306_Putc(char ch, FontDef_t *Font, SSD1306_COLOR_t color)
{
 8002bb0:	b580      	push	{r7, lr}
 8002bb2:	b086      	sub	sp, #24
 8002bb4:	af00      	add	r7, sp, #0
 8002bb6:	4603      	mov	r3, r0
 8002bb8:	6039      	str	r1, [r7, #0]
 8002bba:	71fb      	strb	r3, [r7, #7]
 8002bbc:	4613      	mov	r3, r2
 8002bbe:	71bb      	strb	r3, [r7, #6]
	uint32_t i, b, j;

	/* Check available space in LCD */
	if (
	SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8002bc0:	4b3a      	ldr	r3, [pc, #232]	; (8002cac <SSD1306_Putc+0xfc>)
 8002bc2:	881b      	ldrh	r3, [r3, #0]
 8002bc4:	461a      	mov	r2, r3
 8002bc6:	683b      	ldr	r3, [r7, #0]
 8002bc8:	781b      	ldrb	r3, [r3, #0]
 8002bca:	4413      	add	r3, r2
	if (
 8002bcc:	2b7f      	cmp	r3, #127	; 0x7f
 8002bce:	dc07      	bgt.n	8002be0 <SSD1306_Putc+0x30>
	SSD1306_HEIGHT <= (SSD1306.CurrentY + Font->FontHeight))
 8002bd0:	4b36      	ldr	r3, [pc, #216]	; (8002cac <SSD1306_Putc+0xfc>)
 8002bd2:	885b      	ldrh	r3, [r3, #2]
 8002bd4:	461a      	mov	r2, r3
 8002bd6:	683b      	ldr	r3, [r7, #0]
 8002bd8:	785b      	ldrb	r3, [r3, #1]
 8002bda:	4413      	add	r3, r2
	SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8002bdc:	2b3f      	cmp	r3, #63	; 0x3f
 8002bde:	dd01      	ble.n	8002be4 <SSD1306_Putc+0x34>
	{
		/* Error */
		return 0;
 8002be0:	2300      	movs	r3, #0
 8002be2:	e05e      	b.n	8002ca2 <SSD1306_Putc+0xf2>
	}

	/* Go through font */
	for (i = 0; i < Font->FontHeight; i++)
 8002be4:	2300      	movs	r3, #0
 8002be6:	617b      	str	r3, [r7, #20]
 8002be8:	e04b      	b.n	8002c82 <SSD1306_Putc+0xd2>
	{
		b = Font->data[(ch - 32) * Font->FontHeight + i];
 8002bea:	683b      	ldr	r3, [r7, #0]
 8002bec:	685a      	ldr	r2, [r3, #4]
 8002bee:	79fb      	ldrb	r3, [r7, #7]
 8002bf0:	3b20      	subs	r3, #32
 8002bf2:	6839      	ldr	r1, [r7, #0]
 8002bf4:	7849      	ldrb	r1, [r1, #1]
 8002bf6:	fb01 f303 	mul.w	r3, r1, r3
 8002bfa:	4619      	mov	r1, r3
 8002bfc:	697b      	ldr	r3, [r7, #20]
 8002bfe:	440b      	add	r3, r1
 8002c00:	005b      	lsls	r3, r3, #1
 8002c02:	4413      	add	r3, r2
 8002c04:	881b      	ldrh	r3, [r3, #0]
 8002c06:	60fb      	str	r3, [r7, #12]
		for (j = 0; j < Font->FontWidth; j++)
 8002c08:	2300      	movs	r3, #0
 8002c0a:	613b      	str	r3, [r7, #16]
 8002c0c:	e030      	b.n	8002c70 <SSD1306_Putc+0xc0>
		{
			if ((b << j) & 0x8000)
 8002c0e:	68fa      	ldr	r2, [r7, #12]
 8002c10:	693b      	ldr	r3, [r7, #16]
 8002c12:	fa02 f303 	lsl.w	r3, r2, r3
 8002c16:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d010      	beq.n	8002c40 <SSD1306_Putc+0x90>
			{
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i),
 8002c1e:	4b23      	ldr	r3, [pc, #140]	; (8002cac <SSD1306_Putc+0xfc>)
 8002c20:	881a      	ldrh	r2, [r3, #0]
 8002c22:	693b      	ldr	r3, [r7, #16]
 8002c24:	b29b      	uxth	r3, r3
 8002c26:	4413      	add	r3, r2
 8002c28:	b298      	uxth	r0, r3
 8002c2a:	4b20      	ldr	r3, [pc, #128]	; (8002cac <SSD1306_Putc+0xfc>)
 8002c2c:	885a      	ldrh	r2, [r3, #2]
 8002c2e:	697b      	ldr	r3, [r7, #20]
 8002c30:	b29b      	uxth	r3, r3
 8002c32:	4413      	add	r3, r2
 8002c34:	b29b      	uxth	r3, r3
 8002c36:	79ba      	ldrb	r2, [r7, #6]
 8002c38:	4619      	mov	r1, r3
 8002c3a:	f7ff ff43 	bl	8002ac4 <SSD1306_DrawPixel>
 8002c3e:	e014      	b.n	8002c6a <SSD1306_Putc+0xba>
						(SSD1306_COLOR_t) color);
			}
			else
			{
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i),
 8002c40:	4b1a      	ldr	r3, [pc, #104]	; (8002cac <SSD1306_Putc+0xfc>)
 8002c42:	881a      	ldrh	r2, [r3, #0]
 8002c44:	693b      	ldr	r3, [r7, #16]
 8002c46:	b29b      	uxth	r3, r3
 8002c48:	4413      	add	r3, r2
 8002c4a:	b298      	uxth	r0, r3
 8002c4c:	4b17      	ldr	r3, [pc, #92]	; (8002cac <SSD1306_Putc+0xfc>)
 8002c4e:	885a      	ldrh	r2, [r3, #2]
 8002c50:	697b      	ldr	r3, [r7, #20]
 8002c52:	b29b      	uxth	r3, r3
 8002c54:	4413      	add	r3, r2
 8002c56:	b299      	uxth	r1, r3
 8002c58:	79bb      	ldrb	r3, [r7, #6]
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	bf0c      	ite	eq
 8002c5e:	2301      	moveq	r3, #1
 8002c60:	2300      	movne	r3, #0
 8002c62:	b2db      	uxtb	r3, r3
 8002c64:	461a      	mov	r2, r3
 8002c66:	f7ff ff2d 	bl	8002ac4 <SSD1306_DrawPixel>
		for (j = 0; j < Font->FontWidth; j++)
 8002c6a:	693b      	ldr	r3, [r7, #16]
 8002c6c:	3301      	adds	r3, #1
 8002c6e:	613b      	str	r3, [r7, #16]
 8002c70:	683b      	ldr	r3, [r7, #0]
 8002c72:	781b      	ldrb	r3, [r3, #0]
 8002c74:	461a      	mov	r2, r3
 8002c76:	693b      	ldr	r3, [r7, #16]
 8002c78:	4293      	cmp	r3, r2
 8002c7a:	d3c8      	bcc.n	8002c0e <SSD1306_Putc+0x5e>
	for (i = 0; i < Font->FontHeight; i++)
 8002c7c:	697b      	ldr	r3, [r7, #20]
 8002c7e:	3301      	adds	r3, #1
 8002c80:	617b      	str	r3, [r7, #20]
 8002c82:	683b      	ldr	r3, [r7, #0]
 8002c84:	785b      	ldrb	r3, [r3, #1]
 8002c86:	461a      	mov	r2, r3
 8002c88:	697b      	ldr	r3, [r7, #20]
 8002c8a:	4293      	cmp	r3, r2
 8002c8c:	d3ad      	bcc.n	8002bea <SSD1306_Putc+0x3a>
			}
		}
	}

	/* Increase pointer */
	SSD1306.CurrentX += Font->FontWidth;
 8002c8e:	4b07      	ldr	r3, [pc, #28]	; (8002cac <SSD1306_Putc+0xfc>)
 8002c90:	881a      	ldrh	r2, [r3, #0]
 8002c92:	683b      	ldr	r3, [r7, #0]
 8002c94:	781b      	ldrb	r3, [r3, #0]
 8002c96:	b29b      	uxth	r3, r3
 8002c98:	4413      	add	r3, r2
 8002c9a:	b29a      	uxth	r2, r3
 8002c9c:	4b03      	ldr	r3, [pc, #12]	; (8002cac <SSD1306_Putc+0xfc>)
 8002c9e:	801a      	strh	r2, [r3, #0]

	/* Return character written */
	return ch;
 8002ca0:	79fb      	ldrb	r3, [r7, #7]
}
 8002ca2:	4618      	mov	r0, r3
 8002ca4:	3718      	adds	r7, #24
 8002ca6:	46bd      	mov	sp, r7
 8002ca8:	bd80      	pop	{r7, pc}
 8002caa:	bf00      	nop
 8002cac:	200034b4 	.word	0x200034b4

08002cb0 <SSD1306_Puts>:

char SSD1306_Puts(char *str, FontDef_t *Font, SSD1306_COLOR_t color)
{
 8002cb0:	b580      	push	{r7, lr}
 8002cb2:	b084      	sub	sp, #16
 8002cb4:	af00      	add	r7, sp, #0
 8002cb6:	60f8      	str	r0, [r7, #12]
 8002cb8:	60b9      	str	r1, [r7, #8]
 8002cba:	4613      	mov	r3, r2
 8002cbc:	71fb      	strb	r3, [r7, #7]
	/* Write characters */
	while (*str)
 8002cbe:	e012      	b.n	8002ce6 <SSD1306_Puts+0x36>
	{
		/* Write character by character */
		if (SSD1306_Putc(*str, Font, color) != *str)
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	781b      	ldrb	r3, [r3, #0]
 8002cc4:	79fa      	ldrb	r2, [r7, #7]
 8002cc6:	68b9      	ldr	r1, [r7, #8]
 8002cc8:	4618      	mov	r0, r3
 8002cca:	f7ff ff71 	bl	8002bb0 <SSD1306_Putc>
 8002cce:	4603      	mov	r3, r0
 8002cd0:	461a      	mov	r2, r3
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	781b      	ldrb	r3, [r3, #0]
 8002cd6:	429a      	cmp	r2, r3
 8002cd8:	d002      	beq.n	8002ce0 <SSD1306_Puts+0x30>
		{
			/* Return error */
			return *str;
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	781b      	ldrb	r3, [r3, #0]
 8002cde:	e008      	b.n	8002cf2 <SSD1306_Puts+0x42>
		}

		/* Increase string pointer */
		str++;
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	3301      	adds	r3, #1
 8002ce4:	60fb      	str	r3, [r7, #12]
	while (*str)
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	781b      	ldrb	r3, [r3, #0]
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d1e8      	bne.n	8002cc0 <SSD1306_Puts+0x10>
	}

	/* Everything OK, zero should be returned */
	return *str;
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	781b      	ldrb	r3, [r3, #0]
}
 8002cf2:	4618      	mov	r0, r3
 8002cf4:	3710      	adds	r7, #16
 8002cf6:	46bd      	mov	sp, r7
 8002cf8:	bd80      	pop	{r7, pc}

08002cfa <SSD1306_Clear>:
		SSD1306_DrawLine(x0 + y, y0 - x, x0 - y, y0 - x, c);
	}
}

void SSD1306_Clear(void)
{
 8002cfa:	b580      	push	{r7, lr}
 8002cfc:	af00      	add	r7, sp, #0
	SSD1306_Fill(0);
 8002cfe:	2000      	movs	r0, #0
 8002d00:	f7ff fec8 	bl	8002a94 <SSD1306_Fill>
	SSD1306_UpdateScreen();
 8002d04:	f7ff fe98 	bl	8002a38 <SSD1306_UpdateScreen>
}
 8002d08:	bf00      	nop
 8002d0a:	bd80      	pop	{r7, pc}

08002d0c <ssd1306_I2C_Init>:
// |_____|____|\_____|
//
/////////////////////////////////////////////////////////////////////////////////////////////////////////

void ssd1306_I2C_Init()
{
 8002d0c:	b480      	push	{r7}
 8002d0e:	b083      	sub	sp, #12
 8002d10:	af00      	add	r7, sp, #0
	uint32_t p = 250000;
 8002d12:	4b08      	ldr	r3, [pc, #32]	; (8002d34 <ssd1306_I2C_Init+0x28>)
 8002d14:	607b      	str	r3, [r7, #4]
	while (p > 0)
 8002d16:	e002      	b.n	8002d1e <ssd1306_I2C_Init+0x12>
		p--;
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	3b01      	subs	r3, #1
 8002d1c:	607b      	str	r3, [r7, #4]
	while (p > 0)
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d1f9      	bne.n	8002d18 <ssd1306_I2C_Init+0xc>
}
 8002d24:	bf00      	nop
 8002d26:	bf00      	nop
 8002d28:	370c      	adds	r7, #12
 8002d2a:	46bd      	mov	sp, r7
 8002d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d30:	4770      	bx	lr
 8002d32:	bf00      	nop
 8002d34:	0003d090 	.word	0x0003d090

08002d38 <ssd1306_I2C_WriteMulti>:

void ssd1306_I2C_WriteMulti(uint8_t address, uint8_t reg, uint8_t *data,
		uint16_t count)
{
 8002d38:	b590      	push	{r4, r7, lr}
 8002d3a:	b0c7      	sub	sp, #284	; 0x11c
 8002d3c:	af02      	add	r7, sp, #8
 8002d3e:	4604      	mov	r4, r0
 8002d40:	4608      	mov	r0, r1
 8002d42:	f507 7188 	add.w	r1, r7, #272	; 0x110
 8002d46:	f5a1 7188 	sub.w	r1, r1, #272	; 0x110
 8002d4a:	600a      	str	r2, [r1, #0]
 8002d4c:	4619      	mov	r1, r3
 8002d4e:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8002d52:	f2a3 1309 	subw	r3, r3, #265	; 0x109
 8002d56:	4622      	mov	r2, r4
 8002d58:	701a      	strb	r2, [r3, #0]
 8002d5a:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8002d5e:	f5a3 7385 	sub.w	r3, r3, #266	; 0x10a
 8002d62:	4602      	mov	r2, r0
 8002d64:	701a      	strb	r2, [r3, #0]
 8002d66:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8002d6a:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8002d6e:	460a      	mov	r2, r1
 8002d70:	801a      	strh	r2, [r3, #0]
	uint8_t dt[256];
	dt[0] = reg;
 8002d72:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8002d76:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8002d7a:	f507 7288 	add.w	r2, r7, #272	; 0x110
 8002d7e:	f5a2 7285 	sub.w	r2, r2, #266	; 0x10a
 8002d82:	7812      	ldrb	r2, [r2, #0]
 8002d84:	701a      	strb	r2, [r3, #0]
	uint8_t i;
	for (i = 0; i < count; i++)
 8002d86:	2300      	movs	r3, #0
 8002d88:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
 8002d8c:	e015      	b.n	8002dba <ssd1306_I2C_WriteMulti+0x82>
		dt[i + 1] = data[i];
 8002d8e:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8002d92:	f507 7288 	add.w	r2, r7, #272	; 0x110
 8002d96:	f5a2 7288 	sub.w	r2, r2, #272	; 0x110
 8002d9a:	6812      	ldr	r2, [r2, #0]
 8002d9c:	441a      	add	r2, r3
 8002d9e:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8002da2:	3301      	adds	r3, #1
 8002da4:	7811      	ldrb	r1, [r2, #0]
 8002da6:	f507 7288 	add.w	r2, r7, #272	; 0x110
 8002daa:	f5a2 7282 	sub.w	r2, r2, #260	; 0x104
 8002dae:	54d1      	strb	r1, [r2, r3]
	for (i = 0; i < count; i++)
 8002db0:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8002db4:	3301      	adds	r3, #1
 8002db6:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
 8002dba:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8002dbe:	b29b      	uxth	r3, r3
 8002dc0:	f507 7288 	add.w	r2, r7, #272	; 0x110
 8002dc4:	f5a2 7286 	sub.w	r2, r2, #268	; 0x10c
 8002dc8:	8812      	ldrh	r2, [r2, #0]
 8002dca:	429a      	cmp	r2, r3
 8002dcc:	d8df      	bhi.n	8002d8e <ssd1306_I2C_WriteMulti+0x56>
	HAL_I2C_Master_Transmit(&hi2c1, address, dt, count + 1, 10);
 8002dce:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8002dd2:	f2a3 1309 	subw	r3, r3, #265	; 0x109
 8002dd6:	781b      	ldrb	r3, [r3, #0]
 8002dd8:	b299      	uxth	r1, r3
 8002dda:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8002dde:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8002de2:	881b      	ldrh	r3, [r3, #0]
 8002de4:	3301      	adds	r3, #1
 8002de6:	b29b      	uxth	r3, r3
 8002de8:	f107 020c 	add.w	r2, r7, #12
 8002dec:	200a      	movs	r0, #10
 8002dee:	9000      	str	r0, [sp, #0]
 8002df0:	4803      	ldr	r0, [pc, #12]	; (8002e00 <ssd1306_I2C_WriteMulti+0xc8>)
 8002df2:	f002 fbff 	bl	80055f4 <HAL_I2C_Master_Transmit>
}
 8002df6:	bf00      	nop
 8002df8:	f507 778a 	add.w	r7, r7, #276	; 0x114
 8002dfc:	46bd      	mov	sp, r7
 8002dfe:	bd90      	pop	{r4, r7, pc}
 8002e00:	20002ef0 	.word	0x20002ef0

08002e04 <ssd1306_I2C_Write>:

void ssd1306_I2C_Write(uint8_t address, uint8_t reg, uint8_t data)
{
 8002e04:	b580      	push	{r7, lr}
 8002e06:	b086      	sub	sp, #24
 8002e08:	af02      	add	r7, sp, #8
 8002e0a:	4603      	mov	r3, r0
 8002e0c:	71fb      	strb	r3, [r7, #7]
 8002e0e:	460b      	mov	r3, r1
 8002e10:	71bb      	strb	r3, [r7, #6]
 8002e12:	4613      	mov	r3, r2
 8002e14:	717b      	strb	r3, [r7, #5]
	uint8_t dt[2];
	dt[0] = reg;
 8002e16:	79bb      	ldrb	r3, [r7, #6]
 8002e18:	733b      	strb	r3, [r7, #12]
	dt[1] = data;
 8002e1a:	797b      	ldrb	r3, [r7, #5]
 8002e1c:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1, address, dt, 2, 10);
 8002e1e:	79fb      	ldrb	r3, [r7, #7]
 8002e20:	b299      	uxth	r1, r3
 8002e22:	f107 020c 	add.w	r2, r7, #12
 8002e26:	230a      	movs	r3, #10
 8002e28:	9300      	str	r3, [sp, #0]
 8002e2a:	2302      	movs	r3, #2
 8002e2c:	4803      	ldr	r0, [pc, #12]	; (8002e3c <ssd1306_I2C_Write+0x38>)
 8002e2e:	f002 fbe1 	bl	80055f4 <HAL_I2C_Master_Transmit>
}
 8002e32:	bf00      	nop
 8002e34:	3710      	adds	r7, #16
 8002e36:	46bd      	mov	sp, r7
 8002e38:	bd80      	pop	{r7, pc}
 8002e3a:	bf00      	nop
 8002e3c:	20002ef0 	.word	0x20002ef0

08002e40 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002e40:	b580      	push	{r7, lr}
 8002e42:	b082      	sub	sp, #8
 8002e44:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002e46:	2300      	movs	r3, #0
 8002e48:	607b      	str	r3, [r7, #4]
 8002e4a:	4b12      	ldr	r3, [pc, #72]	; (8002e94 <HAL_MspInit+0x54>)
 8002e4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e4e:	4a11      	ldr	r2, [pc, #68]	; (8002e94 <HAL_MspInit+0x54>)
 8002e50:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002e54:	6453      	str	r3, [r2, #68]	; 0x44
 8002e56:	4b0f      	ldr	r3, [pc, #60]	; (8002e94 <HAL_MspInit+0x54>)
 8002e58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e5a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002e5e:	607b      	str	r3, [r7, #4]
 8002e60:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002e62:	2300      	movs	r3, #0
 8002e64:	603b      	str	r3, [r7, #0]
 8002e66:	4b0b      	ldr	r3, [pc, #44]	; (8002e94 <HAL_MspInit+0x54>)
 8002e68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e6a:	4a0a      	ldr	r2, [pc, #40]	; (8002e94 <HAL_MspInit+0x54>)
 8002e6c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002e70:	6413      	str	r3, [r2, #64]	; 0x40
 8002e72:	4b08      	ldr	r3, [pc, #32]	; (8002e94 <HAL_MspInit+0x54>)
 8002e74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e76:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e7a:	603b      	str	r3, [r7, #0]
 8002e7c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002e7e:	2200      	movs	r2, #0
 8002e80:	210f      	movs	r1, #15
 8002e82:	f06f 0001 	mvn.w	r0, #1
 8002e86:	f001 fc8d 	bl	80047a4 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002e8a:	bf00      	nop
 8002e8c:	3708      	adds	r7, #8
 8002e8e:	46bd      	mov	sp, r7
 8002e90:	bd80      	pop	{r7, pc}
 8002e92:	bf00      	nop
 8002e94:	40023800 	.word	0x40023800

08002e98 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002e98:	b580      	push	{r7, lr}
 8002e9a:	b08e      	sub	sp, #56	; 0x38
 8002e9c:	af00      	add	r7, sp, #0
 8002e9e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8002ea0:	2300      	movs	r3, #0
 8002ea2:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8002ea4:	2300      	movs	r3, #0
 8002ea6:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM3 clock */
  __HAL_RCC_TIM3_CLK_ENABLE();
 8002ea8:	2300      	movs	r3, #0
 8002eaa:	60fb      	str	r3, [r7, #12]
 8002eac:	4b33      	ldr	r3, [pc, #204]	; (8002f7c <HAL_InitTick+0xe4>)
 8002eae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eb0:	4a32      	ldr	r2, [pc, #200]	; (8002f7c <HAL_InitTick+0xe4>)
 8002eb2:	f043 0302 	orr.w	r3, r3, #2
 8002eb6:	6413      	str	r3, [r2, #64]	; 0x40
 8002eb8:	4b30      	ldr	r3, [pc, #192]	; (8002f7c <HAL_InitTick+0xe4>)
 8002eba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ebc:	f003 0302 	and.w	r3, r3, #2
 8002ec0:	60fb      	str	r3, [r7, #12]
 8002ec2:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002ec4:	f107 0210 	add.w	r2, r7, #16
 8002ec8:	f107 0314 	add.w	r3, r7, #20
 8002ecc:	4611      	mov	r1, r2
 8002ece:	4618      	mov	r0, r3
 8002ed0:	f004 fbc2 	bl	8007658 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8002ed4:	6a3b      	ldr	r3, [r7, #32]
 8002ed6:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM3 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8002ed8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d103      	bne.n	8002ee6 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8002ede:	f004 fba7 	bl	8007630 <HAL_RCC_GetPCLK1Freq>
 8002ee2:	6378      	str	r0, [r7, #52]	; 0x34
 8002ee4:	e004      	b.n	8002ef0 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8002ee6:	f004 fba3 	bl	8007630 <HAL_RCC_GetPCLK1Freq>
 8002eea:	4603      	mov	r3, r0
 8002eec:	005b      	lsls	r3, r3, #1
 8002eee:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM3 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002ef0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002ef2:	4a23      	ldr	r2, [pc, #140]	; (8002f80 <HAL_InitTick+0xe8>)
 8002ef4:	fba2 2303 	umull	r2, r3, r2, r3
 8002ef8:	0c9b      	lsrs	r3, r3, #18
 8002efa:	3b01      	subs	r3, #1
 8002efc:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM3 */
  htim3.Instance = TIM3;
 8002efe:	4b21      	ldr	r3, [pc, #132]	; (8002f84 <HAL_InitTick+0xec>)
 8002f00:	4a21      	ldr	r2, [pc, #132]	; (8002f88 <HAL_InitTick+0xf0>)
 8002f02:	601a      	str	r2, [r3, #0]
  + Period = [(TIM3CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim3.Init.Period = (1000000U / 1000U) - 1U;
 8002f04:	4b1f      	ldr	r3, [pc, #124]	; (8002f84 <HAL_InitTick+0xec>)
 8002f06:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002f0a:	60da      	str	r2, [r3, #12]
  htim3.Init.Prescaler = uwPrescalerValue;
 8002f0c:	4a1d      	ldr	r2, [pc, #116]	; (8002f84 <HAL_InitTick+0xec>)
 8002f0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f10:	6053      	str	r3, [r2, #4]
  htim3.Init.ClockDivision = 0;
 8002f12:	4b1c      	ldr	r3, [pc, #112]	; (8002f84 <HAL_InitTick+0xec>)
 8002f14:	2200      	movs	r2, #0
 8002f16:	611a      	str	r2, [r3, #16]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002f18:	4b1a      	ldr	r3, [pc, #104]	; (8002f84 <HAL_InitTick+0xec>)
 8002f1a:	2200      	movs	r2, #0
 8002f1c:	609a      	str	r2, [r3, #8]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002f1e:	4b19      	ldr	r3, [pc, #100]	; (8002f84 <HAL_InitTick+0xec>)
 8002f20:	2200      	movs	r2, #0
 8002f22:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim3);
 8002f24:	4817      	ldr	r0, [pc, #92]	; (8002f84 <HAL_InitTick+0xec>)
 8002f26:	f007 f83d 	bl	8009fa4 <HAL_TIM_Base_Init>
 8002f2a:	4603      	mov	r3, r0
 8002f2c:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 8002f30:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d11b      	bne.n	8002f70 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim3);
 8002f38:	4812      	ldr	r0, [pc, #72]	; (8002f84 <HAL_InitTick+0xec>)
 8002f3a:	f007 f913 	bl	800a164 <HAL_TIM_Base_Start_IT>
 8002f3e:	4603      	mov	r3, r0
 8002f40:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 8002f44:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d111      	bne.n	8002f70 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM3 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002f4c:	201d      	movs	r0, #29
 8002f4e:	f001 fc45 	bl	80047dc <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	2b0f      	cmp	r3, #15
 8002f56:	d808      	bhi.n	8002f6a <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM3_IRQn, TickPriority, 0U);
 8002f58:	2200      	movs	r2, #0
 8002f5a:	6879      	ldr	r1, [r7, #4]
 8002f5c:	201d      	movs	r0, #29
 8002f5e:	f001 fc21 	bl	80047a4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002f62:	4a0a      	ldr	r2, [pc, #40]	; (8002f8c <HAL_InitTick+0xf4>)
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	6013      	str	r3, [r2, #0]
 8002f68:	e002      	b.n	8002f70 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8002f6a:	2301      	movs	r3, #1
 8002f6c:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8002f70:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8002f74:	4618      	mov	r0, r3
 8002f76:	3738      	adds	r7, #56	; 0x38
 8002f78:	46bd      	mov	sp, r7
 8002f7a:	bd80      	pop	{r7, pc}
 8002f7c:	40023800 	.word	0x40023800
 8002f80:	431bde83 	.word	0x431bde83
 8002f84:	200034bc 	.word	0x200034bc
 8002f88:	40000400 	.word	0x40000400
 8002f8c:	2000000c 	.word	0x2000000c

08002f90 <SDTimer_Handler>:
/* USER CODE BEGIN 0 */
volatile uint8_t FatFsCnt = 0;
volatile uint8_t Timer1;
volatile uint8_t Timer2;
void SDTimer_Handler(void)
{
 8002f90:	b480      	push	{r7}
 8002f92:	af00      	add	r7, sp, #0
	if (Timer1 > 0)
 8002f94:	4b0e      	ldr	r3, [pc, #56]	; (8002fd0 <SDTimer_Handler+0x40>)
 8002f96:	781b      	ldrb	r3, [r3, #0]
 8002f98:	b2db      	uxtb	r3, r3
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d006      	beq.n	8002fac <SDTimer_Handler+0x1c>
		Timer1--;
 8002f9e:	4b0c      	ldr	r3, [pc, #48]	; (8002fd0 <SDTimer_Handler+0x40>)
 8002fa0:	781b      	ldrb	r3, [r3, #0]
 8002fa2:	b2db      	uxtb	r3, r3
 8002fa4:	3b01      	subs	r3, #1
 8002fa6:	b2da      	uxtb	r2, r3
 8002fa8:	4b09      	ldr	r3, [pc, #36]	; (8002fd0 <SDTimer_Handler+0x40>)
 8002faa:	701a      	strb	r2, [r3, #0]

	if (Timer2 > 0)
 8002fac:	4b09      	ldr	r3, [pc, #36]	; (8002fd4 <SDTimer_Handler+0x44>)
 8002fae:	781b      	ldrb	r3, [r3, #0]
 8002fb0:	b2db      	uxtb	r3, r3
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d006      	beq.n	8002fc4 <SDTimer_Handler+0x34>
		Timer2--;
 8002fb6:	4b07      	ldr	r3, [pc, #28]	; (8002fd4 <SDTimer_Handler+0x44>)
 8002fb8:	781b      	ldrb	r3, [r3, #0]
 8002fba:	b2db      	uxtb	r3, r3
 8002fbc:	3b01      	subs	r3, #1
 8002fbe:	b2da      	uxtb	r2, r3
 8002fc0:	4b04      	ldr	r3, [pc, #16]	; (8002fd4 <SDTimer_Handler+0x44>)
 8002fc2:	701a      	strb	r2, [r3, #0]
}
 8002fc4:	bf00      	nop
 8002fc6:	46bd      	mov	sp, r7
 8002fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fcc:	4770      	bx	lr
 8002fce:	bf00      	nop
 8002fd0:	20003505 	.word	0x20003505
 8002fd4:	20003506 	.word	0x20003506

08002fd8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002fd8:	b480      	push	{r7}
 8002fda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
	while (1)
 8002fdc:	e7fe      	b.n	8002fdc <NMI_Handler+0x4>

08002fde <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002fde:	b480      	push	{r7}
 8002fe0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002fe2:	e7fe      	b.n	8002fe2 <HardFault_Handler+0x4>

08002fe4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002fe4:	b480      	push	{r7}
 8002fe6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002fe8:	e7fe      	b.n	8002fe8 <MemManage_Handler+0x4>

08002fea <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002fea:	b480      	push	{r7}
 8002fec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002fee:	e7fe      	b.n	8002fee <BusFault_Handler+0x4>

08002ff0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002ff0:	b480      	push	{r7}
 8002ff2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002ff4:	e7fe      	b.n	8002ff4 <UsageFault_Handler+0x4>

08002ff6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002ff6:	b480      	push	{r7}
 8002ff8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002ffa:	bf00      	nop
 8002ffc:	46bd      	mov	sp, r7
 8002ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003002:	4770      	bx	lr

08003004 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8003004:	b580      	push	{r7, lr}
 8003006:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */
	FatFsCnt++;
 8003008:	4b0a      	ldr	r3, [pc, #40]	; (8003034 <TIM3_IRQHandler+0x30>)
 800300a:	781b      	ldrb	r3, [r3, #0]
 800300c:	b2db      	uxtb	r3, r3
 800300e:	3301      	adds	r3, #1
 8003010:	b2da      	uxtb	r2, r3
 8003012:	4b08      	ldr	r3, [pc, #32]	; (8003034 <TIM3_IRQHandler+0x30>)
 8003014:	701a      	strb	r2, [r3, #0]
	if (FatFsCnt >= 10)
 8003016:	4b07      	ldr	r3, [pc, #28]	; (8003034 <TIM3_IRQHandler+0x30>)
 8003018:	781b      	ldrb	r3, [r3, #0]
 800301a:	b2db      	uxtb	r3, r3
 800301c:	2b09      	cmp	r3, #9
 800301e:	d904      	bls.n	800302a <TIM3_IRQHandler+0x26>
	{
		FatFsCnt = 0;
 8003020:	4b04      	ldr	r3, [pc, #16]	; (8003034 <TIM3_IRQHandler+0x30>)
 8003022:	2200      	movs	r2, #0
 8003024:	701a      	strb	r2, [r3, #0]
		SDTimer_Handler();
 8003026:	f7ff ffb3 	bl	8002f90 <SDTimer_Handler>
	}
  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 800302a:	4803      	ldr	r0, [pc, #12]	; (8003038 <TIM3_IRQHandler+0x34>)
 800302c:	f007 f963 	bl	800a2f6 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8003030:	bf00      	nop
 8003032:	bd80      	pop	{r7, pc}
 8003034:	20003504 	.word	0x20003504
 8003038:	200034bc 	.word	0x200034bc

0800303c <SDIO_IRQHandler>:

/**
  * @brief This function handles SDIO global interrupt.
  */
void SDIO_IRQHandler(void)
{
 800303c:	b580      	push	{r7, lr}
 800303e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDIO_IRQn 0 */

  /* USER CODE END SDIO_IRQn 0 */
  HAL_SD_IRQHandler(&hsd);
 8003040:	4802      	ldr	r0, [pc, #8]	; (800304c <SDIO_IRQHandler+0x10>)
 8003042:	f006 f907 	bl	8009254 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDIO_IRQn 1 */

  /* USER CODE END SDIO_IRQn 1 */
}
 8003046:	bf00      	nop
 8003048:	bd80      	pop	{r7, pc}
 800304a:	bf00      	nop
 800304c:	20002f70 	.word	0x20002f70

08003050 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8003050:	b580      	push	{r7, lr}
 8003052:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 8003054:	4802      	ldr	r0, [pc, #8]	; (8003060 <DMA2_Stream2_IRQHandler+0x10>)
 8003056:	f001 fd67 	bl	8004b28 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 800305a:	bf00      	nop
 800305c:	bd80      	pop	{r7, pc}
 800305e:	bf00      	nop
 8003060:	20000a6c 	.word	0x20000a6c

08003064 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8003064:	b580      	push	{r7, lr}
 8003066:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_rx);
 8003068:	4802      	ldr	r0, [pc, #8]	; (8003074 <DMA2_Stream3_IRQHandler+0x10>)
 800306a:	f001 fd5d 	bl	8004b28 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 800306e:	bf00      	nop
 8003070:	bd80      	pop	{r7, pc}
 8003072:	bf00      	nop
 8003074:	20002ff4 	.word	0x20002ff4

08003078 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8003078:	b580      	push	{r7, lr}
 800307a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 800307c:	4802      	ldr	r0, [pc, #8]	; (8003088 <OTG_FS_IRQHandler+0x10>)
 800307e:	f003 f845 	bl	800610c <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8003082:	bf00      	nop
 8003084:	bd80      	pop	{r7, pc}
 8003086:	bf00      	nop
 8003088:	20007bbc 	.word	0x20007bbc

0800308c <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 800308c:	b580      	push	{r7, lr}
 800308e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_tx);
 8003090:	4802      	ldr	r0, [pc, #8]	; (800309c <DMA2_Stream6_IRQHandler+0x10>)
 8003092:	f001 fd49 	bl	8004b28 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 8003096:	bf00      	nop
 8003098:	bd80      	pop	{r7, pc}
 800309a:	bf00      	nop
 800309c:	20003054 	.word	0x20003054

080030a0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80030a0:	b480      	push	{r7}
 80030a2:	af00      	add	r7, sp, #0
	return 1;
 80030a4:	2301      	movs	r3, #1
}
 80030a6:	4618      	mov	r0, r3
 80030a8:	46bd      	mov	sp, r7
 80030aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ae:	4770      	bx	lr

080030b0 <_kill>:

int _kill(int pid, int sig)
{
 80030b0:	b580      	push	{r7, lr}
 80030b2:	b082      	sub	sp, #8
 80030b4:	af00      	add	r7, sp, #0
 80030b6:	6078      	str	r0, [r7, #4]
 80030b8:	6039      	str	r1, [r7, #0]
	(void) pid;
	(void) sig;
	errno = EINVAL;
 80030ba:	f015 ffa1 	bl	8019000 <__errno>
 80030be:	4603      	mov	r3, r0
 80030c0:	2216      	movs	r2, #22
 80030c2:	601a      	str	r2, [r3, #0]
	return -1;
 80030c4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80030c8:	4618      	mov	r0, r3
 80030ca:	3708      	adds	r7, #8
 80030cc:	46bd      	mov	sp, r7
 80030ce:	bd80      	pop	{r7, pc}

080030d0 <_exit>:

void _exit(int status)
{
 80030d0:	b580      	push	{r7, lr}
 80030d2:	b082      	sub	sp, #8
 80030d4:	af00      	add	r7, sp, #0
 80030d6:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80030d8:	f04f 31ff 	mov.w	r1, #4294967295
 80030dc:	6878      	ldr	r0, [r7, #4]
 80030de:	f7ff ffe7 	bl	80030b0 <_kill>
	while (1)
 80030e2:	e7fe      	b.n	80030e2 <_exit+0x12>

080030e4 <_read>:
	{
	} /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80030e4:	b580      	push	{r7, lr}
 80030e6:	b086      	sub	sp, #24
 80030e8:	af00      	add	r7, sp, #0
 80030ea:	60f8      	str	r0, [r7, #12]
 80030ec:	60b9      	str	r1, [r7, #8]
 80030ee:	607a      	str	r2, [r7, #4]
	(void) file;
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80030f0:	2300      	movs	r3, #0
 80030f2:	617b      	str	r3, [r7, #20]
 80030f4:	e00a      	b.n	800310c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80030f6:	f3af 8000 	nop.w
 80030fa:	4601      	mov	r1, r0
 80030fc:	68bb      	ldr	r3, [r7, #8]
 80030fe:	1c5a      	adds	r2, r3, #1
 8003100:	60ba      	str	r2, [r7, #8]
 8003102:	b2ca      	uxtb	r2, r1
 8003104:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003106:	697b      	ldr	r3, [r7, #20]
 8003108:	3301      	adds	r3, #1
 800310a:	617b      	str	r3, [r7, #20]
 800310c:	697a      	ldr	r2, [r7, #20]
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	429a      	cmp	r2, r3
 8003112:	dbf0      	blt.n	80030f6 <_read+0x12>
	}

	return len;
 8003114:	687b      	ldr	r3, [r7, #4]
}
 8003116:	4618      	mov	r0, r3
 8003118:	3718      	adds	r7, #24
 800311a:	46bd      	mov	sp, r7
 800311c:	bd80      	pop	{r7, pc}

0800311e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800311e:	b580      	push	{r7, lr}
 8003120:	b086      	sub	sp, #24
 8003122:	af00      	add	r7, sp, #0
 8003124:	60f8      	str	r0, [r7, #12]
 8003126:	60b9      	str	r1, [r7, #8]
 8003128:	607a      	str	r2, [r7, #4]
	(void) file;
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800312a:	2300      	movs	r3, #0
 800312c:	617b      	str	r3, [r7, #20]
 800312e:	e009      	b.n	8003144 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8003130:	68bb      	ldr	r3, [r7, #8]
 8003132:	1c5a      	adds	r2, r3, #1
 8003134:	60ba      	str	r2, [r7, #8]
 8003136:	781b      	ldrb	r3, [r3, #0]
 8003138:	4618      	mov	r0, r3
 800313a:	f7ff f8ba 	bl	80022b2 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800313e:	697b      	ldr	r3, [r7, #20]
 8003140:	3301      	adds	r3, #1
 8003142:	617b      	str	r3, [r7, #20]
 8003144:	697a      	ldr	r2, [r7, #20]
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	429a      	cmp	r2, r3
 800314a:	dbf1      	blt.n	8003130 <_write+0x12>
	}
	return len;
 800314c:	687b      	ldr	r3, [r7, #4]
}
 800314e:	4618      	mov	r0, r3
 8003150:	3718      	adds	r7, #24
 8003152:	46bd      	mov	sp, r7
 8003154:	bd80      	pop	{r7, pc}

08003156 <_close>:

int _close(int file)
{
 8003156:	b480      	push	{r7}
 8003158:	b083      	sub	sp, #12
 800315a:	af00      	add	r7, sp, #0
 800315c:	6078      	str	r0, [r7, #4]
	(void) file;
	return -1;
 800315e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003162:	4618      	mov	r0, r3
 8003164:	370c      	adds	r7, #12
 8003166:	46bd      	mov	sp, r7
 8003168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800316c:	4770      	bx	lr

0800316e <_fstat>:

int _fstat(int file, struct stat *st)
{
 800316e:	b480      	push	{r7}
 8003170:	b083      	sub	sp, #12
 8003172:	af00      	add	r7, sp, #0
 8003174:	6078      	str	r0, [r7, #4]
 8003176:	6039      	str	r1, [r7, #0]
	(void) file;
	st->st_mode = S_IFCHR;
 8003178:	683b      	ldr	r3, [r7, #0]
 800317a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800317e:	605a      	str	r2, [r3, #4]
	return 0;
 8003180:	2300      	movs	r3, #0
}
 8003182:	4618      	mov	r0, r3
 8003184:	370c      	adds	r7, #12
 8003186:	46bd      	mov	sp, r7
 8003188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800318c:	4770      	bx	lr

0800318e <_isatty>:

int _isatty(int file)
{
 800318e:	b480      	push	{r7}
 8003190:	b083      	sub	sp, #12
 8003192:	af00      	add	r7, sp, #0
 8003194:	6078      	str	r0, [r7, #4]
	(void) file;
	return 1;
 8003196:	2301      	movs	r3, #1
}
 8003198:	4618      	mov	r0, r3
 800319a:	370c      	adds	r7, #12
 800319c:	46bd      	mov	sp, r7
 800319e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a2:	4770      	bx	lr

080031a4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80031a4:	b480      	push	{r7}
 80031a6:	b085      	sub	sp, #20
 80031a8:	af00      	add	r7, sp, #0
 80031aa:	60f8      	str	r0, [r7, #12]
 80031ac:	60b9      	str	r1, [r7, #8]
 80031ae:	607a      	str	r2, [r7, #4]
	(void) file;
	(void) ptr;
	(void) dir;
	return 0;
 80031b0:	2300      	movs	r3, #0
}
 80031b2:	4618      	mov	r0, r3
 80031b4:	3714      	adds	r7, #20
 80031b6:	46bd      	mov	sp, r7
 80031b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031bc:	4770      	bx	lr
	...

080031c0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void* _sbrk(ptrdiff_t incr)
{
 80031c0:	b580      	push	{r7, lr}
 80031c2:	b086      	sub	sp, #24
 80031c4:	af00      	add	r7, sp, #0
 80031c6:	6078      	str	r0, [r7, #4]
	extern uint8_t _end; /* Symbol defined in the linker script */
	extern uint8_t _estack; /* Symbol defined in the linker script */
	extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
	const uint32_t stack_limit = (uint32_t) &_estack
 80031c8:	4a14      	ldr	r2, [pc, #80]	; (800321c <_sbrk+0x5c>)
			- (uint32_t) &_Min_Stack_Size;
 80031ca:	4b15      	ldr	r3, [pc, #84]	; (8003220 <_sbrk+0x60>)
	const uint32_t stack_limit = (uint32_t) &_estack
 80031cc:	1ad3      	subs	r3, r2, r3
 80031ce:	617b      	str	r3, [r7, #20]
	const uint8_t *max_heap = (uint8_t*) stack_limit;
 80031d0:	697b      	ldr	r3, [r7, #20]
 80031d2:	613b      	str	r3, [r7, #16]
	uint8_t *prev_heap_end;

	/* Initialize heap end at first call */
	if (NULL == __sbrk_heap_end)
 80031d4:	4b13      	ldr	r3, [pc, #76]	; (8003224 <_sbrk+0x64>)
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d102      	bne.n	80031e2 <_sbrk+0x22>
	{
		__sbrk_heap_end = &_end;
 80031dc:	4b11      	ldr	r3, [pc, #68]	; (8003224 <_sbrk+0x64>)
 80031de:	4a12      	ldr	r2, [pc, #72]	; (8003228 <_sbrk+0x68>)
 80031e0:	601a      	str	r2, [r3, #0]
	}

	/* Protect heap from growing into the reserved MSP stack */
	if (__sbrk_heap_end + incr > max_heap)
 80031e2:	4b10      	ldr	r3, [pc, #64]	; (8003224 <_sbrk+0x64>)
 80031e4:	681a      	ldr	r2, [r3, #0]
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	4413      	add	r3, r2
 80031ea:	693a      	ldr	r2, [r7, #16]
 80031ec:	429a      	cmp	r2, r3
 80031ee:	d207      	bcs.n	8003200 <_sbrk+0x40>
	{
		errno = ENOMEM;
 80031f0:	f015 ff06 	bl	8019000 <__errno>
 80031f4:	4603      	mov	r3, r0
 80031f6:	220c      	movs	r2, #12
 80031f8:	601a      	str	r2, [r3, #0]
		return (void*) -1;
 80031fa:	f04f 33ff 	mov.w	r3, #4294967295
 80031fe:	e009      	b.n	8003214 <_sbrk+0x54>
	}

	prev_heap_end = __sbrk_heap_end;
 8003200:	4b08      	ldr	r3, [pc, #32]	; (8003224 <_sbrk+0x64>)
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	60fb      	str	r3, [r7, #12]
	__sbrk_heap_end += incr;
 8003206:	4b07      	ldr	r3, [pc, #28]	; (8003224 <_sbrk+0x64>)
 8003208:	681a      	ldr	r2, [r3, #0]
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	4413      	add	r3, r2
 800320e:	4a05      	ldr	r2, [pc, #20]	; (8003224 <_sbrk+0x64>)
 8003210:	6013      	str	r3, [r2, #0]

	return (void*) prev_heap_end;
 8003212:	68fb      	ldr	r3, [r7, #12]
}
 8003214:	4618      	mov	r0, r3
 8003216:	3718      	adds	r7, #24
 8003218:	46bd      	mov	sp, r7
 800321a:	bd80      	pop	{r7, pc}
 800321c:	20020000 	.word	0x20020000
 8003220:	00000800 	.word	0x00000800
 8003224:	20003508 	.word	0x20003508
 8003228:	20008490 	.word	0x20008490

0800322c <SystemInit>:
 *         configuration.
 * @param  None
 * @retval None
 */
void SystemInit(void)
{
 800322c:	b480      	push	{r7}
 800322e:	af00      	add	r7, sp, #0
	/* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
	SCB->CPACR |= ((3UL << 10 * 2) | (3UL << 11 * 2)); /* set CP10 and CP11 Full Access */
 8003230:	4b06      	ldr	r3, [pc, #24]	; (800324c <SystemInit+0x20>)
 8003232:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003236:	4a05      	ldr	r2, [pc, #20]	; (800324c <SystemInit+0x20>)
 8003238:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800323c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

	/* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003240:	bf00      	nop
 8003242:	46bd      	mov	sp, r7
 8003244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003248:	4770      	bx	lr
 800324a:	bf00      	nop
 800324c:	e000ed00 	.word	0xe000ed00

08003250 <MX_TIM2_Init>:
TIM_HandleTypeDef htim6;
TIM_HandleTypeDef htim8;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8003250:	b580      	push	{r7, lr}
 8003252:	b08e      	sub	sp, #56	; 0x38
 8003254:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003256:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800325a:	2200      	movs	r2, #0
 800325c:	601a      	str	r2, [r3, #0]
 800325e:	605a      	str	r2, [r3, #4]
 8003260:	609a      	str	r2, [r3, #8]
 8003262:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003264:	f107 0320 	add.w	r3, r7, #32
 8003268:	2200      	movs	r2, #0
 800326a:	601a      	str	r2, [r3, #0]
 800326c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800326e:	1d3b      	adds	r3, r7, #4
 8003270:	2200      	movs	r2, #0
 8003272:	601a      	str	r2, [r3, #0]
 8003274:	605a      	str	r2, [r3, #4]
 8003276:	609a      	str	r2, [r3, #8]
 8003278:	60da      	str	r2, [r3, #12]
 800327a:	611a      	str	r2, [r3, #16]
 800327c:	615a      	str	r2, [r3, #20]
 800327e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8003280:	4b2b      	ldr	r3, [pc, #172]	; (8003330 <MX_TIM2_Init+0xe0>)
 8003282:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003286:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 4200-1;
 8003288:	4b29      	ldr	r3, [pc, #164]	; (8003330 <MX_TIM2_Init+0xe0>)
 800328a:	f241 0267 	movw	r2, #4199	; 0x1067
 800328e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003290:	4b27      	ldr	r3, [pc, #156]	; (8003330 <MX_TIM2_Init+0xe0>)
 8003292:	2200      	movs	r2, #0
 8003294:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100-1;
 8003296:	4b26      	ldr	r3, [pc, #152]	; (8003330 <MX_TIM2_Init+0xe0>)
 8003298:	2263      	movs	r2, #99	; 0x63
 800329a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800329c:	4b24      	ldr	r3, [pc, #144]	; (8003330 <MX_TIM2_Init+0xe0>)
 800329e:	2200      	movs	r2, #0
 80032a0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80032a2:	4b23      	ldr	r3, [pc, #140]	; (8003330 <MX_TIM2_Init+0xe0>)
 80032a4:	2200      	movs	r2, #0
 80032a6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80032a8:	4821      	ldr	r0, [pc, #132]	; (8003330 <MX_TIM2_Init+0xe0>)
 80032aa:	f006 fe7b 	bl	8009fa4 <HAL_TIM_Base_Init>
 80032ae:	4603      	mov	r3, r0
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d001      	beq.n	80032b8 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 80032b4:	f7ff f8a8 	bl	8002408 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80032b8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80032bc:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80032be:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80032c2:	4619      	mov	r1, r3
 80032c4:	481a      	ldr	r0, [pc, #104]	; (8003330 <MX_TIM2_Init+0xe0>)
 80032c6:	f007 f9e1 	bl	800a68c <HAL_TIM_ConfigClockSource>
 80032ca:	4603      	mov	r3, r0
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d001      	beq.n	80032d4 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 80032d0:	f7ff f89a 	bl	8002408 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80032d4:	4816      	ldr	r0, [pc, #88]	; (8003330 <MX_TIM2_Init+0xe0>)
 80032d6:	f006 ffb5 	bl	800a244 <HAL_TIM_PWM_Init>
 80032da:	4603      	mov	r3, r0
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d001      	beq.n	80032e4 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 80032e0:	f7ff f892 	bl	8002408 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80032e4:	2320      	movs	r3, #32
 80032e6:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80032e8:	2300      	movs	r3, #0
 80032ea:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80032ec:	f107 0320 	add.w	r3, r7, #32
 80032f0:	4619      	mov	r1, r3
 80032f2:	480f      	ldr	r0, [pc, #60]	; (8003330 <MX_TIM2_Init+0xe0>)
 80032f4:	f007 fda4 	bl	800ae40 <HAL_TIMEx_MasterConfigSynchronization>
 80032f8:	4603      	mov	r3, r0
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d001      	beq.n	8003302 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 80032fe:	f7ff f883 	bl	8002408 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003302:	2360      	movs	r3, #96	; 0x60
 8003304:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8003306:	2300      	movs	r3, #0
 8003308:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800330a:	2300      	movs	r3, #0
 800330c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800330e:	2300      	movs	r3, #0
 8003310:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003312:	1d3b      	adds	r3, r7, #4
 8003314:	2200      	movs	r2, #0
 8003316:	4619      	mov	r1, r3
 8003318:	4805      	ldr	r0, [pc, #20]	; (8003330 <MX_TIM2_Init+0xe0>)
 800331a:	f007 f8f5 	bl	800a508 <HAL_TIM_PWM_ConfigChannel>
 800331e:	4603      	mov	r3, r0
 8003320:	2b00      	cmp	r3, #0
 8003322:	d001      	beq.n	8003328 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8003324:	f7ff f870 	bl	8002408 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8003328:	bf00      	nop
 800332a:	3738      	adds	r7, #56	; 0x38
 800332c:	46bd      	mov	sp, r7
 800332e:	bd80      	pop	{r7, pc}
 8003330:	2000350c 	.word	0x2000350c

08003334 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8003334:	b580      	push	{r7, lr}
 8003336:	b082      	sub	sp, #8
 8003338:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800333a:	463b      	mov	r3, r7
 800333c:	2200      	movs	r2, #0
 800333e:	601a      	str	r2, [r3, #0]
 8003340:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8003342:	4b15      	ldr	r3, [pc, #84]	; (8003398 <MX_TIM6_Init+0x64>)
 8003344:	4a15      	ldr	r2, [pc, #84]	; (800339c <MX_TIM6_Init+0x68>)
 8003346:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 42000-1;
 8003348:	4b13      	ldr	r3, [pc, #76]	; (8003398 <MX_TIM6_Init+0x64>)
 800334a:	f24a 420f 	movw	r2, #41999	; 0xa40f
 800334e:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003350:	4b11      	ldr	r3, [pc, #68]	; (8003398 <MX_TIM6_Init+0x64>)
 8003352:	2200      	movs	r2, #0
 8003354:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65535;
 8003356:	4b10      	ldr	r3, [pc, #64]	; (8003398 <MX_TIM6_Init+0x64>)
 8003358:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800335c:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800335e:	4b0e      	ldr	r3, [pc, #56]	; (8003398 <MX_TIM6_Init+0x64>)
 8003360:	2200      	movs	r2, #0
 8003362:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8003364:	480c      	ldr	r0, [pc, #48]	; (8003398 <MX_TIM6_Init+0x64>)
 8003366:	f006 fe1d 	bl	8009fa4 <HAL_TIM_Base_Init>
 800336a:	4603      	mov	r3, r0
 800336c:	2b00      	cmp	r3, #0
 800336e:	d001      	beq.n	8003374 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8003370:	f7ff f84a 	bl	8002408 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003374:	2300      	movs	r3, #0
 8003376:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003378:	2300      	movs	r3, #0
 800337a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800337c:	463b      	mov	r3, r7
 800337e:	4619      	mov	r1, r3
 8003380:	4805      	ldr	r0, [pc, #20]	; (8003398 <MX_TIM6_Init+0x64>)
 8003382:	f007 fd5d 	bl	800ae40 <HAL_TIMEx_MasterConfigSynchronization>
 8003386:	4603      	mov	r3, r0
 8003388:	2b00      	cmp	r3, #0
 800338a:	d001      	beq.n	8003390 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 800338c:	f7ff f83c 	bl	8002408 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8003390:	bf00      	nop
 8003392:	3708      	adds	r7, #8
 8003394:	46bd      	mov	sp, r7
 8003396:	bd80      	pop	{r7, pc}
 8003398:	20003554 	.word	0x20003554
 800339c:	40001000 	.word	0x40001000

080033a0 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 80033a0:	b580      	push	{r7, lr}
 80033a2:	b096      	sub	sp, #88	; 0x58
 80033a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80033a6:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80033aa:	2200      	movs	r2, #0
 80033ac:	601a      	str	r2, [r3, #0]
 80033ae:	605a      	str	r2, [r3, #4]
 80033b0:	609a      	str	r2, [r3, #8]
 80033b2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80033b4:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80033b8:	2200      	movs	r2, #0
 80033ba:	601a      	str	r2, [r3, #0]
 80033bc:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80033be:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80033c2:	2200      	movs	r2, #0
 80033c4:	601a      	str	r2, [r3, #0]
 80033c6:	605a      	str	r2, [r3, #4]
 80033c8:	609a      	str	r2, [r3, #8]
 80033ca:	60da      	str	r2, [r3, #12]
 80033cc:	611a      	str	r2, [r3, #16]
 80033ce:	615a      	str	r2, [r3, #20]
 80033d0:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80033d2:	1d3b      	adds	r3, r7, #4
 80033d4:	2220      	movs	r2, #32
 80033d6:	2100      	movs	r1, #0
 80033d8:	4618      	mov	r0, r3
 80033da:	f015 fd49 	bl	8018e70 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 80033de:	4b3d      	ldr	r3, [pc, #244]	; (80034d4 <MX_TIM8_Init+0x134>)
 80033e0:	4a3d      	ldr	r2, [pc, #244]	; (80034d8 <MX_TIM8_Init+0x138>)
 80033e2:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 1800-1;
 80033e4:	4b3b      	ldr	r3, [pc, #236]	; (80034d4 <MX_TIM8_Init+0x134>)
 80033e6:	f240 7207 	movw	r2, #1799	; 0x707
 80033ea:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80033ec:	4b39      	ldr	r3, [pc, #228]	; (80034d4 <MX_TIM8_Init+0x134>)
 80033ee:	2200      	movs	r2, #0
 80033f0:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 270-1;
 80033f2:	4b38      	ldr	r3, [pc, #224]	; (80034d4 <MX_TIM8_Init+0x134>)
 80033f4:	f240 120d 	movw	r2, #269	; 0x10d
 80033f8:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80033fa:	4b36      	ldr	r3, [pc, #216]	; (80034d4 <MX_TIM8_Init+0x134>)
 80033fc:	2200      	movs	r2, #0
 80033fe:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8003400:	4b34      	ldr	r3, [pc, #208]	; (80034d4 <MX_TIM8_Init+0x134>)
 8003402:	2200      	movs	r2, #0
 8003404:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003406:	4b33      	ldr	r3, [pc, #204]	; (80034d4 <MX_TIM8_Init+0x134>)
 8003408:	2200      	movs	r2, #0
 800340a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 800340c:	4831      	ldr	r0, [pc, #196]	; (80034d4 <MX_TIM8_Init+0x134>)
 800340e:	f006 fdc9 	bl	8009fa4 <HAL_TIM_Base_Init>
 8003412:	4603      	mov	r3, r0
 8003414:	2b00      	cmp	r3, #0
 8003416:	d001      	beq.n	800341c <MX_TIM8_Init+0x7c>
  {
    Error_Handler();
 8003418:	f7fe fff6 	bl	8002408 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800341c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003420:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8003422:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8003426:	4619      	mov	r1, r3
 8003428:	482a      	ldr	r0, [pc, #168]	; (80034d4 <MX_TIM8_Init+0x134>)
 800342a:	f007 f92f 	bl	800a68c <HAL_TIM_ConfigClockSource>
 800342e:	4603      	mov	r3, r0
 8003430:	2b00      	cmp	r3, #0
 8003432:	d001      	beq.n	8003438 <MX_TIM8_Init+0x98>
  {
    Error_Handler();
 8003434:	f7fe ffe8 	bl	8002408 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8003438:	4826      	ldr	r0, [pc, #152]	; (80034d4 <MX_TIM8_Init+0x134>)
 800343a:	f006 ff03 	bl	800a244 <HAL_TIM_PWM_Init>
 800343e:	4603      	mov	r3, r0
 8003440:	2b00      	cmp	r3, #0
 8003442:	d001      	beq.n	8003448 <MX_TIM8_Init+0xa8>
  {
    Error_Handler();
 8003444:	f7fe ffe0 	bl	8002408 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8003448:	2320      	movs	r3, #32
 800344a:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800344c:	2300      	movs	r3, #0
 800344e:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8003450:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8003454:	4619      	mov	r1, r3
 8003456:	481f      	ldr	r0, [pc, #124]	; (80034d4 <MX_TIM8_Init+0x134>)
 8003458:	f007 fcf2 	bl	800ae40 <HAL_TIMEx_MasterConfigSynchronization>
 800345c:	4603      	mov	r3, r0
 800345e:	2b00      	cmp	r3, #0
 8003460:	d001      	beq.n	8003466 <MX_TIM8_Init+0xc6>
  {
    Error_Handler();
 8003462:	f7fe ffd1 	bl	8002408 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003466:	2360      	movs	r3, #96	; 0x60
 8003468:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 800346a:	2300      	movs	r3, #0
 800346c:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800346e:	2300      	movs	r3, #0
 8003470:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8003472:	2300      	movs	r3, #0
 8003474:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003476:	2300      	movs	r3, #0
 8003478:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800347a:	2300      	movs	r3, #0
 800347c:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800347e:	2300      	movs	r3, #0
 8003480:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003482:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003486:	2200      	movs	r2, #0
 8003488:	4619      	mov	r1, r3
 800348a:	4812      	ldr	r0, [pc, #72]	; (80034d4 <MX_TIM8_Init+0x134>)
 800348c:	f007 f83c 	bl	800a508 <HAL_TIM_PWM_ConfigChannel>
 8003490:	4603      	mov	r3, r0
 8003492:	2b00      	cmp	r3, #0
 8003494:	d001      	beq.n	800349a <MX_TIM8_Init+0xfa>
  {
    Error_Handler();
 8003496:	f7fe ffb7 	bl	8002408 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800349a:	2300      	movs	r3, #0
 800349c:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800349e:	2300      	movs	r3, #0
 80034a0:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80034a2:	2300      	movs	r3, #0
 80034a4:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80034a6:	2300      	movs	r3, #0
 80034a8:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80034aa:	2300      	movs	r3, #0
 80034ac:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80034ae:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80034b2:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80034b4:	2300      	movs	r3, #0
 80034b6:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 80034b8:	1d3b      	adds	r3, r7, #4
 80034ba:	4619      	mov	r1, r3
 80034bc:	4805      	ldr	r0, [pc, #20]	; (80034d4 <MX_TIM8_Init+0x134>)
 80034be:	f007 fd3b 	bl	800af38 <HAL_TIMEx_ConfigBreakDeadTime>
 80034c2:	4603      	mov	r3, r0
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d001      	beq.n	80034cc <MX_TIM8_Init+0x12c>
  {
    Error_Handler();
 80034c8:	f7fe ff9e 	bl	8002408 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 80034cc:	bf00      	nop
 80034ce:	3758      	adds	r7, #88	; 0x58
 80034d0:	46bd      	mov	sp, r7
 80034d2:	bd80      	pop	{r7, pc}
 80034d4:	2000359c 	.word	0x2000359c
 80034d8:	40010400 	.word	0x40010400

080034dc <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80034dc:	b480      	push	{r7}
 80034de:	b087      	sub	sp, #28
 80034e0:	af00      	add	r7, sp, #0
 80034e2:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80034ec:	d10e      	bne.n	800350c <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80034ee:	2300      	movs	r3, #0
 80034f0:	617b      	str	r3, [r7, #20]
 80034f2:	4b1d      	ldr	r3, [pc, #116]	; (8003568 <HAL_TIM_Base_MspInit+0x8c>)
 80034f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034f6:	4a1c      	ldr	r2, [pc, #112]	; (8003568 <HAL_TIM_Base_MspInit+0x8c>)
 80034f8:	f043 0301 	orr.w	r3, r3, #1
 80034fc:	6413      	str	r3, [r2, #64]	; 0x40
 80034fe:	4b1a      	ldr	r3, [pc, #104]	; (8003568 <HAL_TIM_Base_MspInit+0x8c>)
 8003500:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003502:	f003 0301 	and.w	r3, r3, #1
 8003506:	617b      	str	r3, [r7, #20]
 8003508:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_TIM8_CLK_ENABLE();
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 800350a:	e026      	b.n	800355a <HAL_TIM_Base_MspInit+0x7e>
  else if(tim_baseHandle->Instance==TIM6)
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	4a16      	ldr	r2, [pc, #88]	; (800356c <HAL_TIM_Base_MspInit+0x90>)
 8003512:	4293      	cmp	r3, r2
 8003514:	d10e      	bne.n	8003534 <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8003516:	2300      	movs	r3, #0
 8003518:	613b      	str	r3, [r7, #16]
 800351a:	4b13      	ldr	r3, [pc, #76]	; (8003568 <HAL_TIM_Base_MspInit+0x8c>)
 800351c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800351e:	4a12      	ldr	r2, [pc, #72]	; (8003568 <HAL_TIM_Base_MspInit+0x8c>)
 8003520:	f043 0310 	orr.w	r3, r3, #16
 8003524:	6413      	str	r3, [r2, #64]	; 0x40
 8003526:	4b10      	ldr	r3, [pc, #64]	; (8003568 <HAL_TIM_Base_MspInit+0x8c>)
 8003528:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800352a:	f003 0310 	and.w	r3, r3, #16
 800352e:	613b      	str	r3, [r7, #16]
 8003530:	693b      	ldr	r3, [r7, #16]
}
 8003532:	e012      	b.n	800355a <HAL_TIM_Base_MspInit+0x7e>
  else if(tim_baseHandle->Instance==TIM8)
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	4a0d      	ldr	r2, [pc, #52]	; (8003570 <HAL_TIM_Base_MspInit+0x94>)
 800353a:	4293      	cmp	r3, r2
 800353c:	d10d      	bne.n	800355a <HAL_TIM_Base_MspInit+0x7e>
    __HAL_RCC_TIM8_CLK_ENABLE();
 800353e:	2300      	movs	r3, #0
 8003540:	60fb      	str	r3, [r7, #12]
 8003542:	4b09      	ldr	r3, [pc, #36]	; (8003568 <HAL_TIM_Base_MspInit+0x8c>)
 8003544:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003546:	4a08      	ldr	r2, [pc, #32]	; (8003568 <HAL_TIM_Base_MspInit+0x8c>)
 8003548:	f043 0302 	orr.w	r3, r3, #2
 800354c:	6453      	str	r3, [r2, #68]	; 0x44
 800354e:	4b06      	ldr	r3, [pc, #24]	; (8003568 <HAL_TIM_Base_MspInit+0x8c>)
 8003550:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003552:	f003 0302 	and.w	r3, r3, #2
 8003556:	60fb      	str	r3, [r7, #12]
 8003558:	68fb      	ldr	r3, [r7, #12]
}
 800355a:	bf00      	nop
 800355c:	371c      	adds	r7, #28
 800355e:	46bd      	mov	sp, r7
 8003560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003564:	4770      	bx	lr
 8003566:	bf00      	nop
 8003568:	40023800 	.word	0x40023800
 800356c:	40001000 	.word	0x40001000
 8003570:	40010400 	.word	0x40010400

08003574 <startAdcDma>:
 */
/******************************************************************************
 * Function Definitions
 *******************************************************************************/
void startAdcDma(void)
{
 8003574:	b580      	push	{r7, lr}
 8003576:	af00      	add	r7, sp, #0
	osDelayUntil((uint32_t*) osKernelSysTick(), SD_INIT_TIME);
 8003578:	f010 feda 	bl	8014330 <osKernelSysTick>
 800357c:	4603      	mov	r3, r0
 800357e:	210a      	movs	r1, #10
 8003580:	4618      	mov	r0, r3
 8003582:	f011 f8eb 	bl	801475c <osDelayUntil>
	HAL_ADC_Start_DMA(TRAVEL_SENSOR_ADC_CHANNEL, (uint32_t*) adcDataWrite,
 8003586:	22c0      	movs	r2, #192	; 0xc0
 8003588:	4905      	ldr	r1, [pc, #20]	; (80035a0 <startAdcDma+0x2c>)
 800358a:	4806      	ldr	r0, [pc, #24]	; (80035a4 <startAdcDma+0x30>)
 800358c:	f000 fc2e 	bl	8003dec <HAL_ADC_Start_DMA>
	TRAVEL_SENSOR_BUFFER_SIZE);
#ifdef CHECK_SAMPLE_TIME
	HAL_TIM_Base_Start(TRAVEL_SENSOR_TIMER_SAMPLE_CHECK);
 8003590:	4805      	ldr	r0, [pc, #20]	; (80035a8 <startAdcDma+0x34>)
 8003592:	f006 fd57 	bl	800a044 <HAL_TIM_Base_Start>
#endif
	HAL_TIM_Base_Start(TRAVEL_SENSOR_ADC_TRIGER_TIMER);
 8003596:	4805      	ldr	r0, [pc, #20]	; (80035ac <startAdcDma+0x38>)
 8003598:	f006 fd54 	bl	800a044 <HAL_TIM_Base_Start>
}
 800359c:	bf00      	nop
 800359e:	bd80      	pop	{r7, pc}
 80035a0:	200035f0 	.word	0x200035f0
 80035a4:	20000a24 	.word	0x20000a24
 80035a8:	20003554 	.word	0x20003554
 80035ac:	2000350c 	.word	0x2000350c

080035b0 <stopAdcDma>:
void stopAdcDma(void)
{
 80035b0:	b580      	push	{r7, lr}
 80035b2:	af00      	add	r7, sp, #0
	HAL_ADC_Stop_DMA(TRAVEL_SENSOR_ADC_CHANNEL);
 80035b4:	4805      	ldr	r0, [pc, #20]	; (80035cc <stopAdcDma+0x1c>)
 80035b6:	f000 fd29 	bl	800400c <HAL_ADC_Stop_DMA>
#ifdef CHECK_SAMPLE_TIME
	HAL_TIM_Base_Stop(TRAVEL_SENSOR_TIMER_SAMPLE_CHECK);
 80035ba:	4805      	ldr	r0, [pc, #20]	; (80035d0 <stopAdcDma+0x20>)
 80035bc:	f006 fdaa 	bl	800a114 <HAL_TIM_Base_Stop>
#endif
	HAL_TIM_Base_Stop(TRAVEL_SENSOR_ADC_TRIGER_TIMER);
 80035c0:	4804      	ldr	r0, [pc, #16]	; (80035d4 <stopAdcDma+0x24>)
 80035c2:	f006 fda7 	bl	800a114 <HAL_TIM_Base_Stop>
}
 80035c6:	bf00      	nop
 80035c8:	bd80      	pop	{r7, pc}
 80035ca:	bf00      	nop
 80035cc:	20000a24 	.word	0x20000a24
 80035d0:	20003554 	.word	0x20003554
 80035d4:	2000350c 	.word	0x2000350c

080035d8 <travelPressureSensorCalibration>:
int travelPressureSensorCalibration(void)
{
 80035d8:	b580      	push	{r7, lr}
 80035da:	b082      	sub	sp, #8
 80035dc:	af00      	add	r7, sp, #0
	int status;

		memset(&calibrationValues, 0, sizeof(calibration_t));
 80035de:	220c      	movs	r2, #12
 80035e0:	2100      	movs	r1, #0
 80035e2:	4857      	ldr	r0, [pc, #348]	; (8003740 <travelPressureSensorCalibration+0x168>)
 80035e4:	f015 fc44 	bl	8018e70 <memset>
		normalizeTravelData(inBufPtr);
 80035e8:	4b56      	ldr	r3, [pc, #344]	; (8003744 <travelPressureSensorCalibration+0x16c>)
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	4618      	mov	r0, r3
 80035ee:	f000 fa7d 	bl	8003aec <normalizeTravelData>
		for (int i = 0; i <= TRAVEL_SENSOR_BUFFER_SIZE / 2 - NUMBER_OF_SENSORS;
 80035f2:	2300      	movs	r3, #0
 80035f4:	607b      	str	r3, [r7, #4]
 80035f6:	e06d      	b.n	80036d4 <travelPressureSensorCalibration+0xfc>
				i += NUMBER_OF_SENSORS)
		{
			calibrationValues.rearTravelSensor += outBufPtr[i
 80035f8:	4b53      	ldr	r3, [pc, #332]	; (8003748 <travelPressureSensorCalibration+0x170>)
 80035fa:	681a      	ldr	r2, [r3, #0]
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	3301      	adds	r3, #1
 8003600:	005b      	lsls	r3, r3, #1
 8003602:	4413      	add	r3, r2
 8003604:	881b      	ldrh	r3, [r3, #0]
 8003606:	b219      	sxth	r1, r3
 8003608:	4b4d      	ldr	r3, [pc, #308]	; (8003740 <travelPressureSensorCalibration+0x168>)
 800360a:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800360e:	b29a      	uxth	r2, r3
 8003610:	b28b      	uxth	r3, r1
 8003612:	4413      	add	r3, r2
 8003614:	b29b      	uxth	r3, r3
 8003616:	b21a      	sxth	r2, r3
 8003618:	4b49      	ldr	r3, [pc, #292]	; (8003740 <travelPressureSensorCalibration+0x168>)
 800361a:	805a      	strh	r2, [r3, #2]
					+ REAR_TRAVEL_BUFFER_POSITION];
			calibrationValues.frontTravelSensor += outBufPtr[i
 800361c:	4b4a      	ldr	r3, [pc, #296]	; (8003748 <travelPressureSensorCalibration+0x170>)
 800361e:	681a      	ldr	r2, [r3, #0]
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	005b      	lsls	r3, r3, #1
 8003624:	4413      	add	r3, r2
 8003626:	881b      	ldrh	r3, [r3, #0]
 8003628:	b219      	sxth	r1, r3
 800362a:	4b45      	ldr	r3, [pc, #276]	; (8003740 <travelPressureSensorCalibration+0x168>)
 800362c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003630:	b29a      	uxth	r2, r3
 8003632:	b28b      	uxth	r3, r1
 8003634:	4413      	add	r3, r2
 8003636:	b29b      	uxth	r3, r3
 8003638:	b21a      	sxth	r2, r3
 800363a:	4b41      	ldr	r3, [pc, #260]	; (8003740 <travelPressureSensorCalibration+0x168>)
 800363c:	801a      	strh	r2, [r3, #0]
					+ FRONT_TRAVEL_BUFFER_POSITION];
			calibrationValues.rearPressureSensor += outBufPtr[i
 800363e:	4b42      	ldr	r3, [pc, #264]	; (8003748 <travelPressureSensorCalibration+0x170>)
 8003640:	681a      	ldr	r2, [r3, #0]
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	3303      	adds	r3, #3
 8003646:	005b      	lsls	r3, r3, #1
 8003648:	4413      	add	r3, r2
 800364a:	881b      	ldrh	r3, [r3, #0]
 800364c:	b219      	sxth	r1, r3
 800364e:	4b3c      	ldr	r3, [pc, #240]	; (8003740 <travelPressureSensorCalibration+0x168>)
 8003650:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8003654:	b29a      	uxth	r2, r3
 8003656:	b28b      	uxth	r3, r1
 8003658:	4413      	add	r3, r2
 800365a:	b29b      	uxth	r3, r3
 800365c:	b21a      	sxth	r2, r3
 800365e:	4b38      	ldr	r3, [pc, #224]	; (8003740 <travelPressureSensorCalibration+0x168>)
 8003660:	80da      	strh	r2, [r3, #6]
					+ REAR_PRESSURE_BUFFER_POSITION];
			calibrationValues.frontPressureSensor += outBufPtr[i
 8003662:	4b39      	ldr	r3, [pc, #228]	; (8003748 <travelPressureSensorCalibration+0x170>)
 8003664:	681a      	ldr	r2, [r3, #0]
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	3302      	adds	r3, #2
 800366a:	005b      	lsls	r3, r3, #1
 800366c:	4413      	add	r3, r2
 800366e:	881b      	ldrh	r3, [r3, #0]
 8003670:	b219      	sxth	r1, r3
 8003672:	4b33      	ldr	r3, [pc, #204]	; (8003740 <travelPressureSensorCalibration+0x168>)
 8003674:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8003678:	b29a      	uxth	r2, r3
 800367a:	b28b      	uxth	r3, r1
 800367c:	4413      	add	r3, r2
 800367e:	b29b      	uxth	r3, r3
 8003680:	b21a      	sxth	r2, r3
 8003682:	4b2f      	ldr	r3, [pc, #188]	; (8003740 <travelPressureSensorCalibration+0x168>)
 8003684:	809a      	strh	r2, [r3, #4]
					+ FRONT_PRESSURE_BUFFER_POSITION];
			calibrationValues.leftBrakeSensor += outBufPtr[i
 8003686:	4b30      	ldr	r3, [pc, #192]	; (8003748 <travelPressureSensorCalibration+0x170>)
 8003688:	681a      	ldr	r2, [r3, #0]
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	3304      	adds	r3, #4
 800368e:	005b      	lsls	r3, r3, #1
 8003690:	4413      	add	r3, r2
 8003692:	881b      	ldrh	r3, [r3, #0]
 8003694:	b219      	sxth	r1, r3
 8003696:	4b2a      	ldr	r3, [pc, #168]	; (8003740 <travelPressureSensorCalibration+0x168>)
 8003698:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800369c:	b29a      	uxth	r2, r3
 800369e:	b28b      	uxth	r3, r1
 80036a0:	4413      	add	r3, r2
 80036a2:	b29b      	uxth	r3, r3
 80036a4:	b21a      	sxth	r2, r3
 80036a6:	4b26      	ldr	r3, [pc, #152]	; (8003740 <travelPressureSensorCalibration+0x168>)
 80036a8:	811a      	strh	r2, [r3, #8]
					+ LEFT_BRAKE_POSITION];
			calibrationValues.rightBrakeSensor += outBufPtr[i
 80036aa:	4b27      	ldr	r3, [pc, #156]	; (8003748 <travelPressureSensorCalibration+0x170>)
 80036ac:	681a      	ldr	r2, [r3, #0]
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	3305      	adds	r3, #5
 80036b2:	005b      	lsls	r3, r3, #1
 80036b4:	4413      	add	r3, r2
 80036b6:	881b      	ldrh	r3, [r3, #0]
 80036b8:	b219      	sxth	r1, r3
 80036ba:	4b21      	ldr	r3, [pc, #132]	; (8003740 <travelPressureSensorCalibration+0x168>)
 80036bc:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 80036c0:	b29a      	uxth	r2, r3
 80036c2:	b28b      	uxth	r3, r1
 80036c4:	4413      	add	r3, r2
 80036c6:	b29b      	uxth	r3, r3
 80036c8:	b21a      	sxth	r2, r3
 80036ca:	4b1d      	ldr	r3, [pc, #116]	; (8003740 <travelPressureSensorCalibration+0x168>)
 80036cc:	815a      	strh	r2, [r3, #10]
				i += NUMBER_OF_SENSORS)
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	3306      	adds	r3, #6
 80036d2:	607b      	str	r3, [r7, #4]
		for (int i = 0; i <= TRAVEL_SENSOR_BUFFER_SIZE / 2 - NUMBER_OF_SENSORS;
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	2b5a      	cmp	r3, #90	; 0x5a
 80036d8:	d98e      	bls.n	80035f8 <travelPressureSensorCalibration+0x20>
					+ RIGHT_BRAKE_POSITION];

		}
		calibrationValues.rearTravelSensor = calibrationValues.rearTravelSensor
 80036da:	4b19      	ldr	r3, [pc, #100]	; (8003740 <travelPressureSensorCalibration+0x168>)
 80036dc:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
				/ (TRAVEL_SENSOR_BUFFER_SIZE / HALF_BUFF_SINGLE_SENSOR);
 80036e0:	091b      	lsrs	r3, r3, #4
		calibrationValues.rearTravelSensor = calibrationValues.rearTravelSensor
 80036e2:	b21a      	sxth	r2, r3
 80036e4:	4b16      	ldr	r3, [pc, #88]	; (8003740 <travelPressureSensorCalibration+0x168>)
 80036e6:	805a      	strh	r2, [r3, #2]
		calibrationValues.frontTravelSensor =
				calibrationValues.frontTravelSensor
 80036e8:	4b15      	ldr	r3, [pc, #84]	; (8003740 <travelPressureSensorCalibration+0x168>)
 80036ea:	f9b3 3000 	ldrsh.w	r3, [r3]
						/ (TRAVEL_SENSOR_BUFFER_SIZE / HALF_BUFF_SINGLE_SENSOR);
 80036ee:	091b      	lsrs	r3, r3, #4
		calibrationValues.frontTravelSensor =
 80036f0:	b21a      	sxth	r2, r3
 80036f2:	4b13      	ldr	r3, [pc, #76]	; (8003740 <travelPressureSensorCalibration+0x168>)
 80036f4:	801a      	strh	r2, [r3, #0]
		calibrationValues.rearPressureSensor =
				calibrationValues.rearPressureSensor
 80036f6:	4b12      	ldr	r3, [pc, #72]	; (8003740 <travelPressureSensorCalibration+0x168>)
 80036f8:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
						/ (TRAVEL_SENSOR_BUFFER_SIZE / HALF_BUFF_SINGLE_SENSOR);
 80036fc:	091b      	lsrs	r3, r3, #4
		calibrationValues.rearPressureSensor =
 80036fe:	b21a      	sxth	r2, r3
 8003700:	4b0f      	ldr	r3, [pc, #60]	; (8003740 <travelPressureSensorCalibration+0x168>)
 8003702:	80da      	strh	r2, [r3, #6]
		calibrationValues.frontPressureSensor =
				calibrationValues.frontPressureSensor
 8003704:	4b0e      	ldr	r3, [pc, #56]	; (8003740 <travelPressureSensorCalibration+0x168>)
 8003706:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
						/ (TRAVEL_SENSOR_BUFFER_SIZE / HALF_BUFF_SINGLE_SENSOR);
 800370a:	091b      	lsrs	r3, r3, #4
		calibrationValues.frontPressureSensor =
 800370c:	b21a      	sxth	r2, r3
 800370e:	4b0c      	ldr	r3, [pc, #48]	; (8003740 <travelPressureSensorCalibration+0x168>)
 8003710:	809a      	strh	r2, [r3, #4]
		calibrationValues.leftBrakeSensor = calibrationValues.leftBrakeSensor
 8003712:	4b0b      	ldr	r3, [pc, #44]	; (8003740 <travelPressureSensorCalibration+0x168>)
 8003714:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
				/ (TRAVEL_SENSOR_BUFFER_SIZE / HALF_BUFF_SINGLE_SENSOR);
 8003718:	091b      	lsrs	r3, r3, #4
		calibrationValues.leftBrakeSensor = calibrationValues.leftBrakeSensor
 800371a:	b21a      	sxth	r2, r3
 800371c:	4b08      	ldr	r3, [pc, #32]	; (8003740 <travelPressureSensorCalibration+0x168>)
 800371e:	811a      	strh	r2, [r3, #8]
		calibrationValues.rightBrakeSensor = calibrationValues.rightBrakeSensor
 8003720:	4b07      	ldr	r3, [pc, #28]	; (8003740 <travelPressureSensorCalibration+0x168>)
 8003722:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
				/ (TRAVEL_SENSOR_BUFFER_SIZE / HALF_BUFF_SINGLE_SENSOR);
 8003726:	091b      	lsrs	r3, r3, #4
		calibrationValues.rightBrakeSensor = calibrationValues.rightBrakeSensor
 8003728:	b21a      	sxth	r2, r3
 800372a:	4b05      	ldr	r3, [pc, #20]	; (8003740 <travelPressureSensorCalibration+0x168>)
 800372c:	815a      	strh	r2, [r3, #10]

		status = writeCalibrationData(&calibrationValues);
 800372e:	4804      	ldr	r0, [pc, #16]	; (8003740 <travelPressureSensorCalibration+0x168>)
 8003730:	f7fd ff1c 	bl	800156c <writeCalibrationData>
 8003734:	6038      	str	r0, [r7, #0]


	return (status);
 8003736:	683b      	ldr	r3, [r7, #0]
}
 8003738:	4618      	mov	r0, r3
 800373a:	3708      	adds	r7, #8
 800373c:	46bd      	mov	sp, r7
 800373e:	bd80      	pop	{r7, pc}
 8003740:	200035e4 	.word	0x200035e4
 8003744:	200038f0 	.word	0x200038f0
 8003748:	200038f4 	.word	0x200038f4

0800374c <processData>:

void processData(char *sensorsData)
{
 800374c:	b580      	push	{r7, lr}
 800374e:	b082      	sub	sp, #8
 8003750:	af00      	add	r7, sp, #0
 8003752:	6078      	str	r0, [r7, #4]
	normalizeTravelData(inBufPtr);
 8003754:	4b07      	ldr	r3, [pc, #28]	; (8003774 <processData+0x28>)
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	4618      	mov	r0, r3
 800375a:	f000 f9c7 	bl	8003aec <normalizeTravelData>
	sendDataSD(sensorsData, outBufPtr);
 800375e:	4b06      	ldr	r3, [pc, #24]	; (8003778 <processData+0x2c>)
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	4619      	mov	r1, r3
 8003764:	6878      	ldr	r0, [r7, #4]
 8003766:	f7fd fe0b 	bl	8001380 <sendDataSD>
}
 800376a:	bf00      	nop
 800376c:	3708      	adds	r7, #8
 800376e:	46bd      	mov	sp, r7
 8003770:	bd80      	pop	{r7, pc}
 8003772:	bf00      	nop
 8003774:	200038f0 	.word	0x200038f0
 8003778:	200038f4 	.word	0x200038f4

0800377c <processDataSag>:

void processDataSag(int16_t *sagFrontRear, int16_t *pressureFrontRear)
{
 800377c:	b580      	push	{r7, lr}
 800377e:	b084      	sub	sp, #16
 8003780:	af00      	add	r7, sp, #0
 8003782:	6078      	str	r0, [r7, #4]
 8003784:	6039      	str	r1, [r7, #0]
	int numberOfElements = (TRAVEL_SENSOR_BUFFER_SIZE / HALF_BUFF_SINGLE_SENSOR);
 8003786:	2310      	movs	r3, #16
 8003788:	60bb      	str	r3, [r7, #8]
	int i;
	normalizeTravelData(inBufPtr);
 800378a:	4b60      	ldr	r3, [pc, #384]	; (800390c <processDataSag+0x190>)
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	4618      	mov	r0, r3
 8003790:	f000 f9ac 	bl	8003aec <normalizeTravelData>
	sagFrontRear[0] = 0;
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	2200      	movs	r2, #0
 8003798:	801a      	strh	r2, [r3, #0]
	sagFrontRear[1] = 0;
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	3302      	adds	r3, #2
 800379e:	2200      	movs	r2, #0
 80037a0:	801a      	strh	r2, [r3, #0]
	pressureFrontRear[0] = 0;
 80037a2:	683b      	ldr	r3, [r7, #0]
 80037a4:	2200      	movs	r2, #0
 80037a6:	801a      	strh	r2, [r3, #0]
	pressureFrontRear[1] = 0;
 80037a8:	683b      	ldr	r3, [r7, #0]
 80037aa:	3302      	adds	r3, #2
 80037ac:	2200      	movs	r2, #0
 80037ae:	801a      	strh	r2, [r3, #0]
	for (i = 0; i <= TRAVEL_SENSOR_BUFFER_SIZE / 2 - NUMBER_OF_SENSORS; i +=
 80037b0:	2300      	movs	r3, #0
 80037b2:	60fb      	str	r3, [r7, #12]
 80037b4:	e04d      	b.n	8003852 <processDataSag+0xd6>
	NUMBER_OF_SENSORS)
	{
		sagFrontRear[0] += outBufPtr[i + FRONT_TRAVEL_BUFFER_POSITION];
 80037b6:	4b56      	ldr	r3, [pc, #344]	; (8003910 <processDataSag+0x194>)
 80037b8:	681a      	ldr	r2, [r3, #0]
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	005b      	lsls	r3, r3, #1
 80037be:	4413      	add	r3, r2
 80037c0:	881b      	ldrh	r3, [r3, #0]
 80037c2:	b219      	sxth	r1, r3
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80037ca:	b29a      	uxth	r2, r3
 80037cc:	b28b      	uxth	r3, r1
 80037ce:	4413      	add	r3, r2
 80037d0:	b29b      	uxth	r3, r3
 80037d2:	b21a      	sxth	r2, r3
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	801a      	strh	r2, [r3, #0]
		sagFrontRear[1] += outBufPtr[i + REAR_TRAVEL_BUFFER_POSITION];
 80037d8:	4b4d      	ldr	r3, [pc, #308]	; (8003910 <processDataSag+0x194>)
 80037da:	681a      	ldr	r2, [r3, #0]
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	3301      	adds	r3, #1
 80037e0:	005b      	lsls	r3, r3, #1
 80037e2:	4413      	add	r3, r2
 80037e4:	881b      	ldrh	r3, [r3, #0]
 80037e6:	b219      	sxth	r1, r3
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	3302      	adds	r3, #2
 80037ec:	f9b3 3000 	ldrsh.w	r3, [r3]
 80037f0:	b29a      	uxth	r2, r3
 80037f2:	b28b      	uxth	r3, r1
 80037f4:	4413      	add	r3, r2
 80037f6:	b29a      	uxth	r2, r3
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	3302      	adds	r3, #2
 80037fc:	b212      	sxth	r2, r2
 80037fe:	801a      	strh	r2, [r3, #0]
		pressureFrontRear[0] += outBufPtr[i + FRONT_PRESSURE_BUFFER_POSITION];
 8003800:	4b43      	ldr	r3, [pc, #268]	; (8003910 <processDataSag+0x194>)
 8003802:	681a      	ldr	r2, [r3, #0]
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	3302      	adds	r3, #2
 8003808:	005b      	lsls	r3, r3, #1
 800380a:	4413      	add	r3, r2
 800380c:	881b      	ldrh	r3, [r3, #0]
 800380e:	b219      	sxth	r1, r3
 8003810:	683b      	ldr	r3, [r7, #0]
 8003812:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003816:	b29a      	uxth	r2, r3
 8003818:	b28b      	uxth	r3, r1
 800381a:	4413      	add	r3, r2
 800381c:	b29b      	uxth	r3, r3
 800381e:	b21a      	sxth	r2, r3
 8003820:	683b      	ldr	r3, [r7, #0]
 8003822:	801a      	strh	r2, [r3, #0]
		pressureFrontRear[1] += outBufPtr[i + REAR_PRESSURE_BUFFER_POSITION];
 8003824:	4b3a      	ldr	r3, [pc, #232]	; (8003910 <processDataSag+0x194>)
 8003826:	681a      	ldr	r2, [r3, #0]
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	3303      	adds	r3, #3
 800382c:	005b      	lsls	r3, r3, #1
 800382e:	4413      	add	r3, r2
 8003830:	881b      	ldrh	r3, [r3, #0]
 8003832:	b219      	sxth	r1, r3
 8003834:	683b      	ldr	r3, [r7, #0]
 8003836:	3302      	adds	r3, #2
 8003838:	f9b3 3000 	ldrsh.w	r3, [r3]
 800383c:	b29a      	uxth	r2, r3
 800383e:	b28b      	uxth	r3, r1
 8003840:	4413      	add	r3, r2
 8003842:	b29a      	uxth	r2, r3
 8003844:	683b      	ldr	r3, [r7, #0]
 8003846:	3302      	adds	r3, #2
 8003848:	b212      	sxth	r2, r2
 800384a:	801a      	strh	r2, [r3, #0]
	for (i = 0; i <= TRAVEL_SENSOR_BUFFER_SIZE / 2 - NUMBER_OF_SENSORS; i +=
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	3306      	adds	r3, #6
 8003850:	60fb      	str	r3, [r7, #12]
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	2b5a      	cmp	r3, #90	; 0x5a
 8003856:	d9ae      	bls.n	80037b6 <processDataSag+0x3a>

	}
	sagFrontRear[0] = sagFrontRear[0] / numberOfElements;
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800385e:	461a      	mov	r2, r3
 8003860:	68bb      	ldr	r3, [r7, #8]
 8003862:	fb92 f3f3 	sdiv	r3, r2, r3
 8003866:	b21a      	sxth	r2, r3
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	801a      	strh	r2, [r3, #0]
	sagFrontRear[1] = sagFrontRear[1] / numberOfElements;
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	3302      	adds	r3, #2
 8003870:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003874:	461a      	mov	r2, r3
 8003876:	68bb      	ldr	r3, [r7, #8]
 8003878:	fb92 f2f3 	sdiv	r2, r2, r3
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	3302      	adds	r3, #2
 8003880:	b212      	sxth	r2, r2
 8003882:	801a      	strh	r2, [r3, #0]
	pressureFrontRear[0] = pressureFrontRear[0] / numberOfElements;
 8003884:	683b      	ldr	r3, [r7, #0]
 8003886:	f9b3 3000 	ldrsh.w	r3, [r3]
 800388a:	461a      	mov	r2, r3
 800388c:	68bb      	ldr	r3, [r7, #8]
 800388e:	fb92 f3f3 	sdiv	r3, r2, r3
 8003892:	b21a      	sxth	r2, r3
 8003894:	683b      	ldr	r3, [r7, #0]
 8003896:	801a      	strh	r2, [r3, #0]
	pressureFrontRear[1] = pressureFrontRear[1] / numberOfElements;
 8003898:	683b      	ldr	r3, [r7, #0]
 800389a:	3302      	adds	r3, #2
 800389c:	f9b3 3000 	ldrsh.w	r3, [r3]
 80038a0:	461a      	mov	r2, r3
 80038a2:	68bb      	ldr	r3, [r7, #8]
 80038a4:	fb92 f2f3 	sdiv	r2, r2, r3
 80038a8:	683b      	ldr	r3, [r7, #0]
 80038aa:	3302      	adds	r3, #2
 80038ac:	b212      	sxth	r2, r2
 80038ae:	801a      	strh	r2, [r3, #0]

	sagFrontRear[0] = ((int16_t)CONVERT_TO_PERCENT * sagFrontRear[0])/(int16_t)(FRONT_SUSPENSION_TRAVEL - calibrationValues.frontTravelSensor);
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80038b6:	461a      	mov	r2, r3
 80038b8:	2364      	movs	r3, #100	; 0x64
 80038ba:	fb02 f303 	mul.w	r3, r2, r3
 80038be:	4a15      	ldr	r2, [pc, #84]	; (8003914 <processDataSag+0x198>)
 80038c0:	f9b2 2000 	ldrsh.w	r2, [r2]
 80038c4:	b292      	uxth	r2, r2
 80038c6:	f5c2 7296 	rsb	r2, r2, #300	; 0x12c
 80038ca:	b292      	uxth	r2, r2
 80038cc:	b212      	sxth	r2, r2
 80038ce:	fb93 f3f2 	sdiv	r3, r3, r2
 80038d2:	b21a      	sxth	r2, r3
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	801a      	strh	r2, [r3, #0]
	sagFrontRear[1] = ((int16_t)CONVERT_TO_PERCENT * sagFrontRear[1])/ (int16_t)(REAR_SUSPENSION_TRAVEL - calibrationValues.rearTravelSensor);
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	3302      	adds	r3, #2
 80038dc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80038e0:	461a      	mov	r2, r3
 80038e2:	2364      	movs	r3, #100	; 0x64
 80038e4:	fb02 f303 	mul.w	r3, r2, r3
 80038e8:	4a0a      	ldr	r2, [pc, #40]	; (8003914 <processDataSag+0x198>)
 80038ea:	f9b2 2002 	ldrsh.w	r2, [r2, #2]
 80038ee:	b292      	uxth	r2, r2
 80038f0:	f1c2 027d 	rsb	r2, r2, #125	; 0x7d
 80038f4:	b292      	uxth	r2, r2
 80038f6:	b212      	sxth	r2, r2
 80038f8:	fb93 f2f2 	sdiv	r2, r3, r2
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	3302      	adds	r3, #2
 8003900:	b212      	sxth	r2, r2
 8003902:	801a      	strh	r2, [r3, #0]
	UNUSED(0);
}
 8003904:	bf00      	nop
 8003906:	3710      	adds	r7, #16
 8003908:	46bd      	mov	sp, r7
 800390a:	bd80      	pop	{r7, pc}
 800390c:	200038f0 	.word	0x200038f0
 8003910:	200038f4 	.word	0x200038f4
 8003914:	200035e4 	.word	0x200035e4

08003918 <HAL_ADC_ConvHalfCpltCallback>:

void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003918:	b580      	push	{r7, lr}
 800391a:	b082      	sub	sp, #8
 800391c:	af00      	add	r7, sp, #0
 800391e:	6078      	str	r0, [r7, #4]
	inBufPtr = &adcDataWrite[0];
 8003920:	4b07      	ldr	r3, [pc, #28]	; (8003940 <HAL_ADC_ConvHalfCpltCallback+0x28>)
 8003922:	4a08      	ldr	r2, [pc, #32]	; (8003944 <HAL_ADC_ConvHalfCpltCallback+0x2c>)
 8003924:	601a      	str	r2, [r3, #0]
	outBufPtr = &adcDataRead[0];
 8003926:	4b08      	ldr	r3, [pc, #32]	; (8003948 <HAL_ADC_ConvHalfCpltCallback+0x30>)
 8003928:	4a08      	ldr	r2, [pc, #32]	; (800394c <HAL_ADC_ConvHalfCpltCallback+0x34>)
 800392a:	601a      	str	r2, [r3, #0]
	osSemaphoreRelease(travelSensorSemHandle);
 800392c:	4b08      	ldr	r3, [pc, #32]	; (8003950 <HAL_ADC_ConvHalfCpltCallback+0x38>)
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	4618      	mov	r0, r3
 8003932:	f010 fded 	bl	8014510 <osSemaphoreRelease>
}
 8003936:	bf00      	nop
 8003938:	3708      	adds	r7, #8
 800393a:	46bd      	mov	sp, r7
 800393c:	bd80      	pop	{r7, pc}
 800393e:	bf00      	nop
 8003940:	200038f0 	.word	0x200038f0
 8003944:	200035f0 	.word	0x200035f0
 8003948:	200038f4 	.word	0x200038f4
 800394c:	20003770 	.word	0x20003770
 8003950:	20002b6c 	.word	0x20002b6c

08003954 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003954:	b580      	push	{r7, lr}
 8003956:	b082      	sub	sp, #8
 8003958:	af00      	add	r7, sp, #0
 800395a:	6078      	str	r0, [r7, #4]
#ifdef CHECK_SAMPLE_TIME
	previousTime = time_end;
 800395c:	4b1b      	ldr	r3, [pc, #108]	; (80039cc <HAL_ADC_ConvCpltCallback+0x78>)
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	4a1b      	ldr	r2, [pc, #108]	; (80039d0 <HAL_ADC_ConvCpltCallback+0x7c>)
 8003962:	6013      	str	r3, [r2, #0]
	time_end = __HAL_TIM_GET_COUNTER(&htim6);
 8003964:	4b1b      	ldr	r3, [pc, #108]	; (80039d4 <HAL_ADC_ConvCpltCallback+0x80>)
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800396a:	461a      	mov	r2, r3
 800396c:	4b17      	ldr	r3, [pc, #92]	; (80039cc <HAL_ADC_ConvCpltCallback+0x78>)
 800396e:	601a      	str	r2, [r3, #0]
	sample_time = NUMBER_OF_SENSORS
			* ((time_end - previousTime)
 8003970:	4b16      	ldr	r3, [pc, #88]	; (80039cc <HAL_ADC_ConvCpltCallback+0x78>)
 8003972:	681a      	ldr	r2, [r3, #0]
 8003974:	4b16      	ldr	r3, [pc, #88]	; (80039d0 <HAL_ADC_ConvCpltCallback+0x7c>)
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	1ad3      	subs	r3, r2, r3
					/ (2 * ((float) (TRAVEL_SENSOR_BUFFER_SIZE))));
 800397a:	ee07 3a90 	vmov	s15, r3
 800397e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003982:	eddf 6a15 	vldr	s13, [pc, #84]	; 80039d8 <HAL_ADC_ConvCpltCallback+0x84>
 8003986:	eec7 7a26 	vdiv.f32	s15, s14, s13
			* ((time_end - previousTime)
 800398a:	eeb1 7a08 	vmov.f32	s14, #24	; 0x40c00000  6.0
 800398e:	ee67 7a87 	vmul.f32	s15, s15, s14
	sample_time = NUMBER_OF_SENSORS
 8003992:	4b12      	ldr	r3, [pc, #72]	; (80039dc <HAL_ADC_ConvCpltCallback+0x88>)
 8003994:	edc3 7a00 	vstr	s15, [r3]
	printf("semFullTime: %f\n", sample_time);
 8003998:	4b10      	ldr	r3, [pc, #64]	; (80039dc <HAL_ADC_ConvCpltCallback+0x88>)
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	4618      	mov	r0, r3
 800399e:	f7fc fe03 	bl	80005a8 <__aeabi_f2d>
 80039a2:	4602      	mov	r2, r0
 80039a4:	460b      	mov	r3, r1
 80039a6:	480e      	ldr	r0, [pc, #56]	; (80039e0 <HAL_ADC_ConvCpltCallback+0x8c>)
 80039a8:	f015 f8ce 	bl	8018b48 <iprintf>
#endif

	inBufPtr = &adcDataWrite[TRAVEL_SENSOR_BUFFER_SIZE / 2];
 80039ac:	4b0d      	ldr	r3, [pc, #52]	; (80039e4 <HAL_ADC_ConvCpltCallback+0x90>)
 80039ae:	4a0e      	ldr	r2, [pc, #56]	; (80039e8 <HAL_ADC_ConvCpltCallback+0x94>)
 80039b0:	601a      	str	r2, [r3, #0]
	outBufPtr = &adcDataRead[TRAVEL_SENSOR_BUFFER_SIZE / 2];
 80039b2:	4b0e      	ldr	r3, [pc, #56]	; (80039ec <HAL_ADC_ConvCpltCallback+0x98>)
 80039b4:	4a0e      	ldr	r2, [pc, #56]	; (80039f0 <HAL_ADC_ConvCpltCallback+0x9c>)
 80039b6:	601a      	str	r2, [r3, #0]
	osSemaphoreRelease(travelSensorSemHandle);
 80039b8:	4b0e      	ldr	r3, [pc, #56]	; (80039f4 <HAL_ADC_ConvCpltCallback+0xa0>)
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	4618      	mov	r0, r3
 80039be:	f010 fda7 	bl	8014510 <osSemaphoreRelease>

}
 80039c2:	bf00      	nop
 80039c4:	3708      	adds	r7, #8
 80039c6:	46bd      	mov	sp, r7
 80039c8:	bd80      	pop	{r7, pc}
 80039ca:	bf00      	nop
 80039cc:	200038f8 	.word	0x200038f8
 80039d0:	200038fc 	.word	0x200038fc
 80039d4:	20003554 	.word	0x20003554
 80039d8:	43c00000 	.word	0x43c00000
 80039dc:	20003900 	.word	0x20003900
 80039e0:	0801d1fc 	.word	0x0801d1fc
 80039e4:	200038f0 	.word	0x200038f0
 80039e8:	200036b0 	.word	0x200036b0
 80039ec:	200038f4 	.word	0x200038f4
 80039f0:	20003830 	.word	0x20003830
 80039f4:	20002b6c 	.word	0x20002b6c

080039f8 <convertAdcToTravel>:

static int16_t convertAdcToTravel(volatile int16_t *adcDataWrite,
		int16_t sensorTravel)
{
 80039f8:	b480      	push	{r7}
 80039fa:	b083      	sub	sp, #12
 80039fc:	af00      	add	r7, sp, #0
 80039fe:	6078      	str	r0, [r7, #4]
 8003a00:	460b      	mov	r3, r1
 8003a02:	807b      	strh	r3, [r7, #2]

	return (*adcDataWrite * sensorTravel /  (float)ADC_RESOLUTION);
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	881b      	ldrh	r3, [r3, #0]
 8003a08:	b21b      	sxth	r3, r3
 8003a0a:	461a      	mov	r2, r3
 8003a0c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8003a10:	fb02 f303 	mul.w	r3, r2, r3
 8003a14:	ee07 3a90 	vmov	s15, r3
 8003a18:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003a1c:	eddf 6a07 	vldr	s13, [pc, #28]	; 8003a3c <convertAdcToTravel+0x44>
 8003a20:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003a24:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003a28:	ee17 3a90 	vmov	r3, s15
 8003a2c:	b21b      	sxth	r3, r3
}
 8003a2e:	4618      	mov	r0, r3
 8003a30:	370c      	adds	r7, #12
 8003a32:	46bd      	mov	sp, r7
 8003a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a38:	4770      	bx	lr
 8003a3a:	bf00      	nop
 8003a3c:	45800000 	.word	0x45800000

08003a40 <convertAdcToPressure>:

static int16_t convertAdcToPressure(volatile int16_t *adcDataWrite,
		int16_t sensorMaxPressure)
{
 8003a40:	b580      	push	{r7, lr}
 8003a42:	b082      	sub	sp, #8
 8003a44:	af00      	add	r7, sp, #0
 8003a46:	6078      	str	r0, [r7, #4]
 8003a48:	460b      	mov	r3, r1
 8003a4a:	807b      	strh	r3, [r7, #2]

	return ((2.5 * CONVERT_MPa_to_PSI)
			* (*adcDataWrite * sensorMaxPressure / (float)(ADC_RESOLUTION)));
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	881b      	ldrh	r3, [r3, #0]
 8003a50:	b21b      	sxth	r3, r3
 8003a52:	461a      	mov	r2, r3
 8003a54:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8003a58:	fb02 f303 	mul.w	r3, r2, r3
 8003a5c:	ee07 3a90 	vmov	s15, r3
 8003a60:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003a64:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 8003aa0 <convertAdcToPressure+0x60>
 8003a68:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8003a6c:	ee16 0a90 	vmov	r0, s13
 8003a70:	f7fc fd9a 	bl	80005a8 <__aeabi_f2d>
 8003a74:	a308      	add	r3, pc, #32	; (adr r3, 8003a98 <convertAdcToPressure+0x58>)
 8003a76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a7a:	f7fc fded 	bl	8000658 <__aeabi_dmul>
 8003a7e:	4602      	mov	r2, r0
 8003a80:	460b      	mov	r3, r1
 8003a82:	4610      	mov	r0, r2
 8003a84:	4619      	mov	r1, r3
 8003a86:	f7fd f897 	bl	8000bb8 <__aeabi_d2iz>
 8003a8a:	4603      	mov	r3, r0
 8003a8c:	b21b      	sxth	r3, r3
}
 8003a8e:	4618      	mov	r0, r3
 8003a90:	3708      	adds	r7, #8
 8003a92:	46bd      	mov	sp, r7
 8003a94:	bd80      	pop	{r7, pc}
 8003a96:	bf00      	nop
 8003a98:	00000000 	.word	0x00000000
 8003a9c:	4076a800 	.word	0x4076a800
 8003aa0:	45800000 	.word	0x45800000

08003aa4 <convertAdcToBrakeForce>:

static int16_t convertAdcToBrakeForce(volatile int16_t *adcDataWrite,
		int16_t sensorBrakeMaxForce)
{
 8003aa4:	b480      	push	{r7}
 8003aa6:	b083      	sub	sp, #12
 8003aa8:	af00      	add	r7, sp, #0
 8003aaa:	6078      	str	r0, [r7, #4]
 8003aac:	460b      	mov	r3, r1
 8003aae:	807b      	strh	r3, [r7, #2]
	return (*adcDataWrite * sensorBrakeMaxForce /  (float)ADC_RESOLUTION);
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	881b      	ldrh	r3, [r3, #0]
 8003ab4:	b21b      	sxth	r3, r3
 8003ab6:	461a      	mov	r2, r3
 8003ab8:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8003abc:	fb02 f303 	mul.w	r3, r2, r3
 8003ac0:	ee07 3a90 	vmov	s15, r3
 8003ac4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003ac8:	eddf 6a07 	vldr	s13, [pc, #28]	; 8003ae8 <convertAdcToBrakeForce+0x44>
 8003acc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003ad0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003ad4:	ee17 3a90 	vmov	r3, s15
 8003ad8:	b21b      	sxth	r3, r3
}
 8003ada:	4618      	mov	r0, r3
 8003adc:	370c      	adds	r7, #12
 8003ade:	46bd      	mov	sp, r7
 8003ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ae4:	4770      	bx	lr
 8003ae6:	bf00      	nop
 8003ae8:	45800000 	.word	0x45800000

08003aec <normalizeTravelData>:
static void normalizeTravelData(volatile int16_t *inBufPtr)
{
 8003aec:	b580      	push	{r7, lr}
 8003aee:	b084      	sub	sp, #16
 8003af0:	af00      	add	r7, sp, #0
 8003af2:	6078      	str	r0, [r7, #4]
	for (int n = 0; n <= (TRAVEL_SENSOR_BUFFER_SIZE / 2) - NUMBER_OF_SENSORS;
 8003af4:	2300      	movs	r3, #0
 8003af6:	60fb      	str	r3, [r7, #12]
 8003af8:	e097      	b.n	8003c2a <normalizeTravelData+0x13e>
			n += NUMBER_OF_SENSORS)
	{
		outBufPtr[n + FRONT_TRAVEL_BUFFER_POSITION] = convertAdcToTravel(
				&inBufPtr[n + FRONT_TRAVEL_BUFFER_POSITION],
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	005b      	lsls	r3, r3, #1
		outBufPtr[n + FRONT_TRAVEL_BUFFER_POSITION] = convertAdcToTravel(
 8003afe:	687a      	ldr	r2, [r7, #4]
 8003b00:	4413      	add	r3, r2
 8003b02:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8003b06:	4618      	mov	r0, r3
 8003b08:	f7ff ff76 	bl	80039f8 <convertAdcToTravel>
 8003b0c:	4603      	mov	r3, r0
 8003b0e:	b29a      	uxth	r2, r3
				FRONT_SENSOR_TRAVEL) - calibrationValues.frontTravelSensor;
 8003b10:	4b4a      	ldr	r3, [pc, #296]	; (8003c3c <normalizeTravelData+0x150>)
 8003b12:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003b16:	b29b      	uxth	r3, r3
 8003b18:	1ad3      	subs	r3, r2, r3
 8003b1a:	b299      	uxth	r1, r3
		outBufPtr[n + FRONT_TRAVEL_BUFFER_POSITION] = convertAdcToTravel(
 8003b1c:	4b48      	ldr	r3, [pc, #288]	; (8003c40 <normalizeTravelData+0x154>)
 8003b1e:	681a      	ldr	r2, [r3, #0]
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	005b      	lsls	r3, r3, #1
 8003b24:	4413      	add	r3, r2
				FRONT_SENSOR_TRAVEL) - calibrationValues.frontTravelSensor;
 8003b26:	b20a      	sxth	r2, r1
		outBufPtr[n + FRONT_TRAVEL_BUFFER_POSITION] = convertAdcToTravel(
 8003b28:	801a      	strh	r2, [r3, #0]
		outBufPtr[n + REAR_TRAVEL_BUFFER_POSITION] = convertAdcToTravel(
				&inBufPtr[n + REAR_TRAVEL_BUFFER_POSITION], REAR_SENSOR_TRAVEL)
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	3301      	adds	r3, #1
 8003b2e:	005b      	lsls	r3, r3, #1
		outBufPtr[n + REAR_TRAVEL_BUFFER_POSITION] = convertAdcToTravel(
 8003b30:	687a      	ldr	r2, [r7, #4]
 8003b32:	4413      	add	r3, r2
 8003b34:	217d      	movs	r1, #125	; 0x7d
 8003b36:	4618      	mov	r0, r3
 8003b38:	f7ff ff5e 	bl	80039f8 <convertAdcToTravel>
 8003b3c:	4603      	mov	r3, r0
 8003b3e:	b29a      	uxth	r2, r3
				- calibrationValues.rearTravelSensor;
 8003b40:	4b3e      	ldr	r3, [pc, #248]	; (8003c3c <normalizeTravelData+0x150>)
 8003b42:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8003b46:	b29b      	uxth	r3, r3
 8003b48:	1ad3      	subs	r3, r2, r3
 8003b4a:	b299      	uxth	r1, r3
		outBufPtr[n + REAR_TRAVEL_BUFFER_POSITION] = convertAdcToTravel(
 8003b4c:	4b3c      	ldr	r3, [pc, #240]	; (8003c40 <normalizeTravelData+0x154>)
 8003b4e:	681a      	ldr	r2, [r3, #0]
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	3301      	adds	r3, #1
 8003b54:	005b      	lsls	r3, r3, #1
 8003b56:	4413      	add	r3, r2
				- calibrationValues.rearTravelSensor;
 8003b58:	b20a      	sxth	r2, r1
		outBufPtr[n + REAR_TRAVEL_BUFFER_POSITION] = convertAdcToTravel(
 8003b5a:	801a      	strh	r2, [r3, #0]
		outBufPtr[n + FRONT_PRESSURE_BUFFER_POSITION] = convertAdcToPressure(
				&inBufPtr[n + FRONT_PRESSURE_BUFFER_POSITION],
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	3302      	adds	r3, #2
 8003b60:	005b      	lsls	r3, r3, #1
		outBufPtr[n + FRONT_PRESSURE_BUFFER_POSITION] = convertAdcToPressure(
 8003b62:	687a      	ldr	r2, [r7, #4]
 8003b64:	4413      	add	r3, r2
 8003b66:	2106      	movs	r1, #6
 8003b68:	4618      	mov	r0, r3
 8003b6a:	f7ff ff69 	bl	8003a40 <convertAdcToPressure>
 8003b6e:	4603      	mov	r3, r0
 8003b70:	b29a      	uxth	r2, r3
				PRESSURE_SENSOR_MAX_VALUE)
				- calibrationValues.frontPressureSensor;
 8003b72:	4b32      	ldr	r3, [pc, #200]	; (8003c3c <normalizeTravelData+0x150>)
 8003b74:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8003b78:	b29b      	uxth	r3, r3
 8003b7a:	1ad3      	subs	r3, r2, r3
 8003b7c:	b299      	uxth	r1, r3
		outBufPtr[n + FRONT_PRESSURE_BUFFER_POSITION] = convertAdcToPressure(
 8003b7e:	4b30      	ldr	r3, [pc, #192]	; (8003c40 <normalizeTravelData+0x154>)
 8003b80:	681a      	ldr	r2, [r3, #0]
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	3302      	adds	r3, #2
 8003b86:	005b      	lsls	r3, r3, #1
 8003b88:	4413      	add	r3, r2
				- calibrationValues.frontPressureSensor;
 8003b8a:	b20a      	sxth	r2, r1
		outBufPtr[n + FRONT_PRESSURE_BUFFER_POSITION] = convertAdcToPressure(
 8003b8c:	801a      	strh	r2, [r3, #0]
		outBufPtr[n + REAR_PRESSURE_BUFFER_POSITION] = convertAdcToPressure(
				&inBufPtr[n + REAR_PRESSURE_BUFFER_POSITION],
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	3303      	adds	r3, #3
 8003b92:	005b      	lsls	r3, r3, #1
		outBufPtr[n + REAR_PRESSURE_BUFFER_POSITION] = convertAdcToPressure(
 8003b94:	687a      	ldr	r2, [r7, #4]
 8003b96:	4413      	add	r3, r2
 8003b98:	2106      	movs	r1, #6
 8003b9a:	4618      	mov	r0, r3
 8003b9c:	f7ff ff50 	bl	8003a40 <convertAdcToPressure>
 8003ba0:	4603      	mov	r3, r0
 8003ba2:	b29a      	uxth	r2, r3
				PRESSURE_SENSOR_MAX_VALUE)
				- calibrationValues.rearPressureSensor;
 8003ba4:	4b25      	ldr	r3, [pc, #148]	; (8003c3c <normalizeTravelData+0x150>)
 8003ba6:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8003baa:	b29b      	uxth	r3, r3
 8003bac:	1ad3      	subs	r3, r2, r3
 8003bae:	b299      	uxth	r1, r3
		outBufPtr[n + REAR_PRESSURE_BUFFER_POSITION] = convertAdcToPressure(
 8003bb0:	4b23      	ldr	r3, [pc, #140]	; (8003c40 <normalizeTravelData+0x154>)
 8003bb2:	681a      	ldr	r2, [r3, #0]
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	3303      	adds	r3, #3
 8003bb8:	005b      	lsls	r3, r3, #1
 8003bba:	4413      	add	r3, r2
				- calibrationValues.rearPressureSensor;
 8003bbc:	b20a      	sxth	r2, r1
		outBufPtr[n + REAR_PRESSURE_BUFFER_POSITION] = convertAdcToPressure(
 8003bbe:	801a      	strh	r2, [r3, #0]
		outBufPtr[n + LEFT_BRAKE_POSITION] = convertAdcToBrakeForce(
				&inBufPtr[n + LEFT_BRAKE_POSITION],
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	3304      	adds	r3, #4
 8003bc4:	005b      	lsls	r3, r3, #1
		outBufPtr[n + LEFT_BRAKE_POSITION] = convertAdcToBrakeForce(
 8003bc6:	687a      	ldr	r2, [r7, #4]
 8003bc8:	4413      	add	r3, r2
 8003bca:	2164      	movs	r1, #100	; 0x64
 8003bcc:	4618      	mov	r0, r3
 8003bce:	f7ff ff69 	bl	8003aa4 <convertAdcToBrakeForce>
 8003bd2:	4603      	mov	r3, r0
 8003bd4:	b29a      	uxth	r2, r3
				BRAKE_SENSOR_MAX_FORCE) - calibrationValues.leftBrakeSensor;
 8003bd6:	4b19      	ldr	r3, [pc, #100]	; (8003c3c <normalizeTravelData+0x150>)
 8003bd8:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8003bdc:	b29b      	uxth	r3, r3
 8003bde:	1ad3      	subs	r3, r2, r3
 8003be0:	b299      	uxth	r1, r3
		outBufPtr[n + LEFT_BRAKE_POSITION] = convertAdcToBrakeForce(
 8003be2:	4b17      	ldr	r3, [pc, #92]	; (8003c40 <normalizeTravelData+0x154>)
 8003be4:	681a      	ldr	r2, [r3, #0]
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	3304      	adds	r3, #4
 8003bea:	005b      	lsls	r3, r3, #1
 8003bec:	4413      	add	r3, r2
				BRAKE_SENSOR_MAX_FORCE) - calibrationValues.leftBrakeSensor;
 8003bee:	b20a      	sxth	r2, r1
		outBufPtr[n + LEFT_BRAKE_POSITION] = convertAdcToBrakeForce(
 8003bf0:	801a      	strh	r2, [r3, #0]
		outBufPtr[n + RIGHT_BRAKE_POSITION] = convertAdcToBrakeForce(
				&inBufPtr[n + RIGHT_BRAKE_POSITION],
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	3305      	adds	r3, #5
 8003bf6:	005b      	lsls	r3, r3, #1
		outBufPtr[n + RIGHT_BRAKE_POSITION] = convertAdcToBrakeForce(
 8003bf8:	687a      	ldr	r2, [r7, #4]
 8003bfa:	4413      	add	r3, r2
 8003bfc:	2164      	movs	r1, #100	; 0x64
 8003bfe:	4618      	mov	r0, r3
 8003c00:	f7ff ff50 	bl	8003aa4 <convertAdcToBrakeForce>
 8003c04:	4603      	mov	r3, r0
 8003c06:	b29a      	uxth	r2, r3
				BRAKE_SENSOR_MAX_FORCE) - calibrationValues.rightBrakeSensor;
 8003c08:	4b0c      	ldr	r3, [pc, #48]	; (8003c3c <normalizeTravelData+0x150>)
 8003c0a:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8003c0e:	b29b      	uxth	r3, r3
 8003c10:	1ad3      	subs	r3, r2, r3
 8003c12:	b299      	uxth	r1, r3
		outBufPtr[n + RIGHT_BRAKE_POSITION] = convertAdcToBrakeForce(
 8003c14:	4b0a      	ldr	r3, [pc, #40]	; (8003c40 <normalizeTravelData+0x154>)
 8003c16:	681a      	ldr	r2, [r3, #0]
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	3305      	adds	r3, #5
 8003c1c:	005b      	lsls	r3, r3, #1
 8003c1e:	4413      	add	r3, r2
				BRAKE_SENSOR_MAX_FORCE) - calibrationValues.rightBrakeSensor;
 8003c20:	b20a      	sxth	r2, r1
		outBufPtr[n + RIGHT_BRAKE_POSITION] = convertAdcToBrakeForce(
 8003c22:	801a      	strh	r2, [r3, #0]
			n += NUMBER_OF_SENSORS)
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	3306      	adds	r3, #6
 8003c28:	60fb      	str	r3, [r7, #12]
	for (int n = 0; n <= (TRAVEL_SENSOR_BUFFER_SIZE / 2) - NUMBER_OF_SENSORS;
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	2b5a      	cmp	r3, #90	; 0x5a
 8003c2e:	f67f af64 	bls.w	8003afa <normalizeTravelData+0xe>

	}
}
 8003c32:	bf00      	nop
 8003c34:	bf00      	nop
 8003c36:	3710      	adds	r7, #16
 8003c38:	46bd      	mov	sp, r7
 8003c3a:	bd80      	pop	{r7, pc}
 8003c3c:	200035e4 	.word	0x200035e4
 8003c40:	200038f4 	.word	0x200038f4

08003c44 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8003c44:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003c7c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003c48:	480d      	ldr	r0, [pc, #52]	; (8003c80 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8003c4a:	490e      	ldr	r1, [pc, #56]	; (8003c84 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8003c4c:	4a0e      	ldr	r2, [pc, #56]	; (8003c88 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8003c4e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003c50:	e002      	b.n	8003c58 <LoopCopyDataInit>

08003c52 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003c52:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003c54:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003c56:	3304      	adds	r3, #4

08003c58 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003c58:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003c5a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003c5c:	d3f9      	bcc.n	8003c52 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003c5e:	4a0b      	ldr	r2, [pc, #44]	; (8003c8c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8003c60:	4c0b      	ldr	r4, [pc, #44]	; (8003c90 <LoopFillZerobss+0x26>)
  movs r3, #0
 8003c62:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003c64:	e001      	b.n	8003c6a <LoopFillZerobss>

08003c66 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003c66:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003c68:	3204      	adds	r2, #4

08003c6a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003c6a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003c6c:	d3fb      	bcc.n	8003c66 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8003c6e:	f7ff fadd 	bl	800322c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003c72:	f015 f9cb 	bl	801900c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003c76:	f7fe fb29 	bl	80022cc <main>
  bx  lr    
 8003c7a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8003c7c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003c80:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003c84:	20000308 	.word	0x20000308
  ldr r2, =_sidata
 8003c88:	0801df54 	.word	0x0801df54
  ldr r2, =_sbss
 8003c8c:	20000308 	.word	0x20000308
  ldr r4, =_ebss
 8003c90:	2000848c 	.word	0x2000848c

08003c94 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003c94:	e7fe      	b.n	8003c94 <ADC_IRQHandler>
	...

08003c98 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003c98:	b580      	push	{r7, lr}
 8003c9a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003c9c:	4b0e      	ldr	r3, [pc, #56]	; (8003cd8 <HAL_Init+0x40>)
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	4a0d      	ldr	r2, [pc, #52]	; (8003cd8 <HAL_Init+0x40>)
 8003ca2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003ca6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003ca8:	4b0b      	ldr	r3, [pc, #44]	; (8003cd8 <HAL_Init+0x40>)
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	4a0a      	ldr	r2, [pc, #40]	; (8003cd8 <HAL_Init+0x40>)
 8003cae:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003cb2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003cb4:	4b08      	ldr	r3, [pc, #32]	; (8003cd8 <HAL_Init+0x40>)
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	4a07      	ldr	r2, [pc, #28]	; (8003cd8 <HAL_Init+0x40>)
 8003cba:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003cbe:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003cc0:	2003      	movs	r0, #3
 8003cc2:	f000 fd64 	bl	800478e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003cc6:	200f      	movs	r0, #15
 8003cc8:	f7ff f8e6 	bl	8002e98 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003ccc:	f7ff f8b8 	bl	8002e40 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003cd0:	2300      	movs	r3, #0
}
 8003cd2:	4618      	mov	r0, r3
 8003cd4:	bd80      	pop	{r7, pc}
 8003cd6:	bf00      	nop
 8003cd8:	40023c00 	.word	0x40023c00

08003cdc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003cdc:	b480      	push	{r7}
 8003cde:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003ce0:	4b06      	ldr	r3, [pc, #24]	; (8003cfc <HAL_IncTick+0x20>)
 8003ce2:	781b      	ldrb	r3, [r3, #0]
 8003ce4:	461a      	mov	r2, r3
 8003ce6:	4b06      	ldr	r3, [pc, #24]	; (8003d00 <HAL_IncTick+0x24>)
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	4413      	add	r3, r2
 8003cec:	4a04      	ldr	r2, [pc, #16]	; (8003d00 <HAL_IncTick+0x24>)
 8003cee:	6013      	str	r3, [r2, #0]
}
 8003cf0:	bf00      	nop
 8003cf2:	46bd      	mov	sp, r7
 8003cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cf8:	4770      	bx	lr
 8003cfa:	bf00      	nop
 8003cfc:	20000010 	.word	0x20000010
 8003d00:	20003904 	.word	0x20003904

08003d04 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003d04:	b480      	push	{r7}
 8003d06:	af00      	add	r7, sp, #0
  return uwTick;
 8003d08:	4b03      	ldr	r3, [pc, #12]	; (8003d18 <HAL_GetTick+0x14>)
 8003d0a:	681b      	ldr	r3, [r3, #0]
}
 8003d0c:	4618      	mov	r0, r3
 8003d0e:	46bd      	mov	sp, r7
 8003d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d14:	4770      	bx	lr
 8003d16:	bf00      	nop
 8003d18:	20003904 	.word	0x20003904

08003d1c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003d1c:	b580      	push	{r7, lr}
 8003d1e:	b084      	sub	sp, #16
 8003d20:	af00      	add	r7, sp, #0
 8003d22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003d24:	f7ff ffee 	bl	8003d04 <HAL_GetTick>
 8003d28:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d34:	d005      	beq.n	8003d42 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003d36:	4b0a      	ldr	r3, [pc, #40]	; (8003d60 <HAL_Delay+0x44>)
 8003d38:	781b      	ldrb	r3, [r3, #0]
 8003d3a:	461a      	mov	r2, r3
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	4413      	add	r3, r2
 8003d40:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003d42:	bf00      	nop
 8003d44:	f7ff ffde 	bl	8003d04 <HAL_GetTick>
 8003d48:	4602      	mov	r2, r0
 8003d4a:	68bb      	ldr	r3, [r7, #8]
 8003d4c:	1ad3      	subs	r3, r2, r3
 8003d4e:	68fa      	ldr	r2, [r7, #12]
 8003d50:	429a      	cmp	r2, r3
 8003d52:	d8f7      	bhi.n	8003d44 <HAL_Delay+0x28>
  {
  }
}
 8003d54:	bf00      	nop
 8003d56:	bf00      	nop
 8003d58:	3710      	adds	r7, #16
 8003d5a:	46bd      	mov	sp, r7
 8003d5c:	bd80      	pop	{r7, pc}
 8003d5e:	bf00      	nop
 8003d60:	20000010 	.word	0x20000010

08003d64 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003d64:	b580      	push	{r7, lr}
 8003d66:	b084      	sub	sp, #16
 8003d68:	af00      	add	r7, sp, #0
 8003d6a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003d6c:	2300      	movs	r3, #0
 8003d6e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d101      	bne.n	8003d7a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8003d76:	2301      	movs	r3, #1
 8003d78:	e033      	b.n	8003de2 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d109      	bne.n	8003d96 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003d82:	6878      	ldr	r0, [r7, #4]
 8003d84:	f7fd fd2e 	bl	80017e4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	2200      	movs	r2, #0
 8003d8c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	2200      	movs	r2, #0
 8003d92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d9a:	f003 0310 	and.w	r3, r3, #16
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d118      	bne.n	8003dd4 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003da6:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003daa:	f023 0302 	bic.w	r3, r3, #2
 8003dae:	f043 0202 	orr.w	r2, r3, #2
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8003db6:	6878      	ldr	r0, [r7, #4]
 8003db8:	f000 fabe 	bl	8004338 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	2200      	movs	r2, #0
 8003dc0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dc6:	f023 0303 	bic.w	r3, r3, #3
 8003dca:	f043 0201 	orr.w	r2, r3, #1
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	641a      	str	r2, [r3, #64]	; 0x40
 8003dd2:	e001      	b.n	8003dd8 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003dd4:	2301      	movs	r3, #1
 8003dd6:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	2200      	movs	r2, #0
 8003ddc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8003de0:	7bfb      	ldrb	r3, [r7, #15]
}
 8003de2:	4618      	mov	r0, r3
 8003de4:	3710      	adds	r7, #16
 8003de6:	46bd      	mov	sp, r7
 8003de8:	bd80      	pop	{r7, pc}
	...

08003dec <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8003dec:	b580      	push	{r7, lr}
 8003dee:	b086      	sub	sp, #24
 8003df0:	af00      	add	r7, sp, #0
 8003df2:	60f8      	str	r0, [r7, #12]
 8003df4:	60b9      	str	r1, [r7, #8]
 8003df6:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8003df8:	2300      	movs	r3, #0
 8003dfa:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003e02:	2b01      	cmp	r3, #1
 8003e04:	d101      	bne.n	8003e0a <HAL_ADC_Start_DMA+0x1e>
 8003e06:	2302      	movs	r3, #2
 8003e08:	e0e9      	b.n	8003fde <HAL_ADC_Start_DMA+0x1f2>
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	2201      	movs	r2, #1
 8003e0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	689b      	ldr	r3, [r3, #8]
 8003e18:	f003 0301 	and.w	r3, r3, #1
 8003e1c:	2b01      	cmp	r3, #1
 8003e1e:	d018      	beq.n	8003e52 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	689a      	ldr	r2, [r3, #8]
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	f042 0201 	orr.w	r2, r2, #1
 8003e2e:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003e30:	4b6d      	ldr	r3, [pc, #436]	; (8003fe8 <HAL_ADC_Start_DMA+0x1fc>)
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	4a6d      	ldr	r2, [pc, #436]	; (8003fec <HAL_ADC_Start_DMA+0x200>)
 8003e36:	fba2 2303 	umull	r2, r3, r2, r3
 8003e3a:	0c9a      	lsrs	r2, r3, #18
 8003e3c:	4613      	mov	r3, r2
 8003e3e:	005b      	lsls	r3, r3, #1
 8003e40:	4413      	add	r3, r2
 8003e42:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8003e44:	e002      	b.n	8003e4c <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8003e46:	693b      	ldr	r3, [r7, #16]
 8003e48:	3b01      	subs	r3, #1
 8003e4a:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8003e4c:	693b      	ldr	r3, [r7, #16]
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d1f9      	bne.n	8003e46 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	689b      	ldr	r3, [r3, #8]
 8003e58:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e5c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003e60:	d107      	bne.n	8003e72 <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	689a      	ldr	r2, [r3, #8]
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003e70:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	689b      	ldr	r3, [r3, #8]
 8003e78:	f003 0301 	and.w	r3, r3, #1
 8003e7c:	2b01      	cmp	r3, #1
 8003e7e:	f040 80a1 	bne.w	8003fc4 <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e86:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8003e8a:	f023 0301 	bic.w	r3, r3, #1
 8003e8e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	685b      	ldr	r3, [r3, #4]
 8003e9c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d007      	beq.n	8003eb4 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ea8:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003eac:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003eb8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003ebc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003ec0:	d106      	bne.n	8003ed0 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ec6:	f023 0206 	bic.w	r2, r3, #6
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	645a      	str	r2, [r3, #68]	; 0x44
 8003ece:	e002      	b.n	8003ed6 <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	2200      	movs	r2, #0
 8003ed4:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	2200      	movs	r2, #0
 8003eda:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003ede:	4b44      	ldr	r3, [pc, #272]	; (8003ff0 <HAL_ADC_Start_DMA+0x204>)
 8003ee0:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ee6:	4a43      	ldr	r2, [pc, #268]	; (8003ff4 <HAL_ADC_Start_DMA+0x208>)
 8003ee8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003eee:	4a42      	ldr	r2, [pc, #264]	; (8003ff8 <HAL_ADC_Start_DMA+0x20c>)
 8003ef0:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ef6:	4a41      	ldr	r2, [pc, #260]	; (8003ffc <HAL_ADC_Start_DMA+0x210>)
 8003ef8:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8003f02:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	685a      	ldr	r2, [r3, #4]
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8003f12:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	689a      	ldr	r2, [r3, #8]
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003f22:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	334c      	adds	r3, #76	; 0x4c
 8003f2e:	4619      	mov	r1, r3
 8003f30:	68ba      	ldr	r2, [r7, #8]
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	f000 fd0e 	bl	8004954 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8003f38:	697b      	ldr	r3, [r7, #20]
 8003f3a:	685b      	ldr	r3, [r3, #4]
 8003f3c:	f003 031f 	and.w	r3, r3, #31
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d12a      	bne.n	8003f9a <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	4a2d      	ldr	r2, [pc, #180]	; (8004000 <HAL_ADC_Start_DMA+0x214>)
 8003f4a:	4293      	cmp	r3, r2
 8003f4c:	d015      	beq.n	8003f7a <HAL_ADC_Start_DMA+0x18e>
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	4a2c      	ldr	r2, [pc, #176]	; (8004004 <HAL_ADC_Start_DMA+0x218>)
 8003f54:	4293      	cmp	r3, r2
 8003f56:	d105      	bne.n	8003f64 <HAL_ADC_Start_DMA+0x178>
 8003f58:	4b25      	ldr	r3, [pc, #148]	; (8003ff0 <HAL_ADC_Start_DMA+0x204>)
 8003f5a:	685b      	ldr	r3, [r3, #4]
 8003f5c:	f003 031f 	and.w	r3, r3, #31
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d00a      	beq.n	8003f7a <HAL_ADC_Start_DMA+0x18e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	4a27      	ldr	r2, [pc, #156]	; (8004008 <HAL_ADC_Start_DMA+0x21c>)
 8003f6a:	4293      	cmp	r3, r2
 8003f6c:	d136      	bne.n	8003fdc <HAL_ADC_Start_DMA+0x1f0>
 8003f6e:	4b20      	ldr	r3, [pc, #128]	; (8003ff0 <HAL_ADC_Start_DMA+0x204>)
 8003f70:	685b      	ldr	r3, [r3, #4]
 8003f72:	f003 0310 	and.w	r3, r3, #16
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d130      	bne.n	8003fdc <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	689b      	ldr	r3, [r3, #8]
 8003f80:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d129      	bne.n	8003fdc <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	689a      	ldr	r2, [r3, #8]
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003f96:	609a      	str	r2, [r3, #8]
 8003f98:	e020      	b.n	8003fdc <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	4a18      	ldr	r2, [pc, #96]	; (8004000 <HAL_ADC_Start_DMA+0x214>)
 8003fa0:	4293      	cmp	r3, r2
 8003fa2:	d11b      	bne.n	8003fdc <HAL_ADC_Start_DMA+0x1f0>
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	689b      	ldr	r3, [r3, #8]
 8003faa:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d114      	bne.n	8003fdc <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	689a      	ldr	r2, [r3, #8]
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003fc0:	609a      	str	r2, [r3, #8]
 8003fc2:	e00b      	b.n	8003fdc <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fc8:	f043 0210 	orr.w	r2, r3, #16
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003fd4:	f043 0201 	orr.w	r2, r3, #1
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8003fdc:	2300      	movs	r3, #0
}
 8003fde:	4618      	mov	r0, r3
 8003fe0:	3718      	adds	r7, #24
 8003fe2:	46bd      	mov	sp, r7
 8003fe4:	bd80      	pop	{r7, pc}
 8003fe6:	bf00      	nop
 8003fe8:	20000008 	.word	0x20000008
 8003fec:	431bde83 	.word	0x431bde83
 8003ff0:	40012300 	.word	0x40012300
 8003ff4:	08004531 	.word	0x08004531
 8003ff8:	080045eb 	.word	0x080045eb
 8003ffc:	08004607 	.word	0x08004607
 8004000:	40012000 	.word	0x40012000
 8004004:	40012100 	.word	0x40012100
 8004008:	40012200 	.word	0x40012200

0800400c <HAL_ADC_Stop_DMA>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef* hadc)
{
 800400c:	b580      	push	{r7, lr}
 800400e:	b084      	sub	sp, #16
 8004010:	af00      	add	r7, sp, #0
 8004012:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004014:	2300      	movs	r3, #0
 8004016:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800401e:	2b01      	cmp	r3, #1
 8004020:	d101      	bne.n	8004026 <HAL_ADC_Stop_DMA+0x1a>
 8004022:	2302      	movs	r3, #2
 8004024:	e048      	b.n	80040b8 <HAL_ADC_Stop_DMA+0xac>
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	2201      	movs	r2, #1
 800402a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	689a      	ldr	r2, [r3, #8]
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	f022 0201 	bic.w	r2, r2, #1
 800403c:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	689b      	ldr	r3, [r3, #8]
 8004044:	f003 0301 	and.w	r3, r3, #1
 8004048:	2b00      	cmp	r3, #0
 800404a:	d130      	bne.n	80040ae <HAL_ADC_Stop_DMA+0xa2>
  {
    /* Disable the selected ADC DMA mode */
    hadc->Instance->CR2 &= ~ADC_CR2_DMA;
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	689a      	ldr	r2, [r3, #8]
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800405a:	609a      	str	r2, [r3, #8]
    
    /* Disable the DMA channel (in case of DMA in circular mode or stop while */
    /* DMA transfer is on going)                                              */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004060:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004064:	b2db      	uxtb	r3, r3
 8004066:	2b02      	cmp	r3, #2
 8004068:	d10f      	bne.n	800408a <HAL_ADC_Stop_DMA+0x7e>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800406e:	4618      	mov	r0, r3
 8004070:	f000 fcc8 	bl	8004a04 <HAL_DMA_Abort>
 8004074:	4603      	mov	r3, r0
 8004076:	73fb      	strb	r3, [r7, #15]
      
      /* Check if DMA channel effectively disabled */
      if (tmp_hal_status != HAL_OK)
 8004078:	7bfb      	ldrb	r3, [r7, #15]
 800407a:	2b00      	cmp	r3, #0
 800407c:	d005      	beq.n	800408a <HAL_ADC_Stop_DMA+0x7e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004082:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    
    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	685a      	ldr	r2, [r3, #4]
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	f022 6280 	bic.w	r2, r2, #67108864	; 0x4000000
 8004098:	605a      	str	r2, [r3, #4]
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800409e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80040a2:	f023 0301 	bic.w	r3, r3, #1
 80040a6:	f043 0201 	orr.w	r2, r3, #1
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	2200      	movs	r2, #0
 80040b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 80040b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80040b8:	4618      	mov	r0, r3
 80040ba:	3710      	adds	r7, #16
 80040bc:	46bd      	mov	sp, r7
 80040be:	bd80      	pop	{r7, pc}

080040c0 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80040c0:	b480      	push	{r7}
 80040c2:	b083      	sub	sp, #12
 80040c4:	af00      	add	r7, sp, #0
 80040c6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 80040c8:	bf00      	nop
 80040ca:	370c      	adds	r7, #12
 80040cc:	46bd      	mov	sp, r7
 80040ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040d2:	4770      	bx	lr

080040d4 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80040d4:	b480      	push	{r7}
 80040d6:	b085      	sub	sp, #20
 80040d8:	af00      	add	r7, sp, #0
 80040da:	6078      	str	r0, [r7, #4]
 80040dc:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80040de:	2300      	movs	r3, #0
 80040e0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80040e8:	2b01      	cmp	r3, #1
 80040ea:	d101      	bne.n	80040f0 <HAL_ADC_ConfigChannel+0x1c>
 80040ec:	2302      	movs	r3, #2
 80040ee:	e113      	b.n	8004318 <HAL_ADC_ConfigChannel+0x244>
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	2201      	movs	r2, #1
 80040f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80040f8:	683b      	ldr	r3, [r7, #0]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	2b09      	cmp	r3, #9
 80040fe:	d925      	bls.n	800414c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	68d9      	ldr	r1, [r3, #12]
 8004106:	683b      	ldr	r3, [r7, #0]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	b29b      	uxth	r3, r3
 800410c:	461a      	mov	r2, r3
 800410e:	4613      	mov	r3, r2
 8004110:	005b      	lsls	r3, r3, #1
 8004112:	4413      	add	r3, r2
 8004114:	3b1e      	subs	r3, #30
 8004116:	2207      	movs	r2, #7
 8004118:	fa02 f303 	lsl.w	r3, r2, r3
 800411c:	43da      	mvns	r2, r3
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	400a      	ands	r2, r1
 8004124:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	68d9      	ldr	r1, [r3, #12]
 800412c:	683b      	ldr	r3, [r7, #0]
 800412e:	689a      	ldr	r2, [r3, #8]
 8004130:	683b      	ldr	r3, [r7, #0]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	b29b      	uxth	r3, r3
 8004136:	4618      	mov	r0, r3
 8004138:	4603      	mov	r3, r0
 800413a:	005b      	lsls	r3, r3, #1
 800413c:	4403      	add	r3, r0
 800413e:	3b1e      	subs	r3, #30
 8004140:	409a      	lsls	r2, r3
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	430a      	orrs	r2, r1
 8004148:	60da      	str	r2, [r3, #12]
 800414a:	e022      	b.n	8004192 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	6919      	ldr	r1, [r3, #16]
 8004152:	683b      	ldr	r3, [r7, #0]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	b29b      	uxth	r3, r3
 8004158:	461a      	mov	r2, r3
 800415a:	4613      	mov	r3, r2
 800415c:	005b      	lsls	r3, r3, #1
 800415e:	4413      	add	r3, r2
 8004160:	2207      	movs	r2, #7
 8004162:	fa02 f303 	lsl.w	r3, r2, r3
 8004166:	43da      	mvns	r2, r3
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	400a      	ands	r2, r1
 800416e:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	6919      	ldr	r1, [r3, #16]
 8004176:	683b      	ldr	r3, [r7, #0]
 8004178:	689a      	ldr	r2, [r3, #8]
 800417a:	683b      	ldr	r3, [r7, #0]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	b29b      	uxth	r3, r3
 8004180:	4618      	mov	r0, r3
 8004182:	4603      	mov	r3, r0
 8004184:	005b      	lsls	r3, r3, #1
 8004186:	4403      	add	r3, r0
 8004188:	409a      	lsls	r2, r3
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	430a      	orrs	r2, r1
 8004190:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8004192:	683b      	ldr	r3, [r7, #0]
 8004194:	685b      	ldr	r3, [r3, #4]
 8004196:	2b06      	cmp	r3, #6
 8004198:	d824      	bhi.n	80041e4 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80041a0:	683b      	ldr	r3, [r7, #0]
 80041a2:	685a      	ldr	r2, [r3, #4]
 80041a4:	4613      	mov	r3, r2
 80041a6:	009b      	lsls	r3, r3, #2
 80041a8:	4413      	add	r3, r2
 80041aa:	3b05      	subs	r3, #5
 80041ac:	221f      	movs	r2, #31
 80041ae:	fa02 f303 	lsl.w	r3, r2, r3
 80041b2:	43da      	mvns	r2, r3
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	400a      	ands	r2, r1
 80041ba:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80041c2:	683b      	ldr	r3, [r7, #0]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	b29b      	uxth	r3, r3
 80041c8:	4618      	mov	r0, r3
 80041ca:	683b      	ldr	r3, [r7, #0]
 80041cc:	685a      	ldr	r2, [r3, #4]
 80041ce:	4613      	mov	r3, r2
 80041d0:	009b      	lsls	r3, r3, #2
 80041d2:	4413      	add	r3, r2
 80041d4:	3b05      	subs	r3, #5
 80041d6:	fa00 f203 	lsl.w	r2, r0, r3
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	430a      	orrs	r2, r1
 80041e0:	635a      	str	r2, [r3, #52]	; 0x34
 80041e2:	e04c      	b.n	800427e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80041e4:	683b      	ldr	r3, [r7, #0]
 80041e6:	685b      	ldr	r3, [r3, #4]
 80041e8:	2b0c      	cmp	r3, #12
 80041ea:	d824      	bhi.n	8004236 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80041f2:	683b      	ldr	r3, [r7, #0]
 80041f4:	685a      	ldr	r2, [r3, #4]
 80041f6:	4613      	mov	r3, r2
 80041f8:	009b      	lsls	r3, r3, #2
 80041fa:	4413      	add	r3, r2
 80041fc:	3b23      	subs	r3, #35	; 0x23
 80041fe:	221f      	movs	r2, #31
 8004200:	fa02 f303 	lsl.w	r3, r2, r3
 8004204:	43da      	mvns	r2, r3
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	400a      	ands	r2, r1
 800420c:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004214:	683b      	ldr	r3, [r7, #0]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	b29b      	uxth	r3, r3
 800421a:	4618      	mov	r0, r3
 800421c:	683b      	ldr	r3, [r7, #0]
 800421e:	685a      	ldr	r2, [r3, #4]
 8004220:	4613      	mov	r3, r2
 8004222:	009b      	lsls	r3, r3, #2
 8004224:	4413      	add	r3, r2
 8004226:	3b23      	subs	r3, #35	; 0x23
 8004228:	fa00 f203 	lsl.w	r2, r0, r3
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	430a      	orrs	r2, r1
 8004232:	631a      	str	r2, [r3, #48]	; 0x30
 8004234:	e023      	b.n	800427e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800423c:	683b      	ldr	r3, [r7, #0]
 800423e:	685a      	ldr	r2, [r3, #4]
 8004240:	4613      	mov	r3, r2
 8004242:	009b      	lsls	r3, r3, #2
 8004244:	4413      	add	r3, r2
 8004246:	3b41      	subs	r3, #65	; 0x41
 8004248:	221f      	movs	r2, #31
 800424a:	fa02 f303 	lsl.w	r3, r2, r3
 800424e:	43da      	mvns	r2, r3
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	400a      	ands	r2, r1
 8004256:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800425e:	683b      	ldr	r3, [r7, #0]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	b29b      	uxth	r3, r3
 8004264:	4618      	mov	r0, r3
 8004266:	683b      	ldr	r3, [r7, #0]
 8004268:	685a      	ldr	r2, [r3, #4]
 800426a:	4613      	mov	r3, r2
 800426c:	009b      	lsls	r3, r3, #2
 800426e:	4413      	add	r3, r2
 8004270:	3b41      	subs	r3, #65	; 0x41
 8004272:	fa00 f203 	lsl.w	r2, r0, r3
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	430a      	orrs	r2, r1
 800427c:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800427e:	4b29      	ldr	r3, [pc, #164]	; (8004324 <HAL_ADC_ConfigChannel+0x250>)
 8004280:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	4a28      	ldr	r2, [pc, #160]	; (8004328 <HAL_ADC_ConfigChannel+0x254>)
 8004288:	4293      	cmp	r3, r2
 800428a:	d10f      	bne.n	80042ac <HAL_ADC_ConfigChannel+0x1d8>
 800428c:	683b      	ldr	r3, [r7, #0]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	2b12      	cmp	r3, #18
 8004292:	d10b      	bne.n	80042ac <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	685b      	ldr	r3, [r3, #4]
 8004298:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	685b      	ldr	r3, [r3, #4]
 80042a4:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	4a1d      	ldr	r2, [pc, #116]	; (8004328 <HAL_ADC_ConfigChannel+0x254>)
 80042b2:	4293      	cmp	r3, r2
 80042b4:	d12b      	bne.n	800430e <HAL_ADC_ConfigChannel+0x23a>
 80042b6:	683b      	ldr	r3, [r7, #0]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	4a1c      	ldr	r2, [pc, #112]	; (800432c <HAL_ADC_ConfigChannel+0x258>)
 80042bc:	4293      	cmp	r3, r2
 80042be:	d003      	beq.n	80042c8 <HAL_ADC_ConfigChannel+0x1f4>
 80042c0:	683b      	ldr	r3, [r7, #0]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	2b11      	cmp	r3, #17
 80042c6:	d122      	bne.n	800430e <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	685b      	ldr	r3, [r3, #4]
 80042cc:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	685b      	ldr	r3, [r3, #4]
 80042d8:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80042e0:	683b      	ldr	r3, [r7, #0]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	4a11      	ldr	r2, [pc, #68]	; (800432c <HAL_ADC_ConfigChannel+0x258>)
 80042e6:	4293      	cmp	r3, r2
 80042e8:	d111      	bne.n	800430e <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80042ea:	4b11      	ldr	r3, [pc, #68]	; (8004330 <HAL_ADC_ConfigChannel+0x25c>)
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	4a11      	ldr	r2, [pc, #68]	; (8004334 <HAL_ADC_ConfigChannel+0x260>)
 80042f0:	fba2 2303 	umull	r2, r3, r2, r3
 80042f4:	0c9a      	lsrs	r2, r3, #18
 80042f6:	4613      	mov	r3, r2
 80042f8:	009b      	lsls	r3, r3, #2
 80042fa:	4413      	add	r3, r2
 80042fc:	005b      	lsls	r3, r3, #1
 80042fe:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8004300:	e002      	b.n	8004308 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8004302:	68bb      	ldr	r3, [r7, #8]
 8004304:	3b01      	subs	r3, #1
 8004306:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8004308:	68bb      	ldr	r3, [r7, #8]
 800430a:	2b00      	cmp	r3, #0
 800430c:	d1f9      	bne.n	8004302 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	2200      	movs	r2, #0
 8004312:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8004316:	2300      	movs	r3, #0
}
 8004318:	4618      	mov	r0, r3
 800431a:	3714      	adds	r7, #20
 800431c:	46bd      	mov	sp, r7
 800431e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004322:	4770      	bx	lr
 8004324:	40012300 	.word	0x40012300
 8004328:	40012000 	.word	0x40012000
 800432c:	10000012 	.word	0x10000012
 8004330:	20000008 	.word	0x20000008
 8004334:	431bde83 	.word	0x431bde83

08004338 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004338:	b480      	push	{r7}
 800433a:	b085      	sub	sp, #20
 800433c:	af00      	add	r7, sp, #0
 800433e:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004340:	4b79      	ldr	r3, [pc, #484]	; (8004528 <ADC_Init+0x1f0>)
 8004342:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	685b      	ldr	r3, [r3, #4]
 8004348:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	685a      	ldr	r2, [r3, #4]
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	685b      	ldr	r3, [r3, #4]
 8004358:	431a      	orrs	r2, r3
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	685a      	ldr	r2, [r3, #4]
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800436c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	6859      	ldr	r1, [r3, #4]
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	691b      	ldr	r3, [r3, #16]
 8004378:	021a      	lsls	r2, r3, #8
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	430a      	orrs	r2, r1
 8004380:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	685a      	ldr	r2, [r3, #4]
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8004390:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	6859      	ldr	r1, [r3, #4]
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	689a      	ldr	r2, [r3, #8]
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	430a      	orrs	r2, r1
 80043a2:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	689a      	ldr	r2, [r3, #8]
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80043b2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	6899      	ldr	r1, [r3, #8]
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	68da      	ldr	r2, [r3, #12]
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	430a      	orrs	r2, r1
 80043c4:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043ca:	4a58      	ldr	r2, [pc, #352]	; (800452c <ADC_Init+0x1f4>)
 80043cc:	4293      	cmp	r3, r2
 80043ce:	d022      	beq.n	8004416 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	689a      	ldr	r2, [r3, #8]
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80043de:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	6899      	ldr	r1, [r3, #8]
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	430a      	orrs	r2, r1
 80043f0:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	689a      	ldr	r2, [r3, #8]
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8004400:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	6899      	ldr	r1, [r3, #8]
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	430a      	orrs	r2, r1
 8004412:	609a      	str	r2, [r3, #8]
 8004414:	e00f      	b.n	8004436 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	689a      	ldr	r2, [r3, #8]
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004424:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	689a      	ldr	r2, [r3, #8]
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8004434:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	689a      	ldr	r2, [r3, #8]
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	f022 0202 	bic.w	r2, r2, #2
 8004444:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	6899      	ldr	r1, [r3, #8]
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	7e1b      	ldrb	r3, [r3, #24]
 8004450:	005a      	lsls	r2, r3, #1
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	430a      	orrs	r2, r1
 8004458:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004460:	2b00      	cmp	r3, #0
 8004462:	d01b      	beq.n	800449c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	685a      	ldr	r2, [r3, #4]
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004472:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	685a      	ldr	r2, [r3, #4]
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8004482:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	6859      	ldr	r1, [r3, #4]
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800448e:	3b01      	subs	r3, #1
 8004490:	035a      	lsls	r2, r3, #13
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	430a      	orrs	r2, r1
 8004498:	605a      	str	r2, [r3, #4]
 800449a:	e007      	b.n	80044ac <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	685a      	ldr	r2, [r3, #4]
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80044aa:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80044ba:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	69db      	ldr	r3, [r3, #28]
 80044c6:	3b01      	subs	r3, #1
 80044c8:	051a      	lsls	r2, r3, #20
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	430a      	orrs	r2, r1
 80044d0:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	689a      	ldr	r2, [r3, #8]
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80044e0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	6899      	ldr	r1, [r3, #8]
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80044ee:	025a      	lsls	r2, r3, #9
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	430a      	orrs	r2, r1
 80044f6:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	689a      	ldr	r2, [r3, #8]
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004506:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	6899      	ldr	r1, [r3, #8]
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	695b      	ldr	r3, [r3, #20]
 8004512:	029a      	lsls	r2, r3, #10
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	430a      	orrs	r2, r1
 800451a:	609a      	str	r2, [r3, #8]
}
 800451c:	bf00      	nop
 800451e:	3714      	adds	r7, #20
 8004520:	46bd      	mov	sp, r7
 8004522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004526:	4770      	bx	lr
 8004528:	40012300 	.word	0x40012300
 800452c:	0f000001 	.word	0x0f000001

08004530 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8004530:	b580      	push	{r7, lr}
 8004532:	b084      	sub	sp, #16
 8004534:	af00      	add	r7, sp, #0
 8004536:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800453c:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004542:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004546:	2b00      	cmp	r3, #0
 8004548:	d13c      	bne.n	80045c4 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800454e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	689b      	ldr	r3, [r3, #8]
 800455c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004560:	2b00      	cmp	r3, #0
 8004562:	d12b      	bne.n	80045bc <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8004568:	2b00      	cmp	r3, #0
 800456a:	d127      	bne.n	80045bc <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004572:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004576:	2b00      	cmp	r3, #0
 8004578:	d006      	beq.n	8004588 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	689b      	ldr	r3, [r3, #8]
 8004580:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8004584:	2b00      	cmp	r3, #0
 8004586:	d119      	bne.n	80045bc <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	685a      	ldr	r2, [r3, #4]
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	f022 0220 	bic.w	r2, r2, #32
 8004596:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800459c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045a8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d105      	bne.n	80045bc <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045b4:	f043 0201 	orr.w	r2, r3, #1
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80045bc:	68f8      	ldr	r0, [r7, #12]
 80045be:	f7ff f9c9 	bl	8003954 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80045c2:	e00e      	b.n	80045e2 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045c8:	f003 0310 	and.w	r3, r3, #16
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d003      	beq.n	80045d8 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 80045d0:	68f8      	ldr	r0, [r7, #12]
 80045d2:	f7ff fd75 	bl	80040c0 <HAL_ADC_ErrorCallback>
}
 80045d6:	e004      	b.n	80045e2 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80045dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80045de:	6878      	ldr	r0, [r7, #4]
 80045e0:	4798      	blx	r3
}
 80045e2:	bf00      	nop
 80045e4:	3710      	adds	r7, #16
 80045e6:	46bd      	mov	sp, r7
 80045e8:	bd80      	pop	{r7, pc}

080045ea <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80045ea:	b580      	push	{r7, lr}
 80045ec:	b084      	sub	sp, #16
 80045ee:	af00      	add	r7, sp, #0
 80045f0:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80045f6:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80045f8:	68f8      	ldr	r0, [r7, #12]
 80045fa:	f7ff f98d 	bl	8003918 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80045fe:	bf00      	nop
 8004600:	3710      	adds	r7, #16
 8004602:	46bd      	mov	sp, r7
 8004604:	bd80      	pop	{r7, pc}

08004606 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8004606:	b580      	push	{r7, lr}
 8004608:	b084      	sub	sp, #16
 800460a:	af00      	add	r7, sp, #0
 800460c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004612:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	2240      	movs	r2, #64	; 0x40
 8004618:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800461e:	f043 0204 	orr.w	r2, r3, #4
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8004626:	68f8      	ldr	r0, [r7, #12]
 8004628:	f7ff fd4a 	bl	80040c0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800462c:	bf00      	nop
 800462e:	3710      	adds	r7, #16
 8004630:	46bd      	mov	sp, r7
 8004632:	bd80      	pop	{r7, pc}

08004634 <__NVIC_SetPriorityGrouping>:
{
 8004634:	b480      	push	{r7}
 8004636:	b085      	sub	sp, #20
 8004638:	af00      	add	r7, sp, #0
 800463a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	f003 0307 	and.w	r3, r3, #7
 8004642:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004644:	4b0c      	ldr	r3, [pc, #48]	; (8004678 <__NVIC_SetPriorityGrouping+0x44>)
 8004646:	68db      	ldr	r3, [r3, #12]
 8004648:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800464a:	68ba      	ldr	r2, [r7, #8]
 800464c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004650:	4013      	ands	r3, r2
 8004652:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004658:	68bb      	ldr	r3, [r7, #8]
 800465a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800465c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004660:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004664:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004666:	4a04      	ldr	r2, [pc, #16]	; (8004678 <__NVIC_SetPriorityGrouping+0x44>)
 8004668:	68bb      	ldr	r3, [r7, #8]
 800466a:	60d3      	str	r3, [r2, #12]
}
 800466c:	bf00      	nop
 800466e:	3714      	adds	r7, #20
 8004670:	46bd      	mov	sp, r7
 8004672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004676:	4770      	bx	lr
 8004678:	e000ed00 	.word	0xe000ed00

0800467c <__NVIC_GetPriorityGrouping>:
{
 800467c:	b480      	push	{r7}
 800467e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004680:	4b04      	ldr	r3, [pc, #16]	; (8004694 <__NVIC_GetPriorityGrouping+0x18>)
 8004682:	68db      	ldr	r3, [r3, #12]
 8004684:	0a1b      	lsrs	r3, r3, #8
 8004686:	f003 0307 	and.w	r3, r3, #7
}
 800468a:	4618      	mov	r0, r3
 800468c:	46bd      	mov	sp, r7
 800468e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004692:	4770      	bx	lr
 8004694:	e000ed00 	.word	0xe000ed00

08004698 <__NVIC_EnableIRQ>:
{
 8004698:	b480      	push	{r7}
 800469a:	b083      	sub	sp, #12
 800469c:	af00      	add	r7, sp, #0
 800469e:	4603      	mov	r3, r0
 80046a0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80046a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	db0b      	blt.n	80046c2 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80046aa:	79fb      	ldrb	r3, [r7, #7]
 80046ac:	f003 021f 	and.w	r2, r3, #31
 80046b0:	4907      	ldr	r1, [pc, #28]	; (80046d0 <__NVIC_EnableIRQ+0x38>)
 80046b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80046b6:	095b      	lsrs	r3, r3, #5
 80046b8:	2001      	movs	r0, #1
 80046ba:	fa00 f202 	lsl.w	r2, r0, r2
 80046be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80046c2:	bf00      	nop
 80046c4:	370c      	adds	r7, #12
 80046c6:	46bd      	mov	sp, r7
 80046c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046cc:	4770      	bx	lr
 80046ce:	bf00      	nop
 80046d0:	e000e100 	.word	0xe000e100

080046d4 <__NVIC_SetPriority>:
{
 80046d4:	b480      	push	{r7}
 80046d6:	b083      	sub	sp, #12
 80046d8:	af00      	add	r7, sp, #0
 80046da:	4603      	mov	r3, r0
 80046dc:	6039      	str	r1, [r7, #0]
 80046de:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80046e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	db0a      	blt.n	80046fe <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80046e8:	683b      	ldr	r3, [r7, #0]
 80046ea:	b2da      	uxtb	r2, r3
 80046ec:	490c      	ldr	r1, [pc, #48]	; (8004720 <__NVIC_SetPriority+0x4c>)
 80046ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80046f2:	0112      	lsls	r2, r2, #4
 80046f4:	b2d2      	uxtb	r2, r2
 80046f6:	440b      	add	r3, r1
 80046f8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80046fc:	e00a      	b.n	8004714 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80046fe:	683b      	ldr	r3, [r7, #0]
 8004700:	b2da      	uxtb	r2, r3
 8004702:	4908      	ldr	r1, [pc, #32]	; (8004724 <__NVIC_SetPriority+0x50>)
 8004704:	79fb      	ldrb	r3, [r7, #7]
 8004706:	f003 030f 	and.w	r3, r3, #15
 800470a:	3b04      	subs	r3, #4
 800470c:	0112      	lsls	r2, r2, #4
 800470e:	b2d2      	uxtb	r2, r2
 8004710:	440b      	add	r3, r1
 8004712:	761a      	strb	r2, [r3, #24]
}
 8004714:	bf00      	nop
 8004716:	370c      	adds	r7, #12
 8004718:	46bd      	mov	sp, r7
 800471a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800471e:	4770      	bx	lr
 8004720:	e000e100 	.word	0xe000e100
 8004724:	e000ed00 	.word	0xe000ed00

08004728 <NVIC_EncodePriority>:
{
 8004728:	b480      	push	{r7}
 800472a:	b089      	sub	sp, #36	; 0x24
 800472c:	af00      	add	r7, sp, #0
 800472e:	60f8      	str	r0, [r7, #12]
 8004730:	60b9      	str	r1, [r7, #8]
 8004732:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	f003 0307 	and.w	r3, r3, #7
 800473a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800473c:	69fb      	ldr	r3, [r7, #28]
 800473e:	f1c3 0307 	rsb	r3, r3, #7
 8004742:	2b04      	cmp	r3, #4
 8004744:	bf28      	it	cs
 8004746:	2304      	movcs	r3, #4
 8004748:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800474a:	69fb      	ldr	r3, [r7, #28]
 800474c:	3304      	adds	r3, #4
 800474e:	2b06      	cmp	r3, #6
 8004750:	d902      	bls.n	8004758 <NVIC_EncodePriority+0x30>
 8004752:	69fb      	ldr	r3, [r7, #28]
 8004754:	3b03      	subs	r3, #3
 8004756:	e000      	b.n	800475a <NVIC_EncodePriority+0x32>
 8004758:	2300      	movs	r3, #0
 800475a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800475c:	f04f 32ff 	mov.w	r2, #4294967295
 8004760:	69bb      	ldr	r3, [r7, #24]
 8004762:	fa02 f303 	lsl.w	r3, r2, r3
 8004766:	43da      	mvns	r2, r3
 8004768:	68bb      	ldr	r3, [r7, #8]
 800476a:	401a      	ands	r2, r3
 800476c:	697b      	ldr	r3, [r7, #20]
 800476e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004770:	f04f 31ff 	mov.w	r1, #4294967295
 8004774:	697b      	ldr	r3, [r7, #20]
 8004776:	fa01 f303 	lsl.w	r3, r1, r3
 800477a:	43d9      	mvns	r1, r3
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004780:	4313      	orrs	r3, r2
}
 8004782:	4618      	mov	r0, r3
 8004784:	3724      	adds	r7, #36	; 0x24
 8004786:	46bd      	mov	sp, r7
 8004788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800478c:	4770      	bx	lr

0800478e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800478e:	b580      	push	{r7, lr}
 8004790:	b082      	sub	sp, #8
 8004792:	af00      	add	r7, sp, #0
 8004794:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004796:	6878      	ldr	r0, [r7, #4]
 8004798:	f7ff ff4c 	bl	8004634 <__NVIC_SetPriorityGrouping>
}
 800479c:	bf00      	nop
 800479e:	3708      	adds	r7, #8
 80047a0:	46bd      	mov	sp, r7
 80047a2:	bd80      	pop	{r7, pc}

080047a4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80047a4:	b580      	push	{r7, lr}
 80047a6:	b086      	sub	sp, #24
 80047a8:	af00      	add	r7, sp, #0
 80047aa:	4603      	mov	r3, r0
 80047ac:	60b9      	str	r1, [r7, #8]
 80047ae:	607a      	str	r2, [r7, #4]
 80047b0:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80047b2:	2300      	movs	r3, #0
 80047b4:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80047b6:	f7ff ff61 	bl	800467c <__NVIC_GetPriorityGrouping>
 80047ba:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80047bc:	687a      	ldr	r2, [r7, #4]
 80047be:	68b9      	ldr	r1, [r7, #8]
 80047c0:	6978      	ldr	r0, [r7, #20]
 80047c2:	f7ff ffb1 	bl	8004728 <NVIC_EncodePriority>
 80047c6:	4602      	mov	r2, r0
 80047c8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80047cc:	4611      	mov	r1, r2
 80047ce:	4618      	mov	r0, r3
 80047d0:	f7ff ff80 	bl	80046d4 <__NVIC_SetPriority>
}
 80047d4:	bf00      	nop
 80047d6:	3718      	adds	r7, #24
 80047d8:	46bd      	mov	sp, r7
 80047da:	bd80      	pop	{r7, pc}

080047dc <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80047dc:	b580      	push	{r7, lr}
 80047de:	b082      	sub	sp, #8
 80047e0:	af00      	add	r7, sp, #0
 80047e2:	4603      	mov	r3, r0
 80047e4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80047e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80047ea:	4618      	mov	r0, r3
 80047ec:	f7ff ff54 	bl	8004698 <__NVIC_EnableIRQ>
}
 80047f0:	bf00      	nop
 80047f2:	3708      	adds	r7, #8
 80047f4:	46bd      	mov	sp, r7
 80047f6:	bd80      	pop	{r7, pc}

080047f8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80047f8:	b580      	push	{r7, lr}
 80047fa:	b086      	sub	sp, #24
 80047fc:	af00      	add	r7, sp, #0
 80047fe:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004800:	2300      	movs	r3, #0
 8004802:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8004804:	f7ff fa7e 	bl	8003d04 <HAL_GetTick>
 8004808:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	2b00      	cmp	r3, #0
 800480e:	d101      	bne.n	8004814 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8004810:	2301      	movs	r3, #1
 8004812:	e099      	b.n	8004948 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	2202      	movs	r2, #2
 8004818:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	2200      	movs	r2, #0
 8004820:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	681a      	ldr	r2, [r3, #0]
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	f022 0201 	bic.w	r2, r2, #1
 8004832:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004834:	e00f      	b.n	8004856 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004836:	f7ff fa65 	bl	8003d04 <HAL_GetTick>
 800483a:	4602      	mov	r2, r0
 800483c:	693b      	ldr	r3, [r7, #16]
 800483e:	1ad3      	subs	r3, r2, r3
 8004840:	2b05      	cmp	r3, #5
 8004842:	d908      	bls.n	8004856 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	2220      	movs	r2, #32
 8004848:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	2203      	movs	r2, #3
 800484e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8004852:	2303      	movs	r3, #3
 8004854:	e078      	b.n	8004948 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	f003 0301 	and.w	r3, r3, #1
 8004860:	2b00      	cmp	r3, #0
 8004862:	d1e8      	bne.n	8004836 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800486c:	697a      	ldr	r2, [r7, #20]
 800486e:	4b38      	ldr	r3, [pc, #224]	; (8004950 <HAL_DMA_Init+0x158>)
 8004870:	4013      	ands	r3, r2
 8004872:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	685a      	ldr	r2, [r3, #4]
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	689b      	ldr	r3, [r3, #8]
 800487c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004882:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	691b      	ldr	r3, [r3, #16]
 8004888:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800488e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	699b      	ldr	r3, [r3, #24]
 8004894:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800489a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	6a1b      	ldr	r3, [r3, #32]
 80048a0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80048a2:	697a      	ldr	r2, [r7, #20]
 80048a4:	4313      	orrs	r3, r2
 80048a6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048ac:	2b04      	cmp	r3, #4
 80048ae:	d107      	bne.n	80048c0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048b8:	4313      	orrs	r3, r2
 80048ba:	697a      	ldr	r2, [r7, #20]
 80048bc:	4313      	orrs	r3, r2
 80048be:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	697a      	ldr	r2, [r7, #20]
 80048c6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	695b      	ldr	r3, [r3, #20]
 80048ce:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80048d0:	697b      	ldr	r3, [r7, #20]
 80048d2:	f023 0307 	bic.w	r3, r3, #7
 80048d6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048dc:	697a      	ldr	r2, [r7, #20]
 80048de:	4313      	orrs	r3, r2
 80048e0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048e6:	2b04      	cmp	r3, #4
 80048e8:	d117      	bne.n	800491a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048ee:	697a      	ldr	r2, [r7, #20]
 80048f0:	4313      	orrs	r3, r2
 80048f2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d00e      	beq.n	800491a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80048fc:	6878      	ldr	r0, [r7, #4]
 80048fe:	f000 fb0d 	bl	8004f1c <DMA_CheckFifoParam>
 8004902:	4603      	mov	r3, r0
 8004904:	2b00      	cmp	r3, #0
 8004906:	d008      	beq.n	800491a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	2240      	movs	r2, #64	; 0x40
 800490c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	2201      	movs	r2, #1
 8004912:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8004916:	2301      	movs	r3, #1
 8004918:	e016      	b.n	8004948 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	697a      	ldr	r2, [r7, #20]
 8004920:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004922:	6878      	ldr	r0, [r7, #4]
 8004924:	f000 fac4 	bl	8004eb0 <DMA_CalcBaseAndBitshift>
 8004928:	4603      	mov	r3, r0
 800492a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004930:	223f      	movs	r2, #63	; 0x3f
 8004932:	409a      	lsls	r2, r3
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	2200      	movs	r2, #0
 800493c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	2201      	movs	r2, #1
 8004942:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8004946:	2300      	movs	r3, #0
}
 8004948:	4618      	mov	r0, r3
 800494a:	3718      	adds	r7, #24
 800494c:	46bd      	mov	sp, r7
 800494e:	bd80      	pop	{r7, pc}
 8004950:	f010803f 	.word	0xf010803f

08004954 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004954:	b580      	push	{r7, lr}
 8004956:	b086      	sub	sp, #24
 8004958:	af00      	add	r7, sp, #0
 800495a:	60f8      	str	r0, [r7, #12]
 800495c:	60b9      	str	r1, [r7, #8]
 800495e:	607a      	str	r2, [r7, #4]
 8004960:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004962:	2300      	movs	r3, #0
 8004964:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800496a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8004972:	2b01      	cmp	r3, #1
 8004974:	d101      	bne.n	800497a <HAL_DMA_Start_IT+0x26>
 8004976:	2302      	movs	r3, #2
 8004978:	e040      	b.n	80049fc <HAL_DMA_Start_IT+0xa8>
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	2201      	movs	r2, #1
 800497e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004988:	b2db      	uxtb	r3, r3
 800498a:	2b01      	cmp	r3, #1
 800498c:	d12f      	bne.n	80049ee <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	2202      	movs	r2, #2
 8004992:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	2200      	movs	r2, #0
 800499a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800499c:	683b      	ldr	r3, [r7, #0]
 800499e:	687a      	ldr	r2, [r7, #4]
 80049a0:	68b9      	ldr	r1, [r7, #8]
 80049a2:	68f8      	ldr	r0, [r7, #12]
 80049a4:	f000 fa56 	bl	8004e54 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80049ac:	223f      	movs	r2, #63	; 0x3f
 80049ae:	409a      	lsls	r2, r3
 80049b0:	693b      	ldr	r3, [r7, #16]
 80049b2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	681a      	ldr	r2, [r3, #0]
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	f042 0216 	orr.w	r2, r2, #22
 80049c2:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d007      	beq.n	80049dc <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	681a      	ldr	r2, [r3, #0]
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	f042 0208 	orr.w	r2, r2, #8
 80049da:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	681a      	ldr	r2, [r3, #0]
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	f042 0201 	orr.w	r2, r2, #1
 80049ea:	601a      	str	r2, [r3, #0]
 80049ec:	e005      	b.n	80049fa <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	2200      	movs	r2, #0
 80049f2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80049f6:	2302      	movs	r3, #2
 80049f8:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80049fa:	7dfb      	ldrb	r3, [r7, #23]
}
 80049fc:	4618      	mov	r0, r3
 80049fe:	3718      	adds	r7, #24
 8004a00:	46bd      	mov	sp, r7
 8004a02:	bd80      	pop	{r7, pc}

08004a04 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004a04:	b580      	push	{r7, lr}
 8004a06:	b084      	sub	sp, #16
 8004a08:	af00      	add	r7, sp, #0
 8004a0a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a10:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8004a12:	f7ff f977 	bl	8003d04 <HAL_GetTick>
 8004a16:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004a1e:	b2db      	uxtb	r3, r3
 8004a20:	2b02      	cmp	r3, #2
 8004a22:	d008      	beq.n	8004a36 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	2280      	movs	r2, #128	; 0x80
 8004a28:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	2200      	movs	r2, #0
 8004a2e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8004a32:	2301      	movs	r3, #1
 8004a34:	e052      	b.n	8004adc <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	681a      	ldr	r2, [r3, #0]
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	f022 0216 	bic.w	r2, r2, #22
 8004a44:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	695a      	ldr	r2, [r3, #20]
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004a54:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d103      	bne.n	8004a66 <HAL_DMA_Abort+0x62>
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d007      	beq.n	8004a76 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	681a      	ldr	r2, [r3, #0]
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	f022 0208 	bic.w	r2, r2, #8
 8004a74:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	681a      	ldr	r2, [r3, #0]
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	f022 0201 	bic.w	r2, r2, #1
 8004a84:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004a86:	e013      	b.n	8004ab0 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004a88:	f7ff f93c 	bl	8003d04 <HAL_GetTick>
 8004a8c:	4602      	mov	r2, r0
 8004a8e:	68bb      	ldr	r3, [r7, #8]
 8004a90:	1ad3      	subs	r3, r2, r3
 8004a92:	2b05      	cmp	r3, #5
 8004a94:	d90c      	bls.n	8004ab0 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	2220      	movs	r2, #32
 8004a9a:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	2203      	movs	r2, #3
 8004aa0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	2200      	movs	r2, #0
 8004aa8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8004aac:	2303      	movs	r3, #3
 8004aae:	e015      	b.n	8004adc <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	f003 0301 	and.w	r3, r3, #1
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d1e4      	bne.n	8004a88 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004ac2:	223f      	movs	r2, #63	; 0x3f
 8004ac4:	409a      	lsls	r2, r3
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	2201      	movs	r2, #1
 8004ace:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	2200      	movs	r2, #0
 8004ad6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8004ada:	2300      	movs	r3, #0
}
 8004adc:	4618      	mov	r0, r3
 8004ade:	3710      	adds	r7, #16
 8004ae0:	46bd      	mov	sp, r7
 8004ae2:	bd80      	pop	{r7, pc}

08004ae4 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004ae4:	b480      	push	{r7}
 8004ae6:	b083      	sub	sp, #12
 8004ae8:	af00      	add	r7, sp, #0
 8004aea:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004af2:	b2db      	uxtb	r3, r3
 8004af4:	2b02      	cmp	r3, #2
 8004af6:	d004      	beq.n	8004b02 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	2280      	movs	r2, #128	; 0x80
 8004afc:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8004afe:	2301      	movs	r3, #1
 8004b00:	e00c      	b.n	8004b1c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	2205      	movs	r2, #5
 8004b06:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	681a      	ldr	r2, [r3, #0]
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	f022 0201 	bic.w	r2, r2, #1
 8004b18:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8004b1a:	2300      	movs	r3, #0
}
 8004b1c:	4618      	mov	r0, r3
 8004b1e:	370c      	adds	r7, #12
 8004b20:	46bd      	mov	sp, r7
 8004b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b26:	4770      	bx	lr

08004b28 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004b28:	b580      	push	{r7, lr}
 8004b2a:	b086      	sub	sp, #24
 8004b2c:	af00      	add	r7, sp, #0
 8004b2e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8004b30:	2300      	movs	r3, #0
 8004b32:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004b34:	4b8e      	ldr	r3, [pc, #568]	; (8004d70 <HAL_DMA_IRQHandler+0x248>)
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	4a8e      	ldr	r2, [pc, #568]	; (8004d74 <HAL_DMA_IRQHandler+0x24c>)
 8004b3a:	fba2 2303 	umull	r2, r3, r2, r3
 8004b3e:	0a9b      	lsrs	r3, r3, #10
 8004b40:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004b46:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8004b48:	693b      	ldr	r3, [r7, #16]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b52:	2208      	movs	r2, #8
 8004b54:	409a      	lsls	r2, r3
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	4013      	ands	r3, r2
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d01a      	beq.n	8004b94 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	f003 0304 	and.w	r3, r3, #4
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d013      	beq.n	8004b94 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	681a      	ldr	r2, [r3, #0]
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	f022 0204 	bic.w	r2, r2, #4
 8004b7a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b80:	2208      	movs	r2, #8
 8004b82:	409a      	lsls	r2, r3
 8004b84:	693b      	ldr	r3, [r7, #16]
 8004b86:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b8c:	f043 0201 	orr.w	r2, r3, #1
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b98:	2201      	movs	r2, #1
 8004b9a:	409a      	lsls	r2, r3
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	4013      	ands	r3, r2
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d012      	beq.n	8004bca <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	695b      	ldr	r3, [r3, #20]
 8004baa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d00b      	beq.n	8004bca <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004bb6:	2201      	movs	r2, #1
 8004bb8:	409a      	lsls	r2, r3
 8004bba:	693b      	ldr	r3, [r7, #16]
 8004bbc:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004bc2:	f043 0202 	orr.w	r2, r3, #2
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004bce:	2204      	movs	r2, #4
 8004bd0:	409a      	lsls	r2, r3
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	4013      	ands	r3, r2
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d012      	beq.n	8004c00 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	f003 0302 	and.w	r3, r3, #2
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	d00b      	beq.n	8004c00 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004bec:	2204      	movs	r2, #4
 8004bee:	409a      	lsls	r2, r3
 8004bf0:	693b      	ldr	r3, [r7, #16]
 8004bf2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004bf8:	f043 0204 	orr.w	r2, r3, #4
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c04:	2210      	movs	r2, #16
 8004c06:	409a      	lsls	r2, r3
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	4013      	ands	r3, r2
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d043      	beq.n	8004c98 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	f003 0308 	and.w	r3, r3, #8
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d03c      	beq.n	8004c98 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c22:	2210      	movs	r2, #16
 8004c24:	409a      	lsls	r2, r3
 8004c26:	693b      	ldr	r3, [r7, #16]
 8004c28:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d018      	beq.n	8004c6a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d108      	bne.n	8004c58 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d024      	beq.n	8004c98 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c52:	6878      	ldr	r0, [r7, #4]
 8004c54:	4798      	blx	r3
 8004c56:	e01f      	b.n	8004c98 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d01b      	beq.n	8004c98 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004c64:	6878      	ldr	r0, [r7, #4]
 8004c66:	4798      	blx	r3
 8004c68:	e016      	b.n	8004c98 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d107      	bne.n	8004c88 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	681a      	ldr	r2, [r3, #0]
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	f022 0208 	bic.w	r2, r2, #8
 8004c86:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d003      	beq.n	8004c98 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c94:	6878      	ldr	r0, [r7, #4]
 8004c96:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c9c:	2220      	movs	r2, #32
 8004c9e:	409a      	lsls	r2, r3
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	4013      	ands	r3, r2
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	f000 808f 	beq.w	8004dc8 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	f003 0310 	and.w	r3, r3, #16
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	f000 8087 	beq.w	8004dc8 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004cbe:	2220      	movs	r2, #32
 8004cc0:	409a      	lsls	r2, r3
 8004cc2:	693b      	ldr	r3, [r7, #16]
 8004cc4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004ccc:	b2db      	uxtb	r3, r3
 8004cce:	2b05      	cmp	r3, #5
 8004cd0:	d136      	bne.n	8004d40 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	681a      	ldr	r2, [r3, #0]
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	f022 0216 	bic.w	r2, r2, #22
 8004ce0:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	695a      	ldr	r2, [r3, #20]
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004cf0:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d103      	bne.n	8004d02 <HAL_DMA_IRQHandler+0x1da>
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d007      	beq.n	8004d12 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	681a      	ldr	r2, [r3, #0]
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	f022 0208 	bic.w	r2, r2, #8
 8004d10:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004d16:	223f      	movs	r2, #63	; 0x3f
 8004d18:	409a      	lsls	r2, r3
 8004d1a:	693b      	ldr	r3, [r7, #16]
 8004d1c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	2201      	movs	r2, #1
 8004d22:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	2200      	movs	r2, #0
 8004d2a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d07e      	beq.n	8004e34 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004d3a:	6878      	ldr	r0, [r7, #4]
 8004d3c:	4798      	blx	r3
        }
        return;
 8004d3e:	e079      	b.n	8004e34 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d01d      	beq.n	8004d8a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d10d      	bne.n	8004d78 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d031      	beq.n	8004dc8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d68:	6878      	ldr	r0, [r7, #4]
 8004d6a:	4798      	blx	r3
 8004d6c:	e02c      	b.n	8004dc8 <HAL_DMA_IRQHandler+0x2a0>
 8004d6e:	bf00      	nop
 8004d70:	20000008 	.word	0x20000008
 8004d74:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d023      	beq.n	8004dc8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d84:	6878      	ldr	r0, [r7, #4]
 8004d86:	4798      	blx	r3
 8004d88:	e01e      	b.n	8004dc8 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	d10f      	bne.n	8004db8 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	681a      	ldr	r2, [r3, #0]
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	f022 0210 	bic.w	r2, r2, #16
 8004da6:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	2201      	movs	r2, #1
 8004dac:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	2200      	movs	r2, #0
 8004db4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d003      	beq.n	8004dc8 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004dc4:	6878      	ldr	r0, [r7, #4]
 8004dc6:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d032      	beq.n	8004e36 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004dd4:	f003 0301 	and.w	r3, r3, #1
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d022      	beq.n	8004e22 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	2205      	movs	r2, #5
 8004de0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	681a      	ldr	r2, [r3, #0]
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	f022 0201 	bic.w	r2, r2, #1
 8004df2:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004df4:	68bb      	ldr	r3, [r7, #8]
 8004df6:	3301      	adds	r3, #1
 8004df8:	60bb      	str	r3, [r7, #8]
 8004dfa:	697a      	ldr	r2, [r7, #20]
 8004dfc:	429a      	cmp	r2, r3
 8004dfe:	d307      	bcc.n	8004e10 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	f003 0301 	and.w	r3, r3, #1
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d1f2      	bne.n	8004df4 <HAL_DMA_IRQHandler+0x2cc>
 8004e0e:	e000      	b.n	8004e12 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8004e10:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	2201      	movs	r2, #1
 8004e16:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	2200      	movs	r2, #0
 8004e1e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d005      	beq.n	8004e36 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004e2e:	6878      	ldr	r0, [r7, #4]
 8004e30:	4798      	blx	r3
 8004e32:	e000      	b.n	8004e36 <HAL_DMA_IRQHandler+0x30e>
        return;
 8004e34:	bf00      	nop
    }
  }
}
 8004e36:	3718      	adds	r7, #24
 8004e38:	46bd      	mov	sp, r7
 8004e3a:	bd80      	pop	{r7, pc}

08004e3c <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8004e3c:	b480      	push	{r7}
 8004e3e:	b083      	sub	sp, #12
 8004e40:	af00      	add	r7, sp, #0
 8004e42:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 8004e48:	4618      	mov	r0, r3
 8004e4a:	370c      	adds	r7, #12
 8004e4c:	46bd      	mov	sp, r7
 8004e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e52:	4770      	bx	lr

08004e54 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004e54:	b480      	push	{r7}
 8004e56:	b085      	sub	sp, #20
 8004e58:	af00      	add	r7, sp, #0
 8004e5a:	60f8      	str	r0, [r7, #12]
 8004e5c:	60b9      	str	r1, [r7, #8]
 8004e5e:	607a      	str	r2, [r7, #4]
 8004e60:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	681a      	ldr	r2, [r3, #0]
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004e70:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	683a      	ldr	r2, [r7, #0]
 8004e78:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	689b      	ldr	r3, [r3, #8]
 8004e7e:	2b40      	cmp	r3, #64	; 0x40
 8004e80:	d108      	bne.n	8004e94 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	687a      	ldr	r2, [r7, #4]
 8004e88:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	68ba      	ldr	r2, [r7, #8]
 8004e90:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8004e92:	e007      	b.n	8004ea4 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	68ba      	ldr	r2, [r7, #8]
 8004e9a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	687a      	ldr	r2, [r7, #4]
 8004ea2:	60da      	str	r2, [r3, #12]
}
 8004ea4:	bf00      	nop
 8004ea6:	3714      	adds	r7, #20
 8004ea8:	46bd      	mov	sp, r7
 8004eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eae:	4770      	bx	lr

08004eb0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004eb0:	b480      	push	{r7}
 8004eb2:	b085      	sub	sp, #20
 8004eb4:	af00      	add	r7, sp, #0
 8004eb6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	b2db      	uxtb	r3, r3
 8004ebe:	3b10      	subs	r3, #16
 8004ec0:	4a14      	ldr	r2, [pc, #80]	; (8004f14 <DMA_CalcBaseAndBitshift+0x64>)
 8004ec2:	fba2 2303 	umull	r2, r3, r2, r3
 8004ec6:	091b      	lsrs	r3, r3, #4
 8004ec8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004eca:	4a13      	ldr	r2, [pc, #76]	; (8004f18 <DMA_CalcBaseAndBitshift+0x68>)
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	4413      	add	r3, r2
 8004ed0:	781b      	ldrb	r3, [r3, #0]
 8004ed2:	461a      	mov	r2, r3
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	2b03      	cmp	r3, #3
 8004edc:	d909      	bls.n	8004ef2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004ee6:	f023 0303 	bic.w	r3, r3, #3
 8004eea:	1d1a      	adds	r2, r3, #4
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	659a      	str	r2, [r3, #88]	; 0x58
 8004ef0:	e007      	b.n	8004f02 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004efa:	f023 0303 	bic.w	r3, r3, #3
 8004efe:	687a      	ldr	r2, [r7, #4]
 8004f00:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8004f06:	4618      	mov	r0, r3
 8004f08:	3714      	adds	r7, #20
 8004f0a:	46bd      	mov	sp, r7
 8004f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f10:	4770      	bx	lr
 8004f12:	bf00      	nop
 8004f14:	aaaaaaab 	.word	0xaaaaaaab
 8004f18:	0801da40 	.word	0x0801da40

08004f1c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004f1c:	b480      	push	{r7}
 8004f1e:	b085      	sub	sp, #20
 8004f20:	af00      	add	r7, sp, #0
 8004f22:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004f24:	2300      	movs	r3, #0
 8004f26:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f2c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	699b      	ldr	r3, [r3, #24]
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d11f      	bne.n	8004f76 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8004f36:	68bb      	ldr	r3, [r7, #8]
 8004f38:	2b03      	cmp	r3, #3
 8004f3a:	d856      	bhi.n	8004fea <DMA_CheckFifoParam+0xce>
 8004f3c:	a201      	add	r2, pc, #4	; (adr r2, 8004f44 <DMA_CheckFifoParam+0x28>)
 8004f3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f42:	bf00      	nop
 8004f44:	08004f55 	.word	0x08004f55
 8004f48:	08004f67 	.word	0x08004f67
 8004f4c:	08004f55 	.word	0x08004f55
 8004f50:	08004feb 	.word	0x08004feb
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f58:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d046      	beq.n	8004fee <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004f60:	2301      	movs	r3, #1
 8004f62:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004f64:	e043      	b.n	8004fee <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f6a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004f6e:	d140      	bne.n	8004ff2 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004f70:	2301      	movs	r3, #1
 8004f72:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004f74:	e03d      	b.n	8004ff2 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	699b      	ldr	r3, [r3, #24]
 8004f7a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004f7e:	d121      	bne.n	8004fc4 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004f80:	68bb      	ldr	r3, [r7, #8]
 8004f82:	2b03      	cmp	r3, #3
 8004f84:	d837      	bhi.n	8004ff6 <DMA_CheckFifoParam+0xda>
 8004f86:	a201      	add	r2, pc, #4	; (adr r2, 8004f8c <DMA_CheckFifoParam+0x70>)
 8004f88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f8c:	08004f9d 	.word	0x08004f9d
 8004f90:	08004fa3 	.word	0x08004fa3
 8004f94:	08004f9d 	.word	0x08004f9d
 8004f98:	08004fb5 	.word	0x08004fb5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004f9c:	2301      	movs	r3, #1
 8004f9e:	73fb      	strb	r3, [r7, #15]
      break;
 8004fa0:	e030      	b.n	8005004 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004fa6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d025      	beq.n	8004ffa <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8004fae:	2301      	movs	r3, #1
 8004fb0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004fb2:	e022      	b.n	8004ffa <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004fb8:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004fbc:	d11f      	bne.n	8004ffe <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8004fbe:	2301      	movs	r3, #1
 8004fc0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004fc2:	e01c      	b.n	8004ffe <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004fc4:	68bb      	ldr	r3, [r7, #8]
 8004fc6:	2b02      	cmp	r3, #2
 8004fc8:	d903      	bls.n	8004fd2 <DMA_CheckFifoParam+0xb6>
 8004fca:	68bb      	ldr	r3, [r7, #8]
 8004fcc:	2b03      	cmp	r3, #3
 8004fce:	d003      	beq.n	8004fd8 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004fd0:	e018      	b.n	8005004 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8004fd2:	2301      	movs	r3, #1
 8004fd4:	73fb      	strb	r3, [r7, #15]
      break;
 8004fd6:	e015      	b.n	8005004 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004fdc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d00e      	beq.n	8005002 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004fe4:	2301      	movs	r3, #1
 8004fe6:	73fb      	strb	r3, [r7, #15]
      break;
 8004fe8:	e00b      	b.n	8005002 <DMA_CheckFifoParam+0xe6>
      break;
 8004fea:	bf00      	nop
 8004fec:	e00a      	b.n	8005004 <DMA_CheckFifoParam+0xe8>
      break;
 8004fee:	bf00      	nop
 8004ff0:	e008      	b.n	8005004 <DMA_CheckFifoParam+0xe8>
      break;
 8004ff2:	bf00      	nop
 8004ff4:	e006      	b.n	8005004 <DMA_CheckFifoParam+0xe8>
      break;
 8004ff6:	bf00      	nop
 8004ff8:	e004      	b.n	8005004 <DMA_CheckFifoParam+0xe8>
      break;
 8004ffa:	bf00      	nop
 8004ffc:	e002      	b.n	8005004 <DMA_CheckFifoParam+0xe8>
      break;   
 8004ffe:	bf00      	nop
 8005000:	e000      	b.n	8005004 <DMA_CheckFifoParam+0xe8>
      break;
 8005002:	bf00      	nop
    }
  } 
  
  return status; 
 8005004:	7bfb      	ldrb	r3, [r7, #15]
}
 8005006:	4618      	mov	r0, r3
 8005008:	3714      	adds	r7, #20
 800500a:	46bd      	mov	sp, r7
 800500c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005010:	4770      	bx	lr
 8005012:	bf00      	nop

08005014 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005014:	b480      	push	{r7}
 8005016:	b089      	sub	sp, #36	; 0x24
 8005018:	af00      	add	r7, sp, #0
 800501a:	6078      	str	r0, [r7, #4]
 800501c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800501e:	2300      	movs	r3, #0
 8005020:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8005022:	2300      	movs	r3, #0
 8005024:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8005026:	2300      	movs	r3, #0
 8005028:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800502a:	2300      	movs	r3, #0
 800502c:	61fb      	str	r3, [r7, #28]
 800502e:	e165      	b.n	80052fc <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005030:	2201      	movs	r2, #1
 8005032:	69fb      	ldr	r3, [r7, #28]
 8005034:	fa02 f303 	lsl.w	r3, r2, r3
 8005038:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800503a:	683b      	ldr	r3, [r7, #0]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	697a      	ldr	r2, [r7, #20]
 8005040:	4013      	ands	r3, r2
 8005042:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005044:	693a      	ldr	r2, [r7, #16]
 8005046:	697b      	ldr	r3, [r7, #20]
 8005048:	429a      	cmp	r2, r3
 800504a:	f040 8154 	bne.w	80052f6 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800504e:	683b      	ldr	r3, [r7, #0]
 8005050:	685b      	ldr	r3, [r3, #4]
 8005052:	f003 0303 	and.w	r3, r3, #3
 8005056:	2b01      	cmp	r3, #1
 8005058:	d005      	beq.n	8005066 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800505a:	683b      	ldr	r3, [r7, #0]
 800505c:	685b      	ldr	r3, [r3, #4]
 800505e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005062:	2b02      	cmp	r3, #2
 8005064:	d130      	bne.n	80050c8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	689b      	ldr	r3, [r3, #8]
 800506a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800506c:	69fb      	ldr	r3, [r7, #28]
 800506e:	005b      	lsls	r3, r3, #1
 8005070:	2203      	movs	r2, #3
 8005072:	fa02 f303 	lsl.w	r3, r2, r3
 8005076:	43db      	mvns	r3, r3
 8005078:	69ba      	ldr	r2, [r7, #24]
 800507a:	4013      	ands	r3, r2
 800507c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800507e:	683b      	ldr	r3, [r7, #0]
 8005080:	68da      	ldr	r2, [r3, #12]
 8005082:	69fb      	ldr	r3, [r7, #28]
 8005084:	005b      	lsls	r3, r3, #1
 8005086:	fa02 f303 	lsl.w	r3, r2, r3
 800508a:	69ba      	ldr	r2, [r7, #24]
 800508c:	4313      	orrs	r3, r2
 800508e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	69ba      	ldr	r2, [r7, #24]
 8005094:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	685b      	ldr	r3, [r3, #4]
 800509a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800509c:	2201      	movs	r2, #1
 800509e:	69fb      	ldr	r3, [r7, #28]
 80050a0:	fa02 f303 	lsl.w	r3, r2, r3
 80050a4:	43db      	mvns	r3, r3
 80050a6:	69ba      	ldr	r2, [r7, #24]
 80050a8:	4013      	ands	r3, r2
 80050aa:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80050ac:	683b      	ldr	r3, [r7, #0]
 80050ae:	685b      	ldr	r3, [r3, #4]
 80050b0:	091b      	lsrs	r3, r3, #4
 80050b2:	f003 0201 	and.w	r2, r3, #1
 80050b6:	69fb      	ldr	r3, [r7, #28]
 80050b8:	fa02 f303 	lsl.w	r3, r2, r3
 80050bc:	69ba      	ldr	r2, [r7, #24]
 80050be:	4313      	orrs	r3, r2
 80050c0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	69ba      	ldr	r2, [r7, #24]
 80050c6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80050c8:	683b      	ldr	r3, [r7, #0]
 80050ca:	685b      	ldr	r3, [r3, #4]
 80050cc:	f003 0303 	and.w	r3, r3, #3
 80050d0:	2b03      	cmp	r3, #3
 80050d2:	d017      	beq.n	8005104 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	68db      	ldr	r3, [r3, #12]
 80050d8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80050da:	69fb      	ldr	r3, [r7, #28]
 80050dc:	005b      	lsls	r3, r3, #1
 80050de:	2203      	movs	r2, #3
 80050e0:	fa02 f303 	lsl.w	r3, r2, r3
 80050e4:	43db      	mvns	r3, r3
 80050e6:	69ba      	ldr	r2, [r7, #24]
 80050e8:	4013      	ands	r3, r2
 80050ea:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80050ec:	683b      	ldr	r3, [r7, #0]
 80050ee:	689a      	ldr	r2, [r3, #8]
 80050f0:	69fb      	ldr	r3, [r7, #28]
 80050f2:	005b      	lsls	r3, r3, #1
 80050f4:	fa02 f303 	lsl.w	r3, r2, r3
 80050f8:	69ba      	ldr	r2, [r7, #24]
 80050fa:	4313      	orrs	r3, r2
 80050fc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	69ba      	ldr	r2, [r7, #24]
 8005102:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005104:	683b      	ldr	r3, [r7, #0]
 8005106:	685b      	ldr	r3, [r3, #4]
 8005108:	f003 0303 	and.w	r3, r3, #3
 800510c:	2b02      	cmp	r3, #2
 800510e:	d123      	bne.n	8005158 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005110:	69fb      	ldr	r3, [r7, #28]
 8005112:	08da      	lsrs	r2, r3, #3
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	3208      	adds	r2, #8
 8005118:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800511c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800511e:	69fb      	ldr	r3, [r7, #28]
 8005120:	f003 0307 	and.w	r3, r3, #7
 8005124:	009b      	lsls	r3, r3, #2
 8005126:	220f      	movs	r2, #15
 8005128:	fa02 f303 	lsl.w	r3, r2, r3
 800512c:	43db      	mvns	r3, r3
 800512e:	69ba      	ldr	r2, [r7, #24]
 8005130:	4013      	ands	r3, r2
 8005132:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8005134:	683b      	ldr	r3, [r7, #0]
 8005136:	691a      	ldr	r2, [r3, #16]
 8005138:	69fb      	ldr	r3, [r7, #28]
 800513a:	f003 0307 	and.w	r3, r3, #7
 800513e:	009b      	lsls	r3, r3, #2
 8005140:	fa02 f303 	lsl.w	r3, r2, r3
 8005144:	69ba      	ldr	r2, [r7, #24]
 8005146:	4313      	orrs	r3, r2
 8005148:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800514a:	69fb      	ldr	r3, [r7, #28]
 800514c:	08da      	lsrs	r2, r3, #3
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	3208      	adds	r2, #8
 8005152:	69b9      	ldr	r1, [r7, #24]
 8005154:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800515e:	69fb      	ldr	r3, [r7, #28]
 8005160:	005b      	lsls	r3, r3, #1
 8005162:	2203      	movs	r2, #3
 8005164:	fa02 f303 	lsl.w	r3, r2, r3
 8005168:	43db      	mvns	r3, r3
 800516a:	69ba      	ldr	r2, [r7, #24]
 800516c:	4013      	ands	r3, r2
 800516e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005170:	683b      	ldr	r3, [r7, #0]
 8005172:	685b      	ldr	r3, [r3, #4]
 8005174:	f003 0203 	and.w	r2, r3, #3
 8005178:	69fb      	ldr	r3, [r7, #28]
 800517a:	005b      	lsls	r3, r3, #1
 800517c:	fa02 f303 	lsl.w	r3, r2, r3
 8005180:	69ba      	ldr	r2, [r7, #24]
 8005182:	4313      	orrs	r3, r2
 8005184:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	69ba      	ldr	r2, [r7, #24]
 800518a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800518c:	683b      	ldr	r3, [r7, #0]
 800518e:	685b      	ldr	r3, [r3, #4]
 8005190:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005194:	2b00      	cmp	r3, #0
 8005196:	f000 80ae 	beq.w	80052f6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800519a:	2300      	movs	r3, #0
 800519c:	60fb      	str	r3, [r7, #12]
 800519e:	4b5d      	ldr	r3, [pc, #372]	; (8005314 <HAL_GPIO_Init+0x300>)
 80051a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80051a2:	4a5c      	ldr	r2, [pc, #368]	; (8005314 <HAL_GPIO_Init+0x300>)
 80051a4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80051a8:	6453      	str	r3, [r2, #68]	; 0x44
 80051aa:	4b5a      	ldr	r3, [pc, #360]	; (8005314 <HAL_GPIO_Init+0x300>)
 80051ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80051ae:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80051b2:	60fb      	str	r3, [r7, #12]
 80051b4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80051b6:	4a58      	ldr	r2, [pc, #352]	; (8005318 <HAL_GPIO_Init+0x304>)
 80051b8:	69fb      	ldr	r3, [r7, #28]
 80051ba:	089b      	lsrs	r3, r3, #2
 80051bc:	3302      	adds	r3, #2
 80051be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80051c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80051c4:	69fb      	ldr	r3, [r7, #28]
 80051c6:	f003 0303 	and.w	r3, r3, #3
 80051ca:	009b      	lsls	r3, r3, #2
 80051cc:	220f      	movs	r2, #15
 80051ce:	fa02 f303 	lsl.w	r3, r2, r3
 80051d2:	43db      	mvns	r3, r3
 80051d4:	69ba      	ldr	r2, [r7, #24]
 80051d6:	4013      	ands	r3, r2
 80051d8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	4a4f      	ldr	r2, [pc, #316]	; (800531c <HAL_GPIO_Init+0x308>)
 80051de:	4293      	cmp	r3, r2
 80051e0:	d025      	beq.n	800522e <HAL_GPIO_Init+0x21a>
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	4a4e      	ldr	r2, [pc, #312]	; (8005320 <HAL_GPIO_Init+0x30c>)
 80051e6:	4293      	cmp	r3, r2
 80051e8:	d01f      	beq.n	800522a <HAL_GPIO_Init+0x216>
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	4a4d      	ldr	r2, [pc, #308]	; (8005324 <HAL_GPIO_Init+0x310>)
 80051ee:	4293      	cmp	r3, r2
 80051f0:	d019      	beq.n	8005226 <HAL_GPIO_Init+0x212>
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	4a4c      	ldr	r2, [pc, #304]	; (8005328 <HAL_GPIO_Init+0x314>)
 80051f6:	4293      	cmp	r3, r2
 80051f8:	d013      	beq.n	8005222 <HAL_GPIO_Init+0x20e>
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	4a4b      	ldr	r2, [pc, #300]	; (800532c <HAL_GPIO_Init+0x318>)
 80051fe:	4293      	cmp	r3, r2
 8005200:	d00d      	beq.n	800521e <HAL_GPIO_Init+0x20a>
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	4a4a      	ldr	r2, [pc, #296]	; (8005330 <HAL_GPIO_Init+0x31c>)
 8005206:	4293      	cmp	r3, r2
 8005208:	d007      	beq.n	800521a <HAL_GPIO_Init+0x206>
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	4a49      	ldr	r2, [pc, #292]	; (8005334 <HAL_GPIO_Init+0x320>)
 800520e:	4293      	cmp	r3, r2
 8005210:	d101      	bne.n	8005216 <HAL_GPIO_Init+0x202>
 8005212:	2306      	movs	r3, #6
 8005214:	e00c      	b.n	8005230 <HAL_GPIO_Init+0x21c>
 8005216:	2307      	movs	r3, #7
 8005218:	e00a      	b.n	8005230 <HAL_GPIO_Init+0x21c>
 800521a:	2305      	movs	r3, #5
 800521c:	e008      	b.n	8005230 <HAL_GPIO_Init+0x21c>
 800521e:	2304      	movs	r3, #4
 8005220:	e006      	b.n	8005230 <HAL_GPIO_Init+0x21c>
 8005222:	2303      	movs	r3, #3
 8005224:	e004      	b.n	8005230 <HAL_GPIO_Init+0x21c>
 8005226:	2302      	movs	r3, #2
 8005228:	e002      	b.n	8005230 <HAL_GPIO_Init+0x21c>
 800522a:	2301      	movs	r3, #1
 800522c:	e000      	b.n	8005230 <HAL_GPIO_Init+0x21c>
 800522e:	2300      	movs	r3, #0
 8005230:	69fa      	ldr	r2, [r7, #28]
 8005232:	f002 0203 	and.w	r2, r2, #3
 8005236:	0092      	lsls	r2, r2, #2
 8005238:	4093      	lsls	r3, r2
 800523a:	69ba      	ldr	r2, [r7, #24]
 800523c:	4313      	orrs	r3, r2
 800523e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005240:	4935      	ldr	r1, [pc, #212]	; (8005318 <HAL_GPIO_Init+0x304>)
 8005242:	69fb      	ldr	r3, [r7, #28]
 8005244:	089b      	lsrs	r3, r3, #2
 8005246:	3302      	adds	r3, #2
 8005248:	69ba      	ldr	r2, [r7, #24]
 800524a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800524e:	4b3a      	ldr	r3, [pc, #232]	; (8005338 <HAL_GPIO_Init+0x324>)
 8005250:	689b      	ldr	r3, [r3, #8]
 8005252:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005254:	693b      	ldr	r3, [r7, #16]
 8005256:	43db      	mvns	r3, r3
 8005258:	69ba      	ldr	r2, [r7, #24]
 800525a:	4013      	ands	r3, r2
 800525c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800525e:	683b      	ldr	r3, [r7, #0]
 8005260:	685b      	ldr	r3, [r3, #4]
 8005262:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005266:	2b00      	cmp	r3, #0
 8005268:	d003      	beq.n	8005272 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800526a:	69ba      	ldr	r2, [r7, #24]
 800526c:	693b      	ldr	r3, [r7, #16]
 800526e:	4313      	orrs	r3, r2
 8005270:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005272:	4a31      	ldr	r2, [pc, #196]	; (8005338 <HAL_GPIO_Init+0x324>)
 8005274:	69bb      	ldr	r3, [r7, #24]
 8005276:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005278:	4b2f      	ldr	r3, [pc, #188]	; (8005338 <HAL_GPIO_Init+0x324>)
 800527a:	68db      	ldr	r3, [r3, #12]
 800527c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800527e:	693b      	ldr	r3, [r7, #16]
 8005280:	43db      	mvns	r3, r3
 8005282:	69ba      	ldr	r2, [r7, #24]
 8005284:	4013      	ands	r3, r2
 8005286:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005288:	683b      	ldr	r3, [r7, #0]
 800528a:	685b      	ldr	r3, [r3, #4]
 800528c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005290:	2b00      	cmp	r3, #0
 8005292:	d003      	beq.n	800529c <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8005294:	69ba      	ldr	r2, [r7, #24]
 8005296:	693b      	ldr	r3, [r7, #16]
 8005298:	4313      	orrs	r3, r2
 800529a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800529c:	4a26      	ldr	r2, [pc, #152]	; (8005338 <HAL_GPIO_Init+0x324>)
 800529e:	69bb      	ldr	r3, [r7, #24]
 80052a0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80052a2:	4b25      	ldr	r3, [pc, #148]	; (8005338 <HAL_GPIO_Init+0x324>)
 80052a4:	685b      	ldr	r3, [r3, #4]
 80052a6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80052a8:	693b      	ldr	r3, [r7, #16]
 80052aa:	43db      	mvns	r3, r3
 80052ac:	69ba      	ldr	r2, [r7, #24]
 80052ae:	4013      	ands	r3, r2
 80052b0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80052b2:	683b      	ldr	r3, [r7, #0]
 80052b4:	685b      	ldr	r3, [r3, #4]
 80052b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d003      	beq.n	80052c6 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80052be:	69ba      	ldr	r2, [r7, #24]
 80052c0:	693b      	ldr	r3, [r7, #16]
 80052c2:	4313      	orrs	r3, r2
 80052c4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80052c6:	4a1c      	ldr	r2, [pc, #112]	; (8005338 <HAL_GPIO_Init+0x324>)
 80052c8:	69bb      	ldr	r3, [r7, #24]
 80052ca:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80052cc:	4b1a      	ldr	r3, [pc, #104]	; (8005338 <HAL_GPIO_Init+0x324>)
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80052d2:	693b      	ldr	r3, [r7, #16]
 80052d4:	43db      	mvns	r3, r3
 80052d6:	69ba      	ldr	r2, [r7, #24]
 80052d8:	4013      	ands	r3, r2
 80052da:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80052dc:	683b      	ldr	r3, [r7, #0]
 80052de:	685b      	ldr	r3, [r3, #4]
 80052e0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d003      	beq.n	80052f0 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80052e8:	69ba      	ldr	r2, [r7, #24]
 80052ea:	693b      	ldr	r3, [r7, #16]
 80052ec:	4313      	orrs	r3, r2
 80052ee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80052f0:	4a11      	ldr	r2, [pc, #68]	; (8005338 <HAL_GPIO_Init+0x324>)
 80052f2:	69bb      	ldr	r3, [r7, #24]
 80052f4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80052f6:	69fb      	ldr	r3, [r7, #28]
 80052f8:	3301      	adds	r3, #1
 80052fa:	61fb      	str	r3, [r7, #28]
 80052fc:	69fb      	ldr	r3, [r7, #28]
 80052fe:	2b0f      	cmp	r3, #15
 8005300:	f67f ae96 	bls.w	8005030 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8005304:	bf00      	nop
 8005306:	bf00      	nop
 8005308:	3724      	adds	r7, #36	; 0x24
 800530a:	46bd      	mov	sp, r7
 800530c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005310:	4770      	bx	lr
 8005312:	bf00      	nop
 8005314:	40023800 	.word	0x40023800
 8005318:	40013800 	.word	0x40013800
 800531c:	40020000 	.word	0x40020000
 8005320:	40020400 	.word	0x40020400
 8005324:	40020800 	.word	0x40020800
 8005328:	40020c00 	.word	0x40020c00
 800532c:	40021000 	.word	0x40021000
 8005330:	40021400 	.word	0x40021400
 8005334:	40021800 	.word	0x40021800
 8005338:	40013c00 	.word	0x40013c00

0800533c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800533c:	b480      	push	{r7}
 800533e:	b085      	sub	sp, #20
 8005340:	af00      	add	r7, sp, #0
 8005342:	6078      	str	r0, [r7, #4]
 8005344:	460b      	mov	r3, r1
 8005346:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	691a      	ldr	r2, [r3, #16]
 800534c:	887b      	ldrh	r3, [r7, #2]
 800534e:	4013      	ands	r3, r2
 8005350:	2b00      	cmp	r3, #0
 8005352:	d002      	beq.n	800535a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005354:	2301      	movs	r3, #1
 8005356:	73fb      	strb	r3, [r7, #15]
 8005358:	e001      	b.n	800535e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800535a:	2300      	movs	r3, #0
 800535c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800535e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005360:	4618      	mov	r0, r3
 8005362:	3714      	adds	r7, #20
 8005364:	46bd      	mov	sp, r7
 8005366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800536a:	4770      	bx	lr

0800536c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800536c:	b580      	push	{r7, lr}
 800536e:	b084      	sub	sp, #16
 8005370:	af00      	add	r7, sp, #0
 8005372:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	2b00      	cmp	r3, #0
 8005378:	d101      	bne.n	800537e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800537a:	2301      	movs	r3, #1
 800537c:	e12b      	b.n	80055d6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005384:	b2db      	uxtb	r3, r3
 8005386:	2b00      	cmp	r3, #0
 8005388:	d106      	bne.n	8005398 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	2200      	movs	r2, #0
 800538e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8005392:	6878      	ldr	r0, [r7, #4]
 8005394:	f7fc fd76 	bl	8001e84 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	2224      	movs	r2, #36	; 0x24
 800539c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	681a      	ldr	r2, [r3, #0]
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	f022 0201 	bic.w	r2, r2, #1
 80053ae:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	681a      	ldr	r2, [r3, #0]
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80053be:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	681a      	ldr	r2, [r3, #0]
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80053ce:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80053d0:	f002 f92e 	bl	8007630 <HAL_RCC_GetPCLK1Freq>
 80053d4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	685b      	ldr	r3, [r3, #4]
 80053da:	4a81      	ldr	r2, [pc, #516]	; (80055e0 <HAL_I2C_Init+0x274>)
 80053dc:	4293      	cmp	r3, r2
 80053de:	d807      	bhi.n	80053f0 <HAL_I2C_Init+0x84>
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	4a80      	ldr	r2, [pc, #512]	; (80055e4 <HAL_I2C_Init+0x278>)
 80053e4:	4293      	cmp	r3, r2
 80053e6:	bf94      	ite	ls
 80053e8:	2301      	movls	r3, #1
 80053ea:	2300      	movhi	r3, #0
 80053ec:	b2db      	uxtb	r3, r3
 80053ee:	e006      	b.n	80053fe <HAL_I2C_Init+0x92>
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	4a7d      	ldr	r2, [pc, #500]	; (80055e8 <HAL_I2C_Init+0x27c>)
 80053f4:	4293      	cmp	r3, r2
 80053f6:	bf94      	ite	ls
 80053f8:	2301      	movls	r3, #1
 80053fa:	2300      	movhi	r3, #0
 80053fc:	b2db      	uxtb	r3, r3
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d001      	beq.n	8005406 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8005402:	2301      	movs	r3, #1
 8005404:	e0e7      	b.n	80055d6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	4a78      	ldr	r2, [pc, #480]	; (80055ec <HAL_I2C_Init+0x280>)
 800540a:	fba2 2303 	umull	r2, r3, r2, r3
 800540e:	0c9b      	lsrs	r3, r3, #18
 8005410:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	685b      	ldr	r3, [r3, #4]
 8005418:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	68ba      	ldr	r2, [r7, #8]
 8005422:	430a      	orrs	r2, r1
 8005424:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	6a1b      	ldr	r3, [r3, #32]
 800542c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	685b      	ldr	r3, [r3, #4]
 8005434:	4a6a      	ldr	r2, [pc, #424]	; (80055e0 <HAL_I2C_Init+0x274>)
 8005436:	4293      	cmp	r3, r2
 8005438:	d802      	bhi.n	8005440 <HAL_I2C_Init+0xd4>
 800543a:	68bb      	ldr	r3, [r7, #8]
 800543c:	3301      	adds	r3, #1
 800543e:	e009      	b.n	8005454 <HAL_I2C_Init+0xe8>
 8005440:	68bb      	ldr	r3, [r7, #8]
 8005442:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8005446:	fb02 f303 	mul.w	r3, r2, r3
 800544a:	4a69      	ldr	r2, [pc, #420]	; (80055f0 <HAL_I2C_Init+0x284>)
 800544c:	fba2 2303 	umull	r2, r3, r2, r3
 8005450:	099b      	lsrs	r3, r3, #6
 8005452:	3301      	adds	r3, #1
 8005454:	687a      	ldr	r2, [r7, #4]
 8005456:	6812      	ldr	r2, [r2, #0]
 8005458:	430b      	orrs	r3, r1
 800545a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	69db      	ldr	r3, [r3, #28]
 8005462:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8005466:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	685b      	ldr	r3, [r3, #4]
 800546e:	495c      	ldr	r1, [pc, #368]	; (80055e0 <HAL_I2C_Init+0x274>)
 8005470:	428b      	cmp	r3, r1
 8005472:	d819      	bhi.n	80054a8 <HAL_I2C_Init+0x13c>
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	1e59      	subs	r1, r3, #1
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	685b      	ldr	r3, [r3, #4]
 800547c:	005b      	lsls	r3, r3, #1
 800547e:	fbb1 f3f3 	udiv	r3, r1, r3
 8005482:	1c59      	adds	r1, r3, #1
 8005484:	f640 73fc 	movw	r3, #4092	; 0xffc
 8005488:	400b      	ands	r3, r1
 800548a:	2b00      	cmp	r3, #0
 800548c:	d00a      	beq.n	80054a4 <HAL_I2C_Init+0x138>
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	1e59      	subs	r1, r3, #1
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	685b      	ldr	r3, [r3, #4]
 8005496:	005b      	lsls	r3, r3, #1
 8005498:	fbb1 f3f3 	udiv	r3, r1, r3
 800549c:	3301      	adds	r3, #1
 800549e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80054a2:	e051      	b.n	8005548 <HAL_I2C_Init+0x1dc>
 80054a4:	2304      	movs	r3, #4
 80054a6:	e04f      	b.n	8005548 <HAL_I2C_Init+0x1dc>
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	689b      	ldr	r3, [r3, #8]
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d111      	bne.n	80054d4 <HAL_I2C_Init+0x168>
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	1e58      	subs	r0, r3, #1
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	6859      	ldr	r1, [r3, #4]
 80054b8:	460b      	mov	r3, r1
 80054ba:	005b      	lsls	r3, r3, #1
 80054bc:	440b      	add	r3, r1
 80054be:	fbb0 f3f3 	udiv	r3, r0, r3
 80054c2:	3301      	adds	r3, #1
 80054c4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	bf0c      	ite	eq
 80054cc:	2301      	moveq	r3, #1
 80054ce:	2300      	movne	r3, #0
 80054d0:	b2db      	uxtb	r3, r3
 80054d2:	e012      	b.n	80054fa <HAL_I2C_Init+0x18e>
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	1e58      	subs	r0, r3, #1
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	6859      	ldr	r1, [r3, #4]
 80054dc:	460b      	mov	r3, r1
 80054de:	009b      	lsls	r3, r3, #2
 80054e0:	440b      	add	r3, r1
 80054e2:	0099      	lsls	r1, r3, #2
 80054e4:	440b      	add	r3, r1
 80054e6:	fbb0 f3f3 	udiv	r3, r0, r3
 80054ea:	3301      	adds	r3, #1
 80054ec:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	bf0c      	ite	eq
 80054f4:	2301      	moveq	r3, #1
 80054f6:	2300      	movne	r3, #0
 80054f8:	b2db      	uxtb	r3, r3
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d001      	beq.n	8005502 <HAL_I2C_Init+0x196>
 80054fe:	2301      	movs	r3, #1
 8005500:	e022      	b.n	8005548 <HAL_I2C_Init+0x1dc>
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	689b      	ldr	r3, [r3, #8]
 8005506:	2b00      	cmp	r3, #0
 8005508:	d10e      	bne.n	8005528 <HAL_I2C_Init+0x1bc>
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	1e58      	subs	r0, r3, #1
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	6859      	ldr	r1, [r3, #4]
 8005512:	460b      	mov	r3, r1
 8005514:	005b      	lsls	r3, r3, #1
 8005516:	440b      	add	r3, r1
 8005518:	fbb0 f3f3 	udiv	r3, r0, r3
 800551c:	3301      	adds	r3, #1
 800551e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005522:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005526:	e00f      	b.n	8005548 <HAL_I2C_Init+0x1dc>
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	1e58      	subs	r0, r3, #1
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	6859      	ldr	r1, [r3, #4]
 8005530:	460b      	mov	r3, r1
 8005532:	009b      	lsls	r3, r3, #2
 8005534:	440b      	add	r3, r1
 8005536:	0099      	lsls	r1, r3, #2
 8005538:	440b      	add	r3, r1
 800553a:	fbb0 f3f3 	udiv	r3, r0, r3
 800553e:	3301      	adds	r3, #1
 8005540:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005544:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005548:	6879      	ldr	r1, [r7, #4]
 800554a:	6809      	ldr	r1, [r1, #0]
 800554c:	4313      	orrs	r3, r2
 800554e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	69da      	ldr	r2, [r3, #28]
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	6a1b      	ldr	r3, [r3, #32]
 8005562:	431a      	orrs	r2, r3
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	430a      	orrs	r2, r1
 800556a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	689b      	ldr	r3, [r3, #8]
 8005572:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8005576:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800557a:	687a      	ldr	r2, [r7, #4]
 800557c:	6911      	ldr	r1, [r2, #16]
 800557e:	687a      	ldr	r2, [r7, #4]
 8005580:	68d2      	ldr	r2, [r2, #12]
 8005582:	4311      	orrs	r1, r2
 8005584:	687a      	ldr	r2, [r7, #4]
 8005586:	6812      	ldr	r2, [r2, #0]
 8005588:	430b      	orrs	r3, r1
 800558a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	68db      	ldr	r3, [r3, #12]
 8005592:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	695a      	ldr	r2, [r3, #20]
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	699b      	ldr	r3, [r3, #24]
 800559e:	431a      	orrs	r2, r3
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	430a      	orrs	r2, r1
 80055a6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	681a      	ldr	r2, [r3, #0]
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	f042 0201 	orr.w	r2, r2, #1
 80055b6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	2200      	movs	r2, #0
 80055bc:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	2220      	movs	r2, #32
 80055c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	2200      	movs	r2, #0
 80055ca:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	2200      	movs	r2, #0
 80055d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80055d4:	2300      	movs	r3, #0
}
 80055d6:	4618      	mov	r0, r3
 80055d8:	3710      	adds	r7, #16
 80055da:	46bd      	mov	sp, r7
 80055dc:	bd80      	pop	{r7, pc}
 80055de:	bf00      	nop
 80055e0:	000186a0 	.word	0x000186a0
 80055e4:	001e847f 	.word	0x001e847f
 80055e8:	003d08ff 	.word	0x003d08ff
 80055ec:	431bde83 	.word	0x431bde83
 80055f0:	10624dd3 	.word	0x10624dd3

080055f4 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80055f4:	b580      	push	{r7, lr}
 80055f6:	b088      	sub	sp, #32
 80055f8:	af02      	add	r7, sp, #8
 80055fa:	60f8      	str	r0, [r7, #12]
 80055fc:	607a      	str	r2, [r7, #4]
 80055fe:	461a      	mov	r2, r3
 8005600:	460b      	mov	r3, r1
 8005602:	817b      	strh	r3, [r7, #10]
 8005604:	4613      	mov	r3, r2
 8005606:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005608:	f7fe fb7c 	bl	8003d04 <HAL_GetTick>
 800560c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005614:	b2db      	uxtb	r3, r3
 8005616:	2b20      	cmp	r3, #32
 8005618:	f040 80e0 	bne.w	80057dc <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800561c:	697b      	ldr	r3, [r7, #20]
 800561e:	9300      	str	r3, [sp, #0]
 8005620:	2319      	movs	r3, #25
 8005622:	2201      	movs	r2, #1
 8005624:	4970      	ldr	r1, [pc, #448]	; (80057e8 <HAL_I2C_Master_Transmit+0x1f4>)
 8005626:	68f8      	ldr	r0, [r7, #12]
 8005628:	f000 fa92 	bl	8005b50 <I2C_WaitOnFlagUntilTimeout>
 800562c:	4603      	mov	r3, r0
 800562e:	2b00      	cmp	r3, #0
 8005630:	d001      	beq.n	8005636 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8005632:	2302      	movs	r3, #2
 8005634:	e0d3      	b.n	80057de <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800563c:	2b01      	cmp	r3, #1
 800563e:	d101      	bne.n	8005644 <HAL_I2C_Master_Transmit+0x50>
 8005640:	2302      	movs	r3, #2
 8005642:	e0cc      	b.n	80057de <HAL_I2C_Master_Transmit+0x1ea>
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	2201      	movs	r2, #1
 8005648:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	f003 0301 	and.w	r3, r3, #1
 8005656:	2b01      	cmp	r3, #1
 8005658:	d007      	beq.n	800566a <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	681a      	ldr	r2, [r3, #0]
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	f042 0201 	orr.w	r2, r2, #1
 8005668:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	681a      	ldr	r2, [r3, #0]
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005678:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	2221      	movs	r2, #33	; 0x21
 800567e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	2210      	movs	r2, #16
 8005686:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	2200      	movs	r2, #0
 800568e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	687a      	ldr	r2, [r7, #4]
 8005694:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	893a      	ldrh	r2, [r7, #8]
 800569a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80056a0:	b29a      	uxth	r2, r3
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	4a50      	ldr	r2, [pc, #320]	; (80057ec <HAL_I2C_Master_Transmit+0x1f8>)
 80056aa:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80056ac:	8979      	ldrh	r1, [r7, #10]
 80056ae:	697b      	ldr	r3, [r7, #20]
 80056b0:	6a3a      	ldr	r2, [r7, #32]
 80056b2:	68f8      	ldr	r0, [r7, #12]
 80056b4:	f000 f9ca 	bl	8005a4c <I2C_MasterRequestWrite>
 80056b8:	4603      	mov	r3, r0
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	d001      	beq.n	80056c2 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80056be:	2301      	movs	r3, #1
 80056c0:	e08d      	b.n	80057de <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80056c2:	2300      	movs	r3, #0
 80056c4:	613b      	str	r3, [r7, #16]
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	695b      	ldr	r3, [r3, #20]
 80056cc:	613b      	str	r3, [r7, #16]
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	699b      	ldr	r3, [r3, #24]
 80056d4:	613b      	str	r3, [r7, #16]
 80056d6:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80056d8:	e066      	b.n	80057a8 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80056da:	697a      	ldr	r2, [r7, #20]
 80056dc:	6a39      	ldr	r1, [r7, #32]
 80056de:	68f8      	ldr	r0, [r7, #12]
 80056e0:	f000 fb0c 	bl	8005cfc <I2C_WaitOnTXEFlagUntilTimeout>
 80056e4:	4603      	mov	r3, r0
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d00d      	beq.n	8005706 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056ee:	2b04      	cmp	r3, #4
 80056f0:	d107      	bne.n	8005702 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	681a      	ldr	r2, [r3, #0]
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005700:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005702:	2301      	movs	r3, #1
 8005704:	e06b      	b.n	80057de <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800570a:	781a      	ldrb	r2, [r3, #0]
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005716:	1c5a      	adds	r2, r3, #1
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005720:	b29b      	uxth	r3, r3
 8005722:	3b01      	subs	r3, #1
 8005724:	b29a      	uxth	r2, r3
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800572e:	3b01      	subs	r3, #1
 8005730:	b29a      	uxth	r2, r3
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	695b      	ldr	r3, [r3, #20]
 800573c:	f003 0304 	and.w	r3, r3, #4
 8005740:	2b04      	cmp	r3, #4
 8005742:	d11b      	bne.n	800577c <HAL_I2C_Master_Transmit+0x188>
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005748:	2b00      	cmp	r3, #0
 800574a:	d017      	beq.n	800577c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005750:	781a      	ldrb	r2, [r3, #0]
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800575c:	1c5a      	adds	r2, r3, #1
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005766:	b29b      	uxth	r3, r3
 8005768:	3b01      	subs	r3, #1
 800576a:	b29a      	uxth	r2, r3
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005774:	3b01      	subs	r3, #1
 8005776:	b29a      	uxth	r2, r3
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800577c:	697a      	ldr	r2, [r7, #20]
 800577e:	6a39      	ldr	r1, [r7, #32]
 8005780:	68f8      	ldr	r0, [r7, #12]
 8005782:	f000 fafc 	bl	8005d7e <I2C_WaitOnBTFFlagUntilTimeout>
 8005786:	4603      	mov	r3, r0
 8005788:	2b00      	cmp	r3, #0
 800578a:	d00d      	beq.n	80057a8 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005790:	2b04      	cmp	r3, #4
 8005792:	d107      	bne.n	80057a4 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	681a      	ldr	r2, [r3, #0]
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80057a2:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80057a4:	2301      	movs	r3, #1
 80057a6:	e01a      	b.n	80057de <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d194      	bne.n	80056da <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	681a      	ldr	r2, [r3, #0]
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80057be:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	2220      	movs	r2, #32
 80057c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	2200      	movs	r2, #0
 80057cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	2200      	movs	r2, #0
 80057d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80057d8:	2300      	movs	r3, #0
 80057da:	e000      	b.n	80057de <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80057dc:	2302      	movs	r3, #2
  }
}
 80057de:	4618      	mov	r0, r3
 80057e0:	3718      	adds	r7, #24
 80057e2:	46bd      	mov	sp, r7
 80057e4:	bd80      	pop	{r7, pc}
 80057e6:	bf00      	nop
 80057e8:	00100002 	.word	0x00100002
 80057ec:	ffff0000 	.word	0xffff0000

080057f0 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 80057f0:	b580      	push	{r7, lr}
 80057f2:	b08a      	sub	sp, #40	; 0x28
 80057f4:	af02      	add	r7, sp, #8
 80057f6:	60f8      	str	r0, [r7, #12]
 80057f8:	607a      	str	r2, [r7, #4]
 80057fa:	603b      	str	r3, [r7, #0]
 80057fc:	460b      	mov	r3, r1
 80057fe:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8005800:	f7fe fa80 	bl	8003d04 <HAL_GetTick>
 8005804:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8005806:	2300      	movs	r3, #0
 8005808:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005810:	b2db      	uxtb	r3, r3
 8005812:	2b20      	cmp	r3, #32
 8005814:	f040 8111 	bne.w	8005a3a <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005818:	69fb      	ldr	r3, [r7, #28]
 800581a:	9300      	str	r3, [sp, #0]
 800581c:	2319      	movs	r3, #25
 800581e:	2201      	movs	r2, #1
 8005820:	4988      	ldr	r1, [pc, #544]	; (8005a44 <HAL_I2C_IsDeviceReady+0x254>)
 8005822:	68f8      	ldr	r0, [r7, #12]
 8005824:	f000 f994 	bl	8005b50 <I2C_WaitOnFlagUntilTimeout>
 8005828:	4603      	mov	r3, r0
 800582a:	2b00      	cmp	r3, #0
 800582c:	d001      	beq.n	8005832 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 800582e:	2302      	movs	r3, #2
 8005830:	e104      	b.n	8005a3c <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005838:	2b01      	cmp	r3, #1
 800583a:	d101      	bne.n	8005840 <HAL_I2C_IsDeviceReady+0x50>
 800583c:	2302      	movs	r3, #2
 800583e:	e0fd      	b.n	8005a3c <HAL_I2C_IsDeviceReady+0x24c>
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	2201      	movs	r2, #1
 8005844:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	f003 0301 	and.w	r3, r3, #1
 8005852:	2b01      	cmp	r3, #1
 8005854:	d007      	beq.n	8005866 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	681a      	ldr	r2, [r3, #0]
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	f042 0201 	orr.w	r2, r2, #1
 8005864:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	681a      	ldr	r2, [r3, #0]
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005874:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	2224      	movs	r2, #36	; 0x24
 800587a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	2200      	movs	r2, #0
 8005882:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	4a70      	ldr	r2, [pc, #448]	; (8005a48 <HAL_I2C_IsDeviceReady+0x258>)
 8005888:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	681a      	ldr	r2, [r3, #0]
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005898:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 800589a:	69fb      	ldr	r3, [r7, #28]
 800589c:	9300      	str	r3, [sp, #0]
 800589e:	683b      	ldr	r3, [r7, #0]
 80058a0:	2200      	movs	r2, #0
 80058a2:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80058a6:	68f8      	ldr	r0, [r7, #12]
 80058a8:	f000 f952 	bl	8005b50 <I2C_WaitOnFlagUntilTimeout>
 80058ac:	4603      	mov	r3, r0
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d00d      	beq.n	80058ce <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80058bc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80058c0:	d103      	bne.n	80058ca <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80058c8:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 80058ca:	2303      	movs	r3, #3
 80058cc:	e0b6      	b.n	8005a3c <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80058ce:	897b      	ldrh	r3, [r7, #10]
 80058d0:	b2db      	uxtb	r3, r3
 80058d2:	461a      	mov	r2, r3
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80058dc:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 80058de:	f7fe fa11 	bl	8003d04 <HAL_GetTick>
 80058e2:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	695b      	ldr	r3, [r3, #20]
 80058ea:	f003 0302 	and.w	r3, r3, #2
 80058ee:	2b02      	cmp	r3, #2
 80058f0:	bf0c      	ite	eq
 80058f2:	2301      	moveq	r3, #1
 80058f4:	2300      	movne	r3, #0
 80058f6:	b2db      	uxtb	r3, r3
 80058f8:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	695b      	ldr	r3, [r3, #20]
 8005900:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005904:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005908:	bf0c      	ite	eq
 800590a:	2301      	moveq	r3, #1
 800590c:	2300      	movne	r3, #0
 800590e:	b2db      	uxtb	r3, r3
 8005910:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8005912:	e025      	b.n	8005960 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8005914:	f7fe f9f6 	bl	8003d04 <HAL_GetTick>
 8005918:	4602      	mov	r2, r0
 800591a:	69fb      	ldr	r3, [r7, #28]
 800591c:	1ad3      	subs	r3, r2, r3
 800591e:	683a      	ldr	r2, [r7, #0]
 8005920:	429a      	cmp	r2, r3
 8005922:	d302      	bcc.n	800592a <HAL_I2C_IsDeviceReady+0x13a>
 8005924:	683b      	ldr	r3, [r7, #0]
 8005926:	2b00      	cmp	r3, #0
 8005928:	d103      	bne.n	8005932 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	22a0      	movs	r2, #160	; 0xa0
 800592e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	695b      	ldr	r3, [r3, #20]
 8005938:	f003 0302 	and.w	r3, r3, #2
 800593c:	2b02      	cmp	r3, #2
 800593e:	bf0c      	ite	eq
 8005940:	2301      	moveq	r3, #1
 8005942:	2300      	movne	r3, #0
 8005944:	b2db      	uxtb	r3, r3
 8005946:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	695b      	ldr	r3, [r3, #20]
 800594e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005952:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005956:	bf0c      	ite	eq
 8005958:	2301      	moveq	r3, #1
 800595a:	2300      	movne	r3, #0
 800595c:	b2db      	uxtb	r3, r3
 800595e:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005966:	b2db      	uxtb	r3, r3
 8005968:	2ba0      	cmp	r3, #160	; 0xa0
 800596a:	d005      	beq.n	8005978 <HAL_I2C_IsDeviceReady+0x188>
 800596c:	7dfb      	ldrb	r3, [r7, #23]
 800596e:	2b00      	cmp	r3, #0
 8005970:	d102      	bne.n	8005978 <HAL_I2C_IsDeviceReady+0x188>
 8005972:	7dbb      	ldrb	r3, [r7, #22]
 8005974:	2b00      	cmp	r3, #0
 8005976:	d0cd      	beq.n	8005914 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	2220      	movs	r2, #32
 800597c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	695b      	ldr	r3, [r3, #20]
 8005986:	f003 0302 	and.w	r3, r3, #2
 800598a:	2b02      	cmp	r3, #2
 800598c:	d129      	bne.n	80059e2 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	681a      	ldr	r2, [r3, #0]
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800599c:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800599e:	2300      	movs	r3, #0
 80059a0:	613b      	str	r3, [r7, #16]
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	695b      	ldr	r3, [r3, #20]
 80059a8:	613b      	str	r3, [r7, #16]
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	699b      	ldr	r3, [r3, #24]
 80059b0:	613b      	str	r3, [r7, #16]
 80059b2:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80059b4:	69fb      	ldr	r3, [r7, #28]
 80059b6:	9300      	str	r3, [sp, #0]
 80059b8:	2319      	movs	r3, #25
 80059ba:	2201      	movs	r2, #1
 80059bc:	4921      	ldr	r1, [pc, #132]	; (8005a44 <HAL_I2C_IsDeviceReady+0x254>)
 80059be:	68f8      	ldr	r0, [r7, #12]
 80059c0:	f000 f8c6 	bl	8005b50 <I2C_WaitOnFlagUntilTimeout>
 80059c4:	4603      	mov	r3, r0
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	d001      	beq.n	80059ce <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 80059ca:	2301      	movs	r3, #1
 80059cc:	e036      	b.n	8005a3c <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	2220      	movs	r2, #32
 80059d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	2200      	movs	r2, #0
 80059da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 80059de:	2300      	movs	r3, #0
 80059e0:	e02c      	b.n	8005a3c <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	681a      	ldr	r2, [r3, #0]
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80059f0:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80059fa:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80059fc:	69fb      	ldr	r3, [r7, #28]
 80059fe:	9300      	str	r3, [sp, #0]
 8005a00:	2319      	movs	r3, #25
 8005a02:	2201      	movs	r2, #1
 8005a04:	490f      	ldr	r1, [pc, #60]	; (8005a44 <HAL_I2C_IsDeviceReady+0x254>)
 8005a06:	68f8      	ldr	r0, [r7, #12]
 8005a08:	f000 f8a2 	bl	8005b50 <I2C_WaitOnFlagUntilTimeout>
 8005a0c:	4603      	mov	r3, r0
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d001      	beq.n	8005a16 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8005a12:	2301      	movs	r3, #1
 8005a14:	e012      	b.n	8005a3c <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8005a16:	69bb      	ldr	r3, [r7, #24]
 8005a18:	3301      	adds	r3, #1
 8005a1a:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8005a1c:	69ba      	ldr	r2, [r7, #24]
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	429a      	cmp	r2, r3
 8005a22:	f4ff af32 	bcc.w	800588a <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	2220      	movs	r2, #32
 8005a2a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	2200      	movs	r2, #0
 8005a32:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8005a36:	2301      	movs	r3, #1
 8005a38:	e000      	b.n	8005a3c <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8005a3a:	2302      	movs	r3, #2
  }
}
 8005a3c:	4618      	mov	r0, r3
 8005a3e:	3720      	adds	r7, #32
 8005a40:	46bd      	mov	sp, r7
 8005a42:	bd80      	pop	{r7, pc}
 8005a44:	00100002 	.word	0x00100002
 8005a48:	ffff0000 	.word	0xffff0000

08005a4c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8005a4c:	b580      	push	{r7, lr}
 8005a4e:	b088      	sub	sp, #32
 8005a50:	af02      	add	r7, sp, #8
 8005a52:	60f8      	str	r0, [r7, #12]
 8005a54:	607a      	str	r2, [r7, #4]
 8005a56:	603b      	str	r3, [r7, #0]
 8005a58:	460b      	mov	r3, r1
 8005a5a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a60:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8005a62:	697b      	ldr	r3, [r7, #20]
 8005a64:	2b08      	cmp	r3, #8
 8005a66:	d006      	beq.n	8005a76 <I2C_MasterRequestWrite+0x2a>
 8005a68:	697b      	ldr	r3, [r7, #20]
 8005a6a:	2b01      	cmp	r3, #1
 8005a6c:	d003      	beq.n	8005a76 <I2C_MasterRequestWrite+0x2a>
 8005a6e:	697b      	ldr	r3, [r7, #20]
 8005a70:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005a74:	d108      	bne.n	8005a88 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	681a      	ldr	r2, [r3, #0]
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005a84:	601a      	str	r2, [r3, #0]
 8005a86:	e00b      	b.n	8005aa0 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a8c:	2b12      	cmp	r3, #18
 8005a8e:	d107      	bne.n	8005aa0 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	681a      	ldr	r2, [r3, #0]
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005a9e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005aa0:	683b      	ldr	r3, [r7, #0]
 8005aa2:	9300      	str	r3, [sp, #0]
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	2200      	movs	r2, #0
 8005aa8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005aac:	68f8      	ldr	r0, [r7, #12]
 8005aae:	f000 f84f 	bl	8005b50 <I2C_WaitOnFlagUntilTimeout>
 8005ab2:	4603      	mov	r3, r0
 8005ab4:	2b00      	cmp	r3, #0
 8005ab6:	d00d      	beq.n	8005ad4 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005ac2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005ac6:	d103      	bne.n	8005ad0 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005ace:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005ad0:	2303      	movs	r3, #3
 8005ad2:	e035      	b.n	8005b40 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	691b      	ldr	r3, [r3, #16]
 8005ad8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005adc:	d108      	bne.n	8005af0 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005ade:	897b      	ldrh	r3, [r7, #10]
 8005ae0:	b2db      	uxtb	r3, r3
 8005ae2:	461a      	mov	r2, r3
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005aec:	611a      	str	r2, [r3, #16]
 8005aee:	e01b      	b.n	8005b28 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8005af0:	897b      	ldrh	r3, [r7, #10]
 8005af2:	11db      	asrs	r3, r3, #7
 8005af4:	b2db      	uxtb	r3, r3
 8005af6:	f003 0306 	and.w	r3, r3, #6
 8005afa:	b2db      	uxtb	r3, r3
 8005afc:	f063 030f 	orn	r3, r3, #15
 8005b00:	b2da      	uxtb	r2, r3
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8005b08:	683b      	ldr	r3, [r7, #0]
 8005b0a:	687a      	ldr	r2, [r7, #4]
 8005b0c:	490e      	ldr	r1, [pc, #56]	; (8005b48 <I2C_MasterRequestWrite+0xfc>)
 8005b0e:	68f8      	ldr	r0, [r7, #12]
 8005b10:	f000 f875 	bl	8005bfe <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005b14:	4603      	mov	r3, r0
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	d001      	beq.n	8005b1e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8005b1a:	2301      	movs	r3, #1
 8005b1c:	e010      	b.n	8005b40 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8005b1e:	897b      	ldrh	r3, [r7, #10]
 8005b20:	b2da      	uxtb	r2, r3
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005b28:	683b      	ldr	r3, [r7, #0]
 8005b2a:	687a      	ldr	r2, [r7, #4]
 8005b2c:	4907      	ldr	r1, [pc, #28]	; (8005b4c <I2C_MasterRequestWrite+0x100>)
 8005b2e:	68f8      	ldr	r0, [r7, #12]
 8005b30:	f000 f865 	bl	8005bfe <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005b34:	4603      	mov	r3, r0
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	d001      	beq.n	8005b3e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8005b3a:	2301      	movs	r3, #1
 8005b3c:	e000      	b.n	8005b40 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8005b3e:	2300      	movs	r3, #0
}
 8005b40:	4618      	mov	r0, r3
 8005b42:	3718      	adds	r7, #24
 8005b44:	46bd      	mov	sp, r7
 8005b46:	bd80      	pop	{r7, pc}
 8005b48:	00010008 	.word	0x00010008
 8005b4c:	00010002 	.word	0x00010002

08005b50 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005b50:	b580      	push	{r7, lr}
 8005b52:	b084      	sub	sp, #16
 8005b54:	af00      	add	r7, sp, #0
 8005b56:	60f8      	str	r0, [r7, #12]
 8005b58:	60b9      	str	r1, [r7, #8]
 8005b5a:	603b      	str	r3, [r7, #0]
 8005b5c:	4613      	mov	r3, r2
 8005b5e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005b60:	e025      	b.n	8005bae <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005b62:	683b      	ldr	r3, [r7, #0]
 8005b64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b68:	d021      	beq.n	8005bae <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005b6a:	f7fe f8cb 	bl	8003d04 <HAL_GetTick>
 8005b6e:	4602      	mov	r2, r0
 8005b70:	69bb      	ldr	r3, [r7, #24]
 8005b72:	1ad3      	subs	r3, r2, r3
 8005b74:	683a      	ldr	r2, [r7, #0]
 8005b76:	429a      	cmp	r2, r3
 8005b78:	d302      	bcc.n	8005b80 <I2C_WaitOnFlagUntilTimeout+0x30>
 8005b7a:	683b      	ldr	r3, [r7, #0]
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d116      	bne.n	8005bae <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	2200      	movs	r2, #0
 8005b84:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	2220      	movs	r2, #32
 8005b8a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	2200      	movs	r2, #0
 8005b92:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b9a:	f043 0220 	orr.w	r2, r3, #32
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	2200      	movs	r2, #0
 8005ba6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005baa:	2301      	movs	r3, #1
 8005bac:	e023      	b.n	8005bf6 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005bae:	68bb      	ldr	r3, [r7, #8]
 8005bb0:	0c1b      	lsrs	r3, r3, #16
 8005bb2:	b2db      	uxtb	r3, r3
 8005bb4:	2b01      	cmp	r3, #1
 8005bb6:	d10d      	bne.n	8005bd4 <I2C_WaitOnFlagUntilTimeout+0x84>
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	695b      	ldr	r3, [r3, #20]
 8005bbe:	43da      	mvns	r2, r3
 8005bc0:	68bb      	ldr	r3, [r7, #8]
 8005bc2:	4013      	ands	r3, r2
 8005bc4:	b29b      	uxth	r3, r3
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	bf0c      	ite	eq
 8005bca:	2301      	moveq	r3, #1
 8005bcc:	2300      	movne	r3, #0
 8005bce:	b2db      	uxtb	r3, r3
 8005bd0:	461a      	mov	r2, r3
 8005bd2:	e00c      	b.n	8005bee <I2C_WaitOnFlagUntilTimeout+0x9e>
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	699b      	ldr	r3, [r3, #24]
 8005bda:	43da      	mvns	r2, r3
 8005bdc:	68bb      	ldr	r3, [r7, #8]
 8005bde:	4013      	ands	r3, r2
 8005be0:	b29b      	uxth	r3, r3
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	bf0c      	ite	eq
 8005be6:	2301      	moveq	r3, #1
 8005be8:	2300      	movne	r3, #0
 8005bea:	b2db      	uxtb	r3, r3
 8005bec:	461a      	mov	r2, r3
 8005bee:	79fb      	ldrb	r3, [r7, #7]
 8005bf0:	429a      	cmp	r2, r3
 8005bf2:	d0b6      	beq.n	8005b62 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005bf4:	2300      	movs	r3, #0
}
 8005bf6:	4618      	mov	r0, r3
 8005bf8:	3710      	adds	r7, #16
 8005bfa:	46bd      	mov	sp, r7
 8005bfc:	bd80      	pop	{r7, pc}

08005bfe <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8005bfe:	b580      	push	{r7, lr}
 8005c00:	b084      	sub	sp, #16
 8005c02:	af00      	add	r7, sp, #0
 8005c04:	60f8      	str	r0, [r7, #12]
 8005c06:	60b9      	str	r1, [r7, #8]
 8005c08:	607a      	str	r2, [r7, #4]
 8005c0a:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005c0c:	e051      	b.n	8005cb2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	695b      	ldr	r3, [r3, #20]
 8005c14:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005c18:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005c1c:	d123      	bne.n	8005c66 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	681a      	ldr	r2, [r3, #0]
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005c2c:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005c36:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	2200      	movs	r2, #0
 8005c3c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	2220      	movs	r2, #32
 8005c42:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	2200      	movs	r2, #0
 8005c4a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c52:	f043 0204 	orr.w	r2, r3, #4
 8005c56:	68fb      	ldr	r3, [r7, #12]
 8005c58:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	2200      	movs	r2, #0
 8005c5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005c62:	2301      	movs	r3, #1
 8005c64:	e046      	b.n	8005cf4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c6c:	d021      	beq.n	8005cb2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005c6e:	f7fe f849 	bl	8003d04 <HAL_GetTick>
 8005c72:	4602      	mov	r2, r0
 8005c74:	683b      	ldr	r3, [r7, #0]
 8005c76:	1ad3      	subs	r3, r2, r3
 8005c78:	687a      	ldr	r2, [r7, #4]
 8005c7a:	429a      	cmp	r2, r3
 8005c7c:	d302      	bcc.n	8005c84 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	d116      	bne.n	8005cb2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	2200      	movs	r2, #0
 8005c88:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	2220      	movs	r2, #32
 8005c8e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	2200      	movs	r2, #0
 8005c96:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c9e:	f043 0220 	orr.w	r2, r3, #32
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	2200      	movs	r2, #0
 8005caa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005cae:	2301      	movs	r3, #1
 8005cb0:	e020      	b.n	8005cf4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005cb2:	68bb      	ldr	r3, [r7, #8]
 8005cb4:	0c1b      	lsrs	r3, r3, #16
 8005cb6:	b2db      	uxtb	r3, r3
 8005cb8:	2b01      	cmp	r3, #1
 8005cba:	d10c      	bne.n	8005cd6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	695b      	ldr	r3, [r3, #20]
 8005cc2:	43da      	mvns	r2, r3
 8005cc4:	68bb      	ldr	r3, [r7, #8]
 8005cc6:	4013      	ands	r3, r2
 8005cc8:	b29b      	uxth	r3, r3
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	bf14      	ite	ne
 8005cce:	2301      	movne	r3, #1
 8005cd0:	2300      	moveq	r3, #0
 8005cd2:	b2db      	uxtb	r3, r3
 8005cd4:	e00b      	b.n	8005cee <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	699b      	ldr	r3, [r3, #24]
 8005cdc:	43da      	mvns	r2, r3
 8005cde:	68bb      	ldr	r3, [r7, #8]
 8005ce0:	4013      	ands	r3, r2
 8005ce2:	b29b      	uxth	r3, r3
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	bf14      	ite	ne
 8005ce8:	2301      	movne	r3, #1
 8005cea:	2300      	moveq	r3, #0
 8005cec:	b2db      	uxtb	r3, r3
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d18d      	bne.n	8005c0e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8005cf2:	2300      	movs	r3, #0
}
 8005cf4:	4618      	mov	r0, r3
 8005cf6:	3710      	adds	r7, #16
 8005cf8:	46bd      	mov	sp, r7
 8005cfa:	bd80      	pop	{r7, pc}

08005cfc <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005cfc:	b580      	push	{r7, lr}
 8005cfe:	b084      	sub	sp, #16
 8005d00:	af00      	add	r7, sp, #0
 8005d02:	60f8      	str	r0, [r7, #12]
 8005d04:	60b9      	str	r1, [r7, #8]
 8005d06:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005d08:	e02d      	b.n	8005d66 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005d0a:	68f8      	ldr	r0, [r7, #12]
 8005d0c:	f000 f878 	bl	8005e00 <I2C_IsAcknowledgeFailed>
 8005d10:	4603      	mov	r3, r0
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	d001      	beq.n	8005d1a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005d16:	2301      	movs	r3, #1
 8005d18:	e02d      	b.n	8005d76 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005d1a:	68bb      	ldr	r3, [r7, #8]
 8005d1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d20:	d021      	beq.n	8005d66 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005d22:	f7fd ffef 	bl	8003d04 <HAL_GetTick>
 8005d26:	4602      	mov	r2, r0
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	1ad3      	subs	r3, r2, r3
 8005d2c:	68ba      	ldr	r2, [r7, #8]
 8005d2e:	429a      	cmp	r2, r3
 8005d30:	d302      	bcc.n	8005d38 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8005d32:	68bb      	ldr	r3, [r7, #8]
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	d116      	bne.n	8005d66 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	2200      	movs	r2, #0
 8005d3c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	2220      	movs	r2, #32
 8005d42:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	2200      	movs	r2, #0
 8005d4a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d52:	f043 0220 	orr.w	r2, r3, #32
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	2200      	movs	r2, #0
 8005d5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005d62:	2301      	movs	r3, #1
 8005d64:	e007      	b.n	8005d76 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	695b      	ldr	r3, [r3, #20]
 8005d6c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005d70:	2b80      	cmp	r3, #128	; 0x80
 8005d72:	d1ca      	bne.n	8005d0a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005d74:	2300      	movs	r3, #0
}
 8005d76:	4618      	mov	r0, r3
 8005d78:	3710      	adds	r7, #16
 8005d7a:	46bd      	mov	sp, r7
 8005d7c:	bd80      	pop	{r7, pc}

08005d7e <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005d7e:	b580      	push	{r7, lr}
 8005d80:	b084      	sub	sp, #16
 8005d82:	af00      	add	r7, sp, #0
 8005d84:	60f8      	str	r0, [r7, #12]
 8005d86:	60b9      	str	r1, [r7, #8]
 8005d88:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005d8a:	e02d      	b.n	8005de8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005d8c:	68f8      	ldr	r0, [r7, #12]
 8005d8e:	f000 f837 	bl	8005e00 <I2C_IsAcknowledgeFailed>
 8005d92:	4603      	mov	r3, r0
 8005d94:	2b00      	cmp	r3, #0
 8005d96:	d001      	beq.n	8005d9c <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005d98:	2301      	movs	r3, #1
 8005d9a:	e02d      	b.n	8005df8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005d9c:	68bb      	ldr	r3, [r7, #8]
 8005d9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005da2:	d021      	beq.n	8005de8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005da4:	f7fd ffae 	bl	8003d04 <HAL_GetTick>
 8005da8:	4602      	mov	r2, r0
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	1ad3      	subs	r3, r2, r3
 8005dae:	68ba      	ldr	r2, [r7, #8]
 8005db0:	429a      	cmp	r2, r3
 8005db2:	d302      	bcc.n	8005dba <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8005db4:	68bb      	ldr	r3, [r7, #8]
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	d116      	bne.n	8005de8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	2200      	movs	r2, #0
 8005dbe:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	2220      	movs	r2, #32
 8005dc4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	2200      	movs	r2, #0
 8005dcc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005dd4:	f043 0220 	orr.w	r2, r3, #32
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	2200      	movs	r2, #0
 8005de0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005de4:	2301      	movs	r3, #1
 8005de6:	e007      	b.n	8005df8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	695b      	ldr	r3, [r3, #20]
 8005dee:	f003 0304 	and.w	r3, r3, #4
 8005df2:	2b04      	cmp	r3, #4
 8005df4:	d1ca      	bne.n	8005d8c <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005df6:	2300      	movs	r3, #0
}
 8005df8:	4618      	mov	r0, r3
 8005dfa:	3710      	adds	r7, #16
 8005dfc:	46bd      	mov	sp, r7
 8005dfe:	bd80      	pop	{r7, pc}

08005e00 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005e00:	b480      	push	{r7}
 8005e02:	b083      	sub	sp, #12
 8005e04:	af00      	add	r7, sp, #0
 8005e06:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	695b      	ldr	r3, [r3, #20]
 8005e0e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005e12:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005e16:	d11b      	bne.n	8005e50 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005e20:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	2200      	movs	r2, #0
 8005e26:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	2220      	movs	r2, #32
 8005e2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	2200      	movs	r2, #0
 8005e34:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e3c:	f043 0204 	orr.w	r2, r3, #4
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	2200      	movs	r2, #0
 8005e48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8005e4c:	2301      	movs	r3, #1
 8005e4e:	e000      	b.n	8005e52 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005e50:	2300      	movs	r3, #0
}
 8005e52:	4618      	mov	r0, r3
 8005e54:	370c      	adds	r7, #12
 8005e56:	46bd      	mov	sp, r7
 8005e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e5c:	4770      	bx	lr

08005e5e <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8005e5e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005e60:	b08f      	sub	sp, #60	; 0x3c
 8005e62:	af0a      	add	r7, sp, #40	; 0x28
 8005e64:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	2b00      	cmp	r3, #0
 8005e6a:	d101      	bne.n	8005e70 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8005e6c:	2301      	movs	r3, #1
 8005e6e:	e116      	b.n	800609e <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 8005e7c:	b2db      	uxtb	r3, r3
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	d106      	bne.n	8005e90 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	2200      	movs	r2, #0
 8005e86:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8005e8a:	6878      	ldr	r0, [r7, #4]
 8005e8c:	f011 fac4 	bl	8017418 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	2203      	movs	r2, #3
 8005e94:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8005e98:	68bb      	ldr	r3, [r7, #8]
 8005e9a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005e9c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	d102      	bne.n	8005eaa <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	2200      	movs	r2, #0
 8005ea8:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	4618      	mov	r0, r3
 8005eb0:	f005 feef 	bl	800bc92 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	603b      	str	r3, [r7, #0]
 8005eba:	687e      	ldr	r6, [r7, #4]
 8005ebc:	466d      	mov	r5, sp
 8005ebe:	f106 0410 	add.w	r4, r6, #16
 8005ec2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005ec4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005ec6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005ec8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005eca:	e894 0003 	ldmia.w	r4, {r0, r1}
 8005ece:	e885 0003 	stmia.w	r5, {r0, r1}
 8005ed2:	1d33      	adds	r3, r6, #4
 8005ed4:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005ed6:	6838      	ldr	r0, [r7, #0]
 8005ed8:	f005 fdc6 	bl	800ba68 <USB_CoreInit>
 8005edc:	4603      	mov	r3, r0
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d005      	beq.n	8005eee <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	2202      	movs	r2, #2
 8005ee6:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8005eea:	2301      	movs	r3, #1
 8005eec:	e0d7      	b.n	800609e <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	2100      	movs	r1, #0
 8005ef4:	4618      	mov	r0, r3
 8005ef6:	f005 fedd 	bl	800bcb4 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005efa:	2300      	movs	r3, #0
 8005efc:	73fb      	strb	r3, [r7, #15]
 8005efe:	e04a      	b.n	8005f96 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8005f00:	7bfa      	ldrb	r2, [r7, #15]
 8005f02:	6879      	ldr	r1, [r7, #4]
 8005f04:	4613      	mov	r3, r2
 8005f06:	00db      	lsls	r3, r3, #3
 8005f08:	4413      	add	r3, r2
 8005f0a:	009b      	lsls	r3, r3, #2
 8005f0c:	440b      	add	r3, r1
 8005f0e:	333d      	adds	r3, #61	; 0x3d
 8005f10:	2201      	movs	r2, #1
 8005f12:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8005f14:	7bfa      	ldrb	r2, [r7, #15]
 8005f16:	6879      	ldr	r1, [r7, #4]
 8005f18:	4613      	mov	r3, r2
 8005f1a:	00db      	lsls	r3, r3, #3
 8005f1c:	4413      	add	r3, r2
 8005f1e:	009b      	lsls	r3, r3, #2
 8005f20:	440b      	add	r3, r1
 8005f22:	333c      	adds	r3, #60	; 0x3c
 8005f24:	7bfa      	ldrb	r2, [r7, #15]
 8005f26:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8005f28:	7bfa      	ldrb	r2, [r7, #15]
 8005f2a:	7bfb      	ldrb	r3, [r7, #15]
 8005f2c:	b298      	uxth	r0, r3
 8005f2e:	6879      	ldr	r1, [r7, #4]
 8005f30:	4613      	mov	r3, r2
 8005f32:	00db      	lsls	r3, r3, #3
 8005f34:	4413      	add	r3, r2
 8005f36:	009b      	lsls	r3, r3, #2
 8005f38:	440b      	add	r3, r1
 8005f3a:	3344      	adds	r3, #68	; 0x44
 8005f3c:	4602      	mov	r2, r0
 8005f3e:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8005f40:	7bfa      	ldrb	r2, [r7, #15]
 8005f42:	6879      	ldr	r1, [r7, #4]
 8005f44:	4613      	mov	r3, r2
 8005f46:	00db      	lsls	r3, r3, #3
 8005f48:	4413      	add	r3, r2
 8005f4a:	009b      	lsls	r3, r3, #2
 8005f4c:	440b      	add	r3, r1
 8005f4e:	3340      	adds	r3, #64	; 0x40
 8005f50:	2200      	movs	r2, #0
 8005f52:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8005f54:	7bfa      	ldrb	r2, [r7, #15]
 8005f56:	6879      	ldr	r1, [r7, #4]
 8005f58:	4613      	mov	r3, r2
 8005f5a:	00db      	lsls	r3, r3, #3
 8005f5c:	4413      	add	r3, r2
 8005f5e:	009b      	lsls	r3, r3, #2
 8005f60:	440b      	add	r3, r1
 8005f62:	3348      	adds	r3, #72	; 0x48
 8005f64:	2200      	movs	r2, #0
 8005f66:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8005f68:	7bfa      	ldrb	r2, [r7, #15]
 8005f6a:	6879      	ldr	r1, [r7, #4]
 8005f6c:	4613      	mov	r3, r2
 8005f6e:	00db      	lsls	r3, r3, #3
 8005f70:	4413      	add	r3, r2
 8005f72:	009b      	lsls	r3, r3, #2
 8005f74:	440b      	add	r3, r1
 8005f76:	334c      	adds	r3, #76	; 0x4c
 8005f78:	2200      	movs	r2, #0
 8005f7a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8005f7c:	7bfa      	ldrb	r2, [r7, #15]
 8005f7e:	6879      	ldr	r1, [r7, #4]
 8005f80:	4613      	mov	r3, r2
 8005f82:	00db      	lsls	r3, r3, #3
 8005f84:	4413      	add	r3, r2
 8005f86:	009b      	lsls	r3, r3, #2
 8005f88:	440b      	add	r3, r1
 8005f8a:	3354      	adds	r3, #84	; 0x54
 8005f8c:	2200      	movs	r2, #0
 8005f8e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005f90:	7bfb      	ldrb	r3, [r7, #15]
 8005f92:	3301      	adds	r3, #1
 8005f94:	73fb      	strb	r3, [r7, #15]
 8005f96:	7bfa      	ldrb	r2, [r7, #15]
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	685b      	ldr	r3, [r3, #4]
 8005f9c:	429a      	cmp	r2, r3
 8005f9e:	d3af      	bcc.n	8005f00 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005fa0:	2300      	movs	r3, #0
 8005fa2:	73fb      	strb	r3, [r7, #15]
 8005fa4:	e044      	b.n	8006030 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8005fa6:	7bfa      	ldrb	r2, [r7, #15]
 8005fa8:	6879      	ldr	r1, [r7, #4]
 8005faa:	4613      	mov	r3, r2
 8005fac:	00db      	lsls	r3, r3, #3
 8005fae:	4413      	add	r3, r2
 8005fb0:	009b      	lsls	r3, r3, #2
 8005fb2:	440b      	add	r3, r1
 8005fb4:	f203 237d 	addw	r3, r3, #637	; 0x27d
 8005fb8:	2200      	movs	r2, #0
 8005fba:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8005fbc:	7bfa      	ldrb	r2, [r7, #15]
 8005fbe:	6879      	ldr	r1, [r7, #4]
 8005fc0:	4613      	mov	r3, r2
 8005fc2:	00db      	lsls	r3, r3, #3
 8005fc4:	4413      	add	r3, r2
 8005fc6:	009b      	lsls	r3, r3, #2
 8005fc8:	440b      	add	r3, r1
 8005fca:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 8005fce:	7bfa      	ldrb	r2, [r7, #15]
 8005fd0:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8005fd2:	7bfa      	ldrb	r2, [r7, #15]
 8005fd4:	6879      	ldr	r1, [r7, #4]
 8005fd6:	4613      	mov	r3, r2
 8005fd8:	00db      	lsls	r3, r3, #3
 8005fda:	4413      	add	r3, r2
 8005fdc:	009b      	lsls	r3, r3, #2
 8005fde:	440b      	add	r3, r1
 8005fe0:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8005fe4:	2200      	movs	r2, #0
 8005fe6:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8005fe8:	7bfa      	ldrb	r2, [r7, #15]
 8005fea:	6879      	ldr	r1, [r7, #4]
 8005fec:	4613      	mov	r3, r2
 8005fee:	00db      	lsls	r3, r3, #3
 8005ff0:	4413      	add	r3, r2
 8005ff2:	009b      	lsls	r3, r3, #2
 8005ff4:	440b      	add	r3, r1
 8005ff6:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8005ffa:	2200      	movs	r2, #0
 8005ffc:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8005ffe:	7bfa      	ldrb	r2, [r7, #15]
 8006000:	6879      	ldr	r1, [r7, #4]
 8006002:	4613      	mov	r3, r2
 8006004:	00db      	lsls	r3, r3, #3
 8006006:	4413      	add	r3, r2
 8006008:	009b      	lsls	r3, r3, #2
 800600a:	440b      	add	r3, r1
 800600c:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8006010:	2200      	movs	r2, #0
 8006012:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8006014:	7bfa      	ldrb	r2, [r7, #15]
 8006016:	6879      	ldr	r1, [r7, #4]
 8006018:	4613      	mov	r3, r2
 800601a:	00db      	lsls	r3, r3, #3
 800601c:	4413      	add	r3, r2
 800601e:	009b      	lsls	r3, r3, #2
 8006020:	440b      	add	r3, r1
 8006022:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8006026:	2200      	movs	r2, #0
 8006028:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800602a:	7bfb      	ldrb	r3, [r7, #15]
 800602c:	3301      	adds	r3, #1
 800602e:	73fb      	strb	r3, [r7, #15]
 8006030:	7bfa      	ldrb	r2, [r7, #15]
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	685b      	ldr	r3, [r3, #4]
 8006036:	429a      	cmp	r2, r3
 8006038:	d3b5      	bcc.n	8005fa6 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	603b      	str	r3, [r7, #0]
 8006040:	687e      	ldr	r6, [r7, #4]
 8006042:	466d      	mov	r5, sp
 8006044:	f106 0410 	add.w	r4, r6, #16
 8006048:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800604a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800604c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800604e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8006050:	e894 0003 	ldmia.w	r4, {r0, r1}
 8006054:	e885 0003 	stmia.w	r5, {r0, r1}
 8006058:	1d33      	adds	r3, r6, #4
 800605a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800605c:	6838      	ldr	r0, [r7, #0]
 800605e:	f005 fe75 	bl	800bd4c <USB_DevInit>
 8006062:	4603      	mov	r3, r0
 8006064:	2b00      	cmp	r3, #0
 8006066:	d005      	beq.n	8006074 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	2202      	movs	r2, #2
 800606c:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8006070:	2301      	movs	r3, #1
 8006072:	e014      	b.n	800609e <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	2200      	movs	r2, #0
 8006078:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	2201      	movs	r2, #1
 8006080:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006088:	2b01      	cmp	r3, #1
 800608a:	d102      	bne.n	8006092 <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800608c:	6878      	ldr	r0, [r7, #4]
 800608e:	f001 f9b9 	bl	8007404 <HAL_PCDEx_ActivateLPM>
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	4618      	mov	r0, r3
 8006098:	f006 ffb7 	bl	800d00a <USB_DevDisconnect>

  return HAL_OK;
 800609c:	2300      	movs	r3, #0
}
 800609e:	4618      	mov	r0, r3
 80060a0:	3714      	adds	r7, #20
 80060a2:	46bd      	mov	sp, r7
 80060a4:	bdf0      	pop	{r4, r5, r6, r7, pc}

080060a6 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80060a6:	b580      	push	{r7, lr}
 80060a8:	b084      	sub	sp, #16
 80060aa:	af00      	add	r7, sp, #0
 80060ac:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80060ba:	2b01      	cmp	r3, #1
 80060bc:	d101      	bne.n	80060c2 <HAL_PCD_Start+0x1c>
 80060be:	2302      	movs	r3, #2
 80060c0:	e020      	b.n	8006104 <HAL_PCD_Start+0x5e>
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	2201      	movs	r2, #1
 80060c6:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80060ce:	2b01      	cmp	r3, #1
 80060d0:	d109      	bne.n	80060e6 <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 80060d6:	2b01      	cmp	r3, #1
 80060d8:	d005      	beq.n	80060e6 <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060de:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	4618      	mov	r0, r3
 80060ec:	f005 fdc0 	bl	800bc70 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	4618      	mov	r0, r3
 80060f6:	f006 ff67 	bl	800cfc8 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	2200      	movs	r2, #0
 80060fe:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8006102:	2300      	movs	r3, #0
}
 8006104:	4618      	mov	r0, r3
 8006106:	3710      	adds	r7, #16
 8006108:	46bd      	mov	sp, r7
 800610a:	bd80      	pop	{r7, pc}

0800610c <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800610c:	b590      	push	{r4, r7, lr}
 800610e:	b08d      	sub	sp, #52	; 0x34
 8006110:	af00      	add	r7, sp, #0
 8006112:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800611a:	6a3b      	ldr	r3, [r7, #32]
 800611c:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	4618      	mov	r0, r3
 8006124:	f007 f825 	bl	800d172 <USB_GetMode>
 8006128:	4603      	mov	r3, r0
 800612a:	2b00      	cmp	r3, #0
 800612c:	f040 84b7 	bne.w	8006a9e <HAL_PCD_IRQHandler+0x992>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	4618      	mov	r0, r3
 8006136:	f006 ff89 	bl	800d04c <USB_ReadInterrupts>
 800613a:	4603      	mov	r3, r0
 800613c:	2b00      	cmp	r3, #0
 800613e:	f000 84ad 	beq.w	8006a9c <HAL_PCD_IRQHandler+0x990>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8006142:	69fb      	ldr	r3, [r7, #28]
 8006144:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006148:	689b      	ldr	r3, [r3, #8]
 800614a:	0a1b      	lsrs	r3, r3, #8
 800614c:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	4618      	mov	r0, r3
 800615c:	f006 ff76 	bl	800d04c <USB_ReadInterrupts>
 8006160:	4603      	mov	r3, r0
 8006162:	f003 0302 	and.w	r3, r3, #2
 8006166:	2b02      	cmp	r3, #2
 8006168:	d107      	bne.n	800617a <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	695a      	ldr	r2, [r3, #20]
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	f002 0202 	and.w	r2, r2, #2
 8006178:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	4618      	mov	r0, r3
 8006180:	f006 ff64 	bl	800d04c <USB_ReadInterrupts>
 8006184:	4603      	mov	r3, r0
 8006186:	f003 0310 	and.w	r3, r3, #16
 800618a:	2b10      	cmp	r3, #16
 800618c:	d161      	bne.n	8006252 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	699a      	ldr	r2, [r3, #24]
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	f022 0210 	bic.w	r2, r2, #16
 800619c:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 800619e:	6a3b      	ldr	r3, [r7, #32]
 80061a0:	6a1b      	ldr	r3, [r3, #32]
 80061a2:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 80061a4:	69bb      	ldr	r3, [r7, #24]
 80061a6:	f003 020f 	and.w	r2, r3, #15
 80061aa:	4613      	mov	r3, r2
 80061ac:	00db      	lsls	r3, r3, #3
 80061ae:	4413      	add	r3, r2
 80061b0:	009b      	lsls	r3, r3, #2
 80061b2:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80061b6:	687a      	ldr	r2, [r7, #4]
 80061b8:	4413      	add	r3, r2
 80061ba:	3304      	adds	r3, #4
 80061bc:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80061be:	69bb      	ldr	r3, [r7, #24]
 80061c0:	0c5b      	lsrs	r3, r3, #17
 80061c2:	f003 030f 	and.w	r3, r3, #15
 80061c6:	2b02      	cmp	r3, #2
 80061c8:	d124      	bne.n	8006214 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 80061ca:	69ba      	ldr	r2, [r7, #24]
 80061cc:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 80061d0:	4013      	ands	r3, r2
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	d035      	beq.n	8006242 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80061d6:	697b      	ldr	r3, [r7, #20]
 80061d8:	6919      	ldr	r1, [r3, #16]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 80061da:	69bb      	ldr	r3, [r7, #24]
 80061dc:	091b      	lsrs	r3, r3, #4
 80061de:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80061e0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80061e4:	b29b      	uxth	r3, r3
 80061e6:	461a      	mov	r2, r3
 80061e8:	6a38      	ldr	r0, [r7, #32]
 80061ea:	f006 fd9b 	bl	800cd24 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80061ee:	697b      	ldr	r3, [r7, #20]
 80061f0:	691a      	ldr	r2, [r3, #16]
 80061f2:	69bb      	ldr	r3, [r7, #24]
 80061f4:	091b      	lsrs	r3, r3, #4
 80061f6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80061fa:	441a      	add	r2, r3
 80061fc:	697b      	ldr	r3, [r7, #20]
 80061fe:	611a      	str	r2, [r3, #16]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8006200:	697b      	ldr	r3, [r7, #20]
 8006202:	6a1a      	ldr	r2, [r3, #32]
 8006204:	69bb      	ldr	r3, [r7, #24]
 8006206:	091b      	lsrs	r3, r3, #4
 8006208:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800620c:	441a      	add	r2, r3
 800620e:	697b      	ldr	r3, [r7, #20]
 8006210:	621a      	str	r2, [r3, #32]
 8006212:	e016      	b.n	8006242 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8006214:	69bb      	ldr	r3, [r7, #24]
 8006216:	0c5b      	lsrs	r3, r3, #17
 8006218:	f003 030f 	and.w	r3, r3, #15
 800621c:	2b06      	cmp	r3, #6
 800621e:	d110      	bne.n	8006242 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8006226:	2208      	movs	r2, #8
 8006228:	4619      	mov	r1, r3
 800622a:	6a38      	ldr	r0, [r7, #32]
 800622c:	f006 fd7a 	bl	800cd24 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8006230:	697b      	ldr	r3, [r7, #20]
 8006232:	6a1a      	ldr	r2, [r3, #32]
 8006234:	69bb      	ldr	r3, [r7, #24]
 8006236:	091b      	lsrs	r3, r3, #4
 8006238:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800623c:	441a      	add	r2, r3
 800623e:	697b      	ldr	r3, [r7, #20]
 8006240:	621a      	str	r2, [r3, #32]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	699a      	ldr	r2, [r3, #24]
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	f042 0210 	orr.w	r2, r2, #16
 8006250:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	4618      	mov	r0, r3
 8006258:	f006 fef8 	bl	800d04c <USB_ReadInterrupts>
 800625c:	4603      	mov	r3, r0
 800625e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006262:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8006266:	f040 80a7 	bne.w	80063b8 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 800626a:	2300      	movs	r3, #0
 800626c:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	4618      	mov	r0, r3
 8006274:	f006 fefd 	bl	800d072 <USB_ReadDevAllOutEpInterrupt>
 8006278:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 800627a:	e099      	b.n	80063b0 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 800627c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800627e:	f003 0301 	and.w	r3, r3, #1
 8006282:	2b00      	cmp	r3, #0
 8006284:	f000 808e 	beq.w	80063a4 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800628e:	b2d2      	uxtb	r2, r2
 8006290:	4611      	mov	r1, r2
 8006292:	4618      	mov	r0, r3
 8006294:	f006 ff21 	bl	800d0da <USB_ReadDevOutEPInterrupt>
 8006298:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 800629a:	693b      	ldr	r3, [r7, #16]
 800629c:	f003 0301 	and.w	r3, r3, #1
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	d00c      	beq.n	80062be <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80062a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062a6:	015a      	lsls	r2, r3, #5
 80062a8:	69fb      	ldr	r3, [r7, #28]
 80062aa:	4413      	add	r3, r2
 80062ac:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80062b0:	461a      	mov	r2, r3
 80062b2:	2301      	movs	r3, #1
 80062b4:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 80062b6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80062b8:	6878      	ldr	r0, [r7, #4]
 80062ba:	f000 ff1d 	bl	80070f8 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80062be:	693b      	ldr	r3, [r7, #16]
 80062c0:	f003 0308 	and.w	r3, r3, #8
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	d00c      	beq.n	80062e2 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80062c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062ca:	015a      	lsls	r2, r3, #5
 80062cc:	69fb      	ldr	r3, [r7, #28]
 80062ce:	4413      	add	r3, r2
 80062d0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80062d4:	461a      	mov	r2, r3
 80062d6:	2308      	movs	r3, #8
 80062d8:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80062da:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80062dc:	6878      	ldr	r0, [r7, #4]
 80062de:	f000 fff3 	bl	80072c8 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80062e2:	693b      	ldr	r3, [r7, #16]
 80062e4:	f003 0310 	and.w	r3, r3, #16
 80062e8:	2b00      	cmp	r3, #0
 80062ea:	d008      	beq.n	80062fe <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80062ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062ee:	015a      	lsls	r2, r3, #5
 80062f0:	69fb      	ldr	r3, [r7, #28]
 80062f2:	4413      	add	r3, r2
 80062f4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80062f8:	461a      	mov	r2, r3
 80062fa:	2310      	movs	r3, #16
 80062fc:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 80062fe:	693b      	ldr	r3, [r7, #16]
 8006300:	f003 0302 	and.w	r3, r3, #2
 8006304:	2b00      	cmp	r3, #0
 8006306:	d030      	beq.n	800636a <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8006308:	6a3b      	ldr	r3, [r7, #32]
 800630a:	695b      	ldr	r3, [r3, #20]
 800630c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006310:	2b80      	cmp	r3, #128	; 0x80
 8006312:	d109      	bne.n	8006328 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8006314:	69fb      	ldr	r3, [r7, #28]
 8006316:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800631a:	685b      	ldr	r3, [r3, #4]
 800631c:	69fa      	ldr	r2, [r7, #28]
 800631e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006322:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8006326:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8006328:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800632a:	4613      	mov	r3, r2
 800632c:	00db      	lsls	r3, r3, #3
 800632e:	4413      	add	r3, r2
 8006330:	009b      	lsls	r3, r3, #2
 8006332:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8006336:	687a      	ldr	r2, [r7, #4]
 8006338:	4413      	add	r3, r2
 800633a:	3304      	adds	r3, #4
 800633c:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800633e:	697b      	ldr	r3, [r7, #20]
 8006340:	78db      	ldrb	r3, [r3, #3]
 8006342:	2b01      	cmp	r3, #1
 8006344:	d108      	bne.n	8006358 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8006346:	697b      	ldr	r3, [r7, #20]
 8006348:	2200      	movs	r2, #0
 800634a:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 800634c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800634e:	b2db      	uxtb	r3, r3
 8006350:	4619      	mov	r1, r3
 8006352:	6878      	ldr	r0, [r7, #4]
 8006354:	f011 f97c 	bl	8017650 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8006358:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800635a:	015a      	lsls	r2, r3, #5
 800635c:	69fb      	ldr	r3, [r7, #28]
 800635e:	4413      	add	r3, r2
 8006360:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006364:	461a      	mov	r2, r3
 8006366:	2302      	movs	r3, #2
 8006368:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800636a:	693b      	ldr	r3, [r7, #16]
 800636c:	f003 0320 	and.w	r3, r3, #32
 8006370:	2b00      	cmp	r3, #0
 8006372:	d008      	beq.n	8006386 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8006374:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006376:	015a      	lsls	r2, r3, #5
 8006378:	69fb      	ldr	r3, [r7, #28]
 800637a:	4413      	add	r3, r2
 800637c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006380:	461a      	mov	r2, r3
 8006382:	2320      	movs	r3, #32
 8006384:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8006386:	693b      	ldr	r3, [r7, #16]
 8006388:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800638c:	2b00      	cmp	r3, #0
 800638e:	d009      	beq.n	80063a4 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8006390:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006392:	015a      	lsls	r2, r3, #5
 8006394:	69fb      	ldr	r3, [r7, #28]
 8006396:	4413      	add	r3, r2
 8006398:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800639c:	461a      	mov	r2, r3
 800639e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80063a2:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 80063a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063a6:	3301      	adds	r3, #1
 80063a8:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 80063aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80063ac:	085b      	lsrs	r3, r3, #1
 80063ae:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 80063b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	f47f af62 	bne.w	800627c <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	4618      	mov	r0, r3
 80063be:	f006 fe45 	bl	800d04c <USB_ReadInterrupts>
 80063c2:	4603      	mov	r3, r0
 80063c4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80063c8:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80063cc:	f040 80db 	bne.w	8006586 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	4618      	mov	r0, r3
 80063d6:	f006 fe66 	bl	800d0a6 <USB_ReadDevAllInEpInterrupt>
 80063da:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 80063dc:	2300      	movs	r3, #0
 80063de:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 80063e0:	e0cd      	b.n	800657e <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80063e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80063e4:	f003 0301 	and.w	r3, r3, #1
 80063e8:	2b00      	cmp	r3, #0
 80063ea:	f000 80c2 	beq.w	8006572 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80063f4:	b2d2      	uxtb	r2, r2
 80063f6:	4611      	mov	r1, r2
 80063f8:	4618      	mov	r0, r3
 80063fa:	f006 fe8c 	bl	800d116 <USB_ReadDevInEPInterrupt>
 80063fe:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8006400:	693b      	ldr	r3, [r7, #16]
 8006402:	f003 0301 	and.w	r3, r3, #1
 8006406:	2b00      	cmp	r3, #0
 8006408:	d057      	beq.n	80064ba <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800640a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800640c:	f003 030f 	and.w	r3, r3, #15
 8006410:	2201      	movs	r2, #1
 8006412:	fa02 f303 	lsl.w	r3, r2, r3
 8006416:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8006418:	69fb      	ldr	r3, [r7, #28]
 800641a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800641e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	43db      	mvns	r3, r3
 8006424:	69f9      	ldr	r1, [r7, #28]
 8006426:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800642a:	4013      	ands	r3, r2
 800642c:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800642e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006430:	015a      	lsls	r2, r3, #5
 8006432:	69fb      	ldr	r3, [r7, #28]
 8006434:	4413      	add	r3, r2
 8006436:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800643a:	461a      	mov	r2, r3
 800643c:	2301      	movs	r3, #1
 800643e:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	691b      	ldr	r3, [r3, #16]
 8006444:	2b01      	cmp	r3, #1
 8006446:	d132      	bne.n	80064ae <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8006448:	6879      	ldr	r1, [r7, #4]
 800644a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800644c:	4613      	mov	r3, r2
 800644e:	00db      	lsls	r3, r3, #3
 8006450:	4413      	add	r3, r2
 8006452:	009b      	lsls	r3, r3, #2
 8006454:	440b      	add	r3, r1
 8006456:	334c      	adds	r3, #76	; 0x4c
 8006458:	6819      	ldr	r1, [r3, #0]
 800645a:	6878      	ldr	r0, [r7, #4]
 800645c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800645e:	4613      	mov	r3, r2
 8006460:	00db      	lsls	r3, r3, #3
 8006462:	4413      	add	r3, r2
 8006464:	009b      	lsls	r3, r3, #2
 8006466:	4403      	add	r3, r0
 8006468:	3348      	adds	r3, #72	; 0x48
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	4419      	add	r1, r3
 800646e:	6878      	ldr	r0, [r7, #4]
 8006470:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006472:	4613      	mov	r3, r2
 8006474:	00db      	lsls	r3, r3, #3
 8006476:	4413      	add	r3, r2
 8006478:	009b      	lsls	r3, r3, #2
 800647a:	4403      	add	r3, r0
 800647c:	334c      	adds	r3, #76	; 0x4c
 800647e:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8006480:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006482:	2b00      	cmp	r3, #0
 8006484:	d113      	bne.n	80064ae <HAL_PCD_IRQHandler+0x3a2>
 8006486:	6879      	ldr	r1, [r7, #4]
 8006488:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800648a:	4613      	mov	r3, r2
 800648c:	00db      	lsls	r3, r3, #3
 800648e:	4413      	add	r3, r2
 8006490:	009b      	lsls	r3, r3, #2
 8006492:	440b      	add	r3, r1
 8006494:	3354      	adds	r3, #84	; 0x54
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	2b00      	cmp	r3, #0
 800649a:	d108      	bne.n	80064ae <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	6818      	ldr	r0, [r3, #0]
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80064a6:	461a      	mov	r2, r3
 80064a8:	2101      	movs	r1, #1
 80064aa:	f006 fe93 	bl	800d1d4 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 80064ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064b0:	b2db      	uxtb	r3, r3
 80064b2:	4619      	mov	r1, r3
 80064b4:	6878      	ldr	r0, [r7, #4]
 80064b6:	f011 f846 	bl	8017546 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 80064ba:	693b      	ldr	r3, [r7, #16]
 80064bc:	f003 0308 	and.w	r3, r3, #8
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	d008      	beq.n	80064d6 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 80064c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064c6:	015a      	lsls	r2, r3, #5
 80064c8:	69fb      	ldr	r3, [r7, #28]
 80064ca:	4413      	add	r3, r2
 80064cc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80064d0:	461a      	mov	r2, r3
 80064d2:	2308      	movs	r3, #8
 80064d4:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 80064d6:	693b      	ldr	r3, [r7, #16]
 80064d8:	f003 0310 	and.w	r3, r3, #16
 80064dc:	2b00      	cmp	r3, #0
 80064de:	d008      	beq.n	80064f2 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80064e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064e2:	015a      	lsls	r2, r3, #5
 80064e4:	69fb      	ldr	r3, [r7, #28]
 80064e6:	4413      	add	r3, r2
 80064e8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80064ec:	461a      	mov	r2, r3
 80064ee:	2310      	movs	r3, #16
 80064f0:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80064f2:	693b      	ldr	r3, [r7, #16]
 80064f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80064f8:	2b00      	cmp	r3, #0
 80064fa:	d008      	beq.n	800650e <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 80064fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064fe:	015a      	lsls	r2, r3, #5
 8006500:	69fb      	ldr	r3, [r7, #28]
 8006502:	4413      	add	r3, r2
 8006504:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006508:	461a      	mov	r2, r3
 800650a:	2340      	movs	r3, #64	; 0x40
 800650c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 800650e:	693b      	ldr	r3, [r7, #16]
 8006510:	f003 0302 	and.w	r3, r3, #2
 8006514:	2b00      	cmp	r3, #0
 8006516:	d023      	beq.n	8006560 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8006518:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800651a:	6a38      	ldr	r0, [r7, #32]
 800651c:	f005 fd74 	bl	800c008 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8006520:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006522:	4613      	mov	r3, r2
 8006524:	00db      	lsls	r3, r3, #3
 8006526:	4413      	add	r3, r2
 8006528:	009b      	lsls	r3, r3, #2
 800652a:	3338      	adds	r3, #56	; 0x38
 800652c:	687a      	ldr	r2, [r7, #4]
 800652e:	4413      	add	r3, r2
 8006530:	3304      	adds	r3, #4
 8006532:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8006534:	697b      	ldr	r3, [r7, #20]
 8006536:	78db      	ldrb	r3, [r3, #3]
 8006538:	2b01      	cmp	r3, #1
 800653a:	d108      	bne.n	800654e <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 800653c:	697b      	ldr	r3, [r7, #20]
 800653e:	2200      	movs	r2, #0
 8006540:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8006542:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006544:	b2db      	uxtb	r3, r3
 8006546:	4619      	mov	r1, r3
 8006548:	6878      	ldr	r0, [r7, #4]
 800654a:	f011 f893 	bl	8017674 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 800654e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006550:	015a      	lsls	r2, r3, #5
 8006552:	69fb      	ldr	r3, [r7, #28]
 8006554:	4413      	add	r3, r2
 8006556:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800655a:	461a      	mov	r2, r3
 800655c:	2302      	movs	r3, #2
 800655e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8006560:	693b      	ldr	r3, [r7, #16]
 8006562:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006566:	2b00      	cmp	r3, #0
 8006568:	d003      	beq.n	8006572 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 800656a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800656c:	6878      	ldr	r0, [r7, #4]
 800656e:	f000 fd35 	bl	8006fdc <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8006572:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006574:	3301      	adds	r3, #1
 8006576:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8006578:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800657a:	085b      	lsrs	r3, r3, #1
 800657c:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 800657e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006580:	2b00      	cmp	r3, #0
 8006582:	f47f af2e 	bne.w	80063e2 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	4618      	mov	r0, r3
 800658c:	f006 fd5e 	bl	800d04c <USB_ReadInterrupts>
 8006590:	4603      	mov	r3, r0
 8006592:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006596:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800659a:	d122      	bne.n	80065e2 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800659c:	69fb      	ldr	r3, [r7, #28]
 800659e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80065a2:	685b      	ldr	r3, [r3, #4]
 80065a4:	69fa      	ldr	r2, [r7, #28]
 80065a6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80065aa:	f023 0301 	bic.w	r3, r3, #1
 80065ae:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 80065b6:	2b01      	cmp	r3, #1
 80065b8:	d108      	bne.n	80065cc <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	2200      	movs	r2, #0
 80065be:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80065c2:	2100      	movs	r1, #0
 80065c4:	6878      	ldr	r0, [r7, #4]
 80065c6:	f011 fa2d 	bl	8017a24 <HAL_PCDEx_LPM_Callback>
 80065ca:	e002      	b.n	80065d2 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 80065cc:	6878      	ldr	r0, [r7, #4]
 80065ce:	f011 f831 	bl	8017634 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	695a      	ldr	r2, [r3, #20]
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 80065e0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	4618      	mov	r0, r3
 80065e8:	f006 fd30 	bl	800d04c <USB_ReadInterrupts>
 80065ec:	4603      	mov	r3, r0
 80065ee:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80065f2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80065f6:	d112      	bne.n	800661e <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 80065f8:	69fb      	ldr	r3, [r7, #28]
 80065fa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80065fe:	689b      	ldr	r3, [r3, #8]
 8006600:	f003 0301 	and.w	r3, r3, #1
 8006604:	2b01      	cmp	r3, #1
 8006606:	d102      	bne.n	800660e <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8006608:	6878      	ldr	r0, [r7, #4]
 800660a:	f010 ffed 	bl	80175e8 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	695a      	ldr	r2, [r3, #20]
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 800661c:	615a      	str	r2, [r3, #20]
    }
#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	4618      	mov	r0, r3
 8006624:	f006 fd12 	bl	800d04c <USB_ReadInterrupts>
 8006628:	4603      	mov	r3, r0
 800662a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800662e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006632:	d121      	bne.n	8006678 <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	695a      	ldr	r2, [r3, #20]
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	f002 6200 	and.w	r2, r2, #134217728	; 0x8000000
 8006642:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 800664a:	2b00      	cmp	r3, #0
 800664c:	d111      	bne.n	8006672 <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	2201      	movs	r2, #1
 8006652:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800665c:	089b      	lsrs	r3, r3, #2
 800665e:	f003 020f 	and.w	r2, r3, #15
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	f8c3 24f8 	str.w	r2, [r3, #1272]	; 0x4f8

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8006668:	2101      	movs	r1, #1
 800666a:	6878      	ldr	r0, [r7, #4]
 800666c:	f011 f9da 	bl	8017a24 <HAL_PCDEx_LPM_Callback>
 8006670:	e002      	b.n	8006678 <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8006672:	6878      	ldr	r0, [r7, #4]
 8006674:	f010 ffb8 	bl	80175e8 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	4618      	mov	r0, r3
 800667e:	f006 fce5 	bl	800d04c <USB_ReadInterrupts>
 8006682:	4603      	mov	r3, r0
 8006684:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006688:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800668c:	f040 80b7 	bne.w	80067fe <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8006690:	69fb      	ldr	r3, [r7, #28]
 8006692:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006696:	685b      	ldr	r3, [r3, #4]
 8006698:	69fa      	ldr	r2, [r7, #28]
 800669a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800669e:	f023 0301 	bic.w	r3, r3, #1
 80066a2:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	2110      	movs	r1, #16
 80066aa:	4618      	mov	r0, r3
 80066ac:	f005 fcac 	bl	800c008 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80066b0:	2300      	movs	r3, #0
 80066b2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80066b4:	e046      	b.n	8006744 <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 80066b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80066b8:	015a      	lsls	r2, r3, #5
 80066ba:	69fb      	ldr	r3, [r7, #28]
 80066bc:	4413      	add	r3, r2
 80066be:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80066c2:	461a      	mov	r2, r3
 80066c4:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80066c8:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80066ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80066cc:	015a      	lsls	r2, r3, #5
 80066ce:	69fb      	ldr	r3, [r7, #28]
 80066d0:	4413      	add	r3, r2
 80066d2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80066da:	0151      	lsls	r1, r2, #5
 80066dc:	69fa      	ldr	r2, [r7, #28]
 80066de:	440a      	add	r2, r1
 80066e0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80066e4:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80066e8:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 80066ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80066ec:	015a      	lsls	r2, r3, #5
 80066ee:	69fb      	ldr	r3, [r7, #28]
 80066f0:	4413      	add	r3, r2
 80066f2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80066f6:	461a      	mov	r2, r3
 80066f8:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80066fc:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80066fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006700:	015a      	lsls	r2, r3, #5
 8006702:	69fb      	ldr	r3, [r7, #28]
 8006704:	4413      	add	r3, r2
 8006706:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800670e:	0151      	lsls	r1, r2, #5
 8006710:	69fa      	ldr	r2, [r7, #28]
 8006712:	440a      	add	r2, r1
 8006714:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006718:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800671c:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800671e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006720:	015a      	lsls	r2, r3, #5
 8006722:	69fb      	ldr	r3, [r7, #28]
 8006724:	4413      	add	r3, r2
 8006726:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800672e:	0151      	lsls	r1, r2, #5
 8006730:	69fa      	ldr	r2, [r7, #28]
 8006732:	440a      	add	r2, r1
 8006734:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006738:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800673c:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800673e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006740:	3301      	adds	r3, #1
 8006742:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	685b      	ldr	r3, [r3, #4]
 8006748:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800674a:	429a      	cmp	r2, r3
 800674c:	d3b3      	bcc.n	80066b6 <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 800674e:	69fb      	ldr	r3, [r7, #28]
 8006750:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006754:	69db      	ldr	r3, [r3, #28]
 8006756:	69fa      	ldr	r2, [r7, #28]
 8006758:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800675c:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8006760:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006766:	2b00      	cmp	r3, #0
 8006768:	d016      	beq.n	8006798 <HAL_PCD_IRQHandler+0x68c>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 800676a:	69fb      	ldr	r3, [r7, #28]
 800676c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006770:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006774:	69fa      	ldr	r2, [r7, #28]
 8006776:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800677a:	f043 030b 	orr.w	r3, r3, #11
 800677e:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8006782:	69fb      	ldr	r3, [r7, #28]
 8006784:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006788:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800678a:	69fa      	ldr	r2, [r7, #28]
 800678c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006790:	f043 030b 	orr.w	r3, r3, #11
 8006794:	6453      	str	r3, [r2, #68]	; 0x44
 8006796:	e015      	b.n	80067c4 <HAL_PCD_IRQHandler+0x6b8>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8006798:	69fb      	ldr	r3, [r7, #28]
 800679a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800679e:	695b      	ldr	r3, [r3, #20]
 80067a0:	69fa      	ldr	r2, [r7, #28]
 80067a2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80067a6:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80067aa:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 80067ae:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 80067b0:	69fb      	ldr	r3, [r7, #28]
 80067b2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80067b6:	691b      	ldr	r3, [r3, #16]
 80067b8:	69fa      	ldr	r2, [r7, #28]
 80067ba:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80067be:	f043 030b 	orr.w	r3, r3, #11
 80067c2:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 80067c4:	69fb      	ldr	r3, [r7, #28]
 80067c6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	69fa      	ldr	r2, [r7, #28]
 80067ce:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80067d2:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 80067d6:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	6818      	ldr	r0, [r3, #0]
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	691b      	ldr	r3, [r3, #16]
 80067e0:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80067e8:	461a      	mov	r2, r3
 80067ea:	f006 fcf3 	bl	800d1d4 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	695a      	ldr	r2, [r3, #20]
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 80067fc:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	4618      	mov	r0, r3
 8006804:	f006 fc22 	bl	800d04c <USB_ReadInterrupts>
 8006808:	4603      	mov	r3, r0
 800680a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800680e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006812:	d124      	bne.n	800685e <HAL_PCD_IRQHandler+0x752>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	4618      	mov	r0, r3
 800681a:	f006 fcb8 	bl	800d18e <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	4618      	mov	r0, r3
 8006824:	f005 fc6d 	bl	800c102 <USB_GetDevSpeed>
 8006828:	4603      	mov	r3, r0
 800682a:	461a      	mov	r2, r3
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	681c      	ldr	r4, [r3, #0]
 8006834:	f000 fef0 	bl	8007618 <HAL_RCC_GetHCLKFreq>
 8006838:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800683e:	b2db      	uxtb	r3, r3
 8006840:	461a      	mov	r2, r3
 8006842:	4620      	mov	r0, r4
 8006844:	f005 f972 	bl	800bb2c <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8006848:	6878      	ldr	r0, [r7, #4]
 800684a:	f010 fea4 	bl	8017596 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	695a      	ldr	r2, [r3, #20]
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 800685c:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	4618      	mov	r0, r3
 8006864:	f006 fbf2 	bl	800d04c <USB_ReadInterrupts>
 8006868:	4603      	mov	r3, r0
 800686a:	f003 0308 	and.w	r3, r3, #8
 800686e:	2b08      	cmp	r3, #8
 8006870:	d10a      	bne.n	8006888 <HAL_PCD_IRQHandler+0x77c>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8006872:	6878      	ldr	r0, [r7, #4]
 8006874:	f010 fe81 	bl	801757a <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	695a      	ldr	r2, [r3, #20]
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	f002 0208 	and.w	r2, r2, #8
 8006886:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	4618      	mov	r0, r3
 800688e:	f006 fbdd 	bl	800d04c <USB_ReadInterrupts>
 8006892:	4603      	mov	r3, r0
 8006894:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006898:	2b80      	cmp	r3, #128	; 0x80
 800689a:	d122      	bne.n	80068e2 <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 800689c:	6a3b      	ldr	r3, [r7, #32]
 800689e:	699b      	ldr	r3, [r3, #24]
 80068a0:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80068a4:	6a3b      	ldr	r3, [r7, #32]
 80068a6:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80068a8:	2301      	movs	r3, #1
 80068aa:	627b      	str	r3, [r7, #36]	; 0x24
 80068ac:	e014      	b.n	80068d8 <HAL_PCD_IRQHandler+0x7cc>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 80068ae:	6879      	ldr	r1, [r7, #4]
 80068b0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80068b2:	4613      	mov	r3, r2
 80068b4:	00db      	lsls	r3, r3, #3
 80068b6:	4413      	add	r3, r2
 80068b8:	009b      	lsls	r3, r3, #2
 80068ba:	440b      	add	r3, r1
 80068bc:	f203 237f 	addw	r3, r3, #639	; 0x27f
 80068c0:	781b      	ldrb	r3, [r3, #0]
 80068c2:	2b01      	cmp	r3, #1
 80068c4:	d105      	bne.n	80068d2 <HAL_PCD_IRQHandler+0x7c6>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 80068c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068c8:	b2db      	uxtb	r3, r3
 80068ca:	4619      	mov	r1, r3
 80068cc:	6878      	ldr	r0, [r7, #4]
 80068ce:	f000 fb27 	bl	8006f20 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80068d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068d4:	3301      	adds	r3, #1
 80068d6:	627b      	str	r3, [r7, #36]	; 0x24
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	685b      	ldr	r3, [r3, #4]
 80068dc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80068de:	429a      	cmp	r2, r3
 80068e0:	d3e5      	bcc.n	80068ae <HAL_PCD_IRQHandler+0x7a2>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	4618      	mov	r0, r3
 80068e8:	f006 fbb0 	bl	800d04c <USB_ReadInterrupts>
 80068ec:	4603      	mov	r3, r0
 80068ee:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80068f2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80068f6:	d13b      	bne.n	8006970 <HAL_PCD_IRQHandler+0x864>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80068f8:	2301      	movs	r3, #1
 80068fa:	627b      	str	r3, [r7, #36]	; 0x24
 80068fc:	e02b      	b.n	8006956 <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 80068fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006900:	015a      	lsls	r2, r3, #5
 8006902:	69fb      	ldr	r3, [r7, #28]
 8006904:	4413      	add	r3, r2
 8006906:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800690e:	6879      	ldr	r1, [r7, #4]
 8006910:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006912:	4613      	mov	r3, r2
 8006914:	00db      	lsls	r3, r3, #3
 8006916:	4413      	add	r3, r2
 8006918:	009b      	lsls	r3, r3, #2
 800691a:	440b      	add	r3, r1
 800691c:	3340      	adds	r3, #64	; 0x40
 800691e:	781b      	ldrb	r3, [r3, #0]
 8006920:	2b01      	cmp	r3, #1
 8006922:	d115      	bne.n	8006950 <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8006924:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8006926:	2b00      	cmp	r3, #0
 8006928:	da12      	bge.n	8006950 <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 800692a:	6879      	ldr	r1, [r7, #4]
 800692c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800692e:	4613      	mov	r3, r2
 8006930:	00db      	lsls	r3, r3, #3
 8006932:	4413      	add	r3, r2
 8006934:	009b      	lsls	r3, r3, #2
 8006936:	440b      	add	r3, r1
 8006938:	333f      	adds	r3, #63	; 0x3f
 800693a:	2201      	movs	r2, #1
 800693c:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 800693e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006940:	b2db      	uxtb	r3, r3
 8006942:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8006946:	b2db      	uxtb	r3, r3
 8006948:	4619      	mov	r1, r3
 800694a:	6878      	ldr	r0, [r7, #4]
 800694c:	f000 fae8 	bl	8006f20 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8006950:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006952:	3301      	adds	r3, #1
 8006954:	627b      	str	r3, [r7, #36]	; 0x24
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	685b      	ldr	r3, [r3, #4]
 800695a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800695c:	429a      	cmp	r2, r3
 800695e:	d3ce      	bcc.n	80068fe <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	695a      	ldr	r2, [r3, #20]
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 800696e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	4618      	mov	r0, r3
 8006976:	f006 fb69 	bl	800d04c <USB_ReadInterrupts>
 800697a:	4603      	mov	r3, r0
 800697c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006980:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006984:	d155      	bne.n	8006a32 <HAL_PCD_IRQHandler+0x926>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8006986:	2301      	movs	r3, #1
 8006988:	627b      	str	r3, [r7, #36]	; 0x24
 800698a:	e045      	b.n	8006a18 <HAL_PCD_IRQHandler+0x90c>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 800698c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800698e:	015a      	lsls	r2, r3, #5
 8006990:	69fb      	ldr	r3, [r7, #28]
 8006992:	4413      	add	r3, r2
 8006994:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800699c:	6879      	ldr	r1, [r7, #4]
 800699e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80069a0:	4613      	mov	r3, r2
 80069a2:	00db      	lsls	r3, r3, #3
 80069a4:	4413      	add	r3, r2
 80069a6:	009b      	lsls	r3, r3, #2
 80069a8:	440b      	add	r3, r1
 80069aa:	f503 7320 	add.w	r3, r3, #640	; 0x280
 80069ae:	781b      	ldrb	r3, [r3, #0]
 80069b0:	2b01      	cmp	r3, #1
 80069b2:	d12e      	bne.n	8006a12 <HAL_PCD_IRQHandler+0x906>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80069b4:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80069b6:	2b00      	cmp	r3, #0
 80069b8:	da2b      	bge.n	8006a12 <HAL_PCD_IRQHandler+0x906>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 80069ba:	69bb      	ldr	r3, [r7, #24]
 80069bc:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 80069c6:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80069ca:	429a      	cmp	r2, r3
 80069cc:	d121      	bne.n	8006a12 <HAL_PCD_IRQHandler+0x906>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 80069ce:	6879      	ldr	r1, [r7, #4]
 80069d0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80069d2:	4613      	mov	r3, r2
 80069d4:	00db      	lsls	r3, r3, #3
 80069d6:	4413      	add	r3, r2
 80069d8:	009b      	lsls	r3, r3, #2
 80069da:	440b      	add	r3, r1
 80069dc:	f203 237f 	addw	r3, r3, #639	; 0x27f
 80069e0:	2201      	movs	r2, #1
 80069e2:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 80069e4:	6a3b      	ldr	r3, [r7, #32]
 80069e6:	699b      	ldr	r3, [r3, #24]
 80069e8:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80069ec:	6a3b      	ldr	r3, [r7, #32]
 80069ee:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 80069f0:	6a3b      	ldr	r3, [r7, #32]
 80069f2:	695b      	ldr	r3, [r3, #20]
 80069f4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80069f8:	2b00      	cmp	r3, #0
 80069fa:	d10a      	bne.n	8006a12 <HAL_PCD_IRQHandler+0x906>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 80069fc:	69fb      	ldr	r3, [r7, #28]
 80069fe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006a02:	685b      	ldr	r3, [r3, #4]
 8006a04:	69fa      	ldr	r2, [r7, #28]
 8006a06:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006a0a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006a0e:	6053      	str	r3, [r2, #4]
            break;
 8006a10:	e007      	b.n	8006a22 <HAL_PCD_IRQHandler+0x916>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8006a12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a14:	3301      	adds	r3, #1
 8006a16:	627b      	str	r3, [r7, #36]	; 0x24
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	685b      	ldr	r3, [r3, #4]
 8006a1c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006a1e:	429a      	cmp	r2, r3
 8006a20:	d3b4      	bcc.n	800698c <HAL_PCD_IRQHandler+0x880>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	695a      	ldr	r2, [r3, #20]
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8006a30:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	4618      	mov	r0, r3
 8006a38:	f006 fb08 	bl	800d04c <USB_ReadInterrupts>
 8006a3c:	4603      	mov	r3, r0
 8006a3e:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8006a42:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006a46:	d10a      	bne.n	8006a5e <HAL_PCD_IRQHandler+0x952>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8006a48:	6878      	ldr	r0, [r7, #4]
 8006a4a:	f010 fe25 	bl	8017698 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	695a      	ldr	r2, [r3, #20]
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8006a5c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	4618      	mov	r0, r3
 8006a64:	f006 faf2 	bl	800d04c <USB_ReadInterrupts>
 8006a68:	4603      	mov	r3, r0
 8006a6a:	f003 0304 	and.w	r3, r3, #4
 8006a6e:	2b04      	cmp	r3, #4
 8006a70:	d115      	bne.n	8006a9e <HAL_PCD_IRQHandler+0x992>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	685b      	ldr	r3, [r3, #4]
 8006a78:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8006a7a:	69bb      	ldr	r3, [r7, #24]
 8006a7c:	f003 0304 	and.w	r3, r3, #4
 8006a80:	2b00      	cmp	r3, #0
 8006a82:	d002      	beq.n	8006a8a <HAL_PCD_IRQHandler+0x97e>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8006a84:	6878      	ldr	r0, [r7, #4]
 8006a86:	f010 fe15 	bl	80176b4 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	6859      	ldr	r1, [r3, #4]
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	69ba      	ldr	r2, [r7, #24]
 8006a96:	430a      	orrs	r2, r1
 8006a98:	605a      	str	r2, [r3, #4]
 8006a9a:	e000      	b.n	8006a9e <HAL_PCD_IRQHandler+0x992>
      return;
 8006a9c:	bf00      	nop
    }
  }
}
 8006a9e:	3734      	adds	r7, #52	; 0x34
 8006aa0:	46bd      	mov	sp, r7
 8006aa2:	bd90      	pop	{r4, r7, pc}

08006aa4 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8006aa4:	b580      	push	{r7, lr}
 8006aa6:	b082      	sub	sp, #8
 8006aa8:	af00      	add	r7, sp, #0
 8006aaa:	6078      	str	r0, [r7, #4]
 8006aac:	460b      	mov	r3, r1
 8006aae:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8006ab6:	2b01      	cmp	r3, #1
 8006ab8:	d101      	bne.n	8006abe <HAL_PCD_SetAddress+0x1a>
 8006aba:	2302      	movs	r3, #2
 8006abc:	e013      	b.n	8006ae6 <HAL_PCD_SetAddress+0x42>
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	2201      	movs	r2, #1
 8006ac2:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  hpcd->USB_Address = address;
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	78fa      	ldrb	r2, [r7, #3]
 8006aca:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	78fa      	ldrb	r2, [r7, #3]
 8006ad4:	4611      	mov	r1, r2
 8006ad6:	4618      	mov	r0, r3
 8006ad8:	f006 fa50 	bl	800cf7c <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	2200      	movs	r2, #0
 8006ae0:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8006ae4:	2300      	movs	r3, #0
}
 8006ae6:	4618      	mov	r0, r3
 8006ae8:	3708      	adds	r7, #8
 8006aea:	46bd      	mov	sp, r7
 8006aec:	bd80      	pop	{r7, pc}

08006aee <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8006aee:	b580      	push	{r7, lr}
 8006af0:	b084      	sub	sp, #16
 8006af2:	af00      	add	r7, sp, #0
 8006af4:	6078      	str	r0, [r7, #4]
 8006af6:	4608      	mov	r0, r1
 8006af8:	4611      	mov	r1, r2
 8006afa:	461a      	mov	r2, r3
 8006afc:	4603      	mov	r3, r0
 8006afe:	70fb      	strb	r3, [r7, #3]
 8006b00:	460b      	mov	r3, r1
 8006b02:	803b      	strh	r3, [r7, #0]
 8006b04:	4613      	mov	r3, r2
 8006b06:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8006b08:	2300      	movs	r3, #0
 8006b0a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8006b0c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006b10:	2b00      	cmp	r3, #0
 8006b12:	da0f      	bge.n	8006b34 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006b14:	78fb      	ldrb	r3, [r7, #3]
 8006b16:	f003 020f 	and.w	r2, r3, #15
 8006b1a:	4613      	mov	r3, r2
 8006b1c:	00db      	lsls	r3, r3, #3
 8006b1e:	4413      	add	r3, r2
 8006b20:	009b      	lsls	r3, r3, #2
 8006b22:	3338      	adds	r3, #56	; 0x38
 8006b24:	687a      	ldr	r2, [r7, #4]
 8006b26:	4413      	add	r3, r2
 8006b28:	3304      	adds	r3, #4
 8006b2a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006b2c:	68fb      	ldr	r3, [r7, #12]
 8006b2e:	2201      	movs	r2, #1
 8006b30:	705a      	strb	r2, [r3, #1]
 8006b32:	e00f      	b.n	8006b54 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006b34:	78fb      	ldrb	r3, [r7, #3]
 8006b36:	f003 020f 	and.w	r2, r3, #15
 8006b3a:	4613      	mov	r3, r2
 8006b3c:	00db      	lsls	r3, r3, #3
 8006b3e:	4413      	add	r3, r2
 8006b40:	009b      	lsls	r3, r3, #2
 8006b42:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8006b46:	687a      	ldr	r2, [r7, #4]
 8006b48:	4413      	add	r3, r2
 8006b4a:	3304      	adds	r3, #4
 8006b4c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006b4e:	68fb      	ldr	r3, [r7, #12]
 8006b50:	2200      	movs	r2, #0
 8006b52:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8006b54:	78fb      	ldrb	r3, [r7, #3]
 8006b56:	f003 030f 	and.w	r3, r3, #15
 8006b5a:	b2da      	uxtb	r2, r3
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8006b60:	883a      	ldrh	r2, [r7, #0]
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	60da      	str	r2, [r3, #12]
  ep->type = ep_type;
 8006b66:	68fb      	ldr	r3, [r7, #12]
 8006b68:	78ba      	ldrb	r2, [r7, #2]
 8006b6a:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8006b6c:	68fb      	ldr	r3, [r7, #12]
 8006b6e:	785b      	ldrb	r3, [r3, #1]
 8006b70:	2b00      	cmp	r3, #0
 8006b72:	d004      	beq.n	8006b7e <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8006b74:	68fb      	ldr	r3, [r7, #12]
 8006b76:	781b      	ldrb	r3, [r3, #0]
 8006b78:	b29a      	uxth	r2, r3
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	811a      	strh	r2, [r3, #8]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8006b7e:	78bb      	ldrb	r3, [r7, #2]
 8006b80:	2b02      	cmp	r3, #2
 8006b82:	d102      	bne.n	8006b8a <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	2200      	movs	r2, #0
 8006b88:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8006b90:	2b01      	cmp	r3, #1
 8006b92:	d101      	bne.n	8006b98 <HAL_PCD_EP_Open+0xaa>
 8006b94:	2302      	movs	r3, #2
 8006b96:	e00e      	b.n	8006bb6 <HAL_PCD_EP_Open+0xc8>
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	2201      	movs	r2, #1
 8006b9c:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	68f9      	ldr	r1, [r7, #12]
 8006ba6:	4618      	mov	r0, r3
 8006ba8:	f005 fad0 	bl	800c14c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	2200      	movs	r2, #0
 8006bb0:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return ret;
 8006bb4:	7afb      	ldrb	r3, [r7, #11]
}
 8006bb6:	4618      	mov	r0, r3
 8006bb8:	3710      	adds	r7, #16
 8006bba:	46bd      	mov	sp, r7
 8006bbc:	bd80      	pop	{r7, pc}

08006bbe <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006bbe:	b580      	push	{r7, lr}
 8006bc0:	b084      	sub	sp, #16
 8006bc2:	af00      	add	r7, sp, #0
 8006bc4:	6078      	str	r0, [r7, #4]
 8006bc6:	460b      	mov	r3, r1
 8006bc8:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8006bca:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006bce:	2b00      	cmp	r3, #0
 8006bd0:	da0f      	bge.n	8006bf2 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006bd2:	78fb      	ldrb	r3, [r7, #3]
 8006bd4:	f003 020f 	and.w	r2, r3, #15
 8006bd8:	4613      	mov	r3, r2
 8006bda:	00db      	lsls	r3, r3, #3
 8006bdc:	4413      	add	r3, r2
 8006bde:	009b      	lsls	r3, r3, #2
 8006be0:	3338      	adds	r3, #56	; 0x38
 8006be2:	687a      	ldr	r2, [r7, #4]
 8006be4:	4413      	add	r3, r2
 8006be6:	3304      	adds	r3, #4
 8006be8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006bea:	68fb      	ldr	r3, [r7, #12]
 8006bec:	2201      	movs	r2, #1
 8006bee:	705a      	strb	r2, [r3, #1]
 8006bf0:	e00f      	b.n	8006c12 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006bf2:	78fb      	ldrb	r3, [r7, #3]
 8006bf4:	f003 020f 	and.w	r2, r3, #15
 8006bf8:	4613      	mov	r3, r2
 8006bfa:	00db      	lsls	r3, r3, #3
 8006bfc:	4413      	add	r3, r2
 8006bfe:	009b      	lsls	r3, r3, #2
 8006c00:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8006c04:	687a      	ldr	r2, [r7, #4]
 8006c06:	4413      	add	r3, r2
 8006c08:	3304      	adds	r3, #4
 8006c0a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	2200      	movs	r2, #0
 8006c10:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8006c12:	78fb      	ldrb	r3, [r7, #3]
 8006c14:	f003 030f 	and.w	r3, r3, #15
 8006c18:	b2da      	uxtb	r2, r3
 8006c1a:	68fb      	ldr	r3, [r7, #12]
 8006c1c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8006c24:	2b01      	cmp	r3, #1
 8006c26:	d101      	bne.n	8006c2c <HAL_PCD_EP_Close+0x6e>
 8006c28:	2302      	movs	r3, #2
 8006c2a:	e00e      	b.n	8006c4a <HAL_PCD_EP_Close+0x8c>
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	2201      	movs	r2, #1
 8006c30:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	68f9      	ldr	r1, [r7, #12]
 8006c3a:	4618      	mov	r0, r3
 8006c3c:	f005 fb0e 	bl	800c25c <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	2200      	movs	r2, #0
 8006c44:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  return HAL_OK;
 8006c48:	2300      	movs	r3, #0
}
 8006c4a:	4618      	mov	r0, r3
 8006c4c:	3710      	adds	r7, #16
 8006c4e:	46bd      	mov	sp, r7
 8006c50:	bd80      	pop	{r7, pc}

08006c52 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8006c52:	b580      	push	{r7, lr}
 8006c54:	b086      	sub	sp, #24
 8006c56:	af00      	add	r7, sp, #0
 8006c58:	60f8      	str	r0, [r7, #12]
 8006c5a:	607a      	str	r2, [r7, #4]
 8006c5c:	603b      	str	r3, [r7, #0]
 8006c5e:	460b      	mov	r3, r1
 8006c60:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006c62:	7afb      	ldrb	r3, [r7, #11]
 8006c64:	f003 020f 	and.w	r2, r3, #15
 8006c68:	4613      	mov	r3, r2
 8006c6a:	00db      	lsls	r3, r3, #3
 8006c6c:	4413      	add	r3, r2
 8006c6e:	009b      	lsls	r3, r3, #2
 8006c70:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8006c74:	68fa      	ldr	r2, [r7, #12]
 8006c76:	4413      	add	r3, r2
 8006c78:	3304      	adds	r3, #4
 8006c7a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8006c7c:	697b      	ldr	r3, [r7, #20]
 8006c7e:	687a      	ldr	r2, [r7, #4]
 8006c80:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 8006c82:	697b      	ldr	r3, [r7, #20]
 8006c84:	683a      	ldr	r2, [r7, #0]
 8006c86:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8006c88:	697b      	ldr	r3, [r7, #20]
 8006c8a:	2200      	movs	r2, #0
 8006c8c:	621a      	str	r2, [r3, #32]
  ep->is_in = 0U;
 8006c8e:	697b      	ldr	r3, [r7, #20]
 8006c90:	2200      	movs	r2, #0
 8006c92:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006c94:	7afb      	ldrb	r3, [r7, #11]
 8006c96:	f003 030f 	and.w	r3, r3, #15
 8006c9a:	b2da      	uxtb	r2, r3
 8006c9c:	697b      	ldr	r3, [r7, #20]
 8006c9e:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8006ca0:	68fb      	ldr	r3, [r7, #12]
 8006ca2:	691b      	ldr	r3, [r3, #16]
 8006ca4:	2b01      	cmp	r3, #1
 8006ca6:	d102      	bne.n	8006cae <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8006ca8:	687a      	ldr	r2, [r7, #4]
 8006caa:	697b      	ldr	r3, [r7, #20]
 8006cac:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8006cae:	7afb      	ldrb	r3, [r7, #11]
 8006cb0:	f003 030f 	and.w	r3, r3, #15
 8006cb4:	2b00      	cmp	r3, #0
 8006cb6:	d109      	bne.n	8006ccc <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8006cb8:	68fb      	ldr	r3, [r7, #12]
 8006cba:	6818      	ldr	r0, [r3, #0]
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	691b      	ldr	r3, [r3, #16]
 8006cc0:	b2db      	uxtb	r3, r3
 8006cc2:	461a      	mov	r2, r3
 8006cc4:	6979      	ldr	r1, [r7, #20]
 8006cc6:	f005 fded 	bl	800c8a4 <USB_EP0StartXfer>
 8006cca:	e008      	b.n	8006cde <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8006ccc:	68fb      	ldr	r3, [r7, #12]
 8006cce:	6818      	ldr	r0, [r3, #0]
 8006cd0:	68fb      	ldr	r3, [r7, #12]
 8006cd2:	691b      	ldr	r3, [r3, #16]
 8006cd4:	b2db      	uxtb	r3, r3
 8006cd6:	461a      	mov	r2, r3
 8006cd8:	6979      	ldr	r1, [r7, #20]
 8006cda:	f005 fb9b 	bl	800c414 <USB_EPStartXfer>
  }

  return HAL_OK;
 8006cde:	2300      	movs	r3, #0
}
 8006ce0:	4618      	mov	r0, r3
 8006ce2:	3718      	adds	r7, #24
 8006ce4:	46bd      	mov	sp, r7
 8006ce6:	bd80      	pop	{r7, pc}

08006ce8 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006ce8:	b480      	push	{r7}
 8006cea:	b083      	sub	sp, #12
 8006cec:	af00      	add	r7, sp, #0
 8006cee:	6078      	str	r0, [r7, #4]
 8006cf0:	460b      	mov	r3, r1
 8006cf2:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8006cf4:	78fb      	ldrb	r3, [r7, #3]
 8006cf6:	f003 020f 	and.w	r2, r3, #15
 8006cfa:	6879      	ldr	r1, [r7, #4]
 8006cfc:	4613      	mov	r3, r2
 8006cfe:	00db      	lsls	r3, r3, #3
 8006d00:	4413      	add	r3, r2
 8006d02:	009b      	lsls	r3, r3, #2
 8006d04:	440b      	add	r3, r1
 8006d06:	f503 7327 	add.w	r3, r3, #668	; 0x29c
 8006d0a:	681b      	ldr	r3, [r3, #0]
}
 8006d0c:	4618      	mov	r0, r3
 8006d0e:	370c      	adds	r7, #12
 8006d10:	46bd      	mov	sp, r7
 8006d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d16:	4770      	bx	lr

08006d18 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8006d18:	b580      	push	{r7, lr}
 8006d1a:	b086      	sub	sp, #24
 8006d1c:	af00      	add	r7, sp, #0
 8006d1e:	60f8      	str	r0, [r7, #12]
 8006d20:	607a      	str	r2, [r7, #4]
 8006d22:	603b      	str	r3, [r7, #0]
 8006d24:	460b      	mov	r3, r1
 8006d26:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006d28:	7afb      	ldrb	r3, [r7, #11]
 8006d2a:	f003 020f 	and.w	r2, r3, #15
 8006d2e:	4613      	mov	r3, r2
 8006d30:	00db      	lsls	r3, r3, #3
 8006d32:	4413      	add	r3, r2
 8006d34:	009b      	lsls	r3, r3, #2
 8006d36:	3338      	adds	r3, #56	; 0x38
 8006d38:	68fa      	ldr	r2, [r7, #12]
 8006d3a:	4413      	add	r3, r2
 8006d3c:	3304      	adds	r3, #4
 8006d3e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8006d40:	697b      	ldr	r3, [r7, #20]
 8006d42:	687a      	ldr	r2, [r7, #4]
 8006d44:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 8006d46:	697b      	ldr	r3, [r7, #20]
 8006d48:	683a      	ldr	r2, [r7, #0]
 8006d4a:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8006d4c:	697b      	ldr	r3, [r7, #20]
 8006d4e:	2200      	movs	r2, #0
 8006d50:	621a      	str	r2, [r3, #32]
  ep->is_in = 1U;
 8006d52:	697b      	ldr	r3, [r7, #20]
 8006d54:	2201      	movs	r2, #1
 8006d56:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006d58:	7afb      	ldrb	r3, [r7, #11]
 8006d5a:	f003 030f 	and.w	r3, r3, #15
 8006d5e:	b2da      	uxtb	r2, r3
 8006d60:	697b      	ldr	r3, [r7, #20]
 8006d62:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	691b      	ldr	r3, [r3, #16]
 8006d68:	2b01      	cmp	r3, #1
 8006d6a:	d102      	bne.n	8006d72 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8006d6c:	687a      	ldr	r2, [r7, #4]
 8006d6e:	697b      	ldr	r3, [r7, #20]
 8006d70:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8006d72:	7afb      	ldrb	r3, [r7, #11]
 8006d74:	f003 030f 	and.w	r3, r3, #15
 8006d78:	2b00      	cmp	r3, #0
 8006d7a:	d109      	bne.n	8006d90 <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	6818      	ldr	r0, [r3, #0]
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	691b      	ldr	r3, [r3, #16]
 8006d84:	b2db      	uxtb	r3, r3
 8006d86:	461a      	mov	r2, r3
 8006d88:	6979      	ldr	r1, [r7, #20]
 8006d8a:	f005 fd8b 	bl	800c8a4 <USB_EP0StartXfer>
 8006d8e:	e008      	b.n	8006da2 <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	6818      	ldr	r0, [r3, #0]
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	691b      	ldr	r3, [r3, #16]
 8006d98:	b2db      	uxtb	r3, r3
 8006d9a:	461a      	mov	r2, r3
 8006d9c:	6979      	ldr	r1, [r7, #20]
 8006d9e:	f005 fb39 	bl	800c414 <USB_EPStartXfer>
  }

  return HAL_OK;
 8006da2:	2300      	movs	r3, #0
}
 8006da4:	4618      	mov	r0, r3
 8006da6:	3718      	adds	r7, #24
 8006da8:	46bd      	mov	sp, r7
 8006daa:	bd80      	pop	{r7, pc}

08006dac <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006dac:	b580      	push	{r7, lr}
 8006dae:	b084      	sub	sp, #16
 8006db0:	af00      	add	r7, sp, #0
 8006db2:	6078      	str	r0, [r7, #4]
 8006db4:	460b      	mov	r3, r1
 8006db6:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8006db8:	78fb      	ldrb	r3, [r7, #3]
 8006dba:	f003 020f 	and.w	r2, r3, #15
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	685b      	ldr	r3, [r3, #4]
 8006dc2:	429a      	cmp	r2, r3
 8006dc4:	d901      	bls.n	8006dca <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8006dc6:	2301      	movs	r3, #1
 8006dc8:	e050      	b.n	8006e6c <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8006dca:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	da0f      	bge.n	8006df2 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006dd2:	78fb      	ldrb	r3, [r7, #3]
 8006dd4:	f003 020f 	and.w	r2, r3, #15
 8006dd8:	4613      	mov	r3, r2
 8006dda:	00db      	lsls	r3, r3, #3
 8006ddc:	4413      	add	r3, r2
 8006dde:	009b      	lsls	r3, r3, #2
 8006de0:	3338      	adds	r3, #56	; 0x38
 8006de2:	687a      	ldr	r2, [r7, #4]
 8006de4:	4413      	add	r3, r2
 8006de6:	3304      	adds	r3, #4
 8006de8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	2201      	movs	r2, #1
 8006dee:	705a      	strb	r2, [r3, #1]
 8006df0:	e00d      	b.n	8006e0e <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8006df2:	78fa      	ldrb	r2, [r7, #3]
 8006df4:	4613      	mov	r3, r2
 8006df6:	00db      	lsls	r3, r3, #3
 8006df8:	4413      	add	r3, r2
 8006dfa:	009b      	lsls	r3, r3, #2
 8006dfc:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8006e00:	687a      	ldr	r2, [r7, #4]
 8006e02:	4413      	add	r3, r2
 8006e04:	3304      	adds	r3, #4
 8006e06:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006e08:	68fb      	ldr	r3, [r7, #12]
 8006e0a:	2200      	movs	r2, #0
 8006e0c:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	2201      	movs	r2, #1
 8006e12:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006e14:	78fb      	ldrb	r3, [r7, #3]
 8006e16:	f003 030f 	and.w	r3, r3, #15
 8006e1a:	b2da      	uxtb	r2, r3
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8006e26:	2b01      	cmp	r3, #1
 8006e28:	d101      	bne.n	8006e2e <HAL_PCD_EP_SetStall+0x82>
 8006e2a:	2302      	movs	r3, #2
 8006e2c:	e01e      	b.n	8006e6c <HAL_PCD_EP_SetStall+0xc0>
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	2201      	movs	r2, #1
 8006e32:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	68f9      	ldr	r1, [r7, #12]
 8006e3c:	4618      	mov	r0, r3
 8006e3e:	f005 ffc9 	bl	800cdd4 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8006e42:	78fb      	ldrb	r3, [r7, #3]
 8006e44:	f003 030f 	and.w	r3, r3, #15
 8006e48:	2b00      	cmp	r3, #0
 8006e4a:	d10a      	bne.n	8006e62 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	6818      	ldr	r0, [r3, #0]
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	691b      	ldr	r3, [r3, #16]
 8006e54:	b2d9      	uxtb	r1, r3
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8006e5c:	461a      	mov	r2, r3
 8006e5e:	f006 f9b9 	bl	800d1d4 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	2200      	movs	r2, #0
 8006e66:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8006e6a:	2300      	movs	r3, #0
}
 8006e6c:	4618      	mov	r0, r3
 8006e6e:	3710      	adds	r7, #16
 8006e70:	46bd      	mov	sp, r7
 8006e72:	bd80      	pop	{r7, pc}

08006e74 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006e74:	b580      	push	{r7, lr}
 8006e76:	b084      	sub	sp, #16
 8006e78:	af00      	add	r7, sp, #0
 8006e7a:	6078      	str	r0, [r7, #4]
 8006e7c:	460b      	mov	r3, r1
 8006e7e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8006e80:	78fb      	ldrb	r3, [r7, #3]
 8006e82:	f003 020f 	and.w	r2, r3, #15
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	685b      	ldr	r3, [r3, #4]
 8006e8a:	429a      	cmp	r2, r3
 8006e8c:	d901      	bls.n	8006e92 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8006e8e:	2301      	movs	r3, #1
 8006e90:	e042      	b.n	8006f18 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8006e92:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006e96:	2b00      	cmp	r3, #0
 8006e98:	da0f      	bge.n	8006eba <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006e9a:	78fb      	ldrb	r3, [r7, #3]
 8006e9c:	f003 020f 	and.w	r2, r3, #15
 8006ea0:	4613      	mov	r3, r2
 8006ea2:	00db      	lsls	r3, r3, #3
 8006ea4:	4413      	add	r3, r2
 8006ea6:	009b      	lsls	r3, r3, #2
 8006ea8:	3338      	adds	r3, #56	; 0x38
 8006eaa:	687a      	ldr	r2, [r7, #4]
 8006eac:	4413      	add	r3, r2
 8006eae:	3304      	adds	r3, #4
 8006eb0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006eb2:	68fb      	ldr	r3, [r7, #12]
 8006eb4:	2201      	movs	r2, #1
 8006eb6:	705a      	strb	r2, [r3, #1]
 8006eb8:	e00f      	b.n	8006eda <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006eba:	78fb      	ldrb	r3, [r7, #3]
 8006ebc:	f003 020f 	and.w	r2, r3, #15
 8006ec0:	4613      	mov	r3, r2
 8006ec2:	00db      	lsls	r3, r3, #3
 8006ec4:	4413      	add	r3, r2
 8006ec6:	009b      	lsls	r3, r3, #2
 8006ec8:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8006ecc:	687a      	ldr	r2, [r7, #4]
 8006ece:	4413      	add	r3, r2
 8006ed0:	3304      	adds	r3, #4
 8006ed2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006ed4:	68fb      	ldr	r3, [r7, #12]
 8006ed6:	2200      	movs	r2, #0
 8006ed8:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8006eda:	68fb      	ldr	r3, [r7, #12]
 8006edc:	2200      	movs	r2, #0
 8006ede:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006ee0:	78fb      	ldrb	r3, [r7, #3]
 8006ee2:	f003 030f 	and.w	r3, r3, #15
 8006ee6:	b2da      	uxtb	r2, r3
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8006ef2:	2b01      	cmp	r3, #1
 8006ef4:	d101      	bne.n	8006efa <HAL_PCD_EP_ClrStall+0x86>
 8006ef6:	2302      	movs	r3, #2
 8006ef8:	e00e      	b.n	8006f18 <HAL_PCD_EP_ClrStall+0xa4>
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	2201      	movs	r2, #1
 8006efe:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	68f9      	ldr	r1, [r7, #12]
 8006f08:	4618      	mov	r0, r3
 8006f0a:	f005 ffd1 	bl	800ceb0 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	2200      	movs	r2, #0
 8006f12:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8006f16:	2300      	movs	r3, #0
}
 8006f18:	4618      	mov	r0, r3
 8006f1a:	3710      	adds	r7, #16
 8006f1c:	46bd      	mov	sp, r7
 8006f1e:	bd80      	pop	{r7, pc}

08006f20 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006f20:	b580      	push	{r7, lr}
 8006f22:	b084      	sub	sp, #16
 8006f24:	af00      	add	r7, sp, #0
 8006f26:	6078      	str	r0, [r7, #4]
 8006f28:	460b      	mov	r3, r1
 8006f2a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8006f2c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006f30:	2b00      	cmp	r3, #0
 8006f32:	da0c      	bge.n	8006f4e <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006f34:	78fb      	ldrb	r3, [r7, #3]
 8006f36:	f003 020f 	and.w	r2, r3, #15
 8006f3a:	4613      	mov	r3, r2
 8006f3c:	00db      	lsls	r3, r3, #3
 8006f3e:	4413      	add	r3, r2
 8006f40:	009b      	lsls	r3, r3, #2
 8006f42:	3338      	adds	r3, #56	; 0x38
 8006f44:	687a      	ldr	r2, [r7, #4]
 8006f46:	4413      	add	r3, r2
 8006f48:	3304      	adds	r3, #4
 8006f4a:	60fb      	str	r3, [r7, #12]
 8006f4c:	e00c      	b.n	8006f68 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006f4e:	78fb      	ldrb	r3, [r7, #3]
 8006f50:	f003 020f 	and.w	r2, r3, #15
 8006f54:	4613      	mov	r3, r2
 8006f56:	00db      	lsls	r3, r3, #3
 8006f58:	4413      	add	r3, r2
 8006f5a:	009b      	lsls	r3, r3, #2
 8006f5c:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8006f60:	687a      	ldr	r2, [r7, #4]
 8006f62:	4413      	add	r3, r2
 8006f64:	3304      	adds	r3, #4
 8006f66:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	68f9      	ldr	r1, [r7, #12]
 8006f6e:	4618      	mov	r0, r3
 8006f70:	f005 fdf0 	bl	800cb54 <USB_EPStopXfer>
 8006f74:	4603      	mov	r3, r0
 8006f76:	72fb      	strb	r3, [r7, #11]

  return ret;
 8006f78:	7afb      	ldrb	r3, [r7, #11]
}
 8006f7a:	4618      	mov	r0, r3
 8006f7c:	3710      	adds	r7, #16
 8006f7e:	46bd      	mov	sp, r7
 8006f80:	bd80      	pop	{r7, pc}

08006f82 <HAL_PCD_EP_Flush>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Flush(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006f82:	b580      	push	{r7, lr}
 8006f84:	b082      	sub	sp, #8
 8006f86:	af00      	add	r7, sp, #0
 8006f88:	6078      	str	r0, [r7, #4]
 8006f8a:	460b      	mov	r3, r1
 8006f8c:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8006f94:	2b01      	cmp	r3, #1
 8006f96:	d101      	bne.n	8006f9c <HAL_PCD_EP_Flush+0x1a>
 8006f98:	2302      	movs	r3, #2
 8006f9a:	e01b      	b.n	8006fd4 <HAL_PCD_EP_Flush+0x52>
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	2201      	movs	r2, #1
 8006fa0:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  if ((ep_addr & 0x80U) == 0x80U)
 8006fa4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006fa8:	2b00      	cmp	r3, #0
 8006faa:	da09      	bge.n	8006fc0 <HAL_PCD_EP_Flush+0x3e>
  {
    (void)USB_FlushTxFifo(hpcd->Instance, (uint32_t)ep_addr & EP_ADDR_MSK);
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	681a      	ldr	r2, [r3, #0]
 8006fb0:	78fb      	ldrb	r3, [r7, #3]
 8006fb2:	f003 030f 	and.w	r3, r3, #15
 8006fb6:	4619      	mov	r1, r3
 8006fb8:	4610      	mov	r0, r2
 8006fba:	f005 f825 	bl	800c008 <USB_FlushTxFifo>
 8006fbe:	e004      	b.n	8006fca <HAL_PCD_EP_Flush+0x48>
  }
  else
  {
    (void)USB_FlushRxFifo(hpcd->Instance);
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	4618      	mov	r0, r3
 8006fc6:	f005 f853 	bl	800c070 <USB_FlushRxFifo>
  }

  __HAL_UNLOCK(hpcd);
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	2200      	movs	r2, #0
 8006fce:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8006fd2:	2300      	movs	r3, #0
}
 8006fd4:	4618      	mov	r0, r3
 8006fd6:	3708      	adds	r7, #8
 8006fd8:	46bd      	mov	sp, r7
 8006fda:	bd80      	pop	{r7, pc}

08006fdc <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8006fdc:	b580      	push	{r7, lr}
 8006fde:	b08a      	sub	sp, #40	; 0x28
 8006fe0:	af02      	add	r7, sp, #8
 8006fe2:	6078      	str	r0, [r7, #4]
 8006fe4:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006fec:	697b      	ldr	r3, [r7, #20]
 8006fee:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8006ff0:	683a      	ldr	r2, [r7, #0]
 8006ff2:	4613      	mov	r3, r2
 8006ff4:	00db      	lsls	r3, r3, #3
 8006ff6:	4413      	add	r3, r2
 8006ff8:	009b      	lsls	r3, r3, #2
 8006ffa:	3338      	adds	r3, #56	; 0x38
 8006ffc:	687a      	ldr	r2, [r7, #4]
 8006ffe:	4413      	add	r3, r2
 8007000:	3304      	adds	r3, #4
 8007002:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8007004:	68fb      	ldr	r3, [r7, #12]
 8007006:	6a1a      	ldr	r2, [r3, #32]
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	699b      	ldr	r3, [r3, #24]
 800700c:	429a      	cmp	r2, r3
 800700e:	d901      	bls.n	8007014 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8007010:	2301      	movs	r3, #1
 8007012:	e06c      	b.n	80070ee <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 8007014:	68fb      	ldr	r3, [r7, #12]
 8007016:	699a      	ldr	r2, [r3, #24]
 8007018:	68fb      	ldr	r3, [r7, #12]
 800701a:	6a1b      	ldr	r3, [r3, #32]
 800701c:	1ad3      	subs	r3, r2, r3
 800701e:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8007020:	68fb      	ldr	r3, [r7, #12]
 8007022:	68db      	ldr	r3, [r3, #12]
 8007024:	69fa      	ldr	r2, [r7, #28]
 8007026:	429a      	cmp	r2, r3
 8007028:	d902      	bls.n	8007030 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 800702a:	68fb      	ldr	r3, [r7, #12]
 800702c:	68db      	ldr	r3, [r3, #12]
 800702e:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8007030:	69fb      	ldr	r3, [r7, #28]
 8007032:	3303      	adds	r3, #3
 8007034:	089b      	lsrs	r3, r3, #2
 8007036:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8007038:	e02b      	b.n	8007092 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 800703a:	68fb      	ldr	r3, [r7, #12]
 800703c:	699a      	ldr	r2, [r3, #24]
 800703e:	68fb      	ldr	r3, [r7, #12]
 8007040:	6a1b      	ldr	r3, [r3, #32]
 8007042:	1ad3      	subs	r3, r2, r3
 8007044:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8007046:	68fb      	ldr	r3, [r7, #12]
 8007048:	68db      	ldr	r3, [r3, #12]
 800704a:	69fa      	ldr	r2, [r7, #28]
 800704c:	429a      	cmp	r2, r3
 800704e:	d902      	bls.n	8007056 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	68db      	ldr	r3, [r3, #12]
 8007054:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8007056:	69fb      	ldr	r3, [r7, #28]
 8007058:	3303      	adds	r3, #3
 800705a:	089b      	lsrs	r3, r3, #2
 800705c:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	6919      	ldr	r1, [r3, #16]
 8007062:	683b      	ldr	r3, [r7, #0]
 8007064:	b2da      	uxtb	r2, r3
 8007066:	69fb      	ldr	r3, [r7, #28]
 8007068:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800706e:	b2db      	uxtb	r3, r3
 8007070:	9300      	str	r3, [sp, #0]
 8007072:	4603      	mov	r3, r0
 8007074:	6978      	ldr	r0, [r7, #20]
 8007076:	f005 fe17 	bl	800cca8 <USB_WritePacket>

    ep->xfer_buff  += len;
 800707a:	68fb      	ldr	r3, [r7, #12]
 800707c:	691a      	ldr	r2, [r3, #16]
 800707e:	69fb      	ldr	r3, [r7, #28]
 8007080:	441a      	add	r2, r3
 8007082:	68fb      	ldr	r3, [r7, #12]
 8007084:	611a      	str	r2, [r3, #16]
    ep->xfer_count += len;
 8007086:	68fb      	ldr	r3, [r7, #12]
 8007088:	6a1a      	ldr	r2, [r3, #32]
 800708a:	69fb      	ldr	r3, [r7, #28]
 800708c:	441a      	add	r2, r3
 800708e:	68fb      	ldr	r3, [r7, #12]
 8007090:	621a      	str	r2, [r3, #32]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8007092:	683b      	ldr	r3, [r7, #0]
 8007094:	015a      	lsls	r2, r3, #5
 8007096:	693b      	ldr	r3, [r7, #16]
 8007098:	4413      	add	r3, r2
 800709a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800709e:	699b      	ldr	r3, [r3, #24]
 80070a0:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80070a2:	69ba      	ldr	r2, [r7, #24]
 80070a4:	429a      	cmp	r2, r3
 80070a6:	d809      	bhi.n	80070bc <PCD_WriteEmptyTxFifo+0xe0>
 80070a8:	68fb      	ldr	r3, [r7, #12]
 80070aa:	6a1a      	ldr	r2, [r3, #32]
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	699b      	ldr	r3, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80070b0:	429a      	cmp	r2, r3
 80070b2:	d203      	bcs.n	80070bc <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	699b      	ldr	r3, [r3, #24]
 80070b8:	2b00      	cmp	r3, #0
 80070ba:	d1be      	bne.n	800703a <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	699a      	ldr	r2, [r3, #24]
 80070c0:	68fb      	ldr	r3, [r7, #12]
 80070c2:	6a1b      	ldr	r3, [r3, #32]
 80070c4:	429a      	cmp	r2, r3
 80070c6:	d811      	bhi.n	80070ec <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80070c8:	683b      	ldr	r3, [r7, #0]
 80070ca:	f003 030f 	and.w	r3, r3, #15
 80070ce:	2201      	movs	r2, #1
 80070d0:	fa02 f303 	lsl.w	r3, r2, r3
 80070d4:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80070d6:	693b      	ldr	r3, [r7, #16]
 80070d8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80070dc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80070de:	68bb      	ldr	r3, [r7, #8]
 80070e0:	43db      	mvns	r3, r3
 80070e2:	6939      	ldr	r1, [r7, #16]
 80070e4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80070e8:	4013      	ands	r3, r2
 80070ea:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 80070ec:	2300      	movs	r3, #0
}
 80070ee:	4618      	mov	r0, r3
 80070f0:	3720      	adds	r7, #32
 80070f2:	46bd      	mov	sp, r7
 80070f4:	bd80      	pop	{r7, pc}
	...

080070f8 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80070f8:	b580      	push	{r7, lr}
 80070fa:	b088      	sub	sp, #32
 80070fc:	af00      	add	r7, sp, #0
 80070fe:	6078      	str	r0, [r7, #4]
 8007100:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007108:	69fb      	ldr	r3, [r7, #28]
 800710a:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800710c:	69fb      	ldr	r3, [r7, #28]
 800710e:	333c      	adds	r3, #60	; 0x3c
 8007110:	3304      	adds	r3, #4
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8007116:	683b      	ldr	r3, [r7, #0]
 8007118:	015a      	lsls	r2, r3, #5
 800711a:	69bb      	ldr	r3, [r7, #24]
 800711c:	4413      	add	r3, r2
 800711e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007122:	689b      	ldr	r3, [r3, #8]
 8007124:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	691b      	ldr	r3, [r3, #16]
 800712a:	2b01      	cmp	r3, #1
 800712c:	d17b      	bne.n	8007226 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 800712e:	693b      	ldr	r3, [r7, #16]
 8007130:	f003 0308 	and.w	r3, r3, #8
 8007134:	2b00      	cmp	r3, #0
 8007136:	d015      	beq.n	8007164 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007138:	697b      	ldr	r3, [r7, #20]
 800713a:	4a61      	ldr	r2, [pc, #388]	; (80072c0 <PCD_EP_OutXfrComplete_int+0x1c8>)
 800713c:	4293      	cmp	r3, r2
 800713e:	f240 80b9 	bls.w	80072b4 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8007142:	693b      	ldr	r3, [r7, #16]
 8007144:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007148:	2b00      	cmp	r3, #0
 800714a:	f000 80b3 	beq.w	80072b4 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800714e:	683b      	ldr	r3, [r7, #0]
 8007150:	015a      	lsls	r2, r3, #5
 8007152:	69bb      	ldr	r3, [r7, #24]
 8007154:	4413      	add	r3, r2
 8007156:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800715a:	461a      	mov	r2, r3
 800715c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007160:	6093      	str	r3, [r2, #8]
 8007162:	e0a7      	b.n	80072b4 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8007164:	693b      	ldr	r3, [r7, #16]
 8007166:	f003 0320 	and.w	r3, r3, #32
 800716a:	2b00      	cmp	r3, #0
 800716c:	d009      	beq.n	8007182 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800716e:	683b      	ldr	r3, [r7, #0]
 8007170:	015a      	lsls	r2, r3, #5
 8007172:	69bb      	ldr	r3, [r7, #24]
 8007174:	4413      	add	r3, r2
 8007176:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800717a:	461a      	mov	r2, r3
 800717c:	2320      	movs	r3, #32
 800717e:	6093      	str	r3, [r2, #8]
 8007180:	e098      	b.n	80072b4 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8007182:	693b      	ldr	r3, [r7, #16]
 8007184:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8007188:	2b00      	cmp	r3, #0
 800718a:	f040 8093 	bne.w	80072b4 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800718e:	697b      	ldr	r3, [r7, #20]
 8007190:	4a4b      	ldr	r2, [pc, #300]	; (80072c0 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8007192:	4293      	cmp	r3, r2
 8007194:	d90f      	bls.n	80071b6 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8007196:	693b      	ldr	r3, [r7, #16]
 8007198:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800719c:	2b00      	cmp	r3, #0
 800719e:	d00a      	beq.n	80071b6 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80071a0:	683b      	ldr	r3, [r7, #0]
 80071a2:	015a      	lsls	r2, r3, #5
 80071a4:	69bb      	ldr	r3, [r7, #24]
 80071a6:	4413      	add	r3, r2
 80071a8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80071ac:	461a      	mov	r2, r3
 80071ae:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80071b2:	6093      	str	r3, [r2, #8]
 80071b4:	e07e      	b.n	80072b4 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 80071b6:	683a      	ldr	r2, [r7, #0]
 80071b8:	4613      	mov	r3, r2
 80071ba:	00db      	lsls	r3, r3, #3
 80071bc:	4413      	add	r3, r2
 80071be:	009b      	lsls	r3, r3, #2
 80071c0:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80071c4:	687a      	ldr	r2, [r7, #4]
 80071c6:	4413      	add	r3, r2
 80071c8:	3304      	adds	r3, #4
 80071ca:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 80071cc:	68fb      	ldr	r3, [r7, #12]
 80071ce:	69da      	ldr	r2, [r3, #28]
 80071d0:	683b      	ldr	r3, [r7, #0]
 80071d2:	0159      	lsls	r1, r3, #5
 80071d4:	69bb      	ldr	r3, [r7, #24]
 80071d6:	440b      	add	r3, r1
 80071d8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80071dc:	691b      	ldr	r3, [r3, #16]
 80071de:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80071e2:	1ad2      	subs	r2, r2, r3
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	621a      	str	r2, [r3, #32]

        if (epnum == 0U)
 80071e8:	683b      	ldr	r3, [r7, #0]
 80071ea:	2b00      	cmp	r3, #0
 80071ec:	d114      	bne.n	8007218 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 80071ee:	68fb      	ldr	r3, [r7, #12]
 80071f0:	699b      	ldr	r3, [r3, #24]
 80071f2:	2b00      	cmp	r3, #0
 80071f4:	d109      	bne.n	800720a <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	6818      	ldr	r0, [r3, #0]
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8007200:	461a      	mov	r2, r3
 8007202:	2101      	movs	r1, #1
 8007204:	f005 ffe6 	bl	800d1d4 <USB_EP0_OutStart>
 8007208:	e006      	b.n	8007218 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 800720a:	68fb      	ldr	r3, [r7, #12]
 800720c:	691a      	ldr	r2, [r3, #16]
 800720e:	68fb      	ldr	r3, [r7, #12]
 8007210:	6a1b      	ldr	r3, [r3, #32]
 8007212:	441a      	add	r2, r3
 8007214:	68fb      	ldr	r3, [r7, #12]
 8007216:	611a      	str	r2, [r3, #16]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8007218:	683b      	ldr	r3, [r7, #0]
 800721a:	b2db      	uxtb	r3, r3
 800721c:	4619      	mov	r1, r3
 800721e:	6878      	ldr	r0, [r7, #4]
 8007220:	f010 f976 	bl	8017510 <HAL_PCD_DataOutStageCallback>
 8007224:	e046      	b.n	80072b4 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8007226:	697b      	ldr	r3, [r7, #20]
 8007228:	4a26      	ldr	r2, [pc, #152]	; (80072c4 <PCD_EP_OutXfrComplete_int+0x1cc>)
 800722a:	4293      	cmp	r3, r2
 800722c:	d124      	bne.n	8007278 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800722e:	693b      	ldr	r3, [r7, #16]
 8007230:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007234:	2b00      	cmp	r3, #0
 8007236:	d00a      	beq.n	800724e <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8007238:	683b      	ldr	r3, [r7, #0]
 800723a:	015a      	lsls	r2, r3, #5
 800723c:	69bb      	ldr	r3, [r7, #24]
 800723e:	4413      	add	r3, r2
 8007240:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007244:	461a      	mov	r2, r3
 8007246:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800724a:	6093      	str	r3, [r2, #8]
 800724c:	e032      	b.n	80072b4 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800724e:	693b      	ldr	r3, [r7, #16]
 8007250:	f003 0320 	and.w	r3, r3, #32
 8007254:	2b00      	cmp	r3, #0
 8007256:	d008      	beq.n	800726a <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8007258:	683b      	ldr	r3, [r7, #0]
 800725a:	015a      	lsls	r2, r3, #5
 800725c:	69bb      	ldr	r3, [r7, #24]
 800725e:	4413      	add	r3, r2
 8007260:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007264:	461a      	mov	r2, r3
 8007266:	2320      	movs	r3, #32
 8007268:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800726a:	683b      	ldr	r3, [r7, #0]
 800726c:	b2db      	uxtb	r3, r3
 800726e:	4619      	mov	r1, r3
 8007270:	6878      	ldr	r0, [r7, #4]
 8007272:	f010 f94d 	bl	8017510 <HAL_PCD_DataOutStageCallback>
 8007276:	e01d      	b.n	80072b4 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8007278:	683b      	ldr	r3, [r7, #0]
 800727a:	2b00      	cmp	r3, #0
 800727c:	d114      	bne.n	80072a8 <PCD_EP_OutXfrComplete_int+0x1b0>
 800727e:	6879      	ldr	r1, [r7, #4]
 8007280:	683a      	ldr	r2, [r7, #0]
 8007282:	4613      	mov	r3, r2
 8007284:	00db      	lsls	r3, r3, #3
 8007286:	4413      	add	r3, r2
 8007288:	009b      	lsls	r3, r3, #2
 800728a:	440b      	add	r3, r1
 800728c:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	2b00      	cmp	r3, #0
 8007294:	d108      	bne.n	80072a8 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	6818      	ldr	r0, [r3, #0]
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80072a0:	461a      	mov	r2, r3
 80072a2:	2100      	movs	r1, #0
 80072a4:	f005 ff96 	bl	800d1d4 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80072a8:	683b      	ldr	r3, [r7, #0]
 80072aa:	b2db      	uxtb	r3, r3
 80072ac:	4619      	mov	r1, r3
 80072ae:	6878      	ldr	r0, [r7, #4]
 80072b0:	f010 f92e 	bl	8017510 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 80072b4:	2300      	movs	r3, #0
}
 80072b6:	4618      	mov	r0, r3
 80072b8:	3720      	adds	r7, #32
 80072ba:	46bd      	mov	sp, r7
 80072bc:	bd80      	pop	{r7, pc}
 80072be:	bf00      	nop
 80072c0:	4f54300a 	.word	0x4f54300a
 80072c4:	4f54310a 	.word	0x4f54310a

080072c8 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80072c8:	b580      	push	{r7, lr}
 80072ca:	b086      	sub	sp, #24
 80072cc:	af00      	add	r7, sp, #0
 80072ce:	6078      	str	r0, [r7, #4]
 80072d0:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80072d8:	697b      	ldr	r3, [r7, #20]
 80072da:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80072dc:	697b      	ldr	r3, [r7, #20]
 80072de:	333c      	adds	r3, #60	; 0x3c
 80072e0:	3304      	adds	r3, #4
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80072e6:	683b      	ldr	r3, [r7, #0]
 80072e8:	015a      	lsls	r2, r3, #5
 80072ea:	693b      	ldr	r3, [r7, #16]
 80072ec:	4413      	add	r3, r2
 80072ee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80072f2:	689b      	ldr	r3, [r3, #8]
 80072f4:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80072f6:	68fb      	ldr	r3, [r7, #12]
 80072f8:	4a15      	ldr	r2, [pc, #84]	; (8007350 <PCD_EP_OutSetupPacket_int+0x88>)
 80072fa:	4293      	cmp	r3, r2
 80072fc:	d90e      	bls.n	800731c <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80072fe:	68bb      	ldr	r3, [r7, #8]
 8007300:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007304:	2b00      	cmp	r3, #0
 8007306:	d009      	beq.n	800731c <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8007308:	683b      	ldr	r3, [r7, #0]
 800730a:	015a      	lsls	r2, r3, #5
 800730c:	693b      	ldr	r3, [r7, #16]
 800730e:	4413      	add	r3, r2
 8007310:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007314:	461a      	mov	r2, r3
 8007316:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800731a:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 800731c:	6878      	ldr	r0, [r7, #4]
 800731e:	f010 f8e5 	bl	80174ec <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8007322:	68fb      	ldr	r3, [r7, #12]
 8007324:	4a0a      	ldr	r2, [pc, #40]	; (8007350 <PCD_EP_OutSetupPacket_int+0x88>)
 8007326:	4293      	cmp	r3, r2
 8007328:	d90c      	bls.n	8007344 <PCD_EP_OutSetupPacket_int+0x7c>
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	691b      	ldr	r3, [r3, #16]
 800732e:	2b01      	cmp	r3, #1
 8007330:	d108      	bne.n	8007344 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	6818      	ldr	r0, [r3, #0]
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800733c:	461a      	mov	r2, r3
 800733e:	2101      	movs	r1, #1
 8007340:	f005 ff48 	bl	800d1d4 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8007344:	2300      	movs	r3, #0
}
 8007346:	4618      	mov	r0, r3
 8007348:	3718      	adds	r7, #24
 800734a:	46bd      	mov	sp, r7
 800734c:	bd80      	pop	{r7, pc}
 800734e:	bf00      	nop
 8007350:	4f54300a 	.word	0x4f54300a

08007354 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8007354:	b480      	push	{r7}
 8007356:	b085      	sub	sp, #20
 8007358:	af00      	add	r7, sp, #0
 800735a:	6078      	str	r0, [r7, #4]
 800735c:	460b      	mov	r3, r1
 800735e:	70fb      	strb	r3, [r7, #3]
 8007360:	4613      	mov	r3, r2
 8007362:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800736a:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 800736c:	78fb      	ldrb	r3, [r7, #3]
 800736e:	2b00      	cmp	r3, #0
 8007370:	d107      	bne.n	8007382 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8007372:	883b      	ldrh	r3, [r7, #0]
 8007374:	0419      	lsls	r1, r3, #16
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	68ba      	ldr	r2, [r7, #8]
 800737c:	430a      	orrs	r2, r1
 800737e:	629a      	str	r2, [r3, #40]	; 0x28
 8007380:	e028      	b.n	80073d4 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007388:	0c1b      	lsrs	r3, r3, #16
 800738a:	68ba      	ldr	r2, [r7, #8]
 800738c:	4413      	add	r3, r2
 800738e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8007390:	2300      	movs	r3, #0
 8007392:	73fb      	strb	r3, [r7, #15]
 8007394:	e00d      	b.n	80073b2 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	681a      	ldr	r2, [r3, #0]
 800739a:	7bfb      	ldrb	r3, [r7, #15]
 800739c:	3340      	adds	r3, #64	; 0x40
 800739e:	009b      	lsls	r3, r3, #2
 80073a0:	4413      	add	r3, r2
 80073a2:	685b      	ldr	r3, [r3, #4]
 80073a4:	0c1b      	lsrs	r3, r3, #16
 80073a6:	68ba      	ldr	r2, [r7, #8]
 80073a8:	4413      	add	r3, r2
 80073aa:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80073ac:	7bfb      	ldrb	r3, [r7, #15]
 80073ae:	3301      	adds	r3, #1
 80073b0:	73fb      	strb	r3, [r7, #15]
 80073b2:	7bfa      	ldrb	r2, [r7, #15]
 80073b4:	78fb      	ldrb	r3, [r7, #3]
 80073b6:	3b01      	subs	r3, #1
 80073b8:	429a      	cmp	r2, r3
 80073ba:	d3ec      	bcc.n	8007396 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 80073bc:	883b      	ldrh	r3, [r7, #0]
 80073be:	0418      	lsls	r0, r3, #16
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	6819      	ldr	r1, [r3, #0]
 80073c4:	78fb      	ldrb	r3, [r7, #3]
 80073c6:	3b01      	subs	r3, #1
 80073c8:	68ba      	ldr	r2, [r7, #8]
 80073ca:	4302      	orrs	r2, r0
 80073cc:	3340      	adds	r3, #64	; 0x40
 80073ce:	009b      	lsls	r3, r3, #2
 80073d0:	440b      	add	r3, r1
 80073d2:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 80073d4:	2300      	movs	r3, #0
}
 80073d6:	4618      	mov	r0, r3
 80073d8:	3714      	adds	r7, #20
 80073da:	46bd      	mov	sp, r7
 80073dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073e0:	4770      	bx	lr

080073e2 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 80073e2:	b480      	push	{r7}
 80073e4:	b083      	sub	sp, #12
 80073e6:	af00      	add	r7, sp, #0
 80073e8:	6078      	str	r0, [r7, #4]
 80073ea:	460b      	mov	r3, r1
 80073ec:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	887a      	ldrh	r2, [r7, #2]
 80073f4:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80073f6:	2300      	movs	r3, #0
}
 80073f8:	4618      	mov	r0, r3
 80073fa:	370c      	adds	r7, #12
 80073fc:	46bd      	mov	sp, r7
 80073fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007402:	4770      	bx	lr

08007404 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8007404:	b480      	push	{r7}
 8007406:	b085      	sub	sp, #20
 8007408:	af00      	add	r7, sp, #0
 800740a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	2201      	movs	r2, #1
 8007416:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  hpcd->LPM_State = LPM_L0;
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	2200      	movs	r2, #0
 800741e:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8007422:	68fb      	ldr	r3, [r7, #12]
 8007424:	699b      	ldr	r3, [r3, #24]
 8007426:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800742a:	68fb      	ldr	r3, [r7, #12]
 800742c:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800742e:	68fb      	ldr	r3, [r7, #12]
 8007430:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007432:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007436:	f043 0303 	orr.w	r3, r3, #3
 800743a:	68fa      	ldr	r2, [r7, #12]
 800743c:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 800743e:	2300      	movs	r3, #0
}
 8007440:	4618      	mov	r0, r3
 8007442:	3714      	adds	r7, #20
 8007444:	46bd      	mov	sp, r7
 8007446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800744a:	4770      	bx	lr

0800744c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800744c:	b580      	push	{r7, lr}
 800744e:	b084      	sub	sp, #16
 8007450:	af00      	add	r7, sp, #0
 8007452:	6078      	str	r0, [r7, #4]
 8007454:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	2b00      	cmp	r3, #0
 800745a:	d101      	bne.n	8007460 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800745c:	2301      	movs	r3, #1
 800745e:	e0cc      	b.n	80075fa <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8007460:	4b68      	ldr	r3, [pc, #416]	; (8007604 <HAL_RCC_ClockConfig+0x1b8>)
 8007462:	681b      	ldr	r3, [r3, #0]
 8007464:	f003 030f 	and.w	r3, r3, #15
 8007468:	683a      	ldr	r2, [r7, #0]
 800746a:	429a      	cmp	r2, r3
 800746c:	d90c      	bls.n	8007488 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800746e:	4b65      	ldr	r3, [pc, #404]	; (8007604 <HAL_RCC_ClockConfig+0x1b8>)
 8007470:	683a      	ldr	r2, [r7, #0]
 8007472:	b2d2      	uxtb	r2, r2
 8007474:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007476:	4b63      	ldr	r3, [pc, #396]	; (8007604 <HAL_RCC_ClockConfig+0x1b8>)
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	f003 030f 	and.w	r3, r3, #15
 800747e:	683a      	ldr	r2, [r7, #0]
 8007480:	429a      	cmp	r2, r3
 8007482:	d001      	beq.n	8007488 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8007484:	2301      	movs	r3, #1
 8007486:	e0b8      	b.n	80075fa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	f003 0302 	and.w	r3, r3, #2
 8007490:	2b00      	cmp	r3, #0
 8007492:	d020      	beq.n	80074d6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	f003 0304 	and.w	r3, r3, #4
 800749c:	2b00      	cmp	r3, #0
 800749e:	d005      	beq.n	80074ac <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80074a0:	4b59      	ldr	r3, [pc, #356]	; (8007608 <HAL_RCC_ClockConfig+0x1bc>)
 80074a2:	689b      	ldr	r3, [r3, #8]
 80074a4:	4a58      	ldr	r2, [pc, #352]	; (8007608 <HAL_RCC_ClockConfig+0x1bc>)
 80074a6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80074aa:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	f003 0308 	and.w	r3, r3, #8
 80074b4:	2b00      	cmp	r3, #0
 80074b6:	d005      	beq.n	80074c4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80074b8:	4b53      	ldr	r3, [pc, #332]	; (8007608 <HAL_RCC_ClockConfig+0x1bc>)
 80074ba:	689b      	ldr	r3, [r3, #8]
 80074bc:	4a52      	ldr	r2, [pc, #328]	; (8007608 <HAL_RCC_ClockConfig+0x1bc>)
 80074be:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80074c2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80074c4:	4b50      	ldr	r3, [pc, #320]	; (8007608 <HAL_RCC_ClockConfig+0x1bc>)
 80074c6:	689b      	ldr	r3, [r3, #8]
 80074c8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	689b      	ldr	r3, [r3, #8]
 80074d0:	494d      	ldr	r1, [pc, #308]	; (8007608 <HAL_RCC_ClockConfig+0x1bc>)
 80074d2:	4313      	orrs	r3, r2
 80074d4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	f003 0301 	and.w	r3, r3, #1
 80074de:	2b00      	cmp	r3, #0
 80074e0:	d044      	beq.n	800756c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	685b      	ldr	r3, [r3, #4]
 80074e6:	2b01      	cmp	r3, #1
 80074e8:	d107      	bne.n	80074fa <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80074ea:	4b47      	ldr	r3, [pc, #284]	; (8007608 <HAL_RCC_ClockConfig+0x1bc>)
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80074f2:	2b00      	cmp	r3, #0
 80074f4:	d119      	bne.n	800752a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80074f6:	2301      	movs	r3, #1
 80074f8:	e07f      	b.n	80075fa <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	685b      	ldr	r3, [r3, #4]
 80074fe:	2b02      	cmp	r3, #2
 8007500:	d003      	beq.n	800750a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007506:	2b03      	cmp	r3, #3
 8007508:	d107      	bne.n	800751a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800750a:	4b3f      	ldr	r3, [pc, #252]	; (8007608 <HAL_RCC_ClockConfig+0x1bc>)
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007512:	2b00      	cmp	r3, #0
 8007514:	d109      	bne.n	800752a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007516:	2301      	movs	r3, #1
 8007518:	e06f      	b.n	80075fa <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800751a:	4b3b      	ldr	r3, [pc, #236]	; (8007608 <HAL_RCC_ClockConfig+0x1bc>)
 800751c:	681b      	ldr	r3, [r3, #0]
 800751e:	f003 0302 	and.w	r3, r3, #2
 8007522:	2b00      	cmp	r3, #0
 8007524:	d101      	bne.n	800752a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007526:	2301      	movs	r3, #1
 8007528:	e067      	b.n	80075fa <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800752a:	4b37      	ldr	r3, [pc, #220]	; (8007608 <HAL_RCC_ClockConfig+0x1bc>)
 800752c:	689b      	ldr	r3, [r3, #8]
 800752e:	f023 0203 	bic.w	r2, r3, #3
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	685b      	ldr	r3, [r3, #4]
 8007536:	4934      	ldr	r1, [pc, #208]	; (8007608 <HAL_RCC_ClockConfig+0x1bc>)
 8007538:	4313      	orrs	r3, r2
 800753a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800753c:	f7fc fbe2 	bl	8003d04 <HAL_GetTick>
 8007540:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007542:	e00a      	b.n	800755a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007544:	f7fc fbde 	bl	8003d04 <HAL_GetTick>
 8007548:	4602      	mov	r2, r0
 800754a:	68fb      	ldr	r3, [r7, #12]
 800754c:	1ad3      	subs	r3, r2, r3
 800754e:	f241 3288 	movw	r2, #5000	; 0x1388
 8007552:	4293      	cmp	r3, r2
 8007554:	d901      	bls.n	800755a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8007556:	2303      	movs	r3, #3
 8007558:	e04f      	b.n	80075fa <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800755a:	4b2b      	ldr	r3, [pc, #172]	; (8007608 <HAL_RCC_ClockConfig+0x1bc>)
 800755c:	689b      	ldr	r3, [r3, #8]
 800755e:	f003 020c 	and.w	r2, r3, #12
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	685b      	ldr	r3, [r3, #4]
 8007566:	009b      	lsls	r3, r3, #2
 8007568:	429a      	cmp	r2, r3
 800756a:	d1eb      	bne.n	8007544 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800756c:	4b25      	ldr	r3, [pc, #148]	; (8007604 <HAL_RCC_ClockConfig+0x1b8>)
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	f003 030f 	and.w	r3, r3, #15
 8007574:	683a      	ldr	r2, [r7, #0]
 8007576:	429a      	cmp	r2, r3
 8007578:	d20c      	bcs.n	8007594 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800757a:	4b22      	ldr	r3, [pc, #136]	; (8007604 <HAL_RCC_ClockConfig+0x1b8>)
 800757c:	683a      	ldr	r2, [r7, #0]
 800757e:	b2d2      	uxtb	r2, r2
 8007580:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007582:	4b20      	ldr	r3, [pc, #128]	; (8007604 <HAL_RCC_ClockConfig+0x1b8>)
 8007584:	681b      	ldr	r3, [r3, #0]
 8007586:	f003 030f 	and.w	r3, r3, #15
 800758a:	683a      	ldr	r2, [r7, #0]
 800758c:	429a      	cmp	r2, r3
 800758e:	d001      	beq.n	8007594 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8007590:	2301      	movs	r3, #1
 8007592:	e032      	b.n	80075fa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	f003 0304 	and.w	r3, r3, #4
 800759c:	2b00      	cmp	r3, #0
 800759e:	d008      	beq.n	80075b2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80075a0:	4b19      	ldr	r3, [pc, #100]	; (8007608 <HAL_RCC_ClockConfig+0x1bc>)
 80075a2:	689b      	ldr	r3, [r3, #8]
 80075a4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	68db      	ldr	r3, [r3, #12]
 80075ac:	4916      	ldr	r1, [pc, #88]	; (8007608 <HAL_RCC_ClockConfig+0x1bc>)
 80075ae:	4313      	orrs	r3, r2
 80075b0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	f003 0308 	and.w	r3, r3, #8
 80075ba:	2b00      	cmp	r3, #0
 80075bc:	d009      	beq.n	80075d2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80075be:	4b12      	ldr	r3, [pc, #72]	; (8007608 <HAL_RCC_ClockConfig+0x1bc>)
 80075c0:	689b      	ldr	r3, [r3, #8]
 80075c2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	691b      	ldr	r3, [r3, #16]
 80075ca:	00db      	lsls	r3, r3, #3
 80075cc:	490e      	ldr	r1, [pc, #56]	; (8007608 <HAL_RCC_ClockConfig+0x1bc>)
 80075ce:	4313      	orrs	r3, r2
 80075d0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80075d2:	f000 fb9d 	bl	8007d10 <HAL_RCC_GetSysClockFreq>
 80075d6:	4602      	mov	r2, r0
 80075d8:	4b0b      	ldr	r3, [pc, #44]	; (8007608 <HAL_RCC_ClockConfig+0x1bc>)
 80075da:	689b      	ldr	r3, [r3, #8]
 80075dc:	091b      	lsrs	r3, r3, #4
 80075de:	f003 030f 	and.w	r3, r3, #15
 80075e2:	490a      	ldr	r1, [pc, #40]	; (800760c <HAL_RCC_ClockConfig+0x1c0>)
 80075e4:	5ccb      	ldrb	r3, [r1, r3]
 80075e6:	fa22 f303 	lsr.w	r3, r2, r3
 80075ea:	4a09      	ldr	r2, [pc, #36]	; (8007610 <HAL_RCC_ClockConfig+0x1c4>)
 80075ec:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80075ee:	4b09      	ldr	r3, [pc, #36]	; (8007614 <HAL_RCC_ClockConfig+0x1c8>)
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	4618      	mov	r0, r3
 80075f4:	f7fb fc50 	bl	8002e98 <HAL_InitTick>

  return HAL_OK;
 80075f8:	2300      	movs	r3, #0
}
 80075fa:	4618      	mov	r0, r3
 80075fc:	3710      	adds	r7, #16
 80075fe:	46bd      	mov	sp, r7
 8007600:	bd80      	pop	{r7, pc}
 8007602:	bf00      	nop
 8007604:	40023c00 	.word	0x40023c00
 8007608:	40023800 	.word	0x40023800
 800760c:	0801da28 	.word	0x0801da28
 8007610:	20000008 	.word	0x20000008
 8007614:	2000000c 	.word	0x2000000c

08007618 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007618:	b480      	push	{r7}
 800761a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800761c:	4b03      	ldr	r3, [pc, #12]	; (800762c <HAL_RCC_GetHCLKFreq+0x14>)
 800761e:	681b      	ldr	r3, [r3, #0]
}
 8007620:	4618      	mov	r0, r3
 8007622:	46bd      	mov	sp, r7
 8007624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007628:	4770      	bx	lr
 800762a:	bf00      	nop
 800762c:	20000008 	.word	0x20000008

08007630 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007630:	b580      	push	{r7, lr}
 8007632:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8007634:	f7ff fff0 	bl	8007618 <HAL_RCC_GetHCLKFreq>
 8007638:	4602      	mov	r2, r0
 800763a:	4b05      	ldr	r3, [pc, #20]	; (8007650 <HAL_RCC_GetPCLK1Freq+0x20>)
 800763c:	689b      	ldr	r3, [r3, #8]
 800763e:	0a9b      	lsrs	r3, r3, #10
 8007640:	f003 0307 	and.w	r3, r3, #7
 8007644:	4903      	ldr	r1, [pc, #12]	; (8007654 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007646:	5ccb      	ldrb	r3, [r1, r3]
 8007648:	fa22 f303 	lsr.w	r3, r2, r3
}
 800764c:	4618      	mov	r0, r3
 800764e:	bd80      	pop	{r7, pc}
 8007650:	40023800 	.word	0x40023800
 8007654:	0801da38 	.word	0x0801da38

08007658 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8007658:	b480      	push	{r7}
 800765a:	b083      	sub	sp, #12
 800765c:	af00      	add	r7, sp, #0
 800765e:	6078      	str	r0, [r7, #4]
 8007660:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	220f      	movs	r2, #15
 8007666:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8007668:	4b12      	ldr	r3, [pc, #72]	; (80076b4 <HAL_RCC_GetClockConfig+0x5c>)
 800766a:	689b      	ldr	r3, [r3, #8]
 800766c:	f003 0203 	and.w	r2, r3, #3
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8007674:	4b0f      	ldr	r3, [pc, #60]	; (80076b4 <HAL_RCC_GetClockConfig+0x5c>)
 8007676:	689b      	ldr	r3, [r3, #8]
 8007678:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8007680:	4b0c      	ldr	r3, [pc, #48]	; (80076b4 <HAL_RCC_GetClockConfig+0x5c>)
 8007682:	689b      	ldr	r3, [r3, #8]
 8007684:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 800768c:	4b09      	ldr	r3, [pc, #36]	; (80076b4 <HAL_RCC_GetClockConfig+0x5c>)
 800768e:	689b      	ldr	r3, [r3, #8]
 8007690:	08db      	lsrs	r3, r3, #3
 8007692:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800769a:	4b07      	ldr	r3, [pc, #28]	; (80076b8 <HAL_RCC_GetClockConfig+0x60>)
 800769c:	681b      	ldr	r3, [r3, #0]
 800769e:	f003 020f 	and.w	r2, r3, #15
 80076a2:	683b      	ldr	r3, [r7, #0]
 80076a4:	601a      	str	r2, [r3, #0]
}
 80076a6:	bf00      	nop
 80076a8:	370c      	adds	r7, #12
 80076aa:	46bd      	mov	sp, r7
 80076ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076b0:	4770      	bx	lr
 80076b2:	bf00      	nop
 80076b4:	40023800 	.word	0x40023800
 80076b8:	40023c00 	.word	0x40023c00

080076bc <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80076bc:	b580      	push	{r7, lr}
 80076be:	b08c      	sub	sp, #48	; 0x30
 80076c0:	af00      	add	r7, sp, #0
 80076c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80076c4:	2300      	movs	r3, #0
 80076c6:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmpreg1 = 0U;
 80076c8:	2300      	movs	r3, #0
 80076ca:	623b      	str	r3, [r7, #32]
  uint32_t plli2sp = 0U;
 80076cc:	2300      	movs	r3, #0
 80076ce:	61fb      	str	r3, [r7, #28]
  uint32_t plli2sq = 0U;
 80076d0:	2300      	movs	r3, #0
 80076d2:	61bb      	str	r3, [r7, #24]
  uint32_t plli2sr = 0U;
 80076d4:	2300      	movs	r3, #0
 80076d6:	617b      	str	r3, [r7, #20]
  uint32_t pllsaip = 0U;
 80076d8:	2300      	movs	r3, #0
 80076da:	613b      	str	r3, [r7, #16]
  uint32_t pllsaiq = 0U;
 80076dc:	2300      	movs	r3, #0
 80076de:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0U;
 80076e0:	2300      	movs	r3, #0
 80076e2:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t pllsaiused = 0U;
 80076e4:	2300      	movs	r3, #0
 80076e6:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------ I2S APB1 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	f003 0301 	and.w	r3, r3, #1
 80076f0:	2b00      	cmp	r3, #0
 80076f2:	d010      	beq.n	8007716 <HAL_RCCEx_PeriphCLKConfig+0x5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 80076f4:	4b6f      	ldr	r3, [pc, #444]	; (80078b4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80076f6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80076fa:	f023 62c0 	bic.w	r2, r3, #100663296	; 0x6000000
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007702:	496c      	ldr	r1, [pc, #432]	; (80078b4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007704:	4313      	orrs	r3, r2
 8007706:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800770e:	2b00      	cmp	r3, #0
 8007710:	d101      	bne.n	8007716 <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      plli2sused = 1U;
 8007712:	2301      	movs	r3, #1
 8007714:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- I2S APB2 configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	f003 0302 	and.w	r3, r3, #2
 800771e:	2b00      	cmp	r3, #0
 8007720:	d010      	beq.n	8007744 <HAL_RCCEx_PeriphCLKConfig+0x88>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 8007722:	4b64      	ldr	r3, [pc, #400]	; (80078b4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007724:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007728:	f023 52c0 	bic.w	r2, r3, #402653184	; 0x18000000
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007730:	4960      	ldr	r1, [pc, #384]	; (80078b4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007732:	4313      	orrs	r3, r2
 8007734:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800773c:	2b00      	cmp	r3, #0
 800773e:	d101      	bne.n	8007744 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      plli2sused = 1U;
 8007740:	2301      	movs	r3, #1
 8007742:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*--------------------------- SAI1 configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	f003 0304 	and.w	r3, r3, #4
 800774c:	2b00      	cmp	r3, #0
 800774e:	d017      	beq.n	8007780 <HAL_RCCEx_PeriphCLKConfig+0xc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007750:	4b58      	ldr	r3, [pc, #352]	; (80078b4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007752:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007756:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800775e:	4955      	ldr	r1, [pc, #340]	; (80078b4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007760:	4313      	orrs	r3, r2
 8007762:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800776a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800776e:	d101      	bne.n	8007774 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      plli2sused = 1U;
 8007770:	2301      	movs	r3, #1
 8007772:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007778:	2b00      	cmp	r3, #0
 800777a:	d101      	bne.n	8007780 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      pllsaiused = 1U;
 800777c:	2301      	movs	r3, #1
 800777e:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------------- SAI2 configuration ----------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	f003 0308 	and.w	r3, r3, #8
 8007788:	2b00      	cmp	r3, #0
 800778a:	d017      	beq.n	80077bc <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800778c:	4b49      	ldr	r3, [pc, #292]	; (80078b4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800778e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007792:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800779a:	4946      	ldr	r1, [pc, #280]	; (80078b4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800779c:	4313      	orrs	r3, r2
 800779e:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80077a6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80077aa:	d101      	bne.n	80077b0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      plli2sused = 1U;
 80077ac:	2301      	movs	r3, #1
 80077ae:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80077b4:	2b00      	cmp	r3, #0
 80077b6:	d101      	bne.n	80077bc <HAL_RCCEx_PeriphCLKConfig+0x100>
    {
      pllsaiused = 1U;
 80077b8:	2301      	movs	r3, #1
 80077ba:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- RTC configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	681b      	ldr	r3, [r3, #0]
 80077c0:	f003 0320 	and.w	r3, r3, #32
 80077c4:	2b00      	cmp	r3, #0
 80077c6:	f000 808a 	beq.w	80078de <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80077ca:	2300      	movs	r3, #0
 80077cc:	60bb      	str	r3, [r7, #8]
 80077ce:	4b39      	ldr	r3, [pc, #228]	; (80078b4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80077d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80077d2:	4a38      	ldr	r2, [pc, #224]	; (80078b4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80077d4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80077d8:	6413      	str	r3, [r2, #64]	; 0x40
 80077da:	4b36      	ldr	r3, [pc, #216]	; (80078b4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80077dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80077de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80077e2:	60bb      	str	r3, [r7, #8]
 80077e4:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80077e6:	4b34      	ldr	r3, [pc, #208]	; (80078b8 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	4a33      	ldr	r2, [pc, #204]	; (80078b8 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 80077ec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80077f0:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80077f2:	f7fc fa87 	bl	8003d04 <HAL_GetTick>
 80077f6:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR & PWR_CR_DBP) == RESET)
 80077f8:	e008      	b.n	800780c <HAL_RCCEx_PeriphCLKConfig+0x150>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80077fa:	f7fc fa83 	bl	8003d04 <HAL_GetTick>
 80077fe:	4602      	mov	r2, r0
 8007800:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007802:	1ad3      	subs	r3, r2, r3
 8007804:	2b02      	cmp	r3, #2
 8007806:	d901      	bls.n	800780c <HAL_RCCEx_PeriphCLKConfig+0x150>
      {
        return HAL_TIMEOUT;
 8007808:	2303      	movs	r3, #3
 800780a:	e278      	b.n	8007cfe <HAL_RCCEx_PeriphCLKConfig+0x642>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 800780c:	4b2a      	ldr	r3, [pc, #168]	; (80078b8 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 800780e:	681b      	ldr	r3, [r3, #0]
 8007810:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007814:	2b00      	cmp	r3, #0
 8007816:	d0f0      	beq.n	80077fa <HAL_RCCEx_PeriphCLKConfig+0x13e>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8007818:	4b26      	ldr	r3, [pc, #152]	; (80078b4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800781a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800781c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007820:	623b      	str	r3, [r7, #32]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8007822:	6a3b      	ldr	r3, [r7, #32]
 8007824:	2b00      	cmp	r3, #0
 8007826:	d02f      	beq.n	8007888 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800782c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007830:	6a3a      	ldr	r2, [r7, #32]
 8007832:	429a      	cmp	r2, r3
 8007834:	d028      	beq.n	8007888 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007836:	4b1f      	ldr	r3, [pc, #124]	; (80078b4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007838:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800783a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800783e:	623b      	str	r3, [r7, #32]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8007840:	4b1e      	ldr	r3, [pc, #120]	; (80078bc <HAL_RCCEx_PeriphCLKConfig+0x200>)
 8007842:	2201      	movs	r2, #1
 8007844:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8007846:	4b1d      	ldr	r3, [pc, #116]	; (80078bc <HAL_RCCEx_PeriphCLKConfig+0x200>)
 8007848:	2200      	movs	r2, #0
 800784a:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 800784c:	4a19      	ldr	r2, [pc, #100]	; (80078b4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800784e:	6a3b      	ldr	r3, [r7, #32]
 8007850:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8007852:	4b18      	ldr	r3, [pc, #96]	; (80078b4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007854:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007856:	f003 0301 	and.w	r3, r3, #1
 800785a:	2b01      	cmp	r3, #1
 800785c:	d114      	bne.n	8007888 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800785e:	f7fc fa51 	bl	8003d04 <HAL_GetTick>
 8007862:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007864:	e00a      	b.n	800787c <HAL_RCCEx_PeriphCLKConfig+0x1c0>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007866:	f7fc fa4d 	bl	8003d04 <HAL_GetTick>
 800786a:	4602      	mov	r2, r0
 800786c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800786e:	1ad3      	subs	r3, r2, r3
 8007870:	f241 3288 	movw	r2, #5000	; 0x1388
 8007874:	4293      	cmp	r3, r2
 8007876:	d901      	bls.n	800787c <HAL_RCCEx_PeriphCLKConfig+0x1c0>
          {
            return HAL_TIMEOUT;
 8007878:	2303      	movs	r3, #3
 800787a:	e240      	b.n	8007cfe <HAL_RCCEx_PeriphCLKConfig+0x642>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800787c:	4b0d      	ldr	r3, [pc, #52]	; (80078b4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800787e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007880:	f003 0302 	and.w	r3, r3, #2
 8007884:	2b00      	cmp	r3, #0
 8007886:	d0ee      	beq.n	8007866 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800788c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007890:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007894:	d114      	bne.n	80078c0 <HAL_RCCEx_PeriphCLKConfig+0x204>
 8007896:	4b07      	ldr	r3, [pc, #28]	; (80078b4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007898:	689b      	ldr	r3, [r3, #8]
 800789a:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80078a2:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80078a6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80078aa:	4902      	ldr	r1, [pc, #8]	; (80078b4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80078ac:	4313      	orrs	r3, r2
 80078ae:	608b      	str	r3, [r1, #8]
 80078b0:	e00c      	b.n	80078cc <HAL_RCCEx_PeriphCLKConfig+0x210>
 80078b2:	bf00      	nop
 80078b4:	40023800 	.word	0x40023800
 80078b8:	40007000 	.word	0x40007000
 80078bc:	42470e40 	.word	0x42470e40
 80078c0:	4b4a      	ldr	r3, [pc, #296]	; (80079ec <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80078c2:	689b      	ldr	r3, [r3, #8]
 80078c4:	4a49      	ldr	r2, [pc, #292]	; (80079ec <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80078c6:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80078ca:	6093      	str	r3, [r2, #8]
 80078cc:	4b47      	ldr	r3, [pc, #284]	; (80079ec <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80078ce:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80078d4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80078d8:	4944      	ldr	r1, [pc, #272]	; (80079ec <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80078da:	4313      	orrs	r3, r2
 80078dc:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	f003 0310 	and.w	r3, r3, #16
 80078e6:	2b00      	cmp	r3, #0
 80078e8:	d004      	beq.n	80078f4 <HAL_RCCEx_PeriphCLKConfig+0x238>
  {
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	f893 2058 	ldrb.w	r2, [r3, #88]	; 0x58
 80078f0:	4b3f      	ldr	r3, [pc, #252]	; (80079f0 <HAL_RCCEx_PeriphCLKConfig+0x334>)
 80078f2:	601a      	str	r2, [r3, #0]
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- FMPI2C1 Configuration -----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80078fc:	2b00      	cmp	r3, #0
 80078fe:	d00a      	beq.n	8007916 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));

    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
 8007900:	4b3a      	ldr	r3, [pc, #232]	; (80079ec <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8007902:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007906:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800790e:	4937      	ldr	r1, [pc, #220]	; (80079ec <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8007910:	4313      	orrs	r3, r2
 8007912:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ CEC Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800791e:	2b00      	cmp	r3, #0
 8007920:	d00a      	beq.n	8007938 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8007922:	4b32      	ldr	r3, [pc, #200]	; (80079ec <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8007924:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007928:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007930:	492e      	ldr	r1, [pc, #184]	; (80079ec <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8007932:	4313      	orrs	r3, r2
 8007934:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- CLK48 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007940:	2b00      	cmp	r3, #0
 8007942:	d011      	beq.n	8007968 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8007944:	4b29      	ldr	r3, [pc, #164]	; (80079ec <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8007946:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800794a:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007952:	4926      	ldr	r1, [pc, #152]	; (80079ec <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8007954:	4313      	orrs	r3, r2
 8007956:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94

    /* Enable the PLLSAI when it's used as clock source for CLK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800795e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007962:	d101      	bne.n	8007968 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      pllsaiused = 1U;
 8007964:	2301      	movs	r3, #1
 8007966:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- SDIO Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	681b      	ldr	r3, [r3, #0]
 800796c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007970:	2b00      	cmp	r3, #0
 8007972:	d00a      	beq.n	800798a <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 8007974:	4b1d      	ldr	r3, [pc, #116]	; (80079ec <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8007976:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800797a:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007982:	491a      	ldr	r1, [pc, #104]	; (80079ec <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8007984:	4313      	orrs	r3, r2
 8007986:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ SPDIFRX Configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	681b      	ldr	r3, [r3, #0]
 800798e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007992:	2b00      	cmp	r3, #0
 8007994:	d011      	beq.n	80079ba <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPDIFRXCLKSOURCE(PeriphClkInit->SpdifClockSelection));

    /* Configure the SPDIFRX clock source */
    __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifClockSelection);
 8007996:	4b15      	ldr	r3, [pc, #84]	; (80079ec <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8007998:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800799c:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80079a4:	4911      	ldr	r1, [pc, #68]	; (80079ec <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80079a6:	4313      	orrs	r3, r2
 80079a8:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
    /* Enable the PLLI2S when it's used as clock source for SPDIFRX */
    if(PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP)
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80079b0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80079b4:	d101      	bne.n	80079ba <HAL_RCCEx_PeriphCLKConfig+0x2fe>
    {
      plli2sused = 1U;
 80079b6:	2301      	movs	r3, #1
 80079b8:	62fb      	str	r3, [r7, #44]	; 0x2c
  /*--------------------------------------------------------------------------*/

  /*---------------------------- PLLI2S Configuration ------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S on APB1,
     I2S on APB2 or SPDIFRX */
  if((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 80079ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80079bc:	2b01      	cmp	r3, #1
 80079be:	d005      	beq.n	80079cc <HAL_RCCEx_PeriphCLKConfig+0x310>
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	681b      	ldr	r3, [r3, #0]
 80079c4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80079c8:	f040 80ff 	bne.w	8007bca <HAL_RCCEx_PeriphCLKConfig+0x50e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80079cc:	4b09      	ldr	r3, [pc, #36]	; (80079f4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80079ce:	2200      	movs	r2, #0
 80079d0:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80079d2:	f7fc f997 	bl	8003d04 <HAL_GetTick>
 80079d6:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80079d8:	e00e      	b.n	80079f8 <HAL_RCCEx_PeriphCLKConfig+0x33c>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80079da:	f7fc f993 	bl	8003d04 <HAL_GetTick>
 80079de:	4602      	mov	r2, r0
 80079e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079e2:	1ad3      	subs	r3, r2, r3
 80079e4:	2b02      	cmp	r3, #2
 80079e6:	d907      	bls.n	80079f8 <HAL_RCCEx_PeriphCLKConfig+0x33c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80079e8:	2303      	movs	r3, #3
 80079ea:	e188      	b.n	8007cfe <HAL_RCCEx_PeriphCLKConfig+0x642>
 80079ec:	40023800 	.word	0x40023800
 80079f0:	424711e0 	.word	0x424711e0
 80079f4:	42470068 	.word	0x42470068
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80079f8:	4b7e      	ldr	r3, [pc, #504]	; (8007bf4 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80079fa:	681b      	ldr	r3, [r3, #0]
 80079fc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007a00:	2b00      	cmp	r3, #0
 8007a02:	d1ea      	bne.n	80079da <HAL_RCCEx_PeriphCLKConfig+0x31e>
    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*------ In Case of PLLI2S is selected as source clock for I2S -----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	f003 0301 	and.w	r3, r3, #1
 8007a0c:	2b00      	cmp	r3, #0
 8007a0e:	d003      	beq.n	8007a18 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a14:	2b00      	cmp	r3, #0
 8007a16:	d009      	beq.n	8007a2c <HAL_RCCEx_PeriphCLKConfig+0x370>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	f003 0302 	and.w	r3, r3, #2
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8007a20:	2b00      	cmp	r3, #0
 8007a22:	d028      	beq.n	8007a76 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007a28:	2b00      	cmp	r3, #0
 8007a2a:	d124      	bne.n	8007a76 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP/PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8007a2c:	4b71      	ldr	r3, [pc, #452]	; (8007bf4 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8007a2e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007a32:	0c1b      	lsrs	r3, r3, #16
 8007a34:	f003 0303 	and.w	r3, r3, #3
 8007a38:	3301      	adds	r3, #1
 8007a3a:	005b      	lsls	r3, r3, #1
 8007a3c:	61fb      	str	r3, [r7, #28]
      plli2sq = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8007a3e:	4b6d      	ldr	r3, [pc, #436]	; (8007bf4 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8007a40:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007a44:	0e1b      	lsrs	r3, r3, #24
 8007a46:	f003 030f 	and.w	r3, r3, #15
 8007a4a:	61bb      	str	r3, [r7, #24]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, plli2sq, PeriphClkInit->PLLI2S.PLLI2SR);
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	685a      	ldr	r2, [r3, #4]
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	689b      	ldr	r3, [r3, #8]
 8007a54:	019b      	lsls	r3, r3, #6
 8007a56:	431a      	orrs	r2, r3
 8007a58:	69fb      	ldr	r3, [r7, #28]
 8007a5a:	085b      	lsrs	r3, r3, #1
 8007a5c:	3b01      	subs	r3, #1
 8007a5e:	041b      	lsls	r3, r3, #16
 8007a60:	431a      	orrs	r2, r3
 8007a62:	69bb      	ldr	r3, [r7, #24]
 8007a64:	061b      	lsls	r3, r3, #24
 8007a66:	431a      	orrs	r2, r3
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	695b      	ldr	r3, [r3, #20]
 8007a6c:	071b      	lsls	r3, r3, #28
 8007a6e:	4961      	ldr	r1, [pc, #388]	; (8007bf4 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8007a70:	4313      	orrs	r3, r2
 8007a72:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*------- In Case of PLLI2S is selected as source clock for SAI ----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	681b      	ldr	r3, [r3, #0]
 8007a7a:	f003 0304 	and.w	r3, r3, #4
 8007a7e:	2b00      	cmp	r3, #0
 8007a80:	d004      	beq.n	8007a8c <HAL_RCCEx_PeriphCLKConfig+0x3d0>
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a86:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007a8a:	d00a      	beq.n	8007aa2 <HAL_RCCEx_PeriphCLKConfig+0x3e6>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	f003 0308 	and.w	r3, r3, #8
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8007a94:	2b00      	cmp	r3, #0
 8007a96:	d035      	beq.n	8007b04 <HAL_RCCEx_PeriphCLKConfig+0x448>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007a9c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007aa0:	d130      	bne.n	8007b04 <HAL_RCCEx_PeriphCLKConfig+0x448>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP/PLLI2SR value from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8007aa2:	4b54      	ldr	r3, [pc, #336]	; (8007bf4 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8007aa4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007aa8:	0c1b      	lsrs	r3, r3, #16
 8007aaa:	f003 0303 	and.w	r3, r3, #3
 8007aae:	3301      	adds	r3, #1
 8007ab0:	005b      	lsls	r3, r3, #1
 8007ab2:	61fb      	str	r3, [r7, #28]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8007ab4:	4b4f      	ldr	r3, [pc, #316]	; (8007bf4 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8007ab6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007aba:	0f1b      	lsrs	r3, r3, #28
 8007abc:	f003 0307 	and.w	r3, r3, #7
 8007ac0:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, PeriphClkInit->PLLI2S.PLLI2SQ, plli2sr);
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	685a      	ldr	r2, [r3, #4]
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	689b      	ldr	r3, [r3, #8]
 8007aca:	019b      	lsls	r3, r3, #6
 8007acc:	431a      	orrs	r2, r3
 8007ace:	69fb      	ldr	r3, [r7, #28]
 8007ad0:	085b      	lsrs	r3, r3, #1
 8007ad2:	3b01      	subs	r3, #1
 8007ad4:	041b      	lsls	r3, r3, #16
 8007ad6:	431a      	orrs	r2, r3
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	691b      	ldr	r3, [r3, #16]
 8007adc:	061b      	lsls	r3, r3, #24
 8007ade:	431a      	orrs	r2, r3
 8007ae0:	697b      	ldr	r3, [r7, #20]
 8007ae2:	071b      	lsls	r3, r3, #28
 8007ae4:	4943      	ldr	r1, [pc, #268]	; (8007bf4 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8007ae6:	4313      	orrs	r3, r2
 8007ae8:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8007aec:	4b41      	ldr	r3, [pc, #260]	; (8007bf4 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8007aee:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007af2:	f023 021f 	bic.w	r2, r3, #31
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007afa:	3b01      	subs	r3, #1
 8007afc:	493d      	ldr	r1, [pc, #244]	; (8007bf4 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8007afe:	4313      	orrs	r3, r2
 8007b00:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*------ In Case of PLLI2S is selected as source clock for SPDIFRX -------*/
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX) && (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP))
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007b0c:	2b00      	cmp	r3, #0
 8007b0e:	d029      	beq.n	8007b64 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007b14:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007b18:	d124      	bne.n	8007b64 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      plli2sq = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8007b1a:	4b36      	ldr	r3, [pc, #216]	; (8007bf4 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8007b1c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007b20:	0c1b      	lsrs	r3, r3, #16
 8007b22:	f003 0303 	and.w	r3, r3, #3
 8007b26:	3301      	adds	r3, #1
 8007b28:	005b      	lsls	r3, r3, #1
 8007b2a:	61bb      	str	r3, [r7, #24]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8007b2c:	4b31      	ldr	r3, [pc, #196]	; (8007bf4 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8007b2e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007b32:	0f1b      	lsrs	r3, r3, #28
 8007b34:	f003 0307 	and.w	r3, r3, #7
 8007b38:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, plli2sq, plli2sr);
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	685a      	ldr	r2, [r3, #4]
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	689b      	ldr	r3, [r3, #8]
 8007b42:	019b      	lsls	r3, r3, #6
 8007b44:	431a      	orrs	r2, r3
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	68db      	ldr	r3, [r3, #12]
 8007b4a:	085b      	lsrs	r3, r3, #1
 8007b4c:	3b01      	subs	r3, #1
 8007b4e:	041b      	lsls	r3, r3, #16
 8007b50:	431a      	orrs	r2, r3
 8007b52:	69bb      	ldr	r3, [r7, #24]
 8007b54:	061b      	lsls	r3, r3, #24
 8007b56:	431a      	orrs	r2, r3
 8007b58:	697b      	ldr	r3, [r7, #20]
 8007b5a:	071b      	lsls	r3, r3, #28
 8007b5c:	4925      	ldr	r1, [pc, #148]	; (8007bf4 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8007b5e:	4313      	orrs	r3, r2
 8007b60:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

     /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007b6c:	2b00      	cmp	r3, #0
 8007b6e:	d016      	beq.n	8007b9e <HAL_RCCEx_PeriphCLKConfig+0x4e2>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	685a      	ldr	r2, [r3, #4]
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	689b      	ldr	r3, [r3, #8]
 8007b78:	019b      	lsls	r3, r3, #6
 8007b7a:	431a      	orrs	r2, r3
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	68db      	ldr	r3, [r3, #12]
 8007b80:	085b      	lsrs	r3, r3, #1
 8007b82:	3b01      	subs	r3, #1
 8007b84:	041b      	lsls	r3, r3, #16
 8007b86:	431a      	orrs	r2, r3
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	691b      	ldr	r3, [r3, #16]
 8007b8c:	061b      	lsls	r3, r3, #24
 8007b8e:	431a      	orrs	r2, r3
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	695b      	ldr	r3, [r3, #20]
 8007b94:	071b      	lsls	r3, r3, #28
 8007b96:	4917      	ldr	r1, [pc, #92]	; (8007bf4 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8007b98:	4313      	orrs	r3, r2
 8007b9a:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8007b9e:	4b16      	ldr	r3, [pc, #88]	; (8007bf8 <HAL_RCCEx_PeriphCLKConfig+0x53c>)
 8007ba0:	2201      	movs	r2, #1
 8007ba2:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8007ba4:	f7fc f8ae 	bl	8003d04 <HAL_GetTick>
 8007ba8:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8007baa:	e008      	b.n	8007bbe <HAL_RCCEx_PeriphCLKConfig+0x502>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8007bac:	f7fc f8aa 	bl	8003d04 <HAL_GetTick>
 8007bb0:	4602      	mov	r2, r0
 8007bb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007bb4:	1ad3      	subs	r3, r2, r3
 8007bb6:	2b02      	cmp	r3, #2
 8007bb8:	d901      	bls.n	8007bbe <HAL_RCCEx_PeriphCLKConfig+0x502>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007bba:	2303      	movs	r3, #3
 8007bbc:	e09f      	b.n	8007cfe <HAL_RCCEx_PeriphCLKConfig+0x642>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8007bbe:	4b0d      	ldr	r3, [pc, #52]	; (8007bf4 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007bc6:	2b00      	cmp	r3, #0
 8007bc8:	d0f0      	beq.n	8007bac <HAL_RCCEx_PeriphCLKConfig+0x4f0>
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- PLLSAI Configuration -----------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, CLK48 or SDIO */
  if(pllsaiused == 1U)
 8007bca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007bcc:	2b01      	cmp	r3, #1
 8007bce:	f040 8095 	bne.w	8007cfc <HAL_RCCEx_PeriphCLKConfig+0x640>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8007bd2:	4b0a      	ldr	r3, [pc, #40]	; (8007bfc <HAL_RCCEx_PeriphCLKConfig+0x540>)
 8007bd4:	2200      	movs	r2, #0
 8007bd6:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8007bd8:	f7fc f894 	bl	8003d04 <HAL_GetTick>
 8007bdc:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8007bde:	e00f      	b.n	8007c00 <HAL_RCCEx_PeriphCLKConfig+0x544>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8007be0:	f7fc f890 	bl	8003d04 <HAL_GetTick>
 8007be4:	4602      	mov	r2, r0
 8007be6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007be8:	1ad3      	subs	r3, r2, r3
 8007bea:	2b02      	cmp	r3, #2
 8007bec:	d908      	bls.n	8007c00 <HAL_RCCEx_PeriphCLKConfig+0x544>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007bee:	2303      	movs	r3, #3
 8007bf0:	e085      	b.n	8007cfe <HAL_RCCEx_PeriphCLKConfig+0x642>
 8007bf2:	bf00      	nop
 8007bf4:	40023800 	.word	0x40023800
 8007bf8:	42470068 	.word	0x42470068
 8007bfc:	42470070 	.word	0x42470070
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8007c00:	4b41      	ldr	r3, [pc, #260]	; (8007d08 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007c08:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007c0c:	d0e8      	beq.n	8007be0 <HAL_RCCEx_PeriphCLKConfig+0x524>
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIM_VALUE(PeriphClkInit->PLLSAI.PLLSAIM));
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*------ In Case of PLLSAI is selected as source clock for SAI -----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	681b      	ldr	r3, [r3, #0]
 8007c12:	f003 0304 	and.w	r3, r3, #4
 8007c16:	2b00      	cmp	r3, #0
 8007c18:	d003      	beq.n	8007c22 <HAL_RCCEx_PeriphCLKConfig+0x566>
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007c1e:	2b00      	cmp	r3, #0
 8007c20:	d009      	beq.n	8007c36 <HAL_RCCEx_PeriphCLKConfig+0x57a>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	681b      	ldr	r3, [r3, #0]
 8007c26:	f003 0308 	and.w	r3, r3, #8
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 8007c2a:	2b00      	cmp	r3, #0
 8007c2c:	d02b      	beq.n	8007c86 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	d127      	bne.n	8007c86 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 8007c36:	4b34      	ldr	r3, [pc, #208]	; (8007d08 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8007c38:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007c3c:	0c1b      	lsrs	r3, r3, #16
 8007c3e:	f003 0303 	and.w	r3, r3, #3
 8007c42:	3301      	adds	r3, #1
 8007c44:	005b      	lsls	r3, r3, #1
 8007c46:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , pllsaip, PeriphClkInit->PLLSAI.PLLSAIQ, 0U);
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	699a      	ldr	r2, [r3, #24]
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	69db      	ldr	r3, [r3, #28]
 8007c50:	019b      	lsls	r3, r3, #6
 8007c52:	431a      	orrs	r2, r3
 8007c54:	693b      	ldr	r3, [r7, #16]
 8007c56:	085b      	lsrs	r3, r3, #1
 8007c58:	3b01      	subs	r3, #1
 8007c5a:	041b      	lsls	r3, r3, #16
 8007c5c:	431a      	orrs	r2, r3
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c62:	061b      	lsls	r3, r3, #24
 8007c64:	4928      	ldr	r1, [pc, #160]	; (8007d08 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8007c66:	4313      	orrs	r3, r2
 8007c68:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8007c6c:	4b26      	ldr	r3, [pc, #152]	; (8007d08 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8007c6e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007c72:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c7a:	3b01      	subs	r3, #1
 8007c7c:	021b      	lsls	r3, r3, #8
 8007c7e:	4922      	ldr	r1, [pc, #136]	; (8007d08 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8007c80:	4313      	orrs	r3, r2
 8007c82:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*------ In Case of PLLSAI is selected as source clock for CLK48 ---------*/
    /* In Case of PLLI2S is selected as source clock for CLK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	681b      	ldr	r3, [r3, #0]
 8007c8a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007c8e:	2b00      	cmp	r3, #0
 8007c90:	d01d      	beq.n	8007cce <HAL_RCCEx_PeriphCLKConfig+0x612>
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007c96:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007c9a:	d118      	bne.n	8007cce <HAL_RCCEx_PeriphCLKConfig+0x612>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8007c9c:	4b1a      	ldr	r3, [pc, #104]	; (8007d08 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8007c9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007ca2:	0e1b      	lsrs	r3, r3, #24
 8007ca4:	f003 030f 	and.w	r3, r3, #15
 8007ca8:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) * (PLLI2SN/PLLSAIM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, pllsaiq, 0U);
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	699a      	ldr	r2, [r3, #24]
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	69db      	ldr	r3, [r3, #28]
 8007cb2:	019b      	lsls	r3, r3, #6
 8007cb4:	431a      	orrs	r2, r3
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	6a1b      	ldr	r3, [r3, #32]
 8007cba:	085b      	lsrs	r3, r3, #1
 8007cbc:	3b01      	subs	r3, #1
 8007cbe:	041b      	lsls	r3, r3, #16
 8007cc0:	431a      	orrs	r2, r3
 8007cc2:	68fb      	ldr	r3, [r7, #12]
 8007cc4:	061b      	lsls	r3, r3, #24
 8007cc6:	4910      	ldr	r1, [pc, #64]	; (8007d08 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8007cc8:	4313      	orrs	r3, r2
 8007cca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8007cce:	4b0f      	ldr	r3, [pc, #60]	; (8007d0c <HAL_RCCEx_PeriphCLKConfig+0x650>)
 8007cd0:	2201      	movs	r2, #1
 8007cd2:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8007cd4:	f7fc f816 	bl	8003d04 <HAL_GetTick>
 8007cd8:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8007cda:	e008      	b.n	8007cee <HAL_RCCEx_PeriphCLKConfig+0x632>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8007cdc:	f7fc f812 	bl	8003d04 <HAL_GetTick>
 8007ce0:	4602      	mov	r2, r0
 8007ce2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ce4:	1ad3      	subs	r3, r2, r3
 8007ce6:	2b02      	cmp	r3, #2
 8007ce8:	d901      	bls.n	8007cee <HAL_RCCEx_PeriphCLKConfig+0x632>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007cea:	2303      	movs	r3, #3
 8007cec:	e007      	b.n	8007cfe <HAL_RCCEx_PeriphCLKConfig+0x642>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8007cee:	4b06      	ldr	r3, [pc, #24]	; (8007d08 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8007cf0:	681b      	ldr	r3, [r3, #0]
 8007cf2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007cf6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007cfa:	d1ef      	bne.n	8007cdc <HAL_RCCEx_PeriphCLKConfig+0x620>
      }
    }
  }
  return HAL_OK;
 8007cfc:	2300      	movs	r3, #0
}
 8007cfe:	4618      	mov	r0, r3
 8007d00:	3730      	adds	r7, #48	; 0x30
 8007d02:	46bd      	mov	sp, r7
 8007d04:	bd80      	pop	{r7, pc}
 8007d06:	bf00      	nop
 8007d08:	40023800 	.word	0x40023800
 8007d0c:	42470070 	.word	0x42470070

08007d10 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007d10:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007d14:	b0ae      	sub	sp, #184	; 0xb8
 8007d16:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8007d18:	2300      	movs	r3, #0
 8007d1a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 8007d1e:	2300      	movs	r3, #0
 8007d20:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 8007d24:	2300      	movs	r3, #0
 8007d26:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 8007d2a:	2300      	movs	r3, #0
 8007d2c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 8007d30:	2300      	movs	r3, #0
 8007d32:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007d36:	4bcb      	ldr	r3, [pc, #812]	; (8008064 <HAL_RCC_GetSysClockFreq+0x354>)
 8007d38:	689b      	ldr	r3, [r3, #8]
 8007d3a:	f003 030c 	and.w	r3, r3, #12
 8007d3e:	2b0c      	cmp	r3, #12
 8007d40:	f200 8204 	bhi.w	800814c <HAL_RCC_GetSysClockFreq+0x43c>
 8007d44:	a201      	add	r2, pc, #4	; (adr r2, 8007d4c <HAL_RCC_GetSysClockFreq+0x3c>)
 8007d46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d4a:	bf00      	nop
 8007d4c:	08007d81 	.word	0x08007d81
 8007d50:	0800814d 	.word	0x0800814d
 8007d54:	0800814d 	.word	0x0800814d
 8007d58:	0800814d 	.word	0x0800814d
 8007d5c:	08007d89 	.word	0x08007d89
 8007d60:	0800814d 	.word	0x0800814d
 8007d64:	0800814d 	.word	0x0800814d
 8007d68:	0800814d 	.word	0x0800814d
 8007d6c:	08007d91 	.word	0x08007d91
 8007d70:	0800814d 	.word	0x0800814d
 8007d74:	0800814d 	.word	0x0800814d
 8007d78:	0800814d 	.word	0x0800814d
 8007d7c:	08007f81 	.word	0x08007f81
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007d80:	4bb9      	ldr	r3, [pc, #740]	; (8008068 <HAL_RCC_GetSysClockFreq+0x358>)
 8007d82:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 8007d86:	e1e5      	b.n	8008154 <HAL_RCC_GetSysClockFreq+0x444>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8007d88:	4bb7      	ldr	r3, [pc, #732]	; (8008068 <HAL_RCC_GetSysClockFreq+0x358>)
 8007d8a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8007d8e:	e1e1      	b.n	8008154 <HAL_RCC_GetSysClockFreq+0x444>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007d90:	4bb4      	ldr	r3, [pc, #720]	; (8008064 <HAL_RCC_GetSysClockFreq+0x354>)
 8007d92:	685b      	ldr	r3, [r3, #4]
 8007d94:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007d98:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8007d9c:	4bb1      	ldr	r3, [pc, #708]	; (8008064 <HAL_RCC_GetSysClockFreq+0x354>)
 8007d9e:	685b      	ldr	r3, [r3, #4]
 8007da0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007da4:	2b00      	cmp	r3, #0
 8007da6:	d071      	beq.n	8007e8c <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007da8:	4bae      	ldr	r3, [pc, #696]	; (8008064 <HAL_RCC_GetSysClockFreq+0x354>)
 8007daa:	685b      	ldr	r3, [r3, #4]
 8007dac:	099b      	lsrs	r3, r3, #6
 8007dae:	2200      	movs	r2, #0
 8007db0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8007db4:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8007db8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8007dbc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007dc0:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8007dc4:	2300      	movs	r3, #0
 8007dc6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8007dca:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8007dce:	4622      	mov	r2, r4
 8007dd0:	462b      	mov	r3, r5
 8007dd2:	f04f 0000 	mov.w	r0, #0
 8007dd6:	f04f 0100 	mov.w	r1, #0
 8007dda:	0159      	lsls	r1, r3, #5
 8007ddc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007de0:	0150      	lsls	r0, r2, #5
 8007de2:	4602      	mov	r2, r0
 8007de4:	460b      	mov	r3, r1
 8007de6:	4621      	mov	r1, r4
 8007de8:	1a51      	subs	r1, r2, r1
 8007dea:	6439      	str	r1, [r7, #64]	; 0x40
 8007dec:	4629      	mov	r1, r5
 8007dee:	eb63 0301 	sbc.w	r3, r3, r1
 8007df2:	647b      	str	r3, [r7, #68]	; 0x44
 8007df4:	f04f 0200 	mov.w	r2, #0
 8007df8:	f04f 0300 	mov.w	r3, #0
 8007dfc:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 8007e00:	4649      	mov	r1, r9
 8007e02:	018b      	lsls	r3, r1, #6
 8007e04:	4641      	mov	r1, r8
 8007e06:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8007e0a:	4641      	mov	r1, r8
 8007e0c:	018a      	lsls	r2, r1, #6
 8007e0e:	4641      	mov	r1, r8
 8007e10:	1a51      	subs	r1, r2, r1
 8007e12:	63b9      	str	r1, [r7, #56]	; 0x38
 8007e14:	4649      	mov	r1, r9
 8007e16:	eb63 0301 	sbc.w	r3, r3, r1
 8007e1a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007e1c:	f04f 0200 	mov.w	r2, #0
 8007e20:	f04f 0300 	mov.w	r3, #0
 8007e24:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 8007e28:	4649      	mov	r1, r9
 8007e2a:	00cb      	lsls	r3, r1, #3
 8007e2c:	4641      	mov	r1, r8
 8007e2e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007e32:	4641      	mov	r1, r8
 8007e34:	00ca      	lsls	r2, r1, #3
 8007e36:	4610      	mov	r0, r2
 8007e38:	4619      	mov	r1, r3
 8007e3a:	4603      	mov	r3, r0
 8007e3c:	4622      	mov	r2, r4
 8007e3e:	189b      	adds	r3, r3, r2
 8007e40:	633b      	str	r3, [r7, #48]	; 0x30
 8007e42:	462b      	mov	r3, r5
 8007e44:	460a      	mov	r2, r1
 8007e46:	eb42 0303 	adc.w	r3, r2, r3
 8007e4a:	637b      	str	r3, [r7, #52]	; 0x34
 8007e4c:	f04f 0200 	mov.w	r2, #0
 8007e50:	f04f 0300 	mov.w	r3, #0
 8007e54:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8007e58:	4629      	mov	r1, r5
 8007e5a:	028b      	lsls	r3, r1, #10
 8007e5c:	4621      	mov	r1, r4
 8007e5e:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8007e62:	4621      	mov	r1, r4
 8007e64:	028a      	lsls	r2, r1, #10
 8007e66:	4610      	mov	r0, r2
 8007e68:	4619      	mov	r1, r3
 8007e6a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8007e6e:	2200      	movs	r2, #0
 8007e70:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8007e74:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8007e78:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8007e7c:	f7f8 ff34 	bl	8000ce8 <__aeabi_uldivmod>
 8007e80:	4602      	mov	r2, r0
 8007e82:	460b      	mov	r3, r1
 8007e84:	4613      	mov	r3, r2
 8007e86:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007e8a:	e067      	b.n	8007f5c <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007e8c:	4b75      	ldr	r3, [pc, #468]	; (8008064 <HAL_RCC_GetSysClockFreq+0x354>)
 8007e8e:	685b      	ldr	r3, [r3, #4]
 8007e90:	099b      	lsrs	r3, r3, #6
 8007e92:	2200      	movs	r2, #0
 8007e94:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8007e98:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 8007e9c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8007ea0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007ea4:	67bb      	str	r3, [r7, #120]	; 0x78
 8007ea6:	2300      	movs	r3, #0
 8007ea8:	67fb      	str	r3, [r7, #124]	; 0x7c
 8007eaa:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 8007eae:	4622      	mov	r2, r4
 8007eb0:	462b      	mov	r3, r5
 8007eb2:	f04f 0000 	mov.w	r0, #0
 8007eb6:	f04f 0100 	mov.w	r1, #0
 8007eba:	0159      	lsls	r1, r3, #5
 8007ebc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007ec0:	0150      	lsls	r0, r2, #5
 8007ec2:	4602      	mov	r2, r0
 8007ec4:	460b      	mov	r3, r1
 8007ec6:	4621      	mov	r1, r4
 8007ec8:	1a51      	subs	r1, r2, r1
 8007eca:	62b9      	str	r1, [r7, #40]	; 0x28
 8007ecc:	4629      	mov	r1, r5
 8007ece:	eb63 0301 	sbc.w	r3, r3, r1
 8007ed2:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007ed4:	f04f 0200 	mov.w	r2, #0
 8007ed8:	f04f 0300 	mov.w	r3, #0
 8007edc:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 8007ee0:	4649      	mov	r1, r9
 8007ee2:	018b      	lsls	r3, r1, #6
 8007ee4:	4641      	mov	r1, r8
 8007ee6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8007eea:	4641      	mov	r1, r8
 8007eec:	018a      	lsls	r2, r1, #6
 8007eee:	4641      	mov	r1, r8
 8007ef0:	ebb2 0a01 	subs.w	sl, r2, r1
 8007ef4:	4649      	mov	r1, r9
 8007ef6:	eb63 0b01 	sbc.w	fp, r3, r1
 8007efa:	f04f 0200 	mov.w	r2, #0
 8007efe:	f04f 0300 	mov.w	r3, #0
 8007f02:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8007f06:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8007f0a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007f0e:	4692      	mov	sl, r2
 8007f10:	469b      	mov	fp, r3
 8007f12:	4623      	mov	r3, r4
 8007f14:	eb1a 0303 	adds.w	r3, sl, r3
 8007f18:	623b      	str	r3, [r7, #32]
 8007f1a:	462b      	mov	r3, r5
 8007f1c:	eb4b 0303 	adc.w	r3, fp, r3
 8007f20:	627b      	str	r3, [r7, #36]	; 0x24
 8007f22:	f04f 0200 	mov.w	r2, #0
 8007f26:	f04f 0300 	mov.w	r3, #0
 8007f2a:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8007f2e:	4629      	mov	r1, r5
 8007f30:	028b      	lsls	r3, r1, #10
 8007f32:	4621      	mov	r1, r4
 8007f34:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8007f38:	4621      	mov	r1, r4
 8007f3a:	028a      	lsls	r2, r1, #10
 8007f3c:	4610      	mov	r0, r2
 8007f3e:	4619      	mov	r1, r3
 8007f40:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8007f44:	2200      	movs	r2, #0
 8007f46:	673b      	str	r3, [r7, #112]	; 0x70
 8007f48:	677a      	str	r2, [r7, #116]	; 0x74
 8007f4a:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8007f4e:	f7f8 fecb 	bl	8000ce8 <__aeabi_uldivmod>
 8007f52:	4602      	mov	r2, r0
 8007f54:	460b      	mov	r3, r1
 8007f56:	4613      	mov	r3, r2
 8007f58:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8007f5c:	4b41      	ldr	r3, [pc, #260]	; (8008064 <HAL_RCC_GetSysClockFreq+0x354>)
 8007f5e:	685b      	ldr	r3, [r3, #4]
 8007f60:	0c1b      	lsrs	r3, r3, #16
 8007f62:	f003 0303 	and.w	r3, r3, #3
 8007f66:	3301      	adds	r3, #1
 8007f68:	005b      	lsls	r3, r3, #1
 8007f6a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 8007f6e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8007f72:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8007f76:	fbb2 f3f3 	udiv	r3, r2, r3
 8007f7a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8007f7e:	e0e9      	b.n	8008154 <HAL_RCC_GetSysClockFreq+0x444>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007f80:	4b38      	ldr	r3, [pc, #224]	; (8008064 <HAL_RCC_GetSysClockFreq+0x354>)
 8007f82:	685b      	ldr	r3, [r3, #4]
 8007f84:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007f88:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8007f8c:	4b35      	ldr	r3, [pc, #212]	; (8008064 <HAL_RCC_GetSysClockFreq+0x354>)
 8007f8e:	685b      	ldr	r3, [r3, #4]
 8007f90:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007f94:	2b00      	cmp	r3, #0
 8007f96:	d069      	beq.n	800806c <HAL_RCC_GetSysClockFreq+0x35c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007f98:	4b32      	ldr	r3, [pc, #200]	; (8008064 <HAL_RCC_GetSysClockFreq+0x354>)
 8007f9a:	685b      	ldr	r3, [r3, #4]
 8007f9c:	099b      	lsrs	r3, r3, #6
 8007f9e:	2200      	movs	r2, #0
 8007fa0:	66bb      	str	r3, [r7, #104]	; 0x68
 8007fa2:	66fa      	str	r2, [r7, #108]	; 0x6c
 8007fa4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8007fa6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007faa:	663b      	str	r3, [r7, #96]	; 0x60
 8007fac:	2300      	movs	r3, #0
 8007fae:	667b      	str	r3, [r7, #100]	; 0x64
 8007fb0:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 8007fb4:	4622      	mov	r2, r4
 8007fb6:	462b      	mov	r3, r5
 8007fb8:	f04f 0000 	mov.w	r0, #0
 8007fbc:	f04f 0100 	mov.w	r1, #0
 8007fc0:	0159      	lsls	r1, r3, #5
 8007fc2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007fc6:	0150      	lsls	r0, r2, #5
 8007fc8:	4602      	mov	r2, r0
 8007fca:	460b      	mov	r3, r1
 8007fcc:	4621      	mov	r1, r4
 8007fce:	1a51      	subs	r1, r2, r1
 8007fd0:	61b9      	str	r1, [r7, #24]
 8007fd2:	4629      	mov	r1, r5
 8007fd4:	eb63 0301 	sbc.w	r3, r3, r1
 8007fd8:	61fb      	str	r3, [r7, #28]
 8007fda:	f04f 0200 	mov.w	r2, #0
 8007fde:	f04f 0300 	mov.w	r3, #0
 8007fe2:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8007fe6:	4659      	mov	r1, fp
 8007fe8:	018b      	lsls	r3, r1, #6
 8007fea:	4651      	mov	r1, sl
 8007fec:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8007ff0:	4651      	mov	r1, sl
 8007ff2:	018a      	lsls	r2, r1, #6
 8007ff4:	4651      	mov	r1, sl
 8007ff6:	ebb2 0801 	subs.w	r8, r2, r1
 8007ffa:	4659      	mov	r1, fp
 8007ffc:	eb63 0901 	sbc.w	r9, r3, r1
 8008000:	f04f 0200 	mov.w	r2, #0
 8008004:	f04f 0300 	mov.w	r3, #0
 8008008:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800800c:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8008010:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8008014:	4690      	mov	r8, r2
 8008016:	4699      	mov	r9, r3
 8008018:	4623      	mov	r3, r4
 800801a:	eb18 0303 	adds.w	r3, r8, r3
 800801e:	613b      	str	r3, [r7, #16]
 8008020:	462b      	mov	r3, r5
 8008022:	eb49 0303 	adc.w	r3, r9, r3
 8008026:	617b      	str	r3, [r7, #20]
 8008028:	f04f 0200 	mov.w	r2, #0
 800802c:	f04f 0300 	mov.w	r3, #0
 8008030:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8008034:	4629      	mov	r1, r5
 8008036:	028b      	lsls	r3, r1, #10
 8008038:	4621      	mov	r1, r4
 800803a:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800803e:	4621      	mov	r1, r4
 8008040:	028a      	lsls	r2, r1, #10
 8008042:	4610      	mov	r0, r2
 8008044:	4619      	mov	r1, r3
 8008046:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800804a:	2200      	movs	r2, #0
 800804c:	65bb      	str	r3, [r7, #88]	; 0x58
 800804e:	65fa      	str	r2, [r7, #92]	; 0x5c
 8008050:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8008054:	f7f8 fe48 	bl	8000ce8 <__aeabi_uldivmod>
 8008058:	4602      	mov	r2, r0
 800805a:	460b      	mov	r3, r1
 800805c:	4613      	mov	r3, r2
 800805e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8008062:	e063      	b.n	800812c <HAL_RCC_GetSysClockFreq+0x41c>
 8008064:	40023800 	.word	0x40023800
 8008068:	00f42400 	.word	0x00f42400
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800806c:	4b3d      	ldr	r3, [pc, #244]	; (8008164 <HAL_RCC_GetSysClockFreq+0x454>)
 800806e:	685b      	ldr	r3, [r3, #4]
 8008070:	099b      	lsrs	r3, r3, #6
 8008072:	2200      	movs	r2, #0
 8008074:	4618      	mov	r0, r3
 8008076:	4611      	mov	r1, r2
 8008078:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800807c:	653b      	str	r3, [r7, #80]	; 0x50
 800807e:	2300      	movs	r3, #0
 8008080:	657b      	str	r3, [r7, #84]	; 0x54
 8008082:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 8008086:	4642      	mov	r2, r8
 8008088:	464b      	mov	r3, r9
 800808a:	f04f 0000 	mov.w	r0, #0
 800808e:	f04f 0100 	mov.w	r1, #0
 8008092:	0159      	lsls	r1, r3, #5
 8008094:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8008098:	0150      	lsls	r0, r2, #5
 800809a:	4602      	mov	r2, r0
 800809c:	460b      	mov	r3, r1
 800809e:	4641      	mov	r1, r8
 80080a0:	1a51      	subs	r1, r2, r1
 80080a2:	60b9      	str	r1, [r7, #8]
 80080a4:	4649      	mov	r1, r9
 80080a6:	eb63 0301 	sbc.w	r3, r3, r1
 80080aa:	60fb      	str	r3, [r7, #12]
 80080ac:	f04f 0200 	mov.w	r2, #0
 80080b0:	f04f 0300 	mov.w	r3, #0
 80080b4:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 80080b8:	4659      	mov	r1, fp
 80080ba:	018b      	lsls	r3, r1, #6
 80080bc:	4651      	mov	r1, sl
 80080be:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80080c2:	4651      	mov	r1, sl
 80080c4:	018a      	lsls	r2, r1, #6
 80080c6:	4651      	mov	r1, sl
 80080c8:	1a54      	subs	r4, r2, r1
 80080ca:	4659      	mov	r1, fp
 80080cc:	eb63 0501 	sbc.w	r5, r3, r1
 80080d0:	f04f 0200 	mov.w	r2, #0
 80080d4:	f04f 0300 	mov.w	r3, #0
 80080d8:	00eb      	lsls	r3, r5, #3
 80080da:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80080de:	00e2      	lsls	r2, r4, #3
 80080e0:	4614      	mov	r4, r2
 80080e2:	461d      	mov	r5, r3
 80080e4:	4643      	mov	r3, r8
 80080e6:	18e3      	adds	r3, r4, r3
 80080e8:	603b      	str	r3, [r7, #0]
 80080ea:	464b      	mov	r3, r9
 80080ec:	eb45 0303 	adc.w	r3, r5, r3
 80080f0:	607b      	str	r3, [r7, #4]
 80080f2:	f04f 0200 	mov.w	r2, #0
 80080f6:	f04f 0300 	mov.w	r3, #0
 80080fa:	e9d7 4500 	ldrd	r4, r5, [r7]
 80080fe:	4629      	mov	r1, r5
 8008100:	028b      	lsls	r3, r1, #10
 8008102:	4621      	mov	r1, r4
 8008104:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8008108:	4621      	mov	r1, r4
 800810a:	028a      	lsls	r2, r1, #10
 800810c:	4610      	mov	r0, r2
 800810e:	4619      	mov	r1, r3
 8008110:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8008114:	2200      	movs	r2, #0
 8008116:	64bb      	str	r3, [r7, #72]	; 0x48
 8008118:	64fa      	str	r2, [r7, #76]	; 0x4c
 800811a:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800811e:	f7f8 fde3 	bl	8000ce8 <__aeabi_uldivmod>
 8008122:	4602      	mov	r2, r0
 8008124:	460b      	mov	r3, r1
 8008126:	4613      	mov	r3, r2
 8008128:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 800812c:	4b0d      	ldr	r3, [pc, #52]	; (8008164 <HAL_RCC_GetSysClockFreq+0x454>)
 800812e:	685b      	ldr	r3, [r3, #4]
 8008130:	0f1b      	lsrs	r3, r3, #28
 8008132:	f003 0307 	and.w	r3, r3, #7
 8008136:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 800813a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800813e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8008142:	fbb2 f3f3 	udiv	r3, r2, r3
 8008146:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 800814a:	e003      	b.n	8008154 <HAL_RCC_GetSysClockFreq+0x444>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800814c:	4b06      	ldr	r3, [pc, #24]	; (8008168 <HAL_RCC_GetSysClockFreq+0x458>)
 800814e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8008152:	bf00      	nop
    }
  }
  return sysclockfreq;
 8008154:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 8008158:	4618      	mov	r0, r3
 800815a:	37b8      	adds	r7, #184	; 0xb8
 800815c:	46bd      	mov	sp, r7
 800815e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008162:	bf00      	nop
 8008164:	40023800 	.word	0x40023800
 8008168:	00f42400 	.word	0x00f42400

0800816c <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800816c:	b580      	push	{r7, lr}
 800816e:	b086      	sub	sp, #24
 8008170:	af00      	add	r7, sp, #0
 8008172:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	2b00      	cmp	r3, #0
 8008178:	d101      	bne.n	800817e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800817a:	2301      	movs	r3, #1
 800817c:	e28d      	b.n	800869a <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	681b      	ldr	r3, [r3, #0]
 8008182:	f003 0301 	and.w	r3, r3, #1
 8008186:	2b00      	cmp	r3, #0
 8008188:	f000 8083 	beq.w	8008292 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800818c:	4b94      	ldr	r3, [pc, #592]	; (80083e0 <HAL_RCC_OscConfig+0x274>)
 800818e:	689b      	ldr	r3, [r3, #8]
 8008190:	f003 030c 	and.w	r3, r3, #12
 8008194:	2b04      	cmp	r3, #4
 8008196:	d019      	beq.n	80081cc <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8008198:	4b91      	ldr	r3, [pc, #580]	; (80083e0 <HAL_RCC_OscConfig+0x274>)
 800819a:	689b      	ldr	r3, [r3, #8]
 800819c:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80081a0:	2b08      	cmp	r3, #8
 80081a2:	d106      	bne.n	80081b2 <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80081a4:	4b8e      	ldr	r3, [pc, #568]	; (80083e0 <HAL_RCC_OscConfig+0x274>)
 80081a6:	685b      	ldr	r3, [r3, #4]
 80081a8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80081ac:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80081b0:	d00c      	beq.n	80081cc <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80081b2:	4b8b      	ldr	r3, [pc, #556]	; (80083e0 <HAL_RCC_OscConfig+0x274>)
 80081b4:	689b      	ldr	r3, [r3, #8]
 80081b6:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80081ba:	2b0c      	cmp	r3, #12
 80081bc:	d112      	bne.n	80081e4 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80081be:	4b88      	ldr	r3, [pc, #544]	; (80083e0 <HAL_RCC_OscConfig+0x274>)
 80081c0:	685b      	ldr	r3, [r3, #4]
 80081c2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80081c6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80081ca:	d10b      	bne.n	80081e4 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80081cc:	4b84      	ldr	r3, [pc, #528]	; (80083e0 <HAL_RCC_OscConfig+0x274>)
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80081d4:	2b00      	cmp	r3, #0
 80081d6:	d05b      	beq.n	8008290 <HAL_RCC_OscConfig+0x124>
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	685b      	ldr	r3, [r3, #4]
 80081dc:	2b00      	cmp	r3, #0
 80081de:	d157      	bne.n	8008290 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 80081e0:	2301      	movs	r3, #1
 80081e2:	e25a      	b.n	800869a <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	685b      	ldr	r3, [r3, #4]
 80081e8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80081ec:	d106      	bne.n	80081fc <HAL_RCC_OscConfig+0x90>
 80081ee:	4b7c      	ldr	r3, [pc, #496]	; (80083e0 <HAL_RCC_OscConfig+0x274>)
 80081f0:	681b      	ldr	r3, [r3, #0]
 80081f2:	4a7b      	ldr	r2, [pc, #492]	; (80083e0 <HAL_RCC_OscConfig+0x274>)
 80081f4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80081f8:	6013      	str	r3, [r2, #0]
 80081fa:	e01d      	b.n	8008238 <HAL_RCC_OscConfig+0xcc>
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	685b      	ldr	r3, [r3, #4]
 8008200:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8008204:	d10c      	bne.n	8008220 <HAL_RCC_OscConfig+0xb4>
 8008206:	4b76      	ldr	r3, [pc, #472]	; (80083e0 <HAL_RCC_OscConfig+0x274>)
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	4a75      	ldr	r2, [pc, #468]	; (80083e0 <HAL_RCC_OscConfig+0x274>)
 800820c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8008210:	6013      	str	r3, [r2, #0]
 8008212:	4b73      	ldr	r3, [pc, #460]	; (80083e0 <HAL_RCC_OscConfig+0x274>)
 8008214:	681b      	ldr	r3, [r3, #0]
 8008216:	4a72      	ldr	r2, [pc, #456]	; (80083e0 <HAL_RCC_OscConfig+0x274>)
 8008218:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800821c:	6013      	str	r3, [r2, #0]
 800821e:	e00b      	b.n	8008238 <HAL_RCC_OscConfig+0xcc>
 8008220:	4b6f      	ldr	r3, [pc, #444]	; (80083e0 <HAL_RCC_OscConfig+0x274>)
 8008222:	681b      	ldr	r3, [r3, #0]
 8008224:	4a6e      	ldr	r2, [pc, #440]	; (80083e0 <HAL_RCC_OscConfig+0x274>)
 8008226:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800822a:	6013      	str	r3, [r2, #0]
 800822c:	4b6c      	ldr	r3, [pc, #432]	; (80083e0 <HAL_RCC_OscConfig+0x274>)
 800822e:	681b      	ldr	r3, [r3, #0]
 8008230:	4a6b      	ldr	r2, [pc, #428]	; (80083e0 <HAL_RCC_OscConfig+0x274>)
 8008232:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008236:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	685b      	ldr	r3, [r3, #4]
 800823c:	2b00      	cmp	r3, #0
 800823e:	d013      	beq.n	8008268 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008240:	f7fb fd60 	bl	8003d04 <HAL_GetTick>
 8008244:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008246:	e008      	b.n	800825a <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8008248:	f7fb fd5c 	bl	8003d04 <HAL_GetTick>
 800824c:	4602      	mov	r2, r0
 800824e:	693b      	ldr	r3, [r7, #16]
 8008250:	1ad3      	subs	r3, r2, r3
 8008252:	2b64      	cmp	r3, #100	; 0x64
 8008254:	d901      	bls.n	800825a <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8008256:	2303      	movs	r3, #3
 8008258:	e21f      	b.n	800869a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800825a:	4b61      	ldr	r3, [pc, #388]	; (80083e0 <HAL_RCC_OscConfig+0x274>)
 800825c:	681b      	ldr	r3, [r3, #0]
 800825e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008262:	2b00      	cmp	r3, #0
 8008264:	d0f0      	beq.n	8008248 <HAL_RCC_OscConfig+0xdc>
 8008266:	e014      	b.n	8008292 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008268:	f7fb fd4c 	bl	8003d04 <HAL_GetTick>
 800826c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800826e:	e008      	b.n	8008282 <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8008270:	f7fb fd48 	bl	8003d04 <HAL_GetTick>
 8008274:	4602      	mov	r2, r0
 8008276:	693b      	ldr	r3, [r7, #16]
 8008278:	1ad3      	subs	r3, r2, r3
 800827a:	2b64      	cmp	r3, #100	; 0x64
 800827c:	d901      	bls.n	8008282 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 800827e:	2303      	movs	r3, #3
 8008280:	e20b      	b.n	800869a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008282:	4b57      	ldr	r3, [pc, #348]	; (80083e0 <HAL_RCC_OscConfig+0x274>)
 8008284:	681b      	ldr	r3, [r3, #0]
 8008286:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800828a:	2b00      	cmp	r3, #0
 800828c:	d1f0      	bne.n	8008270 <HAL_RCC_OscConfig+0x104>
 800828e:	e000      	b.n	8008292 <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008290:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	681b      	ldr	r3, [r3, #0]
 8008296:	f003 0302 	and.w	r3, r3, #2
 800829a:	2b00      	cmp	r3, #0
 800829c:	d06f      	beq.n	800837e <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800829e:	4b50      	ldr	r3, [pc, #320]	; (80083e0 <HAL_RCC_OscConfig+0x274>)
 80082a0:	689b      	ldr	r3, [r3, #8]
 80082a2:	f003 030c 	and.w	r3, r3, #12
 80082a6:	2b00      	cmp	r3, #0
 80082a8:	d017      	beq.n	80082da <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80082aa:	4b4d      	ldr	r3, [pc, #308]	; (80083e0 <HAL_RCC_OscConfig+0x274>)
 80082ac:	689b      	ldr	r3, [r3, #8]
 80082ae:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80082b2:	2b08      	cmp	r3, #8
 80082b4:	d105      	bne.n	80082c2 <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80082b6:	4b4a      	ldr	r3, [pc, #296]	; (80083e0 <HAL_RCC_OscConfig+0x274>)
 80082b8:	685b      	ldr	r3, [r3, #4]
 80082ba:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80082be:	2b00      	cmp	r3, #0
 80082c0:	d00b      	beq.n	80082da <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80082c2:	4b47      	ldr	r3, [pc, #284]	; (80083e0 <HAL_RCC_OscConfig+0x274>)
 80082c4:	689b      	ldr	r3, [r3, #8]
 80082c6:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80082ca:	2b0c      	cmp	r3, #12
 80082cc:	d11c      	bne.n	8008308 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80082ce:	4b44      	ldr	r3, [pc, #272]	; (80083e0 <HAL_RCC_OscConfig+0x274>)
 80082d0:	685b      	ldr	r3, [r3, #4]
 80082d2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80082d6:	2b00      	cmp	r3, #0
 80082d8:	d116      	bne.n	8008308 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80082da:	4b41      	ldr	r3, [pc, #260]	; (80083e0 <HAL_RCC_OscConfig+0x274>)
 80082dc:	681b      	ldr	r3, [r3, #0]
 80082de:	f003 0302 	and.w	r3, r3, #2
 80082e2:	2b00      	cmp	r3, #0
 80082e4:	d005      	beq.n	80082f2 <HAL_RCC_OscConfig+0x186>
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	68db      	ldr	r3, [r3, #12]
 80082ea:	2b01      	cmp	r3, #1
 80082ec:	d001      	beq.n	80082f2 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80082ee:	2301      	movs	r3, #1
 80082f0:	e1d3      	b.n	800869a <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80082f2:	4b3b      	ldr	r3, [pc, #236]	; (80083e0 <HAL_RCC_OscConfig+0x274>)
 80082f4:	681b      	ldr	r3, [r3, #0]
 80082f6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	691b      	ldr	r3, [r3, #16]
 80082fe:	00db      	lsls	r3, r3, #3
 8008300:	4937      	ldr	r1, [pc, #220]	; (80083e0 <HAL_RCC_OscConfig+0x274>)
 8008302:	4313      	orrs	r3, r2
 8008304:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008306:	e03a      	b.n	800837e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	68db      	ldr	r3, [r3, #12]
 800830c:	2b00      	cmp	r3, #0
 800830e:	d020      	beq.n	8008352 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8008310:	4b34      	ldr	r3, [pc, #208]	; (80083e4 <HAL_RCC_OscConfig+0x278>)
 8008312:	2201      	movs	r2, #1
 8008314:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008316:	f7fb fcf5 	bl	8003d04 <HAL_GetTick>
 800831a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800831c:	e008      	b.n	8008330 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800831e:	f7fb fcf1 	bl	8003d04 <HAL_GetTick>
 8008322:	4602      	mov	r2, r0
 8008324:	693b      	ldr	r3, [r7, #16]
 8008326:	1ad3      	subs	r3, r2, r3
 8008328:	2b02      	cmp	r3, #2
 800832a:	d901      	bls.n	8008330 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 800832c:	2303      	movs	r3, #3
 800832e:	e1b4      	b.n	800869a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008330:	4b2b      	ldr	r3, [pc, #172]	; (80083e0 <HAL_RCC_OscConfig+0x274>)
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	f003 0302 	and.w	r3, r3, #2
 8008338:	2b00      	cmp	r3, #0
 800833a:	d0f0      	beq.n	800831e <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800833c:	4b28      	ldr	r3, [pc, #160]	; (80083e0 <HAL_RCC_OscConfig+0x274>)
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	691b      	ldr	r3, [r3, #16]
 8008348:	00db      	lsls	r3, r3, #3
 800834a:	4925      	ldr	r1, [pc, #148]	; (80083e0 <HAL_RCC_OscConfig+0x274>)
 800834c:	4313      	orrs	r3, r2
 800834e:	600b      	str	r3, [r1, #0]
 8008350:	e015      	b.n	800837e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8008352:	4b24      	ldr	r3, [pc, #144]	; (80083e4 <HAL_RCC_OscConfig+0x278>)
 8008354:	2200      	movs	r2, #0
 8008356:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008358:	f7fb fcd4 	bl	8003d04 <HAL_GetTick>
 800835c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800835e:	e008      	b.n	8008372 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8008360:	f7fb fcd0 	bl	8003d04 <HAL_GetTick>
 8008364:	4602      	mov	r2, r0
 8008366:	693b      	ldr	r3, [r7, #16]
 8008368:	1ad3      	subs	r3, r2, r3
 800836a:	2b02      	cmp	r3, #2
 800836c:	d901      	bls.n	8008372 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800836e:	2303      	movs	r3, #3
 8008370:	e193      	b.n	800869a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008372:	4b1b      	ldr	r3, [pc, #108]	; (80083e0 <HAL_RCC_OscConfig+0x274>)
 8008374:	681b      	ldr	r3, [r3, #0]
 8008376:	f003 0302 	and.w	r3, r3, #2
 800837a:	2b00      	cmp	r3, #0
 800837c:	d1f0      	bne.n	8008360 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	f003 0308 	and.w	r3, r3, #8
 8008386:	2b00      	cmp	r3, #0
 8008388:	d036      	beq.n	80083f8 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	695b      	ldr	r3, [r3, #20]
 800838e:	2b00      	cmp	r3, #0
 8008390:	d016      	beq.n	80083c0 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8008392:	4b15      	ldr	r3, [pc, #84]	; (80083e8 <HAL_RCC_OscConfig+0x27c>)
 8008394:	2201      	movs	r2, #1
 8008396:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008398:	f7fb fcb4 	bl	8003d04 <HAL_GetTick>
 800839c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800839e:	e008      	b.n	80083b2 <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80083a0:	f7fb fcb0 	bl	8003d04 <HAL_GetTick>
 80083a4:	4602      	mov	r2, r0
 80083a6:	693b      	ldr	r3, [r7, #16]
 80083a8:	1ad3      	subs	r3, r2, r3
 80083aa:	2b02      	cmp	r3, #2
 80083ac:	d901      	bls.n	80083b2 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 80083ae:	2303      	movs	r3, #3
 80083b0:	e173      	b.n	800869a <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80083b2:	4b0b      	ldr	r3, [pc, #44]	; (80083e0 <HAL_RCC_OscConfig+0x274>)
 80083b4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80083b6:	f003 0302 	and.w	r3, r3, #2
 80083ba:	2b00      	cmp	r3, #0
 80083bc:	d0f0      	beq.n	80083a0 <HAL_RCC_OscConfig+0x234>
 80083be:	e01b      	b.n	80083f8 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80083c0:	4b09      	ldr	r3, [pc, #36]	; (80083e8 <HAL_RCC_OscConfig+0x27c>)
 80083c2:	2200      	movs	r2, #0
 80083c4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80083c6:	f7fb fc9d 	bl	8003d04 <HAL_GetTick>
 80083ca:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80083cc:	e00e      	b.n	80083ec <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80083ce:	f7fb fc99 	bl	8003d04 <HAL_GetTick>
 80083d2:	4602      	mov	r2, r0
 80083d4:	693b      	ldr	r3, [r7, #16]
 80083d6:	1ad3      	subs	r3, r2, r3
 80083d8:	2b02      	cmp	r3, #2
 80083da:	d907      	bls.n	80083ec <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 80083dc:	2303      	movs	r3, #3
 80083de:	e15c      	b.n	800869a <HAL_RCC_OscConfig+0x52e>
 80083e0:	40023800 	.word	0x40023800
 80083e4:	42470000 	.word	0x42470000
 80083e8:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80083ec:	4b8a      	ldr	r3, [pc, #552]	; (8008618 <HAL_RCC_OscConfig+0x4ac>)
 80083ee:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80083f0:	f003 0302 	and.w	r3, r3, #2
 80083f4:	2b00      	cmp	r3, #0
 80083f6:	d1ea      	bne.n	80083ce <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	681b      	ldr	r3, [r3, #0]
 80083fc:	f003 0304 	and.w	r3, r3, #4
 8008400:	2b00      	cmp	r3, #0
 8008402:	f000 8097 	beq.w	8008534 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008406:	2300      	movs	r3, #0
 8008408:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800840a:	4b83      	ldr	r3, [pc, #524]	; (8008618 <HAL_RCC_OscConfig+0x4ac>)
 800840c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800840e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008412:	2b00      	cmp	r3, #0
 8008414:	d10f      	bne.n	8008436 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008416:	2300      	movs	r3, #0
 8008418:	60bb      	str	r3, [r7, #8]
 800841a:	4b7f      	ldr	r3, [pc, #508]	; (8008618 <HAL_RCC_OscConfig+0x4ac>)
 800841c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800841e:	4a7e      	ldr	r2, [pc, #504]	; (8008618 <HAL_RCC_OscConfig+0x4ac>)
 8008420:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008424:	6413      	str	r3, [r2, #64]	; 0x40
 8008426:	4b7c      	ldr	r3, [pc, #496]	; (8008618 <HAL_RCC_OscConfig+0x4ac>)
 8008428:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800842a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800842e:	60bb      	str	r3, [r7, #8]
 8008430:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8008432:	2301      	movs	r3, #1
 8008434:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008436:	4b79      	ldr	r3, [pc, #484]	; (800861c <HAL_RCC_OscConfig+0x4b0>)
 8008438:	681b      	ldr	r3, [r3, #0]
 800843a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800843e:	2b00      	cmp	r3, #0
 8008440:	d118      	bne.n	8008474 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8008442:	4b76      	ldr	r3, [pc, #472]	; (800861c <HAL_RCC_OscConfig+0x4b0>)
 8008444:	681b      	ldr	r3, [r3, #0]
 8008446:	4a75      	ldr	r2, [pc, #468]	; (800861c <HAL_RCC_OscConfig+0x4b0>)
 8008448:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800844c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800844e:	f7fb fc59 	bl	8003d04 <HAL_GetTick>
 8008452:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008454:	e008      	b.n	8008468 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008456:	f7fb fc55 	bl	8003d04 <HAL_GetTick>
 800845a:	4602      	mov	r2, r0
 800845c:	693b      	ldr	r3, [r7, #16]
 800845e:	1ad3      	subs	r3, r2, r3
 8008460:	2b02      	cmp	r3, #2
 8008462:	d901      	bls.n	8008468 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8008464:	2303      	movs	r3, #3
 8008466:	e118      	b.n	800869a <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008468:	4b6c      	ldr	r3, [pc, #432]	; (800861c <HAL_RCC_OscConfig+0x4b0>)
 800846a:	681b      	ldr	r3, [r3, #0]
 800846c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008470:	2b00      	cmp	r3, #0
 8008472:	d0f0      	beq.n	8008456 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	689b      	ldr	r3, [r3, #8]
 8008478:	2b01      	cmp	r3, #1
 800847a:	d106      	bne.n	800848a <HAL_RCC_OscConfig+0x31e>
 800847c:	4b66      	ldr	r3, [pc, #408]	; (8008618 <HAL_RCC_OscConfig+0x4ac>)
 800847e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008480:	4a65      	ldr	r2, [pc, #404]	; (8008618 <HAL_RCC_OscConfig+0x4ac>)
 8008482:	f043 0301 	orr.w	r3, r3, #1
 8008486:	6713      	str	r3, [r2, #112]	; 0x70
 8008488:	e01c      	b.n	80084c4 <HAL_RCC_OscConfig+0x358>
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	689b      	ldr	r3, [r3, #8]
 800848e:	2b05      	cmp	r3, #5
 8008490:	d10c      	bne.n	80084ac <HAL_RCC_OscConfig+0x340>
 8008492:	4b61      	ldr	r3, [pc, #388]	; (8008618 <HAL_RCC_OscConfig+0x4ac>)
 8008494:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008496:	4a60      	ldr	r2, [pc, #384]	; (8008618 <HAL_RCC_OscConfig+0x4ac>)
 8008498:	f043 0304 	orr.w	r3, r3, #4
 800849c:	6713      	str	r3, [r2, #112]	; 0x70
 800849e:	4b5e      	ldr	r3, [pc, #376]	; (8008618 <HAL_RCC_OscConfig+0x4ac>)
 80084a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80084a2:	4a5d      	ldr	r2, [pc, #372]	; (8008618 <HAL_RCC_OscConfig+0x4ac>)
 80084a4:	f043 0301 	orr.w	r3, r3, #1
 80084a8:	6713      	str	r3, [r2, #112]	; 0x70
 80084aa:	e00b      	b.n	80084c4 <HAL_RCC_OscConfig+0x358>
 80084ac:	4b5a      	ldr	r3, [pc, #360]	; (8008618 <HAL_RCC_OscConfig+0x4ac>)
 80084ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80084b0:	4a59      	ldr	r2, [pc, #356]	; (8008618 <HAL_RCC_OscConfig+0x4ac>)
 80084b2:	f023 0301 	bic.w	r3, r3, #1
 80084b6:	6713      	str	r3, [r2, #112]	; 0x70
 80084b8:	4b57      	ldr	r3, [pc, #348]	; (8008618 <HAL_RCC_OscConfig+0x4ac>)
 80084ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80084bc:	4a56      	ldr	r2, [pc, #344]	; (8008618 <HAL_RCC_OscConfig+0x4ac>)
 80084be:	f023 0304 	bic.w	r3, r3, #4
 80084c2:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	689b      	ldr	r3, [r3, #8]
 80084c8:	2b00      	cmp	r3, #0
 80084ca:	d015      	beq.n	80084f8 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80084cc:	f7fb fc1a 	bl	8003d04 <HAL_GetTick>
 80084d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80084d2:	e00a      	b.n	80084ea <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80084d4:	f7fb fc16 	bl	8003d04 <HAL_GetTick>
 80084d8:	4602      	mov	r2, r0
 80084da:	693b      	ldr	r3, [r7, #16]
 80084dc:	1ad3      	subs	r3, r2, r3
 80084de:	f241 3288 	movw	r2, #5000	; 0x1388
 80084e2:	4293      	cmp	r3, r2
 80084e4:	d901      	bls.n	80084ea <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 80084e6:	2303      	movs	r3, #3
 80084e8:	e0d7      	b.n	800869a <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80084ea:	4b4b      	ldr	r3, [pc, #300]	; (8008618 <HAL_RCC_OscConfig+0x4ac>)
 80084ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80084ee:	f003 0302 	and.w	r3, r3, #2
 80084f2:	2b00      	cmp	r3, #0
 80084f4:	d0ee      	beq.n	80084d4 <HAL_RCC_OscConfig+0x368>
 80084f6:	e014      	b.n	8008522 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80084f8:	f7fb fc04 	bl	8003d04 <HAL_GetTick>
 80084fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80084fe:	e00a      	b.n	8008516 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008500:	f7fb fc00 	bl	8003d04 <HAL_GetTick>
 8008504:	4602      	mov	r2, r0
 8008506:	693b      	ldr	r3, [r7, #16]
 8008508:	1ad3      	subs	r3, r2, r3
 800850a:	f241 3288 	movw	r2, #5000	; 0x1388
 800850e:	4293      	cmp	r3, r2
 8008510:	d901      	bls.n	8008516 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8008512:	2303      	movs	r3, #3
 8008514:	e0c1      	b.n	800869a <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008516:	4b40      	ldr	r3, [pc, #256]	; (8008618 <HAL_RCC_OscConfig+0x4ac>)
 8008518:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800851a:	f003 0302 	and.w	r3, r3, #2
 800851e:	2b00      	cmp	r3, #0
 8008520:	d1ee      	bne.n	8008500 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8008522:	7dfb      	ldrb	r3, [r7, #23]
 8008524:	2b01      	cmp	r3, #1
 8008526:	d105      	bne.n	8008534 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008528:	4b3b      	ldr	r3, [pc, #236]	; (8008618 <HAL_RCC_OscConfig+0x4ac>)
 800852a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800852c:	4a3a      	ldr	r2, [pc, #232]	; (8008618 <HAL_RCC_OscConfig+0x4ac>)
 800852e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008532:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	699b      	ldr	r3, [r3, #24]
 8008538:	2b00      	cmp	r3, #0
 800853a:	f000 80ad 	beq.w	8008698 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800853e:	4b36      	ldr	r3, [pc, #216]	; (8008618 <HAL_RCC_OscConfig+0x4ac>)
 8008540:	689b      	ldr	r3, [r3, #8]
 8008542:	f003 030c 	and.w	r3, r3, #12
 8008546:	2b08      	cmp	r3, #8
 8008548:	d060      	beq.n	800860c <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	699b      	ldr	r3, [r3, #24]
 800854e:	2b02      	cmp	r3, #2
 8008550:	d145      	bne.n	80085de <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008552:	4b33      	ldr	r3, [pc, #204]	; (8008620 <HAL_RCC_OscConfig+0x4b4>)
 8008554:	2200      	movs	r2, #0
 8008556:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008558:	f7fb fbd4 	bl	8003d04 <HAL_GetTick>
 800855c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800855e:	e008      	b.n	8008572 <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008560:	f7fb fbd0 	bl	8003d04 <HAL_GetTick>
 8008564:	4602      	mov	r2, r0
 8008566:	693b      	ldr	r3, [r7, #16]
 8008568:	1ad3      	subs	r3, r2, r3
 800856a:	2b02      	cmp	r3, #2
 800856c:	d901      	bls.n	8008572 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 800856e:	2303      	movs	r3, #3
 8008570:	e093      	b.n	800869a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008572:	4b29      	ldr	r3, [pc, #164]	; (8008618 <HAL_RCC_OscConfig+0x4ac>)
 8008574:	681b      	ldr	r3, [r3, #0]
 8008576:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800857a:	2b00      	cmp	r3, #0
 800857c:	d1f0      	bne.n	8008560 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	69da      	ldr	r2, [r3, #28]
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	6a1b      	ldr	r3, [r3, #32]
 8008586:	431a      	orrs	r2, r3
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800858c:	019b      	lsls	r3, r3, #6
 800858e:	431a      	orrs	r2, r3
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008594:	085b      	lsrs	r3, r3, #1
 8008596:	3b01      	subs	r3, #1
 8008598:	041b      	lsls	r3, r3, #16
 800859a:	431a      	orrs	r2, r3
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80085a0:	061b      	lsls	r3, r3, #24
 80085a2:	431a      	orrs	r2, r3
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80085a8:	071b      	lsls	r3, r3, #28
 80085aa:	491b      	ldr	r1, [pc, #108]	; (8008618 <HAL_RCC_OscConfig+0x4ac>)
 80085ac:	4313      	orrs	r3, r2
 80085ae:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80085b0:	4b1b      	ldr	r3, [pc, #108]	; (8008620 <HAL_RCC_OscConfig+0x4b4>)
 80085b2:	2201      	movs	r2, #1
 80085b4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80085b6:	f7fb fba5 	bl	8003d04 <HAL_GetTick>
 80085ba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80085bc:	e008      	b.n	80085d0 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80085be:	f7fb fba1 	bl	8003d04 <HAL_GetTick>
 80085c2:	4602      	mov	r2, r0
 80085c4:	693b      	ldr	r3, [r7, #16]
 80085c6:	1ad3      	subs	r3, r2, r3
 80085c8:	2b02      	cmp	r3, #2
 80085ca:	d901      	bls.n	80085d0 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 80085cc:	2303      	movs	r3, #3
 80085ce:	e064      	b.n	800869a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80085d0:	4b11      	ldr	r3, [pc, #68]	; (8008618 <HAL_RCC_OscConfig+0x4ac>)
 80085d2:	681b      	ldr	r3, [r3, #0]
 80085d4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80085d8:	2b00      	cmp	r3, #0
 80085da:	d0f0      	beq.n	80085be <HAL_RCC_OscConfig+0x452>
 80085dc:	e05c      	b.n	8008698 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80085de:	4b10      	ldr	r3, [pc, #64]	; (8008620 <HAL_RCC_OscConfig+0x4b4>)
 80085e0:	2200      	movs	r2, #0
 80085e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80085e4:	f7fb fb8e 	bl	8003d04 <HAL_GetTick>
 80085e8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80085ea:	e008      	b.n	80085fe <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80085ec:	f7fb fb8a 	bl	8003d04 <HAL_GetTick>
 80085f0:	4602      	mov	r2, r0
 80085f2:	693b      	ldr	r3, [r7, #16]
 80085f4:	1ad3      	subs	r3, r2, r3
 80085f6:	2b02      	cmp	r3, #2
 80085f8:	d901      	bls.n	80085fe <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 80085fa:	2303      	movs	r3, #3
 80085fc:	e04d      	b.n	800869a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80085fe:	4b06      	ldr	r3, [pc, #24]	; (8008618 <HAL_RCC_OscConfig+0x4ac>)
 8008600:	681b      	ldr	r3, [r3, #0]
 8008602:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008606:	2b00      	cmp	r3, #0
 8008608:	d1f0      	bne.n	80085ec <HAL_RCC_OscConfig+0x480>
 800860a:	e045      	b.n	8008698 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	699b      	ldr	r3, [r3, #24]
 8008610:	2b01      	cmp	r3, #1
 8008612:	d107      	bne.n	8008624 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8008614:	2301      	movs	r3, #1
 8008616:	e040      	b.n	800869a <HAL_RCC_OscConfig+0x52e>
 8008618:	40023800 	.word	0x40023800
 800861c:	40007000 	.word	0x40007000
 8008620:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8008624:	4b1f      	ldr	r3, [pc, #124]	; (80086a4 <HAL_RCC_OscConfig+0x538>)
 8008626:	685b      	ldr	r3, [r3, #4]
 8008628:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	699b      	ldr	r3, [r3, #24]
 800862e:	2b01      	cmp	r3, #1
 8008630:	d030      	beq.n	8008694 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008632:	68fb      	ldr	r3, [r7, #12]
 8008634:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800863c:	429a      	cmp	r2, r3
 800863e:	d129      	bne.n	8008694 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8008640:	68fb      	ldr	r3, [r7, #12]
 8008642:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800864a:	429a      	cmp	r2, r3
 800864c:	d122      	bne.n	8008694 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800864e:	68fa      	ldr	r2, [r7, #12]
 8008650:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8008654:	4013      	ands	r3, r2
 8008656:	687a      	ldr	r2, [r7, #4]
 8008658:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800865a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800865c:	4293      	cmp	r3, r2
 800865e:	d119      	bne.n	8008694 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8008660:	68fb      	ldr	r3, [r7, #12]
 8008662:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800866a:	085b      	lsrs	r3, r3, #1
 800866c:	3b01      	subs	r3, #1
 800866e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8008670:	429a      	cmp	r2, r3
 8008672:	d10f      	bne.n	8008694 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8008674:	68fb      	ldr	r3, [r7, #12]
 8008676:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800867e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8008680:	429a      	cmp	r2, r3
 8008682:	d107      	bne.n	8008694 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8008684:	68fb      	ldr	r3, [r7, #12]
 8008686:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800868e:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8008690:	429a      	cmp	r2, r3
 8008692:	d001      	beq.n	8008698 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8008694:	2301      	movs	r3, #1
 8008696:	e000      	b.n	800869a <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8008698:	2300      	movs	r3, #0
}
 800869a:	4618      	mov	r0, r3
 800869c:	3718      	adds	r7, #24
 800869e:	46bd      	mov	sp, r7
 80086a0:	bd80      	pop	{r7, pc}
 80086a2:	bf00      	nop
 80086a4:	40023800 	.word	0x40023800

080086a8 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 80086a8:	b580      	push	{r7, lr}
 80086aa:	b082      	sub	sp, #8
 80086ac:	af00      	add	r7, sp, #0
 80086ae:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	2b00      	cmp	r3, #0
 80086b4:	d101      	bne.n	80086ba <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 80086b6:	2301      	movs	r3, #1
 80086b8:	e022      	b.n	8008700 <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80086c0:	b2db      	uxtb	r3, r3
 80086c2:	2b00      	cmp	r3, #0
 80086c4:	d105      	bne.n	80086d2 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	2200      	movs	r2, #0
 80086ca:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 80086cc:	6878      	ldr	r0, [r7, #4]
 80086ce:	f7f9 ffc1 	bl	8002654 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	2203      	movs	r2, #3
 80086d6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 80086da:	6878      	ldr	r0, [r7, #4]
 80086dc:	f000 f814 	bl	8008708 <HAL_SD_InitCard>
 80086e0:	4603      	mov	r3, r0
 80086e2:	2b00      	cmp	r3, #0
 80086e4:	d001      	beq.n	80086ea <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 80086e6:	2301      	movs	r3, #1
 80086e8:	e00a      	b.n	8008700 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	2200      	movs	r2, #0
 80086ee:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	2200      	movs	r2, #0
 80086f4:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	2201      	movs	r2, #1
 80086fa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80086fe:	2300      	movs	r3, #0
}
 8008700:	4618      	mov	r0, r3
 8008702:	3708      	adds	r7, #8
 8008704:	46bd      	mov	sp, r7
 8008706:	bd80      	pop	{r7, pc}

08008708 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8008708:	b5b0      	push	{r4, r5, r7, lr}
 800870a:	b08e      	sub	sp, #56	; 0x38
 800870c:	af04      	add	r7, sp, #16
 800870e:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 8008710:	2300      	movs	r3, #0
 8008712:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 8008714:	2300      	movs	r3, #0
 8008716:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8008718:	2300      	movs	r3, #0
 800871a:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 800871c:	2300      	movs	r3, #0
 800871e:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8008720:	2300      	movs	r3, #0
 8008722:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 8008724:	2376      	movs	r3, #118	; 0x76
 8008726:	61fb      	str	r3, [r7, #28]

  /* Initialize SDIO peripheral interface with default configuration */
  status = SDIO_Init(hsd->Instance, Init);
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	681d      	ldr	r5, [r3, #0]
 800872c:	466c      	mov	r4, sp
 800872e:	f107 0314 	add.w	r3, r7, #20
 8008732:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8008736:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800873a:	f107 0308 	add.w	r3, r7, #8
 800873e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8008740:	4628      	mov	r0, r5
 8008742:	f002 fc5f 	bl	800b004 <SDIO_Init>
 8008746:	4603      	mov	r3, r0
 8008748:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if(status != HAL_OK)
 800874c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008750:	2b00      	cmp	r3, #0
 8008752:	d001      	beq.n	8008758 <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 8008754:	2301      	movs	r3, #1
 8008756:	e04f      	b.n	80087f8 <HAL_SD_InitCard+0xf0>
  }

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 8008758:	4b29      	ldr	r3, [pc, #164]	; (8008800 <HAL_SD_InitCard+0xf8>)
 800875a:	2200      	movs	r2, #0
 800875c:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	681b      	ldr	r3, [r3, #0]
 8008762:	4618      	mov	r0, r3
 8008764:	f002 fc97 	bl	800b096 <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 8008768:	4b25      	ldr	r3, [pc, #148]	; (8008800 <HAL_SD_InitCard+0xf8>)
 800876a:	2201      	movs	r2, #1
 800876c:	601a      	str	r2, [r3, #0]

  /* Required power up waiting time before starting the SD initialization  sequence */
  HAL_Delay(2);
 800876e:	2002      	movs	r0, #2
 8008770:	f7fb fad4 	bl	8003d1c <HAL_Delay>

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 8008774:	6878      	ldr	r0, [r7, #4]
 8008776:	f001 fab9 	bl	8009cec <SD_PowerON>
 800877a:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800877c:	6a3b      	ldr	r3, [r7, #32]
 800877e:	2b00      	cmp	r3, #0
 8008780:	d00b      	beq.n	800879a <HAL_SD_InitCard+0x92>
  {
    hsd->State = HAL_SD_STATE_READY;
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	2201      	movs	r2, #1
 8008786:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800878e:	6a3b      	ldr	r3, [r7, #32]
 8008790:	431a      	orrs	r2, r3
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8008796:	2301      	movs	r3, #1
 8008798:	e02e      	b.n	80087f8 <HAL_SD_InitCard+0xf0>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 800879a:	6878      	ldr	r0, [r7, #4]
 800879c:	f001 f9d8 	bl	8009b50 <SD_InitCard>
 80087a0:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 80087a2:	6a3b      	ldr	r3, [r7, #32]
 80087a4:	2b00      	cmp	r3, #0
 80087a6:	d00b      	beq.n	80087c0 <HAL_SD_InitCard+0xb8>
  {
    hsd->State = HAL_SD_STATE_READY;
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	2201      	movs	r2, #1
 80087ac:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80087b4:	6a3b      	ldr	r3, [r7, #32]
 80087b6:	431a      	orrs	r2, r3
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80087bc:	2301      	movs	r3, #1
 80087be:	e01b      	b.n	80087f8 <HAL_SD_InitCard+0xf0>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	681b      	ldr	r3, [r3, #0]
 80087c4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80087c8:	4618      	mov	r0, r3
 80087ca:	f002 fcf6 	bl	800b1ba <SDMMC_CmdBlockLength>
 80087ce:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 80087d0:	6a3b      	ldr	r3, [r7, #32]
 80087d2:	2b00      	cmp	r3, #0
 80087d4:	d00f      	beq.n	80087f6 <HAL_SD_InitCard+0xee>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	681b      	ldr	r3, [r3, #0]
 80087da:	4a0a      	ldr	r2, [pc, #40]	; (8008804 <HAL_SD_InitCard+0xfc>)
 80087dc:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80087e2:	6a3b      	ldr	r3, [r7, #32]
 80087e4:	431a      	orrs	r2, r3
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	2201      	movs	r2, #1
 80087ee:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 80087f2:	2301      	movs	r3, #1
 80087f4:	e000      	b.n	80087f8 <HAL_SD_InitCard+0xf0>
  }

  return HAL_OK;
 80087f6:	2300      	movs	r3, #0
}
 80087f8:	4618      	mov	r0, r3
 80087fa:	3728      	adds	r7, #40	; 0x28
 80087fc:	46bd      	mov	sp, r7
 80087fe:	bdb0      	pop	{r4, r5, r7, pc}
 8008800:	422580a0 	.word	0x422580a0
 8008804:	004005ff 	.word	0x004005ff

08008808 <HAL_SD_ReadBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to read
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 8008808:	b580      	push	{r7, lr}
 800880a:	b092      	sub	sp, #72	; 0x48
 800880c:	af00      	add	r7, sp, #0
 800880e:	60f8      	str	r0, [r7, #12]
 8008810:	60b9      	str	r1, [r7, #8]
 8008812:	607a      	str	r2, [r7, #4]
 8008814:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8008816:	f7fb fa75 	bl	8003d04 <HAL_GetTick>
 800881a:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	63bb      	str	r3, [r7, #56]	; 0x38
  uint8_t *tempbuff = pData;
 8008820:	68bb      	ldr	r3, [r7, #8]
 8008822:	637b      	str	r3, [r7, #52]	; 0x34

  if(NULL == pData)
 8008824:	68bb      	ldr	r3, [r7, #8]
 8008826:	2b00      	cmp	r3, #0
 8008828:	d107      	bne.n	800883a <HAL_SD_ReadBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800882a:	68fb      	ldr	r3, [r7, #12]
 800882c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800882e:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8008832:	68fb      	ldr	r3, [r7, #12]
 8008834:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8008836:	2301      	movs	r3, #1
 8008838:	e1bd      	b.n	8008bb6 <HAL_SD_ReadBlocks+0x3ae>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800883a:	68fb      	ldr	r3, [r7, #12]
 800883c:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8008840:	b2db      	uxtb	r3, r3
 8008842:	2b01      	cmp	r3, #1
 8008844:	f040 81b0 	bne.w	8008ba8 <HAL_SD_ReadBlocks+0x3a0>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8008848:	68fb      	ldr	r3, [r7, #12]
 800884a:	2200      	movs	r2, #0
 800884c:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800884e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008850:	683b      	ldr	r3, [r7, #0]
 8008852:	441a      	add	r2, r3
 8008854:	68fb      	ldr	r3, [r7, #12]
 8008856:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008858:	429a      	cmp	r2, r3
 800885a:	d907      	bls.n	800886c <HAL_SD_ReadBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800885c:	68fb      	ldr	r3, [r7, #12]
 800885e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008860:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8008864:	68fb      	ldr	r3, [r7, #12]
 8008866:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 8008868:	2301      	movs	r3, #1
 800886a:	e1a4      	b.n	8008bb6 <HAL_SD_ReadBlocks+0x3ae>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800886c:	68fb      	ldr	r3, [r7, #12]
 800886e:	2203      	movs	r2, #3
 8008870:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8008874:	68fb      	ldr	r3, [r7, #12]
 8008876:	681b      	ldr	r3, [r3, #0]
 8008878:	2200      	movs	r2, #0
 800887a:	62da      	str	r2, [r3, #44]	; 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800887c:	68fb      	ldr	r3, [r7, #12]
 800887e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008880:	2b01      	cmp	r3, #1
 8008882:	d002      	beq.n	800888a <HAL_SD_ReadBlocks+0x82>
    {
      add *= 512U;
 8008884:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008886:	025b      	lsls	r3, r3, #9
 8008888:	63bb      	str	r3, [r7, #56]	; 0x38
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800888a:	f04f 33ff 	mov.w	r3, #4294967295
 800888e:	617b      	str	r3, [r7, #20]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 8008890:	683b      	ldr	r3, [r7, #0]
 8008892:	025b      	lsls	r3, r3, #9
 8008894:	61bb      	str	r3, [r7, #24]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8008896:	2390      	movs	r3, #144	; 0x90
 8008898:	61fb      	str	r3, [r7, #28]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 800889a:	2302      	movs	r3, #2
 800889c:	623b      	str	r3, [r7, #32]
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 800889e:	2300      	movs	r3, #0
 80088a0:	627b      	str	r3, [r7, #36]	; 0x24
    config.DPSM          = SDIO_DPSM_ENABLE;
 80088a2:	2301      	movs	r3, #1
 80088a4:	62bb      	str	r3, [r7, #40]	; 0x28
    (void)SDIO_ConfigData(hsd->Instance, &config);
 80088a6:	68fb      	ldr	r3, [r7, #12]
 80088a8:	681b      	ldr	r3, [r3, #0]
 80088aa:	f107 0214 	add.w	r2, r7, #20
 80088ae:	4611      	mov	r1, r2
 80088b0:	4618      	mov	r0, r3
 80088b2:	f002 fc56 	bl	800b162 <SDIO_ConfigData>

    /* Read block(s) in polling mode */
    if(NumberOfBlocks > 1U)
 80088b6:	683b      	ldr	r3, [r7, #0]
 80088b8:	2b01      	cmp	r3, #1
 80088ba:	d90a      	bls.n	80088d2 <HAL_SD_ReadBlocks+0xca>
    {
      hsd->Context = SD_CONTEXT_READ_MULTIPLE_BLOCK;
 80088bc:	68fb      	ldr	r3, [r7, #12]
 80088be:	2202      	movs	r2, #2
 80088c0:	631a      	str	r2, [r3, #48]	; 0x30

      /* Read Multi Block command */
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 80088c2:	68fb      	ldr	r3, [r7, #12]
 80088c4:	681b      	ldr	r3, [r3, #0]
 80088c6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80088c8:	4618      	mov	r0, r3
 80088ca:	f002 fcba 	bl	800b242 <SDMMC_CmdReadMultiBlock>
 80088ce:	6478      	str	r0, [r7, #68]	; 0x44
 80088d0:	e009      	b.n	80088e6 <HAL_SD_ReadBlocks+0xde>
    }
    else
    {
      hsd->Context = SD_CONTEXT_READ_SINGLE_BLOCK;
 80088d2:	68fb      	ldr	r3, [r7, #12]
 80088d4:	2201      	movs	r2, #1
 80088d6:	631a      	str	r2, [r3, #48]	; 0x30

      /* Read Single Block command */
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 80088d8:	68fb      	ldr	r3, [r7, #12]
 80088da:	681b      	ldr	r3, [r3, #0]
 80088dc:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80088de:	4618      	mov	r0, r3
 80088e0:	f002 fc8d 	bl	800b1fe <SDMMC_CmdReadSingleBlock>
 80088e4:	6478      	str	r0, [r7, #68]	; 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 80088e6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80088e8:	2b00      	cmp	r3, #0
 80088ea:	d012      	beq.n	8008912 <HAL_SD_ReadBlocks+0x10a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80088ec:	68fb      	ldr	r3, [r7, #12]
 80088ee:	681b      	ldr	r3, [r3, #0]
 80088f0:	4a7a      	ldr	r2, [pc, #488]	; (8008adc <HAL_SD_ReadBlocks+0x2d4>)
 80088f2:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 80088f4:	68fb      	ldr	r3, [r7, #12]
 80088f6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80088f8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80088fa:	431a      	orrs	r2, r3
 80088fc:	68fb      	ldr	r3, [r7, #12]
 80088fe:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8008900:	68fb      	ldr	r3, [r7, #12]
 8008902:	2201      	movs	r2, #1
 8008904:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8008908:	68fb      	ldr	r3, [r7, #12]
 800890a:	2200      	movs	r2, #0
 800890c:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800890e:	2301      	movs	r3, #1
 8008910:	e151      	b.n	8008bb6 <HAL_SD_ReadBlocks+0x3ae>
    }

    /* Poll on SDIO flags */
    dataremaining = config.DataLength;
 8008912:	69bb      	ldr	r3, [r7, #24]
 8008914:	63fb      	str	r3, [r7, #60]	; 0x3c
#if defined(SDIO_STA_STBITERR)
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
#else /* SDIO_STA_STBITERR not defined */
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
 8008916:	e061      	b.n	80089dc <HAL_SD_ReadBlocks+0x1d4>
#endif /* SDIO_STA_STBITERR */
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) && (dataremaining > 0U))
 8008918:	68fb      	ldr	r3, [r7, #12]
 800891a:	681b      	ldr	r3, [r3, #0]
 800891c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800891e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008922:	2b00      	cmp	r3, #0
 8008924:	d03c      	beq.n	80089a0 <HAL_SD_ReadBlocks+0x198>
 8008926:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008928:	2b00      	cmp	r3, #0
 800892a:	d039      	beq.n	80089a0 <HAL_SD_ReadBlocks+0x198>
      {
        /* Read data from SDIO Rx FIFO */
        for(count = 0U; count < 8U; count++)
 800892c:	2300      	movs	r3, #0
 800892e:	643b      	str	r3, [r7, #64]	; 0x40
 8008930:	e033      	b.n	800899a <HAL_SD_ReadBlocks+0x192>
        {
          data = SDIO_ReadFIFO(hsd->Instance);
 8008932:	68fb      	ldr	r3, [r7, #12]
 8008934:	681b      	ldr	r3, [r3, #0]
 8008936:	4618      	mov	r0, r3
 8008938:	f002 fb8f 	bl	800b05a <SDIO_ReadFIFO>
 800893c:	62f8      	str	r0, [r7, #44]	; 0x2c
          *tempbuff = (uint8_t)(data & 0xFFU);
 800893e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008940:	b2da      	uxtb	r2, r3
 8008942:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008944:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8008946:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008948:	3301      	adds	r3, #1
 800894a:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 800894c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800894e:	3b01      	subs	r3, #1
 8008950:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 8008952:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008954:	0a1b      	lsrs	r3, r3, #8
 8008956:	b2da      	uxtb	r2, r3
 8008958:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800895a:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 800895c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800895e:	3301      	adds	r3, #1
 8008960:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8008962:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008964:	3b01      	subs	r3, #1
 8008966:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 8008968:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800896a:	0c1b      	lsrs	r3, r3, #16
 800896c:	b2da      	uxtb	r2, r3
 800896e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008970:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8008972:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008974:	3301      	adds	r3, #1
 8008976:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8008978:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800897a:	3b01      	subs	r3, #1
 800897c:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 800897e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008980:	0e1b      	lsrs	r3, r3, #24
 8008982:	b2da      	uxtb	r2, r3
 8008984:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008986:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8008988:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800898a:	3301      	adds	r3, #1
 800898c:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 800898e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008990:	3b01      	subs	r3, #1
 8008992:	63fb      	str	r3, [r7, #60]	; 0x3c
        for(count = 0U; count < 8U; count++)
 8008994:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008996:	3301      	adds	r3, #1
 8008998:	643b      	str	r3, [r7, #64]	; 0x40
 800899a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800899c:	2b07      	cmp	r3, #7
 800899e:	d9c8      	bls.n	8008932 <HAL_SD_ReadBlocks+0x12a>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 80089a0:	f7fb f9b0 	bl	8003d04 <HAL_GetTick>
 80089a4:	4602      	mov	r2, r0
 80089a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80089a8:	1ad3      	subs	r3, r2, r3
 80089aa:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80089ac:	429a      	cmp	r2, r3
 80089ae:	d902      	bls.n	80089b6 <HAL_SD_ReadBlocks+0x1ae>
 80089b0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80089b2:	2b00      	cmp	r3, #0
 80089b4:	d112      	bne.n	80089dc <HAL_SD_ReadBlocks+0x1d4>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80089b6:	68fb      	ldr	r3, [r7, #12]
 80089b8:	681b      	ldr	r3, [r3, #0]
 80089ba:	4a48      	ldr	r2, [pc, #288]	; (8008adc <HAL_SD_ReadBlocks+0x2d4>)
 80089bc:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 80089be:	68fb      	ldr	r3, [r7, #12]
 80089c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80089c2:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80089c6:	68fb      	ldr	r3, [r7, #12]
 80089c8:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 80089ca:	68fb      	ldr	r3, [r7, #12]
 80089cc:	2201      	movs	r2, #1
 80089ce:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 80089d2:	68fb      	ldr	r3, [r7, #12]
 80089d4:	2200      	movs	r2, #0
 80089d6:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_TIMEOUT;
 80089d8:	2303      	movs	r3, #3
 80089da:	e0ec      	b.n	8008bb6 <HAL_SD_ReadBlocks+0x3ae>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
 80089dc:	68fb      	ldr	r3, [r7, #12]
 80089de:	681b      	ldr	r3, [r3, #0]
 80089e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80089e2:	f403 7395 	and.w	r3, r3, #298	; 0x12a
 80089e6:	2b00      	cmp	r3, #0
 80089e8:	d096      	beq.n	8008918 <HAL_SD_ReadBlocks+0x110>
      }
    }
    
    /* Send stop transmission command in case of multiblock read */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 80089ea:	68fb      	ldr	r3, [r7, #12]
 80089ec:	681b      	ldr	r3, [r3, #0]
 80089ee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80089f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80089f4:	2b00      	cmp	r3, #0
 80089f6:	d022      	beq.n	8008a3e <HAL_SD_ReadBlocks+0x236>
 80089f8:	683b      	ldr	r3, [r7, #0]
 80089fa:	2b01      	cmp	r3, #1
 80089fc:	d91f      	bls.n	8008a3e <HAL_SD_ReadBlocks+0x236>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 80089fe:	68fb      	ldr	r3, [r7, #12]
 8008a00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008a02:	2b03      	cmp	r3, #3
 8008a04:	d01b      	beq.n	8008a3e <HAL_SD_ReadBlocks+0x236>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8008a06:	68fb      	ldr	r3, [r7, #12]
 8008a08:	681b      	ldr	r3, [r3, #0]
 8008a0a:	4618      	mov	r0, r3
 8008a0c:	f002 fc80 	bl	800b310 <SDMMC_CmdStopTransfer>
 8008a10:	6478      	str	r0, [r7, #68]	; 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 8008a12:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008a14:	2b00      	cmp	r3, #0
 8008a16:	d012      	beq.n	8008a3e <HAL_SD_ReadBlocks+0x236>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008a18:	68fb      	ldr	r3, [r7, #12]
 8008a1a:	681b      	ldr	r3, [r3, #0]
 8008a1c:	4a2f      	ldr	r2, [pc, #188]	; (8008adc <HAL_SD_ReadBlocks+0x2d4>)
 8008a1e:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 8008a20:	68fb      	ldr	r3, [r7, #12]
 8008a22:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008a24:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008a26:	431a      	orrs	r2, r3
 8008a28:	68fb      	ldr	r3, [r7, #12]
 8008a2a:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 8008a2c:	68fb      	ldr	r3, [r7, #12]
 8008a2e:	2201      	movs	r2, #1
 8008a30:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          hsd->Context = SD_CONTEXT_NONE;
 8008a34:	68fb      	ldr	r3, [r7, #12]
 8008a36:	2200      	movs	r2, #0
 8008a38:	631a      	str	r2, [r3, #48]	; 0x30
          return HAL_ERROR;
 8008a3a:	2301      	movs	r3, #1
 8008a3c:	e0bb      	b.n	8008bb6 <HAL_SD_ReadBlocks+0x3ae>
        }
      }
    }

    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 8008a3e:	68fb      	ldr	r3, [r7, #12]
 8008a40:	681b      	ldr	r3, [r3, #0]
 8008a42:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008a44:	f003 0308 	and.w	r3, r3, #8
 8008a48:	2b00      	cmp	r3, #0
 8008a4a:	d012      	beq.n	8008a72 <HAL_SD_ReadBlocks+0x26a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008a4c:	68fb      	ldr	r3, [r7, #12]
 8008a4e:	681b      	ldr	r3, [r3, #0]
 8008a50:	4a22      	ldr	r2, [pc, #136]	; (8008adc <HAL_SD_ReadBlocks+0x2d4>)
 8008a52:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8008a54:	68fb      	ldr	r3, [r7, #12]
 8008a56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008a58:	f043 0208 	orr.w	r2, r3, #8
 8008a5c:	68fb      	ldr	r3, [r7, #12]
 8008a5e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8008a60:	68fb      	ldr	r3, [r7, #12]
 8008a62:	2201      	movs	r2, #1
 8008a64:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8008a68:	68fb      	ldr	r3, [r7, #12]
 8008a6a:	2200      	movs	r2, #0
 8008a6c:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8008a6e:	2301      	movs	r3, #1
 8008a70:	e0a1      	b.n	8008bb6 <HAL_SD_ReadBlocks+0x3ae>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 8008a72:	68fb      	ldr	r3, [r7, #12]
 8008a74:	681b      	ldr	r3, [r3, #0]
 8008a76:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008a78:	f003 0302 	and.w	r3, r3, #2
 8008a7c:	2b00      	cmp	r3, #0
 8008a7e:	d012      	beq.n	8008aa6 <HAL_SD_ReadBlocks+0x29e>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008a80:	68fb      	ldr	r3, [r7, #12]
 8008a82:	681b      	ldr	r3, [r3, #0]
 8008a84:	4a15      	ldr	r2, [pc, #84]	; (8008adc <HAL_SD_ReadBlocks+0x2d4>)
 8008a86:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8008a88:	68fb      	ldr	r3, [r7, #12]
 8008a8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008a8c:	f043 0202 	orr.w	r2, r3, #2
 8008a90:	68fb      	ldr	r3, [r7, #12]
 8008a92:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8008a94:	68fb      	ldr	r3, [r7, #12]
 8008a96:	2201      	movs	r2, #1
 8008a98:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8008a9c:	68fb      	ldr	r3, [r7, #12]
 8008a9e:	2200      	movs	r2, #0
 8008aa0:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8008aa2:	2301      	movs	r3, #1
 8008aa4:	e087      	b.n	8008bb6 <HAL_SD_ReadBlocks+0x3ae>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 8008aa6:	68fb      	ldr	r3, [r7, #12]
 8008aa8:	681b      	ldr	r3, [r3, #0]
 8008aaa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008aac:	f003 0320 	and.w	r3, r3, #32
 8008ab0:	2b00      	cmp	r3, #0
 8008ab2:	d064      	beq.n	8008b7e <HAL_SD_ReadBlocks+0x376>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008ab4:	68fb      	ldr	r3, [r7, #12]
 8008ab6:	681b      	ldr	r3, [r3, #0]
 8008ab8:	4a08      	ldr	r2, [pc, #32]	; (8008adc <HAL_SD_ReadBlocks+0x2d4>)
 8008aba:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 8008abc:	68fb      	ldr	r3, [r7, #12]
 8008abe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008ac0:	f043 0220 	orr.w	r2, r3, #32
 8008ac4:	68fb      	ldr	r3, [r7, #12]
 8008ac6:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8008ac8:	68fb      	ldr	r3, [r7, #12]
 8008aca:	2201      	movs	r2, #1
 8008acc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8008ad0:	68fb      	ldr	r3, [r7, #12]
 8008ad2:	2200      	movs	r2, #0
 8008ad4:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8008ad6:	2301      	movs	r3, #1
 8008ad8:	e06d      	b.n	8008bb6 <HAL_SD_ReadBlocks+0x3ae>
 8008ada:	bf00      	nop
 8008adc:	004005ff 	.word	0x004005ff
    }

    /* Empty FIFO if there is still any data */
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)) && (dataremaining > 0U))
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 8008ae0:	68fb      	ldr	r3, [r7, #12]
 8008ae2:	681b      	ldr	r3, [r3, #0]
 8008ae4:	4618      	mov	r0, r3
 8008ae6:	f002 fab8 	bl	800b05a <SDIO_ReadFIFO>
 8008aea:	62f8      	str	r0, [r7, #44]	; 0x2c
      *tempbuff = (uint8_t)(data & 0xFFU);
 8008aec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008aee:	b2da      	uxtb	r2, r3
 8008af0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008af2:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8008af4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008af6:	3301      	adds	r3, #1
 8008af8:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 8008afa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008afc:	3b01      	subs	r3, #1
 8008afe:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 8008b00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008b02:	0a1b      	lsrs	r3, r3, #8
 8008b04:	b2da      	uxtb	r2, r3
 8008b06:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008b08:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8008b0a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008b0c:	3301      	adds	r3, #1
 8008b0e:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 8008b10:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008b12:	3b01      	subs	r3, #1
 8008b14:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 8008b16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008b18:	0c1b      	lsrs	r3, r3, #16
 8008b1a:	b2da      	uxtb	r2, r3
 8008b1c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008b1e:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8008b20:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008b22:	3301      	adds	r3, #1
 8008b24:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 8008b26:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008b28:	3b01      	subs	r3, #1
 8008b2a:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 8008b2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008b2e:	0e1b      	lsrs	r3, r3, #24
 8008b30:	b2da      	uxtb	r2, r3
 8008b32:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008b34:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8008b36:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008b38:	3301      	adds	r3, #1
 8008b3a:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 8008b3c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008b3e:	3b01      	subs	r3, #1
 8008b40:	63fb      	str	r3, [r7, #60]	; 0x3c

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 8008b42:	f7fb f8df 	bl	8003d04 <HAL_GetTick>
 8008b46:	4602      	mov	r2, r0
 8008b48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008b4a:	1ad3      	subs	r3, r2, r3
 8008b4c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8008b4e:	429a      	cmp	r2, r3
 8008b50:	d902      	bls.n	8008b58 <HAL_SD_ReadBlocks+0x350>
 8008b52:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008b54:	2b00      	cmp	r3, #0
 8008b56:	d112      	bne.n	8008b7e <HAL_SD_ReadBlocks+0x376>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008b58:	68fb      	ldr	r3, [r7, #12]
 8008b5a:	681b      	ldr	r3, [r3, #0]
 8008b5c:	4a18      	ldr	r2, [pc, #96]	; (8008bc0 <HAL_SD_ReadBlocks+0x3b8>)
 8008b5e:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 8008b60:	68fb      	ldr	r3, [r7, #12]
 8008b62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008b64:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8008b68:	68fb      	ldr	r3, [r7, #12]
 8008b6a:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 8008b6c:	68fb      	ldr	r3, [r7, #12]
 8008b6e:	2201      	movs	r2, #1
 8008b70:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8008b74:	68fb      	ldr	r3, [r7, #12]
 8008b76:	2200      	movs	r2, #0
 8008b78:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_ERROR;
 8008b7a:	2301      	movs	r3, #1
 8008b7c:	e01b      	b.n	8008bb6 <HAL_SD_ReadBlocks+0x3ae>
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)) && (dataremaining > 0U))
 8008b7e:	68fb      	ldr	r3, [r7, #12]
 8008b80:	681b      	ldr	r3, [r3, #0]
 8008b82:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008b84:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008b88:	2b00      	cmp	r3, #0
 8008b8a:	d002      	beq.n	8008b92 <HAL_SD_ReadBlocks+0x38a>
 8008b8c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008b8e:	2b00      	cmp	r3, #0
 8008b90:	d1a6      	bne.n	8008ae0 <HAL_SD_ReadBlocks+0x2d8>
      }
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8008b92:	68fb      	ldr	r3, [r7, #12]
 8008b94:	681b      	ldr	r3, [r3, #0]
 8008b96:	f240 523a 	movw	r2, #1338	; 0x53a
 8008b9a:	639a      	str	r2, [r3, #56]	; 0x38

    hsd->State = HAL_SD_STATE_READY;
 8008b9c:	68fb      	ldr	r3, [r7, #12]
 8008b9e:	2201      	movs	r2, #1
 8008ba0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_OK;
 8008ba4:	2300      	movs	r3, #0
 8008ba6:	e006      	b.n	8008bb6 <HAL_SD_ReadBlocks+0x3ae>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 8008ba8:	68fb      	ldr	r3, [r7, #12]
 8008baa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008bac:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8008bb0:	68fb      	ldr	r3, [r7, #12]
 8008bb2:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8008bb4:	2301      	movs	r3, #1
  }
}
 8008bb6:	4618      	mov	r0, r3
 8008bb8:	3748      	adds	r7, #72	; 0x48
 8008bba:	46bd      	mov	sp, r7
 8008bbc:	bd80      	pop	{r7, pc}
 8008bbe:	bf00      	nop
 8008bc0:	004005ff 	.word	0x004005ff

08008bc4 <HAL_SD_WriteBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to write
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 8008bc4:	b580      	push	{r7, lr}
 8008bc6:	b092      	sub	sp, #72	; 0x48
 8008bc8:	af00      	add	r7, sp, #0
 8008bca:	60f8      	str	r0, [r7, #12]
 8008bcc:	60b9      	str	r1, [r7, #8]
 8008bce:	607a      	str	r2, [r7, #4]
 8008bd0:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8008bd2:	f7fb f897 	bl	8003d04 <HAL_GetTick>
 8008bd6:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	63bb      	str	r3, [r7, #56]	; 0x38
  uint8_t *tempbuff = pData;
 8008bdc:	68bb      	ldr	r3, [r7, #8]
 8008bde:	637b      	str	r3, [r7, #52]	; 0x34

  if(NULL == pData)
 8008be0:	68bb      	ldr	r3, [r7, #8]
 8008be2:	2b00      	cmp	r3, #0
 8008be4:	d107      	bne.n	8008bf6 <HAL_SD_WriteBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8008be6:	68fb      	ldr	r3, [r7, #12]
 8008be8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008bea:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8008bee:	68fb      	ldr	r3, [r7, #12]
 8008bf0:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8008bf2:	2301      	movs	r3, #1
 8008bf4:	e165      	b.n	8008ec2 <HAL_SD_WriteBlocks+0x2fe>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8008bf6:	68fb      	ldr	r3, [r7, #12]
 8008bf8:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8008bfc:	b2db      	uxtb	r3, r3
 8008bfe:	2b01      	cmp	r3, #1
 8008c00:	f040 8158 	bne.w	8008eb4 <HAL_SD_WriteBlocks+0x2f0>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8008c04:	68fb      	ldr	r3, [r7, #12]
 8008c06:	2200      	movs	r2, #0
 8008c08:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8008c0a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008c0c:	683b      	ldr	r3, [r7, #0]
 8008c0e:	441a      	add	r2, r3
 8008c10:	68fb      	ldr	r3, [r7, #12]
 8008c12:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008c14:	429a      	cmp	r2, r3
 8008c16:	d907      	bls.n	8008c28 <HAL_SD_WriteBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8008c18:	68fb      	ldr	r3, [r7, #12]
 8008c1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c1c:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8008c20:	68fb      	ldr	r3, [r7, #12]
 8008c22:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 8008c24:	2301      	movs	r3, #1
 8008c26:	e14c      	b.n	8008ec2 <HAL_SD_WriteBlocks+0x2fe>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8008c28:	68fb      	ldr	r3, [r7, #12]
 8008c2a:	2203      	movs	r2, #3
 8008c2c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8008c30:	68fb      	ldr	r3, [r7, #12]
 8008c32:	681b      	ldr	r3, [r3, #0]
 8008c34:	2200      	movs	r2, #0
 8008c36:	62da      	str	r2, [r3, #44]	; 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8008c38:	68fb      	ldr	r3, [r7, #12]
 8008c3a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008c3c:	2b01      	cmp	r3, #1
 8008c3e:	d002      	beq.n	8008c46 <HAL_SD_WriteBlocks+0x82>
    {
      add *= 512U;
 8008c40:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008c42:	025b      	lsls	r3, r3, #9
 8008c44:	63bb      	str	r3, [r7, #56]	; 0x38
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8008c46:	f04f 33ff 	mov.w	r3, #4294967295
 8008c4a:	61bb      	str	r3, [r7, #24]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 8008c4c:	683b      	ldr	r3, [r7, #0]
 8008c4e:	025b      	lsls	r3, r3, #9
 8008c50:	61fb      	str	r3, [r7, #28]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8008c52:	2390      	movs	r3, #144	; 0x90
 8008c54:	623b      	str	r3, [r7, #32]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 8008c56:	2300      	movs	r3, #0
 8008c58:	627b      	str	r3, [r7, #36]	; 0x24
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8008c5a:	2300      	movs	r3, #0
 8008c5c:	62bb      	str	r3, [r7, #40]	; 0x28
    config.DPSM          = SDIO_DPSM_ENABLE;
 8008c5e:	2301      	movs	r3, #1
 8008c60:	62fb      	str	r3, [r7, #44]	; 0x2c
    (void)SDIO_ConfigData(hsd->Instance, &config);
 8008c62:	68fb      	ldr	r3, [r7, #12]
 8008c64:	681b      	ldr	r3, [r3, #0]
 8008c66:	f107 0218 	add.w	r2, r7, #24
 8008c6a:	4611      	mov	r1, r2
 8008c6c:	4618      	mov	r0, r3
 8008c6e:	f002 fa78 	bl	800b162 <SDIO_ConfigData>

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 8008c72:	683b      	ldr	r3, [r7, #0]
 8008c74:	2b01      	cmp	r3, #1
 8008c76:	d90a      	bls.n	8008c8e <HAL_SD_WriteBlocks+0xca>
    {
      hsd->Context = SD_CONTEXT_WRITE_MULTIPLE_BLOCK;
 8008c78:	68fb      	ldr	r3, [r7, #12]
 8008c7a:	2220      	movs	r2, #32
 8008c7c:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 8008c7e:	68fb      	ldr	r3, [r7, #12]
 8008c80:	681b      	ldr	r3, [r3, #0]
 8008c82:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8008c84:	4618      	mov	r0, r3
 8008c86:	f002 fb20 	bl	800b2ca <SDMMC_CmdWriteMultiBlock>
 8008c8a:	6478      	str	r0, [r7, #68]	; 0x44
 8008c8c:	e009      	b.n	8008ca2 <HAL_SD_WriteBlocks+0xde>
    }
    else
    {
      hsd->Context = SD_CONTEXT_WRITE_SINGLE_BLOCK;
 8008c8e:	68fb      	ldr	r3, [r7, #12]
 8008c90:	2210      	movs	r2, #16
 8008c92:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 8008c94:	68fb      	ldr	r3, [r7, #12]
 8008c96:	681b      	ldr	r3, [r3, #0]
 8008c98:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8008c9a:	4618      	mov	r0, r3
 8008c9c:	f002 faf3 	bl	800b286 <SDMMC_CmdWriteSingleBlock>
 8008ca0:	6478      	str	r0, [r7, #68]	; 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8008ca2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008ca4:	2b00      	cmp	r3, #0
 8008ca6:	d012      	beq.n	8008cce <HAL_SD_WriteBlocks+0x10a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008ca8:	68fb      	ldr	r3, [r7, #12]
 8008caa:	681b      	ldr	r3, [r3, #0]
 8008cac:	4a87      	ldr	r2, [pc, #540]	; (8008ecc <HAL_SD_WriteBlocks+0x308>)
 8008cae:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8008cb0:	68fb      	ldr	r3, [r7, #12]
 8008cb2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008cb4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008cb6:	431a      	orrs	r2, r3
 8008cb8:	68fb      	ldr	r3, [r7, #12]
 8008cba:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8008cbc:	68fb      	ldr	r3, [r7, #12]
 8008cbe:	2201      	movs	r2, #1
 8008cc0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8008cc4:	68fb      	ldr	r3, [r7, #12]
 8008cc6:	2200      	movs	r2, #0
 8008cc8:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8008cca:	2301      	movs	r3, #1
 8008ccc:	e0f9      	b.n	8008ec2 <HAL_SD_WriteBlocks+0x2fe>
    }

    /* Write block(s) in polling mode */
    dataremaining = config.DataLength;
 8008cce:	69fb      	ldr	r3, [r7, #28]
 8008cd0:	63fb      	str	r3, [r7, #60]	; 0x3c
#if defined(SDIO_STA_STBITERR)
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
#else /* SDIO_STA_STBITERR not defined */
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
 8008cd2:	e065      	b.n	8008da0 <HAL_SD_WriteBlocks+0x1dc>
#endif /* SDIO_STA_STBITERR */
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) && (dataremaining > 0U))
 8008cd4:	68fb      	ldr	r3, [r7, #12]
 8008cd6:	681b      	ldr	r3, [r3, #0]
 8008cd8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008cda:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008cde:	2b00      	cmp	r3, #0
 8008ce0:	d040      	beq.n	8008d64 <HAL_SD_WriteBlocks+0x1a0>
 8008ce2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008ce4:	2b00      	cmp	r3, #0
 8008ce6:	d03d      	beq.n	8008d64 <HAL_SD_WriteBlocks+0x1a0>
      {
        /* Write data to SDIO Tx FIFO */
        for(count = 0U; count < 8U; count++)
 8008ce8:	2300      	movs	r3, #0
 8008cea:	643b      	str	r3, [r7, #64]	; 0x40
 8008cec:	e037      	b.n	8008d5e <HAL_SD_WriteBlocks+0x19a>
        {
          data = (uint32_t)(*tempbuff);
 8008cee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008cf0:	781b      	ldrb	r3, [r3, #0]
 8008cf2:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8008cf4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008cf6:	3301      	adds	r3, #1
 8008cf8:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8008cfa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008cfc:	3b01      	subs	r3, #1
 8008cfe:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 8U);
 8008d00:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008d02:	781b      	ldrb	r3, [r3, #0]
 8008d04:	021a      	lsls	r2, r3, #8
 8008d06:	697b      	ldr	r3, [r7, #20]
 8008d08:	4313      	orrs	r3, r2
 8008d0a:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8008d0c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008d0e:	3301      	adds	r3, #1
 8008d10:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8008d12:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008d14:	3b01      	subs	r3, #1
 8008d16:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 16U);
 8008d18:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008d1a:	781b      	ldrb	r3, [r3, #0]
 8008d1c:	041a      	lsls	r2, r3, #16
 8008d1e:	697b      	ldr	r3, [r7, #20]
 8008d20:	4313      	orrs	r3, r2
 8008d22:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8008d24:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008d26:	3301      	adds	r3, #1
 8008d28:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8008d2a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008d2c:	3b01      	subs	r3, #1
 8008d2e:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 24U);
 8008d30:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008d32:	781b      	ldrb	r3, [r3, #0]
 8008d34:	061a      	lsls	r2, r3, #24
 8008d36:	697b      	ldr	r3, [r7, #20]
 8008d38:	4313      	orrs	r3, r2
 8008d3a:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8008d3c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008d3e:	3301      	adds	r3, #1
 8008d40:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8008d42:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008d44:	3b01      	subs	r3, #1
 8008d46:	63fb      	str	r3, [r7, #60]	; 0x3c
          (void)SDIO_WriteFIFO(hsd->Instance, &data);
 8008d48:	68fb      	ldr	r3, [r7, #12]
 8008d4a:	681b      	ldr	r3, [r3, #0]
 8008d4c:	f107 0214 	add.w	r2, r7, #20
 8008d50:	4611      	mov	r1, r2
 8008d52:	4618      	mov	r0, r3
 8008d54:	f002 f98e 	bl	800b074 <SDIO_WriteFIFO>
        for(count = 0U; count < 8U; count++)
 8008d58:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008d5a:	3301      	adds	r3, #1
 8008d5c:	643b      	str	r3, [r7, #64]	; 0x40
 8008d5e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008d60:	2b07      	cmp	r3, #7
 8008d62:	d9c4      	bls.n	8008cee <HAL_SD_WriteBlocks+0x12a>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 8008d64:	f7fa ffce 	bl	8003d04 <HAL_GetTick>
 8008d68:	4602      	mov	r2, r0
 8008d6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d6c:	1ad3      	subs	r3, r2, r3
 8008d6e:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8008d70:	429a      	cmp	r2, r3
 8008d72:	d902      	bls.n	8008d7a <HAL_SD_WriteBlocks+0x1b6>
 8008d74:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008d76:	2b00      	cmp	r3, #0
 8008d78:	d112      	bne.n	8008da0 <HAL_SD_WriteBlocks+0x1dc>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008d7a:	68fb      	ldr	r3, [r7, #12]
 8008d7c:	681b      	ldr	r3, [r3, #0]
 8008d7e:	4a53      	ldr	r2, [pc, #332]	; (8008ecc <HAL_SD_WriteBlocks+0x308>)
 8008d80:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 8008d82:	68fb      	ldr	r3, [r7, #12]
 8008d84:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008d86:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008d88:	431a      	orrs	r2, r3
 8008d8a:	68fb      	ldr	r3, [r7, #12]
 8008d8c:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8008d8e:	68fb      	ldr	r3, [r7, #12]
 8008d90:	2201      	movs	r2, #1
 8008d92:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8008d96:	68fb      	ldr	r3, [r7, #12]
 8008d98:	2200      	movs	r2, #0
 8008d9a:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_TIMEOUT;
 8008d9c:	2303      	movs	r3, #3
 8008d9e:	e090      	b.n	8008ec2 <HAL_SD_WriteBlocks+0x2fe>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
 8008da0:	68fb      	ldr	r3, [r7, #12]
 8008da2:	681b      	ldr	r3, [r3, #0]
 8008da4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008da6:	f403 738d 	and.w	r3, r3, #282	; 0x11a
 8008daa:	2b00      	cmp	r3, #0
 8008dac:	d092      	beq.n	8008cd4 <HAL_SD_WriteBlocks+0x110>
      }
    }

    /* Send stop transmission command in case of multiblock write */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 8008dae:	68fb      	ldr	r3, [r7, #12]
 8008db0:	681b      	ldr	r3, [r3, #0]
 8008db2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008db4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008db8:	2b00      	cmp	r3, #0
 8008dba:	d022      	beq.n	8008e02 <HAL_SD_WriteBlocks+0x23e>
 8008dbc:	683b      	ldr	r3, [r7, #0]
 8008dbe:	2b01      	cmp	r3, #1
 8008dc0:	d91f      	bls.n	8008e02 <HAL_SD_WriteBlocks+0x23e>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 8008dc2:	68fb      	ldr	r3, [r7, #12]
 8008dc4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008dc6:	2b03      	cmp	r3, #3
 8008dc8:	d01b      	beq.n	8008e02 <HAL_SD_WriteBlocks+0x23e>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8008dca:	68fb      	ldr	r3, [r7, #12]
 8008dcc:	681b      	ldr	r3, [r3, #0]
 8008dce:	4618      	mov	r0, r3
 8008dd0:	f002 fa9e 	bl	800b310 <SDMMC_CmdStopTransfer>
 8008dd4:	6478      	str	r0, [r7, #68]	; 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 8008dd6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008dd8:	2b00      	cmp	r3, #0
 8008dda:	d012      	beq.n	8008e02 <HAL_SD_WriteBlocks+0x23e>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008ddc:	68fb      	ldr	r3, [r7, #12]
 8008dde:	681b      	ldr	r3, [r3, #0]
 8008de0:	4a3a      	ldr	r2, [pc, #232]	; (8008ecc <HAL_SD_WriteBlocks+0x308>)
 8008de2:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 8008de4:	68fb      	ldr	r3, [r7, #12]
 8008de6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008de8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008dea:	431a      	orrs	r2, r3
 8008dec:	68fb      	ldr	r3, [r7, #12]
 8008dee:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 8008df0:	68fb      	ldr	r3, [r7, #12]
 8008df2:	2201      	movs	r2, #1
 8008df4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          hsd->Context = SD_CONTEXT_NONE;
 8008df8:	68fb      	ldr	r3, [r7, #12]
 8008dfa:	2200      	movs	r2, #0
 8008dfc:	631a      	str	r2, [r3, #48]	; 0x30
          return HAL_ERROR;
 8008dfe:	2301      	movs	r3, #1
 8008e00:	e05f      	b.n	8008ec2 <HAL_SD_WriteBlocks+0x2fe>
        }
      }
    }

    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 8008e02:	68fb      	ldr	r3, [r7, #12]
 8008e04:	681b      	ldr	r3, [r3, #0]
 8008e06:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008e08:	f003 0308 	and.w	r3, r3, #8
 8008e0c:	2b00      	cmp	r3, #0
 8008e0e:	d012      	beq.n	8008e36 <HAL_SD_WriteBlocks+0x272>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008e10:	68fb      	ldr	r3, [r7, #12]
 8008e12:	681b      	ldr	r3, [r3, #0]
 8008e14:	4a2d      	ldr	r2, [pc, #180]	; (8008ecc <HAL_SD_WriteBlocks+0x308>)
 8008e16:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8008e18:	68fb      	ldr	r3, [r7, #12]
 8008e1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008e1c:	f043 0208 	orr.w	r2, r3, #8
 8008e20:	68fb      	ldr	r3, [r7, #12]
 8008e22:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8008e24:	68fb      	ldr	r3, [r7, #12]
 8008e26:	2201      	movs	r2, #1
 8008e28:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8008e2c:	68fb      	ldr	r3, [r7, #12]
 8008e2e:	2200      	movs	r2, #0
 8008e30:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8008e32:	2301      	movs	r3, #1
 8008e34:	e045      	b.n	8008ec2 <HAL_SD_WriteBlocks+0x2fe>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 8008e36:	68fb      	ldr	r3, [r7, #12]
 8008e38:	681b      	ldr	r3, [r3, #0]
 8008e3a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008e3c:	f003 0302 	and.w	r3, r3, #2
 8008e40:	2b00      	cmp	r3, #0
 8008e42:	d012      	beq.n	8008e6a <HAL_SD_WriteBlocks+0x2a6>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008e44:	68fb      	ldr	r3, [r7, #12]
 8008e46:	681b      	ldr	r3, [r3, #0]
 8008e48:	4a20      	ldr	r2, [pc, #128]	; (8008ecc <HAL_SD_WriteBlocks+0x308>)
 8008e4a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8008e4c:	68fb      	ldr	r3, [r7, #12]
 8008e4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008e50:	f043 0202 	orr.w	r2, r3, #2
 8008e54:	68fb      	ldr	r3, [r7, #12]
 8008e56:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8008e58:	68fb      	ldr	r3, [r7, #12]
 8008e5a:	2201      	movs	r2, #1
 8008e5c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8008e60:	68fb      	ldr	r3, [r7, #12]
 8008e62:	2200      	movs	r2, #0
 8008e64:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8008e66:	2301      	movs	r3, #1
 8008e68:	e02b      	b.n	8008ec2 <HAL_SD_WriteBlocks+0x2fe>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR))
 8008e6a:	68fb      	ldr	r3, [r7, #12]
 8008e6c:	681b      	ldr	r3, [r3, #0]
 8008e6e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008e70:	f003 0310 	and.w	r3, r3, #16
 8008e74:	2b00      	cmp	r3, #0
 8008e76:	d012      	beq.n	8008e9e <HAL_SD_WriteBlocks+0x2da>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008e78:	68fb      	ldr	r3, [r7, #12]
 8008e7a:	681b      	ldr	r3, [r3, #0]
 8008e7c:	4a13      	ldr	r2, [pc, #76]	; (8008ecc <HAL_SD_WriteBlocks+0x308>)
 8008e7e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8008e80:	68fb      	ldr	r3, [r7, #12]
 8008e82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008e84:	f043 0210 	orr.w	r2, r3, #16
 8008e88:	68fb      	ldr	r3, [r7, #12]
 8008e8a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8008e8c:	68fb      	ldr	r3, [r7, #12]
 8008e8e:	2201      	movs	r2, #1
 8008e90:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8008e94:	68fb      	ldr	r3, [r7, #12]
 8008e96:	2200      	movs	r2, #0
 8008e98:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8008e9a:	2301      	movs	r3, #1
 8008e9c:	e011      	b.n	8008ec2 <HAL_SD_WriteBlocks+0x2fe>
    {
      /* Nothing to do */
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8008e9e:	68fb      	ldr	r3, [r7, #12]
 8008ea0:	681b      	ldr	r3, [r3, #0]
 8008ea2:	f240 523a 	movw	r2, #1338	; 0x53a
 8008ea6:	639a      	str	r2, [r3, #56]	; 0x38

    hsd->State = HAL_SD_STATE_READY;
 8008ea8:	68fb      	ldr	r3, [r7, #12]
 8008eaa:	2201      	movs	r2, #1
 8008eac:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_OK;
 8008eb0:	2300      	movs	r3, #0
 8008eb2:	e006      	b.n	8008ec2 <HAL_SD_WriteBlocks+0x2fe>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 8008eb4:	68fb      	ldr	r3, [r7, #12]
 8008eb6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008eb8:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8008ebc:	68fb      	ldr	r3, [r7, #12]
 8008ebe:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8008ec0:	2301      	movs	r3, #1
  }
}
 8008ec2:	4618      	mov	r0, r3
 8008ec4:	3748      	adds	r7, #72	; 0x48
 8008ec6:	46bd      	mov	sp, r7
 8008ec8:	bd80      	pop	{r7, pc}
 8008eca:	bf00      	nop
 8008ecc:	004005ff 	.word	0x004005ff

08008ed0 <HAL_SD_ReadBlocks_DMA>:
  * @param  BlockAdd: Block Address from where data is to be read
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 8008ed0:	b580      	push	{r7, lr}
 8008ed2:	b08c      	sub	sp, #48	; 0x30
 8008ed4:	af00      	add	r7, sp, #0
 8008ed6:	60f8      	str	r0, [r7, #12]
 8008ed8:	60b9      	str	r1, [r7, #8]
 8008eda:	607a      	str	r2, [r7, #4]
 8008edc:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 8008ee2:	68bb      	ldr	r3, [r7, #8]
 8008ee4:	2b00      	cmp	r3, #0
 8008ee6:	d107      	bne.n	8008ef8 <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8008ee8:	68fb      	ldr	r3, [r7, #12]
 8008eea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008eec:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8008ef0:	68fb      	ldr	r3, [r7, #12]
 8008ef2:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8008ef4:	2301      	movs	r3, #1
 8008ef6:	e0be      	b.n	8009076 <HAL_SD_ReadBlocks_DMA+0x1a6>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8008ef8:	68fb      	ldr	r3, [r7, #12]
 8008efa:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8008efe:	b2db      	uxtb	r3, r3
 8008f00:	2b01      	cmp	r3, #1
 8008f02:	f040 80b7 	bne.w	8009074 <HAL_SD_ReadBlocks_DMA+0x1a4>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8008f06:	68fb      	ldr	r3, [r7, #12]
 8008f08:	2200      	movs	r2, #0
 8008f0a:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8008f0c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008f0e:	683b      	ldr	r3, [r7, #0]
 8008f10:	441a      	add	r2, r3
 8008f12:	68fb      	ldr	r3, [r7, #12]
 8008f14:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008f16:	429a      	cmp	r2, r3
 8008f18:	d907      	bls.n	8008f2a <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8008f1a:	68fb      	ldr	r3, [r7, #12]
 8008f1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008f1e:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8008f22:	68fb      	ldr	r3, [r7, #12]
 8008f24:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 8008f26:	2301      	movs	r3, #1
 8008f28:	e0a5      	b.n	8009076 <HAL_SD_ReadBlocks_DMA+0x1a6>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8008f2a:	68fb      	ldr	r3, [r7, #12]
 8008f2c:	2203      	movs	r2, #3
 8008f2e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8008f32:	68fb      	ldr	r3, [r7, #12]
 8008f34:	681b      	ldr	r3, [r3, #0]
 8008f36:	2200      	movs	r2, #0
 8008f38:	62da      	str	r2, [r3, #44]	; 0x2c

#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND | SDIO_IT_STBITERR));
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
 8008f3a:	68fb      	ldr	r3, [r7, #12]
 8008f3c:	681b      	ldr	r3, [r3, #0]
 8008f3e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008f40:	68fb      	ldr	r3, [r7, #12]
 8008f42:	681b      	ldr	r3, [r3, #0]
 8008f44:	f442 7295 	orr.w	r2, r2, #298	; 0x12a
 8008f48:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 8008f4a:	68fb      	ldr	r3, [r7, #12]
 8008f4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f4e:	4a4c      	ldr	r2, [pc, #304]	; (8009080 <HAL_SD_ReadBlocks_DMA+0x1b0>)
 8008f50:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 8008f52:	68fb      	ldr	r3, [r7, #12]
 8008f54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f56:	4a4b      	ldr	r2, [pc, #300]	; (8009084 <HAL_SD_ReadBlocks_DMA+0x1b4>)
 8008f58:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmarx->XferAbortCallback = NULL;
 8008f5a:	68fb      	ldr	r3, [r7, #12]
 8008f5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f5e:	2200      	movs	r2, #0
 8008f60:	651a      	str	r2, [r3, #80]	; 0x50

    /* Force DMA Direction */
    hsd->hdmarx->Init.Direction = DMA_PERIPH_TO_MEMORY;
 8008f62:	68fb      	ldr	r3, [r7, #12]
 8008f64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f66:	2200      	movs	r2, #0
 8008f68:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmarx->Instance->CR, DMA_SxCR_DIR, hsd->hdmarx->Init.Direction);
 8008f6a:	68fb      	ldr	r3, [r7, #12]
 8008f6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f6e:	681b      	ldr	r3, [r3, #0]
 8008f70:	681b      	ldr	r3, [r3, #0]
 8008f72:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8008f76:	68fb      	ldr	r3, [r7, #12]
 8008f78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f7a:	689a      	ldr	r2, [r3, #8]
 8008f7c:	68fb      	ldr	r3, [r7, #12]
 8008f7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f80:	681b      	ldr	r3, [r3, #0]
 8008f82:	430a      	orrs	r2, r1
 8008f84:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 8008f86:	68fb      	ldr	r3, [r7, #12]
 8008f88:	6c18      	ldr	r0, [r3, #64]	; 0x40
 8008f8a:	68fb      	ldr	r3, [r7, #12]
 8008f8c:	681b      	ldr	r3, [r3, #0]
 8008f8e:	3380      	adds	r3, #128	; 0x80
 8008f90:	4619      	mov	r1, r3
 8008f92:	68ba      	ldr	r2, [r7, #8]
 8008f94:	683b      	ldr	r3, [r7, #0]
 8008f96:	025b      	lsls	r3, r3, #9
 8008f98:	089b      	lsrs	r3, r3, #2
 8008f9a:	f7fb fcdb 	bl	8004954 <HAL_DMA_Start_IT>
 8008f9e:	4603      	mov	r3, r0
 8008fa0:	2b00      	cmp	r3, #0
 8008fa2:	d017      	beq.n	8008fd4 <HAL_SD_ReadBlocks_DMA+0x104>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
 8008fa4:	68fb      	ldr	r3, [r7, #12]
 8008fa6:	681b      	ldr	r3, [r3, #0]
 8008fa8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008faa:	68fb      	ldr	r3, [r7, #12]
 8008fac:	681b      	ldr	r3, [r3, #0]
 8008fae:	f422 7295 	bic.w	r2, r2, #298	; 0x12a
 8008fb2:	63da      	str	r2, [r3, #60]	; 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008fb4:	68fb      	ldr	r3, [r7, #12]
 8008fb6:	681b      	ldr	r3, [r3, #0]
 8008fb8:	4a33      	ldr	r2, [pc, #204]	; (8009088 <HAL_SD_ReadBlocks_DMA+0x1b8>)
 8008fba:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8008fbc:	68fb      	ldr	r3, [r7, #12]
 8008fbe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008fc0:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8008fc4:	68fb      	ldr	r3, [r7, #12]
 8008fc6:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8008fc8:	68fb      	ldr	r3, [r7, #12]
 8008fca:	2201      	movs	r2, #1
 8008fcc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 8008fd0:	2301      	movs	r3, #1
 8008fd2:	e050      	b.n	8009076 <HAL_SD_ReadBlocks_DMA+0x1a6>
    }
    else
    {
      /* Enable SD DMA transfer */
      __HAL_SD_DMA_ENABLE(hsd);
 8008fd4:	4b2d      	ldr	r3, [pc, #180]	; (800908c <HAL_SD_ReadBlocks_DMA+0x1bc>)
 8008fd6:	2201      	movs	r2, #1
 8008fd8:	601a      	str	r2, [r3, #0]

      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8008fda:	68fb      	ldr	r3, [r7, #12]
 8008fdc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008fde:	2b01      	cmp	r3, #1
 8008fe0:	d002      	beq.n	8008fe8 <HAL_SD_ReadBlocks_DMA+0x118>
      {
        add *= 512U;
 8008fe2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008fe4:	025b      	lsls	r3, r3, #9
 8008fe6:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8008fe8:	f04f 33ff 	mov.w	r3, #4294967295
 8008fec:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8008fee:	683b      	ldr	r3, [r7, #0]
 8008ff0:	025b      	lsls	r3, r3, #9
 8008ff2:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8008ff4:	2390      	movs	r3, #144	; 0x90
 8008ff6:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8008ff8:	2302      	movs	r3, #2
 8008ffa:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8008ffc:	2300      	movs	r3, #0
 8008ffe:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 8009000:	2301      	movs	r3, #1
 8009002:	627b      	str	r3, [r7, #36]	; 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 8009004:	68fb      	ldr	r3, [r7, #12]
 8009006:	681b      	ldr	r3, [r3, #0]
 8009008:	f107 0210 	add.w	r2, r7, #16
 800900c:	4611      	mov	r1, r2
 800900e:	4618      	mov	r0, r3
 8009010:	f002 f8a7 	bl	800b162 <SDIO_ConfigData>

      /* Read Blocks in DMA mode */
      if(NumberOfBlocks > 1U)
 8009014:	683b      	ldr	r3, [r7, #0]
 8009016:	2b01      	cmp	r3, #1
 8009018:	d90a      	bls.n	8009030 <HAL_SD_ReadBlocks_DMA+0x160>
      {
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800901a:	68fb      	ldr	r3, [r7, #12]
 800901c:	2282      	movs	r2, #130	; 0x82
 800901e:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Multi Block command */
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 8009020:	68fb      	ldr	r3, [r7, #12]
 8009022:	681b      	ldr	r3, [r3, #0]
 8009024:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8009026:	4618      	mov	r0, r3
 8009028:	f002 f90b 	bl	800b242 <SDMMC_CmdReadMultiBlock>
 800902c:	62f8      	str	r0, [r7, #44]	; 0x2c
 800902e:	e009      	b.n	8009044 <HAL_SD_ReadBlocks_DMA+0x174>
      }
      else
      {
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8009030:	68fb      	ldr	r3, [r7, #12]
 8009032:	2281      	movs	r2, #129	; 0x81
 8009034:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Single Block command */
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 8009036:	68fb      	ldr	r3, [r7, #12]
 8009038:	681b      	ldr	r3, [r3, #0]
 800903a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800903c:	4618      	mov	r0, r3
 800903e:	f002 f8de 	bl	800b1fe <SDMMC_CmdReadSingleBlock>
 8009042:	62f8      	str	r0, [r7, #44]	; 0x2c
      }
      if(errorstate != HAL_SD_ERROR_NONE)
 8009044:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009046:	2b00      	cmp	r3, #0
 8009048:	d012      	beq.n	8009070 <HAL_SD_ReadBlocks_DMA+0x1a0>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800904a:	68fb      	ldr	r3, [r7, #12]
 800904c:	681b      	ldr	r3, [r3, #0]
 800904e:	4a0e      	ldr	r2, [pc, #56]	; (8009088 <HAL_SD_ReadBlocks_DMA+0x1b8>)
 8009050:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 8009052:	68fb      	ldr	r3, [r7, #12]
 8009054:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009056:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009058:	431a      	orrs	r2, r3
 800905a:	68fb      	ldr	r3, [r7, #12]
 800905c:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 800905e:	68fb      	ldr	r3, [r7, #12]
 8009060:	2201      	movs	r2, #1
 8009062:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8009066:	68fb      	ldr	r3, [r7, #12]
 8009068:	2200      	movs	r2, #0
 800906a:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_ERROR;
 800906c:	2301      	movs	r3, #1
 800906e:	e002      	b.n	8009076 <HAL_SD_ReadBlocks_DMA+0x1a6>
      }

      return HAL_OK;
 8009070:	2300      	movs	r3, #0
 8009072:	e000      	b.n	8009076 <HAL_SD_ReadBlocks_DMA+0x1a6>
    }
  }
  else
  {
    return HAL_BUSY;
 8009074:	2302      	movs	r3, #2
  }
}
 8009076:	4618      	mov	r0, r3
 8009078:	3730      	adds	r7, #48	; 0x30
 800907a:	46bd      	mov	sp, r7
 800907c:	bd80      	pop	{r7, pc}
 800907e:	bf00      	nop
 8009080:	0800995f 	.word	0x0800995f
 8009084:	080099d1 	.word	0x080099d1
 8009088:	004005ff 	.word	0x004005ff
 800908c:	4225858c 	.word	0x4225858c

08009090 <HAL_SD_WriteBlocks_DMA>:
  * @param  BlockAdd: Block Address where data will be written
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 8009090:	b580      	push	{r7, lr}
 8009092:	b08c      	sub	sp, #48	; 0x30
 8009094:	af00      	add	r7, sp, #0
 8009096:	60f8      	str	r0, [r7, #12]
 8009098:	60b9      	str	r1, [r7, #8]
 800909a:	607a      	str	r2, [r7, #4]
 800909c:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800909e:	687b      	ldr	r3, [r7, #4]
 80090a0:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 80090a2:	68bb      	ldr	r3, [r7, #8]
 80090a4:	2b00      	cmp	r3, #0
 80090a6:	d107      	bne.n	80090b8 <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80090a8:	68fb      	ldr	r3, [r7, #12]
 80090aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80090ac:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80090b0:	68fb      	ldr	r3, [r7, #12]
 80090b2:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80090b4:	2301      	movs	r3, #1
 80090b6:	e0c1      	b.n	800923c <HAL_SD_WriteBlocks_DMA+0x1ac>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 80090b8:	68fb      	ldr	r3, [r7, #12]
 80090ba:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80090be:	b2db      	uxtb	r3, r3
 80090c0:	2b01      	cmp	r3, #1
 80090c2:	f040 80ba 	bne.w	800923a <HAL_SD_WriteBlocks_DMA+0x1aa>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80090c6:	68fb      	ldr	r3, [r7, #12]
 80090c8:	2200      	movs	r2, #0
 80090ca:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 80090cc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80090ce:	683b      	ldr	r3, [r7, #0]
 80090d0:	441a      	add	r2, r3
 80090d2:	68fb      	ldr	r3, [r7, #12]
 80090d4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80090d6:	429a      	cmp	r2, r3
 80090d8:	d907      	bls.n	80090ea <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 80090da:	68fb      	ldr	r3, [r7, #12]
 80090dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80090de:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 80090e2:	68fb      	ldr	r3, [r7, #12]
 80090e4:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 80090e6:	2301      	movs	r3, #1
 80090e8:	e0a8      	b.n	800923c <HAL_SD_WriteBlocks_DMA+0x1ac>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 80090ea:	68fb      	ldr	r3, [r7, #12]
 80090ec:	2203      	movs	r2, #3
 80090ee:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 80090f2:	68fb      	ldr	r3, [r7, #12]
 80090f4:	681b      	ldr	r3, [r3, #0]
 80090f6:	2200      	movs	r2, #0
 80090f8:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Enable SD Error interrupts */
#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
 80090fa:	68fb      	ldr	r3, [r7, #12]
 80090fc:	681b      	ldr	r3, [r3, #0]
 80090fe:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009100:	68fb      	ldr	r3, [r7, #12]
 8009102:	681b      	ldr	r3, [r3, #0]
 8009104:	f042 021a 	orr.w	r2, r2, #26
 8009108:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 800910a:	68fb      	ldr	r3, [r7, #12]
 800910c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800910e:	4a4d      	ldr	r2, [pc, #308]	; (8009244 <HAL_SD_WriteBlocks_DMA+0x1b4>)
 8009110:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 8009112:	68fb      	ldr	r3, [r7, #12]
 8009114:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009116:	4a4c      	ldr	r2, [pc, #304]	; (8009248 <HAL_SD_WriteBlocks_DMA+0x1b8>)
 8009118:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmatx->XferAbortCallback = NULL;
 800911a:	68fb      	ldr	r3, [r7, #12]
 800911c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800911e:	2200      	movs	r2, #0
 8009120:	651a      	str	r2, [r3, #80]	; 0x50

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8009122:	68fb      	ldr	r3, [r7, #12]
 8009124:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009126:	2b01      	cmp	r3, #1
 8009128:	d002      	beq.n	8009130 <HAL_SD_WriteBlocks_DMA+0xa0>
    {
      add *= 512U;
 800912a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800912c:	025b      	lsls	r3, r3, #9
 800912e:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 8009130:	683b      	ldr	r3, [r7, #0]
 8009132:	2b01      	cmp	r3, #1
 8009134:	d90a      	bls.n	800914c <HAL_SD_WriteBlocks_DMA+0xbc>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8009136:	68fb      	ldr	r3, [r7, #12]
 8009138:	22a0      	movs	r2, #160	; 0xa0
 800913a:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 800913c:	68fb      	ldr	r3, [r7, #12]
 800913e:	681b      	ldr	r3, [r3, #0]
 8009140:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8009142:	4618      	mov	r0, r3
 8009144:	f002 f8c1 	bl	800b2ca <SDMMC_CmdWriteMultiBlock>
 8009148:	62f8      	str	r0, [r7, #44]	; 0x2c
 800914a:	e009      	b.n	8009160 <HAL_SD_WriteBlocks_DMA+0xd0>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800914c:	68fb      	ldr	r3, [r7, #12]
 800914e:	2290      	movs	r2, #144	; 0x90
 8009150:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 8009152:	68fb      	ldr	r3, [r7, #12]
 8009154:	681b      	ldr	r3, [r3, #0]
 8009156:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8009158:	4618      	mov	r0, r3
 800915a:	f002 f894 	bl	800b286 <SDMMC_CmdWriteSingleBlock>
 800915e:	62f8      	str	r0, [r7, #44]	; 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8009160:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009162:	2b00      	cmp	r3, #0
 8009164:	d012      	beq.n	800918c <HAL_SD_WriteBlocks_DMA+0xfc>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8009166:	68fb      	ldr	r3, [r7, #12]
 8009168:	681b      	ldr	r3, [r3, #0]
 800916a:	4a38      	ldr	r2, [pc, #224]	; (800924c <HAL_SD_WriteBlocks_DMA+0x1bc>)
 800916c:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 800916e:	68fb      	ldr	r3, [r7, #12]
 8009170:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009172:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009174:	431a      	orrs	r2, r3
 8009176:	68fb      	ldr	r3, [r7, #12]
 8009178:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800917a:	68fb      	ldr	r3, [r7, #12]
 800917c:	2201      	movs	r2, #1
 800917e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8009182:	68fb      	ldr	r3, [r7, #12]
 8009184:	2200      	movs	r2, #0
 8009186:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8009188:	2301      	movs	r3, #1
 800918a:	e057      	b.n	800923c <HAL_SD_WriteBlocks_DMA+0x1ac>
    }

    /* Enable SDIO DMA transfer */
    __HAL_SD_DMA_ENABLE(hsd);
 800918c:	4b30      	ldr	r3, [pc, #192]	; (8009250 <HAL_SD_WriteBlocks_DMA+0x1c0>)
 800918e:	2201      	movs	r2, #1
 8009190:	601a      	str	r2, [r3, #0]

    /* Force DMA Direction */
    hsd->hdmatx->Init.Direction = DMA_MEMORY_TO_PERIPH;
 8009192:	68fb      	ldr	r3, [r7, #12]
 8009194:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009196:	2240      	movs	r2, #64	; 0x40
 8009198:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmatx->Instance->CR, DMA_SxCR_DIR, hsd->hdmatx->Init.Direction);
 800919a:	68fb      	ldr	r3, [r7, #12]
 800919c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800919e:	681b      	ldr	r3, [r3, #0]
 80091a0:	681b      	ldr	r3, [r3, #0]
 80091a2:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80091a6:	68fb      	ldr	r3, [r7, #12]
 80091a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80091aa:	689a      	ldr	r2, [r3, #8]
 80091ac:	68fb      	ldr	r3, [r7, #12]
 80091ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80091b0:	681b      	ldr	r3, [r3, #0]
 80091b2:	430a      	orrs	r2, r1
 80091b4:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 80091b6:	68fb      	ldr	r3, [r7, #12]
 80091b8:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 80091ba:	68b9      	ldr	r1, [r7, #8]
 80091bc:	68fb      	ldr	r3, [r7, #12]
 80091be:	681b      	ldr	r3, [r3, #0]
 80091c0:	3380      	adds	r3, #128	; 0x80
 80091c2:	461a      	mov	r2, r3
 80091c4:	683b      	ldr	r3, [r7, #0]
 80091c6:	025b      	lsls	r3, r3, #9
 80091c8:	089b      	lsrs	r3, r3, #2
 80091ca:	f7fb fbc3 	bl	8004954 <HAL_DMA_Start_IT>
 80091ce:	4603      	mov	r3, r0
 80091d0:	2b00      	cmp	r3, #0
 80091d2:	d01a      	beq.n	800920a <HAL_SD_WriteBlocks_DMA+0x17a>
    {
#if defined(SDIO_STA_STBITERR)
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
#else /* SDIO_STA_STBITERR not defined */
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
 80091d4:	68fb      	ldr	r3, [r7, #12]
 80091d6:	681b      	ldr	r3, [r3, #0]
 80091d8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80091da:	68fb      	ldr	r3, [r7, #12]
 80091dc:	681b      	ldr	r3, [r3, #0]
 80091de:	f022 021a 	bic.w	r2, r2, #26
 80091e2:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* SDIO_STA_STBITERR */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80091e4:	68fb      	ldr	r3, [r7, #12]
 80091e6:	681b      	ldr	r3, [r3, #0]
 80091e8:	4a18      	ldr	r2, [pc, #96]	; (800924c <HAL_SD_WriteBlocks_DMA+0x1bc>)
 80091ea:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 80091ec:	68fb      	ldr	r3, [r7, #12]
 80091ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80091f0:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80091f4:	68fb      	ldr	r3, [r7, #12]
 80091f6:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80091f8:	68fb      	ldr	r3, [r7, #12]
 80091fa:	2201      	movs	r2, #1
 80091fc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8009200:	68fb      	ldr	r3, [r7, #12]
 8009202:	2200      	movs	r2, #0
 8009204:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8009206:	2301      	movs	r3, #1
 8009208:	e018      	b.n	800923c <HAL_SD_WriteBlocks_DMA+0x1ac>
    }
    else
    {
      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800920a:	f04f 33ff 	mov.w	r3, #4294967295
 800920e:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8009210:	683b      	ldr	r3, [r7, #0]
 8009212:	025b      	lsls	r3, r3, #9
 8009214:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8009216:	2390      	movs	r3, #144	; 0x90
 8009218:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 800921a:	2300      	movs	r3, #0
 800921c:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 800921e:	2300      	movs	r3, #0
 8009220:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 8009222:	2301      	movs	r3, #1
 8009224:	627b      	str	r3, [r7, #36]	; 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 8009226:	68fb      	ldr	r3, [r7, #12]
 8009228:	681b      	ldr	r3, [r3, #0]
 800922a:	f107 0210 	add.w	r2, r7, #16
 800922e:	4611      	mov	r1, r2
 8009230:	4618      	mov	r0, r3
 8009232:	f001 ff96 	bl	800b162 <SDIO_ConfigData>

      return HAL_OK;
 8009236:	2300      	movs	r3, #0
 8009238:	e000      	b.n	800923c <HAL_SD_WriteBlocks_DMA+0x1ac>
    }
  }
  else
  {
    return HAL_BUSY;
 800923a:	2302      	movs	r3, #2
  }
}
 800923c:	4618      	mov	r0, r3
 800923e:	3730      	adds	r7, #48	; 0x30
 8009240:	46bd      	mov	sp, r7
 8009242:	bd80      	pop	{r7, pc}
 8009244:	08009935 	.word	0x08009935
 8009248:	080099d1 	.word	0x080099d1
 800924c:	004005ff 	.word	0x004005ff
 8009250:	4225858c 	.word	0x4225858c

08009254 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 8009254:	b580      	push	{r7, lr}
 8009256:	b084      	sub	sp, #16
 8009258:	af00      	add	r7, sp, #0
 800925a:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009260:	60fb      	str	r3, [r7, #12]

  /* Check for SDIO interrupt flags */
  if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	681b      	ldr	r3, [r3, #0]
 8009266:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009268:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800926c:	2b00      	cmp	r3, #0
 800926e:	d008      	beq.n	8009282 <HAL_SD_IRQHandler+0x2e>
 8009270:	68fb      	ldr	r3, [r7, #12]
 8009272:	f003 0308 	and.w	r3, r3, #8
 8009276:	2b00      	cmp	r3, #0
 8009278:	d003      	beq.n	8009282 <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 800927a:	6878      	ldr	r0, [r7, #4]
 800927c:	f000 fdec 	bl	8009e58 <SD_Read_IT>
 8009280:	e155      	b.n	800952e <HAL_SD_IRQHandler+0x2da>
  }

  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) != RESET)
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	681b      	ldr	r3, [r3, #0]
 8009286:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009288:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800928c:	2b00      	cmp	r3, #0
 800928e:	f000 808f 	beq.w	80093b0 <HAL_SD_IRQHandler+0x15c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DATAEND);
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	681b      	ldr	r3, [r3, #0]
 8009296:	f44f 7280 	mov.w	r2, #256	; 0x100
 800929a:	639a      	str	r2, [r3, #56]	; 0x38
#if defined(SDIO_STA_STBITERR)
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF | SDIO_IT_STBITERR);
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	681b      	ldr	r3, [r3, #0]
 80092a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80092a2:	687a      	ldr	r2, [r7, #4]
 80092a4:	6812      	ldr	r2, [r2, #0]
 80092a6:	f423 4341 	bic.w	r3, r3, #49408	; 0xc100
 80092aa:	f023 033a 	bic.w	r3, r3, #58	; 0x3a
 80092ae:	63d3      	str	r3, [r2, #60]	; 0x3c
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF);
#endif /* SDIO_STA_STBITERR */

    hsd->Instance->DCTRL &= ~(SDIO_DCTRL_DTEN);
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	681b      	ldr	r3, [r3, #0]
 80092b4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	681b      	ldr	r3, [r3, #0]
 80092ba:	f022 0201 	bic.w	r2, r2, #1
 80092be:	62da      	str	r2, [r3, #44]	; 0x2c
    
    if((context & SD_CONTEXT_IT) != 0U)
 80092c0:	68fb      	ldr	r3, [r7, #12]
 80092c2:	f003 0308 	and.w	r3, r3, #8
 80092c6:	2b00      	cmp	r3, #0
 80092c8:	d039      	beq.n	800933e <HAL_SD_IRQHandler+0xea>
    {
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 80092ca:	68fb      	ldr	r3, [r7, #12]
 80092cc:	f003 0302 	and.w	r3, r3, #2
 80092d0:	2b00      	cmp	r3, #0
 80092d2:	d104      	bne.n	80092de <HAL_SD_IRQHandler+0x8a>
 80092d4:	68fb      	ldr	r3, [r7, #12]
 80092d6:	f003 0320 	and.w	r3, r3, #32
 80092da:	2b00      	cmp	r3, #0
 80092dc:	d011      	beq.n	8009302 <HAL_SD_IRQHandler+0xae>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	681b      	ldr	r3, [r3, #0]
 80092e2:	4618      	mov	r0, r3
 80092e4:	f002 f814 	bl	800b310 <SDMMC_CmdStopTransfer>
 80092e8:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 80092ea:	68bb      	ldr	r3, [r7, #8]
 80092ec:	2b00      	cmp	r3, #0
 80092ee:	d008      	beq.n	8009302 <HAL_SD_IRQHandler+0xae>
        {
          hsd->ErrorCode |= errorstate;
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80092f4:	68bb      	ldr	r3, [r7, #8]
 80092f6:	431a      	orrs	r2, r3
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	639a      	str	r2, [r3, #56]	; 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 80092fc:	6878      	ldr	r0, [r7, #4]
 80092fe:	f000 f91f 	bl	8009540 <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	681b      	ldr	r3, [r3, #0]
 8009306:	f240 523a 	movw	r2, #1338	; 0x53a
 800930a:	639a      	str	r2, [r3, #56]	; 0x38

      hsd->State = HAL_SD_STATE_READY;
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	2201      	movs	r2, #1
 8009310:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	2200      	movs	r2, #0
 8009318:	631a      	str	r2, [r3, #48]	; 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800931a:	68fb      	ldr	r3, [r7, #12]
 800931c:	f003 0301 	and.w	r3, r3, #1
 8009320:	2b00      	cmp	r3, #0
 8009322:	d104      	bne.n	800932e <HAL_SD_IRQHandler+0xda>
 8009324:	68fb      	ldr	r3, [r7, #12]
 8009326:	f003 0302 	and.w	r3, r3, #2
 800932a:	2b00      	cmp	r3, #0
 800932c:	d003      	beq.n	8009336 <HAL_SD_IRQHandler+0xe2>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 800932e:	6878      	ldr	r0, [r7, #4]
 8009330:	f004 f87a 	bl	800d428 <HAL_SD_RxCpltCallback>
 8009334:	e0fb      	b.n	800952e <HAL_SD_IRQHandler+0x2da>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 8009336:	6878      	ldr	r0, [r7, #4]
 8009338:	f004 f86c 	bl	800d414 <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 800933c:	e0f7      	b.n	800952e <HAL_SD_IRQHandler+0x2da>
    else if((context & SD_CONTEXT_DMA) != 0U)
 800933e:	68fb      	ldr	r3, [r7, #12]
 8009340:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009344:	2b00      	cmp	r3, #0
 8009346:	f000 80f2 	beq.w	800952e <HAL_SD_IRQHandler+0x2da>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 800934a:	68fb      	ldr	r3, [r7, #12]
 800934c:	f003 0320 	and.w	r3, r3, #32
 8009350:	2b00      	cmp	r3, #0
 8009352:	d011      	beq.n	8009378 <HAL_SD_IRQHandler+0x124>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	681b      	ldr	r3, [r3, #0]
 8009358:	4618      	mov	r0, r3
 800935a:	f001 ffd9 	bl	800b310 <SDMMC_CmdStopTransfer>
 800935e:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 8009360:	68bb      	ldr	r3, [r7, #8]
 8009362:	2b00      	cmp	r3, #0
 8009364:	d008      	beq.n	8009378 <HAL_SD_IRQHandler+0x124>
          hsd->ErrorCode |= errorstate;
 8009366:	687b      	ldr	r3, [r7, #4]
 8009368:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800936a:	68bb      	ldr	r3, [r7, #8]
 800936c:	431a      	orrs	r2, r3
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	639a      	str	r2, [r3, #56]	; 0x38
          HAL_SD_ErrorCallback(hsd);
 8009372:	6878      	ldr	r0, [r7, #4]
 8009374:	f000 f8e4 	bl	8009540 <HAL_SD_ErrorCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 8009378:	68fb      	ldr	r3, [r7, #12]
 800937a:	f003 0301 	and.w	r3, r3, #1
 800937e:	2b00      	cmp	r3, #0
 8009380:	f040 80d5 	bne.w	800952e <HAL_SD_IRQHandler+0x2da>
 8009384:	68fb      	ldr	r3, [r7, #12]
 8009386:	f003 0302 	and.w	r3, r3, #2
 800938a:	2b00      	cmp	r3, #0
 800938c:	f040 80cf 	bne.w	800952e <HAL_SD_IRQHandler+0x2da>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	681b      	ldr	r3, [r3, #0]
 8009394:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009396:	687b      	ldr	r3, [r7, #4]
 8009398:	681b      	ldr	r3, [r3, #0]
 800939a:	f022 0208 	bic.w	r2, r2, #8
 800939e:	62da      	str	r2, [r3, #44]	; 0x2c
        hsd->State = HAL_SD_STATE_READY;
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	2201      	movs	r2, #1
 80093a4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        HAL_SD_TxCpltCallback(hsd);
 80093a8:	6878      	ldr	r0, [r7, #4]
 80093aa:	f004 f833 	bl	800d414 <HAL_SD_TxCpltCallback>
}
 80093ae:	e0be      	b.n	800952e <HAL_SD_IRQHandler+0x2da>
  else if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	681b      	ldr	r3, [r3, #0]
 80093b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80093b6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80093ba:	2b00      	cmp	r3, #0
 80093bc:	d008      	beq.n	80093d0 <HAL_SD_IRQHandler+0x17c>
 80093be:	68fb      	ldr	r3, [r7, #12]
 80093c0:	f003 0308 	and.w	r3, r3, #8
 80093c4:	2b00      	cmp	r3, #0
 80093c6:	d003      	beq.n	80093d0 <HAL_SD_IRQHandler+0x17c>
    SD_Write_IT(hsd);
 80093c8:	6878      	ldr	r0, [r7, #4]
 80093ca:	f000 fd96 	bl	8009efa <SD_Write_IT>
 80093ce:	e0ae      	b.n	800952e <HAL_SD_IRQHandler+0x2da>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_RXOVERR | SDIO_FLAG_TXUNDERR) != RESET)
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	681b      	ldr	r3, [r3, #0]
 80093d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80093d6:	f003 033a 	and.w	r3, r3, #58	; 0x3a
 80093da:	2b00      	cmp	r3, #0
 80093dc:	f000 80a7 	beq.w	800952e <HAL_SD_IRQHandler+0x2da>
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL) != RESET)
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	681b      	ldr	r3, [r3, #0]
 80093e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80093e6:	f003 0302 	and.w	r3, r3, #2
 80093ea:	2b00      	cmp	r3, #0
 80093ec:	d005      	beq.n	80093fa <HAL_SD_IRQHandler+0x1a6>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 80093ee:	687b      	ldr	r3, [r7, #4]
 80093f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80093f2:	f043 0202 	orr.w	r2, r3, #2
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) != RESET)
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	681b      	ldr	r3, [r3, #0]
 80093fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009400:	f003 0308 	and.w	r3, r3, #8
 8009404:	2b00      	cmp	r3, #0
 8009406:	d005      	beq.n	8009414 <HAL_SD_IRQHandler+0x1c0>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800940c:	f043 0208 	orr.w	r2, r3, #8
 8009410:	687b      	ldr	r3, [r7, #4]
 8009412:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR) != RESET)
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	681b      	ldr	r3, [r3, #0]
 8009418:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800941a:	f003 0320 	and.w	r3, r3, #32
 800941e:	2b00      	cmp	r3, #0
 8009420:	d005      	beq.n	800942e <HAL_SD_IRQHandler+0x1da>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009426:	f043 0220 	orr.w	r2, r3, #32
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR) != RESET)
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	681b      	ldr	r3, [r3, #0]
 8009432:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009434:	f003 0310 	and.w	r3, r3, #16
 8009438:	2b00      	cmp	r3, #0
 800943a:	d005      	beq.n	8009448 <HAL_SD_IRQHandler+0x1f4>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009440:	f043 0210 	orr.w	r2, r3, #16
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	681b      	ldr	r3, [r3, #0]
 800944c:	f240 523a 	movw	r2, #1338	; 0x53a
 8009450:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	681b      	ldr	r3, [r3, #0]
 8009456:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	681b      	ldr	r3, [r3, #0]
 800945c:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 8009460:	63da      	str	r2, [r3, #60]	; 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	681b      	ldr	r3, [r3, #0]
 8009466:	4618      	mov	r0, r3
 8009468:	f001 ff52 	bl	800b310 <SDMMC_CmdStopTransfer>
 800946c:	4602      	mov	r2, r0
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009472:	431a      	orrs	r2, r3
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	639a      	str	r2, [r3, #56]	; 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 8009478:	68fb      	ldr	r3, [r7, #12]
 800947a:	f003 0308 	and.w	r3, r3, #8
 800947e:	2b00      	cmp	r3, #0
 8009480:	d00a      	beq.n	8009498 <HAL_SD_IRQHandler+0x244>
      hsd->State = HAL_SD_STATE_READY;
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	2201      	movs	r2, #1
 8009486:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	2200      	movs	r2, #0
 800948e:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_SD_ErrorCallback(hsd);
 8009490:	6878      	ldr	r0, [r7, #4]
 8009492:	f000 f855 	bl	8009540 <HAL_SD_ErrorCallback>
}
 8009496:	e04a      	b.n	800952e <HAL_SD_IRQHandler+0x2da>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8009498:	68fb      	ldr	r3, [r7, #12]
 800949a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800949e:	2b00      	cmp	r3, #0
 80094a0:	d045      	beq.n	800952e <HAL_SD_IRQHandler+0x2da>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 80094a2:	68fb      	ldr	r3, [r7, #12]
 80094a4:	f003 0310 	and.w	r3, r3, #16
 80094a8:	2b00      	cmp	r3, #0
 80094aa:	d104      	bne.n	80094b6 <HAL_SD_IRQHandler+0x262>
 80094ac:	68fb      	ldr	r3, [r7, #12]
 80094ae:	f003 0320 	and.w	r3, r3, #32
 80094b2:	2b00      	cmp	r3, #0
 80094b4:	d011      	beq.n	80094da <HAL_SD_IRQHandler+0x286>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80094ba:	4a1f      	ldr	r2, [pc, #124]	; (8009538 <HAL_SD_IRQHandler+0x2e4>)
 80094bc:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 80094be:	687b      	ldr	r3, [r7, #4]
 80094c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80094c2:	4618      	mov	r0, r3
 80094c4:	f7fb fb0e 	bl	8004ae4 <HAL_DMA_Abort_IT>
 80094c8:	4603      	mov	r3, r0
 80094ca:	2b00      	cmp	r3, #0
 80094cc:	d02f      	beq.n	800952e <HAL_SD_IRQHandler+0x2da>
          SD_DMATxAbort(hsd->hdmatx);
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80094d2:	4618      	mov	r0, r3
 80094d4:	f000 face 	bl	8009a74 <SD_DMATxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 80094d8:	e029      	b.n	800952e <HAL_SD_IRQHandler+0x2da>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 80094da:	68fb      	ldr	r3, [r7, #12]
 80094dc:	f003 0301 	and.w	r3, r3, #1
 80094e0:	2b00      	cmp	r3, #0
 80094e2:	d104      	bne.n	80094ee <HAL_SD_IRQHandler+0x29a>
 80094e4:	68fb      	ldr	r3, [r7, #12]
 80094e6:	f003 0302 	and.w	r3, r3, #2
 80094ea:	2b00      	cmp	r3, #0
 80094ec:	d011      	beq.n	8009512 <HAL_SD_IRQHandler+0x2be>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 80094ee:	687b      	ldr	r3, [r7, #4]
 80094f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80094f2:	4a12      	ldr	r2, [pc, #72]	; (800953c <HAL_SD_IRQHandler+0x2e8>)
 80094f4:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80094fa:	4618      	mov	r0, r3
 80094fc:	f7fb faf2 	bl	8004ae4 <HAL_DMA_Abort_IT>
 8009500:	4603      	mov	r3, r0
 8009502:	2b00      	cmp	r3, #0
 8009504:	d013      	beq.n	800952e <HAL_SD_IRQHandler+0x2da>
          SD_DMARxAbort(hsd->hdmarx);
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800950a:	4618      	mov	r0, r3
 800950c:	f000 fae9 	bl	8009ae2 <SD_DMARxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 8009510:	e00d      	b.n	800952e <HAL_SD_IRQHandler+0x2da>
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	2200      	movs	r2, #0
 8009516:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8009518:	687b      	ldr	r3, [r7, #4]
 800951a:	2201      	movs	r2, #1
 800951c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8009520:	687b      	ldr	r3, [r7, #4]
 8009522:	2200      	movs	r2, #0
 8009524:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_SD_AbortCallback(hsd);
 8009526:	6878      	ldr	r0, [r7, #4]
 8009528:	f003 ff6a 	bl	800d400 <HAL_SD_AbortCallback>
}
 800952c:	e7ff      	b.n	800952e <HAL_SD_IRQHandler+0x2da>
 800952e:	bf00      	nop
 8009530:	3710      	adds	r7, #16
 8009532:	46bd      	mov	sp, r7
 8009534:	bd80      	pop	{r7, pc}
 8009536:	bf00      	nop
 8009538:	08009a75 	.word	0x08009a75
 800953c:	08009ae3 	.word	0x08009ae3

08009540 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 8009540:	b480      	push	{r7}
 8009542:	b083      	sub	sp, #12
 8009544:	af00      	add	r7, sp, #0
 8009546:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 8009548:	bf00      	nop
 800954a:	370c      	adds	r7, #12
 800954c:	46bd      	mov	sp, r7
 800954e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009552:	4770      	bx	lr

08009554 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 8009554:	b480      	push	{r7}
 8009556:	b083      	sub	sp, #12
 8009558:	af00      	add	r7, sp, #0
 800955a:	6078      	str	r0, [r7, #4]
 800955c:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009562:	0f9b      	lsrs	r3, r3, #30
 8009564:	b2da      	uxtb	r2, r3
 8009566:	683b      	ldr	r3, [r7, #0]
 8009568:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 800956a:	687b      	ldr	r3, [r7, #4]
 800956c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800956e:	0e9b      	lsrs	r3, r3, #26
 8009570:	b2db      	uxtb	r3, r3
 8009572:	f003 030f 	and.w	r3, r3, #15
 8009576:	b2da      	uxtb	r2, r3
 8009578:	683b      	ldr	r3, [r7, #0]
 800957a:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009580:	0e1b      	lsrs	r3, r3, #24
 8009582:	b2db      	uxtb	r3, r3
 8009584:	f003 0303 	and.w	r3, r3, #3
 8009588:	b2da      	uxtb	r2, r3
 800958a:	683b      	ldr	r3, [r7, #0]
 800958c:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 800958e:	687b      	ldr	r3, [r7, #4]
 8009590:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009592:	0c1b      	lsrs	r3, r3, #16
 8009594:	b2da      	uxtb	r2, r3
 8009596:	683b      	ldr	r3, [r7, #0]
 8009598:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800959e:	0a1b      	lsrs	r3, r3, #8
 80095a0:	b2da      	uxtb	r2, r3
 80095a2:	683b      	ldr	r3, [r7, #0]
 80095a4:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80095aa:	b2da      	uxtb	r2, r3
 80095ac:	683b      	ldr	r3, [r7, #0]
 80095ae:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80095b4:	0d1b      	lsrs	r3, r3, #20
 80095b6:	b29a      	uxth	r2, r3
 80095b8:	683b      	ldr	r3, [r7, #0]
 80095ba:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80095c0:	0c1b      	lsrs	r3, r3, #16
 80095c2:	b2db      	uxtb	r3, r3
 80095c4:	f003 030f 	and.w	r3, r3, #15
 80095c8:	b2da      	uxtb	r2, r3
 80095ca:	683b      	ldr	r3, [r7, #0]
 80095cc:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 80095ce:	687b      	ldr	r3, [r7, #4]
 80095d0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80095d2:	0bdb      	lsrs	r3, r3, #15
 80095d4:	b2db      	uxtb	r3, r3
 80095d6:	f003 0301 	and.w	r3, r3, #1
 80095da:	b2da      	uxtb	r2, r3
 80095dc:	683b      	ldr	r3, [r7, #0]
 80095de:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80095e4:	0b9b      	lsrs	r3, r3, #14
 80095e6:	b2db      	uxtb	r3, r3
 80095e8:	f003 0301 	and.w	r3, r3, #1
 80095ec:	b2da      	uxtb	r2, r3
 80095ee:	683b      	ldr	r3, [r7, #0]
 80095f0:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80095f6:	0b5b      	lsrs	r3, r3, #13
 80095f8:	b2db      	uxtb	r3, r3
 80095fa:	f003 0301 	and.w	r3, r3, #1
 80095fe:	b2da      	uxtb	r2, r3
 8009600:	683b      	ldr	r3, [r7, #0]
 8009602:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009608:	0b1b      	lsrs	r3, r3, #12
 800960a:	b2db      	uxtb	r3, r3
 800960c:	f003 0301 	and.w	r3, r3, #1
 8009610:	b2da      	uxtb	r2, r3
 8009612:	683b      	ldr	r3, [r7, #0]
 8009614:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 8009616:	683b      	ldr	r3, [r7, #0]
 8009618:	2200      	movs	r2, #0
 800961a:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009620:	2b00      	cmp	r3, #0
 8009622:	d163      	bne.n	80096ec <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009628:	009a      	lsls	r2, r3, #2
 800962a:	f640 73fc 	movw	r3, #4092	; 0xffc
 800962e:	4013      	ands	r3, r2
 8009630:	687a      	ldr	r2, [r7, #4]
 8009632:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8009634:	0f92      	lsrs	r2, r2, #30
 8009636:	431a      	orrs	r2, r3
 8009638:	683b      	ldr	r3, [r7, #0]
 800963a:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009640:	0edb      	lsrs	r3, r3, #27
 8009642:	b2db      	uxtb	r3, r3
 8009644:	f003 0307 	and.w	r3, r3, #7
 8009648:	b2da      	uxtb	r2, r3
 800964a:	683b      	ldr	r3, [r7, #0]
 800964c:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 800964e:	687b      	ldr	r3, [r7, #4]
 8009650:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009652:	0e1b      	lsrs	r3, r3, #24
 8009654:	b2db      	uxtb	r3, r3
 8009656:	f003 0307 	and.w	r3, r3, #7
 800965a:	b2da      	uxtb	r2, r3
 800965c:	683b      	ldr	r3, [r7, #0]
 800965e:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009664:	0d5b      	lsrs	r3, r3, #21
 8009666:	b2db      	uxtb	r3, r3
 8009668:	f003 0307 	and.w	r3, r3, #7
 800966c:	b2da      	uxtb	r2, r3
 800966e:	683b      	ldr	r3, [r7, #0]
 8009670:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009676:	0c9b      	lsrs	r3, r3, #18
 8009678:	b2db      	uxtb	r3, r3
 800967a:	f003 0307 	and.w	r3, r3, #7
 800967e:	b2da      	uxtb	r2, r3
 8009680:	683b      	ldr	r3, [r7, #0]
 8009682:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8009684:	687b      	ldr	r3, [r7, #4]
 8009686:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009688:	0bdb      	lsrs	r3, r3, #15
 800968a:	b2db      	uxtb	r3, r3
 800968c:	f003 0307 	and.w	r3, r3, #7
 8009690:	b2da      	uxtb	r2, r3
 8009692:	683b      	ldr	r3, [r7, #0]
 8009694:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8009696:	683b      	ldr	r3, [r7, #0]
 8009698:	691b      	ldr	r3, [r3, #16]
 800969a:	1c5a      	adds	r2, r3, #1
 800969c:	687b      	ldr	r3, [r7, #4]
 800969e:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 80096a0:	683b      	ldr	r3, [r7, #0]
 80096a2:	7e1b      	ldrb	r3, [r3, #24]
 80096a4:	b2db      	uxtb	r3, r3
 80096a6:	f003 0307 	and.w	r3, r3, #7
 80096aa:	3302      	adds	r3, #2
 80096ac:	2201      	movs	r2, #1
 80096ae:	fa02 f303 	lsl.w	r3, r2, r3
 80096b2:	687a      	ldr	r2, [r7, #4]
 80096b4:	6d52      	ldr	r2, [r2, #84]	; 0x54
 80096b6:	fb03 f202 	mul.w	r2, r3, r2
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 80096be:	683b      	ldr	r3, [r7, #0]
 80096c0:	7a1b      	ldrb	r3, [r3, #8]
 80096c2:	b2db      	uxtb	r3, r3
 80096c4:	f003 030f 	and.w	r3, r3, #15
 80096c8:	2201      	movs	r2, #1
 80096ca:	409a      	lsls	r2, r3
 80096cc:	687b      	ldr	r3, [r7, #4]
 80096ce:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80096d4:	687a      	ldr	r2, [r7, #4]
 80096d6:	6d92      	ldr	r2, [r2, #88]	; 0x58
 80096d8:	0a52      	lsrs	r2, r2, #9
 80096da:	fb03 f202 	mul.w	r2, r3, r2
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80096e8:	661a      	str	r2, [r3, #96]	; 0x60
 80096ea:	e031      	b.n	8009750 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 80096ec:	687b      	ldr	r3, [r7, #4]
 80096ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80096f0:	2b01      	cmp	r3, #1
 80096f2:	d11d      	bne.n	8009730 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 80096f4:	687b      	ldr	r3, [r7, #4]
 80096f6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80096f8:	041b      	lsls	r3, r3, #16
 80096fa:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 80096fe:	687b      	ldr	r3, [r7, #4]
 8009700:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009702:	0c1b      	lsrs	r3, r3, #16
 8009704:	431a      	orrs	r2, r3
 8009706:	683b      	ldr	r3, [r7, #0]
 8009708:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 800970a:	683b      	ldr	r3, [r7, #0]
 800970c:	691b      	ldr	r3, [r3, #16]
 800970e:	3301      	adds	r3, #1
 8009710:	029a      	lsls	r2, r3, #10
 8009712:	687b      	ldr	r3, [r7, #4]
 8009714:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 8009716:	687b      	ldr	r3, [r7, #4]
 8009718:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800971a:	687b      	ldr	r3, [r7, #4]
 800971c:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 800971e:	687b      	ldr	r3, [r7, #4]
 8009720:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009724:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800972a:	687b      	ldr	r3, [r7, #4]
 800972c:	661a      	str	r2, [r3, #96]	; 0x60
 800972e:	e00f      	b.n	8009750 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	681b      	ldr	r3, [r3, #0]
 8009734:	4a58      	ldr	r2, [pc, #352]	; (8009898 <HAL_SD_GetCardCSD+0x344>)
 8009736:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8009738:	687b      	ldr	r3, [r7, #4]
 800973a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800973c:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	2201      	movs	r2, #1
 8009748:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800974c:	2301      	movs	r3, #1
 800974e:	e09d      	b.n	800988c <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009754:	0b9b      	lsrs	r3, r3, #14
 8009756:	b2db      	uxtb	r3, r3
 8009758:	f003 0301 	and.w	r3, r3, #1
 800975c:	b2da      	uxtb	r2, r3
 800975e:	683b      	ldr	r3, [r7, #0]
 8009760:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009766:	09db      	lsrs	r3, r3, #7
 8009768:	b2db      	uxtb	r3, r3
 800976a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800976e:	b2da      	uxtb	r2, r3
 8009770:	683b      	ldr	r3, [r7, #0]
 8009772:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8009774:	687b      	ldr	r3, [r7, #4]
 8009776:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009778:	b2db      	uxtb	r3, r3
 800977a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800977e:	b2da      	uxtb	r2, r3
 8009780:	683b      	ldr	r3, [r7, #0]
 8009782:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009788:	0fdb      	lsrs	r3, r3, #31
 800978a:	b2da      	uxtb	r2, r3
 800978c:	683b      	ldr	r3, [r7, #0]
 800978e:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009794:	0f5b      	lsrs	r3, r3, #29
 8009796:	b2db      	uxtb	r3, r3
 8009798:	f003 0303 	and.w	r3, r3, #3
 800979c:	b2da      	uxtb	r2, r3
 800979e:	683b      	ldr	r3, [r7, #0]
 80097a0:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80097a6:	0e9b      	lsrs	r3, r3, #26
 80097a8:	b2db      	uxtb	r3, r3
 80097aa:	f003 0307 	and.w	r3, r3, #7
 80097ae:	b2da      	uxtb	r2, r3
 80097b0:	683b      	ldr	r3, [r7, #0]
 80097b2:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 80097b4:	687b      	ldr	r3, [r7, #4]
 80097b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80097b8:	0d9b      	lsrs	r3, r3, #22
 80097ba:	b2db      	uxtb	r3, r3
 80097bc:	f003 030f 	and.w	r3, r3, #15
 80097c0:	b2da      	uxtb	r2, r3
 80097c2:	683b      	ldr	r3, [r7, #0]
 80097c4:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 80097c6:	687b      	ldr	r3, [r7, #4]
 80097c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80097ca:	0d5b      	lsrs	r3, r3, #21
 80097cc:	b2db      	uxtb	r3, r3
 80097ce:	f003 0301 	and.w	r3, r3, #1
 80097d2:	b2da      	uxtb	r2, r3
 80097d4:	683b      	ldr	r3, [r7, #0]
 80097d6:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 80097da:	683b      	ldr	r3, [r7, #0]
 80097dc:	2200      	movs	r2, #0
 80097de:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 80097e2:	687b      	ldr	r3, [r7, #4]
 80097e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80097e6:	0c1b      	lsrs	r3, r3, #16
 80097e8:	b2db      	uxtb	r3, r3
 80097ea:	f003 0301 	and.w	r3, r3, #1
 80097ee:	b2da      	uxtb	r2, r3
 80097f0:	683b      	ldr	r3, [r7, #0]
 80097f2:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 80097f6:	687b      	ldr	r3, [r7, #4]
 80097f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80097fa:	0bdb      	lsrs	r3, r3, #15
 80097fc:	b2db      	uxtb	r3, r3
 80097fe:	f003 0301 	and.w	r3, r3, #1
 8009802:	b2da      	uxtb	r2, r3
 8009804:	683b      	ldr	r3, [r7, #0]
 8009806:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 800980a:	687b      	ldr	r3, [r7, #4]
 800980c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800980e:	0b9b      	lsrs	r3, r3, #14
 8009810:	b2db      	uxtb	r3, r3
 8009812:	f003 0301 	and.w	r3, r3, #1
 8009816:	b2da      	uxtb	r2, r3
 8009818:	683b      	ldr	r3, [r7, #0]
 800981a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009822:	0b5b      	lsrs	r3, r3, #13
 8009824:	b2db      	uxtb	r3, r3
 8009826:	f003 0301 	and.w	r3, r3, #1
 800982a:	b2da      	uxtb	r2, r3
 800982c:	683b      	ldr	r3, [r7, #0]
 800982e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009836:	0b1b      	lsrs	r3, r3, #12
 8009838:	b2db      	uxtb	r3, r3
 800983a:	f003 0301 	and.w	r3, r3, #1
 800983e:	b2da      	uxtb	r2, r3
 8009840:	683b      	ldr	r3, [r7, #0]
 8009842:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 8009846:	687b      	ldr	r3, [r7, #4]
 8009848:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800984a:	0a9b      	lsrs	r3, r3, #10
 800984c:	b2db      	uxtb	r3, r3
 800984e:	f003 0303 	and.w	r3, r3, #3
 8009852:	b2da      	uxtb	r2, r3
 8009854:	683b      	ldr	r3, [r7, #0]
 8009856:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 800985a:	687b      	ldr	r3, [r7, #4]
 800985c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800985e:	0a1b      	lsrs	r3, r3, #8
 8009860:	b2db      	uxtb	r3, r3
 8009862:	f003 0303 	and.w	r3, r3, #3
 8009866:	b2da      	uxtb	r2, r3
 8009868:	683b      	ldr	r3, [r7, #0]
 800986a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 800986e:	687b      	ldr	r3, [r7, #4]
 8009870:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009872:	085b      	lsrs	r3, r3, #1
 8009874:	b2db      	uxtb	r3, r3
 8009876:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800987a:	b2da      	uxtb	r2, r3
 800987c:	683b      	ldr	r3, [r7, #0]
 800987e:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 8009882:	683b      	ldr	r3, [r7, #0]
 8009884:	2201      	movs	r2, #1
 8009886:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 800988a:	2300      	movs	r3, #0
}
 800988c:	4618      	mov	r0, r3
 800988e:	370c      	adds	r7, #12
 8009890:	46bd      	mov	sp, r7
 8009892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009896:	4770      	bx	lr
 8009898:	004005ff 	.word	0x004005ff

0800989c <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 800989c:	b480      	push	{r7}
 800989e:	b083      	sub	sp, #12
 80098a0:	af00      	add	r7, sp, #0
 80098a2:	6078      	str	r0, [r7, #4]
 80098a4:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 80098a6:	687b      	ldr	r3, [r7, #4]
 80098a8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80098aa:	683b      	ldr	r3, [r7, #0]
 80098ac:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80098b2:	683b      	ldr	r3, [r7, #0]
 80098b4:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80098ba:	683b      	ldr	r3, [r7, #0]
 80098bc:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80098c2:	683b      	ldr	r3, [r7, #0]
 80098c4:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80098ca:	683b      	ldr	r3, [r7, #0]
 80098cc:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80098d2:	683b      	ldr	r3, [r7, #0]
 80098d4:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80098da:	683b      	ldr	r3, [r7, #0]
 80098dc:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80098e2:	683b      	ldr	r3, [r7, #0]
 80098e4:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 80098e6:	2300      	movs	r3, #0
}
 80098e8:	4618      	mov	r0, r3
 80098ea:	370c      	adds	r7, #12
 80098ec:	46bd      	mov	sp, r7
 80098ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098f2:	4770      	bx	lr

080098f4 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 80098f4:	b580      	push	{r7, lr}
 80098f6:	b086      	sub	sp, #24
 80098f8:	af00      	add	r7, sp, #0
 80098fa:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 80098fc:	2300      	movs	r3, #0
 80098fe:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 8009900:	f107 030c 	add.w	r3, r7, #12
 8009904:	4619      	mov	r1, r3
 8009906:	6878      	ldr	r0, [r7, #4]
 8009908:	f000 fa7e 	bl	8009e08 <SD_SendStatus>
 800990c:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800990e:	697b      	ldr	r3, [r7, #20]
 8009910:	2b00      	cmp	r3, #0
 8009912:	d005      	beq.n	8009920 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009918:	697b      	ldr	r3, [r7, #20]
 800991a:	431a      	orrs	r2, r3
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 8009920:	68fb      	ldr	r3, [r7, #12]
 8009922:	0a5b      	lsrs	r3, r3, #9
 8009924:	f003 030f 	and.w	r3, r3, #15
 8009928:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 800992a:	693b      	ldr	r3, [r7, #16]
}
 800992c:	4618      	mov	r0, r3
 800992e:	3718      	adds	r7, #24
 8009930:	46bd      	mov	sp, r7
 8009932:	bd80      	pop	{r7, pc}

08009934 <SD_DMATransmitCplt>:
  * @brief  DMA SD transmit process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8009934:	b480      	push	{r7}
 8009936:	b085      	sub	sp, #20
 8009938:	af00      	add	r7, sp, #0
 800993a:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009940:	60fb      	str	r3, [r7, #12]

  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DATAEND));
 8009942:	68fb      	ldr	r3, [r7, #12]
 8009944:	681b      	ldr	r3, [r3, #0]
 8009946:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009948:	68fb      	ldr	r3, [r7, #12]
 800994a:	681b      	ldr	r3, [r3, #0]
 800994c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009950:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8009952:	bf00      	nop
 8009954:	3714      	adds	r7, #20
 8009956:	46bd      	mov	sp, r7
 8009958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800995c:	4770      	bx	lr

0800995e <SD_DMAReceiveCplt>:
  * @brief  DMA SD receive process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800995e:	b580      	push	{r7, lr}
 8009960:	b084      	sub	sp, #16
 8009962:	af00      	add	r7, sp, #0
 8009964:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8009966:	687b      	ldr	r3, [r7, #4]
 8009968:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800996a:	60fb      	str	r3, [r7, #12]
  uint32_t errorstate;

  /* Send stop command in multiblock write */
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 800996c:	68fb      	ldr	r3, [r7, #12]
 800996e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009970:	2b82      	cmp	r3, #130	; 0x82
 8009972:	d111      	bne.n	8009998 <SD_DMAReceiveCplt+0x3a>
  {
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8009974:	68fb      	ldr	r3, [r7, #12]
 8009976:	681b      	ldr	r3, [r3, #0]
 8009978:	4618      	mov	r0, r3
 800997a:	f001 fcc9 	bl	800b310 <SDMMC_CmdStopTransfer>
 800997e:	60b8      	str	r0, [r7, #8]
    if(errorstate != HAL_SD_ERROR_NONE)
 8009980:	68bb      	ldr	r3, [r7, #8]
 8009982:	2b00      	cmp	r3, #0
 8009984:	d008      	beq.n	8009998 <SD_DMAReceiveCplt+0x3a>
    {
      hsd->ErrorCode |= errorstate;
 8009986:	68fb      	ldr	r3, [r7, #12]
 8009988:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800998a:	68bb      	ldr	r3, [r7, #8]
 800998c:	431a      	orrs	r2, r3
 800998e:	68fb      	ldr	r3, [r7, #12]
 8009990:	639a      	str	r2, [r3, #56]	; 0x38
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
      hsd->ErrorCallback(hsd);
#else
      HAL_SD_ErrorCallback(hsd);
 8009992:	68f8      	ldr	r0, [r7, #12]
 8009994:	f7ff fdd4 	bl	8009540 <HAL_SD_ErrorCallback>
    }
  }

  /* Disable the DMA transfer for transmit request by setting the DMAEN bit
  in the SD DCTRL register */
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 8009998:	68fb      	ldr	r3, [r7, #12]
 800999a:	681b      	ldr	r3, [r3, #0]
 800999c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800999e:	68fb      	ldr	r3, [r7, #12]
 80099a0:	681b      	ldr	r3, [r3, #0]
 80099a2:	f022 0208 	bic.w	r2, r2, #8
 80099a6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Clear all the static flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80099a8:	68fb      	ldr	r3, [r7, #12]
 80099aa:	681b      	ldr	r3, [r3, #0]
 80099ac:	f240 523a 	movw	r2, #1338	; 0x53a
 80099b0:	639a      	str	r2, [r3, #56]	; 0x38

  hsd->State = HAL_SD_STATE_READY;
 80099b2:	68fb      	ldr	r3, [r7, #12]
 80099b4:	2201      	movs	r2, #1
 80099b6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 80099ba:	68fb      	ldr	r3, [r7, #12]
 80099bc:	2200      	movs	r2, #0
 80099be:	631a      	str	r2, [r3, #48]	; 0x30

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
  hsd->RxCpltCallback(hsd);
#else
  HAL_SD_RxCpltCallback(hsd);
 80099c0:	68f8      	ldr	r0, [r7, #12]
 80099c2:	f003 fd31 	bl	800d428 <HAL_SD_RxCpltCallback>
#endif
}
 80099c6:	bf00      	nop
 80099c8:	3710      	adds	r7, #16
 80099ca:	46bd      	mov	sp, r7
 80099cc:	bd80      	pop	{r7, pc}
	...

080099d0 <SD_DMAError>:
  * @brief  DMA SD communication error callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAError(DMA_HandleTypeDef *hdma)
{
 80099d0:	b580      	push	{r7, lr}
 80099d2:	b086      	sub	sp, #24
 80099d4:	af00      	add	r7, sp, #0
 80099d6:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80099dc:	617b      	str	r3, [r7, #20]
  HAL_SD_CardStateTypeDef CardState;
  uint32_t RxErrorCode, TxErrorCode;

  /* if DMA error is FIFO error ignore it */
  if(HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 80099de:	6878      	ldr	r0, [r7, #4]
 80099e0:	f7fb fa2c 	bl	8004e3c <HAL_DMA_GetError>
 80099e4:	4603      	mov	r3, r0
 80099e6:	2b02      	cmp	r3, #2
 80099e8:	d03e      	beq.n	8009a68 <SD_DMAError+0x98>
  {
    RxErrorCode = hsd->hdmarx->ErrorCode;
 80099ea:	697b      	ldr	r3, [r7, #20]
 80099ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80099ee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80099f0:	613b      	str	r3, [r7, #16]
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 80099f2:	697b      	ldr	r3, [r7, #20]
 80099f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80099f6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80099f8:	60fb      	str	r3, [r7, #12]
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 80099fa:	693b      	ldr	r3, [r7, #16]
 80099fc:	2b01      	cmp	r3, #1
 80099fe:	d002      	beq.n	8009a06 <SD_DMAError+0x36>
 8009a00:	68fb      	ldr	r3, [r7, #12]
 8009a02:	2b01      	cmp	r3, #1
 8009a04:	d12d      	bne.n	8009a62 <SD_DMAError+0x92>
    {
      /* Clear All flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8009a06:	697b      	ldr	r3, [r7, #20]
 8009a08:	681b      	ldr	r3, [r3, #0]
 8009a0a:	4a19      	ldr	r2, [pc, #100]	; (8009a70 <SD_DMAError+0xa0>)
 8009a0c:	639a      	str	r2, [r3, #56]	; 0x38

      /* Disable All interrupts */
      __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8009a0e:	697b      	ldr	r3, [r7, #20]
 8009a10:	681b      	ldr	r3, [r3, #0]
 8009a12:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009a14:	697b      	ldr	r3, [r7, #20]
 8009a16:	681b      	ldr	r3, [r3, #0]
 8009a18:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 8009a1c:	63da      	str	r2, [r3, #60]	; 0x3c
        SDIO_IT_TXUNDERR| SDIO_IT_RXOVERR);

      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8009a1e:	697b      	ldr	r3, [r7, #20]
 8009a20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009a22:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8009a26:	697b      	ldr	r3, [r7, #20]
 8009a28:	639a      	str	r2, [r3, #56]	; 0x38
      CardState = HAL_SD_GetCardState(hsd);
 8009a2a:	6978      	ldr	r0, [r7, #20]
 8009a2c:	f7ff ff62 	bl	80098f4 <HAL_SD_GetCardState>
 8009a30:	60b8      	str	r0, [r7, #8]
      if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8009a32:	68bb      	ldr	r3, [r7, #8]
 8009a34:	2b06      	cmp	r3, #6
 8009a36:	d002      	beq.n	8009a3e <SD_DMAError+0x6e>
 8009a38:	68bb      	ldr	r3, [r7, #8]
 8009a3a:	2b05      	cmp	r3, #5
 8009a3c:	d10a      	bne.n	8009a54 <SD_DMAError+0x84>
      {
        hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8009a3e:	697b      	ldr	r3, [r7, #20]
 8009a40:	681b      	ldr	r3, [r3, #0]
 8009a42:	4618      	mov	r0, r3
 8009a44:	f001 fc64 	bl	800b310 <SDMMC_CmdStopTransfer>
 8009a48:	4602      	mov	r2, r0
 8009a4a:	697b      	ldr	r3, [r7, #20]
 8009a4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009a4e:	431a      	orrs	r2, r3
 8009a50:	697b      	ldr	r3, [r7, #20]
 8009a52:	639a      	str	r2, [r3, #56]	; 0x38
      }

      hsd->State= HAL_SD_STATE_READY;
 8009a54:	697b      	ldr	r3, [r7, #20]
 8009a56:	2201      	movs	r2, #1
 8009a58:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8009a5c:	697b      	ldr	r3, [r7, #20]
 8009a5e:	2200      	movs	r2, #0
 8009a60:	631a      	str	r2, [r3, #48]	; 0x30
    }

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
 8009a62:	6978      	ldr	r0, [r7, #20]
 8009a64:	f7ff fd6c 	bl	8009540 <HAL_SD_ErrorCallback>
#endif
  }
}
 8009a68:	bf00      	nop
 8009a6a:	3718      	adds	r7, #24
 8009a6c:	46bd      	mov	sp, r7
 8009a6e:	bd80      	pop	{r7, pc}
 8009a70:	004005ff 	.word	0x004005ff

08009a74 <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)
{
 8009a74:	b580      	push	{r7, lr}
 8009a76:	b084      	sub	sp, #16
 8009a78:	af00      	add	r7, sp, #0
 8009a7a:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009a80:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8009a82:	68fb      	ldr	r3, [r7, #12]
 8009a84:	681b      	ldr	r3, [r3, #0]
 8009a86:	f240 523a 	movw	r2, #1338	; 0x53a
 8009a8a:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 8009a8c:	68f8      	ldr	r0, [r7, #12]
 8009a8e:	f7ff ff31 	bl	80098f4 <HAL_SD_GetCardState>
 8009a92:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 8009a94:	68fb      	ldr	r3, [r7, #12]
 8009a96:	2201      	movs	r2, #1
 8009a98:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8009a9c:	68fb      	ldr	r3, [r7, #12]
 8009a9e:	2200      	movs	r2, #0
 8009aa0:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8009aa2:	68bb      	ldr	r3, [r7, #8]
 8009aa4:	2b06      	cmp	r3, #6
 8009aa6:	d002      	beq.n	8009aae <SD_DMATxAbort+0x3a>
 8009aa8:	68bb      	ldr	r3, [r7, #8]
 8009aaa:	2b05      	cmp	r3, #5
 8009aac:	d10a      	bne.n	8009ac4 <SD_DMATxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8009aae:	68fb      	ldr	r3, [r7, #12]
 8009ab0:	681b      	ldr	r3, [r3, #0]
 8009ab2:	4618      	mov	r0, r3
 8009ab4:	f001 fc2c 	bl	800b310 <SDMMC_CmdStopTransfer>
 8009ab8:	4602      	mov	r2, r0
 8009aba:	68fb      	ldr	r3, [r7, #12]
 8009abc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009abe:	431a      	orrs	r2, r3
 8009ac0:	68fb      	ldr	r3, [r7, #12]
 8009ac2:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8009ac4:	68fb      	ldr	r3, [r7, #12]
 8009ac6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009ac8:	2b00      	cmp	r3, #0
 8009aca:	d103      	bne.n	8009ad4 <SD_DMATxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 8009acc:	68f8      	ldr	r0, [r7, #12]
 8009ace:	f003 fc97 	bl	800d400 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 8009ad2:	e002      	b.n	8009ada <SD_DMATxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 8009ad4:	68f8      	ldr	r0, [r7, #12]
 8009ad6:	f7ff fd33 	bl	8009540 <HAL_SD_ErrorCallback>
}
 8009ada:	bf00      	nop
 8009adc:	3710      	adds	r7, #16
 8009ade:	46bd      	mov	sp, r7
 8009ae0:	bd80      	pop	{r7, pc}

08009ae2 <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)
{
 8009ae2:	b580      	push	{r7, lr}
 8009ae4:	b084      	sub	sp, #16
 8009ae6:	af00      	add	r7, sp, #0
 8009ae8:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8009aea:	687b      	ldr	r3, [r7, #4]
 8009aec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009aee:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8009af0:	68fb      	ldr	r3, [r7, #12]
 8009af2:	681b      	ldr	r3, [r3, #0]
 8009af4:	f240 523a 	movw	r2, #1338	; 0x53a
 8009af8:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 8009afa:	68f8      	ldr	r0, [r7, #12]
 8009afc:	f7ff fefa 	bl	80098f4 <HAL_SD_GetCardState>
 8009b00:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 8009b02:	68fb      	ldr	r3, [r7, #12]
 8009b04:	2201      	movs	r2, #1
 8009b06:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8009b0a:	68fb      	ldr	r3, [r7, #12]
 8009b0c:	2200      	movs	r2, #0
 8009b0e:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8009b10:	68bb      	ldr	r3, [r7, #8]
 8009b12:	2b06      	cmp	r3, #6
 8009b14:	d002      	beq.n	8009b1c <SD_DMARxAbort+0x3a>
 8009b16:	68bb      	ldr	r3, [r7, #8]
 8009b18:	2b05      	cmp	r3, #5
 8009b1a:	d10a      	bne.n	8009b32 <SD_DMARxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8009b1c:	68fb      	ldr	r3, [r7, #12]
 8009b1e:	681b      	ldr	r3, [r3, #0]
 8009b20:	4618      	mov	r0, r3
 8009b22:	f001 fbf5 	bl	800b310 <SDMMC_CmdStopTransfer>
 8009b26:	4602      	mov	r2, r0
 8009b28:	68fb      	ldr	r3, [r7, #12]
 8009b2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009b2c:	431a      	orrs	r2, r3
 8009b2e:	68fb      	ldr	r3, [r7, #12]
 8009b30:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8009b32:	68fb      	ldr	r3, [r7, #12]
 8009b34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009b36:	2b00      	cmp	r3, #0
 8009b38:	d103      	bne.n	8009b42 <SD_DMARxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 8009b3a:	68f8      	ldr	r0, [r7, #12]
 8009b3c:	f003 fc60 	bl	800d400 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 8009b40:	e002      	b.n	8009b48 <SD_DMARxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 8009b42:	68f8      	ldr	r0, [r7, #12]
 8009b44:	f7ff fcfc 	bl	8009540 <HAL_SD_ErrorCallback>
}
 8009b48:	bf00      	nop
 8009b4a:	3710      	adds	r7, #16
 8009b4c:	46bd      	mov	sp, r7
 8009b4e:	bd80      	pop	{r7, pc}

08009b50 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 8009b50:	b5b0      	push	{r4, r5, r7, lr}
 8009b52:	b094      	sub	sp, #80	; 0x50
 8009b54:	af04      	add	r7, sp, #16
 8009b56:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 8009b58:	2301      	movs	r3, #1
 8009b5a:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 8009b5c:	687b      	ldr	r3, [r7, #4]
 8009b5e:	681b      	ldr	r3, [r3, #0]
 8009b60:	4618      	mov	r0, r3
 8009b62:	f001 faa6 	bl	800b0b2 <SDIO_GetPowerState>
 8009b66:	4603      	mov	r3, r0
 8009b68:	2b00      	cmp	r3, #0
 8009b6a:	d102      	bne.n	8009b72 <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8009b6c:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8009b70:	e0b8      	b.n	8009ce4 <SD_InitCard+0x194>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8009b72:	687b      	ldr	r3, [r7, #4]
 8009b74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009b76:	2b03      	cmp	r3, #3
 8009b78:	d02f      	beq.n	8009bda <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8009b7a:	687b      	ldr	r3, [r7, #4]
 8009b7c:	681b      	ldr	r3, [r3, #0]
 8009b7e:	4618      	mov	r0, r3
 8009b80:	f001 fc8d 	bl	800b49e <SDMMC_CmdSendCID>
 8009b84:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8009b86:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009b88:	2b00      	cmp	r3, #0
 8009b8a:	d001      	beq.n	8009b90 <SD_InitCard+0x40>
    {
      return errorstate;
 8009b8c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009b8e:	e0a9      	b.n	8009ce4 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	681b      	ldr	r3, [r3, #0]
 8009b94:	2100      	movs	r1, #0
 8009b96:	4618      	mov	r0, r3
 8009b98:	f001 fad0 	bl	800b13c <SDIO_GetResponse>
 8009b9c:	4602      	mov	r2, r0
 8009b9e:	687b      	ldr	r3, [r7, #4]
 8009ba0:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8009ba2:	687b      	ldr	r3, [r7, #4]
 8009ba4:	681b      	ldr	r3, [r3, #0]
 8009ba6:	2104      	movs	r1, #4
 8009ba8:	4618      	mov	r0, r3
 8009baa:	f001 fac7 	bl	800b13c <SDIO_GetResponse>
 8009bae:	4602      	mov	r2, r0
 8009bb0:	687b      	ldr	r3, [r7, #4]
 8009bb2:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8009bb4:	687b      	ldr	r3, [r7, #4]
 8009bb6:	681b      	ldr	r3, [r3, #0]
 8009bb8:	2108      	movs	r1, #8
 8009bba:	4618      	mov	r0, r3
 8009bbc:	f001 fabe 	bl	800b13c <SDIO_GetResponse>
 8009bc0:	4602      	mov	r2, r0
 8009bc2:	687b      	ldr	r3, [r7, #4]
 8009bc4:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	681b      	ldr	r3, [r3, #0]
 8009bca:	210c      	movs	r1, #12
 8009bcc:	4618      	mov	r0, r3
 8009bce:	f001 fab5 	bl	800b13c <SDIO_GetResponse>
 8009bd2:	4602      	mov	r2, r0
 8009bd4:	687b      	ldr	r3, [r7, #4]
 8009bd6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8009bda:	687b      	ldr	r3, [r7, #4]
 8009bdc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009bde:	2b03      	cmp	r3, #3
 8009be0:	d00d      	beq.n	8009bfe <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 8009be2:	687b      	ldr	r3, [r7, #4]
 8009be4:	681b      	ldr	r3, [r3, #0]
 8009be6:	f107 020e 	add.w	r2, r7, #14
 8009bea:	4611      	mov	r1, r2
 8009bec:	4618      	mov	r0, r3
 8009bee:	f001 fc93 	bl	800b518 <SDMMC_CmdSetRelAdd>
 8009bf2:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8009bf4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009bf6:	2b00      	cmp	r3, #0
 8009bf8:	d001      	beq.n	8009bfe <SD_InitCard+0xae>
    {
      return errorstate;
 8009bfa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009bfc:	e072      	b.n	8009ce4 <SD_InitCard+0x194>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 8009bfe:	687b      	ldr	r3, [r7, #4]
 8009c00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009c02:	2b03      	cmp	r3, #3
 8009c04:	d036      	beq.n	8009c74 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 8009c06:	89fb      	ldrh	r3, [r7, #14]
 8009c08:	461a      	mov	r2, r3
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	651a      	str	r2, [r3, #80]	; 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8009c0e:	687b      	ldr	r3, [r7, #4]
 8009c10:	681a      	ldr	r2, [r3, #0]
 8009c12:	687b      	ldr	r3, [r7, #4]
 8009c14:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009c16:	041b      	lsls	r3, r3, #16
 8009c18:	4619      	mov	r1, r3
 8009c1a:	4610      	mov	r0, r2
 8009c1c:	f001 fc5d 	bl	800b4da <SDMMC_CmdSendCSD>
 8009c20:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8009c22:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009c24:	2b00      	cmp	r3, #0
 8009c26:	d001      	beq.n	8009c2c <SD_InitCard+0xdc>
    {
      return errorstate;
 8009c28:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009c2a:	e05b      	b.n	8009ce4 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	681b      	ldr	r3, [r3, #0]
 8009c30:	2100      	movs	r1, #0
 8009c32:	4618      	mov	r0, r3
 8009c34:	f001 fa82 	bl	800b13c <SDIO_GetResponse>
 8009c38:	4602      	mov	r2, r0
 8009c3a:	687b      	ldr	r3, [r7, #4]
 8009c3c:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8009c3e:	687b      	ldr	r3, [r7, #4]
 8009c40:	681b      	ldr	r3, [r3, #0]
 8009c42:	2104      	movs	r1, #4
 8009c44:	4618      	mov	r0, r3
 8009c46:	f001 fa79 	bl	800b13c <SDIO_GetResponse>
 8009c4a:	4602      	mov	r2, r0
 8009c4c:	687b      	ldr	r3, [r7, #4]
 8009c4e:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	681b      	ldr	r3, [r3, #0]
 8009c54:	2108      	movs	r1, #8
 8009c56:	4618      	mov	r0, r3
 8009c58:	f001 fa70 	bl	800b13c <SDIO_GetResponse>
 8009c5c:	4602      	mov	r2, r0
 8009c5e:	687b      	ldr	r3, [r7, #4]
 8009c60:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8009c62:	687b      	ldr	r3, [r7, #4]
 8009c64:	681b      	ldr	r3, [r3, #0]
 8009c66:	210c      	movs	r1, #12
 8009c68:	4618      	mov	r0, r3
 8009c6a:	f001 fa67 	bl	800b13c <SDIO_GetResponse>
 8009c6e:	4602      	mov	r2, r0
 8009c70:	687b      	ldr	r3, [r7, #4]
 8009c72:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	681b      	ldr	r3, [r3, #0]
 8009c78:	2104      	movs	r1, #4
 8009c7a:	4618      	mov	r0, r3
 8009c7c:	f001 fa5e 	bl	800b13c <SDIO_GetResponse>
 8009c80:	4603      	mov	r3, r0
 8009c82:	0d1a      	lsrs	r2, r3, #20
 8009c84:	687b      	ldr	r3, [r7, #4]
 8009c86:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8009c88:	f107 0310 	add.w	r3, r7, #16
 8009c8c:	4619      	mov	r1, r3
 8009c8e:	6878      	ldr	r0, [r7, #4]
 8009c90:	f7ff fc60 	bl	8009554 <HAL_SD_GetCardCSD>
 8009c94:	4603      	mov	r3, r0
 8009c96:	2b00      	cmp	r3, #0
 8009c98:	d002      	beq.n	8009ca0 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8009c9a:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8009c9e:	e021      	b.n	8009ce4 <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	6819      	ldr	r1, [r3, #0]
 8009ca4:	687b      	ldr	r3, [r7, #4]
 8009ca6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009ca8:	041b      	lsls	r3, r3, #16
 8009caa:	2200      	movs	r2, #0
 8009cac:	461c      	mov	r4, r3
 8009cae:	4615      	mov	r5, r2
 8009cb0:	4622      	mov	r2, r4
 8009cb2:	462b      	mov	r3, r5
 8009cb4:	4608      	mov	r0, r1
 8009cb6:	f001 fb4d 	bl	800b354 <SDMMC_CmdSelDesel>
 8009cba:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 8009cbc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009cbe:	2b00      	cmp	r3, #0
 8009cc0:	d001      	beq.n	8009cc6 <SD_InitCard+0x176>
  {
    return errorstate;
 8009cc2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009cc4:	e00e      	b.n	8009ce4 <SD_InitCard+0x194>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 8009cc6:	687b      	ldr	r3, [r7, #4]
 8009cc8:	681d      	ldr	r5, [r3, #0]
 8009cca:	687b      	ldr	r3, [r7, #4]
 8009ccc:	466c      	mov	r4, sp
 8009cce:	f103 0210 	add.w	r2, r3, #16
 8009cd2:	ca07      	ldmia	r2, {r0, r1, r2}
 8009cd4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8009cd8:	3304      	adds	r3, #4
 8009cda:	cb0e      	ldmia	r3, {r1, r2, r3}
 8009cdc:	4628      	mov	r0, r5
 8009cde:	f001 f991 	bl	800b004 <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 8009ce2:	2300      	movs	r3, #0
}
 8009ce4:	4618      	mov	r0, r3
 8009ce6:	3740      	adds	r7, #64	; 0x40
 8009ce8:	46bd      	mov	sp, r7
 8009cea:	bdb0      	pop	{r4, r5, r7, pc}

08009cec <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8009cec:	b580      	push	{r7, lr}
 8009cee:	b086      	sub	sp, #24
 8009cf0:	af00      	add	r7, sp, #0
 8009cf2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8009cf4:	2300      	movs	r3, #0
 8009cf6:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 8009cf8:	2300      	movs	r3, #0
 8009cfa:	617b      	str	r3, [r7, #20]
 8009cfc:	2300      	movs	r3, #0
 8009cfe:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8009d00:	687b      	ldr	r3, [r7, #4]
 8009d02:	681b      	ldr	r3, [r3, #0]
 8009d04:	4618      	mov	r0, r3
 8009d06:	f001 fb48 	bl	800b39a <SDMMC_CmdGoIdleState>
 8009d0a:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8009d0c:	68fb      	ldr	r3, [r7, #12]
 8009d0e:	2b00      	cmp	r3, #0
 8009d10:	d001      	beq.n	8009d16 <SD_PowerON+0x2a>
  {
    return errorstate;
 8009d12:	68fb      	ldr	r3, [r7, #12]
 8009d14:	e072      	b.n	8009dfc <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 8009d16:	687b      	ldr	r3, [r7, #4]
 8009d18:	681b      	ldr	r3, [r3, #0]
 8009d1a:	4618      	mov	r0, r3
 8009d1c:	f001 fb5b 	bl	800b3d6 <SDMMC_CmdOperCond>
 8009d20:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8009d22:	68fb      	ldr	r3, [r7, #12]
 8009d24:	2b00      	cmp	r3, #0
 8009d26:	d00d      	beq.n	8009d44 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 8009d28:	687b      	ldr	r3, [r7, #4]
 8009d2a:	2200      	movs	r2, #0
 8009d2c:	649a      	str	r2, [r3, #72]	; 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8009d2e:	687b      	ldr	r3, [r7, #4]
 8009d30:	681b      	ldr	r3, [r3, #0]
 8009d32:	4618      	mov	r0, r3
 8009d34:	f001 fb31 	bl	800b39a <SDMMC_CmdGoIdleState>
 8009d38:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8009d3a:	68fb      	ldr	r3, [r7, #12]
 8009d3c:	2b00      	cmp	r3, #0
 8009d3e:	d004      	beq.n	8009d4a <SD_PowerON+0x5e>
    {
      return errorstate;
 8009d40:	68fb      	ldr	r3, [r7, #12]
 8009d42:	e05b      	b.n	8009dfc <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 8009d44:	687b      	ldr	r3, [r7, #4]
 8009d46:	2201      	movs	r2, #1
 8009d48:	649a      	str	r2, [r3, #72]	; 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009d4e:	2b01      	cmp	r3, #1
 8009d50:	d137      	bne.n	8009dc2 <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8009d52:	687b      	ldr	r3, [r7, #4]
 8009d54:	681b      	ldr	r3, [r3, #0]
 8009d56:	2100      	movs	r1, #0
 8009d58:	4618      	mov	r0, r3
 8009d5a:	f001 fb5b 	bl	800b414 <SDMMC_CmdAppCommand>
 8009d5e:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8009d60:	68fb      	ldr	r3, [r7, #12]
 8009d62:	2b00      	cmp	r3, #0
 8009d64:	d02d      	beq.n	8009dc2 <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8009d66:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8009d6a:	e047      	b.n	8009dfc <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8009d6c:	687b      	ldr	r3, [r7, #4]
 8009d6e:	681b      	ldr	r3, [r3, #0]
 8009d70:	2100      	movs	r1, #0
 8009d72:	4618      	mov	r0, r3
 8009d74:	f001 fb4e 	bl	800b414 <SDMMC_CmdAppCommand>
 8009d78:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8009d7a:	68fb      	ldr	r3, [r7, #12]
 8009d7c:	2b00      	cmp	r3, #0
 8009d7e:	d001      	beq.n	8009d84 <SD_PowerON+0x98>
    {
      return errorstate;
 8009d80:	68fb      	ldr	r3, [r7, #12]
 8009d82:	e03b      	b.n	8009dfc <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 8009d84:	687b      	ldr	r3, [r7, #4]
 8009d86:	681b      	ldr	r3, [r3, #0]
 8009d88:	491e      	ldr	r1, [pc, #120]	; (8009e04 <SD_PowerON+0x118>)
 8009d8a:	4618      	mov	r0, r3
 8009d8c:	f001 fb64 	bl	800b458 <SDMMC_CmdAppOperCommand>
 8009d90:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8009d92:	68fb      	ldr	r3, [r7, #12]
 8009d94:	2b00      	cmp	r3, #0
 8009d96:	d002      	beq.n	8009d9e <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8009d98:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8009d9c:	e02e      	b.n	8009dfc <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8009d9e:	687b      	ldr	r3, [r7, #4]
 8009da0:	681b      	ldr	r3, [r3, #0]
 8009da2:	2100      	movs	r1, #0
 8009da4:	4618      	mov	r0, r3
 8009da6:	f001 f9c9 	bl	800b13c <SDIO_GetResponse>
 8009daa:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8009dac:	697b      	ldr	r3, [r7, #20]
 8009dae:	0fdb      	lsrs	r3, r3, #31
 8009db0:	2b01      	cmp	r3, #1
 8009db2:	d101      	bne.n	8009db8 <SD_PowerON+0xcc>
 8009db4:	2301      	movs	r3, #1
 8009db6:	e000      	b.n	8009dba <SD_PowerON+0xce>
 8009db8:	2300      	movs	r3, #0
 8009dba:	613b      	str	r3, [r7, #16]

    count++;
 8009dbc:	68bb      	ldr	r3, [r7, #8]
 8009dbe:	3301      	adds	r3, #1
 8009dc0:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 8009dc2:	68bb      	ldr	r3, [r7, #8]
 8009dc4:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8009dc8:	4293      	cmp	r3, r2
 8009dca:	d802      	bhi.n	8009dd2 <SD_PowerON+0xe6>
 8009dcc:	693b      	ldr	r3, [r7, #16]
 8009dce:	2b00      	cmp	r3, #0
 8009dd0:	d0cc      	beq.n	8009d6c <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 8009dd2:	68bb      	ldr	r3, [r7, #8]
 8009dd4:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8009dd8:	4293      	cmp	r3, r2
 8009dda:	d902      	bls.n	8009de2 <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8009ddc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8009de0:	e00c      	b.n	8009dfc <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 8009de2:	697b      	ldr	r3, [r7, #20]
 8009de4:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8009de8:	2b00      	cmp	r3, #0
 8009dea:	d003      	beq.n	8009df4 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8009dec:	687b      	ldr	r3, [r7, #4]
 8009dee:	2201      	movs	r2, #1
 8009df0:	645a      	str	r2, [r3, #68]	; 0x44
 8009df2:	e002      	b.n	8009dfa <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	2200      	movs	r2, #0
 8009df8:	645a      	str	r2, [r3, #68]	; 0x44
  }


  return HAL_SD_ERROR_NONE;
 8009dfa:	2300      	movs	r3, #0
}
 8009dfc:	4618      	mov	r0, r3
 8009dfe:	3718      	adds	r7, #24
 8009e00:	46bd      	mov	sp, r7
 8009e02:	bd80      	pop	{r7, pc}
 8009e04:	c1100000 	.word	0xc1100000

08009e08 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 8009e08:	b580      	push	{r7, lr}
 8009e0a:	b084      	sub	sp, #16
 8009e0c:	af00      	add	r7, sp, #0
 8009e0e:	6078      	str	r0, [r7, #4]
 8009e10:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 8009e12:	683b      	ldr	r3, [r7, #0]
 8009e14:	2b00      	cmp	r3, #0
 8009e16:	d102      	bne.n	8009e1e <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 8009e18:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8009e1c:	e018      	b.n	8009e50 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8009e1e:	687b      	ldr	r3, [r7, #4]
 8009e20:	681a      	ldr	r2, [r3, #0]
 8009e22:	687b      	ldr	r3, [r7, #4]
 8009e24:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009e26:	041b      	lsls	r3, r3, #16
 8009e28:	4619      	mov	r1, r3
 8009e2a:	4610      	mov	r0, r2
 8009e2c:	f001 fb95 	bl	800b55a <SDMMC_CmdSendStatus>
 8009e30:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8009e32:	68fb      	ldr	r3, [r7, #12]
 8009e34:	2b00      	cmp	r3, #0
 8009e36:	d001      	beq.n	8009e3c <SD_SendStatus+0x34>
  {
    return errorstate;
 8009e38:	68fb      	ldr	r3, [r7, #12]
 8009e3a:	e009      	b.n	8009e50 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8009e3c:	687b      	ldr	r3, [r7, #4]
 8009e3e:	681b      	ldr	r3, [r3, #0]
 8009e40:	2100      	movs	r1, #0
 8009e42:	4618      	mov	r0, r3
 8009e44:	f001 f97a 	bl	800b13c <SDIO_GetResponse>
 8009e48:	4602      	mov	r2, r0
 8009e4a:	683b      	ldr	r3, [r7, #0]
 8009e4c:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 8009e4e:	2300      	movs	r3, #0
}
 8009e50:	4618      	mov	r0, r3
 8009e52:	3710      	adds	r7, #16
 8009e54:	46bd      	mov	sp, r7
 8009e56:	bd80      	pop	{r7, pc}

08009e58 <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 8009e58:	b580      	push	{r7, lr}
 8009e5a:	b086      	sub	sp, #24
 8009e5c:	af00      	add	r7, sp, #0
 8009e5e:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 8009e60:	687b      	ldr	r3, [r7, #4]
 8009e62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009e64:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->RxXferSize;
 8009e66:	687b      	ldr	r3, [r7, #4]
 8009e68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009e6a:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 8009e6c:	693b      	ldr	r3, [r7, #16]
 8009e6e:	2b00      	cmp	r3, #0
 8009e70:	d03f      	beq.n	8009ef2 <SD_Read_IT+0x9a>
  {
    /* Read data from SDIO Rx FIFO */
    for(count = 0U; count < 8U; count++)
 8009e72:	2300      	movs	r3, #0
 8009e74:	617b      	str	r3, [r7, #20]
 8009e76:	e033      	b.n	8009ee0 <SD_Read_IT+0x88>
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 8009e78:	687b      	ldr	r3, [r7, #4]
 8009e7a:	681b      	ldr	r3, [r3, #0]
 8009e7c:	4618      	mov	r0, r3
 8009e7e:	f001 f8ec 	bl	800b05a <SDIO_ReadFIFO>
 8009e82:	60b8      	str	r0, [r7, #8]
      *tmp = (uint8_t)(data & 0xFFU);
 8009e84:	68bb      	ldr	r3, [r7, #8]
 8009e86:	b2da      	uxtb	r2, r3
 8009e88:	68fb      	ldr	r3, [r7, #12]
 8009e8a:	701a      	strb	r2, [r3, #0]
      tmp++;
 8009e8c:	68fb      	ldr	r3, [r7, #12]
 8009e8e:	3301      	adds	r3, #1
 8009e90:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8009e92:	693b      	ldr	r3, [r7, #16]
 8009e94:	3b01      	subs	r3, #1
 8009e96:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 8009e98:	68bb      	ldr	r3, [r7, #8]
 8009e9a:	0a1b      	lsrs	r3, r3, #8
 8009e9c:	b2da      	uxtb	r2, r3
 8009e9e:	68fb      	ldr	r3, [r7, #12]
 8009ea0:	701a      	strb	r2, [r3, #0]
      tmp++;
 8009ea2:	68fb      	ldr	r3, [r7, #12]
 8009ea4:	3301      	adds	r3, #1
 8009ea6:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8009ea8:	693b      	ldr	r3, [r7, #16]
 8009eaa:	3b01      	subs	r3, #1
 8009eac:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 8009eae:	68bb      	ldr	r3, [r7, #8]
 8009eb0:	0c1b      	lsrs	r3, r3, #16
 8009eb2:	b2da      	uxtb	r2, r3
 8009eb4:	68fb      	ldr	r3, [r7, #12]
 8009eb6:	701a      	strb	r2, [r3, #0]
      tmp++;
 8009eb8:	68fb      	ldr	r3, [r7, #12]
 8009eba:	3301      	adds	r3, #1
 8009ebc:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8009ebe:	693b      	ldr	r3, [r7, #16]
 8009ec0:	3b01      	subs	r3, #1
 8009ec2:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 8009ec4:	68bb      	ldr	r3, [r7, #8]
 8009ec6:	0e1b      	lsrs	r3, r3, #24
 8009ec8:	b2da      	uxtb	r2, r3
 8009eca:	68fb      	ldr	r3, [r7, #12]
 8009ecc:	701a      	strb	r2, [r3, #0]
      tmp++;
 8009ece:	68fb      	ldr	r3, [r7, #12]
 8009ed0:	3301      	adds	r3, #1
 8009ed2:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8009ed4:	693b      	ldr	r3, [r7, #16]
 8009ed6:	3b01      	subs	r3, #1
 8009ed8:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 8009eda:	697b      	ldr	r3, [r7, #20]
 8009edc:	3301      	adds	r3, #1
 8009ede:	617b      	str	r3, [r7, #20]
 8009ee0:	697b      	ldr	r3, [r7, #20]
 8009ee2:	2b07      	cmp	r3, #7
 8009ee4:	d9c8      	bls.n	8009e78 <SD_Read_IT+0x20>
    }

    hsd->pRxBuffPtr = tmp;
 8009ee6:	687b      	ldr	r3, [r7, #4]
 8009ee8:	68fa      	ldr	r2, [r7, #12]
 8009eea:	629a      	str	r2, [r3, #40]	; 0x28
    hsd->RxXferSize = dataremaining;
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	693a      	ldr	r2, [r7, #16]
 8009ef0:	62da      	str	r2, [r3, #44]	; 0x2c
  }
}
 8009ef2:	bf00      	nop
 8009ef4:	3718      	adds	r7, #24
 8009ef6:	46bd      	mov	sp, r7
 8009ef8:	bd80      	pop	{r7, pc}

08009efa <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 8009efa:	b580      	push	{r7, lr}
 8009efc:	b086      	sub	sp, #24
 8009efe:	af00      	add	r7, sp, #0
 8009f00:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 8009f02:	687b      	ldr	r3, [r7, #4]
 8009f04:	6a1b      	ldr	r3, [r3, #32]
 8009f06:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->TxXferSize;
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009f0c:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 8009f0e:	693b      	ldr	r3, [r7, #16]
 8009f10:	2b00      	cmp	r3, #0
 8009f12:	d043      	beq.n	8009f9c <SD_Write_IT+0xa2>
  {
    /* Write data to SDIO Tx FIFO */
    for(count = 0U; count < 8U; count++)
 8009f14:	2300      	movs	r3, #0
 8009f16:	617b      	str	r3, [r7, #20]
 8009f18:	e037      	b.n	8009f8a <SD_Write_IT+0x90>
    {
      data = (uint32_t)(*tmp);
 8009f1a:	68fb      	ldr	r3, [r7, #12]
 8009f1c:	781b      	ldrb	r3, [r3, #0]
 8009f1e:	60bb      	str	r3, [r7, #8]
      tmp++;
 8009f20:	68fb      	ldr	r3, [r7, #12]
 8009f22:	3301      	adds	r3, #1
 8009f24:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8009f26:	693b      	ldr	r3, [r7, #16]
 8009f28:	3b01      	subs	r3, #1
 8009f2a:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 8009f2c:	68fb      	ldr	r3, [r7, #12]
 8009f2e:	781b      	ldrb	r3, [r3, #0]
 8009f30:	021a      	lsls	r2, r3, #8
 8009f32:	68bb      	ldr	r3, [r7, #8]
 8009f34:	4313      	orrs	r3, r2
 8009f36:	60bb      	str	r3, [r7, #8]
      tmp++;
 8009f38:	68fb      	ldr	r3, [r7, #12]
 8009f3a:	3301      	adds	r3, #1
 8009f3c:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8009f3e:	693b      	ldr	r3, [r7, #16]
 8009f40:	3b01      	subs	r3, #1
 8009f42:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 8009f44:	68fb      	ldr	r3, [r7, #12]
 8009f46:	781b      	ldrb	r3, [r3, #0]
 8009f48:	041a      	lsls	r2, r3, #16
 8009f4a:	68bb      	ldr	r3, [r7, #8]
 8009f4c:	4313      	orrs	r3, r2
 8009f4e:	60bb      	str	r3, [r7, #8]
      tmp++;
 8009f50:	68fb      	ldr	r3, [r7, #12]
 8009f52:	3301      	adds	r3, #1
 8009f54:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8009f56:	693b      	ldr	r3, [r7, #16]
 8009f58:	3b01      	subs	r3, #1
 8009f5a:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 8009f5c:	68fb      	ldr	r3, [r7, #12]
 8009f5e:	781b      	ldrb	r3, [r3, #0]
 8009f60:	061a      	lsls	r2, r3, #24
 8009f62:	68bb      	ldr	r3, [r7, #8]
 8009f64:	4313      	orrs	r3, r2
 8009f66:	60bb      	str	r3, [r7, #8]
      tmp++;
 8009f68:	68fb      	ldr	r3, [r7, #12]
 8009f6a:	3301      	adds	r3, #1
 8009f6c:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8009f6e:	693b      	ldr	r3, [r7, #16]
 8009f70:	3b01      	subs	r3, #1
 8009f72:	613b      	str	r3, [r7, #16]
      (void)SDIO_WriteFIFO(hsd->Instance, &data);
 8009f74:	687b      	ldr	r3, [r7, #4]
 8009f76:	681b      	ldr	r3, [r3, #0]
 8009f78:	f107 0208 	add.w	r2, r7, #8
 8009f7c:	4611      	mov	r1, r2
 8009f7e:	4618      	mov	r0, r3
 8009f80:	f001 f878 	bl	800b074 <SDIO_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 8009f84:	697b      	ldr	r3, [r7, #20]
 8009f86:	3301      	adds	r3, #1
 8009f88:	617b      	str	r3, [r7, #20]
 8009f8a:	697b      	ldr	r3, [r7, #20]
 8009f8c:	2b07      	cmp	r3, #7
 8009f8e:	d9c4      	bls.n	8009f1a <SD_Write_IT+0x20>
    }

    hsd->pTxBuffPtr = tmp;
 8009f90:	687b      	ldr	r3, [r7, #4]
 8009f92:	68fa      	ldr	r2, [r7, #12]
 8009f94:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = dataremaining;
 8009f96:	687b      	ldr	r3, [r7, #4]
 8009f98:	693a      	ldr	r2, [r7, #16]
 8009f9a:	625a      	str	r2, [r3, #36]	; 0x24
  }
}
 8009f9c:	bf00      	nop
 8009f9e:	3718      	adds	r7, #24
 8009fa0:	46bd      	mov	sp, r7
 8009fa2:	bd80      	pop	{r7, pc}

08009fa4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8009fa4:	b580      	push	{r7, lr}
 8009fa6:	b082      	sub	sp, #8
 8009fa8:	af00      	add	r7, sp, #0
 8009faa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	2b00      	cmp	r3, #0
 8009fb0:	d101      	bne.n	8009fb6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8009fb2:	2301      	movs	r3, #1
 8009fb4:	e041      	b.n	800a03a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009fb6:	687b      	ldr	r3, [r7, #4]
 8009fb8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009fbc:	b2db      	uxtb	r3, r3
 8009fbe:	2b00      	cmp	r3, #0
 8009fc0:	d106      	bne.n	8009fd0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009fc2:	687b      	ldr	r3, [r7, #4]
 8009fc4:	2200      	movs	r2, #0
 8009fc6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8009fca:	6878      	ldr	r0, [r7, #4]
 8009fcc:	f7f9 fa86 	bl	80034dc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009fd0:	687b      	ldr	r3, [r7, #4]
 8009fd2:	2202      	movs	r2, #2
 8009fd4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009fd8:	687b      	ldr	r3, [r7, #4]
 8009fda:	681a      	ldr	r2, [r3, #0]
 8009fdc:	687b      	ldr	r3, [r7, #4]
 8009fde:	3304      	adds	r3, #4
 8009fe0:	4619      	mov	r1, r3
 8009fe2:	4610      	mov	r0, r2
 8009fe4:	f000 fc42 	bl	800a86c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009fe8:	687b      	ldr	r3, [r7, #4]
 8009fea:	2201      	movs	r2, #1
 8009fec:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	2201      	movs	r2, #1
 8009ff4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009ff8:	687b      	ldr	r3, [r7, #4]
 8009ffa:	2201      	movs	r2, #1
 8009ffc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800a000:	687b      	ldr	r3, [r7, #4]
 800a002:	2201      	movs	r2, #1
 800a004:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800a008:	687b      	ldr	r3, [r7, #4]
 800a00a:	2201      	movs	r2, #1
 800a00c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a010:	687b      	ldr	r3, [r7, #4]
 800a012:	2201      	movs	r2, #1
 800a014:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800a018:	687b      	ldr	r3, [r7, #4]
 800a01a:	2201      	movs	r2, #1
 800a01c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	2201      	movs	r2, #1
 800a024:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	2201      	movs	r2, #1
 800a02c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	2201      	movs	r2, #1
 800a034:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800a038:	2300      	movs	r3, #0
}
 800a03a:	4618      	mov	r0, r3
 800a03c:	3708      	adds	r7, #8
 800a03e:	46bd      	mov	sp, r7
 800a040:	bd80      	pop	{r7, pc}
	...

0800a044 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800a044:	b480      	push	{r7}
 800a046:	b085      	sub	sp, #20
 800a048:	af00      	add	r7, sp, #0
 800a04a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800a04c:	687b      	ldr	r3, [r7, #4]
 800a04e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a052:	b2db      	uxtb	r3, r3
 800a054:	2b01      	cmp	r3, #1
 800a056:	d001      	beq.n	800a05c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800a058:	2301      	movs	r3, #1
 800a05a:	e046      	b.n	800a0ea <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a05c:	687b      	ldr	r3, [r7, #4]
 800a05e:	2202      	movs	r2, #2
 800a060:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a064:	687b      	ldr	r3, [r7, #4]
 800a066:	681b      	ldr	r3, [r3, #0]
 800a068:	4a23      	ldr	r2, [pc, #140]	; (800a0f8 <HAL_TIM_Base_Start+0xb4>)
 800a06a:	4293      	cmp	r3, r2
 800a06c:	d022      	beq.n	800a0b4 <HAL_TIM_Base_Start+0x70>
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	681b      	ldr	r3, [r3, #0]
 800a072:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a076:	d01d      	beq.n	800a0b4 <HAL_TIM_Base_Start+0x70>
 800a078:	687b      	ldr	r3, [r7, #4]
 800a07a:	681b      	ldr	r3, [r3, #0]
 800a07c:	4a1f      	ldr	r2, [pc, #124]	; (800a0fc <HAL_TIM_Base_Start+0xb8>)
 800a07e:	4293      	cmp	r3, r2
 800a080:	d018      	beq.n	800a0b4 <HAL_TIM_Base_Start+0x70>
 800a082:	687b      	ldr	r3, [r7, #4]
 800a084:	681b      	ldr	r3, [r3, #0]
 800a086:	4a1e      	ldr	r2, [pc, #120]	; (800a100 <HAL_TIM_Base_Start+0xbc>)
 800a088:	4293      	cmp	r3, r2
 800a08a:	d013      	beq.n	800a0b4 <HAL_TIM_Base_Start+0x70>
 800a08c:	687b      	ldr	r3, [r7, #4]
 800a08e:	681b      	ldr	r3, [r3, #0]
 800a090:	4a1c      	ldr	r2, [pc, #112]	; (800a104 <HAL_TIM_Base_Start+0xc0>)
 800a092:	4293      	cmp	r3, r2
 800a094:	d00e      	beq.n	800a0b4 <HAL_TIM_Base_Start+0x70>
 800a096:	687b      	ldr	r3, [r7, #4]
 800a098:	681b      	ldr	r3, [r3, #0]
 800a09a:	4a1b      	ldr	r2, [pc, #108]	; (800a108 <HAL_TIM_Base_Start+0xc4>)
 800a09c:	4293      	cmp	r3, r2
 800a09e:	d009      	beq.n	800a0b4 <HAL_TIM_Base_Start+0x70>
 800a0a0:	687b      	ldr	r3, [r7, #4]
 800a0a2:	681b      	ldr	r3, [r3, #0]
 800a0a4:	4a19      	ldr	r2, [pc, #100]	; (800a10c <HAL_TIM_Base_Start+0xc8>)
 800a0a6:	4293      	cmp	r3, r2
 800a0a8:	d004      	beq.n	800a0b4 <HAL_TIM_Base_Start+0x70>
 800a0aa:	687b      	ldr	r3, [r7, #4]
 800a0ac:	681b      	ldr	r3, [r3, #0]
 800a0ae:	4a18      	ldr	r2, [pc, #96]	; (800a110 <HAL_TIM_Base_Start+0xcc>)
 800a0b0:	4293      	cmp	r3, r2
 800a0b2:	d111      	bne.n	800a0d8 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a0b4:	687b      	ldr	r3, [r7, #4]
 800a0b6:	681b      	ldr	r3, [r3, #0]
 800a0b8:	689b      	ldr	r3, [r3, #8]
 800a0ba:	f003 0307 	and.w	r3, r3, #7
 800a0be:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a0c0:	68fb      	ldr	r3, [r7, #12]
 800a0c2:	2b06      	cmp	r3, #6
 800a0c4:	d010      	beq.n	800a0e8 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 800a0c6:	687b      	ldr	r3, [r7, #4]
 800a0c8:	681b      	ldr	r3, [r3, #0]
 800a0ca:	681a      	ldr	r2, [r3, #0]
 800a0cc:	687b      	ldr	r3, [r7, #4]
 800a0ce:	681b      	ldr	r3, [r3, #0]
 800a0d0:	f042 0201 	orr.w	r2, r2, #1
 800a0d4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a0d6:	e007      	b.n	800a0e8 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800a0d8:	687b      	ldr	r3, [r7, #4]
 800a0da:	681b      	ldr	r3, [r3, #0]
 800a0dc:	681a      	ldr	r2, [r3, #0]
 800a0de:	687b      	ldr	r3, [r7, #4]
 800a0e0:	681b      	ldr	r3, [r3, #0]
 800a0e2:	f042 0201 	orr.w	r2, r2, #1
 800a0e6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800a0e8:	2300      	movs	r3, #0
}
 800a0ea:	4618      	mov	r0, r3
 800a0ec:	3714      	adds	r7, #20
 800a0ee:	46bd      	mov	sp, r7
 800a0f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0f4:	4770      	bx	lr
 800a0f6:	bf00      	nop
 800a0f8:	40010000 	.word	0x40010000
 800a0fc:	40000400 	.word	0x40000400
 800a100:	40000800 	.word	0x40000800
 800a104:	40000c00 	.word	0x40000c00
 800a108:	40010400 	.word	0x40010400
 800a10c:	40014000 	.word	0x40014000
 800a110:	40001800 	.word	0x40001800

0800a114 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 800a114:	b480      	push	{r7}
 800a116:	b083      	sub	sp, #12
 800a118:	af00      	add	r7, sp, #0
 800a11a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800a11c:	687b      	ldr	r3, [r7, #4]
 800a11e:	681b      	ldr	r3, [r3, #0]
 800a120:	6a1a      	ldr	r2, [r3, #32]
 800a122:	f241 1311 	movw	r3, #4369	; 0x1111
 800a126:	4013      	ands	r3, r2
 800a128:	2b00      	cmp	r3, #0
 800a12a:	d10f      	bne.n	800a14c <HAL_TIM_Base_Stop+0x38>
 800a12c:	687b      	ldr	r3, [r7, #4]
 800a12e:	681b      	ldr	r3, [r3, #0]
 800a130:	6a1a      	ldr	r2, [r3, #32]
 800a132:	f240 4344 	movw	r3, #1092	; 0x444
 800a136:	4013      	ands	r3, r2
 800a138:	2b00      	cmp	r3, #0
 800a13a:	d107      	bne.n	800a14c <HAL_TIM_Base_Stop+0x38>
 800a13c:	687b      	ldr	r3, [r7, #4]
 800a13e:	681b      	ldr	r3, [r3, #0]
 800a140:	681a      	ldr	r2, [r3, #0]
 800a142:	687b      	ldr	r3, [r7, #4]
 800a144:	681b      	ldr	r3, [r3, #0]
 800a146:	f022 0201 	bic.w	r2, r2, #1
 800a14a:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800a14c:	687b      	ldr	r3, [r7, #4]
 800a14e:	2201      	movs	r2, #1
 800a150:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 800a154:	2300      	movs	r3, #0
}
 800a156:	4618      	mov	r0, r3
 800a158:	370c      	adds	r7, #12
 800a15a:	46bd      	mov	sp, r7
 800a15c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a160:	4770      	bx	lr
	...

0800a164 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800a164:	b480      	push	{r7}
 800a166:	b085      	sub	sp, #20
 800a168:	af00      	add	r7, sp, #0
 800a16a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800a16c:	687b      	ldr	r3, [r7, #4]
 800a16e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a172:	b2db      	uxtb	r3, r3
 800a174:	2b01      	cmp	r3, #1
 800a176:	d001      	beq.n	800a17c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800a178:	2301      	movs	r3, #1
 800a17a:	e04e      	b.n	800a21a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a17c:	687b      	ldr	r3, [r7, #4]
 800a17e:	2202      	movs	r2, #2
 800a180:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800a184:	687b      	ldr	r3, [r7, #4]
 800a186:	681b      	ldr	r3, [r3, #0]
 800a188:	68da      	ldr	r2, [r3, #12]
 800a18a:	687b      	ldr	r3, [r7, #4]
 800a18c:	681b      	ldr	r3, [r3, #0]
 800a18e:	f042 0201 	orr.w	r2, r2, #1
 800a192:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a194:	687b      	ldr	r3, [r7, #4]
 800a196:	681b      	ldr	r3, [r3, #0]
 800a198:	4a23      	ldr	r2, [pc, #140]	; (800a228 <HAL_TIM_Base_Start_IT+0xc4>)
 800a19a:	4293      	cmp	r3, r2
 800a19c:	d022      	beq.n	800a1e4 <HAL_TIM_Base_Start_IT+0x80>
 800a19e:	687b      	ldr	r3, [r7, #4]
 800a1a0:	681b      	ldr	r3, [r3, #0]
 800a1a2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a1a6:	d01d      	beq.n	800a1e4 <HAL_TIM_Base_Start_IT+0x80>
 800a1a8:	687b      	ldr	r3, [r7, #4]
 800a1aa:	681b      	ldr	r3, [r3, #0]
 800a1ac:	4a1f      	ldr	r2, [pc, #124]	; (800a22c <HAL_TIM_Base_Start_IT+0xc8>)
 800a1ae:	4293      	cmp	r3, r2
 800a1b0:	d018      	beq.n	800a1e4 <HAL_TIM_Base_Start_IT+0x80>
 800a1b2:	687b      	ldr	r3, [r7, #4]
 800a1b4:	681b      	ldr	r3, [r3, #0]
 800a1b6:	4a1e      	ldr	r2, [pc, #120]	; (800a230 <HAL_TIM_Base_Start_IT+0xcc>)
 800a1b8:	4293      	cmp	r3, r2
 800a1ba:	d013      	beq.n	800a1e4 <HAL_TIM_Base_Start_IT+0x80>
 800a1bc:	687b      	ldr	r3, [r7, #4]
 800a1be:	681b      	ldr	r3, [r3, #0]
 800a1c0:	4a1c      	ldr	r2, [pc, #112]	; (800a234 <HAL_TIM_Base_Start_IT+0xd0>)
 800a1c2:	4293      	cmp	r3, r2
 800a1c4:	d00e      	beq.n	800a1e4 <HAL_TIM_Base_Start_IT+0x80>
 800a1c6:	687b      	ldr	r3, [r7, #4]
 800a1c8:	681b      	ldr	r3, [r3, #0]
 800a1ca:	4a1b      	ldr	r2, [pc, #108]	; (800a238 <HAL_TIM_Base_Start_IT+0xd4>)
 800a1cc:	4293      	cmp	r3, r2
 800a1ce:	d009      	beq.n	800a1e4 <HAL_TIM_Base_Start_IT+0x80>
 800a1d0:	687b      	ldr	r3, [r7, #4]
 800a1d2:	681b      	ldr	r3, [r3, #0]
 800a1d4:	4a19      	ldr	r2, [pc, #100]	; (800a23c <HAL_TIM_Base_Start_IT+0xd8>)
 800a1d6:	4293      	cmp	r3, r2
 800a1d8:	d004      	beq.n	800a1e4 <HAL_TIM_Base_Start_IT+0x80>
 800a1da:	687b      	ldr	r3, [r7, #4]
 800a1dc:	681b      	ldr	r3, [r3, #0]
 800a1de:	4a18      	ldr	r2, [pc, #96]	; (800a240 <HAL_TIM_Base_Start_IT+0xdc>)
 800a1e0:	4293      	cmp	r3, r2
 800a1e2:	d111      	bne.n	800a208 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a1e4:	687b      	ldr	r3, [r7, #4]
 800a1e6:	681b      	ldr	r3, [r3, #0]
 800a1e8:	689b      	ldr	r3, [r3, #8]
 800a1ea:	f003 0307 	and.w	r3, r3, #7
 800a1ee:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a1f0:	68fb      	ldr	r3, [r7, #12]
 800a1f2:	2b06      	cmp	r3, #6
 800a1f4:	d010      	beq.n	800a218 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800a1f6:	687b      	ldr	r3, [r7, #4]
 800a1f8:	681b      	ldr	r3, [r3, #0]
 800a1fa:	681a      	ldr	r2, [r3, #0]
 800a1fc:	687b      	ldr	r3, [r7, #4]
 800a1fe:	681b      	ldr	r3, [r3, #0]
 800a200:	f042 0201 	orr.w	r2, r2, #1
 800a204:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a206:	e007      	b.n	800a218 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800a208:	687b      	ldr	r3, [r7, #4]
 800a20a:	681b      	ldr	r3, [r3, #0]
 800a20c:	681a      	ldr	r2, [r3, #0]
 800a20e:	687b      	ldr	r3, [r7, #4]
 800a210:	681b      	ldr	r3, [r3, #0]
 800a212:	f042 0201 	orr.w	r2, r2, #1
 800a216:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800a218:	2300      	movs	r3, #0
}
 800a21a:	4618      	mov	r0, r3
 800a21c:	3714      	adds	r7, #20
 800a21e:	46bd      	mov	sp, r7
 800a220:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a224:	4770      	bx	lr
 800a226:	bf00      	nop
 800a228:	40010000 	.word	0x40010000
 800a22c:	40000400 	.word	0x40000400
 800a230:	40000800 	.word	0x40000800
 800a234:	40000c00 	.word	0x40000c00
 800a238:	40010400 	.word	0x40010400
 800a23c:	40014000 	.word	0x40014000
 800a240:	40001800 	.word	0x40001800

0800a244 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800a244:	b580      	push	{r7, lr}
 800a246:	b082      	sub	sp, #8
 800a248:	af00      	add	r7, sp, #0
 800a24a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a24c:	687b      	ldr	r3, [r7, #4]
 800a24e:	2b00      	cmp	r3, #0
 800a250:	d101      	bne.n	800a256 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800a252:	2301      	movs	r3, #1
 800a254:	e041      	b.n	800a2da <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a256:	687b      	ldr	r3, [r7, #4]
 800a258:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a25c:	b2db      	uxtb	r3, r3
 800a25e:	2b00      	cmp	r3, #0
 800a260:	d106      	bne.n	800a270 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a262:	687b      	ldr	r3, [r7, #4]
 800a264:	2200      	movs	r2, #0
 800a266:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800a26a:	6878      	ldr	r0, [r7, #4]
 800a26c:	f000 f839 	bl	800a2e2 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a270:	687b      	ldr	r3, [r7, #4]
 800a272:	2202      	movs	r2, #2
 800a274:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a278:	687b      	ldr	r3, [r7, #4]
 800a27a:	681a      	ldr	r2, [r3, #0]
 800a27c:	687b      	ldr	r3, [r7, #4]
 800a27e:	3304      	adds	r3, #4
 800a280:	4619      	mov	r1, r3
 800a282:	4610      	mov	r0, r2
 800a284:	f000 faf2 	bl	800a86c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a288:	687b      	ldr	r3, [r7, #4]
 800a28a:	2201      	movs	r2, #1
 800a28c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a290:	687b      	ldr	r3, [r7, #4]
 800a292:	2201      	movs	r2, #1
 800a294:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800a298:	687b      	ldr	r3, [r7, #4]
 800a29a:	2201      	movs	r2, #1
 800a29c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800a2a0:	687b      	ldr	r3, [r7, #4]
 800a2a2:	2201      	movs	r2, #1
 800a2a4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800a2a8:	687b      	ldr	r3, [r7, #4]
 800a2aa:	2201      	movs	r2, #1
 800a2ac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a2b0:	687b      	ldr	r3, [r7, #4]
 800a2b2:	2201      	movs	r2, #1
 800a2b4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800a2b8:	687b      	ldr	r3, [r7, #4]
 800a2ba:	2201      	movs	r2, #1
 800a2bc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800a2c0:	687b      	ldr	r3, [r7, #4]
 800a2c2:	2201      	movs	r2, #1
 800a2c4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a2c8:	687b      	ldr	r3, [r7, #4]
 800a2ca:	2201      	movs	r2, #1
 800a2cc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a2d0:	687b      	ldr	r3, [r7, #4]
 800a2d2:	2201      	movs	r2, #1
 800a2d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800a2d8:	2300      	movs	r3, #0
}
 800a2da:	4618      	mov	r0, r3
 800a2dc:	3708      	adds	r7, #8
 800a2de:	46bd      	mov	sp, r7
 800a2e0:	bd80      	pop	{r7, pc}

0800a2e2 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800a2e2:	b480      	push	{r7}
 800a2e4:	b083      	sub	sp, #12
 800a2e6:	af00      	add	r7, sp, #0
 800a2e8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800a2ea:	bf00      	nop
 800a2ec:	370c      	adds	r7, #12
 800a2ee:	46bd      	mov	sp, r7
 800a2f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2f4:	4770      	bx	lr

0800a2f6 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800a2f6:	b580      	push	{r7, lr}
 800a2f8:	b082      	sub	sp, #8
 800a2fa:	af00      	add	r7, sp, #0
 800a2fc:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800a2fe:	687b      	ldr	r3, [r7, #4]
 800a300:	681b      	ldr	r3, [r3, #0]
 800a302:	691b      	ldr	r3, [r3, #16]
 800a304:	f003 0302 	and.w	r3, r3, #2
 800a308:	2b02      	cmp	r3, #2
 800a30a:	d122      	bne.n	800a352 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800a30c:	687b      	ldr	r3, [r7, #4]
 800a30e:	681b      	ldr	r3, [r3, #0]
 800a310:	68db      	ldr	r3, [r3, #12]
 800a312:	f003 0302 	and.w	r3, r3, #2
 800a316:	2b02      	cmp	r3, #2
 800a318:	d11b      	bne.n	800a352 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800a31a:	687b      	ldr	r3, [r7, #4]
 800a31c:	681b      	ldr	r3, [r3, #0]
 800a31e:	f06f 0202 	mvn.w	r2, #2
 800a322:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800a324:	687b      	ldr	r3, [r7, #4]
 800a326:	2201      	movs	r2, #1
 800a328:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800a32a:	687b      	ldr	r3, [r7, #4]
 800a32c:	681b      	ldr	r3, [r3, #0]
 800a32e:	699b      	ldr	r3, [r3, #24]
 800a330:	f003 0303 	and.w	r3, r3, #3
 800a334:	2b00      	cmp	r3, #0
 800a336:	d003      	beq.n	800a340 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800a338:	6878      	ldr	r0, [r7, #4]
 800a33a:	f000 fa78 	bl	800a82e <HAL_TIM_IC_CaptureCallback>
 800a33e:	e005      	b.n	800a34c <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800a340:	6878      	ldr	r0, [r7, #4]
 800a342:	f000 fa6a 	bl	800a81a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a346:	6878      	ldr	r0, [r7, #4]
 800a348:	f000 fa7b 	bl	800a842 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a34c:	687b      	ldr	r3, [r7, #4]
 800a34e:	2200      	movs	r2, #0
 800a350:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800a352:	687b      	ldr	r3, [r7, #4]
 800a354:	681b      	ldr	r3, [r3, #0]
 800a356:	691b      	ldr	r3, [r3, #16]
 800a358:	f003 0304 	and.w	r3, r3, #4
 800a35c:	2b04      	cmp	r3, #4
 800a35e:	d122      	bne.n	800a3a6 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800a360:	687b      	ldr	r3, [r7, #4]
 800a362:	681b      	ldr	r3, [r3, #0]
 800a364:	68db      	ldr	r3, [r3, #12]
 800a366:	f003 0304 	and.w	r3, r3, #4
 800a36a:	2b04      	cmp	r3, #4
 800a36c:	d11b      	bne.n	800a3a6 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800a36e:	687b      	ldr	r3, [r7, #4]
 800a370:	681b      	ldr	r3, [r3, #0]
 800a372:	f06f 0204 	mvn.w	r2, #4
 800a376:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800a378:	687b      	ldr	r3, [r7, #4]
 800a37a:	2202      	movs	r2, #2
 800a37c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800a37e:	687b      	ldr	r3, [r7, #4]
 800a380:	681b      	ldr	r3, [r3, #0]
 800a382:	699b      	ldr	r3, [r3, #24]
 800a384:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a388:	2b00      	cmp	r3, #0
 800a38a:	d003      	beq.n	800a394 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a38c:	6878      	ldr	r0, [r7, #4]
 800a38e:	f000 fa4e 	bl	800a82e <HAL_TIM_IC_CaptureCallback>
 800a392:	e005      	b.n	800a3a0 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a394:	6878      	ldr	r0, [r7, #4]
 800a396:	f000 fa40 	bl	800a81a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a39a:	6878      	ldr	r0, [r7, #4]
 800a39c:	f000 fa51 	bl	800a842 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a3a0:	687b      	ldr	r3, [r7, #4]
 800a3a2:	2200      	movs	r2, #0
 800a3a4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800a3a6:	687b      	ldr	r3, [r7, #4]
 800a3a8:	681b      	ldr	r3, [r3, #0]
 800a3aa:	691b      	ldr	r3, [r3, #16]
 800a3ac:	f003 0308 	and.w	r3, r3, #8
 800a3b0:	2b08      	cmp	r3, #8
 800a3b2:	d122      	bne.n	800a3fa <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800a3b4:	687b      	ldr	r3, [r7, #4]
 800a3b6:	681b      	ldr	r3, [r3, #0]
 800a3b8:	68db      	ldr	r3, [r3, #12]
 800a3ba:	f003 0308 	and.w	r3, r3, #8
 800a3be:	2b08      	cmp	r3, #8
 800a3c0:	d11b      	bne.n	800a3fa <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800a3c2:	687b      	ldr	r3, [r7, #4]
 800a3c4:	681b      	ldr	r3, [r3, #0]
 800a3c6:	f06f 0208 	mvn.w	r2, #8
 800a3ca:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800a3cc:	687b      	ldr	r3, [r7, #4]
 800a3ce:	2204      	movs	r2, #4
 800a3d0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800a3d2:	687b      	ldr	r3, [r7, #4]
 800a3d4:	681b      	ldr	r3, [r3, #0]
 800a3d6:	69db      	ldr	r3, [r3, #28]
 800a3d8:	f003 0303 	and.w	r3, r3, #3
 800a3dc:	2b00      	cmp	r3, #0
 800a3de:	d003      	beq.n	800a3e8 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a3e0:	6878      	ldr	r0, [r7, #4]
 800a3e2:	f000 fa24 	bl	800a82e <HAL_TIM_IC_CaptureCallback>
 800a3e6:	e005      	b.n	800a3f4 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a3e8:	6878      	ldr	r0, [r7, #4]
 800a3ea:	f000 fa16 	bl	800a81a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a3ee:	6878      	ldr	r0, [r7, #4]
 800a3f0:	f000 fa27 	bl	800a842 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a3f4:	687b      	ldr	r3, [r7, #4]
 800a3f6:	2200      	movs	r2, #0
 800a3f8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800a3fa:	687b      	ldr	r3, [r7, #4]
 800a3fc:	681b      	ldr	r3, [r3, #0]
 800a3fe:	691b      	ldr	r3, [r3, #16]
 800a400:	f003 0310 	and.w	r3, r3, #16
 800a404:	2b10      	cmp	r3, #16
 800a406:	d122      	bne.n	800a44e <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800a408:	687b      	ldr	r3, [r7, #4]
 800a40a:	681b      	ldr	r3, [r3, #0]
 800a40c:	68db      	ldr	r3, [r3, #12]
 800a40e:	f003 0310 	and.w	r3, r3, #16
 800a412:	2b10      	cmp	r3, #16
 800a414:	d11b      	bne.n	800a44e <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800a416:	687b      	ldr	r3, [r7, #4]
 800a418:	681b      	ldr	r3, [r3, #0]
 800a41a:	f06f 0210 	mvn.w	r2, #16
 800a41e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800a420:	687b      	ldr	r3, [r7, #4]
 800a422:	2208      	movs	r2, #8
 800a424:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800a426:	687b      	ldr	r3, [r7, #4]
 800a428:	681b      	ldr	r3, [r3, #0]
 800a42a:	69db      	ldr	r3, [r3, #28]
 800a42c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a430:	2b00      	cmp	r3, #0
 800a432:	d003      	beq.n	800a43c <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a434:	6878      	ldr	r0, [r7, #4]
 800a436:	f000 f9fa 	bl	800a82e <HAL_TIM_IC_CaptureCallback>
 800a43a:	e005      	b.n	800a448 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a43c:	6878      	ldr	r0, [r7, #4]
 800a43e:	f000 f9ec 	bl	800a81a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a442:	6878      	ldr	r0, [r7, #4]
 800a444:	f000 f9fd 	bl	800a842 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a448:	687b      	ldr	r3, [r7, #4]
 800a44a:	2200      	movs	r2, #0
 800a44c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800a44e:	687b      	ldr	r3, [r7, #4]
 800a450:	681b      	ldr	r3, [r3, #0]
 800a452:	691b      	ldr	r3, [r3, #16]
 800a454:	f003 0301 	and.w	r3, r3, #1
 800a458:	2b01      	cmp	r3, #1
 800a45a:	d10e      	bne.n	800a47a <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800a45c:	687b      	ldr	r3, [r7, #4]
 800a45e:	681b      	ldr	r3, [r3, #0]
 800a460:	68db      	ldr	r3, [r3, #12]
 800a462:	f003 0301 	and.w	r3, r3, #1
 800a466:	2b01      	cmp	r3, #1
 800a468:	d107      	bne.n	800a47a <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800a46a:	687b      	ldr	r3, [r7, #4]
 800a46c:	681b      	ldr	r3, [r3, #0]
 800a46e:	f06f 0201 	mvn.w	r2, #1
 800a472:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800a474:	6878      	ldr	r0, [r7, #4]
 800a476:	f7f7 ffb5 	bl	80023e4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800a47a:	687b      	ldr	r3, [r7, #4]
 800a47c:	681b      	ldr	r3, [r3, #0]
 800a47e:	691b      	ldr	r3, [r3, #16]
 800a480:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a484:	2b80      	cmp	r3, #128	; 0x80
 800a486:	d10e      	bne.n	800a4a6 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800a488:	687b      	ldr	r3, [r7, #4]
 800a48a:	681b      	ldr	r3, [r3, #0]
 800a48c:	68db      	ldr	r3, [r3, #12]
 800a48e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a492:	2b80      	cmp	r3, #128	; 0x80
 800a494:	d107      	bne.n	800a4a6 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800a496:	687b      	ldr	r3, [r7, #4]
 800a498:	681b      	ldr	r3, [r3, #0]
 800a49a:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800a49e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800a4a0:	6878      	ldr	r0, [r7, #4]
 800a4a2:	f000 fda5 	bl	800aff0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800a4a6:	687b      	ldr	r3, [r7, #4]
 800a4a8:	681b      	ldr	r3, [r3, #0]
 800a4aa:	691b      	ldr	r3, [r3, #16]
 800a4ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a4b0:	2b40      	cmp	r3, #64	; 0x40
 800a4b2:	d10e      	bne.n	800a4d2 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800a4b4:	687b      	ldr	r3, [r7, #4]
 800a4b6:	681b      	ldr	r3, [r3, #0]
 800a4b8:	68db      	ldr	r3, [r3, #12]
 800a4ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a4be:	2b40      	cmp	r3, #64	; 0x40
 800a4c0:	d107      	bne.n	800a4d2 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800a4c2:	687b      	ldr	r3, [r7, #4]
 800a4c4:	681b      	ldr	r3, [r3, #0]
 800a4c6:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800a4ca:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800a4cc:	6878      	ldr	r0, [r7, #4]
 800a4ce:	f000 f9c2 	bl	800a856 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800a4d2:	687b      	ldr	r3, [r7, #4]
 800a4d4:	681b      	ldr	r3, [r3, #0]
 800a4d6:	691b      	ldr	r3, [r3, #16]
 800a4d8:	f003 0320 	and.w	r3, r3, #32
 800a4dc:	2b20      	cmp	r3, #32
 800a4de:	d10e      	bne.n	800a4fe <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800a4e0:	687b      	ldr	r3, [r7, #4]
 800a4e2:	681b      	ldr	r3, [r3, #0]
 800a4e4:	68db      	ldr	r3, [r3, #12]
 800a4e6:	f003 0320 	and.w	r3, r3, #32
 800a4ea:	2b20      	cmp	r3, #32
 800a4ec:	d107      	bne.n	800a4fe <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800a4ee:	687b      	ldr	r3, [r7, #4]
 800a4f0:	681b      	ldr	r3, [r3, #0]
 800a4f2:	f06f 0220 	mvn.w	r2, #32
 800a4f6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800a4f8:	6878      	ldr	r0, [r7, #4]
 800a4fa:	f000 fd6f 	bl	800afdc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800a4fe:	bf00      	nop
 800a500:	3708      	adds	r7, #8
 800a502:	46bd      	mov	sp, r7
 800a504:	bd80      	pop	{r7, pc}
	...

0800a508 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800a508:	b580      	push	{r7, lr}
 800a50a:	b086      	sub	sp, #24
 800a50c:	af00      	add	r7, sp, #0
 800a50e:	60f8      	str	r0, [r7, #12]
 800a510:	60b9      	str	r1, [r7, #8]
 800a512:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a514:	2300      	movs	r3, #0
 800a516:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800a518:	68fb      	ldr	r3, [r7, #12]
 800a51a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a51e:	2b01      	cmp	r3, #1
 800a520:	d101      	bne.n	800a526 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800a522:	2302      	movs	r3, #2
 800a524:	e0ae      	b.n	800a684 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800a526:	68fb      	ldr	r3, [r7, #12]
 800a528:	2201      	movs	r2, #1
 800a52a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800a52e:	687b      	ldr	r3, [r7, #4]
 800a530:	2b0c      	cmp	r3, #12
 800a532:	f200 809f 	bhi.w	800a674 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800a536:	a201      	add	r2, pc, #4	; (adr r2, 800a53c <HAL_TIM_PWM_ConfigChannel+0x34>)
 800a538:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a53c:	0800a571 	.word	0x0800a571
 800a540:	0800a675 	.word	0x0800a675
 800a544:	0800a675 	.word	0x0800a675
 800a548:	0800a675 	.word	0x0800a675
 800a54c:	0800a5b1 	.word	0x0800a5b1
 800a550:	0800a675 	.word	0x0800a675
 800a554:	0800a675 	.word	0x0800a675
 800a558:	0800a675 	.word	0x0800a675
 800a55c:	0800a5f3 	.word	0x0800a5f3
 800a560:	0800a675 	.word	0x0800a675
 800a564:	0800a675 	.word	0x0800a675
 800a568:	0800a675 	.word	0x0800a675
 800a56c:	0800a633 	.word	0x0800a633
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800a570:	68fb      	ldr	r3, [r7, #12]
 800a572:	681b      	ldr	r3, [r3, #0]
 800a574:	68b9      	ldr	r1, [r7, #8]
 800a576:	4618      	mov	r0, r3
 800a578:	f000 fa18 	bl	800a9ac <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800a57c:	68fb      	ldr	r3, [r7, #12]
 800a57e:	681b      	ldr	r3, [r3, #0]
 800a580:	699a      	ldr	r2, [r3, #24]
 800a582:	68fb      	ldr	r3, [r7, #12]
 800a584:	681b      	ldr	r3, [r3, #0]
 800a586:	f042 0208 	orr.w	r2, r2, #8
 800a58a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800a58c:	68fb      	ldr	r3, [r7, #12]
 800a58e:	681b      	ldr	r3, [r3, #0]
 800a590:	699a      	ldr	r2, [r3, #24]
 800a592:	68fb      	ldr	r3, [r7, #12]
 800a594:	681b      	ldr	r3, [r3, #0]
 800a596:	f022 0204 	bic.w	r2, r2, #4
 800a59a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800a59c:	68fb      	ldr	r3, [r7, #12]
 800a59e:	681b      	ldr	r3, [r3, #0]
 800a5a0:	6999      	ldr	r1, [r3, #24]
 800a5a2:	68bb      	ldr	r3, [r7, #8]
 800a5a4:	691a      	ldr	r2, [r3, #16]
 800a5a6:	68fb      	ldr	r3, [r7, #12]
 800a5a8:	681b      	ldr	r3, [r3, #0]
 800a5aa:	430a      	orrs	r2, r1
 800a5ac:	619a      	str	r2, [r3, #24]
      break;
 800a5ae:	e064      	b.n	800a67a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800a5b0:	68fb      	ldr	r3, [r7, #12]
 800a5b2:	681b      	ldr	r3, [r3, #0]
 800a5b4:	68b9      	ldr	r1, [r7, #8]
 800a5b6:	4618      	mov	r0, r3
 800a5b8:	f000 fa68 	bl	800aa8c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800a5bc:	68fb      	ldr	r3, [r7, #12]
 800a5be:	681b      	ldr	r3, [r3, #0]
 800a5c0:	699a      	ldr	r2, [r3, #24]
 800a5c2:	68fb      	ldr	r3, [r7, #12]
 800a5c4:	681b      	ldr	r3, [r3, #0]
 800a5c6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800a5ca:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800a5cc:	68fb      	ldr	r3, [r7, #12]
 800a5ce:	681b      	ldr	r3, [r3, #0]
 800a5d0:	699a      	ldr	r2, [r3, #24]
 800a5d2:	68fb      	ldr	r3, [r7, #12]
 800a5d4:	681b      	ldr	r3, [r3, #0]
 800a5d6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800a5da:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800a5dc:	68fb      	ldr	r3, [r7, #12]
 800a5de:	681b      	ldr	r3, [r3, #0]
 800a5e0:	6999      	ldr	r1, [r3, #24]
 800a5e2:	68bb      	ldr	r3, [r7, #8]
 800a5e4:	691b      	ldr	r3, [r3, #16]
 800a5e6:	021a      	lsls	r2, r3, #8
 800a5e8:	68fb      	ldr	r3, [r7, #12]
 800a5ea:	681b      	ldr	r3, [r3, #0]
 800a5ec:	430a      	orrs	r2, r1
 800a5ee:	619a      	str	r2, [r3, #24]
      break;
 800a5f0:	e043      	b.n	800a67a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800a5f2:	68fb      	ldr	r3, [r7, #12]
 800a5f4:	681b      	ldr	r3, [r3, #0]
 800a5f6:	68b9      	ldr	r1, [r7, #8]
 800a5f8:	4618      	mov	r0, r3
 800a5fa:	f000 fabd 	bl	800ab78 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800a5fe:	68fb      	ldr	r3, [r7, #12]
 800a600:	681b      	ldr	r3, [r3, #0]
 800a602:	69da      	ldr	r2, [r3, #28]
 800a604:	68fb      	ldr	r3, [r7, #12]
 800a606:	681b      	ldr	r3, [r3, #0]
 800a608:	f042 0208 	orr.w	r2, r2, #8
 800a60c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800a60e:	68fb      	ldr	r3, [r7, #12]
 800a610:	681b      	ldr	r3, [r3, #0]
 800a612:	69da      	ldr	r2, [r3, #28]
 800a614:	68fb      	ldr	r3, [r7, #12]
 800a616:	681b      	ldr	r3, [r3, #0]
 800a618:	f022 0204 	bic.w	r2, r2, #4
 800a61c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800a61e:	68fb      	ldr	r3, [r7, #12]
 800a620:	681b      	ldr	r3, [r3, #0]
 800a622:	69d9      	ldr	r1, [r3, #28]
 800a624:	68bb      	ldr	r3, [r7, #8]
 800a626:	691a      	ldr	r2, [r3, #16]
 800a628:	68fb      	ldr	r3, [r7, #12]
 800a62a:	681b      	ldr	r3, [r3, #0]
 800a62c:	430a      	orrs	r2, r1
 800a62e:	61da      	str	r2, [r3, #28]
      break;
 800a630:	e023      	b.n	800a67a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800a632:	68fb      	ldr	r3, [r7, #12]
 800a634:	681b      	ldr	r3, [r3, #0]
 800a636:	68b9      	ldr	r1, [r7, #8]
 800a638:	4618      	mov	r0, r3
 800a63a:	f000 fb11 	bl	800ac60 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800a63e:	68fb      	ldr	r3, [r7, #12]
 800a640:	681b      	ldr	r3, [r3, #0]
 800a642:	69da      	ldr	r2, [r3, #28]
 800a644:	68fb      	ldr	r3, [r7, #12]
 800a646:	681b      	ldr	r3, [r3, #0]
 800a648:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800a64c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800a64e:	68fb      	ldr	r3, [r7, #12]
 800a650:	681b      	ldr	r3, [r3, #0]
 800a652:	69da      	ldr	r2, [r3, #28]
 800a654:	68fb      	ldr	r3, [r7, #12]
 800a656:	681b      	ldr	r3, [r3, #0]
 800a658:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800a65c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800a65e:	68fb      	ldr	r3, [r7, #12]
 800a660:	681b      	ldr	r3, [r3, #0]
 800a662:	69d9      	ldr	r1, [r3, #28]
 800a664:	68bb      	ldr	r3, [r7, #8]
 800a666:	691b      	ldr	r3, [r3, #16]
 800a668:	021a      	lsls	r2, r3, #8
 800a66a:	68fb      	ldr	r3, [r7, #12]
 800a66c:	681b      	ldr	r3, [r3, #0]
 800a66e:	430a      	orrs	r2, r1
 800a670:	61da      	str	r2, [r3, #28]
      break;
 800a672:	e002      	b.n	800a67a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800a674:	2301      	movs	r3, #1
 800a676:	75fb      	strb	r3, [r7, #23]
      break;
 800a678:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800a67a:	68fb      	ldr	r3, [r7, #12]
 800a67c:	2200      	movs	r2, #0
 800a67e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800a682:	7dfb      	ldrb	r3, [r7, #23]
}
 800a684:	4618      	mov	r0, r3
 800a686:	3718      	adds	r7, #24
 800a688:	46bd      	mov	sp, r7
 800a68a:	bd80      	pop	{r7, pc}

0800a68c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800a68c:	b580      	push	{r7, lr}
 800a68e:	b084      	sub	sp, #16
 800a690:	af00      	add	r7, sp, #0
 800a692:	6078      	str	r0, [r7, #4]
 800a694:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800a696:	2300      	movs	r3, #0
 800a698:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800a69a:	687b      	ldr	r3, [r7, #4]
 800a69c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a6a0:	2b01      	cmp	r3, #1
 800a6a2:	d101      	bne.n	800a6a8 <HAL_TIM_ConfigClockSource+0x1c>
 800a6a4:	2302      	movs	r3, #2
 800a6a6:	e0b4      	b.n	800a812 <HAL_TIM_ConfigClockSource+0x186>
 800a6a8:	687b      	ldr	r3, [r7, #4]
 800a6aa:	2201      	movs	r2, #1
 800a6ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800a6b0:	687b      	ldr	r3, [r7, #4]
 800a6b2:	2202      	movs	r2, #2
 800a6b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800a6b8:	687b      	ldr	r3, [r7, #4]
 800a6ba:	681b      	ldr	r3, [r3, #0]
 800a6bc:	689b      	ldr	r3, [r3, #8]
 800a6be:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800a6c0:	68bb      	ldr	r3, [r7, #8]
 800a6c2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800a6c6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a6c8:	68bb      	ldr	r3, [r7, #8]
 800a6ca:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800a6ce:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800a6d0:	687b      	ldr	r3, [r7, #4]
 800a6d2:	681b      	ldr	r3, [r3, #0]
 800a6d4:	68ba      	ldr	r2, [r7, #8]
 800a6d6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800a6d8:	683b      	ldr	r3, [r7, #0]
 800a6da:	681b      	ldr	r3, [r3, #0]
 800a6dc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a6e0:	d03e      	beq.n	800a760 <HAL_TIM_ConfigClockSource+0xd4>
 800a6e2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a6e6:	f200 8087 	bhi.w	800a7f8 <HAL_TIM_ConfigClockSource+0x16c>
 800a6ea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a6ee:	f000 8086 	beq.w	800a7fe <HAL_TIM_ConfigClockSource+0x172>
 800a6f2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a6f6:	d87f      	bhi.n	800a7f8 <HAL_TIM_ConfigClockSource+0x16c>
 800a6f8:	2b70      	cmp	r3, #112	; 0x70
 800a6fa:	d01a      	beq.n	800a732 <HAL_TIM_ConfigClockSource+0xa6>
 800a6fc:	2b70      	cmp	r3, #112	; 0x70
 800a6fe:	d87b      	bhi.n	800a7f8 <HAL_TIM_ConfigClockSource+0x16c>
 800a700:	2b60      	cmp	r3, #96	; 0x60
 800a702:	d050      	beq.n	800a7a6 <HAL_TIM_ConfigClockSource+0x11a>
 800a704:	2b60      	cmp	r3, #96	; 0x60
 800a706:	d877      	bhi.n	800a7f8 <HAL_TIM_ConfigClockSource+0x16c>
 800a708:	2b50      	cmp	r3, #80	; 0x50
 800a70a:	d03c      	beq.n	800a786 <HAL_TIM_ConfigClockSource+0xfa>
 800a70c:	2b50      	cmp	r3, #80	; 0x50
 800a70e:	d873      	bhi.n	800a7f8 <HAL_TIM_ConfigClockSource+0x16c>
 800a710:	2b40      	cmp	r3, #64	; 0x40
 800a712:	d058      	beq.n	800a7c6 <HAL_TIM_ConfigClockSource+0x13a>
 800a714:	2b40      	cmp	r3, #64	; 0x40
 800a716:	d86f      	bhi.n	800a7f8 <HAL_TIM_ConfigClockSource+0x16c>
 800a718:	2b30      	cmp	r3, #48	; 0x30
 800a71a:	d064      	beq.n	800a7e6 <HAL_TIM_ConfigClockSource+0x15a>
 800a71c:	2b30      	cmp	r3, #48	; 0x30
 800a71e:	d86b      	bhi.n	800a7f8 <HAL_TIM_ConfigClockSource+0x16c>
 800a720:	2b20      	cmp	r3, #32
 800a722:	d060      	beq.n	800a7e6 <HAL_TIM_ConfigClockSource+0x15a>
 800a724:	2b20      	cmp	r3, #32
 800a726:	d867      	bhi.n	800a7f8 <HAL_TIM_ConfigClockSource+0x16c>
 800a728:	2b00      	cmp	r3, #0
 800a72a:	d05c      	beq.n	800a7e6 <HAL_TIM_ConfigClockSource+0x15a>
 800a72c:	2b10      	cmp	r3, #16
 800a72e:	d05a      	beq.n	800a7e6 <HAL_TIM_ConfigClockSource+0x15a>
 800a730:	e062      	b.n	800a7f8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800a732:	687b      	ldr	r3, [r7, #4]
 800a734:	6818      	ldr	r0, [r3, #0]
 800a736:	683b      	ldr	r3, [r7, #0]
 800a738:	6899      	ldr	r1, [r3, #8]
 800a73a:	683b      	ldr	r3, [r7, #0]
 800a73c:	685a      	ldr	r2, [r3, #4]
 800a73e:	683b      	ldr	r3, [r7, #0]
 800a740:	68db      	ldr	r3, [r3, #12]
 800a742:	f000 fb5d 	bl	800ae00 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800a746:	687b      	ldr	r3, [r7, #4]
 800a748:	681b      	ldr	r3, [r3, #0]
 800a74a:	689b      	ldr	r3, [r3, #8]
 800a74c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800a74e:	68bb      	ldr	r3, [r7, #8]
 800a750:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800a754:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800a756:	687b      	ldr	r3, [r7, #4]
 800a758:	681b      	ldr	r3, [r3, #0]
 800a75a:	68ba      	ldr	r2, [r7, #8]
 800a75c:	609a      	str	r2, [r3, #8]
      break;
 800a75e:	e04f      	b.n	800a800 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800a760:	687b      	ldr	r3, [r7, #4]
 800a762:	6818      	ldr	r0, [r3, #0]
 800a764:	683b      	ldr	r3, [r7, #0]
 800a766:	6899      	ldr	r1, [r3, #8]
 800a768:	683b      	ldr	r3, [r7, #0]
 800a76a:	685a      	ldr	r2, [r3, #4]
 800a76c:	683b      	ldr	r3, [r7, #0]
 800a76e:	68db      	ldr	r3, [r3, #12]
 800a770:	f000 fb46 	bl	800ae00 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800a774:	687b      	ldr	r3, [r7, #4]
 800a776:	681b      	ldr	r3, [r3, #0]
 800a778:	689a      	ldr	r2, [r3, #8]
 800a77a:	687b      	ldr	r3, [r7, #4]
 800a77c:	681b      	ldr	r3, [r3, #0]
 800a77e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800a782:	609a      	str	r2, [r3, #8]
      break;
 800a784:	e03c      	b.n	800a800 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800a786:	687b      	ldr	r3, [r7, #4]
 800a788:	6818      	ldr	r0, [r3, #0]
 800a78a:	683b      	ldr	r3, [r7, #0]
 800a78c:	6859      	ldr	r1, [r3, #4]
 800a78e:	683b      	ldr	r3, [r7, #0]
 800a790:	68db      	ldr	r3, [r3, #12]
 800a792:	461a      	mov	r2, r3
 800a794:	f000 faba 	bl	800ad0c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800a798:	687b      	ldr	r3, [r7, #4]
 800a79a:	681b      	ldr	r3, [r3, #0]
 800a79c:	2150      	movs	r1, #80	; 0x50
 800a79e:	4618      	mov	r0, r3
 800a7a0:	f000 fb13 	bl	800adca <TIM_ITRx_SetConfig>
      break;
 800a7a4:	e02c      	b.n	800a800 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800a7a6:	687b      	ldr	r3, [r7, #4]
 800a7a8:	6818      	ldr	r0, [r3, #0]
 800a7aa:	683b      	ldr	r3, [r7, #0]
 800a7ac:	6859      	ldr	r1, [r3, #4]
 800a7ae:	683b      	ldr	r3, [r7, #0]
 800a7b0:	68db      	ldr	r3, [r3, #12]
 800a7b2:	461a      	mov	r2, r3
 800a7b4:	f000 fad9 	bl	800ad6a <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800a7b8:	687b      	ldr	r3, [r7, #4]
 800a7ba:	681b      	ldr	r3, [r3, #0]
 800a7bc:	2160      	movs	r1, #96	; 0x60
 800a7be:	4618      	mov	r0, r3
 800a7c0:	f000 fb03 	bl	800adca <TIM_ITRx_SetConfig>
      break;
 800a7c4:	e01c      	b.n	800a800 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800a7c6:	687b      	ldr	r3, [r7, #4]
 800a7c8:	6818      	ldr	r0, [r3, #0]
 800a7ca:	683b      	ldr	r3, [r7, #0]
 800a7cc:	6859      	ldr	r1, [r3, #4]
 800a7ce:	683b      	ldr	r3, [r7, #0]
 800a7d0:	68db      	ldr	r3, [r3, #12]
 800a7d2:	461a      	mov	r2, r3
 800a7d4:	f000 fa9a 	bl	800ad0c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800a7d8:	687b      	ldr	r3, [r7, #4]
 800a7da:	681b      	ldr	r3, [r3, #0]
 800a7dc:	2140      	movs	r1, #64	; 0x40
 800a7de:	4618      	mov	r0, r3
 800a7e0:	f000 faf3 	bl	800adca <TIM_ITRx_SetConfig>
      break;
 800a7e4:	e00c      	b.n	800a800 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800a7e6:	687b      	ldr	r3, [r7, #4]
 800a7e8:	681a      	ldr	r2, [r3, #0]
 800a7ea:	683b      	ldr	r3, [r7, #0]
 800a7ec:	681b      	ldr	r3, [r3, #0]
 800a7ee:	4619      	mov	r1, r3
 800a7f0:	4610      	mov	r0, r2
 800a7f2:	f000 faea 	bl	800adca <TIM_ITRx_SetConfig>
      break;
 800a7f6:	e003      	b.n	800a800 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800a7f8:	2301      	movs	r3, #1
 800a7fa:	73fb      	strb	r3, [r7, #15]
      break;
 800a7fc:	e000      	b.n	800a800 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800a7fe:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800a800:	687b      	ldr	r3, [r7, #4]
 800a802:	2201      	movs	r2, #1
 800a804:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800a808:	687b      	ldr	r3, [r7, #4]
 800a80a:	2200      	movs	r2, #0
 800a80c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800a810:	7bfb      	ldrb	r3, [r7, #15]
}
 800a812:	4618      	mov	r0, r3
 800a814:	3710      	adds	r7, #16
 800a816:	46bd      	mov	sp, r7
 800a818:	bd80      	pop	{r7, pc}

0800a81a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800a81a:	b480      	push	{r7}
 800a81c:	b083      	sub	sp, #12
 800a81e:	af00      	add	r7, sp, #0
 800a820:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800a822:	bf00      	nop
 800a824:	370c      	adds	r7, #12
 800a826:	46bd      	mov	sp, r7
 800a828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a82c:	4770      	bx	lr

0800a82e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800a82e:	b480      	push	{r7}
 800a830:	b083      	sub	sp, #12
 800a832:	af00      	add	r7, sp, #0
 800a834:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800a836:	bf00      	nop
 800a838:	370c      	adds	r7, #12
 800a83a:	46bd      	mov	sp, r7
 800a83c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a840:	4770      	bx	lr

0800a842 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800a842:	b480      	push	{r7}
 800a844:	b083      	sub	sp, #12
 800a846:	af00      	add	r7, sp, #0
 800a848:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800a84a:	bf00      	nop
 800a84c:	370c      	adds	r7, #12
 800a84e:	46bd      	mov	sp, r7
 800a850:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a854:	4770      	bx	lr

0800a856 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800a856:	b480      	push	{r7}
 800a858:	b083      	sub	sp, #12
 800a85a:	af00      	add	r7, sp, #0
 800a85c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800a85e:	bf00      	nop
 800a860:	370c      	adds	r7, #12
 800a862:	46bd      	mov	sp, r7
 800a864:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a868:	4770      	bx	lr
	...

0800a86c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800a86c:	b480      	push	{r7}
 800a86e:	b085      	sub	sp, #20
 800a870:	af00      	add	r7, sp, #0
 800a872:	6078      	str	r0, [r7, #4]
 800a874:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800a876:	687b      	ldr	r3, [r7, #4]
 800a878:	681b      	ldr	r3, [r3, #0]
 800a87a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a87c:	687b      	ldr	r3, [r7, #4]
 800a87e:	4a40      	ldr	r2, [pc, #256]	; (800a980 <TIM_Base_SetConfig+0x114>)
 800a880:	4293      	cmp	r3, r2
 800a882:	d013      	beq.n	800a8ac <TIM_Base_SetConfig+0x40>
 800a884:	687b      	ldr	r3, [r7, #4]
 800a886:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a88a:	d00f      	beq.n	800a8ac <TIM_Base_SetConfig+0x40>
 800a88c:	687b      	ldr	r3, [r7, #4]
 800a88e:	4a3d      	ldr	r2, [pc, #244]	; (800a984 <TIM_Base_SetConfig+0x118>)
 800a890:	4293      	cmp	r3, r2
 800a892:	d00b      	beq.n	800a8ac <TIM_Base_SetConfig+0x40>
 800a894:	687b      	ldr	r3, [r7, #4]
 800a896:	4a3c      	ldr	r2, [pc, #240]	; (800a988 <TIM_Base_SetConfig+0x11c>)
 800a898:	4293      	cmp	r3, r2
 800a89a:	d007      	beq.n	800a8ac <TIM_Base_SetConfig+0x40>
 800a89c:	687b      	ldr	r3, [r7, #4]
 800a89e:	4a3b      	ldr	r2, [pc, #236]	; (800a98c <TIM_Base_SetConfig+0x120>)
 800a8a0:	4293      	cmp	r3, r2
 800a8a2:	d003      	beq.n	800a8ac <TIM_Base_SetConfig+0x40>
 800a8a4:	687b      	ldr	r3, [r7, #4]
 800a8a6:	4a3a      	ldr	r2, [pc, #232]	; (800a990 <TIM_Base_SetConfig+0x124>)
 800a8a8:	4293      	cmp	r3, r2
 800a8aa:	d108      	bne.n	800a8be <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a8ac:	68fb      	ldr	r3, [r7, #12]
 800a8ae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a8b2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800a8b4:	683b      	ldr	r3, [r7, #0]
 800a8b6:	685b      	ldr	r3, [r3, #4]
 800a8b8:	68fa      	ldr	r2, [r7, #12]
 800a8ba:	4313      	orrs	r3, r2
 800a8bc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a8be:	687b      	ldr	r3, [r7, #4]
 800a8c0:	4a2f      	ldr	r2, [pc, #188]	; (800a980 <TIM_Base_SetConfig+0x114>)
 800a8c2:	4293      	cmp	r3, r2
 800a8c4:	d02b      	beq.n	800a91e <TIM_Base_SetConfig+0xb2>
 800a8c6:	687b      	ldr	r3, [r7, #4]
 800a8c8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a8cc:	d027      	beq.n	800a91e <TIM_Base_SetConfig+0xb2>
 800a8ce:	687b      	ldr	r3, [r7, #4]
 800a8d0:	4a2c      	ldr	r2, [pc, #176]	; (800a984 <TIM_Base_SetConfig+0x118>)
 800a8d2:	4293      	cmp	r3, r2
 800a8d4:	d023      	beq.n	800a91e <TIM_Base_SetConfig+0xb2>
 800a8d6:	687b      	ldr	r3, [r7, #4]
 800a8d8:	4a2b      	ldr	r2, [pc, #172]	; (800a988 <TIM_Base_SetConfig+0x11c>)
 800a8da:	4293      	cmp	r3, r2
 800a8dc:	d01f      	beq.n	800a91e <TIM_Base_SetConfig+0xb2>
 800a8de:	687b      	ldr	r3, [r7, #4]
 800a8e0:	4a2a      	ldr	r2, [pc, #168]	; (800a98c <TIM_Base_SetConfig+0x120>)
 800a8e2:	4293      	cmp	r3, r2
 800a8e4:	d01b      	beq.n	800a91e <TIM_Base_SetConfig+0xb2>
 800a8e6:	687b      	ldr	r3, [r7, #4]
 800a8e8:	4a29      	ldr	r2, [pc, #164]	; (800a990 <TIM_Base_SetConfig+0x124>)
 800a8ea:	4293      	cmp	r3, r2
 800a8ec:	d017      	beq.n	800a91e <TIM_Base_SetConfig+0xb2>
 800a8ee:	687b      	ldr	r3, [r7, #4]
 800a8f0:	4a28      	ldr	r2, [pc, #160]	; (800a994 <TIM_Base_SetConfig+0x128>)
 800a8f2:	4293      	cmp	r3, r2
 800a8f4:	d013      	beq.n	800a91e <TIM_Base_SetConfig+0xb2>
 800a8f6:	687b      	ldr	r3, [r7, #4]
 800a8f8:	4a27      	ldr	r2, [pc, #156]	; (800a998 <TIM_Base_SetConfig+0x12c>)
 800a8fa:	4293      	cmp	r3, r2
 800a8fc:	d00f      	beq.n	800a91e <TIM_Base_SetConfig+0xb2>
 800a8fe:	687b      	ldr	r3, [r7, #4]
 800a900:	4a26      	ldr	r2, [pc, #152]	; (800a99c <TIM_Base_SetConfig+0x130>)
 800a902:	4293      	cmp	r3, r2
 800a904:	d00b      	beq.n	800a91e <TIM_Base_SetConfig+0xb2>
 800a906:	687b      	ldr	r3, [r7, #4]
 800a908:	4a25      	ldr	r2, [pc, #148]	; (800a9a0 <TIM_Base_SetConfig+0x134>)
 800a90a:	4293      	cmp	r3, r2
 800a90c:	d007      	beq.n	800a91e <TIM_Base_SetConfig+0xb2>
 800a90e:	687b      	ldr	r3, [r7, #4]
 800a910:	4a24      	ldr	r2, [pc, #144]	; (800a9a4 <TIM_Base_SetConfig+0x138>)
 800a912:	4293      	cmp	r3, r2
 800a914:	d003      	beq.n	800a91e <TIM_Base_SetConfig+0xb2>
 800a916:	687b      	ldr	r3, [r7, #4]
 800a918:	4a23      	ldr	r2, [pc, #140]	; (800a9a8 <TIM_Base_SetConfig+0x13c>)
 800a91a:	4293      	cmp	r3, r2
 800a91c:	d108      	bne.n	800a930 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800a91e:	68fb      	ldr	r3, [r7, #12]
 800a920:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a924:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a926:	683b      	ldr	r3, [r7, #0]
 800a928:	68db      	ldr	r3, [r3, #12]
 800a92a:	68fa      	ldr	r2, [r7, #12]
 800a92c:	4313      	orrs	r3, r2
 800a92e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a930:	68fb      	ldr	r3, [r7, #12]
 800a932:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800a936:	683b      	ldr	r3, [r7, #0]
 800a938:	695b      	ldr	r3, [r3, #20]
 800a93a:	4313      	orrs	r3, r2
 800a93c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800a93e:	687b      	ldr	r3, [r7, #4]
 800a940:	68fa      	ldr	r2, [r7, #12]
 800a942:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a944:	683b      	ldr	r3, [r7, #0]
 800a946:	689a      	ldr	r2, [r3, #8]
 800a948:	687b      	ldr	r3, [r7, #4]
 800a94a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800a94c:	683b      	ldr	r3, [r7, #0]
 800a94e:	681a      	ldr	r2, [r3, #0]
 800a950:	687b      	ldr	r3, [r7, #4]
 800a952:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a954:	687b      	ldr	r3, [r7, #4]
 800a956:	4a0a      	ldr	r2, [pc, #40]	; (800a980 <TIM_Base_SetConfig+0x114>)
 800a958:	4293      	cmp	r3, r2
 800a95a:	d003      	beq.n	800a964 <TIM_Base_SetConfig+0xf8>
 800a95c:	687b      	ldr	r3, [r7, #4]
 800a95e:	4a0c      	ldr	r2, [pc, #48]	; (800a990 <TIM_Base_SetConfig+0x124>)
 800a960:	4293      	cmp	r3, r2
 800a962:	d103      	bne.n	800a96c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800a964:	683b      	ldr	r3, [r7, #0]
 800a966:	691a      	ldr	r2, [r3, #16]
 800a968:	687b      	ldr	r3, [r7, #4]
 800a96a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800a96c:	687b      	ldr	r3, [r7, #4]
 800a96e:	2201      	movs	r2, #1
 800a970:	615a      	str	r2, [r3, #20]
}
 800a972:	bf00      	nop
 800a974:	3714      	adds	r7, #20
 800a976:	46bd      	mov	sp, r7
 800a978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a97c:	4770      	bx	lr
 800a97e:	bf00      	nop
 800a980:	40010000 	.word	0x40010000
 800a984:	40000400 	.word	0x40000400
 800a988:	40000800 	.word	0x40000800
 800a98c:	40000c00 	.word	0x40000c00
 800a990:	40010400 	.word	0x40010400
 800a994:	40014000 	.word	0x40014000
 800a998:	40014400 	.word	0x40014400
 800a99c:	40014800 	.word	0x40014800
 800a9a0:	40001800 	.word	0x40001800
 800a9a4:	40001c00 	.word	0x40001c00
 800a9a8:	40002000 	.word	0x40002000

0800a9ac <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a9ac:	b480      	push	{r7}
 800a9ae:	b087      	sub	sp, #28
 800a9b0:	af00      	add	r7, sp, #0
 800a9b2:	6078      	str	r0, [r7, #4]
 800a9b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a9b6:	687b      	ldr	r3, [r7, #4]
 800a9b8:	6a1b      	ldr	r3, [r3, #32]
 800a9ba:	f023 0201 	bic.w	r2, r3, #1
 800a9be:	687b      	ldr	r3, [r7, #4]
 800a9c0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a9c2:	687b      	ldr	r3, [r7, #4]
 800a9c4:	6a1b      	ldr	r3, [r3, #32]
 800a9c6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a9c8:	687b      	ldr	r3, [r7, #4]
 800a9ca:	685b      	ldr	r3, [r3, #4]
 800a9cc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a9ce:	687b      	ldr	r3, [r7, #4]
 800a9d0:	699b      	ldr	r3, [r3, #24]
 800a9d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800a9d4:	68fb      	ldr	r3, [r7, #12]
 800a9d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a9da:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800a9dc:	68fb      	ldr	r3, [r7, #12]
 800a9de:	f023 0303 	bic.w	r3, r3, #3
 800a9e2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a9e4:	683b      	ldr	r3, [r7, #0]
 800a9e6:	681b      	ldr	r3, [r3, #0]
 800a9e8:	68fa      	ldr	r2, [r7, #12]
 800a9ea:	4313      	orrs	r3, r2
 800a9ec:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800a9ee:	697b      	ldr	r3, [r7, #20]
 800a9f0:	f023 0302 	bic.w	r3, r3, #2
 800a9f4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800a9f6:	683b      	ldr	r3, [r7, #0]
 800a9f8:	689b      	ldr	r3, [r3, #8]
 800a9fa:	697a      	ldr	r2, [r7, #20]
 800a9fc:	4313      	orrs	r3, r2
 800a9fe:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800aa00:	687b      	ldr	r3, [r7, #4]
 800aa02:	4a20      	ldr	r2, [pc, #128]	; (800aa84 <TIM_OC1_SetConfig+0xd8>)
 800aa04:	4293      	cmp	r3, r2
 800aa06:	d003      	beq.n	800aa10 <TIM_OC1_SetConfig+0x64>
 800aa08:	687b      	ldr	r3, [r7, #4]
 800aa0a:	4a1f      	ldr	r2, [pc, #124]	; (800aa88 <TIM_OC1_SetConfig+0xdc>)
 800aa0c:	4293      	cmp	r3, r2
 800aa0e:	d10c      	bne.n	800aa2a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800aa10:	697b      	ldr	r3, [r7, #20]
 800aa12:	f023 0308 	bic.w	r3, r3, #8
 800aa16:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800aa18:	683b      	ldr	r3, [r7, #0]
 800aa1a:	68db      	ldr	r3, [r3, #12]
 800aa1c:	697a      	ldr	r2, [r7, #20]
 800aa1e:	4313      	orrs	r3, r2
 800aa20:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800aa22:	697b      	ldr	r3, [r7, #20]
 800aa24:	f023 0304 	bic.w	r3, r3, #4
 800aa28:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800aa2a:	687b      	ldr	r3, [r7, #4]
 800aa2c:	4a15      	ldr	r2, [pc, #84]	; (800aa84 <TIM_OC1_SetConfig+0xd8>)
 800aa2e:	4293      	cmp	r3, r2
 800aa30:	d003      	beq.n	800aa3a <TIM_OC1_SetConfig+0x8e>
 800aa32:	687b      	ldr	r3, [r7, #4]
 800aa34:	4a14      	ldr	r2, [pc, #80]	; (800aa88 <TIM_OC1_SetConfig+0xdc>)
 800aa36:	4293      	cmp	r3, r2
 800aa38:	d111      	bne.n	800aa5e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800aa3a:	693b      	ldr	r3, [r7, #16]
 800aa3c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800aa40:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800aa42:	693b      	ldr	r3, [r7, #16]
 800aa44:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800aa48:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800aa4a:	683b      	ldr	r3, [r7, #0]
 800aa4c:	695b      	ldr	r3, [r3, #20]
 800aa4e:	693a      	ldr	r2, [r7, #16]
 800aa50:	4313      	orrs	r3, r2
 800aa52:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800aa54:	683b      	ldr	r3, [r7, #0]
 800aa56:	699b      	ldr	r3, [r3, #24]
 800aa58:	693a      	ldr	r2, [r7, #16]
 800aa5a:	4313      	orrs	r3, r2
 800aa5c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800aa5e:	687b      	ldr	r3, [r7, #4]
 800aa60:	693a      	ldr	r2, [r7, #16]
 800aa62:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800aa64:	687b      	ldr	r3, [r7, #4]
 800aa66:	68fa      	ldr	r2, [r7, #12]
 800aa68:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800aa6a:	683b      	ldr	r3, [r7, #0]
 800aa6c:	685a      	ldr	r2, [r3, #4]
 800aa6e:	687b      	ldr	r3, [r7, #4]
 800aa70:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800aa72:	687b      	ldr	r3, [r7, #4]
 800aa74:	697a      	ldr	r2, [r7, #20]
 800aa76:	621a      	str	r2, [r3, #32]
}
 800aa78:	bf00      	nop
 800aa7a:	371c      	adds	r7, #28
 800aa7c:	46bd      	mov	sp, r7
 800aa7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa82:	4770      	bx	lr
 800aa84:	40010000 	.word	0x40010000
 800aa88:	40010400 	.word	0x40010400

0800aa8c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800aa8c:	b480      	push	{r7}
 800aa8e:	b087      	sub	sp, #28
 800aa90:	af00      	add	r7, sp, #0
 800aa92:	6078      	str	r0, [r7, #4]
 800aa94:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800aa96:	687b      	ldr	r3, [r7, #4]
 800aa98:	6a1b      	ldr	r3, [r3, #32]
 800aa9a:	f023 0210 	bic.w	r2, r3, #16
 800aa9e:	687b      	ldr	r3, [r7, #4]
 800aaa0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800aaa2:	687b      	ldr	r3, [r7, #4]
 800aaa4:	6a1b      	ldr	r3, [r3, #32]
 800aaa6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800aaa8:	687b      	ldr	r3, [r7, #4]
 800aaaa:	685b      	ldr	r3, [r3, #4]
 800aaac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800aaae:	687b      	ldr	r3, [r7, #4]
 800aab0:	699b      	ldr	r3, [r3, #24]
 800aab2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800aab4:	68fb      	ldr	r3, [r7, #12]
 800aab6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800aaba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800aabc:	68fb      	ldr	r3, [r7, #12]
 800aabe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800aac2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800aac4:	683b      	ldr	r3, [r7, #0]
 800aac6:	681b      	ldr	r3, [r3, #0]
 800aac8:	021b      	lsls	r3, r3, #8
 800aaca:	68fa      	ldr	r2, [r7, #12]
 800aacc:	4313      	orrs	r3, r2
 800aace:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800aad0:	697b      	ldr	r3, [r7, #20]
 800aad2:	f023 0320 	bic.w	r3, r3, #32
 800aad6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800aad8:	683b      	ldr	r3, [r7, #0]
 800aada:	689b      	ldr	r3, [r3, #8]
 800aadc:	011b      	lsls	r3, r3, #4
 800aade:	697a      	ldr	r2, [r7, #20]
 800aae0:	4313      	orrs	r3, r2
 800aae2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800aae4:	687b      	ldr	r3, [r7, #4]
 800aae6:	4a22      	ldr	r2, [pc, #136]	; (800ab70 <TIM_OC2_SetConfig+0xe4>)
 800aae8:	4293      	cmp	r3, r2
 800aaea:	d003      	beq.n	800aaf4 <TIM_OC2_SetConfig+0x68>
 800aaec:	687b      	ldr	r3, [r7, #4]
 800aaee:	4a21      	ldr	r2, [pc, #132]	; (800ab74 <TIM_OC2_SetConfig+0xe8>)
 800aaf0:	4293      	cmp	r3, r2
 800aaf2:	d10d      	bne.n	800ab10 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800aaf4:	697b      	ldr	r3, [r7, #20]
 800aaf6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800aafa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800aafc:	683b      	ldr	r3, [r7, #0]
 800aafe:	68db      	ldr	r3, [r3, #12]
 800ab00:	011b      	lsls	r3, r3, #4
 800ab02:	697a      	ldr	r2, [r7, #20]
 800ab04:	4313      	orrs	r3, r2
 800ab06:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800ab08:	697b      	ldr	r3, [r7, #20]
 800ab0a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800ab0e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ab10:	687b      	ldr	r3, [r7, #4]
 800ab12:	4a17      	ldr	r2, [pc, #92]	; (800ab70 <TIM_OC2_SetConfig+0xe4>)
 800ab14:	4293      	cmp	r3, r2
 800ab16:	d003      	beq.n	800ab20 <TIM_OC2_SetConfig+0x94>
 800ab18:	687b      	ldr	r3, [r7, #4]
 800ab1a:	4a16      	ldr	r2, [pc, #88]	; (800ab74 <TIM_OC2_SetConfig+0xe8>)
 800ab1c:	4293      	cmp	r3, r2
 800ab1e:	d113      	bne.n	800ab48 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800ab20:	693b      	ldr	r3, [r7, #16]
 800ab22:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800ab26:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800ab28:	693b      	ldr	r3, [r7, #16]
 800ab2a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800ab2e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800ab30:	683b      	ldr	r3, [r7, #0]
 800ab32:	695b      	ldr	r3, [r3, #20]
 800ab34:	009b      	lsls	r3, r3, #2
 800ab36:	693a      	ldr	r2, [r7, #16]
 800ab38:	4313      	orrs	r3, r2
 800ab3a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800ab3c:	683b      	ldr	r3, [r7, #0]
 800ab3e:	699b      	ldr	r3, [r3, #24]
 800ab40:	009b      	lsls	r3, r3, #2
 800ab42:	693a      	ldr	r2, [r7, #16]
 800ab44:	4313      	orrs	r3, r2
 800ab46:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ab48:	687b      	ldr	r3, [r7, #4]
 800ab4a:	693a      	ldr	r2, [r7, #16]
 800ab4c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800ab4e:	687b      	ldr	r3, [r7, #4]
 800ab50:	68fa      	ldr	r2, [r7, #12]
 800ab52:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800ab54:	683b      	ldr	r3, [r7, #0]
 800ab56:	685a      	ldr	r2, [r3, #4]
 800ab58:	687b      	ldr	r3, [r7, #4]
 800ab5a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ab5c:	687b      	ldr	r3, [r7, #4]
 800ab5e:	697a      	ldr	r2, [r7, #20]
 800ab60:	621a      	str	r2, [r3, #32]
}
 800ab62:	bf00      	nop
 800ab64:	371c      	adds	r7, #28
 800ab66:	46bd      	mov	sp, r7
 800ab68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab6c:	4770      	bx	lr
 800ab6e:	bf00      	nop
 800ab70:	40010000 	.word	0x40010000
 800ab74:	40010400 	.word	0x40010400

0800ab78 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800ab78:	b480      	push	{r7}
 800ab7a:	b087      	sub	sp, #28
 800ab7c:	af00      	add	r7, sp, #0
 800ab7e:	6078      	str	r0, [r7, #4]
 800ab80:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800ab82:	687b      	ldr	r3, [r7, #4]
 800ab84:	6a1b      	ldr	r3, [r3, #32]
 800ab86:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800ab8a:	687b      	ldr	r3, [r7, #4]
 800ab8c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ab8e:	687b      	ldr	r3, [r7, #4]
 800ab90:	6a1b      	ldr	r3, [r3, #32]
 800ab92:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ab94:	687b      	ldr	r3, [r7, #4]
 800ab96:	685b      	ldr	r3, [r3, #4]
 800ab98:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800ab9a:	687b      	ldr	r3, [r7, #4]
 800ab9c:	69db      	ldr	r3, [r3, #28]
 800ab9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800aba0:	68fb      	ldr	r3, [r7, #12]
 800aba2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800aba6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800aba8:	68fb      	ldr	r3, [r7, #12]
 800abaa:	f023 0303 	bic.w	r3, r3, #3
 800abae:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800abb0:	683b      	ldr	r3, [r7, #0]
 800abb2:	681b      	ldr	r3, [r3, #0]
 800abb4:	68fa      	ldr	r2, [r7, #12]
 800abb6:	4313      	orrs	r3, r2
 800abb8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800abba:	697b      	ldr	r3, [r7, #20]
 800abbc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800abc0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800abc2:	683b      	ldr	r3, [r7, #0]
 800abc4:	689b      	ldr	r3, [r3, #8]
 800abc6:	021b      	lsls	r3, r3, #8
 800abc8:	697a      	ldr	r2, [r7, #20]
 800abca:	4313      	orrs	r3, r2
 800abcc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800abce:	687b      	ldr	r3, [r7, #4]
 800abd0:	4a21      	ldr	r2, [pc, #132]	; (800ac58 <TIM_OC3_SetConfig+0xe0>)
 800abd2:	4293      	cmp	r3, r2
 800abd4:	d003      	beq.n	800abde <TIM_OC3_SetConfig+0x66>
 800abd6:	687b      	ldr	r3, [r7, #4]
 800abd8:	4a20      	ldr	r2, [pc, #128]	; (800ac5c <TIM_OC3_SetConfig+0xe4>)
 800abda:	4293      	cmp	r3, r2
 800abdc:	d10d      	bne.n	800abfa <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800abde:	697b      	ldr	r3, [r7, #20]
 800abe0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800abe4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800abe6:	683b      	ldr	r3, [r7, #0]
 800abe8:	68db      	ldr	r3, [r3, #12]
 800abea:	021b      	lsls	r3, r3, #8
 800abec:	697a      	ldr	r2, [r7, #20]
 800abee:	4313      	orrs	r3, r2
 800abf0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800abf2:	697b      	ldr	r3, [r7, #20]
 800abf4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800abf8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800abfa:	687b      	ldr	r3, [r7, #4]
 800abfc:	4a16      	ldr	r2, [pc, #88]	; (800ac58 <TIM_OC3_SetConfig+0xe0>)
 800abfe:	4293      	cmp	r3, r2
 800ac00:	d003      	beq.n	800ac0a <TIM_OC3_SetConfig+0x92>
 800ac02:	687b      	ldr	r3, [r7, #4]
 800ac04:	4a15      	ldr	r2, [pc, #84]	; (800ac5c <TIM_OC3_SetConfig+0xe4>)
 800ac06:	4293      	cmp	r3, r2
 800ac08:	d113      	bne.n	800ac32 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800ac0a:	693b      	ldr	r3, [r7, #16]
 800ac0c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800ac10:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800ac12:	693b      	ldr	r3, [r7, #16]
 800ac14:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800ac18:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800ac1a:	683b      	ldr	r3, [r7, #0]
 800ac1c:	695b      	ldr	r3, [r3, #20]
 800ac1e:	011b      	lsls	r3, r3, #4
 800ac20:	693a      	ldr	r2, [r7, #16]
 800ac22:	4313      	orrs	r3, r2
 800ac24:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800ac26:	683b      	ldr	r3, [r7, #0]
 800ac28:	699b      	ldr	r3, [r3, #24]
 800ac2a:	011b      	lsls	r3, r3, #4
 800ac2c:	693a      	ldr	r2, [r7, #16]
 800ac2e:	4313      	orrs	r3, r2
 800ac30:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ac32:	687b      	ldr	r3, [r7, #4]
 800ac34:	693a      	ldr	r2, [r7, #16]
 800ac36:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800ac38:	687b      	ldr	r3, [r7, #4]
 800ac3a:	68fa      	ldr	r2, [r7, #12]
 800ac3c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800ac3e:	683b      	ldr	r3, [r7, #0]
 800ac40:	685a      	ldr	r2, [r3, #4]
 800ac42:	687b      	ldr	r3, [r7, #4]
 800ac44:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ac46:	687b      	ldr	r3, [r7, #4]
 800ac48:	697a      	ldr	r2, [r7, #20]
 800ac4a:	621a      	str	r2, [r3, #32]
}
 800ac4c:	bf00      	nop
 800ac4e:	371c      	adds	r7, #28
 800ac50:	46bd      	mov	sp, r7
 800ac52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac56:	4770      	bx	lr
 800ac58:	40010000 	.word	0x40010000
 800ac5c:	40010400 	.word	0x40010400

0800ac60 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800ac60:	b480      	push	{r7}
 800ac62:	b087      	sub	sp, #28
 800ac64:	af00      	add	r7, sp, #0
 800ac66:	6078      	str	r0, [r7, #4]
 800ac68:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800ac6a:	687b      	ldr	r3, [r7, #4]
 800ac6c:	6a1b      	ldr	r3, [r3, #32]
 800ac6e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800ac72:	687b      	ldr	r3, [r7, #4]
 800ac74:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ac76:	687b      	ldr	r3, [r7, #4]
 800ac78:	6a1b      	ldr	r3, [r3, #32]
 800ac7a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ac7c:	687b      	ldr	r3, [r7, #4]
 800ac7e:	685b      	ldr	r3, [r3, #4]
 800ac80:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800ac82:	687b      	ldr	r3, [r7, #4]
 800ac84:	69db      	ldr	r3, [r3, #28]
 800ac86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800ac88:	68fb      	ldr	r3, [r7, #12]
 800ac8a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800ac8e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800ac90:	68fb      	ldr	r3, [r7, #12]
 800ac92:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800ac96:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800ac98:	683b      	ldr	r3, [r7, #0]
 800ac9a:	681b      	ldr	r3, [r3, #0]
 800ac9c:	021b      	lsls	r3, r3, #8
 800ac9e:	68fa      	ldr	r2, [r7, #12]
 800aca0:	4313      	orrs	r3, r2
 800aca2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800aca4:	693b      	ldr	r3, [r7, #16]
 800aca6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800acaa:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800acac:	683b      	ldr	r3, [r7, #0]
 800acae:	689b      	ldr	r3, [r3, #8]
 800acb0:	031b      	lsls	r3, r3, #12
 800acb2:	693a      	ldr	r2, [r7, #16]
 800acb4:	4313      	orrs	r3, r2
 800acb6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800acb8:	687b      	ldr	r3, [r7, #4]
 800acba:	4a12      	ldr	r2, [pc, #72]	; (800ad04 <TIM_OC4_SetConfig+0xa4>)
 800acbc:	4293      	cmp	r3, r2
 800acbe:	d003      	beq.n	800acc8 <TIM_OC4_SetConfig+0x68>
 800acc0:	687b      	ldr	r3, [r7, #4]
 800acc2:	4a11      	ldr	r2, [pc, #68]	; (800ad08 <TIM_OC4_SetConfig+0xa8>)
 800acc4:	4293      	cmp	r3, r2
 800acc6:	d109      	bne.n	800acdc <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800acc8:	697b      	ldr	r3, [r7, #20]
 800acca:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800acce:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800acd0:	683b      	ldr	r3, [r7, #0]
 800acd2:	695b      	ldr	r3, [r3, #20]
 800acd4:	019b      	lsls	r3, r3, #6
 800acd6:	697a      	ldr	r2, [r7, #20]
 800acd8:	4313      	orrs	r3, r2
 800acda:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800acdc:	687b      	ldr	r3, [r7, #4]
 800acde:	697a      	ldr	r2, [r7, #20]
 800ace0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800ace2:	687b      	ldr	r3, [r7, #4]
 800ace4:	68fa      	ldr	r2, [r7, #12]
 800ace6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800ace8:	683b      	ldr	r3, [r7, #0]
 800acea:	685a      	ldr	r2, [r3, #4]
 800acec:	687b      	ldr	r3, [r7, #4]
 800acee:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800acf0:	687b      	ldr	r3, [r7, #4]
 800acf2:	693a      	ldr	r2, [r7, #16]
 800acf4:	621a      	str	r2, [r3, #32]
}
 800acf6:	bf00      	nop
 800acf8:	371c      	adds	r7, #28
 800acfa:	46bd      	mov	sp, r7
 800acfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad00:	4770      	bx	lr
 800ad02:	bf00      	nop
 800ad04:	40010000 	.word	0x40010000
 800ad08:	40010400 	.word	0x40010400

0800ad0c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800ad0c:	b480      	push	{r7}
 800ad0e:	b087      	sub	sp, #28
 800ad10:	af00      	add	r7, sp, #0
 800ad12:	60f8      	str	r0, [r7, #12]
 800ad14:	60b9      	str	r1, [r7, #8]
 800ad16:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800ad18:	68fb      	ldr	r3, [r7, #12]
 800ad1a:	6a1b      	ldr	r3, [r3, #32]
 800ad1c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800ad1e:	68fb      	ldr	r3, [r7, #12]
 800ad20:	6a1b      	ldr	r3, [r3, #32]
 800ad22:	f023 0201 	bic.w	r2, r3, #1
 800ad26:	68fb      	ldr	r3, [r7, #12]
 800ad28:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800ad2a:	68fb      	ldr	r3, [r7, #12]
 800ad2c:	699b      	ldr	r3, [r3, #24]
 800ad2e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800ad30:	693b      	ldr	r3, [r7, #16]
 800ad32:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800ad36:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800ad38:	687b      	ldr	r3, [r7, #4]
 800ad3a:	011b      	lsls	r3, r3, #4
 800ad3c:	693a      	ldr	r2, [r7, #16]
 800ad3e:	4313      	orrs	r3, r2
 800ad40:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800ad42:	697b      	ldr	r3, [r7, #20]
 800ad44:	f023 030a 	bic.w	r3, r3, #10
 800ad48:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800ad4a:	697a      	ldr	r2, [r7, #20]
 800ad4c:	68bb      	ldr	r3, [r7, #8]
 800ad4e:	4313      	orrs	r3, r2
 800ad50:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800ad52:	68fb      	ldr	r3, [r7, #12]
 800ad54:	693a      	ldr	r2, [r7, #16]
 800ad56:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800ad58:	68fb      	ldr	r3, [r7, #12]
 800ad5a:	697a      	ldr	r2, [r7, #20]
 800ad5c:	621a      	str	r2, [r3, #32]
}
 800ad5e:	bf00      	nop
 800ad60:	371c      	adds	r7, #28
 800ad62:	46bd      	mov	sp, r7
 800ad64:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad68:	4770      	bx	lr

0800ad6a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800ad6a:	b480      	push	{r7}
 800ad6c:	b087      	sub	sp, #28
 800ad6e:	af00      	add	r7, sp, #0
 800ad70:	60f8      	str	r0, [r7, #12]
 800ad72:	60b9      	str	r1, [r7, #8]
 800ad74:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800ad76:	68fb      	ldr	r3, [r7, #12]
 800ad78:	6a1b      	ldr	r3, [r3, #32]
 800ad7a:	f023 0210 	bic.w	r2, r3, #16
 800ad7e:	68fb      	ldr	r3, [r7, #12]
 800ad80:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800ad82:	68fb      	ldr	r3, [r7, #12]
 800ad84:	699b      	ldr	r3, [r3, #24]
 800ad86:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800ad88:	68fb      	ldr	r3, [r7, #12]
 800ad8a:	6a1b      	ldr	r3, [r3, #32]
 800ad8c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800ad8e:	697b      	ldr	r3, [r7, #20]
 800ad90:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800ad94:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800ad96:	687b      	ldr	r3, [r7, #4]
 800ad98:	031b      	lsls	r3, r3, #12
 800ad9a:	697a      	ldr	r2, [r7, #20]
 800ad9c:	4313      	orrs	r3, r2
 800ad9e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800ada0:	693b      	ldr	r3, [r7, #16]
 800ada2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800ada6:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800ada8:	68bb      	ldr	r3, [r7, #8]
 800adaa:	011b      	lsls	r3, r3, #4
 800adac:	693a      	ldr	r2, [r7, #16]
 800adae:	4313      	orrs	r3, r2
 800adb0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800adb2:	68fb      	ldr	r3, [r7, #12]
 800adb4:	697a      	ldr	r2, [r7, #20]
 800adb6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800adb8:	68fb      	ldr	r3, [r7, #12]
 800adba:	693a      	ldr	r2, [r7, #16]
 800adbc:	621a      	str	r2, [r3, #32]
}
 800adbe:	bf00      	nop
 800adc0:	371c      	adds	r7, #28
 800adc2:	46bd      	mov	sp, r7
 800adc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adc8:	4770      	bx	lr

0800adca <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800adca:	b480      	push	{r7}
 800adcc:	b085      	sub	sp, #20
 800adce:	af00      	add	r7, sp, #0
 800add0:	6078      	str	r0, [r7, #4]
 800add2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800add4:	687b      	ldr	r3, [r7, #4]
 800add6:	689b      	ldr	r3, [r3, #8]
 800add8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800adda:	68fb      	ldr	r3, [r7, #12]
 800addc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ade0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800ade2:	683a      	ldr	r2, [r7, #0]
 800ade4:	68fb      	ldr	r3, [r7, #12]
 800ade6:	4313      	orrs	r3, r2
 800ade8:	f043 0307 	orr.w	r3, r3, #7
 800adec:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800adee:	687b      	ldr	r3, [r7, #4]
 800adf0:	68fa      	ldr	r2, [r7, #12]
 800adf2:	609a      	str	r2, [r3, #8]
}
 800adf4:	bf00      	nop
 800adf6:	3714      	adds	r7, #20
 800adf8:	46bd      	mov	sp, r7
 800adfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adfe:	4770      	bx	lr

0800ae00 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800ae00:	b480      	push	{r7}
 800ae02:	b087      	sub	sp, #28
 800ae04:	af00      	add	r7, sp, #0
 800ae06:	60f8      	str	r0, [r7, #12]
 800ae08:	60b9      	str	r1, [r7, #8]
 800ae0a:	607a      	str	r2, [r7, #4]
 800ae0c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800ae0e:	68fb      	ldr	r3, [r7, #12]
 800ae10:	689b      	ldr	r3, [r3, #8]
 800ae12:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800ae14:	697b      	ldr	r3, [r7, #20]
 800ae16:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800ae1a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800ae1c:	683b      	ldr	r3, [r7, #0]
 800ae1e:	021a      	lsls	r2, r3, #8
 800ae20:	687b      	ldr	r3, [r7, #4]
 800ae22:	431a      	orrs	r2, r3
 800ae24:	68bb      	ldr	r3, [r7, #8]
 800ae26:	4313      	orrs	r3, r2
 800ae28:	697a      	ldr	r2, [r7, #20]
 800ae2a:	4313      	orrs	r3, r2
 800ae2c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800ae2e:	68fb      	ldr	r3, [r7, #12]
 800ae30:	697a      	ldr	r2, [r7, #20]
 800ae32:	609a      	str	r2, [r3, #8]
}
 800ae34:	bf00      	nop
 800ae36:	371c      	adds	r7, #28
 800ae38:	46bd      	mov	sp, r7
 800ae3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae3e:	4770      	bx	lr

0800ae40 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800ae40:	b480      	push	{r7}
 800ae42:	b085      	sub	sp, #20
 800ae44:	af00      	add	r7, sp, #0
 800ae46:	6078      	str	r0, [r7, #4]
 800ae48:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800ae4a:	687b      	ldr	r3, [r7, #4]
 800ae4c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800ae50:	2b01      	cmp	r3, #1
 800ae52:	d101      	bne.n	800ae58 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800ae54:	2302      	movs	r3, #2
 800ae56:	e05a      	b.n	800af0e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800ae58:	687b      	ldr	r3, [r7, #4]
 800ae5a:	2201      	movs	r2, #1
 800ae5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ae60:	687b      	ldr	r3, [r7, #4]
 800ae62:	2202      	movs	r2, #2
 800ae64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800ae68:	687b      	ldr	r3, [r7, #4]
 800ae6a:	681b      	ldr	r3, [r3, #0]
 800ae6c:	685b      	ldr	r3, [r3, #4]
 800ae6e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800ae70:	687b      	ldr	r3, [r7, #4]
 800ae72:	681b      	ldr	r3, [r3, #0]
 800ae74:	689b      	ldr	r3, [r3, #8]
 800ae76:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800ae78:	68fb      	ldr	r3, [r7, #12]
 800ae7a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ae7e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800ae80:	683b      	ldr	r3, [r7, #0]
 800ae82:	681b      	ldr	r3, [r3, #0]
 800ae84:	68fa      	ldr	r2, [r7, #12]
 800ae86:	4313      	orrs	r3, r2
 800ae88:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800ae8a:	687b      	ldr	r3, [r7, #4]
 800ae8c:	681b      	ldr	r3, [r3, #0]
 800ae8e:	68fa      	ldr	r2, [r7, #12]
 800ae90:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ae92:	687b      	ldr	r3, [r7, #4]
 800ae94:	681b      	ldr	r3, [r3, #0]
 800ae96:	4a21      	ldr	r2, [pc, #132]	; (800af1c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800ae98:	4293      	cmp	r3, r2
 800ae9a:	d022      	beq.n	800aee2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800ae9c:	687b      	ldr	r3, [r7, #4]
 800ae9e:	681b      	ldr	r3, [r3, #0]
 800aea0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800aea4:	d01d      	beq.n	800aee2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800aea6:	687b      	ldr	r3, [r7, #4]
 800aea8:	681b      	ldr	r3, [r3, #0]
 800aeaa:	4a1d      	ldr	r2, [pc, #116]	; (800af20 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800aeac:	4293      	cmp	r3, r2
 800aeae:	d018      	beq.n	800aee2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800aeb0:	687b      	ldr	r3, [r7, #4]
 800aeb2:	681b      	ldr	r3, [r3, #0]
 800aeb4:	4a1b      	ldr	r2, [pc, #108]	; (800af24 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800aeb6:	4293      	cmp	r3, r2
 800aeb8:	d013      	beq.n	800aee2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800aeba:	687b      	ldr	r3, [r7, #4]
 800aebc:	681b      	ldr	r3, [r3, #0]
 800aebe:	4a1a      	ldr	r2, [pc, #104]	; (800af28 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800aec0:	4293      	cmp	r3, r2
 800aec2:	d00e      	beq.n	800aee2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800aec4:	687b      	ldr	r3, [r7, #4]
 800aec6:	681b      	ldr	r3, [r3, #0]
 800aec8:	4a18      	ldr	r2, [pc, #96]	; (800af2c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800aeca:	4293      	cmp	r3, r2
 800aecc:	d009      	beq.n	800aee2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800aece:	687b      	ldr	r3, [r7, #4]
 800aed0:	681b      	ldr	r3, [r3, #0]
 800aed2:	4a17      	ldr	r2, [pc, #92]	; (800af30 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800aed4:	4293      	cmp	r3, r2
 800aed6:	d004      	beq.n	800aee2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800aed8:	687b      	ldr	r3, [r7, #4]
 800aeda:	681b      	ldr	r3, [r3, #0]
 800aedc:	4a15      	ldr	r2, [pc, #84]	; (800af34 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800aede:	4293      	cmp	r3, r2
 800aee0:	d10c      	bne.n	800aefc <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800aee2:	68bb      	ldr	r3, [r7, #8]
 800aee4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800aee8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800aeea:	683b      	ldr	r3, [r7, #0]
 800aeec:	685b      	ldr	r3, [r3, #4]
 800aeee:	68ba      	ldr	r2, [r7, #8]
 800aef0:	4313      	orrs	r3, r2
 800aef2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800aef4:	687b      	ldr	r3, [r7, #4]
 800aef6:	681b      	ldr	r3, [r3, #0]
 800aef8:	68ba      	ldr	r2, [r7, #8]
 800aefa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800aefc:	687b      	ldr	r3, [r7, #4]
 800aefe:	2201      	movs	r2, #1
 800af00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800af04:	687b      	ldr	r3, [r7, #4]
 800af06:	2200      	movs	r2, #0
 800af08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800af0c:	2300      	movs	r3, #0
}
 800af0e:	4618      	mov	r0, r3
 800af10:	3714      	adds	r7, #20
 800af12:	46bd      	mov	sp, r7
 800af14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af18:	4770      	bx	lr
 800af1a:	bf00      	nop
 800af1c:	40010000 	.word	0x40010000
 800af20:	40000400 	.word	0x40000400
 800af24:	40000800 	.word	0x40000800
 800af28:	40000c00 	.word	0x40000c00
 800af2c:	40010400 	.word	0x40010400
 800af30:	40014000 	.word	0x40014000
 800af34:	40001800 	.word	0x40001800

0800af38 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800af38:	b480      	push	{r7}
 800af3a:	b085      	sub	sp, #20
 800af3c:	af00      	add	r7, sp, #0
 800af3e:	6078      	str	r0, [r7, #4]
 800af40:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800af42:	2300      	movs	r3, #0
 800af44:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800af46:	687b      	ldr	r3, [r7, #4]
 800af48:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800af4c:	2b01      	cmp	r3, #1
 800af4e:	d101      	bne.n	800af54 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800af50:	2302      	movs	r3, #2
 800af52:	e03d      	b.n	800afd0 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800af54:	687b      	ldr	r3, [r7, #4]
 800af56:	2201      	movs	r2, #1
 800af58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800af5c:	68fb      	ldr	r3, [r7, #12]
 800af5e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800af62:	683b      	ldr	r3, [r7, #0]
 800af64:	68db      	ldr	r3, [r3, #12]
 800af66:	4313      	orrs	r3, r2
 800af68:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800af6a:	68fb      	ldr	r3, [r7, #12]
 800af6c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800af70:	683b      	ldr	r3, [r7, #0]
 800af72:	689b      	ldr	r3, [r3, #8]
 800af74:	4313      	orrs	r3, r2
 800af76:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800af78:	68fb      	ldr	r3, [r7, #12]
 800af7a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800af7e:	683b      	ldr	r3, [r7, #0]
 800af80:	685b      	ldr	r3, [r3, #4]
 800af82:	4313      	orrs	r3, r2
 800af84:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800af86:	68fb      	ldr	r3, [r7, #12]
 800af88:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800af8c:	683b      	ldr	r3, [r7, #0]
 800af8e:	681b      	ldr	r3, [r3, #0]
 800af90:	4313      	orrs	r3, r2
 800af92:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800af94:	68fb      	ldr	r3, [r7, #12]
 800af96:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800af9a:	683b      	ldr	r3, [r7, #0]
 800af9c:	691b      	ldr	r3, [r3, #16]
 800af9e:	4313      	orrs	r3, r2
 800afa0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800afa2:	68fb      	ldr	r3, [r7, #12]
 800afa4:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800afa8:	683b      	ldr	r3, [r7, #0]
 800afaa:	695b      	ldr	r3, [r3, #20]
 800afac:	4313      	orrs	r3, r2
 800afae:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800afb0:	68fb      	ldr	r3, [r7, #12]
 800afb2:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800afb6:	683b      	ldr	r3, [r7, #0]
 800afb8:	69db      	ldr	r3, [r3, #28]
 800afba:	4313      	orrs	r3, r2
 800afbc:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800afbe:	687b      	ldr	r3, [r7, #4]
 800afc0:	681b      	ldr	r3, [r3, #0]
 800afc2:	68fa      	ldr	r2, [r7, #12]
 800afc4:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800afc6:	687b      	ldr	r3, [r7, #4]
 800afc8:	2200      	movs	r2, #0
 800afca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800afce:	2300      	movs	r3, #0
}
 800afd0:	4618      	mov	r0, r3
 800afd2:	3714      	adds	r7, #20
 800afd4:	46bd      	mov	sp, r7
 800afd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afda:	4770      	bx	lr

0800afdc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800afdc:	b480      	push	{r7}
 800afde:	b083      	sub	sp, #12
 800afe0:	af00      	add	r7, sp, #0
 800afe2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800afe4:	bf00      	nop
 800afe6:	370c      	adds	r7, #12
 800afe8:	46bd      	mov	sp, r7
 800afea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afee:	4770      	bx	lr

0800aff0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800aff0:	b480      	push	{r7}
 800aff2:	b083      	sub	sp, #12
 800aff4:	af00      	add	r7, sp, #0
 800aff6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800aff8:	bf00      	nop
 800affa:	370c      	adds	r7, #12
 800affc:	46bd      	mov	sp, r7
 800affe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b002:	4770      	bx	lr

0800b004 <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 800b004:	b084      	sub	sp, #16
 800b006:	b480      	push	{r7}
 800b008:	b085      	sub	sp, #20
 800b00a:	af00      	add	r7, sp, #0
 800b00c:	6078      	str	r0, [r7, #4]
 800b00e:	f107 001c 	add.w	r0, r7, #28
 800b012:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 800b016:	2300      	movs	r3, #0
 800b018:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 800b01a:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 800b01c:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 800b01e:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 800b020:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockBypass         |\
 800b022:	431a      	orrs	r2, r3
             Init.BusWide             |\
 800b024:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 800b026:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 800b028:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 800b02a:	431a      	orrs	r2, r3
             Init.ClockDiv
 800b02c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 800b02e:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 800b030:	68fa      	ldr	r2, [r7, #12]
 800b032:	4313      	orrs	r3, r2
 800b034:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 800b036:	687b      	ldr	r3, [r7, #4]
 800b038:	685b      	ldr	r3, [r3, #4]
 800b03a:	f423 43fd 	bic.w	r3, r3, #32384	; 0x7e80
 800b03e:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800b042:	68fa      	ldr	r2, [r7, #12]
 800b044:	431a      	orrs	r2, r3
 800b046:	687b      	ldr	r3, [r7, #4]
 800b048:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800b04a:	2300      	movs	r3, #0
}
 800b04c:	4618      	mov	r0, r3
 800b04e:	3714      	adds	r7, #20
 800b050:	46bd      	mov	sp, r7
 800b052:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b056:	b004      	add	sp, #16
 800b058:	4770      	bx	lr

0800b05a <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 800b05a:	b480      	push	{r7}
 800b05c:	b083      	sub	sp, #12
 800b05e:	af00      	add	r7, sp, #0
 800b060:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 800b062:	687b      	ldr	r3, [r7, #4]
 800b064:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 800b068:	4618      	mov	r0, r3
 800b06a:	370c      	adds	r7, #12
 800b06c:	46bd      	mov	sp, r7
 800b06e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b072:	4770      	bx	lr

0800b074 <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 800b074:	b480      	push	{r7}
 800b076:	b083      	sub	sp, #12
 800b078:	af00      	add	r7, sp, #0
 800b07a:	6078      	str	r0, [r7, #4]
 800b07c:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 800b07e:	683b      	ldr	r3, [r7, #0]
 800b080:	681a      	ldr	r2, [r3, #0]
 800b082:	687b      	ldr	r3, [r7, #4]
 800b084:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800b088:	2300      	movs	r3, #0
}
 800b08a:	4618      	mov	r0, r3
 800b08c:	370c      	adds	r7, #12
 800b08e:	46bd      	mov	sp, r7
 800b090:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b094:	4770      	bx	lr

0800b096 <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 800b096:	b480      	push	{r7}
 800b098:	b083      	sub	sp, #12
 800b09a:	af00      	add	r7, sp, #0
 800b09c:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 800b09e:	687b      	ldr	r3, [r7, #4]
 800b0a0:	2203      	movs	r2, #3
 800b0a2:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 800b0a4:	2300      	movs	r3, #0
}
 800b0a6:	4618      	mov	r0, r3
 800b0a8:	370c      	adds	r7, #12
 800b0aa:	46bd      	mov	sp, r7
 800b0ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0b0:	4770      	bx	lr

0800b0b2 <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 800b0b2:	b480      	push	{r7}
 800b0b4:	b083      	sub	sp, #12
 800b0b6:	af00      	add	r7, sp, #0
 800b0b8:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 800b0ba:	687b      	ldr	r3, [r7, #4]
 800b0bc:	681b      	ldr	r3, [r3, #0]
 800b0be:	f003 0303 	and.w	r3, r3, #3
}
 800b0c2:	4618      	mov	r0, r3
 800b0c4:	370c      	adds	r7, #12
 800b0c6:	46bd      	mov	sp, r7
 800b0c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0cc:	4770      	bx	lr

0800b0ce <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 800b0ce:	b480      	push	{r7}
 800b0d0:	b085      	sub	sp, #20
 800b0d2:	af00      	add	r7, sp, #0
 800b0d4:	6078      	str	r0, [r7, #4]
 800b0d6:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800b0d8:	2300      	movs	r3, #0
 800b0da:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 800b0dc:	683b      	ldr	r3, [r7, #0]
 800b0de:	681a      	ldr	r2, [r3, #0]
 800b0e0:	687b      	ldr	r3, [r7, #4]
 800b0e2:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800b0e4:	683b      	ldr	r3, [r7, #0]
 800b0e6:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 800b0e8:	683b      	ldr	r3, [r7, #0]
 800b0ea:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800b0ec:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 800b0ee:	683b      	ldr	r3, [r7, #0]
 800b0f0:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 800b0f2:	431a      	orrs	r2, r3
                       Command->CPSM);
 800b0f4:	683b      	ldr	r3, [r7, #0]
 800b0f6:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 800b0f8:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800b0fa:	68fa      	ldr	r2, [r7, #12]
 800b0fc:	4313      	orrs	r3, r2
 800b0fe:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 800b100:	687b      	ldr	r3, [r7, #4]
 800b102:	68db      	ldr	r3, [r3, #12]
 800b104:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800b108:	f023 030f 	bic.w	r3, r3, #15
 800b10c:	68fa      	ldr	r2, [r7, #12]
 800b10e:	431a      	orrs	r2, r3
 800b110:	687b      	ldr	r3, [r7, #4]
 800b112:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 800b114:	2300      	movs	r3, #0
}
 800b116:	4618      	mov	r0, r3
 800b118:	3714      	adds	r7, #20
 800b11a:	46bd      	mov	sp, r7
 800b11c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b120:	4770      	bx	lr

0800b122 <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 800b122:	b480      	push	{r7}
 800b124:	b083      	sub	sp, #12
 800b126:	af00      	add	r7, sp, #0
 800b128:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 800b12a:	687b      	ldr	r3, [r7, #4]
 800b12c:	691b      	ldr	r3, [r3, #16]
 800b12e:	b2db      	uxtb	r3, r3
}
 800b130:	4618      	mov	r0, r3
 800b132:	370c      	adds	r7, #12
 800b134:	46bd      	mov	sp, r7
 800b136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b13a:	4770      	bx	lr

0800b13c <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 800b13c:	b480      	push	{r7}
 800b13e:	b085      	sub	sp, #20
 800b140:	af00      	add	r7, sp, #0
 800b142:	6078      	str	r0, [r7, #4]
 800b144:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 800b146:	687b      	ldr	r3, [r7, #4]
 800b148:	3314      	adds	r3, #20
 800b14a:	461a      	mov	r2, r3
 800b14c:	683b      	ldr	r3, [r7, #0]
 800b14e:	4413      	add	r3, r2
 800b150:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 800b152:	68fb      	ldr	r3, [r7, #12]
 800b154:	681b      	ldr	r3, [r3, #0]
}  
 800b156:	4618      	mov	r0, r3
 800b158:	3714      	adds	r7, #20
 800b15a:	46bd      	mov	sp, r7
 800b15c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b160:	4770      	bx	lr

0800b162 <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 800b162:	b480      	push	{r7}
 800b164:	b085      	sub	sp, #20
 800b166:	af00      	add	r7, sp, #0
 800b168:	6078      	str	r0, [r7, #4]
 800b16a:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800b16c:	2300      	movs	r3, #0
 800b16e:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 800b170:	683b      	ldr	r3, [r7, #0]
 800b172:	681a      	ldr	r2, [r3, #0]
 800b174:	687b      	ldr	r3, [r7, #4]
 800b176:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 800b178:	683b      	ldr	r3, [r7, #0]
 800b17a:	685a      	ldr	r2, [r3, #4]
 800b17c:	687b      	ldr	r3, [r7, #4]
 800b17e:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800b180:	683b      	ldr	r3, [r7, #0]
 800b182:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 800b184:	683b      	ldr	r3, [r7, #0]
 800b186:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800b188:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 800b18a:	683b      	ldr	r3, [r7, #0]
 800b18c:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 800b18e:	431a      	orrs	r2, r3
                       Data->DPSM);
 800b190:	683b      	ldr	r3, [r7, #0]
 800b192:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 800b194:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800b196:	68fa      	ldr	r2, [r7, #12]
 800b198:	4313      	orrs	r3, r2
 800b19a:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 800b19c:	687b      	ldr	r3, [r7, #4]
 800b19e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b1a0:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 800b1a4:	68fb      	ldr	r3, [r7, #12]
 800b1a6:	431a      	orrs	r2, r3
 800b1a8:	687b      	ldr	r3, [r7, #4]
 800b1aa:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 800b1ac:	2300      	movs	r3, #0

}
 800b1ae:	4618      	mov	r0, r3
 800b1b0:	3714      	adds	r7, #20
 800b1b2:	46bd      	mov	sp, r7
 800b1b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1b8:	4770      	bx	lr

0800b1ba <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 800b1ba:	b580      	push	{r7, lr}
 800b1bc:	b088      	sub	sp, #32
 800b1be:	af00      	add	r7, sp, #0
 800b1c0:	6078      	str	r0, [r7, #4]
 800b1c2:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 800b1c4:	683b      	ldr	r3, [r7, #0]
 800b1c6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 800b1c8:	2310      	movs	r3, #16
 800b1ca:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b1cc:	2340      	movs	r3, #64	; 0x40
 800b1ce:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b1d0:	2300      	movs	r3, #0
 800b1d2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b1d4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b1d8:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b1da:	f107 0308 	add.w	r3, r7, #8
 800b1de:	4619      	mov	r1, r3
 800b1e0:	6878      	ldr	r0, [r7, #4]
 800b1e2:	f7ff ff74 	bl	800b0ce <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 800b1e6:	f241 3288 	movw	r2, #5000	; 0x1388
 800b1ea:	2110      	movs	r1, #16
 800b1ec:	6878      	ldr	r0, [r7, #4]
 800b1ee:	f000 f9d7 	bl	800b5a0 <SDMMC_GetCmdResp1>
 800b1f2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b1f4:	69fb      	ldr	r3, [r7, #28]
}
 800b1f6:	4618      	mov	r0, r3
 800b1f8:	3720      	adds	r7, #32
 800b1fa:	46bd      	mov	sp, r7
 800b1fc:	bd80      	pop	{r7, pc}

0800b1fe <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 800b1fe:	b580      	push	{r7, lr}
 800b200:	b088      	sub	sp, #32
 800b202:	af00      	add	r7, sp, #0
 800b204:	6078      	str	r0, [r7, #4]
 800b206:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800b208:	683b      	ldr	r3, [r7, #0]
 800b20a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 800b20c:	2311      	movs	r3, #17
 800b20e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b210:	2340      	movs	r3, #64	; 0x40
 800b212:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b214:	2300      	movs	r3, #0
 800b216:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b218:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b21c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b21e:	f107 0308 	add.w	r3, r7, #8
 800b222:	4619      	mov	r1, r3
 800b224:	6878      	ldr	r0, [r7, #4]
 800b226:	f7ff ff52 	bl	800b0ce <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 800b22a:	f241 3288 	movw	r2, #5000	; 0x1388
 800b22e:	2111      	movs	r1, #17
 800b230:	6878      	ldr	r0, [r7, #4]
 800b232:	f000 f9b5 	bl	800b5a0 <SDMMC_GetCmdResp1>
 800b236:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b238:	69fb      	ldr	r3, [r7, #28]
}
 800b23a:	4618      	mov	r0, r3
 800b23c:	3720      	adds	r7, #32
 800b23e:	46bd      	mov	sp, r7
 800b240:	bd80      	pop	{r7, pc}

0800b242 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 800b242:	b580      	push	{r7, lr}
 800b244:	b088      	sub	sp, #32
 800b246:	af00      	add	r7, sp, #0
 800b248:	6078      	str	r0, [r7, #4]
 800b24a:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800b24c:	683b      	ldr	r3, [r7, #0]
 800b24e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 800b250:	2312      	movs	r3, #18
 800b252:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b254:	2340      	movs	r3, #64	; 0x40
 800b256:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b258:	2300      	movs	r3, #0
 800b25a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b25c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b260:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b262:	f107 0308 	add.w	r3, r7, #8
 800b266:	4619      	mov	r1, r3
 800b268:	6878      	ldr	r0, [r7, #4]
 800b26a:	f7ff ff30 	bl	800b0ce <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 800b26e:	f241 3288 	movw	r2, #5000	; 0x1388
 800b272:	2112      	movs	r1, #18
 800b274:	6878      	ldr	r0, [r7, #4]
 800b276:	f000 f993 	bl	800b5a0 <SDMMC_GetCmdResp1>
 800b27a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b27c:	69fb      	ldr	r3, [r7, #28]
}
 800b27e:	4618      	mov	r0, r3
 800b280:	3720      	adds	r7, #32
 800b282:	46bd      	mov	sp, r7
 800b284:	bd80      	pop	{r7, pc}

0800b286 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 800b286:	b580      	push	{r7, lr}
 800b288:	b088      	sub	sp, #32
 800b28a:	af00      	add	r7, sp, #0
 800b28c:	6078      	str	r0, [r7, #4]
 800b28e:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800b290:	683b      	ldr	r3, [r7, #0]
 800b292:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 800b294:	2318      	movs	r3, #24
 800b296:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b298:	2340      	movs	r3, #64	; 0x40
 800b29a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b29c:	2300      	movs	r3, #0
 800b29e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b2a0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b2a4:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b2a6:	f107 0308 	add.w	r3, r7, #8
 800b2aa:	4619      	mov	r1, r3
 800b2ac:	6878      	ldr	r0, [r7, #4]
 800b2ae:	f7ff ff0e 	bl	800b0ce <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 800b2b2:	f241 3288 	movw	r2, #5000	; 0x1388
 800b2b6:	2118      	movs	r1, #24
 800b2b8:	6878      	ldr	r0, [r7, #4]
 800b2ba:	f000 f971 	bl	800b5a0 <SDMMC_GetCmdResp1>
 800b2be:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b2c0:	69fb      	ldr	r3, [r7, #28]
}
 800b2c2:	4618      	mov	r0, r3
 800b2c4:	3720      	adds	r7, #32
 800b2c6:	46bd      	mov	sp, r7
 800b2c8:	bd80      	pop	{r7, pc}

0800b2ca <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 800b2ca:	b580      	push	{r7, lr}
 800b2cc:	b088      	sub	sp, #32
 800b2ce:	af00      	add	r7, sp, #0
 800b2d0:	6078      	str	r0, [r7, #4]
 800b2d2:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800b2d4:	683b      	ldr	r3, [r7, #0]
 800b2d6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 800b2d8:	2319      	movs	r3, #25
 800b2da:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b2dc:	2340      	movs	r3, #64	; 0x40
 800b2de:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b2e0:	2300      	movs	r3, #0
 800b2e2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b2e4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b2e8:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b2ea:	f107 0308 	add.w	r3, r7, #8
 800b2ee:	4619      	mov	r1, r3
 800b2f0:	6878      	ldr	r0, [r7, #4]
 800b2f2:	f7ff feec 	bl	800b0ce <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 800b2f6:	f241 3288 	movw	r2, #5000	; 0x1388
 800b2fa:	2119      	movs	r1, #25
 800b2fc:	6878      	ldr	r0, [r7, #4]
 800b2fe:	f000 f94f 	bl	800b5a0 <SDMMC_GetCmdResp1>
 800b302:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b304:	69fb      	ldr	r3, [r7, #28]
}
 800b306:	4618      	mov	r0, r3
 800b308:	3720      	adds	r7, #32
 800b30a:	46bd      	mov	sp, r7
 800b30c:	bd80      	pop	{r7, pc}
	...

0800b310 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 800b310:	b580      	push	{r7, lr}
 800b312:	b088      	sub	sp, #32
 800b314:	af00      	add	r7, sp, #0
 800b316:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 800b318:	2300      	movs	r3, #0
 800b31a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 800b31c:	230c      	movs	r3, #12
 800b31e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b320:	2340      	movs	r3, #64	; 0x40
 800b322:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b324:	2300      	movs	r3, #0
 800b326:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b328:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b32c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b32e:	f107 0308 	add.w	r3, r7, #8
 800b332:	4619      	mov	r1, r3
 800b334:	6878      	ldr	r0, [r7, #4]
 800b336:	f7ff feca 	bl	800b0ce <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 800b33a:	4a05      	ldr	r2, [pc, #20]	; (800b350 <SDMMC_CmdStopTransfer+0x40>)
 800b33c:	210c      	movs	r1, #12
 800b33e:	6878      	ldr	r0, [r7, #4]
 800b340:	f000 f92e 	bl	800b5a0 <SDMMC_GetCmdResp1>
 800b344:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b346:	69fb      	ldr	r3, [r7, #28]
}
 800b348:	4618      	mov	r0, r3
 800b34a:	3720      	adds	r7, #32
 800b34c:	46bd      	mov	sp, r7
 800b34e:	bd80      	pop	{r7, pc}
 800b350:	05f5e100 	.word	0x05f5e100

0800b354 <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 800b354:	b580      	push	{r7, lr}
 800b356:	b08a      	sub	sp, #40	; 0x28
 800b358:	af00      	add	r7, sp, #0
 800b35a:	60f8      	str	r0, [r7, #12]
 800b35c:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 800b360:	683b      	ldr	r3, [r7, #0]
 800b362:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 800b364:	2307      	movs	r3, #7
 800b366:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b368:	2340      	movs	r3, #64	; 0x40
 800b36a:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b36c:	2300      	movs	r3, #0
 800b36e:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b370:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b374:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b376:	f107 0310 	add.w	r3, r7, #16
 800b37a:	4619      	mov	r1, r3
 800b37c:	68f8      	ldr	r0, [r7, #12]
 800b37e:	f7ff fea6 	bl	800b0ce <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 800b382:	f241 3288 	movw	r2, #5000	; 0x1388
 800b386:	2107      	movs	r1, #7
 800b388:	68f8      	ldr	r0, [r7, #12]
 800b38a:	f000 f909 	bl	800b5a0 <SDMMC_GetCmdResp1>
 800b38e:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 800b390:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800b392:	4618      	mov	r0, r3
 800b394:	3728      	adds	r7, #40	; 0x28
 800b396:	46bd      	mov	sp, r7
 800b398:	bd80      	pop	{r7, pc}

0800b39a <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 800b39a:	b580      	push	{r7, lr}
 800b39c:	b088      	sub	sp, #32
 800b39e:	af00      	add	r7, sp, #0
 800b3a0:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 800b3a2:	2300      	movs	r3, #0
 800b3a4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 800b3a6:	2300      	movs	r3, #0
 800b3a8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 800b3aa:	2300      	movs	r3, #0
 800b3ac:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b3ae:	2300      	movs	r3, #0
 800b3b0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b3b2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b3b6:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b3b8:	f107 0308 	add.w	r3, r7, #8
 800b3bc:	4619      	mov	r1, r3
 800b3be:	6878      	ldr	r0, [r7, #4]
 800b3c0:	f7ff fe85 	bl	800b0ce <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 800b3c4:	6878      	ldr	r0, [r7, #4]
 800b3c6:	f000 fb23 	bl	800ba10 <SDMMC_GetCmdError>
 800b3ca:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b3cc:	69fb      	ldr	r3, [r7, #28]
}
 800b3ce:	4618      	mov	r0, r3
 800b3d0:	3720      	adds	r7, #32
 800b3d2:	46bd      	mov	sp, r7
 800b3d4:	bd80      	pop	{r7, pc}

0800b3d6 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 800b3d6:	b580      	push	{r7, lr}
 800b3d8:	b088      	sub	sp, #32
 800b3da:	af00      	add	r7, sp, #0
 800b3dc:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 800b3de:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 800b3e2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 800b3e4:	2308      	movs	r3, #8
 800b3e6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b3e8:	2340      	movs	r3, #64	; 0x40
 800b3ea:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b3ec:	2300      	movs	r3, #0
 800b3ee:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b3f0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b3f4:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b3f6:	f107 0308 	add.w	r3, r7, #8
 800b3fa:	4619      	mov	r1, r3
 800b3fc:	6878      	ldr	r0, [r7, #4]
 800b3fe:	f7ff fe66 	bl	800b0ce <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 800b402:	6878      	ldr	r0, [r7, #4]
 800b404:	f000 fab6 	bl	800b974 <SDMMC_GetCmdResp7>
 800b408:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b40a:	69fb      	ldr	r3, [r7, #28]
}
 800b40c:	4618      	mov	r0, r3
 800b40e:	3720      	adds	r7, #32
 800b410:	46bd      	mov	sp, r7
 800b412:	bd80      	pop	{r7, pc}

0800b414 <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800b414:	b580      	push	{r7, lr}
 800b416:	b088      	sub	sp, #32
 800b418:	af00      	add	r7, sp, #0
 800b41a:	6078      	str	r0, [r7, #4]
 800b41c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 800b41e:	683b      	ldr	r3, [r7, #0]
 800b420:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 800b422:	2337      	movs	r3, #55	; 0x37
 800b424:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b426:	2340      	movs	r3, #64	; 0x40
 800b428:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b42a:	2300      	movs	r3, #0
 800b42c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b42e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b432:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b434:	f107 0308 	add.w	r3, r7, #8
 800b438:	4619      	mov	r1, r3
 800b43a:	6878      	ldr	r0, [r7, #4]
 800b43c:	f7ff fe47 	bl	800b0ce <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 800b440:	f241 3288 	movw	r2, #5000	; 0x1388
 800b444:	2137      	movs	r1, #55	; 0x37
 800b446:	6878      	ldr	r0, [r7, #4]
 800b448:	f000 f8aa 	bl	800b5a0 <SDMMC_GetCmdResp1>
 800b44c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b44e:	69fb      	ldr	r3, [r7, #28]
}
 800b450:	4618      	mov	r0, r3
 800b452:	3720      	adds	r7, #32
 800b454:	46bd      	mov	sp, r7
 800b456:	bd80      	pop	{r7, pc}

0800b458 <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800b458:	b580      	push	{r7, lr}
 800b45a:	b088      	sub	sp, #32
 800b45c:	af00      	add	r7, sp, #0
 800b45e:	6078      	str	r0, [r7, #4]
 800b460:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 800b462:	683b      	ldr	r3, [r7, #0]
 800b464:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800b468:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b46c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 800b46e:	2329      	movs	r3, #41	; 0x29
 800b470:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b472:	2340      	movs	r3, #64	; 0x40
 800b474:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b476:	2300      	movs	r3, #0
 800b478:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b47a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b47e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b480:	f107 0308 	add.w	r3, r7, #8
 800b484:	4619      	mov	r1, r3
 800b486:	6878      	ldr	r0, [r7, #4]
 800b488:	f7ff fe21 	bl	800b0ce <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 800b48c:	6878      	ldr	r0, [r7, #4]
 800b48e:	f000 f9bd 	bl	800b80c <SDMMC_GetCmdResp3>
 800b492:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b494:	69fb      	ldr	r3, [r7, #28]
}
 800b496:	4618      	mov	r0, r3
 800b498:	3720      	adds	r7, #32
 800b49a:	46bd      	mov	sp, r7
 800b49c:	bd80      	pop	{r7, pc}

0800b49e <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 800b49e:	b580      	push	{r7, lr}
 800b4a0:	b088      	sub	sp, #32
 800b4a2:	af00      	add	r7, sp, #0
 800b4a4:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 800b4a6:	2300      	movs	r3, #0
 800b4a8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 800b4aa:	2302      	movs	r3, #2
 800b4ac:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800b4ae:	23c0      	movs	r3, #192	; 0xc0
 800b4b0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b4b2:	2300      	movs	r3, #0
 800b4b4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b4b6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b4ba:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b4bc:	f107 0308 	add.w	r3, r7, #8
 800b4c0:	4619      	mov	r1, r3
 800b4c2:	6878      	ldr	r0, [r7, #4]
 800b4c4:	f7ff fe03 	bl	800b0ce <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800b4c8:	6878      	ldr	r0, [r7, #4]
 800b4ca:	f000 f957 	bl	800b77c <SDMMC_GetCmdResp2>
 800b4ce:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b4d0:	69fb      	ldr	r3, [r7, #28]
}
 800b4d2:	4618      	mov	r0, r3
 800b4d4:	3720      	adds	r7, #32
 800b4d6:	46bd      	mov	sp, r7
 800b4d8:	bd80      	pop	{r7, pc}

0800b4da <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800b4da:	b580      	push	{r7, lr}
 800b4dc:	b088      	sub	sp, #32
 800b4de:	af00      	add	r7, sp, #0
 800b4e0:	6078      	str	r0, [r7, #4]
 800b4e2:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 800b4e4:	683b      	ldr	r3, [r7, #0]
 800b4e6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 800b4e8:	2309      	movs	r3, #9
 800b4ea:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800b4ec:	23c0      	movs	r3, #192	; 0xc0
 800b4ee:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b4f0:	2300      	movs	r3, #0
 800b4f2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b4f4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b4f8:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b4fa:	f107 0308 	add.w	r3, r7, #8
 800b4fe:	4619      	mov	r1, r3
 800b500:	6878      	ldr	r0, [r7, #4]
 800b502:	f7ff fde4 	bl	800b0ce <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800b506:	6878      	ldr	r0, [r7, #4]
 800b508:	f000 f938 	bl	800b77c <SDMMC_GetCmdResp2>
 800b50c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b50e:	69fb      	ldr	r3, [r7, #28]
}
 800b510:	4618      	mov	r0, r3
 800b512:	3720      	adds	r7, #32
 800b514:	46bd      	mov	sp, r7
 800b516:	bd80      	pop	{r7, pc}

0800b518 <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 800b518:	b580      	push	{r7, lr}
 800b51a:	b088      	sub	sp, #32
 800b51c:	af00      	add	r7, sp, #0
 800b51e:	6078      	str	r0, [r7, #4]
 800b520:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 800b522:	2300      	movs	r3, #0
 800b524:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 800b526:	2303      	movs	r3, #3
 800b528:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b52a:	2340      	movs	r3, #64	; 0x40
 800b52c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b52e:	2300      	movs	r3, #0
 800b530:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b532:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b536:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b538:	f107 0308 	add.w	r3, r7, #8
 800b53c:	4619      	mov	r1, r3
 800b53e:	6878      	ldr	r0, [r7, #4]
 800b540:	f7ff fdc5 	bl	800b0ce <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 800b544:	683a      	ldr	r2, [r7, #0]
 800b546:	2103      	movs	r1, #3
 800b548:	6878      	ldr	r0, [r7, #4]
 800b54a:	f000 f99d 	bl	800b888 <SDMMC_GetCmdResp6>
 800b54e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b550:	69fb      	ldr	r3, [r7, #28]
}
 800b552:	4618      	mov	r0, r3
 800b554:	3720      	adds	r7, #32
 800b556:	46bd      	mov	sp, r7
 800b558:	bd80      	pop	{r7, pc}

0800b55a <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800b55a:	b580      	push	{r7, lr}
 800b55c:	b088      	sub	sp, #32
 800b55e:	af00      	add	r7, sp, #0
 800b560:	6078      	str	r0, [r7, #4]
 800b562:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 800b564:	683b      	ldr	r3, [r7, #0]
 800b566:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 800b568:	230d      	movs	r3, #13
 800b56a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b56c:	2340      	movs	r3, #64	; 0x40
 800b56e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b570:	2300      	movs	r3, #0
 800b572:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b574:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b578:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b57a:	f107 0308 	add.w	r3, r7, #8
 800b57e:	4619      	mov	r1, r3
 800b580:	6878      	ldr	r0, [r7, #4]
 800b582:	f7ff fda4 	bl	800b0ce <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 800b586:	f241 3288 	movw	r2, #5000	; 0x1388
 800b58a:	210d      	movs	r1, #13
 800b58c:	6878      	ldr	r0, [r7, #4]
 800b58e:	f000 f807 	bl	800b5a0 <SDMMC_GetCmdResp1>
 800b592:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b594:	69fb      	ldr	r3, [r7, #28]
}
 800b596:	4618      	mov	r0, r3
 800b598:	3720      	adds	r7, #32
 800b59a:	46bd      	mov	sp, r7
 800b59c:	bd80      	pop	{r7, pc}
	...

0800b5a0 <SDMMC_GetCmdResp1>:
  * @param  SDIOx Pointer to SDMMC register base
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 800b5a0:	b580      	push	{r7, lr}
 800b5a2:	b088      	sub	sp, #32
 800b5a4:	af00      	add	r7, sp, #0
 800b5a6:	60f8      	str	r0, [r7, #12]
 800b5a8:	460b      	mov	r3, r1
 800b5aa:	607a      	str	r2, [r7, #4]
 800b5ac:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800b5ae:	4b70      	ldr	r3, [pc, #448]	; (800b770 <SDMMC_GetCmdResp1+0x1d0>)
 800b5b0:	681b      	ldr	r3, [r3, #0]
 800b5b2:	4a70      	ldr	r2, [pc, #448]	; (800b774 <SDMMC_GetCmdResp1+0x1d4>)
 800b5b4:	fba2 2303 	umull	r2, r3, r2, r3
 800b5b8:	0a5a      	lsrs	r2, r3, #9
 800b5ba:	687b      	ldr	r3, [r7, #4]
 800b5bc:	fb02 f303 	mul.w	r3, r2, r3
 800b5c0:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 800b5c2:	69fb      	ldr	r3, [r7, #28]
 800b5c4:	1e5a      	subs	r2, r3, #1
 800b5c6:	61fa      	str	r2, [r7, #28]
 800b5c8:	2b00      	cmp	r3, #0
 800b5ca:	d102      	bne.n	800b5d2 <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 800b5cc:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800b5d0:	e0c9      	b.n	800b766 <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDIOx->STA;
 800b5d2:	68fb      	ldr	r3, [r7, #12]
 800b5d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b5d6:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b5d8:	69bb      	ldr	r3, [r7, #24]
 800b5da:	f003 0345 	and.w	r3, r3, #69	; 0x45
 800b5de:	2b00      	cmp	r3, #0
 800b5e0:	d0ef      	beq.n	800b5c2 <SDMMC_GetCmdResp1+0x22>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800b5e2:	69bb      	ldr	r3, [r7, #24]
 800b5e4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b5e8:	2b00      	cmp	r3, #0
 800b5ea:	d1ea      	bne.n	800b5c2 <SDMMC_GetCmdResp1+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800b5ec:	68fb      	ldr	r3, [r7, #12]
 800b5ee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b5f0:	f003 0304 	and.w	r3, r3, #4
 800b5f4:	2b00      	cmp	r3, #0
 800b5f6:	d004      	beq.n	800b602 <SDMMC_GetCmdResp1+0x62>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800b5f8:	68fb      	ldr	r3, [r7, #12]
 800b5fa:	2204      	movs	r2, #4
 800b5fc:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800b5fe:	2304      	movs	r3, #4
 800b600:	e0b1      	b.n	800b766 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800b602:	68fb      	ldr	r3, [r7, #12]
 800b604:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b606:	f003 0301 	and.w	r3, r3, #1
 800b60a:	2b00      	cmp	r3, #0
 800b60c:	d004      	beq.n	800b618 <SDMMC_GetCmdResp1+0x78>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800b60e:	68fb      	ldr	r3, [r7, #12]
 800b610:	2201      	movs	r2, #1
 800b612:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b614:	2301      	movs	r3, #1
 800b616:	e0a6      	b.n	800b766 <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800b618:	68fb      	ldr	r3, [r7, #12]
 800b61a:	22c5      	movs	r2, #197	; 0xc5
 800b61c:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800b61e:	68f8      	ldr	r0, [r7, #12]
 800b620:	f7ff fd7f 	bl	800b122 <SDIO_GetCommandResponse>
 800b624:	4603      	mov	r3, r0
 800b626:	461a      	mov	r2, r3
 800b628:	7afb      	ldrb	r3, [r7, #11]
 800b62a:	4293      	cmp	r3, r2
 800b62c:	d001      	beq.n	800b632 <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b62e:	2301      	movs	r3, #1
 800b630:	e099      	b.n	800b766 <SDMMC_GetCmdResp1+0x1c6>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800b632:	2100      	movs	r1, #0
 800b634:	68f8      	ldr	r0, [r7, #12]
 800b636:	f7ff fd81 	bl	800b13c <SDIO_GetResponse>
 800b63a:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800b63c:	697a      	ldr	r2, [r7, #20]
 800b63e:	4b4e      	ldr	r3, [pc, #312]	; (800b778 <SDMMC_GetCmdResp1+0x1d8>)
 800b640:	4013      	ands	r3, r2
 800b642:	2b00      	cmp	r3, #0
 800b644:	d101      	bne.n	800b64a <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 800b646:	2300      	movs	r3, #0
 800b648:	e08d      	b.n	800b766 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800b64a:	697b      	ldr	r3, [r7, #20]
 800b64c:	2b00      	cmp	r3, #0
 800b64e:	da02      	bge.n	800b656 <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800b650:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800b654:	e087      	b.n	800b766 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800b656:	697b      	ldr	r3, [r7, #20]
 800b658:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800b65c:	2b00      	cmp	r3, #0
 800b65e:	d001      	beq.n	800b664 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800b660:	2340      	movs	r3, #64	; 0x40
 800b662:	e080      	b.n	800b766 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800b664:	697b      	ldr	r3, [r7, #20]
 800b666:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800b66a:	2b00      	cmp	r3, #0
 800b66c:	d001      	beq.n	800b672 <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800b66e:	2380      	movs	r3, #128	; 0x80
 800b670:	e079      	b.n	800b766 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800b672:	697b      	ldr	r3, [r7, #20]
 800b674:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b678:	2b00      	cmp	r3, #0
 800b67a:	d002      	beq.n	800b682 <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800b67c:	f44f 7380 	mov.w	r3, #256	; 0x100
 800b680:	e071      	b.n	800b766 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800b682:	697b      	ldr	r3, [r7, #20]
 800b684:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800b688:	2b00      	cmp	r3, #0
 800b68a:	d002      	beq.n	800b692 <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800b68c:	f44f 7300 	mov.w	r3, #512	; 0x200
 800b690:	e069      	b.n	800b766 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800b692:	697b      	ldr	r3, [r7, #20]
 800b694:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800b698:	2b00      	cmp	r3, #0
 800b69a:	d002      	beq.n	800b6a2 <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800b69c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b6a0:	e061      	b.n	800b766 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800b6a2:	697b      	ldr	r3, [r7, #20]
 800b6a4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800b6a8:	2b00      	cmp	r3, #0
 800b6aa:	d002      	beq.n	800b6b2 <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800b6ac:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800b6b0:	e059      	b.n	800b766 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800b6b2:	697b      	ldr	r3, [r7, #20]
 800b6b4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800b6b8:	2b00      	cmp	r3, #0
 800b6ba:	d002      	beq.n	800b6c2 <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800b6bc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b6c0:	e051      	b.n	800b766 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800b6c2:	697b      	ldr	r3, [r7, #20]
 800b6c4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800b6c8:	2b00      	cmp	r3, #0
 800b6ca:	d002      	beq.n	800b6d2 <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800b6cc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800b6d0:	e049      	b.n	800b766 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800b6d2:	697b      	ldr	r3, [r7, #20]
 800b6d4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800b6d8:	2b00      	cmp	r3, #0
 800b6da:	d002      	beq.n	800b6e2 <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800b6dc:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800b6e0:	e041      	b.n	800b766 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800b6e2:	697b      	ldr	r3, [r7, #20]
 800b6e4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800b6e8:	2b00      	cmp	r3, #0
 800b6ea:	d002      	beq.n	800b6f2 <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 800b6ec:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800b6f0:	e039      	b.n	800b766 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800b6f2:	697b      	ldr	r3, [r7, #20]
 800b6f4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800b6f8:	2b00      	cmp	r3, #0
 800b6fa:	d002      	beq.n	800b702 <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800b6fc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800b700:	e031      	b.n	800b766 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800b702:	697b      	ldr	r3, [r7, #20]
 800b704:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b708:	2b00      	cmp	r3, #0
 800b70a:	d002      	beq.n	800b712 <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800b70c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800b710:	e029      	b.n	800b766 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800b712:	697b      	ldr	r3, [r7, #20]
 800b714:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800b718:	2b00      	cmp	r3, #0
 800b71a:	d002      	beq.n	800b722 <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800b71c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800b720:	e021      	b.n	800b766 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800b722:	697b      	ldr	r3, [r7, #20]
 800b724:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800b728:	2b00      	cmp	r3, #0
 800b72a:	d002      	beq.n	800b732 <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800b72c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800b730:	e019      	b.n	800b766 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800b732:	697b      	ldr	r3, [r7, #20]
 800b734:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800b738:	2b00      	cmp	r3, #0
 800b73a:	d002      	beq.n	800b742 <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800b73c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800b740:	e011      	b.n	800b766 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800b742:	697b      	ldr	r3, [r7, #20]
 800b744:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800b748:	2b00      	cmp	r3, #0
 800b74a:	d002      	beq.n	800b752 <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 800b74c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800b750:	e009      	b.n	800b766 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 800b752:	697b      	ldr	r3, [r7, #20]
 800b754:	f003 0308 	and.w	r3, r3, #8
 800b758:	2b00      	cmp	r3, #0
 800b75a:	d002      	beq.n	800b762 <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800b75c:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 800b760:	e001      	b.n	800b766 <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800b762:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800b766:	4618      	mov	r0, r3
 800b768:	3720      	adds	r7, #32
 800b76a:	46bd      	mov	sp, r7
 800b76c:	bd80      	pop	{r7, pc}
 800b76e:	bf00      	nop
 800b770:	20000008 	.word	0x20000008
 800b774:	10624dd3 	.word	0x10624dd3
 800b778:	fdffe008 	.word	0xfdffe008

0800b77c <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 800b77c:	b480      	push	{r7}
 800b77e:	b085      	sub	sp, #20
 800b780:	af00      	add	r7, sp, #0
 800b782:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800b784:	4b1f      	ldr	r3, [pc, #124]	; (800b804 <SDMMC_GetCmdResp2+0x88>)
 800b786:	681b      	ldr	r3, [r3, #0]
 800b788:	4a1f      	ldr	r2, [pc, #124]	; (800b808 <SDMMC_GetCmdResp2+0x8c>)
 800b78a:	fba2 2303 	umull	r2, r3, r2, r3
 800b78e:	0a5b      	lsrs	r3, r3, #9
 800b790:	f241 3288 	movw	r2, #5000	; 0x1388
 800b794:	fb02 f303 	mul.w	r3, r2, r3
 800b798:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800b79a:	68fb      	ldr	r3, [r7, #12]
 800b79c:	1e5a      	subs	r2, r3, #1
 800b79e:	60fa      	str	r2, [r7, #12]
 800b7a0:	2b00      	cmp	r3, #0
 800b7a2:	d102      	bne.n	800b7aa <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800b7a4:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800b7a8:	e026      	b.n	800b7f8 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDIOx->STA;
 800b7aa:	687b      	ldr	r3, [r7, #4]
 800b7ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b7ae:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b7b0:	68bb      	ldr	r3, [r7, #8]
 800b7b2:	f003 0345 	and.w	r3, r3, #69	; 0x45
 800b7b6:	2b00      	cmp	r3, #0
 800b7b8:	d0ef      	beq.n	800b79a <SDMMC_GetCmdResp2+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800b7ba:	68bb      	ldr	r3, [r7, #8]
 800b7bc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b7c0:	2b00      	cmp	r3, #0
 800b7c2:	d1ea      	bne.n	800b79a <SDMMC_GetCmdResp2+0x1e>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800b7c4:	687b      	ldr	r3, [r7, #4]
 800b7c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b7c8:	f003 0304 	and.w	r3, r3, #4
 800b7cc:	2b00      	cmp	r3, #0
 800b7ce:	d004      	beq.n	800b7da <SDMMC_GetCmdResp2+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800b7d0:	687b      	ldr	r3, [r7, #4]
 800b7d2:	2204      	movs	r2, #4
 800b7d4:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800b7d6:	2304      	movs	r3, #4
 800b7d8:	e00e      	b.n	800b7f8 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800b7da:	687b      	ldr	r3, [r7, #4]
 800b7dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b7de:	f003 0301 	and.w	r3, r3, #1
 800b7e2:	2b00      	cmp	r3, #0
 800b7e4:	d004      	beq.n	800b7f0 <SDMMC_GetCmdResp2+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800b7e6:	687b      	ldr	r3, [r7, #4]
 800b7e8:	2201      	movs	r2, #1
 800b7ea:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b7ec:	2301      	movs	r3, #1
 800b7ee:	e003      	b.n	800b7f8 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800b7f0:	687b      	ldr	r3, [r7, #4]
 800b7f2:	22c5      	movs	r2, #197	; 0xc5
 800b7f4:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 800b7f6:	2300      	movs	r3, #0
}
 800b7f8:	4618      	mov	r0, r3
 800b7fa:	3714      	adds	r7, #20
 800b7fc:	46bd      	mov	sp, r7
 800b7fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b802:	4770      	bx	lr
 800b804:	20000008 	.word	0x20000008
 800b808:	10624dd3 	.word	0x10624dd3

0800b80c <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 800b80c:	b480      	push	{r7}
 800b80e:	b085      	sub	sp, #20
 800b810:	af00      	add	r7, sp, #0
 800b812:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800b814:	4b1a      	ldr	r3, [pc, #104]	; (800b880 <SDMMC_GetCmdResp3+0x74>)
 800b816:	681b      	ldr	r3, [r3, #0]
 800b818:	4a1a      	ldr	r2, [pc, #104]	; (800b884 <SDMMC_GetCmdResp3+0x78>)
 800b81a:	fba2 2303 	umull	r2, r3, r2, r3
 800b81e:	0a5b      	lsrs	r3, r3, #9
 800b820:	f241 3288 	movw	r2, #5000	; 0x1388
 800b824:	fb02 f303 	mul.w	r3, r2, r3
 800b828:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800b82a:	68fb      	ldr	r3, [r7, #12]
 800b82c:	1e5a      	subs	r2, r3, #1
 800b82e:	60fa      	str	r2, [r7, #12]
 800b830:	2b00      	cmp	r3, #0
 800b832:	d102      	bne.n	800b83a <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800b834:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800b838:	e01b      	b.n	800b872 <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDIOx->STA;
 800b83a:	687b      	ldr	r3, [r7, #4]
 800b83c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b83e:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b840:	68bb      	ldr	r3, [r7, #8]
 800b842:	f003 0345 	and.w	r3, r3, #69	; 0x45
 800b846:	2b00      	cmp	r3, #0
 800b848:	d0ef      	beq.n	800b82a <SDMMC_GetCmdResp3+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800b84a:	68bb      	ldr	r3, [r7, #8]
 800b84c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b850:	2b00      	cmp	r3, #0
 800b852:	d1ea      	bne.n	800b82a <SDMMC_GetCmdResp3+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800b854:	687b      	ldr	r3, [r7, #4]
 800b856:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b858:	f003 0304 	and.w	r3, r3, #4
 800b85c:	2b00      	cmp	r3, #0
 800b85e:	d004      	beq.n	800b86a <SDMMC_GetCmdResp3+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800b860:	687b      	ldr	r3, [r7, #4]
 800b862:	2204      	movs	r2, #4
 800b864:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800b866:	2304      	movs	r3, #4
 800b868:	e003      	b.n	800b872 <SDMMC_GetCmdResp3+0x66>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800b86a:	687b      	ldr	r3, [r7, #4]
 800b86c:	22c5      	movs	r2, #197	; 0xc5
 800b86e:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800b870:	2300      	movs	r3, #0
}
 800b872:	4618      	mov	r0, r3
 800b874:	3714      	adds	r7, #20
 800b876:	46bd      	mov	sp, r7
 800b878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b87c:	4770      	bx	lr
 800b87e:	bf00      	nop
 800b880:	20000008 	.word	0x20000008
 800b884:	10624dd3 	.word	0x10624dd3

0800b888 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 800b888:	b580      	push	{r7, lr}
 800b88a:	b088      	sub	sp, #32
 800b88c:	af00      	add	r7, sp, #0
 800b88e:	60f8      	str	r0, [r7, #12]
 800b890:	460b      	mov	r3, r1
 800b892:	607a      	str	r2, [r7, #4]
 800b894:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800b896:	4b35      	ldr	r3, [pc, #212]	; (800b96c <SDMMC_GetCmdResp6+0xe4>)
 800b898:	681b      	ldr	r3, [r3, #0]
 800b89a:	4a35      	ldr	r2, [pc, #212]	; (800b970 <SDMMC_GetCmdResp6+0xe8>)
 800b89c:	fba2 2303 	umull	r2, r3, r2, r3
 800b8a0:	0a5b      	lsrs	r3, r3, #9
 800b8a2:	f241 3288 	movw	r2, #5000	; 0x1388
 800b8a6:	fb02 f303 	mul.w	r3, r2, r3
 800b8aa:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 800b8ac:	69fb      	ldr	r3, [r7, #28]
 800b8ae:	1e5a      	subs	r2, r3, #1
 800b8b0:	61fa      	str	r2, [r7, #28]
 800b8b2:	2b00      	cmp	r3, #0
 800b8b4:	d102      	bne.n	800b8bc <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 800b8b6:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800b8ba:	e052      	b.n	800b962 <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDIOx->STA;
 800b8bc:	68fb      	ldr	r3, [r7, #12]
 800b8be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b8c0:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b8c2:	69bb      	ldr	r3, [r7, #24]
 800b8c4:	f003 0345 	and.w	r3, r3, #69	; 0x45
 800b8c8:	2b00      	cmp	r3, #0
 800b8ca:	d0ef      	beq.n	800b8ac <SDMMC_GetCmdResp6+0x24>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800b8cc:	69bb      	ldr	r3, [r7, #24]
 800b8ce:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b8d2:	2b00      	cmp	r3, #0
 800b8d4:	d1ea      	bne.n	800b8ac <SDMMC_GetCmdResp6+0x24>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800b8d6:	68fb      	ldr	r3, [r7, #12]
 800b8d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b8da:	f003 0304 	and.w	r3, r3, #4
 800b8de:	2b00      	cmp	r3, #0
 800b8e0:	d004      	beq.n	800b8ec <SDMMC_GetCmdResp6+0x64>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800b8e2:	68fb      	ldr	r3, [r7, #12]
 800b8e4:	2204      	movs	r2, #4
 800b8e6:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800b8e8:	2304      	movs	r3, #4
 800b8ea:	e03a      	b.n	800b962 <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800b8ec:	68fb      	ldr	r3, [r7, #12]
 800b8ee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b8f0:	f003 0301 	and.w	r3, r3, #1
 800b8f4:	2b00      	cmp	r3, #0
 800b8f6:	d004      	beq.n	800b902 <SDMMC_GetCmdResp6+0x7a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800b8f8:	68fb      	ldr	r3, [r7, #12]
 800b8fa:	2201      	movs	r2, #1
 800b8fc:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b8fe:	2301      	movs	r3, #1
 800b900:	e02f      	b.n	800b962 <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800b902:	68f8      	ldr	r0, [r7, #12]
 800b904:	f7ff fc0d 	bl	800b122 <SDIO_GetCommandResponse>
 800b908:	4603      	mov	r3, r0
 800b90a:	461a      	mov	r2, r3
 800b90c:	7afb      	ldrb	r3, [r7, #11]
 800b90e:	4293      	cmp	r3, r2
 800b910:	d001      	beq.n	800b916 <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b912:	2301      	movs	r3, #1
 800b914:	e025      	b.n	800b962 <SDMMC_GetCmdResp6+0xda>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800b916:	68fb      	ldr	r3, [r7, #12]
 800b918:	22c5      	movs	r2, #197	; 0xc5
 800b91a:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800b91c:	2100      	movs	r1, #0
 800b91e:	68f8      	ldr	r0, [r7, #12]
 800b920:	f7ff fc0c 	bl	800b13c <SDIO_GetResponse>
 800b924:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 800b926:	697b      	ldr	r3, [r7, #20]
 800b928:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 800b92c:	2b00      	cmp	r3, #0
 800b92e:	d106      	bne.n	800b93e <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 800b930:	697b      	ldr	r3, [r7, #20]
 800b932:	0c1b      	lsrs	r3, r3, #16
 800b934:	b29a      	uxth	r2, r3
 800b936:	687b      	ldr	r3, [r7, #4]
 800b938:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 800b93a:	2300      	movs	r3, #0
 800b93c:	e011      	b.n	800b962 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800b93e:	697b      	ldr	r3, [r7, #20]
 800b940:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800b944:	2b00      	cmp	r3, #0
 800b946:	d002      	beq.n	800b94e <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800b948:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800b94c:	e009      	b.n	800b962 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 800b94e:	697b      	ldr	r3, [r7, #20]
 800b950:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800b954:	2b00      	cmp	r3, #0
 800b956:	d002      	beq.n	800b95e <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800b958:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b95c:	e001      	b.n	800b962 <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800b95e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800b962:	4618      	mov	r0, r3
 800b964:	3720      	adds	r7, #32
 800b966:	46bd      	mov	sp, r7
 800b968:	bd80      	pop	{r7, pc}
 800b96a:	bf00      	nop
 800b96c:	20000008 	.word	0x20000008
 800b970:	10624dd3 	.word	0x10624dd3

0800b974 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 800b974:	b480      	push	{r7}
 800b976:	b085      	sub	sp, #20
 800b978:	af00      	add	r7, sp, #0
 800b97a:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800b97c:	4b22      	ldr	r3, [pc, #136]	; (800ba08 <SDMMC_GetCmdResp7+0x94>)
 800b97e:	681b      	ldr	r3, [r3, #0]
 800b980:	4a22      	ldr	r2, [pc, #136]	; (800ba0c <SDMMC_GetCmdResp7+0x98>)
 800b982:	fba2 2303 	umull	r2, r3, r2, r3
 800b986:	0a5b      	lsrs	r3, r3, #9
 800b988:	f241 3288 	movw	r2, #5000	; 0x1388
 800b98c:	fb02 f303 	mul.w	r3, r2, r3
 800b990:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800b992:	68fb      	ldr	r3, [r7, #12]
 800b994:	1e5a      	subs	r2, r3, #1
 800b996:	60fa      	str	r2, [r7, #12]
 800b998:	2b00      	cmp	r3, #0
 800b99a:	d102      	bne.n	800b9a2 <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800b99c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800b9a0:	e02c      	b.n	800b9fc <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDIOx->STA;
 800b9a2:	687b      	ldr	r3, [r7, #4]
 800b9a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b9a6:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b9a8:	68bb      	ldr	r3, [r7, #8]
 800b9aa:	f003 0345 	and.w	r3, r3, #69	; 0x45
 800b9ae:	2b00      	cmp	r3, #0
 800b9b0:	d0ef      	beq.n	800b992 <SDMMC_GetCmdResp7+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800b9b2:	68bb      	ldr	r3, [r7, #8]
 800b9b4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b9b8:	2b00      	cmp	r3, #0
 800b9ba:	d1ea      	bne.n	800b992 <SDMMC_GetCmdResp7+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800b9bc:	687b      	ldr	r3, [r7, #4]
 800b9be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b9c0:	f003 0304 	and.w	r3, r3, #4
 800b9c4:	2b00      	cmp	r3, #0
 800b9c6:	d004      	beq.n	800b9d2 <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800b9c8:	687b      	ldr	r3, [r7, #4]
 800b9ca:	2204      	movs	r2, #4
 800b9cc:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800b9ce:	2304      	movs	r3, #4
 800b9d0:	e014      	b.n	800b9fc <SDMMC_GetCmdResp7+0x88>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800b9d2:	687b      	ldr	r3, [r7, #4]
 800b9d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b9d6:	f003 0301 	and.w	r3, r3, #1
 800b9da:	2b00      	cmp	r3, #0
 800b9dc:	d004      	beq.n	800b9e8 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800b9de:	687b      	ldr	r3, [r7, #4]
 800b9e0:	2201      	movs	r2, #1
 800b9e2:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b9e4:	2301      	movs	r3, #1
 800b9e6:	e009      	b.n	800b9fc <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 800b9e8:	687b      	ldr	r3, [r7, #4]
 800b9ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b9ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b9f0:	2b00      	cmp	r3, #0
 800b9f2:	d002      	beq.n	800b9fa <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 800b9f4:	687b      	ldr	r3, [r7, #4]
 800b9f6:	2240      	movs	r2, #64	; 0x40
 800b9f8:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800b9fa:	2300      	movs	r3, #0
  
}
 800b9fc:	4618      	mov	r0, r3
 800b9fe:	3714      	adds	r7, #20
 800ba00:	46bd      	mov	sp, r7
 800ba02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba06:	4770      	bx	lr
 800ba08:	20000008 	.word	0x20000008
 800ba0c:	10624dd3 	.word	0x10624dd3

0800ba10 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 800ba10:	b480      	push	{r7}
 800ba12:	b085      	sub	sp, #20
 800ba14:	af00      	add	r7, sp, #0
 800ba16:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800ba18:	4b11      	ldr	r3, [pc, #68]	; (800ba60 <SDMMC_GetCmdError+0x50>)
 800ba1a:	681b      	ldr	r3, [r3, #0]
 800ba1c:	4a11      	ldr	r2, [pc, #68]	; (800ba64 <SDMMC_GetCmdError+0x54>)
 800ba1e:	fba2 2303 	umull	r2, r3, r2, r3
 800ba22:	0a5b      	lsrs	r3, r3, #9
 800ba24:	f241 3288 	movw	r2, #5000	; 0x1388
 800ba28:	fb02 f303 	mul.w	r3, r2, r3
 800ba2c:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800ba2e:	68fb      	ldr	r3, [r7, #12]
 800ba30:	1e5a      	subs	r2, r3, #1
 800ba32:	60fa      	str	r2, [r7, #12]
 800ba34:	2b00      	cmp	r3, #0
 800ba36:	d102      	bne.n	800ba3e <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800ba38:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800ba3c:	e009      	b.n	800ba52 <SDMMC_GetCmdError+0x42>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 800ba3e:	687b      	ldr	r3, [r7, #4]
 800ba40:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ba42:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ba46:	2b00      	cmp	r3, #0
 800ba48:	d0f1      	beq.n	800ba2e <SDMMC_GetCmdError+0x1e>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800ba4a:	687b      	ldr	r3, [r7, #4]
 800ba4c:	22c5      	movs	r2, #197	; 0xc5
 800ba4e:	639a      	str	r2, [r3, #56]	; 0x38
  
  return SDMMC_ERROR_NONE;
 800ba50:	2300      	movs	r3, #0
}
 800ba52:	4618      	mov	r0, r3
 800ba54:	3714      	adds	r7, #20
 800ba56:	46bd      	mov	sp, r7
 800ba58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba5c:	4770      	bx	lr
 800ba5e:	bf00      	nop
 800ba60:	20000008 	.word	0x20000008
 800ba64:	10624dd3 	.word	0x10624dd3

0800ba68 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800ba68:	b084      	sub	sp, #16
 800ba6a:	b580      	push	{r7, lr}
 800ba6c:	b084      	sub	sp, #16
 800ba6e:	af00      	add	r7, sp, #0
 800ba70:	6078      	str	r0, [r7, #4]
 800ba72:	f107 001c 	add.w	r0, r7, #28
 800ba76:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800ba7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ba7c:	2b01      	cmp	r3, #1
 800ba7e:	d122      	bne.n	800bac6 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800ba80:	687b      	ldr	r3, [r7, #4]
 800ba82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ba84:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800ba88:	687b      	ldr	r3, [r7, #4]
 800ba8a:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800ba8c:	687b      	ldr	r3, [r7, #4]
 800ba8e:	68db      	ldr	r3, [r3, #12]
 800ba90:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 800ba94:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800ba98:	687a      	ldr	r2, [r7, #4]
 800ba9a:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800ba9c:	687b      	ldr	r3, [r7, #4]
 800ba9e:	68db      	ldr	r3, [r3, #12]
 800baa0:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800baa4:	687b      	ldr	r3, [r7, #4]
 800baa6:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800baa8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800baaa:	2b01      	cmp	r3, #1
 800baac:	d105      	bne.n	800baba <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800baae:	687b      	ldr	r3, [r7, #4]
 800bab0:	68db      	ldr	r3, [r3, #12]
 800bab2:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800bab6:	687b      	ldr	r3, [r7, #4]
 800bab8:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800baba:	6878      	ldr	r0, [r7, #4]
 800babc:	f001 fbe8 	bl	800d290 <USB_CoreReset>
 800bac0:	4603      	mov	r3, r0
 800bac2:	73fb      	strb	r3, [r7, #15]
 800bac4:	e01a      	b.n	800bafc <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800bac6:	687b      	ldr	r3, [r7, #4]
 800bac8:	68db      	ldr	r3, [r3, #12]
 800baca:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800bace:	687b      	ldr	r3, [r7, #4]
 800bad0:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800bad2:	6878      	ldr	r0, [r7, #4]
 800bad4:	f001 fbdc 	bl	800d290 <USB_CoreReset>
 800bad8:	4603      	mov	r3, r0
 800bada:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800badc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800bade:	2b00      	cmp	r3, #0
 800bae0:	d106      	bne.n	800baf0 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800bae2:	687b      	ldr	r3, [r7, #4]
 800bae4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bae6:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800baea:	687b      	ldr	r3, [r7, #4]
 800baec:	639a      	str	r2, [r3, #56]	; 0x38
 800baee:	e005      	b.n	800bafc <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800baf0:	687b      	ldr	r3, [r7, #4]
 800baf2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800baf4:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800baf8:	687b      	ldr	r3, [r7, #4]
 800bafa:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800bafc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bafe:	2b01      	cmp	r3, #1
 800bb00:	d10b      	bne.n	800bb1a <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800bb02:	687b      	ldr	r3, [r7, #4]
 800bb04:	689b      	ldr	r3, [r3, #8]
 800bb06:	f043 0206 	orr.w	r2, r3, #6
 800bb0a:	687b      	ldr	r3, [r7, #4]
 800bb0c:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800bb0e:	687b      	ldr	r3, [r7, #4]
 800bb10:	689b      	ldr	r3, [r3, #8]
 800bb12:	f043 0220 	orr.w	r2, r3, #32
 800bb16:	687b      	ldr	r3, [r7, #4]
 800bb18:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800bb1a:	7bfb      	ldrb	r3, [r7, #15]
}
 800bb1c:	4618      	mov	r0, r3
 800bb1e:	3710      	adds	r7, #16
 800bb20:	46bd      	mov	sp, r7
 800bb22:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800bb26:	b004      	add	sp, #16
 800bb28:	4770      	bx	lr
	...

0800bb2c <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800bb2c:	b480      	push	{r7}
 800bb2e:	b087      	sub	sp, #28
 800bb30:	af00      	add	r7, sp, #0
 800bb32:	60f8      	str	r0, [r7, #12]
 800bb34:	60b9      	str	r1, [r7, #8]
 800bb36:	4613      	mov	r3, r2
 800bb38:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800bb3a:	79fb      	ldrb	r3, [r7, #7]
 800bb3c:	2b02      	cmp	r3, #2
 800bb3e:	d165      	bne.n	800bc0c <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800bb40:	68bb      	ldr	r3, [r7, #8]
 800bb42:	4a41      	ldr	r2, [pc, #260]	; (800bc48 <USB_SetTurnaroundTime+0x11c>)
 800bb44:	4293      	cmp	r3, r2
 800bb46:	d906      	bls.n	800bb56 <USB_SetTurnaroundTime+0x2a>
 800bb48:	68bb      	ldr	r3, [r7, #8]
 800bb4a:	4a40      	ldr	r2, [pc, #256]	; (800bc4c <USB_SetTurnaroundTime+0x120>)
 800bb4c:	4293      	cmp	r3, r2
 800bb4e:	d202      	bcs.n	800bb56 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800bb50:	230f      	movs	r3, #15
 800bb52:	617b      	str	r3, [r7, #20]
 800bb54:	e062      	b.n	800bc1c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800bb56:	68bb      	ldr	r3, [r7, #8]
 800bb58:	4a3c      	ldr	r2, [pc, #240]	; (800bc4c <USB_SetTurnaroundTime+0x120>)
 800bb5a:	4293      	cmp	r3, r2
 800bb5c:	d306      	bcc.n	800bb6c <USB_SetTurnaroundTime+0x40>
 800bb5e:	68bb      	ldr	r3, [r7, #8]
 800bb60:	4a3b      	ldr	r2, [pc, #236]	; (800bc50 <USB_SetTurnaroundTime+0x124>)
 800bb62:	4293      	cmp	r3, r2
 800bb64:	d202      	bcs.n	800bb6c <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800bb66:	230e      	movs	r3, #14
 800bb68:	617b      	str	r3, [r7, #20]
 800bb6a:	e057      	b.n	800bc1c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800bb6c:	68bb      	ldr	r3, [r7, #8]
 800bb6e:	4a38      	ldr	r2, [pc, #224]	; (800bc50 <USB_SetTurnaroundTime+0x124>)
 800bb70:	4293      	cmp	r3, r2
 800bb72:	d306      	bcc.n	800bb82 <USB_SetTurnaroundTime+0x56>
 800bb74:	68bb      	ldr	r3, [r7, #8]
 800bb76:	4a37      	ldr	r2, [pc, #220]	; (800bc54 <USB_SetTurnaroundTime+0x128>)
 800bb78:	4293      	cmp	r3, r2
 800bb7a:	d202      	bcs.n	800bb82 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800bb7c:	230d      	movs	r3, #13
 800bb7e:	617b      	str	r3, [r7, #20]
 800bb80:	e04c      	b.n	800bc1c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800bb82:	68bb      	ldr	r3, [r7, #8]
 800bb84:	4a33      	ldr	r2, [pc, #204]	; (800bc54 <USB_SetTurnaroundTime+0x128>)
 800bb86:	4293      	cmp	r3, r2
 800bb88:	d306      	bcc.n	800bb98 <USB_SetTurnaroundTime+0x6c>
 800bb8a:	68bb      	ldr	r3, [r7, #8]
 800bb8c:	4a32      	ldr	r2, [pc, #200]	; (800bc58 <USB_SetTurnaroundTime+0x12c>)
 800bb8e:	4293      	cmp	r3, r2
 800bb90:	d802      	bhi.n	800bb98 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800bb92:	230c      	movs	r3, #12
 800bb94:	617b      	str	r3, [r7, #20]
 800bb96:	e041      	b.n	800bc1c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800bb98:	68bb      	ldr	r3, [r7, #8]
 800bb9a:	4a2f      	ldr	r2, [pc, #188]	; (800bc58 <USB_SetTurnaroundTime+0x12c>)
 800bb9c:	4293      	cmp	r3, r2
 800bb9e:	d906      	bls.n	800bbae <USB_SetTurnaroundTime+0x82>
 800bba0:	68bb      	ldr	r3, [r7, #8]
 800bba2:	4a2e      	ldr	r2, [pc, #184]	; (800bc5c <USB_SetTurnaroundTime+0x130>)
 800bba4:	4293      	cmp	r3, r2
 800bba6:	d802      	bhi.n	800bbae <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800bba8:	230b      	movs	r3, #11
 800bbaa:	617b      	str	r3, [r7, #20]
 800bbac:	e036      	b.n	800bc1c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800bbae:	68bb      	ldr	r3, [r7, #8]
 800bbb0:	4a2a      	ldr	r2, [pc, #168]	; (800bc5c <USB_SetTurnaroundTime+0x130>)
 800bbb2:	4293      	cmp	r3, r2
 800bbb4:	d906      	bls.n	800bbc4 <USB_SetTurnaroundTime+0x98>
 800bbb6:	68bb      	ldr	r3, [r7, #8]
 800bbb8:	4a29      	ldr	r2, [pc, #164]	; (800bc60 <USB_SetTurnaroundTime+0x134>)
 800bbba:	4293      	cmp	r3, r2
 800bbbc:	d802      	bhi.n	800bbc4 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800bbbe:	230a      	movs	r3, #10
 800bbc0:	617b      	str	r3, [r7, #20]
 800bbc2:	e02b      	b.n	800bc1c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800bbc4:	68bb      	ldr	r3, [r7, #8]
 800bbc6:	4a26      	ldr	r2, [pc, #152]	; (800bc60 <USB_SetTurnaroundTime+0x134>)
 800bbc8:	4293      	cmp	r3, r2
 800bbca:	d906      	bls.n	800bbda <USB_SetTurnaroundTime+0xae>
 800bbcc:	68bb      	ldr	r3, [r7, #8]
 800bbce:	4a25      	ldr	r2, [pc, #148]	; (800bc64 <USB_SetTurnaroundTime+0x138>)
 800bbd0:	4293      	cmp	r3, r2
 800bbd2:	d202      	bcs.n	800bbda <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800bbd4:	2309      	movs	r3, #9
 800bbd6:	617b      	str	r3, [r7, #20]
 800bbd8:	e020      	b.n	800bc1c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800bbda:	68bb      	ldr	r3, [r7, #8]
 800bbdc:	4a21      	ldr	r2, [pc, #132]	; (800bc64 <USB_SetTurnaroundTime+0x138>)
 800bbde:	4293      	cmp	r3, r2
 800bbe0:	d306      	bcc.n	800bbf0 <USB_SetTurnaroundTime+0xc4>
 800bbe2:	68bb      	ldr	r3, [r7, #8]
 800bbe4:	4a20      	ldr	r2, [pc, #128]	; (800bc68 <USB_SetTurnaroundTime+0x13c>)
 800bbe6:	4293      	cmp	r3, r2
 800bbe8:	d802      	bhi.n	800bbf0 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800bbea:	2308      	movs	r3, #8
 800bbec:	617b      	str	r3, [r7, #20]
 800bbee:	e015      	b.n	800bc1c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800bbf0:	68bb      	ldr	r3, [r7, #8]
 800bbf2:	4a1d      	ldr	r2, [pc, #116]	; (800bc68 <USB_SetTurnaroundTime+0x13c>)
 800bbf4:	4293      	cmp	r3, r2
 800bbf6:	d906      	bls.n	800bc06 <USB_SetTurnaroundTime+0xda>
 800bbf8:	68bb      	ldr	r3, [r7, #8]
 800bbfa:	4a1c      	ldr	r2, [pc, #112]	; (800bc6c <USB_SetTurnaroundTime+0x140>)
 800bbfc:	4293      	cmp	r3, r2
 800bbfe:	d202      	bcs.n	800bc06 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800bc00:	2307      	movs	r3, #7
 800bc02:	617b      	str	r3, [r7, #20]
 800bc04:	e00a      	b.n	800bc1c <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800bc06:	2306      	movs	r3, #6
 800bc08:	617b      	str	r3, [r7, #20]
 800bc0a:	e007      	b.n	800bc1c <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800bc0c:	79fb      	ldrb	r3, [r7, #7]
 800bc0e:	2b00      	cmp	r3, #0
 800bc10:	d102      	bne.n	800bc18 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800bc12:	2309      	movs	r3, #9
 800bc14:	617b      	str	r3, [r7, #20]
 800bc16:	e001      	b.n	800bc1c <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800bc18:	2309      	movs	r3, #9
 800bc1a:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800bc1c:	68fb      	ldr	r3, [r7, #12]
 800bc1e:	68db      	ldr	r3, [r3, #12]
 800bc20:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 800bc24:	68fb      	ldr	r3, [r7, #12]
 800bc26:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800bc28:	68fb      	ldr	r3, [r7, #12]
 800bc2a:	68da      	ldr	r2, [r3, #12]
 800bc2c:	697b      	ldr	r3, [r7, #20]
 800bc2e:	029b      	lsls	r3, r3, #10
 800bc30:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 800bc34:	431a      	orrs	r2, r3
 800bc36:	68fb      	ldr	r3, [r7, #12]
 800bc38:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800bc3a:	2300      	movs	r3, #0
}
 800bc3c:	4618      	mov	r0, r3
 800bc3e:	371c      	adds	r7, #28
 800bc40:	46bd      	mov	sp, r7
 800bc42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc46:	4770      	bx	lr
 800bc48:	00d8acbf 	.word	0x00d8acbf
 800bc4c:	00e4e1c0 	.word	0x00e4e1c0
 800bc50:	00f42400 	.word	0x00f42400
 800bc54:	01067380 	.word	0x01067380
 800bc58:	011a499f 	.word	0x011a499f
 800bc5c:	01312cff 	.word	0x01312cff
 800bc60:	014ca43f 	.word	0x014ca43f
 800bc64:	016e3600 	.word	0x016e3600
 800bc68:	01a6ab1f 	.word	0x01a6ab1f
 800bc6c:	01e84800 	.word	0x01e84800

0800bc70 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800bc70:	b480      	push	{r7}
 800bc72:	b083      	sub	sp, #12
 800bc74:	af00      	add	r7, sp, #0
 800bc76:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800bc78:	687b      	ldr	r3, [r7, #4]
 800bc7a:	689b      	ldr	r3, [r3, #8]
 800bc7c:	f043 0201 	orr.w	r2, r3, #1
 800bc80:	687b      	ldr	r3, [r7, #4]
 800bc82:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800bc84:	2300      	movs	r3, #0
}
 800bc86:	4618      	mov	r0, r3
 800bc88:	370c      	adds	r7, #12
 800bc8a:	46bd      	mov	sp, r7
 800bc8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc90:	4770      	bx	lr

0800bc92 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800bc92:	b480      	push	{r7}
 800bc94:	b083      	sub	sp, #12
 800bc96:	af00      	add	r7, sp, #0
 800bc98:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800bc9a:	687b      	ldr	r3, [r7, #4]
 800bc9c:	689b      	ldr	r3, [r3, #8]
 800bc9e:	f023 0201 	bic.w	r2, r3, #1
 800bca2:	687b      	ldr	r3, [r7, #4]
 800bca4:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800bca6:	2300      	movs	r3, #0
}
 800bca8:	4618      	mov	r0, r3
 800bcaa:	370c      	adds	r7, #12
 800bcac:	46bd      	mov	sp, r7
 800bcae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcb2:	4770      	bx	lr

0800bcb4 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800bcb4:	b580      	push	{r7, lr}
 800bcb6:	b084      	sub	sp, #16
 800bcb8:	af00      	add	r7, sp, #0
 800bcba:	6078      	str	r0, [r7, #4]
 800bcbc:	460b      	mov	r3, r1
 800bcbe:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800bcc0:	2300      	movs	r3, #0
 800bcc2:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800bcc4:	687b      	ldr	r3, [r7, #4]
 800bcc6:	68db      	ldr	r3, [r3, #12]
 800bcc8:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800bccc:	687b      	ldr	r3, [r7, #4]
 800bcce:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800bcd0:	78fb      	ldrb	r3, [r7, #3]
 800bcd2:	2b01      	cmp	r3, #1
 800bcd4:	d115      	bne.n	800bd02 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800bcd6:	687b      	ldr	r3, [r7, #4]
 800bcd8:	68db      	ldr	r3, [r3, #12]
 800bcda:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800bcde:	687b      	ldr	r3, [r7, #4]
 800bce0:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800bce2:	2001      	movs	r0, #1
 800bce4:	f7f8 f81a 	bl	8003d1c <HAL_Delay>
      ms++;
 800bce8:	68fb      	ldr	r3, [r7, #12]
 800bcea:	3301      	adds	r3, #1
 800bcec:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 800bcee:	6878      	ldr	r0, [r7, #4]
 800bcf0:	f001 fa3f 	bl	800d172 <USB_GetMode>
 800bcf4:	4603      	mov	r3, r0
 800bcf6:	2b01      	cmp	r3, #1
 800bcf8:	d01e      	beq.n	800bd38 <USB_SetCurrentMode+0x84>
 800bcfa:	68fb      	ldr	r3, [r7, #12]
 800bcfc:	2b31      	cmp	r3, #49	; 0x31
 800bcfe:	d9f0      	bls.n	800bce2 <USB_SetCurrentMode+0x2e>
 800bd00:	e01a      	b.n	800bd38 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800bd02:	78fb      	ldrb	r3, [r7, #3]
 800bd04:	2b00      	cmp	r3, #0
 800bd06:	d115      	bne.n	800bd34 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800bd08:	687b      	ldr	r3, [r7, #4]
 800bd0a:	68db      	ldr	r3, [r3, #12]
 800bd0c:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800bd10:	687b      	ldr	r3, [r7, #4]
 800bd12:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800bd14:	2001      	movs	r0, #1
 800bd16:	f7f8 f801 	bl	8003d1c <HAL_Delay>
      ms++;
 800bd1a:	68fb      	ldr	r3, [r7, #12]
 800bd1c:	3301      	adds	r3, #1
 800bd1e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 800bd20:	6878      	ldr	r0, [r7, #4]
 800bd22:	f001 fa26 	bl	800d172 <USB_GetMode>
 800bd26:	4603      	mov	r3, r0
 800bd28:	2b00      	cmp	r3, #0
 800bd2a:	d005      	beq.n	800bd38 <USB_SetCurrentMode+0x84>
 800bd2c:	68fb      	ldr	r3, [r7, #12]
 800bd2e:	2b31      	cmp	r3, #49	; 0x31
 800bd30:	d9f0      	bls.n	800bd14 <USB_SetCurrentMode+0x60>
 800bd32:	e001      	b.n	800bd38 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800bd34:	2301      	movs	r3, #1
 800bd36:	e005      	b.n	800bd44 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 800bd38:	68fb      	ldr	r3, [r7, #12]
 800bd3a:	2b32      	cmp	r3, #50	; 0x32
 800bd3c:	d101      	bne.n	800bd42 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800bd3e:	2301      	movs	r3, #1
 800bd40:	e000      	b.n	800bd44 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800bd42:	2300      	movs	r3, #0
}
 800bd44:	4618      	mov	r0, r3
 800bd46:	3710      	adds	r7, #16
 800bd48:	46bd      	mov	sp, r7
 800bd4a:	bd80      	pop	{r7, pc}

0800bd4c <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800bd4c:	b084      	sub	sp, #16
 800bd4e:	b580      	push	{r7, lr}
 800bd50:	b086      	sub	sp, #24
 800bd52:	af00      	add	r7, sp, #0
 800bd54:	6078      	str	r0, [r7, #4]
 800bd56:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800bd5a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800bd5e:	2300      	movs	r3, #0
 800bd60:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bd62:	687b      	ldr	r3, [r7, #4]
 800bd64:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800bd66:	2300      	movs	r3, #0
 800bd68:	613b      	str	r3, [r7, #16]
 800bd6a:	e009      	b.n	800bd80 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800bd6c:	687a      	ldr	r2, [r7, #4]
 800bd6e:	693b      	ldr	r3, [r7, #16]
 800bd70:	3340      	adds	r3, #64	; 0x40
 800bd72:	009b      	lsls	r3, r3, #2
 800bd74:	4413      	add	r3, r2
 800bd76:	2200      	movs	r2, #0
 800bd78:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800bd7a:	693b      	ldr	r3, [r7, #16]
 800bd7c:	3301      	adds	r3, #1
 800bd7e:	613b      	str	r3, [r7, #16]
 800bd80:	693b      	ldr	r3, [r7, #16]
 800bd82:	2b0e      	cmp	r3, #14
 800bd84:	d9f2      	bls.n	800bd6c <USB_DevInit+0x20>
  }

#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800bd86:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800bd88:	2b00      	cmp	r3, #0
 800bd8a:	d11c      	bne.n	800bdc6 <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800bd8c:	68fb      	ldr	r3, [r7, #12]
 800bd8e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800bd92:	685b      	ldr	r3, [r3, #4]
 800bd94:	68fa      	ldr	r2, [r7, #12]
 800bd96:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800bd9a:	f043 0302 	orr.w	r3, r3, #2
 800bd9e:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800bda0:	687b      	ldr	r3, [r7, #4]
 800bda2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bda4:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800bda8:	687b      	ldr	r3, [r7, #4]
 800bdaa:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800bdac:	687b      	ldr	r3, [r7, #4]
 800bdae:	681b      	ldr	r3, [r3, #0]
 800bdb0:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800bdb4:	687b      	ldr	r3, [r7, #4]
 800bdb6:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800bdb8:	687b      	ldr	r3, [r7, #4]
 800bdba:	681b      	ldr	r3, [r3, #0]
 800bdbc:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800bdc0:	687b      	ldr	r3, [r7, #4]
 800bdc2:	601a      	str	r2, [r3, #0]
 800bdc4:	e005      	b.n	800bdd2 <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800bdc6:	687b      	ldr	r3, [r7, #4]
 800bdc8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bdca:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800bdce:	687b      	ldr	r3, [r7, #4]
 800bdd0:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800bdd2:	68fb      	ldr	r3, [r7, #12]
 800bdd4:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800bdd8:	461a      	mov	r2, r3
 800bdda:	2300      	movs	r3, #0
 800bddc:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800bdde:	68fb      	ldr	r3, [r7, #12]
 800bde0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800bde4:	4619      	mov	r1, r3
 800bde6:	68fb      	ldr	r3, [r7, #12]
 800bde8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800bdec:	461a      	mov	r2, r3
 800bdee:	680b      	ldr	r3, [r1, #0]
 800bdf0:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800bdf2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bdf4:	2b01      	cmp	r3, #1
 800bdf6:	d10c      	bne.n	800be12 <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800bdf8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bdfa:	2b00      	cmp	r3, #0
 800bdfc:	d104      	bne.n	800be08 <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800bdfe:	2100      	movs	r1, #0
 800be00:	6878      	ldr	r0, [r7, #4]
 800be02:	f000 f965 	bl	800c0d0 <USB_SetDevSpeed>
 800be06:	e008      	b.n	800be1a <USB_DevInit+0xce>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800be08:	2101      	movs	r1, #1
 800be0a:	6878      	ldr	r0, [r7, #4]
 800be0c:	f000 f960 	bl	800c0d0 <USB_SetDevSpeed>
 800be10:	e003      	b.n	800be1a <USB_DevInit+0xce>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800be12:	2103      	movs	r1, #3
 800be14:	6878      	ldr	r0, [r7, #4]
 800be16:	f000 f95b 	bl	800c0d0 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800be1a:	2110      	movs	r1, #16
 800be1c:	6878      	ldr	r0, [r7, #4]
 800be1e:	f000 f8f3 	bl	800c008 <USB_FlushTxFifo>
 800be22:	4603      	mov	r3, r0
 800be24:	2b00      	cmp	r3, #0
 800be26:	d001      	beq.n	800be2c <USB_DevInit+0xe0>
  {
    ret = HAL_ERROR;
 800be28:	2301      	movs	r3, #1
 800be2a:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800be2c:	6878      	ldr	r0, [r7, #4]
 800be2e:	f000 f91f 	bl	800c070 <USB_FlushRxFifo>
 800be32:	4603      	mov	r3, r0
 800be34:	2b00      	cmp	r3, #0
 800be36:	d001      	beq.n	800be3c <USB_DevInit+0xf0>
  {
    ret = HAL_ERROR;
 800be38:	2301      	movs	r3, #1
 800be3a:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800be3c:	68fb      	ldr	r3, [r7, #12]
 800be3e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800be42:	461a      	mov	r2, r3
 800be44:	2300      	movs	r3, #0
 800be46:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800be48:	68fb      	ldr	r3, [r7, #12]
 800be4a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800be4e:	461a      	mov	r2, r3
 800be50:	2300      	movs	r3, #0
 800be52:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800be54:	68fb      	ldr	r3, [r7, #12]
 800be56:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800be5a:	461a      	mov	r2, r3
 800be5c:	2300      	movs	r3, #0
 800be5e:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800be60:	2300      	movs	r3, #0
 800be62:	613b      	str	r3, [r7, #16]
 800be64:	e043      	b.n	800beee <USB_DevInit+0x1a2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800be66:	693b      	ldr	r3, [r7, #16]
 800be68:	015a      	lsls	r2, r3, #5
 800be6a:	68fb      	ldr	r3, [r7, #12]
 800be6c:	4413      	add	r3, r2
 800be6e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800be72:	681b      	ldr	r3, [r3, #0]
 800be74:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800be78:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800be7c:	d118      	bne.n	800beb0 <USB_DevInit+0x164>
    {
      if (i == 0U)
 800be7e:	693b      	ldr	r3, [r7, #16]
 800be80:	2b00      	cmp	r3, #0
 800be82:	d10a      	bne.n	800be9a <USB_DevInit+0x14e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800be84:	693b      	ldr	r3, [r7, #16]
 800be86:	015a      	lsls	r2, r3, #5
 800be88:	68fb      	ldr	r3, [r7, #12]
 800be8a:	4413      	add	r3, r2
 800be8c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800be90:	461a      	mov	r2, r3
 800be92:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800be96:	6013      	str	r3, [r2, #0]
 800be98:	e013      	b.n	800bec2 <USB_DevInit+0x176>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800be9a:	693b      	ldr	r3, [r7, #16]
 800be9c:	015a      	lsls	r2, r3, #5
 800be9e:	68fb      	ldr	r3, [r7, #12]
 800bea0:	4413      	add	r3, r2
 800bea2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bea6:	461a      	mov	r2, r3
 800bea8:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800beac:	6013      	str	r3, [r2, #0]
 800beae:	e008      	b.n	800bec2 <USB_DevInit+0x176>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800beb0:	693b      	ldr	r3, [r7, #16]
 800beb2:	015a      	lsls	r2, r3, #5
 800beb4:	68fb      	ldr	r3, [r7, #12]
 800beb6:	4413      	add	r3, r2
 800beb8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bebc:	461a      	mov	r2, r3
 800bebe:	2300      	movs	r3, #0
 800bec0:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800bec2:	693b      	ldr	r3, [r7, #16]
 800bec4:	015a      	lsls	r2, r3, #5
 800bec6:	68fb      	ldr	r3, [r7, #12]
 800bec8:	4413      	add	r3, r2
 800beca:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bece:	461a      	mov	r2, r3
 800bed0:	2300      	movs	r3, #0
 800bed2:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800bed4:	693b      	ldr	r3, [r7, #16]
 800bed6:	015a      	lsls	r2, r3, #5
 800bed8:	68fb      	ldr	r3, [r7, #12]
 800beda:	4413      	add	r3, r2
 800bedc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bee0:	461a      	mov	r2, r3
 800bee2:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800bee6:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800bee8:	693b      	ldr	r3, [r7, #16]
 800beea:	3301      	adds	r3, #1
 800beec:	613b      	str	r3, [r7, #16]
 800beee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bef0:	693a      	ldr	r2, [r7, #16]
 800bef2:	429a      	cmp	r2, r3
 800bef4:	d3b7      	bcc.n	800be66 <USB_DevInit+0x11a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800bef6:	2300      	movs	r3, #0
 800bef8:	613b      	str	r3, [r7, #16]
 800befa:	e043      	b.n	800bf84 <USB_DevInit+0x238>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800befc:	693b      	ldr	r3, [r7, #16]
 800befe:	015a      	lsls	r2, r3, #5
 800bf00:	68fb      	ldr	r3, [r7, #12]
 800bf02:	4413      	add	r3, r2
 800bf04:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bf08:	681b      	ldr	r3, [r3, #0]
 800bf0a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800bf0e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800bf12:	d118      	bne.n	800bf46 <USB_DevInit+0x1fa>
    {
      if (i == 0U)
 800bf14:	693b      	ldr	r3, [r7, #16]
 800bf16:	2b00      	cmp	r3, #0
 800bf18:	d10a      	bne.n	800bf30 <USB_DevInit+0x1e4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800bf1a:	693b      	ldr	r3, [r7, #16]
 800bf1c:	015a      	lsls	r2, r3, #5
 800bf1e:	68fb      	ldr	r3, [r7, #12]
 800bf20:	4413      	add	r3, r2
 800bf22:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bf26:	461a      	mov	r2, r3
 800bf28:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800bf2c:	6013      	str	r3, [r2, #0]
 800bf2e:	e013      	b.n	800bf58 <USB_DevInit+0x20c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800bf30:	693b      	ldr	r3, [r7, #16]
 800bf32:	015a      	lsls	r2, r3, #5
 800bf34:	68fb      	ldr	r3, [r7, #12]
 800bf36:	4413      	add	r3, r2
 800bf38:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bf3c:	461a      	mov	r2, r3
 800bf3e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800bf42:	6013      	str	r3, [r2, #0]
 800bf44:	e008      	b.n	800bf58 <USB_DevInit+0x20c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800bf46:	693b      	ldr	r3, [r7, #16]
 800bf48:	015a      	lsls	r2, r3, #5
 800bf4a:	68fb      	ldr	r3, [r7, #12]
 800bf4c:	4413      	add	r3, r2
 800bf4e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bf52:	461a      	mov	r2, r3
 800bf54:	2300      	movs	r3, #0
 800bf56:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800bf58:	693b      	ldr	r3, [r7, #16]
 800bf5a:	015a      	lsls	r2, r3, #5
 800bf5c:	68fb      	ldr	r3, [r7, #12]
 800bf5e:	4413      	add	r3, r2
 800bf60:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bf64:	461a      	mov	r2, r3
 800bf66:	2300      	movs	r3, #0
 800bf68:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800bf6a:	693b      	ldr	r3, [r7, #16]
 800bf6c:	015a      	lsls	r2, r3, #5
 800bf6e:	68fb      	ldr	r3, [r7, #12]
 800bf70:	4413      	add	r3, r2
 800bf72:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bf76:	461a      	mov	r2, r3
 800bf78:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800bf7c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800bf7e:	693b      	ldr	r3, [r7, #16]
 800bf80:	3301      	adds	r3, #1
 800bf82:	613b      	str	r3, [r7, #16]
 800bf84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bf86:	693a      	ldr	r2, [r7, #16]
 800bf88:	429a      	cmp	r2, r3
 800bf8a:	d3b7      	bcc.n	800befc <USB_DevInit+0x1b0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800bf8c:	68fb      	ldr	r3, [r7, #12]
 800bf8e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800bf92:	691b      	ldr	r3, [r3, #16]
 800bf94:	68fa      	ldr	r2, [r7, #12]
 800bf96:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800bf9a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800bf9e:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800bfa0:	687b      	ldr	r3, [r7, #4]
 800bfa2:	2200      	movs	r2, #0
 800bfa4:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800bfa6:	687b      	ldr	r3, [r7, #4]
 800bfa8:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 800bfac:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800bfae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bfb0:	2b00      	cmp	r3, #0
 800bfb2:	d105      	bne.n	800bfc0 <USB_DevInit+0x274>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800bfb4:	687b      	ldr	r3, [r7, #4]
 800bfb6:	699b      	ldr	r3, [r3, #24]
 800bfb8:	f043 0210 	orr.w	r2, r3, #16
 800bfbc:	687b      	ldr	r3, [r7, #4]
 800bfbe:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800bfc0:	687b      	ldr	r3, [r7, #4]
 800bfc2:	699a      	ldr	r2, [r3, #24]
 800bfc4:	4b0f      	ldr	r3, [pc, #60]	; (800c004 <USB_DevInit+0x2b8>)
 800bfc6:	4313      	orrs	r3, r2
 800bfc8:	687a      	ldr	r2, [r7, #4]
 800bfca:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800bfcc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bfce:	2b00      	cmp	r3, #0
 800bfd0:	d005      	beq.n	800bfde <USB_DevInit+0x292>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800bfd2:	687b      	ldr	r3, [r7, #4]
 800bfd4:	699b      	ldr	r3, [r3, #24]
 800bfd6:	f043 0208 	orr.w	r2, r3, #8
 800bfda:	687b      	ldr	r3, [r7, #4]
 800bfdc:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800bfde:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800bfe0:	2b01      	cmp	r3, #1
 800bfe2:	d107      	bne.n	800bff4 <USB_DevInit+0x2a8>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800bfe4:	687b      	ldr	r3, [r7, #4]
 800bfe6:	699b      	ldr	r3, [r3, #24]
 800bfe8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800bfec:	f043 0304 	orr.w	r3, r3, #4
 800bff0:	687a      	ldr	r2, [r7, #4]
 800bff2:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800bff4:	7dfb      	ldrb	r3, [r7, #23]
}
 800bff6:	4618      	mov	r0, r3
 800bff8:	3718      	adds	r7, #24
 800bffa:	46bd      	mov	sp, r7
 800bffc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800c000:	b004      	add	sp, #16
 800c002:	4770      	bx	lr
 800c004:	803c3800 	.word	0x803c3800

0800c008 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800c008:	b480      	push	{r7}
 800c00a:	b085      	sub	sp, #20
 800c00c:	af00      	add	r7, sp, #0
 800c00e:	6078      	str	r0, [r7, #4]
 800c010:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800c012:	2300      	movs	r3, #0
 800c014:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800c016:	68fb      	ldr	r3, [r7, #12]
 800c018:	3301      	adds	r3, #1
 800c01a:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800c01c:	68fb      	ldr	r3, [r7, #12]
 800c01e:	4a13      	ldr	r2, [pc, #76]	; (800c06c <USB_FlushTxFifo+0x64>)
 800c020:	4293      	cmp	r3, r2
 800c022:	d901      	bls.n	800c028 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800c024:	2303      	movs	r3, #3
 800c026:	e01b      	b.n	800c060 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800c028:	687b      	ldr	r3, [r7, #4]
 800c02a:	691b      	ldr	r3, [r3, #16]
 800c02c:	2b00      	cmp	r3, #0
 800c02e:	daf2      	bge.n	800c016 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800c030:	2300      	movs	r3, #0
 800c032:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800c034:	683b      	ldr	r3, [r7, #0]
 800c036:	019b      	lsls	r3, r3, #6
 800c038:	f043 0220 	orr.w	r2, r3, #32
 800c03c:	687b      	ldr	r3, [r7, #4]
 800c03e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800c040:	68fb      	ldr	r3, [r7, #12]
 800c042:	3301      	adds	r3, #1
 800c044:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800c046:	68fb      	ldr	r3, [r7, #12]
 800c048:	4a08      	ldr	r2, [pc, #32]	; (800c06c <USB_FlushTxFifo+0x64>)
 800c04a:	4293      	cmp	r3, r2
 800c04c:	d901      	bls.n	800c052 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800c04e:	2303      	movs	r3, #3
 800c050:	e006      	b.n	800c060 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800c052:	687b      	ldr	r3, [r7, #4]
 800c054:	691b      	ldr	r3, [r3, #16]
 800c056:	f003 0320 	and.w	r3, r3, #32
 800c05a:	2b20      	cmp	r3, #32
 800c05c:	d0f0      	beq.n	800c040 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800c05e:	2300      	movs	r3, #0
}
 800c060:	4618      	mov	r0, r3
 800c062:	3714      	adds	r7, #20
 800c064:	46bd      	mov	sp, r7
 800c066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c06a:	4770      	bx	lr
 800c06c:	00030d40 	.word	0x00030d40

0800c070 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800c070:	b480      	push	{r7}
 800c072:	b085      	sub	sp, #20
 800c074:	af00      	add	r7, sp, #0
 800c076:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800c078:	2300      	movs	r3, #0
 800c07a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800c07c:	68fb      	ldr	r3, [r7, #12]
 800c07e:	3301      	adds	r3, #1
 800c080:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800c082:	68fb      	ldr	r3, [r7, #12]
 800c084:	4a11      	ldr	r2, [pc, #68]	; (800c0cc <USB_FlushRxFifo+0x5c>)
 800c086:	4293      	cmp	r3, r2
 800c088:	d901      	bls.n	800c08e <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800c08a:	2303      	movs	r3, #3
 800c08c:	e018      	b.n	800c0c0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800c08e:	687b      	ldr	r3, [r7, #4]
 800c090:	691b      	ldr	r3, [r3, #16]
 800c092:	2b00      	cmp	r3, #0
 800c094:	daf2      	bge.n	800c07c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800c096:	2300      	movs	r3, #0
 800c098:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800c09a:	687b      	ldr	r3, [r7, #4]
 800c09c:	2210      	movs	r2, #16
 800c09e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800c0a0:	68fb      	ldr	r3, [r7, #12]
 800c0a2:	3301      	adds	r3, #1
 800c0a4:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800c0a6:	68fb      	ldr	r3, [r7, #12]
 800c0a8:	4a08      	ldr	r2, [pc, #32]	; (800c0cc <USB_FlushRxFifo+0x5c>)
 800c0aa:	4293      	cmp	r3, r2
 800c0ac:	d901      	bls.n	800c0b2 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800c0ae:	2303      	movs	r3, #3
 800c0b0:	e006      	b.n	800c0c0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800c0b2:	687b      	ldr	r3, [r7, #4]
 800c0b4:	691b      	ldr	r3, [r3, #16]
 800c0b6:	f003 0310 	and.w	r3, r3, #16
 800c0ba:	2b10      	cmp	r3, #16
 800c0bc:	d0f0      	beq.n	800c0a0 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800c0be:	2300      	movs	r3, #0
}
 800c0c0:	4618      	mov	r0, r3
 800c0c2:	3714      	adds	r7, #20
 800c0c4:	46bd      	mov	sp, r7
 800c0c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0ca:	4770      	bx	lr
 800c0cc:	00030d40 	.word	0x00030d40

0800c0d0 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800c0d0:	b480      	push	{r7}
 800c0d2:	b085      	sub	sp, #20
 800c0d4:	af00      	add	r7, sp, #0
 800c0d6:	6078      	str	r0, [r7, #4]
 800c0d8:	460b      	mov	r3, r1
 800c0da:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c0dc:	687b      	ldr	r3, [r7, #4]
 800c0de:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800c0e0:	68fb      	ldr	r3, [r7, #12]
 800c0e2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c0e6:	681a      	ldr	r2, [r3, #0]
 800c0e8:	78fb      	ldrb	r3, [r7, #3]
 800c0ea:	68f9      	ldr	r1, [r7, #12]
 800c0ec:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800c0f0:	4313      	orrs	r3, r2
 800c0f2:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800c0f4:	2300      	movs	r3, #0
}
 800c0f6:	4618      	mov	r0, r3
 800c0f8:	3714      	adds	r7, #20
 800c0fa:	46bd      	mov	sp, r7
 800c0fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c100:	4770      	bx	lr

0800c102 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800c102:	b480      	push	{r7}
 800c104:	b087      	sub	sp, #28
 800c106:	af00      	add	r7, sp, #0
 800c108:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c10a:	687b      	ldr	r3, [r7, #4]
 800c10c:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800c10e:	693b      	ldr	r3, [r7, #16]
 800c110:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c114:	689b      	ldr	r3, [r3, #8]
 800c116:	f003 0306 	and.w	r3, r3, #6
 800c11a:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800c11c:	68fb      	ldr	r3, [r7, #12]
 800c11e:	2b00      	cmp	r3, #0
 800c120:	d102      	bne.n	800c128 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800c122:	2300      	movs	r3, #0
 800c124:	75fb      	strb	r3, [r7, #23]
 800c126:	e00a      	b.n	800c13e <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800c128:	68fb      	ldr	r3, [r7, #12]
 800c12a:	2b02      	cmp	r3, #2
 800c12c:	d002      	beq.n	800c134 <USB_GetDevSpeed+0x32>
 800c12e:	68fb      	ldr	r3, [r7, #12]
 800c130:	2b06      	cmp	r3, #6
 800c132:	d102      	bne.n	800c13a <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800c134:	2302      	movs	r3, #2
 800c136:	75fb      	strb	r3, [r7, #23]
 800c138:	e001      	b.n	800c13e <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800c13a:	230f      	movs	r3, #15
 800c13c:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800c13e:	7dfb      	ldrb	r3, [r7, #23]
}
 800c140:	4618      	mov	r0, r3
 800c142:	371c      	adds	r7, #28
 800c144:	46bd      	mov	sp, r7
 800c146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c14a:	4770      	bx	lr

0800c14c <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800c14c:	b480      	push	{r7}
 800c14e:	b085      	sub	sp, #20
 800c150:	af00      	add	r7, sp, #0
 800c152:	6078      	str	r0, [r7, #4]
 800c154:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c156:	687b      	ldr	r3, [r7, #4]
 800c158:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800c15a:	683b      	ldr	r3, [r7, #0]
 800c15c:	781b      	ldrb	r3, [r3, #0]
 800c15e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800c160:	683b      	ldr	r3, [r7, #0]
 800c162:	785b      	ldrb	r3, [r3, #1]
 800c164:	2b01      	cmp	r3, #1
 800c166:	d13a      	bne.n	800c1de <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800c168:	68fb      	ldr	r3, [r7, #12]
 800c16a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c16e:	69da      	ldr	r2, [r3, #28]
 800c170:	683b      	ldr	r3, [r7, #0]
 800c172:	781b      	ldrb	r3, [r3, #0]
 800c174:	f003 030f 	and.w	r3, r3, #15
 800c178:	2101      	movs	r1, #1
 800c17a:	fa01 f303 	lsl.w	r3, r1, r3
 800c17e:	b29b      	uxth	r3, r3
 800c180:	68f9      	ldr	r1, [r7, #12]
 800c182:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800c186:	4313      	orrs	r3, r2
 800c188:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800c18a:	68bb      	ldr	r3, [r7, #8]
 800c18c:	015a      	lsls	r2, r3, #5
 800c18e:	68fb      	ldr	r3, [r7, #12]
 800c190:	4413      	add	r3, r2
 800c192:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c196:	681b      	ldr	r3, [r3, #0]
 800c198:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800c19c:	2b00      	cmp	r3, #0
 800c19e:	d155      	bne.n	800c24c <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800c1a0:	68bb      	ldr	r3, [r7, #8]
 800c1a2:	015a      	lsls	r2, r3, #5
 800c1a4:	68fb      	ldr	r3, [r7, #12]
 800c1a6:	4413      	add	r3, r2
 800c1a8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c1ac:	681a      	ldr	r2, [r3, #0]
 800c1ae:	683b      	ldr	r3, [r7, #0]
 800c1b0:	68db      	ldr	r3, [r3, #12]
 800c1b2:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800c1b6:	683b      	ldr	r3, [r7, #0]
 800c1b8:	791b      	ldrb	r3, [r3, #4]
 800c1ba:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800c1bc:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800c1be:	68bb      	ldr	r3, [r7, #8]
 800c1c0:	059b      	lsls	r3, r3, #22
 800c1c2:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800c1c4:	4313      	orrs	r3, r2
 800c1c6:	68ba      	ldr	r2, [r7, #8]
 800c1c8:	0151      	lsls	r1, r2, #5
 800c1ca:	68fa      	ldr	r2, [r7, #12]
 800c1cc:	440a      	add	r2, r1
 800c1ce:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c1d2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c1d6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800c1da:	6013      	str	r3, [r2, #0]
 800c1dc:	e036      	b.n	800c24c <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800c1de:	68fb      	ldr	r3, [r7, #12]
 800c1e0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c1e4:	69da      	ldr	r2, [r3, #28]
 800c1e6:	683b      	ldr	r3, [r7, #0]
 800c1e8:	781b      	ldrb	r3, [r3, #0]
 800c1ea:	f003 030f 	and.w	r3, r3, #15
 800c1ee:	2101      	movs	r1, #1
 800c1f0:	fa01 f303 	lsl.w	r3, r1, r3
 800c1f4:	041b      	lsls	r3, r3, #16
 800c1f6:	68f9      	ldr	r1, [r7, #12]
 800c1f8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800c1fc:	4313      	orrs	r3, r2
 800c1fe:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800c200:	68bb      	ldr	r3, [r7, #8]
 800c202:	015a      	lsls	r2, r3, #5
 800c204:	68fb      	ldr	r3, [r7, #12]
 800c206:	4413      	add	r3, r2
 800c208:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c20c:	681b      	ldr	r3, [r3, #0]
 800c20e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800c212:	2b00      	cmp	r3, #0
 800c214:	d11a      	bne.n	800c24c <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800c216:	68bb      	ldr	r3, [r7, #8]
 800c218:	015a      	lsls	r2, r3, #5
 800c21a:	68fb      	ldr	r3, [r7, #12]
 800c21c:	4413      	add	r3, r2
 800c21e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c222:	681a      	ldr	r2, [r3, #0]
 800c224:	683b      	ldr	r3, [r7, #0]
 800c226:	68db      	ldr	r3, [r3, #12]
 800c228:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800c22c:	683b      	ldr	r3, [r7, #0]
 800c22e:	791b      	ldrb	r3, [r3, #4]
 800c230:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800c232:	430b      	orrs	r3, r1
 800c234:	4313      	orrs	r3, r2
 800c236:	68ba      	ldr	r2, [r7, #8]
 800c238:	0151      	lsls	r1, r2, #5
 800c23a:	68fa      	ldr	r2, [r7, #12]
 800c23c:	440a      	add	r2, r1
 800c23e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c242:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c246:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800c24a:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800c24c:	2300      	movs	r3, #0
}
 800c24e:	4618      	mov	r0, r3
 800c250:	3714      	adds	r7, #20
 800c252:	46bd      	mov	sp, r7
 800c254:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c258:	4770      	bx	lr
	...

0800c25c <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800c25c:	b480      	push	{r7}
 800c25e:	b085      	sub	sp, #20
 800c260:	af00      	add	r7, sp, #0
 800c262:	6078      	str	r0, [r7, #4]
 800c264:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c266:	687b      	ldr	r3, [r7, #4]
 800c268:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800c26a:	683b      	ldr	r3, [r7, #0]
 800c26c:	781b      	ldrb	r3, [r3, #0]
 800c26e:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800c270:	683b      	ldr	r3, [r7, #0]
 800c272:	785b      	ldrb	r3, [r3, #1]
 800c274:	2b01      	cmp	r3, #1
 800c276:	d161      	bne.n	800c33c <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800c278:	68bb      	ldr	r3, [r7, #8]
 800c27a:	015a      	lsls	r2, r3, #5
 800c27c:	68fb      	ldr	r3, [r7, #12]
 800c27e:	4413      	add	r3, r2
 800c280:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c284:	681b      	ldr	r3, [r3, #0]
 800c286:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800c28a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800c28e:	d11f      	bne.n	800c2d0 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800c290:	68bb      	ldr	r3, [r7, #8]
 800c292:	015a      	lsls	r2, r3, #5
 800c294:	68fb      	ldr	r3, [r7, #12]
 800c296:	4413      	add	r3, r2
 800c298:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c29c:	681b      	ldr	r3, [r3, #0]
 800c29e:	68ba      	ldr	r2, [r7, #8]
 800c2a0:	0151      	lsls	r1, r2, #5
 800c2a2:	68fa      	ldr	r2, [r7, #12]
 800c2a4:	440a      	add	r2, r1
 800c2a6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c2aa:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800c2ae:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800c2b0:	68bb      	ldr	r3, [r7, #8]
 800c2b2:	015a      	lsls	r2, r3, #5
 800c2b4:	68fb      	ldr	r3, [r7, #12]
 800c2b6:	4413      	add	r3, r2
 800c2b8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c2bc:	681b      	ldr	r3, [r3, #0]
 800c2be:	68ba      	ldr	r2, [r7, #8]
 800c2c0:	0151      	lsls	r1, r2, #5
 800c2c2:	68fa      	ldr	r2, [r7, #12]
 800c2c4:	440a      	add	r2, r1
 800c2c6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c2ca:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800c2ce:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800c2d0:	68fb      	ldr	r3, [r7, #12]
 800c2d2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c2d6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800c2d8:	683b      	ldr	r3, [r7, #0]
 800c2da:	781b      	ldrb	r3, [r3, #0]
 800c2dc:	f003 030f 	and.w	r3, r3, #15
 800c2e0:	2101      	movs	r1, #1
 800c2e2:	fa01 f303 	lsl.w	r3, r1, r3
 800c2e6:	b29b      	uxth	r3, r3
 800c2e8:	43db      	mvns	r3, r3
 800c2ea:	68f9      	ldr	r1, [r7, #12]
 800c2ec:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800c2f0:	4013      	ands	r3, r2
 800c2f2:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800c2f4:	68fb      	ldr	r3, [r7, #12]
 800c2f6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c2fa:	69da      	ldr	r2, [r3, #28]
 800c2fc:	683b      	ldr	r3, [r7, #0]
 800c2fe:	781b      	ldrb	r3, [r3, #0]
 800c300:	f003 030f 	and.w	r3, r3, #15
 800c304:	2101      	movs	r1, #1
 800c306:	fa01 f303 	lsl.w	r3, r1, r3
 800c30a:	b29b      	uxth	r3, r3
 800c30c:	43db      	mvns	r3, r3
 800c30e:	68f9      	ldr	r1, [r7, #12]
 800c310:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800c314:	4013      	ands	r3, r2
 800c316:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800c318:	68bb      	ldr	r3, [r7, #8]
 800c31a:	015a      	lsls	r2, r3, #5
 800c31c:	68fb      	ldr	r3, [r7, #12]
 800c31e:	4413      	add	r3, r2
 800c320:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c324:	681a      	ldr	r2, [r3, #0]
 800c326:	68bb      	ldr	r3, [r7, #8]
 800c328:	0159      	lsls	r1, r3, #5
 800c32a:	68fb      	ldr	r3, [r7, #12]
 800c32c:	440b      	add	r3, r1
 800c32e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c332:	4619      	mov	r1, r3
 800c334:	4b35      	ldr	r3, [pc, #212]	; (800c40c <USB_DeactivateEndpoint+0x1b0>)
 800c336:	4013      	ands	r3, r2
 800c338:	600b      	str	r3, [r1, #0]
 800c33a:	e060      	b.n	800c3fe <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800c33c:	68bb      	ldr	r3, [r7, #8]
 800c33e:	015a      	lsls	r2, r3, #5
 800c340:	68fb      	ldr	r3, [r7, #12]
 800c342:	4413      	add	r3, r2
 800c344:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c348:	681b      	ldr	r3, [r3, #0]
 800c34a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800c34e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800c352:	d11f      	bne.n	800c394 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800c354:	68bb      	ldr	r3, [r7, #8]
 800c356:	015a      	lsls	r2, r3, #5
 800c358:	68fb      	ldr	r3, [r7, #12]
 800c35a:	4413      	add	r3, r2
 800c35c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c360:	681b      	ldr	r3, [r3, #0]
 800c362:	68ba      	ldr	r2, [r7, #8]
 800c364:	0151      	lsls	r1, r2, #5
 800c366:	68fa      	ldr	r2, [r7, #12]
 800c368:	440a      	add	r2, r1
 800c36a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c36e:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800c372:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800c374:	68bb      	ldr	r3, [r7, #8]
 800c376:	015a      	lsls	r2, r3, #5
 800c378:	68fb      	ldr	r3, [r7, #12]
 800c37a:	4413      	add	r3, r2
 800c37c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c380:	681b      	ldr	r3, [r3, #0]
 800c382:	68ba      	ldr	r2, [r7, #8]
 800c384:	0151      	lsls	r1, r2, #5
 800c386:	68fa      	ldr	r2, [r7, #12]
 800c388:	440a      	add	r2, r1
 800c38a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c38e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800c392:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800c394:	68fb      	ldr	r3, [r7, #12]
 800c396:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c39a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800c39c:	683b      	ldr	r3, [r7, #0]
 800c39e:	781b      	ldrb	r3, [r3, #0]
 800c3a0:	f003 030f 	and.w	r3, r3, #15
 800c3a4:	2101      	movs	r1, #1
 800c3a6:	fa01 f303 	lsl.w	r3, r1, r3
 800c3aa:	041b      	lsls	r3, r3, #16
 800c3ac:	43db      	mvns	r3, r3
 800c3ae:	68f9      	ldr	r1, [r7, #12]
 800c3b0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800c3b4:	4013      	ands	r3, r2
 800c3b6:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800c3b8:	68fb      	ldr	r3, [r7, #12]
 800c3ba:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c3be:	69da      	ldr	r2, [r3, #28]
 800c3c0:	683b      	ldr	r3, [r7, #0]
 800c3c2:	781b      	ldrb	r3, [r3, #0]
 800c3c4:	f003 030f 	and.w	r3, r3, #15
 800c3c8:	2101      	movs	r1, #1
 800c3ca:	fa01 f303 	lsl.w	r3, r1, r3
 800c3ce:	041b      	lsls	r3, r3, #16
 800c3d0:	43db      	mvns	r3, r3
 800c3d2:	68f9      	ldr	r1, [r7, #12]
 800c3d4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800c3d8:	4013      	ands	r3, r2
 800c3da:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800c3dc:	68bb      	ldr	r3, [r7, #8]
 800c3de:	015a      	lsls	r2, r3, #5
 800c3e0:	68fb      	ldr	r3, [r7, #12]
 800c3e2:	4413      	add	r3, r2
 800c3e4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c3e8:	681a      	ldr	r2, [r3, #0]
 800c3ea:	68bb      	ldr	r3, [r7, #8]
 800c3ec:	0159      	lsls	r1, r3, #5
 800c3ee:	68fb      	ldr	r3, [r7, #12]
 800c3f0:	440b      	add	r3, r1
 800c3f2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c3f6:	4619      	mov	r1, r3
 800c3f8:	4b05      	ldr	r3, [pc, #20]	; (800c410 <USB_DeactivateEndpoint+0x1b4>)
 800c3fa:	4013      	ands	r3, r2
 800c3fc:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800c3fe:	2300      	movs	r3, #0
}
 800c400:	4618      	mov	r0, r3
 800c402:	3714      	adds	r7, #20
 800c404:	46bd      	mov	sp, r7
 800c406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c40a:	4770      	bx	lr
 800c40c:	ec337800 	.word	0xec337800
 800c410:	eff37800 	.word	0xeff37800

0800c414 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800c414:	b580      	push	{r7, lr}
 800c416:	b08a      	sub	sp, #40	; 0x28
 800c418:	af02      	add	r7, sp, #8
 800c41a:	60f8      	str	r0, [r7, #12]
 800c41c:	60b9      	str	r1, [r7, #8]
 800c41e:	4613      	mov	r3, r2
 800c420:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c422:	68fb      	ldr	r3, [r7, #12]
 800c424:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800c426:	68bb      	ldr	r3, [r7, #8]
 800c428:	781b      	ldrb	r3, [r3, #0]
 800c42a:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800c42c:	68bb      	ldr	r3, [r7, #8]
 800c42e:	785b      	ldrb	r3, [r3, #1]
 800c430:	2b01      	cmp	r3, #1
 800c432:	f040 815c 	bne.w	800c6ee <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800c436:	68bb      	ldr	r3, [r7, #8]
 800c438:	699b      	ldr	r3, [r3, #24]
 800c43a:	2b00      	cmp	r3, #0
 800c43c:	d132      	bne.n	800c4a4 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800c43e:	69bb      	ldr	r3, [r7, #24]
 800c440:	015a      	lsls	r2, r3, #5
 800c442:	69fb      	ldr	r3, [r7, #28]
 800c444:	4413      	add	r3, r2
 800c446:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c44a:	691b      	ldr	r3, [r3, #16]
 800c44c:	69ba      	ldr	r2, [r7, #24]
 800c44e:	0151      	lsls	r1, r2, #5
 800c450:	69fa      	ldr	r2, [r7, #28]
 800c452:	440a      	add	r2, r1
 800c454:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c458:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800c45c:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800c460:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800c462:	69bb      	ldr	r3, [r7, #24]
 800c464:	015a      	lsls	r2, r3, #5
 800c466:	69fb      	ldr	r3, [r7, #28]
 800c468:	4413      	add	r3, r2
 800c46a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c46e:	691b      	ldr	r3, [r3, #16]
 800c470:	69ba      	ldr	r2, [r7, #24]
 800c472:	0151      	lsls	r1, r2, #5
 800c474:	69fa      	ldr	r2, [r7, #28]
 800c476:	440a      	add	r2, r1
 800c478:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c47c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800c480:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800c482:	69bb      	ldr	r3, [r7, #24]
 800c484:	015a      	lsls	r2, r3, #5
 800c486:	69fb      	ldr	r3, [r7, #28]
 800c488:	4413      	add	r3, r2
 800c48a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c48e:	691b      	ldr	r3, [r3, #16]
 800c490:	69ba      	ldr	r2, [r7, #24]
 800c492:	0151      	lsls	r1, r2, #5
 800c494:	69fa      	ldr	r2, [r7, #28]
 800c496:	440a      	add	r2, r1
 800c498:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c49c:	0cdb      	lsrs	r3, r3, #19
 800c49e:	04db      	lsls	r3, r3, #19
 800c4a0:	6113      	str	r3, [r2, #16]
 800c4a2:	e074      	b.n	800c58e <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800c4a4:	69bb      	ldr	r3, [r7, #24]
 800c4a6:	015a      	lsls	r2, r3, #5
 800c4a8:	69fb      	ldr	r3, [r7, #28]
 800c4aa:	4413      	add	r3, r2
 800c4ac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c4b0:	691b      	ldr	r3, [r3, #16]
 800c4b2:	69ba      	ldr	r2, [r7, #24]
 800c4b4:	0151      	lsls	r1, r2, #5
 800c4b6:	69fa      	ldr	r2, [r7, #28]
 800c4b8:	440a      	add	r2, r1
 800c4ba:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c4be:	0cdb      	lsrs	r3, r3, #19
 800c4c0:	04db      	lsls	r3, r3, #19
 800c4c2:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800c4c4:	69bb      	ldr	r3, [r7, #24]
 800c4c6:	015a      	lsls	r2, r3, #5
 800c4c8:	69fb      	ldr	r3, [r7, #28]
 800c4ca:	4413      	add	r3, r2
 800c4cc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c4d0:	691b      	ldr	r3, [r3, #16]
 800c4d2:	69ba      	ldr	r2, [r7, #24]
 800c4d4:	0151      	lsls	r1, r2, #5
 800c4d6:	69fa      	ldr	r2, [r7, #28]
 800c4d8:	440a      	add	r2, r1
 800c4da:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c4de:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800c4e2:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800c4e6:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 800c4e8:	69bb      	ldr	r3, [r7, #24]
 800c4ea:	015a      	lsls	r2, r3, #5
 800c4ec:	69fb      	ldr	r3, [r7, #28]
 800c4ee:	4413      	add	r3, r2
 800c4f0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c4f4:	691a      	ldr	r2, [r3, #16]
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800c4f6:	68bb      	ldr	r3, [r7, #8]
 800c4f8:	6999      	ldr	r1, [r3, #24]
 800c4fa:	68bb      	ldr	r3, [r7, #8]
 800c4fc:	68db      	ldr	r3, [r3, #12]
 800c4fe:	440b      	add	r3, r1
 800c500:	1e59      	subs	r1, r3, #1
 800c502:	68bb      	ldr	r3, [r7, #8]
 800c504:	68db      	ldr	r3, [r3, #12]
 800c506:	fbb1 f3f3 	udiv	r3, r1, r3
 800c50a:	04d9      	lsls	r1, r3, #19
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 800c50c:	4b9d      	ldr	r3, [pc, #628]	; (800c784 <USB_EPStartXfer+0x370>)
 800c50e:	400b      	ands	r3, r1
 800c510:	69b9      	ldr	r1, [r7, #24]
 800c512:	0148      	lsls	r0, r1, #5
 800c514:	69f9      	ldr	r1, [r7, #28]
 800c516:	4401      	add	r1, r0
 800c518:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800c51c:	4313      	orrs	r3, r2
 800c51e:	610b      	str	r3, [r1, #16]

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800c520:	69bb      	ldr	r3, [r7, #24]
 800c522:	015a      	lsls	r2, r3, #5
 800c524:	69fb      	ldr	r3, [r7, #28]
 800c526:	4413      	add	r3, r2
 800c528:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c52c:	691a      	ldr	r2, [r3, #16]
 800c52e:	68bb      	ldr	r3, [r7, #8]
 800c530:	699b      	ldr	r3, [r3, #24]
 800c532:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c536:	69b9      	ldr	r1, [r7, #24]
 800c538:	0148      	lsls	r0, r1, #5
 800c53a:	69f9      	ldr	r1, [r7, #28]
 800c53c:	4401      	add	r1, r0
 800c53e:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800c542:	4313      	orrs	r3, r2
 800c544:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 800c546:	68bb      	ldr	r3, [r7, #8]
 800c548:	791b      	ldrb	r3, [r3, #4]
 800c54a:	2b01      	cmp	r3, #1
 800c54c:	d11f      	bne.n	800c58e <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800c54e:	69bb      	ldr	r3, [r7, #24]
 800c550:	015a      	lsls	r2, r3, #5
 800c552:	69fb      	ldr	r3, [r7, #28]
 800c554:	4413      	add	r3, r2
 800c556:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c55a:	691b      	ldr	r3, [r3, #16]
 800c55c:	69ba      	ldr	r2, [r7, #24]
 800c55e:	0151      	lsls	r1, r2, #5
 800c560:	69fa      	ldr	r2, [r7, #28]
 800c562:	440a      	add	r2, r1
 800c564:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c568:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 800c56c:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800c56e:	69bb      	ldr	r3, [r7, #24]
 800c570:	015a      	lsls	r2, r3, #5
 800c572:	69fb      	ldr	r3, [r7, #28]
 800c574:	4413      	add	r3, r2
 800c576:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c57a:	691b      	ldr	r3, [r3, #16]
 800c57c:	69ba      	ldr	r2, [r7, #24]
 800c57e:	0151      	lsls	r1, r2, #5
 800c580:	69fa      	ldr	r2, [r7, #28]
 800c582:	440a      	add	r2, r1
 800c584:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c588:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800c58c:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 800c58e:	79fb      	ldrb	r3, [r7, #7]
 800c590:	2b01      	cmp	r3, #1
 800c592:	d14b      	bne.n	800c62c <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800c594:	68bb      	ldr	r3, [r7, #8]
 800c596:	695b      	ldr	r3, [r3, #20]
 800c598:	2b00      	cmp	r3, #0
 800c59a:	d009      	beq.n	800c5b0 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800c59c:	69bb      	ldr	r3, [r7, #24]
 800c59e:	015a      	lsls	r2, r3, #5
 800c5a0:	69fb      	ldr	r3, [r7, #28]
 800c5a2:	4413      	add	r3, r2
 800c5a4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c5a8:	461a      	mov	r2, r3
 800c5aa:	68bb      	ldr	r3, [r7, #8]
 800c5ac:	695b      	ldr	r3, [r3, #20]
 800c5ae:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800c5b0:	68bb      	ldr	r3, [r7, #8]
 800c5b2:	791b      	ldrb	r3, [r3, #4]
 800c5b4:	2b01      	cmp	r3, #1
 800c5b6:	d128      	bne.n	800c60a <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800c5b8:	69fb      	ldr	r3, [r7, #28]
 800c5ba:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c5be:	689b      	ldr	r3, [r3, #8]
 800c5c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c5c4:	2b00      	cmp	r3, #0
 800c5c6:	d110      	bne.n	800c5ea <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800c5c8:	69bb      	ldr	r3, [r7, #24]
 800c5ca:	015a      	lsls	r2, r3, #5
 800c5cc:	69fb      	ldr	r3, [r7, #28]
 800c5ce:	4413      	add	r3, r2
 800c5d0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c5d4:	681b      	ldr	r3, [r3, #0]
 800c5d6:	69ba      	ldr	r2, [r7, #24]
 800c5d8:	0151      	lsls	r1, r2, #5
 800c5da:	69fa      	ldr	r2, [r7, #28]
 800c5dc:	440a      	add	r2, r1
 800c5de:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c5e2:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800c5e6:	6013      	str	r3, [r2, #0]
 800c5e8:	e00f      	b.n	800c60a <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800c5ea:	69bb      	ldr	r3, [r7, #24]
 800c5ec:	015a      	lsls	r2, r3, #5
 800c5ee:	69fb      	ldr	r3, [r7, #28]
 800c5f0:	4413      	add	r3, r2
 800c5f2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c5f6:	681b      	ldr	r3, [r3, #0]
 800c5f8:	69ba      	ldr	r2, [r7, #24]
 800c5fa:	0151      	lsls	r1, r2, #5
 800c5fc:	69fa      	ldr	r2, [r7, #28]
 800c5fe:	440a      	add	r2, r1
 800c600:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c604:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c608:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800c60a:	69bb      	ldr	r3, [r7, #24]
 800c60c:	015a      	lsls	r2, r3, #5
 800c60e:	69fb      	ldr	r3, [r7, #28]
 800c610:	4413      	add	r3, r2
 800c612:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c616:	681b      	ldr	r3, [r3, #0]
 800c618:	69ba      	ldr	r2, [r7, #24]
 800c61a:	0151      	lsls	r1, r2, #5
 800c61c:	69fa      	ldr	r2, [r7, #28]
 800c61e:	440a      	add	r2, r1
 800c620:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c624:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800c628:	6013      	str	r3, [r2, #0]
 800c62a:	e133      	b.n	800c894 <USB_EPStartXfer+0x480>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800c62c:	69bb      	ldr	r3, [r7, #24]
 800c62e:	015a      	lsls	r2, r3, #5
 800c630:	69fb      	ldr	r3, [r7, #28]
 800c632:	4413      	add	r3, r2
 800c634:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c638:	681b      	ldr	r3, [r3, #0]
 800c63a:	69ba      	ldr	r2, [r7, #24]
 800c63c:	0151      	lsls	r1, r2, #5
 800c63e:	69fa      	ldr	r2, [r7, #28]
 800c640:	440a      	add	r2, r1
 800c642:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c646:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800c64a:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800c64c:	68bb      	ldr	r3, [r7, #8]
 800c64e:	791b      	ldrb	r3, [r3, #4]
 800c650:	2b01      	cmp	r3, #1
 800c652:	d015      	beq.n	800c680 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800c654:	68bb      	ldr	r3, [r7, #8]
 800c656:	699b      	ldr	r3, [r3, #24]
 800c658:	2b00      	cmp	r3, #0
 800c65a:	f000 811b 	beq.w	800c894 <USB_EPStartXfer+0x480>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800c65e:	69fb      	ldr	r3, [r7, #28]
 800c660:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c664:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800c666:	68bb      	ldr	r3, [r7, #8]
 800c668:	781b      	ldrb	r3, [r3, #0]
 800c66a:	f003 030f 	and.w	r3, r3, #15
 800c66e:	2101      	movs	r1, #1
 800c670:	fa01 f303 	lsl.w	r3, r1, r3
 800c674:	69f9      	ldr	r1, [r7, #28]
 800c676:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800c67a:	4313      	orrs	r3, r2
 800c67c:	634b      	str	r3, [r1, #52]	; 0x34
 800c67e:	e109      	b.n	800c894 <USB_EPStartXfer+0x480>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800c680:	69fb      	ldr	r3, [r7, #28]
 800c682:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c686:	689b      	ldr	r3, [r3, #8]
 800c688:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c68c:	2b00      	cmp	r3, #0
 800c68e:	d110      	bne.n	800c6b2 <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800c690:	69bb      	ldr	r3, [r7, #24]
 800c692:	015a      	lsls	r2, r3, #5
 800c694:	69fb      	ldr	r3, [r7, #28]
 800c696:	4413      	add	r3, r2
 800c698:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c69c:	681b      	ldr	r3, [r3, #0]
 800c69e:	69ba      	ldr	r2, [r7, #24]
 800c6a0:	0151      	lsls	r1, r2, #5
 800c6a2:	69fa      	ldr	r2, [r7, #28]
 800c6a4:	440a      	add	r2, r1
 800c6a6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c6aa:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800c6ae:	6013      	str	r3, [r2, #0]
 800c6b0:	e00f      	b.n	800c6d2 <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800c6b2:	69bb      	ldr	r3, [r7, #24]
 800c6b4:	015a      	lsls	r2, r3, #5
 800c6b6:	69fb      	ldr	r3, [r7, #28]
 800c6b8:	4413      	add	r3, r2
 800c6ba:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c6be:	681b      	ldr	r3, [r3, #0]
 800c6c0:	69ba      	ldr	r2, [r7, #24]
 800c6c2:	0151      	lsls	r1, r2, #5
 800c6c4:	69fa      	ldr	r2, [r7, #28]
 800c6c6:	440a      	add	r2, r1
 800c6c8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c6cc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c6d0:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800c6d2:	68bb      	ldr	r3, [r7, #8]
 800c6d4:	6919      	ldr	r1, [r3, #16]
 800c6d6:	68bb      	ldr	r3, [r7, #8]
 800c6d8:	781a      	ldrb	r2, [r3, #0]
 800c6da:	68bb      	ldr	r3, [r7, #8]
 800c6dc:	699b      	ldr	r3, [r3, #24]
 800c6de:	b298      	uxth	r0, r3
 800c6e0:	79fb      	ldrb	r3, [r7, #7]
 800c6e2:	9300      	str	r3, [sp, #0]
 800c6e4:	4603      	mov	r3, r0
 800c6e6:	68f8      	ldr	r0, [r7, #12]
 800c6e8:	f000 fade 	bl	800cca8 <USB_WritePacket>
 800c6ec:	e0d2      	b.n	800c894 <USB_EPStartXfer+0x480>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800c6ee:	69bb      	ldr	r3, [r7, #24]
 800c6f0:	015a      	lsls	r2, r3, #5
 800c6f2:	69fb      	ldr	r3, [r7, #28]
 800c6f4:	4413      	add	r3, r2
 800c6f6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c6fa:	691b      	ldr	r3, [r3, #16]
 800c6fc:	69ba      	ldr	r2, [r7, #24]
 800c6fe:	0151      	lsls	r1, r2, #5
 800c700:	69fa      	ldr	r2, [r7, #28]
 800c702:	440a      	add	r2, r1
 800c704:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c708:	0cdb      	lsrs	r3, r3, #19
 800c70a:	04db      	lsls	r3, r3, #19
 800c70c:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800c70e:	69bb      	ldr	r3, [r7, #24]
 800c710:	015a      	lsls	r2, r3, #5
 800c712:	69fb      	ldr	r3, [r7, #28]
 800c714:	4413      	add	r3, r2
 800c716:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c71a:	691b      	ldr	r3, [r3, #16]
 800c71c:	69ba      	ldr	r2, [r7, #24]
 800c71e:	0151      	lsls	r1, r2, #5
 800c720:	69fa      	ldr	r2, [r7, #28]
 800c722:	440a      	add	r2, r1
 800c724:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c728:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800c72c:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800c730:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 800c732:	68bb      	ldr	r3, [r7, #8]
 800c734:	699b      	ldr	r3, [r3, #24]
 800c736:	2b00      	cmp	r3, #0
 800c738:	d126      	bne.n	800c788 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800c73a:	69bb      	ldr	r3, [r7, #24]
 800c73c:	015a      	lsls	r2, r3, #5
 800c73e:	69fb      	ldr	r3, [r7, #28]
 800c740:	4413      	add	r3, r2
 800c742:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c746:	691a      	ldr	r2, [r3, #16]
 800c748:	68bb      	ldr	r3, [r7, #8]
 800c74a:	68db      	ldr	r3, [r3, #12]
 800c74c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c750:	69b9      	ldr	r1, [r7, #24]
 800c752:	0148      	lsls	r0, r1, #5
 800c754:	69f9      	ldr	r1, [r7, #28]
 800c756:	4401      	add	r1, r0
 800c758:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800c75c:	4313      	orrs	r3, r2
 800c75e:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800c760:	69bb      	ldr	r3, [r7, #24]
 800c762:	015a      	lsls	r2, r3, #5
 800c764:	69fb      	ldr	r3, [r7, #28]
 800c766:	4413      	add	r3, r2
 800c768:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c76c:	691b      	ldr	r3, [r3, #16]
 800c76e:	69ba      	ldr	r2, [r7, #24]
 800c770:	0151      	lsls	r1, r2, #5
 800c772:	69fa      	ldr	r2, [r7, #28]
 800c774:	440a      	add	r2, r1
 800c776:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c77a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800c77e:	6113      	str	r3, [r2, #16]
 800c780:	e03a      	b.n	800c7f8 <USB_EPStartXfer+0x3e4>
 800c782:	bf00      	nop
 800c784:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800c788:	68bb      	ldr	r3, [r7, #8]
 800c78a:	699a      	ldr	r2, [r3, #24]
 800c78c:	68bb      	ldr	r3, [r7, #8]
 800c78e:	68db      	ldr	r3, [r3, #12]
 800c790:	4413      	add	r3, r2
 800c792:	1e5a      	subs	r2, r3, #1
 800c794:	68bb      	ldr	r3, [r7, #8]
 800c796:	68db      	ldr	r3, [r3, #12]
 800c798:	fbb2 f3f3 	udiv	r3, r2, r3
 800c79c:	82fb      	strh	r3, [r7, #22]
      ep->xfer_size = ep->maxpacket * pktcnt;
 800c79e:	68bb      	ldr	r3, [r7, #8]
 800c7a0:	68db      	ldr	r3, [r3, #12]
 800c7a2:	8afa      	ldrh	r2, [r7, #22]
 800c7a4:	fb03 f202 	mul.w	r2, r3, r2
 800c7a8:	68bb      	ldr	r3, [r7, #8]
 800c7aa:	61da      	str	r2, [r3, #28]

      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800c7ac:	69bb      	ldr	r3, [r7, #24]
 800c7ae:	015a      	lsls	r2, r3, #5
 800c7b0:	69fb      	ldr	r3, [r7, #28]
 800c7b2:	4413      	add	r3, r2
 800c7b4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c7b8:	691a      	ldr	r2, [r3, #16]
 800c7ba:	8afb      	ldrh	r3, [r7, #22]
 800c7bc:	04d9      	lsls	r1, r3, #19
 800c7be:	4b38      	ldr	r3, [pc, #224]	; (800c8a0 <USB_EPStartXfer+0x48c>)
 800c7c0:	400b      	ands	r3, r1
 800c7c2:	69b9      	ldr	r1, [r7, #24]
 800c7c4:	0148      	lsls	r0, r1, #5
 800c7c6:	69f9      	ldr	r1, [r7, #28]
 800c7c8:	4401      	add	r1, r0
 800c7ca:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800c7ce:	4313      	orrs	r3, r2
 800c7d0:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 800c7d2:	69bb      	ldr	r3, [r7, #24]
 800c7d4:	015a      	lsls	r2, r3, #5
 800c7d6:	69fb      	ldr	r3, [r7, #28]
 800c7d8:	4413      	add	r3, r2
 800c7da:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c7de:	691a      	ldr	r2, [r3, #16]
 800c7e0:	68bb      	ldr	r3, [r7, #8]
 800c7e2:	69db      	ldr	r3, [r3, #28]
 800c7e4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c7e8:	69b9      	ldr	r1, [r7, #24]
 800c7ea:	0148      	lsls	r0, r1, #5
 800c7ec:	69f9      	ldr	r1, [r7, #28]
 800c7ee:	4401      	add	r1, r0
 800c7f0:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800c7f4:	4313      	orrs	r3, r2
 800c7f6:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800c7f8:	79fb      	ldrb	r3, [r7, #7]
 800c7fa:	2b01      	cmp	r3, #1
 800c7fc:	d10d      	bne.n	800c81a <USB_EPStartXfer+0x406>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800c7fe:	68bb      	ldr	r3, [r7, #8]
 800c800:	691b      	ldr	r3, [r3, #16]
 800c802:	2b00      	cmp	r3, #0
 800c804:	d009      	beq.n	800c81a <USB_EPStartXfer+0x406>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800c806:	68bb      	ldr	r3, [r7, #8]
 800c808:	6919      	ldr	r1, [r3, #16]
 800c80a:	69bb      	ldr	r3, [r7, #24]
 800c80c:	015a      	lsls	r2, r3, #5
 800c80e:	69fb      	ldr	r3, [r7, #28]
 800c810:	4413      	add	r3, r2
 800c812:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c816:	460a      	mov	r2, r1
 800c818:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800c81a:	68bb      	ldr	r3, [r7, #8]
 800c81c:	791b      	ldrb	r3, [r3, #4]
 800c81e:	2b01      	cmp	r3, #1
 800c820:	d128      	bne.n	800c874 <USB_EPStartXfer+0x460>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800c822:	69fb      	ldr	r3, [r7, #28]
 800c824:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c828:	689b      	ldr	r3, [r3, #8]
 800c82a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c82e:	2b00      	cmp	r3, #0
 800c830:	d110      	bne.n	800c854 <USB_EPStartXfer+0x440>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800c832:	69bb      	ldr	r3, [r7, #24]
 800c834:	015a      	lsls	r2, r3, #5
 800c836:	69fb      	ldr	r3, [r7, #28]
 800c838:	4413      	add	r3, r2
 800c83a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c83e:	681b      	ldr	r3, [r3, #0]
 800c840:	69ba      	ldr	r2, [r7, #24]
 800c842:	0151      	lsls	r1, r2, #5
 800c844:	69fa      	ldr	r2, [r7, #28]
 800c846:	440a      	add	r2, r1
 800c848:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c84c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800c850:	6013      	str	r3, [r2, #0]
 800c852:	e00f      	b.n	800c874 <USB_EPStartXfer+0x460>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800c854:	69bb      	ldr	r3, [r7, #24]
 800c856:	015a      	lsls	r2, r3, #5
 800c858:	69fb      	ldr	r3, [r7, #28]
 800c85a:	4413      	add	r3, r2
 800c85c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c860:	681b      	ldr	r3, [r3, #0]
 800c862:	69ba      	ldr	r2, [r7, #24]
 800c864:	0151      	lsls	r1, r2, #5
 800c866:	69fa      	ldr	r2, [r7, #28]
 800c868:	440a      	add	r2, r1
 800c86a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c86e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c872:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800c874:	69bb      	ldr	r3, [r7, #24]
 800c876:	015a      	lsls	r2, r3, #5
 800c878:	69fb      	ldr	r3, [r7, #28]
 800c87a:	4413      	add	r3, r2
 800c87c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c880:	681b      	ldr	r3, [r3, #0]
 800c882:	69ba      	ldr	r2, [r7, #24]
 800c884:	0151      	lsls	r1, r2, #5
 800c886:	69fa      	ldr	r2, [r7, #28]
 800c888:	440a      	add	r2, r1
 800c88a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c88e:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800c892:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800c894:	2300      	movs	r3, #0
}
 800c896:	4618      	mov	r0, r3
 800c898:	3720      	adds	r7, #32
 800c89a:	46bd      	mov	sp, r7
 800c89c:	bd80      	pop	{r7, pc}
 800c89e:	bf00      	nop
 800c8a0:	1ff80000 	.word	0x1ff80000

0800c8a4 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800c8a4:	b480      	push	{r7}
 800c8a6:	b087      	sub	sp, #28
 800c8a8:	af00      	add	r7, sp, #0
 800c8aa:	60f8      	str	r0, [r7, #12]
 800c8ac:	60b9      	str	r1, [r7, #8]
 800c8ae:	4613      	mov	r3, r2
 800c8b0:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c8b2:	68fb      	ldr	r3, [r7, #12]
 800c8b4:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 800c8b6:	68bb      	ldr	r3, [r7, #8]
 800c8b8:	781b      	ldrb	r3, [r3, #0]
 800c8ba:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800c8bc:	68bb      	ldr	r3, [r7, #8]
 800c8be:	785b      	ldrb	r3, [r3, #1]
 800c8c0:	2b01      	cmp	r3, #1
 800c8c2:	f040 80ce 	bne.w	800ca62 <USB_EP0StartXfer+0x1be>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800c8c6:	68bb      	ldr	r3, [r7, #8]
 800c8c8:	699b      	ldr	r3, [r3, #24]
 800c8ca:	2b00      	cmp	r3, #0
 800c8cc:	d132      	bne.n	800c934 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800c8ce:	693b      	ldr	r3, [r7, #16]
 800c8d0:	015a      	lsls	r2, r3, #5
 800c8d2:	697b      	ldr	r3, [r7, #20]
 800c8d4:	4413      	add	r3, r2
 800c8d6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c8da:	691b      	ldr	r3, [r3, #16]
 800c8dc:	693a      	ldr	r2, [r7, #16]
 800c8de:	0151      	lsls	r1, r2, #5
 800c8e0:	697a      	ldr	r2, [r7, #20]
 800c8e2:	440a      	add	r2, r1
 800c8e4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c8e8:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800c8ec:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800c8f0:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800c8f2:	693b      	ldr	r3, [r7, #16]
 800c8f4:	015a      	lsls	r2, r3, #5
 800c8f6:	697b      	ldr	r3, [r7, #20]
 800c8f8:	4413      	add	r3, r2
 800c8fa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c8fe:	691b      	ldr	r3, [r3, #16]
 800c900:	693a      	ldr	r2, [r7, #16]
 800c902:	0151      	lsls	r1, r2, #5
 800c904:	697a      	ldr	r2, [r7, #20]
 800c906:	440a      	add	r2, r1
 800c908:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c90c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800c910:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800c912:	693b      	ldr	r3, [r7, #16]
 800c914:	015a      	lsls	r2, r3, #5
 800c916:	697b      	ldr	r3, [r7, #20]
 800c918:	4413      	add	r3, r2
 800c91a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c91e:	691b      	ldr	r3, [r3, #16]
 800c920:	693a      	ldr	r2, [r7, #16]
 800c922:	0151      	lsls	r1, r2, #5
 800c924:	697a      	ldr	r2, [r7, #20]
 800c926:	440a      	add	r2, r1
 800c928:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c92c:	0cdb      	lsrs	r3, r3, #19
 800c92e:	04db      	lsls	r3, r3, #19
 800c930:	6113      	str	r3, [r2, #16]
 800c932:	e04e      	b.n	800c9d2 <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800c934:	693b      	ldr	r3, [r7, #16]
 800c936:	015a      	lsls	r2, r3, #5
 800c938:	697b      	ldr	r3, [r7, #20]
 800c93a:	4413      	add	r3, r2
 800c93c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c940:	691b      	ldr	r3, [r3, #16]
 800c942:	693a      	ldr	r2, [r7, #16]
 800c944:	0151      	lsls	r1, r2, #5
 800c946:	697a      	ldr	r2, [r7, #20]
 800c948:	440a      	add	r2, r1
 800c94a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c94e:	0cdb      	lsrs	r3, r3, #19
 800c950:	04db      	lsls	r3, r3, #19
 800c952:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800c954:	693b      	ldr	r3, [r7, #16]
 800c956:	015a      	lsls	r2, r3, #5
 800c958:	697b      	ldr	r3, [r7, #20]
 800c95a:	4413      	add	r3, r2
 800c95c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c960:	691b      	ldr	r3, [r3, #16]
 800c962:	693a      	ldr	r2, [r7, #16]
 800c964:	0151      	lsls	r1, r2, #5
 800c966:	697a      	ldr	r2, [r7, #20]
 800c968:	440a      	add	r2, r1
 800c96a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c96e:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800c972:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800c976:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 800c978:	68bb      	ldr	r3, [r7, #8]
 800c97a:	699a      	ldr	r2, [r3, #24]
 800c97c:	68bb      	ldr	r3, [r7, #8]
 800c97e:	68db      	ldr	r3, [r3, #12]
 800c980:	429a      	cmp	r2, r3
 800c982:	d903      	bls.n	800c98c <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 800c984:	68bb      	ldr	r3, [r7, #8]
 800c986:	68da      	ldr	r2, [r3, #12]
 800c988:	68bb      	ldr	r3, [r7, #8]
 800c98a:	619a      	str	r2, [r3, #24]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800c98c:	693b      	ldr	r3, [r7, #16]
 800c98e:	015a      	lsls	r2, r3, #5
 800c990:	697b      	ldr	r3, [r7, #20]
 800c992:	4413      	add	r3, r2
 800c994:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c998:	691b      	ldr	r3, [r3, #16]
 800c99a:	693a      	ldr	r2, [r7, #16]
 800c99c:	0151      	lsls	r1, r2, #5
 800c99e:	697a      	ldr	r2, [r7, #20]
 800c9a0:	440a      	add	r2, r1
 800c9a2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c9a6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800c9aa:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800c9ac:	693b      	ldr	r3, [r7, #16]
 800c9ae:	015a      	lsls	r2, r3, #5
 800c9b0:	697b      	ldr	r3, [r7, #20]
 800c9b2:	4413      	add	r3, r2
 800c9b4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c9b8:	691a      	ldr	r2, [r3, #16]
 800c9ba:	68bb      	ldr	r3, [r7, #8]
 800c9bc:	699b      	ldr	r3, [r3, #24]
 800c9be:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c9c2:	6939      	ldr	r1, [r7, #16]
 800c9c4:	0148      	lsls	r0, r1, #5
 800c9c6:	6979      	ldr	r1, [r7, #20]
 800c9c8:	4401      	add	r1, r0
 800c9ca:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800c9ce:	4313      	orrs	r3, r2
 800c9d0:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800c9d2:	79fb      	ldrb	r3, [r7, #7]
 800c9d4:	2b01      	cmp	r3, #1
 800c9d6:	d11e      	bne.n	800ca16 <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800c9d8:	68bb      	ldr	r3, [r7, #8]
 800c9da:	695b      	ldr	r3, [r3, #20]
 800c9dc:	2b00      	cmp	r3, #0
 800c9de:	d009      	beq.n	800c9f4 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800c9e0:	693b      	ldr	r3, [r7, #16]
 800c9e2:	015a      	lsls	r2, r3, #5
 800c9e4:	697b      	ldr	r3, [r7, #20]
 800c9e6:	4413      	add	r3, r2
 800c9e8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c9ec:	461a      	mov	r2, r3
 800c9ee:	68bb      	ldr	r3, [r7, #8]
 800c9f0:	695b      	ldr	r3, [r3, #20]
 800c9f2:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800c9f4:	693b      	ldr	r3, [r7, #16]
 800c9f6:	015a      	lsls	r2, r3, #5
 800c9f8:	697b      	ldr	r3, [r7, #20]
 800c9fa:	4413      	add	r3, r2
 800c9fc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ca00:	681b      	ldr	r3, [r3, #0]
 800ca02:	693a      	ldr	r2, [r7, #16]
 800ca04:	0151      	lsls	r1, r2, #5
 800ca06:	697a      	ldr	r2, [r7, #20]
 800ca08:	440a      	add	r2, r1
 800ca0a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ca0e:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800ca12:	6013      	str	r3, [r2, #0]
 800ca14:	e097      	b.n	800cb46 <USB_EP0StartXfer+0x2a2>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800ca16:	693b      	ldr	r3, [r7, #16]
 800ca18:	015a      	lsls	r2, r3, #5
 800ca1a:	697b      	ldr	r3, [r7, #20]
 800ca1c:	4413      	add	r3, r2
 800ca1e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ca22:	681b      	ldr	r3, [r3, #0]
 800ca24:	693a      	ldr	r2, [r7, #16]
 800ca26:	0151      	lsls	r1, r2, #5
 800ca28:	697a      	ldr	r2, [r7, #20]
 800ca2a:	440a      	add	r2, r1
 800ca2c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ca30:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800ca34:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 800ca36:	68bb      	ldr	r3, [r7, #8]
 800ca38:	699b      	ldr	r3, [r3, #24]
 800ca3a:	2b00      	cmp	r3, #0
 800ca3c:	f000 8083 	beq.w	800cb46 <USB_EP0StartXfer+0x2a2>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800ca40:	697b      	ldr	r3, [r7, #20]
 800ca42:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ca46:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800ca48:	68bb      	ldr	r3, [r7, #8]
 800ca4a:	781b      	ldrb	r3, [r3, #0]
 800ca4c:	f003 030f 	and.w	r3, r3, #15
 800ca50:	2101      	movs	r1, #1
 800ca52:	fa01 f303 	lsl.w	r3, r1, r3
 800ca56:	6979      	ldr	r1, [r7, #20]
 800ca58:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800ca5c:	4313      	orrs	r3, r2
 800ca5e:	634b      	str	r3, [r1, #52]	; 0x34
 800ca60:	e071      	b.n	800cb46 <USB_EP0StartXfer+0x2a2>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800ca62:	693b      	ldr	r3, [r7, #16]
 800ca64:	015a      	lsls	r2, r3, #5
 800ca66:	697b      	ldr	r3, [r7, #20]
 800ca68:	4413      	add	r3, r2
 800ca6a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ca6e:	691b      	ldr	r3, [r3, #16]
 800ca70:	693a      	ldr	r2, [r7, #16]
 800ca72:	0151      	lsls	r1, r2, #5
 800ca74:	697a      	ldr	r2, [r7, #20]
 800ca76:	440a      	add	r2, r1
 800ca78:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ca7c:	0cdb      	lsrs	r3, r3, #19
 800ca7e:	04db      	lsls	r3, r3, #19
 800ca80:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800ca82:	693b      	ldr	r3, [r7, #16]
 800ca84:	015a      	lsls	r2, r3, #5
 800ca86:	697b      	ldr	r3, [r7, #20]
 800ca88:	4413      	add	r3, r2
 800ca8a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ca8e:	691b      	ldr	r3, [r3, #16]
 800ca90:	693a      	ldr	r2, [r7, #16]
 800ca92:	0151      	lsls	r1, r2, #5
 800ca94:	697a      	ldr	r2, [r7, #20]
 800ca96:	440a      	add	r2, r1
 800ca98:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ca9c:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800caa0:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800caa4:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 800caa6:	68bb      	ldr	r3, [r7, #8]
 800caa8:	699b      	ldr	r3, [r3, #24]
 800caaa:	2b00      	cmp	r3, #0
 800caac:	d003      	beq.n	800cab6 <USB_EP0StartXfer+0x212>
    {
      ep->xfer_len = ep->maxpacket;
 800caae:	68bb      	ldr	r3, [r7, #8]
 800cab0:	68da      	ldr	r2, [r3, #12]
 800cab2:	68bb      	ldr	r3, [r7, #8]
 800cab4:	619a      	str	r2, [r3, #24]
    }

    /* Store transfer size, for EP0 this is equal to endpoint max packet size */
    ep->xfer_size = ep->maxpacket;
 800cab6:	68bb      	ldr	r3, [r7, #8]
 800cab8:	68da      	ldr	r2, [r3, #12]
 800caba:	68bb      	ldr	r3, [r7, #8]
 800cabc:	61da      	str	r2, [r3, #28]

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800cabe:	693b      	ldr	r3, [r7, #16]
 800cac0:	015a      	lsls	r2, r3, #5
 800cac2:	697b      	ldr	r3, [r7, #20]
 800cac4:	4413      	add	r3, r2
 800cac6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800caca:	691b      	ldr	r3, [r3, #16]
 800cacc:	693a      	ldr	r2, [r7, #16]
 800cace:	0151      	lsls	r1, r2, #5
 800cad0:	697a      	ldr	r2, [r7, #20]
 800cad2:	440a      	add	r2, r1
 800cad4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800cad8:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800cadc:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800cade:	693b      	ldr	r3, [r7, #16]
 800cae0:	015a      	lsls	r2, r3, #5
 800cae2:	697b      	ldr	r3, [r7, #20]
 800cae4:	4413      	add	r3, r2
 800cae6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800caea:	691a      	ldr	r2, [r3, #16]
 800caec:	68bb      	ldr	r3, [r7, #8]
 800caee:	69db      	ldr	r3, [r3, #28]
 800caf0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800caf4:	6939      	ldr	r1, [r7, #16]
 800caf6:	0148      	lsls	r0, r1, #5
 800caf8:	6979      	ldr	r1, [r7, #20]
 800cafa:	4401      	add	r1, r0
 800cafc:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800cb00:	4313      	orrs	r3, r2
 800cb02:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 800cb04:	79fb      	ldrb	r3, [r7, #7]
 800cb06:	2b01      	cmp	r3, #1
 800cb08:	d10d      	bne.n	800cb26 <USB_EP0StartXfer+0x282>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800cb0a:	68bb      	ldr	r3, [r7, #8]
 800cb0c:	691b      	ldr	r3, [r3, #16]
 800cb0e:	2b00      	cmp	r3, #0
 800cb10:	d009      	beq.n	800cb26 <USB_EP0StartXfer+0x282>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800cb12:	68bb      	ldr	r3, [r7, #8]
 800cb14:	6919      	ldr	r1, [r3, #16]
 800cb16:	693b      	ldr	r3, [r7, #16]
 800cb18:	015a      	lsls	r2, r3, #5
 800cb1a:	697b      	ldr	r3, [r7, #20]
 800cb1c:	4413      	add	r3, r2
 800cb1e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cb22:	460a      	mov	r2, r1
 800cb24:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800cb26:	693b      	ldr	r3, [r7, #16]
 800cb28:	015a      	lsls	r2, r3, #5
 800cb2a:	697b      	ldr	r3, [r7, #20]
 800cb2c:	4413      	add	r3, r2
 800cb2e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cb32:	681b      	ldr	r3, [r3, #0]
 800cb34:	693a      	ldr	r2, [r7, #16]
 800cb36:	0151      	lsls	r1, r2, #5
 800cb38:	697a      	ldr	r2, [r7, #20]
 800cb3a:	440a      	add	r2, r1
 800cb3c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800cb40:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800cb44:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800cb46:	2300      	movs	r3, #0
}
 800cb48:	4618      	mov	r0, r3
 800cb4a:	371c      	adds	r7, #28
 800cb4c:	46bd      	mov	sp, r7
 800cb4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb52:	4770      	bx	lr

0800cb54 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800cb54:	b480      	push	{r7}
 800cb56:	b087      	sub	sp, #28
 800cb58:	af00      	add	r7, sp, #0
 800cb5a:	6078      	str	r0, [r7, #4]
 800cb5c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800cb5e:	2300      	movs	r3, #0
 800cb60:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800cb62:	2300      	movs	r3, #0
 800cb64:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cb66:	687b      	ldr	r3, [r7, #4]
 800cb68:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800cb6a:	683b      	ldr	r3, [r7, #0]
 800cb6c:	785b      	ldrb	r3, [r3, #1]
 800cb6e:	2b01      	cmp	r3, #1
 800cb70:	d14a      	bne.n	800cc08 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800cb72:	683b      	ldr	r3, [r7, #0]
 800cb74:	781b      	ldrb	r3, [r3, #0]
 800cb76:	015a      	lsls	r2, r3, #5
 800cb78:	693b      	ldr	r3, [r7, #16]
 800cb7a:	4413      	add	r3, r2
 800cb7c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cb80:	681b      	ldr	r3, [r3, #0]
 800cb82:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800cb86:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800cb8a:	f040 8086 	bne.w	800cc9a <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800cb8e:	683b      	ldr	r3, [r7, #0]
 800cb90:	781b      	ldrb	r3, [r3, #0]
 800cb92:	015a      	lsls	r2, r3, #5
 800cb94:	693b      	ldr	r3, [r7, #16]
 800cb96:	4413      	add	r3, r2
 800cb98:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cb9c:	681b      	ldr	r3, [r3, #0]
 800cb9e:	683a      	ldr	r2, [r7, #0]
 800cba0:	7812      	ldrb	r2, [r2, #0]
 800cba2:	0151      	lsls	r1, r2, #5
 800cba4:	693a      	ldr	r2, [r7, #16]
 800cba6:	440a      	add	r2, r1
 800cba8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800cbac:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800cbb0:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 800cbb2:	683b      	ldr	r3, [r7, #0]
 800cbb4:	781b      	ldrb	r3, [r3, #0]
 800cbb6:	015a      	lsls	r2, r3, #5
 800cbb8:	693b      	ldr	r3, [r7, #16]
 800cbba:	4413      	add	r3, r2
 800cbbc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cbc0:	681b      	ldr	r3, [r3, #0]
 800cbc2:	683a      	ldr	r2, [r7, #0]
 800cbc4:	7812      	ldrb	r2, [r2, #0]
 800cbc6:	0151      	lsls	r1, r2, #5
 800cbc8:	693a      	ldr	r2, [r7, #16]
 800cbca:	440a      	add	r2, r1
 800cbcc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800cbd0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800cbd4:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800cbd6:	68fb      	ldr	r3, [r7, #12]
 800cbd8:	3301      	adds	r3, #1
 800cbda:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800cbdc:	68fb      	ldr	r3, [r7, #12]
 800cbde:	f242 7210 	movw	r2, #10000	; 0x2710
 800cbe2:	4293      	cmp	r3, r2
 800cbe4:	d902      	bls.n	800cbec <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800cbe6:	2301      	movs	r3, #1
 800cbe8:	75fb      	strb	r3, [r7, #23]
          break;
 800cbea:	e056      	b.n	800cc9a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 800cbec:	683b      	ldr	r3, [r7, #0]
 800cbee:	781b      	ldrb	r3, [r3, #0]
 800cbf0:	015a      	lsls	r2, r3, #5
 800cbf2:	693b      	ldr	r3, [r7, #16]
 800cbf4:	4413      	add	r3, r2
 800cbf6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cbfa:	681b      	ldr	r3, [r3, #0]
 800cbfc:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800cc00:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800cc04:	d0e7      	beq.n	800cbd6 <USB_EPStopXfer+0x82>
 800cc06:	e048      	b.n	800cc9a <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800cc08:	683b      	ldr	r3, [r7, #0]
 800cc0a:	781b      	ldrb	r3, [r3, #0]
 800cc0c:	015a      	lsls	r2, r3, #5
 800cc0e:	693b      	ldr	r3, [r7, #16]
 800cc10:	4413      	add	r3, r2
 800cc12:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cc16:	681b      	ldr	r3, [r3, #0]
 800cc18:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800cc1c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800cc20:	d13b      	bne.n	800cc9a <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800cc22:	683b      	ldr	r3, [r7, #0]
 800cc24:	781b      	ldrb	r3, [r3, #0]
 800cc26:	015a      	lsls	r2, r3, #5
 800cc28:	693b      	ldr	r3, [r7, #16]
 800cc2a:	4413      	add	r3, r2
 800cc2c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cc30:	681b      	ldr	r3, [r3, #0]
 800cc32:	683a      	ldr	r2, [r7, #0]
 800cc34:	7812      	ldrb	r2, [r2, #0]
 800cc36:	0151      	lsls	r1, r2, #5
 800cc38:	693a      	ldr	r2, [r7, #16]
 800cc3a:	440a      	add	r2, r1
 800cc3c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800cc40:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800cc44:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800cc46:	683b      	ldr	r3, [r7, #0]
 800cc48:	781b      	ldrb	r3, [r3, #0]
 800cc4a:	015a      	lsls	r2, r3, #5
 800cc4c:	693b      	ldr	r3, [r7, #16]
 800cc4e:	4413      	add	r3, r2
 800cc50:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cc54:	681b      	ldr	r3, [r3, #0]
 800cc56:	683a      	ldr	r2, [r7, #0]
 800cc58:	7812      	ldrb	r2, [r2, #0]
 800cc5a:	0151      	lsls	r1, r2, #5
 800cc5c:	693a      	ldr	r2, [r7, #16]
 800cc5e:	440a      	add	r2, r1
 800cc60:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800cc64:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800cc68:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800cc6a:	68fb      	ldr	r3, [r7, #12]
 800cc6c:	3301      	adds	r3, #1
 800cc6e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800cc70:	68fb      	ldr	r3, [r7, #12]
 800cc72:	f242 7210 	movw	r2, #10000	; 0x2710
 800cc76:	4293      	cmp	r3, r2
 800cc78:	d902      	bls.n	800cc80 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800cc7a:	2301      	movs	r3, #1
 800cc7c:	75fb      	strb	r3, [r7, #23]
          break;
 800cc7e:	e00c      	b.n	800cc9a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 800cc80:	683b      	ldr	r3, [r7, #0]
 800cc82:	781b      	ldrb	r3, [r3, #0]
 800cc84:	015a      	lsls	r2, r3, #5
 800cc86:	693b      	ldr	r3, [r7, #16]
 800cc88:	4413      	add	r3, r2
 800cc8a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cc8e:	681b      	ldr	r3, [r3, #0]
 800cc90:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800cc94:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800cc98:	d0e7      	beq.n	800cc6a <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800cc9a:	7dfb      	ldrb	r3, [r7, #23]
}
 800cc9c:	4618      	mov	r0, r3
 800cc9e:	371c      	adds	r7, #28
 800cca0:	46bd      	mov	sp, r7
 800cca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cca6:	4770      	bx	lr

0800cca8 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800cca8:	b480      	push	{r7}
 800ccaa:	b089      	sub	sp, #36	; 0x24
 800ccac:	af00      	add	r7, sp, #0
 800ccae:	60f8      	str	r0, [r7, #12]
 800ccb0:	60b9      	str	r1, [r7, #8]
 800ccb2:	4611      	mov	r1, r2
 800ccb4:	461a      	mov	r2, r3
 800ccb6:	460b      	mov	r3, r1
 800ccb8:	71fb      	strb	r3, [r7, #7]
 800ccba:	4613      	mov	r3, r2
 800ccbc:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ccbe:	68fb      	ldr	r3, [r7, #12]
 800ccc0:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800ccc2:	68bb      	ldr	r3, [r7, #8]
 800ccc4:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800ccc6:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800ccca:	2b00      	cmp	r3, #0
 800cccc:	d123      	bne.n	800cd16 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800ccce:	88bb      	ldrh	r3, [r7, #4]
 800ccd0:	3303      	adds	r3, #3
 800ccd2:	089b      	lsrs	r3, r3, #2
 800ccd4:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800ccd6:	2300      	movs	r3, #0
 800ccd8:	61bb      	str	r3, [r7, #24]
 800ccda:	e018      	b.n	800cd0e <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800ccdc:	79fb      	ldrb	r3, [r7, #7]
 800ccde:	031a      	lsls	r2, r3, #12
 800cce0:	697b      	ldr	r3, [r7, #20]
 800cce2:	4413      	add	r3, r2
 800cce4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cce8:	461a      	mov	r2, r3
 800ccea:	69fb      	ldr	r3, [r7, #28]
 800ccec:	681b      	ldr	r3, [r3, #0]
 800ccee:	6013      	str	r3, [r2, #0]
      pSrc++;
 800ccf0:	69fb      	ldr	r3, [r7, #28]
 800ccf2:	3301      	adds	r3, #1
 800ccf4:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800ccf6:	69fb      	ldr	r3, [r7, #28]
 800ccf8:	3301      	adds	r3, #1
 800ccfa:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800ccfc:	69fb      	ldr	r3, [r7, #28]
 800ccfe:	3301      	adds	r3, #1
 800cd00:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800cd02:	69fb      	ldr	r3, [r7, #28]
 800cd04:	3301      	adds	r3, #1
 800cd06:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800cd08:	69bb      	ldr	r3, [r7, #24]
 800cd0a:	3301      	adds	r3, #1
 800cd0c:	61bb      	str	r3, [r7, #24]
 800cd0e:	69ba      	ldr	r2, [r7, #24]
 800cd10:	693b      	ldr	r3, [r7, #16]
 800cd12:	429a      	cmp	r2, r3
 800cd14:	d3e2      	bcc.n	800ccdc <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800cd16:	2300      	movs	r3, #0
}
 800cd18:	4618      	mov	r0, r3
 800cd1a:	3724      	adds	r7, #36	; 0x24
 800cd1c:	46bd      	mov	sp, r7
 800cd1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd22:	4770      	bx	lr

0800cd24 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800cd24:	b480      	push	{r7}
 800cd26:	b08b      	sub	sp, #44	; 0x2c
 800cd28:	af00      	add	r7, sp, #0
 800cd2a:	60f8      	str	r0, [r7, #12]
 800cd2c:	60b9      	str	r1, [r7, #8]
 800cd2e:	4613      	mov	r3, r2
 800cd30:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cd32:	68fb      	ldr	r3, [r7, #12]
 800cd34:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800cd36:	68bb      	ldr	r3, [r7, #8]
 800cd38:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800cd3a:	88fb      	ldrh	r3, [r7, #6]
 800cd3c:	089b      	lsrs	r3, r3, #2
 800cd3e:	b29b      	uxth	r3, r3
 800cd40:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800cd42:	88fb      	ldrh	r3, [r7, #6]
 800cd44:	f003 0303 	and.w	r3, r3, #3
 800cd48:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800cd4a:	2300      	movs	r3, #0
 800cd4c:	623b      	str	r3, [r7, #32]
 800cd4e:	e014      	b.n	800cd7a <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800cd50:	69bb      	ldr	r3, [r7, #24]
 800cd52:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cd56:	681a      	ldr	r2, [r3, #0]
 800cd58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cd5a:	601a      	str	r2, [r3, #0]
    pDest++;
 800cd5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cd5e:	3301      	adds	r3, #1
 800cd60:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800cd62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cd64:	3301      	adds	r3, #1
 800cd66:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800cd68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cd6a:	3301      	adds	r3, #1
 800cd6c:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800cd6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cd70:	3301      	adds	r3, #1
 800cd72:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 800cd74:	6a3b      	ldr	r3, [r7, #32]
 800cd76:	3301      	adds	r3, #1
 800cd78:	623b      	str	r3, [r7, #32]
 800cd7a:	6a3a      	ldr	r2, [r7, #32]
 800cd7c:	697b      	ldr	r3, [r7, #20]
 800cd7e:	429a      	cmp	r2, r3
 800cd80:	d3e6      	bcc.n	800cd50 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800cd82:	8bfb      	ldrh	r3, [r7, #30]
 800cd84:	2b00      	cmp	r3, #0
 800cd86:	d01e      	beq.n	800cdc6 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800cd88:	2300      	movs	r3, #0
 800cd8a:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800cd8c:	69bb      	ldr	r3, [r7, #24]
 800cd8e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cd92:	461a      	mov	r2, r3
 800cd94:	f107 0310 	add.w	r3, r7, #16
 800cd98:	6812      	ldr	r2, [r2, #0]
 800cd9a:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800cd9c:	693a      	ldr	r2, [r7, #16]
 800cd9e:	6a3b      	ldr	r3, [r7, #32]
 800cda0:	b2db      	uxtb	r3, r3
 800cda2:	00db      	lsls	r3, r3, #3
 800cda4:	fa22 f303 	lsr.w	r3, r2, r3
 800cda8:	b2da      	uxtb	r2, r3
 800cdaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cdac:	701a      	strb	r2, [r3, #0]
      i++;
 800cdae:	6a3b      	ldr	r3, [r7, #32]
 800cdb0:	3301      	adds	r3, #1
 800cdb2:	623b      	str	r3, [r7, #32]
      pDest++;
 800cdb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cdb6:	3301      	adds	r3, #1
 800cdb8:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 800cdba:	8bfb      	ldrh	r3, [r7, #30]
 800cdbc:	3b01      	subs	r3, #1
 800cdbe:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800cdc0:	8bfb      	ldrh	r3, [r7, #30]
 800cdc2:	2b00      	cmp	r3, #0
 800cdc4:	d1ea      	bne.n	800cd9c <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800cdc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800cdc8:	4618      	mov	r0, r3
 800cdca:	372c      	adds	r7, #44	; 0x2c
 800cdcc:	46bd      	mov	sp, r7
 800cdce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdd2:	4770      	bx	lr

0800cdd4 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800cdd4:	b480      	push	{r7}
 800cdd6:	b085      	sub	sp, #20
 800cdd8:	af00      	add	r7, sp, #0
 800cdda:	6078      	str	r0, [r7, #4]
 800cddc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cdde:	687b      	ldr	r3, [r7, #4]
 800cde0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800cde2:	683b      	ldr	r3, [r7, #0]
 800cde4:	781b      	ldrb	r3, [r3, #0]
 800cde6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800cde8:	683b      	ldr	r3, [r7, #0]
 800cdea:	785b      	ldrb	r3, [r3, #1]
 800cdec:	2b01      	cmp	r3, #1
 800cdee:	d12c      	bne.n	800ce4a <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800cdf0:	68bb      	ldr	r3, [r7, #8]
 800cdf2:	015a      	lsls	r2, r3, #5
 800cdf4:	68fb      	ldr	r3, [r7, #12]
 800cdf6:	4413      	add	r3, r2
 800cdf8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cdfc:	681b      	ldr	r3, [r3, #0]
 800cdfe:	2b00      	cmp	r3, #0
 800ce00:	db12      	blt.n	800ce28 <USB_EPSetStall+0x54>
 800ce02:	68bb      	ldr	r3, [r7, #8]
 800ce04:	2b00      	cmp	r3, #0
 800ce06:	d00f      	beq.n	800ce28 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800ce08:	68bb      	ldr	r3, [r7, #8]
 800ce0a:	015a      	lsls	r2, r3, #5
 800ce0c:	68fb      	ldr	r3, [r7, #12]
 800ce0e:	4413      	add	r3, r2
 800ce10:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ce14:	681b      	ldr	r3, [r3, #0]
 800ce16:	68ba      	ldr	r2, [r7, #8]
 800ce18:	0151      	lsls	r1, r2, #5
 800ce1a:	68fa      	ldr	r2, [r7, #12]
 800ce1c:	440a      	add	r2, r1
 800ce1e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ce22:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800ce26:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800ce28:	68bb      	ldr	r3, [r7, #8]
 800ce2a:	015a      	lsls	r2, r3, #5
 800ce2c:	68fb      	ldr	r3, [r7, #12]
 800ce2e:	4413      	add	r3, r2
 800ce30:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ce34:	681b      	ldr	r3, [r3, #0]
 800ce36:	68ba      	ldr	r2, [r7, #8]
 800ce38:	0151      	lsls	r1, r2, #5
 800ce3a:	68fa      	ldr	r2, [r7, #12]
 800ce3c:	440a      	add	r2, r1
 800ce3e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ce42:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800ce46:	6013      	str	r3, [r2, #0]
 800ce48:	e02b      	b.n	800cea2 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800ce4a:	68bb      	ldr	r3, [r7, #8]
 800ce4c:	015a      	lsls	r2, r3, #5
 800ce4e:	68fb      	ldr	r3, [r7, #12]
 800ce50:	4413      	add	r3, r2
 800ce52:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ce56:	681b      	ldr	r3, [r3, #0]
 800ce58:	2b00      	cmp	r3, #0
 800ce5a:	db12      	blt.n	800ce82 <USB_EPSetStall+0xae>
 800ce5c:	68bb      	ldr	r3, [r7, #8]
 800ce5e:	2b00      	cmp	r3, #0
 800ce60:	d00f      	beq.n	800ce82 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800ce62:	68bb      	ldr	r3, [r7, #8]
 800ce64:	015a      	lsls	r2, r3, #5
 800ce66:	68fb      	ldr	r3, [r7, #12]
 800ce68:	4413      	add	r3, r2
 800ce6a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ce6e:	681b      	ldr	r3, [r3, #0]
 800ce70:	68ba      	ldr	r2, [r7, #8]
 800ce72:	0151      	lsls	r1, r2, #5
 800ce74:	68fa      	ldr	r2, [r7, #12]
 800ce76:	440a      	add	r2, r1
 800ce78:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ce7c:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800ce80:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800ce82:	68bb      	ldr	r3, [r7, #8]
 800ce84:	015a      	lsls	r2, r3, #5
 800ce86:	68fb      	ldr	r3, [r7, #12]
 800ce88:	4413      	add	r3, r2
 800ce8a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ce8e:	681b      	ldr	r3, [r3, #0]
 800ce90:	68ba      	ldr	r2, [r7, #8]
 800ce92:	0151      	lsls	r1, r2, #5
 800ce94:	68fa      	ldr	r2, [r7, #12]
 800ce96:	440a      	add	r2, r1
 800ce98:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ce9c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800cea0:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800cea2:	2300      	movs	r3, #0
}
 800cea4:	4618      	mov	r0, r3
 800cea6:	3714      	adds	r7, #20
 800cea8:	46bd      	mov	sp, r7
 800ceaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ceae:	4770      	bx	lr

0800ceb0 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800ceb0:	b480      	push	{r7}
 800ceb2:	b085      	sub	sp, #20
 800ceb4:	af00      	add	r7, sp, #0
 800ceb6:	6078      	str	r0, [r7, #4]
 800ceb8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ceba:	687b      	ldr	r3, [r7, #4]
 800cebc:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800cebe:	683b      	ldr	r3, [r7, #0]
 800cec0:	781b      	ldrb	r3, [r3, #0]
 800cec2:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800cec4:	683b      	ldr	r3, [r7, #0]
 800cec6:	785b      	ldrb	r3, [r3, #1]
 800cec8:	2b01      	cmp	r3, #1
 800ceca:	d128      	bne.n	800cf1e <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800cecc:	68bb      	ldr	r3, [r7, #8]
 800cece:	015a      	lsls	r2, r3, #5
 800ced0:	68fb      	ldr	r3, [r7, #12]
 800ced2:	4413      	add	r3, r2
 800ced4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ced8:	681b      	ldr	r3, [r3, #0]
 800ceda:	68ba      	ldr	r2, [r7, #8]
 800cedc:	0151      	lsls	r1, r2, #5
 800cede:	68fa      	ldr	r2, [r7, #12]
 800cee0:	440a      	add	r2, r1
 800cee2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800cee6:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800ceea:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800ceec:	683b      	ldr	r3, [r7, #0]
 800ceee:	791b      	ldrb	r3, [r3, #4]
 800cef0:	2b03      	cmp	r3, #3
 800cef2:	d003      	beq.n	800cefc <USB_EPClearStall+0x4c>
 800cef4:	683b      	ldr	r3, [r7, #0]
 800cef6:	791b      	ldrb	r3, [r3, #4]
 800cef8:	2b02      	cmp	r3, #2
 800cefa:	d138      	bne.n	800cf6e <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800cefc:	68bb      	ldr	r3, [r7, #8]
 800cefe:	015a      	lsls	r2, r3, #5
 800cf00:	68fb      	ldr	r3, [r7, #12]
 800cf02:	4413      	add	r3, r2
 800cf04:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cf08:	681b      	ldr	r3, [r3, #0]
 800cf0a:	68ba      	ldr	r2, [r7, #8]
 800cf0c:	0151      	lsls	r1, r2, #5
 800cf0e:	68fa      	ldr	r2, [r7, #12]
 800cf10:	440a      	add	r2, r1
 800cf12:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800cf16:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800cf1a:	6013      	str	r3, [r2, #0]
 800cf1c:	e027      	b.n	800cf6e <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800cf1e:	68bb      	ldr	r3, [r7, #8]
 800cf20:	015a      	lsls	r2, r3, #5
 800cf22:	68fb      	ldr	r3, [r7, #12]
 800cf24:	4413      	add	r3, r2
 800cf26:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cf2a:	681b      	ldr	r3, [r3, #0]
 800cf2c:	68ba      	ldr	r2, [r7, #8]
 800cf2e:	0151      	lsls	r1, r2, #5
 800cf30:	68fa      	ldr	r2, [r7, #12]
 800cf32:	440a      	add	r2, r1
 800cf34:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800cf38:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800cf3c:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800cf3e:	683b      	ldr	r3, [r7, #0]
 800cf40:	791b      	ldrb	r3, [r3, #4]
 800cf42:	2b03      	cmp	r3, #3
 800cf44:	d003      	beq.n	800cf4e <USB_EPClearStall+0x9e>
 800cf46:	683b      	ldr	r3, [r7, #0]
 800cf48:	791b      	ldrb	r3, [r3, #4]
 800cf4a:	2b02      	cmp	r3, #2
 800cf4c:	d10f      	bne.n	800cf6e <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800cf4e:	68bb      	ldr	r3, [r7, #8]
 800cf50:	015a      	lsls	r2, r3, #5
 800cf52:	68fb      	ldr	r3, [r7, #12]
 800cf54:	4413      	add	r3, r2
 800cf56:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cf5a:	681b      	ldr	r3, [r3, #0]
 800cf5c:	68ba      	ldr	r2, [r7, #8]
 800cf5e:	0151      	lsls	r1, r2, #5
 800cf60:	68fa      	ldr	r2, [r7, #12]
 800cf62:	440a      	add	r2, r1
 800cf64:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800cf68:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800cf6c:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800cf6e:	2300      	movs	r3, #0
}
 800cf70:	4618      	mov	r0, r3
 800cf72:	3714      	adds	r7, #20
 800cf74:	46bd      	mov	sp, r7
 800cf76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf7a:	4770      	bx	lr

0800cf7c <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800cf7c:	b480      	push	{r7}
 800cf7e:	b085      	sub	sp, #20
 800cf80:	af00      	add	r7, sp, #0
 800cf82:	6078      	str	r0, [r7, #4]
 800cf84:	460b      	mov	r3, r1
 800cf86:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cf88:	687b      	ldr	r3, [r7, #4]
 800cf8a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800cf8c:	68fb      	ldr	r3, [r7, #12]
 800cf8e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800cf92:	681b      	ldr	r3, [r3, #0]
 800cf94:	68fa      	ldr	r2, [r7, #12]
 800cf96:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800cf9a:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800cf9e:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800cfa0:	68fb      	ldr	r3, [r7, #12]
 800cfa2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800cfa6:	681a      	ldr	r2, [r3, #0]
 800cfa8:	78fb      	ldrb	r3, [r7, #3]
 800cfaa:	011b      	lsls	r3, r3, #4
 800cfac:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 800cfb0:	68f9      	ldr	r1, [r7, #12]
 800cfb2:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800cfb6:	4313      	orrs	r3, r2
 800cfb8:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800cfba:	2300      	movs	r3, #0
}
 800cfbc:	4618      	mov	r0, r3
 800cfbe:	3714      	adds	r7, #20
 800cfc0:	46bd      	mov	sp, r7
 800cfc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfc6:	4770      	bx	lr

0800cfc8 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 800cfc8:	b480      	push	{r7}
 800cfca:	b085      	sub	sp, #20
 800cfcc:	af00      	add	r7, sp, #0
 800cfce:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cfd0:	687b      	ldr	r3, [r7, #4]
 800cfd2:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800cfd4:	68fb      	ldr	r3, [r7, #12]
 800cfd6:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800cfda:	681b      	ldr	r3, [r3, #0]
 800cfdc:	68fa      	ldr	r2, [r7, #12]
 800cfde:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800cfe2:	f023 0303 	bic.w	r3, r3, #3
 800cfe6:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800cfe8:	68fb      	ldr	r3, [r7, #12]
 800cfea:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800cfee:	685b      	ldr	r3, [r3, #4]
 800cff0:	68fa      	ldr	r2, [r7, #12]
 800cff2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800cff6:	f023 0302 	bic.w	r3, r3, #2
 800cffa:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800cffc:	2300      	movs	r3, #0
}
 800cffe:	4618      	mov	r0, r3
 800d000:	3714      	adds	r7, #20
 800d002:	46bd      	mov	sp, r7
 800d004:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d008:	4770      	bx	lr

0800d00a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800d00a:	b480      	push	{r7}
 800d00c:	b085      	sub	sp, #20
 800d00e:	af00      	add	r7, sp, #0
 800d010:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d012:	687b      	ldr	r3, [r7, #4]
 800d014:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800d016:	68fb      	ldr	r3, [r7, #12]
 800d018:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800d01c:	681b      	ldr	r3, [r3, #0]
 800d01e:	68fa      	ldr	r2, [r7, #12]
 800d020:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800d024:	f023 0303 	bic.w	r3, r3, #3
 800d028:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800d02a:	68fb      	ldr	r3, [r7, #12]
 800d02c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d030:	685b      	ldr	r3, [r3, #4]
 800d032:	68fa      	ldr	r2, [r7, #12]
 800d034:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800d038:	f043 0302 	orr.w	r3, r3, #2
 800d03c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800d03e:	2300      	movs	r3, #0
}
 800d040:	4618      	mov	r0, r3
 800d042:	3714      	adds	r7, #20
 800d044:	46bd      	mov	sp, r7
 800d046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d04a:	4770      	bx	lr

0800d04c <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 800d04c:	b480      	push	{r7}
 800d04e:	b085      	sub	sp, #20
 800d050:	af00      	add	r7, sp, #0
 800d052:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800d054:	687b      	ldr	r3, [r7, #4]
 800d056:	695b      	ldr	r3, [r3, #20]
 800d058:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800d05a:	687b      	ldr	r3, [r7, #4]
 800d05c:	699b      	ldr	r3, [r3, #24]
 800d05e:	68fa      	ldr	r2, [r7, #12]
 800d060:	4013      	ands	r3, r2
 800d062:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800d064:	68fb      	ldr	r3, [r7, #12]
}
 800d066:	4618      	mov	r0, r3
 800d068:	3714      	adds	r7, #20
 800d06a:	46bd      	mov	sp, r7
 800d06c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d070:	4770      	bx	lr

0800d072 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800d072:	b480      	push	{r7}
 800d074:	b085      	sub	sp, #20
 800d076:	af00      	add	r7, sp, #0
 800d078:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d07a:	687b      	ldr	r3, [r7, #4]
 800d07c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800d07e:	68fb      	ldr	r3, [r7, #12]
 800d080:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d084:	699b      	ldr	r3, [r3, #24]
 800d086:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800d088:	68fb      	ldr	r3, [r7, #12]
 800d08a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d08e:	69db      	ldr	r3, [r3, #28]
 800d090:	68ba      	ldr	r2, [r7, #8]
 800d092:	4013      	ands	r3, r2
 800d094:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800d096:	68bb      	ldr	r3, [r7, #8]
 800d098:	0c1b      	lsrs	r3, r3, #16
}
 800d09a:	4618      	mov	r0, r3
 800d09c:	3714      	adds	r7, #20
 800d09e:	46bd      	mov	sp, r7
 800d0a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0a4:	4770      	bx	lr

0800d0a6 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800d0a6:	b480      	push	{r7}
 800d0a8:	b085      	sub	sp, #20
 800d0aa:	af00      	add	r7, sp, #0
 800d0ac:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d0ae:	687b      	ldr	r3, [r7, #4]
 800d0b0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800d0b2:	68fb      	ldr	r3, [r7, #12]
 800d0b4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d0b8:	699b      	ldr	r3, [r3, #24]
 800d0ba:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800d0bc:	68fb      	ldr	r3, [r7, #12]
 800d0be:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d0c2:	69db      	ldr	r3, [r3, #28]
 800d0c4:	68ba      	ldr	r2, [r7, #8]
 800d0c6:	4013      	ands	r3, r2
 800d0c8:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800d0ca:	68bb      	ldr	r3, [r7, #8]
 800d0cc:	b29b      	uxth	r3, r3
}
 800d0ce:	4618      	mov	r0, r3
 800d0d0:	3714      	adds	r7, #20
 800d0d2:	46bd      	mov	sp, r7
 800d0d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0d8:	4770      	bx	lr

0800d0da <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800d0da:	b480      	push	{r7}
 800d0dc:	b085      	sub	sp, #20
 800d0de:	af00      	add	r7, sp, #0
 800d0e0:	6078      	str	r0, [r7, #4]
 800d0e2:	460b      	mov	r3, r1
 800d0e4:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d0e6:	687b      	ldr	r3, [r7, #4]
 800d0e8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800d0ea:	78fb      	ldrb	r3, [r7, #3]
 800d0ec:	015a      	lsls	r2, r3, #5
 800d0ee:	68fb      	ldr	r3, [r7, #12]
 800d0f0:	4413      	add	r3, r2
 800d0f2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d0f6:	689b      	ldr	r3, [r3, #8]
 800d0f8:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800d0fa:	68fb      	ldr	r3, [r7, #12]
 800d0fc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d100:	695b      	ldr	r3, [r3, #20]
 800d102:	68ba      	ldr	r2, [r7, #8]
 800d104:	4013      	ands	r3, r2
 800d106:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800d108:	68bb      	ldr	r3, [r7, #8]
}
 800d10a:	4618      	mov	r0, r3
 800d10c:	3714      	adds	r7, #20
 800d10e:	46bd      	mov	sp, r7
 800d110:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d114:	4770      	bx	lr

0800d116 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800d116:	b480      	push	{r7}
 800d118:	b087      	sub	sp, #28
 800d11a:	af00      	add	r7, sp, #0
 800d11c:	6078      	str	r0, [r7, #4]
 800d11e:	460b      	mov	r3, r1
 800d120:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d122:	687b      	ldr	r3, [r7, #4]
 800d124:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800d126:	697b      	ldr	r3, [r7, #20]
 800d128:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d12c:	691b      	ldr	r3, [r3, #16]
 800d12e:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800d130:	697b      	ldr	r3, [r7, #20]
 800d132:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d136:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d138:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800d13a:	78fb      	ldrb	r3, [r7, #3]
 800d13c:	f003 030f 	and.w	r3, r3, #15
 800d140:	68fa      	ldr	r2, [r7, #12]
 800d142:	fa22 f303 	lsr.w	r3, r2, r3
 800d146:	01db      	lsls	r3, r3, #7
 800d148:	b2db      	uxtb	r3, r3
 800d14a:	693a      	ldr	r2, [r7, #16]
 800d14c:	4313      	orrs	r3, r2
 800d14e:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800d150:	78fb      	ldrb	r3, [r7, #3]
 800d152:	015a      	lsls	r2, r3, #5
 800d154:	697b      	ldr	r3, [r7, #20]
 800d156:	4413      	add	r3, r2
 800d158:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d15c:	689b      	ldr	r3, [r3, #8]
 800d15e:	693a      	ldr	r2, [r7, #16]
 800d160:	4013      	ands	r3, r2
 800d162:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800d164:	68bb      	ldr	r3, [r7, #8]
}
 800d166:	4618      	mov	r0, r3
 800d168:	371c      	adds	r7, #28
 800d16a:	46bd      	mov	sp, r7
 800d16c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d170:	4770      	bx	lr

0800d172 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800d172:	b480      	push	{r7}
 800d174:	b083      	sub	sp, #12
 800d176:	af00      	add	r7, sp, #0
 800d178:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800d17a:	687b      	ldr	r3, [r7, #4]
 800d17c:	695b      	ldr	r3, [r3, #20]
 800d17e:	f003 0301 	and.w	r3, r3, #1
}
 800d182:	4618      	mov	r0, r3
 800d184:	370c      	adds	r7, #12
 800d186:	46bd      	mov	sp, r7
 800d188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d18c:	4770      	bx	lr

0800d18e <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 800d18e:	b480      	push	{r7}
 800d190:	b085      	sub	sp, #20
 800d192:	af00      	add	r7, sp, #0
 800d194:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d196:	687b      	ldr	r3, [r7, #4]
 800d198:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800d19a:	68fb      	ldr	r3, [r7, #12]
 800d19c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d1a0:	681b      	ldr	r3, [r3, #0]
 800d1a2:	68fa      	ldr	r2, [r7, #12]
 800d1a4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d1a8:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800d1ac:	f023 0307 	bic.w	r3, r3, #7
 800d1b0:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800d1b2:	68fb      	ldr	r3, [r7, #12]
 800d1b4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d1b8:	685b      	ldr	r3, [r3, #4]
 800d1ba:	68fa      	ldr	r2, [r7, #12]
 800d1bc:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800d1c0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800d1c4:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800d1c6:	2300      	movs	r3, #0
}
 800d1c8:	4618      	mov	r0, r3
 800d1ca:	3714      	adds	r7, #20
 800d1cc:	46bd      	mov	sp, r7
 800d1ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1d2:	4770      	bx	lr

0800d1d4 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 800d1d4:	b480      	push	{r7}
 800d1d6:	b087      	sub	sp, #28
 800d1d8:	af00      	add	r7, sp, #0
 800d1da:	60f8      	str	r0, [r7, #12]
 800d1dc:	460b      	mov	r3, r1
 800d1de:	607a      	str	r2, [r7, #4]
 800d1e0:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d1e2:	68fb      	ldr	r3, [r7, #12]
 800d1e4:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800d1e6:	68fb      	ldr	r3, [r7, #12]
 800d1e8:	333c      	adds	r3, #60	; 0x3c
 800d1ea:	3304      	adds	r3, #4
 800d1ec:	681b      	ldr	r3, [r3, #0]
 800d1ee:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800d1f0:	693b      	ldr	r3, [r7, #16]
 800d1f2:	4a26      	ldr	r2, [pc, #152]	; (800d28c <USB_EP0_OutStart+0xb8>)
 800d1f4:	4293      	cmp	r3, r2
 800d1f6:	d90a      	bls.n	800d20e <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800d1f8:	697b      	ldr	r3, [r7, #20]
 800d1fa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d1fe:	681b      	ldr	r3, [r3, #0]
 800d200:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800d204:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800d208:	d101      	bne.n	800d20e <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800d20a:	2300      	movs	r3, #0
 800d20c:	e037      	b.n	800d27e <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800d20e:	697b      	ldr	r3, [r7, #20]
 800d210:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d214:	461a      	mov	r2, r3
 800d216:	2300      	movs	r3, #0
 800d218:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800d21a:	697b      	ldr	r3, [r7, #20]
 800d21c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d220:	691b      	ldr	r3, [r3, #16]
 800d222:	697a      	ldr	r2, [r7, #20]
 800d224:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d228:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800d22c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800d22e:	697b      	ldr	r3, [r7, #20]
 800d230:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d234:	691b      	ldr	r3, [r3, #16]
 800d236:	697a      	ldr	r2, [r7, #20]
 800d238:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d23c:	f043 0318 	orr.w	r3, r3, #24
 800d240:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800d242:	697b      	ldr	r3, [r7, #20]
 800d244:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d248:	691b      	ldr	r3, [r3, #16]
 800d24a:	697a      	ldr	r2, [r7, #20]
 800d24c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d250:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 800d254:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800d256:	7afb      	ldrb	r3, [r7, #11]
 800d258:	2b01      	cmp	r3, #1
 800d25a:	d10f      	bne.n	800d27c <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800d25c:	697b      	ldr	r3, [r7, #20]
 800d25e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d262:	461a      	mov	r2, r3
 800d264:	687b      	ldr	r3, [r7, #4]
 800d266:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800d268:	697b      	ldr	r3, [r7, #20]
 800d26a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d26e:	681b      	ldr	r3, [r3, #0]
 800d270:	697a      	ldr	r2, [r7, #20]
 800d272:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d276:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 800d27a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800d27c:	2300      	movs	r3, #0
}
 800d27e:	4618      	mov	r0, r3
 800d280:	371c      	adds	r7, #28
 800d282:	46bd      	mov	sp, r7
 800d284:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d288:	4770      	bx	lr
 800d28a:	bf00      	nop
 800d28c:	4f54300a 	.word	0x4f54300a

0800d290 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800d290:	b480      	push	{r7}
 800d292:	b085      	sub	sp, #20
 800d294:	af00      	add	r7, sp, #0
 800d296:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800d298:	2300      	movs	r3, #0
 800d29a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800d29c:	68fb      	ldr	r3, [r7, #12]
 800d29e:	3301      	adds	r3, #1
 800d2a0:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800d2a2:	68fb      	ldr	r3, [r7, #12]
 800d2a4:	4a13      	ldr	r2, [pc, #76]	; (800d2f4 <USB_CoreReset+0x64>)
 800d2a6:	4293      	cmp	r3, r2
 800d2a8:	d901      	bls.n	800d2ae <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800d2aa:	2303      	movs	r3, #3
 800d2ac:	e01b      	b.n	800d2e6 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800d2ae:	687b      	ldr	r3, [r7, #4]
 800d2b0:	691b      	ldr	r3, [r3, #16]
 800d2b2:	2b00      	cmp	r3, #0
 800d2b4:	daf2      	bge.n	800d29c <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800d2b6:	2300      	movs	r3, #0
 800d2b8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800d2ba:	687b      	ldr	r3, [r7, #4]
 800d2bc:	691b      	ldr	r3, [r3, #16]
 800d2be:	f043 0201 	orr.w	r2, r3, #1
 800d2c2:	687b      	ldr	r3, [r7, #4]
 800d2c4:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800d2c6:	68fb      	ldr	r3, [r7, #12]
 800d2c8:	3301      	adds	r3, #1
 800d2ca:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800d2cc:	68fb      	ldr	r3, [r7, #12]
 800d2ce:	4a09      	ldr	r2, [pc, #36]	; (800d2f4 <USB_CoreReset+0x64>)
 800d2d0:	4293      	cmp	r3, r2
 800d2d2:	d901      	bls.n	800d2d8 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800d2d4:	2303      	movs	r3, #3
 800d2d6:	e006      	b.n	800d2e6 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800d2d8:	687b      	ldr	r3, [r7, #4]
 800d2da:	691b      	ldr	r3, [r3, #16]
 800d2dc:	f003 0301 	and.w	r3, r3, #1
 800d2e0:	2b01      	cmp	r3, #1
 800d2e2:	d0f0      	beq.n	800d2c6 <USB_CoreReset+0x36>

  return HAL_OK;
 800d2e4:	2300      	movs	r3, #0
}
 800d2e6:	4618      	mov	r0, r3
 800d2e8:	3714      	adds	r7, #20
 800d2ea:	46bd      	mov	sp, r7
 800d2ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2f0:	4770      	bx	lr
 800d2f2:	bf00      	nop
 800d2f4:	00030d40 	.word	0x00030d40

0800d2f8 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800d2f8:	b580      	push	{r7, lr}
 800d2fa:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 800d2fc:	4904      	ldr	r1, [pc, #16]	; (800d310 <MX_FATFS_Init+0x18>)
 800d2fe:	4805      	ldr	r0, [pc, #20]	; (800d314 <MX_FATFS_Init+0x1c>)
 800d300:	f006 ff7e 	bl	8014200 <FATFS_LinkDriver>
 800d304:	4603      	mov	r3, r0
 800d306:	461a      	mov	r2, r3
 800d308:	4b03      	ldr	r3, [pc, #12]	; (800d318 <MX_FATFS_Init+0x20>)
 800d30a:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
	/* additional user code for init */

  /* USER CODE END Init */
}
 800d30c:	bf00      	nop
 800d30e:	bd80      	pop	{r7, pc}
 800d310:	2000390c 	.word	0x2000390c
 800d314:	0801da48 	.word	0x0801da48
 800d318:	20003908 	.word	0x20003908

0800d31c <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 800d31c:	b480      	push	{r7}
 800d31e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
	return 0;
 800d320:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 800d322:	4618      	mov	r0, r3
 800d324:	46bd      	mov	sp, r7
 800d326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d32a:	4770      	bx	lr

0800d32c <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 800d32c:	b580      	push	{r7, lr}
 800d32e:	b082      	sub	sp, #8
 800d330:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 800d332:	2300      	movs	r3, #0
 800d334:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 800d336:	f000 f888 	bl	800d44a <BSP_SD_IsDetected>
 800d33a:	4603      	mov	r3, r0
 800d33c:	2b01      	cmp	r3, #1
 800d33e:	d001      	beq.n	800d344 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR;
 800d340:	2301      	movs	r3, #1
 800d342:	e005      	b.n	800d350 <BSP_SD_Init+0x24>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 800d344:	4804      	ldr	r0, [pc, #16]	; (800d358 <BSP_SD_Init+0x2c>)
 800d346:	f7fb f9af 	bl	80086a8 <HAL_SD_Init>
 800d34a:	4603      	mov	r3, r0
 800d34c:	71fb      	strb	r3, [r7, #7]

  return sd_state;
 800d34e:	79fb      	ldrb	r3, [r7, #7]
}
 800d350:	4618      	mov	r0, r3
 800d352:	3708      	adds	r7, #8
 800d354:	46bd      	mov	sp, r7
 800d356:	bd80      	pop	{r7, pc}
 800d358:	20002f70 	.word	0x20002f70

0800d35c <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 800d35c:	b580      	push	{r7, lr}
 800d35e:	b086      	sub	sp, #24
 800d360:	af00      	add	r7, sp, #0
 800d362:	60f8      	str	r0, [r7, #12]
 800d364:	60b9      	str	r1, [r7, #8]
 800d366:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800d368:	2300      	movs	r3, #0
 800d36a:	75fb      	strb	r3, [r7, #23]

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 800d36c:	687b      	ldr	r3, [r7, #4]
 800d36e:	68ba      	ldr	r2, [r7, #8]
 800d370:	68f9      	ldr	r1, [r7, #12]
 800d372:	4806      	ldr	r0, [pc, #24]	; (800d38c <BSP_SD_ReadBlocks_DMA+0x30>)
 800d374:	f7fb fdac 	bl	8008ed0 <HAL_SD_ReadBlocks_DMA>
 800d378:	4603      	mov	r3, r0
 800d37a:	2b00      	cmp	r3, #0
 800d37c:	d001      	beq.n	800d382 <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800d37e:	2301      	movs	r3, #1
 800d380:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800d382:	7dfb      	ldrb	r3, [r7, #23]
}
 800d384:	4618      	mov	r0, r3
 800d386:	3718      	adds	r7, #24
 800d388:	46bd      	mov	sp, r7
 800d38a:	bd80      	pop	{r7, pc}
 800d38c:	20002f70 	.word	0x20002f70

0800d390 <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 800d390:	b580      	push	{r7, lr}
 800d392:	b086      	sub	sp, #24
 800d394:	af00      	add	r7, sp, #0
 800d396:	60f8      	str	r0, [r7, #12]
 800d398:	60b9      	str	r1, [r7, #8]
 800d39a:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800d39c:	2300      	movs	r3, #0
 800d39e:	75fb      	strb	r3, [r7, #23]

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 800d3a0:	687b      	ldr	r3, [r7, #4]
 800d3a2:	68ba      	ldr	r2, [r7, #8]
 800d3a4:	68f9      	ldr	r1, [r7, #12]
 800d3a6:	4806      	ldr	r0, [pc, #24]	; (800d3c0 <BSP_SD_WriteBlocks_DMA+0x30>)
 800d3a8:	f7fb fe72 	bl	8009090 <HAL_SD_WriteBlocks_DMA>
 800d3ac:	4603      	mov	r3, r0
 800d3ae:	2b00      	cmp	r3, #0
 800d3b0:	d001      	beq.n	800d3b6 <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800d3b2:	2301      	movs	r3, #1
 800d3b4:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800d3b6:	7dfb      	ldrb	r3, [r7, #23]
}
 800d3b8:	4618      	mov	r0, r3
 800d3ba:	3718      	adds	r7, #24
 800d3bc:	46bd      	mov	sp, r7
 800d3be:	bd80      	pop	{r7, pc}
 800d3c0:	20002f70 	.word	0x20002f70

0800d3c4 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 800d3c4:	b580      	push	{r7, lr}
 800d3c6:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 800d3c8:	4805      	ldr	r0, [pc, #20]	; (800d3e0 <BSP_SD_GetCardState+0x1c>)
 800d3ca:	f7fc fa93 	bl	80098f4 <HAL_SD_GetCardState>
 800d3ce:	4603      	mov	r3, r0
 800d3d0:	2b04      	cmp	r3, #4
 800d3d2:	bf14      	ite	ne
 800d3d4:	2301      	movne	r3, #1
 800d3d6:	2300      	moveq	r3, #0
 800d3d8:	b2db      	uxtb	r3, r3
}
 800d3da:	4618      	mov	r0, r3
 800d3dc:	bd80      	pop	{r7, pc}
 800d3de:	bf00      	nop
 800d3e0:	20002f70 	.word	0x20002f70

0800d3e4 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 800d3e4:	b580      	push	{r7, lr}
 800d3e6:	b082      	sub	sp, #8
 800d3e8:	af00      	add	r7, sp, #0
 800d3ea:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 800d3ec:	6879      	ldr	r1, [r7, #4]
 800d3ee:	4803      	ldr	r0, [pc, #12]	; (800d3fc <BSP_SD_GetCardInfo+0x18>)
 800d3f0:	f7fc fa54 	bl	800989c <HAL_SD_GetCardInfo>
}
 800d3f4:	bf00      	nop
 800d3f6:	3708      	adds	r7, #8
 800d3f8:	46bd      	mov	sp, r7
 800d3fa:	bd80      	pop	{r7, pc}
 800d3fc:	20002f70 	.word	0x20002f70

0800d400 <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 800d400:	b580      	push	{r7, lr}
 800d402:	b082      	sub	sp, #8
 800d404:	af00      	add	r7, sp, #0
 800d406:	6078      	str	r0, [r7, #4]
  BSP_SD_AbortCallback();
 800d408:	f000 f818 	bl	800d43c <BSP_SD_AbortCallback>
}
 800d40c:	bf00      	nop
 800d40e:	3708      	adds	r7, #8
 800d410:	46bd      	mov	sp, r7
 800d412:	bd80      	pop	{r7, pc}

0800d414 <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 800d414:	b580      	push	{r7, lr}
 800d416:	b082      	sub	sp, #8
 800d418:	af00      	add	r7, sp, #0
 800d41a:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 800d41c:	f000 f9c4 	bl	800d7a8 <BSP_SD_WriteCpltCallback>
}
 800d420:	bf00      	nop
 800d422:	3708      	adds	r7, #8
 800d424:	46bd      	mov	sp, r7
 800d426:	bd80      	pop	{r7, pc}

0800d428 <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 800d428:	b580      	push	{r7, lr}
 800d42a:	b082      	sub	sp, #8
 800d42c:	af00      	add	r7, sp, #0
 800d42e:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 800d430:	f000 f9c8 	bl	800d7c4 <BSP_SD_ReadCpltCallback>
}
 800d434:	bf00      	nop
 800d436:	3708      	adds	r7, #8
 800d438:	46bd      	mov	sp, r7
 800d43a:	bd80      	pop	{r7, pc}

0800d43c <BSP_SD_AbortCallback>:
 * @brief BSP SD Abort callback
 * @retval None
 * @note empty (up to the user to fill it in or to remove it if useless)
 */
__weak void BSP_SD_AbortCallback(void)
{
 800d43c:	b480      	push	{r7}
 800d43e:	af00      	add	r7, sp, #0

}
 800d440:	bf00      	nop
 800d442:	46bd      	mov	sp, r7
 800d444:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d448:	4770      	bx	lr

0800d44a <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 800d44a:	b580      	push	{r7, lr}
 800d44c:	b082      	sub	sp, #8
 800d44e:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 800d450:	2301      	movs	r3, #1
 800d452:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 800d454:	f000 f80c 	bl	800d470 <BSP_PlatformIsDetected>
 800d458:	4603      	mov	r3, r0
 800d45a:	2b00      	cmp	r3, #0
 800d45c:	d101      	bne.n	800d462 <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 800d45e:	2300      	movs	r3, #0
 800d460:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 800d462:	79fb      	ldrb	r3, [r7, #7]
 800d464:	b2db      	uxtb	r3, r3
}
 800d466:	4618      	mov	r0, r3
 800d468:	3708      	adds	r7, #8
 800d46a:	46bd      	mov	sp, r7
 800d46c:	bd80      	pop	{r7, pc}
	...

0800d470 <BSP_PlatformIsDetected>:
 ******************************************************************************
 */
/* USER CODE END Header */
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 800d470:	b580      	push	{r7, lr}
 800d472:	b082      	sub	sp, #8
 800d474:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 800d476:	2301      	movs	r3, #1
 800d478:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 800d47a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800d47e:	4806      	ldr	r0, [pc, #24]	; (800d498 <BSP_PlatformIsDetected+0x28>)
 800d480:	f7f7 ff5c 	bl	800533c <HAL_GPIO_ReadPin>
 800d484:	4603      	mov	r3, r0
 800d486:	2b00      	cmp	r3, #0
 800d488:	d001      	beq.n	800d48e <BSP_PlatformIsDetected+0x1e>
    {
        status = SD_NOT_PRESENT;
 800d48a:	2300      	movs	r3, #0
 800d48c:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
	/* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
 800d48e:	79fb      	ldrb	r3, [r7, #7]
}
 800d490:	4618      	mov	r0, r3
 800d492:	3708      	adds	r7, #8
 800d494:	46bd      	mov	sp, r7
 800d496:	bd80      	pop	{r7, pc}
 800d498:	40020000 	.word	0x40020000

0800d49c <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 800d49c:	b580      	push	{r7, lr}
 800d49e:	b084      	sub	sp, #16
 800d4a0:	af00      	add	r7, sp, #0
 800d4a2:	6078      	str	r0, [r7, #4]
  uint32_t timer;
  /* block until SDIO peripheral is ready again or a timeout occur */
#if (osCMSIS <= 0x20000U)
  timer = osKernelSysTick();
 800d4a4:	f006 ff44 	bl	8014330 <osKernelSysTick>
 800d4a8:	60f8      	str	r0, [r7, #12]
  while( osKernelSysTick() - timer < timeout)
 800d4aa:	e006      	b.n	800d4ba <SD_CheckStatusWithTimeout+0x1e>
#else
  timer = osKernelGetTickCount();
  while( osKernelGetTickCount() - timer < timeout)
#endif
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800d4ac:	f7ff ff8a 	bl	800d3c4 <BSP_SD_GetCardState>
 800d4b0:	4603      	mov	r3, r0
 800d4b2:	2b00      	cmp	r3, #0
 800d4b4:	d101      	bne.n	800d4ba <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 800d4b6:	2300      	movs	r3, #0
 800d4b8:	e009      	b.n	800d4ce <SD_CheckStatusWithTimeout+0x32>
  while( osKernelSysTick() - timer < timeout)
 800d4ba:	f006 ff39 	bl	8014330 <osKernelSysTick>
 800d4be:	4602      	mov	r2, r0
 800d4c0:	68fb      	ldr	r3, [r7, #12]
 800d4c2:	1ad3      	subs	r3, r2, r3
 800d4c4:	687a      	ldr	r2, [r7, #4]
 800d4c6:	429a      	cmp	r2, r3
 800d4c8:	d8f0      	bhi.n	800d4ac <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 800d4ca:	f04f 33ff 	mov.w	r3, #4294967295
}
 800d4ce:	4618      	mov	r0, r3
 800d4d0:	3710      	adds	r7, #16
 800d4d2:	46bd      	mov	sp, r7
 800d4d4:	bd80      	pop	{r7, pc}
	...

0800d4d8 <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 800d4d8:	b580      	push	{r7, lr}
 800d4da:	b082      	sub	sp, #8
 800d4dc:	af00      	add	r7, sp, #0
 800d4de:	4603      	mov	r3, r0
 800d4e0:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 800d4e2:	4b0b      	ldr	r3, [pc, #44]	; (800d510 <SD_CheckStatus+0x38>)
 800d4e4:	2201      	movs	r2, #1
 800d4e6:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800d4e8:	f7ff ff6c 	bl	800d3c4 <BSP_SD_GetCardState>
 800d4ec:	4603      	mov	r3, r0
 800d4ee:	2b00      	cmp	r3, #0
 800d4f0:	d107      	bne.n	800d502 <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 800d4f2:	4b07      	ldr	r3, [pc, #28]	; (800d510 <SD_CheckStatus+0x38>)
 800d4f4:	781b      	ldrb	r3, [r3, #0]
 800d4f6:	b2db      	uxtb	r3, r3
 800d4f8:	f023 0301 	bic.w	r3, r3, #1
 800d4fc:	b2da      	uxtb	r2, r3
 800d4fe:	4b04      	ldr	r3, [pc, #16]	; (800d510 <SD_CheckStatus+0x38>)
 800d500:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 800d502:	4b03      	ldr	r3, [pc, #12]	; (800d510 <SD_CheckStatus+0x38>)
 800d504:	781b      	ldrb	r3, [r3, #0]
 800d506:	b2db      	uxtb	r3, r3
}
 800d508:	4618      	mov	r0, r3
 800d50a:	3708      	adds	r7, #8
 800d50c:	46bd      	mov	sp, r7
 800d50e:	bd80      	pop	{r7, pc}
 800d510:	20000011 	.word	0x20000011

0800d514 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 800d514:	b590      	push	{r4, r7, lr}
 800d516:	b087      	sub	sp, #28
 800d518:	af00      	add	r7, sp, #0
 800d51a:	4603      	mov	r3, r0
 800d51c:	71fb      	strb	r3, [r7, #7]
Stat = STA_NOINIT;
 800d51e:	4b20      	ldr	r3, [pc, #128]	; (800d5a0 <SD_initialize+0x8c>)
 800d520:	2201      	movs	r2, #1
 800d522:	701a      	strb	r2, [r3, #0]
  /*
   * check that the kernel has been started before continuing
   * as the osMessage API will fail otherwise
   */
#if (osCMSIS <= 0x20000U)
  if(osKernelRunning())
 800d524:	f006 fef8 	bl	8014318 <osKernelRunning>
 800d528:	4603      	mov	r3, r0
 800d52a:	2b00      	cmp	r3, #0
 800d52c:	d030      	beq.n	800d590 <SD_initialize+0x7c>
  if(osKernelGetState() == osKernelRunning)
#endif
  {
#if !defined(DISABLE_SD_INIT)

    if(BSP_SD_Init() == MSD_OK)
 800d52e:	f7ff fefd 	bl	800d32c <BSP_SD_Init>
 800d532:	4603      	mov	r3, r0
 800d534:	2b00      	cmp	r3, #0
 800d536:	d107      	bne.n	800d548 <SD_initialize+0x34>
    {
      Stat = SD_CheckStatus(lun);
 800d538:	79fb      	ldrb	r3, [r7, #7]
 800d53a:	4618      	mov	r0, r3
 800d53c:	f7ff ffcc 	bl	800d4d8 <SD_CheckStatus>
 800d540:	4603      	mov	r3, r0
 800d542:	461a      	mov	r2, r3
 800d544:	4b16      	ldr	r3, [pc, #88]	; (800d5a0 <SD_initialize+0x8c>)
 800d546:	701a      	strb	r2, [r3, #0]
    /*
    * if the SD is correctly initialized, create the operation queue
    * if not already created
    */

    if (Stat != STA_NOINIT)
 800d548:	4b15      	ldr	r3, [pc, #84]	; (800d5a0 <SD_initialize+0x8c>)
 800d54a:	781b      	ldrb	r3, [r3, #0]
 800d54c:	b2db      	uxtb	r3, r3
 800d54e:	2b01      	cmp	r3, #1
 800d550:	d01e      	beq.n	800d590 <SD_initialize+0x7c>
    {
      if (SDQueueID == NULL)
 800d552:	4b14      	ldr	r3, [pc, #80]	; (800d5a4 <SD_initialize+0x90>)
 800d554:	681b      	ldr	r3, [r3, #0]
 800d556:	2b00      	cmp	r3, #0
 800d558:	d10e      	bne.n	800d578 <SD_initialize+0x64>
      {
 #if (osCMSIS <= 0x20000U)
      osMessageQDef(SD_Queue, QUEUE_SIZE, uint16_t);
 800d55a:	4b13      	ldr	r3, [pc, #76]	; (800d5a8 <SD_initialize+0x94>)
 800d55c:	f107 0408 	add.w	r4, r7, #8
 800d560:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800d562:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
      SDQueueID = osMessageCreate (osMessageQ(SD_Queue), NULL);
 800d566:	f107 0308 	add.w	r3, r7, #8
 800d56a:	2100      	movs	r1, #0
 800d56c:	4618      	mov	r0, r3
 800d56e:	f007 f818 	bl	80145a2 <osMessageCreate>
 800d572:	4603      	mov	r3, r0
 800d574:	4a0b      	ldr	r2, [pc, #44]	; (800d5a4 <SD_initialize+0x90>)
 800d576:	6013      	str	r3, [r2, #0]
#else
      SDQueueID = osMessageQueueNew(QUEUE_SIZE, 2, NULL);
#endif
      }

      if (SDQueueID == NULL)
 800d578:	4b0a      	ldr	r3, [pc, #40]	; (800d5a4 <SD_initialize+0x90>)
 800d57a:	681b      	ldr	r3, [r3, #0]
 800d57c:	2b00      	cmp	r3, #0
 800d57e:	d107      	bne.n	800d590 <SD_initialize+0x7c>
      {
        Stat |= STA_NOINIT;
 800d580:	4b07      	ldr	r3, [pc, #28]	; (800d5a0 <SD_initialize+0x8c>)
 800d582:	781b      	ldrb	r3, [r3, #0]
 800d584:	b2db      	uxtb	r3, r3
 800d586:	f043 0301 	orr.w	r3, r3, #1
 800d58a:	b2da      	uxtb	r2, r3
 800d58c:	4b04      	ldr	r3, [pc, #16]	; (800d5a0 <SD_initialize+0x8c>)
 800d58e:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return Stat;
 800d590:	4b03      	ldr	r3, [pc, #12]	; (800d5a0 <SD_initialize+0x8c>)
 800d592:	781b      	ldrb	r3, [r3, #0]
 800d594:	b2db      	uxtb	r3, r3
}
 800d596:	4618      	mov	r0, r3
 800d598:	371c      	adds	r7, #28
 800d59a:	46bd      	mov	sp, r7
 800d59c:	bd90      	pop	{r4, r7, pc}
 800d59e:	bf00      	nop
 800d5a0:	20000011 	.word	0x20000011
 800d5a4:	20003910 	.word	0x20003910
 800d5a8:	0801d210 	.word	0x0801d210

0800d5ac <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 800d5ac:	b580      	push	{r7, lr}
 800d5ae:	b082      	sub	sp, #8
 800d5b0:	af00      	add	r7, sp, #0
 800d5b2:	4603      	mov	r3, r0
 800d5b4:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 800d5b6:	79fb      	ldrb	r3, [r7, #7]
 800d5b8:	4618      	mov	r0, r3
 800d5ba:	f7ff ff8d 	bl	800d4d8 <SD_CheckStatus>
 800d5be:	4603      	mov	r3, r0
}
 800d5c0:	4618      	mov	r0, r3
 800d5c2:	3708      	adds	r7, #8
 800d5c4:	46bd      	mov	sp, r7
 800d5c6:	bd80      	pop	{r7, pc}

0800d5c8 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800d5c8:	b580      	push	{r7, lr}
 800d5ca:	b08a      	sub	sp, #40	; 0x28
 800d5cc:	af00      	add	r7, sp, #0
 800d5ce:	60b9      	str	r1, [r7, #8]
 800d5d0:	607a      	str	r2, [r7, #4]
 800d5d2:	603b      	str	r3, [r7, #0]
 800d5d4:	4603      	mov	r3, r0
 800d5d6:	73fb      	strb	r3, [r7, #15]
  uint8_t ret;
  DRESULT res = RES_ERROR;
 800d5d8:	2301      	movs	r3, #1
 800d5da:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
#endif
  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800d5de:	f247 5030 	movw	r0, #30000	; 0x7530
 800d5e2:	f7ff ff5b 	bl	800d49c <SD_CheckStatusWithTimeout>
 800d5e6:	4603      	mov	r3, r0
 800d5e8:	2b00      	cmp	r3, #0
 800d5ea:	da02      	bge.n	800d5f2 <SD_read+0x2a>
  {
    return res;
 800d5ec:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d5f0:	e032      	b.n	800d658 <SD_read+0x90>
#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    /* Fast path cause destination buffer is correctly aligned */
    ret = BSP_SD_ReadBlocks_DMA((uint32_t*)buff, (uint32_t)(sector), count);
 800d5f2:	683a      	ldr	r2, [r7, #0]
 800d5f4:	6879      	ldr	r1, [r7, #4]
 800d5f6:	68b8      	ldr	r0, [r7, #8]
 800d5f8:	f7ff feb0 	bl	800d35c <BSP_SD_ReadBlocks_DMA>
 800d5fc:	4603      	mov	r3, r0
 800d5fe:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

    if (ret == MSD_OK) {
 800d602:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800d606:	2b00      	cmp	r3, #0
 800d608:	d124      	bne.n	800d654 <SD_read+0x8c>
#if (osCMSIS < 0x20000U)
    /* wait for a message from the queue or a timeout */
    event = osMessageGet(SDQueueID, SD_TIMEOUT);
 800d60a:	4b15      	ldr	r3, [pc, #84]	; (800d660 <SD_read+0x98>)
 800d60c:	6819      	ldr	r1, [r3, #0]
 800d60e:	f107 0314 	add.w	r3, r7, #20
 800d612:	f247 5230 	movw	r2, #30000	; 0x7530
 800d616:	4618      	mov	r0, r3
 800d618:	f007 f82c 	bl	8014674 <osMessageGet>

    if (event.status == osEventMessage)
 800d61c:	697b      	ldr	r3, [r7, #20]
 800d61e:	2b10      	cmp	r3, #16
 800d620:	d118      	bne.n	800d654 <SD_read+0x8c>
    {
      if (event.value.v == READ_CPLT_MSG)
 800d622:	69bb      	ldr	r3, [r7, #24]
 800d624:	2b01      	cmp	r3, #1
 800d626:	d115      	bne.n	800d654 <SD_read+0x8c>
      {
        timer = osKernelSysTick();
 800d628:	f006 fe82 	bl	8014330 <osKernelSysTick>
 800d62c:	6238      	str	r0, [r7, #32]
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelSysTick() - timer <SD_TIMEOUT)
 800d62e:	e008      	b.n	800d642 <SD_read+0x7a>
            timer = osKernelGetTickCount();
            /* block until SDIO IP is ready or a timeout occur */
            while(osKernelGetTickCount() - timer <SD_TIMEOUT)
#endif
            {
              if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800d630:	f7ff fec8 	bl	800d3c4 <BSP_SD_GetCardState>
 800d634:	4603      	mov	r3, r0
 800d636:	2b00      	cmp	r3, #0
 800d638:	d103      	bne.n	800d642 <SD_read+0x7a>
              {
                res = RES_OK;
 800d63a:	2300      	movs	r3, #0
 800d63c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
                adjust the address and the D-Cache size to invalidate accordingly.
                */
                alignedAddr = (uint32_t)buff & ~0x1F;
                SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
                break;
 800d640:	e008      	b.n	800d654 <SD_read+0x8c>
        while(osKernelSysTick() - timer <SD_TIMEOUT)
 800d642:	f006 fe75 	bl	8014330 <osKernelSysTick>
 800d646:	4602      	mov	r2, r0
 800d648:	6a3b      	ldr	r3, [r7, #32]
 800d64a:	1ad3      	subs	r3, r2, r3
 800d64c:	f247 522f 	movw	r2, #29999	; 0x752f
 800d650:	4293      	cmp	r3, r2
 800d652:	d9ed      	bls.n	800d630 <SD_read+0x68>

      if ((i == count) && (ret == MSD_OK ))
        res = RES_OK;
    }
#endif
  return res;
 800d654:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800d658:	4618      	mov	r0, r3
 800d65a:	3728      	adds	r7, #40	; 0x28
 800d65c:	46bd      	mov	sp, r7
 800d65e:	bd80      	pop	{r7, pc}
 800d660:	20003910 	.word	0x20003910

0800d664 <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800d664:	b580      	push	{r7, lr}
 800d666:	b08a      	sub	sp, #40	; 0x28
 800d668:	af00      	add	r7, sp, #0
 800d66a:	60b9      	str	r1, [r7, #8]
 800d66c:	607a      	str	r2, [r7, #4]
 800d66e:	603b      	str	r3, [r7, #0]
 800d670:	4603      	mov	r3, r0
 800d672:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800d674:	2301      	movs	r3, #1
 800d676:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800d67a:	f247 5030 	movw	r0, #30000	; 0x7530
 800d67e:	f7ff ff0d 	bl	800d49c <SD_CheckStatusWithTimeout>
 800d682:	4603      	mov	r3, r0
 800d684:	2b00      	cmp	r3, #0
 800d686:	da02      	bge.n	800d68e <SD_write+0x2a>
  {
    return res;
 800d688:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d68c:	e02e      	b.n	800d6ec <SD_write+0x88>
  */
  alignedAddr = (uint32_t)buff & ~0x1F;
  SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

  if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 800d68e:	683a      	ldr	r2, [r7, #0]
 800d690:	6879      	ldr	r1, [r7, #4]
 800d692:	68b8      	ldr	r0, [r7, #8]
 800d694:	f7ff fe7c 	bl	800d390 <BSP_SD_WriteBlocks_DMA>
 800d698:	4603      	mov	r3, r0
 800d69a:	2b00      	cmp	r3, #0
 800d69c:	d124      	bne.n	800d6e8 <SD_write+0x84>
                           (uint32_t) (sector),
                           count) == MSD_OK)
  {
#if (osCMSIS < 0x20000U)
    /* Get the message from the queue */
    event = osMessageGet(SDQueueID, SD_TIMEOUT);
 800d69e:	4b15      	ldr	r3, [pc, #84]	; (800d6f4 <SD_write+0x90>)
 800d6a0:	6819      	ldr	r1, [r3, #0]
 800d6a2:	f107 0314 	add.w	r3, r7, #20
 800d6a6:	f247 5230 	movw	r2, #30000	; 0x7530
 800d6aa:	4618      	mov	r0, r3
 800d6ac:	f006 ffe2 	bl	8014674 <osMessageGet>

    if (event.status == osEventMessage)
 800d6b0:	697b      	ldr	r3, [r7, #20]
 800d6b2:	2b10      	cmp	r3, #16
 800d6b4:	d118      	bne.n	800d6e8 <SD_write+0x84>
    {
      if (event.value.v == WRITE_CPLT_MSG)
 800d6b6:	69bb      	ldr	r3, [r7, #24]
 800d6b8:	2b02      	cmp	r3, #2
 800d6ba:	d115      	bne.n	800d6e8 <SD_write+0x84>
    status = osMessageQueueGet(SDQueueID, (void *)&event, NULL, SD_TIMEOUT);
    if ((status == osOK) && (event == WRITE_CPLT_MSG))
    {
#endif
 #if (osCMSIS < 0x20000U)
        timer = osKernelSysTick();
 800d6bc:	f006 fe38 	bl	8014330 <osKernelSysTick>
 800d6c0:	6238      	str	r0, [r7, #32]
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelSysTick() - timer  < SD_TIMEOUT)
 800d6c2:	e008      	b.n	800d6d6 <SD_write+0x72>
        timer = osKernelGetTickCount();
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelGetTickCount() - timer  < SD_TIMEOUT)
#endif
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800d6c4:	f7ff fe7e 	bl	800d3c4 <BSP_SD_GetCardState>
 800d6c8:	4603      	mov	r3, r0
 800d6ca:	2b00      	cmp	r3, #0
 800d6cc:	d103      	bne.n	800d6d6 <SD_write+0x72>
          {
            res = RES_OK;
 800d6ce:	2300      	movs	r3, #0
 800d6d0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            break;
 800d6d4:	e008      	b.n	800d6e8 <SD_write+0x84>
        while(osKernelSysTick() - timer  < SD_TIMEOUT)
 800d6d6:	f006 fe2b 	bl	8014330 <osKernelSysTick>
 800d6da:	4602      	mov	r2, r0
 800d6dc:	6a3b      	ldr	r3, [r7, #32]
 800d6de:	1ad3      	subs	r3, r2, r3
 800d6e0:	f247 522f 	movw	r2, #29999	; 0x752f
 800d6e4:	4293      	cmp	r3, r2
 800d6e6:	d9ed      	bls.n	800d6c4 <SD_write+0x60>
    }

  }
#endif

  return res;
 800d6e8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800d6ec:	4618      	mov	r0, r3
 800d6ee:	3728      	adds	r7, #40	; 0x28
 800d6f0:	46bd      	mov	sp, r7
 800d6f2:	bd80      	pop	{r7, pc}
 800d6f4:	20003910 	.word	0x20003910

0800d6f8 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800d6f8:	b580      	push	{r7, lr}
 800d6fa:	b08c      	sub	sp, #48	; 0x30
 800d6fc:	af00      	add	r7, sp, #0
 800d6fe:	4603      	mov	r3, r0
 800d700:	603a      	str	r2, [r7, #0]
 800d702:	71fb      	strb	r3, [r7, #7]
 800d704:	460b      	mov	r3, r1
 800d706:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800d708:	2301      	movs	r3, #1
 800d70a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800d70e:	4b25      	ldr	r3, [pc, #148]	; (800d7a4 <SD_ioctl+0xac>)
 800d710:	781b      	ldrb	r3, [r3, #0]
 800d712:	b2db      	uxtb	r3, r3
 800d714:	f003 0301 	and.w	r3, r3, #1
 800d718:	2b00      	cmp	r3, #0
 800d71a:	d001      	beq.n	800d720 <SD_ioctl+0x28>
 800d71c:	2303      	movs	r3, #3
 800d71e:	e03c      	b.n	800d79a <SD_ioctl+0xa2>

  switch (cmd)
 800d720:	79bb      	ldrb	r3, [r7, #6]
 800d722:	2b03      	cmp	r3, #3
 800d724:	d834      	bhi.n	800d790 <SD_ioctl+0x98>
 800d726:	a201      	add	r2, pc, #4	; (adr r2, 800d72c <SD_ioctl+0x34>)
 800d728:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d72c:	0800d73d 	.word	0x0800d73d
 800d730:	0800d745 	.word	0x0800d745
 800d734:	0800d75d 	.word	0x0800d75d
 800d738:	0800d777 	.word	0x0800d777
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 800d73c:	2300      	movs	r3, #0
 800d73e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800d742:	e028      	b.n	800d796 <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 800d744:	f107 030c 	add.w	r3, r7, #12
 800d748:	4618      	mov	r0, r3
 800d74a:	f7ff fe4b 	bl	800d3e4 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 800d74e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d750:	683b      	ldr	r3, [r7, #0]
 800d752:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800d754:	2300      	movs	r3, #0
 800d756:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800d75a:	e01c      	b.n	800d796 <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800d75c:	f107 030c 	add.w	r3, r7, #12
 800d760:	4618      	mov	r0, r3
 800d762:	f7ff fe3f 	bl	800d3e4 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 800d766:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d768:	b29a      	uxth	r2, r3
 800d76a:	683b      	ldr	r3, [r7, #0]
 800d76c:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 800d76e:	2300      	movs	r3, #0
 800d770:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800d774:	e00f      	b.n	800d796 <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800d776:	f107 030c 	add.w	r3, r7, #12
 800d77a:	4618      	mov	r0, r3
 800d77c:	f7ff fe32 	bl	800d3e4 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 800d780:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d782:	0a5a      	lsrs	r2, r3, #9
 800d784:	683b      	ldr	r3, [r7, #0]
 800d786:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800d788:	2300      	movs	r3, #0
 800d78a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800d78e:	e002      	b.n	800d796 <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 800d790:	2304      	movs	r3, #4
 800d792:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  return res;
 800d796:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800d79a:	4618      	mov	r0, r3
 800d79c:	3730      	adds	r7, #48	; 0x30
 800d79e:	46bd      	mov	sp, r7
 800d7a0:	bd80      	pop	{r7, pc}
 800d7a2:	bf00      	nop
 800d7a4:	20000011 	.word	0x20000011

0800d7a8 <BSP_SD_WriteCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_WriteCpltCallback(void)
{
 800d7a8:	b580      	push	{r7, lr}
 800d7aa:	af00      	add	r7, sp, #0
  /*
   * No need to add an "osKernelRunning()" check here, as the SD_initialize()
   * is always called before any SD_Read()/SD_Write() call
   */
#if (osCMSIS < 0x20000U)
   osMessagePut(SDQueueID, WRITE_CPLT_MSG, 0);
 800d7ac:	4b04      	ldr	r3, [pc, #16]	; (800d7c0 <BSP_SD_WriteCpltCallback+0x18>)
 800d7ae:	681b      	ldr	r3, [r3, #0]
 800d7b0:	2200      	movs	r2, #0
 800d7b2:	2102      	movs	r1, #2
 800d7b4:	4618      	mov	r0, r3
 800d7b6:	f006 ff1d 	bl	80145f4 <osMessagePut>
#else
   const uint16_t msg = WRITE_CPLT_MSG;
   osMessageQueuePut(SDQueueID, (const void *)&msg, NULL, 0);
#endif
}
 800d7ba:	bf00      	nop
 800d7bc:	bd80      	pop	{r7, pc}
 800d7be:	bf00      	nop
 800d7c0:	20003910 	.word	0x20003910

0800d7c4 <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 800d7c4:	b580      	push	{r7, lr}
 800d7c6:	af00      	add	r7, sp, #0
  /*
   * No need to add an "osKernelRunning()" check here, as the SD_initialize()
   * is always called before any SD_Read()/SD_Write() call
   */
#if (osCMSIS < 0x20000U)
   osMessagePut(SDQueueID, READ_CPLT_MSG, 0);
 800d7c8:	4b04      	ldr	r3, [pc, #16]	; (800d7dc <BSP_SD_ReadCpltCallback+0x18>)
 800d7ca:	681b      	ldr	r3, [r3, #0]
 800d7cc:	2200      	movs	r2, #0
 800d7ce:	2101      	movs	r1, #1
 800d7d0:	4618      	mov	r0, r3
 800d7d2:	f006 ff0f 	bl	80145f4 <osMessagePut>
#else
   const uint16_t msg = READ_CPLT_MSG;
   osMessageQueuePut(SDQueueID, (const void *)&msg, NULL, 0);
#endif
}
 800d7d6:	bf00      	nop
 800d7d8:	bd80      	pop	{r7, pc}
 800d7da:	bf00      	nop
 800d7dc:	20003910 	.word	0x20003910

0800d7e0 <USBD_MSC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
uint8_t USBD_MSC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800d7e0:	b580      	push	{r7, lr}
 800d7e2:	b084      	sub	sp, #16
 800d7e4:	af00      	add	r7, sp, #0
 800d7e6:	6078      	str	r0, [r7, #4]
 800d7e8:	460b      	mov	r3, r1
 800d7ea:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_MSC_BOT_HandleTypeDef *hmsc;

  hmsc = (USBD_MSC_BOT_HandleTypeDef *)USBD_malloc(sizeof(USBD_MSC_BOT_HandleTypeDef));
 800d7ec:	f44f 701d 	mov.w	r0, #628	; 0x274
 800d7f0:	f00a f966 	bl	8017ac0 <USBD_static_malloc>
 800d7f4:	60f8      	str	r0, [r7, #12]

  if (hmsc == NULL)
 800d7f6:	68fb      	ldr	r3, [r7, #12]
 800d7f8:	2b00      	cmp	r3, #0
 800d7fa:	d109      	bne.n	800d810 <USBD_MSC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800d7fc:	687b      	ldr	r3, [r7, #4]
 800d7fe:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800d802:	687b      	ldr	r3, [r7, #4]
 800d804:	32b0      	adds	r2, #176	; 0xb0
 800d806:	2100      	movs	r1, #0
 800d808:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 800d80c:	2302      	movs	r3, #2
 800d80e:	e06e      	b.n	800d8ee <USBD_MSC_Init+0x10e>
  }

  pdev->pClassDataCmsit[pdev->classId] = (void *)hmsc;
 800d810:	687b      	ldr	r3, [r7, #4]
 800d812:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800d816:	687b      	ldr	r3, [r7, #4]
 800d818:	32b0      	adds	r2, #176	; 0xb0
 800d81a:	68f9      	ldr	r1, [r7, #12]
 800d81c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800d820:	687b      	ldr	r3, [r7, #4]
 800d822:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800d826:	687b      	ldr	r3, [r7, #4]
 800d828:	32b0      	adds	r2, #176	; 0xb0
 800d82a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800d82e:	687b      	ldr	r3, [r7, #4]
 800d830:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800d834:	687b      	ldr	r3, [r7, #4]
 800d836:	7c1b      	ldrb	r3, [r3, #16]
 800d838:	2b00      	cmp	r3, #0
 800d83a:	d12b      	bne.n	800d894 <USBD_MSC_Init+0xb4>
  {
    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, MSCOutEpAdd, USBD_EP_TYPE_BULK, MSC_MAX_HS_PACKET);
 800d83c:	4b2e      	ldr	r3, [pc, #184]	; (800d8f8 <USBD_MSC_Init+0x118>)
 800d83e:	7819      	ldrb	r1, [r3, #0]
 800d840:	f44f 7300 	mov.w	r3, #512	; 0x200
 800d844:	2202      	movs	r2, #2
 800d846:	6878      	ldr	r0, [r7, #4]
 800d848:	f009 ffa9 	bl	801779e <USBD_LL_OpenEP>
    pdev->ep_out[MSCOutEpAdd & 0xFU].is_used = 1U;
 800d84c:	4b2a      	ldr	r3, [pc, #168]	; (800d8f8 <USBD_MSC_Init+0x118>)
 800d84e:	781b      	ldrb	r3, [r3, #0]
 800d850:	f003 020f 	and.w	r2, r3, #15
 800d854:	6879      	ldr	r1, [r7, #4]
 800d856:	4613      	mov	r3, r2
 800d858:	009b      	lsls	r3, r3, #2
 800d85a:	4413      	add	r3, r2
 800d85c:	009b      	lsls	r3, r3, #2
 800d85e:	440b      	add	r3, r1
 800d860:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800d864:	2201      	movs	r2, #1
 800d866:	801a      	strh	r2, [r3, #0]

    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, MSCInEpAdd, USBD_EP_TYPE_BULK, MSC_MAX_HS_PACKET);
 800d868:	4b24      	ldr	r3, [pc, #144]	; (800d8fc <USBD_MSC_Init+0x11c>)
 800d86a:	7819      	ldrb	r1, [r3, #0]
 800d86c:	f44f 7300 	mov.w	r3, #512	; 0x200
 800d870:	2202      	movs	r2, #2
 800d872:	6878      	ldr	r0, [r7, #4]
 800d874:	f009 ff93 	bl	801779e <USBD_LL_OpenEP>
    pdev->ep_in[MSCInEpAdd & 0xFU].is_used = 1U;
 800d878:	4b20      	ldr	r3, [pc, #128]	; (800d8fc <USBD_MSC_Init+0x11c>)
 800d87a:	781b      	ldrb	r3, [r3, #0]
 800d87c:	f003 020f 	and.w	r2, r3, #15
 800d880:	6879      	ldr	r1, [r7, #4]
 800d882:	4613      	mov	r3, r2
 800d884:	009b      	lsls	r3, r3, #2
 800d886:	4413      	add	r3, r2
 800d888:	009b      	lsls	r3, r3, #2
 800d88a:	440b      	add	r3, r1
 800d88c:	3324      	adds	r3, #36	; 0x24
 800d88e:	2201      	movs	r2, #1
 800d890:	801a      	strh	r2, [r3, #0]
 800d892:	e028      	b.n	800d8e6 <USBD_MSC_Init+0x106>
  }
  else
  {
    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, MSCOutEpAdd, USBD_EP_TYPE_BULK, MSC_MAX_FS_PACKET);
 800d894:	4b18      	ldr	r3, [pc, #96]	; (800d8f8 <USBD_MSC_Init+0x118>)
 800d896:	7819      	ldrb	r1, [r3, #0]
 800d898:	2340      	movs	r3, #64	; 0x40
 800d89a:	2202      	movs	r2, #2
 800d89c:	6878      	ldr	r0, [r7, #4]
 800d89e:	f009 ff7e 	bl	801779e <USBD_LL_OpenEP>
    pdev->ep_out[MSCOutEpAdd & 0xFU].is_used = 1U;
 800d8a2:	4b15      	ldr	r3, [pc, #84]	; (800d8f8 <USBD_MSC_Init+0x118>)
 800d8a4:	781b      	ldrb	r3, [r3, #0]
 800d8a6:	f003 020f 	and.w	r2, r3, #15
 800d8aa:	6879      	ldr	r1, [r7, #4]
 800d8ac:	4613      	mov	r3, r2
 800d8ae:	009b      	lsls	r3, r3, #2
 800d8b0:	4413      	add	r3, r2
 800d8b2:	009b      	lsls	r3, r3, #2
 800d8b4:	440b      	add	r3, r1
 800d8b6:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800d8ba:	2201      	movs	r2, #1
 800d8bc:	801a      	strh	r2, [r3, #0]

    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, MSCInEpAdd, USBD_EP_TYPE_BULK, MSC_MAX_FS_PACKET);
 800d8be:	4b0f      	ldr	r3, [pc, #60]	; (800d8fc <USBD_MSC_Init+0x11c>)
 800d8c0:	7819      	ldrb	r1, [r3, #0]
 800d8c2:	2340      	movs	r3, #64	; 0x40
 800d8c4:	2202      	movs	r2, #2
 800d8c6:	6878      	ldr	r0, [r7, #4]
 800d8c8:	f009 ff69 	bl	801779e <USBD_LL_OpenEP>
    pdev->ep_in[MSCInEpAdd & 0xFU].is_used = 1U;
 800d8cc:	4b0b      	ldr	r3, [pc, #44]	; (800d8fc <USBD_MSC_Init+0x11c>)
 800d8ce:	781b      	ldrb	r3, [r3, #0]
 800d8d0:	f003 020f 	and.w	r2, r3, #15
 800d8d4:	6879      	ldr	r1, [r7, #4]
 800d8d6:	4613      	mov	r3, r2
 800d8d8:	009b      	lsls	r3, r3, #2
 800d8da:	4413      	add	r3, r2
 800d8dc:	009b      	lsls	r3, r3, #2
 800d8de:	440b      	add	r3, r1
 800d8e0:	3324      	adds	r3, #36	; 0x24
 800d8e2:	2201      	movs	r2, #1
 800d8e4:	801a      	strh	r2, [r3, #0]
  }

  /* Init the BOT  layer */
  MSC_BOT_Init(pdev);
 800d8e6:	6878      	ldr	r0, [r7, #4]
 800d8e8:	f000 fa2c 	bl	800dd44 <MSC_BOT_Init>

  return (uint8_t)USBD_OK;
 800d8ec:	2300      	movs	r3, #0
}
 800d8ee:	4618      	mov	r0, r3
 800d8f0:	3710      	adds	r7, #16
 800d8f2:	46bd      	mov	sp, r7
 800d8f4:	bd80      	pop	{r7, pc}
 800d8f6:	bf00      	nop
 800d8f8:	20000077 	.word	0x20000077
 800d8fc:	20000076 	.word	0x20000076

0800d900 <USBD_MSC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
uint8_t USBD_MSC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800d900:	b580      	push	{r7, lr}
 800d902:	b082      	sub	sp, #8
 800d904:	af00      	add	r7, sp, #0
 800d906:	6078      	str	r0, [r7, #4]
 800d908:	460b      	mov	r3, r1
 800d90a:	70fb      	strb	r3, [r7, #3]
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */

  /* Close MSC EPs */
  (void)USBD_LL_CloseEP(pdev, MSCOutEpAdd);
 800d90c:	4b26      	ldr	r3, [pc, #152]	; (800d9a8 <USBD_MSC_DeInit+0xa8>)
 800d90e:	781b      	ldrb	r3, [r3, #0]
 800d910:	4619      	mov	r1, r3
 800d912:	6878      	ldr	r0, [r7, #4]
 800d914:	f009 ff69 	bl	80177ea <USBD_LL_CloseEP>
  pdev->ep_out[MSCOutEpAdd & 0xFU].is_used = 0U;
 800d918:	4b23      	ldr	r3, [pc, #140]	; (800d9a8 <USBD_MSC_DeInit+0xa8>)
 800d91a:	781b      	ldrb	r3, [r3, #0]
 800d91c:	f003 020f 	and.w	r2, r3, #15
 800d920:	6879      	ldr	r1, [r7, #4]
 800d922:	4613      	mov	r3, r2
 800d924:	009b      	lsls	r3, r3, #2
 800d926:	4413      	add	r3, r2
 800d928:	009b      	lsls	r3, r3, #2
 800d92a:	440b      	add	r3, r1
 800d92c:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800d930:	2200      	movs	r2, #0
 800d932:	801a      	strh	r2, [r3, #0]

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, MSCInEpAdd);
 800d934:	4b1d      	ldr	r3, [pc, #116]	; (800d9ac <USBD_MSC_DeInit+0xac>)
 800d936:	781b      	ldrb	r3, [r3, #0]
 800d938:	4619      	mov	r1, r3
 800d93a:	6878      	ldr	r0, [r7, #4]
 800d93c:	f009 ff55 	bl	80177ea <USBD_LL_CloseEP>
  pdev->ep_in[MSCInEpAdd & 0xFU].is_used = 0U;
 800d940:	4b1a      	ldr	r3, [pc, #104]	; (800d9ac <USBD_MSC_DeInit+0xac>)
 800d942:	781b      	ldrb	r3, [r3, #0]
 800d944:	f003 020f 	and.w	r2, r3, #15
 800d948:	6879      	ldr	r1, [r7, #4]
 800d94a:	4613      	mov	r3, r2
 800d94c:	009b      	lsls	r3, r3, #2
 800d94e:	4413      	add	r3, r2
 800d950:	009b      	lsls	r3, r3, #2
 800d952:	440b      	add	r3, r1
 800d954:	3324      	adds	r3, #36	; 0x24
 800d956:	2200      	movs	r2, #0
 800d958:	801a      	strh	r2, [r3, #0]

  /* Free MSC Class Resources */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800d95a:	687b      	ldr	r3, [r7, #4]
 800d95c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800d960:	687b      	ldr	r3, [r7, #4]
 800d962:	32b0      	adds	r2, #176	; 0xb0
 800d964:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d968:	2b00      	cmp	r3, #0
 800d96a:	d018      	beq.n	800d99e <USBD_MSC_DeInit+0x9e>
  {
    /* De-Init the BOT layer */
    MSC_BOT_DeInit(pdev);
 800d96c:	6878      	ldr	r0, [r7, #4]
 800d96e:	f000 fa67 	bl	800de40 <MSC_BOT_DeInit>

    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800d972:	687b      	ldr	r3, [r7, #4]
 800d974:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800d978:	687b      	ldr	r3, [r7, #4]
 800d97a:	32b0      	adds	r2, #176	; 0xb0
 800d97c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d980:	4618      	mov	r0, r3
 800d982:	f00a f8ab 	bl	8017adc <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId]  = NULL;
 800d986:	687b      	ldr	r3, [r7, #4]
 800d988:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800d98c:	687b      	ldr	r3, [r7, #4]
 800d98e:	32b0      	adds	r2, #176	; 0xb0
 800d990:	2100      	movs	r1, #0
 800d992:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 800d996:	687b      	ldr	r3, [r7, #4]
 800d998:	2200      	movs	r2, #0
 800d99a:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 800d99e:	2300      	movs	r3, #0
}
 800d9a0:	4618      	mov	r0, r3
 800d9a2:	3708      	adds	r7, #8
 800d9a4:	46bd      	mov	sp, r7
 800d9a6:	bd80      	pop	{r7, pc}
 800d9a8:	20000077 	.word	0x20000077
 800d9ac:	20000076 	.word	0x20000076

0800d9b0 <USBD_MSC_Setup>:
  * @param  pdev: device instance
  * @param  req: USB request
  * @retval status
  */
uint8_t USBD_MSC_Setup(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d9b0:	b580      	push	{r7, lr}
 800d9b2:	b086      	sub	sp, #24
 800d9b4:	af00      	add	r7, sp, #0
 800d9b6:	6078      	str	r0, [r7, #4]
 800d9b8:	6039      	str	r1, [r7, #0]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800d9ba:	687b      	ldr	r3, [r7, #4]
 800d9bc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800d9c0:	687b      	ldr	r3, [r7, #4]
 800d9c2:	32b0      	adds	r2, #176	; 0xb0
 800d9c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d9c8:	613b      	str	r3, [r7, #16]
  USBD_StatusTypeDef ret = USBD_OK;
 800d9ca:	2300      	movs	r3, #0
 800d9cc:	75fb      	strb	r3, [r7, #23]
  uint16_t status_info = 0U;
 800d9ce:	2300      	movs	r3, #0
 800d9d0:	81fb      	strh	r3, [r7, #14]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 800d9d2:	693b      	ldr	r3, [r7, #16]
 800d9d4:	2b00      	cmp	r3, #0
 800d9d6:	d101      	bne.n	800d9dc <USBD_MSC_Setup+0x2c>
  {
    return (uint8_t)USBD_FAIL;
 800d9d8:	2303      	movs	r3, #3
 800d9da:	e0e1      	b.n	800dba0 <USBD_MSC_Setup+0x1f0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800d9dc:	683b      	ldr	r3, [r7, #0]
 800d9de:	781b      	ldrb	r3, [r3, #0]
 800d9e0:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800d9e4:	2b00      	cmp	r3, #0
 800d9e6:	d053      	beq.n	800da90 <USBD_MSC_Setup+0xe0>
 800d9e8:	2b20      	cmp	r3, #32
 800d9ea:	f040 80d1 	bne.w	800db90 <USBD_MSC_Setup+0x1e0>
  {
    /* Class request */
    case USB_REQ_TYPE_CLASS:
      switch (req->bRequest)
 800d9ee:	683b      	ldr	r3, [r7, #0]
 800d9f0:	785b      	ldrb	r3, [r3, #1]
 800d9f2:	2bfe      	cmp	r3, #254	; 0xfe
 800d9f4:	d002      	beq.n	800d9fc <USBD_MSC_Setup+0x4c>
 800d9f6:	2bff      	cmp	r3, #255	; 0xff
 800d9f8:	d02a      	beq.n	800da50 <USBD_MSC_Setup+0xa0>
 800d9fa:	e041      	b.n	800da80 <USBD_MSC_Setup+0xd0>
      {
        case BOT_GET_MAX_LUN:
          if ((req->wValue  == 0U) && (req->wLength == 1U) &&
 800d9fc:	683b      	ldr	r3, [r7, #0]
 800d9fe:	885b      	ldrh	r3, [r3, #2]
 800da00:	2b00      	cmp	r3, #0
 800da02:	d11e      	bne.n	800da42 <USBD_MSC_Setup+0x92>
 800da04:	683b      	ldr	r3, [r7, #0]
 800da06:	88db      	ldrh	r3, [r3, #6]
 800da08:	2b01      	cmp	r3, #1
 800da0a:	d11a      	bne.n	800da42 <USBD_MSC_Setup+0x92>
              ((req->bmRequest & 0x80U) == 0x80U))
 800da0c:	683b      	ldr	r3, [r7, #0]
 800da0e:	781b      	ldrb	r3, [r3, #0]
 800da10:	b25b      	sxtb	r3, r3
          if ((req->wValue  == 0U) && (req->wLength == 1U) &&
 800da12:	2b00      	cmp	r3, #0
 800da14:	da15      	bge.n	800da42 <USBD_MSC_Setup+0x92>
          {
            hmsc->max_lun = (uint32_t)((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->GetMaxLun();
 800da16:	687b      	ldr	r3, [r7, #4]
 800da18:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800da1c:	687a      	ldr	r2, [r7, #4]
 800da1e:	33b0      	adds	r3, #176	; 0xb0
 800da20:	009b      	lsls	r3, r3, #2
 800da22:	4413      	add	r3, r2
 800da24:	685b      	ldr	r3, [r3, #4]
 800da26:	699b      	ldr	r3, [r3, #24]
 800da28:	4798      	blx	r3
 800da2a:	4603      	mov	r3, r0
 800da2c:	461a      	mov	r2, r3
 800da2e:	693b      	ldr	r3, [r7, #16]
 800da30:	601a      	str	r2, [r3, #0]
            (void)USBD_CtlSendData(pdev, (uint8_t *)&hmsc->max_lun, 1U);
 800da32:	693b      	ldr	r3, [r7, #16]
 800da34:	2201      	movs	r2, #1
 800da36:	4619      	mov	r1, r3
 800da38:	6878      	ldr	r0, [r7, #4]
 800da3a:	f003 f923 	bl	8010c84 <USBD_CtlSendData>
 800da3e:	bf00      	nop
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800da40:	e025      	b.n	800da8e <USBD_MSC_Setup+0xde>
            USBD_CtlError(pdev, req);
 800da42:	6839      	ldr	r1, [r7, #0]
 800da44:	6878      	ldr	r0, [r7, #4]
 800da46:	f003 f8ac 	bl	8010ba2 <USBD_CtlError>
            ret = USBD_FAIL;
 800da4a:	2303      	movs	r3, #3
 800da4c:	75fb      	strb	r3, [r7, #23]
          break;
 800da4e:	e01e      	b.n	800da8e <USBD_MSC_Setup+0xde>

        case BOT_RESET :
          if ((req->wValue  == 0U) && (req->wLength == 0U) &&
 800da50:	683b      	ldr	r3, [r7, #0]
 800da52:	885b      	ldrh	r3, [r3, #2]
 800da54:	2b00      	cmp	r3, #0
 800da56:	d10c      	bne.n	800da72 <USBD_MSC_Setup+0xc2>
 800da58:	683b      	ldr	r3, [r7, #0]
 800da5a:	88db      	ldrh	r3, [r3, #6]
 800da5c:	2b00      	cmp	r3, #0
 800da5e:	d108      	bne.n	800da72 <USBD_MSC_Setup+0xc2>
              ((req->bmRequest & 0x80U) != 0x80U))
 800da60:	683b      	ldr	r3, [r7, #0]
 800da62:	781b      	ldrb	r3, [r3, #0]
 800da64:	b25b      	sxtb	r3, r3
          if ((req->wValue  == 0U) && (req->wLength == 0U) &&
 800da66:	2b00      	cmp	r3, #0
 800da68:	db03      	blt.n	800da72 <USBD_MSC_Setup+0xc2>
          {
            MSC_BOT_Reset(pdev);
 800da6a:	6878      	ldr	r0, [r7, #4]
 800da6c:	f000 f9b4 	bl	800ddd8 <MSC_BOT_Reset>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800da70:	e00d      	b.n	800da8e <USBD_MSC_Setup+0xde>
            USBD_CtlError(pdev, req);
 800da72:	6839      	ldr	r1, [r7, #0]
 800da74:	6878      	ldr	r0, [r7, #4]
 800da76:	f003 f894 	bl	8010ba2 <USBD_CtlError>
            ret = USBD_FAIL;
 800da7a:	2303      	movs	r3, #3
 800da7c:	75fb      	strb	r3, [r7, #23]
          break;
 800da7e:	e006      	b.n	800da8e <USBD_MSC_Setup+0xde>

        default:
          USBD_CtlError(pdev, req);
 800da80:	6839      	ldr	r1, [r7, #0]
 800da82:	6878      	ldr	r0, [r7, #4]
 800da84:	f003 f88d 	bl	8010ba2 <USBD_CtlError>
          ret = USBD_FAIL;
 800da88:	2303      	movs	r3, #3
 800da8a:	75fb      	strb	r3, [r7, #23]
          break;
 800da8c:	bf00      	nop
      }
      break;
 800da8e:	e086      	b.n	800db9e <USBD_MSC_Setup+0x1ee>
    /* Interface & Endpoint request */
    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800da90:	683b      	ldr	r3, [r7, #0]
 800da92:	785b      	ldrb	r3, [r3, #1]
 800da94:	2b0b      	cmp	r3, #11
 800da96:	d872      	bhi.n	800db7e <USBD_MSC_Setup+0x1ce>
 800da98:	a201      	add	r2, pc, #4	; (adr r2, 800daa0 <USBD_MSC_Setup+0xf0>)
 800da9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800da9e:	bf00      	nop
 800daa0:	0800dad1 	.word	0x0800dad1
 800daa4:	0800db4d 	.word	0x0800db4d
 800daa8:	0800db7f 	.word	0x0800db7f
 800daac:	0800db7f 	.word	0x0800db7f
 800dab0:	0800db7f 	.word	0x0800db7f
 800dab4:	0800db7f 	.word	0x0800db7f
 800dab8:	0800db7f 	.word	0x0800db7f
 800dabc:	0800db7f 	.word	0x0800db7f
 800dac0:	0800db7f 	.word	0x0800db7f
 800dac4:	0800db7f 	.word	0x0800db7f
 800dac8:	0800dafb 	.word	0x0800dafb
 800dacc:	0800db25 	.word	0x0800db25
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800dad0:	687b      	ldr	r3, [r7, #4]
 800dad2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800dad6:	b2db      	uxtb	r3, r3
 800dad8:	2b03      	cmp	r3, #3
 800dada:	d107      	bne.n	800daec <USBD_MSC_Setup+0x13c>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800dadc:	f107 030e 	add.w	r3, r7, #14
 800dae0:	2202      	movs	r2, #2
 800dae2:	4619      	mov	r1, r3
 800dae4:	6878      	ldr	r0, [r7, #4]
 800dae6:	f003 f8cd 	bl	8010c84 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800daea:	e050      	b.n	800db8e <USBD_MSC_Setup+0x1de>
            USBD_CtlError(pdev, req);
 800daec:	6839      	ldr	r1, [r7, #0]
 800daee:	6878      	ldr	r0, [r7, #4]
 800daf0:	f003 f857 	bl	8010ba2 <USBD_CtlError>
            ret = USBD_FAIL;
 800daf4:	2303      	movs	r3, #3
 800daf6:	75fb      	strb	r3, [r7, #23]
          break;
 800daf8:	e049      	b.n	800db8e <USBD_MSC_Setup+0x1de>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800dafa:	687b      	ldr	r3, [r7, #4]
 800dafc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800db00:	b2db      	uxtb	r3, r3
 800db02:	2b03      	cmp	r3, #3
 800db04:	d107      	bne.n	800db16 <USBD_MSC_Setup+0x166>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&hmsc->interface, 1U);
 800db06:	693b      	ldr	r3, [r7, #16]
 800db08:	3304      	adds	r3, #4
 800db0a:	2201      	movs	r2, #1
 800db0c:	4619      	mov	r1, r3
 800db0e:	6878      	ldr	r0, [r7, #4]
 800db10:	f003 f8b8 	bl	8010c84 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800db14:	e03b      	b.n	800db8e <USBD_MSC_Setup+0x1de>
            USBD_CtlError(pdev, req);
 800db16:	6839      	ldr	r1, [r7, #0]
 800db18:	6878      	ldr	r0, [r7, #4]
 800db1a:	f003 f842 	bl	8010ba2 <USBD_CtlError>
            ret = USBD_FAIL;
 800db1e:	2303      	movs	r3, #3
 800db20:	75fb      	strb	r3, [r7, #23]
          break;
 800db22:	e034      	b.n	800db8e <USBD_MSC_Setup+0x1de>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800db24:	687b      	ldr	r3, [r7, #4]
 800db26:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800db2a:	b2db      	uxtb	r3, r3
 800db2c:	2b03      	cmp	r3, #3
 800db2e:	d106      	bne.n	800db3e <USBD_MSC_Setup+0x18e>
          {
            hmsc->interface = (uint8_t)(req->wValue);
 800db30:	683b      	ldr	r3, [r7, #0]
 800db32:	885b      	ldrh	r3, [r3, #2]
 800db34:	b2db      	uxtb	r3, r3
 800db36:	461a      	mov	r2, r3
 800db38:	693b      	ldr	r3, [r7, #16]
 800db3a:	605a      	str	r2, [r3, #4]
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800db3c:	e027      	b.n	800db8e <USBD_MSC_Setup+0x1de>
            USBD_CtlError(pdev, req);
 800db3e:	6839      	ldr	r1, [r7, #0]
 800db40:	6878      	ldr	r0, [r7, #4]
 800db42:	f003 f82e 	bl	8010ba2 <USBD_CtlError>
            ret = USBD_FAIL;
 800db46:	2303      	movs	r3, #3
 800db48:	75fb      	strb	r3, [r7, #23]
          break;
 800db4a:	e020      	b.n	800db8e <USBD_MSC_Setup+0x1de>

        case USB_REQ_CLEAR_FEATURE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800db4c:	687b      	ldr	r3, [r7, #4]
 800db4e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800db52:	b2db      	uxtb	r3, r3
 800db54:	2b03      	cmp	r3, #3
 800db56:	d119      	bne.n	800db8c <USBD_MSC_Setup+0x1dc>
          {
            if (req->wValue == USB_FEATURE_EP_HALT)
 800db58:	683b      	ldr	r3, [r7, #0]
 800db5a:	885b      	ldrh	r3, [r3, #2]
 800db5c:	2b00      	cmp	r3, #0
 800db5e:	d115      	bne.n	800db8c <USBD_MSC_Setup+0x1dc>
            {
              /* Flush the FIFO */
              (void)USBD_LL_FlushEP(pdev, (uint8_t)req->wIndex);
 800db60:	683b      	ldr	r3, [r7, #0]
 800db62:	889b      	ldrh	r3, [r3, #4]
 800db64:	b2db      	uxtb	r3, r3
 800db66:	4619      	mov	r1, r3
 800db68:	6878      	ldr	r0, [r7, #4]
 800db6a:	f009 fe5d 	bl	8017828 <USBD_LL_FlushEP>

              /* Handle BOT error */
              MSC_BOT_CplClrFeature(pdev, (uint8_t)req->wIndex);
 800db6e:	683b      	ldr	r3, [r7, #0]
 800db70:	889b      	ldrh	r3, [r3, #4]
 800db72:	b2db      	uxtb	r3, r3
 800db74:	4619      	mov	r1, r3
 800db76:	6878      	ldr	r0, [r7, #4]
 800db78:	f000 fb2e 	bl	800e1d8 <MSC_BOT_CplClrFeature>
            }
          }
          break;
 800db7c:	e006      	b.n	800db8c <USBD_MSC_Setup+0x1dc>

        default:
          USBD_CtlError(pdev, req);
 800db7e:	6839      	ldr	r1, [r7, #0]
 800db80:	6878      	ldr	r0, [r7, #4]
 800db82:	f003 f80e 	bl	8010ba2 <USBD_CtlError>
          ret = USBD_FAIL;
 800db86:	2303      	movs	r3, #3
 800db88:	75fb      	strb	r3, [r7, #23]
          break;
 800db8a:	e000      	b.n	800db8e <USBD_MSC_Setup+0x1de>
          break;
 800db8c:	bf00      	nop
      }
      break;
 800db8e:	e006      	b.n	800db9e <USBD_MSC_Setup+0x1ee>

    default:
      USBD_CtlError(pdev, req);
 800db90:	6839      	ldr	r1, [r7, #0]
 800db92:	6878      	ldr	r0, [r7, #4]
 800db94:	f003 f805 	bl	8010ba2 <USBD_CtlError>
      ret = USBD_FAIL;
 800db98:	2303      	movs	r3, #3
 800db9a:	75fb      	strb	r3, [r7, #23]
      break;
 800db9c:	bf00      	nop
  }

  return (uint8_t)ret;
 800db9e:	7dfb      	ldrb	r3, [r7, #23]
}
 800dba0:	4618      	mov	r0, r3
 800dba2:	3718      	adds	r7, #24
 800dba4:	46bd      	mov	sp, r7
 800dba6:	bd80      	pop	{r7, pc}

0800dba8 <USBD_MSC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
uint8_t USBD_MSC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800dba8:	b580      	push	{r7, lr}
 800dbaa:	b082      	sub	sp, #8
 800dbac:	af00      	add	r7, sp, #0
 800dbae:	6078      	str	r0, [r7, #4]
 800dbb0:	460b      	mov	r3, r1
 800dbb2:	70fb      	strb	r3, [r7, #3]
  MSC_BOT_DataIn(pdev, epnum);
 800dbb4:	78fb      	ldrb	r3, [r7, #3]
 800dbb6:	4619      	mov	r1, r3
 800dbb8:	6878      	ldr	r0, [r7, #4]
 800dbba:	f000 f959 	bl	800de70 <MSC_BOT_DataIn>

  return (uint8_t)USBD_OK;
 800dbbe:	2300      	movs	r3, #0
}
 800dbc0:	4618      	mov	r0, r3
 800dbc2:	3708      	adds	r7, #8
 800dbc4:	46bd      	mov	sp, r7
 800dbc6:	bd80      	pop	{r7, pc}

0800dbc8 <USBD_MSC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
uint8_t USBD_MSC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800dbc8:	b580      	push	{r7, lr}
 800dbca:	b082      	sub	sp, #8
 800dbcc:	af00      	add	r7, sp, #0
 800dbce:	6078      	str	r0, [r7, #4]
 800dbd0:	460b      	mov	r3, r1
 800dbd2:	70fb      	strb	r3, [r7, #3]
  MSC_BOT_DataOut(pdev, epnum);
 800dbd4:	78fb      	ldrb	r3, [r7, #3]
 800dbd6:	4619      	mov	r1, r3
 800dbd8:	6878      	ldr	r0, [r7, #4]
 800dbda:	f000 f983 	bl	800dee4 <MSC_BOT_DataOut>

  return (uint8_t)USBD_OK;
 800dbde:	2300      	movs	r3, #0
}
 800dbe0:	4618      	mov	r0, r3
 800dbe2:	3708      	adds	r7, #8
 800dbe4:	46bd      	mov	sp, r7
 800dbe6:	bd80      	pop	{r7, pc}

0800dbe8 <USBD_MSC_GetHSCfgDesc>:
  *         return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_MSC_GetHSCfgDesc(uint16_t *length)
{
 800dbe8:	b580      	push	{r7, lr}
 800dbea:	b084      	sub	sp, #16
 800dbec:	af00      	add	r7, sp, #0
 800dbee:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_MSC_CfgDesc, MSC_EPIN_ADDR);
 800dbf0:	2181      	movs	r1, #129	; 0x81
 800dbf2:	4812      	ldr	r0, [pc, #72]	; (800dc3c <USBD_MSC_GetHSCfgDesc+0x54>)
 800dbf4:	f002 f972 	bl	800fedc <USBD_GetEpDesc>
 800dbf8:	60f8      	str	r0, [r7, #12]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_MSC_CfgDesc, MSC_EPOUT_ADDR);
 800dbfa:	2101      	movs	r1, #1
 800dbfc:	480f      	ldr	r0, [pc, #60]	; (800dc3c <USBD_MSC_GetHSCfgDesc+0x54>)
 800dbfe:	f002 f96d 	bl	800fedc <USBD_GetEpDesc>
 800dc02:	60b8      	str	r0, [r7, #8]

  if (pEpInDesc != NULL)
 800dc04:	68fb      	ldr	r3, [r7, #12]
 800dc06:	2b00      	cmp	r3, #0
 800dc08:	d006      	beq.n	800dc18 <USBD_MSC_GetHSCfgDesc+0x30>
  {
    pEpInDesc->wMaxPacketSize = MSC_MAX_HS_PACKET;
 800dc0a:	68fb      	ldr	r3, [r7, #12]
 800dc0c:	2200      	movs	r2, #0
 800dc0e:	711a      	strb	r2, [r3, #4]
 800dc10:	2200      	movs	r2, #0
 800dc12:	f042 0202 	orr.w	r2, r2, #2
 800dc16:	715a      	strb	r2, [r3, #5]
  }

  if (pEpOutDesc != NULL)
 800dc18:	68bb      	ldr	r3, [r7, #8]
 800dc1a:	2b00      	cmp	r3, #0
 800dc1c:	d006      	beq.n	800dc2c <USBD_MSC_GetHSCfgDesc+0x44>
  {
    pEpOutDesc->wMaxPacketSize = MSC_MAX_HS_PACKET;
 800dc1e:	68bb      	ldr	r3, [r7, #8]
 800dc20:	2200      	movs	r2, #0
 800dc22:	711a      	strb	r2, [r3, #4]
 800dc24:	2200      	movs	r2, #0
 800dc26:	f042 0202 	orr.w	r2, r2, #2
 800dc2a:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_MSC_CfgDesc);
 800dc2c:	687b      	ldr	r3, [r7, #4]
 800dc2e:	2220      	movs	r2, #32
 800dc30:	801a      	strh	r2, [r3, #0]
  return USBD_MSC_CfgDesc;
 800dc32:	4b02      	ldr	r3, [pc, #8]	; (800dc3c <USBD_MSC_GetHSCfgDesc+0x54>)
}
 800dc34:	4618      	mov	r0, r3
 800dc36:	3710      	adds	r7, #16
 800dc38:	46bd      	mov	sp, r7
 800dc3a:	bd80      	pop	{r7, pc}
 800dc3c:	2000004c 	.word	0x2000004c

0800dc40 <USBD_MSC_GetFSCfgDesc>:
  *         return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_MSC_GetFSCfgDesc(uint16_t *length)
{
 800dc40:	b580      	push	{r7, lr}
 800dc42:	b084      	sub	sp, #16
 800dc44:	af00      	add	r7, sp, #0
 800dc46:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_MSC_CfgDesc, MSC_EPIN_ADDR);
 800dc48:	2181      	movs	r1, #129	; 0x81
 800dc4a:	4812      	ldr	r0, [pc, #72]	; (800dc94 <USBD_MSC_GetFSCfgDesc+0x54>)
 800dc4c:	f002 f946 	bl	800fedc <USBD_GetEpDesc>
 800dc50:	60f8      	str	r0, [r7, #12]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_MSC_CfgDesc, MSC_EPOUT_ADDR);
 800dc52:	2101      	movs	r1, #1
 800dc54:	480f      	ldr	r0, [pc, #60]	; (800dc94 <USBD_MSC_GetFSCfgDesc+0x54>)
 800dc56:	f002 f941 	bl	800fedc <USBD_GetEpDesc>
 800dc5a:	60b8      	str	r0, [r7, #8]

  if (pEpInDesc != NULL)
 800dc5c:	68fb      	ldr	r3, [r7, #12]
 800dc5e:	2b00      	cmp	r3, #0
 800dc60:	d006      	beq.n	800dc70 <USBD_MSC_GetFSCfgDesc+0x30>
  {
    pEpInDesc->wMaxPacketSize = MSC_MAX_FS_PACKET;
 800dc62:	68fb      	ldr	r3, [r7, #12]
 800dc64:	2200      	movs	r2, #0
 800dc66:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800dc6a:	711a      	strb	r2, [r3, #4]
 800dc6c:	2200      	movs	r2, #0
 800dc6e:	715a      	strb	r2, [r3, #5]
  }

  if (pEpOutDesc != NULL)
 800dc70:	68bb      	ldr	r3, [r7, #8]
 800dc72:	2b00      	cmp	r3, #0
 800dc74:	d006      	beq.n	800dc84 <USBD_MSC_GetFSCfgDesc+0x44>
  {
    pEpOutDesc->wMaxPacketSize = MSC_MAX_FS_PACKET;
 800dc76:	68bb      	ldr	r3, [r7, #8]
 800dc78:	2200      	movs	r2, #0
 800dc7a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800dc7e:	711a      	strb	r2, [r3, #4]
 800dc80:	2200      	movs	r2, #0
 800dc82:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_MSC_CfgDesc);
 800dc84:	687b      	ldr	r3, [r7, #4]
 800dc86:	2220      	movs	r2, #32
 800dc88:	801a      	strh	r2, [r3, #0]
  return USBD_MSC_CfgDesc;
 800dc8a:	4b02      	ldr	r3, [pc, #8]	; (800dc94 <USBD_MSC_GetFSCfgDesc+0x54>)
}
 800dc8c:	4618      	mov	r0, r3
 800dc8e:	3710      	adds	r7, #16
 800dc90:	46bd      	mov	sp, r7
 800dc92:	bd80      	pop	{r7, pc}
 800dc94:	2000004c 	.word	0x2000004c

0800dc98 <USBD_MSC_GetOtherSpeedCfgDesc>:
  *         return other speed configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_MSC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800dc98:	b580      	push	{r7, lr}
 800dc9a:	b084      	sub	sp, #16
 800dc9c:	af00      	add	r7, sp, #0
 800dc9e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_MSC_CfgDesc, MSC_EPIN_ADDR);
 800dca0:	2181      	movs	r1, #129	; 0x81
 800dca2:	4812      	ldr	r0, [pc, #72]	; (800dcec <USBD_MSC_GetOtherSpeedCfgDesc+0x54>)
 800dca4:	f002 f91a 	bl	800fedc <USBD_GetEpDesc>
 800dca8:	60f8      	str	r0, [r7, #12]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_MSC_CfgDesc, MSC_EPOUT_ADDR);
 800dcaa:	2101      	movs	r1, #1
 800dcac:	480f      	ldr	r0, [pc, #60]	; (800dcec <USBD_MSC_GetOtherSpeedCfgDesc+0x54>)
 800dcae:	f002 f915 	bl	800fedc <USBD_GetEpDesc>
 800dcb2:	60b8      	str	r0, [r7, #8]

  if (pEpInDesc != NULL)
 800dcb4:	68fb      	ldr	r3, [r7, #12]
 800dcb6:	2b00      	cmp	r3, #0
 800dcb8:	d006      	beq.n	800dcc8 <USBD_MSC_GetOtherSpeedCfgDesc+0x30>
  {
    pEpInDesc->wMaxPacketSize = MSC_MAX_FS_PACKET;
 800dcba:	68fb      	ldr	r3, [r7, #12]
 800dcbc:	2200      	movs	r2, #0
 800dcbe:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800dcc2:	711a      	strb	r2, [r3, #4]
 800dcc4:	2200      	movs	r2, #0
 800dcc6:	715a      	strb	r2, [r3, #5]
  }

  if (pEpOutDesc != NULL)
 800dcc8:	68bb      	ldr	r3, [r7, #8]
 800dcca:	2b00      	cmp	r3, #0
 800dccc:	d006      	beq.n	800dcdc <USBD_MSC_GetOtherSpeedCfgDesc+0x44>
  {
    pEpOutDesc->wMaxPacketSize = MSC_MAX_FS_PACKET;
 800dcce:	68bb      	ldr	r3, [r7, #8]
 800dcd0:	2200      	movs	r2, #0
 800dcd2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800dcd6:	711a      	strb	r2, [r3, #4]
 800dcd8:	2200      	movs	r2, #0
 800dcda:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_MSC_CfgDesc);
 800dcdc:	687b      	ldr	r3, [r7, #4]
 800dcde:	2220      	movs	r2, #32
 800dce0:	801a      	strh	r2, [r3, #0]
  return USBD_MSC_CfgDesc;
 800dce2:	4b02      	ldr	r3, [pc, #8]	; (800dcec <USBD_MSC_GetOtherSpeedCfgDesc+0x54>)
}
 800dce4:	4618      	mov	r0, r3
 800dce6:	3710      	adds	r7, #16
 800dce8:	46bd      	mov	sp, r7
 800dcea:	bd80      	pop	{r7, pc}
 800dcec:	2000004c 	.word	0x2000004c

0800dcf0 <USBD_MSC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_MSC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800dcf0:	b480      	push	{r7}
 800dcf2:	b083      	sub	sp, #12
 800dcf4:	af00      	add	r7, sp, #0
 800dcf6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_MSC_DeviceQualifierDesc);
 800dcf8:	687b      	ldr	r3, [r7, #4]
 800dcfa:	220a      	movs	r2, #10
 800dcfc:	801a      	strh	r2, [r3, #0]

  return USBD_MSC_DeviceQualifierDesc;
 800dcfe:	4b03      	ldr	r3, [pc, #12]	; (800dd0c <USBD_MSC_GetDeviceQualifierDescriptor+0x1c>)
}
 800dd00:	4618      	mov	r0, r3
 800dd02:	370c      	adds	r7, #12
 800dd04:	46bd      	mov	sp, r7
 800dd06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd0a:	4770      	bx	lr
 800dd0c:	2000006c 	.word	0x2000006c

0800dd10 <USBD_MSC_RegisterStorage>:
  * @brief  USBD_MSC_RegisterStorage
  * @param  fops: storage callback
  * @retval status
  */
uint8_t USBD_MSC_RegisterStorage(USBD_HandleTypeDef *pdev, USBD_StorageTypeDef *fops)
{
 800dd10:	b480      	push	{r7}
 800dd12:	b083      	sub	sp, #12
 800dd14:	af00      	add	r7, sp, #0
 800dd16:	6078      	str	r0, [r7, #4]
 800dd18:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800dd1a:	683b      	ldr	r3, [r7, #0]
 800dd1c:	2b00      	cmp	r3, #0
 800dd1e:	d101      	bne.n	800dd24 <USBD_MSC_RegisterStorage+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800dd20:	2303      	movs	r3, #3
 800dd22:	e009      	b.n	800dd38 <USBD_MSC_RegisterStorage+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 800dd24:	687b      	ldr	r3, [r7, #4]
 800dd26:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800dd2a:	687a      	ldr	r2, [r7, #4]
 800dd2c:	33b0      	adds	r3, #176	; 0xb0
 800dd2e:	009b      	lsls	r3, r3, #2
 800dd30:	4413      	add	r3, r2
 800dd32:	683a      	ldr	r2, [r7, #0]
 800dd34:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800dd36:	2300      	movs	r3, #0
}
 800dd38:	4618      	mov	r0, r3
 800dd3a:	370c      	adds	r7, #12
 800dd3c:	46bd      	mov	sp, r7
 800dd3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd42:	4770      	bx	lr

0800dd44 <MSC_BOT_Init>:
  *         Initialize the BOT Process
  * @param  pdev: device instance
  * @retval None
  */
void MSC_BOT_Init(USBD_HandleTypeDef *pdev)
{
 800dd44:	b580      	push	{r7, lr}
 800dd46:	b084      	sub	sp, #16
 800dd48:	af00      	add	r7, sp, #0
 800dd4a:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800dd4c:	687b      	ldr	r3, [r7, #4]
 800dd4e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800dd52:	687b      	ldr	r3, [r7, #4]
 800dd54:	32b0      	adds	r2, #176	; 0xb0
 800dd56:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800dd5a:	60fb      	str	r3, [r7, #12]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 800dd5c:	68fb      	ldr	r3, [r7, #12]
 800dd5e:	2b00      	cmp	r3, #0
 800dd60:	d032      	beq.n	800ddc8 <MSC_BOT_Init+0x84>
  {
    return;
  }

  hmsc->bot_state = USBD_BOT_IDLE;
 800dd62:	68fb      	ldr	r3, [r7, #12]
 800dd64:	2200      	movs	r2, #0
 800dd66:	721a      	strb	r2, [r3, #8]
  hmsc->bot_status = USBD_BOT_STATUS_NORMAL;
 800dd68:	68fb      	ldr	r3, [r7, #12]
 800dd6a:	2200      	movs	r2, #0
 800dd6c:	725a      	strb	r2, [r3, #9]

  hmsc->scsi_sense_tail = 0U;
 800dd6e:	68fb      	ldr	r3, [r7, #12]
 800dd70:	2200      	movs	r2, #0
 800dd72:	f883 2261 	strb.w	r2, [r3, #609]	; 0x261
  hmsc->scsi_sense_head = 0U;
 800dd76:	68fb      	ldr	r3, [r7, #12]
 800dd78:	2200      	movs	r2, #0
 800dd7a:	f883 2260 	strb.w	r2, [r3, #608]	; 0x260
  hmsc->scsi_medium_state = SCSI_MEDIUM_UNLOCKED;
 800dd7e:	68fb      	ldr	r3, [r7, #12]
 800dd80:	2200      	movs	r2, #0
 800dd82:	f883 2262 	strb.w	r2, [r3, #610]	; 0x262

  ((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->Init(0U);
 800dd86:	687b      	ldr	r3, [r7, #4]
 800dd88:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800dd8c:	687a      	ldr	r2, [r7, #4]
 800dd8e:	33b0      	adds	r3, #176	; 0xb0
 800dd90:	009b      	lsls	r3, r3, #2
 800dd92:	4413      	add	r3, r2
 800dd94:	685b      	ldr	r3, [r3, #4]
 800dd96:	681b      	ldr	r3, [r3, #0]
 800dd98:	2000      	movs	r0, #0
 800dd9a:	4798      	blx	r3

  (void)USBD_LL_FlushEP(pdev, MSCOutEpAdd);
 800dd9c:	4b0c      	ldr	r3, [pc, #48]	; (800ddd0 <MSC_BOT_Init+0x8c>)
 800dd9e:	781b      	ldrb	r3, [r3, #0]
 800dda0:	4619      	mov	r1, r3
 800dda2:	6878      	ldr	r0, [r7, #4]
 800dda4:	f009 fd40 	bl	8017828 <USBD_LL_FlushEP>
  (void)USBD_LL_FlushEP(pdev, MSCInEpAdd);
 800dda8:	4b0a      	ldr	r3, [pc, #40]	; (800ddd4 <MSC_BOT_Init+0x90>)
 800ddaa:	781b      	ldrb	r3, [r3, #0]
 800ddac:	4619      	mov	r1, r3
 800ddae:	6878      	ldr	r0, [r7, #4]
 800ddb0:	f009 fd3a 	bl	8017828 <USBD_LL_FlushEP>

  /* Prepare EP to Receive First BOT Cmd */
  (void)USBD_LL_PrepareReceive(pdev, MSCOutEpAdd, (uint8_t *)&hmsc->cbw,
 800ddb4:	4b06      	ldr	r3, [pc, #24]	; (800ddd0 <MSC_BOT_Init+0x8c>)
 800ddb6:	7819      	ldrb	r1, [r3, #0]
 800ddb8:	68fb      	ldr	r3, [r7, #12]
 800ddba:	f503 7204 	add.w	r2, r3, #528	; 0x210
 800ddbe:	231f      	movs	r3, #31
 800ddc0:	6878      	ldr	r0, [r7, #4]
 800ddc2:	f009 fdfa 	bl	80179ba <USBD_LL_PrepareReceive>
 800ddc6:	e000      	b.n	800ddca <MSC_BOT_Init+0x86>
    return;
 800ddc8:	bf00      	nop
                               USBD_BOT_CBW_LENGTH);
}
 800ddca:	3710      	adds	r7, #16
 800ddcc:	46bd      	mov	sp, r7
 800ddce:	bd80      	pop	{r7, pc}
 800ddd0:	20000077 	.word	0x20000077
 800ddd4:	20000076 	.word	0x20000076

0800ddd8 <MSC_BOT_Reset>:
  *         Reset the BOT Machine
  * @param  pdev: device instance
  * @retval  None
  */
void MSC_BOT_Reset(USBD_HandleTypeDef *pdev)
{
 800ddd8:	b580      	push	{r7, lr}
 800ddda:	b084      	sub	sp, #16
 800dddc:	af00      	add	r7, sp, #0
 800ddde:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800dde0:	687b      	ldr	r3, [r7, #4]
 800dde2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800dde6:	687b      	ldr	r3, [r7, #4]
 800dde8:	32b0      	adds	r2, #176	; 0xb0
 800ddea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ddee:	60fb      	str	r3, [r7, #12]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 800ddf0:	68fb      	ldr	r3, [r7, #12]
 800ddf2:	2b00      	cmp	r3, #0
 800ddf4:	d01b      	beq.n	800de2e <MSC_BOT_Reset+0x56>
  {
    return;
  }

  hmsc->bot_state  = USBD_BOT_IDLE;
 800ddf6:	68fb      	ldr	r3, [r7, #12]
 800ddf8:	2200      	movs	r2, #0
 800ddfa:	721a      	strb	r2, [r3, #8]
  hmsc->bot_status = USBD_BOT_STATUS_RECOVERY;
 800ddfc:	68fb      	ldr	r3, [r7, #12]
 800ddfe:	2201      	movs	r2, #1
 800de00:	725a      	strb	r2, [r3, #9]

  (void)USBD_LL_ClearStallEP(pdev, MSCInEpAdd);
 800de02:	4b0d      	ldr	r3, [pc, #52]	; (800de38 <MSC_BOT_Reset+0x60>)
 800de04:	781b      	ldrb	r3, [r3, #0]
 800de06:	4619      	mov	r1, r3
 800de08:	6878      	ldr	r0, [r7, #4]
 800de0a:	f009 fd4b 	bl	80178a4 <USBD_LL_ClearStallEP>
  (void)USBD_LL_ClearStallEP(pdev, MSCOutEpAdd);
 800de0e:	4b0b      	ldr	r3, [pc, #44]	; (800de3c <MSC_BOT_Reset+0x64>)
 800de10:	781b      	ldrb	r3, [r3, #0]
 800de12:	4619      	mov	r1, r3
 800de14:	6878      	ldr	r0, [r7, #4]
 800de16:	f009 fd45 	bl	80178a4 <USBD_LL_ClearStallEP>

  /* Prepare EP to Receive First BOT Cmd */
  (void)USBD_LL_PrepareReceive(pdev, MSCOutEpAdd, (uint8_t *)&hmsc->cbw,
 800de1a:	4b08      	ldr	r3, [pc, #32]	; (800de3c <MSC_BOT_Reset+0x64>)
 800de1c:	7819      	ldrb	r1, [r3, #0]
 800de1e:	68fb      	ldr	r3, [r7, #12]
 800de20:	f503 7204 	add.w	r2, r3, #528	; 0x210
 800de24:	231f      	movs	r3, #31
 800de26:	6878      	ldr	r0, [r7, #4]
 800de28:	f009 fdc7 	bl	80179ba <USBD_LL_PrepareReceive>
 800de2c:	e000      	b.n	800de30 <MSC_BOT_Reset+0x58>
    return;
 800de2e:	bf00      	nop
                               USBD_BOT_CBW_LENGTH);
}
 800de30:	3710      	adds	r7, #16
 800de32:	46bd      	mov	sp, r7
 800de34:	bd80      	pop	{r7, pc}
 800de36:	bf00      	nop
 800de38:	20000076 	.word	0x20000076
 800de3c:	20000077 	.word	0x20000077

0800de40 <MSC_BOT_DeInit>:
  *         DeInitialize the BOT Machine
  * @param  pdev: device instance
  * @retval None
  */
void MSC_BOT_DeInit(USBD_HandleTypeDef  *pdev)
{
 800de40:	b480      	push	{r7}
 800de42:	b085      	sub	sp, #20
 800de44:	af00      	add	r7, sp, #0
 800de46:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800de48:	687b      	ldr	r3, [r7, #4]
 800de4a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800de4e:	687b      	ldr	r3, [r7, #4]
 800de50:	32b0      	adds	r2, #176	; 0xb0
 800de52:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800de56:	60fb      	str	r3, [r7, #12]

  if (hmsc != NULL)
 800de58:	68fb      	ldr	r3, [r7, #12]
 800de5a:	2b00      	cmp	r3, #0
 800de5c:	d002      	beq.n	800de64 <MSC_BOT_DeInit+0x24>
  {
    hmsc->bot_state = USBD_BOT_IDLE;
 800de5e:	68fb      	ldr	r3, [r7, #12]
 800de60:	2200      	movs	r2, #0
 800de62:	721a      	strb	r2, [r3, #8]
  }
}
 800de64:	bf00      	nop
 800de66:	3714      	adds	r7, #20
 800de68:	46bd      	mov	sp, r7
 800de6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de6e:	4770      	bx	lr

0800de70 <MSC_BOT_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval None
  */
void MSC_BOT_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800de70:	b580      	push	{r7, lr}
 800de72:	b084      	sub	sp, #16
 800de74:	af00      	add	r7, sp, #0
 800de76:	6078      	str	r0, [r7, #4]
 800de78:	460b      	mov	r3, r1
 800de7a:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800de7c:	687b      	ldr	r3, [r7, #4]
 800de7e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800de82:	687b      	ldr	r3, [r7, #4]
 800de84:	32b0      	adds	r2, #176	; 0xb0
 800de86:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800de8a:	60fb      	str	r3, [r7, #12]

  if (hmsc == NULL)
 800de8c:	68fb      	ldr	r3, [r7, #12]
 800de8e:	2b00      	cmp	r3, #0
 800de90:	d020      	beq.n	800ded4 <MSC_BOT_DataIn+0x64>
  {
    return;
  }

  switch (hmsc->bot_state)
 800de92:	68fb      	ldr	r3, [r7, #12]
 800de94:	7a1b      	ldrb	r3, [r3, #8]
 800de96:	2b02      	cmp	r3, #2
 800de98:	d005      	beq.n	800dea6 <MSC_BOT_DataIn+0x36>
 800de9a:	2b02      	cmp	r3, #2
 800de9c:	db1c      	blt.n	800ded8 <MSC_BOT_DataIn+0x68>
 800de9e:	3b03      	subs	r3, #3
 800dea0:	2b01      	cmp	r3, #1
 800dea2:	d819      	bhi.n	800ded8 <MSC_BOT_DataIn+0x68>
 800dea4:	e011      	b.n	800deca <MSC_BOT_DataIn+0x5a>
  {
    case USBD_BOT_DATA_IN:
      if (SCSI_ProcessCmd(pdev, hmsc->cbw.bLUN, &hmsc->cbw.CB[0]) < 0)
 800dea6:	68fb      	ldr	r3, [r7, #12]
 800dea8:	f893 121d 	ldrb.w	r1, [r3, #541]	; 0x21d
 800deac:	68fb      	ldr	r3, [r7, #12]
 800deae:	f203 231f 	addw	r3, r3, #543	; 0x21f
 800deb2:	461a      	mov	r2, r3
 800deb4:	6878      	ldr	r0, [r7, #4]
 800deb6:	f000 f9c9 	bl	800e24c <SCSI_ProcessCmd>
 800deba:	4603      	mov	r3, r0
 800debc:	2b00      	cmp	r3, #0
 800debe:	da0d      	bge.n	800dedc <MSC_BOT_DataIn+0x6c>
      {
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
 800dec0:	2101      	movs	r1, #1
 800dec2:	6878      	ldr	r0, [r7, #4]
 800dec4:	f000 f90c 	bl	800e0e0 <MSC_BOT_SendCSW>
      }
      break;
 800dec8:	e008      	b.n	800dedc <MSC_BOT_DataIn+0x6c>

    case USBD_BOT_SEND_DATA:
    case USBD_BOT_LAST_DATA_IN:
      MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_PASSED);
 800deca:	2100      	movs	r1, #0
 800decc:	6878      	ldr	r0, [r7, #4]
 800dece:	f000 f907 	bl	800e0e0 <MSC_BOT_SendCSW>
      break;
 800ded2:	e004      	b.n	800dede <MSC_BOT_DataIn+0x6e>
    return;
 800ded4:	bf00      	nop
 800ded6:	e002      	b.n	800dede <MSC_BOT_DataIn+0x6e>

    default:
      break;
 800ded8:	bf00      	nop
 800deda:	e000      	b.n	800dede <MSC_BOT_DataIn+0x6e>
      break;
 800dedc:	bf00      	nop
  }
}
 800dede:	3710      	adds	r7, #16
 800dee0:	46bd      	mov	sp, r7
 800dee2:	bd80      	pop	{r7, pc}

0800dee4 <MSC_BOT_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval None
  */
void MSC_BOT_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800dee4:	b580      	push	{r7, lr}
 800dee6:	b084      	sub	sp, #16
 800dee8:	af00      	add	r7, sp, #0
 800deea:	6078      	str	r0, [r7, #4]
 800deec:	460b      	mov	r3, r1
 800deee:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800def0:	687b      	ldr	r3, [r7, #4]
 800def2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800def6:	687b      	ldr	r3, [r7, #4]
 800def8:	32b0      	adds	r2, #176	; 0xb0
 800defa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800defe:	60fb      	str	r3, [r7, #12]

  if (hmsc == NULL)
 800df00:	68fb      	ldr	r3, [r7, #12]
 800df02:	2b00      	cmp	r3, #0
 800df04:	d01c      	beq.n	800df40 <MSC_BOT_DataOut+0x5c>
  {
    return;
  }

  switch (hmsc->bot_state)
 800df06:	68fb      	ldr	r3, [r7, #12]
 800df08:	7a1b      	ldrb	r3, [r3, #8]
 800df0a:	2b00      	cmp	r3, #0
 800df0c:	d002      	beq.n	800df14 <MSC_BOT_DataOut+0x30>
 800df0e:	2b01      	cmp	r3, #1
 800df10:	d004      	beq.n	800df1c <MSC_BOT_DataOut+0x38>
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
      }
      break;

    default:
      break;
 800df12:	e018      	b.n	800df46 <MSC_BOT_DataOut+0x62>
      MSC_BOT_CBW_Decode(pdev);
 800df14:	6878      	ldr	r0, [r7, #4]
 800df16:	f000 f819 	bl	800df4c <MSC_BOT_CBW_Decode>
      break;
 800df1a:	e014      	b.n	800df46 <MSC_BOT_DataOut+0x62>
      if (SCSI_ProcessCmd(pdev, hmsc->cbw.bLUN, &hmsc->cbw.CB[0]) < 0)
 800df1c:	68fb      	ldr	r3, [r7, #12]
 800df1e:	f893 121d 	ldrb.w	r1, [r3, #541]	; 0x21d
 800df22:	68fb      	ldr	r3, [r7, #12]
 800df24:	f203 231f 	addw	r3, r3, #543	; 0x21f
 800df28:	461a      	mov	r2, r3
 800df2a:	6878      	ldr	r0, [r7, #4]
 800df2c:	f000 f98e 	bl	800e24c <SCSI_ProcessCmd>
 800df30:	4603      	mov	r3, r0
 800df32:	2b00      	cmp	r3, #0
 800df34:	da06      	bge.n	800df44 <MSC_BOT_DataOut+0x60>
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
 800df36:	2101      	movs	r1, #1
 800df38:	6878      	ldr	r0, [r7, #4]
 800df3a:	f000 f8d1 	bl	800e0e0 <MSC_BOT_SendCSW>
      break;
 800df3e:	e001      	b.n	800df44 <MSC_BOT_DataOut+0x60>
    return;
 800df40:	bf00      	nop
 800df42:	e000      	b.n	800df46 <MSC_BOT_DataOut+0x62>
      break;
 800df44:	bf00      	nop
  }
}
 800df46:	3710      	adds	r7, #16
 800df48:	46bd      	mov	sp, r7
 800df4a:	bd80      	pop	{r7, pc}

0800df4c <MSC_BOT_CBW_Decode>:
  *         Decode the CBW command and set the BOT state machine accordingly
  * @param  pdev: device instance
  * @retval None
  */
static void  MSC_BOT_CBW_Decode(USBD_HandleTypeDef *pdev)
{
 800df4c:	b580      	push	{r7, lr}
 800df4e:	b084      	sub	sp, #16
 800df50:	af00      	add	r7, sp, #0
 800df52:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800df54:	687b      	ldr	r3, [r7, #4]
 800df56:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800df5a:	687b      	ldr	r3, [r7, #4]
 800df5c:	32b0      	adds	r2, #176	; 0xb0
 800df5e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800df62:	60fb      	str	r3, [r7, #12]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 800df64:	68fb      	ldr	r3, [r7, #12]
 800df66:	2b00      	cmp	r3, #0
 800df68:	d079      	beq.n	800e05e <MSC_BOT_CBW_Decode+0x112>
  {
    return;
  }

  hmsc->csw.dTag = hmsc->cbw.dTag;
 800df6a:	68fb      	ldr	r3, [r7, #12]
 800df6c:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 800df70:	68fb      	ldr	r3, [r7, #12]
 800df72:	f8c3 2234 	str.w	r2, [r3, #564]	; 0x234
  hmsc->csw.dDataResidue = hmsc->cbw.dDataLength;
 800df76:	68fb      	ldr	r3, [r7, #12]
 800df78:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
 800df7c:	68fb      	ldr	r3, [r7, #12]
 800df7e:	f8c3 2238 	str.w	r2, [r3, #568]	; 0x238

  if ((USBD_LL_GetRxDataSize(pdev, MSCOutEpAdd) != USBD_BOT_CBW_LENGTH) ||
 800df82:	4b3a      	ldr	r3, [pc, #232]	; (800e06c <MSC_BOT_CBW_Decode+0x120>)
 800df84:	781b      	ldrb	r3, [r3, #0]
 800df86:	4619      	mov	r1, r3
 800df88:	6878      	ldr	r0, [r7, #4]
 800df8a:	f009 fd37 	bl	80179fc <USBD_LL_GetRxDataSize>
 800df8e:	4603      	mov	r3, r0
 800df90:	2b1f      	cmp	r3, #31
 800df92:	d114      	bne.n	800dfbe <MSC_BOT_CBW_Decode+0x72>
      (hmsc->cbw.dSignature != USBD_BOT_CBW_SIGNATURE) ||
 800df94:	68fb      	ldr	r3, [r7, #12]
 800df96:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
  if ((USBD_LL_GetRxDataSize(pdev, MSCOutEpAdd) != USBD_BOT_CBW_LENGTH) ||
 800df9a:	4a35      	ldr	r2, [pc, #212]	; (800e070 <MSC_BOT_CBW_Decode+0x124>)
 800df9c:	4293      	cmp	r3, r2
 800df9e:	d10e      	bne.n	800dfbe <MSC_BOT_CBW_Decode+0x72>
      (hmsc->cbw.bLUN > 1U) || (hmsc->cbw.bCBLength < 1U) ||
 800dfa0:	68fb      	ldr	r3, [r7, #12]
 800dfa2:	f893 321d 	ldrb.w	r3, [r3, #541]	; 0x21d
      (hmsc->cbw.dSignature != USBD_BOT_CBW_SIGNATURE) ||
 800dfa6:	2b01      	cmp	r3, #1
 800dfa8:	d809      	bhi.n	800dfbe <MSC_BOT_CBW_Decode+0x72>
      (hmsc->cbw.bLUN > 1U) || (hmsc->cbw.bCBLength < 1U) ||
 800dfaa:	68fb      	ldr	r3, [r7, #12]
 800dfac:	f893 321e 	ldrb.w	r3, [r3, #542]	; 0x21e
 800dfb0:	2b00      	cmp	r3, #0
 800dfb2:	d004      	beq.n	800dfbe <MSC_BOT_CBW_Decode+0x72>
      (hmsc->cbw.bCBLength > 16U))
 800dfb4:	68fb      	ldr	r3, [r7, #12]
 800dfb6:	f893 321e 	ldrb.w	r3, [r3, #542]	; 0x21e
      (hmsc->cbw.bLUN > 1U) || (hmsc->cbw.bCBLength < 1U) ||
 800dfba:	2b10      	cmp	r3, #16
 800dfbc:	d90e      	bls.n	800dfdc <MSC_BOT_CBW_Decode+0x90>
  {
    SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800dfbe:	68fb      	ldr	r3, [r7, #12]
 800dfc0:	f893 121d 	ldrb.w	r1, [r3, #541]	; 0x21d
 800dfc4:	2320      	movs	r3, #32
 800dfc6:	2205      	movs	r2, #5
 800dfc8:	6878      	ldr	r0, [r7, #4]
 800dfca:	f000 fe28 	bl	800ec1e <SCSI_SenseCode>

    hmsc->bot_status = USBD_BOT_STATUS_ERROR;
 800dfce:	68fb      	ldr	r3, [r7, #12]
 800dfd0:	2202      	movs	r2, #2
 800dfd2:	725a      	strb	r2, [r3, #9]
    MSC_BOT_Abort(pdev);
 800dfd4:	6878      	ldr	r0, [r7, #4]
 800dfd6:	f000 f8bd 	bl	800e154 <MSC_BOT_Abort>
 800dfda:	e043      	b.n	800e064 <MSC_BOT_CBW_Decode+0x118>
  }
  else
  {
    if (SCSI_ProcessCmd(pdev, hmsc->cbw.bLUN, &hmsc->cbw.CB[0]) < 0)
 800dfdc:	68fb      	ldr	r3, [r7, #12]
 800dfde:	f893 121d 	ldrb.w	r1, [r3, #541]	; 0x21d
 800dfe2:	68fb      	ldr	r3, [r7, #12]
 800dfe4:	f203 231f 	addw	r3, r3, #543	; 0x21f
 800dfe8:	461a      	mov	r2, r3
 800dfea:	6878      	ldr	r0, [r7, #4]
 800dfec:	f000 f92e 	bl	800e24c <SCSI_ProcessCmd>
 800dff0:	4603      	mov	r3, r0
 800dff2:	2b00      	cmp	r3, #0
 800dff4:	da0c      	bge.n	800e010 <MSC_BOT_CBW_Decode+0xc4>
    {
      if (hmsc->bot_state == USBD_BOT_NO_DATA)
 800dff6:	68fb      	ldr	r3, [r7, #12]
 800dff8:	7a1b      	ldrb	r3, [r3, #8]
 800dffa:	2b05      	cmp	r3, #5
 800dffc:	d104      	bne.n	800e008 <MSC_BOT_CBW_Decode+0xbc>
      {
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
 800dffe:	2101      	movs	r1, #1
 800e000:	6878      	ldr	r0, [r7, #4]
 800e002:	f000 f86d 	bl	800e0e0 <MSC_BOT_SendCSW>
 800e006:	e02d      	b.n	800e064 <MSC_BOT_CBW_Decode+0x118>
      }
      else
      {
        MSC_BOT_Abort(pdev);
 800e008:	6878      	ldr	r0, [r7, #4]
 800e00a:	f000 f8a3 	bl	800e154 <MSC_BOT_Abort>
 800e00e:	e029      	b.n	800e064 <MSC_BOT_CBW_Decode+0x118>
      }
    }
    /* Burst xfer handled internally */
    else if ((hmsc->bot_state != USBD_BOT_DATA_IN) &&
 800e010:	68fb      	ldr	r3, [r7, #12]
 800e012:	7a1b      	ldrb	r3, [r3, #8]
 800e014:	2b02      	cmp	r3, #2
 800e016:	d024      	beq.n	800e062 <MSC_BOT_CBW_Decode+0x116>
             (hmsc->bot_state != USBD_BOT_DATA_OUT) &&
 800e018:	68fb      	ldr	r3, [r7, #12]
 800e01a:	7a1b      	ldrb	r3, [r3, #8]
    else if ((hmsc->bot_state != USBD_BOT_DATA_IN) &&
 800e01c:	2b01      	cmp	r3, #1
 800e01e:	d020      	beq.n	800e062 <MSC_BOT_CBW_Decode+0x116>
             (hmsc->bot_state != USBD_BOT_LAST_DATA_IN))
 800e020:	68fb      	ldr	r3, [r7, #12]
 800e022:	7a1b      	ldrb	r3, [r3, #8]
             (hmsc->bot_state != USBD_BOT_DATA_OUT) &&
 800e024:	2b03      	cmp	r3, #3
 800e026:	d01c      	beq.n	800e062 <MSC_BOT_CBW_Decode+0x116>
    {
      if (hmsc->bot_data_length > 0U)
 800e028:	68fb      	ldr	r3, [r7, #12]
 800e02a:	68db      	ldr	r3, [r3, #12]
 800e02c:	2b00      	cmp	r3, #0
 800e02e:	d009      	beq.n	800e044 <MSC_BOT_CBW_Decode+0xf8>
      {
        MSC_BOT_SendData(pdev, hmsc->bot_data, hmsc->bot_data_length);
 800e030:	68fb      	ldr	r3, [r7, #12]
 800e032:	f103 0110 	add.w	r1, r3, #16
 800e036:	68fb      	ldr	r3, [r7, #12]
 800e038:	68db      	ldr	r3, [r3, #12]
 800e03a:	461a      	mov	r2, r3
 800e03c:	6878      	ldr	r0, [r7, #4]
 800e03e:	f000 f819 	bl	800e074 <MSC_BOT_SendData>
      if (hmsc->bot_data_length > 0U)
 800e042:	e00f      	b.n	800e064 <MSC_BOT_CBW_Decode+0x118>
      }
      else if (hmsc->bot_data_length == 0U)
 800e044:	68fb      	ldr	r3, [r7, #12]
 800e046:	68db      	ldr	r3, [r3, #12]
 800e048:	2b00      	cmp	r3, #0
 800e04a:	d104      	bne.n	800e056 <MSC_BOT_CBW_Decode+0x10a>
      {
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_PASSED);
 800e04c:	2100      	movs	r1, #0
 800e04e:	6878      	ldr	r0, [r7, #4]
 800e050:	f000 f846 	bl	800e0e0 <MSC_BOT_SendCSW>
      if (hmsc->bot_data_length > 0U)
 800e054:	e006      	b.n	800e064 <MSC_BOT_CBW_Decode+0x118>
      }
      else
      {
        MSC_BOT_Abort(pdev);
 800e056:	6878      	ldr	r0, [r7, #4]
 800e058:	f000 f87c 	bl	800e154 <MSC_BOT_Abort>
      if (hmsc->bot_data_length > 0U)
 800e05c:	e002      	b.n	800e064 <MSC_BOT_CBW_Decode+0x118>
    return;
 800e05e:	bf00      	nop
 800e060:	e000      	b.n	800e064 <MSC_BOT_CBW_Decode+0x118>
      }
    }
    else
    {
      return;
 800e062:	bf00      	nop
    }
  }
}
 800e064:	3710      	adds	r7, #16
 800e066:	46bd      	mov	sp, r7
 800e068:	bd80      	pop	{r7, pc}
 800e06a:	bf00      	nop
 800e06c:	20000077 	.word	0x20000077
 800e070:	43425355 	.word	0x43425355

0800e074 <MSC_BOT_SendData>:
  * @param  buf: pointer to data buffer
  * @param  len: Data Length
  * @retval None
  */
static void  MSC_BOT_SendData(USBD_HandleTypeDef *pdev, uint8_t *pbuf, uint32_t len)
{
 800e074:	b580      	push	{r7, lr}
 800e076:	b086      	sub	sp, #24
 800e078:	af00      	add	r7, sp, #0
 800e07a:	60f8      	str	r0, [r7, #12]
 800e07c:	60b9      	str	r1, [r7, #8]
 800e07e:	607a      	str	r2, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800e080:	68fb      	ldr	r3, [r7, #12]
 800e082:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800e086:	68fb      	ldr	r3, [r7, #12]
 800e088:	32b0      	adds	r2, #176	; 0xb0
 800e08a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e08e:	617b      	str	r3, [r7, #20]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 800e090:	697b      	ldr	r3, [r7, #20]
 800e092:	2b00      	cmp	r3, #0
 800e094:	d01e      	beq.n	800e0d4 <MSC_BOT_SendData+0x60>
  {
    return;
  }

  length = MIN(hmsc->cbw.dDataLength, len);
 800e096:	697b      	ldr	r3, [r7, #20]
 800e098:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 800e09c:	687a      	ldr	r2, [r7, #4]
 800e09e:	4293      	cmp	r3, r2
 800e0a0:	bf28      	it	cs
 800e0a2:	4613      	movcs	r3, r2
 800e0a4:	613b      	str	r3, [r7, #16]

  hmsc->csw.dDataResidue -= len;
 800e0a6:	697b      	ldr	r3, [r7, #20]
 800e0a8:	f8d3 2238 	ldr.w	r2, [r3, #568]	; 0x238
 800e0ac:	687b      	ldr	r3, [r7, #4]
 800e0ae:	1ad2      	subs	r2, r2, r3
 800e0b0:	697b      	ldr	r3, [r7, #20]
 800e0b2:	f8c3 2238 	str.w	r2, [r3, #568]	; 0x238
  hmsc->csw.bStatus = USBD_CSW_CMD_PASSED;
 800e0b6:	697b      	ldr	r3, [r7, #20]
 800e0b8:	2200      	movs	r2, #0
 800e0ba:	f883 223c 	strb.w	r2, [r3, #572]	; 0x23c
  hmsc->bot_state = USBD_BOT_SEND_DATA;
 800e0be:	697b      	ldr	r3, [r7, #20]
 800e0c0:	2204      	movs	r2, #4
 800e0c2:	721a      	strb	r2, [r3, #8]

  (void)USBD_LL_Transmit(pdev, MSCInEpAdd, pbuf, length);
 800e0c4:	4b05      	ldr	r3, [pc, #20]	; (800e0dc <MSC_BOT_SendData+0x68>)
 800e0c6:	7819      	ldrb	r1, [r3, #0]
 800e0c8:	693b      	ldr	r3, [r7, #16]
 800e0ca:	68ba      	ldr	r2, [r7, #8]
 800e0cc:	68f8      	ldr	r0, [r7, #12]
 800e0ce:	f009 fc53 	bl	8017978 <USBD_LL_Transmit>
 800e0d2:	e000      	b.n	800e0d6 <MSC_BOT_SendData+0x62>
    return;
 800e0d4:	bf00      	nop
}
 800e0d6:	3718      	adds	r7, #24
 800e0d8:	46bd      	mov	sp, r7
 800e0da:	bd80      	pop	{r7, pc}
 800e0dc:	20000076 	.word	0x20000076

0800e0e0 <MSC_BOT_SendCSW>:
  * @param  pdev: device instance
  * @param  status : CSW status
  * @retval None
  */
void  MSC_BOT_SendCSW(USBD_HandleTypeDef *pdev, uint8_t CSW_Status)
{
 800e0e0:	b580      	push	{r7, lr}
 800e0e2:	b084      	sub	sp, #16
 800e0e4:	af00      	add	r7, sp, #0
 800e0e6:	6078      	str	r0, [r7, #4]
 800e0e8:	460b      	mov	r3, r1
 800e0ea:	70fb      	strb	r3, [r7, #3]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800e0ec:	687b      	ldr	r3, [r7, #4]
 800e0ee:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800e0f2:	687b      	ldr	r3, [r7, #4]
 800e0f4:	32b0      	adds	r2, #176	; 0xb0
 800e0f6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e0fa:	60fb      	str	r3, [r7, #12]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 800e0fc:	68fb      	ldr	r3, [r7, #12]
 800e0fe:	2b00      	cmp	r3, #0
 800e100:	d01d      	beq.n	800e13e <MSC_BOT_SendCSW+0x5e>
  {
    return;
  }

  hmsc->csw.dSignature = USBD_BOT_CSW_SIGNATURE;
 800e102:	68fb      	ldr	r3, [r7, #12]
 800e104:	4a10      	ldr	r2, [pc, #64]	; (800e148 <MSC_BOT_SendCSW+0x68>)
 800e106:	f8c3 2230 	str.w	r2, [r3, #560]	; 0x230
  hmsc->csw.bStatus = CSW_Status;
 800e10a:	68fb      	ldr	r3, [r7, #12]
 800e10c:	78fa      	ldrb	r2, [r7, #3]
 800e10e:	f883 223c 	strb.w	r2, [r3, #572]	; 0x23c
  hmsc->bot_state = USBD_BOT_IDLE;
 800e112:	68fb      	ldr	r3, [r7, #12]
 800e114:	2200      	movs	r2, #0
 800e116:	721a      	strb	r2, [r3, #8]

  (void)USBD_LL_Transmit(pdev, MSCInEpAdd, (uint8_t *)&hmsc->csw,
 800e118:	4b0c      	ldr	r3, [pc, #48]	; (800e14c <MSC_BOT_SendCSW+0x6c>)
 800e11a:	7819      	ldrb	r1, [r3, #0]
 800e11c:	68fb      	ldr	r3, [r7, #12]
 800e11e:	f503 720c 	add.w	r2, r3, #560	; 0x230
 800e122:	230d      	movs	r3, #13
 800e124:	6878      	ldr	r0, [r7, #4]
 800e126:	f009 fc27 	bl	8017978 <USBD_LL_Transmit>
                         USBD_BOT_CSW_LENGTH);

  /* Prepare EP to Receive next Cmd */
  (void)USBD_LL_PrepareReceive(pdev, MSCOutEpAdd, (uint8_t *)&hmsc->cbw,
 800e12a:	4b09      	ldr	r3, [pc, #36]	; (800e150 <MSC_BOT_SendCSW+0x70>)
 800e12c:	7819      	ldrb	r1, [r3, #0]
 800e12e:	68fb      	ldr	r3, [r7, #12]
 800e130:	f503 7204 	add.w	r2, r3, #528	; 0x210
 800e134:	231f      	movs	r3, #31
 800e136:	6878      	ldr	r0, [r7, #4]
 800e138:	f009 fc3f 	bl	80179ba <USBD_LL_PrepareReceive>
 800e13c:	e000      	b.n	800e140 <MSC_BOT_SendCSW+0x60>
    return;
 800e13e:	bf00      	nop
                               USBD_BOT_CBW_LENGTH);
}
 800e140:	3710      	adds	r7, #16
 800e142:	46bd      	mov	sp, r7
 800e144:	bd80      	pop	{r7, pc}
 800e146:	bf00      	nop
 800e148:	53425355 	.word	0x53425355
 800e14c:	20000076 	.word	0x20000076
 800e150:	20000077 	.word	0x20000077

0800e154 <MSC_BOT_Abort>:
  * @param  pdev: device instance
  * @retval status
  */

static void  MSC_BOT_Abort(USBD_HandleTypeDef *pdev)
{
 800e154:	b580      	push	{r7, lr}
 800e156:	b084      	sub	sp, #16
 800e158:	af00      	add	r7, sp, #0
 800e15a:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800e15c:	687b      	ldr	r3, [r7, #4]
 800e15e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800e162:	687b      	ldr	r3, [r7, #4]
 800e164:	32b0      	adds	r2, #176	; 0xb0
 800e166:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e16a:	60fb      	str	r3, [r7, #12]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 800e16c:	68fb      	ldr	r3, [r7, #12]
 800e16e:	2b00      	cmp	r3, #0
 800e170:	d02a      	beq.n	800e1c8 <MSC_BOT_Abort+0x74>
  {
    return;
  }

  if ((hmsc->cbw.bmFlags == 0U) &&
 800e172:	68fb      	ldr	r3, [r7, #12]
 800e174:	f893 321c 	ldrb.w	r3, [r3, #540]	; 0x21c
 800e178:	2b00      	cmp	r3, #0
 800e17a:	d10e      	bne.n	800e19a <MSC_BOT_Abort+0x46>
      (hmsc->cbw.dDataLength != 0U) &&
 800e17c:	68fb      	ldr	r3, [r7, #12]
 800e17e:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
  if ((hmsc->cbw.bmFlags == 0U) &&
 800e182:	2b00      	cmp	r3, #0
 800e184:	d009      	beq.n	800e19a <MSC_BOT_Abort+0x46>
      (hmsc->bot_status == USBD_BOT_STATUS_NORMAL))
 800e186:	68fb      	ldr	r3, [r7, #12]
 800e188:	7a5b      	ldrb	r3, [r3, #9]
      (hmsc->cbw.dDataLength != 0U) &&
 800e18a:	2b00      	cmp	r3, #0
 800e18c:	d105      	bne.n	800e19a <MSC_BOT_Abort+0x46>
  {
    (void)USBD_LL_StallEP(pdev, MSCOutEpAdd);
 800e18e:	4b10      	ldr	r3, [pc, #64]	; (800e1d0 <MSC_BOT_Abort+0x7c>)
 800e190:	781b      	ldrb	r3, [r3, #0]
 800e192:	4619      	mov	r1, r3
 800e194:	6878      	ldr	r0, [r7, #4]
 800e196:	f009 fb66 	bl	8017866 <USBD_LL_StallEP>
  }

  (void)USBD_LL_StallEP(pdev, MSCInEpAdd);
 800e19a:	4b0e      	ldr	r3, [pc, #56]	; (800e1d4 <MSC_BOT_Abort+0x80>)
 800e19c:	781b      	ldrb	r3, [r3, #0]
 800e19e:	4619      	mov	r1, r3
 800e1a0:	6878      	ldr	r0, [r7, #4]
 800e1a2:	f009 fb60 	bl	8017866 <USBD_LL_StallEP>

  if (hmsc->bot_status == USBD_BOT_STATUS_ERROR)
 800e1a6:	68fb      	ldr	r3, [r7, #12]
 800e1a8:	7a5b      	ldrb	r3, [r3, #9]
 800e1aa:	2b02      	cmp	r3, #2
 800e1ac:	d10d      	bne.n	800e1ca <MSC_BOT_Abort+0x76>
  {
    (void)USBD_LL_StallEP(pdev, MSCInEpAdd);
 800e1ae:	4b09      	ldr	r3, [pc, #36]	; (800e1d4 <MSC_BOT_Abort+0x80>)
 800e1b0:	781b      	ldrb	r3, [r3, #0]
 800e1b2:	4619      	mov	r1, r3
 800e1b4:	6878      	ldr	r0, [r7, #4]
 800e1b6:	f009 fb56 	bl	8017866 <USBD_LL_StallEP>
    (void)USBD_LL_StallEP(pdev, MSCOutEpAdd);
 800e1ba:	4b05      	ldr	r3, [pc, #20]	; (800e1d0 <MSC_BOT_Abort+0x7c>)
 800e1bc:	781b      	ldrb	r3, [r3, #0]
 800e1be:	4619      	mov	r1, r3
 800e1c0:	6878      	ldr	r0, [r7, #4]
 800e1c2:	f009 fb50 	bl	8017866 <USBD_LL_StallEP>
 800e1c6:	e000      	b.n	800e1ca <MSC_BOT_Abort+0x76>
    return;
 800e1c8:	bf00      	nop
  }
}
 800e1ca:	3710      	adds	r7, #16
 800e1cc:	46bd      	mov	sp, r7
 800e1ce:	bd80      	pop	{r7, pc}
 800e1d0:	20000077 	.word	0x20000077
 800e1d4:	20000076 	.word	0x20000076

0800e1d8 <MSC_BOT_CplClrFeature>:
  * @param  epnum: endpoint index
  * @retval None
  */

void  MSC_BOT_CplClrFeature(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800e1d8:	b580      	push	{r7, lr}
 800e1da:	b084      	sub	sp, #16
 800e1dc:	af00      	add	r7, sp, #0
 800e1de:	6078      	str	r0, [r7, #4]
 800e1e0:	460b      	mov	r3, r1
 800e1e2:	70fb      	strb	r3, [r7, #3]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800e1e4:	687b      	ldr	r3, [r7, #4]
 800e1e6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800e1ea:	687b      	ldr	r3, [r7, #4]
 800e1ec:	32b0      	adds	r2, #176	; 0xb0
 800e1ee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e1f2:	60fb      	str	r3, [r7, #12]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 800e1f4:	68fb      	ldr	r3, [r7, #12]
 800e1f6:	2b00      	cmp	r3, #0
 800e1f8:	d01d      	beq.n	800e236 <MSC_BOT_CplClrFeature+0x5e>
  {
    return;
  }

  if (hmsc->bot_status == USBD_BOT_STATUS_ERROR) /* Bad CBW Signature */
 800e1fa:	68fb      	ldr	r3, [r7, #12]
 800e1fc:	7a5b      	ldrb	r3, [r3, #9]
 800e1fe:	2b02      	cmp	r3, #2
 800e200:	d10c      	bne.n	800e21c <MSC_BOT_CplClrFeature+0x44>
  {
    (void)USBD_LL_StallEP(pdev, MSCInEpAdd);
 800e202:	4b10      	ldr	r3, [pc, #64]	; (800e244 <MSC_BOT_CplClrFeature+0x6c>)
 800e204:	781b      	ldrb	r3, [r3, #0]
 800e206:	4619      	mov	r1, r3
 800e208:	6878      	ldr	r0, [r7, #4]
 800e20a:	f009 fb2c 	bl	8017866 <USBD_LL_StallEP>
    (void)USBD_LL_StallEP(pdev, MSCOutEpAdd);
 800e20e:	4b0e      	ldr	r3, [pc, #56]	; (800e248 <MSC_BOT_CplClrFeature+0x70>)
 800e210:	781b      	ldrb	r3, [r3, #0]
 800e212:	4619      	mov	r1, r3
 800e214:	6878      	ldr	r0, [r7, #4]
 800e216:	f009 fb26 	bl	8017866 <USBD_LL_StallEP>
 800e21a:	e00f      	b.n	800e23c <MSC_BOT_CplClrFeature+0x64>
  }
  else if (((epnum & 0x80U) == 0x80U) && (hmsc->bot_status != USBD_BOT_STATUS_RECOVERY))
 800e21c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800e220:	2b00      	cmp	r3, #0
 800e222:	da0a      	bge.n	800e23a <MSC_BOT_CplClrFeature+0x62>
 800e224:	68fb      	ldr	r3, [r7, #12]
 800e226:	7a5b      	ldrb	r3, [r3, #9]
 800e228:	2b01      	cmp	r3, #1
 800e22a:	d006      	beq.n	800e23a <MSC_BOT_CplClrFeature+0x62>
  {
    MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
 800e22c:	2101      	movs	r1, #1
 800e22e:	6878      	ldr	r0, [r7, #4]
 800e230:	f7ff ff56 	bl	800e0e0 <MSC_BOT_SendCSW>
 800e234:	e002      	b.n	800e23c <MSC_BOT_CplClrFeature+0x64>
    return;
 800e236:	bf00      	nop
 800e238:	e000      	b.n	800e23c <MSC_BOT_CplClrFeature+0x64>
  }
  else
  {
    return;
 800e23a:	bf00      	nop
  }
}
 800e23c:	3710      	adds	r7, #16
 800e23e:	46bd      	mov	sp, r7
 800e240:	bd80      	pop	{r7, pc}
 800e242:	bf00      	nop
 800e244:	20000076 	.word	0x20000076
 800e248:	20000077 	.word	0x20000077

0800e24c <SCSI_ProcessCmd>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
int8_t SCSI_ProcessCmd(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *cmd)
{
 800e24c:	b580      	push	{r7, lr}
 800e24e:	b086      	sub	sp, #24
 800e250:	af00      	add	r7, sp, #0
 800e252:	60f8      	str	r0, [r7, #12]
 800e254:	460b      	mov	r3, r1
 800e256:	607a      	str	r2, [r7, #4]
 800e258:	72fb      	strb	r3, [r7, #11]
  int8_t ret;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800e25a:	68fb      	ldr	r3, [r7, #12]
 800e25c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800e260:	68fb      	ldr	r3, [r7, #12]
 800e262:	32b0      	adds	r2, #176	; 0xb0
 800e264:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e268:	613b      	str	r3, [r7, #16]

  if (hmsc == NULL)
 800e26a:	693b      	ldr	r3, [r7, #16]
 800e26c:	2b00      	cmp	r3, #0
 800e26e:	d102      	bne.n	800e276 <SCSI_ProcessCmd+0x2a>
  {
    return -1;
 800e270:	f04f 33ff 	mov.w	r3, #4294967295
 800e274:	e168      	b.n	800e548 <SCSI_ProcessCmd+0x2fc>
  }

  switch (cmd[0])
 800e276:	687b      	ldr	r3, [r7, #4]
 800e278:	781b      	ldrb	r3, [r3, #0]
 800e27a:	2baa      	cmp	r3, #170	; 0xaa
 800e27c:	f000 8144 	beq.w	800e508 <SCSI_ProcessCmd+0x2bc>
 800e280:	2baa      	cmp	r3, #170	; 0xaa
 800e282:	f300 8153 	bgt.w	800e52c <SCSI_ProcessCmd+0x2e0>
 800e286:	2ba8      	cmp	r3, #168	; 0xa8
 800e288:	f000 812c 	beq.w	800e4e4 <SCSI_ProcessCmd+0x298>
 800e28c:	2ba8      	cmp	r3, #168	; 0xa8
 800e28e:	f300 814d 	bgt.w	800e52c <SCSI_ProcessCmd+0x2e0>
 800e292:	2b5a      	cmp	r3, #90	; 0x5a
 800e294:	f300 80c0 	bgt.w	800e418 <SCSI_ProcessCmd+0x1cc>
 800e298:	2b00      	cmp	r3, #0
 800e29a:	f2c0 8147 	blt.w	800e52c <SCSI_ProcessCmd+0x2e0>
 800e29e:	2b5a      	cmp	r3, #90	; 0x5a
 800e2a0:	f200 8144 	bhi.w	800e52c <SCSI_ProcessCmd+0x2e0>
 800e2a4:	a201      	add	r2, pc, #4	; (adr r2, 800e2ac <SCSI_ProcessCmd+0x60>)
 800e2a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e2aa:	bf00      	nop
 800e2ac:	0800e41f 	.word	0x0800e41f
 800e2b0:	0800e52d 	.word	0x0800e52d
 800e2b4:	0800e52d 	.word	0x0800e52d
 800e2b8:	0800e431 	.word	0x0800e431
 800e2bc:	0800e52d 	.word	0x0800e52d
 800e2c0:	0800e52d 	.word	0x0800e52d
 800e2c4:	0800e52d 	.word	0x0800e52d
 800e2c8:	0800e52d 	.word	0x0800e52d
 800e2cc:	0800e52d 	.word	0x0800e52d
 800e2d0:	0800e52d 	.word	0x0800e52d
 800e2d4:	0800e52d 	.word	0x0800e52d
 800e2d8:	0800e52d 	.word	0x0800e52d
 800e2dc:	0800e52d 	.word	0x0800e52d
 800e2e0:	0800e52d 	.word	0x0800e52d
 800e2e4:	0800e52d 	.word	0x0800e52d
 800e2e8:	0800e52d 	.word	0x0800e52d
 800e2ec:	0800e52d 	.word	0x0800e52d
 800e2f0:	0800e52d 	.word	0x0800e52d
 800e2f4:	0800e443 	.word	0x0800e443
 800e2f8:	0800e52d 	.word	0x0800e52d
 800e2fc:	0800e52d 	.word	0x0800e52d
 800e300:	0800e52d 	.word	0x0800e52d
 800e304:	0800e52d 	.word	0x0800e52d
 800e308:	0800e52d 	.word	0x0800e52d
 800e30c:	0800e52d 	.word	0x0800e52d
 800e310:	0800e52d 	.word	0x0800e52d
 800e314:	0800e479 	.word	0x0800e479
 800e318:	0800e455 	.word	0x0800e455
 800e31c:	0800e52d 	.word	0x0800e52d
 800e320:	0800e52d 	.word	0x0800e52d
 800e324:	0800e467 	.word	0x0800e467
 800e328:	0800e52d 	.word	0x0800e52d
 800e32c:	0800e52d 	.word	0x0800e52d
 800e330:	0800e52d 	.word	0x0800e52d
 800e334:	0800e52d 	.word	0x0800e52d
 800e338:	0800e49d 	.word	0x0800e49d
 800e33c:	0800e52d 	.word	0x0800e52d
 800e340:	0800e4af 	.word	0x0800e4af
 800e344:	0800e52d 	.word	0x0800e52d
 800e348:	0800e52d 	.word	0x0800e52d
 800e34c:	0800e4d3 	.word	0x0800e4d3
 800e350:	0800e52d 	.word	0x0800e52d
 800e354:	0800e4f7 	.word	0x0800e4f7
 800e358:	0800e52d 	.word	0x0800e52d
 800e35c:	0800e52d 	.word	0x0800e52d
 800e360:	0800e52d 	.word	0x0800e52d
 800e364:	0800e52d 	.word	0x0800e52d
 800e368:	0800e51b 	.word	0x0800e51b
 800e36c:	0800e52d 	.word	0x0800e52d
 800e370:	0800e52d 	.word	0x0800e52d
 800e374:	0800e52d 	.word	0x0800e52d
 800e378:	0800e52d 	.word	0x0800e52d
 800e37c:	0800e52d 	.word	0x0800e52d
 800e380:	0800e52d 	.word	0x0800e52d
 800e384:	0800e52d 	.word	0x0800e52d
 800e388:	0800e52d 	.word	0x0800e52d
 800e38c:	0800e52d 	.word	0x0800e52d
 800e390:	0800e52d 	.word	0x0800e52d
 800e394:	0800e52d 	.word	0x0800e52d
 800e398:	0800e52d 	.word	0x0800e52d
 800e39c:	0800e52d 	.word	0x0800e52d
 800e3a0:	0800e52d 	.word	0x0800e52d
 800e3a4:	0800e52d 	.word	0x0800e52d
 800e3a8:	0800e52d 	.word	0x0800e52d
 800e3ac:	0800e52d 	.word	0x0800e52d
 800e3b0:	0800e52d 	.word	0x0800e52d
 800e3b4:	0800e52d 	.word	0x0800e52d
 800e3b8:	0800e52d 	.word	0x0800e52d
 800e3bc:	0800e52d 	.word	0x0800e52d
 800e3c0:	0800e52d 	.word	0x0800e52d
 800e3c4:	0800e52d 	.word	0x0800e52d
 800e3c8:	0800e52d 	.word	0x0800e52d
 800e3cc:	0800e52d 	.word	0x0800e52d
 800e3d0:	0800e52d 	.word	0x0800e52d
 800e3d4:	0800e52d 	.word	0x0800e52d
 800e3d8:	0800e52d 	.word	0x0800e52d
 800e3dc:	0800e52d 	.word	0x0800e52d
 800e3e0:	0800e52d 	.word	0x0800e52d
 800e3e4:	0800e52d 	.word	0x0800e52d
 800e3e8:	0800e52d 	.word	0x0800e52d
 800e3ec:	0800e52d 	.word	0x0800e52d
 800e3f0:	0800e52d 	.word	0x0800e52d
 800e3f4:	0800e52d 	.word	0x0800e52d
 800e3f8:	0800e52d 	.word	0x0800e52d
 800e3fc:	0800e52d 	.word	0x0800e52d
 800e400:	0800e52d 	.word	0x0800e52d
 800e404:	0800e52d 	.word	0x0800e52d
 800e408:	0800e52d 	.word	0x0800e52d
 800e40c:	0800e52d 	.word	0x0800e52d
 800e410:	0800e52d 	.word	0x0800e52d
 800e414:	0800e48b 	.word	0x0800e48b
 800e418:	2b9e      	cmp	r3, #158	; 0x9e
 800e41a:	d051      	beq.n	800e4c0 <SCSI_ProcessCmd+0x274>
 800e41c:	e086      	b.n	800e52c <SCSI_ProcessCmd+0x2e0>
  {
    case SCSI_TEST_UNIT_READY:
      ret = SCSI_TestUnitReady(pdev, lun, cmd);
 800e41e:	7afb      	ldrb	r3, [r7, #11]
 800e420:	687a      	ldr	r2, [r7, #4]
 800e422:	4619      	mov	r1, r3
 800e424:	68f8      	ldr	r0, [r7, #12]
 800e426:	f000 f893 	bl	800e550 <SCSI_TestUnitReady>
 800e42a:	4603      	mov	r3, r0
 800e42c:	75fb      	strb	r3, [r7, #23]
      break;
 800e42e:	e089      	b.n	800e544 <SCSI_ProcessCmd+0x2f8>

    case SCSI_REQUEST_SENSE:
      ret = SCSI_RequestSense(pdev, lun, cmd);
 800e430:	7afb      	ldrb	r3, [r7, #11]
 800e432:	687a      	ldr	r2, [r7, #4]
 800e434:	4619      	mov	r1, r3
 800e436:	68f8      	ldr	r0, [r7, #12]
 800e438:	f000 fb6e 	bl	800eb18 <SCSI_RequestSense>
 800e43c:	4603      	mov	r3, r0
 800e43e:	75fb      	strb	r3, [r7, #23]
      break;
 800e440:	e080      	b.n	800e544 <SCSI_ProcessCmd+0x2f8>

    case SCSI_INQUIRY:
      ret = SCSI_Inquiry(pdev, lun, cmd);
 800e442:	7afb      	ldrb	r3, [r7, #11]
 800e444:	687a      	ldr	r2, [r7, #4]
 800e446:	4619      	mov	r1, r3
 800e448:	68f8      	ldr	r0, [r7, #12]
 800e44a:	f000 f8db 	bl	800e604 <SCSI_Inquiry>
 800e44e:	4603      	mov	r3, r0
 800e450:	75fb      	strb	r3, [r7, #23]
      break;
 800e452:	e077      	b.n	800e544 <SCSI_ProcessCmd+0x2f8>

    case SCSI_START_STOP_UNIT:
      ret = SCSI_StartStopUnit(pdev, lun, cmd);
 800e454:	7afb      	ldrb	r3, [r7, #11]
 800e456:	687a      	ldr	r2, [r7, #4]
 800e458:	4619      	mov	r1, r3
 800e45a:	68f8      	ldr	r0, [r7, #12]
 800e45c:	f000 fc2a 	bl	800ecb4 <SCSI_StartStopUnit>
 800e460:	4603      	mov	r3, r0
 800e462:	75fb      	strb	r3, [r7, #23]
      break;
 800e464:	e06e      	b.n	800e544 <SCSI_ProcessCmd+0x2f8>

    case SCSI_ALLOW_MEDIUM_REMOVAL:
      ret = SCSI_AllowPreventRemovable(pdev, lun, cmd);
 800e466:	7afb      	ldrb	r3, [r7, #11]
 800e468:	687a      	ldr	r2, [r7, #4]
 800e46a:	4619      	mov	r1, r3
 800e46c:	68f8      	ldr	r0, [r7, #12]
 800e46e:	f000 fc76 	bl	800ed5e <SCSI_AllowPreventRemovable>
 800e472:	4603      	mov	r3, r0
 800e474:	75fb      	strb	r3, [r7, #23]
      break;
 800e476:	e065      	b.n	800e544 <SCSI_ProcessCmd+0x2f8>

    case SCSI_MODE_SENSE6:
      ret = SCSI_ModeSense6(pdev, lun, cmd);
 800e478:	7afb      	ldrb	r3, [r7, #11]
 800e47a:	687a      	ldr	r2, [r7, #4]
 800e47c:	4619      	mov	r1, r3
 800e47e:	68f8      	ldr	r0, [r7, #12]
 800e480:	f000 faea 	bl	800ea58 <SCSI_ModeSense6>
 800e484:	4603      	mov	r3, r0
 800e486:	75fb      	strb	r3, [r7, #23]
      break;
 800e488:	e05c      	b.n	800e544 <SCSI_ProcessCmd+0x2f8>

    case SCSI_MODE_SENSE10:
      ret = SCSI_ModeSense10(pdev, lun, cmd);
 800e48a:	7afb      	ldrb	r3, [r7, #11]
 800e48c:	687a      	ldr	r2, [r7, #4]
 800e48e:	4619      	mov	r1, r3
 800e490:	68f8      	ldr	r0, [r7, #12]
 800e492:	f000 fb11 	bl	800eab8 <SCSI_ModeSense10>
 800e496:	4603      	mov	r3, r0
 800e498:	75fb      	strb	r3, [r7, #23]
      break;
 800e49a:	e053      	b.n	800e544 <SCSI_ProcessCmd+0x2f8>

    case SCSI_READ_FORMAT_CAPACITIES:
      ret = SCSI_ReadFormatCapacity(pdev, lun, cmd);
 800e49c:	7afb      	ldrb	r3, [r7, #11]
 800e49e:	687a      	ldr	r2, [r7, #4]
 800e4a0:	4619      	mov	r1, r3
 800e4a2:	68f8      	ldr	r0, [r7, #12]
 800e4a4:	f000 fa5d 	bl	800e962 <SCSI_ReadFormatCapacity>
 800e4a8:	4603      	mov	r3, r0
 800e4aa:	75fb      	strb	r3, [r7, #23]
      break;
 800e4ac:	e04a      	b.n	800e544 <SCSI_ProcessCmd+0x2f8>

    case SCSI_READ_CAPACITY10:
      ret = SCSI_ReadCapacity10(pdev, lun, cmd);
 800e4ae:	7afb      	ldrb	r3, [r7, #11]
 800e4b0:	687a      	ldr	r2, [r7, #4]
 800e4b2:	4619      	mov	r1, r3
 800e4b4:	68f8      	ldr	r0, [r7, #12]
 800e4b6:	f000 f923 	bl	800e700 <SCSI_ReadCapacity10>
 800e4ba:	4603      	mov	r3, r0
 800e4bc:	75fb      	strb	r3, [r7, #23]
      break;
 800e4be:	e041      	b.n	800e544 <SCSI_ProcessCmd+0x2f8>

    case SCSI_READ_CAPACITY16:
      ret = SCSI_ReadCapacity16(pdev, lun, cmd);
 800e4c0:	7afb      	ldrb	r3, [r7, #11]
 800e4c2:	687a      	ldr	r2, [r7, #4]
 800e4c4:	4619      	mov	r1, r3
 800e4c6:	68f8      	ldr	r0, [r7, #12]
 800e4c8:	f000 f998 	bl	800e7fc <SCSI_ReadCapacity16>
 800e4cc:	4603      	mov	r3, r0
 800e4ce:	75fb      	strb	r3, [r7, #23]
      break;
 800e4d0:	e038      	b.n	800e544 <SCSI_ProcessCmd+0x2f8>

    case SCSI_READ10:
      ret = SCSI_Read10(pdev, lun, cmd);
 800e4d2:	7afb      	ldrb	r3, [r7, #11]
 800e4d4:	687a      	ldr	r2, [r7, #4]
 800e4d6:	4619      	mov	r1, r3
 800e4d8:	68f8      	ldr	r0, [r7, #12]
 800e4da:	f000 fc6d 	bl	800edb8 <SCSI_Read10>
 800e4de:	4603      	mov	r3, r0
 800e4e0:	75fb      	strb	r3, [r7, #23]
      break;
 800e4e2:	e02f      	b.n	800e544 <SCSI_ProcessCmd+0x2f8>

    case SCSI_READ12:
      ret = SCSI_Read12(pdev, lun, cmd);
 800e4e4:	7afb      	ldrb	r3, [r7, #11]
 800e4e6:	687a      	ldr	r2, [r7, #4]
 800e4e8:	4619      	mov	r1, r3
 800e4ea:	68f8      	ldr	r0, [r7, #12]
 800e4ec:	f000 fd0e 	bl	800ef0c <SCSI_Read12>
 800e4f0:	4603      	mov	r3, r0
 800e4f2:	75fb      	strb	r3, [r7, #23]
      break;
 800e4f4:	e026      	b.n	800e544 <SCSI_ProcessCmd+0x2f8>

    case SCSI_WRITE10:
      ret = SCSI_Write10(pdev, lun, cmd);
 800e4f6:	7afb      	ldrb	r3, [r7, #11]
 800e4f8:	687a      	ldr	r2, [r7, #4]
 800e4fa:	4619      	mov	r1, r3
 800e4fc:	68f8      	ldr	r0, [r7, #12]
 800e4fe:	f000 fdb9 	bl	800f074 <SCSI_Write10>
 800e502:	4603      	mov	r3, r0
 800e504:	75fb      	strb	r3, [r7, #23]
      break;
 800e506:	e01d      	b.n	800e544 <SCSI_ProcessCmd+0x2f8>

    case SCSI_WRITE12:
      ret = SCSI_Write12(pdev, lun, cmd);
 800e508:	7afb      	ldrb	r3, [r7, #11]
 800e50a:	687a      	ldr	r2, [r7, #4]
 800e50c:	4619      	mov	r1, r3
 800e50e:	68f8      	ldr	r0, [r7, #12]
 800e510:	f000 fe86 	bl	800f220 <SCSI_Write12>
 800e514:	4603      	mov	r3, r0
 800e516:	75fb      	strb	r3, [r7, #23]
      break;
 800e518:	e014      	b.n	800e544 <SCSI_ProcessCmd+0x2f8>

    case SCSI_VERIFY10:
      ret = SCSI_Verify10(pdev, lun, cmd);
 800e51a:	7afb      	ldrb	r3, [r7, #11]
 800e51c:	687a      	ldr	r2, [r7, #4]
 800e51e:	4619      	mov	r1, r3
 800e520:	68f8      	ldr	r0, [r7, #12]
 800e522:	f000 ff63 	bl	800f3ec <SCSI_Verify10>
 800e526:	4603      	mov	r3, r0
 800e528:	75fb      	strb	r3, [r7, #23]
      break;
 800e52a:	e00b      	b.n	800e544 <SCSI_ProcessCmd+0x2f8>

    default:
      SCSI_SenseCode(pdev, lun, ILLEGAL_REQUEST, INVALID_CDB);
 800e52c:	7af9      	ldrb	r1, [r7, #11]
 800e52e:	2320      	movs	r3, #32
 800e530:	2205      	movs	r2, #5
 800e532:	68f8      	ldr	r0, [r7, #12]
 800e534:	f000 fb73 	bl	800ec1e <SCSI_SenseCode>
      hmsc->bot_status = USBD_BOT_STATUS_ERROR;
 800e538:	693b      	ldr	r3, [r7, #16]
 800e53a:	2202      	movs	r2, #2
 800e53c:	725a      	strb	r2, [r3, #9]
      ret = -1;
 800e53e:	23ff      	movs	r3, #255	; 0xff
 800e540:	75fb      	strb	r3, [r7, #23]
      break;
 800e542:	bf00      	nop
  }

  return ret;
 800e544:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800e548:	4618      	mov	r0, r3
 800e54a:	3718      	adds	r7, #24
 800e54c:	46bd      	mov	sp, r7
 800e54e:	bd80      	pop	{r7, pc}

0800e550 <SCSI_TestUnitReady>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_TestUnitReady(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800e550:	b580      	push	{r7, lr}
 800e552:	b086      	sub	sp, #24
 800e554:	af00      	add	r7, sp, #0
 800e556:	60f8      	str	r0, [r7, #12]
 800e558:	460b      	mov	r3, r1
 800e55a:	607a      	str	r2, [r7, #4]
 800e55c:	72fb      	strb	r3, [r7, #11]
  UNUSED(params);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800e55e:	68fb      	ldr	r3, [r7, #12]
 800e560:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800e564:	68fb      	ldr	r3, [r7, #12]
 800e566:	32b0      	adds	r2, #176	; 0xb0
 800e568:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e56c:	617b      	str	r3, [r7, #20]

  if (hmsc == NULL)
 800e56e:	697b      	ldr	r3, [r7, #20]
 800e570:	2b00      	cmp	r3, #0
 800e572:	d102      	bne.n	800e57a <SCSI_TestUnitReady+0x2a>
  {
    return -1;
 800e574:	f04f 33ff 	mov.w	r3, #4294967295
 800e578:	e03f      	b.n	800e5fa <SCSI_TestUnitReady+0xaa>
  }

  /* case 9 : Hi > D0 */
  if (hmsc->cbw.dDataLength != 0U)
 800e57a:	697b      	ldr	r3, [r7, #20]
 800e57c:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 800e580:	2b00      	cmp	r3, #0
 800e582:	d00a      	beq.n	800e59a <SCSI_TestUnitReady+0x4a>
  {
    SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800e584:	697b      	ldr	r3, [r7, #20]
 800e586:	f893 121d 	ldrb.w	r1, [r3, #541]	; 0x21d
 800e58a:	2320      	movs	r3, #32
 800e58c:	2205      	movs	r2, #5
 800e58e:	68f8      	ldr	r0, [r7, #12]
 800e590:	f000 fb45 	bl	800ec1e <SCSI_SenseCode>

    return -1;
 800e594:	f04f 33ff 	mov.w	r3, #4294967295
 800e598:	e02f      	b.n	800e5fa <SCSI_TestUnitReady+0xaa>
  }

  if (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED)
 800e59a:	697b      	ldr	r3, [r7, #20]
 800e59c:	f893 3262 	ldrb.w	r3, [r3, #610]	; 0x262
 800e5a0:	2b02      	cmp	r3, #2
 800e5a2:	d10b      	bne.n	800e5bc <SCSI_TestUnitReady+0x6c>
  {
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800e5a4:	7af9      	ldrb	r1, [r7, #11]
 800e5a6:	233a      	movs	r3, #58	; 0x3a
 800e5a8:	2202      	movs	r2, #2
 800e5aa:	68f8      	ldr	r0, [r7, #12]
 800e5ac:	f000 fb37 	bl	800ec1e <SCSI_SenseCode>
    hmsc->bot_state = USBD_BOT_NO_DATA;
 800e5b0:	697b      	ldr	r3, [r7, #20]
 800e5b2:	2205      	movs	r2, #5
 800e5b4:	721a      	strb	r2, [r3, #8]
    return -1;
 800e5b6:	f04f 33ff 	mov.w	r3, #4294967295
 800e5ba:	e01e      	b.n	800e5fa <SCSI_TestUnitReady+0xaa>
  }

  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsReady(lun) != 0)
 800e5bc:	68fb      	ldr	r3, [r7, #12]
 800e5be:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800e5c2:	68fa      	ldr	r2, [r7, #12]
 800e5c4:	33b0      	adds	r3, #176	; 0xb0
 800e5c6:	009b      	lsls	r3, r3, #2
 800e5c8:	4413      	add	r3, r2
 800e5ca:	685b      	ldr	r3, [r3, #4]
 800e5cc:	689b      	ldr	r3, [r3, #8]
 800e5ce:	7afa      	ldrb	r2, [r7, #11]
 800e5d0:	4610      	mov	r0, r2
 800e5d2:	4798      	blx	r3
 800e5d4:	4603      	mov	r3, r0
 800e5d6:	2b00      	cmp	r3, #0
 800e5d8:	d00b      	beq.n	800e5f2 <SCSI_TestUnitReady+0xa2>
  {
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800e5da:	7af9      	ldrb	r1, [r7, #11]
 800e5dc:	233a      	movs	r3, #58	; 0x3a
 800e5de:	2202      	movs	r2, #2
 800e5e0:	68f8      	ldr	r0, [r7, #12]
 800e5e2:	f000 fb1c 	bl	800ec1e <SCSI_SenseCode>
    hmsc->bot_state = USBD_BOT_NO_DATA;
 800e5e6:	697b      	ldr	r3, [r7, #20]
 800e5e8:	2205      	movs	r2, #5
 800e5ea:	721a      	strb	r2, [r3, #8]

    return -1;
 800e5ec:	f04f 33ff 	mov.w	r3, #4294967295
 800e5f0:	e003      	b.n	800e5fa <SCSI_TestUnitReady+0xaa>
  }
  hmsc->bot_data_length = 0U;
 800e5f2:	697b      	ldr	r3, [r7, #20]
 800e5f4:	2200      	movs	r2, #0
 800e5f6:	60da      	str	r2, [r3, #12]

  return 0;
 800e5f8:	2300      	movs	r3, #0
}
 800e5fa:	4618      	mov	r0, r3
 800e5fc:	3718      	adds	r7, #24
 800e5fe:	46bd      	mov	sp, r7
 800e600:	bd80      	pop	{r7, pc}
	...

0800e604 <SCSI_Inquiry>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_Inquiry(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800e604:	b580      	push	{r7, lr}
 800e606:	b088      	sub	sp, #32
 800e608:	af00      	add	r7, sp, #0
 800e60a:	60f8      	str	r0, [r7, #12]
 800e60c:	460b      	mov	r3, r1
 800e60e:	607a      	str	r2, [r7, #4]
 800e610:	72fb      	strb	r3, [r7, #11]
  uint8_t *pPage;
  uint16_t len;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800e612:	68fb      	ldr	r3, [r7, #12]
 800e614:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800e618:	68fb      	ldr	r3, [r7, #12]
 800e61a:	32b0      	adds	r2, #176	; 0xb0
 800e61c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e620:	61bb      	str	r3, [r7, #24]

  if (hmsc == NULL)
 800e622:	69bb      	ldr	r3, [r7, #24]
 800e624:	2b00      	cmp	r3, #0
 800e626:	d102      	bne.n	800e62e <SCSI_Inquiry+0x2a>
  {
    return -1;
 800e628:	f04f 33ff 	mov.w	r3, #4294967295
 800e62c:	e05f      	b.n	800e6ee <SCSI_Inquiry+0xea>
  }

  if (hmsc->cbw.dDataLength == 0U)
 800e62e:	69bb      	ldr	r3, [r7, #24]
 800e630:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 800e634:	2b00      	cmp	r3, #0
 800e636:	d10a      	bne.n	800e64e <SCSI_Inquiry+0x4a>
  {
    SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800e638:	69bb      	ldr	r3, [r7, #24]
 800e63a:	f893 121d 	ldrb.w	r1, [r3, #541]	; 0x21d
 800e63e:	2320      	movs	r3, #32
 800e640:	2205      	movs	r2, #5
 800e642:	68f8      	ldr	r0, [r7, #12]
 800e644:	f000 faeb 	bl	800ec1e <SCSI_SenseCode>
    return -1;
 800e648:	f04f 33ff 	mov.w	r3, #4294967295
 800e64c:	e04f      	b.n	800e6ee <SCSI_Inquiry+0xea>
  }

  if ((params[1] & 0x01U) != 0U) /* Evpd is set */
 800e64e:	687b      	ldr	r3, [r7, #4]
 800e650:	3301      	adds	r3, #1
 800e652:	781b      	ldrb	r3, [r3, #0]
 800e654:	f003 0301 	and.w	r3, r3, #1
 800e658:	2b00      	cmp	r3, #0
 800e65a:	d020      	beq.n	800e69e <SCSI_Inquiry+0x9a>
  {
    if (params[2] == 0U) /* Request for Supported Vital Product Data Pages*/
 800e65c:	687b      	ldr	r3, [r7, #4]
 800e65e:	3302      	adds	r3, #2
 800e660:	781b      	ldrb	r3, [r3, #0]
 800e662:	2b00      	cmp	r3, #0
 800e664:	d105      	bne.n	800e672 <SCSI_Inquiry+0x6e>
    {
      (void)SCSI_UpdateBotData(hmsc, MSC_Page00_Inquiry_Data, LENGTH_INQUIRY_PAGE00);
 800e666:	2206      	movs	r2, #6
 800e668:	4923      	ldr	r1, [pc, #140]	; (800e6f8 <SCSI_Inquiry+0xf4>)
 800e66a:	69b8      	ldr	r0, [r7, #24]
 800e66c:	f001 f844 	bl	800f6f8 <SCSI_UpdateBotData>
 800e670:	e03c      	b.n	800e6ec <SCSI_Inquiry+0xe8>
    }
    else if (params[2] == 0x80U) /* Request for VPD page 0x80 Unit Serial Number */
 800e672:	687b      	ldr	r3, [r7, #4]
 800e674:	3302      	adds	r3, #2
 800e676:	781b      	ldrb	r3, [r3, #0]
 800e678:	2b80      	cmp	r3, #128	; 0x80
 800e67a:	d105      	bne.n	800e688 <SCSI_Inquiry+0x84>
    {
      (void)SCSI_UpdateBotData(hmsc, MSC_Page80_Inquiry_Data, LENGTH_INQUIRY_PAGE80);
 800e67c:	2208      	movs	r2, #8
 800e67e:	491f      	ldr	r1, [pc, #124]	; (800e6fc <SCSI_Inquiry+0xf8>)
 800e680:	69b8      	ldr	r0, [r7, #24]
 800e682:	f001 f839 	bl	800f6f8 <SCSI_UpdateBotData>
 800e686:	e031      	b.n	800e6ec <SCSI_Inquiry+0xe8>
    }
    else /* Request Not supported */
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST,
 800e688:	69bb      	ldr	r3, [r7, #24]
 800e68a:	f893 121d 	ldrb.w	r1, [r3, #541]	; 0x21d
 800e68e:	2324      	movs	r3, #36	; 0x24
 800e690:	2205      	movs	r2, #5
 800e692:	68f8      	ldr	r0, [r7, #12]
 800e694:	f000 fac3 	bl	800ec1e <SCSI_SenseCode>
                     INVALID_FIELED_IN_COMMAND);

      return -1;
 800e698:	f04f 33ff 	mov.w	r3, #4294967295
 800e69c:	e027      	b.n	800e6ee <SCSI_Inquiry+0xea>
    }
  }
  else
  {

    pPage = (uint8_t *) & ((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->pInquiry[lun * STANDARD_INQUIRY_DATA_LEN];
 800e69e:	68fb      	ldr	r3, [r7, #12]
 800e6a0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800e6a4:	68fa      	ldr	r2, [r7, #12]
 800e6a6:	33b0      	adds	r3, #176	; 0xb0
 800e6a8:	009b      	lsls	r3, r3, #2
 800e6aa:	4413      	add	r3, r2
 800e6ac:	685b      	ldr	r3, [r3, #4]
 800e6ae:	69d9      	ldr	r1, [r3, #28]
 800e6b0:	7afa      	ldrb	r2, [r7, #11]
 800e6b2:	4613      	mov	r3, r2
 800e6b4:	00db      	lsls	r3, r3, #3
 800e6b6:	4413      	add	r3, r2
 800e6b8:	009b      	lsls	r3, r3, #2
 800e6ba:	440b      	add	r3, r1
 800e6bc:	617b      	str	r3, [r7, #20]
    len = (uint16_t)pPage[4] + 5U;
 800e6be:	697b      	ldr	r3, [r7, #20]
 800e6c0:	3304      	adds	r3, #4
 800e6c2:	781b      	ldrb	r3, [r3, #0]
 800e6c4:	b29b      	uxth	r3, r3
 800e6c6:	3305      	adds	r3, #5
 800e6c8:	83fb      	strh	r3, [r7, #30]

    if (params[4] <= len)
 800e6ca:	687b      	ldr	r3, [r7, #4]
 800e6cc:	3304      	adds	r3, #4
 800e6ce:	781b      	ldrb	r3, [r3, #0]
 800e6d0:	b29b      	uxth	r3, r3
 800e6d2:	8bfa      	ldrh	r2, [r7, #30]
 800e6d4:	429a      	cmp	r2, r3
 800e6d6:	d303      	bcc.n	800e6e0 <SCSI_Inquiry+0xdc>
    {
      len = params[4];
 800e6d8:	687b      	ldr	r3, [r7, #4]
 800e6da:	3304      	adds	r3, #4
 800e6dc:	781b      	ldrb	r3, [r3, #0]
 800e6de:	83fb      	strh	r3, [r7, #30]
    }

    (void)SCSI_UpdateBotData(hmsc, pPage, len);
 800e6e0:	8bfb      	ldrh	r3, [r7, #30]
 800e6e2:	461a      	mov	r2, r3
 800e6e4:	6979      	ldr	r1, [r7, #20]
 800e6e6:	69b8      	ldr	r0, [r7, #24]
 800e6e8:	f001 f806 	bl	800f6f8 <SCSI_UpdateBotData>
  }

  return 0;
 800e6ec:	2300      	movs	r3, #0
}
 800e6ee:	4618      	mov	r0, r3
 800e6f0:	3720      	adds	r7, #32
 800e6f2:	46bd      	mov	sp, r7
 800e6f4:	bd80      	pop	{r7, pc}
 800e6f6:	bf00      	nop
 800e6f8:	20000078 	.word	0x20000078
 800e6fc:	20000080 	.word	0x20000080

0800e700 <SCSI_ReadCapacity10>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_ReadCapacity10(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800e700:	b580      	push	{r7, lr}
 800e702:	b086      	sub	sp, #24
 800e704:	af00      	add	r7, sp, #0
 800e706:	60f8      	str	r0, [r7, #12]
 800e708:	460b      	mov	r3, r1
 800e70a:	607a      	str	r2, [r7, #4]
 800e70c:	72fb      	strb	r3, [r7, #11]
  UNUSED(params);
  int8_t ret;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800e70e:	68fb      	ldr	r3, [r7, #12]
 800e710:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800e714:	68fb      	ldr	r3, [r7, #12]
 800e716:	32b0      	adds	r2, #176	; 0xb0
 800e718:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e71c:	617b      	str	r3, [r7, #20]

  if (hmsc == NULL)
 800e71e:	697b      	ldr	r3, [r7, #20]
 800e720:	2b00      	cmp	r3, #0
 800e722:	d102      	bne.n	800e72a <SCSI_ReadCapacity10+0x2a>
  {
    return -1;
 800e724:	f04f 33ff 	mov.w	r3, #4294967295
 800e728:	e064      	b.n	800e7f4 <SCSI_ReadCapacity10+0xf4>
  }

  ret = ((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->GetCapacity(lun, &hmsc->scsi_blk_nbr, &hmsc->scsi_blk_size);
 800e72a:	68fb      	ldr	r3, [r7, #12]
 800e72c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800e730:	68fa      	ldr	r2, [r7, #12]
 800e732:	33b0      	adds	r3, #176	; 0xb0
 800e734:	009b      	lsls	r3, r3, #2
 800e736:	4413      	add	r3, r2
 800e738:	685b      	ldr	r3, [r3, #4]
 800e73a:	685b      	ldr	r3, [r3, #4]
 800e73c:	697a      	ldr	r2, [r7, #20]
 800e73e:	f502 711a 	add.w	r1, r2, #616	; 0x268
 800e742:	697a      	ldr	r2, [r7, #20]
 800e744:	f502 7219 	add.w	r2, r2, #612	; 0x264
 800e748:	7af8      	ldrb	r0, [r7, #11]
 800e74a:	4798      	blx	r3
 800e74c:	4603      	mov	r3, r0
 800e74e:	74fb      	strb	r3, [r7, #19]

  if ((ret != 0) || (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED))
 800e750:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800e754:	2b00      	cmp	r3, #0
 800e756:	d104      	bne.n	800e762 <SCSI_ReadCapacity10+0x62>
 800e758:	697b      	ldr	r3, [r7, #20]
 800e75a:	f893 3262 	ldrb.w	r3, [r3, #610]	; 0x262
 800e75e:	2b02      	cmp	r3, #2
 800e760:	d108      	bne.n	800e774 <SCSI_ReadCapacity10+0x74>
  {
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800e762:	7af9      	ldrb	r1, [r7, #11]
 800e764:	233a      	movs	r3, #58	; 0x3a
 800e766:	2202      	movs	r2, #2
 800e768:	68f8      	ldr	r0, [r7, #12]
 800e76a:	f000 fa58 	bl	800ec1e <SCSI_SenseCode>
    return -1;
 800e76e:	f04f 33ff 	mov.w	r3, #4294967295
 800e772:	e03f      	b.n	800e7f4 <SCSI_ReadCapacity10+0xf4>
  }

  hmsc->bot_data[0] = (uint8_t)((hmsc->scsi_blk_nbr - 1U) >> 24);
 800e774:	697b      	ldr	r3, [r7, #20]
 800e776:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 800e77a:	3b01      	subs	r3, #1
 800e77c:	0e1b      	lsrs	r3, r3, #24
 800e77e:	b2da      	uxtb	r2, r3
 800e780:	697b      	ldr	r3, [r7, #20]
 800e782:	741a      	strb	r2, [r3, #16]
  hmsc->bot_data[1] = (uint8_t)((hmsc->scsi_blk_nbr - 1U) >> 16);
 800e784:	697b      	ldr	r3, [r7, #20]
 800e786:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 800e78a:	3b01      	subs	r3, #1
 800e78c:	0c1b      	lsrs	r3, r3, #16
 800e78e:	b2da      	uxtb	r2, r3
 800e790:	697b      	ldr	r3, [r7, #20]
 800e792:	745a      	strb	r2, [r3, #17]
  hmsc->bot_data[2] = (uint8_t)((hmsc->scsi_blk_nbr - 1U) >>  8);
 800e794:	697b      	ldr	r3, [r7, #20]
 800e796:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 800e79a:	3b01      	subs	r3, #1
 800e79c:	0a1b      	lsrs	r3, r3, #8
 800e79e:	b2da      	uxtb	r2, r3
 800e7a0:	697b      	ldr	r3, [r7, #20]
 800e7a2:	749a      	strb	r2, [r3, #18]
  hmsc->bot_data[3] = (uint8_t)(hmsc->scsi_blk_nbr - 1U);
 800e7a4:	697b      	ldr	r3, [r7, #20]
 800e7a6:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 800e7aa:	b2db      	uxtb	r3, r3
 800e7ac:	3b01      	subs	r3, #1
 800e7ae:	b2da      	uxtb	r2, r3
 800e7b0:	697b      	ldr	r3, [r7, #20]
 800e7b2:	74da      	strb	r2, [r3, #19]

  hmsc->bot_data[4] = (uint8_t)(hmsc->scsi_blk_size >>  24);
 800e7b4:	697b      	ldr	r3, [r7, #20]
 800e7b6:	f8b3 3264 	ldrh.w	r3, [r3, #612]	; 0x264
 800e7ba:	161b      	asrs	r3, r3, #24
 800e7bc:	b2da      	uxtb	r2, r3
 800e7be:	697b      	ldr	r3, [r7, #20]
 800e7c0:	751a      	strb	r2, [r3, #20]
  hmsc->bot_data[5] = (uint8_t)(hmsc->scsi_blk_size >>  16);
 800e7c2:	697b      	ldr	r3, [r7, #20]
 800e7c4:	f8b3 3264 	ldrh.w	r3, [r3, #612]	; 0x264
 800e7c8:	141b      	asrs	r3, r3, #16
 800e7ca:	b2da      	uxtb	r2, r3
 800e7cc:	697b      	ldr	r3, [r7, #20]
 800e7ce:	755a      	strb	r2, [r3, #21]
  hmsc->bot_data[6] = (uint8_t)(hmsc->scsi_blk_size >>  8);
 800e7d0:	697b      	ldr	r3, [r7, #20]
 800e7d2:	f8b3 3264 	ldrh.w	r3, [r3, #612]	; 0x264
 800e7d6:	0a1b      	lsrs	r3, r3, #8
 800e7d8:	b29b      	uxth	r3, r3
 800e7da:	b2da      	uxtb	r2, r3
 800e7dc:	697b      	ldr	r3, [r7, #20]
 800e7de:	759a      	strb	r2, [r3, #22]
  hmsc->bot_data[7] = (uint8_t)(hmsc->scsi_blk_size);
 800e7e0:	697b      	ldr	r3, [r7, #20]
 800e7e2:	f8b3 3264 	ldrh.w	r3, [r3, #612]	; 0x264
 800e7e6:	b2da      	uxtb	r2, r3
 800e7e8:	697b      	ldr	r3, [r7, #20]
 800e7ea:	75da      	strb	r2, [r3, #23]

  hmsc->bot_data_length = 8U;
 800e7ec:	697b      	ldr	r3, [r7, #20]
 800e7ee:	2208      	movs	r2, #8
 800e7f0:	60da      	str	r2, [r3, #12]

  return 0;
 800e7f2:	2300      	movs	r3, #0

}
 800e7f4:	4618      	mov	r0, r3
 800e7f6:	3718      	adds	r7, #24
 800e7f8:	46bd      	mov	sp, r7
 800e7fa:	bd80      	pop	{r7, pc}

0800e7fc <SCSI_ReadCapacity16>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_ReadCapacity16(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800e7fc:	b580      	push	{r7, lr}
 800e7fe:	b088      	sub	sp, #32
 800e800:	af00      	add	r7, sp, #0
 800e802:	60f8      	str	r0, [r7, #12]
 800e804:	460b      	mov	r3, r1
 800e806:	607a      	str	r2, [r7, #4]
 800e808:	72fb      	strb	r3, [r7, #11]
  UNUSED(params);
  uint8_t idx;
  int8_t ret;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800e80a:	68fb      	ldr	r3, [r7, #12]
 800e80c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800e810:	68fb      	ldr	r3, [r7, #12]
 800e812:	32b0      	adds	r2, #176	; 0xb0
 800e814:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e818:	61bb      	str	r3, [r7, #24]

  if (hmsc == NULL)
 800e81a:	69bb      	ldr	r3, [r7, #24]
 800e81c:	2b00      	cmp	r3, #0
 800e81e:	d102      	bne.n	800e826 <SCSI_ReadCapacity16+0x2a>
  {
    return -1;
 800e820:	f04f 33ff 	mov.w	r3, #4294967295
 800e824:	e099      	b.n	800e95a <SCSI_ReadCapacity16+0x15e>
  }

  ret = ((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->GetCapacity(lun, &hmsc->scsi_blk_nbr, &hmsc->scsi_blk_size);
 800e826:	68fb      	ldr	r3, [r7, #12]
 800e828:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800e82c:	68fa      	ldr	r2, [r7, #12]
 800e82e:	33b0      	adds	r3, #176	; 0xb0
 800e830:	009b      	lsls	r3, r3, #2
 800e832:	4413      	add	r3, r2
 800e834:	685b      	ldr	r3, [r3, #4]
 800e836:	685b      	ldr	r3, [r3, #4]
 800e838:	69ba      	ldr	r2, [r7, #24]
 800e83a:	f502 711a 	add.w	r1, r2, #616	; 0x268
 800e83e:	69ba      	ldr	r2, [r7, #24]
 800e840:	f502 7219 	add.w	r2, r2, #612	; 0x264
 800e844:	7af8      	ldrb	r0, [r7, #11]
 800e846:	4798      	blx	r3
 800e848:	4603      	mov	r3, r0
 800e84a:	75fb      	strb	r3, [r7, #23]

  if ((ret != 0) || (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED))
 800e84c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800e850:	2b00      	cmp	r3, #0
 800e852:	d104      	bne.n	800e85e <SCSI_ReadCapacity16+0x62>
 800e854:	69bb      	ldr	r3, [r7, #24]
 800e856:	f893 3262 	ldrb.w	r3, [r3, #610]	; 0x262
 800e85a:	2b02      	cmp	r3, #2
 800e85c:	d108      	bne.n	800e870 <SCSI_ReadCapacity16+0x74>
  {
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800e85e:	7af9      	ldrb	r1, [r7, #11]
 800e860:	233a      	movs	r3, #58	; 0x3a
 800e862:	2202      	movs	r2, #2
 800e864:	68f8      	ldr	r0, [r7, #12]
 800e866:	f000 f9da 	bl	800ec1e <SCSI_SenseCode>
    return -1;
 800e86a:	f04f 33ff 	mov.w	r3, #4294967295
 800e86e:	e074      	b.n	800e95a <SCSI_ReadCapacity16+0x15e>
  }

  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 800e870:	687b      	ldr	r3, [r7, #4]
 800e872:	330a      	adds	r3, #10
 800e874:	781b      	ldrb	r3, [r3, #0]
 800e876:	061a      	lsls	r2, r3, #24
                          ((uint32_t)params[11] << 16) |
 800e878:	687b      	ldr	r3, [r7, #4]
 800e87a:	330b      	adds	r3, #11
 800e87c:	781b      	ldrb	r3, [r3, #0]
 800e87e:	041b      	lsls	r3, r3, #16
  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 800e880:	431a      	orrs	r2, r3
                          ((uint32_t)params[12] <<  8) |
 800e882:	687b      	ldr	r3, [r7, #4]
 800e884:	330c      	adds	r3, #12
 800e886:	781b      	ldrb	r3, [r3, #0]
 800e888:	021b      	lsls	r3, r3, #8
                          ((uint32_t)params[11] << 16) |
 800e88a:	4313      	orrs	r3, r2
                          (uint32_t)params[13];
 800e88c:	687a      	ldr	r2, [r7, #4]
 800e88e:	320d      	adds	r2, #13
 800e890:	7812      	ldrb	r2, [r2, #0]
                          ((uint32_t)params[12] <<  8) |
 800e892:	431a      	orrs	r2, r3
  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 800e894:	69bb      	ldr	r3, [r7, #24]
 800e896:	60da      	str	r2, [r3, #12]

  for (idx = 0U; idx < hmsc->bot_data_length; idx++)
 800e898:	2300      	movs	r3, #0
 800e89a:	77fb      	strb	r3, [r7, #31]
 800e89c:	e007      	b.n	800e8ae <SCSI_ReadCapacity16+0xb2>
  {
    hmsc->bot_data[idx] = 0U;
 800e89e:	7ffb      	ldrb	r3, [r7, #31]
 800e8a0:	69ba      	ldr	r2, [r7, #24]
 800e8a2:	4413      	add	r3, r2
 800e8a4:	2200      	movs	r2, #0
 800e8a6:	741a      	strb	r2, [r3, #16]
  for (idx = 0U; idx < hmsc->bot_data_length; idx++)
 800e8a8:	7ffb      	ldrb	r3, [r7, #31]
 800e8aa:	3301      	adds	r3, #1
 800e8ac:	77fb      	strb	r3, [r7, #31]
 800e8ae:	7ffa      	ldrb	r2, [r7, #31]
 800e8b0:	69bb      	ldr	r3, [r7, #24]
 800e8b2:	68db      	ldr	r3, [r3, #12]
 800e8b4:	429a      	cmp	r2, r3
 800e8b6:	d3f2      	bcc.n	800e89e <SCSI_ReadCapacity16+0xa2>
  }

  hmsc->bot_data[4] = (uint8_t)((hmsc->scsi_blk_nbr - 1U) >> 24);
 800e8b8:	69bb      	ldr	r3, [r7, #24]
 800e8ba:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 800e8be:	3b01      	subs	r3, #1
 800e8c0:	0e1b      	lsrs	r3, r3, #24
 800e8c2:	b2da      	uxtb	r2, r3
 800e8c4:	69bb      	ldr	r3, [r7, #24]
 800e8c6:	751a      	strb	r2, [r3, #20]
  hmsc->bot_data[5] = (uint8_t)((hmsc->scsi_blk_nbr - 1U) >> 16);
 800e8c8:	69bb      	ldr	r3, [r7, #24]
 800e8ca:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 800e8ce:	3b01      	subs	r3, #1
 800e8d0:	0c1b      	lsrs	r3, r3, #16
 800e8d2:	b2da      	uxtb	r2, r3
 800e8d4:	69bb      	ldr	r3, [r7, #24]
 800e8d6:	755a      	strb	r2, [r3, #21]
  hmsc->bot_data[6] = (uint8_t)((hmsc->scsi_blk_nbr - 1U) >>  8);
 800e8d8:	69bb      	ldr	r3, [r7, #24]
 800e8da:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 800e8de:	3b01      	subs	r3, #1
 800e8e0:	0a1b      	lsrs	r3, r3, #8
 800e8e2:	b2da      	uxtb	r2, r3
 800e8e4:	69bb      	ldr	r3, [r7, #24]
 800e8e6:	759a      	strb	r2, [r3, #22]
  hmsc->bot_data[7] = (uint8_t)(hmsc->scsi_blk_nbr - 1U);
 800e8e8:	69bb      	ldr	r3, [r7, #24]
 800e8ea:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 800e8ee:	b2db      	uxtb	r3, r3
 800e8f0:	3b01      	subs	r3, #1
 800e8f2:	b2da      	uxtb	r2, r3
 800e8f4:	69bb      	ldr	r3, [r7, #24]
 800e8f6:	75da      	strb	r2, [r3, #23]

  hmsc->bot_data[8] = (uint8_t)(hmsc->scsi_blk_size >>  24);
 800e8f8:	69bb      	ldr	r3, [r7, #24]
 800e8fa:	f8b3 3264 	ldrh.w	r3, [r3, #612]	; 0x264
 800e8fe:	161b      	asrs	r3, r3, #24
 800e900:	b2da      	uxtb	r2, r3
 800e902:	69bb      	ldr	r3, [r7, #24]
 800e904:	761a      	strb	r2, [r3, #24]
  hmsc->bot_data[9] = (uint8_t)(hmsc->scsi_blk_size >>  16);
 800e906:	69bb      	ldr	r3, [r7, #24]
 800e908:	f8b3 3264 	ldrh.w	r3, [r3, #612]	; 0x264
 800e90c:	141b      	asrs	r3, r3, #16
 800e90e:	b2da      	uxtb	r2, r3
 800e910:	69bb      	ldr	r3, [r7, #24]
 800e912:	765a      	strb	r2, [r3, #25]
  hmsc->bot_data[10] = (uint8_t)(hmsc->scsi_blk_size >>  8);
 800e914:	69bb      	ldr	r3, [r7, #24]
 800e916:	f8b3 3264 	ldrh.w	r3, [r3, #612]	; 0x264
 800e91a:	0a1b      	lsrs	r3, r3, #8
 800e91c:	b29b      	uxth	r3, r3
 800e91e:	b2da      	uxtb	r2, r3
 800e920:	69bb      	ldr	r3, [r7, #24]
 800e922:	769a      	strb	r2, [r3, #26]
  hmsc->bot_data[11] = (uint8_t)(hmsc->scsi_blk_size);
 800e924:	69bb      	ldr	r3, [r7, #24]
 800e926:	f8b3 3264 	ldrh.w	r3, [r3, #612]	; 0x264
 800e92a:	b2da      	uxtb	r2, r3
 800e92c:	69bb      	ldr	r3, [r7, #24]
 800e92e:	76da      	strb	r2, [r3, #27]

  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 800e930:	687b      	ldr	r3, [r7, #4]
 800e932:	330a      	adds	r3, #10
 800e934:	781b      	ldrb	r3, [r3, #0]
 800e936:	061a      	lsls	r2, r3, #24
                          ((uint32_t)params[11] << 16) |
 800e938:	687b      	ldr	r3, [r7, #4]
 800e93a:	330b      	adds	r3, #11
 800e93c:	781b      	ldrb	r3, [r3, #0]
 800e93e:	041b      	lsls	r3, r3, #16
  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 800e940:	431a      	orrs	r2, r3
                          ((uint32_t)params[12] <<  8) |
 800e942:	687b      	ldr	r3, [r7, #4]
 800e944:	330c      	adds	r3, #12
 800e946:	781b      	ldrb	r3, [r3, #0]
 800e948:	021b      	lsls	r3, r3, #8
                          ((uint32_t)params[11] << 16) |
 800e94a:	4313      	orrs	r3, r2
                          (uint32_t)params[13];
 800e94c:	687a      	ldr	r2, [r7, #4]
 800e94e:	320d      	adds	r2, #13
 800e950:	7812      	ldrb	r2, [r2, #0]
                          ((uint32_t)params[12] <<  8) |
 800e952:	431a      	orrs	r2, r3
  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 800e954:	69bb      	ldr	r3, [r7, #24]
 800e956:	60da      	str	r2, [r3, #12]

  return 0;
 800e958:	2300      	movs	r3, #0
}
 800e95a:	4618      	mov	r0, r3
 800e95c:	3720      	adds	r7, #32
 800e95e:	46bd      	mov	sp, r7
 800e960:	bd80      	pop	{r7, pc}

0800e962 <SCSI_ReadFormatCapacity>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_ReadFormatCapacity(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800e962:	b580      	push	{r7, lr}
 800e964:	b088      	sub	sp, #32
 800e966:	af00      	add	r7, sp, #0
 800e968:	60f8      	str	r0, [r7, #12]
 800e96a:	460b      	mov	r3, r1
 800e96c:	607a      	str	r2, [r7, #4]
 800e96e:	72fb      	strb	r3, [r7, #11]
  UNUSED(params);
  uint16_t blk_size;
  uint32_t blk_nbr;
  uint16_t i;
  int8_t ret;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800e970:	68fb      	ldr	r3, [r7, #12]
 800e972:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800e976:	68fb      	ldr	r3, [r7, #12]
 800e978:	32b0      	adds	r2, #176	; 0xb0
 800e97a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e97e:	61bb      	str	r3, [r7, #24]

  if (hmsc == NULL)
 800e980:	69bb      	ldr	r3, [r7, #24]
 800e982:	2b00      	cmp	r3, #0
 800e984:	d102      	bne.n	800e98c <SCSI_ReadFormatCapacity+0x2a>
  {
    return -1;
 800e986:	f04f 33ff 	mov.w	r3, #4294967295
 800e98a:	e061      	b.n	800ea50 <SCSI_ReadFormatCapacity+0xee>
  }

  ret = ((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->GetCapacity(lun, &blk_nbr, &blk_size);
 800e98c:	68fb      	ldr	r3, [r7, #12]
 800e98e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800e992:	68fa      	ldr	r2, [r7, #12]
 800e994:	33b0      	adds	r3, #176	; 0xb0
 800e996:	009b      	lsls	r3, r3, #2
 800e998:	4413      	add	r3, r2
 800e99a:	685b      	ldr	r3, [r3, #4]
 800e99c:	685b      	ldr	r3, [r3, #4]
 800e99e:	f107 0214 	add.w	r2, r7, #20
 800e9a2:	f107 0110 	add.w	r1, r7, #16
 800e9a6:	7af8      	ldrb	r0, [r7, #11]
 800e9a8:	4798      	blx	r3
 800e9aa:	4603      	mov	r3, r0
 800e9ac:	75fb      	strb	r3, [r7, #23]

  if ((ret != 0) || (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED))
 800e9ae:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800e9b2:	2b00      	cmp	r3, #0
 800e9b4:	d104      	bne.n	800e9c0 <SCSI_ReadFormatCapacity+0x5e>
 800e9b6:	69bb      	ldr	r3, [r7, #24]
 800e9b8:	f893 3262 	ldrb.w	r3, [r3, #610]	; 0x262
 800e9bc:	2b02      	cmp	r3, #2
 800e9be:	d108      	bne.n	800e9d2 <SCSI_ReadFormatCapacity+0x70>
  {
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800e9c0:	7af9      	ldrb	r1, [r7, #11]
 800e9c2:	233a      	movs	r3, #58	; 0x3a
 800e9c4:	2202      	movs	r2, #2
 800e9c6:	68f8      	ldr	r0, [r7, #12]
 800e9c8:	f000 f929 	bl	800ec1e <SCSI_SenseCode>
    return -1;
 800e9cc:	f04f 33ff 	mov.w	r3, #4294967295
 800e9d0:	e03e      	b.n	800ea50 <SCSI_ReadFormatCapacity+0xee>
  }

  for (i = 0U; i < 12U ; i++)
 800e9d2:	2300      	movs	r3, #0
 800e9d4:	83fb      	strh	r3, [r7, #30]
 800e9d6:	e007      	b.n	800e9e8 <SCSI_ReadFormatCapacity+0x86>
  {
    hmsc->bot_data[i] = 0U;
 800e9d8:	8bfb      	ldrh	r3, [r7, #30]
 800e9da:	69ba      	ldr	r2, [r7, #24]
 800e9dc:	4413      	add	r3, r2
 800e9de:	2200      	movs	r2, #0
 800e9e0:	741a      	strb	r2, [r3, #16]
  for (i = 0U; i < 12U ; i++)
 800e9e2:	8bfb      	ldrh	r3, [r7, #30]
 800e9e4:	3301      	adds	r3, #1
 800e9e6:	83fb      	strh	r3, [r7, #30]
 800e9e8:	8bfb      	ldrh	r3, [r7, #30]
 800e9ea:	2b0b      	cmp	r3, #11
 800e9ec:	d9f4      	bls.n	800e9d8 <SCSI_ReadFormatCapacity+0x76>
  }

  hmsc->bot_data[3] = 0x08U;
 800e9ee:	69bb      	ldr	r3, [r7, #24]
 800e9f0:	2208      	movs	r2, #8
 800e9f2:	74da      	strb	r2, [r3, #19]
  hmsc->bot_data[4] = (uint8_t)((blk_nbr - 1U) >> 24);
 800e9f4:	693b      	ldr	r3, [r7, #16]
 800e9f6:	3b01      	subs	r3, #1
 800e9f8:	0e1b      	lsrs	r3, r3, #24
 800e9fa:	b2da      	uxtb	r2, r3
 800e9fc:	69bb      	ldr	r3, [r7, #24]
 800e9fe:	751a      	strb	r2, [r3, #20]
  hmsc->bot_data[5] = (uint8_t)((blk_nbr - 1U) >> 16);
 800ea00:	693b      	ldr	r3, [r7, #16]
 800ea02:	3b01      	subs	r3, #1
 800ea04:	0c1b      	lsrs	r3, r3, #16
 800ea06:	b2da      	uxtb	r2, r3
 800ea08:	69bb      	ldr	r3, [r7, #24]
 800ea0a:	755a      	strb	r2, [r3, #21]
  hmsc->bot_data[6] = (uint8_t)((blk_nbr - 1U) >>  8);
 800ea0c:	693b      	ldr	r3, [r7, #16]
 800ea0e:	3b01      	subs	r3, #1
 800ea10:	0a1b      	lsrs	r3, r3, #8
 800ea12:	b2da      	uxtb	r2, r3
 800ea14:	69bb      	ldr	r3, [r7, #24]
 800ea16:	759a      	strb	r2, [r3, #22]
  hmsc->bot_data[7] = (uint8_t)(blk_nbr - 1U);
 800ea18:	693b      	ldr	r3, [r7, #16]
 800ea1a:	b2db      	uxtb	r3, r3
 800ea1c:	3b01      	subs	r3, #1
 800ea1e:	b2da      	uxtb	r2, r3
 800ea20:	69bb      	ldr	r3, [r7, #24]
 800ea22:	75da      	strb	r2, [r3, #23]

  hmsc->bot_data[8] = 0x02U;
 800ea24:	69bb      	ldr	r3, [r7, #24]
 800ea26:	2202      	movs	r2, #2
 800ea28:	761a      	strb	r2, [r3, #24]
  hmsc->bot_data[9] = (uint8_t)(blk_size >>  16);
 800ea2a:	8abb      	ldrh	r3, [r7, #20]
 800ea2c:	141b      	asrs	r3, r3, #16
 800ea2e:	b2da      	uxtb	r2, r3
 800ea30:	69bb      	ldr	r3, [r7, #24]
 800ea32:	765a      	strb	r2, [r3, #25]
  hmsc->bot_data[10] = (uint8_t)(blk_size >>  8);
 800ea34:	8abb      	ldrh	r3, [r7, #20]
 800ea36:	0a1b      	lsrs	r3, r3, #8
 800ea38:	b29b      	uxth	r3, r3
 800ea3a:	b2da      	uxtb	r2, r3
 800ea3c:	69bb      	ldr	r3, [r7, #24]
 800ea3e:	769a      	strb	r2, [r3, #26]
  hmsc->bot_data[11] = (uint8_t)(blk_size);
 800ea40:	8abb      	ldrh	r3, [r7, #20]
 800ea42:	b2da      	uxtb	r2, r3
 800ea44:	69bb      	ldr	r3, [r7, #24]
 800ea46:	76da      	strb	r2, [r3, #27]

  hmsc->bot_data_length = 12U;
 800ea48:	69bb      	ldr	r3, [r7, #24]
 800ea4a:	220c      	movs	r2, #12
 800ea4c:	60da      	str	r2, [r3, #12]

  return 0;
 800ea4e:	2300      	movs	r3, #0
}
 800ea50:	4618      	mov	r0, r3
 800ea52:	3720      	adds	r7, #32
 800ea54:	46bd      	mov	sp, r7
 800ea56:	bd80      	pop	{r7, pc}

0800ea58 <SCSI_ModeSense6>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_ModeSense6(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800ea58:	b580      	push	{r7, lr}
 800ea5a:	b086      	sub	sp, #24
 800ea5c:	af00      	add	r7, sp, #0
 800ea5e:	60f8      	str	r0, [r7, #12]
 800ea60:	460b      	mov	r3, r1
 800ea62:	607a      	str	r2, [r7, #4]
 800ea64:	72fb      	strb	r3, [r7, #11]
  UNUSED(lun);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800ea66:	68fb      	ldr	r3, [r7, #12]
 800ea68:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800ea6c:	68fb      	ldr	r3, [r7, #12]
 800ea6e:	32b0      	adds	r2, #176	; 0xb0
 800ea70:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ea74:	613b      	str	r3, [r7, #16]
  uint16_t len = MODE_SENSE6_LEN;
 800ea76:	2317      	movs	r3, #23
 800ea78:	82fb      	strh	r3, [r7, #22]

  if (hmsc == NULL)
 800ea7a:	693b      	ldr	r3, [r7, #16]
 800ea7c:	2b00      	cmp	r3, #0
 800ea7e:	d102      	bne.n	800ea86 <SCSI_ModeSense6+0x2e>
  {
    return -1;
 800ea80:	f04f 33ff 	mov.w	r3, #4294967295
 800ea84:	e011      	b.n	800eaaa <SCSI_ModeSense6+0x52>
  }

  if (params[4] <= len)
 800ea86:	687b      	ldr	r3, [r7, #4]
 800ea88:	3304      	adds	r3, #4
 800ea8a:	781b      	ldrb	r3, [r3, #0]
 800ea8c:	b29b      	uxth	r3, r3
 800ea8e:	8afa      	ldrh	r2, [r7, #22]
 800ea90:	429a      	cmp	r2, r3
 800ea92:	d303      	bcc.n	800ea9c <SCSI_ModeSense6+0x44>
  {
    len = params[4];
 800ea94:	687b      	ldr	r3, [r7, #4]
 800ea96:	3304      	adds	r3, #4
 800ea98:	781b      	ldrb	r3, [r3, #0]
 800ea9a:	82fb      	strh	r3, [r7, #22]
  }

  (void)SCSI_UpdateBotData(hmsc, MSC_Mode_Sense6_data, len);
 800ea9c:	8afb      	ldrh	r3, [r7, #22]
 800ea9e:	461a      	mov	r2, r3
 800eaa0:	4904      	ldr	r1, [pc, #16]	; (800eab4 <SCSI_ModeSense6+0x5c>)
 800eaa2:	6938      	ldr	r0, [r7, #16]
 800eaa4:	f000 fe28 	bl	800f6f8 <SCSI_UpdateBotData>

  return 0;
 800eaa8:	2300      	movs	r3, #0
}
 800eaaa:	4618      	mov	r0, r3
 800eaac:	3718      	adds	r7, #24
 800eaae:	46bd      	mov	sp, r7
 800eab0:	bd80      	pop	{r7, pc}
 800eab2:	bf00      	nop
 800eab4:	20000088 	.word	0x20000088

0800eab8 <SCSI_ModeSense10>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_ModeSense10(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800eab8:	b580      	push	{r7, lr}
 800eaba:	b086      	sub	sp, #24
 800eabc:	af00      	add	r7, sp, #0
 800eabe:	60f8      	str	r0, [r7, #12]
 800eac0:	460b      	mov	r3, r1
 800eac2:	607a      	str	r2, [r7, #4]
 800eac4:	72fb      	strb	r3, [r7, #11]
  UNUSED(lun);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800eac6:	68fb      	ldr	r3, [r7, #12]
 800eac8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800eacc:	68fb      	ldr	r3, [r7, #12]
 800eace:	32b0      	adds	r2, #176	; 0xb0
 800ead0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ead4:	613b      	str	r3, [r7, #16]
  uint16_t len = MODE_SENSE10_LEN;
 800ead6:	231b      	movs	r3, #27
 800ead8:	82fb      	strh	r3, [r7, #22]

  if (hmsc == NULL)
 800eada:	693b      	ldr	r3, [r7, #16]
 800eadc:	2b00      	cmp	r3, #0
 800eade:	d102      	bne.n	800eae6 <SCSI_ModeSense10+0x2e>
  {
    return -1;
 800eae0:	f04f 33ff 	mov.w	r3, #4294967295
 800eae4:	e011      	b.n	800eb0a <SCSI_ModeSense10+0x52>
  }

  if (params[8] <= len)
 800eae6:	687b      	ldr	r3, [r7, #4]
 800eae8:	3308      	adds	r3, #8
 800eaea:	781b      	ldrb	r3, [r3, #0]
 800eaec:	b29b      	uxth	r3, r3
 800eaee:	8afa      	ldrh	r2, [r7, #22]
 800eaf0:	429a      	cmp	r2, r3
 800eaf2:	d303      	bcc.n	800eafc <SCSI_ModeSense10+0x44>
  {
    len = params[8];
 800eaf4:	687b      	ldr	r3, [r7, #4]
 800eaf6:	3308      	adds	r3, #8
 800eaf8:	781b      	ldrb	r3, [r3, #0]
 800eafa:	82fb      	strh	r3, [r7, #22]
  }

  (void)SCSI_UpdateBotData(hmsc, MSC_Mode_Sense10_data, len);
 800eafc:	8afb      	ldrh	r3, [r7, #22]
 800eafe:	461a      	mov	r2, r3
 800eb00:	4904      	ldr	r1, [pc, #16]	; (800eb14 <SCSI_ModeSense10+0x5c>)
 800eb02:	6938      	ldr	r0, [r7, #16]
 800eb04:	f000 fdf8 	bl	800f6f8 <SCSI_UpdateBotData>

  return 0;
 800eb08:	2300      	movs	r3, #0
}
 800eb0a:	4618      	mov	r0, r3
 800eb0c:	3718      	adds	r7, #24
 800eb0e:	46bd      	mov	sp, r7
 800eb10:	bd80      	pop	{r7, pc}
 800eb12:	bf00      	nop
 800eb14:	200000a0 	.word	0x200000a0

0800eb18 <SCSI_RequestSense>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_RequestSense(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800eb18:	b580      	push	{r7, lr}
 800eb1a:	b086      	sub	sp, #24
 800eb1c:	af00      	add	r7, sp, #0
 800eb1e:	60f8      	str	r0, [r7, #12]
 800eb20:	460b      	mov	r3, r1
 800eb22:	607a      	str	r2, [r7, #4]
 800eb24:	72fb      	strb	r3, [r7, #11]
  UNUSED(lun);
  uint8_t i;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800eb26:	68fb      	ldr	r3, [r7, #12]
 800eb28:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800eb2c:	68fb      	ldr	r3, [r7, #12]
 800eb2e:	32b0      	adds	r2, #176	; 0xb0
 800eb30:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800eb34:	613b      	str	r3, [r7, #16]

  if (hmsc == NULL)
 800eb36:	693b      	ldr	r3, [r7, #16]
 800eb38:	2b00      	cmp	r3, #0
 800eb3a:	d102      	bne.n	800eb42 <SCSI_RequestSense+0x2a>
  {
    return -1;
 800eb3c:	f04f 33ff 	mov.w	r3, #4294967295
 800eb40:	e069      	b.n	800ec16 <SCSI_RequestSense+0xfe>
  }

  if (hmsc->cbw.dDataLength == 0U)
 800eb42:	693b      	ldr	r3, [r7, #16]
 800eb44:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 800eb48:	2b00      	cmp	r3, #0
 800eb4a:	d10a      	bne.n	800eb62 <SCSI_RequestSense+0x4a>
  {
    SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800eb4c:	693b      	ldr	r3, [r7, #16]
 800eb4e:	f893 121d 	ldrb.w	r1, [r3, #541]	; 0x21d
 800eb52:	2320      	movs	r3, #32
 800eb54:	2205      	movs	r2, #5
 800eb56:	68f8      	ldr	r0, [r7, #12]
 800eb58:	f000 f861 	bl	800ec1e <SCSI_SenseCode>
    return -1;
 800eb5c:	f04f 33ff 	mov.w	r3, #4294967295
 800eb60:	e059      	b.n	800ec16 <SCSI_RequestSense+0xfe>
  }

  for (i = 0U; i < REQUEST_SENSE_DATA_LEN; i++)
 800eb62:	2300      	movs	r3, #0
 800eb64:	75fb      	strb	r3, [r7, #23]
 800eb66:	e007      	b.n	800eb78 <SCSI_RequestSense+0x60>
  {
    hmsc->bot_data[i] = 0U;
 800eb68:	7dfb      	ldrb	r3, [r7, #23]
 800eb6a:	693a      	ldr	r2, [r7, #16]
 800eb6c:	4413      	add	r3, r2
 800eb6e:	2200      	movs	r2, #0
 800eb70:	741a      	strb	r2, [r3, #16]
  for (i = 0U; i < REQUEST_SENSE_DATA_LEN; i++)
 800eb72:	7dfb      	ldrb	r3, [r7, #23]
 800eb74:	3301      	adds	r3, #1
 800eb76:	75fb      	strb	r3, [r7, #23]
 800eb78:	7dfb      	ldrb	r3, [r7, #23]
 800eb7a:	2b11      	cmp	r3, #17
 800eb7c:	d9f4      	bls.n	800eb68 <SCSI_RequestSense+0x50>
  }

  hmsc->bot_data[0] = 0x70U;
 800eb7e:	693b      	ldr	r3, [r7, #16]
 800eb80:	2270      	movs	r2, #112	; 0x70
 800eb82:	741a      	strb	r2, [r3, #16]
  hmsc->bot_data[7] = REQUEST_SENSE_DATA_LEN - 6U;
 800eb84:	693b      	ldr	r3, [r7, #16]
 800eb86:	220c      	movs	r2, #12
 800eb88:	75da      	strb	r2, [r3, #23]

  if ((hmsc->scsi_sense_head != hmsc->scsi_sense_tail))
 800eb8a:	693b      	ldr	r3, [r7, #16]
 800eb8c:	f893 2260 	ldrb.w	r2, [r3, #608]	; 0x260
 800eb90:	693b      	ldr	r3, [r7, #16]
 800eb92:	f893 3261 	ldrb.w	r3, [r3, #609]	; 0x261
 800eb96:	429a      	cmp	r2, r3
 800eb98:	d02e      	beq.n	800ebf8 <SCSI_RequestSense+0xe0>
  {
    hmsc->bot_data[2] = (uint8_t)hmsc->scsi_sense[hmsc->scsi_sense_head].Skey;
 800eb9a:	693b      	ldr	r3, [r7, #16]
 800eb9c:	f893 3260 	ldrb.w	r3, [r3, #608]	; 0x260
 800eba0:	461a      	mov	r2, r3
 800eba2:	693b      	ldr	r3, [r7, #16]
 800eba4:	3248      	adds	r2, #72	; 0x48
 800eba6:	f813 2032 	ldrb.w	r2, [r3, r2, lsl #3]
 800ebaa:	693b      	ldr	r3, [r7, #16]
 800ebac:	749a      	strb	r2, [r3, #18]
    hmsc->bot_data[12] = (uint8_t)hmsc->scsi_sense[hmsc->scsi_sense_head].w.b.ASC;
 800ebae:	693b      	ldr	r3, [r7, #16]
 800ebb0:	f893 3260 	ldrb.w	r3, [r3, #608]	; 0x260
 800ebb4:	693a      	ldr	r2, [r7, #16]
 800ebb6:	3348      	adds	r3, #72	; 0x48
 800ebb8:	00db      	lsls	r3, r3, #3
 800ebba:	4413      	add	r3, r2
 800ebbc:	791a      	ldrb	r2, [r3, #4]
 800ebbe:	693b      	ldr	r3, [r7, #16]
 800ebc0:	771a      	strb	r2, [r3, #28]
    hmsc->bot_data[13] = (uint8_t)hmsc->scsi_sense[hmsc->scsi_sense_head].w.b.ASCQ;
 800ebc2:	693b      	ldr	r3, [r7, #16]
 800ebc4:	f893 3260 	ldrb.w	r3, [r3, #608]	; 0x260
 800ebc8:	693a      	ldr	r2, [r7, #16]
 800ebca:	3348      	adds	r3, #72	; 0x48
 800ebcc:	00db      	lsls	r3, r3, #3
 800ebce:	4413      	add	r3, r2
 800ebd0:	795a      	ldrb	r2, [r3, #5]
 800ebd2:	693b      	ldr	r3, [r7, #16]
 800ebd4:	775a      	strb	r2, [r3, #29]
    hmsc->scsi_sense_head++;
 800ebd6:	693b      	ldr	r3, [r7, #16]
 800ebd8:	f893 3260 	ldrb.w	r3, [r3, #608]	; 0x260
 800ebdc:	3301      	adds	r3, #1
 800ebde:	b2da      	uxtb	r2, r3
 800ebe0:	693b      	ldr	r3, [r7, #16]
 800ebe2:	f883 2260 	strb.w	r2, [r3, #608]	; 0x260

    if (hmsc->scsi_sense_head == SENSE_LIST_DEEPTH)
 800ebe6:	693b      	ldr	r3, [r7, #16]
 800ebe8:	f893 3260 	ldrb.w	r3, [r3, #608]	; 0x260
 800ebec:	2b04      	cmp	r3, #4
 800ebee:	d103      	bne.n	800ebf8 <SCSI_RequestSense+0xe0>
    {
      hmsc->scsi_sense_head = 0U;
 800ebf0:	693b      	ldr	r3, [r7, #16]
 800ebf2:	2200      	movs	r2, #0
 800ebf4:	f883 2260 	strb.w	r2, [r3, #608]	; 0x260
    }
  }

  hmsc->bot_data_length = REQUEST_SENSE_DATA_LEN;
 800ebf8:	693b      	ldr	r3, [r7, #16]
 800ebfa:	2212      	movs	r2, #18
 800ebfc:	60da      	str	r2, [r3, #12]

  if (params[4] <= REQUEST_SENSE_DATA_LEN)
 800ebfe:	687b      	ldr	r3, [r7, #4]
 800ec00:	3304      	adds	r3, #4
 800ec02:	781b      	ldrb	r3, [r3, #0]
 800ec04:	2b12      	cmp	r3, #18
 800ec06:	d805      	bhi.n	800ec14 <SCSI_RequestSense+0xfc>
  {
    hmsc->bot_data_length = params[4];
 800ec08:	687b      	ldr	r3, [r7, #4]
 800ec0a:	3304      	adds	r3, #4
 800ec0c:	781b      	ldrb	r3, [r3, #0]
 800ec0e:	461a      	mov	r2, r3
 800ec10:	693b      	ldr	r3, [r7, #16]
 800ec12:	60da      	str	r2, [r3, #12]
  }

  return 0;
 800ec14:	2300      	movs	r3, #0
}
 800ec16:	4618      	mov	r0, r3
 800ec18:	3718      	adds	r7, #24
 800ec1a:	46bd      	mov	sp, r7
 800ec1c:	bd80      	pop	{r7, pc}

0800ec1e <SCSI_SenseCode>:
  * @param  ASC: Additional Sense Code
  * @retval none

  */
void SCSI_SenseCode(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t sKey, uint8_t ASC)
{
 800ec1e:	b480      	push	{r7}
 800ec20:	b085      	sub	sp, #20
 800ec22:	af00      	add	r7, sp, #0
 800ec24:	6078      	str	r0, [r7, #4]
 800ec26:	4608      	mov	r0, r1
 800ec28:	4611      	mov	r1, r2
 800ec2a:	461a      	mov	r2, r3
 800ec2c:	4603      	mov	r3, r0
 800ec2e:	70fb      	strb	r3, [r7, #3]
 800ec30:	460b      	mov	r3, r1
 800ec32:	70bb      	strb	r3, [r7, #2]
 800ec34:	4613      	mov	r3, r2
 800ec36:	707b      	strb	r3, [r7, #1]
  UNUSED(lun);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800ec38:	687b      	ldr	r3, [r7, #4]
 800ec3a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800ec3e:	687b      	ldr	r3, [r7, #4]
 800ec40:	32b0      	adds	r2, #176	; 0xb0
 800ec42:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ec46:	60fb      	str	r3, [r7, #12]

  if (hmsc == NULL)
 800ec48:	68fb      	ldr	r3, [r7, #12]
 800ec4a:	2b00      	cmp	r3, #0
 800ec4c:	d02c      	beq.n	800eca8 <SCSI_SenseCode+0x8a>
  {
    return;
  }

  hmsc->scsi_sense[hmsc->scsi_sense_tail].Skey = sKey;
 800ec4e:	68fb      	ldr	r3, [r7, #12]
 800ec50:	f893 3261 	ldrb.w	r3, [r3, #609]	; 0x261
 800ec54:	461a      	mov	r2, r3
 800ec56:	68fb      	ldr	r3, [r7, #12]
 800ec58:	3248      	adds	r2, #72	; 0x48
 800ec5a:	78b9      	ldrb	r1, [r7, #2]
 800ec5c:	f803 1032 	strb.w	r1, [r3, r2, lsl #3]
  hmsc->scsi_sense[hmsc->scsi_sense_tail].w.b.ASC = ASC;
 800ec60:	68fb      	ldr	r3, [r7, #12]
 800ec62:	f893 3261 	ldrb.w	r3, [r3, #609]	; 0x261
 800ec66:	68fa      	ldr	r2, [r7, #12]
 800ec68:	3348      	adds	r3, #72	; 0x48
 800ec6a:	00db      	lsls	r3, r3, #3
 800ec6c:	4413      	add	r3, r2
 800ec6e:	787a      	ldrb	r2, [r7, #1]
 800ec70:	711a      	strb	r2, [r3, #4]
  hmsc->scsi_sense[hmsc->scsi_sense_tail].w.b.ASCQ = 0U;
 800ec72:	68fb      	ldr	r3, [r7, #12]
 800ec74:	f893 3261 	ldrb.w	r3, [r3, #609]	; 0x261
 800ec78:	68fa      	ldr	r2, [r7, #12]
 800ec7a:	3348      	adds	r3, #72	; 0x48
 800ec7c:	00db      	lsls	r3, r3, #3
 800ec7e:	4413      	add	r3, r2
 800ec80:	2200      	movs	r2, #0
 800ec82:	715a      	strb	r2, [r3, #5]
  hmsc->scsi_sense_tail++;
 800ec84:	68fb      	ldr	r3, [r7, #12]
 800ec86:	f893 3261 	ldrb.w	r3, [r3, #609]	; 0x261
 800ec8a:	3301      	adds	r3, #1
 800ec8c:	b2da      	uxtb	r2, r3
 800ec8e:	68fb      	ldr	r3, [r7, #12]
 800ec90:	f883 2261 	strb.w	r2, [r3, #609]	; 0x261

  if (hmsc->scsi_sense_tail == SENSE_LIST_DEEPTH)
 800ec94:	68fb      	ldr	r3, [r7, #12]
 800ec96:	f893 3261 	ldrb.w	r3, [r3, #609]	; 0x261
 800ec9a:	2b04      	cmp	r3, #4
 800ec9c:	d105      	bne.n	800ecaa <SCSI_SenseCode+0x8c>
  {
    hmsc->scsi_sense_tail = 0U;
 800ec9e:	68fb      	ldr	r3, [r7, #12]
 800eca0:	2200      	movs	r2, #0
 800eca2:	f883 2261 	strb.w	r2, [r3, #609]	; 0x261
 800eca6:	e000      	b.n	800ecaa <SCSI_SenseCode+0x8c>
    return;
 800eca8:	bf00      	nop
  }
}
 800ecaa:	3714      	adds	r7, #20
 800ecac:	46bd      	mov	sp, r7
 800ecae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ecb2:	4770      	bx	lr

0800ecb4 <SCSI_StartStopUnit>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_StartStopUnit(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800ecb4:	b580      	push	{r7, lr}
 800ecb6:	b086      	sub	sp, #24
 800ecb8:	af00      	add	r7, sp, #0
 800ecba:	60f8      	str	r0, [r7, #12]
 800ecbc:	460b      	mov	r3, r1
 800ecbe:	607a      	str	r2, [r7, #4]
 800ecc0:	72fb      	strb	r3, [r7, #11]
  UNUSED(lun);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800ecc2:	68fb      	ldr	r3, [r7, #12]
 800ecc4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800ecc8:	68fb      	ldr	r3, [r7, #12]
 800ecca:	32b0      	adds	r2, #176	; 0xb0
 800eccc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ecd0:	617b      	str	r3, [r7, #20]

  if (hmsc == NULL)
 800ecd2:	697b      	ldr	r3, [r7, #20]
 800ecd4:	2b00      	cmp	r3, #0
 800ecd6:	d102      	bne.n	800ecde <SCSI_StartStopUnit+0x2a>
  {
    return -1;
 800ecd8:	f04f 33ff 	mov.w	r3, #4294967295
 800ecdc:	e03b      	b.n	800ed56 <SCSI_StartStopUnit+0xa2>
  }

  if ((hmsc->scsi_medium_state == SCSI_MEDIUM_LOCKED) && ((params[4] & 0x3U) == 2U))
 800ecde:	697b      	ldr	r3, [r7, #20]
 800ece0:	f893 3262 	ldrb.w	r3, [r3, #610]	; 0x262
 800ece4:	2b01      	cmp	r3, #1
 800ece6:	d10f      	bne.n	800ed08 <SCSI_StartStopUnit+0x54>
 800ece8:	687b      	ldr	r3, [r7, #4]
 800ecea:	3304      	adds	r3, #4
 800ecec:	781b      	ldrb	r3, [r3, #0]
 800ecee:	f003 0303 	and.w	r3, r3, #3
 800ecf2:	2b02      	cmp	r3, #2
 800ecf4:	d108      	bne.n	800ed08 <SCSI_StartStopUnit+0x54>
  {
    SCSI_SenseCode(pdev, lun, ILLEGAL_REQUEST, INVALID_FIELED_IN_COMMAND);
 800ecf6:	7af9      	ldrb	r1, [r7, #11]
 800ecf8:	2324      	movs	r3, #36	; 0x24
 800ecfa:	2205      	movs	r2, #5
 800ecfc:	68f8      	ldr	r0, [r7, #12]
 800ecfe:	f7ff ff8e 	bl	800ec1e <SCSI_SenseCode>

    return -1;
 800ed02:	f04f 33ff 	mov.w	r3, #4294967295
 800ed06:	e026      	b.n	800ed56 <SCSI_StartStopUnit+0xa2>
  }

  if ((params[4] & 0x3U) == 0x1U) /* START=1 */
 800ed08:	687b      	ldr	r3, [r7, #4]
 800ed0a:	3304      	adds	r3, #4
 800ed0c:	781b      	ldrb	r3, [r3, #0]
 800ed0e:	f003 0303 	and.w	r3, r3, #3
 800ed12:	2b01      	cmp	r3, #1
 800ed14:	d104      	bne.n	800ed20 <SCSI_StartStopUnit+0x6c>
  {
    hmsc->scsi_medium_state = SCSI_MEDIUM_UNLOCKED;
 800ed16:	697b      	ldr	r3, [r7, #20]
 800ed18:	2200      	movs	r2, #0
 800ed1a:	f883 2262 	strb.w	r2, [r3, #610]	; 0x262
 800ed1e:	e016      	b.n	800ed4e <SCSI_StartStopUnit+0x9a>
  }
  else if ((params[4] & 0x3U) == 0x2U) /* START=0 and LOEJ Load Eject=1 */
 800ed20:	687b      	ldr	r3, [r7, #4]
 800ed22:	3304      	adds	r3, #4
 800ed24:	781b      	ldrb	r3, [r3, #0]
 800ed26:	f003 0303 	and.w	r3, r3, #3
 800ed2a:	2b02      	cmp	r3, #2
 800ed2c:	d104      	bne.n	800ed38 <SCSI_StartStopUnit+0x84>
  {
    hmsc->scsi_medium_state = SCSI_MEDIUM_EJECTED;
 800ed2e:	697b      	ldr	r3, [r7, #20]
 800ed30:	2202      	movs	r2, #2
 800ed32:	f883 2262 	strb.w	r2, [r3, #610]	; 0x262
 800ed36:	e00a      	b.n	800ed4e <SCSI_StartStopUnit+0x9a>
  }
  else if ((params[4] & 0x3U) == 0x3U) /* START=1 and LOEJ Load Eject=1 */
 800ed38:	687b      	ldr	r3, [r7, #4]
 800ed3a:	3304      	adds	r3, #4
 800ed3c:	781b      	ldrb	r3, [r3, #0]
 800ed3e:	f003 0303 	and.w	r3, r3, #3
 800ed42:	2b03      	cmp	r3, #3
 800ed44:	d103      	bne.n	800ed4e <SCSI_StartStopUnit+0x9a>
  {
    hmsc->scsi_medium_state = SCSI_MEDIUM_UNLOCKED;
 800ed46:	697b      	ldr	r3, [r7, #20]
 800ed48:	2200      	movs	r2, #0
 800ed4a:	f883 2262 	strb.w	r2, [r3, #610]	; 0x262
  }
  else
  {
    /* .. */
  }
  hmsc->bot_data_length = 0U;
 800ed4e:	697b      	ldr	r3, [r7, #20]
 800ed50:	2200      	movs	r2, #0
 800ed52:	60da      	str	r2, [r3, #12]

  return 0;
 800ed54:	2300      	movs	r3, #0
}
 800ed56:	4618      	mov	r0, r3
 800ed58:	3718      	adds	r7, #24
 800ed5a:	46bd      	mov	sp, r7
 800ed5c:	bd80      	pop	{r7, pc}

0800ed5e <SCSI_AllowPreventRemovable>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_AllowPreventRemovable(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800ed5e:	b480      	push	{r7}
 800ed60:	b087      	sub	sp, #28
 800ed62:	af00      	add	r7, sp, #0
 800ed64:	60f8      	str	r0, [r7, #12]
 800ed66:	460b      	mov	r3, r1
 800ed68:	607a      	str	r2, [r7, #4]
 800ed6a:	72fb      	strb	r3, [r7, #11]
  UNUSED(lun);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800ed6c:	68fb      	ldr	r3, [r7, #12]
 800ed6e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800ed72:	68fb      	ldr	r3, [r7, #12]
 800ed74:	32b0      	adds	r2, #176	; 0xb0
 800ed76:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ed7a:	617b      	str	r3, [r7, #20]

  if (hmsc == NULL)
 800ed7c:	697b      	ldr	r3, [r7, #20]
 800ed7e:	2b00      	cmp	r3, #0
 800ed80:	d102      	bne.n	800ed88 <SCSI_AllowPreventRemovable+0x2a>
  {
    return -1;
 800ed82:	f04f 33ff 	mov.w	r3, #4294967295
 800ed86:	e011      	b.n	800edac <SCSI_AllowPreventRemovable+0x4e>
  }

  if (params[4] == 0U)
 800ed88:	687b      	ldr	r3, [r7, #4]
 800ed8a:	3304      	adds	r3, #4
 800ed8c:	781b      	ldrb	r3, [r3, #0]
 800ed8e:	2b00      	cmp	r3, #0
 800ed90:	d104      	bne.n	800ed9c <SCSI_AllowPreventRemovable+0x3e>
  {
    hmsc->scsi_medium_state = SCSI_MEDIUM_UNLOCKED;
 800ed92:	697b      	ldr	r3, [r7, #20]
 800ed94:	2200      	movs	r2, #0
 800ed96:	f883 2262 	strb.w	r2, [r3, #610]	; 0x262
 800ed9a:	e003      	b.n	800eda4 <SCSI_AllowPreventRemovable+0x46>
  }
  else
  {
    hmsc->scsi_medium_state = SCSI_MEDIUM_LOCKED;
 800ed9c:	697b      	ldr	r3, [r7, #20]
 800ed9e:	2201      	movs	r2, #1
 800eda0:	f883 2262 	strb.w	r2, [r3, #610]	; 0x262
  }

  hmsc->bot_data_length = 0U;
 800eda4:	697b      	ldr	r3, [r7, #20]
 800eda6:	2200      	movs	r2, #0
 800eda8:	60da      	str	r2, [r3, #12]

  return 0;
 800edaa:	2300      	movs	r3, #0
}
 800edac:	4618      	mov	r0, r3
 800edae:	371c      	adds	r7, #28
 800edb0:	46bd      	mov	sp, r7
 800edb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800edb6:	4770      	bx	lr

0800edb8 <SCSI_Read10>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_Read10(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800edb8:	b580      	push	{r7, lr}
 800edba:	b086      	sub	sp, #24
 800edbc:	af00      	add	r7, sp, #0
 800edbe:	60f8      	str	r0, [r7, #12]
 800edc0:	460b      	mov	r3, r1
 800edc2:	607a      	str	r2, [r7, #4]
 800edc4:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800edc6:	68fb      	ldr	r3, [r7, #12]
 800edc8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800edcc:	68fb      	ldr	r3, [r7, #12]
 800edce:	32b0      	adds	r2, #176	; 0xb0
 800edd0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800edd4:	617b      	str	r3, [r7, #20]

  if (hmsc == NULL)
 800edd6:	697b      	ldr	r3, [r7, #20]
 800edd8:	2b00      	cmp	r3, #0
 800edda:	d102      	bne.n	800ede2 <SCSI_Read10+0x2a>
  {
    return -1;
 800eddc:	f04f 33ff 	mov.w	r3, #4294967295
 800ede0:	e090      	b.n	800ef04 <SCSI_Read10+0x14c>
  }

  if (hmsc->bot_state == USBD_BOT_IDLE) /* Idle */
 800ede2:	697b      	ldr	r3, [r7, #20]
 800ede4:	7a1b      	ldrb	r3, [r3, #8]
 800ede6:	2b00      	cmp	r3, #0
 800ede8:	f040 8082 	bne.w	800eef0 <SCSI_Read10+0x138>
  {
    /* case 10 : Ho <> Di */
    if ((hmsc->cbw.bmFlags & 0x80U) != 0x80U)
 800edec:	697b      	ldr	r3, [r7, #20]
 800edee:	f893 321c 	ldrb.w	r3, [r3, #540]	; 0x21c
 800edf2:	b25b      	sxtb	r3, r3
 800edf4:	2b00      	cmp	r3, #0
 800edf6:	db0a      	blt.n	800ee0e <SCSI_Read10+0x56>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800edf8:	697b      	ldr	r3, [r7, #20]
 800edfa:	f893 121d 	ldrb.w	r1, [r3, #541]	; 0x21d
 800edfe:	2320      	movs	r3, #32
 800ee00:	2205      	movs	r2, #5
 800ee02:	68f8      	ldr	r0, [r7, #12]
 800ee04:	f7ff ff0b 	bl	800ec1e <SCSI_SenseCode>
      return -1;
 800ee08:	f04f 33ff 	mov.w	r3, #4294967295
 800ee0c:	e07a      	b.n	800ef04 <SCSI_Read10+0x14c>
    }

    if (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED)
 800ee0e:	697b      	ldr	r3, [r7, #20]
 800ee10:	f893 3262 	ldrb.w	r3, [r3, #610]	; 0x262
 800ee14:	2b02      	cmp	r3, #2
 800ee16:	d108      	bne.n	800ee2a <SCSI_Read10+0x72>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800ee18:	7af9      	ldrb	r1, [r7, #11]
 800ee1a:	233a      	movs	r3, #58	; 0x3a
 800ee1c:	2202      	movs	r2, #2
 800ee1e:	68f8      	ldr	r0, [r7, #12]
 800ee20:	f7ff fefd 	bl	800ec1e <SCSI_SenseCode>

      return -1;
 800ee24:	f04f 33ff 	mov.w	r3, #4294967295
 800ee28:	e06c      	b.n	800ef04 <SCSI_Read10+0x14c>
    }

    if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsReady(lun) != 0)
 800ee2a:	68fb      	ldr	r3, [r7, #12]
 800ee2c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800ee30:	68fa      	ldr	r2, [r7, #12]
 800ee32:	33b0      	adds	r3, #176	; 0xb0
 800ee34:	009b      	lsls	r3, r3, #2
 800ee36:	4413      	add	r3, r2
 800ee38:	685b      	ldr	r3, [r3, #4]
 800ee3a:	689b      	ldr	r3, [r3, #8]
 800ee3c:	7afa      	ldrb	r2, [r7, #11]
 800ee3e:	4610      	mov	r0, r2
 800ee40:	4798      	blx	r3
 800ee42:	4603      	mov	r3, r0
 800ee44:	2b00      	cmp	r3, #0
 800ee46:	d008      	beq.n	800ee5a <SCSI_Read10+0xa2>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800ee48:	7af9      	ldrb	r1, [r7, #11]
 800ee4a:	233a      	movs	r3, #58	; 0x3a
 800ee4c:	2202      	movs	r2, #2
 800ee4e:	68f8      	ldr	r0, [r7, #12]
 800ee50:	f7ff fee5 	bl	800ec1e <SCSI_SenseCode>
      return -1;
 800ee54:	f04f 33ff 	mov.w	r3, #4294967295
 800ee58:	e054      	b.n	800ef04 <SCSI_Read10+0x14c>
    }

    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 800ee5a:	687b      	ldr	r3, [r7, #4]
 800ee5c:	3302      	adds	r3, #2
 800ee5e:	781b      	ldrb	r3, [r3, #0]
 800ee60:	061a      	lsls	r2, r3, #24
                          ((uint32_t)params[3] << 16) |
 800ee62:	687b      	ldr	r3, [r7, #4]
 800ee64:	3303      	adds	r3, #3
 800ee66:	781b      	ldrb	r3, [r3, #0]
 800ee68:	041b      	lsls	r3, r3, #16
    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 800ee6a:	431a      	orrs	r2, r3
                          ((uint32_t)params[4] <<  8) |
 800ee6c:	687b      	ldr	r3, [r7, #4]
 800ee6e:	3304      	adds	r3, #4
 800ee70:	781b      	ldrb	r3, [r3, #0]
 800ee72:	021b      	lsls	r3, r3, #8
                          ((uint32_t)params[3] << 16) |
 800ee74:	4313      	orrs	r3, r2
                          (uint32_t)params[5];
 800ee76:	687a      	ldr	r2, [r7, #4]
 800ee78:	3205      	adds	r2, #5
 800ee7a:	7812      	ldrb	r2, [r2, #0]
                          ((uint32_t)params[4] <<  8) |
 800ee7c:	431a      	orrs	r2, r3
    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 800ee7e:	697b      	ldr	r3, [r7, #20]
 800ee80:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c

    hmsc->scsi_blk_len = ((uint32_t)params[7] <<  8) | (uint32_t)params[8];
 800ee84:	687b      	ldr	r3, [r7, #4]
 800ee86:	3307      	adds	r3, #7
 800ee88:	781b      	ldrb	r3, [r3, #0]
 800ee8a:	021b      	lsls	r3, r3, #8
 800ee8c:	687a      	ldr	r2, [r7, #4]
 800ee8e:	3208      	adds	r2, #8
 800ee90:	7812      	ldrb	r2, [r2, #0]
 800ee92:	431a      	orrs	r2, r3
 800ee94:	697b      	ldr	r3, [r7, #20]
 800ee96:	f8c3 2270 	str.w	r2, [r3, #624]	; 0x270

    if (SCSI_CheckAddressRange(pdev, lun, hmsc->scsi_blk_addr,
 800ee9a:	697b      	ldr	r3, [r7, #20]
 800ee9c:	f8d3 226c 	ldr.w	r2, [r3, #620]	; 0x26c
 800eea0:	697b      	ldr	r3, [r7, #20]
 800eea2:	f8d3 3270 	ldr.w	r3, [r3, #624]	; 0x270
 800eea6:	7af9      	ldrb	r1, [r7, #11]
 800eea8:	68f8      	ldr	r0, [r7, #12]
 800eeaa:	f000 fadc 	bl	800f466 <SCSI_CheckAddressRange>
 800eeae:	4603      	mov	r3, r0
 800eeb0:	2b00      	cmp	r3, #0
 800eeb2:	da02      	bge.n	800eeba <SCSI_Read10+0x102>
                               hmsc->scsi_blk_len) < 0)
    {
      return -1; /* error */
 800eeb4:	f04f 33ff 	mov.w	r3, #4294967295
 800eeb8:	e024      	b.n	800ef04 <SCSI_Read10+0x14c>
    }

    /* cases 4,5 : Hi <> Dn */
    if (hmsc->cbw.dDataLength != (hmsc->scsi_blk_len * hmsc->scsi_blk_size))
 800eeba:	697b      	ldr	r3, [r7, #20]
 800eebc:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
 800eec0:	697b      	ldr	r3, [r7, #20]
 800eec2:	f8d3 3270 	ldr.w	r3, [r3, #624]	; 0x270
 800eec6:	6979      	ldr	r1, [r7, #20]
 800eec8:	f8b1 1264 	ldrh.w	r1, [r1, #612]	; 0x264
 800eecc:	fb01 f303 	mul.w	r3, r1, r3
 800eed0:	429a      	cmp	r2, r3
 800eed2:	d00a      	beq.n	800eeea <SCSI_Read10+0x132>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800eed4:	697b      	ldr	r3, [r7, #20]
 800eed6:	f893 121d 	ldrb.w	r1, [r3, #541]	; 0x21d
 800eeda:	2320      	movs	r3, #32
 800eedc:	2205      	movs	r2, #5
 800eede:	68f8      	ldr	r0, [r7, #12]
 800eee0:	f7ff fe9d 	bl	800ec1e <SCSI_SenseCode>
      return -1;
 800eee4:	f04f 33ff 	mov.w	r3, #4294967295
 800eee8:	e00c      	b.n	800ef04 <SCSI_Read10+0x14c>
    }

    hmsc->bot_state = USBD_BOT_DATA_IN;
 800eeea:	697b      	ldr	r3, [r7, #20]
 800eeec:	2202      	movs	r2, #2
 800eeee:	721a      	strb	r2, [r3, #8]
  }
  hmsc->bot_data_length = MSC_MEDIA_PACKET;
 800eef0:	697b      	ldr	r3, [r7, #20]
 800eef2:	f44f 7200 	mov.w	r2, #512	; 0x200
 800eef6:	60da      	str	r2, [r3, #12]

  return SCSI_ProcessRead(pdev, lun);
 800eef8:	7afb      	ldrb	r3, [r7, #11]
 800eefa:	4619      	mov	r1, r3
 800eefc:	68f8      	ldr	r0, [r7, #12]
 800eefe:	f000 fadf 	bl	800f4c0 <SCSI_ProcessRead>
 800ef02:	4603      	mov	r3, r0
}
 800ef04:	4618      	mov	r0, r3
 800ef06:	3718      	adds	r7, #24
 800ef08:	46bd      	mov	sp, r7
 800ef0a:	bd80      	pop	{r7, pc}

0800ef0c <SCSI_Read12>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_Read12(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800ef0c:	b580      	push	{r7, lr}
 800ef0e:	b086      	sub	sp, #24
 800ef10:	af00      	add	r7, sp, #0
 800ef12:	60f8      	str	r0, [r7, #12]
 800ef14:	460b      	mov	r3, r1
 800ef16:	607a      	str	r2, [r7, #4]
 800ef18:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800ef1a:	68fb      	ldr	r3, [r7, #12]
 800ef1c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800ef20:	68fb      	ldr	r3, [r7, #12]
 800ef22:	32b0      	adds	r2, #176	; 0xb0
 800ef24:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ef28:	617b      	str	r3, [r7, #20]

  if (hmsc == NULL)
 800ef2a:	697b      	ldr	r3, [r7, #20]
 800ef2c:	2b00      	cmp	r3, #0
 800ef2e:	d102      	bne.n	800ef36 <SCSI_Read12+0x2a>
  {
    return -1;
 800ef30:	f04f 33ff 	mov.w	r3, #4294967295
 800ef34:	e09a      	b.n	800f06c <SCSI_Read12+0x160>
  }

  if (hmsc->bot_state == USBD_BOT_IDLE) /* Idle */
 800ef36:	697b      	ldr	r3, [r7, #20]
 800ef38:	7a1b      	ldrb	r3, [r3, #8]
 800ef3a:	2b00      	cmp	r3, #0
 800ef3c:	f040 808c 	bne.w	800f058 <SCSI_Read12+0x14c>
  {
    /* case 10 : Ho <> Di */
    if ((hmsc->cbw.bmFlags & 0x80U) != 0x80U)
 800ef40:	697b      	ldr	r3, [r7, #20]
 800ef42:	f893 321c 	ldrb.w	r3, [r3, #540]	; 0x21c
 800ef46:	b25b      	sxtb	r3, r3
 800ef48:	2b00      	cmp	r3, #0
 800ef4a:	db0a      	blt.n	800ef62 <SCSI_Read12+0x56>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800ef4c:	697b      	ldr	r3, [r7, #20]
 800ef4e:	f893 121d 	ldrb.w	r1, [r3, #541]	; 0x21d
 800ef52:	2320      	movs	r3, #32
 800ef54:	2205      	movs	r2, #5
 800ef56:	68f8      	ldr	r0, [r7, #12]
 800ef58:	f7ff fe61 	bl	800ec1e <SCSI_SenseCode>
      return -1;
 800ef5c:	f04f 33ff 	mov.w	r3, #4294967295
 800ef60:	e084      	b.n	800f06c <SCSI_Read12+0x160>
    }

    if (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED)
 800ef62:	697b      	ldr	r3, [r7, #20]
 800ef64:	f893 3262 	ldrb.w	r3, [r3, #610]	; 0x262
 800ef68:	2b02      	cmp	r3, #2
 800ef6a:	d108      	bne.n	800ef7e <SCSI_Read12+0x72>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800ef6c:	7af9      	ldrb	r1, [r7, #11]
 800ef6e:	233a      	movs	r3, #58	; 0x3a
 800ef70:	2202      	movs	r2, #2
 800ef72:	68f8      	ldr	r0, [r7, #12]
 800ef74:	f7ff fe53 	bl	800ec1e <SCSI_SenseCode>
      return -1;
 800ef78:	f04f 33ff 	mov.w	r3, #4294967295
 800ef7c:	e076      	b.n	800f06c <SCSI_Read12+0x160>
    }

    if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsReady(lun) != 0)
 800ef7e:	68fb      	ldr	r3, [r7, #12]
 800ef80:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800ef84:	68fa      	ldr	r2, [r7, #12]
 800ef86:	33b0      	adds	r3, #176	; 0xb0
 800ef88:	009b      	lsls	r3, r3, #2
 800ef8a:	4413      	add	r3, r2
 800ef8c:	685b      	ldr	r3, [r3, #4]
 800ef8e:	689b      	ldr	r3, [r3, #8]
 800ef90:	7afa      	ldrb	r2, [r7, #11]
 800ef92:	4610      	mov	r0, r2
 800ef94:	4798      	blx	r3
 800ef96:	4603      	mov	r3, r0
 800ef98:	2b00      	cmp	r3, #0
 800ef9a:	d008      	beq.n	800efae <SCSI_Read12+0xa2>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800ef9c:	7af9      	ldrb	r1, [r7, #11]
 800ef9e:	233a      	movs	r3, #58	; 0x3a
 800efa0:	2202      	movs	r2, #2
 800efa2:	68f8      	ldr	r0, [r7, #12]
 800efa4:	f7ff fe3b 	bl	800ec1e <SCSI_SenseCode>
      return -1;
 800efa8:	f04f 33ff 	mov.w	r3, #4294967295
 800efac:	e05e      	b.n	800f06c <SCSI_Read12+0x160>
    }

    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 800efae:	687b      	ldr	r3, [r7, #4]
 800efb0:	3302      	adds	r3, #2
 800efb2:	781b      	ldrb	r3, [r3, #0]
 800efb4:	061a      	lsls	r2, r3, #24
                          ((uint32_t)params[3] << 16) |
 800efb6:	687b      	ldr	r3, [r7, #4]
 800efb8:	3303      	adds	r3, #3
 800efba:	781b      	ldrb	r3, [r3, #0]
 800efbc:	041b      	lsls	r3, r3, #16
    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 800efbe:	431a      	orrs	r2, r3
                          ((uint32_t)params[4] <<  8) |
 800efc0:	687b      	ldr	r3, [r7, #4]
 800efc2:	3304      	adds	r3, #4
 800efc4:	781b      	ldrb	r3, [r3, #0]
 800efc6:	021b      	lsls	r3, r3, #8
                          ((uint32_t)params[3] << 16) |
 800efc8:	4313      	orrs	r3, r2
                          (uint32_t)params[5];
 800efca:	687a      	ldr	r2, [r7, #4]
 800efcc:	3205      	adds	r2, #5
 800efce:	7812      	ldrb	r2, [r2, #0]
                          ((uint32_t)params[4] <<  8) |
 800efd0:	431a      	orrs	r2, r3
    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 800efd2:	697b      	ldr	r3, [r7, #20]
 800efd4:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c

    hmsc->scsi_blk_len = ((uint32_t)params[6] << 24) |
 800efd8:	687b      	ldr	r3, [r7, #4]
 800efda:	3306      	adds	r3, #6
 800efdc:	781b      	ldrb	r3, [r3, #0]
 800efde:	061a      	lsls	r2, r3, #24
                         ((uint32_t)params[7] << 16) |
 800efe0:	687b      	ldr	r3, [r7, #4]
 800efe2:	3307      	adds	r3, #7
 800efe4:	781b      	ldrb	r3, [r3, #0]
 800efe6:	041b      	lsls	r3, r3, #16
    hmsc->scsi_blk_len = ((uint32_t)params[6] << 24) |
 800efe8:	431a      	orrs	r2, r3
                         ((uint32_t)params[8] << 8) |
 800efea:	687b      	ldr	r3, [r7, #4]
 800efec:	3308      	adds	r3, #8
 800efee:	781b      	ldrb	r3, [r3, #0]
 800eff0:	021b      	lsls	r3, r3, #8
                         ((uint32_t)params[7] << 16) |
 800eff2:	4313      	orrs	r3, r2
                         (uint32_t)params[9];
 800eff4:	687a      	ldr	r2, [r7, #4]
 800eff6:	3209      	adds	r2, #9
 800eff8:	7812      	ldrb	r2, [r2, #0]
                         ((uint32_t)params[8] << 8) |
 800effa:	431a      	orrs	r2, r3
    hmsc->scsi_blk_len = ((uint32_t)params[6] << 24) |
 800effc:	697b      	ldr	r3, [r7, #20]
 800effe:	f8c3 2270 	str.w	r2, [r3, #624]	; 0x270

    if (SCSI_CheckAddressRange(pdev, lun, hmsc->scsi_blk_addr,
 800f002:	697b      	ldr	r3, [r7, #20]
 800f004:	f8d3 226c 	ldr.w	r2, [r3, #620]	; 0x26c
 800f008:	697b      	ldr	r3, [r7, #20]
 800f00a:	f8d3 3270 	ldr.w	r3, [r3, #624]	; 0x270
 800f00e:	7af9      	ldrb	r1, [r7, #11]
 800f010:	68f8      	ldr	r0, [r7, #12]
 800f012:	f000 fa28 	bl	800f466 <SCSI_CheckAddressRange>
 800f016:	4603      	mov	r3, r0
 800f018:	2b00      	cmp	r3, #0
 800f01a:	da02      	bge.n	800f022 <SCSI_Read12+0x116>
                               hmsc->scsi_blk_len) < 0)
    {
      return -1; /* error */
 800f01c:	f04f 33ff 	mov.w	r3, #4294967295
 800f020:	e024      	b.n	800f06c <SCSI_Read12+0x160>
    }

    /* cases 4,5 : Hi <> Dn */
    if (hmsc->cbw.dDataLength != (hmsc->scsi_blk_len * hmsc->scsi_blk_size))
 800f022:	697b      	ldr	r3, [r7, #20]
 800f024:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
 800f028:	697b      	ldr	r3, [r7, #20]
 800f02a:	f8d3 3270 	ldr.w	r3, [r3, #624]	; 0x270
 800f02e:	6979      	ldr	r1, [r7, #20]
 800f030:	f8b1 1264 	ldrh.w	r1, [r1, #612]	; 0x264
 800f034:	fb01 f303 	mul.w	r3, r1, r3
 800f038:	429a      	cmp	r2, r3
 800f03a:	d00a      	beq.n	800f052 <SCSI_Read12+0x146>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800f03c:	697b      	ldr	r3, [r7, #20]
 800f03e:	f893 121d 	ldrb.w	r1, [r3, #541]	; 0x21d
 800f042:	2320      	movs	r3, #32
 800f044:	2205      	movs	r2, #5
 800f046:	68f8      	ldr	r0, [r7, #12]
 800f048:	f7ff fde9 	bl	800ec1e <SCSI_SenseCode>
      return -1;
 800f04c:	f04f 33ff 	mov.w	r3, #4294967295
 800f050:	e00c      	b.n	800f06c <SCSI_Read12+0x160>
    }

    hmsc->bot_state = USBD_BOT_DATA_IN;
 800f052:	697b      	ldr	r3, [r7, #20]
 800f054:	2202      	movs	r2, #2
 800f056:	721a      	strb	r2, [r3, #8]
  }
  hmsc->bot_data_length = MSC_MEDIA_PACKET;
 800f058:	697b      	ldr	r3, [r7, #20]
 800f05a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800f05e:	60da      	str	r2, [r3, #12]

  return SCSI_ProcessRead(pdev, lun);
 800f060:	7afb      	ldrb	r3, [r7, #11]
 800f062:	4619      	mov	r1, r3
 800f064:	68f8      	ldr	r0, [r7, #12]
 800f066:	f000 fa2b 	bl	800f4c0 <SCSI_ProcessRead>
 800f06a:	4603      	mov	r3, r0
}
 800f06c:	4618      	mov	r0, r3
 800f06e:	3718      	adds	r7, #24
 800f070:	46bd      	mov	sp, r7
 800f072:	bd80      	pop	{r7, pc}

0800f074 <SCSI_Write10>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_Write10(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800f074:	b580      	push	{r7, lr}
 800f076:	b086      	sub	sp, #24
 800f078:	af00      	add	r7, sp, #0
 800f07a:	60f8      	str	r0, [r7, #12]
 800f07c:	460b      	mov	r3, r1
 800f07e:	607a      	str	r2, [r7, #4]
 800f080:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800f082:	68fb      	ldr	r3, [r7, #12]
 800f084:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800f088:	68fb      	ldr	r3, [r7, #12]
 800f08a:	32b0      	adds	r2, #176	; 0xb0
 800f08c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f090:	617b      	str	r3, [r7, #20]
  uint32_t len;

  if (hmsc == NULL)
 800f092:	697b      	ldr	r3, [r7, #20]
 800f094:	2b00      	cmp	r3, #0
 800f096:	d102      	bne.n	800f09e <SCSI_Write10+0x2a>
  {
    return -1;
 800f098:	f04f 33ff 	mov.w	r3, #4294967295
 800f09c:	e0ba      	b.n	800f214 <SCSI_Write10+0x1a0>
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc->bot_state == USBD_BOT_IDLE) /* Idle */
 800f09e:	697b      	ldr	r3, [r7, #20]
 800f0a0:	7a1b      	ldrb	r3, [r3, #8]
 800f0a2:	2b00      	cmp	r3, #0
 800f0a4:	f040 80b0 	bne.w	800f208 <SCSI_Write10+0x194>
  {
    if (hmsc->cbw.dDataLength == 0U)
 800f0a8:	697b      	ldr	r3, [r7, #20]
 800f0aa:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 800f0ae:	2b00      	cmp	r3, #0
 800f0b0:	d10a      	bne.n	800f0c8 <SCSI_Write10+0x54>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800f0b2:	697b      	ldr	r3, [r7, #20]
 800f0b4:	f893 121d 	ldrb.w	r1, [r3, #541]	; 0x21d
 800f0b8:	2320      	movs	r3, #32
 800f0ba:	2205      	movs	r2, #5
 800f0bc:	68f8      	ldr	r0, [r7, #12]
 800f0be:	f7ff fdae 	bl	800ec1e <SCSI_SenseCode>
      return -1;
 800f0c2:	f04f 33ff 	mov.w	r3, #4294967295
 800f0c6:	e0a5      	b.n	800f214 <SCSI_Write10+0x1a0>
    }

    /* case 8 : Hi <> Do */
    if ((hmsc->cbw.bmFlags & 0x80U) == 0x80U)
 800f0c8:	697b      	ldr	r3, [r7, #20]
 800f0ca:	f893 321c 	ldrb.w	r3, [r3, #540]	; 0x21c
 800f0ce:	b25b      	sxtb	r3, r3
 800f0d0:	2b00      	cmp	r3, #0
 800f0d2:	da0a      	bge.n	800f0ea <SCSI_Write10+0x76>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800f0d4:	697b      	ldr	r3, [r7, #20]
 800f0d6:	f893 121d 	ldrb.w	r1, [r3, #541]	; 0x21d
 800f0da:	2320      	movs	r3, #32
 800f0dc:	2205      	movs	r2, #5
 800f0de:	68f8      	ldr	r0, [r7, #12]
 800f0e0:	f7ff fd9d 	bl	800ec1e <SCSI_SenseCode>
      return -1;
 800f0e4:	f04f 33ff 	mov.w	r3, #4294967295
 800f0e8:	e094      	b.n	800f214 <SCSI_Write10+0x1a0>
    }

    /* Check whether Media is ready */
    if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsReady(lun) != 0)
 800f0ea:	68fb      	ldr	r3, [r7, #12]
 800f0ec:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800f0f0:	68fa      	ldr	r2, [r7, #12]
 800f0f2:	33b0      	adds	r3, #176	; 0xb0
 800f0f4:	009b      	lsls	r3, r3, #2
 800f0f6:	4413      	add	r3, r2
 800f0f8:	685b      	ldr	r3, [r3, #4]
 800f0fa:	689b      	ldr	r3, [r3, #8]
 800f0fc:	7afa      	ldrb	r2, [r7, #11]
 800f0fe:	4610      	mov	r0, r2
 800f100:	4798      	blx	r3
 800f102:	4603      	mov	r3, r0
 800f104:	2b00      	cmp	r3, #0
 800f106:	d008      	beq.n	800f11a <SCSI_Write10+0xa6>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800f108:	7af9      	ldrb	r1, [r7, #11]
 800f10a:	233a      	movs	r3, #58	; 0x3a
 800f10c:	2202      	movs	r2, #2
 800f10e:	68f8      	ldr	r0, [r7, #12]
 800f110:	f7ff fd85 	bl	800ec1e <SCSI_SenseCode>
      return -1;
 800f114:	f04f 33ff 	mov.w	r3, #4294967295
 800f118:	e07c      	b.n	800f214 <SCSI_Write10+0x1a0>
    }

    /* Check If media is write-protected */
    if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsWriteProtected(lun) != 0)
 800f11a:	68fb      	ldr	r3, [r7, #12]
 800f11c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800f120:	68fa      	ldr	r2, [r7, #12]
 800f122:	33b0      	adds	r3, #176	; 0xb0
 800f124:	009b      	lsls	r3, r3, #2
 800f126:	4413      	add	r3, r2
 800f128:	685b      	ldr	r3, [r3, #4]
 800f12a:	68db      	ldr	r3, [r3, #12]
 800f12c:	7afa      	ldrb	r2, [r7, #11]
 800f12e:	4610      	mov	r0, r2
 800f130:	4798      	blx	r3
 800f132:	4603      	mov	r3, r0
 800f134:	2b00      	cmp	r3, #0
 800f136:	d008      	beq.n	800f14a <SCSI_Write10+0xd6>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, WRITE_PROTECTED);
 800f138:	7af9      	ldrb	r1, [r7, #11]
 800f13a:	2327      	movs	r3, #39	; 0x27
 800f13c:	2202      	movs	r2, #2
 800f13e:	68f8      	ldr	r0, [r7, #12]
 800f140:	f7ff fd6d 	bl	800ec1e <SCSI_SenseCode>
      return -1;
 800f144:	f04f 33ff 	mov.w	r3, #4294967295
 800f148:	e064      	b.n	800f214 <SCSI_Write10+0x1a0>
    }

    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 800f14a:	687b      	ldr	r3, [r7, #4]
 800f14c:	3302      	adds	r3, #2
 800f14e:	781b      	ldrb	r3, [r3, #0]
 800f150:	061a      	lsls	r2, r3, #24
                          ((uint32_t)params[3] << 16) |
 800f152:	687b      	ldr	r3, [r7, #4]
 800f154:	3303      	adds	r3, #3
 800f156:	781b      	ldrb	r3, [r3, #0]
 800f158:	041b      	lsls	r3, r3, #16
    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 800f15a:	431a      	orrs	r2, r3
                          ((uint32_t)params[4] << 8) |
 800f15c:	687b      	ldr	r3, [r7, #4]
 800f15e:	3304      	adds	r3, #4
 800f160:	781b      	ldrb	r3, [r3, #0]
 800f162:	021b      	lsls	r3, r3, #8
                          ((uint32_t)params[3] << 16) |
 800f164:	4313      	orrs	r3, r2
                          (uint32_t)params[5];
 800f166:	687a      	ldr	r2, [r7, #4]
 800f168:	3205      	adds	r2, #5
 800f16a:	7812      	ldrb	r2, [r2, #0]
                          ((uint32_t)params[4] << 8) |
 800f16c:	431a      	orrs	r2, r3
    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 800f16e:	697b      	ldr	r3, [r7, #20]
 800f170:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c

    hmsc->scsi_blk_len = ((uint32_t)params[7] << 8) |
 800f174:	687b      	ldr	r3, [r7, #4]
 800f176:	3307      	adds	r3, #7
 800f178:	781b      	ldrb	r3, [r3, #0]
 800f17a:	021b      	lsls	r3, r3, #8
                         (uint32_t)params[8];
 800f17c:	687a      	ldr	r2, [r7, #4]
 800f17e:	3208      	adds	r2, #8
 800f180:	7812      	ldrb	r2, [r2, #0]
    hmsc->scsi_blk_len = ((uint32_t)params[7] << 8) |
 800f182:	431a      	orrs	r2, r3
 800f184:	697b      	ldr	r3, [r7, #20]
 800f186:	f8c3 2270 	str.w	r2, [r3, #624]	; 0x270

    /* check if LBA address is in the right range */
    if (SCSI_CheckAddressRange(pdev, lun, hmsc->scsi_blk_addr,
 800f18a:	697b      	ldr	r3, [r7, #20]
 800f18c:	f8d3 226c 	ldr.w	r2, [r3, #620]	; 0x26c
 800f190:	697b      	ldr	r3, [r7, #20]
 800f192:	f8d3 3270 	ldr.w	r3, [r3, #624]	; 0x270
 800f196:	7af9      	ldrb	r1, [r7, #11]
 800f198:	68f8      	ldr	r0, [r7, #12]
 800f19a:	f000 f964 	bl	800f466 <SCSI_CheckAddressRange>
 800f19e:	4603      	mov	r3, r0
 800f1a0:	2b00      	cmp	r3, #0
 800f1a2:	da02      	bge.n	800f1aa <SCSI_Write10+0x136>
                               hmsc->scsi_blk_len) < 0)
    {
      return -1; /* error */
 800f1a4:	f04f 33ff 	mov.w	r3, #4294967295
 800f1a8:	e034      	b.n	800f214 <SCSI_Write10+0x1a0>
    }

    len = hmsc->scsi_blk_len * hmsc->scsi_blk_size;
 800f1aa:	697b      	ldr	r3, [r7, #20]
 800f1ac:	f8d3 3270 	ldr.w	r3, [r3, #624]	; 0x270
 800f1b0:	697a      	ldr	r2, [r7, #20]
 800f1b2:	f8b2 2264 	ldrh.w	r2, [r2, #612]	; 0x264
 800f1b6:	fb02 f303 	mul.w	r3, r2, r3
 800f1ba:	613b      	str	r3, [r7, #16]

    /* cases 3,11,13 : Hn,Ho <> D0 */
    if (hmsc->cbw.dDataLength != len)
 800f1bc:	697b      	ldr	r3, [r7, #20]
 800f1be:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 800f1c2:	693a      	ldr	r2, [r7, #16]
 800f1c4:	429a      	cmp	r2, r3
 800f1c6:	d00a      	beq.n	800f1de <SCSI_Write10+0x16a>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800f1c8:	697b      	ldr	r3, [r7, #20]
 800f1ca:	f893 121d 	ldrb.w	r1, [r3, #541]	; 0x21d
 800f1ce:	2320      	movs	r3, #32
 800f1d0:	2205      	movs	r2, #5
 800f1d2:	68f8      	ldr	r0, [r7, #12]
 800f1d4:	f7ff fd23 	bl	800ec1e <SCSI_SenseCode>
      return -1;
 800f1d8:	f04f 33ff 	mov.w	r3, #4294967295
 800f1dc:	e01a      	b.n	800f214 <SCSI_Write10+0x1a0>
    }

    len = MIN(len, MSC_MEDIA_PACKET);
 800f1de:	693b      	ldr	r3, [r7, #16]
 800f1e0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800f1e4:	bf28      	it	cs
 800f1e6:	f44f 7300 	movcs.w	r3, #512	; 0x200
 800f1ea:	613b      	str	r3, [r7, #16]

    /* Prepare EP to receive first data packet */
    hmsc->bot_state = USBD_BOT_DATA_OUT;
 800f1ec:	697b      	ldr	r3, [r7, #20]
 800f1ee:	2201      	movs	r2, #1
 800f1f0:	721a      	strb	r2, [r3, #8]
    (void)USBD_LL_PrepareReceive(pdev, MSCOutEpAdd, hmsc->bot_data, len);
 800f1f2:	4b0a      	ldr	r3, [pc, #40]	; (800f21c <SCSI_Write10+0x1a8>)
 800f1f4:	7819      	ldrb	r1, [r3, #0]
 800f1f6:	697b      	ldr	r3, [r7, #20]
 800f1f8:	f103 0210 	add.w	r2, r3, #16
 800f1fc:	693b      	ldr	r3, [r7, #16]
 800f1fe:	68f8      	ldr	r0, [r7, #12]
 800f200:	f008 fbdb 	bl	80179ba <USBD_LL_PrepareReceive>
  else /* Write Process ongoing */
  {
    return SCSI_ProcessWrite(pdev, lun);
  }

  return 0;
 800f204:	2300      	movs	r3, #0
 800f206:	e005      	b.n	800f214 <SCSI_Write10+0x1a0>
    return SCSI_ProcessWrite(pdev, lun);
 800f208:	7afb      	ldrb	r3, [r7, #11]
 800f20a:	4619      	mov	r1, r3
 800f20c:	68f8      	ldr	r0, [r7, #12]
 800f20e:	f000 f9dd 	bl	800f5cc <SCSI_ProcessWrite>
 800f212:	4603      	mov	r3, r0
}
 800f214:	4618      	mov	r0, r3
 800f216:	3718      	adds	r7, #24
 800f218:	46bd      	mov	sp, r7
 800f21a:	bd80      	pop	{r7, pc}
 800f21c:	20000077 	.word	0x20000077

0800f220 <SCSI_Write12>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_Write12(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800f220:	b580      	push	{r7, lr}
 800f222:	b086      	sub	sp, #24
 800f224:	af00      	add	r7, sp, #0
 800f226:	60f8      	str	r0, [r7, #12]
 800f228:	460b      	mov	r3, r1
 800f22a:	607a      	str	r2, [r7, #4]
 800f22c:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800f22e:	68fb      	ldr	r3, [r7, #12]
 800f230:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800f234:	68fb      	ldr	r3, [r7, #12]
 800f236:	32b0      	adds	r2, #176	; 0xb0
 800f238:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f23c:	617b      	str	r3, [r7, #20]
  uint32_t len;

  if (hmsc == NULL)
 800f23e:	697b      	ldr	r3, [r7, #20]
 800f240:	2b00      	cmp	r3, #0
 800f242:	d102      	bne.n	800f24a <SCSI_Write12+0x2a>
  {
    return -1;
 800f244:	f04f 33ff 	mov.w	r3, #4294967295
 800f248:	e0ca      	b.n	800f3e0 <SCSI_Write12+0x1c0>
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc->bot_state == USBD_BOT_IDLE) /* Idle */
 800f24a:	697b      	ldr	r3, [r7, #20]
 800f24c:	7a1b      	ldrb	r3, [r3, #8]
 800f24e:	2b00      	cmp	r3, #0
 800f250:	f040 80c0 	bne.w	800f3d4 <SCSI_Write12+0x1b4>
  {
    if (hmsc->cbw.dDataLength == 0U)
 800f254:	697b      	ldr	r3, [r7, #20]
 800f256:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 800f25a:	2b00      	cmp	r3, #0
 800f25c:	d10a      	bne.n	800f274 <SCSI_Write12+0x54>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800f25e:	697b      	ldr	r3, [r7, #20]
 800f260:	f893 121d 	ldrb.w	r1, [r3, #541]	; 0x21d
 800f264:	2320      	movs	r3, #32
 800f266:	2205      	movs	r2, #5
 800f268:	68f8      	ldr	r0, [r7, #12]
 800f26a:	f7ff fcd8 	bl	800ec1e <SCSI_SenseCode>
      return -1;
 800f26e:	f04f 33ff 	mov.w	r3, #4294967295
 800f272:	e0b5      	b.n	800f3e0 <SCSI_Write12+0x1c0>
    }

    /* case 8 : Hi <> Do */
    if ((hmsc->cbw.bmFlags & 0x80U) == 0x80U)
 800f274:	697b      	ldr	r3, [r7, #20]
 800f276:	f893 321c 	ldrb.w	r3, [r3, #540]	; 0x21c
 800f27a:	b25b      	sxtb	r3, r3
 800f27c:	2b00      	cmp	r3, #0
 800f27e:	da0a      	bge.n	800f296 <SCSI_Write12+0x76>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800f280:	697b      	ldr	r3, [r7, #20]
 800f282:	f893 121d 	ldrb.w	r1, [r3, #541]	; 0x21d
 800f286:	2320      	movs	r3, #32
 800f288:	2205      	movs	r2, #5
 800f28a:	68f8      	ldr	r0, [r7, #12]
 800f28c:	f7ff fcc7 	bl	800ec1e <SCSI_SenseCode>
      return -1;
 800f290:	f04f 33ff 	mov.w	r3, #4294967295
 800f294:	e0a4      	b.n	800f3e0 <SCSI_Write12+0x1c0>
    }

    /* Check whether Media is ready */
    if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsReady(lun) != 0)
 800f296:	68fb      	ldr	r3, [r7, #12]
 800f298:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800f29c:	68fa      	ldr	r2, [r7, #12]
 800f29e:	33b0      	adds	r3, #176	; 0xb0
 800f2a0:	009b      	lsls	r3, r3, #2
 800f2a2:	4413      	add	r3, r2
 800f2a4:	685b      	ldr	r3, [r3, #4]
 800f2a6:	689b      	ldr	r3, [r3, #8]
 800f2a8:	7afa      	ldrb	r2, [r7, #11]
 800f2aa:	4610      	mov	r0, r2
 800f2ac:	4798      	blx	r3
 800f2ae:	4603      	mov	r3, r0
 800f2b0:	2b00      	cmp	r3, #0
 800f2b2:	d00b      	beq.n	800f2cc <SCSI_Write12+0xac>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800f2b4:	7af9      	ldrb	r1, [r7, #11]
 800f2b6:	233a      	movs	r3, #58	; 0x3a
 800f2b8:	2202      	movs	r2, #2
 800f2ba:	68f8      	ldr	r0, [r7, #12]
 800f2bc:	f7ff fcaf 	bl	800ec1e <SCSI_SenseCode>
      hmsc->bot_state = USBD_BOT_NO_DATA;
 800f2c0:	697b      	ldr	r3, [r7, #20]
 800f2c2:	2205      	movs	r2, #5
 800f2c4:	721a      	strb	r2, [r3, #8]
      return -1;
 800f2c6:	f04f 33ff 	mov.w	r3, #4294967295
 800f2ca:	e089      	b.n	800f3e0 <SCSI_Write12+0x1c0>
    }

    /* Check If media is write-protected */
    if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsWriteProtected(lun) != 0)
 800f2cc:	68fb      	ldr	r3, [r7, #12]
 800f2ce:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800f2d2:	68fa      	ldr	r2, [r7, #12]
 800f2d4:	33b0      	adds	r3, #176	; 0xb0
 800f2d6:	009b      	lsls	r3, r3, #2
 800f2d8:	4413      	add	r3, r2
 800f2da:	685b      	ldr	r3, [r3, #4]
 800f2dc:	68db      	ldr	r3, [r3, #12]
 800f2de:	7afa      	ldrb	r2, [r7, #11]
 800f2e0:	4610      	mov	r0, r2
 800f2e2:	4798      	blx	r3
 800f2e4:	4603      	mov	r3, r0
 800f2e6:	2b00      	cmp	r3, #0
 800f2e8:	d00b      	beq.n	800f302 <SCSI_Write12+0xe2>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, WRITE_PROTECTED);
 800f2ea:	7af9      	ldrb	r1, [r7, #11]
 800f2ec:	2327      	movs	r3, #39	; 0x27
 800f2ee:	2202      	movs	r2, #2
 800f2f0:	68f8      	ldr	r0, [r7, #12]
 800f2f2:	f7ff fc94 	bl	800ec1e <SCSI_SenseCode>
      hmsc->bot_state = USBD_BOT_NO_DATA;
 800f2f6:	697b      	ldr	r3, [r7, #20]
 800f2f8:	2205      	movs	r2, #5
 800f2fa:	721a      	strb	r2, [r3, #8]
      return -1;
 800f2fc:	f04f 33ff 	mov.w	r3, #4294967295
 800f300:	e06e      	b.n	800f3e0 <SCSI_Write12+0x1c0>
    }

    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 800f302:	687b      	ldr	r3, [r7, #4]
 800f304:	3302      	adds	r3, #2
 800f306:	781b      	ldrb	r3, [r3, #0]
 800f308:	061a      	lsls	r2, r3, #24
                          ((uint32_t)params[3] << 16) |
 800f30a:	687b      	ldr	r3, [r7, #4]
 800f30c:	3303      	adds	r3, #3
 800f30e:	781b      	ldrb	r3, [r3, #0]
 800f310:	041b      	lsls	r3, r3, #16
    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 800f312:	431a      	orrs	r2, r3
                          ((uint32_t)params[4] << 8) |
 800f314:	687b      	ldr	r3, [r7, #4]
 800f316:	3304      	adds	r3, #4
 800f318:	781b      	ldrb	r3, [r3, #0]
 800f31a:	021b      	lsls	r3, r3, #8
                          ((uint32_t)params[3] << 16) |
 800f31c:	4313      	orrs	r3, r2
                          (uint32_t)params[5];
 800f31e:	687a      	ldr	r2, [r7, #4]
 800f320:	3205      	adds	r2, #5
 800f322:	7812      	ldrb	r2, [r2, #0]
                          ((uint32_t)params[4] << 8) |
 800f324:	431a      	orrs	r2, r3
    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 800f326:	697b      	ldr	r3, [r7, #20]
 800f328:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c

    hmsc->scsi_blk_len = ((uint32_t)params[6] << 24) |
 800f32c:	687b      	ldr	r3, [r7, #4]
 800f32e:	3306      	adds	r3, #6
 800f330:	781b      	ldrb	r3, [r3, #0]
 800f332:	061a      	lsls	r2, r3, #24
                         ((uint32_t)params[7] << 16) |
 800f334:	687b      	ldr	r3, [r7, #4]
 800f336:	3307      	adds	r3, #7
 800f338:	781b      	ldrb	r3, [r3, #0]
 800f33a:	041b      	lsls	r3, r3, #16
    hmsc->scsi_blk_len = ((uint32_t)params[6] << 24) |
 800f33c:	431a      	orrs	r2, r3
                         ((uint32_t)params[8] << 8) |
 800f33e:	687b      	ldr	r3, [r7, #4]
 800f340:	3308      	adds	r3, #8
 800f342:	781b      	ldrb	r3, [r3, #0]
 800f344:	021b      	lsls	r3, r3, #8
                         ((uint32_t)params[7] << 16) |
 800f346:	4313      	orrs	r3, r2
                         (uint32_t)params[9];
 800f348:	687a      	ldr	r2, [r7, #4]
 800f34a:	3209      	adds	r2, #9
 800f34c:	7812      	ldrb	r2, [r2, #0]
                         ((uint32_t)params[8] << 8) |
 800f34e:	431a      	orrs	r2, r3
    hmsc->scsi_blk_len = ((uint32_t)params[6] << 24) |
 800f350:	697b      	ldr	r3, [r7, #20]
 800f352:	f8c3 2270 	str.w	r2, [r3, #624]	; 0x270

    /* check if LBA address is in the right range */
    if (SCSI_CheckAddressRange(pdev, lun, hmsc->scsi_blk_addr,
 800f356:	697b      	ldr	r3, [r7, #20]
 800f358:	f8d3 226c 	ldr.w	r2, [r3, #620]	; 0x26c
 800f35c:	697b      	ldr	r3, [r7, #20]
 800f35e:	f8d3 3270 	ldr.w	r3, [r3, #624]	; 0x270
 800f362:	7af9      	ldrb	r1, [r7, #11]
 800f364:	68f8      	ldr	r0, [r7, #12]
 800f366:	f000 f87e 	bl	800f466 <SCSI_CheckAddressRange>
 800f36a:	4603      	mov	r3, r0
 800f36c:	2b00      	cmp	r3, #0
 800f36e:	da02      	bge.n	800f376 <SCSI_Write12+0x156>
                               hmsc->scsi_blk_len) < 0)
    {
      return -1; /* error */
 800f370:	f04f 33ff 	mov.w	r3, #4294967295
 800f374:	e034      	b.n	800f3e0 <SCSI_Write12+0x1c0>
    }

    len = hmsc->scsi_blk_len * hmsc->scsi_blk_size;
 800f376:	697b      	ldr	r3, [r7, #20]
 800f378:	f8d3 3270 	ldr.w	r3, [r3, #624]	; 0x270
 800f37c:	697a      	ldr	r2, [r7, #20]
 800f37e:	f8b2 2264 	ldrh.w	r2, [r2, #612]	; 0x264
 800f382:	fb02 f303 	mul.w	r3, r2, r3
 800f386:	613b      	str	r3, [r7, #16]

    /* cases 3,11,13 : Hn,Ho <> D0 */
    if (hmsc->cbw.dDataLength != len)
 800f388:	697b      	ldr	r3, [r7, #20]
 800f38a:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 800f38e:	693a      	ldr	r2, [r7, #16]
 800f390:	429a      	cmp	r2, r3
 800f392:	d00a      	beq.n	800f3aa <SCSI_Write12+0x18a>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800f394:	697b      	ldr	r3, [r7, #20]
 800f396:	f893 121d 	ldrb.w	r1, [r3, #541]	; 0x21d
 800f39a:	2320      	movs	r3, #32
 800f39c:	2205      	movs	r2, #5
 800f39e:	68f8      	ldr	r0, [r7, #12]
 800f3a0:	f7ff fc3d 	bl	800ec1e <SCSI_SenseCode>
      return -1;
 800f3a4:	f04f 33ff 	mov.w	r3, #4294967295
 800f3a8:	e01a      	b.n	800f3e0 <SCSI_Write12+0x1c0>
    }

    len = MIN(len, MSC_MEDIA_PACKET);
 800f3aa:	693b      	ldr	r3, [r7, #16]
 800f3ac:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800f3b0:	bf28      	it	cs
 800f3b2:	f44f 7300 	movcs.w	r3, #512	; 0x200
 800f3b6:	613b      	str	r3, [r7, #16]

    /* Prepare EP to receive first data packet */
    hmsc->bot_state = USBD_BOT_DATA_OUT;
 800f3b8:	697b      	ldr	r3, [r7, #20]
 800f3ba:	2201      	movs	r2, #1
 800f3bc:	721a      	strb	r2, [r3, #8]
    (void)USBD_LL_PrepareReceive(pdev, MSCOutEpAdd, hmsc->bot_data, len);
 800f3be:	4b0a      	ldr	r3, [pc, #40]	; (800f3e8 <SCSI_Write12+0x1c8>)
 800f3c0:	7819      	ldrb	r1, [r3, #0]
 800f3c2:	697b      	ldr	r3, [r7, #20]
 800f3c4:	f103 0210 	add.w	r2, r3, #16
 800f3c8:	693b      	ldr	r3, [r7, #16]
 800f3ca:	68f8      	ldr	r0, [r7, #12]
 800f3cc:	f008 faf5 	bl	80179ba <USBD_LL_PrepareReceive>
  else /* Write Process ongoing */
  {
    return SCSI_ProcessWrite(pdev, lun);
  }

  return 0;
 800f3d0:	2300      	movs	r3, #0
 800f3d2:	e005      	b.n	800f3e0 <SCSI_Write12+0x1c0>
    return SCSI_ProcessWrite(pdev, lun);
 800f3d4:	7afb      	ldrb	r3, [r7, #11]
 800f3d6:	4619      	mov	r1, r3
 800f3d8:	68f8      	ldr	r0, [r7, #12]
 800f3da:	f000 f8f7 	bl	800f5cc <SCSI_ProcessWrite>
 800f3de:	4603      	mov	r3, r0
}
 800f3e0:	4618      	mov	r0, r3
 800f3e2:	3718      	adds	r7, #24
 800f3e4:	46bd      	mov	sp, r7
 800f3e6:	bd80      	pop	{r7, pc}
 800f3e8:	20000077 	.word	0x20000077

0800f3ec <SCSI_Verify10>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_Verify10(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800f3ec:	b580      	push	{r7, lr}
 800f3ee:	b086      	sub	sp, #24
 800f3f0:	af00      	add	r7, sp, #0
 800f3f2:	60f8      	str	r0, [r7, #12]
 800f3f4:	460b      	mov	r3, r1
 800f3f6:	607a      	str	r2, [r7, #4]
 800f3f8:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800f3fa:	68fb      	ldr	r3, [r7, #12]
 800f3fc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800f400:	68fb      	ldr	r3, [r7, #12]
 800f402:	32b0      	adds	r2, #176	; 0xb0
 800f404:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f408:	617b      	str	r3, [r7, #20]

  if (hmsc == NULL)
 800f40a:	697b      	ldr	r3, [r7, #20]
 800f40c:	2b00      	cmp	r3, #0
 800f40e:	d102      	bne.n	800f416 <SCSI_Verify10+0x2a>
  {
    return -1;
 800f410:	f04f 33ff 	mov.w	r3, #4294967295
 800f414:	e023      	b.n	800f45e <SCSI_Verify10+0x72>
  }

  if ((params[1] & 0x02U) == 0x02U)
 800f416:	687b      	ldr	r3, [r7, #4]
 800f418:	3301      	adds	r3, #1
 800f41a:	781b      	ldrb	r3, [r3, #0]
 800f41c:	f003 0302 	and.w	r3, r3, #2
 800f420:	2b00      	cmp	r3, #0
 800f422:	d008      	beq.n	800f436 <SCSI_Verify10+0x4a>
  {
    SCSI_SenseCode(pdev, lun, ILLEGAL_REQUEST, INVALID_FIELED_IN_COMMAND);
 800f424:	7af9      	ldrb	r1, [r7, #11]
 800f426:	2324      	movs	r3, #36	; 0x24
 800f428:	2205      	movs	r2, #5
 800f42a:	68f8      	ldr	r0, [r7, #12]
 800f42c:	f7ff fbf7 	bl	800ec1e <SCSI_SenseCode>
    return -1; /* Error, Verify Mode Not supported*/
 800f430:	f04f 33ff 	mov.w	r3, #4294967295
 800f434:	e013      	b.n	800f45e <SCSI_Verify10+0x72>
  }

  if (SCSI_CheckAddressRange(pdev, lun, hmsc->scsi_blk_addr, hmsc->scsi_blk_len) < 0)
 800f436:	697b      	ldr	r3, [r7, #20]
 800f438:	f8d3 226c 	ldr.w	r2, [r3, #620]	; 0x26c
 800f43c:	697b      	ldr	r3, [r7, #20]
 800f43e:	f8d3 3270 	ldr.w	r3, [r3, #624]	; 0x270
 800f442:	7af9      	ldrb	r1, [r7, #11]
 800f444:	68f8      	ldr	r0, [r7, #12]
 800f446:	f000 f80e 	bl	800f466 <SCSI_CheckAddressRange>
 800f44a:	4603      	mov	r3, r0
 800f44c:	2b00      	cmp	r3, #0
 800f44e:	da02      	bge.n	800f456 <SCSI_Verify10+0x6a>
  {
    return -1; /* error */
 800f450:	f04f 33ff 	mov.w	r3, #4294967295
 800f454:	e003      	b.n	800f45e <SCSI_Verify10+0x72>
  }

  hmsc->bot_data_length = 0U;
 800f456:	697b      	ldr	r3, [r7, #20]
 800f458:	2200      	movs	r2, #0
 800f45a:	60da      	str	r2, [r3, #12]

  return 0;
 800f45c:	2300      	movs	r3, #0
}
 800f45e:	4618      	mov	r0, r3
 800f460:	3718      	adds	r7, #24
 800f462:	46bd      	mov	sp, r7
 800f464:	bd80      	pop	{r7, pc}

0800f466 <SCSI_CheckAddressRange>:
  * @param  blk_nbr: number of block to be processed
  * @retval status
  */
static int8_t SCSI_CheckAddressRange(USBD_HandleTypeDef *pdev, uint8_t lun,
                                     uint32_t blk_offset, uint32_t blk_nbr)
{
 800f466:	b580      	push	{r7, lr}
 800f468:	b086      	sub	sp, #24
 800f46a:	af00      	add	r7, sp, #0
 800f46c:	60f8      	str	r0, [r7, #12]
 800f46e:	607a      	str	r2, [r7, #4]
 800f470:	603b      	str	r3, [r7, #0]
 800f472:	460b      	mov	r3, r1
 800f474:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800f476:	68fb      	ldr	r3, [r7, #12]
 800f478:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800f47c:	68fb      	ldr	r3, [r7, #12]
 800f47e:	32b0      	adds	r2, #176	; 0xb0
 800f480:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f484:	617b      	str	r3, [r7, #20]

  if (hmsc == NULL)
 800f486:	697b      	ldr	r3, [r7, #20]
 800f488:	2b00      	cmp	r3, #0
 800f48a:	d102      	bne.n	800f492 <SCSI_CheckAddressRange+0x2c>
  {
    return -1;
 800f48c:	f04f 33ff 	mov.w	r3, #4294967295
 800f490:	e011      	b.n	800f4b6 <SCSI_CheckAddressRange+0x50>
  }

  if ((blk_offset + blk_nbr) > hmsc->scsi_blk_nbr)
 800f492:	687a      	ldr	r2, [r7, #4]
 800f494:	683b      	ldr	r3, [r7, #0]
 800f496:	441a      	add	r2, r3
 800f498:	697b      	ldr	r3, [r7, #20]
 800f49a:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 800f49e:	429a      	cmp	r2, r3
 800f4a0:	d908      	bls.n	800f4b4 <SCSI_CheckAddressRange+0x4e>
  {
    SCSI_SenseCode(pdev, lun, ILLEGAL_REQUEST, ADDRESS_OUT_OF_RANGE);
 800f4a2:	7af9      	ldrb	r1, [r7, #11]
 800f4a4:	2321      	movs	r3, #33	; 0x21
 800f4a6:	2205      	movs	r2, #5
 800f4a8:	68f8      	ldr	r0, [r7, #12]
 800f4aa:	f7ff fbb8 	bl	800ec1e <SCSI_SenseCode>
    return -1;
 800f4ae:	f04f 33ff 	mov.w	r3, #4294967295
 800f4b2:	e000      	b.n	800f4b6 <SCSI_CheckAddressRange+0x50>
  }

  return 0;
 800f4b4:	2300      	movs	r3, #0
}
 800f4b6:	4618      	mov	r0, r3
 800f4b8:	3718      	adds	r7, #24
 800f4ba:	46bd      	mov	sp, r7
 800f4bc:	bd80      	pop	{r7, pc}
	...

0800f4c0 <SCSI_ProcessRead>:
  *         Handle Read Process
  * @param  lun: Logical unit number
  * @retval status
  */
static int8_t SCSI_ProcessRead(USBD_HandleTypeDef *pdev, uint8_t lun)
{
 800f4c0:	b590      	push	{r4, r7, lr}
 800f4c2:	b085      	sub	sp, #20
 800f4c4:	af00      	add	r7, sp, #0
 800f4c6:	6078      	str	r0, [r7, #4]
 800f4c8:	460b      	mov	r3, r1
 800f4ca:	70fb      	strb	r3, [r7, #3]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800f4cc:	687b      	ldr	r3, [r7, #4]
 800f4ce:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800f4d2:	687b      	ldr	r3, [r7, #4]
 800f4d4:	32b0      	adds	r2, #176	; 0xb0
 800f4d6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f4da:	60fb      	str	r3, [r7, #12]
  uint32_t len;

  if (hmsc == NULL)
 800f4dc:	68fb      	ldr	r3, [r7, #12]
 800f4de:	2b00      	cmp	r3, #0
 800f4e0:	d102      	bne.n	800f4e8 <SCSI_ProcessRead+0x28>
  {
    return -1;
 800f4e2:	f04f 33ff 	mov.w	r3, #4294967295
 800f4e6:	e06a      	b.n	800f5be <SCSI_ProcessRead+0xfe>
  }

  len = hmsc->scsi_blk_len * hmsc->scsi_blk_size;
 800f4e8:	68fb      	ldr	r3, [r7, #12]
 800f4ea:	f8d3 3270 	ldr.w	r3, [r3, #624]	; 0x270
 800f4ee:	68fa      	ldr	r2, [r7, #12]
 800f4f0:	f8b2 2264 	ldrh.w	r2, [r2, #612]	; 0x264
 800f4f4:	fb02 f303 	mul.w	r3, r2, r3
 800f4f8:	60bb      	str	r3, [r7, #8]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */

  len = MIN(len, MSC_MEDIA_PACKET);
 800f4fa:	68bb      	ldr	r3, [r7, #8]
 800f4fc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800f500:	bf28      	it	cs
 800f502:	f44f 7300 	movcs.w	r3, #512	; 0x200
 800f506:	60bb      	str	r3, [r7, #8]

  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->Read(lun, hmsc->bot_data,
 800f508:	687b      	ldr	r3, [r7, #4]
 800f50a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800f50e:	687a      	ldr	r2, [r7, #4]
 800f510:	33b0      	adds	r3, #176	; 0xb0
 800f512:	009b      	lsls	r3, r3, #2
 800f514:	4413      	add	r3, r2
 800f516:	685b      	ldr	r3, [r3, #4]
 800f518:	691c      	ldr	r4, [r3, #16]
 800f51a:	68fb      	ldr	r3, [r7, #12]
 800f51c:	f103 0110 	add.w	r1, r3, #16
 800f520:	68fb      	ldr	r3, [r7, #12]
 800f522:	f8d3 226c 	ldr.w	r2, [r3, #620]	; 0x26c
                                                                    hmsc->scsi_blk_addr,
                                                                    (len / hmsc->scsi_blk_size)) < 0)
 800f526:	68fb      	ldr	r3, [r7, #12]
 800f528:	f8b3 3264 	ldrh.w	r3, [r3, #612]	; 0x264
 800f52c:	4618      	mov	r0, r3
 800f52e:	68bb      	ldr	r3, [r7, #8]
 800f530:	fbb3 f3f0 	udiv	r3, r3, r0
  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->Read(lun, hmsc->bot_data,
 800f534:	b29b      	uxth	r3, r3
 800f536:	78f8      	ldrb	r0, [r7, #3]
 800f538:	47a0      	blx	r4
 800f53a:	4603      	mov	r3, r0
 800f53c:	2b00      	cmp	r3, #0
 800f53e:	da08      	bge.n	800f552 <SCSI_ProcessRead+0x92>
  {
    SCSI_SenseCode(pdev, lun, HARDWARE_ERROR, UNRECOVERED_READ_ERROR);
 800f540:	78f9      	ldrb	r1, [r7, #3]
 800f542:	2311      	movs	r3, #17
 800f544:	2204      	movs	r2, #4
 800f546:	6878      	ldr	r0, [r7, #4]
 800f548:	f7ff fb69 	bl	800ec1e <SCSI_SenseCode>
    return -1;
 800f54c:	f04f 33ff 	mov.w	r3, #4294967295
 800f550:	e035      	b.n	800f5be <SCSI_ProcessRead+0xfe>
  }

  (void)USBD_LL_Transmit(pdev, MSCInEpAdd, hmsc->bot_data, len);
 800f552:	4b1d      	ldr	r3, [pc, #116]	; (800f5c8 <SCSI_ProcessRead+0x108>)
 800f554:	7819      	ldrb	r1, [r3, #0]
 800f556:	68fb      	ldr	r3, [r7, #12]
 800f558:	f103 0210 	add.w	r2, r3, #16
 800f55c:	68bb      	ldr	r3, [r7, #8]
 800f55e:	6878      	ldr	r0, [r7, #4]
 800f560:	f008 fa0a 	bl	8017978 <USBD_LL_Transmit>

  hmsc->scsi_blk_addr += (len / hmsc->scsi_blk_size);
 800f564:	68fb      	ldr	r3, [r7, #12]
 800f566:	f8d3 226c 	ldr.w	r2, [r3, #620]	; 0x26c
 800f56a:	68fb      	ldr	r3, [r7, #12]
 800f56c:	f8b3 3264 	ldrh.w	r3, [r3, #612]	; 0x264
 800f570:	4619      	mov	r1, r3
 800f572:	68bb      	ldr	r3, [r7, #8]
 800f574:	fbb3 f3f1 	udiv	r3, r3, r1
 800f578:	441a      	add	r2, r3
 800f57a:	68fb      	ldr	r3, [r7, #12]
 800f57c:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c
  hmsc->scsi_blk_len -= (len / hmsc->scsi_blk_size);
 800f580:	68fb      	ldr	r3, [r7, #12]
 800f582:	f8d3 2270 	ldr.w	r2, [r3, #624]	; 0x270
 800f586:	68fb      	ldr	r3, [r7, #12]
 800f588:	f8b3 3264 	ldrh.w	r3, [r3, #612]	; 0x264
 800f58c:	4619      	mov	r1, r3
 800f58e:	68bb      	ldr	r3, [r7, #8]
 800f590:	fbb3 f3f1 	udiv	r3, r3, r1
 800f594:	1ad2      	subs	r2, r2, r3
 800f596:	68fb      	ldr	r3, [r7, #12]
 800f598:	f8c3 2270 	str.w	r2, [r3, #624]	; 0x270

  /* case 6 : Hi = Di */
  hmsc->csw.dDataResidue -= len;
 800f59c:	68fb      	ldr	r3, [r7, #12]
 800f59e:	f8d3 2238 	ldr.w	r2, [r3, #568]	; 0x238
 800f5a2:	68bb      	ldr	r3, [r7, #8]
 800f5a4:	1ad2      	subs	r2, r2, r3
 800f5a6:	68fb      	ldr	r3, [r7, #12]
 800f5a8:	f8c3 2238 	str.w	r2, [r3, #568]	; 0x238

  if (hmsc->scsi_blk_len == 0U)
 800f5ac:	68fb      	ldr	r3, [r7, #12]
 800f5ae:	f8d3 3270 	ldr.w	r3, [r3, #624]	; 0x270
 800f5b2:	2b00      	cmp	r3, #0
 800f5b4:	d102      	bne.n	800f5bc <SCSI_ProcessRead+0xfc>
  {
    hmsc->bot_state = USBD_BOT_LAST_DATA_IN;
 800f5b6:	68fb      	ldr	r3, [r7, #12]
 800f5b8:	2203      	movs	r2, #3
 800f5ba:	721a      	strb	r2, [r3, #8]
  }

  return 0;
 800f5bc:	2300      	movs	r3, #0
}
 800f5be:	4618      	mov	r0, r3
 800f5c0:	3714      	adds	r7, #20
 800f5c2:	46bd      	mov	sp, r7
 800f5c4:	bd90      	pop	{r4, r7, pc}
 800f5c6:	bf00      	nop
 800f5c8:	20000076 	.word	0x20000076

0800f5cc <SCSI_ProcessWrite>:
  *         Handle Write Process
  * @param  lun: Logical unit number
  * @retval status
  */
static int8_t SCSI_ProcessWrite(USBD_HandleTypeDef *pdev, uint8_t lun)
{
 800f5cc:	b590      	push	{r4, r7, lr}
 800f5ce:	b085      	sub	sp, #20
 800f5d0:	af00      	add	r7, sp, #0
 800f5d2:	6078      	str	r0, [r7, #4]
 800f5d4:	460b      	mov	r3, r1
 800f5d6:	70fb      	strb	r3, [r7, #3]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800f5d8:	687b      	ldr	r3, [r7, #4]
 800f5da:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800f5de:	687b      	ldr	r3, [r7, #4]
 800f5e0:	32b0      	adds	r2, #176	; 0xb0
 800f5e2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f5e6:	60fb      	str	r3, [r7, #12]
  uint32_t len;

  if (hmsc == NULL)
 800f5e8:	68fb      	ldr	r3, [r7, #12]
 800f5ea:	2b00      	cmp	r3, #0
 800f5ec:	d102      	bne.n	800f5f4 <SCSI_ProcessWrite+0x28>
  {
    return -1;
 800f5ee:	f04f 33ff 	mov.w	r3, #4294967295
 800f5f2:	e07a      	b.n	800f6ea <SCSI_ProcessWrite+0x11e>
  }

  len = hmsc->scsi_blk_len * hmsc->scsi_blk_size;
 800f5f4:	68fb      	ldr	r3, [r7, #12]
 800f5f6:	f8d3 3270 	ldr.w	r3, [r3, #624]	; 0x270
 800f5fa:	68fa      	ldr	r2, [r7, #12]
 800f5fc:	f8b2 2264 	ldrh.w	r2, [r2, #612]	; 0x264
 800f600:	fb02 f303 	mul.w	r3, r2, r3
 800f604:	60bb      	str	r3, [r7, #8]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */

  len = MIN(len, MSC_MEDIA_PACKET);
 800f606:	68bb      	ldr	r3, [r7, #8]
 800f608:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800f60c:	bf28      	it	cs
 800f60e:	f44f 7300 	movcs.w	r3, #512	; 0x200
 800f612:	60bb      	str	r3, [r7, #8]

  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->Write(lun, hmsc->bot_data,
 800f614:	687b      	ldr	r3, [r7, #4]
 800f616:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800f61a:	687a      	ldr	r2, [r7, #4]
 800f61c:	33b0      	adds	r3, #176	; 0xb0
 800f61e:	009b      	lsls	r3, r3, #2
 800f620:	4413      	add	r3, r2
 800f622:	685b      	ldr	r3, [r3, #4]
 800f624:	695c      	ldr	r4, [r3, #20]
 800f626:	68fb      	ldr	r3, [r7, #12]
 800f628:	f103 0110 	add.w	r1, r3, #16
 800f62c:	68fb      	ldr	r3, [r7, #12]
 800f62e:	f8d3 226c 	ldr.w	r2, [r3, #620]	; 0x26c
                                                                     hmsc->scsi_blk_addr,
                                                                     (len / hmsc->scsi_blk_size)) < 0)
 800f632:	68fb      	ldr	r3, [r7, #12]
 800f634:	f8b3 3264 	ldrh.w	r3, [r3, #612]	; 0x264
 800f638:	4618      	mov	r0, r3
 800f63a:	68bb      	ldr	r3, [r7, #8]
 800f63c:	fbb3 f3f0 	udiv	r3, r3, r0
  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->Write(lun, hmsc->bot_data,
 800f640:	b29b      	uxth	r3, r3
 800f642:	78f8      	ldrb	r0, [r7, #3]
 800f644:	47a0      	blx	r4
 800f646:	4603      	mov	r3, r0
 800f648:	2b00      	cmp	r3, #0
 800f64a:	da08      	bge.n	800f65e <SCSI_ProcessWrite+0x92>
  {
    SCSI_SenseCode(pdev, lun, HARDWARE_ERROR, WRITE_FAULT);
 800f64c:	78f9      	ldrb	r1, [r7, #3]
 800f64e:	2303      	movs	r3, #3
 800f650:	2204      	movs	r2, #4
 800f652:	6878      	ldr	r0, [r7, #4]
 800f654:	f7ff fae3 	bl	800ec1e <SCSI_SenseCode>
    return -1;
 800f658:	f04f 33ff 	mov.w	r3, #4294967295
 800f65c:	e045      	b.n	800f6ea <SCSI_ProcessWrite+0x11e>
  }

  hmsc->scsi_blk_addr += (len / hmsc->scsi_blk_size);
 800f65e:	68fb      	ldr	r3, [r7, #12]
 800f660:	f8d3 226c 	ldr.w	r2, [r3, #620]	; 0x26c
 800f664:	68fb      	ldr	r3, [r7, #12]
 800f666:	f8b3 3264 	ldrh.w	r3, [r3, #612]	; 0x264
 800f66a:	4619      	mov	r1, r3
 800f66c:	68bb      	ldr	r3, [r7, #8]
 800f66e:	fbb3 f3f1 	udiv	r3, r3, r1
 800f672:	441a      	add	r2, r3
 800f674:	68fb      	ldr	r3, [r7, #12]
 800f676:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c
  hmsc->scsi_blk_len -= (len / hmsc->scsi_blk_size);
 800f67a:	68fb      	ldr	r3, [r7, #12]
 800f67c:	f8d3 2270 	ldr.w	r2, [r3, #624]	; 0x270
 800f680:	68fb      	ldr	r3, [r7, #12]
 800f682:	f8b3 3264 	ldrh.w	r3, [r3, #612]	; 0x264
 800f686:	4619      	mov	r1, r3
 800f688:	68bb      	ldr	r3, [r7, #8]
 800f68a:	fbb3 f3f1 	udiv	r3, r3, r1
 800f68e:	1ad2      	subs	r2, r2, r3
 800f690:	68fb      	ldr	r3, [r7, #12]
 800f692:	f8c3 2270 	str.w	r2, [r3, #624]	; 0x270

  /* case 12 : Ho = Do */
  hmsc->csw.dDataResidue -= len;
 800f696:	68fb      	ldr	r3, [r7, #12]
 800f698:	f8d3 2238 	ldr.w	r2, [r3, #568]	; 0x238
 800f69c:	68bb      	ldr	r3, [r7, #8]
 800f69e:	1ad2      	subs	r2, r2, r3
 800f6a0:	68fb      	ldr	r3, [r7, #12]
 800f6a2:	f8c3 2238 	str.w	r2, [r3, #568]	; 0x238

  if (hmsc->scsi_blk_len == 0U)
 800f6a6:	68fb      	ldr	r3, [r7, #12]
 800f6a8:	f8d3 3270 	ldr.w	r3, [r3, #624]	; 0x270
 800f6ac:	2b00      	cmp	r3, #0
 800f6ae:	d104      	bne.n	800f6ba <SCSI_ProcessWrite+0xee>
  {
    MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_PASSED);
 800f6b0:	2100      	movs	r1, #0
 800f6b2:	6878      	ldr	r0, [r7, #4]
 800f6b4:	f7fe fd14 	bl	800e0e0 <MSC_BOT_SendCSW>
 800f6b8:	e016      	b.n	800f6e8 <SCSI_ProcessWrite+0x11c>
  }
  else
  {
    len = MIN((hmsc->scsi_blk_len * hmsc->scsi_blk_size), MSC_MEDIA_PACKET);
 800f6ba:	68fb      	ldr	r3, [r7, #12]
 800f6bc:	f8d3 3270 	ldr.w	r3, [r3, #624]	; 0x270
 800f6c0:	68fa      	ldr	r2, [r7, #12]
 800f6c2:	f8b2 2264 	ldrh.w	r2, [r2, #612]	; 0x264
 800f6c6:	fb02 f303 	mul.w	r3, r2, r3
 800f6ca:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800f6ce:	bf28      	it	cs
 800f6d0:	f44f 7300 	movcs.w	r3, #512	; 0x200
 800f6d4:	60bb      	str	r3, [r7, #8]

    /* Prepare EP to Receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, MSCOutEpAdd, hmsc->bot_data, len);
 800f6d6:	4b07      	ldr	r3, [pc, #28]	; (800f6f4 <SCSI_ProcessWrite+0x128>)
 800f6d8:	7819      	ldrb	r1, [r3, #0]
 800f6da:	68fb      	ldr	r3, [r7, #12]
 800f6dc:	f103 0210 	add.w	r2, r3, #16
 800f6e0:	68bb      	ldr	r3, [r7, #8]
 800f6e2:	6878      	ldr	r0, [r7, #4]
 800f6e4:	f008 f969 	bl	80179ba <USBD_LL_PrepareReceive>
  }

  return 0;
 800f6e8:	2300      	movs	r3, #0
}
 800f6ea:	4618      	mov	r0, r3
 800f6ec:	3714      	adds	r7, #20
 800f6ee:	46bd      	mov	sp, r7
 800f6f0:	bd90      	pop	{r4, r7, pc}
 800f6f2:	bf00      	nop
 800f6f4:	20000077 	.word	0x20000077

0800f6f8 <SCSI_UpdateBotData>:
  * @param  length: Data length
  * @retval status
  */
static int8_t SCSI_UpdateBotData(USBD_MSC_BOT_HandleTypeDef *hmsc,
                                 uint8_t *pBuff, uint16_t length)
{
 800f6f8:	b480      	push	{r7}
 800f6fa:	b087      	sub	sp, #28
 800f6fc:	af00      	add	r7, sp, #0
 800f6fe:	60f8      	str	r0, [r7, #12]
 800f700:	60b9      	str	r1, [r7, #8]
 800f702:	4613      	mov	r3, r2
 800f704:	80fb      	strh	r3, [r7, #6]
  uint16_t len = length;
 800f706:	88fb      	ldrh	r3, [r7, #6]
 800f708:	82fb      	strh	r3, [r7, #22]

  if (hmsc == NULL)
 800f70a:	68fb      	ldr	r3, [r7, #12]
 800f70c:	2b00      	cmp	r3, #0
 800f70e:	d102      	bne.n	800f716 <SCSI_UpdateBotData+0x1e>
  {
    return -1;
 800f710:	f04f 33ff 	mov.w	r3, #4294967295
 800f714:	e013      	b.n	800f73e <SCSI_UpdateBotData+0x46>
  }

  hmsc->bot_data_length = len;
 800f716:	8afa      	ldrh	r2, [r7, #22]
 800f718:	68fb      	ldr	r3, [r7, #12]
 800f71a:	60da      	str	r2, [r3, #12]

  while (len != 0U)
 800f71c:	e00b      	b.n	800f736 <SCSI_UpdateBotData+0x3e>
  {
    len--;
 800f71e:	8afb      	ldrh	r3, [r7, #22]
 800f720:	3b01      	subs	r3, #1
 800f722:	82fb      	strh	r3, [r7, #22]
    hmsc->bot_data[len] = pBuff[len];
 800f724:	8afb      	ldrh	r3, [r7, #22]
 800f726:	68ba      	ldr	r2, [r7, #8]
 800f728:	441a      	add	r2, r3
 800f72a:	8afb      	ldrh	r3, [r7, #22]
 800f72c:	7811      	ldrb	r1, [r2, #0]
 800f72e:	68fa      	ldr	r2, [r7, #12]
 800f730:	4413      	add	r3, r2
 800f732:	460a      	mov	r2, r1
 800f734:	741a      	strb	r2, [r3, #16]
  while (len != 0U)
 800f736:	8afb      	ldrh	r3, [r7, #22]
 800f738:	2b00      	cmp	r3, #0
 800f73a:	d1f0      	bne.n	800f71e <SCSI_UpdateBotData+0x26>
  }

  return 0;
 800f73c:	2300      	movs	r3, #0
}
 800f73e:	4618      	mov	r0, r3
 800f740:	371c      	adds	r7, #28
 800f742:	46bd      	mov	sp, r7
 800f744:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f748:	4770      	bx	lr

0800f74a <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800f74a:	b580      	push	{r7, lr}
 800f74c:	b086      	sub	sp, #24
 800f74e:	af00      	add	r7, sp, #0
 800f750:	60f8      	str	r0, [r7, #12]
 800f752:	60b9      	str	r1, [r7, #8]
 800f754:	4613      	mov	r3, r2
 800f756:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800f758:	68fb      	ldr	r3, [r7, #12]
 800f75a:	2b00      	cmp	r3, #0
 800f75c:	d101      	bne.n	800f762 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800f75e:	2303      	movs	r3, #3
 800f760:	e01f      	b.n	800f7a2 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800f762:	68fb      	ldr	r3, [r7, #12]
 800f764:	2200      	movs	r2, #0
 800f766:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData[0] = NULL;
 800f76a:	68fb      	ldr	r3, [r7, #12]
 800f76c:	2200      	movs	r2, #0
 800f76e:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800f772:	68fb      	ldr	r3, [r7, #12]
 800f774:	2200      	movs	r2, #0
 800f776:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800f77a:	68bb      	ldr	r3, [r7, #8]
 800f77c:	2b00      	cmp	r3, #0
 800f77e:	d003      	beq.n	800f788 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800f780:	68fb      	ldr	r3, [r7, #12]
 800f782:	68ba      	ldr	r2, [r7, #8]
 800f784:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800f788:	68fb      	ldr	r3, [r7, #12]
 800f78a:	2201      	movs	r2, #1
 800f78c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800f790:	68fb      	ldr	r3, [r7, #12]
 800f792:	79fa      	ldrb	r2, [r7, #7]
 800f794:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800f796:	68f8      	ldr	r0, [r7, #12]
 800f798:	f007 ff9a 	bl	80176d0 <USBD_LL_Init>
 800f79c:	4603      	mov	r3, r0
 800f79e:	75fb      	strb	r3, [r7, #23]

  return ret;
 800f7a0:	7dfb      	ldrb	r3, [r7, #23]
}
 800f7a2:	4618      	mov	r0, r3
 800f7a4:	3718      	adds	r7, #24
 800f7a6:	46bd      	mov	sp, r7
 800f7a8:	bd80      	pop	{r7, pc}

0800f7aa <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800f7aa:	b580      	push	{r7, lr}
 800f7ac:	b084      	sub	sp, #16
 800f7ae:	af00      	add	r7, sp, #0
 800f7b0:	6078      	str	r0, [r7, #4]
 800f7b2:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800f7b4:	2300      	movs	r3, #0
 800f7b6:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800f7b8:	683b      	ldr	r3, [r7, #0]
 800f7ba:	2b00      	cmp	r3, #0
 800f7bc:	d101      	bne.n	800f7c2 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800f7be:	2303      	movs	r3, #3
 800f7c0:	e025      	b.n	800f80e <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800f7c2:	687b      	ldr	r3, [r7, #4]
 800f7c4:	683a      	ldr	r2, [r7, #0]
 800f7c6:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800f7ca:	687b      	ldr	r3, [r7, #4]
 800f7cc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800f7d0:	687b      	ldr	r3, [r7, #4]
 800f7d2:	32ae      	adds	r2, #174	; 0xae
 800f7d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f7d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f7da:	2b00      	cmp	r3, #0
 800f7dc:	d00f      	beq.n	800f7fe <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800f7de:	687b      	ldr	r3, [r7, #4]
 800f7e0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800f7e4:	687b      	ldr	r3, [r7, #4]
 800f7e6:	32ae      	adds	r2, #174	; 0xae
 800f7e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f7ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f7ee:	f107 020e 	add.w	r2, r7, #14
 800f7f2:	4610      	mov	r0, r2
 800f7f4:	4798      	blx	r3
 800f7f6:	4602      	mov	r2, r0
 800f7f8:	687b      	ldr	r3, [r7, #4]
 800f7fa:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses ++;
 800f7fe:	687b      	ldr	r3, [r7, #4]
 800f800:	f8d3 32d8 	ldr.w	r3, [r3, #728]	; 0x2d8
 800f804:	1c5a      	adds	r2, r3, #1
 800f806:	687b      	ldr	r3, [r7, #4]
 800f808:	f8c3 22d8 	str.w	r2, [r3, #728]	; 0x2d8

  return USBD_OK;
 800f80c:	2300      	movs	r3, #0
}
 800f80e:	4618      	mov	r0, r3
 800f810:	3710      	adds	r7, #16
 800f812:	46bd      	mov	sp, r7
 800f814:	bd80      	pop	{r7, pc}

0800f816 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800f816:	b580      	push	{r7, lr}
 800f818:	b082      	sub	sp, #8
 800f81a:	af00      	add	r7, sp, #0
 800f81c:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800f81e:	6878      	ldr	r0, [r7, #4]
 800f820:	f007 ffa2 	bl	8017768 <USBD_LL_Start>
 800f824:	4603      	mov	r3, r0
}
 800f826:	4618      	mov	r0, r3
 800f828:	3708      	adds	r7, #8
 800f82a:	46bd      	mov	sp, r7
 800f82c:	bd80      	pop	{r7, pc}

0800f82e <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800f82e:	b480      	push	{r7}
 800f830:	b083      	sub	sp, #12
 800f832:	af00      	add	r7, sp, #0
 800f834:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800f836:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800f838:	4618      	mov	r0, r3
 800f83a:	370c      	adds	r7, #12
 800f83c:	46bd      	mov	sp, r7
 800f83e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f842:	4770      	bx	lr

0800f844 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800f844:	b580      	push	{r7, lr}
 800f846:	b084      	sub	sp, #16
 800f848:	af00      	add	r7, sp, #0
 800f84a:	6078      	str	r0, [r7, #4]
 800f84c:	460b      	mov	r3, r1
 800f84e:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800f850:	2300      	movs	r3, #0
 800f852:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800f854:	687b      	ldr	r3, [r7, #4]
 800f856:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f85a:	2b00      	cmp	r3, #0
 800f85c:	d009      	beq.n	800f872 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800f85e:	687b      	ldr	r3, [r7, #4]
 800f860:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f864:	681b      	ldr	r3, [r3, #0]
 800f866:	78fa      	ldrb	r2, [r7, #3]
 800f868:	4611      	mov	r1, r2
 800f86a:	6878      	ldr	r0, [r7, #4]
 800f86c:	4798      	blx	r3
 800f86e:	4603      	mov	r3, r0
 800f870:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800f872:	7bfb      	ldrb	r3, [r7, #15]
}
 800f874:	4618      	mov	r0, r3
 800f876:	3710      	adds	r7, #16
 800f878:	46bd      	mov	sp, r7
 800f87a:	bd80      	pop	{r7, pc}

0800f87c <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800f87c:	b580      	push	{r7, lr}
 800f87e:	b084      	sub	sp, #16
 800f880:	af00      	add	r7, sp, #0
 800f882:	6078      	str	r0, [r7, #4]
 800f884:	460b      	mov	r3, r1
 800f886:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800f888:	2300      	movs	r3, #0
 800f88a:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800f88c:	687b      	ldr	r3, [r7, #4]
 800f88e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f892:	685b      	ldr	r3, [r3, #4]
 800f894:	78fa      	ldrb	r2, [r7, #3]
 800f896:	4611      	mov	r1, r2
 800f898:	6878      	ldr	r0, [r7, #4]
 800f89a:	4798      	blx	r3
 800f89c:	4603      	mov	r3, r0
 800f89e:	2b00      	cmp	r3, #0
 800f8a0:	d001      	beq.n	800f8a6 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800f8a2:	2303      	movs	r3, #3
 800f8a4:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800f8a6:	7bfb      	ldrb	r3, [r7, #15]
}
 800f8a8:	4618      	mov	r0, r3
 800f8aa:	3710      	adds	r7, #16
 800f8ac:	46bd      	mov	sp, r7
 800f8ae:	bd80      	pop	{r7, pc}

0800f8b0 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800f8b0:	b580      	push	{r7, lr}
 800f8b2:	b084      	sub	sp, #16
 800f8b4:	af00      	add	r7, sp, #0
 800f8b6:	6078      	str	r0, [r7, #4]
 800f8b8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800f8ba:	687b      	ldr	r3, [r7, #4]
 800f8bc:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800f8c0:	6839      	ldr	r1, [r7, #0]
 800f8c2:	4618      	mov	r0, r3
 800f8c4:	f001 f933 	bl	8010b2e <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800f8c8:	687b      	ldr	r3, [r7, #4]
 800f8ca:	2201      	movs	r2, #1
 800f8cc:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800f8d0:	687b      	ldr	r3, [r7, #4]
 800f8d2:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 800f8d6:	461a      	mov	r2, r3
 800f8d8:	687b      	ldr	r3, [r7, #4]
 800f8da:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800f8de:	687b      	ldr	r3, [r7, #4]
 800f8e0:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800f8e4:	f003 031f 	and.w	r3, r3, #31
 800f8e8:	2b02      	cmp	r3, #2
 800f8ea:	d01a      	beq.n	800f922 <USBD_LL_SetupStage+0x72>
 800f8ec:	2b02      	cmp	r3, #2
 800f8ee:	d822      	bhi.n	800f936 <USBD_LL_SetupStage+0x86>
 800f8f0:	2b00      	cmp	r3, #0
 800f8f2:	d002      	beq.n	800f8fa <USBD_LL_SetupStage+0x4a>
 800f8f4:	2b01      	cmp	r3, #1
 800f8f6:	d00a      	beq.n	800f90e <USBD_LL_SetupStage+0x5e>
 800f8f8:	e01d      	b.n	800f936 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800f8fa:	687b      	ldr	r3, [r7, #4]
 800f8fc:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800f900:	4619      	mov	r1, r3
 800f902:	6878      	ldr	r0, [r7, #4]
 800f904:	f000 fb60 	bl	800ffc8 <USBD_StdDevReq>
 800f908:	4603      	mov	r3, r0
 800f90a:	73fb      	strb	r3, [r7, #15]
      break;
 800f90c:	e020      	b.n	800f950 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800f90e:	687b      	ldr	r3, [r7, #4]
 800f910:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800f914:	4619      	mov	r1, r3
 800f916:	6878      	ldr	r0, [r7, #4]
 800f918:	f000 fbc8 	bl	80100ac <USBD_StdItfReq>
 800f91c:	4603      	mov	r3, r0
 800f91e:	73fb      	strb	r3, [r7, #15]
      break;
 800f920:	e016      	b.n	800f950 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800f922:	687b      	ldr	r3, [r7, #4]
 800f924:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800f928:	4619      	mov	r1, r3
 800f92a:	6878      	ldr	r0, [r7, #4]
 800f92c:	f000 fc2a 	bl	8010184 <USBD_StdEPReq>
 800f930:	4603      	mov	r3, r0
 800f932:	73fb      	strb	r3, [r7, #15]
      break;
 800f934:	e00c      	b.n	800f950 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800f936:	687b      	ldr	r3, [r7, #4]
 800f938:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800f93c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800f940:	b2db      	uxtb	r3, r3
 800f942:	4619      	mov	r1, r3
 800f944:	6878      	ldr	r0, [r7, #4]
 800f946:	f007 ff8e 	bl	8017866 <USBD_LL_StallEP>
 800f94a:	4603      	mov	r3, r0
 800f94c:	73fb      	strb	r3, [r7, #15]
      break;
 800f94e:	bf00      	nop
  }

  return ret;
 800f950:	7bfb      	ldrb	r3, [r7, #15]
}
 800f952:	4618      	mov	r0, r3
 800f954:	3710      	adds	r7, #16
 800f956:	46bd      	mov	sp, r7
 800f958:	bd80      	pop	{r7, pc}

0800f95a <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800f95a:	b580      	push	{r7, lr}
 800f95c:	b086      	sub	sp, #24
 800f95e:	af00      	add	r7, sp, #0
 800f960:	60f8      	str	r0, [r7, #12]
 800f962:	460b      	mov	r3, r1
 800f964:	607a      	str	r2, [r7, #4]
 800f966:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800f968:	2300      	movs	r3, #0
 800f96a:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 800f96c:	7afb      	ldrb	r3, [r7, #11]
 800f96e:	2b00      	cmp	r3, #0
 800f970:	d16e      	bne.n	800fa50 <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 800f972:	68fb      	ldr	r3, [r7, #12]
 800f974:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800f978:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800f97a:	68fb      	ldr	r3, [r7, #12]
 800f97c:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800f980:	2b03      	cmp	r3, #3
 800f982:	f040 8098 	bne.w	800fab6 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 800f986:	693b      	ldr	r3, [r7, #16]
 800f988:	689a      	ldr	r2, [r3, #8]
 800f98a:	693b      	ldr	r3, [r7, #16]
 800f98c:	68db      	ldr	r3, [r3, #12]
 800f98e:	429a      	cmp	r2, r3
 800f990:	d913      	bls.n	800f9ba <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 800f992:	693b      	ldr	r3, [r7, #16]
 800f994:	689a      	ldr	r2, [r3, #8]
 800f996:	693b      	ldr	r3, [r7, #16]
 800f998:	68db      	ldr	r3, [r3, #12]
 800f99a:	1ad2      	subs	r2, r2, r3
 800f99c:	693b      	ldr	r3, [r7, #16]
 800f99e:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800f9a0:	693b      	ldr	r3, [r7, #16]
 800f9a2:	68da      	ldr	r2, [r3, #12]
 800f9a4:	693b      	ldr	r3, [r7, #16]
 800f9a6:	689b      	ldr	r3, [r3, #8]
 800f9a8:	4293      	cmp	r3, r2
 800f9aa:	bf28      	it	cs
 800f9ac:	4613      	movcs	r3, r2
 800f9ae:	461a      	mov	r2, r3
 800f9b0:	6879      	ldr	r1, [r7, #4]
 800f9b2:	68f8      	ldr	r0, [r7, #12]
 800f9b4:	f001 f992 	bl	8010cdc <USBD_CtlContinueRx>
 800f9b8:	e07d      	b.n	800fab6 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800f9ba:	68fb      	ldr	r3, [r7, #12]
 800f9bc:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800f9c0:	f003 031f 	and.w	r3, r3, #31
 800f9c4:	2b02      	cmp	r3, #2
 800f9c6:	d014      	beq.n	800f9f2 <USBD_LL_DataOutStage+0x98>
 800f9c8:	2b02      	cmp	r3, #2
 800f9ca:	d81d      	bhi.n	800fa08 <USBD_LL_DataOutStage+0xae>
 800f9cc:	2b00      	cmp	r3, #0
 800f9ce:	d002      	beq.n	800f9d6 <USBD_LL_DataOutStage+0x7c>
 800f9d0:	2b01      	cmp	r3, #1
 800f9d2:	d003      	beq.n	800f9dc <USBD_LL_DataOutStage+0x82>
 800f9d4:	e018      	b.n	800fa08 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800f9d6:	2300      	movs	r3, #0
 800f9d8:	75bb      	strb	r3, [r7, #22]
            break;
 800f9da:	e018      	b.n	800fa0e <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800f9dc:	68fb      	ldr	r3, [r7, #12]
 800f9de:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 800f9e2:	b2db      	uxtb	r3, r3
 800f9e4:	4619      	mov	r1, r3
 800f9e6:	68f8      	ldr	r0, [r7, #12]
 800f9e8:	f000 fa5e 	bl	800fea8 <USBD_CoreFindIF>
 800f9ec:	4603      	mov	r3, r0
 800f9ee:	75bb      	strb	r3, [r7, #22]
            break;
 800f9f0:	e00d      	b.n	800fa0e <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800f9f2:	68fb      	ldr	r3, [r7, #12]
 800f9f4:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 800f9f8:	b2db      	uxtb	r3, r3
 800f9fa:	4619      	mov	r1, r3
 800f9fc:	68f8      	ldr	r0, [r7, #12]
 800f9fe:	f000 fa60 	bl	800fec2 <USBD_CoreFindEP>
 800fa02:	4603      	mov	r3, r0
 800fa04:	75bb      	strb	r3, [r7, #22]
            break;
 800fa06:	e002      	b.n	800fa0e <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800fa08:	2300      	movs	r3, #0
 800fa0a:	75bb      	strb	r3, [r7, #22]
            break;
 800fa0c:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800fa0e:	7dbb      	ldrb	r3, [r7, #22]
 800fa10:	2b00      	cmp	r3, #0
 800fa12:	d119      	bne.n	800fa48 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800fa14:	68fb      	ldr	r3, [r7, #12]
 800fa16:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800fa1a:	b2db      	uxtb	r3, r3
 800fa1c:	2b03      	cmp	r3, #3
 800fa1e:	d113      	bne.n	800fa48 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800fa20:	7dba      	ldrb	r2, [r7, #22]
 800fa22:	68fb      	ldr	r3, [r7, #12]
 800fa24:	32ae      	adds	r2, #174	; 0xae
 800fa26:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800fa2a:	691b      	ldr	r3, [r3, #16]
 800fa2c:	2b00      	cmp	r3, #0
 800fa2e:	d00b      	beq.n	800fa48 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 800fa30:	7dba      	ldrb	r2, [r7, #22]
 800fa32:	68fb      	ldr	r3, [r7, #12]
 800fa34:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800fa38:	7dba      	ldrb	r2, [r7, #22]
 800fa3a:	68fb      	ldr	r3, [r7, #12]
 800fa3c:	32ae      	adds	r2, #174	; 0xae
 800fa3e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800fa42:	691b      	ldr	r3, [r3, #16]
 800fa44:	68f8      	ldr	r0, [r7, #12]
 800fa46:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800fa48:	68f8      	ldr	r0, [r7, #12]
 800fa4a:	f001 f958 	bl	8010cfe <USBD_CtlSendStatus>
 800fa4e:	e032      	b.n	800fab6 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800fa50:	7afb      	ldrb	r3, [r7, #11]
 800fa52:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800fa56:	b2db      	uxtb	r3, r3
 800fa58:	4619      	mov	r1, r3
 800fa5a:	68f8      	ldr	r0, [r7, #12]
 800fa5c:	f000 fa31 	bl	800fec2 <USBD_CoreFindEP>
 800fa60:	4603      	mov	r3, r0
 800fa62:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800fa64:	7dbb      	ldrb	r3, [r7, #22]
 800fa66:	2bff      	cmp	r3, #255	; 0xff
 800fa68:	d025      	beq.n	800fab6 <USBD_LL_DataOutStage+0x15c>
 800fa6a:	7dbb      	ldrb	r3, [r7, #22]
 800fa6c:	2b00      	cmp	r3, #0
 800fa6e:	d122      	bne.n	800fab6 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800fa70:	68fb      	ldr	r3, [r7, #12]
 800fa72:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800fa76:	b2db      	uxtb	r3, r3
 800fa78:	2b03      	cmp	r3, #3
 800fa7a:	d117      	bne.n	800faac <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800fa7c:	7dba      	ldrb	r2, [r7, #22]
 800fa7e:	68fb      	ldr	r3, [r7, #12]
 800fa80:	32ae      	adds	r2, #174	; 0xae
 800fa82:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800fa86:	699b      	ldr	r3, [r3, #24]
 800fa88:	2b00      	cmp	r3, #0
 800fa8a:	d00f      	beq.n	800faac <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 800fa8c:	7dba      	ldrb	r2, [r7, #22]
 800fa8e:	68fb      	ldr	r3, [r7, #12]
 800fa90:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800fa94:	7dba      	ldrb	r2, [r7, #22]
 800fa96:	68fb      	ldr	r3, [r7, #12]
 800fa98:	32ae      	adds	r2, #174	; 0xae
 800fa9a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800fa9e:	699b      	ldr	r3, [r3, #24]
 800faa0:	7afa      	ldrb	r2, [r7, #11]
 800faa2:	4611      	mov	r1, r2
 800faa4:	68f8      	ldr	r0, [r7, #12]
 800faa6:	4798      	blx	r3
 800faa8:	4603      	mov	r3, r0
 800faaa:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800faac:	7dfb      	ldrb	r3, [r7, #23]
 800faae:	2b00      	cmp	r3, #0
 800fab0:	d001      	beq.n	800fab6 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 800fab2:	7dfb      	ldrb	r3, [r7, #23]
 800fab4:	e000      	b.n	800fab8 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 800fab6:	2300      	movs	r3, #0
}
 800fab8:	4618      	mov	r0, r3
 800faba:	3718      	adds	r7, #24
 800fabc:	46bd      	mov	sp, r7
 800fabe:	bd80      	pop	{r7, pc}

0800fac0 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800fac0:	b580      	push	{r7, lr}
 800fac2:	b086      	sub	sp, #24
 800fac4:	af00      	add	r7, sp, #0
 800fac6:	60f8      	str	r0, [r7, #12]
 800fac8:	460b      	mov	r3, r1
 800faca:	607a      	str	r2, [r7, #4]
 800facc:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 800face:	7afb      	ldrb	r3, [r7, #11]
 800fad0:	2b00      	cmp	r3, #0
 800fad2:	d16f      	bne.n	800fbb4 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 800fad4:	68fb      	ldr	r3, [r7, #12]
 800fad6:	3314      	adds	r3, #20
 800fad8:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800fada:	68fb      	ldr	r3, [r7, #12]
 800fadc:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800fae0:	2b02      	cmp	r3, #2
 800fae2:	d15a      	bne.n	800fb9a <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 800fae4:	693b      	ldr	r3, [r7, #16]
 800fae6:	689a      	ldr	r2, [r3, #8]
 800fae8:	693b      	ldr	r3, [r7, #16]
 800faea:	68db      	ldr	r3, [r3, #12]
 800faec:	429a      	cmp	r2, r3
 800faee:	d914      	bls.n	800fb1a <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800faf0:	693b      	ldr	r3, [r7, #16]
 800faf2:	689a      	ldr	r2, [r3, #8]
 800faf4:	693b      	ldr	r3, [r7, #16]
 800faf6:	68db      	ldr	r3, [r3, #12]
 800faf8:	1ad2      	subs	r2, r2, r3
 800fafa:	693b      	ldr	r3, [r7, #16]
 800fafc:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800fafe:	693b      	ldr	r3, [r7, #16]
 800fb00:	689b      	ldr	r3, [r3, #8]
 800fb02:	461a      	mov	r2, r3
 800fb04:	6879      	ldr	r1, [r7, #4]
 800fb06:	68f8      	ldr	r0, [r7, #12]
 800fb08:	f001 f8d7 	bl	8010cba <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800fb0c:	2300      	movs	r3, #0
 800fb0e:	2200      	movs	r2, #0
 800fb10:	2100      	movs	r1, #0
 800fb12:	68f8      	ldr	r0, [r7, #12]
 800fb14:	f007 ff51 	bl	80179ba <USBD_LL_PrepareReceive>
 800fb18:	e03f      	b.n	800fb9a <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800fb1a:	693b      	ldr	r3, [r7, #16]
 800fb1c:	68da      	ldr	r2, [r3, #12]
 800fb1e:	693b      	ldr	r3, [r7, #16]
 800fb20:	689b      	ldr	r3, [r3, #8]
 800fb22:	429a      	cmp	r2, r3
 800fb24:	d11c      	bne.n	800fb60 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800fb26:	693b      	ldr	r3, [r7, #16]
 800fb28:	685a      	ldr	r2, [r3, #4]
 800fb2a:	693b      	ldr	r3, [r7, #16]
 800fb2c:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800fb2e:	429a      	cmp	r2, r3
 800fb30:	d316      	bcc.n	800fb60 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800fb32:	693b      	ldr	r3, [r7, #16]
 800fb34:	685a      	ldr	r2, [r3, #4]
 800fb36:	68fb      	ldr	r3, [r7, #12]
 800fb38:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800fb3c:	429a      	cmp	r2, r3
 800fb3e:	d20f      	bcs.n	800fb60 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800fb40:	2200      	movs	r2, #0
 800fb42:	2100      	movs	r1, #0
 800fb44:	68f8      	ldr	r0, [r7, #12]
 800fb46:	f001 f8b8 	bl	8010cba <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800fb4a:	68fb      	ldr	r3, [r7, #12]
 800fb4c:	2200      	movs	r2, #0
 800fb4e:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800fb52:	2300      	movs	r3, #0
 800fb54:	2200      	movs	r2, #0
 800fb56:	2100      	movs	r1, #0
 800fb58:	68f8      	ldr	r0, [r7, #12]
 800fb5a:	f007 ff2e 	bl	80179ba <USBD_LL_PrepareReceive>
 800fb5e:	e01c      	b.n	800fb9a <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800fb60:	68fb      	ldr	r3, [r7, #12]
 800fb62:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800fb66:	b2db      	uxtb	r3, r3
 800fb68:	2b03      	cmp	r3, #3
 800fb6a:	d10f      	bne.n	800fb8c <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800fb6c:	68fb      	ldr	r3, [r7, #12]
 800fb6e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800fb72:	68db      	ldr	r3, [r3, #12]
 800fb74:	2b00      	cmp	r3, #0
 800fb76:	d009      	beq.n	800fb8c <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 800fb78:	68fb      	ldr	r3, [r7, #12]
 800fb7a:	2200      	movs	r2, #0
 800fb7c:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800fb80:	68fb      	ldr	r3, [r7, #12]
 800fb82:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800fb86:	68db      	ldr	r3, [r3, #12]
 800fb88:	68f8      	ldr	r0, [r7, #12]
 800fb8a:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800fb8c:	2180      	movs	r1, #128	; 0x80
 800fb8e:	68f8      	ldr	r0, [r7, #12]
 800fb90:	f007 fe69 	bl	8017866 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800fb94:	68f8      	ldr	r0, [r7, #12]
 800fb96:	f001 f8c5 	bl	8010d24 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode != 0U)
 800fb9a:	68fb      	ldr	r3, [r7, #12]
 800fb9c:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 800fba0:	2b00      	cmp	r3, #0
 800fba2:	d03a      	beq.n	800fc1a <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 800fba4:	68f8      	ldr	r0, [r7, #12]
 800fba6:	f7ff fe42 	bl	800f82e <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800fbaa:	68fb      	ldr	r3, [r7, #12]
 800fbac:	2200      	movs	r2, #0
 800fbae:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800fbb2:	e032      	b.n	800fc1a <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800fbb4:	7afb      	ldrb	r3, [r7, #11]
 800fbb6:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800fbba:	b2db      	uxtb	r3, r3
 800fbbc:	4619      	mov	r1, r3
 800fbbe:	68f8      	ldr	r0, [r7, #12]
 800fbc0:	f000 f97f 	bl	800fec2 <USBD_CoreFindEP>
 800fbc4:	4603      	mov	r3, r0
 800fbc6:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800fbc8:	7dfb      	ldrb	r3, [r7, #23]
 800fbca:	2bff      	cmp	r3, #255	; 0xff
 800fbcc:	d025      	beq.n	800fc1a <USBD_LL_DataInStage+0x15a>
 800fbce:	7dfb      	ldrb	r3, [r7, #23]
 800fbd0:	2b00      	cmp	r3, #0
 800fbd2:	d122      	bne.n	800fc1a <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800fbd4:	68fb      	ldr	r3, [r7, #12]
 800fbd6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800fbda:	b2db      	uxtb	r3, r3
 800fbdc:	2b03      	cmp	r3, #3
 800fbde:	d11c      	bne.n	800fc1a <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800fbe0:	7dfa      	ldrb	r2, [r7, #23]
 800fbe2:	68fb      	ldr	r3, [r7, #12]
 800fbe4:	32ae      	adds	r2, #174	; 0xae
 800fbe6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800fbea:	695b      	ldr	r3, [r3, #20]
 800fbec:	2b00      	cmp	r3, #0
 800fbee:	d014      	beq.n	800fc1a <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 800fbf0:	7dfa      	ldrb	r2, [r7, #23]
 800fbf2:	68fb      	ldr	r3, [r7, #12]
 800fbf4:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800fbf8:	7dfa      	ldrb	r2, [r7, #23]
 800fbfa:	68fb      	ldr	r3, [r7, #12]
 800fbfc:	32ae      	adds	r2, #174	; 0xae
 800fbfe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800fc02:	695b      	ldr	r3, [r3, #20]
 800fc04:	7afa      	ldrb	r2, [r7, #11]
 800fc06:	4611      	mov	r1, r2
 800fc08:	68f8      	ldr	r0, [r7, #12]
 800fc0a:	4798      	blx	r3
 800fc0c:	4603      	mov	r3, r0
 800fc0e:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800fc10:	7dbb      	ldrb	r3, [r7, #22]
 800fc12:	2b00      	cmp	r3, #0
 800fc14:	d001      	beq.n	800fc1a <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 800fc16:	7dbb      	ldrb	r3, [r7, #22]
 800fc18:	e000      	b.n	800fc1c <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 800fc1a:	2300      	movs	r3, #0
}
 800fc1c:	4618      	mov	r0, r3
 800fc1e:	3718      	adds	r7, #24
 800fc20:	46bd      	mov	sp, r7
 800fc22:	bd80      	pop	{r7, pc}

0800fc24 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800fc24:	b580      	push	{r7, lr}
 800fc26:	b084      	sub	sp, #16
 800fc28:	af00      	add	r7, sp, #0
 800fc2a:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800fc2c:	2300      	movs	r3, #0
 800fc2e:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800fc30:	687b      	ldr	r3, [r7, #4]
 800fc32:	2201      	movs	r2, #1
 800fc34:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800fc38:	687b      	ldr	r3, [r7, #4]
 800fc3a:	2200      	movs	r2, #0
 800fc3c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800fc40:	687b      	ldr	r3, [r7, #4]
 800fc42:	2200      	movs	r2, #0
 800fc44:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800fc46:	687b      	ldr	r3, [r7, #4]
 800fc48:	2200      	movs	r2, #0
 800fc4a:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
  pdev->dev_test_mode = 0U;
 800fc4e:	687b      	ldr	r3, [r7, #4]
 800fc50:	2200      	movs	r2, #0
 800fc52:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800fc56:	687b      	ldr	r3, [r7, #4]
 800fc58:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800fc5c:	2b00      	cmp	r3, #0
 800fc5e:	d014      	beq.n	800fc8a <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800fc60:	687b      	ldr	r3, [r7, #4]
 800fc62:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800fc66:	685b      	ldr	r3, [r3, #4]
 800fc68:	2b00      	cmp	r3, #0
 800fc6a:	d00e      	beq.n	800fc8a <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800fc6c:	687b      	ldr	r3, [r7, #4]
 800fc6e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800fc72:	685b      	ldr	r3, [r3, #4]
 800fc74:	687a      	ldr	r2, [r7, #4]
 800fc76:	6852      	ldr	r2, [r2, #4]
 800fc78:	b2d2      	uxtb	r2, r2
 800fc7a:	4611      	mov	r1, r2
 800fc7c:	6878      	ldr	r0, [r7, #4]
 800fc7e:	4798      	blx	r3
 800fc80:	4603      	mov	r3, r0
 800fc82:	2b00      	cmp	r3, #0
 800fc84:	d001      	beq.n	800fc8a <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800fc86:	2303      	movs	r3, #3
 800fc88:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800fc8a:	2340      	movs	r3, #64	; 0x40
 800fc8c:	2200      	movs	r2, #0
 800fc8e:	2100      	movs	r1, #0
 800fc90:	6878      	ldr	r0, [r7, #4]
 800fc92:	f007 fd84 	bl	801779e <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800fc96:	687b      	ldr	r3, [r7, #4]
 800fc98:	2201      	movs	r2, #1
 800fc9a:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800fc9e:	687b      	ldr	r3, [r7, #4]
 800fca0:	2240      	movs	r2, #64	; 0x40
 800fca2:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800fca6:	2340      	movs	r3, #64	; 0x40
 800fca8:	2200      	movs	r2, #0
 800fcaa:	2180      	movs	r1, #128	; 0x80
 800fcac:	6878      	ldr	r0, [r7, #4]
 800fcae:	f007 fd76 	bl	801779e <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800fcb2:	687b      	ldr	r3, [r7, #4]
 800fcb4:	2201      	movs	r2, #1
 800fcb6:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800fcb8:	687b      	ldr	r3, [r7, #4]
 800fcba:	2240      	movs	r2, #64	; 0x40
 800fcbc:	621a      	str	r2, [r3, #32]

  return ret;
 800fcbe:	7bfb      	ldrb	r3, [r7, #15]
}
 800fcc0:	4618      	mov	r0, r3
 800fcc2:	3710      	adds	r7, #16
 800fcc4:	46bd      	mov	sp, r7
 800fcc6:	bd80      	pop	{r7, pc}

0800fcc8 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800fcc8:	b480      	push	{r7}
 800fcca:	b083      	sub	sp, #12
 800fccc:	af00      	add	r7, sp, #0
 800fcce:	6078      	str	r0, [r7, #4]
 800fcd0:	460b      	mov	r3, r1
 800fcd2:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800fcd4:	687b      	ldr	r3, [r7, #4]
 800fcd6:	78fa      	ldrb	r2, [r7, #3]
 800fcd8:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800fcda:	2300      	movs	r3, #0
}
 800fcdc:	4618      	mov	r0, r3
 800fcde:	370c      	adds	r7, #12
 800fce0:	46bd      	mov	sp, r7
 800fce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fce6:	4770      	bx	lr

0800fce8 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800fce8:	b480      	push	{r7}
 800fcea:	b083      	sub	sp, #12
 800fcec:	af00      	add	r7, sp, #0
 800fcee:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800fcf0:	687b      	ldr	r3, [r7, #4]
 800fcf2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800fcf6:	b2da      	uxtb	r2, r3
 800fcf8:	687b      	ldr	r3, [r7, #4]
 800fcfa:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800fcfe:	687b      	ldr	r3, [r7, #4]
 800fd00:	2204      	movs	r2, #4
 800fd02:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800fd06:	2300      	movs	r3, #0
}
 800fd08:	4618      	mov	r0, r3
 800fd0a:	370c      	adds	r7, #12
 800fd0c:	46bd      	mov	sp, r7
 800fd0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd12:	4770      	bx	lr

0800fd14 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800fd14:	b480      	push	{r7}
 800fd16:	b083      	sub	sp, #12
 800fd18:	af00      	add	r7, sp, #0
 800fd1a:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800fd1c:	687b      	ldr	r3, [r7, #4]
 800fd1e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800fd22:	b2db      	uxtb	r3, r3
 800fd24:	2b04      	cmp	r3, #4
 800fd26:	d106      	bne.n	800fd36 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800fd28:	687b      	ldr	r3, [r7, #4]
 800fd2a:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 800fd2e:	b2da      	uxtb	r2, r3
 800fd30:	687b      	ldr	r3, [r7, #4]
 800fd32:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800fd36:	2300      	movs	r3, #0
}
 800fd38:	4618      	mov	r0, r3
 800fd3a:	370c      	adds	r7, #12
 800fd3c:	46bd      	mov	sp, r7
 800fd3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd42:	4770      	bx	lr

0800fd44 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800fd44:	b580      	push	{r7, lr}
 800fd46:	b082      	sub	sp, #8
 800fd48:	af00      	add	r7, sp, #0
 800fd4a:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800fd4c:	687b      	ldr	r3, [r7, #4]
 800fd4e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800fd52:	b2db      	uxtb	r3, r3
 800fd54:	2b03      	cmp	r3, #3
 800fd56:	d110      	bne.n	800fd7a <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800fd58:	687b      	ldr	r3, [r7, #4]
 800fd5a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800fd5e:	2b00      	cmp	r3, #0
 800fd60:	d00b      	beq.n	800fd7a <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800fd62:	687b      	ldr	r3, [r7, #4]
 800fd64:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800fd68:	69db      	ldr	r3, [r3, #28]
 800fd6a:	2b00      	cmp	r3, #0
 800fd6c:	d005      	beq.n	800fd7a <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800fd6e:	687b      	ldr	r3, [r7, #4]
 800fd70:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800fd74:	69db      	ldr	r3, [r3, #28]
 800fd76:	6878      	ldr	r0, [r7, #4]
 800fd78:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800fd7a:	2300      	movs	r3, #0
}
 800fd7c:	4618      	mov	r0, r3
 800fd7e:	3708      	adds	r7, #8
 800fd80:	46bd      	mov	sp, r7
 800fd82:	bd80      	pop	{r7, pc}

0800fd84 <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800fd84:	b580      	push	{r7, lr}
 800fd86:	b082      	sub	sp, #8
 800fd88:	af00      	add	r7, sp, #0
 800fd8a:	6078      	str	r0, [r7, #4]
 800fd8c:	460b      	mov	r3, r1
 800fd8e:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800fd90:	687b      	ldr	r3, [r7, #4]
 800fd92:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800fd96:	687b      	ldr	r3, [r7, #4]
 800fd98:	32ae      	adds	r2, #174	; 0xae
 800fd9a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800fd9e:	2b00      	cmp	r3, #0
 800fda0:	d101      	bne.n	800fda6 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800fda2:	2303      	movs	r3, #3
 800fda4:	e01c      	b.n	800fde0 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800fda6:	687b      	ldr	r3, [r7, #4]
 800fda8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800fdac:	b2db      	uxtb	r3, r3
 800fdae:	2b03      	cmp	r3, #3
 800fdb0:	d115      	bne.n	800fdde <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800fdb2:	687b      	ldr	r3, [r7, #4]
 800fdb4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800fdb8:	687b      	ldr	r3, [r7, #4]
 800fdba:	32ae      	adds	r2, #174	; 0xae
 800fdbc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800fdc0:	6a1b      	ldr	r3, [r3, #32]
 800fdc2:	2b00      	cmp	r3, #0
 800fdc4:	d00b      	beq.n	800fdde <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800fdc6:	687b      	ldr	r3, [r7, #4]
 800fdc8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800fdcc:	687b      	ldr	r3, [r7, #4]
 800fdce:	32ae      	adds	r2, #174	; 0xae
 800fdd0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800fdd4:	6a1b      	ldr	r3, [r3, #32]
 800fdd6:	78fa      	ldrb	r2, [r7, #3]
 800fdd8:	4611      	mov	r1, r2
 800fdda:	6878      	ldr	r0, [r7, #4]
 800fddc:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800fdde:	2300      	movs	r3, #0
}
 800fde0:	4618      	mov	r0, r3
 800fde2:	3708      	adds	r7, #8
 800fde4:	46bd      	mov	sp, r7
 800fde6:	bd80      	pop	{r7, pc}

0800fde8 <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800fde8:	b580      	push	{r7, lr}
 800fdea:	b082      	sub	sp, #8
 800fdec:	af00      	add	r7, sp, #0
 800fdee:	6078      	str	r0, [r7, #4]
 800fdf0:	460b      	mov	r3, r1
 800fdf2:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800fdf4:	687b      	ldr	r3, [r7, #4]
 800fdf6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800fdfa:	687b      	ldr	r3, [r7, #4]
 800fdfc:	32ae      	adds	r2, #174	; 0xae
 800fdfe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800fe02:	2b00      	cmp	r3, #0
 800fe04:	d101      	bne.n	800fe0a <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800fe06:	2303      	movs	r3, #3
 800fe08:	e01c      	b.n	800fe44 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800fe0a:	687b      	ldr	r3, [r7, #4]
 800fe0c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800fe10:	b2db      	uxtb	r3, r3
 800fe12:	2b03      	cmp	r3, #3
 800fe14:	d115      	bne.n	800fe42 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800fe16:	687b      	ldr	r3, [r7, #4]
 800fe18:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800fe1c:	687b      	ldr	r3, [r7, #4]
 800fe1e:	32ae      	adds	r2, #174	; 0xae
 800fe20:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800fe24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fe26:	2b00      	cmp	r3, #0
 800fe28:	d00b      	beq.n	800fe42 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800fe2a:	687b      	ldr	r3, [r7, #4]
 800fe2c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800fe30:	687b      	ldr	r3, [r7, #4]
 800fe32:	32ae      	adds	r2, #174	; 0xae
 800fe34:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800fe38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fe3a:	78fa      	ldrb	r2, [r7, #3]
 800fe3c:	4611      	mov	r1, r2
 800fe3e:	6878      	ldr	r0, [r7, #4]
 800fe40:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800fe42:	2300      	movs	r3, #0
}
 800fe44:	4618      	mov	r0, r3
 800fe46:	3708      	adds	r7, #8
 800fe48:	46bd      	mov	sp, r7
 800fe4a:	bd80      	pop	{r7, pc}

0800fe4c <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800fe4c:	b480      	push	{r7}
 800fe4e:	b083      	sub	sp, #12
 800fe50:	af00      	add	r7, sp, #0
 800fe52:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800fe54:	2300      	movs	r3, #0
}
 800fe56:	4618      	mov	r0, r3
 800fe58:	370c      	adds	r7, #12
 800fe5a:	46bd      	mov	sp, r7
 800fe5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe60:	4770      	bx	lr

0800fe62 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800fe62:	b580      	push	{r7, lr}
 800fe64:	b084      	sub	sp, #16
 800fe66:	af00      	add	r7, sp, #0
 800fe68:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800fe6a:	2300      	movs	r3, #0
 800fe6c:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800fe6e:	687b      	ldr	r3, [r7, #4]
 800fe70:	2201      	movs	r2, #1
 800fe72:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800fe76:	687b      	ldr	r3, [r7, #4]
 800fe78:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800fe7c:	2b00      	cmp	r3, #0
 800fe7e:	d00e      	beq.n	800fe9e <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800fe80:	687b      	ldr	r3, [r7, #4]
 800fe82:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800fe86:	685b      	ldr	r3, [r3, #4]
 800fe88:	687a      	ldr	r2, [r7, #4]
 800fe8a:	6852      	ldr	r2, [r2, #4]
 800fe8c:	b2d2      	uxtb	r2, r2
 800fe8e:	4611      	mov	r1, r2
 800fe90:	6878      	ldr	r0, [r7, #4]
 800fe92:	4798      	blx	r3
 800fe94:	4603      	mov	r3, r0
 800fe96:	2b00      	cmp	r3, #0
 800fe98:	d001      	beq.n	800fe9e <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800fe9a:	2303      	movs	r3, #3
 800fe9c:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800fe9e:	7bfb      	ldrb	r3, [r7, #15]
}
 800fea0:	4618      	mov	r0, r3
 800fea2:	3710      	adds	r7, #16
 800fea4:	46bd      	mov	sp, r7
 800fea6:	bd80      	pop	{r7, pc}

0800fea8 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800fea8:	b480      	push	{r7}
 800feaa:	b083      	sub	sp, #12
 800feac:	af00      	add	r7, sp, #0
 800feae:	6078      	str	r0, [r7, #4]
 800feb0:	460b      	mov	r3, r1
 800feb2:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800feb4:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800feb6:	4618      	mov	r0, r3
 800feb8:	370c      	adds	r7, #12
 800feba:	46bd      	mov	sp, r7
 800febc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fec0:	4770      	bx	lr

0800fec2 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800fec2:	b480      	push	{r7}
 800fec4:	b083      	sub	sp, #12
 800fec6:	af00      	add	r7, sp, #0
 800fec8:	6078      	str	r0, [r7, #4]
 800feca:	460b      	mov	r3, r1
 800fecc:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800fece:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800fed0:	4618      	mov	r0, r3
 800fed2:	370c      	adds	r7, #12
 800fed4:	46bd      	mov	sp, r7
 800fed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800feda:	4770      	bx	lr

0800fedc <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800fedc:	b580      	push	{r7, lr}
 800fede:	b086      	sub	sp, #24
 800fee0:	af00      	add	r7, sp, #0
 800fee2:	6078      	str	r0, [r7, #4]
 800fee4:	460b      	mov	r3, r1
 800fee6:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800fee8:	687b      	ldr	r3, [r7, #4]
 800feea:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800feec:	687b      	ldr	r3, [r7, #4]
 800feee:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800fef0:	2300      	movs	r3, #0
 800fef2:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800fef4:	68fb      	ldr	r3, [r7, #12]
 800fef6:	885b      	ldrh	r3, [r3, #2]
 800fef8:	b29a      	uxth	r2, r3
 800fefa:	68fb      	ldr	r3, [r7, #12]
 800fefc:	781b      	ldrb	r3, [r3, #0]
 800fefe:	b29b      	uxth	r3, r3
 800ff00:	429a      	cmp	r2, r3
 800ff02:	d920      	bls.n	800ff46 <USBD_GetEpDesc+0x6a>
  {
    ptr = desc->bLength;
 800ff04:	68fb      	ldr	r3, [r7, #12]
 800ff06:	781b      	ldrb	r3, [r3, #0]
 800ff08:	b29b      	uxth	r3, r3
 800ff0a:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800ff0c:	e013      	b.n	800ff36 <USBD_GetEpDesc+0x5a>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800ff0e:	f107 030a 	add.w	r3, r7, #10
 800ff12:	4619      	mov	r1, r3
 800ff14:	6978      	ldr	r0, [r7, #20]
 800ff16:	f000 f81b 	bl	800ff50 <USBD_GetNextDesc>
 800ff1a:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800ff1c:	697b      	ldr	r3, [r7, #20]
 800ff1e:	785b      	ldrb	r3, [r3, #1]
 800ff20:	2b05      	cmp	r3, #5
 800ff22:	d108      	bne.n	800ff36 <USBD_GetEpDesc+0x5a>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800ff24:	697b      	ldr	r3, [r7, #20]
 800ff26:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800ff28:	693b      	ldr	r3, [r7, #16]
 800ff2a:	789b      	ldrb	r3, [r3, #2]
 800ff2c:	78fa      	ldrb	r2, [r7, #3]
 800ff2e:	429a      	cmp	r2, r3
 800ff30:	d008      	beq.n	800ff44 <USBD_GetEpDesc+0x68>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800ff32:	2300      	movs	r3, #0
 800ff34:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800ff36:	68fb      	ldr	r3, [r7, #12]
 800ff38:	885b      	ldrh	r3, [r3, #2]
 800ff3a:	b29a      	uxth	r2, r3
 800ff3c:	897b      	ldrh	r3, [r7, #10]
 800ff3e:	429a      	cmp	r2, r3
 800ff40:	d8e5      	bhi.n	800ff0e <USBD_GetEpDesc+0x32>
 800ff42:	e000      	b.n	800ff46 <USBD_GetEpDesc+0x6a>
          break;
 800ff44:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800ff46:	693b      	ldr	r3, [r7, #16]
}
 800ff48:	4618      	mov	r0, r3
 800ff4a:	3718      	adds	r7, #24
 800ff4c:	46bd      	mov	sp, r7
 800ff4e:	bd80      	pop	{r7, pc}

0800ff50 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800ff50:	b480      	push	{r7}
 800ff52:	b085      	sub	sp, #20
 800ff54:	af00      	add	r7, sp, #0
 800ff56:	6078      	str	r0, [r7, #4]
 800ff58:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800ff5a:	687b      	ldr	r3, [r7, #4]
 800ff5c:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800ff5e:	683b      	ldr	r3, [r7, #0]
 800ff60:	881a      	ldrh	r2, [r3, #0]
 800ff62:	68fb      	ldr	r3, [r7, #12]
 800ff64:	781b      	ldrb	r3, [r3, #0]
 800ff66:	b29b      	uxth	r3, r3
 800ff68:	4413      	add	r3, r2
 800ff6a:	b29a      	uxth	r2, r3
 800ff6c:	683b      	ldr	r3, [r7, #0]
 800ff6e:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800ff70:	68fb      	ldr	r3, [r7, #12]
 800ff72:	781b      	ldrb	r3, [r3, #0]
 800ff74:	461a      	mov	r2, r3
 800ff76:	687b      	ldr	r3, [r7, #4]
 800ff78:	4413      	add	r3, r2
 800ff7a:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800ff7c:	68fb      	ldr	r3, [r7, #12]
}
 800ff7e:	4618      	mov	r0, r3
 800ff80:	3714      	adds	r7, #20
 800ff82:	46bd      	mov	sp, r7
 800ff84:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff88:	4770      	bx	lr

0800ff8a <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800ff8a:	b480      	push	{r7}
 800ff8c:	b087      	sub	sp, #28
 800ff8e:	af00      	add	r7, sp, #0
 800ff90:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800ff92:	687b      	ldr	r3, [r7, #4]
 800ff94:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800ff96:	697b      	ldr	r3, [r7, #20]
 800ff98:	781b      	ldrb	r3, [r3, #0]
 800ff9a:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800ff9c:	697b      	ldr	r3, [r7, #20]
 800ff9e:	3301      	adds	r3, #1
 800ffa0:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800ffa2:	697b      	ldr	r3, [r7, #20]
 800ffa4:	781b      	ldrb	r3, [r3, #0]
 800ffa6:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800ffa8:	8a3b      	ldrh	r3, [r7, #16]
 800ffaa:	021b      	lsls	r3, r3, #8
 800ffac:	b21a      	sxth	r2, r3
 800ffae:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800ffb2:	4313      	orrs	r3, r2
 800ffb4:	b21b      	sxth	r3, r3
 800ffb6:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800ffb8:	89fb      	ldrh	r3, [r7, #14]
}
 800ffba:	4618      	mov	r0, r3
 800ffbc:	371c      	adds	r7, #28
 800ffbe:	46bd      	mov	sp, r7
 800ffc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ffc4:	4770      	bx	lr
	...

0800ffc8 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ffc8:	b580      	push	{r7, lr}
 800ffca:	b084      	sub	sp, #16
 800ffcc:	af00      	add	r7, sp, #0
 800ffce:	6078      	str	r0, [r7, #4]
 800ffd0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800ffd2:	2300      	movs	r3, #0
 800ffd4:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800ffd6:	683b      	ldr	r3, [r7, #0]
 800ffd8:	781b      	ldrb	r3, [r3, #0]
 800ffda:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800ffde:	2b40      	cmp	r3, #64	; 0x40
 800ffe0:	d005      	beq.n	800ffee <USBD_StdDevReq+0x26>
 800ffe2:	2b40      	cmp	r3, #64	; 0x40
 800ffe4:	d857      	bhi.n	8010096 <USBD_StdDevReq+0xce>
 800ffe6:	2b00      	cmp	r3, #0
 800ffe8:	d00f      	beq.n	801000a <USBD_StdDevReq+0x42>
 800ffea:	2b20      	cmp	r3, #32
 800ffec:	d153      	bne.n	8010096 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800ffee:	687b      	ldr	r3, [r7, #4]
 800fff0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800fff4:	687b      	ldr	r3, [r7, #4]
 800fff6:	32ae      	adds	r2, #174	; 0xae
 800fff8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800fffc:	689b      	ldr	r3, [r3, #8]
 800fffe:	6839      	ldr	r1, [r7, #0]
 8010000:	6878      	ldr	r0, [r7, #4]
 8010002:	4798      	blx	r3
 8010004:	4603      	mov	r3, r0
 8010006:	73fb      	strb	r3, [r7, #15]
      break;
 8010008:	e04a      	b.n	80100a0 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 801000a:	683b      	ldr	r3, [r7, #0]
 801000c:	785b      	ldrb	r3, [r3, #1]
 801000e:	2b09      	cmp	r3, #9
 8010010:	d83b      	bhi.n	801008a <USBD_StdDevReq+0xc2>
 8010012:	a201      	add	r2, pc, #4	; (adr r2, 8010018 <USBD_StdDevReq+0x50>)
 8010014:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010018:	0801006d 	.word	0x0801006d
 801001c:	08010081 	.word	0x08010081
 8010020:	0801008b 	.word	0x0801008b
 8010024:	08010077 	.word	0x08010077
 8010028:	0801008b 	.word	0x0801008b
 801002c:	0801004b 	.word	0x0801004b
 8010030:	08010041 	.word	0x08010041
 8010034:	0801008b 	.word	0x0801008b
 8010038:	08010063 	.word	0x08010063
 801003c:	08010055 	.word	0x08010055
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8010040:	6839      	ldr	r1, [r7, #0]
 8010042:	6878      	ldr	r0, [r7, #4]
 8010044:	f000 fa3c 	bl	80104c0 <USBD_GetDescriptor>
          break;
 8010048:	e024      	b.n	8010094 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 801004a:	6839      	ldr	r1, [r7, #0]
 801004c:	6878      	ldr	r0, [r7, #4]
 801004e:	f000 fbcb 	bl	80107e8 <USBD_SetAddress>
          break;
 8010052:	e01f      	b.n	8010094 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8010054:	6839      	ldr	r1, [r7, #0]
 8010056:	6878      	ldr	r0, [r7, #4]
 8010058:	f000 fc0a 	bl	8010870 <USBD_SetConfig>
 801005c:	4603      	mov	r3, r0
 801005e:	73fb      	strb	r3, [r7, #15]
          break;
 8010060:	e018      	b.n	8010094 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8010062:	6839      	ldr	r1, [r7, #0]
 8010064:	6878      	ldr	r0, [r7, #4]
 8010066:	f000 fcad 	bl	80109c4 <USBD_GetConfig>
          break;
 801006a:	e013      	b.n	8010094 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 801006c:	6839      	ldr	r1, [r7, #0]
 801006e:	6878      	ldr	r0, [r7, #4]
 8010070:	f000 fcde 	bl	8010a30 <USBD_GetStatus>
          break;
 8010074:	e00e      	b.n	8010094 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8010076:	6839      	ldr	r1, [r7, #0]
 8010078:	6878      	ldr	r0, [r7, #4]
 801007a:	f000 fd0d 	bl	8010a98 <USBD_SetFeature>
          break;
 801007e:	e009      	b.n	8010094 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8010080:	6839      	ldr	r1, [r7, #0]
 8010082:	6878      	ldr	r0, [r7, #4]
 8010084:	f000 fd31 	bl	8010aea <USBD_ClrFeature>
          break;
 8010088:	e004      	b.n	8010094 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 801008a:	6839      	ldr	r1, [r7, #0]
 801008c:	6878      	ldr	r0, [r7, #4]
 801008e:	f000 fd88 	bl	8010ba2 <USBD_CtlError>
          break;
 8010092:	bf00      	nop
      }
      break;
 8010094:	e004      	b.n	80100a0 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8010096:	6839      	ldr	r1, [r7, #0]
 8010098:	6878      	ldr	r0, [r7, #4]
 801009a:	f000 fd82 	bl	8010ba2 <USBD_CtlError>
      break;
 801009e:	bf00      	nop
  }

  return ret;
 80100a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80100a2:	4618      	mov	r0, r3
 80100a4:	3710      	adds	r7, #16
 80100a6:	46bd      	mov	sp, r7
 80100a8:	bd80      	pop	{r7, pc}
 80100aa:	bf00      	nop

080100ac <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80100ac:	b580      	push	{r7, lr}
 80100ae:	b084      	sub	sp, #16
 80100b0:	af00      	add	r7, sp, #0
 80100b2:	6078      	str	r0, [r7, #4]
 80100b4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80100b6:	2300      	movs	r3, #0
 80100b8:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80100ba:	683b      	ldr	r3, [r7, #0]
 80100bc:	781b      	ldrb	r3, [r3, #0]
 80100be:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80100c2:	2b40      	cmp	r3, #64	; 0x40
 80100c4:	d005      	beq.n	80100d2 <USBD_StdItfReq+0x26>
 80100c6:	2b40      	cmp	r3, #64	; 0x40
 80100c8:	d852      	bhi.n	8010170 <USBD_StdItfReq+0xc4>
 80100ca:	2b00      	cmp	r3, #0
 80100cc:	d001      	beq.n	80100d2 <USBD_StdItfReq+0x26>
 80100ce:	2b20      	cmp	r3, #32
 80100d0:	d14e      	bne.n	8010170 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 80100d2:	687b      	ldr	r3, [r7, #4]
 80100d4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80100d8:	b2db      	uxtb	r3, r3
 80100da:	3b01      	subs	r3, #1
 80100dc:	2b02      	cmp	r3, #2
 80100de:	d840      	bhi.n	8010162 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 80100e0:	683b      	ldr	r3, [r7, #0]
 80100e2:	889b      	ldrh	r3, [r3, #4]
 80100e4:	b2db      	uxtb	r3, r3
 80100e6:	2b01      	cmp	r3, #1
 80100e8:	d836      	bhi.n	8010158 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 80100ea:	683b      	ldr	r3, [r7, #0]
 80100ec:	889b      	ldrh	r3, [r3, #4]
 80100ee:	b2db      	uxtb	r3, r3
 80100f0:	4619      	mov	r1, r3
 80100f2:	6878      	ldr	r0, [r7, #4]
 80100f4:	f7ff fed8 	bl	800fea8 <USBD_CoreFindIF>
 80100f8:	4603      	mov	r3, r0
 80100fa:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80100fc:	7bbb      	ldrb	r3, [r7, #14]
 80100fe:	2bff      	cmp	r3, #255	; 0xff
 8010100:	d01d      	beq.n	801013e <USBD_StdItfReq+0x92>
 8010102:	7bbb      	ldrb	r3, [r7, #14]
 8010104:	2b00      	cmp	r3, #0
 8010106:	d11a      	bne.n	801013e <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8010108:	7bba      	ldrb	r2, [r7, #14]
 801010a:	687b      	ldr	r3, [r7, #4]
 801010c:	32ae      	adds	r2, #174	; 0xae
 801010e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010112:	689b      	ldr	r3, [r3, #8]
 8010114:	2b00      	cmp	r3, #0
 8010116:	d00f      	beq.n	8010138 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8010118:	7bba      	ldrb	r2, [r7, #14]
 801011a:	687b      	ldr	r3, [r7, #4]
 801011c:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8010120:	7bba      	ldrb	r2, [r7, #14]
 8010122:	687b      	ldr	r3, [r7, #4]
 8010124:	32ae      	adds	r2, #174	; 0xae
 8010126:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801012a:	689b      	ldr	r3, [r3, #8]
 801012c:	6839      	ldr	r1, [r7, #0]
 801012e:	6878      	ldr	r0, [r7, #4]
 8010130:	4798      	blx	r3
 8010132:	4603      	mov	r3, r0
 8010134:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8010136:	e004      	b.n	8010142 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8010138:	2303      	movs	r3, #3
 801013a:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 801013c:	e001      	b.n	8010142 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 801013e:	2303      	movs	r3, #3
 8010140:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8010142:	683b      	ldr	r3, [r7, #0]
 8010144:	88db      	ldrh	r3, [r3, #6]
 8010146:	2b00      	cmp	r3, #0
 8010148:	d110      	bne.n	801016c <USBD_StdItfReq+0xc0>
 801014a:	7bfb      	ldrb	r3, [r7, #15]
 801014c:	2b00      	cmp	r3, #0
 801014e:	d10d      	bne.n	801016c <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8010150:	6878      	ldr	r0, [r7, #4]
 8010152:	f000 fdd4 	bl	8010cfe <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8010156:	e009      	b.n	801016c <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8010158:	6839      	ldr	r1, [r7, #0]
 801015a:	6878      	ldr	r0, [r7, #4]
 801015c:	f000 fd21 	bl	8010ba2 <USBD_CtlError>
          break;
 8010160:	e004      	b.n	801016c <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8010162:	6839      	ldr	r1, [r7, #0]
 8010164:	6878      	ldr	r0, [r7, #4]
 8010166:	f000 fd1c 	bl	8010ba2 <USBD_CtlError>
          break;
 801016a:	e000      	b.n	801016e <USBD_StdItfReq+0xc2>
          break;
 801016c:	bf00      	nop
      }
      break;
 801016e:	e004      	b.n	801017a <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8010170:	6839      	ldr	r1, [r7, #0]
 8010172:	6878      	ldr	r0, [r7, #4]
 8010174:	f000 fd15 	bl	8010ba2 <USBD_CtlError>
      break;
 8010178:	bf00      	nop
  }

  return ret;
 801017a:	7bfb      	ldrb	r3, [r7, #15]
}
 801017c:	4618      	mov	r0, r3
 801017e:	3710      	adds	r7, #16
 8010180:	46bd      	mov	sp, r7
 8010182:	bd80      	pop	{r7, pc}

08010184 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010184:	b580      	push	{r7, lr}
 8010186:	b084      	sub	sp, #16
 8010188:	af00      	add	r7, sp, #0
 801018a:	6078      	str	r0, [r7, #4]
 801018c:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 801018e:	2300      	movs	r3, #0
 8010190:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8010192:	683b      	ldr	r3, [r7, #0]
 8010194:	889b      	ldrh	r3, [r3, #4]
 8010196:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8010198:	683b      	ldr	r3, [r7, #0]
 801019a:	781b      	ldrb	r3, [r3, #0]
 801019c:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80101a0:	2b40      	cmp	r3, #64	; 0x40
 80101a2:	d007      	beq.n	80101b4 <USBD_StdEPReq+0x30>
 80101a4:	2b40      	cmp	r3, #64	; 0x40
 80101a6:	f200 817f 	bhi.w	80104a8 <USBD_StdEPReq+0x324>
 80101aa:	2b00      	cmp	r3, #0
 80101ac:	d02a      	beq.n	8010204 <USBD_StdEPReq+0x80>
 80101ae:	2b20      	cmp	r3, #32
 80101b0:	f040 817a 	bne.w	80104a8 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 80101b4:	7bbb      	ldrb	r3, [r7, #14]
 80101b6:	4619      	mov	r1, r3
 80101b8:	6878      	ldr	r0, [r7, #4]
 80101ba:	f7ff fe82 	bl	800fec2 <USBD_CoreFindEP>
 80101be:	4603      	mov	r3, r0
 80101c0:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80101c2:	7b7b      	ldrb	r3, [r7, #13]
 80101c4:	2bff      	cmp	r3, #255	; 0xff
 80101c6:	f000 8174 	beq.w	80104b2 <USBD_StdEPReq+0x32e>
 80101ca:	7b7b      	ldrb	r3, [r7, #13]
 80101cc:	2b00      	cmp	r3, #0
 80101ce:	f040 8170 	bne.w	80104b2 <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 80101d2:	7b7a      	ldrb	r2, [r7, #13]
 80101d4:	687b      	ldr	r3, [r7, #4]
 80101d6:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 80101da:	7b7a      	ldrb	r2, [r7, #13]
 80101dc:	687b      	ldr	r3, [r7, #4]
 80101de:	32ae      	adds	r2, #174	; 0xae
 80101e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80101e4:	689b      	ldr	r3, [r3, #8]
 80101e6:	2b00      	cmp	r3, #0
 80101e8:	f000 8163 	beq.w	80104b2 <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 80101ec:	7b7a      	ldrb	r2, [r7, #13]
 80101ee:	687b      	ldr	r3, [r7, #4]
 80101f0:	32ae      	adds	r2, #174	; 0xae
 80101f2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80101f6:	689b      	ldr	r3, [r3, #8]
 80101f8:	6839      	ldr	r1, [r7, #0]
 80101fa:	6878      	ldr	r0, [r7, #4]
 80101fc:	4798      	blx	r3
 80101fe:	4603      	mov	r3, r0
 8010200:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8010202:	e156      	b.n	80104b2 <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8010204:	683b      	ldr	r3, [r7, #0]
 8010206:	785b      	ldrb	r3, [r3, #1]
 8010208:	2b03      	cmp	r3, #3
 801020a:	d008      	beq.n	801021e <USBD_StdEPReq+0x9a>
 801020c:	2b03      	cmp	r3, #3
 801020e:	f300 8145 	bgt.w	801049c <USBD_StdEPReq+0x318>
 8010212:	2b00      	cmp	r3, #0
 8010214:	f000 809b 	beq.w	801034e <USBD_StdEPReq+0x1ca>
 8010218:	2b01      	cmp	r3, #1
 801021a:	d03c      	beq.n	8010296 <USBD_StdEPReq+0x112>
 801021c:	e13e      	b.n	801049c <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 801021e:	687b      	ldr	r3, [r7, #4]
 8010220:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8010224:	b2db      	uxtb	r3, r3
 8010226:	2b02      	cmp	r3, #2
 8010228:	d002      	beq.n	8010230 <USBD_StdEPReq+0xac>
 801022a:	2b03      	cmp	r3, #3
 801022c:	d016      	beq.n	801025c <USBD_StdEPReq+0xd8>
 801022e:	e02c      	b.n	801028a <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8010230:	7bbb      	ldrb	r3, [r7, #14]
 8010232:	2b00      	cmp	r3, #0
 8010234:	d00d      	beq.n	8010252 <USBD_StdEPReq+0xce>
 8010236:	7bbb      	ldrb	r3, [r7, #14]
 8010238:	2b80      	cmp	r3, #128	; 0x80
 801023a:	d00a      	beq.n	8010252 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 801023c:	7bbb      	ldrb	r3, [r7, #14]
 801023e:	4619      	mov	r1, r3
 8010240:	6878      	ldr	r0, [r7, #4]
 8010242:	f007 fb10 	bl	8017866 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8010246:	2180      	movs	r1, #128	; 0x80
 8010248:	6878      	ldr	r0, [r7, #4]
 801024a:	f007 fb0c 	bl	8017866 <USBD_LL_StallEP>
 801024e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8010250:	e020      	b.n	8010294 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8010252:	6839      	ldr	r1, [r7, #0]
 8010254:	6878      	ldr	r0, [r7, #4]
 8010256:	f000 fca4 	bl	8010ba2 <USBD_CtlError>
              break;
 801025a:	e01b      	b.n	8010294 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 801025c:	683b      	ldr	r3, [r7, #0]
 801025e:	885b      	ldrh	r3, [r3, #2]
 8010260:	2b00      	cmp	r3, #0
 8010262:	d10e      	bne.n	8010282 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8010264:	7bbb      	ldrb	r3, [r7, #14]
 8010266:	2b00      	cmp	r3, #0
 8010268:	d00b      	beq.n	8010282 <USBD_StdEPReq+0xfe>
 801026a:	7bbb      	ldrb	r3, [r7, #14]
 801026c:	2b80      	cmp	r3, #128	; 0x80
 801026e:	d008      	beq.n	8010282 <USBD_StdEPReq+0xfe>
 8010270:	683b      	ldr	r3, [r7, #0]
 8010272:	88db      	ldrh	r3, [r3, #6]
 8010274:	2b00      	cmp	r3, #0
 8010276:	d104      	bne.n	8010282 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8010278:	7bbb      	ldrb	r3, [r7, #14]
 801027a:	4619      	mov	r1, r3
 801027c:	6878      	ldr	r0, [r7, #4]
 801027e:	f007 faf2 	bl	8017866 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8010282:	6878      	ldr	r0, [r7, #4]
 8010284:	f000 fd3b 	bl	8010cfe <USBD_CtlSendStatus>

              break;
 8010288:	e004      	b.n	8010294 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 801028a:	6839      	ldr	r1, [r7, #0]
 801028c:	6878      	ldr	r0, [r7, #4]
 801028e:	f000 fc88 	bl	8010ba2 <USBD_CtlError>
              break;
 8010292:	bf00      	nop
          }
          break;
 8010294:	e107      	b.n	80104a6 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8010296:	687b      	ldr	r3, [r7, #4]
 8010298:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 801029c:	b2db      	uxtb	r3, r3
 801029e:	2b02      	cmp	r3, #2
 80102a0:	d002      	beq.n	80102a8 <USBD_StdEPReq+0x124>
 80102a2:	2b03      	cmp	r3, #3
 80102a4:	d016      	beq.n	80102d4 <USBD_StdEPReq+0x150>
 80102a6:	e04b      	b.n	8010340 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80102a8:	7bbb      	ldrb	r3, [r7, #14]
 80102aa:	2b00      	cmp	r3, #0
 80102ac:	d00d      	beq.n	80102ca <USBD_StdEPReq+0x146>
 80102ae:	7bbb      	ldrb	r3, [r7, #14]
 80102b0:	2b80      	cmp	r3, #128	; 0x80
 80102b2:	d00a      	beq.n	80102ca <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80102b4:	7bbb      	ldrb	r3, [r7, #14]
 80102b6:	4619      	mov	r1, r3
 80102b8:	6878      	ldr	r0, [r7, #4]
 80102ba:	f007 fad4 	bl	8017866 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80102be:	2180      	movs	r1, #128	; 0x80
 80102c0:	6878      	ldr	r0, [r7, #4]
 80102c2:	f007 fad0 	bl	8017866 <USBD_LL_StallEP>
 80102c6:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80102c8:	e040      	b.n	801034c <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 80102ca:	6839      	ldr	r1, [r7, #0]
 80102cc:	6878      	ldr	r0, [r7, #4]
 80102ce:	f000 fc68 	bl	8010ba2 <USBD_CtlError>
              break;
 80102d2:	e03b      	b.n	801034c <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80102d4:	683b      	ldr	r3, [r7, #0]
 80102d6:	885b      	ldrh	r3, [r3, #2]
 80102d8:	2b00      	cmp	r3, #0
 80102da:	d136      	bne.n	801034a <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 80102dc:	7bbb      	ldrb	r3, [r7, #14]
 80102de:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80102e2:	2b00      	cmp	r3, #0
 80102e4:	d004      	beq.n	80102f0 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 80102e6:	7bbb      	ldrb	r3, [r7, #14]
 80102e8:	4619      	mov	r1, r3
 80102ea:	6878      	ldr	r0, [r7, #4]
 80102ec:	f007 fada 	bl	80178a4 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 80102f0:	6878      	ldr	r0, [r7, #4]
 80102f2:	f000 fd04 	bl	8010cfe <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 80102f6:	7bbb      	ldrb	r3, [r7, #14]
 80102f8:	4619      	mov	r1, r3
 80102fa:	6878      	ldr	r0, [r7, #4]
 80102fc:	f7ff fde1 	bl	800fec2 <USBD_CoreFindEP>
 8010300:	4603      	mov	r3, r0
 8010302:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8010304:	7b7b      	ldrb	r3, [r7, #13]
 8010306:	2bff      	cmp	r3, #255	; 0xff
 8010308:	d01f      	beq.n	801034a <USBD_StdEPReq+0x1c6>
 801030a:	7b7b      	ldrb	r3, [r7, #13]
 801030c:	2b00      	cmp	r3, #0
 801030e:	d11c      	bne.n	801034a <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8010310:	7b7a      	ldrb	r2, [r7, #13]
 8010312:	687b      	ldr	r3, [r7, #4]
 8010314:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8010318:	7b7a      	ldrb	r2, [r7, #13]
 801031a:	687b      	ldr	r3, [r7, #4]
 801031c:	32ae      	adds	r2, #174	; 0xae
 801031e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010322:	689b      	ldr	r3, [r3, #8]
 8010324:	2b00      	cmp	r3, #0
 8010326:	d010      	beq.n	801034a <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8010328:	7b7a      	ldrb	r2, [r7, #13]
 801032a:	687b      	ldr	r3, [r7, #4]
 801032c:	32ae      	adds	r2, #174	; 0xae
 801032e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010332:	689b      	ldr	r3, [r3, #8]
 8010334:	6839      	ldr	r1, [r7, #0]
 8010336:	6878      	ldr	r0, [r7, #4]
 8010338:	4798      	blx	r3
 801033a:	4603      	mov	r3, r0
 801033c:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 801033e:	e004      	b.n	801034a <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8010340:	6839      	ldr	r1, [r7, #0]
 8010342:	6878      	ldr	r0, [r7, #4]
 8010344:	f000 fc2d 	bl	8010ba2 <USBD_CtlError>
              break;
 8010348:	e000      	b.n	801034c <USBD_StdEPReq+0x1c8>
              break;
 801034a:	bf00      	nop
          }
          break;
 801034c:	e0ab      	b.n	80104a6 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 801034e:	687b      	ldr	r3, [r7, #4]
 8010350:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8010354:	b2db      	uxtb	r3, r3
 8010356:	2b02      	cmp	r3, #2
 8010358:	d002      	beq.n	8010360 <USBD_StdEPReq+0x1dc>
 801035a:	2b03      	cmp	r3, #3
 801035c:	d032      	beq.n	80103c4 <USBD_StdEPReq+0x240>
 801035e:	e097      	b.n	8010490 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8010360:	7bbb      	ldrb	r3, [r7, #14]
 8010362:	2b00      	cmp	r3, #0
 8010364:	d007      	beq.n	8010376 <USBD_StdEPReq+0x1f2>
 8010366:	7bbb      	ldrb	r3, [r7, #14]
 8010368:	2b80      	cmp	r3, #128	; 0x80
 801036a:	d004      	beq.n	8010376 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 801036c:	6839      	ldr	r1, [r7, #0]
 801036e:	6878      	ldr	r0, [r7, #4]
 8010370:	f000 fc17 	bl	8010ba2 <USBD_CtlError>
                break;
 8010374:	e091      	b.n	801049a <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8010376:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801037a:	2b00      	cmp	r3, #0
 801037c:	da0b      	bge.n	8010396 <USBD_StdEPReq+0x212>
 801037e:	7bbb      	ldrb	r3, [r7, #14]
 8010380:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8010384:	4613      	mov	r3, r2
 8010386:	009b      	lsls	r3, r3, #2
 8010388:	4413      	add	r3, r2
 801038a:	009b      	lsls	r3, r3, #2
 801038c:	3310      	adds	r3, #16
 801038e:	687a      	ldr	r2, [r7, #4]
 8010390:	4413      	add	r3, r2
 8010392:	3304      	adds	r3, #4
 8010394:	e00b      	b.n	80103ae <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8010396:	7bbb      	ldrb	r3, [r7, #14]
 8010398:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 801039c:	4613      	mov	r3, r2
 801039e:	009b      	lsls	r3, r3, #2
 80103a0:	4413      	add	r3, r2
 80103a2:	009b      	lsls	r3, r3, #2
 80103a4:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 80103a8:	687a      	ldr	r2, [r7, #4]
 80103aa:	4413      	add	r3, r2
 80103ac:	3304      	adds	r3, #4
 80103ae:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 80103b0:	68bb      	ldr	r3, [r7, #8]
 80103b2:	2200      	movs	r2, #0
 80103b4:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80103b6:	68bb      	ldr	r3, [r7, #8]
 80103b8:	2202      	movs	r2, #2
 80103ba:	4619      	mov	r1, r3
 80103bc:	6878      	ldr	r0, [r7, #4]
 80103be:	f000 fc61 	bl	8010c84 <USBD_CtlSendData>
              break;
 80103c2:	e06a      	b.n	801049a <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 80103c4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80103c8:	2b00      	cmp	r3, #0
 80103ca:	da11      	bge.n	80103f0 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 80103cc:	7bbb      	ldrb	r3, [r7, #14]
 80103ce:	f003 020f 	and.w	r2, r3, #15
 80103d2:	6879      	ldr	r1, [r7, #4]
 80103d4:	4613      	mov	r3, r2
 80103d6:	009b      	lsls	r3, r3, #2
 80103d8:	4413      	add	r3, r2
 80103da:	009b      	lsls	r3, r3, #2
 80103dc:	440b      	add	r3, r1
 80103de:	3324      	adds	r3, #36	; 0x24
 80103e0:	881b      	ldrh	r3, [r3, #0]
 80103e2:	2b00      	cmp	r3, #0
 80103e4:	d117      	bne.n	8010416 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 80103e6:	6839      	ldr	r1, [r7, #0]
 80103e8:	6878      	ldr	r0, [r7, #4]
 80103ea:	f000 fbda 	bl	8010ba2 <USBD_CtlError>
                  break;
 80103ee:	e054      	b.n	801049a <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 80103f0:	7bbb      	ldrb	r3, [r7, #14]
 80103f2:	f003 020f 	and.w	r2, r3, #15
 80103f6:	6879      	ldr	r1, [r7, #4]
 80103f8:	4613      	mov	r3, r2
 80103fa:	009b      	lsls	r3, r3, #2
 80103fc:	4413      	add	r3, r2
 80103fe:	009b      	lsls	r3, r3, #2
 8010400:	440b      	add	r3, r1
 8010402:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8010406:	881b      	ldrh	r3, [r3, #0]
 8010408:	2b00      	cmp	r3, #0
 801040a:	d104      	bne.n	8010416 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 801040c:	6839      	ldr	r1, [r7, #0]
 801040e:	6878      	ldr	r0, [r7, #4]
 8010410:	f000 fbc7 	bl	8010ba2 <USBD_CtlError>
                  break;
 8010414:	e041      	b.n	801049a <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8010416:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801041a:	2b00      	cmp	r3, #0
 801041c:	da0b      	bge.n	8010436 <USBD_StdEPReq+0x2b2>
 801041e:	7bbb      	ldrb	r3, [r7, #14]
 8010420:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8010424:	4613      	mov	r3, r2
 8010426:	009b      	lsls	r3, r3, #2
 8010428:	4413      	add	r3, r2
 801042a:	009b      	lsls	r3, r3, #2
 801042c:	3310      	adds	r3, #16
 801042e:	687a      	ldr	r2, [r7, #4]
 8010430:	4413      	add	r3, r2
 8010432:	3304      	adds	r3, #4
 8010434:	e00b      	b.n	801044e <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8010436:	7bbb      	ldrb	r3, [r7, #14]
 8010438:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 801043c:	4613      	mov	r3, r2
 801043e:	009b      	lsls	r3, r3, #2
 8010440:	4413      	add	r3, r2
 8010442:	009b      	lsls	r3, r3, #2
 8010444:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8010448:	687a      	ldr	r2, [r7, #4]
 801044a:	4413      	add	r3, r2
 801044c:	3304      	adds	r3, #4
 801044e:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8010450:	7bbb      	ldrb	r3, [r7, #14]
 8010452:	2b00      	cmp	r3, #0
 8010454:	d002      	beq.n	801045c <USBD_StdEPReq+0x2d8>
 8010456:	7bbb      	ldrb	r3, [r7, #14]
 8010458:	2b80      	cmp	r3, #128	; 0x80
 801045a:	d103      	bne.n	8010464 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 801045c:	68bb      	ldr	r3, [r7, #8]
 801045e:	2200      	movs	r2, #0
 8010460:	601a      	str	r2, [r3, #0]
 8010462:	e00e      	b.n	8010482 <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8010464:	7bbb      	ldrb	r3, [r7, #14]
 8010466:	4619      	mov	r1, r3
 8010468:	6878      	ldr	r0, [r7, #4]
 801046a:	f007 fa3a 	bl	80178e2 <USBD_LL_IsStallEP>
 801046e:	4603      	mov	r3, r0
 8010470:	2b00      	cmp	r3, #0
 8010472:	d003      	beq.n	801047c <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 8010474:	68bb      	ldr	r3, [r7, #8]
 8010476:	2201      	movs	r2, #1
 8010478:	601a      	str	r2, [r3, #0]
 801047a:	e002      	b.n	8010482 <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 801047c:	68bb      	ldr	r3, [r7, #8]
 801047e:	2200      	movs	r2, #0
 8010480:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8010482:	68bb      	ldr	r3, [r7, #8]
 8010484:	2202      	movs	r2, #2
 8010486:	4619      	mov	r1, r3
 8010488:	6878      	ldr	r0, [r7, #4]
 801048a:	f000 fbfb 	bl	8010c84 <USBD_CtlSendData>
              break;
 801048e:	e004      	b.n	801049a <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 8010490:	6839      	ldr	r1, [r7, #0]
 8010492:	6878      	ldr	r0, [r7, #4]
 8010494:	f000 fb85 	bl	8010ba2 <USBD_CtlError>
              break;
 8010498:	bf00      	nop
          }
          break;
 801049a:	e004      	b.n	80104a6 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 801049c:	6839      	ldr	r1, [r7, #0]
 801049e:	6878      	ldr	r0, [r7, #4]
 80104a0:	f000 fb7f 	bl	8010ba2 <USBD_CtlError>
          break;
 80104a4:	bf00      	nop
      }
      break;
 80104a6:	e005      	b.n	80104b4 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 80104a8:	6839      	ldr	r1, [r7, #0]
 80104aa:	6878      	ldr	r0, [r7, #4]
 80104ac:	f000 fb79 	bl	8010ba2 <USBD_CtlError>
      break;
 80104b0:	e000      	b.n	80104b4 <USBD_StdEPReq+0x330>
      break;
 80104b2:	bf00      	nop
  }

  return ret;
 80104b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80104b6:	4618      	mov	r0, r3
 80104b8:	3710      	adds	r7, #16
 80104ba:	46bd      	mov	sp, r7
 80104bc:	bd80      	pop	{r7, pc}
	...

080104c0 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80104c0:	b580      	push	{r7, lr}
 80104c2:	b084      	sub	sp, #16
 80104c4:	af00      	add	r7, sp, #0
 80104c6:	6078      	str	r0, [r7, #4]
 80104c8:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80104ca:	2300      	movs	r3, #0
 80104cc:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 80104ce:	2300      	movs	r3, #0
 80104d0:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 80104d2:	2300      	movs	r3, #0
 80104d4:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 80104d6:	683b      	ldr	r3, [r7, #0]
 80104d8:	885b      	ldrh	r3, [r3, #2]
 80104da:	0a1b      	lsrs	r3, r3, #8
 80104dc:	b29b      	uxth	r3, r3
 80104de:	3b01      	subs	r3, #1
 80104e0:	2b0e      	cmp	r3, #14
 80104e2:	f200 8152 	bhi.w	801078a <USBD_GetDescriptor+0x2ca>
 80104e6:	a201      	add	r2, pc, #4	; (adr r2, 80104ec <USBD_GetDescriptor+0x2c>)
 80104e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80104ec:	0801055d 	.word	0x0801055d
 80104f0:	08010575 	.word	0x08010575
 80104f4:	080105b5 	.word	0x080105b5
 80104f8:	0801078b 	.word	0x0801078b
 80104fc:	0801078b 	.word	0x0801078b
 8010500:	0801072b 	.word	0x0801072b
 8010504:	08010757 	.word	0x08010757
 8010508:	0801078b 	.word	0x0801078b
 801050c:	0801078b 	.word	0x0801078b
 8010510:	0801078b 	.word	0x0801078b
 8010514:	0801078b 	.word	0x0801078b
 8010518:	0801078b 	.word	0x0801078b
 801051c:	0801078b 	.word	0x0801078b
 8010520:	0801078b 	.word	0x0801078b
 8010524:	08010529 	.word	0x08010529
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 8010528:	687b      	ldr	r3, [r7, #4]
 801052a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801052e:	69db      	ldr	r3, [r3, #28]
 8010530:	2b00      	cmp	r3, #0
 8010532:	d00b      	beq.n	801054c <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 8010534:	687b      	ldr	r3, [r7, #4]
 8010536:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801053a:	69db      	ldr	r3, [r3, #28]
 801053c:	687a      	ldr	r2, [r7, #4]
 801053e:	7c12      	ldrb	r2, [r2, #16]
 8010540:	f107 0108 	add.w	r1, r7, #8
 8010544:	4610      	mov	r0, r2
 8010546:	4798      	blx	r3
 8010548:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 801054a:	e126      	b.n	801079a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 801054c:	6839      	ldr	r1, [r7, #0]
 801054e:	6878      	ldr	r0, [r7, #4]
 8010550:	f000 fb27 	bl	8010ba2 <USBD_CtlError>
        err++;
 8010554:	7afb      	ldrb	r3, [r7, #11]
 8010556:	3301      	adds	r3, #1
 8010558:	72fb      	strb	r3, [r7, #11]
      break;
 801055a:	e11e      	b.n	801079a <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 801055c:	687b      	ldr	r3, [r7, #4]
 801055e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8010562:	681b      	ldr	r3, [r3, #0]
 8010564:	687a      	ldr	r2, [r7, #4]
 8010566:	7c12      	ldrb	r2, [r2, #16]
 8010568:	f107 0108 	add.w	r1, r7, #8
 801056c:	4610      	mov	r0, r2
 801056e:	4798      	blx	r3
 8010570:	60f8      	str	r0, [r7, #12]
      break;
 8010572:	e112      	b.n	801079a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8010574:	687b      	ldr	r3, [r7, #4]
 8010576:	7c1b      	ldrb	r3, [r3, #16]
 8010578:	2b00      	cmp	r3, #0
 801057a:	d10d      	bne.n	8010598 <USBD_GetDescriptor+0xd8>
          pbuf   = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 801057c:	687b      	ldr	r3, [r7, #4]
 801057e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8010582:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010584:	f107 0208 	add.w	r2, r7, #8
 8010588:	4610      	mov	r0, r2
 801058a:	4798      	blx	r3
 801058c:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 801058e:	68fb      	ldr	r3, [r7, #12]
 8010590:	3301      	adds	r3, #1
 8010592:	2202      	movs	r2, #2
 8010594:	701a      	strb	r2, [r3, #0]
        {
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8010596:	e100      	b.n	801079a <USBD_GetDescriptor+0x2da>
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8010598:	687b      	ldr	r3, [r7, #4]
 801059a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801059e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80105a0:	f107 0208 	add.w	r2, r7, #8
 80105a4:	4610      	mov	r0, r2
 80105a6:	4798      	blx	r3
 80105a8:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80105aa:	68fb      	ldr	r3, [r7, #12]
 80105ac:	3301      	adds	r3, #1
 80105ae:	2202      	movs	r2, #2
 80105b0:	701a      	strb	r2, [r3, #0]
      break;
 80105b2:	e0f2      	b.n	801079a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 80105b4:	683b      	ldr	r3, [r7, #0]
 80105b6:	885b      	ldrh	r3, [r3, #2]
 80105b8:	b2db      	uxtb	r3, r3
 80105ba:	2b05      	cmp	r3, #5
 80105bc:	f200 80ac 	bhi.w	8010718 <USBD_GetDescriptor+0x258>
 80105c0:	a201      	add	r2, pc, #4	; (adr r2, 80105c8 <USBD_GetDescriptor+0x108>)
 80105c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80105c6:	bf00      	nop
 80105c8:	080105e1 	.word	0x080105e1
 80105cc:	08010615 	.word	0x08010615
 80105d0:	08010649 	.word	0x08010649
 80105d4:	0801067d 	.word	0x0801067d
 80105d8:	080106b1 	.word	0x080106b1
 80105dc:	080106e5 	.word	0x080106e5
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 80105e0:	687b      	ldr	r3, [r7, #4]
 80105e2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80105e6:	685b      	ldr	r3, [r3, #4]
 80105e8:	2b00      	cmp	r3, #0
 80105ea:	d00b      	beq.n	8010604 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 80105ec:	687b      	ldr	r3, [r7, #4]
 80105ee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80105f2:	685b      	ldr	r3, [r3, #4]
 80105f4:	687a      	ldr	r2, [r7, #4]
 80105f6:	7c12      	ldrb	r2, [r2, #16]
 80105f8:	f107 0108 	add.w	r1, r7, #8
 80105fc:	4610      	mov	r0, r2
 80105fe:	4798      	blx	r3
 8010600:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8010602:	e091      	b.n	8010728 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8010604:	6839      	ldr	r1, [r7, #0]
 8010606:	6878      	ldr	r0, [r7, #4]
 8010608:	f000 facb 	bl	8010ba2 <USBD_CtlError>
            err++;
 801060c:	7afb      	ldrb	r3, [r7, #11]
 801060e:	3301      	adds	r3, #1
 8010610:	72fb      	strb	r3, [r7, #11]
          break;
 8010612:	e089      	b.n	8010728 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8010614:	687b      	ldr	r3, [r7, #4]
 8010616:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801061a:	689b      	ldr	r3, [r3, #8]
 801061c:	2b00      	cmp	r3, #0
 801061e:	d00b      	beq.n	8010638 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8010620:	687b      	ldr	r3, [r7, #4]
 8010622:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8010626:	689b      	ldr	r3, [r3, #8]
 8010628:	687a      	ldr	r2, [r7, #4]
 801062a:	7c12      	ldrb	r2, [r2, #16]
 801062c:	f107 0108 	add.w	r1, r7, #8
 8010630:	4610      	mov	r0, r2
 8010632:	4798      	blx	r3
 8010634:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8010636:	e077      	b.n	8010728 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8010638:	6839      	ldr	r1, [r7, #0]
 801063a:	6878      	ldr	r0, [r7, #4]
 801063c:	f000 fab1 	bl	8010ba2 <USBD_CtlError>
            err++;
 8010640:	7afb      	ldrb	r3, [r7, #11]
 8010642:	3301      	adds	r3, #1
 8010644:	72fb      	strb	r3, [r7, #11]
          break;
 8010646:	e06f      	b.n	8010728 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8010648:	687b      	ldr	r3, [r7, #4]
 801064a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801064e:	68db      	ldr	r3, [r3, #12]
 8010650:	2b00      	cmp	r3, #0
 8010652:	d00b      	beq.n	801066c <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8010654:	687b      	ldr	r3, [r7, #4]
 8010656:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801065a:	68db      	ldr	r3, [r3, #12]
 801065c:	687a      	ldr	r2, [r7, #4]
 801065e:	7c12      	ldrb	r2, [r2, #16]
 8010660:	f107 0108 	add.w	r1, r7, #8
 8010664:	4610      	mov	r0, r2
 8010666:	4798      	blx	r3
 8010668:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801066a:	e05d      	b.n	8010728 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 801066c:	6839      	ldr	r1, [r7, #0]
 801066e:	6878      	ldr	r0, [r7, #4]
 8010670:	f000 fa97 	bl	8010ba2 <USBD_CtlError>
            err++;
 8010674:	7afb      	ldrb	r3, [r7, #11]
 8010676:	3301      	adds	r3, #1
 8010678:	72fb      	strb	r3, [r7, #11]
          break;
 801067a:	e055      	b.n	8010728 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 801067c:	687b      	ldr	r3, [r7, #4]
 801067e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8010682:	691b      	ldr	r3, [r3, #16]
 8010684:	2b00      	cmp	r3, #0
 8010686:	d00b      	beq.n	80106a0 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8010688:	687b      	ldr	r3, [r7, #4]
 801068a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801068e:	691b      	ldr	r3, [r3, #16]
 8010690:	687a      	ldr	r2, [r7, #4]
 8010692:	7c12      	ldrb	r2, [r2, #16]
 8010694:	f107 0108 	add.w	r1, r7, #8
 8010698:	4610      	mov	r0, r2
 801069a:	4798      	blx	r3
 801069c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801069e:	e043      	b.n	8010728 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80106a0:	6839      	ldr	r1, [r7, #0]
 80106a2:	6878      	ldr	r0, [r7, #4]
 80106a4:	f000 fa7d 	bl	8010ba2 <USBD_CtlError>
            err++;
 80106a8:	7afb      	ldrb	r3, [r7, #11]
 80106aa:	3301      	adds	r3, #1
 80106ac:	72fb      	strb	r3, [r7, #11]
          break;
 80106ae:	e03b      	b.n	8010728 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 80106b0:	687b      	ldr	r3, [r7, #4]
 80106b2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80106b6:	695b      	ldr	r3, [r3, #20]
 80106b8:	2b00      	cmp	r3, #0
 80106ba:	d00b      	beq.n	80106d4 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 80106bc:	687b      	ldr	r3, [r7, #4]
 80106be:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80106c2:	695b      	ldr	r3, [r3, #20]
 80106c4:	687a      	ldr	r2, [r7, #4]
 80106c6:	7c12      	ldrb	r2, [r2, #16]
 80106c8:	f107 0108 	add.w	r1, r7, #8
 80106cc:	4610      	mov	r0, r2
 80106ce:	4798      	blx	r3
 80106d0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80106d2:	e029      	b.n	8010728 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80106d4:	6839      	ldr	r1, [r7, #0]
 80106d6:	6878      	ldr	r0, [r7, #4]
 80106d8:	f000 fa63 	bl	8010ba2 <USBD_CtlError>
            err++;
 80106dc:	7afb      	ldrb	r3, [r7, #11]
 80106de:	3301      	adds	r3, #1
 80106e0:	72fb      	strb	r3, [r7, #11]
          break;
 80106e2:	e021      	b.n	8010728 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 80106e4:	687b      	ldr	r3, [r7, #4]
 80106e6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80106ea:	699b      	ldr	r3, [r3, #24]
 80106ec:	2b00      	cmp	r3, #0
 80106ee:	d00b      	beq.n	8010708 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 80106f0:	687b      	ldr	r3, [r7, #4]
 80106f2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80106f6:	699b      	ldr	r3, [r3, #24]
 80106f8:	687a      	ldr	r2, [r7, #4]
 80106fa:	7c12      	ldrb	r2, [r2, #16]
 80106fc:	f107 0108 	add.w	r1, r7, #8
 8010700:	4610      	mov	r0, r2
 8010702:	4798      	blx	r3
 8010704:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8010706:	e00f      	b.n	8010728 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8010708:	6839      	ldr	r1, [r7, #0]
 801070a:	6878      	ldr	r0, [r7, #4]
 801070c:	f000 fa49 	bl	8010ba2 <USBD_CtlError>
            err++;
 8010710:	7afb      	ldrb	r3, [r7, #11]
 8010712:	3301      	adds	r3, #1
 8010714:	72fb      	strb	r3, [r7, #11]
          break;
 8010716:	e007      	b.n	8010728 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8010718:	6839      	ldr	r1, [r7, #0]
 801071a:	6878      	ldr	r0, [r7, #4]
 801071c:	f000 fa41 	bl	8010ba2 <USBD_CtlError>
          err++;
 8010720:	7afb      	ldrb	r3, [r7, #11]
 8010722:	3301      	adds	r3, #1
 8010724:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 8010726:	bf00      	nop
      }
      break;
 8010728:	e037      	b.n	801079a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 801072a:	687b      	ldr	r3, [r7, #4]
 801072c:	7c1b      	ldrb	r3, [r3, #16]
 801072e:	2b00      	cmp	r3, #0
 8010730:	d109      	bne.n	8010746 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8010732:	687b      	ldr	r3, [r7, #4]
 8010734:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8010738:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801073a:	f107 0208 	add.w	r2, r7, #8
 801073e:	4610      	mov	r0, r2
 8010740:	4798      	blx	r3
 8010742:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8010744:	e029      	b.n	801079a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8010746:	6839      	ldr	r1, [r7, #0]
 8010748:	6878      	ldr	r0, [r7, #4]
 801074a:	f000 fa2a 	bl	8010ba2 <USBD_CtlError>
        err++;
 801074e:	7afb      	ldrb	r3, [r7, #11]
 8010750:	3301      	adds	r3, #1
 8010752:	72fb      	strb	r3, [r7, #11]
      break;
 8010754:	e021      	b.n	801079a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8010756:	687b      	ldr	r3, [r7, #4]
 8010758:	7c1b      	ldrb	r3, [r3, #16]
 801075a:	2b00      	cmp	r3, #0
 801075c:	d10d      	bne.n	801077a <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 801075e:	687b      	ldr	r3, [r7, #4]
 8010760:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8010764:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010766:	f107 0208 	add.w	r2, r7, #8
 801076a:	4610      	mov	r0, r2
 801076c:	4798      	blx	r3
 801076e:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8010770:	68fb      	ldr	r3, [r7, #12]
 8010772:	3301      	adds	r3, #1
 8010774:	2207      	movs	r2, #7
 8010776:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8010778:	e00f      	b.n	801079a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 801077a:	6839      	ldr	r1, [r7, #0]
 801077c:	6878      	ldr	r0, [r7, #4]
 801077e:	f000 fa10 	bl	8010ba2 <USBD_CtlError>
        err++;
 8010782:	7afb      	ldrb	r3, [r7, #11]
 8010784:	3301      	adds	r3, #1
 8010786:	72fb      	strb	r3, [r7, #11]
      break;
 8010788:	e007      	b.n	801079a <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 801078a:	6839      	ldr	r1, [r7, #0]
 801078c:	6878      	ldr	r0, [r7, #4]
 801078e:	f000 fa08 	bl	8010ba2 <USBD_CtlError>
      err++;
 8010792:	7afb      	ldrb	r3, [r7, #11]
 8010794:	3301      	adds	r3, #1
 8010796:	72fb      	strb	r3, [r7, #11]
      break;
 8010798:	bf00      	nop
  }

  if (err != 0U)
 801079a:	7afb      	ldrb	r3, [r7, #11]
 801079c:	2b00      	cmp	r3, #0
 801079e:	d11e      	bne.n	80107de <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 80107a0:	683b      	ldr	r3, [r7, #0]
 80107a2:	88db      	ldrh	r3, [r3, #6]
 80107a4:	2b00      	cmp	r3, #0
 80107a6:	d016      	beq.n	80107d6 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 80107a8:	893b      	ldrh	r3, [r7, #8]
 80107aa:	2b00      	cmp	r3, #0
 80107ac:	d00e      	beq.n	80107cc <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 80107ae:	683b      	ldr	r3, [r7, #0]
 80107b0:	88da      	ldrh	r2, [r3, #6]
 80107b2:	893b      	ldrh	r3, [r7, #8]
 80107b4:	4293      	cmp	r3, r2
 80107b6:	bf28      	it	cs
 80107b8:	4613      	movcs	r3, r2
 80107ba:	b29b      	uxth	r3, r3
 80107bc:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 80107be:	893b      	ldrh	r3, [r7, #8]
 80107c0:	461a      	mov	r2, r3
 80107c2:	68f9      	ldr	r1, [r7, #12]
 80107c4:	6878      	ldr	r0, [r7, #4]
 80107c6:	f000 fa5d 	bl	8010c84 <USBD_CtlSendData>
 80107ca:	e009      	b.n	80107e0 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 80107cc:	6839      	ldr	r1, [r7, #0]
 80107ce:	6878      	ldr	r0, [r7, #4]
 80107d0:	f000 f9e7 	bl	8010ba2 <USBD_CtlError>
 80107d4:	e004      	b.n	80107e0 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 80107d6:	6878      	ldr	r0, [r7, #4]
 80107d8:	f000 fa91 	bl	8010cfe <USBD_CtlSendStatus>
 80107dc:	e000      	b.n	80107e0 <USBD_GetDescriptor+0x320>
    return;
 80107de:	bf00      	nop
  }
}
 80107e0:	3710      	adds	r7, #16
 80107e2:	46bd      	mov	sp, r7
 80107e4:	bd80      	pop	{r7, pc}
 80107e6:	bf00      	nop

080107e8 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80107e8:	b580      	push	{r7, lr}
 80107ea:	b084      	sub	sp, #16
 80107ec:	af00      	add	r7, sp, #0
 80107ee:	6078      	str	r0, [r7, #4]
 80107f0:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 80107f2:	683b      	ldr	r3, [r7, #0]
 80107f4:	889b      	ldrh	r3, [r3, #4]
 80107f6:	2b00      	cmp	r3, #0
 80107f8:	d131      	bne.n	801085e <USBD_SetAddress+0x76>
 80107fa:	683b      	ldr	r3, [r7, #0]
 80107fc:	88db      	ldrh	r3, [r3, #6]
 80107fe:	2b00      	cmp	r3, #0
 8010800:	d12d      	bne.n	801085e <USBD_SetAddress+0x76>
 8010802:	683b      	ldr	r3, [r7, #0]
 8010804:	885b      	ldrh	r3, [r3, #2]
 8010806:	2b7f      	cmp	r3, #127	; 0x7f
 8010808:	d829      	bhi.n	801085e <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 801080a:	683b      	ldr	r3, [r7, #0]
 801080c:	885b      	ldrh	r3, [r3, #2]
 801080e:	b2db      	uxtb	r3, r3
 8010810:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8010814:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8010816:	687b      	ldr	r3, [r7, #4]
 8010818:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 801081c:	b2db      	uxtb	r3, r3
 801081e:	2b03      	cmp	r3, #3
 8010820:	d104      	bne.n	801082c <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8010822:	6839      	ldr	r1, [r7, #0]
 8010824:	6878      	ldr	r0, [r7, #4]
 8010826:	f000 f9bc 	bl	8010ba2 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801082a:	e01d      	b.n	8010868 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 801082c:	687b      	ldr	r3, [r7, #4]
 801082e:	7bfa      	ldrb	r2, [r7, #15]
 8010830:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8010834:	7bfb      	ldrb	r3, [r7, #15]
 8010836:	4619      	mov	r1, r3
 8010838:	6878      	ldr	r0, [r7, #4]
 801083a:	f007 f87e 	bl	801793a <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 801083e:	6878      	ldr	r0, [r7, #4]
 8010840:	f000 fa5d 	bl	8010cfe <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8010844:	7bfb      	ldrb	r3, [r7, #15]
 8010846:	2b00      	cmp	r3, #0
 8010848:	d004      	beq.n	8010854 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 801084a:	687b      	ldr	r3, [r7, #4]
 801084c:	2202      	movs	r2, #2
 801084e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8010852:	e009      	b.n	8010868 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8010854:	687b      	ldr	r3, [r7, #4]
 8010856:	2201      	movs	r2, #1
 8010858:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801085c:	e004      	b.n	8010868 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 801085e:	6839      	ldr	r1, [r7, #0]
 8010860:	6878      	ldr	r0, [r7, #4]
 8010862:	f000 f99e 	bl	8010ba2 <USBD_CtlError>
  }
}
 8010866:	bf00      	nop
 8010868:	bf00      	nop
 801086a:	3710      	adds	r7, #16
 801086c:	46bd      	mov	sp, r7
 801086e:	bd80      	pop	{r7, pc}

08010870 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010870:	b580      	push	{r7, lr}
 8010872:	b084      	sub	sp, #16
 8010874:	af00      	add	r7, sp, #0
 8010876:	6078      	str	r0, [r7, #4]
 8010878:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 801087a:	2300      	movs	r3, #0
 801087c:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 801087e:	683b      	ldr	r3, [r7, #0]
 8010880:	885b      	ldrh	r3, [r3, #2]
 8010882:	b2da      	uxtb	r2, r3
 8010884:	4b4e      	ldr	r3, [pc, #312]	; (80109c0 <USBD_SetConfig+0x150>)
 8010886:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8010888:	4b4d      	ldr	r3, [pc, #308]	; (80109c0 <USBD_SetConfig+0x150>)
 801088a:	781b      	ldrb	r3, [r3, #0]
 801088c:	2b01      	cmp	r3, #1
 801088e:	d905      	bls.n	801089c <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8010890:	6839      	ldr	r1, [r7, #0]
 8010892:	6878      	ldr	r0, [r7, #4]
 8010894:	f000 f985 	bl	8010ba2 <USBD_CtlError>
    return USBD_FAIL;
 8010898:	2303      	movs	r3, #3
 801089a:	e08c      	b.n	80109b6 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 801089c:	687b      	ldr	r3, [r7, #4]
 801089e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80108a2:	b2db      	uxtb	r3, r3
 80108a4:	2b02      	cmp	r3, #2
 80108a6:	d002      	beq.n	80108ae <USBD_SetConfig+0x3e>
 80108a8:	2b03      	cmp	r3, #3
 80108aa:	d029      	beq.n	8010900 <USBD_SetConfig+0x90>
 80108ac:	e075      	b.n	801099a <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 80108ae:	4b44      	ldr	r3, [pc, #272]	; (80109c0 <USBD_SetConfig+0x150>)
 80108b0:	781b      	ldrb	r3, [r3, #0]
 80108b2:	2b00      	cmp	r3, #0
 80108b4:	d020      	beq.n	80108f8 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 80108b6:	4b42      	ldr	r3, [pc, #264]	; (80109c0 <USBD_SetConfig+0x150>)
 80108b8:	781b      	ldrb	r3, [r3, #0]
 80108ba:	461a      	mov	r2, r3
 80108bc:	687b      	ldr	r3, [r7, #4]
 80108be:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 80108c0:	4b3f      	ldr	r3, [pc, #252]	; (80109c0 <USBD_SetConfig+0x150>)
 80108c2:	781b      	ldrb	r3, [r3, #0]
 80108c4:	4619      	mov	r1, r3
 80108c6:	6878      	ldr	r0, [r7, #4]
 80108c8:	f7fe ffbc 	bl	800f844 <USBD_SetClassConfig>
 80108cc:	4603      	mov	r3, r0
 80108ce:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 80108d0:	7bfb      	ldrb	r3, [r7, #15]
 80108d2:	2b00      	cmp	r3, #0
 80108d4:	d008      	beq.n	80108e8 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 80108d6:	6839      	ldr	r1, [r7, #0]
 80108d8:	6878      	ldr	r0, [r7, #4]
 80108da:	f000 f962 	bl	8010ba2 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80108de:	687b      	ldr	r3, [r7, #4]
 80108e0:	2202      	movs	r2, #2
 80108e2:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 80108e6:	e065      	b.n	80109b4 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 80108e8:	6878      	ldr	r0, [r7, #4]
 80108ea:	f000 fa08 	bl	8010cfe <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 80108ee:	687b      	ldr	r3, [r7, #4]
 80108f0:	2203      	movs	r2, #3
 80108f2:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 80108f6:	e05d      	b.n	80109b4 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 80108f8:	6878      	ldr	r0, [r7, #4]
 80108fa:	f000 fa00 	bl	8010cfe <USBD_CtlSendStatus>
      break;
 80108fe:	e059      	b.n	80109b4 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8010900:	4b2f      	ldr	r3, [pc, #188]	; (80109c0 <USBD_SetConfig+0x150>)
 8010902:	781b      	ldrb	r3, [r3, #0]
 8010904:	2b00      	cmp	r3, #0
 8010906:	d112      	bne.n	801092e <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8010908:	687b      	ldr	r3, [r7, #4]
 801090a:	2202      	movs	r2, #2
 801090c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 8010910:	4b2b      	ldr	r3, [pc, #172]	; (80109c0 <USBD_SetConfig+0x150>)
 8010912:	781b      	ldrb	r3, [r3, #0]
 8010914:	461a      	mov	r2, r3
 8010916:	687b      	ldr	r3, [r7, #4]
 8010918:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 801091a:	4b29      	ldr	r3, [pc, #164]	; (80109c0 <USBD_SetConfig+0x150>)
 801091c:	781b      	ldrb	r3, [r3, #0]
 801091e:	4619      	mov	r1, r3
 8010920:	6878      	ldr	r0, [r7, #4]
 8010922:	f7fe ffab 	bl	800f87c <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8010926:	6878      	ldr	r0, [r7, #4]
 8010928:	f000 f9e9 	bl	8010cfe <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 801092c:	e042      	b.n	80109b4 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 801092e:	4b24      	ldr	r3, [pc, #144]	; (80109c0 <USBD_SetConfig+0x150>)
 8010930:	781b      	ldrb	r3, [r3, #0]
 8010932:	461a      	mov	r2, r3
 8010934:	687b      	ldr	r3, [r7, #4]
 8010936:	685b      	ldr	r3, [r3, #4]
 8010938:	429a      	cmp	r2, r3
 801093a:	d02a      	beq.n	8010992 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 801093c:	687b      	ldr	r3, [r7, #4]
 801093e:	685b      	ldr	r3, [r3, #4]
 8010940:	b2db      	uxtb	r3, r3
 8010942:	4619      	mov	r1, r3
 8010944:	6878      	ldr	r0, [r7, #4]
 8010946:	f7fe ff99 	bl	800f87c <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 801094a:	4b1d      	ldr	r3, [pc, #116]	; (80109c0 <USBD_SetConfig+0x150>)
 801094c:	781b      	ldrb	r3, [r3, #0]
 801094e:	461a      	mov	r2, r3
 8010950:	687b      	ldr	r3, [r7, #4]
 8010952:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8010954:	4b1a      	ldr	r3, [pc, #104]	; (80109c0 <USBD_SetConfig+0x150>)
 8010956:	781b      	ldrb	r3, [r3, #0]
 8010958:	4619      	mov	r1, r3
 801095a:	6878      	ldr	r0, [r7, #4]
 801095c:	f7fe ff72 	bl	800f844 <USBD_SetClassConfig>
 8010960:	4603      	mov	r3, r0
 8010962:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8010964:	7bfb      	ldrb	r3, [r7, #15]
 8010966:	2b00      	cmp	r3, #0
 8010968:	d00f      	beq.n	801098a <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 801096a:	6839      	ldr	r1, [r7, #0]
 801096c:	6878      	ldr	r0, [r7, #4]
 801096e:	f000 f918 	bl	8010ba2 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8010972:	687b      	ldr	r3, [r7, #4]
 8010974:	685b      	ldr	r3, [r3, #4]
 8010976:	b2db      	uxtb	r3, r3
 8010978:	4619      	mov	r1, r3
 801097a:	6878      	ldr	r0, [r7, #4]
 801097c:	f7fe ff7e 	bl	800f87c <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8010980:	687b      	ldr	r3, [r7, #4]
 8010982:	2202      	movs	r2, #2
 8010984:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 8010988:	e014      	b.n	80109b4 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 801098a:	6878      	ldr	r0, [r7, #4]
 801098c:	f000 f9b7 	bl	8010cfe <USBD_CtlSendStatus>
      break;
 8010990:	e010      	b.n	80109b4 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8010992:	6878      	ldr	r0, [r7, #4]
 8010994:	f000 f9b3 	bl	8010cfe <USBD_CtlSendStatus>
      break;
 8010998:	e00c      	b.n	80109b4 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 801099a:	6839      	ldr	r1, [r7, #0]
 801099c:	6878      	ldr	r0, [r7, #4]
 801099e:	f000 f900 	bl	8010ba2 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 80109a2:	4b07      	ldr	r3, [pc, #28]	; (80109c0 <USBD_SetConfig+0x150>)
 80109a4:	781b      	ldrb	r3, [r3, #0]
 80109a6:	4619      	mov	r1, r3
 80109a8:	6878      	ldr	r0, [r7, #4]
 80109aa:	f7fe ff67 	bl	800f87c <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 80109ae:	2303      	movs	r3, #3
 80109b0:	73fb      	strb	r3, [r7, #15]
      break;
 80109b2:	bf00      	nop
  }

  return ret;
 80109b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80109b6:	4618      	mov	r0, r3
 80109b8:	3710      	adds	r7, #16
 80109ba:	46bd      	mov	sp, r7
 80109bc:	bd80      	pop	{r7, pc}
 80109be:	bf00      	nop
 80109c0:	20003914 	.word	0x20003914

080109c4 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80109c4:	b580      	push	{r7, lr}
 80109c6:	b082      	sub	sp, #8
 80109c8:	af00      	add	r7, sp, #0
 80109ca:	6078      	str	r0, [r7, #4]
 80109cc:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 80109ce:	683b      	ldr	r3, [r7, #0]
 80109d0:	88db      	ldrh	r3, [r3, #6]
 80109d2:	2b01      	cmp	r3, #1
 80109d4:	d004      	beq.n	80109e0 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 80109d6:	6839      	ldr	r1, [r7, #0]
 80109d8:	6878      	ldr	r0, [r7, #4]
 80109da:	f000 f8e2 	bl	8010ba2 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 80109de:	e023      	b.n	8010a28 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 80109e0:	687b      	ldr	r3, [r7, #4]
 80109e2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80109e6:	b2db      	uxtb	r3, r3
 80109e8:	2b02      	cmp	r3, #2
 80109ea:	dc02      	bgt.n	80109f2 <USBD_GetConfig+0x2e>
 80109ec:	2b00      	cmp	r3, #0
 80109ee:	dc03      	bgt.n	80109f8 <USBD_GetConfig+0x34>
 80109f0:	e015      	b.n	8010a1e <USBD_GetConfig+0x5a>
 80109f2:	2b03      	cmp	r3, #3
 80109f4:	d00b      	beq.n	8010a0e <USBD_GetConfig+0x4a>
 80109f6:	e012      	b.n	8010a1e <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 80109f8:	687b      	ldr	r3, [r7, #4]
 80109fa:	2200      	movs	r2, #0
 80109fc:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 80109fe:	687b      	ldr	r3, [r7, #4]
 8010a00:	3308      	adds	r3, #8
 8010a02:	2201      	movs	r2, #1
 8010a04:	4619      	mov	r1, r3
 8010a06:	6878      	ldr	r0, [r7, #4]
 8010a08:	f000 f93c 	bl	8010c84 <USBD_CtlSendData>
        break;
 8010a0c:	e00c      	b.n	8010a28 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8010a0e:	687b      	ldr	r3, [r7, #4]
 8010a10:	3304      	adds	r3, #4
 8010a12:	2201      	movs	r2, #1
 8010a14:	4619      	mov	r1, r3
 8010a16:	6878      	ldr	r0, [r7, #4]
 8010a18:	f000 f934 	bl	8010c84 <USBD_CtlSendData>
        break;
 8010a1c:	e004      	b.n	8010a28 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8010a1e:	6839      	ldr	r1, [r7, #0]
 8010a20:	6878      	ldr	r0, [r7, #4]
 8010a22:	f000 f8be 	bl	8010ba2 <USBD_CtlError>
        break;
 8010a26:	bf00      	nop
}
 8010a28:	bf00      	nop
 8010a2a:	3708      	adds	r7, #8
 8010a2c:	46bd      	mov	sp, r7
 8010a2e:	bd80      	pop	{r7, pc}

08010a30 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010a30:	b580      	push	{r7, lr}
 8010a32:	b082      	sub	sp, #8
 8010a34:	af00      	add	r7, sp, #0
 8010a36:	6078      	str	r0, [r7, #4]
 8010a38:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8010a3a:	687b      	ldr	r3, [r7, #4]
 8010a3c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8010a40:	b2db      	uxtb	r3, r3
 8010a42:	3b01      	subs	r3, #1
 8010a44:	2b02      	cmp	r3, #2
 8010a46:	d81e      	bhi.n	8010a86 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8010a48:	683b      	ldr	r3, [r7, #0]
 8010a4a:	88db      	ldrh	r3, [r3, #6]
 8010a4c:	2b02      	cmp	r3, #2
 8010a4e:	d004      	beq.n	8010a5a <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8010a50:	6839      	ldr	r1, [r7, #0]
 8010a52:	6878      	ldr	r0, [r7, #4]
 8010a54:	f000 f8a5 	bl	8010ba2 <USBD_CtlError>
        break;
 8010a58:	e01a      	b.n	8010a90 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8010a5a:	687b      	ldr	r3, [r7, #4]
 8010a5c:	2201      	movs	r2, #1
 8010a5e:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8010a60:	687b      	ldr	r3, [r7, #4]
 8010a62:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 8010a66:	2b00      	cmp	r3, #0
 8010a68:	d005      	beq.n	8010a76 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8010a6a:	687b      	ldr	r3, [r7, #4]
 8010a6c:	68db      	ldr	r3, [r3, #12]
 8010a6e:	f043 0202 	orr.w	r2, r3, #2
 8010a72:	687b      	ldr	r3, [r7, #4]
 8010a74:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8010a76:	687b      	ldr	r3, [r7, #4]
 8010a78:	330c      	adds	r3, #12
 8010a7a:	2202      	movs	r2, #2
 8010a7c:	4619      	mov	r1, r3
 8010a7e:	6878      	ldr	r0, [r7, #4]
 8010a80:	f000 f900 	bl	8010c84 <USBD_CtlSendData>
      break;
 8010a84:	e004      	b.n	8010a90 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8010a86:	6839      	ldr	r1, [r7, #0]
 8010a88:	6878      	ldr	r0, [r7, #4]
 8010a8a:	f000 f88a 	bl	8010ba2 <USBD_CtlError>
      break;
 8010a8e:	bf00      	nop
  }
}
 8010a90:	bf00      	nop
 8010a92:	3708      	adds	r7, #8
 8010a94:	46bd      	mov	sp, r7
 8010a96:	bd80      	pop	{r7, pc}

08010a98 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010a98:	b580      	push	{r7, lr}
 8010a9a:	b082      	sub	sp, #8
 8010a9c:	af00      	add	r7, sp, #0
 8010a9e:	6078      	str	r0, [r7, #4]
 8010aa0:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8010aa2:	683b      	ldr	r3, [r7, #0]
 8010aa4:	885b      	ldrh	r3, [r3, #2]
 8010aa6:	2b01      	cmp	r3, #1
 8010aa8:	d107      	bne.n	8010aba <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 8010aaa:	687b      	ldr	r3, [r7, #4]
 8010aac:	2201      	movs	r2, #1
 8010aae:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8010ab2:	6878      	ldr	r0, [r7, #4]
 8010ab4:	f000 f923 	bl	8010cfe <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8010ab8:	e013      	b.n	8010ae2 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8010aba:	683b      	ldr	r3, [r7, #0]
 8010abc:	885b      	ldrh	r3, [r3, #2]
 8010abe:	2b02      	cmp	r3, #2
 8010ac0:	d10b      	bne.n	8010ada <USBD_SetFeature+0x42>
    pdev->dev_test_mode = req->wIndex >> 8;
 8010ac2:	683b      	ldr	r3, [r7, #0]
 8010ac4:	889b      	ldrh	r3, [r3, #4]
 8010ac6:	0a1b      	lsrs	r3, r3, #8
 8010ac8:	b29b      	uxth	r3, r3
 8010aca:	b2da      	uxtb	r2, r3
 8010acc:	687b      	ldr	r3, [r7, #4]
 8010ace:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8010ad2:	6878      	ldr	r0, [r7, #4]
 8010ad4:	f000 f913 	bl	8010cfe <USBD_CtlSendStatus>
}
 8010ad8:	e003      	b.n	8010ae2 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 8010ada:	6839      	ldr	r1, [r7, #0]
 8010adc:	6878      	ldr	r0, [r7, #4]
 8010ade:	f000 f860 	bl	8010ba2 <USBD_CtlError>
}
 8010ae2:	bf00      	nop
 8010ae4:	3708      	adds	r7, #8
 8010ae6:	46bd      	mov	sp, r7
 8010ae8:	bd80      	pop	{r7, pc}

08010aea <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010aea:	b580      	push	{r7, lr}
 8010aec:	b082      	sub	sp, #8
 8010aee:	af00      	add	r7, sp, #0
 8010af0:	6078      	str	r0, [r7, #4]
 8010af2:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8010af4:	687b      	ldr	r3, [r7, #4]
 8010af6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8010afa:	b2db      	uxtb	r3, r3
 8010afc:	3b01      	subs	r3, #1
 8010afe:	2b02      	cmp	r3, #2
 8010b00:	d80b      	bhi.n	8010b1a <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8010b02:	683b      	ldr	r3, [r7, #0]
 8010b04:	885b      	ldrh	r3, [r3, #2]
 8010b06:	2b01      	cmp	r3, #1
 8010b08:	d10c      	bne.n	8010b24 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8010b0a:	687b      	ldr	r3, [r7, #4]
 8010b0c:	2200      	movs	r2, #0
 8010b0e:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8010b12:	6878      	ldr	r0, [r7, #4]
 8010b14:	f000 f8f3 	bl	8010cfe <USBD_CtlSendStatus>
      }
      break;
 8010b18:	e004      	b.n	8010b24 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8010b1a:	6839      	ldr	r1, [r7, #0]
 8010b1c:	6878      	ldr	r0, [r7, #4]
 8010b1e:	f000 f840 	bl	8010ba2 <USBD_CtlError>
      break;
 8010b22:	e000      	b.n	8010b26 <USBD_ClrFeature+0x3c>
      break;
 8010b24:	bf00      	nop
  }
}
 8010b26:	bf00      	nop
 8010b28:	3708      	adds	r7, #8
 8010b2a:	46bd      	mov	sp, r7
 8010b2c:	bd80      	pop	{r7, pc}

08010b2e <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8010b2e:	b580      	push	{r7, lr}
 8010b30:	b084      	sub	sp, #16
 8010b32:	af00      	add	r7, sp, #0
 8010b34:	6078      	str	r0, [r7, #4]
 8010b36:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8010b38:	683b      	ldr	r3, [r7, #0]
 8010b3a:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8010b3c:	68fb      	ldr	r3, [r7, #12]
 8010b3e:	781a      	ldrb	r2, [r3, #0]
 8010b40:	687b      	ldr	r3, [r7, #4]
 8010b42:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8010b44:	68fb      	ldr	r3, [r7, #12]
 8010b46:	3301      	adds	r3, #1
 8010b48:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8010b4a:	68fb      	ldr	r3, [r7, #12]
 8010b4c:	781a      	ldrb	r2, [r3, #0]
 8010b4e:	687b      	ldr	r3, [r7, #4]
 8010b50:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8010b52:	68fb      	ldr	r3, [r7, #12]
 8010b54:	3301      	adds	r3, #1
 8010b56:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8010b58:	68f8      	ldr	r0, [r7, #12]
 8010b5a:	f7ff fa16 	bl	800ff8a <SWAPBYTE>
 8010b5e:	4603      	mov	r3, r0
 8010b60:	461a      	mov	r2, r3
 8010b62:	687b      	ldr	r3, [r7, #4]
 8010b64:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8010b66:	68fb      	ldr	r3, [r7, #12]
 8010b68:	3301      	adds	r3, #1
 8010b6a:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8010b6c:	68fb      	ldr	r3, [r7, #12]
 8010b6e:	3301      	adds	r3, #1
 8010b70:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8010b72:	68f8      	ldr	r0, [r7, #12]
 8010b74:	f7ff fa09 	bl	800ff8a <SWAPBYTE>
 8010b78:	4603      	mov	r3, r0
 8010b7a:	461a      	mov	r2, r3
 8010b7c:	687b      	ldr	r3, [r7, #4]
 8010b7e:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8010b80:	68fb      	ldr	r3, [r7, #12]
 8010b82:	3301      	adds	r3, #1
 8010b84:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8010b86:	68fb      	ldr	r3, [r7, #12]
 8010b88:	3301      	adds	r3, #1
 8010b8a:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8010b8c:	68f8      	ldr	r0, [r7, #12]
 8010b8e:	f7ff f9fc 	bl	800ff8a <SWAPBYTE>
 8010b92:	4603      	mov	r3, r0
 8010b94:	461a      	mov	r2, r3
 8010b96:	687b      	ldr	r3, [r7, #4]
 8010b98:	80da      	strh	r2, [r3, #6]
}
 8010b9a:	bf00      	nop
 8010b9c:	3710      	adds	r7, #16
 8010b9e:	46bd      	mov	sp, r7
 8010ba0:	bd80      	pop	{r7, pc}

08010ba2 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010ba2:	b580      	push	{r7, lr}
 8010ba4:	b082      	sub	sp, #8
 8010ba6:	af00      	add	r7, sp, #0
 8010ba8:	6078      	str	r0, [r7, #4]
 8010baa:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8010bac:	2180      	movs	r1, #128	; 0x80
 8010bae:	6878      	ldr	r0, [r7, #4]
 8010bb0:	f006 fe59 	bl	8017866 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8010bb4:	2100      	movs	r1, #0
 8010bb6:	6878      	ldr	r0, [r7, #4]
 8010bb8:	f006 fe55 	bl	8017866 <USBD_LL_StallEP>
}
 8010bbc:	bf00      	nop
 8010bbe:	3708      	adds	r7, #8
 8010bc0:	46bd      	mov	sp, r7
 8010bc2:	bd80      	pop	{r7, pc}

08010bc4 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8010bc4:	b580      	push	{r7, lr}
 8010bc6:	b086      	sub	sp, #24
 8010bc8:	af00      	add	r7, sp, #0
 8010bca:	60f8      	str	r0, [r7, #12]
 8010bcc:	60b9      	str	r1, [r7, #8]
 8010bce:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8010bd0:	2300      	movs	r3, #0
 8010bd2:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8010bd4:	68fb      	ldr	r3, [r7, #12]
 8010bd6:	2b00      	cmp	r3, #0
 8010bd8:	d036      	beq.n	8010c48 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 8010bda:	68fb      	ldr	r3, [r7, #12]
 8010bdc:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 8010bde:	6938      	ldr	r0, [r7, #16]
 8010be0:	f000 f836 	bl	8010c50 <USBD_GetLen>
 8010be4:	4603      	mov	r3, r0
 8010be6:	3301      	adds	r3, #1
 8010be8:	b29b      	uxth	r3, r3
 8010bea:	005b      	lsls	r3, r3, #1
 8010bec:	b29a      	uxth	r2, r3
 8010bee:	687b      	ldr	r3, [r7, #4]
 8010bf0:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8010bf2:	7dfb      	ldrb	r3, [r7, #23]
 8010bf4:	68ba      	ldr	r2, [r7, #8]
 8010bf6:	4413      	add	r3, r2
 8010bf8:	687a      	ldr	r2, [r7, #4]
 8010bfa:	7812      	ldrb	r2, [r2, #0]
 8010bfc:	701a      	strb	r2, [r3, #0]
  idx++;
 8010bfe:	7dfb      	ldrb	r3, [r7, #23]
 8010c00:	3301      	adds	r3, #1
 8010c02:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8010c04:	7dfb      	ldrb	r3, [r7, #23]
 8010c06:	68ba      	ldr	r2, [r7, #8]
 8010c08:	4413      	add	r3, r2
 8010c0a:	2203      	movs	r2, #3
 8010c0c:	701a      	strb	r2, [r3, #0]
  idx++;
 8010c0e:	7dfb      	ldrb	r3, [r7, #23]
 8010c10:	3301      	adds	r3, #1
 8010c12:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8010c14:	e013      	b.n	8010c3e <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 8010c16:	7dfb      	ldrb	r3, [r7, #23]
 8010c18:	68ba      	ldr	r2, [r7, #8]
 8010c1a:	4413      	add	r3, r2
 8010c1c:	693a      	ldr	r2, [r7, #16]
 8010c1e:	7812      	ldrb	r2, [r2, #0]
 8010c20:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8010c22:	693b      	ldr	r3, [r7, #16]
 8010c24:	3301      	adds	r3, #1
 8010c26:	613b      	str	r3, [r7, #16]
    idx++;
 8010c28:	7dfb      	ldrb	r3, [r7, #23]
 8010c2a:	3301      	adds	r3, #1
 8010c2c:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8010c2e:	7dfb      	ldrb	r3, [r7, #23]
 8010c30:	68ba      	ldr	r2, [r7, #8]
 8010c32:	4413      	add	r3, r2
 8010c34:	2200      	movs	r2, #0
 8010c36:	701a      	strb	r2, [r3, #0]
    idx++;
 8010c38:	7dfb      	ldrb	r3, [r7, #23]
 8010c3a:	3301      	adds	r3, #1
 8010c3c:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8010c3e:	693b      	ldr	r3, [r7, #16]
 8010c40:	781b      	ldrb	r3, [r3, #0]
 8010c42:	2b00      	cmp	r3, #0
 8010c44:	d1e7      	bne.n	8010c16 <USBD_GetString+0x52>
 8010c46:	e000      	b.n	8010c4a <USBD_GetString+0x86>
    return;
 8010c48:	bf00      	nop
  }
}
 8010c4a:	3718      	adds	r7, #24
 8010c4c:	46bd      	mov	sp, r7
 8010c4e:	bd80      	pop	{r7, pc}

08010c50 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8010c50:	b480      	push	{r7}
 8010c52:	b085      	sub	sp, #20
 8010c54:	af00      	add	r7, sp, #0
 8010c56:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8010c58:	2300      	movs	r3, #0
 8010c5a:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8010c5c:	687b      	ldr	r3, [r7, #4]
 8010c5e:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8010c60:	e005      	b.n	8010c6e <USBD_GetLen+0x1e>
  {
    len++;
 8010c62:	7bfb      	ldrb	r3, [r7, #15]
 8010c64:	3301      	adds	r3, #1
 8010c66:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8010c68:	68bb      	ldr	r3, [r7, #8]
 8010c6a:	3301      	adds	r3, #1
 8010c6c:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8010c6e:	68bb      	ldr	r3, [r7, #8]
 8010c70:	781b      	ldrb	r3, [r3, #0]
 8010c72:	2b00      	cmp	r3, #0
 8010c74:	d1f5      	bne.n	8010c62 <USBD_GetLen+0x12>
  }

  return len;
 8010c76:	7bfb      	ldrb	r3, [r7, #15]
}
 8010c78:	4618      	mov	r0, r3
 8010c7a:	3714      	adds	r7, #20
 8010c7c:	46bd      	mov	sp, r7
 8010c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c82:	4770      	bx	lr

08010c84 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8010c84:	b580      	push	{r7, lr}
 8010c86:	b084      	sub	sp, #16
 8010c88:	af00      	add	r7, sp, #0
 8010c8a:	60f8      	str	r0, [r7, #12]
 8010c8c:	60b9      	str	r1, [r7, #8]
 8010c8e:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8010c90:	68fb      	ldr	r3, [r7, #12]
 8010c92:	2202      	movs	r2, #2
 8010c94:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 8010c98:	68fb      	ldr	r3, [r7, #12]
 8010c9a:	687a      	ldr	r2, [r7, #4]
 8010c9c:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8010c9e:	68fb      	ldr	r3, [r7, #12]
 8010ca0:	687a      	ldr	r2, [r7, #4]
 8010ca2:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8010ca4:	687b      	ldr	r3, [r7, #4]
 8010ca6:	68ba      	ldr	r2, [r7, #8]
 8010ca8:	2100      	movs	r1, #0
 8010caa:	68f8      	ldr	r0, [r7, #12]
 8010cac:	f006 fe64 	bl	8017978 <USBD_LL_Transmit>

  return USBD_OK;
 8010cb0:	2300      	movs	r3, #0
}
 8010cb2:	4618      	mov	r0, r3
 8010cb4:	3710      	adds	r7, #16
 8010cb6:	46bd      	mov	sp, r7
 8010cb8:	bd80      	pop	{r7, pc}

08010cba <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8010cba:	b580      	push	{r7, lr}
 8010cbc:	b084      	sub	sp, #16
 8010cbe:	af00      	add	r7, sp, #0
 8010cc0:	60f8      	str	r0, [r7, #12]
 8010cc2:	60b9      	str	r1, [r7, #8]
 8010cc4:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8010cc6:	687b      	ldr	r3, [r7, #4]
 8010cc8:	68ba      	ldr	r2, [r7, #8]
 8010cca:	2100      	movs	r1, #0
 8010ccc:	68f8      	ldr	r0, [r7, #12]
 8010cce:	f006 fe53 	bl	8017978 <USBD_LL_Transmit>

  return USBD_OK;
 8010cd2:	2300      	movs	r3, #0
}
 8010cd4:	4618      	mov	r0, r3
 8010cd6:	3710      	adds	r7, #16
 8010cd8:	46bd      	mov	sp, r7
 8010cda:	bd80      	pop	{r7, pc}

08010cdc <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8010cdc:	b580      	push	{r7, lr}
 8010cde:	b084      	sub	sp, #16
 8010ce0:	af00      	add	r7, sp, #0
 8010ce2:	60f8      	str	r0, [r7, #12]
 8010ce4:	60b9      	str	r1, [r7, #8]
 8010ce6:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8010ce8:	687b      	ldr	r3, [r7, #4]
 8010cea:	68ba      	ldr	r2, [r7, #8]
 8010cec:	2100      	movs	r1, #0
 8010cee:	68f8      	ldr	r0, [r7, #12]
 8010cf0:	f006 fe63 	bl	80179ba <USBD_LL_PrepareReceive>

  return USBD_OK;
 8010cf4:	2300      	movs	r3, #0
}
 8010cf6:	4618      	mov	r0, r3
 8010cf8:	3710      	adds	r7, #16
 8010cfa:	46bd      	mov	sp, r7
 8010cfc:	bd80      	pop	{r7, pc}

08010cfe <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8010cfe:	b580      	push	{r7, lr}
 8010d00:	b082      	sub	sp, #8
 8010d02:	af00      	add	r7, sp, #0
 8010d04:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8010d06:	687b      	ldr	r3, [r7, #4]
 8010d08:	2204      	movs	r2, #4
 8010d0a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8010d0e:	2300      	movs	r3, #0
 8010d10:	2200      	movs	r2, #0
 8010d12:	2100      	movs	r1, #0
 8010d14:	6878      	ldr	r0, [r7, #4]
 8010d16:	f006 fe2f 	bl	8017978 <USBD_LL_Transmit>

  return USBD_OK;
 8010d1a:	2300      	movs	r3, #0
}
 8010d1c:	4618      	mov	r0, r3
 8010d1e:	3708      	adds	r7, #8
 8010d20:	46bd      	mov	sp, r7
 8010d22:	bd80      	pop	{r7, pc}

08010d24 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8010d24:	b580      	push	{r7, lr}
 8010d26:	b082      	sub	sp, #8
 8010d28:	af00      	add	r7, sp, #0
 8010d2a:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8010d2c:	687b      	ldr	r3, [r7, #4]
 8010d2e:	2205      	movs	r2, #5
 8010d30:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8010d34:	2300      	movs	r3, #0
 8010d36:	2200      	movs	r2, #0
 8010d38:	2100      	movs	r1, #0
 8010d3a:	6878      	ldr	r0, [r7, #4]
 8010d3c:	f006 fe3d 	bl	80179ba <USBD_LL_PrepareReceive>

  return USBD_OK;
 8010d40:	2300      	movs	r3, #0
}
 8010d42:	4618      	mov	r0, r3
 8010d44:	3708      	adds	r7, #8
 8010d46:	46bd      	mov	sp, r7
 8010d48:	bd80      	pop	{r7, pc}
	...

08010d4c <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8010d4c:	b580      	push	{r7, lr}
 8010d4e:	b084      	sub	sp, #16
 8010d50:	af00      	add	r7, sp, #0
 8010d52:	4603      	mov	r3, r0
 8010d54:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8010d56:	79fb      	ldrb	r3, [r7, #7]
 8010d58:	4a08      	ldr	r2, [pc, #32]	; (8010d7c <disk_status+0x30>)
 8010d5a:	009b      	lsls	r3, r3, #2
 8010d5c:	4413      	add	r3, r2
 8010d5e:	685b      	ldr	r3, [r3, #4]
 8010d60:	685b      	ldr	r3, [r3, #4]
 8010d62:	79fa      	ldrb	r2, [r7, #7]
 8010d64:	4905      	ldr	r1, [pc, #20]	; (8010d7c <disk_status+0x30>)
 8010d66:	440a      	add	r2, r1
 8010d68:	7a12      	ldrb	r2, [r2, #8]
 8010d6a:	4610      	mov	r0, r2
 8010d6c:	4798      	blx	r3
 8010d6e:	4603      	mov	r3, r0
 8010d70:	73fb      	strb	r3, [r7, #15]
  return stat;
 8010d72:	7bfb      	ldrb	r3, [r7, #15]
}
 8010d74:	4618      	mov	r0, r3
 8010d76:	3710      	adds	r7, #16
 8010d78:	46bd      	mov	sp, r7
 8010d7a:	bd80      	pop	{r7, pc}
 8010d7c:	20003940 	.word	0x20003940

08010d80 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8010d80:	b580      	push	{r7, lr}
 8010d82:	b084      	sub	sp, #16
 8010d84:	af00      	add	r7, sp, #0
 8010d86:	4603      	mov	r3, r0
 8010d88:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 8010d8a:	2300      	movs	r3, #0
 8010d8c:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 8010d8e:	79fb      	ldrb	r3, [r7, #7]
 8010d90:	4a0d      	ldr	r2, [pc, #52]	; (8010dc8 <disk_initialize+0x48>)
 8010d92:	5cd3      	ldrb	r3, [r2, r3]
 8010d94:	2b00      	cmp	r3, #0
 8010d96:	d111      	bne.n	8010dbc <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 8010d98:	79fb      	ldrb	r3, [r7, #7]
 8010d9a:	4a0b      	ldr	r2, [pc, #44]	; (8010dc8 <disk_initialize+0x48>)
 8010d9c:	2101      	movs	r1, #1
 8010d9e:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8010da0:	79fb      	ldrb	r3, [r7, #7]
 8010da2:	4a09      	ldr	r2, [pc, #36]	; (8010dc8 <disk_initialize+0x48>)
 8010da4:	009b      	lsls	r3, r3, #2
 8010da6:	4413      	add	r3, r2
 8010da8:	685b      	ldr	r3, [r3, #4]
 8010daa:	681b      	ldr	r3, [r3, #0]
 8010dac:	79fa      	ldrb	r2, [r7, #7]
 8010dae:	4906      	ldr	r1, [pc, #24]	; (8010dc8 <disk_initialize+0x48>)
 8010db0:	440a      	add	r2, r1
 8010db2:	7a12      	ldrb	r2, [r2, #8]
 8010db4:	4610      	mov	r0, r2
 8010db6:	4798      	blx	r3
 8010db8:	4603      	mov	r3, r0
 8010dba:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 8010dbc:	7bfb      	ldrb	r3, [r7, #15]
}
 8010dbe:	4618      	mov	r0, r3
 8010dc0:	3710      	adds	r7, #16
 8010dc2:	46bd      	mov	sp, r7
 8010dc4:	bd80      	pop	{r7, pc}
 8010dc6:	bf00      	nop
 8010dc8:	20003940 	.word	0x20003940

08010dcc <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8010dcc:	b590      	push	{r4, r7, lr}
 8010dce:	b087      	sub	sp, #28
 8010dd0:	af00      	add	r7, sp, #0
 8010dd2:	60b9      	str	r1, [r7, #8]
 8010dd4:	607a      	str	r2, [r7, #4]
 8010dd6:	603b      	str	r3, [r7, #0]
 8010dd8:	4603      	mov	r3, r0
 8010dda:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8010ddc:	7bfb      	ldrb	r3, [r7, #15]
 8010dde:	4a0a      	ldr	r2, [pc, #40]	; (8010e08 <disk_read+0x3c>)
 8010de0:	009b      	lsls	r3, r3, #2
 8010de2:	4413      	add	r3, r2
 8010de4:	685b      	ldr	r3, [r3, #4]
 8010de6:	689c      	ldr	r4, [r3, #8]
 8010de8:	7bfb      	ldrb	r3, [r7, #15]
 8010dea:	4a07      	ldr	r2, [pc, #28]	; (8010e08 <disk_read+0x3c>)
 8010dec:	4413      	add	r3, r2
 8010dee:	7a18      	ldrb	r0, [r3, #8]
 8010df0:	683b      	ldr	r3, [r7, #0]
 8010df2:	687a      	ldr	r2, [r7, #4]
 8010df4:	68b9      	ldr	r1, [r7, #8]
 8010df6:	47a0      	blx	r4
 8010df8:	4603      	mov	r3, r0
 8010dfa:	75fb      	strb	r3, [r7, #23]
  return res;
 8010dfc:	7dfb      	ldrb	r3, [r7, #23]
}
 8010dfe:	4618      	mov	r0, r3
 8010e00:	371c      	adds	r7, #28
 8010e02:	46bd      	mov	sp, r7
 8010e04:	bd90      	pop	{r4, r7, pc}
 8010e06:	bf00      	nop
 8010e08:	20003940 	.word	0x20003940

08010e0c <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8010e0c:	b590      	push	{r4, r7, lr}
 8010e0e:	b087      	sub	sp, #28
 8010e10:	af00      	add	r7, sp, #0
 8010e12:	60b9      	str	r1, [r7, #8]
 8010e14:	607a      	str	r2, [r7, #4]
 8010e16:	603b      	str	r3, [r7, #0]
 8010e18:	4603      	mov	r3, r0
 8010e1a:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8010e1c:	7bfb      	ldrb	r3, [r7, #15]
 8010e1e:	4a0a      	ldr	r2, [pc, #40]	; (8010e48 <disk_write+0x3c>)
 8010e20:	009b      	lsls	r3, r3, #2
 8010e22:	4413      	add	r3, r2
 8010e24:	685b      	ldr	r3, [r3, #4]
 8010e26:	68dc      	ldr	r4, [r3, #12]
 8010e28:	7bfb      	ldrb	r3, [r7, #15]
 8010e2a:	4a07      	ldr	r2, [pc, #28]	; (8010e48 <disk_write+0x3c>)
 8010e2c:	4413      	add	r3, r2
 8010e2e:	7a18      	ldrb	r0, [r3, #8]
 8010e30:	683b      	ldr	r3, [r7, #0]
 8010e32:	687a      	ldr	r2, [r7, #4]
 8010e34:	68b9      	ldr	r1, [r7, #8]
 8010e36:	47a0      	blx	r4
 8010e38:	4603      	mov	r3, r0
 8010e3a:	75fb      	strb	r3, [r7, #23]
  return res;
 8010e3c:	7dfb      	ldrb	r3, [r7, #23]
}
 8010e3e:	4618      	mov	r0, r3
 8010e40:	371c      	adds	r7, #28
 8010e42:	46bd      	mov	sp, r7
 8010e44:	bd90      	pop	{r4, r7, pc}
 8010e46:	bf00      	nop
 8010e48:	20003940 	.word	0x20003940

08010e4c <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8010e4c:	b580      	push	{r7, lr}
 8010e4e:	b084      	sub	sp, #16
 8010e50:	af00      	add	r7, sp, #0
 8010e52:	4603      	mov	r3, r0
 8010e54:	603a      	str	r2, [r7, #0]
 8010e56:	71fb      	strb	r3, [r7, #7]
 8010e58:	460b      	mov	r3, r1
 8010e5a:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8010e5c:	79fb      	ldrb	r3, [r7, #7]
 8010e5e:	4a09      	ldr	r2, [pc, #36]	; (8010e84 <disk_ioctl+0x38>)
 8010e60:	009b      	lsls	r3, r3, #2
 8010e62:	4413      	add	r3, r2
 8010e64:	685b      	ldr	r3, [r3, #4]
 8010e66:	691b      	ldr	r3, [r3, #16]
 8010e68:	79fa      	ldrb	r2, [r7, #7]
 8010e6a:	4906      	ldr	r1, [pc, #24]	; (8010e84 <disk_ioctl+0x38>)
 8010e6c:	440a      	add	r2, r1
 8010e6e:	7a10      	ldrb	r0, [r2, #8]
 8010e70:	79b9      	ldrb	r1, [r7, #6]
 8010e72:	683a      	ldr	r2, [r7, #0]
 8010e74:	4798      	blx	r3
 8010e76:	4603      	mov	r3, r0
 8010e78:	73fb      	strb	r3, [r7, #15]
  return res;
 8010e7a:	7bfb      	ldrb	r3, [r7, #15]
}
 8010e7c:	4618      	mov	r0, r3
 8010e7e:	3710      	adds	r7, #16
 8010e80:	46bd      	mov	sp, r7
 8010e82:	bd80      	pop	{r7, pc}
 8010e84:	20003940 	.word	0x20003940

08010e88 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8010e88:	b480      	push	{r7}
 8010e8a:	b085      	sub	sp, #20
 8010e8c:	af00      	add	r7, sp, #0
 8010e8e:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8010e90:	687b      	ldr	r3, [r7, #4]
 8010e92:	3301      	adds	r3, #1
 8010e94:	781b      	ldrb	r3, [r3, #0]
 8010e96:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8010e98:	89fb      	ldrh	r3, [r7, #14]
 8010e9a:	021b      	lsls	r3, r3, #8
 8010e9c:	b21a      	sxth	r2, r3
 8010e9e:	687b      	ldr	r3, [r7, #4]
 8010ea0:	781b      	ldrb	r3, [r3, #0]
 8010ea2:	b21b      	sxth	r3, r3
 8010ea4:	4313      	orrs	r3, r2
 8010ea6:	b21b      	sxth	r3, r3
 8010ea8:	81fb      	strh	r3, [r7, #14]
	return rv;
 8010eaa:	89fb      	ldrh	r3, [r7, #14]
}
 8010eac:	4618      	mov	r0, r3
 8010eae:	3714      	adds	r7, #20
 8010eb0:	46bd      	mov	sp, r7
 8010eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010eb6:	4770      	bx	lr

08010eb8 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 8010eb8:	b480      	push	{r7}
 8010eba:	b085      	sub	sp, #20
 8010ebc:	af00      	add	r7, sp, #0
 8010ebe:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 8010ec0:	687b      	ldr	r3, [r7, #4]
 8010ec2:	3303      	adds	r3, #3
 8010ec4:	781b      	ldrb	r3, [r3, #0]
 8010ec6:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 8010ec8:	68fb      	ldr	r3, [r7, #12]
 8010eca:	021b      	lsls	r3, r3, #8
 8010ecc:	687a      	ldr	r2, [r7, #4]
 8010ece:	3202      	adds	r2, #2
 8010ed0:	7812      	ldrb	r2, [r2, #0]
 8010ed2:	4313      	orrs	r3, r2
 8010ed4:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 8010ed6:	68fb      	ldr	r3, [r7, #12]
 8010ed8:	021b      	lsls	r3, r3, #8
 8010eda:	687a      	ldr	r2, [r7, #4]
 8010edc:	3201      	adds	r2, #1
 8010ede:	7812      	ldrb	r2, [r2, #0]
 8010ee0:	4313      	orrs	r3, r2
 8010ee2:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 8010ee4:	68fb      	ldr	r3, [r7, #12]
 8010ee6:	021b      	lsls	r3, r3, #8
 8010ee8:	687a      	ldr	r2, [r7, #4]
 8010eea:	7812      	ldrb	r2, [r2, #0]
 8010eec:	4313      	orrs	r3, r2
 8010eee:	60fb      	str	r3, [r7, #12]
	return rv;
 8010ef0:	68fb      	ldr	r3, [r7, #12]
}
 8010ef2:	4618      	mov	r0, r3
 8010ef4:	3714      	adds	r7, #20
 8010ef6:	46bd      	mov	sp, r7
 8010ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010efc:	4770      	bx	lr

08010efe <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 8010efe:	b480      	push	{r7}
 8010f00:	b083      	sub	sp, #12
 8010f02:	af00      	add	r7, sp, #0
 8010f04:	6078      	str	r0, [r7, #4]
 8010f06:	460b      	mov	r3, r1
 8010f08:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 8010f0a:	687b      	ldr	r3, [r7, #4]
 8010f0c:	1c5a      	adds	r2, r3, #1
 8010f0e:	607a      	str	r2, [r7, #4]
 8010f10:	887a      	ldrh	r2, [r7, #2]
 8010f12:	b2d2      	uxtb	r2, r2
 8010f14:	701a      	strb	r2, [r3, #0]
 8010f16:	887b      	ldrh	r3, [r7, #2]
 8010f18:	0a1b      	lsrs	r3, r3, #8
 8010f1a:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8010f1c:	687b      	ldr	r3, [r7, #4]
 8010f1e:	1c5a      	adds	r2, r3, #1
 8010f20:	607a      	str	r2, [r7, #4]
 8010f22:	887a      	ldrh	r2, [r7, #2]
 8010f24:	b2d2      	uxtb	r2, r2
 8010f26:	701a      	strb	r2, [r3, #0]
}
 8010f28:	bf00      	nop
 8010f2a:	370c      	adds	r7, #12
 8010f2c:	46bd      	mov	sp, r7
 8010f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f32:	4770      	bx	lr

08010f34 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 8010f34:	b480      	push	{r7}
 8010f36:	b083      	sub	sp, #12
 8010f38:	af00      	add	r7, sp, #0
 8010f3a:	6078      	str	r0, [r7, #4]
 8010f3c:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8010f3e:	687b      	ldr	r3, [r7, #4]
 8010f40:	1c5a      	adds	r2, r3, #1
 8010f42:	607a      	str	r2, [r7, #4]
 8010f44:	683a      	ldr	r2, [r7, #0]
 8010f46:	b2d2      	uxtb	r2, r2
 8010f48:	701a      	strb	r2, [r3, #0]
 8010f4a:	683b      	ldr	r3, [r7, #0]
 8010f4c:	0a1b      	lsrs	r3, r3, #8
 8010f4e:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8010f50:	687b      	ldr	r3, [r7, #4]
 8010f52:	1c5a      	adds	r2, r3, #1
 8010f54:	607a      	str	r2, [r7, #4]
 8010f56:	683a      	ldr	r2, [r7, #0]
 8010f58:	b2d2      	uxtb	r2, r2
 8010f5a:	701a      	strb	r2, [r3, #0]
 8010f5c:	683b      	ldr	r3, [r7, #0]
 8010f5e:	0a1b      	lsrs	r3, r3, #8
 8010f60:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8010f62:	687b      	ldr	r3, [r7, #4]
 8010f64:	1c5a      	adds	r2, r3, #1
 8010f66:	607a      	str	r2, [r7, #4]
 8010f68:	683a      	ldr	r2, [r7, #0]
 8010f6a:	b2d2      	uxtb	r2, r2
 8010f6c:	701a      	strb	r2, [r3, #0]
 8010f6e:	683b      	ldr	r3, [r7, #0]
 8010f70:	0a1b      	lsrs	r3, r3, #8
 8010f72:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 8010f74:	687b      	ldr	r3, [r7, #4]
 8010f76:	1c5a      	adds	r2, r3, #1
 8010f78:	607a      	str	r2, [r7, #4]
 8010f7a:	683a      	ldr	r2, [r7, #0]
 8010f7c:	b2d2      	uxtb	r2, r2
 8010f7e:	701a      	strb	r2, [r3, #0]
}
 8010f80:	bf00      	nop
 8010f82:	370c      	adds	r7, #12
 8010f84:	46bd      	mov	sp, r7
 8010f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f8a:	4770      	bx	lr

08010f8c <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8010f8c:	b480      	push	{r7}
 8010f8e:	b087      	sub	sp, #28
 8010f90:	af00      	add	r7, sp, #0
 8010f92:	60f8      	str	r0, [r7, #12]
 8010f94:	60b9      	str	r1, [r7, #8]
 8010f96:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8010f98:	68fb      	ldr	r3, [r7, #12]
 8010f9a:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8010f9c:	68bb      	ldr	r3, [r7, #8]
 8010f9e:	613b      	str	r3, [r7, #16]

	if (cnt) {
 8010fa0:	687b      	ldr	r3, [r7, #4]
 8010fa2:	2b00      	cmp	r3, #0
 8010fa4:	d00d      	beq.n	8010fc2 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 8010fa6:	693a      	ldr	r2, [r7, #16]
 8010fa8:	1c53      	adds	r3, r2, #1
 8010faa:	613b      	str	r3, [r7, #16]
 8010fac:	697b      	ldr	r3, [r7, #20]
 8010fae:	1c59      	adds	r1, r3, #1
 8010fb0:	6179      	str	r1, [r7, #20]
 8010fb2:	7812      	ldrb	r2, [r2, #0]
 8010fb4:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 8010fb6:	687b      	ldr	r3, [r7, #4]
 8010fb8:	3b01      	subs	r3, #1
 8010fba:	607b      	str	r3, [r7, #4]
 8010fbc:	687b      	ldr	r3, [r7, #4]
 8010fbe:	2b00      	cmp	r3, #0
 8010fc0:	d1f1      	bne.n	8010fa6 <mem_cpy+0x1a>
	}
}
 8010fc2:	bf00      	nop
 8010fc4:	371c      	adds	r7, #28
 8010fc6:	46bd      	mov	sp, r7
 8010fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010fcc:	4770      	bx	lr

08010fce <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 8010fce:	b480      	push	{r7}
 8010fd0:	b087      	sub	sp, #28
 8010fd2:	af00      	add	r7, sp, #0
 8010fd4:	60f8      	str	r0, [r7, #12]
 8010fd6:	60b9      	str	r1, [r7, #8]
 8010fd8:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8010fda:	68fb      	ldr	r3, [r7, #12]
 8010fdc:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 8010fde:	697b      	ldr	r3, [r7, #20]
 8010fe0:	1c5a      	adds	r2, r3, #1
 8010fe2:	617a      	str	r2, [r7, #20]
 8010fe4:	68ba      	ldr	r2, [r7, #8]
 8010fe6:	b2d2      	uxtb	r2, r2
 8010fe8:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 8010fea:	687b      	ldr	r3, [r7, #4]
 8010fec:	3b01      	subs	r3, #1
 8010fee:	607b      	str	r3, [r7, #4]
 8010ff0:	687b      	ldr	r3, [r7, #4]
 8010ff2:	2b00      	cmp	r3, #0
 8010ff4:	d1f3      	bne.n	8010fde <mem_set+0x10>
}
 8010ff6:	bf00      	nop
 8010ff8:	bf00      	nop
 8010ffa:	371c      	adds	r7, #28
 8010ffc:	46bd      	mov	sp, r7
 8010ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011002:	4770      	bx	lr

08011004 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 8011004:	b480      	push	{r7}
 8011006:	b089      	sub	sp, #36	; 0x24
 8011008:	af00      	add	r7, sp, #0
 801100a:	60f8      	str	r0, [r7, #12]
 801100c:	60b9      	str	r1, [r7, #8]
 801100e:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8011010:	68fb      	ldr	r3, [r7, #12]
 8011012:	61fb      	str	r3, [r7, #28]
 8011014:	68bb      	ldr	r3, [r7, #8]
 8011016:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8011018:	2300      	movs	r3, #0
 801101a:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 801101c:	69fb      	ldr	r3, [r7, #28]
 801101e:	1c5a      	adds	r2, r3, #1
 8011020:	61fa      	str	r2, [r7, #28]
 8011022:	781b      	ldrb	r3, [r3, #0]
 8011024:	4619      	mov	r1, r3
 8011026:	69bb      	ldr	r3, [r7, #24]
 8011028:	1c5a      	adds	r2, r3, #1
 801102a:	61ba      	str	r2, [r7, #24]
 801102c:	781b      	ldrb	r3, [r3, #0]
 801102e:	1acb      	subs	r3, r1, r3
 8011030:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 8011032:	687b      	ldr	r3, [r7, #4]
 8011034:	3b01      	subs	r3, #1
 8011036:	607b      	str	r3, [r7, #4]
 8011038:	687b      	ldr	r3, [r7, #4]
 801103a:	2b00      	cmp	r3, #0
 801103c:	d002      	beq.n	8011044 <mem_cmp+0x40>
 801103e:	697b      	ldr	r3, [r7, #20]
 8011040:	2b00      	cmp	r3, #0
 8011042:	d0eb      	beq.n	801101c <mem_cmp+0x18>

	return r;
 8011044:	697b      	ldr	r3, [r7, #20]
}
 8011046:	4618      	mov	r0, r3
 8011048:	3724      	adds	r7, #36	; 0x24
 801104a:	46bd      	mov	sp, r7
 801104c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011050:	4770      	bx	lr

08011052 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 8011052:	b480      	push	{r7}
 8011054:	b083      	sub	sp, #12
 8011056:	af00      	add	r7, sp, #0
 8011058:	6078      	str	r0, [r7, #4]
 801105a:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 801105c:	e002      	b.n	8011064 <chk_chr+0x12>
 801105e:	687b      	ldr	r3, [r7, #4]
 8011060:	3301      	adds	r3, #1
 8011062:	607b      	str	r3, [r7, #4]
 8011064:	687b      	ldr	r3, [r7, #4]
 8011066:	781b      	ldrb	r3, [r3, #0]
 8011068:	2b00      	cmp	r3, #0
 801106a:	d005      	beq.n	8011078 <chk_chr+0x26>
 801106c:	687b      	ldr	r3, [r7, #4]
 801106e:	781b      	ldrb	r3, [r3, #0]
 8011070:	461a      	mov	r2, r3
 8011072:	683b      	ldr	r3, [r7, #0]
 8011074:	4293      	cmp	r3, r2
 8011076:	d1f2      	bne.n	801105e <chk_chr+0xc>
	return *str;
 8011078:	687b      	ldr	r3, [r7, #4]
 801107a:	781b      	ldrb	r3, [r3, #0]
}
 801107c:	4618      	mov	r0, r3
 801107e:	370c      	adds	r7, #12
 8011080:	46bd      	mov	sp, r7
 8011082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011086:	4770      	bx	lr

08011088 <lock_fs>:
/*-----------------------------------------------------------------------*/
static
int lock_fs (
	FATFS* fs		/* File system object */
)
{
 8011088:	b580      	push	{r7, lr}
 801108a:	b082      	sub	sp, #8
 801108c:	af00      	add	r7, sp, #0
 801108e:	6078      	str	r0, [r7, #4]
	return (fs && ff_req_grant(fs->sobj)) ? 1 : 0;
 8011090:	687b      	ldr	r3, [r7, #4]
 8011092:	2b00      	cmp	r3, #0
 8011094:	d009      	beq.n	80110aa <lock_fs+0x22>
 8011096:	687b      	ldr	r3, [r7, #4]
 8011098:	68db      	ldr	r3, [r3, #12]
 801109a:	4618      	mov	r0, r3
 801109c:	f003 f8eb 	bl	8014276 <ff_req_grant>
 80110a0:	4603      	mov	r3, r0
 80110a2:	2b00      	cmp	r3, #0
 80110a4:	d001      	beq.n	80110aa <lock_fs+0x22>
 80110a6:	2301      	movs	r3, #1
 80110a8:	e000      	b.n	80110ac <lock_fs+0x24>
 80110aa:	2300      	movs	r3, #0
}
 80110ac:	4618      	mov	r0, r3
 80110ae:	3708      	adds	r7, #8
 80110b0:	46bd      	mov	sp, r7
 80110b2:	bd80      	pop	{r7, pc}

080110b4 <unlock_fs>:
static
void unlock_fs (
	FATFS* fs,		/* File system object */
	FRESULT res		/* Result code to be returned */
)
{
 80110b4:	b580      	push	{r7, lr}
 80110b6:	b082      	sub	sp, #8
 80110b8:	af00      	add	r7, sp, #0
 80110ba:	6078      	str	r0, [r7, #4]
 80110bc:	460b      	mov	r3, r1
 80110be:	70fb      	strb	r3, [r7, #3]
	if (fs && res != FR_NOT_ENABLED && res != FR_INVALID_DRIVE && res != FR_TIMEOUT) {
 80110c0:	687b      	ldr	r3, [r7, #4]
 80110c2:	2b00      	cmp	r3, #0
 80110c4:	d00d      	beq.n	80110e2 <unlock_fs+0x2e>
 80110c6:	78fb      	ldrb	r3, [r7, #3]
 80110c8:	2b0c      	cmp	r3, #12
 80110ca:	d00a      	beq.n	80110e2 <unlock_fs+0x2e>
 80110cc:	78fb      	ldrb	r3, [r7, #3]
 80110ce:	2b0b      	cmp	r3, #11
 80110d0:	d007      	beq.n	80110e2 <unlock_fs+0x2e>
 80110d2:	78fb      	ldrb	r3, [r7, #3]
 80110d4:	2b0f      	cmp	r3, #15
 80110d6:	d004      	beq.n	80110e2 <unlock_fs+0x2e>
		ff_rel_grant(fs->sobj);
 80110d8:	687b      	ldr	r3, [r7, #4]
 80110da:	68db      	ldr	r3, [r3, #12]
 80110dc:	4618      	mov	r0, r3
 80110de:	f003 f8df 	bl	80142a0 <ff_rel_grant>
	}
}
 80110e2:	bf00      	nop
 80110e4:	3708      	adds	r7, #8
 80110e6:	46bd      	mov	sp, r7
 80110e8:	bd80      	pop	{r7, pc}
	...

080110ec <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 80110ec:	b480      	push	{r7}
 80110ee:	b085      	sub	sp, #20
 80110f0:	af00      	add	r7, sp, #0
 80110f2:	6078      	str	r0, [r7, #4]
 80110f4:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 80110f6:	2300      	movs	r3, #0
 80110f8:	60bb      	str	r3, [r7, #8]
 80110fa:	68bb      	ldr	r3, [r7, #8]
 80110fc:	60fb      	str	r3, [r7, #12]
 80110fe:	e029      	b.n	8011154 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8011100:	4a27      	ldr	r2, [pc, #156]	; (80111a0 <chk_lock+0xb4>)
 8011102:	68fb      	ldr	r3, [r7, #12]
 8011104:	011b      	lsls	r3, r3, #4
 8011106:	4413      	add	r3, r2
 8011108:	681b      	ldr	r3, [r3, #0]
 801110a:	2b00      	cmp	r3, #0
 801110c:	d01d      	beq.n	801114a <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 801110e:	4a24      	ldr	r2, [pc, #144]	; (80111a0 <chk_lock+0xb4>)
 8011110:	68fb      	ldr	r3, [r7, #12]
 8011112:	011b      	lsls	r3, r3, #4
 8011114:	4413      	add	r3, r2
 8011116:	681a      	ldr	r2, [r3, #0]
 8011118:	687b      	ldr	r3, [r7, #4]
 801111a:	681b      	ldr	r3, [r3, #0]
 801111c:	429a      	cmp	r2, r3
 801111e:	d116      	bne.n	801114e <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 8011120:	4a1f      	ldr	r2, [pc, #124]	; (80111a0 <chk_lock+0xb4>)
 8011122:	68fb      	ldr	r3, [r7, #12]
 8011124:	011b      	lsls	r3, r3, #4
 8011126:	4413      	add	r3, r2
 8011128:	3304      	adds	r3, #4
 801112a:	681a      	ldr	r2, [r3, #0]
 801112c:	687b      	ldr	r3, [r7, #4]
 801112e:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8011130:	429a      	cmp	r2, r3
 8011132:	d10c      	bne.n	801114e <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8011134:	4a1a      	ldr	r2, [pc, #104]	; (80111a0 <chk_lock+0xb4>)
 8011136:	68fb      	ldr	r3, [r7, #12]
 8011138:	011b      	lsls	r3, r3, #4
 801113a:	4413      	add	r3, r2
 801113c:	3308      	adds	r3, #8
 801113e:	681a      	ldr	r2, [r3, #0]
 8011140:	687b      	ldr	r3, [r7, #4]
 8011142:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 8011144:	429a      	cmp	r2, r3
 8011146:	d102      	bne.n	801114e <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8011148:	e007      	b.n	801115a <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 801114a:	2301      	movs	r3, #1
 801114c:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 801114e:	68fb      	ldr	r3, [r7, #12]
 8011150:	3301      	adds	r3, #1
 8011152:	60fb      	str	r3, [r7, #12]
 8011154:	68fb      	ldr	r3, [r7, #12]
 8011156:	2b01      	cmp	r3, #1
 8011158:	d9d2      	bls.n	8011100 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 801115a:	68fb      	ldr	r3, [r7, #12]
 801115c:	2b02      	cmp	r3, #2
 801115e:	d109      	bne.n	8011174 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8011160:	68bb      	ldr	r3, [r7, #8]
 8011162:	2b00      	cmp	r3, #0
 8011164:	d102      	bne.n	801116c <chk_lock+0x80>
 8011166:	683b      	ldr	r3, [r7, #0]
 8011168:	2b02      	cmp	r3, #2
 801116a:	d101      	bne.n	8011170 <chk_lock+0x84>
 801116c:	2300      	movs	r3, #0
 801116e:	e010      	b.n	8011192 <chk_lock+0xa6>
 8011170:	2312      	movs	r3, #18
 8011172:	e00e      	b.n	8011192 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8011174:	683b      	ldr	r3, [r7, #0]
 8011176:	2b00      	cmp	r3, #0
 8011178:	d108      	bne.n	801118c <chk_lock+0xa0>
 801117a:	4a09      	ldr	r2, [pc, #36]	; (80111a0 <chk_lock+0xb4>)
 801117c:	68fb      	ldr	r3, [r7, #12]
 801117e:	011b      	lsls	r3, r3, #4
 8011180:	4413      	add	r3, r2
 8011182:	330c      	adds	r3, #12
 8011184:	881b      	ldrh	r3, [r3, #0]
 8011186:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801118a:	d101      	bne.n	8011190 <chk_lock+0xa4>
 801118c:	2310      	movs	r3, #16
 801118e:	e000      	b.n	8011192 <chk_lock+0xa6>
 8011190:	2300      	movs	r3, #0
}
 8011192:	4618      	mov	r0, r3
 8011194:	3714      	adds	r7, #20
 8011196:	46bd      	mov	sp, r7
 8011198:	f85d 7b04 	ldr.w	r7, [sp], #4
 801119c:	4770      	bx	lr
 801119e:	bf00      	nop
 80111a0:	20003920 	.word	0x20003920

080111a4 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 80111a4:	b480      	push	{r7}
 80111a6:	b083      	sub	sp, #12
 80111a8:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 80111aa:	2300      	movs	r3, #0
 80111ac:	607b      	str	r3, [r7, #4]
 80111ae:	e002      	b.n	80111b6 <enq_lock+0x12>
 80111b0:	687b      	ldr	r3, [r7, #4]
 80111b2:	3301      	adds	r3, #1
 80111b4:	607b      	str	r3, [r7, #4]
 80111b6:	687b      	ldr	r3, [r7, #4]
 80111b8:	2b01      	cmp	r3, #1
 80111ba:	d806      	bhi.n	80111ca <enq_lock+0x26>
 80111bc:	4a09      	ldr	r2, [pc, #36]	; (80111e4 <enq_lock+0x40>)
 80111be:	687b      	ldr	r3, [r7, #4]
 80111c0:	011b      	lsls	r3, r3, #4
 80111c2:	4413      	add	r3, r2
 80111c4:	681b      	ldr	r3, [r3, #0]
 80111c6:	2b00      	cmp	r3, #0
 80111c8:	d1f2      	bne.n	80111b0 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 80111ca:	687b      	ldr	r3, [r7, #4]
 80111cc:	2b02      	cmp	r3, #2
 80111ce:	bf14      	ite	ne
 80111d0:	2301      	movne	r3, #1
 80111d2:	2300      	moveq	r3, #0
 80111d4:	b2db      	uxtb	r3, r3
}
 80111d6:	4618      	mov	r0, r3
 80111d8:	370c      	adds	r7, #12
 80111da:	46bd      	mov	sp, r7
 80111dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80111e0:	4770      	bx	lr
 80111e2:	bf00      	nop
 80111e4:	20003920 	.word	0x20003920

080111e8 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 80111e8:	b480      	push	{r7}
 80111ea:	b085      	sub	sp, #20
 80111ec:	af00      	add	r7, sp, #0
 80111ee:	6078      	str	r0, [r7, #4]
 80111f0:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 80111f2:	2300      	movs	r3, #0
 80111f4:	60fb      	str	r3, [r7, #12]
 80111f6:	e01f      	b.n	8011238 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 80111f8:	4a41      	ldr	r2, [pc, #260]	; (8011300 <inc_lock+0x118>)
 80111fa:	68fb      	ldr	r3, [r7, #12]
 80111fc:	011b      	lsls	r3, r3, #4
 80111fe:	4413      	add	r3, r2
 8011200:	681a      	ldr	r2, [r3, #0]
 8011202:	687b      	ldr	r3, [r7, #4]
 8011204:	681b      	ldr	r3, [r3, #0]
 8011206:	429a      	cmp	r2, r3
 8011208:	d113      	bne.n	8011232 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 801120a:	4a3d      	ldr	r2, [pc, #244]	; (8011300 <inc_lock+0x118>)
 801120c:	68fb      	ldr	r3, [r7, #12]
 801120e:	011b      	lsls	r3, r3, #4
 8011210:	4413      	add	r3, r2
 8011212:	3304      	adds	r3, #4
 8011214:	681a      	ldr	r2, [r3, #0]
 8011216:	687b      	ldr	r3, [r7, #4]
 8011218:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 801121a:	429a      	cmp	r2, r3
 801121c:	d109      	bne.n	8011232 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 801121e:	4a38      	ldr	r2, [pc, #224]	; (8011300 <inc_lock+0x118>)
 8011220:	68fb      	ldr	r3, [r7, #12]
 8011222:	011b      	lsls	r3, r3, #4
 8011224:	4413      	add	r3, r2
 8011226:	3308      	adds	r3, #8
 8011228:	681a      	ldr	r2, [r3, #0]
 801122a:	687b      	ldr	r3, [r7, #4]
 801122c:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 801122e:	429a      	cmp	r2, r3
 8011230:	d006      	beq.n	8011240 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8011232:	68fb      	ldr	r3, [r7, #12]
 8011234:	3301      	adds	r3, #1
 8011236:	60fb      	str	r3, [r7, #12]
 8011238:	68fb      	ldr	r3, [r7, #12]
 801123a:	2b01      	cmp	r3, #1
 801123c:	d9dc      	bls.n	80111f8 <inc_lock+0x10>
 801123e:	e000      	b.n	8011242 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 8011240:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 8011242:	68fb      	ldr	r3, [r7, #12]
 8011244:	2b02      	cmp	r3, #2
 8011246:	d132      	bne.n	80112ae <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8011248:	2300      	movs	r3, #0
 801124a:	60fb      	str	r3, [r7, #12]
 801124c:	e002      	b.n	8011254 <inc_lock+0x6c>
 801124e:	68fb      	ldr	r3, [r7, #12]
 8011250:	3301      	adds	r3, #1
 8011252:	60fb      	str	r3, [r7, #12]
 8011254:	68fb      	ldr	r3, [r7, #12]
 8011256:	2b01      	cmp	r3, #1
 8011258:	d806      	bhi.n	8011268 <inc_lock+0x80>
 801125a:	4a29      	ldr	r2, [pc, #164]	; (8011300 <inc_lock+0x118>)
 801125c:	68fb      	ldr	r3, [r7, #12]
 801125e:	011b      	lsls	r3, r3, #4
 8011260:	4413      	add	r3, r2
 8011262:	681b      	ldr	r3, [r3, #0]
 8011264:	2b00      	cmp	r3, #0
 8011266:	d1f2      	bne.n	801124e <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8011268:	68fb      	ldr	r3, [r7, #12]
 801126a:	2b02      	cmp	r3, #2
 801126c:	d101      	bne.n	8011272 <inc_lock+0x8a>
 801126e:	2300      	movs	r3, #0
 8011270:	e040      	b.n	80112f4 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 8011272:	687b      	ldr	r3, [r7, #4]
 8011274:	681a      	ldr	r2, [r3, #0]
 8011276:	4922      	ldr	r1, [pc, #136]	; (8011300 <inc_lock+0x118>)
 8011278:	68fb      	ldr	r3, [r7, #12]
 801127a:	011b      	lsls	r3, r3, #4
 801127c:	440b      	add	r3, r1
 801127e:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8011280:	687b      	ldr	r3, [r7, #4]
 8011282:	689a      	ldr	r2, [r3, #8]
 8011284:	491e      	ldr	r1, [pc, #120]	; (8011300 <inc_lock+0x118>)
 8011286:	68fb      	ldr	r3, [r7, #12]
 8011288:	011b      	lsls	r3, r3, #4
 801128a:	440b      	add	r3, r1
 801128c:	3304      	adds	r3, #4
 801128e:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8011290:	687b      	ldr	r3, [r7, #4]
 8011292:	695a      	ldr	r2, [r3, #20]
 8011294:	491a      	ldr	r1, [pc, #104]	; (8011300 <inc_lock+0x118>)
 8011296:	68fb      	ldr	r3, [r7, #12]
 8011298:	011b      	lsls	r3, r3, #4
 801129a:	440b      	add	r3, r1
 801129c:	3308      	adds	r3, #8
 801129e:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 80112a0:	4a17      	ldr	r2, [pc, #92]	; (8011300 <inc_lock+0x118>)
 80112a2:	68fb      	ldr	r3, [r7, #12]
 80112a4:	011b      	lsls	r3, r3, #4
 80112a6:	4413      	add	r3, r2
 80112a8:	330c      	adds	r3, #12
 80112aa:	2200      	movs	r2, #0
 80112ac:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 80112ae:	683b      	ldr	r3, [r7, #0]
 80112b0:	2b00      	cmp	r3, #0
 80112b2:	d009      	beq.n	80112c8 <inc_lock+0xe0>
 80112b4:	4a12      	ldr	r2, [pc, #72]	; (8011300 <inc_lock+0x118>)
 80112b6:	68fb      	ldr	r3, [r7, #12]
 80112b8:	011b      	lsls	r3, r3, #4
 80112ba:	4413      	add	r3, r2
 80112bc:	330c      	adds	r3, #12
 80112be:	881b      	ldrh	r3, [r3, #0]
 80112c0:	2b00      	cmp	r3, #0
 80112c2:	d001      	beq.n	80112c8 <inc_lock+0xe0>
 80112c4:	2300      	movs	r3, #0
 80112c6:	e015      	b.n	80112f4 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 80112c8:	683b      	ldr	r3, [r7, #0]
 80112ca:	2b00      	cmp	r3, #0
 80112cc:	d108      	bne.n	80112e0 <inc_lock+0xf8>
 80112ce:	4a0c      	ldr	r2, [pc, #48]	; (8011300 <inc_lock+0x118>)
 80112d0:	68fb      	ldr	r3, [r7, #12]
 80112d2:	011b      	lsls	r3, r3, #4
 80112d4:	4413      	add	r3, r2
 80112d6:	330c      	adds	r3, #12
 80112d8:	881b      	ldrh	r3, [r3, #0]
 80112da:	3301      	adds	r3, #1
 80112dc:	b29a      	uxth	r2, r3
 80112de:	e001      	b.n	80112e4 <inc_lock+0xfc>
 80112e0:	f44f 7280 	mov.w	r2, #256	; 0x100
 80112e4:	4906      	ldr	r1, [pc, #24]	; (8011300 <inc_lock+0x118>)
 80112e6:	68fb      	ldr	r3, [r7, #12]
 80112e8:	011b      	lsls	r3, r3, #4
 80112ea:	440b      	add	r3, r1
 80112ec:	330c      	adds	r3, #12
 80112ee:	801a      	strh	r2, [r3, #0]

	return i + 1;
 80112f0:	68fb      	ldr	r3, [r7, #12]
 80112f2:	3301      	adds	r3, #1
}
 80112f4:	4618      	mov	r0, r3
 80112f6:	3714      	adds	r7, #20
 80112f8:	46bd      	mov	sp, r7
 80112fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80112fe:	4770      	bx	lr
 8011300:	20003920 	.word	0x20003920

08011304 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8011304:	b480      	push	{r7}
 8011306:	b085      	sub	sp, #20
 8011308:	af00      	add	r7, sp, #0
 801130a:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 801130c:	687b      	ldr	r3, [r7, #4]
 801130e:	3b01      	subs	r3, #1
 8011310:	607b      	str	r3, [r7, #4]
 8011312:	687b      	ldr	r3, [r7, #4]
 8011314:	2b01      	cmp	r3, #1
 8011316:	d825      	bhi.n	8011364 <dec_lock+0x60>
		n = Files[i].ctr;
 8011318:	4a17      	ldr	r2, [pc, #92]	; (8011378 <dec_lock+0x74>)
 801131a:	687b      	ldr	r3, [r7, #4]
 801131c:	011b      	lsls	r3, r3, #4
 801131e:	4413      	add	r3, r2
 8011320:	330c      	adds	r3, #12
 8011322:	881b      	ldrh	r3, [r3, #0]
 8011324:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 8011326:	89fb      	ldrh	r3, [r7, #14]
 8011328:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801132c:	d101      	bne.n	8011332 <dec_lock+0x2e>
 801132e:	2300      	movs	r3, #0
 8011330:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 8011332:	89fb      	ldrh	r3, [r7, #14]
 8011334:	2b00      	cmp	r3, #0
 8011336:	d002      	beq.n	801133e <dec_lock+0x3a>
 8011338:	89fb      	ldrh	r3, [r7, #14]
 801133a:	3b01      	subs	r3, #1
 801133c:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 801133e:	4a0e      	ldr	r2, [pc, #56]	; (8011378 <dec_lock+0x74>)
 8011340:	687b      	ldr	r3, [r7, #4]
 8011342:	011b      	lsls	r3, r3, #4
 8011344:	4413      	add	r3, r2
 8011346:	330c      	adds	r3, #12
 8011348:	89fa      	ldrh	r2, [r7, #14]
 801134a:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 801134c:	89fb      	ldrh	r3, [r7, #14]
 801134e:	2b00      	cmp	r3, #0
 8011350:	d105      	bne.n	801135e <dec_lock+0x5a>
 8011352:	4a09      	ldr	r2, [pc, #36]	; (8011378 <dec_lock+0x74>)
 8011354:	687b      	ldr	r3, [r7, #4]
 8011356:	011b      	lsls	r3, r3, #4
 8011358:	4413      	add	r3, r2
 801135a:	2200      	movs	r2, #0
 801135c:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 801135e:	2300      	movs	r3, #0
 8011360:	737b      	strb	r3, [r7, #13]
 8011362:	e001      	b.n	8011368 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8011364:	2302      	movs	r3, #2
 8011366:	737b      	strb	r3, [r7, #13]
	}
	return res;
 8011368:	7b7b      	ldrb	r3, [r7, #13]
}
 801136a:	4618      	mov	r0, r3
 801136c:	3714      	adds	r7, #20
 801136e:	46bd      	mov	sp, r7
 8011370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011374:	4770      	bx	lr
 8011376:	bf00      	nop
 8011378:	20003920 	.word	0x20003920

0801137c <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 801137c:	b480      	push	{r7}
 801137e:	b085      	sub	sp, #20
 8011380:	af00      	add	r7, sp, #0
 8011382:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8011384:	2300      	movs	r3, #0
 8011386:	60fb      	str	r3, [r7, #12]
 8011388:	e010      	b.n	80113ac <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 801138a:	4a0d      	ldr	r2, [pc, #52]	; (80113c0 <clear_lock+0x44>)
 801138c:	68fb      	ldr	r3, [r7, #12]
 801138e:	011b      	lsls	r3, r3, #4
 8011390:	4413      	add	r3, r2
 8011392:	681b      	ldr	r3, [r3, #0]
 8011394:	687a      	ldr	r2, [r7, #4]
 8011396:	429a      	cmp	r2, r3
 8011398:	d105      	bne.n	80113a6 <clear_lock+0x2a>
 801139a:	4a09      	ldr	r2, [pc, #36]	; (80113c0 <clear_lock+0x44>)
 801139c:	68fb      	ldr	r3, [r7, #12]
 801139e:	011b      	lsls	r3, r3, #4
 80113a0:	4413      	add	r3, r2
 80113a2:	2200      	movs	r2, #0
 80113a4:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 80113a6:	68fb      	ldr	r3, [r7, #12]
 80113a8:	3301      	adds	r3, #1
 80113aa:	60fb      	str	r3, [r7, #12]
 80113ac:	68fb      	ldr	r3, [r7, #12]
 80113ae:	2b01      	cmp	r3, #1
 80113b0:	d9eb      	bls.n	801138a <clear_lock+0xe>
	}
}
 80113b2:	bf00      	nop
 80113b4:	bf00      	nop
 80113b6:	3714      	adds	r7, #20
 80113b8:	46bd      	mov	sp, r7
 80113ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80113be:	4770      	bx	lr
 80113c0:	20003920 	.word	0x20003920

080113c4 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 80113c4:	b580      	push	{r7, lr}
 80113c6:	b086      	sub	sp, #24
 80113c8:	af00      	add	r7, sp, #0
 80113ca:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 80113cc:	2300      	movs	r3, #0
 80113ce:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 80113d0:	687b      	ldr	r3, [r7, #4]
 80113d2:	78db      	ldrb	r3, [r3, #3]
 80113d4:	2b00      	cmp	r3, #0
 80113d6:	d034      	beq.n	8011442 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 80113d8:	687b      	ldr	r3, [r7, #4]
 80113da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80113dc:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 80113de:	687b      	ldr	r3, [r7, #4]
 80113e0:	7858      	ldrb	r0, [r3, #1]
 80113e2:	687b      	ldr	r3, [r7, #4]
 80113e4:	f103 0134 	add.w	r1, r3, #52	; 0x34
 80113e8:	2301      	movs	r3, #1
 80113ea:	697a      	ldr	r2, [r7, #20]
 80113ec:	f7ff fd0e 	bl	8010e0c <disk_write>
 80113f0:	4603      	mov	r3, r0
 80113f2:	2b00      	cmp	r3, #0
 80113f4:	d002      	beq.n	80113fc <sync_window+0x38>
			res = FR_DISK_ERR;
 80113f6:	2301      	movs	r3, #1
 80113f8:	73fb      	strb	r3, [r7, #15]
 80113fa:	e022      	b.n	8011442 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 80113fc:	687b      	ldr	r3, [r7, #4]
 80113fe:	2200      	movs	r2, #0
 8011400:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8011402:	687b      	ldr	r3, [r7, #4]
 8011404:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011406:	697a      	ldr	r2, [r7, #20]
 8011408:	1ad2      	subs	r2, r2, r3
 801140a:	687b      	ldr	r3, [r7, #4]
 801140c:	69db      	ldr	r3, [r3, #28]
 801140e:	429a      	cmp	r2, r3
 8011410:	d217      	bcs.n	8011442 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8011412:	687b      	ldr	r3, [r7, #4]
 8011414:	789b      	ldrb	r3, [r3, #2]
 8011416:	613b      	str	r3, [r7, #16]
 8011418:	e010      	b.n	801143c <sync_window+0x78>
					wsect += fs->fsize;
 801141a:	687b      	ldr	r3, [r7, #4]
 801141c:	69db      	ldr	r3, [r3, #28]
 801141e:	697a      	ldr	r2, [r7, #20]
 8011420:	4413      	add	r3, r2
 8011422:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8011424:	687b      	ldr	r3, [r7, #4]
 8011426:	7858      	ldrb	r0, [r3, #1]
 8011428:	687b      	ldr	r3, [r7, #4]
 801142a:	f103 0134 	add.w	r1, r3, #52	; 0x34
 801142e:	2301      	movs	r3, #1
 8011430:	697a      	ldr	r2, [r7, #20]
 8011432:	f7ff fceb 	bl	8010e0c <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8011436:	693b      	ldr	r3, [r7, #16]
 8011438:	3b01      	subs	r3, #1
 801143a:	613b      	str	r3, [r7, #16]
 801143c:	693b      	ldr	r3, [r7, #16]
 801143e:	2b01      	cmp	r3, #1
 8011440:	d8eb      	bhi.n	801141a <sync_window+0x56>
				}
			}
		}
	}
	return res;
 8011442:	7bfb      	ldrb	r3, [r7, #15]
}
 8011444:	4618      	mov	r0, r3
 8011446:	3718      	adds	r7, #24
 8011448:	46bd      	mov	sp, r7
 801144a:	bd80      	pop	{r7, pc}

0801144c <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 801144c:	b580      	push	{r7, lr}
 801144e:	b084      	sub	sp, #16
 8011450:	af00      	add	r7, sp, #0
 8011452:	6078      	str	r0, [r7, #4]
 8011454:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8011456:	2300      	movs	r3, #0
 8011458:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 801145a:	687b      	ldr	r3, [r7, #4]
 801145c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801145e:	683a      	ldr	r2, [r7, #0]
 8011460:	429a      	cmp	r2, r3
 8011462:	d01b      	beq.n	801149c <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8011464:	6878      	ldr	r0, [r7, #4]
 8011466:	f7ff ffad 	bl	80113c4 <sync_window>
 801146a:	4603      	mov	r3, r0
 801146c:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 801146e:	7bfb      	ldrb	r3, [r7, #15]
 8011470:	2b00      	cmp	r3, #0
 8011472:	d113      	bne.n	801149c <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8011474:	687b      	ldr	r3, [r7, #4]
 8011476:	7858      	ldrb	r0, [r3, #1]
 8011478:	687b      	ldr	r3, [r7, #4]
 801147a:	f103 0134 	add.w	r1, r3, #52	; 0x34
 801147e:	2301      	movs	r3, #1
 8011480:	683a      	ldr	r2, [r7, #0]
 8011482:	f7ff fca3 	bl	8010dcc <disk_read>
 8011486:	4603      	mov	r3, r0
 8011488:	2b00      	cmp	r3, #0
 801148a:	d004      	beq.n	8011496 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 801148c:	f04f 33ff 	mov.w	r3, #4294967295
 8011490:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8011492:	2301      	movs	r3, #1
 8011494:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8011496:	687b      	ldr	r3, [r7, #4]
 8011498:	683a      	ldr	r2, [r7, #0]
 801149a:	631a      	str	r2, [r3, #48]	; 0x30
		}
	}
	return res;
 801149c:	7bfb      	ldrb	r3, [r7, #15]
}
 801149e:	4618      	mov	r0, r3
 80114a0:	3710      	adds	r7, #16
 80114a2:	46bd      	mov	sp, r7
 80114a4:	bd80      	pop	{r7, pc}
	...

080114a8 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 80114a8:	b580      	push	{r7, lr}
 80114aa:	b084      	sub	sp, #16
 80114ac:	af00      	add	r7, sp, #0
 80114ae:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 80114b0:	6878      	ldr	r0, [r7, #4]
 80114b2:	f7ff ff87 	bl	80113c4 <sync_window>
 80114b6:	4603      	mov	r3, r0
 80114b8:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 80114ba:	7bfb      	ldrb	r3, [r7, #15]
 80114bc:	2b00      	cmp	r3, #0
 80114be:	d158      	bne.n	8011572 <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 80114c0:	687b      	ldr	r3, [r7, #4]
 80114c2:	781b      	ldrb	r3, [r3, #0]
 80114c4:	2b03      	cmp	r3, #3
 80114c6:	d148      	bne.n	801155a <sync_fs+0xb2>
 80114c8:	687b      	ldr	r3, [r7, #4]
 80114ca:	791b      	ldrb	r3, [r3, #4]
 80114cc:	2b01      	cmp	r3, #1
 80114ce:	d144      	bne.n	801155a <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 80114d0:	687b      	ldr	r3, [r7, #4]
 80114d2:	3334      	adds	r3, #52	; 0x34
 80114d4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80114d8:	2100      	movs	r1, #0
 80114da:	4618      	mov	r0, r3
 80114dc:	f7ff fd77 	bl	8010fce <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 80114e0:	687b      	ldr	r3, [r7, #4]
 80114e2:	3334      	adds	r3, #52	; 0x34
 80114e4:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 80114e8:	f64a 2155 	movw	r1, #43605	; 0xaa55
 80114ec:	4618      	mov	r0, r3
 80114ee:	f7ff fd06 	bl	8010efe <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 80114f2:	687b      	ldr	r3, [r7, #4]
 80114f4:	3334      	adds	r3, #52	; 0x34
 80114f6:	4921      	ldr	r1, [pc, #132]	; (801157c <sync_fs+0xd4>)
 80114f8:	4618      	mov	r0, r3
 80114fa:	f7ff fd1b 	bl	8010f34 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 80114fe:	687b      	ldr	r3, [r7, #4]
 8011500:	3334      	adds	r3, #52	; 0x34
 8011502:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8011506:	491e      	ldr	r1, [pc, #120]	; (8011580 <sync_fs+0xd8>)
 8011508:	4618      	mov	r0, r3
 801150a:	f7ff fd13 	bl	8010f34 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 801150e:	687b      	ldr	r3, [r7, #4]
 8011510:	3334      	adds	r3, #52	; 0x34
 8011512:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 8011516:	687b      	ldr	r3, [r7, #4]
 8011518:	695b      	ldr	r3, [r3, #20]
 801151a:	4619      	mov	r1, r3
 801151c:	4610      	mov	r0, r2
 801151e:	f7ff fd09 	bl	8010f34 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 8011522:	687b      	ldr	r3, [r7, #4]
 8011524:	3334      	adds	r3, #52	; 0x34
 8011526:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 801152a:	687b      	ldr	r3, [r7, #4]
 801152c:	691b      	ldr	r3, [r3, #16]
 801152e:	4619      	mov	r1, r3
 8011530:	4610      	mov	r0, r2
 8011532:	f7ff fcff 	bl	8010f34 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 8011536:	687b      	ldr	r3, [r7, #4]
 8011538:	6a1b      	ldr	r3, [r3, #32]
 801153a:	1c5a      	adds	r2, r3, #1
 801153c:	687b      	ldr	r3, [r7, #4]
 801153e:	631a      	str	r2, [r3, #48]	; 0x30
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8011540:	687b      	ldr	r3, [r7, #4]
 8011542:	7858      	ldrb	r0, [r3, #1]
 8011544:	687b      	ldr	r3, [r7, #4]
 8011546:	f103 0134 	add.w	r1, r3, #52	; 0x34
 801154a:	687b      	ldr	r3, [r7, #4]
 801154c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 801154e:	2301      	movs	r3, #1
 8011550:	f7ff fc5c 	bl	8010e0c <disk_write>
			fs->fsi_flag = 0;
 8011554:	687b      	ldr	r3, [r7, #4]
 8011556:	2200      	movs	r2, #0
 8011558:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 801155a:	687b      	ldr	r3, [r7, #4]
 801155c:	785b      	ldrb	r3, [r3, #1]
 801155e:	2200      	movs	r2, #0
 8011560:	2100      	movs	r1, #0
 8011562:	4618      	mov	r0, r3
 8011564:	f7ff fc72 	bl	8010e4c <disk_ioctl>
 8011568:	4603      	mov	r3, r0
 801156a:	2b00      	cmp	r3, #0
 801156c:	d001      	beq.n	8011572 <sync_fs+0xca>
 801156e:	2301      	movs	r3, #1
 8011570:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8011572:	7bfb      	ldrb	r3, [r7, #15]
}
 8011574:	4618      	mov	r0, r3
 8011576:	3710      	adds	r7, #16
 8011578:	46bd      	mov	sp, r7
 801157a:	bd80      	pop	{r7, pc}
 801157c:	41615252 	.word	0x41615252
 8011580:	61417272 	.word	0x61417272

08011584 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8011584:	b480      	push	{r7}
 8011586:	b083      	sub	sp, #12
 8011588:	af00      	add	r7, sp, #0
 801158a:	6078      	str	r0, [r7, #4]
 801158c:	6039      	str	r1, [r7, #0]
	clst -= 2;
 801158e:	683b      	ldr	r3, [r7, #0]
 8011590:	3b02      	subs	r3, #2
 8011592:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8011594:	687b      	ldr	r3, [r7, #4]
 8011596:	699b      	ldr	r3, [r3, #24]
 8011598:	3b02      	subs	r3, #2
 801159a:	683a      	ldr	r2, [r7, #0]
 801159c:	429a      	cmp	r2, r3
 801159e:	d301      	bcc.n	80115a4 <clust2sect+0x20>
 80115a0:	2300      	movs	r3, #0
 80115a2:	e008      	b.n	80115b6 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 80115a4:	687b      	ldr	r3, [r7, #4]
 80115a6:	895b      	ldrh	r3, [r3, #10]
 80115a8:	461a      	mov	r2, r3
 80115aa:	683b      	ldr	r3, [r7, #0]
 80115ac:	fb03 f202 	mul.w	r2, r3, r2
 80115b0:	687b      	ldr	r3, [r7, #4]
 80115b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80115b4:	4413      	add	r3, r2
}
 80115b6:	4618      	mov	r0, r3
 80115b8:	370c      	adds	r7, #12
 80115ba:	46bd      	mov	sp, r7
 80115bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80115c0:	4770      	bx	lr

080115c2 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 80115c2:	b580      	push	{r7, lr}
 80115c4:	b086      	sub	sp, #24
 80115c6:	af00      	add	r7, sp, #0
 80115c8:	6078      	str	r0, [r7, #4]
 80115ca:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 80115cc:	687b      	ldr	r3, [r7, #4]
 80115ce:	681b      	ldr	r3, [r3, #0]
 80115d0:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 80115d2:	683b      	ldr	r3, [r7, #0]
 80115d4:	2b01      	cmp	r3, #1
 80115d6:	d904      	bls.n	80115e2 <get_fat+0x20>
 80115d8:	693b      	ldr	r3, [r7, #16]
 80115da:	699b      	ldr	r3, [r3, #24]
 80115dc:	683a      	ldr	r2, [r7, #0]
 80115de:	429a      	cmp	r2, r3
 80115e0:	d302      	bcc.n	80115e8 <get_fat+0x26>
		val = 1;	/* Internal error */
 80115e2:	2301      	movs	r3, #1
 80115e4:	617b      	str	r3, [r7, #20]
 80115e6:	e08f      	b.n	8011708 <get_fat+0x146>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 80115e8:	f04f 33ff 	mov.w	r3, #4294967295
 80115ec:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 80115ee:	693b      	ldr	r3, [r7, #16]
 80115f0:	781b      	ldrb	r3, [r3, #0]
 80115f2:	2b03      	cmp	r3, #3
 80115f4:	d062      	beq.n	80116bc <get_fat+0xfa>
 80115f6:	2b03      	cmp	r3, #3
 80115f8:	dc7c      	bgt.n	80116f4 <get_fat+0x132>
 80115fa:	2b01      	cmp	r3, #1
 80115fc:	d002      	beq.n	8011604 <get_fat+0x42>
 80115fe:	2b02      	cmp	r3, #2
 8011600:	d042      	beq.n	8011688 <get_fat+0xc6>
 8011602:	e077      	b.n	80116f4 <get_fat+0x132>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8011604:	683b      	ldr	r3, [r7, #0]
 8011606:	60fb      	str	r3, [r7, #12]
 8011608:	68fb      	ldr	r3, [r7, #12]
 801160a:	085b      	lsrs	r3, r3, #1
 801160c:	68fa      	ldr	r2, [r7, #12]
 801160e:	4413      	add	r3, r2
 8011610:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8011612:	693b      	ldr	r3, [r7, #16]
 8011614:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8011616:	68fb      	ldr	r3, [r7, #12]
 8011618:	0a5b      	lsrs	r3, r3, #9
 801161a:	4413      	add	r3, r2
 801161c:	4619      	mov	r1, r3
 801161e:	6938      	ldr	r0, [r7, #16]
 8011620:	f7ff ff14 	bl	801144c <move_window>
 8011624:	4603      	mov	r3, r0
 8011626:	2b00      	cmp	r3, #0
 8011628:	d167      	bne.n	80116fa <get_fat+0x138>
			wc = fs->win[bc++ % SS(fs)];
 801162a:	68fb      	ldr	r3, [r7, #12]
 801162c:	1c5a      	adds	r2, r3, #1
 801162e:	60fa      	str	r2, [r7, #12]
 8011630:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011634:	693a      	ldr	r2, [r7, #16]
 8011636:	4413      	add	r3, r2
 8011638:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 801163c:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 801163e:	693b      	ldr	r3, [r7, #16]
 8011640:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8011642:	68fb      	ldr	r3, [r7, #12]
 8011644:	0a5b      	lsrs	r3, r3, #9
 8011646:	4413      	add	r3, r2
 8011648:	4619      	mov	r1, r3
 801164a:	6938      	ldr	r0, [r7, #16]
 801164c:	f7ff fefe 	bl	801144c <move_window>
 8011650:	4603      	mov	r3, r0
 8011652:	2b00      	cmp	r3, #0
 8011654:	d153      	bne.n	80116fe <get_fat+0x13c>
			wc |= fs->win[bc % SS(fs)] << 8;
 8011656:	68fb      	ldr	r3, [r7, #12]
 8011658:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801165c:	693a      	ldr	r2, [r7, #16]
 801165e:	4413      	add	r3, r2
 8011660:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8011664:	021b      	lsls	r3, r3, #8
 8011666:	461a      	mov	r2, r3
 8011668:	68bb      	ldr	r3, [r7, #8]
 801166a:	4313      	orrs	r3, r2
 801166c:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 801166e:	683b      	ldr	r3, [r7, #0]
 8011670:	f003 0301 	and.w	r3, r3, #1
 8011674:	2b00      	cmp	r3, #0
 8011676:	d002      	beq.n	801167e <get_fat+0xbc>
 8011678:	68bb      	ldr	r3, [r7, #8]
 801167a:	091b      	lsrs	r3, r3, #4
 801167c:	e002      	b.n	8011684 <get_fat+0xc2>
 801167e:	68bb      	ldr	r3, [r7, #8]
 8011680:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8011684:	617b      	str	r3, [r7, #20]
			break;
 8011686:	e03f      	b.n	8011708 <get_fat+0x146>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8011688:	693b      	ldr	r3, [r7, #16]
 801168a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 801168c:	683b      	ldr	r3, [r7, #0]
 801168e:	0a1b      	lsrs	r3, r3, #8
 8011690:	4413      	add	r3, r2
 8011692:	4619      	mov	r1, r3
 8011694:	6938      	ldr	r0, [r7, #16]
 8011696:	f7ff fed9 	bl	801144c <move_window>
 801169a:	4603      	mov	r3, r0
 801169c:	2b00      	cmp	r3, #0
 801169e:	d130      	bne.n	8011702 <get_fat+0x140>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 80116a0:	693b      	ldr	r3, [r7, #16]
 80116a2:	f103 0234 	add.w	r2, r3, #52	; 0x34
 80116a6:	683b      	ldr	r3, [r7, #0]
 80116a8:	005b      	lsls	r3, r3, #1
 80116aa:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 80116ae:	4413      	add	r3, r2
 80116b0:	4618      	mov	r0, r3
 80116b2:	f7ff fbe9 	bl	8010e88 <ld_word>
 80116b6:	4603      	mov	r3, r0
 80116b8:	617b      	str	r3, [r7, #20]
			break;
 80116ba:	e025      	b.n	8011708 <get_fat+0x146>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 80116bc:	693b      	ldr	r3, [r7, #16]
 80116be:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80116c0:	683b      	ldr	r3, [r7, #0]
 80116c2:	09db      	lsrs	r3, r3, #7
 80116c4:	4413      	add	r3, r2
 80116c6:	4619      	mov	r1, r3
 80116c8:	6938      	ldr	r0, [r7, #16]
 80116ca:	f7ff febf 	bl	801144c <move_window>
 80116ce:	4603      	mov	r3, r0
 80116d0:	2b00      	cmp	r3, #0
 80116d2:	d118      	bne.n	8011706 <get_fat+0x144>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 80116d4:	693b      	ldr	r3, [r7, #16]
 80116d6:	f103 0234 	add.w	r2, r3, #52	; 0x34
 80116da:	683b      	ldr	r3, [r7, #0]
 80116dc:	009b      	lsls	r3, r3, #2
 80116de:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 80116e2:	4413      	add	r3, r2
 80116e4:	4618      	mov	r0, r3
 80116e6:	f7ff fbe7 	bl	8010eb8 <ld_dword>
 80116ea:	4603      	mov	r3, r0
 80116ec:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80116f0:	617b      	str	r3, [r7, #20]
			break;
 80116f2:	e009      	b.n	8011708 <get_fat+0x146>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 80116f4:	2301      	movs	r3, #1
 80116f6:	617b      	str	r3, [r7, #20]
 80116f8:	e006      	b.n	8011708 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80116fa:	bf00      	nop
 80116fc:	e004      	b.n	8011708 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80116fe:	bf00      	nop
 8011700:	e002      	b.n	8011708 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8011702:	bf00      	nop
 8011704:	e000      	b.n	8011708 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8011706:	bf00      	nop
		}
	}

	return val;
 8011708:	697b      	ldr	r3, [r7, #20]
}
 801170a:	4618      	mov	r0, r3
 801170c:	3718      	adds	r7, #24
 801170e:	46bd      	mov	sp, r7
 8011710:	bd80      	pop	{r7, pc}

08011712 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 8011712:	b590      	push	{r4, r7, lr}
 8011714:	b089      	sub	sp, #36	; 0x24
 8011716:	af00      	add	r7, sp, #0
 8011718:	60f8      	str	r0, [r7, #12]
 801171a:	60b9      	str	r1, [r7, #8]
 801171c:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 801171e:	2302      	movs	r3, #2
 8011720:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8011722:	68bb      	ldr	r3, [r7, #8]
 8011724:	2b01      	cmp	r3, #1
 8011726:	f240 80d9 	bls.w	80118dc <put_fat+0x1ca>
 801172a:	68fb      	ldr	r3, [r7, #12]
 801172c:	699b      	ldr	r3, [r3, #24]
 801172e:	68ba      	ldr	r2, [r7, #8]
 8011730:	429a      	cmp	r2, r3
 8011732:	f080 80d3 	bcs.w	80118dc <put_fat+0x1ca>
		switch (fs->fs_type) {
 8011736:	68fb      	ldr	r3, [r7, #12]
 8011738:	781b      	ldrb	r3, [r3, #0]
 801173a:	2b03      	cmp	r3, #3
 801173c:	f000 8096 	beq.w	801186c <put_fat+0x15a>
 8011740:	2b03      	cmp	r3, #3
 8011742:	f300 80cb 	bgt.w	80118dc <put_fat+0x1ca>
 8011746:	2b01      	cmp	r3, #1
 8011748:	d002      	beq.n	8011750 <put_fat+0x3e>
 801174a:	2b02      	cmp	r3, #2
 801174c:	d06e      	beq.n	801182c <put_fat+0x11a>
 801174e:	e0c5      	b.n	80118dc <put_fat+0x1ca>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 8011750:	68bb      	ldr	r3, [r7, #8]
 8011752:	61bb      	str	r3, [r7, #24]
 8011754:	69bb      	ldr	r3, [r7, #24]
 8011756:	085b      	lsrs	r3, r3, #1
 8011758:	69ba      	ldr	r2, [r7, #24]
 801175a:	4413      	add	r3, r2
 801175c:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 801175e:	68fb      	ldr	r3, [r7, #12]
 8011760:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8011762:	69bb      	ldr	r3, [r7, #24]
 8011764:	0a5b      	lsrs	r3, r3, #9
 8011766:	4413      	add	r3, r2
 8011768:	4619      	mov	r1, r3
 801176a:	68f8      	ldr	r0, [r7, #12]
 801176c:	f7ff fe6e 	bl	801144c <move_window>
 8011770:	4603      	mov	r3, r0
 8011772:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8011774:	7ffb      	ldrb	r3, [r7, #31]
 8011776:	2b00      	cmp	r3, #0
 8011778:	f040 80a9 	bne.w	80118ce <put_fat+0x1bc>
			p = fs->win + bc++ % SS(fs);
 801177c:	68fb      	ldr	r3, [r7, #12]
 801177e:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8011782:	69bb      	ldr	r3, [r7, #24]
 8011784:	1c59      	adds	r1, r3, #1
 8011786:	61b9      	str	r1, [r7, #24]
 8011788:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801178c:	4413      	add	r3, r2
 801178e:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8011790:	68bb      	ldr	r3, [r7, #8]
 8011792:	f003 0301 	and.w	r3, r3, #1
 8011796:	2b00      	cmp	r3, #0
 8011798:	d00d      	beq.n	80117b6 <put_fat+0xa4>
 801179a:	697b      	ldr	r3, [r7, #20]
 801179c:	781b      	ldrb	r3, [r3, #0]
 801179e:	b25b      	sxtb	r3, r3
 80117a0:	f003 030f 	and.w	r3, r3, #15
 80117a4:	b25a      	sxtb	r2, r3
 80117a6:	687b      	ldr	r3, [r7, #4]
 80117a8:	b2db      	uxtb	r3, r3
 80117aa:	011b      	lsls	r3, r3, #4
 80117ac:	b25b      	sxtb	r3, r3
 80117ae:	4313      	orrs	r3, r2
 80117b0:	b25b      	sxtb	r3, r3
 80117b2:	b2db      	uxtb	r3, r3
 80117b4:	e001      	b.n	80117ba <put_fat+0xa8>
 80117b6:	687b      	ldr	r3, [r7, #4]
 80117b8:	b2db      	uxtb	r3, r3
 80117ba:	697a      	ldr	r2, [r7, #20]
 80117bc:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 80117be:	68fb      	ldr	r3, [r7, #12]
 80117c0:	2201      	movs	r2, #1
 80117c2:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 80117c4:	68fb      	ldr	r3, [r7, #12]
 80117c6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80117c8:	69bb      	ldr	r3, [r7, #24]
 80117ca:	0a5b      	lsrs	r3, r3, #9
 80117cc:	4413      	add	r3, r2
 80117ce:	4619      	mov	r1, r3
 80117d0:	68f8      	ldr	r0, [r7, #12]
 80117d2:	f7ff fe3b 	bl	801144c <move_window>
 80117d6:	4603      	mov	r3, r0
 80117d8:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80117da:	7ffb      	ldrb	r3, [r7, #31]
 80117dc:	2b00      	cmp	r3, #0
 80117de:	d178      	bne.n	80118d2 <put_fat+0x1c0>
			p = fs->win + bc % SS(fs);
 80117e0:	68fb      	ldr	r3, [r7, #12]
 80117e2:	f103 0234 	add.w	r2, r3, #52	; 0x34
 80117e6:	69bb      	ldr	r3, [r7, #24]
 80117e8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80117ec:	4413      	add	r3, r2
 80117ee:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 80117f0:	68bb      	ldr	r3, [r7, #8]
 80117f2:	f003 0301 	and.w	r3, r3, #1
 80117f6:	2b00      	cmp	r3, #0
 80117f8:	d003      	beq.n	8011802 <put_fat+0xf0>
 80117fa:	687b      	ldr	r3, [r7, #4]
 80117fc:	091b      	lsrs	r3, r3, #4
 80117fe:	b2db      	uxtb	r3, r3
 8011800:	e00e      	b.n	8011820 <put_fat+0x10e>
 8011802:	697b      	ldr	r3, [r7, #20]
 8011804:	781b      	ldrb	r3, [r3, #0]
 8011806:	b25b      	sxtb	r3, r3
 8011808:	f023 030f 	bic.w	r3, r3, #15
 801180c:	b25a      	sxtb	r2, r3
 801180e:	687b      	ldr	r3, [r7, #4]
 8011810:	0a1b      	lsrs	r3, r3, #8
 8011812:	b25b      	sxtb	r3, r3
 8011814:	f003 030f 	and.w	r3, r3, #15
 8011818:	b25b      	sxtb	r3, r3
 801181a:	4313      	orrs	r3, r2
 801181c:	b25b      	sxtb	r3, r3
 801181e:	b2db      	uxtb	r3, r3
 8011820:	697a      	ldr	r2, [r7, #20]
 8011822:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8011824:	68fb      	ldr	r3, [r7, #12]
 8011826:	2201      	movs	r2, #1
 8011828:	70da      	strb	r2, [r3, #3]
			break;
 801182a:	e057      	b.n	80118dc <put_fat+0x1ca>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 801182c:	68fb      	ldr	r3, [r7, #12]
 801182e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8011830:	68bb      	ldr	r3, [r7, #8]
 8011832:	0a1b      	lsrs	r3, r3, #8
 8011834:	4413      	add	r3, r2
 8011836:	4619      	mov	r1, r3
 8011838:	68f8      	ldr	r0, [r7, #12]
 801183a:	f7ff fe07 	bl	801144c <move_window>
 801183e:	4603      	mov	r3, r0
 8011840:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8011842:	7ffb      	ldrb	r3, [r7, #31]
 8011844:	2b00      	cmp	r3, #0
 8011846:	d146      	bne.n	80118d6 <put_fat+0x1c4>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8011848:	68fb      	ldr	r3, [r7, #12]
 801184a:	f103 0234 	add.w	r2, r3, #52	; 0x34
 801184e:	68bb      	ldr	r3, [r7, #8]
 8011850:	005b      	lsls	r3, r3, #1
 8011852:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 8011856:	4413      	add	r3, r2
 8011858:	687a      	ldr	r2, [r7, #4]
 801185a:	b292      	uxth	r2, r2
 801185c:	4611      	mov	r1, r2
 801185e:	4618      	mov	r0, r3
 8011860:	f7ff fb4d 	bl	8010efe <st_word>
			fs->wflag = 1;
 8011864:	68fb      	ldr	r3, [r7, #12]
 8011866:	2201      	movs	r2, #1
 8011868:	70da      	strb	r2, [r3, #3]
			break;
 801186a:	e037      	b.n	80118dc <put_fat+0x1ca>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 801186c:	68fb      	ldr	r3, [r7, #12]
 801186e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8011870:	68bb      	ldr	r3, [r7, #8]
 8011872:	09db      	lsrs	r3, r3, #7
 8011874:	4413      	add	r3, r2
 8011876:	4619      	mov	r1, r3
 8011878:	68f8      	ldr	r0, [r7, #12]
 801187a:	f7ff fde7 	bl	801144c <move_window>
 801187e:	4603      	mov	r3, r0
 8011880:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8011882:	7ffb      	ldrb	r3, [r7, #31]
 8011884:	2b00      	cmp	r3, #0
 8011886:	d128      	bne.n	80118da <put_fat+0x1c8>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8011888:	687b      	ldr	r3, [r7, #4]
 801188a:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 801188e:	68fb      	ldr	r3, [r7, #12]
 8011890:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8011894:	68bb      	ldr	r3, [r7, #8]
 8011896:	009b      	lsls	r3, r3, #2
 8011898:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 801189c:	4413      	add	r3, r2
 801189e:	4618      	mov	r0, r3
 80118a0:	f7ff fb0a 	bl	8010eb8 <ld_dword>
 80118a4:	4603      	mov	r3, r0
 80118a6:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 80118aa:	4323      	orrs	r3, r4
 80118ac:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 80118ae:	68fb      	ldr	r3, [r7, #12]
 80118b0:	f103 0234 	add.w	r2, r3, #52	; 0x34
 80118b4:	68bb      	ldr	r3, [r7, #8]
 80118b6:	009b      	lsls	r3, r3, #2
 80118b8:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 80118bc:	4413      	add	r3, r2
 80118be:	6879      	ldr	r1, [r7, #4]
 80118c0:	4618      	mov	r0, r3
 80118c2:	f7ff fb37 	bl	8010f34 <st_dword>
			fs->wflag = 1;
 80118c6:	68fb      	ldr	r3, [r7, #12]
 80118c8:	2201      	movs	r2, #1
 80118ca:	70da      	strb	r2, [r3, #3]
			break;
 80118cc:	e006      	b.n	80118dc <put_fat+0x1ca>
			if (res != FR_OK) break;
 80118ce:	bf00      	nop
 80118d0:	e004      	b.n	80118dc <put_fat+0x1ca>
			if (res != FR_OK) break;
 80118d2:	bf00      	nop
 80118d4:	e002      	b.n	80118dc <put_fat+0x1ca>
			if (res != FR_OK) break;
 80118d6:	bf00      	nop
 80118d8:	e000      	b.n	80118dc <put_fat+0x1ca>
			if (res != FR_OK) break;
 80118da:	bf00      	nop
		}
	}
	return res;
 80118dc:	7ffb      	ldrb	r3, [r7, #31]
}
 80118de:	4618      	mov	r0, r3
 80118e0:	3724      	adds	r7, #36	; 0x24
 80118e2:	46bd      	mov	sp, r7
 80118e4:	bd90      	pop	{r4, r7, pc}

080118e6 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 80118e6:	b580      	push	{r7, lr}
 80118e8:	b088      	sub	sp, #32
 80118ea:	af00      	add	r7, sp, #0
 80118ec:	60f8      	str	r0, [r7, #12]
 80118ee:	60b9      	str	r1, [r7, #8]
 80118f0:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 80118f2:	2300      	movs	r3, #0
 80118f4:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 80118f6:	68fb      	ldr	r3, [r7, #12]
 80118f8:	681b      	ldr	r3, [r3, #0]
 80118fa:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 80118fc:	68bb      	ldr	r3, [r7, #8]
 80118fe:	2b01      	cmp	r3, #1
 8011900:	d904      	bls.n	801190c <remove_chain+0x26>
 8011902:	69bb      	ldr	r3, [r7, #24]
 8011904:	699b      	ldr	r3, [r3, #24]
 8011906:	68ba      	ldr	r2, [r7, #8]
 8011908:	429a      	cmp	r2, r3
 801190a:	d301      	bcc.n	8011910 <remove_chain+0x2a>
 801190c:	2302      	movs	r3, #2
 801190e:	e04b      	b.n	80119a8 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8011910:	687b      	ldr	r3, [r7, #4]
 8011912:	2b00      	cmp	r3, #0
 8011914:	d00c      	beq.n	8011930 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8011916:	f04f 32ff 	mov.w	r2, #4294967295
 801191a:	6879      	ldr	r1, [r7, #4]
 801191c:	69b8      	ldr	r0, [r7, #24]
 801191e:	f7ff fef8 	bl	8011712 <put_fat>
 8011922:	4603      	mov	r3, r0
 8011924:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 8011926:	7ffb      	ldrb	r3, [r7, #31]
 8011928:	2b00      	cmp	r3, #0
 801192a:	d001      	beq.n	8011930 <remove_chain+0x4a>
 801192c:	7ffb      	ldrb	r3, [r7, #31]
 801192e:	e03b      	b.n	80119a8 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8011930:	68b9      	ldr	r1, [r7, #8]
 8011932:	68f8      	ldr	r0, [r7, #12]
 8011934:	f7ff fe45 	bl	80115c2 <get_fat>
 8011938:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 801193a:	697b      	ldr	r3, [r7, #20]
 801193c:	2b00      	cmp	r3, #0
 801193e:	d031      	beq.n	80119a4 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8011940:	697b      	ldr	r3, [r7, #20]
 8011942:	2b01      	cmp	r3, #1
 8011944:	d101      	bne.n	801194a <remove_chain+0x64>
 8011946:	2302      	movs	r3, #2
 8011948:	e02e      	b.n	80119a8 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 801194a:	697b      	ldr	r3, [r7, #20]
 801194c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011950:	d101      	bne.n	8011956 <remove_chain+0x70>
 8011952:	2301      	movs	r3, #1
 8011954:	e028      	b.n	80119a8 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8011956:	2200      	movs	r2, #0
 8011958:	68b9      	ldr	r1, [r7, #8]
 801195a:	69b8      	ldr	r0, [r7, #24]
 801195c:	f7ff fed9 	bl	8011712 <put_fat>
 8011960:	4603      	mov	r3, r0
 8011962:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 8011964:	7ffb      	ldrb	r3, [r7, #31]
 8011966:	2b00      	cmp	r3, #0
 8011968:	d001      	beq.n	801196e <remove_chain+0x88>
 801196a:	7ffb      	ldrb	r3, [r7, #31]
 801196c:	e01c      	b.n	80119a8 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 801196e:	69bb      	ldr	r3, [r7, #24]
 8011970:	695a      	ldr	r2, [r3, #20]
 8011972:	69bb      	ldr	r3, [r7, #24]
 8011974:	699b      	ldr	r3, [r3, #24]
 8011976:	3b02      	subs	r3, #2
 8011978:	429a      	cmp	r2, r3
 801197a:	d20b      	bcs.n	8011994 <remove_chain+0xae>
			fs->free_clst++;
 801197c:	69bb      	ldr	r3, [r7, #24]
 801197e:	695b      	ldr	r3, [r3, #20]
 8011980:	1c5a      	adds	r2, r3, #1
 8011982:	69bb      	ldr	r3, [r7, #24]
 8011984:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 8011986:	69bb      	ldr	r3, [r7, #24]
 8011988:	791b      	ldrb	r3, [r3, #4]
 801198a:	f043 0301 	orr.w	r3, r3, #1
 801198e:	b2da      	uxtb	r2, r3
 8011990:	69bb      	ldr	r3, [r7, #24]
 8011992:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 8011994:	697b      	ldr	r3, [r7, #20]
 8011996:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8011998:	69bb      	ldr	r3, [r7, #24]
 801199a:	699b      	ldr	r3, [r3, #24]
 801199c:	68ba      	ldr	r2, [r7, #8]
 801199e:	429a      	cmp	r2, r3
 80119a0:	d3c6      	bcc.n	8011930 <remove_chain+0x4a>
 80119a2:	e000      	b.n	80119a6 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 80119a4:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 80119a6:	2300      	movs	r3, #0
}
 80119a8:	4618      	mov	r0, r3
 80119aa:	3720      	adds	r7, #32
 80119ac:	46bd      	mov	sp, r7
 80119ae:	bd80      	pop	{r7, pc}

080119b0 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 80119b0:	b580      	push	{r7, lr}
 80119b2:	b088      	sub	sp, #32
 80119b4:	af00      	add	r7, sp, #0
 80119b6:	6078      	str	r0, [r7, #4]
 80119b8:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 80119ba:	687b      	ldr	r3, [r7, #4]
 80119bc:	681b      	ldr	r3, [r3, #0]
 80119be:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 80119c0:	683b      	ldr	r3, [r7, #0]
 80119c2:	2b00      	cmp	r3, #0
 80119c4:	d10d      	bne.n	80119e2 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 80119c6:	693b      	ldr	r3, [r7, #16]
 80119c8:	691b      	ldr	r3, [r3, #16]
 80119ca:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 80119cc:	69bb      	ldr	r3, [r7, #24]
 80119ce:	2b00      	cmp	r3, #0
 80119d0:	d004      	beq.n	80119dc <create_chain+0x2c>
 80119d2:	693b      	ldr	r3, [r7, #16]
 80119d4:	699b      	ldr	r3, [r3, #24]
 80119d6:	69ba      	ldr	r2, [r7, #24]
 80119d8:	429a      	cmp	r2, r3
 80119da:	d31b      	bcc.n	8011a14 <create_chain+0x64>
 80119dc:	2301      	movs	r3, #1
 80119de:	61bb      	str	r3, [r7, #24]
 80119e0:	e018      	b.n	8011a14 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 80119e2:	6839      	ldr	r1, [r7, #0]
 80119e4:	6878      	ldr	r0, [r7, #4]
 80119e6:	f7ff fdec 	bl	80115c2 <get_fat>
 80119ea:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 80119ec:	68fb      	ldr	r3, [r7, #12]
 80119ee:	2b01      	cmp	r3, #1
 80119f0:	d801      	bhi.n	80119f6 <create_chain+0x46>
 80119f2:	2301      	movs	r3, #1
 80119f4:	e070      	b.n	8011ad8 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 80119f6:	68fb      	ldr	r3, [r7, #12]
 80119f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80119fc:	d101      	bne.n	8011a02 <create_chain+0x52>
 80119fe:	68fb      	ldr	r3, [r7, #12]
 8011a00:	e06a      	b.n	8011ad8 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8011a02:	693b      	ldr	r3, [r7, #16]
 8011a04:	699b      	ldr	r3, [r3, #24]
 8011a06:	68fa      	ldr	r2, [r7, #12]
 8011a08:	429a      	cmp	r2, r3
 8011a0a:	d201      	bcs.n	8011a10 <create_chain+0x60>
 8011a0c:	68fb      	ldr	r3, [r7, #12]
 8011a0e:	e063      	b.n	8011ad8 <create_chain+0x128>
		scl = clst;
 8011a10:	683b      	ldr	r3, [r7, #0]
 8011a12:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 8011a14:	69bb      	ldr	r3, [r7, #24]
 8011a16:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 8011a18:	69fb      	ldr	r3, [r7, #28]
 8011a1a:	3301      	adds	r3, #1
 8011a1c:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8011a1e:	693b      	ldr	r3, [r7, #16]
 8011a20:	699b      	ldr	r3, [r3, #24]
 8011a22:	69fa      	ldr	r2, [r7, #28]
 8011a24:	429a      	cmp	r2, r3
 8011a26:	d307      	bcc.n	8011a38 <create_chain+0x88>
				ncl = 2;
 8011a28:	2302      	movs	r3, #2
 8011a2a:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 8011a2c:	69fa      	ldr	r2, [r7, #28]
 8011a2e:	69bb      	ldr	r3, [r7, #24]
 8011a30:	429a      	cmp	r2, r3
 8011a32:	d901      	bls.n	8011a38 <create_chain+0x88>
 8011a34:	2300      	movs	r3, #0
 8011a36:	e04f      	b.n	8011ad8 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8011a38:	69f9      	ldr	r1, [r7, #28]
 8011a3a:	6878      	ldr	r0, [r7, #4]
 8011a3c:	f7ff fdc1 	bl	80115c2 <get_fat>
 8011a40:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 8011a42:	68fb      	ldr	r3, [r7, #12]
 8011a44:	2b00      	cmp	r3, #0
 8011a46:	d00e      	beq.n	8011a66 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8011a48:	68fb      	ldr	r3, [r7, #12]
 8011a4a:	2b01      	cmp	r3, #1
 8011a4c:	d003      	beq.n	8011a56 <create_chain+0xa6>
 8011a4e:	68fb      	ldr	r3, [r7, #12]
 8011a50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011a54:	d101      	bne.n	8011a5a <create_chain+0xaa>
 8011a56:	68fb      	ldr	r3, [r7, #12]
 8011a58:	e03e      	b.n	8011ad8 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 8011a5a:	69fa      	ldr	r2, [r7, #28]
 8011a5c:	69bb      	ldr	r3, [r7, #24]
 8011a5e:	429a      	cmp	r2, r3
 8011a60:	d1da      	bne.n	8011a18 <create_chain+0x68>
 8011a62:	2300      	movs	r3, #0
 8011a64:	e038      	b.n	8011ad8 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 8011a66:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8011a68:	f04f 32ff 	mov.w	r2, #4294967295
 8011a6c:	69f9      	ldr	r1, [r7, #28]
 8011a6e:	6938      	ldr	r0, [r7, #16]
 8011a70:	f7ff fe4f 	bl	8011712 <put_fat>
 8011a74:	4603      	mov	r3, r0
 8011a76:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 8011a78:	7dfb      	ldrb	r3, [r7, #23]
 8011a7a:	2b00      	cmp	r3, #0
 8011a7c:	d109      	bne.n	8011a92 <create_chain+0xe2>
 8011a7e:	683b      	ldr	r3, [r7, #0]
 8011a80:	2b00      	cmp	r3, #0
 8011a82:	d006      	beq.n	8011a92 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8011a84:	69fa      	ldr	r2, [r7, #28]
 8011a86:	6839      	ldr	r1, [r7, #0]
 8011a88:	6938      	ldr	r0, [r7, #16]
 8011a8a:	f7ff fe42 	bl	8011712 <put_fat>
 8011a8e:	4603      	mov	r3, r0
 8011a90:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8011a92:	7dfb      	ldrb	r3, [r7, #23]
 8011a94:	2b00      	cmp	r3, #0
 8011a96:	d116      	bne.n	8011ac6 <create_chain+0x116>
		fs->last_clst = ncl;
 8011a98:	693b      	ldr	r3, [r7, #16]
 8011a9a:	69fa      	ldr	r2, [r7, #28]
 8011a9c:	611a      	str	r2, [r3, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8011a9e:	693b      	ldr	r3, [r7, #16]
 8011aa0:	695a      	ldr	r2, [r3, #20]
 8011aa2:	693b      	ldr	r3, [r7, #16]
 8011aa4:	699b      	ldr	r3, [r3, #24]
 8011aa6:	3b02      	subs	r3, #2
 8011aa8:	429a      	cmp	r2, r3
 8011aaa:	d804      	bhi.n	8011ab6 <create_chain+0x106>
 8011aac:	693b      	ldr	r3, [r7, #16]
 8011aae:	695b      	ldr	r3, [r3, #20]
 8011ab0:	1e5a      	subs	r2, r3, #1
 8011ab2:	693b      	ldr	r3, [r7, #16]
 8011ab4:	615a      	str	r2, [r3, #20]
		fs->fsi_flag |= 1;
 8011ab6:	693b      	ldr	r3, [r7, #16]
 8011ab8:	791b      	ldrb	r3, [r3, #4]
 8011aba:	f043 0301 	orr.w	r3, r3, #1
 8011abe:	b2da      	uxtb	r2, r3
 8011ac0:	693b      	ldr	r3, [r7, #16]
 8011ac2:	711a      	strb	r2, [r3, #4]
 8011ac4:	e007      	b.n	8011ad6 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8011ac6:	7dfb      	ldrb	r3, [r7, #23]
 8011ac8:	2b01      	cmp	r3, #1
 8011aca:	d102      	bne.n	8011ad2 <create_chain+0x122>
 8011acc:	f04f 33ff 	mov.w	r3, #4294967295
 8011ad0:	e000      	b.n	8011ad4 <create_chain+0x124>
 8011ad2:	2301      	movs	r3, #1
 8011ad4:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 8011ad6:	69fb      	ldr	r3, [r7, #28]
}
 8011ad8:	4618      	mov	r0, r3
 8011ada:	3720      	adds	r7, #32
 8011adc:	46bd      	mov	sp, r7
 8011ade:	bd80      	pop	{r7, pc}

08011ae0 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 8011ae0:	b480      	push	{r7}
 8011ae2:	b087      	sub	sp, #28
 8011ae4:	af00      	add	r7, sp, #0
 8011ae6:	6078      	str	r0, [r7, #4]
 8011ae8:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 8011aea:	687b      	ldr	r3, [r7, #4]
 8011aec:	681b      	ldr	r3, [r3, #0]
 8011aee:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8011af0:	687b      	ldr	r3, [r7, #4]
 8011af2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011af4:	3304      	adds	r3, #4
 8011af6:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8011af8:	683b      	ldr	r3, [r7, #0]
 8011afa:	0a5b      	lsrs	r3, r3, #9
 8011afc:	68fa      	ldr	r2, [r7, #12]
 8011afe:	8952      	ldrh	r2, [r2, #10]
 8011b00:	fbb3 f3f2 	udiv	r3, r3, r2
 8011b04:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8011b06:	693b      	ldr	r3, [r7, #16]
 8011b08:	1d1a      	adds	r2, r3, #4
 8011b0a:	613a      	str	r2, [r7, #16]
 8011b0c:	681b      	ldr	r3, [r3, #0]
 8011b0e:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8011b10:	68bb      	ldr	r3, [r7, #8]
 8011b12:	2b00      	cmp	r3, #0
 8011b14:	d101      	bne.n	8011b1a <clmt_clust+0x3a>
 8011b16:	2300      	movs	r3, #0
 8011b18:	e010      	b.n	8011b3c <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 8011b1a:	697a      	ldr	r2, [r7, #20]
 8011b1c:	68bb      	ldr	r3, [r7, #8]
 8011b1e:	429a      	cmp	r2, r3
 8011b20:	d307      	bcc.n	8011b32 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 8011b22:	697a      	ldr	r2, [r7, #20]
 8011b24:	68bb      	ldr	r3, [r7, #8]
 8011b26:	1ad3      	subs	r3, r2, r3
 8011b28:	617b      	str	r3, [r7, #20]
 8011b2a:	693b      	ldr	r3, [r7, #16]
 8011b2c:	3304      	adds	r3, #4
 8011b2e:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8011b30:	e7e9      	b.n	8011b06 <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 8011b32:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 8011b34:	693b      	ldr	r3, [r7, #16]
 8011b36:	681a      	ldr	r2, [r3, #0]
 8011b38:	697b      	ldr	r3, [r7, #20]
 8011b3a:	4413      	add	r3, r2
}
 8011b3c:	4618      	mov	r0, r3
 8011b3e:	371c      	adds	r7, #28
 8011b40:	46bd      	mov	sp, r7
 8011b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b46:	4770      	bx	lr

08011b48 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 8011b48:	b580      	push	{r7, lr}
 8011b4a:	b086      	sub	sp, #24
 8011b4c:	af00      	add	r7, sp, #0
 8011b4e:	6078      	str	r0, [r7, #4]
 8011b50:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 8011b52:	687b      	ldr	r3, [r7, #4]
 8011b54:	681b      	ldr	r3, [r3, #0]
 8011b56:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8011b58:	683b      	ldr	r3, [r7, #0]
 8011b5a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8011b5e:	d204      	bcs.n	8011b6a <dir_sdi+0x22>
 8011b60:	683b      	ldr	r3, [r7, #0]
 8011b62:	f003 031f 	and.w	r3, r3, #31
 8011b66:	2b00      	cmp	r3, #0
 8011b68:	d001      	beq.n	8011b6e <dir_sdi+0x26>
		return FR_INT_ERR;
 8011b6a:	2302      	movs	r3, #2
 8011b6c:	e063      	b.n	8011c36 <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 8011b6e:	687b      	ldr	r3, [r7, #4]
 8011b70:	683a      	ldr	r2, [r7, #0]
 8011b72:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8011b74:	687b      	ldr	r3, [r7, #4]
 8011b76:	689b      	ldr	r3, [r3, #8]
 8011b78:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8011b7a:	697b      	ldr	r3, [r7, #20]
 8011b7c:	2b00      	cmp	r3, #0
 8011b7e:	d106      	bne.n	8011b8e <dir_sdi+0x46>
 8011b80:	693b      	ldr	r3, [r7, #16]
 8011b82:	781b      	ldrb	r3, [r3, #0]
 8011b84:	2b02      	cmp	r3, #2
 8011b86:	d902      	bls.n	8011b8e <dir_sdi+0x46>
		clst = fs->dirbase;
 8011b88:	693b      	ldr	r3, [r7, #16]
 8011b8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011b8c:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8011b8e:	697b      	ldr	r3, [r7, #20]
 8011b90:	2b00      	cmp	r3, #0
 8011b92:	d10c      	bne.n	8011bae <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8011b94:	683b      	ldr	r3, [r7, #0]
 8011b96:	095b      	lsrs	r3, r3, #5
 8011b98:	693a      	ldr	r2, [r7, #16]
 8011b9a:	8912      	ldrh	r2, [r2, #8]
 8011b9c:	4293      	cmp	r3, r2
 8011b9e:	d301      	bcc.n	8011ba4 <dir_sdi+0x5c>
 8011ba0:	2302      	movs	r3, #2
 8011ba2:	e048      	b.n	8011c36 <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 8011ba4:	693b      	ldr	r3, [r7, #16]
 8011ba6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8011ba8:	687b      	ldr	r3, [r7, #4]
 8011baa:	61da      	str	r2, [r3, #28]
 8011bac:	e029      	b.n	8011c02 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8011bae:	693b      	ldr	r3, [r7, #16]
 8011bb0:	895b      	ldrh	r3, [r3, #10]
 8011bb2:	025b      	lsls	r3, r3, #9
 8011bb4:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 8011bb6:	e019      	b.n	8011bec <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8011bb8:	687b      	ldr	r3, [r7, #4]
 8011bba:	6979      	ldr	r1, [r7, #20]
 8011bbc:	4618      	mov	r0, r3
 8011bbe:	f7ff fd00 	bl	80115c2 <get_fat>
 8011bc2:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8011bc4:	697b      	ldr	r3, [r7, #20]
 8011bc6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011bca:	d101      	bne.n	8011bd0 <dir_sdi+0x88>
 8011bcc:	2301      	movs	r3, #1
 8011bce:	e032      	b.n	8011c36 <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8011bd0:	697b      	ldr	r3, [r7, #20]
 8011bd2:	2b01      	cmp	r3, #1
 8011bd4:	d904      	bls.n	8011be0 <dir_sdi+0x98>
 8011bd6:	693b      	ldr	r3, [r7, #16]
 8011bd8:	699b      	ldr	r3, [r3, #24]
 8011bda:	697a      	ldr	r2, [r7, #20]
 8011bdc:	429a      	cmp	r2, r3
 8011bde:	d301      	bcc.n	8011be4 <dir_sdi+0x9c>
 8011be0:	2302      	movs	r3, #2
 8011be2:	e028      	b.n	8011c36 <dir_sdi+0xee>
			ofs -= csz;
 8011be4:	683a      	ldr	r2, [r7, #0]
 8011be6:	68fb      	ldr	r3, [r7, #12]
 8011be8:	1ad3      	subs	r3, r2, r3
 8011bea:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 8011bec:	683a      	ldr	r2, [r7, #0]
 8011bee:	68fb      	ldr	r3, [r7, #12]
 8011bf0:	429a      	cmp	r2, r3
 8011bf2:	d2e1      	bcs.n	8011bb8 <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 8011bf4:	6979      	ldr	r1, [r7, #20]
 8011bf6:	6938      	ldr	r0, [r7, #16]
 8011bf8:	f7ff fcc4 	bl	8011584 <clust2sect>
 8011bfc:	4602      	mov	r2, r0
 8011bfe:	687b      	ldr	r3, [r7, #4]
 8011c00:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 8011c02:	687b      	ldr	r3, [r7, #4]
 8011c04:	697a      	ldr	r2, [r7, #20]
 8011c06:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 8011c08:	687b      	ldr	r3, [r7, #4]
 8011c0a:	69db      	ldr	r3, [r3, #28]
 8011c0c:	2b00      	cmp	r3, #0
 8011c0e:	d101      	bne.n	8011c14 <dir_sdi+0xcc>
 8011c10:	2302      	movs	r3, #2
 8011c12:	e010      	b.n	8011c36 <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8011c14:	687b      	ldr	r3, [r7, #4]
 8011c16:	69da      	ldr	r2, [r3, #28]
 8011c18:	683b      	ldr	r3, [r7, #0]
 8011c1a:	0a5b      	lsrs	r3, r3, #9
 8011c1c:	441a      	add	r2, r3
 8011c1e:	687b      	ldr	r3, [r7, #4]
 8011c20:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8011c22:	693b      	ldr	r3, [r7, #16]
 8011c24:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8011c28:	683b      	ldr	r3, [r7, #0]
 8011c2a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011c2e:	441a      	add	r2, r3
 8011c30:	687b      	ldr	r3, [r7, #4]
 8011c32:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8011c34:	2300      	movs	r3, #0
}
 8011c36:	4618      	mov	r0, r3
 8011c38:	3718      	adds	r7, #24
 8011c3a:	46bd      	mov	sp, r7
 8011c3c:	bd80      	pop	{r7, pc}

08011c3e <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8011c3e:	b580      	push	{r7, lr}
 8011c40:	b086      	sub	sp, #24
 8011c42:	af00      	add	r7, sp, #0
 8011c44:	6078      	str	r0, [r7, #4]
 8011c46:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 8011c48:	687b      	ldr	r3, [r7, #4]
 8011c4a:	681b      	ldr	r3, [r3, #0]
 8011c4c:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8011c4e:	687b      	ldr	r3, [r7, #4]
 8011c50:	695b      	ldr	r3, [r3, #20]
 8011c52:	3320      	adds	r3, #32
 8011c54:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8011c56:	687b      	ldr	r3, [r7, #4]
 8011c58:	69db      	ldr	r3, [r3, #28]
 8011c5a:	2b00      	cmp	r3, #0
 8011c5c:	d003      	beq.n	8011c66 <dir_next+0x28>
 8011c5e:	68bb      	ldr	r3, [r7, #8]
 8011c60:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8011c64:	d301      	bcc.n	8011c6a <dir_next+0x2c>
 8011c66:	2304      	movs	r3, #4
 8011c68:	e0aa      	b.n	8011dc0 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8011c6a:	68bb      	ldr	r3, [r7, #8]
 8011c6c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011c70:	2b00      	cmp	r3, #0
 8011c72:	f040 8098 	bne.w	8011da6 <dir_next+0x168>
		dp->sect++;				/* Next sector */
 8011c76:	687b      	ldr	r3, [r7, #4]
 8011c78:	69db      	ldr	r3, [r3, #28]
 8011c7a:	1c5a      	adds	r2, r3, #1
 8011c7c:	687b      	ldr	r3, [r7, #4]
 8011c7e:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 8011c80:	687b      	ldr	r3, [r7, #4]
 8011c82:	699b      	ldr	r3, [r3, #24]
 8011c84:	2b00      	cmp	r3, #0
 8011c86:	d10b      	bne.n	8011ca0 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8011c88:	68bb      	ldr	r3, [r7, #8]
 8011c8a:	095b      	lsrs	r3, r3, #5
 8011c8c:	68fa      	ldr	r2, [r7, #12]
 8011c8e:	8912      	ldrh	r2, [r2, #8]
 8011c90:	4293      	cmp	r3, r2
 8011c92:	f0c0 8088 	bcc.w	8011da6 <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 8011c96:	687b      	ldr	r3, [r7, #4]
 8011c98:	2200      	movs	r2, #0
 8011c9a:	61da      	str	r2, [r3, #28]
 8011c9c:	2304      	movs	r3, #4
 8011c9e:	e08f      	b.n	8011dc0 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8011ca0:	68bb      	ldr	r3, [r7, #8]
 8011ca2:	0a5b      	lsrs	r3, r3, #9
 8011ca4:	68fa      	ldr	r2, [r7, #12]
 8011ca6:	8952      	ldrh	r2, [r2, #10]
 8011ca8:	3a01      	subs	r2, #1
 8011caa:	4013      	ands	r3, r2
 8011cac:	2b00      	cmp	r3, #0
 8011cae:	d17a      	bne.n	8011da6 <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8011cb0:	687a      	ldr	r2, [r7, #4]
 8011cb2:	687b      	ldr	r3, [r7, #4]
 8011cb4:	699b      	ldr	r3, [r3, #24]
 8011cb6:	4619      	mov	r1, r3
 8011cb8:	4610      	mov	r0, r2
 8011cba:	f7ff fc82 	bl	80115c2 <get_fat>
 8011cbe:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8011cc0:	697b      	ldr	r3, [r7, #20]
 8011cc2:	2b01      	cmp	r3, #1
 8011cc4:	d801      	bhi.n	8011cca <dir_next+0x8c>
 8011cc6:	2302      	movs	r3, #2
 8011cc8:	e07a      	b.n	8011dc0 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8011cca:	697b      	ldr	r3, [r7, #20]
 8011ccc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011cd0:	d101      	bne.n	8011cd6 <dir_next+0x98>
 8011cd2:	2301      	movs	r3, #1
 8011cd4:	e074      	b.n	8011dc0 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 8011cd6:	68fb      	ldr	r3, [r7, #12]
 8011cd8:	699b      	ldr	r3, [r3, #24]
 8011cda:	697a      	ldr	r2, [r7, #20]
 8011cdc:	429a      	cmp	r2, r3
 8011cde:	d358      	bcc.n	8011d92 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 8011ce0:	683b      	ldr	r3, [r7, #0]
 8011ce2:	2b00      	cmp	r3, #0
 8011ce4:	d104      	bne.n	8011cf0 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 8011ce6:	687b      	ldr	r3, [r7, #4]
 8011ce8:	2200      	movs	r2, #0
 8011cea:	61da      	str	r2, [r3, #28]
 8011cec:	2304      	movs	r3, #4
 8011cee:	e067      	b.n	8011dc0 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8011cf0:	687a      	ldr	r2, [r7, #4]
 8011cf2:	687b      	ldr	r3, [r7, #4]
 8011cf4:	699b      	ldr	r3, [r3, #24]
 8011cf6:	4619      	mov	r1, r3
 8011cf8:	4610      	mov	r0, r2
 8011cfa:	f7ff fe59 	bl	80119b0 <create_chain>
 8011cfe:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8011d00:	697b      	ldr	r3, [r7, #20]
 8011d02:	2b00      	cmp	r3, #0
 8011d04:	d101      	bne.n	8011d0a <dir_next+0xcc>
 8011d06:	2307      	movs	r3, #7
 8011d08:	e05a      	b.n	8011dc0 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8011d0a:	697b      	ldr	r3, [r7, #20]
 8011d0c:	2b01      	cmp	r3, #1
 8011d0e:	d101      	bne.n	8011d14 <dir_next+0xd6>
 8011d10:	2302      	movs	r3, #2
 8011d12:	e055      	b.n	8011dc0 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8011d14:	697b      	ldr	r3, [r7, #20]
 8011d16:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011d1a:	d101      	bne.n	8011d20 <dir_next+0xe2>
 8011d1c:	2301      	movs	r3, #1
 8011d1e:	e04f      	b.n	8011dc0 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8011d20:	68f8      	ldr	r0, [r7, #12]
 8011d22:	f7ff fb4f 	bl	80113c4 <sync_window>
 8011d26:	4603      	mov	r3, r0
 8011d28:	2b00      	cmp	r3, #0
 8011d2a:	d001      	beq.n	8011d30 <dir_next+0xf2>
 8011d2c:	2301      	movs	r3, #1
 8011d2e:	e047      	b.n	8011dc0 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 8011d30:	68fb      	ldr	r3, [r7, #12]
 8011d32:	3334      	adds	r3, #52	; 0x34
 8011d34:	f44f 7200 	mov.w	r2, #512	; 0x200
 8011d38:	2100      	movs	r1, #0
 8011d3a:	4618      	mov	r0, r3
 8011d3c:	f7ff f947 	bl	8010fce <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8011d40:	2300      	movs	r3, #0
 8011d42:	613b      	str	r3, [r7, #16]
 8011d44:	6979      	ldr	r1, [r7, #20]
 8011d46:	68f8      	ldr	r0, [r7, #12]
 8011d48:	f7ff fc1c 	bl	8011584 <clust2sect>
 8011d4c:	4602      	mov	r2, r0
 8011d4e:	68fb      	ldr	r3, [r7, #12]
 8011d50:	631a      	str	r2, [r3, #48]	; 0x30
 8011d52:	e012      	b.n	8011d7a <dir_next+0x13c>
						fs->wflag = 1;
 8011d54:	68fb      	ldr	r3, [r7, #12]
 8011d56:	2201      	movs	r2, #1
 8011d58:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 8011d5a:	68f8      	ldr	r0, [r7, #12]
 8011d5c:	f7ff fb32 	bl	80113c4 <sync_window>
 8011d60:	4603      	mov	r3, r0
 8011d62:	2b00      	cmp	r3, #0
 8011d64:	d001      	beq.n	8011d6a <dir_next+0x12c>
 8011d66:	2301      	movs	r3, #1
 8011d68:	e02a      	b.n	8011dc0 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8011d6a:	693b      	ldr	r3, [r7, #16]
 8011d6c:	3301      	adds	r3, #1
 8011d6e:	613b      	str	r3, [r7, #16]
 8011d70:	68fb      	ldr	r3, [r7, #12]
 8011d72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011d74:	1c5a      	adds	r2, r3, #1
 8011d76:	68fb      	ldr	r3, [r7, #12]
 8011d78:	631a      	str	r2, [r3, #48]	; 0x30
 8011d7a:	68fb      	ldr	r3, [r7, #12]
 8011d7c:	895b      	ldrh	r3, [r3, #10]
 8011d7e:	461a      	mov	r2, r3
 8011d80:	693b      	ldr	r3, [r7, #16]
 8011d82:	4293      	cmp	r3, r2
 8011d84:	d3e6      	bcc.n	8011d54 <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 8011d86:	68fb      	ldr	r3, [r7, #12]
 8011d88:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8011d8a:	693b      	ldr	r3, [r7, #16]
 8011d8c:	1ad2      	subs	r2, r2, r3
 8011d8e:	68fb      	ldr	r3, [r7, #12]
 8011d90:	631a      	str	r2, [r3, #48]	; 0x30
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8011d92:	687b      	ldr	r3, [r7, #4]
 8011d94:	697a      	ldr	r2, [r7, #20]
 8011d96:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 8011d98:	6979      	ldr	r1, [r7, #20]
 8011d9a:	68f8      	ldr	r0, [r7, #12]
 8011d9c:	f7ff fbf2 	bl	8011584 <clust2sect>
 8011da0:	4602      	mov	r2, r0
 8011da2:	687b      	ldr	r3, [r7, #4]
 8011da4:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 8011da6:	687b      	ldr	r3, [r7, #4]
 8011da8:	68ba      	ldr	r2, [r7, #8]
 8011daa:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8011dac:	68fb      	ldr	r3, [r7, #12]
 8011dae:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8011db2:	68bb      	ldr	r3, [r7, #8]
 8011db4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011db8:	441a      	add	r2, r3
 8011dba:	687b      	ldr	r3, [r7, #4]
 8011dbc:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8011dbe:	2300      	movs	r3, #0
}
 8011dc0:	4618      	mov	r0, r3
 8011dc2:	3718      	adds	r7, #24
 8011dc4:	46bd      	mov	sp, r7
 8011dc6:	bd80      	pop	{r7, pc}

08011dc8 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 8011dc8:	b580      	push	{r7, lr}
 8011dca:	b086      	sub	sp, #24
 8011dcc:	af00      	add	r7, sp, #0
 8011dce:	6078      	str	r0, [r7, #4]
 8011dd0:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 8011dd2:	687b      	ldr	r3, [r7, #4]
 8011dd4:	681b      	ldr	r3, [r3, #0]
 8011dd6:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 8011dd8:	2100      	movs	r1, #0
 8011dda:	6878      	ldr	r0, [r7, #4]
 8011ddc:	f7ff feb4 	bl	8011b48 <dir_sdi>
 8011de0:	4603      	mov	r3, r0
 8011de2:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8011de4:	7dfb      	ldrb	r3, [r7, #23]
 8011de6:	2b00      	cmp	r3, #0
 8011de8:	d12b      	bne.n	8011e42 <dir_alloc+0x7a>
		n = 0;
 8011dea:	2300      	movs	r3, #0
 8011dec:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 8011dee:	687b      	ldr	r3, [r7, #4]
 8011df0:	69db      	ldr	r3, [r3, #28]
 8011df2:	4619      	mov	r1, r3
 8011df4:	68f8      	ldr	r0, [r7, #12]
 8011df6:	f7ff fb29 	bl	801144c <move_window>
 8011dfa:	4603      	mov	r3, r0
 8011dfc:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8011dfe:	7dfb      	ldrb	r3, [r7, #23]
 8011e00:	2b00      	cmp	r3, #0
 8011e02:	d11d      	bne.n	8011e40 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 8011e04:	687b      	ldr	r3, [r7, #4]
 8011e06:	6a1b      	ldr	r3, [r3, #32]
 8011e08:	781b      	ldrb	r3, [r3, #0]
 8011e0a:	2be5      	cmp	r3, #229	; 0xe5
 8011e0c:	d004      	beq.n	8011e18 <dir_alloc+0x50>
 8011e0e:	687b      	ldr	r3, [r7, #4]
 8011e10:	6a1b      	ldr	r3, [r3, #32]
 8011e12:	781b      	ldrb	r3, [r3, #0]
 8011e14:	2b00      	cmp	r3, #0
 8011e16:	d107      	bne.n	8011e28 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8011e18:	693b      	ldr	r3, [r7, #16]
 8011e1a:	3301      	adds	r3, #1
 8011e1c:	613b      	str	r3, [r7, #16]
 8011e1e:	693a      	ldr	r2, [r7, #16]
 8011e20:	683b      	ldr	r3, [r7, #0]
 8011e22:	429a      	cmp	r2, r3
 8011e24:	d102      	bne.n	8011e2c <dir_alloc+0x64>
 8011e26:	e00c      	b.n	8011e42 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8011e28:	2300      	movs	r3, #0
 8011e2a:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 8011e2c:	2101      	movs	r1, #1
 8011e2e:	6878      	ldr	r0, [r7, #4]
 8011e30:	f7ff ff05 	bl	8011c3e <dir_next>
 8011e34:	4603      	mov	r3, r0
 8011e36:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 8011e38:	7dfb      	ldrb	r3, [r7, #23]
 8011e3a:	2b00      	cmp	r3, #0
 8011e3c:	d0d7      	beq.n	8011dee <dir_alloc+0x26>
 8011e3e:	e000      	b.n	8011e42 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 8011e40:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8011e42:	7dfb      	ldrb	r3, [r7, #23]
 8011e44:	2b04      	cmp	r3, #4
 8011e46:	d101      	bne.n	8011e4c <dir_alloc+0x84>
 8011e48:	2307      	movs	r3, #7
 8011e4a:	75fb      	strb	r3, [r7, #23]
	return res;
 8011e4c:	7dfb      	ldrb	r3, [r7, #23]
}
 8011e4e:	4618      	mov	r0, r3
 8011e50:	3718      	adds	r7, #24
 8011e52:	46bd      	mov	sp, r7
 8011e54:	bd80      	pop	{r7, pc}

08011e56 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 8011e56:	b580      	push	{r7, lr}
 8011e58:	b084      	sub	sp, #16
 8011e5a:	af00      	add	r7, sp, #0
 8011e5c:	6078      	str	r0, [r7, #4]
 8011e5e:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 8011e60:	683b      	ldr	r3, [r7, #0]
 8011e62:	331a      	adds	r3, #26
 8011e64:	4618      	mov	r0, r3
 8011e66:	f7ff f80f 	bl	8010e88 <ld_word>
 8011e6a:	4603      	mov	r3, r0
 8011e6c:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 8011e6e:	687b      	ldr	r3, [r7, #4]
 8011e70:	781b      	ldrb	r3, [r3, #0]
 8011e72:	2b03      	cmp	r3, #3
 8011e74:	d109      	bne.n	8011e8a <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8011e76:	683b      	ldr	r3, [r7, #0]
 8011e78:	3314      	adds	r3, #20
 8011e7a:	4618      	mov	r0, r3
 8011e7c:	f7ff f804 	bl	8010e88 <ld_word>
 8011e80:	4603      	mov	r3, r0
 8011e82:	041b      	lsls	r3, r3, #16
 8011e84:	68fa      	ldr	r2, [r7, #12]
 8011e86:	4313      	orrs	r3, r2
 8011e88:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 8011e8a:	68fb      	ldr	r3, [r7, #12]
}
 8011e8c:	4618      	mov	r0, r3
 8011e8e:	3710      	adds	r7, #16
 8011e90:	46bd      	mov	sp, r7
 8011e92:	bd80      	pop	{r7, pc}

08011e94 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8011e94:	b580      	push	{r7, lr}
 8011e96:	b084      	sub	sp, #16
 8011e98:	af00      	add	r7, sp, #0
 8011e9a:	60f8      	str	r0, [r7, #12]
 8011e9c:	60b9      	str	r1, [r7, #8]
 8011e9e:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 8011ea0:	68bb      	ldr	r3, [r7, #8]
 8011ea2:	331a      	adds	r3, #26
 8011ea4:	687a      	ldr	r2, [r7, #4]
 8011ea6:	b292      	uxth	r2, r2
 8011ea8:	4611      	mov	r1, r2
 8011eaa:	4618      	mov	r0, r3
 8011eac:	f7ff f827 	bl	8010efe <st_word>
	if (fs->fs_type == FS_FAT32) {
 8011eb0:	68fb      	ldr	r3, [r7, #12]
 8011eb2:	781b      	ldrb	r3, [r3, #0]
 8011eb4:	2b03      	cmp	r3, #3
 8011eb6:	d109      	bne.n	8011ecc <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 8011eb8:	68bb      	ldr	r3, [r7, #8]
 8011eba:	f103 0214 	add.w	r2, r3, #20
 8011ebe:	687b      	ldr	r3, [r7, #4]
 8011ec0:	0c1b      	lsrs	r3, r3, #16
 8011ec2:	b29b      	uxth	r3, r3
 8011ec4:	4619      	mov	r1, r3
 8011ec6:	4610      	mov	r0, r2
 8011ec8:	f7ff f819 	bl	8010efe <st_word>
	}
}
 8011ecc:	bf00      	nop
 8011ece:	3710      	adds	r7, #16
 8011ed0:	46bd      	mov	sp, r7
 8011ed2:	bd80      	pop	{r7, pc}

08011ed4 <dir_read>:
static
FRESULT dir_read (
	DIR* dp,		/* Pointer to the directory object */
	int vol			/* Filtered by 0:file/directory or 1:volume label */
)
{
 8011ed4:	b580      	push	{r7, lr}
 8011ed6:	b086      	sub	sp, #24
 8011ed8:	af00      	add	r7, sp, #0
 8011eda:	6078      	str	r0, [r7, #4]
 8011edc:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_NO_FILE;
 8011ede:	2304      	movs	r3, #4
 8011ee0:	75fb      	strb	r3, [r7, #23]
	FATFS *fs = dp->obj.fs;
 8011ee2:	687b      	ldr	r3, [r7, #4]
 8011ee4:	681b      	ldr	r3, [r3, #0]
 8011ee6:	613b      	str	r3, [r7, #16]
	BYTE a, c;
#if _USE_LFN != 0
	BYTE ord = 0xFF, sum = 0xFF;
#endif

	while (dp->sect) {
 8011ee8:	e03c      	b.n	8011f64 <dir_read+0x90>
		res = move_window(fs, dp->sect);
 8011eea:	687b      	ldr	r3, [r7, #4]
 8011eec:	69db      	ldr	r3, [r3, #28]
 8011eee:	4619      	mov	r1, r3
 8011ef0:	6938      	ldr	r0, [r7, #16]
 8011ef2:	f7ff faab 	bl	801144c <move_window>
 8011ef6:	4603      	mov	r3, r0
 8011ef8:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8011efa:	7dfb      	ldrb	r3, [r7, #23]
 8011efc:	2b00      	cmp	r3, #0
 8011efe:	d136      	bne.n	8011f6e <dir_read+0x9a>
		c = dp->dir[DIR_Name];	/* Test for the entry type */
 8011f00:	687b      	ldr	r3, [r7, #4]
 8011f02:	6a1b      	ldr	r3, [r3, #32]
 8011f04:	781b      	ldrb	r3, [r3, #0]
 8011f06:	73fb      	strb	r3, [r7, #15]
		if (c == 0) {
 8011f08:	7bfb      	ldrb	r3, [r7, #15]
 8011f0a:	2b00      	cmp	r3, #0
 8011f0c:	d102      	bne.n	8011f14 <dir_read+0x40>
			res = FR_NO_FILE; break; /* Reached to end of the directory */
 8011f0e:	2304      	movs	r3, #4
 8011f10:	75fb      	strb	r3, [r7, #23]
 8011f12:	e031      	b.n	8011f78 <dir_read+0xa4>
				}
			}
		} else
#endif
		{	/* On the FAT12/16/32 volume */
			dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;	/* Get attribute */
 8011f14:	687b      	ldr	r3, [r7, #4]
 8011f16:	6a1b      	ldr	r3, [r3, #32]
 8011f18:	330b      	adds	r3, #11
 8011f1a:	781b      	ldrb	r3, [r3, #0]
 8011f1c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8011f20:	73bb      	strb	r3, [r7, #14]
 8011f22:	687b      	ldr	r3, [r7, #4]
 8011f24:	7bba      	ldrb	r2, [r7, #14]
 8011f26:	719a      	strb	r2, [r3, #6]
					}
					break;
				}
			}
#else		/* Non LFN configuration */
			if (c != DDEM && c != '.' && a != AM_LFN && (int)((a & ~AM_ARC) == AM_VOL) == vol) {	/* Is it a valid entry? */
 8011f28:	7bfb      	ldrb	r3, [r7, #15]
 8011f2a:	2be5      	cmp	r3, #229	; 0xe5
 8011f2c:	d011      	beq.n	8011f52 <dir_read+0x7e>
 8011f2e:	7bfb      	ldrb	r3, [r7, #15]
 8011f30:	2b2e      	cmp	r3, #46	; 0x2e
 8011f32:	d00e      	beq.n	8011f52 <dir_read+0x7e>
 8011f34:	7bbb      	ldrb	r3, [r7, #14]
 8011f36:	2b0f      	cmp	r3, #15
 8011f38:	d00b      	beq.n	8011f52 <dir_read+0x7e>
 8011f3a:	7bbb      	ldrb	r3, [r7, #14]
 8011f3c:	f023 0320 	bic.w	r3, r3, #32
 8011f40:	2b08      	cmp	r3, #8
 8011f42:	bf0c      	ite	eq
 8011f44:	2301      	moveq	r3, #1
 8011f46:	2300      	movne	r3, #0
 8011f48:	b2db      	uxtb	r3, r3
 8011f4a:	461a      	mov	r2, r3
 8011f4c:	683b      	ldr	r3, [r7, #0]
 8011f4e:	4293      	cmp	r3, r2
 8011f50:	d00f      	beq.n	8011f72 <dir_read+0x9e>
				break;
			}
#endif
		}
		res = dir_next(dp, 0);		/* Next entry */
 8011f52:	2100      	movs	r1, #0
 8011f54:	6878      	ldr	r0, [r7, #4]
 8011f56:	f7ff fe72 	bl	8011c3e <dir_next>
 8011f5a:	4603      	mov	r3, r0
 8011f5c:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8011f5e:	7dfb      	ldrb	r3, [r7, #23]
 8011f60:	2b00      	cmp	r3, #0
 8011f62:	d108      	bne.n	8011f76 <dir_read+0xa2>
	while (dp->sect) {
 8011f64:	687b      	ldr	r3, [r7, #4]
 8011f66:	69db      	ldr	r3, [r3, #28]
 8011f68:	2b00      	cmp	r3, #0
 8011f6a:	d1be      	bne.n	8011eea <dir_read+0x16>
 8011f6c:	e004      	b.n	8011f78 <dir_read+0xa4>
		if (res != FR_OK) break;
 8011f6e:	bf00      	nop
 8011f70:	e002      	b.n	8011f78 <dir_read+0xa4>
				break;
 8011f72:	bf00      	nop
 8011f74:	e000      	b.n	8011f78 <dir_read+0xa4>
		if (res != FR_OK) break;
 8011f76:	bf00      	nop
	}

	if (res != FR_OK) dp->sect = 0;		/* Terminate the read operation on error or EOT */
 8011f78:	7dfb      	ldrb	r3, [r7, #23]
 8011f7a:	2b00      	cmp	r3, #0
 8011f7c:	d002      	beq.n	8011f84 <dir_read+0xb0>
 8011f7e:	687b      	ldr	r3, [r7, #4]
 8011f80:	2200      	movs	r2, #0
 8011f82:	61da      	str	r2, [r3, #28]
	return res;
 8011f84:	7dfb      	ldrb	r3, [r7, #23]
}
 8011f86:	4618      	mov	r0, r3
 8011f88:	3718      	adds	r7, #24
 8011f8a:	46bd      	mov	sp, r7
 8011f8c:	bd80      	pop	{r7, pc}

08011f8e <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 8011f8e:	b580      	push	{r7, lr}
 8011f90:	b086      	sub	sp, #24
 8011f92:	af00      	add	r7, sp, #0
 8011f94:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8011f96:	687b      	ldr	r3, [r7, #4]
 8011f98:	681b      	ldr	r3, [r3, #0]
 8011f9a:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8011f9c:	2100      	movs	r1, #0
 8011f9e:	6878      	ldr	r0, [r7, #4]
 8011fa0:	f7ff fdd2 	bl	8011b48 <dir_sdi>
 8011fa4:	4603      	mov	r3, r0
 8011fa6:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8011fa8:	7dfb      	ldrb	r3, [r7, #23]
 8011faa:	2b00      	cmp	r3, #0
 8011fac:	d001      	beq.n	8011fb2 <dir_find+0x24>
 8011fae:	7dfb      	ldrb	r3, [r7, #23]
 8011fb0:	e03e      	b.n	8012030 <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 8011fb2:	687b      	ldr	r3, [r7, #4]
 8011fb4:	69db      	ldr	r3, [r3, #28]
 8011fb6:	4619      	mov	r1, r3
 8011fb8:	6938      	ldr	r0, [r7, #16]
 8011fba:	f7ff fa47 	bl	801144c <move_window>
 8011fbe:	4603      	mov	r3, r0
 8011fc0:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8011fc2:	7dfb      	ldrb	r3, [r7, #23]
 8011fc4:	2b00      	cmp	r3, #0
 8011fc6:	d12f      	bne.n	8012028 <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 8011fc8:	687b      	ldr	r3, [r7, #4]
 8011fca:	6a1b      	ldr	r3, [r3, #32]
 8011fcc:	781b      	ldrb	r3, [r3, #0]
 8011fce:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8011fd0:	7bfb      	ldrb	r3, [r7, #15]
 8011fd2:	2b00      	cmp	r3, #0
 8011fd4:	d102      	bne.n	8011fdc <dir_find+0x4e>
 8011fd6:	2304      	movs	r3, #4
 8011fd8:	75fb      	strb	r3, [r7, #23]
 8011fda:	e028      	b.n	801202e <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 8011fdc:	687b      	ldr	r3, [r7, #4]
 8011fde:	6a1b      	ldr	r3, [r3, #32]
 8011fe0:	330b      	adds	r3, #11
 8011fe2:	781b      	ldrb	r3, [r3, #0]
 8011fe4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8011fe8:	b2da      	uxtb	r2, r3
 8011fea:	687b      	ldr	r3, [r7, #4]
 8011fec:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8011fee:	687b      	ldr	r3, [r7, #4]
 8011ff0:	6a1b      	ldr	r3, [r3, #32]
 8011ff2:	330b      	adds	r3, #11
 8011ff4:	781b      	ldrb	r3, [r3, #0]
 8011ff6:	f003 0308 	and.w	r3, r3, #8
 8011ffa:	2b00      	cmp	r3, #0
 8011ffc:	d10a      	bne.n	8012014 <dir_find+0x86>
 8011ffe:	687b      	ldr	r3, [r7, #4]
 8012000:	6a18      	ldr	r0, [r3, #32]
 8012002:	687b      	ldr	r3, [r7, #4]
 8012004:	3324      	adds	r3, #36	; 0x24
 8012006:	220b      	movs	r2, #11
 8012008:	4619      	mov	r1, r3
 801200a:	f7fe fffb 	bl	8011004 <mem_cmp>
 801200e:	4603      	mov	r3, r0
 8012010:	2b00      	cmp	r3, #0
 8012012:	d00b      	beq.n	801202c <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 8012014:	2100      	movs	r1, #0
 8012016:	6878      	ldr	r0, [r7, #4]
 8012018:	f7ff fe11 	bl	8011c3e <dir_next>
 801201c:	4603      	mov	r3, r0
 801201e:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8012020:	7dfb      	ldrb	r3, [r7, #23]
 8012022:	2b00      	cmp	r3, #0
 8012024:	d0c5      	beq.n	8011fb2 <dir_find+0x24>
 8012026:	e002      	b.n	801202e <dir_find+0xa0>
		if (res != FR_OK) break;
 8012028:	bf00      	nop
 801202a:	e000      	b.n	801202e <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 801202c:	bf00      	nop

	return res;
 801202e:	7dfb      	ldrb	r3, [r7, #23]
}
 8012030:	4618      	mov	r0, r3
 8012032:	3718      	adds	r7, #24
 8012034:	46bd      	mov	sp, r7
 8012036:	bd80      	pop	{r7, pc}

08012038 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8012038:	b580      	push	{r7, lr}
 801203a:	b084      	sub	sp, #16
 801203c:	af00      	add	r7, sp, #0
 801203e:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8012040:	687b      	ldr	r3, [r7, #4]
 8012042:	681b      	ldr	r3, [r3, #0]
 8012044:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 8012046:	2101      	movs	r1, #1
 8012048:	6878      	ldr	r0, [r7, #4]
 801204a:	f7ff febd 	bl	8011dc8 <dir_alloc>
 801204e:	4603      	mov	r3, r0
 8012050:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 8012052:	7bfb      	ldrb	r3, [r7, #15]
 8012054:	2b00      	cmp	r3, #0
 8012056:	d11c      	bne.n	8012092 <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 8012058:	687b      	ldr	r3, [r7, #4]
 801205a:	69db      	ldr	r3, [r3, #28]
 801205c:	4619      	mov	r1, r3
 801205e:	68b8      	ldr	r0, [r7, #8]
 8012060:	f7ff f9f4 	bl	801144c <move_window>
 8012064:	4603      	mov	r3, r0
 8012066:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8012068:	7bfb      	ldrb	r3, [r7, #15]
 801206a:	2b00      	cmp	r3, #0
 801206c:	d111      	bne.n	8012092 <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 801206e:	687b      	ldr	r3, [r7, #4]
 8012070:	6a1b      	ldr	r3, [r3, #32]
 8012072:	2220      	movs	r2, #32
 8012074:	2100      	movs	r1, #0
 8012076:	4618      	mov	r0, r3
 8012078:	f7fe ffa9 	bl	8010fce <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 801207c:	687b      	ldr	r3, [r7, #4]
 801207e:	6a18      	ldr	r0, [r3, #32]
 8012080:	687b      	ldr	r3, [r7, #4]
 8012082:	3324      	adds	r3, #36	; 0x24
 8012084:	220b      	movs	r2, #11
 8012086:	4619      	mov	r1, r3
 8012088:	f7fe ff80 	bl	8010f8c <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 801208c:	68bb      	ldr	r3, [r7, #8]
 801208e:	2201      	movs	r2, #1
 8012090:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 8012092:	7bfb      	ldrb	r3, [r7, #15]
}
 8012094:	4618      	mov	r0, r3
 8012096:	3710      	adds	r7, #16
 8012098:	46bd      	mov	sp, r7
 801209a:	bd80      	pop	{r7, pc}

0801209c <dir_remove>:

static
FRESULT dir_remove (	/* FR_OK:Succeeded, FR_DISK_ERR:A disk error */
	DIR* dp				/* Directory object pointing the entry to be removed */
)
{
 801209c:	b580      	push	{r7, lr}
 801209e:	b084      	sub	sp, #16
 80120a0:	af00      	add	r7, sp, #0
 80120a2:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 80120a4:	687b      	ldr	r3, [r7, #4]
 80120a6:	681b      	ldr	r3, [r3, #0]
 80120a8:	60fb      	str	r3, [r7, #12]
		} while (res == FR_OK);
		if (res == FR_NO_FILE) res = FR_INT_ERR;
	}
#else			/* Non LFN configuration */

	res = move_window(fs, dp->sect);
 80120aa:	687b      	ldr	r3, [r7, #4]
 80120ac:	69db      	ldr	r3, [r3, #28]
 80120ae:	4619      	mov	r1, r3
 80120b0:	68f8      	ldr	r0, [r7, #12]
 80120b2:	f7ff f9cb 	bl	801144c <move_window>
 80120b6:	4603      	mov	r3, r0
 80120b8:	72fb      	strb	r3, [r7, #11]
	if (res == FR_OK) {
 80120ba:	7afb      	ldrb	r3, [r7, #11]
 80120bc:	2b00      	cmp	r3, #0
 80120be:	d106      	bne.n	80120ce <dir_remove+0x32>
		dp->dir[DIR_Name] = DDEM;
 80120c0:	687b      	ldr	r3, [r7, #4]
 80120c2:	6a1b      	ldr	r3, [r3, #32]
 80120c4:	22e5      	movs	r2, #229	; 0xe5
 80120c6:	701a      	strb	r2, [r3, #0]
		fs->wflag = 1;
 80120c8:	68fb      	ldr	r3, [r7, #12]
 80120ca:	2201      	movs	r2, #1
 80120cc:	70da      	strb	r2, [r3, #3]
	}
#endif

	return res;
 80120ce:	7afb      	ldrb	r3, [r7, #11]
}
 80120d0:	4618      	mov	r0, r3
 80120d2:	3710      	adds	r7, #16
 80120d4:	46bd      	mov	sp, r7
 80120d6:	bd80      	pop	{r7, pc}

080120d8 <get_fileinfo>:
static
void get_fileinfo (		/* No return code */
	DIR* dp,			/* Pointer to the directory object */
	FILINFO* fno	 	/* Pointer to the file information to be filled */
)
{
 80120d8:	b580      	push	{r7, lr}
 80120da:	b086      	sub	sp, #24
 80120dc:	af00      	add	r7, sp, #0
 80120de:	6078      	str	r0, [r7, #4]
 80120e0:	6039      	str	r1, [r7, #0]
	WCHAR w, lfv;
	FATFS *fs = dp->obj.fs;
#endif


	fno->fname[0] = 0;		/* Invaidate file info */
 80120e2:	683b      	ldr	r3, [r7, #0]
 80120e4:	2200      	movs	r2, #0
 80120e6:	725a      	strb	r2, [r3, #9]
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 80120e8:	687b      	ldr	r3, [r7, #4]
 80120ea:	69db      	ldr	r3, [r3, #28]
 80120ec:	2b00      	cmp	r3, #0
 80120ee:	d04e      	beq.n	801218e <get_fileinfo+0xb6>
		if (!dp->dir[DIR_NTres]) j = 0;	/* Altname is no longer needed if neither LFN nor case info is exist. */
	}
	fno->altname[j] = 0;	/* Terminate the SFN */

#else	/* Non-LFN configuration */
	i = j = 0;
 80120f0:	2300      	movs	r3, #0
 80120f2:	613b      	str	r3, [r7, #16]
 80120f4:	693b      	ldr	r3, [r7, #16]
 80120f6:	617b      	str	r3, [r7, #20]
	while (i < 11) {		/* Copy name body and extension */
 80120f8:	e021      	b.n	801213e <get_fileinfo+0x66>
		c = (TCHAR)dp->dir[i++];
 80120fa:	687b      	ldr	r3, [r7, #4]
 80120fc:	6a1a      	ldr	r2, [r3, #32]
 80120fe:	697b      	ldr	r3, [r7, #20]
 8012100:	1c59      	adds	r1, r3, #1
 8012102:	6179      	str	r1, [r7, #20]
 8012104:	4413      	add	r3, r2
 8012106:	781b      	ldrb	r3, [r3, #0]
 8012108:	73fb      	strb	r3, [r7, #15]
		if (c == ' ') continue;				/* Skip padding spaces */
 801210a:	7bfb      	ldrb	r3, [r7, #15]
 801210c:	2b20      	cmp	r3, #32
 801210e:	d100      	bne.n	8012112 <get_fileinfo+0x3a>
 8012110:	e015      	b.n	801213e <get_fileinfo+0x66>
		if (c == RDDEM) c = (TCHAR)DDEM;	/* Restore replaced DDEM character */
 8012112:	7bfb      	ldrb	r3, [r7, #15]
 8012114:	2b05      	cmp	r3, #5
 8012116:	d101      	bne.n	801211c <get_fileinfo+0x44>
 8012118:	23e5      	movs	r3, #229	; 0xe5
 801211a:	73fb      	strb	r3, [r7, #15]
		if (i == 9) fno->fname[j++] = '.';	/* Insert a . if extension is exist */
 801211c:	697b      	ldr	r3, [r7, #20]
 801211e:	2b09      	cmp	r3, #9
 8012120:	d106      	bne.n	8012130 <get_fileinfo+0x58>
 8012122:	693b      	ldr	r3, [r7, #16]
 8012124:	1c5a      	adds	r2, r3, #1
 8012126:	613a      	str	r2, [r7, #16]
 8012128:	683a      	ldr	r2, [r7, #0]
 801212a:	4413      	add	r3, r2
 801212c:	222e      	movs	r2, #46	; 0x2e
 801212e:	725a      	strb	r2, [r3, #9]
		fno->fname[j++] = c;
 8012130:	693b      	ldr	r3, [r7, #16]
 8012132:	1c5a      	adds	r2, r3, #1
 8012134:	613a      	str	r2, [r7, #16]
 8012136:	683a      	ldr	r2, [r7, #0]
 8012138:	4413      	add	r3, r2
 801213a:	7bfa      	ldrb	r2, [r7, #15]
 801213c:	725a      	strb	r2, [r3, #9]
	while (i < 11) {		/* Copy name body and extension */
 801213e:	697b      	ldr	r3, [r7, #20]
 8012140:	2b0a      	cmp	r3, #10
 8012142:	d9da      	bls.n	80120fa <get_fileinfo+0x22>
	}
	fno->fname[j] = 0;
 8012144:	683a      	ldr	r2, [r7, #0]
 8012146:	693b      	ldr	r3, [r7, #16]
 8012148:	4413      	add	r3, r2
 801214a:	3309      	adds	r3, #9
 801214c:	2200      	movs	r2, #0
 801214e:	701a      	strb	r2, [r3, #0]
#endif

	fno->fattrib = dp->dir[DIR_Attr];				/* Attribute */
 8012150:	687b      	ldr	r3, [r7, #4]
 8012152:	6a1b      	ldr	r3, [r3, #32]
 8012154:	7ada      	ldrb	r2, [r3, #11]
 8012156:	683b      	ldr	r3, [r7, #0]
 8012158:	721a      	strb	r2, [r3, #8]
	fno->fsize = ld_dword(dp->dir + DIR_FileSize);	/* Size */
 801215a:	687b      	ldr	r3, [r7, #4]
 801215c:	6a1b      	ldr	r3, [r3, #32]
 801215e:	331c      	adds	r3, #28
 8012160:	4618      	mov	r0, r3
 8012162:	f7fe fea9 	bl	8010eb8 <ld_dword>
 8012166:	4602      	mov	r2, r0
 8012168:	683b      	ldr	r3, [r7, #0]
 801216a:	601a      	str	r2, [r3, #0]
	tm = ld_dword(dp->dir + DIR_ModTime);			/* Timestamp */
 801216c:	687b      	ldr	r3, [r7, #4]
 801216e:	6a1b      	ldr	r3, [r3, #32]
 8012170:	3316      	adds	r3, #22
 8012172:	4618      	mov	r0, r3
 8012174:	f7fe fea0 	bl	8010eb8 <ld_dword>
 8012178:	60b8      	str	r0, [r7, #8]
	fno->ftime = (WORD)tm; fno->fdate = (WORD)(tm >> 16);
 801217a:	68bb      	ldr	r3, [r7, #8]
 801217c:	b29a      	uxth	r2, r3
 801217e:	683b      	ldr	r3, [r7, #0]
 8012180:	80da      	strh	r2, [r3, #6]
 8012182:	68bb      	ldr	r3, [r7, #8]
 8012184:	0c1b      	lsrs	r3, r3, #16
 8012186:	b29a      	uxth	r2, r3
 8012188:	683b      	ldr	r3, [r7, #0]
 801218a:	809a      	strh	r2, [r3, #4]
 801218c:	e000      	b.n	8012190 <get_fileinfo+0xb8>
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 801218e:	bf00      	nop
}
 8012190:	3718      	adds	r7, #24
 8012192:	46bd      	mov	sp, r7
 8012194:	bd80      	pop	{r7, pc}
	...

08012198 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8012198:	b580      	push	{r7, lr}
 801219a:	b088      	sub	sp, #32
 801219c:	af00      	add	r7, sp, #0
 801219e:	6078      	str	r0, [r7, #4]
 80121a0:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 80121a2:	683b      	ldr	r3, [r7, #0]
 80121a4:	681b      	ldr	r3, [r3, #0]
 80121a6:	60fb      	str	r3, [r7, #12]
 80121a8:	687b      	ldr	r3, [r7, #4]
 80121aa:	3324      	adds	r3, #36	; 0x24
 80121ac:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 80121ae:	220b      	movs	r2, #11
 80121b0:	2120      	movs	r1, #32
 80121b2:	68b8      	ldr	r0, [r7, #8]
 80121b4:	f7fe ff0b 	bl	8010fce <mem_set>
	si = i = 0; ni = 8;
 80121b8:	2300      	movs	r3, #0
 80121ba:	613b      	str	r3, [r7, #16]
 80121bc:	693b      	ldr	r3, [r7, #16]
 80121be:	61fb      	str	r3, [r7, #28]
 80121c0:	2308      	movs	r3, #8
 80121c2:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 80121c4:	69fb      	ldr	r3, [r7, #28]
 80121c6:	1c5a      	adds	r2, r3, #1
 80121c8:	61fa      	str	r2, [r7, #28]
 80121ca:	68fa      	ldr	r2, [r7, #12]
 80121cc:	4413      	add	r3, r2
 80121ce:	781b      	ldrb	r3, [r3, #0]
 80121d0:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 80121d2:	7efb      	ldrb	r3, [r7, #27]
 80121d4:	2b20      	cmp	r3, #32
 80121d6:	d94e      	bls.n	8012276 <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 80121d8:	7efb      	ldrb	r3, [r7, #27]
 80121da:	2b2f      	cmp	r3, #47	; 0x2f
 80121dc:	d006      	beq.n	80121ec <create_name+0x54>
 80121de:	7efb      	ldrb	r3, [r7, #27]
 80121e0:	2b5c      	cmp	r3, #92	; 0x5c
 80121e2:	d110      	bne.n	8012206 <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 80121e4:	e002      	b.n	80121ec <create_name+0x54>
 80121e6:	69fb      	ldr	r3, [r7, #28]
 80121e8:	3301      	adds	r3, #1
 80121ea:	61fb      	str	r3, [r7, #28]
 80121ec:	68fa      	ldr	r2, [r7, #12]
 80121ee:	69fb      	ldr	r3, [r7, #28]
 80121f0:	4413      	add	r3, r2
 80121f2:	781b      	ldrb	r3, [r3, #0]
 80121f4:	2b2f      	cmp	r3, #47	; 0x2f
 80121f6:	d0f6      	beq.n	80121e6 <create_name+0x4e>
 80121f8:	68fa      	ldr	r2, [r7, #12]
 80121fa:	69fb      	ldr	r3, [r7, #28]
 80121fc:	4413      	add	r3, r2
 80121fe:	781b      	ldrb	r3, [r3, #0]
 8012200:	2b5c      	cmp	r3, #92	; 0x5c
 8012202:	d0f0      	beq.n	80121e6 <create_name+0x4e>
			break;
 8012204:	e038      	b.n	8012278 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 8012206:	7efb      	ldrb	r3, [r7, #27]
 8012208:	2b2e      	cmp	r3, #46	; 0x2e
 801220a:	d003      	beq.n	8012214 <create_name+0x7c>
 801220c:	693a      	ldr	r2, [r7, #16]
 801220e:	697b      	ldr	r3, [r7, #20]
 8012210:	429a      	cmp	r2, r3
 8012212:	d30c      	bcc.n	801222e <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 8012214:	697b      	ldr	r3, [r7, #20]
 8012216:	2b0b      	cmp	r3, #11
 8012218:	d002      	beq.n	8012220 <create_name+0x88>
 801221a:	7efb      	ldrb	r3, [r7, #27]
 801221c:	2b2e      	cmp	r3, #46	; 0x2e
 801221e:	d001      	beq.n	8012224 <create_name+0x8c>
 8012220:	2306      	movs	r3, #6
 8012222:	e044      	b.n	80122ae <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 8012224:	2308      	movs	r3, #8
 8012226:	613b      	str	r3, [r7, #16]
 8012228:	230b      	movs	r3, #11
 801222a:	617b      	str	r3, [r7, #20]
			continue;
 801222c:	e022      	b.n	8012274 <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 801222e:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8012232:	2b00      	cmp	r3, #0
 8012234:	da04      	bge.n	8012240 <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 8012236:	7efb      	ldrb	r3, [r7, #27]
 8012238:	3b80      	subs	r3, #128	; 0x80
 801223a:	4a1f      	ldr	r2, [pc, #124]	; (80122b8 <create_name+0x120>)
 801223c:	5cd3      	ldrb	r3, [r2, r3]
 801223e:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 8012240:	7efb      	ldrb	r3, [r7, #27]
 8012242:	4619      	mov	r1, r3
 8012244:	481d      	ldr	r0, [pc, #116]	; (80122bc <create_name+0x124>)
 8012246:	f7fe ff04 	bl	8011052 <chk_chr>
 801224a:	4603      	mov	r3, r0
 801224c:	2b00      	cmp	r3, #0
 801224e:	d001      	beq.n	8012254 <create_name+0xbc>
 8012250:	2306      	movs	r3, #6
 8012252:	e02c      	b.n	80122ae <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 8012254:	7efb      	ldrb	r3, [r7, #27]
 8012256:	2b60      	cmp	r3, #96	; 0x60
 8012258:	d905      	bls.n	8012266 <create_name+0xce>
 801225a:	7efb      	ldrb	r3, [r7, #27]
 801225c:	2b7a      	cmp	r3, #122	; 0x7a
 801225e:	d802      	bhi.n	8012266 <create_name+0xce>
 8012260:	7efb      	ldrb	r3, [r7, #27]
 8012262:	3b20      	subs	r3, #32
 8012264:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 8012266:	693b      	ldr	r3, [r7, #16]
 8012268:	1c5a      	adds	r2, r3, #1
 801226a:	613a      	str	r2, [r7, #16]
 801226c:	68ba      	ldr	r2, [r7, #8]
 801226e:	4413      	add	r3, r2
 8012270:	7efa      	ldrb	r2, [r7, #27]
 8012272:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 8012274:	e7a6      	b.n	80121c4 <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 8012276:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 8012278:	68fa      	ldr	r2, [r7, #12]
 801227a:	69fb      	ldr	r3, [r7, #28]
 801227c:	441a      	add	r2, r3
 801227e:	683b      	ldr	r3, [r7, #0]
 8012280:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 8012282:	693b      	ldr	r3, [r7, #16]
 8012284:	2b00      	cmp	r3, #0
 8012286:	d101      	bne.n	801228c <create_name+0xf4>
 8012288:	2306      	movs	r3, #6
 801228a:	e010      	b.n	80122ae <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 801228c:	68bb      	ldr	r3, [r7, #8]
 801228e:	781b      	ldrb	r3, [r3, #0]
 8012290:	2be5      	cmp	r3, #229	; 0xe5
 8012292:	d102      	bne.n	801229a <create_name+0x102>
 8012294:	68bb      	ldr	r3, [r7, #8]
 8012296:	2205      	movs	r2, #5
 8012298:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 801229a:	7efb      	ldrb	r3, [r7, #27]
 801229c:	2b20      	cmp	r3, #32
 801229e:	d801      	bhi.n	80122a4 <create_name+0x10c>
 80122a0:	2204      	movs	r2, #4
 80122a2:	e000      	b.n	80122a6 <create_name+0x10e>
 80122a4:	2200      	movs	r2, #0
 80122a6:	68bb      	ldr	r3, [r7, #8]
 80122a8:	330b      	adds	r3, #11
 80122aa:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 80122ac:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 80122ae:	4618      	mov	r0, r3
 80122b0:	3720      	adds	r7, #32
 80122b2:	46bd      	mov	sp, r7
 80122b4:	bd80      	pop	{r7, pc}
 80122b6:	bf00      	nop
 80122b8:	0801da5c 	.word	0x0801da5c
 80122bc:	0801d220 	.word	0x0801d220

080122c0 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 80122c0:	b580      	push	{r7, lr}
 80122c2:	b086      	sub	sp, #24
 80122c4:	af00      	add	r7, sp, #0
 80122c6:	6078      	str	r0, [r7, #4]
 80122c8:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 80122ca:	687b      	ldr	r3, [r7, #4]
 80122cc:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 80122ce:	693b      	ldr	r3, [r7, #16]
 80122d0:	681b      	ldr	r3, [r3, #0]
 80122d2:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 80122d4:	e002      	b.n	80122dc <follow_path+0x1c>
 80122d6:	683b      	ldr	r3, [r7, #0]
 80122d8:	3301      	adds	r3, #1
 80122da:	603b      	str	r3, [r7, #0]
 80122dc:	683b      	ldr	r3, [r7, #0]
 80122de:	781b      	ldrb	r3, [r3, #0]
 80122e0:	2b2f      	cmp	r3, #47	; 0x2f
 80122e2:	d0f8      	beq.n	80122d6 <follow_path+0x16>
 80122e4:	683b      	ldr	r3, [r7, #0]
 80122e6:	781b      	ldrb	r3, [r3, #0]
 80122e8:	2b5c      	cmp	r3, #92	; 0x5c
 80122ea:	d0f4      	beq.n	80122d6 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 80122ec:	693b      	ldr	r3, [r7, #16]
 80122ee:	2200      	movs	r2, #0
 80122f0:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 80122f2:	683b      	ldr	r3, [r7, #0]
 80122f4:	781b      	ldrb	r3, [r3, #0]
 80122f6:	2b1f      	cmp	r3, #31
 80122f8:	d80a      	bhi.n	8012310 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 80122fa:	687b      	ldr	r3, [r7, #4]
 80122fc:	2280      	movs	r2, #128	; 0x80
 80122fe:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 8012302:	2100      	movs	r1, #0
 8012304:	6878      	ldr	r0, [r7, #4]
 8012306:	f7ff fc1f 	bl	8011b48 <dir_sdi>
 801230a:	4603      	mov	r3, r0
 801230c:	75fb      	strb	r3, [r7, #23]
 801230e:	e043      	b.n	8012398 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8012310:	463b      	mov	r3, r7
 8012312:	4619      	mov	r1, r3
 8012314:	6878      	ldr	r0, [r7, #4]
 8012316:	f7ff ff3f 	bl	8012198 <create_name>
 801231a:	4603      	mov	r3, r0
 801231c:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 801231e:	7dfb      	ldrb	r3, [r7, #23]
 8012320:	2b00      	cmp	r3, #0
 8012322:	d134      	bne.n	801238e <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 8012324:	6878      	ldr	r0, [r7, #4]
 8012326:	f7ff fe32 	bl	8011f8e <dir_find>
 801232a:	4603      	mov	r3, r0
 801232c:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 801232e:	687b      	ldr	r3, [r7, #4]
 8012330:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8012334:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 8012336:	7dfb      	ldrb	r3, [r7, #23]
 8012338:	2b00      	cmp	r3, #0
 801233a:	d00a      	beq.n	8012352 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 801233c:	7dfb      	ldrb	r3, [r7, #23]
 801233e:	2b04      	cmp	r3, #4
 8012340:	d127      	bne.n	8012392 <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8012342:	7afb      	ldrb	r3, [r7, #11]
 8012344:	f003 0304 	and.w	r3, r3, #4
 8012348:	2b00      	cmp	r3, #0
 801234a:	d122      	bne.n	8012392 <follow_path+0xd2>
 801234c:	2305      	movs	r3, #5
 801234e:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 8012350:	e01f      	b.n	8012392 <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8012352:	7afb      	ldrb	r3, [r7, #11]
 8012354:	f003 0304 	and.w	r3, r3, #4
 8012358:	2b00      	cmp	r3, #0
 801235a:	d11c      	bne.n	8012396 <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 801235c:	693b      	ldr	r3, [r7, #16]
 801235e:	799b      	ldrb	r3, [r3, #6]
 8012360:	f003 0310 	and.w	r3, r3, #16
 8012364:	2b00      	cmp	r3, #0
 8012366:	d102      	bne.n	801236e <follow_path+0xae>
				res = FR_NO_PATH; break;
 8012368:	2305      	movs	r3, #5
 801236a:	75fb      	strb	r3, [r7, #23]
 801236c:	e014      	b.n	8012398 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 801236e:	68fb      	ldr	r3, [r7, #12]
 8012370:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8012374:	687b      	ldr	r3, [r7, #4]
 8012376:	695b      	ldr	r3, [r3, #20]
 8012378:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801237c:	4413      	add	r3, r2
 801237e:	4619      	mov	r1, r3
 8012380:	68f8      	ldr	r0, [r7, #12]
 8012382:	f7ff fd68 	bl	8011e56 <ld_clust>
 8012386:	4602      	mov	r2, r0
 8012388:	693b      	ldr	r3, [r7, #16]
 801238a:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 801238c:	e7c0      	b.n	8012310 <follow_path+0x50>
			if (res != FR_OK) break;
 801238e:	bf00      	nop
 8012390:	e002      	b.n	8012398 <follow_path+0xd8>
				break;
 8012392:	bf00      	nop
 8012394:	e000      	b.n	8012398 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8012396:	bf00      	nop
			}
		}
	}

	return res;
 8012398:	7dfb      	ldrb	r3, [r7, #23]
}
 801239a:	4618      	mov	r0, r3
 801239c:	3718      	adds	r7, #24
 801239e:	46bd      	mov	sp, r7
 80123a0:	bd80      	pop	{r7, pc}

080123a2 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 80123a2:	b480      	push	{r7}
 80123a4:	b087      	sub	sp, #28
 80123a6:	af00      	add	r7, sp, #0
 80123a8:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 80123aa:	f04f 33ff 	mov.w	r3, #4294967295
 80123ae:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 80123b0:	687b      	ldr	r3, [r7, #4]
 80123b2:	681b      	ldr	r3, [r3, #0]
 80123b4:	2b00      	cmp	r3, #0
 80123b6:	d031      	beq.n	801241c <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 80123b8:	687b      	ldr	r3, [r7, #4]
 80123ba:	681b      	ldr	r3, [r3, #0]
 80123bc:	617b      	str	r3, [r7, #20]
 80123be:	e002      	b.n	80123c6 <get_ldnumber+0x24>
 80123c0:	697b      	ldr	r3, [r7, #20]
 80123c2:	3301      	adds	r3, #1
 80123c4:	617b      	str	r3, [r7, #20]
 80123c6:	697b      	ldr	r3, [r7, #20]
 80123c8:	781b      	ldrb	r3, [r3, #0]
 80123ca:	2b20      	cmp	r3, #32
 80123cc:	d903      	bls.n	80123d6 <get_ldnumber+0x34>
 80123ce:	697b      	ldr	r3, [r7, #20]
 80123d0:	781b      	ldrb	r3, [r3, #0]
 80123d2:	2b3a      	cmp	r3, #58	; 0x3a
 80123d4:	d1f4      	bne.n	80123c0 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 80123d6:	697b      	ldr	r3, [r7, #20]
 80123d8:	781b      	ldrb	r3, [r3, #0]
 80123da:	2b3a      	cmp	r3, #58	; 0x3a
 80123dc:	d11c      	bne.n	8012418 <get_ldnumber+0x76>
			tp = *path;
 80123de:	687b      	ldr	r3, [r7, #4]
 80123e0:	681b      	ldr	r3, [r3, #0]
 80123e2:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 80123e4:	68fb      	ldr	r3, [r7, #12]
 80123e6:	1c5a      	adds	r2, r3, #1
 80123e8:	60fa      	str	r2, [r7, #12]
 80123ea:	781b      	ldrb	r3, [r3, #0]
 80123ec:	3b30      	subs	r3, #48	; 0x30
 80123ee:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 80123f0:	68bb      	ldr	r3, [r7, #8]
 80123f2:	2b09      	cmp	r3, #9
 80123f4:	d80e      	bhi.n	8012414 <get_ldnumber+0x72>
 80123f6:	68fa      	ldr	r2, [r7, #12]
 80123f8:	697b      	ldr	r3, [r7, #20]
 80123fa:	429a      	cmp	r2, r3
 80123fc:	d10a      	bne.n	8012414 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 80123fe:	68bb      	ldr	r3, [r7, #8]
 8012400:	2b00      	cmp	r3, #0
 8012402:	d107      	bne.n	8012414 <get_ldnumber+0x72>
					vol = (int)i;
 8012404:	68bb      	ldr	r3, [r7, #8]
 8012406:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8012408:	697b      	ldr	r3, [r7, #20]
 801240a:	3301      	adds	r3, #1
 801240c:	617b      	str	r3, [r7, #20]
 801240e:	687b      	ldr	r3, [r7, #4]
 8012410:	697a      	ldr	r2, [r7, #20]
 8012412:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8012414:	693b      	ldr	r3, [r7, #16]
 8012416:	e002      	b.n	801241e <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8012418:	2300      	movs	r3, #0
 801241a:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 801241c:	693b      	ldr	r3, [r7, #16]
}
 801241e:	4618      	mov	r0, r3
 8012420:	371c      	adds	r7, #28
 8012422:	46bd      	mov	sp, r7
 8012424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012428:	4770      	bx	lr
	...

0801242c <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 801242c:	b580      	push	{r7, lr}
 801242e:	b082      	sub	sp, #8
 8012430:	af00      	add	r7, sp, #0
 8012432:	6078      	str	r0, [r7, #4]
 8012434:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8012436:	687b      	ldr	r3, [r7, #4]
 8012438:	2200      	movs	r2, #0
 801243a:	70da      	strb	r2, [r3, #3]
 801243c:	687b      	ldr	r3, [r7, #4]
 801243e:	f04f 32ff 	mov.w	r2, #4294967295
 8012442:	631a      	str	r2, [r3, #48]	; 0x30
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8012444:	6839      	ldr	r1, [r7, #0]
 8012446:	6878      	ldr	r0, [r7, #4]
 8012448:	f7ff f800 	bl	801144c <move_window>
 801244c:	4603      	mov	r3, r0
 801244e:	2b00      	cmp	r3, #0
 8012450:	d001      	beq.n	8012456 <check_fs+0x2a>
 8012452:	2304      	movs	r3, #4
 8012454:	e038      	b.n	80124c8 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8012456:	687b      	ldr	r3, [r7, #4]
 8012458:	3334      	adds	r3, #52	; 0x34
 801245a:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 801245e:	4618      	mov	r0, r3
 8012460:	f7fe fd12 	bl	8010e88 <ld_word>
 8012464:	4603      	mov	r3, r0
 8012466:	461a      	mov	r2, r3
 8012468:	f64a 2355 	movw	r3, #43605	; 0xaa55
 801246c:	429a      	cmp	r2, r3
 801246e:	d001      	beq.n	8012474 <check_fs+0x48>
 8012470:	2303      	movs	r3, #3
 8012472:	e029      	b.n	80124c8 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8012474:	687b      	ldr	r3, [r7, #4]
 8012476:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 801247a:	2be9      	cmp	r3, #233	; 0xe9
 801247c:	d009      	beq.n	8012492 <check_fs+0x66>
 801247e:	687b      	ldr	r3, [r7, #4]
 8012480:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8012484:	2beb      	cmp	r3, #235	; 0xeb
 8012486:	d11e      	bne.n	80124c6 <check_fs+0x9a>
 8012488:	687b      	ldr	r3, [r7, #4]
 801248a:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 801248e:	2b90      	cmp	r3, #144	; 0x90
 8012490:	d119      	bne.n	80124c6 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8012492:	687b      	ldr	r3, [r7, #4]
 8012494:	3334      	adds	r3, #52	; 0x34
 8012496:	3336      	adds	r3, #54	; 0x36
 8012498:	4618      	mov	r0, r3
 801249a:	f7fe fd0d 	bl	8010eb8 <ld_dword>
 801249e:	4603      	mov	r3, r0
 80124a0:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80124a4:	4a0a      	ldr	r2, [pc, #40]	; (80124d0 <check_fs+0xa4>)
 80124a6:	4293      	cmp	r3, r2
 80124a8:	d101      	bne.n	80124ae <check_fs+0x82>
 80124aa:	2300      	movs	r3, #0
 80124ac:	e00c      	b.n	80124c8 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 80124ae:	687b      	ldr	r3, [r7, #4]
 80124b0:	3334      	adds	r3, #52	; 0x34
 80124b2:	3352      	adds	r3, #82	; 0x52
 80124b4:	4618      	mov	r0, r3
 80124b6:	f7fe fcff 	bl	8010eb8 <ld_dword>
 80124ba:	4603      	mov	r3, r0
 80124bc:	4a05      	ldr	r2, [pc, #20]	; (80124d4 <check_fs+0xa8>)
 80124be:	4293      	cmp	r3, r2
 80124c0:	d101      	bne.n	80124c6 <check_fs+0x9a>
 80124c2:	2300      	movs	r3, #0
 80124c4:	e000      	b.n	80124c8 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 80124c6:	2302      	movs	r3, #2
}
 80124c8:	4618      	mov	r0, r3
 80124ca:	3708      	adds	r7, #8
 80124cc:	46bd      	mov	sp, r7
 80124ce:	bd80      	pop	{r7, pc}
 80124d0:	00544146 	.word	0x00544146
 80124d4:	33544146 	.word	0x33544146

080124d8 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 80124d8:	b580      	push	{r7, lr}
 80124da:	b096      	sub	sp, #88	; 0x58
 80124dc:	af00      	add	r7, sp, #0
 80124de:	60f8      	str	r0, [r7, #12]
 80124e0:	60b9      	str	r1, [r7, #8]
 80124e2:	4613      	mov	r3, r2
 80124e4:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 80124e6:	68bb      	ldr	r3, [r7, #8]
 80124e8:	2200      	movs	r2, #0
 80124ea:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 80124ec:	68f8      	ldr	r0, [r7, #12]
 80124ee:	f7ff ff58 	bl	80123a2 <get_ldnumber>
 80124f2:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 80124f4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80124f6:	2b00      	cmp	r3, #0
 80124f8:	da01      	bge.n	80124fe <find_volume+0x26>
 80124fa:	230b      	movs	r3, #11
 80124fc:	e235      	b.n	801296a <find_volume+0x492>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 80124fe:	4aa5      	ldr	r2, [pc, #660]	; (8012794 <find_volume+0x2bc>)
 8012500:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8012502:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8012506:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8012508:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801250a:	2b00      	cmp	r3, #0
 801250c:	d101      	bne.n	8012512 <find_volume+0x3a>
 801250e:	230c      	movs	r3, #12
 8012510:	e22b      	b.n	801296a <find_volume+0x492>

	ENTER_FF(fs);						/* Lock the volume */
 8012512:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8012514:	f7fe fdb8 	bl	8011088 <lock_fs>
 8012518:	4603      	mov	r3, r0
 801251a:	2b00      	cmp	r3, #0
 801251c:	d101      	bne.n	8012522 <find_volume+0x4a>
 801251e:	230f      	movs	r3, #15
 8012520:	e223      	b.n	801296a <find_volume+0x492>
	*rfs = fs;							/* Return pointer to the file system object */
 8012522:	68bb      	ldr	r3, [r7, #8]
 8012524:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8012526:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8012528:	79fb      	ldrb	r3, [r7, #7]
 801252a:	f023 0301 	bic.w	r3, r3, #1
 801252e:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8012530:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012532:	781b      	ldrb	r3, [r3, #0]
 8012534:	2b00      	cmp	r3, #0
 8012536:	d01a      	beq.n	801256e <find_volume+0x96>
		stat = disk_status(fs->drv);
 8012538:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801253a:	785b      	ldrb	r3, [r3, #1]
 801253c:	4618      	mov	r0, r3
 801253e:	f7fe fc05 	bl	8010d4c <disk_status>
 8012542:	4603      	mov	r3, r0
 8012544:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8012548:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 801254c:	f003 0301 	and.w	r3, r3, #1
 8012550:	2b00      	cmp	r3, #0
 8012552:	d10c      	bne.n	801256e <find_volume+0x96>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8012554:	79fb      	ldrb	r3, [r7, #7]
 8012556:	2b00      	cmp	r3, #0
 8012558:	d007      	beq.n	801256a <find_volume+0x92>
 801255a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 801255e:	f003 0304 	and.w	r3, r3, #4
 8012562:	2b00      	cmp	r3, #0
 8012564:	d001      	beq.n	801256a <find_volume+0x92>
				return FR_WRITE_PROTECTED;
 8012566:	230a      	movs	r3, #10
 8012568:	e1ff      	b.n	801296a <find_volume+0x492>
			}
			return FR_OK;				/* The file system object is valid */
 801256a:	2300      	movs	r3, #0
 801256c:	e1fd      	b.n	801296a <find_volume+0x492>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 801256e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012570:	2200      	movs	r2, #0
 8012572:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8012574:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8012576:	b2da      	uxtb	r2, r3
 8012578:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801257a:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 801257c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801257e:	785b      	ldrb	r3, [r3, #1]
 8012580:	4618      	mov	r0, r3
 8012582:	f7fe fbfd 	bl	8010d80 <disk_initialize>
 8012586:	4603      	mov	r3, r0
 8012588:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 801258c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8012590:	f003 0301 	and.w	r3, r3, #1
 8012594:	2b00      	cmp	r3, #0
 8012596:	d001      	beq.n	801259c <find_volume+0xc4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8012598:	2303      	movs	r3, #3
 801259a:	e1e6      	b.n	801296a <find_volume+0x492>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 801259c:	79fb      	ldrb	r3, [r7, #7]
 801259e:	2b00      	cmp	r3, #0
 80125a0:	d007      	beq.n	80125b2 <find_volume+0xda>
 80125a2:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80125a6:	f003 0304 	and.w	r3, r3, #4
 80125aa:	2b00      	cmp	r3, #0
 80125ac:	d001      	beq.n	80125b2 <find_volume+0xda>
		return FR_WRITE_PROTECTED;
 80125ae:	230a      	movs	r3, #10
 80125b0:	e1db      	b.n	801296a <find_volume+0x492>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 80125b2:	2300      	movs	r3, #0
 80125b4:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 80125b6:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80125b8:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80125ba:	f7ff ff37 	bl	801242c <check_fs>
 80125be:	4603      	mov	r3, r0
 80125c0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 80125c4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80125c8:	2b02      	cmp	r3, #2
 80125ca:	d149      	bne.n	8012660 <find_volume+0x188>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 80125cc:	2300      	movs	r3, #0
 80125ce:	643b      	str	r3, [r7, #64]	; 0x40
 80125d0:	e01e      	b.n	8012610 <find_volume+0x138>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 80125d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80125d4:	f103 0234 	add.w	r2, r3, #52	; 0x34
 80125d8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80125da:	011b      	lsls	r3, r3, #4
 80125dc:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 80125e0:	4413      	add	r3, r2
 80125e2:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 80125e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80125e6:	3304      	adds	r3, #4
 80125e8:	781b      	ldrb	r3, [r3, #0]
 80125ea:	2b00      	cmp	r3, #0
 80125ec:	d006      	beq.n	80125fc <find_volume+0x124>
 80125ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80125f0:	3308      	adds	r3, #8
 80125f2:	4618      	mov	r0, r3
 80125f4:	f7fe fc60 	bl	8010eb8 <ld_dword>
 80125f8:	4602      	mov	r2, r0
 80125fa:	e000      	b.n	80125fe <find_volume+0x126>
 80125fc:	2200      	movs	r2, #0
 80125fe:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8012600:	009b      	lsls	r3, r3, #2
 8012602:	3358      	adds	r3, #88	; 0x58
 8012604:	443b      	add	r3, r7
 8012606:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 801260a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801260c:	3301      	adds	r3, #1
 801260e:	643b      	str	r3, [r7, #64]	; 0x40
 8012610:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8012612:	2b03      	cmp	r3, #3
 8012614:	d9dd      	bls.n	80125d2 <find_volume+0xfa>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 8012616:	2300      	movs	r3, #0
 8012618:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 801261a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801261c:	2b00      	cmp	r3, #0
 801261e:	d002      	beq.n	8012626 <find_volume+0x14e>
 8012620:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8012622:	3b01      	subs	r3, #1
 8012624:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 8012626:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8012628:	009b      	lsls	r3, r3, #2
 801262a:	3358      	adds	r3, #88	; 0x58
 801262c:	443b      	add	r3, r7
 801262e:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8012632:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8012634:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8012636:	2b00      	cmp	r3, #0
 8012638:	d005      	beq.n	8012646 <find_volume+0x16e>
 801263a:	6d39      	ldr	r1, [r7, #80]	; 0x50
 801263c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 801263e:	f7ff fef5 	bl	801242c <check_fs>
 8012642:	4603      	mov	r3, r0
 8012644:	e000      	b.n	8012648 <find_volume+0x170>
 8012646:	2303      	movs	r3, #3
 8012648:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 801264c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8012650:	2b01      	cmp	r3, #1
 8012652:	d905      	bls.n	8012660 <find_volume+0x188>
 8012654:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8012656:	3301      	adds	r3, #1
 8012658:	643b      	str	r3, [r7, #64]	; 0x40
 801265a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801265c:	2b03      	cmp	r3, #3
 801265e:	d9e2      	bls.n	8012626 <find_volume+0x14e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8012660:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8012664:	2b04      	cmp	r3, #4
 8012666:	d101      	bne.n	801266c <find_volume+0x194>
 8012668:	2301      	movs	r3, #1
 801266a:	e17e      	b.n	801296a <find_volume+0x492>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 801266c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8012670:	2b01      	cmp	r3, #1
 8012672:	d901      	bls.n	8012678 <find_volume+0x1a0>
 8012674:	230d      	movs	r3, #13
 8012676:	e178      	b.n	801296a <find_volume+0x492>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8012678:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801267a:	3334      	adds	r3, #52	; 0x34
 801267c:	330b      	adds	r3, #11
 801267e:	4618      	mov	r0, r3
 8012680:	f7fe fc02 	bl	8010e88 <ld_word>
 8012684:	4603      	mov	r3, r0
 8012686:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801268a:	d001      	beq.n	8012690 <find_volume+0x1b8>
 801268c:	230d      	movs	r3, #13
 801268e:	e16c      	b.n	801296a <find_volume+0x492>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8012690:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012692:	3334      	adds	r3, #52	; 0x34
 8012694:	3316      	adds	r3, #22
 8012696:	4618      	mov	r0, r3
 8012698:	f7fe fbf6 	bl	8010e88 <ld_word>
 801269c:	4603      	mov	r3, r0
 801269e:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 80126a0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80126a2:	2b00      	cmp	r3, #0
 80126a4:	d106      	bne.n	80126b4 <find_volume+0x1dc>
 80126a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80126a8:	3334      	adds	r3, #52	; 0x34
 80126aa:	3324      	adds	r3, #36	; 0x24
 80126ac:	4618      	mov	r0, r3
 80126ae:	f7fe fc03 	bl	8010eb8 <ld_dword>
 80126b2:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 80126b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80126b6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80126b8:	61da      	str	r2, [r3, #28]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 80126ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80126bc:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 80126c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80126c2:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 80126c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80126c6:	789b      	ldrb	r3, [r3, #2]
 80126c8:	2b01      	cmp	r3, #1
 80126ca:	d005      	beq.n	80126d8 <find_volume+0x200>
 80126cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80126ce:	789b      	ldrb	r3, [r3, #2]
 80126d0:	2b02      	cmp	r3, #2
 80126d2:	d001      	beq.n	80126d8 <find_volume+0x200>
 80126d4:	230d      	movs	r3, #13
 80126d6:	e148      	b.n	801296a <find_volume+0x492>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 80126d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80126da:	789b      	ldrb	r3, [r3, #2]
 80126dc:	461a      	mov	r2, r3
 80126de:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80126e0:	fb02 f303 	mul.w	r3, r2, r3
 80126e4:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 80126e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80126e8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80126ec:	b29a      	uxth	r2, r3
 80126ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80126f0:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 80126f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80126f4:	895b      	ldrh	r3, [r3, #10]
 80126f6:	2b00      	cmp	r3, #0
 80126f8:	d008      	beq.n	801270c <find_volume+0x234>
 80126fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80126fc:	895b      	ldrh	r3, [r3, #10]
 80126fe:	461a      	mov	r2, r3
 8012700:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012702:	895b      	ldrh	r3, [r3, #10]
 8012704:	3b01      	subs	r3, #1
 8012706:	4013      	ands	r3, r2
 8012708:	2b00      	cmp	r3, #0
 801270a:	d001      	beq.n	8012710 <find_volume+0x238>
 801270c:	230d      	movs	r3, #13
 801270e:	e12c      	b.n	801296a <find_volume+0x492>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8012710:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012712:	3334      	adds	r3, #52	; 0x34
 8012714:	3311      	adds	r3, #17
 8012716:	4618      	mov	r0, r3
 8012718:	f7fe fbb6 	bl	8010e88 <ld_word>
 801271c:	4603      	mov	r3, r0
 801271e:	461a      	mov	r2, r3
 8012720:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012722:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8012724:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012726:	891b      	ldrh	r3, [r3, #8]
 8012728:	f003 030f 	and.w	r3, r3, #15
 801272c:	b29b      	uxth	r3, r3
 801272e:	2b00      	cmp	r3, #0
 8012730:	d001      	beq.n	8012736 <find_volume+0x25e>
 8012732:	230d      	movs	r3, #13
 8012734:	e119      	b.n	801296a <find_volume+0x492>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 8012736:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012738:	3334      	adds	r3, #52	; 0x34
 801273a:	3313      	adds	r3, #19
 801273c:	4618      	mov	r0, r3
 801273e:	f7fe fba3 	bl	8010e88 <ld_word>
 8012742:	4603      	mov	r3, r0
 8012744:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8012746:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8012748:	2b00      	cmp	r3, #0
 801274a:	d106      	bne.n	801275a <find_volume+0x282>
 801274c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801274e:	3334      	adds	r3, #52	; 0x34
 8012750:	3320      	adds	r3, #32
 8012752:	4618      	mov	r0, r3
 8012754:	f7fe fbb0 	bl	8010eb8 <ld_dword>
 8012758:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 801275a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801275c:	3334      	adds	r3, #52	; 0x34
 801275e:	330e      	adds	r3, #14
 8012760:	4618      	mov	r0, r3
 8012762:	f7fe fb91 	bl	8010e88 <ld_word>
 8012766:	4603      	mov	r3, r0
 8012768:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 801276a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 801276c:	2b00      	cmp	r3, #0
 801276e:	d101      	bne.n	8012774 <find_volume+0x29c>
 8012770:	230d      	movs	r3, #13
 8012772:	e0fa      	b.n	801296a <find_volume+0x492>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8012774:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8012776:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8012778:	4413      	add	r3, r2
 801277a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 801277c:	8912      	ldrh	r2, [r2, #8]
 801277e:	0912      	lsrs	r2, r2, #4
 8012780:	b292      	uxth	r2, r2
 8012782:	4413      	add	r3, r2
 8012784:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8012786:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8012788:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801278a:	429a      	cmp	r2, r3
 801278c:	d204      	bcs.n	8012798 <find_volume+0x2c0>
 801278e:	230d      	movs	r3, #13
 8012790:	e0eb      	b.n	801296a <find_volume+0x492>
 8012792:	bf00      	nop
 8012794:	20003918 	.word	0x20003918
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8012798:	6cba      	ldr	r2, [r7, #72]	; 0x48
 801279a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801279c:	1ad3      	subs	r3, r2, r3
 801279e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80127a0:	8952      	ldrh	r2, [r2, #10]
 80127a2:	fbb3 f3f2 	udiv	r3, r3, r2
 80127a6:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 80127a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80127aa:	2b00      	cmp	r3, #0
 80127ac:	d101      	bne.n	80127b2 <find_volume+0x2da>
 80127ae:	230d      	movs	r3, #13
 80127b0:	e0db      	b.n	801296a <find_volume+0x492>
		fmt = FS_FAT32;
 80127b2:	2303      	movs	r3, #3
 80127b4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 80127b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80127ba:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 80127be:	4293      	cmp	r3, r2
 80127c0:	d802      	bhi.n	80127c8 <find_volume+0x2f0>
 80127c2:	2302      	movs	r3, #2
 80127c4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 80127c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80127ca:	f640 72f5 	movw	r2, #4085	; 0xff5
 80127ce:	4293      	cmp	r3, r2
 80127d0:	d802      	bhi.n	80127d8 <find_volume+0x300>
 80127d2:	2301      	movs	r3, #1
 80127d4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 80127d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80127da:	1c9a      	adds	r2, r3, #2
 80127dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80127de:	619a      	str	r2, [r3, #24]
		fs->volbase = bsect;							/* Volume start sector */
 80127e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80127e2:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80127e4:	621a      	str	r2, [r3, #32]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 80127e6:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80127e8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80127ea:	441a      	add	r2, r3
 80127ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80127ee:	625a      	str	r2, [r3, #36]	; 0x24
		fs->database = bsect + sysect;					/* Data start sector */
 80127f0:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80127f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80127f4:	441a      	add	r2, r3
 80127f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80127f8:	62da      	str	r2, [r3, #44]	; 0x2c
		if (fmt == FS_FAT32) {
 80127fa:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80127fe:	2b03      	cmp	r3, #3
 8012800:	d11e      	bne.n	8012840 <find_volume+0x368>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8012802:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012804:	3334      	adds	r3, #52	; 0x34
 8012806:	332a      	adds	r3, #42	; 0x2a
 8012808:	4618      	mov	r0, r3
 801280a:	f7fe fb3d 	bl	8010e88 <ld_word>
 801280e:	4603      	mov	r3, r0
 8012810:	2b00      	cmp	r3, #0
 8012812:	d001      	beq.n	8012818 <find_volume+0x340>
 8012814:	230d      	movs	r3, #13
 8012816:	e0a8      	b.n	801296a <find_volume+0x492>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8012818:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801281a:	891b      	ldrh	r3, [r3, #8]
 801281c:	2b00      	cmp	r3, #0
 801281e:	d001      	beq.n	8012824 <find_volume+0x34c>
 8012820:	230d      	movs	r3, #13
 8012822:	e0a2      	b.n	801296a <find_volume+0x492>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8012824:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012826:	3334      	adds	r3, #52	; 0x34
 8012828:	332c      	adds	r3, #44	; 0x2c
 801282a:	4618      	mov	r0, r3
 801282c:	f7fe fb44 	bl	8010eb8 <ld_dword>
 8012830:	4602      	mov	r2, r0
 8012832:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012834:	629a      	str	r2, [r3, #40]	; 0x28
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8012836:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012838:	699b      	ldr	r3, [r3, #24]
 801283a:	009b      	lsls	r3, r3, #2
 801283c:	647b      	str	r3, [r7, #68]	; 0x44
 801283e:	e01f      	b.n	8012880 <find_volume+0x3a8>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8012840:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012842:	891b      	ldrh	r3, [r3, #8]
 8012844:	2b00      	cmp	r3, #0
 8012846:	d101      	bne.n	801284c <find_volume+0x374>
 8012848:	230d      	movs	r3, #13
 801284a:	e08e      	b.n	801296a <find_volume+0x492>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 801284c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801284e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8012850:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8012852:	441a      	add	r2, r3
 8012854:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012856:	629a      	str	r2, [r3, #40]	; 0x28
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8012858:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 801285c:	2b02      	cmp	r3, #2
 801285e:	d103      	bne.n	8012868 <find_volume+0x390>
 8012860:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012862:	699b      	ldr	r3, [r3, #24]
 8012864:	005b      	lsls	r3, r3, #1
 8012866:	e00a      	b.n	801287e <find_volume+0x3a6>
 8012868:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801286a:	699a      	ldr	r2, [r3, #24]
 801286c:	4613      	mov	r3, r2
 801286e:	005b      	lsls	r3, r3, #1
 8012870:	4413      	add	r3, r2
 8012872:	085a      	lsrs	r2, r3, #1
 8012874:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012876:	699b      	ldr	r3, [r3, #24]
 8012878:	f003 0301 	and.w	r3, r3, #1
 801287c:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 801287e:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8012880:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012882:	69da      	ldr	r2, [r3, #28]
 8012884:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8012886:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 801288a:	0a5b      	lsrs	r3, r3, #9
 801288c:	429a      	cmp	r2, r3
 801288e:	d201      	bcs.n	8012894 <find_volume+0x3bc>
 8012890:	230d      	movs	r3, #13
 8012892:	e06a      	b.n	801296a <find_volume+0x492>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8012894:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012896:	f04f 32ff 	mov.w	r2, #4294967295
 801289a:	615a      	str	r2, [r3, #20]
 801289c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801289e:	695a      	ldr	r2, [r3, #20]
 80128a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80128a2:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 80128a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80128a6:	2280      	movs	r2, #128	; 0x80
 80128a8:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 80128aa:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80128ae:	2b03      	cmp	r3, #3
 80128b0:	d149      	bne.n	8012946 <find_volume+0x46e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 80128b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80128b4:	3334      	adds	r3, #52	; 0x34
 80128b6:	3330      	adds	r3, #48	; 0x30
 80128b8:	4618      	mov	r0, r3
 80128ba:	f7fe fae5 	bl	8010e88 <ld_word>
 80128be:	4603      	mov	r3, r0
 80128c0:	2b01      	cmp	r3, #1
 80128c2:	d140      	bne.n	8012946 <find_volume+0x46e>
			&& move_window(fs, bsect + 1) == FR_OK)
 80128c4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80128c6:	3301      	adds	r3, #1
 80128c8:	4619      	mov	r1, r3
 80128ca:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80128cc:	f7fe fdbe 	bl	801144c <move_window>
 80128d0:	4603      	mov	r3, r0
 80128d2:	2b00      	cmp	r3, #0
 80128d4:	d137      	bne.n	8012946 <find_volume+0x46e>
		{
			fs->fsi_flag = 0;
 80128d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80128d8:	2200      	movs	r2, #0
 80128da:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 80128dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80128de:	3334      	adds	r3, #52	; 0x34
 80128e0:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 80128e4:	4618      	mov	r0, r3
 80128e6:	f7fe facf 	bl	8010e88 <ld_word>
 80128ea:	4603      	mov	r3, r0
 80128ec:	461a      	mov	r2, r3
 80128ee:	f64a 2355 	movw	r3, #43605	; 0xaa55
 80128f2:	429a      	cmp	r2, r3
 80128f4:	d127      	bne.n	8012946 <find_volume+0x46e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 80128f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80128f8:	3334      	adds	r3, #52	; 0x34
 80128fa:	4618      	mov	r0, r3
 80128fc:	f7fe fadc 	bl	8010eb8 <ld_dword>
 8012900:	4603      	mov	r3, r0
 8012902:	4a1c      	ldr	r2, [pc, #112]	; (8012974 <find_volume+0x49c>)
 8012904:	4293      	cmp	r3, r2
 8012906:	d11e      	bne.n	8012946 <find_volume+0x46e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8012908:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801290a:	3334      	adds	r3, #52	; 0x34
 801290c:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8012910:	4618      	mov	r0, r3
 8012912:	f7fe fad1 	bl	8010eb8 <ld_dword>
 8012916:	4603      	mov	r3, r0
 8012918:	4a17      	ldr	r2, [pc, #92]	; (8012978 <find_volume+0x4a0>)
 801291a:	4293      	cmp	r3, r2
 801291c:	d113      	bne.n	8012946 <find_volume+0x46e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 801291e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012920:	3334      	adds	r3, #52	; 0x34
 8012922:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 8012926:	4618      	mov	r0, r3
 8012928:	f7fe fac6 	bl	8010eb8 <ld_dword>
 801292c:	4602      	mov	r2, r0
 801292e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012930:	615a      	str	r2, [r3, #20]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8012932:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012934:	3334      	adds	r3, #52	; 0x34
 8012936:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 801293a:	4618      	mov	r0, r3
 801293c:	f7fe fabc 	bl	8010eb8 <ld_dword>
 8012940:	4602      	mov	r2, r0
 8012942:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012944:	611a      	str	r2, [r3, #16]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 8012946:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012948:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 801294c:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 801294e:	4b0b      	ldr	r3, [pc, #44]	; (801297c <find_volume+0x4a4>)
 8012950:	881b      	ldrh	r3, [r3, #0]
 8012952:	3301      	adds	r3, #1
 8012954:	b29a      	uxth	r2, r3
 8012956:	4b09      	ldr	r3, [pc, #36]	; (801297c <find_volume+0x4a4>)
 8012958:	801a      	strh	r2, [r3, #0]
 801295a:	4b08      	ldr	r3, [pc, #32]	; (801297c <find_volume+0x4a4>)
 801295c:	881a      	ldrh	r2, [r3, #0]
 801295e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012960:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 8012962:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8012964:	f7fe fd0a 	bl	801137c <clear_lock>
#endif
	return FR_OK;
 8012968:	2300      	movs	r3, #0
}
 801296a:	4618      	mov	r0, r3
 801296c:	3758      	adds	r7, #88	; 0x58
 801296e:	46bd      	mov	sp, r7
 8012970:	bd80      	pop	{r7, pc}
 8012972:	bf00      	nop
 8012974:	41615252 	.word	0x41615252
 8012978:	61417272 	.word	0x61417272
 801297c:	2000391c 	.word	0x2000391c

08012980 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8012980:	b580      	push	{r7, lr}
 8012982:	b084      	sub	sp, #16
 8012984:	af00      	add	r7, sp, #0
 8012986:	6078      	str	r0, [r7, #4]
 8012988:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 801298a:	2309      	movs	r3, #9
 801298c:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 801298e:	687b      	ldr	r3, [r7, #4]
 8012990:	2b00      	cmp	r3, #0
 8012992:	d02e      	beq.n	80129f2 <validate+0x72>
 8012994:	687b      	ldr	r3, [r7, #4]
 8012996:	681b      	ldr	r3, [r3, #0]
 8012998:	2b00      	cmp	r3, #0
 801299a:	d02a      	beq.n	80129f2 <validate+0x72>
 801299c:	687b      	ldr	r3, [r7, #4]
 801299e:	681b      	ldr	r3, [r3, #0]
 80129a0:	781b      	ldrb	r3, [r3, #0]
 80129a2:	2b00      	cmp	r3, #0
 80129a4:	d025      	beq.n	80129f2 <validate+0x72>
 80129a6:	687b      	ldr	r3, [r7, #4]
 80129a8:	889a      	ldrh	r2, [r3, #4]
 80129aa:	687b      	ldr	r3, [r7, #4]
 80129ac:	681b      	ldr	r3, [r3, #0]
 80129ae:	88db      	ldrh	r3, [r3, #6]
 80129b0:	429a      	cmp	r2, r3
 80129b2:	d11e      	bne.n	80129f2 <validate+0x72>
#if _FS_REENTRANT
		if (lock_fs(obj->fs)) {	/* Obtain the filesystem object */
 80129b4:	687b      	ldr	r3, [r7, #4]
 80129b6:	681b      	ldr	r3, [r3, #0]
 80129b8:	4618      	mov	r0, r3
 80129ba:	f7fe fb65 	bl	8011088 <lock_fs>
 80129be:	4603      	mov	r3, r0
 80129c0:	2b00      	cmp	r3, #0
 80129c2:	d014      	beq.n	80129ee <validate+0x6e>
			if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 80129c4:	687b      	ldr	r3, [r7, #4]
 80129c6:	681b      	ldr	r3, [r3, #0]
 80129c8:	785b      	ldrb	r3, [r3, #1]
 80129ca:	4618      	mov	r0, r3
 80129cc:	f7fe f9be 	bl	8010d4c <disk_status>
 80129d0:	4603      	mov	r3, r0
 80129d2:	f003 0301 	and.w	r3, r3, #1
 80129d6:	2b00      	cmp	r3, #0
 80129d8:	d102      	bne.n	80129e0 <validate+0x60>
				res = FR_OK;
 80129da:	2300      	movs	r3, #0
 80129dc:	73fb      	strb	r3, [r7, #15]
 80129de:	e008      	b.n	80129f2 <validate+0x72>
			} else {
				unlock_fs(obj->fs, FR_OK);
 80129e0:	687b      	ldr	r3, [r7, #4]
 80129e2:	681b      	ldr	r3, [r3, #0]
 80129e4:	2100      	movs	r1, #0
 80129e6:	4618      	mov	r0, r3
 80129e8:	f7fe fb64 	bl	80110b4 <unlock_fs>
 80129ec:	e001      	b.n	80129f2 <validate+0x72>
			}
		} else {
			res = FR_TIMEOUT;
 80129ee:	230f      	movs	r3, #15
 80129f0:	73fb      	strb	r3, [r7, #15]
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
			res = FR_OK;
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 80129f2:	7bfb      	ldrb	r3, [r7, #15]
 80129f4:	2b00      	cmp	r3, #0
 80129f6:	d102      	bne.n	80129fe <validate+0x7e>
 80129f8:	687b      	ldr	r3, [r7, #4]
 80129fa:	681b      	ldr	r3, [r3, #0]
 80129fc:	e000      	b.n	8012a00 <validate+0x80>
 80129fe:	2300      	movs	r3, #0
 8012a00:	683a      	ldr	r2, [r7, #0]
 8012a02:	6013      	str	r3, [r2, #0]
	return res;
 8012a04:	7bfb      	ldrb	r3, [r7, #15]
}
 8012a06:	4618      	mov	r0, r3
 8012a08:	3710      	adds	r7, #16
 8012a0a:	46bd      	mov	sp, r7
 8012a0c:	bd80      	pop	{r7, pc}
	...

08012a10 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8012a10:	b580      	push	{r7, lr}
 8012a12:	b088      	sub	sp, #32
 8012a14:	af00      	add	r7, sp, #0
 8012a16:	60f8      	str	r0, [r7, #12]
 8012a18:	60b9      	str	r1, [r7, #8]
 8012a1a:	4613      	mov	r3, r2
 8012a1c:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8012a1e:	68bb      	ldr	r3, [r7, #8]
 8012a20:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 8012a22:	f107 0310 	add.w	r3, r7, #16
 8012a26:	4618      	mov	r0, r3
 8012a28:	f7ff fcbb 	bl	80123a2 <get_ldnumber>
 8012a2c:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 8012a2e:	69fb      	ldr	r3, [r7, #28]
 8012a30:	2b00      	cmp	r3, #0
 8012a32:	da01      	bge.n	8012a38 <f_mount+0x28>
 8012a34:	230b      	movs	r3, #11
 8012a36:	e048      	b.n	8012aca <f_mount+0xba>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8012a38:	4a26      	ldr	r2, [pc, #152]	; (8012ad4 <f_mount+0xc4>)
 8012a3a:	69fb      	ldr	r3, [r7, #28]
 8012a3c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8012a40:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 8012a42:	69bb      	ldr	r3, [r7, #24]
 8012a44:	2b00      	cmp	r3, #0
 8012a46:	d00f      	beq.n	8012a68 <f_mount+0x58>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8012a48:	69b8      	ldr	r0, [r7, #24]
 8012a4a:	f7fe fc97 	bl	801137c <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
 8012a4e:	69bb      	ldr	r3, [r7, #24]
 8012a50:	68db      	ldr	r3, [r3, #12]
 8012a52:	4618      	mov	r0, r3
 8012a54:	f001 fc03 	bl	801425e <ff_del_syncobj>
 8012a58:	4603      	mov	r3, r0
 8012a5a:	2b00      	cmp	r3, #0
 8012a5c:	d101      	bne.n	8012a62 <f_mount+0x52>
 8012a5e:	2302      	movs	r3, #2
 8012a60:	e033      	b.n	8012aca <f_mount+0xba>
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8012a62:	69bb      	ldr	r3, [r7, #24]
 8012a64:	2200      	movs	r2, #0
 8012a66:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8012a68:	68fb      	ldr	r3, [r7, #12]
 8012a6a:	2b00      	cmp	r3, #0
 8012a6c:	d00f      	beq.n	8012a8e <f_mount+0x7e>
		fs->fs_type = 0;				/* Clear new fs object */
 8012a6e:	68fb      	ldr	r3, [r7, #12]
 8012a70:	2200      	movs	r2, #0
 8012a72:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
 8012a74:	69fb      	ldr	r3, [r7, #28]
 8012a76:	b2da      	uxtb	r2, r3
 8012a78:	68fb      	ldr	r3, [r7, #12]
 8012a7a:	330c      	adds	r3, #12
 8012a7c:	4619      	mov	r1, r3
 8012a7e:	4610      	mov	r0, r2
 8012a80:	f001 fbcd 	bl	801421e <ff_cre_syncobj>
 8012a84:	4603      	mov	r3, r0
 8012a86:	2b00      	cmp	r3, #0
 8012a88:	d101      	bne.n	8012a8e <f_mount+0x7e>
 8012a8a:	2302      	movs	r3, #2
 8012a8c:	e01d      	b.n	8012aca <f_mount+0xba>
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8012a8e:	68fa      	ldr	r2, [r7, #12]
 8012a90:	4910      	ldr	r1, [pc, #64]	; (8012ad4 <f_mount+0xc4>)
 8012a92:	69fb      	ldr	r3, [r7, #28]
 8012a94:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8012a98:	68fb      	ldr	r3, [r7, #12]
 8012a9a:	2b00      	cmp	r3, #0
 8012a9c:	d002      	beq.n	8012aa4 <f_mount+0x94>
 8012a9e:	79fb      	ldrb	r3, [r7, #7]
 8012aa0:	2b01      	cmp	r3, #1
 8012aa2:	d001      	beq.n	8012aa8 <f_mount+0x98>
 8012aa4:	2300      	movs	r3, #0
 8012aa6:	e010      	b.n	8012aca <f_mount+0xba>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8012aa8:	f107 010c 	add.w	r1, r7, #12
 8012aac:	f107 0308 	add.w	r3, r7, #8
 8012ab0:	2200      	movs	r2, #0
 8012ab2:	4618      	mov	r0, r3
 8012ab4:	f7ff fd10 	bl	80124d8 <find_volume>
 8012ab8:	4603      	mov	r3, r0
 8012aba:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 8012abc:	68fb      	ldr	r3, [r7, #12]
 8012abe:	7dfa      	ldrb	r2, [r7, #23]
 8012ac0:	4611      	mov	r1, r2
 8012ac2:	4618      	mov	r0, r3
 8012ac4:	f7fe faf6 	bl	80110b4 <unlock_fs>
 8012ac8:	7dfb      	ldrb	r3, [r7, #23]
}
 8012aca:	4618      	mov	r0, r3
 8012acc:	3720      	adds	r7, #32
 8012ace:	46bd      	mov	sp, r7
 8012ad0:	bd80      	pop	{r7, pc}
 8012ad2:	bf00      	nop
 8012ad4:	20003918 	.word	0x20003918

08012ad8 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8012ad8:	b580      	push	{r7, lr}
 8012ada:	b098      	sub	sp, #96	; 0x60
 8012adc:	af00      	add	r7, sp, #0
 8012ade:	60f8      	str	r0, [r7, #12]
 8012ae0:	60b9      	str	r1, [r7, #8]
 8012ae2:	4613      	mov	r3, r2
 8012ae4:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 8012ae6:	68fb      	ldr	r3, [r7, #12]
 8012ae8:	2b00      	cmp	r3, #0
 8012aea:	d101      	bne.n	8012af0 <f_open+0x18>
 8012aec:	2309      	movs	r3, #9
 8012aee:	e1b4      	b.n	8012e5a <f_open+0x382>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8012af0:	79fb      	ldrb	r3, [r7, #7]
 8012af2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8012af6:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 8012af8:	79fa      	ldrb	r2, [r7, #7]
 8012afa:	f107 0110 	add.w	r1, r7, #16
 8012afe:	f107 0308 	add.w	r3, r7, #8
 8012b02:	4618      	mov	r0, r3
 8012b04:	f7ff fce8 	bl	80124d8 <find_volume>
 8012b08:	4603      	mov	r3, r0
 8012b0a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	if (res == FR_OK) {
 8012b0e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8012b12:	2b00      	cmp	r3, #0
 8012b14:	f040 8191 	bne.w	8012e3a <f_open+0x362>
		dj.obj.fs = fs;
 8012b18:	693b      	ldr	r3, [r7, #16]
 8012b1a:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 8012b1c:	68ba      	ldr	r2, [r7, #8]
 8012b1e:	f107 0314 	add.w	r3, r7, #20
 8012b22:	4611      	mov	r1, r2
 8012b24:	4618      	mov	r0, r3
 8012b26:	f7ff fbcb 	bl	80122c0 <follow_path>
 8012b2a:	4603      	mov	r3, r0
 8012b2c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8012b30:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8012b34:	2b00      	cmp	r3, #0
 8012b36:	d11a      	bne.n	8012b6e <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8012b38:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8012b3c:	b25b      	sxtb	r3, r3
 8012b3e:	2b00      	cmp	r3, #0
 8012b40:	da03      	bge.n	8012b4a <f_open+0x72>
				res = FR_INVALID_NAME;
 8012b42:	2306      	movs	r3, #6
 8012b44:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8012b48:	e011      	b.n	8012b6e <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8012b4a:	79fb      	ldrb	r3, [r7, #7]
 8012b4c:	f023 0301 	bic.w	r3, r3, #1
 8012b50:	2b00      	cmp	r3, #0
 8012b52:	bf14      	ite	ne
 8012b54:	2301      	movne	r3, #1
 8012b56:	2300      	moveq	r3, #0
 8012b58:	b2db      	uxtb	r3, r3
 8012b5a:	461a      	mov	r2, r3
 8012b5c:	f107 0314 	add.w	r3, r7, #20
 8012b60:	4611      	mov	r1, r2
 8012b62:	4618      	mov	r0, r3
 8012b64:	f7fe fac2 	bl	80110ec <chk_lock>
 8012b68:	4603      	mov	r3, r0
 8012b6a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8012b6e:	79fb      	ldrb	r3, [r7, #7]
 8012b70:	f003 031c 	and.w	r3, r3, #28
 8012b74:	2b00      	cmp	r3, #0
 8012b76:	d07f      	beq.n	8012c78 <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 8012b78:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8012b7c:	2b00      	cmp	r3, #0
 8012b7e:	d017      	beq.n	8012bb0 <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8012b80:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8012b84:	2b04      	cmp	r3, #4
 8012b86:	d10e      	bne.n	8012ba6 <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8012b88:	f7fe fb0c 	bl	80111a4 <enq_lock>
 8012b8c:	4603      	mov	r3, r0
 8012b8e:	2b00      	cmp	r3, #0
 8012b90:	d006      	beq.n	8012ba0 <f_open+0xc8>
 8012b92:	f107 0314 	add.w	r3, r7, #20
 8012b96:	4618      	mov	r0, r3
 8012b98:	f7ff fa4e 	bl	8012038 <dir_register>
 8012b9c:	4603      	mov	r3, r0
 8012b9e:	e000      	b.n	8012ba2 <f_open+0xca>
 8012ba0:	2312      	movs	r3, #18
 8012ba2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8012ba6:	79fb      	ldrb	r3, [r7, #7]
 8012ba8:	f043 0308 	orr.w	r3, r3, #8
 8012bac:	71fb      	strb	r3, [r7, #7]
 8012bae:	e010      	b.n	8012bd2 <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8012bb0:	7ebb      	ldrb	r3, [r7, #26]
 8012bb2:	f003 0311 	and.w	r3, r3, #17
 8012bb6:	2b00      	cmp	r3, #0
 8012bb8:	d003      	beq.n	8012bc2 <f_open+0xea>
					res = FR_DENIED;
 8012bba:	2307      	movs	r3, #7
 8012bbc:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8012bc0:	e007      	b.n	8012bd2 <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8012bc2:	79fb      	ldrb	r3, [r7, #7]
 8012bc4:	f003 0304 	and.w	r3, r3, #4
 8012bc8:	2b00      	cmp	r3, #0
 8012bca:	d002      	beq.n	8012bd2 <f_open+0xfa>
 8012bcc:	2308      	movs	r3, #8
 8012bce:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8012bd2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8012bd6:	2b00      	cmp	r3, #0
 8012bd8:	d168      	bne.n	8012cac <f_open+0x1d4>
 8012bda:	79fb      	ldrb	r3, [r7, #7]
 8012bdc:	f003 0308 	and.w	r3, r3, #8
 8012be0:	2b00      	cmp	r3, #0
 8012be2:	d063      	beq.n	8012cac <f_open+0x1d4>
				dw = GET_FATTIME();
 8012be4:	f7fa fb9a 	bl	800d31c <get_fattime>
 8012be8:	6538      	str	r0, [r7, #80]	; 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 8012bea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8012bec:	330e      	adds	r3, #14
 8012bee:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8012bf0:	4618      	mov	r0, r3
 8012bf2:	f7fe f99f 	bl	8010f34 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8012bf6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8012bf8:	3316      	adds	r3, #22
 8012bfa:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8012bfc:	4618      	mov	r0, r3
 8012bfe:	f7fe f999 	bl	8010f34 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8012c02:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8012c04:	330b      	adds	r3, #11
 8012c06:	2220      	movs	r2, #32
 8012c08:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8012c0a:	693b      	ldr	r3, [r7, #16]
 8012c0c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8012c0e:	4611      	mov	r1, r2
 8012c10:	4618      	mov	r0, r3
 8012c12:	f7ff f920 	bl	8011e56 <ld_clust>
 8012c16:	64f8      	str	r0, [r7, #76]	; 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8012c18:	693b      	ldr	r3, [r7, #16]
 8012c1a:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8012c1c:	2200      	movs	r2, #0
 8012c1e:	4618      	mov	r0, r3
 8012c20:	f7ff f938 	bl	8011e94 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 8012c24:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8012c26:	331c      	adds	r3, #28
 8012c28:	2100      	movs	r1, #0
 8012c2a:	4618      	mov	r0, r3
 8012c2c:	f7fe f982 	bl	8010f34 <st_dword>
					fs->wflag = 1;
 8012c30:	693b      	ldr	r3, [r7, #16]
 8012c32:	2201      	movs	r2, #1
 8012c34:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 8012c36:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8012c38:	2b00      	cmp	r3, #0
 8012c3a:	d037      	beq.n	8012cac <f_open+0x1d4>
						dw = fs->winsect;
 8012c3c:	693b      	ldr	r3, [r7, #16]
 8012c3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8012c40:	653b      	str	r3, [r7, #80]	; 0x50
						res = remove_chain(&dj.obj, cl, 0);
 8012c42:	f107 0314 	add.w	r3, r7, #20
 8012c46:	2200      	movs	r2, #0
 8012c48:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8012c4a:	4618      	mov	r0, r3
 8012c4c:	f7fe fe4b 	bl	80118e6 <remove_chain>
 8012c50:	4603      	mov	r3, r0
 8012c52:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
						if (res == FR_OK) {
 8012c56:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8012c5a:	2b00      	cmp	r3, #0
 8012c5c:	d126      	bne.n	8012cac <f_open+0x1d4>
							res = move_window(fs, dw);
 8012c5e:	693b      	ldr	r3, [r7, #16]
 8012c60:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8012c62:	4618      	mov	r0, r3
 8012c64:	f7fe fbf2 	bl	801144c <move_window>
 8012c68:	4603      	mov	r3, r0
 8012c6a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8012c6e:	693b      	ldr	r3, [r7, #16]
 8012c70:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8012c72:	3a01      	subs	r2, #1
 8012c74:	611a      	str	r2, [r3, #16]
 8012c76:	e019      	b.n	8012cac <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 8012c78:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8012c7c:	2b00      	cmp	r3, #0
 8012c7e:	d115      	bne.n	8012cac <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8012c80:	7ebb      	ldrb	r3, [r7, #26]
 8012c82:	f003 0310 	and.w	r3, r3, #16
 8012c86:	2b00      	cmp	r3, #0
 8012c88:	d003      	beq.n	8012c92 <f_open+0x1ba>
					res = FR_NO_FILE;
 8012c8a:	2304      	movs	r3, #4
 8012c8c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8012c90:	e00c      	b.n	8012cac <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 8012c92:	79fb      	ldrb	r3, [r7, #7]
 8012c94:	f003 0302 	and.w	r3, r3, #2
 8012c98:	2b00      	cmp	r3, #0
 8012c9a:	d007      	beq.n	8012cac <f_open+0x1d4>
 8012c9c:	7ebb      	ldrb	r3, [r7, #26]
 8012c9e:	f003 0301 	and.w	r3, r3, #1
 8012ca2:	2b00      	cmp	r3, #0
 8012ca4:	d002      	beq.n	8012cac <f_open+0x1d4>
						res = FR_DENIED;
 8012ca6:	2307      	movs	r3, #7
 8012ca8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 8012cac:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8012cb0:	2b00      	cmp	r3, #0
 8012cb2:	d128      	bne.n	8012d06 <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8012cb4:	79fb      	ldrb	r3, [r7, #7]
 8012cb6:	f003 0308 	and.w	r3, r3, #8
 8012cba:	2b00      	cmp	r3, #0
 8012cbc:	d003      	beq.n	8012cc6 <f_open+0x1ee>
				mode |= FA_MODIFIED;
 8012cbe:	79fb      	ldrb	r3, [r7, #7]
 8012cc0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8012cc4:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8012cc6:	693b      	ldr	r3, [r7, #16]
 8012cc8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8012cca:	68fb      	ldr	r3, [r7, #12]
 8012ccc:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 8012cce:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8012cd0:	68fb      	ldr	r3, [r7, #12]
 8012cd2:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8012cd4:	79fb      	ldrb	r3, [r7, #7]
 8012cd6:	f023 0301 	bic.w	r3, r3, #1
 8012cda:	2b00      	cmp	r3, #0
 8012cdc:	bf14      	ite	ne
 8012cde:	2301      	movne	r3, #1
 8012ce0:	2300      	moveq	r3, #0
 8012ce2:	b2db      	uxtb	r3, r3
 8012ce4:	461a      	mov	r2, r3
 8012ce6:	f107 0314 	add.w	r3, r7, #20
 8012cea:	4611      	mov	r1, r2
 8012cec:	4618      	mov	r0, r3
 8012cee:	f7fe fa7b 	bl	80111e8 <inc_lock>
 8012cf2:	4602      	mov	r2, r0
 8012cf4:	68fb      	ldr	r3, [r7, #12]
 8012cf6:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 8012cf8:	68fb      	ldr	r3, [r7, #12]
 8012cfa:	691b      	ldr	r3, [r3, #16]
 8012cfc:	2b00      	cmp	r3, #0
 8012cfe:	d102      	bne.n	8012d06 <f_open+0x22e>
 8012d00:	2302      	movs	r3, #2
 8012d02:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 8012d06:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8012d0a:	2b00      	cmp	r3, #0
 8012d0c:	f040 8095 	bne.w	8012e3a <f_open+0x362>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8012d10:	693b      	ldr	r3, [r7, #16]
 8012d12:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8012d14:	4611      	mov	r1, r2
 8012d16:	4618      	mov	r0, r3
 8012d18:	f7ff f89d 	bl	8011e56 <ld_clust>
 8012d1c:	4602      	mov	r2, r0
 8012d1e:	68fb      	ldr	r3, [r7, #12]
 8012d20:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8012d22:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8012d24:	331c      	adds	r3, #28
 8012d26:	4618      	mov	r0, r3
 8012d28:	f7fe f8c6 	bl	8010eb8 <ld_dword>
 8012d2c:	4602      	mov	r2, r0
 8012d2e:	68fb      	ldr	r3, [r7, #12]
 8012d30:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 8012d32:	68fb      	ldr	r3, [r7, #12]
 8012d34:	2200      	movs	r2, #0
 8012d36:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 8012d38:	693a      	ldr	r2, [r7, #16]
 8012d3a:	68fb      	ldr	r3, [r7, #12]
 8012d3c:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 8012d3e:	693b      	ldr	r3, [r7, #16]
 8012d40:	88da      	ldrh	r2, [r3, #6]
 8012d42:	68fb      	ldr	r3, [r7, #12]
 8012d44:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 8012d46:	68fb      	ldr	r3, [r7, #12]
 8012d48:	79fa      	ldrb	r2, [r7, #7]
 8012d4a:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 8012d4c:	68fb      	ldr	r3, [r7, #12]
 8012d4e:	2200      	movs	r2, #0
 8012d50:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 8012d52:	68fb      	ldr	r3, [r7, #12]
 8012d54:	2200      	movs	r2, #0
 8012d56:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8012d58:	68fb      	ldr	r3, [r7, #12]
 8012d5a:	2200      	movs	r2, #0
 8012d5c:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8012d5e:	68fb      	ldr	r3, [r7, #12]
 8012d60:	3330      	adds	r3, #48	; 0x30
 8012d62:	f44f 7200 	mov.w	r2, #512	; 0x200
 8012d66:	2100      	movs	r1, #0
 8012d68:	4618      	mov	r0, r3
 8012d6a:	f7fe f930 	bl	8010fce <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8012d6e:	79fb      	ldrb	r3, [r7, #7]
 8012d70:	f003 0320 	and.w	r3, r3, #32
 8012d74:	2b00      	cmp	r3, #0
 8012d76:	d060      	beq.n	8012e3a <f_open+0x362>
 8012d78:	68fb      	ldr	r3, [r7, #12]
 8012d7a:	68db      	ldr	r3, [r3, #12]
 8012d7c:	2b00      	cmp	r3, #0
 8012d7e:	d05c      	beq.n	8012e3a <f_open+0x362>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8012d80:	68fb      	ldr	r3, [r7, #12]
 8012d82:	68da      	ldr	r2, [r3, #12]
 8012d84:	68fb      	ldr	r3, [r7, #12]
 8012d86:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8012d88:	693b      	ldr	r3, [r7, #16]
 8012d8a:	895b      	ldrh	r3, [r3, #10]
 8012d8c:	025b      	lsls	r3, r3, #9
 8012d8e:	64bb      	str	r3, [r7, #72]	; 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8012d90:	68fb      	ldr	r3, [r7, #12]
 8012d92:	689b      	ldr	r3, [r3, #8]
 8012d94:	65bb      	str	r3, [r7, #88]	; 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8012d96:	68fb      	ldr	r3, [r7, #12]
 8012d98:	68db      	ldr	r3, [r3, #12]
 8012d9a:	657b      	str	r3, [r7, #84]	; 0x54
 8012d9c:	e016      	b.n	8012dcc <f_open+0x2f4>
					clst = get_fat(&fp->obj, clst);
 8012d9e:	68fb      	ldr	r3, [r7, #12]
 8012da0:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8012da2:	4618      	mov	r0, r3
 8012da4:	f7fe fc0d 	bl	80115c2 <get_fat>
 8012da8:	65b8      	str	r0, [r7, #88]	; 0x58
					if (clst <= 1) res = FR_INT_ERR;
 8012daa:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8012dac:	2b01      	cmp	r3, #1
 8012dae:	d802      	bhi.n	8012db6 <f_open+0x2de>
 8012db0:	2302      	movs	r3, #2
 8012db2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 8012db6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8012db8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012dbc:	d102      	bne.n	8012dc4 <f_open+0x2ec>
 8012dbe:	2301      	movs	r3, #1
 8012dc0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8012dc4:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8012dc6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8012dc8:	1ad3      	subs	r3, r2, r3
 8012dca:	657b      	str	r3, [r7, #84]	; 0x54
 8012dcc:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8012dd0:	2b00      	cmp	r3, #0
 8012dd2:	d103      	bne.n	8012ddc <f_open+0x304>
 8012dd4:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8012dd6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8012dd8:	429a      	cmp	r2, r3
 8012dda:	d8e0      	bhi.n	8012d9e <f_open+0x2c6>
				}
				fp->clust = clst;
 8012ddc:	68fb      	ldr	r3, [r7, #12]
 8012dde:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8012de0:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 8012de2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8012de6:	2b00      	cmp	r3, #0
 8012de8:	d127      	bne.n	8012e3a <f_open+0x362>
 8012dea:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8012dec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8012df0:	2b00      	cmp	r3, #0
 8012df2:	d022      	beq.n	8012e3a <f_open+0x362>
					if ((sc = clust2sect(fs, clst)) == 0) {
 8012df4:	693b      	ldr	r3, [r7, #16]
 8012df6:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8012df8:	4618      	mov	r0, r3
 8012dfa:	f7fe fbc3 	bl	8011584 <clust2sect>
 8012dfe:	6478      	str	r0, [r7, #68]	; 0x44
 8012e00:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8012e02:	2b00      	cmp	r3, #0
 8012e04:	d103      	bne.n	8012e0e <f_open+0x336>
						res = FR_INT_ERR;
 8012e06:	2302      	movs	r3, #2
 8012e08:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8012e0c:	e015      	b.n	8012e3a <f_open+0x362>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 8012e0e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8012e10:	0a5a      	lsrs	r2, r3, #9
 8012e12:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8012e14:	441a      	add	r2, r3
 8012e16:	68fb      	ldr	r3, [r7, #12]
 8012e18:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 8012e1a:	693b      	ldr	r3, [r7, #16]
 8012e1c:	7858      	ldrb	r0, [r3, #1]
 8012e1e:	68fb      	ldr	r3, [r7, #12]
 8012e20:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8012e24:	68fb      	ldr	r3, [r7, #12]
 8012e26:	6a1a      	ldr	r2, [r3, #32]
 8012e28:	2301      	movs	r3, #1
 8012e2a:	f7fd ffcf 	bl	8010dcc <disk_read>
 8012e2e:	4603      	mov	r3, r0
 8012e30:	2b00      	cmp	r3, #0
 8012e32:	d002      	beq.n	8012e3a <f_open+0x362>
 8012e34:	2301      	movs	r3, #1
 8012e36:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 8012e3a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8012e3e:	2b00      	cmp	r3, #0
 8012e40:	d002      	beq.n	8012e48 <f_open+0x370>
 8012e42:	68fb      	ldr	r3, [r7, #12]
 8012e44:	2200      	movs	r2, #0
 8012e46:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8012e48:	693b      	ldr	r3, [r7, #16]
 8012e4a:	f897 205f 	ldrb.w	r2, [r7, #95]	; 0x5f
 8012e4e:	4611      	mov	r1, r2
 8012e50:	4618      	mov	r0, r3
 8012e52:	f7fe f92f 	bl	80110b4 <unlock_fs>
 8012e56:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 8012e5a:	4618      	mov	r0, r3
 8012e5c:	3760      	adds	r7, #96	; 0x60
 8012e5e:	46bd      	mov	sp, r7
 8012e60:	bd80      	pop	{r7, pc}

08012e62 <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 8012e62:	b580      	push	{r7, lr}
 8012e64:	b08e      	sub	sp, #56	; 0x38
 8012e66:	af00      	add	r7, sp, #0
 8012e68:	60f8      	str	r0, [r7, #12]
 8012e6a:	60b9      	str	r1, [r7, #8]
 8012e6c:	607a      	str	r2, [r7, #4]
 8012e6e:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 8012e70:	68bb      	ldr	r3, [r7, #8]
 8012e72:	627b      	str	r3, [r7, #36]	; 0x24


	*br = 0;	/* Clear read byte counter */
 8012e74:	683b      	ldr	r3, [r7, #0]
 8012e76:	2200      	movs	r2, #0
 8012e78:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 8012e7a:	68fb      	ldr	r3, [r7, #12]
 8012e7c:	f107 0214 	add.w	r2, r7, #20
 8012e80:	4611      	mov	r1, r2
 8012e82:	4618      	mov	r0, r3
 8012e84:	f7ff fd7c 	bl	8012980 <validate>
 8012e88:	4603      	mov	r3, r0
 8012e8a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8012e8e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8012e92:	2b00      	cmp	r3, #0
 8012e94:	d107      	bne.n	8012ea6 <f_read+0x44>
 8012e96:	68fb      	ldr	r3, [r7, #12]
 8012e98:	7d5b      	ldrb	r3, [r3, #21]
 8012e9a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8012e9e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8012ea2:	2b00      	cmp	r3, #0
 8012ea4:	d009      	beq.n	8012eba <f_read+0x58>
 8012ea6:	697b      	ldr	r3, [r7, #20]
 8012ea8:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 8012eac:	4611      	mov	r1, r2
 8012eae:	4618      	mov	r0, r3
 8012eb0:	f7fe f900 	bl	80110b4 <unlock_fs>
 8012eb4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8012eb8:	e13d      	b.n	8013136 <f_read+0x2d4>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 8012eba:	68fb      	ldr	r3, [r7, #12]
 8012ebc:	7d1b      	ldrb	r3, [r3, #20]
 8012ebe:	f003 0301 	and.w	r3, r3, #1
 8012ec2:	2b00      	cmp	r3, #0
 8012ec4:	d106      	bne.n	8012ed4 <f_read+0x72>
 8012ec6:	697b      	ldr	r3, [r7, #20]
 8012ec8:	2107      	movs	r1, #7
 8012eca:	4618      	mov	r0, r3
 8012ecc:	f7fe f8f2 	bl	80110b4 <unlock_fs>
 8012ed0:	2307      	movs	r3, #7
 8012ed2:	e130      	b.n	8013136 <f_read+0x2d4>
	remain = fp->obj.objsize - fp->fptr;
 8012ed4:	68fb      	ldr	r3, [r7, #12]
 8012ed6:	68da      	ldr	r2, [r3, #12]
 8012ed8:	68fb      	ldr	r3, [r7, #12]
 8012eda:	699b      	ldr	r3, [r3, #24]
 8012edc:	1ad3      	subs	r3, r2, r3
 8012ede:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 8012ee0:	687a      	ldr	r2, [r7, #4]
 8012ee2:	6a3b      	ldr	r3, [r7, #32]
 8012ee4:	429a      	cmp	r2, r3
 8012ee6:	f240 811c 	bls.w	8013122 <f_read+0x2c0>
 8012eea:	6a3b      	ldr	r3, [r7, #32]
 8012eec:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 8012eee:	e118      	b.n	8013122 <f_read+0x2c0>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 8012ef0:	68fb      	ldr	r3, [r7, #12]
 8012ef2:	699b      	ldr	r3, [r3, #24]
 8012ef4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8012ef8:	2b00      	cmp	r3, #0
 8012efa:	f040 80e4 	bne.w	80130c6 <f_read+0x264>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 8012efe:	68fb      	ldr	r3, [r7, #12]
 8012f00:	699b      	ldr	r3, [r3, #24]
 8012f02:	0a5b      	lsrs	r3, r3, #9
 8012f04:	697a      	ldr	r2, [r7, #20]
 8012f06:	8952      	ldrh	r2, [r2, #10]
 8012f08:	3a01      	subs	r2, #1
 8012f0a:	4013      	ands	r3, r2
 8012f0c:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 8012f0e:	69fb      	ldr	r3, [r7, #28]
 8012f10:	2b00      	cmp	r3, #0
 8012f12:	d139      	bne.n	8012f88 <f_read+0x126>
				if (fp->fptr == 0) {			/* On the top of the file? */
 8012f14:	68fb      	ldr	r3, [r7, #12]
 8012f16:	699b      	ldr	r3, [r3, #24]
 8012f18:	2b00      	cmp	r3, #0
 8012f1a:	d103      	bne.n	8012f24 <f_read+0xc2>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 8012f1c:	68fb      	ldr	r3, [r7, #12]
 8012f1e:	689b      	ldr	r3, [r3, #8]
 8012f20:	633b      	str	r3, [r7, #48]	; 0x30
 8012f22:	e013      	b.n	8012f4c <f_read+0xea>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8012f24:	68fb      	ldr	r3, [r7, #12]
 8012f26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012f28:	2b00      	cmp	r3, #0
 8012f2a:	d007      	beq.n	8012f3c <f_read+0xda>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8012f2c:	68fb      	ldr	r3, [r7, #12]
 8012f2e:	699b      	ldr	r3, [r3, #24]
 8012f30:	4619      	mov	r1, r3
 8012f32:	68f8      	ldr	r0, [r7, #12]
 8012f34:	f7fe fdd4 	bl	8011ae0 <clmt_clust>
 8012f38:	6338      	str	r0, [r7, #48]	; 0x30
 8012f3a:	e007      	b.n	8012f4c <f_read+0xea>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 8012f3c:	68fa      	ldr	r2, [r7, #12]
 8012f3e:	68fb      	ldr	r3, [r7, #12]
 8012f40:	69db      	ldr	r3, [r3, #28]
 8012f42:	4619      	mov	r1, r3
 8012f44:	4610      	mov	r0, r2
 8012f46:	f7fe fb3c 	bl	80115c2 <get_fat>
 8012f4a:	6338      	str	r0, [r7, #48]	; 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 8012f4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012f4e:	2b01      	cmp	r3, #1
 8012f50:	d809      	bhi.n	8012f66 <f_read+0x104>
 8012f52:	68fb      	ldr	r3, [r7, #12]
 8012f54:	2202      	movs	r2, #2
 8012f56:	755a      	strb	r2, [r3, #21]
 8012f58:	697b      	ldr	r3, [r7, #20]
 8012f5a:	2102      	movs	r1, #2
 8012f5c:	4618      	mov	r0, r3
 8012f5e:	f7fe f8a9 	bl	80110b4 <unlock_fs>
 8012f62:	2302      	movs	r3, #2
 8012f64:	e0e7      	b.n	8013136 <f_read+0x2d4>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8012f66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012f68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012f6c:	d109      	bne.n	8012f82 <f_read+0x120>
 8012f6e:	68fb      	ldr	r3, [r7, #12]
 8012f70:	2201      	movs	r2, #1
 8012f72:	755a      	strb	r2, [r3, #21]
 8012f74:	697b      	ldr	r3, [r7, #20]
 8012f76:	2101      	movs	r1, #1
 8012f78:	4618      	mov	r0, r3
 8012f7a:	f7fe f89b 	bl	80110b4 <unlock_fs>
 8012f7e:	2301      	movs	r3, #1
 8012f80:	e0d9      	b.n	8013136 <f_read+0x2d4>
				fp->clust = clst;				/* Update current cluster */
 8012f82:	68fb      	ldr	r3, [r7, #12]
 8012f84:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8012f86:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8012f88:	697a      	ldr	r2, [r7, #20]
 8012f8a:	68fb      	ldr	r3, [r7, #12]
 8012f8c:	69db      	ldr	r3, [r3, #28]
 8012f8e:	4619      	mov	r1, r3
 8012f90:	4610      	mov	r0, r2
 8012f92:	f7fe faf7 	bl	8011584 <clust2sect>
 8012f96:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8012f98:	69bb      	ldr	r3, [r7, #24]
 8012f9a:	2b00      	cmp	r3, #0
 8012f9c:	d109      	bne.n	8012fb2 <f_read+0x150>
 8012f9e:	68fb      	ldr	r3, [r7, #12]
 8012fa0:	2202      	movs	r2, #2
 8012fa2:	755a      	strb	r2, [r3, #21]
 8012fa4:	697b      	ldr	r3, [r7, #20]
 8012fa6:	2102      	movs	r1, #2
 8012fa8:	4618      	mov	r0, r3
 8012faa:	f7fe f883 	bl	80110b4 <unlock_fs>
 8012fae:	2302      	movs	r3, #2
 8012fb0:	e0c1      	b.n	8013136 <f_read+0x2d4>
			sect += csect;
 8012fb2:	69ba      	ldr	r2, [r7, #24]
 8012fb4:	69fb      	ldr	r3, [r7, #28]
 8012fb6:	4413      	add	r3, r2
 8012fb8:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 8012fba:	687b      	ldr	r3, [r7, #4]
 8012fbc:	0a5b      	lsrs	r3, r3, #9
 8012fbe:	62bb      	str	r3, [r7, #40]	; 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 8012fc0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012fc2:	2b00      	cmp	r3, #0
 8012fc4:	d03e      	beq.n	8013044 <f_read+0x1e2>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8012fc6:	69fa      	ldr	r2, [r7, #28]
 8012fc8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012fca:	4413      	add	r3, r2
 8012fcc:	697a      	ldr	r2, [r7, #20]
 8012fce:	8952      	ldrh	r2, [r2, #10]
 8012fd0:	4293      	cmp	r3, r2
 8012fd2:	d905      	bls.n	8012fe0 <f_read+0x17e>
					cc = fs->csize - csect;
 8012fd4:	697b      	ldr	r3, [r7, #20]
 8012fd6:	895b      	ldrh	r3, [r3, #10]
 8012fd8:	461a      	mov	r2, r3
 8012fda:	69fb      	ldr	r3, [r7, #28]
 8012fdc:	1ad3      	subs	r3, r2, r3
 8012fde:	62bb      	str	r3, [r7, #40]	; 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8012fe0:	697b      	ldr	r3, [r7, #20]
 8012fe2:	7858      	ldrb	r0, [r3, #1]
 8012fe4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012fe6:	69ba      	ldr	r2, [r7, #24]
 8012fe8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8012fea:	f7fd feef 	bl	8010dcc <disk_read>
 8012fee:	4603      	mov	r3, r0
 8012ff0:	2b00      	cmp	r3, #0
 8012ff2:	d009      	beq.n	8013008 <f_read+0x1a6>
 8012ff4:	68fb      	ldr	r3, [r7, #12]
 8012ff6:	2201      	movs	r2, #1
 8012ff8:	755a      	strb	r2, [r3, #21]
 8012ffa:	697b      	ldr	r3, [r7, #20]
 8012ffc:	2101      	movs	r1, #1
 8012ffe:	4618      	mov	r0, r3
 8013000:	f7fe f858 	bl	80110b4 <unlock_fs>
 8013004:	2301      	movs	r3, #1
 8013006:	e096      	b.n	8013136 <f_read+0x2d4>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 8013008:	68fb      	ldr	r3, [r7, #12]
 801300a:	7d1b      	ldrb	r3, [r3, #20]
 801300c:	b25b      	sxtb	r3, r3
 801300e:	2b00      	cmp	r3, #0
 8013010:	da14      	bge.n	801303c <f_read+0x1da>
 8013012:	68fb      	ldr	r3, [r7, #12]
 8013014:	6a1a      	ldr	r2, [r3, #32]
 8013016:	69bb      	ldr	r3, [r7, #24]
 8013018:	1ad3      	subs	r3, r2, r3
 801301a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801301c:	429a      	cmp	r2, r3
 801301e:	d90d      	bls.n	801303c <f_read+0x1da>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 8013020:	68fb      	ldr	r3, [r7, #12]
 8013022:	6a1a      	ldr	r2, [r3, #32]
 8013024:	69bb      	ldr	r3, [r7, #24]
 8013026:	1ad3      	subs	r3, r2, r3
 8013028:	025b      	lsls	r3, r3, #9
 801302a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801302c:	18d0      	adds	r0, r2, r3
 801302e:	68fb      	ldr	r3, [r7, #12]
 8013030:	3330      	adds	r3, #48	; 0x30
 8013032:	f44f 7200 	mov.w	r2, #512	; 0x200
 8013036:	4619      	mov	r1, r3
 8013038:	f7fd ffa8 	bl	8010f8c <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 801303c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801303e:	025b      	lsls	r3, r3, #9
 8013040:	62fb      	str	r3, [r7, #44]	; 0x2c
				continue;
 8013042:	e05a      	b.n	80130fa <f_read+0x298>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 8013044:	68fb      	ldr	r3, [r7, #12]
 8013046:	6a1b      	ldr	r3, [r3, #32]
 8013048:	69ba      	ldr	r2, [r7, #24]
 801304a:	429a      	cmp	r2, r3
 801304c:	d038      	beq.n	80130c0 <f_read+0x25e>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 801304e:	68fb      	ldr	r3, [r7, #12]
 8013050:	7d1b      	ldrb	r3, [r3, #20]
 8013052:	b25b      	sxtb	r3, r3
 8013054:	2b00      	cmp	r3, #0
 8013056:	da1d      	bge.n	8013094 <f_read+0x232>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8013058:	697b      	ldr	r3, [r7, #20]
 801305a:	7858      	ldrb	r0, [r3, #1]
 801305c:	68fb      	ldr	r3, [r7, #12]
 801305e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8013062:	68fb      	ldr	r3, [r7, #12]
 8013064:	6a1a      	ldr	r2, [r3, #32]
 8013066:	2301      	movs	r3, #1
 8013068:	f7fd fed0 	bl	8010e0c <disk_write>
 801306c:	4603      	mov	r3, r0
 801306e:	2b00      	cmp	r3, #0
 8013070:	d009      	beq.n	8013086 <f_read+0x224>
 8013072:	68fb      	ldr	r3, [r7, #12]
 8013074:	2201      	movs	r2, #1
 8013076:	755a      	strb	r2, [r3, #21]
 8013078:	697b      	ldr	r3, [r7, #20]
 801307a:	2101      	movs	r1, #1
 801307c:	4618      	mov	r0, r3
 801307e:	f7fe f819 	bl	80110b4 <unlock_fs>
 8013082:	2301      	movs	r3, #1
 8013084:	e057      	b.n	8013136 <f_read+0x2d4>
					fp->flag &= (BYTE)~FA_DIRTY;
 8013086:	68fb      	ldr	r3, [r7, #12]
 8013088:	7d1b      	ldrb	r3, [r3, #20]
 801308a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801308e:	b2da      	uxtb	r2, r3
 8013090:	68fb      	ldr	r3, [r7, #12]
 8013092:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 8013094:	697b      	ldr	r3, [r7, #20]
 8013096:	7858      	ldrb	r0, [r3, #1]
 8013098:	68fb      	ldr	r3, [r7, #12]
 801309a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 801309e:	2301      	movs	r3, #1
 80130a0:	69ba      	ldr	r2, [r7, #24]
 80130a2:	f7fd fe93 	bl	8010dcc <disk_read>
 80130a6:	4603      	mov	r3, r0
 80130a8:	2b00      	cmp	r3, #0
 80130aa:	d009      	beq.n	80130c0 <f_read+0x25e>
 80130ac:	68fb      	ldr	r3, [r7, #12]
 80130ae:	2201      	movs	r2, #1
 80130b0:	755a      	strb	r2, [r3, #21]
 80130b2:	697b      	ldr	r3, [r7, #20]
 80130b4:	2101      	movs	r1, #1
 80130b6:	4618      	mov	r0, r3
 80130b8:	f7fd fffc 	bl	80110b4 <unlock_fs>
 80130bc:	2301      	movs	r3, #1
 80130be:	e03a      	b.n	8013136 <f_read+0x2d4>
			}
#endif
			fp->sect = sect;
 80130c0:	68fb      	ldr	r3, [r7, #12]
 80130c2:	69ba      	ldr	r2, [r7, #24]
 80130c4:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 80130c6:	68fb      	ldr	r3, [r7, #12]
 80130c8:	699b      	ldr	r3, [r3, #24]
 80130ca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80130ce:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 80130d2:	62fb      	str	r3, [r7, #44]	; 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 80130d4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80130d6:	687b      	ldr	r3, [r7, #4]
 80130d8:	429a      	cmp	r2, r3
 80130da:	d901      	bls.n	80130e0 <f_read+0x27e>
 80130dc:	687b      	ldr	r3, [r7, #4]
 80130de:	62fb      	str	r3, [r7, #44]	; 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 80130e0:	68fb      	ldr	r3, [r7, #12]
 80130e2:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80130e6:	68fb      	ldr	r3, [r7, #12]
 80130e8:	699b      	ldr	r3, [r3, #24]
 80130ea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80130ee:	4413      	add	r3, r2
 80130f0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80130f2:	4619      	mov	r1, r3
 80130f4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80130f6:	f7fd ff49 	bl	8010f8c <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 80130fa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80130fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80130fe:	4413      	add	r3, r2
 8013100:	627b      	str	r3, [r7, #36]	; 0x24
 8013102:	68fb      	ldr	r3, [r7, #12]
 8013104:	699a      	ldr	r2, [r3, #24]
 8013106:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013108:	441a      	add	r2, r3
 801310a:	68fb      	ldr	r3, [r7, #12]
 801310c:	619a      	str	r2, [r3, #24]
 801310e:	683b      	ldr	r3, [r7, #0]
 8013110:	681a      	ldr	r2, [r3, #0]
 8013112:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013114:	441a      	add	r2, r3
 8013116:	683b      	ldr	r3, [r7, #0]
 8013118:	601a      	str	r2, [r3, #0]
 801311a:	687a      	ldr	r2, [r7, #4]
 801311c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801311e:	1ad3      	subs	r3, r2, r3
 8013120:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 8013122:	687b      	ldr	r3, [r7, #4]
 8013124:	2b00      	cmp	r3, #0
 8013126:	f47f aee3 	bne.w	8012ef0 <f_read+0x8e>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 801312a:	697b      	ldr	r3, [r7, #20]
 801312c:	2100      	movs	r1, #0
 801312e:	4618      	mov	r0, r3
 8013130:	f7fd ffc0 	bl	80110b4 <unlock_fs>
 8013134:	2300      	movs	r3, #0
}
 8013136:	4618      	mov	r0, r3
 8013138:	3738      	adds	r7, #56	; 0x38
 801313a:	46bd      	mov	sp, r7
 801313c:	bd80      	pop	{r7, pc}

0801313e <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 801313e:	b580      	push	{r7, lr}
 8013140:	b08c      	sub	sp, #48	; 0x30
 8013142:	af00      	add	r7, sp, #0
 8013144:	60f8      	str	r0, [r7, #12]
 8013146:	60b9      	str	r1, [r7, #8]
 8013148:	607a      	str	r2, [r7, #4]
 801314a:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 801314c:	68bb      	ldr	r3, [r7, #8]
 801314e:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 8013150:	683b      	ldr	r3, [r7, #0]
 8013152:	2200      	movs	r2, #0
 8013154:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 8013156:	68fb      	ldr	r3, [r7, #12]
 8013158:	f107 0210 	add.w	r2, r7, #16
 801315c:	4611      	mov	r1, r2
 801315e:	4618      	mov	r0, r3
 8013160:	f7ff fc0e 	bl	8012980 <validate>
 8013164:	4603      	mov	r3, r0
 8013166:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 801316a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 801316e:	2b00      	cmp	r3, #0
 8013170:	d107      	bne.n	8013182 <f_write+0x44>
 8013172:	68fb      	ldr	r3, [r7, #12]
 8013174:	7d5b      	ldrb	r3, [r3, #21]
 8013176:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 801317a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 801317e:	2b00      	cmp	r3, #0
 8013180:	d009      	beq.n	8013196 <f_write+0x58>
 8013182:	693b      	ldr	r3, [r7, #16]
 8013184:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 8013188:	4611      	mov	r1, r2
 801318a:	4618      	mov	r0, r3
 801318c:	f7fd ff92 	bl	80110b4 <unlock_fs>
 8013190:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8013194:	e173      	b.n	801347e <f_write+0x340>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 8013196:	68fb      	ldr	r3, [r7, #12]
 8013198:	7d1b      	ldrb	r3, [r3, #20]
 801319a:	f003 0302 	and.w	r3, r3, #2
 801319e:	2b00      	cmp	r3, #0
 80131a0:	d106      	bne.n	80131b0 <f_write+0x72>
 80131a2:	693b      	ldr	r3, [r7, #16]
 80131a4:	2107      	movs	r1, #7
 80131a6:	4618      	mov	r0, r3
 80131a8:	f7fd ff84 	bl	80110b4 <unlock_fs>
 80131ac:	2307      	movs	r3, #7
 80131ae:	e166      	b.n	801347e <f_write+0x340>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 80131b0:	68fb      	ldr	r3, [r7, #12]
 80131b2:	699a      	ldr	r2, [r3, #24]
 80131b4:	687b      	ldr	r3, [r7, #4]
 80131b6:	441a      	add	r2, r3
 80131b8:	68fb      	ldr	r3, [r7, #12]
 80131ba:	699b      	ldr	r3, [r3, #24]
 80131bc:	429a      	cmp	r2, r3
 80131be:	f080 814b 	bcs.w	8013458 <f_write+0x31a>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 80131c2:	68fb      	ldr	r3, [r7, #12]
 80131c4:	699b      	ldr	r3, [r3, #24]
 80131c6:	43db      	mvns	r3, r3
 80131c8:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 80131ca:	e145      	b.n	8013458 <f_write+0x31a>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 80131cc:	68fb      	ldr	r3, [r7, #12]
 80131ce:	699b      	ldr	r3, [r3, #24]
 80131d0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80131d4:	2b00      	cmp	r3, #0
 80131d6:	f040 8101 	bne.w	80133dc <f_write+0x29e>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 80131da:	68fb      	ldr	r3, [r7, #12]
 80131dc:	699b      	ldr	r3, [r3, #24]
 80131de:	0a5b      	lsrs	r3, r3, #9
 80131e0:	693a      	ldr	r2, [r7, #16]
 80131e2:	8952      	ldrh	r2, [r2, #10]
 80131e4:	3a01      	subs	r2, #1
 80131e6:	4013      	ands	r3, r2
 80131e8:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 80131ea:	69bb      	ldr	r3, [r7, #24]
 80131ec:	2b00      	cmp	r3, #0
 80131ee:	d14d      	bne.n	801328c <f_write+0x14e>
				if (fp->fptr == 0) {		/* On the top of the file? */
 80131f0:	68fb      	ldr	r3, [r7, #12]
 80131f2:	699b      	ldr	r3, [r3, #24]
 80131f4:	2b00      	cmp	r3, #0
 80131f6:	d10c      	bne.n	8013212 <f_write+0xd4>
					clst = fp->obj.sclust;	/* Follow from the origin */
 80131f8:	68fb      	ldr	r3, [r7, #12]
 80131fa:	689b      	ldr	r3, [r3, #8]
 80131fc:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 80131fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013200:	2b00      	cmp	r3, #0
 8013202:	d11a      	bne.n	801323a <f_write+0xfc>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 8013204:	68fb      	ldr	r3, [r7, #12]
 8013206:	2100      	movs	r1, #0
 8013208:	4618      	mov	r0, r3
 801320a:	f7fe fbd1 	bl	80119b0 <create_chain>
 801320e:	62b8      	str	r0, [r7, #40]	; 0x28
 8013210:	e013      	b.n	801323a <f_write+0xfc>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8013212:	68fb      	ldr	r3, [r7, #12]
 8013214:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013216:	2b00      	cmp	r3, #0
 8013218:	d007      	beq.n	801322a <f_write+0xec>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 801321a:	68fb      	ldr	r3, [r7, #12]
 801321c:	699b      	ldr	r3, [r3, #24]
 801321e:	4619      	mov	r1, r3
 8013220:	68f8      	ldr	r0, [r7, #12]
 8013222:	f7fe fc5d 	bl	8011ae0 <clmt_clust>
 8013226:	62b8      	str	r0, [r7, #40]	; 0x28
 8013228:	e007      	b.n	801323a <f_write+0xfc>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 801322a:	68fa      	ldr	r2, [r7, #12]
 801322c:	68fb      	ldr	r3, [r7, #12]
 801322e:	69db      	ldr	r3, [r3, #28]
 8013230:	4619      	mov	r1, r3
 8013232:	4610      	mov	r0, r2
 8013234:	f7fe fbbc 	bl	80119b0 <create_chain>
 8013238:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 801323a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801323c:	2b00      	cmp	r3, #0
 801323e:	f000 8110 	beq.w	8013462 <f_write+0x324>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 8013242:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013244:	2b01      	cmp	r3, #1
 8013246:	d109      	bne.n	801325c <f_write+0x11e>
 8013248:	68fb      	ldr	r3, [r7, #12]
 801324a:	2202      	movs	r2, #2
 801324c:	755a      	strb	r2, [r3, #21]
 801324e:	693b      	ldr	r3, [r7, #16]
 8013250:	2102      	movs	r1, #2
 8013252:	4618      	mov	r0, r3
 8013254:	f7fd ff2e 	bl	80110b4 <unlock_fs>
 8013258:	2302      	movs	r3, #2
 801325a:	e110      	b.n	801347e <f_write+0x340>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 801325c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801325e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013262:	d109      	bne.n	8013278 <f_write+0x13a>
 8013264:	68fb      	ldr	r3, [r7, #12]
 8013266:	2201      	movs	r2, #1
 8013268:	755a      	strb	r2, [r3, #21]
 801326a:	693b      	ldr	r3, [r7, #16]
 801326c:	2101      	movs	r1, #1
 801326e:	4618      	mov	r0, r3
 8013270:	f7fd ff20 	bl	80110b4 <unlock_fs>
 8013274:	2301      	movs	r3, #1
 8013276:	e102      	b.n	801347e <f_write+0x340>
				fp->clust = clst;			/* Update current cluster */
 8013278:	68fb      	ldr	r3, [r7, #12]
 801327a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801327c:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 801327e:	68fb      	ldr	r3, [r7, #12]
 8013280:	689b      	ldr	r3, [r3, #8]
 8013282:	2b00      	cmp	r3, #0
 8013284:	d102      	bne.n	801328c <f_write+0x14e>
 8013286:	68fb      	ldr	r3, [r7, #12]
 8013288:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801328a:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 801328c:	68fb      	ldr	r3, [r7, #12]
 801328e:	7d1b      	ldrb	r3, [r3, #20]
 8013290:	b25b      	sxtb	r3, r3
 8013292:	2b00      	cmp	r3, #0
 8013294:	da1d      	bge.n	80132d2 <f_write+0x194>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8013296:	693b      	ldr	r3, [r7, #16]
 8013298:	7858      	ldrb	r0, [r3, #1]
 801329a:	68fb      	ldr	r3, [r7, #12]
 801329c:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80132a0:	68fb      	ldr	r3, [r7, #12]
 80132a2:	6a1a      	ldr	r2, [r3, #32]
 80132a4:	2301      	movs	r3, #1
 80132a6:	f7fd fdb1 	bl	8010e0c <disk_write>
 80132aa:	4603      	mov	r3, r0
 80132ac:	2b00      	cmp	r3, #0
 80132ae:	d009      	beq.n	80132c4 <f_write+0x186>
 80132b0:	68fb      	ldr	r3, [r7, #12]
 80132b2:	2201      	movs	r2, #1
 80132b4:	755a      	strb	r2, [r3, #21]
 80132b6:	693b      	ldr	r3, [r7, #16]
 80132b8:	2101      	movs	r1, #1
 80132ba:	4618      	mov	r0, r3
 80132bc:	f7fd fefa 	bl	80110b4 <unlock_fs>
 80132c0:	2301      	movs	r3, #1
 80132c2:	e0dc      	b.n	801347e <f_write+0x340>
				fp->flag &= (BYTE)~FA_DIRTY;
 80132c4:	68fb      	ldr	r3, [r7, #12]
 80132c6:	7d1b      	ldrb	r3, [r3, #20]
 80132c8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80132cc:	b2da      	uxtb	r2, r3
 80132ce:	68fb      	ldr	r3, [r7, #12]
 80132d0:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 80132d2:	693a      	ldr	r2, [r7, #16]
 80132d4:	68fb      	ldr	r3, [r7, #12]
 80132d6:	69db      	ldr	r3, [r3, #28]
 80132d8:	4619      	mov	r1, r3
 80132da:	4610      	mov	r0, r2
 80132dc:	f7fe f952 	bl	8011584 <clust2sect>
 80132e0:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 80132e2:	697b      	ldr	r3, [r7, #20]
 80132e4:	2b00      	cmp	r3, #0
 80132e6:	d109      	bne.n	80132fc <f_write+0x1be>
 80132e8:	68fb      	ldr	r3, [r7, #12]
 80132ea:	2202      	movs	r2, #2
 80132ec:	755a      	strb	r2, [r3, #21]
 80132ee:	693b      	ldr	r3, [r7, #16]
 80132f0:	2102      	movs	r1, #2
 80132f2:	4618      	mov	r0, r3
 80132f4:	f7fd fede 	bl	80110b4 <unlock_fs>
 80132f8:	2302      	movs	r3, #2
 80132fa:	e0c0      	b.n	801347e <f_write+0x340>
			sect += csect;
 80132fc:	697a      	ldr	r2, [r7, #20]
 80132fe:	69bb      	ldr	r3, [r7, #24]
 8013300:	4413      	add	r3, r2
 8013302:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 8013304:	687b      	ldr	r3, [r7, #4]
 8013306:	0a5b      	lsrs	r3, r3, #9
 8013308:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 801330a:	6a3b      	ldr	r3, [r7, #32]
 801330c:	2b00      	cmp	r3, #0
 801330e:	d041      	beq.n	8013394 <f_write+0x256>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8013310:	69ba      	ldr	r2, [r7, #24]
 8013312:	6a3b      	ldr	r3, [r7, #32]
 8013314:	4413      	add	r3, r2
 8013316:	693a      	ldr	r2, [r7, #16]
 8013318:	8952      	ldrh	r2, [r2, #10]
 801331a:	4293      	cmp	r3, r2
 801331c:	d905      	bls.n	801332a <f_write+0x1ec>
					cc = fs->csize - csect;
 801331e:	693b      	ldr	r3, [r7, #16]
 8013320:	895b      	ldrh	r3, [r3, #10]
 8013322:	461a      	mov	r2, r3
 8013324:	69bb      	ldr	r3, [r7, #24]
 8013326:	1ad3      	subs	r3, r2, r3
 8013328:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 801332a:	693b      	ldr	r3, [r7, #16]
 801332c:	7858      	ldrb	r0, [r3, #1]
 801332e:	6a3b      	ldr	r3, [r7, #32]
 8013330:	697a      	ldr	r2, [r7, #20]
 8013332:	69f9      	ldr	r1, [r7, #28]
 8013334:	f7fd fd6a 	bl	8010e0c <disk_write>
 8013338:	4603      	mov	r3, r0
 801333a:	2b00      	cmp	r3, #0
 801333c:	d009      	beq.n	8013352 <f_write+0x214>
 801333e:	68fb      	ldr	r3, [r7, #12]
 8013340:	2201      	movs	r2, #1
 8013342:	755a      	strb	r2, [r3, #21]
 8013344:	693b      	ldr	r3, [r7, #16]
 8013346:	2101      	movs	r1, #1
 8013348:	4618      	mov	r0, r3
 801334a:	f7fd feb3 	bl	80110b4 <unlock_fs>
 801334e:	2301      	movs	r3, #1
 8013350:	e095      	b.n	801347e <f_write+0x340>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 8013352:	68fb      	ldr	r3, [r7, #12]
 8013354:	6a1a      	ldr	r2, [r3, #32]
 8013356:	697b      	ldr	r3, [r7, #20]
 8013358:	1ad3      	subs	r3, r2, r3
 801335a:	6a3a      	ldr	r2, [r7, #32]
 801335c:	429a      	cmp	r2, r3
 801335e:	d915      	bls.n	801338c <f_write+0x24e>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 8013360:	68fb      	ldr	r3, [r7, #12]
 8013362:	f103 0030 	add.w	r0, r3, #48	; 0x30
 8013366:	68fb      	ldr	r3, [r7, #12]
 8013368:	6a1a      	ldr	r2, [r3, #32]
 801336a:	697b      	ldr	r3, [r7, #20]
 801336c:	1ad3      	subs	r3, r2, r3
 801336e:	025b      	lsls	r3, r3, #9
 8013370:	69fa      	ldr	r2, [r7, #28]
 8013372:	4413      	add	r3, r2
 8013374:	f44f 7200 	mov.w	r2, #512	; 0x200
 8013378:	4619      	mov	r1, r3
 801337a:	f7fd fe07 	bl	8010f8c <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 801337e:	68fb      	ldr	r3, [r7, #12]
 8013380:	7d1b      	ldrb	r3, [r3, #20]
 8013382:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8013386:	b2da      	uxtb	r2, r3
 8013388:	68fb      	ldr	r3, [r7, #12]
 801338a:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 801338c:	6a3b      	ldr	r3, [r7, #32]
 801338e:	025b      	lsls	r3, r3, #9
 8013390:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 8013392:	e044      	b.n	801341e <f_write+0x2e0>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8013394:	68fb      	ldr	r3, [r7, #12]
 8013396:	6a1b      	ldr	r3, [r3, #32]
 8013398:	697a      	ldr	r2, [r7, #20]
 801339a:	429a      	cmp	r2, r3
 801339c:	d01b      	beq.n	80133d6 <f_write+0x298>
				fp->fptr < fp->obj.objsize &&
 801339e:	68fb      	ldr	r3, [r7, #12]
 80133a0:	699a      	ldr	r2, [r3, #24]
 80133a2:	68fb      	ldr	r3, [r7, #12]
 80133a4:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 80133a6:	429a      	cmp	r2, r3
 80133a8:	d215      	bcs.n	80133d6 <f_write+0x298>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 80133aa:	693b      	ldr	r3, [r7, #16]
 80133ac:	7858      	ldrb	r0, [r3, #1]
 80133ae:	68fb      	ldr	r3, [r7, #12]
 80133b0:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80133b4:	2301      	movs	r3, #1
 80133b6:	697a      	ldr	r2, [r7, #20]
 80133b8:	f7fd fd08 	bl	8010dcc <disk_read>
 80133bc:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 80133be:	2b00      	cmp	r3, #0
 80133c0:	d009      	beq.n	80133d6 <f_write+0x298>
					ABORT(fs, FR_DISK_ERR);
 80133c2:	68fb      	ldr	r3, [r7, #12]
 80133c4:	2201      	movs	r2, #1
 80133c6:	755a      	strb	r2, [r3, #21]
 80133c8:	693b      	ldr	r3, [r7, #16]
 80133ca:	2101      	movs	r1, #1
 80133cc:	4618      	mov	r0, r3
 80133ce:	f7fd fe71 	bl	80110b4 <unlock_fs>
 80133d2:	2301      	movs	r3, #1
 80133d4:	e053      	b.n	801347e <f_write+0x340>
			}
#endif
			fp->sect = sect;
 80133d6:	68fb      	ldr	r3, [r7, #12]
 80133d8:	697a      	ldr	r2, [r7, #20]
 80133da:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 80133dc:	68fb      	ldr	r3, [r7, #12]
 80133de:	699b      	ldr	r3, [r3, #24]
 80133e0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80133e4:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 80133e8:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 80133ea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80133ec:	687b      	ldr	r3, [r7, #4]
 80133ee:	429a      	cmp	r2, r3
 80133f0:	d901      	bls.n	80133f6 <f_write+0x2b8>
 80133f2:	687b      	ldr	r3, [r7, #4]
 80133f4:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 80133f6:	68fb      	ldr	r3, [r7, #12]
 80133f8:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80133fc:	68fb      	ldr	r3, [r7, #12]
 80133fe:	699b      	ldr	r3, [r3, #24]
 8013400:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8013404:	4413      	add	r3, r2
 8013406:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8013408:	69f9      	ldr	r1, [r7, #28]
 801340a:	4618      	mov	r0, r3
 801340c:	f7fd fdbe 	bl	8010f8c <mem_cpy>
		fp->flag |= FA_DIRTY;
 8013410:	68fb      	ldr	r3, [r7, #12]
 8013412:	7d1b      	ldrb	r3, [r3, #20]
 8013414:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8013418:	b2da      	uxtb	r2, r3
 801341a:	68fb      	ldr	r3, [r7, #12]
 801341c:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 801341e:	69fa      	ldr	r2, [r7, #28]
 8013420:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013422:	4413      	add	r3, r2
 8013424:	61fb      	str	r3, [r7, #28]
 8013426:	68fb      	ldr	r3, [r7, #12]
 8013428:	699a      	ldr	r2, [r3, #24]
 801342a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801342c:	441a      	add	r2, r3
 801342e:	68fb      	ldr	r3, [r7, #12]
 8013430:	619a      	str	r2, [r3, #24]
 8013432:	68fb      	ldr	r3, [r7, #12]
 8013434:	68da      	ldr	r2, [r3, #12]
 8013436:	68fb      	ldr	r3, [r7, #12]
 8013438:	699b      	ldr	r3, [r3, #24]
 801343a:	429a      	cmp	r2, r3
 801343c:	bf38      	it	cc
 801343e:	461a      	movcc	r2, r3
 8013440:	68fb      	ldr	r3, [r7, #12]
 8013442:	60da      	str	r2, [r3, #12]
 8013444:	683b      	ldr	r3, [r7, #0]
 8013446:	681a      	ldr	r2, [r3, #0]
 8013448:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801344a:	441a      	add	r2, r3
 801344c:	683b      	ldr	r3, [r7, #0]
 801344e:	601a      	str	r2, [r3, #0]
 8013450:	687a      	ldr	r2, [r7, #4]
 8013452:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013454:	1ad3      	subs	r3, r2, r3
 8013456:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 8013458:	687b      	ldr	r3, [r7, #4]
 801345a:	2b00      	cmp	r3, #0
 801345c:	f47f aeb6 	bne.w	80131cc <f_write+0x8e>
 8013460:	e000      	b.n	8013464 <f_write+0x326>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8013462:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 8013464:	68fb      	ldr	r3, [r7, #12]
 8013466:	7d1b      	ldrb	r3, [r3, #20]
 8013468:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801346c:	b2da      	uxtb	r2, r3
 801346e:	68fb      	ldr	r3, [r7, #12]
 8013470:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 8013472:	693b      	ldr	r3, [r7, #16]
 8013474:	2100      	movs	r1, #0
 8013476:	4618      	mov	r0, r3
 8013478:	f7fd fe1c 	bl	80110b4 <unlock_fs>
 801347c:	2300      	movs	r3, #0
}
 801347e:	4618      	mov	r0, r3
 8013480:	3730      	adds	r7, #48	; 0x30
 8013482:	46bd      	mov	sp, r7
 8013484:	bd80      	pop	{r7, pc}

08013486 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8013486:	b580      	push	{r7, lr}
 8013488:	b086      	sub	sp, #24
 801348a:	af00      	add	r7, sp, #0
 801348c:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 801348e:	687b      	ldr	r3, [r7, #4]
 8013490:	f107 0208 	add.w	r2, r7, #8
 8013494:	4611      	mov	r1, r2
 8013496:	4618      	mov	r0, r3
 8013498:	f7ff fa72 	bl	8012980 <validate>
 801349c:	4603      	mov	r3, r0
 801349e:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 80134a0:	7dfb      	ldrb	r3, [r7, #23]
 80134a2:	2b00      	cmp	r3, #0
 80134a4:	d16d      	bne.n	8013582 <f_sync+0xfc>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 80134a6:	687b      	ldr	r3, [r7, #4]
 80134a8:	7d1b      	ldrb	r3, [r3, #20]
 80134aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80134ae:	2b00      	cmp	r3, #0
 80134b0:	d067      	beq.n	8013582 <f_sync+0xfc>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 80134b2:	687b      	ldr	r3, [r7, #4]
 80134b4:	7d1b      	ldrb	r3, [r3, #20]
 80134b6:	b25b      	sxtb	r3, r3
 80134b8:	2b00      	cmp	r3, #0
 80134ba:	da1a      	bge.n	80134f2 <f_sync+0x6c>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 80134bc:	68bb      	ldr	r3, [r7, #8]
 80134be:	7858      	ldrb	r0, [r3, #1]
 80134c0:	687b      	ldr	r3, [r7, #4]
 80134c2:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80134c6:	687b      	ldr	r3, [r7, #4]
 80134c8:	6a1a      	ldr	r2, [r3, #32]
 80134ca:	2301      	movs	r3, #1
 80134cc:	f7fd fc9e 	bl	8010e0c <disk_write>
 80134d0:	4603      	mov	r3, r0
 80134d2:	2b00      	cmp	r3, #0
 80134d4:	d006      	beq.n	80134e4 <f_sync+0x5e>
 80134d6:	68bb      	ldr	r3, [r7, #8]
 80134d8:	2101      	movs	r1, #1
 80134da:	4618      	mov	r0, r3
 80134dc:	f7fd fdea 	bl	80110b4 <unlock_fs>
 80134e0:	2301      	movs	r3, #1
 80134e2:	e055      	b.n	8013590 <f_sync+0x10a>
				fp->flag &= (BYTE)~FA_DIRTY;
 80134e4:	687b      	ldr	r3, [r7, #4]
 80134e6:	7d1b      	ldrb	r3, [r3, #20]
 80134e8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80134ec:	b2da      	uxtb	r2, r3
 80134ee:	687b      	ldr	r3, [r7, #4]
 80134f0:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 80134f2:	f7f9 ff13 	bl	800d31c <get_fattime>
 80134f6:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 80134f8:	68ba      	ldr	r2, [r7, #8]
 80134fa:	687b      	ldr	r3, [r7, #4]
 80134fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80134fe:	4619      	mov	r1, r3
 8013500:	4610      	mov	r0, r2
 8013502:	f7fd ffa3 	bl	801144c <move_window>
 8013506:	4603      	mov	r3, r0
 8013508:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 801350a:	7dfb      	ldrb	r3, [r7, #23]
 801350c:	2b00      	cmp	r3, #0
 801350e:	d138      	bne.n	8013582 <f_sync+0xfc>
					dir = fp->dir_ptr;
 8013510:	687b      	ldr	r3, [r7, #4]
 8013512:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8013514:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 8013516:	68fb      	ldr	r3, [r7, #12]
 8013518:	330b      	adds	r3, #11
 801351a:	781a      	ldrb	r2, [r3, #0]
 801351c:	68fb      	ldr	r3, [r7, #12]
 801351e:	330b      	adds	r3, #11
 8013520:	f042 0220 	orr.w	r2, r2, #32
 8013524:	b2d2      	uxtb	r2, r2
 8013526:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 8013528:	687b      	ldr	r3, [r7, #4]
 801352a:	6818      	ldr	r0, [r3, #0]
 801352c:	687b      	ldr	r3, [r7, #4]
 801352e:	689b      	ldr	r3, [r3, #8]
 8013530:	461a      	mov	r2, r3
 8013532:	68f9      	ldr	r1, [r7, #12]
 8013534:	f7fe fcae 	bl	8011e94 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 8013538:	68fb      	ldr	r3, [r7, #12]
 801353a:	f103 021c 	add.w	r2, r3, #28
 801353e:	687b      	ldr	r3, [r7, #4]
 8013540:	68db      	ldr	r3, [r3, #12]
 8013542:	4619      	mov	r1, r3
 8013544:	4610      	mov	r0, r2
 8013546:	f7fd fcf5 	bl	8010f34 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 801354a:	68fb      	ldr	r3, [r7, #12]
 801354c:	3316      	adds	r3, #22
 801354e:	6939      	ldr	r1, [r7, #16]
 8013550:	4618      	mov	r0, r3
 8013552:	f7fd fcef 	bl	8010f34 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 8013556:	68fb      	ldr	r3, [r7, #12]
 8013558:	3312      	adds	r3, #18
 801355a:	2100      	movs	r1, #0
 801355c:	4618      	mov	r0, r3
 801355e:	f7fd fcce 	bl	8010efe <st_word>
					fs->wflag = 1;
 8013562:	68bb      	ldr	r3, [r7, #8]
 8013564:	2201      	movs	r2, #1
 8013566:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 8013568:	68bb      	ldr	r3, [r7, #8]
 801356a:	4618      	mov	r0, r3
 801356c:	f7fd ff9c 	bl	80114a8 <sync_fs>
 8013570:	4603      	mov	r3, r0
 8013572:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 8013574:	687b      	ldr	r3, [r7, #4]
 8013576:	7d1b      	ldrb	r3, [r3, #20]
 8013578:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 801357c:	b2da      	uxtb	r2, r3
 801357e:	687b      	ldr	r3, [r7, #4]
 8013580:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 8013582:	68bb      	ldr	r3, [r7, #8]
 8013584:	7dfa      	ldrb	r2, [r7, #23]
 8013586:	4611      	mov	r1, r2
 8013588:	4618      	mov	r0, r3
 801358a:	f7fd fd93 	bl	80110b4 <unlock_fs>
 801358e:	7dfb      	ldrb	r3, [r7, #23]
}
 8013590:	4618      	mov	r0, r3
 8013592:	3718      	adds	r7, #24
 8013594:	46bd      	mov	sp, r7
 8013596:	bd80      	pop	{r7, pc}

08013598 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 8013598:	b580      	push	{r7, lr}
 801359a:	b084      	sub	sp, #16
 801359c:	af00      	add	r7, sp, #0
 801359e:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 80135a0:	6878      	ldr	r0, [r7, #4]
 80135a2:	f7ff ff70 	bl	8013486 <f_sync>
 80135a6:	4603      	mov	r3, r0
 80135a8:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 80135aa:	7bfb      	ldrb	r3, [r7, #15]
 80135ac:	2b00      	cmp	r3, #0
 80135ae:	d11d      	bne.n	80135ec <f_close+0x54>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 80135b0:	687b      	ldr	r3, [r7, #4]
 80135b2:	f107 0208 	add.w	r2, r7, #8
 80135b6:	4611      	mov	r1, r2
 80135b8:	4618      	mov	r0, r3
 80135ba:	f7ff f9e1 	bl	8012980 <validate>
 80135be:	4603      	mov	r3, r0
 80135c0:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 80135c2:	7bfb      	ldrb	r3, [r7, #15]
 80135c4:	2b00      	cmp	r3, #0
 80135c6:	d111      	bne.n	80135ec <f_close+0x54>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 80135c8:	687b      	ldr	r3, [r7, #4]
 80135ca:	691b      	ldr	r3, [r3, #16]
 80135cc:	4618      	mov	r0, r3
 80135ce:	f7fd fe99 	bl	8011304 <dec_lock>
 80135d2:	4603      	mov	r3, r0
 80135d4:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 80135d6:	7bfb      	ldrb	r3, [r7, #15]
 80135d8:	2b00      	cmp	r3, #0
 80135da:	d102      	bne.n	80135e2 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 80135dc:	687b      	ldr	r3, [r7, #4]
 80135de:	2200      	movs	r2, #0
 80135e0:	601a      	str	r2, [r3, #0]
			}
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
 80135e2:	68bb      	ldr	r3, [r7, #8]
 80135e4:	2100      	movs	r1, #0
 80135e6:	4618      	mov	r0, r3
 80135e8:	f7fd fd64 	bl	80110b4 <unlock_fs>
#endif
		}
	}
	return res;
 80135ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80135ee:	4618      	mov	r0, r3
 80135f0:	3710      	adds	r7, #16
 80135f2:	46bd      	mov	sp, r7
 80135f4:	bd80      	pop	{r7, pc}

080135f6 <f_opendir>:

FRESULT f_opendir (
	DIR* dp,			/* Pointer to directory object to create */
	const TCHAR* path	/* Pointer to the directory path */
)
{
 80135f6:	b580      	push	{r7, lr}
 80135f8:	b086      	sub	sp, #24
 80135fa:	af00      	add	r7, sp, #0
 80135fc:	6078      	str	r0, [r7, #4]
 80135fe:	6039      	str	r1, [r7, #0]
	FATFS *fs;
	_FDID *obj;
	DEF_NAMBUF


	if (!dp) return FR_INVALID_OBJECT;
 8013600:	687b      	ldr	r3, [r7, #4]
 8013602:	2b00      	cmp	r3, #0
 8013604:	d101      	bne.n	801360a <f_opendir+0x14>
 8013606:	2309      	movs	r3, #9
 8013608:	e06a      	b.n	80136e0 <f_opendir+0xea>

	/* Get logical drive */
	obj = &dp->obj;
 801360a:	687b      	ldr	r3, [r7, #4]
 801360c:	613b      	str	r3, [r7, #16]
	res = find_volume(&path, &fs, 0);
 801360e:	f107 010c 	add.w	r1, r7, #12
 8013612:	463b      	mov	r3, r7
 8013614:	2200      	movs	r2, #0
 8013616:	4618      	mov	r0, r3
 8013618:	f7fe ff5e 	bl	80124d8 <find_volume>
 801361c:	4603      	mov	r3, r0
 801361e:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8013620:	7dfb      	ldrb	r3, [r7, #23]
 8013622:	2b00      	cmp	r3, #0
 8013624:	d14f      	bne.n	80136c6 <f_opendir+0xd0>
		obj->fs = fs;
 8013626:	68fa      	ldr	r2, [r7, #12]
 8013628:	693b      	ldr	r3, [r7, #16]
 801362a:	601a      	str	r2, [r3, #0]
		INIT_NAMBUF(fs);
		res = follow_path(dp, path);			/* Follow the path to the directory */
 801362c:	683b      	ldr	r3, [r7, #0]
 801362e:	4619      	mov	r1, r3
 8013630:	6878      	ldr	r0, [r7, #4]
 8013632:	f7fe fe45 	bl	80122c0 <follow_path>
 8013636:	4603      	mov	r3, r0
 8013638:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK) {						/* Follow completed */
 801363a:	7dfb      	ldrb	r3, [r7, #23]
 801363c:	2b00      	cmp	r3, #0
 801363e:	d13d      	bne.n	80136bc <f_opendir+0xc6>
			if (!(dp->fn[NSFLAG] & NS_NONAME)) {	/* It is not the origin directory itself */
 8013640:	687b      	ldr	r3, [r7, #4]
 8013642:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8013646:	b25b      	sxtb	r3, r3
 8013648:	2b00      	cmp	r3, #0
 801364a:	db12      	blt.n	8013672 <f_opendir+0x7c>
				if (obj->attr & AM_DIR) {		/* This object is a sub-directory */
 801364c:	693b      	ldr	r3, [r7, #16]
 801364e:	799b      	ldrb	r3, [r3, #6]
 8013650:	f003 0310 	and.w	r3, r3, #16
 8013654:	2b00      	cmp	r3, #0
 8013656:	d00a      	beq.n	801366e <f_opendir+0x78>
						obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
						obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
					} else
#endif
					{
						obj->sclust = ld_clust(fs, dp->dir);	/* Get object allocation info */
 8013658:	68fa      	ldr	r2, [r7, #12]
 801365a:	687b      	ldr	r3, [r7, #4]
 801365c:	6a1b      	ldr	r3, [r3, #32]
 801365e:	4619      	mov	r1, r3
 8013660:	4610      	mov	r0, r2
 8013662:	f7fe fbf8 	bl	8011e56 <ld_clust>
 8013666:	4602      	mov	r2, r0
 8013668:	693b      	ldr	r3, [r7, #16]
 801366a:	609a      	str	r2, [r3, #8]
 801366c:	e001      	b.n	8013672 <f_opendir+0x7c>
					}
				} else {						/* This object is a file */
					res = FR_NO_PATH;
 801366e:	2305      	movs	r3, #5
 8013670:	75fb      	strb	r3, [r7, #23]
				}
			}
			if (res == FR_OK) {
 8013672:	7dfb      	ldrb	r3, [r7, #23]
 8013674:	2b00      	cmp	r3, #0
 8013676:	d121      	bne.n	80136bc <f_opendir+0xc6>
				obj->id = fs->id;
 8013678:	68fb      	ldr	r3, [r7, #12]
 801367a:	88da      	ldrh	r2, [r3, #6]
 801367c:	693b      	ldr	r3, [r7, #16]
 801367e:	809a      	strh	r2, [r3, #4]
				res = dir_sdi(dp, 0);			/* Rewind directory */
 8013680:	2100      	movs	r1, #0
 8013682:	6878      	ldr	r0, [r7, #4]
 8013684:	f7fe fa60 	bl	8011b48 <dir_sdi>
 8013688:	4603      	mov	r3, r0
 801368a:	75fb      	strb	r3, [r7, #23]
#if _FS_LOCK != 0
				if (res == FR_OK) {
 801368c:	7dfb      	ldrb	r3, [r7, #23]
 801368e:	2b00      	cmp	r3, #0
 8013690:	d114      	bne.n	80136bc <f_opendir+0xc6>
					if (obj->sclust) {
 8013692:	693b      	ldr	r3, [r7, #16]
 8013694:	689b      	ldr	r3, [r3, #8]
 8013696:	2b00      	cmp	r3, #0
 8013698:	d00d      	beq.n	80136b6 <f_opendir+0xc0>
						obj->lockid = inc_lock(dp, 0);	/* Lock the sub directory */
 801369a:	2100      	movs	r1, #0
 801369c:	6878      	ldr	r0, [r7, #4]
 801369e:	f7fd fda3 	bl	80111e8 <inc_lock>
 80136a2:	4602      	mov	r2, r0
 80136a4:	693b      	ldr	r3, [r7, #16]
 80136a6:	611a      	str	r2, [r3, #16]
						if (!obj->lockid) res = FR_TOO_MANY_OPEN_FILES;
 80136a8:	693b      	ldr	r3, [r7, #16]
 80136aa:	691b      	ldr	r3, [r3, #16]
 80136ac:	2b00      	cmp	r3, #0
 80136ae:	d105      	bne.n	80136bc <f_opendir+0xc6>
 80136b0:	2312      	movs	r3, #18
 80136b2:	75fb      	strb	r3, [r7, #23]
 80136b4:	e002      	b.n	80136bc <f_opendir+0xc6>
					} else {
						obj->lockid = 0;	/* Root directory need not to be locked */
 80136b6:	693b      	ldr	r3, [r7, #16]
 80136b8:	2200      	movs	r2, #0
 80136ba:	611a      	str	r2, [r3, #16]
				}
#endif
			}
		}
		FREE_NAMBUF();
		if (res == FR_NO_FILE) res = FR_NO_PATH;
 80136bc:	7dfb      	ldrb	r3, [r7, #23]
 80136be:	2b04      	cmp	r3, #4
 80136c0:	d101      	bne.n	80136c6 <f_opendir+0xd0>
 80136c2:	2305      	movs	r3, #5
 80136c4:	75fb      	strb	r3, [r7, #23]
	}
	if (res != FR_OK) obj->fs = 0;		/* Invalidate the directory object if function faild */
 80136c6:	7dfb      	ldrb	r3, [r7, #23]
 80136c8:	2b00      	cmp	r3, #0
 80136ca:	d002      	beq.n	80136d2 <f_opendir+0xdc>
 80136cc:	693b      	ldr	r3, [r7, #16]
 80136ce:	2200      	movs	r2, #0
 80136d0:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 80136d2:	68fb      	ldr	r3, [r7, #12]
 80136d4:	7dfa      	ldrb	r2, [r7, #23]
 80136d6:	4611      	mov	r1, r2
 80136d8:	4618      	mov	r0, r3
 80136da:	f7fd fceb 	bl	80110b4 <unlock_fs>
 80136de:	7dfb      	ldrb	r3, [r7, #23]
}
 80136e0:	4618      	mov	r0, r3
 80136e2:	3718      	adds	r7, #24
 80136e4:	46bd      	mov	sp, r7
 80136e6:	bd80      	pop	{r7, pc}

080136e8 <f_closedir>:
/*-----------------------------------------------------------------------*/

FRESULT f_closedir (
	DIR *dp		/* Pointer to the directory object to be closed */
)
{
 80136e8:	b580      	push	{r7, lr}
 80136ea:	b084      	sub	sp, #16
 80136ec:	af00      	add	r7, sp, #0
 80136ee:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;


	res = validate(&dp->obj, &fs);			/* Check validity of the file object */
 80136f0:	687b      	ldr	r3, [r7, #4]
 80136f2:	f107 0208 	add.w	r2, r7, #8
 80136f6:	4611      	mov	r1, r2
 80136f8:	4618      	mov	r0, r3
 80136fa:	f7ff f941 	bl	8012980 <validate>
 80136fe:	4603      	mov	r3, r0
 8013700:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8013702:	7bfb      	ldrb	r3, [r7, #15]
 8013704:	2b00      	cmp	r3, #0
 8013706:	d115      	bne.n	8013734 <f_closedir+0x4c>
#if _FS_LOCK != 0
		if (dp->obj.lockid) {				/* Decrement sub-directory open counter */
 8013708:	687b      	ldr	r3, [r7, #4]
 801370a:	691b      	ldr	r3, [r3, #16]
 801370c:	2b00      	cmp	r3, #0
 801370e:	d006      	beq.n	801371e <f_closedir+0x36>
			res = dec_lock(dp->obj.lockid);
 8013710:	687b      	ldr	r3, [r7, #4]
 8013712:	691b      	ldr	r3, [r3, #16]
 8013714:	4618      	mov	r0, r3
 8013716:	f7fd fdf5 	bl	8011304 <dec_lock>
 801371a:	4603      	mov	r3, r0
 801371c:	73fb      	strb	r3, [r7, #15]
		}
		if (res == FR_OK)
 801371e:	7bfb      	ldrb	r3, [r7, #15]
 8013720:	2b00      	cmp	r3, #0
 8013722:	d102      	bne.n	801372a <f_closedir+0x42>
#endif
		{
			dp->obj.fs = 0;			/* Invalidate directory object */
 8013724:	687b      	ldr	r3, [r7, #4]
 8013726:	2200      	movs	r2, #0
 8013728:	601a      	str	r2, [r3, #0]
		}
#if _FS_REENTRANT
		unlock_fs(fs, FR_OK);		/* Unlock volume */
 801372a:	68bb      	ldr	r3, [r7, #8]
 801372c:	2100      	movs	r1, #0
 801372e:	4618      	mov	r0, r3
 8013730:	f7fd fcc0 	bl	80110b4 <unlock_fs>
#endif
	}
	return res;
 8013734:	7bfb      	ldrb	r3, [r7, #15]
}
 8013736:	4618      	mov	r0, r3
 8013738:	3710      	adds	r7, #16
 801373a:	46bd      	mov	sp, r7
 801373c:	bd80      	pop	{r7, pc}

0801373e <f_readdir>:

FRESULT f_readdir (
	DIR* dp,			/* Pointer to the open directory object */
	FILINFO* fno		/* Pointer to file information to return */
)
{
 801373e:	b580      	push	{r7, lr}
 8013740:	b084      	sub	sp, #16
 8013742:	af00      	add	r7, sp, #0
 8013744:	6078      	str	r0, [r7, #4]
 8013746:	6039      	str	r1, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DEF_NAMBUF


	res = validate(&dp->obj, &fs);	/* Check validity of the directory object */
 8013748:	687b      	ldr	r3, [r7, #4]
 801374a:	f107 0208 	add.w	r2, r7, #8
 801374e:	4611      	mov	r1, r2
 8013750:	4618      	mov	r0, r3
 8013752:	f7ff f915 	bl	8012980 <validate>
 8013756:	4603      	mov	r3, r0
 8013758:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 801375a:	7bfb      	ldrb	r3, [r7, #15]
 801375c:	2b00      	cmp	r3, #0
 801375e:	d126      	bne.n	80137ae <f_readdir+0x70>
		if (!fno) {
 8013760:	683b      	ldr	r3, [r7, #0]
 8013762:	2b00      	cmp	r3, #0
 8013764:	d106      	bne.n	8013774 <f_readdir+0x36>
			res = dir_sdi(dp, 0);			/* Rewind the directory object */
 8013766:	2100      	movs	r1, #0
 8013768:	6878      	ldr	r0, [r7, #4]
 801376a:	f7fe f9ed 	bl	8011b48 <dir_sdi>
 801376e:	4603      	mov	r3, r0
 8013770:	73fb      	strb	r3, [r7, #15]
 8013772:	e01c      	b.n	80137ae <f_readdir+0x70>
		} else {
			INIT_NAMBUF(fs);
			res = dir_read(dp, 0);			/* Read an item */
 8013774:	2100      	movs	r1, #0
 8013776:	6878      	ldr	r0, [r7, #4]
 8013778:	f7fe fbac 	bl	8011ed4 <dir_read>
 801377c:	4603      	mov	r3, r0
 801377e:	73fb      	strb	r3, [r7, #15]
			if (res == FR_NO_FILE) res = FR_OK;	/* Ignore end of directory */
 8013780:	7bfb      	ldrb	r3, [r7, #15]
 8013782:	2b04      	cmp	r3, #4
 8013784:	d101      	bne.n	801378a <f_readdir+0x4c>
 8013786:	2300      	movs	r3, #0
 8013788:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK) {				/* A valid entry is found */
 801378a:	7bfb      	ldrb	r3, [r7, #15]
 801378c:	2b00      	cmp	r3, #0
 801378e:	d10e      	bne.n	80137ae <f_readdir+0x70>
				get_fileinfo(dp, fno);		/* Get the object information */
 8013790:	6839      	ldr	r1, [r7, #0]
 8013792:	6878      	ldr	r0, [r7, #4]
 8013794:	f7fe fca0 	bl	80120d8 <get_fileinfo>
				res = dir_next(dp, 0);		/* Increment index for next */
 8013798:	2100      	movs	r1, #0
 801379a:	6878      	ldr	r0, [r7, #4]
 801379c:	f7fe fa4f 	bl	8011c3e <dir_next>
 80137a0:	4603      	mov	r3, r0
 80137a2:	73fb      	strb	r3, [r7, #15]
				if (res == FR_NO_FILE) res = FR_OK;	/* Ignore end of directory now */
 80137a4:	7bfb      	ldrb	r3, [r7, #15]
 80137a6:	2b04      	cmp	r3, #4
 80137a8:	d101      	bne.n	80137ae <f_readdir+0x70>
 80137aa:	2300      	movs	r3, #0
 80137ac:	73fb      	strb	r3, [r7, #15]
			}
			FREE_NAMBUF();
		}
	}
	LEAVE_FF(fs, res);
 80137ae:	68bb      	ldr	r3, [r7, #8]
 80137b0:	7bfa      	ldrb	r2, [r7, #15]
 80137b2:	4611      	mov	r1, r2
 80137b4:	4618      	mov	r0, r3
 80137b6:	f7fd fc7d 	bl	80110b4 <unlock_fs>
 80137ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80137bc:	4618      	mov	r0, r3
 80137be:	3710      	adds	r7, #16
 80137c0:	46bd      	mov	sp, r7
 80137c2:	bd80      	pop	{r7, pc}

080137c4 <f_stat>:

FRESULT f_stat (
	const TCHAR* path,	/* Pointer to the file path */
	FILINFO* fno		/* Pointer to file information to return */
)
{
 80137c4:	b580      	push	{r7, lr}
 80137c6:	b090      	sub	sp, #64	; 0x40
 80137c8:	af00      	add	r7, sp, #0
 80137ca:	6078      	str	r0, [r7, #4]
 80137cc:	6039      	str	r1, [r7, #0]
	DIR dj;
	DEF_NAMBUF


	/* Get logical drive */
	res = find_volume(&path, &dj.obj.fs, 0);
 80137ce:	f107 010c 	add.w	r1, r7, #12
 80137d2:	1d3b      	adds	r3, r7, #4
 80137d4:	2200      	movs	r2, #0
 80137d6:	4618      	mov	r0, r3
 80137d8:	f7fe fe7e 	bl	80124d8 <find_volume>
 80137dc:	4603      	mov	r3, r0
 80137de:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	if (res == FR_OK) {
 80137e2:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80137e6:	2b00      	cmp	r3, #0
 80137e8:	d11f      	bne.n	801382a <f_stat+0x66>
		INIT_NAMBUF(dj.obj.fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 80137ea:	687a      	ldr	r2, [r7, #4]
 80137ec:	f107 030c 	add.w	r3, r7, #12
 80137f0:	4611      	mov	r1, r2
 80137f2:	4618      	mov	r0, r3
 80137f4:	f7fe fd64 	bl	80122c0 <follow_path>
 80137f8:	4603      	mov	r3, r0
 80137fa:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
		if (res == FR_OK) {				/* Follow completed */
 80137fe:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8013802:	2b00      	cmp	r3, #0
 8013804:	d111      	bne.n	801382a <f_stat+0x66>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* It is origin directory */
 8013806:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 801380a:	b25b      	sxtb	r3, r3
 801380c:	2b00      	cmp	r3, #0
 801380e:	da03      	bge.n	8013818 <f_stat+0x54>
				res = FR_INVALID_NAME;
 8013810:	2306      	movs	r3, #6
 8013812:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8013816:	e008      	b.n	801382a <f_stat+0x66>
			} else {							/* Found an object */
				if (fno) get_fileinfo(&dj, fno);
 8013818:	683b      	ldr	r3, [r7, #0]
 801381a:	2b00      	cmp	r3, #0
 801381c:	d005      	beq.n	801382a <f_stat+0x66>
 801381e:	f107 030c 	add.w	r3, r7, #12
 8013822:	6839      	ldr	r1, [r7, #0]
 8013824:	4618      	mov	r0, r3
 8013826:	f7fe fc57 	bl	80120d8 <get_fileinfo>
			}
		}
		FREE_NAMBUF();
	}

	LEAVE_FF(dj.obj.fs, res);
 801382a:	68fb      	ldr	r3, [r7, #12]
 801382c:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 8013830:	4611      	mov	r1, r2
 8013832:	4618      	mov	r0, r3
 8013834:	f7fd fc3e 	bl	80110b4 <unlock_fs>
 8013838:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 801383c:	4618      	mov	r0, r3
 801383e:	3740      	adds	r7, #64	; 0x40
 8013840:	46bd      	mov	sp, r7
 8013842:	bd80      	pop	{r7, pc}

08013844 <f_unlink>:
/*-----------------------------------------------------------------------*/

FRESULT f_unlink (
	const TCHAR* path		/* Pointer to the file or directory path */
)
{
 8013844:	b580      	push	{r7, lr}
 8013846:	b09e      	sub	sp, #120	; 0x78
 8013848:	af00      	add	r7, sp, #0
 801384a:	6078      	str	r0, [r7, #4]
	FRESULT res;
	DIR dj, sdj;
	DWORD dclst = 0;
 801384c:	2300      	movs	r3, #0
 801384e:	673b      	str	r3, [r7, #112]	; 0x70
#endif
	DEF_NAMBUF


	/* Get logical drive */
	res = find_volume(&path, &fs, FA_WRITE);
 8013850:	f107 010c 	add.w	r1, r7, #12
 8013854:	1d3b      	adds	r3, r7, #4
 8013856:	2202      	movs	r2, #2
 8013858:	4618      	mov	r0, r3
 801385a:	f7fe fe3d 	bl	80124d8 <find_volume>
 801385e:	4603      	mov	r3, r0
 8013860:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
	dj.obj.fs = fs;
 8013864:	68fb      	ldr	r3, [r7, #12]
 8013866:	643b      	str	r3, [r7, #64]	; 0x40
	if (res == FR_OK) {
 8013868:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 801386c:	2b00      	cmp	r3, #0
 801386e:	f040 808e 	bne.w	801398e <f_unlink+0x14a>
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);		/* Follow the file path */
 8013872:	687a      	ldr	r2, [r7, #4]
 8013874:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8013878:	4611      	mov	r1, r2
 801387a:	4618      	mov	r0, r3
 801387c:	f7fe fd20 	bl	80122c0 <follow_path>
 8013880:	4603      	mov	r3, r0
 8013882:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
		if (_FS_RPATH && res == FR_OK && (dj.fn[NSFLAG] & NS_DOT)) {
			res = FR_INVALID_NAME;			/* Cannot remove dot entry */
		}
#if _FS_LOCK != 0
		if (res == FR_OK) res = chk_lock(&dj, 2);	/* Check if it is an open object */
 8013886:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 801388a:	2b00      	cmp	r3, #0
 801388c:	d108      	bne.n	80138a0 <f_unlink+0x5c>
 801388e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8013892:	2102      	movs	r1, #2
 8013894:	4618      	mov	r0, r3
 8013896:	f7fd fc29 	bl	80110ec <chk_lock>
 801389a:	4603      	mov	r3, r0
 801389c:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
#endif
		if (res == FR_OK) {					/* The object is accessible */
 80138a0:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 80138a4:	2b00      	cmp	r3, #0
 80138a6:	d172      	bne.n	801398e <f_unlink+0x14a>
			if (dj.fn[NSFLAG] & NS_NONAME) {
 80138a8:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80138ac:	b25b      	sxtb	r3, r3
 80138ae:	2b00      	cmp	r3, #0
 80138b0:	da03      	bge.n	80138ba <f_unlink+0x76>
				res = FR_INVALID_NAME;		/* Cannot remove the origin directory */
 80138b2:	2306      	movs	r3, #6
 80138b4:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 80138b8:	e008      	b.n	80138cc <f_unlink+0x88>
			} else {
				if (dj.obj.attr & AM_RDO) {
 80138ba:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80138be:	f003 0301 	and.w	r3, r3, #1
 80138c2:	2b00      	cmp	r3, #0
 80138c4:	d002      	beq.n	80138cc <f_unlink+0x88>
					res = FR_DENIED;		/* Cannot remove R/O object */
 80138c6:	2307      	movs	r3, #7
 80138c8:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
				}
			}
			if (res == FR_OK) {
 80138cc:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 80138d0:	2b00      	cmp	r3, #0
 80138d2:	d134      	bne.n	801393e <f_unlink+0xfa>
					obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
					obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
				} else
#endif
				{
					dclst = ld_clust(fs, dj.dir);
 80138d4:	68fb      	ldr	r3, [r7, #12]
 80138d6:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80138d8:	4611      	mov	r1, r2
 80138da:	4618      	mov	r0, r3
 80138dc:	f7fe fabb 	bl	8011e56 <ld_clust>
 80138e0:	6738      	str	r0, [r7, #112]	; 0x70
				}
				if (dj.obj.attr & AM_DIR) {			/* Is it a sub-directory? */
 80138e2:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80138e6:	f003 0310 	and.w	r3, r3, #16
 80138ea:	2b00      	cmp	r3, #0
 80138ec:	d027      	beq.n	801393e <f_unlink+0xfa>
					if (dclst == fs->cdir) {		 		/* Is it the current directory? */
						res = FR_DENIED;
					} else
#endif
					{
						sdj.obj.fs = fs;						/* Open the sub-directory */
 80138ee:	68fb      	ldr	r3, [r7, #12]
 80138f0:	613b      	str	r3, [r7, #16]
						sdj.obj.sclust = dclst;
 80138f2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80138f4:	61bb      	str	r3, [r7, #24]
						if (fs->fs_type == FS_EXFAT) {
							sdj.obj.objsize = obj.objsize;
							sdj.obj.stat = obj.stat;
						}
#endif
						res = dir_sdi(&sdj, 0);
 80138f6:	f107 0310 	add.w	r3, r7, #16
 80138fa:	2100      	movs	r1, #0
 80138fc:	4618      	mov	r0, r3
 80138fe:	f7fe f923 	bl	8011b48 <dir_sdi>
 8013902:	4603      	mov	r3, r0
 8013904:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
						if (res == FR_OK) {
 8013908:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 801390c:	2b00      	cmp	r3, #0
 801390e:	d116      	bne.n	801393e <f_unlink+0xfa>
							res = dir_read(&sdj, 0);			/* Read an item */
 8013910:	f107 0310 	add.w	r3, r7, #16
 8013914:	2100      	movs	r1, #0
 8013916:	4618      	mov	r0, r3
 8013918:	f7fe fadc 	bl	8011ed4 <dir_read>
 801391c:	4603      	mov	r3, r0
 801391e:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
							if (res == FR_OK) res = FR_DENIED;	/* Not empty? */
 8013922:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8013926:	2b00      	cmp	r3, #0
 8013928:	d102      	bne.n	8013930 <f_unlink+0xec>
 801392a:	2307      	movs	r3, #7
 801392c:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
							if (res == FR_NO_FILE) res = FR_OK;	/* Empty? */
 8013930:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8013934:	2b04      	cmp	r3, #4
 8013936:	d102      	bne.n	801393e <f_unlink+0xfa>
 8013938:	2300      	movs	r3, #0
 801393a:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
						}
					}
				}
			}
			if (res == FR_OK) {
 801393e:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8013942:	2b00      	cmp	r3, #0
 8013944:	d123      	bne.n	801398e <f_unlink+0x14a>
				res = dir_remove(&dj);			/* Remove the directory entry */
 8013946:	f107 0340 	add.w	r3, r7, #64	; 0x40
 801394a:	4618      	mov	r0, r3
 801394c:	f7fe fba6 	bl	801209c <dir_remove>
 8013950:	4603      	mov	r3, r0
 8013952:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
				if (res == FR_OK && dclst) {	/* Remove the cluster chain if exist */
 8013956:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 801395a:	2b00      	cmp	r3, #0
 801395c:	d10c      	bne.n	8013978 <f_unlink+0x134>
 801395e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8013960:	2b00      	cmp	r3, #0
 8013962:	d009      	beq.n	8013978 <f_unlink+0x134>
#if _FS_EXFAT
					res = remove_chain(&obj, dclst, 0);
#else
					res = remove_chain(&dj.obj, dclst, 0);
 8013964:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8013968:	2200      	movs	r2, #0
 801396a:	6f39      	ldr	r1, [r7, #112]	; 0x70
 801396c:	4618      	mov	r0, r3
 801396e:	f7fd ffba 	bl	80118e6 <remove_chain>
 8013972:	4603      	mov	r3, r0
 8013974:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
#endif
				}
				if (res == FR_OK) res = sync_fs(fs);
 8013978:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 801397c:	2b00      	cmp	r3, #0
 801397e:	d106      	bne.n	801398e <f_unlink+0x14a>
 8013980:	68fb      	ldr	r3, [r7, #12]
 8013982:	4618      	mov	r0, r3
 8013984:	f7fd fd90 	bl	80114a8 <sync_fs>
 8013988:	4603      	mov	r3, r0
 801398a:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
			}
		}
		FREE_NAMBUF();
	}

	LEAVE_FF(fs, res);
 801398e:	68fb      	ldr	r3, [r7, #12]
 8013990:	f897 2077 	ldrb.w	r2, [r7, #119]	; 0x77
 8013994:	4611      	mov	r1, r2
 8013996:	4618      	mov	r0, r3
 8013998:	f7fd fb8c 	bl	80110b4 <unlock_fs>
 801399c:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 80139a0:	4618      	mov	r0, r3
 80139a2:	3778      	adds	r7, #120	; 0x78
 80139a4:	46bd      	mov	sp, r7
 80139a6:	bd80      	pop	{r7, pc}

080139a8 <f_mkdir>:
/*-----------------------------------------------------------------------*/

FRESULT f_mkdir (
	const TCHAR* path		/* Pointer to the directory path */
)
{
 80139a8:	b580      	push	{r7, lr}
 80139aa:	b096      	sub	sp, #88	; 0x58
 80139ac:	af00      	add	r7, sp, #0
 80139ae:	6078      	str	r0, [r7, #4]
	DWORD dsc, dcl, pcl, tm;
	DEF_NAMBUF


	/* Get logical drive */
	res = find_volume(&path, &fs, FA_WRITE);
 80139b0:	f107 0108 	add.w	r1, r7, #8
 80139b4:	1d3b      	adds	r3, r7, #4
 80139b6:	2202      	movs	r2, #2
 80139b8:	4618      	mov	r0, r3
 80139ba:	f7fe fd8d 	bl	80124d8 <find_volume>
 80139be:	4603      	mov	r3, r0
 80139c0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	dj.obj.fs = fs;
 80139c4:	68bb      	ldr	r3, [r7, #8]
 80139c6:	60fb      	str	r3, [r7, #12]
	if (res == FR_OK) {
 80139c8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80139cc:	2b00      	cmp	r3, #0
 80139ce:	f040 80ec 	bne.w	8013baa <f_mkdir+0x202>
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);			/* Follow the file path */
 80139d2:	687a      	ldr	r2, [r7, #4]
 80139d4:	f107 030c 	add.w	r3, r7, #12
 80139d8:	4611      	mov	r1, r2
 80139da:	4618      	mov	r0, r3
 80139dc:	f7fe fc70 	bl	80122c0 <follow_path>
 80139e0:	4603      	mov	r3, r0
 80139e2:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (res == FR_OK) res = FR_EXIST;		/* Any object with same name is already existing */
 80139e6:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80139ea:	2b00      	cmp	r3, #0
 80139ec:	d102      	bne.n	80139f4 <f_mkdir+0x4c>
 80139ee:	2308      	movs	r3, #8
 80139f0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (_FS_RPATH && res == FR_NO_FILE && (dj.fn[NSFLAG] & NS_DOT)) {
			res = FR_INVALID_NAME;
		}
		if (res == FR_NO_FILE) {				/* Can create a new directory */
 80139f4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80139f8:	2b04      	cmp	r3, #4
 80139fa:	f040 80d6 	bne.w	8013baa <f_mkdir+0x202>
			dcl = create_chain(&dj.obj, 0);		/* Allocate a cluster for the new directory table */
 80139fe:	f107 030c 	add.w	r3, r7, #12
 8013a02:	2100      	movs	r1, #0
 8013a04:	4618      	mov	r0, r3
 8013a06:	f7fd ffd3 	bl	80119b0 <create_chain>
 8013a0a:	6478      	str	r0, [r7, #68]	; 0x44
			dj.obj.objsize = (DWORD)fs->csize * SS(fs);
 8013a0c:	68bb      	ldr	r3, [r7, #8]
 8013a0e:	895b      	ldrh	r3, [r3, #10]
 8013a10:	025b      	lsls	r3, r3, #9
 8013a12:	61bb      	str	r3, [r7, #24]
			res = FR_OK;
 8013a14:	2300      	movs	r3, #0
 8013a16:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			if (dcl == 0) res = FR_DENIED;		/* No space to allocate a new cluster */
 8013a1a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8013a1c:	2b00      	cmp	r3, #0
 8013a1e:	d102      	bne.n	8013a26 <f_mkdir+0x7e>
 8013a20:	2307      	movs	r3, #7
 8013a22:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			if (dcl == 1) res = FR_INT_ERR;
 8013a26:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8013a28:	2b01      	cmp	r3, #1
 8013a2a:	d102      	bne.n	8013a32 <f_mkdir+0x8a>
 8013a2c:	2302      	movs	r3, #2
 8013a2e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			if (dcl == 0xFFFFFFFF) res = FR_DISK_ERR;
 8013a32:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8013a34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013a38:	d102      	bne.n	8013a40 <f_mkdir+0x98>
 8013a3a:	2301      	movs	r3, #1
 8013a3c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			if (res == FR_OK) res = sync_window(fs);	/* Flush FAT */
 8013a40:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8013a44:	2b00      	cmp	r3, #0
 8013a46:	d106      	bne.n	8013a56 <f_mkdir+0xae>
 8013a48:	68bb      	ldr	r3, [r7, #8]
 8013a4a:	4618      	mov	r0, r3
 8013a4c:	f7fd fcba 	bl	80113c4 <sync_window>
 8013a50:	4603      	mov	r3, r0
 8013a52:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			tm = GET_FATTIME();
 8013a56:	f7f9 fc61 	bl	800d31c <get_fattime>
 8013a5a:	6438      	str	r0, [r7, #64]	; 0x40
			if (res == FR_OK) {					/* Initialize the new directory table */
 8013a5c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8013a60:	2b00      	cmp	r3, #0
 8013a62:	d16a      	bne.n	8013b3a <f_mkdir+0x192>
				dsc = clust2sect(fs, dcl);
 8013a64:	68bb      	ldr	r3, [r7, #8]
 8013a66:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8013a68:	4618      	mov	r0, r3
 8013a6a:	f7fd fd8b 	bl	8011584 <clust2sect>
 8013a6e:	64f8      	str	r0, [r7, #76]	; 0x4c
				dir = fs->win;
 8013a70:	68bb      	ldr	r3, [r7, #8]
 8013a72:	3334      	adds	r3, #52	; 0x34
 8013a74:	63fb      	str	r3, [r7, #60]	; 0x3c
				mem_set(dir, 0, SS(fs));
 8013a76:	f44f 7200 	mov.w	r2, #512	; 0x200
 8013a7a:	2100      	movs	r1, #0
 8013a7c:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8013a7e:	f7fd faa6 	bl	8010fce <mem_set>
				if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
					mem_set(dir + DIR_Name, ' ', 11);	/* Create "." entry */
 8013a82:	220b      	movs	r2, #11
 8013a84:	2120      	movs	r1, #32
 8013a86:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8013a88:	f7fd faa1 	bl	8010fce <mem_set>
					dir[DIR_Name] = '.';
 8013a8c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8013a8e:	222e      	movs	r2, #46	; 0x2e
 8013a90:	701a      	strb	r2, [r3, #0]
					dir[DIR_Attr] = AM_DIR;
 8013a92:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8013a94:	330b      	adds	r3, #11
 8013a96:	2210      	movs	r2, #16
 8013a98:	701a      	strb	r2, [r3, #0]
					st_dword(dir + DIR_ModTime, tm);
 8013a9a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8013a9c:	3316      	adds	r3, #22
 8013a9e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8013aa0:	4618      	mov	r0, r3
 8013aa2:	f7fd fa47 	bl	8010f34 <st_dword>
					st_clust(fs, dir, dcl);
 8013aa6:	68bb      	ldr	r3, [r7, #8]
 8013aa8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8013aaa:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8013aac:	4618      	mov	r0, r3
 8013aae:	f7fe f9f1 	bl	8011e94 <st_clust>
					mem_cpy(dir + SZDIRE, dir, SZDIRE); 	/* Create ".." entry */
 8013ab2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8013ab4:	3320      	adds	r3, #32
 8013ab6:	2220      	movs	r2, #32
 8013ab8:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8013aba:	4618      	mov	r0, r3
 8013abc:	f7fd fa66 	bl	8010f8c <mem_cpy>
					dir[SZDIRE + 1] = '.'; pcl = dj.obj.sclust;
 8013ac0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8013ac2:	3321      	adds	r3, #33	; 0x21
 8013ac4:	222e      	movs	r2, #46	; 0x2e
 8013ac6:	701a      	strb	r2, [r3, #0]
 8013ac8:	697b      	ldr	r3, [r7, #20]
 8013aca:	64bb      	str	r3, [r7, #72]	; 0x48
					if (fs->fs_type == FS_FAT32 && pcl == fs->dirbase) pcl = 0;
 8013acc:	68bb      	ldr	r3, [r7, #8]
 8013ace:	781b      	ldrb	r3, [r3, #0]
 8013ad0:	2b03      	cmp	r3, #3
 8013ad2:	d106      	bne.n	8013ae2 <f_mkdir+0x13a>
 8013ad4:	68bb      	ldr	r3, [r7, #8]
 8013ad6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8013ad8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8013ada:	429a      	cmp	r2, r3
 8013adc:	d101      	bne.n	8013ae2 <f_mkdir+0x13a>
 8013ade:	2300      	movs	r3, #0
 8013ae0:	64bb      	str	r3, [r7, #72]	; 0x48
					st_clust(fs, dir + SZDIRE, pcl);
 8013ae2:	68b8      	ldr	r0, [r7, #8]
 8013ae4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8013ae6:	3320      	adds	r3, #32
 8013ae8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8013aea:	4619      	mov	r1, r3
 8013aec:	f7fe f9d2 	bl	8011e94 <st_clust>
				}
				for (n = fs->csize; n; n--) {	/* Write dot entries and clear following sectors */
 8013af0:	68bb      	ldr	r3, [r7, #8]
 8013af2:	895b      	ldrh	r3, [r3, #10]
 8013af4:	653b      	str	r3, [r7, #80]	; 0x50
 8013af6:	e01b      	b.n	8013b30 <f_mkdir+0x188>
					fs->winsect = dsc++;
 8013af8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8013afa:	1c5a      	adds	r2, r3, #1
 8013afc:	64fa      	str	r2, [r7, #76]	; 0x4c
 8013afe:	68ba      	ldr	r2, [r7, #8]
 8013b00:	6313      	str	r3, [r2, #48]	; 0x30
					fs->wflag = 1;
 8013b02:	68bb      	ldr	r3, [r7, #8]
 8013b04:	2201      	movs	r2, #1
 8013b06:	70da      	strb	r2, [r3, #3]
					res = sync_window(fs);
 8013b08:	68bb      	ldr	r3, [r7, #8]
 8013b0a:	4618      	mov	r0, r3
 8013b0c:	f7fd fc5a 	bl	80113c4 <sync_window>
 8013b10:	4603      	mov	r3, r0
 8013b12:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
					if (res != FR_OK) break;
 8013b16:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8013b1a:	2b00      	cmp	r3, #0
 8013b1c:	d10c      	bne.n	8013b38 <f_mkdir+0x190>
					mem_set(dir, 0, SS(fs));
 8013b1e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8013b22:	2100      	movs	r1, #0
 8013b24:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8013b26:	f7fd fa52 	bl	8010fce <mem_set>
				for (n = fs->csize; n; n--) {	/* Write dot entries and clear following sectors */
 8013b2a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8013b2c:	3b01      	subs	r3, #1
 8013b2e:	653b      	str	r3, [r7, #80]	; 0x50
 8013b30:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8013b32:	2b00      	cmp	r3, #0
 8013b34:	d1e0      	bne.n	8013af8 <f_mkdir+0x150>
 8013b36:	e000      	b.n	8013b3a <f_mkdir+0x192>
					if (res != FR_OK) break;
 8013b38:	bf00      	nop
				}
			}
			if (res == FR_OK) {
 8013b3a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8013b3e:	2b00      	cmp	r3, #0
 8013b40:	d107      	bne.n	8013b52 <f_mkdir+0x1aa>
				res = dir_register(&dj);	/* Register the object to the directoy */
 8013b42:	f107 030c 	add.w	r3, r7, #12
 8013b46:	4618      	mov	r0, r3
 8013b48:	f7fe fa76 	bl	8012038 <dir_register>
 8013b4c:	4603      	mov	r3, r0
 8013b4e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			}
			if (res == FR_OK) {
 8013b52:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8013b56:	2b00      	cmp	r3, #0
 8013b58:	d120      	bne.n	8013b9c <f_mkdir+0x1f4>
					fs->dirbuf[XDIR_Attr] = AM_DIR;				/* Attribute */
					res = store_xdir(&dj);
				} else
#endif
				{
					dir = dj.dir;
 8013b5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013b5c:	63fb      	str	r3, [r7, #60]	; 0x3c
					st_dword(dir + DIR_ModTime, tm);	/* Created time */
 8013b5e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8013b60:	3316      	adds	r3, #22
 8013b62:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8013b64:	4618      	mov	r0, r3
 8013b66:	f7fd f9e5 	bl	8010f34 <st_dword>
					st_clust(fs, dir, dcl);				/* Table start cluster */
 8013b6a:	68bb      	ldr	r3, [r7, #8]
 8013b6c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8013b6e:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8013b70:	4618      	mov	r0, r3
 8013b72:	f7fe f98f 	bl	8011e94 <st_clust>
					dir[DIR_Attr] = AM_DIR;				/* Attribute */
 8013b76:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8013b78:	330b      	adds	r3, #11
 8013b7a:	2210      	movs	r2, #16
 8013b7c:	701a      	strb	r2, [r3, #0]
					fs->wflag = 1;
 8013b7e:	68bb      	ldr	r3, [r7, #8]
 8013b80:	2201      	movs	r2, #1
 8013b82:	70da      	strb	r2, [r3, #3]
				}
				if (res == FR_OK) {
 8013b84:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8013b88:	2b00      	cmp	r3, #0
 8013b8a:	d10e      	bne.n	8013baa <f_mkdir+0x202>
					res = sync_fs(fs);
 8013b8c:	68bb      	ldr	r3, [r7, #8]
 8013b8e:	4618      	mov	r0, r3
 8013b90:	f7fd fc8a 	bl	80114a8 <sync_fs>
 8013b94:	4603      	mov	r3, r0
 8013b96:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
 8013b9a:	e006      	b.n	8013baa <f_mkdir+0x202>
				}
			} else {
				remove_chain(&dj.obj, dcl, 0);		/* Could not register, remove cluster chain */
 8013b9c:	f107 030c 	add.w	r3, r7, #12
 8013ba0:	2200      	movs	r2, #0
 8013ba2:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8013ba4:	4618      	mov	r0, r3
 8013ba6:	f7fd fe9e 	bl	80118e6 <remove_chain>
			}
		}
		FREE_NAMBUF();
	}

	LEAVE_FF(fs, res);
 8013baa:	68bb      	ldr	r3, [r7, #8]
 8013bac:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 8013bb0:	4611      	mov	r1, r2
 8013bb2:	4618      	mov	r0, r3
 8013bb4:	f7fd fa7e 	bl	80110b4 <unlock_fs>
 8013bb8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
}
 8013bbc:	4618      	mov	r0, r3
 8013bbe:	3758      	adds	r7, #88	; 0x58
 8013bc0:	46bd      	mov	sp, r7
 8013bc2:	bd80      	pop	{r7, pc}

08013bc4 <f_gets>:
TCHAR* f_gets (
	TCHAR* buff,	/* Pointer to the string buffer to read */
	int len,		/* Size of string buffer (characters) */
	FIL* fp			/* Pointer to the file object */
)
{
 8013bc4:	b580      	push	{r7, lr}
 8013bc6:	b088      	sub	sp, #32
 8013bc8:	af00      	add	r7, sp, #0
 8013bca:	60f8      	str	r0, [r7, #12]
 8013bcc:	60b9      	str	r1, [r7, #8]
 8013bce:	607a      	str	r2, [r7, #4]
	int n = 0;
 8013bd0:	2300      	movs	r3, #0
 8013bd2:	61fb      	str	r3, [r7, #28]
	TCHAR c, *p = buff;
 8013bd4:	68fb      	ldr	r3, [r7, #12]
 8013bd6:	61bb      	str	r3, [r7, #24]
	BYTE s[2];
	UINT rc;


	while (n < len - 1) {	/* Read characters until buffer gets filled */
 8013bd8:	e01b      	b.n	8013c12 <f_gets+0x4e>
		}
		c = ff_convert(c, 1);	/* OEM -> Unicode */
		if (!c) c = '?';
#endif
#else						/* Read a character without conversion */
		f_read(fp, s, 1, &rc);
 8013bda:	f107 0310 	add.w	r3, r7, #16
 8013bde:	f107 0114 	add.w	r1, r7, #20
 8013be2:	2201      	movs	r2, #1
 8013be4:	6878      	ldr	r0, [r7, #4]
 8013be6:	f7ff f93c 	bl	8012e62 <f_read>
		if (rc != 1) break;
 8013bea:	693b      	ldr	r3, [r7, #16]
 8013bec:	2b01      	cmp	r3, #1
 8013bee:	d116      	bne.n	8013c1e <f_gets+0x5a>
		c = s[0];
 8013bf0:	7d3b      	ldrb	r3, [r7, #20]
 8013bf2:	75fb      	strb	r3, [r7, #23]
#endif
		if (_USE_STRFUNC == 2 && c == '\r') continue;	/* Strip '\r' */
 8013bf4:	7dfb      	ldrb	r3, [r7, #23]
 8013bf6:	2b0d      	cmp	r3, #13
 8013bf8:	d100      	bne.n	8013bfc <f_gets+0x38>
 8013bfa:	e00a      	b.n	8013c12 <f_gets+0x4e>
		*p++ = c;
 8013bfc:	69bb      	ldr	r3, [r7, #24]
 8013bfe:	1c5a      	adds	r2, r3, #1
 8013c00:	61ba      	str	r2, [r7, #24]
 8013c02:	7dfa      	ldrb	r2, [r7, #23]
 8013c04:	701a      	strb	r2, [r3, #0]
		n++;
 8013c06:	69fb      	ldr	r3, [r7, #28]
 8013c08:	3301      	adds	r3, #1
 8013c0a:	61fb      	str	r3, [r7, #28]
		if (c == '\n') break;		/* Break on EOL */
 8013c0c:	7dfb      	ldrb	r3, [r7, #23]
 8013c0e:	2b0a      	cmp	r3, #10
 8013c10:	d007      	beq.n	8013c22 <f_gets+0x5e>
	while (n < len - 1) {	/* Read characters until buffer gets filled */
 8013c12:	68bb      	ldr	r3, [r7, #8]
 8013c14:	3b01      	subs	r3, #1
 8013c16:	69fa      	ldr	r2, [r7, #28]
 8013c18:	429a      	cmp	r2, r3
 8013c1a:	dbde      	blt.n	8013bda <f_gets+0x16>
 8013c1c:	e002      	b.n	8013c24 <f_gets+0x60>
		if (rc != 1) break;
 8013c1e:	bf00      	nop
 8013c20:	e000      	b.n	8013c24 <f_gets+0x60>
		if (c == '\n') break;		/* Break on EOL */
 8013c22:	bf00      	nop
	}
	*p = 0;
 8013c24:	69bb      	ldr	r3, [r7, #24]
 8013c26:	2200      	movs	r2, #0
 8013c28:	701a      	strb	r2, [r3, #0]
	return n ? buff : 0;			/* When no data read (eof or error), return with error. */
 8013c2a:	69fb      	ldr	r3, [r7, #28]
 8013c2c:	2b00      	cmp	r3, #0
 8013c2e:	d001      	beq.n	8013c34 <f_gets+0x70>
 8013c30:	68fb      	ldr	r3, [r7, #12]
 8013c32:	e000      	b.n	8013c36 <f_gets+0x72>
 8013c34:	2300      	movs	r3, #0
}
 8013c36:	4618      	mov	r0, r3
 8013c38:	3720      	adds	r7, #32
 8013c3a:	46bd      	mov	sp, r7
 8013c3c:	bd80      	pop	{r7, pc}

08013c3e <putc_bfd>:
static
void putc_bfd (		/* Buffered write with code conversion */
	putbuff* pb,
	TCHAR c
)
{
 8013c3e:	b580      	push	{r7, lr}
 8013c40:	b084      	sub	sp, #16
 8013c42:	af00      	add	r7, sp, #0
 8013c44:	6078      	str	r0, [r7, #4]
 8013c46:	460b      	mov	r3, r1
 8013c48:	70fb      	strb	r3, [r7, #3]
	UINT bw;
	int i;


	if (_USE_STRFUNC == 2 && c == '\n') {	 /* LF -> CRLF conversion */
 8013c4a:	78fb      	ldrb	r3, [r7, #3]
 8013c4c:	2b0a      	cmp	r3, #10
 8013c4e:	d103      	bne.n	8013c58 <putc_bfd+0x1a>
		putc_bfd(pb, '\r');
 8013c50:	210d      	movs	r1, #13
 8013c52:	6878      	ldr	r0, [r7, #4]
 8013c54:	f7ff fff3 	bl	8013c3e <putc_bfd>
	}

	i = pb->idx;		/* Write index of pb->buf[] */
 8013c58:	687b      	ldr	r3, [r7, #4]
 8013c5a:	685b      	ldr	r3, [r3, #4]
 8013c5c:	60fb      	str	r3, [r7, #12]
	if (i < 0) return;
 8013c5e:	68fb      	ldr	r3, [r7, #12]
 8013c60:	2b00      	cmp	r3, #0
 8013c62:	db25      	blt.n	8013cb0 <putc_bfd+0x72>
	if (c >= 0x100)
		pb->buf[i++] = (BYTE)(c >> 8);
	pb->buf[i++] = (BYTE)c;
#endif
#else							/* Write a character without conversion */
	pb->buf[i++] = (BYTE)c;
 8013c64:	68fb      	ldr	r3, [r7, #12]
 8013c66:	1c5a      	adds	r2, r3, #1
 8013c68:	60fa      	str	r2, [r7, #12]
 8013c6a:	687a      	ldr	r2, [r7, #4]
 8013c6c:	4413      	add	r3, r2
 8013c6e:	78fa      	ldrb	r2, [r7, #3]
 8013c70:	731a      	strb	r2, [r3, #12]
#endif

	if (i >= (int)(sizeof pb->buf) - 3) {	/* Write buffered characters to the file */
 8013c72:	68fb      	ldr	r3, [r7, #12]
 8013c74:	2b3c      	cmp	r3, #60	; 0x3c
 8013c76:	dd12      	ble.n	8013c9e <putc_bfd+0x60>
		f_write(pb->fp, pb->buf, (UINT)i, &bw);
 8013c78:	687b      	ldr	r3, [r7, #4]
 8013c7a:	6818      	ldr	r0, [r3, #0]
 8013c7c:	687b      	ldr	r3, [r7, #4]
 8013c7e:	f103 010c 	add.w	r1, r3, #12
 8013c82:	68fa      	ldr	r2, [r7, #12]
 8013c84:	f107 0308 	add.w	r3, r7, #8
 8013c88:	f7ff fa59 	bl	801313e <f_write>
		i = (bw == (UINT)i) ? 0 : -1;
 8013c8c:	68ba      	ldr	r2, [r7, #8]
 8013c8e:	68fb      	ldr	r3, [r7, #12]
 8013c90:	429a      	cmp	r2, r3
 8013c92:	d101      	bne.n	8013c98 <putc_bfd+0x5a>
 8013c94:	2300      	movs	r3, #0
 8013c96:	e001      	b.n	8013c9c <putc_bfd+0x5e>
 8013c98:	f04f 33ff 	mov.w	r3, #4294967295
 8013c9c:	60fb      	str	r3, [r7, #12]
	}
	pb->idx = i;
 8013c9e:	687b      	ldr	r3, [r7, #4]
 8013ca0:	68fa      	ldr	r2, [r7, #12]
 8013ca2:	605a      	str	r2, [r3, #4]
	pb->nchr++;
 8013ca4:	687b      	ldr	r3, [r7, #4]
 8013ca6:	689b      	ldr	r3, [r3, #8]
 8013ca8:	1c5a      	adds	r2, r3, #1
 8013caa:	687b      	ldr	r3, [r7, #4]
 8013cac:	609a      	str	r2, [r3, #8]
 8013cae:	e000      	b.n	8013cb2 <putc_bfd+0x74>
	if (i < 0) return;
 8013cb0:	bf00      	nop
}
 8013cb2:	3710      	adds	r7, #16
 8013cb4:	46bd      	mov	sp, r7
 8013cb6:	bd80      	pop	{r7, pc}

08013cb8 <putc_flush>:

static
int putc_flush (		/* Flush left characters in the buffer */
	putbuff* pb
)
{
 8013cb8:	b580      	push	{r7, lr}
 8013cba:	b084      	sub	sp, #16
 8013cbc:	af00      	add	r7, sp, #0
 8013cbe:	6078      	str	r0, [r7, #4]
	UINT nw;

	if (   pb->idx >= 0	/* Flush buffered characters to the file */
 8013cc0:	687b      	ldr	r3, [r7, #4]
 8013cc2:	685b      	ldr	r3, [r3, #4]
 8013cc4:	2b00      	cmp	r3, #0
 8013cc6:	db16      	blt.n	8013cf6 <putc_flush+0x3e>
		&& f_write(pb->fp, pb->buf, (UINT)pb->idx, &nw) == FR_OK
 8013cc8:	687b      	ldr	r3, [r7, #4]
 8013cca:	6818      	ldr	r0, [r3, #0]
 8013ccc:	687b      	ldr	r3, [r7, #4]
 8013cce:	f103 010c 	add.w	r1, r3, #12
 8013cd2:	687b      	ldr	r3, [r7, #4]
 8013cd4:	685b      	ldr	r3, [r3, #4]
 8013cd6:	461a      	mov	r2, r3
 8013cd8:	f107 030c 	add.w	r3, r7, #12
 8013cdc:	f7ff fa2f 	bl	801313e <f_write>
 8013ce0:	4603      	mov	r3, r0
 8013ce2:	2b00      	cmp	r3, #0
 8013ce4:	d107      	bne.n	8013cf6 <putc_flush+0x3e>
		&& (UINT)pb->idx == nw) return pb->nchr;
 8013ce6:	687b      	ldr	r3, [r7, #4]
 8013ce8:	685b      	ldr	r3, [r3, #4]
 8013cea:	68fa      	ldr	r2, [r7, #12]
 8013cec:	4293      	cmp	r3, r2
 8013cee:	d102      	bne.n	8013cf6 <putc_flush+0x3e>
 8013cf0:	687b      	ldr	r3, [r7, #4]
 8013cf2:	689b      	ldr	r3, [r3, #8]
 8013cf4:	e001      	b.n	8013cfa <putc_flush+0x42>
	return EOF;
 8013cf6:	f04f 33ff 	mov.w	r3, #4294967295
}
 8013cfa:	4618      	mov	r0, r3
 8013cfc:	3710      	adds	r7, #16
 8013cfe:	46bd      	mov	sp, r7
 8013d00:	bd80      	pop	{r7, pc}

08013d02 <putc_init>:
static
void putc_init (		/* Initialize write buffer */
	putbuff* pb,
	FIL* fp
)
{
 8013d02:	b480      	push	{r7}
 8013d04:	b083      	sub	sp, #12
 8013d06:	af00      	add	r7, sp, #0
 8013d08:	6078      	str	r0, [r7, #4]
 8013d0a:	6039      	str	r1, [r7, #0]
	pb->fp = fp;
 8013d0c:	687b      	ldr	r3, [r7, #4]
 8013d0e:	683a      	ldr	r2, [r7, #0]
 8013d10:	601a      	str	r2, [r3, #0]
	pb->nchr = pb->idx = 0;
 8013d12:	687b      	ldr	r3, [r7, #4]
 8013d14:	2200      	movs	r2, #0
 8013d16:	605a      	str	r2, [r3, #4]
 8013d18:	687b      	ldr	r3, [r7, #4]
 8013d1a:	685a      	ldr	r2, [r3, #4]
 8013d1c:	687b      	ldr	r3, [r7, #4]
 8013d1e:	609a      	str	r2, [r3, #8]
}
 8013d20:	bf00      	nop
 8013d22:	370c      	adds	r7, #12
 8013d24:	46bd      	mov	sp, r7
 8013d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013d2a:	4770      	bx	lr

08013d2c <f_printf>:
int f_printf (
	FIL* fp,			/* Pointer to the file object */
	const TCHAR* fmt,	/* Pointer to the format string */
	...					/* Optional arguments... */
)
{
 8013d2c:	b40e      	push	{r1, r2, r3}
 8013d2e:	b580      	push	{r7, lr}
 8013d30:	b0a7      	sub	sp, #156	; 0x9c
 8013d32:	af00      	add	r7, sp, #0
 8013d34:	6078      	str	r0, [r7, #4]
	UINT i, j, w;
	DWORD v;
	TCHAR c, d, str[32], *p;


	putc_init(&pb, fp);
 8013d36:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8013d3a:	6879      	ldr	r1, [r7, #4]
 8013d3c:	4618      	mov	r0, r3
 8013d3e:	f7ff ffe0 	bl	8013d02 <putc_init>

	va_start(arp, fmt);
 8013d42:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8013d46:	67bb      	str	r3, [r7, #120]	; 0x78

	for (;;) {
		c = *fmt++;
 8013d48:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8013d4c:	1c5a      	adds	r2, r3, #1
 8013d4e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8013d52:	781b      	ldrb	r3, [r3, #0]
 8013d54:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
		if (c == 0) break;			/* End of string */
 8013d58:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 8013d5c:	2b00      	cmp	r3, #0
 8013d5e:	f000 81f2 	beq.w	8014146 <f_printf+0x41a>
		if (c != '%') {				/* Non escape character */
 8013d62:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 8013d66:	2b25      	cmp	r3, #37	; 0x25
 8013d68:	d008      	beq.n	8013d7c <f_printf+0x50>
			putc_bfd(&pb, c);
 8013d6a:	f897 2083 	ldrb.w	r2, [r7, #131]	; 0x83
 8013d6e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8013d72:	4611      	mov	r1, r2
 8013d74:	4618      	mov	r0, r3
 8013d76:	f7ff ff62 	bl	8013c3e <putc_bfd>
			continue;
 8013d7a:	e1e3      	b.n	8014144 <f_printf+0x418>
		}
		w = f = 0;
 8013d7c:	2300      	movs	r3, #0
 8013d7e:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 8013d82:	2300      	movs	r3, #0
 8013d84:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
		c = *fmt++;
 8013d88:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8013d8c:	1c5a      	adds	r2, r3, #1
 8013d8e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8013d92:	781b      	ldrb	r3, [r3, #0]
 8013d94:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
		if (c == '0') {				/* Flag: '0' padding */
 8013d98:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 8013d9c:	2b30      	cmp	r3, #48	; 0x30
 8013d9e:	d10b      	bne.n	8013db8 <f_printf+0x8c>
			f = 1; c = *fmt++;
 8013da0:	2301      	movs	r3, #1
 8013da2:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 8013da6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8013daa:	1c5a      	adds	r2, r3, #1
 8013dac:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8013db0:	781b      	ldrb	r3, [r3, #0]
 8013db2:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
 8013db6:	e024      	b.n	8013e02 <f_printf+0xd6>
		} else {
			if (c == '-') {			/* Flag: left justified */
 8013db8:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 8013dbc:	2b2d      	cmp	r3, #45	; 0x2d
 8013dbe:	d120      	bne.n	8013e02 <f_printf+0xd6>
				f = 2; c = *fmt++;
 8013dc0:	2302      	movs	r3, #2
 8013dc2:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 8013dc6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8013dca:	1c5a      	adds	r2, r3, #1
 8013dcc:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8013dd0:	781b      	ldrb	r3, [r3, #0]
 8013dd2:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
			}
		}
		while (IsDigit(c)) {		/* Precision */
 8013dd6:	e014      	b.n	8013e02 <f_printf+0xd6>
			w = w * 10 + c - '0';
 8013dd8:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8013ddc:	4613      	mov	r3, r2
 8013dde:	009b      	lsls	r3, r3, #2
 8013de0:	4413      	add	r3, r2
 8013de2:	005b      	lsls	r3, r3, #1
 8013de4:	461a      	mov	r2, r3
 8013de6:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 8013dea:	4413      	add	r3, r2
 8013dec:	3b30      	subs	r3, #48	; 0x30
 8013dee:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
			c = *fmt++;
 8013df2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8013df6:	1c5a      	adds	r2, r3, #1
 8013df8:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8013dfc:	781b      	ldrb	r3, [r3, #0]
 8013dfe:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
		while (IsDigit(c)) {		/* Precision */
 8013e02:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 8013e06:	2b2f      	cmp	r3, #47	; 0x2f
 8013e08:	d903      	bls.n	8013e12 <f_printf+0xe6>
 8013e0a:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 8013e0e:	2b39      	cmp	r3, #57	; 0x39
 8013e10:	d9e2      	bls.n	8013dd8 <f_printf+0xac>
		}
		if (c == 'l' || c == 'L') {	/* Prefix: Size is long int */
 8013e12:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 8013e16:	2b6c      	cmp	r3, #108	; 0x6c
 8013e18:	d003      	beq.n	8013e22 <f_printf+0xf6>
 8013e1a:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 8013e1e:	2b4c      	cmp	r3, #76	; 0x4c
 8013e20:	d10d      	bne.n	8013e3e <f_printf+0x112>
			f |= 4; c = *fmt++;
 8013e22:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 8013e26:	f043 0304 	orr.w	r3, r3, #4
 8013e2a:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 8013e2e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8013e32:	1c5a      	adds	r2, r3, #1
 8013e34:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8013e38:	781b      	ldrb	r3, [r3, #0]
 8013e3a:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
		}
		if (!c) break;
 8013e3e:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 8013e42:	2b00      	cmp	r3, #0
 8013e44:	f000 8181 	beq.w	801414a <f_printf+0x41e>
		d = c;
 8013e48:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 8013e4c:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
		if (IsLower(d)) d -= 0x20;
 8013e50:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 8013e54:	2b60      	cmp	r3, #96	; 0x60
 8013e56:	d908      	bls.n	8013e6a <f_printf+0x13e>
 8013e58:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 8013e5c:	2b7a      	cmp	r3, #122	; 0x7a
 8013e5e:	d804      	bhi.n	8013e6a <f_printf+0x13e>
 8013e60:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 8013e64:	3b20      	subs	r3, #32
 8013e66:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
		switch (d) {				/* Type is... */
 8013e6a:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 8013e6e:	3b42      	subs	r3, #66	; 0x42
 8013e70:	2b16      	cmp	r3, #22
 8013e72:	f200 8098 	bhi.w	8013fa6 <f_printf+0x27a>
 8013e76:	a201      	add	r2, pc, #4	; (adr r2, 8013e7c <f_printf+0x150>)
 8013e78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013e7c:	08013f87 	.word	0x08013f87
 8013e80:	08013f6f 	.word	0x08013f6f
 8013e84:	08013f97 	.word	0x08013f97
 8013e88:	08013fa7 	.word	0x08013fa7
 8013e8c:	08013fa7 	.word	0x08013fa7
 8013e90:	08013fa7 	.word	0x08013fa7
 8013e94:	08013fa7 	.word	0x08013fa7
 8013e98:	08013fa7 	.word	0x08013fa7
 8013e9c:	08013fa7 	.word	0x08013fa7
 8013ea0:	08013fa7 	.word	0x08013fa7
 8013ea4:	08013fa7 	.word	0x08013fa7
 8013ea8:	08013fa7 	.word	0x08013fa7
 8013eac:	08013fa7 	.word	0x08013fa7
 8013eb0:	08013f8f 	.word	0x08013f8f
 8013eb4:	08013fa7 	.word	0x08013fa7
 8013eb8:	08013fa7 	.word	0x08013fa7
 8013ebc:	08013fa7 	.word	0x08013fa7
 8013ec0:	08013ed9 	.word	0x08013ed9
 8013ec4:	08013fa7 	.word	0x08013fa7
 8013ec8:	08013f97 	.word	0x08013f97
 8013ecc:	08013fa7 	.word	0x08013fa7
 8013ed0:	08013fa7 	.word	0x08013fa7
 8013ed4:	08013f9f 	.word	0x08013f9f
		case 'S' :					/* String */
			p = va_arg(arp, TCHAR*);
 8013ed8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8013eda:	1d1a      	adds	r2, r3, #4
 8013edc:	67ba      	str	r2, [r7, #120]	; 0x78
 8013ede:	681b      	ldr	r3, [r3, #0]
 8013ee0:	67fb      	str	r3, [r7, #124]	; 0x7c
			for (j = 0; p[j]; j++) ;
 8013ee2:	2300      	movs	r3, #0
 8013ee4:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8013ee8:	e004      	b.n	8013ef4 <f_printf+0x1c8>
 8013eea:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8013eee:	3301      	adds	r3, #1
 8013ef0:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8013ef4:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8013ef6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8013efa:	4413      	add	r3, r2
 8013efc:	781b      	ldrb	r3, [r3, #0]
 8013efe:	2b00      	cmp	r3, #0
 8013f00:	d1f3      	bne.n	8013eea <f_printf+0x1be>
			if (!(f & 2)) {
 8013f02:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 8013f06:	f003 0302 	and.w	r3, r3, #2
 8013f0a:	2b00      	cmp	r3, #0
 8013f0c:	d11a      	bne.n	8013f44 <f_printf+0x218>
				while (j++ < w) putc_bfd(&pb, ' ');
 8013f0e:	e005      	b.n	8013f1c <f_printf+0x1f0>
 8013f10:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8013f14:	2120      	movs	r1, #32
 8013f16:	4618      	mov	r0, r3
 8013f18:	f7ff fe91 	bl	8013c3e <putc_bfd>
 8013f1c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8013f20:	1c5a      	adds	r2, r3, #1
 8013f22:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8013f26:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8013f2a:	429a      	cmp	r2, r3
 8013f2c:	d8f0      	bhi.n	8013f10 <f_printf+0x1e4>
			}
			while (*p) putc_bfd(&pb, *p++);
 8013f2e:	e009      	b.n	8013f44 <f_printf+0x218>
 8013f30:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8013f32:	1c5a      	adds	r2, r3, #1
 8013f34:	67fa      	str	r2, [r7, #124]	; 0x7c
 8013f36:	781a      	ldrb	r2, [r3, #0]
 8013f38:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8013f3c:	4611      	mov	r1, r2
 8013f3e:	4618      	mov	r0, r3
 8013f40:	f7ff fe7d 	bl	8013c3e <putc_bfd>
 8013f44:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8013f46:	781b      	ldrb	r3, [r3, #0]
 8013f48:	2b00      	cmp	r3, #0
 8013f4a:	d1f1      	bne.n	8013f30 <f_printf+0x204>
			while (j++ < w) putc_bfd(&pb, ' ');
 8013f4c:	e005      	b.n	8013f5a <f_printf+0x22e>
 8013f4e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8013f52:	2120      	movs	r1, #32
 8013f54:	4618      	mov	r0, r3
 8013f56:	f7ff fe72 	bl	8013c3e <putc_bfd>
 8013f5a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8013f5e:	1c5a      	adds	r2, r3, #1
 8013f60:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8013f64:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8013f68:	429a      	cmp	r2, r3
 8013f6a:	d8f0      	bhi.n	8013f4e <f_printf+0x222>
			continue;
 8013f6c:	e0ea      	b.n	8014144 <f_printf+0x418>

		case 'C' :					/* Character */
			putc_bfd(&pb, (TCHAR)va_arg(arp, int)); continue;
 8013f6e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8013f70:	1d1a      	adds	r2, r3, #4
 8013f72:	67ba      	str	r2, [r7, #120]	; 0x78
 8013f74:	681b      	ldr	r3, [r3, #0]
 8013f76:	b2da      	uxtb	r2, r3
 8013f78:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8013f7c:	4611      	mov	r1, r2
 8013f7e:	4618      	mov	r0, r3
 8013f80:	f7ff fe5d 	bl	8013c3e <putc_bfd>
 8013f84:	e0de      	b.n	8014144 <f_printf+0x418>

		case 'B' :					/* Binary */
			r = 2; break;
 8013f86:	2302      	movs	r3, #2
 8013f88:	f887 3096 	strb.w	r3, [r7, #150]	; 0x96
 8013f8c:	e014      	b.n	8013fb8 <f_printf+0x28c>

		case 'O' :					/* Octal */
			r = 8; break;
 8013f8e:	2308      	movs	r3, #8
 8013f90:	f887 3096 	strb.w	r3, [r7, #150]	; 0x96
 8013f94:	e010      	b.n	8013fb8 <f_printf+0x28c>

		case 'D' :					/* Signed decimal */
		case 'U' :					/* Unsigned decimal */
			r = 10; break;
 8013f96:	230a      	movs	r3, #10
 8013f98:	f887 3096 	strb.w	r3, [r7, #150]	; 0x96
 8013f9c:	e00c      	b.n	8013fb8 <f_printf+0x28c>

		case 'X' :					/* Hexdecimal */
			r = 16; break;
 8013f9e:	2310      	movs	r3, #16
 8013fa0:	f887 3096 	strb.w	r3, [r7, #150]	; 0x96
 8013fa4:	e008      	b.n	8013fb8 <f_printf+0x28c>

		default:					/* Unknown type (pass-through) */
			putc_bfd(&pb, c); continue;
 8013fa6:	f897 2083 	ldrb.w	r2, [r7, #131]	; 0x83
 8013faa:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8013fae:	4611      	mov	r1, r2
 8013fb0:	4618      	mov	r0, r3
 8013fb2:	f7ff fe44 	bl	8013c3e <putc_bfd>
 8013fb6:	e0c5      	b.n	8014144 <f_printf+0x418>
		}

		/* Get an argument and put it in numeral */
		v = (f & 4) ? (DWORD)va_arg(arp, long) : ((d == 'D') ? (DWORD)(long)va_arg(arp, int) : (DWORD)va_arg(arp, unsigned int));
 8013fb8:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 8013fbc:	f003 0304 	and.w	r3, r3, #4
 8013fc0:	2b00      	cmp	r3, #0
 8013fc2:	d004      	beq.n	8013fce <f_printf+0x2a2>
 8013fc4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8013fc6:	1d1a      	adds	r2, r3, #4
 8013fc8:	67ba      	str	r2, [r7, #120]	; 0x78
 8013fca:	681b      	ldr	r3, [r3, #0]
 8013fcc:	e00c      	b.n	8013fe8 <f_printf+0x2bc>
 8013fce:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 8013fd2:	2b44      	cmp	r3, #68	; 0x44
 8013fd4:	d104      	bne.n	8013fe0 <f_printf+0x2b4>
 8013fd6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8013fd8:	1d1a      	adds	r2, r3, #4
 8013fda:	67ba      	str	r2, [r7, #120]	; 0x78
 8013fdc:	681b      	ldr	r3, [r3, #0]
 8013fde:	e003      	b.n	8013fe8 <f_printf+0x2bc>
 8013fe0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8013fe2:	1d1a      	adds	r2, r3, #4
 8013fe4:	67ba      	str	r2, [r7, #120]	; 0x78
 8013fe6:	681b      	ldr	r3, [r3, #0]
 8013fe8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
		if (d == 'D' && (v & 0x80000000)) {
 8013fec:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 8013ff0:	2b44      	cmp	r3, #68	; 0x44
 8013ff2:	d10e      	bne.n	8014012 <f_printf+0x2e6>
 8013ff4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8013ff8:	2b00      	cmp	r3, #0
 8013ffa:	da0a      	bge.n	8014012 <f_printf+0x2e6>
			v = 0 - v;
 8013ffc:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8014000:	425b      	negs	r3, r3
 8014002:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
			f |= 8;
 8014006:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 801400a:	f043 0308 	orr.w	r3, r3, #8
 801400e:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
		}
		i = 0;
 8014012:	2300      	movs	r3, #0
 8014014:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
		do {
			d = (TCHAR)(v % r); v /= r;
 8014018:	f897 2096 	ldrb.w	r2, [r7, #150]	; 0x96
 801401c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8014020:	fbb3 f1f2 	udiv	r1, r3, r2
 8014024:	fb01 f202 	mul.w	r2, r1, r2
 8014028:	1a9b      	subs	r3, r3, r2
 801402a:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
 801402e:	f897 3096 	ldrb.w	r3, [r7, #150]	; 0x96
 8014032:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8014036:	fbb2 f3f3 	udiv	r3, r2, r3
 801403a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
			if (d > 9) d += (c == 'x') ? 0x27 : 0x07;
 801403e:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 8014042:	2b09      	cmp	r3, #9
 8014044:	d90b      	bls.n	801405e <f_printf+0x332>
 8014046:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 801404a:	2b78      	cmp	r3, #120	; 0x78
 801404c:	d101      	bne.n	8014052 <f_printf+0x326>
 801404e:	2227      	movs	r2, #39	; 0x27
 8014050:	e000      	b.n	8014054 <f_printf+0x328>
 8014052:	2207      	movs	r2, #7
 8014054:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 8014058:	4413      	add	r3, r2
 801405a:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
			str[i++] = d + '0';
 801405e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8014062:	1c5a      	adds	r2, r3, #1
 8014064:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
 8014068:	f897 2082 	ldrb.w	r2, [r7, #130]	; 0x82
 801406c:	3230      	adds	r2, #48	; 0x30
 801406e:	b2d2      	uxtb	r2, r2
 8014070:	3398      	adds	r3, #152	; 0x98
 8014072:	443b      	add	r3, r7
 8014074:	f803 2c8c 	strb.w	r2, [r3, #-140]
		} while (v && i < sizeof str / sizeof str[0]);
 8014078:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 801407c:	2b00      	cmp	r3, #0
 801407e:	d003      	beq.n	8014088 <f_printf+0x35c>
 8014080:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8014084:	2b1f      	cmp	r3, #31
 8014086:	d9c7      	bls.n	8014018 <f_printf+0x2ec>
		if (f & 8) str[i++] = '-';
 8014088:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 801408c:	f003 0308 	and.w	r3, r3, #8
 8014090:	2b00      	cmp	r3, #0
 8014092:	d009      	beq.n	80140a8 <f_printf+0x37c>
 8014094:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8014098:	1c5a      	adds	r2, r3, #1
 801409a:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
 801409e:	3398      	adds	r3, #152	; 0x98
 80140a0:	443b      	add	r3, r7
 80140a2:	222d      	movs	r2, #45	; 0x2d
 80140a4:	f803 2c8c 	strb.w	r2, [r3, #-140]
		j = i; d = (f & 1) ? '0' : ' ';
 80140a8:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80140ac:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 80140b0:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 80140b4:	f003 0301 	and.w	r3, r3, #1
 80140b8:	2b00      	cmp	r3, #0
 80140ba:	d001      	beq.n	80140c0 <f_printf+0x394>
 80140bc:	2330      	movs	r3, #48	; 0x30
 80140be:	e000      	b.n	80140c2 <f_printf+0x396>
 80140c0:	2320      	movs	r3, #32
 80140c2:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
		while (!(f & 2) && j++ < w) putc_bfd(&pb, d);
 80140c6:	e007      	b.n	80140d8 <f_printf+0x3ac>
 80140c8:	f897 2082 	ldrb.w	r2, [r7, #130]	; 0x82
 80140cc:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80140d0:	4611      	mov	r1, r2
 80140d2:	4618      	mov	r0, r3
 80140d4:	f7ff fdb3 	bl	8013c3e <putc_bfd>
 80140d8:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 80140dc:	f003 0302 	and.w	r3, r3, #2
 80140e0:	2b00      	cmp	r3, #0
 80140e2:	d108      	bne.n	80140f6 <f_printf+0x3ca>
 80140e4:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80140e8:	1c5a      	adds	r2, r3, #1
 80140ea:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80140ee:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 80140f2:	429a      	cmp	r2, r3
 80140f4:	d8e8      	bhi.n	80140c8 <f_printf+0x39c>
		do {
			putc_bfd(&pb, str[--i]);
 80140f6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80140fa:	3b01      	subs	r3, #1
 80140fc:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8014100:	f107 020c 	add.w	r2, r7, #12
 8014104:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8014108:	4413      	add	r3, r2
 801410a:	781a      	ldrb	r2, [r3, #0]
 801410c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8014110:	4611      	mov	r1, r2
 8014112:	4618      	mov	r0, r3
 8014114:	f7ff fd93 	bl	8013c3e <putc_bfd>
		} while (i);
 8014118:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 801411c:	2b00      	cmp	r3, #0
 801411e:	d1ea      	bne.n	80140f6 <f_printf+0x3ca>
		while (j++ < w) putc_bfd(&pb, d);
 8014120:	e007      	b.n	8014132 <f_printf+0x406>
 8014122:	f897 2082 	ldrb.w	r2, [r7, #130]	; 0x82
 8014126:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 801412a:	4611      	mov	r1, r2
 801412c:	4618      	mov	r0, r3
 801412e:	f7ff fd86 	bl	8013c3e <putc_bfd>
 8014132:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8014136:	1c5a      	adds	r2, r3, #1
 8014138:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 801413c:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8014140:	429a      	cmp	r2, r3
 8014142:	d8ee      	bhi.n	8014122 <f_printf+0x3f6>
		c = *fmt++;
 8014144:	e600      	b.n	8013d48 <f_printf+0x1c>
		if (c == 0) break;			/* End of string */
 8014146:	bf00      	nop
 8014148:	e000      	b.n	801414c <f_printf+0x420>
		if (!c) break;
 801414a:	bf00      	nop
	}

	va_end(arp);

	return putc_flush(&pb);
 801414c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8014150:	4618      	mov	r0, r3
 8014152:	f7ff fdb1 	bl	8013cb8 <putc_flush>
 8014156:	4603      	mov	r3, r0
}
 8014158:	4618      	mov	r0, r3
 801415a:	379c      	adds	r7, #156	; 0x9c
 801415c:	46bd      	mov	sp, r7
 801415e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8014162:	b003      	add	sp, #12
 8014164:	4770      	bx	lr
 8014166:	bf00      	nop

08014168 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8014168:	b480      	push	{r7}
 801416a:	b087      	sub	sp, #28
 801416c:	af00      	add	r7, sp, #0
 801416e:	60f8      	str	r0, [r7, #12]
 8014170:	60b9      	str	r1, [r7, #8]
 8014172:	4613      	mov	r3, r2
 8014174:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8014176:	2301      	movs	r3, #1
 8014178:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 801417a:	2300      	movs	r3, #0
 801417c:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 801417e:	4b1f      	ldr	r3, [pc, #124]	; (80141fc <FATFS_LinkDriverEx+0x94>)
 8014180:	7a5b      	ldrb	r3, [r3, #9]
 8014182:	b2db      	uxtb	r3, r3
 8014184:	2b00      	cmp	r3, #0
 8014186:	d131      	bne.n	80141ec <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8014188:	4b1c      	ldr	r3, [pc, #112]	; (80141fc <FATFS_LinkDriverEx+0x94>)
 801418a:	7a5b      	ldrb	r3, [r3, #9]
 801418c:	b2db      	uxtb	r3, r3
 801418e:	461a      	mov	r2, r3
 8014190:	4b1a      	ldr	r3, [pc, #104]	; (80141fc <FATFS_LinkDriverEx+0x94>)
 8014192:	2100      	movs	r1, #0
 8014194:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8014196:	4b19      	ldr	r3, [pc, #100]	; (80141fc <FATFS_LinkDriverEx+0x94>)
 8014198:	7a5b      	ldrb	r3, [r3, #9]
 801419a:	b2db      	uxtb	r3, r3
 801419c:	4a17      	ldr	r2, [pc, #92]	; (80141fc <FATFS_LinkDriverEx+0x94>)
 801419e:	009b      	lsls	r3, r3, #2
 80141a0:	4413      	add	r3, r2
 80141a2:	68fa      	ldr	r2, [r7, #12]
 80141a4:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 80141a6:	4b15      	ldr	r3, [pc, #84]	; (80141fc <FATFS_LinkDriverEx+0x94>)
 80141a8:	7a5b      	ldrb	r3, [r3, #9]
 80141aa:	b2db      	uxtb	r3, r3
 80141ac:	461a      	mov	r2, r3
 80141ae:	4b13      	ldr	r3, [pc, #76]	; (80141fc <FATFS_LinkDriverEx+0x94>)
 80141b0:	4413      	add	r3, r2
 80141b2:	79fa      	ldrb	r2, [r7, #7]
 80141b4:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 80141b6:	4b11      	ldr	r3, [pc, #68]	; (80141fc <FATFS_LinkDriverEx+0x94>)
 80141b8:	7a5b      	ldrb	r3, [r3, #9]
 80141ba:	b2db      	uxtb	r3, r3
 80141bc:	1c5a      	adds	r2, r3, #1
 80141be:	b2d1      	uxtb	r1, r2
 80141c0:	4a0e      	ldr	r2, [pc, #56]	; (80141fc <FATFS_LinkDriverEx+0x94>)
 80141c2:	7251      	strb	r1, [r2, #9]
 80141c4:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 80141c6:	7dbb      	ldrb	r3, [r7, #22]
 80141c8:	3330      	adds	r3, #48	; 0x30
 80141ca:	b2da      	uxtb	r2, r3
 80141cc:	68bb      	ldr	r3, [r7, #8]
 80141ce:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 80141d0:	68bb      	ldr	r3, [r7, #8]
 80141d2:	3301      	adds	r3, #1
 80141d4:	223a      	movs	r2, #58	; 0x3a
 80141d6:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 80141d8:	68bb      	ldr	r3, [r7, #8]
 80141da:	3302      	adds	r3, #2
 80141dc:	222f      	movs	r2, #47	; 0x2f
 80141de:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 80141e0:	68bb      	ldr	r3, [r7, #8]
 80141e2:	3303      	adds	r3, #3
 80141e4:	2200      	movs	r2, #0
 80141e6:	701a      	strb	r2, [r3, #0]
    ret = 0;
 80141e8:	2300      	movs	r3, #0
 80141ea:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 80141ec:	7dfb      	ldrb	r3, [r7, #23]
}
 80141ee:	4618      	mov	r0, r3
 80141f0:	371c      	adds	r7, #28
 80141f2:	46bd      	mov	sp, r7
 80141f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80141f8:	4770      	bx	lr
 80141fa:	bf00      	nop
 80141fc:	20003940 	.word	0x20003940

08014200 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8014200:	b580      	push	{r7, lr}
 8014202:	b082      	sub	sp, #8
 8014204:	af00      	add	r7, sp, #0
 8014206:	6078      	str	r0, [r7, #4]
 8014208:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 801420a:	2200      	movs	r2, #0
 801420c:	6839      	ldr	r1, [r7, #0]
 801420e:	6878      	ldr	r0, [r7, #4]
 8014210:	f7ff ffaa 	bl	8014168 <FATFS_LinkDriverEx>
 8014214:	4603      	mov	r3, r0
}
 8014216:	4618      	mov	r0, r3
 8014218:	3708      	adds	r7, #8
 801421a:	46bd      	mov	sp, r7
 801421c:	bd80      	pop	{r7, pc}

0801421e <ff_cre_syncobj>:

int ff_cre_syncobj (	/* 1:Function succeeded, 0:Could not create the sync object */
	BYTE vol,			/* Corresponding volume (logical drive number) */
	_SYNC_t *sobj		/* Pointer to return the created sync object */
)
{
 801421e:	b580      	push	{r7, lr}
 8014220:	b086      	sub	sp, #24
 8014222:	af00      	add	r7, sp, #0
 8014224:	4603      	mov	r3, r0
 8014226:	6039      	str	r1, [r7, #0]
 8014228:	71fb      	strb	r3, [r7, #7]
#endif

#else

#if (osCMSIS < 0x20000U)
    osSemaphoreDef(SEM);
 801422a:	2300      	movs	r3, #0
 801422c:	60fb      	str	r3, [r7, #12]
 801422e:	2300      	movs	r3, #0
 8014230:	613b      	str	r3, [r7, #16]
    *sobj = osSemaphoreCreate(osSemaphore(SEM), 1);
 8014232:	f107 030c 	add.w	r3, r7, #12
 8014236:	2101      	movs	r1, #1
 8014238:	4618      	mov	r0, r3
 801423a:	f000 f8e9 	bl	8014410 <osSemaphoreCreate>
 801423e:	4602      	mov	r2, r0
 8014240:	683b      	ldr	r3, [r7, #0]
 8014242:	601a      	str	r2, [r3, #0]
#else
    *sobj = osSemaphoreNew(1, 1, NULL);
#endif

#endif
    ret = (*sobj != NULL);
 8014244:	683b      	ldr	r3, [r7, #0]
 8014246:	681b      	ldr	r3, [r3, #0]
 8014248:	2b00      	cmp	r3, #0
 801424a:	bf14      	ite	ne
 801424c:	2301      	movne	r3, #1
 801424e:	2300      	moveq	r3, #0
 8014250:	b2db      	uxtb	r3, r3
 8014252:	617b      	str	r3, [r7, #20]

    return ret;
 8014254:	697b      	ldr	r3, [r7, #20]
}
 8014256:	4618      	mov	r0, r3
 8014258:	3718      	adds	r7, #24
 801425a:	46bd      	mov	sp, r7
 801425c:	bd80      	pop	{r7, pc}

0801425e <ff_del_syncobj>:
*/

int ff_del_syncobj (	/* 1:Function succeeded, 0:Could not delete due to any error */
	_SYNC_t sobj		/* Sync object tied to the logical drive to be deleted */
)
{
 801425e:	b580      	push	{r7, lr}
 8014260:	b082      	sub	sp, #8
 8014262:	af00      	add	r7, sp, #0
 8014264:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
    osMutexDelete (sobj);
#else
    osSemaphoreDelete (sobj);
 8014266:	6878      	ldr	r0, [r7, #4]
 8014268:	f000 f988 	bl	801457c <osSemaphoreDelete>
#endif
    return 1;
 801426c:	2301      	movs	r3, #1
}
 801426e:	4618      	mov	r0, r3
 8014270:	3708      	adds	r7, #8
 8014272:	46bd      	mov	sp, r7
 8014274:	bd80      	pop	{r7, pc}

08014276 <ff_req_grant>:
*/

int ff_req_grant (	/* 1:Got a grant to access the volume, 0:Could not get a grant */
	_SYNC_t sobj	/* Sync object to wait */
)
{
 8014276:	b580      	push	{r7, lr}
 8014278:	b084      	sub	sp, #16
 801427a:	af00      	add	r7, sp, #0
 801427c:	6078      	str	r0, [r7, #4]
  int ret = 0;
 801427e:	2300      	movs	r3, #0
 8014280:	60fb      	str	r3, [r7, #12]
#if (osCMSIS < 0x20000U)

#if _USE_MUTEX
  if(osMutexWait(sobj, _FS_TIMEOUT) == osOK)
#else
  if(osSemaphoreWait(sobj, _FS_TIMEOUT) == osOK)
 8014282:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8014286:	6878      	ldr	r0, [r7, #4]
 8014288:	f000 f8f4 	bl	8014474 <osSemaphoreWait>
 801428c:	4603      	mov	r3, r0
 801428e:	2b00      	cmp	r3, #0
 8014290:	d101      	bne.n	8014296 <ff_req_grant+0x20>
   if(osSemaphoreAcquire(sobj, _FS_TIMEOUT) == osOK)
#endif

#endif
  {
    ret = 1;
 8014292:	2301      	movs	r3, #1
 8014294:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8014296:	68fb      	ldr	r3, [r7, #12]
}
 8014298:	4618      	mov	r0, r3
 801429a:	3710      	adds	r7, #16
 801429c:	46bd      	mov	sp, r7
 801429e:	bd80      	pop	{r7, pc}

080142a0 <ff_rel_grant>:
*/

void ff_rel_grant (
	_SYNC_t sobj	/* Sync object to be signaled */
)
{
 80142a0:	b580      	push	{r7, lr}
 80142a2:	b082      	sub	sp, #8
 80142a4:	af00      	add	r7, sp, #0
 80142a6:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
  osMutexRelease(sobj);
#else
  osSemaphoreRelease(sobj);
 80142a8:	6878      	ldr	r0, [r7, #4]
 80142aa:	f000 f931 	bl	8014510 <osSemaphoreRelease>
#endif
}
 80142ae:	bf00      	nop
 80142b0:	3708      	adds	r7, #8
 80142b2:	46bd      	mov	sp, r7
 80142b4:	bd80      	pop	{r7, pc}

080142b6 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80142b6:	b480      	push	{r7}
 80142b8:	b085      	sub	sp, #20
 80142ba:	af00      	add	r7, sp, #0
 80142bc:	4603      	mov	r3, r0
 80142be:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80142c0:	2300      	movs	r3, #0
 80142c2:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 80142c4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80142c8:	2b84      	cmp	r3, #132	; 0x84
 80142ca:	d005      	beq.n	80142d8 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 80142cc:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80142d0:	68fb      	ldr	r3, [r7, #12]
 80142d2:	4413      	add	r3, r2
 80142d4:	3303      	adds	r3, #3
 80142d6:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 80142d8:	68fb      	ldr	r3, [r7, #12]
}
 80142da:	4618      	mov	r0, r3
 80142dc:	3714      	adds	r7, #20
 80142de:	46bd      	mov	sp, r7
 80142e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80142e4:	4770      	bx	lr

080142e6 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 80142e6:	b480      	push	{r7}
 80142e8:	b083      	sub	sp, #12
 80142ea:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80142ec:	f3ef 8305 	mrs	r3, IPSR
 80142f0:	607b      	str	r3, [r7, #4]
  return(result);
 80142f2:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 80142f4:	2b00      	cmp	r3, #0
 80142f6:	bf14      	ite	ne
 80142f8:	2301      	movne	r3, #1
 80142fa:	2300      	moveq	r3, #0
 80142fc:	b2db      	uxtb	r3, r3
}
 80142fe:	4618      	mov	r0, r3
 8014300:	370c      	adds	r7, #12
 8014302:	46bd      	mov	sp, r7
 8014304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014308:	4770      	bx	lr

0801430a <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 801430a:	b580      	push	{r7, lr}
 801430c:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 801430e:	f001 fc05 	bl	8015b1c <vTaskStartScheduler>
  
  return osOK;
 8014312:	2300      	movs	r3, #0
}
 8014314:	4618      	mov	r0, r3
 8014316:	bd80      	pop	{r7, pc}

08014318 <osKernelRunning>:
*         (1) RTOS is started
*         (-1) if this feature is disabled in FreeRTOSConfig.h 
* @note  MUST REMAIN UNCHANGED: \b osKernelRunning shall be consistent in every CMSIS-RTOS.
*/
int32_t osKernelRunning(void)
{
 8014318:	b580      	push	{r7, lr}
 801431a:	af00      	add	r7, sp, #0
#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
  if (xTaskGetSchedulerState() == taskSCHEDULER_NOT_STARTED)
 801431c:	f002 f832 	bl	8016384 <xTaskGetSchedulerState>
 8014320:	4603      	mov	r3, r0
 8014322:	2b01      	cmp	r3, #1
 8014324:	d101      	bne.n	801432a <osKernelRunning+0x12>
    return 0;
 8014326:	2300      	movs	r3, #0
 8014328:	e000      	b.n	801432c <osKernelRunning+0x14>
  else
    return 1;
 801432a:	2301      	movs	r3, #1
#else
	return (-1);
#endif	
}
 801432c:	4618      	mov	r0, r3
 801432e:	bd80      	pop	{r7, pc}

08014330 <osKernelSysTick>:
* @param  None
* @retval None
* @note   MUST REMAIN UNCHANGED: \b osKernelSysTick shall be consistent in every CMSIS-RTOS.
*/
uint32_t osKernelSysTick(void)
{
 8014330:	b580      	push	{r7, lr}
 8014332:	af00      	add	r7, sp, #0
  if (inHandlerMode()) {
 8014334:	f7ff ffd7 	bl	80142e6 <inHandlerMode>
 8014338:	4603      	mov	r3, r0
 801433a:	2b00      	cmp	r3, #0
 801433c:	d003      	beq.n	8014346 <osKernelSysTick+0x16>
    return xTaskGetTickCountFromISR();
 801433e:	f001 fd11 	bl	8015d64 <xTaskGetTickCountFromISR>
 8014342:	4603      	mov	r3, r0
 8014344:	e002      	b.n	801434c <osKernelSysTick+0x1c>
  }
  else {
    return xTaskGetTickCount();
 8014346:	f001 fcfd 	bl	8015d44 <xTaskGetTickCount>
 801434a:	4603      	mov	r3, r0
  }
}
 801434c:	4618      	mov	r0, r3
 801434e:	bd80      	pop	{r7, pc}

08014350 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8014350:	b5f0      	push	{r4, r5, r6, r7, lr}
 8014352:	b089      	sub	sp, #36	; 0x24
 8014354:	af04      	add	r7, sp, #16
 8014356:	6078      	str	r0, [r7, #4]
 8014358:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 801435a:	687b      	ldr	r3, [r7, #4]
 801435c:	695b      	ldr	r3, [r3, #20]
 801435e:	2b00      	cmp	r3, #0
 8014360:	d020      	beq.n	80143a4 <osThreadCreate+0x54>
 8014362:	687b      	ldr	r3, [r7, #4]
 8014364:	699b      	ldr	r3, [r3, #24]
 8014366:	2b00      	cmp	r3, #0
 8014368:	d01c      	beq.n	80143a4 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 801436a:	687b      	ldr	r3, [r7, #4]
 801436c:	685c      	ldr	r4, [r3, #4]
 801436e:	687b      	ldr	r3, [r7, #4]
 8014370:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8014372:	687b      	ldr	r3, [r7, #4]
 8014374:	691e      	ldr	r6, [r3, #16]
 8014376:	687b      	ldr	r3, [r7, #4]
 8014378:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 801437c:	4618      	mov	r0, r3
 801437e:	f7ff ff9a 	bl	80142b6 <makeFreeRtosPriority>
 8014382:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8014384:	687b      	ldr	r3, [r7, #4]
 8014386:	695b      	ldr	r3, [r3, #20]
 8014388:	687a      	ldr	r2, [r7, #4]
 801438a:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 801438c:	9202      	str	r2, [sp, #8]
 801438e:	9301      	str	r3, [sp, #4]
 8014390:	9100      	str	r1, [sp, #0]
 8014392:	683b      	ldr	r3, [r7, #0]
 8014394:	4632      	mov	r2, r6
 8014396:	4629      	mov	r1, r5
 8014398:	4620      	mov	r0, r4
 801439a:	f001 f9e1 	bl	8015760 <xTaskCreateStatic>
 801439e:	4603      	mov	r3, r0
 80143a0:	60fb      	str	r3, [r7, #12]
 80143a2:	e01c      	b.n	80143de <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80143a4:	687b      	ldr	r3, [r7, #4]
 80143a6:	685c      	ldr	r4, [r3, #4]
 80143a8:	687b      	ldr	r3, [r7, #4]
 80143aa:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80143ac:	687b      	ldr	r3, [r7, #4]
 80143ae:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80143b0:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80143b2:	687b      	ldr	r3, [r7, #4]
 80143b4:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80143b8:	4618      	mov	r0, r3
 80143ba:	f7ff ff7c 	bl	80142b6 <makeFreeRtosPriority>
 80143be:	4602      	mov	r2, r0
 80143c0:	f107 030c 	add.w	r3, r7, #12
 80143c4:	9301      	str	r3, [sp, #4]
 80143c6:	9200      	str	r2, [sp, #0]
 80143c8:	683b      	ldr	r3, [r7, #0]
 80143ca:	4632      	mov	r2, r6
 80143cc:	4629      	mov	r1, r5
 80143ce:	4620      	mov	r0, r4
 80143d0:	f001 fa23 	bl	801581a <xTaskCreate>
 80143d4:	4603      	mov	r3, r0
 80143d6:	2b01      	cmp	r3, #1
 80143d8:	d001      	beq.n	80143de <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 80143da:	2300      	movs	r3, #0
 80143dc:	e000      	b.n	80143e0 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 80143de:	68fb      	ldr	r3, [r7, #12]
}
 80143e0:	4618      	mov	r0, r3
 80143e2:	3714      	adds	r7, #20
 80143e4:	46bd      	mov	sp, r7
 80143e6:	bdf0      	pop	{r4, r5, r6, r7, pc}

080143e8 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80143e8:	b580      	push	{r7, lr}
 80143ea:	b084      	sub	sp, #16
 80143ec:	af00      	add	r7, sp, #0
 80143ee:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80143f0:	687b      	ldr	r3, [r7, #4]
 80143f2:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80143f4:	68fb      	ldr	r3, [r7, #12]
 80143f6:	2b00      	cmp	r3, #0
 80143f8:	d001      	beq.n	80143fe <osDelay+0x16>
 80143fa:	68fb      	ldr	r3, [r7, #12]
 80143fc:	e000      	b.n	8014400 <osDelay+0x18>
 80143fe:	2301      	movs	r3, #1
 8014400:	4618      	mov	r0, r3
 8014402:	f001 fb57 	bl	8015ab4 <vTaskDelay>
  
  return osOK;
 8014406:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8014408:	4618      	mov	r0, r3
 801440a:	3710      	adds	r7, #16
 801440c:	46bd      	mov	sp, r7
 801440e:	bd80      	pop	{r7, pc}

08014410 <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 8014410:	b580      	push	{r7, lr}
 8014412:	b086      	sub	sp, #24
 8014414:	af02      	add	r7, sp, #8
 8014416:	6078      	str	r0, [r7, #4]
 8014418:	6039      	str	r1, [r7, #0]
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 801441a:	687b      	ldr	r3, [r7, #4]
 801441c:	685b      	ldr	r3, [r3, #4]
 801441e:	2b00      	cmp	r3, #0
 8014420:	d00f      	beq.n	8014442 <osSemaphoreCreate+0x32>
    if (count == 1) {
 8014422:	683b      	ldr	r3, [r7, #0]
 8014424:	2b01      	cmp	r3, #1
 8014426:	d10a      	bne.n	801443e <osSemaphoreCreate+0x2e>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 8014428:	687b      	ldr	r3, [r7, #4]
 801442a:	685b      	ldr	r3, [r3, #4]
 801442c:	2203      	movs	r2, #3
 801442e:	9200      	str	r2, [sp, #0]
 8014430:	2200      	movs	r2, #0
 8014432:	2100      	movs	r1, #0
 8014434:	2001      	movs	r0, #1
 8014436:	f000 fab9 	bl	80149ac <xQueueGenericCreateStatic>
 801443a:	4603      	mov	r3, r0
 801443c:	e016      	b.n	801446c <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
#else
      return NULL;
 801443e:	2300      	movs	r3, #0
 8014440:	e014      	b.n	801446c <osSemaphoreCreate+0x5c>
#endif
    }
  }
  else {
    if (count == 1) {
 8014442:	683b      	ldr	r3, [r7, #0]
 8014444:	2b01      	cmp	r3, #1
 8014446:	d110      	bne.n	801446a <osSemaphoreCreate+0x5a>
      vSemaphoreCreateBinary(sema);
 8014448:	2203      	movs	r2, #3
 801444a:	2100      	movs	r1, #0
 801444c:	2001      	movs	r0, #1
 801444e:	f000 fb25 	bl	8014a9c <xQueueGenericCreate>
 8014452:	60f8      	str	r0, [r7, #12]
 8014454:	68fb      	ldr	r3, [r7, #12]
 8014456:	2b00      	cmp	r3, #0
 8014458:	d005      	beq.n	8014466 <osSemaphoreCreate+0x56>
 801445a:	2300      	movs	r3, #0
 801445c:	2200      	movs	r2, #0
 801445e:	2100      	movs	r1, #0
 8014460:	68f8      	ldr	r0, [r7, #12]
 8014462:	f000 fb75 	bl	8014b50 <xQueueGenericSend>
      return sema;
 8014466:	68fb      	ldr	r3, [r7, #12]
 8014468:	e000      	b.n	801446c <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
      return xSemaphoreCreateCounting(count, count);
#else
      return NULL;
 801446a:	2300      	movs	r3, #0
#else
    return NULL;
#endif
  }
#endif
}
 801446c:	4618      	mov	r0, r3
 801446e:	3710      	adds	r7, #16
 8014470:	46bd      	mov	sp, r7
 8014472:	bd80      	pop	{r7, pc}

08014474 <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 8014474:	b580      	push	{r7, lr}
 8014476:	b084      	sub	sp, #16
 8014478:	af00      	add	r7, sp, #0
 801447a:	6078      	str	r0, [r7, #4]
 801447c:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 801447e:	2300      	movs	r3, #0
 8014480:	60bb      	str	r3, [r7, #8]
  
  
  if (semaphore_id == NULL) {
 8014482:	687b      	ldr	r3, [r7, #4]
 8014484:	2b00      	cmp	r3, #0
 8014486:	d101      	bne.n	801448c <osSemaphoreWait+0x18>
    return osErrorParameter;
 8014488:	2380      	movs	r3, #128	; 0x80
 801448a:	e03a      	b.n	8014502 <osSemaphoreWait+0x8e>
  }
  
  ticks = 0;
 801448c:	2300      	movs	r3, #0
 801448e:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 8014490:	683b      	ldr	r3, [r7, #0]
 8014492:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014496:	d103      	bne.n	80144a0 <osSemaphoreWait+0x2c>
    ticks = portMAX_DELAY;
 8014498:	f04f 33ff 	mov.w	r3, #4294967295
 801449c:	60fb      	str	r3, [r7, #12]
 801449e:	e009      	b.n	80144b4 <osSemaphoreWait+0x40>
  }
  else if (millisec != 0) {
 80144a0:	683b      	ldr	r3, [r7, #0]
 80144a2:	2b00      	cmp	r3, #0
 80144a4:	d006      	beq.n	80144b4 <osSemaphoreWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 80144a6:	683b      	ldr	r3, [r7, #0]
 80144a8:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 80144aa:	68fb      	ldr	r3, [r7, #12]
 80144ac:	2b00      	cmp	r3, #0
 80144ae:	d101      	bne.n	80144b4 <osSemaphoreWait+0x40>
      ticks = 1;
 80144b0:	2301      	movs	r3, #1
 80144b2:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 80144b4:	f7ff ff17 	bl	80142e6 <inHandlerMode>
 80144b8:	4603      	mov	r3, r0
 80144ba:	2b00      	cmp	r3, #0
 80144bc:	d017      	beq.n	80144ee <osSemaphoreWait+0x7a>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 80144be:	f107 0308 	add.w	r3, r7, #8
 80144c2:	461a      	mov	r2, r3
 80144c4:	2100      	movs	r1, #0
 80144c6:	6878      	ldr	r0, [r7, #4]
 80144c8:	f000 ff54 	bl	8015374 <xQueueReceiveFromISR>
 80144cc:	4603      	mov	r3, r0
 80144ce:	2b01      	cmp	r3, #1
 80144d0:	d001      	beq.n	80144d6 <osSemaphoreWait+0x62>
      return osErrorOS;
 80144d2:	23ff      	movs	r3, #255	; 0xff
 80144d4:	e015      	b.n	8014502 <osSemaphoreWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 80144d6:	68bb      	ldr	r3, [r7, #8]
 80144d8:	2b00      	cmp	r3, #0
 80144da:	d011      	beq.n	8014500 <osSemaphoreWait+0x8c>
 80144dc:	4b0b      	ldr	r3, [pc, #44]	; (801450c <osSemaphoreWait+0x98>)
 80144de:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80144e2:	601a      	str	r2, [r3, #0]
 80144e4:	f3bf 8f4f 	dsb	sy
 80144e8:	f3bf 8f6f 	isb	sy
 80144ec:	e008      	b.n	8014500 <osSemaphoreWait+0x8c>
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 80144ee:	68f9      	ldr	r1, [r7, #12]
 80144f0:	6878      	ldr	r0, [r7, #4]
 80144f2:	f000 fe33 	bl	801515c <xQueueSemaphoreTake>
 80144f6:	4603      	mov	r3, r0
 80144f8:	2b01      	cmp	r3, #1
 80144fa:	d001      	beq.n	8014500 <osSemaphoreWait+0x8c>
    return osErrorOS;
 80144fc:	23ff      	movs	r3, #255	; 0xff
 80144fe:	e000      	b.n	8014502 <osSemaphoreWait+0x8e>
  }
  
  return osOK;
 8014500:	2300      	movs	r3, #0
}
 8014502:	4618      	mov	r0, r3
 8014504:	3710      	adds	r7, #16
 8014506:	46bd      	mov	sp, r7
 8014508:	bd80      	pop	{r7, pc}
 801450a:	bf00      	nop
 801450c:	e000ed04 	.word	0xe000ed04

08014510 <osSemaphoreRelease>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreRelease (osSemaphoreId semaphore_id)
{
 8014510:	b580      	push	{r7, lr}
 8014512:	b084      	sub	sp, #16
 8014514:	af00      	add	r7, sp, #0
 8014516:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 8014518:	2300      	movs	r3, #0
 801451a:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 801451c:	2300      	movs	r3, #0
 801451e:	60bb      	str	r3, [r7, #8]
  
  
  if (inHandlerMode()) {
 8014520:	f7ff fee1 	bl	80142e6 <inHandlerMode>
 8014524:	4603      	mov	r3, r0
 8014526:	2b00      	cmp	r3, #0
 8014528:	d016      	beq.n	8014558 <osSemaphoreRelease+0x48>
    if (xSemaphoreGiveFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 801452a:	f107 0308 	add.w	r3, r7, #8
 801452e:	4619      	mov	r1, r3
 8014530:	6878      	ldr	r0, [r7, #4]
 8014532:	f000 fca6 	bl	8014e82 <xQueueGiveFromISR>
 8014536:	4603      	mov	r3, r0
 8014538:	2b01      	cmp	r3, #1
 801453a:	d001      	beq.n	8014540 <osSemaphoreRelease+0x30>
      return osErrorOS;
 801453c:	23ff      	movs	r3, #255	; 0xff
 801453e:	e017      	b.n	8014570 <osSemaphoreRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8014540:	68bb      	ldr	r3, [r7, #8]
 8014542:	2b00      	cmp	r3, #0
 8014544:	d013      	beq.n	801456e <osSemaphoreRelease+0x5e>
 8014546:	4b0c      	ldr	r3, [pc, #48]	; (8014578 <osSemaphoreRelease+0x68>)
 8014548:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801454c:	601a      	str	r2, [r3, #0]
 801454e:	f3bf 8f4f 	dsb	sy
 8014552:	f3bf 8f6f 	isb	sy
 8014556:	e00a      	b.n	801456e <osSemaphoreRelease+0x5e>
  }
  else {
    if (xSemaphoreGive(semaphore_id) != pdTRUE) {
 8014558:	2300      	movs	r3, #0
 801455a:	2200      	movs	r2, #0
 801455c:	2100      	movs	r1, #0
 801455e:	6878      	ldr	r0, [r7, #4]
 8014560:	f000 faf6 	bl	8014b50 <xQueueGenericSend>
 8014564:	4603      	mov	r3, r0
 8014566:	2b01      	cmp	r3, #1
 8014568:	d001      	beq.n	801456e <osSemaphoreRelease+0x5e>
      result = osErrorOS;
 801456a:	23ff      	movs	r3, #255	; 0xff
 801456c:	60fb      	str	r3, [r7, #12]
    }
  }
  
  return result;
 801456e:	68fb      	ldr	r3, [r7, #12]
}
 8014570:	4618      	mov	r0, r3
 8014572:	3710      	adds	r7, #16
 8014574:	46bd      	mov	sp, r7
 8014576:	bd80      	pop	{r7, pc}
 8014578:	e000ed04 	.word	0xe000ed04

0801457c <osSemaphoreDelete>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreDelete shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreDelete (osSemaphoreId semaphore_id)
{
 801457c:	b580      	push	{r7, lr}
 801457e:	b082      	sub	sp, #8
 8014580:	af00      	add	r7, sp, #0
 8014582:	6078      	str	r0, [r7, #4]
  if (inHandlerMode()) {
 8014584:	f7ff feaf 	bl	80142e6 <inHandlerMode>
 8014588:	4603      	mov	r3, r0
 801458a:	2b00      	cmp	r3, #0
 801458c:	d001      	beq.n	8014592 <osSemaphoreDelete+0x16>
    return osErrorISR;
 801458e:	2382      	movs	r3, #130	; 0x82
 8014590:	e003      	b.n	801459a <osSemaphoreDelete+0x1e>
  }

  vSemaphoreDelete(semaphore_id);
 8014592:	6878      	ldr	r0, [r7, #4]
 8014594:	f000 ff6e 	bl	8015474 <vQueueDelete>

  return osOK; 
 8014598:	2300      	movs	r3, #0
}
 801459a:	4618      	mov	r0, r3
 801459c:	3708      	adds	r7, #8
 801459e:	46bd      	mov	sp, r7
 80145a0:	bd80      	pop	{r7, pc}

080145a2 <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 80145a2:	b590      	push	{r4, r7, lr}
 80145a4:	b085      	sub	sp, #20
 80145a6:	af02      	add	r7, sp, #8
 80145a8:	6078      	str	r0, [r7, #4]
 80145aa:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 80145ac:	687b      	ldr	r3, [r7, #4]
 80145ae:	689b      	ldr	r3, [r3, #8]
 80145b0:	2b00      	cmp	r3, #0
 80145b2:	d011      	beq.n	80145d8 <osMessageCreate+0x36>
 80145b4:	687b      	ldr	r3, [r7, #4]
 80145b6:	68db      	ldr	r3, [r3, #12]
 80145b8:	2b00      	cmp	r3, #0
 80145ba:	d00d      	beq.n	80145d8 <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 80145bc:	687b      	ldr	r3, [r7, #4]
 80145be:	6818      	ldr	r0, [r3, #0]
 80145c0:	687b      	ldr	r3, [r7, #4]
 80145c2:	6859      	ldr	r1, [r3, #4]
 80145c4:	687b      	ldr	r3, [r7, #4]
 80145c6:	689a      	ldr	r2, [r3, #8]
 80145c8:	687b      	ldr	r3, [r7, #4]
 80145ca:	68db      	ldr	r3, [r3, #12]
 80145cc:	2400      	movs	r4, #0
 80145ce:	9400      	str	r4, [sp, #0]
 80145d0:	f000 f9ec 	bl	80149ac <xQueueGenericCreateStatic>
 80145d4:	4603      	mov	r3, r0
 80145d6:	e008      	b.n	80145ea <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 80145d8:	687b      	ldr	r3, [r7, #4]
 80145da:	6818      	ldr	r0, [r3, #0]
 80145dc:	687b      	ldr	r3, [r7, #4]
 80145de:	685b      	ldr	r3, [r3, #4]
 80145e0:	2200      	movs	r2, #0
 80145e2:	4619      	mov	r1, r3
 80145e4:	f000 fa5a 	bl	8014a9c <xQueueGenericCreate>
 80145e8:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 80145ea:	4618      	mov	r0, r3
 80145ec:	370c      	adds	r7, #12
 80145ee:	46bd      	mov	sp, r7
 80145f0:	bd90      	pop	{r4, r7, pc}
	...

080145f4 <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 80145f4:	b580      	push	{r7, lr}
 80145f6:	b086      	sub	sp, #24
 80145f8:	af00      	add	r7, sp, #0
 80145fa:	60f8      	str	r0, [r7, #12]
 80145fc:	60b9      	str	r1, [r7, #8]
 80145fe:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 8014600:	2300      	movs	r3, #0
 8014602:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 8014604:	687b      	ldr	r3, [r7, #4]
 8014606:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 8014608:	697b      	ldr	r3, [r7, #20]
 801460a:	2b00      	cmp	r3, #0
 801460c:	d101      	bne.n	8014612 <osMessagePut+0x1e>
    ticks = 1;
 801460e:	2301      	movs	r3, #1
 8014610:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 8014612:	f7ff fe68 	bl	80142e6 <inHandlerMode>
 8014616:	4603      	mov	r3, r0
 8014618:	2b00      	cmp	r3, #0
 801461a:	d018      	beq.n	801464e <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 801461c:	f107 0210 	add.w	r2, r7, #16
 8014620:	f107 0108 	add.w	r1, r7, #8
 8014624:	2300      	movs	r3, #0
 8014626:	68f8      	ldr	r0, [r7, #12]
 8014628:	f000 fb90 	bl	8014d4c <xQueueGenericSendFromISR>
 801462c:	4603      	mov	r3, r0
 801462e:	2b01      	cmp	r3, #1
 8014630:	d001      	beq.n	8014636 <osMessagePut+0x42>
      return osErrorOS;
 8014632:	23ff      	movs	r3, #255	; 0xff
 8014634:	e018      	b.n	8014668 <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8014636:	693b      	ldr	r3, [r7, #16]
 8014638:	2b00      	cmp	r3, #0
 801463a:	d014      	beq.n	8014666 <osMessagePut+0x72>
 801463c:	4b0c      	ldr	r3, [pc, #48]	; (8014670 <osMessagePut+0x7c>)
 801463e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8014642:	601a      	str	r2, [r3, #0]
 8014644:	f3bf 8f4f 	dsb	sy
 8014648:	f3bf 8f6f 	isb	sy
 801464c:	e00b      	b.n	8014666 <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 801464e:	f107 0108 	add.w	r1, r7, #8
 8014652:	2300      	movs	r3, #0
 8014654:	697a      	ldr	r2, [r7, #20]
 8014656:	68f8      	ldr	r0, [r7, #12]
 8014658:	f000 fa7a 	bl	8014b50 <xQueueGenericSend>
 801465c:	4603      	mov	r3, r0
 801465e:	2b01      	cmp	r3, #1
 8014660:	d001      	beq.n	8014666 <osMessagePut+0x72>
      return osErrorOS;
 8014662:	23ff      	movs	r3, #255	; 0xff
 8014664:	e000      	b.n	8014668 <osMessagePut+0x74>
    }
  }
  
  return osOK;
 8014666:	2300      	movs	r3, #0
}
 8014668:	4618      	mov	r0, r3
 801466a:	3718      	adds	r7, #24
 801466c:	46bd      	mov	sp, r7
 801466e:	bd80      	pop	{r7, pc}
 8014670:	e000ed04 	.word	0xe000ed04

08014674 <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 8014674:	b590      	push	{r4, r7, lr}
 8014676:	b08b      	sub	sp, #44	; 0x2c
 8014678:	af00      	add	r7, sp, #0
 801467a:	60f8      	str	r0, [r7, #12]
 801467c:	60b9      	str	r1, [r7, #8]
 801467e:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 8014680:	68bb      	ldr	r3, [r7, #8]
 8014682:	61fb      	str	r3, [r7, #28]
  event.value.v = 0;
 8014684:	2300      	movs	r3, #0
 8014686:	61bb      	str	r3, [r7, #24]
  
  if (queue_id == NULL) {
 8014688:	68bb      	ldr	r3, [r7, #8]
 801468a:	2b00      	cmp	r3, #0
 801468c:	d10a      	bne.n	80146a4 <osMessageGet+0x30>
    event.status = osErrorParameter;
 801468e:	2380      	movs	r3, #128	; 0x80
 8014690:	617b      	str	r3, [r7, #20]
    return event;
 8014692:	68fb      	ldr	r3, [r7, #12]
 8014694:	461c      	mov	r4, r3
 8014696:	f107 0314 	add.w	r3, r7, #20
 801469a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 801469e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80146a2:	e054      	b.n	801474e <osMessageGet+0xda>
  }
  
  taskWoken = pdFALSE;
 80146a4:	2300      	movs	r3, #0
 80146a6:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 80146a8:	2300      	movs	r3, #0
 80146aa:	627b      	str	r3, [r7, #36]	; 0x24
  if (millisec == osWaitForever) {
 80146ac:	687b      	ldr	r3, [r7, #4]
 80146ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80146b2:	d103      	bne.n	80146bc <osMessageGet+0x48>
    ticks = portMAX_DELAY;
 80146b4:	f04f 33ff 	mov.w	r3, #4294967295
 80146b8:	627b      	str	r3, [r7, #36]	; 0x24
 80146ba:	e009      	b.n	80146d0 <osMessageGet+0x5c>
  }
  else if (millisec != 0) {
 80146bc:	687b      	ldr	r3, [r7, #4]
 80146be:	2b00      	cmp	r3, #0
 80146c0:	d006      	beq.n	80146d0 <osMessageGet+0x5c>
    ticks = millisec / portTICK_PERIOD_MS;
 80146c2:	687b      	ldr	r3, [r7, #4]
 80146c4:	627b      	str	r3, [r7, #36]	; 0x24
    if (ticks == 0) {
 80146c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80146c8:	2b00      	cmp	r3, #0
 80146ca:	d101      	bne.n	80146d0 <osMessageGet+0x5c>
      ticks = 1;
 80146cc:	2301      	movs	r3, #1
 80146ce:	627b      	str	r3, [r7, #36]	; 0x24
    }
  }
  
  if (inHandlerMode()) {
 80146d0:	f7ff fe09 	bl	80142e6 <inHandlerMode>
 80146d4:	4603      	mov	r3, r0
 80146d6:	2b00      	cmp	r3, #0
 80146d8:	d01c      	beq.n	8014714 <osMessageGet+0xa0>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 80146da:	f107 0220 	add.w	r2, r7, #32
 80146de:	f107 0314 	add.w	r3, r7, #20
 80146e2:	3304      	adds	r3, #4
 80146e4:	4619      	mov	r1, r3
 80146e6:	68b8      	ldr	r0, [r7, #8]
 80146e8:	f000 fe44 	bl	8015374 <xQueueReceiveFromISR>
 80146ec:	4603      	mov	r3, r0
 80146ee:	2b01      	cmp	r3, #1
 80146f0:	d102      	bne.n	80146f8 <osMessageGet+0x84>
      /* We have mail */
      event.status = osEventMessage;
 80146f2:	2310      	movs	r3, #16
 80146f4:	617b      	str	r3, [r7, #20]
 80146f6:	e001      	b.n	80146fc <osMessageGet+0x88>
    }
    else {
      event.status = osOK;
 80146f8:	2300      	movs	r3, #0
 80146fa:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 80146fc:	6a3b      	ldr	r3, [r7, #32]
 80146fe:	2b00      	cmp	r3, #0
 8014700:	d01d      	beq.n	801473e <osMessageGet+0xca>
 8014702:	4b15      	ldr	r3, [pc, #84]	; (8014758 <osMessageGet+0xe4>)
 8014704:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8014708:	601a      	str	r2, [r3, #0]
 801470a:	f3bf 8f4f 	dsb	sy
 801470e:	f3bf 8f6f 	isb	sy
 8014712:	e014      	b.n	801473e <osMessageGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 8014714:	f107 0314 	add.w	r3, r7, #20
 8014718:	3304      	adds	r3, #4
 801471a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801471c:	4619      	mov	r1, r3
 801471e:	68b8      	ldr	r0, [r7, #8]
 8014720:	f000 fc3c 	bl	8014f9c <xQueueReceive>
 8014724:	4603      	mov	r3, r0
 8014726:	2b01      	cmp	r3, #1
 8014728:	d102      	bne.n	8014730 <osMessageGet+0xbc>
      /* We have mail */
      event.status = osEventMessage;
 801472a:	2310      	movs	r3, #16
 801472c:	617b      	str	r3, [r7, #20]
 801472e:	e006      	b.n	801473e <osMessageGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 8014730:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014732:	2b00      	cmp	r3, #0
 8014734:	d101      	bne.n	801473a <osMessageGet+0xc6>
 8014736:	2300      	movs	r3, #0
 8014738:	e000      	b.n	801473c <osMessageGet+0xc8>
 801473a:	2340      	movs	r3, #64	; 0x40
 801473c:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 801473e:	68fb      	ldr	r3, [r7, #12]
 8014740:	461c      	mov	r4, r3
 8014742:	f107 0314 	add.w	r3, r7, #20
 8014746:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 801474a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 801474e:	68f8      	ldr	r0, [r7, #12]
 8014750:	372c      	adds	r7, #44	; 0x2c
 8014752:	46bd      	mov	sp, r7
 8014754:	bd90      	pop	{r4, r7, pc}
 8014756:	bf00      	nop
 8014758:	e000ed04 	.word	0xe000ed04

0801475c <osDelayUntil>:
*          prior to its first use (PreviousWakeTime = osKernelSysTick() )
* @param   millisec    time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelayUntil (uint32_t *PreviousWakeTime, uint32_t millisec)
{
 801475c:	b480      	push	{r7}
 801475e:	b083      	sub	sp, #12
 8014760:	af00      	add	r7, sp, #0
 8014762:	6078      	str	r0, [r7, #4]
 8014764:	6039      	str	r1, [r7, #0]
  return osOK;
#else
  (void) millisec;
  (void) PreviousWakeTime;
  
  return osErrorResource;
 8014766:	2381      	movs	r3, #129	; 0x81
#endif
}
 8014768:	4618      	mov	r0, r3
 801476a:	370c      	adds	r7, #12
 801476c:	46bd      	mov	sp, r7
 801476e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014772:	4770      	bx	lr

08014774 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8014774:	b480      	push	{r7}
 8014776:	b083      	sub	sp, #12
 8014778:	af00      	add	r7, sp, #0
 801477a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 801477c:	687b      	ldr	r3, [r7, #4]
 801477e:	f103 0208 	add.w	r2, r3, #8
 8014782:	687b      	ldr	r3, [r7, #4]
 8014784:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8014786:	687b      	ldr	r3, [r7, #4]
 8014788:	f04f 32ff 	mov.w	r2, #4294967295
 801478c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 801478e:	687b      	ldr	r3, [r7, #4]
 8014790:	f103 0208 	add.w	r2, r3, #8
 8014794:	687b      	ldr	r3, [r7, #4]
 8014796:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8014798:	687b      	ldr	r3, [r7, #4]
 801479a:	f103 0208 	add.w	r2, r3, #8
 801479e:	687b      	ldr	r3, [r7, #4]
 80147a0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80147a2:	687b      	ldr	r3, [r7, #4]
 80147a4:	2200      	movs	r2, #0
 80147a6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80147a8:	bf00      	nop
 80147aa:	370c      	adds	r7, #12
 80147ac:	46bd      	mov	sp, r7
 80147ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80147b2:	4770      	bx	lr

080147b4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80147b4:	b480      	push	{r7}
 80147b6:	b083      	sub	sp, #12
 80147b8:	af00      	add	r7, sp, #0
 80147ba:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80147bc:	687b      	ldr	r3, [r7, #4]
 80147be:	2200      	movs	r2, #0
 80147c0:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80147c2:	bf00      	nop
 80147c4:	370c      	adds	r7, #12
 80147c6:	46bd      	mov	sp, r7
 80147c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80147cc:	4770      	bx	lr

080147ce <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80147ce:	b480      	push	{r7}
 80147d0:	b085      	sub	sp, #20
 80147d2:	af00      	add	r7, sp, #0
 80147d4:	6078      	str	r0, [r7, #4]
 80147d6:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80147d8:	687b      	ldr	r3, [r7, #4]
 80147da:	685b      	ldr	r3, [r3, #4]
 80147dc:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80147de:	683b      	ldr	r3, [r7, #0]
 80147e0:	68fa      	ldr	r2, [r7, #12]
 80147e2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80147e4:	68fb      	ldr	r3, [r7, #12]
 80147e6:	689a      	ldr	r2, [r3, #8]
 80147e8:	683b      	ldr	r3, [r7, #0]
 80147ea:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80147ec:	68fb      	ldr	r3, [r7, #12]
 80147ee:	689b      	ldr	r3, [r3, #8]
 80147f0:	683a      	ldr	r2, [r7, #0]
 80147f2:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80147f4:	68fb      	ldr	r3, [r7, #12]
 80147f6:	683a      	ldr	r2, [r7, #0]
 80147f8:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80147fa:	683b      	ldr	r3, [r7, #0]
 80147fc:	687a      	ldr	r2, [r7, #4]
 80147fe:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8014800:	687b      	ldr	r3, [r7, #4]
 8014802:	681b      	ldr	r3, [r3, #0]
 8014804:	1c5a      	adds	r2, r3, #1
 8014806:	687b      	ldr	r3, [r7, #4]
 8014808:	601a      	str	r2, [r3, #0]
}
 801480a:	bf00      	nop
 801480c:	3714      	adds	r7, #20
 801480e:	46bd      	mov	sp, r7
 8014810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014814:	4770      	bx	lr

08014816 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8014816:	b480      	push	{r7}
 8014818:	b085      	sub	sp, #20
 801481a:	af00      	add	r7, sp, #0
 801481c:	6078      	str	r0, [r7, #4]
 801481e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8014820:	683b      	ldr	r3, [r7, #0]
 8014822:	681b      	ldr	r3, [r3, #0]
 8014824:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8014826:	68bb      	ldr	r3, [r7, #8]
 8014828:	f1b3 3fff 	cmp.w	r3, #4294967295
 801482c:	d103      	bne.n	8014836 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 801482e:	687b      	ldr	r3, [r7, #4]
 8014830:	691b      	ldr	r3, [r3, #16]
 8014832:	60fb      	str	r3, [r7, #12]
 8014834:	e00c      	b.n	8014850 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8014836:	687b      	ldr	r3, [r7, #4]
 8014838:	3308      	adds	r3, #8
 801483a:	60fb      	str	r3, [r7, #12]
 801483c:	e002      	b.n	8014844 <vListInsert+0x2e>
 801483e:	68fb      	ldr	r3, [r7, #12]
 8014840:	685b      	ldr	r3, [r3, #4]
 8014842:	60fb      	str	r3, [r7, #12]
 8014844:	68fb      	ldr	r3, [r7, #12]
 8014846:	685b      	ldr	r3, [r3, #4]
 8014848:	681b      	ldr	r3, [r3, #0]
 801484a:	68ba      	ldr	r2, [r7, #8]
 801484c:	429a      	cmp	r2, r3
 801484e:	d2f6      	bcs.n	801483e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8014850:	68fb      	ldr	r3, [r7, #12]
 8014852:	685a      	ldr	r2, [r3, #4]
 8014854:	683b      	ldr	r3, [r7, #0]
 8014856:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8014858:	683b      	ldr	r3, [r7, #0]
 801485a:	685b      	ldr	r3, [r3, #4]
 801485c:	683a      	ldr	r2, [r7, #0]
 801485e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8014860:	683b      	ldr	r3, [r7, #0]
 8014862:	68fa      	ldr	r2, [r7, #12]
 8014864:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8014866:	68fb      	ldr	r3, [r7, #12]
 8014868:	683a      	ldr	r2, [r7, #0]
 801486a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 801486c:	683b      	ldr	r3, [r7, #0]
 801486e:	687a      	ldr	r2, [r7, #4]
 8014870:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8014872:	687b      	ldr	r3, [r7, #4]
 8014874:	681b      	ldr	r3, [r3, #0]
 8014876:	1c5a      	adds	r2, r3, #1
 8014878:	687b      	ldr	r3, [r7, #4]
 801487a:	601a      	str	r2, [r3, #0]
}
 801487c:	bf00      	nop
 801487e:	3714      	adds	r7, #20
 8014880:	46bd      	mov	sp, r7
 8014882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014886:	4770      	bx	lr

08014888 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8014888:	b480      	push	{r7}
 801488a:	b085      	sub	sp, #20
 801488c:	af00      	add	r7, sp, #0
 801488e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8014890:	687b      	ldr	r3, [r7, #4]
 8014892:	691b      	ldr	r3, [r3, #16]
 8014894:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8014896:	687b      	ldr	r3, [r7, #4]
 8014898:	685b      	ldr	r3, [r3, #4]
 801489a:	687a      	ldr	r2, [r7, #4]
 801489c:	6892      	ldr	r2, [r2, #8]
 801489e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80148a0:	687b      	ldr	r3, [r7, #4]
 80148a2:	689b      	ldr	r3, [r3, #8]
 80148a4:	687a      	ldr	r2, [r7, #4]
 80148a6:	6852      	ldr	r2, [r2, #4]
 80148a8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80148aa:	68fb      	ldr	r3, [r7, #12]
 80148ac:	685b      	ldr	r3, [r3, #4]
 80148ae:	687a      	ldr	r2, [r7, #4]
 80148b0:	429a      	cmp	r2, r3
 80148b2:	d103      	bne.n	80148bc <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80148b4:	687b      	ldr	r3, [r7, #4]
 80148b6:	689a      	ldr	r2, [r3, #8]
 80148b8:	68fb      	ldr	r3, [r7, #12]
 80148ba:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80148bc:	687b      	ldr	r3, [r7, #4]
 80148be:	2200      	movs	r2, #0
 80148c0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80148c2:	68fb      	ldr	r3, [r7, #12]
 80148c4:	681b      	ldr	r3, [r3, #0]
 80148c6:	1e5a      	subs	r2, r3, #1
 80148c8:	68fb      	ldr	r3, [r7, #12]
 80148ca:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80148cc:	68fb      	ldr	r3, [r7, #12]
 80148ce:	681b      	ldr	r3, [r3, #0]
}
 80148d0:	4618      	mov	r0, r3
 80148d2:	3714      	adds	r7, #20
 80148d4:	46bd      	mov	sp, r7
 80148d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80148da:	4770      	bx	lr

080148dc <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80148dc:	b580      	push	{r7, lr}
 80148de:	b084      	sub	sp, #16
 80148e0:	af00      	add	r7, sp, #0
 80148e2:	6078      	str	r0, [r7, #4]
 80148e4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80148e6:	687b      	ldr	r3, [r7, #4]
 80148e8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80148ea:	68fb      	ldr	r3, [r7, #12]
 80148ec:	2b00      	cmp	r3, #0
 80148ee:	d10a      	bne.n	8014906 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80148f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80148f4:	f383 8811 	msr	BASEPRI, r3
 80148f8:	f3bf 8f6f 	isb	sy
 80148fc:	f3bf 8f4f 	dsb	sy
 8014900:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8014902:	bf00      	nop
 8014904:	e7fe      	b.n	8014904 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8014906:	f002 f88d 	bl	8016a24 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 801490a:	68fb      	ldr	r3, [r7, #12]
 801490c:	681a      	ldr	r2, [r3, #0]
 801490e:	68fb      	ldr	r3, [r7, #12]
 8014910:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8014912:	68f9      	ldr	r1, [r7, #12]
 8014914:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8014916:	fb01 f303 	mul.w	r3, r1, r3
 801491a:	441a      	add	r2, r3
 801491c:	68fb      	ldr	r3, [r7, #12]
 801491e:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8014920:	68fb      	ldr	r3, [r7, #12]
 8014922:	2200      	movs	r2, #0
 8014924:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8014926:	68fb      	ldr	r3, [r7, #12]
 8014928:	681a      	ldr	r2, [r3, #0]
 801492a:	68fb      	ldr	r3, [r7, #12]
 801492c:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 801492e:	68fb      	ldr	r3, [r7, #12]
 8014930:	681a      	ldr	r2, [r3, #0]
 8014932:	68fb      	ldr	r3, [r7, #12]
 8014934:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8014936:	3b01      	subs	r3, #1
 8014938:	68f9      	ldr	r1, [r7, #12]
 801493a:	6c09      	ldr	r1, [r1, #64]	; 0x40
 801493c:	fb01 f303 	mul.w	r3, r1, r3
 8014940:	441a      	add	r2, r3
 8014942:	68fb      	ldr	r3, [r7, #12]
 8014944:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8014946:	68fb      	ldr	r3, [r7, #12]
 8014948:	22ff      	movs	r2, #255	; 0xff
 801494a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 801494e:	68fb      	ldr	r3, [r7, #12]
 8014950:	22ff      	movs	r2, #255	; 0xff
 8014952:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8014956:	683b      	ldr	r3, [r7, #0]
 8014958:	2b00      	cmp	r3, #0
 801495a:	d114      	bne.n	8014986 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 801495c:	68fb      	ldr	r3, [r7, #12]
 801495e:	691b      	ldr	r3, [r3, #16]
 8014960:	2b00      	cmp	r3, #0
 8014962:	d01a      	beq.n	801499a <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8014964:	68fb      	ldr	r3, [r7, #12]
 8014966:	3310      	adds	r3, #16
 8014968:	4618      	mov	r0, r3
 801496a:	f001 fb4b 	bl	8016004 <xTaskRemoveFromEventList>
 801496e:	4603      	mov	r3, r0
 8014970:	2b00      	cmp	r3, #0
 8014972:	d012      	beq.n	801499a <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8014974:	4b0c      	ldr	r3, [pc, #48]	; (80149a8 <xQueueGenericReset+0xcc>)
 8014976:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801497a:	601a      	str	r2, [r3, #0]
 801497c:	f3bf 8f4f 	dsb	sy
 8014980:	f3bf 8f6f 	isb	sy
 8014984:	e009      	b.n	801499a <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8014986:	68fb      	ldr	r3, [r7, #12]
 8014988:	3310      	adds	r3, #16
 801498a:	4618      	mov	r0, r3
 801498c:	f7ff fef2 	bl	8014774 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8014990:	68fb      	ldr	r3, [r7, #12]
 8014992:	3324      	adds	r3, #36	; 0x24
 8014994:	4618      	mov	r0, r3
 8014996:	f7ff feed 	bl	8014774 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 801499a:	f002 f873 	bl	8016a84 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 801499e:	2301      	movs	r3, #1
}
 80149a0:	4618      	mov	r0, r3
 80149a2:	3710      	adds	r7, #16
 80149a4:	46bd      	mov	sp, r7
 80149a6:	bd80      	pop	{r7, pc}
 80149a8:	e000ed04 	.word	0xe000ed04

080149ac <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80149ac:	b580      	push	{r7, lr}
 80149ae:	b08e      	sub	sp, #56	; 0x38
 80149b0:	af02      	add	r7, sp, #8
 80149b2:	60f8      	str	r0, [r7, #12]
 80149b4:	60b9      	str	r1, [r7, #8]
 80149b6:	607a      	str	r2, [r7, #4]
 80149b8:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80149ba:	68fb      	ldr	r3, [r7, #12]
 80149bc:	2b00      	cmp	r3, #0
 80149be:	d10a      	bne.n	80149d6 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 80149c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80149c4:	f383 8811 	msr	BASEPRI, r3
 80149c8:	f3bf 8f6f 	isb	sy
 80149cc:	f3bf 8f4f 	dsb	sy
 80149d0:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80149d2:	bf00      	nop
 80149d4:	e7fe      	b.n	80149d4 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80149d6:	683b      	ldr	r3, [r7, #0]
 80149d8:	2b00      	cmp	r3, #0
 80149da:	d10a      	bne.n	80149f2 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 80149dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80149e0:	f383 8811 	msr	BASEPRI, r3
 80149e4:	f3bf 8f6f 	isb	sy
 80149e8:	f3bf 8f4f 	dsb	sy
 80149ec:	627b      	str	r3, [r7, #36]	; 0x24
}
 80149ee:	bf00      	nop
 80149f0:	e7fe      	b.n	80149f0 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80149f2:	687b      	ldr	r3, [r7, #4]
 80149f4:	2b00      	cmp	r3, #0
 80149f6:	d002      	beq.n	80149fe <xQueueGenericCreateStatic+0x52>
 80149f8:	68bb      	ldr	r3, [r7, #8]
 80149fa:	2b00      	cmp	r3, #0
 80149fc:	d001      	beq.n	8014a02 <xQueueGenericCreateStatic+0x56>
 80149fe:	2301      	movs	r3, #1
 8014a00:	e000      	b.n	8014a04 <xQueueGenericCreateStatic+0x58>
 8014a02:	2300      	movs	r3, #0
 8014a04:	2b00      	cmp	r3, #0
 8014a06:	d10a      	bne.n	8014a1e <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8014a08:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014a0c:	f383 8811 	msr	BASEPRI, r3
 8014a10:	f3bf 8f6f 	isb	sy
 8014a14:	f3bf 8f4f 	dsb	sy
 8014a18:	623b      	str	r3, [r7, #32]
}
 8014a1a:	bf00      	nop
 8014a1c:	e7fe      	b.n	8014a1c <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8014a1e:	687b      	ldr	r3, [r7, #4]
 8014a20:	2b00      	cmp	r3, #0
 8014a22:	d102      	bne.n	8014a2a <xQueueGenericCreateStatic+0x7e>
 8014a24:	68bb      	ldr	r3, [r7, #8]
 8014a26:	2b00      	cmp	r3, #0
 8014a28:	d101      	bne.n	8014a2e <xQueueGenericCreateStatic+0x82>
 8014a2a:	2301      	movs	r3, #1
 8014a2c:	e000      	b.n	8014a30 <xQueueGenericCreateStatic+0x84>
 8014a2e:	2300      	movs	r3, #0
 8014a30:	2b00      	cmp	r3, #0
 8014a32:	d10a      	bne.n	8014a4a <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8014a34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014a38:	f383 8811 	msr	BASEPRI, r3
 8014a3c:	f3bf 8f6f 	isb	sy
 8014a40:	f3bf 8f4f 	dsb	sy
 8014a44:	61fb      	str	r3, [r7, #28]
}
 8014a46:	bf00      	nop
 8014a48:	e7fe      	b.n	8014a48 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8014a4a:	2348      	movs	r3, #72	; 0x48
 8014a4c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8014a4e:	697b      	ldr	r3, [r7, #20]
 8014a50:	2b48      	cmp	r3, #72	; 0x48
 8014a52:	d00a      	beq.n	8014a6a <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8014a54:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014a58:	f383 8811 	msr	BASEPRI, r3
 8014a5c:	f3bf 8f6f 	isb	sy
 8014a60:	f3bf 8f4f 	dsb	sy
 8014a64:	61bb      	str	r3, [r7, #24]
}
 8014a66:	bf00      	nop
 8014a68:	e7fe      	b.n	8014a68 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8014a6a:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8014a6c:	683b      	ldr	r3, [r7, #0]
 8014a6e:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8014a70:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014a72:	2b00      	cmp	r3, #0
 8014a74:	d00d      	beq.n	8014a92 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8014a76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014a78:	2201      	movs	r2, #1
 8014a7a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8014a7e:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8014a82:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014a84:	9300      	str	r3, [sp, #0]
 8014a86:	4613      	mov	r3, r2
 8014a88:	687a      	ldr	r2, [r7, #4]
 8014a8a:	68b9      	ldr	r1, [r7, #8]
 8014a8c:	68f8      	ldr	r0, [r7, #12]
 8014a8e:	f000 f83f 	bl	8014b10 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8014a92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8014a94:	4618      	mov	r0, r3
 8014a96:	3730      	adds	r7, #48	; 0x30
 8014a98:	46bd      	mov	sp, r7
 8014a9a:	bd80      	pop	{r7, pc}

08014a9c <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8014a9c:	b580      	push	{r7, lr}
 8014a9e:	b08a      	sub	sp, #40	; 0x28
 8014aa0:	af02      	add	r7, sp, #8
 8014aa2:	60f8      	str	r0, [r7, #12]
 8014aa4:	60b9      	str	r1, [r7, #8]
 8014aa6:	4613      	mov	r3, r2
 8014aa8:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8014aaa:	68fb      	ldr	r3, [r7, #12]
 8014aac:	2b00      	cmp	r3, #0
 8014aae:	d10a      	bne.n	8014ac6 <xQueueGenericCreate+0x2a>
	__asm volatile
 8014ab0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014ab4:	f383 8811 	msr	BASEPRI, r3
 8014ab8:	f3bf 8f6f 	isb	sy
 8014abc:	f3bf 8f4f 	dsb	sy
 8014ac0:	613b      	str	r3, [r7, #16]
}
 8014ac2:	bf00      	nop
 8014ac4:	e7fe      	b.n	8014ac4 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8014ac6:	68fb      	ldr	r3, [r7, #12]
 8014ac8:	68ba      	ldr	r2, [r7, #8]
 8014aca:	fb02 f303 	mul.w	r3, r2, r3
 8014ace:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8014ad0:	69fb      	ldr	r3, [r7, #28]
 8014ad2:	3348      	adds	r3, #72	; 0x48
 8014ad4:	4618      	mov	r0, r3
 8014ad6:	f002 f8c7 	bl	8016c68 <pvPortMalloc>
 8014ada:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8014adc:	69bb      	ldr	r3, [r7, #24]
 8014ade:	2b00      	cmp	r3, #0
 8014ae0:	d011      	beq.n	8014b06 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8014ae2:	69bb      	ldr	r3, [r7, #24]
 8014ae4:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8014ae6:	697b      	ldr	r3, [r7, #20]
 8014ae8:	3348      	adds	r3, #72	; 0x48
 8014aea:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8014aec:	69bb      	ldr	r3, [r7, #24]
 8014aee:	2200      	movs	r2, #0
 8014af0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8014af4:	79fa      	ldrb	r2, [r7, #7]
 8014af6:	69bb      	ldr	r3, [r7, #24]
 8014af8:	9300      	str	r3, [sp, #0]
 8014afa:	4613      	mov	r3, r2
 8014afc:	697a      	ldr	r2, [r7, #20]
 8014afe:	68b9      	ldr	r1, [r7, #8]
 8014b00:	68f8      	ldr	r0, [r7, #12]
 8014b02:	f000 f805 	bl	8014b10 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8014b06:	69bb      	ldr	r3, [r7, #24]
	}
 8014b08:	4618      	mov	r0, r3
 8014b0a:	3720      	adds	r7, #32
 8014b0c:	46bd      	mov	sp, r7
 8014b0e:	bd80      	pop	{r7, pc}

08014b10 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8014b10:	b580      	push	{r7, lr}
 8014b12:	b084      	sub	sp, #16
 8014b14:	af00      	add	r7, sp, #0
 8014b16:	60f8      	str	r0, [r7, #12]
 8014b18:	60b9      	str	r1, [r7, #8]
 8014b1a:	607a      	str	r2, [r7, #4]
 8014b1c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8014b1e:	68bb      	ldr	r3, [r7, #8]
 8014b20:	2b00      	cmp	r3, #0
 8014b22:	d103      	bne.n	8014b2c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8014b24:	69bb      	ldr	r3, [r7, #24]
 8014b26:	69ba      	ldr	r2, [r7, #24]
 8014b28:	601a      	str	r2, [r3, #0]
 8014b2a:	e002      	b.n	8014b32 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8014b2c:	69bb      	ldr	r3, [r7, #24]
 8014b2e:	687a      	ldr	r2, [r7, #4]
 8014b30:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8014b32:	69bb      	ldr	r3, [r7, #24]
 8014b34:	68fa      	ldr	r2, [r7, #12]
 8014b36:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8014b38:	69bb      	ldr	r3, [r7, #24]
 8014b3a:	68ba      	ldr	r2, [r7, #8]
 8014b3c:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8014b3e:	2101      	movs	r1, #1
 8014b40:	69b8      	ldr	r0, [r7, #24]
 8014b42:	f7ff fecb 	bl	80148dc <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8014b46:	bf00      	nop
 8014b48:	3710      	adds	r7, #16
 8014b4a:	46bd      	mov	sp, r7
 8014b4c:	bd80      	pop	{r7, pc}
	...

08014b50 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8014b50:	b580      	push	{r7, lr}
 8014b52:	b08e      	sub	sp, #56	; 0x38
 8014b54:	af00      	add	r7, sp, #0
 8014b56:	60f8      	str	r0, [r7, #12]
 8014b58:	60b9      	str	r1, [r7, #8]
 8014b5a:	607a      	str	r2, [r7, #4]
 8014b5c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8014b5e:	2300      	movs	r3, #0
 8014b60:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8014b62:	68fb      	ldr	r3, [r7, #12]
 8014b64:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8014b66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014b68:	2b00      	cmp	r3, #0
 8014b6a:	d10a      	bne.n	8014b82 <xQueueGenericSend+0x32>
	__asm volatile
 8014b6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014b70:	f383 8811 	msr	BASEPRI, r3
 8014b74:	f3bf 8f6f 	isb	sy
 8014b78:	f3bf 8f4f 	dsb	sy
 8014b7c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8014b7e:	bf00      	nop
 8014b80:	e7fe      	b.n	8014b80 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8014b82:	68bb      	ldr	r3, [r7, #8]
 8014b84:	2b00      	cmp	r3, #0
 8014b86:	d103      	bne.n	8014b90 <xQueueGenericSend+0x40>
 8014b88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014b8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8014b8c:	2b00      	cmp	r3, #0
 8014b8e:	d101      	bne.n	8014b94 <xQueueGenericSend+0x44>
 8014b90:	2301      	movs	r3, #1
 8014b92:	e000      	b.n	8014b96 <xQueueGenericSend+0x46>
 8014b94:	2300      	movs	r3, #0
 8014b96:	2b00      	cmp	r3, #0
 8014b98:	d10a      	bne.n	8014bb0 <xQueueGenericSend+0x60>
	__asm volatile
 8014b9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014b9e:	f383 8811 	msr	BASEPRI, r3
 8014ba2:	f3bf 8f6f 	isb	sy
 8014ba6:	f3bf 8f4f 	dsb	sy
 8014baa:	627b      	str	r3, [r7, #36]	; 0x24
}
 8014bac:	bf00      	nop
 8014bae:	e7fe      	b.n	8014bae <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8014bb0:	683b      	ldr	r3, [r7, #0]
 8014bb2:	2b02      	cmp	r3, #2
 8014bb4:	d103      	bne.n	8014bbe <xQueueGenericSend+0x6e>
 8014bb6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014bb8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8014bba:	2b01      	cmp	r3, #1
 8014bbc:	d101      	bne.n	8014bc2 <xQueueGenericSend+0x72>
 8014bbe:	2301      	movs	r3, #1
 8014bc0:	e000      	b.n	8014bc4 <xQueueGenericSend+0x74>
 8014bc2:	2300      	movs	r3, #0
 8014bc4:	2b00      	cmp	r3, #0
 8014bc6:	d10a      	bne.n	8014bde <xQueueGenericSend+0x8e>
	__asm volatile
 8014bc8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014bcc:	f383 8811 	msr	BASEPRI, r3
 8014bd0:	f3bf 8f6f 	isb	sy
 8014bd4:	f3bf 8f4f 	dsb	sy
 8014bd8:	623b      	str	r3, [r7, #32]
}
 8014bda:	bf00      	nop
 8014bdc:	e7fe      	b.n	8014bdc <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8014bde:	f001 fbd1 	bl	8016384 <xTaskGetSchedulerState>
 8014be2:	4603      	mov	r3, r0
 8014be4:	2b00      	cmp	r3, #0
 8014be6:	d102      	bne.n	8014bee <xQueueGenericSend+0x9e>
 8014be8:	687b      	ldr	r3, [r7, #4]
 8014bea:	2b00      	cmp	r3, #0
 8014bec:	d101      	bne.n	8014bf2 <xQueueGenericSend+0xa2>
 8014bee:	2301      	movs	r3, #1
 8014bf0:	e000      	b.n	8014bf4 <xQueueGenericSend+0xa4>
 8014bf2:	2300      	movs	r3, #0
 8014bf4:	2b00      	cmp	r3, #0
 8014bf6:	d10a      	bne.n	8014c0e <xQueueGenericSend+0xbe>
	__asm volatile
 8014bf8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014bfc:	f383 8811 	msr	BASEPRI, r3
 8014c00:	f3bf 8f6f 	isb	sy
 8014c04:	f3bf 8f4f 	dsb	sy
 8014c08:	61fb      	str	r3, [r7, #28]
}
 8014c0a:	bf00      	nop
 8014c0c:	e7fe      	b.n	8014c0c <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8014c0e:	f001 ff09 	bl	8016a24 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8014c12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014c14:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8014c16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014c18:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8014c1a:	429a      	cmp	r2, r3
 8014c1c:	d302      	bcc.n	8014c24 <xQueueGenericSend+0xd4>
 8014c1e:	683b      	ldr	r3, [r7, #0]
 8014c20:	2b02      	cmp	r3, #2
 8014c22:	d129      	bne.n	8014c78 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8014c24:	683a      	ldr	r2, [r7, #0]
 8014c26:	68b9      	ldr	r1, [r7, #8]
 8014c28:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8014c2a:	f000 fc5e 	bl	80154ea <prvCopyDataToQueue>
 8014c2e:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8014c30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014c32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014c34:	2b00      	cmp	r3, #0
 8014c36:	d010      	beq.n	8014c5a <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8014c38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014c3a:	3324      	adds	r3, #36	; 0x24
 8014c3c:	4618      	mov	r0, r3
 8014c3e:	f001 f9e1 	bl	8016004 <xTaskRemoveFromEventList>
 8014c42:	4603      	mov	r3, r0
 8014c44:	2b00      	cmp	r3, #0
 8014c46:	d013      	beq.n	8014c70 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8014c48:	4b3f      	ldr	r3, [pc, #252]	; (8014d48 <xQueueGenericSend+0x1f8>)
 8014c4a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8014c4e:	601a      	str	r2, [r3, #0]
 8014c50:	f3bf 8f4f 	dsb	sy
 8014c54:	f3bf 8f6f 	isb	sy
 8014c58:	e00a      	b.n	8014c70 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8014c5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014c5c:	2b00      	cmp	r3, #0
 8014c5e:	d007      	beq.n	8014c70 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8014c60:	4b39      	ldr	r3, [pc, #228]	; (8014d48 <xQueueGenericSend+0x1f8>)
 8014c62:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8014c66:	601a      	str	r2, [r3, #0]
 8014c68:	f3bf 8f4f 	dsb	sy
 8014c6c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8014c70:	f001 ff08 	bl	8016a84 <vPortExitCritical>
				return pdPASS;
 8014c74:	2301      	movs	r3, #1
 8014c76:	e063      	b.n	8014d40 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8014c78:	687b      	ldr	r3, [r7, #4]
 8014c7a:	2b00      	cmp	r3, #0
 8014c7c:	d103      	bne.n	8014c86 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8014c7e:	f001 ff01 	bl	8016a84 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8014c82:	2300      	movs	r3, #0
 8014c84:	e05c      	b.n	8014d40 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8014c86:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014c88:	2b00      	cmp	r3, #0
 8014c8a:	d106      	bne.n	8014c9a <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8014c8c:	f107 0314 	add.w	r3, r7, #20
 8014c90:	4618      	mov	r0, r3
 8014c92:	f001 fa19 	bl	80160c8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8014c96:	2301      	movs	r3, #1
 8014c98:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8014c9a:	f001 fef3 	bl	8016a84 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8014c9e:	f000 ffa7 	bl	8015bf0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8014ca2:	f001 febf 	bl	8016a24 <vPortEnterCritical>
 8014ca6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014ca8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8014cac:	b25b      	sxtb	r3, r3
 8014cae:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014cb2:	d103      	bne.n	8014cbc <xQueueGenericSend+0x16c>
 8014cb4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014cb6:	2200      	movs	r2, #0
 8014cb8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8014cbc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014cbe:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8014cc2:	b25b      	sxtb	r3, r3
 8014cc4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014cc8:	d103      	bne.n	8014cd2 <xQueueGenericSend+0x182>
 8014cca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014ccc:	2200      	movs	r2, #0
 8014cce:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8014cd2:	f001 fed7 	bl	8016a84 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8014cd6:	1d3a      	adds	r2, r7, #4
 8014cd8:	f107 0314 	add.w	r3, r7, #20
 8014cdc:	4611      	mov	r1, r2
 8014cde:	4618      	mov	r0, r3
 8014ce0:	f001 fa08 	bl	80160f4 <xTaskCheckForTimeOut>
 8014ce4:	4603      	mov	r3, r0
 8014ce6:	2b00      	cmp	r3, #0
 8014ce8:	d124      	bne.n	8014d34 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8014cea:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8014cec:	f000 fcf5 	bl	80156da <prvIsQueueFull>
 8014cf0:	4603      	mov	r3, r0
 8014cf2:	2b00      	cmp	r3, #0
 8014cf4:	d018      	beq.n	8014d28 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8014cf6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014cf8:	3310      	adds	r3, #16
 8014cfa:	687a      	ldr	r2, [r7, #4]
 8014cfc:	4611      	mov	r1, r2
 8014cfe:	4618      	mov	r0, r3
 8014d00:	f001 f95c 	bl	8015fbc <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8014d04:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8014d06:	f000 fc80 	bl	801560a <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8014d0a:	f000 ff7f 	bl	8015c0c <xTaskResumeAll>
 8014d0e:	4603      	mov	r3, r0
 8014d10:	2b00      	cmp	r3, #0
 8014d12:	f47f af7c 	bne.w	8014c0e <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8014d16:	4b0c      	ldr	r3, [pc, #48]	; (8014d48 <xQueueGenericSend+0x1f8>)
 8014d18:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8014d1c:	601a      	str	r2, [r3, #0]
 8014d1e:	f3bf 8f4f 	dsb	sy
 8014d22:	f3bf 8f6f 	isb	sy
 8014d26:	e772      	b.n	8014c0e <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8014d28:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8014d2a:	f000 fc6e 	bl	801560a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8014d2e:	f000 ff6d 	bl	8015c0c <xTaskResumeAll>
 8014d32:	e76c      	b.n	8014c0e <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8014d34:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8014d36:	f000 fc68 	bl	801560a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8014d3a:	f000 ff67 	bl	8015c0c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8014d3e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8014d40:	4618      	mov	r0, r3
 8014d42:	3738      	adds	r7, #56	; 0x38
 8014d44:	46bd      	mov	sp, r7
 8014d46:	bd80      	pop	{r7, pc}
 8014d48:	e000ed04 	.word	0xe000ed04

08014d4c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8014d4c:	b580      	push	{r7, lr}
 8014d4e:	b090      	sub	sp, #64	; 0x40
 8014d50:	af00      	add	r7, sp, #0
 8014d52:	60f8      	str	r0, [r7, #12]
 8014d54:	60b9      	str	r1, [r7, #8]
 8014d56:	607a      	str	r2, [r7, #4]
 8014d58:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8014d5a:	68fb      	ldr	r3, [r7, #12]
 8014d5c:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8014d5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014d60:	2b00      	cmp	r3, #0
 8014d62:	d10a      	bne.n	8014d7a <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8014d64:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014d68:	f383 8811 	msr	BASEPRI, r3
 8014d6c:	f3bf 8f6f 	isb	sy
 8014d70:	f3bf 8f4f 	dsb	sy
 8014d74:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8014d76:	bf00      	nop
 8014d78:	e7fe      	b.n	8014d78 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8014d7a:	68bb      	ldr	r3, [r7, #8]
 8014d7c:	2b00      	cmp	r3, #0
 8014d7e:	d103      	bne.n	8014d88 <xQueueGenericSendFromISR+0x3c>
 8014d80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014d82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8014d84:	2b00      	cmp	r3, #0
 8014d86:	d101      	bne.n	8014d8c <xQueueGenericSendFromISR+0x40>
 8014d88:	2301      	movs	r3, #1
 8014d8a:	e000      	b.n	8014d8e <xQueueGenericSendFromISR+0x42>
 8014d8c:	2300      	movs	r3, #0
 8014d8e:	2b00      	cmp	r3, #0
 8014d90:	d10a      	bne.n	8014da8 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8014d92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014d96:	f383 8811 	msr	BASEPRI, r3
 8014d9a:	f3bf 8f6f 	isb	sy
 8014d9e:	f3bf 8f4f 	dsb	sy
 8014da2:	627b      	str	r3, [r7, #36]	; 0x24
}
 8014da4:	bf00      	nop
 8014da6:	e7fe      	b.n	8014da6 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8014da8:	683b      	ldr	r3, [r7, #0]
 8014daa:	2b02      	cmp	r3, #2
 8014dac:	d103      	bne.n	8014db6 <xQueueGenericSendFromISR+0x6a>
 8014dae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014db0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8014db2:	2b01      	cmp	r3, #1
 8014db4:	d101      	bne.n	8014dba <xQueueGenericSendFromISR+0x6e>
 8014db6:	2301      	movs	r3, #1
 8014db8:	e000      	b.n	8014dbc <xQueueGenericSendFromISR+0x70>
 8014dba:	2300      	movs	r3, #0
 8014dbc:	2b00      	cmp	r3, #0
 8014dbe:	d10a      	bne.n	8014dd6 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8014dc0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014dc4:	f383 8811 	msr	BASEPRI, r3
 8014dc8:	f3bf 8f6f 	isb	sy
 8014dcc:	f3bf 8f4f 	dsb	sy
 8014dd0:	623b      	str	r3, [r7, #32]
}
 8014dd2:	bf00      	nop
 8014dd4:	e7fe      	b.n	8014dd4 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8014dd6:	f001 ff07 	bl	8016be8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8014dda:	f3ef 8211 	mrs	r2, BASEPRI
 8014dde:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014de2:	f383 8811 	msr	BASEPRI, r3
 8014de6:	f3bf 8f6f 	isb	sy
 8014dea:	f3bf 8f4f 	dsb	sy
 8014dee:	61fa      	str	r2, [r7, #28]
 8014df0:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8014df2:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8014df4:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8014df6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014df8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8014dfa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014dfc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8014dfe:	429a      	cmp	r2, r3
 8014e00:	d302      	bcc.n	8014e08 <xQueueGenericSendFromISR+0xbc>
 8014e02:	683b      	ldr	r3, [r7, #0]
 8014e04:	2b02      	cmp	r3, #2
 8014e06:	d12f      	bne.n	8014e68 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8014e08:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014e0a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8014e0e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8014e12:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014e14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8014e16:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8014e18:	683a      	ldr	r2, [r7, #0]
 8014e1a:	68b9      	ldr	r1, [r7, #8]
 8014e1c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8014e1e:	f000 fb64 	bl	80154ea <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8014e22:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8014e26:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014e2a:	d112      	bne.n	8014e52 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8014e2c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014e2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014e30:	2b00      	cmp	r3, #0
 8014e32:	d016      	beq.n	8014e62 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8014e34:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014e36:	3324      	adds	r3, #36	; 0x24
 8014e38:	4618      	mov	r0, r3
 8014e3a:	f001 f8e3 	bl	8016004 <xTaskRemoveFromEventList>
 8014e3e:	4603      	mov	r3, r0
 8014e40:	2b00      	cmp	r3, #0
 8014e42:	d00e      	beq.n	8014e62 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8014e44:	687b      	ldr	r3, [r7, #4]
 8014e46:	2b00      	cmp	r3, #0
 8014e48:	d00b      	beq.n	8014e62 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8014e4a:	687b      	ldr	r3, [r7, #4]
 8014e4c:	2201      	movs	r2, #1
 8014e4e:	601a      	str	r2, [r3, #0]
 8014e50:	e007      	b.n	8014e62 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8014e52:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8014e56:	3301      	adds	r3, #1
 8014e58:	b2db      	uxtb	r3, r3
 8014e5a:	b25a      	sxtb	r2, r3
 8014e5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014e5e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8014e62:	2301      	movs	r3, #1
 8014e64:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8014e66:	e001      	b.n	8014e6c <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8014e68:	2300      	movs	r3, #0
 8014e6a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8014e6c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014e6e:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8014e70:	697b      	ldr	r3, [r7, #20]
 8014e72:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8014e76:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8014e78:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8014e7a:	4618      	mov	r0, r3
 8014e7c:	3740      	adds	r7, #64	; 0x40
 8014e7e:	46bd      	mov	sp, r7
 8014e80:	bd80      	pop	{r7, pc}

08014e82 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8014e82:	b580      	push	{r7, lr}
 8014e84:	b08e      	sub	sp, #56	; 0x38
 8014e86:	af00      	add	r7, sp, #0
 8014e88:	6078      	str	r0, [r7, #4]
 8014e8a:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8014e8c:	687b      	ldr	r3, [r7, #4]
 8014e8e:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8014e90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014e92:	2b00      	cmp	r3, #0
 8014e94:	d10a      	bne.n	8014eac <xQueueGiveFromISR+0x2a>
	__asm volatile
 8014e96:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014e9a:	f383 8811 	msr	BASEPRI, r3
 8014e9e:	f3bf 8f6f 	isb	sy
 8014ea2:	f3bf 8f4f 	dsb	sy
 8014ea6:	623b      	str	r3, [r7, #32]
}
 8014ea8:	bf00      	nop
 8014eaa:	e7fe      	b.n	8014eaa <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8014eac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014eae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8014eb0:	2b00      	cmp	r3, #0
 8014eb2:	d00a      	beq.n	8014eca <xQueueGiveFromISR+0x48>
	__asm volatile
 8014eb4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014eb8:	f383 8811 	msr	BASEPRI, r3
 8014ebc:	f3bf 8f6f 	isb	sy
 8014ec0:	f3bf 8f4f 	dsb	sy
 8014ec4:	61fb      	str	r3, [r7, #28]
}
 8014ec6:	bf00      	nop
 8014ec8:	e7fe      	b.n	8014ec8 <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8014eca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014ecc:	681b      	ldr	r3, [r3, #0]
 8014ece:	2b00      	cmp	r3, #0
 8014ed0:	d103      	bne.n	8014eda <xQueueGiveFromISR+0x58>
 8014ed2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014ed4:	689b      	ldr	r3, [r3, #8]
 8014ed6:	2b00      	cmp	r3, #0
 8014ed8:	d101      	bne.n	8014ede <xQueueGiveFromISR+0x5c>
 8014eda:	2301      	movs	r3, #1
 8014edc:	e000      	b.n	8014ee0 <xQueueGiveFromISR+0x5e>
 8014ede:	2300      	movs	r3, #0
 8014ee0:	2b00      	cmp	r3, #0
 8014ee2:	d10a      	bne.n	8014efa <xQueueGiveFromISR+0x78>
	__asm volatile
 8014ee4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014ee8:	f383 8811 	msr	BASEPRI, r3
 8014eec:	f3bf 8f6f 	isb	sy
 8014ef0:	f3bf 8f4f 	dsb	sy
 8014ef4:	61bb      	str	r3, [r7, #24]
}
 8014ef6:	bf00      	nop
 8014ef8:	e7fe      	b.n	8014ef8 <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8014efa:	f001 fe75 	bl	8016be8 <vPortValidateInterruptPriority>
	__asm volatile
 8014efe:	f3ef 8211 	mrs	r2, BASEPRI
 8014f02:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014f06:	f383 8811 	msr	BASEPRI, r3
 8014f0a:	f3bf 8f6f 	isb	sy
 8014f0e:	f3bf 8f4f 	dsb	sy
 8014f12:	617a      	str	r2, [r7, #20]
 8014f14:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8014f16:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8014f18:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8014f1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014f1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8014f1e:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8014f20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014f22:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8014f24:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8014f26:	429a      	cmp	r2, r3
 8014f28:	d22b      	bcs.n	8014f82 <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8014f2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014f2c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8014f30:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8014f34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014f36:	1c5a      	adds	r2, r3, #1
 8014f38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014f3a:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8014f3c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8014f40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014f44:	d112      	bne.n	8014f6c <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8014f46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014f48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014f4a:	2b00      	cmp	r3, #0
 8014f4c:	d016      	beq.n	8014f7c <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8014f4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014f50:	3324      	adds	r3, #36	; 0x24
 8014f52:	4618      	mov	r0, r3
 8014f54:	f001 f856 	bl	8016004 <xTaskRemoveFromEventList>
 8014f58:	4603      	mov	r3, r0
 8014f5a:	2b00      	cmp	r3, #0
 8014f5c:	d00e      	beq.n	8014f7c <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8014f5e:	683b      	ldr	r3, [r7, #0]
 8014f60:	2b00      	cmp	r3, #0
 8014f62:	d00b      	beq.n	8014f7c <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8014f64:	683b      	ldr	r3, [r7, #0]
 8014f66:	2201      	movs	r2, #1
 8014f68:	601a      	str	r2, [r3, #0]
 8014f6a:	e007      	b.n	8014f7c <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8014f6c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8014f70:	3301      	adds	r3, #1
 8014f72:	b2db      	uxtb	r3, r3
 8014f74:	b25a      	sxtb	r2, r3
 8014f76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014f78:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8014f7c:	2301      	movs	r3, #1
 8014f7e:	637b      	str	r3, [r7, #52]	; 0x34
 8014f80:	e001      	b.n	8014f86 <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8014f82:	2300      	movs	r3, #0
 8014f84:	637b      	str	r3, [r7, #52]	; 0x34
 8014f86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014f88:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8014f8a:	68fb      	ldr	r3, [r7, #12]
 8014f8c:	f383 8811 	msr	BASEPRI, r3
}
 8014f90:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8014f92:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8014f94:	4618      	mov	r0, r3
 8014f96:	3738      	adds	r7, #56	; 0x38
 8014f98:	46bd      	mov	sp, r7
 8014f9a:	bd80      	pop	{r7, pc}

08014f9c <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8014f9c:	b580      	push	{r7, lr}
 8014f9e:	b08c      	sub	sp, #48	; 0x30
 8014fa0:	af00      	add	r7, sp, #0
 8014fa2:	60f8      	str	r0, [r7, #12]
 8014fa4:	60b9      	str	r1, [r7, #8]
 8014fa6:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8014fa8:	2300      	movs	r3, #0
 8014faa:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8014fac:	68fb      	ldr	r3, [r7, #12]
 8014fae:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8014fb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014fb2:	2b00      	cmp	r3, #0
 8014fb4:	d10a      	bne.n	8014fcc <xQueueReceive+0x30>
	__asm volatile
 8014fb6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014fba:	f383 8811 	msr	BASEPRI, r3
 8014fbe:	f3bf 8f6f 	isb	sy
 8014fc2:	f3bf 8f4f 	dsb	sy
 8014fc6:	623b      	str	r3, [r7, #32]
}
 8014fc8:	bf00      	nop
 8014fca:	e7fe      	b.n	8014fca <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8014fcc:	68bb      	ldr	r3, [r7, #8]
 8014fce:	2b00      	cmp	r3, #0
 8014fd0:	d103      	bne.n	8014fda <xQueueReceive+0x3e>
 8014fd2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014fd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8014fd6:	2b00      	cmp	r3, #0
 8014fd8:	d101      	bne.n	8014fde <xQueueReceive+0x42>
 8014fda:	2301      	movs	r3, #1
 8014fdc:	e000      	b.n	8014fe0 <xQueueReceive+0x44>
 8014fde:	2300      	movs	r3, #0
 8014fe0:	2b00      	cmp	r3, #0
 8014fe2:	d10a      	bne.n	8014ffa <xQueueReceive+0x5e>
	__asm volatile
 8014fe4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014fe8:	f383 8811 	msr	BASEPRI, r3
 8014fec:	f3bf 8f6f 	isb	sy
 8014ff0:	f3bf 8f4f 	dsb	sy
 8014ff4:	61fb      	str	r3, [r7, #28]
}
 8014ff6:	bf00      	nop
 8014ff8:	e7fe      	b.n	8014ff8 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8014ffa:	f001 f9c3 	bl	8016384 <xTaskGetSchedulerState>
 8014ffe:	4603      	mov	r3, r0
 8015000:	2b00      	cmp	r3, #0
 8015002:	d102      	bne.n	801500a <xQueueReceive+0x6e>
 8015004:	687b      	ldr	r3, [r7, #4]
 8015006:	2b00      	cmp	r3, #0
 8015008:	d101      	bne.n	801500e <xQueueReceive+0x72>
 801500a:	2301      	movs	r3, #1
 801500c:	e000      	b.n	8015010 <xQueueReceive+0x74>
 801500e:	2300      	movs	r3, #0
 8015010:	2b00      	cmp	r3, #0
 8015012:	d10a      	bne.n	801502a <xQueueReceive+0x8e>
	__asm volatile
 8015014:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015018:	f383 8811 	msr	BASEPRI, r3
 801501c:	f3bf 8f6f 	isb	sy
 8015020:	f3bf 8f4f 	dsb	sy
 8015024:	61bb      	str	r3, [r7, #24]
}
 8015026:	bf00      	nop
 8015028:	e7fe      	b.n	8015028 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 801502a:	f001 fcfb 	bl	8016a24 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 801502e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015030:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8015032:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8015034:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015036:	2b00      	cmp	r3, #0
 8015038:	d01f      	beq.n	801507a <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 801503a:	68b9      	ldr	r1, [r7, #8]
 801503c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801503e:	f000 fabe 	bl	80155be <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8015042:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015044:	1e5a      	subs	r2, r3, #1
 8015046:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015048:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 801504a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801504c:	691b      	ldr	r3, [r3, #16]
 801504e:	2b00      	cmp	r3, #0
 8015050:	d00f      	beq.n	8015072 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8015052:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015054:	3310      	adds	r3, #16
 8015056:	4618      	mov	r0, r3
 8015058:	f000 ffd4 	bl	8016004 <xTaskRemoveFromEventList>
 801505c:	4603      	mov	r3, r0
 801505e:	2b00      	cmp	r3, #0
 8015060:	d007      	beq.n	8015072 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8015062:	4b3d      	ldr	r3, [pc, #244]	; (8015158 <xQueueReceive+0x1bc>)
 8015064:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8015068:	601a      	str	r2, [r3, #0]
 801506a:	f3bf 8f4f 	dsb	sy
 801506e:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8015072:	f001 fd07 	bl	8016a84 <vPortExitCritical>
				return pdPASS;
 8015076:	2301      	movs	r3, #1
 8015078:	e069      	b.n	801514e <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 801507a:	687b      	ldr	r3, [r7, #4]
 801507c:	2b00      	cmp	r3, #0
 801507e:	d103      	bne.n	8015088 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8015080:	f001 fd00 	bl	8016a84 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8015084:	2300      	movs	r3, #0
 8015086:	e062      	b.n	801514e <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8015088:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801508a:	2b00      	cmp	r3, #0
 801508c:	d106      	bne.n	801509c <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 801508e:	f107 0310 	add.w	r3, r7, #16
 8015092:	4618      	mov	r0, r3
 8015094:	f001 f818 	bl	80160c8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8015098:	2301      	movs	r3, #1
 801509a:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 801509c:	f001 fcf2 	bl	8016a84 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80150a0:	f000 fda6 	bl	8015bf0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80150a4:	f001 fcbe 	bl	8016a24 <vPortEnterCritical>
 80150a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80150aa:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80150ae:	b25b      	sxtb	r3, r3
 80150b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80150b4:	d103      	bne.n	80150be <xQueueReceive+0x122>
 80150b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80150b8:	2200      	movs	r2, #0
 80150ba:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80150be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80150c0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80150c4:	b25b      	sxtb	r3, r3
 80150c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80150ca:	d103      	bne.n	80150d4 <xQueueReceive+0x138>
 80150cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80150ce:	2200      	movs	r2, #0
 80150d0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80150d4:	f001 fcd6 	bl	8016a84 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80150d8:	1d3a      	adds	r2, r7, #4
 80150da:	f107 0310 	add.w	r3, r7, #16
 80150de:	4611      	mov	r1, r2
 80150e0:	4618      	mov	r0, r3
 80150e2:	f001 f807 	bl	80160f4 <xTaskCheckForTimeOut>
 80150e6:	4603      	mov	r3, r0
 80150e8:	2b00      	cmp	r3, #0
 80150ea:	d123      	bne.n	8015134 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80150ec:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80150ee:	f000 fade 	bl	80156ae <prvIsQueueEmpty>
 80150f2:	4603      	mov	r3, r0
 80150f4:	2b00      	cmp	r3, #0
 80150f6:	d017      	beq.n	8015128 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80150f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80150fa:	3324      	adds	r3, #36	; 0x24
 80150fc:	687a      	ldr	r2, [r7, #4]
 80150fe:	4611      	mov	r1, r2
 8015100:	4618      	mov	r0, r3
 8015102:	f000 ff5b 	bl	8015fbc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8015106:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8015108:	f000 fa7f 	bl	801560a <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 801510c:	f000 fd7e 	bl	8015c0c <xTaskResumeAll>
 8015110:	4603      	mov	r3, r0
 8015112:	2b00      	cmp	r3, #0
 8015114:	d189      	bne.n	801502a <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8015116:	4b10      	ldr	r3, [pc, #64]	; (8015158 <xQueueReceive+0x1bc>)
 8015118:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801511c:	601a      	str	r2, [r3, #0]
 801511e:	f3bf 8f4f 	dsb	sy
 8015122:	f3bf 8f6f 	isb	sy
 8015126:	e780      	b.n	801502a <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8015128:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801512a:	f000 fa6e 	bl	801560a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 801512e:	f000 fd6d 	bl	8015c0c <xTaskResumeAll>
 8015132:	e77a      	b.n	801502a <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8015134:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8015136:	f000 fa68 	bl	801560a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 801513a:	f000 fd67 	bl	8015c0c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 801513e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8015140:	f000 fab5 	bl	80156ae <prvIsQueueEmpty>
 8015144:	4603      	mov	r3, r0
 8015146:	2b00      	cmp	r3, #0
 8015148:	f43f af6f 	beq.w	801502a <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 801514c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 801514e:	4618      	mov	r0, r3
 8015150:	3730      	adds	r7, #48	; 0x30
 8015152:	46bd      	mov	sp, r7
 8015154:	bd80      	pop	{r7, pc}
 8015156:	bf00      	nop
 8015158:	e000ed04 	.word	0xe000ed04

0801515c <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 801515c:	b580      	push	{r7, lr}
 801515e:	b08e      	sub	sp, #56	; 0x38
 8015160:	af00      	add	r7, sp, #0
 8015162:	6078      	str	r0, [r7, #4]
 8015164:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8015166:	2300      	movs	r3, #0
 8015168:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 801516a:	687b      	ldr	r3, [r7, #4]
 801516c:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 801516e:	2300      	movs	r3, #0
 8015170:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8015172:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015174:	2b00      	cmp	r3, #0
 8015176:	d10a      	bne.n	801518e <xQueueSemaphoreTake+0x32>
	__asm volatile
 8015178:	f04f 0350 	mov.w	r3, #80	; 0x50
 801517c:	f383 8811 	msr	BASEPRI, r3
 8015180:	f3bf 8f6f 	isb	sy
 8015184:	f3bf 8f4f 	dsb	sy
 8015188:	623b      	str	r3, [r7, #32]
}
 801518a:	bf00      	nop
 801518c:	e7fe      	b.n	801518c <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 801518e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015190:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8015192:	2b00      	cmp	r3, #0
 8015194:	d00a      	beq.n	80151ac <xQueueSemaphoreTake+0x50>
	__asm volatile
 8015196:	f04f 0350 	mov.w	r3, #80	; 0x50
 801519a:	f383 8811 	msr	BASEPRI, r3
 801519e:	f3bf 8f6f 	isb	sy
 80151a2:	f3bf 8f4f 	dsb	sy
 80151a6:	61fb      	str	r3, [r7, #28]
}
 80151a8:	bf00      	nop
 80151aa:	e7fe      	b.n	80151aa <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80151ac:	f001 f8ea 	bl	8016384 <xTaskGetSchedulerState>
 80151b0:	4603      	mov	r3, r0
 80151b2:	2b00      	cmp	r3, #0
 80151b4:	d102      	bne.n	80151bc <xQueueSemaphoreTake+0x60>
 80151b6:	683b      	ldr	r3, [r7, #0]
 80151b8:	2b00      	cmp	r3, #0
 80151ba:	d101      	bne.n	80151c0 <xQueueSemaphoreTake+0x64>
 80151bc:	2301      	movs	r3, #1
 80151be:	e000      	b.n	80151c2 <xQueueSemaphoreTake+0x66>
 80151c0:	2300      	movs	r3, #0
 80151c2:	2b00      	cmp	r3, #0
 80151c4:	d10a      	bne.n	80151dc <xQueueSemaphoreTake+0x80>
	__asm volatile
 80151c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80151ca:	f383 8811 	msr	BASEPRI, r3
 80151ce:	f3bf 8f6f 	isb	sy
 80151d2:	f3bf 8f4f 	dsb	sy
 80151d6:	61bb      	str	r3, [r7, #24]
}
 80151d8:	bf00      	nop
 80151da:	e7fe      	b.n	80151da <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80151dc:	f001 fc22 	bl	8016a24 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80151e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80151e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80151e4:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80151e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80151e8:	2b00      	cmp	r3, #0
 80151ea:	d024      	beq.n	8015236 <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80151ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80151ee:	1e5a      	subs	r2, r3, #1
 80151f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80151f2:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80151f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80151f6:	681b      	ldr	r3, [r3, #0]
 80151f8:	2b00      	cmp	r3, #0
 80151fa:	d104      	bne.n	8015206 <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 80151fc:	f001 fa6a 	bl	80166d4 <pvTaskIncrementMutexHeldCount>
 8015200:	4602      	mov	r2, r0
 8015202:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015204:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8015206:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015208:	691b      	ldr	r3, [r3, #16]
 801520a:	2b00      	cmp	r3, #0
 801520c:	d00f      	beq.n	801522e <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 801520e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015210:	3310      	adds	r3, #16
 8015212:	4618      	mov	r0, r3
 8015214:	f000 fef6 	bl	8016004 <xTaskRemoveFromEventList>
 8015218:	4603      	mov	r3, r0
 801521a:	2b00      	cmp	r3, #0
 801521c:	d007      	beq.n	801522e <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 801521e:	4b54      	ldr	r3, [pc, #336]	; (8015370 <xQueueSemaphoreTake+0x214>)
 8015220:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8015224:	601a      	str	r2, [r3, #0]
 8015226:	f3bf 8f4f 	dsb	sy
 801522a:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 801522e:	f001 fc29 	bl	8016a84 <vPortExitCritical>
				return pdPASS;
 8015232:	2301      	movs	r3, #1
 8015234:	e097      	b.n	8015366 <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8015236:	683b      	ldr	r3, [r7, #0]
 8015238:	2b00      	cmp	r3, #0
 801523a:	d111      	bne.n	8015260 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 801523c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801523e:	2b00      	cmp	r3, #0
 8015240:	d00a      	beq.n	8015258 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 8015242:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015246:	f383 8811 	msr	BASEPRI, r3
 801524a:	f3bf 8f6f 	isb	sy
 801524e:	f3bf 8f4f 	dsb	sy
 8015252:	617b      	str	r3, [r7, #20]
}
 8015254:	bf00      	nop
 8015256:	e7fe      	b.n	8015256 <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8015258:	f001 fc14 	bl	8016a84 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 801525c:	2300      	movs	r3, #0
 801525e:	e082      	b.n	8015366 <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 8015260:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8015262:	2b00      	cmp	r3, #0
 8015264:	d106      	bne.n	8015274 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8015266:	f107 030c 	add.w	r3, r7, #12
 801526a:	4618      	mov	r0, r3
 801526c:	f000 ff2c 	bl	80160c8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8015270:	2301      	movs	r3, #1
 8015272:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8015274:	f001 fc06 	bl	8016a84 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8015278:	f000 fcba 	bl	8015bf0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 801527c:	f001 fbd2 	bl	8016a24 <vPortEnterCritical>
 8015280:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015282:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8015286:	b25b      	sxtb	r3, r3
 8015288:	f1b3 3fff 	cmp.w	r3, #4294967295
 801528c:	d103      	bne.n	8015296 <xQueueSemaphoreTake+0x13a>
 801528e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015290:	2200      	movs	r2, #0
 8015292:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8015296:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015298:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 801529c:	b25b      	sxtb	r3, r3
 801529e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80152a2:	d103      	bne.n	80152ac <xQueueSemaphoreTake+0x150>
 80152a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80152a6:	2200      	movs	r2, #0
 80152a8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80152ac:	f001 fbea 	bl	8016a84 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80152b0:	463a      	mov	r2, r7
 80152b2:	f107 030c 	add.w	r3, r7, #12
 80152b6:	4611      	mov	r1, r2
 80152b8:	4618      	mov	r0, r3
 80152ba:	f000 ff1b 	bl	80160f4 <xTaskCheckForTimeOut>
 80152be:	4603      	mov	r3, r0
 80152c0:	2b00      	cmp	r3, #0
 80152c2:	d132      	bne.n	801532a <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80152c4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80152c6:	f000 f9f2 	bl	80156ae <prvIsQueueEmpty>
 80152ca:	4603      	mov	r3, r0
 80152cc:	2b00      	cmp	r3, #0
 80152ce:	d026      	beq.n	801531e <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80152d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80152d2:	681b      	ldr	r3, [r3, #0]
 80152d4:	2b00      	cmp	r3, #0
 80152d6:	d109      	bne.n	80152ec <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 80152d8:	f001 fba4 	bl	8016a24 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 80152dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80152de:	689b      	ldr	r3, [r3, #8]
 80152e0:	4618      	mov	r0, r3
 80152e2:	f001 f86d 	bl	80163c0 <xTaskPriorityInherit>
 80152e6:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 80152e8:	f001 fbcc 	bl	8016a84 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80152ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80152ee:	3324      	adds	r3, #36	; 0x24
 80152f0:	683a      	ldr	r2, [r7, #0]
 80152f2:	4611      	mov	r1, r2
 80152f4:	4618      	mov	r0, r3
 80152f6:	f000 fe61 	bl	8015fbc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80152fa:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80152fc:	f000 f985 	bl	801560a <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8015300:	f000 fc84 	bl	8015c0c <xTaskResumeAll>
 8015304:	4603      	mov	r3, r0
 8015306:	2b00      	cmp	r3, #0
 8015308:	f47f af68 	bne.w	80151dc <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 801530c:	4b18      	ldr	r3, [pc, #96]	; (8015370 <xQueueSemaphoreTake+0x214>)
 801530e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8015312:	601a      	str	r2, [r3, #0]
 8015314:	f3bf 8f4f 	dsb	sy
 8015318:	f3bf 8f6f 	isb	sy
 801531c:	e75e      	b.n	80151dc <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 801531e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8015320:	f000 f973 	bl	801560a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8015324:	f000 fc72 	bl	8015c0c <xTaskResumeAll>
 8015328:	e758      	b.n	80151dc <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 801532a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 801532c:	f000 f96d 	bl	801560a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8015330:	f000 fc6c 	bl	8015c0c <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8015334:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8015336:	f000 f9ba 	bl	80156ae <prvIsQueueEmpty>
 801533a:	4603      	mov	r3, r0
 801533c:	2b00      	cmp	r3, #0
 801533e:	f43f af4d 	beq.w	80151dc <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8015342:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015344:	2b00      	cmp	r3, #0
 8015346:	d00d      	beq.n	8015364 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 8015348:	f001 fb6c 	bl	8016a24 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 801534c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 801534e:	f000 f8b4 	bl	80154ba <prvGetDisinheritPriorityAfterTimeout>
 8015352:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8015354:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015356:	689b      	ldr	r3, [r3, #8]
 8015358:	6a79      	ldr	r1, [r7, #36]	; 0x24
 801535a:	4618      	mov	r0, r3
 801535c:	f001 f92c 	bl	80165b8 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8015360:	f001 fb90 	bl	8016a84 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8015364:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8015366:	4618      	mov	r0, r3
 8015368:	3738      	adds	r7, #56	; 0x38
 801536a:	46bd      	mov	sp, r7
 801536c:	bd80      	pop	{r7, pc}
 801536e:	bf00      	nop
 8015370:	e000ed04 	.word	0xe000ed04

08015374 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8015374:	b580      	push	{r7, lr}
 8015376:	b08e      	sub	sp, #56	; 0x38
 8015378:	af00      	add	r7, sp, #0
 801537a:	60f8      	str	r0, [r7, #12]
 801537c:	60b9      	str	r1, [r7, #8]
 801537e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8015380:	68fb      	ldr	r3, [r7, #12]
 8015382:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8015384:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015386:	2b00      	cmp	r3, #0
 8015388:	d10a      	bne.n	80153a0 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 801538a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801538e:	f383 8811 	msr	BASEPRI, r3
 8015392:	f3bf 8f6f 	isb	sy
 8015396:	f3bf 8f4f 	dsb	sy
 801539a:	623b      	str	r3, [r7, #32]
}
 801539c:	bf00      	nop
 801539e:	e7fe      	b.n	801539e <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80153a0:	68bb      	ldr	r3, [r7, #8]
 80153a2:	2b00      	cmp	r3, #0
 80153a4:	d103      	bne.n	80153ae <xQueueReceiveFromISR+0x3a>
 80153a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80153a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80153aa:	2b00      	cmp	r3, #0
 80153ac:	d101      	bne.n	80153b2 <xQueueReceiveFromISR+0x3e>
 80153ae:	2301      	movs	r3, #1
 80153b0:	e000      	b.n	80153b4 <xQueueReceiveFromISR+0x40>
 80153b2:	2300      	movs	r3, #0
 80153b4:	2b00      	cmp	r3, #0
 80153b6:	d10a      	bne.n	80153ce <xQueueReceiveFromISR+0x5a>
	__asm volatile
 80153b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80153bc:	f383 8811 	msr	BASEPRI, r3
 80153c0:	f3bf 8f6f 	isb	sy
 80153c4:	f3bf 8f4f 	dsb	sy
 80153c8:	61fb      	str	r3, [r7, #28]
}
 80153ca:	bf00      	nop
 80153cc:	e7fe      	b.n	80153cc <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80153ce:	f001 fc0b 	bl	8016be8 <vPortValidateInterruptPriority>
	__asm volatile
 80153d2:	f3ef 8211 	mrs	r2, BASEPRI
 80153d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80153da:	f383 8811 	msr	BASEPRI, r3
 80153de:	f3bf 8f6f 	isb	sy
 80153e2:	f3bf 8f4f 	dsb	sy
 80153e6:	61ba      	str	r2, [r7, #24]
 80153e8:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 80153ea:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80153ec:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80153ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80153f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80153f2:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80153f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80153f6:	2b00      	cmp	r3, #0
 80153f8:	d02f      	beq.n	801545a <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 80153fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80153fc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8015400:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8015404:	68b9      	ldr	r1, [r7, #8]
 8015406:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8015408:	f000 f8d9 	bl	80155be <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 801540c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801540e:	1e5a      	subs	r2, r3, #1
 8015410:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015412:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8015414:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8015418:	f1b3 3fff 	cmp.w	r3, #4294967295
 801541c:	d112      	bne.n	8015444 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 801541e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015420:	691b      	ldr	r3, [r3, #16]
 8015422:	2b00      	cmp	r3, #0
 8015424:	d016      	beq.n	8015454 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8015426:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015428:	3310      	adds	r3, #16
 801542a:	4618      	mov	r0, r3
 801542c:	f000 fdea 	bl	8016004 <xTaskRemoveFromEventList>
 8015430:	4603      	mov	r3, r0
 8015432:	2b00      	cmp	r3, #0
 8015434:	d00e      	beq.n	8015454 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8015436:	687b      	ldr	r3, [r7, #4]
 8015438:	2b00      	cmp	r3, #0
 801543a:	d00b      	beq.n	8015454 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 801543c:	687b      	ldr	r3, [r7, #4]
 801543e:	2201      	movs	r2, #1
 8015440:	601a      	str	r2, [r3, #0]
 8015442:	e007      	b.n	8015454 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8015444:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8015448:	3301      	adds	r3, #1
 801544a:	b2db      	uxtb	r3, r3
 801544c:	b25a      	sxtb	r2, r3
 801544e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015450:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8015454:	2301      	movs	r3, #1
 8015456:	637b      	str	r3, [r7, #52]	; 0x34
 8015458:	e001      	b.n	801545e <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 801545a:	2300      	movs	r3, #0
 801545c:	637b      	str	r3, [r7, #52]	; 0x34
 801545e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015460:	613b      	str	r3, [r7, #16]
	__asm volatile
 8015462:	693b      	ldr	r3, [r7, #16]
 8015464:	f383 8811 	msr	BASEPRI, r3
}
 8015468:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 801546a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 801546c:	4618      	mov	r0, r3
 801546e:	3738      	adds	r7, #56	; 0x38
 8015470:	46bd      	mov	sp, r7
 8015472:	bd80      	pop	{r7, pc}

08015474 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8015474:	b580      	push	{r7, lr}
 8015476:	b084      	sub	sp, #16
 8015478:	af00      	add	r7, sp, #0
 801547a:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 801547c:	687b      	ldr	r3, [r7, #4]
 801547e:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8015480:	68fb      	ldr	r3, [r7, #12]
 8015482:	2b00      	cmp	r3, #0
 8015484:	d10a      	bne.n	801549c <vQueueDelete+0x28>
	__asm volatile
 8015486:	f04f 0350 	mov.w	r3, #80	; 0x50
 801548a:	f383 8811 	msr	BASEPRI, r3
 801548e:	f3bf 8f6f 	isb	sy
 8015492:	f3bf 8f4f 	dsb	sy
 8015496:	60bb      	str	r3, [r7, #8]
}
 8015498:	bf00      	nop
 801549a:	e7fe      	b.n	801549a <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 801549c:	68f8      	ldr	r0, [r7, #12]
 801549e:	f000 f935 	bl	801570c <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 80154a2:	68fb      	ldr	r3, [r7, #12]
 80154a4:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 80154a8:	2b00      	cmp	r3, #0
 80154aa:	d102      	bne.n	80154b2 <vQueueDelete+0x3e>
		{
			vPortFree( pxQueue );
 80154ac:	68f8      	ldr	r0, [r7, #12]
 80154ae:	f001 fca7 	bl	8016e00 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 80154b2:	bf00      	nop
 80154b4:	3710      	adds	r7, #16
 80154b6:	46bd      	mov	sp, r7
 80154b8:	bd80      	pop	{r7, pc}

080154ba <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 80154ba:	b480      	push	{r7}
 80154bc:	b085      	sub	sp, #20
 80154be:	af00      	add	r7, sp, #0
 80154c0:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 80154c2:	687b      	ldr	r3, [r7, #4]
 80154c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80154c6:	2b00      	cmp	r3, #0
 80154c8:	d006      	beq.n	80154d8 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80154ca:	687b      	ldr	r3, [r7, #4]
 80154cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80154ce:	681b      	ldr	r3, [r3, #0]
 80154d0:	f1c3 0307 	rsb	r3, r3, #7
 80154d4:	60fb      	str	r3, [r7, #12]
 80154d6:	e001      	b.n	80154dc <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 80154d8:	2300      	movs	r3, #0
 80154da:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 80154dc:	68fb      	ldr	r3, [r7, #12]
	}
 80154de:	4618      	mov	r0, r3
 80154e0:	3714      	adds	r7, #20
 80154e2:	46bd      	mov	sp, r7
 80154e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80154e8:	4770      	bx	lr

080154ea <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80154ea:	b580      	push	{r7, lr}
 80154ec:	b086      	sub	sp, #24
 80154ee:	af00      	add	r7, sp, #0
 80154f0:	60f8      	str	r0, [r7, #12]
 80154f2:	60b9      	str	r1, [r7, #8]
 80154f4:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80154f6:	2300      	movs	r3, #0
 80154f8:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80154fa:	68fb      	ldr	r3, [r7, #12]
 80154fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80154fe:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8015500:	68fb      	ldr	r3, [r7, #12]
 8015502:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8015504:	2b00      	cmp	r3, #0
 8015506:	d10d      	bne.n	8015524 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8015508:	68fb      	ldr	r3, [r7, #12]
 801550a:	681b      	ldr	r3, [r3, #0]
 801550c:	2b00      	cmp	r3, #0
 801550e:	d14d      	bne.n	80155ac <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8015510:	68fb      	ldr	r3, [r7, #12]
 8015512:	689b      	ldr	r3, [r3, #8]
 8015514:	4618      	mov	r0, r3
 8015516:	f000 ffc9 	bl	80164ac <xTaskPriorityDisinherit>
 801551a:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 801551c:	68fb      	ldr	r3, [r7, #12]
 801551e:	2200      	movs	r2, #0
 8015520:	609a      	str	r2, [r3, #8]
 8015522:	e043      	b.n	80155ac <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8015524:	687b      	ldr	r3, [r7, #4]
 8015526:	2b00      	cmp	r3, #0
 8015528:	d119      	bne.n	801555e <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 801552a:	68fb      	ldr	r3, [r7, #12]
 801552c:	6858      	ldr	r0, [r3, #4]
 801552e:	68fb      	ldr	r3, [r7, #12]
 8015530:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8015532:	461a      	mov	r2, r3
 8015534:	68b9      	ldr	r1, [r7, #8]
 8015536:	f003 fd8f 	bl	8019058 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 801553a:	68fb      	ldr	r3, [r7, #12]
 801553c:	685a      	ldr	r2, [r3, #4]
 801553e:	68fb      	ldr	r3, [r7, #12]
 8015540:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8015542:	441a      	add	r2, r3
 8015544:	68fb      	ldr	r3, [r7, #12]
 8015546:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8015548:	68fb      	ldr	r3, [r7, #12]
 801554a:	685a      	ldr	r2, [r3, #4]
 801554c:	68fb      	ldr	r3, [r7, #12]
 801554e:	689b      	ldr	r3, [r3, #8]
 8015550:	429a      	cmp	r2, r3
 8015552:	d32b      	bcc.n	80155ac <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8015554:	68fb      	ldr	r3, [r7, #12]
 8015556:	681a      	ldr	r2, [r3, #0]
 8015558:	68fb      	ldr	r3, [r7, #12]
 801555a:	605a      	str	r2, [r3, #4]
 801555c:	e026      	b.n	80155ac <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 801555e:	68fb      	ldr	r3, [r7, #12]
 8015560:	68d8      	ldr	r0, [r3, #12]
 8015562:	68fb      	ldr	r3, [r7, #12]
 8015564:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8015566:	461a      	mov	r2, r3
 8015568:	68b9      	ldr	r1, [r7, #8]
 801556a:	f003 fd75 	bl	8019058 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 801556e:	68fb      	ldr	r3, [r7, #12]
 8015570:	68da      	ldr	r2, [r3, #12]
 8015572:	68fb      	ldr	r3, [r7, #12]
 8015574:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8015576:	425b      	negs	r3, r3
 8015578:	441a      	add	r2, r3
 801557a:	68fb      	ldr	r3, [r7, #12]
 801557c:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 801557e:	68fb      	ldr	r3, [r7, #12]
 8015580:	68da      	ldr	r2, [r3, #12]
 8015582:	68fb      	ldr	r3, [r7, #12]
 8015584:	681b      	ldr	r3, [r3, #0]
 8015586:	429a      	cmp	r2, r3
 8015588:	d207      	bcs.n	801559a <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 801558a:	68fb      	ldr	r3, [r7, #12]
 801558c:	689a      	ldr	r2, [r3, #8]
 801558e:	68fb      	ldr	r3, [r7, #12]
 8015590:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8015592:	425b      	negs	r3, r3
 8015594:	441a      	add	r2, r3
 8015596:	68fb      	ldr	r3, [r7, #12]
 8015598:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 801559a:	687b      	ldr	r3, [r7, #4]
 801559c:	2b02      	cmp	r3, #2
 801559e:	d105      	bne.n	80155ac <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80155a0:	693b      	ldr	r3, [r7, #16]
 80155a2:	2b00      	cmp	r3, #0
 80155a4:	d002      	beq.n	80155ac <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80155a6:	693b      	ldr	r3, [r7, #16]
 80155a8:	3b01      	subs	r3, #1
 80155aa:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80155ac:	693b      	ldr	r3, [r7, #16]
 80155ae:	1c5a      	adds	r2, r3, #1
 80155b0:	68fb      	ldr	r3, [r7, #12]
 80155b2:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 80155b4:	697b      	ldr	r3, [r7, #20]
}
 80155b6:	4618      	mov	r0, r3
 80155b8:	3718      	adds	r7, #24
 80155ba:	46bd      	mov	sp, r7
 80155bc:	bd80      	pop	{r7, pc}

080155be <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80155be:	b580      	push	{r7, lr}
 80155c0:	b082      	sub	sp, #8
 80155c2:	af00      	add	r7, sp, #0
 80155c4:	6078      	str	r0, [r7, #4]
 80155c6:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80155c8:	687b      	ldr	r3, [r7, #4]
 80155ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80155cc:	2b00      	cmp	r3, #0
 80155ce:	d018      	beq.n	8015602 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80155d0:	687b      	ldr	r3, [r7, #4]
 80155d2:	68da      	ldr	r2, [r3, #12]
 80155d4:	687b      	ldr	r3, [r7, #4]
 80155d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80155d8:	441a      	add	r2, r3
 80155da:	687b      	ldr	r3, [r7, #4]
 80155dc:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80155de:	687b      	ldr	r3, [r7, #4]
 80155e0:	68da      	ldr	r2, [r3, #12]
 80155e2:	687b      	ldr	r3, [r7, #4]
 80155e4:	689b      	ldr	r3, [r3, #8]
 80155e6:	429a      	cmp	r2, r3
 80155e8:	d303      	bcc.n	80155f2 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80155ea:	687b      	ldr	r3, [r7, #4]
 80155ec:	681a      	ldr	r2, [r3, #0]
 80155ee:	687b      	ldr	r3, [r7, #4]
 80155f0:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80155f2:	687b      	ldr	r3, [r7, #4]
 80155f4:	68d9      	ldr	r1, [r3, #12]
 80155f6:	687b      	ldr	r3, [r7, #4]
 80155f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80155fa:	461a      	mov	r2, r3
 80155fc:	6838      	ldr	r0, [r7, #0]
 80155fe:	f003 fd2b 	bl	8019058 <memcpy>
	}
}
 8015602:	bf00      	nop
 8015604:	3708      	adds	r7, #8
 8015606:	46bd      	mov	sp, r7
 8015608:	bd80      	pop	{r7, pc}

0801560a <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 801560a:	b580      	push	{r7, lr}
 801560c:	b084      	sub	sp, #16
 801560e:	af00      	add	r7, sp, #0
 8015610:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8015612:	f001 fa07 	bl	8016a24 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8015616:	687b      	ldr	r3, [r7, #4]
 8015618:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 801561c:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 801561e:	e011      	b.n	8015644 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8015620:	687b      	ldr	r3, [r7, #4]
 8015622:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8015624:	2b00      	cmp	r3, #0
 8015626:	d012      	beq.n	801564e <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8015628:	687b      	ldr	r3, [r7, #4]
 801562a:	3324      	adds	r3, #36	; 0x24
 801562c:	4618      	mov	r0, r3
 801562e:	f000 fce9 	bl	8016004 <xTaskRemoveFromEventList>
 8015632:	4603      	mov	r3, r0
 8015634:	2b00      	cmp	r3, #0
 8015636:	d001      	beq.n	801563c <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8015638:	f000 fdbe 	bl	80161b8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 801563c:	7bfb      	ldrb	r3, [r7, #15]
 801563e:	3b01      	subs	r3, #1
 8015640:	b2db      	uxtb	r3, r3
 8015642:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8015644:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8015648:	2b00      	cmp	r3, #0
 801564a:	dce9      	bgt.n	8015620 <prvUnlockQueue+0x16>
 801564c:	e000      	b.n	8015650 <prvUnlockQueue+0x46>
					break;
 801564e:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8015650:	687b      	ldr	r3, [r7, #4]
 8015652:	22ff      	movs	r2, #255	; 0xff
 8015654:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8015658:	f001 fa14 	bl	8016a84 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 801565c:	f001 f9e2 	bl	8016a24 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8015660:	687b      	ldr	r3, [r7, #4]
 8015662:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8015666:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8015668:	e011      	b.n	801568e <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 801566a:	687b      	ldr	r3, [r7, #4]
 801566c:	691b      	ldr	r3, [r3, #16]
 801566e:	2b00      	cmp	r3, #0
 8015670:	d012      	beq.n	8015698 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8015672:	687b      	ldr	r3, [r7, #4]
 8015674:	3310      	adds	r3, #16
 8015676:	4618      	mov	r0, r3
 8015678:	f000 fcc4 	bl	8016004 <xTaskRemoveFromEventList>
 801567c:	4603      	mov	r3, r0
 801567e:	2b00      	cmp	r3, #0
 8015680:	d001      	beq.n	8015686 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8015682:	f000 fd99 	bl	80161b8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8015686:	7bbb      	ldrb	r3, [r7, #14]
 8015688:	3b01      	subs	r3, #1
 801568a:	b2db      	uxtb	r3, r3
 801568c:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 801568e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8015692:	2b00      	cmp	r3, #0
 8015694:	dce9      	bgt.n	801566a <prvUnlockQueue+0x60>
 8015696:	e000      	b.n	801569a <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8015698:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 801569a:	687b      	ldr	r3, [r7, #4]
 801569c:	22ff      	movs	r2, #255	; 0xff
 801569e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80156a2:	f001 f9ef 	bl	8016a84 <vPortExitCritical>
}
 80156a6:	bf00      	nop
 80156a8:	3710      	adds	r7, #16
 80156aa:	46bd      	mov	sp, r7
 80156ac:	bd80      	pop	{r7, pc}

080156ae <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80156ae:	b580      	push	{r7, lr}
 80156b0:	b084      	sub	sp, #16
 80156b2:	af00      	add	r7, sp, #0
 80156b4:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80156b6:	f001 f9b5 	bl	8016a24 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80156ba:	687b      	ldr	r3, [r7, #4]
 80156bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80156be:	2b00      	cmp	r3, #0
 80156c0:	d102      	bne.n	80156c8 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80156c2:	2301      	movs	r3, #1
 80156c4:	60fb      	str	r3, [r7, #12]
 80156c6:	e001      	b.n	80156cc <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80156c8:	2300      	movs	r3, #0
 80156ca:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80156cc:	f001 f9da 	bl	8016a84 <vPortExitCritical>

	return xReturn;
 80156d0:	68fb      	ldr	r3, [r7, #12]
}
 80156d2:	4618      	mov	r0, r3
 80156d4:	3710      	adds	r7, #16
 80156d6:	46bd      	mov	sp, r7
 80156d8:	bd80      	pop	{r7, pc}

080156da <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80156da:	b580      	push	{r7, lr}
 80156dc:	b084      	sub	sp, #16
 80156de:	af00      	add	r7, sp, #0
 80156e0:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80156e2:	f001 f99f 	bl	8016a24 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80156e6:	687b      	ldr	r3, [r7, #4]
 80156e8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80156ea:	687b      	ldr	r3, [r7, #4]
 80156ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80156ee:	429a      	cmp	r2, r3
 80156f0:	d102      	bne.n	80156f8 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80156f2:	2301      	movs	r3, #1
 80156f4:	60fb      	str	r3, [r7, #12]
 80156f6:	e001      	b.n	80156fc <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80156f8:	2300      	movs	r3, #0
 80156fa:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80156fc:	f001 f9c2 	bl	8016a84 <vPortExitCritical>

	return xReturn;
 8015700:	68fb      	ldr	r3, [r7, #12]
}
 8015702:	4618      	mov	r0, r3
 8015704:	3710      	adds	r7, #16
 8015706:	46bd      	mov	sp, r7
 8015708:	bd80      	pop	{r7, pc}
	...

0801570c <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 801570c:	b480      	push	{r7}
 801570e:	b085      	sub	sp, #20
 8015710:	af00      	add	r7, sp, #0
 8015712:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8015714:	2300      	movs	r3, #0
 8015716:	60fb      	str	r3, [r7, #12]
 8015718:	e016      	b.n	8015748 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 801571a:	4a10      	ldr	r2, [pc, #64]	; (801575c <vQueueUnregisterQueue+0x50>)
 801571c:	68fb      	ldr	r3, [r7, #12]
 801571e:	00db      	lsls	r3, r3, #3
 8015720:	4413      	add	r3, r2
 8015722:	685b      	ldr	r3, [r3, #4]
 8015724:	687a      	ldr	r2, [r7, #4]
 8015726:	429a      	cmp	r2, r3
 8015728:	d10b      	bne.n	8015742 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 801572a:	4a0c      	ldr	r2, [pc, #48]	; (801575c <vQueueUnregisterQueue+0x50>)
 801572c:	68fb      	ldr	r3, [r7, #12]
 801572e:	2100      	movs	r1, #0
 8015730:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8015734:	4a09      	ldr	r2, [pc, #36]	; (801575c <vQueueUnregisterQueue+0x50>)
 8015736:	68fb      	ldr	r3, [r7, #12]
 8015738:	00db      	lsls	r3, r3, #3
 801573a:	4413      	add	r3, r2
 801573c:	2200      	movs	r2, #0
 801573e:	605a      	str	r2, [r3, #4]
				break;
 8015740:	e006      	b.n	8015750 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8015742:	68fb      	ldr	r3, [r7, #12]
 8015744:	3301      	adds	r3, #1
 8015746:	60fb      	str	r3, [r7, #12]
 8015748:	68fb      	ldr	r3, [r7, #12]
 801574a:	2b07      	cmp	r3, #7
 801574c:	d9e5      	bls.n	801571a <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 801574e:	bf00      	nop
 8015750:	bf00      	nop
 8015752:	3714      	adds	r7, #20
 8015754:	46bd      	mov	sp, r7
 8015756:	f85d 7b04 	ldr.w	r7, [sp], #4
 801575a:	4770      	bx	lr
 801575c:	2000394c 	.word	0x2000394c

08015760 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8015760:	b580      	push	{r7, lr}
 8015762:	b08e      	sub	sp, #56	; 0x38
 8015764:	af04      	add	r7, sp, #16
 8015766:	60f8      	str	r0, [r7, #12]
 8015768:	60b9      	str	r1, [r7, #8]
 801576a:	607a      	str	r2, [r7, #4]
 801576c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 801576e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8015770:	2b00      	cmp	r3, #0
 8015772:	d10a      	bne.n	801578a <xTaskCreateStatic+0x2a>
	__asm volatile
 8015774:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015778:	f383 8811 	msr	BASEPRI, r3
 801577c:	f3bf 8f6f 	isb	sy
 8015780:	f3bf 8f4f 	dsb	sy
 8015784:	623b      	str	r3, [r7, #32]
}
 8015786:	bf00      	nop
 8015788:	e7fe      	b.n	8015788 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 801578a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801578c:	2b00      	cmp	r3, #0
 801578e:	d10a      	bne.n	80157a6 <xTaskCreateStatic+0x46>
	__asm volatile
 8015790:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015794:	f383 8811 	msr	BASEPRI, r3
 8015798:	f3bf 8f6f 	isb	sy
 801579c:	f3bf 8f4f 	dsb	sy
 80157a0:	61fb      	str	r3, [r7, #28]
}
 80157a2:	bf00      	nop
 80157a4:	e7fe      	b.n	80157a4 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80157a6:	23a0      	movs	r3, #160	; 0xa0
 80157a8:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80157aa:	693b      	ldr	r3, [r7, #16]
 80157ac:	2ba0      	cmp	r3, #160	; 0xa0
 80157ae:	d00a      	beq.n	80157c6 <xTaskCreateStatic+0x66>
	__asm volatile
 80157b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80157b4:	f383 8811 	msr	BASEPRI, r3
 80157b8:	f3bf 8f6f 	isb	sy
 80157bc:	f3bf 8f4f 	dsb	sy
 80157c0:	61bb      	str	r3, [r7, #24]
}
 80157c2:	bf00      	nop
 80157c4:	e7fe      	b.n	80157c4 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80157c6:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80157c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80157ca:	2b00      	cmp	r3, #0
 80157cc:	d01e      	beq.n	801580c <xTaskCreateStatic+0xac>
 80157ce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80157d0:	2b00      	cmp	r3, #0
 80157d2:	d01b      	beq.n	801580c <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80157d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80157d6:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80157d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80157da:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80157dc:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80157de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80157e0:	2202      	movs	r2, #2
 80157e2:	f883 209d 	strb.w	r2, [r3, #157]	; 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80157e6:	2300      	movs	r3, #0
 80157e8:	9303      	str	r3, [sp, #12]
 80157ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80157ec:	9302      	str	r3, [sp, #8]
 80157ee:	f107 0314 	add.w	r3, r7, #20
 80157f2:	9301      	str	r3, [sp, #4]
 80157f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80157f6:	9300      	str	r3, [sp, #0]
 80157f8:	683b      	ldr	r3, [r7, #0]
 80157fa:	687a      	ldr	r2, [r7, #4]
 80157fc:	68b9      	ldr	r1, [r7, #8]
 80157fe:	68f8      	ldr	r0, [r7, #12]
 8015800:	f000 f850 	bl	80158a4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8015804:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8015806:	f000 f8eb 	bl	80159e0 <prvAddNewTaskToReadyList>
 801580a:	e001      	b.n	8015810 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 801580c:	2300      	movs	r3, #0
 801580e:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8015810:	697b      	ldr	r3, [r7, #20]
	}
 8015812:	4618      	mov	r0, r3
 8015814:	3728      	adds	r7, #40	; 0x28
 8015816:	46bd      	mov	sp, r7
 8015818:	bd80      	pop	{r7, pc}

0801581a <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 801581a:	b580      	push	{r7, lr}
 801581c:	b08c      	sub	sp, #48	; 0x30
 801581e:	af04      	add	r7, sp, #16
 8015820:	60f8      	str	r0, [r7, #12]
 8015822:	60b9      	str	r1, [r7, #8]
 8015824:	603b      	str	r3, [r7, #0]
 8015826:	4613      	mov	r3, r2
 8015828:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 801582a:	88fb      	ldrh	r3, [r7, #6]
 801582c:	009b      	lsls	r3, r3, #2
 801582e:	4618      	mov	r0, r3
 8015830:	f001 fa1a 	bl	8016c68 <pvPortMalloc>
 8015834:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8015836:	697b      	ldr	r3, [r7, #20]
 8015838:	2b00      	cmp	r3, #0
 801583a:	d00e      	beq.n	801585a <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 801583c:	20a0      	movs	r0, #160	; 0xa0
 801583e:	f001 fa13 	bl	8016c68 <pvPortMalloc>
 8015842:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8015844:	69fb      	ldr	r3, [r7, #28]
 8015846:	2b00      	cmp	r3, #0
 8015848:	d003      	beq.n	8015852 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 801584a:	69fb      	ldr	r3, [r7, #28]
 801584c:	697a      	ldr	r2, [r7, #20]
 801584e:	631a      	str	r2, [r3, #48]	; 0x30
 8015850:	e005      	b.n	801585e <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8015852:	6978      	ldr	r0, [r7, #20]
 8015854:	f001 fad4 	bl	8016e00 <vPortFree>
 8015858:	e001      	b.n	801585e <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 801585a:	2300      	movs	r3, #0
 801585c:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 801585e:	69fb      	ldr	r3, [r7, #28]
 8015860:	2b00      	cmp	r3, #0
 8015862:	d017      	beq.n	8015894 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8015864:	69fb      	ldr	r3, [r7, #28]
 8015866:	2200      	movs	r2, #0
 8015868:	f883 209d 	strb.w	r2, [r3, #157]	; 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 801586c:	88fa      	ldrh	r2, [r7, #6]
 801586e:	2300      	movs	r3, #0
 8015870:	9303      	str	r3, [sp, #12]
 8015872:	69fb      	ldr	r3, [r7, #28]
 8015874:	9302      	str	r3, [sp, #8]
 8015876:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015878:	9301      	str	r3, [sp, #4]
 801587a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801587c:	9300      	str	r3, [sp, #0]
 801587e:	683b      	ldr	r3, [r7, #0]
 8015880:	68b9      	ldr	r1, [r7, #8]
 8015882:	68f8      	ldr	r0, [r7, #12]
 8015884:	f000 f80e 	bl	80158a4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8015888:	69f8      	ldr	r0, [r7, #28]
 801588a:	f000 f8a9 	bl	80159e0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 801588e:	2301      	movs	r3, #1
 8015890:	61bb      	str	r3, [r7, #24]
 8015892:	e002      	b.n	801589a <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8015894:	f04f 33ff 	mov.w	r3, #4294967295
 8015898:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 801589a:	69bb      	ldr	r3, [r7, #24]
	}
 801589c:	4618      	mov	r0, r3
 801589e:	3720      	adds	r7, #32
 80158a0:	46bd      	mov	sp, r7
 80158a2:	bd80      	pop	{r7, pc}

080158a4 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80158a4:	b580      	push	{r7, lr}
 80158a6:	b088      	sub	sp, #32
 80158a8:	af00      	add	r7, sp, #0
 80158aa:	60f8      	str	r0, [r7, #12]
 80158ac:	60b9      	str	r1, [r7, #8]
 80158ae:	607a      	str	r2, [r7, #4]
 80158b0:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80158b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80158b4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80158b6:	687b      	ldr	r3, [r7, #4]
 80158b8:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80158bc:	3b01      	subs	r3, #1
 80158be:	009b      	lsls	r3, r3, #2
 80158c0:	4413      	add	r3, r2
 80158c2:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80158c4:	69bb      	ldr	r3, [r7, #24]
 80158c6:	f023 0307 	bic.w	r3, r3, #7
 80158ca:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80158cc:	69bb      	ldr	r3, [r7, #24]
 80158ce:	f003 0307 	and.w	r3, r3, #7
 80158d2:	2b00      	cmp	r3, #0
 80158d4:	d00a      	beq.n	80158ec <prvInitialiseNewTask+0x48>
	__asm volatile
 80158d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80158da:	f383 8811 	msr	BASEPRI, r3
 80158de:	f3bf 8f6f 	isb	sy
 80158e2:	f3bf 8f4f 	dsb	sy
 80158e6:	617b      	str	r3, [r7, #20]
}
 80158e8:	bf00      	nop
 80158ea:	e7fe      	b.n	80158ea <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80158ec:	68bb      	ldr	r3, [r7, #8]
 80158ee:	2b00      	cmp	r3, #0
 80158f0:	d01f      	beq.n	8015932 <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80158f2:	2300      	movs	r3, #0
 80158f4:	61fb      	str	r3, [r7, #28]
 80158f6:	e012      	b.n	801591e <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80158f8:	68ba      	ldr	r2, [r7, #8]
 80158fa:	69fb      	ldr	r3, [r7, #28]
 80158fc:	4413      	add	r3, r2
 80158fe:	7819      	ldrb	r1, [r3, #0]
 8015900:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8015902:	69fb      	ldr	r3, [r7, #28]
 8015904:	4413      	add	r3, r2
 8015906:	3334      	adds	r3, #52	; 0x34
 8015908:	460a      	mov	r2, r1
 801590a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 801590c:	68ba      	ldr	r2, [r7, #8]
 801590e:	69fb      	ldr	r3, [r7, #28]
 8015910:	4413      	add	r3, r2
 8015912:	781b      	ldrb	r3, [r3, #0]
 8015914:	2b00      	cmp	r3, #0
 8015916:	d006      	beq.n	8015926 <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8015918:	69fb      	ldr	r3, [r7, #28]
 801591a:	3301      	adds	r3, #1
 801591c:	61fb      	str	r3, [r7, #28]
 801591e:	69fb      	ldr	r3, [r7, #28]
 8015920:	2b0f      	cmp	r3, #15
 8015922:	d9e9      	bls.n	80158f8 <prvInitialiseNewTask+0x54>
 8015924:	e000      	b.n	8015928 <prvInitialiseNewTask+0x84>
			{
				break;
 8015926:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8015928:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801592a:	2200      	movs	r2, #0
 801592c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8015930:	e003      	b.n	801593a <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8015932:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015934:	2200      	movs	r2, #0
 8015936:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 801593a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801593c:	2b06      	cmp	r3, #6
 801593e:	d901      	bls.n	8015944 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8015940:	2306      	movs	r3, #6
 8015942:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8015944:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015946:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8015948:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 801594a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801594c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801594e:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8015950:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015952:	2200      	movs	r2, #0
 8015954:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8015956:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015958:	3304      	adds	r3, #4
 801595a:	4618      	mov	r0, r3
 801595c:	f7fe ff2a 	bl	80147b4 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8015960:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015962:	3318      	adds	r3, #24
 8015964:	4618      	mov	r0, r3
 8015966:	f7fe ff25 	bl	80147b4 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 801596a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801596c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801596e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8015970:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015972:	f1c3 0207 	rsb	r2, r3, #7
 8015976:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015978:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 801597a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801597c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801597e:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8015980:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015982:	2200      	movs	r2, #0
 8015984:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8015988:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801598a:	2200      	movs	r2, #0
 801598c:	f883 209c 	strb.w	r2, [r3, #156]	; 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8015990:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015992:	334c      	adds	r3, #76	; 0x4c
 8015994:	224c      	movs	r2, #76	; 0x4c
 8015996:	2100      	movs	r1, #0
 8015998:	4618      	mov	r0, r3
 801599a:	f003 fa69 	bl	8018e70 <memset>
 801599e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80159a0:	4a0c      	ldr	r2, [pc, #48]	; (80159d4 <prvInitialiseNewTask+0x130>)
 80159a2:	651a      	str	r2, [r3, #80]	; 0x50
 80159a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80159a6:	4a0c      	ldr	r2, [pc, #48]	; (80159d8 <prvInitialiseNewTask+0x134>)
 80159a8:	655a      	str	r2, [r3, #84]	; 0x54
 80159aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80159ac:	4a0b      	ldr	r2, [pc, #44]	; (80159dc <prvInitialiseNewTask+0x138>)
 80159ae:	659a      	str	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80159b0:	683a      	ldr	r2, [r7, #0]
 80159b2:	68f9      	ldr	r1, [r7, #12]
 80159b4:	69b8      	ldr	r0, [r7, #24]
 80159b6:	f000 ff07 	bl	80167c8 <pxPortInitialiseStack>
 80159ba:	4602      	mov	r2, r0
 80159bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80159be:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80159c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80159c2:	2b00      	cmp	r3, #0
 80159c4:	d002      	beq.n	80159cc <prvInitialiseNewTask+0x128>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80159c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80159c8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80159ca:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80159cc:	bf00      	nop
 80159ce:	3720      	adds	r7, #32
 80159d0:	46bd      	mov	sp, r7
 80159d2:	bd80      	pop	{r7, pc}
 80159d4:	20008348 	.word	0x20008348
 80159d8:	200083b0 	.word	0x200083b0
 80159dc:	20008418 	.word	0x20008418

080159e0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80159e0:	b580      	push	{r7, lr}
 80159e2:	b082      	sub	sp, #8
 80159e4:	af00      	add	r7, sp, #0
 80159e6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80159e8:	f001 f81c 	bl	8016a24 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80159ec:	4b2a      	ldr	r3, [pc, #168]	; (8015a98 <prvAddNewTaskToReadyList+0xb8>)
 80159ee:	681b      	ldr	r3, [r3, #0]
 80159f0:	3301      	adds	r3, #1
 80159f2:	4a29      	ldr	r2, [pc, #164]	; (8015a98 <prvAddNewTaskToReadyList+0xb8>)
 80159f4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80159f6:	4b29      	ldr	r3, [pc, #164]	; (8015a9c <prvAddNewTaskToReadyList+0xbc>)
 80159f8:	681b      	ldr	r3, [r3, #0]
 80159fa:	2b00      	cmp	r3, #0
 80159fc:	d109      	bne.n	8015a12 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80159fe:	4a27      	ldr	r2, [pc, #156]	; (8015a9c <prvAddNewTaskToReadyList+0xbc>)
 8015a00:	687b      	ldr	r3, [r7, #4]
 8015a02:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8015a04:	4b24      	ldr	r3, [pc, #144]	; (8015a98 <prvAddNewTaskToReadyList+0xb8>)
 8015a06:	681b      	ldr	r3, [r3, #0]
 8015a08:	2b01      	cmp	r3, #1
 8015a0a:	d110      	bne.n	8015a2e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8015a0c:	f000 fbf8 	bl	8016200 <prvInitialiseTaskLists>
 8015a10:	e00d      	b.n	8015a2e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8015a12:	4b23      	ldr	r3, [pc, #140]	; (8015aa0 <prvAddNewTaskToReadyList+0xc0>)
 8015a14:	681b      	ldr	r3, [r3, #0]
 8015a16:	2b00      	cmp	r3, #0
 8015a18:	d109      	bne.n	8015a2e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8015a1a:	4b20      	ldr	r3, [pc, #128]	; (8015a9c <prvAddNewTaskToReadyList+0xbc>)
 8015a1c:	681b      	ldr	r3, [r3, #0]
 8015a1e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8015a20:	687b      	ldr	r3, [r7, #4]
 8015a22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8015a24:	429a      	cmp	r2, r3
 8015a26:	d802      	bhi.n	8015a2e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8015a28:	4a1c      	ldr	r2, [pc, #112]	; (8015a9c <prvAddNewTaskToReadyList+0xbc>)
 8015a2a:	687b      	ldr	r3, [r7, #4]
 8015a2c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8015a2e:	4b1d      	ldr	r3, [pc, #116]	; (8015aa4 <prvAddNewTaskToReadyList+0xc4>)
 8015a30:	681b      	ldr	r3, [r3, #0]
 8015a32:	3301      	adds	r3, #1
 8015a34:	4a1b      	ldr	r2, [pc, #108]	; (8015aa4 <prvAddNewTaskToReadyList+0xc4>)
 8015a36:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8015a38:	687b      	ldr	r3, [r7, #4]
 8015a3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8015a3c:	2201      	movs	r2, #1
 8015a3e:	409a      	lsls	r2, r3
 8015a40:	4b19      	ldr	r3, [pc, #100]	; (8015aa8 <prvAddNewTaskToReadyList+0xc8>)
 8015a42:	681b      	ldr	r3, [r3, #0]
 8015a44:	4313      	orrs	r3, r2
 8015a46:	4a18      	ldr	r2, [pc, #96]	; (8015aa8 <prvAddNewTaskToReadyList+0xc8>)
 8015a48:	6013      	str	r3, [r2, #0]
 8015a4a:	687b      	ldr	r3, [r7, #4]
 8015a4c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8015a4e:	4613      	mov	r3, r2
 8015a50:	009b      	lsls	r3, r3, #2
 8015a52:	4413      	add	r3, r2
 8015a54:	009b      	lsls	r3, r3, #2
 8015a56:	4a15      	ldr	r2, [pc, #84]	; (8015aac <prvAddNewTaskToReadyList+0xcc>)
 8015a58:	441a      	add	r2, r3
 8015a5a:	687b      	ldr	r3, [r7, #4]
 8015a5c:	3304      	adds	r3, #4
 8015a5e:	4619      	mov	r1, r3
 8015a60:	4610      	mov	r0, r2
 8015a62:	f7fe feb4 	bl	80147ce <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8015a66:	f001 f80d 	bl	8016a84 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8015a6a:	4b0d      	ldr	r3, [pc, #52]	; (8015aa0 <prvAddNewTaskToReadyList+0xc0>)
 8015a6c:	681b      	ldr	r3, [r3, #0]
 8015a6e:	2b00      	cmp	r3, #0
 8015a70:	d00e      	beq.n	8015a90 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8015a72:	4b0a      	ldr	r3, [pc, #40]	; (8015a9c <prvAddNewTaskToReadyList+0xbc>)
 8015a74:	681b      	ldr	r3, [r3, #0]
 8015a76:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8015a78:	687b      	ldr	r3, [r7, #4]
 8015a7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8015a7c:	429a      	cmp	r2, r3
 8015a7e:	d207      	bcs.n	8015a90 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8015a80:	4b0b      	ldr	r3, [pc, #44]	; (8015ab0 <prvAddNewTaskToReadyList+0xd0>)
 8015a82:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8015a86:	601a      	str	r2, [r3, #0]
 8015a88:	f3bf 8f4f 	dsb	sy
 8015a8c:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8015a90:	bf00      	nop
 8015a92:	3708      	adds	r7, #8
 8015a94:	46bd      	mov	sp, r7
 8015a96:	bd80      	pop	{r7, pc}
 8015a98:	20003a8c 	.word	0x20003a8c
 8015a9c:	2000398c 	.word	0x2000398c
 8015aa0:	20003a98 	.word	0x20003a98
 8015aa4:	20003aa8 	.word	0x20003aa8
 8015aa8:	20003a94 	.word	0x20003a94
 8015aac:	20003990 	.word	0x20003990
 8015ab0:	e000ed04 	.word	0xe000ed04

08015ab4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8015ab4:	b580      	push	{r7, lr}
 8015ab6:	b084      	sub	sp, #16
 8015ab8:	af00      	add	r7, sp, #0
 8015aba:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8015abc:	2300      	movs	r3, #0
 8015abe:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8015ac0:	687b      	ldr	r3, [r7, #4]
 8015ac2:	2b00      	cmp	r3, #0
 8015ac4:	d017      	beq.n	8015af6 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8015ac6:	4b13      	ldr	r3, [pc, #76]	; (8015b14 <vTaskDelay+0x60>)
 8015ac8:	681b      	ldr	r3, [r3, #0]
 8015aca:	2b00      	cmp	r3, #0
 8015acc:	d00a      	beq.n	8015ae4 <vTaskDelay+0x30>
	__asm volatile
 8015ace:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015ad2:	f383 8811 	msr	BASEPRI, r3
 8015ad6:	f3bf 8f6f 	isb	sy
 8015ada:	f3bf 8f4f 	dsb	sy
 8015ade:	60bb      	str	r3, [r7, #8]
}
 8015ae0:	bf00      	nop
 8015ae2:	e7fe      	b.n	8015ae2 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8015ae4:	f000 f884 	bl	8015bf0 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8015ae8:	2100      	movs	r1, #0
 8015aea:	6878      	ldr	r0, [r7, #4]
 8015aec:	f000 fe06 	bl	80166fc <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8015af0:	f000 f88c 	bl	8015c0c <xTaskResumeAll>
 8015af4:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8015af6:	68fb      	ldr	r3, [r7, #12]
 8015af8:	2b00      	cmp	r3, #0
 8015afa:	d107      	bne.n	8015b0c <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8015afc:	4b06      	ldr	r3, [pc, #24]	; (8015b18 <vTaskDelay+0x64>)
 8015afe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8015b02:	601a      	str	r2, [r3, #0]
 8015b04:	f3bf 8f4f 	dsb	sy
 8015b08:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8015b0c:	bf00      	nop
 8015b0e:	3710      	adds	r7, #16
 8015b10:	46bd      	mov	sp, r7
 8015b12:	bd80      	pop	{r7, pc}
 8015b14:	20003ab4 	.word	0x20003ab4
 8015b18:	e000ed04 	.word	0xe000ed04

08015b1c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8015b1c:	b580      	push	{r7, lr}
 8015b1e:	b08a      	sub	sp, #40	; 0x28
 8015b20:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8015b22:	2300      	movs	r3, #0
 8015b24:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8015b26:	2300      	movs	r3, #0
 8015b28:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8015b2a:	463a      	mov	r2, r7
 8015b2c:	1d39      	adds	r1, r7, #4
 8015b2e:	f107 0308 	add.w	r3, r7, #8
 8015b32:	4618      	mov	r0, r3
 8015b34:	f7eb ff86 	bl	8001a44 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8015b38:	6839      	ldr	r1, [r7, #0]
 8015b3a:	687b      	ldr	r3, [r7, #4]
 8015b3c:	68ba      	ldr	r2, [r7, #8]
 8015b3e:	9202      	str	r2, [sp, #8]
 8015b40:	9301      	str	r3, [sp, #4]
 8015b42:	2300      	movs	r3, #0
 8015b44:	9300      	str	r3, [sp, #0]
 8015b46:	2300      	movs	r3, #0
 8015b48:	460a      	mov	r2, r1
 8015b4a:	4921      	ldr	r1, [pc, #132]	; (8015bd0 <vTaskStartScheduler+0xb4>)
 8015b4c:	4821      	ldr	r0, [pc, #132]	; (8015bd4 <vTaskStartScheduler+0xb8>)
 8015b4e:	f7ff fe07 	bl	8015760 <xTaskCreateStatic>
 8015b52:	4603      	mov	r3, r0
 8015b54:	4a20      	ldr	r2, [pc, #128]	; (8015bd8 <vTaskStartScheduler+0xbc>)
 8015b56:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8015b58:	4b1f      	ldr	r3, [pc, #124]	; (8015bd8 <vTaskStartScheduler+0xbc>)
 8015b5a:	681b      	ldr	r3, [r3, #0]
 8015b5c:	2b00      	cmp	r3, #0
 8015b5e:	d002      	beq.n	8015b66 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8015b60:	2301      	movs	r3, #1
 8015b62:	617b      	str	r3, [r7, #20]
 8015b64:	e001      	b.n	8015b6a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8015b66:	2300      	movs	r3, #0
 8015b68:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8015b6a:	697b      	ldr	r3, [r7, #20]
 8015b6c:	2b01      	cmp	r3, #1
 8015b6e:	d11b      	bne.n	8015ba8 <vTaskStartScheduler+0x8c>
	__asm volatile
 8015b70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015b74:	f383 8811 	msr	BASEPRI, r3
 8015b78:	f3bf 8f6f 	isb	sy
 8015b7c:	f3bf 8f4f 	dsb	sy
 8015b80:	613b      	str	r3, [r7, #16]
}
 8015b82:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8015b84:	4b15      	ldr	r3, [pc, #84]	; (8015bdc <vTaskStartScheduler+0xc0>)
 8015b86:	681b      	ldr	r3, [r3, #0]
 8015b88:	334c      	adds	r3, #76	; 0x4c
 8015b8a:	4a15      	ldr	r2, [pc, #84]	; (8015be0 <vTaskStartScheduler+0xc4>)
 8015b8c:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8015b8e:	4b15      	ldr	r3, [pc, #84]	; (8015be4 <vTaskStartScheduler+0xc8>)
 8015b90:	f04f 32ff 	mov.w	r2, #4294967295
 8015b94:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8015b96:	4b14      	ldr	r3, [pc, #80]	; (8015be8 <vTaskStartScheduler+0xcc>)
 8015b98:	2201      	movs	r2, #1
 8015b9a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8015b9c:	4b13      	ldr	r3, [pc, #76]	; (8015bec <vTaskStartScheduler+0xd0>)
 8015b9e:	2200      	movs	r2, #0
 8015ba0:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8015ba2:	f000 fe9d 	bl	80168e0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8015ba6:	e00e      	b.n	8015bc6 <vTaskStartScheduler+0xaa>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8015ba8:	697b      	ldr	r3, [r7, #20]
 8015baa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015bae:	d10a      	bne.n	8015bc6 <vTaskStartScheduler+0xaa>
	__asm volatile
 8015bb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015bb4:	f383 8811 	msr	BASEPRI, r3
 8015bb8:	f3bf 8f6f 	isb	sy
 8015bbc:	f3bf 8f4f 	dsb	sy
 8015bc0:	60fb      	str	r3, [r7, #12]
}
 8015bc2:	bf00      	nop
 8015bc4:	e7fe      	b.n	8015bc4 <vTaskStartScheduler+0xa8>
}
 8015bc6:	bf00      	nop
 8015bc8:	3718      	adds	r7, #24
 8015bca:	46bd      	mov	sp, r7
 8015bcc:	bd80      	pop	{r7, pc}
 8015bce:	bf00      	nop
 8015bd0:	0801d264 	.word	0x0801d264
 8015bd4:	080161d1 	.word	0x080161d1
 8015bd8:	20003ab0 	.word	0x20003ab0
 8015bdc:	2000398c 	.word	0x2000398c
 8015be0:	20000198 	.word	0x20000198
 8015be4:	20003aac 	.word	0x20003aac
 8015be8:	20003a98 	.word	0x20003a98
 8015bec:	20003a90 	.word	0x20003a90

08015bf0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8015bf0:	b480      	push	{r7}
 8015bf2:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8015bf4:	4b04      	ldr	r3, [pc, #16]	; (8015c08 <vTaskSuspendAll+0x18>)
 8015bf6:	681b      	ldr	r3, [r3, #0]
 8015bf8:	3301      	adds	r3, #1
 8015bfa:	4a03      	ldr	r2, [pc, #12]	; (8015c08 <vTaskSuspendAll+0x18>)
 8015bfc:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8015bfe:	bf00      	nop
 8015c00:	46bd      	mov	sp, r7
 8015c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015c06:	4770      	bx	lr
 8015c08:	20003ab4 	.word	0x20003ab4

08015c0c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8015c0c:	b580      	push	{r7, lr}
 8015c0e:	b084      	sub	sp, #16
 8015c10:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8015c12:	2300      	movs	r3, #0
 8015c14:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8015c16:	2300      	movs	r3, #0
 8015c18:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8015c1a:	4b41      	ldr	r3, [pc, #260]	; (8015d20 <xTaskResumeAll+0x114>)
 8015c1c:	681b      	ldr	r3, [r3, #0]
 8015c1e:	2b00      	cmp	r3, #0
 8015c20:	d10a      	bne.n	8015c38 <xTaskResumeAll+0x2c>
	__asm volatile
 8015c22:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015c26:	f383 8811 	msr	BASEPRI, r3
 8015c2a:	f3bf 8f6f 	isb	sy
 8015c2e:	f3bf 8f4f 	dsb	sy
 8015c32:	603b      	str	r3, [r7, #0]
}
 8015c34:	bf00      	nop
 8015c36:	e7fe      	b.n	8015c36 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8015c38:	f000 fef4 	bl	8016a24 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8015c3c:	4b38      	ldr	r3, [pc, #224]	; (8015d20 <xTaskResumeAll+0x114>)
 8015c3e:	681b      	ldr	r3, [r3, #0]
 8015c40:	3b01      	subs	r3, #1
 8015c42:	4a37      	ldr	r2, [pc, #220]	; (8015d20 <xTaskResumeAll+0x114>)
 8015c44:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8015c46:	4b36      	ldr	r3, [pc, #216]	; (8015d20 <xTaskResumeAll+0x114>)
 8015c48:	681b      	ldr	r3, [r3, #0]
 8015c4a:	2b00      	cmp	r3, #0
 8015c4c:	d161      	bne.n	8015d12 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8015c4e:	4b35      	ldr	r3, [pc, #212]	; (8015d24 <xTaskResumeAll+0x118>)
 8015c50:	681b      	ldr	r3, [r3, #0]
 8015c52:	2b00      	cmp	r3, #0
 8015c54:	d05d      	beq.n	8015d12 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8015c56:	e02e      	b.n	8015cb6 <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8015c58:	4b33      	ldr	r3, [pc, #204]	; (8015d28 <xTaskResumeAll+0x11c>)
 8015c5a:	68db      	ldr	r3, [r3, #12]
 8015c5c:	68db      	ldr	r3, [r3, #12]
 8015c5e:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8015c60:	68fb      	ldr	r3, [r7, #12]
 8015c62:	3318      	adds	r3, #24
 8015c64:	4618      	mov	r0, r3
 8015c66:	f7fe fe0f 	bl	8014888 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8015c6a:	68fb      	ldr	r3, [r7, #12]
 8015c6c:	3304      	adds	r3, #4
 8015c6e:	4618      	mov	r0, r3
 8015c70:	f7fe fe0a 	bl	8014888 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8015c74:	68fb      	ldr	r3, [r7, #12]
 8015c76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8015c78:	2201      	movs	r2, #1
 8015c7a:	409a      	lsls	r2, r3
 8015c7c:	4b2b      	ldr	r3, [pc, #172]	; (8015d2c <xTaskResumeAll+0x120>)
 8015c7e:	681b      	ldr	r3, [r3, #0]
 8015c80:	4313      	orrs	r3, r2
 8015c82:	4a2a      	ldr	r2, [pc, #168]	; (8015d2c <xTaskResumeAll+0x120>)
 8015c84:	6013      	str	r3, [r2, #0]
 8015c86:	68fb      	ldr	r3, [r7, #12]
 8015c88:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8015c8a:	4613      	mov	r3, r2
 8015c8c:	009b      	lsls	r3, r3, #2
 8015c8e:	4413      	add	r3, r2
 8015c90:	009b      	lsls	r3, r3, #2
 8015c92:	4a27      	ldr	r2, [pc, #156]	; (8015d30 <xTaskResumeAll+0x124>)
 8015c94:	441a      	add	r2, r3
 8015c96:	68fb      	ldr	r3, [r7, #12]
 8015c98:	3304      	adds	r3, #4
 8015c9a:	4619      	mov	r1, r3
 8015c9c:	4610      	mov	r0, r2
 8015c9e:	f7fe fd96 	bl	80147ce <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8015ca2:	68fb      	ldr	r3, [r7, #12]
 8015ca4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8015ca6:	4b23      	ldr	r3, [pc, #140]	; (8015d34 <xTaskResumeAll+0x128>)
 8015ca8:	681b      	ldr	r3, [r3, #0]
 8015caa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8015cac:	429a      	cmp	r2, r3
 8015cae:	d302      	bcc.n	8015cb6 <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8015cb0:	4b21      	ldr	r3, [pc, #132]	; (8015d38 <xTaskResumeAll+0x12c>)
 8015cb2:	2201      	movs	r2, #1
 8015cb4:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8015cb6:	4b1c      	ldr	r3, [pc, #112]	; (8015d28 <xTaskResumeAll+0x11c>)
 8015cb8:	681b      	ldr	r3, [r3, #0]
 8015cba:	2b00      	cmp	r3, #0
 8015cbc:	d1cc      	bne.n	8015c58 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8015cbe:	68fb      	ldr	r3, [r7, #12]
 8015cc0:	2b00      	cmp	r3, #0
 8015cc2:	d001      	beq.n	8015cc8 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8015cc4:	f000 fb3e 	bl	8016344 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8015cc8:	4b1c      	ldr	r3, [pc, #112]	; (8015d3c <xTaskResumeAll+0x130>)
 8015cca:	681b      	ldr	r3, [r3, #0]
 8015ccc:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8015cce:	687b      	ldr	r3, [r7, #4]
 8015cd0:	2b00      	cmp	r3, #0
 8015cd2:	d010      	beq.n	8015cf6 <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8015cd4:	f000 f858 	bl	8015d88 <xTaskIncrementTick>
 8015cd8:	4603      	mov	r3, r0
 8015cda:	2b00      	cmp	r3, #0
 8015cdc:	d002      	beq.n	8015ce4 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8015cde:	4b16      	ldr	r3, [pc, #88]	; (8015d38 <xTaskResumeAll+0x12c>)
 8015ce0:	2201      	movs	r2, #1
 8015ce2:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8015ce4:	687b      	ldr	r3, [r7, #4]
 8015ce6:	3b01      	subs	r3, #1
 8015ce8:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8015cea:	687b      	ldr	r3, [r7, #4]
 8015cec:	2b00      	cmp	r3, #0
 8015cee:	d1f1      	bne.n	8015cd4 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 8015cf0:	4b12      	ldr	r3, [pc, #72]	; (8015d3c <xTaskResumeAll+0x130>)
 8015cf2:	2200      	movs	r2, #0
 8015cf4:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8015cf6:	4b10      	ldr	r3, [pc, #64]	; (8015d38 <xTaskResumeAll+0x12c>)
 8015cf8:	681b      	ldr	r3, [r3, #0]
 8015cfa:	2b00      	cmp	r3, #0
 8015cfc:	d009      	beq.n	8015d12 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8015cfe:	2301      	movs	r3, #1
 8015d00:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8015d02:	4b0f      	ldr	r3, [pc, #60]	; (8015d40 <xTaskResumeAll+0x134>)
 8015d04:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8015d08:	601a      	str	r2, [r3, #0]
 8015d0a:	f3bf 8f4f 	dsb	sy
 8015d0e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8015d12:	f000 feb7 	bl	8016a84 <vPortExitCritical>

	return xAlreadyYielded;
 8015d16:	68bb      	ldr	r3, [r7, #8]
}
 8015d18:	4618      	mov	r0, r3
 8015d1a:	3710      	adds	r7, #16
 8015d1c:	46bd      	mov	sp, r7
 8015d1e:	bd80      	pop	{r7, pc}
 8015d20:	20003ab4 	.word	0x20003ab4
 8015d24:	20003a8c 	.word	0x20003a8c
 8015d28:	20003a4c 	.word	0x20003a4c
 8015d2c:	20003a94 	.word	0x20003a94
 8015d30:	20003990 	.word	0x20003990
 8015d34:	2000398c 	.word	0x2000398c
 8015d38:	20003aa0 	.word	0x20003aa0
 8015d3c:	20003a9c 	.word	0x20003a9c
 8015d40:	e000ed04 	.word	0xe000ed04

08015d44 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8015d44:	b480      	push	{r7}
 8015d46:	b083      	sub	sp, #12
 8015d48:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8015d4a:	4b05      	ldr	r3, [pc, #20]	; (8015d60 <xTaskGetTickCount+0x1c>)
 8015d4c:	681b      	ldr	r3, [r3, #0]
 8015d4e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8015d50:	687b      	ldr	r3, [r7, #4]
}
 8015d52:	4618      	mov	r0, r3
 8015d54:	370c      	adds	r7, #12
 8015d56:	46bd      	mov	sp, r7
 8015d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015d5c:	4770      	bx	lr
 8015d5e:	bf00      	nop
 8015d60:	20003a90 	.word	0x20003a90

08015d64 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8015d64:	b580      	push	{r7, lr}
 8015d66:	b082      	sub	sp, #8
 8015d68:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8015d6a:	f000 ff3d 	bl	8016be8 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8015d6e:	2300      	movs	r3, #0
 8015d70:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 8015d72:	4b04      	ldr	r3, [pc, #16]	; (8015d84 <xTaskGetTickCountFromISR+0x20>)
 8015d74:	681b      	ldr	r3, [r3, #0]
 8015d76:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8015d78:	683b      	ldr	r3, [r7, #0]
}
 8015d7a:	4618      	mov	r0, r3
 8015d7c:	3708      	adds	r7, #8
 8015d7e:	46bd      	mov	sp, r7
 8015d80:	bd80      	pop	{r7, pc}
 8015d82:	bf00      	nop
 8015d84:	20003a90 	.word	0x20003a90

08015d88 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8015d88:	b580      	push	{r7, lr}
 8015d8a:	b086      	sub	sp, #24
 8015d8c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8015d8e:	2300      	movs	r3, #0
 8015d90:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8015d92:	4b4e      	ldr	r3, [pc, #312]	; (8015ecc <xTaskIncrementTick+0x144>)
 8015d94:	681b      	ldr	r3, [r3, #0]
 8015d96:	2b00      	cmp	r3, #0
 8015d98:	f040 808e 	bne.w	8015eb8 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8015d9c:	4b4c      	ldr	r3, [pc, #304]	; (8015ed0 <xTaskIncrementTick+0x148>)
 8015d9e:	681b      	ldr	r3, [r3, #0]
 8015da0:	3301      	adds	r3, #1
 8015da2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8015da4:	4a4a      	ldr	r2, [pc, #296]	; (8015ed0 <xTaskIncrementTick+0x148>)
 8015da6:	693b      	ldr	r3, [r7, #16]
 8015da8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8015daa:	693b      	ldr	r3, [r7, #16]
 8015dac:	2b00      	cmp	r3, #0
 8015dae:	d120      	bne.n	8015df2 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8015db0:	4b48      	ldr	r3, [pc, #288]	; (8015ed4 <xTaskIncrementTick+0x14c>)
 8015db2:	681b      	ldr	r3, [r3, #0]
 8015db4:	681b      	ldr	r3, [r3, #0]
 8015db6:	2b00      	cmp	r3, #0
 8015db8:	d00a      	beq.n	8015dd0 <xTaskIncrementTick+0x48>
	__asm volatile
 8015dba:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015dbe:	f383 8811 	msr	BASEPRI, r3
 8015dc2:	f3bf 8f6f 	isb	sy
 8015dc6:	f3bf 8f4f 	dsb	sy
 8015dca:	603b      	str	r3, [r7, #0]
}
 8015dcc:	bf00      	nop
 8015dce:	e7fe      	b.n	8015dce <xTaskIncrementTick+0x46>
 8015dd0:	4b40      	ldr	r3, [pc, #256]	; (8015ed4 <xTaskIncrementTick+0x14c>)
 8015dd2:	681b      	ldr	r3, [r3, #0]
 8015dd4:	60fb      	str	r3, [r7, #12]
 8015dd6:	4b40      	ldr	r3, [pc, #256]	; (8015ed8 <xTaskIncrementTick+0x150>)
 8015dd8:	681b      	ldr	r3, [r3, #0]
 8015dda:	4a3e      	ldr	r2, [pc, #248]	; (8015ed4 <xTaskIncrementTick+0x14c>)
 8015ddc:	6013      	str	r3, [r2, #0]
 8015dde:	4a3e      	ldr	r2, [pc, #248]	; (8015ed8 <xTaskIncrementTick+0x150>)
 8015de0:	68fb      	ldr	r3, [r7, #12]
 8015de2:	6013      	str	r3, [r2, #0]
 8015de4:	4b3d      	ldr	r3, [pc, #244]	; (8015edc <xTaskIncrementTick+0x154>)
 8015de6:	681b      	ldr	r3, [r3, #0]
 8015de8:	3301      	adds	r3, #1
 8015dea:	4a3c      	ldr	r2, [pc, #240]	; (8015edc <xTaskIncrementTick+0x154>)
 8015dec:	6013      	str	r3, [r2, #0]
 8015dee:	f000 faa9 	bl	8016344 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8015df2:	4b3b      	ldr	r3, [pc, #236]	; (8015ee0 <xTaskIncrementTick+0x158>)
 8015df4:	681b      	ldr	r3, [r3, #0]
 8015df6:	693a      	ldr	r2, [r7, #16]
 8015df8:	429a      	cmp	r2, r3
 8015dfa:	d348      	bcc.n	8015e8e <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8015dfc:	4b35      	ldr	r3, [pc, #212]	; (8015ed4 <xTaskIncrementTick+0x14c>)
 8015dfe:	681b      	ldr	r3, [r3, #0]
 8015e00:	681b      	ldr	r3, [r3, #0]
 8015e02:	2b00      	cmp	r3, #0
 8015e04:	d104      	bne.n	8015e10 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8015e06:	4b36      	ldr	r3, [pc, #216]	; (8015ee0 <xTaskIncrementTick+0x158>)
 8015e08:	f04f 32ff 	mov.w	r2, #4294967295
 8015e0c:	601a      	str	r2, [r3, #0]
					break;
 8015e0e:	e03e      	b.n	8015e8e <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8015e10:	4b30      	ldr	r3, [pc, #192]	; (8015ed4 <xTaskIncrementTick+0x14c>)
 8015e12:	681b      	ldr	r3, [r3, #0]
 8015e14:	68db      	ldr	r3, [r3, #12]
 8015e16:	68db      	ldr	r3, [r3, #12]
 8015e18:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8015e1a:	68bb      	ldr	r3, [r7, #8]
 8015e1c:	685b      	ldr	r3, [r3, #4]
 8015e1e:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8015e20:	693a      	ldr	r2, [r7, #16]
 8015e22:	687b      	ldr	r3, [r7, #4]
 8015e24:	429a      	cmp	r2, r3
 8015e26:	d203      	bcs.n	8015e30 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8015e28:	4a2d      	ldr	r2, [pc, #180]	; (8015ee0 <xTaskIncrementTick+0x158>)
 8015e2a:	687b      	ldr	r3, [r7, #4]
 8015e2c:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8015e2e:	e02e      	b.n	8015e8e <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8015e30:	68bb      	ldr	r3, [r7, #8]
 8015e32:	3304      	adds	r3, #4
 8015e34:	4618      	mov	r0, r3
 8015e36:	f7fe fd27 	bl	8014888 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8015e3a:	68bb      	ldr	r3, [r7, #8]
 8015e3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8015e3e:	2b00      	cmp	r3, #0
 8015e40:	d004      	beq.n	8015e4c <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8015e42:	68bb      	ldr	r3, [r7, #8]
 8015e44:	3318      	adds	r3, #24
 8015e46:	4618      	mov	r0, r3
 8015e48:	f7fe fd1e 	bl	8014888 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8015e4c:	68bb      	ldr	r3, [r7, #8]
 8015e4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8015e50:	2201      	movs	r2, #1
 8015e52:	409a      	lsls	r2, r3
 8015e54:	4b23      	ldr	r3, [pc, #140]	; (8015ee4 <xTaskIncrementTick+0x15c>)
 8015e56:	681b      	ldr	r3, [r3, #0]
 8015e58:	4313      	orrs	r3, r2
 8015e5a:	4a22      	ldr	r2, [pc, #136]	; (8015ee4 <xTaskIncrementTick+0x15c>)
 8015e5c:	6013      	str	r3, [r2, #0]
 8015e5e:	68bb      	ldr	r3, [r7, #8]
 8015e60:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8015e62:	4613      	mov	r3, r2
 8015e64:	009b      	lsls	r3, r3, #2
 8015e66:	4413      	add	r3, r2
 8015e68:	009b      	lsls	r3, r3, #2
 8015e6a:	4a1f      	ldr	r2, [pc, #124]	; (8015ee8 <xTaskIncrementTick+0x160>)
 8015e6c:	441a      	add	r2, r3
 8015e6e:	68bb      	ldr	r3, [r7, #8]
 8015e70:	3304      	adds	r3, #4
 8015e72:	4619      	mov	r1, r3
 8015e74:	4610      	mov	r0, r2
 8015e76:	f7fe fcaa 	bl	80147ce <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8015e7a:	68bb      	ldr	r3, [r7, #8]
 8015e7c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8015e7e:	4b1b      	ldr	r3, [pc, #108]	; (8015eec <xTaskIncrementTick+0x164>)
 8015e80:	681b      	ldr	r3, [r3, #0]
 8015e82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8015e84:	429a      	cmp	r2, r3
 8015e86:	d3b9      	bcc.n	8015dfc <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8015e88:	2301      	movs	r3, #1
 8015e8a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8015e8c:	e7b6      	b.n	8015dfc <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8015e8e:	4b17      	ldr	r3, [pc, #92]	; (8015eec <xTaskIncrementTick+0x164>)
 8015e90:	681b      	ldr	r3, [r3, #0]
 8015e92:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8015e94:	4914      	ldr	r1, [pc, #80]	; (8015ee8 <xTaskIncrementTick+0x160>)
 8015e96:	4613      	mov	r3, r2
 8015e98:	009b      	lsls	r3, r3, #2
 8015e9a:	4413      	add	r3, r2
 8015e9c:	009b      	lsls	r3, r3, #2
 8015e9e:	440b      	add	r3, r1
 8015ea0:	681b      	ldr	r3, [r3, #0]
 8015ea2:	2b01      	cmp	r3, #1
 8015ea4:	d901      	bls.n	8015eaa <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 8015ea6:	2301      	movs	r3, #1
 8015ea8:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8015eaa:	4b11      	ldr	r3, [pc, #68]	; (8015ef0 <xTaskIncrementTick+0x168>)
 8015eac:	681b      	ldr	r3, [r3, #0]
 8015eae:	2b00      	cmp	r3, #0
 8015eb0:	d007      	beq.n	8015ec2 <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 8015eb2:	2301      	movs	r3, #1
 8015eb4:	617b      	str	r3, [r7, #20]
 8015eb6:	e004      	b.n	8015ec2 <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8015eb8:	4b0e      	ldr	r3, [pc, #56]	; (8015ef4 <xTaskIncrementTick+0x16c>)
 8015eba:	681b      	ldr	r3, [r3, #0]
 8015ebc:	3301      	adds	r3, #1
 8015ebe:	4a0d      	ldr	r2, [pc, #52]	; (8015ef4 <xTaskIncrementTick+0x16c>)
 8015ec0:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8015ec2:	697b      	ldr	r3, [r7, #20]
}
 8015ec4:	4618      	mov	r0, r3
 8015ec6:	3718      	adds	r7, #24
 8015ec8:	46bd      	mov	sp, r7
 8015eca:	bd80      	pop	{r7, pc}
 8015ecc:	20003ab4 	.word	0x20003ab4
 8015ed0:	20003a90 	.word	0x20003a90
 8015ed4:	20003a44 	.word	0x20003a44
 8015ed8:	20003a48 	.word	0x20003a48
 8015edc:	20003aa4 	.word	0x20003aa4
 8015ee0:	20003aac 	.word	0x20003aac
 8015ee4:	20003a94 	.word	0x20003a94
 8015ee8:	20003990 	.word	0x20003990
 8015eec:	2000398c 	.word	0x2000398c
 8015ef0:	20003aa0 	.word	0x20003aa0
 8015ef4:	20003a9c 	.word	0x20003a9c

08015ef8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8015ef8:	b480      	push	{r7}
 8015efa:	b087      	sub	sp, #28
 8015efc:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8015efe:	4b29      	ldr	r3, [pc, #164]	; (8015fa4 <vTaskSwitchContext+0xac>)
 8015f00:	681b      	ldr	r3, [r3, #0]
 8015f02:	2b00      	cmp	r3, #0
 8015f04:	d003      	beq.n	8015f0e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8015f06:	4b28      	ldr	r3, [pc, #160]	; (8015fa8 <vTaskSwitchContext+0xb0>)
 8015f08:	2201      	movs	r2, #1
 8015f0a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8015f0c:	e044      	b.n	8015f98 <vTaskSwitchContext+0xa0>
		xYieldPending = pdFALSE;
 8015f0e:	4b26      	ldr	r3, [pc, #152]	; (8015fa8 <vTaskSwitchContext+0xb0>)
 8015f10:	2200      	movs	r2, #0
 8015f12:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8015f14:	4b25      	ldr	r3, [pc, #148]	; (8015fac <vTaskSwitchContext+0xb4>)
 8015f16:	681b      	ldr	r3, [r3, #0]
 8015f18:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8015f1a:	68fb      	ldr	r3, [r7, #12]
 8015f1c:	fab3 f383 	clz	r3, r3
 8015f20:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8015f22:	7afb      	ldrb	r3, [r7, #11]
 8015f24:	f1c3 031f 	rsb	r3, r3, #31
 8015f28:	617b      	str	r3, [r7, #20]
 8015f2a:	4921      	ldr	r1, [pc, #132]	; (8015fb0 <vTaskSwitchContext+0xb8>)
 8015f2c:	697a      	ldr	r2, [r7, #20]
 8015f2e:	4613      	mov	r3, r2
 8015f30:	009b      	lsls	r3, r3, #2
 8015f32:	4413      	add	r3, r2
 8015f34:	009b      	lsls	r3, r3, #2
 8015f36:	440b      	add	r3, r1
 8015f38:	681b      	ldr	r3, [r3, #0]
 8015f3a:	2b00      	cmp	r3, #0
 8015f3c:	d10a      	bne.n	8015f54 <vTaskSwitchContext+0x5c>
	__asm volatile
 8015f3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015f42:	f383 8811 	msr	BASEPRI, r3
 8015f46:	f3bf 8f6f 	isb	sy
 8015f4a:	f3bf 8f4f 	dsb	sy
 8015f4e:	607b      	str	r3, [r7, #4]
}
 8015f50:	bf00      	nop
 8015f52:	e7fe      	b.n	8015f52 <vTaskSwitchContext+0x5a>
 8015f54:	697a      	ldr	r2, [r7, #20]
 8015f56:	4613      	mov	r3, r2
 8015f58:	009b      	lsls	r3, r3, #2
 8015f5a:	4413      	add	r3, r2
 8015f5c:	009b      	lsls	r3, r3, #2
 8015f5e:	4a14      	ldr	r2, [pc, #80]	; (8015fb0 <vTaskSwitchContext+0xb8>)
 8015f60:	4413      	add	r3, r2
 8015f62:	613b      	str	r3, [r7, #16]
 8015f64:	693b      	ldr	r3, [r7, #16]
 8015f66:	685b      	ldr	r3, [r3, #4]
 8015f68:	685a      	ldr	r2, [r3, #4]
 8015f6a:	693b      	ldr	r3, [r7, #16]
 8015f6c:	605a      	str	r2, [r3, #4]
 8015f6e:	693b      	ldr	r3, [r7, #16]
 8015f70:	685a      	ldr	r2, [r3, #4]
 8015f72:	693b      	ldr	r3, [r7, #16]
 8015f74:	3308      	adds	r3, #8
 8015f76:	429a      	cmp	r2, r3
 8015f78:	d104      	bne.n	8015f84 <vTaskSwitchContext+0x8c>
 8015f7a:	693b      	ldr	r3, [r7, #16]
 8015f7c:	685b      	ldr	r3, [r3, #4]
 8015f7e:	685a      	ldr	r2, [r3, #4]
 8015f80:	693b      	ldr	r3, [r7, #16]
 8015f82:	605a      	str	r2, [r3, #4]
 8015f84:	693b      	ldr	r3, [r7, #16]
 8015f86:	685b      	ldr	r3, [r3, #4]
 8015f88:	68db      	ldr	r3, [r3, #12]
 8015f8a:	4a0a      	ldr	r2, [pc, #40]	; (8015fb4 <vTaskSwitchContext+0xbc>)
 8015f8c:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8015f8e:	4b09      	ldr	r3, [pc, #36]	; (8015fb4 <vTaskSwitchContext+0xbc>)
 8015f90:	681b      	ldr	r3, [r3, #0]
 8015f92:	334c      	adds	r3, #76	; 0x4c
 8015f94:	4a08      	ldr	r2, [pc, #32]	; (8015fb8 <vTaskSwitchContext+0xc0>)
 8015f96:	6013      	str	r3, [r2, #0]
}
 8015f98:	bf00      	nop
 8015f9a:	371c      	adds	r7, #28
 8015f9c:	46bd      	mov	sp, r7
 8015f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015fa2:	4770      	bx	lr
 8015fa4:	20003ab4 	.word	0x20003ab4
 8015fa8:	20003aa0 	.word	0x20003aa0
 8015fac:	20003a94 	.word	0x20003a94
 8015fb0:	20003990 	.word	0x20003990
 8015fb4:	2000398c 	.word	0x2000398c
 8015fb8:	20000198 	.word	0x20000198

08015fbc <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8015fbc:	b580      	push	{r7, lr}
 8015fbe:	b084      	sub	sp, #16
 8015fc0:	af00      	add	r7, sp, #0
 8015fc2:	6078      	str	r0, [r7, #4]
 8015fc4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8015fc6:	687b      	ldr	r3, [r7, #4]
 8015fc8:	2b00      	cmp	r3, #0
 8015fca:	d10a      	bne.n	8015fe2 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8015fcc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015fd0:	f383 8811 	msr	BASEPRI, r3
 8015fd4:	f3bf 8f6f 	isb	sy
 8015fd8:	f3bf 8f4f 	dsb	sy
 8015fdc:	60fb      	str	r3, [r7, #12]
}
 8015fde:	bf00      	nop
 8015fe0:	e7fe      	b.n	8015fe0 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8015fe2:	4b07      	ldr	r3, [pc, #28]	; (8016000 <vTaskPlaceOnEventList+0x44>)
 8015fe4:	681b      	ldr	r3, [r3, #0]
 8015fe6:	3318      	adds	r3, #24
 8015fe8:	4619      	mov	r1, r3
 8015fea:	6878      	ldr	r0, [r7, #4]
 8015fec:	f7fe fc13 	bl	8014816 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8015ff0:	2101      	movs	r1, #1
 8015ff2:	6838      	ldr	r0, [r7, #0]
 8015ff4:	f000 fb82 	bl	80166fc <prvAddCurrentTaskToDelayedList>
}
 8015ff8:	bf00      	nop
 8015ffa:	3710      	adds	r7, #16
 8015ffc:	46bd      	mov	sp, r7
 8015ffe:	bd80      	pop	{r7, pc}
 8016000:	2000398c 	.word	0x2000398c

08016004 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8016004:	b580      	push	{r7, lr}
 8016006:	b086      	sub	sp, #24
 8016008:	af00      	add	r7, sp, #0
 801600a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801600c:	687b      	ldr	r3, [r7, #4]
 801600e:	68db      	ldr	r3, [r3, #12]
 8016010:	68db      	ldr	r3, [r3, #12]
 8016012:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8016014:	693b      	ldr	r3, [r7, #16]
 8016016:	2b00      	cmp	r3, #0
 8016018:	d10a      	bne.n	8016030 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 801601a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801601e:	f383 8811 	msr	BASEPRI, r3
 8016022:	f3bf 8f6f 	isb	sy
 8016026:	f3bf 8f4f 	dsb	sy
 801602a:	60fb      	str	r3, [r7, #12]
}
 801602c:	bf00      	nop
 801602e:	e7fe      	b.n	801602e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8016030:	693b      	ldr	r3, [r7, #16]
 8016032:	3318      	adds	r3, #24
 8016034:	4618      	mov	r0, r3
 8016036:	f7fe fc27 	bl	8014888 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 801603a:	4b1d      	ldr	r3, [pc, #116]	; (80160b0 <xTaskRemoveFromEventList+0xac>)
 801603c:	681b      	ldr	r3, [r3, #0]
 801603e:	2b00      	cmp	r3, #0
 8016040:	d11c      	bne.n	801607c <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8016042:	693b      	ldr	r3, [r7, #16]
 8016044:	3304      	adds	r3, #4
 8016046:	4618      	mov	r0, r3
 8016048:	f7fe fc1e 	bl	8014888 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 801604c:	693b      	ldr	r3, [r7, #16]
 801604e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8016050:	2201      	movs	r2, #1
 8016052:	409a      	lsls	r2, r3
 8016054:	4b17      	ldr	r3, [pc, #92]	; (80160b4 <xTaskRemoveFromEventList+0xb0>)
 8016056:	681b      	ldr	r3, [r3, #0]
 8016058:	4313      	orrs	r3, r2
 801605a:	4a16      	ldr	r2, [pc, #88]	; (80160b4 <xTaskRemoveFromEventList+0xb0>)
 801605c:	6013      	str	r3, [r2, #0]
 801605e:	693b      	ldr	r3, [r7, #16]
 8016060:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8016062:	4613      	mov	r3, r2
 8016064:	009b      	lsls	r3, r3, #2
 8016066:	4413      	add	r3, r2
 8016068:	009b      	lsls	r3, r3, #2
 801606a:	4a13      	ldr	r2, [pc, #76]	; (80160b8 <xTaskRemoveFromEventList+0xb4>)
 801606c:	441a      	add	r2, r3
 801606e:	693b      	ldr	r3, [r7, #16]
 8016070:	3304      	adds	r3, #4
 8016072:	4619      	mov	r1, r3
 8016074:	4610      	mov	r0, r2
 8016076:	f7fe fbaa 	bl	80147ce <vListInsertEnd>
 801607a:	e005      	b.n	8016088 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 801607c:	693b      	ldr	r3, [r7, #16]
 801607e:	3318      	adds	r3, #24
 8016080:	4619      	mov	r1, r3
 8016082:	480e      	ldr	r0, [pc, #56]	; (80160bc <xTaskRemoveFromEventList+0xb8>)
 8016084:	f7fe fba3 	bl	80147ce <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8016088:	693b      	ldr	r3, [r7, #16]
 801608a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801608c:	4b0c      	ldr	r3, [pc, #48]	; (80160c0 <xTaskRemoveFromEventList+0xbc>)
 801608e:	681b      	ldr	r3, [r3, #0]
 8016090:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8016092:	429a      	cmp	r2, r3
 8016094:	d905      	bls.n	80160a2 <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8016096:	2301      	movs	r3, #1
 8016098:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 801609a:	4b0a      	ldr	r3, [pc, #40]	; (80160c4 <xTaskRemoveFromEventList+0xc0>)
 801609c:	2201      	movs	r2, #1
 801609e:	601a      	str	r2, [r3, #0]
 80160a0:	e001      	b.n	80160a6 <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 80160a2:	2300      	movs	r3, #0
 80160a4:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80160a6:	697b      	ldr	r3, [r7, #20]
}
 80160a8:	4618      	mov	r0, r3
 80160aa:	3718      	adds	r7, #24
 80160ac:	46bd      	mov	sp, r7
 80160ae:	bd80      	pop	{r7, pc}
 80160b0:	20003ab4 	.word	0x20003ab4
 80160b4:	20003a94 	.word	0x20003a94
 80160b8:	20003990 	.word	0x20003990
 80160bc:	20003a4c 	.word	0x20003a4c
 80160c0:	2000398c 	.word	0x2000398c
 80160c4:	20003aa0 	.word	0x20003aa0

080160c8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80160c8:	b480      	push	{r7}
 80160ca:	b083      	sub	sp, #12
 80160cc:	af00      	add	r7, sp, #0
 80160ce:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80160d0:	4b06      	ldr	r3, [pc, #24]	; (80160ec <vTaskInternalSetTimeOutState+0x24>)
 80160d2:	681a      	ldr	r2, [r3, #0]
 80160d4:	687b      	ldr	r3, [r7, #4]
 80160d6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80160d8:	4b05      	ldr	r3, [pc, #20]	; (80160f0 <vTaskInternalSetTimeOutState+0x28>)
 80160da:	681a      	ldr	r2, [r3, #0]
 80160dc:	687b      	ldr	r3, [r7, #4]
 80160de:	605a      	str	r2, [r3, #4]
}
 80160e0:	bf00      	nop
 80160e2:	370c      	adds	r7, #12
 80160e4:	46bd      	mov	sp, r7
 80160e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80160ea:	4770      	bx	lr
 80160ec:	20003aa4 	.word	0x20003aa4
 80160f0:	20003a90 	.word	0x20003a90

080160f4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80160f4:	b580      	push	{r7, lr}
 80160f6:	b088      	sub	sp, #32
 80160f8:	af00      	add	r7, sp, #0
 80160fa:	6078      	str	r0, [r7, #4]
 80160fc:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80160fe:	687b      	ldr	r3, [r7, #4]
 8016100:	2b00      	cmp	r3, #0
 8016102:	d10a      	bne.n	801611a <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8016104:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016108:	f383 8811 	msr	BASEPRI, r3
 801610c:	f3bf 8f6f 	isb	sy
 8016110:	f3bf 8f4f 	dsb	sy
 8016114:	613b      	str	r3, [r7, #16]
}
 8016116:	bf00      	nop
 8016118:	e7fe      	b.n	8016118 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 801611a:	683b      	ldr	r3, [r7, #0]
 801611c:	2b00      	cmp	r3, #0
 801611e:	d10a      	bne.n	8016136 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8016120:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016124:	f383 8811 	msr	BASEPRI, r3
 8016128:	f3bf 8f6f 	isb	sy
 801612c:	f3bf 8f4f 	dsb	sy
 8016130:	60fb      	str	r3, [r7, #12]
}
 8016132:	bf00      	nop
 8016134:	e7fe      	b.n	8016134 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8016136:	f000 fc75 	bl	8016a24 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 801613a:	4b1d      	ldr	r3, [pc, #116]	; (80161b0 <xTaskCheckForTimeOut+0xbc>)
 801613c:	681b      	ldr	r3, [r3, #0]
 801613e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8016140:	687b      	ldr	r3, [r7, #4]
 8016142:	685b      	ldr	r3, [r3, #4]
 8016144:	69ba      	ldr	r2, [r7, #24]
 8016146:	1ad3      	subs	r3, r2, r3
 8016148:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 801614a:	683b      	ldr	r3, [r7, #0]
 801614c:	681b      	ldr	r3, [r3, #0]
 801614e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016152:	d102      	bne.n	801615a <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8016154:	2300      	movs	r3, #0
 8016156:	61fb      	str	r3, [r7, #28]
 8016158:	e023      	b.n	80161a2 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 801615a:	687b      	ldr	r3, [r7, #4]
 801615c:	681a      	ldr	r2, [r3, #0]
 801615e:	4b15      	ldr	r3, [pc, #84]	; (80161b4 <xTaskCheckForTimeOut+0xc0>)
 8016160:	681b      	ldr	r3, [r3, #0]
 8016162:	429a      	cmp	r2, r3
 8016164:	d007      	beq.n	8016176 <xTaskCheckForTimeOut+0x82>
 8016166:	687b      	ldr	r3, [r7, #4]
 8016168:	685b      	ldr	r3, [r3, #4]
 801616a:	69ba      	ldr	r2, [r7, #24]
 801616c:	429a      	cmp	r2, r3
 801616e:	d302      	bcc.n	8016176 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8016170:	2301      	movs	r3, #1
 8016172:	61fb      	str	r3, [r7, #28]
 8016174:	e015      	b.n	80161a2 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8016176:	683b      	ldr	r3, [r7, #0]
 8016178:	681b      	ldr	r3, [r3, #0]
 801617a:	697a      	ldr	r2, [r7, #20]
 801617c:	429a      	cmp	r2, r3
 801617e:	d20b      	bcs.n	8016198 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8016180:	683b      	ldr	r3, [r7, #0]
 8016182:	681a      	ldr	r2, [r3, #0]
 8016184:	697b      	ldr	r3, [r7, #20]
 8016186:	1ad2      	subs	r2, r2, r3
 8016188:	683b      	ldr	r3, [r7, #0]
 801618a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 801618c:	6878      	ldr	r0, [r7, #4]
 801618e:	f7ff ff9b 	bl	80160c8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8016192:	2300      	movs	r3, #0
 8016194:	61fb      	str	r3, [r7, #28]
 8016196:	e004      	b.n	80161a2 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8016198:	683b      	ldr	r3, [r7, #0]
 801619a:	2200      	movs	r2, #0
 801619c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 801619e:	2301      	movs	r3, #1
 80161a0:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80161a2:	f000 fc6f 	bl	8016a84 <vPortExitCritical>

	return xReturn;
 80161a6:	69fb      	ldr	r3, [r7, #28]
}
 80161a8:	4618      	mov	r0, r3
 80161aa:	3720      	adds	r7, #32
 80161ac:	46bd      	mov	sp, r7
 80161ae:	bd80      	pop	{r7, pc}
 80161b0:	20003a90 	.word	0x20003a90
 80161b4:	20003aa4 	.word	0x20003aa4

080161b8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80161b8:	b480      	push	{r7}
 80161ba:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80161bc:	4b03      	ldr	r3, [pc, #12]	; (80161cc <vTaskMissedYield+0x14>)
 80161be:	2201      	movs	r2, #1
 80161c0:	601a      	str	r2, [r3, #0]
}
 80161c2:	bf00      	nop
 80161c4:	46bd      	mov	sp, r7
 80161c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80161ca:	4770      	bx	lr
 80161cc:	20003aa0 	.word	0x20003aa0

080161d0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80161d0:	b580      	push	{r7, lr}
 80161d2:	b082      	sub	sp, #8
 80161d4:	af00      	add	r7, sp, #0
 80161d6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80161d8:	f000 f852 	bl	8016280 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80161dc:	4b06      	ldr	r3, [pc, #24]	; (80161f8 <prvIdleTask+0x28>)
 80161de:	681b      	ldr	r3, [r3, #0]
 80161e0:	2b01      	cmp	r3, #1
 80161e2:	d9f9      	bls.n	80161d8 <prvIdleTask+0x8>
			{
				taskYIELD();
 80161e4:	4b05      	ldr	r3, [pc, #20]	; (80161fc <prvIdleTask+0x2c>)
 80161e6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80161ea:	601a      	str	r2, [r3, #0]
 80161ec:	f3bf 8f4f 	dsb	sy
 80161f0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80161f4:	e7f0      	b.n	80161d8 <prvIdleTask+0x8>
 80161f6:	bf00      	nop
 80161f8:	20003990 	.word	0x20003990
 80161fc:	e000ed04 	.word	0xe000ed04

08016200 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8016200:	b580      	push	{r7, lr}
 8016202:	b082      	sub	sp, #8
 8016204:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8016206:	2300      	movs	r3, #0
 8016208:	607b      	str	r3, [r7, #4]
 801620a:	e00c      	b.n	8016226 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 801620c:	687a      	ldr	r2, [r7, #4]
 801620e:	4613      	mov	r3, r2
 8016210:	009b      	lsls	r3, r3, #2
 8016212:	4413      	add	r3, r2
 8016214:	009b      	lsls	r3, r3, #2
 8016216:	4a12      	ldr	r2, [pc, #72]	; (8016260 <prvInitialiseTaskLists+0x60>)
 8016218:	4413      	add	r3, r2
 801621a:	4618      	mov	r0, r3
 801621c:	f7fe faaa 	bl	8014774 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8016220:	687b      	ldr	r3, [r7, #4]
 8016222:	3301      	adds	r3, #1
 8016224:	607b      	str	r3, [r7, #4]
 8016226:	687b      	ldr	r3, [r7, #4]
 8016228:	2b06      	cmp	r3, #6
 801622a:	d9ef      	bls.n	801620c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 801622c:	480d      	ldr	r0, [pc, #52]	; (8016264 <prvInitialiseTaskLists+0x64>)
 801622e:	f7fe faa1 	bl	8014774 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8016232:	480d      	ldr	r0, [pc, #52]	; (8016268 <prvInitialiseTaskLists+0x68>)
 8016234:	f7fe fa9e 	bl	8014774 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8016238:	480c      	ldr	r0, [pc, #48]	; (801626c <prvInitialiseTaskLists+0x6c>)
 801623a:	f7fe fa9b 	bl	8014774 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 801623e:	480c      	ldr	r0, [pc, #48]	; (8016270 <prvInitialiseTaskLists+0x70>)
 8016240:	f7fe fa98 	bl	8014774 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8016244:	480b      	ldr	r0, [pc, #44]	; (8016274 <prvInitialiseTaskLists+0x74>)
 8016246:	f7fe fa95 	bl	8014774 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 801624a:	4b0b      	ldr	r3, [pc, #44]	; (8016278 <prvInitialiseTaskLists+0x78>)
 801624c:	4a05      	ldr	r2, [pc, #20]	; (8016264 <prvInitialiseTaskLists+0x64>)
 801624e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8016250:	4b0a      	ldr	r3, [pc, #40]	; (801627c <prvInitialiseTaskLists+0x7c>)
 8016252:	4a05      	ldr	r2, [pc, #20]	; (8016268 <prvInitialiseTaskLists+0x68>)
 8016254:	601a      	str	r2, [r3, #0]
}
 8016256:	bf00      	nop
 8016258:	3708      	adds	r7, #8
 801625a:	46bd      	mov	sp, r7
 801625c:	bd80      	pop	{r7, pc}
 801625e:	bf00      	nop
 8016260:	20003990 	.word	0x20003990
 8016264:	20003a1c 	.word	0x20003a1c
 8016268:	20003a30 	.word	0x20003a30
 801626c:	20003a4c 	.word	0x20003a4c
 8016270:	20003a60 	.word	0x20003a60
 8016274:	20003a78 	.word	0x20003a78
 8016278:	20003a44 	.word	0x20003a44
 801627c:	20003a48 	.word	0x20003a48

08016280 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8016280:	b580      	push	{r7, lr}
 8016282:	b082      	sub	sp, #8
 8016284:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8016286:	e019      	b.n	80162bc <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8016288:	f000 fbcc 	bl	8016a24 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801628c:	4b10      	ldr	r3, [pc, #64]	; (80162d0 <prvCheckTasksWaitingTermination+0x50>)
 801628e:	68db      	ldr	r3, [r3, #12]
 8016290:	68db      	ldr	r3, [r3, #12]
 8016292:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8016294:	687b      	ldr	r3, [r7, #4]
 8016296:	3304      	adds	r3, #4
 8016298:	4618      	mov	r0, r3
 801629a:	f7fe faf5 	bl	8014888 <uxListRemove>
				--uxCurrentNumberOfTasks;
 801629e:	4b0d      	ldr	r3, [pc, #52]	; (80162d4 <prvCheckTasksWaitingTermination+0x54>)
 80162a0:	681b      	ldr	r3, [r3, #0]
 80162a2:	3b01      	subs	r3, #1
 80162a4:	4a0b      	ldr	r2, [pc, #44]	; (80162d4 <prvCheckTasksWaitingTermination+0x54>)
 80162a6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80162a8:	4b0b      	ldr	r3, [pc, #44]	; (80162d8 <prvCheckTasksWaitingTermination+0x58>)
 80162aa:	681b      	ldr	r3, [r3, #0]
 80162ac:	3b01      	subs	r3, #1
 80162ae:	4a0a      	ldr	r2, [pc, #40]	; (80162d8 <prvCheckTasksWaitingTermination+0x58>)
 80162b0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80162b2:	f000 fbe7 	bl	8016a84 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80162b6:	6878      	ldr	r0, [r7, #4]
 80162b8:	f000 f810 	bl	80162dc <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80162bc:	4b06      	ldr	r3, [pc, #24]	; (80162d8 <prvCheckTasksWaitingTermination+0x58>)
 80162be:	681b      	ldr	r3, [r3, #0]
 80162c0:	2b00      	cmp	r3, #0
 80162c2:	d1e1      	bne.n	8016288 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80162c4:	bf00      	nop
 80162c6:	bf00      	nop
 80162c8:	3708      	adds	r7, #8
 80162ca:	46bd      	mov	sp, r7
 80162cc:	bd80      	pop	{r7, pc}
 80162ce:	bf00      	nop
 80162d0:	20003a60 	.word	0x20003a60
 80162d4:	20003a8c 	.word	0x20003a8c
 80162d8:	20003a74 	.word	0x20003a74

080162dc <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80162dc:	b580      	push	{r7, lr}
 80162de:	b084      	sub	sp, #16
 80162e0:	af00      	add	r7, sp, #0
 80162e2:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80162e4:	687b      	ldr	r3, [r7, #4]
 80162e6:	334c      	adds	r3, #76	; 0x4c
 80162e8:	4618      	mov	r0, r3
 80162ea:	f002 fded 	bl	8018ec8 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80162ee:	687b      	ldr	r3, [r7, #4]
 80162f0:	f893 309d 	ldrb.w	r3, [r3, #157]	; 0x9d
 80162f4:	2b00      	cmp	r3, #0
 80162f6:	d108      	bne.n	801630a <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80162f8:	687b      	ldr	r3, [r7, #4]
 80162fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80162fc:	4618      	mov	r0, r3
 80162fe:	f000 fd7f 	bl	8016e00 <vPortFree>
				vPortFree( pxTCB );
 8016302:	6878      	ldr	r0, [r7, #4]
 8016304:	f000 fd7c 	bl	8016e00 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8016308:	e018      	b.n	801633c <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 801630a:	687b      	ldr	r3, [r7, #4]
 801630c:	f893 309d 	ldrb.w	r3, [r3, #157]	; 0x9d
 8016310:	2b01      	cmp	r3, #1
 8016312:	d103      	bne.n	801631c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8016314:	6878      	ldr	r0, [r7, #4]
 8016316:	f000 fd73 	bl	8016e00 <vPortFree>
	}
 801631a:	e00f      	b.n	801633c <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 801631c:	687b      	ldr	r3, [r7, #4]
 801631e:	f893 309d 	ldrb.w	r3, [r3, #157]	; 0x9d
 8016322:	2b02      	cmp	r3, #2
 8016324:	d00a      	beq.n	801633c <prvDeleteTCB+0x60>
	__asm volatile
 8016326:	f04f 0350 	mov.w	r3, #80	; 0x50
 801632a:	f383 8811 	msr	BASEPRI, r3
 801632e:	f3bf 8f6f 	isb	sy
 8016332:	f3bf 8f4f 	dsb	sy
 8016336:	60fb      	str	r3, [r7, #12]
}
 8016338:	bf00      	nop
 801633a:	e7fe      	b.n	801633a <prvDeleteTCB+0x5e>
	}
 801633c:	bf00      	nop
 801633e:	3710      	adds	r7, #16
 8016340:	46bd      	mov	sp, r7
 8016342:	bd80      	pop	{r7, pc}

08016344 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8016344:	b480      	push	{r7}
 8016346:	b083      	sub	sp, #12
 8016348:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 801634a:	4b0c      	ldr	r3, [pc, #48]	; (801637c <prvResetNextTaskUnblockTime+0x38>)
 801634c:	681b      	ldr	r3, [r3, #0]
 801634e:	681b      	ldr	r3, [r3, #0]
 8016350:	2b00      	cmp	r3, #0
 8016352:	d104      	bne.n	801635e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8016354:	4b0a      	ldr	r3, [pc, #40]	; (8016380 <prvResetNextTaskUnblockTime+0x3c>)
 8016356:	f04f 32ff 	mov.w	r2, #4294967295
 801635a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 801635c:	e008      	b.n	8016370 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801635e:	4b07      	ldr	r3, [pc, #28]	; (801637c <prvResetNextTaskUnblockTime+0x38>)
 8016360:	681b      	ldr	r3, [r3, #0]
 8016362:	68db      	ldr	r3, [r3, #12]
 8016364:	68db      	ldr	r3, [r3, #12]
 8016366:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8016368:	687b      	ldr	r3, [r7, #4]
 801636a:	685b      	ldr	r3, [r3, #4]
 801636c:	4a04      	ldr	r2, [pc, #16]	; (8016380 <prvResetNextTaskUnblockTime+0x3c>)
 801636e:	6013      	str	r3, [r2, #0]
}
 8016370:	bf00      	nop
 8016372:	370c      	adds	r7, #12
 8016374:	46bd      	mov	sp, r7
 8016376:	f85d 7b04 	ldr.w	r7, [sp], #4
 801637a:	4770      	bx	lr
 801637c:	20003a44 	.word	0x20003a44
 8016380:	20003aac 	.word	0x20003aac

08016384 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8016384:	b480      	push	{r7}
 8016386:	b083      	sub	sp, #12
 8016388:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 801638a:	4b0b      	ldr	r3, [pc, #44]	; (80163b8 <xTaskGetSchedulerState+0x34>)
 801638c:	681b      	ldr	r3, [r3, #0]
 801638e:	2b00      	cmp	r3, #0
 8016390:	d102      	bne.n	8016398 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8016392:	2301      	movs	r3, #1
 8016394:	607b      	str	r3, [r7, #4]
 8016396:	e008      	b.n	80163aa <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8016398:	4b08      	ldr	r3, [pc, #32]	; (80163bc <xTaskGetSchedulerState+0x38>)
 801639a:	681b      	ldr	r3, [r3, #0]
 801639c:	2b00      	cmp	r3, #0
 801639e:	d102      	bne.n	80163a6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80163a0:	2302      	movs	r3, #2
 80163a2:	607b      	str	r3, [r7, #4]
 80163a4:	e001      	b.n	80163aa <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80163a6:	2300      	movs	r3, #0
 80163a8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80163aa:	687b      	ldr	r3, [r7, #4]
	}
 80163ac:	4618      	mov	r0, r3
 80163ae:	370c      	adds	r7, #12
 80163b0:	46bd      	mov	sp, r7
 80163b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80163b6:	4770      	bx	lr
 80163b8:	20003a98 	.word	0x20003a98
 80163bc:	20003ab4 	.word	0x20003ab4

080163c0 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 80163c0:	b580      	push	{r7, lr}
 80163c2:	b084      	sub	sp, #16
 80163c4:	af00      	add	r7, sp, #0
 80163c6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 80163c8:	687b      	ldr	r3, [r7, #4]
 80163ca:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 80163cc:	2300      	movs	r3, #0
 80163ce:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 80163d0:	687b      	ldr	r3, [r7, #4]
 80163d2:	2b00      	cmp	r3, #0
 80163d4:	d05e      	beq.n	8016494 <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 80163d6:	68bb      	ldr	r3, [r7, #8]
 80163d8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80163da:	4b31      	ldr	r3, [pc, #196]	; (80164a0 <xTaskPriorityInherit+0xe0>)
 80163dc:	681b      	ldr	r3, [r3, #0]
 80163de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80163e0:	429a      	cmp	r2, r3
 80163e2:	d24e      	bcs.n	8016482 <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80163e4:	68bb      	ldr	r3, [r7, #8]
 80163e6:	699b      	ldr	r3, [r3, #24]
 80163e8:	2b00      	cmp	r3, #0
 80163ea:	db06      	blt.n	80163fa <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80163ec:	4b2c      	ldr	r3, [pc, #176]	; (80164a0 <xTaskPriorityInherit+0xe0>)
 80163ee:	681b      	ldr	r3, [r3, #0]
 80163f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80163f2:	f1c3 0207 	rsb	r2, r3, #7
 80163f6:	68bb      	ldr	r3, [r7, #8]
 80163f8:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80163fa:	68bb      	ldr	r3, [r7, #8]
 80163fc:	6959      	ldr	r1, [r3, #20]
 80163fe:	68bb      	ldr	r3, [r7, #8]
 8016400:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8016402:	4613      	mov	r3, r2
 8016404:	009b      	lsls	r3, r3, #2
 8016406:	4413      	add	r3, r2
 8016408:	009b      	lsls	r3, r3, #2
 801640a:	4a26      	ldr	r2, [pc, #152]	; (80164a4 <xTaskPriorityInherit+0xe4>)
 801640c:	4413      	add	r3, r2
 801640e:	4299      	cmp	r1, r3
 8016410:	d12f      	bne.n	8016472 <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8016412:	68bb      	ldr	r3, [r7, #8]
 8016414:	3304      	adds	r3, #4
 8016416:	4618      	mov	r0, r3
 8016418:	f7fe fa36 	bl	8014888 <uxListRemove>
 801641c:	4603      	mov	r3, r0
 801641e:	2b00      	cmp	r3, #0
 8016420:	d10a      	bne.n	8016438 <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 8016422:	68bb      	ldr	r3, [r7, #8]
 8016424:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8016426:	2201      	movs	r2, #1
 8016428:	fa02 f303 	lsl.w	r3, r2, r3
 801642c:	43da      	mvns	r2, r3
 801642e:	4b1e      	ldr	r3, [pc, #120]	; (80164a8 <xTaskPriorityInherit+0xe8>)
 8016430:	681b      	ldr	r3, [r3, #0]
 8016432:	4013      	ands	r3, r2
 8016434:	4a1c      	ldr	r2, [pc, #112]	; (80164a8 <xTaskPriorityInherit+0xe8>)
 8016436:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8016438:	4b19      	ldr	r3, [pc, #100]	; (80164a0 <xTaskPriorityInherit+0xe0>)
 801643a:	681b      	ldr	r3, [r3, #0]
 801643c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801643e:	68bb      	ldr	r3, [r7, #8]
 8016440:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8016442:	68bb      	ldr	r3, [r7, #8]
 8016444:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8016446:	2201      	movs	r2, #1
 8016448:	409a      	lsls	r2, r3
 801644a:	4b17      	ldr	r3, [pc, #92]	; (80164a8 <xTaskPriorityInherit+0xe8>)
 801644c:	681b      	ldr	r3, [r3, #0]
 801644e:	4313      	orrs	r3, r2
 8016450:	4a15      	ldr	r2, [pc, #84]	; (80164a8 <xTaskPriorityInherit+0xe8>)
 8016452:	6013      	str	r3, [r2, #0]
 8016454:	68bb      	ldr	r3, [r7, #8]
 8016456:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8016458:	4613      	mov	r3, r2
 801645a:	009b      	lsls	r3, r3, #2
 801645c:	4413      	add	r3, r2
 801645e:	009b      	lsls	r3, r3, #2
 8016460:	4a10      	ldr	r2, [pc, #64]	; (80164a4 <xTaskPriorityInherit+0xe4>)
 8016462:	441a      	add	r2, r3
 8016464:	68bb      	ldr	r3, [r7, #8]
 8016466:	3304      	adds	r3, #4
 8016468:	4619      	mov	r1, r3
 801646a:	4610      	mov	r0, r2
 801646c:	f7fe f9af 	bl	80147ce <vListInsertEnd>
 8016470:	e004      	b.n	801647c <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8016472:	4b0b      	ldr	r3, [pc, #44]	; (80164a0 <xTaskPriorityInherit+0xe0>)
 8016474:	681b      	ldr	r3, [r3, #0]
 8016476:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8016478:	68bb      	ldr	r3, [r7, #8]
 801647a:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 801647c:	2301      	movs	r3, #1
 801647e:	60fb      	str	r3, [r7, #12]
 8016480:	e008      	b.n	8016494 <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8016482:	68bb      	ldr	r3, [r7, #8]
 8016484:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8016486:	4b06      	ldr	r3, [pc, #24]	; (80164a0 <xTaskPriorityInherit+0xe0>)
 8016488:	681b      	ldr	r3, [r3, #0]
 801648a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801648c:	429a      	cmp	r2, r3
 801648e:	d201      	bcs.n	8016494 <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8016490:	2301      	movs	r3, #1
 8016492:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8016494:	68fb      	ldr	r3, [r7, #12]
	}
 8016496:	4618      	mov	r0, r3
 8016498:	3710      	adds	r7, #16
 801649a:	46bd      	mov	sp, r7
 801649c:	bd80      	pop	{r7, pc}
 801649e:	bf00      	nop
 80164a0:	2000398c 	.word	0x2000398c
 80164a4:	20003990 	.word	0x20003990
 80164a8:	20003a94 	.word	0x20003a94

080164ac <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80164ac:	b580      	push	{r7, lr}
 80164ae:	b086      	sub	sp, #24
 80164b0:	af00      	add	r7, sp, #0
 80164b2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80164b4:	687b      	ldr	r3, [r7, #4]
 80164b6:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80164b8:	2300      	movs	r3, #0
 80164ba:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80164bc:	687b      	ldr	r3, [r7, #4]
 80164be:	2b00      	cmp	r3, #0
 80164c0:	d06e      	beq.n	80165a0 <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80164c2:	4b3a      	ldr	r3, [pc, #232]	; (80165ac <xTaskPriorityDisinherit+0x100>)
 80164c4:	681b      	ldr	r3, [r3, #0]
 80164c6:	693a      	ldr	r2, [r7, #16]
 80164c8:	429a      	cmp	r2, r3
 80164ca:	d00a      	beq.n	80164e2 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 80164cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80164d0:	f383 8811 	msr	BASEPRI, r3
 80164d4:	f3bf 8f6f 	isb	sy
 80164d8:	f3bf 8f4f 	dsb	sy
 80164dc:	60fb      	str	r3, [r7, #12]
}
 80164de:	bf00      	nop
 80164e0:	e7fe      	b.n	80164e0 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80164e2:	693b      	ldr	r3, [r7, #16]
 80164e4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80164e6:	2b00      	cmp	r3, #0
 80164e8:	d10a      	bne.n	8016500 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 80164ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80164ee:	f383 8811 	msr	BASEPRI, r3
 80164f2:	f3bf 8f6f 	isb	sy
 80164f6:	f3bf 8f4f 	dsb	sy
 80164fa:	60bb      	str	r3, [r7, #8]
}
 80164fc:	bf00      	nop
 80164fe:	e7fe      	b.n	80164fe <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8016500:	693b      	ldr	r3, [r7, #16]
 8016502:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8016504:	1e5a      	subs	r2, r3, #1
 8016506:	693b      	ldr	r3, [r7, #16]
 8016508:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 801650a:	693b      	ldr	r3, [r7, #16]
 801650c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801650e:	693b      	ldr	r3, [r7, #16]
 8016510:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8016512:	429a      	cmp	r2, r3
 8016514:	d044      	beq.n	80165a0 <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8016516:	693b      	ldr	r3, [r7, #16]
 8016518:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 801651a:	2b00      	cmp	r3, #0
 801651c:	d140      	bne.n	80165a0 <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 801651e:	693b      	ldr	r3, [r7, #16]
 8016520:	3304      	adds	r3, #4
 8016522:	4618      	mov	r0, r3
 8016524:	f7fe f9b0 	bl	8014888 <uxListRemove>
 8016528:	4603      	mov	r3, r0
 801652a:	2b00      	cmp	r3, #0
 801652c:	d115      	bne.n	801655a <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 801652e:	693b      	ldr	r3, [r7, #16]
 8016530:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8016532:	491f      	ldr	r1, [pc, #124]	; (80165b0 <xTaskPriorityDisinherit+0x104>)
 8016534:	4613      	mov	r3, r2
 8016536:	009b      	lsls	r3, r3, #2
 8016538:	4413      	add	r3, r2
 801653a:	009b      	lsls	r3, r3, #2
 801653c:	440b      	add	r3, r1
 801653e:	681b      	ldr	r3, [r3, #0]
 8016540:	2b00      	cmp	r3, #0
 8016542:	d10a      	bne.n	801655a <xTaskPriorityDisinherit+0xae>
 8016544:	693b      	ldr	r3, [r7, #16]
 8016546:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8016548:	2201      	movs	r2, #1
 801654a:	fa02 f303 	lsl.w	r3, r2, r3
 801654e:	43da      	mvns	r2, r3
 8016550:	4b18      	ldr	r3, [pc, #96]	; (80165b4 <xTaskPriorityDisinherit+0x108>)
 8016552:	681b      	ldr	r3, [r3, #0]
 8016554:	4013      	ands	r3, r2
 8016556:	4a17      	ldr	r2, [pc, #92]	; (80165b4 <xTaskPriorityDisinherit+0x108>)
 8016558:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 801655a:	693b      	ldr	r3, [r7, #16]
 801655c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 801655e:	693b      	ldr	r3, [r7, #16]
 8016560:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8016562:	693b      	ldr	r3, [r7, #16]
 8016564:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8016566:	f1c3 0207 	rsb	r2, r3, #7
 801656a:	693b      	ldr	r3, [r7, #16]
 801656c:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 801656e:	693b      	ldr	r3, [r7, #16]
 8016570:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8016572:	2201      	movs	r2, #1
 8016574:	409a      	lsls	r2, r3
 8016576:	4b0f      	ldr	r3, [pc, #60]	; (80165b4 <xTaskPriorityDisinherit+0x108>)
 8016578:	681b      	ldr	r3, [r3, #0]
 801657a:	4313      	orrs	r3, r2
 801657c:	4a0d      	ldr	r2, [pc, #52]	; (80165b4 <xTaskPriorityDisinherit+0x108>)
 801657e:	6013      	str	r3, [r2, #0]
 8016580:	693b      	ldr	r3, [r7, #16]
 8016582:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8016584:	4613      	mov	r3, r2
 8016586:	009b      	lsls	r3, r3, #2
 8016588:	4413      	add	r3, r2
 801658a:	009b      	lsls	r3, r3, #2
 801658c:	4a08      	ldr	r2, [pc, #32]	; (80165b0 <xTaskPriorityDisinherit+0x104>)
 801658e:	441a      	add	r2, r3
 8016590:	693b      	ldr	r3, [r7, #16]
 8016592:	3304      	adds	r3, #4
 8016594:	4619      	mov	r1, r3
 8016596:	4610      	mov	r0, r2
 8016598:	f7fe f919 	bl	80147ce <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 801659c:	2301      	movs	r3, #1
 801659e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80165a0:	697b      	ldr	r3, [r7, #20]
	}
 80165a2:	4618      	mov	r0, r3
 80165a4:	3718      	adds	r7, #24
 80165a6:	46bd      	mov	sp, r7
 80165a8:	bd80      	pop	{r7, pc}
 80165aa:	bf00      	nop
 80165ac:	2000398c 	.word	0x2000398c
 80165b0:	20003990 	.word	0x20003990
 80165b4:	20003a94 	.word	0x20003a94

080165b8 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 80165b8:	b580      	push	{r7, lr}
 80165ba:	b088      	sub	sp, #32
 80165bc:	af00      	add	r7, sp, #0
 80165be:	6078      	str	r0, [r7, #4]
 80165c0:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 80165c2:	687b      	ldr	r3, [r7, #4]
 80165c4:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 80165c6:	2301      	movs	r3, #1
 80165c8:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80165ca:	687b      	ldr	r3, [r7, #4]
 80165cc:	2b00      	cmp	r3, #0
 80165ce:	d077      	beq.n	80166c0 <vTaskPriorityDisinheritAfterTimeout+0x108>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 80165d0:	69bb      	ldr	r3, [r7, #24]
 80165d2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80165d4:	2b00      	cmp	r3, #0
 80165d6:	d10a      	bne.n	80165ee <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 80165d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80165dc:	f383 8811 	msr	BASEPRI, r3
 80165e0:	f3bf 8f6f 	isb	sy
 80165e4:	f3bf 8f4f 	dsb	sy
 80165e8:	60fb      	str	r3, [r7, #12]
}
 80165ea:	bf00      	nop
 80165ec:	e7fe      	b.n	80165ec <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 80165ee:	69bb      	ldr	r3, [r7, #24]
 80165f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80165f2:	683a      	ldr	r2, [r7, #0]
 80165f4:	429a      	cmp	r2, r3
 80165f6:	d902      	bls.n	80165fe <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 80165f8:	683b      	ldr	r3, [r7, #0]
 80165fa:	61fb      	str	r3, [r7, #28]
 80165fc:	e002      	b.n	8016604 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 80165fe:	69bb      	ldr	r3, [r7, #24]
 8016600:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8016602:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8016604:	69bb      	ldr	r3, [r7, #24]
 8016606:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8016608:	69fa      	ldr	r2, [r7, #28]
 801660a:	429a      	cmp	r2, r3
 801660c:	d058      	beq.n	80166c0 <vTaskPriorityDisinheritAfterTimeout+0x108>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 801660e:	69bb      	ldr	r3, [r7, #24]
 8016610:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8016612:	697a      	ldr	r2, [r7, #20]
 8016614:	429a      	cmp	r2, r3
 8016616:	d153      	bne.n	80166c0 <vTaskPriorityDisinheritAfterTimeout+0x108>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8016618:	4b2b      	ldr	r3, [pc, #172]	; (80166c8 <vTaskPriorityDisinheritAfterTimeout+0x110>)
 801661a:	681b      	ldr	r3, [r3, #0]
 801661c:	69ba      	ldr	r2, [r7, #24]
 801661e:	429a      	cmp	r2, r3
 8016620:	d10a      	bne.n	8016638 <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 8016622:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016626:	f383 8811 	msr	BASEPRI, r3
 801662a:	f3bf 8f6f 	isb	sy
 801662e:	f3bf 8f4f 	dsb	sy
 8016632:	60bb      	str	r3, [r7, #8]
}
 8016634:	bf00      	nop
 8016636:	e7fe      	b.n	8016636 <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8016638:	69bb      	ldr	r3, [r7, #24]
 801663a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801663c:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 801663e:	69bb      	ldr	r3, [r7, #24]
 8016640:	69fa      	ldr	r2, [r7, #28]
 8016642:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8016644:	69bb      	ldr	r3, [r7, #24]
 8016646:	699b      	ldr	r3, [r3, #24]
 8016648:	2b00      	cmp	r3, #0
 801664a:	db04      	blt.n	8016656 <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801664c:	69fb      	ldr	r3, [r7, #28]
 801664e:	f1c3 0207 	rsb	r2, r3, #7
 8016652:	69bb      	ldr	r3, [r7, #24]
 8016654:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8016656:	69bb      	ldr	r3, [r7, #24]
 8016658:	6959      	ldr	r1, [r3, #20]
 801665a:	693a      	ldr	r2, [r7, #16]
 801665c:	4613      	mov	r3, r2
 801665e:	009b      	lsls	r3, r3, #2
 8016660:	4413      	add	r3, r2
 8016662:	009b      	lsls	r3, r3, #2
 8016664:	4a19      	ldr	r2, [pc, #100]	; (80166cc <vTaskPriorityDisinheritAfterTimeout+0x114>)
 8016666:	4413      	add	r3, r2
 8016668:	4299      	cmp	r1, r3
 801666a:	d129      	bne.n	80166c0 <vTaskPriorityDisinheritAfterTimeout+0x108>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 801666c:	69bb      	ldr	r3, [r7, #24]
 801666e:	3304      	adds	r3, #4
 8016670:	4618      	mov	r0, r3
 8016672:	f7fe f909 	bl	8014888 <uxListRemove>
 8016676:	4603      	mov	r3, r0
 8016678:	2b00      	cmp	r3, #0
 801667a:	d10a      	bne.n	8016692 <vTaskPriorityDisinheritAfterTimeout+0xda>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 801667c:	69bb      	ldr	r3, [r7, #24]
 801667e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8016680:	2201      	movs	r2, #1
 8016682:	fa02 f303 	lsl.w	r3, r2, r3
 8016686:	43da      	mvns	r2, r3
 8016688:	4b11      	ldr	r3, [pc, #68]	; (80166d0 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 801668a:	681b      	ldr	r3, [r3, #0]
 801668c:	4013      	ands	r3, r2
 801668e:	4a10      	ldr	r2, [pc, #64]	; (80166d0 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8016690:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8016692:	69bb      	ldr	r3, [r7, #24]
 8016694:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8016696:	2201      	movs	r2, #1
 8016698:	409a      	lsls	r2, r3
 801669a:	4b0d      	ldr	r3, [pc, #52]	; (80166d0 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 801669c:	681b      	ldr	r3, [r3, #0]
 801669e:	4313      	orrs	r3, r2
 80166a0:	4a0b      	ldr	r2, [pc, #44]	; (80166d0 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 80166a2:	6013      	str	r3, [r2, #0]
 80166a4:	69bb      	ldr	r3, [r7, #24]
 80166a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80166a8:	4613      	mov	r3, r2
 80166aa:	009b      	lsls	r3, r3, #2
 80166ac:	4413      	add	r3, r2
 80166ae:	009b      	lsls	r3, r3, #2
 80166b0:	4a06      	ldr	r2, [pc, #24]	; (80166cc <vTaskPriorityDisinheritAfterTimeout+0x114>)
 80166b2:	441a      	add	r2, r3
 80166b4:	69bb      	ldr	r3, [r7, #24]
 80166b6:	3304      	adds	r3, #4
 80166b8:	4619      	mov	r1, r3
 80166ba:	4610      	mov	r0, r2
 80166bc:	f7fe f887 	bl	80147ce <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80166c0:	bf00      	nop
 80166c2:	3720      	adds	r7, #32
 80166c4:	46bd      	mov	sp, r7
 80166c6:	bd80      	pop	{r7, pc}
 80166c8:	2000398c 	.word	0x2000398c
 80166cc:	20003990 	.word	0x20003990
 80166d0:	20003a94 	.word	0x20003a94

080166d4 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 80166d4:	b480      	push	{r7}
 80166d6:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 80166d8:	4b07      	ldr	r3, [pc, #28]	; (80166f8 <pvTaskIncrementMutexHeldCount+0x24>)
 80166da:	681b      	ldr	r3, [r3, #0]
 80166dc:	2b00      	cmp	r3, #0
 80166de:	d004      	beq.n	80166ea <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 80166e0:	4b05      	ldr	r3, [pc, #20]	; (80166f8 <pvTaskIncrementMutexHeldCount+0x24>)
 80166e2:	681b      	ldr	r3, [r3, #0]
 80166e4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80166e6:	3201      	adds	r2, #1
 80166e8:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 80166ea:	4b03      	ldr	r3, [pc, #12]	; (80166f8 <pvTaskIncrementMutexHeldCount+0x24>)
 80166ec:	681b      	ldr	r3, [r3, #0]
	}
 80166ee:	4618      	mov	r0, r3
 80166f0:	46bd      	mov	sp, r7
 80166f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80166f6:	4770      	bx	lr
 80166f8:	2000398c 	.word	0x2000398c

080166fc <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80166fc:	b580      	push	{r7, lr}
 80166fe:	b084      	sub	sp, #16
 8016700:	af00      	add	r7, sp, #0
 8016702:	6078      	str	r0, [r7, #4]
 8016704:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8016706:	4b29      	ldr	r3, [pc, #164]	; (80167ac <prvAddCurrentTaskToDelayedList+0xb0>)
 8016708:	681b      	ldr	r3, [r3, #0]
 801670a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 801670c:	4b28      	ldr	r3, [pc, #160]	; (80167b0 <prvAddCurrentTaskToDelayedList+0xb4>)
 801670e:	681b      	ldr	r3, [r3, #0]
 8016710:	3304      	adds	r3, #4
 8016712:	4618      	mov	r0, r3
 8016714:	f7fe f8b8 	bl	8014888 <uxListRemove>
 8016718:	4603      	mov	r3, r0
 801671a:	2b00      	cmp	r3, #0
 801671c:	d10b      	bne.n	8016736 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 801671e:	4b24      	ldr	r3, [pc, #144]	; (80167b0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8016720:	681b      	ldr	r3, [r3, #0]
 8016722:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8016724:	2201      	movs	r2, #1
 8016726:	fa02 f303 	lsl.w	r3, r2, r3
 801672a:	43da      	mvns	r2, r3
 801672c:	4b21      	ldr	r3, [pc, #132]	; (80167b4 <prvAddCurrentTaskToDelayedList+0xb8>)
 801672e:	681b      	ldr	r3, [r3, #0]
 8016730:	4013      	ands	r3, r2
 8016732:	4a20      	ldr	r2, [pc, #128]	; (80167b4 <prvAddCurrentTaskToDelayedList+0xb8>)
 8016734:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8016736:	687b      	ldr	r3, [r7, #4]
 8016738:	f1b3 3fff 	cmp.w	r3, #4294967295
 801673c:	d10a      	bne.n	8016754 <prvAddCurrentTaskToDelayedList+0x58>
 801673e:	683b      	ldr	r3, [r7, #0]
 8016740:	2b00      	cmp	r3, #0
 8016742:	d007      	beq.n	8016754 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8016744:	4b1a      	ldr	r3, [pc, #104]	; (80167b0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8016746:	681b      	ldr	r3, [r3, #0]
 8016748:	3304      	adds	r3, #4
 801674a:	4619      	mov	r1, r3
 801674c:	481a      	ldr	r0, [pc, #104]	; (80167b8 <prvAddCurrentTaskToDelayedList+0xbc>)
 801674e:	f7fe f83e 	bl	80147ce <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8016752:	e026      	b.n	80167a2 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8016754:	68fa      	ldr	r2, [r7, #12]
 8016756:	687b      	ldr	r3, [r7, #4]
 8016758:	4413      	add	r3, r2
 801675a:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 801675c:	4b14      	ldr	r3, [pc, #80]	; (80167b0 <prvAddCurrentTaskToDelayedList+0xb4>)
 801675e:	681b      	ldr	r3, [r3, #0]
 8016760:	68ba      	ldr	r2, [r7, #8]
 8016762:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8016764:	68ba      	ldr	r2, [r7, #8]
 8016766:	68fb      	ldr	r3, [r7, #12]
 8016768:	429a      	cmp	r2, r3
 801676a:	d209      	bcs.n	8016780 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 801676c:	4b13      	ldr	r3, [pc, #76]	; (80167bc <prvAddCurrentTaskToDelayedList+0xc0>)
 801676e:	681a      	ldr	r2, [r3, #0]
 8016770:	4b0f      	ldr	r3, [pc, #60]	; (80167b0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8016772:	681b      	ldr	r3, [r3, #0]
 8016774:	3304      	adds	r3, #4
 8016776:	4619      	mov	r1, r3
 8016778:	4610      	mov	r0, r2
 801677a:	f7fe f84c 	bl	8014816 <vListInsert>
}
 801677e:	e010      	b.n	80167a2 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8016780:	4b0f      	ldr	r3, [pc, #60]	; (80167c0 <prvAddCurrentTaskToDelayedList+0xc4>)
 8016782:	681a      	ldr	r2, [r3, #0]
 8016784:	4b0a      	ldr	r3, [pc, #40]	; (80167b0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8016786:	681b      	ldr	r3, [r3, #0]
 8016788:	3304      	adds	r3, #4
 801678a:	4619      	mov	r1, r3
 801678c:	4610      	mov	r0, r2
 801678e:	f7fe f842 	bl	8014816 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8016792:	4b0c      	ldr	r3, [pc, #48]	; (80167c4 <prvAddCurrentTaskToDelayedList+0xc8>)
 8016794:	681b      	ldr	r3, [r3, #0]
 8016796:	68ba      	ldr	r2, [r7, #8]
 8016798:	429a      	cmp	r2, r3
 801679a:	d202      	bcs.n	80167a2 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 801679c:	4a09      	ldr	r2, [pc, #36]	; (80167c4 <prvAddCurrentTaskToDelayedList+0xc8>)
 801679e:	68bb      	ldr	r3, [r7, #8]
 80167a0:	6013      	str	r3, [r2, #0]
}
 80167a2:	bf00      	nop
 80167a4:	3710      	adds	r7, #16
 80167a6:	46bd      	mov	sp, r7
 80167a8:	bd80      	pop	{r7, pc}
 80167aa:	bf00      	nop
 80167ac:	20003a90 	.word	0x20003a90
 80167b0:	2000398c 	.word	0x2000398c
 80167b4:	20003a94 	.word	0x20003a94
 80167b8:	20003a78 	.word	0x20003a78
 80167bc:	20003a48 	.word	0x20003a48
 80167c0:	20003a44 	.word	0x20003a44
 80167c4:	20003aac 	.word	0x20003aac

080167c8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80167c8:	b480      	push	{r7}
 80167ca:	b085      	sub	sp, #20
 80167cc:	af00      	add	r7, sp, #0
 80167ce:	60f8      	str	r0, [r7, #12]
 80167d0:	60b9      	str	r1, [r7, #8]
 80167d2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80167d4:	68fb      	ldr	r3, [r7, #12]
 80167d6:	3b04      	subs	r3, #4
 80167d8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80167da:	68fb      	ldr	r3, [r7, #12]
 80167dc:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80167e0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80167e2:	68fb      	ldr	r3, [r7, #12]
 80167e4:	3b04      	subs	r3, #4
 80167e6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80167e8:	68bb      	ldr	r3, [r7, #8]
 80167ea:	f023 0201 	bic.w	r2, r3, #1
 80167ee:	68fb      	ldr	r3, [r7, #12]
 80167f0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80167f2:	68fb      	ldr	r3, [r7, #12]
 80167f4:	3b04      	subs	r3, #4
 80167f6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80167f8:	4a0c      	ldr	r2, [pc, #48]	; (801682c <pxPortInitialiseStack+0x64>)
 80167fa:	68fb      	ldr	r3, [r7, #12]
 80167fc:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80167fe:	68fb      	ldr	r3, [r7, #12]
 8016800:	3b14      	subs	r3, #20
 8016802:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8016804:	687a      	ldr	r2, [r7, #4]
 8016806:	68fb      	ldr	r3, [r7, #12]
 8016808:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 801680a:	68fb      	ldr	r3, [r7, #12]
 801680c:	3b04      	subs	r3, #4
 801680e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8016810:	68fb      	ldr	r3, [r7, #12]
 8016812:	f06f 0202 	mvn.w	r2, #2
 8016816:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8016818:	68fb      	ldr	r3, [r7, #12]
 801681a:	3b20      	subs	r3, #32
 801681c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 801681e:	68fb      	ldr	r3, [r7, #12]
}
 8016820:	4618      	mov	r0, r3
 8016822:	3714      	adds	r7, #20
 8016824:	46bd      	mov	sp, r7
 8016826:	f85d 7b04 	ldr.w	r7, [sp], #4
 801682a:	4770      	bx	lr
 801682c:	08016831 	.word	0x08016831

08016830 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8016830:	b480      	push	{r7}
 8016832:	b085      	sub	sp, #20
 8016834:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8016836:	2300      	movs	r3, #0
 8016838:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 801683a:	4b12      	ldr	r3, [pc, #72]	; (8016884 <prvTaskExitError+0x54>)
 801683c:	681b      	ldr	r3, [r3, #0]
 801683e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016842:	d00a      	beq.n	801685a <prvTaskExitError+0x2a>
	__asm volatile
 8016844:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016848:	f383 8811 	msr	BASEPRI, r3
 801684c:	f3bf 8f6f 	isb	sy
 8016850:	f3bf 8f4f 	dsb	sy
 8016854:	60fb      	str	r3, [r7, #12]
}
 8016856:	bf00      	nop
 8016858:	e7fe      	b.n	8016858 <prvTaskExitError+0x28>
	__asm volatile
 801685a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801685e:	f383 8811 	msr	BASEPRI, r3
 8016862:	f3bf 8f6f 	isb	sy
 8016866:	f3bf 8f4f 	dsb	sy
 801686a:	60bb      	str	r3, [r7, #8]
}
 801686c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 801686e:	bf00      	nop
 8016870:	687b      	ldr	r3, [r7, #4]
 8016872:	2b00      	cmp	r3, #0
 8016874:	d0fc      	beq.n	8016870 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8016876:	bf00      	nop
 8016878:	bf00      	nop
 801687a:	3714      	adds	r7, #20
 801687c:	46bd      	mov	sp, r7
 801687e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016882:	4770      	bx	lr
 8016884:	200000bc 	.word	0x200000bc
	...

08016890 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8016890:	4b07      	ldr	r3, [pc, #28]	; (80168b0 <pxCurrentTCBConst2>)
 8016892:	6819      	ldr	r1, [r3, #0]
 8016894:	6808      	ldr	r0, [r1, #0]
 8016896:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801689a:	f380 8809 	msr	PSP, r0
 801689e:	f3bf 8f6f 	isb	sy
 80168a2:	f04f 0000 	mov.w	r0, #0
 80168a6:	f380 8811 	msr	BASEPRI, r0
 80168aa:	4770      	bx	lr
 80168ac:	f3af 8000 	nop.w

080168b0 <pxCurrentTCBConst2>:
 80168b0:	2000398c 	.word	0x2000398c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80168b4:	bf00      	nop
 80168b6:	bf00      	nop

080168b8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80168b8:	4808      	ldr	r0, [pc, #32]	; (80168dc <prvPortStartFirstTask+0x24>)
 80168ba:	6800      	ldr	r0, [r0, #0]
 80168bc:	6800      	ldr	r0, [r0, #0]
 80168be:	f380 8808 	msr	MSP, r0
 80168c2:	f04f 0000 	mov.w	r0, #0
 80168c6:	f380 8814 	msr	CONTROL, r0
 80168ca:	b662      	cpsie	i
 80168cc:	b661      	cpsie	f
 80168ce:	f3bf 8f4f 	dsb	sy
 80168d2:	f3bf 8f6f 	isb	sy
 80168d6:	df00      	svc	0
 80168d8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80168da:	bf00      	nop
 80168dc:	e000ed08 	.word	0xe000ed08

080168e0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80168e0:	b580      	push	{r7, lr}
 80168e2:	b086      	sub	sp, #24
 80168e4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80168e6:	4b46      	ldr	r3, [pc, #280]	; (8016a00 <xPortStartScheduler+0x120>)
 80168e8:	681b      	ldr	r3, [r3, #0]
 80168ea:	4a46      	ldr	r2, [pc, #280]	; (8016a04 <xPortStartScheduler+0x124>)
 80168ec:	4293      	cmp	r3, r2
 80168ee:	d10a      	bne.n	8016906 <xPortStartScheduler+0x26>
	__asm volatile
 80168f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80168f4:	f383 8811 	msr	BASEPRI, r3
 80168f8:	f3bf 8f6f 	isb	sy
 80168fc:	f3bf 8f4f 	dsb	sy
 8016900:	613b      	str	r3, [r7, #16]
}
 8016902:	bf00      	nop
 8016904:	e7fe      	b.n	8016904 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8016906:	4b3e      	ldr	r3, [pc, #248]	; (8016a00 <xPortStartScheduler+0x120>)
 8016908:	681b      	ldr	r3, [r3, #0]
 801690a:	4a3f      	ldr	r2, [pc, #252]	; (8016a08 <xPortStartScheduler+0x128>)
 801690c:	4293      	cmp	r3, r2
 801690e:	d10a      	bne.n	8016926 <xPortStartScheduler+0x46>
	__asm volatile
 8016910:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016914:	f383 8811 	msr	BASEPRI, r3
 8016918:	f3bf 8f6f 	isb	sy
 801691c:	f3bf 8f4f 	dsb	sy
 8016920:	60fb      	str	r3, [r7, #12]
}
 8016922:	bf00      	nop
 8016924:	e7fe      	b.n	8016924 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8016926:	4b39      	ldr	r3, [pc, #228]	; (8016a0c <xPortStartScheduler+0x12c>)
 8016928:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 801692a:	697b      	ldr	r3, [r7, #20]
 801692c:	781b      	ldrb	r3, [r3, #0]
 801692e:	b2db      	uxtb	r3, r3
 8016930:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8016932:	697b      	ldr	r3, [r7, #20]
 8016934:	22ff      	movs	r2, #255	; 0xff
 8016936:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8016938:	697b      	ldr	r3, [r7, #20]
 801693a:	781b      	ldrb	r3, [r3, #0]
 801693c:	b2db      	uxtb	r3, r3
 801693e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8016940:	78fb      	ldrb	r3, [r7, #3]
 8016942:	b2db      	uxtb	r3, r3
 8016944:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8016948:	b2da      	uxtb	r2, r3
 801694a:	4b31      	ldr	r3, [pc, #196]	; (8016a10 <xPortStartScheduler+0x130>)
 801694c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 801694e:	4b31      	ldr	r3, [pc, #196]	; (8016a14 <xPortStartScheduler+0x134>)
 8016950:	2207      	movs	r2, #7
 8016952:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8016954:	e009      	b.n	801696a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8016956:	4b2f      	ldr	r3, [pc, #188]	; (8016a14 <xPortStartScheduler+0x134>)
 8016958:	681b      	ldr	r3, [r3, #0]
 801695a:	3b01      	subs	r3, #1
 801695c:	4a2d      	ldr	r2, [pc, #180]	; (8016a14 <xPortStartScheduler+0x134>)
 801695e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8016960:	78fb      	ldrb	r3, [r7, #3]
 8016962:	b2db      	uxtb	r3, r3
 8016964:	005b      	lsls	r3, r3, #1
 8016966:	b2db      	uxtb	r3, r3
 8016968:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 801696a:	78fb      	ldrb	r3, [r7, #3]
 801696c:	b2db      	uxtb	r3, r3
 801696e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8016972:	2b80      	cmp	r3, #128	; 0x80
 8016974:	d0ef      	beq.n	8016956 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8016976:	4b27      	ldr	r3, [pc, #156]	; (8016a14 <xPortStartScheduler+0x134>)
 8016978:	681b      	ldr	r3, [r3, #0]
 801697a:	f1c3 0307 	rsb	r3, r3, #7
 801697e:	2b04      	cmp	r3, #4
 8016980:	d00a      	beq.n	8016998 <xPortStartScheduler+0xb8>
	__asm volatile
 8016982:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016986:	f383 8811 	msr	BASEPRI, r3
 801698a:	f3bf 8f6f 	isb	sy
 801698e:	f3bf 8f4f 	dsb	sy
 8016992:	60bb      	str	r3, [r7, #8]
}
 8016994:	bf00      	nop
 8016996:	e7fe      	b.n	8016996 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8016998:	4b1e      	ldr	r3, [pc, #120]	; (8016a14 <xPortStartScheduler+0x134>)
 801699a:	681b      	ldr	r3, [r3, #0]
 801699c:	021b      	lsls	r3, r3, #8
 801699e:	4a1d      	ldr	r2, [pc, #116]	; (8016a14 <xPortStartScheduler+0x134>)
 80169a0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80169a2:	4b1c      	ldr	r3, [pc, #112]	; (8016a14 <xPortStartScheduler+0x134>)
 80169a4:	681b      	ldr	r3, [r3, #0]
 80169a6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80169aa:	4a1a      	ldr	r2, [pc, #104]	; (8016a14 <xPortStartScheduler+0x134>)
 80169ac:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80169ae:	687b      	ldr	r3, [r7, #4]
 80169b0:	b2da      	uxtb	r2, r3
 80169b2:	697b      	ldr	r3, [r7, #20]
 80169b4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80169b6:	4b18      	ldr	r3, [pc, #96]	; (8016a18 <xPortStartScheduler+0x138>)
 80169b8:	681b      	ldr	r3, [r3, #0]
 80169ba:	4a17      	ldr	r2, [pc, #92]	; (8016a18 <xPortStartScheduler+0x138>)
 80169bc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80169c0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80169c2:	4b15      	ldr	r3, [pc, #84]	; (8016a18 <xPortStartScheduler+0x138>)
 80169c4:	681b      	ldr	r3, [r3, #0]
 80169c6:	4a14      	ldr	r2, [pc, #80]	; (8016a18 <xPortStartScheduler+0x138>)
 80169c8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80169cc:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80169ce:	f000 f8dd 	bl	8016b8c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80169d2:	4b12      	ldr	r3, [pc, #72]	; (8016a1c <xPortStartScheduler+0x13c>)
 80169d4:	2200      	movs	r2, #0
 80169d6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80169d8:	f000 f8fc 	bl	8016bd4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80169dc:	4b10      	ldr	r3, [pc, #64]	; (8016a20 <xPortStartScheduler+0x140>)
 80169de:	681b      	ldr	r3, [r3, #0]
 80169e0:	4a0f      	ldr	r2, [pc, #60]	; (8016a20 <xPortStartScheduler+0x140>)
 80169e2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80169e6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80169e8:	f7ff ff66 	bl	80168b8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80169ec:	f7ff fa84 	bl	8015ef8 <vTaskSwitchContext>
	prvTaskExitError();
 80169f0:	f7ff ff1e 	bl	8016830 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80169f4:	2300      	movs	r3, #0
}
 80169f6:	4618      	mov	r0, r3
 80169f8:	3718      	adds	r7, #24
 80169fa:	46bd      	mov	sp, r7
 80169fc:	bd80      	pop	{r7, pc}
 80169fe:	bf00      	nop
 8016a00:	e000ed00 	.word	0xe000ed00
 8016a04:	410fc271 	.word	0x410fc271
 8016a08:	410fc270 	.word	0x410fc270
 8016a0c:	e000e400 	.word	0xe000e400
 8016a10:	20003ab8 	.word	0x20003ab8
 8016a14:	20003abc 	.word	0x20003abc
 8016a18:	e000ed20 	.word	0xe000ed20
 8016a1c:	200000bc 	.word	0x200000bc
 8016a20:	e000ef34 	.word	0xe000ef34

08016a24 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8016a24:	b480      	push	{r7}
 8016a26:	b083      	sub	sp, #12
 8016a28:	af00      	add	r7, sp, #0
	__asm volatile
 8016a2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016a2e:	f383 8811 	msr	BASEPRI, r3
 8016a32:	f3bf 8f6f 	isb	sy
 8016a36:	f3bf 8f4f 	dsb	sy
 8016a3a:	607b      	str	r3, [r7, #4]
}
 8016a3c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8016a3e:	4b0f      	ldr	r3, [pc, #60]	; (8016a7c <vPortEnterCritical+0x58>)
 8016a40:	681b      	ldr	r3, [r3, #0]
 8016a42:	3301      	adds	r3, #1
 8016a44:	4a0d      	ldr	r2, [pc, #52]	; (8016a7c <vPortEnterCritical+0x58>)
 8016a46:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8016a48:	4b0c      	ldr	r3, [pc, #48]	; (8016a7c <vPortEnterCritical+0x58>)
 8016a4a:	681b      	ldr	r3, [r3, #0]
 8016a4c:	2b01      	cmp	r3, #1
 8016a4e:	d10f      	bne.n	8016a70 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8016a50:	4b0b      	ldr	r3, [pc, #44]	; (8016a80 <vPortEnterCritical+0x5c>)
 8016a52:	681b      	ldr	r3, [r3, #0]
 8016a54:	b2db      	uxtb	r3, r3
 8016a56:	2b00      	cmp	r3, #0
 8016a58:	d00a      	beq.n	8016a70 <vPortEnterCritical+0x4c>
	__asm volatile
 8016a5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016a5e:	f383 8811 	msr	BASEPRI, r3
 8016a62:	f3bf 8f6f 	isb	sy
 8016a66:	f3bf 8f4f 	dsb	sy
 8016a6a:	603b      	str	r3, [r7, #0]
}
 8016a6c:	bf00      	nop
 8016a6e:	e7fe      	b.n	8016a6e <vPortEnterCritical+0x4a>
	}
}
 8016a70:	bf00      	nop
 8016a72:	370c      	adds	r7, #12
 8016a74:	46bd      	mov	sp, r7
 8016a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016a7a:	4770      	bx	lr
 8016a7c:	200000bc 	.word	0x200000bc
 8016a80:	e000ed04 	.word	0xe000ed04

08016a84 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8016a84:	b480      	push	{r7}
 8016a86:	b083      	sub	sp, #12
 8016a88:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8016a8a:	4b12      	ldr	r3, [pc, #72]	; (8016ad4 <vPortExitCritical+0x50>)
 8016a8c:	681b      	ldr	r3, [r3, #0]
 8016a8e:	2b00      	cmp	r3, #0
 8016a90:	d10a      	bne.n	8016aa8 <vPortExitCritical+0x24>
	__asm volatile
 8016a92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016a96:	f383 8811 	msr	BASEPRI, r3
 8016a9a:	f3bf 8f6f 	isb	sy
 8016a9e:	f3bf 8f4f 	dsb	sy
 8016aa2:	607b      	str	r3, [r7, #4]
}
 8016aa4:	bf00      	nop
 8016aa6:	e7fe      	b.n	8016aa6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8016aa8:	4b0a      	ldr	r3, [pc, #40]	; (8016ad4 <vPortExitCritical+0x50>)
 8016aaa:	681b      	ldr	r3, [r3, #0]
 8016aac:	3b01      	subs	r3, #1
 8016aae:	4a09      	ldr	r2, [pc, #36]	; (8016ad4 <vPortExitCritical+0x50>)
 8016ab0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8016ab2:	4b08      	ldr	r3, [pc, #32]	; (8016ad4 <vPortExitCritical+0x50>)
 8016ab4:	681b      	ldr	r3, [r3, #0]
 8016ab6:	2b00      	cmp	r3, #0
 8016ab8:	d105      	bne.n	8016ac6 <vPortExitCritical+0x42>
 8016aba:	2300      	movs	r3, #0
 8016abc:	603b      	str	r3, [r7, #0]
	__asm volatile
 8016abe:	683b      	ldr	r3, [r7, #0]
 8016ac0:	f383 8811 	msr	BASEPRI, r3
}
 8016ac4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8016ac6:	bf00      	nop
 8016ac8:	370c      	adds	r7, #12
 8016aca:	46bd      	mov	sp, r7
 8016acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016ad0:	4770      	bx	lr
 8016ad2:	bf00      	nop
 8016ad4:	200000bc 	.word	0x200000bc
	...

08016ae0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8016ae0:	f3ef 8009 	mrs	r0, PSP
 8016ae4:	f3bf 8f6f 	isb	sy
 8016ae8:	4b15      	ldr	r3, [pc, #84]	; (8016b40 <pxCurrentTCBConst>)
 8016aea:	681a      	ldr	r2, [r3, #0]
 8016aec:	f01e 0f10 	tst.w	lr, #16
 8016af0:	bf08      	it	eq
 8016af2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8016af6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016afa:	6010      	str	r0, [r2, #0]
 8016afc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8016b00:	f04f 0050 	mov.w	r0, #80	; 0x50
 8016b04:	f380 8811 	msr	BASEPRI, r0
 8016b08:	f3bf 8f4f 	dsb	sy
 8016b0c:	f3bf 8f6f 	isb	sy
 8016b10:	f7ff f9f2 	bl	8015ef8 <vTaskSwitchContext>
 8016b14:	f04f 0000 	mov.w	r0, #0
 8016b18:	f380 8811 	msr	BASEPRI, r0
 8016b1c:	bc09      	pop	{r0, r3}
 8016b1e:	6819      	ldr	r1, [r3, #0]
 8016b20:	6808      	ldr	r0, [r1, #0]
 8016b22:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016b26:	f01e 0f10 	tst.w	lr, #16
 8016b2a:	bf08      	it	eq
 8016b2c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8016b30:	f380 8809 	msr	PSP, r0
 8016b34:	f3bf 8f6f 	isb	sy
 8016b38:	4770      	bx	lr
 8016b3a:	bf00      	nop
 8016b3c:	f3af 8000 	nop.w

08016b40 <pxCurrentTCBConst>:
 8016b40:	2000398c 	.word	0x2000398c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8016b44:	bf00      	nop
 8016b46:	bf00      	nop

08016b48 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8016b48:	b580      	push	{r7, lr}
 8016b4a:	b082      	sub	sp, #8
 8016b4c:	af00      	add	r7, sp, #0
	__asm volatile
 8016b4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016b52:	f383 8811 	msr	BASEPRI, r3
 8016b56:	f3bf 8f6f 	isb	sy
 8016b5a:	f3bf 8f4f 	dsb	sy
 8016b5e:	607b      	str	r3, [r7, #4]
}
 8016b60:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8016b62:	f7ff f911 	bl	8015d88 <xTaskIncrementTick>
 8016b66:	4603      	mov	r3, r0
 8016b68:	2b00      	cmp	r3, #0
 8016b6a:	d003      	beq.n	8016b74 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8016b6c:	4b06      	ldr	r3, [pc, #24]	; (8016b88 <SysTick_Handler+0x40>)
 8016b6e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8016b72:	601a      	str	r2, [r3, #0]
 8016b74:	2300      	movs	r3, #0
 8016b76:	603b      	str	r3, [r7, #0]
	__asm volatile
 8016b78:	683b      	ldr	r3, [r7, #0]
 8016b7a:	f383 8811 	msr	BASEPRI, r3
}
 8016b7e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8016b80:	bf00      	nop
 8016b82:	3708      	adds	r7, #8
 8016b84:	46bd      	mov	sp, r7
 8016b86:	bd80      	pop	{r7, pc}
 8016b88:	e000ed04 	.word	0xe000ed04

08016b8c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8016b8c:	b480      	push	{r7}
 8016b8e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8016b90:	4b0b      	ldr	r3, [pc, #44]	; (8016bc0 <vPortSetupTimerInterrupt+0x34>)
 8016b92:	2200      	movs	r2, #0
 8016b94:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8016b96:	4b0b      	ldr	r3, [pc, #44]	; (8016bc4 <vPortSetupTimerInterrupt+0x38>)
 8016b98:	2200      	movs	r2, #0
 8016b9a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8016b9c:	4b0a      	ldr	r3, [pc, #40]	; (8016bc8 <vPortSetupTimerInterrupt+0x3c>)
 8016b9e:	681b      	ldr	r3, [r3, #0]
 8016ba0:	4a0a      	ldr	r2, [pc, #40]	; (8016bcc <vPortSetupTimerInterrupt+0x40>)
 8016ba2:	fba2 2303 	umull	r2, r3, r2, r3
 8016ba6:	099b      	lsrs	r3, r3, #6
 8016ba8:	4a09      	ldr	r2, [pc, #36]	; (8016bd0 <vPortSetupTimerInterrupt+0x44>)
 8016baa:	3b01      	subs	r3, #1
 8016bac:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8016bae:	4b04      	ldr	r3, [pc, #16]	; (8016bc0 <vPortSetupTimerInterrupt+0x34>)
 8016bb0:	2207      	movs	r2, #7
 8016bb2:	601a      	str	r2, [r3, #0]
}
 8016bb4:	bf00      	nop
 8016bb6:	46bd      	mov	sp, r7
 8016bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016bbc:	4770      	bx	lr
 8016bbe:	bf00      	nop
 8016bc0:	e000e010 	.word	0xe000e010
 8016bc4:	e000e018 	.word	0xe000e018
 8016bc8:	20000008 	.word	0x20000008
 8016bcc:	10624dd3 	.word	0x10624dd3
 8016bd0:	e000e014 	.word	0xe000e014

08016bd4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8016bd4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8016be4 <vPortEnableVFP+0x10>
 8016bd8:	6801      	ldr	r1, [r0, #0]
 8016bda:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8016bde:	6001      	str	r1, [r0, #0]
 8016be0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8016be2:	bf00      	nop
 8016be4:	e000ed88 	.word	0xe000ed88

08016be8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8016be8:	b480      	push	{r7}
 8016bea:	b085      	sub	sp, #20
 8016bec:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8016bee:	f3ef 8305 	mrs	r3, IPSR
 8016bf2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8016bf4:	68fb      	ldr	r3, [r7, #12]
 8016bf6:	2b0f      	cmp	r3, #15
 8016bf8:	d914      	bls.n	8016c24 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8016bfa:	4a17      	ldr	r2, [pc, #92]	; (8016c58 <vPortValidateInterruptPriority+0x70>)
 8016bfc:	68fb      	ldr	r3, [r7, #12]
 8016bfe:	4413      	add	r3, r2
 8016c00:	781b      	ldrb	r3, [r3, #0]
 8016c02:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8016c04:	4b15      	ldr	r3, [pc, #84]	; (8016c5c <vPortValidateInterruptPriority+0x74>)
 8016c06:	781b      	ldrb	r3, [r3, #0]
 8016c08:	7afa      	ldrb	r2, [r7, #11]
 8016c0a:	429a      	cmp	r2, r3
 8016c0c:	d20a      	bcs.n	8016c24 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8016c0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016c12:	f383 8811 	msr	BASEPRI, r3
 8016c16:	f3bf 8f6f 	isb	sy
 8016c1a:	f3bf 8f4f 	dsb	sy
 8016c1e:	607b      	str	r3, [r7, #4]
}
 8016c20:	bf00      	nop
 8016c22:	e7fe      	b.n	8016c22 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8016c24:	4b0e      	ldr	r3, [pc, #56]	; (8016c60 <vPortValidateInterruptPriority+0x78>)
 8016c26:	681b      	ldr	r3, [r3, #0]
 8016c28:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8016c2c:	4b0d      	ldr	r3, [pc, #52]	; (8016c64 <vPortValidateInterruptPriority+0x7c>)
 8016c2e:	681b      	ldr	r3, [r3, #0]
 8016c30:	429a      	cmp	r2, r3
 8016c32:	d90a      	bls.n	8016c4a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8016c34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016c38:	f383 8811 	msr	BASEPRI, r3
 8016c3c:	f3bf 8f6f 	isb	sy
 8016c40:	f3bf 8f4f 	dsb	sy
 8016c44:	603b      	str	r3, [r7, #0]
}
 8016c46:	bf00      	nop
 8016c48:	e7fe      	b.n	8016c48 <vPortValidateInterruptPriority+0x60>
	}
 8016c4a:	bf00      	nop
 8016c4c:	3714      	adds	r7, #20
 8016c4e:	46bd      	mov	sp, r7
 8016c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016c54:	4770      	bx	lr
 8016c56:	bf00      	nop
 8016c58:	e000e3f0 	.word	0xe000e3f0
 8016c5c:	20003ab8 	.word	0x20003ab8
 8016c60:	e000ed0c 	.word	0xe000ed0c
 8016c64:	20003abc 	.word	0x20003abc

08016c68 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8016c68:	b580      	push	{r7, lr}
 8016c6a:	b08a      	sub	sp, #40	; 0x28
 8016c6c:	af00      	add	r7, sp, #0
 8016c6e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8016c70:	2300      	movs	r3, #0
 8016c72:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8016c74:	f7fe ffbc 	bl	8015bf0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8016c78:	4b5b      	ldr	r3, [pc, #364]	; (8016de8 <pvPortMalloc+0x180>)
 8016c7a:	681b      	ldr	r3, [r3, #0]
 8016c7c:	2b00      	cmp	r3, #0
 8016c7e:	d101      	bne.n	8016c84 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8016c80:	f000 f920 	bl	8016ec4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8016c84:	4b59      	ldr	r3, [pc, #356]	; (8016dec <pvPortMalloc+0x184>)
 8016c86:	681a      	ldr	r2, [r3, #0]
 8016c88:	687b      	ldr	r3, [r7, #4]
 8016c8a:	4013      	ands	r3, r2
 8016c8c:	2b00      	cmp	r3, #0
 8016c8e:	f040 8093 	bne.w	8016db8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8016c92:	687b      	ldr	r3, [r7, #4]
 8016c94:	2b00      	cmp	r3, #0
 8016c96:	d01d      	beq.n	8016cd4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8016c98:	2208      	movs	r2, #8
 8016c9a:	687b      	ldr	r3, [r7, #4]
 8016c9c:	4413      	add	r3, r2
 8016c9e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8016ca0:	687b      	ldr	r3, [r7, #4]
 8016ca2:	f003 0307 	and.w	r3, r3, #7
 8016ca6:	2b00      	cmp	r3, #0
 8016ca8:	d014      	beq.n	8016cd4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8016caa:	687b      	ldr	r3, [r7, #4]
 8016cac:	f023 0307 	bic.w	r3, r3, #7
 8016cb0:	3308      	adds	r3, #8
 8016cb2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8016cb4:	687b      	ldr	r3, [r7, #4]
 8016cb6:	f003 0307 	and.w	r3, r3, #7
 8016cba:	2b00      	cmp	r3, #0
 8016cbc:	d00a      	beq.n	8016cd4 <pvPortMalloc+0x6c>
	__asm volatile
 8016cbe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016cc2:	f383 8811 	msr	BASEPRI, r3
 8016cc6:	f3bf 8f6f 	isb	sy
 8016cca:	f3bf 8f4f 	dsb	sy
 8016cce:	617b      	str	r3, [r7, #20]
}
 8016cd0:	bf00      	nop
 8016cd2:	e7fe      	b.n	8016cd2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8016cd4:	687b      	ldr	r3, [r7, #4]
 8016cd6:	2b00      	cmp	r3, #0
 8016cd8:	d06e      	beq.n	8016db8 <pvPortMalloc+0x150>
 8016cda:	4b45      	ldr	r3, [pc, #276]	; (8016df0 <pvPortMalloc+0x188>)
 8016cdc:	681b      	ldr	r3, [r3, #0]
 8016cde:	687a      	ldr	r2, [r7, #4]
 8016ce0:	429a      	cmp	r2, r3
 8016ce2:	d869      	bhi.n	8016db8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8016ce4:	4b43      	ldr	r3, [pc, #268]	; (8016df4 <pvPortMalloc+0x18c>)
 8016ce6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8016ce8:	4b42      	ldr	r3, [pc, #264]	; (8016df4 <pvPortMalloc+0x18c>)
 8016cea:	681b      	ldr	r3, [r3, #0]
 8016cec:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8016cee:	e004      	b.n	8016cfa <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8016cf0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016cf2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8016cf4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016cf6:	681b      	ldr	r3, [r3, #0]
 8016cf8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8016cfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016cfc:	685b      	ldr	r3, [r3, #4]
 8016cfe:	687a      	ldr	r2, [r7, #4]
 8016d00:	429a      	cmp	r2, r3
 8016d02:	d903      	bls.n	8016d0c <pvPortMalloc+0xa4>
 8016d04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016d06:	681b      	ldr	r3, [r3, #0]
 8016d08:	2b00      	cmp	r3, #0
 8016d0a:	d1f1      	bne.n	8016cf0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8016d0c:	4b36      	ldr	r3, [pc, #216]	; (8016de8 <pvPortMalloc+0x180>)
 8016d0e:	681b      	ldr	r3, [r3, #0]
 8016d10:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8016d12:	429a      	cmp	r2, r3
 8016d14:	d050      	beq.n	8016db8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8016d16:	6a3b      	ldr	r3, [r7, #32]
 8016d18:	681b      	ldr	r3, [r3, #0]
 8016d1a:	2208      	movs	r2, #8
 8016d1c:	4413      	add	r3, r2
 8016d1e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8016d20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016d22:	681a      	ldr	r2, [r3, #0]
 8016d24:	6a3b      	ldr	r3, [r7, #32]
 8016d26:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8016d28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016d2a:	685a      	ldr	r2, [r3, #4]
 8016d2c:	687b      	ldr	r3, [r7, #4]
 8016d2e:	1ad2      	subs	r2, r2, r3
 8016d30:	2308      	movs	r3, #8
 8016d32:	005b      	lsls	r3, r3, #1
 8016d34:	429a      	cmp	r2, r3
 8016d36:	d91f      	bls.n	8016d78 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8016d38:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8016d3a:	687b      	ldr	r3, [r7, #4]
 8016d3c:	4413      	add	r3, r2
 8016d3e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8016d40:	69bb      	ldr	r3, [r7, #24]
 8016d42:	f003 0307 	and.w	r3, r3, #7
 8016d46:	2b00      	cmp	r3, #0
 8016d48:	d00a      	beq.n	8016d60 <pvPortMalloc+0xf8>
	__asm volatile
 8016d4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016d4e:	f383 8811 	msr	BASEPRI, r3
 8016d52:	f3bf 8f6f 	isb	sy
 8016d56:	f3bf 8f4f 	dsb	sy
 8016d5a:	613b      	str	r3, [r7, #16]
}
 8016d5c:	bf00      	nop
 8016d5e:	e7fe      	b.n	8016d5e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8016d60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016d62:	685a      	ldr	r2, [r3, #4]
 8016d64:	687b      	ldr	r3, [r7, #4]
 8016d66:	1ad2      	subs	r2, r2, r3
 8016d68:	69bb      	ldr	r3, [r7, #24]
 8016d6a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8016d6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016d6e:	687a      	ldr	r2, [r7, #4]
 8016d70:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8016d72:	69b8      	ldr	r0, [r7, #24]
 8016d74:	f000 f908 	bl	8016f88 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8016d78:	4b1d      	ldr	r3, [pc, #116]	; (8016df0 <pvPortMalloc+0x188>)
 8016d7a:	681a      	ldr	r2, [r3, #0]
 8016d7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016d7e:	685b      	ldr	r3, [r3, #4]
 8016d80:	1ad3      	subs	r3, r2, r3
 8016d82:	4a1b      	ldr	r2, [pc, #108]	; (8016df0 <pvPortMalloc+0x188>)
 8016d84:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8016d86:	4b1a      	ldr	r3, [pc, #104]	; (8016df0 <pvPortMalloc+0x188>)
 8016d88:	681a      	ldr	r2, [r3, #0]
 8016d8a:	4b1b      	ldr	r3, [pc, #108]	; (8016df8 <pvPortMalloc+0x190>)
 8016d8c:	681b      	ldr	r3, [r3, #0]
 8016d8e:	429a      	cmp	r2, r3
 8016d90:	d203      	bcs.n	8016d9a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8016d92:	4b17      	ldr	r3, [pc, #92]	; (8016df0 <pvPortMalloc+0x188>)
 8016d94:	681b      	ldr	r3, [r3, #0]
 8016d96:	4a18      	ldr	r2, [pc, #96]	; (8016df8 <pvPortMalloc+0x190>)
 8016d98:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8016d9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016d9c:	685a      	ldr	r2, [r3, #4]
 8016d9e:	4b13      	ldr	r3, [pc, #76]	; (8016dec <pvPortMalloc+0x184>)
 8016da0:	681b      	ldr	r3, [r3, #0]
 8016da2:	431a      	orrs	r2, r3
 8016da4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016da6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8016da8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016daa:	2200      	movs	r2, #0
 8016dac:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8016dae:	4b13      	ldr	r3, [pc, #76]	; (8016dfc <pvPortMalloc+0x194>)
 8016db0:	681b      	ldr	r3, [r3, #0]
 8016db2:	3301      	adds	r3, #1
 8016db4:	4a11      	ldr	r2, [pc, #68]	; (8016dfc <pvPortMalloc+0x194>)
 8016db6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8016db8:	f7fe ff28 	bl	8015c0c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8016dbc:	69fb      	ldr	r3, [r7, #28]
 8016dbe:	f003 0307 	and.w	r3, r3, #7
 8016dc2:	2b00      	cmp	r3, #0
 8016dc4:	d00a      	beq.n	8016ddc <pvPortMalloc+0x174>
	__asm volatile
 8016dc6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016dca:	f383 8811 	msr	BASEPRI, r3
 8016dce:	f3bf 8f6f 	isb	sy
 8016dd2:	f3bf 8f4f 	dsb	sy
 8016dd6:	60fb      	str	r3, [r7, #12]
}
 8016dd8:	bf00      	nop
 8016dda:	e7fe      	b.n	8016dda <pvPortMalloc+0x172>
	return pvReturn;
 8016ddc:	69fb      	ldr	r3, [r7, #28]
}
 8016dde:	4618      	mov	r0, r3
 8016de0:	3728      	adds	r7, #40	; 0x28
 8016de2:	46bd      	mov	sp, r7
 8016de4:	bd80      	pop	{r7, pc}
 8016de6:	bf00      	nop
 8016de8:	200076c8 	.word	0x200076c8
 8016dec:	200076dc 	.word	0x200076dc
 8016df0:	200076cc 	.word	0x200076cc
 8016df4:	200076c0 	.word	0x200076c0
 8016df8:	200076d0 	.word	0x200076d0
 8016dfc:	200076d4 	.word	0x200076d4

08016e00 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8016e00:	b580      	push	{r7, lr}
 8016e02:	b086      	sub	sp, #24
 8016e04:	af00      	add	r7, sp, #0
 8016e06:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8016e08:	687b      	ldr	r3, [r7, #4]
 8016e0a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8016e0c:	687b      	ldr	r3, [r7, #4]
 8016e0e:	2b00      	cmp	r3, #0
 8016e10:	d04d      	beq.n	8016eae <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8016e12:	2308      	movs	r3, #8
 8016e14:	425b      	negs	r3, r3
 8016e16:	697a      	ldr	r2, [r7, #20]
 8016e18:	4413      	add	r3, r2
 8016e1a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8016e1c:	697b      	ldr	r3, [r7, #20]
 8016e1e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8016e20:	693b      	ldr	r3, [r7, #16]
 8016e22:	685a      	ldr	r2, [r3, #4]
 8016e24:	4b24      	ldr	r3, [pc, #144]	; (8016eb8 <vPortFree+0xb8>)
 8016e26:	681b      	ldr	r3, [r3, #0]
 8016e28:	4013      	ands	r3, r2
 8016e2a:	2b00      	cmp	r3, #0
 8016e2c:	d10a      	bne.n	8016e44 <vPortFree+0x44>
	__asm volatile
 8016e2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016e32:	f383 8811 	msr	BASEPRI, r3
 8016e36:	f3bf 8f6f 	isb	sy
 8016e3a:	f3bf 8f4f 	dsb	sy
 8016e3e:	60fb      	str	r3, [r7, #12]
}
 8016e40:	bf00      	nop
 8016e42:	e7fe      	b.n	8016e42 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8016e44:	693b      	ldr	r3, [r7, #16]
 8016e46:	681b      	ldr	r3, [r3, #0]
 8016e48:	2b00      	cmp	r3, #0
 8016e4a:	d00a      	beq.n	8016e62 <vPortFree+0x62>
	__asm volatile
 8016e4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016e50:	f383 8811 	msr	BASEPRI, r3
 8016e54:	f3bf 8f6f 	isb	sy
 8016e58:	f3bf 8f4f 	dsb	sy
 8016e5c:	60bb      	str	r3, [r7, #8]
}
 8016e5e:	bf00      	nop
 8016e60:	e7fe      	b.n	8016e60 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8016e62:	693b      	ldr	r3, [r7, #16]
 8016e64:	685a      	ldr	r2, [r3, #4]
 8016e66:	4b14      	ldr	r3, [pc, #80]	; (8016eb8 <vPortFree+0xb8>)
 8016e68:	681b      	ldr	r3, [r3, #0]
 8016e6a:	4013      	ands	r3, r2
 8016e6c:	2b00      	cmp	r3, #0
 8016e6e:	d01e      	beq.n	8016eae <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8016e70:	693b      	ldr	r3, [r7, #16]
 8016e72:	681b      	ldr	r3, [r3, #0]
 8016e74:	2b00      	cmp	r3, #0
 8016e76:	d11a      	bne.n	8016eae <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8016e78:	693b      	ldr	r3, [r7, #16]
 8016e7a:	685a      	ldr	r2, [r3, #4]
 8016e7c:	4b0e      	ldr	r3, [pc, #56]	; (8016eb8 <vPortFree+0xb8>)
 8016e7e:	681b      	ldr	r3, [r3, #0]
 8016e80:	43db      	mvns	r3, r3
 8016e82:	401a      	ands	r2, r3
 8016e84:	693b      	ldr	r3, [r7, #16]
 8016e86:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8016e88:	f7fe feb2 	bl	8015bf0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8016e8c:	693b      	ldr	r3, [r7, #16]
 8016e8e:	685a      	ldr	r2, [r3, #4]
 8016e90:	4b0a      	ldr	r3, [pc, #40]	; (8016ebc <vPortFree+0xbc>)
 8016e92:	681b      	ldr	r3, [r3, #0]
 8016e94:	4413      	add	r3, r2
 8016e96:	4a09      	ldr	r2, [pc, #36]	; (8016ebc <vPortFree+0xbc>)
 8016e98:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8016e9a:	6938      	ldr	r0, [r7, #16]
 8016e9c:	f000 f874 	bl	8016f88 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8016ea0:	4b07      	ldr	r3, [pc, #28]	; (8016ec0 <vPortFree+0xc0>)
 8016ea2:	681b      	ldr	r3, [r3, #0]
 8016ea4:	3301      	adds	r3, #1
 8016ea6:	4a06      	ldr	r2, [pc, #24]	; (8016ec0 <vPortFree+0xc0>)
 8016ea8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8016eaa:	f7fe feaf 	bl	8015c0c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8016eae:	bf00      	nop
 8016eb0:	3718      	adds	r7, #24
 8016eb2:	46bd      	mov	sp, r7
 8016eb4:	bd80      	pop	{r7, pc}
 8016eb6:	bf00      	nop
 8016eb8:	200076dc 	.word	0x200076dc
 8016ebc:	200076cc 	.word	0x200076cc
 8016ec0:	200076d8 	.word	0x200076d8

08016ec4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8016ec4:	b480      	push	{r7}
 8016ec6:	b085      	sub	sp, #20
 8016ec8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8016eca:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8016ece:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8016ed0:	4b27      	ldr	r3, [pc, #156]	; (8016f70 <prvHeapInit+0xac>)
 8016ed2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8016ed4:	68fb      	ldr	r3, [r7, #12]
 8016ed6:	f003 0307 	and.w	r3, r3, #7
 8016eda:	2b00      	cmp	r3, #0
 8016edc:	d00c      	beq.n	8016ef8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8016ede:	68fb      	ldr	r3, [r7, #12]
 8016ee0:	3307      	adds	r3, #7
 8016ee2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8016ee4:	68fb      	ldr	r3, [r7, #12]
 8016ee6:	f023 0307 	bic.w	r3, r3, #7
 8016eea:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8016eec:	68ba      	ldr	r2, [r7, #8]
 8016eee:	68fb      	ldr	r3, [r7, #12]
 8016ef0:	1ad3      	subs	r3, r2, r3
 8016ef2:	4a1f      	ldr	r2, [pc, #124]	; (8016f70 <prvHeapInit+0xac>)
 8016ef4:	4413      	add	r3, r2
 8016ef6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8016ef8:	68fb      	ldr	r3, [r7, #12]
 8016efa:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8016efc:	4a1d      	ldr	r2, [pc, #116]	; (8016f74 <prvHeapInit+0xb0>)
 8016efe:	687b      	ldr	r3, [r7, #4]
 8016f00:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8016f02:	4b1c      	ldr	r3, [pc, #112]	; (8016f74 <prvHeapInit+0xb0>)
 8016f04:	2200      	movs	r2, #0
 8016f06:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8016f08:	687b      	ldr	r3, [r7, #4]
 8016f0a:	68ba      	ldr	r2, [r7, #8]
 8016f0c:	4413      	add	r3, r2
 8016f0e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8016f10:	2208      	movs	r2, #8
 8016f12:	68fb      	ldr	r3, [r7, #12]
 8016f14:	1a9b      	subs	r3, r3, r2
 8016f16:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8016f18:	68fb      	ldr	r3, [r7, #12]
 8016f1a:	f023 0307 	bic.w	r3, r3, #7
 8016f1e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8016f20:	68fb      	ldr	r3, [r7, #12]
 8016f22:	4a15      	ldr	r2, [pc, #84]	; (8016f78 <prvHeapInit+0xb4>)
 8016f24:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8016f26:	4b14      	ldr	r3, [pc, #80]	; (8016f78 <prvHeapInit+0xb4>)
 8016f28:	681b      	ldr	r3, [r3, #0]
 8016f2a:	2200      	movs	r2, #0
 8016f2c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8016f2e:	4b12      	ldr	r3, [pc, #72]	; (8016f78 <prvHeapInit+0xb4>)
 8016f30:	681b      	ldr	r3, [r3, #0]
 8016f32:	2200      	movs	r2, #0
 8016f34:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8016f36:	687b      	ldr	r3, [r7, #4]
 8016f38:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8016f3a:	683b      	ldr	r3, [r7, #0]
 8016f3c:	68fa      	ldr	r2, [r7, #12]
 8016f3e:	1ad2      	subs	r2, r2, r3
 8016f40:	683b      	ldr	r3, [r7, #0]
 8016f42:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8016f44:	4b0c      	ldr	r3, [pc, #48]	; (8016f78 <prvHeapInit+0xb4>)
 8016f46:	681a      	ldr	r2, [r3, #0]
 8016f48:	683b      	ldr	r3, [r7, #0]
 8016f4a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8016f4c:	683b      	ldr	r3, [r7, #0]
 8016f4e:	685b      	ldr	r3, [r3, #4]
 8016f50:	4a0a      	ldr	r2, [pc, #40]	; (8016f7c <prvHeapInit+0xb8>)
 8016f52:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8016f54:	683b      	ldr	r3, [r7, #0]
 8016f56:	685b      	ldr	r3, [r3, #4]
 8016f58:	4a09      	ldr	r2, [pc, #36]	; (8016f80 <prvHeapInit+0xbc>)
 8016f5a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8016f5c:	4b09      	ldr	r3, [pc, #36]	; (8016f84 <prvHeapInit+0xc0>)
 8016f5e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8016f62:	601a      	str	r2, [r3, #0]
}
 8016f64:	bf00      	nop
 8016f66:	3714      	adds	r7, #20
 8016f68:	46bd      	mov	sp, r7
 8016f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016f6e:	4770      	bx	lr
 8016f70:	20003ac0 	.word	0x20003ac0
 8016f74:	200076c0 	.word	0x200076c0
 8016f78:	200076c8 	.word	0x200076c8
 8016f7c:	200076d0 	.word	0x200076d0
 8016f80:	200076cc 	.word	0x200076cc
 8016f84:	200076dc 	.word	0x200076dc

08016f88 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8016f88:	b480      	push	{r7}
 8016f8a:	b085      	sub	sp, #20
 8016f8c:	af00      	add	r7, sp, #0
 8016f8e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8016f90:	4b28      	ldr	r3, [pc, #160]	; (8017034 <prvInsertBlockIntoFreeList+0xac>)
 8016f92:	60fb      	str	r3, [r7, #12]
 8016f94:	e002      	b.n	8016f9c <prvInsertBlockIntoFreeList+0x14>
 8016f96:	68fb      	ldr	r3, [r7, #12]
 8016f98:	681b      	ldr	r3, [r3, #0]
 8016f9a:	60fb      	str	r3, [r7, #12]
 8016f9c:	68fb      	ldr	r3, [r7, #12]
 8016f9e:	681b      	ldr	r3, [r3, #0]
 8016fa0:	687a      	ldr	r2, [r7, #4]
 8016fa2:	429a      	cmp	r2, r3
 8016fa4:	d8f7      	bhi.n	8016f96 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8016fa6:	68fb      	ldr	r3, [r7, #12]
 8016fa8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8016faa:	68fb      	ldr	r3, [r7, #12]
 8016fac:	685b      	ldr	r3, [r3, #4]
 8016fae:	68ba      	ldr	r2, [r7, #8]
 8016fb0:	4413      	add	r3, r2
 8016fb2:	687a      	ldr	r2, [r7, #4]
 8016fb4:	429a      	cmp	r2, r3
 8016fb6:	d108      	bne.n	8016fca <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8016fb8:	68fb      	ldr	r3, [r7, #12]
 8016fba:	685a      	ldr	r2, [r3, #4]
 8016fbc:	687b      	ldr	r3, [r7, #4]
 8016fbe:	685b      	ldr	r3, [r3, #4]
 8016fc0:	441a      	add	r2, r3
 8016fc2:	68fb      	ldr	r3, [r7, #12]
 8016fc4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8016fc6:	68fb      	ldr	r3, [r7, #12]
 8016fc8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8016fca:	687b      	ldr	r3, [r7, #4]
 8016fcc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8016fce:	687b      	ldr	r3, [r7, #4]
 8016fd0:	685b      	ldr	r3, [r3, #4]
 8016fd2:	68ba      	ldr	r2, [r7, #8]
 8016fd4:	441a      	add	r2, r3
 8016fd6:	68fb      	ldr	r3, [r7, #12]
 8016fd8:	681b      	ldr	r3, [r3, #0]
 8016fda:	429a      	cmp	r2, r3
 8016fdc:	d118      	bne.n	8017010 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8016fde:	68fb      	ldr	r3, [r7, #12]
 8016fe0:	681a      	ldr	r2, [r3, #0]
 8016fe2:	4b15      	ldr	r3, [pc, #84]	; (8017038 <prvInsertBlockIntoFreeList+0xb0>)
 8016fe4:	681b      	ldr	r3, [r3, #0]
 8016fe6:	429a      	cmp	r2, r3
 8016fe8:	d00d      	beq.n	8017006 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8016fea:	687b      	ldr	r3, [r7, #4]
 8016fec:	685a      	ldr	r2, [r3, #4]
 8016fee:	68fb      	ldr	r3, [r7, #12]
 8016ff0:	681b      	ldr	r3, [r3, #0]
 8016ff2:	685b      	ldr	r3, [r3, #4]
 8016ff4:	441a      	add	r2, r3
 8016ff6:	687b      	ldr	r3, [r7, #4]
 8016ff8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8016ffa:	68fb      	ldr	r3, [r7, #12]
 8016ffc:	681b      	ldr	r3, [r3, #0]
 8016ffe:	681a      	ldr	r2, [r3, #0]
 8017000:	687b      	ldr	r3, [r7, #4]
 8017002:	601a      	str	r2, [r3, #0]
 8017004:	e008      	b.n	8017018 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8017006:	4b0c      	ldr	r3, [pc, #48]	; (8017038 <prvInsertBlockIntoFreeList+0xb0>)
 8017008:	681a      	ldr	r2, [r3, #0]
 801700a:	687b      	ldr	r3, [r7, #4]
 801700c:	601a      	str	r2, [r3, #0]
 801700e:	e003      	b.n	8017018 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8017010:	68fb      	ldr	r3, [r7, #12]
 8017012:	681a      	ldr	r2, [r3, #0]
 8017014:	687b      	ldr	r3, [r7, #4]
 8017016:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8017018:	68fa      	ldr	r2, [r7, #12]
 801701a:	687b      	ldr	r3, [r7, #4]
 801701c:	429a      	cmp	r2, r3
 801701e:	d002      	beq.n	8017026 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8017020:	68fb      	ldr	r3, [r7, #12]
 8017022:	687a      	ldr	r2, [r7, #4]
 8017024:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8017026:	bf00      	nop
 8017028:	3714      	adds	r7, #20
 801702a:	46bd      	mov	sp, r7
 801702c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017030:	4770      	bx	lr
 8017032:	bf00      	nop
 8017034:	200076c0 	.word	0x200076c0
 8017038:	200076c8 	.word	0x200076c8

0801703c <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 801703c:	b580      	push	{r7, lr}
 801703e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8017040:	2200      	movs	r2, #0
 8017042:	4912      	ldr	r1, [pc, #72]	; (801708c <MX_USB_DEVICE_Init+0x50>)
 8017044:	4812      	ldr	r0, [pc, #72]	; (8017090 <MX_USB_DEVICE_Init+0x54>)
 8017046:	f7f8 fb80 	bl	800f74a <USBD_Init>
 801704a:	4603      	mov	r3, r0
 801704c:	2b00      	cmp	r3, #0
 801704e:	d001      	beq.n	8017054 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8017050:	f7eb f9da 	bl	8002408 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_MSC) != USBD_OK)
 8017054:	490f      	ldr	r1, [pc, #60]	; (8017094 <MX_USB_DEVICE_Init+0x58>)
 8017056:	480e      	ldr	r0, [pc, #56]	; (8017090 <MX_USB_DEVICE_Init+0x54>)
 8017058:	f7f8 fba7 	bl	800f7aa <USBD_RegisterClass>
 801705c:	4603      	mov	r3, r0
 801705e:	2b00      	cmp	r3, #0
 8017060:	d001      	beq.n	8017066 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8017062:	f7eb f9d1 	bl	8002408 <Error_Handler>
  }
  if (USBD_MSC_RegisterStorage(&hUsbDeviceFS, &USBD_Storage_Interface_fops_FS) != USBD_OK)
 8017066:	490c      	ldr	r1, [pc, #48]	; (8017098 <MX_USB_DEVICE_Init+0x5c>)
 8017068:	4809      	ldr	r0, [pc, #36]	; (8017090 <MX_USB_DEVICE_Init+0x54>)
 801706a:	f7f6 fe51 	bl	800dd10 <USBD_MSC_RegisterStorage>
 801706e:	4603      	mov	r3, r0
 8017070:	2b00      	cmp	r3, #0
 8017072:	d001      	beq.n	8017078 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8017074:	f7eb f9c8 	bl	8002408 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8017078:	4805      	ldr	r0, [pc, #20]	; (8017090 <MX_USB_DEVICE_Init+0x54>)
 801707a:	f7f8 fbcc 	bl	800f816 <USBD_Start>
 801707e:	4603      	mov	r3, r0
 8017080:	2b00      	cmp	r3, #0
 8017082:	d001      	beq.n	8017088 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8017084:	f7eb f9c0 	bl	8002408 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8017088:	bf00      	nop
 801708a:	bd80      	pop	{r7, pc}
 801708c:	200000c0 	.word	0x200000c0
 8017090:	200076e0 	.word	0x200076e0
 8017094:	20000014 	.word	0x20000014
 8017098:	20000120 	.word	0x20000120

0801709c <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801709c:	b480      	push	{r7}
 801709e:	b083      	sub	sp, #12
 80170a0:	af00      	add	r7, sp, #0
 80170a2:	4603      	mov	r3, r0
 80170a4:	6039      	str	r1, [r7, #0]
 80170a6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 80170a8:	683b      	ldr	r3, [r7, #0]
 80170aa:	2212      	movs	r2, #18
 80170ac:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 80170ae:	4b03      	ldr	r3, [pc, #12]	; (80170bc <USBD_FS_DeviceDescriptor+0x20>)
}
 80170b0:	4618      	mov	r0, r3
 80170b2:	370c      	adds	r7, #12
 80170b4:	46bd      	mov	sp, r7
 80170b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80170ba:	4770      	bx	lr
 80170bc:	200000e0 	.word	0x200000e0

080170c0 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80170c0:	b480      	push	{r7}
 80170c2:	b083      	sub	sp, #12
 80170c4:	af00      	add	r7, sp, #0
 80170c6:	4603      	mov	r3, r0
 80170c8:	6039      	str	r1, [r7, #0]
 80170ca:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 80170cc:	683b      	ldr	r3, [r7, #0]
 80170ce:	2204      	movs	r2, #4
 80170d0:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 80170d2:	4b03      	ldr	r3, [pc, #12]	; (80170e0 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 80170d4:	4618      	mov	r0, r3
 80170d6:	370c      	adds	r7, #12
 80170d8:	46bd      	mov	sp, r7
 80170da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80170de:	4770      	bx	lr
 80170e0:	20000100 	.word	0x20000100

080170e4 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80170e4:	b580      	push	{r7, lr}
 80170e6:	b082      	sub	sp, #8
 80170e8:	af00      	add	r7, sp, #0
 80170ea:	4603      	mov	r3, r0
 80170ec:	6039      	str	r1, [r7, #0]
 80170ee:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80170f0:	79fb      	ldrb	r3, [r7, #7]
 80170f2:	2b00      	cmp	r3, #0
 80170f4:	d105      	bne.n	8017102 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80170f6:	683a      	ldr	r2, [r7, #0]
 80170f8:	4907      	ldr	r1, [pc, #28]	; (8017118 <USBD_FS_ProductStrDescriptor+0x34>)
 80170fa:	4808      	ldr	r0, [pc, #32]	; (801711c <USBD_FS_ProductStrDescriptor+0x38>)
 80170fc:	f7f9 fd62 	bl	8010bc4 <USBD_GetString>
 8017100:	e004      	b.n	801710c <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8017102:	683a      	ldr	r2, [r7, #0]
 8017104:	4904      	ldr	r1, [pc, #16]	; (8017118 <USBD_FS_ProductStrDescriptor+0x34>)
 8017106:	4805      	ldr	r0, [pc, #20]	; (801711c <USBD_FS_ProductStrDescriptor+0x38>)
 8017108:	f7f9 fd5c 	bl	8010bc4 <USBD_GetString>
  }
  return USBD_StrDesc;
 801710c:	4b02      	ldr	r3, [pc, #8]	; (8017118 <USBD_FS_ProductStrDescriptor+0x34>)
}
 801710e:	4618      	mov	r0, r3
 8017110:	3708      	adds	r7, #8
 8017112:	46bd      	mov	sp, r7
 8017114:	bd80      	pop	{r7, pc}
 8017116:	bf00      	nop
 8017118:	200079bc 	.word	0x200079bc
 801711c:	0801d26c 	.word	0x0801d26c

08017120 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8017120:	b580      	push	{r7, lr}
 8017122:	b082      	sub	sp, #8
 8017124:	af00      	add	r7, sp, #0
 8017126:	4603      	mov	r3, r0
 8017128:	6039      	str	r1, [r7, #0]
 801712a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 801712c:	683a      	ldr	r2, [r7, #0]
 801712e:	4904      	ldr	r1, [pc, #16]	; (8017140 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8017130:	4804      	ldr	r0, [pc, #16]	; (8017144 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8017132:	f7f9 fd47 	bl	8010bc4 <USBD_GetString>
  return USBD_StrDesc;
 8017136:	4b02      	ldr	r3, [pc, #8]	; (8017140 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8017138:	4618      	mov	r0, r3
 801713a:	3708      	adds	r7, #8
 801713c:	46bd      	mov	sp, r7
 801713e:	bd80      	pop	{r7, pc}
 8017140:	200079bc 	.word	0x200079bc
 8017144:	0801d280 	.word	0x0801d280

08017148 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8017148:	b580      	push	{r7, lr}
 801714a:	b082      	sub	sp, #8
 801714c:	af00      	add	r7, sp, #0
 801714e:	4603      	mov	r3, r0
 8017150:	6039      	str	r1, [r7, #0]
 8017152:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8017154:	683b      	ldr	r3, [r7, #0]
 8017156:	221a      	movs	r2, #26
 8017158:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 801715a:	f000 f855 	bl	8017208 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 801715e:	4b02      	ldr	r3, [pc, #8]	; (8017168 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8017160:	4618      	mov	r0, r3
 8017162:	3708      	adds	r7, #8
 8017164:	46bd      	mov	sp, r7
 8017166:	bd80      	pop	{r7, pc}
 8017168:	20000104 	.word	0x20000104

0801716c <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801716c:	b580      	push	{r7, lr}
 801716e:	b082      	sub	sp, #8
 8017170:	af00      	add	r7, sp, #0
 8017172:	4603      	mov	r3, r0
 8017174:	6039      	str	r1, [r7, #0]
 8017176:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8017178:	79fb      	ldrb	r3, [r7, #7]
 801717a:	2b00      	cmp	r3, #0
 801717c:	d105      	bne.n	801718a <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 801717e:	683a      	ldr	r2, [r7, #0]
 8017180:	4907      	ldr	r1, [pc, #28]	; (80171a0 <USBD_FS_ConfigStrDescriptor+0x34>)
 8017182:	4808      	ldr	r0, [pc, #32]	; (80171a4 <USBD_FS_ConfigStrDescriptor+0x38>)
 8017184:	f7f9 fd1e 	bl	8010bc4 <USBD_GetString>
 8017188:	e004      	b.n	8017194 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 801718a:	683a      	ldr	r2, [r7, #0]
 801718c:	4904      	ldr	r1, [pc, #16]	; (80171a0 <USBD_FS_ConfigStrDescriptor+0x34>)
 801718e:	4805      	ldr	r0, [pc, #20]	; (80171a4 <USBD_FS_ConfigStrDescriptor+0x38>)
 8017190:	f7f9 fd18 	bl	8010bc4 <USBD_GetString>
  }
  return USBD_StrDesc;
 8017194:	4b02      	ldr	r3, [pc, #8]	; (80171a0 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8017196:	4618      	mov	r0, r3
 8017198:	3708      	adds	r7, #8
 801719a:	46bd      	mov	sp, r7
 801719c:	bd80      	pop	{r7, pc}
 801719e:	bf00      	nop
 80171a0:	200079bc 	.word	0x200079bc
 80171a4:	0801d294 	.word	0x0801d294

080171a8 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80171a8:	b580      	push	{r7, lr}
 80171aa:	b082      	sub	sp, #8
 80171ac:	af00      	add	r7, sp, #0
 80171ae:	4603      	mov	r3, r0
 80171b0:	6039      	str	r1, [r7, #0]
 80171b2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80171b4:	79fb      	ldrb	r3, [r7, #7]
 80171b6:	2b00      	cmp	r3, #0
 80171b8:	d105      	bne.n	80171c6 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80171ba:	683a      	ldr	r2, [r7, #0]
 80171bc:	4907      	ldr	r1, [pc, #28]	; (80171dc <USBD_FS_InterfaceStrDescriptor+0x34>)
 80171be:	4808      	ldr	r0, [pc, #32]	; (80171e0 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80171c0:	f7f9 fd00 	bl	8010bc4 <USBD_GetString>
 80171c4:	e004      	b.n	80171d0 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80171c6:	683a      	ldr	r2, [r7, #0]
 80171c8:	4904      	ldr	r1, [pc, #16]	; (80171dc <USBD_FS_InterfaceStrDescriptor+0x34>)
 80171ca:	4805      	ldr	r0, [pc, #20]	; (80171e0 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80171cc:	f7f9 fcfa 	bl	8010bc4 <USBD_GetString>
  }
  return USBD_StrDesc;
 80171d0:	4b02      	ldr	r3, [pc, #8]	; (80171dc <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 80171d2:	4618      	mov	r0, r3
 80171d4:	3708      	adds	r7, #8
 80171d6:	46bd      	mov	sp, r7
 80171d8:	bd80      	pop	{r7, pc}
 80171da:	bf00      	nop
 80171dc:	200079bc 	.word	0x200079bc
 80171e0:	0801d2a0 	.word	0x0801d2a0

080171e4 <USBD_FS_USR_BOSDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_USR_BOSDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80171e4:	b480      	push	{r7}
 80171e6:	b083      	sub	sp, #12
 80171e8:	af00      	add	r7, sp, #0
 80171ea:	4603      	mov	r3, r0
 80171ec:	6039      	str	r1, [r7, #0]
 80171ee:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_BOSDesc);
 80171f0:	683b      	ldr	r3, [r7, #0]
 80171f2:	220c      	movs	r2, #12
 80171f4:	801a      	strh	r2, [r3, #0]
  return (uint8_t*)USBD_FS_BOSDesc;
 80171f6:	4b03      	ldr	r3, [pc, #12]	; (8017204 <USBD_FS_USR_BOSDescriptor+0x20>)
}
 80171f8:	4618      	mov	r0, r3
 80171fa:	370c      	adds	r7, #12
 80171fc:	46bd      	mov	sp, r7
 80171fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017202:	4770      	bx	lr
 8017204:	200000f4 	.word	0x200000f4

08017208 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8017208:	b580      	push	{r7, lr}
 801720a:	b084      	sub	sp, #16
 801720c:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 801720e:	4b0f      	ldr	r3, [pc, #60]	; (801724c <Get_SerialNum+0x44>)
 8017210:	681b      	ldr	r3, [r3, #0]
 8017212:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8017214:	4b0e      	ldr	r3, [pc, #56]	; (8017250 <Get_SerialNum+0x48>)
 8017216:	681b      	ldr	r3, [r3, #0]
 8017218:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 801721a:	4b0e      	ldr	r3, [pc, #56]	; (8017254 <Get_SerialNum+0x4c>)
 801721c:	681b      	ldr	r3, [r3, #0]
 801721e:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8017220:	68fa      	ldr	r2, [r7, #12]
 8017222:	687b      	ldr	r3, [r7, #4]
 8017224:	4413      	add	r3, r2
 8017226:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8017228:	68fb      	ldr	r3, [r7, #12]
 801722a:	2b00      	cmp	r3, #0
 801722c:	d009      	beq.n	8017242 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 801722e:	2208      	movs	r2, #8
 8017230:	4909      	ldr	r1, [pc, #36]	; (8017258 <Get_SerialNum+0x50>)
 8017232:	68f8      	ldr	r0, [r7, #12]
 8017234:	f000 f814 	bl	8017260 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8017238:	2204      	movs	r2, #4
 801723a:	4908      	ldr	r1, [pc, #32]	; (801725c <Get_SerialNum+0x54>)
 801723c:	68b8      	ldr	r0, [r7, #8]
 801723e:	f000 f80f 	bl	8017260 <IntToUnicode>
  }
}
 8017242:	bf00      	nop
 8017244:	3710      	adds	r7, #16
 8017246:	46bd      	mov	sp, r7
 8017248:	bd80      	pop	{r7, pc}
 801724a:	bf00      	nop
 801724c:	1fff7a10 	.word	0x1fff7a10
 8017250:	1fff7a14 	.word	0x1fff7a14
 8017254:	1fff7a18 	.word	0x1fff7a18
 8017258:	20000106 	.word	0x20000106
 801725c:	20000116 	.word	0x20000116

08017260 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8017260:	b480      	push	{r7}
 8017262:	b087      	sub	sp, #28
 8017264:	af00      	add	r7, sp, #0
 8017266:	60f8      	str	r0, [r7, #12]
 8017268:	60b9      	str	r1, [r7, #8]
 801726a:	4613      	mov	r3, r2
 801726c:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 801726e:	2300      	movs	r3, #0
 8017270:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8017272:	2300      	movs	r3, #0
 8017274:	75fb      	strb	r3, [r7, #23]
 8017276:	e027      	b.n	80172c8 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8017278:	68fb      	ldr	r3, [r7, #12]
 801727a:	0f1b      	lsrs	r3, r3, #28
 801727c:	2b09      	cmp	r3, #9
 801727e:	d80b      	bhi.n	8017298 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8017280:	68fb      	ldr	r3, [r7, #12]
 8017282:	0f1b      	lsrs	r3, r3, #28
 8017284:	b2da      	uxtb	r2, r3
 8017286:	7dfb      	ldrb	r3, [r7, #23]
 8017288:	005b      	lsls	r3, r3, #1
 801728a:	4619      	mov	r1, r3
 801728c:	68bb      	ldr	r3, [r7, #8]
 801728e:	440b      	add	r3, r1
 8017290:	3230      	adds	r2, #48	; 0x30
 8017292:	b2d2      	uxtb	r2, r2
 8017294:	701a      	strb	r2, [r3, #0]
 8017296:	e00a      	b.n	80172ae <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8017298:	68fb      	ldr	r3, [r7, #12]
 801729a:	0f1b      	lsrs	r3, r3, #28
 801729c:	b2da      	uxtb	r2, r3
 801729e:	7dfb      	ldrb	r3, [r7, #23]
 80172a0:	005b      	lsls	r3, r3, #1
 80172a2:	4619      	mov	r1, r3
 80172a4:	68bb      	ldr	r3, [r7, #8]
 80172a6:	440b      	add	r3, r1
 80172a8:	3237      	adds	r2, #55	; 0x37
 80172aa:	b2d2      	uxtb	r2, r2
 80172ac:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 80172ae:	68fb      	ldr	r3, [r7, #12]
 80172b0:	011b      	lsls	r3, r3, #4
 80172b2:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 80172b4:	7dfb      	ldrb	r3, [r7, #23]
 80172b6:	005b      	lsls	r3, r3, #1
 80172b8:	3301      	adds	r3, #1
 80172ba:	68ba      	ldr	r2, [r7, #8]
 80172bc:	4413      	add	r3, r2
 80172be:	2200      	movs	r2, #0
 80172c0:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 80172c2:	7dfb      	ldrb	r3, [r7, #23]
 80172c4:	3301      	adds	r3, #1
 80172c6:	75fb      	strb	r3, [r7, #23]
 80172c8:	7dfa      	ldrb	r2, [r7, #23]
 80172ca:	79fb      	ldrb	r3, [r7, #7]
 80172cc:	429a      	cmp	r2, r3
 80172ce:	d3d3      	bcc.n	8017278 <IntToUnicode+0x18>
  }
}
 80172d0:	bf00      	nop
 80172d2:	bf00      	nop
 80172d4:	371c      	adds	r7, #28
 80172d6:	46bd      	mov	sp, r7
 80172d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80172dc:	4770      	bx	lr

080172de <STORAGE_Init_FS>:
  * @brief  Initializes the storage unit (medium) over USB FS IP
  * @param  lun: Logical unit number.
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_Init_FS(uint8_t lun)
{
 80172de:	b480      	push	{r7}
 80172e0:	b083      	sub	sp, #12
 80172e2:	af00      	add	r7, sp, #0
 80172e4:	4603      	mov	r3, r0
 80172e6:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN 2 */
	UNUSED(lun);

	return (USBD_OK);
 80172e8:	2300      	movs	r3, #0
  /* USER CODE END 2 */
}
 80172ea:	4618      	mov	r0, r3
 80172ec:	370c      	adds	r7, #12
 80172ee:	46bd      	mov	sp, r7
 80172f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80172f4:	4770      	bx	lr
	...

080172f8 <STORAGE_GetCapacity_FS>:
  * @param  block_num: Number of total block number.
  * @param  block_size: Block size.
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_GetCapacity_FS(uint8_t lun, uint32_t *block_num, uint16_t *block_size)
{
 80172f8:	b580      	push	{r7, lr}
 80172fa:	b08e      	sub	sp, #56	; 0x38
 80172fc:	af00      	add	r7, sp, #0
 80172fe:	4603      	mov	r3, r0
 8017300:	60b9      	str	r1, [r7, #8]
 8017302:	607a      	str	r2, [r7, #4]
 8017304:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 3 */
	HAL_SD_CardInfoTypeDef info;
	int8_t ret = -1;
 8017306:	23ff      	movs	r3, #255	; 0xff
 8017308:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

	HAL_SD_GetCardInfo(&hsd, &info);
 801730c:	f107 0314 	add.w	r3, r7, #20
 8017310:	4619      	mov	r1, r3
 8017312:	480a      	ldr	r0, [pc, #40]	; (801733c <STORAGE_GetCapacity_FS+0x44>)
 8017314:	f7f2 fac2 	bl	800989c <HAL_SD_GetCardInfo>

	*block_num = info.LogBlockNbr - 1;
 8017318:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801731a:	1e5a      	subs	r2, r3, #1
 801731c:	68bb      	ldr	r3, [r7, #8]
 801731e:	601a      	str	r2, [r3, #0]
	*block_size = info.LogBlockSize;
 8017320:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017322:	b29a      	uxth	r2, r3
 8017324:	687b      	ldr	r3, [r7, #4]
 8017326:	801a      	strh	r2, [r3, #0]
	ret = 0;
 8017328:	2300      	movs	r3, #0
 801732a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	return ret;
 801732e:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
  /* USER CODE END 3 */
}
 8017332:	4618      	mov	r0, r3
 8017334:	3738      	adds	r7, #56	; 0x38
 8017336:	46bd      	mov	sp, r7
 8017338:	bd80      	pop	{r7, pc}
 801733a:	bf00      	nop
 801733c:	20002f70 	.word	0x20002f70

08017340 <STORAGE_IsReady_FS>:
  * @brief   Checks whether the medium is ready.
  * @param  lun:  Logical unit number.
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_IsReady_FS(uint8_t lun)
{
 8017340:	b480      	push	{r7}
 8017342:	b083      	sub	sp, #12
 8017344:	af00      	add	r7, sp, #0
 8017346:	4603      	mov	r3, r0
 8017348:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN 4 */
	UNUSED(lun);

	return (USBD_OK);
 801734a:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 801734c:	4618      	mov	r0, r3
 801734e:	370c      	adds	r7, #12
 8017350:	46bd      	mov	sp, r7
 8017352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017356:	4770      	bx	lr

08017358 <STORAGE_IsWriteProtected_FS>:
  * @brief  Checks whether the medium is write protected.
  * @param  lun: Logical unit number.
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_IsWriteProtected_FS(uint8_t lun)
{
 8017358:	b480      	push	{r7}
 801735a:	b083      	sub	sp, #12
 801735c:	af00      	add	r7, sp, #0
 801735e:	4603      	mov	r3, r0
 8017360:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN 5 */
	UNUSED(lun);

	return (USBD_OK);
 8017362:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8017364:	4618      	mov	r0, r3
 8017366:	370c      	adds	r7, #12
 8017368:	46bd      	mov	sp, r7
 801736a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801736e:	4770      	bx	lr

08017370 <STORAGE_Read_FS>:
  * @param  blk_addr: Logical block address.
  * @param  blk_len: Blocks number.
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_Read_FS(uint8_t lun, uint8_t *buf, uint32_t blk_addr, uint16_t blk_len)
{
 8017370:	b580      	push	{r7, lr}
 8017372:	b088      	sub	sp, #32
 8017374:	af02      	add	r7, sp, #8
 8017376:	60b9      	str	r1, [r7, #8]
 8017378:	607a      	str	r2, [r7, #4]
 801737a:	461a      	mov	r2, r3
 801737c:	4603      	mov	r3, r0
 801737e:	73fb      	strb	r3, [r7, #15]
 8017380:	4613      	mov	r3, r2
 8017382:	81bb      	strh	r3, [r7, #12]
  /* USER CODE BEGIN 6 */
	int8_t ret = -1;
 8017384:	23ff      	movs	r3, #255	; 0xff
 8017386:	75fb      	strb	r3, [r7, #23]

	HAL_SD_ReadBlocks(&hsd, buf, blk_addr, blk_len, HAL_MAX_DELAY);
 8017388:	89bb      	ldrh	r3, [r7, #12]
 801738a:	f04f 32ff 	mov.w	r2, #4294967295
 801738e:	9200      	str	r2, [sp, #0]
 8017390:	687a      	ldr	r2, [r7, #4]
 8017392:	68b9      	ldr	r1, [r7, #8]
 8017394:	4808      	ldr	r0, [pc, #32]	; (80173b8 <STORAGE_Read_FS+0x48>)
 8017396:	f7f1 fa37 	bl	8008808 <HAL_SD_ReadBlocks>

	/* Wait until SD card is ready to use for new operation */
	while (HAL_SD_GetCardState(&hsd) != HAL_SD_CARD_TRANSFER)
 801739a:	bf00      	nop
 801739c:	4806      	ldr	r0, [pc, #24]	; (80173b8 <STORAGE_Read_FS+0x48>)
 801739e:	f7f2 faa9 	bl	80098f4 <HAL_SD_GetCardState>
 80173a2:	4603      	mov	r3, r0
 80173a4:	2b04      	cmp	r3, #4
 80173a6:	d1f9      	bne.n	801739c <STORAGE_Read_FS+0x2c>
	{
	}
	ret = 0;
 80173a8:	2300      	movs	r3, #0
 80173aa:	75fb      	strb	r3, [r7, #23]
	return ret;
 80173ac:	f997 3017 	ldrsb.w	r3, [r7, #23]
  /* USER CODE END 6 */
}
 80173b0:	4618      	mov	r0, r3
 80173b2:	3718      	adds	r7, #24
 80173b4:	46bd      	mov	sp, r7
 80173b6:	bd80      	pop	{r7, pc}
 80173b8:	20002f70 	.word	0x20002f70

080173bc <STORAGE_Write_FS>:
  * @param  blk_addr: Logical block address.
  * @param  blk_len: Blocks number.
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_Write_FS(uint8_t lun, uint8_t *buf, uint32_t blk_addr, uint16_t blk_len)
{
 80173bc:	b580      	push	{r7, lr}
 80173be:	b088      	sub	sp, #32
 80173c0:	af02      	add	r7, sp, #8
 80173c2:	60b9      	str	r1, [r7, #8]
 80173c4:	607a      	str	r2, [r7, #4]
 80173c6:	461a      	mov	r2, r3
 80173c8:	4603      	mov	r3, r0
 80173ca:	73fb      	strb	r3, [r7, #15]
 80173cc:	4613      	mov	r3, r2
 80173ce:	81bb      	strh	r3, [r7, #12]
  /* USER CODE BEGIN 7 */
	int8_t ret = -1;
 80173d0:	23ff      	movs	r3, #255	; 0xff
 80173d2:	75fb      	strb	r3, [r7, #23]

	HAL_SD_WriteBlocks(&hsd, buf, blk_addr, blk_len, HAL_MAX_DELAY);
 80173d4:	89bb      	ldrh	r3, [r7, #12]
 80173d6:	f04f 32ff 	mov.w	r2, #4294967295
 80173da:	9200      	str	r2, [sp, #0]
 80173dc:	687a      	ldr	r2, [r7, #4]
 80173de:	68b9      	ldr	r1, [r7, #8]
 80173e0:	4808      	ldr	r0, [pc, #32]	; (8017404 <STORAGE_Write_FS+0x48>)
 80173e2:	f7f1 fbef 	bl	8008bc4 <HAL_SD_WriteBlocks>

	/* Wait until SD card is ready to use for new operation */
	while (HAL_SD_GetCardState(&hsd) != HAL_SD_CARD_TRANSFER)
 80173e6:	bf00      	nop
 80173e8:	4806      	ldr	r0, [pc, #24]	; (8017404 <STORAGE_Write_FS+0x48>)
 80173ea:	f7f2 fa83 	bl	80098f4 <HAL_SD_GetCardState>
 80173ee:	4603      	mov	r3, r0
 80173f0:	2b04      	cmp	r3, #4
 80173f2:	d1f9      	bne.n	80173e8 <STORAGE_Write_FS+0x2c>
	{
	}
	ret = 0;
 80173f4:	2300      	movs	r3, #0
 80173f6:	75fb      	strb	r3, [r7, #23]
	return ret;
 80173f8:	f997 3017 	ldrsb.w	r3, [r7, #23]
  /* USER CODE END 7 */
}
 80173fc:	4618      	mov	r0, r3
 80173fe:	3718      	adds	r7, #24
 8017400:	46bd      	mov	sp, r7
 8017402:	bd80      	pop	{r7, pc}
 8017404:	20002f70 	.word	0x20002f70

08017408 <STORAGE_GetMaxLun_FS>:
  * @brief  Returns the Max Supported LUNs.
  * @param  None
  * @retval Lun(s) number.
  */
int8_t STORAGE_GetMaxLun_FS(void)
{
 8017408:	b480      	push	{r7}
 801740a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 8 */
	return (STORAGE_LUN_NBR - 1);
 801740c:	2300      	movs	r3, #0
  /* USER CODE END 8 */
}
 801740e:	4618      	mov	r0, r3
 8017410:	46bd      	mov	sp, r7
 8017412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017416:	4770      	bx	lr

08017418 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8017418:	b580      	push	{r7, lr}
 801741a:	b0a0      	sub	sp, #128	; 0x80
 801741c:	af00      	add	r7, sp, #0
 801741e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8017420:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8017424:	2200      	movs	r2, #0
 8017426:	601a      	str	r2, [r3, #0]
 8017428:	605a      	str	r2, [r3, #4]
 801742a:	609a      	str	r2, [r3, #8]
 801742c:	60da      	str	r2, [r3, #12]
 801742e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8017430:	f107 0310 	add.w	r3, r7, #16
 8017434:	225c      	movs	r2, #92	; 0x5c
 8017436:	2100      	movs	r1, #0
 8017438:	4618      	mov	r0, r3
 801743a:	f001 fd19 	bl	8018e70 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 801743e:	687b      	ldr	r3, [r7, #4]
 8017440:	681b      	ldr	r3, [r3, #0]
 8017442:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8017446:	d149      	bne.n	80174dc <HAL_PCD_MspInit+0xc4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 8017448:	f44f 7380 	mov.w	r3, #256	; 0x100
 801744c:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48CLKSOURCE_PLLQ;
 801744e:	2300      	movs	r3, #0
 8017450:	667b      	str	r3, [r7, #100]	; 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8017452:	f107 0310 	add.w	r3, r7, #16
 8017456:	4618      	mov	r0, r3
 8017458:	f7f0 f930 	bl	80076bc <HAL_RCCEx_PeriphCLKConfig>
 801745c:	4603      	mov	r3, r0
 801745e:	2b00      	cmp	r3, #0
 8017460:	d001      	beq.n	8017466 <HAL_PCD_MspInit+0x4e>
    {
      Error_Handler();
 8017462:	f7ea ffd1 	bl	8002408 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8017466:	2300      	movs	r3, #0
 8017468:	60fb      	str	r3, [r7, #12]
 801746a:	4b1e      	ldr	r3, [pc, #120]	; (80174e4 <HAL_PCD_MspInit+0xcc>)
 801746c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801746e:	4a1d      	ldr	r2, [pc, #116]	; (80174e4 <HAL_PCD_MspInit+0xcc>)
 8017470:	f043 0301 	orr.w	r3, r3, #1
 8017474:	6313      	str	r3, [r2, #48]	; 0x30
 8017476:	4b1b      	ldr	r3, [pc, #108]	; (80174e4 <HAL_PCD_MspInit+0xcc>)
 8017478:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801747a:	f003 0301 	and.w	r3, r3, #1
 801747e:	60fb      	str	r3, [r7, #12]
 8017480:	68fb      	ldr	r3, [r7, #12]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8017482:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8017486:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8017488:	2302      	movs	r3, #2
 801748a:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 801748c:	2300      	movs	r3, #0
 801748e:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8017490:	2303      	movs	r3, #3
 8017492:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8017494:	230a      	movs	r3, #10
 8017496:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8017498:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 801749c:	4619      	mov	r1, r3
 801749e:	4812      	ldr	r0, [pc, #72]	; (80174e8 <HAL_PCD_MspInit+0xd0>)
 80174a0:	f7ed fdb8 	bl	8005014 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80174a4:	4b0f      	ldr	r3, [pc, #60]	; (80174e4 <HAL_PCD_MspInit+0xcc>)
 80174a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80174a8:	4a0e      	ldr	r2, [pc, #56]	; (80174e4 <HAL_PCD_MspInit+0xcc>)
 80174aa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80174ae:	6353      	str	r3, [r2, #52]	; 0x34
 80174b0:	2300      	movs	r3, #0
 80174b2:	60bb      	str	r3, [r7, #8]
 80174b4:	4b0b      	ldr	r3, [pc, #44]	; (80174e4 <HAL_PCD_MspInit+0xcc>)
 80174b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80174b8:	4a0a      	ldr	r2, [pc, #40]	; (80174e4 <HAL_PCD_MspInit+0xcc>)
 80174ba:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80174be:	6453      	str	r3, [r2, #68]	; 0x44
 80174c0:	4b08      	ldr	r3, [pc, #32]	; (80174e4 <HAL_PCD_MspInit+0xcc>)
 80174c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80174c4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80174c8:	60bb      	str	r3, [r7, #8]
 80174ca:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 80174cc:	2200      	movs	r2, #0
 80174ce:	2105      	movs	r1, #5
 80174d0:	2043      	movs	r0, #67	; 0x43
 80174d2:	f7ed f967 	bl	80047a4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 80174d6:	2043      	movs	r0, #67	; 0x43
 80174d8:	f7ed f980 	bl	80047dc <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 80174dc:	bf00      	nop
 80174de:	3780      	adds	r7, #128	; 0x80
 80174e0:	46bd      	mov	sp, r7
 80174e2:	bd80      	pop	{r7, pc}
 80174e4:	40023800 	.word	0x40023800
 80174e8:	40020000 	.word	0x40020000

080174ec <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80174ec:	b580      	push	{r7, lr}
 80174ee:	b082      	sub	sp, #8
 80174f0:	af00      	add	r7, sp, #0
 80174f2:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 80174f4:	687b      	ldr	r3, [r7, #4]
 80174f6:	f8d3 2508 	ldr.w	r2, [r3, #1288]	; 0x508
 80174fa:	687b      	ldr	r3, [r7, #4]
 80174fc:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8017500:	4619      	mov	r1, r3
 8017502:	4610      	mov	r0, r2
 8017504:	f7f8 f9d4 	bl	800f8b0 <USBD_LL_SetupStage>
}
 8017508:	bf00      	nop
 801750a:	3708      	adds	r7, #8
 801750c:	46bd      	mov	sp, r7
 801750e:	bd80      	pop	{r7, pc}

08017510 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017510:	b580      	push	{r7, lr}
 8017512:	b082      	sub	sp, #8
 8017514:	af00      	add	r7, sp, #0
 8017516:	6078      	str	r0, [r7, #4]
 8017518:	460b      	mov	r3, r1
 801751a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 801751c:	687b      	ldr	r3, [r7, #4]
 801751e:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 8017522:	78fa      	ldrb	r2, [r7, #3]
 8017524:	6879      	ldr	r1, [r7, #4]
 8017526:	4613      	mov	r3, r2
 8017528:	00db      	lsls	r3, r3, #3
 801752a:	4413      	add	r3, r2
 801752c:	009b      	lsls	r3, r3, #2
 801752e:	440b      	add	r3, r1
 8017530:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8017534:	681a      	ldr	r2, [r3, #0]
 8017536:	78fb      	ldrb	r3, [r7, #3]
 8017538:	4619      	mov	r1, r3
 801753a:	f7f8 fa0e 	bl	800f95a <USBD_LL_DataOutStage>
}
 801753e:	bf00      	nop
 8017540:	3708      	adds	r7, #8
 8017542:	46bd      	mov	sp, r7
 8017544:	bd80      	pop	{r7, pc}

08017546 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017546:	b580      	push	{r7, lr}
 8017548:	b082      	sub	sp, #8
 801754a:	af00      	add	r7, sp, #0
 801754c:	6078      	str	r0, [r7, #4]
 801754e:	460b      	mov	r3, r1
 8017550:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8017552:	687b      	ldr	r3, [r7, #4]
 8017554:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 8017558:	78fa      	ldrb	r2, [r7, #3]
 801755a:	6879      	ldr	r1, [r7, #4]
 801755c:	4613      	mov	r3, r2
 801755e:	00db      	lsls	r3, r3, #3
 8017560:	4413      	add	r3, r2
 8017562:	009b      	lsls	r3, r3, #2
 8017564:	440b      	add	r3, r1
 8017566:	334c      	adds	r3, #76	; 0x4c
 8017568:	681a      	ldr	r2, [r3, #0]
 801756a:	78fb      	ldrb	r3, [r7, #3]
 801756c:	4619      	mov	r1, r3
 801756e:	f7f8 faa7 	bl	800fac0 <USBD_LL_DataInStage>
}
 8017572:	bf00      	nop
 8017574:	3708      	adds	r7, #8
 8017576:	46bd      	mov	sp, r7
 8017578:	bd80      	pop	{r7, pc}

0801757a <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801757a:	b580      	push	{r7, lr}
 801757c:	b082      	sub	sp, #8
 801757e:	af00      	add	r7, sp, #0
 8017580:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8017582:	687b      	ldr	r3, [r7, #4]
 8017584:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8017588:	4618      	mov	r0, r3
 801758a:	f7f8 fbdb 	bl	800fd44 <USBD_LL_SOF>
}
 801758e:	bf00      	nop
 8017590:	3708      	adds	r7, #8
 8017592:	46bd      	mov	sp, r7
 8017594:	bd80      	pop	{r7, pc}

08017596 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017596:	b580      	push	{r7, lr}
 8017598:	b084      	sub	sp, #16
 801759a:	af00      	add	r7, sp, #0
 801759c:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 801759e:	2301      	movs	r3, #1
 80175a0:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 80175a2:	687b      	ldr	r3, [r7, #4]
 80175a4:	68db      	ldr	r3, [r3, #12]
 80175a6:	2b00      	cmp	r3, #0
 80175a8:	d102      	bne.n	80175b0 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 80175aa:	2300      	movs	r3, #0
 80175ac:	73fb      	strb	r3, [r7, #15]
 80175ae:	e008      	b.n	80175c2 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 80175b0:	687b      	ldr	r3, [r7, #4]
 80175b2:	68db      	ldr	r3, [r3, #12]
 80175b4:	2b02      	cmp	r3, #2
 80175b6:	d102      	bne.n	80175be <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 80175b8:	2301      	movs	r3, #1
 80175ba:	73fb      	strb	r3, [r7, #15]
 80175bc:	e001      	b.n	80175c2 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 80175be:	f7ea ff23 	bl	8002408 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 80175c2:	687b      	ldr	r3, [r7, #4]
 80175c4:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 80175c8:	7bfa      	ldrb	r2, [r7, #15]
 80175ca:	4611      	mov	r1, r2
 80175cc:	4618      	mov	r0, r3
 80175ce:	f7f8 fb7b 	bl	800fcc8 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 80175d2:	687b      	ldr	r3, [r7, #4]
 80175d4:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 80175d8:	4618      	mov	r0, r3
 80175da:	f7f8 fb23 	bl	800fc24 <USBD_LL_Reset>
}
 80175de:	bf00      	nop
 80175e0:	3710      	adds	r7, #16
 80175e2:	46bd      	mov	sp, r7
 80175e4:	bd80      	pop	{r7, pc}
	...

080175e8 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80175e8:	b580      	push	{r7, lr}
 80175ea:	b082      	sub	sp, #8
 80175ec:	af00      	add	r7, sp, #0
 80175ee:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 80175f0:	687b      	ldr	r3, [r7, #4]
 80175f2:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 80175f6:	4618      	mov	r0, r3
 80175f8:	f7f8 fb76 	bl	800fce8 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 80175fc:	687b      	ldr	r3, [r7, #4]
 80175fe:	681b      	ldr	r3, [r3, #0]
 8017600:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8017604:	681b      	ldr	r3, [r3, #0]
 8017606:	687a      	ldr	r2, [r7, #4]
 8017608:	6812      	ldr	r2, [r2, #0]
 801760a:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 801760e:	f043 0301 	orr.w	r3, r3, #1
 8017612:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
	if (hpcd->Init.low_power_enable)
 8017614:	687b      	ldr	r3, [r7, #4]
 8017616:	6a1b      	ldr	r3, [r3, #32]
 8017618:	2b00      	cmp	r3, #0
 801761a:	d005      	beq.n	8017628 <HAL_PCD_SuspendCallback+0x40>
	{
		/* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
		SCB->SCR |= (uint32_t) ((uint32_t) (SCB_SCR_SLEEPDEEP_Msk
 801761c:	4b04      	ldr	r3, [pc, #16]	; (8017630 <HAL_PCD_SuspendCallback+0x48>)
 801761e:	691b      	ldr	r3, [r3, #16]
 8017620:	4a03      	ldr	r2, [pc, #12]	; (8017630 <HAL_PCD_SuspendCallback+0x48>)
 8017622:	f043 0306 	orr.w	r3, r3, #6
 8017626:	6113      	str	r3, [r2, #16]
				| SCB_SCR_SLEEPONEXIT_Msk));
	}
  /* USER CODE END 2 */
}
 8017628:	bf00      	nop
 801762a:	3708      	adds	r7, #8
 801762c:	46bd      	mov	sp, r7
 801762e:	bd80      	pop	{r7, pc}
 8017630:	e000ed00 	.word	0xe000ed00

08017634 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017634:	b580      	push	{r7, lr}
 8017636:	b082      	sub	sp, #8
 8017638:	af00      	add	r7, sp, #0
 801763a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 801763c:	687b      	ldr	r3, [r7, #4]
 801763e:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8017642:	4618      	mov	r0, r3
 8017644:	f7f8 fb66 	bl	800fd14 <USBD_LL_Resume>
}
 8017648:	bf00      	nop
 801764a:	3708      	adds	r7, #8
 801764c:	46bd      	mov	sp, r7
 801764e:	bd80      	pop	{r7, pc}

08017650 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017650:	b580      	push	{r7, lr}
 8017652:	b082      	sub	sp, #8
 8017654:	af00      	add	r7, sp, #0
 8017656:	6078      	str	r0, [r7, #4]
 8017658:	460b      	mov	r3, r1
 801765a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 801765c:	687b      	ldr	r3, [r7, #4]
 801765e:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8017662:	78fa      	ldrb	r2, [r7, #3]
 8017664:	4611      	mov	r1, r2
 8017666:	4618      	mov	r0, r3
 8017668:	f7f8 fbbe 	bl	800fde8 <USBD_LL_IsoOUTIncomplete>
}
 801766c:	bf00      	nop
 801766e:	3708      	adds	r7, #8
 8017670:	46bd      	mov	sp, r7
 8017672:	bd80      	pop	{r7, pc}

08017674 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017674:	b580      	push	{r7, lr}
 8017676:	b082      	sub	sp, #8
 8017678:	af00      	add	r7, sp, #0
 801767a:	6078      	str	r0, [r7, #4]
 801767c:	460b      	mov	r3, r1
 801767e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8017680:	687b      	ldr	r3, [r7, #4]
 8017682:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8017686:	78fa      	ldrb	r2, [r7, #3]
 8017688:	4611      	mov	r1, r2
 801768a:	4618      	mov	r0, r3
 801768c:	f7f8 fb7a 	bl	800fd84 <USBD_LL_IsoINIncomplete>
}
 8017690:	bf00      	nop
 8017692:	3708      	adds	r7, #8
 8017694:	46bd      	mov	sp, r7
 8017696:	bd80      	pop	{r7, pc}

08017698 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017698:	b580      	push	{r7, lr}
 801769a:	b082      	sub	sp, #8
 801769c:	af00      	add	r7, sp, #0
 801769e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 80176a0:	687b      	ldr	r3, [r7, #4]
 80176a2:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 80176a6:	4618      	mov	r0, r3
 80176a8:	f7f8 fbd0 	bl	800fe4c <USBD_LL_DevConnected>
}
 80176ac:	bf00      	nop
 80176ae:	3708      	adds	r7, #8
 80176b0:	46bd      	mov	sp, r7
 80176b2:	bd80      	pop	{r7, pc}

080176b4 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80176b4:	b580      	push	{r7, lr}
 80176b6:	b082      	sub	sp, #8
 80176b8:	af00      	add	r7, sp, #0
 80176ba:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 80176bc:	687b      	ldr	r3, [r7, #4]
 80176be:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 80176c2:	4618      	mov	r0, r3
 80176c4:	f7f8 fbcd 	bl	800fe62 <USBD_LL_DevDisconnected>
}
 80176c8:	bf00      	nop
 80176ca:	3708      	adds	r7, #8
 80176cc:	46bd      	mov	sp, r7
 80176ce:	bd80      	pop	{r7, pc}

080176d0 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 80176d0:	b580      	push	{r7, lr}
 80176d2:	b082      	sub	sp, #8
 80176d4:	af00      	add	r7, sp, #0
 80176d6:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 80176d8:	687b      	ldr	r3, [r7, #4]
 80176da:	781b      	ldrb	r3, [r3, #0]
 80176dc:	2b00      	cmp	r3, #0
 80176de:	d13c      	bne.n	801775a <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 80176e0:	4a20      	ldr	r2, [pc, #128]	; (8017764 <USBD_LL_Init+0x94>)
 80176e2:	687b      	ldr	r3, [r7, #4]
 80176e4:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
  pdev->pData = &hpcd_USB_OTG_FS;
 80176e8:	687b      	ldr	r3, [r7, #4]
 80176ea:	4a1e      	ldr	r2, [pc, #120]	; (8017764 <USBD_LL_Init+0x94>)
 80176ec:	f8c3 22c8 	str.w	r2, [r3, #712]	; 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80176f0:	4b1c      	ldr	r3, [pc, #112]	; (8017764 <USBD_LL_Init+0x94>)
 80176f2:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80176f6:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 80176f8:	4b1a      	ldr	r3, [pc, #104]	; (8017764 <USBD_LL_Init+0x94>)
 80176fa:	2206      	movs	r2, #6
 80176fc:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80176fe:	4b19      	ldr	r3, [pc, #100]	; (8017764 <USBD_LL_Init+0x94>)
 8017700:	2202      	movs	r2, #2
 8017702:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8017704:	4b17      	ldr	r3, [pc, #92]	; (8017764 <USBD_LL_Init+0x94>)
 8017706:	2200      	movs	r2, #0
 8017708:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 801770a:	4b16      	ldr	r3, [pc, #88]	; (8017764 <USBD_LL_Init+0x94>)
 801770c:	2202      	movs	r2, #2
 801770e:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8017710:	4b14      	ldr	r3, [pc, #80]	; (8017764 <USBD_LL_Init+0x94>)
 8017712:	2200      	movs	r2, #0
 8017714:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8017716:	4b13      	ldr	r3, [pc, #76]	; (8017764 <USBD_LL_Init+0x94>)
 8017718:	2200      	movs	r2, #0
 801771a:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 801771c:	4b11      	ldr	r3, [pc, #68]	; (8017764 <USBD_LL_Init+0x94>)
 801771e:	2200      	movs	r2, #0
 8017720:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8017722:	4b10      	ldr	r3, [pc, #64]	; (8017764 <USBD_LL_Init+0x94>)
 8017724:	2200      	movs	r2, #0
 8017726:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8017728:	4b0e      	ldr	r3, [pc, #56]	; (8017764 <USBD_LL_Init+0x94>)
 801772a:	2200      	movs	r2, #0
 801772c:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 801772e:	480d      	ldr	r0, [pc, #52]	; (8017764 <USBD_LL_Init+0x94>)
 8017730:	f7ee fb95 	bl	8005e5e <HAL_PCD_Init>
 8017734:	4603      	mov	r3, r0
 8017736:	2b00      	cmp	r3, #0
 8017738:	d001      	beq.n	801773e <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 801773a:	f7ea fe65 	bl	8002408 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 801773e:	2180      	movs	r1, #128	; 0x80
 8017740:	4808      	ldr	r0, [pc, #32]	; (8017764 <USBD_LL_Init+0x94>)
 8017742:	f7ef fe4e 	bl	80073e2 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8017746:	2240      	movs	r2, #64	; 0x40
 8017748:	2100      	movs	r1, #0
 801774a:	4806      	ldr	r0, [pc, #24]	; (8017764 <USBD_LL_Init+0x94>)
 801774c:	f7ef fe02 	bl	8007354 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8017750:	2280      	movs	r2, #128	; 0x80
 8017752:	2101      	movs	r1, #1
 8017754:	4803      	ldr	r0, [pc, #12]	; (8017764 <USBD_LL_Init+0x94>)
 8017756:	f7ef fdfd 	bl	8007354 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 801775a:	2300      	movs	r3, #0
}
 801775c:	4618      	mov	r0, r3
 801775e:	3708      	adds	r7, #8
 8017760:	46bd      	mov	sp, r7
 8017762:	bd80      	pop	{r7, pc}
 8017764:	20007bbc 	.word	0x20007bbc

08017768 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8017768:	b580      	push	{r7, lr}
 801776a:	b084      	sub	sp, #16
 801776c:	af00      	add	r7, sp, #0
 801776e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017770:	2300      	movs	r3, #0
 8017772:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017774:	2300      	movs	r3, #0
 8017776:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8017778:	687b      	ldr	r3, [r7, #4]
 801777a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 801777e:	4618      	mov	r0, r3
 8017780:	f7ee fc91 	bl	80060a6 <HAL_PCD_Start>
 8017784:	4603      	mov	r3, r0
 8017786:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017788:	7bfb      	ldrb	r3, [r7, #15]
 801778a:	4618      	mov	r0, r3
 801778c:	f000 f9b0 	bl	8017af0 <USBD_Get_USB_Status>
 8017790:	4603      	mov	r3, r0
 8017792:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8017794:	7bbb      	ldrb	r3, [r7, #14]
}
 8017796:	4618      	mov	r0, r3
 8017798:	3710      	adds	r7, #16
 801779a:	46bd      	mov	sp, r7
 801779c:	bd80      	pop	{r7, pc}

0801779e <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 801779e:	b580      	push	{r7, lr}
 80177a0:	b084      	sub	sp, #16
 80177a2:	af00      	add	r7, sp, #0
 80177a4:	6078      	str	r0, [r7, #4]
 80177a6:	4608      	mov	r0, r1
 80177a8:	4611      	mov	r1, r2
 80177aa:	461a      	mov	r2, r3
 80177ac:	4603      	mov	r3, r0
 80177ae:	70fb      	strb	r3, [r7, #3]
 80177b0:	460b      	mov	r3, r1
 80177b2:	70bb      	strb	r3, [r7, #2]
 80177b4:	4613      	mov	r3, r2
 80177b6:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80177b8:	2300      	movs	r3, #0
 80177ba:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80177bc:	2300      	movs	r3, #0
 80177be:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 80177c0:	687b      	ldr	r3, [r7, #4]
 80177c2:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 80177c6:	78bb      	ldrb	r3, [r7, #2]
 80177c8:	883a      	ldrh	r2, [r7, #0]
 80177ca:	78f9      	ldrb	r1, [r7, #3]
 80177cc:	f7ef f98f 	bl	8006aee <HAL_PCD_EP_Open>
 80177d0:	4603      	mov	r3, r0
 80177d2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80177d4:	7bfb      	ldrb	r3, [r7, #15]
 80177d6:	4618      	mov	r0, r3
 80177d8:	f000 f98a 	bl	8017af0 <USBD_Get_USB_Status>
 80177dc:	4603      	mov	r3, r0
 80177de:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80177e0:	7bbb      	ldrb	r3, [r7, #14]
}
 80177e2:	4618      	mov	r0, r3
 80177e4:	3710      	adds	r7, #16
 80177e6:	46bd      	mov	sp, r7
 80177e8:	bd80      	pop	{r7, pc}

080177ea <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80177ea:	b580      	push	{r7, lr}
 80177ec:	b084      	sub	sp, #16
 80177ee:	af00      	add	r7, sp, #0
 80177f0:	6078      	str	r0, [r7, #4]
 80177f2:	460b      	mov	r3, r1
 80177f4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80177f6:	2300      	movs	r3, #0
 80177f8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80177fa:	2300      	movs	r3, #0
 80177fc:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 80177fe:	687b      	ldr	r3, [r7, #4]
 8017800:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8017804:	78fa      	ldrb	r2, [r7, #3]
 8017806:	4611      	mov	r1, r2
 8017808:	4618      	mov	r0, r3
 801780a:	f7ef f9d8 	bl	8006bbe <HAL_PCD_EP_Close>
 801780e:	4603      	mov	r3, r0
 8017810:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017812:	7bfb      	ldrb	r3, [r7, #15]
 8017814:	4618      	mov	r0, r3
 8017816:	f000 f96b 	bl	8017af0 <USBD_Get_USB_Status>
 801781a:	4603      	mov	r3, r0
 801781c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801781e:	7bbb      	ldrb	r3, [r7, #14]
}
 8017820:	4618      	mov	r0, r3
 8017822:	3710      	adds	r7, #16
 8017824:	46bd      	mov	sp, r7
 8017826:	bd80      	pop	{r7, pc}

08017828 <USBD_LL_FlushEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_FlushEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8017828:	b580      	push	{r7, lr}
 801782a:	b084      	sub	sp, #16
 801782c:	af00      	add	r7, sp, #0
 801782e:	6078      	str	r0, [r7, #4]
 8017830:	460b      	mov	r3, r1
 8017832:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017834:	2300      	movs	r3, #0
 8017836:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017838:	2300      	movs	r3, #0
 801783a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Flush(pdev->pData, ep_addr);
 801783c:	687b      	ldr	r3, [r7, #4]
 801783e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8017842:	78fa      	ldrb	r2, [r7, #3]
 8017844:	4611      	mov	r1, r2
 8017846:	4618      	mov	r0, r3
 8017848:	f7ef fb9b 	bl	8006f82 <HAL_PCD_EP_Flush>
 801784c:	4603      	mov	r3, r0
 801784e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017850:	7bfb      	ldrb	r3, [r7, #15]
 8017852:	4618      	mov	r0, r3
 8017854:	f000 f94c 	bl	8017af0 <USBD_Get_USB_Status>
 8017858:	4603      	mov	r3, r0
 801785a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801785c:	7bbb      	ldrb	r3, [r7, #14]
}
 801785e:	4618      	mov	r0, r3
 8017860:	3710      	adds	r7, #16
 8017862:	46bd      	mov	sp, r7
 8017864:	bd80      	pop	{r7, pc}

08017866 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8017866:	b580      	push	{r7, lr}
 8017868:	b084      	sub	sp, #16
 801786a:	af00      	add	r7, sp, #0
 801786c:	6078      	str	r0, [r7, #4]
 801786e:	460b      	mov	r3, r1
 8017870:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017872:	2300      	movs	r3, #0
 8017874:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017876:	2300      	movs	r3, #0
 8017878:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 801787a:	687b      	ldr	r3, [r7, #4]
 801787c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8017880:	78fa      	ldrb	r2, [r7, #3]
 8017882:	4611      	mov	r1, r2
 8017884:	4618      	mov	r0, r3
 8017886:	f7ef fa91 	bl	8006dac <HAL_PCD_EP_SetStall>
 801788a:	4603      	mov	r3, r0
 801788c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801788e:	7bfb      	ldrb	r3, [r7, #15]
 8017890:	4618      	mov	r0, r3
 8017892:	f000 f92d 	bl	8017af0 <USBD_Get_USB_Status>
 8017896:	4603      	mov	r3, r0
 8017898:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801789a:	7bbb      	ldrb	r3, [r7, #14]
}
 801789c:	4618      	mov	r0, r3
 801789e:	3710      	adds	r7, #16
 80178a0:	46bd      	mov	sp, r7
 80178a2:	bd80      	pop	{r7, pc}

080178a4 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80178a4:	b580      	push	{r7, lr}
 80178a6:	b084      	sub	sp, #16
 80178a8:	af00      	add	r7, sp, #0
 80178aa:	6078      	str	r0, [r7, #4]
 80178ac:	460b      	mov	r3, r1
 80178ae:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80178b0:	2300      	movs	r3, #0
 80178b2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80178b4:	2300      	movs	r3, #0
 80178b6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 80178b8:	687b      	ldr	r3, [r7, #4]
 80178ba:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 80178be:	78fa      	ldrb	r2, [r7, #3]
 80178c0:	4611      	mov	r1, r2
 80178c2:	4618      	mov	r0, r3
 80178c4:	f7ef fad6 	bl	8006e74 <HAL_PCD_EP_ClrStall>
 80178c8:	4603      	mov	r3, r0
 80178ca:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80178cc:	7bfb      	ldrb	r3, [r7, #15]
 80178ce:	4618      	mov	r0, r3
 80178d0:	f000 f90e 	bl	8017af0 <USBD_Get_USB_Status>
 80178d4:	4603      	mov	r3, r0
 80178d6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80178d8:	7bbb      	ldrb	r3, [r7, #14]
}
 80178da:	4618      	mov	r0, r3
 80178dc:	3710      	adds	r7, #16
 80178de:	46bd      	mov	sp, r7
 80178e0:	bd80      	pop	{r7, pc}

080178e2 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80178e2:	b480      	push	{r7}
 80178e4:	b085      	sub	sp, #20
 80178e6:	af00      	add	r7, sp, #0
 80178e8:	6078      	str	r0, [r7, #4]
 80178ea:	460b      	mov	r3, r1
 80178ec:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 80178ee:	687b      	ldr	r3, [r7, #4]
 80178f0:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 80178f4:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 80178f6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80178fa:	2b00      	cmp	r3, #0
 80178fc:	da0b      	bge.n	8017916 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 80178fe:	78fb      	ldrb	r3, [r7, #3]
 8017900:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8017904:	68f9      	ldr	r1, [r7, #12]
 8017906:	4613      	mov	r3, r2
 8017908:	00db      	lsls	r3, r3, #3
 801790a:	4413      	add	r3, r2
 801790c:	009b      	lsls	r3, r3, #2
 801790e:	440b      	add	r3, r1
 8017910:	333e      	adds	r3, #62	; 0x3e
 8017912:	781b      	ldrb	r3, [r3, #0]
 8017914:	e00b      	b.n	801792e <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8017916:	78fb      	ldrb	r3, [r7, #3]
 8017918:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 801791c:	68f9      	ldr	r1, [r7, #12]
 801791e:	4613      	mov	r3, r2
 8017920:	00db      	lsls	r3, r3, #3
 8017922:	4413      	add	r3, r2
 8017924:	009b      	lsls	r3, r3, #2
 8017926:	440b      	add	r3, r1
 8017928:	f203 237e 	addw	r3, r3, #638	; 0x27e
 801792c:	781b      	ldrb	r3, [r3, #0]
  }
}
 801792e:	4618      	mov	r0, r3
 8017930:	3714      	adds	r7, #20
 8017932:	46bd      	mov	sp, r7
 8017934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017938:	4770      	bx	lr

0801793a <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 801793a:	b580      	push	{r7, lr}
 801793c:	b084      	sub	sp, #16
 801793e:	af00      	add	r7, sp, #0
 8017940:	6078      	str	r0, [r7, #4]
 8017942:	460b      	mov	r3, r1
 8017944:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017946:	2300      	movs	r3, #0
 8017948:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801794a:	2300      	movs	r3, #0
 801794c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 801794e:	687b      	ldr	r3, [r7, #4]
 8017950:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8017954:	78fa      	ldrb	r2, [r7, #3]
 8017956:	4611      	mov	r1, r2
 8017958:	4618      	mov	r0, r3
 801795a:	f7ef f8a3 	bl	8006aa4 <HAL_PCD_SetAddress>
 801795e:	4603      	mov	r3, r0
 8017960:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017962:	7bfb      	ldrb	r3, [r7, #15]
 8017964:	4618      	mov	r0, r3
 8017966:	f000 f8c3 	bl	8017af0 <USBD_Get_USB_Status>
 801796a:	4603      	mov	r3, r0
 801796c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801796e:	7bbb      	ldrb	r3, [r7, #14]
}
 8017970:	4618      	mov	r0, r3
 8017972:	3710      	adds	r7, #16
 8017974:	46bd      	mov	sp, r7
 8017976:	bd80      	pop	{r7, pc}

08017978 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8017978:	b580      	push	{r7, lr}
 801797a:	b086      	sub	sp, #24
 801797c:	af00      	add	r7, sp, #0
 801797e:	60f8      	str	r0, [r7, #12]
 8017980:	607a      	str	r2, [r7, #4]
 8017982:	603b      	str	r3, [r7, #0]
 8017984:	460b      	mov	r3, r1
 8017986:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017988:	2300      	movs	r3, #0
 801798a:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801798c:	2300      	movs	r3, #0
 801798e:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8017990:	68fb      	ldr	r3, [r7, #12]
 8017992:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 8017996:	7af9      	ldrb	r1, [r7, #11]
 8017998:	683b      	ldr	r3, [r7, #0]
 801799a:	687a      	ldr	r2, [r7, #4]
 801799c:	f7ef f9bc 	bl	8006d18 <HAL_PCD_EP_Transmit>
 80179a0:	4603      	mov	r3, r0
 80179a2:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80179a4:	7dfb      	ldrb	r3, [r7, #23]
 80179a6:	4618      	mov	r0, r3
 80179a8:	f000 f8a2 	bl	8017af0 <USBD_Get_USB_Status>
 80179ac:	4603      	mov	r3, r0
 80179ae:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80179b0:	7dbb      	ldrb	r3, [r7, #22]
}
 80179b2:	4618      	mov	r0, r3
 80179b4:	3718      	adds	r7, #24
 80179b6:	46bd      	mov	sp, r7
 80179b8:	bd80      	pop	{r7, pc}

080179ba <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 80179ba:	b580      	push	{r7, lr}
 80179bc:	b086      	sub	sp, #24
 80179be:	af00      	add	r7, sp, #0
 80179c0:	60f8      	str	r0, [r7, #12]
 80179c2:	607a      	str	r2, [r7, #4]
 80179c4:	603b      	str	r3, [r7, #0]
 80179c6:	460b      	mov	r3, r1
 80179c8:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80179ca:	2300      	movs	r3, #0
 80179cc:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80179ce:	2300      	movs	r3, #0
 80179d0:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 80179d2:	68fb      	ldr	r3, [r7, #12]
 80179d4:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 80179d8:	7af9      	ldrb	r1, [r7, #11]
 80179da:	683b      	ldr	r3, [r7, #0]
 80179dc:	687a      	ldr	r2, [r7, #4]
 80179de:	f7ef f938 	bl	8006c52 <HAL_PCD_EP_Receive>
 80179e2:	4603      	mov	r3, r0
 80179e4:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80179e6:	7dfb      	ldrb	r3, [r7, #23]
 80179e8:	4618      	mov	r0, r3
 80179ea:	f000 f881 	bl	8017af0 <USBD_Get_USB_Status>
 80179ee:	4603      	mov	r3, r0
 80179f0:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80179f2:	7dbb      	ldrb	r3, [r7, #22]
}
 80179f4:	4618      	mov	r0, r3
 80179f6:	3718      	adds	r7, #24
 80179f8:	46bd      	mov	sp, r7
 80179fa:	bd80      	pop	{r7, pc}

080179fc <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80179fc:	b580      	push	{r7, lr}
 80179fe:	b082      	sub	sp, #8
 8017a00:	af00      	add	r7, sp, #0
 8017a02:	6078      	str	r0, [r7, #4]
 8017a04:	460b      	mov	r3, r1
 8017a06:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8017a08:	687b      	ldr	r3, [r7, #4]
 8017a0a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8017a0e:	78fa      	ldrb	r2, [r7, #3]
 8017a10:	4611      	mov	r1, r2
 8017a12:	4618      	mov	r0, r3
 8017a14:	f7ef f968 	bl	8006ce8 <HAL_PCD_EP_GetRxCount>
 8017a18:	4603      	mov	r3, r0
}
 8017a1a:	4618      	mov	r0, r3
 8017a1c:	3708      	adds	r7, #8
 8017a1e:	46bd      	mov	sp, r7
 8017a20:	bd80      	pop	{r7, pc}
	...

08017a24 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd: PCD handle
  * @param  msg: LPM message
  * @retval None
  */
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8017a24:	b580      	push	{r7, lr}
 8017a26:	b082      	sub	sp, #8
 8017a28:	af00      	add	r7, sp, #0
 8017a2a:	6078      	str	r0, [r7, #4]
 8017a2c:	460b      	mov	r3, r1
 8017a2e:	70fb      	strb	r3, [r7, #3]
  switch (msg)
 8017a30:	78fb      	ldrb	r3, [r7, #3]
 8017a32:	2b00      	cmp	r3, #0
 8017a34:	d002      	beq.n	8017a3c <HAL_PCDEx_LPM_Callback+0x18>
 8017a36:	2b01      	cmp	r3, #1
 8017a38:	d01f      	beq.n	8017a7a <HAL_PCDEx_LPM_Callback+0x56>
      /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
}
 8017a3a:	e03b      	b.n	8017ab4 <HAL_PCDEx_LPM_Callback+0x90>
    if (hpcd->Init.low_power_enable)
 8017a3c:	687b      	ldr	r3, [r7, #4]
 8017a3e:	6a1b      	ldr	r3, [r3, #32]
 8017a40:	2b00      	cmp	r3, #0
 8017a42:	d007      	beq.n	8017a54 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClock_Config();
 8017a44:	f7ea fc62 	bl	800230c <SystemClock_Config>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8017a48:	4b1c      	ldr	r3, [pc, #112]	; (8017abc <HAL_PCDEx_LPM_Callback+0x98>)
 8017a4a:	691b      	ldr	r3, [r3, #16]
 8017a4c:	4a1b      	ldr	r2, [pc, #108]	; (8017abc <HAL_PCDEx_LPM_Callback+0x98>)
 8017a4e:	f023 0306 	bic.w	r3, r3, #6
 8017a52:	6113      	str	r3, [r2, #16]
    __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 8017a54:	687b      	ldr	r3, [r7, #4]
 8017a56:	681b      	ldr	r3, [r3, #0]
 8017a58:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8017a5c:	681b      	ldr	r3, [r3, #0]
 8017a5e:	687a      	ldr	r2, [r7, #4]
 8017a60:	6812      	ldr	r2, [r2, #0]
 8017a62:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8017a66:	f023 0301 	bic.w	r3, r3, #1
 8017a6a:	6013      	str	r3, [r2, #0]
    USBD_LL_Resume(hpcd->pData);
 8017a6c:	687b      	ldr	r3, [r7, #4]
 8017a6e:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8017a72:	4618      	mov	r0, r3
 8017a74:	f7f8 f94e 	bl	800fd14 <USBD_LL_Resume>
    break;
 8017a78:	e01c      	b.n	8017ab4 <HAL_PCDEx_LPM_Callback+0x90>
    __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8017a7a:	687b      	ldr	r3, [r7, #4]
 8017a7c:	681b      	ldr	r3, [r3, #0]
 8017a7e:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8017a82:	681b      	ldr	r3, [r3, #0]
 8017a84:	687a      	ldr	r2, [r7, #4]
 8017a86:	6812      	ldr	r2, [r2, #0]
 8017a88:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8017a8c:	f043 0301 	orr.w	r3, r3, #1
 8017a90:	6013      	str	r3, [r2, #0]
    USBD_LL_Suspend(hpcd->pData);
 8017a92:	687b      	ldr	r3, [r7, #4]
 8017a94:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8017a98:	4618      	mov	r0, r3
 8017a9a:	f7f8 f925 	bl	800fce8 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 8017a9e:	687b      	ldr	r3, [r7, #4]
 8017aa0:	6a1b      	ldr	r3, [r3, #32]
 8017aa2:	2b00      	cmp	r3, #0
 8017aa4:	d005      	beq.n	8017ab2 <HAL_PCDEx_LPM_Callback+0x8e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8017aa6:	4b05      	ldr	r3, [pc, #20]	; (8017abc <HAL_PCDEx_LPM_Callback+0x98>)
 8017aa8:	691b      	ldr	r3, [r3, #16]
 8017aaa:	4a04      	ldr	r2, [pc, #16]	; (8017abc <HAL_PCDEx_LPM_Callback+0x98>)
 8017aac:	f043 0306 	orr.w	r3, r3, #6
 8017ab0:	6113      	str	r3, [r2, #16]
    break;
 8017ab2:	bf00      	nop
}
 8017ab4:	bf00      	nop
 8017ab6:	3708      	adds	r7, #8
 8017ab8:	46bd      	mov	sp, r7
 8017aba:	bd80      	pop	{r7, pc}
 8017abc:	e000ed00 	.word	0xe000ed00

08017ac0 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8017ac0:	b480      	push	{r7}
 8017ac2:	b083      	sub	sp, #12
 8017ac4:	af00      	add	r7, sp, #0
 8017ac6:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_MSC_BOT_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8017ac8:	4b03      	ldr	r3, [pc, #12]	; (8017ad8 <USBD_static_malloc+0x18>)
}
 8017aca:	4618      	mov	r0, r3
 8017acc:	370c      	adds	r7, #12
 8017ace:	46bd      	mov	sp, r7
 8017ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017ad4:	4770      	bx	lr
 8017ad6:	bf00      	nop
 8017ad8:	200080c8 	.word	0x200080c8

08017adc <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8017adc:	b480      	push	{r7}
 8017ade:	b083      	sub	sp, #12
 8017ae0:	af00      	add	r7, sp, #0
 8017ae2:	6078      	str	r0, [r7, #4]

}
 8017ae4:	bf00      	nop
 8017ae6:	370c      	adds	r7, #12
 8017ae8:	46bd      	mov	sp, r7
 8017aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017aee:	4770      	bx	lr

08017af0 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8017af0:	b480      	push	{r7}
 8017af2:	b085      	sub	sp, #20
 8017af4:	af00      	add	r7, sp, #0
 8017af6:	4603      	mov	r3, r0
 8017af8:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017afa:	2300      	movs	r3, #0
 8017afc:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8017afe:	79fb      	ldrb	r3, [r7, #7]
 8017b00:	2b03      	cmp	r3, #3
 8017b02:	d817      	bhi.n	8017b34 <USBD_Get_USB_Status+0x44>
 8017b04:	a201      	add	r2, pc, #4	; (adr r2, 8017b0c <USBD_Get_USB_Status+0x1c>)
 8017b06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017b0a:	bf00      	nop
 8017b0c:	08017b1d 	.word	0x08017b1d
 8017b10:	08017b23 	.word	0x08017b23
 8017b14:	08017b29 	.word	0x08017b29
 8017b18:	08017b2f 	.word	0x08017b2f
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8017b1c:	2300      	movs	r3, #0
 8017b1e:	73fb      	strb	r3, [r7, #15]
    break;
 8017b20:	e00b      	b.n	8017b3a <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8017b22:	2303      	movs	r3, #3
 8017b24:	73fb      	strb	r3, [r7, #15]
    break;
 8017b26:	e008      	b.n	8017b3a <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8017b28:	2301      	movs	r3, #1
 8017b2a:	73fb      	strb	r3, [r7, #15]
    break;
 8017b2c:	e005      	b.n	8017b3a <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8017b2e:	2303      	movs	r3, #3
 8017b30:	73fb      	strb	r3, [r7, #15]
    break;
 8017b32:	e002      	b.n	8017b3a <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8017b34:	2303      	movs	r3, #3
 8017b36:	73fb      	strb	r3, [r7, #15]
    break;
 8017b38:	bf00      	nop
  }
  return usb_status;
 8017b3a:	7bfb      	ldrb	r3, [r7, #15]
}
 8017b3c:	4618      	mov	r0, r3
 8017b3e:	3714      	adds	r7, #20
 8017b40:	46bd      	mov	sp, r7
 8017b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017b46:	4770      	bx	lr

08017b48 <calloc>:
 8017b48:	4b02      	ldr	r3, [pc, #8]	; (8017b54 <calloc+0xc>)
 8017b4a:	460a      	mov	r2, r1
 8017b4c:	4601      	mov	r1, r0
 8017b4e:	6818      	ldr	r0, [r3, #0]
 8017b50:	f000 b802 	b.w	8017b58 <_calloc_r>
 8017b54:	20000198 	.word	0x20000198

08017b58 <_calloc_r>:
 8017b58:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8017b5a:	fba1 2402 	umull	r2, r4, r1, r2
 8017b5e:	b94c      	cbnz	r4, 8017b74 <_calloc_r+0x1c>
 8017b60:	4611      	mov	r1, r2
 8017b62:	9201      	str	r2, [sp, #4]
 8017b64:	f000 f83e 	bl	8017be4 <_malloc_r>
 8017b68:	9a01      	ldr	r2, [sp, #4]
 8017b6a:	4605      	mov	r5, r0
 8017b6c:	b930      	cbnz	r0, 8017b7c <_calloc_r+0x24>
 8017b6e:	4628      	mov	r0, r5
 8017b70:	b003      	add	sp, #12
 8017b72:	bd30      	pop	{r4, r5, pc}
 8017b74:	220c      	movs	r2, #12
 8017b76:	6002      	str	r2, [r0, #0]
 8017b78:	2500      	movs	r5, #0
 8017b7a:	e7f8      	b.n	8017b6e <_calloc_r+0x16>
 8017b7c:	4621      	mov	r1, r4
 8017b7e:	f001 f977 	bl	8018e70 <memset>
 8017b82:	e7f4      	b.n	8017b6e <_calloc_r+0x16>

08017b84 <malloc>:
 8017b84:	4b02      	ldr	r3, [pc, #8]	; (8017b90 <malloc+0xc>)
 8017b86:	4601      	mov	r1, r0
 8017b88:	6818      	ldr	r0, [r3, #0]
 8017b8a:	f000 b82b 	b.w	8017be4 <_malloc_r>
 8017b8e:	bf00      	nop
 8017b90:	20000198 	.word	0x20000198

08017b94 <free>:
 8017b94:	4b02      	ldr	r3, [pc, #8]	; (8017ba0 <free+0xc>)
 8017b96:	4601      	mov	r1, r0
 8017b98:	6818      	ldr	r0, [r3, #0]
 8017b9a:	f002 b8eb 	b.w	8019d74 <_free_r>
 8017b9e:	bf00      	nop
 8017ba0:	20000198 	.word	0x20000198

08017ba4 <sbrk_aligned>:
 8017ba4:	b570      	push	{r4, r5, r6, lr}
 8017ba6:	4e0e      	ldr	r6, [pc, #56]	; (8017be0 <sbrk_aligned+0x3c>)
 8017ba8:	460c      	mov	r4, r1
 8017baa:	6831      	ldr	r1, [r6, #0]
 8017bac:	4605      	mov	r5, r0
 8017bae:	b911      	cbnz	r1, 8017bb6 <sbrk_aligned+0x12>
 8017bb0:	f001 fa04 	bl	8018fbc <_sbrk_r>
 8017bb4:	6030      	str	r0, [r6, #0]
 8017bb6:	4621      	mov	r1, r4
 8017bb8:	4628      	mov	r0, r5
 8017bba:	f001 f9ff 	bl	8018fbc <_sbrk_r>
 8017bbe:	1c43      	adds	r3, r0, #1
 8017bc0:	d00a      	beq.n	8017bd8 <sbrk_aligned+0x34>
 8017bc2:	1cc4      	adds	r4, r0, #3
 8017bc4:	f024 0403 	bic.w	r4, r4, #3
 8017bc8:	42a0      	cmp	r0, r4
 8017bca:	d007      	beq.n	8017bdc <sbrk_aligned+0x38>
 8017bcc:	1a21      	subs	r1, r4, r0
 8017bce:	4628      	mov	r0, r5
 8017bd0:	f001 f9f4 	bl	8018fbc <_sbrk_r>
 8017bd4:	3001      	adds	r0, #1
 8017bd6:	d101      	bne.n	8017bdc <sbrk_aligned+0x38>
 8017bd8:	f04f 34ff 	mov.w	r4, #4294967295
 8017bdc:	4620      	mov	r0, r4
 8017bde:	bd70      	pop	{r4, r5, r6, pc}
 8017be0:	20008344 	.word	0x20008344

08017be4 <_malloc_r>:
 8017be4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8017be8:	1ccd      	adds	r5, r1, #3
 8017bea:	f025 0503 	bic.w	r5, r5, #3
 8017bee:	3508      	adds	r5, #8
 8017bf0:	2d0c      	cmp	r5, #12
 8017bf2:	bf38      	it	cc
 8017bf4:	250c      	movcc	r5, #12
 8017bf6:	2d00      	cmp	r5, #0
 8017bf8:	4607      	mov	r7, r0
 8017bfa:	db01      	blt.n	8017c00 <_malloc_r+0x1c>
 8017bfc:	42a9      	cmp	r1, r5
 8017bfe:	d905      	bls.n	8017c0c <_malloc_r+0x28>
 8017c00:	230c      	movs	r3, #12
 8017c02:	603b      	str	r3, [r7, #0]
 8017c04:	2600      	movs	r6, #0
 8017c06:	4630      	mov	r0, r6
 8017c08:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8017c0c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8017ce0 <_malloc_r+0xfc>
 8017c10:	f000 f868 	bl	8017ce4 <__malloc_lock>
 8017c14:	f8d8 3000 	ldr.w	r3, [r8]
 8017c18:	461c      	mov	r4, r3
 8017c1a:	bb5c      	cbnz	r4, 8017c74 <_malloc_r+0x90>
 8017c1c:	4629      	mov	r1, r5
 8017c1e:	4638      	mov	r0, r7
 8017c20:	f7ff ffc0 	bl	8017ba4 <sbrk_aligned>
 8017c24:	1c43      	adds	r3, r0, #1
 8017c26:	4604      	mov	r4, r0
 8017c28:	d155      	bne.n	8017cd6 <_malloc_r+0xf2>
 8017c2a:	f8d8 4000 	ldr.w	r4, [r8]
 8017c2e:	4626      	mov	r6, r4
 8017c30:	2e00      	cmp	r6, #0
 8017c32:	d145      	bne.n	8017cc0 <_malloc_r+0xdc>
 8017c34:	2c00      	cmp	r4, #0
 8017c36:	d048      	beq.n	8017cca <_malloc_r+0xe6>
 8017c38:	6823      	ldr	r3, [r4, #0]
 8017c3a:	4631      	mov	r1, r6
 8017c3c:	4638      	mov	r0, r7
 8017c3e:	eb04 0903 	add.w	r9, r4, r3
 8017c42:	f001 f9bb 	bl	8018fbc <_sbrk_r>
 8017c46:	4581      	cmp	r9, r0
 8017c48:	d13f      	bne.n	8017cca <_malloc_r+0xe6>
 8017c4a:	6821      	ldr	r1, [r4, #0]
 8017c4c:	1a6d      	subs	r5, r5, r1
 8017c4e:	4629      	mov	r1, r5
 8017c50:	4638      	mov	r0, r7
 8017c52:	f7ff ffa7 	bl	8017ba4 <sbrk_aligned>
 8017c56:	3001      	adds	r0, #1
 8017c58:	d037      	beq.n	8017cca <_malloc_r+0xe6>
 8017c5a:	6823      	ldr	r3, [r4, #0]
 8017c5c:	442b      	add	r3, r5
 8017c5e:	6023      	str	r3, [r4, #0]
 8017c60:	f8d8 3000 	ldr.w	r3, [r8]
 8017c64:	2b00      	cmp	r3, #0
 8017c66:	d038      	beq.n	8017cda <_malloc_r+0xf6>
 8017c68:	685a      	ldr	r2, [r3, #4]
 8017c6a:	42a2      	cmp	r2, r4
 8017c6c:	d12b      	bne.n	8017cc6 <_malloc_r+0xe2>
 8017c6e:	2200      	movs	r2, #0
 8017c70:	605a      	str	r2, [r3, #4]
 8017c72:	e00f      	b.n	8017c94 <_malloc_r+0xb0>
 8017c74:	6822      	ldr	r2, [r4, #0]
 8017c76:	1b52      	subs	r2, r2, r5
 8017c78:	d41f      	bmi.n	8017cba <_malloc_r+0xd6>
 8017c7a:	2a0b      	cmp	r2, #11
 8017c7c:	d917      	bls.n	8017cae <_malloc_r+0xca>
 8017c7e:	1961      	adds	r1, r4, r5
 8017c80:	42a3      	cmp	r3, r4
 8017c82:	6025      	str	r5, [r4, #0]
 8017c84:	bf18      	it	ne
 8017c86:	6059      	strne	r1, [r3, #4]
 8017c88:	6863      	ldr	r3, [r4, #4]
 8017c8a:	bf08      	it	eq
 8017c8c:	f8c8 1000 	streq.w	r1, [r8]
 8017c90:	5162      	str	r2, [r4, r5]
 8017c92:	604b      	str	r3, [r1, #4]
 8017c94:	4638      	mov	r0, r7
 8017c96:	f104 060b 	add.w	r6, r4, #11
 8017c9a:	f000 f829 	bl	8017cf0 <__malloc_unlock>
 8017c9e:	f026 0607 	bic.w	r6, r6, #7
 8017ca2:	1d23      	adds	r3, r4, #4
 8017ca4:	1af2      	subs	r2, r6, r3
 8017ca6:	d0ae      	beq.n	8017c06 <_malloc_r+0x22>
 8017ca8:	1b9b      	subs	r3, r3, r6
 8017caa:	50a3      	str	r3, [r4, r2]
 8017cac:	e7ab      	b.n	8017c06 <_malloc_r+0x22>
 8017cae:	42a3      	cmp	r3, r4
 8017cb0:	6862      	ldr	r2, [r4, #4]
 8017cb2:	d1dd      	bne.n	8017c70 <_malloc_r+0x8c>
 8017cb4:	f8c8 2000 	str.w	r2, [r8]
 8017cb8:	e7ec      	b.n	8017c94 <_malloc_r+0xb0>
 8017cba:	4623      	mov	r3, r4
 8017cbc:	6864      	ldr	r4, [r4, #4]
 8017cbe:	e7ac      	b.n	8017c1a <_malloc_r+0x36>
 8017cc0:	4634      	mov	r4, r6
 8017cc2:	6876      	ldr	r6, [r6, #4]
 8017cc4:	e7b4      	b.n	8017c30 <_malloc_r+0x4c>
 8017cc6:	4613      	mov	r3, r2
 8017cc8:	e7cc      	b.n	8017c64 <_malloc_r+0x80>
 8017cca:	230c      	movs	r3, #12
 8017ccc:	603b      	str	r3, [r7, #0]
 8017cce:	4638      	mov	r0, r7
 8017cd0:	f000 f80e 	bl	8017cf0 <__malloc_unlock>
 8017cd4:	e797      	b.n	8017c06 <_malloc_r+0x22>
 8017cd6:	6025      	str	r5, [r4, #0]
 8017cd8:	e7dc      	b.n	8017c94 <_malloc_r+0xb0>
 8017cda:	605b      	str	r3, [r3, #4]
 8017cdc:	deff      	udf	#255	; 0xff
 8017cde:	bf00      	nop
 8017ce0:	20008340 	.word	0x20008340

08017ce4 <__malloc_lock>:
 8017ce4:	4801      	ldr	r0, [pc, #4]	; (8017cec <__malloc_lock+0x8>)
 8017ce6:	f001 b9b5 	b.w	8019054 <__retarget_lock_acquire_recursive>
 8017cea:	bf00      	nop
 8017cec:	20008488 	.word	0x20008488

08017cf0 <__malloc_unlock>:
 8017cf0:	4801      	ldr	r0, [pc, #4]	; (8017cf8 <__malloc_unlock+0x8>)
 8017cf2:	f001 b9b0 	b.w	8019056 <__retarget_lock_release_recursive>
 8017cf6:	bf00      	nop
 8017cf8:	20008488 	.word	0x20008488

08017cfc <__cvt>:
 8017cfc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8017d00:	ec55 4b10 	vmov	r4, r5, d0
 8017d04:	2d00      	cmp	r5, #0
 8017d06:	460e      	mov	r6, r1
 8017d08:	4619      	mov	r1, r3
 8017d0a:	462b      	mov	r3, r5
 8017d0c:	bfbb      	ittet	lt
 8017d0e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8017d12:	461d      	movlt	r5, r3
 8017d14:	2300      	movge	r3, #0
 8017d16:	232d      	movlt	r3, #45	; 0x2d
 8017d18:	700b      	strb	r3, [r1, #0]
 8017d1a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8017d1c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8017d20:	4691      	mov	r9, r2
 8017d22:	f023 0820 	bic.w	r8, r3, #32
 8017d26:	bfbc      	itt	lt
 8017d28:	4622      	movlt	r2, r4
 8017d2a:	4614      	movlt	r4, r2
 8017d2c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8017d30:	d005      	beq.n	8017d3e <__cvt+0x42>
 8017d32:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8017d36:	d100      	bne.n	8017d3a <__cvt+0x3e>
 8017d38:	3601      	adds	r6, #1
 8017d3a:	2102      	movs	r1, #2
 8017d3c:	e000      	b.n	8017d40 <__cvt+0x44>
 8017d3e:	2103      	movs	r1, #3
 8017d40:	ab03      	add	r3, sp, #12
 8017d42:	9301      	str	r3, [sp, #4]
 8017d44:	ab02      	add	r3, sp, #8
 8017d46:	9300      	str	r3, [sp, #0]
 8017d48:	ec45 4b10 	vmov	d0, r4, r5
 8017d4c:	4653      	mov	r3, sl
 8017d4e:	4632      	mov	r2, r6
 8017d50:	f001 fa1e 	bl	8019190 <_dtoa_r>
 8017d54:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8017d58:	4607      	mov	r7, r0
 8017d5a:	d102      	bne.n	8017d62 <__cvt+0x66>
 8017d5c:	f019 0f01 	tst.w	r9, #1
 8017d60:	d022      	beq.n	8017da8 <__cvt+0xac>
 8017d62:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8017d66:	eb07 0906 	add.w	r9, r7, r6
 8017d6a:	d110      	bne.n	8017d8e <__cvt+0x92>
 8017d6c:	783b      	ldrb	r3, [r7, #0]
 8017d6e:	2b30      	cmp	r3, #48	; 0x30
 8017d70:	d10a      	bne.n	8017d88 <__cvt+0x8c>
 8017d72:	2200      	movs	r2, #0
 8017d74:	2300      	movs	r3, #0
 8017d76:	4620      	mov	r0, r4
 8017d78:	4629      	mov	r1, r5
 8017d7a:	f7e8 fed5 	bl	8000b28 <__aeabi_dcmpeq>
 8017d7e:	b918      	cbnz	r0, 8017d88 <__cvt+0x8c>
 8017d80:	f1c6 0601 	rsb	r6, r6, #1
 8017d84:	f8ca 6000 	str.w	r6, [sl]
 8017d88:	f8da 3000 	ldr.w	r3, [sl]
 8017d8c:	4499      	add	r9, r3
 8017d8e:	2200      	movs	r2, #0
 8017d90:	2300      	movs	r3, #0
 8017d92:	4620      	mov	r0, r4
 8017d94:	4629      	mov	r1, r5
 8017d96:	f7e8 fec7 	bl	8000b28 <__aeabi_dcmpeq>
 8017d9a:	b108      	cbz	r0, 8017da0 <__cvt+0xa4>
 8017d9c:	f8cd 900c 	str.w	r9, [sp, #12]
 8017da0:	2230      	movs	r2, #48	; 0x30
 8017da2:	9b03      	ldr	r3, [sp, #12]
 8017da4:	454b      	cmp	r3, r9
 8017da6:	d307      	bcc.n	8017db8 <__cvt+0xbc>
 8017da8:	9b03      	ldr	r3, [sp, #12]
 8017daa:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8017dac:	1bdb      	subs	r3, r3, r7
 8017dae:	4638      	mov	r0, r7
 8017db0:	6013      	str	r3, [r2, #0]
 8017db2:	b004      	add	sp, #16
 8017db4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017db8:	1c59      	adds	r1, r3, #1
 8017dba:	9103      	str	r1, [sp, #12]
 8017dbc:	701a      	strb	r2, [r3, #0]
 8017dbe:	e7f0      	b.n	8017da2 <__cvt+0xa6>

08017dc0 <__exponent>:
 8017dc0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8017dc2:	4603      	mov	r3, r0
 8017dc4:	2900      	cmp	r1, #0
 8017dc6:	bfb8      	it	lt
 8017dc8:	4249      	neglt	r1, r1
 8017dca:	f803 2b02 	strb.w	r2, [r3], #2
 8017dce:	bfb4      	ite	lt
 8017dd0:	222d      	movlt	r2, #45	; 0x2d
 8017dd2:	222b      	movge	r2, #43	; 0x2b
 8017dd4:	2909      	cmp	r1, #9
 8017dd6:	7042      	strb	r2, [r0, #1]
 8017dd8:	dd2a      	ble.n	8017e30 <__exponent+0x70>
 8017dda:	f10d 0207 	add.w	r2, sp, #7
 8017dde:	4617      	mov	r7, r2
 8017de0:	260a      	movs	r6, #10
 8017de2:	4694      	mov	ip, r2
 8017de4:	fb91 f5f6 	sdiv	r5, r1, r6
 8017de8:	fb06 1415 	mls	r4, r6, r5, r1
 8017dec:	3430      	adds	r4, #48	; 0x30
 8017dee:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8017df2:	460c      	mov	r4, r1
 8017df4:	2c63      	cmp	r4, #99	; 0x63
 8017df6:	f102 32ff 	add.w	r2, r2, #4294967295
 8017dfa:	4629      	mov	r1, r5
 8017dfc:	dcf1      	bgt.n	8017de2 <__exponent+0x22>
 8017dfe:	3130      	adds	r1, #48	; 0x30
 8017e00:	f1ac 0402 	sub.w	r4, ip, #2
 8017e04:	f802 1c01 	strb.w	r1, [r2, #-1]
 8017e08:	1c41      	adds	r1, r0, #1
 8017e0a:	4622      	mov	r2, r4
 8017e0c:	42ba      	cmp	r2, r7
 8017e0e:	d30a      	bcc.n	8017e26 <__exponent+0x66>
 8017e10:	f10d 0209 	add.w	r2, sp, #9
 8017e14:	eba2 020c 	sub.w	r2, r2, ip
 8017e18:	42bc      	cmp	r4, r7
 8017e1a:	bf88      	it	hi
 8017e1c:	2200      	movhi	r2, #0
 8017e1e:	4413      	add	r3, r2
 8017e20:	1a18      	subs	r0, r3, r0
 8017e22:	b003      	add	sp, #12
 8017e24:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8017e26:	f812 5b01 	ldrb.w	r5, [r2], #1
 8017e2a:	f801 5f01 	strb.w	r5, [r1, #1]!
 8017e2e:	e7ed      	b.n	8017e0c <__exponent+0x4c>
 8017e30:	2330      	movs	r3, #48	; 0x30
 8017e32:	3130      	adds	r1, #48	; 0x30
 8017e34:	7083      	strb	r3, [r0, #2]
 8017e36:	70c1      	strb	r1, [r0, #3]
 8017e38:	1d03      	adds	r3, r0, #4
 8017e3a:	e7f1      	b.n	8017e20 <__exponent+0x60>

08017e3c <_printf_float>:
 8017e3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017e40:	ed2d 8b02 	vpush	{d8}
 8017e44:	b08d      	sub	sp, #52	; 0x34
 8017e46:	460c      	mov	r4, r1
 8017e48:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8017e4c:	4616      	mov	r6, r2
 8017e4e:	461f      	mov	r7, r3
 8017e50:	4605      	mov	r5, r0
 8017e52:	f001 f825 	bl	8018ea0 <_localeconv_r>
 8017e56:	f8d0 a000 	ldr.w	sl, [r0]
 8017e5a:	4650      	mov	r0, sl
 8017e5c:	f7e8 fa38 	bl	80002d0 <strlen>
 8017e60:	2300      	movs	r3, #0
 8017e62:	930a      	str	r3, [sp, #40]	; 0x28
 8017e64:	6823      	ldr	r3, [r4, #0]
 8017e66:	9305      	str	r3, [sp, #20]
 8017e68:	f8d8 3000 	ldr.w	r3, [r8]
 8017e6c:	f894 b018 	ldrb.w	fp, [r4, #24]
 8017e70:	3307      	adds	r3, #7
 8017e72:	f023 0307 	bic.w	r3, r3, #7
 8017e76:	f103 0208 	add.w	r2, r3, #8
 8017e7a:	f8c8 2000 	str.w	r2, [r8]
 8017e7e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8017e82:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8017e86:	9307      	str	r3, [sp, #28]
 8017e88:	f8cd 8018 	str.w	r8, [sp, #24]
 8017e8c:	ee08 0a10 	vmov	s16, r0
 8017e90:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8017e94:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8017e98:	4b9e      	ldr	r3, [pc, #632]	; (8018114 <_printf_float+0x2d8>)
 8017e9a:	f04f 32ff 	mov.w	r2, #4294967295
 8017e9e:	f7e8 fe75 	bl	8000b8c <__aeabi_dcmpun>
 8017ea2:	bb88      	cbnz	r0, 8017f08 <_printf_float+0xcc>
 8017ea4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8017ea8:	4b9a      	ldr	r3, [pc, #616]	; (8018114 <_printf_float+0x2d8>)
 8017eaa:	f04f 32ff 	mov.w	r2, #4294967295
 8017eae:	f7e8 fe4f 	bl	8000b50 <__aeabi_dcmple>
 8017eb2:	bb48      	cbnz	r0, 8017f08 <_printf_float+0xcc>
 8017eb4:	2200      	movs	r2, #0
 8017eb6:	2300      	movs	r3, #0
 8017eb8:	4640      	mov	r0, r8
 8017eba:	4649      	mov	r1, r9
 8017ebc:	f7e8 fe3e 	bl	8000b3c <__aeabi_dcmplt>
 8017ec0:	b110      	cbz	r0, 8017ec8 <_printf_float+0x8c>
 8017ec2:	232d      	movs	r3, #45	; 0x2d
 8017ec4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8017ec8:	4a93      	ldr	r2, [pc, #588]	; (8018118 <_printf_float+0x2dc>)
 8017eca:	4b94      	ldr	r3, [pc, #592]	; (801811c <_printf_float+0x2e0>)
 8017ecc:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8017ed0:	bf94      	ite	ls
 8017ed2:	4690      	movls	r8, r2
 8017ed4:	4698      	movhi	r8, r3
 8017ed6:	2303      	movs	r3, #3
 8017ed8:	6123      	str	r3, [r4, #16]
 8017eda:	9b05      	ldr	r3, [sp, #20]
 8017edc:	f023 0304 	bic.w	r3, r3, #4
 8017ee0:	6023      	str	r3, [r4, #0]
 8017ee2:	f04f 0900 	mov.w	r9, #0
 8017ee6:	9700      	str	r7, [sp, #0]
 8017ee8:	4633      	mov	r3, r6
 8017eea:	aa0b      	add	r2, sp, #44	; 0x2c
 8017eec:	4621      	mov	r1, r4
 8017eee:	4628      	mov	r0, r5
 8017ef0:	f000 f9da 	bl	80182a8 <_printf_common>
 8017ef4:	3001      	adds	r0, #1
 8017ef6:	f040 8090 	bne.w	801801a <_printf_float+0x1de>
 8017efa:	f04f 30ff 	mov.w	r0, #4294967295
 8017efe:	b00d      	add	sp, #52	; 0x34
 8017f00:	ecbd 8b02 	vpop	{d8}
 8017f04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017f08:	4642      	mov	r2, r8
 8017f0a:	464b      	mov	r3, r9
 8017f0c:	4640      	mov	r0, r8
 8017f0e:	4649      	mov	r1, r9
 8017f10:	f7e8 fe3c 	bl	8000b8c <__aeabi_dcmpun>
 8017f14:	b140      	cbz	r0, 8017f28 <_printf_float+0xec>
 8017f16:	464b      	mov	r3, r9
 8017f18:	2b00      	cmp	r3, #0
 8017f1a:	bfbc      	itt	lt
 8017f1c:	232d      	movlt	r3, #45	; 0x2d
 8017f1e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8017f22:	4a7f      	ldr	r2, [pc, #508]	; (8018120 <_printf_float+0x2e4>)
 8017f24:	4b7f      	ldr	r3, [pc, #508]	; (8018124 <_printf_float+0x2e8>)
 8017f26:	e7d1      	b.n	8017ecc <_printf_float+0x90>
 8017f28:	6863      	ldr	r3, [r4, #4]
 8017f2a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8017f2e:	9206      	str	r2, [sp, #24]
 8017f30:	1c5a      	adds	r2, r3, #1
 8017f32:	d13f      	bne.n	8017fb4 <_printf_float+0x178>
 8017f34:	2306      	movs	r3, #6
 8017f36:	6063      	str	r3, [r4, #4]
 8017f38:	9b05      	ldr	r3, [sp, #20]
 8017f3a:	6861      	ldr	r1, [r4, #4]
 8017f3c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8017f40:	2300      	movs	r3, #0
 8017f42:	9303      	str	r3, [sp, #12]
 8017f44:	ab0a      	add	r3, sp, #40	; 0x28
 8017f46:	e9cd b301 	strd	fp, r3, [sp, #4]
 8017f4a:	ab09      	add	r3, sp, #36	; 0x24
 8017f4c:	ec49 8b10 	vmov	d0, r8, r9
 8017f50:	9300      	str	r3, [sp, #0]
 8017f52:	6022      	str	r2, [r4, #0]
 8017f54:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8017f58:	4628      	mov	r0, r5
 8017f5a:	f7ff fecf 	bl	8017cfc <__cvt>
 8017f5e:	9b06      	ldr	r3, [sp, #24]
 8017f60:	9909      	ldr	r1, [sp, #36]	; 0x24
 8017f62:	2b47      	cmp	r3, #71	; 0x47
 8017f64:	4680      	mov	r8, r0
 8017f66:	d108      	bne.n	8017f7a <_printf_float+0x13e>
 8017f68:	1cc8      	adds	r0, r1, #3
 8017f6a:	db02      	blt.n	8017f72 <_printf_float+0x136>
 8017f6c:	6863      	ldr	r3, [r4, #4]
 8017f6e:	4299      	cmp	r1, r3
 8017f70:	dd41      	ble.n	8017ff6 <_printf_float+0x1ba>
 8017f72:	f1ab 0302 	sub.w	r3, fp, #2
 8017f76:	fa5f fb83 	uxtb.w	fp, r3
 8017f7a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8017f7e:	d820      	bhi.n	8017fc2 <_printf_float+0x186>
 8017f80:	3901      	subs	r1, #1
 8017f82:	465a      	mov	r2, fp
 8017f84:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8017f88:	9109      	str	r1, [sp, #36]	; 0x24
 8017f8a:	f7ff ff19 	bl	8017dc0 <__exponent>
 8017f8e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8017f90:	1813      	adds	r3, r2, r0
 8017f92:	2a01      	cmp	r2, #1
 8017f94:	4681      	mov	r9, r0
 8017f96:	6123      	str	r3, [r4, #16]
 8017f98:	dc02      	bgt.n	8017fa0 <_printf_float+0x164>
 8017f9a:	6822      	ldr	r2, [r4, #0]
 8017f9c:	07d2      	lsls	r2, r2, #31
 8017f9e:	d501      	bpl.n	8017fa4 <_printf_float+0x168>
 8017fa0:	3301      	adds	r3, #1
 8017fa2:	6123      	str	r3, [r4, #16]
 8017fa4:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8017fa8:	2b00      	cmp	r3, #0
 8017faa:	d09c      	beq.n	8017ee6 <_printf_float+0xaa>
 8017fac:	232d      	movs	r3, #45	; 0x2d
 8017fae:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8017fb2:	e798      	b.n	8017ee6 <_printf_float+0xaa>
 8017fb4:	9a06      	ldr	r2, [sp, #24]
 8017fb6:	2a47      	cmp	r2, #71	; 0x47
 8017fb8:	d1be      	bne.n	8017f38 <_printf_float+0xfc>
 8017fba:	2b00      	cmp	r3, #0
 8017fbc:	d1bc      	bne.n	8017f38 <_printf_float+0xfc>
 8017fbe:	2301      	movs	r3, #1
 8017fc0:	e7b9      	b.n	8017f36 <_printf_float+0xfa>
 8017fc2:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8017fc6:	d118      	bne.n	8017ffa <_printf_float+0x1be>
 8017fc8:	2900      	cmp	r1, #0
 8017fca:	6863      	ldr	r3, [r4, #4]
 8017fcc:	dd0b      	ble.n	8017fe6 <_printf_float+0x1aa>
 8017fce:	6121      	str	r1, [r4, #16]
 8017fd0:	b913      	cbnz	r3, 8017fd8 <_printf_float+0x19c>
 8017fd2:	6822      	ldr	r2, [r4, #0]
 8017fd4:	07d0      	lsls	r0, r2, #31
 8017fd6:	d502      	bpl.n	8017fde <_printf_float+0x1a2>
 8017fd8:	3301      	adds	r3, #1
 8017fda:	440b      	add	r3, r1
 8017fdc:	6123      	str	r3, [r4, #16]
 8017fde:	65a1      	str	r1, [r4, #88]	; 0x58
 8017fe0:	f04f 0900 	mov.w	r9, #0
 8017fe4:	e7de      	b.n	8017fa4 <_printf_float+0x168>
 8017fe6:	b913      	cbnz	r3, 8017fee <_printf_float+0x1b2>
 8017fe8:	6822      	ldr	r2, [r4, #0]
 8017fea:	07d2      	lsls	r2, r2, #31
 8017fec:	d501      	bpl.n	8017ff2 <_printf_float+0x1b6>
 8017fee:	3302      	adds	r3, #2
 8017ff0:	e7f4      	b.n	8017fdc <_printf_float+0x1a0>
 8017ff2:	2301      	movs	r3, #1
 8017ff4:	e7f2      	b.n	8017fdc <_printf_float+0x1a0>
 8017ff6:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8017ffa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8017ffc:	4299      	cmp	r1, r3
 8017ffe:	db05      	blt.n	801800c <_printf_float+0x1d0>
 8018000:	6823      	ldr	r3, [r4, #0]
 8018002:	6121      	str	r1, [r4, #16]
 8018004:	07d8      	lsls	r0, r3, #31
 8018006:	d5ea      	bpl.n	8017fde <_printf_float+0x1a2>
 8018008:	1c4b      	adds	r3, r1, #1
 801800a:	e7e7      	b.n	8017fdc <_printf_float+0x1a0>
 801800c:	2900      	cmp	r1, #0
 801800e:	bfd4      	ite	le
 8018010:	f1c1 0202 	rsble	r2, r1, #2
 8018014:	2201      	movgt	r2, #1
 8018016:	4413      	add	r3, r2
 8018018:	e7e0      	b.n	8017fdc <_printf_float+0x1a0>
 801801a:	6823      	ldr	r3, [r4, #0]
 801801c:	055a      	lsls	r2, r3, #21
 801801e:	d407      	bmi.n	8018030 <_printf_float+0x1f4>
 8018020:	6923      	ldr	r3, [r4, #16]
 8018022:	4642      	mov	r2, r8
 8018024:	4631      	mov	r1, r6
 8018026:	4628      	mov	r0, r5
 8018028:	47b8      	blx	r7
 801802a:	3001      	adds	r0, #1
 801802c:	d12c      	bne.n	8018088 <_printf_float+0x24c>
 801802e:	e764      	b.n	8017efa <_printf_float+0xbe>
 8018030:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8018034:	f240 80e0 	bls.w	80181f8 <_printf_float+0x3bc>
 8018038:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 801803c:	2200      	movs	r2, #0
 801803e:	2300      	movs	r3, #0
 8018040:	f7e8 fd72 	bl	8000b28 <__aeabi_dcmpeq>
 8018044:	2800      	cmp	r0, #0
 8018046:	d034      	beq.n	80180b2 <_printf_float+0x276>
 8018048:	4a37      	ldr	r2, [pc, #220]	; (8018128 <_printf_float+0x2ec>)
 801804a:	2301      	movs	r3, #1
 801804c:	4631      	mov	r1, r6
 801804e:	4628      	mov	r0, r5
 8018050:	47b8      	blx	r7
 8018052:	3001      	adds	r0, #1
 8018054:	f43f af51 	beq.w	8017efa <_printf_float+0xbe>
 8018058:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 801805c:	429a      	cmp	r2, r3
 801805e:	db02      	blt.n	8018066 <_printf_float+0x22a>
 8018060:	6823      	ldr	r3, [r4, #0]
 8018062:	07d8      	lsls	r0, r3, #31
 8018064:	d510      	bpl.n	8018088 <_printf_float+0x24c>
 8018066:	ee18 3a10 	vmov	r3, s16
 801806a:	4652      	mov	r2, sl
 801806c:	4631      	mov	r1, r6
 801806e:	4628      	mov	r0, r5
 8018070:	47b8      	blx	r7
 8018072:	3001      	adds	r0, #1
 8018074:	f43f af41 	beq.w	8017efa <_printf_float+0xbe>
 8018078:	f04f 0800 	mov.w	r8, #0
 801807c:	f104 091a 	add.w	r9, r4, #26
 8018080:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8018082:	3b01      	subs	r3, #1
 8018084:	4543      	cmp	r3, r8
 8018086:	dc09      	bgt.n	801809c <_printf_float+0x260>
 8018088:	6823      	ldr	r3, [r4, #0]
 801808a:	079b      	lsls	r3, r3, #30
 801808c:	f100 8107 	bmi.w	801829e <_printf_float+0x462>
 8018090:	68e0      	ldr	r0, [r4, #12]
 8018092:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8018094:	4298      	cmp	r0, r3
 8018096:	bfb8      	it	lt
 8018098:	4618      	movlt	r0, r3
 801809a:	e730      	b.n	8017efe <_printf_float+0xc2>
 801809c:	2301      	movs	r3, #1
 801809e:	464a      	mov	r2, r9
 80180a0:	4631      	mov	r1, r6
 80180a2:	4628      	mov	r0, r5
 80180a4:	47b8      	blx	r7
 80180a6:	3001      	adds	r0, #1
 80180a8:	f43f af27 	beq.w	8017efa <_printf_float+0xbe>
 80180ac:	f108 0801 	add.w	r8, r8, #1
 80180b0:	e7e6      	b.n	8018080 <_printf_float+0x244>
 80180b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80180b4:	2b00      	cmp	r3, #0
 80180b6:	dc39      	bgt.n	801812c <_printf_float+0x2f0>
 80180b8:	4a1b      	ldr	r2, [pc, #108]	; (8018128 <_printf_float+0x2ec>)
 80180ba:	2301      	movs	r3, #1
 80180bc:	4631      	mov	r1, r6
 80180be:	4628      	mov	r0, r5
 80180c0:	47b8      	blx	r7
 80180c2:	3001      	adds	r0, #1
 80180c4:	f43f af19 	beq.w	8017efa <_printf_float+0xbe>
 80180c8:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80180cc:	4313      	orrs	r3, r2
 80180ce:	d102      	bne.n	80180d6 <_printf_float+0x29a>
 80180d0:	6823      	ldr	r3, [r4, #0]
 80180d2:	07d9      	lsls	r1, r3, #31
 80180d4:	d5d8      	bpl.n	8018088 <_printf_float+0x24c>
 80180d6:	ee18 3a10 	vmov	r3, s16
 80180da:	4652      	mov	r2, sl
 80180dc:	4631      	mov	r1, r6
 80180de:	4628      	mov	r0, r5
 80180e0:	47b8      	blx	r7
 80180e2:	3001      	adds	r0, #1
 80180e4:	f43f af09 	beq.w	8017efa <_printf_float+0xbe>
 80180e8:	f04f 0900 	mov.w	r9, #0
 80180ec:	f104 0a1a 	add.w	sl, r4, #26
 80180f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80180f2:	425b      	negs	r3, r3
 80180f4:	454b      	cmp	r3, r9
 80180f6:	dc01      	bgt.n	80180fc <_printf_float+0x2c0>
 80180f8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80180fa:	e792      	b.n	8018022 <_printf_float+0x1e6>
 80180fc:	2301      	movs	r3, #1
 80180fe:	4652      	mov	r2, sl
 8018100:	4631      	mov	r1, r6
 8018102:	4628      	mov	r0, r5
 8018104:	47b8      	blx	r7
 8018106:	3001      	adds	r0, #1
 8018108:	f43f aef7 	beq.w	8017efa <_printf_float+0xbe>
 801810c:	f109 0901 	add.w	r9, r9, #1
 8018110:	e7ee      	b.n	80180f0 <_printf_float+0x2b4>
 8018112:	bf00      	nop
 8018114:	7fefffff 	.word	0x7fefffff
 8018118:	0801db00 	.word	0x0801db00
 801811c:	0801db04 	.word	0x0801db04
 8018120:	0801db08 	.word	0x0801db08
 8018124:	0801db0c 	.word	0x0801db0c
 8018128:	0801de98 	.word	0x0801de98
 801812c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801812e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8018130:	429a      	cmp	r2, r3
 8018132:	bfa8      	it	ge
 8018134:	461a      	movge	r2, r3
 8018136:	2a00      	cmp	r2, #0
 8018138:	4691      	mov	r9, r2
 801813a:	dc37      	bgt.n	80181ac <_printf_float+0x370>
 801813c:	f04f 0b00 	mov.w	fp, #0
 8018140:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8018144:	f104 021a 	add.w	r2, r4, #26
 8018148:	6da3      	ldr	r3, [r4, #88]	; 0x58
 801814a:	9305      	str	r3, [sp, #20]
 801814c:	eba3 0309 	sub.w	r3, r3, r9
 8018150:	455b      	cmp	r3, fp
 8018152:	dc33      	bgt.n	80181bc <_printf_float+0x380>
 8018154:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8018158:	429a      	cmp	r2, r3
 801815a:	db3b      	blt.n	80181d4 <_printf_float+0x398>
 801815c:	6823      	ldr	r3, [r4, #0]
 801815e:	07da      	lsls	r2, r3, #31
 8018160:	d438      	bmi.n	80181d4 <_printf_float+0x398>
 8018162:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8018166:	eba2 0903 	sub.w	r9, r2, r3
 801816a:	9b05      	ldr	r3, [sp, #20]
 801816c:	1ad2      	subs	r2, r2, r3
 801816e:	4591      	cmp	r9, r2
 8018170:	bfa8      	it	ge
 8018172:	4691      	movge	r9, r2
 8018174:	f1b9 0f00 	cmp.w	r9, #0
 8018178:	dc35      	bgt.n	80181e6 <_printf_float+0x3aa>
 801817a:	f04f 0800 	mov.w	r8, #0
 801817e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8018182:	f104 0a1a 	add.w	sl, r4, #26
 8018186:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 801818a:	1a9b      	subs	r3, r3, r2
 801818c:	eba3 0309 	sub.w	r3, r3, r9
 8018190:	4543      	cmp	r3, r8
 8018192:	f77f af79 	ble.w	8018088 <_printf_float+0x24c>
 8018196:	2301      	movs	r3, #1
 8018198:	4652      	mov	r2, sl
 801819a:	4631      	mov	r1, r6
 801819c:	4628      	mov	r0, r5
 801819e:	47b8      	blx	r7
 80181a0:	3001      	adds	r0, #1
 80181a2:	f43f aeaa 	beq.w	8017efa <_printf_float+0xbe>
 80181a6:	f108 0801 	add.w	r8, r8, #1
 80181aa:	e7ec      	b.n	8018186 <_printf_float+0x34a>
 80181ac:	4613      	mov	r3, r2
 80181ae:	4631      	mov	r1, r6
 80181b0:	4642      	mov	r2, r8
 80181b2:	4628      	mov	r0, r5
 80181b4:	47b8      	blx	r7
 80181b6:	3001      	adds	r0, #1
 80181b8:	d1c0      	bne.n	801813c <_printf_float+0x300>
 80181ba:	e69e      	b.n	8017efa <_printf_float+0xbe>
 80181bc:	2301      	movs	r3, #1
 80181be:	4631      	mov	r1, r6
 80181c0:	4628      	mov	r0, r5
 80181c2:	9205      	str	r2, [sp, #20]
 80181c4:	47b8      	blx	r7
 80181c6:	3001      	adds	r0, #1
 80181c8:	f43f ae97 	beq.w	8017efa <_printf_float+0xbe>
 80181cc:	9a05      	ldr	r2, [sp, #20]
 80181ce:	f10b 0b01 	add.w	fp, fp, #1
 80181d2:	e7b9      	b.n	8018148 <_printf_float+0x30c>
 80181d4:	ee18 3a10 	vmov	r3, s16
 80181d8:	4652      	mov	r2, sl
 80181da:	4631      	mov	r1, r6
 80181dc:	4628      	mov	r0, r5
 80181de:	47b8      	blx	r7
 80181e0:	3001      	adds	r0, #1
 80181e2:	d1be      	bne.n	8018162 <_printf_float+0x326>
 80181e4:	e689      	b.n	8017efa <_printf_float+0xbe>
 80181e6:	9a05      	ldr	r2, [sp, #20]
 80181e8:	464b      	mov	r3, r9
 80181ea:	4442      	add	r2, r8
 80181ec:	4631      	mov	r1, r6
 80181ee:	4628      	mov	r0, r5
 80181f0:	47b8      	blx	r7
 80181f2:	3001      	adds	r0, #1
 80181f4:	d1c1      	bne.n	801817a <_printf_float+0x33e>
 80181f6:	e680      	b.n	8017efa <_printf_float+0xbe>
 80181f8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80181fa:	2a01      	cmp	r2, #1
 80181fc:	dc01      	bgt.n	8018202 <_printf_float+0x3c6>
 80181fe:	07db      	lsls	r3, r3, #31
 8018200:	d53a      	bpl.n	8018278 <_printf_float+0x43c>
 8018202:	2301      	movs	r3, #1
 8018204:	4642      	mov	r2, r8
 8018206:	4631      	mov	r1, r6
 8018208:	4628      	mov	r0, r5
 801820a:	47b8      	blx	r7
 801820c:	3001      	adds	r0, #1
 801820e:	f43f ae74 	beq.w	8017efa <_printf_float+0xbe>
 8018212:	ee18 3a10 	vmov	r3, s16
 8018216:	4652      	mov	r2, sl
 8018218:	4631      	mov	r1, r6
 801821a:	4628      	mov	r0, r5
 801821c:	47b8      	blx	r7
 801821e:	3001      	adds	r0, #1
 8018220:	f43f ae6b 	beq.w	8017efa <_printf_float+0xbe>
 8018224:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8018228:	2200      	movs	r2, #0
 801822a:	2300      	movs	r3, #0
 801822c:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8018230:	f7e8 fc7a 	bl	8000b28 <__aeabi_dcmpeq>
 8018234:	b9d8      	cbnz	r0, 801826e <_printf_float+0x432>
 8018236:	f10a 33ff 	add.w	r3, sl, #4294967295
 801823a:	f108 0201 	add.w	r2, r8, #1
 801823e:	4631      	mov	r1, r6
 8018240:	4628      	mov	r0, r5
 8018242:	47b8      	blx	r7
 8018244:	3001      	adds	r0, #1
 8018246:	d10e      	bne.n	8018266 <_printf_float+0x42a>
 8018248:	e657      	b.n	8017efa <_printf_float+0xbe>
 801824a:	2301      	movs	r3, #1
 801824c:	4652      	mov	r2, sl
 801824e:	4631      	mov	r1, r6
 8018250:	4628      	mov	r0, r5
 8018252:	47b8      	blx	r7
 8018254:	3001      	adds	r0, #1
 8018256:	f43f ae50 	beq.w	8017efa <_printf_float+0xbe>
 801825a:	f108 0801 	add.w	r8, r8, #1
 801825e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8018260:	3b01      	subs	r3, #1
 8018262:	4543      	cmp	r3, r8
 8018264:	dcf1      	bgt.n	801824a <_printf_float+0x40e>
 8018266:	464b      	mov	r3, r9
 8018268:	f104 0250 	add.w	r2, r4, #80	; 0x50
 801826c:	e6da      	b.n	8018024 <_printf_float+0x1e8>
 801826e:	f04f 0800 	mov.w	r8, #0
 8018272:	f104 0a1a 	add.w	sl, r4, #26
 8018276:	e7f2      	b.n	801825e <_printf_float+0x422>
 8018278:	2301      	movs	r3, #1
 801827a:	4642      	mov	r2, r8
 801827c:	e7df      	b.n	801823e <_printf_float+0x402>
 801827e:	2301      	movs	r3, #1
 8018280:	464a      	mov	r2, r9
 8018282:	4631      	mov	r1, r6
 8018284:	4628      	mov	r0, r5
 8018286:	47b8      	blx	r7
 8018288:	3001      	adds	r0, #1
 801828a:	f43f ae36 	beq.w	8017efa <_printf_float+0xbe>
 801828e:	f108 0801 	add.w	r8, r8, #1
 8018292:	68e3      	ldr	r3, [r4, #12]
 8018294:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8018296:	1a5b      	subs	r3, r3, r1
 8018298:	4543      	cmp	r3, r8
 801829a:	dcf0      	bgt.n	801827e <_printf_float+0x442>
 801829c:	e6f8      	b.n	8018090 <_printf_float+0x254>
 801829e:	f04f 0800 	mov.w	r8, #0
 80182a2:	f104 0919 	add.w	r9, r4, #25
 80182a6:	e7f4      	b.n	8018292 <_printf_float+0x456>

080182a8 <_printf_common>:
 80182a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80182ac:	4616      	mov	r6, r2
 80182ae:	4699      	mov	r9, r3
 80182b0:	688a      	ldr	r2, [r1, #8]
 80182b2:	690b      	ldr	r3, [r1, #16]
 80182b4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80182b8:	4293      	cmp	r3, r2
 80182ba:	bfb8      	it	lt
 80182bc:	4613      	movlt	r3, r2
 80182be:	6033      	str	r3, [r6, #0]
 80182c0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80182c4:	4607      	mov	r7, r0
 80182c6:	460c      	mov	r4, r1
 80182c8:	b10a      	cbz	r2, 80182ce <_printf_common+0x26>
 80182ca:	3301      	adds	r3, #1
 80182cc:	6033      	str	r3, [r6, #0]
 80182ce:	6823      	ldr	r3, [r4, #0]
 80182d0:	0699      	lsls	r1, r3, #26
 80182d2:	bf42      	ittt	mi
 80182d4:	6833      	ldrmi	r3, [r6, #0]
 80182d6:	3302      	addmi	r3, #2
 80182d8:	6033      	strmi	r3, [r6, #0]
 80182da:	6825      	ldr	r5, [r4, #0]
 80182dc:	f015 0506 	ands.w	r5, r5, #6
 80182e0:	d106      	bne.n	80182f0 <_printf_common+0x48>
 80182e2:	f104 0a19 	add.w	sl, r4, #25
 80182e6:	68e3      	ldr	r3, [r4, #12]
 80182e8:	6832      	ldr	r2, [r6, #0]
 80182ea:	1a9b      	subs	r3, r3, r2
 80182ec:	42ab      	cmp	r3, r5
 80182ee:	dc26      	bgt.n	801833e <_printf_common+0x96>
 80182f0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80182f4:	1e13      	subs	r3, r2, #0
 80182f6:	6822      	ldr	r2, [r4, #0]
 80182f8:	bf18      	it	ne
 80182fa:	2301      	movne	r3, #1
 80182fc:	0692      	lsls	r2, r2, #26
 80182fe:	d42b      	bmi.n	8018358 <_printf_common+0xb0>
 8018300:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8018304:	4649      	mov	r1, r9
 8018306:	4638      	mov	r0, r7
 8018308:	47c0      	blx	r8
 801830a:	3001      	adds	r0, #1
 801830c:	d01e      	beq.n	801834c <_printf_common+0xa4>
 801830e:	6823      	ldr	r3, [r4, #0]
 8018310:	6922      	ldr	r2, [r4, #16]
 8018312:	f003 0306 	and.w	r3, r3, #6
 8018316:	2b04      	cmp	r3, #4
 8018318:	bf02      	ittt	eq
 801831a:	68e5      	ldreq	r5, [r4, #12]
 801831c:	6833      	ldreq	r3, [r6, #0]
 801831e:	1aed      	subeq	r5, r5, r3
 8018320:	68a3      	ldr	r3, [r4, #8]
 8018322:	bf0c      	ite	eq
 8018324:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8018328:	2500      	movne	r5, #0
 801832a:	4293      	cmp	r3, r2
 801832c:	bfc4      	itt	gt
 801832e:	1a9b      	subgt	r3, r3, r2
 8018330:	18ed      	addgt	r5, r5, r3
 8018332:	2600      	movs	r6, #0
 8018334:	341a      	adds	r4, #26
 8018336:	42b5      	cmp	r5, r6
 8018338:	d11a      	bne.n	8018370 <_printf_common+0xc8>
 801833a:	2000      	movs	r0, #0
 801833c:	e008      	b.n	8018350 <_printf_common+0xa8>
 801833e:	2301      	movs	r3, #1
 8018340:	4652      	mov	r2, sl
 8018342:	4649      	mov	r1, r9
 8018344:	4638      	mov	r0, r7
 8018346:	47c0      	blx	r8
 8018348:	3001      	adds	r0, #1
 801834a:	d103      	bne.n	8018354 <_printf_common+0xac>
 801834c:	f04f 30ff 	mov.w	r0, #4294967295
 8018350:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8018354:	3501      	adds	r5, #1
 8018356:	e7c6      	b.n	80182e6 <_printf_common+0x3e>
 8018358:	18e1      	adds	r1, r4, r3
 801835a:	1c5a      	adds	r2, r3, #1
 801835c:	2030      	movs	r0, #48	; 0x30
 801835e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8018362:	4422      	add	r2, r4
 8018364:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8018368:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 801836c:	3302      	adds	r3, #2
 801836e:	e7c7      	b.n	8018300 <_printf_common+0x58>
 8018370:	2301      	movs	r3, #1
 8018372:	4622      	mov	r2, r4
 8018374:	4649      	mov	r1, r9
 8018376:	4638      	mov	r0, r7
 8018378:	47c0      	blx	r8
 801837a:	3001      	adds	r0, #1
 801837c:	d0e6      	beq.n	801834c <_printf_common+0xa4>
 801837e:	3601      	adds	r6, #1
 8018380:	e7d9      	b.n	8018336 <_printf_common+0x8e>
	...

08018384 <_printf_i>:
 8018384:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8018388:	7e0f      	ldrb	r7, [r1, #24]
 801838a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 801838c:	2f78      	cmp	r7, #120	; 0x78
 801838e:	4691      	mov	r9, r2
 8018390:	4680      	mov	r8, r0
 8018392:	460c      	mov	r4, r1
 8018394:	469a      	mov	sl, r3
 8018396:	f101 0243 	add.w	r2, r1, #67	; 0x43
 801839a:	d807      	bhi.n	80183ac <_printf_i+0x28>
 801839c:	2f62      	cmp	r7, #98	; 0x62
 801839e:	d80a      	bhi.n	80183b6 <_printf_i+0x32>
 80183a0:	2f00      	cmp	r7, #0
 80183a2:	f000 80d4 	beq.w	801854e <_printf_i+0x1ca>
 80183a6:	2f58      	cmp	r7, #88	; 0x58
 80183a8:	f000 80c0 	beq.w	801852c <_printf_i+0x1a8>
 80183ac:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80183b0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80183b4:	e03a      	b.n	801842c <_printf_i+0xa8>
 80183b6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80183ba:	2b15      	cmp	r3, #21
 80183bc:	d8f6      	bhi.n	80183ac <_printf_i+0x28>
 80183be:	a101      	add	r1, pc, #4	; (adr r1, 80183c4 <_printf_i+0x40>)
 80183c0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80183c4:	0801841d 	.word	0x0801841d
 80183c8:	08018431 	.word	0x08018431
 80183cc:	080183ad 	.word	0x080183ad
 80183d0:	080183ad 	.word	0x080183ad
 80183d4:	080183ad 	.word	0x080183ad
 80183d8:	080183ad 	.word	0x080183ad
 80183dc:	08018431 	.word	0x08018431
 80183e0:	080183ad 	.word	0x080183ad
 80183e4:	080183ad 	.word	0x080183ad
 80183e8:	080183ad 	.word	0x080183ad
 80183ec:	080183ad 	.word	0x080183ad
 80183f0:	08018535 	.word	0x08018535
 80183f4:	0801845d 	.word	0x0801845d
 80183f8:	080184ef 	.word	0x080184ef
 80183fc:	080183ad 	.word	0x080183ad
 8018400:	080183ad 	.word	0x080183ad
 8018404:	08018557 	.word	0x08018557
 8018408:	080183ad 	.word	0x080183ad
 801840c:	0801845d 	.word	0x0801845d
 8018410:	080183ad 	.word	0x080183ad
 8018414:	080183ad 	.word	0x080183ad
 8018418:	080184f7 	.word	0x080184f7
 801841c:	682b      	ldr	r3, [r5, #0]
 801841e:	1d1a      	adds	r2, r3, #4
 8018420:	681b      	ldr	r3, [r3, #0]
 8018422:	602a      	str	r2, [r5, #0]
 8018424:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8018428:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 801842c:	2301      	movs	r3, #1
 801842e:	e09f      	b.n	8018570 <_printf_i+0x1ec>
 8018430:	6820      	ldr	r0, [r4, #0]
 8018432:	682b      	ldr	r3, [r5, #0]
 8018434:	0607      	lsls	r7, r0, #24
 8018436:	f103 0104 	add.w	r1, r3, #4
 801843a:	6029      	str	r1, [r5, #0]
 801843c:	d501      	bpl.n	8018442 <_printf_i+0xbe>
 801843e:	681e      	ldr	r6, [r3, #0]
 8018440:	e003      	b.n	801844a <_printf_i+0xc6>
 8018442:	0646      	lsls	r6, r0, #25
 8018444:	d5fb      	bpl.n	801843e <_printf_i+0xba>
 8018446:	f9b3 6000 	ldrsh.w	r6, [r3]
 801844a:	2e00      	cmp	r6, #0
 801844c:	da03      	bge.n	8018456 <_printf_i+0xd2>
 801844e:	232d      	movs	r3, #45	; 0x2d
 8018450:	4276      	negs	r6, r6
 8018452:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8018456:	485a      	ldr	r0, [pc, #360]	; (80185c0 <_printf_i+0x23c>)
 8018458:	230a      	movs	r3, #10
 801845a:	e012      	b.n	8018482 <_printf_i+0xfe>
 801845c:	682b      	ldr	r3, [r5, #0]
 801845e:	6820      	ldr	r0, [r4, #0]
 8018460:	1d19      	adds	r1, r3, #4
 8018462:	6029      	str	r1, [r5, #0]
 8018464:	0605      	lsls	r5, r0, #24
 8018466:	d501      	bpl.n	801846c <_printf_i+0xe8>
 8018468:	681e      	ldr	r6, [r3, #0]
 801846a:	e002      	b.n	8018472 <_printf_i+0xee>
 801846c:	0641      	lsls	r1, r0, #25
 801846e:	d5fb      	bpl.n	8018468 <_printf_i+0xe4>
 8018470:	881e      	ldrh	r6, [r3, #0]
 8018472:	4853      	ldr	r0, [pc, #332]	; (80185c0 <_printf_i+0x23c>)
 8018474:	2f6f      	cmp	r7, #111	; 0x6f
 8018476:	bf0c      	ite	eq
 8018478:	2308      	moveq	r3, #8
 801847a:	230a      	movne	r3, #10
 801847c:	2100      	movs	r1, #0
 801847e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8018482:	6865      	ldr	r5, [r4, #4]
 8018484:	60a5      	str	r5, [r4, #8]
 8018486:	2d00      	cmp	r5, #0
 8018488:	bfa2      	ittt	ge
 801848a:	6821      	ldrge	r1, [r4, #0]
 801848c:	f021 0104 	bicge.w	r1, r1, #4
 8018490:	6021      	strge	r1, [r4, #0]
 8018492:	b90e      	cbnz	r6, 8018498 <_printf_i+0x114>
 8018494:	2d00      	cmp	r5, #0
 8018496:	d04b      	beq.n	8018530 <_printf_i+0x1ac>
 8018498:	4615      	mov	r5, r2
 801849a:	fbb6 f1f3 	udiv	r1, r6, r3
 801849e:	fb03 6711 	mls	r7, r3, r1, r6
 80184a2:	5dc7      	ldrb	r7, [r0, r7]
 80184a4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80184a8:	4637      	mov	r7, r6
 80184aa:	42bb      	cmp	r3, r7
 80184ac:	460e      	mov	r6, r1
 80184ae:	d9f4      	bls.n	801849a <_printf_i+0x116>
 80184b0:	2b08      	cmp	r3, #8
 80184b2:	d10b      	bne.n	80184cc <_printf_i+0x148>
 80184b4:	6823      	ldr	r3, [r4, #0]
 80184b6:	07de      	lsls	r6, r3, #31
 80184b8:	d508      	bpl.n	80184cc <_printf_i+0x148>
 80184ba:	6923      	ldr	r3, [r4, #16]
 80184bc:	6861      	ldr	r1, [r4, #4]
 80184be:	4299      	cmp	r1, r3
 80184c0:	bfde      	ittt	le
 80184c2:	2330      	movle	r3, #48	; 0x30
 80184c4:	f805 3c01 	strble.w	r3, [r5, #-1]
 80184c8:	f105 35ff 	addle.w	r5, r5, #4294967295
 80184cc:	1b52      	subs	r2, r2, r5
 80184ce:	6122      	str	r2, [r4, #16]
 80184d0:	f8cd a000 	str.w	sl, [sp]
 80184d4:	464b      	mov	r3, r9
 80184d6:	aa03      	add	r2, sp, #12
 80184d8:	4621      	mov	r1, r4
 80184da:	4640      	mov	r0, r8
 80184dc:	f7ff fee4 	bl	80182a8 <_printf_common>
 80184e0:	3001      	adds	r0, #1
 80184e2:	d14a      	bne.n	801857a <_printf_i+0x1f6>
 80184e4:	f04f 30ff 	mov.w	r0, #4294967295
 80184e8:	b004      	add	sp, #16
 80184ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80184ee:	6823      	ldr	r3, [r4, #0]
 80184f0:	f043 0320 	orr.w	r3, r3, #32
 80184f4:	6023      	str	r3, [r4, #0]
 80184f6:	4833      	ldr	r0, [pc, #204]	; (80185c4 <_printf_i+0x240>)
 80184f8:	2778      	movs	r7, #120	; 0x78
 80184fa:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80184fe:	6823      	ldr	r3, [r4, #0]
 8018500:	6829      	ldr	r1, [r5, #0]
 8018502:	061f      	lsls	r7, r3, #24
 8018504:	f851 6b04 	ldr.w	r6, [r1], #4
 8018508:	d402      	bmi.n	8018510 <_printf_i+0x18c>
 801850a:	065f      	lsls	r7, r3, #25
 801850c:	bf48      	it	mi
 801850e:	b2b6      	uxthmi	r6, r6
 8018510:	07df      	lsls	r7, r3, #31
 8018512:	bf48      	it	mi
 8018514:	f043 0320 	orrmi.w	r3, r3, #32
 8018518:	6029      	str	r1, [r5, #0]
 801851a:	bf48      	it	mi
 801851c:	6023      	strmi	r3, [r4, #0]
 801851e:	b91e      	cbnz	r6, 8018528 <_printf_i+0x1a4>
 8018520:	6823      	ldr	r3, [r4, #0]
 8018522:	f023 0320 	bic.w	r3, r3, #32
 8018526:	6023      	str	r3, [r4, #0]
 8018528:	2310      	movs	r3, #16
 801852a:	e7a7      	b.n	801847c <_printf_i+0xf8>
 801852c:	4824      	ldr	r0, [pc, #144]	; (80185c0 <_printf_i+0x23c>)
 801852e:	e7e4      	b.n	80184fa <_printf_i+0x176>
 8018530:	4615      	mov	r5, r2
 8018532:	e7bd      	b.n	80184b0 <_printf_i+0x12c>
 8018534:	682b      	ldr	r3, [r5, #0]
 8018536:	6826      	ldr	r6, [r4, #0]
 8018538:	6961      	ldr	r1, [r4, #20]
 801853a:	1d18      	adds	r0, r3, #4
 801853c:	6028      	str	r0, [r5, #0]
 801853e:	0635      	lsls	r5, r6, #24
 8018540:	681b      	ldr	r3, [r3, #0]
 8018542:	d501      	bpl.n	8018548 <_printf_i+0x1c4>
 8018544:	6019      	str	r1, [r3, #0]
 8018546:	e002      	b.n	801854e <_printf_i+0x1ca>
 8018548:	0670      	lsls	r0, r6, #25
 801854a:	d5fb      	bpl.n	8018544 <_printf_i+0x1c0>
 801854c:	8019      	strh	r1, [r3, #0]
 801854e:	2300      	movs	r3, #0
 8018550:	6123      	str	r3, [r4, #16]
 8018552:	4615      	mov	r5, r2
 8018554:	e7bc      	b.n	80184d0 <_printf_i+0x14c>
 8018556:	682b      	ldr	r3, [r5, #0]
 8018558:	1d1a      	adds	r2, r3, #4
 801855a:	602a      	str	r2, [r5, #0]
 801855c:	681d      	ldr	r5, [r3, #0]
 801855e:	6862      	ldr	r2, [r4, #4]
 8018560:	2100      	movs	r1, #0
 8018562:	4628      	mov	r0, r5
 8018564:	f7e7 fe64 	bl	8000230 <memchr>
 8018568:	b108      	cbz	r0, 801856e <_printf_i+0x1ea>
 801856a:	1b40      	subs	r0, r0, r5
 801856c:	6060      	str	r0, [r4, #4]
 801856e:	6863      	ldr	r3, [r4, #4]
 8018570:	6123      	str	r3, [r4, #16]
 8018572:	2300      	movs	r3, #0
 8018574:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8018578:	e7aa      	b.n	80184d0 <_printf_i+0x14c>
 801857a:	6923      	ldr	r3, [r4, #16]
 801857c:	462a      	mov	r2, r5
 801857e:	4649      	mov	r1, r9
 8018580:	4640      	mov	r0, r8
 8018582:	47d0      	blx	sl
 8018584:	3001      	adds	r0, #1
 8018586:	d0ad      	beq.n	80184e4 <_printf_i+0x160>
 8018588:	6823      	ldr	r3, [r4, #0]
 801858a:	079b      	lsls	r3, r3, #30
 801858c:	d413      	bmi.n	80185b6 <_printf_i+0x232>
 801858e:	68e0      	ldr	r0, [r4, #12]
 8018590:	9b03      	ldr	r3, [sp, #12]
 8018592:	4298      	cmp	r0, r3
 8018594:	bfb8      	it	lt
 8018596:	4618      	movlt	r0, r3
 8018598:	e7a6      	b.n	80184e8 <_printf_i+0x164>
 801859a:	2301      	movs	r3, #1
 801859c:	4632      	mov	r2, r6
 801859e:	4649      	mov	r1, r9
 80185a0:	4640      	mov	r0, r8
 80185a2:	47d0      	blx	sl
 80185a4:	3001      	adds	r0, #1
 80185a6:	d09d      	beq.n	80184e4 <_printf_i+0x160>
 80185a8:	3501      	adds	r5, #1
 80185aa:	68e3      	ldr	r3, [r4, #12]
 80185ac:	9903      	ldr	r1, [sp, #12]
 80185ae:	1a5b      	subs	r3, r3, r1
 80185b0:	42ab      	cmp	r3, r5
 80185b2:	dcf2      	bgt.n	801859a <_printf_i+0x216>
 80185b4:	e7eb      	b.n	801858e <_printf_i+0x20a>
 80185b6:	2500      	movs	r5, #0
 80185b8:	f104 0619 	add.w	r6, r4, #25
 80185bc:	e7f5      	b.n	80185aa <_printf_i+0x226>
 80185be:	bf00      	nop
 80185c0:	0801db10 	.word	0x0801db10
 80185c4:	0801db21 	.word	0x0801db21

080185c8 <_scanf_float>:
 80185c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80185cc:	b087      	sub	sp, #28
 80185ce:	4617      	mov	r7, r2
 80185d0:	9303      	str	r3, [sp, #12]
 80185d2:	688b      	ldr	r3, [r1, #8]
 80185d4:	1e5a      	subs	r2, r3, #1
 80185d6:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 80185da:	bf83      	ittte	hi
 80185dc:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 80185e0:	195b      	addhi	r3, r3, r5
 80185e2:	9302      	strhi	r3, [sp, #8]
 80185e4:	2300      	movls	r3, #0
 80185e6:	bf86      	itte	hi
 80185e8:	f240 135d 	movwhi	r3, #349	; 0x15d
 80185ec:	608b      	strhi	r3, [r1, #8]
 80185ee:	9302      	strls	r3, [sp, #8]
 80185f0:	680b      	ldr	r3, [r1, #0]
 80185f2:	468b      	mov	fp, r1
 80185f4:	2500      	movs	r5, #0
 80185f6:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 80185fa:	f84b 3b1c 	str.w	r3, [fp], #28
 80185fe:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8018602:	4680      	mov	r8, r0
 8018604:	460c      	mov	r4, r1
 8018606:	465e      	mov	r6, fp
 8018608:	46aa      	mov	sl, r5
 801860a:	46a9      	mov	r9, r5
 801860c:	9501      	str	r5, [sp, #4]
 801860e:	68a2      	ldr	r2, [r4, #8]
 8018610:	b152      	cbz	r2, 8018628 <_scanf_float+0x60>
 8018612:	683b      	ldr	r3, [r7, #0]
 8018614:	781b      	ldrb	r3, [r3, #0]
 8018616:	2b4e      	cmp	r3, #78	; 0x4e
 8018618:	d864      	bhi.n	80186e4 <_scanf_float+0x11c>
 801861a:	2b40      	cmp	r3, #64	; 0x40
 801861c:	d83c      	bhi.n	8018698 <_scanf_float+0xd0>
 801861e:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8018622:	b2c8      	uxtb	r0, r1
 8018624:	280e      	cmp	r0, #14
 8018626:	d93a      	bls.n	801869e <_scanf_float+0xd6>
 8018628:	f1b9 0f00 	cmp.w	r9, #0
 801862c:	d003      	beq.n	8018636 <_scanf_float+0x6e>
 801862e:	6823      	ldr	r3, [r4, #0]
 8018630:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8018634:	6023      	str	r3, [r4, #0]
 8018636:	f10a 3aff 	add.w	sl, sl, #4294967295
 801863a:	f1ba 0f01 	cmp.w	sl, #1
 801863e:	f200 8113 	bhi.w	8018868 <_scanf_float+0x2a0>
 8018642:	455e      	cmp	r6, fp
 8018644:	f200 8105 	bhi.w	8018852 <_scanf_float+0x28a>
 8018648:	2501      	movs	r5, #1
 801864a:	4628      	mov	r0, r5
 801864c:	b007      	add	sp, #28
 801864e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018652:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8018656:	2a0d      	cmp	r2, #13
 8018658:	d8e6      	bhi.n	8018628 <_scanf_float+0x60>
 801865a:	a101      	add	r1, pc, #4	; (adr r1, 8018660 <_scanf_float+0x98>)
 801865c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8018660:	0801879f 	.word	0x0801879f
 8018664:	08018629 	.word	0x08018629
 8018668:	08018629 	.word	0x08018629
 801866c:	08018629 	.word	0x08018629
 8018670:	080187ff 	.word	0x080187ff
 8018674:	080187d7 	.word	0x080187d7
 8018678:	08018629 	.word	0x08018629
 801867c:	08018629 	.word	0x08018629
 8018680:	080187ad 	.word	0x080187ad
 8018684:	08018629 	.word	0x08018629
 8018688:	08018629 	.word	0x08018629
 801868c:	08018629 	.word	0x08018629
 8018690:	08018629 	.word	0x08018629
 8018694:	08018765 	.word	0x08018765
 8018698:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 801869c:	e7db      	b.n	8018656 <_scanf_float+0x8e>
 801869e:	290e      	cmp	r1, #14
 80186a0:	d8c2      	bhi.n	8018628 <_scanf_float+0x60>
 80186a2:	a001      	add	r0, pc, #4	; (adr r0, 80186a8 <_scanf_float+0xe0>)
 80186a4:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80186a8:	08018757 	.word	0x08018757
 80186ac:	08018629 	.word	0x08018629
 80186b0:	08018757 	.word	0x08018757
 80186b4:	080187eb 	.word	0x080187eb
 80186b8:	08018629 	.word	0x08018629
 80186bc:	08018705 	.word	0x08018705
 80186c0:	08018741 	.word	0x08018741
 80186c4:	08018741 	.word	0x08018741
 80186c8:	08018741 	.word	0x08018741
 80186cc:	08018741 	.word	0x08018741
 80186d0:	08018741 	.word	0x08018741
 80186d4:	08018741 	.word	0x08018741
 80186d8:	08018741 	.word	0x08018741
 80186dc:	08018741 	.word	0x08018741
 80186e0:	08018741 	.word	0x08018741
 80186e4:	2b6e      	cmp	r3, #110	; 0x6e
 80186e6:	d809      	bhi.n	80186fc <_scanf_float+0x134>
 80186e8:	2b60      	cmp	r3, #96	; 0x60
 80186ea:	d8b2      	bhi.n	8018652 <_scanf_float+0x8a>
 80186ec:	2b54      	cmp	r3, #84	; 0x54
 80186ee:	d077      	beq.n	80187e0 <_scanf_float+0x218>
 80186f0:	2b59      	cmp	r3, #89	; 0x59
 80186f2:	d199      	bne.n	8018628 <_scanf_float+0x60>
 80186f4:	2d07      	cmp	r5, #7
 80186f6:	d197      	bne.n	8018628 <_scanf_float+0x60>
 80186f8:	2508      	movs	r5, #8
 80186fa:	e029      	b.n	8018750 <_scanf_float+0x188>
 80186fc:	2b74      	cmp	r3, #116	; 0x74
 80186fe:	d06f      	beq.n	80187e0 <_scanf_float+0x218>
 8018700:	2b79      	cmp	r3, #121	; 0x79
 8018702:	e7f6      	b.n	80186f2 <_scanf_float+0x12a>
 8018704:	6821      	ldr	r1, [r4, #0]
 8018706:	05c8      	lsls	r0, r1, #23
 8018708:	d51a      	bpl.n	8018740 <_scanf_float+0x178>
 801870a:	9b02      	ldr	r3, [sp, #8]
 801870c:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8018710:	6021      	str	r1, [r4, #0]
 8018712:	f109 0901 	add.w	r9, r9, #1
 8018716:	b11b      	cbz	r3, 8018720 <_scanf_float+0x158>
 8018718:	3b01      	subs	r3, #1
 801871a:	3201      	adds	r2, #1
 801871c:	9302      	str	r3, [sp, #8]
 801871e:	60a2      	str	r2, [r4, #8]
 8018720:	68a3      	ldr	r3, [r4, #8]
 8018722:	3b01      	subs	r3, #1
 8018724:	60a3      	str	r3, [r4, #8]
 8018726:	6923      	ldr	r3, [r4, #16]
 8018728:	3301      	adds	r3, #1
 801872a:	6123      	str	r3, [r4, #16]
 801872c:	687b      	ldr	r3, [r7, #4]
 801872e:	3b01      	subs	r3, #1
 8018730:	2b00      	cmp	r3, #0
 8018732:	607b      	str	r3, [r7, #4]
 8018734:	f340 8084 	ble.w	8018840 <_scanf_float+0x278>
 8018738:	683b      	ldr	r3, [r7, #0]
 801873a:	3301      	adds	r3, #1
 801873c:	603b      	str	r3, [r7, #0]
 801873e:	e766      	b.n	801860e <_scanf_float+0x46>
 8018740:	eb1a 0f05 	cmn.w	sl, r5
 8018744:	f47f af70 	bne.w	8018628 <_scanf_float+0x60>
 8018748:	6822      	ldr	r2, [r4, #0]
 801874a:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 801874e:	6022      	str	r2, [r4, #0]
 8018750:	f806 3b01 	strb.w	r3, [r6], #1
 8018754:	e7e4      	b.n	8018720 <_scanf_float+0x158>
 8018756:	6822      	ldr	r2, [r4, #0]
 8018758:	0610      	lsls	r0, r2, #24
 801875a:	f57f af65 	bpl.w	8018628 <_scanf_float+0x60>
 801875e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8018762:	e7f4      	b.n	801874e <_scanf_float+0x186>
 8018764:	f1ba 0f00 	cmp.w	sl, #0
 8018768:	d10e      	bne.n	8018788 <_scanf_float+0x1c0>
 801876a:	f1b9 0f00 	cmp.w	r9, #0
 801876e:	d10e      	bne.n	801878e <_scanf_float+0x1c6>
 8018770:	6822      	ldr	r2, [r4, #0]
 8018772:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8018776:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 801877a:	d108      	bne.n	801878e <_scanf_float+0x1c6>
 801877c:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8018780:	6022      	str	r2, [r4, #0]
 8018782:	f04f 0a01 	mov.w	sl, #1
 8018786:	e7e3      	b.n	8018750 <_scanf_float+0x188>
 8018788:	f1ba 0f02 	cmp.w	sl, #2
 801878c:	d055      	beq.n	801883a <_scanf_float+0x272>
 801878e:	2d01      	cmp	r5, #1
 8018790:	d002      	beq.n	8018798 <_scanf_float+0x1d0>
 8018792:	2d04      	cmp	r5, #4
 8018794:	f47f af48 	bne.w	8018628 <_scanf_float+0x60>
 8018798:	3501      	adds	r5, #1
 801879a:	b2ed      	uxtb	r5, r5
 801879c:	e7d8      	b.n	8018750 <_scanf_float+0x188>
 801879e:	f1ba 0f01 	cmp.w	sl, #1
 80187a2:	f47f af41 	bne.w	8018628 <_scanf_float+0x60>
 80187a6:	f04f 0a02 	mov.w	sl, #2
 80187aa:	e7d1      	b.n	8018750 <_scanf_float+0x188>
 80187ac:	b97d      	cbnz	r5, 80187ce <_scanf_float+0x206>
 80187ae:	f1b9 0f00 	cmp.w	r9, #0
 80187b2:	f47f af3c 	bne.w	801862e <_scanf_float+0x66>
 80187b6:	6822      	ldr	r2, [r4, #0]
 80187b8:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80187bc:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80187c0:	f47f af39 	bne.w	8018636 <_scanf_float+0x6e>
 80187c4:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80187c8:	6022      	str	r2, [r4, #0]
 80187ca:	2501      	movs	r5, #1
 80187cc:	e7c0      	b.n	8018750 <_scanf_float+0x188>
 80187ce:	2d03      	cmp	r5, #3
 80187d0:	d0e2      	beq.n	8018798 <_scanf_float+0x1d0>
 80187d2:	2d05      	cmp	r5, #5
 80187d4:	e7de      	b.n	8018794 <_scanf_float+0x1cc>
 80187d6:	2d02      	cmp	r5, #2
 80187d8:	f47f af26 	bne.w	8018628 <_scanf_float+0x60>
 80187dc:	2503      	movs	r5, #3
 80187de:	e7b7      	b.n	8018750 <_scanf_float+0x188>
 80187e0:	2d06      	cmp	r5, #6
 80187e2:	f47f af21 	bne.w	8018628 <_scanf_float+0x60>
 80187e6:	2507      	movs	r5, #7
 80187e8:	e7b2      	b.n	8018750 <_scanf_float+0x188>
 80187ea:	6822      	ldr	r2, [r4, #0]
 80187ec:	0591      	lsls	r1, r2, #22
 80187ee:	f57f af1b 	bpl.w	8018628 <_scanf_float+0x60>
 80187f2:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 80187f6:	6022      	str	r2, [r4, #0]
 80187f8:	f8cd 9004 	str.w	r9, [sp, #4]
 80187fc:	e7a8      	b.n	8018750 <_scanf_float+0x188>
 80187fe:	6822      	ldr	r2, [r4, #0]
 8018800:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8018804:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8018808:	d006      	beq.n	8018818 <_scanf_float+0x250>
 801880a:	0550      	lsls	r0, r2, #21
 801880c:	f57f af0c 	bpl.w	8018628 <_scanf_float+0x60>
 8018810:	f1b9 0f00 	cmp.w	r9, #0
 8018814:	f43f af0f 	beq.w	8018636 <_scanf_float+0x6e>
 8018818:	0591      	lsls	r1, r2, #22
 801881a:	bf58      	it	pl
 801881c:	9901      	ldrpl	r1, [sp, #4]
 801881e:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8018822:	bf58      	it	pl
 8018824:	eba9 0101 	subpl.w	r1, r9, r1
 8018828:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 801882c:	bf58      	it	pl
 801882e:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8018832:	6022      	str	r2, [r4, #0]
 8018834:	f04f 0900 	mov.w	r9, #0
 8018838:	e78a      	b.n	8018750 <_scanf_float+0x188>
 801883a:	f04f 0a03 	mov.w	sl, #3
 801883e:	e787      	b.n	8018750 <_scanf_float+0x188>
 8018840:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8018844:	4639      	mov	r1, r7
 8018846:	4640      	mov	r0, r8
 8018848:	4798      	blx	r3
 801884a:	2800      	cmp	r0, #0
 801884c:	f43f aedf 	beq.w	801860e <_scanf_float+0x46>
 8018850:	e6ea      	b.n	8018628 <_scanf_float+0x60>
 8018852:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8018856:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 801885a:	463a      	mov	r2, r7
 801885c:	4640      	mov	r0, r8
 801885e:	4798      	blx	r3
 8018860:	6923      	ldr	r3, [r4, #16]
 8018862:	3b01      	subs	r3, #1
 8018864:	6123      	str	r3, [r4, #16]
 8018866:	e6ec      	b.n	8018642 <_scanf_float+0x7a>
 8018868:	1e6b      	subs	r3, r5, #1
 801886a:	2b06      	cmp	r3, #6
 801886c:	d825      	bhi.n	80188ba <_scanf_float+0x2f2>
 801886e:	2d02      	cmp	r5, #2
 8018870:	d836      	bhi.n	80188e0 <_scanf_float+0x318>
 8018872:	455e      	cmp	r6, fp
 8018874:	f67f aee8 	bls.w	8018648 <_scanf_float+0x80>
 8018878:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801887c:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8018880:	463a      	mov	r2, r7
 8018882:	4640      	mov	r0, r8
 8018884:	4798      	blx	r3
 8018886:	6923      	ldr	r3, [r4, #16]
 8018888:	3b01      	subs	r3, #1
 801888a:	6123      	str	r3, [r4, #16]
 801888c:	e7f1      	b.n	8018872 <_scanf_float+0x2aa>
 801888e:	9802      	ldr	r0, [sp, #8]
 8018890:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8018894:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8018898:	9002      	str	r0, [sp, #8]
 801889a:	463a      	mov	r2, r7
 801889c:	4640      	mov	r0, r8
 801889e:	4798      	blx	r3
 80188a0:	6923      	ldr	r3, [r4, #16]
 80188a2:	3b01      	subs	r3, #1
 80188a4:	6123      	str	r3, [r4, #16]
 80188a6:	f10a 3aff 	add.w	sl, sl, #4294967295
 80188aa:	fa5f fa8a 	uxtb.w	sl, sl
 80188ae:	f1ba 0f02 	cmp.w	sl, #2
 80188b2:	d1ec      	bne.n	801888e <_scanf_float+0x2c6>
 80188b4:	3d03      	subs	r5, #3
 80188b6:	b2ed      	uxtb	r5, r5
 80188b8:	1b76      	subs	r6, r6, r5
 80188ba:	6823      	ldr	r3, [r4, #0]
 80188bc:	05da      	lsls	r2, r3, #23
 80188be:	d52f      	bpl.n	8018920 <_scanf_float+0x358>
 80188c0:	055b      	lsls	r3, r3, #21
 80188c2:	d510      	bpl.n	80188e6 <_scanf_float+0x31e>
 80188c4:	455e      	cmp	r6, fp
 80188c6:	f67f aebf 	bls.w	8018648 <_scanf_float+0x80>
 80188ca:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80188ce:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80188d2:	463a      	mov	r2, r7
 80188d4:	4640      	mov	r0, r8
 80188d6:	4798      	blx	r3
 80188d8:	6923      	ldr	r3, [r4, #16]
 80188da:	3b01      	subs	r3, #1
 80188dc:	6123      	str	r3, [r4, #16]
 80188de:	e7f1      	b.n	80188c4 <_scanf_float+0x2fc>
 80188e0:	46aa      	mov	sl, r5
 80188e2:	9602      	str	r6, [sp, #8]
 80188e4:	e7df      	b.n	80188a6 <_scanf_float+0x2de>
 80188e6:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80188ea:	6923      	ldr	r3, [r4, #16]
 80188ec:	2965      	cmp	r1, #101	; 0x65
 80188ee:	f103 33ff 	add.w	r3, r3, #4294967295
 80188f2:	f106 35ff 	add.w	r5, r6, #4294967295
 80188f6:	6123      	str	r3, [r4, #16]
 80188f8:	d00c      	beq.n	8018914 <_scanf_float+0x34c>
 80188fa:	2945      	cmp	r1, #69	; 0x45
 80188fc:	d00a      	beq.n	8018914 <_scanf_float+0x34c>
 80188fe:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8018902:	463a      	mov	r2, r7
 8018904:	4640      	mov	r0, r8
 8018906:	4798      	blx	r3
 8018908:	6923      	ldr	r3, [r4, #16]
 801890a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 801890e:	3b01      	subs	r3, #1
 8018910:	1eb5      	subs	r5, r6, #2
 8018912:	6123      	str	r3, [r4, #16]
 8018914:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8018918:	463a      	mov	r2, r7
 801891a:	4640      	mov	r0, r8
 801891c:	4798      	blx	r3
 801891e:	462e      	mov	r6, r5
 8018920:	6825      	ldr	r5, [r4, #0]
 8018922:	f015 0510 	ands.w	r5, r5, #16
 8018926:	d158      	bne.n	80189da <_scanf_float+0x412>
 8018928:	7035      	strb	r5, [r6, #0]
 801892a:	6823      	ldr	r3, [r4, #0]
 801892c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8018930:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8018934:	d11c      	bne.n	8018970 <_scanf_float+0x3a8>
 8018936:	9b01      	ldr	r3, [sp, #4]
 8018938:	454b      	cmp	r3, r9
 801893a:	eba3 0209 	sub.w	r2, r3, r9
 801893e:	d124      	bne.n	801898a <_scanf_float+0x3c2>
 8018940:	2200      	movs	r2, #0
 8018942:	4659      	mov	r1, fp
 8018944:	4640      	mov	r0, r8
 8018946:	f002 fd1b 	bl	801b380 <_strtod_r>
 801894a:	9b03      	ldr	r3, [sp, #12]
 801894c:	6821      	ldr	r1, [r4, #0]
 801894e:	681b      	ldr	r3, [r3, #0]
 8018950:	f011 0f02 	tst.w	r1, #2
 8018954:	ec57 6b10 	vmov	r6, r7, d0
 8018958:	f103 0204 	add.w	r2, r3, #4
 801895c:	d020      	beq.n	80189a0 <_scanf_float+0x3d8>
 801895e:	9903      	ldr	r1, [sp, #12]
 8018960:	600a      	str	r2, [r1, #0]
 8018962:	681b      	ldr	r3, [r3, #0]
 8018964:	e9c3 6700 	strd	r6, r7, [r3]
 8018968:	68e3      	ldr	r3, [r4, #12]
 801896a:	3301      	adds	r3, #1
 801896c:	60e3      	str	r3, [r4, #12]
 801896e:	e66c      	b.n	801864a <_scanf_float+0x82>
 8018970:	9b04      	ldr	r3, [sp, #16]
 8018972:	2b00      	cmp	r3, #0
 8018974:	d0e4      	beq.n	8018940 <_scanf_float+0x378>
 8018976:	9905      	ldr	r1, [sp, #20]
 8018978:	230a      	movs	r3, #10
 801897a:	462a      	mov	r2, r5
 801897c:	3101      	adds	r1, #1
 801897e:	4640      	mov	r0, r8
 8018980:	f002 fd86 	bl	801b490 <_strtol_r>
 8018984:	9b04      	ldr	r3, [sp, #16]
 8018986:	9e05      	ldr	r6, [sp, #20]
 8018988:	1ac2      	subs	r2, r0, r3
 801898a:	f204 136f 	addw	r3, r4, #367	; 0x16f
 801898e:	429e      	cmp	r6, r3
 8018990:	bf28      	it	cs
 8018992:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8018996:	4912      	ldr	r1, [pc, #72]	; (80189e0 <_scanf_float+0x418>)
 8018998:	4630      	mov	r0, r6
 801899a:	f000 f943 	bl	8018c24 <siprintf>
 801899e:	e7cf      	b.n	8018940 <_scanf_float+0x378>
 80189a0:	f011 0f04 	tst.w	r1, #4
 80189a4:	9903      	ldr	r1, [sp, #12]
 80189a6:	600a      	str	r2, [r1, #0]
 80189a8:	d1db      	bne.n	8018962 <_scanf_float+0x39a>
 80189aa:	f8d3 8000 	ldr.w	r8, [r3]
 80189ae:	ee10 2a10 	vmov	r2, s0
 80189b2:	ee10 0a10 	vmov	r0, s0
 80189b6:	463b      	mov	r3, r7
 80189b8:	4639      	mov	r1, r7
 80189ba:	f7e8 f8e7 	bl	8000b8c <__aeabi_dcmpun>
 80189be:	b128      	cbz	r0, 80189cc <_scanf_float+0x404>
 80189c0:	4808      	ldr	r0, [pc, #32]	; (80189e4 <_scanf_float+0x41c>)
 80189c2:	f000 fb57 	bl	8019074 <nanf>
 80189c6:	ed88 0a00 	vstr	s0, [r8]
 80189ca:	e7cd      	b.n	8018968 <_scanf_float+0x3a0>
 80189cc:	4630      	mov	r0, r6
 80189ce:	4639      	mov	r1, r7
 80189d0:	f7e8 f93a 	bl	8000c48 <__aeabi_d2f>
 80189d4:	f8c8 0000 	str.w	r0, [r8]
 80189d8:	e7c6      	b.n	8018968 <_scanf_float+0x3a0>
 80189da:	2500      	movs	r5, #0
 80189dc:	e635      	b.n	801864a <_scanf_float+0x82>
 80189de:	bf00      	nop
 80189e0:	0801db32 	.word	0x0801db32
 80189e4:	0801dee0 	.word	0x0801dee0

080189e8 <std>:
 80189e8:	2300      	movs	r3, #0
 80189ea:	b510      	push	{r4, lr}
 80189ec:	4604      	mov	r4, r0
 80189ee:	e9c0 3300 	strd	r3, r3, [r0]
 80189f2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80189f6:	6083      	str	r3, [r0, #8]
 80189f8:	8181      	strh	r1, [r0, #12]
 80189fa:	6643      	str	r3, [r0, #100]	; 0x64
 80189fc:	81c2      	strh	r2, [r0, #14]
 80189fe:	6183      	str	r3, [r0, #24]
 8018a00:	4619      	mov	r1, r3
 8018a02:	2208      	movs	r2, #8
 8018a04:	305c      	adds	r0, #92	; 0x5c
 8018a06:	f000 fa33 	bl	8018e70 <memset>
 8018a0a:	4b05      	ldr	r3, [pc, #20]	; (8018a20 <std+0x38>)
 8018a0c:	6263      	str	r3, [r4, #36]	; 0x24
 8018a0e:	4b05      	ldr	r3, [pc, #20]	; (8018a24 <std+0x3c>)
 8018a10:	62a3      	str	r3, [r4, #40]	; 0x28
 8018a12:	4b05      	ldr	r3, [pc, #20]	; (8018a28 <std+0x40>)
 8018a14:	62e3      	str	r3, [r4, #44]	; 0x2c
 8018a16:	4b05      	ldr	r3, [pc, #20]	; (8018a2c <std+0x44>)
 8018a18:	6224      	str	r4, [r4, #32]
 8018a1a:	6323      	str	r3, [r4, #48]	; 0x30
 8018a1c:	bd10      	pop	{r4, pc}
 8018a1e:	bf00      	nop
 8018a20:	08018cbd 	.word	0x08018cbd
 8018a24:	08018ce3 	.word	0x08018ce3
 8018a28:	08018d1b 	.word	0x08018d1b
 8018a2c:	08018d3f 	.word	0x08018d3f

08018a30 <stdio_exit_handler>:
 8018a30:	4a02      	ldr	r2, [pc, #8]	; (8018a3c <stdio_exit_handler+0xc>)
 8018a32:	4903      	ldr	r1, [pc, #12]	; (8018a40 <stdio_exit_handler+0x10>)
 8018a34:	4803      	ldr	r0, [pc, #12]	; (8018a44 <stdio_exit_handler+0x14>)
 8018a36:	f000 b869 	b.w	8018b0c <_fwalk_sglue>
 8018a3a:	bf00      	nop
 8018a3c:	20000140 	.word	0x20000140
 8018a40:	0801c119 	.word	0x0801c119
 8018a44:	2000014c 	.word	0x2000014c

08018a48 <cleanup_stdio>:
 8018a48:	6841      	ldr	r1, [r0, #4]
 8018a4a:	4b0c      	ldr	r3, [pc, #48]	; (8018a7c <cleanup_stdio+0x34>)
 8018a4c:	4299      	cmp	r1, r3
 8018a4e:	b510      	push	{r4, lr}
 8018a50:	4604      	mov	r4, r0
 8018a52:	d001      	beq.n	8018a58 <cleanup_stdio+0x10>
 8018a54:	f003 fb60 	bl	801c118 <_fflush_r>
 8018a58:	68a1      	ldr	r1, [r4, #8]
 8018a5a:	4b09      	ldr	r3, [pc, #36]	; (8018a80 <cleanup_stdio+0x38>)
 8018a5c:	4299      	cmp	r1, r3
 8018a5e:	d002      	beq.n	8018a66 <cleanup_stdio+0x1e>
 8018a60:	4620      	mov	r0, r4
 8018a62:	f003 fb59 	bl	801c118 <_fflush_r>
 8018a66:	68e1      	ldr	r1, [r4, #12]
 8018a68:	4b06      	ldr	r3, [pc, #24]	; (8018a84 <cleanup_stdio+0x3c>)
 8018a6a:	4299      	cmp	r1, r3
 8018a6c:	d004      	beq.n	8018a78 <cleanup_stdio+0x30>
 8018a6e:	4620      	mov	r0, r4
 8018a70:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8018a74:	f003 bb50 	b.w	801c118 <_fflush_r>
 8018a78:	bd10      	pop	{r4, pc}
 8018a7a:	bf00      	nop
 8018a7c:	20008348 	.word	0x20008348
 8018a80:	200083b0 	.word	0x200083b0
 8018a84:	20008418 	.word	0x20008418

08018a88 <global_stdio_init.part.0>:
 8018a88:	b510      	push	{r4, lr}
 8018a8a:	4b0b      	ldr	r3, [pc, #44]	; (8018ab8 <global_stdio_init.part.0+0x30>)
 8018a8c:	4c0b      	ldr	r4, [pc, #44]	; (8018abc <global_stdio_init.part.0+0x34>)
 8018a8e:	4a0c      	ldr	r2, [pc, #48]	; (8018ac0 <global_stdio_init.part.0+0x38>)
 8018a90:	601a      	str	r2, [r3, #0]
 8018a92:	4620      	mov	r0, r4
 8018a94:	2200      	movs	r2, #0
 8018a96:	2104      	movs	r1, #4
 8018a98:	f7ff ffa6 	bl	80189e8 <std>
 8018a9c:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8018aa0:	2201      	movs	r2, #1
 8018aa2:	2109      	movs	r1, #9
 8018aa4:	f7ff ffa0 	bl	80189e8 <std>
 8018aa8:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8018aac:	2202      	movs	r2, #2
 8018aae:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8018ab2:	2112      	movs	r1, #18
 8018ab4:	f7ff bf98 	b.w	80189e8 <std>
 8018ab8:	20008480 	.word	0x20008480
 8018abc:	20008348 	.word	0x20008348
 8018ac0:	08018a31 	.word	0x08018a31

08018ac4 <__sfp_lock_acquire>:
 8018ac4:	4801      	ldr	r0, [pc, #4]	; (8018acc <__sfp_lock_acquire+0x8>)
 8018ac6:	f000 bac5 	b.w	8019054 <__retarget_lock_acquire_recursive>
 8018aca:	bf00      	nop
 8018acc:	20008489 	.word	0x20008489

08018ad0 <__sfp_lock_release>:
 8018ad0:	4801      	ldr	r0, [pc, #4]	; (8018ad8 <__sfp_lock_release+0x8>)
 8018ad2:	f000 bac0 	b.w	8019056 <__retarget_lock_release_recursive>
 8018ad6:	bf00      	nop
 8018ad8:	20008489 	.word	0x20008489

08018adc <__sinit>:
 8018adc:	b510      	push	{r4, lr}
 8018ade:	4604      	mov	r4, r0
 8018ae0:	f7ff fff0 	bl	8018ac4 <__sfp_lock_acquire>
 8018ae4:	6a23      	ldr	r3, [r4, #32]
 8018ae6:	b11b      	cbz	r3, 8018af0 <__sinit+0x14>
 8018ae8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8018aec:	f7ff bff0 	b.w	8018ad0 <__sfp_lock_release>
 8018af0:	4b04      	ldr	r3, [pc, #16]	; (8018b04 <__sinit+0x28>)
 8018af2:	6223      	str	r3, [r4, #32]
 8018af4:	4b04      	ldr	r3, [pc, #16]	; (8018b08 <__sinit+0x2c>)
 8018af6:	681b      	ldr	r3, [r3, #0]
 8018af8:	2b00      	cmp	r3, #0
 8018afa:	d1f5      	bne.n	8018ae8 <__sinit+0xc>
 8018afc:	f7ff ffc4 	bl	8018a88 <global_stdio_init.part.0>
 8018b00:	e7f2      	b.n	8018ae8 <__sinit+0xc>
 8018b02:	bf00      	nop
 8018b04:	08018a49 	.word	0x08018a49
 8018b08:	20008480 	.word	0x20008480

08018b0c <_fwalk_sglue>:
 8018b0c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8018b10:	4607      	mov	r7, r0
 8018b12:	4688      	mov	r8, r1
 8018b14:	4614      	mov	r4, r2
 8018b16:	2600      	movs	r6, #0
 8018b18:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8018b1c:	f1b9 0901 	subs.w	r9, r9, #1
 8018b20:	d505      	bpl.n	8018b2e <_fwalk_sglue+0x22>
 8018b22:	6824      	ldr	r4, [r4, #0]
 8018b24:	2c00      	cmp	r4, #0
 8018b26:	d1f7      	bne.n	8018b18 <_fwalk_sglue+0xc>
 8018b28:	4630      	mov	r0, r6
 8018b2a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8018b2e:	89ab      	ldrh	r3, [r5, #12]
 8018b30:	2b01      	cmp	r3, #1
 8018b32:	d907      	bls.n	8018b44 <_fwalk_sglue+0x38>
 8018b34:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8018b38:	3301      	adds	r3, #1
 8018b3a:	d003      	beq.n	8018b44 <_fwalk_sglue+0x38>
 8018b3c:	4629      	mov	r1, r5
 8018b3e:	4638      	mov	r0, r7
 8018b40:	47c0      	blx	r8
 8018b42:	4306      	orrs	r6, r0
 8018b44:	3568      	adds	r5, #104	; 0x68
 8018b46:	e7e9      	b.n	8018b1c <_fwalk_sglue+0x10>

08018b48 <iprintf>:
 8018b48:	b40f      	push	{r0, r1, r2, r3}
 8018b4a:	b507      	push	{r0, r1, r2, lr}
 8018b4c:	4906      	ldr	r1, [pc, #24]	; (8018b68 <iprintf+0x20>)
 8018b4e:	ab04      	add	r3, sp, #16
 8018b50:	6808      	ldr	r0, [r1, #0]
 8018b52:	f853 2b04 	ldr.w	r2, [r3], #4
 8018b56:	6881      	ldr	r1, [r0, #8]
 8018b58:	9301      	str	r3, [sp, #4]
 8018b5a:	f002 ffef 	bl	801bb3c <_vfiprintf_r>
 8018b5e:	b003      	add	sp, #12
 8018b60:	f85d eb04 	ldr.w	lr, [sp], #4
 8018b64:	b004      	add	sp, #16
 8018b66:	4770      	bx	lr
 8018b68:	20000198 	.word	0x20000198

08018b6c <_puts_r>:
 8018b6c:	6a03      	ldr	r3, [r0, #32]
 8018b6e:	b570      	push	{r4, r5, r6, lr}
 8018b70:	6884      	ldr	r4, [r0, #8]
 8018b72:	4605      	mov	r5, r0
 8018b74:	460e      	mov	r6, r1
 8018b76:	b90b      	cbnz	r3, 8018b7c <_puts_r+0x10>
 8018b78:	f7ff ffb0 	bl	8018adc <__sinit>
 8018b7c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8018b7e:	07db      	lsls	r3, r3, #31
 8018b80:	d405      	bmi.n	8018b8e <_puts_r+0x22>
 8018b82:	89a3      	ldrh	r3, [r4, #12]
 8018b84:	0598      	lsls	r0, r3, #22
 8018b86:	d402      	bmi.n	8018b8e <_puts_r+0x22>
 8018b88:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8018b8a:	f000 fa63 	bl	8019054 <__retarget_lock_acquire_recursive>
 8018b8e:	89a3      	ldrh	r3, [r4, #12]
 8018b90:	0719      	lsls	r1, r3, #28
 8018b92:	d513      	bpl.n	8018bbc <_puts_r+0x50>
 8018b94:	6923      	ldr	r3, [r4, #16]
 8018b96:	b18b      	cbz	r3, 8018bbc <_puts_r+0x50>
 8018b98:	3e01      	subs	r6, #1
 8018b9a:	68a3      	ldr	r3, [r4, #8]
 8018b9c:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8018ba0:	3b01      	subs	r3, #1
 8018ba2:	60a3      	str	r3, [r4, #8]
 8018ba4:	b9e9      	cbnz	r1, 8018be2 <_puts_r+0x76>
 8018ba6:	2b00      	cmp	r3, #0
 8018ba8:	da2e      	bge.n	8018c08 <_puts_r+0x9c>
 8018baa:	4622      	mov	r2, r4
 8018bac:	210a      	movs	r1, #10
 8018bae:	4628      	mov	r0, r5
 8018bb0:	f000 f8c9 	bl	8018d46 <__swbuf_r>
 8018bb4:	3001      	adds	r0, #1
 8018bb6:	d007      	beq.n	8018bc8 <_puts_r+0x5c>
 8018bb8:	250a      	movs	r5, #10
 8018bba:	e007      	b.n	8018bcc <_puts_r+0x60>
 8018bbc:	4621      	mov	r1, r4
 8018bbe:	4628      	mov	r0, r5
 8018bc0:	f000 f8fe 	bl	8018dc0 <__swsetup_r>
 8018bc4:	2800      	cmp	r0, #0
 8018bc6:	d0e7      	beq.n	8018b98 <_puts_r+0x2c>
 8018bc8:	f04f 35ff 	mov.w	r5, #4294967295
 8018bcc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8018bce:	07da      	lsls	r2, r3, #31
 8018bd0:	d405      	bmi.n	8018bde <_puts_r+0x72>
 8018bd2:	89a3      	ldrh	r3, [r4, #12]
 8018bd4:	059b      	lsls	r3, r3, #22
 8018bd6:	d402      	bmi.n	8018bde <_puts_r+0x72>
 8018bd8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8018bda:	f000 fa3c 	bl	8019056 <__retarget_lock_release_recursive>
 8018bde:	4628      	mov	r0, r5
 8018be0:	bd70      	pop	{r4, r5, r6, pc}
 8018be2:	2b00      	cmp	r3, #0
 8018be4:	da04      	bge.n	8018bf0 <_puts_r+0x84>
 8018be6:	69a2      	ldr	r2, [r4, #24]
 8018be8:	429a      	cmp	r2, r3
 8018bea:	dc06      	bgt.n	8018bfa <_puts_r+0x8e>
 8018bec:	290a      	cmp	r1, #10
 8018bee:	d004      	beq.n	8018bfa <_puts_r+0x8e>
 8018bf0:	6823      	ldr	r3, [r4, #0]
 8018bf2:	1c5a      	adds	r2, r3, #1
 8018bf4:	6022      	str	r2, [r4, #0]
 8018bf6:	7019      	strb	r1, [r3, #0]
 8018bf8:	e7cf      	b.n	8018b9a <_puts_r+0x2e>
 8018bfa:	4622      	mov	r2, r4
 8018bfc:	4628      	mov	r0, r5
 8018bfe:	f000 f8a2 	bl	8018d46 <__swbuf_r>
 8018c02:	3001      	adds	r0, #1
 8018c04:	d1c9      	bne.n	8018b9a <_puts_r+0x2e>
 8018c06:	e7df      	b.n	8018bc8 <_puts_r+0x5c>
 8018c08:	6823      	ldr	r3, [r4, #0]
 8018c0a:	250a      	movs	r5, #10
 8018c0c:	1c5a      	adds	r2, r3, #1
 8018c0e:	6022      	str	r2, [r4, #0]
 8018c10:	701d      	strb	r5, [r3, #0]
 8018c12:	e7db      	b.n	8018bcc <_puts_r+0x60>

08018c14 <puts>:
 8018c14:	4b02      	ldr	r3, [pc, #8]	; (8018c20 <puts+0xc>)
 8018c16:	4601      	mov	r1, r0
 8018c18:	6818      	ldr	r0, [r3, #0]
 8018c1a:	f7ff bfa7 	b.w	8018b6c <_puts_r>
 8018c1e:	bf00      	nop
 8018c20:	20000198 	.word	0x20000198

08018c24 <siprintf>:
 8018c24:	b40e      	push	{r1, r2, r3}
 8018c26:	b500      	push	{lr}
 8018c28:	b09c      	sub	sp, #112	; 0x70
 8018c2a:	ab1d      	add	r3, sp, #116	; 0x74
 8018c2c:	9002      	str	r0, [sp, #8]
 8018c2e:	9006      	str	r0, [sp, #24]
 8018c30:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8018c34:	4809      	ldr	r0, [pc, #36]	; (8018c5c <siprintf+0x38>)
 8018c36:	9107      	str	r1, [sp, #28]
 8018c38:	9104      	str	r1, [sp, #16]
 8018c3a:	4909      	ldr	r1, [pc, #36]	; (8018c60 <siprintf+0x3c>)
 8018c3c:	f853 2b04 	ldr.w	r2, [r3], #4
 8018c40:	9105      	str	r1, [sp, #20]
 8018c42:	6800      	ldr	r0, [r0, #0]
 8018c44:	9301      	str	r3, [sp, #4]
 8018c46:	a902      	add	r1, sp, #8
 8018c48:	f002 fc7e 	bl	801b548 <_svfiprintf_r>
 8018c4c:	9b02      	ldr	r3, [sp, #8]
 8018c4e:	2200      	movs	r2, #0
 8018c50:	701a      	strb	r2, [r3, #0]
 8018c52:	b01c      	add	sp, #112	; 0x70
 8018c54:	f85d eb04 	ldr.w	lr, [sp], #4
 8018c58:	b003      	add	sp, #12
 8018c5a:	4770      	bx	lr
 8018c5c:	20000198 	.word	0x20000198
 8018c60:	ffff0208 	.word	0xffff0208

08018c64 <siscanf>:
 8018c64:	b40e      	push	{r1, r2, r3}
 8018c66:	b510      	push	{r4, lr}
 8018c68:	b09f      	sub	sp, #124	; 0x7c
 8018c6a:	ac21      	add	r4, sp, #132	; 0x84
 8018c6c:	f44f 7101 	mov.w	r1, #516	; 0x204
 8018c70:	f854 2b04 	ldr.w	r2, [r4], #4
 8018c74:	9201      	str	r2, [sp, #4]
 8018c76:	f8ad 101c 	strh.w	r1, [sp, #28]
 8018c7a:	9004      	str	r0, [sp, #16]
 8018c7c:	9008      	str	r0, [sp, #32]
 8018c7e:	f7e7 fb27 	bl	80002d0 <strlen>
 8018c82:	4b0c      	ldr	r3, [pc, #48]	; (8018cb4 <siscanf+0x50>)
 8018c84:	9005      	str	r0, [sp, #20]
 8018c86:	9009      	str	r0, [sp, #36]	; 0x24
 8018c88:	930d      	str	r3, [sp, #52]	; 0x34
 8018c8a:	480b      	ldr	r0, [pc, #44]	; (8018cb8 <siscanf+0x54>)
 8018c8c:	9a01      	ldr	r2, [sp, #4]
 8018c8e:	6800      	ldr	r0, [r0, #0]
 8018c90:	9403      	str	r4, [sp, #12]
 8018c92:	2300      	movs	r3, #0
 8018c94:	9311      	str	r3, [sp, #68]	; 0x44
 8018c96:	9316      	str	r3, [sp, #88]	; 0x58
 8018c98:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8018c9c:	f8ad 301e 	strh.w	r3, [sp, #30]
 8018ca0:	a904      	add	r1, sp, #16
 8018ca2:	4623      	mov	r3, r4
 8018ca4:	f002 fda8 	bl	801b7f8 <__ssvfiscanf_r>
 8018ca8:	b01f      	add	sp, #124	; 0x7c
 8018caa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8018cae:	b003      	add	sp, #12
 8018cb0:	4770      	bx	lr
 8018cb2:	bf00      	nop
 8018cb4:	08018cdf 	.word	0x08018cdf
 8018cb8:	20000198 	.word	0x20000198

08018cbc <__sread>:
 8018cbc:	b510      	push	{r4, lr}
 8018cbe:	460c      	mov	r4, r1
 8018cc0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8018cc4:	f000 f968 	bl	8018f98 <_read_r>
 8018cc8:	2800      	cmp	r0, #0
 8018cca:	bfab      	itete	ge
 8018ccc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8018cce:	89a3      	ldrhlt	r3, [r4, #12]
 8018cd0:	181b      	addge	r3, r3, r0
 8018cd2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8018cd6:	bfac      	ite	ge
 8018cd8:	6563      	strge	r3, [r4, #84]	; 0x54
 8018cda:	81a3      	strhlt	r3, [r4, #12]
 8018cdc:	bd10      	pop	{r4, pc}

08018cde <__seofread>:
 8018cde:	2000      	movs	r0, #0
 8018ce0:	4770      	bx	lr

08018ce2 <__swrite>:
 8018ce2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018ce6:	461f      	mov	r7, r3
 8018ce8:	898b      	ldrh	r3, [r1, #12]
 8018cea:	05db      	lsls	r3, r3, #23
 8018cec:	4605      	mov	r5, r0
 8018cee:	460c      	mov	r4, r1
 8018cf0:	4616      	mov	r6, r2
 8018cf2:	d505      	bpl.n	8018d00 <__swrite+0x1e>
 8018cf4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8018cf8:	2302      	movs	r3, #2
 8018cfa:	2200      	movs	r2, #0
 8018cfc:	f000 f93a 	bl	8018f74 <_lseek_r>
 8018d00:	89a3      	ldrh	r3, [r4, #12]
 8018d02:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8018d06:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8018d0a:	81a3      	strh	r3, [r4, #12]
 8018d0c:	4632      	mov	r2, r6
 8018d0e:	463b      	mov	r3, r7
 8018d10:	4628      	mov	r0, r5
 8018d12:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8018d16:	f000 b961 	b.w	8018fdc <_write_r>

08018d1a <__sseek>:
 8018d1a:	b510      	push	{r4, lr}
 8018d1c:	460c      	mov	r4, r1
 8018d1e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8018d22:	f000 f927 	bl	8018f74 <_lseek_r>
 8018d26:	1c43      	adds	r3, r0, #1
 8018d28:	89a3      	ldrh	r3, [r4, #12]
 8018d2a:	bf15      	itete	ne
 8018d2c:	6560      	strne	r0, [r4, #84]	; 0x54
 8018d2e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8018d32:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8018d36:	81a3      	strheq	r3, [r4, #12]
 8018d38:	bf18      	it	ne
 8018d3a:	81a3      	strhne	r3, [r4, #12]
 8018d3c:	bd10      	pop	{r4, pc}

08018d3e <__sclose>:
 8018d3e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8018d42:	f000 b8b1 	b.w	8018ea8 <_close_r>

08018d46 <__swbuf_r>:
 8018d46:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018d48:	460e      	mov	r6, r1
 8018d4a:	4614      	mov	r4, r2
 8018d4c:	4605      	mov	r5, r0
 8018d4e:	b118      	cbz	r0, 8018d58 <__swbuf_r+0x12>
 8018d50:	6a03      	ldr	r3, [r0, #32]
 8018d52:	b90b      	cbnz	r3, 8018d58 <__swbuf_r+0x12>
 8018d54:	f7ff fec2 	bl	8018adc <__sinit>
 8018d58:	69a3      	ldr	r3, [r4, #24]
 8018d5a:	60a3      	str	r3, [r4, #8]
 8018d5c:	89a3      	ldrh	r3, [r4, #12]
 8018d5e:	071a      	lsls	r2, r3, #28
 8018d60:	d525      	bpl.n	8018dae <__swbuf_r+0x68>
 8018d62:	6923      	ldr	r3, [r4, #16]
 8018d64:	b31b      	cbz	r3, 8018dae <__swbuf_r+0x68>
 8018d66:	6823      	ldr	r3, [r4, #0]
 8018d68:	6922      	ldr	r2, [r4, #16]
 8018d6a:	1a98      	subs	r0, r3, r2
 8018d6c:	6963      	ldr	r3, [r4, #20]
 8018d6e:	b2f6      	uxtb	r6, r6
 8018d70:	4283      	cmp	r3, r0
 8018d72:	4637      	mov	r7, r6
 8018d74:	dc04      	bgt.n	8018d80 <__swbuf_r+0x3a>
 8018d76:	4621      	mov	r1, r4
 8018d78:	4628      	mov	r0, r5
 8018d7a:	f003 f9cd 	bl	801c118 <_fflush_r>
 8018d7e:	b9e0      	cbnz	r0, 8018dba <__swbuf_r+0x74>
 8018d80:	68a3      	ldr	r3, [r4, #8]
 8018d82:	3b01      	subs	r3, #1
 8018d84:	60a3      	str	r3, [r4, #8]
 8018d86:	6823      	ldr	r3, [r4, #0]
 8018d88:	1c5a      	adds	r2, r3, #1
 8018d8a:	6022      	str	r2, [r4, #0]
 8018d8c:	701e      	strb	r6, [r3, #0]
 8018d8e:	6962      	ldr	r2, [r4, #20]
 8018d90:	1c43      	adds	r3, r0, #1
 8018d92:	429a      	cmp	r2, r3
 8018d94:	d004      	beq.n	8018da0 <__swbuf_r+0x5a>
 8018d96:	89a3      	ldrh	r3, [r4, #12]
 8018d98:	07db      	lsls	r3, r3, #31
 8018d9a:	d506      	bpl.n	8018daa <__swbuf_r+0x64>
 8018d9c:	2e0a      	cmp	r6, #10
 8018d9e:	d104      	bne.n	8018daa <__swbuf_r+0x64>
 8018da0:	4621      	mov	r1, r4
 8018da2:	4628      	mov	r0, r5
 8018da4:	f003 f9b8 	bl	801c118 <_fflush_r>
 8018da8:	b938      	cbnz	r0, 8018dba <__swbuf_r+0x74>
 8018daa:	4638      	mov	r0, r7
 8018dac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8018dae:	4621      	mov	r1, r4
 8018db0:	4628      	mov	r0, r5
 8018db2:	f000 f805 	bl	8018dc0 <__swsetup_r>
 8018db6:	2800      	cmp	r0, #0
 8018db8:	d0d5      	beq.n	8018d66 <__swbuf_r+0x20>
 8018dba:	f04f 37ff 	mov.w	r7, #4294967295
 8018dbe:	e7f4      	b.n	8018daa <__swbuf_r+0x64>

08018dc0 <__swsetup_r>:
 8018dc0:	b538      	push	{r3, r4, r5, lr}
 8018dc2:	4b2a      	ldr	r3, [pc, #168]	; (8018e6c <__swsetup_r+0xac>)
 8018dc4:	4605      	mov	r5, r0
 8018dc6:	6818      	ldr	r0, [r3, #0]
 8018dc8:	460c      	mov	r4, r1
 8018dca:	b118      	cbz	r0, 8018dd4 <__swsetup_r+0x14>
 8018dcc:	6a03      	ldr	r3, [r0, #32]
 8018dce:	b90b      	cbnz	r3, 8018dd4 <__swsetup_r+0x14>
 8018dd0:	f7ff fe84 	bl	8018adc <__sinit>
 8018dd4:	89a3      	ldrh	r3, [r4, #12]
 8018dd6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8018dda:	0718      	lsls	r0, r3, #28
 8018ddc:	d422      	bmi.n	8018e24 <__swsetup_r+0x64>
 8018dde:	06d9      	lsls	r1, r3, #27
 8018de0:	d407      	bmi.n	8018df2 <__swsetup_r+0x32>
 8018de2:	2309      	movs	r3, #9
 8018de4:	602b      	str	r3, [r5, #0]
 8018de6:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8018dea:	81a3      	strh	r3, [r4, #12]
 8018dec:	f04f 30ff 	mov.w	r0, #4294967295
 8018df0:	e034      	b.n	8018e5c <__swsetup_r+0x9c>
 8018df2:	0758      	lsls	r0, r3, #29
 8018df4:	d512      	bpl.n	8018e1c <__swsetup_r+0x5c>
 8018df6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8018df8:	b141      	cbz	r1, 8018e0c <__swsetup_r+0x4c>
 8018dfa:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8018dfe:	4299      	cmp	r1, r3
 8018e00:	d002      	beq.n	8018e08 <__swsetup_r+0x48>
 8018e02:	4628      	mov	r0, r5
 8018e04:	f000 ffb6 	bl	8019d74 <_free_r>
 8018e08:	2300      	movs	r3, #0
 8018e0a:	6363      	str	r3, [r4, #52]	; 0x34
 8018e0c:	89a3      	ldrh	r3, [r4, #12]
 8018e0e:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8018e12:	81a3      	strh	r3, [r4, #12]
 8018e14:	2300      	movs	r3, #0
 8018e16:	6063      	str	r3, [r4, #4]
 8018e18:	6923      	ldr	r3, [r4, #16]
 8018e1a:	6023      	str	r3, [r4, #0]
 8018e1c:	89a3      	ldrh	r3, [r4, #12]
 8018e1e:	f043 0308 	orr.w	r3, r3, #8
 8018e22:	81a3      	strh	r3, [r4, #12]
 8018e24:	6923      	ldr	r3, [r4, #16]
 8018e26:	b94b      	cbnz	r3, 8018e3c <__swsetup_r+0x7c>
 8018e28:	89a3      	ldrh	r3, [r4, #12]
 8018e2a:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8018e2e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8018e32:	d003      	beq.n	8018e3c <__swsetup_r+0x7c>
 8018e34:	4621      	mov	r1, r4
 8018e36:	4628      	mov	r0, r5
 8018e38:	f003 f9bc 	bl	801c1b4 <__smakebuf_r>
 8018e3c:	89a0      	ldrh	r0, [r4, #12]
 8018e3e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8018e42:	f010 0301 	ands.w	r3, r0, #1
 8018e46:	d00a      	beq.n	8018e5e <__swsetup_r+0x9e>
 8018e48:	2300      	movs	r3, #0
 8018e4a:	60a3      	str	r3, [r4, #8]
 8018e4c:	6963      	ldr	r3, [r4, #20]
 8018e4e:	425b      	negs	r3, r3
 8018e50:	61a3      	str	r3, [r4, #24]
 8018e52:	6923      	ldr	r3, [r4, #16]
 8018e54:	b943      	cbnz	r3, 8018e68 <__swsetup_r+0xa8>
 8018e56:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8018e5a:	d1c4      	bne.n	8018de6 <__swsetup_r+0x26>
 8018e5c:	bd38      	pop	{r3, r4, r5, pc}
 8018e5e:	0781      	lsls	r1, r0, #30
 8018e60:	bf58      	it	pl
 8018e62:	6963      	ldrpl	r3, [r4, #20]
 8018e64:	60a3      	str	r3, [r4, #8]
 8018e66:	e7f4      	b.n	8018e52 <__swsetup_r+0x92>
 8018e68:	2000      	movs	r0, #0
 8018e6a:	e7f7      	b.n	8018e5c <__swsetup_r+0x9c>
 8018e6c:	20000198 	.word	0x20000198

08018e70 <memset>:
 8018e70:	4402      	add	r2, r0
 8018e72:	4603      	mov	r3, r0
 8018e74:	4293      	cmp	r3, r2
 8018e76:	d100      	bne.n	8018e7a <memset+0xa>
 8018e78:	4770      	bx	lr
 8018e7a:	f803 1b01 	strb.w	r1, [r3], #1
 8018e7e:	e7f9      	b.n	8018e74 <memset+0x4>

08018e80 <strcat>:
 8018e80:	b510      	push	{r4, lr}
 8018e82:	4602      	mov	r2, r0
 8018e84:	7814      	ldrb	r4, [r2, #0]
 8018e86:	4613      	mov	r3, r2
 8018e88:	3201      	adds	r2, #1
 8018e8a:	2c00      	cmp	r4, #0
 8018e8c:	d1fa      	bne.n	8018e84 <strcat+0x4>
 8018e8e:	3b01      	subs	r3, #1
 8018e90:	f811 2b01 	ldrb.w	r2, [r1], #1
 8018e94:	f803 2f01 	strb.w	r2, [r3, #1]!
 8018e98:	2a00      	cmp	r2, #0
 8018e9a:	d1f9      	bne.n	8018e90 <strcat+0x10>
 8018e9c:	bd10      	pop	{r4, pc}
	...

08018ea0 <_localeconv_r>:
 8018ea0:	4800      	ldr	r0, [pc, #0]	; (8018ea4 <_localeconv_r+0x4>)
 8018ea2:	4770      	bx	lr
 8018ea4:	2000028c 	.word	0x2000028c

08018ea8 <_close_r>:
 8018ea8:	b538      	push	{r3, r4, r5, lr}
 8018eaa:	4d06      	ldr	r5, [pc, #24]	; (8018ec4 <_close_r+0x1c>)
 8018eac:	2300      	movs	r3, #0
 8018eae:	4604      	mov	r4, r0
 8018eb0:	4608      	mov	r0, r1
 8018eb2:	602b      	str	r3, [r5, #0]
 8018eb4:	f7ea f94f 	bl	8003156 <_close>
 8018eb8:	1c43      	adds	r3, r0, #1
 8018eba:	d102      	bne.n	8018ec2 <_close_r+0x1a>
 8018ebc:	682b      	ldr	r3, [r5, #0]
 8018ebe:	b103      	cbz	r3, 8018ec2 <_close_r+0x1a>
 8018ec0:	6023      	str	r3, [r4, #0]
 8018ec2:	bd38      	pop	{r3, r4, r5, pc}
 8018ec4:	20008484 	.word	0x20008484

08018ec8 <_reclaim_reent>:
 8018ec8:	4b29      	ldr	r3, [pc, #164]	; (8018f70 <_reclaim_reent+0xa8>)
 8018eca:	681b      	ldr	r3, [r3, #0]
 8018ecc:	4283      	cmp	r3, r0
 8018ece:	b570      	push	{r4, r5, r6, lr}
 8018ed0:	4604      	mov	r4, r0
 8018ed2:	d04b      	beq.n	8018f6c <_reclaim_reent+0xa4>
 8018ed4:	69c3      	ldr	r3, [r0, #28]
 8018ed6:	b143      	cbz	r3, 8018eea <_reclaim_reent+0x22>
 8018ed8:	68db      	ldr	r3, [r3, #12]
 8018eda:	2b00      	cmp	r3, #0
 8018edc:	d144      	bne.n	8018f68 <_reclaim_reent+0xa0>
 8018ede:	69e3      	ldr	r3, [r4, #28]
 8018ee0:	6819      	ldr	r1, [r3, #0]
 8018ee2:	b111      	cbz	r1, 8018eea <_reclaim_reent+0x22>
 8018ee4:	4620      	mov	r0, r4
 8018ee6:	f000 ff45 	bl	8019d74 <_free_r>
 8018eea:	6961      	ldr	r1, [r4, #20]
 8018eec:	b111      	cbz	r1, 8018ef4 <_reclaim_reent+0x2c>
 8018eee:	4620      	mov	r0, r4
 8018ef0:	f000 ff40 	bl	8019d74 <_free_r>
 8018ef4:	69e1      	ldr	r1, [r4, #28]
 8018ef6:	b111      	cbz	r1, 8018efe <_reclaim_reent+0x36>
 8018ef8:	4620      	mov	r0, r4
 8018efa:	f000 ff3b 	bl	8019d74 <_free_r>
 8018efe:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8018f00:	b111      	cbz	r1, 8018f08 <_reclaim_reent+0x40>
 8018f02:	4620      	mov	r0, r4
 8018f04:	f000 ff36 	bl	8019d74 <_free_r>
 8018f08:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8018f0a:	b111      	cbz	r1, 8018f12 <_reclaim_reent+0x4a>
 8018f0c:	4620      	mov	r0, r4
 8018f0e:	f000 ff31 	bl	8019d74 <_free_r>
 8018f12:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8018f14:	b111      	cbz	r1, 8018f1c <_reclaim_reent+0x54>
 8018f16:	4620      	mov	r0, r4
 8018f18:	f000 ff2c 	bl	8019d74 <_free_r>
 8018f1c:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8018f1e:	b111      	cbz	r1, 8018f26 <_reclaim_reent+0x5e>
 8018f20:	4620      	mov	r0, r4
 8018f22:	f000 ff27 	bl	8019d74 <_free_r>
 8018f26:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8018f28:	b111      	cbz	r1, 8018f30 <_reclaim_reent+0x68>
 8018f2a:	4620      	mov	r0, r4
 8018f2c:	f000 ff22 	bl	8019d74 <_free_r>
 8018f30:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8018f32:	b111      	cbz	r1, 8018f3a <_reclaim_reent+0x72>
 8018f34:	4620      	mov	r0, r4
 8018f36:	f000 ff1d 	bl	8019d74 <_free_r>
 8018f3a:	6a23      	ldr	r3, [r4, #32]
 8018f3c:	b1b3      	cbz	r3, 8018f6c <_reclaim_reent+0xa4>
 8018f3e:	4620      	mov	r0, r4
 8018f40:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8018f44:	4718      	bx	r3
 8018f46:	5949      	ldr	r1, [r1, r5]
 8018f48:	b941      	cbnz	r1, 8018f5c <_reclaim_reent+0x94>
 8018f4a:	3504      	adds	r5, #4
 8018f4c:	69e3      	ldr	r3, [r4, #28]
 8018f4e:	2d80      	cmp	r5, #128	; 0x80
 8018f50:	68d9      	ldr	r1, [r3, #12]
 8018f52:	d1f8      	bne.n	8018f46 <_reclaim_reent+0x7e>
 8018f54:	4620      	mov	r0, r4
 8018f56:	f000 ff0d 	bl	8019d74 <_free_r>
 8018f5a:	e7c0      	b.n	8018ede <_reclaim_reent+0x16>
 8018f5c:	680e      	ldr	r6, [r1, #0]
 8018f5e:	4620      	mov	r0, r4
 8018f60:	f000 ff08 	bl	8019d74 <_free_r>
 8018f64:	4631      	mov	r1, r6
 8018f66:	e7ef      	b.n	8018f48 <_reclaim_reent+0x80>
 8018f68:	2500      	movs	r5, #0
 8018f6a:	e7ef      	b.n	8018f4c <_reclaim_reent+0x84>
 8018f6c:	bd70      	pop	{r4, r5, r6, pc}
 8018f6e:	bf00      	nop
 8018f70:	20000198 	.word	0x20000198

08018f74 <_lseek_r>:
 8018f74:	b538      	push	{r3, r4, r5, lr}
 8018f76:	4d07      	ldr	r5, [pc, #28]	; (8018f94 <_lseek_r+0x20>)
 8018f78:	4604      	mov	r4, r0
 8018f7a:	4608      	mov	r0, r1
 8018f7c:	4611      	mov	r1, r2
 8018f7e:	2200      	movs	r2, #0
 8018f80:	602a      	str	r2, [r5, #0]
 8018f82:	461a      	mov	r2, r3
 8018f84:	f7ea f90e 	bl	80031a4 <_lseek>
 8018f88:	1c43      	adds	r3, r0, #1
 8018f8a:	d102      	bne.n	8018f92 <_lseek_r+0x1e>
 8018f8c:	682b      	ldr	r3, [r5, #0]
 8018f8e:	b103      	cbz	r3, 8018f92 <_lseek_r+0x1e>
 8018f90:	6023      	str	r3, [r4, #0]
 8018f92:	bd38      	pop	{r3, r4, r5, pc}
 8018f94:	20008484 	.word	0x20008484

08018f98 <_read_r>:
 8018f98:	b538      	push	{r3, r4, r5, lr}
 8018f9a:	4d07      	ldr	r5, [pc, #28]	; (8018fb8 <_read_r+0x20>)
 8018f9c:	4604      	mov	r4, r0
 8018f9e:	4608      	mov	r0, r1
 8018fa0:	4611      	mov	r1, r2
 8018fa2:	2200      	movs	r2, #0
 8018fa4:	602a      	str	r2, [r5, #0]
 8018fa6:	461a      	mov	r2, r3
 8018fa8:	f7ea f89c 	bl	80030e4 <_read>
 8018fac:	1c43      	adds	r3, r0, #1
 8018fae:	d102      	bne.n	8018fb6 <_read_r+0x1e>
 8018fb0:	682b      	ldr	r3, [r5, #0]
 8018fb2:	b103      	cbz	r3, 8018fb6 <_read_r+0x1e>
 8018fb4:	6023      	str	r3, [r4, #0]
 8018fb6:	bd38      	pop	{r3, r4, r5, pc}
 8018fb8:	20008484 	.word	0x20008484

08018fbc <_sbrk_r>:
 8018fbc:	b538      	push	{r3, r4, r5, lr}
 8018fbe:	4d06      	ldr	r5, [pc, #24]	; (8018fd8 <_sbrk_r+0x1c>)
 8018fc0:	2300      	movs	r3, #0
 8018fc2:	4604      	mov	r4, r0
 8018fc4:	4608      	mov	r0, r1
 8018fc6:	602b      	str	r3, [r5, #0]
 8018fc8:	f7ea f8fa 	bl	80031c0 <_sbrk>
 8018fcc:	1c43      	adds	r3, r0, #1
 8018fce:	d102      	bne.n	8018fd6 <_sbrk_r+0x1a>
 8018fd0:	682b      	ldr	r3, [r5, #0]
 8018fd2:	b103      	cbz	r3, 8018fd6 <_sbrk_r+0x1a>
 8018fd4:	6023      	str	r3, [r4, #0]
 8018fd6:	bd38      	pop	{r3, r4, r5, pc}
 8018fd8:	20008484 	.word	0x20008484

08018fdc <_write_r>:
 8018fdc:	b538      	push	{r3, r4, r5, lr}
 8018fde:	4d07      	ldr	r5, [pc, #28]	; (8018ffc <_write_r+0x20>)
 8018fe0:	4604      	mov	r4, r0
 8018fe2:	4608      	mov	r0, r1
 8018fe4:	4611      	mov	r1, r2
 8018fe6:	2200      	movs	r2, #0
 8018fe8:	602a      	str	r2, [r5, #0]
 8018fea:	461a      	mov	r2, r3
 8018fec:	f7ea f897 	bl	800311e <_write>
 8018ff0:	1c43      	adds	r3, r0, #1
 8018ff2:	d102      	bne.n	8018ffa <_write_r+0x1e>
 8018ff4:	682b      	ldr	r3, [r5, #0]
 8018ff6:	b103      	cbz	r3, 8018ffa <_write_r+0x1e>
 8018ff8:	6023      	str	r3, [r4, #0]
 8018ffa:	bd38      	pop	{r3, r4, r5, pc}
 8018ffc:	20008484 	.word	0x20008484

08019000 <__errno>:
 8019000:	4b01      	ldr	r3, [pc, #4]	; (8019008 <__errno+0x8>)
 8019002:	6818      	ldr	r0, [r3, #0]
 8019004:	4770      	bx	lr
 8019006:	bf00      	nop
 8019008:	20000198 	.word	0x20000198

0801900c <__libc_init_array>:
 801900c:	b570      	push	{r4, r5, r6, lr}
 801900e:	4d0d      	ldr	r5, [pc, #52]	; (8019044 <__libc_init_array+0x38>)
 8019010:	4c0d      	ldr	r4, [pc, #52]	; (8019048 <__libc_init_array+0x3c>)
 8019012:	1b64      	subs	r4, r4, r5
 8019014:	10a4      	asrs	r4, r4, #2
 8019016:	2600      	movs	r6, #0
 8019018:	42a6      	cmp	r6, r4
 801901a:	d109      	bne.n	8019030 <__libc_init_array+0x24>
 801901c:	4d0b      	ldr	r5, [pc, #44]	; (801904c <__libc_init_array+0x40>)
 801901e:	4c0c      	ldr	r4, [pc, #48]	; (8019050 <__libc_init_array+0x44>)
 8019020:	f003 fe6c 	bl	801ccfc <_init>
 8019024:	1b64      	subs	r4, r4, r5
 8019026:	10a4      	asrs	r4, r4, #2
 8019028:	2600      	movs	r6, #0
 801902a:	42a6      	cmp	r6, r4
 801902c:	d105      	bne.n	801903a <__libc_init_array+0x2e>
 801902e:	bd70      	pop	{r4, r5, r6, pc}
 8019030:	f855 3b04 	ldr.w	r3, [r5], #4
 8019034:	4798      	blx	r3
 8019036:	3601      	adds	r6, #1
 8019038:	e7ee      	b.n	8019018 <__libc_init_array+0xc>
 801903a:	f855 3b04 	ldr.w	r3, [r5], #4
 801903e:	4798      	blx	r3
 8019040:	3601      	adds	r6, #1
 8019042:	e7f2      	b.n	801902a <__libc_init_array+0x1e>
 8019044:	0801df4c 	.word	0x0801df4c
 8019048:	0801df4c 	.word	0x0801df4c
 801904c:	0801df4c 	.word	0x0801df4c
 8019050:	0801df50 	.word	0x0801df50

08019054 <__retarget_lock_acquire_recursive>:
 8019054:	4770      	bx	lr

08019056 <__retarget_lock_release_recursive>:
 8019056:	4770      	bx	lr

08019058 <memcpy>:
 8019058:	440a      	add	r2, r1
 801905a:	4291      	cmp	r1, r2
 801905c:	f100 33ff 	add.w	r3, r0, #4294967295
 8019060:	d100      	bne.n	8019064 <memcpy+0xc>
 8019062:	4770      	bx	lr
 8019064:	b510      	push	{r4, lr}
 8019066:	f811 4b01 	ldrb.w	r4, [r1], #1
 801906a:	f803 4f01 	strb.w	r4, [r3, #1]!
 801906e:	4291      	cmp	r1, r2
 8019070:	d1f9      	bne.n	8019066 <memcpy+0xe>
 8019072:	bd10      	pop	{r4, pc}

08019074 <nanf>:
 8019074:	ed9f 0a01 	vldr	s0, [pc, #4]	; 801907c <nanf+0x8>
 8019078:	4770      	bx	lr
 801907a:	bf00      	nop
 801907c:	7fc00000 	.word	0x7fc00000

08019080 <quorem>:
 8019080:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019084:	6903      	ldr	r3, [r0, #16]
 8019086:	690c      	ldr	r4, [r1, #16]
 8019088:	42a3      	cmp	r3, r4
 801908a:	4607      	mov	r7, r0
 801908c:	db7e      	blt.n	801918c <quorem+0x10c>
 801908e:	3c01      	subs	r4, #1
 8019090:	f101 0814 	add.w	r8, r1, #20
 8019094:	f100 0514 	add.w	r5, r0, #20
 8019098:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801909c:	9301      	str	r3, [sp, #4]
 801909e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80190a2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80190a6:	3301      	adds	r3, #1
 80190a8:	429a      	cmp	r2, r3
 80190aa:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80190ae:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80190b2:	fbb2 f6f3 	udiv	r6, r2, r3
 80190b6:	d331      	bcc.n	801911c <quorem+0x9c>
 80190b8:	f04f 0e00 	mov.w	lr, #0
 80190bc:	4640      	mov	r0, r8
 80190be:	46ac      	mov	ip, r5
 80190c0:	46f2      	mov	sl, lr
 80190c2:	f850 2b04 	ldr.w	r2, [r0], #4
 80190c6:	b293      	uxth	r3, r2
 80190c8:	fb06 e303 	mla	r3, r6, r3, lr
 80190cc:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80190d0:	0c1a      	lsrs	r2, r3, #16
 80190d2:	b29b      	uxth	r3, r3
 80190d4:	ebaa 0303 	sub.w	r3, sl, r3
 80190d8:	f8dc a000 	ldr.w	sl, [ip]
 80190dc:	fa13 f38a 	uxtah	r3, r3, sl
 80190e0:	fb06 220e 	mla	r2, r6, lr, r2
 80190e4:	9300      	str	r3, [sp, #0]
 80190e6:	9b00      	ldr	r3, [sp, #0]
 80190e8:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80190ec:	b292      	uxth	r2, r2
 80190ee:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80190f2:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80190f6:	f8bd 3000 	ldrh.w	r3, [sp]
 80190fa:	4581      	cmp	r9, r0
 80190fc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8019100:	f84c 3b04 	str.w	r3, [ip], #4
 8019104:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8019108:	d2db      	bcs.n	80190c2 <quorem+0x42>
 801910a:	f855 300b 	ldr.w	r3, [r5, fp]
 801910e:	b92b      	cbnz	r3, 801911c <quorem+0x9c>
 8019110:	9b01      	ldr	r3, [sp, #4]
 8019112:	3b04      	subs	r3, #4
 8019114:	429d      	cmp	r5, r3
 8019116:	461a      	mov	r2, r3
 8019118:	d32c      	bcc.n	8019174 <quorem+0xf4>
 801911a:	613c      	str	r4, [r7, #16]
 801911c:	4638      	mov	r0, r7
 801911e:	f001 f93b 	bl	801a398 <__mcmp>
 8019122:	2800      	cmp	r0, #0
 8019124:	db22      	blt.n	801916c <quorem+0xec>
 8019126:	3601      	adds	r6, #1
 8019128:	4629      	mov	r1, r5
 801912a:	2000      	movs	r0, #0
 801912c:	f858 2b04 	ldr.w	r2, [r8], #4
 8019130:	f8d1 c000 	ldr.w	ip, [r1]
 8019134:	b293      	uxth	r3, r2
 8019136:	1ac3      	subs	r3, r0, r3
 8019138:	0c12      	lsrs	r2, r2, #16
 801913a:	fa13 f38c 	uxtah	r3, r3, ip
 801913e:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8019142:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8019146:	b29b      	uxth	r3, r3
 8019148:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801914c:	45c1      	cmp	r9, r8
 801914e:	f841 3b04 	str.w	r3, [r1], #4
 8019152:	ea4f 4022 	mov.w	r0, r2, asr #16
 8019156:	d2e9      	bcs.n	801912c <quorem+0xac>
 8019158:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801915c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8019160:	b922      	cbnz	r2, 801916c <quorem+0xec>
 8019162:	3b04      	subs	r3, #4
 8019164:	429d      	cmp	r5, r3
 8019166:	461a      	mov	r2, r3
 8019168:	d30a      	bcc.n	8019180 <quorem+0x100>
 801916a:	613c      	str	r4, [r7, #16]
 801916c:	4630      	mov	r0, r6
 801916e:	b003      	add	sp, #12
 8019170:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019174:	6812      	ldr	r2, [r2, #0]
 8019176:	3b04      	subs	r3, #4
 8019178:	2a00      	cmp	r2, #0
 801917a:	d1ce      	bne.n	801911a <quorem+0x9a>
 801917c:	3c01      	subs	r4, #1
 801917e:	e7c9      	b.n	8019114 <quorem+0x94>
 8019180:	6812      	ldr	r2, [r2, #0]
 8019182:	3b04      	subs	r3, #4
 8019184:	2a00      	cmp	r2, #0
 8019186:	d1f0      	bne.n	801916a <quorem+0xea>
 8019188:	3c01      	subs	r4, #1
 801918a:	e7eb      	b.n	8019164 <quorem+0xe4>
 801918c:	2000      	movs	r0, #0
 801918e:	e7ee      	b.n	801916e <quorem+0xee>

08019190 <_dtoa_r>:
 8019190:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019194:	ed2d 8b04 	vpush	{d8-d9}
 8019198:	69c5      	ldr	r5, [r0, #28]
 801919a:	b093      	sub	sp, #76	; 0x4c
 801919c:	ed8d 0b02 	vstr	d0, [sp, #8]
 80191a0:	ec57 6b10 	vmov	r6, r7, d0
 80191a4:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80191a8:	9107      	str	r1, [sp, #28]
 80191aa:	4604      	mov	r4, r0
 80191ac:	920a      	str	r2, [sp, #40]	; 0x28
 80191ae:	930d      	str	r3, [sp, #52]	; 0x34
 80191b0:	b975      	cbnz	r5, 80191d0 <_dtoa_r+0x40>
 80191b2:	2010      	movs	r0, #16
 80191b4:	f7fe fce6 	bl	8017b84 <malloc>
 80191b8:	4602      	mov	r2, r0
 80191ba:	61e0      	str	r0, [r4, #28]
 80191bc:	b920      	cbnz	r0, 80191c8 <_dtoa_r+0x38>
 80191be:	4bae      	ldr	r3, [pc, #696]	; (8019478 <_dtoa_r+0x2e8>)
 80191c0:	21ef      	movs	r1, #239	; 0xef
 80191c2:	48ae      	ldr	r0, [pc, #696]	; (801947c <_dtoa_r+0x2ec>)
 80191c4:	f003 f8fc 	bl	801c3c0 <__assert_func>
 80191c8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80191cc:	6005      	str	r5, [r0, #0]
 80191ce:	60c5      	str	r5, [r0, #12]
 80191d0:	69e3      	ldr	r3, [r4, #28]
 80191d2:	6819      	ldr	r1, [r3, #0]
 80191d4:	b151      	cbz	r1, 80191ec <_dtoa_r+0x5c>
 80191d6:	685a      	ldr	r2, [r3, #4]
 80191d8:	604a      	str	r2, [r1, #4]
 80191da:	2301      	movs	r3, #1
 80191dc:	4093      	lsls	r3, r2
 80191de:	608b      	str	r3, [r1, #8]
 80191e0:	4620      	mov	r0, r4
 80191e2:	f000 fe53 	bl	8019e8c <_Bfree>
 80191e6:	69e3      	ldr	r3, [r4, #28]
 80191e8:	2200      	movs	r2, #0
 80191ea:	601a      	str	r2, [r3, #0]
 80191ec:	1e3b      	subs	r3, r7, #0
 80191ee:	bfbb      	ittet	lt
 80191f0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80191f4:	9303      	strlt	r3, [sp, #12]
 80191f6:	2300      	movge	r3, #0
 80191f8:	2201      	movlt	r2, #1
 80191fa:	bfac      	ite	ge
 80191fc:	f8c8 3000 	strge.w	r3, [r8]
 8019200:	f8c8 2000 	strlt.w	r2, [r8]
 8019204:	4b9e      	ldr	r3, [pc, #632]	; (8019480 <_dtoa_r+0x2f0>)
 8019206:	f8dd 800c 	ldr.w	r8, [sp, #12]
 801920a:	ea33 0308 	bics.w	r3, r3, r8
 801920e:	d11b      	bne.n	8019248 <_dtoa_r+0xb8>
 8019210:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8019212:	f242 730f 	movw	r3, #9999	; 0x270f
 8019216:	6013      	str	r3, [r2, #0]
 8019218:	f3c8 0313 	ubfx	r3, r8, #0, #20
 801921c:	4333      	orrs	r3, r6
 801921e:	f000 8593 	beq.w	8019d48 <_dtoa_r+0xbb8>
 8019222:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8019224:	b963      	cbnz	r3, 8019240 <_dtoa_r+0xb0>
 8019226:	4b97      	ldr	r3, [pc, #604]	; (8019484 <_dtoa_r+0x2f4>)
 8019228:	e027      	b.n	801927a <_dtoa_r+0xea>
 801922a:	4b97      	ldr	r3, [pc, #604]	; (8019488 <_dtoa_r+0x2f8>)
 801922c:	9300      	str	r3, [sp, #0]
 801922e:	3308      	adds	r3, #8
 8019230:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8019232:	6013      	str	r3, [r2, #0]
 8019234:	9800      	ldr	r0, [sp, #0]
 8019236:	b013      	add	sp, #76	; 0x4c
 8019238:	ecbd 8b04 	vpop	{d8-d9}
 801923c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019240:	4b90      	ldr	r3, [pc, #576]	; (8019484 <_dtoa_r+0x2f4>)
 8019242:	9300      	str	r3, [sp, #0]
 8019244:	3303      	adds	r3, #3
 8019246:	e7f3      	b.n	8019230 <_dtoa_r+0xa0>
 8019248:	ed9d 7b02 	vldr	d7, [sp, #8]
 801924c:	2200      	movs	r2, #0
 801924e:	ec51 0b17 	vmov	r0, r1, d7
 8019252:	eeb0 8a47 	vmov.f32	s16, s14
 8019256:	eef0 8a67 	vmov.f32	s17, s15
 801925a:	2300      	movs	r3, #0
 801925c:	f7e7 fc64 	bl	8000b28 <__aeabi_dcmpeq>
 8019260:	4681      	mov	r9, r0
 8019262:	b160      	cbz	r0, 801927e <_dtoa_r+0xee>
 8019264:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8019266:	2301      	movs	r3, #1
 8019268:	6013      	str	r3, [r2, #0]
 801926a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801926c:	2b00      	cmp	r3, #0
 801926e:	f000 8568 	beq.w	8019d42 <_dtoa_r+0xbb2>
 8019272:	4b86      	ldr	r3, [pc, #536]	; (801948c <_dtoa_r+0x2fc>)
 8019274:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8019276:	6013      	str	r3, [r2, #0]
 8019278:	3b01      	subs	r3, #1
 801927a:	9300      	str	r3, [sp, #0]
 801927c:	e7da      	b.n	8019234 <_dtoa_r+0xa4>
 801927e:	aa10      	add	r2, sp, #64	; 0x40
 8019280:	a911      	add	r1, sp, #68	; 0x44
 8019282:	4620      	mov	r0, r4
 8019284:	eeb0 0a48 	vmov.f32	s0, s16
 8019288:	eef0 0a68 	vmov.f32	s1, s17
 801928c:	f001 f99a 	bl	801a5c4 <__d2b>
 8019290:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8019294:	4682      	mov	sl, r0
 8019296:	2d00      	cmp	r5, #0
 8019298:	d07f      	beq.n	801939a <_dtoa_r+0x20a>
 801929a:	ee18 3a90 	vmov	r3, s17
 801929e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80192a2:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 80192a6:	ec51 0b18 	vmov	r0, r1, d8
 80192aa:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80192ae:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80192b2:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 80192b6:	4619      	mov	r1, r3
 80192b8:	2200      	movs	r2, #0
 80192ba:	4b75      	ldr	r3, [pc, #468]	; (8019490 <_dtoa_r+0x300>)
 80192bc:	f7e7 f814 	bl	80002e8 <__aeabi_dsub>
 80192c0:	a367      	add	r3, pc, #412	; (adr r3, 8019460 <_dtoa_r+0x2d0>)
 80192c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80192c6:	f7e7 f9c7 	bl	8000658 <__aeabi_dmul>
 80192ca:	a367      	add	r3, pc, #412	; (adr r3, 8019468 <_dtoa_r+0x2d8>)
 80192cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80192d0:	f7e7 f80c 	bl	80002ec <__adddf3>
 80192d4:	4606      	mov	r6, r0
 80192d6:	4628      	mov	r0, r5
 80192d8:	460f      	mov	r7, r1
 80192da:	f7e7 f953 	bl	8000584 <__aeabi_i2d>
 80192de:	a364      	add	r3, pc, #400	; (adr r3, 8019470 <_dtoa_r+0x2e0>)
 80192e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80192e4:	f7e7 f9b8 	bl	8000658 <__aeabi_dmul>
 80192e8:	4602      	mov	r2, r0
 80192ea:	460b      	mov	r3, r1
 80192ec:	4630      	mov	r0, r6
 80192ee:	4639      	mov	r1, r7
 80192f0:	f7e6 fffc 	bl	80002ec <__adddf3>
 80192f4:	4606      	mov	r6, r0
 80192f6:	460f      	mov	r7, r1
 80192f8:	f7e7 fc5e 	bl	8000bb8 <__aeabi_d2iz>
 80192fc:	2200      	movs	r2, #0
 80192fe:	4683      	mov	fp, r0
 8019300:	2300      	movs	r3, #0
 8019302:	4630      	mov	r0, r6
 8019304:	4639      	mov	r1, r7
 8019306:	f7e7 fc19 	bl	8000b3c <__aeabi_dcmplt>
 801930a:	b148      	cbz	r0, 8019320 <_dtoa_r+0x190>
 801930c:	4658      	mov	r0, fp
 801930e:	f7e7 f939 	bl	8000584 <__aeabi_i2d>
 8019312:	4632      	mov	r2, r6
 8019314:	463b      	mov	r3, r7
 8019316:	f7e7 fc07 	bl	8000b28 <__aeabi_dcmpeq>
 801931a:	b908      	cbnz	r0, 8019320 <_dtoa_r+0x190>
 801931c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8019320:	f1bb 0f16 	cmp.w	fp, #22
 8019324:	d857      	bhi.n	80193d6 <_dtoa_r+0x246>
 8019326:	4b5b      	ldr	r3, [pc, #364]	; (8019494 <_dtoa_r+0x304>)
 8019328:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 801932c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019330:	ec51 0b18 	vmov	r0, r1, d8
 8019334:	f7e7 fc02 	bl	8000b3c <__aeabi_dcmplt>
 8019338:	2800      	cmp	r0, #0
 801933a:	d04e      	beq.n	80193da <_dtoa_r+0x24a>
 801933c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8019340:	2300      	movs	r3, #0
 8019342:	930c      	str	r3, [sp, #48]	; 0x30
 8019344:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8019346:	1b5b      	subs	r3, r3, r5
 8019348:	1e5a      	subs	r2, r3, #1
 801934a:	bf45      	ittet	mi
 801934c:	f1c3 0301 	rsbmi	r3, r3, #1
 8019350:	9305      	strmi	r3, [sp, #20]
 8019352:	2300      	movpl	r3, #0
 8019354:	2300      	movmi	r3, #0
 8019356:	9206      	str	r2, [sp, #24]
 8019358:	bf54      	ite	pl
 801935a:	9305      	strpl	r3, [sp, #20]
 801935c:	9306      	strmi	r3, [sp, #24]
 801935e:	f1bb 0f00 	cmp.w	fp, #0
 8019362:	db3c      	blt.n	80193de <_dtoa_r+0x24e>
 8019364:	9b06      	ldr	r3, [sp, #24]
 8019366:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 801936a:	445b      	add	r3, fp
 801936c:	9306      	str	r3, [sp, #24]
 801936e:	2300      	movs	r3, #0
 8019370:	9308      	str	r3, [sp, #32]
 8019372:	9b07      	ldr	r3, [sp, #28]
 8019374:	2b09      	cmp	r3, #9
 8019376:	d868      	bhi.n	801944a <_dtoa_r+0x2ba>
 8019378:	2b05      	cmp	r3, #5
 801937a:	bfc4      	itt	gt
 801937c:	3b04      	subgt	r3, #4
 801937e:	9307      	strgt	r3, [sp, #28]
 8019380:	9b07      	ldr	r3, [sp, #28]
 8019382:	f1a3 0302 	sub.w	r3, r3, #2
 8019386:	bfcc      	ite	gt
 8019388:	2500      	movgt	r5, #0
 801938a:	2501      	movle	r5, #1
 801938c:	2b03      	cmp	r3, #3
 801938e:	f200 8085 	bhi.w	801949c <_dtoa_r+0x30c>
 8019392:	e8df f003 	tbb	[pc, r3]
 8019396:	3b2e      	.short	0x3b2e
 8019398:	5839      	.short	0x5839
 801939a:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 801939e:	441d      	add	r5, r3
 80193a0:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80193a4:	2b20      	cmp	r3, #32
 80193a6:	bfc1      	itttt	gt
 80193a8:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80193ac:	fa08 f803 	lslgt.w	r8, r8, r3
 80193b0:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 80193b4:	fa26 f303 	lsrgt.w	r3, r6, r3
 80193b8:	bfd6      	itet	le
 80193ba:	f1c3 0320 	rsble	r3, r3, #32
 80193be:	ea48 0003 	orrgt.w	r0, r8, r3
 80193c2:	fa06 f003 	lslle.w	r0, r6, r3
 80193c6:	f7e7 f8cd 	bl	8000564 <__aeabi_ui2d>
 80193ca:	2201      	movs	r2, #1
 80193cc:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 80193d0:	3d01      	subs	r5, #1
 80193d2:	920e      	str	r2, [sp, #56]	; 0x38
 80193d4:	e76f      	b.n	80192b6 <_dtoa_r+0x126>
 80193d6:	2301      	movs	r3, #1
 80193d8:	e7b3      	b.n	8019342 <_dtoa_r+0x1b2>
 80193da:	900c      	str	r0, [sp, #48]	; 0x30
 80193dc:	e7b2      	b.n	8019344 <_dtoa_r+0x1b4>
 80193de:	9b05      	ldr	r3, [sp, #20]
 80193e0:	eba3 030b 	sub.w	r3, r3, fp
 80193e4:	9305      	str	r3, [sp, #20]
 80193e6:	f1cb 0300 	rsb	r3, fp, #0
 80193ea:	9308      	str	r3, [sp, #32]
 80193ec:	2300      	movs	r3, #0
 80193ee:	930b      	str	r3, [sp, #44]	; 0x2c
 80193f0:	e7bf      	b.n	8019372 <_dtoa_r+0x1e2>
 80193f2:	2300      	movs	r3, #0
 80193f4:	9309      	str	r3, [sp, #36]	; 0x24
 80193f6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80193f8:	2b00      	cmp	r3, #0
 80193fa:	dc52      	bgt.n	80194a2 <_dtoa_r+0x312>
 80193fc:	2301      	movs	r3, #1
 80193fe:	9301      	str	r3, [sp, #4]
 8019400:	9304      	str	r3, [sp, #16]
 8019402:	461a      	mov	r2, r3
 8019404:	920a      	str	r2, [sp, #40]	; 0x28
 8019406:	e00b      	b.n	8019420 <_dtoa_r+0x290>
 8019408:	2301      	movs	r3, #1
 801940a:	e7f3      	b.n	80193f4 <_dtoa_r+0x264>
 801940c:	2300      	movs	r3, #0
 801940e:	9309      	str	r3, [sp, #36]	; 0x24
 8019410:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8019412:	445b      	add	r3, fp
 8019414:	9301      	str	r3, [sp, #4]
 8019416:	3301      	adds	r3, #1
 8019418:	2b01      	cmp	r3, #1
 801941a:	9304      	str	r3, [sp, #16]
 801941c:	bfb8      	it	lt
 801941e:	2301      	movlt	r3, #1
 8019420:	69e0      	ldr	r0, [r4, #28]
 8019422:	2100      	movs	r1, #0
 8019424:	2204      	movs	r2, #4
 8019426:	f102 0614 	add.w	r6, r2, #20
 801942a:	429e      	cmp	r6, r3
 801942c:	d93d      	bls.n	80194aa <_dtoa_r+0x31a>
 801942e:	6041      	str	r1, [r0, #4]
 8019430:	4620      	mov	r0, r4
 8019432:	f000 fceb 	bl	8019e0c <_Balloc>
 8019436:	9000      	str	r0, [sp, #0]
 8019438:	2800      	cmp	r0, #0
 801943a:	d139      	bne.n	80194b0 <_dtoa_r+0x320>
 801943c:	4b16      	ldr	r3, [pc, #88]	; (8019498 <_dtoa_r+0x308>)
 801943e:	4602      	mov	r2, r0
 8019440:	f240 11af 	movw	r1, #431	; 0x1af
 8019444:	e6bd      	b.n	80191c2 <_dtoa_r+0x32>
 8019446:	2301      	movs	r3, #1
 8019448:	e7e1      	b.n	801940e <_dtoa_r+0x27e>
 801944a:	2501      	movs	r5, #1
 801944c:	2300      	movs	r3, #0
 801944e:	9307      	str	r3, [sp, #28]
 8019450:	9509      	str	r5, [sp, #36]	; 0x24
 8019452:	f04f 33ff 	mov.w	r3, #4294967295
 8019456:	9301      	str	r3, [sp, #4]
 8019458:	9304      	str	r3, [sp, #16]
 801945a:	2200      	movs	r2, #0
 801945c:	2312      	movs	r3, #18
 801945e:	e7d1      	b.n	8019404 <_dtoa_r+0x274>
 8019460:	636f4361 	.word	0x636f4361
 8019464:	3fd287a7 	.word	0x3fd287a7
 8019468:	8b60c8b3 	.word	0x8b60c8b3
 801946c:	3fc68a28 	.word	0x3fc68a28
 8019470:	509f79fb 	.word	0x509f79fb
 8019474:	3fd34413 	.word	0x3fd34413
 8019478:	0801db44 	.word	0x0801db44
 801947c:	0801db5b 	.word	0x0801db5b
 8019480:	7ff00000 	.word	0x7ff00000
 8019484:	0801db40 	.word	0x0801db40
 8019488:	0801db37 	.word	0x0801db37
 801948c:	0801de99 	.word	0x0801de99
 8019490:	3ff80000 	.word	0x3ff80000
 8019494:	0801dc48 	.word	0x0801dc48
 8019498:	0801dbb3 	.word	0x0801dbb3
 801949c:	2301      	movs	r3, #1
 801949e:	9309      	str	r3, [sp, #36]	; 0x24
 80194a0:	e7d7      	b.n	8019452 <_dtoa_r+0x2c2>
 80194a2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80194a4:	9301      	str	r3, [sp, #4]
 80194a6:	9304      	str	r3, [sp, #16]
 80194a8:	e7ba      	b.n	8019420 <_dtoa_r+0x290>
 80194aa:	3101      	adds	r1, #1
 80194ac:	0052      	lsls	r2, r2, #1
 80194ae:	e7ba      	b.n	8019426 <_dtoa_r+0x296>
 80194b0:	69e3      	ldr	r3, [r4, #28]
 80194b2:	9a00      	ldr	r2, [sp, #0]
 80194b4:	601a      	str	r2, [r3, #0]
 80194b6:	9b04      	ldr	r3, [sp, #16]
 80194b8:	2b0e      	cmp	r3, #14
 80194ba:	f200 80a8 	bhi.w	801960e <_dtoa_r+0x47e>
 80194be:	2d00      	cmp	r5, #0
 80194c0:	f000 80a5 	beq.w	801960e <_dtoa_r+0x47e>
 80194c4:	f1bb 0f00 	cmp.w	fp, #0
 80194c8:	dd38      	ble.n	801953c <_dtoa_r+0x3ac>
 80194ca:	4bc0      	ldr	r3, [pc, #768]	; (80197cc <_dtoa_r+0x63c>)
 80194cc:	f00b 020f 	and.w	r2, fp, #15
 80194d0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80194d4:	f41b 7f80 	tst.w	fp, #256	; 0x100
 80194d8:	e9d3 6700 	ldrd	r6, r7, [r3]
 80194dc:	ea4f 182b 	mov.w	r8, fp, asr #4
 80194e0:	d019      	beq.n	8019516 <_dtoa_r+0x386>
 80194e2:	4bbb      	ldr	r3, [pc, #748]	; (80197d0 <_dtoa_r+0x640>)
 80194e4:	ec51 0b18 	vmov	r0, r1, d8
 80194e8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80194ec:	f7e7 f9de 	bl	80008ac <__aeabi_ddiv>
 80194f0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80194f4:	f008 080f 	and.w	r8, r8, #15
 80194f8:	2503      	movs	r5, #3
 80194fa:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 80197d0 <_dtoa_r+0x640>
 80194fe:	f1b8 0f00 	cmp.w	r8, #0
 8019502:	d10a      	bne.n	801951a <_dtoa_r+0x38a>
 8019504:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8019508:	4632      	mov	r2, r6
 801950a:	463b      	mov	r3, r7
 801950c:	f7e7 f9ce 	bl	80008ac <__aeabi_ddiv>
 8019510:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8019514:	e02b      	b.n	801956e <_dtoa_r+0x3de>
 8019516:	2502      	movs	r5, #2
 8019518:	e7ef      	b.n	80194fa <_dtoa_r+0x36a>
 801951a:	f018 0f01 	tst.w	r8, #1
 801951e:	d008      	beq.n	8019532 <_dtoa_r+0x3a2>
 8019520:	4630      	mov	r0, r6
 8019522:	4639      	mov	r1, r7
 8019524:	e9d9 2300 	ldrd	r2, r3, [r9]
 8019528:	f7e7 f896 	bl	8000658 <__aeabi_dmul>
 801952c:	3501      	adds	r5, #1
 801952e:	4606      	mov	r6, r0
 8019530:	460f      	mov	r7, r1
 8019532:	ea4f 0868 	mov.w	r8, r8, asr #1
 8019536:	f109 0908 	add.w	r9, r9, #8
 801953a:	e7e0      	b.n	80194fe <_dtoa_r+0x36e>
 801953c:	f000 809f 	beq.w	801967e <_dtoa_r+0x4ee>
 8019540:	f1cb 0600 	rsb	r6, fp, #0
 8019544:	4ba1      	ldr	r3, [pc, #644]	; (80197cc <_dtoa_r+0x63c>)
 8019546:	4fa2      	ldr	r7, [pc, #648]	; (80197d0 <_dtoa_r+0x640>)
 8019548:	f006 020f 	and.w	r2, r6, #15
 801954c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8019550:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019554:	ec51 0b18 	vmov	r0, r1, d8
 8019558:	f7e7 f87e 	bl	8000658 <__aeabi_dmul>
 801955c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8019560:	1136      	asrs	r6, r6, #4
 8019562:	2300      	movs	r3, #0
 8019564:	2502      	movs	r5, #2
 8019566:	2e00      	cmp	r6, #0
 8019568:	d17e      	bne.n	8019668 <_dtoa_r+0x4d8>
 801956a:	2b00      	cmp	r3, #0
 801956c:	d1d0      	bne.n	8019510 <_dtoa_r+0x380>
 801956e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8019570:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8019574:	2b00      	cmp	r3, #0
 8019576:	f000 8084 	beq.w	8019682 <_dtoa_r+0x4f2>
 801957a:	4b96      	ldr	r3, [pc, #600]	; (80197d4 <_dtoa_r+0x644>)
 801957c:	2200      	movs	r2, #0
 801957e:	4640      	mov	r0, r8
 8019580:	4649      	mov	r1, r9
 8019582:	f7e7 fadb 	bl	8000b3c <__aeabi_dcmplt>
 8019586:	2800      	cmp	r0, #0
 8019588:	d07b      	beq.n	8019682 <_dtoa_r+0x4f2>
 801958a:	9b04      	ldr	r3, [sp, #16]
 801958c:	2b00      	cmp	r3, #0
 801958e:	d078      	beq.n	8019682 <_dtoa_r+0x4f2>
 8019590:	9b01      	ldr	r3, [sp, #4]
 8019592:	2b00      	cmp	r3, #0
 8019594:	dd39      	ble.n	801960a <_dtoa_r+0x47a>
 8019596:	4b90      	ldr	r3, [pc, #576]	; (80197d8 <_dtoa_r+0x648>)
 8019598:	2200      	movs	r2, #0
 801959a:	4640      	mov	r0, r8
 801959c:	4649      	mov	r1, r9
 801959e:	f7e7 f85b 	bl	8000658 <__aeabi_dmul>
 80195a2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80195a6:	9e01      	ldr	r6, [sp, #4]
 80195a8:	f10b 37ff 	add.w	r7, fp, #4294967295
 80195ac:	3501      	adds	r5, #1
 80195ae:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80195b2:	4628      	mov	r0, r5
 80195b4:	f7e6 ffe6 	bl	8000584 <__aeabi_i2d>
 80195b8:	4642      	mov	r2, r8
 80195ba:	464b      	mov	r3, r9
 80195bc:	f7e7 f84c 	bl	8000658 <__aeabi_dmul>
 80195c0:	4b86      	ldr	r3, [pc, #536]	; (80197dc <_dtoa_r+0x64c>)
 80195c2:	2200      	movs	r2, #0
 80195c4:	f7e6 fe92 	bl	80002ec <__adddf3>
 80195c8:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 80195cc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80195d0:	9303      	str	r3, [sp, #12]
 80195d2:	2e00      	cmp	r6, #0
 80195d4:	d158      	bne.n	8019688 <_dtoa_r+0x4f8>
 80195d6:	4b82      	ldr	r3, [pc, #520]	; (80197e0 <_dtoa_r+0x650>)
 80195d8:	2200      	movs	r2, #0
 80195da:	4640      	mov	r0, r8
 80195dc:	4649      	mov	r1, r9
 80195de:	f7e6 fe83 	bl	80002e8 <__aeabi_dsub>
 80195e2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80195e6:	4680      	mov	r8, r0
 80195e8:	4689      	mov	r9, r1
 80195ea:	f7e7 fac5 	bl	8000b78 <__aeabi_dcmpgt>
 80195ee:	2800      	cmp	r0, #0
 80195f0:	f040 8296 	bne.w	8019b20 <_dtoa_r+0x990>
 80195f4:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 80195f8:	4640      	mov	r0, r8
 80195fa:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80195fe:	4649      	mov	r1, r9
 8019600:	f7e7 fa9c 	bl	8000b3c <__aeabi_dcmplt>
 8019604:	2800      	cmp	r0, #0
 8019606:	f040 8289 	bne.w	8019b1c <_dtoa_r+0x98c>
 801960a:	ed8d 8b02 	vstr	d8, [sp, #8]
 801960e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8019610:	2b00      	cmp	r3, #0
 8019612:	f2c0 814e 	blt.w	80198b2 <_dtoa_r+0x722>
 8019616:	f1bb 0f0e 	cmp.w	fp, #14
 801961a:	f300 814a 	bgt.w	80198b2 <_dtoa_r+0x722>
 801961e:	4b6b      	ldr	r3, [pc, #428]	; (80197cc <_dtoa_r+0x63c>)
 8019620:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8019624:	e9d3 8900 	ldrd	r8, r9, [r3]
 8019628:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801962a:	2b00      	cmp	r3, #0
 801962c:	f280 80dc 	bge.w	80197e8 <_dtoa_r+0x658>
 8019630:	9b04      	ldr	r3, [sp, #16]
 8019632:	2b00      	cmp	r3, #0
 8019634:	f300 80d8 	bgt.w	80197e8 <_dtoa_r+0x658>
 8019638:	f040 826f 	bne.w	8019b1a <_dtoa_r+0x98a>
 801963c:	4b68      	ldr	r3, [pc, #416]	; (80197e0 <_dtoa_r+0x650>)
 801963e:	2200      	movs	r2, #0
 8019640:	4640      	mov	r0, r8
 8019642:	4649      	mov	r1, r9
 8019644:	f7e7 f808 	bl	8000658 <__aeabi_dmul>
 8019648:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801964c:	f7e7 fa8a 	bl	8000b64 <__aeabi_dcmpge>
 8019650:	9e04      	ldr	r6, [sp, #16]
 8019652:	4637      	mov	r7, r6
 8019654:	2800      	cmp	r0, #0
 8019656:	f040 8245 	bne.w	8019ae4 <_dtoa_r+0x954>
 801965a:	9d00      	ldr	r5, [sp, #0]
 801965c:	2331      	movs	r3, #49	; 0x31
 801965e:	f805 3b01 	strb.w	r3, [r5], #1
 8019662:	f10b 0b01 	add.w	fp, fp, #1
 8019666:	e241      	b.n	8019aec <_dtoa_r+0x95c>
 8019668:	07f2      	lsls	r2, r6, #31
 801966a:	d505      	bpl.n	8019678 <_dtoa_r+0x4e8>
 801966c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8019670:	f7e6 fff2 	bl	8000658 <__aeabi_dmul>
 8019674:	3501      	adds	r5, #1
 8019676:	2301      	movs	r3, #1
 8019678:	1076      	asrs	r6, r6, #1
 801967a:	3708      	adds	r7, #8
 801967c:	e773      	b.n	8019566 <_dtoa_r+0x3d6>
 801967e:	2502      	movs	r5, #2
 8019680:	e775      	b.n	801956e <_dtoa_r+0x3de>
 8019682:	9e04      	ldr	r6, [sp, #16]
 8019684:	465f      	mov	r7, fp
 8019686:	e792      	b.n	80195ae <_dtoa_r+0x41e>
 8019688:	9900      	ldr	r1, [sp, #0]
 801968a:	4b50      	ldr	r3, [pc, #320]	; (80197cc <_dtoa_r+0x63c>)
 801968c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8019690:	4431      	add	r1, r6
 8019692:	9102      	str	r1, [sp, #8]
 8019694:	9909      	ldr	r1, [sp, #36]	; 0x24
 8019696:	eeb0 9a47 	vmov.f32	s18, s14
 801969a:	eef0 9a67 	vmov.f32	s19, s15
 801969e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80196a2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80196a6:	2900      	cmp	r1, #0
 80196a8:	d044      	beq.n	8019734 <_dtoa_r+0x5a4>
 80196aa:	494e      	ldr	r1, [pc, #312]	; (80197e4 <_dtoa_r+0x654>)
 80196ac:	2000      	movs	r0, #0
 80196ae:	f7e7 f8fd 	bl	80008ac <__aeabi_ddiv>
 80196b2:	ec53 2b19 	vmov	r2, r3, d9
 80196b6:	f7e6 fe17 	bl	80002e8 <__aeabi_dsub>
 80196ba:	9d00      	ldr	r5, [sp, #0]
 80196bc:	ec41 0b19 	vmov	d9, r0, r1
 80196c0:	4649      	mov	r1, r9
 80196c2:	4640      	mov	r0, r8
 80196c4:	f7e7 fa78 	bl	8000bb8 <__aeabi_d2iz>
 80196c8:	4606      	mov	r6, r0
 80196ca:	f7e6 ff5b 	bl	8000584 <__aeabi_i2d>
 80196ce:	4602      	mov	r2, r0
 80196d0:	460b      	mov	r3, r1
 80196d2:	4640      	mov	r0, r8
 80196d4:	4649      	mov	r1, r9
 80196d6:	f7e6 fe07 	bl	80002e8 <__aeabi_dsub>
 80196da:	3630      	adds	r6, #48	; 0x30
 80196dc:	f805 6b01 	strb.w	r6, [r5], #1
 80196e0:	ec53 2b19 	vmov	r2, r3, d9
 80196e4:	4680      	mov	r8, r0
 80196e6:	4689      	mov	r9, r1
 80196e8:	f7e7 fa28 	bl	8000b3c <__aeabi_dcmplt>
 80196ec:	2800      	cmp	r0, #0
 80196ee:	d164      	bne.n	80197ba <_dtoa_r+0x62a>
 80196f0:	4642      	mov	r2, r8
 80196f2:	464b      	mov	r3, r9
 80196f4:	4937      	ldr	r1, [pc, #220]	; (80197d4 <_dtoa_r+0x644>)
 80196f6:	2000      	movs	r0, #0
 80196f8:	f7e6 fdf6 	bl	80002e8 <__aeabi_dsub>
 80196fc:	ec53 2b19 	vmov	r2, r3, d9
 8019700:	f7e7 fa1c 	bl	8000b3c <__aeabi_dcmplt>
 8019704:	2800      	cmp	r0, #0
 8019706:	f040 80b6 	bne.w	8019876 <_dtoa_r+0x6e6>
 801970a:	9b02      	ldr	r3, [sp, #8]
 801970c:	429d      	cmp	r5, r3
 801970e:	f43f af7c 	beq.w	801960a <_dtoa_r+0x47a>
 8019712:	4b31      	ldr	r3, [pc, #196]	; (80197d8 <_dtoa_r+0x648>)
 8019714:	ec51 0b19 	vmov	r0, r1, d9
 8019718:	2200      	movs	r2, #0
 801971a:	f7e6 ff9d 	bl	8000658 <__aeabi_dmul>
 801971e:	4b2e      	ldr	r3, [pc, #184]	; (80197d8 <_dtoa_r+0x648>)
 8019720:	ec41 0b19 	vmov	d9, r0, r1
 8019724:	2200      	movs	r2, #0
 8019726:	4640      	mov	r0, r8
 8019728:	4649      	mov	r1, r9
 801972a:	f7e6 ff95 	bl	8000658 <__aeabi_dmul>
 801972e:	4680      	mov	r8, r0
 8019730:	4689      	mov	r9, r1
 8019732:	e7c5      	b.n	80196c0 <_dtoa_r+0x530>
 8019734:	ec51 0b17 	vmov	r0, r1, d7
 8019738:	f7e6 ff8e 	bl	8000658 <__aeabi_dmul>
 801973c:	9b02      	ldr	r3, [sp, #8]
 801973e:	9d00      	ldr	r5, [sp, #0]
 8019740:	930f      	str	r3, [sp, #60]	; 0x3c
 8019742:	ec41 0b19 	vmov	d9, r0, r1
 8019746:	4649      	mov	r1, r9
 8019748:	4640      	mov	r0, r8
 801974a:	f7e7 fa35 	bl	8000bb8 <__aeabi_d2iz>
 801974e:	4606      	mov	r6, r0
 8019750:	f7e6 ff18 	bl	8000584 <__aeabi_i2d>
 8019754:	3630      	adds	r6, #48	; 0x30
 8019756:	4602      	mov	r2, r0
 8019758:	460b      	mov	r3, r1
 801975a:	4640      	mov	r0, r8
 801975c:	4649      	mov	r1, r9
 801975e:	f7e6 fdc3 	bl	80002e8 <__aeabi_dsub>
 8019762:	f805 6b01 	strb.w	r6, [r5], #1
 8019766:	9b02      	ldr	r3, [sp, #8]
 8019768:	429d      	cmp	r5, r3
 801976a:	4680      	mov	r8, r0
 801976c:	4689      	mov	r9, r1
 801976e:	f04f 0200 	mov.w	r2, #0
 8019772:	d124      	bne.n	80197be <_dtoa_r+0x62e>
 8019774:	4b1b      	ldr	r3, [pc, #108]	; (80197e4 <_dtoa_r+0x654>)
 8019776:	ec51 0b19 	vmov	r0, r1, d9
 801977a:	f7e6 fdb7 	bl	80002ec <__adddf3>
 801977e:	4602      	mov	r2, r0
 8019780:	460b      	mov	r3, r1
 8019782:	4640      	mov	r0, r8
 8019784:	4649      	mov	r1, r9
 8019786:	f7e7 f9f7 	bl	8000b78 <__aeabi_dcmpgt>
 801978a:	2800      	cmp	r0, #0
 801978c:	d173      	bne.n	8019876 <_dtoa_r+0x6e6>
 801978e:	ec53 2b19 	vmov	r2, r3, d9
 8019792:	4914      	ldr	r1, [pc, #80]	; (80197e4 <_dtoa_r+0x654>)
 8019794:	2000      	movs	r0, #0
 8019796:	f7e6 fda7 	bl	80002e8 <__aeabi_dsub>
 801979a:	4602      	mov	r2, r0
 801979c:	460b      	mov	r3, r1
 801979e:	4640      	mov	r0, r8
 80197a0:	4649      	mov	r1, r9
 80197a2:	f7e7 f9cb 	bl	8000b3c <__aeabi_dcmplt>
 80197a6:	2800      	cmp	r0, #0
 80197a8:	f43f af2f 	beq.w	801960a <_dtoa_r+0x47a>
 80197ac:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80197ae:	1e6b      	subs	r3, r5, #1
 80197b0:	930f      	str	r3, [sp, #60]	; 0x3c
 80197b2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80197b6:	2b30      	cmp	r3, #48	; 0x30
 80197b8:	d0f8      	beq.n	80197ac <_dtoa_r+0x61c>
 80197ba:	46bb      	mov	fp, r7
 80197bc:	e04a      	b.n	8019854 <_dtoa_r+0x6c4>
 80197be:	4b06      	ldr	r3, [pc, #24]	; (80197d8 <_dtoa_r+0x648>)
 80197c0:	f7e6 ff4a 	bl	8000658 <__aeabi_dmul>
 80197c4:	4680      	mov	r8, r0
 80197c6:	4689      	mov	r9, r1
 80197c8:	e7bd      	b.n	8019746 <_dtoa_r+0x5b6>
 80197ca:	bf00      	nop
 80197cc:	0801dc48 	.word	0x0801dc48
 80197d0:	0801dc20 	.word	0x0801dc20
 80197d4:	3ff00000 	.word	0x3ff00000
 80197d8:	40240000 	.word	0x40240000
 80197dc:	401c0000 	.word	0x401c0000
 80197e0:	40140000 	.word	0x40140000
 80197e4:	3fe00000 	.word	0x3fe00000
 80197e8:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80197ec:	9d00      	ldr	r5, [sp, #0]
 80197ee:	4642      	mov	r2, r8
 80197f0:	464b      	mov	r3, r9
 80197f2:	4630      	mov	r0, r6
 80197f4:	4639      	mov	r1, r7
 80197f6:	f7e7 f859 	bl	80008ac <__aeabi_ddiv>
 80197fa:	f7e7 f9dd 	bl	8000bb8 <__aeabi_d2iz>
 80197fe:	9001      	str	r0, [sp, #4]
 8019800:	f7e6 fec0 	bl	8000584 <__aeabi_i2d>
 8019804:	4642      	mov	r2, r8
 8019806:	464b      	mov	r3, r9
 8019808:	f7e6 ff26 	bl	8000658 <__aeabi_dmul>
 801980c:	4602      	mov	r2, r0
 801980e:	460b      	mov	r3, r1
 8019810:	4630      	mov	r0, r6
 8019812:	4639      	mov	r1, r7
 8019814:	f7e6 fd68 	bl	80002e8 <__aeabi_dsub>
 8019818:	9e01      	ldr	r6, [sp, #4]
 801981a:	9f04      	ldr	r7, [sp, #16]
 801981c:	3630      	adds	r6, #48	; 0x30
 801981e:	f805 6b01 	strb.w	r6, [r5], #1
 8019822:	9e00      	ldr	r6, [sp, #0]
 8019824:	1bae      	subs	r6, r5, r6
 8019826:	42b7      	cmp	r7, r6
 8019828:	4602      	mov	r2, r0
 801982a:	460b      	mov	r3, r1
 801982c:	d134      	bne.n	8019898 <_dtoa_r+0x708>
 801982e:	f7e6 fd5d 	bl	80002ec <__adddf3>
 8019832:	4642      	mov	r2, r8
 8019834:	464b      	mov	r3, r9
 8019836:	4606      	mov	r6, r0
 8019838:	460f      	mov	r7, r1
 801983a:	f7e7 f99d 	bl	8000b78 <__aeabi_dcmpgt>
 801983e:	b9c8      	cbnz	r0, 8019874 <_dtoa_r+0x6e4>
 8019840:	4642      	mov	r2, r8
 8019842:	464b      	mov	r3, r9
 8019844:	4630      	mov	r0, r6
 8019846:	4639      	mov	r1, r7
 8019848:	f7e7 f96e 	bl	8000b28 <__aeabi_dcmpeq>
 801984c:	b110      	cbz	r0, 8019854 <_dtoa_r+0x6c4>
 801984e:	9b01      	ldr	r3, [sp, #4]
 8019850:	07db      	lsls	r3, r3, #31
 8019852:	d40f      	bmi.n	8019874 <_dtoa_r+0x6e4>
 8019854:	4651      	mov	r1, sl
 8019856:	4620      	mov	r0, r4
 8019858:	f000 fb18 	bl	8019e8c <_Bfree>
 801985c:	2300      	movs	r3, #0
 801985e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8019860:	702b      	strb	r3, [r5, #0]
 8019862:	f10b 0301 	add.w	r3, fp, #1
 8019866:	6013      	str	r3, [r2, #0]
 8019868:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801986a:	2b00      	cmp	r3, #0
 801986c:	f43f ace2 	beq.w	8019234 <_dtoa_r+0xa4>
 8019870:	601d      	str	r5, [r3, #0]
 8019872:	e4df      	b.n	8019234 <_dtoa_r+0xa4>
 8019874:	465f      	mov	r7, fp
 8019876:	462b      	mov	r3, r5
 8019878:	461d      	mov	r5, r3
 801987a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801987e:	2a39      	cmp	r2, #57	; 0x39
 8019880:	d106      	bne.n	8019890 <_dtoa_r+0x700>
 8019882:	9a00      	ldr	r2, [sp, #0]
 8019884:	429a      	cmp	r2, r3
 8019886:	d1f7      	bne.n	8019878 <_dtoa_r+0x6e8>
 8019888:	9900      	ldr	r1, [sp, #0]
 801988a:	2230      	movs	r2, #48	; 0x30
 801988c:	3701      	adds	r7, #1
 801988e:	700a      	strb	r2, [r1, #0]
 8019890:	781a      	ldrb	r2, [r3, #0]
 8019892:	3201      	adds	r2, #1
 8019894:	701a      	strb	r2, [r3, #0]
 8019896:	e790      	b.n	80197ba <_dtoa_r+0x62a>
 8019898:	4ba3      	ldr	r3, [pc, #652]	; (8019b28 <_dtoa_r+0x998>)
 801989a:	2200      	movs	r2, #0
 801989c:	f7e6 fedc 	bl	8000658 <__aeabi_dmul>
 80198a0:	2200      	movs	r2, #0
 80198a2:	2300      	movs	r3, #0
 80198a4:	4606      	mov	r6, r0
 80198a6:	460f      	mov	r7, r1
 80198a8:	f7e7 f93e 	bl	8000b28 <__aeabi_dcmpeq>
 80198ac:	2800      	cmp	r0, #0
 80198ae:	d09e      	beq.n	80197ee <_dtoa_r+0x65e>
 80198b0:	e7d0      	b.n	8019854 <_dtoa_r+0x6c4>
 80198b2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80198b4:	2a00      	cmp	r2, #0
 80198b6:	f000 80ca 	beq.w	8019a4e <_dtoa_r+0x8be>
 80198ba:	9a07      	ldr	r2, [sp, #28]
 80198bc:	2a01      	cmp	r2, #1
 80198be:	f300 80ad 	bgt.w	8019a1c <_dtoa_r+0x88c>
 80198c2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80198c4:	2a00      	cmp	r2, #0
 80198c6:	f000 80a5 	beq.w	8019a14 <_dtoa_r+0x884>
 80198ca:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80198ce:	9e08      	ldr	r6, [sp, #32]
 80198d0:	9d05      	ldr	r5, [sp, #20]
 80198d2:	9a05      	ldr	r2, [sp, #20]
 80198d4:	441a      	add	r2, r3
 80198d6:	9205      	str	r2, [sp, #20]
 80198d8:	9a06      	ldr	r2, [sp, #24]
 80198da:	2101      	movs	r1, #1
 80198dc:	441a      	add	r2, r3
 80198de:	4620      	mov	r0, r4
 80198e0:	9206      	str	r2, [sp, #24]
 80198e2:	f000 fbd3 	bl	801a08c <__i2b>
 80198e6:	4607      	mov	r7, r0
 80198e8:	b165      	cbz	r5, 8019904 <_dtoa_r+0x774>
 80198ea:	9b06      	ldr	r3, [sp, #24]
 80198ec:	2b00      	cmp	r3, #0
 80198ee:	dd09      	ble.n	8019904 <_dtoa_r+0x774>
 80198f0:	42ab      	cmp	r3, r5
 80198f2:	9a05      	ldr	r2, [sp, #20]
 80198f4:	bfa8      	it	ge
 80198f6:	462b      	movge	r3, r5
 80198f8:	1ad2      	subs	r2, r2, r3
 80198fa:	9205      	str	r2, [sp, #20]
 80198fc:	9a06      	ldr	r2, [sp, #24]
 80198fe:	1aed      	subs	r5, r5, r3
 8019900:	1ad3      	subs	r3, r2, r3
 8019902:	9306      	str	r3, [sp, #24]
 8019904:	9b08      	ldr	r3, [sp, #32]
 8019906:	b1f3      	cbz	r3, 8019946 <_dtoa_r+0x7b6>
 8019908:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801990a:	2b00      	cmp	r3, #0
 801990c:	f000 80a3 	beq.w	8019a56 <_dtoa_r+0x8c6>
 8019910:	2e00      	cmp	r6, #0
 8019912:	dd10      	ble.n	8019936 <_dtoa_r+0x7a6>
 8019914:	4639      	mov	r1, r7
 8019916:	4632      	mov	r2, r6
 8019918:	4620      	mov	r0, r4
 801991a:	f000 fc77 	bl	801a20c <__pow5mult>
 801991e:	4652      	mov	r2, sl
 8019920:	4601      	mov	r1, r0
 8019922:	4607      	mov	r7, r0
 8019924:	4620      	mov	r0, r4
 8019926:	f000 fbc7 	bl	801a0b8 <__multiply>
 801992a:	4651      	mov	r1, sl
 801992c:	4680      	mov	r8, r0
 801992e:	4620      	mov	r0, r4
 8019930:	f000 faac 	bl	8019e8c <_Bfree>
 8019934:	46c2      	mov	sl, r8
 8019936:	9b08      	ldr	r3, [sp, #32]
 8019938:	1b9a      	subs	r2, r3, r6
 801993a:	d004      	beq.n	8019946 <_dtoa_r+0x7b6>
 801993c:	4651      	mov	r1, sl
 801993e:	4620      	mov	r0, r4
 8019940:	f000 fc64 	bl	801a20c <__pow5mult>
 8019944:	4682      	mov	sl, r0
 8019946:	2101      	movs	r1, #1
 8019948:	4620      	mov	r0, r4
 801994a:	f000 fb9f 	bl	801a08c <__i2b>
 801994e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8019950:	2b00      	cmp	r3, #0
 8019952:	4606      	mov	r6, r0
 8019954:	f340 8081 	ble.w	8019a5a <_dtoa_r+0x8ca>
 8019958:	461a      	mov	r2, r3
 801995a:	4601      	mov	r1, r0
 801995c:	4620      	mov	r0, r4
 801995e:	f000 fc55 	bl	801a20c <__pow5mult>
 8019962:	9b07      	ldr	r3, [sp, #28]
 8019964:	2b01      	cmp	r3, #1
 8019966:	4606      	mov	r6, r0
 8019968:	dd7a      	ble.n	8019a60 <_dtoa_r+0x8d0>
 801996a:	f04f 0800 	mov.w	r8, #0
 801996e:	6933      	ldr	r3, [r6, #16]
 8019970:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8019974:	6918      	ldr	r0, [r3, #16]
 8019976:	f000 fb3b 	bl	8019ff0 <__hi0bits>
 801997a:	f1c0 0020 	rsb	r0, r0, #32
 801997e:	9b06      	ldr	r3, [sp, #24]
 8019980:	4418      	add	r0, r3
 8019982:	f010 001f 	ands.w	r0, r0, #31
 8019986:	f000 8094 	beq.w	8019ab2 <_dtoa_r+0x922>
 801998a:	f1c0 0320 	rsb	r3, r0, #32
 801998e:	2b04      	cmp	r3, #4
 8019990:	f340 8085 	ble.w	8019a9e <_dtoa_r+0x90e>
 8019994:	9b05      	ldr	r3, [sp, #20]
 8019996:	f1c0 001c 	rsb	r0, r0, #28
 801999a:	4403      	add	r3, r0
 801999c:	9305      	str	r3, [sp, #20]
 801999e:	9b06      	ldr	r3, [sp, #24]
 80199a0:	4403      	add	r3, r0
 80199a2:	4405      	add	r5, r0
 80199a4:	9306      	str	r3, [sp, #24]
 80199a6:	9b05      	ldr	r3, [sp, #20]
 80199a8:	2b00      	cmp	r3, #0
 80199aa:	dd05      	ble.n	80199b8 <_dtoa_r+0x828>
 80199ac:	4651      	mov	r1, sl
 80199ae:	461a      	mov	r2, r3
 80199b0:	4620      	mov	r0, r4
 80199b2:	f000 fc85 	bl	801a2c0 <__lshift>
 80199b6:	4682      	mov	sl, r0
 80199b8:	9b06      	ldr	r3, [sp, #24]
 80199ba:	2b00      	cmp	r3, #0
 80199bc:	dd05      	ble.n	80199ca <_dtoa_r+0x83a>
 80199be:	4631      	mov	r1, r6
 80199c0:	461a      	mov	r2, r3
 80199c2:	4620      	mov	r0, r4
 80199c4:	f000 fc7c 	bl	801a2c0 <__lshift>
 80199c8:	4606      	mov	r6, r0
 80199ca:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80199cc:	2b00      	cmp	r3, #0
 80199ce:	d072      	beq.n	8019ab6 <_dtoa_r+0x926>
 80199d0:	4631      	mov	r1, r6
 80199d2:	4650      	mov	r0, sl
 80199d4:	f000 fce0 	bl	801a398 <__mcmp>
 80199d8:	2800      	cmp	r0, #0
 80199da:	da6c      	bge.n	8019ab6 <_dtoa_r+0x926>
 80199dc:	2300      	movs	r3, #0
 80199de:	4651      	mov	r1, sl
 80199e0:	220a      	movs	r2, #10
 80199e2:	4620      	mov	r0, r4
 80199e4:	f000 fa74 	bl	8019ed0 <__multadd>
 80199e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80199ea:	f10b 3bff 	add.w	fp, fp, #4294967295
 80199ee:	4682      	mov	sl, r0
 80199f0:	2b00      	cmp	r3, #0
 80199f2:	f000 81b0 	beq.w	8019d56 <_dtoa_r+0xbc6>
 80199f6:	2300      	movs	r3, #0
 80199f8:	4639      	mov	r1, r7
 80199fa:	220a      	movs	r2, #10
 80199fc:	4620      	mov	r0, r4
 80199fe:	f000 fa67 	bl	8019ed0 <__multadd>
 8019a02:	9b01      	ldr	r3, [sp, #4]
 8019a04:	2b00      	cmp	r3, #0
 8019a06:	4607      	mov	r7, r0
 8019a08:	f300 8096 	bgt.w	8019b38 <_dtoa_r+0x9a8>
 8019a0c:	9b07      	ldr	r3, [sp, #28]
 8019a0e:	2b02      	cmp	r3, #2
 8019a10:	dc59      	bgt.n	8019ac6 <_dtoa_r+0x936>
 8019a12:	e091      	b.n	8019b38 <_dtoa_r+0x9a8>
 8019a14:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8019a16:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8019a1a:	e758      	b.n	80198ce <_dtoa_r+0x73e>
 8019a1c:	9b04      	ldr	r3, [sp, #16]
 8019a1e:	1e5e      	subs	r6, r3, #1
 8019a20:	9b08      	ldr	r3, [sp, #32]
 8019a22:	42b3      	cmp	r3, r6
 8019a24:	bfbf      	itttt	lt
 8019a26:	9b08      	ldrlt	r3, [sp, #32]
 8019a28:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 8019a2a:	9608      	strlt	r6, [sp, #32]
 8019a2c:	1af3      	sublt	r3, r6, r3
 8019a2e:	bfb4      	ite	lt
 8019a30:	18d2      	addlt	r2, r2, r3
 8019a32:	1b9e      	subge	r6, r3, r6
 8019a34:	9b04      	ldr	r3, [sp, #16]
 8019a36:	bfbc      	itt	lt
 8019a38:	920b      	strlt	r2, [sp, #44]	; 0x2c
 8019a3a:	2600      	movlt	r6, #0
 8019a3c:	2b00      	cmp	r3, #0
 8019a3e:	bfb7      	itett	lt
 8019a40:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 8019a44:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8019a48:	1a9d      	sublt	r5, r3, r2
 8019a4a:	2300      	movlt	r3, #0
 8019a4c:	e741      	b.n	80198d2 <_dtoa_r+0x742>
 8019a4e:	9e08      	ldr	r6, [sp, #32]
 8019a50:	9d05      	ldr	r5, [sp, #20]
 8019a52:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8019a54:	e748      	b.n	80198e8 <_dtoa_r+0x758>
 8019a56:	9a08      	ldr	r2, [sp, #32]
 8019a58:	e770      	b.n	801993c <_dtoa_r+0x7ac>
 8019a5a:	9b07      	ldr	r3, [sp, #28]
 8019a5c:	2b01      	cmp	r3, #1
 8019a5e:	dc19      	bgt.n	8019a94 <_dtoa_r+0x904>
 8019a60:	9b02      	ldr	r3, [sp, #8]
 8019a62:	b9bb      	cbnz	r3, 8019a94 <_dtoa_r+0x904>
 8019a64:	9b03      	ldr	r3, [sp, #12]
 8019a66:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8019a6a:	b99b      	cbnz	r3, 8019a94 <_dtoa_r+0x904>
 8019a6c:	9b03      	ldr	r3, [sp, #12]
 8019a6e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8019a72:	0d1b      	lsrs	r3, r3, #20
 8019a74:	051b      	lsls	r3, r3, #20
 8019a76:	b183      	cbz	r3, 8019a9a <_dtoa_r+0x90a>
 8019a78:	9b05      	ldr	r3, [sp, #20]
 8019a7a:	3301      	adds	r3, #1
 8019a7c:	9305      	str	r3, [sp, #20]
 8019a7e:	9b06      	ldr	r3, [sp, #24]
 8019a80:	3301      	adds	r3, #1
 8019a82:	9306      	str	r3, [sp, #24]
 8019a84:	f04f 0801 	mov.w	r8, #1
 8019a88:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8019a8a:	2b00      	cmp	r3, #0
 8019a8c:	f47f af6f 	bne.w	801996e <_dtoa_r+0x7de>
 8019a90:	2001      	movs	r0, #1
 8019a92:	e774      	b.n	801997e <_dtoa_r+0x7ee>
 8019a94:	f04f 0800 	mov.w	r8, #0
 8019a98:	e7f6      	b.n	8019a88 <_dtoa_r+0x8f8>
 8019a9a:	4698      	mov	r8, r3
 8019a9c:	e7f4      	b.n	8019a88 <_dtoa_r+0x8f8>
 8019a9e:	d082      	beq.n	80199a6 <_dtoa_r+0x816>
 8019aa0:	9a05      	ldr	r2, [sp, #20]
 8019aa2:	331c      	adds	r3, #28
 8019aa4:	441a      	add	r2, r3
 8019aa6:	9205      	str	r2, [sp, #20]
 8019aa8:	9a06      	ldr	r2, [sp, #24]
 8019aaa:	441a      	add	r2, r3
 8019aac:	441d      	add	r5, r3
 8019aae:	9206      	str	r2, [sp, #24]
 8019ab0:	e779      	b.n	80199a6 <_dtoa_r+0x816>
 8019ab2:	4603      	mov	r3, r0
 8019ab4:	e7f4      	b.n	8019aa0 <_dtoa_r+0x910>
 8019ab6:	9b04      	ldr	r3, [sp, #16]
 8019ab8:	2b00      	cmp	r3, #0
 8019aba:	dc37      	bgt.n	8019b2c <_dtoa_r+0x99c>
 8019abc:	9b07      	ldr	r3, [sp, #28]
 8019abe:	2b02      	cmp	r3, #2
 8019ac0:	dd34      	ble.n	8019b2c <_dtoa_r+0x99c>
 8019ac2:	9b04      	ldr	r3, [sp, #16]
 8019ac4:	9301      	str	r3, [sp, #4]
 8019ac6:	9b01      	ldr	r3, [sp, #4]
 8019ac8:	b963      	cbnz	r3, 8019ae4 <_dtoa_r+0x954>
 8019aca:	4631      	mov	r1, r6
 8019acc:	2205      	movs	r2, #5
 8019ace:	4620      	mov	r0, r4
 8019ad0:	f000 f9fe 	bl	8019ed0 <__multadd>
 8019ad4:	4601      	mov	r1, r0
 8019ad6:	4606      	mov	r6, r0
 8019ad8:	4650      	mov	r0, sl
 8019ada:	f000 fc5d 	bl	801a398 <__mcmp>
 8019ade:	2800      	cmp	r0, #0
 8019ae0:	f73f adbb 	bgt.w	801965a <_dtoa_r+0x4ca>
 8019ae4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8019ae6:	9d00      	ldr	r5, [sp, #0]
 8019ae8:	ea6f 0b03 	mvn.w	fp, r3
 8019aec:	f04f 0800 	mov.w	r8, #0
 8019af0:	4631      	mov	r1, r6
 8019af2:	4620      	mov	r0, r4
 8019af4:	f000 f9ca 	bl	8019e8c <_Bfree>
 8019af8:	2f00      	cmp	r7, #0
 8019afa:	f43f aeab 	beq.w	8019854 <_dtoa_r+0x6c4>
 8019afe:	f1b8 0f00 	cmp.w	r8, #0
 8019b02:	d005      	beq.n	8019b10 <_dtoa_r+0x980>
 8019b04:	45b8      	cmp	r8, r7
 8019b06:	d003      	beq.n	8019b10 <_dtoa_r+0x980>
 8019b08:	4641      	mov	r1, r8
 8019b0a:	4620      	mov	r0, r4
 8019b0c:	f000 f9be 	bl	8019e8c <_Bfree>
 8019b10:	4639      	mov	r1, r7
 8019b12:	4620      	mov	r0, r4
 8019b14:	f000 f9ba 	bl	8019e8c <_Bfree>
 8019b18:	e69c      	b.n	8019854 <_dtoa_r+0x6c4>
 8019b1a:	2600      	movs	r6, #0
 8019b1c:	4637      	mov	r7, r6
 8019b1e:	e7e1      	b.n	8019ae4 <_dtoa_r+0x954>
 8019b20:	46bb      	mov	fp, r7
 8019b22:	4637      	mov	r7, r6
 8019b24:	e599      	b.n	801965a <_dtoa_r+0x4ca>
 8019b26:	bf00      	nop
 8019b28:	40240000 	.word	0x40240000
 8019b2c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8019b2e:	2b00      	cmp	r3, #0
 8019b30:	f000 80c8 	beq.w	8019cc4 <_dtoa_r+0xb34>
 8019b34:	9b04      	ldr	r3, [sp, #16]
 8019b36:	9301      	str	r3, [sp, #4]
 8019b38:	2d00      	cmp	r5, #0
 8019b3a:	dd05      	ble.n	8019b48 <_dtoa_r+0x9b8>
 8019b3c:	4639      	mov	r1, r7
 8019b3e:	462a      	mov	r2, r5
 8019b40:	4620      	mov	r0, r4
 8019b42:	f000 fbbd 	bl	801a2c0 <__lshift>
 8019b46:	4607      	mov	r7, r0
 8019b48:	f1b8 0f00 	cmp.w	r8, #0
 8019b4c:	d05b      	beq.n	8019c06 <_dtoa_r+0xa76>
 8019b4e:	6879      	ldr	r1, [r7, #4]
 8019b50:	4620      	mov	r0, r4
 8019b52:	f000 f95b 	bl	8019e0c <_Balloc>
 8019b56:	4605      	mov	r5, r0
 8019b58:	b928      	cbnz	r0, 8019b66 <_dtoa_r+0x9d6>
 8019b5a:	4b83      	ldr	r3, [pc, #524]	; (8019d68 <_dtoa_r+0xbd8>)
 8019b5c:	4602      	mov	r2, r0
 8019b5e:	f240 21ef 	movw	r1, #751	; 0x2ef
 8019b62:	f7ff bb2e 	b.w	80191c2 <_dtoa_r+0x32>
 8019b66:	693a      	ldr	r2, [r7, #16]
 8019b68:	3202      	adds	r2, #2
 8019b6a:	0092      	lsls	r2, r2, #2
 8019b6c:	f107 010c 	add.w	r1, r7, #12
 8019b70:	300c      	adds	r0, #12
 8019b72:	f7ff fa71 	bl	8019058 <memcpy>
 8019b76:	2201      	movs	r2, #1
 8019b78:	4629      	mov	r1, r5
 8019b7a:	4620      	mov	r0, r4
 8019b7c:	f000 fba0 	bl	801a2c0 <__lshift>
 8019b80:	9b00      	ldr	r3, [sp, #0]
 8019b82:	3301      	adds	r3, #1
 8019b84:	9304      	str	r3, [sp, #16]
 8019b86:	e9dd 2300 	ldrd	r2, r3, [sp]
 8019b8a:	4413      	add	r3, r2
 8019b8c:	9308      	str	r3, [sp, #32]
 8019b8e:	9b02      	ldr	r3, [sp, #8]
 8019b90:	f003 0301 	and.w	r3, r3, #1
 8019b94:	46b8      	mov	r8, r7
 8019b96:	9306      	str	r3, [sp, #24]
 8019b98:	4607      	mov	r7, r0
 8019b9a:	9b04      	ldr	r3, [sp, #16]
 8019b9c:	4631      	mov	r1, r6
 8019b9e:	3b01      	subs	r3, #1
 8019ba0:	4650      	mov	r0, sl
 8019ba2:	9301      	str	r3, [sp, #4]
 8019ba4:	f7ff fa6c 	bl	8019080 <quorem>
 8019ba8:	4641      	mov	r1, r8
 8019baa:	9002      	str	r0, [sp, #8]
 8019bac:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8019bb0:	4650      	mov	r0, sl
 8019bb2:	f000 fbf1 	bl	801a398 <__mcmp>
 8019bb6:	463a      	mov	r2, r7
 8019bb8:	9005      	str	r0, [sp, #20]
 8019bba:	4631      	mov	r1, r6
 8019bbc:	4620      	mov	r0, r4
 8019bbe:	f000 fc07 	bl	801a3d0 <__mdiff>
 8019bc2:	68c2      	ldr	r2, [r0, #12]
 8019bc4:	4605      	mov	r5, r0
 8019bc6:	bb02      	cbnz	r2, 8019c0a <_dtoa_r+0xa7a>
 8019bc8:	4601      	mov	r1, r0
 8019bca:	4650      	mov	r0, sl
 8019bcc:	f000 fbe4 	bl	801a398 <__mcmp>
 8019bd0:	4602      	mov	r2, r0
 8019bd2:	4629      	mov	r1, r5
 8019bd4:	4620      	mov	r0, r4
 8019bd6:	9209      	str	r2, [sp, #36]	; 0x24
 8019bd8:	f000 f958 	bl	8019e8c <_Bfree>
 8019bdc:	9b07      	ldr	r3, [sp, #28]
 8019bde:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8019be0:	9d04      	ldr	r5, [sp, #16]
 8019be2:	ea43 0102 	orr.w	r1, r3, r2
 8019be6:	9b06      	ldr	r3, [sp, #24]
 8019be8:	4319      	orrs	r1, r3
 8019bea:	d110      	bne.n	8019c0e <_dtoa_r+0xa7e>
 8019bec:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8019bf0:	d029      	beq.n	8019c46 <_dtoa_r+0xab6>
 8019bf2:	9b05      	ldr	r3, [sp, #20]
 8019bf4:	2b00      	cmp	r3, #0
 8019bf6:	dd02      	ble.n	8019bfe <_dtoa_r+0xa6e>
 8019bf8:	9b02      	ldr	r3, [sp, #8]
 8019bfa:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8019bfe:	9b01      	ldr	r3, [sp, #4]
 8019c00:	f883 9000 	strb.w	r9, [r3]
 8019c04:	e774      	b.n	8019af0 <_dtoa_r+0x960>
 8019c06:	4638      	mov	r0, r7
 8019c08:	e7ba      	b.n	8019b80 <_dtoa_r+0x9f0>
 8019c0a:	2201      	movs	r2, #1
 8019c0c:	e7e1      	b.n	8019bd2 <_dtoa_r+0xa42>
 8019c0e:	9b05      	ldr	r3, [sp, #20]
 8019c10:	2b00      	cmp	r3, #0
 8019c12:	db04      	blt.n	8019c1e <_dtoa_r+0xa8e>
 8019c14:	9907      	ldr	r1, [sp, #28]
 8019c16:	430b      	orrs	r3, r1
 8019c18:	9906      	ldr	r1, [sp, #24]
 8019c1a:	430b      	orrs	r3, r1
 8019c1c:	d120      	bne.n	8019c60 <_dtoa_r+0xad0>
 8019c1e:	2a00      	cmp	r2, #0
 8019c20:	dded      	ble.n	8019bfe <_dtoa_r+0xa6e>
 8019c22:	4651      	mov	r1, sl
 8019c24:	2201      	movs	r2, #1
 8019c26:	4620      	mov	r0, r4
 8019c28:	f000 fb4a 	bl	801a2c0 <__lshift>
 8019c2c:	4631      	mov	r1, r6
 8019c2e:	4682      	mov	sl, r0
 8019c30:	f000 fbb2 	bl	801a398 <__mcmp>
 8019c34:	2800      	cmp	r0, #0
 8019c36:	dc03      	bgt.n	8019c40 <_dtoa_r+0xab0>
 8019c38:	d1e1      	bne.n	8019bfe <_dtoa_r+0xa6e>
 8019c3a:	f019 0f01 	tst.w	r9, #1
 8019c3e:	d0de      	beq.n	8019bfe <_dtoa_r+0xa6e>
 8019c40:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8019c44:	d1d8      	bne.n	8019bf8 <_dtoa_r+0xa68>
 8019c46:	9a01      	ldr	r2, [sp, #4]
 8019c48:	2339      	movs	r3, #57	; 0x39
 8019c4a:	7013      	strb	r3, [r2, #0]
 8019c4c:	462b      	mov	r3, r5
 8019c4e:	461d      	mov	r5, r3
 8019c50:	3b01      	subs	r3, #1
 8019c52:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8019c56:	2a39      	cmp	r2, #57	; 0x39
 8019c58:	d06c      	beq.n	8019d34 <_dtoa_r+0xba4>
 8019c5a:	3201      	adds	r2, #1
 8019c5c:	701a      	strb	r2, [r3, #0]
 8019c5e:	e747      	b.n	8019af0 <_dtoa_r+0x960>
 8019c60:	2a00      	cmp	r2, #0
 8019c62:	dd07      	ble.n	8019c74 <_dtoa_r+0xae4>
 8019c64:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8019c68:	d0ed      	beq.n	8019c46 <_dtoa_r+0xab6>
 8019c6a:	9a01      	ldr	r2, [sp, #4]
 8019c6c:	f109 0301 	add.w	r3, r9, #1
 8019c70:	7013      	strb	r3, [r2, #0]
 8019c72:	e73d      	b.n	8019af0 <_dtoa_r+0x960>
 8019c74:	9b04      	ldr	r3, [sp, #16]
 8019c76:	9a08      	ldr	r2, [sp, #32]
 8019c78:	f803 9c01 	strb.w	r9, [r3, #-1]
 8019c7c:	4293      	cmp	r3, r2
 8019c7e:	d043      	beq.n	8019d08 <_dtoa_r+0xb78>
 8019c80:	4651      	mov	r1, sl
 8019c82:	2300      	movs	r3, #0
 8019c84:	220a      	movs	r2, #10
 8019c86:	4620      	mov	r0, r4
 8019c88:	f000 f922 	bl	8019ed0 <__multadd>
 8019c8c:	45b8      	cmp	r8, r7
 8019c8e:	4682      	mov	sl, r0
 8019c90:	f04f 0300 	mov.w	r3, #0
 8019c94:	f04f 020a 	mov.w	r2, #10
 8019c98:	4641      	mov	r1, r8
 8019c9a:	4620      	mov	r0, r4
 8019c9c:	d107      	bne.n	8019cae <_dtoa_r+0xb1e>
 8019c9e:	f000 f917 	bl	8019ed0 <__multadd>
 8019ca2:	4680      	mov	r8, r0
 8019ca4:	4607      	mov	r7, r0
 8019ca6:	9b04      	ldr	r3, [sp, #16]
 8019ca8:	3301      	adds	r3, #1
 8019caa:	9304      	str	r3, [sp, #16]
 8019cac:	e775      	b.n	8019b9a <_dtoa_r+0xa0a>
 8019cae:	f000 f90f 	bl	8019ed0 <__multadd>
 8019cb2:	4639      	mov	r1, r7
 8019cb4:	4680      	mov	r8, r0
 8019cb6:	2300      	movs	r3, #0
 8019cb8:	220a      	movs	r2, #10
 8019cba:	4620      	mov	r0, r4
 8019cbc:	f000 f908 	bl	8019ed0 <__multadd>
 8019cc0:	4607      	mov	r7, r0
 8019cc2:	e7f0      	b.n	8019ca6 <_dtoa_r+0xb16>
 8019cc4:	9b04      	ldr	r3, [sp, #16]
 8019cc6:	9301      	str	r3, [sp, #4]
 8019cc8:	9d00      	ldr	r5, [sp, #0]
 8019cca:	4631      	mov	r1, r6
 8019ccc:	4650      	mov	r0, sl
 8019cce:	f7ff f9d7 	bl	8019080 <quorem>
 8019cd2:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8019cd6:	9b00      	ldr	r3, [sp, #0]
 8019cd8:	f805 9b01 	strb.w	r9, [r5], #1
 8019cdc:	1aea      	subs	r2, r5, r3
 8019cde:	9b01      	ldr	r3, [sp, #4]
 8019ce0:	4293      	cmp	r3, r2
 8019ce2:	dd07      	ble.n	8019cf4 <_dtoa_r+0xb64>
 8019ce4:	4651      	mov	r1, sl
 8019ce6:	2300      	movs	r3, #0
 8019ce8:	220a      	movs	r2, #10
 8019cea:	4620      	mov	r0, r4
 8019cec:	f000 f8f0 	bl	8019ed0 <__multadd>
 8019cf0:	4682      	mov	sl, r0
 8019cf2:	e7ea      	b.n	8019cca <_dtoa_r+0xb3a>
 8019cf4:	9b01      	ldr	r3, [sp, #4]
 8019cf6:	2b00      	cmp	r3, #0
 8019cf8:	bfc8      	it	gt
 8019cfa:	461d      	movgt	r5, r3
 8019cfc:	9b00      	ldr	r3, [sp, #0]
 8019cfe:	bfd8      	it	le
 8019d00:	2501      	movle	r5, #1
 8019d02:	441d      	add	r5, r3
 8019d04:	f04f 0800 	mov.w	r8, #0
 8019d08:	4651      	mov	r1, sl
 8019d0a:	2201      	movs	r2, #1
 8019d0c:	4620      	mov	r0, r4
 8019d0e:	f000 fad7 	bl	801a2c0 <__lshift>
 8019d12:	4631      	mov	r1, r6
 8019d14:	4682      	mov	sl, r0
 8019d16:	f000 fb3f 	bl	801a398 <__mcmp>
 8019d1a:	2800      	cmp	r0, #0
 8019d1c:	dc96      	bgt.n	8019c4c <_dtoa_r+0xabc>
 8019d1e:	d102      	bne.n	8019d26 <_dtoa_r+0xb96>
 8019d20:	f019 0f01 	tst.w	r9, #1
 8019d24:	d192      	bne.n	8019c4c <_dtoa_r+0xabc>
 8019d26:	462b      	mov	r3, r5
 8019d28:	461d      	mov	r5, r3
 8019d2a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8019d2e:	2a30      	cmp	r2, #48	; 0x30
 8019d30:	d0fa      	beq.n	8019d28 <_dtoa_r+0xb98>
 8019d32:	e6dd      	b.n	8019af0 <_dtoa_r+0x960>
 8019d34:	9a00      	ldr	r2, [sp, #0]
 8019d36:	429a      	cmp	r2, r3
 8019d38:	d189      	bne.n	8019c4e <_dtoa_r+0xabe>
 8019d3a:	f10b 0b01 	add.w	fp, fp, #1
 8019d3e:	2331      	movs	r3, #49	; 0x31
 8019d40:	e796      	b.n	8019c70 <_dtoa_r+0xae0>
 8019d42:	4b0a      	ldr	r3, [pc, #40]	; (8019d6c <_dtoa_r+0xbdc>)
 8019d44:	f7ff ba99 	b.w	801927a <_dtoa_r+0xea>
 8019d48:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8019d4a:	2b00      	cmp	r3, #0
 8019d4c:	f47f aa6d 	bne.w	801922a <_dtoa_r+0x9a>
 8019d50:	4b07      	ldr	r3, [pc, #28]	; (8019d70 <_dtoa_r+0xbe0>)
 8019d52:	f7ff ba92 	b.w	801927a <_dtoa_r+0xea>
 8019d56:	9b01      	ldr	r3, [sp, #4]
 8019d58:	2b00      	cmp	r3, #0
 8019d5a:	dcb5      	bgt.n	8019cc8 <_dtoa_r+0xb38>
 8019d5c:	9b07      	ldr	r3, [sp, #28]
 8019d5e:	2b02      	cmp	r3, #2
 8019d60:	f73f aeb1 	bgt.w	8019ac6 <_dtoa_r+0x936>
 8019d64:	e7b0      	b.n	8019cc8 <_dtoa_r+0xb38>
 8019d66:	bf00      	nop
 8019d68:	0801dbb3 	.word	0x0801dbb3
 8019d6c:	0801de98 	.word	0x0801de98
 8019d70:	0801db37 	.word	0x0801db37

08019d74 <_free_r>:
 8019d74:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8019d76:	2900      	cmp	r1, #0
 8019d78:	d044      	beq.n	8019e04 <_free_r+0x90>
 8019d7a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8019d7e:	9001      	str	r0, [sp, #4]
 8019d80:	2b00      	cmp	r3, #0
 8019d82:	f1a1 0404 	sub.w	r4, r1, #4
 8019d86:	bfb8      	it	lt
 8019d88:	18e4      	addlt	r4, r4, r3
 8019d8a:	f7fd ffab 	bl	8017ce4 <__malloc_lock>
 8019d8e:	4a1e      	ldr	r2, [pc, #120]	; (8019e08 <_free_r+0x94>)
 8019d90:	9801      	ldr	r0, [sp, #4]
 8019d92:	6813      	ldr	r3, [r2, #0]
 8019d94:	b933      	cbnz	r3, 8019da4 <_free_r+0x30>
 8019d96:	6063      	str	r3, [r4, #4]
 8019d98:	6014      	str	r4, [r2, #0]
 8019d9a:	b003      	add	sp, #12
 8019d9c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8019da0:	f7fd bfa6 	b.w	8017cf0 <__malloc_unlock>
 8019da4:	42a3      	cmp	r3, r4
 8019da6:	d908      	bls.n	8019dba <_free_r+0x46>
 8019da8:	6825      	ldr	r5, [r4, #0]
 8019daa:	1961      	adds	r1, r4, r5
 8019dac:	428b      	cmp	r3, r1
 8019dae:	bf01      	itttt	eq
 8019db0:	6819      	ldreq	r1, [r3, #0]
 8019db2:	685b      	ldreq	r3, [r3, #4]
 8019db4:	1949      	addeq	r1, r1, r5
 8019db6:	6021      	streq	r1, [r4, #0]
 8019db8:	e7ed      	b.n	8019d96 <_free_r+0x22>
 8019dba:	461a      	mov	r2, r3
 8019dbc:	685b      	ldr	r3, [r3, #4]
 8019dbe:	b10b      	cbz	r3, 8019dc4 <_free_r+0x50>
 8019dc0:	42a3      	cmp	r3, r4
 8019dc2:	d9fa      	bls.n	8019dba <_free_r+0x46>
 8019dc4:	6811      	ldr	r1, [r2, #0]
 8019dc6:	1855      	adds	r5, r2, r1
 8019dc8:	42a5      	cmp	r5, r4
 8019dca:	d10b      	bne.n	8019de4 <_free_r+0x70>
 8019dcc:	6824      	ldr	r4, [r4, #0]
 8019dce:	4421      	add	r1, r4
 8019dd0:	1854      	adds	r4, r2, r1
 8019dd2:	42a3      	cmp	r3, r4
 8019dd4:	6011      	str	r1, [r2, #0]
 8019dd6:	d1e0      	bne.n	8019d9a <_free_r+0x26>
 8019dd8:	681c      	ldr	r4, [r3, #0]
 8019dda:	685b      	ldr	r3, [r3, #4]
 8019ddc:	6053      	str	r3, [r2, #4]
 8019dde:	440c      	add	r4, r1
 8019de0:	6014      	str	r4, [r2, #0]
 8019de2:	e7da      	b.n	8019d9a <_free_r+0x26>
 8019de4:	d902      	bls.n	8019dec <_free_r+0x78>
 8019de6:	230c      	movs	r3, #12
 8019de8:	6003      	str	r3, [r0, #0]
 8019dea:	e7d6      	b.n	8019d9a <_free_r+0x26>
 8019dec:	6825      	ldr	r5, [r4, #0]
 8019dee:	1961      	adds	r1, r4, r5
 8019df0:	428b      	cmp	r3, r1
 8019df2:	bf04      	itt	eq
 8019df4:	6819      	ldreq	r1, [r3, #0]
 8019df6:	685b      	ldreq	r3, [r3, #4]
 8019df8:	6063      	str	r3, [r4, #4]
 8019dfa:	bf04      	itt	eq
 8019dfc:	1949      	addeq	r1, r1, r5
 8019dfe:	6021      	streq	r1, [r4, #0]
 8019e00:	6054      	str	r4, [r2, #4]
 8019e02:	e7ca      	b.n	8019d9a <_free_r+0x26>
 8019e04:	b003      	add	sp, #12
 8019e06:	bd30      	pop	{r4, r5, pc}
 8019e08:	20008340 	.word	0x20008340

08019e0c <_Balloc>:
 8019e0c:	b570      	push	{r4, r5, r6, lr}
 8019e0e:	69c6      	ldr	r6, [r0, #28]
 8019e10:	4604      	mov	r4, r0
 8019e12:	460d      	mov	r5, r1
 8019e14:	b976      	cbnz	r6, 8019e34 <_Balloc+0x28>
 8019e16:	2010      	movs	r0, #16
 8019e18:	f7fd feb4 	bl	8017b84 <malloc>
 8019e1c:	4602      	mov	r2, r0
 8019e1e:	61e0      	str	r0, [r4, #28]
 8019e20:	b920      	cbnz	r0, 8019e2c <_Balloc+0x20>
 8019e22:	4b18      	ldr	r3, [pc, #96]	; (8019e84 <_Balloc+0x78>)
 8019e24:	4818      	ldr	r0, [pc, #96]	; (8019e88 <_Balloc+0x7c>)
 8019e26:	216b      	movs	r1, #107	; 0x6b
 8019e28:	f002 faca 	bl	801c3c0 <__assert_func>
 8019e2c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8019e30:	6006      	str	r6, [r0, #0]
 8019e32:	60c6      	str	r6, [r0, #12]
 8019e34:	69e6      	ldr	r6, [r4, #28]
 8019e36:	68f3      	ldr	r3, [r6, #12]
 8019e38:	b183      	cbz	r3, 8019e5c <_Balloc+0x50>
 8019e3a:	69e3      	ldr	r3, [r4, #28]
 8019e3c:	68db      	ldr	r3, [r3, #12]
 8019e3e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8019e42:	b9b8      	cbnz	r0, 8019e74 <_Balloc+0x68>
 8019e44:	2101      	movs	r1, #1
 8019e46:	fa01 f605 	lsl.w	r6, r1, r5
 8019e4a:	1d72      	adds	r2, r6, #5
 8019e4c:	0092      	lsls	r2, r2, #2
 8019e4e:	4620      	mov	r0, r4
 8019e50:	f7fd fe82 	bl	8017b58 <_calloc_r>
 8019e54:	b160      	cbz	r0, 8019e70 <_Balloc+0x64>
 8019e56:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8019e5a:	e00e      	b.n	8019e7a <_Balloc+0x6e>
 8019e5c:	2221      	movs	r2, #33	; 0x21
 8019e5e:	2104      	movs	r1, #4
 8019e60:	4620      	mov	r0, r4
 8019e62:	f7fd fe79 	bl	8017b58 <_calloc_r>
 8019e66:	69e3      	ldr	r3, [r4, #28]
 8019e68:	60f0      	str	r0, [r6, #12]
 8019e6a:	68db      	ldr	r3, [r3, #12]
 8019e6c:	2b00      	cmp	r3, #0
 8019e6e:	d1e4      	bne.n	8019e3a <_Balloc+0x2e>
 8019e70:	2000      	movs	r0, #0
 8019e72:	bd70      	pop	{r4, r5, r6, pc}
 8019e74:	6802      	ldr	r2, [r0, #0]
 8019e76:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8019e7a:	2300      	movs	r3, #0
 8019e7c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8019e80:	e7f7      	b.n	8019e72 <_Balloc+0x66>
 8019e82:	bf00      	nop
 8019e84:	0801db44 	.word	0x0801db44
 8019e88:	0801dbc4 	.word	0x0801dbc4

08019e8c <_Bfree>:
 8019e8c:	b570      	push	{r4, r5, r6, lr}
 8019e8e:	69c6      	ldr	r6, [r0, #28]
 8019e90:	4605      	mov	r5, r0
 8019e92:	460c      	mov	r4, r1
 8019e94:	b976      	cbnz	r6, 8019eb4 <_Bfree+0x28>
 8019e96:	2010      	movs	r0, #16
 8019e98:	f7fd fe74 	bl	8017b84 <malloc>
 8019e9c:	4602      	mov	r2, r0
 8019e9e:	61e8      	str	r0, [r5, #28]
 8019ea0:	b920      	cbnz	r0, 8019eac <_Bfree+0x20>
 8019ea2:	4b09      	ldr	r3, [pc, #36]	; (8019ec8 <_Bfree+0x3c>)
 8019ea4:	4809      	ldr	r0, [pc, #36]	; (8019ecc <_Bfree+0x40>)
 8019ea6:	218f      	movs	r1, #143	; 0x8f
 8019ea8:	f002 fa8a 	bl	801c3c0 <__assert_func>
 8019eac:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8019eb0:	6006      	str	r6, [r0, #0]
 8019eb2:	60c6      	str	r6, [r0, #12]
 8019eb4:	b13c      	cbz	r4, 8019ec6 <_Bfree+0x3a>
 8019eb6:	69eb      	ldr	r3, [r5, #28]
 8019eb8:	6862      	ldr	r2, [r4, #4]
 8019eba:	68db      	ldr	r3, [r3, #12]
 8019ebc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8019ec0:	6021      	str	r1, [r4, #0]
 8019ec2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8019ec6:	bd70      	pop	{r4, r5, r6, pc}
 8019ec8:	0801db44 	.word	0x0801db44
 8019ecc:	0801dbc4 	.word	0x0801dbc4

08019ed0 <__multadd>:
 8019ed0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019ed4:	690d      	ldr	r5, [r1, #16]
 8019ed6:	4607      	mov	r7, r0
 8019ed8:	460c      	mov	r4, r1
 8019eda:	461e      	mov	r6, r3
 8019edc:	f101 0c14 	add.w	ip, r1, #20
 8019ee0:	2000      	movs	r0, #0
 8019ee2:	f8dc 3000 	ldr.w	r3, [ip]
 8019ee6:	b299      	uxth	r1, r3
 8019ee8:	fb02 6101 	mla	r1, r2, r1, r6
 8019eec:	0c1e      	lsrs	r6, r3, #16
 8019eee:	0c0b      	lsrs	r3, r1, #16
 8019ef0:	fb02 3306 	mla	r3, r2, r6, r3
 8019ef4:	b289      	uxth	r1, r1
 8019ef6:	3001      	adds	r0, #1
 8019ef8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8019efc:	4285      	cmp	r5, r0
 8019efe:	f84c 1b04 	str.w	r1, [ip], #4
 8019f02:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8019f06:	dcec      	bgt.n	8019ee2 <__multadd+0x12>
 8019f08:	b30e      	cbz	r6, 8019f4e <__multadd+0x7e>
 8019f0a:	68a3      	ldr	r3, [r4, #8]
 8019f0c:	42ab      	cmp	r3, r5
 8019f0e:	dc19      	bgt.n	8019f44 <__multadd+0x74>
 8019f10:	6861      	ldr	r1, [r4, #4]
 8019f12:	4638      	mov	r0, r7
 8019f14:	3101      	adds	r1, #1
 8019f16:	f7ff ff79 	bl	8019e0c <_Balloc>
 8019f1a:	4680      	mov	r8, r0
 8019f1c:	b928      	cbnz	r0, 8019f2a <__multadd+0x5a>
 8019f1e:	4602      	mov	r2, r0
 8019f20:	4b0c      	ldr	r3, [pc, #48]	; (8019f54 <__multadd+0x84>)
 8019f22:	480d      	ldr	r0, [pc, #52]	; (8019f58 <__multadd+0x88>)
 8019f24:	21ba      	movs	r1, #186	; 0xba
 8019f26:	f002 fa4b 	bl	801c3c0 <__assert_func>
 8019f2a:	6922      	ldr	r2, [r4, #16]
 8019f2c:	3202      	adds	r2, #2
 8019f2e:	f104 010c 	add.w	r1, r4, #12
 8019f32:	0092      	lsls	r2, r2, #2
 8019f34:	300c      	adds	r0, #12
 8019f36:	f7ff f88f 	bl	8019058 <memcpy>
 8019f3a:	4621      	mov	r1, r4
 8019f3c:	4638      	mov	r0, r7
 8019f3e:	f7ff ffa5 	bl	8019e8c <_Bfree>
 8019f42:	4644      	mov	r4, r8
 8019f44:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8019f48:	3501      	adds	r5, #1
 8019f4a:	615e      	str	r6, [r3, #20]
 8019f4c:	6125      	str	r5, [r4, #16]
 8019f4e:	4620      	mov	r0, r4
 8019f50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8019f54:	0801dbb3 	.word	0x0801dbb3
 8019f58:	0801dbc4 	.word	0x0801dbc4

08019f5c <__s2b>:
 8019f5c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8019f60:	460c      	mov	r4, r1
 8019f62:	4615      	mov	r5, r2
 8019f64:	461f      	mov	r7, r3
 8019f66:	2209      	movs	r2, #9
 8019f68:	3308      	adds	r3, #8
 8019f6a:	4606      	mov	r6, r0
 8019f6c:	fb93 f3f2 	sdiv	r3, r3, r2
 8019f70:	2100      	movs	r1, #0
 8019f72:	2201      	movs	r2, #1
 8019f74:	429a      	cmp	r2, r3
 8019f76:	db09      	blt.n	8019f8c <__s2b+0x30>
 8019f78:	4630      	mov	r0, r6
 8019f7a:	f7ff ff47 	bl	8019e0c <_Balloc>
 8019f7e:	b940      	cbnz	r0, 8019f92 <__s2b+0x36>
 8019f80:	4602      	mov	r2, r0
 8019f82:	4b19      	ldr	r3, [pc, #100]	; (8019fe8 <__s2b+0x8c>)
 8019f84:	4819      	ldr	r0, [pc, #100]	; (8019fec <__s2b+0x90>)
 8019f86:	21d3      	movs	r1, #211	; 0xd3
 8019f88:	f002 fa1a 	bl	801c3c0 <__assert_func>
 8019f8c:	0052      	lsls	r2, r2, #1
 8019f8e:	3101      	adds	r1, #1
 8019f90:	e7f0      	b.n	8019f74 <__s2b+0x18>
 8019f92:	9b08      	ldr	r3, [sp, #32]
 8019f94:	6143      	str	r3, [r0, #20]
 8019f96:	2d09      	cmp	r5, #9
 8019f98:	f04f 0301 	mov.w	r3, #1
 8019f9c:	6103      	str	r3, [r0, #16]
 8019f9e:	dd16      	ble.n	8019fce <__s2b+0x72>
 8019fa0:	f104 0909 	add.w	r9, r4, #9
 8019fa4:	46c8      	mov	r8, r9
 8019fa6:	442c      	add	r4, r5
 8019fa8:	f818 3b01 	ldrb.w	r3, [r8], #1
 8019fac:	4601      	mov	r1, r0
 8019fae:	3b30      	subs	r3, #48	; 0x30
 8019fb0:	220a      	movs	r2, #10
 8019fb2:	4630      	mov	r0, r6
 8019fb4:	f7ff ff8c 	bl	8019ed0 <__multadd>
 8019fb8:	45a0      	cmp	r8, r4
 8019fba:	d1f5      	bne.n	8019fa8 <__s2b+0x4c>
 8019fbc:	f1a5 0408 	sub.w	r4, r5, #8
 8019fc0:	444c      	add	r4, r9
 8019fc2:	1b2d      	subs	r5, r5, r4
 8019fc4:	1963      	adds	r3, r4, r5
 8019fc6:	42bb      	cmp	r3, r7
 8019fc8:	db04      	blt.n	8019fd4 <__s2b+0x78>
 8019fca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8019fce:	340a      	adds	r4, #10
 8019fd0:	2509      	movs	r5, #9
 8019fd2:	e7f6      	b.n	8019fc2 <__s2b+0x66>
 8019fd4:	f814 3b01 	ldrb.w	r3, [r4], #1
 8019fd8:	4601      	mov	r1, r0
 8019fda:	3b30      	subs	r3, #48	; 0x30
 8019fdc:	220a      	movs	r2, #10
 8019fde:	4630      	mov	r0, r6
 8019fe0:	f7ff ff76 	bl	8019ed0 <__multadd>
 8019fe4:	e7ee      	b.n	8019fc4 <__s2b+0x68>
 8019fe6:	bf00      	nop
 8019fe8:	0801dbb3 	.word	0x0801dbb3
 8019fec:	0801dbc4 	.word	0x0801dbc4

08019ff0 <__hi0bits>:
 8019ff0:	0c03      	lsrs	r3, r0, #16
 8019ff2:	041b      	lsls	r3, r3, #16
 8019ff4:	b9d3      	cbnz	r3, 801a02c <__hi0bits+0x3c>
 8019ff6:	0400      	lsls	r0, r0, #16
 8019ff8:	2310      	movs	r3, #16
 8019ffa:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8019ffe:	bf04      	itt	eq
 801a000:	0200      	lsleq	r0, r0, #8
 801a002:	3308      	addeq	r3, #8
 801a004:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 801a008:	bf04      	itt	eq
 801a00a:	0100      	lsleq	r0, r0, #4
 801a00c:	3304      	addeq	r3, #4
 801a00e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 801a012:	bf04      	itt	eq
 801a014:	0080      	lsleq	r0, r0, #2
 801a016:	3302      	addeq	r3, #2
 801a018:	2800      	cmp	r0, #0
 801a01a:	db05      	blt.n	801a028 <__hi0bits+0x38>
 801a01c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 801a020:	f103 0301 	add.w	r3, r3, #1
 801a024:	bf08      	it	eq
 801a026:	2320      	moveq	r3, #32
 801a028:	4618      	mov	r0, r3
 801a02a:	4770      	bx	lr
 801a02c:	2300      	movs	r3, #0
 801a02e:	e7e4      	b.n	8019ffa <__hi0bits+0xa>

0801a030 <__lo0bits>:
 801a030:	6803      	ldr	r3, [r0, #0]
 801a032:	f013 0207 	ands.w	r2, r3, #7
 801a036:	d00c      	beq.n	801a052 <__lo0bits+0x22>
 801a038:	07d9      	lsls	r1, r3, #31
 801a03a:	d422      	bmi.n	801a082 <__lo0bits+0x52>
 801a03c:	079a      	lsls	r2, r3, #30
 801a03e:	bf49      	itett	mi
 801a040:	085b      	lsrmi	r3, r3, #1
 801a042:	089b      	lsrpl	r3, r3, #2
 801a044:	6003      	strmi	r3, [r0, #0]
 801a046:	2201      	movmi	r2, #1
 801a048:	bf5c      	itt	pl
 801a04a:	6003      	strpl	r3, [r0, #0]
 801a04c:	2202      	movpl	r2, #2
 801a04e:	4610      	mov	r0, r2
 801a050:	4770      	bx	lr
 801a052:	b299      	uxth	r1, r3
 801a054:	b909      	cbnz	r1, 801a05a <__lo0bits+0x2a>
 801a056:	0c1b      	lsrs	r3, r3, #16
 801a058:	2210      	movs	r2, #16
 801a05a:	b2d9      	uxtb	r1, r3
 801a05c:	b909      	cbnz	r1, 801a062 <__lo0bits+0x32>
 801a05e:	3208      	adds	r2, #8
 801a060:	0a1b      	lsrs	r3, r3, #8
 801a062:	0719      	lsls	r1, r3, #28
 801a064:	bf04      	itt	eq
 801a066:	091b      	lsreq	r3, r3, #4
 801a068:	3204      	addeq	r2, #4
 801a06a:	0799      	lsls	r1, r3, #30
 801a06c:	bf04      	itt	eq
 801a06e:	089b      	lsreq	r3, r3, #2
 801a070:	3202      	addeq	r2, #2
 801a072:	07d9      	lsls	r1, r3, #31
 801a074:	d403      	bmi.n	801a07e <__lo0bits+0x4e>
 801a076:	085b      	lsrs	r3, r3, #1
 801a078:	f102 0201 	add.w	r2, r2, #1
 801a07c:	d003      	beq.n	801a086 <__lo0bits+0x56>
 801a07e:	6003      	str	r3, [r0, #0]
 801a080:	e7e5      	b.n	801a04e <__lo0bits+0x1e>
 801a082:	2200      	movs	r2, #0
 801a084:	e7e3      	b.n	801a04e <__lo0bits+0x1e>
 801a086:	2220      	movs	r2, #32
 801a088:	e7e1      	b.n	801a04e <__lo0bits+0x1e>
	...

0801a08c <__i2b>:
 801a08c:	b510      	push	{r4, lr}
 801a08e:	460c      	mov	r4, r1
 801a090:	2101      	movs	r1, #1
 801a092:	f7ff febb 	bl	8019e0c <_Balloc>
 801a096:	4602      	mov	r2, r0
 801a098:	b928      	cbnz	r0, 801a0a6 <__i2b+0x1a>
 801a09a:	4b05      	ldr	r3, [pc, #20]	; (801a0b0 <__i2b+0x24>)
 801a09c:	4805      	ldr	r0, [pc, #20]	; (801a0b4 <__i2b+0x28>)
 801a09e:	f240 1145 	movw	r1, #325	; 0x145
 801a0a2:	f002 f98d 	bl	801c3c0 <__assert_func>
 801a0a6:	2301      	movs	r3, #1
 801a0a8:	6144      	str	r4, [r0, #20]
 801a0aa:	6103      	str	r3, [r0, #16]
 801a0ac:	bd10      	pop	{r4, pc}
 801a0ae:	bf00      	nop
 801a0b0:	0801dbb3 	.word	0x0801dbb3
 801a0b4:	0801dbc4 	.word	0x0801dbc4

0801a0b8 <__multiply>:
 801a0b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a0bc:	4691      	mov	r9, r2
 801a0be:	690a      	ldr	r2, [r1, #16]
 801a0c0:	f8d9 3010 	ldr.w	r3, [r9, #16]
 801a0c4:	429a      	cmp	r2, r3
 801a0c6:	bfb8      	it	lt
 801a0c8:	460b      	movlt	r3, r1
 801a0ca:	460c      	mov	r4, r1
 801a0cc:	bfbc      	itt	lt
 801a0ce:	464c      	movlt	r4, r9
 801a0d0:	4699      	movlt	r9, r3
 801a0d2:	6927      	ldr	r7, [r4, #16]
 801a0d4:	f8d9 a010 	ldr.w	sl, [r9, #16]
 801a0d8:	68a3      	ldr	r3, [r4, #8]
 801a0da:	6861      	ldr	r1, [r4, #4]
 801a0dc:	eb07 060a 	add.w	r6, r7, sl
 801a0e0:	42b3      	cmp	r3, r6
 801a0e2:	b085      	sub	sp, #20
 801a0e4:	bfb8      	it	lt
 801a0e6:	3101      	addlt	r1, #1
 801a0e8:	f7ff fe90 	bl	8019e0c <_Balloc>
 801a0ec:	b930      	cbnz	r0, 801a0fc <__multiply+0x44>
 801a0ee:	4602      	mov	r2, r0
 801a0f0:	4b44      	ldr	r3, [pc, #272]	; (801a204 <__multiply+0x14c>)
 801a0f2:	4845      	ldr	r0, [pc, #276]	; (801a208 <__multiply+0x150>)
 801a0f4:	f44f 71b1 	mov.w	r1, #354	; 0x162
 801a0f8:	f002 f962 	bl	801c3c0 <__assert_func>
 801a0fc:	f100 0514 	add.w	r5, r0, #20
 801a100:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 801a104:	462b      	mov	r3, r5
 801a106:	2200      	movs	r2, #0
 801a108:	4543      	cmp	r3, r8
 801a10a:	d321      	bcc.n	801a150 <__multiply+0x98>
 801a10c:	f104 0314 	add.w	r3, r4, #20
 801a110:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 801a114:	f109 0314 	add.w	r3, r9, #20
 801a118:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 801a11c:	9202      	str	r2, [sp, #8]
 801a11e:	1b3a      	subs	r2, r7, r4
 801a120:	3a15      	subs	r2, #21
 801a122:	f022 0203 	bic.w	r2, r2, #3
 801a126:	3204      	adds	r2, #4
 801a128:	f104 0115 	add.w	r1, r4, #21
 801a12c:	428f      	cmp	r7, r1
 801a12e:	bf38      	it	cc
 801a130:	2204      	movcc	r2, #4
 801a132:	9201      	str	r2, [sp, #4]
 801a134:	9a02      	ldr	r2, [sp, #8]
 801a136:	9303      	str	r3, [sp, #12]
 801a138:	429a      	cmp	r2, r3
 801a13a:	d80c      	bhi.n	801a156 <__multiply+0x9e>
 801a13c:	2e00      	cmp	r6, #0
 801a13e:	dd03      	ble.n	801a148 <__multiply+0x90>
 801a140:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 801a144:	2b00      	cmp	r3, #0
 801a146:	d05b      	beq.n	801a200 <__multiply+0x148>
 801a148:	6106      	str	r6, [r0, #16]
 801a14a:	b005      	add	sp, #20
 801a14c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a150:	f843 2b04 	str.w	r2, [r3], #4
 801a154:	e7d8      	b.n	801a108 <__multiply+0x50>
 801a156:	f8b3 a000 	ldrh.w	sl, [r3]
 801a15a:	f1ba 0f00 	cmp.w	sl, #0
 801a15e:	d024      	beq.n	801a1aa <__multiply+0xf2>
 801a160:	f104 0e14 	add.w	lr, r4, #20
 801a164:	46a9      	mov	r9, r5
 801a166:	f04f 0c00 	mov.w	ip, #0
 801a16a:	f85e 2b04 	ldr.w	r2, [lr], #4
 801a16e:	f8d9 1000 	ldr.w	r1, [r9]
 801a172:	fa1f fb82 	uxth.w	fp, r2
 801a176:	b289      	uxth	r1, r1
 801a178:	fb0a 110b 	mla	r1, sl, fp, r1
 801a17c:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 801a180:	f8d9 2000 	ldr.w	r2, [r9]
 801a184:	4461      	add	r1, ip
 801a186:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 801a18a:	fb0a c20b 	mla	r2, sl, fp, ip
 801a18e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 801a192:	b289      	uxth	r1, r1
 801a194:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 801a198:	4577      	cmp	r7, lr
 801a19a:	f849 1b04 	str.w	r1, [r9], #4
 801a19e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 801a1a2:	d8e2      	bhi.n	801a16a <__multiply+0xb2>
 801a1a4:	9a01      	ldr	r2, [sp, #4]
 801a1a6:	f845 c002 	str.w	ip, [r5, r2]
 801a1aa:	9a03      	ldr	r2, [sp, #12]
 801a1ac:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 801a1b0:	3304      	adds	r3, #4
 801a1b2:	f1b9 0f00 	cmp.w	r9, #0
 801a1b6:	d021      	beq.n	801a1fc <__multiply+0x144>
 801a1b8:	6829      	ldr	r1, [r5, #0]
 801a1ba:	f104 0c14 	add.w	ip, r4, #20
 801a1be:	46ae      	mov	lr, r5
 801a1c0:	f04f 0a00 	mov.w	sl, #0
 801a1c4:	f8bc b000 	ldrh.w	fp, [ip]
 801a1c8:	f8be 2002 	ldrh.w	r2, [lr, #2]
 801a1cc:	fb09 220b 	mla	r2, r9, fp, r2
 801a1d0:	4452      	add	r2, sl
 801a1d2:	b289      	uxth	r1, r1
 801a1d4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 801a1d8:	f84e 1b04 	str.w	r1, [lr], #4
 801a1dc:	f85c 1b04 	ldr.w	r1, [ip], #4
 801a1e0:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 801a1e4:	f8be 1000 	ldrh.w	r1, [lr]
 801a1e8:	fb09 110a 	mla	r1, r9, sl, r1
 801a1ec:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 801a1f0:	4567      	cmp	r7, ip
 801a1f2:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 801a1f6:	d8e5      	bhi.n	801a1c4 <__multiply+0x10c>
 801a1f8:	9a01      	ldr	r2, [sp, #4]
 801a1fa:	50a9      	str	r1, [r5, r2]
 801a1fc:	3504      	adds	r5, #4
 801a1fe:	e799      	b.n	801a134 <__multiply+0x7c>
 801a200:	3e01      	subs	r6, #1
 801a202:	e79b      	b.n	801a13c <__multiply+0x84>
 801a204:	0801dbb3 	.word	0x0801dbb3
 801a208:	0801dbc4 	.word	0x0801dbc4

0801a20c <__pow5mult>:
 801a20c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801a210:	4615      	mov	r5, r2
 801a212:	f012 0203 	ands.w	r2, r2, #3
 801a216:	4606      	mov	r6, r0
 801a218:	460f      	mov	r7, r1
 801a21a:	d007      	beq.n	801a22c <__pow5mult+0x20>
 801a21c:	4c25      	ldr	r4, [pc, #148]	; (801a2b4 <__pow5mult+0xa8>)
 801a21e:	3a01      	subs	r2, #1
 801a220:	2300      	movs	r3, #0
 801a222:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801a226:	f7ff fe53 	bl	8019ed0 <__multadd>
 801a22a:	4607      	mov	r7, r0
 801a22c:	10ad      	asrs	r5, r5, #2
 801a22e:	d03d      	beq.n	801a2ac <__pow5mult+0xa0>
 801a230:	69f4      	ldr	r4, [r6, #28]
 801a232:	b97c      	cbnz	r4, 801a254 <__pow5mult+0x48>
 801a234:	2010      	movs	r0, #16
 801a236:	f7fd fca5 	bl	8017b84 <malloc>
 801a23a:	4602      	mov	r2, r0
 801a23c:	61f0      	str	r0, [r6, #28]
 801a23e:	b928      	cbnz	r0, 801a24c <__pow5mult+0x40>
 801a240:	4b1d      	ldr	r3, [pc, #116]	; (801a2b8 <__pow5mult+0xac>)
 801a242:	481e      	ldr	r0, [pc, #120]	; (801a2bc <__pow5mult+0xb0>)
 801a244:	f240 11b3 	movw	r1, #435	; 0x1b3
 801a248:	f002 f8ba 	bl	801c3c0 <__assert_func>
 801a24c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801a250:	6004      	str	r4, [r0, #0]
 801a252:	60c4      	str	r4, [r0, #12]
 801a254:	f8d6 801c 	ldr.w	r8, [r6, #28]
 801a258:	f8d8 4008 	ldr.w	r4, [r8, #8]
 801a25c:	b94c      	cbnz	r4, 801a272 <__pow5mult+0x66>
 801a25e:	f240 2171 	movw	r1, #625	; 0x271
 801a262:	4630      	mov	r0, r6
 801a264:	f7ff ff12 	bl	801a08c <__i2b>
 801a268:	2300      	movs	r3, #0
 801a26a:	f8c8 0008 	str.w	r0, [r8, #8]
 801a26e:	4604      	mov	r4, r0
 801a270:	6003      	str	r3, [r0, #0]
 801a272:	f04f 0900 	mov.w	r9, #0
 801a276:	07eb      	lsls	r3, r5, #31
 801a278:	d50a      	bpl.n	801a290 <__pow5mult+0x84>
 801a27a:	4639      	mov	r1, r7
 801a27c:	4622      	mov	r2, r4
 801a27e:	4630      	mov	r0, r6
 801a280:	f7ff ff1a 	bl	801a0b8 <__multiply>
 801a284:	4639      	mov	r1, r7
 801a286:	4680      	mov	r8, r0
 801a288:	4630      	mov	r0, r6
 801a28a:	f7ff fdff 	bl	8019e8c <_Bfree>
 801a28e:	4647      	mov	r7, r8
 801a290:	106d      	asrs	r5, r5, #1
 801a292:	d00b      	beq.n	801a2ac <__pow5mult+0xa0>
 801a294:	6820      	ldr	r0, [r4, #0]
 801a296:	b938      	cbnz	r0, 801a2a8 <__pow5mult+0x9c>
 801a298:	4622      	mov	r2, r4
 801a29a:	4621      	mov	r1, r4
 801a29c:	4630      	mov	r0, r6
 801a29e:	f7ff ff0b 	bl	801a0b8 <__multiply>
 801a2a2:	6020      	str	r0, [r4, #0]
 801a2a4:	f8c0 9000 	str.w	r9, [r0]
 801a2a8:	4604      	mov	r4, r0
 801a2aa:	e7e4      	b.n	801a276 <__pow5mult+0x6a>
 801a2ac:	4638      	mov	r0, r7
 801a2ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801a2b2:	bf00      	nop
 801a2b4:	0801dd10 	.word	0x0801dd10
 801a2b8:	0801db44 	.word	0x0801db44
 801a2bc:	0801dbc4 	.word	0x0801dbc4

0801a2c0 <__lshift>:
 801a2c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801a2c4:	460c      	mov	r4, r1
 801a2c6:	6849      	ldr	r1, [r1, #4]
 801a2c8:	6923      	ldr	r3, [r4, #16]
 801a2ca:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801a2ce:	68a3      	ldr	r3, [r4, #8]
 801a2d0:	4607      	mov	r7, r0
 801a2d2:	4691      	mov	r9, r2
 801a2d4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801a2d8:	f108 0601 	add.w	r6, r8, #1
 801a2dc:	42b3      	cmp	r3, r6
 801a2de:	db0b      	blt.n	801a2f8 <__lshift+0x38>
 801a2e0:	4638      	mov	r0, r7
 801a2e2:	f7ff fd93 	bl	8019e0c <_Balloc>
 801a2e6:	4605      	mov	r5, r0
 801a2e8:	b948      	cbnz	r0, 801a2fe <__lshift+0x3e>
 801a2ea:	4602      	mov	r2, r0
 801a2ec:	4b28      	ldr	r3, [pc, #160]	; (801a390 <__lshift+0xd0>)
 801a2ee:	4829      	ldr	r0, [pc, #164]	; (801a394 <__lshift+0xd4>)
 801a2f0:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 801a2f4:	f002 f864 	bl	801c3c0 <__assert_func>
 801a2f8:	3101      	adds	r1, #1
 801a2fa:	005b      	lsls	r3, r3, #1
 801a2fc:	e7ee      	b.n	801a2dc <__lshift+0x1c>
 801a2fe:	2300      	movs	r3, #0
 801a300:	f100 0114 	add.w	r1, r0, #20
 801a304:	f100 0210 	add.w	r2, r0, #16
 801a308:	4618      	mov	r0, r3
 801a30a:	4553      	cmp	r3, sl
 801a30c:	db33      	blt.n	801a376 <__lshift+0xb6>
 801a30e:	6920      	ldr	r0, [r4, #16]
 801a310:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801a314:	f104 0314 	add.w	r3, r4, #20
 801a318:	f019 091f 	ands.w	r9, r9, #31
 801a31c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801a320:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 801a324:	d02b      	beq.n	801a37e <__lshift+0xbe>
 801a326:	f1c9 0e20 	rsb	lr, r9, #32
 801a32a:	468a      	mov	sl, r1
 801a32c:	2200      	movs	r2, #0
 801a32e:	6818      	ldr	r0, [r3, #0]
 801a330:	fa00 f009 	lsl.w	r0, r0, r9
 801a334:	4310      	orrs	r0, r2
 801a336:	f84a 0b04 	str.w	r0, [sl], #4
 801a33a:	f853 2b04 	ldr.w	r2, [r3], #4
 801a33e:	459c      	cmp	ip, r3
 801a340:	fa22 f20e 	lsr.w	r2, r2, lr
 801a344:	d8f3      	bhi.n	801a32e <__lshift+0x6e>
 801a346:	ebac 0304 	sub.w	r3, ip, r4
 801a34a:	3b15      	subs	r3, #21
 801a34c:	f023 0303 	bic.w	r3, r3, #3
 801a350:	3304      	adds	r3, #4
 801a352:	f104 0015 	add.w	r0, r4, #21
 801a356:	4584      	cmp	ip, r0
 801a358:	bf38      	it	cc
 801a35a:	2304      	movcc	r3, #4
 801a35c:	50ca      	str	r2, [r1, r3]
 801a35e:	b10a      	cbz	r2, 801a364 <__lshift+0xa4>
 801a360:	f108 0602 	add.w	r6, r8, #2
 801a364:	3e01      	subs	r6, #1
 801a366:	4638      	mov	r0, r7
 801a368:	612e      	str	r6, [r5, #16]
 801a36a:	4621      	mov	r1, r4
 801a36c:	f7ff fd8e 	bl	8019e8c <_Bfree>
 801a370:	4628      	mov	r0, r5
 801a372:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801a376:	f842 0f04 	str.w	r0, [r2, #4]!
 801a37a:	3301      	adds	r3, #1
 801a37c:	e7c5      	b.n	801a30a <__lshift+0x4a>
 801a37e:	3904      	subs	r1, #4
 801a380:	f853 2b04 	ldr.w	r2, [r3], #4
 801a384:	f841 2f04 	str.w	r2, [r1, #4]!
 801a388:	459c      	cmp	ip, r3
 801a38a:	d8f9      	bhi.n	801a380 <__lshift+0xc0>
 801a38c:	e7ea      	b.n	801a364 <__lshift+0xa4>
 801a38e:	bf00      	nop
 801a390:	0801dbb3 	.word	0x0801dbb3
 801a394:	0801dbc4 	.word	0x0801dbc4

0801a398 <__mcmp>:
 801a398:	b530      	push	{r4, r5, lr}
 801a39a:	6902      	ldr	r2, [r0, #16]
 801a39c:	690c      	ldr	r4, [r1, #16]
 801a39e:	1b12      	subs	r2, r2, r4
 801a3a0:	d10e      	bne.n	801a3c0 <__mcmp+0x28>
 801a3a2:	f100 0314 	add.w	r3, r0, #20
 801a3a6:	3114      	adds	r1, #20
 801a3a8:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 801a3ac:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 801a3b0:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 801a3b4:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 801a3b8:	42a5      	cmp	r5, r4
 801a3ba:	d003      	beq.n	801a3c4 <__mcmp+0x2c>
 801a3bc:	d305      	bcc.n	801a3ca <__mcmp+0x32>
 801a3be:	2201      	movs	r2, #1
 801a3c0:	4610      	mov	r0, r2
 801a3c2:	bd30      	pop	{r4, r5, pc}
 801a3c4:	4283      	cmp	r3, r0
 801a3c6:	d3f3      	bcc.n	801a3b0 <__mcmp+0x18>
 801a3c8:	e7fa      	b.n	801a3c0 <__mcmp+0x28>
 801a3ca:	f04f 32ff 	mov.w	r2, #4294967295
 801a3ce:	e7f7      	b.n	801a3c0 <__mcmp+0x28>

0801a3d0 <__mdiff>:
 801a3d0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a3d4:	460c      	mov	r4, r1
 801a3d6:	4606      	mov	r6, r0
 801a3d8:	4611      	mov	r1, r2
 801a3da:	4620      	mov	r0, r4
 801a3dc:	4690      	mov	r8, r2
 801a3de:	f7ff ffdb 	bl	801a398 <__mcmp>
 801a3e2:	1e05      	subs	r5, r0, #0
 801a3e4:	d110      	bne.n	801a408 <__mdiff+0x38>
 801a3e6:	4629      	mov	r1, r5
 801a3e8:	4630      	mov	r0, r6
 801a3ea:	f7ff fd0f 	bl	8019e0c <_Balloc>
 801a3ee:	b930      	cbnz	r0, 801a3fe <__mdiff+0x2e>
 801a3f0:	4b3a      	ldr	r3, [pc, #232]	; (801a4dc <__mdiff+0x10c>)
 801a3f2:	4602      	mov	r2, r0
 801a3f4:	f240 2137 	movw	r1, #567	; 0x237
 801a3f8:	4839      	ldr	r0, [pc, #228]	; (801a4e0 <__mdiff+0x110>)
 801a3fa:	f001 ffe1 	bl	801c3c0 <__assert_func>
 801a3fe:	2301      	movs	r3, #1
 801a400:	e9c0 3504 	strd	r3, r5, [r0, #16]
 801a404:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a408:	bfa4      	itt	ge
 801a40a:	4643      	movge	r3, r8
 801a40c:	46a0      	movge	r8, r4
 801a40e:	4630      	mov	r0, r6
 801a410:	f8d8 1004 	ldr.w	r1, [r8, #4]
 801a414:	bfa6      	itte	ge
 801a416:	461c      	movge	r4, r3
 801a418:	2500      	movge	r5, #0
 801a41a:	2501      	movlt	r5, #1
 801a41c:	f7ff fcf6 	bl	8019e0c <_Balloc>
 801a420:	b920      	cbnz	r0, 801a42c <__mdiff+0x5c>
 801a422:	4b2e      	ldr	r3, [pc, #184]	; (801a4dc <__mdiff+0x10c>)
 801a424:	4602      	mov	r2, r0
 801a426:	f240 2145 	movw	r1, #581	; 0x245
 801a42a:	e7e5      	b.n	801a3f8 <__mdiff+0x28>
 801a42c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 801a430:	6926      	ldr	r6, [r4, #16]
 801a432:	60c5      	str	r5, [r0, #12]
 801a434:	f104 0914 	add.w	r9, r4, #20
 801a438:	f108 0514 	add.w	r5, r8, #20
 801a43c:	f100 0e14 	add.w	lr, r0, #20
 801a440:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 801a444:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 801a448:	f108 0210 	add.w	r2, r8, #16
 801a44c:	46f2      	mov	sl, lr
 801a44e:	2100      	movs	r1, #0
 801a450:	f859 3b04 	ldr.w	r3, [r9], #4
 801a454:	f852 bf04 	ldr.w	fp, [r2, #4]!
 801a458:	fa11 f88b 	uxtah	r8, r1, fp
 801a45c:	b299      	uxth	r1, r3
 801a45e:	0c1b      	lsrs	r3, r3, #16
 801a460:	eba8 0801 	sub.w	r8, r8, r1
 801a464:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 801a468:	eb03 4328 	add.w	r3, r3, r8, asr #16
 801a46c:	fa1f f888 	uxth.w	r8, r8
 801a470:	1419      	asrs	r1, r3, #16
 801a472:	454e      	cmp	r6, r9
 801a474:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 801a478:	f84a 3b04 	str.w	r3, [sl], #4
 801a47c:	d8e8      	bhi.n	801a450 <__mdiff+0x80>
 801a47e:	1b33      	subs	r3, r6, r4
 801a480:	3b15      	subs	r3, #21
 801a482:	f023 0303 	bic.w	r3, r3, #3
 801a486:	3304      	adds	r3, #4
 801a488:	3415      	adds	r4, #21
 801a48a:	42a6      	cmp	r6, r4
 801a48c:	bf38      	it	cc
 801a48e:	2304      	movcc	r3, #4
 801a490:	441d      	add	r5, r3
 801a492:	4473      	add	r3, lr
 801a494:	469e      	mov	lr, r3
 801a496:	462e      	mov	r6, r5
 801a498:	4566      	cmp	r6, ip
 801a49a:	d30e      	bcc.n	801a4ba <__mdiff+0xea>
 801a49c:	f10c 0203 	add.w	r2, ip, #3
 801a4a0:	1b52      	subs	r2, r2, r5
 801a4a2:	f022 0203 	bic.w	r2, r2, #3
 801a4a6:	3d03      	subs	r5, #3
 801a4a8:	45ac      	cmp	ip, r5
 801a4aa:	bf38      	it	cc
 801a4ac:	2200      	movcc	r2, #0
 801a4ae:	4413      	add	r3, r2
 801a4b0:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 801a4b4:	b17a      	cbz	r2, 801a4d6 <__mdiff+0x106>
 801a4b6:	6107      	str	r7, [r0, #16]
 801a4b8:	e7a4      	b.n	801a404 <__mdiff+0x34>
 801a4ba:	f856 8b04 	ldr.w	r8, [r6], #4
 801a4be:	fa11 f288 	uxtah	r2, r1, r8
 801a4c2:	1414      	asrs	r4, r2, #16
 801a4c4:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 801a4c8:	b292      	uxth	r2, r2
 801a4ca:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 801a4ce:	f84e 2b04 	str.w	r2, [lr], #4
 801a4d2:	1421      	asrs	r1, r4, #16
 801a4d4:	e7e0      	b.n	801a498 <__mdiff+0xc8>
 801a4d6:	3f01      	subs	r7, #1
 801a4d8:	e7ea      	b.n	801a4b0 <__mdiff+0xe0>
 801a4da:	bf00      	nop
 801a4dc:	0801dbb3 	.word	0x0801dbb3
 801a4e0:	0801dbc4 	.word	0x0801dbc4

0801a4e4 <__ulp>:
 801a4e4:	b082      	sub	sp, #8
 801a4e6:	ed8d 0b00 	vstr	d0, [sp]
 801a4ea:	9a01      	ldr	r2, [sp, #4]
 801a4ec:	4b0f      	ldr	r3, [pc, #60]	; (801a52c <__ulp+0x48>)
 801a4ee:	4013      	ands	r3, r2
 801a4f0:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 801a4f4:	2b00      	cmp	r3, #0
 801a4f6:	dc08      	bgt.n	801a50a <__ulp+0x26>
 801a4f8:	425b      	negs	r3, r3
 801a4fa:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 801a4fe:	ea4f 5223 	mov.w	r2, r3, asr #20
 801a502:	da04      	bge.n	801a50e <__ulp+0x2a>
 801a504:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 801a508:	4113      	asrs	r3, r2
 801a50a:	2200      	movs	r2, #0
 801a50c:	e008      	b.n	801a520 <__ulp+0x3c>
 801a50e:	f1a2 0314 	sub.w	r3, r2, #20
 801a512:	2b1e      	cmp	r3, #30
 801a514:	bfda      	itte	le
 801a516:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 801a51a:	40da      	lsrle	r2, r3
 801a51c:	2201      	movgt	r2, #1
 801a51e:	2300      	movs	r3, #0
 801a520:	4619      	mov	r1, r3
 801a522:	4610      	mov	r0, r2
 801a524:	ec41 0b10 	vmov	d0, r0, r1
 801a528:	b002      	add	sp, #8
 801a52a:	4770      	bx	lr
 801a52c:	7ff00000 	.word	0x7ff00000

0801a530 <__b2d>:
 801a530:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801a534:	6906      	ldr	r6, [r0, #16]
 801a536:	f100 0814 	add.w	r8, r0, #20
 801a53a:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 801a53e:	1f37      	subs	r7, r6, #4
 801a540:	f856 2c04 	ldr.w	r2, [r6, #-4]
 801a544:	4610      	mov	r0, r2
 801a546:	f7ff fd53 	bl	8019ff0 <__hi0bits>
 801a54a:	f1c0 0320 	rsb	r3, r0, #32
 801a54e:	280a      	cmp	r0, #10
 801a550:	600b      	str	r3, [r1, #0]
 801a552:	491b      	ldr	r1, [pc, #108]	; (801a5c0 <__b2d+0x90>)
 801a554:	dc15      	bgt.n	801a582 <__b2d+0x52>
 801a556:	f1c0 0c0b 	rsb	ip, r0, #11
 801a55a:	fa22 f30c 	lsr.w	r3, r2, ip
 801a55e:	45b8      	cmp	r8, r7
 801a560:	ea43 0501 	orr.w	r5, r3, r1
 801a564:	bf34      	ite	cc
 801a566:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 801a56a:	2300      	movcs	r3, #0
 801a56c:	3015      	adds	r0, #21
 801a56e:	fa02 f000 	lsl.w	r0, r2, r0
 801a572:	fa23 f30c 	lsr.w	r3, r3, ip
 801a576:	4303      	orrs	r3, r0
 801a578:	461c      	mov	r4, r3
 801a57a:	ec45 4b10 	vmov	d0, r4, r5
 801a57e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801a582:	45b8      	cmp	r8, r7
 801a584:	bf3a      	itte	cc
 801a586:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 801a58a:	f1a6 0708 	subcc.w	r7, r6, #8
 801a58e:	2300      	movcs	r3, #0
 801a590:	380b      	subs	r0, #11
 801a592:	d012      	beq.n	801a5ba <__b2d+0x8a>
 801a594:	f1c0 0120 	rsb	r1, r0, #32
 801a598:	fa23 f401 	lsr.w	r4, r3, r1
 801a59c:	4082      	lsls	r2, r0
 801a59e:	4322      	orrs	r2, r4
 801a5a0:	4547      	cmp	r7, r8
 801a5a2:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 801a5a6:	bf8c      	ite	hi
 801a5a8:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 801a5ac:	2200      	movls	r2, #0
 801a5ae:	4083      	lsls	r3, r0
 801a5b0:	40ca      	lsrs	r2, r1
 801a5b2:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 801a5b6:	4313      	orrs	r3, r2
 801a5b8:	e7de      	b.n	801a578 <__b2d+0x48>
 801a5ba:	ea42 0501 	orr.w	r5, r2, r1
 801a5be:	e7db      	b.n	801a578 <__b2d+0x48>
 801a5c0:	3ff00000 	.word	0x3ff00000

0801a5c4 <__d2b>:
 801a5c4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801a5c8:	460f      	mov	r7, r1
 801a5ca:	2101      	movs	r1, #1
 801a5cc:	ec59 8b10 	vmov	r8, r9, d0
 801a5d0:	4616      	mov	r6, r2
 801a5d2:	f7ff fc1b 	bl	8019e0c <_Balloc>
 801a5d6:	4604      	mov	r4, r0
 801a5d8:	b930      	cbnz	r0, 801a5e8 <__d2b+0x24>
 801a5da:	4602      	mov	r2, r0
 801a5dc:	4b24      	ldr	r3, [pc, #144]	; (801a670 <__d2b+0xac>)
 801a5de:	4825      	ldr	r0, [pc, #148]	; (801a674 <__d2b+0xb0>)
 801a5e0:	f240 310f 	movw	r1, #783	; 0x30f
 801a5e4:	f001 feec 	bl	801c3c0 <__assert_func>
 801a5e8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 801a5ec:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801a5f0:	bb2d      	cbnz	r5, 801a63e <__d2b+0x7a>
 801a5f2:	9301      	str	r3, [sp, #4]
 801a5f4:	f1b8 0300 	subs.w	r3, r8, #0
 801a5f8:	d026      	beq.n	801a648 <__d2b+0x84>
 801a5fa:	4668      	mov	r0, sp
 801a5fc:	9300      	str	r3, [sp, #0]
 801a5fe:	f7ff fd17 	bl	801a030 <__lo0bits>
 801a602:	e9dd 1200 	ldrd	r1, r2, [sp]
 801a606:	b1e8      	cbz	r0, 801a644 <__d2b+0x80>
 801a608:	f1c0 0320 	rsb	r3, r0, #32
 801a60c:	fa02 f303 	lsl.w	r3, r2, r3
 801a610:	430b      	orrs	r3, r1
 801a612:	40c2      	lsrs	r2, r0
 801a614:	6163      	str	r3, [r4, #20]
 801a616:	9201      	str	r2, [sp, #4]
 801a618:	9b01      	ldr	r3, [sp, #4]
 801a61a:	61a3      	str	r3, [r4, #24]
 801a61c:	2b00      	cmp	r3, #0
 801a61e:	bf14      	ite	ne
 801a620:	2202      	movne	r2, #2
 801a622:	2201      	moveq	r2, #1
 801a624:	6122      	str	r2, [r4, #16]
 801a626:	b1bd      	cbz	r5, 801a658 <__d2b+0x94>
 801a628:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 801a62c:	4405      	add	r5, r0
 801a62e:	603d      	str	r5, [r7, #0]
 801a630:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 801a634:	6030      	str	r0, [r6, #0]
 801a636:	4620      	mov	r0, r4
 801a638:	b003      	add	sp, #12
 801a63a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801a63e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 801a642:	e7d6      	b.n	801a5f2 <__d2b+0x2e>
 801a644:	6161      	str	r1, [r4, #20]
 801a646:	e7e7      	b.n	801a618 <__d2b+0x54>
 801a648:	a801      	add	r0, sp, #4
 801a64a:	f7ff fcf1 	bl	801a030 <__lo0bits>
 801a64e:	9b01      	ldr	r3, [sp, #4]
 801a650:	6163      	str	r3, [r4, #20]
 801a652:	3020      	adds	r0, #32
 801a654:	2201      	movs	r2, #1
 801a656:	e7e5      	b.n	801a624 <__d2b+0x60>
 801a658:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801a65c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 801a660:	6038      	str	r0, [r7, #0]
 801a662:	6918      	ldr	r0, [r3, #16]
 801a664:	f7ff fcc4 	bl	8019ff0 <__hi0bits>
 801a668:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801a66c:	e7e2      	b.n	801a634 <__d2b+0x70>
 801a66e:	bf00      	nop
 801a670:	0801dbb3 	.word	0x0801dbb3
 801a674:	0801dbc4 	.word	0x0801dbc4

0801a678 <__ratio>:
 801a678:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a67c:	4688      	mov	r8, r1
 801a67e:	4669      	mov	r1, sp
 801a680:	4681      	mov	r9, r0
 801a682:	f7ff ff55 	bl	801a530 <__b2d>
 801a686:	a901      	add	r1, sp, #4
 801a688:	4640      	mov	r0, r8
 801a68a:	ec55 4b10 	vmov	r4, r5, d0
 801a68e:	f7ff ff4f 	bl	801a530 <__b2d>
 801a692:	f8d9 3010 	ldr.w	r3, [r9, #16]
 801a696:	f8d8 2010 	ldr.w	r2, [r8, #16]
 801a69a:	eba3 0c02 	sub.w	ip, r3, r2
 801a69e:	e9dd 3200 	ldrd	r3, r2, [sp]
 801a6a2:	1a9b      	subs	r3, r3, r2
 801a6a4:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 801a6a8:	ec51 0b10 	vmov	r0, r1, d0
 801a6ac:	2b00      	cmp	r3, #0
 801a6ae:	bfd6      	itet	le
 801a6b0:	460a      	movle	r2, r1
 801a6b2:	462a      	movgt	r2, r5
 801a6b4:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 801a6b8:	468b      	mov	fp, r1
 801a6ba:	462f      	mov	r7, r5
 801a6bc:	bfd4      	ite	le
 801a6be:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 801a6c2:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 801a6c6:	4620      	mov	r0, r4
 801a6c8:	ee10 2a10 	vmov	r2, s0
 801a6cc:	465b      	mov	r3, fp
 801a6ce:	4639      	mov	r1, r7
 801a6d0:	f7e6 f8ec 	bl	80008ac <__aeabi_ddiv>
 801a6d4:	ec41 0b10 	vmov	d0, r0, r1
 801a6d8:	b003      	add	sp, #12
 801a6da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801a6de <__copybits>:
 801a6de:	3901      	subs	r1, #1
 801a6e0:	b570      	push	{r4, r5, r6, lr}
 801a6e2:	1149      	asrs	r1, r1, #5
 801a6e4:	6914      	ldr	r4, [r2, #16]
 801a6e6:	3101      	adds	r1, #1
 801a6e8:	f102 0314 	add.w	r3, r2, #20
 801a6ec:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 801a6f0:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 801a6f4:	1f05      	subs	r5, r0, #4
 801a6f6:	42a3      	cmp	r3, r4
 801a6f8:	d30c      	bcc.n	801a714 <__copybits+0x36>
 801a6fa:	1aa3      	subs	r3, r4, r2
 801a6fc:	3b11      	subs	r3, #17
 801a6fe:	f023 0303 	bic.w	r3, r3, #3
 801a702:	3211      	adds	r2, #17
 801a704:	42a2      	cmp	r2, r4
 801a706:	bf88      	it	hi
 801a708:	2300      	movhi	r3, #0
 801a70a:	4418      	add	r0, r3
 801a70c:	2300      	movs	r3, #0
 801a70e:	4288      	cmp	r0, r1
 801a710:	d305      	bcc.n	801a71e <__copybits+0x40>
 801a712:	bd70      	pop	{r4, r5, r6, pc}
 801a714:	f853 6b04 	ldr.w	r6, [r3], #4
 801a718:	f845 6f04 	str.w	r6, [r5, #4]!
 801a71c:	e7eb      	b.n	801a6f6 <__copybits+0x18>
 801a71e:	f840 3b04 	str.w	r3, [r0], #4
 801a722:	e7f4      	b.n	801a70e <__copybits+0x30>

0801a724 <__any_on>:
 801a724:	f100 0214 	add.w	r2, r0, #20
 801a728:	6900      	ldr	r0, [r0, #16]
 801a72a:	114b      	asrs	r3, r1, #5
 801a72c:	4298      	cmp	r0, r3
 801a72e:	b510      	push	{r4, lr}
 801a730:	db11      	blt.n	801a756 <__any_on+0x32>
 801a732:	dd0a      	ble.n	801a74a <__any_on+0x26>
 801a734:	f011 011f 	ands.w	r1, r1, #31
 801a738:	d007      	beq.n	801a74a <__any_on+0x26>
 801a73a:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 801a73e:	fa24 f001 	lsr.w	r0, r4, r1
 801a742:	fa00 f101 	lsl.w	r1, r0, r1
 801a746:	428c      	cmp	r4, r1
 801a748:	d10b      	bne.n	801a762 <__any_on+0x3e>
 801a74a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801a74e:	4293      	cmp	r3, r2
 801a750:	d803      	bhi.n	801a75a <__any_on+0x36>
 801a752:	2000      	movs	r0, #0
 801a754:	bd10      	pop	{r4, pc}
 801a756:	4603      	mov	r3, r0
 801a758:	e7f7      	b.n	801a74a <__any_on+0x26>
 801a75a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801a75e:	2900      	cmp	r1, #0
 801a760:	d0f5      	beq.n	801a74e <__any_on+0x2a>
 801a762:	2001      	movs	r0, #1
 801a764:	e7f6      	b.n	801a754 <__any_on+0x30>

0801a766 <sulp>:
 801a766:	b570      	push	{r4, r5, r6, lr}
 801a768:	4604      	mov	r4, r0
 801a76a:	460d      	mov	r5, r1
 801a76c:	ec45 4b10 	vmov	d0, r4, r5
 801a770:	4616      	mov	r6, r2
 801a772:	f7ff feb7 	bl	801a4e4 <__ulp>
 801a776:	ec51 0b10 	vmov	r0, r1, d0
 801a77a:	b17e      	cbz	r6, 801a79c <sulp+0x36>
 801a77c:	f3c5 530a 	ubfx	r3, r5, #20, #11
 801a780:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 801a784:	2b00      	cmp	r3, #0
 801a786:	dd09      	ble.n	801a79c <sulp+0x36>
 801a788:	051b      	lsls	r3, r3, #20
 801a78a:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 801a78e:	2400      	movs	r4, #0
 801a790:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 801a794:	4622      	mov	r2, r4
 801a796:	462b      	mov	r3, r5
 801a798:	f7e5 ff5e 	bl	8000658 <__aeabi_dmul>
 801a79c:	bd70      	pop	{r4, r5, r6, pc}
	...

0801a7a0 <_strtod_l>:
 801a7a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a7a4:	ed2d 8b02 	vpush	{d8}
 801a7a8:	b09b      	sub	sp, #108	; 0x6c
 801a7aa:	4604      	mov	r4, r0
 801a7ac:	9213      	str	r2, [sp, #76]	; 0x4c
 801a7ae:	2200      	movs	r2, #0
 801a7b0:	9216      	str	r2, [sp, #88]	; 0x58
 801a7b2:	460d      	mov	r5, r1
 801a7b4:	f04f 0800 	mov.w	r8, #0
 801a7b8:	f04f 0900 	mov.w	r9, #0
 801a7bc:	460a      	mov	r2, r1
 801a7be:	9215      	str	r2, [sp, #84]	; 0x54
 801a7c0:	7811      	ldrb	r1, [r2, #0]
 801a7c2:	292b      	cmp	r1, #43	; 0x2b
 801a7c4:	d04c      	beq.n	801a860 <_strtod_l+0xc0>
 801a7c6:	d83a      	bhi.n	801a83e <_strtod_l+0x9e>
 801a7c8:	290d      	cmp	r1, #13
 801a7ca:	d834      	bhi.n	801a836 <_strtod_l+0x96>
 801a7cc:	2908      	cmp	r1, #8
 801a7ce:	d834      	bhi.n	801a83a <_strtod_l+0x9a>
 801a7d0:	2900      	cmp	r1, #0
 801a7d2:	d03d      	beq.n	801a850 <_strtod_l+0xb0>
 801a7d4:	2200      	movs	r2, #0
 801a7d6:	920a      	str	r2, [sp, #40]	; 0x28
 801a7d8:	9e15      	ldr	r6, [sp, #84]	; 0x54
 801a7da:	7832      	ldrb	r2, [r6, #0]
 801a7dc:	2a30      	cmp	r2, #48	; 0x30
 801a7de:	f040 80b4 	bne.w	801a94a <_strtod_l+0x1aa>
 801a7e2:	7872      	ldrb	r2, [r6, #1]
 801a7e4:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 801a7e8:	2a58      	cmp	r2, #88	; 0x58
 801a7ea:	d170      	bne.n	801a8ce <_strtod_l+0x12e>
 801a7ec:	9302      	str	r3, [sp, #8]
 801a7ee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801a7f0:	9301      	str	r3, [sp, #4]
 801a7f2:	ab16      	add	r3, sp, #88	; 0x58
 801a7f4:	9300      	str	r3, [sp, #0]
 801a7f6:	4a8e      	ldr	r2, [pc, #568]	; (801aa30 <_strtod_l+0x290>)
 801a7f8:	ab17      	add	r3, sp, #92	; 0x5c
 801a7fa:	a915      	add	r1, sp, #84	; 0x54
 801a7fc:	4620      	mov	r0, r4
 801a7fe:	f001 fe65 	bl	801c4cc <__gethex>
 801a802:	f010 070f 	ands.w	r7, r0, #15
 801a806:	4605      	mov	r5, r0
 801a808:	d005      	beq.n	801a816 <_strtod_l+0x76>
 801a80a:	2f06      	cmp	r7, #6
 801a80c:	d12a      	bne.n	801a864 <_strtod_l+0xc4>
 801a80e:	3601      	adds	r6, #1
 801a810:	2300      	movs	r3, #0
 801a812:	9615      	str	r6, [sp, #84]	; 0x54
 801a814:	930a      	str	r3, [sp, #40]	; 0x28
 801a816:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 801a818:	2b00      	cmp	r3, #0
 801a81a:	f040 857f 	bne.w	801b31c <_strtod_l+0xb7c>
 801a81e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801a820:	b1db      	cbz	r3, 801a85a <_strtod_l+0xba>
 801a822:	4642      	mov	r2, r8
 801a824:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 801a828:	ec43 2b10 	vmov	d0, r2, r3
 801a82c:	b01b      	add	sp, #108	; 0x6c
 801a82e:	ecbd 8b02 	vpop	{d8}
 801a832:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a836:	2920      	cmp	r1, #32
 801a838:	d1cc      	bne.n	801a7d4 <_strtod_l+0x34>
 801a83a:	3201      	adds	r2, #1
 801a83c:	e7bf      	b.n	801a7be <_strtod_l+0x1e>
 801a83e:	292d      	cmp	r1, #45	; 0x2d
 801a840:	d1c8      	bne.n	801a7d4 <_strtod_l+0x34>
 801a842:	2101      	movs	r1, #1
 801a844:	910a      	str	r1, [sp, #40]	; 0x28
 801a846:	1c51      	adds	r1, r2, #1
 801a848:	9115      	str	r1, [sp, #84]	; 0x54
 801a84a:	7852      	ldrb	r2, [r2, #1]
 801a84c:	2a00      	cmp	r2, #0
 801a84e:	d1c3      	bne.n	801a7d8 <_strtod_l+0x38>
 801a850:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 801a852:	9515      	str	r5, [sp, #84]	; 0x54
 801a854:	2b00      	cmp	r3, #0
 801a856:	f040 855f 	bne.w	801b318 <_strtod_l+0xb78>
 801a85a:	4642      	mov	r2, r8
 801a85c:	464b      	mov	r3, r9
 801a85e:	e7e3      	b.n	801a828 <_strtod_l+0x88>
 801a860:	2100      	movs	r1, #0
 801a862:	e7ef      	b.n	801a844 <_strtod_l+0xa4>
 801a864:	9a16      	ldr	r2, [sp, #88]	; 0x58
 801a866:	b13a      	cbz	r2, 801a878 <_strtod_l+0xd8>
 801a868:	2135      	movs	r1, #53	; 0x35
 801a86a:	a818      	add	r0, sp, #96	; 0x60
 801a86c:	f7ff ff37 	bl	801a6de <__copybits>
 801a870:	9916      	ldr	r1, [sp, #88]	; 0x58
 801a872:	4620      	mov	r0, r4
 801a874:	f7ff fb0a 	bl	8019e8c <_Bfree>
 801a878:	3f01      	subs	r7, #1
 801a87a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 801a87c:	2f04      	cmp	r7, #4
 801a87e:	d806      	bhi.n	801a88e <_strtod_l+0xee>
 801a880:	e8df f007 	tbb	[pc, r7]
 801a884:	201d0314 	.word	0x201d0314
 801a888:	14          	.byte	0x14
 801a889:	00          	.byte	0x00
 801a88a:	e9dd 8918 	ldrd	r8, r9, [sp, #96]	; 0x60
 801a88e:	05e9      	lsls	r1, r5, #23
 801a890:	bf48      	it	mi
 801a892:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 801a896:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 801a89a:	0d1b      	lsrs	r3, r3, #20
 801a89c:	051b      	lsls	r3, r3, #20
 801a89e:	2b00      	cmp	r3, #0
 801a8a0:	d1b9      	bne.n	801a816 <_strtod_l+0x76>
 801a8a2:	f7fe fbad 	bl	8019000 <__errno>
 801a8a6:	2322      	movs	r3, #34	; 0x22
 801a8a8:	6003      	str	r3, [r0, #0]
 801a8aa:	e7b4      	b.n	801a816 <_strtod_l+0x76>
 801a8ac:	e9dd 8318 	ldrd	r8, r3, [sp, #96]	; 0x60
 801a8b0:	f202 4233 	addw	r2, r2, #1075	; 0x433
 801a8b4:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 801a8b8:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 801a8bc:	e7e7      	b.n	801a88e <_strtod_l+0xee>
 801a8be:	f8df 9178 	ldr.w	r9, [pc, #376]	; 801aa38 <_strtod_l+0x298>
 801a8c2:	e7e4      	b.n	801a88e <_strtod_l+0xee>
 801a8c4:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 801a8c8:	f04f 38ff 	mov.w	r8, #4294967295
 801a8cc:	e7df      	b.n	801a88e <_strtod_l+0xee>
 801a8ce:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801a8d0:	1c5a      	adds	r2, r3, #1
 801a8d2:	9215      	str	r2, [sp, #84]	; 0x54
 801a8d4:	785b      	ldrb	r3, [r3, #1]
 801a8d6:	2b30      	cmp	r3, #48	; 0x30
 801a8d8:	d0f9      	beq.n	801a8ce <_strtod_l+0x12e>
 801a8da:	2b00      	cmp	r3, #0
 801a8dc:	d09b      	beq.n	801a816 <_strtod_l+0x76>
 801a8de:	2301      	movs	r3, #1
 801a8e0:	f04f 0a00 	mov.w	sl, #0
 801a8e4:	9304      	str	r3, [sp, #16]
 801a8e6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801a8e8:	930b      	str	r3, [sp, #44]	; 0x2c
 801a8ea:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 801a8ee:	46d3      	mov	fp, sl
 801a8f0:	220a      	movs	r2, #10
 801a8f2:	9815      	ldr	r0, [sp, #84]	; 0x54
 801a8f4:	7806      	ldrb	r6, [r0, #0]
 801a8f6:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 801a8fa:	b2d9      	uxtb	r1, r3
 801a8fc:	2909      	cmp	r1, #9
 801a8fe:	d926      	bls.n	801a94e <_strtod_l+0x1ae>
 801a900:	494c      	ldr	r1, [pc, #304]	; (801aa34 <_strtod_l+0x294>)
 801a902:	2201      	movs	r2, #1
 801a904:	f001 fd1f 	bl	801c346 <strncmp>
 801a908:	2800      	cmp	r0, #0
 801a90a:	d030      	beq.n	801a96e <_strtod_l+0x1ce>
 801a90c:	2000      	movs	r0, #0
 801a90e:	4632      	mov	r2, r6
 801a910:	9005      	str	r0, [sp, #20]
 801a912:	465e      	mov	r6, fp
 801a914:	4603      	mov	r3, r0
 801a916:	2a65      	cmp	r2, #101	; 0x65
 801a918:	d001      	beq.n	801a91e <_strtod_l+0x17e>
 801a91a:	2a45      	cmp	r2, #69	; 0x45
 801a91c:	d113      	bne.n	801a946 <_strtod_l+0x1a6>
 801a91e:	b91e      	cbnz	r6, 801a928 <_strtod_l+0x188>
 801a920:	9a04      	ldr	r2, [sp, #16]
 801a922:	4302      	orrs	r2, r0
 801a924:	d094      	beq.n	801a850 <_strtod_l+0xb0>
 801a926:	2600      	movs	r6, #0
 801a928:	9d15      	ldr	r5, [sp, #84]	; 0x54
 801a92a:	1c6a      	adds	r2, r5, #1
 801a92c:	9215      	str	r2, [sp, #84]	; 0x54
 801a92e:	786a      	ldrb	r2, [r5, #1]
 801a930:	2a2b      	cmp	r2, #43	; 0x2b
 801a932:	d074      	beq.n	801aa1e <_strtod_l+0x27e>
 801a934:	2a2d      	cmp	r2, #45	; 0x2d
 801a936:	d078      	beq.n	801aa2a <_strtod_l+0x28a>
 801a938:	f04f 0c00 	mov.w	ip, #0
 801a93c:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 801a940:	2909      	cmp	r1, #9
 801a942:	d97f      	bls.n	801aa44 <_strtod_l+0x2a4>
 801a944:	9515      	str	r5, [sp, #84]	; 0x54
 801a946:	2700      	movs	r7, #0
 801a948:	e09e      	b.n	801aa88 <_strtod_l+0x2e8>
 801a94a:	2300      	movs	r3, #0
 801a94c:	e7c8      	b.n	801a8e0 <_strtod_l+0x140>
 801a94e:	f1bb 0f08 	cmp.w	fp, #8
 801a952:	bfd8      	it	le
 801a954:	9909      	ldrle	r1, [sp, #36]	; 0x24
 801a956:	f100 0001 	add.w	r0, r0, #1
 801a95a:	bfda      	itte	le
 801a95c:	fb02 3301 	mlale	r3, r2, r1, r3
 801a960:	9309      	strle	r3, [sp, #36]	; 0x24
 801a962:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 801a966:	f10b 0b01 	add.w	fp, fp, #1
 801a96a:	9015      	str	r0, [sp, #84]	; 0x54
 801a96c:	e7c1      	b.n	801a8f2 <_strtod_l+0x152>
 801a96e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801a970:	1c5a      	adds	r2, r3, #1
 801a972:	9215      	str	r2, [sp, #84]	; 0x54
 801a974:	785a      	ldrb	r2, [r3, #1]
 801a976:	f1bb 0f00 	cmp.w	fp, #0
 801a97a:	d037      	beq.n	801a9ec <_strtod_l+0x24c>
 801a97c:	9005      	str	r0, [sp, #20]
 801a97e:	465e      	mov	r6, fp
 801a980:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 801a984:	2b09      	cmp	r3, #9
 801a986:	d912      	bls.n	801a9ae <_strtod_l+0x20e>
 801a988:	2301      	movs	r3, #1
 801a98a:	e7c4      	b.n	801a916 <_strtod_l+0x176>
 801a98c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801a98e:	1c5a      	adds	r2, r3, #1
 801a990:	9215      	str	r2, [sp, #84]	; 0x54
 801a992:	785a      	ldrb	r2, [r3, #1]
 801a994:	3001      	adds	r0, #1
 801a996:	2a30      	cmp	r2, #48	; 0x30
 801a998:	d0f8      	beq.n	801a98c <_strtod_l+0x1ec>
 801a99a:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 801a99e:	2b08      	cmp	r3, #8
 801a9a0:	f200 84c1 	bhi.w	801b326 <_strtod_l+0xb86>
 801a9a4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801a9a6:	9005      	str	r0, [sp, #20]
 801a9a8:	2000      	movs	r0, #0
 801a9aa:	930b      	str	r3, [sp, #44]	; 0x2c
 801a9ac:	4606      	mov	r6, r0
 801a9ae:	3a30      	subs	r2, #48	; 0x30
 801a9b0:	f100 0301 	add.w	r3, r0, #1
 801a9b4:	d014      	beq.n	801a9e0 <_strtod_l+0x240>
 801a9b6:	9905      	ldr	r1, [sp, #20]
 801a9b8:	4419      	add	r1, r3
 801a9ba:	9105      	str	r1, [sp, #20]
 801a9bc:	4633      	mov	r3, r6
 801a9be:	eb00 0c06 	add.w	ip, r0, r6
 801a9c2:	210a      	movs	r1, #10
 801a9c4:	4563      	cmp	r3, ip
 801a9c6:	d113      	bne.n	801a9f0 <_strtod_l+0x250>
 801a9c8:	1833      	adds	r3, r6, r0
 801a9ca:	2b08      	cmp	r3, #8
 801a9cc:	f106 0601 	add.w	r6, r6, #1
 801a9d0:	4406      	add	r6, r0
 801a9d2:	dc1a      	bgt.n	801aa0a <_strtod_l+0x26a>
 801a9d4:	9909      	ldr	r1, [sp, #36]	; 0x24
 801a9d6:	230a      	movs	r3, #10
 801a9d8:	fb03 2301 	mla	r3, r3, r1, r2
 801a9dc:	9309      	str	r3, [sp, #36]	; 0x24
 801a9de:	2300      	movs	r3, #0
 801a9e0:	9a15      	ldr	r2, [sp, #84]	; 0x54
 801a9e2:	1c51      	adds	r1, r2, #1
 801a9e4:	9115      	str	r1, [sp, #84]	; 0x54
 801a9e6:	7852      	ldrb	r2, [r2, #1]
 801a9e8:	4618      	mov	r0, r3
 801a9ea:	e7c9      	b.n	801a980 <_strtod_l+0x1e0>
 801a9ec:	4658      	mov	r0, fp
 801a9ee:	e7d2      	b.n	801a996 <_strtod_l+0x1f6>
 801a9f0:	2b08      	cmp	r3, #8
 801a9f2:	f103 0301 	add.w	r3, r3, #1
 801a9f6:	dc03      	bgt.n	801aa00 <_strtod_l+0x260>
 801a9f8:	9f09      	ldr	r7, [sp, #36]	; 0x24
 801a9fa:	434f      	muls	r7, r1
 801a9fc:	9709      	str	r7, [sp, #36]	; 0x24
 801a9fe:	e7e1      	b.n	801a9c4 <_strtod_l+0x224>
 801aa00:	2b10      	cmp	r3, #16
 801aa02:	bfd8      	it	le
 801aa04:	fb01 fa0a 	mulle.w	sl, r1, sl
 801aa08:	e7dc      	b.n	801a9c4 <_strtod_l+0x224>
 801aa0a:	2e10      	cmp	r6, #16
 801aa0c:	bfdc      	itt	le
 801aa0e:	230a      	movle	r3, #10
 801aa10:	fb03 2a0a 	mlale	sl, r3, sl, r2
 801aa14:	e7e3      	b.n	801a9de <_strtod_l+0x23e>
 801aa16:	2300      	movs	r3, #0
 801aa18:	9305      	str	r3, [sp, #20]
 801aa1a:	2301      	movs	r3, #1
 801aa1c:	e780      	b.n	801a920 <_strtod_l+0x180>
 801aa1e:	f04f 0c00 	mov.w	ip, #0
 801aa22:	1caa      	adds	r2, r5, #2
 801aa24:	9215      	str	r2, [sp, #84]	; 0x54
 801aa26:	78aa      	ldrb	r2, [r5, #2]
 801aa28:	e788      	b.n	801a93c <_strtod_l+0x19c>
 801aa2a:	f04f 0c01 	mov.w	ip, #1
 801aa2e:	e7f8      	b.n	801aa22 <_strtod_l+0x282>
 801aa30:	0801dd20 	.word	0x0801dd20
 801aa34:	0801dd1c 	.word	0x0801dd1c
 801aa38:	7ff00000 	.word	0x7ff00000
 801aa3c:	9a15      	ldr	r2, [sp, #84]	; 0x54
 801aa3e:	1c51      	adds	r1, r2, #1
 801aa40:	9115      	str	r1, [sp, #84]	; 0x54
 801aa42:	7852      	ldrb	r2, [r2, #1]
 801aa44:	2a30      	cmp	r2, #48	; 0x30
 801aa46:	d0f9      	beq.n	801aa3c <_strtod_l+0x29c>
 801aa48:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 801aa4c:	2908      	cmp	r1, #8
 801aa4e:	f63f af7a 	bhi.w	801a946 <_strtod_l+0x1a6>
 801aa52:	3a30      	subs	r2, #48	; 0x30
 801aa54:	9208      	str	r2, [sp, #32]
 801aa56:	9a15      	ldr	r2, [sp, #84]	; 0x54
 801aa58:	920c      	str	r2, [sp, #48]	; 0x30
 801aa5a:	9a15      	ldr	r2, [sp, #84]	; 0x54
 801aa5c:	1c57      	adds	r7, r2, #1
 801aa5e:	9715      	str	r7, [sp, #84]	; 0x54
 801aa60:	7852      	ldrb	r2, [r2, #1]
 801aa62:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 801aa66:	f1be 0f09 	cmp.w	lr, #9
 801aa6a:	d938      	bls.n	801aade <_strtod_l+0x33e>
 801aa6c:	990c      	ldr	r1, [sp, #48]	; 0x30
 801aa6e:	1a7f      	subs	r7, r7, r1
 801aa70:	2f08      	cmp	r7, #8
 801aa72:	f644 671f 	movw	r7, #19999	; 0x4e1f
 801aa76:	dc03      	bgt.n	801aa80 <_strtod_l+0x2e0>
 801aa78:	9908      	ldr	r1, [sp, #32]
 801aa7a:	428f      	cmp	r7, r1
 801aa7c:	bfa8      	it	ge
 801aa7e:	460f      	movge	r7, r1
 801aa80:	f1bc 0f00 	cmp.w	ip, #0
 801aa84:	d000      	beq.n	801aa88 <_strtod_l+0x2e8>
 801aa86:	427f      	negs	r7, r7
 801aa88:	2e00      	cmp	r6, #0
 801aa8a:	d14f      	bne.n	801ab2c <_strtod_l+0x38c>
 801aa8c:	9904      	ldr	r1, [sp, #16]
 801aa8e:	4301      	orrs	r1, r0
 801aa90:	f47f aec1 	bne.w	801a816 <_strtod_l+0x76>
 801aa94:	2b00      	cmp	r3, #0
 801aa96:	f47f aedb 	bne.w	801a850 <_strtod_l+0xb0>
 801aa9a:	2a69      	cmp	r2, #105	; 0x69
 801aa9c:	d029      	beq.n	801aaf2 <_strtod_l+0x352>
 801aa9e:	dc26      	bgt.n	801aaee <_strtod_l+0x34e>
 801aaa0:	2a49      	cmp	r2, #73	; 0x49
 801aaa2:	d026      	beq.n	801aaf2 <_strtod_l+0x352>
 801aaa4:	2a4e      	cmp	r2, #78	; 0x4e
 801aaa6:	f47f aed3 	bne.w	801a850 <_strtod_l+0xb0>
 801aaaa:	499b      	ldr	r1, [pc, #620]	; (801ad18 <_strtod_l+0x578>)
 801aaac:	a815      	add	r0, sp, #84	; 0x54
 801aaae:	f001 ff4d 	bl	801c94c <__match>
 801aab2:	2800      	cmp	r0, #0
 801aab4:	f43f aecc 	beq.w	801a850 <_strtod_l+0xb0>
 801aab8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801aaba:	781b      	ldrb	r3, [r3, #0]
 801aabc:	2b28      	cmp	r3, #40	; 0x28
 801aabe:	d12f      	bne.n	801ab20 <_strtod_l+0x380>
 801aac0:	4996      	ldr	r1, [pc, #600]	; (801ad1c <_strtod_l+0x57c>)
 801aac2:	aa18      	add	r2, sp, #96	; 0x60
 801aac4:	a815      	add	r0, sp, #84	; 0x54
 801aac6:	f001 ff55 	bl	801c974 <__hexnan>
 801aaca:	2805      	cmp	r0, #5
 801aacc:	d128      	bne.n	801ab20 <_strtod_l+0x380>
 801aace:	9b19      	ldr	r3, [sp, #100]	; 0x64
 801aad0:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 801aad4:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 801aad8:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 801aadc:	e69b      	b.n	801a816 <_strtod_l+0x76>
 801aade:	9f08      	ldr	r7, [sp, #32]
 801aae0:	210a      	movs	r1, #10
 801aae2:	fb01 2107 	mla	r1, r1, r7, r2
 801aae6:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 801aaea:	9208      	str	r2, [sp, #32]
 801aaec:	e7b5      	b.n	801aa5a <_strtod_l+0x2ba>
 801aaee:	2a6e      	cmp	r2, #110	; 0x6e
 801aaf0:	e7d9      	b.n	801aaa6 <_strtod_l+0x306>
 801aaf2:	498b      	ldr	r1, [pc, #556]	; (801ad20 <_strtod_l+0x580>)
 801aaf4:	a815      	add	r0, sp, #84	; 0x54
 801aaf6:	f001 ff29 	bl	801c94c <__match>
 801aafa:	2800      	cmp	r0, #0
 801aafc:	f43f aea8 	beq.w	801a850 <_strtod_l+0xb0>
 801ab00:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801ab02:	4988      	ldr	r1, [pc, #544]	; (801ad24 <_strtod_l+0x584>)
 801ab04:	3b01      	subs	r3, #1
 801ab06:	a815      	add	r0, sp, #84	; 0x54
 801ab08:	9315      	str	r3, [sp, #84]	; 0x54
 801ab0a:	f001 ff1f 	bl	801c94c <__match>
 801ab0e:	b910      	cbnz	r0, 801ab16 <_strtod_l+0x376>
 801ab10:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801ab12:	3301      	adds	r3, #1
 801ab14:	9315      	str	r3, [sp, #84]	; 0x54
 801ab16:	f8df 921c 	ldr.w	r9, [pc, #540]	; 801ad34 <_strtod_l+0x594>
 801ab1a:	f04f 0800 	mov.w	r8, #0
 801ab1e:	e67a      	b.n	801a816 <_strtod_l+0x76>
 801ab20:	4881      	ldr	r0, [pc, #516]	; (801ad28 <_strtod_l+0x588>)
 801ab22:	f001 fc45 	bl	801c3b0 <nan>
 801ab26:	ec59 8b10 	vmov	r8, r9, d0
 801ab2a:	e674      	b.n	801a816 <_strtod_l+0x76>
 801ab2c:	9b05      	ldr	r3, [sp, #20]
 801ab2e:	9809      	ldr	r0, [sp, #36]	; 0x24
 801ab30:	1afb      	subs	r3, r7, r3
 801ab32:	f1bb 0f00 	cmp.w	fp, #0
 801ab36:	bf08      	it	eq
 801ab38:	46b3      	moveq	fp, r6
 801ab3a:	2e10      	cmp	r6, #16
 801ab3c:	9308      	str	r3, [sp, #32]
 801ab3e:	4635      	mov	r5, r6
 801ab40:	bfa8      	it	ge
 801ab42:	2510      	movge	r5, #16
 801ab44:	f7e5 fd0e 	bl	8000564 <__aeabi_ui2d>
 801ab48:	2e09      	cmp	r6, #9
 801ab4a:	4680      	mov	r8, r0
 801ab4c:	4689      	mov	r9, r1
 801ab4e:	dd13      	ble.n	801ab78 <_strtod_l+0x3d8>
 801ab50:	4b76      	ldr	r3, [pc, #472]	; (801ad2c <_strtod_l+0x58c>)
 801ab52:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 801ab56:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 801ab5a:	f7e5 fd7d 	bl	8000658 <__aeabi_dmul>
 801ab5e:	4680      	mov	r8, r0
 801ab60:	4650      	mov	r0, sl
 801ab62:	4689      	mov	r9, r1
 801ab64:	f7e5 fcfe 	bl	8000564 <__aeabi_ui2d>
 801ab68:	4602      	mov	r2, r0
 801ab6a:	460b      	mov	r3, r1
 801ab6c:	4640      	mov	r0, r8
 801ab6e:	4649      	mov	r1, r9
 801ab70:	f7e5 fbbc 	bl	80002ec <__adddf3>
 801ab74:	4680      	mov	r8, r0
 801ab76:	4689      	mov	r9, r1
 801ab78:	2e0f      	cmp	r6, #15
 801ab7a:	dc38      	bgt.n	801abee <_strtod_l+0x44e>
 801ab7c:	9b08      	ldr	r3, [sp, #32]
 801ab7e:	2b00      	cmp	r3, #0
 801ab80:	f43f ae49 	beq.w	801a816 <_strtod_l+0x76>
 801ab84:	dd24      	ble.n	801abd0 <_strtod_l+0x430>
 801ab86:	2b16      	cmp	r3, #22
 801ab88:	dc0b      	bgt.n	801aba2 <_strtod_l+0x402>
 801ab8a:	4968      	ldr	r1, [pc, #416]	; (801ad2c <_strtod_l+0x58c>)
 801ab8c:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 801ab90:	e9d1 0100 	ldrd	r0, r1, [r1]
 801ab94:	4642      	mov	r2, r8
 801ab96:	464b      	mov	r3, r9
 801ab98:	f7e5 fd5e 	bl	8000658 <__aeabi_dmul>
 801ab9c:	4680      	mov	r8, r0
 801ab9e:	4689      	mov	r9, r1
 801aba0:	e639      	b.n	801a816 <_strtod_l+0x76>
 801aba2:	9a08      	ldr	r2, [sp, #32]
 801aba4:	f1c6 0325 	rsb	r3, r6, #37	; 0x25
 801aba8:	4293      	cmp	r3, r2
 801abaa:	db20      	blt.n	801abee <_strtod_l+0x44e>
 801abac:	4c5f      	ldr	r4, [pc, #380]	; (801ad2c <_strtod_l+0x58c>)
 801abae:	f1c6 060f 	rsb	r6, r6, #15
 801abb2:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
 801abb6:	4642      	mov	r2, r8
 801abb8:	464b      	mov	r3, r9
 801abba:	e9d1 0100 	ldrd	r0, r1, [r1]
 801abbe:	f7e5 fd4b 	bl	8000658 <__aeabi_dmul>
 801abc2:	9b08      	ldr	r3, [sp, #32]
 801abc4:	1b9e      	subs	r6, r3, r6
 801abc6:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 801abca:	e9d4 2300 	ldrd	r2, r3, [r4]
 801abce:	e7e3      	b.n	801ab98 <_strtod_l+0x3f8>
 801abd0:	9b08      	ldr	r3, [sp, #32]
 801abd2:	3316      	adds	r3, #22
 801abd4:	db0b      	blt.n	801abee <_strtod_l+0x44e>
 801abd6:	9b05      	ldr	r3, [sp, #20]
 801abd8:	1bdf      	subs	r7, r3, r7
 801abda:	4b54      	ldr	r3, [pc, #336]	; (801ad2c <_strtod_l+0x58c>)
 801abdc:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 801abe0:	e9d7 2300 	ldrd	r2, r3, [r7]
 801abe4:	4640      	mov	r0, r8
 801abe6:	4649      	mov	r1, r9
 801abe8:	f7e5 fe60 	bl	80008ac <__aeabi_ddiv>
 801abec:	e7d6      	b.n	801ab9c <_strtod_l+0x3fc>
 801abee:	9b08      	ldr	r3, [sp, #32]
 801abf0:	1b75      	subs	r5, r6, r5
 801abf2:	441d      	add	r5, r3
 801abf4:	2d00      	cmp	r5, #0
 801abf6:	dd70      	ble.n	801acda <_strtod_l+0x53a>
 801abf8:	f015 030f 	ands.w	r3, r5, #15
 801abfc:	d00a      	beq.n	801ac14 <_strtod_l+0x474>
 801abfe:	494b      	ldr	r1, [pc, #300]	; (801ad2c <_strtod_l+0x58c>)
 801ac00:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 801ac04:	4642      	mov	r2, r8
 801ac06:	464b      	mov	r3, r9
 801ac08:	e9d1 0100 	ldrd	r0, r1, [r1]
 801ac0c:	f7e5 fd24 	bl	8000658 <__aeabi_dmul>
 801ac10:	4680      	mov	r8, r0
 801ac12:	4689      	mov	r9, r1
 801ac14:	f035 050f 	bics.w	r5, r5, #15
 801ac18:	d04d      	beq.n	801acb6 <_strtod_l+0x516>
 801ac1a:	f5b5 7f9a 	cmp.w	r5, #308	; 0x134
 801ac1e:	dd22      	ble.n	801ac66 <_strtod_l+0x4c6>
 801ac20:	2500      	movs	r5, #0
 801ac22:	46ab      	mov	fp, r5
 801ac24:	9509      	str	r5, [sp, #36]	; 0x24
 801ac26:	9505      	str	r5, [sp, #20]
 801ac28:	2322      	movs	r3, #34	; 0x22
 801ac2a:	f8df 9108 	ldr.w	r9, [pc, #264]	; 801ad34 <_strtod_l+0x594>
 801ac2e:	6023      	str	r3, [r4, #0]
 801ac30:	f04f 0800 	mov.w	r8, #0
 801ac34:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801ac36:	2b00      	cmp	r3, #0
 801ac38:	f43f aded 	beq.w	801a816 <_strtod_l+0x76>
 801ac3c:	9916      	ldr	r1, [sp, #88]	; 0x58
 801ac3e:	4620      	mov	r0, r4
 801ac40:	f7ff f924 	bl	8019e8c <_Bfree>
 801ac44:	9905      	ldr	r1, [sp, #20]
 801ac46:	4620      	mov	r0, r4
 801ac48:	f7ff f920 	bl	8019e8c <_Bfree>
 801ac4c:	4659      	mov	r1, fp
 801ac4e:	4620      	mov	r0, r4
 801ac50:	f7ff f91c 	bl	8019e8c <_Bfree>
 801ac54:	9909      	ldr	r1, [sp, #36]	; 0x24
 801ac56:	4620      	mov	r0, r4
 801ac58:	f7ff f918 	bl	8019e8c <_Bfree>
 801ac5c:	4629      	mov	r1, r5
 801ac5e:	4620      	mov	r0, r4
 801ac60:	f7ff f914 	bl	8019e8c <_Bfree>
 801ac64:	e5d7      	b.n	801a816 <_strtod_l+0x76>
 801ac66:	4b32      	ldr	r3, [pc, #200]	; (801ad30 <_strtod_l+0x590>)
 801ac68:	9304      	str	r3, [sp, #16]
 801ac6a:	2300      	movs	r3, #0
 801ac6c:	112d      	asrs	r5, r5, #4
 801ac6e:	4640      	mov	r0, r8
 801ac70:	4649      	mov	r1, r9
 801ac72:	469a      	mov	sl, r3
 801ac74:	2d01      	cmp	r5, #1
 801ac76:	dc21      	bgt.n	801acbc <_strtod_l+0x51c>
 801ac78:	b10b      	cbz	r3, 801ac7e <_strtod_l+0x4de>
 801ac7a:	4680      	mov	r8, r0
 801ac7c:	4689      	mov	r9, r1
 801ac7e:	492c      	ldr	r1, [pc, #176]	; (801ad30 <_strtod_l+0x590>)
 801ac80:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 801ac84:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 801ac88:	4642      	mov	r2, r8
 801ac8a:	464b      	mov	r3, r9
 801ac8c:	e9d1 0100 	ldrd	r0, r1, [r1]
 801ac90:	f7e5 fce2 	bl	8000658 <__aeabi_dmul>
 801ac94:	4b27      	ldr	r3, [pc, #156]	; (801ad34 <_strtod_l+0x594>)
 801ac96:	460a      	mov	r2, r1
 801ac98:	400b      	ands	r3, r1
 801ac9a:	4927      	ldr	r1, [pc, #156]	; (801ad38 <_strtod_l+0x598>)
 801ac9c:	428b      	cmp	r3, r1
 801ac9e:	4680      	mov	r8, r0
 801aca0:	d8be      	bhi.n	801ac20 <_strtod_l+0x480>
 801aca2:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 801aca6:	428b      	cmp	r3, r1
 801aca8:	bf86      	itte	hi
 801acaa:	f8df 9090 	ldrhi.w	r9, [pc, #144]	; 801ad3c <_strtod_l+0x59c>
 801acae:	f04f 38ff 	movhi.w	r8, #4294967295
 801acb2:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 801acb6:	2300      	movs	r3, #0
 801acb8:	9304      	str	r3, [sp, #16]
 801acba:	e07b      	b.n	801adb4 <_strtod_l+0x614>
 801acbc:	07ea      	lsls	r2, r5, #31
 801acbe:	d505      	bpl.n	801accc <_strtod_l+0x52c>
 801acc0:	9b04      	ldr	r3, [sp, #16]
 801acc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 801acc6:	f7e5 fcc7 	bl	8000658 <__aeabi_dmul>
 801acca:	2301      	movs	r3, #1
 801accc:	9a04      	ldr	r2, [sp, #16]
 801acce:	3208      	adds	r2, #8
 801acd0:	f10a 0a01 	add.w	sl, sl, #1
 801acd4:	106d      	asrs	r5, r5, #1
 801acd6:	9204      	str	r2, [sp, #16]
 801acd8:	e7cc      	b.n	801ac74 <_strtod_l+0x4d4>
 801acda:	d0ec      	beq.n	801acb6 <_strtod_l+0x516>
 801acdc:	426d      	negs	r5, r5
 801acde:	f015 020f 	ands.w	r2, r5, #15
 801ace2:	d00a      	beq.n	801acfa <_strtod_l+0x55a>
 801ace4:	4b11      	ldr	r3, [pc, #68]	; (801ad2c <_strtod_l+0x58c>)
 801ace6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801acea:	4640      	mov	r0, r8
 801acec:	4649      	mov	r1, r9
 801acee:	e9d3 2300 	ldrd	r2, r3, [r3]
 801acf2:	f7e5 fddb 	bl	80008ac <__aeabi_ddiv>
 801acf6:	4680      	mov	r8, r0
 801acf8:	4689      	mov	r9, r1
 801acfa:	112d      	asrs	r5, r5, #4
 801acfc:	d0db      	beq.n	801acb6 <_strtod_l+0x516>
 801acfe:	2d1f      	cmp	r5, #31
 801ad00:	dd1e      	ble.n	801ad40 <_strtod_l+0x5a0>
 801ad02:	2500      	movs	r5, #0
 801ad04:	46ab      	mov	fp, r5
 801ad06:	9509      	str	r5, [sp, #36]	; 0x24
 801ad08:	9505      	str	r5, [sp, #20]
 801ad0a:	2322      	movs	r3, #34	; 0x22
 801ad0c:	f04f 0800 	mov.w	r8, #0
 801ad10:	f04f 0900 	mov.w	r9, #0
 801ad14:	6023      	str	r3, [r4, #0]
 801ad16:	e78d      	b.n	801ac34 <_strtod_l+0x494>
 801ad18:	0801db0d 	.word	0x0801db0d
 801ad1c:	0801dd34 	.word	0x0801dd34
 801ad20:	0801db05 	.word	0x0801db05
 801ad24:	0801db3a 	.word	0x0801db3a
 801ad28:	0801dee0 	.word	0x0801dee0
 801ad2c:	0801dc48 	.word	0x0801dc48
 801ad30:	0801dc20 	.word	0x0801dc20
 801ad34:	7ff00000 	.word	0x7ff00000
 801ad38:	7ca00000 	.word	0x7ca00000
 801ad3c:	7fefffff 	.word	0x7fefffff
 801ad40:	f015 0310 	ands.w	r3, r5, #16
 801ad44:	bf18      	it	ne
 801ad46:	236a      	movne	r3, #106	; 0x6a
 801ad48:	f8df a3a0 	ldr.w	sl, [pc, #928]	; 801b0ec <_strtod_l+0x94c>
 801ad4c:	9304      	str	r3, [sp, #16]
 801ad4e:	4640      	mov	r0, r8
 801ad50:	4649      	mov	r1, r9
 801ad52:	2300      	movs	r3, #0
 801ad54:	07ea      	lsls	r2, r5, #31
 801ad56:	d504      	bpl.n	801ad62 <_strtod_l+0x5c2>
 801ad58:	e9da 2300 	ldrd	r2, r3, [sl]
 801ad5c:	f7e5 fc7c 	bl	8000658 <__aeabi_dmul>
 801ad60:	2301      	movs	r3, #1
 801ad62:	106d      	asrs	r5, r5, #1
 801ad64:	f10a 0a08 	add.w	sl, sl, #8
 801ad68:	d1f4      	bne.n	801ad54 <_strtod_l+0x5b4>
 801ad6a:	b10b      	cbz	r3, 801ad70 <_strtod_l+0x5d0>
 801ad6c:	4680      	mov	r8, r0
 801ad6e:	4689      	mov	r9, r1
 801ad70:	9b04      	ldr	r3, [sp, #16]
 801ad72:	b1bb      	cbz	r3, 801ada4 <_strtod_l+0x604>
 801ad74:	f3c9 520a 	ubfx	r2, r9, #20, #11
 801ad78:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 801ad7c:	2b00      	cmp	r3, #0
 801ad7e:	4649      	mov	r1, r9
 801ad80:	dd10      	ble.n	801ada4 <_strtod_l+0x604>
 801ad82:	2b1f      	cmp	r3, #31
 801ad84:	f340 811e 	ble.w	801afc4 <_strtod_l+0x824>
 801ad88:	2b34      	cmp	r3, #52	; 0x34
 801ad8a:	bfde      	ittt	le
 801ad8c:	f04f 33ff 	movle.w	r3, #4294967295
 801ad90:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 801ad94:	4093      	lslle	r3, r2
 801ad96:	f04f 0800 	mov.w	r8, #0
 801ad9a:	bfcc      	ite	gt
 801ad9c:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 801ada0:	ea03 0901 	andle.w	r9, r3, r1
 801ada4:	2200      	movs	r2, #0
 801ada6:	2300      	movs	r3, #0
 801ada8:	4640      	mov	r0, r8
 801adaa:	4649      	mov	r1, r9
 801adac:	f7e5 febc 	bl	8000b28 <__aeabi_dcmpeq>
 801adb0:	2800      	cmp	r0, #0
 801adb2:	d1a6      	bne.n	801ad02 <_strtod_l+0x562>
 801adb4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801adb6:	9300      	str	r3, [sp, #0]
 801adb8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 801adba:	4633      	mov	r3, r6
 801adbc:	465a      	mov	r2, fp
 801adbe:	4620      	mov	r0, r4
 801adc0:	f7ff f8cc 	bl	8019f5c <__s2b>
 801adc4:	9009      	str	r0, [sp, #36]	; 0x24
 801adc6:	2800      	cmp	r0, #0
 801adc8:	f43f af2a 	beq.w	801ac20 <_strtod_l+0x480>
 801adcc:	9a08      	ldr	r2, [sp, #32]
 801adce:	9b05      	ldr	r3, [sp, #20]
 801add0:	2a00      	cmp	r2, #0
 801add2:	eba3 0307 	sub.w	r3, r3, r7
 801add6:	bfa8      	it	ge
 801add8:	2300      	movge	r3, #0
 801adda:	930c      	str	r3, [sp, #48]	; 0x30
 801addc:	2500      	movs	r5, #0
 801adde:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 801ade2:	9312      	str	r3, [sp, #72]	; 0x48
 801ade4:	46ab      	mov	fp, r5
 801ade6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801ade8:	4620      	mov	r0, r4
 801adea:	6859      	ldr	r1, [r3, #4]
 801adec:	f7ff f80e 	bl	8019e0c <_Balloc>
 801adf0:	9005      	str	r0, [sp, #20]
 801adf2:	2800      	cmp	r0, #0
 801adf4:	f43f af18 	beq.w	801ac28 <_strtod_l+0x488>
 801adf8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801adfa:	691a      	ldr	r2, [r3, #16]
 801adfc:	3202      	adds	r2, #2
 801adfe:	f103 010c 	add.w	r1, r3, #12
 801ae02:	0092      	lsls	r2, r2, #2
 801ae04:	300c      	adds	r0, #12
 801ae06:	f7fe f927 	bl	8019058 <memcpy>
 801ae0a:	ec49 8b10 	vmov	d0, r8, r9
 801ae0e:	aa18      	add	r2, sp, #96	; 0x60
 801ae10:	a917      	add	r1, sp, #92	; 0x5c
 801ae12:	4620      	mov	r0, r4
 801ae14:	f7ff fbd6 	bl	801a5c4 <__d2b>
 801ae18:	ec49 8b18 	vmov	d8, r8, r9
 801ae1c:	9016      	str	r0, [sp, #88]	; 0x58
 801ae1e:	2800      	cmp	r0, #0
 801ae20:	f43f af02 	beq.w	801ac28 <_strtod_l+0x488>
 801ae24:	2101      	movs	r1, #1
 801ae26:	4620      	mov	r0, r4
 801ae28:	f7ff f930 	bl	801a08c <__i2b>
 801ae2c:	4683      	mov	fp, r0
 801ae2e:	2800      	cmp	r0, #0
 801ae30:	f43f aefa 	beq.w	801ac28 <_strtod_l+0x488>
 801ae34:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 801ae36:	9a18      	ldr	r2, [sp, #96]	; 0x60
 801ae38:	2e00      	cmp	r6, #0
 801ae3a:	bfab      	itete	ge
 801ae3c:	9b0c      	ldrge	r3, [sp, #48]	; 0x30
 801ae3e:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
 801ae40:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 801ae42:	f8dd a030 	ldrlt.w	sl, [sp, #48]	; 0x30
 801ae46:	bfac      	ite	ge
 801ae48:	eb06 0a03 	addge.w	sl, r6, r3
 801ae4c:	1b9f      	sublt	r7, r3, r6
 801ae4e:	9b04      	ldr	r3, [sp, #16]
 801ae50:	1af6      	subs	r6, r6, r3
 801ae52:	4416      	add	r6, r2
 801ae54:	4ba0      	ldr	r3, [pc, #640]	; (801b0d8 <_strtod_l+0x938>)
 801ae56:	3e01      	subs	r6, #1
 801ae58:	429e      	cmp	r6, r3
 801ae5a:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 801ae5e:	f280 80c4 	bge.w	801afea <_strtod_l+0x84a>
 801ae62:	1b9b      	subs	r3, r3, r6
 801ae64:	2b1f      	cmp	r3, #31
 801ae66:	eba2 0203 	sub.w	r2, r2, r3
 801ae6a:	f04f 0101 	mov.w	r1, #1
 801ae6e:	f300 80b0 	bgt.w	801afd2 <_strtod_l+0x832>
 801ae72:	fa01 f303 	lsl.w	r3, r1, r3
 801ae76:	930e      	str	r3, [sp, #56]	; 0x38
 801ae78:	2300      	movs	r3, #0
 801ae7a:	930d      	str	r3, [sp, #52]	; 0x34
 801ae7c:	eb0a 0602 	add.w	r6, sl, r2
 801ae80:	9b04      	ldr	r3, [sp, #16]
 801ae82:	45b2      	cmp	sl, r6
 801ae84:	4417      	add	r7, r2
 801ae86:	441f      	add	r7, r3
 801ae88:	4653      	mov	r3, sl
 801ae8a:	bfa8      	it	ge
 801ae8c:	4633      	movge	r3, r6
 801ae8e:	42bb      	cmp	r3, r7
 801ae90:	bfa8      	it	ge
 801ae92:	463b      	movge	r3, r7
 801ae94:	2b00      	cmp	r3, #0
 801ae96:	bfc2      	ittt	gt
 801ae98:	1af6      	subgt	r6, r6, r3
 801ae9a:	1aff      	subgt	r7, r7, r3
 801ae9c:	ebaa 0a03 	subgt.w	sl, sl, r3
 801aea0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801aea2:	2b00      	cmp	r3, #0
 801aea4:	dd17      	ble.n	801aed6 <_strtod_l+0x736>
 801aea6:	4659      	mov	r1, fp
 801aea8:	461a      	mov	r2, r3
 801aeaa:	4620      	mov	r0, r4
 801aeac:	f7ff f9ae 	bl	801a20c <__pow5mult>
 801aeb0:	4683      	mov	fp, r0
 801aeb2:	2800      	cmp	r0, #0
 801aeb4:	f43f aeb8 	beq.w	801ac28 <_strtod_l+0x488>
 801aeb8:	4601      	mov	r1, r0
 801aeba:	9a16      	ldr	r2, [sp, #88]	; 0x58
 801aebc:	4620      	mov	r0, r4
 801aebe:	f7ff f8fb 	bl	801a0b8 <__multiply>
 801aec2:	900b      	str	r0, [sp, #44]	; 0x2c
 801aec4:	2800      	cmp	r0, #0
 801aec6:	f43f aeaf 	beq.w	801ac28 <_strtod_l+0x488>
 801aeca:	9916      	ldr	r1, [sp, #88]	; 0x58
 801aecc:	4620      	mov	r0, r4
 801aece:	f7fe ffdd 	bl	8019e8c <_Bfree>
 801aed2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801aed4:	9316      	str	r3, [sp, #88]	; 0x58
 801aed6:	2e00      	cmp	r6, #0
 801aed8:	f300 808c 	bgt.w	801aff4 <_strtod_l+0x854>
 801aedc:	9b08      	ldr	r3, [sp, #32]
 801aede:	2b00      	cmp	r3, #0
 801aee0:	dd08      	ble.n	801aef4 <_strtod_l+0x754>
 801aee2:	9a12      	ldr	r2, [sp, #72]	; 0x48
 801aee4:	9905      	ldr	r1, [sp, #20]
 801aee6:	4620      	mov	r0, r4
 801aee8:	f7ff f990 	bl	801a20c <__pow5mult>
 801aeec:	9005      	str	r0, [sp, #20]
 801aeee:	2800      	cmp	r0, #0
 801aef0:	f43f ae9a 	beq.w	801ac28 <_strtod_l+0x488>
 801aef4:	2f00      	cmp	r7, #0
 801aef6:	dd08      	ble.n	801af0a <_strtod_l+0x76a>
 801aef8:	9905      	ldr	r1, [sp, #20]
 801aefa:	463a      	mov	r2, r7
 801aefc:	4620      	mov	r0, r4
 801aefe:	f7ff f9df 	bl	801a2c0 <__lshift>
 801af02:	9005      	str	r0, [sp, #20]
 801af04:	2800      	cmp	r0, #0
 801af06:	f43f ae8f 	beq.w	801ac28 <_strtod_l+0x488>
 801af0a:	f1ba 0f00 	cmp.w	sl, #0
 801af0e:	dd08      	ble.n	801af22 <_strtod_l+0x782>
 801af10:	4659      	mov	r1, fp
 801af12:	4652      	mov	r2, sl
 801af14:	4620      	mov	r0, r4
 801af16:	f7ff f9d3 	bl	801a2c0 <__lshift>
 801af1a:	4683      	mov	fp, r0
 801af1c:	2800      	cmp	r0, #0
 801af1e:	f43f ae83 	beq.w	801ac28 <_strtod_l+0x488>
 801af22:	9a05      	ldr	r2, [sp, #20]
 801af24:	9916      	ldr	r1, [sp, #88]	; 0x58
 801af26:	4620      	mov	r0, r4
 801af28:	f7ff fa52 	bl	801a3d0 <__mdiff>
 801af2c:	4605      	mov	r5, r0
 801af2e:	2800      	cmp	r0, #0
 801af30:	f43f ae7a 	beq.w	801ac28 <_strtod_l+0x488>
 801af34:	68c3      	ldr	r3, [r0, #12]
 801af36:	930b      	str	r3, [sp, #44]	; 0x2c
 801af38:	2300      	movs	r3, #0
 801af3a:	60c3      	str	r3, [r0, #12]
 801af3c:	4659      	mov	r1, fp
 801af3e:	f7ff fa2b 	bl	801a398 <__mcmp>
 801af42:	2800      	cmp	r0, #0
 801af44:	da60      	bge.n	801b008 <_strtod_l+0x868>
 801af46:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801af48:	ea53 0308 	orrs.w	r3, r3, r8
 801af4c:	f040 8084 	bne.w	801b058 <_strtod_l+0x8b8>
 801af50:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801af54:	2b00      	cmp	r3, #0
 801af56:	d17f      	bne.n	801b058 <_strtod_l+0x8b8>
 801af58:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 801af5c:	0d1b      	lsrs	r3, r3, #20
 801af5e:	051b      	lsls	r3, r3, #20
 801af60:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 801af64:	d978      	bls.n	801b058 <_strtod_l+0x8b8>
 801af66:	696b      	ldr	r3, [r5, #20]
 801af68:	b913      	cbnz	r3, 801af70 <_strtod_l+0x7d0>
 801af6a:	692b      	ldr	r3, [r5, #16]
 801af6c:	2b01      	cmp	r3, #1
 801af6e:	dd73      	ble.n	801b058 <_strtod_l+0x8b8>
 801af70:	4629      	mov	r1, r5
 801af72:	2201      	movs	r2, #1
 801af74:	4620      	mov	r0, r4
 801af76:	f7ff f9a3 	bl	801a2c0 <__lshift>
 801af7a:	4659      	mov	r1, fp
 801af7c:	4605      	mov	r5, r0
 801af7e:	f7ff fa0b 	bl	801a398 <__mcmp>
 801af82:	2800      	cmp	r0, #0
 801af84:	dd68      	ble.n	801b058 <_strtod_l+0x8b8>
 801af86:	9904      	ldr	r1, [sp, #16]
 801af88:	4a54      	ldr	r2, [pc, #336]	; (801b0dc <_strtod_l+0x93c>)
 801af8a:	464b      	mov	r3, r9
 801af8c:	2900      	cmp	r1, #0
 801af8e:	f000 8084 	beq.w	801b09a <_strtod_l+0x8fa>
 801af92:	ea02 0109 	and.w	r1, r2, r9
 801af96:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 801af9a:	dc7e      	bgt.n	801b09a <_strtod_l+0x8fa>
 801af9c:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 801afa0:	f77f aeb3 	ble.w	801ad0a <_strtod_l+0x56a>
 801afa4:	4b4e      	ldr	r3, [pc, #312]	; (801b0e0 <_strtod_l+0x940>)
 801afa6:	4640      	mov	r0, r8
 801afa8:	4649      	mov	r1, r9
 801afaa:	2200      	movs	r2, #0
 801afac:	f7e5 fb54 	bl	8000658 <__aeabi_dmul>
 801afb0:	4b4a      	ldr	r3, [pc, #296]	; (801b0dc <_strtod_l+0x93c>)
 801afb2:	400b      	ands	r3, r1
 801afb4:	4680      	mov	r8, r0
 801afb6:	4689      	mov	r9, r1
 801afb8:	2b00      	cmp	r3, #0
 801afba:	f47f ae3f 	bne.w	801ac3c <_strtod_l+0x49c>
 801afbe:	2322      	movs	r3, #34	; 0x22
 801afc0:	6023      	str	r3, [r4, #0]
 801afc2:	e63b      	b.n	801ac3c <_strtod_l+0x49c>
 801afc4:	f04f 32ff 	mov.w	r2, #4294967295
 801afc8:	fa02 f303 	lsl.w	r3, r2, r3
 801afcc:	ea03 0808 	and.w	r8, r3, r8
 801afd0:	e6e8      	b.n	801ada4 <_strtod_l+0x604>
 801afd2:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 801afd6:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 801afda:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 801afde:	36e2      	adds	r6, #226	; 0xe2
 801afe0:	fa01 f306 	lsl.w	r3, r1, r6
 801afe4:	e9cd 310d 	strd	r3, r1, [sp, #52]	; 0x34
 801afe8:	e748      	b.n	801ae7c <_strtod_l+0x6dc>
 801afea:	2100      	movs	r1, #0
 801afec:	2301      	movs	r3, #1
 801afee:	e9cd 130d 	strd	r1, r3, [sp, #52]	; 0x34
 801aff2:	e743      	b.n	801ae7c <_strtod_l+0x6dc>
 801aff4:	9916      	ldr	r1, [sp, #88]	; 0x58
 801aff6:	4632      	mov	r2, r6
 801aff8:	4620      	mov	r0, r4
 801affa:	f7ff f961 	bl	801a2c0 <__lshift>
 801affe:	9016      	str	r0, [sp, #88]	; 0x58
 801b000:	2800      	cmp	r0, #0
 801b002:	f47f af6b 	bne.w	801aedc <_strtod_l+0x73c>
 801b006:	e60f      	b.n	801ac28 <_strtod_l+0x488>
 801b008:	46ca      	mov	sl, r9
 801b00a:	d171      	bne.n	801b0f0 <_strtod_l+0x950>
 801b00c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 801b00e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801b012:	b352      	cbz	r2, 801b06a <_strtod_l+0x8ca>
 801b014:	4a33      	ldr	r2, [pc, #204]	; (801b0e4 <_strtod_l+0x944>)
 801b016:	4293      	cmp	r3, r2
 801b018:	d12a      	bne.n	801b070 <_strtod_l+0x8d0>
 801b01a:	9b04      	ldr	r3, [sp, #16]
 801b01c:	4641      	mov	r1, r8
 801b01e:	b1fb      	cbz	r3, 801b060 <_strtod_l+0x8c0>
 801b020:	4b2e      	ldr	r3, [pc, #184]	; (801b0dc <_strtod_l+0x93c>)
 801b022:	ea09 0303 	and.w	r3, r9, r3
 801b026:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 801b02a:	f04f 32ff 	mov.w	r2, #4294967295
 801b02e:	d81a      	bhi.n	801b066 <_strtod_l+0x8c6>
 801b030:	0d1b      	lsrs	r3, r3, #20
 801b032:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 801b036:	fa02 f303 	lsl.w	r3, r2, r3
 801b03a:	4299      	cmp	r1, r3
 801b03c:	d118      	bne.n	801b070 <_strtod_l+0x8d0>
 801b03e:	4b2a      	ldr	r3, [pc, #168]	; (801b0e8 <_strtod_l+0x948>)
 801b040:	459a      	cmp	sl, r3
 801b042:	d102      	bne.n	801b04a <_strtod_l+0x8aa>
 801b044:	3101      	adds	r1, #1
 801b046:	f43f adef 	beq.w	801ac28 <_strtod_l+0x488>
 801b04a:	4b24      	ldr	r3, [pc, #144]	; (801b0dc <_strtod_l+0x93c>)
 801b04c:	ea0a 0303 	and.w	r3, sl, r3
 801b050:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 801b054:	f04f 0800 	mov.w	r8, #0
 801b058:	9b04      	ldr	r3, [sp, #16]
 801b05a:	2b00      	cmp	r3, #0
 801b05c:	d1a2      	bne.n	801afa4 <_strtod_l+0x804>
 801b05e:	e5ed      	b.n	801ac3c <_strtod_l+0x49c>
 801b060:	f04f 33ff 	mov.w	r3, #4294967295
 801b064:	e7e9      	b.n	801b03a <_strtod_l+0x89a>
 801b066:	4613      	mov	r3, r2
 801b068:	e7e7      	b.n	801b03a <_strtod_l+0x89a>
 801b06a:	ea53 0308 	orrs.w	r3, r3, r8
 801b06e:	d08a      	beq.n	801af86 <_strtod_l+0x7e6>
 801b070:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801b072:	b1e3      	cbz	r3, 801b0ae <_strtod_l+0x90e>
 801b074:	ea13 0f0a 	tst.w	r3, sl
 801b078:	d0ee      	beq.n	801b058 <_strtod_l+0x8b8>
 801b07a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801b07c:	9a04      	ldr	r2, [sp, #16]
 801b07e:	4640      	mov	r0, r8
 801b080:	4649      	mov	r1, r9
 801b082:	b1c3      	cbz	r3, 801b0b6 <_strtod_l+0x916>
 801b084:	f7ff fb6f 	bl	801a766 <sulp>
 801b088:	4602      	mov	r2, r0
 801b08a:	460b      	mov	r3, r1
 801b08c:	ec51 0b18 	vmov	r0, r1, d8
 801b090:	f7e5 f92c 	bl	80002ec <__adddf3>
 801b094:	4680      	mov	r8, r0
 801b096:	4689      	mov	r9, r1
 801b098:	e7de      	b.n	801b058 <_strtod_l+0x8b8>
 801b09a:	4013      	ands	r3, r2
 801b09c:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 801b0a0:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 801b0a4:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 801b0a8:	f04f 38ff 	mov.w	r8, #4294967295
 801b0ac:	e7d4      	b.n	801b058 <_strtod_l+0x8b8>
 801b0ae:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801b0b0:	ea13 0f08 	tst.w	r3, r8
 801b0b4:	e7e0      	b.n	801b078 <_strtod_l+0x8d8>
 801b0b6:	f7ff fb56 	bl	801a766 <sulp>
 801b0ba:	4602      	mov	r2, r0
 801b0bc:	460b      	mov	r3, r1
 801b0be:	ec51 0b18 	vmov	r0, r1, d8
 801b0c2:	f7e5 f911 	bl	80002e8 <__aeabi_dsub>
 801b0c6:	2200      	movs	r2, #0
 801b0c8:	2300      	movs	r3, #0
 801b0ca:	4680      	mov	r8, r0
 801b0cc:	4689      	mov	r9, r1
 801b0ce:	f7e5 fd2b 	bl	8000b28 <__aeabi_dcmpeq>
 801b0d2:	2800      	cmp	r0, #0
 801b0d4:	d0c0      	beq.n	801b058 <_strtod_l+0x8b8>
 801b0d6:	e618      	b.n	801ad0a <_strtod_l+0x56a>
 801b0d8:	fffffc02 	.word	0xfffffc02
 801b0dc:	7ff00000 	.word	0x7ff00000
 801b0e0:	39500000 	.word	0x39500000
 801b0e4:	000fffff 	.word	0x000fffff
 801b0e8:	7fefffff 	.word	0x7fefffff
 801b0ec:	0801dd48 	.word	0x0801dd48
 801b0f0:	4659      	mov	r1, fp
 801b0f2:	4628      	mov	r0, r5
 801b0f4:	f7ff fac0 	bl	801a678 <__ratio>
 801b0f8:	ec57 6b10 	vmov	r6, r7, d0
 801b0fc:	ee10 0a10 	vmov	r0, s0
 801b100:	2200      	movs	r2, #0
 801b102:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 801b106:	4639      	mov	r1, r7
 801b108:	f7e5 fd22 	bl	8000b50 <__aeabi_dcmple>
 801b10c:	2800      	cmp	r0, #0
 801b10e:	d071      	beq.n	801b1f4 <_strtod_l+0xa54>
 801b110:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801b112:	2b00      	cmp	r3, #0
 801b114:	d17c      	bne.n	801b210 <_strtod_l+0xa70>
 801b116:	f1b8 0f00 	cmp.w	r8, #0
 801b11a:	d15a      	bne.n	801b1d2 <_strtod_l+0xa32>
 801b11c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801b120:	2b00      	cmp	r3, #0
 801b122:	d15d      	bne.n	801b1e0 <_strtod_l+0xa40>
 801b124:	4b90      	ldr	r3, [pc, #576]	; (801b368 <_strtod_l+0xbc8>)
 801b126:	2200      	movs	r2, #0
 801b128:	4630      	mov	r0, r6
 801b12a:	4639      	mov	r1, r7
 801b12c:	f7e5 fd06 	bl	8000b3c <__aeabi_dcmplt>
 801b130:	2800      	cmp	r0, #0
 801b132:	d15c      	bne.n	801b1ee <_strtod_l+0xa4e>
 801b134:	4630      	mov	r0, r6
 801b136:	4639      	mov	r1, r7
 801b138:	4b8c      	ldr	r3, [pc, #560]	; (801b36c <_strtod_l+0xbcc>)
 801b13a:	2200      	movs	r2, #0
 801b13c:	f7e5 fa8c 	bl	8000658 <__aeabi_dmul>
 801b140:	4606      	mov	r6, r0
 801b142:	460f      	mov	r7, r1
 801b144:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 801b148:	9606      	str	r6, [sp, #24]
 801b14a:	9307      	str	r3, [sp, #28]
 801b14c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801b150:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 801b154:	4b86      	ldr	r3, [pc, #536]	; (801b370 <_strtod_l+0xbd0>)
 801b156:	ea0a 0303 	and.w	r3, sl, r3
 801b15a:	930d      	str	r3, [sp, #52]	; 0x34
 801b15c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 801b15e:	4b85      	ldr	r3, [pc, #532]	; (801b374 <_strtod_l+0xbd4>)
 801b160:	429a      	cmp	r2, r3
 801b162:	f040 8090 	bne.w	801b286 <_strtod_l+0xae6>
 801b166:	f1aa 7954 	sub.w	r9, sl, #55574528	; 0x3500000
 801b16a:	ec49 8b10 	vmov	d0, r8, r9
 801b16e:	f7ff f9b9 	bl	801a4e4 <__ulp>
 801b172:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801b176:	ec51 0b10 	vmov	r0, r1, d0
 801b17a:	f7e5 fa6d 	bl	8000658 <__aeabi_dmul>
 801b17e:	4642      	mov	r2, r8
 801b180:	464b      	mov	r3, r9
 801b182:	f7e5 f8b3 	bl	80002ec <__adddf3>
 801b186:	460b      	mov	r3, r1
 801b188:	4979      	ldr	r1, [pc, #484]	; (801b370 <_strtod_l+0xbd0>)
 801b18a:	4a7b      	ldr	r2, [pc, #492]	; (801b378 <_strtod_l+0xbd8>)
 801b18c:	4019      	ands	r1, r3
 801b18e:	4291      	cmp	r1, r2
 801b190:	4680      	mov	r8, r0
 801b192:	d944      	bls.n	801b21e <_strtod_l+0xa7e>
 801b194:	ee18 2a90 	vmov	r2, s17
 801b198:	4b78      	ldr	r3, [pc, #480]	; (801b37c <_strtod_l+0xbdc>)
 801b19a:	429a      	cmp	r2, r3
 801b19c:	d104      	bne.n	801b1a8 <_strtod_l+0xa08>
 801b19e:	ee18 3a10 	vmov	r3, s16
 801b1a2:	3301      	adds	r3, #1
 801b1a4:	f43f ad40 	beq.w	801ac28 <_strtod_l+0x488>
 801b1a8:	f8df 91d0 	ldr.w	r9, [pc, #464]	; 801b37c <_strtod_l+0xbdc>
 801b1ac:	f04f 38ff 	mov.w	r8, #4294967295
 801b1b0:	9916      	ldr	r1, [sp, #88]	; 0x58
 801b1b2:	4620      	mov	r0, r4
 801b1b4:	f7fe fe6a 	bl	8019e8c <_Bfree>
 801b1b8:	9905      	ldr	r1, [sp, #20]
 801b1ba:	4620      	mov	r0, r4
 801b1bc:	f7fe fe66 	bl	8019e8c <_Bfree>
 801b1c0:	4659      	mov	r1, fp
 801b1c2:	4620      	mov	r0, r4
 801b1c4:	f7fe fe62 	bl	8019e8c <_Bfree>
 801b1c8:	4629      	mov	r1, r5
 801b1ca:	4620      	mov	r0, r4
 801b1cc:	f7fe fe5e 	bl	8019e8c <_Bfree>
 801b1d0:	e609      	b.n	801ade6 <_strtod_l+0x646>
 801b1d2:	f1b8 0f01 	cmp.w	r8, #1
 801b1d6:	d103      	bne.n	801b1e0 <_strtod_l+0xa40>
 801b1d8:	f1b9 0f00 	cmp.w	r9, #0
 801b1dc:	f43f ad95 	beq.w	801ad0a <_strtod_l+0x56a>
 801b1e0:	ed9f 7b55 	vldr	d7, [pc, #340]	; 801b338 <_strtod_l+0xb98>
 801b1e4:	4f60      	ldr	r7, [pc, #384]	; (801b368 <_strtod_l+0xbc8>)
 801b1e6:	ed8d 7b06 	vstr	d7, [sp, #24]
 801b1ea:	2600      	movs	r6, #0
 801b1ec:	e7ae      	b.n	801b14c <_strtod_l+0x9ac>
 801b1ee:	4f5f      	ldr	r7, [pc, #380]	; (801b36c <_strtod_l+0xbcc>)
 801b1f0:	2600      	movs	r6, #0
 801b1f2:	e7a7      	b.n	801b144 <_strtod_l+0x9a4>
 801b1f4:	4b5d      	ldr	r3, [pc, #372]	; (801b36c <_strtod_l+0xbcc>)
 801b1f6:	4630      	mov	r0, r6
 801b1f8:	4639      	mov	r1, r7
 801b1fa:	2200      	movs	r2, #0
 801b1fc:	f7e5 fa2c 	bl	8000658 <__aeabi_dmul>
 801b200:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801b202:	4606      	mov	r6, r0
 801b204:	460f      	mov	r7, r1
 801b206:	2b00      	cmp	r3, #0
 801b208:	d09c      	beq.n	801b144 <_strtod_l+0x9a4>
 801b20a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 801b20e:	e79d      	b.n	801b14c <_strtod_l+0x9ac>
 801b210:	ed9f 7b4b 	vldr	d7, [pc, #300]	; 801b340 <_strtod_l+0xba0>
 801b214:	ed8d 7b06 	vstr	d7, [sp, #24]
 801b218:	ec57 6b17 	vmov	r6, r7, d7
 801b21c:	e796      	b.n	801b14c <_strtod_l+0x9ac>
 801b21e:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 801b222:	9b04      	ldr	r3, [sp, #16]
 801b224:	46ca      	mov	sl, r9
 801b226:	2b00      	cmp	r3, #0
 801b228:	d1c2      	bne.n	801b1b0 <_strtod_l+0xa10>
 801b22a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 801b22e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 801b230:	0d1b      	lsrs	r3, r3, #20
 801b232:	051b      	lsls	r3, r3, #20
 801b234:	429a      	cmp	r2, r3
 801b236:	d1bb      	bne.n	801b1b0 <_strtod_l+0xa10>
 801b238:	4630      	mov	r0, r6
 801b23a:	4639      	mov	r1, r7
 801b23c:	f7e5 fd6c 	bl	8000d18 <__aeabi_d2lz>
 801b240:	f7e5 f9dc 	bl	80005fc <__aeabi_l2d>
 801b244:	4602      	mov	r2, r0
 801b246:	460b      	mov	r3, r1
 801b248:	4630      	mov	r0, r6
 801b24a:	4639      	mov	r1, r7
 801b24c:	f7e5 f84c 	bl	80002e8 <__aeabi_dsub>
 801b250:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 801b252:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801b256:	ea43 0308 	orr.w	r3, r3, r8
 801b25a:	4313      	orrs	r3, r2
 801b25c:	4606      	mov	r6, r0
 801b25e:	460f      	mov	r7, r1
 801b260:	d054      	beq.n	801b30c <_strtod_l+0xb6c>
 801b262:	a339      	add	r3, pc, #228	; (adr r3, 801b348 <_strtod_l+0xba8>)
 801b264:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b268:	f7e5 fc68 	bl	8000b3c <__aeabi_dcmplt>
 801b26c:	2800      	cmp	r0, #0
 801b26e:	f47f ace5 	bne.w	801ac3c <_strtod_l+0x49c>
 801b272:	a337      	add	r3, pc, #220	; (adr r3, 801b350 <_strtod_l+0xbb0>)
 801b274:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b278:	4630      	mov	r0, r6
 801b27a:	4639      	mov	r1, r7
 801b27c:	f7e5 fc7c 	bl	8000b78 <__aeabi_dcmpgt>
 801b280:	2800      	cmp	r0, #0
 801b282:	d095      	beq.n	801b1b0 <_strtod_l+0xa10>
 801b284:	e4da      	b.n	801ac3c <_strtod_l+0x49c>
 801b286:	9b04      	ldr	r3, [sp, #16]
 801b288:	b333      	cbz	r3, 801b2d8 <_strtod_l+0xb38>
 801b28a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801b28c:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 801b290:	d822      	bhi.n	801b2d8 <_strtod_l+0xb38>
 801b292:	a331      	add	r3, pc, #196	; (adr r3, 801b358 <_strtod_l+0xbb8>)
 801b294:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b298:	4630      	mov	r0, r6
 801b29a:	4639      	mov	r1, r7
 801b29c:	f7e5 fc58 	bl	8000b50 <__aeabi_dcmple>
 801b2a0:	b1a0      	cbz	r0, 801b2cc <_strtod_l+0xb2c>
 801b2a2:	4639      	mov	r1, r7
 801b2a4:	4630      	mov	r0, r6
 801b2a6:	f7e5 fcaf 	bl	8000c08 <__aeabi_d2uiz>
 801b2aa:	2801      	cmp	r0, #1
 801b2ac:	bf38      	it	cc
 801b2ae:	2001      	movcc	r0, #1
 801b2b0:	f7e5 f958 	bl	8000564 <__aeabi_ui2d>
 801b2b4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801b2b6:	4606      	mov	r6, r0
 801b2b8:	460f      	mov	r7, r1
 801b2ba:	bb23      	cbnz	r3, 801b306 <_strtod_l+0xb66>
 801b2bc:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801b2c0:	9010      	str	r0, [sp, #64]	; 0x40
 801b2c2:	9311      	str	r3, [sp, #68]	; 0x44
 801b2c4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 801b2c8:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 801b2cc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801b2ce:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 801b2d0:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 801b2d4:	1a9b      	subs	r3, r3, r2
 801b2d6:	930f      	str	r3, [sp, #60]	; 0x3c
 801b2d8:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 801b2dc:	eeb0 0a48 	vmov.f32	s0, s16
 801b2e0:	eef0 0a68 	vmov.f32	s1, s17
 801b2e4:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 801b2e8:	f7ff f8fc 	bl	801a4e4 <__ulp>
 801b2ec:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 801b2f0:	ec53 2b10 	vmov	r2, r3, d0
 801b2f4:	f7e5 f9b0 	bl	8000658 <__aeabi_dmul>
 801b2f8:	ec53 2b18 	vmov	r2, r3, d8
 801b2fc:	f7e4 fff6 	bl	80002ec <__adddf3>
 801b300:	4680      	mov	r8, r0
 801b302:	4689      	mov	r9, r1
 801b304:	e78d      	b.n	801b222 <_strtod_l+0xa82>
 801b306:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 801b30a:	e7db      	b.n	801b2c4 <_strtod_l+0xb24>
 801b30c:	a314      	add	r3, pc, #80	; (adr r3, 801b360 <_strtod_l+0xbc0>)
 801b30e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b312:	f7e5 fc13 	bl	8000b3c <__aeabi_dcmplt>
 801b316:	e7b3      	b.n	801b280 <_strtod_l+0xae0>
 801b318:	2300      	movs	r3, #0
 801b31a:	930a      	str	r3, [sp, #40]	; 0x28
 801b31c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 801b31e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801b320:	6013      	str	r3, [r2, #0]
 801b322:	f7ff ba7c 	b.w	801a81e <_strtod_l+0x7e>
 801b326:	2a65      	cmp	r2, #101	; 0x65
 801b328:	f43f ab75 	beq.w	801aa16 <_strtod_l+0x276>
 801b32c:	2a45      	cmp	r2, #69	; 0x45
 801b32e:	f43f ab72 	beq.w	801aa16 <_strtod_l+0x276>
 801b332:	2301      	movs	r3, #1
 801b334:	f7ff bbaa 	b.w	801aa8c <_strtod_l+0x2ec>
 801b338:	00000000 	.word	0x00000000
 801b33c:	bff00000 	.word	0xbff00000
 801b340:	00000000 	.word	0x00000000
 801b344:	3ff00000 	.word	0x3ff00000
 801b348:	94a03595 	.word	0x94a03595
 801b34c:	3fdfffff 	.word	0x3fdfffff
 801b350:	35afe535 	.word	0x35afe535
 801b354:	3fe00000 	.word	0x3fe00000
 801b358:	ffc00000 	.word	0xffc00000
 801b35c:	41dfffff 	.word	0x41dfffff
 801b360:	94a03595 	.word	0x94a03595
 801b364:	3fcfffff 	.word	0x3fcfffff
 801b368:	3ff00000 	.word	0x3ff00000
 801b36c:	3fe00000 	.word	0x3fe00000
 801b370:	7ff00000 	.word	0x7ff00000
 801b374:	7fe00000 	.word	0x7fe00000
 801b378:	7c9fffff 	.word	0x7c9fffff
 801b37c:	7fefffff 	.word	0x7fefffff

0801b380 <_strtod_r>:
 801b380:	4b01      	ldr	r3, [pc, #4]	; (801b388 <_strtod_r+0x8>)
 801b382:	f7ff ba0d 	b.w	801a7a0 <_strtod_l>
 801b386:	bf00      	nop
 801b388:	2000019c 	.word	0x2000019c

0801b38c <_strtol_l.constprop.0>:
 801b38c:	2b01      	cmp	r3, #1
 801b38e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801b392:	d001      	beq.n	801b398 <_strtol_l.constprop.0+0xc>
 801b394:	2b24      	cmp	r3, #36	; 0x24
 801b396:	d906      	bls.n	801b3a6 <_strtol_l.constprop.0+0x1a>
 801b398:	f7fd fe32 	bl	8019000 <__errno>
 801b39c:	2316      	movs	r3, #22
 801b39e:	6003      	str	r3, [r0, #0]
 801b3a0:	2000      	movs	r0, #0
 801b3a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801b3a6:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 801b48c <_strtol_l.constprop.0+0x100>
 801b3aa:	460d      	mov	r5, r1
 801b3ac:	462e      	mov	r6, r5
 801b3ae:	f815 4b01 	ldrb.w	r4, [r5], #1
 801b3b2:	f81c 7004 	ldrb.w	r7, [ip, r4]
 801b3b6:	f017 0708 	ands.w	r7, r7, #8
 801b3ba:	d1f7      	bne.n	801b3ac <_strtol_l.constprop.0+0x20>
 801b3bc:	2c2d      	cmp	r4, #45	; 0x2d
 801b3be:	d132      	bne.n	801b426 <_strtol_l.constprop.0+0x9a>
 801b3c0:	782c      	ldrb	r4, [r5, #0]
 801b3c2:	2701      	movs	r7, #1
 801b3c4:	1cb5      	adds	r5, r6, #2
 801b3c6:	2b00      	cmp	r3, #0
 801b3c8:	d05b      	beq.n	801b482 <_strtol_l.constprop.0+0xf6>
 801b3ca:	2b10      	cmp	r3, #16
 801b3cc:	d109      	bne.n	801b3e2 <_strtol_l.constprop.0+0x56>
 801b3ce:	2c30      	cmp	r4, #48	; 0x30
 801b3d0:	d107      	bne.n	801b3e2 <_strtol_l.constprop.0+0x56>
 801b3d2:	782c      	ldrb	r4, [r5, #0]
 801b3d4:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 801b3d8:	2c58      	cmp	r4, #88	; 0x58
 801b3da:	d14d      	bne.n	801b478 <_strtol_l.constprop.0+0xec>
 801b3dc:	786c      	ldrb	r4, [r5, #1]
 801b3de:	2310      	movs	r3, #16
 801b3e0:	3502      	adds	r5, #2
 801b3e2:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 801b3e6:	f108 38ff 	add.w	r8, r8, #4294967295
 801b3ea:	f04f 0e00 	mov.w	lr, #0
 801b3ee:	fbb8 f9f3 	udiv	r9, r8, r3
 801b3f2:	4676      	mov	r6, lr
 801b3f4:	fb03 8a19 	mls	sl, r3, r9, r8
 801b3f8:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 801b3fc:	f1bc 0f09 	cmp.w	ip, #9
 801b400:	d816      	bhi.n	801b430 <_strtol_l.constprop.0+0xa4>
 801b402:	4664      	mov	r4, ip
 801b404:	42a3      	cmp	r3, r4
 801b406:	dd24      	ble.n	801b452 <_strtol_l.constprop.0+0xc6>
 801b408:	f1be 3fff 	cmp.w	lr, #4294967295
 801b40c:	d008      	beq.n	801b420 <_strtol_l.constprop.0+0x94>
 801b40e:	45b1      	cmp	r9, r6
 801b410:	d31c      	bcc.n	801b44c <_strtol_l.constprop.0+0xc0>
 801b412:	d101      	bne.n	801b418 <_strtol_l.constprop.0+0x8c>
 801b414:	45a2      	cmp	sl, r4
 801b416:	db19      	blt.n	801b44c <_strtol_l.constprop.0+0xc0>
 801b418:	fb06 4603 	mla	r6, r6, r3, r4
 801b41c:	f04f 0e01 	mov.w	lr, #1
 801b420:	f815 4b01 	ldrb.w	r4, [r5], #1
 801b424:	e7e8      	b.n	801b3f8 <_strtol_l.constprop.0+0x6c>
 801b426:	2c2b      	cmp	r4, #43	; 0x2b
 801b428:	bf04      	itt	eq
 801b42a:	782c      	ldrbeq	r4, [r5, #0]
 801b42c:	1cb5      	addeq	r5, r6, #2
 801b42e:	e7ca      	b.n	801b3c6 <_strtol_l.constprop.0+0x3a>
 801b430:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 801b434:	f1bc 0f19 	cmp.w	ip, #25
 801b438:	d801      	bhi.n	801b43e <_strtol_l.constprop.0+0xb2>
 801b43a:	3c37      	subs	r4, #55	; 0x37
 801b43c:	e7e2      	b.n	801b404 <_strtol_l.constprop.0+0x78>
 801b43e:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 801b442:	f1bc 0f19 	cmp.w	ip, #25
 801b446:	d804      	bhi.n	801b452 <_strtol_l.constprop.0+0xc6>
 801b448:	3c57      	subs	r4, #87	; 0x57
 801b44a:	e7db      	b.n	801b404 <_strtol_l.constprop.0+0x78>
 801b44c:	f04f 3eff 	mov.w	lr, #4294967295
 801b450:	e7e6      	b.n	801b420 <_strtol_l.constprop.0+0x94>
 801b452:	f1be 3fff 	cmp.w	lr, #4294967295
 801b456:	d105      	bne.n	801b464 <_strtol_l.constprop.0+0xd8>
 801b458:	2322      	movs	r3, #34	; 0x22
 801b45a:	6003      	str	r3, [r0, #0]
 801b45c:	4646      	mov	r6, r8
 801b45e:	b942      	cbnz	r2, 801b472 <_strtol_l.constprop.0+0xe6>
 801b460:	4630      	mov	r0, r6
 801b462:	e79e      	b.n	801b3a2 <_strtol_l.constprop.0+0x16>
 801b464:	b107      	cbz	r7, 801b468 <_strtol_l.constprop.0+0xdc>
 801b466:	4276      	negs	r6, r6
 801b468:	2a00      	cmp	r2, #0
 801b46a:	d0f9      	beq.n	801b460 <_strtol_l.constprop.0+0xd4>
 801b46c:	f1be 0f00 	cmp.w	lr, #0
 801b470:	d000      	beq.n	801b474 <_strtol_l.constprop.0+0xe8>
 801b472:	1e69      	subs	r1, r5, #1
 801b474:	6011      	str	r1, [r2, #0]
 801b476:	e7f3      	b.n	801b460 <_strtol_l.constprop.0+0xd4>
 801b478:	2430      	movs	r4, #48	; 0x30
 801b47a:	2b00      	cmp	r3, #0
 801b47c:	d1b1      	bne.n	801b3e2 <_strtol_l.constprop.0+0x56>
 801b47e:	2308      	movs	r3, #8
 801b480:	e7af      	b.n	801b3e2 <_strtol_l.constprop.0+0x56>
 801b482:	2c30      	cmp	r4, #48	; 0x30
 801b484:	d0a5      	beq.n	801b3d2 <_strtol_l.constprop.0+0x46>
 801b486:	230a      	movs	r3, #10
 801b488:	e7ab      	b.n	801b3e2 <_strtol_l.constprop.0+0x56>
 801b48a:	bf00      	nop
 801b48c:	0801dd71 	.word	0x0801dd71

0801b490 <_strtol_r>:
 801b490:	f7ff bf7c 	b.w	801b38c <_strtol_l.constprop.0>

0801b494 <__ssputs_r>:
 801b494:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801b498:	688e      	ldr	r6, [r1, #8]
 801b49a:	461f      	mov	r7, r3
 801b49c:	42be      	cmp	r6, r7
 801b49e:	680b      	ldr	r3, [r1, #0]
 801b4a0:	4682      	mov	sl, r0
 801b4a2:	460c      	mov	r4, r1
 801b4a4:	4690      	mov	r8, r2
 801b4a6:	d82c      	bhi.n	801b502 <__ssputs_r+0x6e>
 801b4a8:	898a      	ldrh	r2, [r1, #12]
 801b4aa:	f412 6f90 	tst.w	r2, #1152	; 0x480
 801b4ae:	d026      	beq.n	801b4fe <__ssputs_r+0x6a>
 801b4b0:	6965      	ldr	r5, [r4, #20]
 801b4b2:	6909      	ldr	r1, [r1, #16]
 801b4b4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801b4b8:	eba3 0901 	sub.w	r9, r3, r1
 801b4bc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801b4c0:	1c7b      	adds	r3, r7, #1
 801b4c2:	444b      	add	r3, r9
 801b4c4:	106d      	asrs	r5, r5, #1
 801b4c6:	429d      	cmp	r5, r3
 801b4c8:	bf38      	it	cc
 801b4ca:	461d      	movcc	r5, r3
 801b4cc:	0553      	lsls	r3, r2, #21
 801b4ce:	d527      	bpl.n	801b520 <__ssputs_r+0x8c>
 801b4d0:	4629      	mov	r1, r5
 801b4d2:	f7fc fb87 	bl	8017be4 <_malloc_r>
 801b4d6:	4606      	mov	r6, r0
 801b4d8:	b360      	cbz	r0, 801b534 <__ssputs_r+0xa0>
 801b4da:	6921      	ldr	r1, [r4, #16]
 801b4dc:	464a      	mov	r2, r9
 801b4de:	f7fd fdbb 	bl	8019058 <memcpy>
 801b4e2:	89a3      	ldrh	r3, [r4, #12]
 801b4e4:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 801b4e8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801b4ec:	81a3      	strh	r3, [r4, #12]
 801b4ee:	6126      	str	r6, [r4, #16]
 801b4f0:	6165      	str	r5, [r4, #20]
 801b4f2:	444e      	add	r6, r9
 801b4f4:	eba5 0509 	sub.w	r5, r5, r9
 801b4f8:	6026      	str	r6, [r4, #0]
 801b4fa:	60a5      	str	r5, [r4, #8]
 801b4fc:	463e      	mov	r6, r7
 801b4fe:	42be      	cmp	r6, r7
 801b500:	d900      	bls.n	801b504 <__ssputs_r+0x70>
 801b502:	463e      	mov	r6, r7
 801b504:	6820      	ldr	r0, [r4, #0]
 801b506:	4632      	mov	r2, r6
 801b508:	4641      	mov	r1, r8
 801b50a:	f000 ff02 	bl	801c312 <memmove>
 801b50e:	68a3      	ldr	r3, [r4, #8]
 801b510:	1b9b      	subs	r3, r3, r6
 801b512:	60a3      	str	r3, [r4, #8]
 801b514:	6823      	ldr	r3, [r4, #0]
 801b516:	4433      	add	r3, r6
 801b518:	6023      	str	r3, [r4, #0]
 801b51a:	2000      	movs	r0, #0
 801b51c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801b520:	462a      	mov	r2, r5
 801b522:	f001 fad4 	bl	801cace <_realloc_r>
 801b526:	4606      	mov	r6, r0
 801b528:	2800      	cmp	r0, #0
 801b52a:	d1e0      	bne.n	801b4ee <__ssputs_r+0x5a>
 801b52c:	6921      	ldr	r1, [r4, #16]
 801b52e:	4650      	mov	r0, sl
 801b530:	f7fe fc20 	bl	8019d74 <_free_r>
 801b534:	230c      	movs	r3, #12
 801b536:	f8ca 3000 	str.w	r3, [sl]
 801b53a:	89a3      	ldrh	r3, [r4, #12]
 801b53c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801b540:	81a3      	strh	r3, [r4, #12]
 801b542:	f04f 30ff 	mov.w	r0, #4294967295
 801b546:	e7e9      	b.n	801b51c <__ssputs_r+0x88>

0801b548 <_svfiprintf_r>:
 801b548:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b54c:	4698      	mov	r8, r3
 801b54e:	898b      	ldrh	r3, [r1, #12]
 801b550:	061b      	lsls	r3, r3, #24
 801b552:	b09d      	sub	sp, #116	; 0x74
 801b554:	4607      	mov	r7, r0
 801b556:	460d      	mov	r5, r1
 801b558:	4614      	mov	r4, r2
 801b55a:	d50e      	bpl.n	801b57a <_svfiprintf_r+0x32>
 801b55c:	690b      	ldr	r3, [r1, #16]
 801b55e:	b963      	cbnz	r3, 801b57a <_svfiprintf_r+0x32>
 801b560:	2140      	movs	r1, #64	; 0x40
 801b562:	f7fc fb3f 	bl	8017be4 <_malloc_r>
 801b566:	6028      	str	r0, [r5, #0]
 801b568:	6128      	str	r0, [r5, #16]
 801b56a:	b920      	cbnz	r0, 801b576 <_svfiprintf_r+0x2e>
 801b56c:	230c      	movs	r3, #12
 801b56e:	603b      	str	r3, [r7, #0]
 801b570:	f04f 30ff 	mov.w	r0, #4294967295
 801b574:	e0d0      	b.n	801b718 <_svfiprintf_r+0x1d0>
 801b576:	2340      	movs	r3, #64	; 0x40
 801b578:	616b      	str	r3, [r5, #20]
 801b57a:	2300      	movs	r3, #0
 801b57c:	9309      	str	r3, [sp, #36]	; 0x24
 801b57e:	2320      	movs	r3, #32
 801b580:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801b584:	f8cd 800c 	str.w	r8, [sp, #12]
 801b588:	2330      	movs	r3, #48	; 0x30
 801b58a:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 801b730 <_svfiprintf_r+0x1e8>
 801b58e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801b592:	f04f 0901 	mov.w	r9, #1
 801b596:	4623      	mov	r3, r4
 801b598:	469a      	mov	sl, r3
 801b59a:	f813 2b01 	ldrb.w	r2, [r3], #1
 801b59e:	b10a      	cbz	r2, 801b5a4 <_svfiprintf_r+0x5c>
 801b5a0:	2a25      	cmp	r2, #37	; 0x25
 801b5a2:	d1f9      	bne.n	801b598 <_svfiprintf_r+0x50>
 801b5a4:	ebba 0b04 	subs.w	fp, sl, r4
 801b5a8:	d00b      	beq.n	801b5c2 <_svfiprintf_r+0x7a>
 801b5aa:	465b      	mov	r3, fp
 801b5ac:	4622      	mov	r2, r4
 801b5ae:	4629      	mov	r1, r5
 801b5b0:	4638      	mov	r0, r7
 801b5b2:	f7ff ff6f 	bl	801b494 <__ssputs_r>
 801b5b6:	3001      	adds	r0, #1
 801b5b8:	f000 80a9 	beq.w	801b70e <_svfiprintf_r+0x1c6>
 801b5bc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801b5be:	445a      	add	r2, fp
 801b5c0:	9209      	str	r2, [sp, #36]	; 0x24
 801b5c2:	f89a 3000 	ldrb.w	r3, [sl]
 801b5c6:	2b00      	cmp	r3, #0
 801b5c8:	f000 80a1 	beq.w	801b70e <_svfiprintf_r+0x1c6>
 801b5cc:	2300      	movs	r3, #0
 801b5ce:	f04f 32ff 	mov.w	r2, #4294967295
 801b5d2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801b5d6:	f10a 0a01 	add.w	sl, sl, #1
 801b5da:	9304      	str	r3, [sp, #16]
 801b5dc:	9307      	str	r3, [sp, #28]
 801b5de:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801b5e2:	931a      	str	r3, [sp, #104]	; 0x68
 801b5e4:	4654      	mov	r4, sl
 801b5e6:	2205      	movs	r2, #5
 801b5e8:	f814 1b01 	ldrb.w	r1, [r4], #1
 801b5ec:	4850      	ldr	r0, [pc, #320]	; (801b730 <_svfiprintf_r+0x1e8>)
 801b5ee:	f7e4 fe1f 	bl	8000230 <memchr>
 801b5f2:	9a04      	ldr	r2, [sp, #16]
 801b5f4:	b9d8      	cbnz	r0, 801b62e <_svfiprintf_r+0xe6>
 801b5f6:	06d0      	lsls	r0, r2, #27
 801b5f8:	bf44      	itt	mi
 801b5fa:	2320      	movmi	r3, #32
 801b5fc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801b600:	0711      	lsls	r1, r2, #28
 801b602:	bf44      	itt	mi
 801b604:	232b      	movmi	r3, #43	; 0x2b
 801b606:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801b60a:	f89a 3000 	ldrb.w	r3, [sl]
 801b60e:	2b2a      	cmp	r3, #42	; 0x2a
 801b610:	d015      	beq.n	801b63e <_svfiprintf_r+0xf6>
 801b612:	9a07      	ldr	r2, [sp, #28]
 801b614:	4654      	mov	r4, sl
 801b616:	2000      	movs	r0, #0
 801b618:	f04f 0c0a 	mov.w	ip, #10
 801b61c:	4621      	mov	r1, r4
 801b61e:	f811 3b01 	ldrb.w	r3, [r1], #1
 801b622:	3b30      	subs	r3, #48	; 0x30
 801b624:	2b09      	cmp	r3, #9
 801b626:	d94d      	bls.n	801b6c4 <_svfiprintf_r+0x17c>
 801b628:	b1b0      	cbz	r0, 801b658 <_svfiprintf_r+0x110>
 801b62a:	9207      	str	r2, [sp, #28]
 801b62c:	e014      	b.n	801b658 <_svfiprintf_r+0x110>
 801b62e:	eba0 0308 	sub.w	r3, r0, r8
 801b632:	fa09 f303 	lsl.w	r3, r9, r3
 801b636:	4313      	orrs	r3, r2
 801b638:	9304      	str	r3, [sp, #16]
 801b63a:	46a2      	mov	sl, r4
 801b63c:	e7d2      	b.n	801b5e4 <_svfiprintf_r+0x9c>
 801b63e:	9b03      	ldr	r3, [sp, #12]
 801b640:	1d19      	adds	r1, r3, #4
 801b642:	681b      	ldr	r3, [r3, #0]
 801b644:	9103      	str	r1, [sp, #12]
 801b646:	2b00      	cmp	r3, #0
 801b648:	bfbb      	ittet	lt
 801b64a:	425b      	neglt	r3, r3
 801b64c:	f042 0202 	orrlt.w	r2, r2, #2
 801b650:	9307      	strge	r3, [sp, #28]
 801b652:	9307      	strlt	r3, [sp, #28]
 801b654:	bfb8      	it	lt
 801b656:	9204      	strlt	r2, [sp, #16]
 801b658:	7823      	ldrb	r3, [r4, #0]
 801b65a:	2b2e      	cmp	r3, #46	; 0x2e
 801b65c:	d10c      	bne.n	801b678 <_svfiprintf_r+0x130>
 801b65e:	7863      	ldrb	r3, [r4, #1]
 801b660:	2b2a      	cmp	r3, #42	; 0x2a
 801b662:	d134      	bne.n	801b6ce <_svfiprintf_r+0x186>
 801b664:	9b03      	ldr	r3, [sp, #12]
 801b666:	1d1a      	adds	r2, r3, #4
 801b668:	681b      	ldr	r3, [r3, #0]
 801b66a:	9203      	str	r2, [sp, #12]
 801b66c:	2b00      	cmp	r3, #0
 801b66e:	bfb8      	it	lt
 801b670:	f04f 33ff 	movlt.w	r3, #4294967295
 801b674:	3402      	adds	r4, #2
 801b676:	9305      	str	r3, [sp, #20]
 801b678:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 801b740 <_svfiprintf_r+0x1f8>
 801b67c:	7821      	ldrb	r1, [r4, #0]
 801b67e:	2203      	movs	r2, #3
 801b680:	4650      	mov	r0, sl
 801b682:	f7e4 fdd5 	bl	8000230 <memchr>
 801b686:	b138      	cbz	r0, 801b698 <_svfiprintf_r+0x150>
 801b688:	9b04      	ldr	r3, [sp, #16]
 801b68a:	eba0 000a 	sub.w	r0, r0, sl
 801b68e:	2240      	movs	r2, #64	; 0x40
 801b690:	4082      	lsls	r2, r0
 801b692:	4313      	orrs	r3, r2
 801b694:	3401      	adds	r4, #1
 801b696:	9304      	str	r3, [sp, #16]
 801b698:	f814 1b01 	ldrb.w	r1, [r4], #1
 801b69c:	4825      	ldr	r0, [pc, #148]	; (801b734 <_svfiprintf_r+0x1ec>)
 801b69e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801b6a2:	2206      	movs	r2, #6
 801b6a4:	f7e4 fdc4 	bl	8000230 <memchr>
 801b6a8:	2800      	cmp	r0, #0
 801b6aa:	d038      	beq.n	801b71e <_svfiprintf_r+0x1d6>
 801b6ac:	4b22      	ldr	r3, [pc, #136]	; (801b738 <_svfiprintf_r+0x1f0>)
 801b6ae:	bb1b      	cbnz	r3, 801b6f8 <_svfiprintf_r+0x1b0>
 801b6b0:	9b03      	ldr	r3, [sp, #12]
 801b6b2:	3307      	adds	r3, #7
 801b6b4:	f023 0307 	bic.w	r3, r3, #7
 801b6b8:	3308      	adds	r3, #8
 801b6ba:	9303      	str	r3, [sp, #12]
 801b6bc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801b6be:	4433      	add	r3, r6
 801b6c0:	9309      	str	r3, [sp, #36]	; 0x24
 801b6c2:	e768      	b.n	801b596 <_svfiprintf_r+0x4e>
 801b6c4:	fb0c 3202 	mla	r2, ip, r2, r3
 801b6c8:	460c      	mov	r4, r1
 801b6ca:	2001      	movs	r0, #1
 801b6cc:	e7a6      	b.n	801b61c <_svfiprintf_r+0xd4>
 801b6ce:	2300      	movs	r3, #0
 801b6d0:	3401      	adds	r4, #1
 801b6d2:	9305      	str	r3, [sp, #20]
 801b6d4:	4619      	mov	r1, r3
 801b6d6:	f04f 0c0a 	mov.w	ip, #10
 801b6da:	4620      	mov	r0, r4
 801b6dc:	f810 2b01 	ldrb.w	r2, [r0], #1
 801b6e0:	3a30      	subs	r2, #48	; 0x30
 801b6e2:	2a09      	cmp	r2, #9
 801b6e4:	d903      	bls.n	801b6ee <_svfiprintf_r+0x1a6>
 801b6e6:	2b00      	cmp	r3, #0
 801b6e8:	d0c6      	beq.n	801b678 <_svfiprintf_r+0x130>
 801b6ea:	9105      	str	r1, [sp, #20]
 801b6ec:	e7c4      	b.n	801b678 <_svfiprintf_r+0x130>
 801b6ee:	fb0c 2101 	mla	r1, ip, r1, r2
 801b6f2:	4604      	mov	r4, r0
 801b6f4:	2301      	movs	r3, #1
 801b6f6:	e7f0      	b.n	801b6da <_svfiprintf_r+0x192>
 801b6f8:	ab03      	add	r3, sp, #12
 801b6fa:	9300      	str	r3, [sp, #0]
 801b6fc:	462a      	mov	r2, r5
 801b6fe:	4b0f      	ldr	r3, [pc, #60]	; (801b73c <_svfiprintf_r+0x1f4>)
 801b700:	a904      	add	r1, sp, #16
 801b702:	4638      	mov	r0, r7
 801b704:	f7fc fb9a 	bl	8017e3c <_printf_float>
 801b708:	1c42      	adds	r2, r0, #1
 801b70a:	4606      	mov	r6, r0
 801b70c:	d1d6      	bne.n	801b6bc <_svfiprintf_r+0x174>
 801b70e:	89ab      	ldrh	r3, [r5, #12]
 801b710:	065b      	lsls	r3, r3, #25
 801b712:	f53f af2d 	bmi.w	801b570 <_svfiprintf_r+0x28>
 801b716:	9809      	ldr	r0, [sp, #36]	; 0x24
 801b718:	b01d      	add	sp, #116	; 0x74
 801b71a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b71e:	ab03      	add	r3, sp, #12
 801b720:	9300      	str	r3, [sp, #0]
 801b722:	462a      	mov	r2, r5
 801b724:	4b05      	ldr	r3, [pc, #20]	; (801b73c <_svfiprintf_r+0x1f4>)
 801b726:	a904      	add	r1, sp, #16
 801b728:	4638      	mov	r0, r7
 801b72a:	f7fc fe2b 	bl	8018384 <_printf_i>
 801b72e:	e7eb      	b.n	801b708 <_svfiprintf_r+0x1c0>
 801b730:	0801de71 	.word	0x0801de71
 801b734:	0801de7b 	.word	0x0801de7b
 801b738:	08017e3d 	.word	0x08017e3d
 801b73c:	0801b495 	.word	0x0801b495
 801b740:	0801de77 	.word	0x0801de77

0801b744 <_sungetc_r>:
 801b744:	b538      	push	{r3, r4, r5, lr}
 801b746:	1c4b      	adds	r3, r1, #1
 801b748:	4614      	mov	r4, r2
 801b74a:	d103      	bne.n	801b754 <_sungetc_r+0x10>
 801b74c:	f04f 35ff 	mov.w	r5, #4294967295
 801b750:	4628      	mov	r0, r5
 801b752:	bd38      	pop	{r3, r4, r5, pc}
 801b754:	8993      	ldrh	r3, [r2, #12]
 801b756:	f023 0320 	bic.w	r3, r3, #32
 801b75a:	8193      	strh	r3, [r2, #12]
 801b75c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801b75e:	6852      	ldr	r2, [r2, #4]
 801b760:	b2cd      	uxtb	r5, r1
 801b762:	b18b      	cbz	r3, 801b788 <_sungetc_r+0x44>
 801b764:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 801b766:	4293      	cmp	r3, r2
 801b768:	dd08      	ble.n	801b77c <_sungetc_r+0x38>
 801b76a:	6823      	ldr	r3, [r4, #0]
 801b76c:	1e5a      	subs	r2, r3, #1
 801b76e:	6022      	str	r2, [r4, #0]
 801b770:	f803 5c01 	strb.w	r5, [r3, #-1]
 801b774:	6863      	ldr	r3, [r4, #4]
 801b776:	3301      	adds	r3, #1
 801b778:	6063      	str	r3, [r4, #4]
 801b77a:	e7e9      	b.n	801b750 <_sungetc_r+0xc>
 801b77c:	4621      	mov	r1, r4
 801b77e:	f000 fd8e 	bl	801c29e <__submore>
 801b782:	2800      	cmp	r0, #0
 801b784:	d0f1      	beq.n	801b76a <_sungetc_r+0x26>
 801b786:	e7e1      	b.n	801b74c <_sungetc_r+0x8>
 801b788:	6921      	ldr	r1, [r4, #16]
 801b78a:	6823      	ldr	r3, [r4, #0]
 801b78c:	b151      	cbz	r1, 801b7a4 <_sungetc_r+0x60>
 801b78e:	4299      	cmp	r1, r3
 801b790:	d208      	bcs.n	801b7a4 <_sungetc_r+0x60>
 801b792:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 801b796:	42a9      	cmp	r1, r5
 801b798:	d104      	bne.n	801b7a4 <_sungetc_r+0x60>
 801b79a:	3b01      	subs	r3, #1
 801b79c:	3201      	adds	r2, #1
 801b79e:	6023      	str	r3, [r4, #0]
 801b7a0:	6062      	str	r2, [r4, #4]
 801b7a2:	e7d5      	b.n	801b750 <_sungetc_r+0xc>
 801b7a4:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 801b7a8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801b7ac:	6363      	str	r3, [r4, #52]	; 0x34
 801b7ae:	2303      	movs	r3, #3
 801b7b0:	63a3      	str	r3, [r4, #56]	; 0x38
 801b7b2:	4623      	mov	r3, r4
 801b7b4:	f803 5f46 	strb.w	r5, [r3, #70]!
 801b7b8:	6023      	str	r3, [r4, #0]
 801b7ba:	2301      	movs	r3, #1
 801b7bc:	e7dc      	b.n	801b778 <_sungetc_r+0x34>

0801b7be <__ssrefill_r>:
 801b7be:	b510      	push	{r4, lr}
 801b7c0:	460c      	mov	r4, r1
 801b7c2:	6b49      	ldr	r1, [r1, #52]	; 0x34
 801b7c4:	b169      	cbz	r1, 801b7e2 <__ssrefill_r+0x24>
 801b7c6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801b7ca:	4299      	cmp	r1, r3
 801b7cc:	d001      	beq.n	801b7d2 <__ssrefill_r+0x14>
 801b7ce:	f7fe fad1 	bl	8019d74 <_free_r>
 801b7d2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801b7d4:	6063      	str	r3, [r4, #4]
 801b7d6:	2000      	movs	r0, #0
 801b7d8:	6360      	str	r0, [r4, #52]	; 0x34
 801b7da:	b113      	cbz	r3, 801b7e2 <__ssrefill_r+0x24>
 801b7dc:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 801b7de:	6023      	str	r3, [r4, #0]
 801b7e0:	bd10      	pop	{r4, pc}
 801b7e2:	6923      	ldr	r3, [r4, #16]
 801b7e4:	6023      	str	r3, [r4, #0]
 801b7e6:	2300      	movs	r3, #0
 801b7e8:	6063      	str	r3, [r4, #4]
 801b7ea:	89a3      	ldrh	r3, [r4, #12]
 801b7ec:	f043 0320 	orr.w	r3, r3, #32
 801b7f0:	81a3      	strh	r3, [r4, #12]
 801b7f2:	f04f 30ff 	mov.w	r0, #4294967295
 801b7f6:	e7f3      	b.n	801b7e0 <__ssrefill_r+0x22>

0801b7f8 <__ssvfiscanf_r>:
 801b7f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801b7fc:	460c      	mov	r4, r1
 801b7fe:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 801b802:	2100      	movs	r1, #0
 801b804:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 801b808:	49a6      	ldr	r1, [pc, #664]	; (801baa4 <__ssvfiscanf_r+0x2ac>)
 801b80a:	91a0      	str	r1, [sp, #640]	; 0x280
 801b80c:	f10d 0804 	add.w	r8, sp, #4
 801b810:	49a5      	ldr	r1, [pc, #660]	; (801baa8 <__ssvfiscanf_r+0x2b0>)
 801b812:	4fa6      	ldr	r7, [pc, #664]	; (801baac <__ssvfiscanf_r+0x2b4>)
 801b814:	f8df 9298 	ldr.w	r9, [pc, #664]	; 801bab0 <__ssvfiscanf_r+0x2b8>
 801b818:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 801b81c:	4606      	mov	r6, r0
 801b81e:	91a1      	str	r1, [sp, #644]	; 0x284
 801b820:	9300      	str	r3, [sp, #0]
 801b822:	7813      	ldrb	r3, [r2, #0]
 801b824:	2b00      	cmp	r3, #0
 801b826:	f000 815a 	beq.w	801bade <__ssvfiscanf_r+0x2e6>
 801b82a:	5cf9      	ldrb	r1, [r7, r3]
 801b82c:	f011 0108 	ands.w	r1, r1, #8
 801b830:	f102 0501 	add.w	r5, r2, #1
 801b834:	d019      	beq.n	801b86a <__ssvfiscanf_r+0x72>
 801b836:	6863      	ldr	r3, [r4, #4]
 801b838:	2b00      	cmp	r3, #0
 801b83a:	dd0f      	ble.n	801b85c <__ssvfiscanf_r+0x64>
 801b83c:	6823      	ldr	r3, [r4, #0]
 801b83e:	781a      	ldrb	r2, [r3, #0]
 801b840:	5cba      	ldrb	r2, [r7, r2]
 801b842:	0712      	lsls	r2, r2, #28
 801b844:	d401      	bmi.n	801b84a <__ssvfiscanf_r+0x52>
 801b846:	462a      	mov	r2, r5
 801b848:	e7eb      	b.n	801b822 <__ssvfiscanf_r+0x2a>
 801b84a:	9a45      	ldr	r2, [sp, #276]	; 0x114
 801b84c:	3201      	adds	r2, #1
 801b84e:	9245      	str	r2, [sp, #276]	; 0x114
 801b850:	6862      	ldr	r2, [r4, #4]
 801b852:	3301      	adds	r3, #1
 801b854:	3a01      	subs	r2, #1
 801b856:	6062      	str	r2, [r4, #4]
 801b858:	6023      	str	r3, [r4, #0]
 801b85a:	e7ec      	b.n	801b836 <__ssvfiscanf_r+0x3e>
 801b85c:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 801b85e:	4621      	mov	r1, r4
 801b860:	4630      	mov	r0, r6
 801b862:	4798      	blx	r3
 801b864:	2800      	cmp	r0, #0
 801b866:	d0e9      	beq.n	801b83c <__ssvfiscanf_r+0x44>
 801b868:	e7ed      	b.n	801b846 <__ssvfiscanf_r+0x4e>
 801b86a:	2b25      	cmp	r3, #37	; 0x25
 801b86c:	d012      	beq.n	801b894 <__ssvfiscanf_r+0x9c>
 801b86e:	469a      	mov	sl, r3
 801b870:	6863      	ldr	r3, [r4, #4]
 801b872:	2b00      	cmp	r3, #0
 801b874:	f340 8091 	ble.w	801b99a <__ssvfiscanf_r+0x1a2>
 801b878:	6822      	ldr	r2, [r4, #0]
 801b87a:	7813      	ldrb	r3, [r2, #0]
 801b87c:	4553      	cmp	r3, sl
 801b87e:	f040 812e 	bne.w	801bade <__ssvfiscanf_r+0x2e6>
 801b882:	6863      	ldr	r3, [r4, #4]
 801b884:	3b01      	subs	r3, #1
 801b886:	6063      	str	r3, [r4, #4]
 801b888:	9b45      	ldr	r3, [sp, #276]	; 0x114
 801b88a:	3201      	adds	r2, #1
 801b88c:	3301      	adds	r3, #1
 801b88e:	6022      	str	r2, [r4, #0]
 801b890:	9345      	str	r3, [sp, #276]	; 0x114
 801b892:	e7d8      	b.n	801b846 <__ssvfiscanf_r+0x4e>
 801b894:	9141      	str	r1, [sp, #260]	; 0x104
 801b896:	9143      	str	r1, [sp, #268]	; 0x10c
 801b898:	7853      	ldrb	r3, [r2, #1]
 801b89a:	2b2a      	cmp	r3, #42	; 0x2a
 801b89c:	bf02      	ittt	eq
 801b89e:	2310      	moveq	r3, #16
 801b8a0:	1c95      	addeq	r5, r2, #2
 801b8a2:	9341      	streq	r3, [sp, #260]	; 0x104
 801b8a4:	220a      	movs	r2, #10
 801b8a6:	46aa      	mov	sl, r5
 801b8a8:	f81a 1b01 	ldrb.w	r1, [sl], #1
 801b8ac:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 801b8b0:	2b09      	cmp	r3, #9
 801b8b2:	d91c      	bls.n	801b8ee <__ssvfiscanf_r+0xf6>
 801b8b4:	487e      	ldr	r0, [pc, #504]	; (801bab0 <__ssvfiscanf_r+0x2b8>)
 801b8b6:	2203      	movs	r2, #3
 801b8b8:	f7e4 fcba 	bl	8000230 <memchr>
 801b8bc:	b138      	cbz	r0, 801b8ce <__ssvfiscanf_r+0xd6>
 801b8be:	9a41      	ldr	r2, [sp, #260]	; 0x104
 801b8c0:	eba0 0009 	sub.w	r0, r0, r9
 801b8c4:	2301      	movs	r3, #1
 801b8c6:	4083      	lsls	r3, r0
 801b8c8:	4313      	orrs	r3, r2
 801b8ca:	9341      	str	r3, [sp, #260]	; 0x104
 801b8cc:	4655      	mov	r5, sl
 801b8ce:	f815 3b01 	ldrb.w	r3, [r5], #1
 801b8d2:	2b78      	cmp	r3, #120	; 0x78
 801b8d4:	d806      	bhi.n	801b8e4 <__ssvfiscanf_r+0xec>
 801b8d6:	2b57      	cmp	r3, #87	; 0x57
 801b8d8:	d810      	bhi.n	801b8fc <__ssvfiscanf_r+0x104>
 801b8da:	2b25      	cmp	r3, #37	; 0x25
 801b8dc:	d0c7      	beq.n	801b86e <__ssvfiscanf_r+0x76>
 801b8de:	d857      	bhi.n	801b990 <__ssvfiscanf_r+0x198>
 801b8e0:	2b00      	cmp	r3, #0
 801b8e2:	d065      	beq.n	801b9b0 <__ssvfiscanf_r+0x1b8>
 801b8e4:	2303      	movs	r3, #3
 801b8e6:	9347      	str	r3, [sp, #284]	; 0x11c
 801b8e8:	230a      	movs	r3, #10
 801b8ea:	9342      	str	r3, [sp, #264]	; 0x108
 801b8ec:	e076      	b.n	801b9dc <__ssvfiscanf_r+0x1e4>
 801b8ee:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 801b8f0:	fb02 1103 	mla	r1, r2, r3, r1
 801b8f4:	3930      	subs	r1, #48	; 0x30
 801b8f6:	9143      	str	r1, [sp, #268]	; 0x10c
 801b8f8:	4655      	mov	r5, sl
 801b8fa:	e7d4      	b.n	801b8a6 <__ssvfiscanf_r+0xae>
 801b8fc:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 801b900:	2a20      	cmp	r2, #32
 801b902:	d8ef      	bhi.n	801b8e4 <__ssvfiscanf_r+0xec>
 801b904:	a101      	add	r1, pc, #4	; (adr r1, 801b90c <__ssvfiscanf_r+0x114>)
 801b906:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 801b90a:	bf00      	nop
 801b90c:	0801b9bf 	.word	0x0801b9bf
 801b910:	0801b8e5 	.word	0x0801b8e5
 801b914:	0801b8e5 	.word	0x0801b8e5
 801b918:	0801ba1d 	.word	0x0801ba1d
 801b91c:	0801b8e5 	.word	0x0801b8e5
 801b920:	0801b8e5 	.word	0x0801b8e5
 801b924:	0801b8e5 	.word	0x0801b8e5
 801b928:	0801b8e5 	.word	0x0801b8e5
 801b92c:	0801b8e5 	.word	0x0801b8e5
 801b930:	0801b8e5 	.word	0x0801b8e5
 801b934:	0801b8e5 	.word	0x0801b8e5
 801b938:	0801ba33 	.word	0x0801ba33
 801b93c:	0801ba19 	.word	0x0801ba19
 801b940:	0801b997 	.word	0x0801b997
 801b944:	0801b997 	.word	0x0801b997
 801b948:	0801b997 	.word	0x0801b997
 801b94c:	0801b8e5 	.word	0x0801b8e5
 801b950:	0801b9d5 	.word	0x0801b9d5
 801b954:	0801b8e5 	.word	0x0801b8e5
 801b958:	0801b8e5 	.word	0x0801b8e5
 801b95c:	0801b8e5 	.word	0x0801b8e5
 801b960:	0801b8e5 	.word	0x0801b8e5
 801b964:	0801ba43 	.word	0x0801ba43
 801b968:	0801ba11 	.word	0x0801ba11
 801b96c:	0801b9b7 	.word	0x0801b9b7
 801b970:	0801b8e5 	.word	0x0801b8e5
 801b974:	0801b8e5 	.word	0x0801b8e5
 801b978:	0801ba3f 	.word	0x0801ba3f
 801b97c:	0801b8e5 	.word	0x0801b8e5
 801b980:	0801ba19 	.word	0x0801ba19
 801b984:	0801b8e5 	.word	0x0801b8e5
 801b988:	0801b8e5 	.word	0x0801b8e5
 801b98c:	0801b9bf 	.word	0x0801b9bf
 801b990:	3b45      	subs	r3, #69	; 0x45
 801b992:	2b02      	cmp	r3, #2
 801b994:	d8a6      	bhi.n	801b8e4 <__ssvfiscanf_r+0xec>
 801b996:	2305      	movs	r3, #5
 801b998:	e01f      	b.n	801b9da <__ssvfiscanf_r+0x1e2>
 801b99a:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 801b99c:	4621      	mov	r1, r4
 801b99e:	4630      	mov	r0, r6
 801b9a0:	4798      	blx	r3
 801b9a2:	2800      	cmp	r0, #0
 801b9a4:	f43f af68 	beq.w	801b878 <__ssvfiscanf_r+0x80>
 801b9a8:	9844      	ldr	r0, [sp, #272]	; 0x110
 801b9aa:	2800      	cmp	r0, #0
 801b9ac:	f040 808d 	bne.w	801baca <__ssvfiscanf_r+0x2d2>
 801b9b0:	f04f 30ff 	mov.w	r0, #4294967295
 801b9b4:	e08f      	b.n	801bad6 <__ssvfiscanf_r+0x2de>
 801b9b6:	9a41      	ldr	r2, [sp, #260]	; 0x104
 801b9b8:	f042 0220 	orr.w	r2, r2, #32
 801b9bc:	9241      	str	r2, [sp, #260]	; 0x104
 801b9be:	9a41      	ldr	r2, [sp, #260]	; 0x104
 801b9c0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 801b9c4:	9241      	str	r2, [sp, #260]	; 0x104
 801b9c6:	2210      	movs	r2, #16
 801b9c8:	2b6f      	cmp	r3, #111	; 0x6f
 801b9ca:	9242      	str	r2, [sp, #264]	; 0x108
 801b9cc:	bf34      	ite	cc
 801b9ce:	2303      	movcc	r3, #3
 801b9d0:	2304      	movcs	r3, #4
 801b9d2:	e002      	b.n	801b9da <__ssvfiscanf_r+0x1e2>
 801b9d4:	2300      	movs	r3, #0
 801b9d6:	9342      	str	r3, [sp, #264]	; 0x108
 801b9d8:	2303      	movs	r3, #3
 801b9da:	9347      	str	r3, [sp, #284]	; 0x11c
 801b9dc:	6863      	ldr	r3, [r4, #4]
 801b9de:	2b00      	cmp	r3, #0
 801b9e0:	dd3d      	ble.n	801ba5e <__ssvfiscanf_r+0x266>
 801b9e2:	9b41      	ldr	r3, [sp, #260]	; 0x104
 801b9e4:	0659      	lsls	r1, r3, #25
 801b9e6:	d404      	bmi.n	801b9f2 <__ssvfiscanf_r+0x1fa>
 801b9e8:	6823      	ldr	r3, [r4, #0]
 801b9ea:	781a      	ldrb	r2, [r3, #0]
 801b9ec:	5cba      	ldrb	r2, [r7, r2]
 801b9ee:	0712      	lsls	r2, r2, #28
 801b9f0:	d43c      	bmi.n	801ba6c <__ssvfiscanf_r+0x274>
 801b9f2:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 801b9f4:	2b02      	cmp	r3, #2
 801b9f6:	dc4b      	bgt.n	801ba90 <__ssvfiscanf_r+0x298>
 801b9f8:	466b      	mov	r3, sp
 801b9fa:	4622      	mov	r2, r4
 801b9fc:	a941      	add	r1, sp, #260	; 0x104
 801b9fe:	4630      	mov	r0, r6
 801ba00:	f000 f9b6 	bl	801bd70 <_scanf_chars>
 801ba04:	2801      	cmp	r0, #1
 801ba06:	d06a      	beq.n	801bade <__ssvfiscanf_r+0x2e6>
 801ba08:	2802      	cmp	r0, #2
 801ba0a:	f47f af1c 	bne.w	801b846 <__ssvfiscanf_r+0x4e>
 801ba0e:	e7cb      	b.n	801b9a8 <__ssvfiscanf_r+0x1b0>
 801ba10:	2308      	movs	r3, #8
 801ba12:	9342      	str	r3, [sp, #264]	; 0x108
 801ba14:	2304      	movs	r3, #4
 801ba16:	e7e0      	b.n	801b9da <__ssvfiscanf_r+0x1e2>
 801ba18:	220a      	movs	r2, #10
 801ba1a:	e7d5      	b.n	801b9c8 <__ssvfiscanf_r+0x1d0>
 801ba1c:	4629      	mov	r1, r5
 801ba1e:	4640      	mov	r0, r8
 801ba20:	f000 fc04 	bl	801c22c <__sccl>
 801ba24:	9b41      	ldr	r3, [sp, #260]	; 0x104
 801ba26:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801ba2a:	9341      	str	r3, [sp, #260]	; 0x104
 801ba2c:	4605      	mov	r5, r0
 801ba2e:	2301      	movs	r3, #1
 801ba30:	e7d3      	b.n	801b9da <__ssvfiscanf_r+0x1e2>
 801ba32:	9b41      	ldr	r3, [sp, #260]	; 0x104
 801ba34:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801ba38:	9341      	str	r3, [sp, #260]	; 0x104
 801ba3a:	2300      	movs	r3, #0
 801ba3c:	e7cd      	b.n	801b9da <__ssvfiscanf_r+0x1e2>
 801ba3e:	2302      	movs	r3, #2
 801ba40:	e7cb      	b.n	801b9da <__ssvfiscanf_r+0x1e2>
 801ba42:	9841      	ldr	r0, [sp, #260]	; 0x104
 801ba44:	06c3      	lsls	r3, r0, #27
 801ba46:	f53f aefe 	bmi.w	801b846 <__ssvfiscanf_r+0x4e>
 801ba4a:	9b00      	ldr	r3, [sp, #0]
 801ba4c:	9a45      	ldr	r2, [sp, #276]	; 0x114
 801ba4e:	1d19      	adds	r1, r3, #4
 801ba50:	9100      	str	r1, [sp, #0]
 801ba52:	681b      	ldr	r3, [r3, #0]
 801ba54:	07c0      	lsls	r0, r0, #31
 801ba56:	bf4c      	ite	mi
 801ba58:	801a      	strhmi	r2, [r3, #0]
 801ba5a:	601a      	strpl	r2, [r3, #0]
 801ba5c:	e6f3      	b.n	801b846 <__ssvfiscanf_r+0x4e>
 801ba5e:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 801ba60:	4621      	mov	r1, r4
 801ba62:	4630      	mov	r0, r6
 801ba64:	4798      	blx	r3
 801ba66:	2800      	cmp	r0, #0
 801ba68:	d0bb      	beq.n	801b9e2 <__ssvfiscanf_r+0x1ea>
 801ba6a:	e79d      	b.n	801b9a8 <__ssvfiscanf_r+0x1b0>
 801ba6c:	9a45      	ldr	r2, [sp, #276]	; 0x114
 801ba6e:	3201      	adds	r2, #1
 801ba70:	9245      	str	r2, [sp, #276]	; 0x114
 801ba72:	6862      	ldr	r2, [r4, #4]
 801ba74:	3a01      	subs	r2, #1
 801ba76:	2a00      	cmp	r2, #0
 801ba78:	6062      	str	r2, [r4, #4]
 801ba7a:	dd02      	ble.n	801ba82 <__ssvfiscanf_r+0x28a>
 801ba7c:	3301      	adds	r3, #1
 801ba7e:	6023      	str	r3, [r4, #0]
 801ba80:	e7b2      	b.n	801b9e8 <__ssvfiscanf_r+0x1f0>
 801ba82:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 801ba84:	4621      	mov	r1, r4
 801ba86:	4630      	mov	r0, r6
 801ba88:	4798      	blx	r3
 801ba8a:	2800      	cmp	r0, #0
 801ba8c:	d0ac      	beq.n	801b9e8 <__ssvfiscanf_r+0x1f0>
 801ba8e:	e78b      	b.n	801b9a8 <__ssvfiscanf_r+0x1b0>
 801ba90:	2b04      	cmp	r3, #4
 801ba92:	dc0f      	bgt.n	801bab4 <__ssvfiscanf_r+0x2bc>
 801ba94:	466b      	mov	r3, sp
 801ba96:	4622      	mov	r2, r4
 801ba98:	a941      	add	r1, sp, #260	; 0x104
 801ba9a:	4630      	mov	r0, r6
 801ba9c:	f000 f9c2 	bl	801be24 <_scanf_i>
 801baa0:	e7b0      	b.n	801ba04 <__ssvfiscanf_r+0x20c>
 801baa2:	bf00      	nop
 801baa4:	0801b745 	.word	0x0801b745
 801baa8:	0801b7bf 	.word	0x0801b7bf
 801baac:	0801dd71 	.word	0x0801dd71
 801bab0:	0801de77 	.word	0x0801de77
 801bab4:	4b0b      	ldr	r3, [pc, #44]	; (801bae4 <__ssvfiscanf_r+0x2ec>)
 801bab6:	2b00      	cmp	r3, #0
 801bab8:	f43f aec5 	beq.w	801b846 <__ssvfiscanf_r+0x4e>
 801babc:	466b      	mov	r3, sp
 801babe:	4622      	mov	r2, r4
 801bac0:	a941      	add	r1, sp, #260	; 0x104
 801bac2:	4630      	mov	r0, r6
 801bac4:	f7fc fd80 	bl	80185c8 <_scanf_float>
 801bac8:	e79c      	b.n	801ba04 <__ssvfiscanf_r+0x20c>
 801baca:	89a3      	ldrh	r3, [r4, #12]
 801bacc:	f013 0f40 	tst.w	r3, #64	; 0x40
 801bad0:	bf18      	it	ne
 801bad2:	f04f 30ff 	movne.w	r0, #4294967295
 801bad6:	f50d 7d22 	add.w	sp, sp, #648	; 0x288
 801bada:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801bade:	9844      	ldr	r0, [sp, #272]	; 0x110
 801bae0:	e7f9      	b.n	801bad6 <__ssvfiscanf_r+0x2de>
 801bae2:	bf00      	nop
 801bae4:	080185c9 	.word	0x080185c9

0801bae8 <__sfputc_r>:
 801bae8:	6893      	ldr	r3, [r2, #8]
 801baea:	3b01      	subs	r3, #1
 801baec:	2b00      	cmp	r3, #0
 801baee:	b410      	push	{r4}
 801baf0:	6093      	str	r3, [r2, #8]
 801baf2:	da08      	bge.n	801bb06 <__sfputc_r+0x1e>
 801baf4:	6994      	ldr	r4, [r2, #24]
 801baf6:	42a3      	cmp	r3, r4
 801baf8:	db01      	blt.n	801bafe <__sfputc_r+0x16>
 801bafa:	290a      	cmp	r1, #10
 801bafc:	d103      	bne.n	801bb06 <__sfputc_r+0x1e>
 801bafe:	f85d 4b04 	ldr.w	r4, [sp], #4
 801bb02:	f7fd b920 	b.w	8018d46 <__swbuf_r>
 801bb06:	6813      	ldr	r3, [r2, #0]
 801bb08:	1c58      	adds	r0, r3, #1
 801bb0a:	6010      	str	r0, [r2, #0]
 801bb0c:	7019      	strb	r1, [r3, #0]
 801bb0e:	4608      	mov	r0, r1
 801bb10:	f85d 4b04 	ldr.w	r4, [sp], #4
 801bb14:	4770      	bx	lr

0801bb16 <__sfputs_r>:
 801bb16:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801bb18:	4606      	mov	r6, r0
 801bb1a:	460f      	mov	r7, r1
 801bb1c:	4614      	mov	r4, r2
 801bb1e:	18d5      	adds	r5, r2, r3
 801bb20:	42ac      	cmp	r4, r5
 801bb22:	d101      	bne.n	801bb28 <__sfputs_r+0x12>
 801bb24:	2000      	movs	r0, #0
 801bb26:	e007      	b.n	801bb38 <__sfputs_r+0x22>
 801bb28:	f814 1b01 	ldrb.w	r1, [r4], #1
 801bb2c:	463a      	mov	r2, r7
 801bb2e:	4630      	mov	r0, r6
 801bb30:	f7ff ffda 	bl	801bae8 <__sfputc_r>
 801bb34:	1c43      	adds	r3, r0, #1
 801bb36:	d1f3      	bne.n	801bb20 <__sfputs_r+0xa>
 801bb38:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801bb3c <_vfiprintf_r>:
 801bb3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801bb40:	460d      	mov	r5, r1
 801bb42:	b09d      	sub	sp, #116	; 0x74
 801bb44:	4614      	mov	r4, r2
 801bb46:	4698      	mov	r8, r3
 801bb48:	4606      	mov	r6, r0
 801bb4a:	b118      	cbz	r0, 801bb54 <_vfiprintf_r+0x18>
 801bb4c:	6a03      	ldr	r3, [r0, #32]
 801bb4e:	b90b      	cbnz	r3, 801bb54 <_vfiprintf_r+0x18>
 801bb50:	f7fc ffc4 	bl	8018adc <__sinit>
 801bb54:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801bb56:	07d9      	lsls	r1, r3, #31
 801bb58:	d405      	bmi.n	801bb66 <_vfiprintf_r+0x2a>
 801bb5a:	89ab      	ldrh	r3, [r5, #12]
 801bb5c:	059a      	lsls	r2, r3, #22
 801bb5e:	d402      	bmi.n	801bb66 <_vfiprintf_r+0x2a>
 801bb60:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801bb62:	f7fd fa77 	bl	8019054 <__retarget_lock_acquire_recursive>
 801bb66:	89ab      	ldrh	r3, [r5, #12]
 801bb68:	071b      	lsls	r3, r3, #28
 801bb6a:	d501      	bpl.n	801bb70 <_vfiprintf_r+0x34>
 801bb6c:	692b      	ldr	r3, [r5, #16]
 801bb6e:	b99b      	cbnz	r3, 801bb98 <_vfiprintf_r+0x5c>
 801bb70:	4629      	mov	r1, r5
 801bb72:	4630      	mov	r0, r6
 801bb74:	f7fd f924 	bl	8018dc0 <__swsetup_r>
 801bb78:	b170      	cbz	r0, 801bb98 <_vfiprintf_r+0x5c>
 801bb7a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801bb7c:	07dc      	lsls	r4, r3, #31
 801bb7e:	d504      	bpl.n	801bb8a <_vfiprintf_r+0x4e>
 801bb80:	f04f 30ff 	mov.w	r0, #4294967295
 801bb84:	b01d      	add	sp, #116	; 0x74
 801bb86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801bb8a:	89ab      	ldrh	r3, [r5, #12]
 801bb8c:	0598      	lsls	r0, r3, #22
 801bb8e:	d4f7      	bmi.n	801bb80 <_vfiprintf_r+0x44>
 801bb90:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801bb92:	f7fd fa60 	bl	8019056 <__retarget_lock_release_recursive>
 801bb96:	e7f3      	b.n	801bb80 <_vfiprintf_r+0x44>
 801bb98:	2300      	movs	r3, #0
 801bb9a:	9309      	str	r3, [sp, #36]	; 0x24
 801bb9c:	2320      	movs	r3, #32
 801bb9e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801bba2:	f8cd 800c 	str.w	r8, [sp, #12]
 801bba6:	2330      	movs	r3, #48	; 0x30
 801bba8:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 801bd5c <_vfiprintf_r+0x220>
 801bbac:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801bbb0:	f04f 0901 	mov.w	r9, #1
 801bbb4:	4623      	mov	r3, r4
 801bbb6:	469a      	mov	sl, r3
 801bbb8:	f813 2b01 	ldrb.w	r2, [r3], #1
 801bbbc:	b10a      	cbz	r2, 801bbc2 <_vfiprintf_r+0x86>
 801bbbe:	2a25      	cmp	r2, #37	; 0x25
 801bbc0:	d1f9      	bne.n	801bbb6 <_vfiprintf_r+0x7a>
 801bbc2:	ebba 0b04 	subs.w	fp, sl, r4
 801bbc6:	d00b      	beq.n	801bbe0 <_vfiprintf_r+0xa4>
 801bbc8:	465b      	mov	r3, fp
 801bbca:	4622      	mov	r2, r4
 801bbcc:	4629      	mov	r1, r5
 801bbce:	4630      	mov	r0, r6
 801bbd0:	f7ff ffa1 	bl	801bb16 <__sfputs_r>
 801bbd4:	3001      	adds	r0, #1
 801bbd6:	f000 80a9 	beq.w	801bd2c <_vfiprintf_r+0x1f0>
 801bbda:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801bbdc:	445a      	add	r2, fp
 801bbde:	9209      	str	r2, [sp, #36]	; 0x24
 801bbe0:	f89a 3000 	ldrb.w	r3, [sl]
 801bbe4:	2b00      	cmp	r3, #0
 801bbe6:	f000 80a1 	beq.w	801bd2c <_vfiprintf_r+0x1f0>
 801bbea:	2300      	movs	r3, #0
 801bbec:	f04f 32ff 	mov.w	r2, #4294967295
 801bbf0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801bbf4:	f10a 0a01 	add.w	sl, sl, #1
 801bbf8:	9304      	str	r3, [sp, #16]
 801bbfa:	9307      	str	r3, [sp, #28]
 801bbfc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801bc00:	931a      	str	r3, [sp, #104]	; 0x68
 801bc02:	4654      	mov	r4, sl
 801bc04:	2205      	movs	r2, #5
 801bc06:	f814 1b01 	ldrb.w	r1, [r4], #1
 801bc0a:	4854      	ldr	r0, [pc, #336]	; (801bd5c <_vfiprintf_r+0x220>)
 801bc0c:	f7e4 fb10 	bl	8000230 <memchr>
 801bc10:	9a04      	ldr	r2, [sp, #16]
 801bc12:	b9d8      	cbnz	r0, 801bc4c <_vfiprintf_r+0x110>
 801bc14:	06d1      	lsls	r1, r2, #27
 801bc16:	bf44      	itt	mi
 801bc18:	2320      	movmi	r3, #32
 801bc1a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801bc1e:	0713      	lsls	r3, r2, #28
 801bc20:	bf44      	itt	mi
 801bc22:	232b      	movmi	r3, #43	; 0x2b
 801bc24:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801bc28:	f89a 3000 	ldrb.w	r3, [sl]
 801bc2c:	2b2a      	cmp	r3, #42	; 0x2a
 801bc2e:	d015      	beq.n	801bc5c <_vfiprintf_r+0x120>
 801bc30:	9a07      	ldr	r2, [sp, #28]
 801bc32:	4654      	mov	r4, sl
 801bc34:	2000      	movs	r0, #0
 801bc36:	f04f 0c0a 	mov.w	ip, #10
 801bc3a:	4621      	mov	r1, r4
 801bc3c:	f811 3b01 	ldrb.w	r3, [r1], #1
 801bc40:	3b30      	subs	r3, #48	; 0x30
 801bc42:	2b09      	cmp	r3, #9
 801bc44:	d94d      	bls.n	801bce2 <_vfiprintf_r+0x1a6>
 801bc46:	b1b0      	cbz	r0, 801bc76 <_vfiprintf_r+0x13a>
 801bc48:	9207      	str	r2, [sp, #28]
 801bc4a:	e014      	b.n	801bc76 <_vfiprintf_r+0x13a>
 801bc4c:	eba0 0308 	sub.w	r3, r0, r8
 801bc50:	fa09 f303 	lsl.w	r3, r9, r3
 801bc54:	4313      	orrs	r3, r2
 801bc56:	9304      	str	r3, [sp, #16]
 801bc58:	46a2      	mov	sl, r4
 801bc5a:	e7d2      	b.n	801bc02 <_vfiprintf_r+0xc6>
 801bc5c:	9b03      	ldr	r3, [sp, #12]
 801bc5e:	1d19      	adds	r1, r3, #4
 801bc60:	681b      	ldr	r3, [r3, #0]
 801bc62:	9103      	str	r1, [sp, #12]
 801bc64:	2b00      	cmp	r3, #0
 801bc66:	bfbb      	ittet	lt
 801bc68:	425b      	neglt	r3, r3
 801bc6a:	f042 0202 	orrlt.w	r2, r2, #2
 801bc6e:	9307      	strge	r3, [sp, #28]
 801bc70:	9307      	strlt	r3, [sp, #28]
 801bc72:	bfb8      	it	lt
 801bc74:	9204      	strlt	r2, [sp, #16]
 801bc76:	7823      	ldrb	r3, [r4, #0]
 801bc78:	2b2e      	cmp	r3, #46	; 0x2e
 801bc7a:	d10c      	bne.n	801bc96 <_vfiprintf_r+0x15a>
 801bc7c:	7863      	ldrb	r3, [r4, #1]
 801bc7e:	2b2a      	cmp	r3, #42	; 0x2a
 801bc80:	d134      	bne.n	801bcec <_vfiprintf_r+0x1b0>
 801bc82:	9b03      	ldr	r3, [sp, #12]
 801bc84:	1d1a      	adds	r2, r3, #4
 801bc86:	681b      	ldr	r3, [r3, #0]
 801bc88:	9203      	str	r2, [sp, #12]
 801bc8a:	2b00      	cmp	r3, #0
 801bc8c:	bfb8      	it	lt
 801bc8e:	f04f 33ff 	movlt.w	r3, #4294967295
 801bc92:	3402      	adds	r4, #2
 801bc94:	9305      	str	r3, [sp, #20]
 801bc96:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 801bd6c <_vfiprintf_r+0x230>
 801bc9a:	7821      	ldrb	r1, [r4, #0]
 801bc9c:	2203      	movs	r2, #3
 801bc9e:	4650      	mov	r0, sl
 801bca0:	f7e4 fac6 	bl	8000230 <memchr>
 801bca4:	b138      	cbz	r0, 801bcb6 <_vfiprintf_r+0x17a>
 801bca6:	9b04      	ldr	r3, [sp, #16]
 801bca8:	eba0 000a 	sub.w	r0, r0, sl
 801bcac:	2240      	movs	r2, #64	; 0x40
 801bcae:	4082      	lsls	r2, r0
 801bcb0:	4313      	orrs	r3, r2
 801bcb2:	3401      	adds	r4, #1
 801bcb4:	9304      	str	r3, [sp, #16]
 801bcb6:	f814 1b01 	ldrb.w	r1, [r4], #1
 801bcba:	4829      	ldr	r0, [pc, #164]	; (801bd60 <_vfiprintf_r+0x224>)
 801bcbc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801bcc0:	2206      	movs	r2, #6
 801bcc2:	f7e4 fab5 	bl	8000230 <memchr>
 801bcc6:	2800      	cmp	r0, #0
 801bcc8:	d03f      	beq.n	801bd4a <_vfiprintf_r+0x20e>
 801bcca:	4b26      	ldr	r3, [pc, #152]	; (801bd64 <_vfiprintf_r+0x228>)
 801bccc:	bb1b      	cbnz	r3, 801bd16 <_vfiprintf_r+0x1da>
 801bcce:	9b03      	ldr	r3, [sp, #12]
 801bcd0:	3307      	adds	r3, #7
 801bcd2:	f023 0307 	bic.w	r3, r3, #7
 801bcd6:	3308      	adds	r3, #8
 801bcd8:	9303      	str	r3, [sp, #12]
 801bcda:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801bcdc:	443b      	add	r3, r7
 801bcde:	9309      	str	r3, [sp, #36]	; 0x24
 801bce0:	e768      	b.n	801bbb4 <_vfiprintf_r+0x78>
 801bce2:	fb0c 3202 	mla	r2, ip, r2, r3
 801bce6:	460c      	mov	r4, r1
 801bce8:	2001      	movs	r0, #1
 801bcea:	e7a6      	b.n	801bc3a <_vfiprintf_r+0xfe>
 801bcec:	2300      	movs	r3, #0
 801bcee:	3401      	adds	r4, #1
 801bcf0:	9305      	str	r3, [sp, #20]
 801bcf2:	4619      	mov	r1, r3
 801bcf4:	f04f 0c0a 	mov.w	ip, #10
 801bcf8:	4620      	mov	r0, r4
 801bcfa:	f810 2b01 	ldrb.w	r2, [r0], #1
 801bcfe:	3a30      	subs	r2, #48	; 0x30
 801bd00:	2a09      	cmp	r2, #9
 801bd02:	d903      	bls.n	801bd0c <_vfiprintf_r+0x1d0>
 801bd04:	2b00      	cmp	r3, #0
 801bd06:	d0c6      	beq.n	801bc96 <_vfiprintf_r+0x15a>
 801bd08:	9105      	str	r1, [sp, #20]
 801bd0a:	e7c4      	b.n	801bc96 <_vfiprintf_r+0x15a>
 801bd0c:	fb0c 2101 	mla	r1, ip, r1, r2
 801bd10:	4604      	mov	r4, r0
 801bd12:	2301      	movs	r3, #1
 801bd14:	e7f0      	b.n	801bcf8 <_vfiprintf_r+0x1bc>
 801bd16:	ab03      	add	r3, sp, #12
 801bd18:	9300      	str	r3, [sp, #0]
 801bd1a:	462a      	mov	r2, r5
 801bd1c:	4b12      	ldr	r3, [pc, #72]	; (801bd68 <_vfiprintf_r+0x22c>)
 801bd1e:	a904      	add	r1, sp, #16
 801bd20:	4630      	mov	r0, r6
 801bd22:	f7fc f88b 	bl	8017e3c <_printf_float>
 801bd26:	4607      	mov	r7, r0
 801bd28:	1c78      	adds	r0, r7, #1
 801bd2a:	d1d6      	bne.n	801bcda <_vfiprintf_r+0x19e>
 801bd2c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801bd2e:	07d9      	lsls	r1, r3, #31
 801bd30:	d405      	bmi.n	801bd3e <_vfiprintf_r+0x202>
 801bd32:	89ab      	ldrh	r3, [r5, #12]
 801bd34:	059a      	lsls	r2, r3, #22
 801bd36:	d402      	bmi.n	801bd3e <_vfiprintf_r+0x202>
 801bd38:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801bd3a:	f7fd f98c 	bl	8019056 <__retarget_lock_release_recursive>
 801bd3e:	89ab      	ldrh	r3, [r5, #12]
 801bd40:	065b      	lsls	r3, r3, #25
 801bd42:	f53f af1d 	bmi.w	801bb80 <_vfiprintf_r+0x44>
 801bd46:	9809      	ldr	r0, [sp, #36]	; 0x24
 801bd48:	e71c      	b.n	801bb84 <_vfiprintf_r+0x48>
 801bd4a:	ab03      	add	r3, sp, #12
 801bd4c:	9300      	str	r3, [sp, #0]
 801bd4e:	462a      	mov	r2, r5
 801bd50:	4b05      	ldr	r3, [pc, #20]	; (801bd68 <_vfiprintf_r+0x22c>)
 801bd52:	a904      	add	r1, sp, #16
 801bd54:	4630      	mov	r0, r6
 801bd56:	f7fc fb15 	bl	8018384 <_printf_i>
 801bd5a:	e7e4      	b.n	801bd26 <_vfiprintf_r+0x1ea>
 801bd5c:	0801de71 	.word	0x0801de71
 801bd60:	0801de7b 	.word	0x0801de7b
 801bd64:	08017e3d 	.word	0x08017e3d
 801bd68:	0801bb17 	.word	0x0801bb17
 801bd6c:	0801de77 	.word	0x0801de77

0801bd70 <_scanf_chars>:
 801bd70:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801bd74:	4615      	mov	r5, r2
 801bd76:	688a      	ldr	r2, [r1, #8]
 801bd78:	4680      	mov	r8, r0
 801bd7a:	460c      	mov	r4, r1
 801bd7c:	b932      	cbnz	r2, 801bd8c <_scanf_chars+0x1c>
 801bd7e:	698a      	ldr	r2, [r1, #24]
 801bd80:	2a00      	cmp	r2, #0
 801bd82:	bf0c      	ite	eq
 801bd84:	2201      	moveq	r2, #1
 801bd86:	f04f 32ff 	movne.w	r2, #4294967295
 801bd8a:	608a      	str	r2, [r1, #8]
 801bd8c:	6822      	ldr	r2, [r4, #0]
 801bd8e:	f8df 9090 	ldr.w	r9, [pc, #144]	; 801be20 <_scanf_chars+0xb0>
 801bd92:	06d1      	lsls	r1, r2, #27
 801bd94:	bf5f      	itttt	pl
 801bd96:	681a      	ldrpl	r2, [r3, #0]
 801bd98:	1d11      	addpl	r1, r2, #4
 801bd9a:	6019      	strpl	r1, [r3, #0]
 801bd9c:	6816      	ldrpl	r6, [r2, #0]
 801bd9e:	2700      	movs	r7, #0
 801bda0:	69a0      	ldr	r0, [r4, #24]
 801bda2:	b188      	cbz	r0, 801bdc8 <_scanf_chars+0x58>
 801bda4:	2801      	cmp	r0, #1
 801bda6:	d107      	bne.n	801bdb8 <_scanf_chars+0x48>
 801bda8:	682a      	ldr	r2, [r5, #0]
 801bdaa:	7811      	ldrb	r1, [r2, #0]
 801bdac:	6962      	ldr	r2, [r4, #20]
 801bdae:	5c52      	ldrb	r2, [r2, r1]
 801bdb0:	b952      	cbnz	r2, 801bdc8 <_scanf_chars+0x58>
 801bdb2:	2f00      	cmp	r7, #0
 801bdb4:	d031      	beq.n	801be1a <_scanf_chars+0xaa>
 801bdb6:	e022      	b.n	801bdfe <_scanf_chars+0x8e>
 801bdb8:	2802      	cmp	r0, #2
 801bdba:	d120      	bne.n	801bdfe <_scanf_chars+0x8e>
 801bdbc:	682b      	ldr	r3, [r5, #0]
 801bdbe:	781b      	ldrb	r3, [r3, #0]
 801bdc0:	f819 3003 	ldrb.w	r3, [r9, r3]
 801bdc4:	071b      	lsls	r3, r3, #28
 801bdc6:	d41a      	bmi.n	801bdfe <_scanf_chars+0x8e>
 801bdc8:	6823      	ldr	r3, [r4, #0]
 801bdca:	06da      	lsls	r2, r3, #27
 801bdcc:	bf5e      	ittt	pl
 801bdce:	682b      	ldrpl	r3, [r5, #0]
 801bdd0:	781b      	ldrbpl	r3, [r3, #0]
 801bdd2:	f806 3b01 	strbpl.w	r3, [r6], #1
 801bdd6:	682a      	ldr	r2, [r5, #0]
 801bdd8:	686b      	ldr	r3, [r5, #4]
 801bdda:	3201      	adds	r2, #1
 801bddc:	602a      	str	r2, [r5, #0]
 801bdde:	68a2      	ldr	r2, [r4, #8]
 801bde0:	3b01      	subs	r3, #1
 801bde2:	3a01      	subs	r2, #1
 801bde4:	606b      	str	r3, [r5, #4]
 801bde6:	3701      	adds	r7, #1
 801bde8:	60a2      	str	r2, [r4, #8]
 801bdea:	b142      	cbz	r2, 801bdfe <_scanf_chars+0x8e>
 801bdec:	2b00      	cmp	r3, #0
 801bdee:	dcd7      	bgt.n	801bda0 <_scanf_chars+0x30>
 801bdf0:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 801bdf4:	4629      	mov	r1, r5
 801bdf6:	4640      	mov	r0, r8
 801bdf8:	4798      	blx	r3
 801bdfa:	2800      	cmp	r0, #0
 801bdfc:	d0d0      	beq.n	801bda0 <_scanf_chars+0x30>
 801bdfe:	6823      	ldr	r3, [r4, #0]
 801be00:	f013 0310 	ands.w	r3, r3, #16
 801be04:	d105      	bne.n	801be12 <_scanf_chars+0xa2>
 801be06:	68e2      	ldr	r2, [r4, #12]
 801be08:	3201      	adds	r2, #1
 801be0a:	60e2      	str	r2, [r4, #12]
 801be0c:	69a2      	ldr	r2, [r4, #24]
 801be0e:	b102      	cbz	r2, 801be12 <_scanf_chars+0xa2>
 801be10:	7033      	strb	r3, [r6, #0]
 801be12:	6923      	ldr	r3, [r4, #16]
 801be14:	443b      	add	r3, r7
 801be16:	6123      	str	r3, [r4, #16]
 801be18:	2000      	movs	r0, #0
 801be1a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801be1e:	bf00      	nop
 801be20:	0801dd71 	.word	0x0801dd71

0801be24 <_scanf_i>:
 801be24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801be28:	4698      	mov	r8, r3
 801be2a:	4b74      	ldr	r3, [pc, #464]	; (801bffc <_scanf_i+0x1d8>)
 801be2c:	460c      	mov	r4, r1
 801be2e:	4682      	mov	sl, r0
 801be30:	4616      	mov	r6, r2
 801be32:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 801be36:	b087      	sub	sp, #28
 801be38:	ab03      	add	r3, sp, #12
 801be3a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 801be3e:	4b70      	ldr	r3, [pc, #448]	; (801c000 <_scanf_i+0x1dc>)
 801be40:	69a1      	ldr	r1, [r4, #24]
 801be42:	4a70      	ldr	r2, [pc, #448]	; (801c004 <_scanf_i+0x1e0>)
 801be44:	2903      	cmp	r1, #3
 801be46:	bf18      	it	ne
 801be48:	461a      	movne	r2, r3
 801be4a:	68a3      	ldr	r3, [r4, #8]
 801be4c:	9201      	str	r2, [sp, #4]
 801be4e:	1e5a      	subs	r2, r3, #1
 801be50:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 801be54:	bf88      	it	hi
 801be56:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 801be5a:	4627      	mov	r7, r4
 801be5c:	bf82      	ittt	hi
 801be5e:	eb03 0905 	addhi.w	r9, r3, r5
 801be62:	f240 135d 	movwhi	r3, #349	; 0x15d
 801be66:	60a3      	strhi	r3, [r4, #8]
 801be68:	f857 3b1c 	ldr.w	r3, [r7], #28
 801be6c:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 801be70:	bf98      	it	ls
 801be72:	f04f 0900 	movls.w	r9, #0
 801be76:	6023      	str	r3, [r4, #0]
 801be78:	463d      	mov	r5, r7
 801be7a:	f04f 0b00 	mov.w	fp, #0
 801be7e:	6831      	ldr	r1, [r6, #0]
 801be80:	ab03      	add	r3, sp, #12
 801be82:	7809      	ldrb	r1, [r1, #0]
 801be84:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 801be88:	2202      	movs	r2, #2
 801be8a:	f7e4 f9d1 	bl	8000230 <memchr>
 801be8e:	b328      	cbz	r0, 801bedc <_scanf_i+0xb8>
 801be90:	f1bb 0f01 	cmp.w	fp, #1
 801be94:	d159      	bne.n	801bf4a <_scanf_i+0x126>
 801be96:	6862      	ldr	r2, [r4, #4]
 801be98:	b92a      	cbnz	r2, 801bea6 <_scanf_i+0x82>
 801be9a:	6822      	ldr	r2, [r4, #0]
 801be9c:	2308      	movs	r3, #8
 801be9e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 801bea2:	6063      	str	r3, [r4, #4]
 801bea4:	6022      	str	r2, [r4, #0]
 801bea6:	6822      	ldr	r2, [r4, #0]
 801bea8:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 801beac:	6022      	str	r2, [r4, #0]
 801beae:	68a2      	ldr	r2, [r4, #8]
 801beb0:	1e51      	subs	r1, r2, #1
 801beb2:	60a1      	str	r1, [r4, #8]
 801beb4:	b192      	cbz	r2, 801bedc <_scanf_i+0xb8>
 801beb6:	6832      	ldr	r2, [r6, #0]
 801beb8:	1c51      	adds	r1, r2, #1
 801beba:	6031      	str	r1, [r6, #0]
 801bebc:	7812      	ldrb	r2, [r2, #0]
 801bebe:	f805 2b01 	strb.w	r2, [r5], #1
 801bec2:	6872      	ldr	r2, [r6, #4]
 801bec4:	3a01      	subs	r2, #1
 801bec6:	2a00      	cmp	r2, #0
 801bec8:	6072      	str	r2, [r6, #4]
 801beca:	dc07      	bgt.n	801bedc <_scanf_i+0xb8>
 801becc:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 801bed0:	4631      	mov	r1, r6
 801bed2:	4650      	mov	r0, sl
 801bed4:	4790      	blx	r2
 801bed6:	2800      	cmp	r0, #0
 801bed8:	f040 8085 	bne.w	801bfe6 <_scanf_i+0x1c2>
 801bedc:	f10b 0b01 	add.w	fp, fp, #1
 801bee0:	f1bb 0f03 	cmp.w	fp, #3
 801bee4:	d1cb      	bne.n	801be7e <_scanf_i+0x5a>
 801bee6:	6863      	ldr	r3, [r4, #4]
 801bee8:	b90b      	cbnz	r3, 801beee <_scanf_i+0xca>
 801beea:	230a      	movs	r3, #10
 801beec:	6063      	str	r3, [r4, #4]
 801beee:	6863      	ldr	r3, [r4, #4]
 801bef0:	4945      	ldr	r1, [pc, #276]	; (801c008 <_scanf_i+0x1e4>)
 801bef2:	6960      	ldr	r0, [r4, #20]
 801bef4:	1ac9      	subs	r1, r1, r3
 801bef6:	f000 f999 	bl	801c22c <__sccl>
 801befa:	f04f 0b00 	mov.w	fp, #0
 801befe:	68a3      	ldr	r3, [r4, #8]
 801bf00:	6822      	ldr	r2, [r4, #0]
 801bf02:	2b00      	cmp	r3, #0
 801bf04:	d03d      	beq.n	801bf82 <_scanf_i+0x15e>
 801bf06:	6831      	ldr	r1, [r6, #0]
 801bf08:	6960      	ldr	r0, [r4, #20]
 801bf0a:	f891 c000 	ldrb.w	ip, [r1]
 801bf0e:	f810 000c 	ldrb.w	r0, [r0, ip]
 801bf12:	2800      	cmp	r0, #0
 801bf14:	d035      	beq.n	801bf82 <_scanf_i+0x15e>
 801bf16:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 801bf1a:	d124      	bne.n	801bf66 <_scanf_i+0x142>
 801bf1c:	0510      	lsls	r0, r2, #20
 801bf1e:	d522      	bpl.n	801bf66 <_scanf_i+0x142>
 801bf20:	f10b 0b01 	add.w	fp, fp, #1
 801bf24:	f1b9 0f00 	cmp.w	r9, #0
 801bf28:	d003      	beq.n	801bf32 <_scanf_i+0x10e>
 801bf2a:	3301      	adds	r3, #1
 801bf2c:	f109 39ff 	add.w	r9, r9, #4294967295
 801bf30:	60a3      	str	r3, [r4, #8]
 801bf32:	6873      	ldr	r3, [r6, #4]
 801bf34:	3b01      	subs	r3, #1
 801bf36:	2b00      	cmp	r3, #0
 801bf38:	6073      	str	r3, [r6, #4]
 801bf3a:	dd1b      	ble.n	801bf74 <_scanf_i+0x150>
 801bf3c:	6833      	ldr	r3, [r6, #0]
 801bf3e:	3301      	adds	r3, #1
 801bf40:	6033      	str	r3, [r6, #0]
 801bf42:	68a3      	ldr	r3, [r4, #8]
 801bf44:	3b01      	subs	r3, #1
 801bf46:	60a3      	str	r3, [r4, #8]
 801bf48:	e7d9      	b.n	801befe <_scanf_i+0xda>
 801bf4a:	f1bb 0f02 	cmp.w	fp, #2
 801bf4e:	d1ae      	bne.n	801beae <_scanf_i+0x8a>
 801bf50:	6822      	ldr	r2, [r4, #0]
 801bf52:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 801bf56:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 801bf5a:	d1bf      	bne.n	801bedc <_scanf_i+0xb8>
 801bf5c:	2310      	movs	r3, #16
 801bf5e:	6063      	str	r3, [r4, #4]
 801bf60:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 801bf64:	e7a2      	b.n	801beac <_scanf_i+0x88>
 801bf66:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 801bf6a:	6022      	str	r2, [r4, #0]
 801bf6c:	780b      	ldrb	r3, [r1, #0]
 801bf6e:	f805 3b01 	strb.w	r3, [r5], #1
 801bf72:	e7de      	b.n	801bf32 <_scanf_i+0x10e>
 801bf74:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 801bf78:	4631      	mov	r1, r6
 801bf7a:	4650      	mov	r0, sl
 801bf7c:	4798      	blx	r3
 801bf7e:	2800      	cmp	r0, #0
 801bf80:	d0df      	beq.n	801bf42 <_scanf_i+0x11e>
 801bf82:	6823      	ldr	r3, [r4, #0]
 801bf84:	05d9      	lsls	r1, r3, #23
 801bf86:	d50d      	bpl.n	801bfa4 <_scanf_i+0x180>
 801bf88:	42bd      	cmp	r5, r7
 801bf8a:	d909      	bls.n	801bfa0 <_scanf_i+0x17c>
 801bf8c:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 801bf90:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801bf94:	4632      	mov	r2, r6
 801bf96:	4650      	mov	r0, sl
 801bf98:	4798      	blx	r3
 801bf9a:	f105 39ff 	add.w	r9, r5, #4294967295
 801bf9e:	464d      	mov	r5, r9
 801bfa0:	42bd      	cmp	r5, r7
 801bfa2:	d028      	beq.n	801bff6 <_scanf_i+0x1d2>
 801bfa4:	6822      	ldr	r2, [r4, #0]
 801bfa6:	f012 0210 	ands.w	r2, r2, #16
 801bfaa:	d113      	bne.n	801bfd4 <_scanf_i+0x1b0>
 801bfac:	702a      	strb	r2, [r5, #0]
 801bfae:	6863      	ldr	r3, [r4, #4]
 801bfb0:	9e01      	ldr	r6, [sp, #4]
 801bfb2:	4639      	mov	r1, r7
 801bfb4:	4650      	mov	r0, sl
 801bfb6:	47b0      	blx	r6
 801bfb8:	f8d8 3000 	ldr.w	r3, [r8]
 801bfbc:	6821      	ldr	r1, [r4, #0]
 801bfbe:	1d1a      	adds	r2, r3, #4
 801bfc0:	f8c8 2000 	str.w	r2, [r8]
 801bfc4:	f011 0f20 	tst.w	r1, #32
 801bfc8:	681b      	ldr	r3, [r3, #0]
 801bfca:	d00f      	beq.n	801bfec <_scanf_i+0x1c8>
 801bfcc:	6018      	str	r0, [r3, #0]
 801bfce:	68e3      	ldr	r3, [r4, #12]
 801bfd0:	3301      	adds	r3, #1
 801bfd2:	60e3      	str	r3, [r4, #12]
 801bfd4:	6923      	ldr	r3, [r4, #16]
 801bfd6:	1bed      	subs	r5, r5, r7
 801bfd8:	445d      	add	r5, fp
 801bfda:	442b      	add	r3, r5
 801bfdc:	6123      	str	r3, [r4, #16]
 801bfde:	2000      	movs	r0, #0
 801bfe0:	b007      	add	sp, #28
 801bfe2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801bfe6:	f04f 0b00 	mov.w	fp, #0
 801bfea:	e7ca      	b.n	801bf82 <_scanf_i+0x15e>
 801bfec:	07ca      	lsls	r2, r1, #31
 801bfee:	bf4c      	ite	mi
 801bff0:	8018      	strhmi	r0, [r3, #0]
 801bff2:	6018      	strpl	r0, [r3, #0]
 801bff4:	e7eb      	b.n	801bfce <_scanf_i+0x1aa>
 801bff6:	2001      	movs	r0, #1
 801bff8:	e7f2      	b.n	801bfe0 <_scanf_i+0x1bc>
 801bffa:	bf00      	nop
 801bffc:	0801d2b0 	.word	0x0801d2b0
 801c000:	0801cc11 	.word	0x0801cc11
 801c004:	0801b491 	.word	0x0801b491
 801c008:	0801de92 	.word	0x0801de92

0801c00c <__sflush_r>:
 801c00c:	898a      	ldrh	r2, [r1, #12]
 801c00e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801c012:	4605      	mov	r5, r0
 801c014:	0710      	lsls	r0, r2, #28
 801c016:	460c      	mov	r4, r1
 801c018:	d458      	bmi.n	801c0cc <__sflush_r+0xc0>
 801c01a:	684b      	ldr	r3, [r1, #4]
 801c01c:	2b00      	cmp	r3, #0
 801c01e:	dc05      	bgt.n	801c02c <__sflush_r+0x20>
 801c020:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 801c022:	2b00      	cmp	r3, #0
 801c024:	dc02      	bgt.n	801c02c <__sflush_r+0x20>
 801c026:	2000      	movs	r0, #0
 801c028:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801c02c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801c02e:	2e00      	cmp	r6, #0
 801c030:	d0f9      	beq.n	801c026 <__sflush_r+0x1a>
 801c032:	2300      	movs	r3, #0
 801c034:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 801c038:	682f      	ldr	r7, [r5, #0]
 801c03a:	6a21      	ldr	r1, [r4, #32]
 801c03c:	602b      	str	r3, [r5, #0]
 801c03e:	d032      	beq.n	801c0a6 <__sflush_r+0x9a>
 801c040:	6d60      	ldr	r0, [r4, #84]	; 0x54
 801c042:	89a3      	ldrh	r3, [r4, #12]
 801c044:	075a      	lsls	r2, r3, #29
 801c046:	d505      	bpl.n	801c054 <__sflush_r+0x48>
 801c048:	6863      	ldr	r3, [r4, #4]
 801c04a:	1ac0      	subs	r0, r0, r3
 801c04c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801c04e:	b10b      	cbz	r3, 801c054 <__sflush_r+0x48>
 801c050:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801c052:	1ac0      	subs	r0, r0, r3
 801c054:	2300      	movs	r3, #0
 801c056:	4602      	mov	r2, r0
 801c058:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801c05a:	6a21      	ldr	r1, [r4, #32]
 801c05c:	4628      	mov	r0, r5
 801c05e:	47b0      	blx	r6
 801c060:	1c43      	adds	r3, r0, #1
 801c062:	89a3      	ldrh	r3, [r4, #12]
 801c064:	d106      	bne.n	801c074 <__sflush_r+0x68>
 801c066:	6829      	ldr	r1, [r5, #0]
 801c068:	291d      	cmp	r1, #29
 801c06a:	d82b      	bhi.n	801c0c4 <__sflush_r+0xb8>
 801c06c:	4a29      	ldr	r2, [pc, #164]	; (801c114 <__sflush_r+0x108>)
 801c06e:	410a      	asrs	r2, r1
 801c070:	07d6      	lsls	r6, r2, #31
 801c072:	d427      	bmi.n	801c0c4 <__sflush_r+0xb8>
 801c074:	2200      	movs	r2, #0
 801c076:	6062      	str	r2, [r4, #4]
 801c078:	04d9      	lsls	r1, r3, #19
 801c07a:	6922      	ldr	r2, [r4, #16]
 801c07c:	6022      	str	r2, [r4, #0]
 801c07e:	d504      	bpl.n	801c08a <__sflush_r+0x7e>
 801c080:	1c42      	adds	r2, r0, #1
 801c082:	d101      	bne.n	801c088 <__sflush_r+0x7c>
 801c084:	682b      	ldr	r3, [r5, #0]
 801c086:	b903      	cbnz	r3, 801c08a <__sflush_r+0x7e>
 801c088:	6560      	str	r0, [r4, #84]	; 0x54
 801c08a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801c08c:	602f      	str	r7, [r5, #0]
 801c08e:	2900      	cmp	r1, #0
 801c090:	d0c9      	beq.n	801c026 <__sflush_r+0x1a>
 801c092:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801c096:	4299      	cmp	r1, r3
 801c098:	d002      	beq.n	801c0a0 <__sflush_r+0x94>
 801c09a:	4628      	mov	r0, r5
 801c09c:	f7fd fe6a 	bl	8019d74 <_free_r>
 801c0a0:	2000      	movs	r0, #0
 801c0a2:	6360      	str	r0, [r4, #52]	; 0x34
 801c0a4:	e7c0      	b.n	801c028 <__sflush_r+0x1c>
 801c0a6:	2301      	movs	r3, #1
 801c0a8:	4628      	mov	r0, r5
 801c0aa:	47b0      	blx	r6
 801c0ac:	1c41      	adds	r1, r0, #1
 801c0ae:	d1c8      	bne.n	801c042 <__sflush_r+0x36>
 801c0b0:	682b      	ldr	r3, [r5, #0]
 801c0b2:	2b00      	cmp	r3, #0
 801c0b4:	d0c5      	beq.n	801c042 <__sflush_r+0x36>
 801c0b6:	2b1d      	cmp	r3, #29
 801c0b8:	d001      	beq.n	801c0be <__sflush_r+0xb2>
 801c0ba:	2b16      	cmp	r3, #22
 801c0bc:	d101      	bne.n	801c0c2 <__sflush_r+0xb6>
 801c0be:	602f      	str	r7, [r5, #0]
 801c0c0:	e7b1      	b.n	801c026 <__sflush_r+0x1a>
 801c0c2:	89a3      	ldrh	r3, [r4, #12]
 801c0c4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801c0c8:	81a3      	strh	r3, [r4, #12]
 801c0ca:	e7ad      	b.n	801c028 <__sflush_r+0x1c>
 801c0cc:	690f      	ldr	r7, [r1, #16]
 801c0ce:	2f00      	cmp	r7, #0
 801c0d0:	d0a9      	beq.n	801c026 <__sflush_r+0x1a>
 801c0d2:	0793      	lsls	r3, r2, #30
 801c0d4:	680e      	ldr	r6, [r1, #0]
 801c0d6:	bf08      	it	eq
 801c0d8:	694b      	ldreq	r3, [r1, #20]
 801c0da:	600f      	str	r7, [r1, #0]
 801c0dc:	bf18      	it	ne
 801c0de:	2300      	movne	r3, #0
 801c0e0:	eba6 0807 	sub.w	r8, r6, r7
 801c0e4:	608b      	str	r3, [r1, #8]
 801c0e6:	f1b8 0f00 	cmp.w	r8, #0
 801c0ea:	dd9c      	ble.n	801c026 <__sflush_r+0x1a>
 801c0ec:	6a21      	ldr	r1, [r4, #32]
 801c0ee:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 801c0f0:	4643      	mov	r3, r8
 801c0f2:	463a      	mov	r2, r7
 801c0f4:	4628      	mov	r0, r5
 801c0f6:	47b0      	blx	r6
 801c0f8:	2800      	cmp	r0, #0
 801c0fa:	dc06      	bgt.n	801c10a <__sflush_r+0xfe>
 801c0fc:	89a3      	ldrh	r3, [r4, #12]
 801c0fe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801c102:	81a3      	strh	r3, [r4, #12]
 801c104:	f04f 30ff 	mov.w	r0, #4294967295
 801c108:	e78e      	b.n	801c028 <__sflush_r+0x1c>
 801c10a:	4407      	add	r7, r0
 801c10c:	eba8 0800 	sub.w	r8, r8, r0
 801c110:	e7e9      	b.n	801c0e6 <__sflush_r+0xda>
 801c112:	bf00      	nop
 801c114:	dfbffffe 	.word	0xdfbffffe

0801c118 <_fflush_r>:
 801c118:	b538      	push	{r3, r4, r5, lr}
 801c11a:	690b      	ldr	r3, [r1, #16]
 801c11c:	4605      	mov	r5, r0
 801c11e:	460c      	mov	r4, r1
 801c120:	b913      	cbnz	r3, 801c128 <_fflush_r+0x10>
 801c122:	2500      	movs	r5, #0
 801c124:	4628      	mov	r0, r5
 801c126:	bd38      	pop	{r3, r4, r5, pc}
 801c128:	b118      	cbz	r0, 801c132 <_fflush_r+0x1a>
 801c12a:	6a03      	ldr	r3, [r0, #32]
 801c12c:	b90b      	cbnz	r3, 801c132 <_fflush_r+0x1a>
 801c12e:	f7fc fcd5 	bl	8018adc <__sinit>
 801c132:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801c136:	2b00      	cmp	r3, #0
 801c138:	d0f3      	beq.n	801c122 <_fflush_r+0xa>
 801c13a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 801c13c:	07d0      	lsls	r0, r2, #31
 801c13e:	d404      	bmi.n	801c14a <_fflush_r+0x32>
 801c140:	0599      	lsls	r1, r3, #22
 801c142:	d402      	bmi.n	801c14a <_fflush_r+0x32>
 801c144:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801c146:	f7fc ff85 	bl	8019054 <__retarget_lock_acquire_recursive>
 801c14a:	4628      	mov	r0, r5
 801c14c:	4621      	mov	r1, r4
 801c14e:	f7ff ff5d 	bl	801c00c <__sflush_r>
 801c152:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801c154:	07da      	lsls	r2, r3, #31
 801c156:	4605      	mov	r5, r0
 801c158:	d4e4      	bmi.n	801c124 <_fflush_r+0xc>
 801c15a:	89a3      	ldrh	r3, [r4, #12]
 801c15c:	059b      	lsls	r3, r3, #22
 801c15e:	d4e1      	bmi.n	801c124 <_fflush_r+0xc>
 801c160:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801c162:	f7fc ff78 	bl	8019056 <__retarget_lock_release_recursive>
 801c166:	e7dd      	b.n	801c124 <_fflush_r+0xc>

0801c168 <__swhatbuf_r>:
 801c168:	b570      	push	{r4, r5, r6, lr}
 801c16a:	460c      	mov	r4, r1
 801c16c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801c170:	2900      	cmp	r1, #0
 801c172:	b096      	sub	sp, #88	; 0x58
 801c174:	4615      	mov	r5, r2
 801c176:	461e      	mov	r6, r3
 801c178:	da0d      	bge.n	801c196 <__swhatbuf_r+0x2e>
 801c17a:	89a3      	ldrh	r3, [r4, #12]
 801c17c:	f013 0f80 	tst.w	r3, #128	; 0x80
 801c180:	f04f 0100 	mov.w	r1, #0
 801c184:	bf0c      	ite	eq
 801c186:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 801c18a:	2340      	movne	r3, #64	; 0x40
 801c18c:	2000      	movs	r0, #0
 801c18e:	6031      	str	r1, [r6, #0]
 801c190:	602b      	str	r3, [r5, #0]
 801c192:	b016      	add	sp, #88	; 0x58
 801c194:	bd70      	pop	{r4, r5, r6, pc}
 801c196:	466a      	mov	r2, sp
 801c198:	f000 f8e8 	bl	801c36c <_fstat_r>
 801c19c:	2800      	cmp	r0, #0
 801c19e:	dbec      	blt.n	801c17a <__swhatbuf_r+0x12>
 801c1a0:	9901      	ldr	r1, [sp, #4]
 801c1a2:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 801c1a6:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 801c1aa:	4259      	negs	r1, r3
 801c1ac:	4159      	adcs	r1, r3
 801c1ae:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801c1b2:	e7eb      	b.n	801c18c <__swhatbuf_r+0x24>

0801c1b4 <__smakebuf_r>:
 801c1b4:	898b      	ldrh	r3, [r1, #12]
 801c1b6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 801c1b8:	079d      	lsls	r5, r3, #30
 801c1ba:	4606      	mov	r6, r0
 801c1bc:	460c      	mov	r4, r1
 801c1be:	d507      	bpl.n	801c1d0 <__smakebuf_r+0x1c>
 801c1c0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 801c1c4:	6023      	str	r3, [r4, #0]
 801c1c6:	6123      	str	r3, [r4, #16]
 801c1c8:	2301      	movs	r3, #1
 801c1ca:	6163      	str	r3, [r4, #20]
 801c1cc:	b002      	add	sp, #8
 801c1ce:	bd70      	pop	{r4, r5, r6, pc}
 801c1d0:	ab01      	add	r3, sp, #4
 801c1d2:	466a      	mov	r2, sp
 801c1d4:	f7ff ffc8 	bl	801c168 <__swhatbuf_r>
 801c1d8:	9900      	ldr	r1, [sp, #0]
 801c1da:	4605      	mov	r5, r0
 801c1dc:	4630      	mov	r0, r6
 801c1de:	f7fb fd01 	bl	8017be4 <_malloc_r>
 801c1e2:	b948      	cbnz	r0, 801c1f8 <__smakebuf_r+0x44>
 801c1e4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801c1e8:	059a      	lsls	r2, r3, #22
 801c1ea:	d4ef      	bmi.n	801c1cc <__smakebuf_r+0x18>
 801c1ec:	f023 0303 	bic.w	r3, r3, #3
 801c1f0:	f043 0302 	orr.w	r3, r3, #2
 801c1f4:	81a3      	strh	r3, [r4, #12]
 801c1f6:	e7e3      	b.n	801c1c0 <__smakebuf_r+0xc>
 801c1f8:	89a3      	ldrh	r3, [r4, #12]
 801c1fa:	6020      	str	r0, [r4, #0]
 801c1fc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801c200:	81a3      	strh	r3, [r4, #12]
 801c202:	9b00      	ldr	r3, [sp, #0]
 801c204:	6163      	str	r3, [r4, #20]
 801c206:	9b01      	ldr	r3, [sp, #4]
 801c208:	6120      	str	r0, [r4, #16]
 801c20a:	b15b      	cbz	r3, 801c224 <__smakebuf_r+0x70>
 801c20c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801c210:	4630      	mov	r0, r6
 801c212:	f000 f8bd 	bl	801c390 <_isatty_r>
 801c216:	b128      	cbz	r0, 801c224 <__smakebuf_r+0x70>
 801c218:	89a3      	ldrh	r3, [r4, #12]
 801c21a:	f023 0303 	bic.w	r3, r3, #3
 801c21e:	f043 0301 	orr.w	r3, r3, #1
 801c222:	81a3      	strh	r3, [r4, #12]
 801c224:	89a3      	ldrh	r3, [r4, #12]
 801c226:	431d      	orrs	r5, r3
 801c228:	81a5      	strh	r5, [r4, #12]
 801c22a:	e7cf      	b.n	801c1cc <__smakebuf_r+0x18>

0801c22c <__sccl>:
 801c22c:	b570      	push	{r4, r5, r6, lr}
 801c22e:	780b      	ldrb	r3, [r1, #0]
 801c230:	4604      	mov	r4, r0
 801c232:	2b5e      	cmp	r3, #94	; 0x5e
 801c234:	bf0b      	itete	eq
 801c236:	784b      	ldrbeq	r3, [r1, #1]
 801c238:	1c4a      	addne	r2, r1, #1
 801c23a:	1c8a      	addeq	r2, r1, #2
 801c23c:	2100      	movne	r1, #0
 801c23e:	bf08      	it	eq
 801c240:	2101      	moveq	r1, #1
 801c242:	3801      	subs	r0, #1
 801c244:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 801c248:	f800 1f01 	strb.w	r1, [r0, #1]!
 801c24c:	42a8      	cmp	r0, r5
 801c24e:	d1fb      	bne.n	801c248 <__sccl+0x1c>
 801c250:	b90b      	cbnz	r3, 801c256 <__sccl+0x2a>
 801c252:	1e50      	subs	r0, r2, #1
 801c254:	bd70      	pop	{r4, r5, r6, pc}
 801c256:	f081 0101 	eor.w	r1, r1, #1
 801c25a:	54e1      	strb	r1, [r4, r3]
 801c25c:	4610      	mov	r0, r2
 801c25e:	4602      	mov	r2, r0
 801c260:	f812 5b01 	ldrb.w	r5, [r2], #1
 801c264:	2d2d      	cmp	r5, #45	; 0x2d
 801c266:	d005      	beq.n	801c274 <__sccl+0x48>
 801c268:	2d5d      	cmp	r5, #93	; 0x5d
 801c26a:	d016      	beq.n	801c29a <__sccl+0x6e>
 801c26c:	2d00      	cmp	r5, #0
 801c26e:	d0f1      	beq.n	801c254 <__sccl+0x28>
 801c270:	462b      	mov	r3, r5
 801c272:	e7f2      	b.n	801c25a <__sccl+0x2e>
 801c274:	7846      	ldrb	r6, [r0, #1]
 801c276:	2e5d      	cmp	r6, #93	; 0x5d
 801c278:	d0fa      	beq.n	801c270 <__sccl+0x44>
 801c27a:	42b3      	cmp	r3, r6
 801c27c:	dcf8      	bgt.n	801c270 <__sccl+0x44>
 801c27e:	3002      	adds	r0, #2
 801c280:	461a      	mov	r2, r3
 801c282:	3201      	adds	r2, #1
 801c284:	4296      	cmp	r6, r2
 801c286:	54a1      	strb	r1, [r4, r2]
 801c288:	dcfb      	bgt.n	801c282 <__sccl+0x56>
 801c28a:	1af2      	subs	r2, r6, r3
 801c28c:	3a01      	subs	r2, #1
 801c28e:	1c5d      	adds	r5, r3, #1
 801c290:	42b3      	cmp	r3, r6
 801c292:	bfa8      	it	ge
 801c294:	2200      	movge	r2, #0
 801c296:	18ab      	adds	r3, r5, r2
 801c298:	e7e1      	b.n	801c25e <__sccl+0x32>
 801c29a:	4610      	mov	r0, r2
 801c29c:	e7da      	b.n	801c254 <__sccl+0x28>

0801c29e <__submore>:
 801c29e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801c2a2:	460c      	mov	r4, r1
 801c2a4:	6b49      	ldr	r1, [r1, #52]	; 0x34
 801c2a6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801c2aa:	4299      	cmp	r1, r3
 801c2ac:	d11d      	bne.n	801c2ea <__submore+0x4c>
 801c2ae:	f44f 6180 	mov.w	r1, #1024	; 0x400
 801c2b2:	f7fb fc97 	bl	8017be4 <_malloc_r>
 801c2b6:	b918      	cbnz	r0, 801c2c0 <__submore+0x22>
 801c2b8:	f04f 30ff 	mov.w	r0, #4294967295
 801c2bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801c2c0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801c2c4:	63a3      	str	r3, [r4, #56]	; 0x38
 801c2c6:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 801c2ca:	6360      	str	r0, [r4, #52]	; 0x34
 801c2cc:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 801c2d0:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 801c2d4:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 801c2d8:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 801c2dc:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 801c2e0:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 801c2e4:	6020      	str	r0, [r4, #0]
 801c2e6:	2000      	movs	r0, #0
 801c2e8:	e7e8      	b.n	801c2bc <__submore+0x1e>
 801c2ea:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 801c2ec:	0077      	lsls	r7, r6, #1
 801c2ee:	463a      	mov	r2, r7
 801c2f0:	f000 fbed 	bl	801cace <_realloc_r>
 801c2f4:	4605      	mov	r5, r0
 801c2f6:	2800      	cmp	r0, #0
 801c2f8:	d0de      	beq.n	801c2b8 <__submore+0x1a>
 801c2fa:	eb00 0806 	add.w	r8, r0, r6
 801c2fe:	4601      	mov	r1, r0
 801c300:	4632      	mov	r2, r6
 801c302:	4640      	mov	r0, r8
 801c304:	f7fc fea8 	bl	8019058 <memcpy>
 801c308:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 801c30c:	f8c4 8000 	str.w	r8, [r4]
 801c310:	e7e9      	b.n	801c2e6 <__submore+0x48>

0801c312 <memmove>:
 801c312:	4288      	cmp	r0, r1
 801c314:	b510      	push	{r4, lr}
 801c316:	eb01 0402 	add.w	r4, r1, r2
 801c31a:	d902      	bls.n	801c322 <memmove+0x10>
 801c31c:	4284      	cmp	r4, r0
 801c31e:	4623      	mov	r3, r4
 801c320:	d807      	bhi.n	801c332 <memmove+0x20>
 801c322:	1e43      	subs	r3, r0, #1
 801c324:	42a1      	cmp	r1, r4
 801c326:	d008      	beq.n	801c33a <memmove+0x28>
 801c328:	f811 2b01 	ldrb.w	r2, [r1], #1
 801c32c:	f803 2f01 	strb.w	r2, [r3, #1]!
 801c330:	e7f8      	b.n	801c324 <memmove+0x12>
 801c332:	4402      	add	r2, r0
 801c334:	4601      	mov	r1, r0
 801c336:	428a      	cmp	r2, r1
 801c338:	d100      	bne.n	801c33c <memmove+0x2a>
 801c33a:	bd10      	pop	{r4, pc}
 801c33c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801c340:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801c344:	e7f7      	b.n	801c336 <memmove+0x24>

0801c346 <strncmp>:
 801c346:	b510      	push	{r4, lr}
 801c348:	b16a      	cbz	r2, 801c366 <strncmp+0x20>
 801c34a:	3901      	subs	r1, #1
 801c34c:	1884      	adds	r4, r0, r2
 801c34e:	f810 2b01 	ldrb.w	r2, [r0], #1
 801c352:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 801c356:	429a      	cmp	r2, r3
 801c358:	d103      	bne.n	801c362 <strncmp+0x1c>
 801c35a:	42a0      	cmp	r0, r4
 801c35c:	d001      	beq.n	801c362 <strncmp+0x1c>
 801c35e:	2a00      	cmp	r2, #0
 801c360:	d1f5      	bne.n	801c34e <strncmp+0x8>
 801c362:	1ad0      	subs	r0, r2, r3
 801c364:	bd10      	pop	{r4, pc}
 801c366:	4610      	mov	r0, r2
 801c368:	e7fc      	b.n	801c364 <strncmp+0x1e>
	...

0801c36c <_fstat_r>:
 801c36c:	b538      	push	{r3, r4, r5, lr}
 801c36e:	4d07      	ldr	r5, [pc, #28]	; (801c38c <_fstat_r+0x20>)
 801c370:	2300      	movs	r3, #0
 801c372:	4604      	mov	r4, r0
 801c374:	4608      	mov	r0, r1
 801c376:	4611      	mov	r1, r2
 801c378:	602b      	str	r3, [r5, #0]
 801c37a:	f7e6 fef8 	bl	800316e <_fstat>
 801c37e:	1c43      	adds	r3, r0, #1
 801c380:	d102      	bne.n	801c388 <_fstat_r+0x1c>
 801c382:	682b      	ldr	r3, [r5, #0]
 801c384:	b103      	cbz	r3, 801c388 <_fstat_r+0x1c>
 801c386:	6023      	str	r3, [r4, #0]
 801c388:	bd38      	pop	{r3, r4, r5, pc}
 801c38a:	bf00      	nop
 801c38c:	20008484 	.word	0x20008484

0801c390 <_isatty_r>:
 801c390:	b538      	push	{r3, r4, r5, lr}
 801c392:	4d06      	ldr	r5, [pc, #24]	; (801c3ac <_isatty_r+0x1c>)
 801c394:	2300      	movs	r3, #0
 801c396:	4604      	mov	r4, r0
 801c398:	4608      	mov	r0, r1
 801c39a:	602b      	str	r3, [r5, #0]
 801c39c:	f7e6 fef7 	bl	800318e <_isatty>
 801c3a0:	1c43      	adds	r3, r0, #1
 801c3a2:	d102      	bne.n	801c3aa <_isatty_r+0x1a>
 801c3a4:	682b      	ldr	r3, [r5, #0]
 801c3a6:	b103      	cbz	r3, 801c3aa <_isatty_r+0x1a>
 801c3a8:	6023      	str	r3, [r4, #0]
 801c3aa:	bd38      	pop	{r3, r4, r5, pc}
 801c3ac:	20008484 	.word	0x20008484

0801c3b0 <nan>:
 801c3b0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 801c3b8 <nan+0x8>
 801c3b4:	4770      	bx	lr
 801c3b6:	bf00      	nop
 801c3b8:	00000000 	.word	0x00000000
 801c3bc:	7ff80000 	.word	0x7ff80000

0801c3c0 <__assert_func>:
 801c3c0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801c3c2:	4614      	mov	r4, r2
 801c3c4:	461a      	mov	r2, r3
 801c3c6:	4b09      	ldr	r3, [pc, #36]	; (801c3ec <__assert_func+0x2c>)
 801c3c8:	681b      	ldr	r3, [r3, #0]
 801c3ca:	4605      	mov	r5, r0
 801c3cc:	68d8      	ldr	r0, [r3, #12]
 801c3ce:	b14c      	cbz	r4, 801c3e4 <__assert_func+0x24>
 801c3d0:	4b07      	ldr	r3, [pc, #28]	; (801c3f0 <__assert_func+0x30>)
 801c3d2:	9100      	str	r1, [sp, #0]
 801c3d4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801c3d8:	4906      	ldr	r1, [pc, #24]	; (801c3f4 <__assert_func+0x34>)
 801c3da:	462b      	mov	r3, r5
 801c3dc:	f000 fc28 	bl	801cc30 <fiprintf>
 801c3e0:	f000 fc38 	bl	801cc54 <abort>
 801c3e4:	4b04      	ldr	r3, [pc, #16]	; (801c3f8 <__assert_func+0x38>)
 801c3e6:	461c      	mov	r4, r3
 801c3e8:	e7f3      	b.n	801c3d2 <__assert_func+0x12>
 801c3ea:	bf00      	nop
 801c3ec:	20000198 	.word	0x20000198
 801c3f0:	0801dea5 	.word	0x0801dea5
 801c3f4:	0801deb2 	.word	0x0801deb2
 801c3f8:	0801dee0 	.word	0x0801dee0

0801c3fc <rshift>:
 801c3fc:	6903      	ldr	r3, [r0, #16]
 801c3fe:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 801c402:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801c406:	ea4f 1261 	mov.w	r2, r1, asr #5
 801c40a:	f100 0414 	add.w	r4, r0, #20
 801c40e:	dd45      	ble.n	801c49c <rshift+0xa0>
 801c410:	f011 011f 	ands.w	r1, r1, #31
 801c414:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 801c418:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 801c41c:	d10c      	bne.n	801c438 <rshift+0x3c>
 801c41e:	f100 0710 	add.w	r7, r0, #16
 801c422:	4629      	mov	r1, r5
 801c424:	42b1      	cmp	r1, r6
 801c426:	d334      	bcc.n	801c492 <rshift+0x96>
 801c428:	1a9b      	subs	r3, r3, r2
 801c42a:	009b      	lsls	r3, r3, #2
 801c42c:	1eea      	subs	r2, r5, #3
 801c42e:	4296      	cmp	r6, r2
 801c430:	bf38      	it	cc
 801c432:	2300      	movcc	r3, #0
 801c434:	4423      	add	r3, r4
 801c436:	e015      	b.n	801c464 <rshift+0x68>
 801c438:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 801c43c:	f1c1 0820 	rsb	r8, r1, #32
 801c440:	40cf      	lsrs	r7, r1
 801c442:	f105 0e04 	add.w	lr, r5, #4
 801c446:	46a1      	mov	r9, r4
 801c448:	4576      	cmp	r6, lr
 801c44a:	46f4      	mov	ip, lr
 801c44c:	d815      	bhi.n	801c47a <rshift+0x7e>
 801c44e:	1a9a      	subs	r2, r3, r2
 801c450:	0092      	lsls	r2, r2, #2
 801c452:	3a04      	subs	r2, #4
 801c454:	3501      	adds	r5, #1
 801c456:	42ae      	cmp	r6, r5
 801c458:	bf38      	it	cc
 801c45a:	2200      	movcc	r2, #0
 801c45c:	18a3      	adds	r3, r4, r2
 801c45e:	50a7      	str	r7, [r4, r2]
 801c460:	b107      	cbz	r7, 801c464 <rshift+0x68>
 801c462:	3304      	adds	r3, #4
 801c464:	1b1a      	subs	r2, r3, r4
 801c466:	42a3      	cmp	r3, r4
 801c468:	ea4f 02a2 	mov.w	r2, r2, asr #2
 801c46c:	bf08      	it	eq
 801c46e:	2300      	moveq	r3, #0
 801c470:	6102      	str	r2, [r0, #16]
 801c472:	bf08      	it	eq
 801c474:	6143      	streq	r3, [r0, #20]
 801c476:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801c47a:	f8dc c000 	ldr.w	ip, [ip]
 801c47e:	fa0c fc08 	lsl.w	ip, ip, r8
 801c482:	ea4c 0707 	orr.w	r7, ip, r7
 801c486:	f849 7b04 	str.w	r7, [r9], #4
 801c48a:	f85e 7b04 	ldr.w	r7, [lr], #4
 801c48e:	40cf      	lsrs	r7, r1
 801c490:	e7da      	b.n	801c448 <rshift+0x4c>
 801c492:	f851 cb04 	ldr.w	ip, [r1], #4
 801c496:	f847 cf04 	str.w	ip, [r7, #4]!
 801c49a:	e7c3      	b.n	801c424 <rshift+0x28>
 801c49c:	4623      	mov	r3, r4
 801c49e:	e7e1      	b.n	801c464 <rshift+0x68>

0801c4a0 <__hexdig_fun>:
 801c4a0:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 801c4a4:	2b09      	cmp	r3, #9
 801c4a6:	d802      	bhi.n	801c4ae <__hexdig_fun+0xe>
 801c4a8:	3820      	subs	r0, #32
 801c4aa:	b2c0      	uxtb	r0, r0
 801c4ac:	4770      	bx	lr
 801c4ae:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 801c4b2:	2b05      	cmp	r3, #5
 801c4b4:	d801      	bhi.n	801c4ba <__hexdig_fun+0x1a>
 801c4b6:	3847      	subs	r0, #71	; 0x47
 801c4b8:	e7f7      	b.n	801c4aa <__hexdig_fun+0xa>
 801c4ba:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 801c4be:	2b05      	cmp	r3, #5
 801c4c0:	d801      	bhi.n	801c4c6 <__hexdig_fun+0x26>
 801c4c2:	3827      	subs	r0, #39	; 0x27
 801c4c4:	e7f1      	b.n	801c4aa <__hexdig_fun+0xa>
 801c4c6:	2000      	movs	r0, #0
 801c4c8:	4770      	bx	lr
	...

0801c4cc <__gethex>:
 801c4cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801c4d0:	4617      	mov	r7, r2
 801c4d2:	680a      	ldr	r2, [r1, #0]
 801c4d4:	b085      	sub	sp, #20
 801c4d6:	f102 0b02 	add.w	fp, r2, #2
 801c4da:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 801c4de:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 801c4e2:	4681      	mov	r9, r0
 801c4e4:	468a      	mov	sl, r1
 801c4e6:	9302      	str	r3, [sp, #8]
 801c4e8:	32fe      	adds	r2, #254	; 0xfe
 801c4ea:	eb02 030b 	add.w	r3, r2, fp
 801c4ee:	46d8      	mov	r8, fp
 801c4f0:	f81b 0b01 	ldrb.w	r0, [fp], #1
 801c4f4:	9301      	str	r3, [sp, #4]
 801c4f6:	2830      	cmp	r0, #48	; 0x30
 801c4f8:	d0f7      	beq.n	801c4ea <__gethex+0x1e>
 801c4fa:	f7ff ffd1 	bl	801c4a0 <__hexdig_fun>
 801c4fe:	4604      	mov	r4, r0
 801c500:	2800      	cmp	r0, #0
 801c502:	d138      	bne.n	801c576 <__gethex+0xaa>
 801c504:	49a7      	ldr	r1, [pc, #668]	; (801c7a4 <__gethex+0x2d8>)
 801c506:	2201      	movs	r2, #1
 801c508:	4640      	mov	r0, r8
 801c50a:	f7ff ff1c 	bl	801c346 <strncmp>
 801c50e:	4606      	mov	r6, r0
 801c510:	2800      	cmp	r0, #0
 801c512:	d169      	bne.n	801c5e8 <__gethex+0x11c>
 801c514:	f898 0001 	ldrb.w	r0, [r8, #1]
 801c518:	465d      	mov	r5, fp
 801c51a:	f7ff ffc1 	bl	801c4a0 <__hexdig_fun>
 801c51e:	2800      	cmp	r0, #0
 801c520:	d064      	beq.n	801c5ec <__gethex+0x120>
 801c522:	465a      	mov	r2, fp
 801c524:	7810      	ldrb	r0, [r2, #0]
 801c526:	2830      	cmp	r0, #48	; 0x30
 801c528:	4690      	mov	r8, r2
 801c52a:	f102 0201 	add.w	r2, r2, #1
 801c52e:	d0f9      	beq.n	801c524 <__gethex+0x58>
 801c530:	f7ff ffb6 	bl	801c4a0 <__hexdig_fun>
 801c534:	2301      	movs	r3, #1
 801c536:	fab0 f480 	clz	r4, r0
 801c53a:	0964      	lsrs	r4, r4, #5
 801c53c:	465e      	mov	r6, fp
 801c53e:	9301      	str	r3, [sp, #4]
 801c540:	4642      	mov	r2, r8
 801c542:	4615      	mov	r5, r2
 801c544:	3201      	adds	r2, #1
 801c546:	7828      	ldrb	r0, [r5, #0]
 801c548:	f7ff ffaa 	bl	801c4a0 <__hexdig_fun>
 801c54c:	2800      	cmp	r0, #0
 801c54e:	d1f8      	bne.n	801c542 <__gethex+0x76>
 801c550:	4994      	ldr	r1, [pc, #592]	; (801c7a4 <__gethex+0x2d8>)
 801c552:	2201      	movs	r2, #1
 801c554:	4628      	mov	r0, r5
 801c556:	f7ff fef6 	bl	801c346 <strncmp>
 801c55a:	b978      	cbnz	r0, 801c57c <__gethex+0xb0>
 801c55c:	b946      	cbnz	r6, 801c570 <__gethex+0xa4>
 801c55e:	1c6e      	adds	r6, r5, #1
 801c560:	4632      	mov	r2, r6
 801c562:	4615      	mov	r5, r2
 801c564:	3201      	adds	r2, #1
 801c566:	7828      	ldrb	r0, [r5, #0]
 801c568:	f7ff ff9a 	bl	801c4a0 <__hexdig_fun>
 801c56c:	2800      	cmp	r0, #0
 801c56e:	d1f8      	bne.n	801c562 <__gethex+0x96>
 801c570:	1b73      	subs	r3, r6, r5
 801c572:	009e      	lsls	r6, r3, #2
 801c574:	e004      	b.n	801c580 <__gethex+0xb4>
 801c576:	2400      	movs	r4, #0
 801c578:	4626      	mov	r6, r4
 801c57a:	e7e1      	b.n	801c540 <__gethex+0x74>
 801c57c:	2e00      	cmp	r6, #0
 801c57e:	d1f7      	bne.n	801c570 <__gethex+0xa4>
 801c580:	782b      	ldrb	r3, [r5, #0]
 801c582:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 801c586:	2b50      	cmp	r3, #80	; 0x50
 801c588:	d13d      	bne.n	801c606 <__gethex+0x13a>
 801c58a:	786b      	ldrb	r3, [r5, #1]
 801c58c:	2b2b      	cmp	r3, #43	; 0x2b
 801c58e:	d02f      	beq.n	801c5f0 <__gethex+0x124>
 801c590:	2b2d      	cmp	r3, #45	; 0x2d
 801c592:	d031      	beq.n	801c5f8 <__gethex+0x12c>
 801c594:	1c69      	adds	r1, r5, #1
 801c596:	f04f 0b00 	mov.w	fp, #0
 801c59a:	7808      	ldrb	r0, [r1, #0]
 801c59c:	f7ff ff80 	bl	801c4a0 <__hexdig_fun>
 801c5a0:	1e42      	subs	r2, r0, #1
 801c5a2:	b2d2      	uxtb	r2, r2
 801c5a4:	2a18      	cmp	r2, #24
 801c5a6:	d82e      	bhi.n	801c606 <__gethex+0x13a>
 801c5a8:	f1a0 0210 	sub.w	r2, r0, #16
 801c5ac:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 801c5b0:	f7ff ff76 	bl	801c4a0 <__hexdig_fun>
 801c5b4:	f100 3cff 	add.w	ip, r0, #4294967295
 801c5b8:	fa5f fc8c 	uxtb.w	ip, ip
 801c5bc:	f1bc 0f18 	cmp.w	ip, #24
 801c5c0:	d91d      	bls.n	801c5fe <__gethex+0x132>
 801c5c2:	f1bb 0f00 	cmp.w	fp, #0
 801c5c6:	d000      	beq.n	801c5ca <__gethex+0xfe>
 801c5c8:	4252      	negs	r2, r2
 801c5ca:	4416      	add	r6, r2
 801c5cc:	f8ca 1000 	str.w	r1, [sl]
 801c5d0:	b1dc      	cbz	r4, 801c60a <__gethex+0x13e>
 801c5d2:	9b01      	ldr	r3, [sp, #4]
 801c5d4:	2b00      	cmp	r3, #0
 801c5d6:	bf14      	ite	ne
 801c5d8:	f04f 0800 	movne.w	r8, #0
 801c5dc:	f04f 0806 	moveq.w	r8, #6
 801c5e0:	4640      	mov	r0, r8
 801c5e2:	b005      	add	sp, #20
 801c5e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c5e8:	4645      	mov	r5, r8
 801c5ea:	4626      	mov	r6, r4
 801c5ec:	2401      	movs	r4, #1
 801c5ee:	e7c7      	b.n	801c580 <__gethex+0xb4>
 801c5f0:	f04f 0b00 	mov.w	fp, #0
 801c5f4:	1ca9      	adds	r1, r5, #2
 801c5f6:	e7d0      	b.n	801c59a <__gethex+0xce>
 801c5f8:	f04f 0b01 	mov.w	fp, #1
 801c5fc:	e7fa      	b.n	801c5f4 <__gethex+0x128>
 801c5fe:	230a      	movs	r3, #10
 801c600:	fb03 0002 	mla	r0, r3, r2, r0
 801c604:	e7d0      	b.n	801c5a8 <__gethex+0xdc>
 801c606:	4629      	mov	r1, r5
 801c608:	e7e0      	b.n	801c5cc <__gethex+0x100>
 801c60a:	eba5 0308 	sub.w	r3, r5, r8
 801c60e:	3b01      	subs	r3, #1
 801c610:	4621      	mov	r1, r4
 801c612:	2b07      	cmp	r3, #7
 801c614:	dc0a      	bgt.n	801c62c <__gethex+0x160>
 801c616:	4648      	mov	r0, r9
 801c618:	f7fd fbf8 	bl	8019e0c <_Balloc>
 801c61c:	4604      	mov	r4, r0
 801c61e:	b940      	cbnz	r0, 801c632 <__gethex+0x166>
 801c620:	4b61      	ldr	r3, [pc, #388]	; (801c7a8 <__gethex+0x2dc>)
 801c622:	4602      	mov	r2, r0
 801c624:	21e4      	movs	r1, #228	; 0xe4
 801c626:	4861      	ldr	r0, [pc, #388]	; (801c7ac <__gethex+0x2e0>)
 801c628:	f7ff feca 	bl	801c3c0 <__assert_func>
 801c62c:	3101      	adds	r1, #1
 801c62e:	105b      	asrs	r3, r3, #1
 801c630:	e7ef      	b.n	801c612 <__gethex+0x146>
 801c632:	f100 0a14 	add.w	sl, r0, #20
 801c636:	2300      	movs	r3, #0
 801c638:	495a      	ldr	r1, [pc, #360]	; (801c7a4 <__gethex+0x2d8>)
 801c63a:	f8cd a004 	str.w	sl, [sp, #4]
 801c63e:	469b      	mov	fp, r3
 801c640:	45a8      	cmp	r8, r5
 801c642:	d342      	bcc.n	801c6ca <__gethex+0x1fe>
 801c644:	9801      	ldr	r0, [sp, #4]
 801c646:	f840 bb04 	str.w	fp, [r0], #4
 801c64a:	eba0 000a 	sub.w	r0, r0, sl
 801c64e:	1080      	asrs	r0, r0, #2
 801c650:	6120      	str	r0, [r4, #16]
 801c652:	ea4f 1840 	mov.w	r8, r0, lsl #5
 801c656:	4658      	mov	r0, fp
 801c658:	f7fd fcca 	bl	8019ff0 <__hi0bits>
 801c65c:	683d      	ldr	r5, [r7, #0]
 801c65e:	eba8 0000 	sub.w	r0, r8, r0
 801c662:	42a8      	cmp	r0, r5
 801c664:	dd59      	ble.n	801c71a <__gethex+0x24e>
 801c666:	eba0 0805 	sub.w	r8, r0, r5
 801c66a:	4641      	mov	r1, r8
 801c66c:	4620      	mov	r0, r4
 801c66e:	f7fe f859 	bl	801a724 <__any_on>
 801c672:	4683      	mov	fp, r0
 801c674:	b1b8      	cbz	r0, 801c6a6 <__gethex+0x1da>
 801c676:	f108 33ff 	add.w	r3, r8, #4294967295
 801c67a:	1159      	asrs	r1, r3, #5
 801c67c:	f003 021f 	and.w	r2, r3, #31
 801c680:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 801c684:	f04f 0b01 	mov.w	fp, #1
 801c688:	fa0b f202 	lsl.w	r2, fp, r2
 801c68c:	420a      	tst	r2, r1
 801c68e:	d00a      	beq.n	801c6a6 <__gethex+0x1da>
 801c690:	455b      	cmp	r3, fp
 801c692:	dd06      	ble.n	801c6a2 <__gethex+0x1d6>
 801c694:	f1a8 0102 	sub.w	r1, r8, #2
 801c698:	4620      	mov	r0, r4
 801c69a:	f7fe f843 	bl	801a724 <__any_on>
 801c69e:	2800      	cmp	r0, #0
 801c6a0:	d138      	bne.n	801c714 <__gethex+0x248>
 801c6a2:	f04f 0b02 	mov.w	fp, #2
 801c6a6:	4641      	mov	r1, r8
 801c6a8:	4620      	mov	r0, r4
 801c6aa:	f7ff fea7 	bl	801c3fc <rshift>
 801c6ae:	4446      	add	r6, r8
 801c6b0:	68bb      	ldr	r3, [r7, #8]
 801c6b2:	42b3      	cmp	r3, r6
 801c6b4:	da41      	bge.n	801c73a <__gethex+0x26e>
 801c6b6:	4621      	mov	r1, r4
 801c6b8:	4648      	mov	r0, r9
 801c6ba:	f7fd fbe7 	bl	8019e8c <_Bfree>
 801c6be:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801c6c0:	2300      	movs	r3, #0
 801c6c2:	6013      	str	r3, [r2, #0]
 801c6c4:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 801c6c8:	e78a      	b.n	801c5e0 <__gethex+0x114>
 801c6ca:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 801c6ce:	2a2e      	cmp	r2, #46	; 0x2e
 801c6d0:	d014      	beq.n	801c6fc <__gethex+0x230>
 801c6d2:	2b20      	cmp	r3, #32
 801c6d4:	d106      	bne.n	801c6e4 <__gethex+0x218>
 801c6d6:	9b01      	ldr	r3, [sp, #4]
 801c6d8:	f843 bb04 	str.w	fp, [r3], #4
 801c6dc:	f04f 0b00 	mov.w	fp, #0
 801c6e0:	9301      	str	r3, [sp, #4]
 801c6e2:	465b      	mov	r3, fp
 801c6e4:	7828      	ldrb	r0, [r5, #0]
 801c6e6:	9303      	str	r3, [sp, #12]
 801c6e8:	f7ff feda 	bl	801c4a0 <__hexdig_fun>
 801c6ec:	9b03      	ldr	r3, [sp, #12]
 801c6ee:	f000 000f 	and.w	r0, r0, #15
 801c6f2:	4098      	lsls	r0, r3
 801c6f4:	ea4b 0b00 	orr.w	fp, fp, r0
 801c6f8:	3304      	adds	r3, #4
 801c6fa:	e7a1      	b.n	801c640 <__gethex+0x174>
 801c6fc:	45a8      	cmp	r8, r5
 801c6fe:	d8e8      	bhi.n	801c6d2 <__gethex+0x206>
 801c700:	2201      	movs	r2, #1
 801c702:	4628      	mov	r0, r5
 801c704:	9303      	str	r3, [sp, #12]
 801c706:	f7ff fe1e 	bl	801c346 <strncmp>
 801c70a:	4926      	ldr	r1, [pc, #152]	; (801c7a4 <__gethex+0x2d8>)
 801c70c:	9b03      	ldr	r3, [sp, #12]
 801c70e:	2800      	cmp	r0, #0
 801c710:	d1df      	bne.n	801c6d2 <__gethex+0x206>
 801c712:	e795      	b.n	801c640 <__gethex+0x174>
 801c714:	f04f 0b03 	mov.w	fp, #3
 801c718:	e7c5      	b.n	801c6a6 <__gethex+0x1da>
 801c71a:	da0b      	bge.n	801c734 <__gethex+0x268>
 801c71c:	eba5 0800 	sub.w	r8, r5, r0
 801c720:	4621      	mov	r1, r4
 801c722:	4642      	mov	r2, r8
 801c724:	4648      	mov	r0, r9
 801c726:	f7fd fdcb 	bl	801a2c0 <__lshift>
 801c72a:	eba6 0608 	sub.w	r6, r6, r8
 801c72e:	4604      	mov	r4, r0
 801c730:	f100 0a14 	add.w	sl, r0, #20
 801c734:	f04f 0b00 	mov.w	fp, #0
 801c738:	e7ba      	b.n	801c6b0 <__gethex+0x1e4>
 801c73a:	687b      	ldr	r3, [r7, #4]
 801c73c:	42b3      	cmp	r3, r6
 801c73e:	dd73      	ble.n	801c828 <__gethex+0x35c>
 801c740:	1b9e      	subs	r6, r3, r6
 801c742:	42b5      	cmp	r5, r6
 801c744:	dc34      	bgt.n	801c7b0 <__gethex+0x2e4>
 801c746:	68fb      	ldr	r3, [r7, #12]
 801c748:	2b02      	cmp	r3, #2
 801c74a:	d023      	beq.n	801c794 <__gethex+0x2c8>
 801c74c:	2b03      	cmp	r3, #3
 801c74e:	d025      	beq.n	801c79c <__gethex+0x2d0>
 801c750:	2b01      	cmp	r3, #1
 801c752:	d115      	bne.n	801c780 <__gethex+0x2b4>
 801c754:	42b5      	cmp	r5, r6
 801c756:	d113      	bne.n	801c780 <__gethex+0x2b4>
 801c758:	2d01      	cmp	r5, #1
 801c75a:	d10b      	bne.n	801c774 <__gethex+0x2a8>
 801c75c:	9a02      	ldr	r2, [sp, #8]
 801c75e:	687b      	ldr	r3, [r7, #4]
 801c760:	6013      	str	r3, [r2, #0]
 801c762:	2301      	movs	r3, #1
 801c764:	6123      	str	r3, [r4, #16]
 801c766:	f8ca 3000 	str.w	r3, [sl]
 801c76a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801c76c:	f04f 0862 	mov.w	r8, #98	; 0x62
 801c770:	601c      	str	r4, [r3, #0]
 801c772:	e735      	b.n	801c5e0 <__gethex+0x114>
 801c774:	1e69      	subs	r1, r5, #1
 801c776:	4620      	mov	r0, r4
 801c778:	f7fd ffd4 	bl	801a724 <__any_on>
 801c77c:	2800      	cmp	r0, #0
 801c77e:	d1ed      	bne.n	801c75c <__gethex+0x290>
 801c780:	4621      	mov	r1, r4
 801c782:	4648      	mov	r0, r9
 801c784:	f7fd fb82 	bl	8019e8c <_Bfree>
 801c788:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801c78a:	2300      	movs	r3, #0
 801c78c:	6013      	str	r3, [r2, #0]
 801c78e:	f04f 0850 	mov.w	r8, #80	; 0x50
 801c792:	e725      	b.n	801c5e0 <__gethex+0x114>
 801c794:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801c796:	2b00      	cmp	r3, #0
 801c798:	d1f2      	bne.n	801c780 <__gethex+0x2b4>
 801c79a:	e7df      	b.n	801c75c <__gethex+0x290>
 801c79c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801c79e:	2b00      	cmp	r3, #0
 801c7a0:	d1dc      	bne.n	801c75c <__gethex+0x290>
 801c7a2:	e7ed      	b.n	801c780 <__gethex+0x2b4>
 801c7a4:	0801dd1c 	.word	0x0801dd1c
 801c7a8:	0801dbb3 	.word	0x0801dbb3
 801c7ac:	0801dee1 	.word	0x0801dee1
 801c7b0:	f106 38ff 	add.w	r8, r6, #4294967295
 801c7b4:	f1bb 0f00 	cmp.w	fp, #0
 801c7b8:	d133      	bne.n	801c822 <__gethex+0x356>
 801c7ba:	f1b8 0f00 	cmp.w	r8, #0
 801c7be:	d004      	beq.n	801c7ca <__gethex+0x2fe>
 801c7c0:	4641      	mov	r1, r8
 801c7c2:	4620      	mov	r0, r4
 801c7c4:	f7fd ffae 	bl	801a724 <__any_on>
 801c7c8:	4683      	mov	fp, r0
 801c7ca:	ea4f 1268 	mov.w	r2, r8, asr #5
 801c7ce:	2301      	movs	r3, #1
 801c7d0:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 801c7d4:	f008 081f 	and.w	r8, r8, #31
 801c7d8:	fa03 f308 	lsl.w	r3, r3, r8
 801c7dc:	4213      	tst	r3, r2
 801c7de:	4631      	mov	r1, r6
 801c7e0:	4620      	mov	r0, r4
 801c7e2:	bf18      	it	ne
 801c7e4:	f04b 0b02 	orrne.w	fp, fp, #2
 801c7e8:	1bad      	subs	r5, r5, r6
 801c7ea:	f7ff fe07 	bl	801c3fc <rshift>
 801c7ee:	687e      	ldr	r6, [r7, #4]
 801c7f0:	f04f 0802 	mov.w	r8, #2
 801c7f4:	f1bb 0f00 	cmp.w	fp, #0
 801c7f8:	d04a      	beq.n	801c890 <__gethex+0x3c4>
 801c7fa:	68fb      	ldr	r3, [r7, #12]
 801c7fc:	2b02      	cmp	r3, #2
 801c7fe:	d016      	beq.n	801c82e <__gethex+0x362>
 801c800:	2b03      	cmp	r3, #3
 801c802:	d018      	beq.n	801c836 <__gethex+0x36a>
 801c804:	2b01      	cmp	r3, #1
 801c806:	d109      	bne.n	801c81c <__gethex+0x350>
 801c808:	f01b 0f02 	tst.w	fp, #2
 801c80c:	d006      	beq.n	801c81c <__gethex+0x350>
 801c80e:	f8da 3000 	ldr.w	r3, [sl]
 801c812:	ea4b 0b03 	orr.w	fp, fp, r3
 801c816:	f01b 0f01 	tst.w	fp, #1
 801c81a:	d10f      	bne.n	801c83c <__gethex+0x370>
 801c81c:	f048 0810 	orr.w	r8, r8, #16
 801c820:	e036      	b.n	801c890 <__gethex+0x3c4>
 801c822:	f04f 0b01 	mov.w	fp, #1
 801c826:	e7d0      	b.n	801c7ca <__gethex+0x2fe>
 801c828:	f04f 0801 	mov.w	r8, #1
 801c82c:	e7e2      	b.n	801c7f4 <__gethex+0x328>
 801c82e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801c830:	f1c3 0301 	rsb	r3, r3, #1
 801c834:	930f      	str	r3, [sp, #60]	; 0x3c
 801c836:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801c838:	2b00      	cmp	r3, #0
 801c83a:	d0ef      	beq.n	801c81c <__gethex+0x350>
 801c83c:	f8d4 b010 	ldr.w	fp, [r4, #16]
 801c840:	f104 0214 	add.w	r2, r4, #20
 801c844:	ea4f 038b 	mov.w	r3, fp, lsl #2
 801c848:	9301      	str	r3, [sp, #4]
 801c84a:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 801c84e:	2300      	movs	r3, #0
 801c850:	4694      	mov	ip, r2
 801c852:	f852 1b04 	ldr.w	r1, [r2], #4
 801c856:	f1b1 3fff 	cmp.w	r1, #4294967295
 801c85a:	d01e      	beq.n	801c89a <__gethex+0x3ce>
 801c85c:	3101      	adds	r1, #1
 801c85e:	f8cc 1000 	str.w	r1, [ip]
 801c862:	f1b8 0f02 	cmp.w	r8, #2
 801c866:	f104 0214 	add.w	r2, r4, #20
 801c86a:	d13d      	bne.n	801c8e8 <__gethex+0x41c>
 801c86c:	683b      	ldr	r3, [r7, #0]
 801c86e:	3b01      	subs	r3, #1
 801c870:	42ab      	cmp	r3, r5
 801c872:	d10b      	bne.n	801c88c <__gethex+0x3c0>
 801c874:	1169      	asrs	r1, r5, #5
 801c876:	2301      	movs	r3, #1
 801c878:	f005 051f 	and.w	r5, r5, #31
 801c87c:	fa03 f505 	lsl.w	r5, r3, r5
 801c880:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801c884:	421d      	tst	r5, r3
 801c886:	bf18      	it	ne
 801c888:	f04f 0801 	movne.w	r8, #1
 801c88c:	f048 0820 	orr.w	r8, r8, #32
 801c890:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801c892:	601c      	str	r4, [r3, #0]
 801c894:	9b02      	ldr	r3, [sp, #8]
 801c896:	601e      	str	r6, [r3, #0]
 801c898:	e6a2      	b.n	801c5e0 <__gethex+0x114>
 801c89a:	4290      	cmp	r0, r2
 801c89c:	f842 3c04 	str.w	r3, [r2, #-4]
 801c8a0:	d8d6      	bhi.n	801c850 <__gethex+0x384>
 801c8a2:	68a2      	ldr	r2, [r4, #8]
 801c8a4:	4593      	cmp	fp, r2
 801c8a6:	db17      	blt.n	801c8d8 <__gethex+0x40c>
 801c8a8:	6861      	ldr	r1, [r4, #4]
 801c8aa:	4648      	mov	r0, r9
 801c8ac:	3101      	adds	r1, #1
 801c8ae:	f7fd faad 	bl	8019e0c <_Balloc>
 801c8b2:	4682      	mov	sl, r0
 801c8b4:	b918      	cbnz	r0, 801c8be <__gethex+0x3f2>
 801c8b6:	4b1b      	ldr	r3, [pc, #108]	; (801c924 <__gethex+0x458>)
 801c8b8:	4602      	mov	r2, r0
 801c8ba:	2184      	movs	r1, #132	; 0x84
 801c8bc:	e6b3      	b.n	801c626 <__gethex+0x15a>
 801c8be:	6922      	ldr	r2, [r4, #16]
 801c8c0:	3202      	adds	r2, #2
 801c8c2:	f104 010c 	add.w	r1, r4, #12
 801c8c6:	0092      	lsls	r2, r2, #2
 801c8c8:	300c      	adds	r0, #12
 801c8ca:	f7fc fbc5 	bl	8019058 <memcpy>
 801c8ce:	4621      	mov	r1, r4
 801c8d0:	4648      	mov	r0, r9
 801c8d2:	f7fd fadb 	bl	8019e8c <_Bfree>
 801c8d6:	4654      	mov	r4, sl
 801c8d8:	6922      	ldr	r2, [r4, #16]
 801c8da:	1c51      	adds	r1, r2, #1
 801c8dc:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 801c8e0:	6121      	str	r1, [r4, #16]
 801c8e2:	2101      	movs	r1, #1
 801c8e4:	6151      	str	r1, [r2, #20]
 801c8e6:	e7bc      	b.n	801c862 <__gethex+0x396>
 801c8e8:	6921      	ldr	r1, [r4, #16]
 801c8ea:	4559      	cmp	r1, fp
 801c8ec:	dd0b      	ble.n	801c906 <__gethex+0x43a>
 801c8ee:	2101      	movs	r1, #1
 801c8f0:	4620      	mov	r0, r4
 801c8f2:	f7ff fd83 	bl	801c3fc <rshift>
 801c8f6:	68bb      	ldr	r3, [r7, #8]
 801c8f8:	3601      	adds	r6, #1
 801c8fa:	42b3      	cmp	r3, r6
 801c8fc:	f6ff aedb 	blt.w	801c6b6 <__gethex+0x1ea>
 801c900:	f04f 0801 	mov.w	r8, #1
 801c904:	e7c2      	b.n	801c88c <__gethex+0x3c0>
 801c906:	f015 051f 	ands.w	r5, r5, #31
 801c90a:	d0f9      	beq.n	801c900 <__gethex+0x434>
 801c90c:	9b01      	ldr	r3, [sp, #4]
 801c90e:	441a      	add	r2, r3
 801c910:	f1c5 0520 	rsb	r5, r5, #32
 801c914:	f852 0c04 	ldr.w	r0, [r2, #-4]
 801c918:	f7fd fb6a 	bl	8019ff0 <__hi0bits>
 801c91c:	42a8      	cmp	r0, r5
 801c91e:	dbe6      	blt.n	801c8ee <__gethex+0x422>
 801c920:	e7ee      	b.n	801c900 <__gethex+0x434>
 801c922:	bf00      	nop
 801c924:	0801dbb3 	.word	0x0801dbb3

0801c928 <L_shift>:
 801c928:	f1c2 0208 	rsb	r2, r2, #8
 801c92c:	0092      	lsls	r2, r2, #2
 801c92e:	b570      	push	{r4, r5, r6, lr}
 801c930:	f1c2 0620 	rsb	r6, r2, #32
 801c934:	6843      	ldr	r3, [r0, #4]
 801c936:	6804      	ldr	r4, [r0, #0]
 801c938:	fa03 f506 	lsl.w	r5, r3, r6
 801c93c:	432c      	orrs	r4, r5
 801c93e:	40d3      	lsrs	r3, r2
 801c940:	6004      	str	r4, [r0, #0]
 801c942:	f840 3f04 	str.w	r3, [r0, #4]!
 801c946:	4288      	cmp	r0, r1
 801c948:	d3f4      	bcc.n	801c934 <L_shift+0xc>
 801c94a:	bd70      	pop	{r4, r5, r6, pc}

0801c94c <__match>:
 801c94c:	b530      	push	{r4, r5, lr}
 801c94e:	6803      	ldr	r3, [r0, #0]
 801c950:	3301      	adds	r3, #1
 801c952:	f811 4b01 	ldrb.w	r4, [r1], #1
 801c956:	b914      	cbnz	r4, 801c95e <__match+0x12>
 801c958:	6003      	str	r3, [r0, #0]
 801c95a:	2001      	movs	r0, #1
 801c95c:	bd30      	pop	{r4, r5, pc}
 801c95e:	f813 2b01 	ldrb.w	r2, [r3], #1
 801c962:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 801c966:	2d19      	cmp	r5, #25
 801c968:	bf98      	it	ls
 801c96a:	3220      	addls	r2, #32
 801c96c:	42a2      	cmp	r2, r4
 801c96e:	d0f0      	beq.n	801c952 <__match+0x6>
 801c970:	2000      	movs	r0, #0
 801c972:	e7f3      	b.n	801c95c <__match+0x10>

0801c974 <__hexnan>:
 801c974:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801c978:	680b      	ldr	r3, [r1, #0]
 801c97a:	6801      	ldr	r1, [r0, #0]
 801c97c:	115e      	asrs	r6, r3, #5
 801c97e:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 801c982:	f013 031f 	ands.w	r3, r3, #31
 801c986:	b087      	sub	sp, #28
 801c988:	bf18      	it	ne
 801c98a:	3604      	addne	r6, #4
 801c98c:	2500      	movs	r5, #0
 801c98e:	1f37      	subs	r7, r6, #4
 801c990:	4682      	mov	sl, r0
 801c992:	4690      	mov	r8, r2
 801c994:	9301      	str	r3, [sp, #4]
 801c996:	f846 5c04 	str.w	r5, [r6, #-4]
 801c99a:	46b9      	mov	r9, r7
 801c99c:	463c      	mov	r4, r7
 801c99e:	9502      	str	r5, [sp, #8]
 801c9a0:	46ab      	mov	fp, r5
 801c9a2:	784a      	ldrb	r2, [r1, #1]
 801c9a4:	1c4b      	adds	r3, r1, #1
 801c9a6:	9303      	str	r3, [sp, #12]
 801c9a8:	b342      	cbz	r2, 801c9fc <__hexnan+0x88>
 801c9aa:	4610      	mov	r0, r2
 801c9ac:	9105      	str	r1, [sp, #20]
 801c9ae:	9204      	str	r2, [sp, #16]
 801c9b0:	f7ff fd76 	bl	801c4a0 <__hexdig_fun>
 801c9b4:	2800      	cmp	r0, #0
 801c9b6:	d14f      	bne.n	801ca58 <__hexnan+0xe4>
 801c9b8:	9a04      	ldr	r2, [sp, #16]
 801c9ba:	9905      	ldr	r1, [sp, #20]
 801c9bc:	2a20      	cmp	r2, #32
 801c9be:	d818      	bhi.n	801c9f2 <__hexnan+0x7e>
 801c9c0:	9b02      	ldr	r3, [sp, #8]
 801c9c2:	459b      	cmp	fp, r3
 801c9c4:	dd13      	ble.n	801c9ee <__hexnan+0x7a>
 801c9c6:	454c      	cmp	r4, r9
 801c9c8:	d206      	bcs.n	801c9d8 <__hexnan+0x64>
 801c9ca:	2d07      	cmp	r5, #7
 801c9cc:	dc04      	bgt.n	801c9d8 <__hexnan+0x64>
 801c9ce:	462a      	mov	r2, r5
 801c9d0:	4649      	mov	r1, r9
 801c9d2:	4620      	mov	r0, r4
 801c9d4:	f7ff ffa8 	bl	801c928 <L_shift>
 801c9d8:	4544      	cmp	r4, r8
 801c9da:	d950      	bls.n	801ca7e <__hexnan+0x10a>
 801c9dc:	2300      	movs	r3, #0
 801c9de:	f1a4 0904 	sub.w	r9, r4, #4
 801c9e2:	f844 3c04 	str.w	r3, [r4, #-4]
 801c9e6:	f8cd b008 	str.w	fp, [sp, #8]
 801c9ea:	464c      	mov	r4, r9
 801c9ec:	461d      	mov	r5, r3
 801c9ee:	9903      	ldr	r1, [sp, #12]
 801c9f0:	e7d7      	b.n	801c9a2 <__hexnan+0x2e>
 801c9f2:	2a29      	cmp	r2, #41	; 0x29
 801c9f4:	d155      	bne.n	801caa2 <__hexnan+0x12e>
 801c9f6:	3102      	adds	r1, #2
 801c9f8:	f8ca 1000 	str.w	r1, [sl]
 801c9fc:	f1bb 0f00 	cmp.w	fp, #0
 801ca00:	d04f      	beq.n	801caa2 <__hexnan+0x12e>
 801ca02:	454c      	cmp	r4, r9
 801ca04:	d206      	bcs.n	801ca14 <__hexnan+0xa0>
 801ca06:	2d07      	cmp	r5, #7
 801ca08:	dc04      	bgt.n	801ca14 <__hexnan+0xa0>
 801ca0a:	462a      	mov	r2, r5
 801ca0c:	4649      	mov	r1, r9
 801ca0e:	4620      	mov	r0, r4
 801ca10:	f7ff ff8a 	bl	801c928 <L_shift>
 801ca14:	4544      	cmp	r4, r8
 801ca16:	d934      	bls.n	801ca82 <__hexnan+0x10e>
 801ca18:	f1a8 0204 	sub.w	r2, r8, #4
 801ca1c:	4623      	mov	r3, r4
 801ca1e:	f853 1b04 	ldr.w	r1, [r3], #4
 801ca22:	f842 1f04 	str.w	r1, [r2, #4]!
 801ca26:	429f      	cmp	r7, r3
 801ca28:	d2f9      	bcs.n	801ca1e <__hexnan+0xaa>
 801ca2a:	1b3b      	subs	r3, r7, r4
 801ca2c:	f023 0303 	bic.w	r3, r3, #3
 801ca30:	3304      	adds	r3, #4
 801ca32:	3e03      	subs	r6, #3
 801ca34:	3401      	adds	r4, #1
 801ca36:	42a6      	cmp	r6, r4
 801ca38:	bf38      	it	cc
 801ca3a:	2304      	movcc	r3, #4
 801ca3c:	4443      	add	r3, r8
 801ca3e:	2200      	movs	r2, #0
 801ca40:	f843 2b04 	str.w	r2, [r3], #4
 801ca44:	429f      	cmp	r7, r3
 801ca46:	d2fb      	bcs.n	801ca40 <__hexnan+0xcc>
 801ca48:	683b      	ldr	r3, [r7, #0]
 801ca4a:	b91b      	cbnz	r3, 801ca54 <__hexnan+0xe0>
 801ca4c:	4547      	cmp	r7, r8
 801ca4e:	d126      	bne.n	801ca9e <__hexnan+0x12a>
 801ca50:	2301      	movs	r3, #1
 801ca52:	603b      	str	r3, [r7, #0]
 801ca54:	2005      	movs	r0, #5
 801ca56:	e025      	b.n	801caa4 <__hexnan+0x130>
 801ca58:	3501      	adds	r5, #1
 801ca5a:	2d08      	cmp	r5, #8
 801ca5c:	f10b 0b01 	add.w	fp, fp, #1
 801ca60:	dd06      	ble.n	801ca70 <__hexnan+0xfc>
 801ca62:	4544      	cmp	r4, r8
 801ca64:	d9c3      	bls.n	801c9ee <__hexnan+0x7a>
 801ca66:	2300      	movs	r3, #0
 801ca68:	f844 3c04 	str.w	r3, [r4, #-4]
 801ca6c:	2501      	movs	r5, #1
 801ca6e:	3c04      	subs	r4, #4
 801ca70:	6822      	ldr	r2, [r4, #0]
 801ca72:	f000 000f 	and.w	r0, r0, #15
 801ca76:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 801ca7a:	6020      	str	r0, [r4, #0]
 801ca7c:	e7b7      	b.n	801c9ee <__hexnan+0x7a>
 801ca7e:	2508      	movs	r5, #8
 801ca80:	e7b5      	b.n	801c9ee <__hexnan+0x7a>
 801ca82:	9b01      	ldr	r3, [sp, #4]
 801ca84:	2b00      	cmp	r3, #0
 801ca86:	d0df      	beq.n	801ca48 <__hexnan+0xd4>
 801ca88:	f1c3 0320 	rsb	r3, r3, #32
 801ca8c:	f04f 32ff 	mov.w	r2, #4294967295
 801ca90:	40da      	lsrs	r2, r3
 801ca92:	f856 3c04 	ldr.w	r3, [r6, #-4]
 801ca96:	4013      	ands	r3, r2
 801ca98:	f846 3c04 	str.w	r3, [r6, #-4]
 801ca9c:	e7d4      	b.n	801ca48 <__hexnan+0xd4>
 801ca9e:	3f04      	subs	r7, #4
 801caa0:	e7d2      	b.n	801ca48 <__hexnan+0xd4>
 801caa2:	2004      	movs	r0, #4
 801caa4:	b007      	add	sp, #28
 801caa6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801caaa <__ascii_mbtowc>:
 801caaa:	b082      	sub	sp, #8
 801caac:	b901      	cbnz	r1, 801cab0 <__ascii_mbtowc+0x6>
 801caae:	a901      	add	r1, sp, #4
 801cab0:	b142      	cbz	r2, 801cac4 <__ascii_mbtowc+0x1a>
 801cab2:	b14b      	cbz	r3, 801cac8 <__ascii_mbtowc+0x1e>
 801cab4:	7813      	ldrb	r3, [r2, #0]
 801cab6:	600b      	str	r3, [r1, #0]
 801cab8:	7812      	ldrb	r2, [r2, #0]
 801caba:	1e10      	subs	r0, r2, #0
 801cabc:	bf18      	it	ne
 801cabe:	2001      	movne	r0, #1
 801cac0:	b002      	add	sp, #8
 801cac2:	4770      	bx	lr
 801cac4:	4610      	mov	r0, r2
 801cac6:	e7fb      	b.n	801cac0 <__ascii_mbtowc+0x16>
 801cac8:	f06f 0001 	mvn.w	r0, #1
 801cacc:	e7f8      	b.n	801cac0 <__ascii_mbtowc+0x16>

0801cace <_realloc_r>:
 801cace:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801cad2:	4680      	mov	r8, r0
 801cad4:	4614      	mov	r4, r2
 801cad6:	460e      	mov	r6, r1
 801cad8:	b921      	cbnz	r1, 801cae4 <_realloc_r+0x16>
 801cada:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801cade:	4611      	mov	r1, r2
 801cae0:	f7fb b880 	b.w	8017be4 <_malloc_r>
 801cae4:	b92a      	cbnz	r2, 801caf2 <_realloc_r+0x24>
 801cae6:	f7fd f945 	bl	8019d74 <_free_r>
 801caea:	4625      	mov	r5, r4
 801caec:	4628      	mov	r0, r5
 801caee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801caf2:	f000 f8b6 	bl	801cc62 <_malloc_usable_size_r>
 801caf6:	4284      	cmp	r4, r0
 801caf8:	4607      	mov	r7, r0
 801cafa:	d802      	bhi.n	801cb02 <_realloc_r+0x34>
 801cafc:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801cb00:	d812      	bhi.n	801cb28 <_realloc_r+0x5a>
 801cb02:	4621      	mov	r1, r4
 801cb04:	4640      	mov	r0, r8
 801cb06:	f7fb f86d 	bl	8017be4 <_malloc_r>
 801cb0a:	4605      	mov	r5, r0
 801cb0c:	2800      	cmp	r0, #0
 801cb0e:	d0ed      	beq.n	801caec <_realloc_r+0x1e>
 801cb10:	42bc      	cmp	r4, r7
 801cb12:	4622      	mov	r2, r4
 801cb14:	4631      	mov	r1, r6
 801cb16:	bf28      	it	cs
 801cb18:	463a      	movcs	r2, r7
 801cb1a:	f7fc fa9d 	bl	8019058 <memcpy>
 801cb1e:	4631      	mov	r1, r6
 801cb20:	4640      	mov	r0, r8
 801cb22:	f7fd f927 	bl	8019d74 <_free_r>
 801cb26:	e7e1      	b.n	801caec <_realloc_r+0x1e>
 801cb28:	4635      	mov	r5, r6
 801cb2a:	e7df      	b.n	801caec <_realloc_r+0x1e>

0801cb2c <_strtoul_l.constprop.0>:
 801cb2c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801cb30:	4f36      	ldr	r7, [pc, #216]	; (801cc0c <_strtoul_l.constprop.0+0xe0>)
 801cb32:	4686      	mov	lr, r0
 801cb34:	460d      	mov	r5, r1
 801cb36:	4628      	mov	r0, r5
 801cb38:	f815 4b01 	ldrb.w	r4, [r5], #1
 801cb3c:	5d3e      	ldrb	r6, [r7, r4]
 801cb3e:	f016 0608 	ands.w	r6, r6, #8
 801cb42:	d1f8      	bne.n	801cb36 <_strtoul_l.constprop.0+0xa>
 801cb44:	2c2d      	cmp	r4, #45	; 0x2d
 801cb46:	d130      	bne.n	801cbaa <_strtoul_l.constprop.0+0x7e>
 801cb48:	782c      	ldrb	r4, [r5, #0]
 801cb4a:	2601      	movs	r6, #1
 801cb4c:	1c85      	adds	r5, r0, #2
 801cb4e:	2b00      	cmp	r3, #0
 801cb50:	d057      	beq.n	801cc02 <_strtoul_l.constprop.0+0xd6>
 801cb52:	2b10      	cmp	r3, #16
 801cb54:	d109      	bne.n	801cb6a <_strtoul_l.constprop.0+0x3e>
 801cb56:	2c30      	cmp	r4, #48	; 0x30
 801cb58:	d107      	bne.n	801cb6a <_strtoul_l.constprop.0+0x3e>
 801cb5a:	7828      	ldrb	r0, [r5, #0]
 801cb5c:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 801cb60:	2858      	cmp	r0, #88	; 0x58
 801cb62:	d149      	bne.n	801cbf8 <_strtoul_l.constprop.0+0xcc>
 801cb64:	786c      	ldrb	r4, [r5, #1]
 801cb66:	2310      	movs	r3, #16
 801cb68:	3502      	adds	r5, #2
 801cb6a:	f04f 38ff 	mov.w	r8, #4294967295
 801cb6e:	2700      	movs	r7, #0
 801cb70:	fbb8 f8f3 	udiv	r8, r8, r3
 801cb74:	fb03 f908 	mul.w	r9, r3, r8
 801cb78:	ea6f 0909 	mvn.w	r9, r9
 801cb7c:	4638      	mov	r0, r7
 801cb7e:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 801cb82:	f1bc 0f09 	cmp.w	ip, #9
 801cb86:	d815      	bhi.n	801cbb4 <_strtoul_l.constprop.0+0x88>
 801cb88:	4664      	mov	r4, ip
 801cb8a:	42a3      	cmp	r3, r4
 801cb8c:	dd23      	ble.n	801cbd6 <_strtoul_l.constprop.0+0xaa>
 801cb8e:	f1b7 3fff 	cmp.w	r7, #4294967295
 801cb92:	d007      	beq.n	801cba4 <_strtoul_l.constprop.0+0x78>
 801cb94:	4580      	cmp	r8, r0
 801cb96:	d31b      	bcc.n	801cbd0 <_strtoul_l.constprop.0+0xa4>
 801cb98:	d101      	bne.n	801cb9e <_strtoul_l.constprop.0+0x72>
 801cb9a:	45a1      	cmp	r9, r4
 801cb9c:	db18      	blt.n	801cbd0 <_strtoul_l.constprop.0+0xa4>
 801cb9e:	fb00 4003 	mla	r0, r0, r3, r4
 801cba2:	2701      	movs	r7, #1
 801cba4:	f815 4b01 	ldrb.w	r4, [r5], #1
 801cba8:	e7e9      	b.n	801cb7e <_strtoul_l.constprop.0+0x52>
 801cbaa:	2c2b      	cmp	r4, #43	; 0x2b
 801cbac:	bf04      	itt	eq
 801cbae:	782c      	ldrbeq	r4, [r5, #0]
 801cbb0:	1c85      	addeq	r5, r0, #2
 801cbb2:	e7cc      	b.n	801cb4e <_strtoul_l.constprop.0+0x22>
 801cbb4:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 801cbb8:	f1bc 0f19 	cmp.w	ip, #25
 801cbbc:	d801      	bhi.n	801cbc2 <_strtoul_l.constprop.0+0x96>
 801cbbe:	3c37      	subs	r4, #55	; 0x37
 801cbc0:	e7e3      	b.n	801cb8a <_strtoul_l.constprop.0+0x5e>
 801cbc2:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 801cbc6:	f1bc 0f19 	cmp.w	ip, #25
 801cbca:	d804      	bhi.n	801cbd6 <_strtoul_l.constprop.0+0xaa>
 801cbcc:	3c57      	subs	r4, #87	; 0x57
 801cbce:	e7dc      	b.n	801cb8a <_strtoul_l.constprop.0+0x5e>
 801cbd0:	f04f 37ff 	mov.w	r7, #4294967295
 801cbd4:	e7e6      	b.n	801cba4 <_strtoul_l.constprop.0+0x78>
 801cbd6:	1c7b      	adds	r3, r7, #1
 801cbd8:	d106      	bne.n	801cbe8 <_strtoul_l.constprop.0+0xbc>
 801cbda:	2322      	movs	r3, #34	; 0x22
 801cbdc:	f8ce 3000 	str.w	r3, [lr]
 801cbe0:	4638      	mov	r0, r7
 801cbe2:	b932      	cbnz	r2, 801cbf2 <_strtoul_l.constprop.0+0xc6>
 801cbe4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801cbe8:	b106      	cbz	r6, 801cbec <_strtoul_l.constprop.0+0xc0>
 801cbea:	4240      	negs	r0, r0
 801cbec:	2a00      	cmp	r2, #0
 801cbee:	d0f9      	beq.n	801cbe4 <_strtoul_l.constprop.0+0xb8>
 801cbf0:	b107      	cbz	r7, 801cbf4 <_strtoul_l.constprop.0+0xc8>
 801cbf2:	1e69      	subs	r1, r5, #1
 801cbf4:	6011      	str	r1, [r2, #0]
 801cbf6:	e7f5      	b.n	801cbe4 <_strtoul_l.constprop.0+0xb8>
 801cbf8:	2430      	movs	r4, #48	; 0x30
 801cbfa:	2b00      	cmp	r3, #0
 801cbfc:	d1b5      	bne.n	801cb6a <_strtoul_l.constprop.0+0x3e>
 801cbfe:	2308      	movs	r3, #8
 801cc00:	e7b3      	b.n	801cb6a <_strtoul_l.constprop.0+0x3e>
 801cc02:	2c30      	cmp	r4, #48	; 0x30
 801cc04:	d0a9      	beq.n	801cb5a <_strtoul_l.constprop.0+0x2e>
 801cc06:	230a      	movs	r3, #10
 801cc08:	e7af      	b.n	801cb6a <_strtoul_l.constprop.0+0x3e>
 801cc0a:	bf00      	nop
 801cc0c:	0801dd71 	.word	0x0801dd71

0801cc10 <_strtoul_r>:
 801cc10:	f7ff bf8c 	b.w	801cb2c <_strtoul_l.constprop.0>

0801cc14 <__ascii_wctomb>:
 801cc14:	b149      	cbz	r1, 801cc2a <__ascii_wctomb+0x16>
 801cc16:	2aff      	cmp	r2, #255	; 0xff
 801cc18:	bf85      	ittet	hi
 801cc1a:	238a      	movhi	r3, #138	; 0x8a
 801cc1c:	6003      	strhi	r3, [r0, #0]
 801cc1e:	700a      	strbls	r2, [r1, #0]
 801cc20:	f04f 30ff 	movhi.w	r0, #4294967295
 801cc24:	bf98      	it	ls
 801cc26:	2001      	movls	r0, #1
 801cc28:	4770      	bx	lr
 801cc2a:	4608      	mov	r0, r1
 801cc2c:	4770      	bx	lr
	...

0801cc30 <fiprintf>:
 801cc30:	b40e      	push	{r1, r2, r3}
 801cc32:	b503      	push	{r0, r1, lr}
 801cc34:	4601      	mov	r1, r0
 801cc36:	ab03      	add	r3, sp, #12
 801cc38:	4805      	ldr	r0, [pc, #20]	; (801cc50 <fiprintf+0x20>)
 801cc3a:	f853 2b04 	ldr.w	r2, [r3], #4
 801cc3e:	6800      	ldr	r0, [r0, #0]
 801cc40:	9301      	str	r3, [sp, #4]
 801cc42:	f7fe ff7b 	bl	801bb3c <_vfiprintf_r>
 801cc46:	b002      	add	sp, #8
 801cc48:	f85d eb04 	ldr.w	lr, [sp], #4
 801cc4c:	b003      	add	sp, #12
 801cc4e:	4770      	bx	lr
 801cc50:	20000198 	.word	0x20000198

0801cc54 <abort>:
 801cc54:	b508      	push	{r3, lr}
 801cc56:	2006      	movs	r0, #6
 801cc58:	f000 f834 	bl	801ccc4 <raise>
 801cc5c:	2001      	movs	r0, #1
 801cc5e:	f7e6 fa37 	bl	80030d0 <_exit>

0801cc62 <_malloc_usable_size_r>:
 801cc62:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801cc66:	1f18      	subs	r0, r3, #4
 801cc68:	2b00      	cmp	r3, #0
 801cc6a:	bfbc      	itt	lt
 801cc6c:	580b      	ldrlt	r3, [r1, r0]
 801cc6e:	18c0      	addlt	r0, r0, r3
 801cc70:	4770      	bx	lr

0801cc72 <_raise_r>:
 801cc72:	291f      	cmp	r1, #31
 801cc74:	b538      	push	{r3, r4, r5, lr}
 801cc76:	4604      	mov	r4, r0
 801cc78:	460d      	mov	r5, r1
 801cc7a:	d904      	bls.n	801cc86 <_raise_r+0x14>
 801cc7c:	2316      	movs	r3, #22
 801cc7e:	6003      	str	r3, [r0, #0]
 801cc80:	f04f 30ff 	mov.w	r0, #4294967295
 801cc84:	bd38      	pop	{r3, r4, r5, pc}
 801cc86:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 801cc88:	b112      	cbz	r2, 801cc90 <_raise_r+0x1e>
 801cc8a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801cc8e:	b94b      	cbnz	r3, 801cca4 <_raise_r+0x32>
 801cc90:	4620      	mov	r0, r4
 801cc92:	f000 f831 	bl	801ccf8 <_getpid_r>
 801cc96:	462a      	mov	r2, r5
 801cc98:	4601      	mov	r1, r0
 801cc9a:	4620      	mov	r0, r4
 801cc9c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801cca0:	f000 b818 	b.w	801ccd4 <_kill_r>
 801cca4:	2b01      	cmp	r3, #1
 801cca6:	d00a      	beq.n	801ccbe <_raise_r+0x4c>
 801cca8:	1c59      	adds	r1, r3, #1
 801ccaa:	d103      	bne.n	801ccb4 <_raise_r+0x42>
 801ccac:	2316      	movs	r3, #22
 801ccae:	6003      	str	r3, [r0, #0]
 801ccb0:	2001      	movs	r0, #1
 801ccb2:	e7e7      	b.n	801cc84 <_raise_r+0x12>
 801ccb4:	2400      	movs	r4, #0
 801ccb6:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 801ccba:	4628      	mov	r0, r5
 801ccbc:	4798      	blx	r3
 801ccbe:	2000      	movs	r0, #0
 801ccc0:	e7e0      	b.n	801cc84 <_raise_r+0x12>
	...

0801ccc4 <raise>:
 801ccc4:	4b02      	ldr	r3, [pc, #8]	; (801ccd0 <raise+0xc>)
 801ccc6:	4601      	mov	r1, r0
 801ccc8:	6818      	ldr	r0, [r3, #0]
 801ccca:	f7ff bfd2 	b.w	801cc72 <_raise_r>
 801ccce:	bf00      	nop
 801ccd0:	20000198 	.word	0x20000198

0801ccd4 <_kill_r>:
 801ccd4:	b538      	push	{r3, r4, r5, lr}
 801ccd6:	4d07      	ldr	r5, [pc, #28]	; (801ccf4 <_kill_r+0x20>)
 801ccd8:	2300      	movs	r3, #0
 801ccda:	4604      	mov	r4, r0
 801ccdc:	4608      	mov	r0, r1
 801ccde:	4611      	mov	r1, r2
 801cce0:	602b      	str	r3, [r5, #0]
 801cce2:	f7e6 f9e5 	bl	80030b0 <_kill>
 801cce6:	1c43      	adds	r3, r0, #1
 801cce8:	d102      	bne.n	801ccf0 <_kill_r+0x1c>
 801ccea:	682b      	ldr	r3, [r5, #0]
 801ccec:	b103      	cbz	r3, 801ccf0 <_kill_r+0x1c>
 801ccee:	6023      	str	r3, [r4, #0]
 801ccf0:	bd38      	pop	{r3, r4, r5, pc}
 801ccf2:	bf00      	nop
 801ccf4:	20008484 	.word	0x20008484

0801ccf8 <_getpid_r>:
 801ccf8:	f7e6 b9d2 	b.w	80030a0 <_getpid>

0801ccfc <_init>:
 801ccfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801ccfe:	bf00      	nop
 801cd00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801cd02:	bc08      	pop	{r3}
 801cd04:	469e      	mov	lr, r3
 801cd06:	4770      	bx	lr

0801cd08 <_fini>:
 801cd08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801cd0a:	bf00      	nop
 801cd0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801cd0e:	bc08      	pop	{r3}
 801cd10:	469e      	mov	lr, r3
 801cd12:	4770      	bx	lr
