/* Generated by Yosys 0.43+3 (git sha1 b08688f71, clang++ 14.0.0-1ubuntu1.1 -fPIC -Os) */
module control_example(a, b, clk, RESET, result);
  wire [7:0] _00_;
  wire [7:0] _01_;
  wire [7:0] _02_;
  wire [7:0] _03_;
  wire [7:0] _04_;
  wire [7:0] _05_;
  wire [7:0] _06_;
  wire [3:0] _07_;
  wire _08_;
  wire _09_;
  wire [7:0] _10_;
  wire [7:0] _11_;
  wire [7:0] _12_;
  wire [7:0] _13_;
  wire [7:0] _14_;
  wire [7:0] _15_;
  wire [7:0] _16_;
  wire [7:0] _17_;
  wire [7:0] _18_;
  wire [7:0] _19_;
  wire [7:0] _20_;
  input RESET;
  wire RESET;
  input [7:0] a;
  wire [7:0] a;
  input [7:0] b;
  wire [7:0] b;
  input clk;
  wire clk;
  reg [7:0] intermediate;
  output [7:0] result;
  reg [7:0] result;
  reg [7:0] temp;
  assign _03_ = _20_ +  8'h10;
  assign _04_ = temp +  a;
  assign _05_ = intermediate +  a;
  assign _06_ = b &  a;
  assign _07_ = ~ { temp[7], temp[5], temp[3], temp[1] };
  assign _08_ = a >  b;
  assign _09_ = a <  b;
  assign _10_ = ~  _11_;
  assign _11_ = a |  b;
  always @(posedge clk)
    result <= _01_;
  always @(posedge clk)
    temp <= _02_;
  always @(posedge clk)
    intermediate <= _00_;
  assign _12_ = _09_ ?  _19_ : { _07_[3], temp[6], _07_[2], temp[4], _07_[1], temp[2], _07_[0], temp[0] };
  assign _13_ = _08_ ?  _04_ : _12_;
  assign _00_ = RESET ?  8'h02 : _13_;
  assign _14_ = _09_ ?  { _06_[7], 1'h1, _06_[5], 1'h1, _06_[3], 1'h1, _06_[1], 1'h1 } : _10_;
  assign _15_ = _08_ ?  _03_ : _14_;
  assign _02_ = RESET ?  8'h01 : _15_;
  assign _16_ = _09_ ?  _05_ : intermediate;
  assign _17_ = _08_ ?  _18_ : _16_;
  assign _01_ = RESET ?  8'h00 : _17_;
  assign _18_ = intermediate -  b;
  assign _19_ = temp -  b;
  assign _20_ = a ^  b;
endmodule
