NDSummary.OnToolTipsLoaded("File:clk_vip_if.sv",{39:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype39\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\">task set_clk_prd(</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">real</span>&nbsp;</td><td class=\"PName\">user_period&nbsp;</td><td class=\"PDefaultValueSeparator\">=&nbsp;</td><td class=\"PDefaultValue last\"><span class=\"SHNumber\">100</span>,</td></tr><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">real</span>&nbsp;</td><td class=\"PName\">user_duty_cycle</td><td class=\"PDefaultValueSeparator\">=&nbsp;</td><td class=\"PDefaultValue last\"><span class=\"SHNumber\">0.5</span>,</td></tr><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\">bit&nbsp;</td><td class=\"PName\">user_jitter_on&nbsp;</td><td class=\"PDefaultValueSeparator\">=&nbsp;</td><td class=\"PDefaultValue last\"><span class=\"SHNumber\">0</span>,</td></tr><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">real</span>&nbsp;</td><td class=\"PName\">user_jitter_min_range&nbsp;</td><td class=\"PDefaultValueSeparator\">=&nbsp;</td><td class=\"PDefaultValue last\"><span class=\"SHNumber\">0.0</span>,</td></tr><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">real</span>&nbsp;</td><td class=\"PName\">user_jitter_max_range&nbsp;</td><td class=\"PDefaultValueSeparator\">=&nbsp;</td><td class=\"PDefaultValue last\"><span class=\"SHNumber\">0.0</span></td></tr></table></td><td class=\"PAfterParameters\">);</td></tr></table></div><div class=\"TTSummary\">set the feature of clock period, duty_cycle, jitter on/off,minmum jitter and maximum jitter</div></div>",40:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype40\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\">task set_clk_frq(</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">int</span>&nbsp;</td><td class=\"PName\">user_frequency&nbsp;</td><td class=\"PDefaultValueSeparator\">=&nbsp;</td><td class=\"PDefaultValue last\"><span class=\"SHNumber\">10000000</span>,</td></tr><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">real</span>&nbsp;</td><td class=\"PName\">user_duty_cycle&nbsp;</td><td class=\"PDefaultValueSeparator\">=&nbsp;</td><td class=\"PDefaultValue last\"><span class=\"SHNumber\">0.5</span>,</td></tr><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\">bit&nbsp;</td><td class=\"PName\">user_jitter_on&nbsp;</td><td class=\"PDefaultValueSeparator\">=&nbsp;</td><td class=\"PDefaultValue last\"><span class=\"SHNumber\">0</span>,</td></tr><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">real</span>&nbsp;</td><td class=\"PName\">user_jitter_min_range&nbsp;</td><td class=\"PDefaultValueSeparator\">=&nbsp;</td><td class=\"PDefaultValue last\"><span class=\"SHNumber\">0.0</span>,</td></tr><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">real</span>&nbsp;</td><td class=\"PName\">user_jitter_max_range&nbsp;</td><td class=\"PDefaultValueSeparator\">=&nbsp;</td><td class=\"PDefaultValue last\"><span class=\"SHNumber\">0.0</span></td></tr></table></td><td class=\"PAfterParameters\">);</td></tr></table></div><div class=\"TTSummary\">set the feature of clock period, duty_cycle, jitter on/off,minmum jitter and maximum jitter</div></div>",41:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype41\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">function real</span> get_min_jitter_range();</div><div class=\"TTSummary\">Returns minimum jitter range</div></div>",42:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype42\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">function real</span> get_max_jitter_range();</div><div class=\"TTSummary\">Returns maximum jitter range</div></div>",43:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype43\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">function void</span> set_initial_value(</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\">bit&nbsp;</td><td class=\"PName last\">value</td></tr></table></td><td class=\"PAfterParameters\">);</td></tr></table></div><div class=\"TTSummary\">Sets the initial value of clk in clk vip</div></div>",44:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype44\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">function</span> bit get_initial_value();</div><div class=\"TTSummary\">Returns the initial value of clk in clk vip</div></div>",45:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype45\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">function int</span> get_jitter_range();</div><div class=\"TTSummary\">Returns the jitter range of the clk</div></div>",46:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype46\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">function int</span> get_clk_freq ();</div><div class=\"TTSummary\">Returns the current clock period of the clock generation</div></div>",47:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype47\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">function int</span> get_clk_period ();</div><div class=\"TTSummary\">Returns the current clock period of the clock generation</div></div>",48:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype48\" class=\"NDPrototype NoParameterForm\">task start_clock();</div><div class=\"TTSummary\">Starts to generate clock. This API has to be called to get clock signal.</div></div>",49:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype49\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">function void</span> set_intf_master();</div><div class=\"TTSummary\">Sets interface to master mode,When user wants to change passthrough VIP as master VIP, what they do is to call &lt;hierarchy_path&gt;.IF.set_intf_master</div></div>",50:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype50\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">function void</span> set_intf_monitor();</div><div class=\"TTSummary\">Sets interface to monitor mode.Set VIP into runtime passthrough mode.&nbsp; what they do is to call &lt;hierarchy_path&gt;.IF.set_intf_monitor</div></div>"});