// Seed: 3754244217
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
  initial id_2 = id_4;
  timeunit 1ps;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_6[1] = 1'b0;
  module_0(
      id_1, id_2, id_7
  );
  tri0 id_8;
  always @(negedge 1) begin
    id_5 = id_4 == id_8;
  end
endmodule
