<module name="PER_CM" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="CM_FCLKEN_PER" acronym="CM_FCLKEN_PER" offset="0x0" width="32" description="Controls the modules functional clock activity.">
    <bitfield id="RESERVED" width="13" begin="31" end="19" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="EN_UART4" width="1" begin="18" end="18" resetval="0x0" description="UART4 functional clock control." range="" rwaccess="RW">
      <bitenum value="0" token="EN_UART4_0" description="UART 4 functional clock is disabled"/>
      <bitenum value="1" token="EN_UART4_1" description="UART 4 functional clock is enabled"/>
    </bitfield>
    <bitfield id="EN_GPIO6" width="1" begin="17" end="17" resetval="0x0" description="GPIO 6 functional clock control" range="" rwaccess="RW">
      <bitenum value="0" token="EN_GPIO6_0" description="GPIO 6 functional clock is disabled"/>
      <bitenum value="1" token="EN_GPIO6_1" description="GPIO 6 functional clock is enabled"/>
    </bitfield>
    <bitfield id="EN_GPIO5" width="1" begin="16" end="16" resetval="0x0" description="GPIO 5 functional clock control" range="" rwaccess="RW">
      <bitenum value="0" token="EN_GPIO5_0" description="GPIO 5 functional clock is disabled"/>
      <bitenum value="1" token="EN_GPIO5_1" description="GPIO 5 functional clock is enabled"/>
    </bitfield>
    <bitfield id="EN_GPIO4" width="1" begin="15" end="15" resetval="0x0" description="GPIO 4 functional clock control" range="" rwaccess="RW">
      <bitenum value="0" token="EN_GPIO4_0" description="GPIO 4 functional clock is disabled"/>
      <bitenum value="1" token="EN_GPIO4_1" description="GPIO 4 functional clock is enabled"/>
    </bitfield>
    <bitfield id="EN_GPIO3" width="1" begin="14" end="14" resetval="0x0" description="GPIO 3 functional clock control" range="" rwaccess="RW">
      <bitenum value="0" token="EN_GPIO3_0" description="GPIO 3 functional clock is disabled"/>
      <bitenum value="1" token="EN_GPIO3_1" description="GPIO 3 functional clock is enabled"/>
    </bitfield>
    <bitfield id="EN_GPIO2" width="1" begin="13" end="13" resetval="0x0" description="GPIO 2 functional clock control" range="" rwaccess="RW">
      <bitenum value="0" token="EN_GPIO2_0" description="GPIO 2 functional clock is disabled"/>
      <bitenum value="1" token="EN_GPIO2_1" description="GPIO 2 functional clock is enabled"/>
    </bitfield>
    <bitfield id="EN_WDT3" width="1" begin="12" end="12" resetval="0x0" description="WDTIMER 3 functional clock control." range="" rwaccess="RW">
      <bitenum value="0" token="EN_WDT3_0" description="WDTIMER 3 functional clock is disabled"/>
      <bitenum value="1" token="EN_WDT3_1" description="WDTIMER 3 functional clock is enabled"/>
    </bitfield>
    <bitfield id="EN_UART3" width="1" begin="11" end="11" resetval="0x0" description="UART3 functional clock control." range="" rwaccess="RW">
      <bitenum value="0" token="EN_UART3_0" description="UART 3 functional clock is disabled"/>
      <bitenum value="1" token="EN_UART3_1" description="UART 3 functional clock is enabled"/>
    </bitfield>
    <bitfield id="EN_GPT9" width="1" begin="10" end="10" resetval="0x0" description="GPTIMER 9 functional clock control." range="" rwaccess="RW">
      <bitenum value="0" token="EN_GPT9_0" description="GPTIMER 9 functional clock is disabled"/>
      <bitenum value="1" token="EN_GPT9_1" description="GPTIMER 9 functional clock is enabled"/>
    </bitfield>
    <bitfield id="EN_GPT8" width="1" begin="9" end="9" resetval="0x0" description="GPTIMER 8 functional clock control." range="" rwaccess="RW">
      <bitenum value="0" token="EN_GPT8_0" description="GPTIMER 8 functional clock is disabled"/>
      <bitenum value="1" token="EN_GPT8_1" description="GPTIMER 8 functional clock is enabled"/>
    </bitfield>
    <bitfield id="EN_GPT7" width="1" begin="8" end="8" resetval="0x0" description="GPTIMER 7 functional clock control." range="" rwaccess="RW">
      <bitenum value="0" token="EN_GPT7_0" description="GPTIMER 7 functional clock is disabled"/>
      <bitenum value="1" token="EN_GPT7_1" description="GPTIMER 7 functional clock is enabled"/>
    </bitfield>
    <bitfield id="EN_GPT6" width="1" begin="7" end="7" resetval="0x0" description="GPTIMER 6 functional clock control." range="" rwaccess="RW">
      <bitenum value="0" token="EN_GPT6_0" description="GPTIMER 6 functional clock is disabled"/>
      <bitenum value="1" token="EN_GPT6_1" description="GPTIMER 6 functional clock is enabled"/>
    </bitfield>
    <bitfield id="EN_GPT5" width="1" begin="6" end="6" resetval="0x0" description="GPTIMER 5 functional clock control." range="" rwaccess="RW">
      <bitenum value="0" token="EN_GPT5_0" description="GPTIMER 5 functional clock is disabled"/>
      <bitenum value="1" token="EN_GPT5_1" description="GPTIMER 5 functional clock is enabled"/>
    </bitfield>
    <bitfield id="EN_GPT4" width="1" begin="5" end="5" resetval="0x0" description="GPTIMER 4 functional clock control." range="" rwaccess="RW">
      <bitenum value="0" token="EN_GPT4_0" description="GPTIMER 4 functional clock is disabled"/>
      <bitenum value="1" token="EN_GPT4_1" description="GPTIMER 4 functional clock is enabled"/>
    </bitfield>
    <bitfield id="EN_GPT3" width="1" begin="4" end="4" resetval="0x0" description="GPTIMER 3 functional clock control." range="" rwaccess="RW">
      <bitenum value="0" token="EN_GPT3_0" description="GPTIMER 3 functional clock is disabled"/>
      <bitenum value="1" token="EN_GPT3_1" description="GPTIMER 3 functional clock is enabled"/>
    </bitfield>
    <bitfield id="EN_GPT2" width="1" begin="3" end="3" resetval="0x0" description="GPTIMER 2 functional clock control." range="" rwaccess="RW">
      <bitenum value="0" token="EN_GPT2_0" description="GPTIMER 2 functional clock is disabled"/>
      <bitenum value="1" token="EN_GPT2_1" description="GPTIMER 2 functional clock is enabled"/>
    </bitfield>
    <bitfield id="EN_MCBSP4" width="1" begin="2" end="2" resetval="0x0" description="McBSP 4 functional clock control." range="" rwaccess="RW">
      <bitenum value="0" token="EN_MCBSP4_0" description="McBSP 4 functional clock is disabled"/>
      <bitenum value="1" token="EN_MCBSP4_1" description="McBSP 4 functional clock is enabled"/>
    </bitfield>
    <bitfield id="EN_MCBSP3" width="1" begin="1" end="1" resetval="0x0" description="McBSP3 functional clock control." range="" rwaccess="RW">
      <bitenum value="0" token="EN_MCBSP3_0" description="McBSP 3 functional clock is disabled"/>
      <bitenum value="1" token="EN_MCBSP3_1" description="McBSP 3 functional clock is enabled"/>
    </bitfield>
    <bitfield id="EN_MCBSP2" width="1" begin="0" end="0" resetval="0x0" description="McBSP 2 functional clock control." range="" rwaccess="RW">
      <bitenum value="0" token="EN_MCBSP2_0" description="McBSP 2 functional clock is disabled"/>
      <bitenum value="1" token="EN_MCBSP2_1" description="McBSP 2 functional clock is enabled"/>
    </bitfield>
  </register>
  <register id="CM_ICLKEN_PER" acronym="CM_ICLKEN_PER" offset="0x10" width="32" description="Controls the modules interface clock activity.">
    <bitfield id="RESERVED" width="13" begin="31" end="19" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="EN_UART4" width="1" begin="18" end="18" resetval="0x0" description="UART4 interface clock control." range="" rwaccess="RW">
      <bitenum value="0" token="EN_UART4_0" description="UART 4 interface clock is disabled"/>
      <bitenum value="1" token="EN_UART4_1" description="UART 4 interface clock is enabled"/>
    </bitfield>
    <bitfield id="EN_GPIO6" width="1" begin="17" end="17" resetval="0x0" description="GPIO 6 interface clock control" range="" rwaccess="RW">
      <bitenum value="0" token="EN_GPIO6_0" description="GPIO 6 interface clock is disabled"/>
      <bitenum value="1" token="EN_GPIO6_1" description="GPIO 6 interface clock is enabled"/>
    </bitfield>
    <bitfield id="EN_GPIO5" width="1" begin="16" end="16" resetval="0x0" description="GPIO 5 interface clock control" range="" rwaccess="RW">
      <bitenum value="0" token="EN_GPIO5_0" description="GPIO 5 interface clock is disabled"/>
      <bitenum value="1" token="EN_GPIO5_1" description="GPIO 5 interface clock is enabled"/>
    </bitfield>
    <bitfield id="EN_GPIO4" width="1" begin="15" end="15" resetval="0x0" description="GPIO 4 interfface clock control" range="" rwaccess="RW">
      <bitenum value="0" token="EN_GPIO4_0" description="GPIO 4 interface clock is disabled"/>
      <bitenum value="1" token="EN_GPIO4_1" description="GPIO 4 interface clock is enabled"/>
    </bitfield>
    <bitfield id="EN_GPIO3" width="1" begin="14" end="14" resetval="0x0" description="GPIO 3 interface clock control" range="" rwaccess="RW">
      <bitenum value="0" token="EN_GPIO3_0" description="GPIO 3 interface clock is disabled"/>
      <bitenum value="1" token="EN_GPIO3_1" description="GPIO 3 interface clock is enabled"/>
    </bitfield>
    <bitfield id="EN_GPIO2" width="1" begin="13" end="13" resetval="0x0" description="GPIO 2 interface clock control" range="" rwaccess="RW">
      <bitenum value="0" token="EN_GPIO2_0" description="GPIO 2 interface clock is disabled"/>
      <bitenum value="1" token="EN_GPIO2_1" description="GPIO 2 interface clock is enabled"/>
    </bitfield>
    <bitfield id="EN_WDT3" width="1" begin="12" end="12" resetval="0x0" description="WDTIMER 3 interface clock control." range="" rwaccess="RW">
      <bitenum value="0" token="EN_WDT3_0" description="WDTIMER 3 interface clock is disabled"/>
      <bitenum value="1" token="EN_WDT3_1" description="WDTIMER 3 interface clock is enabled"/>
    </bitfield>
    <bitfield id="EN_UART3" width="1" begin="11" end="11" resetval="0x0" description="UART3 interface clock control." range="" rwaccess="RW">
      <bitenum value="0" token="EN_UART3_0" description="UART 3 interface clock is disabled"/>
      <bitenum value="1" token="EN_UART3_1" description="UART 3 interface clock is enabled"/>
    </bitfield>
    <bitfield id="EN_GPT9" width="1" begin="10" end="10" resetval="0x0" description="GPTIMER 9 interface clock control." range="" rwaccess="RW">
      <bitenum value="0" token="EN_GPT9_0" description="GPTIMER 9 interface clock is disabled"/>
      <bitenum value="1" token="EN_GPT9_1" description="GPTIMER 9 interface clock is enabled"/>
    </bitfield>
    <bitfield id="EN_GPT8" width="1" begin="9" end="9" resetval="0x0" description="GPTIMER 8 interface clock control." range="" rwaccess="RW">
      <bitenum value="0" token="EN_GPT8_0" description="GPTIMER 8 interface clock is disabled"/>
      <bitenum value="1" token="EN_GPT8_1" description="GPTIMER 8 interface clock is enabled"/>
    </bitfield>
    <bitfield id="EN_GPT7" width="1" begin="8" end="8" resetval="0x0" description="GPTIMER 7 interface clock control." range="" rwaccess="RW">
      <bitenum value="0" token="EN_GPT7_0" description="GPTIMER 7 interface clock is disabled"/>
      <bitenum value="1" token="EN_GPT7_1" description="GPTIMER 7 interface clock is enabled"/>
    </bitfield>
    <bitfield id="EN_GPT6" width="1" begin="7" end="7" resetval="0x0" description="GPTIMER 6 interface clock control." range="" rwaccess="RW">
      <bitenum value="0" token="EN_GPT6_0" description="GPTIMER 6 interface clock is disabled"/>
      <bitenum value="1" token="EN_GPT6_1" description="GPTIMER 6 interface clock is enabled"/>
    </bitfield>
    <bitfield id="EN_GPT5" width="1" begin="6" end="6" resetval="0x0" description="GPTIMER 5 interface clock control." range="" rwaccess="RW">
      <bitenum value="0" token="EN_GPT5_0" description="GPTIMER 5 interface clock is disabled"/>
      <bitenum value="1" token="EN_GPT5_1" description="GPTIMER 5 interface clock is enabled"/>
    </bitfield>
    <bitfield id="EN_GPT4" width="1" begin="5" end="5" resetval="0x0" description="GPTIMER 4 interface clock control." range="" rwaccess="RW">
      <bitenum value="0" token="EN_GPT4_0" description="GPTIMER 4 interface clock is disabled"/>
      <bitenum value="1" token="EN_GPT4_1" description="GPTIMER 4 interface clock is enabled"/>
    </bitfield>
    <bitfield id="EN_GPT3" width="1" begin="4" end="4" resetval="0x0" description="GPTIMER 3 interface clock control." range="" rwaccess="RW">
      <bitenum value="0" token="EN_GPT3_0" description="GPTIMER 3 interface clock is disabled"/>
      <bitenum value="1" token="EN_GPT3_1" description="GPTIMER 3 interface clock is enabled"/>
    </bitfield>
    <bitfield id="EN_GPT2" width="1" begin="3" end="3" resetval="0x0" description="GPTIMER 2 interface clock control." range="" rwaccess="RW">
      <bitenum value="0" token="EN_GPT2_0" description="GPTIMER 2 interface clock is disabled"/>
      <bitenum value="1" token="EN_GPT2_1" description="GPTIMER 2 interface clock is enabled"/>
    </bitfield>
    <bitfield id="EN_MCBSP4" width="1" begin="2" end="2" resetval="0x0" description="McBSP 4 interface clock control." range="" rwaccess="RW">
      <bitenum value="0" token="EN_MCBSP4_0" description="McBSP 4 interface clock is disabled"/>
      <bitenum value="1" token="EN_MCBSP4_1" description="McBSP 4 interface clock is enabled"/>
    </bitfield>
    <bitfield id="EN_MCBSP3" width="1" begin="1" end="1" resetval="0x0" description="McBSP 3 interface clock control." range="" rwaccess="RW">
      <bitenum value="0" token="EN_MCBSP3_0" description="McBSP 3 interface clock is disabled"/>
      <bitenum value="1" token="EN_MCBSP3_1" description="McBSP 3 interface clock is enabled"/>
    </bitfield>
    <bitfield id="EN_MCBSP2" width="1" begin="0" end="0" resetval="0x0" description="McBSP 2 interface clock control." range="" rwaccess="RW">
      <bitenum value="0" token="EN_MCBSP2_0" description="McBSP 2 interface clock is disabled"/>
      <bitenum value="1" token="EN_MCBSP2_1" description="McBSP 2 interface clock is enabled"/>
    </bitfield>
  </register>
  <register id="CM_IDLEST_PER" acronym="CM_IDLEST_PER" offset="0x20" width="32" description="Modules access availability monitoring. This register is read only and automatically updated.">
    <bitfield id="RESERVED" width="13" begin="31" end="19" resetval="0x0000" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="ST_UART4" width="1" begin="18" end="18" resetval="0x1" description="UART4 idle status." range="" rwaccess="R">
      <bitenum value="0" token="ST_UART4_0" description="UART 4 can be accessed."/>
      <bitenum value="1" token="ST_UART4_1" description="UART 4 cannot be accessed. Any access may return an error."/>
    </bitfield>
    <bitfield id="ST_GPIO6" width="1" begin="17" end="17" resetval="0x1" description="GPIO 6 idle status" range="" rwaccess="R">
      <bitenum value="0" token="ST_GPIO6_0" description="GPIO 6 can be accessed."/>
      <bitenum value="1" token="ST_GPIO6_1" description="GPIO 6 cannot be accessed. Any access may return an error."/>
    </bitfield>
    <bitfield id="ST_GPIO5" width="1" begin="16" end="16" resetval="0x1" description="GPIO 5 idle status" range="" rwaccess="R">
      <bitenum value="0" token="ST_GPIO5_0" description="GPIO 5 can be accessed."/>
      <bitenum value="1" token="ST_GPIO5_1" description="GPIO 5 cannot be accessed. Any access may return an error."/>
    </bitfield>
    <bitfield id="ST_GPIO4" width="1" begin="15" end="15" resetval="0x1" description="GPIO 4 idle status" range="" rwaccess="R">
      <bitenum value="0" token="ST_GPIO4_0" description="GPIO 4 can be accessed."/>
      <bitenum value="1" token="ST_GPIO4_1" description="GPIO 4 cannot be accessed. Any access may return an error."/>
    </bitfield>
    <bitfield id="ST_GPIO3" width="1" begin="14" end="14" resetval="0x1" description="GPIO 3 idle status" range="" rwaccess="R">
      <bitenum value="0" token="ST_GPIO3_0" description="GPIO 3 can be accessed."/>
      <bitenum value="1" token="ST_GPIO3_1" description="GPIO 3 cannot be accessed. Any access may return an error."/>
    </bitfield>
    <bitfield id="ST_GPIO2" width="1" begin="13" end="13" resetval="0x1" description="GPIO 2 idle status" range="" rwaccess="R">
      <bitenum value="0" token="ST_GPIO2_0" description="GPIO 2 can be accessed."/>
      <bitenum value="1" token="ST_GPIO2_1" description="GPIO 2 cannot be accessed. Any access may return an error."/>
    </bitfield>
    <bitfield id="ST_WDT3" width="1" begin="12" end="12" resetval="0x1" description="WDTIMER 3 idle status." range="" rwaccess="R">
      <bitenum value="0" token="ST_WDT3_0" description="WDTIMER 3 can be accessed."/>
      <bitenum value="1" token="ST_WDT3_1" description="WDTIMER 3 cannot be accessed. Any access may return an error."/>
    </bitfield>
    <bitfield id="ST_UART3" width="1" begin="11" end="11" resetval="0x1" description="UART3 idle status." range="" rwaccess="R">
      <bitenum value="0" token="ST_UART3_0" description="UART 3 can be accessed."/>
      <bitenum value="1" token="ST_UART3_1" description="UART 3 cannot be accessed. Any access may return an error."/>
    </bitfield>
    <bitfield id="ST_GPT9" width="1" begin="10" end="10" resetval="0x1" description="GPTIMER 9 idle status." range="" rwaccess="R">
      <bitenum value="0" token="ST_GPT9_0" description="GPTIMER 9 can be accessed."/>
      <bitenum value="1" token="ST_GPT9_1" description="GPTIMER 9 cannot be accessed. Any access may return an error."/>
    </bitfield>
    <bitfield id="ST_GPT8" width="1" begin="9" end="9" resetval="0x1" description="GPTIMER 8 idle status." range="" rwaccess="R">
      <bitenum value="0" token="ST_GPT8_0" description="GPTIMER 8 can be accessed."/>
      <bitenum value="1" token="ST_GPT8_1" description="GPTIMER 8 cannot be accessed. Any access may return an error."/>
    </bitfield>
    <bitfield id="ST_GPT7" width="1" begin="8" end="8" resetval="0x1" description="GPTIMER 7 idle status." range="" rwaccess="R">
      <bitenum value="0" token="ST_GPT7_0" description="GPTIMER 7 can be accessed."/>
      <bitenum value="1" token="ST_GPT7_1" description="GPTIMER 7 cannot be accessed. Any access may return an error."/>
    </bitfield>
    <bitfield id="ST_GPT6" width="1" begin="7" end="7" resetval="0x1" description="GPTIMER 6 idle status." range="" rwaccess="R">
      <bitenum value="0" token="ST_GPT6_0" description="GPTIMER 6 can be accessed."/>
      <bitenum value="1" token="ST_GPT6_1" description="GPTIMER 6 cannot be accessed. Any access may return an error."/>
    </bitfield>
    <bitfield id="ST_GPT5" width="1" begin="6" end="6" resetval="0x1" description="GPTIMER 5 idle status." range="" rwaccess="R">
      <bitenum value="0" token="ST_GPT5_0" description="GPTIMER 5 can be accessed."/>
      <bitenum value="1" token="ST_GPT5_1" description="GPTIMER 5 cannot be accessed. Any access may return an error."/>
    </bitfield>
    <bitfield id="ST_GPT4" width="1" begin="5" end="5" resetval="0x1" description="GPTIMER 4 idle status." range="" rwaccess="R">
      <bitenum value="0" token="ST_GPT4_0" description="GPTIMER 4 can be accessed."/>
      <bitenum value="1" token="ST_GPT4_1" description="GPTIMER 4 cannot be accessed. Any access may return an error."/>
    </bitfield>
    <bitfield id="ST_GPT3" width="1" begin="4" end="4" resetval="0x1" description="GPTIMER 3 idle status." range="" rwaccess="R">
      <bitenum value="0" token="ST_GPT3_0" description="GPTIMER 3 can be accessed."/>
      <bitenum value="1" token="ST_GPT3_1" description="GPTIMER 3 cannot be accessed. Any access may return an error."/>
    </bitfield>
    <bitfield id="ST_GPT2" width="1" begin="3" end="3" resetval="0x1" description="GPTIMER 2 idle status." range="" rwaccess="R">
      <bitenum value="0" token="ST_GPT2_0" description="GPTIMER 2 can be accessed."/>
      <bitenum value="1" token="ST_GPT2_1" description="GPTIMER 2 cannot be accessed. Any access may return an error."/>
    </bitfield>
    <bitfield id="ST_MCBSP4" width="1" begin="2" end="2" resetval="0x1" description="McBSP 4 idle status." range="" rwaccess="R">
      <bitenum value="0" token="ST_MCBSP4_0" description="McBSP 4 can be accessed."/>
      <bitenum value="1" token="ST_MCBSP4_1" description="McBSP 4 cannot be accessed. Any access may return an error."/>
    </bitfield>
    <bitfield id="ST_MCBSP3" width="1" begin="1" end="1" resetval="0x1" description="McBSP 3 idle status." range="" rwaccess="R">
      <bitenum value="0" token="ST_MCBSP3_0" description="McBSP 3 can be accessed."/>
      <bitenum value="1" token="ST_MCBSP3_1" description="McBSP 3 cannot be accessed. Any access may return an error."/>
    </bitfield>
    <bitfield id="ST_MCBSP2" width="1" begin="0" end="0" resetval="0x1" description="McBSP 2 idle status." range="" rwaccess="R">
      <bitenum value="0" token="ST_MCBSP2_0" description="McBSP 2 can be accessed."/>
      <bitenum value="1" token="ST_MCBSP2_1" description="McBSP 2 cannot be accessed. Any access may return an error."/>
    </bitfield>
  </register>
  <register id="CM_AUTOIDLE_PER" acronym="CM_AUTOIDLE_PER" offset="0x30" width="32" description="This register controls the automatic control of the modules interface clock activity.">
    <bitfield id="RESERVED" width="13" begin="31" end="19" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="AUTO_UART4" width="1" begin="18" end="18" resetval="0x0" description="UART4 auto clock control." range="" rwaccess="RW">
      <bitenum value="0" token="AUTO_UART4_0" description="UART 4 interface clock is unrelated to the domain state transition."/>
      <bitenum value="1" token="AUTO_UART4_1" description="UART 4 interface clock is automatically enabled or disabled along with the domain state transition."/>
    </bitfield>
    <bitfield id="AUTO_GPIO6" width="1" begin="17" end="17" resetval="0x0" description="GPIO 6 auto clock control" range="" rwaccess="RW">
      <bitenum value="0" token="AUTO_GPIO6_0" description="GPIO 6 interface clock is unrelated to the domain state transition."/>
      <bitenum value="1" token="AUTO_GPIO6_1" description="GPIO 6 interface clock is automatically enabled or disabled along with the domain state transition."/>
    </bitfield>
    <bitfield id="AUTO_GPIO5" width="1" begin="16" end="16" resetval="0x0" description="GPIO 5 auto clock control" range="" rwaccess="RW">
      <bitenum value="0" token="AUTO_GPIO5_0" description="GPIO 5 interface clock is unrelated to the domain state transition."/>
      <bitenum value="1" token="AUTO_GPIO5_1" description="GPIO 5 interface clock is automatically enabled or disabled along with the domain state transition."/>
    </bitfield>
    <bitfield id="AUTO_GPIO4" width="1" begin="15" end="15" resetval="0x0" description="GPIO 4 auto clock control" range="" rwaccess="RW">
      <bitenum value="0" token="AUTO_GPIO4_0" description="GPIO 4 interface clock is unrelated to the domain state transition."/>
      <bitenum value="1" token="AUTO_GPIO4_1" description="GPIO 4 interface clock is automatically enabled or disabled along with the domain state transition."/>
    </bitfield>
    <bitfield id="AUTO_GPIO3" width="1" begin="14" end="14" resetval="0x0" description="GPIO 3 auto clock control" range="" rwaccess="RW">
      <bitenum value="0" token="AUTO_GPIO3_0" description="GPIO 3 interface clock is unrelated to the domain state transition."/>
      <bitenum value="1" token="AUTO_GPIO3_1" description="GPIO 3 interface clock is automatically enabled or disabled along with the domain state transition."/>
    </bitfield>
    <bitfield id="AUTO_GPIO2" width="1" begin="13" end="13" resetval="0x0" description="GPIO 2 auto clock control" range="" rwaccess="RW">
      <bitenum value="0" token="AUTO_GPIO2_0" description="GPIO 2 interface clock is unrelated to the domain state transition."/>
      <bitenum value="1" token="AUTO_GPIO2_1" description="GPIO 2 interface clock is automatically enabled or disabled along with the domain state transition."/>
    </bitfield>
    <bitfield id="AUTO_WDT3" width="1" begin="12" end="12" resetval="0x0" description="WDTIMER 3 auto clock control." range="" rwaccess="RW">
      <bitenum value="0" token="AUTO_WDT3_0" description="WDTIMER 3 interface clock is unrelated to the domain state transition."/>
      <bitenum value="1" token="AUTO_WDT3_1" description="WDTIMER 3 interface clock is automatically enabled or disabled along with the domain state transition."/>
    </bitfield>
    <bitfield id="AUTO_UART3" width="1" begin="11" end="11" resetval="0x0" description="UART3 auto clock control." range="" rwaccess="RW">
      <bitenum value="0" token="AUTO_UART3_0" description="UART 3 interface clock is unrelated to the domain state transition."/>
      <bitenum value="1" token="AUTO_UART3_1" description="UART 3 interface clock is automatically enabled or disabled along with the domain state transition."/>
    </bitfield>
    <bitfield id="AUTO_GPT9" width="1" begin="10" end="10" resetval="0x0" description="GPTIMER 9 auto clock control." range="" rwaccess="RW">
      <bitenum value="0" token="AUTO_GPT9_0" description="GPTIMER 9 interface clock is unrelated to the domain state transition."/>
      <bitenum value="1" token="AUTO_GPT9_1" description="GPTIMER 9 interface clock is automatically enabled or disabled along with the domain state transition."/>
    </bitfield>
    <bitfield id="AUTO_GPT8" width="1" begin="9" end="9" resetval="0x0" description="GPTIMER 8 auto clock control." range="" rwaccess="RW">
      <bitenum value="0" token="AUTO_GPT8_0" description="GPTIMER 8 interface clock is unrelated to the domain state transition."/>
      <bitenum value="1" token="AUTO_GPT8_1" description="GPTIMER 8 interface clock is automatically enabled or disabled along with the domain state transition."/>
    </bitfield>
    <bitfield id="AUTO_GPT7" width="1" begin="8" end="8" resetval="0x0" description="GPTIMER 7 auto clock control." range="" rwaccess="RW">
      <bitenum value="0" token="AUTO_GPT7_0" description="GPTIMER 7 interface clock is unrelated to the domain state transition."/>
      <bitenum value="1" token="AUTO_GPT7_1" description="GPTIMER 7 interface clock is automatically enabled or disabled along with the domain state transition."/>
    </bitfield>
    <bitfield id="AUTO_GPT6" width="1" begin="7" end="7" resetval="0x0" description="GPTIMER 6 auto clock control." range="" rwaccess="RW">
      <bitenum value="0" token="AUTO_GPT6_0" description="GPTIMER 6 interface clock is unrelated to the domain state transition."/>
      <bitenum value="1" token="AUTO_GPT6_1" description="GPTIMER 6 interface clock is automatically enabled or disabled along with the domain state transition."/>
    </bitfield>
    <bitfield id="AUTO_GPT5" width="1" begin="6" end="6" resetval="0x0" description="GPTIMER 5 auto clock control." range="" rwaccess="RW">
      <bitenum value="0" token="AUTO_GPT5_0" description="GPTIMER 5 interface clock is unrelated to the domain state transition."/>
      <bitenum value="1" token="AUTO_GPT5_1" description="GPTIMER 5 interface clock is automatically enabled or disabled along with the domain state transition."/>
    </bitfield>
    <bitfield id="AUTO_GPT4" width="1" begin="5" end="5" resetval="0x0" description="GPTIMER 4 auto clock control." range="" rwaccess="RW">
      <bitenum value="0" token="AUTO_GPT4_0" description="GPTIMER 4 interface clock is unrelated to the domain state transition."/>
      <bitenum value="1" token="AUTO_GPT4_1" description="GPTIMER 4 interface clock is automatically enabled or disabled along with the domain state transition."/>
    </bitfield>
    <bitfield id="AUTO_GPT3" width="1" begin="4" end="4" resetval="0x0" description="GPTIMER 3 auto clock control." range="" rwaccess="RW">
      <bitenum value="0" token="AUTO_GPT3_0" description="GPTIMER 3 interface clock is unrelated to the domain state transition."/>
      <bitenum value="1" token="AUTO_GPT3_1" description="GPTIMER 3 interface clock is automatically enabled or disabled along with the domain state transition."/>
    </bitfield>
    <bitfield id="AUTO_GPT2" width="1" begin="3" end="3" resetval="0x0" description="GPTIMER 2 auto clock control." range="" rwaccess="RW">
      <bitenum value="0" token="AUTO_GPT2_0" description="GPTIMER 2 interface clock is unrelated to the domain state transition."/>
      <bitenum value="1" token="AUTO_GPT2_1" description="GPTIMER 2 interface clock is automatically enabled or disabled along with the domain state transition."/>
    </bitfield>
    <bitfield id="AUTO_MCBSP4" width="1" begin="2" end="2" resetval="0x0" description="McBSP 4 auto clock control." range="" rwaccess="RW">
      <bitenum value="0" token="AUTO_MCBSP4_0" description="McBSP 4 interface clock is unrelated to the domain state transition."/>
      <bitenum value="1" token="AUTO_MCBSP4_1" description="McBSP 4 interface clock is automatically enabled or disabled along with the domain state transition."/>
    </bitfield>
    <bitfield id="AUTO_MCBSP3" width="1" begin="1" end="1" resetval="0x0" description="McBSP 3 auto clock control." range="" rwaccess="RW">
      <bitenum value="0" token="AUTO_MCBSP3_0" description="McBSP 3 interface clock is unrelated to the domain state transition."/>
      <bitenum value="1" token="AUTO_MCBSP3_1" description="McBSP 3 interface clock is automatically enabled or disabled along with the domain state transition."/>
    </bitfield>
    <bitfield id="AUTO_MCBSP2" width="1" begin="0" end="0" resetval="0x0" description="McBSP 2 auto clock control." range="" rwaccess="RW">
      <bitenum value="0" token="AUTO_MCBSP2_0" description="McBSP 2 interface clock is unrelated to the domain state transition."/>
      <bitenum value="1" token="AUTO_MCBSP2_1" description="McBSP 2 interface clock is automatically enabled or disabled along with the domain state transition."/>
    </bitfield>
  </register>
  <register id="CM_CLKSEL_PER" acronym="CM_CLKSEL_PER" offset="0x40" width="32" description="PER domain modules source clock selection.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x000000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="CLKSEL_GPT9" width="1" begin="7" end="7" resetval="0x0" description="Selects GPTIMER 9 source clock" range="" rwaccess="RW">
      <bitenum value="0" token="CLKSEL_GPT9_0" description="source is 32K_FCLK"/>
      <bitenum value="1" token="CLKSEL_GPT9_1" description="source is SYS_CLK"/>
    </bitfield>
    <bitfield id="CLKSEL_GPT8" width="1" begin="6" end="6" resetval="0x0" description="Selects GPTIMER 8 source clock" range="" rwaccess="RW">
      <bitenum value="0" token="CLKSEL_GPT8_0" description="source is 32K_FCLK"/>
      <bitenum value="1" token="CLKSEL_GPT8_1" description="source is SYS_CLK"/>
    </bitfield>
    <bitfield id="CLKSEL_GPT7" width="1" begin="5" end="5" resetval="0x0" description="Selects GPTIMER 7 source clock" range="" rwaccess="RW">
      <bitenum value="0" token="CLKSEL_GPT7_0" description="source is 32K_FCLK"/>
      <bitenum value="1" token="CLKSEL_GPT7_1" description="source is SYS_CLK"/>
    </bitfield>
    <bitfield id="CLKSEL_GPT6" width="1" begin="4" end="4" resetval="0x0" description="Selects GPTIMER 6 source clock" range="" rwaccess="RW">
      <bitenum value="0" token="CLKSEL_GPT6_0" description="source is 32K_FCLK"/>
      <bitenum value="1" token="CLKSEL_GPT6_1" description="source is SYS_CLK"/>
    </bitfield>
    <bitfield id="CLKSEL_GPT5" width="1" begin="3" end="3" resetval="0x0" description="Selects GPTIMER 5 source clock" range="" rwaccess="RW">
      <bitenum value="0" token="CLKSEL_GPT5_0" description="source is 32K_FCLK"/>
      <bitenum value="1" token="CLKSEL_GPT5_1" description="source is SYS_CLK"/>
    </bitfield>
    <bitfield id="CLKSEL_GPT4" width="1" begin="2" end="2" resetval="0x0" description="Selects GPTIMER 4 source clock" range="" rwaccess="RW">
      <bitenum value="0" token="CLKSEL_GPT4_0" description="source is 32K_FCLK"/>
      <bitenum value="1" token="CLKSEL_GPT4_1" description="source is SYS_CLK"/>
    </bitfield>
    <bitfield id="CLKSEL_GPT3" width="1" begin="1" end="1" resetval="0x0" description="Selects GPTIMER 3 source clock" range="" rwaccess="RW">
      <bitenum value="0" token="CLKSEL_GPT3_0" description="source is 32K_FCLK"/>
      <bitenum value="1" token="CLKSEL_GPT3_1" description="source is SYS_CLK"/>
    </bitfield>
    <bitfield id="CLKSEL_GPT2" width="1" begin="0" end="0" resetval="0x0" description="Selects GPTIMER 2 source clock" range="" rwaccess="RW">
      <bitenum value="0" token="CLKSEL_GPT2_0" description="source is 32K_FCLK"/>
      <bitenum value="1" token="CLKSEL_GPT2_1" description="source is SYS_CLK"/>
    </bitfield>
  </register>
  <register id="CM_SLEEPDEP_PER" acronym="CM_SLEEPDEP_PER" offset="0x44" width="32" description="This register allows enabling or disabling the sleep transition dependency of PER domain with respect to other domain.">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x00000000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="EN_IVA2" width="1" begin="2" end="2" resetval="0x0" description="IVA2 domain dependency" range="" rwaccess="RW">
      <bitenum value="0" token="EN_IVA2_0" description="PER domain sleep dependency with IVA2 domain is disabled."/>
      <bitenum value="1" token="EN_IVA2_1" description="PER domain sleep dependency with IVA2 domain is enabled."/>
    </bitfield>
    <bitfield id="EN_MPU" width="1" begin="1" end="1" resetval="0x0" description="MPU domain dependency" range="" rwaccess="RW">
      <bitenum value="0" token="EN_MPU_0" description="PER domain sleep dependency with MPU domain is disabled."/>
      <bitenum value="1" token="EN_MPU_1" description="PER domain sleep dependency with MPU domain is enabled."/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0x0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="CM_CLKSTCTRL_PER" acronym="CM_CLKSTCTRL_PER" offset="0x48" width="32" description="This register enables the domain power state transition. It controls the HW supervised domain power state transition between ACTIVE and INACTIVE states.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x00000000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="CLKTRCTRL_PER" width="2" begin="1" end="0" resetval="0x0" description="Controls the clock state transition of the PERIPHERAL clock domain." range="" rwaccess="RW">
      <bitenum value="0" token="CLKTRCTRL_PER_0" description="Automatic transition is disabled"/>
      <bitenum value="1" token="CLKTRCTRL_PER_1" description="Start a software supervised sleep transition on the domain"/>
      <bitenum value="2" token="CLKTRCTRL_PER_2" description="Start a software supervised wake-up transition on the domain"/>
      <bitenum value="3" token="CLKTRCTRL_PER_3" description="Automatic transition is enabled. Transition is supervised by the HardWare."/>
    </bitfield>
  </register>
  <register id="CM_CLKSTST_PER" acronym="CM_CLKSTST_PER" offset="0x4C" width="32" description="This register provides a status on the OCP interface clock activity in the domain.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x00000000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="CLKACTIVITY_PER" width="1" begin="0" end="0" resetval="0x0" description="Interface clock activity status" range="" rwaccess="R">
      <bitenum value="0" token="CLKACTIVITY_PER_0" description="No domain interface clock activity"/>
      <bitenum value="1" token="CLKACTIVITY_PER_1" description="Domain interface clock is active"/>
    </bitfield>
  </register>
</module>
