<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › powerpc › sysdev › qe_lib › qe_ic.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>qe_ic.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * arch/powerpc/sysdev/qe_lib/qe_ic.h</span>
<span class="cm"> *</span>
<span class="cm"> * QUICC ENGINE Interrupt Controller Header</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2006 Freescale Semicondutor, Inc. All rights reserved.</span>
<span class="cm"> *</span>
<span class="cm"> * Author: Li Yang &lt;leoli@freescale.com&gt;</span>
<span class="cm"> * Based on code from Shlomi Gridish &lt;gridish@freescale.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute  it and/or modify it</span>
<span class="cm"> * under  the terms of  the GNU General  Public License as published by the</span>
<span class="cm"> * Free Software Foundation;  either version 2 of the  License, or (at your</span>
<span class="cm"> * option) any later version.</span>
<span class="cm"> */</span>
<span class="cp">#ifndef _POWERPC_SYSDEV_QE_IC_H</span>
<span class="cp">#define _POWERPC_SYSDEV_QE_IC_H</span>

<span class="cp">#include &lt;asm/qe_ic.h&gt;</span>

<span class="cp">#define NR_QE_IC_INTS		64</span>

<span class="cm">/* QE IC registers offset */</span>
<span class="cp">#define QEIC_CICR		0x00</span>
<span class="cp">#define QEIC_CIVEC		0x04</span>
<span class="cp">#define QEIC_CRIPNR		0x08</span>
<span class="cp">#define QEIC_CIPNR		0x0c</span>
<span class="cp">#define QEIC_CIPXCC		0x10</span>
<span class="cp">#define QEIC_CIPYCC		0x14</span>
<span class="cp">#define QEIC_CIPWCC		0x18</span>
<span class="cp">#define QEIC_CIPZCC		0x1c</span>
<span class="cp">#define QEIC_CIMR		0x20</span>
<span class="cp">#define QEIC_CRIMR		0x24</span>
<span class="cp">#define QEIC_CICNR		0x28</span>
<span class="cp">#define QEIC_CIPRTA		0x30</span>
<span class="cp">#define QEIC_CIPRTB		0x34</span>
<span class="cp">#define QEIC_CRICR		0x3c</span>
<span class="cp">#define QEIC_CHIVEC		0x60</span>

<span class="cm">/* Interrupt priority registers */</span>
<span class="cp">#define CIPCC_SHIFT_PRI0	29</span>
<span class="cp">#define CIPCC_SHIFT_PRI1	26</span>
<span class="cp">#define CIPCC_SHIFT_PRI2	23</span>
<span class="cp">#define CIPCC_SHIFT_PRI3	20</span>
<span class="cp">#define CIPCC_SHIFT_PRI4	13</span>
<span class="cp">#define CIPCC_SHIFT_PRI5	10</span>
<span class="cp">#define CIPCC_SHIFT_PRI6	7</span>
<span class="cp">#define CIPCC_SHIFT_PRI7	4</span>

<span class="cm">/* CICR priority modes */</span>
<span class="cp">#define CICR_GWCC		0x00040000</span>
<span class="cp">#define CICR_GXCC		0x00020000</span>
<span class="cp">#define CICR_GYCC		0x00010000</span>
<span class="cp">#define CICR_GZCC		0x00080000</span>
<span class="cp">#define CICR_GRTA		0x00200000</span>
<span class="cp">#define CICR_GRTB		0x00400000</span>
<span class="cp">#define CICR_HPIT_SHIFT		8</span>
<span class="cp">#define CICR_HPIT_MASK		0x00000300</span>
<span class="cp">#define CICR_HP_SHIFT		24</span>
<span class="cp">#define CICR_HP_MASK		0x3f000000</span>

<span class="cm">/* CICNR */</span>
<span class="cp">#define CICNR_WCC1T_SHIFT	20</span>
<span class="cp">#define CICNR_ZCC1T_SHIFT	28</span>
<span class="cp">#define CICNR_YCC1T_SHIFT	12</span>
<span class="cp">#define CICNR_XCC1T_SHIFT	4</span>

<span class="cm">/* CRICR */</span>
<span class="cp">#define CRICR_RTA1T_SHIFT	20</span>
<span class="cp">#define CRICR_RTB1T_SHIFT	28</span>

<span class="cm">/* Signal indicator */</span>
<span class="cp">#define SIGNAL_MASK		3</span>
<span class="cp">#define SIGNAL_HIGH		2</span>
<span class="cp">#define SIGNAL_LOW		0</span>

<span class="k">struct</span> <span class="n">qe_ic</span> <span class="p">{</span>
	<span class="cm">/* Control registers offset */</span>
	<span class="k">volatile</span> <span class="n">u32</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">regs</span><span class="p">;</span>

	<span class="cm">/* The remapper for this QEIC */</span>
	<span class="k">struct</span> <span class="n">irq_domain</span> <span class="o">*</span><span class="n">irqhost</span><span class="p">;</span>

	<span class="cm">/* The &quot;linux&quot; controller struct */</span>
	<span class="k">struct</span> <span class="n">irq_chip</span> <span class="n">hc_irq</span><span class="p">;</span>

	<span class="cm">/* VIRQ numbers of QE high/low irqs */</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">virq_high</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">virq_low</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * QE interrupt controller internal structure</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">qe_ic_info</span> <span class="p">{</span>
	<span class="n">u32</span>	<span class="n">mask</span><span class="p">;</span>	  <span class="cm">/* location of this source at the QIMR register. */</span>
	<span class="n">u32</span>	<span class="n">mask_reg</span><span class="p">;</span> <span class="cm">/* Mask register offset */</span>
	<span class="n">u8</span>	<span class="n">pri_code</span><span class="p">;</span> <span class="cm">/* for grouped interrupts sources - the interrupt</span>
<span class="cm">			     code as appears at the group priority register */</span>
	<span class="n">u32</span>	<span class="n">pri_reg</span><span class="p">;</span>  <span class="cm">/* Group priority register offset */</span>
<span class="p">};</span>

<span class="cp">#endif </span><span class="cm">/* _POWERPC_SYSDEV_QE_IC_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
span class="n">QEIC_CIMR</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pri_code</span> <span class="o">=</span> <span class="mi">3</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pri_reg</span> <span class="o">=</span> <span class="n">QEIC_CIPZCC</span><span class="p">,</span>
		<span class="p">},</span>
	<span class="p">[</span><span class="mi">13</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="mh">0x00000008</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask_reg</span> <span class="o">=</span> <span class="n">QEIC_CIMR</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pri_code</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pri_reg</span> <span class="o">=</span> <span class="n">QEIC_CIPZCC</span><span class="p">,</span>
		<span class="p">},</span>
	<span class="p">[</span><span class="mi">14</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="mh">0x00000004</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask_reg</span> <span class="o">=</span> <span class="n">QEIC_CIMR</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pri_code</span> <span class="o">=</span> <span class="mi">5</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pri_reg</span> <span class="o">=</span> <span class="n">QEIC_CIPZCC</span><span class="p">,</span>
		<span class="p">},</span>
	<span class="p">[</span><span class="mi">15</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="mh">0x00000002</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask_reg</span> <span class="o">=</span> <span class="n">QEIC_CIMR</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pri_code</span> <span class="o">=</span> <span class="mi">6</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pri_reg</span> <span class="o">=</span> <span class="n">QEIC_CIPZCC</span><span class="p">,</span>
		<span class="p">},</span>
	<span class="p">[</span><span class="mi">20</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="mh">0x10000000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask_reg</span> <span class="o">=</span> <span class="n">QEIC_CRIMR</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pri_code</span> <span class="o">=</span> <span class="mi">3</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pri_reg</span> <span class="o">=</span> <span class="n">QEIC_CIPRTA</span><span class="p">,</span>
		<span class="p">},</span>
	<span class="p">[</span><span class="mi">25</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="mh">0x00800000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask_reg</span> <span class="o">=</span> <span class="n">QEIC_CRIMR</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pri_code</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pri_reg</span> <span class="o">=</span> <span class="n">QEIC_CIPRTB</span><span class="p">,</span>
		<span class="p">},</span>
	<span class="p">[</span><span class="mi">26</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="mh">0x00400000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask_reg</span> <span class="o">=</span> <span class="n">QEIC_CRIMR</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pri_code</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pri_reg</span> <span class="o">=</span> <span class="n">QEIC_CIPRTB</span><span class="p">,</span>
		<span class="p">},</span>
	<span class="p">[</span><span class="mi">27</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="mh">0x00200000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask_reg</span> <span class="o">=</span> <span class="n">QEIC_CRIMR</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pri_code</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pri_reg</span> <span class="o">=</span> <span class="n">QEIC_CIPRTB</span><span class="p">,</span>
		<span class="p">},</span>
	<span class="p">[</span><span class="mi">28</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="mh">0x00100000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask_reg</span> <span class="o">=</span> <span class="n">QEIC_CRIMR</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pri_code</span> <span class="o">=</span> <span class="mi">3</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pri_reg</span> <span class="o">=</span> <span class="n">QEIC_CIPRTB</span><span class="p">,</span>
		<span class="p">},</span>
	<span class="p">[</span><span class="mi">32</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="mh">0x80000000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask_reg</span> <span class="o">=</span> <span class="n">QEIC_CIMR</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pri_code</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pri_reg</span> <span class="o">=</span> <span class="n">QEIC_CIPXCC</span><span class="p">,</span>
		<span class="p">},</span>
	<span class="p">[</span><span class="mi">33</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="mh">0x40000000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask_reg</span> <span class="o">=</span> <span class="n">QEIC_CIMR</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pri_code</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pri_reg</span> <span class="o">=</span> <span class="n">QEIC_CIPXCC</span><span class="p">,</span>
		<span class="p">},</span>
	<span class="p">[</span><span class="mi">34</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="mh">0x20000000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask_reg</span> <span class="o">=</span> <span class="n">QEIC_CIMR</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pri_code</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pri_reg</span> <span class="o">=</span> <span class="n">QEIC_CIPXCC</span><span class="p">,</span>
		<span class="p">},</span>
	<span class="p">[</span><span class="mi">35</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="mh">0x10000000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask_reg</span> <span class="o">=</span> <span class="n">QEIC_CIMR</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pri_code</span> <span class="o">=</span> <span class="mi">3</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pri_reg</span> <span class="o">=</span> <span class="n">QEIC_CIPXCC</span><span class="p">,</span>
		<span class="p">},</span>
	<span class="p">[</span><span class="mi">36</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="mh">0x08000000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask_reg</span> <span class="o">=</span> <span class="n">QEIC_CIMR</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pri_code</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pri_reg</span> <span class="o">=</span> <span class="n">QEIC_CIPXCC</span><span class="p">,</span>
		<span class="p">},</span>
	<span class="p">[</span><span class="mi">40</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="mh">0x00800000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask_reg</span> <span class="o">=</span> <span class="n">QEIC_CIMR</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pri_code</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pri_reg</span> <span class="o">=</span> <span class="n">QEIC_CIPYCC</span><span class="p">,</span>
		<span class="p">},</span>
	<span class="p">[</span><span class="mi">41</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="mh">0x00400000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask_reg</span> <span class="o">=</span> <span class="n">QEIC_CIMR</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pri_code</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pri_reg</span> <span class="o">=</span> <span class="n">QEIC_CIPYCC</span><span class="p">,</span>
		<span class="p">},</span>
	<span class="p">[</span><span class="mi">42</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="mh">0x00200000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask_reg</span> <span class="o">=</span> <span class="n">QEIC_CIMR</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pri_code</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pri_reg</span> <span class="o">=</span> <span class="n">QEIC_CIPYCC</span><span class="p">,</span>
		<span class="p">},</span>
	<span class="p">[</span><span class="mi">43</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="mh">0x00100000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask_reg</span> <span class="o">=</span> <span class="n">QEIC_CIMR</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pri_code</span> <span class="o">=</span> <span class="mi">3</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pri_reg</span> <span class="o">=</span> <span class="n">QEIC_CIPYCC</span><span class="p">,</span>
		<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">u32</span> <span class="nf">qe_ic_read</span><span class="p">(</span><span class="k">volatile</span> <span class="n">__be32</span>  <span class="n">__iomem</span> <span class="o">*</span> <span class="n">base</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">in_be32</span><span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="p">(</span><span class="n">reg</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">qe_ic_write</span><span class="p">(</span><span class="k">volatile</span> <span class="n">__be32</span>  <span class="n">__iomem</span> <span class="o">*</span> <span class="n">base</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg</span><span class="p">,</span>
			       <span class="n">u32</span> <span class="n">value</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">out_be32</span><span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="p">(</span><span class="n">reg</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">),</span> <span class="n">value</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="k">struct</span> <span class="n">qe_ic</span> <span class="o">*</span><span class="nf">qe_ic_from_irq</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">virq</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">irq_get_chip_data</span><span class="p">(</span><span class="n">virq</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="k">struct</span> <span class="n">qe_ic</span> <span class="o">*</span><span class="nf">qe_ic_from_irq_data</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">irq_data_get_irq_chip_data</span><span class="p">(</span><span class="n">d</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">qe_ic_unmask_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">qe_ic</span> <span class="o">*</span><span class="n">qe_ic</span> <span class="o">=</span> <span class="n">qe_ic_from_irq_data</span><span class="p">(</span><span class="n">d</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">src</span> <span class="o">=</span> <span class="n">irqd_to_hwirq</span><span class="p">(</span><span class="n">d</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">temp</span><span class="p">;</span>

	<span class="n">raw_spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">qe_ic_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="n">temp</span> <span class="o">=</span> <span class="n">qe_ic_read</span><span class="p">(</span><span class="n">qe_ic</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">,</span> <span class="n">qe_ic_info</span><span class="p">[</span><span class="n">src</span><span class="p">].</span><span class="n">mask_reg</span><span class="p">);</span>
	<span class="n">qe_ic_write</span><span class="p">(</span><span class="n">qe_ic</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">,</span> <span class="n">qe_ic_info</span><span class="p">[</span><span class="n">src</span><span class="p">].</span><span class="n">mask_reg</span><span class="p">,</span>
		    <span class="n">temp</span> <span class="o">|</span> <span class="n">qe_ic_info</span><span class="p">[</span><span class="n">src</span><span class="p">].</span><span class="n">mask</span><span class="p">);</span>

	<span class="n">raw_spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">qe_ic_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">qe_ic_mask_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">qe_ic</span> <span class="o">*</span><span class="n">qe_ic</span> <span class="o">=</span> <span class="n">qe_ic_from_irq_data</span><span class="p">(</span><span class="n">d</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">src</span> <span class="o">=</span> <span class="n">irqd_to_hwirq</span><span class="p">(</span><span class="n">d</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">temp</span><span class="p">;</span>

	<span class="n">raw_spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">qe_ic_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="n">temp</span> <span class="o">=</span> <span class="n">qe_ic_read</span><span class="p">(</span><span class="n">qe_ic</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">,</span> <span class="n">qe_ic_info</span><span class="p">[</span><span class="n">src</span><span class="p">].</span><span class="n">mask_reg</span><span class="p">);</span>
	<span class="n">qe_ic_write</span><span class="p">(</span><span class="n">qe_ic</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">,</span> <span class="n">qe_ic_info</span><span class="p">[</span><span class="n">src</span><span class="p">].</span><span class="n">mask_reg</span><span class="p">,</span>
		    <span class="n">temp</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">qe_ic_info</span><span class="p">[</span><span class="n">src</span><span class="p">].</span><span class="n">mask</span><span class="p">);</span>

	<span class="cm">/* Flush the above write before enabling interrupts; otherwise,</span>
<span class="cm">	 * spurious interrupts will sometimes happen.  To be 100% sure</span>
<span class="cm">	 * that the write has reached the device before interrupts are</span>
<span class="cm">	 * enabled, the mask register would have to be read back; however,</span>
<span class="cm">	 * this is not required for correctness, only to avoid wasting</span>
<span class="cm">	 * time on a large number of spurious interrupts.  In testing,</span>
<span class="cm">	 * a sync reduced the observed spurious interrupts to zero.</span>
<span class="cm">	 */</span>
	<span class="n">mb</span><span class="p">();</span>

	<span class="n">raw_spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">qe_ic_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irq_chip</span> <span class="n">qe_ic_irq_chip</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;QEIC&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_unmask</span> <span class="o">=</span> <span class="n">qe_ic_unmask_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_mask</span> <span class="o">=</span> <span class="n">qe_ic_mask_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_mask_ack</span> <span class="o">=</span> <span class="n">qe_ic_mask_irq</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">qe_ic_host_match</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_domain</span> <span class="o">*</span><span class="n">h</span><span class="p">,</span> <span class="k">struct</span> <span class="n">device_node</span> <span class="o">*</span><span class="n">node</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* Exact match, unless qe_ic node is NULL */</span>
	<span class="k">return</span> <span class="n">h</span><span class="o">-&gt;</span><span class="n">of_node</span> <span class="o">==</span> <span class="nb">NULL</span> <span class="o">||</span> <span class="n">h</span><span class="o">-&gt;</span><span class="n">of_node</span> <span class="o">==</span> <span class="n">node</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">qe_ic_host_map</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_domain</span> <span class="o">*</span><span class="n">h</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">virq</span><span class="p">,</span>
			  <span class="n">irq_hw_number_t</span> <span class="n">hw</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">qe_ic</span> <span class="o">*</span><span class="n">qe_ic</span> <span class="o">=</span> <span class="n">h</span><span class="o">-&gt;</span><span class="n">host_data</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">irq_chip</span> <span class="o">*</span><span class="n">chip</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">qe_ic_info</span><span class="p">[</span><span class="n">hw</span><span class="p">].</span><span class="n">mask</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;Can&#39;t map reserved IRQ</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="cm">/* Default chip */</span>
	<span class="n">chip</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">qe_ic</span><span class="o">-&gt;</span><span class="n">hc_irq</span><span class="p">;</span>

	<span class="n">irq_set_chip_data</span><span class="p">(</span><span class="n">virq</span><span class="p">,</span> <span class="n">qe_ic</span><span class="p">);</span>
	<span class="n">irq_set_status_flags</span><span class="p">(</span><span class="n">virq</span><span class="p">,</span> <span class="n">IRQ_LEVEL</span><span class="p">);</span>

	<span class="n">irq_set_chip_and_handler</span><span class="p">(</span><span class="n">virq</span><span class="p">,</span> <span class="n">chip</span><span class="p">,</span> <span class="n">handle_level_irq</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irq_domain_ops</span> <span class="n">qe_ic_host_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">match</span> <span class="o">=</span> <span class="n">qe_ic_host_match</span><span class="p">,</span>
	<span class="p">.</span><span class="n">map</span> <span class="o">=</span> <span class="n">qe_ic_host_map</span><span class="p">,</span>
	<span class="p">.</span><span class="n">xlate</span> <span class="o">=</span> <span class="n">irq_domain_xlate_onetwocell</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* Return an interrupt vector or NO_IRQ if no interrupt is pending. */</span>
<span class="kt">unsigned</span> <span class="kt">int</span> <span class="nf">qe_ic_get_low_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">qe_ic</span> <span class="o">*</span><span class="n">qe_ic</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">irq</span><span class="p">;</span>

	<span class="n">BUG_ON</span><span class="p">(</span><span class="n">qe_ic</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">);</span>

	<span class="cm">/* get the interrupt source vector. */</span>
	<span class="n">irq</span> <span class="o">=</span> <span class="n">qe_ic_read</span><span class="p">(</span><span class="n">qe_ic</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">,</span> <span class="n">QEIC_CIVEC</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">26</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">irq</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">NO_IRQ</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">irq_linear_revmap</span><span class="p">(</span><span class="n">qe_ic</span><span class="o">-&gt;</span><span class="n">irqhost</span><span class="p">,</span> <span class="n">irq</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* Return an interrupt vector or NO_IRQ if no interrupt is pending. */</span>
<span class="kt">unsigned</span> <span class="kt">int</span> <span class="nf">qe_ic_get_high_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">qe_ic</span> <span class="o">*</span><span class="n">qe_ic</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">irq</span><span class="p">;</span>

	<span class="n">BUG_ON</span><span class="p">(</span><span class="n">qe_ic</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">);</span>

	<span class="cm">/* get the interrupt source vector. */</span>
	<span class="n">irq</span> <span class="o">=</span> <span class="n">qe_ic_read</span><span class="p">(</span><span class="n">qe_ic</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">,</span> <span class="n">QEIC_CHIVEC</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">26</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">irq</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">NO_IRQ</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">irq_linear_revmap</span><span class="p">(</span><span class="n">qe_ic</span><span class="o">-&gt;</span><span class="n">irqhost</span><span class="p">,</span> <span class="n">irq</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">qe_ic_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">device_node</span> <span class="o">*</span><span class="n">node</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">flags</span><span class="p">,</span>
		<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">low_handler</span><span class="p">)(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="k">struct</span> <span class="n">irq_desc</span> <span class="o">*</span><span class="n">desc</span><span class="p">),</span>
		<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">high_handler</span><span class="p">)(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="k">struct</span> <span class="n">irq_desc</span> <span class="o">*</span><span class="n">desc</span><span class="p">))</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">qe_ic</span> <span class="o">*</span><span class="n">qe_ic</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">resource</span> <span class="n">res</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">temp</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ret</span><span class="p">,</span> <span class="n">high_active</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">of_address_to_resource</span><span class="p">(</span><span class="n">node</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">res</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">qe_ic</span> <span class="o">=</span> <span class="n">kzalloc</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">qe_ic</span><span class="p">),</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">qe_ic</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">qe_ic</span><span class="o">-&gt;</span><span class="n">irqhost</span> <span class="o">=</span> <span class="n">irq_domain_add_linear</span><span class="p">(</span><span class="n">node</span><span class="p">,</span> <span class="n">NR_QE_IC_INTS</span><span class="p">,</span>
					       <span class="o">&amp;</span><span class="n">qe_ic_host_ops</span><span class="p">,</span> <span class="n">qe_ic</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">qe_ic</span><span class="o">-&gt;</span><span class="n">irqhost</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">kfree</span><span class="p">(</span><span class="n">qe_ic</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">qe_ic</span><span class="o">-&gt;</span><span class="n">regs</span> <span class="o">=</span> <span class="n">ioremap</span><span class="p">(</span><span class="n">res</span><span class="p">.</span><span class="n">start</span><span class="p">,</span> <span class="n">resource_size</span><span class="p">(</span><span class="o">&amp;</span><span class="n">res</span><span class="p">));</span>

	<span class="n">qe_ic</span><span class="o">-&gt;</span><span class="n">hc_irq</span> <span class="o">=</span> <span class="n">qe_ic_irq_chip</span><span class="p">;</span>

	<span class="n">qe_ic</span><span class="o">-&gt;</span><span class="n">virq_high</span> <span class="o">=</span> <span class="n">irq_of_parse_and_map</span><span class="p">(</span><span class="n">node</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">qe_ic</span><span class="o">-&gt;</span><span class="n">virq_low</span> <span class="o">=</span> <span class="n">irq_of_parse_and_map</span><span class="p">(</span><span class="n">node</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">qe_ic</span><span class="o">-&gt;</span><span class="n">virq_low</span> <span class="o">==</span> <span class="n">NO_IRQ</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;Failed to map QE_IC low IRQ</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">kfree</span><span class="p">(</span><span class="n">qe_ic</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* default priority scheme is grouped. If spread mode is    */</span>
	<span class="cm">/* required, configure cicr accordingly.                    */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">QE_IC_SPREADMODE_GRP_W</span><span class="p">)</span>
		<span class="n">temp</span> <span class="o">|=</span> <span class="n">CICR_GWCC</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">QE_IC_SPREADMODE_GRP_X</span><span class="p">)</span>
		<span class="n">temp</span> <span class="o">|=</span> <span class="n">CICR_GXCC</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">QE_IC_SPREADMODE_GRP_Y</span><span class="p">)</span>
		<span class="n">temp</span> <span class="o">|=</span> <span class="n">CICR_GYCC</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">QE_IC_SPREADMODE_GRP_Z</span><span class="p">)</span>
		<span class="n">temp</span> <span class="o">|=</span> <span class="n">CICR_GZCC</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">QE_IC_SPREADMODE_GRP_RISCA</span><span class="p">)</span>
		<span class="n">temp</span> <span class="o">|=</span> <span class="n">CICR_GRTA</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">QE_IC_SPREADMODE_GRP_RISCB</span><span class="p">)</span>
		<span class="n">temp</span> <span class="o">|=</span> <span class="n">CICR_GRTB</span><span class="p">;</span>

	<span class="cm">/* choose destination signal for highest priority interrupt */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">QE_IC_HIGH_SIGNAL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">temp</span> <span class="o">|=</span> <span class="p">(</span><span class="n">SIGNAL_HIGH</span> <span class="o">&lt;&lt;</span> <span class="n">CICR_HPIT_SHIFT</span><span class="p">);</span>
		<span class="n">high_active</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">qe_ic_write</span><span class="p">(</span><span class="n">qe_ic</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">,</span> <span class="n">QEIC_CICR</span><span class="p">,</span> <span class="n">temp</span><span class="p">);</span>

	<span class="n">irq_set_handler_data</span><span class="p">(</span><span class="n">qe_ic</span><span class="o">-&gt;</span><span class="n">virq_low</span><span class="p">,</span> <span class="n">qe_ic</span><span class="p">);</span>
	<span class="n">irq_set_chained_handler</span><span class="p">(</span><span class="n">qe_ic</span><span class="o">-&gt;</span><span class="n">virq_low</span><span class="p">,</span> <span class="n">low_handler</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">qe_ic</span><span class="o">-&gt;</span><span class="n">virq_high</span> <span class="o">!=</span> <span class="n">NO_IRQ</span> <span class="o">&amp;&amp;</span>
			<span class="n">qe_ic</span><span class="o">-&gt;</span><span class="n">virq_high</span> <span class="o">!=</span> <span class="n">qe_ic</span><span class="o">-&gt;</span><span class="n">virq_low</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">irq_set_handler_data</span><span class="p">(</span><span class="n">qe_ic</span><span class="o">-&gt;</span><span class="n">virq_high</span><span class="p">,</span> <span class="n">qe_ic</span><span class="p">);</span>
		<span class="n">irq_set_chained_handler</span><span class="p">(</span><span class="n">qe_ic</span><span class="o">-&gt;</span><span class="n">virq_high</span><span class="p">,</span> <span class="n">high_handler</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">qe_ic_set_highest_priority</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">virq</span><span class="p">,</span> <span class="kt">int</span> <span class="n">high</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">qe_ic</span> <span class="o">*</span><span class="n">qe_ic</span> <span class="o">=</span> <span class="n">qe_ic_from_irq</span><span class="p">(</span><span class="n">virq</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">src</span> <span class="o">=</span> <span class="n">virq_to_hw</span><span class="p">(</span><span class="n">virq</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">temp</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">temp</span> <span class="o">=</span> <span class="n">qe_ic_read</span><span class="p">(</span><span class="n">qe_ic</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">,</span> <span class="n">QEIC_CICR</span><span class="p">);</span>

	<span class="n">temp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">CICR_HP_MASK</span><span class="p">;</span>
	<span class="n">temp</span> <span class="o">|=</span> <span class="n">src</span> <span class="o">&lt;&lt;</span> <span class="n">CICR_HP_SHIFT</span><span class="p">;</span>

	<span class="n">temp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">CICR_HPIT_MASK</span><span class="p">;</span>
	<span class="n">temp</span> <span class="o">|=</span> <span class="p">(</span><span class="n">high</span> <span class="o">?</span> <span class="n">SIGNAL_HIGH</span> <span class="o">:</span> <span class="n">SIGNAL_LOW</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">CICR_HPIT_SHIFT</span><span class="p">;</span>

	<span class="n">qe_ic_write</span><span class="p">(</span><span class="n">qe_ic</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">,</span> <span class="n">QEIC_CICR</span><span class="p">,</span> <span class="n">temp</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* Set Priority level within its group, from 1 to 8 */</span>
<span class="kt">int</span> <span class="nf">qe_ic_set_priority</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">virq</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">priority</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">qe_ic</span> <span class="o">*</span><span class="n">qe_ic</span> <span class="o">=</span> <span class="n">qe_ic_from_irq</span><span class="p">(</span><span class="n">virq</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">src</span> <span class="o">=</span> <span class="n">virq_to_hw</span><span class="p">(</span><span class="n">virq</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">temp</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">priority</span> <span class="o">&gt;</span> <span class="mi">8</span> <span class="o">||</span> <span class="n">priority</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">src</span> <span class="o">&gt;</span> <span class="mi">127</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">qe_ic_info</span><span class="p">[</span><span class="n">src</span><span class="p">].</span><span class="n">pri_reg</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="n">temp</span> <span class="o">=</span> <span class="n">qe_ic_read</span><span class="p">(</span><span class="n">qe_ic</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">,</span> <span class="n">qe_ic_info</span><span class="p">[</span><span class="n">src</span><span class="p">].</span><span class="n">pri_reg</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">priority</span> <span class="o">&lt;</span> <span class="mi">4</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">temp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mh">0x7</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="mi">32</span> <span class="o">-</span> <span class="n">priority</span> <span class="o">*</span> <span class="mi">3</span><span class="p">));</span>
		<span class="n">temp</span> <span class="o">|=</span> <span class="n">qe_ic_info</span><span class="p">[</span><span class="n">src</span><span class="p">].</span><span class="n">pri_code</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="mi">32</span> <span class="o">-</span> <span class="n">priority</span> <span class="o">*</span> <span class="mi">3</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">temp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mh">0x7</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="mi">24</span> <span class="o">-</span> <span class="n">priority</span> <span class="o">*</span> <span class="mi">3</span><span class="p">));</span>
		<span class="n">temp</span> <span class="o">|=</span> <span class="n">qe_ic_info</span><span class="p">[</span><span class="n">src</span><span class="p">].</span><span class="n">pri_code</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="mi">24</span> <span class="o">-</span> <span class="n">priority</span> <span class="o">*</span> <span class="mi">3</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">qe_ic_write</span><span class="p">(</span><span class="n">qe_ic</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">,</span> <span class="n">qe_ic_info</span><span class="p">[</span><span class="n">src</span><span class="p">].</span><span class="n">pri_reg</span><span class="p">,</span> <span class="n">temp</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* Set a QE priority to use high irq, only priority 1~2 can use high irq */</span>
<span class="kt">int</span> <span class="nf">qe_ic_set_high_priority</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">virq</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">priority</span><span class="p">,</span> <span class="kt">int</span> <span class="n">high</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">qe_ic</span> <span class="o">*</span><span class="n">qe_ic</span> <span class="o">=</span> <span class="n">qe_ic_from_irq</span><span class="p">(</span><span class="n">virq</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">src</span> <span class="o">=</span> <span class="n">virq_to_hw</span><span class="p">(</span><span class="n">virq</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">temp</span><span class="p">,</span> <span class="n">control_reg</span> <span class="o">=</span> <span class="n">QEIC_CICNR</span><span class="p">,</span> <span class="n">shift</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">priority</span> <span class="o">&gt;</span> <span class="mi">2</span> <span class="o">||</span> <span class="n">priority</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">qe_ic_info</span><span class="p">[</span><span class="n">src</span><span class="p">].</span><span class="n">pri_reg</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">QEIC_CIPZCC</span>:
		<span class="n">shift</span> <span class="o">=</span> <span class="n">CICNR_ZCC1T_SHIFT</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">QEIC_CIPWCC</span>:
		<span class="n">shift</span> <span class="o">=</span> <span class="n">CICNR_WCC1T_SHIFT</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">QEIC_CIPYCC</span>:
		<span class="n">shift</span> <span class="o">=</span> <span class="n">CICNR_YCC1T_SHIFT</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">QEIC_CIPXCC</span>:
		<span class="n">shift</span> <span class="o">=</span> <span class="n">CICNR_XCC1T_SHIFT</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">QEIC_CIPRTA</span>:
		<span class="n">shift</span> <span class="o">=</span> <span class="n">CRICR_RTA1T_SHIFT</span><span class="p">;</span>
		<span class="n">control_reg</span> <span class="o">=</span> <span class="n">QEIC_CRICR</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">QEIC_CIPRTB</span>:
		<span class="n">shift</span> <span class="o">=</span> <span class="n">CRICR_RTB1T_SHIFT</span><span class="p">;</span>
		<span class="n">control_reg</span> <span class="o">=</span> <span class="n">QEIC_CRICR</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">shift</span> <span class="o">+=</span> <span class="p">(</span><span class="mi">2</span> <span class="o">-</span> <span class="n">priority</span><span class="p">)</span> <span class="o">*</span> <span class="mi">2</span><span class="p">;</span>
	<span class="n">temp</span> <span class="o">=</span> <span class="n">qe_ic_read</span><span class="p">(</span><span class="n">qe_ic</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">,</span> <span class="n">control_reg</span><span class="p">);</span>
	<span class="n">temp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">SIGNAL_MASK</span> <span class="o">&lt;&lt;</span> <span class="n">shift</span><span class="p">);</span>
	<span class="n">temp</span> <span class="o">|=</span> <span class="p">(</span><span class="n">high</span> <span class="o">?</span> <span class="n">SIGNAL_HIGH</span> <span class="o">:</span> <span class="n">SIGNAL_LOW</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">shift</span><span class="p">;</span>
	<span class="n">qe_ic_write</span><span class="p">(</span><span class="n">qe_ic</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">,</span> <span class="n">control_reg</span><span class="p">,</span> <span class="n">temp</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">bus_type</span> <span class="n">qe_ic_subsys</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;qe_ic&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev_name</span> <span class="o">=</span> <span class="s">&quot;qe_ic&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">device</span> <span class="n">device_qe_ic</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">id</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">bus</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">qe_ic_subsys</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">init_qe_ic_sysfs</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">rc</span><span class="p">;</span>

	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_DEBUG</span> <span class="s">&quot;Registering qe_ic with sysfs...</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="n">rc</span> <span class="o">=</span> <span class="n">subsys_system_register</span><span class="p">(</span><span class="o">&amp;</span><span class="n">qe_ic_subsys</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rc</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;Failed registering qe_ic sys class</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">rc</span> <span class="o">=</span> <span class="n">device_register</span><span class="p">(</span><span class="o">&amp;</span><span class="n">device_qe_ic</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rc</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;Failed registering qe_ic sys device</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="n">subsys_initcall</span><span class="p">(</span><span class="n">init_qe_ic_sysfs</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
