git clone --depth 1 --no-tags https://github.com/rchoudhary/lc3bpv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/145639364
git clone --depth 1 --no-tags https://github.com/Patryk-Komar/SystemyWbudowane-Verilog-AlteraLabs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/146170685
git clone --depth 1 --no-tags https://github.com/isisgo/verilog_examples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/145639690
git clone --depth 1 --no-tags https://github.com/AaronTYin/O-HDL-OTM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/152271286
git clone --depth 1 --no-tags https://github.com/quan3969/DigitalFrequencyMeter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/145386071
git clone --depth 1 --no-tags https://github.com/ayushc13/32-bit-RISC-processor-using-HDL-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/145448602
git clone --depth 1 --no-tags https://github.com/NEO-JAMMA/Altair8800_Mister.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/143423202
git clone --depth 1 --no-tags https://github.com/shinesunnysom/Biofeedback-Game-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/145115186
git clone --depth 1 --no-tags https://github.com/Srambler/verilog_WAV_decode.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/148315627
git clone --depth 1 --no-tags https://github.com/AntonioRodCas/ClockDivider.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/149206874
git clone --depth 1 --no-tags https://github.com/yskab/vga_cam.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/149326127
git clone --depth 1 --no-tags https://github.com/lawrie/Risc16.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/145086965
git clone --depth 1 --no-tags https://github.com/DarkAce65/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/150482260
git clone --depth 1 --no-tags https://github.com/Emilylulu/Implementation-of-SDRAM-interface-with-a-parallel-bus-in-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/144211260
git clone --depth 1 --no-tags https://github.com/eeshan9815/SingleCycleCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/151397658
git clone --depth 1 --no-tags https://github.com/EECS150/fpga_labs_fa18.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/144891719
git clone --depth 1 --no-tags https://github.com/dvc94ch/migen-testcases.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/148197019
git clone --depth 1 --no-tags https://github.com/CGUSystemCourses/Comp_Org-2018.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/143900334
git clone --depth 1 --no-tags https://github.com/CompArchFA18/HW2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/148336102
git clone --depth 1 --no-tags https://github.com/mreza-kiani/CA-lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/152298463
git clone --depth 1 --no-tags https://github.com/AaronTYin/O-HDL-IC_CurriculumDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/152183157
git clone --depth 1 --no-tags https://github.com/MaxwellSiyuan/Mobile-Charger.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/151257012
git clone --depth 1 --no-tags https://github.com/xyzxinyizhang/16-bit-Half-Precision-Accelerator-Design-for-Convolution-Neural-Network.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/147420323
git clone --depth 1 --no-tags https://github.com/abhidronavalli/CNN-Solver-using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/146146736
git clone --depth 1 --no-tags https://github.com/mczero80/tf530.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/152590460
git clone --depth 1 --no-tags https://github.com/zywszr/ppu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/144352301
git clone --depth 1 --no-tags https://github.com/Navash914/Verilog-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/150113910
git clone --depth 1 --no-tags https://github.com/Angeladadd/MIPS_Pipeline_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/148774373
git clone --depth 1 --no-tags https://github.com/hhping/uart_code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/144436955
git clone --depth 1 --no-tags https://github.com/alecamaracm/Verilog-Game-Engine-with-PowerPoint-designer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/151986457
git clone --depth 1 --no-tags https://github.com/ClusterFights/star-crunch-cereal.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/150947952
git clone --depth 1 --no-tags https://github.com/LimSean/Full-Adder-Checker.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/151839065
git clone --depth 1 --no-tags https://github.com/dante150/Nexys4_DDR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/143380638
git clone --depth 1 --no-tags https://github.com/Emrys-Hong/SUTD-Minihardware-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/150851600
git clone --depth 1 --no-tags https://github.com/RonaldLopes/Bip-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/148705965
git clone --depth 1 --no-tags https://github.com/wunianchen/Verilog-Interview.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/143446457
git clone --depth 1 --no-tags https://github.com/jaskeeratbrar/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/149042503
git clone --depth 1 --no-tags https://github.com/paroque28/SimpleARMPipelinedWithCamera.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/148558845
git clone --depth 1 --no-tags https://github.com/hossamfadeel/256-Point_Parallel_FFT_DIF.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/146836405
git clone --depth 1 --no-tags https://github.com/luciana-t/INF-251.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/150505636
git clone --depth 1 --no-tags https://github.com/PEP9-vlog/pep9Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/144631594
git clone --depth 1 --no-tags https://github.com/vaseegoo/AXI3_VIP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/143436175
git clone --depth 1 --no-tags https://github.com/KeitetsuWorks/SDSoC-Zybo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/144724679
git clone --depth 1 --no-tags https://github.com/zhangshuai-neu/picorv32_security_component.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/152249767
git clone --depth 1 --no-tags https://github.com/RobertoAF/Computer-Architecture--Building-a-Microprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/145056811
git clone --depth 1 --no-tags https://github.com/yohanes-erwin/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/148253897
git clone --depth 1 --no-tags https://github.com/Mikevin/fpga-practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/147716776
git clone --depth 1 --no-tags https://github.com/marklin23/Intel-FPGA-IP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/145797400
git clone --depth 1 --no-tags https://github.com/kaofishy/MAX1000-QSPI-Flash.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/145241907
git clone --depth 1 --no-tags https://github.com/micky960/darpa_modules.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/147005975
git clone --depth 1 --no-tags https://github.com/rjlv2/Max_lloyd.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/147182089
git clone --depth 1 --no-tags https://github.com/odedyo/Carry_select_adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/148339492
git clone --depth 1 --no-tags https://github.com/hasanunlu/simple_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/146261002
git clone --depth 1 --no-tags https://github.com/tamapochi1/DigitalViolin.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/145957743
git clone --depth 1 --no-tags https://github.com/mauriciomc/GIT_CHARRUA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/146204236
git clone --depth 1 --no-tags https://github.com/rjw57/fpga-computer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/151416048
git clone --depth 1 --no-tags https://github.com/NeilVeira/directed_debugging.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/150027837
git clone --depth 1 --no-tags https://github.com/reisdev/INF251.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/150181968
git clone --depth 1 --no-tags https://github.com/zhanyl12/time-triggered-network.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/144376711
git clone --depth 1 --no-tags https://github.com/C-Elegans/ddr2_controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/145647212
git clone --depth 1 --no-tags https://github.com/rxg161230/4x4-RAM-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/148932798
git clone --depth 1 --no-tags https://github.com/Sammed98/CORDIC-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/149808123
git clone --depth 1 --no-tags https://github.com/zexalistic/figure-configuration-based-on-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/148194515
git clone --depth 1 --no-tags https://github.com/gasanchez10/ARQUI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/150588622
git clone --depth 1 --no-tags https://github.com/C-Elegans/yoshi-demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/145999428
git clone --depth 1 --no-tags https://github.com/ywtseng/Computer-Aided-VLSI-System-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/144822199
git clone --depth 1 --no-tags https://github.com/NhanNgocThien/digital-system-mini-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/145089703
git clone --depth 1 --no-tags https://github.com/AntonioRodCas/RegisterFile.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/152092347
git clone --depth 1 --no-tags https://github.com/xenonymdotcom/xrc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/149996360
git clone --depth 1 --no-tags https://github.com/buwanmei/Opensoc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/143842048
git clone --depth 1 --no-tags https://github.com/aryarenj/Full-Sequential-ATPG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/148506323
git clone --depth 1 --no-tags https://github.com/jnlarrain/lab-digitales.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/146801915
git clone --depth 1 --no-tags https://github.com/jgramsch/Laboratorio-digitales.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/146786960
git clone --depth 1 --no-tags https://github.com/AntonioRodCas/Sequential_Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/151476622
git clone --depth 1 --no-tags https://github.com/jievince/NSCSCC2-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/150585901
git clone --depth 1 --no-tags https://github.com/nikita-sh/CSC258.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/147284952
git clone --depth 1 --no-tags https://github.com/oaxelou/FPGAs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/151614001
git clone --depth 1 --no-tags https://github.com/ShengruiZhang/DigLogic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/147257706
git clone --depth 1 --no-tags https://github.com/mcleod-ideafix/fpga_training_modules.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/152129793
git clone --depth 1 --no-tags https://github.com/140591x/FYP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/150543216
git clone --depth 1 --no-tags https://github.com/hust-nj/vendor-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/150725993
git clone --depth 1 --no-tags https://github.com/kimchoyoung/FPGA-Doorlock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/143760145
git clone --depth 1 --no-tags https://github.com/hhping/SencondPCIEfibercard_PCIE20_V6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/144295106
git clone --depth 1 --no-tags https://github.com/rammiah/logical-circuit-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/152340628
git clone --depth 1 --no-tags https://github.com/brockboe/VHDL_Combination_Lock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/145539669
git clone --depth 1 --no-tags https://github.com/jrg94/EECS301.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/145179248
git clone --depth 1 --no-tags https://github.com/AntonioRodCas/bin2BCD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/148553645
git clone --depth 1 --no-tags https://github.com/Yayi98/BDD_Accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/149769583
git clone --depth 1 --no-tags https://github.com/vishnu-g97/Router1X_3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/145078130
git clone --depth 1 --no-tags https://github.com/vdtruong/single_block_sdc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/144079771
git clone --depth 1 --no-tags https://github.com/ChrisPVille/raisin64-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/151965464
git clone --depth 1 --no-tags https://github.com/Falanke21/csc-computer-organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/152318200
git clone --depth 1 --no-tags https://github.com/SunLibo33/FPGA-QQ-Video-Lesson.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/151504108
git clone --depth 1 --no-tags https://github.com/BrunoSalesCI/Washing-Machine-with-coin.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/152114294
git clone --depth 1 --no-tags https://github.com/cloudcalvin/oss-c-rtl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/152573907
git clone --depth 1 --no-tags https://github.com/arcred/AES.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/147292189
git clone --depth 1 --no-tags https://github.com/gafusss/MIPT-FPGA-Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/147097517
git clone --depth 1 --no-tags https://github.com/saunak1994/HybridDSPCore.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/147863680
git clone --depth 1 --no-tags https://github.com/BlackSpade741/snek.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/147357367
