module tb_sync_ram;

    parameter DATA_WIDTH = 8;
    parameter ADDR_WIDTH = 4;

    reg clk;
    reg we;
    reg [ADDR_WIDTH-1:0] addr;
    reg [DATA_WIDTH-1:0] din;
    wire [DATA_WIDTH-1:0] dout;

    sync_ram #(DATA_WIDTH, ADDR_WIDTH) uut (
        .clk(clk),
        .we(we),
        .addr(addr),
        .din(din),
        .dout(dout)
    );

    initial begin
        clk = 0;
        forever #5 clk = ~clk;
    end

    initial begin
        $dumpfile("dump.vcd");       // <-- Add this line
        $dumpvars(0, tb_sync_ram);   // <-- And this one

        we = 0; addr = 0; din = 0;
        #10;

        we = 1;
        addr = 4'd3; din = 8'hA5;
        #10;

        addr = 4'd7; din = 8'h3C;
        #10;

        we = 0;
        addr = 4'd3;
        #10;

        addr = 4'd7;
        #10;

        addr = 4'd1;
        #10;

        $finish;
    end

endmodule
