// Seed: 962211333
module module_0 #(
    parameter id_4 = 32'd91
) (
    output uwire id_0
);
  logic [7:0] id_2;
  assign id_0 = id_2;
  logic id_3;
  logic _id_4;
  assign id_2 = id_2[id_4];
endmodule
module module_1 #(
    parameter id_0  = 32'd54,
    parameter id_17 = 32'd77,
    parameter id_7  = 32'd61
) (
    input supply0 _id_0,
    input wand id_1,
    output wire id_2,
    output tri0 id_3,
    input wire id_4,
    input uwire id_5
);
  specify
    (_id_7 *> id_8) = (id_4, -1'd0);
    (posedge id_9 => (id_10 +: id_8)) = (1'b0);
    if (1) (id_11 *> id_12) = ('b0);
    $setup(id_13, id_14, 1'b0);
  endspecify
  logic [7:0][-1 : id_7] id_15;
  ;
  wire id_16, _id_17;
  assign id_8 = id_4;
  wire id_18;
  module_0 modCall_1 (id_3);
  wire id_19;
  wire id_20;
  wire id_21;
  assign #(id_13, -1  : id_8  : id_16) id_12 = id_4;
  wire [id_17 : id_0] id_22, id_23;
  assign id_15[id_7] = id_9;
endmodule
