sim_seconds                                  0.182113                       # Number of seconds simulated
sim_ticks                                182112625000                       # Number of ticks simulated
final_tick                               4781867124500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                5001805                       # Simulator instruction rate (inst/s)
host_op_rate                                  5226469                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              560806044                       # Simulator tick rate (ticks/s)
host_mem_usage                                3429256                       # Number of bytes of host memory used
host_seconds                                   324.73                       # Real time elapsed on the host
sim_insts                                  1624254459                       # Number of instructions simulated
sim_ops                                    1697210602                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.pim_sys.voltage_domain.voltage               1                       # Voltage in Volts
system.pim_sys.clk_domain.clock                   500                       # Clock period in ticks
system.pim_sys.pim_memory.atomic_fadd_count            0                       # atomic fadd count
system.pim_sys.pim_memory.atomic_min_count            0                       # atomic min count
system.pim_sys.pim_memory.atomic_inc_count            0                       # atomic inc count
system.pim_sys.pim_memory.bytes_written::system.cpu7.data            1                       # Number of bytes written to this memory
system.pim_sys.pim_memory.bytes_written::total            1                       # Number of bytes written to this memory
system.pim_sys.pim_memory.num_writes::system.cpu7.data            1                       # Number of write requests responded to by this memory
system.pim_sys.pim_memory.num_writes::total            1                       # Number of write requests responded to by this memory
system.pim_sys.pim_memory.bw_write::system.cpu7.data            5                       # Write bandwidth from this memory (bytes/s)
system.pim_sys.pim_memory.bw_write::total            5                       # Write bandwidth from this memory (bytes/s)
system.pim_sys.pim_memory.bw_total::system.cpu7.data            5                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys.pim_memory.bw_total::total            5                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls05.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls05.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls05.atomic_min_count                 0                       # atomic min count
system.mem_ctrls05.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls05.bytes_read::system.cpu0.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu0.data        33536                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu1.data        51968                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu2.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu2.data        28160                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu3.inst          512                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu3.data        52480                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu4.data        64000                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu5.inst          256                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu5.data        40704                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu6.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu6.data        55040                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu7.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu7.data        61696                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::total           400896                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu0.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu2.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu3.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu5.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu6.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu7.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::total        13312                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_written::writebacks       195584                       # Number of bytes written to this memory
system.mem_ctrls05.bytes_written::total        195584                       # Number of bytes written to this memory
system.mem_ctrls05.num_reads::system.cpu0.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu0.data          131                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu1.data          203                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu2.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu2.data          110                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu3.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu3.data          205                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu4.data          250                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu5.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu5.data          159                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu6.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu6.data          215                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu7.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu7.data          241                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::total              1566                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_writes::writebacks          764                       # Number of write requests responded to by this memory
system.mem_ctrls05.num_writes::total              764                       # Number of write requests responded to by this memory
system.mem_ctrls05.bw_read::system.cpu0.inst        12652                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu0.data       184150                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu1.data       285362                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu2.inst        22492                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu2.data       154630                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu3.inst         2811                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu3.data       288173                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu4.data       351431                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu5.inst         1406                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu5.data       223510                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu6.inst        21086                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu6.data       302231                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu7.inst        12652                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu7.data       338779                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::total             2201363                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu0.inst        12652                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu2.inst        22492                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu3.inst         2811                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu5.inst         1406                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu6.inst        21086                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu7.inst        12652                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::total          73098                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_write::writebacks       1073973                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_write::total            1073973                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_total::writebacks       1073973                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu0.inst        12652                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu0.data       184150                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu1.data       285362                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu2.inst        22492                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu2.data       154630                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu3.inst         2811                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu3.data       288173                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu4.data       351431                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu5.inst         1406                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu5.data       223510                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu6.inst        21086                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu6.data       302231                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu7.inst        12652                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu7.data       338779                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::total            3275336                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.readReqs                      1566                       # Number of read requests accepted
system.mem_ctrls05.writeReqs                      764                       # Number of write requests accepted
system.mem_ctrls05.readBursts                   12528                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls05.writeBursts                   6112                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls05.bytesReadDRAM               400896                       # Total number of bytes read from DRAM
system.mem_ctrls05.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls05.bytesWritten                195584                       # Total number of bytes written to DRAM
system.mem_ctrls05.bytesReadSys                400896                       # Total read bytes from the system interface side
system.mem_ctrls05.bytesWrittenSys             195584                       # Total written bytes from the system interface side
system.mem_ctrls05.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls05.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls05.neitherReadNorWriteReqs            4                       # Number of requests that are neither read nor write
system.mem_ctrls05.perBankRdBursts::0            1568                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::1            1536                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::2            1552                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::3            1576                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::4            1600                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::5            1584                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::6            1536                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::7            1576                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::0             776                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::1             769                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::2             720                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::3             736                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::4             768                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::5             775                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::6             768                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::7             800                       # Per bank write bursts
system.mem_ctrls05.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls05.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls05.totGap                182037929000                       # Total gap between requests
system.mem_ctrls05.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::5               12528                       # Read request sizes (log2)
system.mem_ctrls05.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::5               6112                       # Write request sizes (log2)
system.mem_ctrls05.rdQLenPdf::0                  1531                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::1                  1534                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::2                  1535                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::3                  1535                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::4                  1540                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::5                  1540                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::6                  1542                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::7                  1545                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::8                    35                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::9                    32                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::10                   31                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::11                   31                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::12                   26                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::13                   26                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::14                   24                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::15                   21                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::15                  248                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::16                  248                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::17                  249                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::18                  249                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::19                  250                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::20                  250                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::21                  250                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::22                  250                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::23                  252                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::24                  252                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::25                  252                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::26                  252                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::27                  251                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::28                  251                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::29                  252                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::30                  261                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::31                  261                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::32                  261                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::33                  260                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::34                  260                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::35                  260                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::36                  260                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::37                  259                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::38                  250                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::39                    3                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::40                    3                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::41                    3                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::42                    3                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::43                    3                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::44                    3                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::45                    3                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::46                    3                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.bytesPerActivate::samples         2601                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::mean   229.327182                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::gmean   204.521788                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::stdev    67.079501                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::32-63          248      9.53%      9.53% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::64-95            8      0.31%      9.84% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::96-127           13      0.50%     10.34% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::128-159            5      0.19%     10.53% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::160-191           12      0.46%     11.00% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::192-223            8      0.31%     11.30% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::224-255          247      9.50%     20.80% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::256-287         2060     79.20%    100.00% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::total         2601                       # Bytes accessed per row activation
system.mem_ctrls05.rdPerTurnAround::samples          251                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::mean    49.689243                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::gmean    39.642754                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::stdev    36.590040                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::8-11            8      3.19%      3.19% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::16-19           19      7.57%     10.76% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::24-27           53     21.12%     31.87% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::32-35           48     19.12%     51.00% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::40-43           28     11.16%     62.15% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::48-51           15      5.98%     68.13% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::56-59           12      4.78%     72.91% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::64-67            7      2.79%     75.70% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::72-75            7      2.79%     78.49% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::80-83           11      4.38%     82.87% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::88-91            8      3.19%     86.06% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::96-99           15      5.98%     92.03% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::104-107            4      1.59%     93.63% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::112-115            2      0.80%     94.42% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::120-123            3      1.20%     95.62% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::136-139            4      1.59%     97.21% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::152-155            1      0.40%     97.61% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::160-163            1      0.40%     98.01% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::168-171            1      0.40%     98.41% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::184-187            2      0.80%     99.20% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::200-203            1      0.40%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::216-219            1      0.40%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::total          251                       # Reads before turning the bus around for writes
system.mem_ctrls05.wrPerTurnAround::samples          251                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::mean    24.350598                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::gmean    24.273282                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::stdev     2.032877                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::16              2      0.80%      0.80% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::18              1      0.40%      1.20% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::22              1      0.40%      1.59% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::24            233     92.83%     94.42% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::32             14      5.58%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::total          251                       # Writes before turning the bus around for reads
system.mem_ctrls05.totQLat                  362981672                       # Total ticks spent queuing
system.mem_ctrls05.totMemAccLat             575331272                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls05.totBusLat                 40089600                       # Total ticks spent in databus transfers
system.mem_ctrls05.avgQLat                   28973.63                       # Average queueing delay per DRAM burst
system.mem_ctrls05.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls05.avgMemAccLat              45923.63                       # Average memory access latency per DRAM burst
system.mem_ctrls05.avgRdBW                       2.20                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls05.avgWrBW                       1.07                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls05.avgRdBWSys                    2.20                       # Average system read bandwidth in MiByte/s
system.mem_ctrls05.avgWrBWSys                    1.07                       # Average system write bandwidth in MiByte/s
system.mem_ctrls05.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls05.busUtil                       0.03                       # Data bus utilization in percentage
system.mem_ctrls05.busUtilRead                   0.02                       # Data bus utilization in percentage for reads
system.mem_ctrls05.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls05.avgRdQLen                     8.23                       # Average read queue length when enqueuing
system.mem_ctrls05.avgWrQLen                    31.06                       # Average write queue length when enqueuing
system.mem_ctrls05.readRowHits                  10944                       # Number of row buffer hits during reads
system.mem_ctrls05.writeRowHits                  5095                       # Number of row buffer hits during writes
system.mem_ctrls05.readRowHitRate               87.36                       # Row buffer hit rate for reads
system.mem_ctrls05.writeRowHitRate              83.36                       # Row buffer hit rate for writes
system.mem_ctrls05.avgGap                 78127866.52                       # Average gap between requests
system.mem_ctrls05.pageHitRate                  86.05                       # Row buffer hit rate, read and write combined
system.mem_ctrls05.memoryStateTime::IDLE 165861503945                       # Time in different power states
system.mem_ctrls05.memoryStateTime::REF   16001751600                       # Time in different power states
system.mem_ctrls05.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls05.memoryStateTime::ACT     248972153                       # Time in different power states
system.mem_ctrls05.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls05.actEnergy::0               3184272                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::1          3258662.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::2          3297369.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::3          3322771.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.preEnergy::0               2148120                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::1               2198304                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::2               2224416                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::3               2241552                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.readEnergy::0         12024729.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::1         12380659.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::2         12528422.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::3         12301286.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.writeEnergy::0        5620700.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::1        5587107.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::2        5689958.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::3        5650145.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::0      31011129411.840000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::1      31011129411.840000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::2      31011129411.840000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::3      31011129411.840000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.actBackEnergy::0      9038622404.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::1      9039760963.199999                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::2      9040089502.080000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::3      9042580739.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.preBackEnergy::0      100076938992                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::1      100075940256                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::2      100075652064                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::3      100073466768.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.totalEnergy::0        140149668629.760010                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::1        140150255364.479980                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::2        140150611144.320007                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::3        140150692674.240021                       # Total energy per rank (pJ)
system.mem_ctrls05.averagePower::0          77.856922                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::1          77.857248                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::2          77.857446                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::3          77.857491                       # Core power per rank (mW)
system.mem_ctrls14.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls14.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls14.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls14.atomic_min_count                 0                       # atomic min count
system.mem_ctrls14.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls14.bytes_read::system.cpu0.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu0.data        31488                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu1.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu1.data        52224                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu2.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu2.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu2.data        28928                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu3.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu3.inst          512                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu3.data        49152                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu4.inst          256                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu4.data        64512                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu5.inst          512                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu5.data        44032                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu6.inst          768                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu6.data        54272                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu7.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu7.data        60672                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::total           394496                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu0.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu2.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu3.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu4.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu5.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu6.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu7.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::total         8448                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_written::writebacks       198144                       # Number of bytes written to this memory
system.mem_ctrls14.bytes_written::total        198144                       # Number of bytes written to this memory
system.mem_ctrls14.num_reads::system.cpu0.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu0.data          123                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu1.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu1.data          204                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu2.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu2.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu2.data          113                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu3.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu3.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu3.data          192                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu4.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu4.data          252                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu5.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu5.data          172                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu6.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu6.data          212                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu7.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu7.data          237                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::total              1541                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_writes::writebacks          774                       # Number of write requests responded to by this memory
system.mem_ctrls14.num_writes::total              774                       # Number of write requests responded to by this memory
system.mem_ctrls14.bw_read::system.cpu0.inst         9840                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu0.data       172904                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu1.dtb.walker         1406                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu1.data       286768                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu2.dtb.walker         1406                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu2.inst        16869                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu2.data       158847                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu3.dtb.walker         1406                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu3.inst         2811                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu3.data       269899                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu4.inst         1406                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu4.data       354242                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu5.inst         2811                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu5.data       241784                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu6.inst         4217                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu6.data       298013                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu7.inst         8434                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu7.data       333156                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::total             2166220                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu0.inst         9840                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu2.inst        16869                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu3.inst         2811                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu4.inst         1406                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu5.inst         2811                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu6.inst         4217                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu7.inst         8434                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::total          46389                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_write::writebacks       1088030                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_write::total            1088030                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_total::writebacks       1088030                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu0.inst         9840                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu0.data       172904                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu1.dtb.walker         1406                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu1.data       286768                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu2.dtb.walker         1406                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu2.inst        16869                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu2.data       158847                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu3.dtb.walker         1406                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu3.inst         2811                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu3.data       269899                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu4.inst         1406                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu4.data       354242                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu5.inst         2811                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu5.data       241784                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu6.inst         4217                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu6.data       298013                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu7.inst         8434                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu7.data       333156                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::total            3254250                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.readReqs                      1541                       # Number of read requests accepted
system.mem_ctrls14.writeReqs                      774                       # Number of write requests accepted
system.mem_ctrls14.readBursts                   12328                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls14.writeBursts                   6192                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls14.bytesReadDRAM               394272                       # Total number of bytes read from DRAM
system.mem_ctrls14.bytesReadWrQ                   224                       # Total number of bytes read from write queue
system.mem_ctrls14.bytesWritten                198400                       # Total number of bytes written to DRAM
system.mem_ctrls14.bytesReadSys                394496                       # Total read bytes from the system interface side
system.mem_ctrls14.bytesWrittenSys             198144                       # Total written bytes from the system interface side
system.mem_ctrls14.servicedByWrQ                    7                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls14.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls14.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls14.perBankRdBursts::0            1576                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::1            1560                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::2            1496                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::3            1537                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::4            1528                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::5            1568                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::6            1488                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::7            1568                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::0             746                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::1             784                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::2             768                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::3             761                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::4             757                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::5             776                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::6             808                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::7             800                       # Per bank write bursts
system.mem_ctrls14.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls14.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls14.totGap                182200091000                       # Total gap between requests
system.mem_ctrls14.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::5               12328                       # Read request sizes (log2)
system.mem_ctrls14.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::5               6192                       # Write request sizes (log2)
system.mem_ctrls14.rdQLenPdf::0                  1507                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::1                  1511                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::2                  1512                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::3                  1516                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::4                  1518                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::5                  1519                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::6                  1519                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::7                  1521                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::8                    34                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::9                    29                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::10                   28                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::11                   24                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::12                   22                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::13                   21                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::14                   21                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::15                   19                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::15                  250                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::16                  250                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::17                  250                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::18                  250                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::19                  250                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::20                  250                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::21                  250                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::22                  250                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::23                  254                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::24                  254                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::25                  254                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::26                  254                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::27                  254                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::28                  254                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::29                  262                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::30                  265                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::31                  266                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::32                  266                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::33                  267                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::34                  268                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::35                  269                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::36                  269                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::37                  261                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::38                  258                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::39                    4                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::40                    4                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::41                    3                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::42                    2                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::43                    1                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::44                    1                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::45                    1                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::46                    1                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.bytesPerActivate::samples         2606                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::mean   227.425940                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::gmean   201.558054                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::stdev    68.889979                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::32-63          258      9.90%      9.90% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::64-95           19      0.73%     10.63% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::96-127           13      0.50%     11.13% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::128-159            3      0.12%     11.24% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::160-191           14      0.54%     11.78% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::192-223           19      0.73%     12.51% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::224-255          250      9.59%     22.10% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::256-287         2030     77.90%    100.00% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::total         2606                       # Bytes accessed per row activation
system.mem_ctrls14.rdPerTurnAround::samples          255                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::mean    48.254902                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::stdev    37.905001                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::0-7             2      0.78%      0.78% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::8-15            9      3.53%      4.31% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::16-23           36     14.12%     18.43% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::24-31           36     14.12%     32.55% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::32-39           50     19.61%     52.16% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::40-47           24      9.41%     61.57% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::48-55           14      5.49%     67.06% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::56-63           14      5.49%     72.55% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::64-71           19      7.45%     80.00% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::72-79            8      3.14%     83.14% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::80-87            6      2.35%     85.49% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::88-95            6      2.35%     87.84% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::96-103            6      2.35%     90.20% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::104-111            7      2.75%     92.94% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::112-119            4      1.57%     94.51% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::120-127            1      0.39%     94.90% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::128-135            4      1.57%     96.47% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::136-143            3      1.18%     97.65% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::160-167            1      0.39%     98.04% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::168-175            1      0.39%     98.43% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::176-183            1      0.39%     98.82% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::192-199            1      0.39%     99.22% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::224-231            1      0.39%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::264-271            1      0.39%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::total          255                       # Reads before turning the bus around for writes
system.mem_ctrls14.wrPerTurnAround::samples          255                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::mean    24.313725                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::gmean    24.210173                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::stdev     2.333344                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::16              5      1.96%      1.96% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::24            236     92.55%     94.51% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::32             13      5.10%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::40              1      0.39%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::total          255                       # Writes before turning the bus around for reads
system.mem_ctrls14.totQLat                  373678334                       # Total ticks spent queuing
system.mem_ctrls14.totMemAccLat             582519284                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls14.totBusLat                 39427200                       # Total ticks spent in databus transfers
system.mem_ctrls14.avgQLat                   30328.57                       # Average queueing delay per DRAM burst
system.mem_ctrls14.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls14.avgMemAccLat              47278.57                       # Average memory access latency per DRAM burst
system.mem_ctrls14.avgRdBW                       2.16                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls14.avgWrBW                       1.09                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls14.avgRdBWSys                    2.17                       # Average system read bandwidth in MiByte/s
system.mem_ctrls14.avgWrBWSys                    1.09                       # Average system write bandwidth in MiByte/s
system.mem_ctrls14.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls14.busUtil                       0.03                       # Data bus utilization in percentage
system.mem_ctrls14.busUtilRead                   0.02                       # Data bus utilization in percentage for reads
system.mem_ctrls14.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls14.avgRdQLen                     8.17                       # Average read queue length when enqueuing
system.mem_ctrls14.avgWrQLen                    31.08                       # Average write queue length when enqueuing
system.mem_ctrls14.readRowHits                  10754                       # Number of row buffer hits during reads
system.mem_ctrls14.writeRowHits                  5161                       # Number of row buffer hits during writes
system.mem_ctrls14.readRowHitRate               87.28                       # Row buffer hit rate for reads
system.mem_ctrls14.writeRowHitRate              83.35                       # Row buffer hit rate for writes
system.mem_ctrls14.avgGap                 78704142.98                       # Average gap between requests
system.mem_ctrls14.pageHitRate                  85.97                       # Row buffer hit rate, read and write combined
system.mem_ctrls14.memoryStateTime::IDLE 165856371326                       # Time in different power states
system.mem_ctrls14.memoryStateTime::REF   16001751600                       # Time in different power states
system.mem_ctrls14.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls14.memoryStateTime::ACT     254104772                       # Time in different power states
system.mem_ctrls14.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls14.actEnergy::0          3199996.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::1               3178224                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::2          3310070.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::3          3261081.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.preEnergy::0               2158728                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::1               2144040                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::2               2232984                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::3               2199936                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.readEnergy::0         12332236.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::1         12017740.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::2             12405120                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::3         12048691.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.writeEnergy::0        5620285.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::1        5564298.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::2        5776220.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::3        5626920.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::0      31011129411.840000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::1      31011129411.840000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::2      31011129411.840000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::3      31011129411.840000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.actBackEnergy::0      9038013972.480000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::1      9038534523.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::2      9041044311.360001                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::3      9042997651.199999                       # Energy for active background per rank (pJ)
system.mem_ctrls14.preBackEnergy::0      100077472704                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::1      100077016080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::2      100074814512                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::3      100073101056                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.totalEnergy::0        140149927335.359985                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::1        140149584318.720001                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::2        140150712629.760010                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::3        140150364748.799988                       # Total energy per rank (pJ)
system.mem_ctrls14.averagePower::0          77.857066                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::1          77.856875                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::2          77.857502                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::3          77.857309                       # Core power per rank (mW)
system.mem_ctrls15.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls15.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls15.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls15.atomic_min_count                 0                       # atomic min count
system.mem_ctrls15.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls15.bytes_read::system.cpu0.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu0.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu0.data        32000                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.data        45824                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.data        29696                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu3.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu3.inst          512                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu3.data        52224                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu4.inst          512                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu4.data        68352                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu5.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu5.inst          512                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu5.data        43520                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu6.inst          768                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu6.data        54272                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu7.dtb.walker         1024                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu7.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu7.data        59904                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::total           399360                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu0.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu2.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu3.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu4.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu5.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu6.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu7.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::total        11008                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_written::writebacks       197632                       # Number of bytes written to this memory
system.mem_ctrls15.bytes_written::total        197632                       # Number of bytes written to this memory
system.mem_ctrls15.num_reads::system.cpu0.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu0.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu0.data          125                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.data          179                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.data          116                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu3.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu3.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu3.data          204                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu4.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu4.data          267                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu5.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu5.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu5.data          170                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu6.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu6.data          212                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu7.dtb.walker            4                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu7.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu7.data          234                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::total              1560                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_writes::writebacks          772                       # Number of write requests responded to by this memory
system.mem_ctrls15.num_writes::total              772                       # Number of write requests responded to by this memory
system.mem_ctrls15.bw_read::system.cpu0.dtb.walker         1406                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu0.inst        15463                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu0.data       175715                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.dtb.walker         1406                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.data       251625                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.dtb.walker         2811                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.inst        22492                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.data       163064                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu3.dtb.walker         1406                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu3.inst         2811                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu3.data       286768                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu4.inst         2811                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu4.data       375328                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu5.dtb.walker         1406                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu5.inst         2811                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu5.data       238973                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu6.inst         4217                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu6.data       298013                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu7.dtb.walker         5623                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu7.inst         9840                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu7.data       328939                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::total             2192929                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu0.inst        15463                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu2.inst        22492                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu3.inst         2811                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu4.inst         2811                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu5.inst         2811                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu6.inst         4217                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu7.inst         9840                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::total          60446                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_write::writebacks       1085219                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_write::total            1085219                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_total::writebacks       1085219                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.dtb.walker         1406                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.inst        15463                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.data       175715                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.dtb.walker         1406                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.data       251625                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.dtb.walker         2811                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.inst        22492                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.data       163064                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu3.dtb.walker         1406                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu3.inst         2811                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu3.data       286768                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu4.inst         2811                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu4.data       375328                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu5.dtb.walker         1406                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu5.inst         2811                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu5.data       238973                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu6.inst         4217                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu6.data       298013                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu7.dtb.walker         5623                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu7.inst         9840                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu7.data       328939                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::total            3278147                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.readReqs                      1560                       # Number of read requests accepted
system.mem_ctrls15.writeReqs                      772                       # Number of write requests accepted
system.mem_ctrls15.readBursts                   12480                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls15.writeBursts                   6176                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls15.bytesReadDRAM               399104                       # Total number of bytes read from DRAM
system.mem_ctrls15.bytesReadWrQ                   256                       # Total number of bytes read from write queue
system.mem_ctrls15.bytesWritten                197376                       # Total number of bytes written to DRAM
system.mem_ctrls15.bytesReadSys                399360                       # Total read bytes from the system interface side
system.mem_ctrls15.bytesWrittenSys             197632                       # Total written bytes from the system interface side
system.mem_ctrls15.servicedByWrQ                    8                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls15.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls15.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls15.perBankRdBursts::0            1544                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::1            1544                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::2            1528                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::3            1568                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::4            1568                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::5            1592                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::6            1528                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::7            1600                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::0             792                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::1             752                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::2             752                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::3             736                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::4             760                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::5             768                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::6             808                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::7             800                       # Per bank write bursts
system.mem_ctrls15.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls15.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls15.totGap                182206297000                       # Total gap between requests
system.mem_ctrls15.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::5               12480                       # Read request sizes (log2)
system.mem_ctrls15.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::5               6176                       # Write request sizes (log2)
system.mem_ctrls15.rdQLenPdf::0                  1523                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::1                  1527                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::2                  1529                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::3                  1531                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::4                  1531                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::5                  1532                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::6                  1533                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::7                  1535                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::8                    36                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::9                    32                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::10                   30                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::11                   28                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::12                   28                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::13                   27                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::14                   26                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::15                   24                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::15                  253                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::16                  253                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::17                  253                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::18                  253                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::19                  253                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::20                  253                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::21                  253                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::22                  253                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::23                  257                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::24                  257                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::25                  258                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::26                  258                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::27                  258                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::28                  259                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::29                  260                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::30                  264                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::31                  262                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::32                  262                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::33                  261                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::34                  261                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::35                  261                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::36                  260                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::37                  259                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::38                  255                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.bytesPerActivate::samples         2612                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::mean   228.361409                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::gmean   202.966010                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::stdev    68.038004                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::32-63          255      9.76%      9.76% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::64-95           13      0.50%     10.26% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::96-127           11      0.42%     10.68% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::128-159            7      0.27%     10.95% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::160-191           11      0.42%     11.37% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::192-223           13      0.50%     11.87% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::224-255          251      9.61%     21.48% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::256-287         2051     78.52%    100.00% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::total         2612                       # Bytes accessed per row activation
system.mem_ctrls15.rdPerTurnAround::samples          256                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::mean    48.312500                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::gmean    37.274329                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::stdev    40.426307                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::8-15           13      5.08%      5.08% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::16-23           30     11.72%     16.80% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::24-31           45     17.58%     34.38% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::32-39           44     17.19%     51.56% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::40-47           25      9.77%     61.33% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::48-55           21      8.20%     69.53% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::56-63           17      6.64%     76.17% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::64-71           13      5.08%     81.25% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::72-79            5      1.95%     83.20% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::80-87            8      3.12%     86.33% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::88-95            8      3.12%     89.45% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::96-103            2      0.78%     90.23% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::104-111            3      1.17%     91.41% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::112-119            4      1.56%     92.97% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::120-127            4      1.56%     94.53% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::128-135            5      1.95%     96.48% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::136-143            2      0.78%     97.27% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::144-151            2      0.78%     98.05% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::192-199            2      0.78%     98.83% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::216-223            1      0.39%     99.22% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::280-287            1      0.39%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::288-295            1      0.39%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::total          256                       # Reads before turning the bus around for writes
system.mem_ctrls15.wrPerTurnAround::samples          256                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::mean    24.093750                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::gmean    24.051432                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::stdev     1.460258                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::16              2      0.78%      0.78% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::19              1      0.39%      1.17% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::21              1      0.39%      1.56% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::24            246     96.09%     97.66% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::32              6      2.34%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::total          256                       # Writes before turning the bus around for reads
system.mem_ctrls15.totQLat                  365563680                       # Total ticks spent queuing
system.mem_ctrls15.totMemAccLat             576964080                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls15.totBusLat                 39910400                       # Total ticks spent in databus transfers
system.mem_ctrls15.avgQLat                   29310.75                       # Average queueing delay per DRAM burst
system.mem_ctrls15.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls15.avgMemAccLat              46260.75                       # Average memory access latency per DRAM burst
system.mem_ctrls15.avgRdBW                       2.19                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls15.avgWrBW                       1.08                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls15.avgRdBWSys                    2.19                       # Average system read bandwidth in MiByte/s
system.mem_ctrls15.avgWrBWSys                    1.09                       # Average system write bandwidth in MiByte/s
system.mem_ctrls15.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls15.busUtil                       0.03                       # Data bus utilization in percentage
system.mem_ctrls15.busUtilRead                   0.02                       # Data bus utilization in percentage for reads
system.mem_ctrls15.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls15.avgRdQLen                     8.31                       # Average read queue length when enqueuing
system.mem_ctrls15.avgWrQLen                    31.06                       # Average write queue length when enqueuing
system.mem_ctrls15.readRowHits                  10896                       # Number of row buffer hits during reads
system.mem_ctrls15.writeRowHits                  5132                       # Number of row buffer hits during writes
system.mem_ctrls15.readRowHitRate               87.36                       # Row buffer hit rate for reads
system.mem_ctrls15.writeRowHitRate              83.10                       # Row buffer hit rate for writes
system.mem_ctrls15.avgGap                 78133060.46                       # Average gap between requests
system.mem_ctrls15.pageHitRate                  85.95                       # Row buffer hit rate, read and write combined
system.mem_ctrls15.memoryStateTime::IDLE 165858579819                       # Time in different power states
system.mem_ctrls15.memoryStateTime::REF   16001751600                       # Time in different power states
system.mem_ctrls15.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls15.memoryStateTime::ACT     251896279                       # Time in different power states
system.mem_ctrls15.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls15.actEnergy::0          3219955.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::1          3206649.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::2          3336681.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::3          3266524.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.preEnergy::0               2172192                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::1               2163216                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::2               2250936                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::3               2203608                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.readEnergy::0         12310771.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::1         12212428.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::2         12508454.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::3         12188966.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.writeEnergy::0        5597061.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::1        5540659.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::2        5819351.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::3        5653877.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::0      31011129411.840000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::1      31011129411.840000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::2      31011129411.840000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::3      31011129411.840000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.actBackEnergy::0        9038603088                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::1      9039126375.360001                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::2      9041221056.959999                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::3      9041213888.640001                       # Energy for active background per rank (pJ)
system.mem_ctrls15.preBackEnergy::0      100076955936                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::1      100076496912                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::2      100074659472                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::3      100074665760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.totalEnergy::0        140149988415.359985                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::1        140149875652.799988                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::2        140150925363.839996                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::3        140150322037.440002                       # Total energy per rank (pJ)
system.mem_ctrls15.averagePower::0          77.857100                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::1          77.857037                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::2          77.857620                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::3          77.857285                       # Core power per rank (mW)
system.mem_ctrls00.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls00.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls00.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls00.atomic_min_count                 0                       # atomic min count
system.mem_ctrls00.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls00.bytes_read::system.cpu0.inst          768                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu0.data        35072                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu1.inst          256                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu1.data        51968                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.data        32256                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu3.inst          768                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu3.data        52480                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu4.inst          768                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu4.data        64768                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu5.inst          256                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu5.data        42240                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu6.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu6.data        56320                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu7.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu7.data        59392                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::total           403712                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu0.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu1.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu2.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu3.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu4.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu5.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu6.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu7.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::total         8960                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_written::writebacks       194816                       # Number of bytes written to this memory
system.mem_ctrls00.bytes_written::total        194816                       # Number of bytes written to this memory
system.mem_ctrls00.num_reads::system.cpu0.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu0.data          137                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu1.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu1.data          203                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.data          126                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu3.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu3.data          205                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu4.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu4.data          253                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu5.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu5.data          165                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu6.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu6.data          220                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu7.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu7.data          232                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::total              1577                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_writes::writebacks          761                       # Number of write requests responded to by this memory
system.mem_ctrls00.num_writes::total              761                       # Number of write requests responded to by this memory
system.mem_ctrls00.bw_read::system.cpu0.inst         4217                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu0.data       192584                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu1.inst         1406                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu1.data       285362                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.dtb.walker         1406                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.inst        18274                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.data       177121                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu3.inst         4217                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu3.data       288173                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu4.inst         4217                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu4.data       355648                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu5.inst         1406                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu5.data       231944                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu6.inst         7029                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu6.data       309259                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu7.inst         8434                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu7.data       326128                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::total             2216826                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu0.inst         4217                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu1.inst         1406                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu2.inst        18274                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu3.inst         4217                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu4.inst         4217                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu5.inst         1406                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu6.inst         7029                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu7.inst         8434                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::total          49200                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_write::writebacks       1069756                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_write::total            1069756                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_total::writebacks       1069756                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.inst         4217                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.data       192584                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu1.inst         1406                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu1.data       285362                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.dtb.walker         1406                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.inst        18274                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.data       177121                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu3.inst         4217                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu3.data       288173                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu4.inst         4217                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu4.data       355648                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu5.inst         1406                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu5.data       231944                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu6.inst         7029                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu6.data       309259                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu7.inst         8434                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu7.data       326128                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::total            3286582                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.readReqs                      1577                       # Number of read requests accepted
system.mem_ctrls00.writeReqs                      761                       # Number of write requests accepted
system.mem_ctrls00.readBursts                   12616                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls00.writeBursts                   6088                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls00.bytesReadDRAM               403456                       # Total number of bytes read from DRAM
system.mem_ctrls00.bytesReadWrQ                   256                       # Total number of bytes read from write queue
system.mem_ctrls00.bytesWritten                194304                       # Total number of bytes written to DRAM
system.mem_ctrls00.bytesReadSys                403712                       # Total read bytes from the system interface side
system.mem_ctrls00.bytesWrittenSys             194816                       # Total written bytes from the system interface side
system.mem_ctrls00.servicedByWrQ                    8                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls00.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls00.neitherReadNorWriteReqs       413016                       # Number of requests that are neither read nor write
system.mem_ctrls00.perBankRdBursts::0            1632                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::1            1560                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::2            1552                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::3            1504                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::4            1616                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::5            1568                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::6            1592                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::7            1584                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::0             728                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::1             736                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::2             744                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::3             752                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::4             768                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::5             793                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::6             752                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::7             799                       # Per bank write bursts
system.mem_ctrls00.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls00.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls00.totGap                182227804000                       # Total gap between requests
system.mem_ctrls00.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::5               12616                       # Read request sizes (log2)
system.mem_ctrls00.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::5               6088                       # Write request sizes (log2)
system.mem_ctrls00.rdQLenPdf::0                  1532                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::1                  1538                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::2                  1539                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::3                  1540                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::4                  1543                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::5                  1546                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::6                  1546                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::7                  1547                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::8                    44                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::9                    38                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::10                   37                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::11                   36                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::12                   33                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::13                   30                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::14                   30                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::15                   29                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::15                  251                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::16                  251                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::17                  251                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::18                  253                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::19                  253                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::20                  253                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::21                  253                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::22                  254                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::23                  254                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::24                  254                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::25                  255                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::26                  255                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::27                  255                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::28                  255                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::29                  255                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::30                  257                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::31                  256                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::32                  256                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::33                  255                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::34                  253                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::35                  253                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::36                  253                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::37                  253                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::38                  250                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.bytesPerActivate::samples         2604                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::mean   229.554531                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::gmean   204.854653                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::stdev    66.919333                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::32-63          245      9.41%      9.41% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::64-95           15      0.58%      9.98% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::96-127            8      0.31%     10.29% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::128-159            2      0.08%     10.37% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::160-191            9      0.35%     10.71% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::192-223           16      0.61%     11.33% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::224-255          240      9.22%     20.55% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::256-287         2069     79.45%    100.00% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::total         2604                       # Bytes accessed per row activation
system.mem_ctrls00.rdPerTurnAround::samples          252                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::mean    49.682540                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::stdev    40.326486                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::0-7             3      1.19%      1.19% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::8-15            8      3.17%      4.37% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::16-23           24      9.52%     13.89% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::24-31           60     23.81%     37.70% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::32-39           38     15.08%     52.78% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::40-47           23      9.13%     61.90% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::48-55           17      6.75%     68.65% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::56-63           12      4.76%     73.41% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::64-71            8      3.17%     76.59% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::72-79            7      2.78%     79.37% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::80-87           10      3.97%     83.33% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::88-95            4      1.59%     84.92% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::96-103            8      3.17%     88.10% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::104-111            6      2.38%     90.48% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::112-119            4      1.59%     92.06% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::120-127            5      1.98%     94.05% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::128-135            1      0.40%     94.44% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::136-143            6      2.38%     96.83% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::144-151            2      0.79%     97.62% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::152-159            1      0.40%     98.02% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::160-167            1      0.40%     98.41% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::176-183            1      0.40%     98.81% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::184-191            1      0.40%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::192-199            1      0.40%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::304-311            1      0.40%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::total          252                       # Reads before turning the bus around for writes
system.mem_ctrls00.wrPerTurnAround::samples          252                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::mean    24.095238                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::gmean    24.065218                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::stdev     1.265091                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::17              1      0.40%      0.40% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::19              1      0.40%      0.79% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::21              1      0.40%      1.19% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::23              1      0.40%      1.59% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::24            243     96.43%     98.02% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::32              5      1.98%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::total          252                       # Writes before turning the bus around for reads
system.mem_ctrls00.totQLat                  367378964                       # Total ticks spent queuing
system.mem_ctrls00.totMemAccLat             581084564                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls00.totBusLat                 40345600                       # Total ticks spent in databus transfers
system.mem_ctrls00.avgQLat                   29138.56                       # Average queueing delay per DRAM burst
system.mem_ctrls00.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls00.avgMemAccLat              46088.56                       # Average memory access latency per DRAM burst
system.mem_ctrls00.avgRdBW                       2.22                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls00.avgWrBW                       1.07                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls00.avgRdBWSys                    2.22                       # Average system read bandwidth in MiByte/s
system.mem_ctrls00.avgWrBWSys                    1.07                       # Average system write bandwidth in MiByte/s
system.mem_ctrls00.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls00.busUtil                       0.03                       # Data bus utilization in percentage
system.mem_ctrls00.busUtilRead                   0.02                       # Data bus utilization in percentage for reads
system.mem_ctrls00.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls00.avgRdQLen                     8.26                       # Average read queue length when enqueuing
system.mem_ctrls00.avgWrQLen                    30.63                       # Average write queue length when enqueuing
system.mem_ctrls00.readRowHits                  11014                       # Number of row buffer hits during reads
system.mem_ctrls00.writeRowHits                  5062                       # Number of row buffer hits during writes
system.mem_ctrls00.readRowHitRate               87.36                       # Row buffer hit rate for reads
system.mem_ctrls00.writeRowHitRate              83.15                       # Row buffer hit rate for writes
system.mem_ctrls00.avgGap                 77941746.79                       # Average gap between requests
system.mem_ctrls00.pageHitRate                  85.99                       # Row buffer hit rate, read and write combined
system.mem_ctrls00.memoryStateTime::IDLE 165858419708                       # Time in different power states
system.mem_ctrls00.memoryStateTime::REF   16001751600                       # Time in different power states
system.mem_ctrls00.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls00.memoryStateTime::ACT     252056390                       # Time in different power states
system.mem_ctrls00.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls00.actEnergy::0          3423772.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::1          3348777.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::2          3399580.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::3               3544128                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.preEnergy::0               2309688                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::1               2259096                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::2               2293368                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::3               2390880                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.readEnergy::0             13168896                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::1             12677184                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::2         12768038.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::3         13264243.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.writeEnergy::0        5958696.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::1        5749678.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::2             5899392                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::3        6031687.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::0      31011129411.840000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::1      31011129411.840000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::2      31011129411.840000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::3      31011129411.840000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.actBackEnergy::0      9039904384.320000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::1      9040345974.719999                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::2      9041630636.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::3      9044792521.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.preBackEnergy::0      100075814448.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::1      100075427088.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::2      100074300192                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::3      100071526608.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.totalEnergy::0        140151709297.920013                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::1        140150937210.240021                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::2        140151420619.200012                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::3        140152679480.640015                       # Total energy per rank (pJ)
system.mem_ctrls00.averagePower::0          77.858056                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::1          77.857627                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::2          77.857896                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::3          77.858595                       # Core power per rank (mW)
system.mem_ctrls04.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls04.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls04.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls04.atomic_min_count                 0                       # atomic min count
system.mem_ctrls04.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls04.bytes_read::system.cpu0.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu0.data        34304                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu1.data        49920                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu2.inst         4352                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu2.data        29696                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu3.data        52480                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu4.inst          256                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu4.data        57088                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu5.data        44544                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu6.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu6.data        58368                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu7.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu7.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu7.data        58112                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::total           397312                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu0.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu2.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu4.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu6.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu7.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::total        12544                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_written::writebacks       193792                       # Number of bytes written to this memory
system.mem_ctrls04.bytes_written::total        193792                       # Number of bytes written to this memory
system.mem_ctrls04.num_reads::system.cpu0.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu0.data          134                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu1.data          195                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu2.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu2.data          116                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu3.data          205                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu4.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu4.data          223                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu5.data          174                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu6.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu6.data          228                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu7.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu7.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu7.data          227                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::total              1552                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_writes::writebacks          757                       # Number of write requests responded to by this memory
system.mem_ctrls04.num_writes::total              757                       # Number of write requests responded to by this memory
system.mem_ctrls04.bw_read::system.cpu0.inst        12652                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu0.data       188367                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu1.data       274116                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu2.inst        23897                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu2.data       163064                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu3.data       288173                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu4.inst         1406                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu4.data       313476                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu5.data       244596                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu6.inst        15463                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu6.data       320505                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu7.dtb.walker         1406                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu7.inst        15463                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu7.data       319099                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::total             2181683                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu0.inst        12652                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu2.inst        23897                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu4.inst         1406                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu6.inst        15463                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu7.inst        15463                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::total          68880                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_write::writebacks       1064133                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_write::total            1064133                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_total::writebacks       1064133                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu0.inst        12652                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu0.data       188367                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu1.data       274116                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu2.inst        23897                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu2.data       163064                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu3.data       288173                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu4.inst         1406                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu4.data       313476                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu5.data       244596                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu6.inst        15463                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu6.data       320505                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu7.dtb.walker         1406                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu7.inst        15463                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu7.data       319099                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::total            3245816                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.readReqs                      1552                       # Number of read requests accepted
system.mem_ctrls04.writeReqs                      757                       # Number of write requests accepted
system.mem_ctrls04.readBursts                   12416                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls04.writeBursts                   6056                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls04.bytesReadDRAM               397088                       # Total number of bytes read from DRAM
system.mem_ctrls04.bytesReadWrQ                   224                       # Total number of bytes read from write queue
system.mem_ctrls04.bytesWritten                193536                       # Total number of bytes written to DRAM
system.mem_ctrls04.bytesReadSys                397312                       # Total read bytes from the system interface side
system.mem_ctrls04.bytesWrittenSys             193792                       # Total written bytes from the system interface side
system.mem_ctrls04.servicedByWrQ                    7                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls04.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls04.neitherReadNorWriteReqs           79                       # Number of requests that are neither read nor write
system.mem_ctrls04.perBankRdBursts::0            1544                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::1            1472                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::2            1576                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::3            1560                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::4            1608                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::5            1584                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::6            1529                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::7            1536                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::0             760                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::1             752                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::2             727                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::3             712                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::4             753                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::5             784                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::6             792                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::7             768                       # Per bank write bursts
system.mem_ctrls04.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls04.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls04.totGap                182112512000                       # Total gap between requests
system.mem_ctrls04.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::5               12416                       # Read request sizes (log2)
system.mem_ctrls04.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::5               6056                       # Write request sizes (log2)
system.mem_ctrls04.rdQLenPdf::0                  1515                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::1                  1516                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::2                  1518                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::3                  1518                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::4                  1521                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::5                  1524                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::6                  1526                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::7                  1529                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::8                    37                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::9                    35                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::10                   33                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::11                   33                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::12                   30                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::13                   27                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::14                   25                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::15                   22                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::15                  248                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::16                  248                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::17                  248                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::18                  248                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::19                  248                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::20                  248                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::21                  248                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::22                  248                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::23                  250                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::24                  250                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::25                  250                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::26                  250                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::27                  250                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::28                  250                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::29                  253                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::30                  258                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::31                  258                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::32                  258                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::33                  258                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::34                  258                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::35                  258                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::36                  258                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::37                  255                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::38                  250                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::40                    1                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::41                    1                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::42                    1                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::43                    1                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::44                    1                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::45                    1                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::46                    1                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.bytesPerActivate::samples         2580                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::mean   228.936434                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::gmean   203.862655                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::stdev    67.527754                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::32-63          247      9.57%      9.57% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::64-95           16      0.62%     10.19% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::96-127            7      0.27%     10.47% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::128-159            7      0.27%     10.74% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::160-191            6      0.23%     10.97% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::192-223           17      0.66%     11.63% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::224-255          242      9.38%     21.01% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::256-287         2038     78.99%    100.00% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::total         2580                       # Bytes accessed per row activation
system.mem_ctrls04.rdPerTurnAround::samples          250                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::mean    49.572000                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::stdev    37.380450                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::0-3             1      0.40%      0.40% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::8-11            8      3.20%      3.60% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::16-19           24      9.60%     13.20% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::24-27           53     21.20%     34.40% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::32-35           38     15.20%     49.60% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::40-43           25     10.00%     59.60% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::48-51           17      6.80%     66.40% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::56-59           17      6.80%     73.20% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::64-67           13      5.20%     78.40% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::72-75           10      4.00%     82.40% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::80-83            5      2.00%     84.40% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::88-91            6      2.40%     86.80% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::96-99            7      2.80%     89.60% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::104-107            4      1.60%     91.20% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::112-115            4      1.60%     92.80% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::120-123            3      1.20%     94.00% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::128-131            4      1.60%     95.60% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::136-139            2      0.80%     96.40% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::144-147            3      1.20%     97.60% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::152-155            1      0.40%     98.00% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::160-163            1      0.40%     98.40% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::176-179            1      0.40%     98.80% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::184-187            1      0.40%     99.20% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::192-195            1      0.40%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::232-235            1      0.40%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::total          250                       # Reads before turning the bus around for writes
system.mem_ctrls04.wrPerTurnAround::samples          250                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::mean    24.192000                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::gmean    24.132146                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::stdev     1.745659                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::16              3      1.20%      1.20% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::24            238     95.20%     96.40% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::32              9      3.60%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::total          250                       # Writes before turning the bus around for reads
system.mem_ctrls04.totQLat                  371149746                       # Total ticks spent queuing
system.mem_ctrls04.totMemAccLat             581482296                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls04.totBusLat                 39708800                       # Total ticks spent in databus transfers
system.mem_ctrls04.avgQLat                   29909.72                       # Average queueing delay per DRAM burst
system.mem_ctrls04.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls04.avgMemAccLat              46859.72                       # Average memory access latency per DRAM burst
system.mem_ctrls04.avgRdBW                       2.18                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls04.avgWrBW                       1.06                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls04.avgRdBWSys                    2.18                       # Average system read bandwidth in MiByte/s
system.mem_ctrls04.avgWrBWSys                    1.06                       # Average system write bandwidth in MiByte/s
system.mem_ctrls04.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls04.busUtil                       0.03                       # Data bus utilization in percentage
system.mem_ctrls04.busUtilRead                   0.02                       # Data bus utilization in percentage for reads
system.mem_ctrls04.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls04.avgRdQLen                     8.27                       # Average read queue length when enqueuing
system.mem_ctrls04.avgWrQLen                    31.28                       # Average write queue length when enqueuing
system.mem_ctrls04.readRowHits                  10839                       # Number of row buffer hits during reads
system.mem_ctrls04.writeRowHits                  5039                       # Number of row buffer hits during writes
system.mem_ctrls04.readRowHitRate               87.35                       # Row buffer hit rate for reads
system.mem_ctrls04.writeRowHitRate              83.21                       # Row buffer hit rate for writes
system.mem_ctrls04.avgGap                 78870728.45                       # Average gap between requests
system.mem_ctrls04.pageHitRate                  85.99                       # Row buffer hit rate, read and write combined
system.mem_ctrls04.memoryStateTime::IDLE 165862140053                       # Time in different power states
system.mem_ctrls04.memoryStateTime::REF   16001751600                       # Time in different power states
system.mem_ctrls04.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls04.memoryStateTime::ACT     248695847                       # Time in different power states
system.mem_ctrls04.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls04.actEnergy::0          3174595.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::1               3223584                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::2               3353616                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::3          3327004.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.preEnergy::0               2141592                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::1               2174640                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::2               2262360                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::3               2244408                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.readEnergy::0         11889446.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::1         12284313.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::2         12576345.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::3         12345715.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.writeEnergy::0        5600378.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::1        5573836.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::2        5750092.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::3        5683322.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::0      31011129411.840000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::1      31011129411.840000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::2      31011129411.840000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::3      31011129411.840000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.actBackEnergy::0      9039144378.240000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::1      9039219837.120001                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::2      9042074251.199999                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::3      9042696527.040001                       # Energy for active background per rank (pJ)
system.mem_ctrls04.preBackEnergy::0      100076481120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::1      100076414928.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::2      100073911056                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::3      100073365200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.totalEnergy::0        140149560922.559998                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::1        140150020551.360016                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::2        140151057133.440002                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::3        140150791589.760010                       # Total energy per rank (pJ)
system.mem_ctrls04.averagePower::0          77.856862                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::1          77.857118                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::2          77.857694                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::3          77.857546                       # Core power per rank (mW)
system.mem_ctrls03.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls03.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls03.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls03.atomic_min_count                 0                       # atomic min count
system.mem_ctrls03.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls03.bytes_read::system.cpu0.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu0.data        33024                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu1.inst          256                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu1.data        49664                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu2.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu2.data        29184                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu3.data        55296                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu4.inst          256                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu4.data        61440                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu5.inst          256                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu5.data        44800                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu6.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu6.data        55808                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu7.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu7.data        57856                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::total           399104                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu0.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu1.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu2.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu4.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu5.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu6.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu7.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::total        12032                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_written::writebacks       197376                       # Number of bytes written to this memory
system.mem_ctrls03.bytes_written::total        197376                       # Number of bytes written to this memory
system.mem_ctrls03.num_reads::system.cpu0.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu0.data          129                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu1.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu1.data          194                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu2.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu2.data          114                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu3.data          216                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu4.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu4.data          240                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu5.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu5.data          175                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu6.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu6.data          218                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu7.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu7.data          226                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::total              1559                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_writes::writebacks          771                       # Number of write requests responded to by this memory
system.mem_ctrls03.num_writes::total              771                       # Number of write requests responded to by this memory
system.mem_ctrls03.bw_read::system.cpu0.inst        14057                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu0.data       181338                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu1.inst         1406                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu1.data       272710                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu2.inst        22492                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu2.data       160252                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu3.data       303636                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu4.inst         1406                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu4.data       337374                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu5.inst         1406                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu5.data       246002                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu6.inst        12652                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu6.data       306448                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu7.inst        12652                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu7.data       317694                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::total             2191523                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu0.inst        14057                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu1.inst         1406                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu2.inst        22492                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu4.inst         1406                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu5.inst         1406                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu6.inst        12652                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu7.inst        12652                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::total          66069                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_write::writebacks       1083813                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_write::total            1083813                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_total::writebacks       1083813                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu0.inst        14057                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu0.data       181338                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu1.inst         1406                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu1.data       272710                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu2.inst        22492                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu2.data       160252                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu3.data       303636                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu4.inst         1406                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu4.data       337374                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu5.inst         1406                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu5.data       246002                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu6.inst        12652                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu6.data       306448                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu7.inst        12652                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu7.data       317694                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::total            3275336                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.readReqs                      1559                       # Number of read requests accepted
system.mem_ctrls03.writeReqs                      771                       # Number of write requests accepted
system.mem_ctrls03.readBursts                   12472                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls03.writeBursts                   6168                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls03.bytesReadDRAM               398400                       # Total number of bytes read from DRAM
system.mem_ctrls03.bytesReadWrQ                   704                       # Total number of bytes read from write queue
system.mem_ctrls03.bytesWritten                197120                       # Total number of bytes written to DRAM
system.mem_ctrls03.bytesReadSys                399104                       # Total read bytes from the system interface side
system.mem_ctrls03.bytesWrittenSys             197376                       # Total written bytes from the system interface side
system.mem_ctrls03.servicedByWrQ                   22                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls03.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls03.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls03.perBankRdBursts::0            1592                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::1            1504                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::2            1544                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::3            1576                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::4            1600                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::5            1544                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::6            1529                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::7            1561                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::0             776                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::1             784                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::2             744                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::3             751                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::4             737                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::5             776                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::6             768                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::7             824                       # Per bank write bursts
system.mem_ctrls03.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls03.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls03.totGap                182112680000                       # Total gap between requests
system.mem_ctrls03.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::5               12472                       # Read request sizes (log2)
system.mem_ctrls03.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::5               6168                       # Write request sizes (log2)
system.mem_ctrls03.rdQLenPdf::0                  1517                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::1                  1518                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::2                  1519                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::3                  1522                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::4                  1523                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::5                  1524                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::6                  1525                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::7                  1529                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::8                    41                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::9                    38                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::10                   37                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::11                   34                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::12                   33                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::13                   32                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::14                   31                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::15                   27                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::15                  253                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::16                  253                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::17                  253                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::18                  253                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::19                  253                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::20                  254                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::21                  254                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::22                  254                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::23                  253                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::24                  253                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::25                  254                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::26                  254                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::27                  254                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::28                  255                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::29                  257                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::30                  264                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::31                  264                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::32                  264                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::33                  263                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::34                  263                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::35                  263                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::36                  261                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::37                  259                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::38                  252                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::40                    1                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::41                    1                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::42                    1                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::43                    1                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::44                    1                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::45                    1                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::46                    1                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.bytesPerActivate::samples         2609                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::mean   228.256037                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::gmean   202.773122                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::stdev    68.190563                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::32-63          254      9.74%      9.74% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::64-95           19      0.73%     10.46% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::96-127            8      0.31%     10.77% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::128-159            4      0.15%     10.92% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::160-191           10      0.38%     11.31% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::192-223           18      0.69%     12.00% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::224-255          248      9.51%     21.50% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::256-287         2048     78.50%    100.00% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::total         2609                       # Bytes accessed per row activation
system.mem_ctrls03.rdPerTurnAround::samples          253                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::mean    49.177866                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::stdev    36.887807                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::0-3             1      0.40%      0.40% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::8-11            8      3.16%      3.56% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::16-19           30     11.86%     15.42% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::24-27           45     17.79%     33.20% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::32-35           43     17.00%     50.20% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::40-43           27     10.67%     60.87% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::48-51           14      5.53%     66.40% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::56-59           12      4.74%     71.15% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::64-67           16      6.32%     77.47% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::72-75           12      4.74%     82.21% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::80-83            6      2.37%     84.58% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::88-91           10      3.95%     88.54% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::96-99            4      1.58%     90.12% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::104-107            3      1.19%     91.30% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::112-115            4      1.58%     92.89% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::120-123            6      2.37%     95.26% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::128-131            2      0.79%     96.05% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::136-139            3      1.19%     97.23% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::144-147            1      0.40%     97.63% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::152-155            1      0.40%     98.02% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::168-171            2      0.79%     98.81% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::176-179            1      0.40%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::192-195            1      0.40%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::240-243            1      0.40%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::total          253                       # Reads before turning the bus around for writes
system.mem_ctrls03.wrPerTurnAround::samples          253                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::mean    24.347826                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::gmean    24.294443                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::stdev     1.749593                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::19              1      0.40%      0.40% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::21              1      0.40%      0.79% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::24            239     94.47%     95.26% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::32             12      4.74%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::total          253                       # Writes before turning the bus around for reads
system.mem_ctrls03.totQLat                  363298268                       # Total ticks spent queuing
system.mem_ctrls03.totMemAccLat             574325768                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls03.totBusLat                 39840000                       # Total ticks spent in databus transfers
system.mem_ctrls03.avgQLat                   29180.58                       # Average queueing delay per DRAM burst
system.mem_ctrls03.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls03.avgMemAccLat              46130.58                       # Average memory access latency per DRAM burst
system.mem_ctrls03.avgRdBW                       2.19                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls03.avgWrBW                       1.08                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls03.avgRdBWSys                    2.19                       # Average system read bandwidth in MiByte/s
system.mem_ctrls03.avgWrBWSys                    1.08                       # Average system write bandwidth in MiByte/s
system.mem_ctrls03.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls03.busUtil                       0.03                       # Data bus utilization in percentage
system.mem_ctrls03.busUtilRead                   0.02                       # Data bus utilization in percentage for reads
system.mem_ctrls03.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls03.avgRdQLen                     8.23                       # Average read queue length when enqueuing
system.mem_ctrls03.avgWrQLen                    31.01                       # Average write queue length when enqueuing
system.mem_ctrls03.readRowHits                  10875                       # Number of row buffer hits during reads
system.mem_ctrls03.writeRowHits                  5126                       # Number of row buffer hits during writes
system.mem_ctrls03.readRowHitRate               87.35                       # Row buffer hit rate for reads
system.mem_ctrls03.writeRowHitRate              83.11                       # Row buffer hit rate for writes
system.mem_ctrls03.avgGap                 78159948.50                       # Average gap between requests
system.mem_ctrls03.pageHitRate                  85.94                       # Row buffer hit rate, read and write combined
system.mem_ctrls03.memoryStateTime::IDLE 165859159046                       # Time in different power states
system.mem_ctrls03.memoryStateTime::REF   16001751600                       # Time in different power states
system.mem_ctrls03.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls03.memoryStateTime::ACT     251338468                       # Time in different power states
system.mem_ctrls03.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls03.actEnergy::0          3215721.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::1               3262896                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::2          3327609.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::3          3324585.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.preEnergy::0               2169336                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::1               2201160                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::2               2244816                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::3               2242776                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.readEnergy::0         12237388.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::1         12266342.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::2         12676684.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::3             12230400                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.writeEnergy::0        5653463.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::1        5587107.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::2        5670466.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::3        5729771.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::0      31011129411.840000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::1      31011129411.840000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::2      31011129411.840000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::3      31011129411.840000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.actBackEnergy::0      9038752856.640001                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::1      9041495587.199999                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::2      9040529341.440001                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::3      9041849953.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.preBackEnergy::0      100076826672                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::1      100074420768.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::2      100075268352                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::3      100074109920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.totalEnergy::0        140149984849.919983                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::1        140150363273.280029                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::2        140150846682.239990                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::3        140150616818.880005                       # Total energy per rank (pJ)
system.mem_ctrls03.averagePower::0          77.857096                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::1          77.857307                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::2          77.857575                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::3          77.857448                       # Core power per rank (mW)
system.realview.vram.atomic_fadd_count              0                       # atomic fadd count
system.realview.vram.atomic_min_count               0                       # atomic min count
system.realview.vram.atomic_inc_count               0                       # atomic inc count
system.mem_ctrls06.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls06.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls06.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls06.atomic_min_count                 0                       # atomic min count
system.mem_ctrls06.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls06.bytes_read::system.cpu0.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu0.data        32512                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu1.data        51456                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu2.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu2.data        28160                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu3.inst          256                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu3.data        52224                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu4.inst          512                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu4.data        60160                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu5.data        42496                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu6.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu6.data        58368                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu7.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu7.data        57856                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::total           393472                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu0.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu2.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu3.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu4.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu6.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu7.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::total        10240                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_written::writebacks       193792                       # Number of bytes written to this memory
system.mem_ctrls06.bytes_written::total        193792                       # Number of bytes written to this memory
system.mem_ctrls06.num_reads::system.cpu0.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu0.data          127                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu1.data          201                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu2.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu2.data          110                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu3.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu3.data          204                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu4.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu4.data          235                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu5.data          166                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu6.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu6.data          228                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu7.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu7.data          226                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::total              1537                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_writes::writebacks          757                       # Number of write requests responded to by this memory
system.mem_ctrls06.num_writes::total              757                       # Number of write requests responded to by this memory
system.mem_ctrls06.bw_read::system.cpu0.inst         5623                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu0.data       178527                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu1.data       282550                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu2.inst        28114                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu2.data       154630                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu3.inst         1406                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu3.data       286768                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu4.inst         2811                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu4.data       330345                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu5.data       233350                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu6.inst        12652                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu6.data       320505                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu7.inst         5623                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu7.data       317694                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::total             2160597                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu0.inst         5623                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu2.inst        28114                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu3.inst         1406                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu4.inst         2811                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu6.inst        12652                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu7.inst         5623                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::total          56229                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_write::writebacks       1064133                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_write::total            1064133                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_total::writebacks       1064133                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu0.inst         5623                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu0.data       178527                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu1.data       282550                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu2.inst        28114                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu2.data       154630                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu3.inst         1406                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu3.data       286768                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu4.inst         2811                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu4.data       330345                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu5.data       233350                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu6.inst        12652                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu6.data       320505                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu7.inst         5623                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu7.data       317694                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::total            3224730                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.readReqs                      1537                       # Number of read requests accepted
system.mem_ctrls06.writeReqs                      757                       # Number of write requests accepted
system.mem_ctrls06.readBursts                   12296                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls06.writeBursts                   6056                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls06.bytesReadDRAM               393472                       # Total number of bytes read from DRAM
system.mem_ctrls06.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls06.bytesWritten                194048                       # Total number of bytes written to DRAM
system.mem_ctrls06.bytesReadSys                393472                       # Total read bytes from the system interface side
system.mem_ctrls06.bytesWrittenSys             193792                       # Total written bytes from the system interface side
system.mem_ctrls06.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls06.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls06.neitherReadNorWriteReqs            5                       # Number of requests that are neither read nor write
system.mem_ctrls06.perBankRdBursts::0            1560                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::1            1504                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::2            1520                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::3            1504                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::4            1552                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::5            1568                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::6            1544                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::7            1544                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::0             752                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::1             744                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::2             720                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::3             767                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::4             760                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::5             777                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::6             760                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::7             784                       # Per bank write bursts
system.mem_ctrls06.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls06.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls06.totGap                182069467000                       # Total gap between requests
system.mem_ctrls06.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::5               12296                       # Read request sizes (log2)
system.mem_ctrls06.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::5               6056                       # Write request sizes (log2)
system.mem_ctrls06.rdQLenPdf::0                  1505                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::1                  1509                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::2                  1510                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::3                  1512                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::4                  1513                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::5                  1514                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::6                  1516                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::7                  1518                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::8                    32                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::9                    28                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::10                   27                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::11                   25                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::12                   24                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::13                   23                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::14                   21                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::15                   19                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::15                  249                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::16                  249                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::17                  249                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::18                  249                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::19                  249                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::20                  249                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::21                  249                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::22                  249                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::23                  252                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::24                  252                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::25                  252                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::26                  252                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::27                  252                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::28                  252                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::29                  255                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::30                  255                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::31                  255                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::32                  255                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::33                  255                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::34                  255                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::35                  255                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::36                  255                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::37                  252                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::38                  252                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::40                    1                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::41                    1                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::42                    1                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::43                    1                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::44                    1                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::45                    1                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::46                    1                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.bytesPerActivate::samples         2566                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::mean   228.963367                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::gmean   203.412519                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::stdev    67.846273                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::32-63          256      9.98%      9.98% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::64-95            8      0.31%     10.29% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::96-127            5      0.19%     10.48% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::128-159            4      0.16%     10.64% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::160-191            6      0.23%     10.87% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::192-223            9      0.35%     11.22% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::224-255          251      9.78%     21.01% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::256-287         2027     78.99%    100.00% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::total         2566                       # Bytes accessed per row activation
system.mem_ctrls06.rdPerTurnAround::samples          252                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::mean    48.761905                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::stdev    38.269214                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::0-3             2      0.79%      0.79% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::8-11            9      3.57%      4.37% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::16-19           26     10.32%     14.68% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::24-27           57     22.62%     37.30% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::32-35           36     14.29%     51.59% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::40-43           23      9.13%     60.71% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::48-51           22      8.73%     69.44% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::56-59            9      3.57%     73.02% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::64-67           11      4.37%     77.38% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::72-75           12      4.76%     82.14% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::80-83            8      3.17%     85.32% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::88-91            9      3.57%     88.89% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::96-99            3      1.19%     90.08% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::104-107            6      2.38%     92.46% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::112-115            2      0.79%     93.25% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::120-123            1      0.40%     93.65% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::136-139            5      1.98%     95.63% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::144-147            3      1.19%     96.83% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::152-155            1      0.40%     97.22% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::168-171            3      1.19%     98.41% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::176-179            1      0.40%     98.81% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::184-187            1      0.40%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::200-203            1      0.40%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::216-219            1      0.40%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::total          252                       # Reads before turning the bus around for writes
system.mem_ctrls06.wrPerTurnAround::samples          252                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::mean    24.063492                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::gmean    24.032384                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::stdev     1.235246                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::16              2      0.79%      0.79% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::24            246     97.62%     98.41% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::32              4      1.59%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::total          252                       # Writes before turning the bus around for reads
system.mem_ctrls06.totQLat                  355372952                       # Total ticks spent queuing
system.mem_ctrls06.totMemAccLat             563790152                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls06.totBusLat                 39347200                       # Total ticks spent in databus transfers
system.mem_ctrls06.avgQLat                   28901.51                       # Average queueing delay per DRAM burst
system.mem_ctrls06.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls06.avgMemAccLat              45851.51                       # Average memory access latency per DRAM burst
system.mem_ctrls06.avgRdBW                       2.16                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls06.avgWrBW                       1.07                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls06.avgRdBWSys                    2.16                       # Average system read bandwidth in MiByte/s
system.mem_ctrls06.avgWrBWSys                    1.06                       # Average system write bandwidth in MiByte/s
system.mem_ctrls06.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls06.busUtil                       0.03                       # Data bus utilization in percentage
system.mem_ctrls06.busUtilRead                   0.02                       # Data bus utilization in percentage for reads
system.mem_ctrls06.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls06.avgRdQLen                     8.20                       # Average read queue length when enqueuing
system.mem_ctrls06.avgWrQLen                    30.89                       # Average write queue length when enqueuing
system.mem_ctrls06.readRowHits                  10754                       # Number of row buffer hits during reads
system.mem_ctrls06.writeRowHits                  5040                       # Number of row buffer hits during writes
system.mem_ctrls06.readRowHitRate               87.46                       # Row buffer hit rate for reads
system.mem_ctrls06.writeRowHitRate              83.22                       # Row buffer hit rate for writes
system.mem_ctrls06.avgGap                 79367683.96                       # Average gap between requests
system.mem_ctrls06.pageHitRate                  86.06                       # Row buffer hit rate, read and write combined
system.mem_ctrls06.memoryStateTime::IDLE 165864641642                       # Time in different power states
system.mem_ctrls06.memoryStateTime::REF   16001751600                       # Time in different power states
system.mem_ctrls06.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls06.memoryStateTime::ACT     245834456                       # Time in different power states
system.mem_ctrls06.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls06.actEnergy::0          3195158.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::1          3195158.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::2          3285878.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::3          3356035.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.preEnergy::0               2155464                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::1               2155464                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::2               2216664                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::3               2263992                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.readEnergy::0         12221414.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::1         12036710.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::2         12368678.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::3         12476505.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.writeEnergy::0        5543976.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::1        5534023.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::2        5687055.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::3        5683322.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::0      31011129411.840000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::1      31011129411.840000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::2      31011129411.840000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::3      31011129411.840000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.actBackEnergy::0      9038319802.559999                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::1      9039581645.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::2      9040297109.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::3      9042921207.360001                       # Energy for active background per rank (pJ)
system.mem_ctrls06.preBackEnergy::0      100077204432                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::1      100076097552                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::2      100075469952                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::3      100073168112                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.totalEnergy::0        140149769660.160004                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::1        140149729966.079987                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::2        140150454749.760010                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::3        140150998586.880005                       # Total energy per rank (pJ)
system.mem_ctrls06.averagePower::0          77.856978                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::1          77.856956                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::2          77.857359                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::3          77.857661                       # Core power per rank (mW)
system.mem_ctrls09.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls09.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls09.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls09.atomic_min_count                 0                       # atomic min count
system.mem_ctrls09.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls09.bytes_read::system.cpu0.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu0.data        31744                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu1.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu1.data        49664                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu2.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu2.inst         5376                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu2.data        29696                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu3.inst          256                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu3.data        49664                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu4.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu4.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu4.data        64000                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu5.data        43264                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu6.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu6.data        53248                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu7.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu7.data        60928                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::total           393984                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu0.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu2.inst         5376                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu3.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu4.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu6.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu7.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::total        10752                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_written::writebacks       192000                       # Number of bytes written to this memory
system.mem_ctrls09.bytes_written::total        192000                       # Number of bytes written to this memory
system.mem_ctrls09.num_reads::system.cpu0.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu0.data          124                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu1.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu1.data          194                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu2.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu2.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu2.data          116                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu3.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu3.data          194                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu4.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu4.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu4.data          250                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu5.data          169                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu6.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu6.data          208                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu7.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu7.data          238                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::total              1539                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_writes::writebacks          750                       # Number of write requests responded to by this memory
system.mem_ctrls09.num_writes::total              750                       # Number of write requests responded to by this memory
system.mem_ctrls09.bw_read::system.cpu0.inst         5623                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu0.data       174310                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu1.dtb.walker         2811                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu1.data       272710                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu2.dtb.walker         1406                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu2.inst        29520                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu2.data       163064                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu3.inst         1406                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu3.data       272710                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu4.dtb.walker         1406                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu4.inst         7029                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu4.data       351431                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu5.data       237567                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu6.inst         7029                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu6.data       292390                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu7.inst         8434                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu7.data       334562                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::total             2163408                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu0.inst         5623                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu2.inst        29520                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu3.inst         1406                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu4.inst         7029                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu6.inst         7029                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu7.inst         8434                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::total          59040                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_write::writebacks       1054293                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_write::total            1054293                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_total::writebacks       1054293                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu0.inst         5623                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu0.data       174310                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu1.dtb.walker         2811                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu1.data       272710                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu2.dtb.walker         1406                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu2.inst        29520                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu2.data       163064                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu3.inst         1406                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu3.data       272710                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu4.dtb.walker         1406                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu4.inst         7029                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu4.data       351431                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu5.data       237567                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu6.inst         7029                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu6.data       292390                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu7.inst         8434                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu7.data       334562                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::total            3217701                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.readReqs                      1539                       # Number of read requests accepted
system.mem_ctrls09.writeReqs                      750                       # Number of write requests accepted
system.mem_ctrls09.readBursts                   12312                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls09.writeBursts                   6000                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls09.bytesReadDRAM               393728                       # Total number of bytes read from DRAM
system.mem_ctrls09.bytesReadWrQ                   256                       # Total number of bytes read from write queue
system.mem_ctrls09.bytesWritten                192256                       # Total number of bytes written to DRAM
system.mem_ctrls09.bytesReadSys                393984                       # Total read bytes from the system interface side
system.mem_ctrls09.bytesWrittenSys             192000                       # Total written bytes from the system interface side
system.mem_ctrls09.servicedByWrQ                    8                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls09.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls09.neitherReadNorWriteReqs       750948                       # Number of requests that are neither read nor write
system.mem_ctrls09.perBankRdBursts::0            1512                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::1            1512                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::2            1536                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::3            1512                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::4            1576                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::5            1552                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::6            1544                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::7            1560                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::0             768                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::1             753                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::2             736                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::3             688                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::4             712                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::5             807                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::6             792                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::7             752                       # Per bank write bursts
system.mem_ctrls09.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls09.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls09.totGap                182118322000                       # Total gap between requests
system.mem_ctrls09.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::5               12312                       # Read request sizes (log2)
system.mem_ctrls09.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::5               6000                       # Write request sizes (log2)
system.mem_ctrls09.rdQLenPdf::0                  1506                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::1                  1509                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::2                  1509                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::3                  1512                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::4                  1513                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::5                  1515                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::6                  1516                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::7                  1518                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::8                    32                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::9                    29                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::10                   29                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::11                   26                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::12                   25                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::13                   23                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::14                   22                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::15                   20                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::15                  245                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::16                  245                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::17                  245                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::18                  246                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::19                  246                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::20                  246                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::21                  246                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::22                  246                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::23                  248                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::24                  248                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::25                  248                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::26                  247                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::27                  247                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::28                  247                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::29                  250                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::30                  257                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::31                  257                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::32                  257                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::33                  257                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::34                  257                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::35                  257                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::36                  257                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::37                  254                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::38                  247                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.bytesPerActivate::samples         2558                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::mean   229.078968                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::gmean   204.160159                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::stdev    67.298825                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::32-63          244      9.54%      9.54% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::64-95           12      0.47%     10.01% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::96-127           11      0.43%     10.44% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::128-159            4      0.16%     10.59% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::160-191           11      0.43%     11.02% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::192-223           13      0.51%     11.53% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::224-255          242      9.46%     20.99% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::256-287         2021     79.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::total         2558                       # Bytes accessed per row activation
system.mem_ctrls09.rdPerTurnAround::samples          247                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::mean    49.781377                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::stdev    41.351959                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::0-3             5      2.02%      2.02% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::8-11            5      2.02%      4.05% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::16-19           28     11.34%     15.38% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::24-27           53     21.46%     36.84% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::32-35           36     14.57%     51.42% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::40-43           24      9.72%     61.13% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::48-51           20      8.10%     69.23% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::56-59           17      6.88%     76.11% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::64-67            8      3.24%     79.35% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::72-75            9      3.64%     83.00% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::80-83            5      2.02%     85.02% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::88-91            4      1.62%     86.64% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::96-99            3      1.21%     87.85% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::104-107            4      1.62%     89.47% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::112-115            1      0.40%     89.88% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::120-123            3      1.21%     91.09% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::128-131            8      3.24%     94.33% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::144-147            4      1.62%     95.95% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::152-155            2      0.81%     96.76% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::160-163            1      0.40%     97.17% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::168-171            1      0.40%     97.57% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::192-195            2      0.81%     98.38% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::200-203            3      1.21%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::208-211            1      0.40%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::total          247                       # Reads before turning the bus around for writes
system.mem_ctrls09.wrPerTurnAround::samples          247                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::mean    24.323887                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::gmean    24.269588                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::stdev     1.736843                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::16              1      0.40%      0.40% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::24            235     95.14%     95.55% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::32             11      4.45%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::total          247                       # Writes before turning the bus around for reads
system.mem_ctrls09.totQLat                  366384768                       # Total ticks spent queuing
system.mem_ctrls09.totMemAccLat             574937568                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls09.totBusLat                 39372800                       # Total ticks spent in databus transfers
system.mem_ctrls09.avgQLat                   29777.70                       # Average queueing delay per DRAM burst
system.mem_ctrls09.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls09.avgMemAccLat              46727.70                       # Average memory access latency per DRAM burst
system.mem_ctrls09.avgRdBW                       2.16                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls09.avgWrBW                       1.06                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls09.avgRdBWSys                    2.16                       # Average system read bandwidth in MiByte/s
system.mem_ctrls09.avgWrBWSys                    1.05                       # Average system write bandwidth in MiByte/s
system.mem_ctrls09.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls09.busUtil                       0.03                       # Data bus utilization in percentage
system.mem_ctrls09.busUtilRead                   0.02                       # Data bus utilization in percentage for reads
system.mem_ctrls09.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls09.avgRdQLen                     8.22                       # Average read queue length when enqueuing
system.mem_ctrls09.avgWrQLen                    31.15                       # Average write queue length when enqueuing
system.mem_ctrls09.readRowHits                  10751                       # Number of row buffer hits during reads
system.mem_ctrls09.writeRowHits                  5003                       # Number of row buffer hits during writes
system.mem_ctrls09.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls09.writeRowHitRate              83.38                       # Row buffer hit rate for writes
system.mem_ctrls09.avgGap                 79562394.93                       # Average gap between requests
system.mem_ctrls09.pageHitRate                  86.07                       # Row buffer hit rate, read and write combined
system.mem_ctrls09.memoryStateTime::IDLE 165864722737                       # Time in different power states
system.mem_ctrls09.memoryStateTime::REF   16001751600                       # Time in different power states
system.mem_ctrls09.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls09.memoryStateTime::ACT     245753361                       # Time in different power states
system.mem_ctrls09.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls09.actEnergy::0               3147984                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::1               3184272                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::2          3242332.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::3          3240518.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.preEnergy::0               2123640                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::1               2148120                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::2               2187288                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::3               2186064                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.readEnergy::0         11837529.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::1         12081638.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::2         12134054.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::3             12240384                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.writeEnergy::0        5501260.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::1        5510799.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::2        5613649.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::3        5613649.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::0      31011129411.840000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::1      31011129411.840000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::2      31011129411.840000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::3      31011129411.840000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.actBackEnergy::0      9038383277.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::1      9038781475.199999                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::2      9040000910.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::3      9039469743.360001                       # Energy for active background per rank (pJ)
system.mem_ctrls09.preBackEnergy::0      100077148752                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::1      100076799456                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::2      100075729776                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::3      100076195712                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.totalEnergy::0        140149271856                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::1        140149635172.799988                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::2        140150037423.359985                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::3        140150075483.519989                       # Total energy per rank (pJ)
system.mem_ctrls09.averagePower::0          77.856702                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::1          77.856904                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::2          77.857127                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::3          77.857148                       # Core power per rank (mW)
system.mem_ctrls02.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls02.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls02.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls02.atomic_min_count                 0                       # atomic min count
system.mem_ctrls02.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls02.bytes_read::system.cpu0.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu0.data        30720                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu1.data        46848                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu2.inst         6656                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu2.data        29184                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu3.inst          256                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu3.data        59136                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu4.data        64000                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu5.inst          256                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu5.data        50176                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu6.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu6.data        53760                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu7.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu7.data        56320                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::total           402432                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu0.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu2.inst         6656                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu3.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu5.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu6.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu7.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::total        12288                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_written::writebacks       196608                       # Number of bytes written to this memory
system.mem_ctrls02.bytes_written::total        196608                       # Number of bytes written to this memory
system.mem_ctrls02.num_reads::system.cpu0.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu0.data          120                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu1.data          183                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu2.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu2.data          114                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu3.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu3.data          231                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu4.data          250                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu5.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu5.data          196                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu6.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu6.data          210                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu7.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu7.data          220                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::total              1572                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_writes::writebacks          768                       # Number of write requests responded to by this memory
system.mem_ctrls02.num_writes::total              768                       # Number of write requests responded to by this memory
system.mem_ctrls02.bw_read::system.cpu0.inst         7029                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu0.data       168687                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu1.data       257247                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu2.inst        36549                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu2.data       160252                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu3.inst         1406                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu3.data       324722                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu4.data       351431                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu5.inst         1406                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu5.data       275522                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu6.inst         7029                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu6.data       295202                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu7.inst        14057                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu7.data       309259                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::total             2209797                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu0.inst         7029                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu2.inst        36549                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu3.inst         1406                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu5.inst         1406                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu6.inst         7029                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu7.inst        14057                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::total          67475                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_write::writebacks       1079596                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_write::total            1079596                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_total::writebacks       1079596                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu0.inst         7029                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu0.data       168687                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu1.data       257247                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu2.inst        36549                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu2.data       160252                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu3.inst         1406                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu3.data       324722                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu4.data       351431                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu5.inst         1406                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu5.data       275522                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu6.inst         7029                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu6.data       295202                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu7.inst        14057                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu7.data       309259                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::total            3289393                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.readReqs                      1572                       # Number of read requests accepted
system.mem_ctrls02.writeReqs                      768                       # Number of write requests accepted
system.mem_ctrls02.readBursts                   12576                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls02.writeBursts                   6144                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls02.bytesReadDRAM               401920                       # Total number of bytes read from DRAM
system.mem_ctrls02.bytesReadWrQ                   512                       # Total number of bytes read from write queue
system.mem_ctrls02.bytesWritten                196864                       # Total number of bytes written to DRAM
system.mem_ctrls02.bytesReadSys                402432                       # Total read bytes from the system interface side
system.mem_ctrls02.bytesWrittenSys             196608                       # Total written bytes from the system interface side
system.mem_ctrls02.servicedByWrQ                   16                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls02.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls02.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls02.perBankRdBursts::0            1568                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::1            1536                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::2            1544                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::3            1648                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::4            1576                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::5            1576                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::6            1560                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::7            1552                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::0             792                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::1             760                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::2             752                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::3             769                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::4             743                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::5             776                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::6             744                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::7             816                       # Per bank write bursts
system.mem_ctrls02.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls02.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls02.totGap                182264759000                       # Total gap between requests
system.mem_ctrls02.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::5               12576                       # Read request sizes (log2)
system.mem_ctrls02.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::5               6144                       # Write request sizes (log2)
system.mem_ctrls02.rdQLenPdf::0                  1522                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::1                  1526                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::2                  1530                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::3                  1532                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::4                  1533                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::5                  1535                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::6                  1538                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::7                  1540                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::8                    48                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::9                    44                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::10                   40                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::11                   38                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::12                   37                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::13                   35                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::14                   32                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::15                   30                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::15                  254                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::16                  254                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::17                  254                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::18                  255                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::19                  255                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::20                  255                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::21                  255                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::22                  255                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::23                  254                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::24                  255                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::25                  256                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::26                  256                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::27                  256                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::28                  256                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::29                  257                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::30                  259                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::31                  260                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::32                  259                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::33                  258                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::34                  257                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::35                  257                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::36                  257                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::37                  256                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::38                  254                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.bytesPerActivate::samples         2613                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::mean   229.155760                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::gmean   203.980764                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::stdev    67.468550                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::32-63          254      9.72%      9.72% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::64-95           11      0.42%     10.14% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::96-127            7      0.27%     10.41% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::128-159            5      0.19%     10.60% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::160-191            6      0.23%     10.83% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::192-223           12      0.46%     11.29% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::224-255          251      9.61%     20.90% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::256-287         2067     79.10%    100.00% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::total         2613                       # Bytes accessed per row activation
system.mem_ctrls02.rdPerTurnAround::samples          255                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::mean    49.192157                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::stdev    39.006035                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::0-7             3      1.18%      1.18% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::8-15            7      2.75%      3.92% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::16-23           28     10.98%     14.90% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::24-31           58     22.75%     37.65% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::32-39           37     14.51%     52.16% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::40-47           25      9.80%     61.96% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::48-55           14      5.49%     67.45% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::56-63           15      5.88%     73.33% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::64-71           11      4.31%     77.65% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::72-79            8      3.14%     80.78% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::80-87            6      2.35%     83.14% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::88-95            7      2.75%     85.88% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::96-103            9      3.53%     89.41% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::104-111            5      1.96%     91.37% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::112-119            3      1.18%     92.55% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::120-127            3      1.18%     93.73% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::128-135            5      1.96%     95.69% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::136-143            2      0.78%     96.47% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::144-151            1      0.39%     96.86% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::152-159            3      1.18%     98.04% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::160-167            1      0.39%     98.43% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::168-175            1      0.39%     98.82% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::200-207            2      0.78%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::256-263            1      0.39%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::total          255                       # Reads before turning the bus around for writes
system.mem_ctrls02.wrPerTurnAround::samples          255                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::mean    24.125490                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::gmean    24.107060                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::stdev     1.030985                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::21              1      0.39%      0.39% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::24            249     97.65%     98.04% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::27              1      0.39%     98.43% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::32              4      1.57%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::total          255                       # Writes before turning the bus around for reads
system.mem_ctrls02.totQLat                  372069252                       # Total ticks spent queuing
system.mem_ctrls02.totMemAccLat             584961252                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls02.totBusLat                 40192000                       # Total ticks spent in databus transfers
system.mem_ctrls02.avgQLat                   29623.35                       # Average queueing delay per DRAM burst
system.mem_ctrls02.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls02.avgMemAccLat              46573.35                       # Average memory access latency per DRAM burst
system.mem_ctrls02.avgRdBW                       2.21                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls02.avgWrBW                       1.08                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls02.avgRdBWSys                    2.21                       # Average system read bandwidth in MiByte/s
system.mem_ctrls02.avgWrBWSys                    1.08                       # Average system write bandwidth in MiByte/s
system.mem_ctrls02.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls02.busUtil                       0.03                       # Data bus utilization in percentage
system.mem_ctrls02.busUtilRead                   0.02                       # Data bus utilization in percentage for reads
system.mem_ctrls02.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls02.avgRdQLen                     8.28                       # Average read queue length when enqueuing
system.mem_ctrls02.avgWrQLen                    30.92                       # Average write queue length when enqueuing
system.mem_ctrls02.readRowHits                  10975                       # Number of row buffer hits during reads
system.mem_ctrls02.writeRowHits                  5124                       # Number of row buffer hits during writes
system.mem_ctrls02.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls02.writeRowHitRate              83.40                       # Row buffer hit rate for writes
system.mem_ctrls02.avgGap                 77890922.65                       # Average gap between requests
system.mem_ctrls02.pageHitRate                  86.07                       # Row buffer hit rate, read and write combined
system.mem_ctrls02.memoryStateTime::IDLE 165860344715                       # Time in different power states
system.mem_ctrls02.memoryStateTime::REF   16001751600                       # Time in different power states
system.mem_ctrls02.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls02.memoryStateTime::ACT     250131383                       # Time in different power states
system.mem_ctrls02.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls02.actEnergy::0          3212697.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::1          3337891.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::2          3360268.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::3          3368131.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.preEnergy::0               2167296                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::1               2251752                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::2               2266848                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::3               2272152                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.readEnergy::0             12340224                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::1         12847910.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::2         12656716.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::3             12584832                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.writeEnergy::0        5636874.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::1        5680419.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::2        5779537.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::3        5776220.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::0      31011129411.840000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::1      31011129411.840000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::2      31011129411.840000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::3      31011129411.840000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.actBackEnergy::0      9037791262.080000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::1      9039140328.959999                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::2      9040970658.240000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::3      9041930611.199999                       # Energy for active background per rank (pJ)
system.mem_ctrls02.preBackEnergy::0      100077668064                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::1      100076484672                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::2      100074879120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::3      100074037056                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.totalEnergy::0        140149945829.760010                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::1        140150872386.239990                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::2        140151042561.600006                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::3        140151098414.399994                       # Total energy per rank (pJ)
system.mem_ctrls02.averagePower::0          77.857076                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::1          77.857591                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::2          77.857686                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::3          77.857717                       # Core power per rank (mW)
system.mem_ctrls13.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls13.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls13.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls13.atomic_min_count                 0                       # atomic min count
system.mem_ctrls13.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls13.bytes_read::system.cpu0.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu0.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu0.data        33024                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu1.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu1.data        54784                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu2.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu2.data        28672                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu3.inst          512                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu3.data        52992                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu4.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu4.data        62464                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu5.inst          512                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu5.data        43264                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu6.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu6.data        52736                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu7.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu7.data        60160                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::total           399872                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu0.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu2.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu3.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu5.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu6.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu7.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::total        11008                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_written::writebacks       196352                       # Number of bytes written to this memory
system.mem_ctrls13.bytes_written::total        196352                       # Number of bytes written to this memory
system.mem_ctrls13.num_reads::system.cpu0.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu0.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu0.data          129                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu1.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu1.data          214                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu2.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu2.data          112                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu3.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu3.data          207                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu4.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu4.data          244                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu5.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu5.data          169                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu6.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu6.data          206                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu7.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu7.data          235                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::total              1562                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_writes::writebacks          767                       # Number of write requests responded to by this memory
system.mem_ctrls13.num_writes::total              767                       # Number of write requests responded to by this memory
system.mem_ctrls13.bw_read::system.cpu0.dtb.walker         1406                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu0.inst        12652                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu0.data       181338                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu1.dtb.walker         1406                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu1.data       300825                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu2.inst        18274                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu2.data       157441                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu3.inst         2811                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu3.data       290985                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu4.dtb.walker         1406                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu4.data       342997                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu5.inst         2811                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu5.data       237567                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu6.inst         8434                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu6.data       289579                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu7.inst        15463                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu7.data       330345                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::total             2195740                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu0.inst        12652                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu2.inst        18274                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu3.inst         2811                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu5.inst         2811                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu6.inst         8434                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu7.inst        15463                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::total          60446                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_write::writebacks       1078190                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_write::total            1078190                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_total::writebacks       1078190                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu0.dtb.walker         1406                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu0.inst        12652                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu0.data       181338                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu1.dtb.walker         1406                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu1.data       300825                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu2.inst        18274                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu2.data       157441                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu3.inst         2811                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu3.data       290985                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu4.dtb.walker         1406                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu4.data       342997                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu5.inst         2811                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu5.data       237567                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu6.inst         8434                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu6.data       289579                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu7.inst        15463                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu7.data       330345                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::total            3273930                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.readReqs                      1562                       # Number of read requests accepted
system.mem_ctrls13.writeReqs                      767                       # Number of write requests accepted
system.mem_ctrls13.readBursts                   12496                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls13.writeBursts                   6136                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls13.bytesReadDRAM               399360                       # Total number of bytes read from DRAM
system.mem_ctrls13.bytesReadWrQ                   512                       # Total number of bytes read from write queue
system.mem_ctrls13.bytesWritten                196608                       # Total number of bytes written to DRAM
system.mem_ctrls13.bytesReadSys                399872                       # Total read bytes from the system interface side
system.mem_ctrls13.bytesWrittenSys             196352                       # Total written bytes from the system interface side
system.mem_ctrls13.servicedByWrQ                   16                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls13.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls13.neitherReadNorWriteReqs            5                       # Number of requests that are neither read nor write
system.mem_ctrls13.perBankRdBursts::0            1512                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::1            1584                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::2            1544                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::3            1536                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::4            1552                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::5            1568                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::6            1544                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::7            1640                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::0             760                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::1             752                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::2             728                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::3             752                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::4             767                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::5             785                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::6             776                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::7             824                       # Per bank write bursts
system.mem_ctrls13.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls13.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls13.totGap                182256539000                       # Total gap between requests
system.mem_ctrls13.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::5               12496                       # Read request sizes (log2)
system.mem_ctrls13.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::5               6136                       # Write request sizes (log2)
system.mem_ctrls13.rdQLenPdf::0                  1522                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::1                  1526                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::2                  1528                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::3                  1528                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::4                  1528                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::5                  1531                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::6                  1532                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::7                  1532                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::8                    38                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::9                    34                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::10                   32                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::11                   32                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::12                   32                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::13                   29                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::14                   28                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::15                   28                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::15                  251                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::16                  251                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::17                  252                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::18                  252                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::19                  252                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::20                  252                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::21                  253                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::22                  253                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::23                  253                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::24                  253                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::25                  253                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::26                  255                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::27                  255                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::28                  255                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::29                  254                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::30                  262                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::31                  263                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::32                  263                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::33                  262                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::34                  260                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::35                  260                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::36                  260                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::37                  260                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::38                  252                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.bytesPerActivate::samples         2609                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::mean   228.427750                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::gmean   202.942064                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::stdev    68.075885                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::32-63          257      9.85%      9.85% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::64-95           11      0.42%     10.27% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::96-127            9      0.34%     10.62% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::128-159            9      0.34%     10.96% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::160-191           10      0.38%     11.35% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::192-223           10      0.38%     11.73% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::224-255          252      9.66%     21.39% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::256-287         2051     78.61%    100.00% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::total         2609                       # Bytes accessed per row activation
system.mem_ctrls13.rdPerTurnAround::samples          253                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::mean    49.138340                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::stdev    37.042669                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::0-3             2      0.79%      0.79% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::8-11           13      5.14%      5.93% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::16-19           26     10.28%     16.21% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::24-27           43     17.00%     33.20% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::32-35           43     17.00%     50.20% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::40-43           28     11.07%     61.26% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::48-51           18      7.11%     68.38% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::56-59            8      3.16%     71.54% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::64-67           13      5.14%     76.68% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::72-75            9      3.56%     80.24% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::80-83           10      3.95%     84.19% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::88-91            6      2.37%     86.56% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::96-99            4      1.58%     88.14% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::104-107            4      1.58%     89.72% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::112-115            7      2.77%     92.49% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::120-123            5      1.98%     94.47% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::128-131            4      1.58%     96.05% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::136-139            4      1.58%     97.63% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::144-147            1      0.40%     98.02% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::152-155            2      0.79%     98.81% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::160-163            1      0.40%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::200-203            1      0.40%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::216-219            1      0.40%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::total          253                       # Reads before turning the bus around for writes
system.mem_ctrls13.wrPerTurnAround::samples          253                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::mean    24.284585                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::gmean    24.227252                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::stdev     1.767778                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::16              1      0.40%      0.40% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::18              1      0.40%      0.79% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::22              1      0.40%      1.19% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::24            239     94.47%     95.65% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::32             11      4.35%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::total          253                       # Writes before turning the bus around for reads
system.mem_ctrls13.totQLat                  366575532                       # Total ticks spent queuing
system.mem_ctrls13.totMemAccLat             578111532                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls13.totBusLat                 39936000                       # Total ticks spent in databus transfers
system.mem_ctrls13.avgQLat                   29373.04                       # Average queueing delay per DRAM burst
system.mem_ctrls13.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls13.avgMemAccLat              46323.04                       # Average memory access latency per DRAM burst
system.mem_ctrls13.avgRdBW                       2.19                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls13.avgWrBW                       1.08                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls13.avgRdBWSys                    2.20                       # Average system read bandwidth in MiByte/s
system.mem_ctrls13.avgWrBWSys                    1.08                       # Average system write bandwidth in MiByte/s
system.mem_ctrls13.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls13.busUtil                       0.03                       # Data bus utilization in percentage
system.mem_ctrls13.busUtilRead                   0.02                       # Data bus utilization in percentage for reads
system.mem_ctrls13.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls13.avgRdQLen                     8.28                       # Average read queue length when enqueuing
system.mem_ctrls13.avgWrQLen                    30.85                       # Average write queue length when enqueuing
system.mem_ctrls13.readRowHits                  10905                       # Number of row buffer hits during reads
system.mem_ctrls13.writeRowHits                  5110                       # Number of row buffer hits during writes
system.mem_ctrls13.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls13.writeRowHitRate              83.28                       # Row buffer hit rate for writes
system.mem_ctrls13.avgGap                 78255276.51                       # Average gap between requests
system.mem_ctrls13.pageHitRate                  86.03                       # Row buffer hit rate, read and write combined
system.mem_ctrls13.memoryStateTime::IDLE 165860501655                       # Time in different power states
system.mem_ctrls13.memoryStateTime::REF   16001751600                       # Time in different power states
system.mem_ctrls13.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls13.memoryStateTime::ACT     249974443                       # Time in different power states
system.mem_ctrls13.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls13.actEnergy::0               3223584                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::1               3226608                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::2          3327004.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::3          3314908.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.preEnergy::0               2174640                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::1               2176680                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::2               2244408                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::3               2236248                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.readEnergy::0         12273331.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::1         12268339.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::2         12520934.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::3         12416601.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.writeEnergy::0        5616967.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::1        5590425.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::2        5786588.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::3        5769584.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::0      31011129411.840000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::1      31011129411.840000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::2      31011129411.840000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::3      31011129411.840000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.actBackEnergy::0      9039073515.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::1      9039798501.120001                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::2      9041730883.199999                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::3      9041215749.120001                       # Energy for active background per rank (pJ)
system.mem_ctrls13.preBackEnergy::0      100076543280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::1      100075907328.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::2      100074212256                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::3      100074664128.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.totalEnergy::0        140150034730.559998                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::1        140150097293.760010                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::2        140150951486.399994                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::3        140150746632                       # Total energy per rank (pJ)
system.mem_ctrls13.averagePower::0          77.857126                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::1          77.857160                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::2          77.857635                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::3          77.857521                       # Core power per rank (mW)
system.mem_ctrls08.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls08.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls08.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls08.atomic_min_count                 0                       # atomic min count
system.mem_ctrls08.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls08.bytes_read::system.cpu0.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu0.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu0.data        29952                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.data        50176                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu2.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu2.inst         5376                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu2.data        27904                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu3.inst          256                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu3.data        49664                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu4.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu4.data        66816                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu5.data        44032                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu6.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu6.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu6.data        53760                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu7.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu7.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu7.data        63232                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::total           399104                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu0.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu2.inst         5376                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu3.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu6.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu7.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::total        12288                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_written::writebacks       192768                       # Number of bytes written to this memory
system.mem_ctrls08.bytes_written::total        192768                       # Number of bytes written to this memory
system.mem_ctrls08.num_reads::system.cpu0.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu0.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu0.data          117                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.data          196                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu2.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu2.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu2.data          109                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu3.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu3.data          194                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu4.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu4.data          261                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu5.data          172                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu6.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu6.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu6.data          210                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu7.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu7.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu7.data          247                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::total              1559                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_writes::writebacks          753                       # Number of write requests responded to by this memory
system.mem_ctrls08.num_writes::total              753                       # Number of write requests responded to by this memory
system.mem_ctrls08.bw_read::system.cpu0.dtb.walker         1406                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu0.inst         9840                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu0.data       164470                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.data       275522                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu2.dtb.walker         1406                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu2.inst        29520                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu2.data       153224                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu3.inst         1406                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu3.data       272710                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu4.dtb.walker         1406                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu4.data       366894                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu5.data       241784                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu6.dtb.walker         1406                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu6.inst        11246                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu6.data       295202                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu7.dtb.walker         1406                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu7.inst        15463                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu7.data       347214                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::total             2191523                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu0.inst         9840                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu2.inst        29520                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu3.inst         1406                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu6.inst        11246                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu7.inst        15463                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::total          67475                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_write::writebacks       1058510                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_write::total            1058510                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_total::writebacks       1058510                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.dtb.walker         1406                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.inst         9840                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.data       164470                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.data       275522                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu2.dtb.walker         1406                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu2.inst        29520                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu2.data       153224                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu3.inst         1406                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu3.data       272710                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu4.dtb.walker         1406                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu4.data       366894                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu5.data       241784                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu6.dtb.walker         1406                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu6.inst        11246                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu6.data       295202                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu7.dtb.walker         1406                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu7.inst        15463                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu7.data       347214                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::total            3250033                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.readReqs                      1559                       # Number of read requests accepted
system.mem_ctrls08.writeReqs                      753                       # Number of write requests accepted
system.mem_ctrls08.readBursts                   12472                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls08.writeBursts                   6024                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls08.bytesReadDRAM               398400                       # Total number of bytes read from DRAM
system.mem_ctrls08.bytesReadWrQ                   704                       # Total number of bytes read from write queue
system.mem_ctrls08.bytesWritten                193024                       # Total number of bytes written to DRAM
system.mem_ctrls08.bytesReadSys                399104                       # Total read bytes from the system interface side
system.mem_ctrls08.bytesWrittenSys             192768                       # Total written bytes from the system interface side
system.mem_ctrls08.servicedByWrQ                   22                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls08.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls08.neitherReadNorWriteReqs            9                       # Number of requests that are neither read nor write
system.mem_ctrls08.perBankRdBursts::0            1552                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::1            1544                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::2            1537                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::3            1553                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::4            1584                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::5            1584                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::6            1520                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::7            1576                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::0             784                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::1             744                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::2             720                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::3             704                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::4             744                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::5             784                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::6             768                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::7             784                       # Per bank write bursts
system.mem_ctrls08.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls08.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls08.totGap                182112567000                       # Total gap between requests
system.mem_ctrls08.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::5               12472                       # Read request sizes (log2)
system.mem_ctrls08.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::5               6024                       # Write request sizes (log2)
system.mem_ctrls08.rdQLenPdf::0                  1524                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::1                  1526                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::2                  1528                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::3                  1531                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::4                  1531                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::5                  1533                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::6                  1537                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::7                  1538                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::8                    34                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::9                    30                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::10                   28                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::11                   25                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::12                   25                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::13                   23                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::14                   19                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::15                   18                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::15                  246                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::16                  246                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::17                  247                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::18                  247                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::19                  247                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::20                  249                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::21                  250                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::22                  250                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::23                  252                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::24                  252                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::25                  252                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::26                  252                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::27                  252                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::28                  251                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::29                  253                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::30                  255                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::31                  255                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::32                  255                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::33                  254                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::34                  254                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::35                  254                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::36                  253                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::37                  250                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::38                  248                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.bytesPerActivate::samples         2590                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::mean   228.349035                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::gmean   203.277517                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::stdev    67.828802                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::32-63          246      9.50%      9.50% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::64-95           17      0.66%     10.15% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::96-127           14      0.54%     10.69% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::128-159            7      0.27%     10.97% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::160-191           16      0.62%     11.58% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::192-223           13      0.50%     12.08% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::224-255          242      9.34%     21.43% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::256-287         2035     78.57%    100.00% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::total         2590                       # Bytes accessed per row activation
system.mem_ctrls08.rdPerTurnAround::samples          251                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::mean    49.155378                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::stdev    39.800449                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::0-7             3      1.20%      1.20% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::8-15            6      2.39%      3.59% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::16-23           20      7.97%     11.55% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::24-31           58     23.11%     34.66% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::32-39           35     13.94%     48.61% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::40-47           36     14.34%     62.95% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::48-55           17      6.77%     69.72% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::56-63           13      5.18%     74.90% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::64-71            9      3.59%     78.49% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::72-79           10      3.98%     82.47% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::80-87            6      2.39%     84.86% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::88-95            6      2.39%     87.25% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::96-103            6      2.39%     89.64% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::104-111            4      1.59%     91.24% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::112-119            4      1.59%     92.83% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::120-127            7      2.79%     95.62% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::128-135            2      0.80%     96.41% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::136-143            4      1.59%     98.01% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::144-151            1      0.40%     98.41% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::160-167            1      0.40%     98.80% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::184-191            1      0.40%     99.20% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::296-303            1      0.40%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::304-311            1      0.40%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::total          251                       # Reads before turning the bus around for writes
system.mem_ctrls08.wrPerTurnAround::samples          251                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::mean    24.031873                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::gmean    23.992009                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::stdev     1.411021                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::16              1      0.40%      0.40% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::18              2      0.80%      1.20% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::19              1      0.40%      1.59% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::21              1      0.40%      1.99% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::22              2      0.80%      2.79% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::24            239     95.22%     98.01% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::32              5      1.99%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::total          251                       # Writes before turning the bus around for reads
system.mem_ctrls08.totQLat                  363224288                       # Total ticks spent queuing
system.mem_ctrls08.totMemAccLat             574251788                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls08.totBusLat                 39840000                       # Total ticks spent in databus transfers
system.mem_ctrls08.avgQLat                   29174.64                       # Average queueing delay per DRAM burst
system.mem_ctrls08.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls08.avgMemAccLat              46124.64                       # Average memory access latency per DRAM burst
system.mem_ctrls08.avgRdBW                       2.19                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls08.avgWrBW                       1.06                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls08.avgRdBWSys                    2.19                       # Average system read bandwidth in MiByte/s
system.mem_ctrls08.avgWrBWSys                    1.06                       # Average system write bandwidth in MiByte/s
system.mem_ctrls08.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls08.busUtil                       0.03                       # Data bus utilization in percentage
system.mem_ctrls08.busUtilRead                   0.02                       # Data bus utilization in percentage for reads
system.mem_ctrls08.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls08.avgRdQLen                     8.23                       # Average read queue length when enqueuing
system.mem_ctrls08.avgWrQLen                    31.23                       # Average write queue length when enqueuing
system.mem_ctrls08.readRowHits                  10875                       # Number of row buffer hits during reads
system.mem_ctrls08.writeRowHits                  5017                       # Number of row buffer hits during writes
system.mem_ctrls08.readRowHitRate               87.35                       # Row buffer hit rate for reads
system.mem_ctrls08.writeRowHitRate              83.28                       # Row buffer hit rate for writes
system.mem_ctrls08.avgGap                 78768411.33                       # Average gap between requests
system.mem_ctrls08.pageHitRate                  86.02                       # Row buffer hit rate, read and write combined
system.mem_ctrls08.memoryStateTime::IDLE 165861329325                       # Time in different power states
system.mem_ctrls08.memoryStateTime::REF   16001751600                       # Time in different power states
system.mem_ctrls08.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls08.memoryStateTime::ACT     249461339                       # Time in different power states
system.mem_ctrls08.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls08.actEnergy::0          3193948.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::1          3233865.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::2          3289507.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::3          3304022.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.preEnergy::0               2154648                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::1               2181576                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::2               2219112                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::3               2228904                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.readEnergy::0         12129062.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::1         12466022.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::2         12304780.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::3         12240883.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.writeEnergy::0        5597061.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::1        5530705.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::2        5653463.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::3        5677102.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::0      31011129411.840000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::1      31011129411.840000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::2      31011129411.840000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::3      31011129411.840000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.actBackEnergy::0      9037907049.600000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::1      9038377203.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::2      9040744883.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::3      9042178821.120001                       # Energy for active background per rank (pJ)
system.mem_ctrls08.preBackEnergy::0      100077566496                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::1      100077154080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::2      100075077168.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::3      100073819328.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.totalEnergy::0        140149677677.760010                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::1        140150072865.600006                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::2        140150418326.400024                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::3        140150578472.640015                       # Total energy per rank (pJ)
system.mem_ctrls08.averagePower::0          77.856927                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::1          77.857147                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::2          77.857339                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::3          77.857428                       # Core power per rank (mW)
system.mem_ctrls10.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls10.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls10.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls10.atomic_min_count                 0                       # atomic min count
system.mem_ctrls10.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls10.bytes_read::system.cpu0.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu0.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu0.data        32256                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu1.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu1.data        47104                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu2.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu2.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu2.data        28928                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu3.data        53248                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu4.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu4.data        59648                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu5.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu5.data        47360                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu6.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu6.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu6.data        53760                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu7.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu7.data        60416                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::total           395008                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu0.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu2.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu4.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu6.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu7.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::total        10752                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_written::writebacks       192512                       # Number of bytes written to this memory
system.mem_ctrls10.bytes_written::total        192512                       # Number of bytes written to this memory
system.mem_ctrls10.num_reads::system.cpu0.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu0.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu0.data          126                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu1.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu1.data          184                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu2.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu2.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu2.data          113                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu3.data          208                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu4.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu4.data          233                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu5.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu5.data          185                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu6.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu6.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu6.data          210                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu7.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu7.data          236                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::total              1543                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_writes::writebacks          752                       # Number of write requests responded to by this memory
system.mem_ctrls10.num_writes::total              752                       # Number of write requests responded to by this memory
system.mem_ctrls10.bw_read::system.cpu0.dtb.walker         1406                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu0.inst         8434                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu0.data       177121                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu1.dtb.walker         1406                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu1.data       258653                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu2.dtb.walker         1406                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu2.inst        21086                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu2.data       158847                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu3.data       292390                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu4.inst         7029                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu4.data       327534                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu5.dtb.walker         1406                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu5.data       260059                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu6.dtb.walker         2811                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu6.inst         9840                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu6.data       295202                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu7.inst        12652                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu7.data       331751                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::total             2169031                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu0.inst         8434                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu2.inst        21086                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu4.inst         7029                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu6.inst         9840                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu7.inst        12652                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::total          59040                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_write::writebacks       1057104                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_write::total            1057104                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_total::writebacks       1057104                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu0.dtb.walker         1406                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu0.inst         8434                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu0.data       177121                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu1.dtb.walker         1406                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu1.data       258653                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu2.dtb.walker         1406                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu2.inst        21086                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu2.data       158847                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu3.data       292390                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu4.inst         7029                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu4.data       327534                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu5.dtb.walker         1406                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu5.data       260059                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu6.dtb.walker         2811                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu6.inst         9840                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu6.data       295202                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu7.inst        12652                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu7.data       331751                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::total            3226135                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.readReqs                      1543                       # Number of read requests accepted
system.mem_ctrls10.writeReqs                      752                       # Number of write requests accepted
system.mem_ctrls10.readBursts                   12344                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls10.writeBursts                   6016                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls10.bytesReadDRAM               395008                       # Total number of bytes read from DRAM
system.mem_ctrls10.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls10.bytesWritten                192000                       # Total number of bytes written to DRAM
system.mem_ctrls10.bytesReadSys                395008                       # Total read bytes from the system interface side
system.mem_ctrls10.bytesWrittenSys             192512                       # Total written bytes from the system interface side
system.mem_ctrls10.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls10.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls10.neitherReadNorWriteReqs       772911                       # Number of requests that are neither read nor write
system.mem_ctrls10.perBankRdBursts::0            1552                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::1            1504                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::2            1496                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::3            1544                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::4            1608                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::5            1536                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::6            1488                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::7            1616                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::0             768                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::1             760                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::2             752                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::3             720                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::4             696                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::5             769                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::6             791                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::7             744                       # Per bank write bursts
system.mem_ctrls10.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls10.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls10.totGap                182253476000                       # Total gap between requests
system.mem_ctrls10.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::5               12344                       # Read request sizes (log2)
system.mem_ctrls10.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::5               6016                       # Write request sizes (log2)
system.mem_ctrls10.rdQLenPdf::0                  1482                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::1                  1487                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::2                  1491                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::3                  1495                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::4                  1497                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::5                  1501                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::6                  1503                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::7                  1507                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::8                    61                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::9                    56                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::10                   52                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::11                   48                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::12                   46                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::13                   42                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::14                   40                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::15                   36                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::15                  244                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::16                  244                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::17                  244                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::18                  245                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::19                  245                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::20                  245                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::21                  245                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::22                  246                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::23                  247                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::24                  248                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::25                  248                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::26                  248                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::27                  248                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::28                  248                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::29                  250                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::30                  258                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::31                  257                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::32                  256                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::33                  257                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::34                  257                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::35                  257                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::36                  257                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::37                  255                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::38                  246                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::39                    4                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::40                    4                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::41                    3                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::42                    2                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::43                    2                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::44                    2                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::45                    2                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::46                    2                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.bytesPerActivate::samples         2565                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::mean   228.853021                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::gmean   203.737254                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::stdev    67.563819                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::32-63          248      9.67%      9.67% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::64-95           10      0.39%     10.06% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::96-127           10      0.39%     10.45% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::128-159            8      0.31%     10.76% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::160-191           12      0.47%     11.23% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::192-223            8      0.31%     11.54% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::224-255          246      9.59%     21.13% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::256-287         2023     78.87%    100.00% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::total         2565                       # Bytes accessed per row activation
system.mem_ctrls10.rdPerTurnAround::samples          245                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::mean    50.187755                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::gmean    38.754183                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::stdev    42.734951                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::8-15            8      3.27%      3.27% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::16-23           24      9.80%     13.06% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::24-31           56     22.86%     35.92% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::32-39           41     16.73%     52.65% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::40-47           16      6.53%     59.18% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::48-55           24      9.80%     68.98% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::56-63           13      5.31%     74.29% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::64-71           10      4.08%     78.37% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::72-79            9      3.67%     82.04% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::80-87           11      4.49%     86.53% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::88-95            5      2.04%     88.57% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::96-103            5      2.04%     90.61% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::104-111            4      1.63%     92.24% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::112-119            3      1.22%     93.47% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::120-127            1      0.41%     93.88% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::128-135            2      0.82%     94.69% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::136-143            1      0.41%     95.10% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::144-151            2      0.82%     95.92% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::152-159            2      0.82%     96.73% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::168-175            1      0.41%     97.14% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::192-199            1      0.41%     97.55% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::200-207            1      0.41%     97.96% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::208-215            1      0.41%     98.37% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::216-223            2      0.82%     99.18% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::232-239            1      0.41%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::296-303            1      0.41%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::total          245                       # Reads before turning the bus around for writes
system.mem_ctrls10.wrPerTurnAround::samples          245                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::mean    24.489796                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::gmean    24.406722                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::stdev     2.194651                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::16              1      0.41%      0.41% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::21              1      0.41%      0.82% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::24            227     92.65%     93.47% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::27              1      0.41%     93.88% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::32             14      5.71%     99.59% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::40              1      0.41%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::total          245                       # Writes before turning the bus around for reads
system.mem_ctrls10.totQLat                  362177144                       # Total ticks spent queuing
system.mem_ctrls10.totMemAccLat             571407944                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls10.totBusLat                 39500800                       # Total ticks spent in databus transfers
system.mem_ctrls10.avgQLat                   29340.34                       # Average queueing delay per DRAM burst
system.mem_ctrls10.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls10.avgMemAccLat              46290.34                       # Average memory access latency per DRAM burst
system.mem_ctrls10.avgRdBW                       2.17                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls10.avgWrBW                       1.05                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls10.avgRdBWSys                    2.17                       # Average system read bandwidth in MiByte/s
system.mem_ctrls10.avgWrBWSys                    1.06                       # Average system write bandwidth in MiByte/s
system.mem_ctrls10.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls10.busUtil                       0.03                       # Data bus utilization in percentage
system.mem_ctrls10.busUtilRead                   0.02                       # Data bus utilization in percentage for reads
system.mem_ctrls10.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls10.avgRdQLen                     8.39                       # Average read queue length when enqueuing
system.mem_ctrls10.avgWrQLen                    31.11                       # Average write queue length when enqueuing
system.mem_ctrls10.readRowHits                  10782                       # Number of row buffer hits during reads
system.mem_ctrls10.writeRowHits                  4997                       # Number of row buffer hits during writes
system.mem_ctrls10.readRowHitRate               87.35                       # Row buffer hit rate for reads
system.mem_ctrls10.writeRowHitRate              83.06                       # Row buffer hit rate for writes
system.mem_ctrls10.avgGap                 79413279.30                       # Average gap between requests
system.mem_ctrls10.pageHitRate                  85.94                       # Row buffer hit rate, read and write combined
system.mem_ctrls10.memoryStateTime::IDLE 165865081294                       # Time in different power states
system.mem_ctrls10.memoryStateTime::REF   16001751600                       # Time in different power states
system.mem_ctrls10.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls10.memoryStateTime::ACT     245394804                       # Time in different power states
system.mem_ctrls10.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls10.actEnergy::0          3184876.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::1          3152217.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::2               3223584                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::3          3308860.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.preEnergy::0               2148528                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::1               2126496                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::2               2174640                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::3               2232168                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.readEnergy::0         12109094.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::1         11917401.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::2         12057177.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::3         12304281.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.writeEnergy::0        5540659.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::1        5480939.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::2        5570933.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::3        5769584.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::0      31011129411.840000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::1      31011129411.840000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::2      31011129411.840000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::3      31011129411.840000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.actBackEnergy::0      9038360514.240000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::1      9037908581.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::2      9039707939.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::3      9041852580.480000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.preBackEnergy::0      100077168720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::1      100077565152                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::2      100075986768.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::3      100074105504                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.totalEnergy::0        140149641804.480011                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::1        140149280200.320007                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::2        140149850454.720032                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::3        140150702391.359985                       # Total energy per rank (pJ)
system.mem_ctrls10.averagePower::0          77.856907                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::1          77.856707                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::2          77.857023                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::3          77.857497                       # Core power per rank (mW)
system.mem_ctrls12.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls12.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls12.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls12.atomic_min_count                 0                       # atomic min count
system.mem_ctrls12.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls12.bytes_read::system.cpu0.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu0.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu0.data        33792                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu1.data        49408                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu2.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu2.data        28160                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu3.inst          256                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu3.data        54272                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu4.inst          256                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu4.data        65024                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu5.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu5.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu5.data        43520                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu6.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu6.inst          768                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu6.data        52480                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu7.dtb.walker         1024                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu7.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu7.data        57344                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::total           397056                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu0.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu2.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu3.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu4.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu5.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu6.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu7.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::total        10496                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_written::writebacks       196352                       # Number of bytes written to this memory
system.mem_ctrls12.bytes_written::total        196352                       # Number of bytes written to this memory
system.mem_ctrls12.num_reads::system.cpu0.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu0.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu0.data          132                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu1.data          193                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu2.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu2.data          110                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu3.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu3.data          212                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu4.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu4.data          254                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu5.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu5.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu5.data          170                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu6.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu6.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu6.data          205                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu7.dtb.walker            4                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu7.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu7.data          224                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::total              1551                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_writes::writebacks          767                       # Number of write requests responded to by this memory
system.mem_ctrls12.num_writes::total              767                       # Number of write requests responded to by this memory
system.mem_ctrls12.bw_read::system.cpu0.dtb.walker         4217                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu0.inst         8434                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu0.data       185556                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu1.data       271305                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu2.inst        22492                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu2.data       154630                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu3.inst         1406                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu3.data       298013                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu4.inst         1406                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu4.data       357054                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu5.dtb.walker         2811                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu5.inst         5623                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu5.data       238973                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu6.dtb.walker         1406                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu6.inst         4217                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu6.data       288173                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu7.dtb.walker         5623                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu7.inst        14057                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu7.data       314882                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::total             2180277                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu0.inst         8434                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu2.inst        22492                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu3.inst         1406                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu4.inst         1406                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu5.inst         5623                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu6.inst         4217                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu7.inst        14057                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::total          57635                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_write::writebacks       1078190                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_write::total            1078190                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_total::writebacks       1078190                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.dtb.walker         4217                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.inst         8434                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.data       185556                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu1.data       271305                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu2.inst        22492                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu2.data       154630                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu3.inst         1406                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu3.data       298013                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu4.inst         1406                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu4.data       357054                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu5.dtb.walker         2811                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu5.inst         5623                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu5.data       238973                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu6.dtb.walker         1406                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu6.inst         4217                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu6.data       288173                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu7.dtb.walker         5623                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu7.inst        14057                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu7.data       314882                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::total            3258467                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.readReqs                      1551                       # Number of read requests accepted
system.mem_ctrls12.writeReqs                      767                       # Number of write requests accepted
system.mem_ctrls12.readBursts                   12408                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls12.writeBursts                   6136                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls12.bytesReadDRAM               396480                       # Total number of bytes read from DRAM
system.mem_ctrls12.bytesReadWrQ                   576                       # Total number of bytes read from write queue
system.mem_ctrls12.bytesWritten                196352                       # Total number of bytes written to DRAM
system.mem_ctrls12.bytesReadSys                397056                       # Total read bytes from the system interface side
system.mem_ctrls12.bytesWrittenSys             196352                       # Total written bytes from the system interface side
system.mem_ctrls12.servicedByWrQ                   18                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls12.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls12.neitherReadNorWriteReqs            2                       # Number of requests that are neither read nor write
system.mem_ctrls12.perBankRdBursts::0            1488                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::1            1536                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::2            1520                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::3            1536                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::4            1536                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::5            1616                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::6            1512                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::7            1646                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::0             800                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::1             737                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::2             712                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::3             752                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::4             744                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::5             784                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::6             783                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::7             824                       # Per bank write bursts
system.mem_ctrls12.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls12.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls12.totGap                182112625000                       # Total gap between requests
system.mem_ctrls12.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::5               12408                       # Read request sizes (log2)
system.mem_ctrls12.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::5               6136                       # Write request sizes (log2)
system.mem_ctrls12.rdQLenPdf::0                  1509                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::1                  1511                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::2                  1511                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::3                  1512                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::4                  1513                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::5                  1513                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::6                  1514                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::7                  1516                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::8                    39                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::9                    36                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::10                   36                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::11                   35                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::12                   34                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::13                   33                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::14                   32                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::15                   30                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::16                    1                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::17                    1                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::18                    1                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::19                    1                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::20                    1                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::21                    1                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::22                    1                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::23                    1                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::24                    1                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::25                    1                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::26                    1                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::27                    1                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::28                    1                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::29                    1                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::30                    1                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::31                    1                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::15                  252                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::16                  252                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::17                  252                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::18                  252                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::19                  252                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::20                  252                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::21                  252                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::22                  252                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::23                  252                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::24                  253                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::25                  253                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::26                  254                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::27                  254                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::28                  254                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::29                  257                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::30                  262                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::31                  262                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::32                  262                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::33                  262                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::34                  261                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::35                  261                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::36                  261                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::37                  258                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::38                  253                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.bytesPerActivate::samples         2595                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::mean   228.451638                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::gmean   203.261345                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::stdev    67.893241                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::32-63          248      9.56%      9.56% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::64-95           19      0.73%     10.29% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::96-127           10      0.39%     10.67% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::128-159            7      0.27%     10.94% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::160-191           10      0.39%     11.33% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::192-223           18      0.69%     12.02% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::224-255          240      9.25%     21.27% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::256-287         2043     78.73%    100.00% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::total         2595                       # Bytes accessed per row activation
system.mem_ctrls12.rdPerTurnAround::samples          252                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::mean    48.944444                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::stdev    39.744664                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::0-7             1      0.40%      0.40% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::8-15            5      1.98%      2.38% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::16-23           29     11.51%     13.89% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::24-31           57     22.62%     36.51% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::32-39           39     15.48%     51.98% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::40-47           22      8.73%     60.71% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::48-55           24      9.52%     70.24% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::56-63           13      5.16%     75.40% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::64-71            9      3.57%     78.97% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::72-79           11      4.37%     83.33% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::80-87            3      1.19%     84.52% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::88-95            8      3.17%     87.70% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::96-103            5      1.98%     89.68% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::104-111            6      2.38%     92.06% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::112-119            1      0.40%     92.46% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::120-127            3      1.19%     93.65% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::128-135            5      1.98%     95.63% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::136-143            3      1.19%     96.83% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::144-151            1      0.40%     97.22% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::152-159            4      1.59%     98.81% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::216-223            1      0.40%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::272-279            2      0.79%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::total          252                       # Reads before turning the bus around for writes
system.mem_ctrls12.wrPerTurnAround::samples          252                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::mean    24.349206                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::gmean    24.297058                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::stdev     1.786704                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::24            242     96.03%     96.03% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::32              9      3.57%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::40              1      0.40%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::total          252                       # Writes before turning the bus around for reads
system.mem_ctrls12.totQLat                  361075536                       # Total ticks spent queuing
system.mem_ctrls12.totMemAccLat             571086036                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls12.totBusLat                 39648000                       # Total ticks spent in databus transfers
system.mem_ctrls12.avgQLat                   29142.50                       # Average queueing delay per DRAM burst
system.mem_ctrls12.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls12.avgMemAccLat              46092.50                       # Average memory access latency per DRAM burst
system.mem_ctrls12.avgRdBW                       2.18                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls12.avgWrBW                       1.08                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls12.avgRdBWSys                    2.18                       # Average system read bandwidth in MiByte/s
system.mem_ctrls12.avgWrBWSys                    1.08                       # Average system write bandwidth in MiByte/s
system.mem_ctrls12.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls12.busUtil                       0.03                       # Data bus utilization in percentage
system.mem_ctrls12.busUtilRead                   0.02                       # Data bus utilization in percentage for reads
system.mem_ctrls12.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls12.avgRdQLen                     8.29                       # Average read queue length when enqueuing
system.mem_ctrls12.avgWrQLen                    31.18                       # Average write queue length when enqueuing
system.mem_ctrls12.readRowHits                  10826                       # Number of row buffer hits during reads
system.mem_ctrls12.writeRowHits                  5105                       # Number of row buffer hits during writes
system.mem_ctrls12.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls12.writeRowHitRate              83.20                       # Row buffer hit rate for writes
system.mem_ctrls12.avgGap                 78564549.18                       # Average gap between requests
system.mem_ctrls12.pageHitRate                  85.99                       # Row buffer hit rate, read and write combined
system.mem_ctrls12.memoryStateTime::IDLE 165863428443                       # Time in different power states
system.mem_ctrls12.memoryStateTime::REF   16001751600                       # Time in different power states
system.mem_ctrls12.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls12.memoryStateTime::ACT     247444957                       # Time in different power states
system.mem_ctrls12.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls12.actEnergy::0          3196972.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::1               3223584                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::2               3314304                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::3          3357849.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.preEnergy::0               2156688                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::1               2174640                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::2               2235840                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::3               2265216                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.readEnergy::0         12153523.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::1             12317760                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::2         12373171.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::3         12656217.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.writeEnergy::0        5610746.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::1        5490892.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::2        5776220.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::3        5849210.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::0      31011129411.840000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::1      31011129411.840000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::2      31011129411.840000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::3      31011129411.840000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.actBackEnergy::0        9039495024                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::1      9040547672.640001                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::2      9042201256.320000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::3      9041456079.360001                       # Energy for active background per rank (pJ)
system.mem_ctrls12.preBackEnergy::0      100076173536                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::1      100075250160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::2      100073799648.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::3      100074453312                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.totalEnergy::0        140149915902.720001                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::1        140150134121.279999                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::2        140150829851.520020                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::3        140151167297.279999                       # Total energy per rank (pJ)
system.mem_ctrls12.averagePower::0          77.857060                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::1          77.857181                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::2          77.857567                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::3          77.857755                       # Core power per rank (mW)
system.mem_ctrls07.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls07.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls07.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls07.atomic_min_count                 0                       # atomic min count
system.mem_ctrls07.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls07.bytes_read::system.cpu0.inst          512                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu0.data        30464                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu1.inst          256                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu1.data        45568                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu2.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu2.data        29696                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu3.data        51456                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu4.inst          256                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu4.data        66816                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu5.data        42496                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu6.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu6.data        58368                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu7.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu7.data        62208                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::total           396800                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu0.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu1.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu2.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu4.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu6.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu7.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::total         9728                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_written::writebacks       190976                       # Number of bytes written to this memory
system.mem_ctrls07.bytes_written::total        190976                       # Number of bytes written to this memory
system.mem_ctrls07.num_reads::system.cpu0.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu0.data          119                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu1.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu1.data          178                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu2.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu2.data          116                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu3.data          201                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu4.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu4.data          261                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu5.data          166                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu6.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu6.data          228                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu7.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu7.data          243                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::total              1550                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_writes::writebacks          746                       # Number of write requests responded to by this memory
system.mem_ctrls07.num_writes::total              746                       # Number of write requests responded to by this memory
system.mem_ctrls07.bw_read::system.cpu0.inst         2811                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu0.data       167281                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu1.inst         1406                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu1.data       250219                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu2.inst        25303                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu2.data       163064                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu3.data       282550                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu4.inst         1406                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu4.data       366894                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu5.data       233350                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu6.inst         5623                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu6.data       320505                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu7.inst        16869                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu7.data       341591                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::total             2178871                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu0.inst         2811                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu1.inst         1406                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu2.inst        25303                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu4.inst         1406                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu6.inst         5623                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu7.inst        16869                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::total          53417                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_write::writebacks       1048670                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_write::total            1048670                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_total::writebacks       1048670                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu0.inst         2811                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu0.data       167281                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu1.inst         1406                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu1.data       250219                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu2.inst        25303                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu2.data       163064                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu3.data       282550                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu4.inst         1406                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu4.data       366894                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu5.data       233350                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu6.inst         5623                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu6.data       320505                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu7.inst        16869                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu7.data       341591                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::total            3227541                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.readReqs                      1550                       # Number of read requests accepted
system.mem_ctrls07.writeReqs                      746                       # Number of write requests accepted
system.mem_ctrls07.readBursts                   12400                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls07.writeBursts                   5968                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls07.bytesReadDRAM               396544                       # Total number of bytes read from DRAM
system.mem_ctrls07.bytesReadWrQ                   256                       # Total number of bytes read from write queue
system.mem_ctrls07.bytesWritten                190464                       # Total number of bytes written to DRAM
system.mem_ctrls07.bytesReadSys                396800                       # Total read bytes from the system interface side
system.mem_ctrls07.bytesWrittenSys             190976                       # Total written bytes from the system interface side
system.mem_ctrls07.servicedByWrQ                    8                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls07.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls07.neitherReadNorWriteReqs           62                       # Number of requests that are neither read nor write
system.mem_ctrls07.perBankRdBursts::0            1576                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::1            1576                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::2            1552                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::3            1520                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::4            1576                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::5            1560                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::6            1504                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::7            1528                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::0             760                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::1             728                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::2             728                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::3             728                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::4             752                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::5             752                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::6             752                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::7             752                       # Per bank write bursts
system.mem_ctrls07.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls07.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls07.totGap                182235924000                       # Total gap between requests
system.mem_ctrls07.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::5               12400                       # Read request sizes (log2)
system.mem_ctrls07.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::5               5968                       # Write request sizes (log2)
system.mem_ctrls07.rdQLenPdf::0                  1507                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::1                  1511                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::2                  1513                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::3                  1515                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::4                  1516                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::5                  1518                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::6                  1521                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::7                  1523                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::8                    42                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::9                    38                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::10                   36                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::11                   34                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::12                   33                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::13                   31                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::14                   28                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::15                   26                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::15                  243                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::16                  243                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::17                  244                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::18                  244                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::19                  245                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::20                  246                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::21                  247                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::22                  248                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::23                  249                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::24                  249                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::25                  249                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::26                  249                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::27                  249                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::28                  248                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::29                  251                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::30                  255                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::31                  254                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::32                  254                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::33                  253                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::34                  253                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::35                  252                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::36                  252                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::37                  248                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::38                  243                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.bytesPerActivate::samples         2561                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::mean   229.210465                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::gmean   204.291796                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::stdev    67.234221                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::32-63          245      9.57%      9.57% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::64-95           11      0.43%     10.00% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::96-127            8      0.31%     10.31% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::128-159            9      0.35%     10.66% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::160-191            7      0.27%     10.93% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::192-223           11      0.43%     11.36% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::224-255          244      9.53%     20.89% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::256-287         2026     79.11%    100.00% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::total         2561                       # Bytes accessed per row activation
system.mem_ctrls07.rdPerTurnAround::samples          246                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::mean    50.048780                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::stdev    40.058295                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::0-7             1      0.41%      0.41% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::8-15           11      4.47%      4.88% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::16-23           29     11.79%     16.67% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::24-31           41     16.67%     33.33% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::32-39           31     12.60%     45.93% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::40-47           31     12.60%     58.54% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::48-55           25     10.16%     68.70% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::56-63           11      4.47%     73.17% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::64-71           11      4.47%     77.64% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::72-79           12      4.88%     82.52% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::80-87            6      2.44%     84.96% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::88-95            7      2.85%     87.80% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::96-103            9      3.66%     91.46% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::104-111            1      0.41%     91.87% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::112-119            2      0.81%     92.68% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::128-135            4      1.63%     94.31% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::136-143            5      2.03%     96.34% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::144-151            1      0.41%     96.75% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::152-159            2      0.81%     97.56% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::160-167            2      0.81%     98.37% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::208-215            1      0.41%     98.78% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::216-223            1      0.41%     99.19% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::232-239            1      0.41%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::256-263            1      0.41%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::total          246                       # Reads before turning the bus around for writes
system.mem_ctrls07.wrPerTurnAround::samples          246                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::mean    24.195122                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::gmean    24.131542                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::stdev     1.825706                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::16              1      0.41%      0.41% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::17              1      0.41%      0.81% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::18              1      0.41%      1.22% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::20              2      0.81%      2.03% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::22              1      0.41%      2.44% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::23              1      0.41%      2.85% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::24            229     93.09%     95.93% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::32             10      4.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::total          246                       # Writes before turning the bus around for reads
system.mem_ctrls07.totQLat                  363304748                       # Total ticks spent queuing
system.mem_ctrls07.totMemAccLat             573349148                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls07.totBusLat                 39654400                       # Total ticks spent in databus transfers
system.mem_ctrls07.avgQLat                   29317.68                       # Average queueing delay per DRAM burst
system.mem_ctrls07.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls07.avgMemAccLat              46267.68                       # Average memory access latency per DRAM burst
system.mem_ctrls07.avgRdBW                       2.18                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls07.avgWrBW                       1.05                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls07.avgRdBWSys                    2.18                       # Average system read bandwidth in MiByte/s
system.mem_ctrls07.avgWrBWSys                    1.05                       # Average system write bandwidth in MiByte/s
system.mem_ctrls07.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls07.busUtil                       0.03                       # Data bus utilization in percentage
system.mem_ctrls07.busUtilRead                   0.02                       # Data bus utilization in percentage for reads
system.mem_ctrls07.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls07.avgRdQLen                     8.30                       # Average read queue length when enqueuing
system.mem_ctrls07.avgWrQLen                    30.98                       # Average write queue length when enqueuing
system.mem_ctrls07.readRowHits                  10826                       # Number of row buffer hits during reads
system.mem_ctrls07.writeRowHits                  4957                       # Number of row buffer hits during writes
system.mem_ctrls07.readRowHitRate               87.36                       # Row buffer hit rate for reads
system.mem_ctrls07.writeRowHitRate              83.06                       # Row buffer hit rate for writes
system.mem_ctrls07.avgGap                 79371047.04                       # Average gap between requests
system.mem_ctrls07.pageHitRate                  85.96                       # Row buffer hit rate, read and write combined
system.mem_ctrls07.memoryStateTime::IDLE 165861910629                       # Time in different power states
system.mem_ctrls07.memoryStateTime::REF   16001751600                       # Time in different power states
system.mem_ctrls07.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls07.memoryStateTime::ACT     248565469                       # Time in different power states
system.mem_ctrls07.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls07.actEnergy::0          3300998.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::1          3219350.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::2          3263500.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::3               3365712                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.preEnergy::0               2226864                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::1               2171784                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::2               2201568                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::3               2270520                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.readEnergy::0             12637248                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::1         12336230.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::2         12180979.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::3         12539404.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.writeEnergy::0        5686640.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::1        5537341.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::2        5663416.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::3        5783270.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::0      31011129411.840000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::1      31011129411.840000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::2      31011129411.840000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::3      31011129411.840000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.actBackEnergy::0      9039778747.199999                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::1      9037497853.440001                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::2      9040733337.600000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::3      9042128369.280001                       # Energy for active background per rank (pJ)
system.mem_ctrls07.preBackEnergy::0      100075924656                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::1      100077925440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::2      100075087296                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::3      100073863584                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.totalEnergy::0        140150684566.079987                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::1        140149817411.520020                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::2        140150259509.760010                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::3        140151080272.320007                       # Total energy per rank (pJ)
system.mem_ctrls07.averagePower::0          77.857487                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::1          77.857005                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::2          77.857251                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::3          77.857707                       # Core power per rank (mW)
system.mem_ctrls01.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls01.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls01.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls01.atomic_min_count                 0                       # atomic min count
system.mem_ctrls01.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls01.bytes_read::system.cpu0.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu0.data        30720                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu1.data        50944                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu2.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu2.data        29696                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu3.data        51200                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu4.inst          256                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu4.data        64768                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu5.inst          256                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu5.data        44544                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu6.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu6.data        55808                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu7.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu7.data        60160                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::total           397056                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu0.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu2.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu4.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu5.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu6.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu7.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::total         9216                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_written::writebacks       191488                       # Number of bytes written to this memory
system.mem_ctrls01.bytes_written::total        191488                       # Number of bytes written to this memory
system.mem_ctrls01.num_reads::system.cpu0.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu0.data          120                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu1.data          199                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu2.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu2.data          116                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu3.data          200                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu4.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu4.data          253                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu5.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu5.data          174                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu6.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu6.data          218                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu7.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu7.data          235                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::total              1551                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_writes::writebacks          748                       # Number of write requests responded to by this memory
system.mem_ctrls01.num_writes::total              748                       # Number of write requests responded to by this memory
system.mem_ctrls01.bw_read::system.cpu0.inst         5623                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu0.data       168687                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu1.data       279739                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu2.inst        25303                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu2.data       163064                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu3.data       281145                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu4.inst         1406                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu4.data       355648                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu5.inst         1406                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu5.data       244596                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu6.inst        11246                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu6.data       306448                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu7.inst         5623                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu7.data       330345                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::total             2180277                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu0.inst         5623                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu2.inst        25303                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu4.inst         1406                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu5.inst         1406                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu6.inst        11246                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu7.inst         5623                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::total          50606                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_write::writebacks       1051481                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_write::total            1051481                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_total::writebacks       1051481                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu0.inst         5623                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu0.data       168687                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu1.data       279739                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu2.inst        25303                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu2.data       163064                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu3.data       281145                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu4.inst         1406                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu4.data       355648                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu5.inst         1406                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu5.data       244596                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu6.inst        11246                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu6.data       306448                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu7.inst         5623                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu7.data       330345                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::total            3231758                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.readReqs                      1551                       # Number of read requests accepted
system.mem_ctrls01.writeReqs                      748                       # Number of write requests accepted
system.mem_ctrls01.readBursts                   12408                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls01.writeBursts                   5984                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls01.bytesReadDRAM               396576                       # Total number of bytes read from DRAM
system.mem_ctrls01.bytesReadWrQ                   480                       # Total number of bytes read from write queue
system.mem_ctrls01.bytesWritten                191488                       # Total number of bytes written to DRAM
system.mem_ctrls01.bytesReadSys                397056                       # Total read bytes from the system interface side
system.mem_ctrls01.bytesWrittenSys             191488                       # Total written bytes from the system interface side
system.mem_ctrls01.servicedByWrQ                   15                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls01.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls01.neitherReadNorWriteReqs            4                       # Number of requests that are neither read nor write
system.mem_ctrls01.perBankRdBursts::0            1576                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::1            1472                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::2            1560                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::3            1528                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::4            1600                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::5            1584                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::6            1520                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::7            1553                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::0             759                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::1             744                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::2             712                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::3             704                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::4             752                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::5             776                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::6             745                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::7             792                       # Per bank write bursts
system.mem_ctrls01.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls01.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls01.totGap                182228699000                       # Total gap between requests
system.mem_ctrls01.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::5               12408                       # Read request sizes (log2)
system.mem_ctrls01.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::5               5984                       # Write request sizes (log2)
system.mem_ctrls01.rdQLenPdf::0                  1514                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::1                  1519                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::2                  1522                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::3                  1522                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::4                  1523                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::5                  1525                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::6                  1525                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::7                  1527                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::8                    36                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::9                    30                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::10                   27                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::11                   27                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::12                   26                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::13                   24                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::14                   24                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::15                   22                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::15                  245                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::16                  245                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::17                  245                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::18                  246                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::19                  246                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::20                  246                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::21                  247                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::22                  247                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::23                  248                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::24                  248                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::25                  248                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::26                  248                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::27                  248                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::28                  248                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::29                  249                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::30                  255                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::31                  255                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::32                  255                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::33                  255                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::34                  254                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::35                  254                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::36                  254                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::37                  252                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::38                  246                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.bytesPerActivate::samples         2576                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::mean   228.285714                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::gmean   202.959285                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::stdev    68.020641                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::32-63          250      9.70%      9.70% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::64-95           14      0.54%     10.25% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::96-127           10      0.39%     10.64% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::128-159           10      0.39%     11.02% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::160-191           11      0.43%     11.45% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::192-223           15      0.58%     12.03% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::224-255          244      9.47%     21.51% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::256-287         2022     78.49%    100.00% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::total         2576                       # Bytes accessed per row activation
system.mem_ctrls01.rdPerTurnAround::samples          248                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::mean    49.939516                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::gmean    39.995880                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::stdev    35.867282                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::8-11            4      1.61%      1.61% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::16-19           25     10.08%     11.69% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::24-27           59     23.79%     35.48% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::32-35           39     15.73%     51.21% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::40-43           22      8.87%     60.08% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::48-51           13      5.24%     65.32% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::56-59           10      4.03%     69.35% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::64-67           11      4.44%     73.79% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::72-75           14      5.65%     79.44% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::80-83           10      4.03%     83.47% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::88-91           11      4.44%     87.90% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::96-99            8      3.23%     91.13% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::104-107            4      1.61%     92.74% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::112-115            3      1.21%     93.95% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::120-123            2      0.81%     94.76% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::128-131            4      1.61%     96.37% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::136-139            1      0.40%     96.77% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::144-147            1      0.40%     97.18% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::160-163            2      0.81%     97.98% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::168-171            4      1.61%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::200-203            1      0.40%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::total          248                       # Reads before turning the bus around for writes
system.mem_ctrls01.wrPerTurnAround::samples          248                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::mean    24.129032                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::gmean    24.083999                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::stdev     1.534846                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::16              1      0.40%      0.40% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::18              1      0.40%      0.81% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::19              1      0.40%      1.21% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::21              1      0.40%      1.61% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::22              1      0.40%      2.02% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::24            236     95.16%     97.18% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::32              7      2.82%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::total          248                       # Writes before turning the bus around for reads
system.mem_ctrls01.totQLat                  365927022                       # Total ticks spent queuing
system.mem_ctrls01.totMemAccLat             575988372                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls01.totBusLat                 39657600                       # Total ticks spent in databus transfers
system.mem_ctrls01.avgQLat                   29526.91                       # Average queueing delay per DRAM burst
system.mem_ctrls01.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls01.avgMemAccLat              46476.91                       # Average memory access latency per DRAM burst
system.mem_ctrls01.avgRdBW                       2.18                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls01.avgWrBW                       1.05                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls01.avgRdBWSys                    2.18                       # Average system read bandwidth in MiByte/s
system.mem_ctrls01.avgWrBWSys                    1.05                       # Average system write bandwidth in MiByte/s
system.mem_ctrls01.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls01.busUtil                       0.03                       # Data bus utilization in percentage
system.mem_ctrls01.busUtilRead                   0.02                       # Data bus utilization in percentage for reads
system.mem_ctrls01.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls01.avgRdQLen                     8.22                       # Average read queue length when enqueuing
system.mem_ctrls01.avgWrQLen                    31.25                       # Average write queue length when enqueuing
system.mem_ctrls01.readRowHits                  10826                       # Number of row buffer hits during reads
system.mem_ctrls01.writeRowHits                  4975                       # Number of row buffer hits during writes
system.mem_ctrls01.readRowHitRate               87.36                       # Row buffer hit rate for reads
system.mem_ctrls01.writeRowHitRate              83.14                       # Row buffer hit rate for writes
system.mem_ctrls01.avgGap                 79264331.88                       # Average gap between requests
system.mem_ctrls01.pageHitRate                  85.98                       # Row buffer hit rate, read and write combined
system.mem_ctrls01.memoryStateTime::IDLE 165862272586                       # Time in different power states
system.mem_ctrls01.memoryStateTime::REF   16001751600                       # Time in different power states
system.mem_ctrls01.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls01.memoryStateTime::ACT     248203512                       # Time in different power states
system.mem_ctrls01.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls01.actEnergy::0          3241123.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::1          3234470.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::2          3366316.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::3          3395347.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.preEnergy::0               2186472                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::1               2181984                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::2               2270928                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::3               2290512                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.readEnergy::0         12300787.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::1             12440064                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::2         12671692.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::3             12637248                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.writeEnergy::0        5613649.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::1        5583790.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::2        5796126.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::3        5823083.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::0      31011129411.840000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::1      31011129411.840000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::2      31011129411.840000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::3      31011129411.840000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.actBackEnergy::0      9038840353.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::1      9038045436.480000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::2      9040188052.799999                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::3        9041601744                       # Energy for active background per rank (pJ)
system.mem_ctrls01.preBackEnergy::0      100076747808.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::1      100077445104                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::2      100075565616                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::3      100074325536                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.totalEnergy::0        140150059606.080017                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::1        140150060260.799988                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::2        140150988144.959991                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::3        140151202882.559998                       # Total energy per rank (pJ)
system.mem_ctrls01.averagePower::0          77.857140                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::1          77.857140                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::2          77.857655                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::3          77.857775                       # Core power per rank (mW)
system.mem_ctrls11.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls11.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls11.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls11.atomic_min_count                 0                       # atomic min count
system.mem_ctrls11.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls11.bytes_read::system.cpu0.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu0.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu0.data        33536                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.inst          256                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.data        51712                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu2.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu2.inst         4864                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu2.data        28160                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu3.data        46848                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu4.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu4.inst          256                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu4.data        68352                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu5.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu5.data        44544                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu6.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu6.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu6.data        53760                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu7.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu7.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu7.data        57856                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::total           397824                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu0.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu1.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu2.inst         4864                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu4.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu6.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu7.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::total        11264                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_written::writebacks       193280                       # Number of bytes written to this memory
system.mem_ctrls11.bytes_written::total        193280                       # Number of bytes written to this memory
system.mem_ctrls11.num_reads::system.cpu0.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu0.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu0.data          131                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.data          202                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu2.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu2.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu2.data          110                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu3.data          183                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu4.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu4.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu4.data          267                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu5.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu5.data          174                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu6.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu6.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu6.data          210                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu7.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu7.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu7.data          226                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::total              1554                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_writes::writebacks          755                       # Number of write requests responded to by this memory
system.mem_ctrls11.num_writes::total              755                       # Number of write requests responded to by this memory
system.mem_ctrls11.bw_read::system.cpu0.dtb.walker         1406                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu0.inst        11246                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu0.data       184150                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.inst         1406                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.data       283956                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu2.dtb.walker         1406                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu2.inst        26709                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu2.data       154630                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu3.data       257247                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu4.dtb.walker         1406                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu4.inst         1406                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu4.data       375328                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu5.dtb.walker         1406                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu5.data       244596                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu6.dtb.walker         2811                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu6.inst        14057                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu6.data       295202                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu7.dtb.walker         1406                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu7.inst         7029                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu7.data       317694                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::total             2184494                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu0.inst        11246                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu1.inst         1406                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu2.inst        26709                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu4.inst         1406                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu6.inst        14057                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu7.inst         7029                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::total          61852                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_write::writebacks       1061321                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_write::total            1061321                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_total::writebacks       1061321                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.dtb.walker         1406                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.inst        11246                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.data       184150                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.inst         1406                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.data       283956                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu2.dtb.walker         1406                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu2.inst        26709                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu2.data       154630                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu3.data       257247                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu4.dtb.walker         1406                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu4.inst         1406                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu4.data       375328                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu5.dtb.walker         1406                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu5.data       244596                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu6.dtb.walker         2811                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu6.inst        14057                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu6.data       295202                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu7.dtb.walker         1406                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu7.inst         7029                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu7.data       317694                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::total            3245816                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.readReqs                      1554                       # Number of read requests accepted
system.mem_ctrls11.writeReqs                      755                       # Number of write requests accepted
system.mem_ctrls11.readBursts                   12432                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls11.writeBursts                   6040                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls11.bytesReadDRAM               397824                       # Total number of bytes read from DRAM
system.mem_ctrls11.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls11.bytesWritten                193024                       # Total number of bytes written to DRAM
system.mem_ctrls11.bytesReadSys                397824                       # Total read bytes from the system interface side
system.mem_ctrls11.bytesWrittenSys             193280                       # Total written bytes from the system interface side
system.mem_ctrls11.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls11.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls11.neitherReadNorWriteReqs        15934                       # Number of requests that are neither read nor write
system.mem_ctrls11.perBankRdBursts::0            1536                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::1            1528                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::2            1512                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::3            1552                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::4            1600                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::5            1520                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::6            1528                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::7            1656                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::0             752                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::1             737                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::2             704                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::3             736                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::4             744                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::5             768                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::6             791                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::7             800                       # Per bank write bursts
system.mem_ctrls11.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls11.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls11.totGap                182132909000                       # Total gap between requests
system.mem_ctrls11.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::5               12432                       # Read request sizes (log2)
system.mem_ctrls11.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::5               6040                       # Write request sizes (log2)
system.mem_ctrls11.rdQLenPdf::0                  1516                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::1                  1519                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::2                  1524                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::3                  1525                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::4                  1527                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::5                  1530                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::6                  1532                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::7                  1533                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::8                    38                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::9                    35                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::10                   30                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::11                   29                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::12                   27                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::13                   24                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::14                   22                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::15                   21                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::15                  249                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::16                  249                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::17                  249                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::18                  249                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::19                  249                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::20                  250                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::21                  250                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::22                  250                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::23                  252                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::24                  252                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::25                  252                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::26                  252                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::27                  252                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::28                  251                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::29                  253                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::30                  255                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::31                  254                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::32                  254                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::33                  254                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::34                  254                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::35                  254                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::36                  254                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::37                  252                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::38                  250                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.bytesPerActivate::samples         2582                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::mean   228.833462                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::gmean   203.543722                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::stdev    67.737712                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::32-63          251      9.72%      9.72% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::64-95           14      0.54%     10.26% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::96-127            8      0.31%     10.57% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::128-159            3      0.12%     10.69% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::160-191            8      0.31%     11.00% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::192-223           14      0.54%     11.54% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::224-255          247      9.57%     21.11% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::256-287         2037     78.89%    100.00% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::total         2582                       # Bytes accessed per row activation
system.mem_ctrls11.rdPerTurnAround::samples          250                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::mean    49.472000                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::stdev    38.615513                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::0-3             3      1.20%      1.20% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::8-11            6      2.40%      3.60% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::16-19           33     13.20%     16.80% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::24-27           44     17.60%     34.40% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::32-35           37     14.80%     49.20% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::40-43           36     14.40%     63.60% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::48-51           11      4.40%     68.00% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::56-59           11      4.40%     72.40% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::64-67           14      5.60%     78.00% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::72-75            5      2.00%     80.00% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::80-83           12      4.80%     84.80% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::88-91            5      2.00%     86.80% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::96-99            5      2.00%     88.80% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::104-107            4      1.60%     90.40% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::112-115            5      2.00%     92.40% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::120-123            4      1.60%     94.00% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::128-131            2      0.80%     94.80% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::136-139            2      0.80%     95.60% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::144-147            3      1.20%     96.80% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::152-155            1      0.40%     97.20% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::160-163            2      0.80%     98.00% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::168-171            1      0.40%     98.40% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::184-187            1      0.40%     98.80% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::192-195            1      0.40%     99.20% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::200-203            2      0.80%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::total          250                       # Reads before turning the bus around for writes
system.mem_ctrls11.wrPerTurnAround::samples          250                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::mean    24.128000                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::gmean    24.099368                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::stdev     1.235200                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::16              1      0.40%      0.40% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::24            244     97.60%     98.00% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::32              5      2.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::total          250                       # Writes before turning the bus around for reads
system.mem_ctrls11.totQLat                  366122108                       # Total ticks spent queuing
system.mem_ctrls11.totMemAccLat             576844508                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls11.totBusLat                 39782400                       # Total ticks spent in databus transfers
system.mem_ctrls11.avgQLat                   29449.98                       # Average queueing delay per DRAM burst
system.mem_ctrls11.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls11.avgMemAccLat              46399.98                       # Average memory access latency per DRAM burst
system.mem_ctrls11.avgRdBW                       2.18                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls11.avgWrBW                       1.06                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls11.avgRdBWSys                    2.18                       # Average system read bandwidth in MiByte/s
system.mem_ctrls11.avgWrBWSys                    1.06                       # Average system write bandwidth in MiByte/s
system.mem_ctrls11.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls11.busUtil                       0.03                       # Data bus utilization in percentage
system.mem_ctrls11.busUtilRead                   0.02                       # Data bus utilization in percentage for reads
system.mem_ctrls11.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls11.avgRdQLen                     8.22                       # Average read queue length when enqueuing
system.mem_ctrls11.avgWrQLen                    30.96                       # Average write queue length when enqueuing
system.mem_ctrls11.readRowHits                  10862                       # Number of row buffer hits during reads
system.mem_ctrls11.writeRowHits                  5020                       # Number of row buffer hits during writes
system.mem_ctrls11.readRowHitRate               87.37                       # Row buffer hit rate for reads
system.mem_ctrls11.writeRowHitRate              83.11                       # Row buffer hit rate for writes
system.mem_ctrls11.avgGap                 78879562.15                       # Average gap between requests
system.mem_ctrls11.pageHitRate                  85.98                       # Row buffer hit rate, read and write combined
system.mem_ctrls11.memoryStateTime::IDLE 165860799971                       # Time in different power states
system.mem_ctrls11.memoryStateTime::REF   16001751600                       # Time in different power states
system.mem_ctrls11.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls11.memoryStateTime::ACT     249676127                       # Time in different power states
system.mem_ctrls11.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls11.actEnergy::0          3251404.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::1          3171571.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::2          3252614.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::3          3369340.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.preEnergy::0               2193408                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::1               2139552                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::2               2194224                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::3               2272968                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.readEnergy::0         12480499.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::1             12220416                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::2         12114086.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::3             12592320                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.writeEnergy::0        5584204.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::1        5550612.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::2        5626920.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::3        5816033.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::0      31011129411.840000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::1      31011129411.840000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::2      31011129411.840000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::3      31011129411.840000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.actBackEnergy::0      9039582959.040001                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::1      9037804996.799999                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::2      9041471893.440001                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::3      9041991897.600000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.preBackEnergy::0      100076096400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::1      100077656016                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::2      100074439440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::3      100073983296                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.totalEnergy::0        140150318287.679993                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::1        140149672576.320007                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::2        140150228591.040009                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::3        140151155267.520020                       # Total energy per rank (pJ)
system.mem_ctrls11.averagePower::0          77.857283                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::1          77.856925                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::2          77.857233                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::3          77.857748                       # Core power per rank (mW)
system.realview.nvmem.atomic_fadd_count             0                       # atomic fadd count
system.realview.nvmem.atomic_min_count              0                       # atomic min count
system.realview.nvmem.atomic_inc_count              0                       # atomic inc count
system.membus.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.membus.clk_domain.clock                    500                       # Clock period in ticks
system.membus.trans_dist::ReadReq               19011                       # Transaction distribution
system.membus.trans_dist::ReadResp              19011                       # Transaction distribution
system.membus.trans_dist::WriteReq                191                       # Transaction distribution
system.membus.trans_dist::WriteResp               191                       # Transaction distribution
system.membus.trans_dist::Writeback             12162                       # Transaction distribution
system.membus.trans_dist::UpgradeReq          4029124                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq         185312                       # Transaction distribution
system.membus.trans_dist::UpgradeResp         1952979                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq          505                       # Transaction distribution
system.membus.trans_dist::ReadExReq            609972                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6265                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio         1186                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.Hmon-slave      6833537                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      6834723                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6834723                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio         2372                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.Hmon-slave      9480961                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      9483333                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 9483333                       # Cumulative packet size per connected master and slave (bytes)
system.membus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadReq      9505500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadResp    307435000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteReq       191000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteResp        95500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::Writeback    200673000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeReq   2061414437                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SCUpgradeReq     94986524                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeResp    976489500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SCUpgradeFailReq       377240                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadExReq    384276136                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadExResp    103372500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.membus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadReq          371                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadResp          120                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteReq           31                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteResp            1                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::Writeback          555                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeReq        12786                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SCUpgradeReq            3                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeResp         3911                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadExReq           58                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadExResp           13                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadReq       298995                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadResp       563984                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteReq         4000                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::Writeback      1597437                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeReq     14105928                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeResp     29297500                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadExReq       191999                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadExResp       100000                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.failedReq                         13804                       # # of times recvTimingReq fails due to busy xbar
system.membus.failedResp                         4045                       # # of times recvTimingResp fails due to busy xbar
system.membus.reqForwardingFail                     0                       # # of times xbar fails to forward req pkt to next component
system.membus.respForwardingFail                    0                       # # of times xbar fails to forward resp pkt to next component
system.membus.pimReqSuccess                         1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.membus.pimReqFail                            1                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.membus.pimReqDelayedTime                  4000                       # cumulative time PIM req pkts are delayed on this xbar
system.membus.pimRespSuccess                        1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.membus.pimRespFail                           0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.membus.pimRespDelayedTime                    0                       # cumulative time PIM resp pkts are delayed on this xbar
system.membus.totalReqDelayedTime            16198359                       # cumulative time all req pkts are delayed on this xbar
system.membus.totalRespDelayedTime           29961484                       # cumulative time all resp pkts are delayed on this xbar
system.membus.snoops                          2865669                       # Total snoops (count)
system.membus.snoop_fanout::samples           4855683                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                 4855683    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             4855683                       # Request fanout histogram
system.membus.reqLayer0.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer0.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer0.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer0.failed                    0                       # # of times layer fails timing
system.membus.reqLayer1.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer1.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer1.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer1.failed                    0                       # # of times layer fails timing
system.membus.reqLayer2.occupancy              391500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.succeeded                 593                       # # of times layer succeeds timing
system.membus.reqLayer2.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer2.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer2.failed                    0                       # # of times layer fails timing
system.membus.reqLayer3.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer3.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer3.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer3.failed                    0                       # # of times layer fails timing
system.membus.reqLayer4.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer4.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer4.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer4.failed                    0                       # # of times layer fails timing
system.membus.reqLayer5.occupancy          1189600000                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization               0.7                       # Layer utilization (%)
system.membus.reqLayer5.succeeded             1990015                       # # of times layer succeeds timing
system.membus.reqLayer5.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer5.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer5.failed                    0                       # # of times layer fails timing
system.membus.reqLayer6.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer6.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer6.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer6.failed                    0                       # # of times layer fails timing
system.membus.respLayer0.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer0.failed                     0                       # # of times layer fails timing
system.membus.respLayer1.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer1.failed                     0                       # # of times layer fails timing
system.membus.respLayer2.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer2.failed                     0                       # # of times layer fails timing
system.membus.respLayer3.occupancy         1387392500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.8                       # Layer utilization (%)
system.membus.respLayer3.succeeded            1978446                       # # of times layer succeeds timing
system.membus.respLayer3.failed                     0                       # # of times layer fails timing
system.smcxbar.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.smcxbar.clk_domain.clock                  1000                       # Clock period in ticks
system.smcxbar.trans_dist::ReadReq              18608                       # Transaction distribution
system.smcxbar.trans_dist::ReadResp             18608                       # Transaction distribution
system.smcxbar.trans_dist::WriteReq                 1                       # Transaction distribution
system.smcxbar.trans_dist::WriteResp                1                       # Transaction distribution
system.smcxbar.trans_dist::Writeback            12162                       # Transaction distribution
system.smcxbar.trans_dist::UpgradeReq         1952384                       # Transaction distribution
system.smcxbar.trans_dist::SCUpgradeReq           595                       # Transaction distribution
system.smcxbar.trans_dist::UpgradeResp        1952979                       # Transaction distribution
system.smcxbar.trans_dist::ReadExReq             6265                       # Transaction distribution
system.smcxbar.trans_dist::ReadExResp            6265                       # Transaction distribution
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls00.port       207555                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls01.port          913                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls02.port         1000                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls03.port          925                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls04.port         1048                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls05.port          881                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls06.port          990                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls07.port         1002                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls08.port         1042                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls09.port       376665                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls10.port       387406                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls11.port         8755                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls12.port         1038                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls13.port          968                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls14.port          966                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls15.port          916                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.pim_sys.s2p.slave            1                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::total       992071                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls00.port       207814                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls01.port          985                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls02.port          928                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls03.port         1000                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls04.port         1027                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls05.port         1064                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls06.port          942                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls07.port          977                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls08.port          951                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls09.port       375897                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls10.port       387297                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls11.port         9124                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls12.port          995                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls13.port          985                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls14.port          941                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls15.port         1003                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::total       991930                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls00.port       206924                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls01.port          958                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls02.port          985                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls03.port         1031                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls04.port          937                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls05.port          949                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls06.port          930                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls07.port         1038                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls08.port          964                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls09.port       376669                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls10.port       387880                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls11.port         8765                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls12.port          963                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls13.port          960                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls14.port         1007                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls15.port          979                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::total       991939                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls00.port       207654                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls01.port         1002                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls02.port          999                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls03.port          933                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls04.port         1007                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls05.port         1010                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls06.port          979                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls07.port          953                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls08.port          932                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls09.port       376493                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls10.port       387077                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls11.port         9087                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls12.port          877                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls13.port          988                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls14.port          942                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls15.port          994                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.pim_sys.s2p.slave            1                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::total       991928                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count::total               3967868                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls00.port       145920                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls01.port       138240                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls02.port       152320                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls03.port       139264                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls04.port       152064                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls05.port       134656                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls06.port       151552                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls07.port       149760                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls08.port       158464                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls09.port       144384                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls10.port       152320                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls11.port       137984                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls12.port       158464                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls13.port       147456                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls14.port       145920                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls15.port       142336                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::total      2351104                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls00.port       158464                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls01.port       149248                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls02.port       142848                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls03.port       153856                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls04.port       151808                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls05.port       162048                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls06.port       144384                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls07.port       142080                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls08.port       145408                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls09.port       143360                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls10.port       145152                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls11.port       147968                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls12.port       150784                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls13.port       150784                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls14.port       147456                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls15.port       154112                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::total      2389760                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls00.port       147456                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls01.port       147200                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls02.port       150272                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls03.port       161024                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls04.port       141056                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls05.port       142080                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls06.port       141312                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls07.port       153856                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls08.port       146432                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls09.port       143360                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls10.port       150016                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls11.port       156928                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls12.port       147456                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls13.port       146688                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls14.port       153344                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls15.port       148224                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::total      2376704                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls00.port       146688                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls01.port       153856                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls02.port       153600                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls03.port       142336                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls04.port       146176                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls05.port       157696                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls06.port       150016                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls07.port       142080                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls08.port       141568                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls09.port       154880                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls10.port       140032                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls11.port       148224                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls12.port       136704                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls13.port       151296                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls14.port       145920                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls15.port       152320                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.pim_sys.s2p.slave            1                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::total      2363393                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size::total                9480961                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadReq     26041200                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadResp    183432297                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteReq         2200                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteResp         1500                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::Writeback    114317200                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeReq   2733320800                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SCUpgradeReq       833000                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeResp   2732239230                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadExReq      8765000                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadExResp     61695478                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadReq           25                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::Writeback           14                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeReq           42                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeResp            9                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadExReq           15                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadReq        11000                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::Writeback         5600                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeReq       102800                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeResp        38591                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadExReq        20000                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.failedReq                           96                       # # of times recvTimingReq fails due to busy xbar
system.smcxbar.failedResp                           9                       # # of times recvTimingResp fails due to busy xbar
system.smcxbar.reqForwardingFail                    0                       # # of times xbar fails to forward req pkt to next component
system.smcxbar.respForwardingFail                   0                       # # of times xbar fails to forward resp pkt to next component
system.smcxbar.pimReqSuccess                        1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.smcxbar.pimReqFail                           0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.smcxbar.pimReqDelayedTime                    0                       # cumulative time PIM req pkts are delayed on this xbar
system.smcxbar.pimRespSuccess                       1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.smcxbar.pimRespFail                          0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.smcxbar.pimRespDelayedTime                   0                       # cumulative time PIM resp pkts are delayed on this xbar
system.smcxbar.totalReqDelayedTime             139400                       # cumulative time all req pkts are delayed on this xbar
system.smcxbar.totalRespDelayedTime             38591                       # cumulative time all resp pkts are delayed on this xbar
system.smcxbar.reqLayer0.occupancy          587574800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.smcxbar.reqLayer0.succeeded             415354                       # # of times layer succeeds timing
system.smcxbar.reqLayer0.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer1.occupancy            9207800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer1.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer1.succeeded               2303                       # # of times layer succeeds timing
system.smcxbar.reqLayer1.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer2.occupancy            9420000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer2.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer2.succeeded               2340                       # # of times layer succeeds timing
system.smcxbar.reqLayer2.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer3.occupancy            9430000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer3.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer3.succeeded               2330                       # # of times layer succeeds timing
system.smcxbar.reqLayer3.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer4.occupancy            9399200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer4.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer4.succeeded               2388                       # # of times layer succeeds timing
system.smcxbar.reqLayer4.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer5.occupancy            9379200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer5.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer5.succeeded               2334                       # # of times layer succeeds timing
system.smcxbar.reqLayer5.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer6.occupancy            9274200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer6.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer6.succeeded               2299                       # # of times layer succeeds timing
system.smcxbar.reqLayer6.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer7.occupancy            9268800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer7.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer7.succeeded               2358                       # # of times layer succeeds timing
system.smcxbar.reqLayer7.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer8.occupancy            9273400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer8.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer8.succeeded               2321                       # # of times layer succeeds timing
system.smcxbar.reqLayer8.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer9.occupancy         1060518600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer9.utilization              0.6                       # Layer utilization (%)
system.smcxbar.reqLayer9.succeeded             753237                       # # of times layer succeeds timing
system.smcxbar.reqLayer9.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer10.occupancy        1091294000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer10.utilization             0.6                       # Layer utilization (%)
system.smcxbar.reqLayer10.succeeded            775206                       # # of times layer succeeds timing
system.smcxbar.reqLayer10.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer11.occupancy          31579800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer11.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer11.succeeded             18243                       # # of times layer succeeds timing
system.smcxbar.reqLayer11.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer12.occupancy           9382000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer12.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer12.succeeded              2320                       # # of times layer succeeds timing
system.smcxbar.reqLayer12.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer13.occupancy           9402800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer13.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer13.succeeded              2334                       # # of times layer succeeds timing
system.smcxbar.reqLayer13.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer14.occupancy           9432600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer14.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer14.succeeded              2315                       # # of times layer succeeds timing
system.smcxbar.reqLayer14.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer15.occupancy           9440000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer15.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer15.succeeded              2332                       # # of times layer succeeds timing
system.smcxbar.reqLayer15.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer16.occupancy              2200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer16.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer16.succeeded                 1                       # # of times layer succeeds timing
system.smcxbar.reqLayer16.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer0.occupancy         744746656                       # Layer occupancy (ticks)
system.smcxbar.respLayer0.utilization             0.4                       # Layer utilization (%)
system.smcxbar.respLayer0.succeeded            494568                       # # of times layer succeeds timing
system.smcxbar.respLayer0.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer1.occupancy         744615723                       # Layer occupancy (ticks)
system.smcxbar.respLayer1.utilization             0.4                       # Layer utilization (%)
system.smcxbar.respLayer1.succeeded            494426                       # # of times layer succeeds timing
system.smcxbar.respLayer1.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer2.occupancy         744275777                       # Layer occupancy (ticks)
system.smcxbar.respLayer2.utilization             0.4                       # Layer utilization (%)
system.smcxbar.respLayer2.succeeded            494435                       # # of times layer succeeds timing
system.smcxbar.respLayer2.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer3.occupancy         743730349                       # Layer occupancy (ticks)
system.smcxbar.respLayer3.utilization             0.4                       # Layer utilization (%)
system.smcxbar.respLayer3.succeeded            494424                       # # of times layer succeeds timing
system.smcxbar.respLayer3.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer4.succeeded                 0                       # # of times layer succeeds timing
system.smcxbar.respLayer4.failed                    0                       # # of times layer fails timing
system.realview.ethernet.descDMAReads               0                       # Number of descriptors the device read w/ DMA
system.realview.ethernet.descDMAWrites              0                       # Number of descriptors the device wrote w/ DMA
system.realview.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.realview.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.realview.ethernet.postedSwi                  0                       # number of software interrupts posted to CPU
system.realview.ethernet.coalescedSwi             0                       # average number of Swi's coalesced into each post
system.realview.ethernet.totalSwi                   0                       # total number of Swi written to ISR
system.realview.ethernet.postedRxIdle               0                       # number of rxIdle interrupts posted to CPU
system.realview.ethernet.coalescedRxIdle          0                       # average number of RxIdle's coalesced into each post
system.realview.ethernet.totalRxIdle                0                       # total number of RxIdle written to ISR
system.realview.ethernet.postedRxOk                 0                       # number of RxOk interrupts posted to CPU
system.realview.ethernet.coalescedRxOk            0                       # average number of RxOk's coalesced into each post
system.realview.ethernet.totalRxOk                  0                       # total number of RxOk written to ISR
system.realview.ethernet.postedRxDesc               0                       # number of RxDesc interrupts posted to CPU
system.realview.ethernet.coalescedRxDesc          0                       # average number of RxDesc's coalesced into each post
system.realview.ethernet.totalRxDesc                0                       # total number of RxDesc written to ISR
system.realview.ethernet.postedTxOk                 0                       # number of TxOk interrupts posted to CPU
system.realview.ethernet.coalescedTxOk            0                       # average number of TxOk's coalesced into each post
system.realview.ethernet.totalTxOk                  0                       # total number of TxOk written to ISR
system.realview.ethernet.postedTxIdle               0                       # number of TxIdle interrupts posted to CPU
system.realview.ethernet.coalescedTxIdle          0                       # average number of TxIdle's coalesced into each post
system.realview.ethernet.totalTxIdle                0                       # total number of TxIdle written to ISR
system.realview.ethernet.postedTxDesc               0                       # number of TxDesc interrupts posted to CPU
system.realview.ethernet.coalescedTxDesc          0                       # average number of TxDesc's coalesced into each post
system.realview.ethernet.totalTxDesc                0                       # total number of TxDesc written to ISR
system.realview.ethernet.postedRxOrn                0                       # number of RxOrn posted to CPU
system.realview.ethernet.coalescedRxOrn           0                       # average number of RxOrn's coalesced into each post
system.realview.ethernet.totalRxOrn                 0                       # total number of RxOrn written to ISR
system.realview.ethernet.coalescedTotal           0                       # average number of interrupts coalesced into each post
system.realview.ethernet.postedInterrupts            0                       # number of posts to CPU
system.realview.ethernet.droppedPackets             0                       # number of packets dropped
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cf1.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf1.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf1.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf1.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf1.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf1.dma_write_txs                            0                       # Number of DMA write transactions.
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                       8                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::system.realview.ide            8                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::system.realview.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023            8                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4            8                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.iocache.waiting_on_retry                     0                       # Number of times sendTimingReq failed
system.smccontroller.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.smccontroller.clk_domain.clock             100                       # Clock period in ticks
system.smccontroller.trans_dist::ReadReq        18608                       # Transaction distribution
system.smccontroller.trans_dist::ReadResp        18608                       # Transaction distribution
system.smccontroller.trans_dist::WriteReq            1                       # Transaction distribution
system.smccontroller.trans_dist::WriteResp            1                       # Transaction distribution
system.smccontroller.trans_dist::Writeback        12162                       # Transaction distribution
system.smccontroller.trans_dist::UpgradeReq      1952384                       # Transaction distribution
system.smccontroller.trans_dist::SCUpgradeReq          595                       # Transaction distribution
system.smccontroller.trans_dist::UpgradeResp      1952979                       # Transaction distribution
system.smccontroller.trans_dist::ReadExReq         6265                       # Transaction distribution
system.smccontroller.trans_dist::ReadExResp         6265                       # Transaction distribution
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon0-slave       992071                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon1-slave       991930                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon2-slave       991939                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon3-slave       991928                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::total      3967868                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon0-slave      2351104                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon1-slave      2389760                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon2-slave      2376704                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon3-slave      2363393                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::total      9480961                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadReq     14886400                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadResp     74432000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteReq          900                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteResp          800                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::Writeback     48648000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeReq   1561907200                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SCUpgradeReq       476000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeResp   1562383200                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadExReq      5012000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadExResp     25060000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadResp          218                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeResp         7740                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadExResp           35                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadResp       136600                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeResp      7163300                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadExResp        18900                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.failedReq                      0                       # # of times recvTimingReq fails due to busy xbar
system.smccontroller.failedResp                  7993                       # # of times recvTimingResp fails due to busy xbar
system.smccontroller.reqForwardingFail              0                       # # of times xbar fails to forward req pkt to next component
system.smccontroller.respForwardingFail             0                       # # of times xbar fails to forward resp pkt to next component
system.smccontroller.pimReqSuccess                  1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.smccontroller.pimReqFail                     0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.smccontroller.pimReqDelayedTime              0                       # cumulative time PIM req pkts are delayed on this xbar
system.smccontroller.pimRespSuccess                 1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.smccontroller.pimRespFail                    0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.smccontroller.pimRespDelayedTime             0                       # cumulative time PIM resp pkts are delayed on this xbar
system.smccontroller.totalReqDelayedTime            0                       # cumulative time all req pkts are delayed on this xbar
system.smccontroller.totalRespDelayedTime      7318800                       # cumulative time all resp pkts are delayed on this xbar
system.smccontroller.reqLayer0.occupancy    407397600                       # Layer occupancy (ticks)
system.smccontroller.reqLayer0.utilization          0.2                       # Layer utilization (%)
system.smccontroller.reqLayer0.succeeded       497503                       # # of times layer succeeds timing
system.smccontroller.reqLayer0.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer1.occupancy    407852800                       # Layer occupancy (ticks)
system.smccontroller.reqLayer1.utilization          0.2                       # Layer utilization (%)
system.smccontroller.reqLayer1.succeeded       497504                       # # of times layer succeeds timing
system.smccontroller.reqLayer1.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer2.occupancy    407824000                       # Layer occupancy (ticks)
system.smccontroller.reqLayer2.utilization          0.2                       # Layer utilization (%)
system.smccontroller.reqLayer2.succeeded       497504                       # # of times layer succeeds timing
system.smccontroller.reqLayer2.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer3.occupancy    407856100                       # Layer occupancy (ticks)
system.smccontroller.reqLayer3.utilization          0.2                       # Layer utilization (%)
system.smccontroller.reqLayer3.succeeded       497504                       # # of times layer succeeds timing
system.smccontroller.reqLayer3.failed               0                       # # of times layer fails timing
system.smccontroller.respLayer0.occupancy   1661876000                       # Layer occupancy (ticks)
system.smccontroller.respLayer0.utilization          0.9                       # Layer utilization (%)
system.smccontroller.respLayer0.succeeded      1977853                       # # of times layer succeeds timing
system.smccontroller.respLayer0.failed              0                       # # of times layer fails timing
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadReq           18594847                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          18002569                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate       592278                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               191                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              191                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            11700                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq         4029168                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq        185318                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp        4214486                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq        72779                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp        72779                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1436099                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1436099                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         3722                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      2667798                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2.cpu_side         3208                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         2666                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3242712                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb.walker.dma::system.l2.cpu_side         3458                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side         2668                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      2609788                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb.walker.dma::system.l2.cpu_side         1934                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         2712                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      3579995                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dtb.walker.dma::system.l2.cpu_side         3488                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side         3522                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side      3717786                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dtb.walker.dma::system.l2.cpu_side         3578                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side         2578                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side      3090472                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dtb.walker.dma::system.l2.cpu_side         3368                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side         3576                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side      3630630                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.itb.walker.dma::system.l2.cpu_side           10                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dtb.walker.dma::system.l2.cpu_side         3568                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side         4790                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side      3785996                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.itb.walker.dma::system.l2.cpu_side           16                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dtb.walker.dma::system.l2.cpu_side         3742                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              26377781                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       476416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side      1778212                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb.walker.dma::system.l2.cpu_side         6416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       341248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side      2567716                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb.walker.dma::system.l2.cpu_side         6916                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       341504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side      1420316                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb.walker.dma::system.l2.cpu_side         3868                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       347136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side      2644264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dtb.walker.dma::system.l2.cpu_side         6976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side       450816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side      3039796                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dtb.walker.dma::system.l2.cpu_side         7156                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side       329984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side      2529560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dtb.walker.dma::system.l2.cpu_side         6736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side       457728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side      3034932                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.itb.walker.dma::system.l2.cpu_side           20                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dtb.walker.dma::system.l2.cpu_side         7136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side       613120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side      3327801                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.itb.walker.dma::system.l2.cpu_side           32                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dtb.walker.dma::system.l2.cpu_side         7484                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               23753289                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadReq   9745137302                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadResp   2412602959                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteReq       191000                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteResp        99487                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::Writeback    380329313                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeReq   2256503202                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SCUpgradeReq     95042364                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeResp    976855307                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SCUpgradeFailReq     36765650                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadExReq    851815625                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadExResp    230117319                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadReq      2966342                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadResp        22408                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteReq           74                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::Writeback          723                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeReq       184709                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SCUpgradeReq         7465                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeResp           11                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SCUpgradeFailReq        38473                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadExReq        82355                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadExResp           97                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadReq   2450247695                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadResp    236089789                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteReq      2658989                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::Writeback      7682309                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeReq    359051942                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SCUpgradeReq      8471711                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeResp       171500                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SCUpgradeFailReq     32638389                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadExReq    179299706                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadExResp      1091926                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.failedReq                      3328422                       # # of times recvTimingReq fails due to busy xbar
system.tol2bus.failedResp                       22516                       # # of times recvTimingResp fails due to busy xbar
system.tol2bus.reqForwardingFail                    0                       # # of times xbar fails to forward req pkt to next component
system.tol2bus.respForwardingFail                   0                       # # of times xbar fails to forward resp pkt to next component
system.tol2bus.pimReqSuccess                        1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.tol2bus.pimReqFail                           0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.tol2bus.pimReqDelayedTime                    0                       # cumulative time PIM req pkts are delayed on this xbar
system.tol2bus.pimRespSuccess                       1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.tol2bus.pimRespFail                          0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.tol2bus.pimRespDelayedTime                   0                       # cumulative time PIM resp pkts are delayed on this xbar
system.tol2bus.totalReqDelayedTime         3040050741                       # cumulative time all req pkts are delayed on this xbar
system.tol2bus.totalRespDelayedTime         237353215                       # cumulative time all resp pkts are delayed on this xbar
system.tol2bus.snoops                        22270723                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         24329508                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                  47                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::33                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::34                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::35                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::36                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::37                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::38                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::39                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::40                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::41                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::42                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::43                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::44                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::45                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::46                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::47              24329508    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::48                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           24329508                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        13394841956                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.4                       # Layer utilization (%)
system.tol2bus.reqLayer0.succeeded           24330102                       # # of times layer succeeds timing
system.tol2bus.reqLayer0.failed                     0                       # # of times layer fails timing
system.tol2bus.snoopLayer0.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.snoopLayer0.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer0.occupancy          60525845                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.succeeded              1861                       # # of times layer succeeds timing
system.tol2bus.respLayer0.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer1.occupancy       78906303766                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            43.3                       # Layer utilization (%)
system.tol2bus.respLayer1.succeeded           2584128                       # # of times layer succeeds timing
system.tol2bus.respLayer1.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer2.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer2.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer3.occupancy           1611475                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.succeeded              1604                       # # of times layer succeeds timing
system.tol2bus.respLayer3.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer4.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer4.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer5.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer5.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer6.occupancy          43364856                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer6.succeeded              1333                       # # of times layer succeeds timing
system.tol2bus.respLayer6.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer7.occupancy       79960060256                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization            43.9                       # Layer utilization (%)
system.tol2bus.respLayer7.succeeded           2977108                       # # of times layer succeeds timing
system.tol2bus.respLayer7.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer8.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer8.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer9.occupancy           1739459                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.succeeded              1729                       # # of times layer succeeds timing
system.tol2bus.respLayer9.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer10.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer10.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer11.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer11.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer12.occupancy         43402357                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer12.succeeded             1334                       # # of times layer succeeds timing
system.tol2bus.respLayer12.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer13.occupancy      79802718867                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization           43.8                       # Layer utilization (%)
system.tol2bus.respLayer13.succeeded          2568480                       # # of times layer succeeds timing
system.tol2bus.respLayer13.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer14.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer14.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer15.occupancy           967998                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer15.succeeded              967                       # # of times layer succeeds timing
system.tol2bus.respLayer15.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer16.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer16.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer17.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer17.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer18.occupancy         44108877                       # Layer occupancy (ticks)
system.tol2bus.respLayer18.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer18.succeeded             1356                       # # of times layer succeeds timing
system.tol2bus.respLayer18.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer19.occupancy      89637287672                       # Layer occupancy (ticks)
system.tol2bus.respLayer19.utilization           49.2                       # Layer utilization (%)
system.tol2bus.respLayer19.succeeded          3301496                       # # of times layer succeeds timing
system.tol2bus.respLayer19.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer20.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer20.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer21.occupancy          1751474                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer21.succeeded             1744                       # # of times layer succeeds timing
system.tol2bus.respLayer21.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer22.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer22.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer23.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer23.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer24.occupancy         57278353                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer24.succeeded             1761                       # # of times layer succeeds timing
system.tol2bus.respLayer24.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer25.occupancy      84867656054                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization           46.6                       # Layer utilization (%)
system.tol2bus.respLayer25.succeeded          3344273                       # # of times layer succeeds timing
system.tol2bus.respLayer25.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer26.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer26.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer27.occupancy          1795481                       # Layer occupancy (ticks)
system.tol2bus.respLayer27.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer27.succeeded             1789                       # # of times layer succeeds timing
system.tol2bus.respLayer27.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer28.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer28.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer29.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer29.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer30.occupancy         41921389                       # Layer occupancy (ticks)
system.tol2bus.respLayer30.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer30.succeeded             1289                       # # of times layer succeeds timing
system.tol2bus.respLayer30.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer31.occupancy      76782587081                       # Layer occupancy (ticks)
system.tol2bus.respLayer31.utilization           42.2                       # Layer utilization (%)
system.tol2bus.respLayer31.succeeded          2848890                       # # of times layer succeeds timing
system.tol2bus.respLayer31.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer32.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer32.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer33.occupancy          1695463                       # Layer occupancy (ticks)
system.tol2bus.respLayer33.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer33.succeeded             1684                       # # of times layer succeeds timing
system.tol2bus.respLayer33.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer34.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer34.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer35.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer35.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer36.occupancy         58148369                       # Layer occupancy (ticks)
system.tol2bus.respLayer36.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer36.succeeded             1788                       # # of times layer succeeds timing
system.tol2bus.respLayer36.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer37.occupancy      83703268224                       # Layer occupancy (ticks)
system.tol2bus.respLayer37.utilization           46.0                       # Layer utilization (%)
system.tol2bus.respLayer37.succeeded          3275898                       # # of times layer succeeds timing
system.tol2bus.respLayer37.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer38.occupancy             5000                       # Layer occupancy (ticks)
system.tol2bus.respLayer38.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer38.succeeded                5                       # # of times layer succeeds timing
system.tol2bus.respLayer38.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer39.occupancy          1790985                       # Layer occupancy (ticks)
system.tol2bus.respLayer39.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer39.succeeded             1784                       # # of times layer succeeds timing
system.tol2bus.respLayer39.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer40.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer40.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer41.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer41.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer42.occupancy         77880870                       # Layer occupancy (ticks)
system.tol2bus.respLayer42.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer42.succeeded             2395                       # # of times layer succeeds timing
system.tol2bus.respLayer42.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer43.occupancy      84841034543                       # Layer occupancy (ticks)
system.tol2bus.respLayer43.utilization           46.6                       # Layer utilization (%)
system.tol2bus.respLayer43.succeeded          3391827                       # # of times layer succeeds timing
system.tol2bus.respLayer43.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer44.occupancy             8000                       # Layer occupancy (ticks)
system.tol2bus.respLayer44.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer44.succeeded                8                       # # of times layer succeeds timing
system.tol2bus.respLayer44.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer45.occupancy          1878475                       # Layer occupancy (ticks)
system.tol2bus.respLayer45.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer45.succeeded             1871                       # # of times layer succeeds timing
system.tol2bus.respLayer45.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer46.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer46.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer47.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer47.failed                   0                       # # of times layer fails timing
system.pim_sys.itlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.itlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.itlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.itlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.itlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.stlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.stlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.stlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.stlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.stlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.dtlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.dtlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.dtlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.dtlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.dtlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys.cpu.dtb.inst_hits                    0                       # ITB inst hits
system.pim_sys.cpu.dtb.inst_misses                  0                       # ITB inst misses
system.pim_sys.cpu.dtb.read_hits                    0                       # DTB read hits
system.pim_sys.cpu.dtb.read_misses                  0                       # DTB read misses
system.pim_sys.cpu.dtb.write_hits                   0                       # DTB write hits
system.pim_sys.cpu.dtb.write_misses                 0                       # DTB write misses
system.pim_sys.cpu.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.dtb.read_accesses                0                       # DTB read accesses
system.pim_sys.cpu.dtb.write_accesses               0                       # DTB write accesses
system.pim_sys.cpu.dtb.inst_accesses                0                       # ITB inst accesses
system.pim_sys.cpu.dtb.hits                         0                       # DTB hits
system.pim_sys.cpu.dtb.misses                       0                       # DTB misses
system.pim_sys.cpu.dtb.accesses                     0                       # DTB accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys.cpu.itb.inst_hits                    0                       # ITB inst hits
system.pim_sys.cpu.itb.inst_misses                  0                       # ITB inst misses
system.pim_sys.cpu.itb.read_hits                    0                       # DTB read hits
system.pim_sys.cpu.itb.read_misses                  0                       # DTB read misses
system.pim_sys.cpu.itb.write_hits                   0                       # DTB write hits
system.pim_sys.cpu.itb.write_misses                 0                       # DTB write misses
system.pim_sys.cpu.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.itb.read_accesses                0                       # DTB read accesses
system.pim_sys.cpu.itb.write_accesses               0                       # DTB write accesses
system.pim_sys.cpu.itb.inst_accesses                0                       # ITB inst accesses
system.pim_sys.cpu.itb.hits                         0                       # DTB hits
system.pim_sys.cpu.itb.misses                       0                       # DTB misses
system.pim_sys.cpu.itb.accesses                     0                       # DTB accesses
system.pim_sys.cpu.numCycles                        0                       # number of cpu cycles simulated
system.pim_sys.cpu.numWorkItemsStarted              0                       # number of work items this cpu started
system.pim_sys.cpu.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.pim_sys.cpu.committedInsts                   0                       # Number of instructions committed
system.pim_sys.cpu.committedOps                     0                       # Number of ops (including micro ops) committed
system.pim_sys.cpu.num_int_alu_accesses             0                       # Number of integer alu accesses
system.pim_sys.cpu.num_fp_alu_accesses              0                       # Number of float alu accesses
system.pim_sys.cpu.num_func_calls                   0                       # number of times a function call or return occured
system.pim_sys.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.pim_sys.cpu.num_int_insts                    0                       # number of integer instructions
system.pim_sys.cpu.num_fp_insts                     0                       # number of float instructions
system.pim_sys.cpu.num_int_register_reads            0                       # number of times the integer registers were read
system.pim_sys.cpu.num_int_register_writes            0                       # number of times the integer registers were written
system.pim_sys.cpu.num_fp_register_reads            0                       # number of times the floating registers were read
system.pim_sys.cpu.num_fp_register_writes            0                       # number of times the floating registers were written
system.pim_sys.cpu.num_mem_refs                     0                       # number of memory refs
system.pim_sys.cpu.num_load_insts                   0                       # Number of load instructions
system.pim_sys.cpu.num_store_insts                  0                       # Number of store instructions
system.pim_sys.cpu.num_idle_cycles                  0                       # Number of idle cycles
system.pim_sys.cpu.num_busy_cycles                  0                       # Number of busy cycles
system.pim_sys.cpu.not_idle_fraction                0                       # Percentage of non-idle cycles
system.pim_sys.cpu.idle_fraction                    1                       # Percentage of idle cycles
system.pim_sys.cpu.op_class::No_OpClass             0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntAlu                 0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntMult                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntDiv                 0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatAdd               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatCmp               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatCvt               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatMult              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatDiv               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatSqrt              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAdd                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAddAcc             0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAlu                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdCmp                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdCvt                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMisc               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMult               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMultAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdShift              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdSqrt               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMult            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::MemRead                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::MemWrite               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IprAccess              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::InstPrefetch            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::total                  0                       # Class of executed instruction
system.pim_sys.cpu.kern.inst.arm                    0                       # number of arm instructions executed
system.pim_sys.cpu.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.pim_sys.Smon.readBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBandwidthHist::samples        18210                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::mean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::gmean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::stdev            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::0        18210    100.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::1            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::2            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::3            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::4            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::5            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::6            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::7            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::8            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::9            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::10            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::11            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::12            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::13            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::14            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::15            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::16            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::17            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::18            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::19            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::total        18210                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.averageReadBandwidth            0                       # Average read bandwidth (bytes/s)
system.pim_sys.Smon.totalReadBytes                  0                       # Number of bytes read
system.pim_sys.Smon.writeBandwidthHist::samples        18210                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::mean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::gmean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::stdev            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::0        18210    100.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::1            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::2            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::3            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::4            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::5            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::6            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::7            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::8            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::9            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::10            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::11            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::12            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::13            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::14            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::15            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::16            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::17            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::18            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::19            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::total        18210                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.averageWriteBandwidth            0                       # Average write bandwidth (bytes/s)
system.pim_sys.Smon.totalWrittenBytes               0                       # Number of bytes written
system.pim_sys.Smon.readLatencyHist::samples            0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::mean          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::gmean          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::stdev          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::0              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::1              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::2              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::3              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::4              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::5              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::6              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::7              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::8              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::9              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::10             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::11             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::12             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::13             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::14             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::15             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::16             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::17             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::18             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::19             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::total            0                       # Read request-response latency
system.pim_sys.Smon.writeLatencyHist::samples            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::mean          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::gmean          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::stdev          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::0             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::1             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::2             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::3             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::4             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::5             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::6             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::7             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::8             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::9             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::10            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::11            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::12            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::13            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::14            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::15            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::16            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::17            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::18            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::19            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::total            0                       # Write request-response latency
system.pim_sys.Smon.ittReadRead::samples            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::mean             0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::stdev            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::underflows            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::1-5000             0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::5001-10000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::10001-15000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::15001-20000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::20001-25000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::25001-30000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::30001-35000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::35001-40000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::40001-45000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::45001-50000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::50001-55000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::55001-60000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::60001-65000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::65001-70000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::70001-75000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::75001-80000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::80001-85000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::85001-90000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::90001-95000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::95001-100000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::overflows            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::min_value            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::max_value            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::total              0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittWriteWrite::samples            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::mean           0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::stdev          0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::underflows            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::1-5000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::5001-10000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::10001-15000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::15001-20000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::20001-25000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::25001-30000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::30001-35000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::35001-40000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::40001-45000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::45001-50000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::50001-55000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::55001-60000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::60001-65000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::65001-70000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::70001-75000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::75001-80000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::80001-85000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::85001-90000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::90001-95000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::95001-100000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::overflows            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::min_value            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::max_value            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::total            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittReqReq::samples              0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::mean               0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::stdev              0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::underflows            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::1-5000               0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::5001-10000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::10001-15000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::15001-20000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::20001-25000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::25001-30000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::30001-35000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::35001-40000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::40001-45000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::45001-50000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::50001-55000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::55001-60000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::60001-65000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::65001-70000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::70001-75000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::75001-80000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::80001-85000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::85001-90000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::90001-95000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::95001-100000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::overflows            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::min_value            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::max_value            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::total                0                       # Request-to-request inter transaction time
system.pim_sys.Smon.outstandingReadsHist::samples        18210                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::mean            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::stdev            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::0        18210    100.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::1            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::2            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::3            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::4            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::5            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::6            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::7            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::8            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::9            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::10            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::11            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::12            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::13            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::14            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::15            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::16            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::17            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::18            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::19            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::total        18210                       # Outstanding read transactions
system.pim_sys.Smon.outstandingWritesHist::samples        18210                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::0        18210    100.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::1            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::2            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::3            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::4            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::5            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::6            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::7            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::8            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::9            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::10            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::11            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::12            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::13            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::14            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::15            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::16            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::17            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::18            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::19            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::total        18210                       # Outstanding write transactions
system.pim_sys.Smon.readTransHist::samples        18210                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::mean             0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::0            18210    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::1                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::2                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::3                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::4                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::5                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::6                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::7                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::8                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::9                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::10               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::11               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::12               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::13               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::14               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::15               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::16               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::17               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::18               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::19               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::total        18210                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::samples        18210                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::mean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::0           18210    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::1               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::2               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::3               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::4               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::5               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::6               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::7               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::8               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::9               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::10              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::11              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::12              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::13              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::14              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::15              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::16              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::17              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::18              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::19              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::total        18210                       # Histogram of read transactions per sample period
system.pim_sys.cpu_voltage_domain.voltage            1                       # Voltage in Volts
system.pim_sys.pimbus.trans_dist::WriteReq            1                       # Transaction distribution
system.pim_sys.pimbus.trans_dist::WriteResp            1                       # Transaction distribution
system.pim_sys.pimbus.pkt_count_system.pim_sys.s2p.master::system.pim_sys.pim_memory.port            2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_count_system.pim_sys.s2p.master::total            2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_count::total              2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size_system.pim_sys.s2p.master::system.pim_sys.pim_memory.port            1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size_system.pim_sys.s2p.master::total            1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size::total               1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteReq         1000                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteResp          700                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.failedReq                     0                       # # of times recvTimingReq fails due to busy xbar
system.pim_sys.pimbus.failedResp                    0                       # # of times recvTimingResp fails due to busy xbar
system.pim_sys.pimbus.reqForwardingFail             0                       # # of times xbar fails to forward req pkt to next component
system.pim_sys.pimbus.respForwardingFail            0                       # # of times xbar fails to forward resp pkt to next component
system.pim_sys.pimbus.pimReqSuccess                 1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.pim_sys.pimbus.pimReqFail                    0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.pim_sys.pimbus.pimReqDelayedTime             0                       # cumulative time PIM req pkts are delayed on this xbar
system.pim_sys.pimbus.pimRespSuccess                1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.pim_sys.pimbus.pimRespFail                   0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.pim_sys.pimbus.pimRespDelayedTime            0                       # cumulative time PIM resp pkts are delayed on this xbar
system.pim_sys.pimbus.totalReqDelayedTime            0                       # cumulative time all req pkts are delayed on this xbar
system.pim_sys.pimbus.totalRespDelayedTime            0                       # cumulative time all resp pkts are delayed on this xbar
system.pim_sys.pimbus.reqLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer0.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.reqLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer1.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.reqLayer2.occupancy         1000                       # Layer occupancy (ticks)
system.pim_sys.pimbus.reqLayer2.utilization          0.0                       # Layer utilization (%)
system.pim_sys.pimbus.reqLayer2.succeeded            1                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer2.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer0.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer1.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer2.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer2.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer3.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer3.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer4.occupancy          700                       # Layer occupancy (ticks)
system.pim_sys.pimbus.respLayer4.utilization          0.0                       # Layer utilization (%)
system.pim_sys.pimbus.respLayer4.succeeded            1                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer4.failed             0                       # # of times layer fails timing
system.seriallink0.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink0.clk_domain.clock               100                       # Clock period in ticks
system.seriallink1.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink1.clk_domain.clock               100                       # Clock period in ticks
system.seriallink2.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink2.clk_domain.clock               100                       # Clock period in ticks
system.seriallink3.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink3.clk_domain.clock               100                       # Clock period in ticks
system.l2.tags.replacements                     25082                       # number of replacements
system.l2.tags.tagsinuse                  8104.498256                       # Cycle average of tags in use
system.l2.tags.total_refs                       53402                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     25082                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.129097                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     3158.575781                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.dtb.walker     6.967335                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.inst    50.363529                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.data   568.220157                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.dtb.walker     2.797064                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.inst     7.012625                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.data   649.376806                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.dtb.walker     2.517137                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.inst    68.726344                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.data   490.769072                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.dtb.walker     1.702148                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.inst    35.818575                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.data   587.587542                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu4.dtb.walker     1.647446                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu4.inst     9.237707                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu4.data   607.086860                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.dtb.walker     2.150351                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.inst     5.281295                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.data   554.896733                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu6.dtb.walker     2.191242                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu6.inst    48.748830                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu6.data   514.736855                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.dtb.walker     4.282556                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.inst   112.263794                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.data   611.540470                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.385568                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.dtb.walker     0.000851                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.inst     0.006148                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.data     0.069363                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.dtb.walker     0.000341                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.inst     0.000856                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.data     0.079270                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.dtb.walker     0.000307                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.inst     0.008389                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.data     0.059908                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.dtb.walker     0.000208                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.inst     0.004372                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.data     0.071727                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu4.dtb.walker     0.000201                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu4.inst     0.001128                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu4.data     0.074107                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.dtb.walker     0.000262                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.inst     0.000645                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.data     0.067736                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu6.dtb.walker     0.000267                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu6.inst     0.005951                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu6.data     0.062834                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.dtb.walker     0.000523                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.inst     0.013704                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.data     0.074651                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.989319                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1023            34                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          8081                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::2            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::3            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::4           31                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          277                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          969                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         6802                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1023     0.004150                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.986450                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  16502685                       # Number of tag accesses
system.l2.tags.data_accesses                 16502685                       # Number of data accesses
system.l2.ReadReq_hits::system.cpu0.dtb.walker         1596                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu0.inst         1740                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu0.data         4201                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.dtb.walker         1722                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.inst         1315                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.data         5575                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.dtb.walker          959                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.inst         1040                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.data         3255                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.dtb.walker         1741                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.inst         1314                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.data         5538                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.dtb.walker         1784                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.inst         1720                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.data         5945                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.dtb.walker         1679                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.inst         1267                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.data         5546                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu6.dtb.walker         1777                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu6.itb.walker            5                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu6.inst         1675                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu6.data         6192                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.dtb.walker         1859                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.itb.walker            8                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.inst         2262                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.data         6543                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   68258                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            11700                       # number of Writeback hits
system.l2.Writeback_hits::total                 11700                       # number of Writeback hits
system.l2.UpgradeReq_hits::system.cpu0.data           10                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu1.data            4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu2.data            4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu3.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu4.data            7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu5.data            3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu6.data            4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu7.data           22                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   56                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu0.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu2.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu5.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu6.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu7.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  6                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::system.cpu0.data           82                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu1.data           95                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu2.data           64                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu3.data           98                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu4.data           94                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu5.data           93                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu6.data          106                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu7.data          170                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   802                       # number of ReadExReq hits
system.l2.demand_hits::system.cpu0.dtb.walker         1596                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu0.inst          1740                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu0.data          4283                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.dtb.walker         1722                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.inst          1315                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.data          5670                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.dtb.walker          959                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.inst          1040                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.data          3319                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.dtb.walker         1741                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.inst          1314                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.data          5636                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.dtb.walker         1784                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.inst          1720                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.data          6039                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.dtb.walker         1679                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.inst          1267                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.data          5639                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu6.dtb.walker         1777                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu6.itb.walker            5                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu6.inst          1675                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu6.data          6298                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.dtb.walker         1859                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.itb.walker            8                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.inst          2262                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.data          6713                       # number of demand (read+write) hits
system.l2.demand_hits::total                    69060                       # number of demand (read+write) hits
system.l2.overall_hits::system.cpu0.dtb.walker         1596                       # number of overall hits
system.l2.overall_hits::system.cpu0.inst         1740                       # number of overall hits
system.l2.overall_hits::system.cpu0.data         4283                       # number of overall hits
system.l2.overall_hits::system.cpu1.dtb.walker         1722                       # number of overall hits
system.l2.overall_hits::system.cpu1.inst         1315                       # number of overall hits
system.l2.overall_hits::system.cpu1.data         5670                       # number of overall hits
system.l2.overall_hits::system.cpu2.dtb.walker          959                       # number of overall hits
system.l2.overall_hits::system.cpu2.inst         1040                       # number of overall hits
system.l2.overall_hits::system.cpu2.data         3319                       # number of overall hits
system.l2.overall_hits::system.cpu3.dtb.walker         1741                       # number of overall hits
system.l2.overall_hits::system.cpu3.inst         1314                       # number of overall hits
system.l2.overall_hits::system.cpu3.data         5636                       # number of overall hits
system.l2.overall_hits::system.cpu4.dtb.walker         1784                       # number of overall hits
system.l2.overall_hits::system.cpu4.inst         1720                       # number of overall hits
system.l2.overall_hits::system.cpu4.data         6039                       # number of overall hits
system.l2.overall_hits::system.cpu5.dtb.walker         1679                       # number of overall hits
system.l2.overall_hits::system.cpu5.inst         1267                       # number of overall hits
system.l2.overall_hits::system.cpu5.data         5639                       # number of overall hits
system.l2.overall_hits::system.cpu6.dtb.walker         1777                       # number of overall hits
system.l2.overall_hits::system.cpu6.itb.walker            5                       # number of overall hits
system.l2.overall_hits::system.cpu6.inst         1675                       # number of overall hits
system.l2.overall_hits::system.cpu6.data         6298                       # number of overall hits
system.l2.overall_hits::system.cpu7.dtb.walker         1859                       # number of overall hits
system.l2.overall_hits::system.cpu7.itb.walker            8                       # number of overall hits
system.l2.overall_hits::system.cpu7.inst         2262                       # number of overall hits
system.l2.overall_hits::system.cpu7.data         6713                       # number of overall hits
system.l2.overall_hits::total                   69060                       # number of overall hits
system.l2.ReadReq_misses::system.cpu0.dtb.walker            8                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu0.inst          121                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu0.data         1882                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.dtb.walker            7                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.inst           18                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.data         2399                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.dtb.walker            8                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.inst          294                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.data         1802                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.dtb.walker            3                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.inst           42                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.data         2352                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu4.dtb.walker            5                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu4.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu4.data         2800                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu5.dtb.walker            5                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu5.inst           22                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu5.data         1935                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu6.dtb.walker            7                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu6.inst          113                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu6.data         2353                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.dtb.walker           12                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.inst          133                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.data         2357                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 18719                       # number of ReadReq misses
system.l2.UpgradeReq_misses::system.cpu0.data        76626                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu1.data       255450                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu2.data        35599                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu3.data       268011                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu4.data       361444                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu5.data       231555                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu6.data       342698                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu7.data       380989                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total            1952372                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu0.data           15                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu1.data           48                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu2.data           86                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu3.data           84                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu4.data          112                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu5.data           73                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu6.data           98                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu7.data           79                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              595                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::system.cpu0.data          144                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu1.data          723                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu2.data           23                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu3.data          911                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu4.data         1194                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu5.data          822                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu6.data         1087                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu7.data         1373                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6277                       # number of ReadExReq misses
system.l2.demand_misses::system.cpu0.dtb.walker            8                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu0.inst          121                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu0.data         2026                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.dtb.walker            7                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.inst           18                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.data         3122                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.dtb.walker            8                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.inst          294                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.data         1825                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.dtb.walker            3                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.inst           42                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.data         3263                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu4.dtb.walker            5                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu4.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu4.data         3994                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu5.dtb.walker            5                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu5.inst           22                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu5.data         2757                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu6.dtb.walker            7                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu6.inst          113                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu6.data         3440                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.dtb.walker           12                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.inst          133                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.data         3730                       # number of demand (read+write) misses
system.l2.demand_misses::total                  24996                       # number of demand (read+write) misses
system.l2.overall_misses::system.cpu0.dtb.walker            8                       # number of overall misses
system.l2.overall_misses::system.cpu0.inst          121                       # number of overall misses
system.l2.overall_misses::system.cpu0.data         2026                       # number of overall misses
system.l2.overall_misses::system.cpu1.dtb.walker            7                       # number of overall misses
system.l2.overall_misses::system.cpu1.inst           18                       # number of overall misses
system.l2.overall_misses::system.cpu1.data         3122                       # number of overall misses
system.l2.overall_misses::system.cpu2.dtb.walker            8                       # number of overall misses
system.l2.overall_misses::system.cpu2.inst          294                       # number of overall misses
system.l2.overall_misses::system.cpu2.data         1825                       # number of overall misses
system.l2.overall_misses::system.cpu3.dtb.walker            3                       # number of overall misses
system.l2.overall_misses::system.cpu3.inst           42                       # number of overall misses
system.l2.overall_misses::system.cpu3.data         3263                       # number of overall misses
system.l2.overall_misses::system.cpu4.dtb.walker            5                       # number of overall misses
system.l2.overall_misses::system.cpu4.inst           41                       # number of overall misses
system.l2.overall_misses::system.cpu4.data         3994                       # number of overall misses
system.l2.overall_misses::system.cpu5.dtb.walker            5                       # number of overall misses
system.l2.overall_misses::system.cpu5.inst           22                       # number of overall misses
system.l2.overall_misses::system.cpu5.data         2757                       # number of overall misses
system.l2.overall_misses::system.cpu6.dtb.walker            7                       # number of overall misses
system.l2.overall_misses::system.cpu6.inst          113                       # number of overall misses
system.l2.overall_misses::system.cpu6.data         3440                       # number of overall misses
system.l2.overall_misses::system.cpu7.dtb.walker           12                       # number of overall misses
system.l2.overall_misses::system.cpu7.inst          133                       # number of overall misses
system.l2.overall_misses::system.cpu7.data         3730                       # number of overall misses
system.l2.overall_misses::total                 24996                       # number of overall misses
system.l2.ReadReq_miss_latency::system.cpu0.dtb.walker      1106500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu0.inst     15709000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu0.data    242096420                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.dtb.walker       932500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.inst      1932000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.data    310356817                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.dtb.walker      1093500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.inst     37632500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.data    232387476                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.dtb.walker       423000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.inst      4869500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.data    306071890                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu4.dtb.walker       565000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu4.inst      5155000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu4.data    364485180                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu5.dtb.walker       621000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu5.inst      2522000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu5.data    249871896                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu6.dtb.walker       853000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu6.inst     14596500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu6.data    303747320                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.dtb.walker      1568000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.inst     17090000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.data    305605282                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      2421291281                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu0.data      1108500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu1.data       848500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu2.data       457000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu3.data       130500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu4.data       521000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu5.data       464500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu6.data       195500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu7.data      2153996                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      5879496                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu0.data        65500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu1.data       131000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu2.data        65000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu5.data        65000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu6.data       131000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu7.data      1107500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      1565000                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu0.data     18900959                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu1.data     94598277                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu2.data      2840500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu3.data    118979238                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu4.data    155769198                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu5.data    106684744                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu6.data    142251619                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu7.data    181891644                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     821916179                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::system.cpu0.dtb.walker      1106500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu0.inst     15709000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu0.data    260997379                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.dtb.walker       932500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.inst      1932000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.data    404955094                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.dtb.walker      1093500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.inst     37632500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.data    235227976                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.dtb.walker       423000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.inst      4869500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.data    425051128                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu4.dtb.walker       565000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu4.inst      5155000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu4.data    520254378                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu5.dtb.walker       621000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu5.inst      2522000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu5.data    356556640                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu6.dtb.walker       853000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu6.inst     14596500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu6.data    445998939                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.dtb.walker      1568000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.inst     17090000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.data    487496926                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3243207460                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::system.cpu0.dtb.walker      1106500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu0.inst     15709000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu0.data    260997379                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.dtb.walker       932500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.inst      1932000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.data    404955094                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.dtb.walker      1093500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.inst     37632500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.data    235227976                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.dtb.walker       423000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.inst      4869500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.data    425051128                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu4.dtb.walker       565000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu4.inst      5155000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu4.data    520254378                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu5.dtb.walker       621000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu5.inst      2522000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu5.data    356556640                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu6.dtb.walker       853000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu6.inst     14596500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu6.data    445998939                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.dtb.walker      1568000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.inst     17090000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.data    487496926                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3243207460                       # number of overall miss cycles
system.l2.ReadReq_accesses::system.cpu0.dtb.walker         1604                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu0.inst         1861                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu0.data         6083                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.dtb.walker         1729                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.inst         1333                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.data         7974                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.dtb.walker          967                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.inst         1334                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.data         5057                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.dtb.walker         1744                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.inst         1356                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.data         7890                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.dtb.walker         1789                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.inst         1761                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.data         8745                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.dtb.walker         1684                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.inst         1289                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.data         7481                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu6.dtb.walker         1784                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu6.itb.walker            5                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu6.inst         1788                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu6.data         8545                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.dtb.walker         1871                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.itb.walker            8                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.inst         2395                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.data         8900                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               86977                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        11700                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             11700                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu0.data        76636                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu1.data       255454                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu2.data        35603                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu3.data       268013                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu4.data       361451                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu5.data       231558                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu6.data       342702                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu7.data       381011                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total          1952428                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu0.data           16                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu1.data           48                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu2.data           87                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu3.data           84                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu4.data          112                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu5.data           74                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu6.data           99                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu7.data           81                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            601                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu0.data          226                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu1.data          818                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu2.data           87                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu3.data         1009                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu4.data         1288                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu5.data          915                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu6.data         1193                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu7.data         1543                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              7079                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::system.cpu0.dtb.walker         1604                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu0.inst         1861                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu0.data         6309                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.dtb.walker         1729                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.inst         1333                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.data         8792                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.dtb.walker          967                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.inst         1334                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.data         5144                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.dtb.walker         1744                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.inst         1356                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.data         8899                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.dtb.walker         1789                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.inst         1761                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.data        10033                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.dtb.walker         1684                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.inst         1289                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.data         8396                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu6.dtb.walker         1784                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu6.itb.walker            5                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu6.inst         1788                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu6.data         9738                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.dtb.walker         1871                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.itb.walker            8                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.inst         2395                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.data        10443                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                94056                       # number of demand (read+write) accesses
system.l2.overall_accesses::system.cpu0.dtb.walker         1604                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu0.inst         1861                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu0.data         6309                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.dtb.walker         1729                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.inst         1333                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.data         8792                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.dtb.walker          967                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.inst         1334                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.data         5144                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.dtb.walker         1744                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.inst         1356                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.data         8899                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.dtb.walker         1789                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.inst         1761                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.data        10033                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.dtb.walker         1684                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.inst         1289                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.data         8396                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu6.dtb.walker         1784                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu6.itb.walker            5                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu6.inst         1788                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu6.data         9738                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.dtb.walker         1871                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.itb.walker            8                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.inst         2395                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.data        10443                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               94056                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::system.cpu0.dtb.walker     0.004988                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu0.inst     0.065019                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu0.data     0.309387                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.dtb.walker     0.004049                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.inst     0.013503                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.data     0.300853                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.dtb.walker     0.008273                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.inst     0.220390                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.data     0.356338                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.dtb.walker     0.001720                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.inst     0.030973                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.data     0.298099                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu4.dtb.walker     0.002795                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu4.inst     0.023282                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu4.data     0.320183                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu5.dtb.walker     0.002969                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu5.inst     0.017067                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu5.data     0.258655                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu6.dtb.walker     0.003924                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu6.inst     0.063199                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu6.data     0.275366                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.dtb.walker     0.006414                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.inst     0.055532                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.data     0.264831                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.215218                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu0.data     0.999870                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu1.data     0.999984                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu2.data     0.999888                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu3.data     0.999993                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu4.data     0.999981                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu5.data     0.999987                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu6.data     0.999988                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu7.data     0.999942                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.999971                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu0.data     0.937500                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu2.data     0.988506                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu4.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu5.data     0.986486                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu6.data     0.989899                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu7.data     0.975309                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.990017                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::system.cpu0.data     0.637168                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu1.data     0.883863                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu2.data     0.264368                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu3.data     0.902874                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu4.data     0.927019                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu5.data     0.898361                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu6.data     0.911148                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu7.data     0.889825                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.886707                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::system.cpu0.dtb.walker     0.004988                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu0.inst     0.065019                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu0.data     0.321129                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.dtb.walker     0.004049                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.inst     0.013503                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.data     0.355096                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.dtb.walker     0.008273                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.inst     0.220390                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.data     0.354782                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.dtb.walker     0.001720                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.inst     0.030973                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.data     0.366670                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu4.dtb.walker     0.002795                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu4.inst     0.023282                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu4.data     0.398086                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu5.dtb.walker     0.002969                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu5.inst     0.017067                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu5.data     0.328371                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu6.dtb.walker     0.003924                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu6.inst     0.063199                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu6.data     0.353255                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.dtb.walker     0.006414                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.inst     0.055532                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.data     0.357177                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.265757                       # miss rate for demand accesses
system.l2.overall_miss_rate::system.cpu0.dtb.walker     0.004988                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu0.inst     0.065019                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu0.data     0.321129                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.dtb.walker     0.004049                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.inst     0.013503                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.data     0.355096                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.dtb.walker     0.008273                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.inst     0.220390                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.data     0.354782                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.dtb.walker     0.001720                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.inst     0.030973                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.data     0.366670                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu4.dtb.walker     0.002795                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu4.inst     0.023282                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu4.data     0.398086                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu5.dtb.walker     0.002969                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu5.inst     0.017067                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu5.data     0.328371                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu6.dtb.walker     0.003924                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu6.inst     0.063199                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu6.data     0.353255                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.dtb.walker     0.006414                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.inst     0.055532                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.data     0.357177                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.265757                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::system.cpu0.dtb.walker 138312.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu0.inst 129826.446281                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu0.data 128637.842721                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.dtb.walker 133214.285714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.inst 107333.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.data 129369.244268                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.dtb.walker 136687.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.inst 128001.700680                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.data 128960.863485                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.dtb.walker       141000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.inst 115940.476190                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.data 130132.606293                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu4.dtb.walker       113000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu4.inst 125731.707317                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu4.data 130173.278571                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu5.dtb.walker       124200                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu5.inst 114636.363636                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu5.data 129132.762791                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu6.dtb.walker 121857.142857                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu6.inst 129172.566372                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu6.data 129089.383765                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.dtb.walker 130666.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.inst 128496.240602                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.data 129658.583793                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 129349.392649                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu0.data    14.466369                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu1.data     3.321589                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu2.data    12.837439                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu3.data     0.486920                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu4.data     1.441440                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu5.data     2.006003                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu6.data     0.570473                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu7.data     5.653696                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total     3.011463                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu0.data  4366.666667                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu1.data  2729.166667                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu2.data   755.813953                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu5.data   890.410959                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu6.data  1336.734694                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu7.data 14018.987342                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  2630.252101                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu0.data 131256.659722                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu1.data 130841.323651                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu2.data       123500                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu3.data 130602.895719                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu4.data 130459.964824                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu5.data 129786.793187                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu6.data 130866.254830                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu7.data 132477.526584                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 130940.923849                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::system.cpu0.dtb.walker 138312.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu0.inst 129826.446281                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu0.data 128823.977789                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.dtb.walker 133214.285714                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.inst 107333.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.data 129710.151826                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.dtb.walker 136687.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.inst 128001.700680                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.data 128892.041644                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.dtb.walker       141000                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.inst 115940.476190                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.data 130263.906834                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu4.dtb.walker       113000                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu4.inst 125731.707317                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu4.data 130258.982974                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu5.dtb.walker       124200                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu5.inst 114636.363636                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu5.data 129327.762060                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu6.dtb.walker 121857.142857                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu6.inst 129172.566372                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu6.data 129650.854360                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.dtb.walker 130666.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.inst 128496.240602                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.data 130696.226810                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 129749.058249                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.dtb.walker 138312.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.inst 129826.446281                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.data 128823.977789                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.dtb.walker 133214.285714                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.inst 107333.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.data 129710.151826                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.dtb.walker 136687.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.inst 128001.700680                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.data 128892.041644                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.dtb.walker       141000                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.inst 115940.476190                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.data 130263.906834                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu4.dtb.walker       113000                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu4.inst 125731.707317                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu4.data 130258.982974                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu5.dtb.walker       124200                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu5.inst 114636.363636                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu5.data 129327.762060                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu6.dtb.walker 121857.142857                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu6.inst 129172.566372                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu6.data 129650.854360                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.dtb.walker 130666.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.inst 128496.240602                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.data 130696.226810                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 129749.058249                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            0                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                12162                       # number of writebacks
system.l2.writebacks::total                     12162                       # number of writebacks
system.l2.ReadReq_mshr_hits::system.cpu0.inst           17                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu0.data            1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.dtb.walker            1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.inst           14                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu2.inst           17                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu2.data            1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu3.dtb.walker            1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu3.inst           26                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu3.data            1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu4.dtb.walker            1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu4.inst           17                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu5.inst            7                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu6.dtb.walker            1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu6.inst            2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu7.dtb.walker            1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu7.inst            3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                111                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::system.cpu0.inst           17                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu0.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.dtb.walker            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.inst           14                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu2.inst           17                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu2.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu3.dtb.walker            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu3.inst           26                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu3.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu4.dtb.walker            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu4.inst           17                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu5.inst            7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu6.dtb.walker            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu6.inst            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu7.dtb.walker            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu7.inst            3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 111                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::system.cpu0.inst           17                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu0.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.dtb.walker            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.inst           14                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu2.inst           17                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu2.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu3.dtb.walker            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu3.inst           26                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu3.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu4.dtb.walker            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu4.inst           17                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu5.inst            7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu6.dtb.walker            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu6.inst            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu7.dtb.walker            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu7.inst            3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                111                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::system.cpu0.dtb.walker            8                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu0.inst          104                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu0.data         1881                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.dtb.walker            6                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.inst            4                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.data         2399                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.dtb.walker            8                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.inst          277                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.data         1801                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.dtb.walker            2                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.data         2351                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu4.dtb.walker            4                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu4.inst           24                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu4.data         2800                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu5.dtb.walker            5                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu5.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu5.data         1935                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu6.dtb.walker            6                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu6.inst          111                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu6.data         2353                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.dtb.walker           11                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.inst          130                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.data         2357                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            18608                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu0.data        76626                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu1.data       255450                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu2.data        35599                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu3.data       268011                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu4.data       361444                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu5.data       231555                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu6.data       342698                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu7.data       380989                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total       1952372                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu0.data           15                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu1.data           48                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu2.data           86                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu3.data           84                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu4.data          112                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu5.data           73                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu6.data           98                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu7.data           79                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          595                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu0.data          144                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu1.data          723                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu2.data           23                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu3.data          911                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu4.data         1194                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu5.data          822                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu6.data         1087                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu7.data         1373                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           6277                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::system.cpu0.dtb.walker            8                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu0.inst          104                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu0.data         2025                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.dtb.walker            6                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.inst            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.data         3122                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.dtb.walker            8                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.inst          277                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.data         1824                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.dtb.walker            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.data         3262                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu4.dtb.walker            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu4.inst           24                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu4.data         3994                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu5.dtb.walker            5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu5.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu5.data         2757                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu6.dtb.walker            6                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu6.inst          111                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu6.data         3440                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.dtb.walker           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.inst          130                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.data         3730                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             24885                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::system.cpu0.dtb.walker            8                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu0.inst          104                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu0.data         2025                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.dtb.walker            6                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.inst            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.data         3122                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.dtb.walker            8                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.inst          277                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.data         1824                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.dtb.walker            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.data         3262                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu4.dtb.walker            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu4.inst           24                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu4.data         3994                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu5.dtb.walker            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu5.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu5.data         2757                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu6.dtb.walker            6                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu6.inst          111                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu6.data         3440                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.dtb.walker           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.inst          130                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.data         3730                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            24885                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::system.cpu0.dtb.walker      1018500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu0.inst     12410000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu0.data    221281920                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.dtb.walker       775000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.inst       466000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.data    283967817                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.dtb.walker      1005500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.inst     32783500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.data    212453476                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.dtb.walker       302500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.inst      2011000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.data    280112890                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu4.dtb.walker       453500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu4.inst      2824000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu4.data    333685180                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu5.dtb.walker       566000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu5.inst      1718500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu5.data    228586896                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu6.dtb.walker       678500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu6.inst     13221500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu6.data    277864320                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.dtb.walker      1376000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.inst     15536500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.data    279678282                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   2204777281                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu0.data   4172550822                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu1.data  13913450567                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu2.data   1939200428                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu3.data  14597254844                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu4.data  19690910147                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu5.data  12611029594                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu6.data  18668603971                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu7.data  20754041394                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total 106347041767                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu0.data       813996                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu1.data      2613479                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu2.data      4649499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu3.data      4567959                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu4.data      6094455                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu5.data      3958492                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu6.data      5327467                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu7.data      4285993                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     32311340                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu0.data     17316959                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu1.data     86645277                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu2.data      2587500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu3.data    108958238                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu4.data    142635198                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu5.data     97642744                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu6.data    130294619                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu7.data    166788644                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    752869179                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.dtb.walker      1018500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.inst     12410000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.data    238598879                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.dtb.walker       775000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.inst       466000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.data    370613094                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.dtb.walker      1005500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.inst     32783500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.data    215040976                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.dtb.walker       302500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.inst      2011000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.data    389071128                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu4.dtb.walker       453500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu4.inst      2824000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu4.data    476320378                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu5.dtb.walker       566000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu5.inst      1718500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu5.data    326229640                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu6.dtb.walker       678500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu6.inst     13221500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu6.data    408158939                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.dtb.walker      1376000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.inst     15536500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.data    446466926                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2957646460                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.dtb.walker      1018500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.inst     12410000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.data    238598879                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.dtb.walker       775000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.inst       466000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.data    370613094                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.dtb.walker      1005500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.inst     32783500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.data    215040976                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.dtb.walker       302500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.inst      2011000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.data    389071128                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu4.dtb.walker       453500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu4.inst      2824000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu4.data    476320378                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu5.dtb.walker       566000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu5.inst      1718500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu5.data    326229640                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu6.dtb.walker       678500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu6.inst     13221500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu6.data    408158939                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.dtb.walker      1376000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.inst     15536500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.data    446466926                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2957646460                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu0.data       962999                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu1.data      1013500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu2.data       986000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu3.data      1025500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu4.data      1043500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu5.data       972499                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu6.data      1066500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu7.data      1041500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total      8111998                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu0.data       500000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu1.data       460000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu2.data       440000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu3.data       460000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu4.data       500000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu5.data       440000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu6.data       480000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu7.data       554500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total      3834500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu0.data      1462999                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu1.data      1473500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu2.data      1426000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu3.data      1485500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu4.data      1543500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu5.data      1412499                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu6.data      1546500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu7.data      1596000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total     11946498                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::system.cpu0.dtb.walker     0.004988                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu0.inst     0.055884                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu0.data     0.309222                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.dtb.walker     0.003470                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.inst     0.003001                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.data     0.300853                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.dtb.walker     0.008273                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.inst     0.207646                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.data     0.356140                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.dtb.walker     0.001147                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.inst     0.011799                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.data     0.297972                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu4.dtb.walker     0.002236                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu4.inst     0.013629                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu4.data     0.320183                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu5.dtb.walker     0.002969                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu5.inst     0.011637                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu5.data     0.258655                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu6.dtb.walker     0.003363                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu6.inst     0.062081                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu6.data     0.275366                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.dtb.walker     0.005879                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.inst     0.054280                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.data     0.264831                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.213942                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu0.data     0.999870                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu1.data     0.999984                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu2.data     0.999888                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu3.data     0.999993                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu4.data     0.999981                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu5.data     0.999987                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu6.data     0.999988                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu7.data     0.999942                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.999971                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu0.data     0.937500                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu2.data     0.988506                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu3.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu4.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu5.data     0.986486                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu6.data     0.989899                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu7.data     0.975309                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.990017                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu0.data     0.637168                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu1.data     0.883863                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu2.data     0.264368                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu3.data     0.902874                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu4.data     0.927019                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu5.data     0.898361                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu6.data     0.911148                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu7.data     0.889825                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.886707                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::system.cpu0.dtb.walker     0.004988                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu0.inst     0.055884                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu0.data     0.320970                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.dtb.walker     0.003470                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.inst     0.003001                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.data     0.355096                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.dtb.walker     0.008273                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.inst     0.207646                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.data     0.354588                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.dtb.walker     0.001147                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.inst     0.011799                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.data     0.366558                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu4.dtb.walker     0.002236                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu4.inst     0.013629                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu4.data     0.398086                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu5.dtb.walker     0.002969                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu5.inst     0.011637                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu5.data     0.328371                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu6.dtb.walker     0.003363                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu6.inst     0.062081                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu6.data     0.353255                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.dtb.walker     0.005879                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.inst     0.054280                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.data     0.357177                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.264576                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::system.cpu0.dtb.walker     0.004988                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu0.inst     0.055884                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu0.data     0.320970                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.dtb.walker     0.003470                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.inst     0.003001                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.data     0.355096                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.dtb.walker     0.008273                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.inst     0.207646                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.data     0.354588                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.dtb.walker     0.001147                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.inst     0.011799                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.data     0.366558                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu4.dtb.walker     0.002236                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu4.inst     0.013629                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu4.data     0.398086                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu5.dtb.walker     0.002969                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu5.inst     0.011637                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu5.data     0.328371                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu6.dtb.walker     0.003363                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu6.inst     0.062081                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu6.data     0.353255                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.dtb.walker     0.005879                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.inst     0.054280                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.data     0.357177                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.264576                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.dtb.walker 127312.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.inst 119326.923077                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.data 117640.574163                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.dtb.walker 129166.666667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.inst       116500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.data 118369.244268                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.dtb.walker 125687.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.inst 118351.985560                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.data 117964.173237                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.dtb.walker       151250                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.inst 125687.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.data 119146.273926                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu4.dtb.walker       113375                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu4.inst 117666.666667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu4.data 119173.278571                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu5.dtb.walker       113200                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu5.inst 114566.666667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu5.data 118132.762791                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu6.dtb.walker 113083.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu6.inst 119112.612613                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu6.data 118089.383765                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.dtb.walker 125090.909091                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.inst 119511.538462                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.data 118658.583793                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 118485.451472                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu0.data 54453.459948                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu1.data 54466.434007                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu2.data 54473.452288                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu3.data 54465.133312                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu4.data 54478.453500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu5.data 54462.350604                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu6.data 54475.380571                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu7.data 54474.122334                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 54470.685795                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu0.data 54266.400000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu1.data 54447.479167                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu2.data 54063.941860                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu3.data 54380.464286                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu4.data 54414.776786                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu5.data 54225.917808                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu6.data 54361.908163                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu7.data 54253.075949                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 54304.773109                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu0.data 120256.659722                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu1.data 119841.323651                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu2.data       112500                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu3.data 119602.895719                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu4.data 119459.964824                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu5.data 118786.793187                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu6.data 119866.254830                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu7.data 121477.526584                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 119940.923849                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.dtb.walker 127312.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.inst 119326.923077                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.data 117826.606914                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.dtb.walker 129166.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.inst       116500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.data 118710.151826                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.dtb.walker 125687.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.inst 118351.985560                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.data 117895.271930                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.dtb.walker       151250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.inst 125687.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.data 119273.797670                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu4.dtb.walker       113375                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu4.inst 117666.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu4.data 119258.982974                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu5.dtb.walker       113200                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu5.inst 114566.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu5.data 118327.762060                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu6.dtb.walker 113083.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu6.inst 119112.612613                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu6.data 118650.854360                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.dtb.walker 125090.909091                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.inst 119511.538462                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.data 119696.226810                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 118852.580269                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.dtb.walker 127312.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.inst 119326.923077                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.data 117826.606914                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.dtb.walker 129166.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.inst       116500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.data 118710.151826                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.dtb.walker 125687.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.inst 118351.985560                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.data 117895.271930                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.dtb.walker       151250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.inst 125687.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.data 119273.797670                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu4.dtb.walker       113375                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu4.inst 117666.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu4.data 119258.982974                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu5.dtb.walker       113200                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu5.inst 114566.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu5.data 118327.762060                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu6.dtb.walker 113083.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu6.inst 119112.612613                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu6.data 118650.854360                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.dtb.walker 125090.909091                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.inst 119511.538462                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.data 119696.226810                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 118852.580269                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.waiting_on_retry                      13804                       # Number of times sendTimingReq failed
system.Lmon0.readBurstLengthHist::samples         6248                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::256-271         6248    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::total          6248                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::samples         2936                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::256-271         2936    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::total         2936                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBandwidthHist::samples         18210                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::mean     8759670.510708                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::stdev    16843804.740701                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::0-3.35544e+07        17363     95.35%     95.35% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::3.35544e+07-6.71089e+07          746      4.10%     99.45% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.71089e+07-1.00663e+08           68      0.37%     99.82% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.00663e+08-1.34218e+08           12      0.07%     99.88% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.34218e+08-1.67772e+08            4      0.02%     99.91% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.67772e+08-2.01327e+08            4      0.02%     99.93% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.01327e+08-2.34881e+08            6      0.03%     99.96% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.34881e+08-2.68435e+08            1      0.01%     99.97% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.68435e+08-3.0199e+08            2      0.01%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::3.0199e+08-3.35544e+08            2      0.01%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::3.35544e+08-3.69099e+08            1      0.01%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::3.69099e+08-4.02653e+08            0      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::4.02653e+08-4.36208e+08            1      0.01%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::4.36208e+08-4.69762e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::4.69762e+08-5.03316e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::5.03316e+08-5.36871e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::5.36871e+08-5.70425e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::total           18210                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.averageReadBandwidth        8782960.544333      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon0.totalReadBytes                   1599488                       # Number of bytes read
system.Lmon0.writeBandwidthHist::samples        18210                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::mean    4112026.359143                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::stdev   11751745.380193                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::0-3.35544e+07        17977     98.72%     98.72% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.35544e+07-6.71089e+07          196      1.08%     99.80% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::6.71089e+07-1.00663e+08           20      0.11%     99.91% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.00663e+08-1.34218e+08            9      0.05%     99.96% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.34218e+08-1.67772e+08            3      0.02%     99.97% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.67772e+08-2.01327e+08            0      0.00%     99.97% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.01327e+08-2.34881e+08            2      0.01%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.34881e+08-2.68435e+08            1      0.01%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.68435e+08-3.0199e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.0199e+08-3.35544e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.35544e+08-3.69099e+08            1      0.01%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.69099e+08-4.02653e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::4.02653e+08-4.36208e+08            1      0.01%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::4.36208e+08-4.69762e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::4.69762e+08-5.03316e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::5.03316e+08-5.36871e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::5.36871e+08-5.70425e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::total          18210                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.averageWriteBandwidth       4127204.250666      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon0.totalWrittenBytes                 751616                       # Number of bytes written
system.Lmon0.readLatencyHist::samples            6248                       # Read request-response latency
system.Lmon0.readLatencyHist::mean       100294.958387                       # Read request-response latency
system.Lmon0.readLatencyHist::gmean      98868.903118                       # Read request-response latency
system.Lmon0.readLatencyHist::stdev      20911.613072                       # Read request-response latency
system.Lmon0.readLatencyHist::0-16383               0      0.00%      0.00% # Read request-response latency
system.Lmon0.readLatencyHist::16384-32767            0      0.00%      0.00% # Read request-response latency
system.Lmon0.readLatencyHist::32768-49151            6      0.10%      0.10% # Read request-response latency
system.Lmon0.readLatencyHist::49152-65535            0      0.00%      0.10% # Read request-response latency
system.Lmon0.readLatencyHist::65536-81919            2      0.03%      0.13% # Read request-response latency
system.Lmon0.readLatencyHist::81920-98303         5581     89.32%     89.45% # Read request-response latency
system.Lmon0.readLatencyHist::98304-114687          126      2.02%     91.47% # Read request-response latency
system.Lmon0.readLatencyHist::114688-131071          145      2.32%     93.79% # Read request-response latency
system.Lmon0.readLatencyHist::131072-147455          106      1.70%     95.49% # Read request-response latency
system.Lmon0.readLatencyHist::147456-163839           95      1.52%     97.01% # Read request-response latency
system.Lmon0.readLatencyHist::163840-180223          102      1.63%     98.64% # Read request-response latency
system.Lmon0.readLatencyHist::180224-196607            4      0.06%     98.70% # Read request-response latency
system.Lmon0.readLatencyHist::196608-212991            5      0.08%     98.78% # Read request-response latency
system.Lmon0.readLatencyHist::212992-229375           60      0.96%     99.74% # Read request-response latency
system.Lmon0.readLatencyHist::229376-245759            2      0.03%     99.78% # Read request-response latency
system.Lmon0.readLatencyHist::245760-262143            9      0.14%     99.92% # Read request-response latency
system.Lmon0.readLatencyHist::262144-278527            3      0.05%     99.97% # Read request-response latency
system.Lmon0.readLatencyHist::278528-294911            2      0.03%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::294912-311295            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::311296-327679            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::total              6248                       # Read request-response latency
system.Lmon0.writeLatencyHist::samples              1                       # Write request-response latency
system.Lmon0.writeLatencyHist::mean             11300                       # Write request-response latency
system.Lmon0.writeLatencyHist::gmean     11300.000000                       # Write request-response latency
system.Lmon0.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon0.writeLatencyHist::0-1023               0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::1024-2047            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::2048-3071            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::3072-4095            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::4096-5119            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::5120-6143            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::6144-7167            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::7168-8191            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::8192-9215            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::9216-10239            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::10240-11263            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::11264-12287            1    100.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::12288-13311            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::13312-14335            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::14336-15359            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::15360-16383            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::16384-17407            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::17408-18431            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::18432-19455            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::19456-20479            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::total                1                       # Write request-response latency
system.Lmon0.ittReadRead::samples                6248                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::mean           29147355.953905                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::stdev          27756313.018006                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::1-5000                    0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::5001-10000                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::10001-15000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::15001-20000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::20001-25000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::25001-30000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::30001-35000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::35001-40000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::40001-45000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::45001-50000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::50001-55000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::55001-60000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::60001-65000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::65001-70000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::70001-75000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::75001-80000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::80001-85000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::85001-90000               1      0.02%      0.02% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::90001-95000               0      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::95001-100000              0      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::overflows              6247     99.98%    100.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::min_value             89000                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::max_value         258296000                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::total                  6248                       # Read-to-read inter transaction time
system.Lmon0.ittWriteWrite::samples              2936                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::mean         62016384.536785                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::stdev        82513469.842735                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::65001-70000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::70001-75000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::75001-80000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::80001-85000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::85001-90000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::90001-95000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::95001-100000            0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::overflows            2936    100.00%    100.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::min_value          108000                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::max_value       821031000                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::total                2936                       # Write-to-write inter transaction time
system.Lmon0.ittReqReq::samples                  9184                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::mean             19829307.273519                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::stdev            19636799.796242                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::1-5000                      0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::5001-10000                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::10001-15000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::15001-20000                 1      0.01%      0.01% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::20001-25000                 0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::25001-30000                 0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::30001-35000                 0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::35001-40000                 0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::40001-45000                 0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::45001-50000                 0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::50001-55000                 0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::55001-60000                 0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::60001-65000                 1      0.01%      0.02% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::65001-70000                 1      0.01%      0.03% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::70001-75000                 0      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::75001-80000                 0      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::80001-85000                 0      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::85001-90000                 1      0.01%      0.04% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::90001-95000                 0      0.00%      0.04% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::95001-100000                0      0.00%      0.04% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::overflows                9180     99.96%    100.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::min_value               16000                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::max_value           228814000                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::total                    9184                       # Request-to-request inter transaction time
system.Lmon0.outstandingReadsHist::samples        18210                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::mean      0.003240                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::stdev     0.056830                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::0            18151     99.68%     99.68% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::1               59      0.32%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::total        18210                       # Outstanding read transactions
system.Lmon0.outstandingWritesHist::samples        18210                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::0           18210    100.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::total        18210                       # Outstanding write transactions
system.Lmon0.readTransHist::samples             18210                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::mean             0.342175                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::stdev            0.658629                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::0                   13071     71.78%     71.78% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::1                    4287     23.54%     95.32% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::2                     754      4.14%     99.46% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::3                      66      0.36%     99.82% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::4                       9      0.05%     99.87% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::5                       3      0.02%     99.89% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::6                       3      0.02%     99.91% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::7                       4      0.02%     99.93% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::8                       2      0.01%     99.94% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::9                       4      0.02%     99.96% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::10                      1      0.01%     99.97% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::11                      2      0.01%     99.98% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::12                      0      0.00%     99.98% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::13                      1      0.01%     99.98% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::14                      2      0.01%     99.99% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::15                      0      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::16                      1      0.01%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::17                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::18                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::19                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::total               18210                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::samples            18210                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::mean            0.160626                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::stdev           0.459053                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::0                  15619     85.77%     85.77% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::1                   2358     12.95%     98.72% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::2                    196      1.08%     99.80% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::3                     20      0.11%     99.91% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::4                      5      0.03%     99.93% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::5                      4      0.02%     99.96% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::6                      3      0.02%     99.97% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::7                      0      0.00%     99.97% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::8                      1      0.01%     99.98% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::9                      1      0.01%     99.98% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::10                     1      0.01%     99.99% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::11                     0      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::12                     0      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::13                     0      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::14                     1      0.01%     99.99% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::15                     0      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::16                     1      0.01%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::total              18210                       # Histogram of read transactions per sample period
system.Lmon1.readBurstLengthHist::samples         6257                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::256-271         6257    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::total          6257                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::samples         3078                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::256-271         3078    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::total         3078                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBandwidthHist::samples         18210                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::mean     8773728.720483                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::stdev    17158336.703045                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::0-3.35544e+07        17352     95.29%     95.29% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::3.35544e+07-6.71089e+07          757      4.16%     99.45% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.71089e+07-1.00663e+08           65      0.36%     99.80% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.00663e+08-1.34218e+08           15      0.08%     99.88% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.34218e+08-1.67772e+08            3      0.02%     99.90% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.67772e+08-2.01327e+08            5      0.03%     99.93% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.01327e+08-2.34881e+08            5      0.03%     99.96% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.34881e+08-2.68435e+08            1      0.01%     99.96% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.68435e+08-3.0199e+08            2      0.01%     99.97% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::3.0199e+08-3.35544e+08            2      0.01%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::3.35544e+08-3.69099e+08            1      0.01%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::3.69099e+08-4.02653e+08            0      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::4.02653e+08-4.36208e+08            1      0.01%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::4.36208e+08-4.69762e+08            1      0.01%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::4.69762e+08-5.03316e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::5.03316e+08-5.36871e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::5.36871e+08-5.70425e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::total           18210                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.averageReadBandwidth        8795612.056001      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon1.totalReadBytes                   1601792                       # Number of bytes read
system.Lmon1.writeBandwidthHist::samples        18210                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::mean    4304623.833059                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::stdev   12113622.002901                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::0-3.35544e+07        17926     98.44%     98.44% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.35544e+07-6.71089e+07          249      1.37%     99.81% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::6.71089e+07-1.00663e+08           19      0.10%     99.91% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.00663e+08-1.34218e+08            9      0.05%     99.96% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.34218e+08-1.67772e+08            1      0.01%     99.97% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.67772e+08-2.01327e+08            3      0.02%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.01327e+08-2.34881e+08            0      0.00%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.34881e+08-2.68435e+08            1      0.01%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.68435e+08-3.0199e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.0199e+08-3.35544e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.35544e+08-3.69099e+08            1      0.01%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.69099e+08-4.02653e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::4.02653e+08-4.36208e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::4.36208e+08-4.69762e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::4.69762e+08-5.03316e+08            1      0.01%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::5.03316e+08-5.36871e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::5.36871e+08-5.70425e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::total          18210                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.averageWriteBandwidth       4326816.990310      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon1.totalWrittenBytes                 787968                       # Number of bytes written
system.Lmon1.readLatencyHist::samples            6257                       # Read request-response latency
system.Lmon1.readLatencyHist::mean       100162.314208                       # Read request-response latency
system.Lmon1.readLatencyHist::gmean      98853.307358                       # Read request-response latency
system.Lmon1.readLatencyHist::stdev      19909.170885                       # Read request-response latency
system.Lmon1.readLatencyHist::0-16383               0      0.00%      0.00% # Read request-response latency
system.Lmon1.readLatencyHist::16384-32767            0      0.00%      0.00% # Read request-response latency
system.Lmon1.readLatencyHist::32768-49151            2      0.03%      0.03% # Read request-response latency
system.Lmon1.readLatencyHist::49152-65535            0      0.00%      0.03% # Read request-response latency
system.Lmon1.readLatencyHist::65536-81919            4      0.06%      0.10% # Read request-response latency
system.Lmon1.readLatencyHist::81920-98303         5568     88.99%     89.08% # Read request-response latency
system.Lmon1.readLatencyHist::98304-114687          145      2.32%     91.40% # Read request-response latency
system.Lmon1.readLatencyHist::114688-131071          153      2.45%     93.85% # Read request-response latency
system.Lmon1.readLatencyHist::131072-147455          114      1.82%     95.67% # Read request-response latency
system.Lmon1.readLatencyHist::147456-163839           97      1.55%     97.22% # Read request-response latency
system.Lmon1.readLatencyHist::163840-180223          102      1.63%     98.85% # Read request-response latency
system.Lmon1.readLatencyHist::180224-196607            6      0.10%     98.95% # Read request-response latency
system.Lmon1.readLatencyHist::196608-212991            1      0.02%     98.96% # Read request-response latency
system.Lmon1.readLatencyHist::212992-229375           56      0.89%     99.86% # Read request-response latency
system.Lmon1.readLatencyHist::229376-245759            3      0.05%     99.90% # Read request-response latency
system.Lmon1.readLatencyHist::245760-262143            4      0.06%     99.97% # Read request-response latency
system.Lmon1.readLatencyHist::262144-278527            0      0.00%     99.97% # Read request-response latency
system.Lmon1.readLatencyHist::278528-294911            1      0.02%     99.98% # Read request-response latency
system.Lmon1.readLatencyHist::294912-311295            1      0.02%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::311296-327679            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::total              6257                       # Read request-response latency
system.Lmon1.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon1.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon1.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon1.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon1.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon1.ittReadRead::samples                6257                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::mean           29105507.751319                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::stdev          27679166.804968                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::1-5000                    0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::5001-10000                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::10001-15000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::15001-20000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::20001-25000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::25001-30000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::30001-35000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::35001-40000               1      0.02%      0.02% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::40001-45000               0      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::45001-50000               0      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::50001-55000               0      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::55001-60000               0      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::60001-65000               0      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::65001-70000               0      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::70001-75000               0      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::75001-80000               0      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::80001-85000               0      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::85001-90000               0      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::90001-95000               0      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::95001-100000              1      0.02%      0.03% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::overflows              6255     99.97%    100.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::min_value             39000                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::max_value         265444000                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::total                  6257                       # Read-to-read inter transaction time
system.Lmon1.ittWriteWrite::samples              3078                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::mean         59165725.471085                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::stdev        79561889.029443                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::65001-70000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::70001-75000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::75001-80000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::80001-85000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::85001-90000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::90001-95000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::95001-100000            1      0.03%      0.03% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::overflows            3077     99.97%    100.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::min_value          100000                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::max_value      1322136000                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::total                3078                       # Write-to-write inter transaction time
system.Lmon1.ittReqReq::samples                  9335                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::mean             19508585.859668                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::stdev            19299741.901070                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::1-5000                      0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::5001-10000                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::10001-15000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::15001-20000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::20001-25000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::25001-30000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::30001-35000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::35001-40000                 1      0.01%      0.01% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::40001-45000                 0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::45001-50000                 0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::50001-55000                 0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::55001-60000                 0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::60001-65000                 0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::65001-70000                 1      0.01%      0.02% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::70001-75000                 0      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::75001-80000                 0      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::80001-85000                 0      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::85001-90000                 0      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::90001-95000                 0      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::95001-100000                2      0.02%      0.04% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::overflows                9331     99.96%    100.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::min_value               39000                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::max_value           210952000                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::total                    9335                       # Request-to-request inter transaction time
system.Lmon1.outstandingReadsHist::samples        18210                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::mean      0.002856                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::stdev     0.053363                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::0            18158     99.71%     99.71% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::1               52      0.29%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::total        18210                       # Outstanding read transactions
system.Lmon1.outstandingWritesHist::samples        18210                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::0           18210    100.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::total        18210                       # Outstanding write transactions
system.Lmon1.readTransHist::samples             18210                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::mean             0.342724                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::stdev            0.669674                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::0                   13080     71.83%     71.83% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::1                    4277     23.49%     95.32% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::2                     753      4.14%     99.45% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::3                      64      0.35%     99.80% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::4                       9      0.05%     99.85% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::5                       6      0.03%     99.88% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::6                       3      0.02%     99.90% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::7                       5      0.03%     99.93% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::8                       4      0.02%     99.95% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::9                       1      0.01%     99.96% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::10                      1      0.01%     99.96% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::11                      2      0.01%     99.97% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::12                      0      0.00%     99.97% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::13                      2      0.01%     99.98% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::14                      1      0.01%     99.99% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::15                      0      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::16                      1      0.01%     99.99% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::17                      0      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::18                      1      0.01%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::19                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::total               18210                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::samples            18210                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::mean            0.168149                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::stdev           0.473188                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::0                  15530     85.28%     85.28% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::1                   2396     13.16%     98.44% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::2                    249      1.37%     99.81% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::3                     19      0.10%     99.91% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::4                      4      0.02%     99.93% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::5                      5      0.03%     99.96% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::6                      1      0.01%     99.97% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::7                      3      0.02%     99.98% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::8                      0      0.00%     99.98% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::9                      0      0.00%     99.98% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::10                     1      0.01%     99.99% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::11                     0      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::12                     0      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::13                     0      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::14                     1      0.01%     99.99% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::15                     0      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::16                     0      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::17                     0      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::18                     0      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::19                     1      0.01%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::total              18210                       # Histogram of read transactions per sample period
system.Lmon2.readBurstLengthHist::samples         6215                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::256-271         6215    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::total          6215                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::samples         3069                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::256-271         3069    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::total         3069                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBandwidthHist::samples         18210                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::mean     8713278.418451                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::stdev    17089368.828383                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::0-3.35544e+07        17346     95.26%     95.26% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::3.35544e+07-6.71089e+07          756      4.15%     99.41% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.71089e+07-1.00663e+08           80      0.44%     99.85% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.00663e+08-1.34218e+08            9      0.05%     99.90% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.34218e+08-1.67772e+08            4      0.02%     99.92% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.67772e+08-2.01327e+08            2      0.01%     99.93% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.01327e+08-2.34881e+08            6      0.03%     99.96% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.34881e+08-2.68435e+08            1      0.01%     99.97% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.68435e+08-3.0199e+08            1      0.01%     99.97% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::3.0199e+08-3.35544e+08            2      0.01%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::3.35544e+08-3.69099e+08            1      0.01%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::3.69099e+08-4.02653e+08            0      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::4.02653e+08-4.36208e+08            1      0.01%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::4.36208e+08-4.69762e+08            0      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::4.69762e+08-5.03316e+08            0      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::5.03316e+08-5.36871e+08            1      0.01%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::5.36871e+08-5.70425e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::total           18210                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.averageReadBandwidth        8736571.668219      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon2.totalReadBytes                   1591040                       # Number of bytes read
system.Lmon2.writeBandwidthHist::samples        18210                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::mean    4299000.549149                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::stdev   11930018.362059                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::0-3.35544e+07        17918     98.40%     98.40% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.35544e+07-6.71089e+07          255      1.40%     99.80% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::6.71089e+07-1.00663e+08           22      0.12%     99.92% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.00663e+08-1.34218e+08            9      0.05%     99.97% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.34218e+08-1.67772e+08            0      0.00%     99.97% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.67772e+08-2.01327e+08            1      0.01%     99.97% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.01327e+08-2.34881e+08            3      0.02%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.34881e+08-2.68435e+08            1      0.01%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.68435e+08-3.0199e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.0199e+08-3.35544e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.35544e+08-3.69099e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.69099e+08-4.02653e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::4.02653e+08-4.36208e+08            1      0.01%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::4.36208e+08-4.69762e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::4.69762e+08-5.03316e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::5.03316e+08-5.36871e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::5.36871e+08-5.70425e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::total          18210                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.averageWriteBandwidth       4314165.478643      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon2.totalWrittenBytes                 785664                       # Number of bytes written
system.Lmon2.readLatencyHist::samples            6215                       # Read request-response latency
system.Lmon2.readLatencyHist::mean       100173.821400                       # Read request-response latency
system.Lmon2.readLatencyHist::gmean      98836.300381                       # Read request-response latency
system.Lmon2.readLatencyHist::stdev      20199.675637                       # Read request-response latency
system.Lmon2.readLatencyHist::0-16383               0      0.00%      0.00% # Read request-response latency
system.Lmon2.readLatencyHist::16384-32767            0      0.00%      0.00% # Read request-response latency
system.Lmon2.readLatencyHist::32768-49151            3      0.05%      0.05% # Read request-response latency
system.Lmon2.readLatencyHist::49152-65535            0      0.00%      0.05% # Read request-response latency
system.Lmon2.readLatencyHist::65536-81919            1      0.02%      0.06% # Read request-response latency
system.Lmon2.readLatencyHist::81920-98303         5556     89.40%     89.46% # Read request-response latency
system.Lmon2.readLatencyHist::98304-114687          128      2.06%     91.52% # Read request-response latency
system.Lmon2.readLatencyHist::114688-131071          147      2.37%     93.89% # Read request-response latency
system.Lmon2.readLatencyHist::131072-147455          102      1.64%     95.53% # Read request-response latency
system.Lmon2.readLatencyHist::147456-163839          116      1.87%     97.39% # Read request-response latency
system.Lmon2.readLatencyHist::163840-180223           86      1.38%     98.78% # Read request-response latency
system.Lmon2.readLatencyHist::180224-196607            2      0.03%     98.81% # Read request-response latency
system.Lmon2.readLatencyHist::196608-212991            5      0.08%     98.89% # Read request-response latency
system.Lmon2.readLatencyHist::212992-229375           59      0.95%     99.84% # Read request-response latency
system.Lmon2.readLatencyHist::229376-245759            3      0.05%     99.89% # Read request-response latency
system.Lmon2.readLatencyHist::245760-262143            5      0.08%     99.97% # Read request-response latency
system.Lmon2.readLatencyHist::262144-278527            0      0.00%     99.97% # Read request-response latency
system.Lmon2.readLatencyHist::278528-294911            0      0.00%     99.97% # Read request-response latency
system.Lmon2.readLatencyHist::294912-311295            1      0.02%     99.98% # Read request-response latency
system.Lmon2.readLatencyHist::311296-327679            1      0.02%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::total              6215                       # Read request-response latency
system.Lmon2.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon2.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon2.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon2.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon2.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon2.ittReadRead::samples                6215                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::mean           29302034.271923                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::stdev          27934007.964770                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::1-5000                    0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::5001-10000                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::10001-15000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::15001-20000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::20001-25000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::25001-30000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::30001-35000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::35001-40000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::40001-45000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::45001-50000               1      0.02%      0.02% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::50001-55000               0      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::55001-60000               0      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::60001-65000               0      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::65001-70000               0      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::70001-75000               0      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::75001-80000               0      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::80001-85000               0      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::85001-90000               0      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::90001-95000               0      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::95001-100000              0      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::overflows              6214     99.98%    100.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::min_value             48000                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::max_value         311785000                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::total                  6215                       # Read-to-read inter transaction time
system.Lmon2.ittWriteWrite::samples              3069                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::mean         59386172.694689                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::stdev        84224932.389836                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::65001-70000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::70001-75000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::75001-80000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::80001-85000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::85001-90000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::90001-95000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::95001-100000            0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::overflows            3069    100.00%    100.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::min_value          130000                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::max_value      1127652000                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::total                3069                       # Write-to-write inter transaction time
system.Lmon2.ittReqReq::samples                  9284                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::mean             19615762.386902                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::stdev            19217019.646498                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::1-5000                      0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::5001-10000                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::10001-15000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::15001-20000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::20001-25000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::25001-30000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::30001-35000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::35001-40000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::40001-45000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::45001-50000                 1      0.01%      0.01% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::50001-55000                 0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::55001-60000                 0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::60001-65000                 1      0.01%      0.02% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::65001-70000                 0      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::70001-75000                 1      0.01%      0.03% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::75001-80000                 0      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::80001-85000                 0      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::85001-90000                 1      0.01%      0.04% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::90001-95000                 0      0.00%      0.04% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::95001-100000                0      0.00%      0.04% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::overflows                9280     99.96%    100.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::min_value               48000                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::max_value           202840000                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::total                    9284                       # Request-to-request inter transaction time
system.Lmon2.outstandingReadsHist::samples        18210                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::mean      0.002965                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::stdev     0.054376                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::0            18156     99.70%     99.70% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::1               54      0.30%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::total        18210                       # Outstanding read transactions
system.Lmon2.outstandingWritesHist::samples        18210                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::0           18210    100.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::total        18210                       # Outstanding write transactions
system.Lmon2.readTransHist::samples             18210                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::mean             0.340362                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::stdev            0.665824                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::0-1                 17346     95.26%     95.26% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::2-3                   836      4.59%     99.85% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::4-5                     9      0.05%     99.90% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::6-7                     6      0.03%     99.93% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::8-9                     6      0.03%     99.96% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::10-11                   2      0.01%     99.97% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::12-13                   3      0.02%     99.99% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::14-15                   0      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::16-17                   1      0.01%     99.99% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::18-19                   0      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::20-21                   1      0.01%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::22-23                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::24-25                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::26-27                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::28-29                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::30-31                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::32-33                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::34-35                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::36-37                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::38-39                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::total               18210                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::samples            18210                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::mean            0.167930                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::stdev           0.466016                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::0                  15539     85.33%     85.33% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::1                   2379     13.06%     98.40% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::2                    255      1.40%     99.80% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::3                     22      0.12%     99.92% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::4                      2      0.01%     99.93% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::5                      7      0.04%     99.97% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::6                      0      0.00%     99.97% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::7                      1      0.01%     99.97% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::8                      1      0.01%     99.98% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::9                      2      0.01%     99.99% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::10                     1      0.01%     99.99% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::11                     0      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::12                     0      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::13                     0      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::14                     0      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::15                     0      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::16                     0      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::17                     1      0.01%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::total              18210                       # Histogram of read transactions per sample period
system.Lmon3.readBurstLengthHist::samples         6153                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::256-271         6153    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::total          6153                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::samples         3080                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::mean    255.917208                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::gmean   255.539517                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::stdev     4.594781                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::0-15             1      0.03%      0.03% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::16-31            0      0.00%      0.03% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::32-47            0      0.00%      0.03% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::48-63            0      0.00%      0.03% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::64-79            0      0.00%      0.03% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::80-95            0      0.00%      0.03% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::96-111            0      0.00%      0.03% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::112-127            0      0.00%      0.03% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::128-143            0      0.00%      0.03% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::144-159            0      0.00%      0.03% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::160-175            0      0.00%      0.03% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::176-191            0      0.00%      0.03% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::192-207            0      0.00%      0.03% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::208-223            0      0.00%      0.03% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::224-239            0      0.00%      0.03% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::240-255            0      0.00%      0.03% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::256-271         3079     99.97%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::total         3080                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBandwidthHist::samples         18210                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::mean     8630334.980780                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::stdev    17660026.685470                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::0-3.35544e+07        17361     95.34%     95.34% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::3.35544e+07-6.71089e+07          741      4.07%     99.41% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.71089e+07-1.00663e+08           75      0.41%     99.82% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.00663e+08-1.34218e+08           12      0.07%     99.88% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.34218e+08-1.67772e+08            2      0.01%     99.90% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.67772e+08-2.01327e+08            2      0.01%     99.91% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.01327e+08-2.34881e+08            7      0.04%     99.95% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.34881e+08-2.68435e+08            2      0.01%     99.96% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.68435e+08-3.0199e+08            1      0.01%     99.96% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::3.0199e+08-3.35544e+08            4      0.02%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::3.35544e+08-3.69099e+08            1      0.01%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::3.69099e+08-4.02653e+08            0      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::4.02653e+08-4.36208e+08            1      0.01%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::4.36208e+08-4.69762e+08            0      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::4.69762e+08-5.03316e+08            0      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::5.03316e+08-5.36871e+08            0      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::5.36871e+08-5.70425e+08            0      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.0398e+08-6.37534e+08            1      0.01%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::total           18210                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.averageReadBandwidth        8649416.810065      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon3.totalReadBytes                   1575168                       # Number of bytes read
system.Lmon3.writeBandwidthHist::samples        18210                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::mean    4306029.654036                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::stdev   11880619.863460                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::0-3.35544e+07        17938     98.51%     98.51% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.35544e+07-6.71089e+07          232      1.27%     99.78% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::6.71089e+07-1.00663e+08           25      0.14%     99.92% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.00663e+08-1.34218e+08            7      0.04%     99.96% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.34218e+08-1.67772e+08            5      0.03%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.67772e+08-2.01327e+08            0      0.00%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.01327e+08-2.34881e+08            1      0.01%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.34881e+08-2.68435e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.68435e+08-3.0199e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.0199e+08-3.35544e+08            1      0.01%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.35544e+08-3.69099e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.69099e+08-4.02653e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::4.02653e+08-4.36208e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::4.36208e+08-4.69762e+08            1      0.01%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::4.69762e+08-5.03316e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::5.03316e+08-5.36871e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::5.36871e+08-5.70425e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::total          18210                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.averageWriteBandwidth       4328228.204936      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon3.totalWrittenBytes                 788225                       # Number of bytes written
system.Lmon3.readLatencyHist::samples            6153                       # Read request-response latency
system.Lmon3.readLatencyHist::mean       100225.288477                       # Read request-response latency
system.Lmon3.readLatencyHist::gmean      98859.140240                       # Read request-response latency
system.Lmon3.readLatencyHist::stdev      20560.884741                       # Read request-response latency
system.Lmon3.readLatencyHist::0-32767               0      0.00%      0.00% # Read request-response latency
system.Lmon3.readLatencyHist::32768-65535            1      0.02%      0.02% # Read request-response latency
system.Lmon3.readLatencyHist::65536-98303         5516     89.65%     89.66% # Read request-response latency
system.Lmon3.readLatencyHist::98304-131071          241      3.92%     93.58% # Read request-response latency
system.Lmon3.readLatencyHist::131072-163839          218      3.54%     97.12% # Read request-response latency
system.Lmon3.readLatencyHist::163840-196607          105      1.71%     98.83% # Read request-response latency
system.Lmon3.readLatencyHist::196608-229375           59      0.96%     99.79% # Read request-response latency
system.Lmon3.readLatencyHist::229376-262143           11      0.18%     99.97% # Read request-response latency
system.Lmon3.readLatencyHist::262144-294911            1      0.02%     99.98% # Read request-response latency
system.Lmon3.readLatencyHist::294912-327679            0      0.00%     99.98% # Read request-response latency
system.Lmon3.readLatencyHist::327680-360447            1      0.02%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::360448-393215            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::393216-425983            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::425984-458751            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::458752-491519            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::491520-524287            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::524288-557055            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::557056-589823            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::589824-622591            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::total              6153                       # Read request-response latency
system.Lmon3.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon3.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon3.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon3.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon3.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon3.ittReadRead::samples                6153                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::mean           29597439.297903                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::stdev          28483979.841194                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::1-5000                    0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::5001-10000                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::10001-15000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::15001-20000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::20001-25000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::25001-30000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::30001-35000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::35001-40000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::40001-45000               1      0.02%      0.02% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::45001-50000               0      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::50001-55000               0      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::55001-60000               0      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::60001-65000               0      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::65001-70000               0      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::70001-75000               0      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::75001-80000               0      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::80001-85000               0      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::85001-90000               0      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::90001-95000               0      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::95001-100000              1      0.02%      0.03% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::overflows              6151     99.97%    100.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::min_value             44000                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::max_value         366600000                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::total                  6153                       # Read-to-read inter transaction time
system.Lmon3.ittWriteWrite::samples              3080                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::mean         59127481.168831                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::stdev        80113865.783836                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::65001-70000             1      0.03%      0.03% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::70001-75000             1      0.03%      0.06% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::75001-80000             0      0.00%      0.06% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::80001-85000             0      0.00%      0.06% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::85001-90000             0      0.00%      0.06% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::90001-95000             1      0.03%      0.10% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::95001-100000            0      0.00%      0.10% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::overflows            3077     99.90%    100.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::min_value           66000                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::max_value      1310063000                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::total                3080                       # Write-to-write inter transaction time
system.Lmon3.ittReqReq::samples                  9233                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::mean             19724102.891801                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::stdev            19330199.537508                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::1-5000                      0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::5001-10000                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::10001-15000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::15001-20000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::20001-25000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::25001-30000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::30001-35000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::35001-40000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::40001-45000                 1      0.01%      0.01% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::45001-50000                 0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::50001-55000                 0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::55001-60000                 0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::60001-65000                 0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::65001-70000                 1      0.01%      0.02% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::70001-75000                 1      0.01%      0.03% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::75001-80000                 0      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::80001-85000                 0      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::85001-90000                 0      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::90001-95000                 1      0.01%      0.04% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::95001-100000                1      0.01%      0.05% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::overflows                9228     99.95%    100.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::min_value               44000                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::max_value           188643000                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::total                    9233                       # Request-to-request inter transaction time
system.Lmon3.outstandingReadsHist::samples        18210                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::mean      0.003515                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::stdev     0.059181                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::0            18146     99.65%     99.65% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::1               64      0.35%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::total        18210                       # Outstanding read transactions
system.Lmon3.outstandingWritesHist::samples        18210                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::0           18210    100.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::total        18210                       # Outstanding write transactions
system.Lmon3.readTransHist::samples             18210                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::mean             0.337122                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::stdev            0.687532                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::0-1                 17362     95.34%     95.34% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::2-3                   816      4.48%     99.82% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::4-5                    11      0.06%     99.88% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::6-7                     4      0.02%     99.91% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::8-9                     7      0.04%     99.95% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::10-11                   3      0.02%     99.96% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::12-13                   4      0.02%     99.98% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::14-15                   1      0.01%     99.99% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::16-17                   1      0.01%     99.99% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::18-19                   0      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::20-21                   0      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::22-23                   1      0.01%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::24-25                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::26-27                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::28-29                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::30-31                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::32-33                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::34-35                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::36-37                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::38-39                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::total               18210                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::samples            18210                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::mean            0.168204                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::stdev           0.464087                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::0                  15513     85.19%     85.19% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::1                   2425     13.32%     98.51% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::2                    232      1.27%     99.78% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::3                     25      0.14%     99.92% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::4                      5      0.03%     99.95% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::5                      2      0.01%     99.96% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::6                      5      0.03%     99.98% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::7                      0      0.00%     99.98% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::8                      0      0.00%     99.98% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::9                      1      0.01%     99.99% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::10                     0      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::11                     0      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::12                     1      0.01%     99.99% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::13                     0      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::14                     0      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::15                     0      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::16                     0      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::17                     0      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::18                     1      0.01%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::total              18210                       # Histogram of read transactions per sample period
system.Hmon.readBurstLengthHist::samples       629085                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::mean             256                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::gmean     256.000000                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::stdev              0                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::0-15               0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::16-31              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::32-47              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::48-63              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::64-79              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::80-95              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::96-111             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::256-271       629085    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::total         629085                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::samples        12163                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::mean     255.979035                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::gmean    255.883315                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::stdev      2.312170                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::0-15              1      0.01%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::16-31             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::32-47             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::48-63             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::64-79             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::80-95             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::96-111            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::112-127            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::128-143            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::144-159            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::160-175            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::176-191            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::192-207            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::208-223            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::224-239            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::240-255            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::256-271        12162     99.99%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::total         12163                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBandwidthHist::samples          18210                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::mean      34877012.630423                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::gmean                0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::stdev     46362063.018542                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::0-1.34218e+08        18137     99.60%     99.60% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.34218e+08-2.68435e+08           38      0.21%     99.81% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.68435e+08-4.02653e+08            9      0.05%     99.86% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.02653e+08-5.36871e+08            3      0.02%     99.87% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::5.36871e+08-6.71089e+08            6      0.03%     99.91% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::6.71089e+08-8.05306e+08            4      0.02%     99.93% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::8.05306e+08-9.39524e+08            6      0.03%     99.96% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::9.39524e+08-1.07374e+09            0      0.00%     99.96% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.07374e+09-1.20796e+09            2      0.01%     99.97% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.20796e+09-1.34218e+09            2      0.01%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.34218e+09-1.4764e+09            3      0.02%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.4764e+09-1.61061e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.61061e+09-1.74483e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.74483e+09-1.87905e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.87905e+09-2.01327e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.01327e+09-2.14748e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.14748e+09-2.2817e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.2817e+09-2.41592e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.41592e+09-2.55014e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.55014e+09-2.68435e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::total            18210                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.averageReadBandwidth         34964561.078618      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Hmon.totalReadBytes                    6367488                       # Number of bytes read
system.Hmon.writeBandwidthHist::samples         18210                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::mean     17021680.395387                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::gmean               0                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::stdev    31767301.410110                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::0-1.34218e+08        18149     99.67%     99.67% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.34218e+08-2.68435e+08           41      0.23%     99.89% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.68435e+08-4.02653e+08            5      0.03%     99.92% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::4.02653e+08-5.36871e+08            8      0.04%     99.96% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::5.36871e+08-6.71089e+08            2      0.01%     99.97% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::6.71089e+08-8.05306e+08            1      0.01%     99.98% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::8.05306e+08-9.39524e+08            0      0.00%     99.98% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::9.39524e+08-1.07374e+09            2      0.01%     99.99% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.07374e+09-1.20796e+09            1      0.01%     99.99% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.20796e+09-1.34218e+09            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.34218e+09-1.4764e+09            1      0.01%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.4764e+09-1.61061e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.61061e+09-1.74483e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.74483e+09-1.87905e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.87905e+09-2.01327e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.01327e+09-2.14748e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.14748e+09-2.2817e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.2817e+09-2.41592e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.41592e+09-2.55014e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.55014e+09-2.68435e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::total           18210                       # Histogram of write bandwidth (bytes/s)
system.Hmon.averageWriteBandwidth        17096414.924556      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Hmon.totalWrittenBytes                 3113473                       # Number of bytes written
system.Hmon.readLatencyHist::samples            24873                       # Read request-response latency
system.Hmon.readLatencyHist::mean        108823.322478                       # Read request-response latency
system.Hmon.readLatencyHist::gmean       107529.435641                       # Read request-response latency
system.Hmon.readLatencyHist::stdev       20506.336190                       # Read request-response latency
system.Hmon.readLatencyHist::0-32767                0      0.00%      0.00% # Read request-response latency
system.Hmon.readLatencyHist::32768-65535           12      0.05%      0.05% # Read request-response latency
system.Hmon.readLatencyHist::65536-98303            8      0.03%      0.08% # Read request-response latency
system.Hmon.readLatencyHist::98304-131071        23069     92.75%     92.83% # Read request-response latency
system.Hmon.readLatencyHist::131072-163839          876      3.52%     96.35% # Read request-response latency
system.Hmon.readLatencyHist::163840-196607          606      2.44%     98.79% # Read request-response latency
system.Hmon.readLatencyHist::196608-229375           23      0.09%     98.88% # Read request-response latency
system.Hmon.readLatencyHist::229376-262143          249      1.00%     99.88% # Read request-response latency
system.Hmon.readLatencyHist::262144-294911           24      0.10%     99.98% # Read request-response latency
system.Hmon.readLatencyHist::294912-327679            4      0.02%     99.99% # Read request-response latency
system.Hmon.readLatencyHist::327680-360447            1      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::360448-393215            1      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::393216-425983            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::425984-458751            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::458752-491519            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::491520-524287            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::524288-557055            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::557056-589823            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::589824-622591            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::total              24873                       # Read request-response latency
system.Hmon.writeLatencyHist::samples               1                       # Write request-response latency
system.Hmon.writeLatencyHist::mean              20500                       # Write request-response latency
system.Hmon.writeLatencyHist::gmean      20500.000000                       # Write request-response latency
system.Hmon.writeLatencyHist::stdev               0                       # Write request-response latency
system.Hmon.writeLatencyHist::0-2047                0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::2048-4095             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::4096-6143             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::6144-8191             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::8192-10239            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::10240-12287            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::12288-14335            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::14336-16383            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::16384-18431            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::18432-20479            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::20480-22527            1    100.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::22528-24575            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::24576-26623            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::26624-28671            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::28672-30719            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::30720-32767            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::32768-34815            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::34816-36863            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::36864-38911            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::38912-40959            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::total                 1                       # Write request-response latency
system.Hmon.ittReadRead::samples               629085                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::mean            289488.105741                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::stdev           453654.346416                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::underflows                13      0.00%      0.00% # Read-to-read inter transaction time
system.Hmon.ittReadRead::1-5000                  4847      0.77%      0.77% # Read-to-read inter transaction time
system.Hmon.ittReadRead::5001-10000             16946      2.69%      3.47% # Read-to-read inter transaction time
system.Hmon.ittReadRead::10001-15000            13873      2.21%      5.67% # Read-to-read inter transaction time
system.Hmon.ittReadRead::15001-20000            10569      1.68%      7.35% # Read-to-read inter transaction time
system.Hmon.ittReadRead::20001-25000            12138      1.93%      9.28% # Read-to-read inter transaction time
system.Hmon.ittReadRead::25001-30000            26453      4.20%     13.49% # Read-to-read inter transaction time
system.Hmon.ittReadRead::30001-35000            37874      6.02%     19.51% # Read-to-read inter transaction time
system.Hmon.ittReadRead::35001-40000            20473      3.25%     22.76% # Read-to-read inter transaction time
system.Hmon.ittReadRead::40001-45000            18852      3.00%     25.76% # Read-to-read inter transaction time
system.Hmon.ittReadRead::45001-50000            16283      2.59%     28.35% # Read-to-read inter transaction time
system.Hmon.ittReadRead::50001-55000             5575      0.89%     29.23% # Read-to-read inter transaction time
system.Hmon.ittReadRead::55001-60000             8387      1.33%     30.57% # Read-to-read inter transaction time
system.Hmon.ittReadRead::60001-65000             8894      1.41%     31.98% # Read-to-read inter transaction time
system.Hmon.ittReadRead::65001-70000             7905      1.26%     33.24% # Read-to-read inter transaction time
system.Hmon.ittReadRead::70001-75000             9687      1.54%     34.78% # Read-to-read inter transaction time
system.Hmon.ittReadRead::75001-80000             4260      0.68%     35.45% # Read-to-read inter transaction time
system.Hmon.ittReadRead::80001-85000             7751      1.23%     36.69% # Read-to-read inter transaction time
system.Hmon.ittReadRead::85001-90000             5863      0.93%     37.62% # Read-to-read inter transaction time
system.Hmon.ittReadRead::90001-95000             6422      1.02%     38.64% # Read-to-read inter transaction time
system.Hmon.ittReadRead::95001-100000            5934      0.94%     39.58% # Read-to-read inter transaction time
system.Hmon.ittReadRead::overflows             380086     60.42%    100.00% # Read-to-read inter transaction time
system.Hmon.ittReadRead::min_value                  0                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::max_value           23607500                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::total                 629085                       # Read-to-read inter transaction time
system.Hmon.ittWriteWrite::samples              12163                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::mean          14972673.271397                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::stdev         19391326.025619                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::underflows               0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::1-5000                   0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::5001-10000               0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::10001-15000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::15001-20000            410      3.37%      3.37% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::20001-25000              5      0.04%      3.41% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::25001-30000             26      0.21%      3.63% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::30001-35000             20      0.16%      3.79% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::35001-40000             13      0.11%      3.90% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::40001-45000             21      0.17%      4.07% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::45001-50000             11      0.09%      4.16% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::50001-55000              9      0.07%      4.23% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::55001-60000             12      0.10%      4.33% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::60001-65000             16      0.13%      4.46% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::65001-70000             15      0.12%      4.59% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::70001-75000              9      0.07%      4.66% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::75001-80000             19      0.16%      4.82% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::80001-85000             14      0.12%      4.93% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::85001-90000             12      0.10%      5.03% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::90001-95000             19      0.16%      5.19% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::95001-100000            13      0.11%      5.29% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::overflows            11519     94.71%    100.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::min_value            16500                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::max_value        345661000                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::total                12163                       # Write-to-write inter transaction time
system.Hmon.ittReqReq::samples                 641248                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::mean              283997.182057                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::stdev             447099.244295                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::underflows                  16      0.00%      0.00% # Request-to-request inter transaction time
system.Hmon.ittReqReq::1-5000                    4999      0.78%      0.78% # Request-to-request inter transaction time
system.Hmon.ittReqReq::5001-10000               17481      2.73%      3.51% # Request-to-request inter transaction time
system.Hmon.ittReqReq::10001-15000              14036      2.19%      5.70% # Request-to-request inter transaction time
system.Hmon.ittReqReq::15001-20000              11303      1.76%      7.46% # Request-to-request inter transaction time
system.Hmon.ittReqReq::20001-25000              12653      1.97%      9.43% # Request-to-request inter transaction time
system.Hmon.ittReqReq::25001-30000              26673      4.16%     13.59% # Request-to-request inter transaction time
system.Hmon.ittReqReq::30001-35000              38316      5.98%     19.57% # Request-to-request inter transaction time
system.Hmon.ittReqReq::35001-40000              21978      3.43%     23.00% # Request-to-request inter transaction time
system.Hmon.ittReqReq::40001-45000              19210      3.00%     25.99% # Request-to-request inter transaction time
system.Hmon.ittReqReq::45001-50000              16432      2.56%     28.55% # Request-to-request inter transaction time
system.Hmon.ittReqReq::50001-55000               5730      0.89%     29.45% # Request-to-request inter transaction time
system.Hmon.ittReqReq::55001-60000               8586      1.34%     30.79% # Request-to-request inter transaction time
system.Hmon.ittReqReq::60001-65000               9114      1.42%     32.21% # Request-to-request inter transaction time
system.Hmon.ittReqReq::65001-70000               8105      1.26%     33.47% # Request-to-request inter transaction time
system.Hmon.ittReqReq::70001-75000              10317      1.61%     35.08% # Request-to-request inter transaction time
system.Hmon.ittReqReq::75001-80000               4631      0.72%     35.80% # Request-to-request inter transaction time
system.Hmon.ittReqReq::80001-85000               7981      1.24%     37.05% # Request-to-request inter transaction time
system.Hmon.ittReqReq::85001-90000               6139      0.96%     38.00% # Request-to-request inter transaction time
system.Hmon.ittReqReq::90001-95000               6647      1.04%     39.04% # Request-to-request inter transaction time
system.Hmon.ittReqReq::95001-100000              6158      0.96%     40.00% # Request-to-request inter transaction time
system.Hmon.ittReqReq::overflows               384743     60.00%    100.00% # Request-to-request inter transaction time
system.Hmon.ittReqReq::min_value                    0                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::max_value             23607500                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::total                   641248                       # Request-to-request inter transaction time
system.Hmon.outstandingReadsHist::samples        18210                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::mean       0.014003                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::gmean             0                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::stdev      0.122091                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::0             17965     98.65%     98.65% # Outstanding read transactions
system.Hmon.outstandingReadsHist::1               235      1.29%     99.95% # Outstanding read transactions
system.Hmon.outstandingReadsHist::2                10      0.05%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::3                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::4                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::5                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::6                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::7                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::8                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::9                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::10                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::11                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::12                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::13                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::14                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::15                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::16                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::17                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::18                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::19                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::total         18210                       # Outstanding read transactions
system.Hmon.outstandingWritesHist::samples        18210                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::mean             0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::0            18210    100.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::1                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::2                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::3                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::4                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::5                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::6                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::7                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::8                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::9                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::10               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::11               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::12               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::13               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::14               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::15               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::16               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::17               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::18               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::19               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::total        18210                       # Outstanding write transactions
system.Hmon.readTransHist::samples              18210                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::mean             34.540472                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::gmean                    0                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::stdev             9.678813                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::0-7                    333      1.83%      1.83% # Histogram of read transactions per sample period
system.Hmon.readTransHist::8-15                    67      0.37%      2.20% # Histogram of read transactions per sample period
system.Hmon.readTransHist::16-23                 1114      6.12%      8.31% # Histogram of read transactions per sample period
system.Hmon.readTransHist::24-31                 5203     28.57%     36.89% # Histogram of read transactions per sample period
system.Hmon.readTransHist::32-39                 6507     35.73%     72.62% # Histogram of read transactions per sample period
system.Hmon.readTransHist::40-47                 3547     19.48%     92.10% # Histogram of read transactions per sample period
system.Hmon.readTransHist::48-55                 1002      5.50%     97.60% # Histogram of read transactions per sample period
system.Hmon.readTransHist::56-63                  420      2.31%     99.91% # Histogram of read transactions per sample period
system.Hmon.readTransHist::64-71                   11      0.06%     99.97% # Histogram of read transactions per sample period
system.Hmon.readTransHist::72-79                    2      0.01%     99.98% # Histogram of read transactions per sample period
system.Hmon.readTransHist::80-87                    3      0.02%     99.99% # Histogram of read transactions per sample period
system.Hmon.readTransHist::88-95                    1      0.01%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::96-103                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::104-111                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::112-119                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::120-127                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::128-135                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::136-143                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::144-151                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::152-159                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::total                18210                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::samples             18210                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::mean             0.664909                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::stdev            1.240910                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::0-3                 17983     98.75%     98.75% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::4-7                   195      1.07%     99.82% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::8-11                   15      0.08%     99.91% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::12-15                   2      0.01%     99.92% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::16-19                   8      0.04%     99.96% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::20-23                   1      0.01%     99.97% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::24-27                   1      0.01%     99.97% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::28-31                   1      0.01%     99.98% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::32-35                   0      0.00%     99.98% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::36-39                   2      0.01%     99.99% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::40-43                   0      0.00%     99.99% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::44-47                   1      0.01%     99.99% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::48-51                   0      0.00%     99.99% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::52-55                   0      0.00%     99.99% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::56-59                   1      0.01%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::60-63                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::64-67                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::68-71                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::72-75                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::76-79                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::total               18210                       # Histogram of read transactions per sample period
system.iobus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.iobus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.failedReq                              0                       # # of times recvTimingReq fails due to busy xbar
system.iobus.failedResp                             0                       # # of times recvTimingResp fails due to busy xbar
system.iobus.reqForwardingFail                      0                       # # of times xbar fails to forward req pkt to next component
system.iobus.respForwardingFail                     0                       # # of times xbar fails to forward resp pkt to next component
system.iobus.pimReqSuccess                          0                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.iobus.pimReqFail                             0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.iobus.pimReqDelayedTime                      0                       # cumulative time PIM req pkts are delayed on this xbar
system.iobus.pimRespSuccess                         0                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.iobus.pimRespFail                            0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.iobus.pimRespDelayedTime                     0                       # cumulative time PIM resp pkts are delayed on this xbar
system.iobus.totalReqDelayedTime                    0                       # cumulative time all req pkts are delayed on this xbar
system.iobus.totalRespDelayedTime                   0                       # cumulative time all resp pkts are delayed on this xbar
system.iobus.reqLayer0.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer0.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer1.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer1.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer2.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer2.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer3.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer3.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer4.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer4.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer5.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer5.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer6.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer6.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer7.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer7.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer8.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer8.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer9.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer9.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer10.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer10.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer11.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer11.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer12.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer12.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer13.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer13.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer14.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer14.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer15.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer15.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer16.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer16.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer17.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer17.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer18.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer18.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer19.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer19.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer20.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer20.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer21.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer21.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer22.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer22.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer23.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer23.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer24.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer24.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer25.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer25.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer26.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer26.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer27.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer27.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer28.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer28.failed                      0                       # # of times layer fails timing
system.iobus.respLayer0.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer0.failed                      0                       # # of times layer fails timing
system.iobus.respLayer1.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer1.failed                      0                       # # of times layer fails timing
system.iobus.respLayer2.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer2.failed                      0                       # # of times layer fails timing
system.iobus.respLayer3.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer3.failed                      0                       # # of times layer fails timing
system.iobus.respLayer4.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer4.failed                      0                       # # of times layer fails timing
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                    13687347                       # DTB read hits
system.cpu0.dtb.read_misses                       505                       # DTB read misses
system.cpu0.dtb.write_hits                    1504836                       # DTB write hits
system.cpu0.dtb.write_misses                      327                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  4                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       2                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     1                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                13687852                       # DTB read accesses
system.cpu0.dtb.write_accesses                1505163                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                         15192183                       # DTB hits
system.cpu0.dtb.misses                            832                       # DTB misses
system.cpu0.dtb.accesses                     15193015                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.inst_hits                    53905902                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  4                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                53905902                       # ITB inst accesses
system.cpu0.itb.hits                         53905902                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                     53905902                       # DTB accesses
system.cpu0.numCycles                       348382197                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                   52166293                       # Number of instructions committed
system.cpu0.committedOps                     52591777                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses             40412636                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                     216013                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts      7969706                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                    40412636                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads           52346009                       # number of times the integer registers were read
system.cpu0.num_int_register_writes          27060006                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_cc_register_reads           198883428                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes           35292866                       # number of times the CC registers were written
system.cpu0.num_mem_refs                     15194388                       # number of memory refs
system.cpu0.num_load_insts                   13688092                       # Number of load instructions
system.cpu0.num_store_insts                   1506296                       # Number of store instructions
system.cpu0.num_idle_cycles              54443439.161099                       # Number of idle cycles
system.cpu0.num_busy_cycles              293938757.838901                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.843725                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.156275                       # Percentage of idle cycles
system.cpu0.Branches                         10188185                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                 37399395     71.11%     71.11% # Class of executed instruction
system.cpu0.op_class::IntMult                     563      0.00%     71.11% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     71.11% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     71.11% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     71.11% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     71.11% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     71.11% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     71.11% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     71.11% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     71.11% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     71.11% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     71.11% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     71.11% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     71.11% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     71.11% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     71.11% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     71.11% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     71.11% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     71.11% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     71.11% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     71.11% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     71.11% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     71.11% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     71.11% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     71.11% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                14      0.00%     71.11% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     71.11% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     71.11% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     71.11% # Class of executed instruction
system.cpu0.op_class::MemRead                13688092     26.03%     97.14% # Class of executed instruction
system.cpu0.op_class::MemWrite                1506296      2.86%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                  52594360                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       8                       # number of quiesce instructions executed
system.cpu0.icache.tags.replacements             1861                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           54232707                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             1861                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         29141.701773                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::system.cpu0.inst          128                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::system.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           88                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           40                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        107813665                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       107813665                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::system.cpu0.inst     53904041                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       53904041                       # number of ReadReq hits
system.cpu0.icache.demand_hits::system.cpu0.inst     53904041                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        53904041                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::system.cpu0.inst     53904041                       # number of overall hits
system.cpu0.icache.overall_hits::total       53904041                       # number of overall hits
system.cpu0.icache.ReadReq_misses::system.cpu0.inst         1861                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         1861                       # number of ReadReq misses
system.cpu0.icache.demand_misses::system.cpu0.inst         1861                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          1861                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::system.cpu0.inst         1861                       # number of overall misses
system.cpu0.icache.overall_misses::total         1861                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::system.cpu0.inst     44432345                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     44432345                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::system.cpu0.inst     44432345                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     44432345                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::system.cpu0.inst     44432345                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     44432345                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::system.cpu0.inst     53905902                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     53905902                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::system.cpu0.inst     53905902                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     53905902                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::system.cpu0.inst     53905902                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     53905902                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::system.cpu0.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::system.cpu0.inst     0.000035                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::system.cpu0.inst     0.000035                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::system.cpu0.inst 23875.521225                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 23875.521225                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::system.cpu0.inst 23875.521225                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 23875.521225                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::system.cpu0.inst 23875.521225                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 23875.521225                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::system.cpu0.inst         1861                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         1861                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::system.cpu0.inst         1861                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         1861                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::system.cpu0.inst         1861                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         1861                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::system.cpu0.inst     40623655                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     40623655                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::system.cpu0.inst     40623655                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     40623655                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::system.cpu0.inst     40623655                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     40623655                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::system.cpu0.inst     0.000035                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000035                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::system.cpu0.inst     0.000035                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000035                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::system.cpu0.inst     0.000035                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000035                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::system.cpu0.inst 21828.938743                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 21828.938743                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::system.cpu0.inst 21828.938743                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 21828.938743                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::system.cpu0.inst 21828.938743                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 21828.938743                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.waiting_on_retry               264                       # Number of times sendTimingReq failed
system.cpu0.dcache.tags.replacements             6448                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          234.259125                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            3976037                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             6448                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           616.631048                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::system.cpu0.data   234.259125                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::system.cpu0.data     0.915075                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.915075                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          213                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          195                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.832031                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         32788177                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        32788177                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::system.cpu0.data     11376832                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11376832                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::system.cpu0.data      1221753                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1221753                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::system.cpu0.data          171                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total          171                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::system.cpu0.data         5307                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         5307                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::system.cpu0.data          219                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          219                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::system.cpu0.data     12598585                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        12598585                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::system.cpu0.data     12598756                       # number of overall hits
system.cpu0.dcache.overall_hits::total       12598756                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::system.cpu0.data      2197689                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2197689                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::system.cpu0.data       270362                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       270362                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::system.cpu0.data           44                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total           44                       # number of SoftPFReq misses
system.cpu0.dcache.LoadLockedReq_misses::system.cpu0.data       107256                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total       107256                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::system.cpu0.data        10134                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        10134                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::system.cpu0.data      2468051                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       2468051                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::system.cpu0.data      2468095                       # number of overall misses
system.cpu0.dcache.overall_misses::total      2468095                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::system.cpu0.data  63293175311                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  63293175311                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::system.cpu0.data   9734557308                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   9734557308                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::system.cpu0.data   2364421904                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total   2364421904                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::system.cpu0.data    163960740                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total    163960740                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::system.cpu0.data     50634495                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total     50634495                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::system.cpu0.data  73027732619                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  73027732619                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::system.cpu0.data  73027732619                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  73027732619                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::system.cpu0.data     13574521                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     13574521                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::system.cpu0.data      1492115                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1492115                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::system.cpu0.data          215                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total          215                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::system.cpu0.data       112563                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       112563                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::system.cpu0.data        10353                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        10353                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::system.cpu0.data     15066636                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     15066636                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::system.cpu0.data     15066851                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     15066851                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::system.cpu0.data     0.161898                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.161898                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::system.cpu0.data     0.181194                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.181194                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::system.cpu0.data     0.204651                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.204651                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::system.cpu0.data     0.952853                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.952853                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::system.cpu0.data     0.978847                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.978847                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::system.cpu0.data     0.163809                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.163809                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::system.cpu0.data     0.163810                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.163810                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::system.cpu0.data 28799.878104                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 28799.878104                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::system.cpu0.data 36005.641725                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 36005.641725                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::system.cpu0.data 22044.658611                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 22044.658611                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::system.cpu0.data 16179.271758                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 16179.271758                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::system.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::system.cpu0.data 29589.231592                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 29589.231592                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::system.cpu0.data 29588.704089                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 29588.704089                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          636                       # number of writebacks
system.cpu0.dcache.writebacks::total              636                       # number of writebacks
system.cpu0.dcache.LoadLockedReq_mshr_hits::system.cpu0.data           42                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total           42                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::system.cpu0.data      2197689                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      2197689                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::system.cpu0.data       270362                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       270362                       # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::system.cpu0.data           44                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total           44                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::system.cpu0.data       107214                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total       107214                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::system.cpu0.data         8746                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         8746                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::system.cpu0.data      2468051                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      2468051                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::system.cpu0.data      2468095                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      2468095                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::system.cpu0.data  57929499671                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  57929499671                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::system.cpu0.data   9131729686                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   9131729686                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::system.cpu0.data      1407506                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total      1407506                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::system.cpu0.data   2104065590                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total   2104065590                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::system.cpu0.data    149892260                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total    149892260                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu0.data     46862505                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total     46862505                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::system.cpu0.data  67061229357                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  67061229357                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::system.cpu0.data  67062636863                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  67062636863                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::system.cpu0.data      1791003                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total      1791003                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::system.cpu0.data       986501                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total       986501                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::system.cpu0.data      2777504                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total      2777504                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::system.cpu0.data     0.161898                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.161898                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::system.cpu0.data     0.181194                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.181194                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::system.cpu0.data     0.204651                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.204651                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::system.cpu0.data     0.952480                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.952480                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::system.cpu0.data     0.844779                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.844779                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::system.cpu0.data     0.163809                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.163809                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::system.cpu0.data     0.163810                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.163810                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::system.cpu0.data 26359.279985                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 26359.279985                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::system.cpu0.data 33775.936285                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 33775.936285                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu0.data 31988.772727                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 31988.772727                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu0.data 19624.914563                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 19624.914563                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu0.data 17138.378687                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 17138.378687                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::system.cpu0.data 27171.735656                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 27171.735656                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::system.cpu0.data 27171.821532                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 27171.821532                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.waiting_on_retry            465833                       # Number of times sendTimingReq failed
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                    14265185                       # DTB read hits
system.cpu1.dtb.read_misses                       536                       # DTB read misses
system.cpu1.dtb.write_hits                    2377192                       # DTB write hits
system.cpu1.dtb.write_misses                      361                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  4                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       2                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     1                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                14265721                       # DTB read accesses
system.cpu1.dtb.write_accesses                2377553                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                         16642377                       # DTB hits
system.cpu1.dtb.misses                            897                       # DTB misses
system.cpu1.dtb.accesses                     16643274                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.inst_hits                    52527377                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  4                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                52527377                       # ITB inst accesses
system.cpu1.itb.hits                         52527377                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                     52527377                       # DTB accesses
system.cpu1.numCycles                       348355226                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                   51003828                       # Number of instructions committed
system.cpu1.committedOps                     51453864                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses             40243311                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                     242746                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts      7225936                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                    40243311                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads           55326433                       # number of times the integer registers were read
system.cpu1.num_int_register_writes          27059585                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_cc_register_reads           197265821                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes           33277616                       # number of times the CC registers were written
system.cpu1.num_mem_refs                     16643504                       # number of memory refs
system.cpu1.num_load_insts                   14265687                       # Number of load instructions
system.cpu1.num_store_insts                   2377817                       # Number of store instructions
system.cpu1.num_idle_cycles              29247076.739610                       # Number of idle cycles
system.cpu1.num_busy_cycles              319108149.260390                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.916042                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.083958                       # Percentage of idle cycles
system.cpu1.Branches                          9305390                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                 34811279     67.65%     67.65% # Class of executed instruction
system.cpu1.op_class::IntMult                     500      0.00%     67.65% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     67.65% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     67.65% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     67.65% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     67.65% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     67.65% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     67.65% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     67.65% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     67.65% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     67.65% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     67.65% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     67.65% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     67.65% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     67.65% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     67.65% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     67.65% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     67.65% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     67.65% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     67.65% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     67.65% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     67.65% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     67.65% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     67.65% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     67.65% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 2      0.00%     67.65% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     67.65% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     67.65% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     67.65% # Class of executed instruction
system.cpu1.op_class::MemRead                14265687     27.72%     95.38% # Class of executed instruction
system.cpu1.op_class::MemWrite                2377817      4.62%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                  51455285                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       6                       # number of quiesce instructions executed
system.cpu1.icache.tags.replacements             1333                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           52841372                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             1333                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         39640.939235                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::system.cpu1.inst          128                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::system.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           70                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           58                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        105056087                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       105056087                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::system.cpu1.inst     52526044                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       52526044                       # number of ReadReq hits
system.cpu1.icache.demand_hits::system.cpu1.inst     52526044                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        52526044                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::system.cpu1.inst     52526044                       # number of overall hits
system.cpu1.icache.overall_hits::total       52526044                       # number of overall hits
system.cpu1.icache.ReadReq_misses::system.cpu1.inst         1333                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         1333                       # number of ReadReq misses
system.cpu1.icache.demand_misses::system.cpu1.inst         1333                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          1333                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::system.cpu1.inst         1333                       # number of overall misses
system.cpu1.icache.overall_misses::total         1333                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::system.cpu1.inst     23709856                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     23709856                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::system.cpu1.inst     23709856                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     23709856                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::system.cpu1.inst     23709856                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     23709856                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::system.cpu1.inst     52527377                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     52527377                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::system.cpu1.inst     52527377                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     52527377                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::system.cpu1.inst     52527377                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     52527377                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::system.cpu1.inst     0.000025                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000025                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::system.cpu1.inst     0.000025                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000025                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::system.cpu1.inst     0.000025                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000025                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::system.cpu1.inst 17786.838710                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 17786.838710                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::system.cpu1.inst 17786.838710                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 17786.838710                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::system.cpu1.inst 17786.838710                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 17786.838710                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::system.cpu1.inst         1333                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         1333                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::system.cpu1.inst         1333                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         1333                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::system.cpu1.inst         1333                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         1333                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::system.cpu1.inst     20959144                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     20959144                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::system.cpu1.inst     20959144                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     20959144                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::system.cpu1.inst     20959144                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     20959144                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::system.cpu1.inst     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::system.cpu1.inst     0.000025                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000025                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::system.cpu1.inst     0.000025                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000025                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::system.cpu1.inst 15723.288822                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 15723.288822                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::system.cpu1.inst 15723.288822                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 15723.288822                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::system.cpu1.inst 15723.288822                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 15723.288822                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.waiting_on_retry               219                       # Number of times sendTimingReq failed
system.cpu1.dcache.tags.replacements             8899                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          219.571470                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            4417343                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             8899                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           496.386448                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::system.cpu1.data   219.571470                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::system.cpu1.data     0.857701                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.857701                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          209                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          181                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.816406                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         35711091                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        35711091                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::system.cpu1.data     11992259                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       11992259                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::system.cpu1.data      1642083                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1642083                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::system.cpu1.data          113                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total          113                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::system.cpu1.data        23563                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        23563                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::system.cpu1.data          147                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          147                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::system.cpu1.data     13634342                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        13634342                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::system.cpu1.data     13634455                       # number of overall hits
system.cpu1.dcache.overall_hits::total       13634455                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::system.cpu1.data      2118552                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2118552                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::system.cpu1.data       700340                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       700340                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::system.cpu1.data           36                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total           36                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::system.cpu1.data       130612                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total       130612                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::system.cpu1.data        29488                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        29488                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::system.cpu1.data      2818892                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2818892                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::system.cpu1.data      2818928                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2818928                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::system.cpu1.data  60623134508                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  60623134508                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::system.cpu1.data  26744171283                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  26744171283                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::system.cpu1.data   2305501289                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total   2305501289                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::system.cpu1.data    362799685                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total    362799685                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::system.cpu1.data     84133465                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total     84133465                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::system.cpu1.data  87367305791                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  87367305791                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::system.cpu1.data  87367305791                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  87367305791                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::system.cpu1.data     14110811                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     14110811                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::system.cpu1.data      2342423                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      2342423                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::system.cpu1.data          149                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total          149                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::system.cpu1.data       154175                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       154175                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::system.cpu1.data        29635                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        29635                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::system.cpu1.data     16453234                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16453234                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::system.cpu1.data     16453383                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16453383                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::system.cpu1.data     0.150137                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.150137                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::system.cpu1.data     0.298981                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.298981                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::system.cpu1.data     0.241611                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.241611                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::system.cpu1.data     0.847167                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.847167                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::system.cpu1.data     0.995040                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.995040                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::system.cpu1.data     0.171328                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.171328                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::system.cpu1.data     0.171328                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.171328                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::system.cpu1.data 28615.362997                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 28615.362997                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::system.cpu1.data 38187.410805                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 38187.410805                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::system.cpu1.data 17651.527341                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 17651.527341                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::system.cpu1.data 12303.299139                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 12303.299139                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::system.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::system.cpu1.data 30993.491695                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 30993.491695                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::system.cpu1.data 30993.095883                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 30993.095883                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1237                       # number of writebacks
system.cpu1.dcache.writebacks::total             1237                       # number of writebacks
system.cpu1.dcache.LoadLockedReq_mshr_hits::system.cpu1.data           36                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           36                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::system.cpu1.data      2118552                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      2118552                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::system.cpu1.data       700340                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       700340                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::system.cpu1.data           36                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total           36                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::system.cpu1.data       130576                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total       130576                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::system.cpu1.data        27531                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total        27531                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::system.cpu1.data      2818892                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2818892                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::system.cpu1.data      2818928                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2818928                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::system.cpu1.data  55514913434                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  55514913434                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::system.cpu1.data  25268145715                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  25268145715                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::system.cpu1.data       605003                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total       605003                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::system.cpu1.data   1998144708                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total   1998144708                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::system.cpu1.data    319118315                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total    319118315                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu1.data     70981535                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total     70981535                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::system.cpu1.data  80783059149                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  80783059149                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::system.cpu1.data  80783664152                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  80783664152                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::system.cpu1.data      1916501                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total      1916501                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::system.cpu1.data      1407503                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total      1407503                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::system.cpu1.data      3324004                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total      3324004                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::system.cpu1.data     0.150137                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.150137                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::system.cpu1.data     0.298981                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.298981                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::system.cpu1.data     0.241611                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.241611                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::system.cpu1.data     0.846934                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.846934                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::system.cpu1.data     0.929003                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.929003                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::system.cpu1.data     0.171328                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.171328                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::system.cpu1.data     0.171328                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.171328                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::system.cpu1.data 26204.177870                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 26204.177870                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::system.cpu1.data 36079.826534                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 36079.826534                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu1.data 16805.638889                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 16805.638889                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu1.data 15302.541876                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15302.541876                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu1.data 11591.235880                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 11591.235880                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::system.cpu1.data 28657.734723                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 28657.734723                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::system.cpu1.data 28657.583362                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 28657.583362                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.waiting_on_retry            453662                       # Number of times sendTimingReq failed
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                    13889034                       # DTB read hits
system.cpu2.dtb.read_misses                       438                       # DTB read misses
system.cpu2.dtb.write_hits                    1294223                       # DTB write hits
system.cpu2.dtb.write_misses                       49                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  4                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       2                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     1                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                13889472                       # DTB read accesses
system.cpu2.dtb.write_accesses                1294272                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                         15183257                       # DTB hits
system.cpu2.dtb.misses                            487                       # DTB misses
system.cpu2.dtb.accesses                     15183744                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.inst_hits                    55641549                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  4                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                55641549                       # ITB inst accesses
system.cpu2.itb.hits                         55641549                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                     55641549                       # DTB accesses
system.cpu2.numCycles                       348350327                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                   53792331                       # Number of instructions committed
system.cpu2.committedOps                     54207784                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses             41456045                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                     207981                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts      8368312                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                    41456045                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads           52806655                       # number of times the integer registers were read
system.cpu2.num_int_register_writes          27734819                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_cc_register_reads           204313126                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes           36725053                       # number of times the CC registers were written
system.cpu2.num_mem_refs                     15184381                       # number of memory refs
system.cpu2.num_load_insts                   13889521                       # Number of load instructions
system.cpu2.num_store_insts                   1294860                       # Number of store instructions
system.cpu2.num_idle_cycles              55990634.699189                       # Number of idle cycles
system.cpu2.num_busy_cycles              292359692.300811                       # Number of busy cycles
system.cpu2.not_idle_fraction                0.839269                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                    0.160731                       # Percentage of idle cycles
system.cpu2.Branches                         10679338                       # Number of branches fetched
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                 39024344     71.99%     71.99% # Class of executed instruction
system.cpu2.op_class::IntMult                     487      0.00%     71.99% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     71.99% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     71.99% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     71.99% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     71.99% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     71.99% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     71.99% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     71.99% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     71.99% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     71.99% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     71.99% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     71.99% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     71.99% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     71.99% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     71.99% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     71.99% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     71.99% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     71.99% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     71.99% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     71.99% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     71.99% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     71.99% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     71.99% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     71.99% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 2      0.00%     71.99% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     71.99% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     71.99% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     71.99% # Class of executed instruction
system.cpu2.op_class::MemRead                13889521     25.62%     97.61% # Class of executed instruction
system.cpu2.op_class::MemWrite                1294860      2.39%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                  54209214                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                      16                       # number of quiesce instructions executed
system.cpu2.icache.tags.replacements             1334                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           55933876                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             1334                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         41929.442279                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::system.cpu2.inst          128                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::system.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           96                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        111284432                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       111284432                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::system.cpu2.inst     55640215                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       55640215                       # number of ReadReq hits
system.cpu2.icache.demand_hits::system.cpu2.inst     55640215                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        55640215                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::system.cpu2.inst     55640215                       # number of overall hits
system.cpu2.icache.overall_hits::total       55640215                       # number of overall hits
system.cpu2.icache.ReadReq_misses::system.cpu2.inst         1334                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         1334                       # number of ReadReq misses
system.cpu2.icache.demand_misses::system.cpu2.inst         1334                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          1334                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::system.cpu2.inst         1334                       # number of overall misses
system.cpu2.icache.overall_misses::total         1334                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::system.cpu2.inst     56908857                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     56908857                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::system.cpu2.inst     56908857                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     56908857                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::system.cpu2.inst     56908857                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     56908857                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::system.cpu2.inst     55641549                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     55641549                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::system.cpu2.inst     55641549                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     55641549                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::system.cpu2.inst     55641549                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     55641549                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::system.cpu2.inst     0.000024                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000024                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::system.cpu2.inst     0.000024                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000024                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::system.cpu2.inst     0.000024                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000024                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::system.cpu2.inst 42660.312594                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 42660.312594                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::system.cpu2.inst 42660.312594                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 42660.312594                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::system.cpu2.inst 42660.312594                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 42660.312594                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_misses::system.cpu2.inst         1334                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         1334                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::system.cpu2.inst         1334                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         1334                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::system.cpu2.inst         1334                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         1334                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::system.cpu2.inst     54146143                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     54146143                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::system.cpu2.inst     54146143                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     54146143                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::system.cpu2.inst     54146143                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     54146143                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::system.cpu2.inst     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::system.cpu2.inst     0.000024                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000024                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::system.cpu2.inst     0.000024                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000024                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::system.cpu2.inst 40589.312594                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 40589.312594                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::system.cpu2.inst 40589.312594                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 40589.312594                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::system.cpu2.inst 40589.312594                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 40589.312594                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.waiting_on_retry               219                       # Number of times sendTimingReq failed
system.cpu2.dcache.tags.replacements             5102                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          245.225441                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           13233984                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs             5102                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs          2593.881615                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::system.cpu2.data   245.225441                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::system.cpu2.data     0.957912                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.957912                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          211                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4          203                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.824219                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         32800581                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        32800581                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::system.cpu2.data     11497323                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       11497323                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::system.cpu2.data      1113808                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1113808                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::system.cpu2.data          122                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total          122                       # number of SoftPFReq hits
system.cpu2.dcache.LoadLockedReq_hits::system.cpu2.data         1640                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1640                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::system.cpu2.data          167                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          167                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::system.cpu2.data     12611131                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        12611131                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::system.cpu2.data     12611253                       # number of overall hits
system.cpu2.dcache.overall_hits::total       12611253                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::system.cpu2.data      2288997                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      2288997                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::system.cpu2.data       174338                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       174338                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::system.cpu2.data           33                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total           33                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::system.cpu2.data       100870                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total       100870                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::system.cpu2.data         4503                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         4503                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::system.cpu2.data      2463335                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2463335                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::system.cpu2.data      2463368                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2463368                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::system.cpu2.data  66976961109                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  66976961109                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::system.cpu2.data   4525840404                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   4525840404                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::system.cpu2.data   2156917044                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total   2156917044                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::system.cpu2.data     94886874                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     94886874                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::system.cpu2.data     19650950                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total     19650950                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::system.cpu2.data  71502801513                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  71502801513                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::system.cpu2.data  71502801513                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  71502801513                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::system.cpu2.data     13786320                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     13786320                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::system.cpu2.data      1288146                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1288146                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::system.cpu2.data          155                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total          155                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::system.cpu2.data       102510                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       102510                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::system.cpu2.data         4670                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         4670                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::system.cpu2.data     15074466                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     15074466                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::system.cpu2.data     15074621                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     15074621                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::system.cpu2.data     0.166034                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.166034                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::system.cpu2.data     0.135340                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.135340                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::system.cpu2.data     0.212903                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.212903                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::system.cpu2.data     0.984002                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.984002                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::system.cpu2.data     0.964240                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.964240                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::system.cpu2.data     0.163411                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.163411                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::system.cpu2.data     0.163412                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.163412                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::system.cpu2.data 29260.397069                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 29260.397069                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::system.cpu2.data 25960.148700                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 25960.148700                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::system.cpu2.data 21383.137147                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 21383.137147                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::system.cpu2.data 21071.924051                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 21071.924051                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::system.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::system.cpu2.data 29026.828066                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 29026.828066                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::system.cpu2.data 29026.439214                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 29026.439214                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          403                       # number of writebacks
system.cpu2.dcache.writebacks::total              403                       # number of writebacks
system.cpu2.dcache.LoadLockedReq_mshr_hits::system.cpu2.data           32                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           32                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::system.cpu2.data      2288997                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      2288997                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::system.cpu2.data       174338                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       174338                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::system.cpu2.data           33                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total           33                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::system.cpu2.data       100838                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total       100838                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::system.cpu2.data         4203                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         4203                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::system.cpu2.data      2463335                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      2463335                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::system.cpu2.data      2463368                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      2463368                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::system.cpu2.data  61404753887                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  61404753887                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::system.cpu2.data   4148997596                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   4148997596                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::system.cpu2.data      1654501                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total      1654501                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::system.cpu2.data   1905820455                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total   1905820455                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::system.cpu2.data     87803126                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     87803126                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu2.data     18236050                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total     18236050                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::system.cpu2.data  65553751483                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  65553751483                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::system.cpu2.data  65555405984                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  65555405984                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::system.cpu2.data      1960515                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total      1960515                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::system.cpu2.data       788001                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total       788001                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::system.cpu2.data      2748516                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total      2748516                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::system.cpu2.data     0.166034                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.166034                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::system.cpu2.data     0.135340                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.135340                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::system.cpu2.data     0.212903                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.212903                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::system.cpu2.data     0.983689                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.983689                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::system.cpu2.data     0.900000                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.900000                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::system.cpu2.data     0.163411                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.163411                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::system.cpu2.data     0.163412                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.163412                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::system.cpu2.data 26826.052584                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 26826.052584                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::system.cpu2.data 23798.584336                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 23798.584336                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu2.data 50136.393939                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 50136.393939                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu2.data 18899.824025                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 18899.824025                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu2.data 20890.584345                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 20890.584345                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::system.cpu2.data 26611.789092                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 26611.789092                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::system.cpu2.data 26612.104235                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 26612.104235                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.waiting_on_retry            497116                       # Number of times sendTimingReq failed
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                    14082242                       # DTB read hits
system.cpu3.dtb.read_misses                       531                       # DTB read misses
system.cpu3.dtb.write_hits                    2468738                       # DTB write hits
system.cpu3.dtb.write_misses                      369                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  4                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     2                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                14082773                       # DTB read accesses
system.cpu3.dtb.write_accesses                2469107                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                         16550980                       # DTB hits
system.cpu3.dtb.misses                            900                       # DTB misses
system.cpu3.dtb.accesses                     16551880                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.inst_hits                    51507711                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  4                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                51507711                       # ITB inst accesses
system.cpu3.itb.hits                         51507711                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                     51507711                       # DTB accesses
system.cpu3.numCycles                       348355734                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                   50032853                       # Number of instructions committed
system.cpu3.committedOps                     50487393                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses             39565778                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                     247198                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts      7015516                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                    39565778                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads           54882929                       # number of times the integer registers were read
system.cpu3.num_int_register_writes          26613977                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_cc_register_reads           193829702                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes           32474697                       # number of times the CC registers were written
system.cpu3.num_mem_refs                     16552112                       # number of memory refs
system.cpu3.num_load_insts                   14082751                       # Number of load instructions
system.cpu3.num_store_insts                   2469361                       # Number of store instructions
system.cpu3.num_idle_cycles              20395200.929083                       # Number of idle cycles
system.cpu3.num_busy_cycles              327960533.070917                       # Number of busy cycles
system.cpu3.not_idle_fraction                0.941453                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                    0.058547                       # Percentage of idle cycles
system.cpu3.Branches                          9054963                       # Number of branches fetched
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                 33936205     67.22%     67.22% # Class of executed instruction
system.cpu3.op_class::IntMult                     501      0.00%     67.22% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     67.22% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     67.22% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     67.22% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     67.22% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     67.22% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     67.22% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     67.22% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     67.22% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     67.22% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     67.22% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     67.22% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     67.22% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     67.22% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     67.22% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     67.22% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     67.22% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     67.22% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     67.22% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     67.22% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     67.22% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     67.22% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     67.22% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     67.22% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 2      0.00%     67.22% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     67.22% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     67.22% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     67.22% # Class of executed instruction
system.cpu3.op_class::MemRead                14082751     27.89%     95.11% # Class of executed instruction
system.cpu3.op_class::MemWrite                2469361      4.89%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                  50488820                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       9                       # number of quiesce instructions executed
system.cpu3.icache.tags.replacements             1356                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           51788089                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             1356                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         38191.806047                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::system.cpu3.inst          128                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::system.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           71                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           57                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        103016778                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       103016778                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::system.cpu3.inst     51506355                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       51506355                       # number of ReadReq hits
system.cpu3.icache.demand_hits::system.cpu3.inst     51506355                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        51506355                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::system.cpu3.inst     51506355                       # number of overall hits
system.cpu3.icache.overall_hits::total       51506355                       # number of overall hits
system.cpu3.icache.ReadReq_misses::system.cpu3.inst         1356                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         1356                       # number of ReadReq misses
system.cpu3.icache.demand_misses::system.cpu3.inst         1356                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          1356                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::system.cpu3.inst         1356                       # number of overall misses
system.cpu3.icache.overall_misses::total         1356                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::system.cpu3.inst     26641377                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     26641377                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::system.cpu3.inst     26641377                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     26641377                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::system.cpu3.inst     26641377                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     26641377                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::system.cpu3.inst     51507711                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     51507711                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::system.cpu3.inst     51507711                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     51507711                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::system.cpu3.inst     51507711                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     51507711                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::system.cpu3.inst     0.000026                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000026                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::system.cpu3.inst     0.000026                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000026                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::system.cpu3.inst     0.000026                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000026                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::system.cpu3.inst 19647.033186                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 19647.033186                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::system.cpu3.inst 19647.033186                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 19647.033186                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::system.cpu3.inst 19647.033186                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 19647.033186                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_misses::system.cpu3.inst         1356                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         1356                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::system.cpu3.inst         1356                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         1356                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::system.cpu3.inst         1356                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         1356                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::system.cpu3.inst     23851623                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     23851623                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::system.cpu3.inst     23851623                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     23851623                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::system.cpu3.inst     23851623                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     23851623                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::system.cpu3.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::system.cpu3.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::system.cpu3.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::system.cpu3.inst 17589.692478                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 17589.692478                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::system.cpu3.inst 17589.692478                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 17589.692478                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::system.cpu3.inst 17589.692478                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 17589.692478                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.waiting_on_retry               217                       # Number of times sendTimingReq failed
system.cpu3.dcache.tags.replacements             8946                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          216.730867                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           11657945                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs             8946                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs          1303.146099                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::system.cpu3.data   216.730867                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::system.cpu3.data     0.846605                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.846605                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          212                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           36                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          176                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.828125                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         35824312                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        35824312                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::system.cpu3.data     11524140                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       11524140                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::system.cpu3.data      1692459                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1692459                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::system.cpu3.data           95                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total           95                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::system.cpu3.data        24409                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        24409                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::system.cpu3.data          154                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          154                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::system.cpu3.data     13216599                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        13216599                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::system.cpu3.data     13216694                       # number of overall hits
system.cpu3.dcache.overall_hits::total       13216694                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::system.cpu3.data      2393293                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2393293                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::system.cpu3.data       737477                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       737477                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::system.cpu3.data           53                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total           53                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::system.cpu3.data       140201                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total       140201                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::system.cpu3.data        33034                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total        33034                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::system.cpu3.data      3130770                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       3130770                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::system.cpu3.data      3130823                       # number of overall misses
system.cpu3.dcache.overall_misses::total      3130823                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::system.cpu3.data  66844418765                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  66844418765                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::system.cpu3.data  28259823803                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  28259823803                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::system.cpu3.data   2853538123                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total   2853538123                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::system.cpu3.data    423396505                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total    423396505                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::system.cpu3.data    110953459                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total    110953459                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::system.cpu3.data  95104242568                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  95104242568                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::system.cpu3.data  95104242568                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  95104242568                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::system.cpu3.data     13917433                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     13917433                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::system.cpu3.data      2429936                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      2429936                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::system.cpu3.data          148                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total          148                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::system.cpu3.data       164610                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       164610                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::system.cpu3.data        33188                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        33188                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::system.cpu3.data     16347369                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16347369                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::system.cpu3.data     16347517                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16347517                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::system.cpu3.data     0.171964                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.171964                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::system.cpu3.data     0.303496                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.303496                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::system.cpu3.data     0.358108                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.358108                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::system.cpu3.data     0.851716                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.851716                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::system.cpu3.data     0.995360                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.995360                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::system.cpu3.data     0.191515                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.191515                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::system.cpu3.data     0.191517                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.191517                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::system.cpu3.data 27929.893567                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 27929.893567                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::system.cpu3.data 38319.600209                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 38319.600209                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::system.cpu3.data 20353.193793                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 20353.193793                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::system.cpu3.data 12816.991736                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 12816.991736                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::system.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::system.cpu3.data 30377.269032                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 30377.269032                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::system.cpu3.data 30376.754792                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 30376.754792                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1429                       # number of writebacks
system.cpu3.dcache.writebacks::total             1429                       # number of writebacks
system.cpu3.dcache.LoadLockedReq_mshr_hits::system.cpu3.data           51                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           51                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::system.cpu3.data      2393293                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      2393293                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::system.cpu3.data       737477                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       737477                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::system.cpu3.data           53                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total           53                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::system.cpu3.data       140150                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total       140150                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::system.cpu3.data        30449                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total        30449                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::system.cpu3.data      3130770                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      3130770                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::system.cpu3.data      3130823                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      3130823                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::system.cpu3.data  61166694189                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  61166694189                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::system.cpu3.data  26706079195                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  26706079195                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::system.cpu3.data       805004                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total       805004                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::system.cpu3.data   2526577873                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total   2526577873                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::system.cpu3.data    375483495                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total    375483495                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu3.data     96384541                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total     96384541                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::system.cpu3.data  87872773384                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  87872773384                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::system.cpu3.data  87873578388                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  87873578388                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::system.cpu3.data      1962007                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total      1962007                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::system.cpu3.data      1374500                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total      1374500                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::system.cpu3.data      3336507                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total      3336507                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::system.cpu3.data     0.171964                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.171964                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::system.cpu3.data     0.303496                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.303496                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::system.cpu3.data     0.358108                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.358108                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::system.cpu3.data     0.851406                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.851406                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::system.cpu3.data     0.917470                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.917470                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::system.cpu3.data     0.191515                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.191515                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::system.cpu3.data     0.191517                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.191517                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::system.cpu3.data 25557.545269                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 25557.545269                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::system.cpu3.data 36212.762154                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 36212.762154                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu3.data 15188.754717                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 15188.754717                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu3.data 18027.669447                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 18027.669447                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu3.data 12331.554238                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 12331.554238                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::system.cpu3.data 28067.463718                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 28067.463718                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::system.cpu3.data 28067.245701                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 28067.245701                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.waiting_on_retry            426085                       # Number of times sendTimingReq failed
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                    15569674                       # DTB read hits
system.cpu4.dtb.read_misses                       541                       # DTB read misses
system.cpu4.dtb.write_hits                    3084402                       # DTB write hits
system.cpu4.dtb.write_misses                      378                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  4                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     3                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                15570215                       # DTB read accesses
system.cpu4.dtb.write_accesses                3084780                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                         18654076                       # DTB hits
system.cpu4.dtb.misses                            919                       # DTB misses
system.cpu4.dtb.accesses                     18654995                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.inst_hits                    55424423                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  4                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                55424423                       # ITB inst accesses
system.cpu4.itb.hits                         55424423                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                     55424423                       # DTB accesses
system.cpu4.numCycles                       363345857                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                   53896161                       # Number of instructions committed
system.cpu4.committedOps                     54389904                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses             42968201                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu4.num_func_calls                     283079                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts      7316288                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                    42968201                       # number of integer instructions
system.cpu4.num_fp_insts                           64                       # number of float instructions
system.cpu4.num_int_register_reads           60909299                       # number of times the integer registers were read
system.cpu4.num_int_register_writes          28928366                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_cc_register_reads           210094810                       # number of times the CC registers were read
system.cpu4.num_cc_register_writes           34492856                       # number of times the CC registers were written
system.cpu4.num_mem_refs                     18655477                       # number of memory refs
system.cpu4.num_load_insts                   15570286                       # Number of load instructions
system.cpu4.num_store_insts                   3085191                       # Number of store instructions
system.cpu4.num_idle_cycles              877270.782853                       # Number of idle cycles
system.cpu4.num_busy_cycles              362468586.217147                       # Number of busy cycles
system.cpu4.not_idle_fraction                0.997586                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                    0.002414                       # Percentage of idle cycles
system.cpu4.Branches                          9457485                       # Number of branches fetched
system.cpu4.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu4.op_class::IntAlu                 35735634     65.70%     65.70% # Class of executed instruction
system.cpu4.op_class::IntMult                     544      0.00%     65.70% # Class of executed instruction
system.cpu4.op_class::IntDiv                        0      0.00%     65.70% # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0      0.00%     65.70% # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0      0.00%     65.70% # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0      0.00%     65.70% # Class of executed instruction
system.cpu4.op_class::FloatMult                     0      0.00%     65.70% # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0      0.00%     65.70% # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0      0.00%     65.70% # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0      0.00%     65.70% # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0      0.00%     65.70% # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0      0.00%     65.70% # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0      0.00%     65.70% # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0      0.00%     65.70% # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0      0.00%     65.70% # Class of executed instruction
system.cpu4.op_class::SimdMult                      0      0.00%     65.70% # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0      0.00%     65.70% # Class of executed instruction
system.cpu4.op_class::SimdShift                     0      0.00%     65.70% # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0      0.00%     65.70% # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0      0.00%     65.70% # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0      0.00%     65.70% # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0      0.00%     65.70% # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0      0.00%     65.70% # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0      0.00%     65.70% # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0      0.00%     65.70% # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                12      0.00%     65.70% # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0      0.00%     65.70% # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0      0.00%     65.70% # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0      0.00%     65.70% # Class of executed instruction
system.cpu4.op_class::MemRead                15570286     28.63%     94.33% # Class of executed instruction
system.cpu4.op_class::MemWrite                3085191      5.67%    100.00% # Class of executed instruction
system.cpu4.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::total                  54391667                       # Class of executed instruction
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                       5                       # number of quiesce instructions executed
system.cpu4.icache.tags.replacements             1761                       # number of replacements
system.cpu4.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs           55681232                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs             1761                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs         31619.098240                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::system.cpu4.inst          128                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::system.cpu4.inst            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2          126                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses        110850607                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses       110850607                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::system.cpu4.inst     55422662                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       55422662                       # number of ReadReq hits
system.cpu4.icache.demand_hits::system.cpu4.inst     55422662                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        55422662                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::system.cpu4.inst     55422662                       # number of overall hits
system.cpu4.icache.overall_hits::total       55422662                       # number of overall hits
system.cpu4.icache.ReadReq_misses::system.cpu4.inst         1761                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total         1761                       # number of ReadReq misses
system.cpu4.icache.demand_misses::system.cpu4.inst         1761                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total          1761                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::system.cpu4.inst         1761                       # number of overall misses
system.cpu4.icache.overall_misses::total         1761                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::system.cpu4.inst     33133853                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     33133853                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::system.cpu4.inst     33133853                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     33133853                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::system.cpu4.inst     33133853                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     33133853                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::system.cpu4.inst     55424423                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     55424423                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::system.cpu4.inst     55424423                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     55424423                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::system.cpu4.inst     55424423                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     55424423                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::system.cpu4.inst     0.000032                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000032                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::system.cpu4.inst     0.000032                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000032                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::system.cpu4.inst     0.000032                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000032                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::system.cpu4.inst 18815.362294                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 18815.362294                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::system.cpu4.inst 18815.362294                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 18815.362294                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::system.cpu4.inst 18815.362294                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 18815.362294                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_misses::system.cpu4.inst         1761                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total         1761                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::system.cpu4.inst         1761                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total         1761                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::system.cpu4.inst         1761                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total         1761                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::system.cpu4.inst     29520147                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     29520147                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::system.cpu4.inst     29520147                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     29520147                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::system.cpu4.inst     29520147                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     29520147                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::system.cpu4.inst     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::system.cpu4.inst     0.000032                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000032                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::system.cpu4.inst     0.000032                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000032                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::system.cpu4.inst 16763.286201                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 16763.286201                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::system.cpu4.inst 16763.286201                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 16763.286201                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::system.cpu4.inst 16763.286201                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 16763.286201                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.waiting_on_retry               246                       # Number of times sendTimingReq failed
system.cpu4.dcache.tags.replacements            10146                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          218.267926                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs            4773618                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs            10146                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs           470.492608                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::system.cpu4.data   218.267926                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::system.cpu4.data     0.852609                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.852609                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          235                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2          139                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::3           95                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.917969                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses         39874144                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses        39874144                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::system.cpu4.data     13224360                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total       13224360                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::system.cpu4.data      2022734                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       2022734                       # number of WriteReq hits
system.cpu4.dcache.SoftPFReq_hits::system.cpu4.data          242                       # number of SoftPFReq hits
system.cpu4.dcache.SoftPFReq_hits::total          242                       # number of SoftPFReq hits
system.cpu4.dcache.LoadLockedReq_hits::system.cpu4.data        50009                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total        50009                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::system.cpu4.data          196                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          196                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::system.cpu4.data     15247094                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        15247094                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::system.cpu4.data     15247336                       # number of overall hits
system.cpu4.dcache.overall_hits::total       15247336                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::system.cpu4.data      2150236                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total      2150236                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::system.cpu4.data       991510                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total       991510                       # number of WriteReq misses
system.cpu4.dcache.SoftPFReq_misses::system.cpu4.data           77                       # number of SoftPFReq misses
system.cpu4.dcache.SoftPFReq_misses::total           77                       # number of SoftPFReq misses
system.cpu4.dcache.LoadLockedReq_misses::system.cpu4.data       144698                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total       144698                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::system.cpu4.data        60151                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total        60151                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::system.cpu4.data      3141746                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total       3141746                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::system.cpu4.data      3141823                       # number of overall misses
system.cpu4.dcache.overall_misses::total      3141823                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::system.cpu4.data  58294048319                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total  58294048319                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::system.cpu4.data  37992794744                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total  37992794744                       # number of WriteReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::system.cpu4.data   2353167676                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total   2353167676                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::system.cpu4.data    833914529                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total    833914529                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::system.cpu4.data    241520781                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::total    241520781                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.demand_miss_latency::system.cpu4.data  96286843063                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  96286843063                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::system.cpu4.data  96286843063                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  96286843063                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::system.cpu4.data     15374596                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total     15374596                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::system.cpu4.data      3014244                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      3014244                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::system.cpu4.data          319                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::total          319                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::system.cpu4.data       194707                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total       194707                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::system.cpu4.data        60347                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total        60347                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::system.cpu4.data     18388840                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     18388840                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::system.cpu4.data     18389159                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     18389159                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::system.cpu4.data     0.139856                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.139856                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::system.cpu4.data     0.328942                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.328942                       # miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::system.cpu4.data     0.241379                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::total     0.241379                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::system.cpu4.data     0.743158                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.743158                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::system.cpu4.data     0.996752                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.996752                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::system.cpu4.data     0.170851                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.170851                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::system.cpu4.data     0.170852                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.170852                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::system.cpu4.data 27110.534992                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 27110.534992                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::system.cpu4.data 38318.115545                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 38318.115545                       # average WriteReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::system.cpu4.data 16262.613692                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total 16262.613692                       # average LoadLockedReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::system.cpu4.data 13863.685209                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total 13863.685209                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::system.cpu4.data          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::system.cpu4.data 30647.558098                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 30647.558098                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::system.cpu4.data 30646.806985                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 30646.806985                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         1840                       # number of writebacks
system.cpu4.dcache.writebacks::total             1840                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::system.cpu4.data            6                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::system.cpu4.data           46                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::total           46                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::system.cpu4.data            6                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::system.cpu4.data            6                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::system.cpu4.data      2150230                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total      2150230                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::system.cpu4.data       991510                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total       991510                       # number of WriteReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::system.cpu4.data           61                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::total           61                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::system.cpu4.data       144652                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total       144652                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::system.cpu4.data        57743                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total        57743                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::system.cpu4.data      3141740                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total      3141740                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::system.cpu4.data      3141801                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total      3141801                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::system.cpu4.data  53228023659                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total  53228023659                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::system.cpu4.data  35916869254                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total  35916869254                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::system.cpu4.data      2871502                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::total      2871502                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::system.cpu4.data   2017029322                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total   2017029322                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::system.cpu4.data    751300471                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total    751300471                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu4.data    207223219                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::total    207223219                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::system.cpu4.data  89144892913                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total  89144892913                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::system.cpu4.data  89147764415                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total  89147764415                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::system.cpu4.data      1978004                       # number of ReadReq MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::total      1978004                       # number of ReadReq MSHR uncacheable cycles
system.cpu4.dcache.WriteReq_mshr_uncacheable_latency::system.cpu4.data       950502                       # number of WriteReq MSHR uncacheable cycles
system.cpu4.dcache.WriteReq_mshr_uncacheable_latency::total       950502                       # number of WriteReq MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::system.cpu4.data      2928506                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::total      2928506                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::system.cpu4.data     0.139856                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.139856                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::system.cpu4.data     0.328942                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.328942                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::system.cpu4.data     0.191223                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::total     0.191223                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::system.cpu4.data     0.742921                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total     0.742921                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::system.cpu4.data     0.956850                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total     0.956850                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::system.cpu4.data     0.170850                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.170850                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::system.cpu4.data     0.170851                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.170851                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::system.cpu4.data 24754.572143                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 24754.572143                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::system.cpu4.data 36224.414533                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 36224.414533                       # average WriteReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu4.data 47073.803279                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::total 47073.803279                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu4.data 13944.012679                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13944.012679                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu4.data 13011.109069                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total 13011.109069                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu4.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::system.cpu4.data 28374.369907                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 28374.369907                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::system.cpu4.data 28374.732968                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 28374.732968                       # average overall mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu4.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu4.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average overall mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.waiting_on_retry            377777                       # Number of times sendTimingReq failed
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                    14224261                       # DTB read hits
system.cpu5.dtb.read_misses                       526                       # DTB read misses
system.cpu5.dtb.write_hits                    2284408                       # DTB write hits
system.cpu5.dtb.write_misses                      349                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  4                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     2                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                14224787                       # DTB read accesses
system.cpu5.dtb.write_accesses                2284757                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                         16508669                       # DTB hits
system.cpu5.dtb.misses                            875                       # DTB misses
system.cpu5.dtb.accesses                     16509544                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.inst_hits                    52740675                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  4                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                52740675                       # ITB inst accesses
system.cpu5.itb.hits                         52740675                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                     52740675                       # DTB accesses
system.cpu5.numCycles                       348349859                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                   51183475                       # Number of instructions committed
system.cpu5.committedOps                     51629574                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses             40311889                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                     238905                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts      7323565                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                    40311889                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads           55000597                       # number of times the integer registers were read
system.cpu5.num_int_register_writes          27075493                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_cc_register_reads           197663150                       # number of times the CC registers were read
system.cpu5.num_cc_register_writes           33553405                       # number of times the CC registers were written
system.cpu5.num_mem_refs                     16509795                       # number of memory refs
system.cpu5.num_load_insts                   14224759                       # Number of load instructions
system.cpu5.num_store_insts                   2285036                       # Number of store instructions
system.cpu5.num_idle_cycles              40132903.229243                       # Number of idle cycles
system.cpu5.num_busy_cycles              308216955.770757                       # Number of busy cycles
system.cpu5.not_idle_fraction                0.884791                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                    0.115209                       # Percentage of idle cycles
system.cpu5.Branches                          9410001                       # Number of branches fetched
system.cpu5.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu5.op_class::IntAlu                 35120719     68.02%     68.02% # Class of executed instruction
system.cpu5.op_class::IntMult                     484      0.00%     68.02% # Class of executed instruction
system.cpu5.op_class::IntDiv                        0      0.00%     68.02% # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0      0.00%     68.02% # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0      0.00%     68.02% # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0      0.00%     68.02% # Class of executed instruction
system.cpu5.op_class::FloatMult                     0      0.00%     68.02% # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0      0.00%     68.02% # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0      0.00%     68.02% # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0      0.00%     68.02% # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0      0.00%     68.02% # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0      0.00%     68.02% # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0      0.00%     68.02% # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0      0.00%     68.02% # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0      0.00%     68.02% # Class of executed instruction
system.cpu5.op_class::SimdMult                      0      0.00%     68.02% # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0      0.00%     68.02% # Class of executed instruction
system.cpu5.op_class::SimdShift                     0      0.00%     68.02% # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0      0.00%     68.02% # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0      0.00%     68.02% # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0      0.00%     68.02% # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0      0.00%     68.02% # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0      0.00%     68.02% # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0      0.00%     68.02% # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0      0.00%     68.02% # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 2      0.00%     68.02% # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0      0.00%     68.02% # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0      0.00%     68.02% # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0      0.00%     68.02% # Class of executed instruction
system.cpu5.op_class::MemRead                14224759     27.55%     95.57% # Class of executed instruction
system.cpu5.op_class::MemWrite                2285036      4.43%    100.00% # Class of executed instruction
system.cpu5.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::total                  51631000                       # Class of executed instruction
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                       8                       # number of quiesce instructions executed
system.cpu5.icache.tags.replacements             1289                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs           52951264                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs             1289                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs         41079.335919                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::system.cpu5.inst          128                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::system.cpu5.inst            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3           31                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4           97                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses        105482639                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses       105482639                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::system.cpu5.inst     52739386                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       52739386                       # number of ReadReq hits
system.cpu5.icache.demand_hits::system.cpu5.inst     52739386                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        52739386                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::system.cpu5.inst     52739386                       # number of overall hits
system.cpu5.icache.overall_hits::total       52739386                       # number of overall hits
system.cpu5.icache.ReadReq_misses::system.cpu5.inst         1289                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total         1289                       # number of ReadReq misses
system.cpu5.icache.demand_misses::system.cpu5.inst         1289                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total          1289                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::system.cpu5.inst         1289                       # number of overall misses
system.cpu5.icache.overall_misses::total         1289                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::system.cpu5.inst     23743889                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     23743889                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::system.cpu5.inst     23743889                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     23743889                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::system.cpu5.inst     23743889                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     23743889                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::system.cpu5.inst     52740675                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     52740675                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::system.cpu5.inst     52740675                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     52740675                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::system.cpu5.inst     52740675                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     52740675                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::system.cpu5.inst     0.000024                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000024                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::system.cpu5.inst     0.000024                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000024                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::system.cpu5.inst     0.000024                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000024                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::system.cpu5.inst 18420.394880                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 18420.394880                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::system.cpu5.inst 18420.394880                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 18420.394880                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::system.cpu5.inst 18420.394880                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 18420.394880                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_misses::system.cpu5.inst         1289                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total         1289                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::system.cpu5.inst         1289                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total         1289                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::system.cpu5.inst         1289                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total         1289                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::system.cpu5.inst     21108111                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     21108111                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::system.cpu5.inst     21108111                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     21108111                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::system.cpu5.inst     21108111                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     21108111                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::system.cpu5.inst     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::system.cpu5.inst     0.000024                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000024                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::system.cpu5.inst     0.000024                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000024                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::system.cpu5.inst 16375.570985                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 16375.570985                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::system.cpu5.inst 16375.570985                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 16375.570985                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::system.cpu5.inst 16375.570985                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 16375.570985                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.waiting_on_retry               219                       # Number of times sendTimingReq failed
system.cpu5.dcache.tags.replacements             8403                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          216.302069                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs           19007172                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs             8403                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs          2261.950732                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::system.cpu5.data   216.302069                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::system.cpu5.data     0.844930                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.844930                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          198                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4          189                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.773438                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses         35347379                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses        35347379                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::system.cpu5.data     12015901                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total       12015901                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::system.cpu5.data      1613170                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       1613170                       # number of WriteReq hits
system.cpu5.dcache.SoftPFReq_hits::system.cpu5.data          116                       # number of SoftPFReq hits
system.cpu5.dcache.SoftPFReq_hits::total          116                       # number of SoftPFReq hits
system.cpu5.dcache.LoadLockedReq_hits::system.cpu5.data        23650                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total        23650                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::system.cpu5.data          165                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          165                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::system.cpu5.data     13629071                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        13629071                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::system.cpu5.data     13629187                       # number of overall hits
system.cpu5.dcache.overall_hits::total       13629187                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::system.cpu5.data      2064423                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total      2064423                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::system.cpu5.data       638820                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total       638820                       # number of WriteReq misses
system.cpu5.dcache.SoftPFReq_misses::system.cpu5.data           34                       # number of SoftPFReq misses
system.cpu5.dcache.SoftPFReq_misses::total           34                       # number of SoftPFReq misses
system.cpu5.dcache.LoadLockedReq_misses::system.cpu5.data       120089                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total       120089                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::system.cpu5.data        26753                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total        26753                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::system.cpu5.data      2703243                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total       2703243                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::system.cpu5.data      2703277                       # number of overall misses
system.cpu5.dcache.overall_misses::total      2703277                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::system.cpu5.data  58022088801                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total  58022088801                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::system.cpu5.data  23674203190                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total  23674203190                       # number of WriteReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::system.cpu5.data   1928993288                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::total   1928993288                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::system.cpu5.data    285122917                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::total    285122917                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::system.cpu5.data     96190875                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::total     96190875                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.demand_miss_latency::system.cpu5.data  81696291991                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total  81696291991                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::system.cpu5.data  81696291991                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total  81696291991                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::system.cpu5.data     14080324                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total     14080324                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::system.cpu5.data      2251990                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      2251990                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::system.cpu5.data          150                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::total          150                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::system.cpu5.data       143739                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total       143739                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::system.cpu5.data        26918                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total        26918                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::system.cpu5.data     16332314                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     16332314                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::system.cpu5.data     16332464                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     16332464                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::system.cpu5.data     0.146618                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.146618                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::system.cpu5.data     0.283669                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.283669                       # miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::system.cpu5.data     0.226667                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::total     0.226667                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::system.cpu5.data     0.835466                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.835466                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::system.cpu5.data     0.993870                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.993870                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::system.cpu5.data     0.165515                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.165515                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::system.cpu5.data     0.165516                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.165516                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::system.cpu5.data 28105.717094                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 28105.717094                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::system.cpu5.data 37059.270514                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 37059.270514                       # average WriteReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::system.cpu5.data 16063.030652                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::total 16063.030652                       # average LoadLockedReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::system.cpu5.data 10657.605390                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::total 10657.605390                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::system.cpu5.data          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::system.cpu5.data 30221.586439                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 30221.586439                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::system.cpu5.data 30221.206333                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 30221.206333                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         1484                       # number of writebacks
system.cpu5.dcache.writebacks::total             1484                       # number of writebacks
system.cpu5.dcache.LoadLockedReq_mshr_hits::system.cpu5.data           33                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_hits::total           33                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::system.cpu5.data      2064423                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total      2064423                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::system.cpu5.data       638820                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total       638820                       # number of WriteReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::system.cpu5.data           34                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::total           34                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::system.cpu5.data       120056                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::total       120056                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::system.cpu5.data        25487                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::total        25487                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::system.cpu5.data      2703243                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total      2703243                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::system.cpu5.data      2703277                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total      2703277                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::system.cpu5.data  53112691155                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total  53112691155                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::system.cpu5.data  22336842808                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total  22336842808                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::system.cpu5.data       803501                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::total       803501                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::system.cpu5.data   1645889211                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::total   1645889211                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::system.cpu5.data    246174083                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::total    246174083                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu5.data     83169125                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::total     83169125                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::system.cpu5.data  75449533963                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total  75449533963                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::system.cpu5.data  75450337464                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total  75450337464                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::system.cpu5.data      1854510                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::total      1854510                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.WriteReq_mshr_uncacheable_latency::system.cpu5.data      1520003                       # number of WriteReq MSHR uncacheable cycles
system.cpu5.dcache.WriteReq_mshr_uncacheable_latency::total      1520003                       # number of WriteReq MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::system.cpu5.data      3374513                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::total      3374513                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::system.cpu5.data     0.146618                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.146618                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::system.cpu5.data     0.283669                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.283669                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::system.cpu5.data     0.226667                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::total     0.226667                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::system.cpu5.data     0.835236                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::total     0.835236                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::system.cpu5.data     0.946839                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::total     0.946839                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::system.cpu5.data     0.165515                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.165515                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::system.cpu5.data     0.165516                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.165516                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::system.cpu5.data 25727.620335                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 25727.620335                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::system.cpu5.data 34965.785054                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 34965.785054                       # average WriteReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu5.data 23632.382353                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::total 23632.382353                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu5.data 13709.345730                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13709.345730                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu5.data  9658.809707                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::total  9658.809707                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu5.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::system.cpu5.data 27910.747929                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 27910.747929                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::system.cpu5.data 27910.694118                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 27910.694118                       # average overall mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu5.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average overall mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.waiting_on_retry            365101                       # Number of times sendTimingReq failed
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                    15309748                       # DTB read hits
system.cpu6.dtb.read_misses                       540                       # DTB read misses
system.cpu6.dtb.write_hits                    2895617                       # DTB write hits
system.cpu6.dtb.write_misses                      377                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  4                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     3                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                15310288                       # DTB read accesses
system.cpu6.dtb.write_accesses                2895994                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                         18205365                       # DTB hits
system.cpu6.dtb.misses                            917                       # DTB misses
system.cpu6.dtb.accesses                     18206282                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.inst_hits                    54955378                       # ITB inst hits
system.cpu6.itb.inst_misses                         3                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  4                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                54955381                       # ITB inst accesses
system.cpu6.itb.hits                         54955378                       # DTB hits
system.cpu6.itb.misses                              3                       # DTB misses
system.cpu6.itb.accesses                     54955381                       # DTB accesses
system.cpu6.numCycles                       357762514                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                   53409673                       # Number of instructions committed
system.cpu6.committedOps                     53886864                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses             42451861                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu6.num_func_calls                     267373                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts      7341210                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                    42451861                       # number of integer instructions
system.cpu6.num_fp_insts                           64                       # number of float instructions
system.cpu6.num_int_register_reads           59668081                       # number of times the integer registers were read
system.cpu6.num_int_register_writes          28582125                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_cc_register_reads           207780193                       # number of times the CC registers were read
system.cpu6.num_cc_register_writes           34347057                       # number of times the CC registers were written
system.cpu6.num_mem_refs                     18206834                       # number of memory refs
system.cpu6.num_load_insts                   15310486                       # Number of load instructions
system.cpu6.num_store_insts                   2896348                       # Number of store instructions
system.cpu6.num_idle_cycles              6348063.565857                       # Number of idle cycles
system.cpu6.num_busy_cycles              351414450.434143                       # Number of busy cycles
system.cpu6.not_idle_fraction                0.982256                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                    0.017744                       # Percentage of idle cycles
system.cpu6.Branches                          9480117                       # Number of branches fetched
system.cpu6.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu6.op_class::IntAlu                 35681305     66.21%     66.21% # Class of executed instruction
system.cpu6.op_class::IntMult                     526      0.00%     66.21% # Class of executed instruction
system.cpu6.op_class::IntDiv                        0      0.00%     66.21% # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0      0.00%     66.21% # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0      0.00%     66.21% # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0      0.00%     66.21% # Class of executed instruction
system.cpu6.op_class::FloatMult                     0      0.00%     66.21% # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0      0.00%     66.21% # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0      0.00%     66.21% # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0      0.00%     66.21% # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0      0.00%     66.21% # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0      0.00%     66.21% # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0      0.00%     66.21% # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0      0.00%     66.21% # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0      0.00%     66.21% # Class of executed instruction
system.cpu6.op_class::SimdMult                      0      0.00%     66.21% # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0      0.00%     66.21% # Class of executed instruction
system.cpu6.op_class::SimdShift                     0      0.00%     66.21% # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0      0.00%     66.21% # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0      0.00%     66.21% # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0      0.00%     66.21% # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0      0.00%     66.21% # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0      0.00%     66.21% # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0      0.00%     66.21% # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0      0.00%     66.21% # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                16      0.00%     66.21% # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0      0.00%     66.21% # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0      0.00%     66.21% # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0      0.00%     66.21% # Class of executed instruction
system.cpu6.op_class::MemRead                15310486     28.41%     94.63% # Class of executed instruction
system.cpu6.op_class::MemWrite                2896348      5.37%    100.00% # Class of executed instruction
system.cpu6.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::total                  53888681                       # Class of executed instruction
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                       4                       # number of quiesce instructions executed
system.cpu6.icache.tags.replacements             1788                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs           53449913                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs             1788                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs         29893.687360                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::system.cpu6.inst          128                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::system.cpu6.inst            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::3          123                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses        109912544                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses       109912544                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::system.cpu6.inst     54953590                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       54953590                       # number of ReadReq hits
system.cpu6.icache.demand_hits::system.cpu6.inst     54953590                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        54953590                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::system.cpu6.inst     54953590                       # number of overall hits
system.cpu6.icache.overall_hits::total       54953590                       # number of overall hits
system.cpu6.icache.ReadReq_misses::system.cpu6.inst         1788                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total         1788                       # number of ReadReq misses
system.cpu6.icache.demand_misses::system.cpu6.inst         1788                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total          1788                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::system.cpu6.inst         1788                       # number of overall misses
system.cpu6.icache.overall_misses::total         1788                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::system.cpu6.inst     42459869                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     42459869                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::system.cpu6.inst     42459869                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     42459869                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::system.cpu6.inst     42459869                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     42459869                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::system.cpu6.inst     54955378                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     54955378                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::system.cpu6.inst     54955378                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     54955378                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::system.cpu6.inst     54955378                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     54955378                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::system.cpu6.inst     0.000033                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000033                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::system.cpu6.inst     0.000033                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000033                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::system.cpu6.inst     0.000033                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000033                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::system.cpu6.inst 23747.130313                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 23747.130313                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::system.cpu6.inst 23747.130313                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 23747.130313                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::system.cpu6.inst 23747.130313                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 23747.130313                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_misses::system.cpu6.inst         1788                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total         1788                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::system.cpu6.inst         1788                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total         1788                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::system.cpu6.inst         1788                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total         1788                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::system.cpu6.inst     38807131                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     38807131                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::system.cpu6.inst     38807131                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     38807131                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::system.cpu6.inst     38807131                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     38807131                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::system.cpu6.inst     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::system.cpu6.inst     0.000033                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000033                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::system.cpu6.inst     0.000033                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000033                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::system.cpu6.inst 21704.211969                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 21704.211969                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::system.cpu6.inst 21704.211969                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 21704.211969                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::system.cpu6.inst 21704.211969                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 21704.211969                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.waiting_on_retry               247                       # Number of times sendTimingReq failed
system.cpu6.dcache.tags.replacements             9907                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          219.264149                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs            4686072                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs             9907                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs           473.006157                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle     4776850261500                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::system.cpu6.data   219.264149                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::system.cpu6.data     0.856501                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.856501                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          213                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::3          212                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.832031                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses         38941856                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses        38941856                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::system.cpu6.data     12968465                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total       12968465                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::system.cpu6.data      1905203                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       1905203                       # number of WriteReq hits
system.cpu6.dcache.SoftPFReq_hits::system.cpu6.data          182                       # number of SoftPFReq hits
system.cpu6.dcache.SoftPFReq_hits::total          182                       # number of SoftPFReq hits
system.cpu6.dcache.LoadLockedReq_hits::system.cpu6.data        42937                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total        42937                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::system.cpu6.data          255                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total          255                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::system.cpu6.data     14873668                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        14873668                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::system.cpu6.data     14873850                       # number of overall hits
system.cpu6.dcache.overall_hits::total       14873850                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::system.cpu6.data      2155492                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total      2155492                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::system.cpu6.data       928869                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total       928869                       # number of WriteReq misses
system.cpu6.dcache.SoftPFReq_misses::system.cpu6.data           55                       # number of SoftPFReq misses
system.cpu6.dcache.SoftPFReq_misses::total           55                       # number of SoftPFReq misses
system.cpu6.dcache.LoadLockedReq_misses::system.cpu6.data       142564                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total       142564                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::system.cpu6.data        51661                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total        51661                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::system.cpu6.data      3084361                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total       3084361                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::system.cpu6.data      3084416                       # number of overall misses
system.cpu6.dcache.overall_misses::total      3084416                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::system.cpu6.data  59069474802                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total  59069474802                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::system.cpu6.data  35296356559                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total  35296356559                       # number of WriteReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::system.cpu6.data   2414994977                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::total   2414994977                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::system.cpu6.data    645123602                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::total    645123602                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondFailReq_miss_latency::system.cpu6.data    220022279                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.StoreCondFailReq_miss_latency::total    220022279                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.demand_miss_latency::system.cpu6.data  94365831361                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total  94365831361                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::system.cpu6.data  94365831361                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total  94365831361                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::system.cpu6.data     15123957                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total     15123957                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::system.cpu6.data      2834072                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      2834072                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::system.cpu6.data          237                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::total          237                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::system.cpu6.data       185501                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total       185501                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::system.cpu6.data        51916                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total        51916                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::system.cpu6.data     17958029                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     17958029                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::system.cpu6.data     17958266                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     17958266                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::system.cpu6.data     0.142522                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.142522                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::system.cpu6.data     0.327751                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.327751                       # miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::system.cpu6.data     0.232068                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::total     0.232068                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::system.cpu6.data     0.768535                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.768535                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::system.cpu6.data     0.995088                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.995088                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::system.cpu6.data     0.171754                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.171754                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::system.cpu6.data     0.171755                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.171755                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::system.cpu6.data 27404.172598                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 27404.172598                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::system.cpu6.data 37999.283601                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 37999.283601                       # average WriteReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::system.cpu6.data 16939.725155                       # average LoadLockedReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::total 16939.725155                       # average LoadLockedReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::system.cpu6.data 12487.632876                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::total 12487.632876                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::system.cpu6.data          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::system.cpu6.data 30594.937286                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 30594.937286                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::system.cpu6.data 30594.391730                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 30594.391730                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         2116                       # number of writebacks
system.cpu6.dcache.writebacks::total             2116                       # number of writebacks
system.cpu6.dcache.LoadLockedReq_mshr_hits::system.cpu6.data           53                       # number of LoadLockedReq MSHR hits
system.cpu6.dcache.LoadLockedReq_mshr_hits::total           53                       # number of LoadLockedReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::system.cpu6.data      2155492                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total      2155492                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::system.cpu6.data       928869                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total       928869                       # number of WriteReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::system.cpu6.data           55                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::total           55                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::system.cpu6.data       142511                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::total       142511                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::system.cpu6.data        48894                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::total        48894                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::system.cpu6.data      3084361                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total      3084361                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::system.cpu6.data      3084416                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total      3084416                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::system.cpu6.data  53994639176                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total  53994639176                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::system.cpu6.data  33354694441                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total  33354694441                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::system.cpu6.data      1870504                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::total      1870504                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::system.cpu6.data   2078146019                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::total   2078146019                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::system.cpu6.data    578412398                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::total    578412398                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu6.data    187586721                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::total    187586721                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::system.cpu6.data  87349333617                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total  87349333617                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::system.cpu6.data  87351204121                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total  87351204121                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_uncacheable_latency::system.cpu6.data      2053002                       # number of ReadReq MSHR uncacheable cycles
system.cpu6.dcache.ReadReq_mshr_uncacheable_latency::total      2053002                       # number of ReadReq MSHR uncacheable cycles
system.cpu6.dcache.WriteReq_mshr_uncacheable_latency::system.cpu6.data      1246003                       # number of WriteReq MSHR uncacheable cycles
system.cpu6.dcache.WriteReq_mshr_uncacheable_latency::total      1246003                       # number of WriteReq MSHR uncacheable cycles
system.cpu6.dcache.overall_mshr_uncacheable_latency::system.cpu6.data      3299005                       # number of overall MSHR uncacheable cycles
system.cpu6.dcache.overall_mshr_uncacheable_latency::total      3299005                       # number of overall MSHR uncacheable cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::system.cpu6.data     0.142522                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.142522                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::system.cpu6.data     0.327751                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.327751                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::system.cpu6.data     0.232068                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::total     0.232068                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::system.cpu6.data     0.768249                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::total     0.768249                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::system.cpu6.data     0.941791                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::total     0.941791                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::system.cpu6.data     0.171754                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.171754                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::system.cpu6.data     0.171755                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.171755                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::system.cpu6.data 25049.797993                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 25049.797993                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::system.cpu6.data 35908.932735                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 35908.932735                       # average WriteReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu6.data 34009.163636                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::total 34009.163636                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu6.data 14582.355180                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14582.355180                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu6.data 11829.925921                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::total 11829.925921                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu6.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::system.cpu6.data 28320.074601                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 28320.074601                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::system.cpu6.data 28320.176047                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 28320.176047                       # average overall mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu6.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu6.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu6.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu6.dcache.overall_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average overall mshr uncacheable latency
system.cpu6.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.waiting_on_retry            382162                       # Number of times sendTimingReq failed
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                    16106577                       # DTB read hits
system.cpu7.dtb.read_misses                       562                       # DTB read misses
system.cpu7.dtb.write_hits                    3159388                       # DTB write hits
system.cpu7.dtb.write_misses                      401                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  4                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       3                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     2                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                16107139                       # DTB read accesses
system.cpu7.dtb.write_accesses                3159789                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                         19265965                       # DTB hits
system.cpu7.dtb.misses                            963                       # DTB misses
system.cpu7.dtb.accesses                     19266928                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.inst_hits                    57306836                       # ITB inst hits
system.cpu7.itb.inst_misses                         4                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  4                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                57306840                       # ITB inst accesses
system.cpu7.itb.hits                         57306836                       # DTB hits
system.cpu7.itb.misses                              4                       # DTB misses
system.cpu7.itb.accesses                     57306840                       # DTB accesses
system.cpu7.numCycles                       364225250                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                   55707626                       # Number of instructions committed
system.cpu7.committedOps                     56204815                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses             44389024                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                   209                       # Number of float alu accesses
system.cpu7.num_func_calls                     282673                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts      7567024                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                    44389024                       # number of integer instructions
system.cpu7.num_fp_insts                          209                       # number of float instructions
system.cpu7.num_int_register_reads           62859451                       # number of times the integer registers were read
system.cpu7.num_int_register_writes          29892211                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                 145                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                 64                       # number of times the floating registers were written
system.cpu7.num_cc_register_reads           217148079                       # number of times the CC registers were read
system.cpu7.num_cc_register_writes           35655865                       # number of times the CC registers were written
system.cpu7.num_mem_refs                     19267534                       # number of memory refs
system.cpu7.num_load_insts                   16107486                       # Number of load instructions
system.cpu7.num_store_insts                   3160048                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                 364225250                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.Branches                          9777442                       # Number of branches fetched
system.cpu7.op_class::No_OpClass                    1      0.00%      0.00% # Class of executed instruction
system.cpu7.op_class::IntAlu                 36938757     65.72%     65.72% # Class of executed instruction
system.cpu7.op_class::IntMult                     496      0.00%     65.72% # Class of executed instruction
system.cpu7.op_class::IntDiv                        0      0.00%     65.72% # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0      0.00%     65.72% # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0      0.00%     65.72% # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0      0.00%     65.72% # Class of executed instruction
system.cpu7.op_class::FloatMult                     0      0.00%     65.72% # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0      0.00%     65.72% # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0      0.00%     65.72% # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0      0.00%     65.72% # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0      0.00%     65.72% # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0      0.00%     65.72% # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0      0.00%     65.72% # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0      0.00%     65.72% # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0      0.00%     65.72% # Class of executed instruction
system.cpu7.op_class::SimdMult                      0      0.00%     65.72% # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0      0.00%     65.72% # Class of executed instruction
system.cpu7.op_class::SimdShift                     0      0.00%     65.72% # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0      0.00%     65.72% # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0      0.00%     65.72% # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0      0.00%     65.72% # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0      0.00%     65.72% # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0      0.00%     65.72% # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0      0.00%     65.72% # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0      0.00%     65.72% # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                29      0.00%     65.72% # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0      0.00%     65.72% # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0      0.00%     65.72% # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0      0.00%     65.72% # Class of executed instruction
system.cpu7.op_class::MemRead                16107486     28.66%     94.38% # Class of executed instruction
system.cpu7.op_class::MemWrite                3160048      5.62%    100.00% # Class of executed instruction
system.cpu7.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::total                  56206817                       # Class of executed instruction
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu7.icache.tags.replacements             2395                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs           58120745                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs             2395                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs         24267.534447                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::system.cpu7.inst          128                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::system.cpu7.inst            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::1           61                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses        114616067                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses       114616067                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::system.cpu7.inst     57304441                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       57304441                       # number of ReadReq hits
system.cpu7.icache.demand_hits::system.cpu7.inst     57304441                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        57304441                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::system.cpu7.inst     57304441                       # number of overall hits
system.cpu7.icache.overall_hits::total       57304441                       # number of overall hits
system.cpu7.icache.ReadReq_misses::system.cpu7.inst         2395                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total         2395                       # number of ReadReq misses
system.cpu7.icache.demand_misses::system.cpu7.inst         2395                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total          2395                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::system.cpu7.inst         2395                       # number of overall misses
system.cpu7.icache.overall_misses::total         2395                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::system.cpu7.inst     54555870                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     54555870                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::system.cpu7.inst     54555870                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     54555870                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::system.cpu7.inst     54555870                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     54555870                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::system.cpu7.inst     57306836                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     57306836                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::system.cpu7.inst     57306836                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     57306836                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::system.cpu7.inst     57306836                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     57306836                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::system.cpu7.inst     0.000042                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000042                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::system.cpu7.inst     0.000042                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000042                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::system.cpu7.inst     0.000042                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000042                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::system.cpu7.inst 22779.068894                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 22779.068894                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::system.cpu7.inst 22779.068894                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 22779.068894                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::system.cpu7.inst 22779.068894                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 22779.068894                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_misses::system.cpu7.inst         2395                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total         2395                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::system.cpu7.inst         2395                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total         2395                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::system.cpu7.inst         2395                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total         2395                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::system.cpu7.inst     49679130                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     49679130                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::system.cpu7.inst     49679130                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     49679130                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::system.cpu7.inst     49679130                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     49679130                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::system.cpu7.inst     0.000042                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000042                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::system.cpu7.inst     0.000042                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000042                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::system.cpu7.inst     0.000042                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000042                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::system.cpu7.inst 20742.851775                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 20742.851775                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::system.cpu7.inst 20742.851775                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 20742.851775                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::system.cpu7.inst 20742.851775                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 20742.851775                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.waiting_on_retry               295                       # Number of times sendTimingReq failed
system.cpu7.dcache.tags.replacements            10606                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          220.207331                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs            9085645                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs            10606                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs           856.651424                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::system.cpu7.data   220.207331                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::system.cpu7.data     0.860185                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.860185                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1           55                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2          127                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3           56                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses         41096018                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses        41096018                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::system.cpu7.data     13741894                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total       13741894                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::system.cpu7.data      2066413                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       2066413                       # number of WriteReq hits
system.cpu7.dcache.SoftPFReq_hits::system.cpu7.data          325                       # number of SoftPFReq hits
system.cpu7.dcache.SoftPFReq_hits::total          325                       # number of SoftPFReq hits
system.cpu7.dcache.LoadLockedReq_hits::system.cpu7.data        51094                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total        51094                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::system.cpu7.data         2014                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         2014                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::system.cpu7.data     15808307                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        15808307                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::system.cpu7.data     15808632                       # number of overall hits
system.cpu7.dcache.overall_hits::total       15808632                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::system.cpu7.data      2166196                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total      2166196                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::system.cpu7.data      1023551                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total      1023551                       # number of WriteReq misses
system.cpu7.dcache.SoftPFReq_misses::system.cpu7.data           59                       # number of SoftPFReq misses
system.cpu7.dcache.SoftPFReq_misses::total           59                       # number of SoftPFReq misses
system.cpu7.dcache.LoadLockedReq_misses::system.cpu7.data       146957                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total       146957                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::system.cpu7.data        57673                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total        57673                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::system.cpu7.data      3189747                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total       3189747                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::system.cpu7.data      3189806                       # number of overall misses
system.cpu7.dcache.overall_misses::total      3189806                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::system.cpu7.data  57320292854                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total  57320292854                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::system.cpu7.data  39341667154                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total  39341667154                       # number of WriteReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::system.cpu7.data   2577209574                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total   2577209574                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::system.cpu7.data    682308644                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total    682308644                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::system.cpu7.data    221665299                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::total    221665299                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.demand_miss_latency::system.cpu7.data  96661960008                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total  96661960008                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::system.cpu7.data  96661960008                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total  96661960008                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::system.cpu7.data     15908090                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total     15908090                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::system.cpu7.data      3089964                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      3089964                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::system.cpu7.data          384                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::total          384                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::system.cpu7.data       198051                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total       198051                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::system.cpu7.data        59687                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total        59687                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::system.cpu7.data     18998054                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     18998054                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::system.cpu7.data     18998438                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     18998438                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::system.cpu7.data     0.136169                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.136169                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::system.cpu7.data     0.331250                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.331250                       # miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::system.cpu7.data     0.153646                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::total     0.153646                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::system.cpu7.data     0.742016                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.742016                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::system.cpu7.data     0.966257                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.966257                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::system.cpu7.data     0.167899                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.167899                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::system.cpu7.data     0.167898                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.167898                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::system.cpu7.data 26461.267980                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 26461.267980                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::system.cpu7.data 38436.450313                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 38436.450313                       # average WriteReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::system.cpu7.data 17537.167838                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total 17537.167838                       # average LoadLockedReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::system.cpu7.data 11830.642484                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total 11830.642484                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::system.cpu7.data          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::system.cpu7.data 30303.958279                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 30303.958279                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::system.cpu7.data 30303.397764                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 30303.397764                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks         2555                       # number of writebacks
system.cpu7.dcache.writebacks::total             2555                       # number of writebacks
system.cpu7.dcache.LoadLockedReq_mshr_hits::system.cpu7.data           59                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_hits::total           59                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::system.cpu7.data      2166196                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total      2166196                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::system.cpu7.data      1023551                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total      1023551                       # number of WriteReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::system.cpu7.data           59                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::total           59                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::system.cpu7.data       146898                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total       146898                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::system.cpu7.data        55044                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total        55044                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::system.cpu7.data      3189747                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total      3189747                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::system.cpu7.data      3189806                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total      3189806                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::system.cpu7.data  52188168108                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total  52188168108                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::system.cpu7.data  37200699844                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total  37200699844                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::system.cpu7.data      1565500                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::total      1565500                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::system.cpu7.data   2241655926                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total   2241655926                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::system.cpu7.data    604113356                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total    604113356                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu7.data    187999701                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::total    187999701                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::system.cpu7.data  89388867952                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total  89388867952                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::system.cpu7.data  89390433452                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total  89390433452                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::system.cpu7.data      1906002                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::total      1906002                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::system.cpu7.data       930500                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::total       930500                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::system.cpu7.data      2836502                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::total      2836502                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::system.cpu7.data     0.136169                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.136169                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::system.cpu7.data     0.331250                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.331250                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::system.cpu7.data     0.153646                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::total     0.153646                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::system.cpu7.data     0.741718                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total     0.741718                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::system.cpu7.data     0.922211                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total     0.922211                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::system.cpu7.data     0.167899                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.167899                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::system.cpu7.data     0.167898                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.167898                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::system.cpu7.data 24092.080360                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 24092.080360                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::system.cpu7.data 36344.744760                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 36344.744760                       # average WriteReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu7.data 26533.898305                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::total 26533.898305                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu7.data 15259.948577                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15259.948577                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu7.data 10975.099121                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total 10975.099121                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu7.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::system.cpu7.data 28023.811278                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 28023.811278                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::system.cpu7.data 28023.783720                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 28023.783720                       # average overall mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.waiting_on_retry            358002                       # Number of times sendTimingReq failed
sim_ticks.host 182112625000 # Number of ticks simulated [sim_ticks]
system.mem_ctrls.total_actEnergy                       -184546252.800000
system.mem_ctrls.total_actEnergy                       209601907.200000
system.pim_vault_ctrls.total_actEnergy                       0.000000
system.pim_vault_ctrls.total_actEnergy                       0.000000
system.mem_ctrls.total_preEnergy                       -124495488.000000
system.mem_ctrls.total_preEnergy                       141398112.000000
system.pim_vault_ctrls.total_preEnergy                       0.000000
system.pim_vault_ctrls.total_preEnergy                       0.000000
system.mem_ctrls.total_readEnergy                       -691883212.800000
system.mem_ctrls.total_readEnergy                       791130662.400000
system.pim_vault_ctrls.total_readEnergy                       0.000000
system.pim_vault_ctrls.total_readEnergy                       0.000000
system.mem_ctrls.total_writeEnergy                       -322224168.960000
system.mem_ctrls.total_writeEnergy                       362571448.320000
system.pim_vault_ctrls.total_writeEnergy                       0.000000
system.pim_vault_ctrls.total_writeEnergy                       0.000000
system.mem_ctrls.total_refreshEnergy                       -1783922394071.042236
system.mem_ctrls.total_refreshEnergy                       1984712282357.762207
system.pim_vault_ctrls.total_refreshEnergy                       0.000000
system.pim_vault_ctrls.total_refreshEnergy                       0.000000
system.mem_ctrls.total_actBackEnergy                       -520004622165.119995
system.mem_ctrls.total_actBackEnergy                       578574054656.640137
system.pim_vault_ctrls.total_actBackEnergy                       0.000000
system.pim_vault_ctrls.total_actBackEnergy                       0.000000
system.mem_ctrls.total_preBackEnergy                       -5756900174112.000000
system.mem_ctrls.total_preBackEnergy                       6404834436576.000000
system.pim_vault_ctrls.total_preBackEnergy                       0.000000
system.pim_vault_ctrls.total_preBackEnergy                       0.000000
total_sim_seconds                       0.182113
system.cpu.totalNumCycles                       2827126964.000000
system.pim.totalNumCycles                       0.000000
system.cpu.totalIdleCycles                       207434589.106934
system.pim.totalIdleCycles                       0.000000
system.cpu.int_instructions                       331798745.000000
system.pim.int_instructions                       0.000000
system.cpu.fp_instructions                       337.000000
system.pim.fp_instructions                       0.000000
system.cpu.branch_instructions                       77352921.000000
system.pim.branch_instructions                       0.000000
system.cpu.load_instructions                       117139068.000000
system.pim.load_instructions                       0.000000
system.cpu.store_instructions                       19074957.000000
system.pim.store_instructions                       0.000000
system.cpu.committed_instructions                       421192240.000000
system.pim.committed_instructions                       0.000000
system.cpu.int_regfile_reads                       453799454.000000
system.pim.int_regfile_reads                       0.000000
system.cpu.int_regfile_writes                       222946582.000000
system.pim.int_regfile_writes                       0.000000
system.cpu.float_regfile_reads                       273.000000
system.pim.float_regfile_reads                       0.000000
system.cpu.float_regfile_writes                       64.000000
system.pim.float_regfile_writes                       0.000000
system.cpu.function_calls                       1985968.000000
system.pim.function_calls                       0.000000
system.cpu.ialu_accesses                       331798745.000000
system.pim.ialu_accesses                       0.000000
system.cpu.fpu_accesses                       337.000000
system.pim.fpu_accesses                       0.000000
system.cpu.itlb.total_accesses                       434009858.000000
system.pim.itlb.total_accesses                       0.000000
system.cpu.itlb.total_misses                       7.000000
system.pim.itlb.total_misses                       0.000000
system.cpu.icache.read_accesses                       434009851.000000
system.pim.icache.read_accesses                       0.000000
system.cpu.icache.read_misses                       13117.000000
system.pim.icache.read_misses                       0.000000
system.cpu.dcache.read_accesses                       115876052.000000
system.pim.dcache.read_accesses                       0.000000
system.cpu.dcache.write_accesses                       18742890.000000
system.pim.dcache.write_accesses                       0.000000
system.cpu.dtlb.total_accesses                       136209662.000000
system.pim.dtlb.total_accesses                       0.000000
system.cpu.dtlb.total_misses                       6790.000000
system.pim.dtlb.total_misses                       0.000000
system.cpu.dcache.read_misses                       17534878.000000
system.pim.dcache.read_misses                       0.000000
system.cpu.dcache.write_misses                       5465267.000000
system.pim.dcache.write_misses                       0.000000
total_interconnect_accesses                       30301245
system.mem_ctrls.total_reads                       24873.000000
system.pim_vault_ctrls.total_reads                       0.000000
system.mem_ctrls.total_writes                       12162.000000
system.pim_vault_ctrls.total_writes                       0.000000
system.mem_ctrls.activations                       41427.000000
system.pim_vault_ctrls.activations                       0.000000
system.mem_ctrls.total_readRowHits                       173704.000000
system.pim_vault_ctrls.total_readRowHits                       0.000000
system.mem_ctrls.total_writeRowHits                       80963.000000
system.pim_vault_ctrls.total_writeRowHits                       0.000000
system.smcxbar.reads_from_pim                       18608.000000
                       0.000000
system.smcxbar.writes_to_pim                       1.000000
                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys0                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys1                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys2                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys3                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys4                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys5                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys6                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys7                       0.000000
