`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 19.11-s087_1
// Generated on: Sep  6 2022 16:18:59 CEST (Sep  6 2022 14:18:59 UTC)

module fir_N_Muxb_1_2_8_4_0(in3, in2, ctrl1, out1);
  input in3, in2, ctrl1;
  output out1;
  wire in3, in2, ctrl1;
  wire out1;
  CKMUX2D1BWP g11(.I0 (in3), .I1 (in2), .S (ctrl1), .Z (out1));
endmodule


