<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\Martin Stoyanov\IdeaProjects\va3aui\verilog\rx\impl\gwsynthesis\rx.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\Martin Stoyanov\IdeaProjects\va3aui\verilog\rx\src\rx.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\Users\Martin Stoyanov\IdeaProjects\va3aui\verilog\rx\src\rx.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.03 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Dec 15 20:43:22 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>5642</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>6703</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk_i</td>
<td>Base</td>
<td>62.500</td>
<td>16.000
<td>0.000</td>
<td>31.250</td>
<td></td>
<td></td>
<td>clk_i </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk_i</td>
<td>16.000(MHz)</td>
<td>27.342(MHz)</td>
<td>18</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk_i</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_i</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>25.927</td>
<td>adc/dds_inst/DDS_LUT/dout_r_5_s0/Q</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/add_out_67_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>62.500</td>
<td>0.000</td>
<td>36.173</td>
</tr>
<tr>
<td>2</td>
<td>25.984</td>
<td>adc/dds_inst/DDS_LUT/dout_r_5_s0/Q</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/add_out_66_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>62.500</td>
<td>0.000</td>
<td>36.116</td>
</tr>
<tr>
<td>3</td>
<td>26.041</td>
<td>adc/dds_inst/DDS_LUT/dout_r_5_s0/Q</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/add_out_65_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>62.500</td>
<td>0.000</td>
<td>36.059</td>
</tr>
<tr>
<td>4</td>
<td>26.098</td>
<td>adc/dds_inst/DDS_LUT/dout_r_5_s0/Q</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/add_out_64_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>62.500</td>
<td>0.000</td>
<td>36.002</td>
</tr>
<tr>
<td>5</td>
<td>26.155</td>
<td>adc/dds_inst/DDS_LUT/dout_r_5_s0/Q</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/add_out_63_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>62.500</td>
<td>0.000</td>
<td>35.945</td>
</tr>
<tr>
<td>6</td>
<td>26.212</td>
<td>adc/dds_inst/DDS_LUT/dout_r_5_s0/Q</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/add_out_62_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>62.500</td>
<td>0.000</td>
<td>35.888</td>
</tr>
<tr>
<td>7</td>
<td>26.269</td>
<td>adc/dds_inst/DDS_LUT/dout_r_5_s0/Q</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/add_out_61_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>62.500</td>
<td>0.000</td>
<td>35.831</td>
</tr>
<tr>
<td>8</td>
<td>26.326</td>
<td>adc/dds_inst/DDS_LUT/dout_r_5_s0/Q</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/add_out_60_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>62.500</td>
<td>0.000</td>
<td>35.774</td>
</tr>
<tr>
<td>9</td>
<td>26.383</td>
<td>adc/dds_inst/DDS_LUT/dout_r_5_s0/Q</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/add_out_59_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>62.500</td>
<td>0.000</td>
<td>35.717</td>
</tr>
<tr>
<td>10</td>
<td>26.440</td>
<td>adc/dds_inst/DDS_LUT/dout_r_5_s0/Q</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/add_out_58_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>62.500</td>
<td>0.000</td>
<td>35.660</td>
</tr>
<tr>
<td>11</td>
<td>26.497</td>
<td>adc/dds_inst/DDS_LUT/dout_r_5_s0/Q</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/add_out_57_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>62.500</td>
<td>0.000</td>
<td>35.603</td>
</tr>
<tr>
<td>12</td>
<td>26.554</td>
<td>adc/dds_inst/DDS_LUT/dout_r_5_s0/Q</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/add_out_56_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>62.500</td>
<td>0.000</td>
<td>35.546</td>
</tr>
<tr>
<td>13</td>
<td>26.611</td>
<td>adc/dds_inst/DDS_LUT/dout_r_5_s0/Q</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/add_out_55_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>62.500</td>
<td>0.000</td>
<td>35.489</td>
</tr>
<tr>
<td>14</td>
<td>26.668</td>
<td>adc/dds_inst/DDS_LUT/dout_r_5_s0/Q</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/add_out_54_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>62.500</td>
<td>0.000</td>
<td>35.432</td>
</tr>
<tr>
<td>15</td>
<td>26.725</td>
<td>adc/dds_inst/DDS_LUT/dout_r_5_s0/Q</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/add_out_53_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>62.500</td>
<td>0.000</td>
<td>35.375</td>
</tr>
<tr>
<td>16</td>
<td>26.782</td>
<td>adc/dds_inst/DDS_LUT/dout_r_5_s0/Q</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/add_out_52_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>62.500</td>
<td>0.000</td>
<td>35.318</td>
</tr>
<tr>
<td>17</td>
<td>26.839</td>
<td>adc/dds_inst/DDS_LUT/dout_r_5_s0/Q</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/add_out_51_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>62.500</td>
<td>0.000</td>
<td>35.261</td>
</tr>
<tr>
<td>18</td>
<td>26.896</td>
<td>adc/dds_inst/DDS_LUT/dout_r_5_s0/Q</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/add_out_50_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>62.500</td>
<td>0.000</td>
<td>35.204</td>
</tr>
<tr>
<td>19</td>
<td>26.953</td>
<td>adc/dds_inst/DDS_LUT/dout_r_5_s0/Q</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/add_out_49_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>62.500</td>
<td>0.000</td>
<td>35.147</td>
</tr>
<tr>
<td>20</td>
<td>27.010</td>
<td>adc/dds_inst/DDS_LUT/dout_r_5_s0/Q</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/add_out_48_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>62.500</td>
<td>0.000</td>
<td>35.090</td>
</tr>
<tr>
<td>21</td>
<td>27.067</td>
<td>adc/dds_inst/DDS_LUT/dout_r_5_s0/Q</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/add_out_47_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>62.500</td>
<td>0.000</td>
<td>35.033</td>
</tr>
<tr>
<td>22</td>
<td>27.124</td>
<td>adc/dds_inst/DDS_LUT/dout_r_5_s0/Q</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/add_out_46_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>62.500</td>
<td>0.000</td>
<td>34.976</td>
</tr>
<tr>
<td>23</td>
<td>27.181</td>
<td>adc/dds_inst/DDS_LUT/dout_r_5_s0/Q</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/add_out_45_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>62.500</td>
<td>0.000</td>
<td>34.919</td>
</tr>
<tr>
<td>24</td>
<td>27.238</td>
<td>adc/dds_inst/DDS_LUT/dout_r_5_s0/Q</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/add_out_44_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>62.500</td>
<td>0.000</td>
<td>34.862</td>
</tr>
<tr>
<td>25</td>
<td>27.295</td>
<td>adc/dds_inst/DDS_LUT/dout_r_5_s0/Q</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/add_out_43_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>62.500</td>
<td>0.000</td>
<td>34.805</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.552</td>
<td>cic_filter_i/cic_filter_inst/down_sample_inst/buffer_out_27_s0/Q</td>
<td>cic_filter_i/cic_filter_inst/comb[0].comb_inst/buff_delay[0]_0_s22/DI[3]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>2</td>
<td>0.555</td>
<td>cic_filter_q/cic_filter_inst/down_sample_inst/buffer_out_24_s0/Q</td>
<td>cic_filter_q/cic_filter_inst/comb[0].comb_inst/buff_delay[0]_0_s22/DI[0]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.568</td>
</tr>
<tr>
<td>3</td>
<td>0.555</td>
<td>cic_filter_i/cic_filter_inst/down_sample_inst/buffer_out_26_s0/Q</td>
<td>cic_filter_i/cic_filter_inst/comb[0].comb_inst/buff_delay[0]_0_s22/DI[2]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.568</td>
</tr>
<tr>
<td>4</td>
<td>0.555</td>
<td>cic_filter_i/cic_filter_inst/down_sample_inst/buffer_out_25_s0/Q</td>
<td>cic_filter_i/cic_filter_inst/comb[0].comb_inst/buff_delay[0]_0_s22/DI[1]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.568</td>
</tr>
<tr>
<td>5</td>
<td>0.555</td>
<td>cic_filter_i/cic_filter_inst/down_sample_inst/buffer_out_24_s0/Q</td>
<td>cic_filter_i/cic_filter_inst/comb[0].comb_inst/buff_delay[0]_0_s22/DI[0]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.568</td>
</tr>
<tr>
<td>6</td>
<td>0.563</td>
<td>adc/dds_inst/PhaseAdder/load_s0/Q</td>
<td>adc/dds_inst/PhaseAdder/seed_0_s0/CE</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.576</td>
</tr>
<tr>
<td>7</td>
<td>0.587</td>
<td>cic_filter_q/cic_filter_inst/down_sample_inst/buffer_out_0_s0/Q</td>
<td>cic_filter_q/cic_filter_inst/comb[0].comb_inst/buff_delay[0]_0_s10/DI[0]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.599</td>
</tr>
<tr>
<td>8</td>
<td>0.587</td>
<td>cic_filter_i/cic_filter_inst/comb[0].comb_inst/comb_out_5_s0/Q</td>
<td>cic_filter_i/cic_filter_inst/comb[1].comb_inst/buff_delay[0]_0_s12/DI[1]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.599</td>
</tr>
<tr>
<td>9</td>
<td>0.598</td>
<td>cic_filter_i/cic_filter_inst/comb[3].comb_inst/buff_delay[0]_0_s2/Q</td>
<td>cic_filter_i/cic_filter_inst/comb[3].comb_inst/buff_delay[0]_0_s14/AD[0]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.611</td>
</tr>
<tr>
<td>10</td>
<td>0.601</td>
<td>cic_filter_q/cic_filter_inst/comb[3].comb_inst/buff_delay[0]_0_s2/Q</td>
<td>cic_filter_q/cic_filter_inst/comb[3].comb_inst/buff_delay[0]_0_s10/AD[0]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.614</td>
</tr>
<tr>
<td>11</td>
<td>0.614</td>
<td>cic_filter_i/cic_filter_inst/comb[0].comb_inst/buff_delay[0]_0_s2/Q</td>
<td>cic_filter_i/cic_filter_inst/comb[0].comb_inst/buff_delay[0]_0_s12/AD[0]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.626</td>
</tr>
<tr>
<td>12</td>
<td>0.639</td>
<td>vfo/dds_ii_inst/u_dds_lut_table/pre_addr_dx[7]_12_s0/Q</td>
<td>vfo/dds_ii_inst/u_dds_taylor_corr/dds10_multi/mult18x18_inst/A[12]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>13</td>
<td>0.639</td>
<td>vfo/dds_ii_inst/u_dds_lut_table/pre_addr_dx[7]_6_s0/Q</td>
<td>vfo/dds_ii_inst/u_dds_taylor_corr/dds10_multi/mult18x18_inst/A[6]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>14</td>
<td>0.639</td>
<td>vfo/dds_ii_inst/u_dds_lut_table/pre_addr_dx[7]_0_s0/Q</td>
<td>vfo/dds_ii_inst/u_dds_taylor_corr/dds10_multi/mult18x18_inst/A[0]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>15</td>
<td>0.662</td>
<td>vfo/dds_ii_inst/u_dds_taylor_corr/r1_sine_19_s0/Q</td>
<td>vfo/dds_ii_inst/u_dds_taylor_corr/dds2_multi/mult36x36_inst/B[22]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.585</td>
</tr>
<tr>
<td>16</td>
<td>0.662</td>
<td>vfo/dds_ii_inst/u_dds_taylor_corr/r1_sine_19_s0/Q</td>
<td>vfo/dds_ii_inst/u_dds_taylor_corr/dds2_multi/mult36x36_inst/B[21]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.585</td>
</tr>
<tr>
<td>17</td>
<td>0.675</td>
<td>vfo/dds_ii_inst/u_dds_lut_table/pre_addr_dx[7]_4_s0/Q</td>
<td>vfo/dds_ii_inst/u_dds_taylor_corr/dds10_multi/mult18x18_inst/A[4]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.598</td>
</tr>
<tr>
<td>18</td>
<td>0.675</td>
<td>vfo/dds_ii_inst/u_dds_taylor_corr/r1_sine_15_s0/Q</td>
<td>vfo/dds_ii_inst/u_dds_taylor_corr/dds2_multi/mult36x36_inst/B[15]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.601</td>
</tr>
<tr>
<td>19</td>
<td>0.683</td>
<td>vfo/dds_ii_inst/u_dds_taylor_corr/r1_sine_19_s0/Q</td>
<td>vfo/dds_ii_inst/u_dds_taylor_corr/dds2_multi/mult36x36_inst/B[23]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.606</td>
</tr>
<tr>
<td>20</td>
<td>0.683</td>
<td>vfo/dds_ii_inst/u_dds_taylor_corr/r1_sine_19_s0/Q</td>
<td>vfo/dds_ii_inst/u_dds_taylor_corr/dds2_multi/mult36x36_inst/B[20]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.606</td>
</tr>
<tr>
<td>21</td>
<td>0.683</td>
<td>vfo/dds_ii_inst/u_dds_taylor_corr/r1_sine_19_s0/Q</td>
<td>vfo/dds_ii_inst/u_dds_taylor_corr/dds2_multi/mult36x36_inst/B[19]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.606</td>
</tr>
<tr>
<td>22</td>
<td>0.708</td>
<td>cic_filter_q/cic_filter_inst/down_sample_inst/cnt_3_s0/Q</td>
<td>cic_filter_q/cic_filter_inst/down_sample_inst/cnt_3_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>23</td>
<td>0.709</td>
<td>cic_filter_q/cic_filter_inst/down_sample_inst/cnt_0_s0/Q</td>
<td>cic_filter_q/cic_filter_inst/down_sample_inst/cnt_0_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>24</td>
<td>0.709</td>
<td>cic_filter_q/cic_filter_inst/down_sample_inst/cnt_4_s0/Q</td>
<td>cic_filter_q/cic_filter_inst/down_sample_inst/cnt_4_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>25</td>
<td>0.709</td>
<td>cic_filter_i/cic_filter_inst/down_sample_inst/cnt_3_s0/Q</td>
<td>cic_filter_i/cic_filter_inst/down_sample_inst/cnt_3_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>29.000</td>
<td>30.250</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_i</td>
<td>adc/dds_inst/ctrl/waveform_2_s0</td>
</tr>
<tr>
<td>2</td>
<td>29.000</td>
<td>30.250</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_i</td>
<td>adc/dds_inst/ctrl/waveform_0_s0</td>
</tr>
<tr>
<td>3</td>
<td>29.000</td>
<td>30.250</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_i</td>
<td>adc/dds_inst/ctrl/FreqCtrl_20_s0</td>
</tr>
<tr>
<td>4</td>
<td>29.000</td>
<td>30.250</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_i</td>
<td>adc/dds_inst/ctrl/FreqCtrl_12_s0</td>
</tr>
<tr>
<td>5</td>
<td>29.000</td>
<td>30.250</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_i</td>
<td>adc/dds_inst/ctrl/PhaseCtrl_21_s0</td>
</tr>
<tr>
<td>6</td>
<td>29.000</td>
<td>30.250</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_i</td>
<td>adc/dds_inst/PhaseAdder/phase_reg_17_s0</td>
</tr>
<tr>
<td>7</td>
<td>29.000</td>
<td>30.250</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_i</td>
<td>adc/dds_inst/PhaseAdder/DDS_LFSR/rand_num_7_s0</td>
</tr>
<tr>
<td>8</td>
<td>29.000</td>
<td>30.250</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_i</td>
<td>adc/dds_inst/DDS_LUT/sin_mem_out_s_d_5_s0</td>
</tr>
<tr>
<td>9</td>
<td>29.000</td>
<td>30.250</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_i</td>
<td>vfo/dds_ii_inst/u_dds_lut_table/pre_addr_dx[6]_11_s0</td>
</tr>
<tr>
<td>10</td>
<td>29.000</td>
<td>30.250</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_i</td>
<td>vfo/dds_ii_inst/u_dds_taylor_corr/u2_symmetric_rounding/dout_38_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.927</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.505</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>64.432</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/dds_inst/DDS_LUT/dout_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/add_out_67_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2438</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C17[0][A]</td>
<td>adc/dds_inst/DDS_LUT/dout_r_5_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>62</td>
<td>R18C17[0][A]</td>
<td style=" font-weight:bold;">adc/dds_inst/DDS_LUT/dout_r_5_s0/Q</td>
</tr>
<tr>
<td>9.136</td>
<td>6.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C39[2][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s36/I2</td>
</tr>
<tr>
<td>10.235</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R4C39[2][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s36/F</td>
</tr>
<tr>
<td>12.381</td>
<td>2.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[1][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s22/I1</td>
</tr>
<tr>
<td>13.203</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R17C39[1][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s22/F</td>
</tr>
<tr>
<td>15.019</td>
<td>1.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C45[0][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_20_s13/I2</td>
</tr>
<tr>
<td>16.118</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C45[0][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_20_s13/F</td>
</tr>
<tr>
<td>17.609</td>
<td>1.491</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C45[2][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s16/I2</td>
</tr>
<tr>
<td>18.670</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R15C45[2][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s16/F</td>
</tr>
<tr>
<td>19.093</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C45[2][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s4/I0</td>
</tr>
<tr>
<td>19.915</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R15C45[2][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s4/F</td>
</tr>
<tr>
<td>21.400</td>
<td>1.485</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C43[2][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_24_s7/I3</td>
</tr>
<tr>
<td>22.432</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C43[2][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_24_s7/F</td>
</tr>
<tr>
<td>22.927</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C45[1][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_24_s4/I0</td>
</tr>
<tr>
<td>23.959</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C45[1][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_24_s4/F</td>
</tr>
<tr>
<td>25.248</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C38[2][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_25_s0/I0</td>
</tr>
<tr>
<td>26.347</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C38[2][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_25_s0/F</td>
</tr>
<tr>
<td>28.312</td>
<td>1.964</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C44[3][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[0]_25_s/I2</td>
</tr>
<tr>
<td>29.344</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C44[3][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[0]_25_s/F</td>
</tr>
<tr>
<td>31.446</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C39[2][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_26_s/I0</td>
</tr>
<tr>
<td>32.491</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C39[2][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_26_s/COUT</td>
</tr>
<tr>
<td>32.491</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C39[2][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_27_s/CIN</td>
</tr>
<tr>
<td>32.548</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C39[2][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_27_s/COUT</td>
</tr>
<tr>
<td>32.548</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C40[0][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_28_s/CIN</td>
</tr>
<tr>
<td>32.605</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C40[0][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_28_s/COUT</td>
</tr>
<tr>
<td>32.605</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C40[0][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_29_s/CIN</td>
</tr>
<tr>
<td>33.168</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C40[0][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_29_s/SUM</td>
</tr>
<tr>
<td>34.788</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[0][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n47_s/I0</td>
</tr>
<tr>
<td>35.833</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[0][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n47_s/COUT</td>
</tr>
<tr>
<td>35.833</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[0][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n46_s/CIN</td>
</tr>
<tr>
<td>35.890</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[0][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n46_s/COUT</td>
</tr>
<tr>
<td>35.890</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[1][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n45_s/CIN</td>
</tr>
<tr>
<td>35.947</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[1][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n45_s/COUT</td>
</tr>
<tr>
<td>35.947</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[1][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n44_s/CIN</td>
</tr>
<tr>
<td>36.004</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[1][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n44_s/COUT</td>
</tr>
<tr>
<td>36.004</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[2][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n43_s/CIN</td>
</tr>
<tr>
<td>36.061</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[2][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n43_s/COUT</td>
</tr>
<tr>
<td>36.061</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[2][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n42_s/CIN</td>
</tr>
<tr>
<td>36.118</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[2][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n42_s/COUT</td>
</tr>
<tr>
<td>36.118</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[0][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n41_s/CIN</td>
</tr>
<tr>
<td>36.175</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[0][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n41_s/COUT</td>
</tr>
<tr>
<td>36.175</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[0][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n40_s/CIN</td>
</tr>
<tr>
<td>36.232</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[0][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n40_s/COUT</td>
</tr>
<tr>
<td>36.232</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[1][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n39_s/CIN</td>
</tr>
<tr>
<td>36.289</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[1][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n39_s/COUT</td>
</tr>
<tr>
<td>36.289</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[1][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n38_s/CIN</td>
</tr>
<tr>
<td>36.346</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[1][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n38_s/COUT</td>
</tr>
<tr>
<td>36.346</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[2][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n37_s/CIN</td>
</tr>
<tr>
<td>36.403</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[2][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n37_s/COUT</td>
</tr>
<tr>
<td>36.403</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[2][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n36_s/CIN</td>
</tr>
<tr>
<td>36.460</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[2][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n36_s/COUT</td>
</tr>
<tr>
<td>36.460</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[0][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n35_s/CIN</td>
</tr>
<tr>
<td>36.517</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[0][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n35_s/COUT</td>
</tr>
<tr>
<td>36.517</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[0][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n34_s/CIN</td>
</tr>
<tr>
<td>36.574</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[0][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n34_s/COUT</td>
</tr>
<tr>
<td>36.574</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[1][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n33_s/CIN</td>
</tr>
<tr>
<td>36.631</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[1][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n33_s/COUT</td>
</tr>
<tr>
<td>36.631</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[1][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n32_s/CIN</td>
</tr>
<tr>
<td>36.688</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[1][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n32_s/COUT</td>
</tr>
<tr>
<td>36.688</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[2][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n31_s/CIN</td>
</tr>
<tr>
<td>36.745</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[2][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n31_s/COUT</td>
</tr>
<tr>
<td>36.745</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[2][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n30_s/CIN</td>
</tr>
<tr>
<td>36.802</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[2][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n30_s/COUT</td>
</tr>
<tr>
<td>36.802</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C40[0][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n29_s/CIN</td>
</tr>
<tr>
<td>36.859</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C40[0][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n29_s/COUT</td>
</tr>
<tr>
<td>36.859</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C40[0][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n28_s/CIN</td>
</tr>
<tr>
<td>36.916</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C40[0][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n28_s/COUT</td>
</tr>
<tr>
<td>36.916</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C40[1][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n27_s/CIN</td>
</tr>
<tr>
<td>36.973</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C40[1][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n27_s/COUT</td>
</tr>
<tr>
<td>36.973</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C40[1][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n26_s/CIN</td>
</tr>
<tr>
<td>37.030</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C40[1][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n26_s/COUT</td>
</tr>
<tr>
<td>37.030</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C40[2][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n25_s/CIN</td>
</tr>
<tr>
<td>37.087</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C40[2][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n25_s/COUT</td>
</tr>
<tr>
<td>37.087</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C40[2][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n24_s/CIN</td>
</tr>
<tr>
<td>37.144</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C40[2][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n24_s/COUT</td>
</tr>
<tr>
<td>37.144</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C41[0][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n23_s/CIN</td>
</tr>
<tr>
<td>37.201</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C41[0][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n23_s/COUT</td>
</tr>
<tr>
<td>37.201</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C41[0][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n22_s/CIN</td>
</tr>
<tr>
<td>37.258</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C41[0][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n22_s/COUT</td>
</tr>
<tr>
<td>37.258</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C41[1][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n21_s/CIN</td>
</tr>
<tr>
<td>37.315</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C41[1][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n21_s/COUT</td>
</tr>
<tr>
<td>37.315</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C41[1][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n20_s/CIN</td>
</tr>
<tr>
<td>37.372</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C41[1][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n20_s/COUT</td>
</tr>
<tr>
<td>37.372</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C41[2][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n19_s/CIN</td>
</tr>
<tr>
<td>37.429</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C41[2][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n19_s/COUT</td>
</tr>
<tr>
<td>37.429</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C41[2][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n18_s/CIN</td>
</tr>
<tr>
<td>37.486</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C41[2][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n18_s/COUT</td>
</tr>
<tr>
<td>37.486</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C42[0][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n17_s/CIN</td>
</tr>
<tr>
<td>37.543</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C42[0][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n17_s/COUT</td>
</tr>
<tr>
<td>37.543</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C42[0][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n16_s/CIN</td>
</tr>
<tr>
<td>37.600</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C42[0][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n16_s/COUT</td>
</tr>
<tr>
<td>37.600</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C42[1][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n15_s/CIN</td>
</tr>
<tr>
<td>37.657</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C42[1][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n15_s/COUT</td>
</tr>
<tr>
<td>37.657</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C42[1][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n14_s/CIN</td>
</tr>
<tr>
<td>37.714</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C42[1][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n14_s/COUT</td>
</tr>
<tr>
<td>37.714</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C42[2][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n13_s/CIN</td>
</tr>
<tr>
<td>37.771</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C42[2][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n13_s/COUT</td>
</tr>
<tr>
<td>37.771</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C42[2][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n12_s/CIN</td>
</tr>
<tr>
<td>37.828</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C42[2][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n12_s/COUT</td>
</tr>
<tr>
<td>37.828</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C43[0][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n11_s/CIN</td>
</tr>
<tr>
<td>37.885</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C43[0][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n11_s/COUT</td>
</tr>
<tr>
<td>37.885</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C43[0][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n10_s/CIN</td>
</tr>
<tr>
<td>37.942</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C43[0][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n10_s/COUT</td>
</tr>
<tr>
<td>37.942</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C43[1][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n9_s/CIN</td>
</tr>
<tr>
<td>38.505</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C43[1][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n9_s/SUM</td>
</tr>
<tr>
<td>38.505</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C43[1][A]</td>
<td style=" font-weight:bold;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/add_out_67_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>62.500</td>
<td>62.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>64.588</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2438</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>64.832</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C43[1][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/add_out_67_s0/CLK</td>
</tr>
<tr>
<td>64.432</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C43[1][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/add_out_67_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>62.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.537, 40.187%; route: 21.178, 58.546%; tC2Q: 0.458, 1.267%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.984</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.448</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>64.432</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/dds_inst/DDS_LUT/dout_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/add_out_66_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2438</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C17[0][A]</td>
<td>adc/dds_inst/DDS_LUT/dout_r_5_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>62</td>
<td>R18C17[0][A]</td>
<td style=" font-weight:bold;">adc/dds_inst/DDS_LUT/dout_r_5_s0/Q</td>
</tr>
<tr>
<td>9.136</td>
<td>6.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C39[2][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s36/I2</td>
</tr>
<tr>
<td>10.235</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R4C39[2][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s36/F</td>
</tr>
<tr>
<td>12.381</td>
<td>2.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[1][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s22/I1</td>
</tr>
<tr>
<td>13.203</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R17C39[1][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s22/F</td>
</tr>
<tr>
<td>15.019</td>
<td>1.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C45[0][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_20_s13/I2</td>
</tr>
<tr>
<td>16.118</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C45[0][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_20_s13/F</td>
</tr>
<tr>
<td>17.609</td>
<td>1.491</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C45[2][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s16/I2</td>
</tr>
<tr>
<td>18.670</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R15C45[2][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s16/F</td>
</tr>
<tr>
<td>19.093</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C45[2][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s4/I0</td>
</tr>
<tr>
<td>19.915</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R15C45[2][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s4/F</td>
</tr>
<tr>
<td>21.400</td>
<td>1.485</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C43[2][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_24_s7/I3</td>
</tr>
<tr>
<td>22.432</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C43[2][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_24_s7/F</td>
</tr>
<tr>
<td>22.927</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C45[1][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_24_s4/I0</td>
</tr>
<tr>
<td>23.959</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C45[1][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_24_s4/F</td>
</tr>
<tr>
<td>25.248</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C38[2][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_25_s0/I0</td>
</tr>
<tr>
<td>26.347</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C38[2][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_25_s0/F</td>
</tr>
<tr>
<td>28.312</td>
<td>1.964</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C44[3][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[0]_25_s/I2</td>
</tr>
<tr>
<td>29.344</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C44[3][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[0]_25_s/F</td>
</tr>
<tr>
<td>31.446</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C39[2][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_26_s/I0</td>
</tr>
<tr>
<td>32.491</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C39[2][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_26_s/COUT</td>
</tr>
<tr>
<td>32.491</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C39[2][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_27_s/CIN</td>
</tr>
<tr>
<td>32.548</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C39[2][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_27_s/COUT</td>
</tr>
<tr>
<td>32.548</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C40[0][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_28_s/CIN</td>
</tr>
<tr>
<td>32.605</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C40[0][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_28_s/COUT</td>
</tr>
<tr>
<td>32.605</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C40[0][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_29_s/CIN</td>
</tr>
<tr>
<td>33.168</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C40[0][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_29_s/SUM</td>
</tr>
<tr>
<td>34.788</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[0][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n47_s/I0</td>
</tr>
<tr>
<td>35.833</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[0][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n47_s/COUT</td>
</tr>
<tr>
<td>35.833</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[0][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n46_s/CIN</td>
</tr>
<tr>
<td>35.890</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[0][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n46_s/COUT</td>
</tr>
<tr>
<td>35.890</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[1][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n45_s/CIN</td>
</tr>
<tr>
<td>35.947</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[1][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n45_s/COUT</td>
</tr>
<tr>
<td>35.947</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[1][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n44_s/CIN</td>
</tr>
<tr>
<td>36.004</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[1][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n44_s/COUT</td>
</tr>
<tr>
<td>36.004</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[2][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n43_s/CIN</td>
</tr>
<tr>
<td>36.061</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[2][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n43_s/COUT</td>
</tr>
<tr>
<td>36.061</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[2][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n42_s/CIN</td>
</tr>
<tr>
<td>36.118</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[2][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n42_s/COUT</td>
</tr>
<tr>
<td>36.118</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[0][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n41_s/CIN</td>
</tr>
<tr>
<td>36.175</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[0][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n41_s/COUT</td>
</tr>
<tr>
<td>36.175</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[0][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n40_s/CIN</td>
</tr>
<tr>
<td>36.232</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[0][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n40_s/COUT</td>
</tr>
<tr>
<td>36.232</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[1][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n39_s/CIN</td>
</tr>
<tr>
<td>36.289</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[1][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n39_s/COUT</td>
</tr>
<tr>
<td>36.289</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[1][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n38_s/CIN</td>
</tr>
<tr>
<td>36.346</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[1][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n38_s/COUT</td>
</tr>
<tr>
<td>36.346</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[2][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n37_s/CIN</td>
</tr>
<tr>
<td>36.403</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[2][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n37_s/COUT</td>
</tr>
<tr>
<td>36.403</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[2][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n36_s/CIN</td>
</tr>
<tr>
<td>36.460</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[2][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n36_s/COUT</td>
</tr>
<tr>
<td>36.460</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[0][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n35_s/CIN</td>
</tr>
<tr>
<td>36.517</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[0][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n35_s/COUT</td>
</tr>
<tr>
<td>36.517</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[0][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n34_s/CIN</td>
</tr>
<tr>
<td>36.574</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[0][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n34_s/COUT</td>
</tr>
<tr>
<td>36.574</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[1][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n33_s/CIN</td>
</tr>
<tr>
<td>36.631</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[1][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n33_s/COUT</td>
</tr>
<tr>
<td>36.631</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[1][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n32_s/CIN</td>
</tr>
<tr>
<td>36.688</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[1][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n32_s/COUT</td>
</tr>
<tr>
<td>36.688</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[2][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n31_s/CIN</td>
</tr>
<tr>
<td>36.745</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[2][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n31_s/COUT</td>
</tr>
<tr>
<td>36.745</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[2][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n30_s/CIN</td>
</tr>
<tr>
<td>36.802</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[2][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n30_s/COUT</td>
</tr>
<tr>
<td>36.802</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C40[0][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n29_s/CIN</td>
</tr>
<tr>
<td>36.859</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C40[0][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n29_s/COUT</td>
</tr>
<tr>
<td>36.859</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C40[0][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n28_s/CIN</td>
</tr>
<tr>
<td>36.916</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C40[0][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n28_s/COUT</td>
</tr>
<tr>
<td>36.916</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C40[1][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n27_s/CIN</td>
</tr>
<tr>
<td>36.973</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C40[1][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n27_s/COUT</td>
</tr>
<tr>
<td>36.973</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C40[1][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n26_s/CIN</td>
</tr>
<tr>
<td>37.030</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C40[1][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n26_s/COUT</td>
</tr>
<tr>
<td>37.030</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C40[2][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n25_s/CIN</td>
</tr>
<tr>
<td>37.087</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C40[2][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n25_s/COUT</td>
</tr>
<tr>
<td>37.087</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C40[2][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n24_s/CIN</td>
</tr>
<tr>
<td>37.144</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C40[2][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n24_s/COUT</td>
</tr>
<tr>
<td>37.144</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C41[0][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n23_s/CIN</td>
</tr>
<tr>
<td>37.201</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C41[0][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n23_s/COUT</td>
</tr>
<tr>
<td>37.201</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C41[0][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n22_s/CIN</td>
</tr>
<tr>
<td>37.258</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C41[0][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n22_s/COUT</td>
</tr>
<tr>
<td>37.258</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C41[1][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n21_s/CIN</td>
</tr>
<tr>
<td>37.315</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C41[1][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n21_s/COUT</td>
</tr>
<tr>
<td>37.315</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C41[1][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n20_s/CIN</td>
</tr>
<tr>
<td>37.372</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C41[1][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n20_s/COUT</td>
</tr>
<tr>
<td>37.372</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C41[2][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n19_s/CIN</td>
</tr>
<tr>
<td>37.429</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C41[2][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n19_s/COUT</td>
</tr>
<tr>
<td>37.429</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C41[2][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n18_s/CIN</td>
</tr>
<tr>
<td>37.486</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C41[2][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n18_s/COUT</td>
</tr>
<tr>
<td>37.486</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C42[0][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n17_s/CIN</td>
</tr>
<tr>
<td>37.543</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C42[0][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n17_s/COUT</td>
</tr>
<tr>
<td>37.543</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C42[0][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n16_s/CIN</td>
</tr>
<tr>
<td>37.600</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C42[0][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n16_s/COUT</td>
</tr>
<tr>
<td>37.600</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C42[1][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n15_s/CIN</td>
</tr>
<tr>
<td>37.657</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C42[1][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n15_s/COUT</td>
</tr>
<tr>
<td>37.657</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C42[1][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n14_s/CIN</td>
</tr>
<tr>
<td>37.714</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C42[1][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n14_s/COUT</td>
</tr>
<tr>
<td>37.714</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C42[2][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n13_s/CIN</td>
</tr>
<tr>
<td>37.771</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C42[2][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n13_s/COUT</td>
</tr>
<tr>
<td>37.771</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C42[2][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n12_s/CIN</td>
</tr>
<tr>
<td>37.828</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C42[2][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n12_s/COUT</td>
</tr>
<tr>
<td>37.828</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C43[0][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n11_s/CIN</td>
</tr>
<tr>
<td>37.885</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C43[0][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n11_s/COUT</td>
</tr>
<tr>
<td>37.885</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C43[0][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n10_s/CIN</td>
</tr>
<tr>
<td>38.448</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C43[0][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n10_s/SUM</td>
</tr>
<tr>
<td>38.448</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C43[0][B]</td>
<td style=" font-weight:bold;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/add_out_66_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>62.500</td>
<td>62.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>64.588</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2438</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>64.832</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C43[0][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/add_out_66_s0/CLK</td>
</tr>
<tr>
<td>64.432</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C43[0][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/add_out_66_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>62.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.480, 40.093%; route: 21.178, 58.638%; tC2Q: 0.458, 1.269%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.041</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.391</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>64.432</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/dds_inst/DDS_LUT/dout_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/add_out_65_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2438</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C17[0][A]</td>
<td>adc/dds_inst/DDS_LUT/dout_r_5_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>62</td>
<td>R18C17[0][A]</td>
<td style=" font-weight:bold;">adc/dds_inst/DDS_LUT/dout_r_5_s0/Q</td>
</tr>
<tr>
<td>9.136</td>
<td>6.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C39[2][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s36/I2</td>
</tr>
<tr>
<td>10.235</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R4C39[2][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s36/F</td>
</tr>
<tr>
<td>12.381</td>
<td>2.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[1][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s22/I1</td>
</tr>
<tr>
<td>13.203</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R17C39[1][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s22/F</td>
</tr>
<tr>
<td>15.019</td>
<td>1.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C45[0][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_20_s13/I2</td>
</tr>
<tr>
<td>16.118</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C45[0][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_20_s13/F</td>
</tr>
<tr>
<td>17.609</td>
<td>1.491</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C45[2][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s16/I2</td>
</tr>
<tr>
<td>18.670</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R15C45[2][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s16/F</td>
</tr>
<tr>
<td>19.093</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C45[2][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s4/I0</td>
</tr>
<tr>
<td>19.915</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R15C45[2][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s4/F</td>
</tr>
<tr>
<td>21.400</td>
<td>1.485</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C43[2][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_24_s7/I3</td>
</tr>
<tr>
<td>22.432</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C43[2][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_24_s7/F</td>
</tr>
<tr>
<td>22.927</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C45[1][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_24_s4/I0</td>
</tr>
<tr>
<td>23.959</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C45[1][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_24_s4/F</td>
</tr>
<tr>
<td>25.248</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C38[2][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_25_s0/I0</td>
</tr>
<tr>
<td>26.347</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C38[2][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_25_s0/F</td>
</tr>
<tr>
<td>28.312</td>
<td>1.964</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C44[3][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[0]_25_s/I2</td>
</tr>
<tr>
<td>29.344</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C44[3][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[0]_25_s/F</td>
</tr>
<tr>
<td>31.446</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C39[2][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_26_s/I0</td>
</tr>
<tr>
<td>32.491</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C39[2][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_26_s/COUT</td>
</tr>
<tr>
<td>32.491</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C39[2][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_27_s/CIN</td>
</tr>
<tr>
<td>32.548</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C39[2][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_27_s/COUT</td>
</tr>
<tr>
<td>32.548</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C40[0][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_28_s/CIN</td>
</tr>
<tr>
<td>32.605</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C40[0][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_28_s/COUT</td>
</tr>
<tr>
<td>32.605</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C40[0][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_29_s/CIN</td>
</tr>
<tr>
<td>33.168</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C40[0][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_29_s/SUM</td>
</tr>
<tr>
<td>34.788</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[0][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n47_s/I0</td>
</tr>
<tr>
<td>35.833</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[0][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n47_s/COUT</td>
</tr>
<tr>
<td>35.833</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[0][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n46_s/CIN</td>
</tr>
<tr>
<td>35.890</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[0][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n46_s/COUT</td>
</tr>
<tr>
<td>35.890</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[1][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n45_s/CIN</td>
</tr>
<tr>
<td>35.947</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[1][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n45_s/COUT</td>
</tr>
<tr>
<td>35.947</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[1][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n44_s/CIN</td>
</tr>
<tr>
<td>36.004</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[1][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n44_s/COUT</td>
</tr>
<tr>
<td>36.004</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[2][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n43_s/CIN</td>
</tr>
<tr>
<td>36.061</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[2][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n43_s/COUT</td>
</tr>
<tr>
<td>36.061</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[2][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n42_s/CIN</td>
</tr>
<tr>
<td>36.118</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[2][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n42_s/COUT</td>
</tr>
<tr>
<td>36.118</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[0][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n41_s/CIN</td>
</tr>
<tr>
<td>36.175</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[0][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n41_s/COUT</td>
</tr>
<tr>
<td>36.175</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[0][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n40_s/CIN</td>
</tr>
<tr>
<td>36.232</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[0][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n40_s/COUT</td>
</tr>
<tr>
<td>36.232</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[1][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n39_s/CIN</td>
</tr>
<tr>
<td>36.289</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[1][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n39_s/COUT</td>
</tr>
<tr>
<td>36.289</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[1][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n38_s/CIN</td>
</tr>
<tr>
<td>36.346</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[1][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n38_s/COUT</td>
</tr>
<tr>
<td>36.346</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[2][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n37_s/CIN</td>
</tr>
<tr>
<td>36.403</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[2][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n37_s/COUT</td>
</tr>
<tr>
<td>36.403</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[2][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n36_s/CIN</td>
</tr>
<tr>
<td>36.460</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[2][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n36_s/COUT</td>
</tr>
<tr>
<td>36.460</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[0][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n35_s/CIN</td>
</tr>
<tr>
<td>36.517</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[0][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n35_s/COUT</td>
</tr>
<tr>
<td>36.517</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[0][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n34_s/CIN</td>
</tr>
<tr>
<td>36.574</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[0][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n34_s/COUT</td>
</tr>
<tr>
<td>36.574</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[1][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n33_s/CIN</td>
</tr>
<tr>
<td>36.631</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[1][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n33_s/COUT</td>
</tr>
<tr>
<td>36.631</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[1][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n32_s/CIN</td>
</tr>
<tr>
<td>36.688</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[1][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n32_s/COUT</td>
</tr>
<tr>
<td>36.688</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[2][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n31_s/CIN</td>
</tr>
<tr>
<td>36.745</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[2][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n31_s/COUT</td>
</tr>
<tr>
<td>36.745</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[2][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n30_s/CIN</td>
</tr>
<tr>
<td>36.802</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[2][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n30_s/COUT</td>
</tr>
<tr>
<td>36.802</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C40[0][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n29_s/CIN</td>
</tr>
<tr>
<td>36.859</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C40[0][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n29_s/COUT</td>
</tr>
<tr>
<td>36.859</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C40[0][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n28_s/CIN</td>
</tr>
<tr>
<td>36.916</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C40[0][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n28_s/COUT</td>
</tr>
<tr>
<td>36.916</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C40[1][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n27_s/CIN</td>
</tr>
<tr>
<td>36.973</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C40[1][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n27_s/COUT</td>
</tr>
<tr>
<td>36.973</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C40[1][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n26_s/CIN</td>
</tr>
<tr>
<td>37.030</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C40[1][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n26_s/COUT</td>
</tr>
<tr>
<td>37.030</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C40[2][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n25_s/CIN</td>
</tr>
<tr>
<td>37.087</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C40[2][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n25_s/COUT</td>
</tr>
<tr>
<td>37.087</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C40[2][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n24_s/CIN</td>
</tr>
<tr>
<td>37.144</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C40[2][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n24_s/COUT</td>
</tr>
<tr>
<td>37.144</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C41[0][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n23_s/CIN</td>
</tr>
<tr>
<td>37.201</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C41[0][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n23_s/COUT</td>
</tr>
<tr>
<td>37.201</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C41[0][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n22_s/CIN</td>
</tr>
<tr>
<td>37.258</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C41[0][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n22_s/COUT</td>
</tr>
<tr>
<td>37.258</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C41[1][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n21_s/CIN</td>
</tr>
<tr>
<td>37.315</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C41[1][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n21_s/COUT</td>
</tr>
<tr>
<td>37.315</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C41[1][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n20_s/CIN</td>
</tr>
<tr>
<td>37.372</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C41[1][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n20_s/COUT</td>
</tr>
<tr>
<td>37.372</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C41[2][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n19_s/CIN</td>
</tr>
<tr>
<td>37.429</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C41[2][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n19_s/COUT</td>
</tr>
<tr>
<td>37.429</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C41[2][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n18_s/CIN</td>
</tr>
<tr>
<td>37.486</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C41[2][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n18_s/COUT</td>
</tr>
<tr>
<td>37.486</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C42[0][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n17_s/CIN</td>
</tr>
<tr>
<td>37.543</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C42[0][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n17_s/COUT</td>
</tr>
<tr>
<td>37.543</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C42[0][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n16_s/CIN</td>
</tr>
<tr>
<td>37.600</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C42[0][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n16_s/COUT</td>
</tr>
<tr>
<td>37.600</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C42[1][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n15_s/CIN</td>
</tr>
<tr>
<td>37.657</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C42[1][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n15_s/COUT</td>
</tr>
<tr>
<td>37.657</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C42[1][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n14_s/CIN</td>
</tr>
<tr>
<td>37.714</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C42[1][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n14_s/COUT</td>
</tr>
<tr>
<td>37.714</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C42[2][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n13_s/CIN</td>
</tr>
<tr>
<td>37.771</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C42[2][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n13_s/COUT</td>
</tr>
<tr>
<td>37.771</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C42[2][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n12_s/CIN</td>
</tr>
<tr>
<td>37.828</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C42[2][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n12_s/COUT</td>
</tr>
<tr>
<td>37.828</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C43[0][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n11_s/CIN</td>
</tr>
<tr>
<td>38.391</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C43[0][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n11_s/SUM</td>
</tr>
<tr>
<td>38.391</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C43[0][A]</td>
<td style=" font-weight:bold;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/add_out_65_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>62.500</td>
<td>62.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>64.588</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2438</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>64.832</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C43[0][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/add_out_65_s0/CLK</td>
</tr>
<tr>
<td>64.432</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C43[0][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/add_out_65_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>62.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.423, 39.998%; route: 21.178, 58.731%; tC2Q: 0.458, 1.271%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.098</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.334</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>64.432</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/dds_inst/DDS_LUT/dout_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/add_out_64_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2438</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C17[0][A]</td>
<td>adc/dds_inst/DDS_LUT/dout_r_5_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>62</td>
<td>R18C17[0][A]</td>
<td style=" font-weight:bold;">adc/dds_inst/DDS_LUT/dout_r_5_s0/Q</td>
</tr>
<tr>
<td>9.136</td>
<td>6.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C39[2][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s36/I2</td>
</tr>
<tr>
<td>10.235</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R4C39[2][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s36/F</td>
</tr>
<tr>
<td>12.381</td>
<td>2.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[1][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s22/I1</td>
</tr>
<tr>
<td>13.203</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R17C39[1][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s22/F</td>
</tr>
<tr>
<td>15.019</td>
<td>1.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C45[0][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_20_s13/I2</td>
</tr>
<tr>
<td>16.118</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C45[0][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_20_s13/F</td>
</tr>
<tr>
<td>17.609</td>
<td>1.491</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C45[2][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s16/I2</td>
</tr>
<tr>
<td>18.670</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R15C45[2][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s16/F</td>
</tr>
<tr>
<td>19.093</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C45[2][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s4/I0</td>
</tr>
<tr>
<td>19.915</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R15C45[2][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s4/F</td>
</tr>
<tr>
<td>21.400</td>
<td>1.485</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C43[2][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_24_s7/I3</td>
</tr>
<tr>
<td>22.432</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C43[2][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_24_s7/F</td>
</tr>
<tr>
<td>22.927</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C45[1][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_24_s4/I0</td>
</tr>
<tr>
<td>23.959</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C45[1][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_24_s4/F</td>
</tr>
<tr>
<td>25.248</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C38[2][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_25_s0/I0</td>
</tr>
<tr>
<td>26.347</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C38[2][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_25_s0/F</td>
</tr>
<tr>
<td>28.312</td>
<td>1.964</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C44[3][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[0]_25_s/I2</td>
</tr>
<tr>
<td>29.344</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C44[3][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[0]_25_s/F</td>
</tr>
<tr>
<td>31.446</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C39[2][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_26_s/I0</td>
</tr>
<tr>
<td>32.491</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C39[2][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_26_s/COUT</td>
</tr>
<tr>
<td>32.491</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C39[2][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_27_s/CIN</td>
</tr>
<tr>
<td>32.548</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C39[2][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_27_s/COUT</td>
</tr>
<tr>
<td>32.548</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C40[0][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_28_s/CIN</td>
</tr>
<tr>
<td>32.605</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C40[0][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_28_s/COUT</td>
</tr>
<tr>
<td>32.605</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C40[0][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_29_s/CIN</td>
</tr>
<tr>
<td>33.168</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C40[0][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_29_s/SUM</td>
</tr>
<tr>
<td>34.788</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[0][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n47_s/I0</td>
</tr>
<tr>
<td>35.833</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[0][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n47_s/COUT</td>
</tr>
<tr>
<td>35.833</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[0][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n46_s/CIN</td>
</tr>
<tr>
<td>35.890</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[0][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n46_s/COUT</td>
</tr>
<tr>
<td>35.890</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[1][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n45_s/CIN</td>
</tr>
<tr>
<td>35.947</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[1][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n45_s/COUT</td>
</tr>
<tr>
<td>35.947</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[1][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n44_s/CIN</td>
</tr>
<tr>
<td>36.004</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[1][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n44_s/COUT</td>
</tr>
<tr>
<td>36.004</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[2][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n43_s/CIN</td>
</tr>
<tr>
<td>36.061</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[2][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n43_s/COUT</td>
</tr>
<tr>
<td>36.061</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[2][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n42_s/CIN</td>
</tr>
<tr>
<td>36.118</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[2][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n42_s/COUT</td>
</tr>
<tr>
<td>36.118</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[0][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n41_s/CIN</td>
</tr>
<tr>
<td>36.175</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[0][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n41_s/COUT</td>
</tr>
<tr>
<td>36.175</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[0][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n40_s/CIN</td>
</tr>
<tr>
<td>36.232</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[0][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n40_s/COUT</td>
</tr>
<tr>
<td>36.232</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[1][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n39_s/CIN</td>
</tr>
<tr>
<td>36.289</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[1][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n39_s/COUT</td>
</tr>
<tr>
<td>36.289</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[1][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n38_s/CIN</td>
</tr>
<tr>
<td>36.346</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[1][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n38_s/COUT</td>
</tr>
<tr>
<td>36.346</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[2][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n37_s/CIN</td>
</tr>
<tr>
<td>36.403</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[2][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n37_s/COUT</td>
</tr>
<tr>
<td>36.403</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[2][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n36_s/CIN</td>
</tr>
<tr>
<td>36.460</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[2][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n36_s/COUT</td>
</tr>
<tr>
<td>36.460</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[0][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n35_s/CIN</td>
</tr>
<tr>
<td>36.517</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[0][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n35_s/COUT</td>
</tr>
<tr>
<td>36.517</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[0][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n34_s/CIN</td>
</tr>
<tr>
<td>36.574</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[0][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n34_s/COUT</td>
</tr>
<tr>
<td>36.574</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[1][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n33_s/CIN</td>
</tr>
<tr>
<td>36.631</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[1][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n33_s/COUT</td>
</tr>
<tr>
<td>36.631</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[1][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n32_s/CIN</td>
</tr>
<tr>
<td>36.688</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[1][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n32_s/COUT</td>
</tr>
<tr>
<td>36.688</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[2][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n31_s/CIN</td>
</tr>
<tr>
<td>36.745</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[2][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n31_s/COUT</td>
</tr>
<tr>
<td>36.745</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[2][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n30_s/CIN</td>
</tr>
<tr>
<td>36.802</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[2][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n30_s/COUT</td>
</tr>
<tr>
<td>36.802</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C40[0][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n29_s/CIN</td>
</tr>
<tr>
<td>36.859</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C40[0][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n29_s/COUT</td>
</tr>
<tr>
<td>36.859</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C40[0][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n28_s/CIN</td>
</tr>
<tr>
<td>36.916</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C40[0][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n28_s/COUT</td>
</tr>
<tr>
<td>36.916</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C40[1][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n27_s/CIN</td>
</tr>
<tr>
<td>36.973</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C40[1][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n27_s/COUT</td>
</tr>
<tr>
<td>36.973</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C40[1][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n26_s/CIN</td>
</tr>
<tr>
<td>37.030</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C40[1][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n26_s/COUT</td>
</tr>
<tr>
<td>37.030</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C40[2][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n25_s/CIN</td>
</tr>
<tr>
<td>37.087</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C40[2][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n25_s/COUT</td>
</tr>
<tr>
<td>37.087</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C40[2][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n24_s/CIN</td>
</tr>
<tr>
<td>37.144</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C40[2][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n24_s/COUT</td>
</tr>
<tr>
<td>37.144</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C41[0][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n23_s/CIN</td>
</tr>
<tr>
<td>37.201</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C41[0][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n23_s/COUT</td>
</tr>
<tr>
<td>37.201</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C41[0][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n22_s/CIN</td>
</tr>
<tr>
<td>37.258</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C41[0][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n22_s/COUT</td>
</tr>
<tr>
<td>37.258</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C41[1][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n21_s/CIN</td>
</tr>
<tr>
<td>37.315</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C41[1][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n21_s/COUT</td>
</tr>
<tr>
<td>37.315</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C41[1][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n20_s/CIN</td>
</tr>
<tr>
<td>37.372</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C41[1][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n20_s/COUT</td>
</tr>
<tr>
<td>37.372</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C41[2][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n19_s/CIN</td>
</tr>
<tr>
<td>37.429</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C41[2][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n19_s/COUT</td>
</tr>
<tr>
<td>37.429</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C41[2][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n18_s/CIN</td>
</tr>
<tr>
<td>37.486</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C41[2][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n18_s/COUT</td>
</tr>
<tr>
<td>37.486</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C42[0][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n17_s/CIN</td>
</tr>
<tr>
<td>37.543</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C42[0][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n17_s/COUT</td>
</tr>
<tr>
<td>37.543</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C42[0][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n16_s/CIN</td>
</tr>
<tr>
<td>37.600</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C42[0][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n16_s/COUT</td>
</tr>
<tr>
<td>37.600</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C42[1][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n15_s/CIN</td>
</tr>
<tr>
<td>37.657</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C42[1][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n15_s/COUT</td>
</tr>
<tr>
<td>37.657</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C42[1][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n14_s/CIN</td>
</tr>
<tr>
<td>37.714</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C42[1][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n14_s/COUT</td>
</tr>
<tr>
<td>37.714</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C42[2][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n13_s/CIN</td>
</tr>
<tr>
<td>37.771</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C42[2][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n13_s/COUT</td>
</tr>
<tr>
<td>37.771</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C42[2][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n12_s/CIN</td>
</tr>
<tr>
<td>38.334</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C42[2][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n12_s/SUM</td>
</tr>
<tr>
<td>38.334</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C42[2][B]</td>
<td style=" font-weight:bold;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/add_out_64_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>62.500</td>
<td>62.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>64.588</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2438</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>64.832</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C42[2][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/add_out_64_s0/CLK</td>
</tr>
<tr>
<td>64.432</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C42[2][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/add_out_64_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>62.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.366, 39.903%; route: 21.178, 58.824%; tC2Q: 0.458, 1.273%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.155</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.277</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>64.432</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/dds_inst/DDS_LUT/dout_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/add_out_63_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2438</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C17[0][A]</td>
<td>adc/dds_inst/DDS_LUT/dout_r_5_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>62</td>
<td>R18C17[0][A]</td>
<td style=" font-weight:bold;">adc/dds_inst/DDS_LUT/dout_r_5_s0/Q</td>
</tr>
<tr>
<td>9.136</td>
<td>6.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C39[2][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s36/I2</td>
</tr>
<tr>
<td>10.235</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R4C39[2][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s36/F</td>
</tr>
<tr>
<td>12.381</td>
<td>2.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[1][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s22/I1</td>
</tr>
<tr>
<td>13.203</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R17C39[1][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s22/F</td>
</tr>
<tr>
<td>15.019</td>
<td>1.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C45[0][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_20_s13/I2</td>
</tr>
<tr>
<td>16.118</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C45[0][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_20_s13/F</td>
</tr>
<tr>
<td>17.609</td>
<td>1.491</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C45[2][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s16/I2</td>
</tr>
<tr>
<td>18.670</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R15C45[2][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s16/F</td>
</tr>
<tr>
<td>19.093</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C45[2][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s4/I0</td>
</tr>
<tr>
<td>19.915</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R15C45[2][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s4/F</td>
</tr>
<tr>
<td>21.400</td>
<td>1.485</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C43[2][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_24_s7/I3</td>
</tr>
<tr>
<td>22.432</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C43[2][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_24_s7/F</td>
</tr>
<tr>
<td>22.927</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C45[1][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_24_s4/I0</td>
</tr>
<tr>
<td>23.959</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C45[1][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_24_s4/F</td>
</tr>
<tr>
<td>25.248</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C38[2][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_25_s0/I0</td>
</tr>
<tr>
<td>26.347</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C38[2][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_25_s0/F</td>
</tr>
<tr>
<td>28.312</td>
<td>1.964</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C44[3][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[0]_25_s/I2</td>
</tr>
<tr>
<td>29.344</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C44[3][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[0]_25_s/F</td>
</tr>
<tr>
<td>31.446</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C39[2][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_26_s/I0</td>
</tr>
<tr>
<td>32.491</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C39[2][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_26_s/COUT</td>
</tr>
<tr>
<td>32.491</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C39[2][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_27_s/CIN</td>
</tr>
<tr>
<td>32.548</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C39[2][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_27_s/COUT</td>
</tr>
<tr>
<td>32.548</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C40[0][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_28_s/CIN</td>
</tr>
<tr>
<td>32.605</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C40[0][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_28_s/COUT</td>
</tr>
<tr>
<td>32.605</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C40[0][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_29_s/CIN</td>
</tr>
<tr>
<td>33.168</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C40[0][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_29_s/SUM</td>
</tr>
<tr>
<td>34.788</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[0][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n47_s/I0</td>
</tr>
<tr>
<td>35.833</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[0][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n47_s/COUT</td>
</tr>
<tr>
<td>35.833</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[0][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n46_s/CIN</td>
</tr>
<tr>
<td>35.890</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[0][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n46_s/COUT</td>
</tr>
<tr>
<td>35.890</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[1][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n45_s/CIN</td>
</tr>
<tr>
<td>35.947</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[1][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n45_s/COUT</td>
</tr>
<tr>
<td>35.947</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[1][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n44_s/CIN</td>
</tr>
<tr>
<td>36.004</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[1][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n44_s/COUT</td>
</tr>
<tr>
<td>36.004</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[2][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n43_s/CIN</td>
</tr>
<tr>
<td>36.061</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[2][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n43_s/COUT</td>
</tr>
<tr>
<td>36.061</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[2][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n42_s/CIN</td>
</tr>
<tr>
<td>36.118</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[2][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n42_s/COUT</td>
</tr>
<tr>
<td>36.118</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[0][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n41_s/CIN</td>
</tr>
<tr>
<td>36.175</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[0][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n41_s/COUT</td>
</tr>
<tr>
<td>36.175</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[0][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n40_s/CIN</td>
</tr>
<tr>
<td>36.232</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[0][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n40_s/COUT</td>
</tr>
<tr>
<td>36.232</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[1][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n39_s/CIN</td>
</tr>
<tr>
<td>36.289</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[1][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n39_s/COUT</td>
</tr>
<tr>
<td>36.289</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[1][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n38_s/CIN</td>
</tr>
<tr>
<td>36.346</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[1][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n38_s/COUT</td>
</tr>
<tr>
<td>36.346</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[2][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n37_s/CIN</td>
</tr>
<tr>
<td>36.403</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[2][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n37_s/COUT</td>
</tr>
<tr>
<td>36.403</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[2][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n36_s/CIN</td>
</tr>
<tr>
<td>36.460</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[2][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n36_s/COUT</td>
</tr>
<tr>
<td>36.460</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[0][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n35_s/CIN</td>
</tr>
<tr>
<td>36.517</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[0][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n35_s/COUT</td>
</tr>
<tr>
<td>36.517</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[0][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n34_s/CIN</td>
</tr>
<tr>
<td>36.574</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[0][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n34_s/COUT</td>
</tr>
<tr>
<td>36.574</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[1][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n33_s/CIN</td>
</tr>
<tr>
<td>36.631</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[1][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n33_s/COUT</td>
</tr>
<tr>
<td>36.631</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[1][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n32_s/CIN</td>
</tr>
<tr>
<td>36.688</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[1][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n32_s/COUT</td>
</tr>
<tr>
<td>36.688</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[2][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n31_s/CIN</td>
</tr>
<tr>
<td>36.745</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[2][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n31_s/COUT</td>
</tr>
<tr>
<td>36.745</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[2][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n30_s/CIN</td>
</tr>
<tr>
<td>36.802</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[2][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n30_s/COUT</td>
</tr>
<tr>
<td>36.802</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C40[0][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n29_s/CIN</td>
</tr>
<tr>
<td>36.859</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C40[0][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n29_s/COUT</td>
</tr>
<tr>
<td>36.859</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C40[0][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n28_s/CIN</td>
</tr>
<tr>
<td>36.916</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C40[0][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n28_s/COUT</td>
</tr>
<tr>
<td>36.916</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C40[1][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n27_s/CIN</td>
</tr>
<tr>
<td>36.973</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C40[1][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n27_s/COUT</td>
</tr>
<tr>
<td>36.973</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C40[1][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n26_s/CIN</td>
</tr>
<tr>
<td>37.030</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C40[1][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n26_s/COUT</td>
</tr>
<tr>
<td>37.030</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C40[2][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n25_s/CIN</td>
</tr>
<tr>
<td>37.087</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C40[2][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n25_s/COUT</td>
</tr>
<tr>
<td>37.087</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C40[2][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n24_s/CIN</td>
</tr>
<tr>
<td>37.144</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C40[2][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n24_s/COUT</td>
</tr>
<tr>
<td>37.144</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C41[0][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n23_s/CIN</td>
</tr>
<tr>
<td>37.201</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C41[0][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n23_s/COUT</td>
</tr>
<tr>
<td>37.201</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C41[0][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n22_s/CIN</td>
</tr>
<tr>
<td>37.258</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C41[0][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n22_s/COUT</td>
</tr>
<tr>
<td>37.258</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C41[1][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n21_s/CIN</td>
</tr>
<tr>
<td>37.315</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C41[1][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n21_s/COUT</td>
</tr>
<tr>
<td>37.315</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C41[1][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n20_s/CIN</td>
</tr>
<tr>
<td>37.372</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C41[1][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n20_s/COUT</td>
</tr>
<tr>
<td>37.372</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C41[2][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n19_s/CIN</td>
</tr>
<tr>
<td>37.429</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C41[2][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n19_s/COUT</td>
</tr>
<tr>
<td>37.429</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C41[2][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n18_s/CIN</td>
</tr>
<tr>
<td>37.486</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C41[2][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n18_s/COUT</td>
</tr>
<tr>
<td>37.486</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C42[0][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n17_s/CIN</td>
</tr>
<tr>
<td>37.543</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C42[0][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n17_s/COUT</td>
</tr>
<tr>
<td>37.543</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C42[0][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n16_s/CIN</td>
</tr>
<tr>
<td>37.600</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C42[0][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n16_s/COUT</td>
</tr>
<tr>
<td>37.600</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C42[1][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n15_s/CIN</td>
</tr>
<tr>
<td>37.657</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C42[1][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n15_s/COUT</td>
</tr>
<tr>
<td>37.657</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C42[1][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n14_s/CIN</td>
</tr>
<tr>
<td>37.714</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C42[1][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n14_s/COUT</td>
</tr>
<tr>
<td>37.714</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C42[2][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n13_s/CIN</td>
</tr>
<tr>
<td>38.277</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C42[2][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n13_s/SUM</td>
</tr>
<tr>
<td>38.277</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C42[2][A]</td>
<td style=" font-weight:bold;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/add_out_63_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>62.500</td>
<td>62.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>64.588</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2438</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>64.832</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C42[2][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/add_out_63_s0/CLK</td>
</tr>
<tr>
<td>64.432</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C42[2][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/add_out_63_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>62.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.309, 39.808%; route: 21.178, 58.917%; tC2Q: 0.458, 1.275%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.212</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.220</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>64.432</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/dds_inst/DDS_LUT/dout_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/add_out_62_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2438</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C17[0][A]</td>
<td>adc/dds_inst/DDS_LUT/dout_r_5_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>62</td>
<td>R18C17[0][A]</td>
<td style=" font-weight:bold;">adc/dds_inst/DDS_LUT/dout_r_5_s0/Q</td>
</tr>
<tr>
<td>9.136</td>
<td>6.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C39[2][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s36/I2</td>
</tr>
<tr>
<td>10.235</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R4C39[2][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s36/F</td>
</tr>
<tr>
<td>12.381</td>
<td>2.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[1][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s22/I1</td>
</tr>
<tr>
<td>13.203</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R17C39[1][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s22/F</td>
</tr>
<tr>
<td>15.019</td>
<td>1.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C45[0][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_20_s13/I2</td>
</tr>
<tr>
<td>16.118</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C45[0][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_20_s13/F</td>
</tr>
<tr>
<td>17.609</td>
<td>1.491</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C45[2][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s16/I2</td>
</tr>
<tr>
<td>18.670</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R15C45[2][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s16/F</td>
</tr>
<tr>
<td>19.093</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C45[2][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s4/I0</td>
</tr>
<tr>
<td>19.915</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R15C45[2][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s4/F</td>
</tr>
<tr>
<td>21.400</td>
<td>1.485</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C43[2][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_24_s7/I3</td>
</tr>
<tr>
<td>22.432</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C43[2][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_24_s7/F</td>
</tr>
<tr>
<td>22.927</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C45[1][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_24_s4/I0</td>
</tr>
<tr>
<td>23.959</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C45[1][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_24_s4/F</td>
</tr>
<tr>
<td>25.248</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C38[2][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_25_s0/I0</td>
</tr>
<tr>
<td>26.347</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C38[2][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_25_s0/F</td>
</tr>
<tr>
<td>28.312</td>
<td>1.964</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C44[3][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[0]_25_s/I2</td>
</tr>
<tr>
<td>29.344</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C44[3][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[0]_25_s/F</td>
</tr>
<tr>
<td>31.446</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C39[2][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_26_s/I0</td>
</tr>
<tr>
<td>32.491</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C39[2][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_26_s/COUT</td>
</tr>
<tr>
<td>32.491</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C39[2][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_27_s/CIN</td>
</tr>
<tr>
<td>32.548</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C39[2][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_27_s/COUT</td>
</tr>
<tr>
<td>32.548</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C40[0][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_28_s/CIN</td>
</tr>
<tr>
<td>32.605</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C40[0][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_28_s/COUT</td>
</tr>
<tr>
<td>32.605</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C40[0][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_29_s/CIN</td>
</tr>
<tr>
<td>33.168</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C40[0][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_29_s/SUM</td>
</tr>
<tr>
<td>34.788</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[0][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n47_s/I0</td>
</tr>
<tr>
<td>35.833</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[0][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n47_s/COUT</td>
</tr>
<tr>
<td>35.833</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[0][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n46_s/CIN</td>
</tr>
<tr>
<td>35.890</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[0][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n46_s/COUT</td>
</tr>
<tr>
<td>35.890</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[1][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n45_s/CIN</td>
</tr>
<tr>
<td>35.947</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[1][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n45_s/COUT</td>
</tr>
<tr>
<td>35.947</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[1][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n44_s/CIN</td>
</tr>
<tr>
<td>36.004</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[1][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n44_s/COUT</td>
</tr>
<tr>
<td>36.004</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[2][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n43_s/CIN</td>
</tr>
<tr>
<td>36.061</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[2][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n43_s/COUT</td>
</tr>
<tr>
<td>36.061</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[2][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n42_s/CIN</td>
</tr>
<tr>
<td>36.118</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[2][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n42_s/COUT</td>
</tr>
<tr>
<td>36.118</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[0][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n41_s/CIN</td>
</tr>
<tr>
<td>36.175</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[0][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n41_s/COUT</td>
</tr>
<tr>
<td>36.175</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[0][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n40_s/CIN</td>
</tr>
<tr>
<td>36.232</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[0][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n40_s/COUT</td>
</tr>
<tr>
<td>36.232</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[1][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n39_s/CIN</td>
</tr>
<tr>
<td>36.289</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[1][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n39_s/COUT</td>
</tr>
<tr>
<td>36.289</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[1][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n38_s/CIN</td>
</tr>
<tr>
<td>36.346</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[1][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n38_s/COUT</td>
</tr>
<tr>
<td>36.346</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[2][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n37_s/CIN</td>
</tr>
<tr>
<td>36.403</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[2][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n37_s/COUT</td>
</tr>
<tr>
<td>36.403</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[2][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n36_s/CIN</td>
</tr>
<tr>
<td>36.460</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[2][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n36_s/COUT</td>
</tr>
<tr>
<td>36.460</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[0][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n35_s/CIN</td>
</tr>
<tr>
<td>36.517</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[0][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n35_s/COUT</td>
</tr>
<tr>
<td>36.517</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[0][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n34_s/CIN</td>
</tr>
<tr>
<td>36.574</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[0][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n34_s/COUT</td>
</tr>
<tr>
<td>36.574</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[1][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n33_s/CIN</td>
</tr>
<tr>
<td>36.631</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[1][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n33_s/COUT</td>
</tr>
<tr>
<td>36.631</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[1][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n32_s/CIN</td>
</tr>
<tr>
<td>36.688</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[1][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n32_s/COUT</td>
</tr>
<tr>
<td>36.688</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[2][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n31_s/CIN</td>
</tr>
<tr>
<td>36.745</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[2][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n31_s/COUT</td>
</tr>
<tr>
<td>36.745</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[2][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n30_s/CIN</td>
</tr>
<tr>
<td>36.802</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[2][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n30_s/COUT</td>
</tr>
<tr>
<td>36.802</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C40[0][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n29_s/CIN</td>
</tr>
<tr>
<td>36.859</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C40[0][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n29_s/COUT</td>
</tr>
<tr>
<td>36.859</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C40[0][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n28_s/CIN</td>
</tr>
<tr>
<td>36.916</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C40[0][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n28_s/COUT</td>
</tr>
<tr>
<td>36.916</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C40[1][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n27_s/CIN</td>
</tr>
<tr>
<td>36.973</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C40[1][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n27_s/COUT</td>
</tr>
<tr>
<td>36.973</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C40[1][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n26_s/CIN</td>
</tr>
<tr>
<td>37.030</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C40[1][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n26_s/COUT</td>
</tr>
<tr>
<td>37.030</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C40[2][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n25_s/CIN</td>
</tr>
<tr>
<td>37.087</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C40[2][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n25_s/COUT</td>
</tr>
<tr>
<td>37.087</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C40[2][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n24_s/CIN</td>
</tr>
<tr>
<td>37.144</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C40[2][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n24_s/COUT</td>
</tr>
<tr>
<td>37.144</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C41[0][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n23_s/CIN</td>
</tr>
<tr>
<td>37.201</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C41[0][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n23_s/COUT</td>
</tr>
<tr>
<td>37.201</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C41[0][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n22_s/CIN</td>
</tr>
<tr>
<td>37.258</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C41[0][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n22_s/COUT</td>
</tr>
<tr>
<td>37.258</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C41[1][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n21_s/CIN</td>
</tr>
<tr>
<td>37.315</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C41[1][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n21_s/COUT</td>
</tr>
<tr>
<td>37.315</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C41[1][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n20_s/CIN</td>
</tr>
<tr>
<td>37.372</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C41[1][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n20_s/COUT</td>
</tr>
<tr>
<td>37.372</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C41[2][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n19_s/CIN</td>
</tr>
<tr>
<td>37.429</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C41[2][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n19_s/COUT</td>
</tr>
<tr>
<td>37.429</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C41[2][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n18_s/CIN</td>
</tr>
<tr>
<td>37.486</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C41[2][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n18_s/COUT</td>
</tr>
<tr>
<td>37.486</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C42[0][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n17_s/CIN</td>
</tr>
<tr>
<td>37.543</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C42[0][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n17_s/COUT</td>
</tr>
<tr>
<td>37.543</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C42[0][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n16_s/CIN</td>
</tr>
<tr>
<td>37.600</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C42[0][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n16_s/COUT</td>
</tr>
<tr>
<td>37.600</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C42[1][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n15_s/CIN</td>
</tr>
<tr>
<td>37.657</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C42[1][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n15_s/COUT</td>
</tr>
<tr>
<td>37.657</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C42[1][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n14_s/CIN</td>
</tr>
<tr>
<td>38.220</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C42[1][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n14_s/SUM</td>
</tr>
<tr>
<td>38.220</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C42[1][B]</td>
<td style=" font-weight:bold;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/add_out_62_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>62.500</td>
<td>62.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>64.588</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2438</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>64.832</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C42[1][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/add_out_62_s0/CLK</td>
</tr>
<tr>
<td>64.432</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C42[1][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/add_out_62_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>62.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.252, 39.712%; route: 21.178, 59.011%; tC2Q: 0.458, 1.277%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.269</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.163</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>64.432</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/dds_inst/DDS_LUT/dout_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/add_out_61_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2438</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C17[0][A]</td>
<td>adc/dds_inst/DDS_LUT/dout_r_5_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>62</td>
<td>R18C17[0][A]</td>
<td style=" font-weight:bold;">adc/dds_inst/DDS_LUT/dout_r_5_s0/Q</td>
</tr>
<tr>
<td>9.136</td>
<td>6.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C39[2][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s36/I2</td>
</tr>
<tr>
<td>10.235</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R4C39[2][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s36/F</td>
</tr>
<tr>
<td>12.381</td>
<td>2.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[1][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s22/I1</td>
</tr>
<tr>
<td>13.203</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R17C39[1][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s22/F</td>
</tr>
<tr>
<td>15.019</td>
<td>1.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C45[0][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_20_s13/I2</td>
</tr>
<tr>
<td>16.118</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C45[0][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_20_s13/F</td>
</tr>
<tr>
<td>17.609</td>
<td>1.491</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C45[2][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s16/I2</td>
</tr>
<tr>
<td>18.670</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R15C45[2][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s16/F</td>
</tr>
<tr>
<td>19.093</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C45[2][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s4/I0</td>
</tr>
<tr>
<td>19.915</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R15C45[2][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s4/F</td>
</tr>
<tr>
<td>21.400</td>
<td>1.485</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C43[2][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_24_s7/I3</td>
</tr>
<tr>
<td>22.432</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C43[2][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_24_s7/F</td>
</tr>
<tr>
<td>22.927</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C45[1][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_24_s4/I0</td>
</tr>
<tr>
<td>23.959</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C45[1][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_24_s4/F</td>
</tr>
<tr>
<td>25.248</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C38[2][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_25_s0/I0</td>
</tr>
<tr>
<td>26.347</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C38[2][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_25_s0/F</td>
</tr>
<tr>
<td>28.312</td>
<td>1.964</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C44[3][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[0]_25_s/I2</td>
</tr>
<tr>
<td>29.344</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C44[3][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[0]_25_s/F</td>
</tr>
<tr>
<td>31.446</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C39[2][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_26_s/I0</td>
</tr>
<tr>
<td>32.491</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C39[2][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_26_s/COUT</td>
</tr>
<tr>
<td>32.491</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C39[2][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_27_s/CIN</td>
</tr>
<tr>
<td>32.548</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C39[2][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_27_s/COUT</td>
</tr>
<tr>
<td>32.548</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C40[0][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_28_s/CIN</td>
</tr>
<tr>
<td>32.605</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C40[0][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_28_s/COUT</td>
</tr>
<tr>
<td>32.605</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C40[0][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_29_s/CIN</td>
</tr>
<tr>
<td>33.168</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C40[0][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_29_s/SUM</td>
</tr>
<tr>
<td>34.788</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[0][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n47_s/I0</td>
</tr>
<tr>
<td>35.833</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[0][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n47_s/COUT</td>
</tr>
<tr>
<td>35.833</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[0][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n46_s/CIN</td>
</tr>
<tr>
<td>35.890</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[0][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n46_s/COUT</td>
</tr>
<tr>
<td>35.890</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[1][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n45_s/CIN</td>
</tr>
<tr>
<td>35.947</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[1][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n45_s/COUT</td>
</tr>
<tr>
<td>35.947</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[1][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n44_s/CIN</td>
</tr>
<tr>
<td>36.004</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[1][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n44_s/COUT</td>
</tr>
<tr>
<td>36.004</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[2][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n43_s/CIN</td>
</tr>
<tr>
<td>36.061</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[2][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n43_s/COUT</td>
</tr>
<tr>
<td>36.061</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[2][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n42_s/CIN</td>
</tr>
<tr>
<td>36.118</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[2][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n42_s/COUT</td>
</tr>
<tr>
<td>36.118</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[0][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n41_s/CIN</td>
</tr>
<tr>
<td>36.175</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[0][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n41_s/COUT</td>
</tr>
<tr>
<td>36.175</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[0][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n40_s/CIN</td>
</tr>
<tr>
<td>36.232</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[0][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n40_s/COUT</td>
</tr>
<tr>
<td>36.232</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[1][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n39_s/CIN</td>
</tr>
<tr>
<td>36.289</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[1][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n39_s/COUT</td>
</tr>
<tr>
<td>36.289</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[1][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n38_s/CIN</td>
</tr>
<tr>
<td>36.346</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[1][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n38_s/COUT</td>
</tr>
<tr>
<td>36.346</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[2][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n37_s/CIN</td>
</tr>
<tr>
<td>36.403</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[2][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n37_s/COUT</td>
</tr>
<tr>
<td>36.403</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[2][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n36_s/CIN</td>
</tr>
<tr>
<td>36.460</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[2][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n36_s/COUT</td>
</tr>
<tr>
<td>36.460</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[0][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n35_s/CIN</td>
</tr>
<tr>
<td>36.517</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[0][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n35_s/COUT</td>
</tr>
<tr>
<td>36.517</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[0][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n34_s/CIN</td>
</tr>
<tr>
<td>36.574</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[0][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n34_s/COUT</td>
</tr>
<tr>
<td>36.574</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[1][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n33_s/CIN</td>
</tr>
<tr>
<td>36.631</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[1][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n33_s/COUT</td>
</tr>
<tr>
<td>36.631</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[1][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n32_s/CIN</td>
</tr>
<tr>
<td>36.688</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[1][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n32_s/COUT</td>
</tr>
<tr>
<td>36.688</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[2][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n31_s/CIN</td>
</tr>
<tr>
<td>36.745</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[2][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n31_s/COUT</td>
</tr>
<tr>
<td>36.745</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[2][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n30_s/CIN</td>
</tr>
<tr>
<td>36.802</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[2][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n30_s/COUT</td>
</tr>
<tr>
<td>36.802</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C40[0][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n29_s/CIN</td>
</tr>
<tr>
<td>36.859</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C40[0][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n29_s/COUT</td>
</tr>
<tr>
<td>36.859</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C40[0][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n28_s/CIN</td>
</tr>
<tr>
<td>36.916</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C40[0][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n28_s/COUT</td>
</tr>
<tr>
<td>36.916</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C40[1][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n27_s/CIN</td>
</tr>
<tr>
<td>36.973</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C40[1][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n27_s/COUT</td>
</tr>
<tr>
<td>36.973</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C40[1][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n26_s/CIN</td>
</tr>
<tr>
<td>37.030</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C40[1][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n26_s/COUT</td>
</tr>
<tr>
<td>37.030</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C40[2][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n25_s/CIN</td>
</tr>
<tr>
<td>37.087</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C40[2][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n25_s/COUT</td>
</tr>
<tr>
<td>37.087</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C40[2][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n24_s/CIN</td>
</tr>
<tr>
<td>37.144</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C40[2][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n24_s/COUT</td>
</tr>
<tr>
<td>37.144</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C41[0][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n23_s/CIN</td>
</tr>
<tr>
<td>37.201</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C41[0][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n23_s/COUT</td>
</tr>
<tr>
<td>37.201</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C41[0][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n22_s/CIN</td>
</tr>
<tr>
<td>37.258</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C41[0][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n22_s/COUT</td>
</tr>
<tr>
<td>37.258</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C41[1][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n21_s/CIN</td>
</tr>
<tr>
<td>37.315</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C41[1][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n21_s/COUT</td>
</tr>
<tr>
<td>37.315</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C41[1][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n20_s/CIN</td>
</tr>
<tr>
<td>37.372</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C41[1][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n20_s/COUT</td>
</tr>
<tr>
<td>37.372</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C41[2][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n19_s/CIN</td>
</tr>
<tr>
<td>37.429</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C41[2][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n19_s/COUT</td>
</tr>
<tr>
<td>37.429</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C41[2][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n18_s/CIN</td>
</tr>
<tr>
<td>37.486</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C41[2][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n18_s/COUT</td>
</tr>
<tr>
<td>37.486</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C42[0][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n17_s/CIN</td>
</tr>
<tr>
<td>37.543</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C42[0][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n17_s/COUT</td>
</tr>
<tr>
<td>37.543</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C42[0][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n16_s/CIN</td>
</tr>
<tr>
<td>37.600</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C42[0][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n16_s/COUT</td>
</tr>
<tr>
<td>37.600</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C42[1][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n15_s/CIN</td>
</tr>
<tr>
<td>38.163</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C42[1][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n15_s/SUM</td>
</tr>
<tr>
<td>38.163</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C42[1][A]</td>
<td style=" font-weight:bold;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/add_out_61_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>62.500</td>
<td>62.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>64.588</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2438</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>64.832</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C42[1][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/add_out_61_s0/CLK</td>
</tr>
<tr>
<td>64.432</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C42[1][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/add_out_61_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>62.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.195, 39.616%; route: 21.178, 59.104%; tC2Q: 0.458, 1.279%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.326</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.106</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>64.432</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/dds_inst/DDS_LUT/dout_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/add_out_60_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2438</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C17[0][A]</td>
<td>adc/dds_inst/DDS_LUT/dout_r_5_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>62</td>
<td>R18C17[0][A]</td>
<td style=" font-weight:bold;">adc/dds_inst/DDS_LUT/dout_r_5_s0/Q</td>
</tr>
<tr>
<td>9.136</td>
<td>6.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C39[2][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s36/I2</td>
</tr>
<tr>
<td>10.235</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R4C39[2][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s36/F</td>
</tr>
<tr>
<td>12.381</td>
<td>2.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[1][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s22/I1</td>
</tr>
<tr>
<td>13.203</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R17C39[1][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s22/F</td>
</tr>
<tr>
<td>15.019</td>
<td>1.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C45[0][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_20_s13/I2</td>
</tr>
<tr>
<td>16.118</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C45[0][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_20_s13/F</td>
</tr>
<tr>
<td>17.609</td>
<td>1.491</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C45[2][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s16/I2</td>
</tr>
<tr>
<td>18.670</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R15C45[2][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s16/F</td>
</tr>
<tr>
<td>19.093</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C45[2][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s4/I0</td>
</tr>
<tr>
<td>19.915</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R15C45[2][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s4/F</td>
</tr>
<tr>
<td>21.400</td>
<td>1.485</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C43[2][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_24_s7/I3</td>
</tr>
<tr>
<td>22.432</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C43[2][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_24_s7/F</td>
</tr>
<tr>
<td>22.927</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C45[1][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_24_s4/I0</td>
</tr>
<tr>
<td>23.959</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C45[1][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_24_s4/F</td>
</tr>
<tr>
<td>25.248</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C38[2][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_25_s0/I0</td>
</tr>
<tr>
<td>26.347</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C38[2][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_25_s0/F</td>
</tr>
<tr>
<td>28.312</td>
<td>1.964</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C44[3][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[0]_25_s/I2</td>
</tr>
<tr>
<td>29.344</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C44[3][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[0]_25_s/F</td>
</tr>
<tr>
<td>31.446</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C39[2][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_26_s/I0</td>
</tr>
<tr>
<td>32.491</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C39[2][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_26_s/COUT</td>
</tr>
<tr>
<td>32.491</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C39[2][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_27_s/CIN</td>
</tr>
<tr>
<td>32.548</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C39[2][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_27_s/COUT</td>
</tr>
<tr>
<td>32.548</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C40[0][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_28_s/CIN</td>
</tr>
<tr>
<td>32.605</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C40[0][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_28_s/COUT</td>
</tr>
<tr>
<td>32.605</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C40[0][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_29_s/CIN</td>
</tr>
<tr>
<td>33.168</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C40[0][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_29_s/SUM</td>
</tr>
<tr>
<td>34.788</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[0][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n47_s/I0</td>
</tr>
<tr>
<td>35.833</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[0][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n47_s/COUT</td>
</tr>
<tr>
<td>35.833</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[0][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n46_s/CIN</td>
</tr>
<tr>
<td>35.890</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[0][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n46_s/COUT</td>
</tr>
<tr>
<td>35.890</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[1][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n45_s/CIN</td>
</tr>
<tr>
<td>35.947</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[1][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n45_s/COUT</td>
</tr>
<tr>
<td>35.947</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[1][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n44_s/CIN</td>
</tr>
<tr>
<td>36.004</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[1][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n44_s/COUT</td>
</tr>
<tr>
<td>36.004</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[2][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n43_s/CIN</td>
</tr>
<tr>
<td>36.061</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[2][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n43_s/COUT</td>
</tr>
<tr>
<td>36.061</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[2][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n42_s/CIN</td>
</tr>
<tr>
<td>36.118</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[2][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n42_s/COUT</td>
</tr>
<tr>
<td>36.118</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[0][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n41_s/CIN</td>
</tr>
<tr>
<td>36.175</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[0][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n41_s/COUT</td>
</tr>
<tr>
<td>36.175</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[0][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n40_s/CIN</td>
</tr>
<tr>
<td>36.232</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[0][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n40_s/COUT</td>
</tr>
<tr>
<td>36.232</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[1][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n39_s/CIN</td>
</tr>
<tr>
<td>36.289</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[1][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n39_s/COUT</td>
</tr>
<tr>
<td>36.289</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[1][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n38_s/CIN</td>
</tr>
<tr>
<td>36.346</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[1][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n38_s/COUT</td>
</tr>
<tr>
<td>36.346</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[2][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n37_s/CIN</td>
</tr>
<tr>
<td>36.403</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[2][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n37_s/COUT</td>
</tr>
<tr>
<td>36.403</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[2][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n36_s/CIN</td>
</tr>
<tr>
<td>36.460</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[2][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n36_s/COUT</td>
</tr>
<tr>
<td>36.460</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[0][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n35_s/CIN</td>
</tr>
<tr>
<td>36.517</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[0][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n35_s/COUT</td>
</tr>
<tr>
<td>36.517</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[0][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n34_s/CIN</td>
</tr>
<tr>
<td>36.574</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[0][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n34_s/COUT</td>
</tr>
<tr>
<td>36.574</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[1][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n33_s/CIN</td>
</tr>
<tr>
<td>36.631</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[1][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n33_s/COUT</td>
</tr>
<tr>
<td>36.631</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[1][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n32_s/CIN</td>
</tr>
<tr>
<td>36.688</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[1][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n32_s/COUT</td>
</tr>
<tr>
<td>36.688</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[2][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n31_s/CIN</td>
</tr>
<tr>
<td>36.745</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[2][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n31_s/COUT</td>
</tr>
<tr>
<td>36.745</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[2][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n30_s/CIN</td>
</tr>
<tr>
<td>36.802</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[2][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n30_s/COUT</td>
</tr>
<tr>
<td>36.802</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C40[0][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n29_s/CIN</td>
</tr>
<tr>
<td>36.859</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C40[0][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n29_s/COUT</td>
</tr>
<tr>
<td>36.859</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C40[0][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n28_s/CIN</td>
</tr>
<tr>
<td>36.916</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C40[0][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n28_s/COUT</td>
</tr>
<tr>
<td>36.916</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C40[1][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n27_s/CIN</td>
</tr>
<tr>
<td>36.973</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C40[1][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n27_s/COUT</td>
</tr>
<tr>
<td>36.973</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C40[1][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n26_s/CIN</td>
</tr>
<tr>
<td>37.030</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C40[1][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n26_s/COUT</td>
</tr>
<tr>
<td>37.030</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C40[2][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n25_s/CIN</td>
</tr>
<tr>
<td>37.087</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C40[2][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n25_s/COUT</td>
</tr>
<tr>
<td>37.087</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C40[2][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n24_s/CIN</td>
</tr>
<tr>
<td>37.144</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C40[2][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n24_s/COUT</td>
</tr>
<tr>
<td>37.144</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C41[0][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n23_s/CIN</td>
</tr>
<tr>
<td>37.201</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C41[0][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n23_s/COUT</td>
</tr>
<tr>
<td>37.201</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C41[0][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n22_s/CIN</td>
</tr>
<tr>
<td>37.258</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C41[0][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n22_s/COUT</td>
</tr>
<tr>
<td>37.258</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C41[1][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n21_s/CIN</td>
</tr>
<tr>
<td>37.315</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C41[1][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n21_s/COUT</td>
</tr>
<tr>
<td>37.315</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C41[1][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n20_s/CIN</td>
</tr>
<tr>
<td>37.372</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C41[1][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n20_s/COUT</td>
</tr>
<tr>
<td>37.372</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C41[2][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n19_s/CIN</td>
</tr>
<tr>
<td>37.429</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C41[2][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n19_s/COUT</td>
</tr>
<tr>
<td>37.429</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C41[2][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n18_s/CIN</td>
</tr>
<tr>
<td>37.486</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C41[2][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n18_s/COUT</td>
</tr>
<tr>
<td>37.486</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C42[0][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n17_s/CIN</td>
</tr>
<tr>
<td>37.543</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C42[0][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n17_s/COUT</td>
</tr>
<tr>
<td>37.543</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C42[0][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n16_s/CIN</td>
</tr>
<tr>
<td>38.106</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C42[0][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n16_s/SUM</td>
</tr>
<tr>
<td>38.106</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C42[0][B]</td>
<td style=" font-weight:bold;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/add_out_60_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>62.500</td>
<td>62.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>64.588</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2438</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>64.832</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C42[0][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/add_out_60_s0/CLK</td>
</tr>
<tr>
<td>64.432</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C42[0][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/add_out_60_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>62.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.138, 39.520%; route: 21.178, 59.199%; tC2Q: 0.458, 1.281%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.383</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.049</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>64.432</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/dds_inst/DDS_LUT/dout_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/add_out_59_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2438</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C17[0][A]</td>
<td>adc/dds_inst/DDS_LUT/dout_r_5_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>62</td>
<td>R18C17[0][A]</td>
<td style=" font-weight:bold;">adc/dds_inst/DDS_LUT/dout_r_5_s0/Q</td>
</tr>
<tr>
<td>9.136</td>
<td>6.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C39[2][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s36/I2</td>
</tr>
<tr>
<td>10.235</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R4C39[2][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s36/F</td>
</tr>
<tr>
<td>12.381</td>
<td>2.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[1][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s22/I1</td>
</tr>
<tr>
<td>13.203</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R17C39[1][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s22/F</td>
</tr>
<tr>
<td>15.019</td>
<td>1.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C45[0][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_20_s13/I2</td>
</tr>
<tr>
<td>16.118</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C45[0][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_20_s13/F</td>
</tr>
<tr>
<td>17.609</td>
<td>1.491</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C45[2][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s16/I2</td>
</tr>
<tr>
<td>18.670</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R15C45[2][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s16/F</td>
</tr>
<tr>
<td>19.093</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C45[2][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s4/I0</td>
</tr>
<tr>
<td>19.915</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R15C45[2][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s4/F</td>
</tr>
<tr>
<td>21.400</td>
<td>1.485</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C43[2][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_24_s7/I3</td>
</tr>
<tr>
<td>22.432</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C43[2][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_24_s7/F</td>
</tr>
<tr>
<td>22.927</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C45[1][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_24_s4/I0</td>
</tr>
<tr>
<td>23.959</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C45[1][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_24_s4/F</td>
</tr>
<tr>
<td>25.248</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C38[2][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_25_s0/I0</td>
</tr>
<tr>
<td>26.347</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C38[2][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_25_s0/F</td>
</tr>
<tr>
<td>28.312</td>
<td>1.964</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C44[3][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[0]_25_s/I2</td>
</tr>
<tr>
<td>29.344</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C44[3][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[0]_25_s/F</td>
</tr>
<tr>
<td>31.446</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C39[2][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_26_s/I0</td>
</tr>
<tr>
<td>32.491</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C39[2][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_26_s/COUT</td>
</tr>
<tr>
<td>32.491</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C39[2][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_27_s/CIN</td>
</tr>
<tr>
<td>32.548</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C39[2][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_27_s/COUT</td>
</tr>
<tr>
<td>32.548</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C40[0][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_28_s/CIN</td>
</tr>
<tr>
<td>32.605</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C40[0][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_28_s/COUT</td>
</tr>
<tr>
<td>32.605</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C40[0][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_29_s/CIN</td>
</tr>
<tr>
<td>33.168</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C40[0][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_29_s/SUM</td>
</tr>
<tr>
<td>34.788</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[0][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n47_s/I0</td>
</tr>
<tr>
<td>35.833</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[0][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n47_s/COUT</td>
</tr>
<tr>
<td>35.833</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[0][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n46_s/CIN</td>
</tr>
<tr>
<td>35.890</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[0][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n46_s/COUT</td>
</tr>
<tr>
<td>35.890</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[1][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n45_s/CIN</td>
</tr>
<tr>
<td>35.947</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[1][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n45_s/COUT</td>
</tr>
<tr>
<td>35.947</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[1][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n44_s/CIN</td>
</tr>
<tr>
<td>36.004</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[1][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n44_s/COUT</td>
</tr>
<tr>
<td>36.004</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[2][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n43_s/CIN</td>
</tr>
<tr>
<td>36.061</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[2][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n43_s/COUT</td>
</tr>
<tr>
<td>36.061</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[2][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n42_s/CIN</td>
</tr>
<tr>
<td>36.118</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[2][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n42_s/COUT</td>
</tr>
<tr>
<td>36.118</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[0][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n41_s/CIN</td>
</tr>
<tr>
<td>36.175</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[0][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n41_s/COUT</td>
</tr>
<tr>
<td>36.175</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[0][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n40_s/CIN</td>
</tr>
<tr>
<td>36.232</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[0][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n40_s/COUT</td>
</tr>
<tr>
<td>36.232</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[1][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n39_s/CIN</td>
</tr>
<tr>
<td>36.289</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[1][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n39_s/COUT</td>
</tr>
<tr>
<td>36.289</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[1][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n38_s/CIN</td>
</tr>
<tr>
<td>36.346</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[1][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n38_s/COUT</td>
</tr>
<tr>
<td>36.346</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[2][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n37_s/CIN</td>
</tr>
<tr>
<td>36.403</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[2][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n37_s/COUT</td>
</tr>
<tr>
<td>36.403</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[2][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n36_s/CIN</td>
</tr>
<tr>
<td>36.460</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[2][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n36_s/COUT</td>
</tr>
<tr>
<td>36.460</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[0][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n35_s/CIN</td>
</tr>
<tr>
<td>36.517</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[0][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n35_s/COUT</td>
</tr>
<tr>
<td>36.517</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[0][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n34_s/CIN</td>
</tr>
<tr>
<td>36.574</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[0][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n34_s/COUT</td>
</tr>
<tr>
<td>36.574</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[1][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n33_s/CIN</td>
</tr>
<tr>
<td>36.631</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[1][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n33_s/COUT</td>
</tr>
<tr>
<td>36.631</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[1][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n32_s/CIN</td>
</tr>
<tr>
<td>36.688</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[1][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n32_s/COUT</td>
</tr>
<tr>
<td>36.688</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[2][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n31_s/CIN</td>
</tr>
<tr>
<td>36.745</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[2][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n31_s/COUT</td>
</tr>
<tr>
<td>36.745</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[2][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n30_s/CIN</td>
</tr>
<tr>
<td>36.802</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[2][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n30_s/COUT</td>
</tr>
<tr>
<td>36.802</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C40[0][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n29_s/CIN</td>
</tr>
<tr>
<td>36.859</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C40[0][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n29_s/COUT</td>
</tr>
<tr>
<td>36.859</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C40[0][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n28_s/CIN</td>
</tr>
<tr>
<td>36.916</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C40[0][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n28_s/COUT</td>
</tr>
<tr>
<td>36.916</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C40[1][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n27_s/CIN</td>
</tr>
<tr>
<td>36.973</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C40[1][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n27_s/COUT</td>
</tr>
<tr>
<td>36.973</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C40[1][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n26_s/CIN</td>
</tr>
<tr>
<td>37.030</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C40[1][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n26_s/COUT</td>
</tr>
<tr>
<td>37.030</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C40[2][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n25_s/CIN</td>
</tr>
<tr>
<td>37.087</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C40[2][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n25_s/COUT</td>
</tr>
<tr>
<td>37.087</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C40[2][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n24_s/CIN</td>
</tr>
<tr>
<td>37.144</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C40[2][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n24_s/COUT</td>
</tr>
<tr>
<td>37.144</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C41[0][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n23_s/CIN</td>
</tr>
<tr>
<td>37.201</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C41[0][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n23_s/COUT</td>
</tr>
<tr>
<td>37.201</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C41[0][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n22_s/CIN</td>
</tr>
<tr>
<td>37.258</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C41[0][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n22_s/COUT</td>
</tr>
<tr>
<td>37.258</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C41[1][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n21_s/CIN</td>
</tr>
<tr>
<td>37.315</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C41[1][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n21_s/COUT</td>
</tr>
<tr>
<td>37.315</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C41[1][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n20_s/CIN</td>
</tr>
<tr>
<td>37.372</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C41[1][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n20_s/COUT</td>
</tr>
<tr>
<td>37.372</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C41[2][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n19_s/CIN</td>
</tr>
<tr>
<td>37.429</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C41[2][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n19_s/COUT</td>
</tr>
<tr>
<td>37.429</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C41[2][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n18_s/CIN</td>
</tr>
<tr>
<td>37.486</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C41[2][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n18_s/COUT</td>
</tr>
<tr>
<td>37.486</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C42[0][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n17_s/CIN</td>
</tr>
<tr>
<td>38.049</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C42[0][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n17_s/SUM</td>
</tr>
<tr>
<td>38.049</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C42[0][A]</td>
<td style=" font-weight:bold;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/add_out_59_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>62.500</td>
<td>62.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>64.588</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2438</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>64.832</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C42[0][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/add_out_59_s0/CLK</td>
</tr>
<tr>
<td>64.432</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C42[0][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/add_out_59_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>62.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.081, 39.424%; route: 21.178, 59.293%; tC2Q: 0.458, 1.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.440</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.992</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>64.432</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/dds_inst/DDS_LUT/dout_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/add_out_58_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2438</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C17[0][A]</td>
<td>adc/dds_inst/DDS_LUT/dout_r_5_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>62</td>
<td>R18C17[0][A]</td>
<td style=" font-weight:bold;">adc/dds_inst/DDS_LUT/dout_r_5_s0/Q</td>
</tr>
<tr>
<td>9.136</td>
<td>6.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C39[2][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s36/I2</td>
</tr>
<tr>
<td>10.235</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R4C39[2][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s36/F</td>
</tr>
<tr>
<td>12.381</td>
<td>2.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[1][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s22/I1</td>
</tr>
<tr>
<td>13.203</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R17C39[1][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s22/F</td>
</tr>
<tr>
<td>15.019</td>
<td>1.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C45[0][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_20_s13/I2</td>
</tr>
<tr>
<td>16.118</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C45[0][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_20_s13/F</td>
</tr>
<tr>
<td>17.609</td>
<td>1.491</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C45[2][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s16/I2</td>
</tr>
<tr>
<td>18.670</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R15C45[2][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s16/F</td>
</tr>
<tr>
<td>19.093</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C45[2][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s4/I0</td>
</tr>
<tr>
<td>19.915</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R15C45[2][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s4/F</td>
</tr>
<tr>
<td>21.400</td>
<td>1.485</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C43[2][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_24_s7/I3</td>
</tr>
<tr>
<td>22.432</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C43[2][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_24_s7/F</td>
</tr>
<tr>
<td>22.927</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C45[1][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_24_s4/I0</td>
</tr>
<tr>
<td>23.959</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C45[1][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_24_s4/F</td>
</tr>
<tr>
<td>25.248</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C38[2][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_25_s0/I0</td>
</tr>
<tr>
<td>26.347</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C38[2][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_25_s0/F</td>
</tr>
<tr>
<td>28.312</td>
<td>1.964</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C44[3][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[0]_25_s/I2</td>
</tr>
<tr>
<td>29.344</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C44[3][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[0]_25_s/F</td>
</tr>
<tr>
<td>31.446</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C39[2][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_26_s/I0</td>
</tr>
<tr>
<td>32.491</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C39[2][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_26_s/COUT</td>
</tr>
<tr>
<td>32.491</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C39[2][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_27_s/CIN</td>
</tr>
<tr>
<td>32.548</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C39[2][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_27_s/COUT</td>
</tr>
<tr>
<td>32.548</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C40[0][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_28_s/CIN</td>
</tr>
<tr>
<td>32.605</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C40[0][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_28_s/COUT</td>
</tr>
<tr>
<td>32.605</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C40[0][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_29_s/CIN</td>
</tr>
<tr>
<td>33.168</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C40[0][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_29_s/SUM</td>
</tr>
<tr>
<td>34.788</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[0][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n47_s/I0</td>
</tr>
<tr>
<td>35.833</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[0][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n47_s/COUT</td>
</tr>
<tr>
<td>35.833</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[0][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n46_s/CIN</td>
</tr>
<tr>
<td>35.890</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[0][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n46_s/COUT</td>
</tr>
<tr>
<td>35.890</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[1][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n45_s/CIN</td>
</tr>
<tr>
<td>35.947</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[1][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n45_s/COUT</td>
</tr>
<tr>
<td>35.947</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[1][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n44_s/CIN</td>
</tr>
<tr>
<td>36.004</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[1][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n44_s/COUT</td>
</tr>
<tr>
<td>36.004</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[2][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n43_s/CIN</td>
</tr>
<tr>
<td>36.061</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[2][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n43_s/COUT</td>
</tr>
<tr>
<td>36.061</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[2][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n42_s/CIN</td>
</tr>
<tr>
<td>36.118</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[2][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n42_s/COUT</td>
</tr>
<tr>
<td>36.118</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[0][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n41_s/CIN</td>
</tr>
<tr>
<td>36.175</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[0][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n41_s/COUT</td>
</tr>
<tr>
<td>36.175</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[0][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n40_s/CIN</td>
</tr>
<tr>
<td>36.232</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[0][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n40_s/COUT</td>
</tr>
<tr>
<td>36.232</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[1][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n39_s/CIN</td>
</tr>
<tr>
<td>36.289</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[1][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n39_s/COUT</td>
</tr>
<tr>
<td>36.289</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[1][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n38_s/CIN</td>
</tr>
<tr>
<td>36.346</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[1][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n38_s/COUT</td>
</tr>
<tr>
<td>36.346</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[2][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n37_s/CIN</td>
</tr>
<tr>
<td>36.403</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[2][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n37_s/COUT</td>
</tr>
<tr>
<td>36.403</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[2][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n36_s/CIN</td>
</tr>
<tr>
<td>36.460</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[2][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n36_s/COUT</td>
</tr>
<tr>
<td>36.460</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[0][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n35_s/CIN</td>
</tr>
<tr>
<td>36.517</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[0][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n35_s/COUT</td>
</tr>
<tr>
<td>36.517</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[0][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n34_s/CIN</td>
</tr>
<tr>
<td>36.574</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[0][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n34_s/COUT</td>
</tr>
<tr>
<td>36.574</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[1][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n33_s/CIN</td>
</tr>
<tr>
<td>36.631</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[1][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n33_s/COUT</td>
</tr>
<tr>
<td>36.631</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[1][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n32_s/CIN</td>
</tr>
<tr>
<td>36.688</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[1][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n32_s/COUT</td>
</tr>
<tr>
<td>36.688</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[2][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n31_s/CIN</td>
</tr>
<tr>
<td>36.745</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[2][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n31_s/COUT</td>
</tr>
<tr>
<td>36.745</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[2][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n30_s/CIN</td>
</tr>
<tr>
<td>36.802</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[2][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n30_s/COUT</td>
</tr>
<tr>
<td>36.802</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C40[0][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n29_s/CIN</td>
</tr>
<tr>
<td>36.859</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C40[0][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n29_s/COUT</td>
</tr>
<tr>
<td>36.859</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C40[0][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n28_s/CIN</td>
</tr>
<tr>
<td>36.916</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C40[0][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n28_s/COUT</td>
</tr>
<tr>
<td>36.916</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C40[1][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n27_s/CIN</td>
</tr>
<tr>
<td>36.973</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C40[1][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n27_s/COUT</td>
</tr>
<tr>
<td>36.973</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C40[1][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n26_s/CIN</td>
</tr>
<tr>
<td>37.030</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C40[1][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n26_s/COUT</td>
</tr>
<tr>
<td>37.030</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C40[2][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n25_s/CIN</td>
</tr>
<tr>
<td>37.087</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C40[2][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n25_s/COUT</td>
</tr>
<tr>
<td>37.087</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C40[2][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n24_s/CIN</td>
</tr>
<tr>
<td>37.144</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C40[2][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n24_s/COUT</td>
</tr>
<tr>
<td>37.144</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C41[0][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n23_s/CIN</td>
</tr>
<tr>
<td>37.201</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C41[0][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n23_s/COUT</td>
</tr>
<tr>
<td>37.201</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C41[0][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n22_s/CIN</td>
</tr>
<tr>
<td>37.258</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C41[0][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n22_s/COUT</td>
</tr>
<tr>
<td>37.258</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C41[1][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n21_s/CIN</td>
</tr>
<tr>
<td>37.315</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C41[1][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n21_s/COUT</td>
</tr>
<tr>
<td>37.315</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C41[1][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n20_s/CIN</td>
</tr>
<tr>
<td>37.372</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C41[1][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n20_s/COUT</td>
</tr>
<tr>
<td>37.372</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C41[2][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n19_s/CIN</td>
</tr>
<tr>
<td>37.429</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C41[2][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n19_s/COUT</td>
</tr>
<tr>
<td>37.429</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C41[2][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n18_s/CIN</td>
</tr>
<tr>
<td>37.992</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C41[2][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n18_s/SUM</td>
</tr>
<tr>
<td>37.992</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C41[2][B]</td>
<td style=" font-weight:bold;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/add_out_58_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>62.500</td>
<td>62.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>64.588</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2438</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>64.832</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C41[2][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/add_out_58_s0/CLK</td>
</tr>
<tr>
<td>64.432</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C41[2][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/add_out_58_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>62.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.024, 39.327%; route: 21.178, 59.388%; tC2Q: 0.458, 1.285%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.497</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.935</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>64.432</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/dds_inst/DDS_LUT/dout_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/add_out_57_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2438</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C17[0][A]</td>
<td>adc/dds_inst/DDS_LUT/dout_r_5_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>62</td>
<td>R18C17[0][A]</td>
<td style=" font-weight:bold;">adc/dds_inst/DDS_LUT/dout_r_5_s0/Q</td>
</tr>
<tr>
<td>9.136</td>
<td>6.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C39[2][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s36/I2</td>
</tr>
<tr>
<td>10.235</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R4C39[2][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s36/F</td>
</tr>
<tr>
<td>12.381</td>
<td>2.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[1][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s22/I1</td>
</tr>
<tr>
<td>13.203</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R17C39[1][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s22/F</td>
</tr>
<tr>
<td>15.019</td>
<td>1.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C45[0][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_20_s13/I2</td>
</tr>
<tr>
<td>16.118</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C45[0][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_20_s13/F</td>
</tr>
<tr>
<td>17.609</td>
<td>1.491</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C45[2][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s16/I2</td>
</tr>
<tr>
<td>18.670</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R15C45[2][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s16/F</td>
</tr>
<tr>
<td>19.093</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C45[2][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s4/I0</td>
</tr>
<tr>
<td>19.915</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R15C45[2][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s4/F</td>
</tr>
<tr>
<td>21.400</td>
<td>1.485</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C43[2][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_24_s7/I3</td>
</tr>
<tr>
<td>22.432</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C43[2][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_24_s7/F</td>
</tr>
<tr>
<td>22.927</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C45[1][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_24_s4/I0</td>
</tr>
<tr>
<td>23.959</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C45[1][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_24_s4/F</td>
</tr>
<tr>
<td>25.248</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C38[2][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_25_s0/I0</td>
</tr>
<tr>
<td>26.347</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C38[2][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_25_s0/F</td>
</tr>
<tr>
<td>28.312</td>
<td>1.964</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C44[3][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[0]_25_s/I2</td>
</tr>
<tr>
<td>29.344</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C44[3][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[0]_25_s/F</td>
</tr>
<tr>
<td>31.446</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C39[2][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_26_s/I0</td>
</tr>
<tr>
<td>32.491</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C39[2][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_26_s/COUT</td>
</tr>
<tr>
<td>32.491</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C39[2][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_27_s/CIN</td>
</tr>
<tr>
<td>32.548</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C39[2][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_27_s/COUT</td>
</tr>
<tr>
<td>32.548</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C40[0][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_28_s/CIN</td>
</tr>
<tr>
<td>32.605</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C40[0][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_28_s/COUT</td>
</tr>
<tr>
<td>32.605</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C40[0][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_29_s/CIN</td>
</tr>
<tr>
<td>33.168</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C40[0][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_29_s/SUM</td>
</tr>
<tr>
<td>34.788</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[0][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n47_s/I0</td>
</tr>
<tr>
<td>35.833</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[0][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n47_s/COUT</td>
</tr>
<tr>
<td>35.833</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[0][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n46_s/CIN</td>
</tr>
<tr>
<td>35.890</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[0][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n46_s/COUT</td>
</tr>
<tr>
<td>35.890</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[1][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n45_s/CIN</td>
</tr>
<tr>
<td>35.947</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[1][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n45_s/COUT</td>
</tr>
<tr>
<td>35.947</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[1][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n44_s/CIN</td>
</tr>
<tr>
<td>36.004</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[1][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n44_s/COUT</td>
</tr>
<tr>
<td>36.004</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[2][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n43_s/CIN</td>
</tr>
<tr>
<td>36.061</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[2][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n43_s/COUT</td>
</tr>
<tr>
<td>36.061</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[2][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n42_s/CIN</td>
</tr>
<tr>
<td>36.118</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[2][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n42_s/COUT</td>
</tr>
<tr>
<td>36.118</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[0][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n41_s/CIN</td>
</tr>
<tr>
<td>36.175</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[0][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n41_s/COUT</td>
</tr>
<tr>
<td>36.175</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[0][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n40_s/CIN</td>
</tr>
<tr>
<td>36.232</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[0][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n40_s/COUT</td>
</tr>
<tr>
<td>36.232</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[1][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n39_s/CIN</td>
</tr>
<tr>
<td>36.289</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[1][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n39_s/COUT</td>
</tr>
<tr>
<td>36.289</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[1][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n38_s/CIN</td>
</tr>
<tr>
<td>36.346</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[1][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n38_s/COUT</td>
</tr>
<tr>
<td>36.346</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[2][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n37_s/CIN</td>
</tr>
<tr>
<td>36.403</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[2][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n37_s/COUT</td>
</tr>
<tr>
<td>36.403</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[2][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n36_s/CIN</td>
</tr>
<tr>
<td>36.460</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[2][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n36_s/COUT</td>
</tr>
<tr>
<td>36.460</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[0][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n35_s/CIN</td>
</tr>
<tr>
<td>36.517</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[0][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n35_s/COUT</td>
</tr>
<tr>
<td>36.517</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[0][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n34_s/CIN</td>
</tr>
<tr>
<td>36.574</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[0][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n34_s/COUT</td>
</tr>
<tr>
<td>36.574</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[1][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n33_s/CIN</td>
</tr>
<tr>
<td>36.631</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[1][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n33_s/COUT</td>
</tr>
<tr>
<td>36.631</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[1][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n32_s/CIN</td>
</tr>
<tr>
<td>36.688</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[1][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n32_s/COUT</td>
</tr>
<tr>
<td>36.688</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[2][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n31_s/CIN</td>
</tr>
<tr>
<td>36.745</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[2][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n31_s/COUT</td>
</tr>
<tr>
<td>36.745</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[2][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n30_s/CIN</td>
</tr>
<tr>
<td>36.802</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[2][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n30_s/COUT</td>
</tr>
<tr>
<td>36.802</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C40[0][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n29_s/CIN</td>
</tr>
<tr>
<td>36.859</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C40[0][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n29_s/COUT</td>
</tr>
<tr>
<td>36.859</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C40[0][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n28_s/CIN</td>
</tr>
<tr>
<td>36.916</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C40[0][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n28_s/COUT</td>
</tr>
<tr>
<td>36.916</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C40[1][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n27_s/CIN</td>
</tr>
<tr>
<td>36.973</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C40[1][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n27_s/COUT</td>
</tr>
<tr>
<td>36.973</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C40[1][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n26_s/CIN</td>
</tr>
<tr>
<td>37.030</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C40[1][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n26_s/COUT</td>
</tr>
<tr>
<td>37.030</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C40[2][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n25_s/CIN</td>
</tr>
<tr>
<td>37.087</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C40[2][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n25_s/COUT</td>
</tr>
<tr>
<td>37.087</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C40[2][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n24_s/CIN</td>
</tr>
<tr>
<td>37.144</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C40[2][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n24_s/COUT</td>
</tr>
<tr>
<td>37.144</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C41[0][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n23_s/CIN</td>
</tr>
<tr>
<td>37.201</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C41[0][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n23_s/COUT</td>
</tr>
<tr>
<td>37.201</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C41[0][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n22_s/CIN</td>
</tr>
<tr>
<td>37.258</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C41[0][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n22_s/COUT</td>
</tr>
<tr>
<td>37.258</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C41[1][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n21_s/CIN</td>
</tr>
<tr>
<td>37.315</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C41[1][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n21_s/COUT</td>
</tr>
<tr>
<td>37.315</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C41[1][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n20_s/CIN</td>
</tr>
<tr>
<td>37.372</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C41[1][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n20_s/COUT</td>
</tr>
<tr>
<td>37.372</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C41[2][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n19_s/CIN</td>
</tr>
<tr>
<td>37.935</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C41[2][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n19_s/SUM</td>
</tr>
<tr>
<td>37.935</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C41[2][A]</td>
<td style=" font-weight:bold;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/add_out_57_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>62.500</td>
<td>62.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>64.588</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2438</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>64.832</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C41[2][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/add_out_57_s0/CLK</td>
</tr>
<tr>
<td>64.432</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C41[2][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/add_out_57_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>62.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.967, 39.230%; route: 21.178, 59.483%; tC2Q: 0.458, 1.287%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.554</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.878</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>64.432</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/dds_inst/DDS_LUT/dout_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/add_out_56_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2438</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C17[0][A]</td>
<td>adc/dds_inst/DDS_LUT/dout_r_5_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>62</td>
<td>R18C17[0][A]</td>
<td style=" font-weight:bold;">adc/dds_inst/DDS_LUT/dout_r_5_s0/Q</td>
</tr>
<tr>
<td>9.136</td>
<td>6.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C39[2][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s36/I2</td>
</tr>
<tr>
<td>10.235</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R4C39[2][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s36/F</td>
</tr>
<tr>
<td>12.381</td>
<td>2.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[1][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s22/I1</td>
</tr>
<tr>
<td>13.203</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R17C39[1][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s22/F</td>
</tr>
<tr>
<td>15.019</td>
<td>1.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C45[0][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_20_s13/I2</td>
</tr>
<tr>
<td>16.118</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C45[0][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_20_s13/F</td>
</tr>
<tr>
<td>17.609</td>
<td>1.491</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C45[2][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s16/I2</td>
</tr>
<tr>
<td>18.670</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R15C45[2][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s16/F</td>
</tr>
<tr>
<td>19.093</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C45[2][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s4/I0</td>
</tr>
<tr>
<td>19.915</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R15C45[2][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s4/F</td>
</tr>
<tr>
<td>21.400</td>
<td>1.485</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C43[2][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_24_s7/I3</td>
</tr>
<tr>
<td>22.432</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C43[2][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_24_s7/F</td>
</tr>
<tr>
<td>22.927</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C45[1][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_24_s4/I0</td>
</tr>
<tr>
<td>23.959</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C45[1][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_24_s4/F</td>
</tr>
<tr>
<td>25.248</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C38[2][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_25_s0/I0</td>
</tr>
<tr>
<td>26.347</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C38[2][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_25_s0/F</td>
</tr>
<tr>
<td>28.312</td>
<td>1.964</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C44[3][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[0]_25_s/I2</td>
</tr>
<tr>
<td>29.344</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C44[3][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[0]_25_s/F</td>
</tr>
<tr>
<td>31.446</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C39[2][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_26_s/I0</td>
</tr>
<tr>
<td>32.491</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C39[2][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_26_s/COUT</td>
</tr>
<tr>
<td>32.491</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C39[2][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_27_s/CIN</td>
</tr>
<tr>
<td>32.548</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C39[2][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_27_s/COUT</td>
</tr>
<tr>
<td>32.548</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C40[0][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_28_s/CIN</td>
</tr>
<tr>
<td>32.605</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C40[0][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_28_s/COUT</td>
</tr>
<tr>
<td>32.605</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C40[0][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_29_s/CIN</td>
</tr>
<tr>
<td>33.168</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C40[0][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_29_s/SUM</td>
</tr>
<tr>
<td>34.788</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[0][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n47_s/I0</td>
</tr>
<tr>
<td>35.833</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[0][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n47_s/COUT</td>
</tr>
<tr>
<td>35.833</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[0][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n46_s/CIN</td>
</tr>
<tr>
<td>35.890</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[0][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n46_s/COUT</td>
</tr>
<tr>
<td>35.890</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[1][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n45_s/CIN</td>
</tr>
<tr>
<td>35.947</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[1][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n45_s/COUT</td>
</tr>
<tr>
<td>35.947</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[1][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n44_s/CIN</td>
</tr>
<tr>
<td>36.004</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[1][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n44_s/COUT</td>
</tr>
<tr>
<td>36.004</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[2][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n43_s/CIN</td>
</tr>
<tr>
<td>36.061</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[2][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n43_s/COUT</td>
</tr>
<tr>
<td>36.061</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[2][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n42_s/CIN</td>
</tr>
<tr>
<td>36.118</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[2][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n42_s/COUT</td>
</tr>
<tr>
<td>36.118</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[0][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n41_s/CIN</td>
</tr>
<tr>
<td>36.175</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[0][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n41_s/COUT</td>
</tr>
<tr>
<td>36.175</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[0][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n40_s/CIN</td>
</tr>
<tr>
<td>36.232</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[0][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n40_s/COUT</td>
</tr>
<tr>
<td>36.232</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[1][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n39_s/CIN</td>
</tr>
<tr>
<td>36.289</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[1][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n39_s/COUT</td>
</tr>
<tr>
<td>36.289</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[1][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n38_s/CIN</td>
</tr>
<tr>
<td>36.346</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[1][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n38_s/COUT</td>
</tr>
<tr>
<td>36.346</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[2][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n37_s/CIN</td>
</tr>
<tr>
<td>36.403</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[2][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n37_s/COUT</td>
</tr>
<tr>
<td>36.403</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[2][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n36_s/CIN</td>
</tr>
<tr>
<td>36.460</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[2][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n36_s/COUT</td>
</tr>
<tr>
<td>36.460</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[0][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n35_s/CIN</td>
</tr>
<tr>
<td>36.517</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[0][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n35_s/COUT</td>
</tr>
<tr>
<td>36.517</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[0][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n34_s/CIN</td>
</tr>
<tr>
<td>36.574</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[0][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n34_s/COUT</td>
</tr>
<tr>
<td>36.574</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[1][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n33_s/CIN</td>
</tr>
<tr>
<td>36.631</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[1][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n33_s/COUT</td>
</tr>
<tr>
<td>36.631</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[1][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n32_s/CIN</td>
</tr>
<tr>
<td>36.688</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[1][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n32_s/COUT</td>
</tr>
<tr>
<td>36.688</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[2][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n31_s/CIN</td>
</tr>
<tr>
<td>36.745</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[2][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n31_s/COUT</td>
</tr>
<tr>
<td>36.745</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[2][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n30_s/CIN</td>
</tr>
<tr>
<td>36.802</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[2][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n30_s/COUT</td>
</tr>
<tr>
<td>36.802</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C40[0][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n29_s/CIN</td>
</tr>
<tr>
<td>36.859</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C40[0][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n29_s/COUT</td>
</tr>
<tr>
<td>36.859</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C40[0][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n28_s/CIN</td>
</tr>
<tr>
<td>36.916</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C40[0][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n28_s/COUT</td>
</tr>
<tr>
<td>36.916</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C40[1][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n27_s/CIN</td>
</tr>
<tr>
<td>36.973</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C40[1][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n27_s/COUT</td>
</tr>
<tr>
<td>36.973</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C40[1][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n26_s/CIN</td>
</tr>
<tr>
<td>37.030</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C40[1][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n26_s/COUT</td>
</tr>
<tr>
<td>37.030</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C40[2][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n25_s/CIN</td>
</tr>
<tr>
<td>37.087</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C40[2][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n25_s/COUT</td>
</tr>
<tr>
<td>37.087</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C40[2][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n24_s/CIN</td>
</tr>
<tr>
<td>37.144</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C40[2][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n24_s/COUT</td>
</tr>
<tr>
<td>37.144</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C41[0][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n23_s/CIN</td>
</tr>
<tr>
<td>37.201</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C41[0][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n23_s/COUT</td>
</tr>
<tr>
<td>37.201</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C41[0][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n22_s/CIN</td>
</tr>
<tr>
<td>37.258</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C41[0][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n22_s/COUT</td>
</tr>
<tr>
<td>37.258</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C41[1][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n21_s/CIN</td>
</tr>
<tr>
<td>37.315</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C41[1][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n21_s/COUT</td>
</tr>
<tr>
<td>37.315</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C41[1][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n20_s/CIN</td>
</tr>
<tr>
<td>37.878</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C41[1][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n20_s/SUM</td>
</tr>
<tr>
<td>37.878</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C41[1][B]</td>
<td style=" font-weight:bold;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/add_out_56_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>62.500</td>
<td>62.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>64.588</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2438</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>64.832</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C41[1][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/add_out_56_s0/CLK</td>
</tr>
<tr>
<td>64.432</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C41[1][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/add_out_56_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>62.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.910, 39.132%; route: 21.178, 59.578%; tC2Q: 0.458, 1.289%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.611</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.821</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>64.432</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/dds_inst/DDS_LUT/dout_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/add_out_55_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2438</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C17[0][A]</td>
<td>adc/dds_inst/DDS_LUT/dout_r_5_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>62</td>
<td>R18C17[0][A]</td>
<td style=" font-weight:bold;">adc/dds_inst/DDS_LUT/dout_r_5_s0/Q</td>
</tr>
<tr>
<td>9.136</td>
<td>6.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C39[2][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s36/I2</td>
</tr>
<tr>
<td>10.235</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R4C39[2][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s36/F</td>
</tr>
<tr>
<td>12.381</td>
<td>2.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[1][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s22/I1</td>
</tr>
<tr>
<td>13.203</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R17C39[1][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s22/F</td>
</tr>
<tr>
<td>15.019</td>
<td>1.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C45[0][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_20_s13/I2</td>
</tr>
<tr>
<td>16.118</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C45[0][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_20_s13/F</td>
</tr>
<tr>
<td>17.609</td>
<td>1.491</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C45[2][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s16/I2</td>
</tr>
<tr>
<td>18.670</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R15C45[2][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s16/F</td>
</tr>
<tr>
<td>19.093</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C45[2][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s4/I0</td>
</tr>
<tr>
<td>19.915</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R15C45[2][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s4/F</td>
</tr>
<tr>
<td>21.400</td>
<td>1.485</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C43[2][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_24_s7/I3</td>
</tr>
<tr>
<td>22.432</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C43[2][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_24_s7/F</td>
</tr>
<tr>
<td>22.927</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C45[1][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_24_s4/I0</td>
</tr>
<tr>
<td>23.959</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C45[1][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_24_s4/F</td>
</tr>
<tr>
<td>25.248</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C38[2][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_25_s0/I0</td>
</tr>
<tr>
<td>26.347</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C38[2][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_25_s0/F</td>
</tr>
<tr>
<td>28.312</td>
<td>1.964</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C44[3][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[0]_25_s/I2</td>
</tr>
<tr>
<td>29.344</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C44[3][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[0]_25_s/F</td>
</tr>
<tr>
<td>31.446</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C39[2][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_26_s/I0</td>
</tr>
<tr>
<td>32.491</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C39[2][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_26_s/COUT</td>
</tr>
<tr>
<td>32.491</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C39[2][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_27_s/CIN</td>
</tr>
<tr>
<td>32.548</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C39[2][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_27_s/COUT</td>
</tr>
<tr>
<td>32.548</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C40[0][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_28_s/CIN</td>
</tr>
<tr>
<td>32.605</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C40[0][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_28_s/COUT</td>
</tr>
<tr>
<td>32.605</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C40[0][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_29_s/CIN</td>
</tr>
<tr>
<td>33.168</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C40[0][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_29_s/SUM</td>
</tr>
<tr>
<td>34.788</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[0][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n47_s/I0</td>
</tr>
<tr>
<td>35.833</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[0][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n47_s/COUT</td>
</tr>
<tr>
<td>35.833</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[0][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n46_s/CIN</td>
</tr>
<tr>
<td>35.890</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[0][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n46_s/COUT</td>
</tr>
<tr>
<td>35.890</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[1][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n45_s/CIN</td>
</tr>
<tr>
<td>35.947</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[1][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n45_s/COUT</td>
</tr>
<tr>
<td>35.947</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[1][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n44_s/CIN</td>
</tr>
<tr>
<td>36.004</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[1][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n44_s/COUT</td>
</tr>
<tr>
<td>36.004</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[2][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n43_s/CIN</td>
</tr>
<tr>
<td>36.061</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[2][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n43_s/COUT</td>
</tr>
<tr>
<td>36.061</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[2][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n42_s/CIN</td>
</tr>
<tr>
<td>36.118</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[2][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n42_s/COUT</td>
</tr>
<tr>
<td>36.118</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[0][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n41_s/CIN</td>
</tr>
<tr>
<td>36.175</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[0][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n41_s/COUT</td>
</tr>
<tr>
<td>36.175</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[0][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n40_s/CIN</td>
</tr>
<tr>
<td>36.232</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[0][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n40_s/COUT</td>
</tr>
<tr>
<td>36.232</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[1][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n39_s/CIN</td>
</tr>
<tr>
<td>36.289</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[1][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n39_s/COUT</td>
</tr>
<tr>
<td>36.289</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[1][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n38_s/CIN</td>
</tr>
<tr>
<td>36.346</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[1][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n38_s/COUT</td>
</tr>
<tr>
<td>36.346</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[2][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n37_s/CIN</td>
</tr>
<tr>
<td>36.403</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[2][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n37_s/COUT</td>
</tr>
<tr>
<td>36.403</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[2][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n36_s/CIN</td>
</tr>
<tr>
<td>36.460</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[2][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n36_s/COUT</td>
</tr>
<tr>
<td>36.460</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[0][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n35_s/CIN</td>
</tr>
<tr>
<td>36.517</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[0][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n35_s/COUT</td>
</tr>
<tr>
<td>36.517</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[0][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n34_s/CIN</td>
</tr>
<tr>
<td>36.574</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[0][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n34_s/COUT</td>
</tr>
<tr>
<td>36.574</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[1][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n33_s/CIN</td>
</tr>
<tr>
<td>36.631</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[1][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n33_s/COUT</td>
</tr>
<tr>
<td>36.631</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[1][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n32_s/CIN</td>
</tr>
<tr>
<td>36.688</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[1][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n32_s/COUT</td>
</tr>
<tr>
<td>36.688</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[2][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n31_s/CIN</td>
</tr>
<tr>
<td>36.745</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[2][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n31_s/COUT</td>
</tr>
<tr>
<td>36.745</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[2][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n30_s/CIN</td>
</tr>
<tr>
<td>36.802</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[2][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n30_s/COUT</td>
</tr>
<tr>
<td>36.802</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C40[0][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n29_s/CIN</td>
</tr>
<tr>
<td>36.859</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C40[0][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n29_s/COUT</td>
</tr>
<tr>
<td>36.859</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C40[0][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n28_s/CIN</td>
</tr>
<tr>
<td>36.916</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C40[0][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n28_s/COUT</td>
</tr>
<tr>
<td>36.916</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C40[1][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n27_s/CIN</td>
</tr>
<tr>
<td>36.973</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C40[1][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n27_s/COUT</td>
</tr>
<tr>
<td>36.973</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C40[1][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n26_s/CIN</td>
</tr>
<tr>
<td>37.030</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C40[1][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n26_s/COUT</td>
</tr>
<tr>
<td>37.030</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C40[2][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n25_s/CIN</td>
</tr>
<tr>
<td>37.087</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C40[2][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n25_s/COUT</td>
</tr>
<tr>
<td>37.087</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C40[2][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n24_s/CIN</td>
</tr>
<tr>
<td>37.144</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C40[2][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n24_s/COUT</td>
</tr>
<tr>
<td>37.144</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C41[0][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n23_s/CIN</td>
</tr>
<tr>
<td>37.201</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C41[0][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n23_s/COUT</td>
</tr>
<tr>
<td>37.201</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C41[0][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n22_s/CIN</td>
</tr>
<tr>
<td>37.258</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C41[0][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n22_s/COUT</td>
</tr>
<tr>
<td>37.258</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C41[1][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n21_s/CIN</td>
</tr>
<tr>
<td>37.821</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C41[1][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n21_s/SUM</td>
</tr>
<tr>
<td>37.821</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C41[1][A]</td>
<td style=" font-weight:bold;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/add_out_55_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>62.500</td>
<td>62.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>64.588</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2438</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>64.832</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C41[1][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/add_out_55_s0/CLK</td>
</tr>
<tr>
<td>64.432</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C41[1][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/add_out_55_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>62.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.853, 39.035%; route: 21.178, 59.674%; tC2Q: 0.458, 1.291%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.668</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.764</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>64.432</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/dds_inst/DDS_LUT/dout_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/add_out_54_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2438</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C17[0][A]</td>
<td>adc/dds_inst/DDS_LUT/dout_r_5_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>62</td>
<td>R18C17[0][A]</td>
<td style=" font-weight:bold;">adc/dds_inst/DDS_LUT/dout_r_5_s0/Q</td>
</tr>
<tr>
<td>9.136</td>
<td>6.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C39[2][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s36/I2</td>
</tr>
<tr>
<td>10.235</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R4C39[2][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s36/F</td>
</tr>
<tr>
<td>12.381</td>
<td>2.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[1][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s22/I1</td>
</tr>
<tr>
<td>13.203</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R17C39[1][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s22/F</td>
</tr>
<tr>
<td>15.019</td>
<td>1.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C45[0][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_20_s13/I2</td>
</tr>
<tr>
<td>16.118</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C45[0][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_20_s13/F</td>
</tr>
<tr>
<td>17.609</td>
<td>1.491</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C45[2][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s16/I2</td>
</tr>
<tr>
<td>18.670</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R15C45[2][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s16/F</td>
</tr>
<tr>
<td>19.093</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C45[2][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s4/I0</td>
</tr>
<tr>
<td>19.915</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R15C45[2][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s4/F</td>
</tr>
<tr>
<td>21.400</td>
<td>1.485</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C43[2][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_24_s7/I3</td>
</tr>
<tr>
<td>22.432</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C43[2][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_24_s7/F</td>
</tr>
<tr>
<td>22.927</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C45[1][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_24_s4/I0</td>
</tr>
<tr>
<td>23.959</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C45[1][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_24_s4/F</td>
</tr>
<tr>
<td>25.248</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C38[2][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_25_s0/I0</td>
</tr>
<tr>
<td>26.347</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C38[2][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_25_s0/F</td>
</tr>
<tr>
<td>28.312</td>
<td>1.964</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C44[3][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[0]_25_s/I2</td>
</tr>
<tr>
<td>29.344</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C44[3][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[0]_25_s/F</td>
</tr>
<tr>
<td>31.446</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C39[2][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_26_s/I0</td>
</tr>
<tr>
<td>32.491</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C39[2][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_26_s/COUT</td>
</tr>
<tr>
<td>32.491</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C39[2][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_27_s/CIN</td>
</tr>
<tr>
<td>32.548</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C39[2][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_27_s/COUT</td>
</tr>
<tr>
<td>32.548</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C40[0][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_28_s/CIN</td>
</tr>
<tr>
<td>32.605</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C40[0][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_28_s/COUT</td>
</tr>
<tr>
<td>32.605</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C40[0][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_29_s/CIN</td>
</tr>
<tr>
<td>33.168</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C40[0][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_29_s/SUM</td>
</tr>
<tr>
<td>34.788</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[0][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n47_s/I0</td>
</tr>
<tr>
<td>35.833</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[0][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n47_s/COUT</td>
</tr>
<tr>
<td>35.833</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[0][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n46_s/CIN</td>
</tr>
<tr>
<td>35.890</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[0][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n46_s/COUT</td>
</tr>
<tr>
<td>35.890</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[1][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n45_s/CIN</td>
</tr>
<tr>
<td>35.947</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[1][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n45_s/COUT</td>
</tr>
<tr>
<td>35.947</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[1][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n44_s/CIN</td>
</tr>
<tr>
<td>36.004</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[1][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n44_s/COUT</td>
</tr>
<tr>
<td>36.004</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[2][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n43_s/CIN</td>
</tr>
<tr>
<td>36.061</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[2][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n43_s/COUT</td>
</tr>
<tr>
<td>36.061</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[2][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n42_s/CIN</td>
</tr>
<tr>
<td>36.118</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[2][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n42_s/COUT</td>
</tr>
<tr>
<td>36.118</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[0][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n41_s/CIN</td>
</tr>
<tr>
<td>36.175</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[0][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n41_s/COUT</td>
</tr>
<tr>
<td>36.175</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[0][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n40_s/CIN</td>
</tr>
<tr>
<td>36.232</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[0][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n40_s/COUT</td>
</tr>
<tr>
<td>36.232</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[1][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n39_s/CIN</td>
</tr>
<tr>
<td>36.289</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[1][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n39_s/COUT</td>
</tr>
<tr>
<td>36.289</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[1][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n38_s/CIN</td>
</tr>
<tr>
<td>36.346</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[1][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n38_s/COUT</td>
</tr>
<tr>
<td>36.346</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[2][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n37_s/CIN</td>
</tr>
<tr>
<td>36.403</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[2][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n37_s/COUT</td>
</tr>
<tr>
<td>36.403</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[2][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n36_s/CIN</td>
</tr>
<tr>
<td>36.460</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[2][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n36_s/COUT</td>
</tr>
<tr>
<td>36.460</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[0][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n35_s/CIN</td>
</tr>
<tr>
<td>36.517</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[0][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n35_s/COUT</td>
</tr>
<tr>
<td>36.517</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[0][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n34_s/CIN</td>
</tr>
<tr>
<td>36.574</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[0][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n34_s/COUT</td>
</tr>
<tr>
<td>36.574</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[1][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n33_s/CIN</td>
</tr>
<tr>
<td>36.631</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[1][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n33_s/COUT</td>
</tr>
<tr>
<td>36.631</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[1][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n32_s/CIN</td>
</tr>
<tr>
<td>36.688</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[1][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n32_s/COUT</td>
</tr>
<tr>
<td>36.688</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[2][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n31_s/CIN</td>
</tr>
<tr>
<td>36.745</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[2][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n31_s/COUT</td>
</tr>
<tr>
<td>36.745</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[2][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n30_s/CIN</td>
</tr>
<tr>
<td>36.802</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[2][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n30_s/COUT</td>
</tr>
<tr>
<td>36.802</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C40[0][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n29_s/CIN</td>
</tr>
<tr>
<td>36.859</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C40[0][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n29_s/COUT</td>
</tr>
<tr>
<td>36.859</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C40[0][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n28_s/CIN</td>
</tr>
<tr>
<td>36.916</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C40[0][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n28_s/COUT</td>
</tr>
<tr>
<td>36.916</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C40[1][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n27_s/CIN</td>
</tr>
<tr>
<td>36.973</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C40[1][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n27_s/COUT</td>
</tr>
<tr>
<td>36.973</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C40[1][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n26_s/CIN</td>
</tr>
<tr>
<td>37.030</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C40[1][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n26_s/COUT</td>
</tr>
<tr>
<td>37.030</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C40[2][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n25_s/CIN</td>
</tr>
<tr>
<td>37.087</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C40[2][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n25_s/COUT</td>
</tr>
<tr>
<td>37.087</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C40[2][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n24_s/CIN</td>
</tr>
<tr>
<td>37.144</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C40[2][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n24_s/COUT</td>
</tr>
<tr>
<td>37.144</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C41[0][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n23_s/CIN</td>
</tr>
<tr>
<td>37.201</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C41[0][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n23_s/COUT</td>
</tr>
<tr>
<td>37.201</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C41[0][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n22_s/CIN</td>
</tr>
<tr>
<td>37.764</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C41[0][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n22_s/SUM</td>
</tr>
<tr>
<td>37.764</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C41[0][B]</td>
<td style=" font-weight:bold;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/add_out_54_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>62.500</td>
<td>62.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>64.588</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2438</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>64.832</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C41[0][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/add_out_54_s0/CLK</td>
</tr>
<tr>
<td>64.432</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C41[0][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/add_out_54_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>62.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.796, 38.936%; route: 21.178, 59.770%; tC2Q: 0.458, 1.294%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.725</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.707</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>64.432</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/dds_inst/DDS_LUT/dout_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/add_out_53_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2438</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C17[0][A]</td>
<td>adc/dds_inst/DDS_LUT/dout_r_5_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>62</td>
<td>R18C17[0][A]</td>
<td style=" font-weight:bold;">adc/dds_inst/DDS_LUT/dout_r_5_s0/Q</td>
</tr>
<tr>
<td>9.136</td>
<td>6.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C39[2][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s36/I2</td>
</tr>
<tr>
<td>10.235</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R4C39[2][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s36/F</td>
</tr>
<tr>
<td>12.381</td>
<td>2.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[1][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s22/I1</td>
</tr>
<tr>
<td>13.203</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R17C39[1][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s22/F</td>
</tr>
<tr>
<td>15.019</td>
<td>1.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C45[0][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_20_s13/I2</td>
</tr>
<tr>
<td>16.118</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C45[0][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_20_s13/F</td>
</tr>
<tr>
<td>17.609</td>
<td>1.491</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C45[2][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s16/I2</td>
</tr>
<tr>
<td>18.670</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R15C45[2][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s16/F</td>
</tr>
<tr>
<td>19.093</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C45[2][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s4/I0</td>
</tr>
<tr>
<td>19.915</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R15C45[2][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s4/F</td>
</tr>
<tr>
<td>21.400</td>
<td>1.485</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C43[2][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_24_s7/I3</td>
</tr>
<tr>
<td>22.432</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C43[2][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_24_s7/F</td>
</tr>
<tr>
<td>22.927</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C45[1][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_24_s4/I0</td>
</tr>
<tr>
<td>23.959</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C45[1][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_24_s4/F</td>
</tr>
<tr>
<td>25.248</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C38[2][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_25_s0/I0</td>
</tr>
<tr>
<td>26.347</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C38[2][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_25_s0/F</td>
</tr>
<tr>
<td>28.312</td>
<td>1.964</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C44[3][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[0]_25_s/I2</td>
</tr>
<tr>
<td>29.344</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C44[3][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[0]_25_s/F</td>
</tr>
<tr>
<td>31.446</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C39[2][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_26_s/I0</td>
</tr>
<tr>
<td>32.491</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C39[2][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_26_s/COUT</td>
</tr>
<tr>
<td>32.491</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C39[2][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_27_s/CIN</td>
</tr>
<tr>
<td>32.548</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C39[2][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_27_s/COUT</td>
</tr>
<tr>
<td>32.548</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C40[0][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_28_s/CIN</td>
</tr>
<tr>
<td>32.605</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C40[0][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_28_s/COUT</td>
</tr>
<tr>
<td>32.605</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C40[0][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_29_s/CIN</td>
</tr>
<tr>
<td>33.168</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C40[0][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_29_s/SUM</td>
</tr>
<tr>
<td>34.788</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[0][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n47_s/I0</td>
</tr>
<tr>
<td>35.833</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[0][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n47_s/COUT</td>
</tr>
<tr>
<td>35.833</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[0][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n46_s/CIN</td>
</tr>
<tr>
<td>35.890</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[0][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n46_s/COUT</td>
</tr>
<tr>
<td>35.890</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[1][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n45_s/CIN</td>
</tr>
<tr>
<td>35.947</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[1][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n45_s/COUT</td>
</tr>
<tr>
<td>35.947</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[1][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n44_s/CIN</td>
</tr>
<tr>
<td>36.004</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[1][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n44_s/COUT</td>
</tr>
<tr>
<td>36.004</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[2][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n43_s/CIN</td>
</tr>
<tr>
<td>36.061</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[2][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n43_s/COUT</td>
</tr>
<tr>
<td>36.061</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[2][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n42_s/CIN</td>
</tr>
<tr>
<td>36.118</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[2][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n42_s/COUT</td>
</tr>
<tr>
<td>36.118</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[0][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n41_s/CIN</td>
</tr>
<tr>
<td>36.175</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[0][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n41_s/COUT</td>
</tr>
<tr>
<td>36.175</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[0][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n40_s/CIN</td>
</tr>
<tr>
<td>36.232</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[0][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n40_s/COUT</td>
</tr>
<tr>
<td>36.232</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[1][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n39_s/CIN</td>
</tr>
<tr>
<td>36.289</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[1][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n39_s/COUT</td>
</tr>
<tr>
<td>36.289</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[1][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n38_s/CIN</td>
</tr>
<tr>
<td>36.346</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[1][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n38_s/COUT</td>
</tr>
<tr>
<td>36.346</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[2][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n37_s/CIN</td>
</tr>
<tr>
<td>36.403</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[2][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n37_s/COUT</td>
</tr>
<tr>
<td>36.403</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[2][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n36_s/CIN</td>
</tr>
<tr>
<td>36.460</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[2][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n36_s/COUT</td>
</tr>
<tr>
<td>36.460</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[0][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n35_s/CIN</td>
</tr>
<tr>
<td>36.517</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[0][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n35_s/COUT</td>
</tr>
<tr>
<td>36.517</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[0][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n34_s/CIN</td>
</tr>
<tr>
<td>36.574</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[0][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n34_s/COUT</td>
</tr>
<tr>
<td>36.574</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[1][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n33_s/CIN</td>
</tr>
<tr>
<td>36.631</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[1][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n33_s/COUT</td>
</tr>
<tr>
<td>36.631</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[1][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n32_s/CIN</td>
</tr>
<tr>
<td>36.688</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[1][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n32_s/COUT</td>
</tr>
<tr>
<td>36.688</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[2][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n31_s/CIN</td>
</tr>
<tr>
<td>36.745</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[2][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n31_s/COUT</td>
</tr>
<tr>
<td>36.745</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[2][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n30_s/CIN</td>
</tr>
<tr>
<td>36.802</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[2][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n30_s/COUT</td>
</tr>
<tr>
<td>36.802</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C40[0][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n29_s/CIN</td>
</tr>
<tr>
<td>36.859</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C40[0][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n29_s/COUT</td>
</tr>
<tr>
<td>36.859</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C40[0][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n28_s/CIN</td>
</tr>
<tr>
<td>36.916</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C40[0][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n28_s/COUT</td>
</tr>
<tr>
<td>36.916</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C40[1][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n27_s/CIN</td>
</tr>
<tr>
<td>36.973</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C40[1][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n27_s/COUT</td>
</tr>
<tr>
<td>36.973</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C40[1][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n26_s/CIN</td>
</tr>
<tr>
<td>37.030</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C40[1][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n26_s/COUT</td>
</tr>
<tr>
<td>37.030</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C40[2][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n25_s/CIN</td>
</tr>
<tr>
<td>37.087</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C40[2][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n25_s/COUT</td>
</tr>
<tr>
<td>37.087</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C40[2][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n24_s/CIN</td>
</tr>
<tr>
<td>37.144</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C40[2][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n24_s/COUT</td>
</tr>
<tr>
<td>37.144</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C41[0][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n23_s/CIN</td>
</tr>
<tr>
<td>37.707</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C41[0][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n23_s/SUM</td>
</tr>
<tr>
<td>37.707</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C41[0][A]</td>
<td style=" font-weight:bold;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/add_out_53_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>62.500</td>
<td>62.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>64.588</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2438</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>64.832</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C41[0][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/add_out_53_s0/CLK</td>
</tr>
<tr>
<td>64.432</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C41[0][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/add_out_53_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>62.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.739, 38.838%; route: 21.178, 59.866%; tC2Q: 0.458, 1.296%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.782</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.650</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>64.432</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/dds_inst/DDS_LUT/dout_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/add_out_52_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2438</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C17[0][A]</td>
<td>adc/dds_inst/DDS_LUT/dout_r_5_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>62</td>
<td>R18C17[0][A]</td>
<td style=" font-weight:bold;">adc/dds_inst/DDS_LUT/dout_r_5_s0/Q</td>
</tr>
<tr>
<td>9.136</td>
<td>6.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C39[2][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s36/I2</td>
</tr>
<tr>
<td>10.235</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R4C39[2][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s36/F</td>
</tr>
<tr>
<td>12.381</td>
<td>2.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[1][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s22/I1</td>
</tr>
<tr>
<td>13.203</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R17C39[1][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s22/F</td>
</tr>
<tr>
<td>15.019</td>
<td>1.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C45[0][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_20_s13/I2</td>
</tr>
<tr>
<td>16.118</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C45[0][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_20_s13/F</td>
</tr>
<tr>
<td>17.609</td>
<td>1.491</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C45[2][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s16/I2</td>
</tr>
<tr>
<td>18.670</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R15C45[2][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s16/F</td>
</tr>
<tr>
<td>19.093</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C45[2][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s4/I0</td>
</tr>
<tr>
<td>19.915</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R15C45[2][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s4/F</td>
</tr>
<tr>
<td>21.400</td>
<td>1.485</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C43[2][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_24_s7/I3</td>
</tr>
<tr>
<td>22.432</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C43[2][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_24_s7/F</td>
</tr>
<tr>
<td>22.927</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C45[1][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_24_s4/I0</td>
</tr>
<tr>
<td>23.959</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C45[1][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_24_s4/F</td>
</tr>
<tr>
<td>25.248</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C38[2][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_25_s0/I0</td>
</tr>
<tr>
<td>26.347</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C38[2][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_25_s0/F</td>
</tr>
<tr>
<td>28.312</td>
<td>1.964</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C44[3][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[0]_25_s/I2</td>
</tr>
<tr>
<td>29.344</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C44[3][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[0]_25_s/F</td>
</tr>
<tr>
<td>31.446</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C39[2][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_26_s/I0</td>
</tr>
<tr>
<td>32.491</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C39[2][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_26_s/COUT</td>
</tr>
<tr>
<td>32.491</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C39[2][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_27_s/CIN</td>
</tr>
<tr>
<td>32.548</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C39[2][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_27_s/COUT</td>
</tr>
<tr>
<td>32.548</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C40[0][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_28_s/CIN</td>
</tr>
<tr>
<td>32.605</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C40[0][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_28_s/COUT</td>
</tr>
<tr>
<td>32.605</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C40[0][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_29_s/CIN</td>
</tr>
<tr>
<td>33.168</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C40[0][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_29_s/SUM</td>
</tr>
<tr>
<td>34.788</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[0][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n47_s/I0</td>
</tr>
<tr>
<td>35.833</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[0][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n47_s/COUT</td>
</tr>
<tr>
<td>35.833</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[0][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n46_s/CIN</td>
</tr>
<tr>
<td>35.890</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[0][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n46_s/COUT</td>
</tr>
<tr>
<td>35.890</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[1][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n45_s/CIN</td>
</tr>
<tr>
<td>35.947</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[1][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n45_s/COUT</td>
</tr>
<tr>
<td>35.947</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[1][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n44_s/CIN</td>
</tr>
<tr>
<td>36.004</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[1][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n44_s/COUT</td>
</tr>
<tr>
<td>36.004</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[2][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n43_s/CIN</td>
</tr>
<tr>
<td>36.061</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[2][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n43_s/COUT</td>
</tr>
<tr>
<td>36.061</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[2][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n42_s/CIN</td>
</tr>
<tr>
<td>36.118</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[2][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n42_s/COUT</td>
</tr>
<tr>
<td>36.118</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[0][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n41_s/CIN</td>
</tr>
<tr>
<td>36.175</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[0][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n41_s/COUT</td>
</tr>
<tr>
<td>36.175</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[0][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n40_s/CIN</td>
</tr>
<tr>
<td>36.232</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[0][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n40_s/COUT</td>
</tr>
<tr>
<td>36.232</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[1][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n39_s/CIN</td>
</tr>
<tr>
<td>36.289</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[1][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n39_s/COUT</td>
</tr>
<tr>
<td>36.289</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[1][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n38_s/CIN</td>
</tr>
<tr>
<td>36.346</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[1][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n38_s/COUT</td>
</tr>
<tr>
<td>36.346</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[2][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n37_s/CIN</td>
</tr>
<tr>
<td>36.403</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[2][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n37_s/COUT</td>
</tr>
<tr>
<td>36.403</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[2][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n36_s/CIN</td>
</tr>
<tr>
<td>36.460</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[2][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n36_s/COUT</td>
</tr>
<tr>
<td>36.460</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[0][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n35_s/CIN</td>
</tr>
<tr>
<td>36.517</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[0][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n35_s/COUT</td>
</tr>
<tr>
<td>36.517</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[0][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n34_s/CIN</td>
</tr>
<tr>
<td>36.574</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[0][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n34_s/COUT</td>
</tr>
<tr>
<td>36.574</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[1][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n33_s/CIN</td>
</tr>
<tr>
<td>36.631</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[1][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n33_s/COUT</td>
</tr>
<tr>
<td>36.631</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[1][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n32_s/CIN</td>
</tr>
<tr>
<td>36.688</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[1][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n32_s/COUT</td>
</tr>
<tr>
<td>36.688</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[2][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n31_s/CIN</td>
</tr>
<tr>
<td>36.745</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[2][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n31_s/COUT</td>
</tr>
<tr>
<td>36.745</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[2][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n30_s/CIN</td>
</tr>
<tr>
<td>36.802</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[2][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n30_s/COUT</td>
</tr>
<tr>
<td>36.802</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C40[0][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n29_s/CIN</td>
</tr>
<tr>
<td>36.859</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C40[0][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n29_s/COUT</td>
</tr>
<tr>
<td>36.859</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C40[0][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n28_s/CIN</td>
</tr>
<tr>
<td>36.916</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C40[0][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n28_s/COUT</td>
</tr>
<tr>
<td>36.916</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C40[1][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n27_s/CIN</td>
</tr>
<tr>
<td>36.973</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C40[1][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n27_s/COUT</td>
</tr>
<tr>
<td>36.973</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C40[1][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n26_s/CIN</td>
</tr>
<tr>
<td>37.030</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C40[1][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n26_s/COUT</td>
</tr>
<tr>
<td>37.030</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C40[2][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n25_s/CIN</td>
</tr>
<tr>
<td>37.087</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C40[2][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n25_s/COUT</td>
</tr>
<tr>
<td>37.087</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C40[2][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n24_s/CIN</td>
</tr>
<tr>
<td>37.650</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C40[2][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n24_s/SUM</td>
</tr>
<tr>
<td>37.650</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C40[2][B]</td>
<td style=" font-weight:bold;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/add_out_52_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>62.500</td>
<td>62.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>64.588</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2438</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>64.832</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C40[2][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/add_out_52_s0/CLK</td>
</tr>
<tr>
<td>64.432</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C40[2][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/add_out_52_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>62.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.682, 38.739%; route: 21.178, 59.963%; tC2Q: 0.458, 1.298%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.839</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.593</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>64.432</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/dds_inst/DDS_LUT/dout_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/add_out_51_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2438</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C17[0][A]</td>
<td>adc/dds_inst/DDS_LUT/dout_r_5_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>62</td>
<td>R18C17[0][A]</td>
<td style=" font-weight:bold;">adc/dds_inst/DDS_LUT/dout_r_5_s0/Q</td>
</tr>
<tr>
<td>9.136</td>
<td>6.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C39[2][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s36/I2</td>
</tr>
<tr>
<td>10.235</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R4C39[2][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s36/F</td>
</tr>
<tr>
<td>12.381</td>
<td>2.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[1][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s22/I1</td>
</tr>
<tr>
<td>13.203</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R17C39[1][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s22/F</td>
</tr>
<tr>
<td>15.019</td>
<td>1.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C45[0][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_20_s13/I2</td>
</tr>
<tr>
<td>16.118</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C45[0][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_20_s13/F</td>
</tr>
<tr>
<td>17.609</td>
<td>1.491</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C45[2][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s16/I2</td>
</tr>
<tr>
<td>18.670</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R15C45[2][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s16/F</td>
</tr>
<tr>
<td>19.093</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C45[2][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s4/I0</td>
</tr>
<tr>
<td>19.915</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R15C45[2][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s4/F</td>
</tr>
<tr>
<td>21.400</td>
<td>1.485</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C43[2][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_24_s7/I3</td>
</tr>
<tr>
<td>22.432</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C43[2][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_24_s7/F</td>
</tr>
<tr>
<td>22.927</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C45[1][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_24_s4/I0</td>
</tr>
<tr>
<td>23.959</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C45[1][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_24_s4/F</td>
</tr>
<tr>
<td>25.248</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C38[2][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_25_s0/I0</td>
</tr>
<tr>
<td>26.347</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C38[2][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_25_s0/F</td>
</tr>
<tr>
<td>28.312</td>
<td>1.964</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C44[3][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[0]_25_s/I2</td>
</tr>
<tr>
<td>29.344</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C44[3][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[0]_25_s/F</td>
</tr>
<tr>
<td>31.446</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C39[2][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_26_s/I0</td>
</tr>
<tr>
<td>32.491</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C39[2][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_26_s/COUT</td>
</tr>
<tr>
<td>32.491</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C39[2][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_27_s/CIN</td>
</tr>
<tr>
<td>32.548</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C39[2][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_27_s/COUT</td>
</tr>
<tr>
<td>32.548</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C40[0][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_28_s/CIN</td>
</tr>
<tr>
<td>32.605</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C40[0][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_28_s/COUT</td>
</tr>
<tr>
<td>32.605</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C40[0][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_29_s/CIN</td>
</tr>
<tr>
<td>33.168</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C40[0][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_29_s/SUM</td>
</tr>
<tr>
<td>34.788</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[0][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n47_s/I0</td>
</tr>
<tr>
<td>35.833</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[0][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n47_s/COUT</td>
</tr>
<tr>
<td>35.833</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[0][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n46_s/CIN</td>
</tr>
<tr>
<td>35.890</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[0][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n46_s/COUT</td>
</tr>
<tr>
<td>35.890</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[1][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n45_s/CIN</td>
</tr>
<tr>
<td>35.947</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[1][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n45_s/COUT</td>
</tr>
<tr>
<td>35.947</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[1][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n44_s/CIN</td>
</tr>
<tr>
<td>36.004</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[1][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n44_s/COUT</td>
</tr>
<tr>
<td>36.004</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[2][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n43_s/CIN</td>
</tr>
<tr>
<td>36.061</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[2][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n43_s/COUT</td>
</tr>
<tr>
<td>36.061</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[2][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n42_s/CIN</td>
</tr>
<tr>
<td>36.118</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[2][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n42_s/COUT</td>
</tr>
<tr>
<td>36.118</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[0][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n41_s/CIN</td>
</tr>
<tr>
<td>36.175</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[0][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n41_s/COUT</td>
</tr>
<tr>
<td>36.175</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[0][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n40_s/CIN</td>
</tr>
<tr>
<td>36.232</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[0][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n40_s/COUT</td>
</tr>
<tr>
<td>36.232</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[1][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n39_s/CIN</td>
</tr>
<tr>
<td>36.289</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[1][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n39_s/COUT</td>
</tr>
<tr>
<td>36.289</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[1][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n38_s/CIN</td>
</tr>
<tr>
<td>36.346</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[1][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n38_s/COUT</td>
</tr>
<tr>
<td>36.346</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[2][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n37_s/CIN</td>
</tr>
<tr>
<td>36.403</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[2][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n37_s/COUT</td>
</tr>
<tr>
<td>36.403</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[2][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n36_s/CIN</td>
</tr>
<tr>
<td>36.460</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[2][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n36_s/COUT</td>
</tr>
<tr>
<td>36.460</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[0][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n35_s/CIN</td>
</tr>
<tr>
<td>36.517</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[0][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n35_s/COUT</td>
</tr>
<tr>
<td>36.517</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[0][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n34_s/CIN</td>
</tr>
<tr>
<td>36.574</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[0][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n34_s/COUT</td>
</tr>
<tr>
<td>36.574</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[1][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n33_s/CIN</td>
</tr>
<tr>
<td>36.631</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[1][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n33_s/COUT</td>
</tr>
<tr>
<td>36.631</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[1][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n32_s/CIN</td>
</tr>
<tr>
<td>36.688</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[1][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n32_s/COUT</td>
</tr>
<tr>
<td>36.688</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[2][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n31_s/CIN</td>
</tr>
<tr>
<td>36.745</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[2][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n31_s/COUT</td>
</tr>
<tr>
<td>36.745</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[2][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n30_s/CIN</td>
</tr>
<tr>
<td>36.802</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[2][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n30_s/COUT</td>
</tr>
<tr>
<td>36.802</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C40[0][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n29_s/CIN</td>
</tr>
<tr>
<td>36.859</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C40[0][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n29_s/COUT</td>
</tr>
<tr>
<td>36.859</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C40[0][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n28_s/CIN</td>
</tr>
<tr>
<td>36.916</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C40[0][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n28_s/COUT</td>
</tr>
<tr>
<td>36.916</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C40[1][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n27_s/CIN</td>
</tr>
<tr>
<td>36.973</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C40[1][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n27_s/COUT</td>
</tr>
<tr>
<td>36.973</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C40[1][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n26_s/CIN</td>
</tr>
<tr>
<td>37.030</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C40[1][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n26_s/COUT</td>
</tr>
<tr>
<td>37.030</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C40[2][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n25_s/CIN</td>
</tr>
<tr>
<td>37.593</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C40[2][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n25_s/SUM</td>
</tr>
<tr>
<td>37.593</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C40[2][A]</td>
<td style=" font-weight:bold;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/add_out_51_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>62.500</td>
<td>62.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>64.588</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2438</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>64.832</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C40[2][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/add_out_51_s0/CLK</td>
</tr>
<tr>
<td>64.432</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C40[2][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/add_out_51_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>62.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.625, 38.640%; route: 21.178, 60.060%; tC2Q: 0.458, 1.300%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.896</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.536</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>64.432</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/dds_inst/DDS_LUT/dout_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/add_out_50_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2438</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C17[0][A]</td>
<td>adc/dds_inst/DDS_LUT/dout_r_5_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>62</td>
<td>R18C17[0][A]</td>
<td style=" font-weight:bold;">adc/dds_inst/DDS_LUT/dout_r_5_s0/Q</td>
</tr>
<tr>
<td>9.136</td>
<td>6.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C39[2][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s36/I2</td>
</tr>
<tr>
<td>10.235</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R4C39[2][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s36/F</td>
</tr>
<tr>
<td>12.381</td>
<td>2.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[1][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s22/I1</td>
</tr>
<tr>
<td>13.203</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R17C39[1][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s22/F</td>
</tr>
<tr>
<td>15.019</td>
<td>1.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C45[0][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_20_s13/I2</td>
</tr>
<tr>
<td>16.118</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C45[0][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_20_s13/F</td>
</tr>
<tr>
<td>17.609</td>
<td>1.491</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C45[2][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s16/I2</td>
</tr>
<tr>
<td>18.670</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R15C45[2][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s16/F</td>
</tr>
<tr>
<td>19.093</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C45[2][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s4/I0</td>
</tr>
<tr>
<td>19.915</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R15C45[2][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s4/F</td>
</tr>
<tr>
<td>21.400</td>
<td>1.485</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C43[2][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_24_s7/I3</td>
</tr>
<tr>
<td>22.432</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C43[2][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_24_s7/F</td>
</tr>
<tr>
<td>22.927</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C45[1][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_24_s4/I0</td>
</tr>
<tr>
<td>23.959</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C45[1][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_24_s4/F</td>
</tr>
<tr>
<td>25.248</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C38[2][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_25_s0/I0</td>
</tr>
<tr>
<td>26.347</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C38[2][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_25_s0/F</td>
</tr>
<tr>
<td>28.312</td>
<td>1.964</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C44[3][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[0]_25_s/I2</td>
</tr>
<tr>
<td>29.344</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C44[3][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[0]_25_s/F</td>
</tr>
<tr>
<td>31.446</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C39[2][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_26_s/I0</td>
</tr>
<tr>
<td>32.491</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C39[2][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_26_s/COUT</td>
</tr>
<tr>
<td>32.491</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C39[2][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_27_s/CIN</td>
</tr>
<tr>
<td>32.548</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C39[2][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_27_s/COUT</td>
</tr>
<tr>
<td>32.548</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C40[0][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_28_s/CIN</td>
</tr>
<tr>
<td>32.605</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C40[0][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_28_s/COUT</td>
</tr>
<tr>
<td>32.605</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C40[0][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_29_s/CIN</td>
</tr>
<tr>
<td>33.168</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C40[0][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_29_s/SUM</td>
</tr>
<tr>
<td>34.788</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[0][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n47_s/I0</td>
</tr>
<tr>
<td>35.833</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[0][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n47_s/COUT</td>
</tr>
<tr>
<td>35.833</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[0][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n46_s/CIN</td>
</tr>
<tr>
<td>35.890</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[0][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n46_s/COUT</td>
</tr>
<tr>
<td>35.890</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[1][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n45_s/CIN</td>
</tr>
<tr>
<td>35.947</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[1][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n45_s/COUT</td>
</tr>
<tr>
<td>35.947</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[1][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n44_s/CIN</td>
</tr>
<tr>
<td>36.004</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[1][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n44_s/COUT</td>
</tr>
<tr>
<td>36.004</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[2][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n43_s/CIN</td>
</tr>
<tr>
<td>36.061</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[2][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n43_s/COUT</td>
</tr>
<tr>
<td>36.061</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[2][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n42_s/CIN</td>
</tr>
<tr>
<td>36.118</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[2][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n42_s/COUT</td>
</tr>
<tr>
<td>36.118</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[0][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n41_s/CIN</td>
</tr>
<tr>
<td>36.175</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[0][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n41_s/COUT</td>
</tr>
<tr>
<td>36.175</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[0][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n40_s/CIN</td>
</tr>
<tr>
<td>36.232</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[0][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n40_s/COUT</td>
</tr>
<tr>
<td>36.232</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[1][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n39_s/CIN</td>
</tr>
<tr>
<td>36.289</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[1][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n39_s/COUT</td>
</tr>
<tr>
<td>36.289</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[1][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n38_s/CIN</td>
</tr>
<tr>
<td>36.346</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[1][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n38_s/COUT</td>
</tr>
<tr>
<td>36.346</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[2][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n37_s/CIN</td>
</tr>
<tr>
<td>36.403</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[2][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n37_s/COUT</td>
</tr>
<tr>
<td>36.403</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[2][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n36_s/CIN</td>
</tr>
<tr>
<td>36.460</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[2][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n36_s/COUT</td>
</tr>
<tr>
<td>36.460</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[0][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n35_s/CIN</td>
</tr>
<tr>
<td>36.517</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[0][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n35_s/COUT</td>
</tr>
<tr>
<td>36.517</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[0][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n34_s/CIN</td>
</tr>
<tr>
<td>36.574</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[0][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n34_s/COUT</td>
</tr>
<tr>
<td>36.574</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[1][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n33_s/CIN</td>
</tr>
<tr>
<td>36.631</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[1][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n33_s/COUT</td>
</tr>
<tr>
<td>36.631</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[1][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n32_s/CIN</td>
</tr>
<tr>
<td>36.688</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[1][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n32_s/COUT</td>
</tr>
<tr>
<td>36.688</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[2][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n31_s/CIN</td>
</tr>
<tr>
<td>36.745</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[2][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n31_s/COUT</td>
</tr>
<tr>
<td>36.745</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[2][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n30_s/CIN</td>
</tr>
<tr>
<td>36.802</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[2][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n30_s/COUT</td>
</tr>
<tr>
<td>36.802</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C40[0][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n29_s/CIN</td>
</tr>
<tr>
<td>36.859</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C40[0][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n29_s/COUT</td>
</tr>
<tr>
<td>36.859</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C40[0][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n28_s/CIN</td>
</tr>
<tr>
<td>36.916</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C40[0][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n28_s/COUT</td>
</tr>
<tr>
<td>36.916</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C40[1][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n27_s/CIN</td>
</tr>
<tr>
<td>36.973</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C40[1][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n27_s/COUT</td>
</tr>
<tr>
<td>36.973</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C40[1][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n26_s/CIN</td>
</tr>
<tr>
<td>37.536</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C40[1][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n26_s/SUM</td>
</tr>
<tr>
<td>37.536</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C40[1][B]</td>
<td style=" font-weight:bold;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/add_out_50_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>62.500</td>
<td>62.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>64.588</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2438</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>64.832</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C40[1][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/add_out_50_s0/CLK</td>
</tr>
<tr>
<td>64.432</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C40[1][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/add_out_50_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>62.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.568, 38.541%; route: 21.178, 60.157%; tC2Q: 0.458, 1.302%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.953</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.479</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>64.432</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/dds_inst/DDS_LUT/dout_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/add_out_49_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2438</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C17[0][A]</td>
<td>adc/dds_inst/DDS_LUT/dout_r_5_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>62</td>
<td>R18C17[0][A]</td>
<td style=" font-weight:bold;">adc/dds_inst/DDS_LUT/dout_r_5_s0/Q</td>
</tr>
<tr>
<td>9.136</td>
<td>6.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C39[2][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s36/I2</td>
</tr>
<tr>
<td>10.235</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R4C39[2][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s36/F</td>
</tr>
<tr>
<td>12.381</td>
<td>2.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[1][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s22/I1</td>
</tr>
<tr>
<td>13.203</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R17C39[1][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s22/F</td>
</tr>
<tr>
<td>15.019</td>
<td>1.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C45[0][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_20_s13/I2</td>
</tr>
<tr>
<td>16.118</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C45[0][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_20_s13/F</td>
</tr>
<tr>
<td>17.609</td>
<td>1.491</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C45[2][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s16/I2</td>
</tr>
<tr>
<td>18.670</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R15C45[2][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s16/F</td>
</tr>
<tr>
<td>19.093</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C45[2][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s4/I0</td>
</tr>
<tr>
<td>19.915</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R15C45[2][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s4/F</td>
</tr>
<tr>
<td>21.400</td>
<td>1.485</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C43[2][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_24_s7/I3</td>
</tr>
<tr>
<td>22.432</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C43[2][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_24_s7/F</td>
</tr>
<tr>
<td>22.927</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C45[1][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_24_s4/I0</td>
</tr>
<tr>
<td>23.959</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C45[1][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_24_s4/F</td>
</tr>
<tr>
<td>25.248</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C38[2][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_25_s0/I0</td>
</tr>
<tr>
<td>26.347</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C38[2][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_25_s0/F</td>
</tr>
<tr>
<td>28.312</td>
<td>1.964</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C44[3][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[0]_25_s/I2</td>
</tr>
<tr>
<td>29.344</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C44[3][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[0]_25_s/F</td>
</tr>
<tr>
<td>31.446</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C39[2][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_26_s/I0</td>
</tr>
<tr>
<td>32.491</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C39[2][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_26_s/COUT</td>
</tr>
<tr>
<td>32.491</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C39[2][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_27_s/CIN</td>
</tr>
<tr>
<td>32.548</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C39[2][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_27_s/COUT</td>
</tr>
<tr>
<td>32.548</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C40[0][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_28_s/CIN</td>
</tr>
<tr>
<td>32.605</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C40[0][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_28_s/COUT</td>
</tr>
<tr>
<td>32.605</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C40[0][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_29_s/CIN</td>
</tr>
<tr>
<td>33.168</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C40[0][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_29_s/SUM</td>
</tr>
<tr>
<td>34.788</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[0][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n47_s/I0</td>
</tr>
<tr>
<td>35.833</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[0][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n47_s/COUT</td>
</tr>
<tr>
<td>35.833</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[0][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n46_s/CIN</td>
</tr>
<tr>
<td>35.890</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[0][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n46_s/COUT</td>
</tr>
<tr>
<td>35.890</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[1][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n45_s/CIN</td>
</tr>
<tr>
<td>35.947</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[1][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n45_s/COUT</td>
</tr>
<tr>
<td>35.947</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[1][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n44_s/CIN</td>
</tr>
<tr>
<td>36.004</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[1][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n44_s/COUT</td>
</tr>
<tr>
<td>36.004</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[2][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n43_s/CIN</td>
</tr>
<tr>
<td>36.061</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[2][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n43_s/COUT</td>
</tr>
<tr>
<td>36.061</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[2][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n42_s/CIN</td>
</tr>
<tr>
<td>36.118</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[2][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n42_s/COUT</td>
</tr>
<tr>
<td>36.118</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[0][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n41_s/CIN</td>
</tr>
<tr>
<td>36.175</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[0][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n41_s/COUT</td>
</tr>
<tr>
<td>36.175</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[0][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n40_s/CIN</td>
</tr>
<tr>
<td>36.232</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[0][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n40_s/COUT</td>
</tr>
<tr>
<td>36.232</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[1][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n39_s/CIN</td>
</tr>
<tr>
<td>36.289</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[1][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n39_s/COUT</td>
</tr>
<tr>
<td>36.289</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[1][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n38_s/CIN</td>
</tr>
<tr>
<td>36.346</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[1][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n38_s/COUT</td>
</tr>
<tr>
<td>36.346</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[2][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n37_s/CIN</td>
</tr>
<tr>
<td>36.403</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[2][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n37_s/COUT</td>
</tr>
<tr>
<td>36.403</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[2][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n36_s/CIN</td>
</tr>
<tr>
<td>36.460</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[2][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n36_s/COUT</td>
</tr>
<tr>
<td>36.460</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[0][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n35_s/CIN</td>
</tr>
<tr>
<td>36.517</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[0][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n35_s/COUT</td>
</tr>
<tr>
<td>36.517</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[0][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n34_s/CIN</td>
</tr>
<tr>
<td>36.574</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[0][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n34_s/COUT</td>
</tr>
<tr>
<td>36.574</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[1][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n33_s/CIN</td>
</tr>
<tr>
<td>36.631</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[1][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n33_s/COUT</td>
</tr>
<tr>
<td>36.631</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[1][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n32_s/CIN</td>
</tr>
<tr>
<td>36.688</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[1][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n32_s/COUT</td>
</tr>
<tr>
<td>36.688</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[2][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n31_s/CIN</td>
</tr>
<tr>
<td>36.745</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[2][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n31_s/COUT</td>
</tr>
<tr>
<td>36.745</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[2][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n30_s/CIN</td>
</tr>
<tr>
<td>36.802</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[2][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n30_s/COUT</td>
</tr>
<tr>
<td>36.802</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C40[0][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n29_s/CIN</td>
</tr>
<tr>
<td>36.859</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C40[0][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n29_s/COUT</td>
</tr>
<tr>
<td>36.859</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C40[0][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n28_s/CIN</td>
</tr>
<tr>
<td>36.916</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C40[0][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n28_s/COUT</td>
</tr>
<tr>
<td>36.916</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C40[1][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n27_s/CIN</td>
</tr>
<tr>
<td>37.479</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C40[1][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n27_s/SUM</td>
</tr>
<tr>
<td>37.479</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C40[1][A]</td>
<td style=" font-weight:bold;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/add_out_49_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>62.500</td>
<td>62.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>64.588</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2438</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>64.832</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C40[1][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/add_out_49_s0/CLK</td>
</tr>
<tr>
<td>64.432</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C40[1][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/add_out_49_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>62.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.511, 38.441%; route: 21.178, 60.255%; tC2Q: 0.458, 1.304%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.010</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.422</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>64.432</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/dds_inst/DDS_LUT/dout_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/add_out_48_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2438</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C17[0][A]</td>
<td>adc/dds_inst/DDS_LUT/dout_r_5_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>62</td>
<td>R18C17[0][A]</td>
<td style=" font-weight:bold;">adc/dds_inst/DDS_LUT/dout_r_5_s0/Q</td>
</tr>
<tr>
<td>9.136</td>
<td>6.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C39[2][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s36/I2</td>
</tr>
<tr>
<td>10.235</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R4C39[2][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s36/F</td>
</tr>
<tr>
<td>12.381</td>
<td>2.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[1][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s22/I1</td>
</tr>
<tr>
<td>13.203</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R17C39[1][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s22/F</td>
</tr>
<tr>
<td>15.019</td>
<td>1.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C45[0][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_20_s13/I2</td>
</tr>
<tr>
<td>16.118</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C45[0][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_20_s13/F</td>
</tr>
<tr>
<td>17.609</td>
<td>1.491</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C45[2][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s16/I2</td>
</tr>
<tr>
<td>18.670</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R15C45[2][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s16/F</td>
</tr>
<tr>
<td>19.093</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C45[2][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s4/I0</td>
</tr>
<tr>
<td>19.915</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R15C45[2][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s4/F</td>
</tr>
<tr>
<td>21.400</td>
<td>1.485</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C43[2][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_24_s7/I3</td>
</tr>
<tr>
<td>22.432</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C43[2][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_24_s7/F</td>
</tr>
<tr>
<td>22.927</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C45[1][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_24_s4/I0</td>
</tr>
<tr>
<td>23.959</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C45[1][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_24_s4/F</td>
</tr>
<tr>
<td>25.248</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C38[2][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_25_s0/I0</td>
</tr>
<tr>
<td>26.347</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C38[2][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_25_s0/F</td>
</tr>
<tr>
<td>28.312</td>
<td>1.964</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C44[3][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[0]_25_s/I2</td>
</tr>
<tr>
<td>29.344</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C44[3][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[0]_25_s/F</td>
</tr>
<tr>
<td>31.446</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C39[2][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_26_s/I0</td>
</tr>
<tr>
<td>32.491</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C39[2][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_26_s/COUT</td>
</tr>
<tr>
<td>32.491</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C39[2][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_27_s/CIN</td>
</tr>
<tr>
<td>32.548</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C39[2][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_27_s/COUT</td>
</tr>
<tr>
<td>32.548</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C40[0][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_28_s/CIN</td>
</tr>
<tr>
<td>32.605</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C40[0][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_28_s/COUT</td>
</tr>
<tr>
<td>32.605</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C40[0][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_29_s/CIN</td>
</tr>
<tr>
<td>33.168</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C40[0][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_29_s/SUM</td>
</tr>
<tr>
<td>34.788</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[0][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n47_s/I0</td>
</tr>
<tr>
<td>35.833</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[0][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n47_s/COUT</td>
</tr>
<tr>
<td>35.833</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[0][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n46_s/CIN</td>
</tr>
<tr>
<td>35.890</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[0][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n46_s/COUT</td>
</tr>
<tr>
<td>35.890</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[1][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n45_s/CIN</td>
</tr>
<tr>
<td>35.947</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[1][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n45_s/COUT</td>
</tr>
<tr>
<td>35.947</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[1][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n44_s/CIN</td>
</tr>
<tr>
<td>36.004</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[1][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n44_s/COUT</td>
</tr>
<tr>
<td>36.004</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[2][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n43_s/CIN</td>
</tr>
<tr>
<td>36.061</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[2][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n43_s/COUT</td>
</tr>
<tr>
<td>36.061</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[2][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n42_s/CIN</td>
</tr>
<tr>
<td>36.118</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[2][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n42_s/COUT</td>
</tr>
<tr>
<td>36.118</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[0][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n41_s/CIN</td>
</tr>
<tr>
<td>36.175</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[0][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n41_s/COUT</td>
</tr>
<tr>
<td>36.175</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[0][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n40_s/CIN</td>
</tr>
<tr>
<td>36.232</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[0][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n40_s/COUT</td>
</tr>
<tr>
<td>36.232</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[1][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n39_s/CIN</td>
</tr>
<tr>
<td>36.289</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[1][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n39_s/COUT</td>
</tr>
<tr>
<td>36.289</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[1][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n38_s/CIN</td>
</tr>
<tr>
<td>36.346</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[1][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n38_s/COUT</td>
</tr>
<tr>
<td>36.346</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[2][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n37_s/CIN</td>
</tr>
<tr>
<td>36.403</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[2][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n37_s/COUT</td>
</tr>
<tr>
<td>36.403</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[2][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n36_s/CIN</td>
</tr>
<tr>
<td>36.460</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[2][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n36_s/COUT</td>
</tr>
<tr>
<td>36.460</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[0][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n35_s/CIN</td>
</tr>
<tr>
<td>36.517</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[0][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n35_s/COUT</td>
</tr>
<tr>
<td>36.517</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[0][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n34_s/CIN</td>
</tr>
<tr>
<td>36.574</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[0][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n34_s/COUT</td>
</tr>
<tr>
<td>36.574</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[1][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n33_s/CIN</td>
</tr>
<tr>
<td>36.631</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[1][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n33_s/COUT</td>
</tr>
<tr>
<td>36.631</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[1][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n32_s/CIN</td>
</tr>
<tr>
<td>36.688</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[1][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n32_s/COUT</td>
</tr>
<tr>
<td>36.688</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[2][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n31_s/CIN</td>
</tr>
<tr>
<td>36.745</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[2][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n31_s/COUT</td>
</tr>
<tr>
<td>36.745</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[2][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n30_s/CIN</td>
</tr>
<tr>
<td>36.802</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[2][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n30_s/COUT</td>
</tr>
<tr>
<td>36.802</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C40[0][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n29_s/CIN</td>
</tr>
<tr>
<td>36.859</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C40[0][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n29_s/COUT</td>
</tr>
<tr>
<td>36.859</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C40[0][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n28_s/CIN</td>
</tr>
<tr>
<td>37.422</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C40[0][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n28_s/SUM</td>
</tr>
<tr>
<td>37.422</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C40[0][B]</td>
<td style=" font-weight:bold;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/add_out_48_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>62.500</td>
<td>62.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>64.588</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2438</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>64.832</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C40[0][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/add_out_48_s0/CLK</td>
</tr>
<tr>
<td>64.432</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C40[0][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/add_out_48_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>62.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.454, 38.341%; route: 21.178, 60.353%; tC2Q: 0.458, 1.306%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.067</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.365</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>64.432</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/dds_inst/DDS_LUT/dout_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/add_out_47_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2438</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C17[0][A]</td>
<td>adc/dds_inst/DDS_LUT/dout_r_5_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>62</td>
<td>R18C17[0][A]</td>
<td style=" font-weight:bold;">adc/dds_inst/DDS_LUT/dout_r_5_s0/Q</td>
</tr>
<tr>
<td>9.136</td>
<td>6.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C39[2][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s36/I2</td>
</tr>
<tr>
<td>10.235</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R4C39[2][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s36/F</td>
</tr>
<tr>
<td>12.381</td>
<td>2.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[1][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s22/I1</td>
</tr>
<tr>
<td>13.203</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R17C39[1][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s22/F</td>
</tr>
<tr>
<td>15.019</td>
<td>1.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C45[0][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_20_s13/I2</td>
</tr>
<tr>
<td>16.118</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C45[0][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_20_s13/F</td>
</tr>
<tr>
<td>17.609</td>
<td>1.491</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C45[2][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s16/I2</td>
</tr>
<tr>
<td>18.670</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R15C45[2][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s16/F</td>
</tr>
<tr>
<td>19.093</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C45[2][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s4/I0</td>
</tr>
<tr>
<td>19.915</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R15C45[2][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s4/F</td>
</tr>
<tr>
<td>21.400</td>
<td>1.485</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C43[2][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_24_s7/I3</td>
</tr>
<tr>
<td>22.432</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C43[2][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_24_s7/F</td>
</tr>
<tr>
<td>22.927</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C45[1][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_24_s4/I0</td>
</tr>
<tr>
<td>23.959</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C45[1][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_24_s4/F</td>
</tr>
<tr>
<td>25.248</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C38[2][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_25_s0/I0</td>
</tr>
<tr>
<td>26.347</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C38[2][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_25_s0/F</td>
</tr>
<tr>
<td>28.312</td>
<td>1.964</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C44[3][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[0]_25_s/I2</td>
</tr>
<tr>
<td>29.344</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C44[3][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[0]_25_s/F</td>
</tr>
<tr>
<td>31.446</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C39[2][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_26_s/I0</td>
</tr>
<tr>
<td>32.491</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C39[2][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_26_s/COUT</td>
</tr>
<tr>
<td>32.491</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C39[2][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_27_s/CIN</td>
</tr>
<tr>
<td>32.548</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C39[2][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_27_s/COUT</td>
</tr>
<tr>
<td>32.548</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C40[0][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_28_s/CIN</td>
</tr>
<tr>
<td>32.605</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C40[0][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_28_s/COUT</td>
</tr>
<tr>
<td>32.605</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C40[0][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_29_s/CIN</td>
</tr>
<tr>
<td>33.168</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C40[0][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_29_s/SUM</td>
</tr>
<tr>
<td>34.788</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[0][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n47_s/I0</td>
</tr>
<tr>
<td>35.833</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[0][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n47_s/COUT</td>
</tr>
<tr>
<td>35.833</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[0][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n46_s/CIN</td>
</tr>
<tr>
<td>35.890</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[0][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n46_s/COUT</td>
</tr>
<tr>
<td>35.890</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[1][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n45_s/CIN</td>
</tr>
<tr>
<td>35.947</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[1][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n45_s/COUT</td>
</tr>
<tr>
<td>35.947</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[1][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n44_s/CIN</td>
</tr>
<tr>
<td>36.004</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[1][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n44_s/COUT</td>
</tr>
<tr>
<td>36.004</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[2][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n43_s/CIN</td>
</tr>
<tr>
<td>36.061</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[2][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n43_s/COUT</td>
</tr>
<tr>
<td>36.061</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[2][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n42_s/CIN</td>
</tr>
<tr>
<td>36.118</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[2][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n42_s/COUT</td>
</tr>
<tr>
<td>36.118</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[0][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n41_s/CIN</td>
</tr>
<tr>
<td>36.175</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[0][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n41_s/COUT</td>
</tr>
<tr>
<td>36.175</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[0][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n40_s/CIN</td>
</tr>
<tr>
<td>36.232</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[0][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n40_s/COUT</td>
</tr>
<tr>
<td>36.232</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[1][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n39_s/CIN</td>
</tr>
<tr>
<td>36.289</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[1][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n39_s/COUT</td>
</tr>
<tr>
<td>36.289</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[1][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n38_s/CIN</td>
</tr>
<tr>
<td>36.346</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[1][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n38_s/COUT</td>
</tr>
<tr>
<td>36.346</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[2][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n37_s/CIN</td>
</tr>
<tr>
<td>36.403</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[2][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n37_s/COUT</td>
</tr>
<tr>
<td>36.403</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[2][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n36_s/CIN</td>
</tr>
<tr>
<td>36.460</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[2][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n36_s/COUT</td>
</tr>
<tr>
<td>36.460</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[0][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n35_s/CIN</td>
</tr>
<tr>
<td>36.517</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[0][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n35_s/COUT</td>
</tr>
<tr>
<td>36.517</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[0][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n34_s/CIN</td>
</tr>
<tr>
<td>36.574</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[0][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n34_s/COUT</td>
</tr>
<tr>
<td>36.574</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[1][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n33_s/CIN</td>
</tr>
<tr>
<td>36.631</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[1][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n33_s/COUT</td>
</tr>
<tr>
<td>36.631</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[1][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n32_s/CIN</td>
</tr>
<tr>
<td>36.688</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[1][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n32_s/COUT</td>
</tr>
<tr>
<td>36.688</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[2][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n31_s/CIN</td>
</tr>
<tr>
<td>36.745</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[2][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n31_s/COUT</td>
</tr>
<tr>
<td>36.745</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[2][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n30_s/CIN</td>
</tr>
<tr>
<td>36.802</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[2][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n30_s/COUT</td>
</tr>
<tr>
<td>36.802</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C40[0][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n29_s/CIN</td>
</tr>
<tr>
<td>37.365</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C40[0][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n29_s/SUM</td>
</tr>
<tr>
<td>37.365</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C40[0][A]</td>
<td style=" font-weight:bold;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/add_out_47_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>62.500</td>
<td>62.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>64.588</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2438</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>64.832</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C40[0][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/add_out_47_s0/CLK</td>
</tr>
<tr>
<td>64.432</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C40[0][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/add_out_47_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>62.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.397, 38.241%; route: 21.178, 60.451%; tC2Q: 0.458, 1.308%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.124</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.308</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>64.432</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/dds_inst/DDS_LUT/dout_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/add_out_46_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2438</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C17[0][A]</td>
<td>adc/dds_inst/DDS_LUT/dout_r_5_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>62</td>
<td>R18C17[0][A]</td>
<td style=" font-weight:bold;">adc/dds_inst/DDS_LUT/dout_r_5_s0/Q</td>
</tr>
<tr>
<td>9.136</td>
<td>6.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C39[2][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s36/I2</td>
</tr>
<tr>
<td>10.235</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R4C39[2][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s36/F</td>
</tr>
<tr>
<td>12.381</td>
<td>2.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[1][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s22/I1</td>
</tr>
<tr>
<td>13.203</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R17C39[1][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s22/F</td>
</tr>
<tr>
<td>15.019</td>
<td>1.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C45[0][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_20_s13/I2</td>
</tr>
<tr>
<td>16.118</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C45[0][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_20_s13/F</td>
</tr>
<tr>
<td>17.609</td>
<td>1.491</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C45[2][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s16/I2</td>
</tr>
<tr>
<td>18.670</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R15C45[2][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s16/F</td>
</tr>
<tr>
<td>19.093</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C45[2][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s4/I0</td>
</tr>
<tr>
<td>19.915</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R15C45[2][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s4/F</td>
</tr>
<tr>
<td>21.400</td>
<td>1.485</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C43[2][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_24_s7/I3</td>
</tr>
<tr>
<td>22.432</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C43[2][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_24_s7/F</td>
</tr>
<tr>
<td>22.927</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C45[1][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_24_s4/I0</td>
</tr>
<tr>
<td>23.959</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C45[1][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_24_s4/F</td>
</tr>
<tr>
<td>25.248</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C38[2][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_25_s0/I0</td>
</tr>
<tr>
<td>26.347</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C38[2][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_25_s0/F</td>
</tr>
<tr>
<td>28.312</td>
<td>1.964</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C44[3][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[0]_25_s/I2</td>
</tr>
<tr>
<td>29.344</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C44[3][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[0]_25_s/F</td>
</tr>
<tr>
<td>31.446</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C39[2][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_26_s/I0</td>
</tr>
<tr>
<td>32.491</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C39[2][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_26_s/COUT</td>
</tr>
<tr>
<td>32.491</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C39[2][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_27_s/CIN</td>
</tr>
<tr>
<td>32.548</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C39[2][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_27_s/COUT</td>
</tr>
<tr>
<td>32.548</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C40[0][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_28_s/CIN</td>
</tr>
<tr>
<td>32.605</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C40[0][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_28_s/COUT</td>
</tr>
<tr>
<td>32.605</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C40[0][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_29_s/CIN</td>
</tr>
<tr>
<td>33.168</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C40[0][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_29_s/SUM</td>
</tr>
<tr>
<td>34.788</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[0][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n47_s/I0</td>
</tr>
<tr>
<td>35.833</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[0][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n47_s/COUT</td>
</tr>
<tr>
<td>35.833</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[0][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n46_s/CIN</td>
</tr>
<tr>
<td>35.890</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[0][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n46_s/COUT</td>
</tr>
<tr>
<td>35.890</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[1][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n45_s/CIN</td>
</tr>
<tr>
<td>35.947</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[1][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n45_s/COUT</td>
</tr>
<tr>
<td>35.947</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[1][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n44_s/CIN</td>
</tr>
<tr>
<td>36.004</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[1][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n44_s/COUT</td>
</tr>
<tr>
<td>36.004</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[2][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n43_s/CIN</td>
</tr>
<tr>
<td>36.061</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[2][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n43_s/COUT</td>
</tr>
<tr>
<td>36.061</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[2][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n42_s/CIN</td>
</tr>
<tr>
<td>36.118</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[2][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n42_s/COUT</td>
</tr>
<tr>
<td>36.118</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[0][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n41_s/CIN</td>
</tr>
<tr>
<td>36.175</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[0][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n41_s/COUT</td>
</tr>
<tr>
<td>36.175</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[0][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n40_s/CIN</td>
</tr>
<tr>
<td>36.232</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[0][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n40_s/COUT</td>
</tr>
<tr>
<td>36.232</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[1][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n39_s/CIN</td>
</tr>
<tr>
<td>36.289</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[1][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n39_s/COUT</td>
</tr>
<tr>
<td>36.289</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[1][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n38_s/CIN</td>
</tr>
<tr>
<td>36.346</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[1][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n38_s/COUT</td>
</tr>
<tr>
<td>36.346</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[2][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n37_s/CIN</td>
</tr>
<tr>
<td>36.403</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[2][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n37_s/COUT</td>
</tr>
<tr>
<td>36.403</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[2][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n36_s/CIN</td>
</tr>
<tr>
<td>36.460</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[2][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n36_s/COUT</td>
</tr>
<tr>
<td>36.460</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[0][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n35_s/CIN</td>
</tr>
<tr>
<td>36.517</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[0][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n35_s/COUT</td>
</tr>
<tr>
<td>36.517</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[0][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n34_s/CIN</td>
</tr>
<tr>
<td>36.574</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[0][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n34_s/COUT</td>
</tr>
<tr>
<td>36.574</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[1][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n33_s/CIN</td>
</tr>
<tr>
<td>36.631</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[1][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n33_s/COUT</td>
</tr>
<tr>
<td>36.631</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[1][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n32_s/CIN</td>
</tr>
<tr>
<td>36.688</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[1][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n32_s/COUT</td>
</tr>
<tr>
<td>36.688</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[2][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n31_s/CIN</td>
</tr>
<tr>
<td>36.745</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[2][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n31_s/COUT</td>
</tr>
<tr>
<td>36.745</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[2][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n30_s/CIN</td>
</tr>
<tr>
<td>37.308</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[2][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n30_s/SUM</td>
</tr>
<tr>
<td>37.308</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C39[2][B]</td>
<td style=" font-weight:bold;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/add_out_46_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>62.500</td>
<td>62.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>64.588</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2438</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>64.832</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C39[2][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/add_out_46_s0/CLK</td>
</tr>
<tr>
<td>64.432</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C39[2][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/add_out_46_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>62.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.340, 38.140%; route: 21.178, 60.549%; tC2Q: 0.458, 1.310%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.181</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.251</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>64.432</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/dds_inst/DDS_LUT/dout_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/add_out_45_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2438</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C17[0][A]</td>
<td>adc/dds_inst/DDS_LUT/dout_r_5_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>62</td>
<td>R18C17[0][A]</td>
<td style=" font-weight:bold;">adc/dds_inst/DDS_LUT/dout_r_5_s0/Q</td>
</tr>
<tr>
<td>9.136</td>
<td>6.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C39[2][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s36/I2</td>
</tr>
<tr>
<td>10.235</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R4C39[2][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s36/F</td>
</tr>
<tr>
<td>12.381</td>
<td>2.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[1][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s22/I1</td>
</tr>
<tr>
<td>13.203</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R17C39[1][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s22/F</td>
</tr>
<tr>
<td>15.019</td>
<td>1.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C45[0][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_20_s13/I2</td>
</tr>
<tr>
<td>16.118</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C45[0][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_20_s13/F</td>
</tr>
<tr>
<td>17.609</td>
<td>1.491</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C45[2][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s16/I2</td>
</tr>
<tr>
<td>18.670</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R15C45[2][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s16/F</td>
</tr>
<tr>
<td>19.093</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C45[2][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s4/I0</td>
</tr>
<tr>
<td>19.915</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R15C45[2][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s4/F</td>
</tr>
<tr>
<td>21.400</td>
<td>1.485</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C43[2][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_24_s7/I3</td>
</tr>
<tr>
<td>22.432</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C43[2][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_24_s7/F</td>
</tr>
<tr>
<td>22.927</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C45[1][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_24_s4/I0</td>
</tr>
<tr>
<td>23.959</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C45[1][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_24_s4/F</td>
</tr>
<tr>
<td>25.248</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C38[2][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_25_s0/I0</td>
</tr>
<tr>
<td>26.347</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C38[2][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_25_s0/F</td>
</tr>
<tr>
<td>28.312</td>
<td>1.964</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C44[3][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[0]_25_s/I2</td>
</tr>
<tr>
<td>29.344</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C44[3][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[0]_25_s/F</td>
</tr>
<tr>
<td>31.446</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C39[2][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_26_s/I0</td>
</tr>
<tr>
<td>32.491</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C39[2][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_26_s/COUT</td>
</tr>
<tr>
<td>32.491</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C39[2][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_27_s/CIN</td>
</tr>
<tr>
<td>32.548</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C39[2][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_27_s/COUT</td>
</tr>
<tr>
<td>32.548</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C40[0][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_28_s/CIN</td>
</tr>
<tr>
<td>32.605</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C40[0][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_28_s/COUT</td>
</tr>
<tr>
<td>32.605</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C40[0][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_29_s/CIN</td>
</tr>
<tr>
<td>33.168</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C40[0][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_29_s/SUM</td>
</tr>
<tr>
<td>34.788</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[0][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n47_s/I0</td>
</tr>
<tr>
<td>35.833</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[0][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n47_s/COUT</td>
</tr>
<tr>
<td>35.833</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[0][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n46_s/CIN</td>
</tr>
<tr>
<td>35.890</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[0][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n46_s/COUT</td>
</tr>
<tr>
<td>35.890</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[1][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n45_s/CIN</td>
</tr>
<tr>
<td>35.947</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[1][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n45_s/COUT</td>
</tr>
<tr>
<td>35.947</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[1][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n44_s/CIN</td>
</tr>
<tr>
<td>36.004</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[1][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n44_s/COUT</td>
</tr>
<tr>
<td>36.004</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[2][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n43_s/CIN</td>
</tr>
<tr>
<td>36.061</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[2][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n43_s/COUT</td>
</tr>
<tr>
<td>36.061</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[2][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n42_s/CIN</td>
</tr>
<tr>
<td>36.118</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[2][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n42_s/COUT</td>
</tr>
<tr>
<td>36.118</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[0][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n41_s/CIN</td>
</tr>
<tr>
<td>36.175</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[0][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n41_s/COUT</td>
</tr>
<tr>
<td>36.175</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[0][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n40_s/CIN</td>
</tr>
<tr>
<td>36.232</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[0][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n40_s/COUT</td>
</tr>
<tr>
<td>36.232</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[1][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n39_s/CIN</td>
</tr>
<tr>
<td>36.289</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[1][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n39_s/COUT</td>
</tr>
<tr>
<td>36.289</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[1][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n38_s/CIN</td>
</tr>
<tr>
<td>36.346</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[1][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n38_s/COUT</td>
</tr>
<tr>
<td>36.346</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[2][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n37_s/CIN</td>
</tr>
<tr>
<td>36.403</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[2][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n37_s/COUT</td>
</tr>
<tr>
<td>36.403</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[2][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n36_s/CIN</td>
</tr>
<tr>
<td>36.460</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[2][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n36_s/COUT</td>
</tr>
<tr>
<td>36.460</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[0][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n35_s/CIN</td>
</tr>
<tr>
<td>36.517</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[0][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n35_s/COUT</td>
</tr>
<tr>
<td>36.517</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[0][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n34_s/CIN</td>
</tr>
<tr>
<td>36.574</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[0][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n34_s/COUT</td>
</tr>
<tr>
<td>36.574</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[1][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n33_s/CIN</td>
</tr>
<tr>
<td>36.631</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[1][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n33_s/COUT</td>
</tr>
<tr>
<td>36.631</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[1][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n32_s/CIN</td>
</tr>
<tr>
<td>36.688</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[1][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n32_s/COUT</td>
</tr>
<tr>
<td>36.688</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[2][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n31_s/CIN</td>
</tr>
<tr>
<td>37.251</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[2][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n31_s/SUM</td>
</tr>
<tr>
<td>37.251</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C39[2][A]</td>
<td style=" font-weight:bold;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/add_out_45_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>62.500</td>
<td>62.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>64.588</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2438</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>64.832</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C39[2][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/add_out_45_s0/CLK</td>
</tr>
<tr>
<td>64.432</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C39[2][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/add_out_45_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>62.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.283, 38.039%; route: 21.178, 60.648%; tC2Q: 0.458, 1.313%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.238</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.194</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>64.432</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/dds_inst/DDS_LUT/dout_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/add_out_44_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2438</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C17[0][A]</td>
<td>adc/dds_inst/DDS_LUT/dout_r_5_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>62</td>
<td>R18C17[0][A]</td>
<td style=" font-weight:bold;">adc/dds_inst/DDS_LUT/dout_r_5_s0/Q</td>
</tr>
<tr>
<td>9.136</td>
<td>6.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C39[2][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s36/I2</td>
</tr>
<tr>
<td>10.235</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R4C39[2][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s36/F</td>
</tr>
<tr>
<td>12.381</td>
<td>2.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[1][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s22/I1</td>
</tr>
<tr>
<td>13.203</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R17C39[1][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s22/F</td>
</tr>
<tr>
<td>15.019</td>
<td>1.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C45[0][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_20_s13/I2</td>
</tr>
<tr>
<td>16.118</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C45[0][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_20_s13/F</td>
</tr>
<tr>
<td>17.609</td>
<td>1.491</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C45[2][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s16/I2</td>
</tr>
<tr>
<td>18.670</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R15C45[2][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s16/F</td>
</tr>
<tr>
<td>19.093</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C45[2][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s4/I0</td>
</tr>
<tr>
<td>19.915</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R15C45[2][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s4/F</td>
</tr>
<tr>
<td>21.400</td>
<td>1.485</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C43[2][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_24_s7/I3</td>
</tr>
<tr>
<td>22.432</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C43[2][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_24_s7/F</td>
</tr>
<tr>
<td>22.927</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C45[1][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_24_s4/I0</td>
</tr>
<tr>
<td>23.959</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C45[1][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_24_s4/F</td>
</tr>
<tr>
<td>25.248</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C38[2][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_25_s0/I0</td>
</tr>
<tr>
<td>26.347</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C38[2][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_25_s0/F</td>
</tr>
<tr>
<td>28.312</td>
<td>1.964</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C44[3][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[0]_25_s/I2</td>
</tr>
<tr>
<td>29.344</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C44[3][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[0]_25_s/F</td>
</tr>
<tr>
<td>31.446</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C39[2][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_26_s/I0</td>
</tr>
<tr>
<td>32.491</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C39[2][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_26_s/COUT</td>
</tr>
<tr>
<td>32.491</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C39[2][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_27_s/CIN</td>
</tr>
<tr>
<td>32.548</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C39[2][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_27_s/COUT</td>
</tr>
<tr>
<td>32.548</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C40[0][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_28_s/CIN</td>
</tr>
<tr>
<td>32.605</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C40[0][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_28_s/COUT</td>
</tr>
<tr>
<td>32.605</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C40[0][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_29_s/CIN</td>
</tr>
<tr>
<td>33.168</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C40[0][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_29_s/SUM</td>
</tr>
<tr>
<td>34.788</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[0][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n47_s/I0</td>
</tr>
<tr>
<td>35.833</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[0][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n47_s/COUT</td>
</tr>
<tr>
<td>35.833</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[0][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n46_s/CIN</td>
</tr>
<tr>
<td>35.890</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[0][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n46_s/COUT</td>
</tr>
<tr>
<td>35.890</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[1][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n45_s/CIN</td>
</tr>
<tr>
<td>35.947</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[1][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n45_s/COUT</td>
</tr>
<tr>
<td>35.947</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[1][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n44_s/CIN</td>
</tr>
<tr>
<td>36.004</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[1][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n44_s/COUT</td>
</tr>
<tr>
<td>36.004</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[2][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n43_s/CIN</td>
</tr>
<tr>
<td>36.061</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[2][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n43_s/COUT</td>
</tr>
<tr>
<td>36.061</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[2][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n42_s/CIN</td>
</tr>
<tr>
<td>36.118</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[2][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n42_s/COUT</td>
</tr>
<tr>
<td>36.118</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[0][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n41_s/CIN</td>
</tr>
<tr>
<td>36.175</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[0][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n41_s/COUT</td>
</tr>
<tr>
<td>36.175</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[0][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n40_s/CIN</td>
</tr>
<tr>
<td>36.232</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[0][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n40_s/COUT</td>
</tr>
<tr>
<td>36.232</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[1][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n39_s/CIN</td>
</tr>
<tr>
<td>36.289</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[1][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n39_s/COUT</td>
</tr>
<tr>
<td>36.289</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[1][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n38_s/CIN</td>
</tr>
<tr>
<td>36.346</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[1][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n38_s/COUT</td>
</tr>
<tr>
<td>36.346</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[2][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n37_s/CIN</td>
</tr>
<tr>
<td>36.403</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[2][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n37_s/COUT</td>
</tr>
<tr>
<td>36.403</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[2][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n36_s/CIN</td>
</tr>
<tr>
<td>36.460</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[2][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n36_s/COUT</td>
</tr>
<tr>
<td>36.460</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[0][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n35_s/CIN</td>
</tr>
<tr>
<td>36.517</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[0][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n35_s/COUT</td>
</tr>
<tr>
<td>36.517</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[0][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n34_s/CIN</td>
</tr>
<tr>
<td>36.574</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[0][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n34_s/COUT</td>
</tr>
<tr>
<td>36.574</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[1][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n33_s/CIN</td>
</tr>
<tr>
<td>36.631</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[1][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n33_s/COUT</td>
</tr>
<tr>
<td>36.631</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[1][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n32_s/CIN</td>
</tr>
<tr>
<td>37.194</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[1][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n32_s/SUM</td>
</tr>
<tr>
<td>37.194</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C39[1][B]</td>
<td style=" font-weight:bold;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/add_out_44_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>62.500</td>
<td>62.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>64.588</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2438</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>64.832</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C39[1][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/add_out_44_s0/CLK</td>
</tr>
<tr>
<td>64.432</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C39[1][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/add_out_44_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>62.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.226, 37.938%; route: 21.178, 60.747%; tC2Q: 0.458, 1.315%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.295</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.137</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>64.432</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/dds_inst/DDS_LUT/dout_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/add_out_43_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2438</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C17[0][A]</td>
<td>adc/dds_inst/DDS_LUT/dout_r_5_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>62</td>
<td>R18C17[0][A]</td>
<td style=" font-weight:bold;">adc/dds_inst/DDS_LUT/dout_r_5_s0/Q</td>
</tr>
<tr>
<td>9.136</td>
<td>6.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C39[2][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s36/I2</td>
</tr>
<tr>
<td>10.235</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R4C39[2][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s36/F</td>
</tr>
<tr>
<td>12.381</td>
<td>2.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[1][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s22/I1</td>
</tr>
<tr>
<td>13.203</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R17C39[1][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s22/F</td>
</tr>
<tr>
<td>15.019</td>
<td>1.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C45[0][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_20_s13/I2</td>
</tr>
<tr>
<td>16.118</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C45[0][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_20_s13/F</td>
</tr>
<tr>
<td>17.609</td>
<td>1.491</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C45[2][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s16/I2</td>
</tr>
<tr>
<td>18.670</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R15C45[2][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s16/F</td>
</tr>
<tr>
<td>19.093</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C45[2][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s4/I0</td>
</tr>
<tr>
<td>19.915</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R15C45[2][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_31_s4/F</td>
</tr>
<tr>
<td>21.400</td>
<td>1.485</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C43[2][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_24_s7/I3</td>
</tr>
<tr>
<td>22.432</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C43[2][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_24_s7/F</td>
</tr>
<tr>
<td>22.927</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C45[1][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_24_s4/I0</td>
</tr>
<tr>
<td>23.959</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C45[1][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_24_s4/F</td>
</tr>
<tr>
<td>25.248</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C38[2][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_25_s0/I0</td>
</tr>
<tr>
<td>26.347</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C38[2][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[1]_25_s0/F</td>
</tr>
<tr>
<td>28.312</td>
<td>1.964</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C44[3][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[0]_25_s/I2</td>
</tr>
<tr>
<td>29.344</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C44[3][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/gen_layer2[0].compressor42_inst/cpr_o_l2[0]_25_s/F</td>
</tr>
<tr>
<td>31.446</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C39[2][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_26_s/I0</td>
</tr>
<tr>
<td>32.491</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C39[2][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_26_s/COUT</td>
</tr>
<tr>
<td>32.491</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C39[2][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_27_s/CIN</td>
</tr>
<tr>
<td>32.548</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C39[2][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_27_s/COUT</td>
</tr>
<tr>
<td>32.548</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C40[0][A]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_28_s/CIN</td>
</tr>
<tr>
<td>32.605</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C40[0][A]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_28_s/COUT</td>
</tr>
<tr>
<td>32.605</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C40[0][B]</td>
<td>mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_29_s/CIN</td>
</tr>
<tr>
<td>33.168</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C40[0][B]</td>
<td style=" background: #97FFFF;">mixer_i/integer_multiplier_inst/integer_multiplier_LUT_inst/product_d_29_s/SUM</td>
</tr>
<tr>
<td>34.788</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[0][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n47_s/I0</td>
</tr>
<tr>
<td>35.833</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[0][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n47_s/COUT</td>
</tr>
<tr>
<td>35.833</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[0][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n46_s/CIN</td>
</tr>
<tr>
<td>35.890</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[0][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n46_s/COUT</td>
</tr>
<tr>
<td>35.890</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[1][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n45_s/CIN</td>
</tr>
<tr>
<td>35.947</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[1][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n45_s/COUT</td>
</tr>
<tr>
<td>35.947</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[1][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n44_s/CIN</td>
</tr>
<tr>
<td>36.004</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[1][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n44_s/COUT</td>
</tr>
<tr>
<td>36.004</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[2][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n43_s/CIN</td>
</tr>
<tr>
<td>36.061</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[2][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n43_s/COUT</td>
</tr>
<tr>
<td>36.061</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C37[2][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n42_s/CIN</td>
</tr>
<tr>
<td>36.118</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[2][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n42_s/COUT</td>
</tr>
<tr>
<td>36.118</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[0][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n41_s/CIN</td>
</tr>
<tr>
<td>36.175</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[0][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n41_s/COUT</td>
</tr>
<tr>
<td>36.175</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[0][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n40_s/CIN</td>
</tr>
<tr>
<td>36.232</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[0][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n40_s/COUT</td>
</tr>
<tr>
<td>36.232</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[1][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n39_s/CIN</td>
</tr>
<tr>
<td>36.289</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[1][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n39_s/COUT</td>
</tr>
<tr>
<td>36.289</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[1][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n38_s/CIN</td>
</tr>
<tr>
<td>36.346</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[1][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n38_s/COUT</td>
</tr>
<tr>
<td>36.346</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[2][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n37_s/CIN</td>
</tr>
<tr>
<td>36.403</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[2][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n37_s/COUT</td>
</tr>
<tr>
<td>36.403</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[2][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n36_s/CIN</td>
</tr>
<tr>
<td>36.460</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[2][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n36_s/COUT</td>
</tr>
<tr>
<td>36.460</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[0][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n35_s/CIN</td>
</tr>
<tr>
<td>36.517</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[0][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n35_s/COUT</td>
</tr>
<tr>
<td>36.517</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[0][B]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n34_s/CIN</td>
</tr>
<tr>
<td>36.574</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[0][B]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n34_s/COUT</td>
</tr>
<tr>
<td>36.574</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C39[1][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n33_s/CIN</td>
</tr>
<tr>
<td>37.137</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[1][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/n33_s/SUM</td>
</tr>
<tr>
<td>37.137</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C39[1][A]</td>
<td style=" font-weight:bold;">cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/add_out_43_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>62.500</td>
<td>62.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>64.588</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2438</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>64.832</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C39[1][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/add_out_43_s0/CLK</td>
</tr>
<tr>
<td>64.432</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C39[1][A]</td>
<td>cic_filter_i/cic_filter_inst/integrator[0].integrator_inst/add_out_43_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>62.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.169, 37.836%; route: 21.178, 60.847%; tC2Q: 0.458, 1.317%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.552</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.141</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>cic_filter_i/cic_filter_inst/down_sample_inst/buffer_out_27_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cic_filter_i/cic_filter_inst/comb[0].comb_inst/buff_delay[0]_0_s22</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2438</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[2][A]</td>
<td>cic_filter_i/cic_filter_inst/down_sample_inst/buffer_out_27_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R13C31[2][A]</td>
<td style=" font-weight:bold;">cic_filter_i/cic_filter_inst/down_sample_inst/buffer_out_27_s0/Q</td>
</tr>
<tr>
<td>2.141</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31</td>
<td style=" font-weight:bold;">cic_filter_i/cic_filter_inst/comb[0].comb_inst/buff_delay[0]_0_s22/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2438</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31</td>
<td>cic_filter_i/cic_filter_inst/comb[0].comb_inst/buff_delay[0]_0_s22/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C31</td>
<td>cic_filter_i/cic_filter_inst/comb[0].comb_inst/buff_delay[0]_0_s22</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 40.960%; tC2Q: 0.333, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.555</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.144</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>cic_filter_q/cic_filter_inst/down_sample_inst/buffer_out_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cic_filter_q/cic_filter_inst/comb[0].comb_inst/buff_delay[0]_0_s22</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2438</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C3[0][A]</td>
<td>cic_filter_q/cic_filter_inst/down_sample_inst/buffer_out_24_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R7C3[0][A]</td>
<td style=" font-weight:bold;">cic_filter_q/cic_filter_inst/down_sample_inst/buffer_out_24_s0/Q</td>
</tr>
<tr>
<td>2.144</td>
<td>0.234</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C3</td>
<td style=" font-weight:bold;">cic_filter_q/cic_filter_inst/comb[0].comb_inst/buff_delay[0]_0_s22/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2438</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C3</td>
<td>cic_filter_q/cic_filter_inst/comb[0].comb_inst/buff_delay[0]_0_s22/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C3</td>
<td>cic_filter_q/cic_filter_inst/comb[0].comb_inst/buff_delay[0]_0_s22</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.234, 41.295%; tC2Q: 0.333, 58.705%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.555</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.144</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>cic_filter_i/cic_filter_inst/down_sample_inst/buffer_out_26_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cic_filter_i/cic_filter_inst/comb[0].comb_inst/buff_delay[0]_0_s22</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2438</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[1][A]</td>
<td>cic_filter_i/cic_filter_inst/down_sample_inst/buffer_out_26_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R13C31[1][A]</td>
<td style=" font-weight:bold;">cic_filter_i/cic_filter_inst/down_sample_inst/buffer_out_26_s0/Q</td>
</tr>
<tr>
<td>2.144</td>
<td>0.234</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31</td>
<td style=" font-weight:bold;">cic_filter_i/cic_filter_inst/comb[0].comb_inst/buff_delay[0]_0_s22/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2438</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31</td>
<td>cic_filter_i/cic_filter_inst/comb[0].comb_inst/buff_delay[0]_0_s22/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C31</td>
<td>cic_filter_i/cic_filter_inst/comb[0].comb_inst/buff_delay[0]_0_s22</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.234, 41.295%; tC2Q: 0.333, 58.705%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.555</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.144</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>cic_filter_i/cic_filter_inst/down_sample_inst/buffer_out_25_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cic_filter_i/cic_filter_inst/comb[0].comb_inst/buff_delay[0]_0_s22</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2438</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[1][B]</td>
<td>cic_filter_i/cic_filter_inst/down_sample_inst/buffer_out_25_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R13C31[1][B]</td>
<td style=" font-weight:bold;">cic_filter_i/cic_filter_inst/down_sample_inst/buffer_out_25_s0/Q</td>
</tr>
<tr>
<td>2.144</td>
<td>0.234</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31</td>
<td style=" font-weight:bold;">cic_filter_i/cic_filter_inst/comb[0].comb_inst/buff_delay[0]_0_s22/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2438</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31</td>
<td>cic_filter_i/cic_filter_inst/comb[0].comb_inst/buff_delay[0]_0_s22/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C31</td>
<td>cic_filter_i/cic_filter_inst/comb[0].comb_inst/buff_delay[0]_0_s22</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.234, 41.295%; tC2Q: 0.333, 58.705%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.555</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.144</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>cic_filter_i/cic_filter_inst/down_sample_inst/buffer_out_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cic_filter_i/cic_filter_inst/comb[0].comb_inst/buff_delay[0]_0_s22</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2438</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[2][B]</td>
<td>cic_filter_i/cic_filter_inst/down_sample_inst/buffer_out_24_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R13C31[2][B]</td>
<td style=" font-weight:bold;">cic_filter_i/cic_filter_inst/down_sample_inst/buffer_out_24_s0/Q</td>
</tr>
<tr>
<td>2.144</td>
<td>0.234</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31</td>
<td style=" font-weight:bold;">cic_filter_i/cic_filter_inst/comb[0].comb_inst/buff_delay[0]_0_s22/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2438</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31</td>
<td>cic_filter_i/cic_filter_inst/comb[0].comb_inst/buff_delay[0]_0_s22/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C31</td>
<td>cic_filter_i/cic_filter_inst/comb[0].comb_inst/buff_delay[0]_0_s22</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.234, 41.295%; tC2Q: 0.333, 58.705%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.563</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/dds_inst/PhaseAdder/load_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc/dds_inst/PhaseAdder/seed_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2438</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C16[0][A]</td>
<td>adc/dds_inst/PhaseAdder/load_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>28</td>
<td>R23C16[0][A]</td>
<td style=" font-weight:bold;">adc/dds_inst/PhaseAdder/load_s0/Q</td>
</tr>
<tr>
<td>2.152</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C16[1][A]</td>
<td style=" font-weight:bold;">adc/dds_inst/PhaseAdder/seed_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2438</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C16[1][A]</td>
<td>adc/dds_inst/PhaseAdder/seed_0_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C16[1][A]</td>
<td>adc/dds_inst/PhaseAdder/seed_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 42.092%; tC2Q: 0.333, 57.908%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.587</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.176</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>cic_filter_q/cic_filter_inst/down_sample_inst/buffer_out_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cic_filter_q/cic_filter_inst/comb[0].comb_inst/buff_delay[0]_0_s10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2438</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[0][B]</td>
<td>cic_filter_q/cic_filter_inst/down_sample_inst/buffer_out_0_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R8C4[0][B]</td>
<td style=" font-weight:bold;">cic_filter_q/cic_filter_inst/down_sample_inst/buffer_out_0_s0/Q</td>
</tr>
<tr>
<td>2.176</td>
<td>0.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C4</td>
<td style=" font-weight:bold;">cic_filter_q/cic_filter_inst/comb[0].comb_inst/buff_delay[0]_0_s10/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2438</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C4</td>
<td>cic_filter_q/cic_filter_inst/comb[0].comb_inst/buff_delay[0]_0_s10/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C4</td>
<td>cic_filter_q/cic_filter_inst/comb[0].comb_inst/buff_delay[0]_0_s10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.266, 44.393%; tC2Q: 0.333, 55.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.587</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.176</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>cic_filter_i/cic_filter_inst/comb[0].comb_inst/comb_out_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cic_filter_i/cic_filter_inst/comb[1].comb_inst/buff_delay[0]_0_s12</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2438</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C29[2][B]</td>
<td>cic_filter_i/cic_filter_inst/comb[0].comb_inst/comb_out_5_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R12C29[2][B]</td>
<td style=" font-weight:bold;">cic_filter_i/cic_filter_inst/comb[0].comb_inst/comb_out_5_s0/Q</td>
</tr>
<tr>
<td>2.176</td>
<td>0.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29</td>
<td style=" font-weight:bold;">cic_filter_i/cic_filter_inst/comb[1].comb_inst/buff_delay[0]_0_s12/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2438</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29</td>
<td>cic_filter_i/cic_filter_inst/comb[1].comb_inst/buff_delay[0]_0_s12/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C29</td>
<td>cic_filter_i/cic_filter_inst/comb[1].comb_inst/buff_delay[0]_0_s12</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.266, 44.393%; tC2Q: 0.333, 55.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.598</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.188</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>cic_filter_i/cic_filter_inst/comb[3].comb_inst/buff_delay[0]_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cic_filter_i/cic_filter_inst/comb[3].comb_inst/buff_delay[0]_0_s14</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2438</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[0][A]</td>
<td>cic_filter_i/cic_filter_inst/comb[3].comb_inst/buff_delay[0]_0_s2/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R16C26[0][A]</td>
<td style=" font-weight:bold;">cic_filter_i/cic_filter_inst/comb[3].comb_inst/buff_delay[0]_0_s2/Q</td>
</tr>
<tr>
<td>2.188</td>
<td>0.278</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26</td>
<td style=" font-weight:bold;">cic_filter_i/cic_filter_inst/comb[3].comb_inst/buff_delay[0]_0_s14/AD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2438</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26</td>
<td>cic_filter_i/cic_filter_inst/comb[3].comb_inst/buff_delay[0]_0_s14/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C26</td>
<td>cic_filter_i/cic_filter_inst/comb[3].comb_inst/buff_delay[0]_0_s14</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.278, 45.438%; tC2Q: 0.333, 54.562%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.601</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.190</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>cic_filter_q/cic_filter_inst/comb[3].comb_inst/buff_delay[0]_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cic_filter_q/cic_filter_inst/comb[3].comb_inst/buff_delay[0]_0_s10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2438</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[1][B]</td>
<td>cic_filter_q/cic_filter_inst/comb[3].comb_inst/buff_delay[0]_0_s2/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>37</td>
<td>R12C14[1][B]</td>
<td style=" font-weight:bold;">cic_filter_q/cic_filter_inst/comb[3].comb_inst/buff_delay[0]_0_s2/Q</td>
</tr>
<tr>
<td>2.190</td>
<td>0.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14</td>
<td style=" font-weight:bold;">cic_filter_q/cic_filter_inst/comb[3].comb_inst/buff_delay[0]_0_s10/AD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2438</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14</td>
<td>cic_filter_q/cic_filter_inst/comb[3].comb_inst/buff_delay[0]_0_s10/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C14</td>
<td>cic_filter_q/cic_filter_inst/comb[3].comb_inst/buff_delay[0]_0_s10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.280, 45.695%; tC2Q: 0.333, 54.305%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.614</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.203</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>cic_filter_i/cic_filter_inst/comb[0].comb_inst/buff_delay[0]_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cic_filter_i/cic_filter_inst/comb[0].comb_inst/buff_delay[0]_0_s12</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2438</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C33[2][B]</td>
<td>cic_filter_i/cic_filter_inst/comb[0].comb_inst/buff_delay[0]_0_s2/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>37</td>
<td>R17C33[2][B]</td>
<td style=" font-weight:bold;">cic_filter_i/cic_filter_inst/comb[0].comb_inst/buff_delay[0]_0_s2/Q</td>
</tr>
<tr>
<td>2.203</td>
<td>0.293</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C33</td>
<td style=" font-weight:bold;">cic_filter_i/cic_filter_inst/comb[0].comb_inst/buff_delay[0]_0_s12/AD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2438</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C33</td>
<td>cic_filter_i/cic_filter_inst/comb[0].comb_inst/buff_delay[0]_0_s12/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C33</td>
<td>cic_filter_i/cic_filter_inst/comb[0].comb_inst/buff_delay[0]_0_s12</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.293, 46.773%; tC2Q: 0.333, 53.227%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.639</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.141</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.502</td>
</tr>
<tr>
<td class="label">From</td>
<td>vfo/dds_ii_inst/u_dds_lut_table/pre_addr_dx[7]_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vfo/dds_ii_inst/u_dds_taylor_corr/dds10_multi/mult18x18_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2438</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C25[1][B]</td>
<td>vfo/dds_ii_inst/u_dds_lut_table/pre_addr_dx[7]_12_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R20C25[1][B]</td>
<td style=" font-weight:bold;">vfo/dds_ii_inst/u_dds_lut_table/pre_addr_dx[7]_12_s0/Q</td>
</tr>
<tr>
<td>2.141</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td style=" font-weight:bold;">vfo/dds_ii_inst/u_dds_taylor_corr/dds10_multi/mult18x18_inst/A[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2438</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td>vfo/dds_ii_inst/u_dds_taylor_corr/dds10_multi/mult18x18_inst/CLK</td>
</tr>
<tr>
<td>1.502</td>
<td>-0.075</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td>vfo/dds_ii_inst/u_dds_taylor_corr/dds10_multi/mult18x18_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 40.960%; tC2Q: 0.333, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.639</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.141</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.502</td>
</tr>
<tr>
<td class="label">From</td>
<td>vfo/dds_ii_inst/u_dds_lut_table/pre_addr_dx[7]_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vfo/dds_ii_inst/u_dds_taylor_corr/dds10_multi/mult18x18_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2438</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C24[0][A]</td>
<td>vfo/dds_ii_inst/u_dds_lut_table/pre_addr_dx[7]_6_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R20C24[0][A]</td>
<td style=" font-weight:bold;">vfo/dds_ii_inst/u_dds_lut_table/pre_addr_dx[7]_6_s0/Q</td>
</tr>
<tr>
<td>2.141</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td style=" font-weight:bold;">vfo/dds_ii_inst/u_dds_taylor_corr/dds10_multi/mult18x18_inst/A[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2438</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td>vfo/dds_ii_inst/u_dds_taylor_corr/dds10_multi/mult18x18_inst/CLK</td>
</tr>
<tr>
<td>1.502</td>
<td>-0.075</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td>vfo/dds_ii_inst/u_dds_taylor_corr/dds10_multi/mult18x18_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 40.960%; tC2Q: 0.333, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.639</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.141</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.502</td>
</tr>
<tr>
<td class="label">From</td>
<td>vfo/dds_ii_inst/u_dds_lut_table/pre_addr_dx[7]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vfo/dds_ii_inst/u_dds_taylor_corr/dds10_multi/mult18x18_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2438</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C23[0][A]</td>
<td>vfo/dds_ii_inst/u_dds_lut_table/pre_addr_dx[7]_0_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R20C23[0][A]</td>
<td style=" font-weight:bold;">vfo/dds_ii_inst/u_dds_lut_table/pre_addr_dx[7]_0_s0/Q</td>
</tr>
<tr>
<td>2.141</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td style=" font-weight:bold;">vfo/dds_ii_inst/u_dds_taylor_corr/dds10_multi/mult18x18_inst/A[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2438</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td>vfo/dds_ii_inst/u_dds_taylor_corr/dds10_multi/mult18x18_inst/CLK</td>
</tr>
<tr>
<td>1.502</td>
<td>-0.075</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td>vfo/dds_ii_inst/u_dds_taylor_corr/dds10_multi/mult18x18_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 40.960%; tC2Q: 0.333, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.662</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.161</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.499</td>
</tr>
<tr>
<td class="label">From</td>
<td>vfo/dds_ii_inst/u_dds_taylor_corr/r1_sine_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vfo/dds_ii_inst/u_dds_taylor_corr/dds2_multi/mult36x36_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2438</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[2][A]</td>
<td>vfo/dds_ii_inst/u_dds_taylor_corr/r1_sine_19_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R20C35[2][A]</td>
<td style=" font-weight:bold;">vfo/dds_ii_inst/u_dds_taylor_corr/r1_sine_19_s0/Q</td>
</tr>
<tr>
<td>2.161</td>
<td>0.251</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[3]</td>
<td style=" font-weight:bold;">vfo/dds_ii_inst/u_dds_taylor_corr/dds2_multi/mult36x36_inst/B[22]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2438</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[3]</td>
<td>vfo/dds_ii_inst/u_dds_taylor_corr/dds2_multi/mult36x36_inst/CLK</td>
</tr>
<tr>
<td>1.499</td>
<td>-0.077</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>DSP_R19[3]</td>
<td>vfo/dds_ii_inst/u_dds_taylor_corr/dds2_multi/mult36x36_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.251, 42.974%; tC2Q: 0.333, 57.026%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.662</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.161</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.499</td>
</tr>
<tr>
<td class="label">From</td>
<td>vfo/dds_ii_inst/u_dds_taylor_corr/r1_sine_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vfo/dds_ii_inst/u_dds_taylor_corr/dds2_multi/mult36x36_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2438</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[2][A]</td>
<td>vfo/dds_ii_inst/u_dds_taylor_corr/r1_sine_19_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R20C35[2][A]</td>
<td style=" font-weight:bold;">vfo/dds_ii_inst/u_dds_taylor_corr/r1_sine_19_s0/Q</td>
</tr>
<tr>
<td>2.161</td>
<td>0.251</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[3]</td>
<td style=" font-weight:bold;">vfo/dds_ii_inst/u_dds_taylor_corr/dds2_multi/mult36x36_inst/B[21]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2438</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[3]</td>
<td>vfo/dds_ii_inst/u_dds_taylor_corr/dds2_multi/mult36x36_inst/CLK</td>
</tr>
<tr>
<td>1.499</td>
<td>-0.077</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>DSP_R19[3]</td>
<td>vfo/dds_ii_inst/u_dds_taylor_corr/dds2_multi/mult36x36_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.251, 42.974%; tC2Q: 0.333, 57.026%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.675</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.175</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.500</td>
</tr>
<tr>
<td class="label">From</td>
<td>vfo/dds_ii_inst/u_dds_lut_table/pre_addr_dx[7]_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vfo/dds_ii_inst/u_dds_taylor_corr/dds10_multi/mult18x18_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2438</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C23[2][B]</td>
<td>vfo/dds_ii_inst/u_dds_lut_table/pre_addr_dx[7]_4_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R21C23[2][B]</td>
<td style=" font-weight:bold;">vfo/dds_ii_inst/u_dds_lut_table/pre_addr_dx[7]_4_s0/Q</td>
</tr>
<tr>
<td>2.175</td>
<td>0.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td style=" font-weight:bold;">vfo/dds_ii_inst/u_dds_taylor_corr/dds10_multi/mult18x18_inst/A[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2438</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td>vfo/dds_ii_inst/u_dds_taylor_corr/dds10_multi/mult18x18_inst/CLK</td>
</tr>
<tr>
<td>1.500</td>
<td>-0.076</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td>vfo/dds_ii_inst/u_dds_taylor_corr/dds10_multi/mult18x18_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.265, 44.283%; tC2Q: 0.333, 55.717%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.675</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.177</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.502</td>
</tr>
<tr>
<td class="label">From</td>
<td>vfo/dds_ii_inst/u_dds_taylor_corr/r1_sine_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vfo/dds_ii_inst/u_dds_taylor_corr/dds2_multi/mult36x36_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2438</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C34[0][A]</td>
<td>vfo/dds_ii_inst/u_dds_taylor_corr/r1_sine_15_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R21C34[0][A]</td>
<td style=" font-weight:bold;">vfo/dds_ii_inst/u_dds_taylor_corr/r1_sine_15_s0/Q</td>
</tr>
<tr>
<td>2.177</td>
<td>0.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[3]</td>
<td style=" font-weight:bold;">vfo/dds_ii_inst/u_dds_taylor_corr/dds2_multi/mult36x36_inst/B[15]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2438</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[3]</td>
<td>vfo/dds_ii_inst/u_dds_taylor_corr/dds2_multi/mult36x36_inst/CLK</td>
</tr>
<tr>
<td>1.502</td>
<td>-0.075</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>DSP_R19[3]</td>
<td>vfo/dds_ii_inst/u_dds_taylor_corr/dds2_multi/mult36x36_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.267, 44.502%; tC2Q: 0.333, 55.498%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.683</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.182</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.499</td>
</tr>
<tr>
<td class="label">From</td>
<td>vfo/dds_ii_inst/u_dds_taylor_corr/r1_sine_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vfo/dds_ii_inst/u_dds_taylor_corr/dds2_multi/mult36x36_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2438</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[2][A]</td>
<td>vfo/dds_ii_inst/u_dds_taylor_corr/r1_sine_19_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R20C35[2][A]</td>
<td style=" font-weight:bold;">vfo/dds_ii_inst/u_dds_taylor_corr/r1_sine_19_s0/Q</td>
</tr>
<tr>
<td>2.182</td>
<td>0.272</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[3]</td>
<td style=" font-weight:bold;">vfo/dds_ii_inst/u_dds_taylor_corr/dds2_multi/mult36x36_inst/B[23]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2438</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[3]</td>
<td>vfo/dds_ii_inst/u_dds_taylor_corr/dds2_multi/mult36x36_inst/CLK</td>
</tr>
<tr>
<td>1.499</td>
<td>-0.077</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>DSP_R19[3]</td>
<td>vfo/dds_ii_inst/u_dds_taylor_corr/dds2_multi/mult36x36_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.272, 44.958%; tC2Q: 0.333, 55.042%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.683</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.182</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.499</td>
</tr>
<tr>
<td class="label">From</td>
<td>vfo/dds_ii_inst/u_dds_taylor_corr/r1_sine_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vfo/dds_ii_inst/u_dds_taylor_corr/dds2_multi/mult36x36_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2438</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[2][A]</td>
<td>vfo/dds_ii_inst/u_dds_taylor_corr/r1_sine_19_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R20C35[2][A]</td>
<td style=" font-weight:bold;">vfo/dds_ii_inst/u_dds_taylor_corr/r1_sine_19_s0/Q</td>
</tr>
<tr>
<td>2.182</td>
<td>0.272</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[3]</td>
<td style=" font-weight:bold;">vfo/dds_ii_inst/u_dds_taylor_corr/dds2_multi/mult36x36_inst/B[20]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2438</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[3]</td>
<td>vfo/dds_ii_inst/u_dds_taylor_corr/dds2_multi/mult36x36_inst/CLK</td>
</tr>
<tr>
<td>1.499</td>
<td>-0.077</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>DSP_R19[3]</td>
<td>vfo/dds_ii_inst/u_dds_taylor_corr/dds2_multi/mult36x36_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.272, 44.958%; tC2Q: 0.333, 55.042%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.683</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.182</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.499</td>
</tr>
<tr>
<td class="label">From</td>
<td>vfo/dds_ii_inst/u_dds_taylor_corr/r1_sine_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vfo/dds_ii_inst/u_dds_taylor_corr/dds2_multi/mult36x36_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2438</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[2][A]</td>
<td>vfo/dds_ii_inst/u_dds_taylor_corr/r1_sine_19_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R20C35[2][A]</td>
<td style=" font-weight:bold;">vfo/dds_ii_inst/u_dds_taylor_corr/r1_sine_19_s0/Q</td>
</tr>
<tr>
<td>2.182</td>
<td>0.272</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[3]</td>
<td style=" font-weight:bold;">vfo/dds_ii_inst/u_dds_taylor_corr/dds2_multi/mult36x36_inst/B[19]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2438</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[3]</td>
<td>vfo/dds_ii_inst/u_dds_taylor_corr/dds2_multi/mult36x36_inst/CLK</td>
</tr>
<tr>
<td>1.499</td>
<td>-0.077</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>DSP_R19[3]</td>
<td>vfo/dds_ii_inst/u_dds_taylor_corr/dds2_multi/mult36x36_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.272, 44.958%; tC2Q: 0.333, 55.042%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>cic_filter_q/cic_filter_inst/down_sample_inst/cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cic_filter_q/cic_filter_inst/down_sample_inst/cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2438</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[1][A]</td>
<td>cic_filter_q/cic_filter_inst/down_sample_inst/cnt_3_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R2C7[1][A]</td>
<td style=" font-weight:bold;">cic_filter_q/cic_filter_inst/down_sample_inst/cnt_3_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[1][A]</td>
<td>cic_filter_q/cic_filter_inst/down_sample_inst/n23_s1/I2</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C7[1][A]</td>
<td style=" background: #97FFFF;">cic_filter_q/cic_filter_inst/down_sample_inst/n23_s1/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C7[1][A]</td>
<td style=" font-weight:bold;">cic_filter_q/cic_filter_inst/down_sample_inst/cnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2438</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[1][A]</td>
<td>cic_filter_q/cic_filter_inst/down_sample_inst/cnt_3_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C7[1][A]</td>
<td>cic_filter_q/cic_filter_inst/down_sample_inst/cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>cic_filter_q/cic_filter_inst/down_sample_inst/cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cic_filter_q/cic_filter_inst/down_sample_inst/cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2438</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[0][A]</td>
<td>cic_filter_q/cic_filter_inst/down_sample_inst/cnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R2C7[0][A]</td>
<td style=" font-weight:bold;">cic_filter_q/cic_filter_inst/down_sample_inst/cnt_0_s0/Q</td>
</tr>
<tr>
<td>1.913</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[0][A]</td>
<td>cic_filter_q/cic_filter_inst/down_sample_inst/n26_s1/I0</td>
</tr>
<tr>
<td>2.285</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C7[0][A]</td>
<td style=" background: #97FFFF;">cic_filter_q/cic_filter_inst/down_sample_inst/n26_s1/F</td>
</tr>
<tr>
<td>2.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C7[0][A]</td>
<td style=" font-weight:bold;">cic_filter_q/cic_filter_inst/down_sample_inst/cnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2438</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[0][A]</td>
<td>cic_filter_q/cic_filter_inst/down_sample_inst/cnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C7[0][A]</td>
<td>cic_filter_q/cic_filter_inst/down_sample_inst/cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>cic_filter_q/cic_filter_inst/down_sample_inst/cnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cic_filter_q/cic_filter_inst/down_sample_inst/cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2438</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C6[0][A]</td>
<td>cic_filter_q/cic_filter_inst/down_sample_inst/cnt_4_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R2C6[0][A]</td>
<td style=" font-weight:bold;">cic_filter_q/cic_filter_inst/down_sample_inst/cnt_4_s0/Q</td>
</tr>
<tr>
<td>1.913</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C6[0][A]</td>
<td>cic_filter_q/cic_filter_inst/down_sample_inst/n22_s1/I0</td>
</tr>
<tr>
<td>2.285</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C6[0][A]</td>
<td style=" background: #97FFFF;">cic_filter_q/cic_filter_inst/down_sample_inst/n22_s1/F</td>
</tr>
<tr>
<td>2.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C6[0][A]</td>
<td style=" font-weight:bold;">cic_filter_q/cic_filter_inst/down_sample_inst/cnt_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2438</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C6[0][A]</td>
<td>cic_filter_q/cic_filter_inst/down_sample_inst/cnt_4_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C6[0][A]</td>
<td>cic_filter_q/cic_filter_inst/down_sample_inst/cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>cic_filter_i/cic_filter_inst/down_sample_inst/cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cic_filter_i/cic_filter_inst/down_sample_inst/cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2438</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C34[1][A]</td>
<td>cic_filter_i/cic_filter_inst/down_sample_inst/cnt_3_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C34[1][A]</td>
<td style=" font-weight:bold;">cic_filter_i/cic_filter_inst/down_sample_inst/cnt_3_s0/Q</td>
</tr>
<tr>
<td>1.913</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C34[1][A]</td>
<td>cic_filter_i/cic_filter_inst/down_sample_inst/n23_s1/I2</td>
</tr>
<tr>
<td>2.285</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C34[1][A]</td>
<td style=" background: #97FFFF;">cic_filter_i/cic_filter_inst/down_sample_inst/n23_s1/F</td>
</tr>
<tr>
<td>2.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C34[1][A]</td>
<td style=" font-weight:bold;">cic_filter_i/cic_filter_inst/down_sample_inst/cnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2438</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C34[1][A]</td>
<td>cic_filter_i/cic_filter_inst/down_sample_inst/cnt_3_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C34[1][A]</td>
<td>cic_filter_i/cic_filter_inst/down_sample_inst/cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>29.000</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>30.250</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_i</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>adc/dds_inst/ctrl/waveform_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>31.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>31.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>31.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>33.564</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>33.826</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>adc/dds_inst/ctrl/waveform_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>63.892</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>64.077</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>adc/dds_inst/ctrl/waveform_2_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>29.000</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>30.250</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_i</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>adc/dds_inst/ctrl/waveform_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>31.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>31.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>31.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>33.564</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>33.826</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>adc/dds_inst/ctrl/waveform_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>63.892</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>64.077</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>adc/dds_inst/ctrl/waveform_0_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>29.000</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>30.250</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_i</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>adc/dds_inst/ctrl/FreqCtrl_20_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>31.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>31.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>31.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>33.564</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>33.826</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>adc/dds_inst/ctrl/FreqCtrl_20_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>63.892</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>64.077</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>adc/dds_inst/ctrl/FreqCtrl_20_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>29.000</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>30.250</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_i</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>adc/dds_inst/ctrl/FreqCtrl_12_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>31.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>31.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>31.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>33.564</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>33.826</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>adc/dds_inst/ctrl/FreqCtrl_12_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>63.892</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>64.077</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>adc/dds_inst/ctrl/FreqCtrl_12_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>29.000</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>30.250</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_i</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>adc/dds_inst/ctrl/PhaseCtrl_21_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>31.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>31.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>31.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>33.564</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>33.826</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>adc/dds_inst/ctrl/PhaseCtrl_21_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>63.892</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>64.077</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>adc/dds_inst/ctrl/PhaseCtrl_21_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>29.000</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>30.250</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_i</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>adc/dds_inst/PhaseAdder/phase_reg_17_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>31.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>31.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>31.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>33.564</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>33.826</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>adc/dds_inst/PhaseAdder/phase_reg_17_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>63.892</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>64.077</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>adc/dds_inst/PhaseAdder/phase_reg_17_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>29.000</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>30.250</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_i</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>adc/dds_inst/PhaseAdder/DDS_LFSR/rand_num_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>31.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>31.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>31.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>33.564</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>33.826</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>adc/dds_inst/PhaseAdder/DDS_LFSR/rand_num_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>63.892</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>64.077</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>adc/dds_inst/PhaseAdder/DDS_LFSR/rand_num_7_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>29.000</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>30.250</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_i</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>adc/dds_inst/DDS_LUT/sin_mem_out_s_d_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>31.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>31.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>31.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>33.564</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>33.826</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>adc/dds_inst/DDS_LUT/sin_mem_out_s_d_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>63.892</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>64.077</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>adc/dds_inst/DDS_LUT/sin_mem_out_s_d_5_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>29.000</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>30.250</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_i</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vfo/dds_ii_inst/u_dds_lut_table/pre_addr_dx[6]_11_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>31.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>31.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>31.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>33.564</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>33.826</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>vfo/dds_ii_inst/u_dds_lut_table/pre_addr_dx[6]_11_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>63.892</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>64.077</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>vfo/dds_ii_inst/u_dds_lut_table/pre_addr_dx[6]_11_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>29.000</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>30.250</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_i</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vfo/dds_ii_inst/u_dds_taylor_corr/u2_symmetric_rounding/dout_38_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>31.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>31.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>31.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>33.564</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>33.826</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>vfo/dds_ii_inst/u_dds_taylor_corr/u2_symmetric_rounding/dout_38_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>62.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>63.892</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>64.077</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>vfo/dds_ii_inst/u_dds_taylor_corr/u2_symmetric_rounding/dout_38_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>2438</td>
<td>clk_i_d</td>
<td>25.927</td>
<td>0.262</td>
</tr>
<tr>
<td>102</td>
<td>adc_o[0]</td>
<td>30.513</td>
<td>4.749</td>
</tr>
<tr>
<td>89</td>
<td>down_vaild</td>
<td>57.134</td>
<td>4.083</td>
</tr>
<tr>
<td>89</td>
<td>comb_vaild[0]</td>
<td>56.211</td>
<td>5.051</td>
</tr>
<tr>
<td>89</td>
<td>comb_vaild_0[1]</td>
<td>56.896</td>
<td>3.134</td>
</tr>
<tr>
<td>89</td>
<td>comb_vaild[0]</td>
<td>57.639</td>
<td>3.919</td>
</tr>
<tr>
<td>89</td>
<td>comb_vaild_0[1]</td>
<td>56.659</td>
<td>3.418</td>
</tr>
<tr>
<td>89</td>
<td>down_vaild</td>
<td>58.300</td>
<td>3.253</td>
</tr>
<tr>
<td>88</td>
<td>comb_vaild_1[2]</td>
<td>56.726</td>
<td>3.174</td>
</tr>
<tr>
<td>88</td>
<td>adc_o[4]</td>
<td>29.289</td>
<td>5.055</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R7C5</td>
<td>93.06%</td>
</tr>
<tr>
<td>R8C34</td>
<td>91.67%</td>
</tr>
<tr>
<td>R3C38</td>
<td>90.28%</td>
</tr>
<tr>
<td>R8C33</td>
<td>90.28%</td>
</tr>
<tr>
<td>R9C28</td>
<td>88.89%</td>
</tr>
<tr>
<td>R8C25</td>
<td>88.89%</td>
</tr>
<tr>
<td>R8C27</td>
<td>88.89%</td>
</tr>
<tr>
<td>R8C31</td>
<td>88.89%</td>
</tr>
<tr>
<td>R4C31</td>
<td>88.89%</td>
</tr>
<tr>
<td>R7C13</td>
<td>88.89%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk_i -period 62.5 -waveform {0 31.25} [get_ports {clk_i}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
