{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1524518864190 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1524518864195 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 23 18:27:43 2018 " "Processing started: Mon Apr 23 18:27:43 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1524518864195 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1524518864195 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Circuito -c Circuito " "Command: quartus_map --read_settings_files=on --write_settings_files=off Circuito -c Circuito" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1524518864195 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1524518864804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Circuito.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Circuito.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Circuito " "Found entity 1: Circuito" {  } { { "Circuito.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/lab4/Circuito/Circuito.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524518864913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524518864913 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Circuito " "Elaborating entity \"Circuito\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1524518864998 ""}
{ "Warning" "WSGN_SEARCH_FILE" "reg4bits.bdf 1 1 " "Using design file reg4bits.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 reg4bits " "Found entity 1: reg4bits" {  } { { "reg4bits.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/lab4/Circuito/reg4bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524518865021 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1524518865021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg4bits reg4bits:inst1 " "Elaborating entity \"reg4bits\" for hierarchy \"reg4bits:inst1\"" {  } { { "Circuito.bdf" "inst1" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/lab4/Circuito/Circuito.bdf" { { 256 72 168 432 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524518865023 ""}
{ "Warning" "WSGN_SEARCH_FILE" "Tristate4bits.bdf 1 1 " "Using design file Tristate4bits.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Tristate4bits " "Found entity 1: Tristate4bits" {  } { { "Tristate4bits.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/lab4/Circuito/Tristate4bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524518865050 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1524518865050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tristate4bits Tristate4bits:inst9 " "Elaborating entity \"Tristate4bits\" for hierarchy \"Tristate4bits:inst9\"" {  } { { "Circuito.bdf" "inst9" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/lab4/Circuito/Circuito.bdf" { { 256 -48 48 392 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524518865051 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ULA.bdf 1 1 " "Using design file ULA.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/lab4/Circuito/ULA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524518865081 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1524518865081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:inst " "Elaborating entity \"ULA\" for hierarchy \"ULA:inst\"" {  } { { "Circuito.bdf" "inst" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/lab4/Circuito/Circuito.bdf" { { 904 448 576 1032 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524518865083 ""}
{ "Warning" "WSGN_SEARCH_FILE" "Somador.bdf 1 1 " "Using design file Somador.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Somador " "Found entity 1: Somador" {  } { { "Somador.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/lab4/Circuito/Somador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524518865114 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1524518865114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Somador ULA:inst\|Somador:inst " "Elaborating entity \"Somador\" for hierarchy \"ULA:inst\|Somador:inst\"" {  } { { "ULA.bdf" "inst" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/lab4/Circuito/ULA.bdf" { { 112 944 1064 304 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524518865116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR3 ULA:inst\|Somador:inst\|XOR3:inst33 " "Elaborating entity \"XOR3\" for hierarchy \"ULA:inst\|Somador:inst\|XOR3:inst33\"" {  } { { "Somador.bdf" "inst33" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/lab4/Circuito/Somador.bdf" { { 280 696 800 360 "inst33" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524518865154 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ULA:inst\|Somador:inst\|XOR3:inst33 " "Elaborated megafunction instantiation \"ULA:inst\|Somador:inst\|XOR3:inst33\"" {  } { { "Somador.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/lab4/Circuito/Somador.bdf" { { 280 696 800 360 "inst33" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524518865157 ""}
{ "Warning" "WSGN_SEARCH_FILE" "Decodificador.bdf 1 1 " "Using design file Decodificador.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Decodificador " "Found entity 1: Decodificador" {  } { { "Decodificador.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/lab4/Circuito/Decodificador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524518865191 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1524518865191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decodificador ULA:inst\|Decodificador:inst1 " "Elaborating entity \"Decodificador\" for hierarchy \"ULA:inst\|Decodificador:inst1\"" {  } { { "ULA.bdf" "inst1" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/lab4/Circuito/ULA.bdf" { { -104 264 360 24 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524518865192 ""}
{ "Warning" "WSGN_SEARCH_FILE" "Complemento.bdf 1 1 " "Using design file Complemento.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Complemento " "Found entity 1: Complemento" {  } { { "Complemento.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/lab4/Circuito/Complemento.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524518865220 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1524518865220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Complemento ULA:inst\|Complemento:inst2 " "Elaborating entity \"Complemento\" for hierarchy \"ULA:inst\|Complemento:inst2\"" {  } { { "ULA.bdf" "inst2" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/lab4/Circuito/ULA.bdf" { { 56 480 576 184 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524518865221 ""}
{ "Warning" "WSGN_SEARCH_FILE" "Zera.bdf 1 1 " "Using design file Zera.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Zera " "Found entity 1: Zera" {  } { { "Zera.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/lab4/Circuito/Zera.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524518865249 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1524518865249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Zera ULA:inst\|Zera:inst5 " "Elaborating entity \"Zera\" for hierarchy \"ULA:inst\|Zera:inst5\"" {  } { { "ULA.bdf" "inst5" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/lab4/Circuito/ULA.bdf" { { 192 616 712 320 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524518865250 ""}
{ "Warning" "WSGN_SEARCH_FILE" "Hex.bdf 1 1 " "Using design file Hex.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Hex " "Found entity 1: Hex" {  } { { "Hex.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/lab4/Circuito/Hex.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524518865293 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1524518865293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hex Hex:inst3 " "Elaborating entity \"Hex\" for hierarchy \"Hex:inst3\"" {  } { { "Circuito.bdf" "inst3" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/lab4/Circuito/Circuito.bdf" { { 256 424 520 472 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524518865295 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Tristate4bits:inst9\|inst D\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"Tristate4bits:inst9\|inst\" to the node \"D\[3\]\" into a wire" {  } { { "Tristate4bits.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/lab4/Circuito/Tristate4bits.bdf" { { 176 400 448 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1524518866156 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Tristate4bits:inst9\|inst1 D\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"Tristate4bits:inst9\|inst1\" to the node \"D\[2\]\" into a wire" {  } { { "Tristate4bits.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/lab4/Circuito/Tristate4bits.bdf" { { 240 400 448 272 "inst1" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1524518866156 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Tristate4bits:inst9\|inst2 D\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"Tristate4bits:inst9\|inst2\" to the node \"D\[1\]\" into a wire" {  } { { "Tristate4bits.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/lab4/Circuito/Tristate4bits.bdf" { { 304 400 448 336 "inst2" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1524518866156 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Tristate4bits:inst9\|inst4 D\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"Tristate4bits:inst9\|inst4\" to the node \"D\[0\]\" into a wire" {  } { { "Tristate4bits.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/lab4/Circuito/Tristate4bits.bdf" { { 360 400 448 392 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1524518866156 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Quartus II" 0 -1 1524518866156 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Tristate4bits:inst9\|inst reg4bits:inst1\|inst " "Converted the fan-out from the tri-state buffer \"Tristate4bits:inst9\|inst\" to the node \"reg4bits:inst1\|inst\" into an OR gate" {  } { { "Tristate4bits.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/lab4/Circuito/Tristate4bits.bdf" { { 176 400 448 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1524518866156 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Tristate4bits:inst9\|inst1 reg4bits:inst1\|inst1 " "Converted the fan-out from the tri-state buffer \"Tristate4bits:inst9\|inst1\" to the node \"reg4bits:inst1\|inst1\" into an OR gate" {  } { { "Tristate4bits.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/lab4/Circuito/Tristate4bits.bdf" { { 240 400 448 272 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1524518866156 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Tristate4bits:inst9\|inst2 reg4bits:inst1\|inst2 " "Converted the fan-out from the tri-state buffer \"Tristate4bits:inst9\|inst2\" to the node \"reg4bits:inst1\|inst2\" into an OR gate" {  } { { "Tristate4bits.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/lab4/Circuito/Tristate4bits.bdf" { { 304 400 448 336 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1524518866156 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Tristate4bits:inst9\|inst4 reg4bits:inst1\|inst3 " "Converted the fan-out from the tri-state buffer \"Tristate4bits:inst9\|inst4\" to the node \"reg4bits:inst1\|inst3\" into an OR gate" {  } { { "Tristate4bits.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/lab4/Circuito/Tristate4bits.bdf" { { 360 400 448 392 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1524518866156 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1524518866156 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1524518866718 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524518866718 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "120 " "Implemented 120 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1524518867117 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1524518867117 ""} { "Info" "ICUT_CUT_TM_LCELLS" "60 " "Implemented 60 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1524518867117 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1524518867117 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "342 " "Peak virtual memory: 342 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1524518867159 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 23 18:27:47 2018 " "Processing ended: Mon Apr 23 18:27:47 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1524518867159 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1524518867159 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1524518867159 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1524518867159 ""}
