{"cve": {"data_type": "CVE", "data_format": "MITRE", "data_version": "4.0", "CVE_data_meta": {"ID": "CVE-2024-26827", "ASSIGNER": "cve@kernel.org"}, "problemtype": {"problemtype_data": [{"description": []}]}, "references": {"reference_data": [{"url": "https://git.kernel.org/stable/c/083870b029c06da6a9a49340dd78637eec35a1d4", "name": "https://git.kernel.org/stable/c/083870b029c06da6a9a49340dd78637eec35a1d4", "refsource": "", "tags": []}, {"url": "https://git.kernel.org/stable/c/0589dff4fbf4a7b88a909a34ecfa7b5d3daf51f5", "name": "https://git.kernel.org/stable/c/0589dff4fbf4a7b88a909a34ecfa7b5d3daf51f5", "refsource": "", "tags": []}, {"url": "https://git.kernel.org/stable/c/9318483e99f242ec4059e2fa20887e1d28efd5ae", "name": "https://git.kernel.org/stable/c/9318483e99f242ec4059e2fa20887e1d28efd5ae", "refsource": "", "tags": []}, {"url": "https://git.kernel.org/stable/c/83ef106fa732aea8558253641cd98e8a895604d7", "name": "https://git.kernel.org/stable/c/83ef106fa732aea8558253641cd98e8a895604d7", "refsource": "", "tags": []}]}, "description": {"description_data": [{"lang": "en", "value": "In the Linux kernel, the following vulnerability has been resolved:\n\ni2c: qcom-geni: Correct I2C TRE sequence\n\nFor i2c read operation in GSI mode, we are getting timeout\ndue to malformed TRE basically incorrect TRE sequence\nin gpi(drivers/dma/qcom/gpi.c) driver.\n\nI2C driver has geni_i2c_gpi(I2C_WRITE) function which generates GO TRE and\ngeni_i2c_gpi(I2C_READ)generates DMA TRE. Hence to generate GO TRE before\nDMA TRE, we should move geni_i2c_gpi(I2C_WRITE) before\ngeni_i2c_gpi(I2C_READ) inside the I2C GSI mode transfer function\ni.e. geni_i2c_gpi_xfer().\n\nTRE stands for Transfer Ring Element - which is basically an element with\nsize of 4 words. It contains all information like slave address,\nclk divider, dma address value data size etc).\n\nMainly we have 3 TREs(Config, GO and DMA tre).\n- CONFIG TRE : consists of internal register configuration which is\n               required before start of the transfer.\n- DMA TRE :    contains DDR/Memory address, called as DMA descriptor.\n- GO TRE :     contains Transfer directions, slave ID, Delay flags, Length\n               of the transfer.\n\nI2c driver calls GPI driver API to config each TRE depending on the\nprotocol.\n\nFor read operation tre sequence will be as below which is not aligned\nto hardware programming guide.\n\n- CONFIG tre\n- DMA tre\n- GO tre\n\nAs per Qualcomm's internal Hardware Programming Guide, we should configure\nTREs in below sequence for any RX only transfer.\n\n- CONFIG tre\n- GO tre\n- DMA tre"}]}}, "configurations": {"CVE_data_version": "4.0", "nodes": []}, "impact": {}, "publishedDate": "2024-04-17T10:15Z", "lastModifiedDate": "2024-04-17T12:48Z"}