<?xml version="1.0" encoding="utf-8"?><!DOCTYPE topic  PUBLIC '-//OASIS//DTD DITA Topic//EN'  'topic.dtd'><topic id="GUID_744E9390-8822-46EE-B89E-917D80CD36C7"><title>VCCST</title><body><section id="SECTION_4E5FC13A-B4BE-4DF0-83D5-A0908DE2EB51" /><section id="SECTION_Power_Integrity_Processor_Power_Rails_48D6A958-269C-4E6E-9257-C140E051E099_4E5FC13A-B4BE-4DF0-83D5-A0908DE2EB51_Settings"><table id="TABLE_Power_Integrity_Processor_Power_Rails_48D6A958-269C-4E6E-9257-C140E051E099_4E5FC13A-B4BE-4DF0-83D5-A0908DE2EB51_Settings_1"><title>Reference Layout Design</title><tgroup cols="3"><thead><row><entry>Index</entry><entry>Design Note</entry><entry>Reference Design</entry></row></thead><tbody><row><entry><p>1</p></entry><entry><p>Require a power plane of width 1mm for VCCST with immediate GND reference.</p></entry><entry><p>VCCST_1</p></entry></row><row><entry><p>2</p></entry><entry><p>Rpath+Rdson is 39mohm max.</p></entry><entry><p /></entry></row></tbody></tgroup></table><fig id="FIG_vccst_1_3"><title>VCCST_1</title><image href="FIG_vccst_1_3.PNG" scalefit="yes" id="IMG_vccst_1_3_PNG" /></fig><table id="TABLE_Power_Integrity_Processor_Power_Rails_48D6A958-269C-4E6E-9257-C140E051E099_4E5FC13A-B4BE-4DF0-83D5-A0908DE2EB51_Settings_2" scale="60"><title>Decoupling Solution And Filter Recommendation</title><tgroup cols="6"><thead><row valign="top"><entry outputclass="rotate90">Component Placement</entry><entry outputclass="rotate90">Form Factor</entry><entry outputclass="rotate90">Value</entry><entry outputclass="rotate90">Quantity</entry><entry outputclass="rotate90">Note</entry><entry outputclass="rotate90">Reference Design</entry></row></thead><tbody><row><entry><p>Primary side</p></entry><entry><p>NA</p></entry><entry><p>NA</p></entry><entry><p>0</p></entry><entry><p>NA</p></entry><entry><p /></entry></row></tbody></tgroup></table></section></body></topic>