Return-Path: <linux-scsi-owner@vger.kernel.org>
X-Original-To: lists+linux-scsi@lfdr.de
Delivered-To: lists+linux-scsi@lfdr.de
Received: from out1.vger.email (out1.vger.email [IPv6:2620:137:e000::1:20])
	by mail.lfdr.de (Postfix) with ESMTP id 2165A4BB47B
	for <lists+linux-scsi@lfdr.de>; Fri, 18 Feb 2022 09:43:18 +0100 (CET)
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S232671AbiBRInc (ORCPT <rfc822;lists+linux-scsi@lfdr.de>);
        Fri, 18 Feb 2022 03:43:32 -0500
Received: from mxb-00190b01.gslb.pphosted.com ([23.128.96.19]:47422 "EHLO
        lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S232790AbiBRInb (ORCPT
        <rfc822;linux-scsi@vger.kernel.org>); Fri, 18 Feb 2022 03:43:31 -0500
Received: from esa2.hgst.iphmx.com (esa2.hgst.iphmx.com [68.232.143.124])
        by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 0494B299262
        for <linux-scsi@vger.kernel.org>; Fri, 18 Feb 2022 00:43:14 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=simple/simple;
  d=wdc.com; i=@wdc.com; q=dns/txt; s=dkim.wdc.com;
  t=1645173794; x=1676709794;
  h=message-id:date:mime-version:subject:from:to:cc:
   references:in-reply-to:content-transfer-encoding;
  bh=0wbhNaSLqbh4MWD5l3v0gz47VaeHyo0dTtCmzAKbkQE=;
  b=q/JTxR+k9EpPr5tBssUT3F3qn8CdVczj5XiS9lxlNTWeiDZqf4EfRIyG
   XZmGXv3PTM7ObOerEOpSoEPLR4N1iCyPLB5qEMVHgyqozjJuOFUMCLyTj
   owyTxdsawgPbaUTwxVdjl9GIJvqqmaEPcMVhqs8G27/YcsK6g4K7psKqs
   vaFoCTVtEysHmWjkQkeWt1Lt9qok8BmhPjrvva5+BFycNFuXDv5khD2nE
   CjNxexrQ+c1vrxdR587lFpyTV0AXVX9My9vWNmOxUbAeN+k6C4Zi6cqbS
   Ysv+zwaZIYaD9WnbBZNKpn+yM1+XLW+L9l5RuRBGmwuwJRT2I/8NY941O
   w==;
X-IronPort-AV: E=Sophos;i="5.88,378,1635177600"; 
   d="scan'208";a="297384620"
Received: from h199-255-45-14.hgst.com (HELO uls-op-cesaep01.wdc.com) ([199.255.45.14])
  by ob1.hgst.iphmx.com with ESMTP; 18 Feb 2022 16:43:14 +0800
IronPort-SDR: /j54t8BmD4i4p0KRQYgs0rj5hGRGWAcb/Gf5M6/kaKSuJ4lAfi5c2Ojpn0wa9XwLXbKLe9lzP8
 USHvVMijSvpP0aS6hMst+SU02eJgI2dI/yrF1/oSwU3FQwpgTlNr8u/9A30FSpyAdjzyy68q4r
 4GWsWVbRpkS0LBEdOBxSd629HySV2TKcR+j9F0ki7hX6aCDSKcsq5aLVwsGjFRtwRbi9USf6QV
 XlpJrWe7kI54qgaTk5ywt13+jtb23+wyCx8icnpzpll9CBq/TDa+8NVrTGR63iAlFqS6xxg9cV
 0dbLCVngkqkiu/W9oVSZrZvi
Received: from uls-op-cesaip02.wdc.com ([10.248.3.37])
  by uls-op-cesaep01.wdc.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 18 Feb 2022 00:15:59 -0800
IronPort-SDR: kZVqsYmHLzm6s1WxwmrWwNLD0pibAkeSfbproMczHywx4JFpb0AicDf+nP+aGgNTyIPznbDNaK
 yOWS2fHQj5HNPh8ZrA3S/sVtyXjCB2D+Z0lsKukcCCjYePCAxdtcOT4bkd3/VCEOGjkBB6u+33
 t4WTmMQP4qHMOWtBeGvK1ycjgY+S436+2lNA1y0ig2h95YruCFejTc4LfqW5vrAwCgXJZE4iud
 v6O7ppNZtovvklT2gtMZwb9n9q6ttkMyCwriPxFelNURx3TuYj2S6agUDAE7rosTOG6hX+rIH2
 res=
WDCIronportException: Internal
Received: from usg-ed-osssrv.wdc.com ([10.3.10.180])
  by uls-op-cesaip02.wdc.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 18 Feb 2022 00:43:15 -0800
Received: from usg-ed-osssrv.wdc.com (usg-ed-osssrv.wdc.com [127.0.0.1])
        by usg-ed-osssrv.wdc.com (Postfix) with ESMTP id 4K0QFY6XMZz1SVp0
        for <linux-scsi@vger.kernel.org>; Fri, 18 Feb 2022 00:43:13 -0800 (PST)
Authentication-Results: usg-ed-osssrv.wdc.com (amavisd-new); dkim=pass
        reason="pass (just generated, assumed good)"
        header.d=opensource.wdc.com
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=
        opensource.wdc.com; h=content-transfer-encoding:content-type
        :in-reply-to:organization:references:to:from:content-language
        :subject:user-agent:mime-version:date:message-id; s=dkim; t=
        1645173793; x=1647765794; bh=0wbhNaSLqbh4MWD5l3v0gz47VaeHyo0dTtC
        mzAKbkQE=; b=KbsRaxRudbvByRwWA+SgB4jMcBj6teYrfaCU3xP1GbRDNXvkt6c
        Y1e2KGwfmU8Olw1W+o6odr1+7sUnYcJZ0eqn8IRHM4/zhicJSexVZj/Xh7NLI2DX
        IJirseNZonj0z2GGBv6FSorozD82MAasm53x7fhIeCi2XmdBXW6P+ElR7s+ct14X
        1GYhbUI8MPAULVkMP+Mrc7cRsASwbGefbNvmcBjW/JKvbauIe9+apr3KitP8DZht
        M/oWcerKvVArya64DsJflE8lCyZaVyuu4fiDj1cGsEu7KpwQgbJHwLsncbBarLyV
        BrCdGvsdBt2IJ2F6JYspPmusxn6EpIptb1Q==
X-Virus-Scanned: amavisd-new at usg-ed-osssrv.wdc.com
Received: from usg-ed-osssrv.wdc.com ([127.0.0.1])
        by usg-ed-osssrv.wdc.com (usg-ed-osssrv.wdc.com [127.0.0.1]) (amavisd-new, port 10026)
        with ESMTP id ctGWbsb9mPsz for <linux-scsi@vger.kernel.org>;
        Fri, 18 Feb 2022 00:43:13 -0800 (PST)
Received: from [10.225.163.78] (unknown [10.225.163.78])
        by usg-ed-osssrv.wdc.com (Postfix) with ESMTPSA id 4K0QFX2t5zz1Rwrw;
        Fri, 18 Feb 2022 00:43:12 -0800 (PST)
Message-ID: <b47d0632-845c-1aeb-7f1a-67076b29bd4f@opensource.wdc.com>
Date:   Fri, 18 Feb 2022 17:43:11 +0900
MIME-Version: 1.0
User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:91.0) Gecko/20100101
 Thunderbird/91.5.0
Subject: Re: [PATCH] scsi: pm80xx: handle non-fatal errors
Content-Language: en-US
From:   Damien Le Moal <damien.lemoal@opensource.wdc.com>
To:     Ajish Koshy <Ajish.Koshy@microchip.com>, linux-scsi@vger.kernel.org
Cc:     Vasanthalakshmi.Tharmarajan@microchip.com, Viswas.G@microchip.com,
        Jinpu Wang <jinpu.wang@cloud.ionos.com>
References: <20220218075627.54589-1-Ajish.Koshy@microchip.com>
 <f2c5943b-c576-8cae-5d53-20fb524f366f@opensource.wdc.com>
Organization: Western Digital Research
In-Reply-To: <f2c5943b-c576-8cae-5d53-20fb524f366f@opensource.wdc.com>
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: 7bit
X-Spam-Status: No, score=-4.4 required=5.0 tests=BAYES_00,DKIM_SIGNED,
        DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,NICE_REPLY_A,RCVD_IN_DNSWL_MED,
        SPF_HELO_PASS,SPF_PASS,T_SCC_BODY_TEXT_LINE autolearn=ham
        autolearn_force=no version=3.4.6
X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on
        lindbergh.monkeyblade.net
Precedence: bulk
List-ID: <linux-scsi.vger.kernel.org>
X-Mailing-List: linux-scsi@vger.kernel.org

On 2/18/22 17:41, Damien Le Moal wrote:
> On 2/18/22 16:56, Ajish Koshy wrote:
>> Firmware expects host driver to clear
>> scratchpad rsvd 0 register after non-fatal error
>> is found.
> 
> Please use up to 72-ish characters per line.
> 
>>
>> This is done when firmware raises fatal error interrupt
>> and indicates non-fatal error. At this
>> point firmware updates scratchpad rsvd 0 register
>> with non-fatal error value. Here host has
>> to clear the register after reading it during non-fatal
>> errors.
>>
>> Renamed
>> MSGU_HOST_SCRATCH_PAD_6 to MSGU_SCRATCH_PAD_RSVD_0
>> MSGU_HOST_SCRATCH_PAD_7 to MSGU_SCRATCH_PAD_RSVD_1
>>
>> Signed-off-by: Ajish Koshy <Ajish.Koshy@microchip.com>
>> Signed-off-by: Viswas G <Viswas.G@microchip.com>
>> ---
>>  drivers/scsi/pm8001/pm80xx_hwi.c | 28 ++++++++++++++++++++++------
>>  drivers/scsi/pm8001/pm80xx_hwi.h |  9 +++++++--
>>  2 files changed, 29 insertions(+), 8 deletions(-)
>>
>> diff --git a/drivers/scsi/pm8001/pm80xx_hwi.c b/drivers/scsi/pm8001/pm80xx_hwi.c
>> index bbf538fe15b3..df22cfd07262 100644
>> --- a/drivers/scsi/pm8001/pm80xx_hwi.c
>> +++ b/drivers/scsi/pm8001/pm80xx_hwi.c
>> @@ -1552,9 +1552,9 @@ pm80xx_fatal_errors(struct pm8001_hba_info *pm8001_ha)
>>  {
>>  	int ret = 0;
>>  	u32 scratch_pad_rsvd0 = pm8001_cr32(pm8001_ha, 0,
>> -					MSGU_HOST_SCRATCH_PAD_6);
>> +					MSGU_SCRATCH_PAD_RSVD_0);
> 
> I know the code is full of such style, but could you please indent the
> function arguments together ? that is:
> 
>   	u32 scratch_pad_rsvd0 = pm8001_cr32(pm8001_ha, 0,
> 					    MSGU_SCRATCH_PAD_RSVD_0);
> 
> This makes the code far easier to read.
> 
>>  	u32 scratch_pad_rsvd1 = pm8001_cr32(pm8001_ha, 0,
>> -					MSGU_HOST_SCRATCH_PAD_7);
>> +					MSGU_SCRATCH_PAD_RSVD_1);
> 
> Same here, and many places below too.
> 
>>  	u32 scratch_pad1 = pm8001_cr32(pm8001_ha, 0, MSGU_SCRATCH_PAD_1);
>>  	u32 scratch_pad2 = pm8001_cr32(pm8001_ha, 0, MSGU_SCRATCH_PAD_2);
>>  	u32 scratch_pad3 = pm8001_cr32(pm8001_ha, 0, MSGU_SCRATCH_PAD_3);
>> @@ -1663,9 +1663,9 @@ pm80xx_chip_soft_rst(struct pm8001_hba_info *pm8001_ha)
>>  			PCI_VENDOR_ID_ATTO &&
>>  			pm8001_ha->pdev->subsystem_vendor != 0) {
>>  			ibutton0 = pm8001_cr32(pm8001_ha, 0,
>> -					MSGU_HOST_SCRATCH_PAD_6);
>> +					MSGU_SCRATCH_PAD_RSVD_0);
>>  			ibutton1 = pm8001_cr32(pm8001_ha, 0,
>> -					MSGU_HOST_SCRATCH_PAD_7);
>> +					MSGU_SCRATCH_PAD_RSVD_1);
>>  			if (!ibutton0 && !ibutton1) {
>>  				pm8001_dbg(pm8001_ha, FAIL,
>>  					   "iButton Feature is not Available!!!\n");
>> @@ -4138,9 +4138,9 @@ static void print_scratchpad_registers(struct pm8001_hba_info *pm8001_ha)
>>  	pm8001_dbg(pm8001_ha, FAIL, "MSGU_HOST_SCRATCH_PAD_5: 0x%x\n",
>>  		   pm8001_cr32(pm8001_ha, 0, MSGU_HOST_SCRATCH_PAD_5));
>>  	pm8001_dbg(pm8001_ha, FAIL, "MSGU_RSVD_SCRATCH_PAD_0: 0x%x\n",
>> -		   pm8001_cr32(pm8001_ha, 0, MSGU_HOST_SCRATCH_PAD_6));
>> +		   pm8001_cr32(pm8001_ha, 0, MSGU_SCRATCH_PAD_RSVD_0));
>>  	pm8001_dbg(pm8001_ha, FAIL, "MSGU_RSVD_SCRATCH_PAD_1: 0x%x\n",
>> -		   pm8001_cr32(pm8001_ha, 0, MSGU_HOST_SCRATCH_PAD_7));
>> +		   pm8001_cr32(pm8001_ha, 0, MSGU_SCRATCH_PAD_RSVD_1));
>>  }
>>  
>>  static int process_oq(struct pm8001_hba_info *pm8001_ha, u8 vec)
>> @@ -4162,6 +4162,22 @@ static int process_oq(struct pm8001_hba_info *pm8001_ha, u8 vec)
>>  			pm8001_handle_event(pm8001_ha, NULL, IO_FATAL_ERROR);
>>  			print_scratchpad_registers(pm8001_ha);
>>  			return ret;
>> +		} else {
>> +			/*read scratchpad rsvd 0 register*/
>> +			regval = pm8001_cr32(pm8001_ha, 0,
>> +					MSGU_SCRATCH_PAD_RSVD_0);> +			switch (regval) {
>> +			case NON_FATAL_SPBC_LBUS_ECC_ERR:
>> +			case NON_FATAL_BDMA_ERR:
>> +			case NON_FATAL_THERM_OVERTEMP_ERR:
>> +				/*Clear the register*/
>> +				pm8001_cw32(pm8001_ha, 0,
>> +					MSGU_SCRATCH_PAD_RSVD_0,
>> +					0x00000000);
>> +				break;
>> +			default:
>> +				break;
>> +			}
>>  		}
>>  	}
>>  	circularQ = &pm8001_ha->outbnd_q_tbl[vec];
>> diff --git a/drivers/scsi/pm8001/pm80xx_hwi.h b/drivers/scsi/pm8001/pm80xx_hwi.h
>> index c7e5d93bea92..f0818540b2cd 100644
>> --- a/drivers/scsi/pm8001/pm80xx_hwi.h
>> +++ b/drivers/scsi/pm8001/pm80xx_hwi.h
>> @@ -1366,8 +1366,8 @@ typedef struct SASProtocolTimerConfig SASProtocolTimerConfig_t;
>>  #define MSGU_HOST_SCRATCH_PAD_3			0x60
>>  #define MSGU_HOST_SCRATCH_PAD_4			0x64
>>  #define MSGU_HOST_SCRATCH_PAD_5			0x68
>> -#define MSGU_HOST_SCRATCH_PAD_6			0x6C
>> -#define MSGU_HOST_SCRATCH_PAD_7			0x70
>> +#define MSGU_SCRATCH_PAD_RSVD_0			0x6C
>> +#define MSGU_SCRATCH_PAD_RSVD_1			0x70
>>  
>>  #define MSGU_SCRATCHPAD1_RAAE_STATE_ERR(x) ((x & 0x3) == 0x2)
>>  #define MSGU_SCRATCHPAD1_ILA_STATE_ERR(x) (((x >> 2) & 0x3) == 0x2)
>> @@ -1435,6 +1435,11 @@ typedef struct SASProtocolTimerConfig SASProtocolTimerConfig_t;
>>  #define SCRATCH_PAD_ERROR_MASK		0xFFFFFC00 /* Error mask bits */
>>  #define SCRATCH_PAD_STATE_MASK		0x00000003 /* State Mask bits */
>>  
>> +/*state definition for Scratchpad Rsvd 0, Offset 0x6C, Non-fatal*/
>> +#define NON_FATAL_SPBC_LBUS_ECC_ERR	0x70000001
>> +#define NON_FATAL_BDMA_ERR		0xE0000001
>> +#define NON_FATAL_THERM_OVERTEMP_ERR	0x80000001
> 
> Could you align the values similarly to other macros above and below
> this hunk ? Again, code readability.

My bad. The values are aligned... My mailer was playing tricks on me :)

> 
>> +
>>  /* main configuration offset - byte offset */
>>  #define MAIN_SIGNATURE_OFFSET		0x00 /* DWORD 0x00 */
>>  #define MAIN_INTERFACE_REVISION		0x04 /* DWORD 0x01 */
> 
> 


-- 
Damien Le Moal
Western Digital Research
