{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 25 14:38:22 2023 " "Info: Processing started: Wed Oct 25 14:38:22 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off reg_file -c reg_file --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off reg_file -c reg_file --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "reg_file.vhd" "" { Text "C:/Users/ASUS_ROG/Downloads/Tugas_4-20231025T063125Z-001/Tugas_4/reg_file.vhd" 10 -1 0 } } { "d:/kuliah/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/kuliah/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clock memory memory altsyncram:mem_rtl_0\|altsyncram_2rc1:auto_generated\|ram_block1a0~porta_datain_reg0 altsyncram:mem_rtl_0\|altsyncram_2rc1:auto_generated\|ram_block1a0~porta_memory_reg0 210.08 MHz Internal " "Info: Clock \"clock\" Internal fmax is restricted to 210.08 MHz between source memory \"altsyncram:mem_rtl_0\|altsyncram_2rc1:auto_generated\|ram_block1a0~porta_datain_reg0\" and destination memory \"altsyncram:mem_rtl_0\|altsyncram_2rc1:auto_generated\|ram_block1a0~porta_memory_reg0\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "2.38 ns 2.38 ns 4.76 ns " "Info: fmax restricted to Clock High delay (2.38 ns) plus Clock Low delay (2.38 ns) : restricted to 4.76 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.645 ns + Longest memory memory " "Info: + Longest memory to memory delay is 2.645 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altsyncram:mem_rtl_0\|altsyncram_2rc1:auto_generated\|ram_block1a0~porta_datain_reg0 1 MEM M4K_X11_Y2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X11_Y2; Fanout = 1; MEM Node = 'altsyncram:mem_rtl_0\|altsyncram_2rc1:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "d:/kuliah/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/kuliah/quartus/bin/TimingClosureFloorplan.fld" "" "" { altsyncram:mem_rtl_0|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_2rc1.tdf" "" { Text "C:/Users/ASUS_ROG/Downloads/Tugas_4-20231025T063125Z-001/Tugas_4/db/altsyncram_2rc1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.645 ns) 2.645 ns altsyncram:mem_rtl_0\|altsyncram_2rc1:auto_generated\|ram_block1a0~porta_memory_reg0 2 MEM M4K_X11_Y2 0 " "Info: 2: + IC(0.000 ns) + CELL(2.645 ns) = 2.645 ns; Loc. = M4K_X11_Y2; Fanout = 0; MEM Node = 'altsyncram:mem_rtl_0\|altsyncram_2rc1:auto_generated\|ram_block1a0~porta_memory_reg0'" {  } { { "d:/kuliah/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/kuliah/quartus/bin/TimingClosureFloorplan.fld" "" "2.645 ns" { altsyncram:mem_rtl_0|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg0 altsyncram:mem_rtl_0|altsyncram_2rc1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_2rc1.tdf" "" { Text "C:/Users/ASUS_ROG/Downloads/Tugas_4-20231025T063125Z-001/Tugas_4/db/altsyncram_2rc1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.645 ns ( 100.00 % ) " "Info: Total cell delay = 2.645 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/kuliah/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/kuliah/quartus/bin/TimingClosureFloorplan.fld" "" "2.645 ns" { altsyncram:mem_rtl_0|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg0 altsyncram:mem_rtl_0|altsyncram_2rc1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "d:/kuliah/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/kuliah/quartus/bin/Technology_Viewer.qrui" "2.645 ns" { altsyncram:mem_rtl_0|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg0 {} altsyncram:mem_rtl_0|altsyncram_2rc1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 2.645ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.025 ns - Smallest " "Info: - Smallest clock skew is -0.025 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.391 ns + Shortest memory " "Info: + Shortest clock path from clock \"clock\" to destination memory is 2.391 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns clock 1 CLK PIN_H2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_H2; Fanout = 1; CLK Node = 'clock'" {  } { { "d:/kuliah/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/kuliah/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "reg_file.vhd" "" { Text "C:/Users/ASUS_ROG/Downloads/Tugas_4-20231025T063125Z-001/Tugas_4/reg_file.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.101 ns clock~clkctrl 2 COMB CLKCTRL_G2 150 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.101 ns; Loc. = CLKCTRL_G2; Fanout = 150; COMB Node = 'clock~clkctrl'" {  } { { "d:/kuliah/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/kuliah/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { clock clock~clkctrl } "NODE_NAME" } } { "reg_file.vhd" "" { Text "C:/Users/ASUS_ROG/Downloads/Tugas_4-20231025T063125Z-001/Tugas_4/reg_file.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.655 ns) + CELL(0.635 ns) 2.391 ns altsyncram:mem_rtl_0\|altsyncram_2rc1:auto_generated\|ram_block1a0~porta_memory_reg0 3 MEM M4K_X11_Y2 0 " "Info: 3: + IC(0.655 ns) + CELL(0.635 ns) = 2.391 ns; Loc. = M4K_X11_Y2; Fanout = 0; MEM Node = 'altsyncram:mem_rtl_0\|altsyncram_2rc1:auto_generated\|ram_block1a0~porta_memory_reg0'" {  } { { "d:/kuliah/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/kuliah/quartus/bin/TimingClosureFloorplan.fld" "" "1.290 ns" { clock~clkctrl altsyncram:mem_rtl_0|altsyncram_2rc1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_2rc1.tdf" "" { Text "C:/Users/ASUS_ROG/Downloads/Tugas_4-20231025T063125Z-001/Tugas_4/db/altsyncram_2rc1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.614 ns ( 67.50 % ) " "Info: Total cell delay = 1.614 ns ( 67.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.777 ns ( 32.50 % ) " "Info: Total interconnect delay = 0.777 ns ( 32.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/kuliah/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/kuliah/quartus/bin/TimingClosureFloorplan.fld" "" "2.391 ns" { clock clock~clkctrl altsyncram:mem_rtl_0|altsyncram_2rc1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "d:/kuliah/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/kuliah/quartus/bin/Technology_Viewer.qrui" "2.391 ns" { clock {} clock~combout {} clock~clkctrl {} altsyncram:mem_rtl_0|altsyncram_2rc1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 0.122ns 0.655ns } { 0.000ns 0.979ns 0.000ns 0.635ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.416 ns - Longest memory " "Info: - Longest clock path from clock \"clock\" to source memory is 2.416 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns clock 1 CLK PIN_H2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_H2; Fanout = 1; CLK Node = 'clock'" {  } { { "d:/kuliah/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/kuliah/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "reg_file.vhd" "" { Text "C:/Users/ASUS_ROG/Downloads/Tugas_4-20231025T063125Z-001/Tugas_4/reg_file.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.101 ns clock~clkctrl 2 COMB CLKCTRL_G2 150 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.101 ns; Loc. = CLKCTRL_G2; Fanout = 150; COMB Node = 'clock~clkctrl'" {  } { { "d:/kuliah/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/kuliah/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { clock clock~clkctrl } "NODE_NAME" } } { "reg_file.vhd" "" { Text "C:/Users/ASUS_ROG/Downloads/Tugas_4-20231025T063125Z-001/Tugas_4/reg_file.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.655 ns) + CELL(0.660 ns) 2.416 ns altsyncram:mem_rtl_0\|altsyncram_2rc1:auto_generated\|ram_block1a0~porta_datain_reg0 3 MEM M4K_X11_Y2 1 " "Info: 3: + IC(0.655 ns) + CELL(0.660 ns) = 2.416 ns; Loc. = M4K_X11_Y2; Fanout = 1; MEM Node = 'altsyncram:mem_rtl_0\|altsyncram_2rc1:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "d:/kuliah/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/kuliah/quartus/bin/TimingClosureFloorplan.fld" "" "1.315 ns" { clock~clkctrl altsyncram:mem_rtl_0|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_2rc1.tdf" "" { Text "C:/Users/ASUS_ROG/Downloads/Tugas_4-20231025T063125Z-001/Tugas_4/db/altsyncram_2rc1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.639 ns ( 67.84 % ) " "Info: Total cell delay = 1.639 ns ( 67.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.777 ns ( 32.16 % ) " "Info: Total interconnect delay = 0.777 ns ( 32.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/kuliah/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/kuliah/quartus/bin/TimingClosureFloorplan.fld" "" "2.416 ns" { clock clock~clkctrl altsyncram:mem_rtl_0|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "d:/kuliah/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/kuliah/quartus/bin/Technology_Viewer.qrui" "2.416 ns" { clock {} clock~combout {} clock~clkctrl {} altsyncram:mem_rtl_0|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.122ns 0.655ns } { 0.000ns 0.979ns 0.000ns 0.660ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/kuliah/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/kuliah/quartus/bin/TimingClosureFloorplan.fld" "" "2.391 ns" { clock clock~clkctrl altsyncram:mem_rtl_0|altsyncram_2rc1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "d:/kuliah/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/kuliah/quartus/bin/Technology_Viewer.qrui" "2.391 ns" { clock {} clock~combout {} clock~clkctrl {} altsyncram:mem_rtl_0|altsyncram_2rc1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 0.122ns 0.655ns } { 0.000ns 0.979ns 0.000ns 0.635ns } "" } } { "d:/kuliah/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/kuliah/quartus/bin/TimingClosureFloorplan.fld" "" "2.416 ns" { clock clock~clkctrl altsyncram:mem_rtl_0|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "d:/kuliah/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/kuliah/quartus/bin/Technology_Viewer.qrui" "2.416 ns" { clock {} clock~combout {} clock~clkctrl {} altsyncram:mem_rtl_0|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.122ns 0.655ns } { 0.000ns 0.979ns 0.000ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_2rc1.tdf" "" { Text "C:/Users/ASUS_ROG/Downloads/Tugas_4-20231025T063125Z-001/Tugas_4/db/altsyncram_2rc1.tdf" 38 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns + " "Info: + Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_2rc1.tdf" "" { Text "C:/Users/ASUS_ROG/Downloads/Tugas_4-20231025T063125Z-001/Tugas_4/db/altsyncram_2rc1.tdf" 38 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/kuliah/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/kuliah/quartus/bin/TimingClosureFloorplan.fld" "" "2.645 ns" { altsyncram:mem_rtl_0|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg0 altsyncram:mem_rtl_0|altsyncram_2rc1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "d:/kuliah/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/kuliah/quartus/bin/Technology_Viewer.qrui" "2.645 ns" { altsyncram:mem_rtl_0|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg0 {} altsyncram:mem_rtl_0|altsyncram_2rc1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 2.645ns } "" } } { "d:/kuliah/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/kuliah/quartus/bin/TimingClosureFloorplan.fld" "" "2.391 ns" { clock clock~clkctrl altsyncram:mem_rtl_0|altsyncram_2rc1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "d:/kuliah/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/kuliah/quartus/bin/Technology_Viewer.qrui" "2.391 ns" { clock {} clock~combout {} clock~clkctrl {} altsyncram:mem_rtl_0|altsyncram_2rc1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 0.122ns 0.655ns } { 0.000ns 0.979ns 0.000ns 0.635ns } "" } } { "d:/kuliah/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/kuliah/quartus/bin/TimingClosureFloorplan.fld" "" "2.416 ns" { clock clock~clkctrl altsyncram:mem_rtl_0|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "d:/kuliah/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/kuliah/quartus/bin/Technology_Viewer.qrui" "2.416 ns" { clock {} clock~combout {} clock~clkctrl {} altsyncram:mem_rtl_0|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.122ns 0.655ns } { 0.000ns 0.979ns 0.000ns 0.660ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/kuliah/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/kuliah/quartus/bin/TimingClosureFloorplan.fld" "" "" { altsyncram:mem_rtl_0|altsyncram_2rc1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "d:/kuliah/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/kuliah/quartus/bin/Technology_Viewer.qrui" "" { altsyncram:mem_rtl_0|altsyncram_2rc1:auto_generated|ram_block1a0~porta_memory_reg0 {} } {  } {  } "" } } { "db/altsyncram_2rc1.tdf" "" { Text "C:/Users/ASUS_ROG/Downloads/Tugas_4-20231025T063125Z-001/Tugas_4/db/altsyncram_2rc1.tdf" 38 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "altsyncram:mem_rtl_0\|altsyncram_2rc1:auto_generated\|ram_block1a0~porta_datain_reg20 WR_Data_3\[20\] clock 4.884 ns memory " "Info: tsu for memory \"altsyncram:mem_rtl_0\|altsyncram_2rc1:auto_generated\|ram_block1a0~porta_datain_reg20\" (data pin = \"WR_Data_3\[20\]\", clock pin = \"clock\") is 4.884 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.265 ns + Longest pin memory " "Info: + Longest pin to memory delay is 7.265 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns WR_Data_3\[20\] 1 PIN PIN_B14 2 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_B14; Fanout = 2; PIN Node = 'WR_Data_3\[20\]'" {  } { { "d:/kuliah/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/kuliah/quartus/bin/TimingClosureFloorplan.fld" "" "" { WR_Data_3[20] } "NODE_NAME" } } { "reg_file.vhd" "" { Text "C:/Users/ASUS_ROG/Downloads/Tugas_4-20231025T063125Z-001/Tugas_4/reg_file.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.329 ns) + CELL(0.106 ns) 7.265 ns altsyncram:mem_rtl_0\|altsyncram_2rc1:auto_generated\|ram_block1a0~porta_datain_reg20 2 MEM M4K_X11_Y2 1 " "Info: 2: + IC(6.329 ns) + CELL(0.106 ns) = 7.265 ns; Loc. = M4K_X11_Y2; Fanout = 1; MEM Node = 'altsyncram:mem_rtl_0\|altsyncram_2rc1:auto_generated\|ram_block1a0~porta_datain_reg20'" {  } { { "d:/kuliah/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/kuliah/quartus/bin/TimingClosureFloorplan.fld" "" "6.435 ns" { WR_Data_3[20] altsyncram:mem_rtl_0|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg20 } "NODE_NAME" } } { "db/altsyncram_2rc1.tdf" "" { Text "C:/Users/ASUS_ROG/Downloads/Tugas_4-20231025T063125Z-001/Tugas_4/db/altsyncram_2rc1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.936 ns ( 12.88 % ) " "Info: Total cell delay = 0.936 ns ( 12.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.329 ns ( 87.12 % ) " "Info: Total interconnect delay = 6.329 ns ( 87.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/kuliah/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/kuliah/quartus/bin/TimingClosureFloorplan.fld" "" "7.265 ns" { WR_Data_3[20] altsyncram:mem_rtl_0|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg20 } "NODE_NAME" } } { "d:/kuliah/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/kuliah/quartus/bin/Technology_Viewer.qrui" "7.265 ns" { WR_Data_3[20] {} WR_Data_3[20]~combout {} altsyncram:mem_rtl_0|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg20 {} } { 0.000ns 0.000ns 6.329ns } { 0.000ns 0.830ns 0.106ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns + " "Info: + Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_2rc1.tdf" "" { Text "C:/Users/ASUS_ROG/Downloads/Tugas_4-20231025T063125Z-001/Tugas_4/db/altsyncram_2rc1.tdf" 38 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.416 ns - Shortest memory " "Info: - Shortest clock path from clock \"clock\" to destination memory is 2.416 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns clock 1 CLK PIN_H2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_H2; Fanout = 1; CLK Node = 'clock'" {  } { { "d:/kuliah/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/kuliah/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "reg_file.vhd" "" { Text "C:/Users/ASUS_ROG/Downloads/Tugas_4-20231025T063125Z-001/Tugas_4/reg_file.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.101 ns clock~clkctrl 2 COMB CLKCTRL_G2 150 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.101 ns; Loc. = CLKCTRL_G2; Fanout = 150; COMB Node = 'clock~clkctrl'" {  } { { "d:/kuliah/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/kuliah/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { clock clock~clkctrl } "NODE_NAME" } } { "reg_file.vhd" "" { Text "C:/Users/ASUS_ROG/Downloads/Tugas_4-20231025T063125Z-001/Tugas_4/reg_file.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.655 ns) + CELL(0.660 ns) 2.416 ns altsyncram:mem_rtl_0\|altsyncram_2rc1:auto_generated\|ram_block1a0~porta_datain_reg20 3 MEM M4K_X11_Y2 1 " "Info: 3: + IC(0.655 ns) + CELL(0.660 ns) = 2.416 ns; Loc. = M4K_X11_Y2; Fanout = 1; MEM Node = 'altsyncram:mem_rtl_0\|altsyncram_2rc1:auto_generated\|ram_block1a0~porta_datain_reg20'" {  } { { "d:/kuliah/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/kuliah/quartus/bin/TimingClosureFloorplan.fld" "" "1.315 ns" { clock~clkctrl altsyncram:mem_rtl_0|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg20 } "NODE_NAME" } } { "db/altsyncram_2rc1.tdf" "" { Text "C:/Users/ASUS_ROG/Downloads/Tugas_4-20231025T063125Z-001/Tugas_4/db/altsyncram_2rc1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.639 ns ( 67.84 % ) " "Info: Total cell delay = 1.639 ns ( 67.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.777 ns ( 32.16 % ) " "Info: Total interconnect delay = 0.777 ns ( 32.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/kuliah/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/kuliah/quartus/bin/TimingClosureFloorplan.fld" "" "2.416 ns" { clock clock~clkctrl altsyncram:mem_rtl_0|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg20 } "NODE_NAME" } } { "d:/kuliah/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/kuliah/quartus/bin/Technology_Viewer.qrui" "2.416 ns" { clock {} clock~combout {} clock~clkctrl {} altsyncram:mem_rtl_0|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg20 {} } { 0.000ns 0.000ns 0.122ns 0.655ns } { 0.000ns 0.979ns 0.000ns 0.660ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/kuliah/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/kuliah/quartus/bin/TimingClosureFloorplan.fld" "" "7.265 ns" { WR_Data_3[20] altsyncram:mem_rtl_0|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg20 } "NODE_NAME" } } { "d:/kuliah/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/kuliah/quartus/bin/Technology_Viewer.qrui" "7.265 ns" { WR_Data_3[20] {} WR_Data_3[20]~combout {} altsyncram:mem_rtl_0|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg20 {} } { 0.000ns 0.000ns 6.329ns } { 0.000ns 0.830ns 0.106ns } "" } } { "d:/kuliah/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/kuliah/quartus/bin/TimingClosureFloorplan.fld" "" "2.416 ns" { clock clock~clkctrl altsyncram:mem_rtl_0|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg20 } "NODE_NAME" } } { "d:/kuliah/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/kuliah/quartus/bin/Technology_Viewer.qrui" "2.416 ns" { clock {} clock~combout {} clock~clkctrl {} altsyncram:mem_rtl_0|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg20 {} } { 0.000ns 0.000ns 0.122ns 0.655ns } { 0.000ns 0.979ns 0.000ns 0.660ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock RD_Data_1\[25\] altsyncram:mem_rtl_0\|altsyncram_2rc1:auto_generated\|ram_block1a0~portb_address_reg0 10.680 ns memory " "Info: tco from clock \"clock\" to destination pin \"RD_Data_1\[25\]\" through memory \"altsyncram:mem_rtl_0\|altsyncram_2rc1:auto_generated\|ram_block1a0~portb_address_reg0\" is 10.680 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.445 ns + Longest memory " "Info: + Longest clock path from clock \"clock\" to source memory is 2.445 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns clock 1 CLK PIN_H2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_H2; Fanout = 1; CLK Node = 'clock'" {  } { { "d:/kuliah/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/kuliah/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "reg_file.vhd" "" { Text "C:/Users/ASUS_ROG/Downloads/Tugas_4-20231025T063125Z-001/Tugas_4/reg_file.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.101 ns clock~clkctrl 2 COMB CLKCTRL_G2 150 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.101 ns; Loc. = CLKCTRL_G2; Fanout = 150; COMB Node = 'clock~clkctrl'" {  } { { "d:/kuliah/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/kuliah/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { clock clock~clkctrl } "NODE_NAME" } } { "reg_file.vhd" "" { Text "C:/Users/ASUS_ROG/Downloads/Tugas_4-20231025T063125Z-001/Tugas_4/reg_file.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.655 ns) + CELL(0.689 ns) 2.445 ns altsyncram:mem_rtl_0\|altsyncram_2rc1:auto_generated\|ram_block1a0~portb_address_reg0 3 MEM M4K_X11_Y2 32 " "Info: 3: + IC(0.655 ns) + CELL(0.689 ns) = 2.445 ns; Loc. = M4K_X11_Y2; Fanout = 32; MEM Node = 'altsyncram:mem_rtl_0\|altsyncram_2rc1:auto_generated\|ram_block1a0~portb_address_reg0'" {  } { { "d:/kuliah/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/kuliah/quartus/bin/TimingClosureFloorplan.fld" "" "1.344 ns" { clock~clkctrl altsyncram:mem_rtl_0|altsyncram_2rc1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_2rc1.tdf" "" { Text "C:/Users/ASUS_ROG/Downloads/Tugas_4-20231025T063125Z-001/Tugas_4/db/altsyncram_2rc1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.668 ns ( 68.22 % ) " "Info: Total cell delay = 1.668 ns ( 68.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.777 ns ( 31.78 % ) " "Info: Total interconnect delay = 0.777 ns ( 31.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/kuliah/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/kuliah/quartus/bin/TimingClosureFloorplan.fld" "" "2.445 ns" { clock clock~clkctrl altsyncram:mem_rtl_0|altsyncram_2rc1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "d:/kuliah/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/kuliah/quartus/bin/Technology_Viewer.qrui" "2.445 ns" { clock {} clock~combout {} clock~clkctrl {} altsyncram:mem_rtl_0|altsyncram_2rc1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.122ns 0.655ns } { 0.000ns 0.979ns 0.000ns 0.689ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_2rc1.tdf" "" { Text "C:/Users/ASUS_ROG/Downloads/Tugas_4-20231025T063125Z-001/Tugas_4/db/altsyncram_2rc1.tdf" 38 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.026 ns + Longest memory pin " "Info: + Longest memory to pin delay is 8.026 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altsyncram:mem_rtl_0\|altsyncram_2rc1:auto_generated\|ram_block1a0~portb_address_reg0 1 MEM M4K_X11_Y2 32 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X11_Y2; Fanout = 32; MEM Node = 'altsyncram:mem_rtl_0\|altsyncram_2rc1:auto_generated\|ram_block1a0~portb_address_reg0'" {  } { { "d:/kuliah/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/kuliah/quartus/bin/TimingClosureFloorplan.fld" "" "" { altsyncram:mem_rtl_0|altsyncram_2rc1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_2rc1.tdf" "" { Text "C:/Users/ASUS_ROG/Downloads/Tugas_4-20231025T063125Z-001/Tugas_4/db/altsyncram_2rc1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.991 ns) 2.991 ns altsyncram:mem_rtl_0\|altsyncram_2rc1:auto_generated\|ram_block1a25 2 MEM M4K_X11_Y2 1 " "Info: 2: + IC(0.000 ns) + CELL(2.991 ns) = 2.991 ns; Loc. = M4K_X11_Y2; Fanout = 1; MEM Node = 'altsyncram:mem_rtl_0\|altsyncram_2rc1:auto_generated\|ram_block1a25'" {  } { { "d:/kuliah/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/kuliah/quartus/bin/TimingClosureFloorplan.fld" "" "2.991 ns" { altsyncram:mem_rtl_0|altsyncram_2rc1:auto_generated|ram_block1a0~portb_address_reg0 altsyncram:mem_rtl_0|altsyncram_2rc1:auto_generated|ram_block1a25 } "NODE_NAME" } } { "db/altsyncram_2rc1.tdf" "" { Text "C:/Users/ASUS_ROG/Downloads/Tugas_4-20231025T063125Z-001/Tugas_4/db/altsyncram_2rc1.tdf" 763 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.267 ns) + CELL(2.768 ns) 8.026 ns RD_Data_1\[25\] 3 PIN PIN_B9 0 " "Info: 3: + IC(2.267 ns) + CELL(2.768 ns) = 8.026 ns; Loc. = PIN_B9; Fanout = 0; PIN Node = 'RD_Data_1\[25\]'" {  } { { "d:/kuliah/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/kuliah/quartus/bin/TimingClosureFloorplan.fld" "" "5.035 ns" { altsyncram:mem_rtl_0|altsyncram_2rc1:auto_generated|ram_block1a25 RD_Data_1[25] } "NODE_NAME" } } { "reg_file.vhd" "" { Text "C:/Users/ASUS_ROG/Downloads/Tugas_4-20231025T063125Z-001/Tugas_4/reg_file.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.759 ns ( 71.75 % ) " "Info: Total cell delay = 5.759 ns ( 71.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.267 ns ( 28.25 % ) " "Info: Total interconnect delay = 2.267 ns ( 28.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/kuliah/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/kuliah/quartus/bin/TimingClosureFloorplan.fld" "" "8.026 ns" { altsyncram:mem_rtl_0|altsyncram_2rc1:auto_generated|ram_block1a0~portb_address_reg0 altsyncram:mem_rtl_0|altsyncram_2rc1:auto_generated|ram_block1a25 RD_Data_1[25] } "NODE_NAME" } } { "d:/kuliah/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/kuliah/quartus/bin/Technology_Viewer.qrui" "8.026 ns" { altsyncram:mem_rtl_0|altsyncram_2rc1:auto_generated|ram_block1a0~portb_address_reg0 {} altsyncram:mem_rtl_0|altsyncram_2rc1:auto_generated|ram_block1a25 {} RD_Data_1[25] {} } { 0.000ns 0.000ns 2.267ns } { 0.000ns 2.991ns 2.768ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/kuliah/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/kuliah/quartus/bin/TimingClosureFloorplan.fld" "" "2.445 ns" { clock clock~clkctrl altsyncram:mem_rtl_0|altsyncram_2rc1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "d:/kuliah/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/kuliah/quartus/bin/Technology_Viewer.qrui" "2.445 ns" { clock {} clock~combout {} clock~clkctrl {} altsyncram:mem_rtl_0|altsyncram_2rc1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.122ns 0.655ns } { 0.000ns 0.979ns 0.000ns 0.689ns } "" } } { "d:/kuliah/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/kuliah/quartus/bin/TimingClosureFloorplan.fld" "" "8.026 ns" { altsyncram:mem_rtl_0|altsyncram_2rc1:auto_generated|ram_block1a0~portb_address_reg0 altsyncram:mem_rtl_0|altsyncram_2rc1:auto_generated|ram_block1a25 RD_Data_1[25] } "NODE_NAME" } } { "d:/kuliah/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/kuliah/quartus/bin/Technology_Viewer.qrui" "8.026 ns" { altsyncram:mem_rtl_0|altsyncram_2rc1:auto_generated|ram_block1a0~portb_address_reg0 {} altsyncram:mem_rtl_0|altsyncram_2rc1:auto_generated|ram_block1a25 {} RD_Data_1[25] {} } { 0.000ns 0.000ns 2.267ns } { 0.000ns 2.991ns 2.768ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "altsyncram:mem_rtl_0\|altsyncram_2rc1:auto_generated\|ram_block1a0~porta_datain_reg23 WR_Data_3\[23\] clock -3.192 ns memory " "Info: th for memory \"altsyncram:mem_rtl_0\|altsyncram_2rc1:auto_generated\|ram_block1a0~porta_datain_reg23\" (data pin = \"WR_Data_3\[23\]\", clock pin = \"clock\") is -3.192 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.416 ns + Longest memory " "Info: + Longest clock path from clock \"clock\" to destination memory is 2.416 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns clock 1 CLK PIN_H2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_H2; Fanout = 1; CLK Node = 'clock'" {  } { { "d:/kuliah/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/kuliah/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "reg_file.vhd" "" { Text "C:/Users/ASUS_ROG/Downloads/Tugas_4-20231025T063125Z-001/Tugas_4/reg_file.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.101 ns clock~clkctrl 2 COMB CLKCTRL_G2 150 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.101 ns; Loc. = CLKCTRL_G2; Fanout = 150; COMB Node = 'clock~clkctrl'" {  } { { "d:/kuliah/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/kuliah/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { clock clock~clkctrl } "NODE_NAME" } } { "reg_file.vhd" "" { Text "C:/Users/ASUS_ROG/Downloads/Tugas_4-20231025T063125Z-001/Tugas_4/reg_file.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.655 ns) + CELL(0.660 ns) 2.416 ns altsyncram:mem_rtl_0\|altsyncram_2rc1:auto_generated\|ram_block1a0~porta_datain_reg23 3 MEM M4K_X11_Y2 1 " "Info: 3: + IC(0.655 ns) + CELL(0.660 ns) = 2.416 ns; Loc. = M4K_X11_Y2; Fanout = 1; MEM Node = 'altsyncram:mem_rtl_0\|altsyncram_2rc1:auto_generated\|ram_block1a0~porta_datain_reg23'" {  } { { "d:/kuliah/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/kuliah/quartus/bin/TimingClosureFloorplan.fld" "" "1.315 ns" { clock~clkctrl altsyncram:mem_rtl_0|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg23 } "NODE_NAME" } } { "db/altsyncram_2rc1.tdf" "" { Text "C:/Users/ASUS_ROG/Downloads/Tugas_4-20231025T063125Z-001/Tugas_4/db/altsyncram_2rc1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.639 ns ( 67.84 % ) " "Info: Total cell delay = 1.639 ns ( 67.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.777 ns ( 32.16 % ) " "Info: Total interconnect delay = 0.777 ns ( 32.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/kuliah/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/kuliah/quartus/bin/TimingClosureFloorplan.fld" "" "2.416 ns" { clock clock~clkctrl altsyncram:mem_rtl_0|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg23 } "NODE_NAME" } } { "d:/kuliah/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/kuliah/quartus/bin/Technology_Viewer.qrui" "2.416 ns" { clock {} clock~combout {} clock~clkctrl {} altsyncram:mem_rtl_0|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg23 {} } { 0.000ns 0.000ns 0.122ns 0.655ns } { 0.000ns 0.979ns 0.000ns 0.660ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.234 ns + " "Info: + Micro hold delay of destination is 0.234 ns" {  } { { "db/altsyncram_2rc1.tdf" "" { Text "C:/Users/ASUS_ROG/Downloads/Tugas_4-20231025T063125Z-001/Tugas_4/db/altsyncram_2rc1.tdf" 38 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.842 ns - Shortest pin memory " "Info: - Shortest pin to memory delay is 5.842 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns WR_Data_3\[23\] 1 PIN PIN_L7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_L7; Fanout = 2; PIN Node = 'WR_Data_3\[23\]'" {  } { { "d:/kuliah/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/kuliah/quartus/bin/TimingClosureFloorplan.fld" "" "" { WR_Data_3[23] } "NODE_NAME" } } { "reg_file.vhd" "" { Text "C:/Users/ASUS_ROG/Downloads/Tugas_4-20231025T063125Z-001/Tugas_4/reg_file.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.916 ns) + CELL(0.106 ns) 5.842 ns altsyncram:mem_rtl_0\|altsyncram_2rc1:auto_generated\|ram_block1a0~porta_datain_reg23 2 MEM M4K_X11_Y2 1 " "Info: 2: + IC(4.916 ns) + CELL(0.106 ns) = 5.842 ns; Loc. = M4K_X11_Y2; Fanout = 1; MEM Node = 'altsyncram:mem_rtl_0\|altsyncram_2rc1:auto_generated\|ram_block1a0~porta_datain_reg23'" {  } { { "d:/kuliah/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/kuliah/quartus/bin/TimingClosureFloorplan.fld" "" "5.022 ns" { WR_Data_3[23] altsyncram:mem_rtl_0|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg23 } "NODE_NAME" } } { "db/altsyncram_2rc1.tdf" "" { Text "C:/Users/ASUS_ROG/Downloads/Tugas_4-20231025T063125Z-001/Tugas_4/db/altsyncram_2rc1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.926 ns ( 15.85 % ) " "Info: Total cell delay = 0.926 ns ( 15.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.916 ns ( 84.15 % ) " "Info: Total interconnect delay = 4.916 ns ( 84.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/kuliah/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/kuliah/quartus/bin/TimingClosureFloorplan.fld" "" "5.842 ns" { WR_Data_3[23] altsyncram:mem_rtl_0|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg23 } "NODE_NAME" } } { "d:/kuliah/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/kuliah/quartus/bin/Technology_Viewer.qrui" "5.842 ns" { WR_Data_3[23] {} WR_Data_3[23]~combout {} altsyncram:mem_rtl_0|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg23 {} } { 0.000ns 0.000ns 4.916ns } { 0.000ns 0.820ns 0.106ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/kuliah/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/kuliah/quartus/bin/TimingClosureFloorplan.fld" "" "2.416 ns" { clock clock~clkctrl altsyncram:mem_rtl_0|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg23 } "NODE_NAME" } } { "d:/kuliah/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/kuliah/quartus/bin/Technology_Viewer.qrui" "2.416 ns" { clock {} clock~combout {} clock~clkctrl {} altsyncram:mem_rtl_0|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg23 {} } { 0.000ns 0.000ns 0.122ns 0.655ns } { 0.000ns 0.979ns 0.000ns 0.660ns } "" } } { "d:/kuliah/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/kuliah/quartus/bin/TimingClosureFloorplan.fld" "" "5.842 ns" { WR_Data_3[23] altsyncram:mem_rtl_0|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg23 } "NODE_NAME" } } { "d:/kuliah/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/kuliah/quartus/bin/Technology_Viewer.qrui" "5.842 ns" { WR_Data_3[23] {} WR_Data_3[23]~combout {} altsyncram:mem_rtl_0|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg23 {} } { 0.000ns 0.000ns 4.916ns } { 0.000ns 0.820ns 0.106ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "190 " "Info: Peak virtual memory: 190 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 25 14:38:23 2023 " "Info: Processing ended: Wed Oct 25 14:38:23 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
