#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice_trm.h"

/* Rx */
#define Rx__0__DM__MASK 0x7000u
#define Rx__0__DM__SHIFT 12u
#define Rx__0__DR CYREG_PRT0_DR
#define Rx__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define Rx__0__HSIOM_MASK 0x000F0000u
#define Rx__0__HSIOM_SHIFT 16u
#define Rx__0__INTCFG CYREG_PRT0_INTCFG
#define Rx__0__INTSTAT CYREG_PRT0_INTSTAT
#define Rx__0__MASK 0x10u
#define Rx__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Rx__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Rx__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Rx__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Rx__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Rx__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Rx__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Rx__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Rx__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Rx__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Rx__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Rx__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Rx__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Rx__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Rx__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Rx__0__PC CYREG_PRT0_PC
#define Rx__0__PC2 CYREG_PRT0_PC2
#define Rx__0__PORT 0u
#define Rx__0__PS CYREG_PRT0_PS
#define Rx__0__SHIFT 4u
#define Rx__DR CYREG_PRT0_DR
#define Rx__INTCFG CYREG_PRT0_INTCFG
#define Rx__INTSTAT CYREG_PRT0_INTSTAT
#define Rx__MASK 0x10u
#define Rx__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Rx__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Rx__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Rx__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Rx__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Rx__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Rx__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Rx__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Rx__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Rx__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Rx__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Rx__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Rx__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Rx__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Rx__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Rx__PC CYREG_PRT0_PC
#define Rx__PC2 CYREG_PRT0_PC2
#define Rx__PORT 0u
#define Rx__PS CYREG_PRT0_PS
#define Rx__SHIFT 4u

/* Tx */
#define Tx__0__DM__MASK 0x38000u
#define Tx__0__DM__SHIFT 15u
#define Tx__0__DR CYREG_PRT0_DR
#define Tx__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define Tx__0__HSIOM_MASK 0x00F00000u
#define Tx__0__HSIOM_SHIFT 20u
#define Tx__0__INTCFG CYREG_PRT0_INTCFG
#define Tx__0__INTSTAT CYREG_PRT0_INTSTAT
#define Tx__0__MASK 0x20u
#define Tx__0__OUT_SEL CYREG_UDB_PA0_CFG10
#define Tx__0__OUT_SEL_SHIFT 10u
#define Tx__0__OUT_SEL_VAL 2u
#define Tx__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Tx__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Tx__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Tx__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Tx__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Tx__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Tx__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Tx__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Tx__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Tx__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Tx__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Tx__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Tx__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Tx__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Tx__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Tx__0__PC CYREG_PRT0_PC
#define Tx__0__PC2 CYREG_PRT0_PC2
#define Tx__0__PORT 0u
#define Tx__0__PS CYREG_PRT0_PS
#define Tx__0__SHIFT 5u
#define Tx__DR CYREG_PRT0_DR
#define Tx__INTCFG CYREG_PRT0_INTCFG
#define Tx__INTSTAT CYREG_PRT0_INTSTAT
#define Tx__MASK 0x20u
#define Tx__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Tx__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Tx__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Tx__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Tx__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Tx__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Tx__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Tx__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Tx__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Tx__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Tx__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Tx__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Tx__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Tx__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Tx__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Tx__PC CYREG_PRT0_PC
#define Tx__PC2 CYREG_PRT0_PC2
#define Tx__PORT 0u
#define Tx__PS CYREG_PRT0_PS
#define Tx__SHIFT 5u

/* ADC_Bypass */
#define ADC_Bypass__0__DM__MASK 0xE00000u
#define ADC_Bypass__0__DM__SHIFT 21u
#define ADC_Bypass__0__DR CYREG_PRT1_DR
#define ADC_Bypass__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define ADC_Bypass__0__HSIOM_MASK 0xF0000000u
#define ADC_Bypass__0__HSIOM_SHIFT 28u
#define ADC_Bypass__0__INTCFG CYREG_PRT1_INTCFG
#define ADC_Bypass__0__INTSTAT CYREG_PRT1_INTSTAT
#define ADC_Bypass__0__MASK 0x80u
#define ADC_Bypass__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define ADC_Bypass__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define ADC_Bypass__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define ADC_Bypass__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define ADC_Bypass__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define ADC_Bypass__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define ADC_Bypass__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define ADC_Bypass__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define ADC_Bypass__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define ADC_Bypass__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define ADC_Bypass__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define ADC_Bypass__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define ADC_Bypass__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define ADC_Bypass__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define ADC_Bypass__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define ADC_Bypass__0__PC CYREG_PRT1_PC
#define ADC_Bypass__0__PC2 CYREG_PRT1_PC2
#define ADC_Bypass__0__PORT 1u
#define ADC_Bypass__0__PS CYREG_PRT1_PS
#define ADC_Bypass__0__SHIFT 7u
#define ADC_Bypass__DR CYREG_PRT1_DR
#define ADC_Bypass__INTCFG CYREG_PRT1_INTCFG
#define ADC_Bypass__INTSTAT CYREG_PRT1_INTSTAT
#define ADC_Bypass__MASK 0x80u
#define ADC_Bypass__PA__CFG0 CYREG_UDB_PA1_CFG0
#define ADC_Bypass__PA__CFG1 CYREG_UDB_PA1_CFG1
#define ADC_Bypass__PA__CFG10 CYREG_UDB_PA1_CFG10
#define ADC_Bypass__PA__CFG11 CYREG_UDB_PA1_CFG11
#define ADC_Bypass__PA__CFG12 CYREG_UDB_PA1_CFG12
#define ADC_Bypass__PA__CFG13 CYREG_UDB_PA1_CFG13
#define ADC_Bypass__PA__CFG14 CYREG_UDB_PA1_CFG14
#define ADC_Bypass__PA__CFG2 CYREG_UDB_PA1_CFG2
#define ADC_Bypass__PA__CFG3 CYREG_UDB_PA1_CFG3
#define ADC_Bypass__PA__CFG4 CYREG_UDB_PA1_CFG4
#define ADC_Bypass__PA__CFG5 CYREG_UDB_PA1_CFG5
#define ADC_Bypass__PA__CFG6 CYREG_UDB_PA1_CFG6
#define ADC_Bypass__PA__CFG7 CYREG_UDB_PA1_CFG7
#define ADC_Bypass__PA__CFG8 CYREG_UDB_PA1_CFG8
#define ADC_Bypass__PA__CFG9 CYREG_UDB_PA1_CFG9
#define ADC_Bypass__PC CYREG_PRT1_PC
#define ADC_Bypass__PC2 CYREG_PRT1_PC2
#define ADC_Bypass__PORT 1u
#define ADC_Bypass__PS CYREG_PRT1_PS
#define ADC_Bypass__SHIFT 7u

/* ADC_cy_psoc4_sar */
#define ADC_cy_psoc4_sar__SAR_ANA_TRIM CYREG_SAR_ANA_TRIM
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG00 CYREG_SAR_CHAN_CONFIG00
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG01 CYREG_SAR_CHAN_CONFIG01
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG02 CYREG_SAR_CHAN_CONFIG02
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG03 CYREG_SAR_CHAN_CONFIG03
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG04 CYREG_SAR_CHAN_CONFIG04
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG05 CYREG_SAR_CHAN_CONFIG05
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG06 CYREG_SAR_CHAN_CONFIG06
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG07 CYREG_SAR_CHAN_CONFIG07
#define ADC_cy_psoc4_sar__SAR_CHAN_EN CYREG_SAR_CHAN_EN
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT_VALID CYREG_SAR_CHAN_RESULT_VALID
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT00 CYREG_SAR_CHAN_RESULT00
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT01 CYREG_SAR_CHAN_RESULT01
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT02 CYREG_SAR_CHAN_RESULT02
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT03 CYREG_SAR_CHAN_RESULT03
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT04 CYREG_SAR_CHAN_RESULT04
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT05 CYREG_SAR_CHAN_RESULT05
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT06 CYREG_SAR_CHAN_RESULT06
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT07 CYREG_SAR_CHAN_RESULT07
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK_VALID CYREG_SAR_CHAN_WORK_VALID
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK00 CYREG_SAR_CHAN_WORK00
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK01 CYREG_SAR_CHAN_WORK01
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK02 CYREG_SAR_CHAN_WORK02
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK03 CYREG_SAR_CHAN_WORK03
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK04 CYREG_SAR_CHAN_WORK04
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK05 CYREG_SAR_CHAN_WORK05
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK06 CYREG_SAR_CHAN_WORK06
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK07 CYREG_SAR_CHAN_WORK07
#define ADC_cy_psoc4_sar__SAR_CTRL CYREG_SAR_CTRL
#define ADC_cy_psoc4_sar__SAR_DFT_CTRL CYREG_SAR_DFT_CTRL
#define ADC_cy_psoc4_sar__SAR_INTR CYREG_SAR_INTR
#define ADC_cy_psoc4_sar__SAR_INTR_CAUSE CYREG_SAR_INTR_CAUSE
#define ADC_cy_psoc4_sar__SAR_INTR_MASK CYREG_SAR_INTR_MASK
#define ADC_cy_psoc4_sar__SAR_INTR_MASKED CYREG_SAR_INTR_MASKED
#define ADC_cy_psoc4_sar__SAR_INTR_SET CYREG_SAR_INTR_SET
#define ADC_cy_psoc4_sar__SAR_MUX_SWITCH_HW_CTRL CYREG_SAR_MUX_SWITCH_HW_CTRL
#define ADC_cy_psoc4_sar__SAR_MUX_SWITCH0 CYREG_SAR_MUX_SWITCH0
#define ADC_cy_psoc4_sar__SAR_NUMBER 0u
#define ADC_cy_psoc4_sar__SAR_PUMP_CTRL CYREG_SAR_PUMP_CTRL
#define ADC_cy_psoc4_sar__SAR_RANGE_COND CYREG_SAR_RANGE_COND
#define ADC_cy_psoc4_sar__SAR_RANGE_INTR CYREG_SAR_RANGE_INTR
#define ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASK CYREG_SAR_RANGE_INTR_MASK
#define ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASKED CYREG_SAR_RANGE_INTR_MASKED
#define ADC_cy_psoc4_sar__SAR_RANGE_INTR_SET CYREG_SAR_RANGE_INTR_SET
#define ADC_cy_psoc4_sar__SAR_RANGE_THRES CYREG_SAR_RANGE_THRES
#define ADC_cy_psoc4_sar__SAR_SAMPLE_CTRL CYREG_SAR_SAMPLE_CTRL
#define ADC_cy_psoc4_sar__SAR_SAMPLE_TIME01 CYREG_SAR_SAMPLE_TIME01
#define ADC_cy_psoc4_sar__SAR_SAMPLE_TIME23 CYREG_SAR_SAMPLE_TIME23
#define ADC_cy_psoc4_sar__SAR_SATURATE_INTR CYREG_SAR_SATURATE_INTR
#define ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASK CYREG_SAR_SATURATE_INTR_MASK
#define ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED CYREG_SAR_SATURATE_INTR_MASKED
#define ADC_cy_psoc4_sar__SAR_SATURATE_INTR_SET CYREG_SAR_SATURATE_INTR_SET
#define ADC_cy_psoc4_sar__SAR_START_CTRL CYREG_SAR_START_CTRL
#define ADC_cy_psoc4_sar__SAR_STATUS CYREG_SAR_STATUS
#define ADC_cy_psoc4_sar__SAR_WOUNDING CYREG_SAR_WOUNDING

/* ADC_intClock */
#define ADC_intClock__DIVIDER_MASK 0x0000FFFFu
#define ADC_intClock__ENABLE CYREG_CLK_DIVIDER_B00
#define ADC_intClock__ENABLE_MASK 0x80000000u
#define ADC_intClock__MASK 0x80000000u
#define ADC_intClock__REGISTER CYREG_CLK_DIVIDER_B00

/* ADC_IRQ */
#define ADC_IRQ__INTC_CLR_EN_REG CYREG_CM0_ICER
#define ADC_IRQ__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define ADC_IRQ__INTC_MASK 0x4000u
#define ADC_IRQ__INTC_NUMBER 14u
#define ADC_IRQ__INTC_PRIOR_MASK 0xC00000u
#define ADC_IRQ__INTC_PRIOR_NUM 3u
#define ADC_IRQ__INTC_PRIOR_REG CYREG_CM0_IPR3
#define ADC_IRQ__INTC_SET_EN_REG CYREG_CM0_ISER
#define ADC_IRQ__INTC_SET_PD_REG CYREG_CM0_ISPR

/* HUM */
#define HUM__0__DM__MASK 0x07u
#define HUM__0__DM__SHIFT 0u
#define HUM__0__DR CYREG_PRT0_DR
#define HUM__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define HUM__0__HSIOM_MASK 0x0000000Fu
#define HUM__0__HSIOM_SHIFT 0u
#define HUM__0__INTCFG CYREG_PRT0_INTCFG
#define HUM__0__INTSTAT CYREG_PRT0_INTSTAT
#define HUM__0__MASK 0x01u
#define HUM__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define HUM__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define HUM__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define HUM__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define HUM__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define HUM__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define HUM__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define HUM__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define HUM__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define HUM__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define HUM__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define HUM__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define HUM__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define HUM__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define HUM__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define HUM__0__PC CYREG_PRT0_PC
#define HUM__0__PC2 CYREG_PRT0_PC2
#define HUM__0__PORT 0u
#define HUM__0__PS CYREG_PRT0_PS
#define HUM__0__SHIFT 0u
#define HUM__DR CYREG_PRT0_DR
#define HUM__INTCFG CYREG_PRT0_INTCFG
#define HUM__INTSTAT CYREG_PRT0_INTSTAT
#define HUM__MASK 0x01u
#define HUM__PA__CFG0 CYREG_UDB_PA0_CFG0
#define HUM__PA__CFG1 CYREG_UDB_PA0_CFG1
#define HUM__PA__CFG10 CYREG_UDB_PA0_CFG10
#define HUM__PA__CFG11 CYREG_UDB_PA0_CFG11
#define HUM__PA__CFG12 CYREG_UDB_PA0_CFG12
#define HUM__PA__CFG13 CYREG_UDB_PA0_CFG13
#define HUM__PA__CFG14 CYREG_UDB_PA0_CFG14
#define HUM__PA__CFG2 CYREG_UDB_PA0_CFG2
#define HUM__PA__CFG3 CYREG_UDB_PA0_CFG3
#define HUM__PA__CFG4 CYREG_UDB_PA0_CFG4
#define HUM__PA__CFG5 CYREG_UDB_PA0_CFG5
#define HUM__PA__CFG6 CYREG_UDB_PA0_CFG6
#define HUM__PA__CFG7 CYREG_UDB_PA0_CFG7
#define HUM__PA__CFG8 CYREG_UDB_PA0_CFG8
#define HUM__PA__CFG9 CYREG_UDB_PA0_CFG9
#define HUM__PC CYREG_PRT0_PC
#define HUM__PC2 CYREG_PRT0_PC2
#define HUM__PORT 0u
#define HUM__PS CYREG_PRT0_PS
#define HUM__SHIFT 0u

/* I2C_SCB */
#define I2C_SCB__BIST_CONTROL CYREG_SCB0_BIST_CONTROL
#define I2C_SCB__BIST_DATA CYREG_SCB0_BIST_DATA
#define I2C_SCB__CTRL CYREG_SCB0_CTRL
#define I2C_SCB__EZ_DATA00 CYREG_SCB0_EZ_DATA00
#define I2C_SCB__EZ_DATA01 CYREG_SCB0_EZ_DATA01
#define I2C_SCB__EZ_DATA02 CYREG_SCB0_EZ_DATA02
#define I2C_SCB__EZ_DATA03 CYREG_SCB0_EZ_DATA03
#define I2C_SCB__EZ_DATA04 CYREG_SCB0_EZ_DATA04
#define I2C_SCB__EZ_DATA05 CYREG_SCB0_EZ_DATA05
#define I2C_SCB__EZ_DATA06 CYREG_SCB0_EZ_DATA06
#define I2C_SCB__EZ_DATA07 CYREG_SCB0_EZ_DATA07
#define I2C_SCB__EZ_DATA08 CYREG_SCB0_EZ_DATA08
#define I2C_SCB__EZ_DATA09 CYREG_SCB0_EZ_DATA09
#define I2C_SCB__EZ_DATA10 CYREG_SCB0_EZ_DATA10
#define I2C_SCB__EZ_DATA11 CYREG_SCB0_EZ_DATA11
#define I2C_SCB__EZ_DATA12 CYREG_SCB0_EZ_DATA12
#define I2C_SCB__EZ_DATA13 CYREG_SCB0_EZ_DATA13
#define I2C_SCB__EZ_DATA14 CYREG_SCB0_EZ_DATA14
#define I2C_SCB__EZ_DATA15 CYREG_SCB0_EZ_DATA15
#define I2C_SCB__EZ_DATA16 CYREG_SCB0_EZ_DATA16
#define I2C_SCB__EZ_DATA17 CYREG_SCB0_EZ_DATA17
#define I2C_SCB__EZ_DATA18 CYREG_SCB0_EZ_DATA18
#define I2C_SCB__EZ_DATA19 CYREG_SCB0_EZ_DATA19
#define I2C_SCB__EZ_DATA20 CYREG_SCB0_EZ_DATA20
#define I2C_SCB__EZ_DATA21 CYREG_SCB0_EZ_DATA21
#define I2C_SCB__EZ_DATA22 CYREG_SCB0_EZ_DATA22
#define I2C_SCB__EZ_DATA23 CYREG_SCB0_EZ_DATA23
#define I2C_SCB__EZ_DATA24 CYREG_SCB0_EZ_DATA24
#define I2C_SCB__EZ_DATA25 CYREG_SCB0_EZ_DATA25
#define I2C_SCB__EZ_DATA26 CYREG_SCB0_EZ_DATA26
#define I2C_SCB__EZ_DATA27 CYREG_SCB0_EZ_DATA27
#define I2C_SCB__EZ_DATA28 CYREG_SCB0_EZ_DATA28
#define I2C_SCB__EZ_DATA29 CYREG_SCB0_EZ_DATA29
#define I2C_SCB__EZ_DATA30 CYREG_SCB0_EZ_DATA30
#define I2C_SCB__EZ_DATA31 CYREG_SCB0_EZ_DATA31
#define I2C_SCB__I2C_CFG CYREG_SCB0_I2C_CFG
#define I2C_SCB__I2C_CTRL CYREG_SCB0_I2C_CTRL
#define I2C_SCB__I2C_M_CMD CYREG_SCB0_I2C_M_CMD
#define I2C_SCB__I2C_S_CMD CYREG_SCB0_I2C_S_CMD
#define I2C_SCB__I2C_STATUS CYREG_SCB0_I2C_STATUS
#define I2C_SCB__INTR_CAUSE CYREG_SCB0_INTR_CAUSE
#define I2C_SCB__INTR_I2C_EC CYREG_SCB0_INTR_I2C_EC
#define I2C_SCB__INTR_I2C_EC_MASK CYREG_SCB0_INTR_I2C_EC_MASK
#define I2C_SCB__INTR_I2C_EC_MASKED CYREG_SCB0_INTR_I2C_EC_MASKED
#define I2C_SCB__INTR_M CYREG_SCB0_INTR_M
#define I2C_SCB__INTR_M_MASK CYREG_SCB0_INTR_M_MASK
#define I2C_SCB__INTR_M_MASKED CYREG_SCB0_INTR_M_MASKED
#define I2C_SCB__INTR_M_SET CYREG_SCB0_INTR_M_SET
#define I2C_SCB__INTR_RX CYREG_SCB0_INTR_RX
#define I2C_SCB__INTR_RX_MASK CYREG_SCB0_INTR_RX_MASK
#define I2C_SCB__INTR_RX_MASKED CYREG_SCB0_INTR_RX_MASKED
#define I2C_SCB__INTR_RX_SET CYREG_SCB0_INTR_RX_SET
#define I2C_SCB__INTR_S CYREG_SCB0_INTR_S
#define I2C_SCB__INTR_S_MASK CYREG_SCB0_INTR_S_MASK
#define I2C_SCB__INTR_S_MASKED CYREG_SCB0_INTR_S_MASKED
#define I2C_SCB__INTR_S_SET CYREG_SCB0_INTR_S_SET
#define I2C_SCB__INTR_SPI_EC CYREG_SCB0_INTR_SPI_EC
#define I2C_SCB__INTR_SPI_EC_MASK CYREG_SCB0_INTR_SPI_EC_MASK
#define I2C_SCB__INTR_SPI_EC_MASKED CYREG_SCB0_INTR_SPI_EC_MASKED
#define I2C_SCB__INTR_TX CYREG_SCB0_INTR_TX
#define I2C_SCB__INTR_TX_MASK CYREG_SCB0_INTR_TX_MASK
#define I2C_SCB__INTR_TX_MASKED CYREG_SCB0_INTR_TX_MASKED
#define I2C_SCB__INTR_TX_SET CYREG_SCB0_INTR_TX_SET
#define I2C_SCB__RX_CTRL CYREG_SCB0_RX_CTRL
#define I2C_SCB__RX_FIFO_CTRL CYREG_SCB0_RX_FIFO_CTRL
#define I2C_SCB__RX_FIFO_RD CYREG_SCB0_RX_FIFO_RD
#define I2C_SCB__RX_FIFO_RD_SILENT CYREG_SCB0_RX_FIFO_RD_SILENT
#define I2C_SCB__RX_FIFO_STATUS CYREG_SCB0_RX_FIFO_STATUS
#define I2C_SCB__RX_MATCH CYREG_SCB0_RX_MATCH
#define I2C_SCB__SPI_CTRL CYREG_SCB0_SPI_CTRL
#define I2C_SCB__SPI_STATUS CYREG_SCB0_SPI_STATUS
#define I2C_SCB__SS0_POSISTION 0u
#define I2C_SCB__SS1_POSISTION 1u
#define I2C_SCB__SS2_POSISTION 2u
#define I2C_SCB__SS3_POSISTION 3u
#define I2C_SCB__STATUS CYREG_SCB0_STATUS
#define I2C_SCB__TX_CTRL CYREG_SCB0_TX_CTRL
#define I2C_SCB__TX_FIFO_CTRL CYREG_SCB0_TX_FIFO_CTRL
#define I2C_SCB__TX_FIFO_STATUS CYREG_SCB0_TX_FIFO_STATUS
#define I2C_SCB__TX_FIFO_WR CYREG_SCB0_TX_FIFO_WR
#define I2C_SCB__UART_CTRL CYREG_SCB0_UART_CTRL
#define I2C_SCB__UART_RX_CTRL CYREG_SCB0_UART_RX_CTRL
#define I2C_SCB__UART_RX_STATUS CYREG_SCB0_UART_RX_STATUS
#define I2C_SCB__UART_TX_CTRL CYREG_SCB0_UART_TX_CTRL

/* I2C_SCB_IRQ */
#define I2C_SCB_IRQ__INTC_CLR_EN_REG CYREG_CM0_ICER
#define I2C_SCB_IRQ__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define I2C_SCB_IRQ__INTC_MASK 0x400u
#define I2C_SCB_IRQ__INTC_NUMBER 10u
#define I2C_SCB_IRQ__INTC_PRIOR_MASK 0xC00000u
#define I2C_SCB_IRQ__INTC_PRIOR_NUM 3u
#define I2C_SCB_IRQ__INTC_PRIOR_REG CYREG_CM0_IPR2
#define I2C_SCB_IRQ__INTC_SET_EN_REG CYREG_CM0_ISER
#define I2C_SCB_IRQ__INTC_SET_PD_REG CYREG_CM0_ISPR

/* I2C_SCBCLK */
#define I2C_SCBCLK__DIVIDER_MASK 0x0000FFFFu
#define I2C_SCBCLK__ENABLE CYREG_CLK_DIVIDER_A00
#define I2C_SCBCLK__ENABLE_MASK 0x80000000u
#define I2C_SCBCLK__MASK 0x80000000u
#define I2C_SCBCLK__REGISTER CYREG_CLK_DIVIDER_A00

/* I2C_scl */
#define I2C_scl__0__DM__MASK 0x07u
#define I2C_scl__0__DM__SHIFT 0u
#define I2C_scl__0__DR CYREG_PRT4_DR
#define I2C_scl__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define I2C_scl__0__HSIOM_GPIO 0u
#define I2C_scl__0__HSIOM_I2C 14u
#define I2C_scl__0__HSIOM_I2C_SCL 14u
#define I2C_scl__0__HSIOM_MASK 0x0000000Fu
#define I2C_scl__0__HSIOM_SHIFT 0u
#define I2C_scl__0__HSIOM_SPI 15u
#define I2C_scl__0__HSIOM_SPI_MOSI 15u
#define I2C_scl__0__HSIOM_UART 9u
#define I2C_scl__0__HSIOM_UART_RX 9u
#define I2C_scl__0__INTCFG CYREG_PRT4_INTCFG
#define I2C_scl__0__INTSTAT CYREG_PRT4_INTSTAT
#define I2C_scl__0__MASK 0x01u
#define I2C_scl__0__PC CYREG_PRT4_PC
#define I2C_scl__0__PC2 CYREG_PRT4_PC2
#define I2C_scl__0__PORT 4u
#define I2C_scl__0__PS CYREG_PRT4_PS
#define I2C_scl__0__SHIFT 0u
#define I2C_scl__DR CYREG_PRT4_DR
#define I2C_scl__INTCFG CYREG_PRT4_INTCFG
#define I2C_scl__INTSTAT CYREG_PRT4_INTSTAT
#define I2C_scl__MASK 0x01u
#define I2C_scl__PC CYREG_PRT4_PC
#define I2C_scl__PC2 CYREG_PRT4_PC2
#define I2C_scl__PORT 4u
#define I2C_scl__PS CYREG_PRT4_PS
#define I2C_scl__SHIFT 0u

/* I2C_sda */
#define I2C_sda__0__DM__MASK 0x38u
#define I2C_sda__0__DM__SHIFT 3u
#define I2C_sda__0__DR CYREG_PRT4_DR
#define I2C_sda__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define I2C_sda__0__HSIOM_GPIO 0u
#define I2C_sda__0__HSIOM_I2C 14u
#define I2C_sda__0__HSIOM_I2C_SDA 14u
#define I2C_sda__0__HSIOM_MASK 0x000000F0u
#define I2C_sda__0__HSIOM_SHIFT 4u
#define I2C_sda__0__HSIOM_SPI 15u
#define I2C_sda__0__HSIOM_SPI_MISO 15u
#define I2C_sda__0__HSIOM_UART 9u
#define I2C_sda__0__HSIOM_UART_TX 9u
#define I2C_sda__0__INTCFG CYREG_PRT4_INTCFG
#define I2C_sda__0__INTSTAT CYREG_PRT4_INTSTAT
#define I2C_sda__0__MASK 0x02u
#define I2C_sda__0__PC CYREG_PRT4_PC
#define I2C_sda__0__PC2 CYREG_PRT4_PC2
#define I2C_sda__0__PORT 4u
#define I2C_sda__0__PS CYREG_PRT4_PS
#define I2C_sda__0__SHIFT 1u
#define I2C_sda__DR CYREG_PRT4_DR
#define I2C_sda__INTCFG CYREG_PRT4_INTCFG
#define I2C_sda__INTSTAT CYREG_PRT4_INTSTAT
#define I2C_sda__MASK 0x02u
#define I2C_sda__PC CYREG_PRT4_PC
#define I2C_sda__PC2 CYREG_PRT4_PC2
#define I2C_sda__PORT 4u
#define I2C_sda__PS CYREG_PRT4_PS
#define I2C_sda__SHIFT 1u

/* UART_BUART */
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W16_ACTL_00
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_UDB_W16_CTL_00
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_UDB_W16_CTL_00
#define UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_UDB_W16_CTL_00
#define UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_UDB_W16_CTL_00
#define UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_UDB_W16_MSK_00
#define UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_UDB_W16_MSK_00
#define UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_UDB_W16_MSK_00
#define UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_UDB_W16_MSK_00
#define UART_BUART_sRX_RxBitCounter__32BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W32_ACTL_00
#define UART_BUART_sRX_RxBitCounter__32BIT_CONTROL_REG CYREG_UDB_W32_CTL_00
#define UART_BUART_sRX_RxBitCounter__32BIT_COUNT_REG CYREG_UDB_W32_CTL_00
#define UART_BUART_sRX_RxBitCounter__32BIT_PERIOD_REG CYREG_UDB_W32_MSK_00
#define UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_UDB_W8_ACTL_00
#define UART_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_UDB_W8_CTL_00
#define UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_UDB_CAT16_CTL_ST_00
#define UART_BUART_sRX_RxBitCounter__COUNT_REG CYREG_UDB_W8_CTL_00
#define UART_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_UDB_CAT16_CTL_ST_00
#define UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_00
#define UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_00
#define UART_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_UDB_W8_MSK_00
#define UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_UDB_W16_ACTL_00
#define UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_UDB_W16_ST_00
#define UART_BUART_sRX_RxBitCounter_ST__32BIT_MASK_REG CYREG_UDB_W32_MSK_00
#define UART_BUART_sRX_RxBitCounter_ST__32BIT_STATUS_AUX_CTL_REG CYREG_UDB_W32_ACTL_00
#define UART_BUART_sRX_RxBitCounter_ST__32BIT_STATUS_REG CYREG_UDB_W32_ST_00
#define UART_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_UDB_W8_MSK_00
#define UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_00
#define UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_00
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL_00
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_UDB_CAT16_CTL_ST_00
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_UDB_CAT16_CTL_ST_00
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_UDB_W8_ST_00
#define UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_UDB_W16_A0_00
#define UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_UDB_W16_A1_00
#define UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_UDB_W16_D0_00
#define UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_UDB_W16_D1_00
#define UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_UDB_W16_ACTL_00
#define UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_UDB_W16_F0_00
#define UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_UDB_W16_F1_00
#define UART_BUART_sRX_RxShifter_u0__32BIT_A0_REG CYREG_UDB_W32_A0_00
#define UART_BUART_sRX_RxShifter_u0__32BIT_A1_REG CYREG_UDB_W32_A1_00
#define UART_BUART_sRX_RxShifter_u0__32BIT_D0_REG CYREG_UDB_W32_D0_00
#define UART_BUART_sRX_RxShifter_u0__32BIT_D1_REG CYREG_UDB_W32_D1_00
#define UART_BUART_sRX_RxShifter_u0__32BIT_DP_AUX_CTL_REG CYREG_UDB_W32_ACTL_00
#define UART_BUART_sRX_RxShifter_u0__32BIT_F0_REG CYREG_UDB_W32_F0_00
#define UART_BUART_sRX_RxShifter_u0__32BIT_F1_REG CYREG_UDB_W32_F1_00
#define UART_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_UDB_CAT16_A_00
#define UART_BUART_sRX_RxShifter_u0__A0_REG CYREG_UDB_W8_A0_00
#define UART_BUART_sRX_RxShifter_u0__A1_REG CYREG_UDB_W8_A1_00
#define UART_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_UDB_CAT16_D_00
#define UART_BUART_sRX_RxShifter_u0__D0_REG CYREG_UDB_W8_D0_00
#define UART_BUART_sRX_RxShifter_u0__D1_REG CYREG_UDB_W8_D1_00
#define UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL_00
#define UART_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_UDB_CAT16_F_00
#define UART_BUART_sRX_RxShifter_u0__F0_REG CYREG_UDB_W8_F0_00
#define UART_BUART_sRX_RxShifter_u0__F1_REG CYREG_UDB_W8_F1_00
#define UART_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_00
#define UART_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_00
#define UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_UDB_W16_ACTL_01
#define UART_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_UDB_W16_ST_01
#define UART_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_BUART_sRX_RxSts__3__POS 3
#define UART_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_BUART_sRX_RxSts__4__POS 4
#define UART_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_BUART_sRX_RxSts__5__POS 5
#define UART_BUART_sRX_RxSts__MASK 0x38u
#define UART_BUART_sRX_RxSts__MASK_REG CYREG_UDB_W8_MSK_01
#define UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL_01
#define UART_BUART_sRX_RxSts__STATUS_REG CYREG_UDB_W8_ST_01
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_UDB_CAT16_A_03
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_UDB_W8_A0_03
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_UDB_W8_A1_03
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_UDB_CAT16_D_03
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_UDB_W8_D0_03
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_UDB_W8_D1_03
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL_03
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_UDB_CAT16_F_03
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_UDB_W8_F0_03
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_UDB_W8_F1_03
#define UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_UDB_W16_A0_02
#define UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_UDB_W16_A1_02
#define UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_UDB_W16_D0_02
#define UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_UDB_W16_D1_02
#define UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_UDB_W16_ACTL_02
#define UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_UDB_W16_F0_02
#define UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_UDB_W16_F1_02
#define UART_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_UDB_CAT16_A_02
#define UART_BUART_sTX_TxShifter_u0__A0_REG CYREG_UDB_W8_A0_02
#define UART_BUART_sTX_TxShifter_u0__A1_REG CYREG_UDB_W8_A1_02
#define UART_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_UDB_CAT16_D_02
#define UART_BUART_sTX_TxShifter_u0__D0_REG CYREG_UDB_W8_D0_02
#define UART_BUART_sTX_TxShifter_u0__D1_REG CYREG_UDB_W8_D1_02
#define UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL_02
#define UART_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_UDB_CAT16_F_02
#define UART_BUART_sTX_TxShifter_u0__F0_REG CYREG_UDB_W8_F0_02
#define UART_BUART_sTX_TxShifter_u0__F1_REG CYREG_UDB_W8_F1_02
#define UART_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_BUART_sTX_TxSts__0__POS 0
#define UART_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_BUART_sTX_TxSts__1__POS 1
#define UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_UDB_W16_ACTL_02
#define UART_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_UDB_W16_ST_02
#define UART_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_BUART_sTX_TxSts__2__POS 2
#define UART_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_BUART_sTX_TxSts__3__POS 3
#define UART_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_BUART_sTX_TxSts__MASK_REG CYREG_UDB_W8_MSK_02
#define UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL_02
#define UART_BUART_sTX_TxSts__STATUS_REG CYREG_UDB_W8_ST_02

/* UART_IntClock */
#define UART_IntClock__DIVIDER_MASK 0x0000FFFFu
#define UART_IntClock__ENABLE CYREG_CLK_DIVIDER_C00
#define UART_IntClock__ENABLE_MASK 0x80000000u
#define UART_IntClock__MASK 0x80000000u
#define UART_IntClock__REGISTER CYREG_CLK_DIVIDER_C00

/* LED_B */
#define LED_B__0__DM__MASK 0x38000u
#define LED_B__0__DM__SHIFT 15u
#define LED_B__0__DR CYREG_PRT2_DR
#define LED_B__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define LED_B__0__HSIOM_MASK 0x00F00000u
#define LED_B__0__HSIOM_SHIFT 20u
#define LED_B__0__INTCFG CYREG_PRT2_INTCFG
#define LED_B__0__INTSTAT CYREG_PRT2_INTSTAT
#define LED_B__0__MASK 0x20u
#define LED_B__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define LED_B__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define LED_B__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define LED_B__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define LED_B__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define LED_B__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define LED_B__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define LED_B__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define LED_B__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define LED_B__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define LED_B__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define LED_B__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define LED_B__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define LED_B__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define LED_B__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define LED_B__0__PC CYREG_PRT2_PC
#define LED_B__0__PC2 CYREG_PRT2_PC2
#define LED_B__0__PORT 2u
#define LED_B__0__PS CYREG_PRT2_PS
#define LED_B__0__SHIFT 5u
#define LED_B__DR CYREG_PRT2_DR
#define LED_B__INTCFG CYREG_PRT2_INTCFG
#define LED_B__INTSTAT CYREG_PRT2_INTSTAT
#define LED_B__MASK 0x20u
#define LED_B__PA__CFG0 CYREG_UDB_PA2_CFG0
#define LED_B__PA__CFG1 CYREG_UDB_PA2_CFG1
#define LED_B__PA__CFG10 CYREG_UDB_PA2_CFG10
#define LED_B__PA__CFG11 CYREG_UDB_PA2_CFG11
#define LED_B__PA__CFG12 CYREG_UDB_PA2_CFG12
#define LED_B__PA__CFG13 CYREG_UDB_PA2_CFG13
#define LED_B__PA__CFG14 CYREG_UDB_PA2_CFG14
#define LED_B__PA__CFG2 CYREG_UDB_PA2_CFG2
#define LED_B__PA__CFG3 CYREG_UDB_PA2_CFG3
#define LED_B__PA__CFG4 CYREG_UDB_PA2_CFG4
#define LED_B__PA__CFG5 CYREG_UDB_PA2_CFG5
#define LED_B__PA__CFG6 CYREG_UDB_PA2_CFG6
#define LED_B__PA__CFG7 CYREG_UDB_PA2_CFG7
#define LED_B__PA__CFG8 CYREG_UDB_PA2_CFG8
#define LED_B__PA__CFG9 CYREG_UDB_PA2_CFG9
#define LED_B__PC CYREG_PRT2_PC
#define LED_B__PC2 CYREG_PRT2_PC2
#define LED_B__PORT 2u
#define LED_B__PS CYREG_PRT2_PS
#define LED_B__SHIFT 5u

/* LED_G */
#define LED_G__0__DM__MASK 0x1C0000u
#define LED_G__0__DM__SHIFT 18u
#define LED_G__0__DR CYREG_PRT2_DR
#define LED_G__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define LED_G__0__HSIOM_MASK 0x0F000000u
#define LED_G__0__HSIOM_SHIFT 24u
#define LED_G__0__INTCFG CYREG_PRT2_INTCFG
#define LED_G__0__INTSTAT CYREG_PRT2_INTSTAT
#define LED_G__0__MASK 0x40u
#define LED_G__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define LED_G__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define LED_G__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define LED_G__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define LED_G__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define LED_G__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define LED_G__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define LED_G__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define LED_G__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define LED_G__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define LED_G__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define LED_G__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define LED_G__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define LED_G__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define LED_G__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define LED_G__0__PC CYREG_PRT2_PC
#define LED_G__0__PC2 CYREG_PRT2_PC2
#define LED_G__0__PORT 2u
#define LED_G__0__PS CYREG_PRT2_PS
#define LED_G__0__SHIFT 6u
#define LED_G__DR CYREG_PRT2_DR
#define LED_G__INTCFG CYREG_PRT2_INTCFG
#define LED_G__INTSTAT CYREG_PRT2_INTSTAT
#define LED_G__MASK 0x40u
#define LED_G__PA__CFG0 CYREG_UDB_PA2_CFG0
#define LED_G__PA__CFG1 CYREG_UDB_PA2_CFG1
#define LED_G__PA__CFG10 CYREG_UDB_PA2_CFG10
#define LED_G__PA__CFG11 CYREG_UDB_PA2_CFG11
#define LED_G__PA__CFG12 CYREG_UDB_PA2_CFG12
#define LED_G__PA__CFG13 CYREG_UDB_PA2_CFG13
#define LED_G__PA__CFG14 CYREG_UDB_PA2_CFG14
#define LED_G__PA__CFG2 CYREG_UDB_PA2_CFG2
#define LED_G__PA__CFG3 CYREG_UDB_PA2_CFG3
#define LED_G__PA__CFG4 CYREG_UDB_PA2_CFG4
#define LED_G__PA__CFG5 CYREG_UDB_PA2_CFG5
#define LED_G__PA__CFG6 CYREG_UDB_PA2_CFG6
#define LED_G__PA__CFG7 CYREG_UDB_PA2_CFG7
#define LED_G__PA__CFG8 CYREG_UDB_PA2_CFG8
#define LED_G__PA__CFG9 CYREG_UDB_PA2_CFG9
#define LED_G__PC CYREG_PRT2_PC
#define LED_G__PC2 CYREG_PRT2_PC2
#define LED_G__PORT 2u
#define LED_G__PS CYREG_PRT2_PS
#define LED_G__SHIFT 6u

/* LED_R */
#define LED_R__0__DM__MASK 0xE00000u
#define LED_R__0__DM__SHIFT 21u
#define LED_R__0__DR CYREG_PRT2_DR
#define LED_R__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define LED_R__0__HSIOM_MASK 0xF0000000u
#define LED_R__0__HSIOM_SHIFT 28u
#define LED_R__0__INTCFG CYREG_PRT2_INTCFG
#define LED_R__0__INTSTAT CYREG_PRT2_INTSTAT
#define LED_R__0__MASK 0x80u
#define LED_R__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define LED_R__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define LED_R__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define LED_R__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define LED_R__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define LED_R__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define LED_R__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define LED_R__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define LED_R__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define LED_R__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define LED_R__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define LED_R__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define LED_R__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define LED_R__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define LED_R__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define LED_R__0__PC CYREG_PRT2_PC
#define LED_R__0__PC2 CYREG_PRT2_PC2
#define LED_R__0__PORT 2u
#define LED_R__0__PS CYREG_PRT2_PS
#define LED_R__0__SHIFT 7u
#define LED_R__DR CYREG_PRT2_DR
#define LED_R__INTCFG CYREG_PRT2_INTCFG
#define LED_R__INTSTAT CYREG_PRT2_INTSTAT
#define LED_R__MASK 0x80u
#define LED_R__PA__CFG0 CYREG_UDB_PA2_CFG0
#define LED_R__PA__CFG1 CYREG_UDB_PA2_CFG1
#define LED_R__PA__CFG10 CYREG_UDB_PA2_CFG10
#define LED_R__PA__CFG11 CYREG_UDB_PA2_CFG11
#define LED_R__PA__CFG12 CYREG_UDB_PA2_CFG12
#define LED_R__PA__CFG13 CYREG_UDB_PA2_CFG13
#define LED_R__PA__CFG14 CYREG_UDB_PA2_CFG14
#define LED_R__PA__CFG2 CYREG_UDB_PA2_CFG2
#define LED_R__PA__CFG3 CYREG_UDB_PA2_CFG3
#define LED_R__PA__CFG4 CYREG_UDB_PA2_CFG4
#define LED_R__PA__CFG5 CYREG_UDB_PA2_CFG5
#define LED_R__PA__CFG6 CYREG_UDB_PA2_CFG6
#define LED_R__PA__CFG7 CYREG_UDB_PA2_CFG7
#define LED_R__PA__CFG8 CYREG_UDB_PA2_CFG8
#define LED_R__PA__CFG9 CYREG_UDB_PA2_CFG9
#define LED_R__PC CYREG_PRT2_PC
#define LED_R__PC2 CYREG_PRT2_PC2
#define LED_R__PORT 2u
#define LED_R__PS CYREG_PRT2_PS
#define LED_R__SHIFT 7u

/* ClockTO */
#define ClockTO__DIVIDER_MASK 0x0000FFFFu
#define ClockTO__ENABLE CYREG_CLK_DIVIDER_A01
#define ClockTO__ENABLE_MASK 0x80000000u
#define ClockTO__MASK 0x80000000u
#define ClockTO__REGISTER CYREG_CLK_DIVIDER_A01

/* Clock_1 */
#define Clock_1__DIVIDER_MASK 0x0000FFFFu
#define Clock_1__ENABLE CYREG_CLK_DIVIDER_C01
#define Clock_1__ENABLE_MASK 0x80000000u
#define Clock_1__MASK 0x80000000u
#define Clock_1__REGISTER CYREG_CLK_DIVIDER_C01

/* Timeout_cy_m0s8_tcpwm_1 */
#define Timeout_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT0_CC
#define Timeout_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT0_CC_BUFF
#define Timeout_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT0_COUNTER
#define Timeout_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT0_CTRL
#define Timeout_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT0_INTR
#define Timeout_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT0_INTR_MASK
#define Timeout_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT0_INTR_MASKED
#define Timeout_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT0_INTR_SET
#define Timeout_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT0_PERIOD
#define Timeout_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT0_PERIOD_BUFF
#define Timeout_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT0_STATUS
#define Timeout_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define Timeout_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x01u
#define Timeout_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 0u
#define Timeout_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x100u
#define Timeout_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 8u
#define Timeout_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x1000000u
#define Timeout_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 24u
#define Timeout_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x10000u
#define Timeout_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 16u
#define Timeout_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define Timeout_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x01u
#define Timeout_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 0u
#define Timeout_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define Timeout_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x01u
#define Timeout_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 0u
#define Timeout_cy_m0s8_tcpwm_1__TCPWM_NUMBER 0u
#define Timeout_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT0_TR_CTRL0
#define Timeout_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT0_TR_CTRL1
#define Timeout_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT0_TR_CTRL2

/* Pin_Rain */
#define Pin_Rain__0__DM__MASK 0xE00000u
#define Pin_Rain__0__DM__SHIFT 21u
#define Pin_Rain__0__DR CYREG_PRT0_DR
#define Pin_Rain__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define Pin_Rain__0__HSIOM_MASK 0xF0000000u
#define Pin_Rain__0__HSIOM_SHIFT 28u
#define Pin_Rain__0__INTCFG CYREG_PRT0_INTCFG
#define Pin_Rain__0__INTSTAT CYREG_PRT0_INTSTAT
#define Pin_Rain__0__MASK 0x80u
#define Pin_Rain__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Pin_Rain__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Pin_Rain__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Pin_Rain__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Pin_Rain__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Pin_Rain__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Pin_Rain__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Pin_Rain__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Pin_Rain__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Pin_Rain__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Pin_Rain__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Pin_Rain__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Pin_Rain__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Pin_Rain__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Pin_Rain__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Pin_Rain__0__PC CYREG_PRT0_PC
#define Pin_Rain__0__PC2 CYREG_PRT0_PC2
#define Pin_Rain__0__PORT 0u
#define Pin_Rain__0__PS CYREG_PRT0_PS
#define Pin_Rain__0__SHIFT 7u
#define Pin_Rain__DR CYREG_PRT0_DR
#define Pin_Rain__INTCFG CYREG_PRT0_INTCFG
#define Pin_Rain__INTSTAT CYREG_PRT0_INTSTAT
#define Pin_Rain__MASK 0x80u
#define Pin_Rain__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Pin_Rain__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Pin_Rain__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Pin_Rain__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Pin_Rain__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Pin_Rain__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Pin_Rain__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Pin_Rain__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Pin_Rain__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Pin_Rain__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Pin_Rain__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Pin_Rain__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Pin_Rain__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Pin_Rain__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Pin_Rain__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Pin_Rain__PC CYREG_PRT0_PC
#define Pin_Rain__PC2 CYREG_PRT0_PC2
#define Pin_Rain__PORT 0u
#define Pin_Rain__PS CYREG_PRT0_PS
#define Pin_Rain__SHIFT 7u

/* Pin_Ubat */
#define Pin_Ubat__0__DM__MASK 0xE00u
#define Pin_Ubat__0__DM__SHIFT 9u
#define Pin_Ubat__0__DR CYREG_PRT2_DR
#define Pin_Ubat__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define Pin_Ubat__0__HSIOM_MASK 0x0000F000u
#define Pin_Ubat__0__HSIOM_SHIFT 12u
#define Pin_Ubat__0__INTCFG CYREG_PRT2_INTCFG
#define Pin_Ubat__0__INTSTAT CYREG_PRT2_INTSTAT
#define Pin_Ubat__0__MASK 0x08u
#define Pin_Ubat__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Pin_Ubat__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Pin_Ubat__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Pin_Ubat__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Pin_Ubat__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Pin_Ubat__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Pin_Ubat__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Pin_Ubat__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Pin_Ubat__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Pin_Ubat__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Pin_Ubat__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Pin_Ubat__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Pin_Ubat__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Pin_Ubat__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Pin_Ubat__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Pin_Ubat__0__PC CYREG_PRT2_PC
#define Pin_Ubat__0__PC2 CYREG_PRT2_PC2
#define Pin_Ubat__0__PORT 2u
#define Pin_Ubat__0__PS CYREG_PRT2_PS
#define Pin_Ubat__0__SHIFT 3u
#define Pin_Ubat__DR CYREG_PRT2_DR
#define Pin_Ubat__INTCFG CYREG_PRT2_INTCFG
#define Pin_Ubat__INTSTAT CYREG_PRT2_INTSTAT
#define Pin_Ubat__MASK 0x08u
#define Pin_Ubat__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Pin_Ubat__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Pin_Ubat__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Pin_Ubat__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Pin_Ubat__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Pin_Ubat__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Pin_Ubat__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Pin_Ubat__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Pin_Ubat__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Pin_Ubat__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Pin_Ubat__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Pin_Ubat__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Pin_Ubat__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Pin_Ubat__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Pin_Ubat__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Pin_Ubat__PC CYREG_PRT2_PC
#define Pin_Ubat__PC2 CYREG_PRT2_PC2
#define Pin_Ubat__PORT 2u
#define Pin_Ubat__PS CYREG_PRT2_PS
#define Pin_Ubat__SHIFT 3u

/* isr_Rain */
#define isr_Rain__INTC_CLR_EN_REG CYREG_CM0_ICER
#define isr_Rain__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define isr_Rain__INTC_MASK 0x01u
#define isr_Rain__INTC_NUMBER 0u
#define isr_Rain__INTC_PRIOR_MASK 0xC0u
#define isr_Rain__INTC_PRIOR_NUM 3u
#define isr_Rain__INTC_PRIOR_REG CYREG_CM0_IPR0
#define isr_Rain__INTC_SET_EN_REG CYREG_CM0_ISER
#define isr_Rain__INTC_SET_PD_REG CYREG_CM0_ISPR

/* PinWindCE */
#define PinWindCE__0__DM__MASK 0x38u
#define PinWindCE__0__DM__SHIFT 3u
#define PinWindCE__0__DR CYREG_PRT2_DR
#define PinWindCE__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define PinWindCE__0__HSIOM_MASK 0x000000F0u
#define PinWindCE__0__HSIOM_SHIFT 4u
#define PinWindCE__0__INTCFG CYREG_PRT2_INTCFG
#define PinWindCE__0__INTSTAT CYREG_PRT2_INTSTAT
#define PinWindCE__0__MASK 0x02u
#define PinWindCE__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define PinWindCE__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define PinWindCE__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define PinWindCE__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define PinWindCE__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define PinWindCE__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define PinWindCE__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define PinWindCE__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define PinWindCE__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define PinWindCE__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define PinWindCE__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define PinWindCE__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define PinWindCE__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define PinWindCE__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define PinWindCE__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define PinWindCE__0__PC CYREG_PRT2_PC
#define PinWindCE__0__PC2 CYREG_PRT2_PC2
#define PinWindCE__0__PORT 2u
#define PinWindCE__0__PS CYREG_PRT2_PS
#define PinWindCE__0__SHIFT 1u
#define PinWindCE__DR CYREG_PRT2_DR
#define PinWindCE__INTCFG CYREG_PRT2_INTCFG
#define PinWindCE__INTSTAT CYREG_PRT2_INTSTAT
#define PinWindCE__MASK 0x02u
#define PinWindCE__PA__CFG0 CYREG_UDB_PA2_CFG0
#define PinWindCE__PA__CFG1 CYREG_UDB_PA2_CFG1
#define PinWindCE__PA__CFG10 CYREG_UDB_PA2_CFG10
#define PinWindCE__PA__CFG11 CYREG_UDB_PA2_CFG11
#define PinWindCE__PA__CFG12 CYREG_UDB_PA2_CFG12
#define PinWindCE__PA__CFG13 CYREG_UDB_PA2_CFG13
#define PinWindCE__PA__CFG14 CYREG_UDB_PA2_CFG14
#define PinWindCE__PA__CFG2 CYREG_UDB_PA2_CFG2
#define PinWindCE__PA__CFG3 CYREG_UDB_PA2_CFG3
#define PinWindCE__PA__CFG4 CYREG_UDB_PA2_CFG4
#define PinWindCE__PA__CFG5 CYREG_UDB_PA2_CFG5
#define PinWindCE__PA__CFG6 CYREG_UDB_PA2_CFG6
#define PinWindCE__PA__CFG7 CYREG_UDB_PA2_CFG7
#define PinWindCE__PA__CFG8 CYREG_UDB_PA2_CFG8
#define PinWindCE__PA__CFG9 CYREG_UDB_PA2_CFG9
#define PinWindCE__PC CYREG_PRT2_PC
#define PinWindCE__PC2 CYREG_PRT2_PC2
#define PinWindCE__PORT 2u
#define PinWindCE__PS CYREG_PRT2_PS
#define PinWindCE__SHIFT 1u

/* PinWindRX */
#define PinWindRX__0__DM__MASK 0x07u
#define PinWindRX__0__DM__SHIFT 0u
#define PinWindRX__0__DR CYREG_PRT2_DR
#define PinWindRX__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define PinWindRX__0__HSIOM_MASK 0x0000000Fu
#define PinWindRX__0__HSIOM_SHIFT 0u
#define PinWindRX__0__INTCFG CYREG_PRT2_INTCFG
#define PinWindRX__0__INTSTAT CYREG_PRT2_INTSTAT
#define PinWindRX__0__MASK 0x01u
#define PinWindRX__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define PinWindRX__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define PinWindRX__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define PinWindRX__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define PinWindRX__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define PinWindRX__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define PinWindRX__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define PinWindRX__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define PinWindRX__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define PinWindRX__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define PinWindRX__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define PinWindRX__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define PinWindRX__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define PinWindRX__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define PinWindRX__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define PinWindRX__0__PC CYREG_PRT2_PC
#define PinWindRX__0__PC2 CYREG_PRT2_PC2
#define PinWindRX__0__PORT 2u
#define PinWindRX__0__PS CYREG_PRT2_PS
#define PinWindRX__0__SHIFT 0u
#define PinWindRX__DR CYREG_PRT2_DR
#define PinWindRX__INTCFG CYREG_PRT2_INTCFG
#define PinWindRX__INTSTAT CYREG_PRT2_INTSTAT
#define PinWindRX__MASK 0x01u
#define PinWindRX__PA__CFG0 CYREG_UDB_PA2_CFG0
#define PinWindRX__PA__CFG1 CYREG_UDB_PA2_CFG1
#define PinWindRX__PA__CFG10 CYREG_UDB_PA2_CFG10
#define PinWindRX__PA__CFG11 CYREG_UDB_PA2_CFG11
#define PinWindRX__PA__CFG12 CYREG_UDB_PA2_CFG12
#define PinWindRX__PA__CFG13 CYREG_UDB_PA2_CFG13
#define PinWindRX__PA__CFG14 CYREG_UDB_PA2_CFG14
#define PinWindRX__PA__CFG2 CYREG_UDB_PA2_CFG2
#define PinWindRX__PA__CFG3 CYREG_UDB_PA2_CFG3
#define PinWindRX__PA__CFG4 CYREG_UDB_PA2_CFG4
#define PinWindRX__PA__CFG5 CYREG_UDB_PA2_CFG5
#define PinWindRX__PA__CFG6 CYREG_UDB_PA2_CFG6
#define PinWindRX__PA__CFG7 CYREG_UDB_PA2_CFG7
#define PinWindRX__PA__CFG8 CYREG_UDB_PA2_CFG8
#define PinWindRX__PA__CFG9 CYREG_UDB_PA2_CFG9
#define PinWindRX__PC CYREG_PRT2_PC
#define PinWindRX__PC2 CYREG_PRT2_PC2
#define PinWindRX__PORT 2u
#define PinWindRX__PS CYREG_PRT2_PS
#define PinWindRX__SHIFT 0u

/* isr_Timeout */
#define isr_Timeout__INTC_CLR_EN_REG CYREG_CM0_ICER
#define isr_Timeout__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define isr_Timeout__INTC_MASK 0x10000u
#define isr_Timeout__INTC_NUMBER 16u
#define isr_Timeout__INTC_PRIOR_MASK 0xC0u
#define isr_Timeout__INTC_PRIOR_NUM 3u
#define isr_Timeout__INTC_PRIOR_REG CYREG_CM0_IPR4
#define isr_Timeout__INTC_SET_EN_REG CYREG_CM0_ISER
#define isr_Timeout__INTC_SET_PD_REG CYREG_CM0_ISPR

/* Miscellaneous */
#define CY_PROJECT_NAME "WeatherStation"
#define CY_VERSION "PSoC Creator  3.3 CP3"
#define CYDEV_BANDGAP_VOLTAGE 1.024
#define CYDEV_BCLK__HFCLK__HZ 24000000U
#define CYDEV_BCLK__HFCLK__KHZ 24000U
#define CYDEV_BCLK__HFCLK__MHZ 24U
#define CYDEV_BCLK__SYSCLK__HZ 24000000U
#define CYDEV_BCLK__SYSCLK__KHZ 24000U
#define CYDEV_BCLK__SYSCLK__MHZ 24U
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 19u
#define CYDEV_CHIP_DIE_PSOC4A 11u
#define CYDEV_CHIP_DIE_PSOC5LP 18u
#define CYDEV_CHIP_DIE_TMA4 2u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC4
#define CYDEV_CHIP_JTAG_ID 0x04C81193u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 11u
#define CYDEV_CHIP_MEMBER_4C 16u
#define CYDEV_CHIP_MEMBER_4D 7u
#define CYDEV_CHIP_MEMBER_4E 4u
#define CYDEV_CHIP_MEMBER_4F 12u
#define CYDEV_CHIP_MEMBER_4G 2u
#define CYDEV_CHIP_MEMBER_4H 10u
#define CYDEV_CHIP_MEMBER_4I 15u
#define CYDEV_CHIP_MEMBER_4J 8u
#define CYDEV_CHIP_MEMBER_4K 9u
#define CYDEV_CHIP_MEMBER_4L 14u
#define CYDEV_CHIP_MEMBER_4M 13u
#define CYDEV_CHIP_MEMBER_4N 6u
#define CYDEV_CHIP_MEMBER_4O 5u
#define CYDEV_CHIP_MEMBER_4U 3u
#define CYDEV_CHIP_MEMBER_5A 18u
#define CYDEV_CHIP_MEMBER_5B 17u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_4A
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4C_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_4A_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_READ_ACCELERATOR 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_PROTECT_KILL 4
#define CYDEV_DEBUG_PROTECT_OPEN 1
#define CYDEV_DEBUG_PROTECT CYDEV_DEBUG_PROTECT_OPEN
#define CYDEV_DEBUG_PROTECT_PROTECTED 2
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DFT_SELECT_CLK0 1u
#define CYDEV_DFT_SELECT_CLK1 2u
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_IMO_TRIMMED_BY_USB 0u
#define CYDEV_IMO_TRIMMED_BY_WCO 0u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_STACK_SIZE 0x0400
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 1
#define CYDEV_VDDA 3.3
#define CYDEV_VDDA_MV 3300
#define CYDEV_VDDD 3.3
#define CYDEV_VDDD_MV 3300
#define CYDEV_WDT_GENERATE_ISR 1u
#define CYIPBLOCK_M0S8_CTBM_VERSION 0
#define CYIPBLOCK_m0s8cpuss_VERSION 0
#define CYIPBLOCK_m0s8csd_VERSION 0
#define CYIPBLOCK_m0s8gpio2_VERSION 0
#define CYIPBLOCK_m0s8hsiom4a_VERSION 0
#define CYIPBLOCK_m0s8lcd_VERSION 0
#define CYIPBLOCK_m0s8lpcomp_VERSION 0
#define CYIPBLOCK_m0s8pclk_VERSION 0
#define CYIPBLOCK_m0s8sar_VERSION 0
#define CYIPBLOCK_m0s8scb_VERSION 0
#define CYIPBLOCK_m0s8srssv2_VERSION 1
#define CYIPBLOCK_m0s8tcpwm_VERSION 0
#define CYIPBLOCK_m0s8udbif_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 2
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
