// Seed: 1887142051
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  parameter id_3 = -1;
  id_4(
      (-1)
  );
endmodule
module module_1 ();
  bit id_1;
  supply1 id_2;
  final begin : LABEL_0
    if (-1)
      if (1) @(id_1 or posedge -1 * 1 | id_2) $display;
      else id_1 <= -1'd0;
    else id_1 = id_1;
  end
  module_0 modCall_1 (
      id_2,
      id_2
  );
endmodule
module module_2 (
    output supply0 id_0,
    output uwire id_1,
    output tri id_2
);
  wire id_4 = id_4;
  wire id_5;
  wire id_6;
  wire id_7;
  module_0 modCall_1 (
      id_4,
      id_6
  );
  wire id_8, id_9;
endmodule
