// Seed: 3224404045
module module_0;
  logic id_1;
endmodule
module module_1 (
    output uwire id_0,
    output supply1 id_1,
    input tri id_2,
    input tri0 id_3,
    input wor id_4,
    input tri1 id_5
);
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_2 = 32'd37,
    parameter id_3 = 32'd62
) (
    output uwire id_0,
    input wire id_1
    , id_7,
    input supply1 _id_2,
    output tri1 _id_3[id_2 : id_3],
    output wor id_4,
    input supply1 id_5
);
  assign id_3 = id_2;
  wire id_8, id_9;
  module_0 modCall_1 ();
  assign id_7 = 1'b0 ^ 1;
endmodule
