<html><body><samp><pre>
<!@TC:1744415700>

Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2-1
Install: C:\Microchip\Libero_SoC_v2023.2\SynplifyPro
OS: Windows 10 or later
Hostname: ASTR-ETS-001

Implementation : synthesis

# Written on Fri Apr 11 16:55:00 2025

##### DESIGN INFO #######################################################

Top View:                "Ux2FPGA"
Constraint File(s):      "C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\designer\Ux2FPGA\synthesis.fdc"




##### SUMMARY ############################################################

Found 6 issues in 5 out of 13 constraints


##### DETAILS ############################################################



<a name=clockRelationships66></a>Clock Relationships</a>
*******************

Starting                                          Ending                                            |     rise to rise     |     fall to fall     |     rise to fall     |     fall to rise                     
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Ux2FPGA_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     Ux2FPGA_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     |     20.000           |     No paths         |     No paths         |     No paths                         
Ux2FPGA_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     Ux2FPGA_sb_0/CCC_0/GL0                            |     0.196            |     No paths         |     No paths         |     No paths                         
FCCC_C0_0/FCCC_C0_0/GL0                           FCCC_C0_0/FCCC_C0_0/GL0                           |     9.804            |     No paths         |     No paths         |     No paths                         
FCCC_C0_0/FCCC_C0_0/GL0                           uart3clk                                          |     9.804            |     No paths         |     No paths         |     No paths                         
FCCC_C0_0/FCCC_C0_0/GL0                           uart3txclk                                        |     9.804            |     No paths         |     No paths         |     No paths                         
FCCC_C0_0/FCCC_C0_0/GL0                           Ux2FPGA_sb_0/CCC_0/GL0                            |     4.902            |     No paths         |     No paths         |     No paths                         
uart3clk                                          FCCC_C0_0/FCCC_C0_0/GL0                           |     9.804            |     No paths         |     No paths         |     No paths                         
uart3clk                                          uart3clk                                          |     19.608           |     No paths         |     No paths         |     No paths                         
uart3txclk                                        FCCC_C0_0/FCCC_C0_0/GL0                           |     9.804            |     No paths         |     No paths         |     No paths                         
uart3txclk                                        uart3txclk                                        |     19.608           |     No paths         |     No paths         |     No paths                         
Ux2FPGA_sb_0/CCC_0/GL0                            Ux2FPGA_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     |     0.196            |     No paths         |     No paths         |     No paths                         
Ux2FPGA_sb_0/CCC_0/GL0                            FCCC_C0_0/FCCC_C0_0/GL0                           |     4.902            |     No paths         |     No paths         |     No paths                         
Ux2FPGA_sb_0/CCC_0/GL0                            Ux2FPGA_sb_0/CCC_0/GL0                            |     4.902            |     No paths         |     No paths         |     No paths                         
===============================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.


<a name=UnconstrainedStartEndPointsCCK67></a>Unconstrained Start/End Points</a>
******************************

p:DEVRST_N
p:MisoA
p:MisoB
p:MisoC
p:MisoD
p:MisoE
p:MisoF
p:MosiA
p:MosiB
p:MosiC
p:MosiD
p:MosiE
p:MosiF
p:Oe3
p:PPS
p:RX3
p:SckADCs
p:TP[0]
p:TP[1]
p:TP[2]
p:TP[3]
p:TP[4]
p:TP[5]
p:TP[6]
p:TP[7]
p:Tx3
p:Ux2Jmp
p:nCsA
p:nCsB
p:nCsC
p:nCsD
p:nCsE
p:nCsF


<a name=InapplicableconstraintsCCK68></a>Inapplicable constraints</a>
************************

set_false_path -through [get_nets { Ux2FPGA_sb_0.CORERESETP_0.CONFIG1_DONE Ux2FPGA_sb_0.CORERESETP_0.CONFIG2_DONE Ux2FPGA_sb_0.CORERESETP_0.SDIF*_PERST_N Ux2FPGA_sb_0.CORERESETP_0.SDIF*_PSEL Ux2FPGA_sb_0.CORERESETP_0.SDIF*_PWRITE Ux2FPGA_sb_0.CORERESETP_0.SDIF*_PRDATA[*] Ux2FPGA_sb_0.CORERESETP_0.SOFT_EXT_RESET_OUT Ux2FPGA_sb_0.CORERESETP_0.SOFT_RESET_F2M Ux2FPGA_sb_0.CORERESETP_0.SOFT_M3_RESET Ux2FPGA_sb_0.CORERESETP_0.SOFT_MDDR_DDR_AXI_S_CORE_RESET Ux2FPGA_sb_0.CORERESETP_0.SOFT_FDDR_CORE_RESET Ux2FPGA_sb_0.CORERESETP_0.SOFT_SDIF*_PHY_RESET Ux2FPGA_sb_0.CORERESETP_0.SOFT_SDIF*_CORE_RESET Ux2FPGA_sb_0.CORERESETP_0.SOFT_SDIF0_0_CORE_RESET Ux2FPGA_sb_0.CORERESETP_0.SOFT_SDIF0_1_CORE_RESET }]
<a name=error69></a>	@E::"c:/users/skaye/repos7/firmware/dminterface/ux2_ver2/designer/ux2fpga/synthesis.fdc":18:0:18:0|Timing constraint (through [get_nets { Ux2FPGA_sb_0.CORERESETP_0.CONFIG1_DONE Ux2FPGA_sb_0.CORERESETP_0.CONFIG2_DONE Ux2FPGA_sb_0.CORERESETP_0.SDIF*_PERST_N Ux2FPGA_sb_0.CORERESETP_0.SDIF*_PSEL Ux2FPGA_sb_0.CORERESETP_0.SDIF*_PWRITE Ux2FPGA_sb_0.CORERESETP_0.SDIF*_PRDATA[*] Ux2FPGA_sb_0.CORERESETP_0.SOFT_EXT_RESET_OUT Ux2FPGA_sb_0.CORERESETP_0.SOFT_RESET_F2M Ux2FPGA_sb_0.CORERESETP_0.SOFT_M3_RESET Ux2FPGA_sb_0.CORERESETP_0.SOFT_MDDR_DDR_AXI_S_CORE_RESET Ux2FPGA_sb_0.CORERESETP_0.SOFT_FDDR_CORE_RESET Ux2FPGA_sb_0.CORERESETP_0.SOFT_SDIF*_PHY_RESET Ux2FPGA_sb_0.CORERESETP_0.SOFT_SDIF*_CORE_RESET Ux2FPGA_sb_0.CORERESETP_0.SOFT_SDIF0_0_CORE_RESET Ux2FPGA_sb_0.CORERESETP_0.SOFT_SDIF0_1_CORE_RESET }]) (false path) was not applied to the design because all of the '-through' objects specified by the constraint are driven by constants</a>
<a name=error70></a>	@E:MF1038:"c:/users/skaye/repos7/firmware/dminterface/ux2_ver2/designer/ux2fpga/synthesis.fdc":18:0:18:0|collection "[get_nets { Ux2FPGA_sb_0.CORERESETP_0.CONFIG1_DONE Ux2FPGA_sb_0.CORERESETP_0.CONFIG2_DONE Ux2FPGA_sb_0.CORERESETP_0.SDIF*_PERST_N Ux2FPGA_sb_0.CORERESETP_0.SDIF*_PSEL Ux2FPGA_sb_0.CORERESETP_0.SDIF*_PWRITE Ux2FPGA_sb_0.CORERESETP_0.SDIF*_PRDATA[*] Ux2FPGA_sb_0.CORERESETP_0.SOFT_EXT_RESET_OUT Ux2FPGA_sb_0.CORERESETP_0.SOFT_RESET_F2M Ux2FPGA_sb_0.CORERESETP_0.SOFT_M3_RESET Ux2FPGA_sb_0.CORERESETP_0.SOFT_MDDR_DDR_AXI_S_CORE_RESET Ux2FPGA_sb_0.CORERESETP_0.SOFT_FDDR_CORE_RESET Ux2FPGA_sb_0.CORERESETP_0.SOFT_SDIF*_PHY_RESET Ux2FPGA_sb_0.CORERESETP_0.SOFT_SDIF*_CORE_RESET Ux2FPGA_sb_0.CORERESETP_0.SOFT_SDIF0_0_CORE_RESET Ux2FPGA_sb_0.CORERESETP_0.SOFT_SDIF0_1_CORE_RESET }]" contains only objects driven by constants</a>

<a name=ApplicableConstraintsWithIssuesCCK71></a>Applicable constraints with issues</a>
**********************************

create_generated_clock -name FCCC_C0_0/FCCC_C0_0/GL0 -multiply_by 4 -divide_by 2 -source [get_pins { FCCC_C0_0.FCCC_C0_0.CCC_INST.CLK0_PAD }] [get_pins { FCCC_C0_0.FCCC_C0_0.CCC_INST.GL0 }]
	@W:MT688:"c:/users/skaye/repos7/firmware/dminterface/ux2_ver2/designer/ux2fpga/synthesis.fdc":10:0:10:0|No path from master pin (-source) to source of clock FCCC_C0_0/FCCC_C0_0/GL0 due to black box FCCC_C0_0.FCCC_C0_0.CCC_INST
create_generated_clock -name FCCC_C0_0/FCCC_C0_0/GL1 -multiply_by 4 -divide_by 2 -source [get_pins { FCCC_C0_0.FCCC_C0_0.CCC_INST.CLK0_PAD }] [get_pins { FCCC_C0_0.FCCC_C0_0.CCC_INST.GL1 }]
	@W:MT688:"c:/users/skaye/repos7/firmware/dminterface/ux2_ver2/designer/ux2fpga/synthesis.fdc":11:0:11:0|No path from master pin (-source) to source of clock FCCC_C0_0/FCCC_C0_0/GL1 due to black box FCCC_C0_0.FCCC_C0_0.CCC_INST
create_generated_clock -name Ux2FPGA_sb_0/CCC_0/GL0 -multiply_by 4 -divide_by 2 -source [get_pins { Ux2FPGA_sb_0.CCC_0.CCC_INST.CLK0 }] [get_pins { Ux2FPGA_sb_0.CCC_0.CCC_INST.GL0 }]
	@W:MT688:"c:/users/skaye/repos7/firmware/dminterface/ux2_ver2/designer/ux2fpga/synthesis.fdc":12:0:12:0|No path from master pin (-source) to source of clock Ux2FPGA_sb_0/CCC_0/GL0 due to black box Ux2FPGA_sb_0.CCC_0.CCC_INST
set_false_path -through [get_pins { Ux2FPGA_sb_0.Ux2FPGA_sb_MSS_0.MSS_ADLIB_INST.CONFIG_PRESET_N }]
	@W::"c:/users/skaye/repos7/firmware/dminterface/ux2_ver2/designer/ux2fpga/synthesis.fdc":19:0:19:0|Timing constraint (through [get_pins { Ux2FPGA_sb_0.Ux2FPGA_sb_MSS_0.MSS_ADLIB_INST.CONFIG_PRESET_N }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design

<a name=ConstraintsWithMatchingWildcardExpressionsCCK72></a>Constraints with matching wildcard expressions</a>
**********************************************

set_false_path -from [get_cells { Ux2FPGA_sb_0.CORERESETP_0.MSS_HPMS_READY_int Ux2FPGA_sb_0.CORERESETP_0.SDIF*_PERST_N_re }] -to [get_cells { Ux2FPGA_sb_0.CORERESETP_0.sdif*_areset_n_rcosc* }]
	@N:MF891:"c:/users/skaye/repos7/firmware/dminterface/ux2_ver2/designer/ux2fpga/synthesis.fdc":17:0:17:0|expression "[get_cells { Ux2FPGA_sb_0.CORERESETP_0.MSS_HPMS_READY_int Ux2FPGA_sb_0.CORERESETP_0.SDIF*_PERST_N_re }]" applies to objects:
		Ux2FPGA_sb_0.CORERESETP_0.MSS_HPMS_READY_int
	@N:MF891:"c:/users/skaye/repos7/firmware/dminterface/ux2_ver2/designer/ux2fpga/synthesis.fdc":17:0:17:0|expression "[get_cells { Ux2FPGA_sb_0.CORERESETP_0.sdif*_areset_n_rcosc* }]" applies to objects:
		Ux2FPGA_sb_0.CORERESETP_0.sdif0_areset_n_rcosc
		Ux2FPGA_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_arst
		Ux2FPGA_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_arst_i
		Ux2FPGA_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1
		Ux2FPGA_sb_0.CORERESETP_0.sdif1_areset_n_rcosc
		Ux2FPGA_sb_0.CORERESETP_0.sdif1_areset_n_rcosc_arst
		Ux2FPGA_sb_0.CORERESETP_0.sdif1_areset_n_rcosc_arst_i
		Ux2FPGA_sb_0.CORERESETP_0.sdif1_areset_n_rcosc_q1
		Ux2FPGA_sb_0.CORERESETP_0.sdif2_areset_n_rcosc
		Ux2FPGA_sb_0.CORERESETP_0.sdif2_areset_n_rcosc_arst
		Ux2FPGA_sb_0.CORERESETP_0.sdif2_areset_n_rcosc_arst_i
		Ux2FPGA_sb_0.CORERESETP_0.sdif2_areset_n_rcosc_q1
		Ux2FPGA_sb_0.CORERESETP_0.sdif3_areset_n_rcosc
		Ux2FPGA_sb_0.CORERESETP_0.sdif3_areset_n_rcosc_arst
		Ux2FPGA_sb_0.CORERESETP_0.sdif3_areset_n_rcosc_arst_i
		Ux2FPGA_sb_0.CORERESETP_0.sdif3_areset_n_rcosc_q1
set_false_path -through [get_nets { Ux2FPGA_sb_0.CORERESETP_0.ddr_settled Ux2FPGA_sb_0.CORERESETP_0.count_ddr_enable Ux2FPGA_sb_0.CORERESETP_0.release_sdif*_core Ux2FPGA_sb_0.CORERESETP_0.count_sdif*_enable }]
	@N:MF891:"c:/users/skaye/repos7/firmware/dminterface/ux2_ver2/designer/ux2fpga/synthesis.fdc":15:0:15:0|expression "[get_nets { Ux2FPGA_sb_0.CORERESETP_0.ddr_settled Ux2FPGA_sb_0.CORERESETP_0.count_ddr_enable Ux2FPGA_sb_0.CORERESETP_0.release_sdif*_core Ux2FPGA_sb_0.CORERESETP_0.count_sdif*_enable }]" applies to objects:
		Ux2FPGA_sb_0.CORERESETP_0.ddr_settled
		Ux2FPGA_sb_0.CORERESETP_0.release_sdif0_core
		Ux2FPGA_sb_0.CORERESETP_0.release_sdif1_core
		Ux2FPGA_sb_0.CORERESETP_0.release_sdif2_core
		Ux2FPGA_sb_0.CORERESETP_0.release_sdif3_core

<a name=LibraryReportCCK73></a>Library Report</a>
**************


# End of Constraint Checker Report

</pre></samp></body></html>
