$date
	Wed Jan 11 00:39:44 2023
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module real_dual_port_ram_tb $end
$var wire 16 ! data_o_b [15:0] $end
$var reg 8 " addra [7:0] $end
$var reg 8 # addrb [7:0] $end
$var reg 1 $ clk $end
$var reg 16 % data_i_a [15:0] $end
$var reg 1 & enb $end
$var reg 1 ' wea $end
$scope module inst_TPRAM $end
$var wire 8 ( addra [7:0] $end
$var wire 8 ) addrb [7:0] $end
$var wire 1 $ clk $end
$var wire 16 * data_i_a [15:0] $end
$var wire 1 & enb $end
$var wire 1 ' wea $end
$var reg 16 + data_o_b [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx +
bx *
bx )
bx (
x'
x&
bx %
0$
bx #
bx "
bx !
$end
#50
1$
#100
0$
#150
1$
#200
0$
#250
b1001 %
b1001 *
b0 #
b0 )
b0 "
b0 (
1&
1'
1$
#300
0$
#350
1$
#400
0$
#450
b1001 !
b1001 +
b10 %
b10 *
b1 #
b1 )
b1 "
b1 (
1$
#500
0$
#550
bx !
bx +
1$
#600
0$
#650
b10 !
b10 +
b111 %
b111 *
b10 #
b10 )
b10 "
b10 (
1$
#700
0$
#750
bx !
bx +
1$
#800
0$
#850
b111 !
b111 +
b11 #
b11 )
b11 "
b11 (
1$
#900
0$
#950
bx !
bx +
1$
#1000
0$
#1050
b111 !
b111 +
1$
#1100
0$
#1150
1$
#1200
0$
#1250
1$
#1300
0$
#1350
1$
#1400
0$
#1450
1$
#1500
0$
#1550
1$
#1600
0$
#1650
1$
#1700
0$
#1750
1$
#1800
0$
#1850
1$
#1900
0$
#1950
1$
#2000
0$
#2050
1$
#2100
0$
#2150
1$
#2200
0$
#2250
1$
#2300
0$
#2350
1$
#2400
0$
#2450
1$
#2500
0$
#2550
1$
#2600
0$
#2650
1$
#2700
0$
#2750
1$
#2800
0$
#2850
1$
#2900
0$
#2950
1$
#3000
0$
#3050
1$
#3100
0$
#3150
1$
#3200
0$
#3250
1$
#3300
0$
#3350
1$
#3400
0$
#3450
1$
#3500
0$
#3550
1$
#3600
0$
#3650
1$
#3700
0$
#3750
1$
#3800
0$
#3850
1$
#3900
0$
#3950
1$
#4000
0$
#4050
1$
#4100
0$
#4150
1$
#4200
0$
#4250
1$
#4300
0$
#4350
1$
#4400
0$
#4450
1$
#4500
0$
#4550
1$
#4600
0$
#4650
1$
#4700
0$
#4750
1$
#4800
0$
#4850
1$
#4900
0$
#4950
1$
#5000
0$
