// Seed: 4043904228
module module_0 (
    input tri id_0,
    input supply1 id_1,
    input supply1 id_2
    , id_5,
    output wand id_3
);
  assign id_5#(
      .id_2(-1),
      .id_2(1),
      .id_2(1 >= 1)
  ) = id_2;
endmodule
module module_1 (
    input supply0 id_0,
    input wire id_1,
    output wand id_2,
    output wire id_3,
    output wand id_4,
    input tri id_5,
    output wire id_6,
    output uwire id_7,
    output wor id_8
);
  assign id_2 = id_0;
  assign id_8 = -1 - -1'b0;
  assign id_4 = id_1 ? id_1 : id_0;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_1,
      id_8
  );
  final $unsigned(63);
  ;
endmodule
