Info: Generated by version: 24.2 build 40
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\Haas1S\Downloads\agilex_xcvr\qsfp_xcvr_012\ip\xcvr_test_system\xcvr_test_system_clk_50.ip --block-symbol-file --output-directory=C:\Users\Haas1S\Downloads\agilex_xcvr\qsfp_xcvr_012\ip\xcvr_test_system\xcvr_test_system_clk_50 --family="Agilex 7" --part=AGIC040R39A2E2VR0
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\Haas1S\Downloads\agilex_xcvr\qsfp_xcvr_012\ip\xcvr_test_system\xcvr_test_system_clk_50.ip --synthesis=VERILOG --output-directory=C:\Users\Haas1S\Downloads\agilex_xcvr\qsfp_xcvr_012\ip\xcvr_test_system\xcvr_test_system_clk_50 --family="Agilex 7" --part=AGIC040R39A2E2VR0
Info: xcvr_test_system_clk_50: "Transforming system: xcvr_test_system_clk_50"
Info: xcvr_test_system_clk_50: "Naming system components in system: xcvr_test_system_clk_50"
Info: xcvr_test_system_clk_50: "Processing generation queue"
Info: xcvr_test_system_clk_50: "Generating: xcvr_test_system_clk_50"
Info: xcvr_test_system_clk_50: Done "xcvr_test_system_clk_50" with 1 modules, 1 files
Info: Finished: Create HDL design files for synthesis
