read -sv run_verilog_mid/adder_32b_19_67_608b71f2af4edb67650a94cb8b451067.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_19_67_608b71f2af4edb67650a94cb8b451067_yosys.v
