// Seed: 3006376896
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25
);
  inout wire id_25;
  inout wire id_24;
  output wire id_23;
  output wire id_22;
  inout wire id_21;
  output wire id_20;
  input wire id_19;
  input wire id_18;
  input wire id_17;
  output wire id_16;
  output wire id_15;
  output wire id_14;
  output wire id_13;
  inout wire id_12;
  input wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  tri0 id_26 = 1;
  wire id_27;
  assign {id_7} = 1 == id_21;
  supply1 id_28;
  assign id_28 = 1 ^ id_25;
  wire id_29 = id_6;
  wire id_30;
  wire id_31;
  assign id_14 = 1;
  wire id_32;
  id_33(
      .id_0(1), .id_1(id_11), .id_2(1), .id_3(1), .id_4(id_12)
  );
  initial forever #1;
endmodule
module module_1 (
    input  wor  id_0,
    output tri1 id_1
);
  wand id_3;
  wire id_5 = 1;
  assign id_5 = id_3;
  wire id_6;
  assign id_4 = id_5;
  wire id_7;
  wire id_8;
  wire id_9;
  wire id_10;
  wire id_11;
  module_0(
      id_11,
      id_7,
      id_7,
      id_9,
      id_7,
      id_11,
      id_10,
      id_8,
      id_3,
      id_10,
      id_10,
      id_8,
      id_6,
      id_3,
      id_4,
      id_9,
      id_10,
      id_7,
      id_4,
      id_3,
      id_10,
      id_9,
      id_9,
      id_3,
      id_6
  );
  wire id_12;
  wire id_13;
endmodule
