// Seed: 186705502
module module_0 #(
    parameter id_1 = 32'd48
);
  logic [7:0][1 : 1] _id_1, id_2;
  always id_2[-1 : id_1] = -1;
  logic id_3;
  assign id_3 = -1;
  wire id_4;
  ;
  logic id_5;
  wire  id_6;
  assign id_3 = id_3;
  assign id_3 = id_5 & id_2;
endmodule
module module_1 (
    input  tri1  id_0,
    output logic id_1
);
  initial id_1 <= "";
  always $unsigned(63);
  ;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input wire id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output tri0 id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_3 = 1;
endmodule
module module_3 #(
    parameter id_1 = 32'd73,
    parameter id_6 = 32'd62
) (
    _id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  inout wire _id_1;
  logic id_4[id_1 : 1];
  ;
  assign id_4 = id_3 * id_4;
  wire id_5;
  wire [-1 : 1] _id_6;
  wire id_7[1 : id_6], id_8;
  module_2 modCall_1 (
      id_4,
      id_8,
      id_4,
      id_3,
      id_2,
      id_5,
      id_7,
      id_7,
      id_4,
      id_8,
      id_8,
      id_3
  );
endmodule
