{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1668885015853 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668885015865 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 19 13:10:15 2022 " "Processing started: Sat Nov 19 13:10:15 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668885015865 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668885015865 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668885015865 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1668885016593 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1668885016593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_CORE-arqVGA_CORE " "Found design unit 1: VGA_CORE-arqVGA_CORE" {  } { { "vga_core.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA8/EJERCICIO1/vga_core.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668885040885 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_CORE " "Found entity 1: VGA_CORE" {  } { { "vga_core.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA8/EJERCICIO1/vga_core.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668885040885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668885040885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga-arqVGA " "Found design unit 1: vga-arqVGA" {  } { { "vga.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA8/EJERCICIO1/vga.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668885040892 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "vga.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA8/EJERCICIO1/vga.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668885040892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668885040892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imagen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file imagen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IMAGEN-arqIMAGEN " "Found design unit 1: IMAGEN-arqIMAGEN" {  } { { "imagen.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA8/EJERCICIO1/imagen.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668885040897 ""} { "Info" "ISGN_ENTITY_NAME" "1 IMAGEN " "Found entity 1: IMAGEN" {  } { { "imagen.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA8/EJERCICIO1/imagen.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668885040897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668885040897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen25mhz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gen25mhz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GEN25MHz-arqGEN25MHz " "Found design unit 1: GEN25MHz-arqGEN25MHz" {  } { { "Gen25MHz.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA8/EJERCICIO1/Gen25MHz.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668885040903 ""} { "Info" "ISGN_ENTITY_NAME" "1 GEN25MHz " "Found entity 1: GEN25MHz" {  } { { "Gen25MHz.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA8/EJERCICIO1/Gen25MHz.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668885040903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668885040903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DIVF-arqDIVF " "Found design unit 1: DIVF-arqDIVF" {  } { { "divf.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA8/EJERCICIO1/divf.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668885040909 ""} { "Info" "ISGN_ENTITY_NAME" "1 DIVF " "Found entity 1: DIVF" {  } { { "divf.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA8/EJERCICIO1/divf.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668885040909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668885040909 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGA " "Elaborating entity \"VGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1668885041008 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reset vga.vhd(23) " "Verilog HDL or VHDL warning at vga.vhd(23): object \"reset\" assigned a value but never read" {  } { { "vga.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA8/EJERCICIO1/vga.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1668885041009 "|VGA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cs vga.vhd(23) " "Verilog HDL or VHDL warning at vga.vhd(23): object \"cs\" assigned a value but never read" {  } { { "vga.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA8/EJERCICIO1/vga.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1668885041010 "|VGA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "GEN25MHz GEN25MHz:u1 A:arqgen25mhz " "Elaborating entity \"GEN25MHz\" using architecture \"A:arqgen25mhz\" for hierarchy \"GEN25MHz:u1\"" {  } { { "vga.vhd" "u1" { Text "C:/Users/miria/VLSI/PRACTICA8/EJERCICIO1/vga.vhd" 33 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668885041012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "VGA_CORE VGA_CORE:u2 A:arqvga_core " "Elaborating entity \"VGA_CORE\" using architecture \"A:arqvga_core\" for hierarchy \"VGA_CORE:u2\"" {  } { { "vga.vhd" "u2" { Text "C:/Users/miria/VLSI/PRACTICA8/EJERCICIO1/vga.vhd" 35 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668885041014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "IMAGEN IMAGEN:u3 A:arqimagen " "Elaborating entity \"IMAGEN\" using architecture \"A:arqimagen\" for hierarchy \"IMAGEN:u3\"" {  } { { "vga.vhd" "u3" { Text "C:/Users/miria/VLSI/PRACTICA8/EJERCICIO1/vga.vhd" 38 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668885041018 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "red imagen.vhd(23) " "VHDL Process Statement warning at imagen.vhd(23): inferring latch(es) for signal or variable \"red\", which holds its previous value in one or more paths through the process" {  } { { "imagen.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA8/EJERCICIO1/imagen.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1668885041065 "|VGA|IMAGEN:u3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "green imagen.vhd(23) " "VHDL Process Statement warning at imagen.vhd(23): inferring latch(es) for signal or variable \"green\", which holds its previous value in one or more paths through the process" {  } { { "imagen.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA8/EJERCICIO1/imagen.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1668885041066 "|VGA|IMAGEN:u3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "blue imagen.vhd(23) " "VHDL Process Statement warning at imagen.vhd(23): inferring latch(es) for signal or variable \"blue\", which holds its previous value in one or more paths through the process" {  } { { "imagen.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA8/EJERCICIO1/imagen.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1668885041066 "|VGA|IMAGEN:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[0\] imagen.vhd(23) " "Inferred latch for \"blue\[0\]\" at imagen.vhd(23)" {  } { { "imagen.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA8/EJERCICIO1/imagen.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668885041067 "|VGA|IMAGEN:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[1\] imagen.vhd(23) " "Inferred latch for \"blue\[1\]\" at imagen.vhd(23)" {  } { { "imagen.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA8/EJERCICIO1/imagen.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668885041067 "|VGA|IMAGEN:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[2\] imagen.vhd(23) " "Inferred latch for \"blue\[2\]\" at imagen.vhd(23)" {  } { { "imagen.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA8/EJERCICIO1/imagen.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668885041068 "|VGA|IMAGEN:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[3\] imagen.vhd(23) " "Inferred latch for \"blue\[3\]\" at imagen.vhd(23)" {  } { { "imagen.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA8/EJERCICIO1/imagen.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668885041068 "|VGA|IMAGEN:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[0\] imagen.vhd(23) " "Inferred latch for \"green\[0\]\" at imagen.vhd(23)" {  } { { "imagen.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA8/EJERCICIO1/imagen.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668885041068 "|VGA|IMAGEN:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[1\] imagen.vhd(23) " "Inferred latch for \"green\[1\]\" at imagen.vhd(23)" {  } { { "imagen.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA8/EJERCICIO1/imagen.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668885041068 "|VGA|IMAGEN:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[2\] imagen.vhd(23) " "Inferred latch for \"green\[2\]\" at imagen.vhd(23)" {  } { { "imagen.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA8/EJERCICIO1/imagen.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668885041068 "|VGA|IMAGEN:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[3\] imagen.vhd(23) " "Inferred latch for \"green\[3\]\" at imagen.vhd(23)" {  } { { "imagen.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA8/EJERCICIO1/imagen.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668885041070 "|VGA|IMAGEN:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[0\] imagen.vhd(23) " "Inferred latch for \"red\[0\]\" at imagen.vhd(23)" {  } { { "imagen.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA8/EJERCICIO1/imagen.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668885041070 "|VGA|IMAGEN:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[1\] imagen.vhd(23) " "Inferred latch for \"red\[1\]\" at imagen.vhd(23)" {  } { { "imagen.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA8/EJERCICIO1/imagen.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668885041070 "|VGA|IMAGEN:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[2\] imagen.vhd(23) " "Inferred latch for \"red\[2\]\" at imagen.vhd(23)" {  } { { "imagen.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA8/EJERCICIO1/imagen.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668885041070 "|VGA|IMAGEN:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[3\] imagen.vhd(23) " "Inferred latch for \"red\[3\]\" at imagen.vhd(23)" {  } { { "imagen.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA8/EJERCICIO1/imagen.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668885041070 "|VGA|IMAGEN:u3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "DIVF DIVF:u4 A:arqdivf " "Elaborating entity \"DIVF\" using architecture \"A:arqdivf\" for hierarchy \"DIVF:u4\"" {  } { { "vga.vhd" "u4" { Text "C:/Users/miria/VLSI/PRACTICA8/EJERCICIO1/vga.vhd" 41 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668885041091 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "IMAGEN:u3\|red\[3\] IMAGEN:u3\|red\[0\] " "Duplicate LATCH primitive \"IMAGEN:u3\|red\[3\]\" merged with LATCH primitive \"IMAGEN:u3\|red\[0\]\"" {  } { { "imagen.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA8/EJERCICIO1/imagen.vhd" 23 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1668885042363 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "IMAGEN:u3\|red\[2\] IMAGEN:u3\|red\[0\] " "Duplicate LATCH primitive \"IMAGEN:u3\|red\[2\]\" merged with LATCH primitive \"IMAGEN:u3\|red\[0\]\"" {  } { { "imagen.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA8/EJERCICIO1/imagen.vhd" 23 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1668885042363 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "IMAGEN:u3\|red\[1\] IMAGEN:u3\|red\[0\] " "Duplicate LATCH primitive \"IMAGEN:u3\|red\[1\]\" merged with LATCH primitive \"IMAGEN:u3\|red\[0\]\"" {  } { { "imagen.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA8/EJERCICIO1/imagen.vhd" 23 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1668885042363 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "IMAGEN:u3\|green\[3\] IMAGEN:u3\|green\[0\] " "Duplicate LATCH primitive \"IMAGEN:u3\|green\[3\]\" merged with LATCH primitive \"IMAGEN:u3\|green\[0\]\"" {  } { { "imagen.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA8/EJERCICIO1/imagen.vhd" 23 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1668885042363 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "IMAGEN:u3\|green\[2\] IMAGEN:u3\|green\[0\] " "Duplicate LATCH primitive \"IMAGEN:u3\|green\[2\]\" merged with LATCH primitive \"IMAGEN:u3\|green\[0\]\"" {  } { { "imagen.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA8/EJERCICIO1/imagen.vhd" 23 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1668885042363 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "IMAGEN:u3\|green\[1\] IMAGEN:u3\|green\[0\] " "Duplicate LATCH primitive \"IMAGEN:u3\|green\[1\]\" merged with LATCH primitive \"IMAGEN:u3\|green\[0\]\"" {  } { { "imagen.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA8/EJERCICIO1/imagen.vhd" 23 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1668885042363 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "IMAGEN:u3\|blue\[3\] IMAGEN:u3\|blue\[0\] " "Duplicate LATCH primitive \"IMAGEN:u3\|blue\[3\]\" merged with LATCH primitive \"IMAGEN:u3\|blue\[0\]\"" {  } { { "imagen.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA8/EJERCICIO1/imagen.vhd" 23 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1668885042363 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "IMAGEN:u3\|blue\[2\] IMAGEN:u3\|blue\[0\] " "Duplicate LATCH primitive \"IMAGEN:u3\|blue\[2\]\" merged with LATCH primitive \"IMAGEN:u3\|blue\[0\]\"" {  } { { "imagen.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA8/EJERCICIO1/imagen.vhd" 23 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1668885042363 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "IMAGEN:u3\|blue\[1\] IMAGEN:u3\|blue\[0\] " "Duplicate LATCH primitive \"IMAGEN:u3\|blue\[1\]\" merged with LATCH primitive \"IMAGEN:u3\|blue\[0\]\"" {  } { { "imagen.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA8/EJERCICIO1/imagen.vhd" 23 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1668885042363 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1668885042363 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1668885042700 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1668885044153 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668885044153 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dipsw\[0\] " "No output dependent on input pin \"dipsw\[0\]\"" {  } { { "vga.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA8/EJERCICIO1/vga.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668885044306 "|VGA|dipsw[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dipsw\[1\] " "No output dependent on input pin \"dipsw\[1\]\"" {  } { { "vga.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA8/EJERCICIO1/vga.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668885044306 "|VGA|dipsw[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1668885044306 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "140 " "Implemented 140 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1668885044307 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1668885044307 ""} { "Info" "ICUT_CUT_TM_LCELLS" "122 " "Implemented 122 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1668885044307 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1668885044307 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4791 " "Peak virtual memory: 4791 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668885044367 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 19 13:10:44 2022 " "Processing ended: Sat Nov 19 13:10:44 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668885044367 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668885044367 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:03 " "Total CPU time (on all processors): 00:01:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668885044367 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1668885044367 ""}
