
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs trace/perlbench_135B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000000 cycles: 2501133 heartbeat IPC: 3.99819 cumulative IPC: 3.99819 (Simulation time: 0 hr 0 min 29 sec) 

Warmup complete CPU 0 instructions: 10000004 cycles: 2501134 (Simulation time: 0 hr 0 min 29 sec) 

Heartbeat CPU 0 instructions: 20000003 cycles: 16330521 heartbeat IPC: 0.723098 cumulative IPC: 0.723098 (Simulation time: 0 hr 1 min 10 sec) 
Heartbeat CPU 0 instructions: 30000004 cycles: 29176696 heartbeat IPC: 0.778442 cumulative IPC: 0.74975 (Simulation time: 0 hr 1 min 51 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 40636762 heartbeat IPC: 0.872595 cumulative IPC: 0.786666 (Simulation time: 0 hr 2 min 31 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 53295505 heartbeat IPC: 0.789968 cumulative IPC: 0.787489 (Simulation time: 0 hr 3 min 11 sec) 
Heartbeat CPU 0 instructions: 60000000 cycles: 64866433 heartbeat IPC: 0.864235 cumulative IPC: 0.801728 (Simulation time: 0 hr 3 min 49 sec) 
Heartbeat CPU 0 instructions: 70000001 cycles: 77874741 heartbeat IPC: 0.76874 cumulative IPC: 0.796035 (Simulation time: 0 hr 4 min 29 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 88906875 heartbeat IPC: 0.906443 cumulative IPC: 0.810131 (Simulation time: 0 hr 5 min 4 sec) 
Heartbeat CPU 0 instructions: 90000004 cycles: 99813609 heartbeat IPC: 0.916865 cumulative IPC: 0.822094 (Simulation time: 0 hr 5 min 40 sec) 
Heartbeat CPU 0 instructions: 100000000 cycles: 113328803 heartbeat IPC: 0.739908 cumulative IPC: 0.812072 (Simulation time: 0 hr 6 min 22 sec) 
Heartbeat CPU 0 instructions: 110000000 cycles: 126643295 heartbeat IPC: 0.751061 cumulative IPC: 0.805528 (Simulation time: 0 hr 7 min 3 sec) 
Finished CPU 0 instructions: 100000000 cycles: 124142163 cumulative IPC: 0.805528 (Simulation time: 0 hr 7 min 3 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.805528 instructions: 100000000 cycles: 124142163
cpu0_DTLB TOTAL     ACCESS:   24834220  HIT:   24177473  MISS:     656747
cpu0_DTLB LOAD      ACCESS:   16163595  HIT:   15592152  MISS:     571443
cpu0_DTLB RFO       ACCESS:    8670625  HIT:    8585321  MISS:      85304
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 9.30756 cycles
cpu0_ITLB TOTAL     ACCESS:    8520336  HIT:    8442172  MISS:      78164
cpu0_ITLB LOAD      ACCESS:    8520336  HIT:    8442172  MISS:      78164
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 9.11647 cycles
cpu0_L1I TOTAL     ACCESS:    9977282  HIT:    9296970  MISS:     680312
cpu0_L1I LOAD      ACCESS:    9977282  HIT:    9296970  MISS:     680312
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 12.1574 cycles
cpu0_STLB TOTAL     ACCESS:     734911  HIT:     726458  MISS:       8453
cpu0_STLB LOAD      ACCESS:     649607  HIT:     642243  MISS:       7364
cpu0_STLB RFO       ACCESS:      85304  HIT:      84215  MISS:       1089
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 24.4867 cycles
cpu0_L1D TOTAL     ACCESS:   32039078  HIT:   31086290  MISS:     952788
cpu0_L1D LOAD      ACCESS:   16947584  HIT:   16083138  MISS:     864446
cpu0_L1D RFO       ACCESS:   15083078  HIT:   14996298  MISS:      86780
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       8416  HIT:       6854  MISS:       1562
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 17.9782 cycles
cpu0_L2C TOTAL     ACCESS:    1889411  HIT:    1714330  MISS:     175081
cpu0_L2C LOAD      ACCESS:    1544744  HIT:    1392619  MISS:     152125
cpu0_L2C RFO       ACCESS:      86773  HIT:      64517  MISS:      22256
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     256332  HIT:     255862  MISS:        470
cpu0_L2C TRANSLATION ACCESS:       1562  HIT:       1332  MISS:        230
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 42.32 cycles
LLC TOTAL     ACCESS:     226408  HIT:     199875  MISS:      26533
LLC LOAD      ACCESS:     152125  HIT:     131286  MISS:      20839
LLC RFO       ACCESS:      22256  HIT:      17252  MISS:       5004
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:      51797  HIT:      51116  MISS:        681
LLC TRANSLATION ACCESS:        230  HIT:        221  MISS:          9
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 141.053 cycles
Insertion Distribution: 
	LOAD 0 0 38048 3489 
	RFO 0 0 6249 733 
	PREF 0 0 0 0 
	WRITEBACK 0 0 0 681 
	 0 0 33 0 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       5658  ROW_BUFFER_MISS:      20193
 DBUS AVG_CONGESTED_CYCLE:    3.83771
 WQ ROW_BUFFER_HIT:       1121  ROW_BUFFER_MISS:       3336  FULL:          0


CPU 0 Branch Prediction Accuracy: 94.5426% MPKI: 12.0745 Average ROB Occupancy at Mispredict: 40.8874
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00217
BRANCH_INDIRECT: 0.80239
BRANCH_CONDITIONAL: 9.8183
BRANCH_DIRECT_CALL: 0.00216
BRANCH_INDIRECT_CALL: 1.42497
BRANCH_RETURN: 0.02455

