
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
  **** SW Build 3779808 on Feb 17 2023
  **** IP Build 3783773 on Tue Feb 21 23:41:56 MST 2023
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.

source /tools/Xilinx/new/Vitis_HLS/2022.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/new/Vitis_HLS/2022.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'zqy' on host 'hacchead' (Linux_x86_64 version 5.15.0-134-generic) on Fri May 02 19:55:05 CST 2025
INFO: [HLS 200-10] On os Ubuntu 20.04.6 LTS
INFO: [HLS 200-10] In directory '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/huffman_create_tree'
Sourcing Tcl script 'run_hls.tcl'
INFO: [HLS 200-1510] Running: open_project huffman_create_tree 
INFO: [HLS 200-10] Creating and opening project '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/huffman_create_tree/huffman_create_tree'.
INFO: [HLS 200-1510] Running: add_files /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/huffman_create_tree/huffman_create_tree_fast.cpp 
INFO: [HLS 200-10] Adding design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/huffman_create_tree/huffman_create_tree_fast.cpp' to the project
INFO: [HLS 200-1510] Running: set_top huffman_create_tree 
INFO: [HLS 200-1510] Running: open_solution solution1 
INFO: [HLS 200-10] Creating and opening solution '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/huffman_create_tree/huffman_create_tree/solution1'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
INFO: [HLS 200-1510] Running: csynth_design 
Running Dispatch Server on port: 41461
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.04 seconds. Elapsed time: 10.1 seconds; current allocated memory: 1.196 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/huffman_create_tree/huffman_create_tree_fast.cpp' ... 
WARNING: [HLS 207-4615] the argument to '__builtin_assume' has side effects that will be discarded (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/huffman_create_tree/huffman_create_tree_fast.cpp:23:27)
WARNING: [HLS 207-4615] the argument to '__builtin_assume' has side effects that will be discarded (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/huffman_create_tree/huffman_create_tree_fast.cpp:39:27)
WARNING: [HLS 207-4615] the argument to '__builtin_assume' has side effects that will be discarded (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/huffman_create_tree/huffman_create_tree_fast.cpp:55:27)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.55 seconds. CPU system time: 1.25 seconds. Elapsed time: 6.69 seconds; current allocated memory: 1.198 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-241] Aggregating bram variable 'in' with compact=bit mode in 42-bits (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/huffman_create_tree/huffman_create_tree_fast.cpp:8:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.89 seconds. CPU system time: 1.2 seconds. Elapsed time: 6.81 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.204 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.213 GB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.11 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.243 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'frequency.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/huffman_create_tree/huffman_create_tree_fast.cpp:45:26)
INFO: [HLS 200-472] Inferring partial write operation for 'frequency.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/huffman_create_tree/huffman_create_tree_fast.cpp:50:26)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.252 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'huffman_create_tree' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'huffman_create_tree_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_15_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 3, Depth = 3, loop 'VITIS_LOOP_15_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.94 seconds; current allocated memory: 1.252 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.252 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'huffman_create_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.252 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.252 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'huffman_create_tree_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'huffman_create_tree_Pipeline_VITIS_LOOP_15_1'.
INFO: [RTMG 210-278] Implementing memory 'huffman_create_tree_huffman_create_tree_Pipeline_VITIS_LOOP_15_1_frequency_V_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 1.252 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'huffman_create_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_create_tree/in_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_create_tree/num_symbols' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_create_tree/parent' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_create_tree/left_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'huffman_create_tree/right_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'huffman_create_tree' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'huffman_create_tree'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.14 seconds; current allocated memory: 1.252 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.38 seconds. CPU system time: 0.04 seconds. Elapsed time: 4.18 seconds; current allocated memory: 1.254 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.33 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.98 seconds; current allocated memory: 1.255 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for huffman_create_tree.
INFO: [VLOG 209-307] Generating Verilog RTL for huffman_create_tree.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 296.12 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 9.45 seconds. CPU system time: 2.78 seconds. Elapsed time: 25.85 seconds; current allocated memory: 60.164 MB.
INFO: [HLS 200-112] Total CPU user time: 13.16 seconds. Total CPU system time: 4.06 seconds. Total elapsed time: 42.45 seconds; peak allocated memory: 1.255 GB.
INFO: [Common 17-206] Exiting vitis_hls at Fri May  2 19:55:47 2025...
