// Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
// Date        : Mon Oct 19 22:05:02 2020
// Host        : DESKTOP-D9F9TPQ running 64-bit major release  (build 9200)
// Command     : write_verilog -mode funcsim -nolib -force -file
//               C:/GitHub/ReconHardware/FPGA_Files/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/synth/func/xsim/Image_Convolution_func_synth.v
// Design      : Conv_Accel_Top
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* NotValidForBitStream *)
module Conv_Accel_Top
   (wr,
    rd,
    FULL_in,
    EMPTY_in,
    FULL_out,
    EMPTY_out);
  output wr;
  output rd;
  output FULL_in;
  output EMPTY_in;
  output FULL_out;
  output EMPTY_out;

  wire Clk;
  wire ConvAccel_n_22;
  wire EMPTY_in;
  wire EMPTY_in_OBUF;
  wire EMPTY_out;
  wire EMPTY_out_OBUF;
  wire FIFO_RD_CLK;
  wire FULL_in;
  wire FULL_in_OBUF;
  wire FULL_out;
  wire FULL_out_OBUF;
  wire Rst;
  wire [15:0]bufferOut;
  wire cStart;
  wire \controller/RDst ;
  wire \controller/RDst19_out ;
  wire \controller/filterSetFilled ;
  wire [15:0]dataInput;
  wire io_clk;
  wire newline;
  wire outBuffClk;
  wire processer_n_23;
  wire processer_n_24;
  wire processer_n_26;
  wire processer_n_27;
  wire rd;
  wire rd_OBUF;
  wire wr;
  wire wr_OBUF;

  ConvolutionAccelerator ConvAccel
       (.ADDst_reg(ConvAccel_n_22),
        .Clk(Clk),
        .EMPTY_in_OBUF(EMPTY_in_OBUF),
        .EMPTY_out_OBUF(EMPTY_out_OBUF),
        .FIFO_RD_CLK(FIFO_RD_CLK),
        .FULL_in_OBUF(FULL_in_OBUF),
        .FULL_out_OBUF(FULL_out_OBUF),
        .RDst(\controller/RDst ),
        .RDst19_out(\controller/RDst19_out ),
        .Rst_tri_o(Rst),
        .bufferInput_tri_o(dataInput),
        .bufferOutput_tri_i(bufferOut),
        .cStart_tri_o(cStart),
        .\dataSet_reg[7][0] (processer_n_24),
        .filterSetFilled(\controller/filterSetFilled ),
        .\filterSet_reg[8][0] (processer_n_23),
        .io_clk_tri_o(io_clk),
        .newline_tri_o(newline),
        .outBuffClk(outBuffClk),
        .rd_tri_o(rd_OBUF),
        .wr_tri_o(wr_OBUF));
  OBUF EMPTY_in_OBUF_inst
       (.I(EMPTY_in_OBUF),
        .O(EMPTY_in));
  OBUF EMPTY_out_OBUF_inst
       (.I(EMPTY_out_OBUF),
        .O(EMPTY_out));
  OBUF FULL_in_OBUF_inst
       (.I(FULL_in_OBUF),
        .O(FULL_in));
  OBUF FULL_out_OBUF_inst
       (.I(FULL_out_OBUF),
        .O(FULL_out));
  processor_wrapper processer
       (.Clk(Clk),
        .EMPTY_in_OBUF(EMPTY_in_OBUF),
        .EMPTY_out_OBUF(EMPTY_out_OBUF),
        .FULL_in_OBUF(FULL_in_OBUF),
        .FULL_out_OBUF(FULL_out_OBUF),
        .RDst(\controller/RDst ),
        .RDst19_out(\controller/RDst19_out ),
        .RDst_reg(processer_n_26),
        .Rst_tri_o(Rst),
        .bbstub_clk_out1(processer_n_27),
        .\bbstub_gpio2_io_o[0] (processer_n_24),
        .bufferInput_tri_o(dataInput),
        .bufferOutput_tri_i(bufferOut),
        .cStart_tri_o(cStart),
        .filterSetFilled(\controller/filterSetFilled ),
        .filterSetFilled_reg(processer_n_23),
        .\filterSet_reg[8][0] (ConvAccel_n_22),
        .io_clk_tri_o(io_clk),
        .newline_tri_o(newline),
        .rd_tri_o(rd_OBUF),
        .wr_tri_o(wr_OBUF));
  OBUF rd_OBUF_inst
       (.I(rd_OBUF),
        .O(rd));
  BUFG \rgray_reg[7]_i_2 
       (.I(processer_n_26),
        .O(FIFO_RD_CLK));
  BUFG \rgray_reg[7]_i_2__0 
       (.I(processer_n_27),
        .O(outBuffClk));
  OBUF wr_OBUF_inst
       (.I(wr_OBUF),
        .O(wr));
endmodule

module ConvolutionAccelerator
   (FULL_in_OBUF,
    EMPTY_in_OBUF,
    FULL_out_OBUF,
    EMPTY_out_OBUF,
    filterSetFilled,
    RDst,
    bufferOutput_tri_i,
    ADDst_reg,
    Clk,
    io_clk_tri_o,
    Rst_tri_o,
    FIFO_RD_CLK,
    outBuffClk,
    \filterSet_reg[8][0] ,
    RDst19_out,
    cStart_tri_o,
    newline_tri_o,
    \dataSet_reg[7][0] ,
    wr_tri_o,
    rd_tri_o,
    bufferInput_tri_o);
  output FULL_in_OBUF;
  output EMPTY_in_OBUF;
  output FULL_out_OBUF;
  output EMPTY_out_OBUF;
  output filterSetFilled;
  output RDst;
  output [15:0]bufferOutput_tri_i;
  output ADDst_reg;
  input Clk;
  input [0:0]io_clk_tri_o;
  input [0:0]Rst_tri_o;
  input FIFO_RD_CLK;
  input outBuffClk;
  input \filterSet_reg[8][0] ;
  input RDst19_out;
  input [0:0]cStart_tri_o;
  input [0:0]newline_tri_o;
  input \dataSet_reg[7][0] ;
  input [0:0]wr_tri_o;
  input [0:0]rd_tri_o;
  input [15:0]bufferInput_tri_o;

  wire ADDst_reg;
  wire Clk;
  wire EMPTY_in_OBUF;
  wire EMPTY_out_OBUF;
  wire FIFO_RD_CLK;
  wire FULL_in_OBUF;
  wire FULL_out_OBUF;
  wire RDst;
  wire RDst19_out;
  wire [0:0]Rst_tri_o;
  wire [15:0]bufferInput_tri_o;
  wire [15:0]bufferOutput_tri_i;
  wire cReady;
  wire [0:0]cStart_tri_o;
  wire [15:0]cSum;
  wire controller_n_103;
  wire controller_n_104;
  wire controller_n_105;
  wire controller_n_106;
  wire controller_n_107;
  wire controller_n_108;
  wire controller_n_3;
  wire \dataSet_reg[7][0] ;
  wire filterSetFilled;
  wire \filterSet_reg[8][0] ;
  wire finalAdd;
  wire [0:0]io_clk_tri_o;
  wire [2:0]mReady_connector;
  wire [0:0]mStart_conncetor;
  wire matrixAccel_n_20;
  wire [47:0]multiplicand_connector;
  wire [47:0]multiplier_connector;
  wire [0:0]newline_tri_o;
  wire [15:0]o_rdata;
  wire outBuffClk;
  wire [0:0]rd_tri_o;
  wire rst_w_ctrl;
  wire [0:0]wr_tri_o;

  ConvolutionController controller
       (.ADDst_reg_0(ADDst_reg),
        .Clk(Clk),
        .FINALADD_reg_0(controller_n_3),
        .\MULTIPLICAND_INPUT_reg[47]_0 (multiplicand_connector),
        .\MULTIPLY_START_reg[0]_0 (controller_n_106),
        .\MULTIPLY_START_reg[0]_1 (controller_n_107),
        .\MULTIPLY_START_reg[0]_2 (controller_n_108),
        .Q(multiplier_connector),
        .RDst19_out(RDst19_out),
        .RDst_reg_0(RDst),
        .Rst_tri_o(Rst_tri_o),
        .cReady(cReady),
        .cStart_tri_o(cStart_tri_o),
        .\dataSet_reg[7][0]_0 (\dataSet_reg[7][0] ),
        .filterSetFilled_reg_0(filterSetFilled),
        .filterSetFilled_reg_1(EMPTY_in_OBUF),
        .\filterSet_reg[8][0]_0 (\filterSet_reg[8][0] ),
        .finalAdd(finalAdd),
        .mReady_connector(mReady_connector),
        .mStart_conncetor(mStart_conncetor),
        .newline_tri_o(newline_tri_o),
        .o_rdata(o_rdata),
        .ready_reg(controller_n_103),
        .ready_reg_0(controller_n_104),
        .ready_reg_1(controller_n_105),
        .rst_w_ctrl(rst_w_ctrl));
  aFIFO inputBuffer
       (.FIFO_RD_CLK(FIFO_RD_CLK),
        .Rst_tri_o(Rst_tri_o),
        .bufferInput_tri_o(bufferInput_tri_o),
        .io_clk_tri_o(io_clk_tri_o),
        .o_rdata(o_rdata),
        .o_rempty_reg_0(EMPTY_in_OBUF),
        .o_wfull_reg_0(FULL_in_OBUF),
        .wr_tri_o(wr_tri_o));
  matrixAccelerator matrixAccel
       (.Clk(Clk),
        .Q(multiplier_connector),
        .\addPointer_reg[0]_0 (controller_n_3),
        .cReady(cReady),
        .cSum(cSum),
        .finalAdd(finalAdd),
        .finalReady_reg_0(matrixAccel_n_20),
        .mReady_connector(mReady_connector),
        .mStart_conncetor(mStart_conncetor),
        .product_reg(controller_n_106),
        .product_reg_0(multiplicand_connector),
        .product_reg_1(controller_n_107),
        .product_reg_2(controller_n_108),
        .ready_reg(controller_n_103),
        .ready_reg_0(controller_n_104),
        .ready_reg_1(controller_n_105),
        .rst_w_ctrl(rst_w_ctrl),
        .\wgray_reg[3] (FULL_out_OBUF));
  aFIFO_0 outputBuffer
       (.Clk(Clk),
        .Rst_tri_o(Rst_tri_o),
        .bufferOutput_tri_i(bufferOutput_tri_i),
        .cReady(cReady),
        .cSum(cSum),
        .o_rempty_reg_0(EMPTY_out_OBUF),
        .o_wfull_reg_0(FULL_out_OBUF),
        .outBuffClk(outBuffClk),
        .rd_tri_o(rd_tri_o),
        .\wgray_reg[3]_0 (matrixAccel_n_20));
endmodule

module ConvolutionController
   (filterSetFilled_reg_0,
    RDst_reg_0,
    mStart_conncetor,
    FINALADD_reg_0,
    ADDst_reg_0,
    finalAdd,
    Q,
    \MULTIPLICAND_INPUT_reg[47]_0 ,
    rst_w_ctrl,
    ready_reg,
    ready_reg_0,
    ready_reg_1,
    \MULTIPLY_START_reg[0]_0 ,
    \MULTIPLY_START_reg[0]_1 ,
    \MULTIPLY_START_reg[0]_2 ,
    Clk,
    Rst_tri_o,
    o_rdata,
    filterSetFilled_reg_1,
    \filterSet_reg[8][0]_0 ,
    RDst19_out,
    cStart_tri_o,
    newline_tri_o,
    \dataSet_reg[7][0]_0 ,
    cReady,
    mReady_connector);
  output filterSetFilled_reg_0;
  output RDst_reg_0;
  output [0:0]mStart_conncetor;
  output FINALADD_reg_0;
  output ADDst_reg_0;
  output finalAdd;
  output [47:0]Q;
  output [47:0]\MULTIPLICAND_INPUT_reg[47]_0 ;
  output rst_w_ctrl;
  output ready_reg;
  output ready_reg_0;
  output ready_reg_1;
  output \MULTIPLY_START_reg[0]_0 ;
  output \MULTIPLY_START_reg[0]_1 ;
  output \MULTIPLY_START_reg[0]_2 ;
  input Clk;
  input [0:0]Rst_tri_o;
  input [15:0]o_rdata;
  input filterSetFilled_reg_1;
  input \filterSet_reg[8][0]_0 ;
  input RDst19_out;
  input [0:0]cStart_tri_o;
  input [0:0]newline_tri_o;
  input \dataSet_reg[7][0]_0 ;
  input cReady;
  input [2:0]mReady_connector;

  wire ADDst;
  wire ADDst_i_1_n_0;
  wire ADDst_reg_0;
  wire CTRL_RST;
  wire CTRL_RST_i_1_n_0;
  wire CTRL_RST_i_2_n_0;
  wire Clk;
  wire FINALADD_i_1_n_0;
  wire FINALADD_reg_0;
  wire [47:0]\MULTIPLICAND_INPUT_reg[47]_0 ;
  wire \MULTIPLIER_INPUT[16]_i_1_n_0 ;
  wire \MULTIPLIER_INPUT[17]_i_1_n_0 ;
  wire \MULTIPLIER_INPUT[18]_i_1_n_0 ;
  wire \MULTIPLIER_INPUT[19]_i_1_n_0 ;
  wire \MULTIPLIER_INPUT[20]_i_1_n_0 ;
  wire \MULTIPLIER_INPUT[21]_i_1_n_0 ;
  wire \MULTIPLIER_INPUT[22]_i_1_n_0 ;
  wire \MULTIPLIER_INPUT[23]_i_1_n_0 ;
  wire \MULTIPLIER_INPUT[24]_i_1_n_0 ;
  wire \MULTIPLIER_INPUT[25]_i_1_n_0 ;
  wire \MULTIPLIER_INPUT[26]_i_1_n_0 ;
  wire \MULTIPLIER_INPUT[27]_i_1_n_0 ;
  wire \MULTIPLIER_INPUT[28]_i_1_n_0 ;
  wire \MULTIPLIER_INPUT[29]_i_1_n_0 ;
  wire \MULTIPLIER_INPUT[30]_i_1_n_0 ;
  wire \MULTIPLIER_INPUT[31]_i_1_n_0 ;
  wire \MULTIPLIER_INPUT[32]_i_1_n_0 ;
  wire \MULTIPLIER_INPUT[33]_i_1_n_0 ;
  wire \MULTIPLIER_INPUT[34]_i_1_n_0 ;
  wire \MULTIPLIER_INPUT[35]_i_1_n_0 ;
  wire \MULTIPLIER_INPUT[36]_i_1_n_0 ;
  wire \MULTIPLIER_INPUT[37]_i_1_n_0 ;
  wire \MULTIPLIER_INPUT[38]_i_1_n_0 ;
  wire \MULTIPLIER_INPUT[39]_i_1_n_0 ;
  wire \MULTIPLIER_INPUT[40]_i_1_n_0 ;
  wire \MULTIPLIER_INPUT[41]_i_1_n_0 ;
  wire \MULTIPLIER_INPUT[42]_i_1_n_0 ;
  wire \MULTIPLIER_INPUT[43]_i_1_n_0 ;
  wire \MULTIPLIER_INPUT[44]_i_1_n_0 ;
  wire \MULTIPLIER_INPUT[45]_i_1_n_0 ;
  wire \MULTIPLIER_INPUT[46]_i_1_n_0 ;
  wire \MULTIPLIER_INPUT[47]_i_1_n_0 ;
  wire \MULTIPLIER_INPUT[47]_i_2_n_0 ;
  wire \MULTIPLY_START[0]_i_1_n_0 ;
  wire \MULTIPLY_START_reg[0]_0 ;
  wire \MULTIPLY_START_reg[0]_1 ;
  wire \MULTIPLY_START_reg[0]_2 ;
  wire MULTIst;
  wire MULTIst_i_1_n_0;
  wire MULTIst_i_2_n_0;
  wire MULTIst_reg_n_0;
  wire \Mloopcnt[0]_i_1_n_0 ;
  wire \Mloopcnt[1]_i_1_n_0 ;
  wire [1:0]Mloopcnt_reg;
  wire [47:0]Q;
  wire RDst1;
  wire RDst19_out;
  wire RDst1_carry__0_i_1_n_0;
  wire RDst1_carry__0_i_2_n_0;
  wire RDst1_carry__0_i_3_n_0;
  wire RDst1_carry__0_i_4_n_0;
  wire RDst1_carry__0_i_5_n_0;
  wire RDst1_carry__0_i_6_n_0;
  wire RDst1_carry__0_i_7_n_0;
  wire RDst1_carry__0_i_8_n_0;
  wire RDst1_carry__0_n_0;
  wire RDst1_carry__0_n_1;
  wire RDst1_carry__0_n_2;
  wire RDst1_carry__0_n_3;
  wire RDst1_carry__1_i_1_n_0;
  wire RDst1_carry__1_i_2_n_0;
  wire RDst1_carry__1_i_3_n_0;
  wire RDst1_carry__1_i_4_n_0;
  wire RDst1_carry__1_i_5_n_0;
  wire RDst1_carry__1_i_6_n_0;
  wire RDst1_carry__1_i_7_n_0;
  wire RDst1_carry__1_i_8_n_0;
  wire RDst1_carry__1_n_0;
  wire RDst1_carry__1_n_1;
  wire RDst1_carry__1_n_2;
  wire RDst1_carry__1_n_3;
  wire RDst1_carry__2_i_1_n_0;
  wire RDst1_carry__2_i_2_n_0;
  wire RDst1_carry__2_i_3_n_0;
  wire RDst1_carry__2_i_4_n_0;
  wire RDst1_carry__2_i_5_n_0;
  wire RDst1_carry__2_i_6_n_0;
  wire RDst1_carry__2_i_7_n_0;
  wire RDst1_carry__2_i_8_n_0;
  wire RDst1_carry__2_n_1;
  wire RDst1_carry__2_n_2;
  wire RDst1_carry__2_n_3;
  wire RDst1_carry_i_1_n_0;
  wire RDst1_carry_i_2_n_0;
  wire RDst1_carry_i_3_n_0;
  wire RDst1_carry_i_4_n_0;
  wire RDst1_carry_i_4_n_1;
  wire RDst1_carry_i_4_n_2;
  wire RDst1_carry_i_4_n_3;
  wire RDst1_carry_i_5_n_0;
  wire RDst1_carry_i_6_n_0;
  wire RDst1_carry_i_7_n_0;
  wire RDst1_carry_i_8_n_0;
  wire RDst1_carry_n_0;
  wire RDst1_carry_n_1;
  wire RDst1_carry_n_2;
  wire RDst1_carry_n_3;
  wire [31:1]RDst2;
  wire RDst_i_1_n_0;
  wire RDst_reg_0;
  wire [0:0]Rst_tri_o;
  wire cReady;
  wire [0:0]cStart_tri_o;
  wire [15:0]dataSet;
  wire dataSetFilled;
  wire dataSetFilled_reg_n_0;
  wire \dataSet[0][0]_i_1_n_0 ;
  wire \dataSet[0][10]_i_1_n_0 ;
  wire \dataSet[0][11]_i_1_n_0 ;
  wire \dataSet[0][12]_i_1_n_0 ;
  wire \dataSet[0][13]_i_1_n_0 ;
  wire \dataSet[0][14]_i_1_n_0 ;
  wire \dataSet[0][15]_i_1_n_0 ;
  wire \dataSet[0][15]_i_2_n_0 ;
  wire \dataSet[0][15]_i_3_n_0 ;
  wire \dataSet[0][1]_i_1_n_0 ;
  wire \dataSet[0][2]_i_1_n_0 ;
  wire \dataSet[0][3]_i_1_n_0 ;
  wire \dataSet[0][4]_i_1_n_0 ;
  wire \dataSet[0][5]_i_1_n_0 ;
  wire \dataSet[0][6]_i_1_n_0 ;
  wire \dataSet[0][7]_i_1_n_0 ;
  wire \dataSet[0][8]_i_1_n_0 ;
  wire \dataSet[0][9]_i_1_n_0 ;
  wire \dataSet[1][0]_i_1_n_0 ;
  wire \dataSet[1][10]_i_1_n_0 ;
  wire \dataSet[1][11]_i_1_n_0 ;
  wire \dataSet[1][12]_i_1_n_0 ;
  wire \dataSet[1][13]_i_1_n_0 ;
  wire \dataSet[1][14]_i_1_n_0 ;
  wire \dataSet[1][15]_i_1_n_0 ;
  wire \dataSet[1][15]_i_2_n_0 ;
  wire \dataSet[1][15]_i_3_n_0 ;
  wire \dataSet[1][1]_i_1_n_0 ;
  wire \dataSet[1][2]_i_1_n_0 ;
  wire \dataSet[1][3]_i_1_n_0 ;
  wire \dataSet[1][4]_i_1_n_0 ;
  wire \dataSet[1][5]_i_1_n_0 ;
  wire \dataSet[1][6]_i_1_n_0 ;
  wire \dataSet[1][7]_i_1_n_0 ;
  wire \dataSet[1][8]_i_1_n_0 ;
  wire \dataSet[1][9]_i_1_n_0 ;
  wire \dataSet[2][0]_i_1_n_0 ;
  wire \dataSet[2][10]_i_1_n_0 ;
  wire \dataSet[2][11]_i_1_n_0 ;
  wire \dataSet[2][12]_i_1_n_0 ;
  wire \dataSet[2][13]_i_1_n_0 ;
  wire \dataSet[2][14]_i_1_n_0 ;
  wire \dataSet[2][15]_i_1_n_0 ;
  wire \dataSet[2][15]_i_2_n_0 ;
  wire \dataSet[2][15]_i_3_n_0 ;
  wire \dataSet[2][1]_i_1_n_0 ;
  wire \dataSet[2][2]_i_1_n_0 ;
  wire \dataSet[2][3]_i_1_n_0 ;
  wire \dataSet[2][4]_i_1_n_0 ;
  wire \dataSet[2][5]_i_1_n_0 ;
  wire \dataSet[2][6]_i_1_n_0 ;
  wire \dataSet[2][7]_i_1_n_0 ;
  wire \dataSet[2][8]_i_1_n_0 ;
  wire \dataSet[2][9]_i_1_n_0 ;
  wire \dataSet[3][0]_i_1_n_0 ;
  wire \dataSet[3][10]_i_1_n_0 ;
  wire \dataSet[3][11]_i_1_n_0 ;
  wire \dataSet[3][12]_i_1_n_0 ;
  wire \dataSet[3][13]_i_1_n_0 ;
  wire \dataSet[3][14]_i_1_n_0 ;
  wire \dataSet[3][15]_i_1_n_0 ;
  wire \dataSet[3][15]_i_2_n_0 ;
  wire \dataSet[3][15]_i_3_n_0 ;
  wire \dataSet[3][1]_i_1_n_0 ;
  wire \dataSet[3][2]_i_1_n_0 ;
  wire \dataSet[3][3]_i_1_n_0 ;
  wire \dataSet[3][4]_i_1_n_0 ;
  wire \dataSet[3][5]_i_1_n_0 ;
  wire \dataSet[3][6]_i_1_n_0 ;
  wire \dataSet[3][7]_i_1_n_0 ;
  wire \dataSet[3][8]_i_1_n_0 ;
  wire \dataSet[3][9]_i_1_n_0 ;
  wire \dataSet[4][0]_i_1_n_0 ;
  wire \dataSet[4][10]_i_1_n_0 ;
  wire \dataSet[4][11]_i_1_n_0 ;
  wire \dataSet[4][12]_i_1_n_0 ;
  wire \dataSet[4][13]_i_1_n_0 ;
  wire \dataSet[4][14]_i_1_n_0 ;
  wire \dataSet[4][15]_i_1_n_0 ;
  wire \dataSet[4][15]_i_2_n_0 ;
  wire \dataSet[4][15]_i_3_n_0 ;
  wire \dataSet[4][1]_i_1_n_0 ;
  wire \dataSet[4][2]_i_1_n_0 ;
  wire \dataSet[4][3]_i_1_n_0 ;
  wire \dataSet[4][4]_i_1_n_0 ;
  wire \dataSet[4][5]_i_1_n_0 ;
  wire \dataSet[4][6]_i_1_n_0 ;
  wire \dataSet[4][7]_i_1_n_0 ;
  wire \dataSet[4][8]_i_1_n_0 ;
  wire \dataSet[4][9]_i_1_n_0 ;
  wire \dataSet[5][0]_i_1_n_0 ;
  wire \dataSet[5][10]_i_1_n_0 ;
  wire \dataSet[5][11]_i_1_n_0 ;
  wire \dataSet[5][12]_i_1_n_0 ;
  wire \dataSet[5][13]_i_1_n_0 ;
  wire \dataSet[5][14]_i_1_n_0 ;
  wire \dataSet[5][15]_i_1_n_0 ;
  wire \dataSet[5][15]_i_2_n_0 ;
  wire \dataSet[5][15]_i_3_n_0 ;
  wire \dataSet[5][15]_i_4_n_0 ;
  wire \dataSet[5][1]_i_1_n_0 ;
  wire \dataSet[5][2]_i_1_n_0 ;
  wire \dataSet[5][3]_i_1_n_0 ;
  wire \dataSet[5][4]_i_1_n_0 ;
  wire \dataSet[5][5]_i_1_n_0 ;
  wire \dataSet[5][6]_i_1_n_0 ;
  wire \dataSet[5][7]_i_1_n_0 ;
  wire \dataSet[5][8]_i_1_n_0 ;
  wire \dataSet[5][9]_i_1_n_0 ;
  wire \dataSet[6][15]_i_1_n_0 ;
  wire \dataSet[6][15]_i_2_n_0 ;
  wire \dataSet[7][15]_i_11_n_0 ;
  wire \dataSet[7][15]_i_12_n_0 ;
  wire \dataSet[7][15]_i_13_n_0 ;
  wire \dataSet[7][15]_i_14_n_0 ;
  wire \dataSet[7][15]_i_15_n_0 ;
  wire \dataSet[7][15]_i_16_n_0 ;
  wire \dataSet[7][15]_i_1_n_0 ;
  wire \dataSet[7][15]_i_2_n_0 ;
  wire \dataSet[7][15]_i_3_n_0 ;
  wire \dataSet[7][15]_i_4_n_0 ;
  wire \dataSet[7][15]_i_5_n_0 ;
  wire \dataSet[7][15]_i_6_n_0 ;
  wire \dataSet[7][15]_i_7_n_0 ;
  wire \dataSet[7][15]_i_8_n_0 ;
  wire \dataSet[7][15]_i_9_n_0 ;
  wire \dataSet[8][15]_i_10_n_0 ;
  wire \dataSet[8][15]_i_11_n_0 ;
  wire \dataSet[8][15]_i_12_n_0 ;
  wire \dataSet[8][15]_i_1_n_0 ;
  wire \dataSet[8][15]_i_2_n_0 ;
  wire \dataSet[8][15]_i_4_n_0 ;
  wire \dataSet[8][15]_i_5_n_0 ;
  wire \dataSet[8][15]_i_6_n_0 ;
  wire \dataSet[8][15]_i_7_n_0 ;
  wire \dataSet[8][15]_i_8_n_0 ;
  wire \dataSet[8][15]_i_9_n_0 ;
  wire \dataSet_reg[7][0]_0 ;
  wire \dataSet_reg_n_0_[0][0] ;
  wire \dataSet_reg_n_0_[0][10] ;
  wire \dataSet_reg_n_0_[0][11] ;
  wire \dataSet_reg_n_0_[0][12] ;
  wire \dataSet_reg_n_0_[0][13] ;
  wire \dataSet_reg_n_0_[0][14] ;
  wire \dataSet_reg_n_0_[0][15] ;
  wire \dataSet_reg_n_0_[0][1] ;
  wire \dataSet_reg_n_0_[0][2] ;
  wire \dataSet_reg_n_0_[0][3] ;
  wire \dataSet_reg_n_0_[0][4] ;
  wire \dataSet_reg_n_0_[0][5] ;
  wire \dataSet_reg_n_0_[0][6] ;
  wire \dataSet_reg_n_0_[0][7] ;
  wire \dataSet_reg_n_0_[0][8] ;
  wire \dataSet_reg_n_0_[0][9] ;
  wire \dataSet_reg_n_0_[1][0] ;
  wire \dataSet_reg_n_0_[1][10] ;
  wire \dataSet_reg_n_0_[1][11] ;
  wire \dataSet_reg_n_0_[1][12] ;
  wire \dataSet_reg_n_0_[1][13] ;
  wire \dataSet_reg_n_0_[1][14] ;
  wire \dataSet_reg_n_0_[1][15] ;
  wire \dataSet_reg_n_0_[1][1] ;
  wire \dataSet_reg_n_0_[1][2] ;
  wire \dataSet_reg_n_0_[1][3] ;
  wire \dataSet_reg_n_0_[1][4] ;
  wire \dataSet_reg_n_0_[1][5] ;
  wire \dataSet_reg_n_0_[1][6] ;
  wire \dataSet_reg_n_0_[1][7] ;
  wire \dataSet_reg_n_0_[1][8] ;
  wire \dataSet_reg_n_0_[1][9] ;
  wire \dataSet_reg_n_0_[2][0] ;
  wire \dataSet_reg_n_0_[2][10] ;
  wire \dataSet_reg_n_0_[2][11] ;
  wire \dataSet_reg_n_0_[2][12] ;
  wire \dataSet_reg_n_0_[2][13] ;
  wire \dataSet_reg_n_0_[2][14] ;
  wire \dataSet_reg_n_0_[2][15] ;
  wire \dataSet_reg_n_0_[2][1] ;
  wire \dataSet_reg_n_0_[2][2] ;
  wire \dataSet_reg_n_0_[2][3] ;
  wire \dataSet_reg_n_0_[2][4] ;
  wire \dataSet_reg_n_0_[2][5] ;
  wire \dataSet_reg_n_0_[2][6] ;
  wire \dataSet_reg_n_0_[2][7] ;
  wire \dataSet_reg_n_0_[2][8] ;
  wire \dataSet_reg_n_0_[2][9] ;
  wire \dataSet_reg_n_0_[3][0] ;
  wire \dataSet_reg_n_0_[3][10] ;
  wire \dataSet_reg_n_0_[3][11] ;
  wire \dataSet_reg_n_0_[3][12] ;
  wire \dataSet_reg_n_0_[3][13] ;
  wire \dataSet_reg_n_0_[3][14] ;
  wire \dataSet_reg_n_0_[3][15] ;
  wire \dataSet_reg_n_0_[3][1] ;
  wire \dataSet_reg_n_0_[3][2] ;
  wire \dataSet_reg_n_0_[3][3] ;
  wire \dataSet_reg_n_0_[3][4] ;
  wire \dataSet_reg_n_0_[3][5] ;
  wire \dataSet_reg_n_0_[3][6] ;
  wire \dataSet_reg_n_0_[3][7] ;
  wire \dataSet_reg_n_0_[3][8] ;
  wire \dataSet_reg_n_0_[3][9] ;
  wire \dataSet_reg_n_0_[4][0] ;
  wire \dataSet_reg_n_0_[4][10] ;
  wire \dataSet_reg_n_0_[4][11] ;
  wire \dataSet_reg_n_0_[4][12] ;
  wire \dataSet_reg_n_0_[4][13] ;
  wire \dataSet_reg_n_0_[4][14] ;
  wire \dataSet_reg_n_0_[4][15] ;
  wire \dataSet_reg_n_0_[4][1] ;
  wire \dataSet_reg_n_0_[4][2] ;
  wire \dataSet_reg_n_0_[4][3] ;
  wire \dataSet_reg_n_0_[4][4] ;
  wire \dataSet_reg_n_0_[4][5] ;
  wire \dataSet_reg_n_0_[4][6] ;
  wire \dataSet_reg_n_0_[4][7] ;
  wire \dataSet_reg_n_0_[4][8] ;
  wire \dataSet_reg_n_0_[4][9] ;
  wire \dataSet_reg_n_0_[5][0] ;
  wire \dataSet_reg_n_0_[5][10] ;
  wire \dataSet_reg_n_0_[5][11] ;
  wire \dataSet_reg_n_0_[5][12] ;
  wire \dataSet_reg_n_0_[5][13] ;
  wire \dataSet_reg_n_0_[5][14] ;
  wire \dataSet_reg_n_0_[5][15] ;
  wire \dataSet_reg_n_0_[5][1] ;
  wire \dataSet_reg_n_0_[5][2] ;
  wire \dataSet_reg_n_0_[5][3] ;
  wire \dataSet_reg_n_0_[5][4] ;
  wire \dataSet_reg_n_0_[5][5] ;
  wire \dataSet_reg_n_0_[5][6] ;
  wire \dataSet_reg_n_0_[5][7] ;
  wire \dataSet_reg_n_0_[5][8] ;
  wire \dataSet_reg_n_0_[5][9] ;
  wire \dataSet_reg_n_0_[6][0] ;
  wire \dataSet_reg_n_0_[6][10] ;
  wire \dataSet_reg_n_0_[6][11] ;
  wire \dataSet_reg_n_0_[6][12] ;
  wire \dataSet_reg_n_0_[6][13] ;
  wire \dataSet_reg_n_0_[6][14] ;
  wire \dataSet_reg_n_0_[6][15] ;
  wire \dataSet_reg_n_0_[6][1] ;
  wire \dataSet_reg_n_0_[6][2] ;
  wire \dataSet_reg_n_0_[6][3] ;
  wire \dataSet_reg_n_0_[6][4] ;
  wire \dataSet_reg_n_0_[6][5] ;
  wire \dataSet_reg_n_0_[6][6] ;
  wire \dataSet_reg_n_0_[6][7] ;
  wire \dataSet_reg_n_0_[6][8] ;
  wire \dataSet_reg_n_0_[6][9] ;
  wire \dataSet_reg_n_0_[7][0] ;
  wire \dataSet_reg_n_0_[7][10] ;
  wire \dataSet_reg_n_0_[7][11] ;
  wire \dataSet_reg_n_0_[7][12] ;
  wire \dataSet_reg_n_0_[7][13] ;
  wire \dataSet_reg_n_0_[7][14] ;
  wire \dataSet_reg_n_0_[7][15] ;
  wire \dataSet_reg_n_0_[7][1] ;
  wire \dataSet_reg_n_0_[7][2] ;
  wire \dataSet_reg_n_0_[7][3] ;
  wire \dataSet_reg_n_0_[7][4] ;
  wire \dataSet_reg_n_0_[7][5] ;
  wire \dataSet_reg_n_0_[7][6] ;
  wire \dataSet_reg_n_0_[7][7] ;
  wire \dataSet_reg_n_0_[7][8] ;
  wire \dataSet_reg_n_0_[7][9] ;
  wire \dataSet_reg_n_0_[8][0] ;
  wire \dataSet_reg_n_0_[8][10] ;
  wire \dataSet_reg_n_0_[8][11] ;
  wire \dataSet_reg_n_0_[8][12] ;
  wire \dataSet_reg_n_0_[8][13] ;
  wire \dataSet_reg_n_0_[8][14] ;
  wire \dataSet_reg_n_0_[8][15] ;
  wire \dataSet_reg_n_0_[8][1] ;
  wire \dataSet_reg_n_0_[8][2] ;
  wire \dataSet_reg_n_0_[8][3] ;
  wire \dataSet_reg_n_0_[8][4] ;
  wire \dataSet_reg_n_0_[8][5] ;
  wire \dataSet_reg_n_0_[8][6] ;
  wire \dataSet_reg_n_0_[8][7] ;
  wire \dataSet_reg_n_0_[8][8] ;
  wire \dataSet_reg_n_0_[8][9] ;
  wire \datapointer[0]_i_1_n_0 ;
  wire \datapointer[10]_i_1_n_0 ;
  wire \datapointer[11]_i_1_n_0 ;
  wire \datapointer[12]_i_1_n_0 ;
  wire \datapointer[13]_i_1_n_0 ;
  wire \datapointer[14]_i_1_n_0 ;
  wire \datapointer[15]_i_1_n_0 ;
  wire \datapointer[16]_i_1_n_0 ;
  wire \datapointer[17]_i_1_n_0 ;
  wire \datapointer[18]_i_1_n_0 ;
  wire \datapointer[19]_i_1_n_0 ;
  wire \datapointer[1]_i_1_n_0 ;
  wire \datapointer[20]_i_1_n_0 ;
  wire \datapointer[21]_i_1_n_0 ;
  wire \datapointer[22]_i_1_n_0 ;
  wire \datapointer[23]_i_1_n_0 ;
  wire \datapointer[24]_i_1_n_0 ;
  wire \datapointer[25]_i_1_n_0 ;
  wire \datapointer[26]_i_1_n_0 ;
  wire \datapointer[27]_i_1_n_0 ;
  wire \datapointer[28]_i_1_n_0 ;
  wire \datapointer[29]_i_1_n_0 ;
  wire \datapointer[2]_i_1_n_0 ;
  wire \datapointer[30]_i_1_n_0 ;
  wire \datapointer[31]_i_1_n_0 ;
  wire \datapointer[31]_i_2_n_0 ;
  wire \datapointer[31]_i_4_n_0 ;
  wire \datapointer[31]_i_6_n_0 ;
  wire \datapointer[3]_i_1_n_0 ;
  wire \datapointer[4]_i_1_n_0 ;
  wire \datapointer[5]_i_1_n_0 ;
  wire \datapointer[6]_i_1_n_0 ;
  wire \datapointer[7]_i_1_n_0 ;
  wire \datapointer[8]_i_1_n_0 ;
  wire \datapointer[9]_i_1_n_0 ;
  wire \datapointer_reg[12]_i_2_n_0 ;
  wire \datapointer_reg[12]_i_2_n_1 ;
  wire \datapointer_reg[12]_i_2_n_2 ;
  wire \datapointer_reg[12]_i_2_n_3 ;
  wire \datapointer_reg[16]_i_2_n_0 ;
  wire \datapointer_reg[16]_i_2_n_1 ;
  wire \datapointer_reg[16]_i_2_n_2 ;
  wire \datapointer_reg[16]_i_2_n_3 ;
  wire \datapointer_reg[20]_i_2_n_0 ;
  wire \datapointer_reg[20]_i_2_n_1 ;
  wire \datapointer_reg[20]_i_2_n_2 ;
  wire \datapointer_reg[20]_i_2_n_3 ;
  wire \datapointer_reg[24]_i_2_n_0 ;
  wire \datapointer_reg[24]_i_2_n_1 ;
  wire \datapointer_reg[24]_i_2_n_2 ;
  wire \datapointer_reg[24]_i_2_n_3 ;
  wire \datapointer_reg[28]_i_2_n_0 ;
  wire \datapointer_reg[28]_i_2_n_1 ;
  wire \datapointer_reg[28]_i_2_n_2 ;
  wire \datapointer_reg[28]_i_2_n_3 ;
  wire \datapointer_reg[31]_i_7_n_2 ;
  wire \datapointer_reg[31]_i_7_n_3 ;
  wire \datapointer_reg[8]_i_2_n_0 ;
  wire \datapointer_reg[8]_i_2_n_1 ;
  wire \datapointer_reg[8]_i_2_n_2 ;
  wire \datapointer_reg[8]_i_2_n_3 ;
  wire \datapointer_reg_n_0_[0] ;
  wire \datapointer_reg_n_0_[10] ;
  wire \datapointer_reg_n_0_[11] ;
  wire \datapointer_reg_n_0_[12] ;
  wire \datapointer_reg_n_0_[13] ;
  wire \datapointer_reg_n_0_[14] ;
  wire \datapointer_reg_n_0_[15] ;
  wire \datapointer_reg_n_0_[16] ;
  wire \datapointer_reg_n_0_[17] ;
  wire \datapointer_reg_n_0_[18] ;
  wire \datapointer_reg_n_0_[19] ;
  wire \datapointer_reg_n_0_[1] ;
  wire \datapointer_reg_n_0_[20] ;
  wire \datapointer_reg_n_0_[21] ;
  wire \datapointer_reg_n_0_[22] ;
  wire \datapointer_reg_n_0_[23] ;
  wire \datapointer_reg_n_0_[24] ;
  wire \datapointer_reg_n_0_[25] ;
  wire \datapointer_reg_n_0_[26] ;
  wire \datapointer_reg_n_0_[27] ;
  wire \datapointer_reg_n_0_[28] ;
  wire \datapointer_reg_n_0_[29] ;
  wire \datapointer_reg_n_0_[2] ;
  wire \datapointer_reg_n_0_[30] ;
  wire \datapointer_reg_n_0_[31] ;
  wire \datapointer_reg_n_0_[3] ;
  wire \datapointer_reg_n_0_[4] ;
  wire \datapointer_reg_n_0_[5] ;
  wire \datapointer_reg_n_0_[6] ;
  wire \datapointer_reg_n_0_[7] ;
  wire \datapointer_reg_n_0_[8] ;
  wire \datapointer_reg_n_0_[9] ;
  wire filterSetFilled0_carry__0_i_10_n_0;
  wire filterSetFilled0_carry__0_i_10_n_1;
  wire filterSetFilled0_carry__0_i_10_n_2;
  wire filterSetFilled0_carry__0_i_10_n_3;
  wire filterSetFilled0_carry__0_i_10_n_4;
  wire filterSetFilled0_carry__0_i_10_n_5;
  wire filterSetFilled0_carry__0_i_10_n_6;
  wire filterSetFilled0_carry__0_i_10_n_7;
  wire filterSetFilled0_carry__0_i_1_n_0;
  wire filterSetFilled0_carry__0_i_2_n_0;
  wire filterSetFilled0_carry__0_i_3_n_0;
  wire filterSetFilled0_carry__0_i_4_n_0;
  wire filterSetFilled0_carry__0_i_5_n_0;
  wire filterSetFilled0_carry__0_i_6_n_0;
  wire filterSetFilled0_carry__0_i_7_n_0;
  wire filterSetFilled0_carry__0_i_8_n_0;
  wire filterSetFilled0_carry__0_i_9_n_0;
  wire filterSetFilled0_carry__0_i_9_n_1;
  wire filterSetFilled0_carry__0_i_9_n_2;
  wire filterSetFilled0_carry__0_i_9_n_3;
  wire filterSetFilled0_carry__0_i_9_n_4;
  wire filterSetFilled0_carry__0_i_9_n_5;
  wire filterSetFilled0_carry__0_i_9_n_6;
  wire filterSetFilled0_carry__0_i_9_n_7;
  wire filterSetFilled0_carry__0_n_0;
  wire filterSetFilled0_carry__0_n_1;
  wire filterSetFilled0_carry__0_n_2;
  wire filterSetFilled0_carry__0_n_3;
  wire filterSetFilled0_carry__1_i_10_n_0;
  wire filterSetFilled0_carry__1_i_10_n_1;
  wire filterSetFilled0_carry__1_i_10_n_2;
  wire filterSetFilled0_carry__1_i_10_n_3;
  wire filterSetFilled0_carry__1_i_10_n_4;
  wire filterSetFilled0_carry__1_i_10_n_5;
  wire filterSetFilled0_carry__1_i_10_n_6;
  wire filterSetFilled0_carry__1_i_10_n_7;
  wire filterSetFilled0_carry__1_i_1_n_0;
  wire filterSetFilled0_carry__1_i_2_n_0;
  wire filterSetFilled0_carry__1_i_3_n_0;
  wire filterSetFilled0_carry__1_i_4_n_0;
  wire filterSetFilled0_carry__1_i_5_n_0;
  wire filterSetFilled0_carry__1_i_6_n_0;
  wire filterSetFilled0_carry__1_i_7_n_0;
  wire filterSetFilled0_carry__1_i_8_n_0;
  wire filterSetFilled0_carry__1_i_9_n_0;
  wire filterSetFilled0_carry__1_i_9_n_1;
  wire filterSetFilled0_carry__1_i_9_n_2;
  wire filterSetFilled0_carry__1_i_9_n_3;
  wire filterSetFilled0_carry__1_i_9_n_4;
  wire filterSetFilled0_carry__1_i_9_n_5;
  wire filterSetFilled0_carry__1_i_9_n_6;
  wire filterSetFilled0_carry__1_i_9_n_7;
  wire filterSetFilled0_carry__1_n_0;
  wire filterSetFilled0_carry__1_n_1;
  wire filterSetFilled0_carry__1_n_2;
  wire filterSetFilled0_carry__1_n_3;
  wire filterSetFilled0_carry__2_i_10_n_0;
  wire filterSetFilled0_carry__2_i_10_n_1;
  wire filterSetFilled0_carry__2_i_10_n_2;
  wire filterSetFilled0_carry__2_i_10_n_3;
  wire filterSetFilled0_carry__2_i_10_n_4;
  wire filterSetFilled0_carry__2_i_10_n_5;
  wire filterSetFilled0_carry__2_i_10_n_6;
  wire filterSetFilled0_carry__2_i_10_n_7;
  wire filterSetFilled0_carry__2_i_1_n_0;
  wire filterSetFilled0_carry__2_i_2_n_0;
  wire filterSetFilled0_carry__2_i_3_n_0;
  wire filterSetFilled0_carry__2_i_4_n_0;
  wire filterSetFilled0_carry__2_i_5_n_0;
  wire filterSetFilled0_carry__2_i_6_n_0;
  wire filterSetFilled0_carry__2_i_7_n_0;
  wire filterSetFilled0_carry__2_i_8_n_0;
  wire filterSetFilled0_carry__2_i_9_n_2;
  wire filterSetFilled0_carry__2_i_9_n_3;
  wire filterSetFilled0_carry__2_i_9_n_5;
  wire filterSetFilled0_carry__2_i_9_n_6;
  wire filterSetFilled0_carry__2_i_9_n_7;
  wire filterSetFilled0_carry__2_n_1;
  wire filterSetFilled0_carry__2_n_2;
  wire filterSetFilled0_carry__2_n_3;
  wire filterSetFilled0_carry_i_1_n_0;
  wire filterSetFilled0_carry_i_2_n_0;
  wire filterSetFilled0_carry_i_3_n_0;
  wire filterSetFilled0_carry_i_4_n_0;
  wire filterSetFilled0_carry_i_4_n_1;
  wire filterSetFilled0_carry_i_4_n_2;
  wire filterSetFilled0_carry_i_4_n_3;
  wire filterSetFilled0_carry_i_4_n_4;
  wire filterSetFilled0_carry_i_4_n_5;
  wire filterSetFilled0_carry_i_4_n_6;
  wire filterSetFilled0_carry_i_4_n_7;
  wire filterSetFilled0_carry_i_5_n_0;
  wire filterSetFilled0_carry_i_6_n_0;
  wire filterSetFilled0_carry_i_7_n_0;
  wire filterSetFilled0_carry_i_8_n_0;
  wire filterSetFilled0_carry_i_9_n_0;
  wire filterSetFilled0_carry_i_9_n_1;
  wire filterSetFilled0_carry_i_9_n_2;
  wire filterSetFilled0_carry_i_9_n_3;
  wire filterSetFilled0_carry_i_9_n_4;
  wire filterSetFilled0_carry_i_9_n_5;
  wire filterSetFilled0_carry_i_9_n_6;
  wire filterSetFilled0_carry_i_9_n_7;
  wire filterSetFilled0_carry_n_0;
  wire filterSetFilled0_carry_n_1;
  wire filterSetFilled0_carry_n_2;
  wire filterSetFilled0_carry_n_3;
  wire filterSetFilled16_out;
  wire filterSetFilled_reg_0;
  wire filterSetFilled_reg_1;
  wire \filterSet[0][15]_i_1_n_0 ;
  wire \filterSet[0][15]_i_2_n_0 ;
  wire \filterSet[0][15]_i_3_n_0 ;
  wire \filterSet[0][15]_i_4_n_0 ;
  wire \filterSet[1][15]_i_1_n_0 ;
  wire \filterSet[1][15]_i_2_n_0 ;
  wire \filterSet[1][15]_i_3_n_0 ;
  wire \filterSet[2][15]_i_1_n_0 ;
  wire \filterSet[2][15]_i_2_n_0 ;
  wire \filterSet[3][15]_i_1_n_0 ;
  wire \filterSet[3][15]_i_2_n_0 ;
  wire \filterSet[4][15]_i_1_n_0 ;
  wire \filterSet[4][15]_i_2_n_0 ;
  wire \filterSet[5][15]_i_1_n_0 ;
  wire \filterSet[5][15]_i_2_n_0 ;
  wire \filterSet[6][15]_i_1_n_0 ;
  wire \filterSet[6][15]_i_2_n_0 ;
  wire \filterSet[7][15]_i_1_n_0 ;
  wire \filterSet[7][15]_i_2_n_0 ;
  wire \filterSet[8][15]_i_1_n_0 ;
  wire \filterSet[8][15]_i_2_n_0 ;
  wire [15:0]\filterSet_reg[0]_0 ;
  wire [15:0]\filterSet_reg[1]_1 ;
  wire [15:0]\filterSet_reg[2]_2 ;
  wire [15:0]\filterSet_reg[3]_3 ;
  wire [15:0]\filterSet_reg[4]_4 ;
  wire [15:0]\filterSet_reg[5]_5 ;
  wire [15:0]\filterSet_reg[6]_6 ;
  wire [15:0]\filterSet_reg[7]_7 ;
  wire \filterSet_reg[8][0]_0 ;
  wire [15:0]\filterSet_reg[8]_8 ;
  wire [3:0]filterpointer;
  wire \filterpointer[0]_i_3_n_0 ;
  wire \filterpointer_reg[0]_i_2_n_0 ;
  wire \filterpointer_reg[0]_i_2_n_1 ;
  wire \filterpointer_reg[0]_i_2_n_2 ;
  wire \filterpointer_reg[0]_i_2_n_3 ;
  wire \filterpointer_reg[0]_i_2_n_4 ;
  wire \filterpointer_reg[0]_i_2_n_5 ;
  wire \filterpointer_reg[0]_i_2_n_6 ;
  wire \filterpointer_reg[0]_i_2_n_7 ;
  wire \filterpointer_reg[12]_i_1_n_0 ;
  wire \filterpointer_reg[12]_i_1_n_1 ;
  wire \filterpointer_reg[12]_i_1_n_2 ;
  wire \filterpointer_reg[12]_i_1_n_3 ;
  wire \filterpointer_reg[12]_i_1_n_4 ;
  wire \filterpointer_reg[12]_i_1_n_5 ;
  wire \filterpointer_reg[12]_i_1_n_6 ;
  wire \filterpointer_reg[12]_i_1_n_7 ;
  wire \filterpointer_reg[16]_i_1_n_0 ;
  wire \filterpointer_reg[16]_i_1_n_1 ;
  wire \filterpointer_reg[16]_i_1_n_2 ;
  wire \filterpointer_reg[16]_i_1_n_3 ;
  wire \filterpointer_reg[16]_i_1_n_4 ;
  wire \filterpointer_reg[16]_i_1_n_5 ;
  wire \filterpointer_reg[16]_i_1_n_6 ;
  wire \filterpointer_reg[16]_i_1_n_7 ;
  wire \filterpointer_reg[20]_i_1_n_0 ;
  wire \filterpointer_reg[20]_i_1_n_1 ;
  wire \filterpointer_reg[20]_i_1_n_2 ;
  wire \filterpointer_reg[20]_i_1_n_3 ;
  wire \filterpointer_reg[20]_i_1_n_4 ;
  wire \filterpointer_reg[20]_i_1_n_5 ;
  wire \filterpointer_reg[20]_i_1_n_6 ;
  wire \filterpointer_reg[20]_i_1_n_7 ;
  wire \filterpointer_reg[24]_i_1_n_0 ;
  wire \filterpointer_reg[24]_i_1_n_1 ;
  wire \filterpointer_reg[24]_i_1_n_2 ;
  wire \filterpointer_reg[24]_i_1_n_3 ;
  wire \filterpointer_reg[24]_i_1_n_4 ;
  wire \filterpointer_reg[24]_i_1_n_5 ;
  wire \filterpointer_reg[24]_i_1_n_6 ;
  wire \filterpointer_reg[24]_i_1_n_7 ;
  wire \filterpointer_reg[28]_i_1_n_1 ;
  wire \filterpointer_reg[28]_i_1_n_2 ;
  wire \filterpointer_reg[28]_i_1_n_3 ;
  wire \filterpointer_reg[28]_i_1_n_4 ;
  wire \filterpointer_reg[28]_i_1_n_5 ;
  wire \filterpointer_reg[28]_i_1_n_6 ;
  wire \filterpointer_reg[28]_i_1_n_7 ;
  wire \filterpointer_reg[4]_i_1_n_0 ;
  wire \filterpointer_reg[4]_i_1_n_1 ;
  wire \filterpointer_reg[4]_i_1_n_2 ;
  wire \filterpointer_reg[4]_i_1_n_3 ;
  wire \filterpointer_reg[4]_i_1_n_4 ;
  wire \filterpointer_reg[4]_i_1_n_5 ;
  wire \filterpointer_reg[4]_i_1_n_6 ;
  wire \filterpointer_reg[4]_i_1_n_7 ;
  wire \filterpointer_reg[8]_i_1_n_0 ;
  wire \filterpointer_reg[8]_i_1_n_1 ;
  wire \filterpointer_reg[8]_i_1_n_2 ;
  wire \filterpointer_reg[8]_i_1_n_3 ;
  wire \filterpointer_reg[8]_i_1_n_4 ;
  wire \filterpointer_reg[8]_i_1_n_5 ;
  wire \filterpointer_reg[8]_i_1_n_6 ;
  wire \filterpointer_reg[8]_i_1_n_7 ;
  wire \filterpointer_reg_n_0_[10] ;
  wire \filterpointer_reg_n_0_[11] ;
  wire \filterpointer_reg_n_0_[12] ;
  wire \filterpointer_reg_n_0_[13] ;
  wire \filterpointer_reg_n_0_[14] ;
  wire \filterpointer_reg_n_0_[15] ;
  wire \filterpointer_reg_n_0_[16] ;
  wire \filterpointer_reg_n_0_[17] ;
  wire \filterpointer_reg_n_0_[18] ;
  wire \filterpointer_reg_n_0_[19] ;
  wire \filterpointer_reg_n_0_[20] ;
  wire \filterpointer_reg_n_0_[21] ;
  wire \filterpointer_reg_n_0_[22] ;
  wire \filterpointer_reg_n_0_[23] ;
  wire \filterpointer_reg_n_0_[24] ;
  wire \filterpointer_reg_n_0_[25] ;
  wire \filterpointer_reg_n_0_[26] ;
  wire \filterpointer_reg_n_0_[27] ;
  wire \filterpointer_reg_n_0_[28] ;
  wire \filterpointer_reg_n_0_[29] ;
  wire \filterpointer_reg_n_0_[30] ;
  wire \filterpointer_reg_n_0_[31] ;
  wire \filterpointer_reg_n_0_[4] ;
  wire \filterpointer_reg_n_0_[5] ;
  wire \filterpointer_reg_n_0_[6] ;
  wire \filterpointer_reg_n_0_[7] ;
  wire \filterpointer_reg_n_0_[8] ;
  wire \filterpointer_reg_n_0_[9] ;
  wire finalAdd;
  wire [2:0]mReady_connector;
  wire [0:0]mStart_conncetor;
  wire [0:0]newline_tri_o;
  wire [15:0]o_rdata;
  wire p_0_in;
  wire [47:0]p_0_out;
  wire product_reg_i_2__0_n_0;
  wire product_reg_i_2__1_n_0;
  wire product_reg_i_2_n_0;
  wire product_reg_i_3__0_n_0;
  wire product_reg_i_3__1_n_0;
  wire product_reg_i_3_n_0;
  wire product_reg_i_4__0_n_0;
  wire product_reg_i_4__1_n_0;
  wire product_reg_i_4_n_0;
  wire product_reg_i_5__0_n_0;
  wire product_reg_i_5__1_n_0;
  wire product_reg_i_5_n_0;
  wire product_reg_i_6__0_n_0;
  wire product_reg_i_6__1_n_0;
  wire product_reg_i_6_n_0;
  wire product_reg_i_7__0_n_0;
  wire product_reg_i_7__1_n_0;
  wire product_reg_i_7_n_0;
  wire product_reg_i_8__0_n_0;
  wire product_reg_i_8__1_n_0;
  wire product_reg_i_8_n_0;
  wire product_reg_i_9__0_n_0;
  wire product_reg_i_9__1_n_0;
  wire product_reg_i_9_n_0;
  wire ready_i_2__0_n_0;
  wire ready_i_2__1_n_0;
  wire ready_i_2_n_0;
  wire ready_i_3__0_n_0;
  wire ready_i_3__1_n_0;
  wire ready_i_3_n_0;
  wire ready_i_4__0_n_0;
  wire ready_i_4__1_n_0;
  wire ready_i_4_n_0;
  wire ready_reg;
  wire ready_reg_0;
  wire ready_reg_1;
  wire rst_w_ctrl;
  wire [3:0]NLW_RDst1_carry_O_UNCONNECTED;
  wire [3:0]NLW_RDst1_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_RDst1_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_RDst1_carry__2_O_UNCONNECTED;
  wire [3:2]\NLW_datapointer_reg[31]_i_7_CO_UNCONNECTED ;
  wire [3:3]\NLW_datapointer_reg[31]_i_7_O_UNCONNECTED ;
  wire [3:0]NLW_filterSetFilled0_carry_O_UNCONNECTED;
  wire [3:0]NLW_filterSetFilled0_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_filterSetFilled0_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_filterSetFilled0_carry__2_O_UNCONNECTED;
  wire [3:2]NLW_filterSetFilled0_carry__2_i_9_CO_UNCONNECTED;
  wire [3:3]NLW_filterSetFilled0_carry__2_i_9_O_UNCONNECTED;
  wire [3:3]\NLW_filterpointer_reg[28]_i_1_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hCCCCCFCCC4CCC4CC)) 
    ADDst_i_1
       (.I0(cReady),
        .I1(ADDst),
        .I2(RDst_reg_0),
        .I3(RDst19_out),
        .I4(MULTIst),
        .I5(MULTIst_reg_n_0),
        .O(ADDst_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    ADDst_reg
       (.C(Clk),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(ADDst_i_1_n_0),
        .Q(ADDst));
  LUT6 #(
    .INIT(64'hFFFF04FFFFFF0400)) 
    CTRL_RST_i_1
       (.I0(CTRL_RST_i_2_n_0),
        .I1(cReady),
        .I2(MULTIst_reg_n_0),
        .I3(cStart_tri_o),
        .I4(newline_tri_o),
        .I5(CTRL_RST),
        .O(CTRL_RST_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'hB)) 
    CTRL_RST_i_2
       (.I0(RDst_reg_0),
        .I1(ADDst),
        .O(CTRL_RST_i_2_n_0));
  FDCE #(
    .INIT(1'b0)) 
    CTRL_RST_reg
       (.C(Clk),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(CTRL_RST_i_1_n_0),
        .Q(CTRL_RST));
  LUT6 #(
    .INIT(64'hFFFFDFFF00001000)) 
    FINALADD_i_1
       (.I0(cReady),
        .I1(MULTIst_reg_n_0),
        .I2(RDst19_out),
        .I3(ADDst),
        .I4(RDst_reg_0),
        .I5(FINALADD_reg_0),
        .O(FINALADD_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    FINALADD_reg
       (.C(Clk),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(FINALADD_i_1_n_0),
        .Q(FINALADD_reg_0));
  LUT6 #(
    .INIT(64'hACFFACF0AC0FAC00)) 
    \MULTIPLICAND_INPUT[0]_i_1 
       (.I0(\filterSet_reg[8]_8 [0]),
        .I1(\filterSet_reg[3]_3 [0]),
        .I2(Mloopcnt_reg[1]),
        .I3(Mloopcnt_reg[0]),
        .I4(\filterSet_reg[0]_0 [0]),
        .I5(\filterSet_reg[6]_6 [0]),
        .O(p_0_out[0]));
  LUT6 #(
    .INIT(64'hACFFACF0AC0FAC00)) 
    \MULTIPLICAND_INPUT[10]_i_1 
       (.I0(\filterSet_reg[8]_8 [10]),
        .I1(\filterSet_reg[3]_3 [10]),
        .I2(Mloopcnt_reg[1]),
        .I3(Mloopcnt_reg[0]),
        .I4(\filterSet_reg[0]_0 [10]),
        .I5(\filterSet_reg[6]_6 [10]),
        .O(p_0_out[10]));
  LUT6 #(
    .INIT(64'hACFFACF0AC0FAC00)) 
    \MULTIPLICAND_INPUT[11]_i_1 
       (.I0(\filterSet_reg[8]_8 [11]),
        .I1(\filterSet_reg[3]_3 [11]),
        .I2(Mloopcnt_reg[1]),
        .I3(Mloopcnt_reg[0]),
        .I4(\filterSet_reg[0]_0 [11]),
        .I5(\filterSet_reg[6]_6 [11]),
        .O(p_0_out[11]));
  LUT6 #(
    .INIT(64'hACFFACF0AC0FAC00)) 
    \MULTIPLICAND_INPUT[12]_i_1 
       (.I0(\filterSet_reg[8]_8 [12]),
        .I1(\filterSet_reg[3]_3 [12]),
        .I2(Mloopcnt_reg[1]),
        .I3(Mloopcnt_reg[0]),
        .I4(\filterSet_reg[0]_0 [12]),
        .I5(\filterSet_reg[6]_6 [12]),
        .O(p_0_out[12]));
  LUT6 #(
    .INIT(64'hACFFACF0AC0FAC00)) 
    \MULTIPLICAND_INPUT[13]_i_1 
       (.I0(\filterSet_reg[8]_8 [13]),
        .I1(\filterSet_reg[3]_3 [13]),
        .I2(Mloopcnt_reg[1]),
        .I3(Mloopcnt_reg[0]),
        .I4(\filterSet_reg[0]_0 [13]),
        .I5(\filterSet_reg[6]_6 [13]),
        .O(p_0_out[13]));
  LUT6 #(
    .INIT(64'hACFFACF0AC0FAC00)) 
    \MULTIPLICAND_INPUT[14]_i_1 
       (.I0(\filterSet_reg[8]_8 [14]),
        .I1(\filterSet_reg[3]_3 [14]),
        .I2(Mloopcnt_reg[1]),
        .I3(Mloopcnt_reg[0]),
        .I4(\filterSet_reg[0]_0 [14]),
        .I5(\filterSet_reg[6]_6 [14]),
        .O(p_0_out[14]));
  LUT6 #(
    .INIT(64'hACFFACF0AC0FAC00)) 
    \MULTIPLICAND_INPUT[15]_i_1 
       (.I0(\filterSet_reg[8]_8 [15]),
        .I1(\filterSet_reg[3]_3 [15]),
        .I2(Mloopcnt_reg[1]),
        .I3(Mloopcnt_reg[0]),
        .I4(\filterSet_reg[0]_0 [15]),
        .I5(\filterSet_reg[6]_6 [15]),
        .O(p_0_out[15]));
  LUT6 #(
    .INIT(64'hACFFACF0AC0FAC00)) 
    \MULTIPLICAND_INPUT[16]_i_1 
       (.I0(\filterSet_reg[0]_0 [0]),
        .I1(\filterSet_reg[4]_4 [0]),
        .I2(Mloopcnt_reg[1]),
        .I3(Mloopcnt_reg[0]),
        .I4(\filterSet_reg[1]_1 [0]),
        .I5(\filterSet_reg[7]_7 [0]),
        .O(p_0_out[16]));
  LUT6 #(
    .INIT(64'hACFFACF0AC0FAC00)) 
    \MULTIPLICAND_INPUT[17]_i_1 
       (.I0(\filterSet_reg[0]_0 [1]),
        .I1(\filterSet_reg[4]_4 [1]),
        .I2(Mloopcnt_reg[1]),
        .I3(Mloopcnt_reg[0]),
        .I4(\filterSet_reg[1]_1 [1]),
        .I5(\filterSet_reg[7]_7 [1]),
        .O(p_0_out[17]));
  LUT6 #(
    .INIT(64'hACFFACF0AC0FAC00)) 
    \MULTIPLICAND_INPUT[18]_i_1 
       (.I0(\filterSet_reg[0]_0 [2]),
        .I1(\filterSet_reg[4]_4 [2]),
        .I2(Mloopcnt_reg[1]),
        .I3(Mloopcnt_reg[0]),
        .I4(\filterSet_reg[1]_1 [2]),
        .I5(\filterSet_reg[7]_7 [2]),
        .O(p_0_out[18]));
  LUT6 #(
    .INIT(64'hACFFACF0AC0FAC00)) 
    \MULTIPLICAND_INPUT[19]_i_1 
       (.I0(\filterSet_reg[0]_0 [3]),
        .I1(\filterSet_reg[4]_4 [3]),
        .I2(Mloopcnt_reg[1]),
        .I3(Mloopcnt_reg[0]),
        .I4(\filterSet_reg[1]_1 [3]),
        .I5(\filterSet_reg[7]_7 [3]),
        .O(p_0_out[19]));
  LUT6 #(
    .INIT(64'hACFFACF0AC0FAC00)) 
    \MULTIPLICAND_INPUT[1]_i_1 
       (.I0(\filterSet_reg[8]_8 [1]),
        .I1(\filterSet_reg[3]_3 [1]),
        .I2(Mloopcnt_reg[1]),
        .I3(Mloopcnt_reg[0]),
        .I4(\filterSet_reg[0]_0 [1]),
        .I5(\filterSet_reg[6]_6 [1]),
        .O(p_0_out[1]));
  LUT6 #(
    .INIT(64'hACFFACF0AC0FAC00)) 
    \MULTIPLICAND_INPUT[20]_i_1 
       (.I0(\filterSet_reg[0]_0 [4]),
        .I1(\filterSet_reg[4]_4 [4]),
        .I2(Mloopcnt_reg[1]),
        .I3(Mloopcnt_reg[0]),
        .I4(\filterSet_reg[1]_1 [4]),
        .I5(\filterSet_reg[7]_7 [4]),
        .O(p_0_out[20]));
  LUT6 #(
    .INIT(64'hACFFACF0AC0FAC00)) 
    \MULTIPLICAND_INPUT[21]_i_1 
       (.I0(\filterSet_reg[0]_0 [5]),
        .I1(\filterSet_reg[4]_4 [5]),
        .I2(Mloopcnt_reg[1]),
        .I3(Mloopcnt_reg[0]),
        .I4(\filterSet_reg[1]_1 [5]),
        .I5(\filterSet_reg[7]_7 [5]),
        .O(p_0_out[21]));
  LUT6 #(
    .INIT(64'hACFFACF0AC0FAC00)) 
    \MULTIPLICAND_INPUT[22]_i_1 
       (.I0(\filterSet_reg[0]_0 [6]),
        .I1(\filterSet_reg[4]_4 [6]),
        .I2(Mloopcnt_reg[1]),
        .I3(Mloopcnt_reg[0]),
        .I4(\filterSet_reg[1]_1 [6]),
        .I5(\filterSet_reg[7]_7 [6]),
        .O(p_0_out[22]));
  LUT6 #(
    .INIT(64'hACFFACF0AC0FAC00)) 
    \MULTIPLICAND_INPUT[23]_i_1 
       (.I0(\filterSet_reg[0]_0 [7]),
        .I1(\filterSet_reg[4]_4 [7]),
        .I2(Mloopcnt_reg[1]),
        .I3(Mloopcnt_reg[0]),
        .I4(\filterSet_reg[1]_1 [7]),
        .I5(\filterSet_reg[7]_7 [7]),
        .O(p_0_out[23]));
  LUT6 #(
    .INIT(64'hACFFACF0AC0FAC00)) 
    \MULTIPLICAND_INPUT[24]_i_1 
       (.I0(\filterSet_reg[0]_0 [8]),
        .I1(\filterSet_reg[4]_4 [8]),
        .I2(Mloopcnt_reg[1]),
        .I3(Mloopcnt_reg[0]),
        .I4(\filterSet_reg[1]_1 [8]),
        .I5(\filterSet_reg[7]_7 [8]),
        .O(p_0_out[24]));
  LUT6 #(
    .INIT(64'hACFFACF0AC0FAC00)) 
    \MULTIPLICAND_INPUT[25]_i_1 
       (.I0(\filterSet_reg[0]_0 [9]),
        .I1(\filterSet_reg[4]_4 [9]),
        .I2(Mloopcnt_reg[1]),
        .I3(Mloopcnt_reg[0]),
        .I4(\filterSet_reg[1]_1 [9]),
        .I5(\filterSet_reg[7]_7 [9]),
        .O(p_0_out[25]));
  LUT6 #(
    .INIT(64'hACFFACF0AC0FAC00)) 
    \MULTIPLICAND_INPUT[26]_i_1 
       (.I0(\filterSet_reg[0]_0 [10]),
        .I1(\filterSet_reg[4]_4 [10]),
        .I2(Mloopcnt_reg[1]),
        .I3(Mloopcnt_reg[0]),
        .I4(\filterSet_reg[1]_1 [10]),
        .I5(\filterSet_reg[7]_7 [10]),
        .O(p_0_out[26]));
  LUT6 #(
    .INIT(64'hACFFACF0AC0FAC00)) 
    \MULTIPLICAND_INPUT[27]_i_1 
       (.I0(\filterSet_reg[0]_0 [11]),
        .I1(\filterSet_reg[4]_4 [11]),
        .I2(Mloopcnt_reg[1]),
        .I3(Mloopcnt_reg[0]),
        .I4(\filterSet_reg[1]_1 [11]),
        .I5(\filterSet_reg[7]_7 [11]),
        .O(p_0_out[27]));
  LUT6 #(
    .INIT(64'hACFFACF0AC0FAC00)) 
    \MULTIPLICAND_INPUT[28]_i_1 
       (.I0(\filterSet_reg[0]_0 [12]),
        .I1(\filterSet_reg[4]_4 [12]),
        .I2(Mloopcnt_reg[1]),
        .I3(Mloopcnt_reg[0]),
        .I4(\filterSet_reg[1]_1 [12]),
        .I5(\filterSet_reg[7]_7 [12]),
        .O(p_0_out[28]));
  LUT6 #(
    .INIT(64'hACFFACF0AC0FAC00)) 
    \MULTIPLICAND_INPUT[29]_i_1 
       (.I0(\filterSet_reg[0]_0 [13]),
        .I1(\filterSet_reg[4]_4 [13]),
        .I2(Mloopcnt_reg[1]),
        .I3(Mloopcnt_reg[0]),
        .I4(\filterSet_reg[1]_1 [13]),
        .I5(\filterSet_reg[7]_7 [13]),
        .O(p_0_out[29]));
  LUT6 #(
    .INIT(64'hACFFACF0AC0FAC00)) 
    \MULTIPLICAND_INPUT[2]_i_1 
       (.I0(\filterSet_reg[8]_8 [2]),
        .I1(\filterSet_reg[3]_3 [2]),
        .I2(Mloopcnt_reg[1]),
        .I3(Mloopcnt_reg[0]),
        .I4(\filterSet_reg[0]_0 [2]),
        .I5(\filterSet_reg[6]_6 [2]),
        .O(p_0_out[2]));
  LUT6 #(
    .INIT(64'hACFFACF0AC0FAC00)) 
    \MULTIPLICAND_INPUT[30]_i_1 
       (.I0(\filterSet_reg[0]_0 [14]),
        .I1(\filterSet_reg[4]_4 [14]),
        .I2(Mloopcnt_reg[1]),
        .I3(Mloopcnt_reg[0]),
        .I4(\filterSet_reg[1]_1 [14]),
        .I5(\filterSet_reg[7]_7 [14]),
        .O(p_0_out[30]));
  LUT6 #(
    .INIT(64'hACFFACF0AC0FAC00)) 
    \MULTIPLICAND_INPUT[31]_i_1 
       (.I0(\filterSet_reg[0]_0 [15]),
        .I1(\filterSet_reg[4]_4 [15]),
        .I2(Mloopcnt_reg[1]),
        .I3(Mloopcnt_reg[0]),
        .I4(\filterSet_reg[1]_1 [15]),
        .I5(\filterSet_reg[7]_7 [15]),
        .O(p_0_out[31]));
  LUT6 #(
    .INIT(64'hEFECE3E02F2C2320)) 
    \MULTIPLICAND_INPUT[32]_i_1 
       (.I0(\filterSet_reg[5]_5 [0]),
        .I1(Mloopcnt_reg[1]),
        .I2(Mloopcnt_reg[0]),
        .I3(\filterSet_reg[2]_2 [0]),
        .I4(\filterSet_reg[8]_8 [0]),
        .I5(\filterSet_reg[1]_1 [0]),
        .O(p_0_out[32]));
  LUT6 #(
    .INIT(64'hEFECE3E02F2C2320)) 
    \MULTIPLICAND_INPUT[33]_i_1 
       (.I0(\filterSet_reg[5]_5 [1]),
        .I1(Mloopcnt_reg[1]),
        .I2(Mloopcnt_reg[0]),
        .I3(\filterSet_reg[2]_2 [1]),
        .I4(\filterSet_reg[8]_8 [1]),
        .I5(\filterSet_reg[1]_1 [1]),
        .O(p_0_out[33]));
  LUT6 #(
    .INIT(64'hEFECE3E02F2C2320)) 
    \MULTIPLICAND_INPUT[34]_i_1 
       (.I0(\filterSet_reg[5]_5 [2]),
        .I1(Mloopcnt_reg[1]),
        .I2(Mloopcnt_reg[0]),
        .I3(\filterSet_reg[2]_2 [2]),
        .I4(\filterSet_reg[8]_8 [2]),
        .I5(\filterSet_reg[1]_1 [2]),
        .O(p_0_out[34]));
  LUT6 #(
    .INIT(64'hEFECE3E02F2C2320)) 
    \MULTIPLICAND_INPUT[35]_i_1 
       (.I0(\filterSet_reg[5]_5 [3]),
        .I1(Mloopcnt_reg[1]),
        .I2(Mloopcnt_reg[0]),
        .I3(\filterSet_reg[2]_2 [3]),
        .I4(\filterSet_reg[8]_8 [3]),
        .I5(\filterSet_reg[1]_1 [3]),
        .O(p_0_out[35]));
  LUT6 #(
    .INIT(64'hEFECE3E02F2C2320)) 
    \MULTIPLICAND_INPUT[36]_i_1 
       (.I0(\filterSet_reg[5]_5 [4]),
        .I1(Mloopcnt_reg[1]),
        .I2(Mloopcnt_reg[0]),
        .I3(\filterSet_reg[2]_2 [4]),
        .I4(\filterSet_reg[8]_8 [4]),
        .I5(\filterSet_reg[1]_1 [4]),
        .O(p_0_out[36]));
  LUT6 #(
    .INIT(64'hEFECE3E02F2C2320)) 
    \MULTIPLICAND_INPUT[37]_i_1 
       (.I0(\filterSet_reg[5]_5 [5]),
        .I1(Mloopcnt_reg[1]),
        .I2(Mloopcnt_reg[0]),
        .I3(\filterSet_reg[2]_2 [5]),
        .I4(\filterSet_reg[8]_8 [5]),
        .I5(\filterSet_reg[1]_1 [5]),
        .O(p_0_out[37]));
  LUT6 #(
    .INIT(64'hEFECE3E02F2C2320)) 
    \MULTIPLICAND_INPUT[38]_i_1 
       (.I0(\filterSet_reg[5]_5 [6]),
        .I1(Mloopcnt_reg[1]),
        .I2(Mloopcnt_reg[0]),
        .I3(\filterSet_reg[2]_2 [6]),
        .I4(\filterSet_reg[8]_8 [6]),
        .I5(\filterSet_reg[1]_1 [6]),
        .O(p_0_out[38]));
  LUT6 #(
    .INIT(64'hEFECE3E02F2C2320)) 
    \MULTIPLICAND_INPUT[39]_i_1 
       (.I0(\filterSet_reg[5]_5 [7]),
        .I1(Mloopcnt_reg[1]),
        .I2(Mloopcnt_reg[0]),
        .I3(\filterSet_reg[2]_2 [7]),
        .I4(\filterSet_reg[8]_8 [7]),
        .I5(\filterSet_reg[1]_1 [7]),
        .O(p_0_out[39]));
  LUT6 #(
    .INIT(64'hACFFACF0AC0FAC00)) 
    \MULTIPLICAND_INPUT[3]_i_1 
       (.I0(\filterSet_reg[8]_8 [3]),
        .I1(\filterSet_reg[3]_3 [3]),
        .I2(Mloopcnt_reg[1]),
        .I3(Mloopcnt_reg[0]),
        .I4(\filterSet_reg[0]_0 [3]),
        .I5(\filterSet_reg[6]_6 [3]),
        .O(p_0_out[3]));
  LUT6 #(
    .INIT(64'hEFECE3E02F2C2320)) 
    \MULTIPLICAND_INPUT[40]_i_1 
       (.I0(\filterSet_reg[5]_5 [8]),
        .I1(Mloopcnt_reg[1]),
        .I2(Mloopcnt_reg[0]),
        .I3(\filterSet_reg[2]_2 [8]),
        .I4(\filterSet_reg[8]_8 [8]),
        .I5(\filterSet_reg[1]_1 [8]),
        .O(p_0_out[40]));
  LUT6 #(
    .INIT(64'hEFECE3E02F2C2320)) 
    \MULTIPLICAND_INPUT[41]_i_1 
       (.I0(\filterSet_reg[5]_5 [9]),
        .I1(Mloopcnt_reg[1]),
        .I2(Mloopcnt_reg[0]),
        .I3(\filterSet_reg[2]_2 [9]),
        .I4(\filterSet_reg[8]_8 [9]),
        .I5(\filterSet_reg[1]_1 [9]),
        .O(p_0_out[41]));
  LUT6 #(
    .INIT(64'hEFECE3E02F2C2320)) 
    \MULTIPLICAND_INPUT[42]_i_1 
       (.I0(\filterSet_reg[5]_5 [10]),
        .I1(Mloopcnt_reg[1]),
        .I2(Mloopcnt_reg[0]),
        .I3(\filterSet_reg[2]_2 [10]),
        .I4(\filterSet_reg[8]_8 [10]),
        .I5(\filterSet_reg[1]_1 [10]),
        .O(p_0_out[42]));
  LUT6 #(
    .INIT(64'hEFECE3E02F2C2320)) 
    \MULTIPLICAND_INPUT[43]_i_1 
       (.I0(\filterSet_reg[5]_5 [11]),
        .I1(Mloopcnt_reg[1]),
        .I2(Mloopcnt_reg[0]),
        .I3(\filterSet_reg[2]_2 [11]),
        .I4(\filterSet_reg[8]_8 [11]),
        .I5(\filterSet_reg[1]_1 [11]),
        .O(p_0_out[43]));
  LUT6 #(
    .INIT(64'hEFECE3E02F2C2320)) 
    \MULTIPLICAND_INPUT[44]_i_1 
       (.I0(\filterSet_reg[5]_5 [12]),
        .I1(Mloopcnt_reg[1]),
        .I2(Mloopcnt_reg[0]),
        .I3(\filterSet_reg[2]_2 [12]),
        .I4(\filterSet_reg[8]_8 [12]),
        .I5(\filterSet_reg[1]_1 [12]),
        .O(p_0_out[44]));
  LUT6 #(
    .INIT(64'hEFECE3E02F2C2320)) 
    \MULTIPLICAND_INPUT[45]_i_1 
       (.I0(\filterSet_reg[5]_5 [13]),
        .I1(Mloopcnt_reg[1]),
        .I2(Mloopcnt_reg[0]),
        .I3(\filterSet_reg[2]_2 [13]),
        .I4(\filterSet_reg[8]_8 [13]),
        .I5(\filterSet_reg[1]_1 [13]),
        .O(p_0_out[45]));
  LUT6 #(
    .INIT(64'hEFECE3E02F2C2320)) 
    \MULTIPLICAND_INPUT[46]_i_1 
       (.I0(\filterSet_reg[5]_5 [14]),
        .I1(Mloopcnt_reg[1]),
        .I2(Mloopcnt_reg[0]),
        .I3(\filterSet_reg[2]_2 [14]),
        .I4(\filterSet_reg[8]_8 [14]),
        .I5(\filterSet_reg[1]_1 [14]),
        .O(p_0_out[46]));
  LUT6 #(
    .INIT(64'hEFECE3E02F2C2320)) 
    \MULTIPLICAND_INPUT[47]_i_1 
       (.I0(\filterSet_reg[5]_5 [15]),
        .I1(Mloopcnt_reg[1]),
        .I2(Mloopcnt_reg[0]),
        .I3(\filterSet_reg[2]_2 [15]),
        .I4(\filterSet_reg[8]_8 [15]),
        .I5(\filterSet_reg[1]_1 [15]),
        .O(p_0_out[47]));
  LUT6 #(
    .INIT(64'hACFFACF0AC0FAC00)) 
    \MULTIPLICAND_INPUT[4]_i_1 
       (.I0(\filterSet_reg[8]_8 [4]),
        .I1(\filterSet_reg[3]_3 [4]),
        .I2(Mloopcnt_reg[1]),
        .I3(Mloopcnt_reg[0]),
        .I4(\filterSet_reg[0]_0 [4]),
        .I5(\filterSet_reg[6]_6 [4]),
        .O(p_0_out[4]));
  LUT6 #(
    .INIT(64'hACFFACF0AC0FAC00)) 
    \MULTIPLICAND_INPUT[5]_i_1 
       (.I0(\filterSet_reg[8]_8 [5]),
        .I1(\filterSet_reg[3]_3 [5]),
        .I2(Mloopcnt_reg[1]),
        .I3(Mloopcnt_reg[0]),
        .I4(\filterSet_reg[0]_0 [5]),
        .I5(\filterSet_reg[6]_6 [5]),
        .O(p_0_out[5]));
  LUT6 #(
    .INIT(64'hACFFACF0AC0FAC00)) 
    \MULTIPLICAND_INPUT[6]_i_1 
       (.I0(\filterSet_reg[8]_8 [6]),
        .I1(\filterSet_reg[3]_3 [6]),
        .I2(Mloopcnt_reg[1]),
        .I3(Mloopcnt_reg[0]),
        .I4(\filterSet_reg[0]_0 [6]),
        .I5(\filterSet_reg[6]_6 [6]),
        .O(p_0_out[6]));
  LUT6 #(
    .INIT(64'hACFFACF0AC0FAC00)) 
    \MULTIPLICAND_INPUT[7]_i_1 
       (.I0(\filterSet_reg[8]_8 [7]),
        .I1(\filterSet_reg[3]_3 [7]),
        .I2(Mloopcnt_reg[1]),
        .I3(Mloopcnt_reg[0]),
        .I4(\filterSet_reg[0]_0 [7]),
        .I5(\filterSet_reg[6]_6 [7]),
        .O(p_0_out[7]));
  LUT6 #(
    .INIT(64'hACFFACF0AC0FAC00)) 
    \MULTIPLICAND_INPUT[8]_i_1 
       (.I0(\filterSet_reg[8]_8 [8]),
        .I1(\filterSet_reg[3]_3 [8]),
        .I2(Mloopcnt_reg[1]),
        .I3(Mloopcnt_reg[0]),
        .I4(\filterSet_reg[0]_0 [8]),
        .I5(\filterSet_reg[6]_6 [8]),
        .O(p_0_out[8]));
  LUT6 #(
    .INIT(64'hACFFACF0AC0FAC00)) 
    \MULTIPLICAND_INPUT[9]_i_1 
       (.I0(\filterSet_reg[8]_8 [9]),
        .I1(\filterSet_reg[3]_3 [9]),
        .I2(Mloopcnt_reg[1]),
        .I3(Mloopcnt_reg[0]),
        .I4(\filterSet_reg[0]_0 [9]),
        .I5(\filterSet_reg[6]_6 [9]),
        .O(p_0_out[9]));
  FDCE #(
    .INIT(1'b0)) 
    \MULTIPLICAND_INPUT_reg[0] 
       (.C(Clk),
        .CE(\MULTIPLIER_INPUT[47]_i_1_n_0 ),
        .CLR(Rst_tri_o),
        .D(p_0_out[0]),
        .Q(\MULTIPLICAND_INPUT_reg[47]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \MULTIPLICAND_INPUT_reg[10] 
       (.C(Clk),
        .CE(\MULTIPLIER_INPUT[47]_i_1_n_0 ),
        .CLR(Rst_tri_o),
        .D(p_0_out[10]),
        .Q(\MULTIPLICAND_INPUT_reg[47]_0 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \MULTIPLICAND_INPUT_reg[11] 
       (.C(Clk),
        .CE(\MULTIPLIER_INPUT[47]_i_1_n_0 ),
        .CLR(Rst_tri_o),
        .D(p_0_out[11]),
        .Q(\MULTIPLICAND_INPUT_reg[47]_0 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \MULTIPLICAND_INPUT_reg[12] 
       (.C(Clk),
        .CE(\MULTIPLIER_INPUT[47]_i_1_n_0 ),
        .CLR(Rst_tri_o),
        .D(p_0_out[12]),
        .Q(\MULTIPLICAND_INPUT_reg[47]_0 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \MULTIPLICAND_INPUT_reg[13] 
       (.C(Clk),
        .CE(\MULTIPLIER_INPUT[47]_i_1_n_0 ),
        .CLR(Rst_tri_o),
        .D(p_0_out[13]),
        .Q(\MULTIPLICAND_INPUT_reg[47]_0 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \MULTIPLICAND_INPUT_reg[14] 
       (.C(Clk),
        .CE(\MULTIPLIER_INPUT[47]_i_1_n_0 ),
        .CLR(Rst_tri_o),
        .D(p_0_out[14]),
        .Q(\MULTIPLICAND_INPUT_reg[47]_0 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \MULTIPLICAND_INPUT_reg[15] 
       (.C(Clk),
        .CE(\MULTIPLIER_INPUT[47]_i_1_n_0 ),
        .CLR(Rst_tri_o),
        .D(p_0_out[15]),
        .Q(\MULTIPLICAND_INPUT_reg[47]_0 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \MULTIPLICAND_INPUT_reg[16] 
       (.C(Clk),
        .CE(\MULTIPLIER_INPUT[47]_i_1_n_0 ),
        .CLR(Rst_tri_o),
        .D(p_0_out[16]),
        .Q(\MULTIPLICAND_INPUT_reg[47]_0 [16]));
  FDCE #(
    .INIT(1'b0)) 
    \MULTIPLICAND_INPUT_reg[17] 
       (.C(Clk),
        .CE(\MULTIPLIER_INPUT[47]_i_1_n_0 ),
        .CLR(Rst_tri_o),
        .D(p_0_out[17]),
        .Q(\MULTIPLICAND_INPUT_reg[47]_0 [17]));
  FDCE #(
    .INIT(1'b0)) 
    \MULTIPLICAND_INPUT_reg[18] 
       (.C(Clk),
        .CE(\MULTIPLIER_INPUT[47]_i_1_n_0 ),
        .CLR(Rst_tri_o),
        .D(p_0_out[18]),
        .Q(\MULTIPLICAND_INPUT_reg[47]_0 [18]));
  FDCE #(
    .INIT(1'b0)) 
    \MULTIPLICAND_INPUT_reg[19] 
       (.C(Clk),
        .CE(\MULTIPLIER_INPUT[47]_i_1_n_0 ),
        .CLR(Rst_tri_o),
        .D(p_0_out[19]),
        .Q(\MULTIPLICAND_INPUT_reg[47]_0 [19]));
  FDCE #(
    .INIT(1'b0)) 
    \MULTIPLICAND_INPUT_reg[1] 
       (.C(Clk),
        .CE(\MULTIPLIER_INPUT[47]_i_1_n_0 ),
        .CLR(Rst_tri_o),
        .D(p_0_out[1]),
        .Q(\MULTIPLICAND_INPUT_reg[47]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \MULTIPLICAND_INPUT_reg[20] 
       (.C(Clk),
        .CE(\MULTIPLIER_INPUT[47]_i_1_n_0 ),
        .CLR(Rst_tri_o),
        .D(p_0_out[20]),
        .Q(\MULTIPLICAND_INPUT_reg[47]_0 [20]));
  FDCE #(
    .INIT(1'b0)) 
    \MULTIPLICAND_INPUT_reg[21] 
       (.C(Clk),
        .CE(\MULTIPLIER_INPUT[47]_i_1_n_0 ),
        .CLR(Rst_tri_o),
        .D(p_0_out[21]),
        .Q(\MULTIPLICAND_INPUT_reg[47]_0 [21]));
  FDCE #(
    .INIT(1'b0)) 
    \MULTIPLICAND_INPUT_reg[22] 
       (.C(Clk),
        .CE(\MULTIPLIER_INPUT[47]_i_1_n_0 ),
        .CLR(Rst_tri_o),
        .D(p_0_out[22]),
        .Q(\MULTIPLICAND_INPUT_reg[47]_0 [22]));
  FDCE #(
    .INIT(1'b0)) 
    \MULTIPLICAND_INPUT_reg[23] 
       (.C(Clk),
        .CE(\MULTIPLIER_INPUT[47]_i_1_n_0 ),
        .CLR(Rst_tri_o),
        .D(p_0_out[23]),
        .Q(\MULTIPLICAND_INPUT_reg[47]_0 [23]));
  FDCE #(
    .INIT(1'b0)) 
    \MULTIPLICAND_INPUT_reg[24] 
       (.C(Clk),
        .CE(\MULTIPLIER_INPUT[47]_i_1_n_0 ),
        .CLR(Rst_tri_o),
        .D(p_0_out[24]),
        .Q(\MULTIPLICAND_INPUT_reg[47]_0 [24]));
  FDCE #(
    .INIT(1'b0)) 
    \MULTIPLICAND_INPUT_reg[25] 
       (.C(Clk),
        .CE(\MULTIPLIER_INPUT[47]_i_1_n_0 ),
        .CLR(Rst_tri_o),
        .D(p_0_out[25]),
        .Q(\MULTIPLICAND_INPUT_reg[47]_0 [25]));
  FDCE #(
    .INIT(1'b0)) 
    \MULTIPLICAND_INPUT_reg[26] 
       (.C(Clk),
        .CE(\MULTIPLIER_INPUT[47]_i_1_n_0 ),
        .CLR(Rst_tri_o),
        .D(p_0_out[26]),
        .Q(\MULTIPLICAND_INPUT_reg[47]_0 [26]));
  FDCE #(
    .INIT(1'b0)) 
    \MULTIPLICAND_INPUT_reg[27] 
       (.C(Clk),
        .CE(\MULTIPLIER_INPUT[47]_i_1_n_0 ),
        .CLR(Rst_tri_o),
        .D(p_0_out[27]),
        .Q(\MULTIPLICAND_INPUT_reg[47]_0 [27]));
  FDCE #(
    .INIT(1'b0)) 
    \MULTIPLICAND_INPUT_reg[28] 
       (.C(Clk),
        .CE(\MULTIPLIER_INPUT[47]_i_1_n_0 ),
        .CLR(Rst_tri_o),
        .D(p_0_out[28]),
        .Q(\MULTIPLICAND_INPUT_reg[47]_0 [28]));
  FDCE #(
    .INIT(1'b0)) 
    \MULTIPLICAND_INPUT_reg[29] 
       (.C(Clk),
        .CE(\MULTIPLIER_INPUT[47]_i_1_n_0 ),
        .CLR(Rst_tri_o),
        .D(p_0_out[29]),
        .Q(\MULTIPLICAND_INPUT_reg[47]_0 [29]));
  FDCE #(
    .INIT(1'b0)) 
    \MULTIPLICAND_INPUT_reg[2] 
       (.C(Clk),
        .CE(\MULTIPLIER_INPUT[47]_i_1_n_0 ),
        .CLR(Rst_tri_o),
        .D(p_0_out[2]),
        .Q(\MULTIPLICAND_INPUT_reg[47]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \MULTIPLICAND_INPUT_reg[30] 
       (.C(Clk),
        .CE(\MULTIPLIER_INPUT[47]_i_1_n_0 ),
        .CLR(Rst_tri_o),
        .D(p_0_out[30]),
        .Q(\MULTIPLICAND_INPUT_reg[47]_0 [30]));
  FDCE #(
    .INIT(1'b0)) 
    \MULTIPLICAND_INPUT_reg[31] 
       (.C(Clk),
        .CE(\MULTIPLIER_INPUT[47]_i_1_n_0 ),
        .CLR(Rst_tri_o),
        .D(p_0_out[31]),
        .Q(\MULTIPLICAND_INPUT_reg[47]_0 [31]));
  FDCE #(
    .INIT(1'b0)) 
    \MULTIPLICAND_INPUT_reg[32] 
       (.C(Clk),
        .CE(\MULTIPLIER_INPUT[47]_i_1_n_0 ),
        .CLR(Rst_tri_o),
        .D(p_0_out[32]),
        .Q(\MULTIPLICAND_INPUT_reg[47]_0 [32]));
  FDCE #(
    .INIT(1'b0)) 
    \MULTIPLICAND_INPUT_reg[33] 
       (.C(Clk),
        .CE(\MULTIPLIER_INPUT[47]_i_1_n_0 ),
        .CLR(Rst_tri_o),
        .D(p_0_out[33]),
        .Q(\MULTIPLICAND_INPUT_reg[47]_0 [33]));
  FDCE #(
    .INIT(1'b0)) 
    \MULTIPLICAND_INPUT_reg[34] 
       (.C(Clk),
        .CE(\MULTIPLIER_INPUT[47]_i_1_n_0 ),
        .CLR(Rst_tri_o),
        .D(p_0_out[34]),
        .Q(\MULTIPLICAND_INPUT_reg[47]_0 [34]));
  FDCE #(
    .INIT(1'b0)) 
    \MULTIPLICAND_INPUT_reg[35] 
       (.C(Clk),
        .CE(\MULTIPLIER_INPUT[47]_i_1_n_0 ),
        .CLR(Rst_tri_o),
        .D(p_0_out[35]),
        .Q(\MULTIPLICAND_INPUT_reg[47]_0 [35]));
  FDCE #(
    .INIT(1'b0)) 
    \MULTIPLICAND_INPUT_reg[36] 
       (.C(Clk),
        .CE(\MULTIPLIER_INPUT[47]_i_1_n_0 ),
        .CLR(Rst_tri_o),
        .D(p_0_out[36]),
        .Q(\MULTIPLICAND_INPUT_reg[47]_0 [36]));
  FDCE #(
    .INIT(1'b0)) 
    \MULTIPLICAND_INPUT_reg[37] 
       (.C(Clk),
        .CE(\MULTIPLIER_INPUT[47]_i_1_n_0 ),
        .CLR(Rst_tri_o),
        .D(p_0_out[37]),
        .Q(\MULTIPLICAND_INPUT_reg[47]_0 [37]));
  FDCE #(
    .INIT(1'b0)) 
    \MULTIPLICAND_INPUT_reg[38] 
       (.C(Clk),
        .CE(\MULTIPLIER_INPUT[47]_i_1_n_0 ),
        .CLR(Rst_tri_o),
        .D(p_0_out[38]),
        .Q(\MULTIPLICAND_INPUT_reg[47]_0 [38]));
  FDCE #(
    .INIT(1'b0)) 
    \MULTIPLICAND_INPUT_reg[39] 
       (.C(Clk),
        .CE(\MULTIPLIER_INPUT[47]_i_1_n_0 ),
        .CLR(Rst_tri_o),
        .D(p_0_out[39]),
        .Q(\MULTIPLICAND_INPUT_reg[47]_0 [39]));
  FDCE #(
    .INIT(1'b0)) 
    \MULTIPLICAND_INPUT_reg[3] 
       (.C(Clk),
        .CE(\MULTIPLIER_INPUT[47]_i_1_n_0 ),
        .CLR(Rst_tri_o),
        .D(p_0_out[3]),
        .Q(\MULTIPLICAND_INPUT_reg[47]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \MULTIPLICAND_INPUT_reg[40] 
       (.C(Clk),
        .CE(\MULTIPLIER_INPUT[47]_i_1_n_0 ),
        .CLR(Rst_tri_o),
        .D(p_0_out[40]),
        .Q(\MULTIPLICAND_INPUT_reg[47]_0 [40]));
  FDCE #(
    .INIT(1'b0)) 
    \MULTIPLICAND_INPUT_reg[41] 
       (.C(Clk),
        .CE(\MULTIPLIER_INPUT[47]_i_1_n_0 ),
        .CLR(Rst_tri_o),
        .D(p_0_out[41]),
        .Q(\MULTIPLICAND_INPUT_reg[47]_0 [41]));
  FDCE #(
    .INIT(1'b0)) 
    \MULTIPLICAND_INPUT_reg[42] 
       (.C(Clk),
        .CE(\MULTIPLIER_INPUT[47]_i_1_n_0 ),
        .CLR(Rst_tri_o),
        .D(p_0_out[42]),
        .Q(\MULTIPLICAND_INPUT_reg[47]_0 [42]));
  FDCE #(
    .INIT(1'b0)) 
    \MULTIPLICAND_INPUT_reg[43] 
       (.C(Clk),
        .CE(\MULTIPLIER_INPUT[47]_i_1_n_0 ),
        .CLR(Rst_tri_o),
        .D(p_0_out[43]),
        .Q(\MULTIPLICAND_INPUT_reg[47]_0 [43]));
  FDCE #(
    .INIT(1'b0)) 
    \MULTIPLICAND_INPUT_reg[44] 
       (.C(Clk),
        .CE(\MULTIPLIER_INPUT[47]_i_1_n_0 ),
        .CLR(Rst_tri_o),
        .D(p_0_out[44]),
        .Q(\MULTIPLICAND_INPUT_reg[47]_0 [44]));
  FDCE #(
    .INIT(1'b0)) 
    \MULTIPLICAND_INPUT_reg[45] 
       (.C(Clk),
        .CE(\MULTIPLIER_INPUT[47]_i_1_n_0 ),
        .CLR(Rst_tri_o),
        .D(p_0_out[45]),
        .Q(\MULTIPLICAND_INPUT_reg[47]_0 [45]));
  FDCE #(
    .INIT(1'b0)) 
    \MULTIPLICAND_INPUT_reg[46] 
       (.C(Clk),
        .CE(\MULTIPLIER_INPUT[47]_i_1_n_0 ),
        .CLR(Rst_tri_o),
        .D(p_0_out[46]),
        .Q(\MULTIPLICAND_INPUT_reg[47]_0 [46]));
  FDCE #(
    .INIT(1'b0)) 
    \MULTIPLICAND_INPUT_reg[47] 
       (.C(Clk),
        .CE(\MULTIPLIER_INPUT[47]_i_1_n_0 ),
        .CLR(Rst_tri_o),
        .D(p_0_out[47]),
        .Q(\MULTIPLICAND_INPUT_reg[47]_0 [47]));
  FDCE #(
    .INIT(1'b0)) 
    \MULTIPLICAND_INPUT_reg[4] 
       (.C(Clk),
        .CE(\MULTIPLIER_INPUT[47]_i_1_n_0 ),
        .CLR(Rst_tri_o),
        .D(p_0_out[4]),
        .Q(\MULTIPLICAND_INPUT_reg[47]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \MULTIPLICAND_INPUT_reg[5] 
       (.C(Clk),
        .CE(\MULTIPLIER_INPUT[47]_i_1_n_0 ),
        .CLR(Rst_tri_o),
        .D(p_0_out[5]),
        .Q(\MULTIPLICAND_INPUT_reg[47]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \MULTIPLICAND_INPUT_reg[6] 
       (.C(Clk),
        .CE(\MULTIPLIER_INPUT[47]_i_1_n_0 ),
        .CLR(Rst_tri_o),
        .D(p_0_out[6]),
        .Q(\MULTIPLICAND_INPUT_reg[47]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \MULTIPLICAND_INPUT_reg[7] 
       (.C(Clk),
        .CE(\MULTIPLIER_INPUT[47]_i_1_n_0 ),
        .CLR(Rst_tri_o),
        .D(p_0_out[7]),
        .Q(\MULTIPLICAND_INPUT_reg[47]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \MULTIPLICAND_INPUT_reg[8] 
       (.C(Clk),
        .CE(\MULTIPLIER_INPUT[47]_i_1_n_0 ),
        .CLR(Rst_tri_o),
        .D(p_0_out[8]),
        .Q(\MULTIPLICAND_INPUT_reg[47]_0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \MULTIPLICAND_INPUT_reg[9] 
       (.C(Clk),
        .CE(\MULTIPLIER_INPUT[47]_i_1_n_0 ),
        .CLR(Rst_tri_o),
        .D(p_0_out[9]),
        .Q(\MULTIPLICAND_INPUT_reg[47]_0 [9]));
  LUT6 #(
    .INIT(64'hACFFACF0AC0FAC00)) 
    \MULTIPLIER_INPUT[0]_i_1 
       (.I0(\dataSet_reg_n_0_[8][0] ),
        .I1(\dataSet_reg_n_0_[3][0] ),
        .I2(Mloopcnt_reg[1]),
        .I3(Mloopcnt_reg[0]),
        .I4(\dataSet_reg_n_0_[0][0] ),
        .I5(\dataSet_reg_n_0_[6][0] ),
        .O(dataSet[0]));
  LUT6 #(
    .INIT(64'hACFFACF0AC0FAC00)) 
    \MULTIPLIER_INPUT[10]_i_1 
       (.I0(\dataSet_reg_n_0_[8][10] ),
        .I1(\dataSet_reg_n_0_[3][10] ),
        .I2(Mloopcnt_reg[1]),
        .I3(Mloopcnt_reg[0]),
        .I4(\dataSet_reg_n_0_[0][10] ),
        .I5(\dataSet_reg_n_0_[6][10] ),
        .O(dataSet[10]));
  LUT6 #(
    .INIT(64'hACFFACF0AC0FAC00)) 
    \MULTIPLIER_INPUT[11]_i_1 
       (.I0(\dataSet_reg_n_0_[8][11] ),
        .I1(\dataSet_reg_n_0_[3][11] ),
        .I2(Mloopcnt_reg[1]),
        .I3(Mloopcnt_reg[0]),
        .I4(\dataSet_reg_n_0_[0][11] ),
        .I5(\dataSet_reg_n_0_[6][11] ),
        .O(dataSet[11]));
  LUT6 #(
    .INIT(64'hACFFACF0AC0FAC00)) 
    \MULTIPLIER_INPUT[12]_i_1 
       (.I0(\dataSet_reg_n_0_[8][12] ),
        .I1(\dataSet_reg_n_0_[3][12] ),
        .I2(Mloopcnt_reg[1]),
        .I3(Mloopcnt_reg[0]),
        .I4(\dataSet_reg_n_0_[0][12] ),
        .I5(\dataSet_reg_n_0_[6][12] ),
        .O(dataSet[12]));
  LUT6 #(
    .INIT(64'hACFFACF0AC0FAC00)) 
    \MULTIPLIER_INPUT[13]_i_1 
       (.I0(\dataSet_reg_n_0_[8][13] ),
        .I1(\dataSet_reg_n_0_[3][13] ),
        .I2(Mloopcnt_reg[1]),
        .I3(Mloopcnt_reg[0]),
        .I4(\dataSet_reg_n_0_[0][13] ),
        .I5(\dataSet_reg_n_0_[6][13] ),
        .O(dataSet[13]));
  LUT6 #(
    .INIT(64'hACFFACF0AC0FAC00)) 
    \MULTIPLIER_INPUT[14]_i_1 
       (.I0(\dataSet_reg_n_0_[8][14] ),
        .I1(\dataSet_reg_n_0_[3][14] ),
        .I2(Mloopcnt_reg[1]),
        .I3(Mloopcnt_reg[0]),
        .I4(\dataSet_reg_n_0_[0][14] ),
        .I5(\dataSet_reg_n_0_[6][14] ),
        .O(dataSet[14]));
  LUT6 #(
    .INIT(64'hACFFACF0AC0FAC00)) 
    \MULTIPLIER_INPUT[15]_i_1 
       (.I0(\dataSet_reg_n_0_[8][15] ),
        .I1(\dataSet_reg_n_0_[3][15] ),
        .I2(Mloopcnt_reg[1]),
        .I3(Mloopcnt_reg[0]),
        .I4(\dataSet_reg_n_0_[0][15] ),
        .I5(\dataSet_reg_n_0_[6][15] ),
        .O(dataSet[15]));
  LUT6 #(
    .INIT(64'hACFFACF0AC0FAC00)) 
    \MULTIPLIER_INPUT[16]_i_1 
       (.I0(\dataSet_reg_n_0_[0][0] ),
        .I1(\dataSet_reg_n_0_[4][0] ),
        .I2(Mloopcnt_reg[1]),
        .I3(Mloopcnt_reg[0]),
        .I4(\dataSet_reg_n_0_[1][0] ),
        .I5(\dataSet_reg_n_0_[7][0] ),
        .O(\MULTIPLIER_INPUT[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hACFFACF0AC0FAC00)) 
    \MULTIPLIER_INPUT[17]_i_1 
       (.I0(\dataSet_reg_n_0_[0][1] ),
        .I1(\dataSet_reg_n_0_[4][1] ),
        .I2(Mloopcnt_reg[1]),
        .I3(Mloopcnt_reg[0]),
        .I4(\dataSet_reg_n_0_[1][1] ),
        .I5(\dataSet_reg_n_0_[7][1] ),
        .O(\MULTIPLIER_INPUT[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hACFFACF0AC0FAC00)) 
    \MULTIPLIER_INPUT[18]_i_1 
       (.I0(\dataSet_reg_n_0_[0][2] ),
        .I1(\dataSet_reg_n_0_[4][2] ),
        .I2(Mloopcnt_reg[1]),
        .I3(Mloopcnt_reg[0]),
        .I4(\dataSet_reg_n_0_[1][2] ),
        .I5(\dataSet_reg_n_0_[7][2] ),
        .O(\MULTIPLIER_INPUT[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hACFFACF0AC0FAC00)) 
    \MULTIPLIER_INPUT[19]_i_1 
       (.I0(\dataSet_reg_n_0_[0][3] ),
        .I1(\dataSet_reg_n_0_[4][3] ),
        .I2(Mloopcnt_reg[1]),
        .I3(Mloopcnt_reg[0]),
        .I4(\dataSet_reg_n_0_[1][3] ),
        .I5(\dataSet_reg_n_0_[7][3] ),
        .O(\MULTIPLIER_INPUT[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hACFFACF0AC0FAC00)) 
    \MULTIPLIER_INPUT[1]_i_1 
       (.I0(\dataSet_reg_n_0_[8][1] ),
        .I1(\dataSet_reg_n_0_[3][1] ),
        .I2(Mloopcnt_reg[1]),
        .I3(Mloopcnt_reg[0]),
        .I4(\dataSet_reg_n_0_[0][1] ),
        .I5(\dataSet_reg_n_0_[6][1] ),
        .O(dataSet[1]));
  LUT6 #(
    .INIT(64'hACFFACF0AC0FAC00)) 
    \MULTIPLIER_INPUT[20]_i_1 
       (.I0(\dataSet_reg_n_0_[0][4] ),
        .I1(\dataSet_reg_n_0_[4][4] ),
        .I2(Mloopcnt_reg[1]),
        .I3(Mloopcnt_reg[0]),
        .I4(\dataSet_reg_n_0_[1][4] ),
        .I5(\dataSet_reg_n_0_[7][4] ),
        .O(\MULTIPLIER_INPUT[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hACFFACF0AC0FAC00)) 
    \MULTIPLIER_INPUT[21]_i_1 
       (.I0(\dataSet_reg_n_0_[0][5] ),
        .I1(\dataSet_reg_n_0_[4][5] ),
        .I2(Mloopcnt_reg[1]),
        .I3(Mloopcnt_reg[0]),
        .I4(\dataSet_reg_n_0_[1][5] ),
        .I5(\dataSet_reg_n_0_[7][5] ),
        .O(\MULTIPLIER_INPUT[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hACFFACF0AC0FAC00)) 
    \MULTIPLIER_INPUT[22]_i_1 
       (.I0(\dataSet_reg_n_0_[0][6] ),
        .I1(\dataSet_reg_n_0_[4][6] ),
        .I2(Mloopcnt_reg[1]),
        .I3(Mloopcnt_reg[0]),
        .I4(\dataSet_reg_n_0_[1][6] ),
        .I5(\dataSet_reg_n_0_[7][6] ),
        .O(\MULTIPLIER_INPUT[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hACFFACF0AC0FAC00)) 
    \MULTIPLIER_INPUT[23]_i_1 
       (.I0(\dataSet_reg_n_0_[0][7] ),
        .I1(\dataSet_reg_n_0_[4][7] ),
        .I2(Mloopcnt_reg[1]),
        .I3(Mloopcnt_reg[0]),
        .I4(\dataSet_reg_n_0_[1][7] ),
        .I5(\dataSet_reg_n_0_[7][7] ),
        .O(\MULTIPLIER_INPUT[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hACFFACF0AC0FAC00)) 
    \MULTIPLIER_INPUT[24]_i_1 
       (.I0(\dataSet_reg_n_0_[0][8] ),
        .I1(\dataSet_reg_n_0_[4][8] ),
        .I2(Mloopcnt_reg[1]),
        .I3(Mloopcnt_reg[0]),
        .I4(\dataSet_reg_n_0_[1][8] ),
        .I5(\dataSet_reg_n_0_[7][8] ),
        .O(\MULTIPLIER_INPUT[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hACFFACF0AC0FAC00)) 
    \MULTIPLIER_INPUT[25]_i_1 
       (.I0(\dataSet_reg_n_0_[0][9] ),
        .I1(\dataSet_reg_n_0_[4][9] ),
        .I2(Mloopcnt_reg[1]),
        .I3(Mloopcnt_reg[0]),
        .I4(\dataSet_reg_n_0_[1][9] ),
        .I5(\dataSet_reg_n_0_[7][9] ),
        .O(\MULTIPLIER_INPUT[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hACFFACF0AC0FAC00)) 
    \MULTIPLIER_INPUT[26]_i_1 
       (.I0(\dataSet_reg_n_0_[0][10] ),
        .I1(\dataSet_reg_n_0_[4][10] ),
        .I2(Mloopcnt_reg[1]),
        .I3(Mloopcnt_reg[0]),
        .I4(\dataSet_reg_n_0_[1][10] ),
        .I5(\dataSet_reg_n_0_[7][10] ),
        .O(\MULTIPLIER_INPUT[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hACFFACF0AC0FAC00)) 
    \MULTIPLIER_INPUT[27]_i_1 
       (.I0(\dataSet_reg_n_0_[0][11] ),
        .I1(\dataSet_reg_n_0_[4][11] ),
        .I2(Mloopcnt_reg[1]),
        .I3(Mloopcnt_reg[0]),
        .I4(\dataSet_reg_n_0_[1][11] ),
        .I5(\dataSet_reg_n_0_[7][11] ),
        .O(\MULTIPLIER_INPUT[27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hACFFACF0AC0FAC00)) 
    \MULTIPLIER_INPUT[28]_i_1 
       (.I0(\dataSet_reg_n_0_[0][12] ),
        .I1(\dataSet_reg_n_0_[4][12] ),
        .I2(Mloopcnt_reg[1]),
        .I3(Mloopcnt_reg[0]),
        .I4(\dataSet_reg_n_0_[1][12] ),
        .I5(\dataSet_reg_n_0_[7][12] ),
        .O(\MULTIPLIER_INPUT[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hACFFACF0AC0FAC00)) 
    \MULTIPLIER_INPUT[29]_i_1 
       (.I0(\dataSet_reg_n_0_[0][13] ),
        .I1(\dataSet_reg_n_0_[4][13] ),
        .I2(Mloopcnt_reg[1]),
        .I3(Mloopcnt_reg[0]),
        .I4(\dataSet_reg_n_0_[1][13] ),
        .I5(\dataSet_reg_n_0_[7][13] ),
        .O(\MULTIPLIER_INPUT[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hACFFACF0AC0FAC00)) 
    \MULTIPLIER_INPUT[2]_i_1 
       (.I0(\dataSet_reg_n_0_[8][2] ),
        .I1(\dataSet_reg_n_0_[3][2] ),
        .I2(Mloopcnt_reg[1]),
        .I3(Mloopcnt_reg[0]),
        .I4(\dataSet_reg_n_0_[0][2] ),
        .I5(\dataSet_reg_n_0_[6][2] ),
        .O(dataSet[2]));
  LUT6 #(
    .INIT(64'hACFFACF0AC0FAC00)) 
    \MULTIPLIER_INPUT[30]_i_1 
       (.I0(\dataSet_reg_n_0_[0][14] ),
        .I1(\dataSet_reg_n_0_[4][14] ),
        .I2(Mloopcnt_reg[1]),
        .I3(Mloopcnt_reg[0]),
        .I4(\dataSet_reg_n_0_[1][14] ),
        .I5(\dataSet_reg_n_0_[7][14] ),
        .O(\MULTIPLIER_INPUT[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hACFFACF0AC0FAC00)) 
    \MULTIPLIER_INPUT[31]_i_1 
       (.I0(\dataSet_reg_n_0_[0][15] ),
        .I1(\dataSet_reg_n_0_[4][15] ),
        .I2(Mloopcnt_reg[1]),
        .I3(Mloopcnt_reg[0]),
        .I4(\dataSet_reg_n_0_[1][15] ),
        .I5(\dataSet_reg_n_0_[7][15] ),
        .O(\MULTIPLIER_INPUT[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFECE3E02F2C2320)) 
    \MULTIPLIER_INPUT[32]_i_1 
       (.I0(\dataSet_reg_n_0_[5][0] ),
        .I1(Mloopcnt_reg[1]),
        .I2(Mloopcnt_reg[0]),
        .I3(\dataSet_reg_n_0_[2][0] ),
        .I4(\dataSet_reg_n_0_[8][0] ),
        .I5(\dataSet_reg_n_0_[1][0] ),
        .O(\MULTIPLIER_INPUT[32]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFECE3E02F2C2320)) 
    \MULTIPLIER_INPUT[33]_i_1 
       (.I0(\dataSet_reg_n_0_[5][1] ),
        .I1(Mloopcnt_reg[1]),
        .I2(Mloopcnt_reg[0]),
        .I3(\dataSet_reg_n_0_[2][1] ),
        .I4(\dataSet_reg_n_0_[8][1] ),
        .I5(\dataSet_reg_n_0_[1][1] ),
        .O(\MULTIPLIER_INPUT[33]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFECE3E02F2C2320)) 
    \MULTIPLIER_INPUT[34]_i_1 
       (.I0(\dataSet_reg_n_0_[5][2] ),
        .I1(Mloopcnt_reg[1]),
        .I2(Mloopcnt_reg[0]),
        .I3(\dataSet_reg_n_0_[2][2] ),
        .I4(\dataSet_reg_n_0_[8][2] ),
        .I5(\dataSet_reg_n_0_[1][2] ),
        .O(\MULTIPLIER_INPUT[34]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFECE3E02F2C2320)) 
    \MULTIPLIER_INPUT[35]_i_1 
       (.I0(\dataSet_reg_n_0_[5][3] ),
        .I1(Mloopcnt_reg[1]),
        .I2(Mloopcnt_reg[0]),
        .I3(\dataSet_reg_n_0_[2][3] ),
        .I4(\dataSet_reg_n_0_[8][3] ),
        .I5(\dataSet_reg_n_0_[1][3] ),
        .O(\MULTIPLIER_INPUT[35]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFECE3E02F2C2320)) 
    \MULTIPLIER_INPUT[36]_i_1 
       (.I0(\dataSet_reg_n_0_[5][4] ),
        .I1(Mloopcnt_reg[1]),
        .I2(Mloopcnt_reg[0]),
        .I3(\dataSet_reg_n_0_[2][4] ),
        .I4(\dataSet_reg_n_0_[8][4] ),
        .I5(\dataSet_reg_n_0_[1][4] ),
        .O(\MULTIPLIER_INPUT[36]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFECE3E02F2C2320)) 
    \MULTIPLIER_INPUT[37]_i_1 
       (.I0(\dataSet_reg_n_0_[5][5] ),
        .I1(Mloopcnt_reg[1]),
        .I2(Mloopcnt_reg[0]),
        .I3(\dataSet_reg_n_0_[2][5] ),
        .I4(\dataSet_reg_n_0_[8][5] ),
        .I5(\dataSet_reg_n_0_[1][5] ),
        .O(\MULTIPLIER_INPUT[37]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFECE3E02F2C2320)) 
    \MULTIPLIER_INPUT[38]_i_1 
       (.I0(\dataSet_reg_n_0_[5][6] ),
        .I1(Mloopcnt_reg[1]),
        .I2(Mloopcnt_reg[0]),
        .I3(\dataSet_reg_n_0_[2][6] ),
        .I4(\dataSet_reg_n_0_[8][6] ),
        .I5(\dataSet_reg_n_0_[1][6] ),
        .O(\MULTIPLIER_INPUT[38]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFECE3E02F2C2320)) 
    \MULTIPLIER_INPUT[39]_i_1 
       (.I0(\dataSet_reg_n_0_[5][7] ),
        .I1(Mloopcnt_reg[1]),
        .I2(Mloopcnt_reg[0]),
        .I3(\dataSet_reg_n_0_[2][7] ),
        .I4(\dataSet_reg_n_0_[8][7] ),
        .I5(\dataSet_reg_n_0_[1][7] ),
        .O(\MULTIPLIER_INPUT[39]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hACFFACF0AC0FAC00)) 
    \MULTIPLIER_INPUT[3]_i_1 
       (.I0(\dataSet_reg_n_0_[8][3] ),
        .I1(\dataSet_reg_n_0_[3][3] ),
        .I2(Mloopcnt_reg[1]),
        .I3(Mloopcnt_reg[0]),
        .I4(\dataSet_reg_n_0_[0][3] ),
        .I5(\dataSet_reg_n_0_[6][3] ),
        .O(dataSet[3]));
  LUT6 #(
    .INIT(64'hEFECE3E02F2C2320)) 
    \MULTIPLIER_INPUT[40]_i_1 
       (.I0(\dataSet_reg_n_0_[5][8] ),
        .I1(Mloopcnt_reg[1]),
        .I2(Mloopcnt_reg[0]),
        .I3(\dataSet_reg_n_0_[2][8] ),
        .I4(\dataSet_reg_n_0_[8][8] ),
        .I5(\dataSet_reg_n_0_[1][8] ),
        .O(\MULTIPLIER_INPUT[40]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFECE3E02F2C2320)) 
    \MULTIPLIER_INPUT[41]_i_1 
       (.I0(\dataSet_reg_n_0_[5][9] ),
        .I1(Mloopcnt_reg[1]),
        .I2(Mloopcnt_reg[0]),
        .I3(\dataSet_reg_n_0_[2][9] ),
        .I4(\dataSet_reg_n_0_[8][9] ),
        .I5(\dataSet_reg_n_0_[1][9] ),
        .O(\MULTIPLIER_INPUT[41]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFECE3E02F2C2320)) 
    \MULTIPLIER_INPUT[42]_i_1 
       (.I0(\dataSet_reg_n_0_[5][10] ),
        .I1(Mloopcnt_reg[1]),
        .I2(Mloopcnt_reg[0]),
        .I3(\dataSet_reg_n_0_[2][10] ),
        .I4(\dataSet_reg_n_0_[8][10] ),
        .I5(\dataSet_reg_n_0_[1][10] ),
        .O(\MULTIPLIER_INPUT[42]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFECE3E02F2C2320)) 
    \MULTIPLIER_INPUT[43]_i_1 
       (.I0(\dataSet_reg_n_0_[5][11] ),
        .I1(Mloopcnt_reg[1]),
        .I2(Mloopcnt_reg[0]),
        .I3(\dataSet_reg_n_0_[2][11] ),
        .I4(\dataSet_reg_n_0_[8][11] ),
        .I5(\dataSet_reg_n_0_[1][11] ),
        .O(\MULTIPLIER_INPUT[43]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFECE3E02F2C2320)) 
    \MULTIPLIER_INPUT[44]_i_1 
       (.I0(\dataSet_reg_n_0_[5][12] ),
        .I1(Mloopcnt_reg[1]),
        .I2(Mloopcnt_reg[0]),
        .I3(\dataSet_reg_n_0_[2][12] ),
        .I4(\dataSet_reg_n_0_[8][12] ),
        .I5(\dataSet_reg_n_0_[1][12] ),
        .O(\MULTIPLIER_INPUT[44]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFECE3E02F2C2320)) 
    \MULTIPLIER_INPUT[45]_i_1 
       (.I0(\dataSet_reg_n_0_[5][13] ),
        .I1(Mloopcnt_reg[1]),
        .I2(Mloopcnt_reg[0]),
        .I3(\dataSet_reg_n_0_[2][13] ),
        .I4(\dataSet_reg_n_0_[8][13] ),
        .I5(\dataSet_reg_n_0_[1][13] ),
        .O(\MULTIPLIER_INPUT[45]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFECE3E02F2C2320)) 
    \MULTIPLIER_INPUT[46]_i_1 
       (.I0(\dataSet_reg_n_0_[5][14] ),
        .I1(Mloopcnt_reg[1]),
        .I2(Mloopcnt_reg[0]),
        .I3(\dataSet_reg_n_0_[2][14] ),
        .I4(\dataSet_reg_n_0_[8][14] ),
        .I5(\dataSet_reg_n_0_[1][14] ),
        .O(\MULTIPLIER_INPUT[46]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000002220000)) 
    \MULTIPLIER_INPUT[47]_i_1 
       (.I0(cStart_tri_o),
        .I1(newline_tri_o),
        .I2(Mloopcnt_reg[1]),
        .I3(Mloopcnt_reg[0]),
        .I4(MULTIst_reg_n_0),
        .I5(RDst_reg_0),
        .O(\MULTIPLIER_INPUT[47]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFECE3E02F2C2320)) 
    \MULTIPLIER_INPUT[47]_i_2 
       (.I0(\dataSet_reg_n_0_[5][15] ),
        .I1(Mloopcnt_reg[1]),
        .I2(Mloopcnt_reg[0]),
        .I3(\dataSet_reg_n_0_[2][15] ),
        .I4(\dataSet_reg_n_0_[8][15] ),
        .I5(\dataSet_reg_n_0_[1][15] ),
        .O(\MULTIPLIER_INPUT[47]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hACFFACF0AC0FAC00)) 
    \MULTIPLIER_INPUT[4]_i_1 
       (.I0(\dataSet_reg_n_0_[8][4] ),
        .I1(\dataSet_reg_n_0_[3][4] ),
        .I2(Mloopcnt_reg[1]),
        .I3(Mloopcnt_reg[0]),
        .I4(\dataSet_reg_n_0_[0][4] ),
        .I5(\dataSet_reg_n_0_[6][4] ),
        .O(dataSet[4]));
  LUT6 #(
    .INIT(64'hACFFACF0AC0FAC00)) 
    \MULTIPLIER_INPUT[5]_i_1 
       (.I0(\dataSet_reg_n_0_[8][5] ),
        .I1(\dataSet_reg_n_0_[3][5] ),
        .I2(Mloopcnt_reg[1]),
        .I3(Mloopcnt_reg[0]),
        .I4(\dataSet_reg_n_0_[0][5] ),
        .I5(\dataSet_reg_n_0_[6][5] ),
        .O(dataSet[5]));
  LUT6 #(
    .INIT(64'hACFFACF0AC0FAC00)) 
    \MULTIPLIER_INPUT[6]_i_1 
       (.I0(\dataSet_reg_n_0_[8][6] ),
        .I1(\dataSet_reg_n_0_[3][6] ),
        .I2(Mloopcnt_reg[1]),
        .I3(Mloopcnt_reg[0]),
        .I4(\dataSet_reg_n_0_[0][6] ),
        .I5(\dataSet_reg_n_0_[6][6] ),
        .O(dataSet[6]));
  LUT6 #(
    .INIT(64'hACFFACF0AC0FAC00)) 
    \MULTIPLIER_INPUT[7]_i_1 
       (.I0(\dataSet_reg_n_0_[8][7] ),
        .I1(\dataSet_reg_n_0_[3][7] ),
        .I2(Mloopcnt_reg[1]),
        .I3(Mloopcnt_reg[0]),
        .I4(\dataSet_reg_n_0_[0][7] ),
        .I5(\dataSet_reg_n_0_[6][7] ),
        .O(dataSet[7]));
  LUT6 #(
    .INIT(64'hACFFACF0AC0FAC00)) 
    \MULTIPLIER_INPUT[8]_i_1 
       (.I0(\dataSet_reg_n_0_[8][8] ),
        .I1(\dataSet_reg_n_0_[3][8] ),
        .I2(Mloopcnt_reg[1]),
        .I3(Mloopcnt_reg[0]),
        .I4(\dataSet_reg_n_0_[0][8] ),
        .I5(\dataSet_reg_n_0_[6][8] ),
        .O(dataSet[8]));
  LUT6 #(
    .INIT(64'hACFFACF0AC0FAC00)) 
    \MULTIPLIER_INPUT[9]_i_1 
       (.I0(\dataSet_reg_n_0_[8][9] ),
        .I1(\dataSet_reg_n_0_[3][9] ),
        .I2(Mloopcnt_reg[1]),
        .I3(Mloopcnt_reg[0]),
        .I4(\dataSet_reg_n_0_[0][9] ),
        .I5(\dataSet_reg_n_0_[6][9] ),
        .O(dataSet[9]));
  FDCE #(
    .INIT(1'b0)) 
    \MULTIPLIER_INPUT_reg[0] 
       (.C(Clk),
        .CE(\MULTIPLIER_INPUT[47]_i_1_n_0 ),
        .CLR(Rst_tri_o),
        .D(dataSet[0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \MULTIPLIER_INPUT_reg[10] 
       (.C(Clk),
        .CE(\MULTIPLIER_INPUT[47]_i_1_n_0 ),
        .CLR(Rst_tri_o),
        .D(dataSet[10]),
        .Q(Q[10]));
  FDCE #(
    .INIT(1'b0)) 
    \MULTIPLIER_INPUT_reg[11] 
       (.C(Clk),
        .CE(\MULTIPLIER_INPUT[47]_i_1_n_0 ),
        .CLR(Rst_tri_o),
        .D(dataSet[11]),
        .Q(Q[11]));
  FDCE #(
    .INIT(1'b0)) 
    \MULTIPLIER_INPUT_reg[12] 
       (.C(Clk),
        .CE(\MULTIPLIER_INPUT[47]_i_1_n_0 ),
        .CLR(Rst_tri_o),
        .D(dataSet[12]),
        .Q(Q[12]));
  FDCE #(
    .INIT(1'b0)) 
    \MULTIPLIER_INPUT_reg[13] 
       (.C(Clk),
        .CE(\MULTIPLIER_INPUT[47]_i_1_n_0 ),
        .CLR(Rst_tri_o),
        .D(dataSet[13]),
        .Q(Q[13]));
  FDCE #(
    .INIT(1'b0)) 
    \MULTIPLIER_INPUT_reg[14] 
       (.C(Clk),
        .CE(\MULTIPLIER_INPUT[47]_i_1_n_0 ),
        .CLR(Rst_tri_o),
        .D(dataSet[14]),
        .Q(Q[14]));
  FDCE #(
    .INIT(1'b0)) 
    \MULTIPLIER_INPUT_reg[15] 
       (.C(Clk),
        .CE(\MULTIPLIER_INPUT[47]_i_1_n_0 ),
        .CLR(Rst_tri_o),
        .D(dataSet[15]),
        .Q(Q[15]));
  FDCE #(
    .INIT(1'b0)) 
    \MULTIPLIER_INPUT_reg[16] 
       (.C(Clk),
        .CE(\MULTIPLIER_INPUT[47]_i_1_n_0 ),
        .CLR(Rst_tri_o),
        .D(\MULTIPLIER_INPUT[16]_i_1_n_0 ),
        .Q(Q[16]));
  FDCE #(
    .INIT(1'b0)) 
    \MULTIPLIER_INPUT_reg[17] 
       (.C(Clk),
        .CE(\MULTIPLIER_INPUT[47]_i_1_n_0 ),
        .CLR(Rst_tri_o),
        .D(\MULTIPLIER_INPUT[17]_i_1_n_0 ),
        .Q(Q[17]));
  FDCE #(
    .INIT(1'b0)) 
    \MULTIPLIER_INPUT_reg[18] 
       (.C(Clk),
        .CE(\MULTIPLIER_INPUT[47]_i_1_n_0 ),
        .CLR(Rst_tri_o),
        .D(\MULTIPLIER_INPUT[18]_i_1_n_0 ),
        .Q(Q[18]));
  FDCE #(
    .INIT(1'b0)) 
    \MULTIPLIER_INPUT_reg[19] 
       (.C(Clk),
        .CE(\MULTIPLIER_INPUT[47]_i_1_n_0 ),
        .CLR(Rst_tri_o),
        .D(\MULTIPLIER_INPUT[19]_i_1_n_0 ),
        .Q(Q[19]));
  FDCE #(
    .INIT(1'b0)) 
    \MULTIPLIER_INPUT_reg[1] 
       (.C(Clk),
        .CE(\MULTIPLIER_INPUT[47]_i_1_n_0 ),
        .CLR(Rst_tri_o),
        .D(dataSet[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \MULTIPLIER_INPUT_reg[20] 
       (.C(Clk),
        .CE(\MULTIPLIER_INPUT[47]_i_1_n_0 ),
        .CLR(Rst_tri_o),
        .D(\MULTIPLIER_INPUT[20]_i_1_n_0 ),
        .Q(Q[20]));
  FDCE #(
    .INIT(1'b0)) 
    \MULTIPLIER_INPUT_reg[21] 
       (.C(Clk),
        .CE(\MULTIPLIER_INPUT[47]_i_1_n_0 ),
        .CLR(Rst_tri_o),
        .D(\MULTIPLIER_INPUT[21]_i_1_n_0 ),
        .Q(Q[21]));
  FDCE #(
    .INIT(1'b0)) 
    \MULTIPLIER_INPUT_reg[22] 
       (.C(Clk),
        .CE(\MULTIPLIER_INPUT[47]_i_1_n_0 ),
        .CLR(Rst_tri_o),
        .D(\MULTIPLIER_INPUT[22]_i_1_n_0 ),
        .Q(Q[22]));
  FDCE #(
    .INIT(1'b0)) 
    \MULTIPLIER_INPUT_reg[23] 
       (.C(Clk),
        .CE(\MULTIPLIER_INPUT[47]_i_1_n_0 ),
        .CLR(Rst_tri_o),
        .D(\MULTIPLIER_INPUT[23]_i_1_n_0 ),
        .Q(Q[23]));
  FDCE #(
    .INIT(1'b0)) 
    \MULTIPLIER_INPUT_reg[24] 
       (.C(Clk),
        .CE(\MULTIPLIER_INPUT[47]_i_1_n_0 ),
        .CLR(Rst_tri_o),
        .D(\MULTIPLIER_INPUT[24]_i_1_n_0 ),
        .Q(Q[24]));
  FDCE #(
    .INIT(1'b0)) 
    \MULTIPLIER_INPUT_reg[25] 
       (.C(Clk),
        .CE(\MULTIPLIER_INPUT[47]_i_1_n_0 ),
        .CLR(Rst_tri_o),
        .D(\MULTIPLIER_INPUT[25]_i_1_n_0 ),
        .Q(Q[25]));
  FDCE #(
    .INIT(1'b0)) 
    \MULTIPLIER_INPUT_reg[26] 
       (.C(Clk),
        .CE(\MULTIPLIER_INPUT[47]_i_1_n_0 ),
        .CLR(Rst_tri_o),
        .D(\MULTIPLIER_INPUT[26]_i_1_n_0 ),
        .Q(Q[26]));
  FDCE #(
    .INIT(1'b0)) 
    \MULTIPLIER_INPUT_reg[27] 
       (.C(Clk),
        .CE(\MULTIPLIER_INPUT[47]_i_1_n_0 ),
        .CLR(Rst_tri_o),
        .D(\MULTIPLIER_INPUT[27]_i_1_n_0 ),
        .Q(Q[27]));
  FDCE #(
    .INIT(1'b0)) 
    \MULTIPLIER_INPUT_reg[28] 
       (.C(Clk),
        .CE(\MULTIPLIER_INPUT[47]_i_1_n_0 ),
        .CLR(Rst_tri_o),
        .D(\MULTIPLIER_INPUT[28]_i_1_n_0 ),
        .Q(Q[28]));
  FDCE #(
    .INIT(1'b0)) 
    \MULTIPLIER_INPUT_reg[29] 
       (.C(Clk),
        .CE(\MULTIPLIER_INPUT[47]_i_1_n_0 ),
        .CLR(Rst_tri_o),
        .D(\MULTIPLIER_INPUT[29]_i_1_n_0 ),
        .Q(Q[29]));
  FDCE #(
    .INIT(1'b0)) 
    \MULTIPLIER_INPUT_reg[2] 
       (.C(Clk),
        .CE(\MULTIPLIER_INPUT[47]_i_1_n_0 ),
        .CLR(Rst_tri_o),
        .D(dataSet[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \MULTIPLIER_INPUT_reg[30] 
       (.C(Clk),
        .CE(\MULTIPLIER_INPUT[47]_i_1_n_0 ),
        .CLR(Rst_tri_o),
        .D(\MULTIPLIER_INPUT[30]_i_1_n_0 ),
        .Q(Q[30]));
  FDCE #(
    .INIT(1'b0)) 
    \MULTIPLIER_INPUT_reg[31] 
       (.C(Clk),
        .CE(\MULTIPLIER_INPUT[47]_i_1_n_0 ),
        .CLR(Rst_tri_o),
        .D(\MULTIPLIER_INPUT[31]_i_1_n_0 ),
        .Q(Q[31]));
  FDCE #(
    .INIT(1'b0)) 
    \MULTIPLIER_INPUT_reg[32] 
       (.C(Clk),
        .CE(\MULTIPLIER_INPUT[47]_i_1_n_0 ),
        .CLR(Rst_tri_o),
        .D(\MULTIPLIER_INPUT[32]_i_1_n_0 ),
        .Q(Q[32]));
  FDCE #(
    .INIT(1'b0)) 
    \MULTIPLIER_INPUT_reg[33] 
       (.C(Clk),
        .CE(\MULTIPLIER_INPUT[47]_i_1_n_0 ),
        .CLR(Rst_tri_o),
        .D(\MULTIPLIER_INPUT[33]_i_1_n_0 ),
        .Q(Q[33]));
  FDCE #(
    .INIT(1'b0)) 
    \MULTIPLIER_INPUT_reg[34] 
       (.C(Clk),
        .CE(\MULTIPLIER_INPUT[47]_i_1_n_0 ),
        .CLR(Rst_tri_o),
        .D(\MULTIPLIER_INPUT[34]_i_1_n_0 ),
        .Q(Q[34]));
  FDCE #(
    .INIT(1'b0)) 
    \MULTIPLIER_INPUT_reg[35] 
       (.C(Clk),
        .CE(\MULTIPLIER_INPUT[47]_i_1_n_0 ),
        .CLR(Rst_tri_o),
        .D(\MULTIPLIER_INPUT[35]_i_1_n_0 ),
        .Q(Q[35]));
  FDCE #(
    .INIT(1'b0)) 
    \MULTIPLIER_INPUT_reg[36] 
       (.C(Clk),
        .CE(\MULTIPLIER_INPUT[47]_i_1_n_0 ),
        .CLR(Rst_tri_o),
        .D(\MULTIPLIER_INPUT[36]_i_1_n_0 ),
        .Q(Q[36]));
  FDCE #(
    .INIT(1'b0)) 
    \MULTIPLIER_INPUT_reg[37] 
       (.C(Clk),
        .CE(\MULTIPLIER_INPUT[47]_i_1_n_0 ),
        .CLR(Rst_tri_o),
        .D(\MULTIPLIER_INPUT[37]_i_1_n_0 ),
        .Q(Q[37]));
  FDCE #(
    .INIT(1'b0)) 
    \MULTIPLIER_INPUT_reg[38] 
       (.C(Clk),
        .CE(\MULTIPLIER_INPUT[47]_i_1_n_0 ),
        .CLR(Rst_tri_o),
        .D(\MULTIPLIER_INPUT[38]_i_1_n_0 ),
        .Q(Q[38]));
  FDCE #(
    .INIT(1'b0)) 
    \MULTIPLIER_INPUT_reg[39] 
       (.C(Clk),
        .CE(\MULTIPLIER_INPUT[47]_i_1_n_0 ),
        .CLR(Rst_tri_o),
        .D(\MULTIPLIER_INPUT[39]_i_1_n_0 ),
        .Q(Q[39]));
  FDCE #(
    .INIT(1'b0)) 
    \MULTIPLIER_INPUT_reg[3] 
       (.C(Clk),
        .CE(\MULTIPLIER_INPUT[47]_i_1_n_0 ),
        .CLR(Rst_tri_o),
        .D(dataSet[3]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \MULTIPLIER_INPUT_reg[40] 
       (.C(Clk),
        .CE(\MULTIPLIER_INPUT[47]_i_1_n_0 ),
        .CLR(Rst_tri_o),
        .D(\MULTIPLIER_INPUT[40]_i_1_n_0 ),
        .Q(Q[40]));
  FDCE #(
    .INIT(1'b0)) 
    \MULTIPLIER_INPUT_reg[41] 
       (.C(Clk),
        .CE(\MULTIPLIER_INPUT[47]_i_1_n_0 ),
        .CLR(Rst_tri_o),
        .D(\MULTIPLIER_INPUT[41]_i_1_n_0 ),
        .Q(Q[41]));
  FDCE #(
    .INIT(1'b0)) 
    \MULTIPLIER_INPUT_reg[42] 
       (.C(Clk),
        .CE(\MULTIPLIER_INPUT[47]_i_1_n_0 ),
        .CLR(Rst_tri_o),
        .D(\MULTIPLIER_INPUT[42]_i_1_n_0 ),
        .Q(Q[42]));
  FDCE #(
    .INIT(1'b0)) 
    \MULTIPLIER_INPUT_reg[43] 
       (.C(Clk),
        .CE(\MULTIPLIER_INPUT[47]_i_1_n_0 ),
        .CLR(Rst_tri_o),
        .D(\MULTIPLIER_INPUT[43]_i_1_n_0 ),
        .Q(Q[43]));
  FDCE #(
    .INIT(1'b0)) 
    \MULTIPLIER_INPUT_reg[44] 
       (.C(Clk),
        .CE(\MULTIPLIER_INPUT[47]_i_1_n_0 ),
        .CLR(Rst_tri_o),
        .D(\MULTIPLIER_INPUT[44]_i_1_n_0 ),
        .Q(Q[44]));
  FDCE #(
    .INIT(1'b0)) 
    \MULTIPLIER_INPUT_reg[45] 
       (.C(Clk),
        .CE(\MULTIPLIER_INPUT[47]_i_1_n_0 ),
        .CLR(Rst_tri_o),
        .D(\MULTIPLIER_INPUT[45]_i_1_n_0 ),
        .Q(Q[45]));
  FDCE #(
    .INIT(1'b0)) 
    \MULTIPLIER_INPUT_reg[46] 
       (.C(Clk),
        .CE(\MULTIPLIER_INPUT[47]_i_1_n_0 ),
        .CLR(Rst_tri_o),
        .D(\MULTIPLIER_INPUT[46]_i_1_n_0 ),
        .Q(Q[46]));
  FDCE #(
    .INIT(1'b0)) 
    \MULTIPLIER_INPUT_reg[47] 
       (.C(Clk),
        .CE(\MULTIPLIER_INPUT[47]_i_1_n_0 ),
        .CLR(Rst_tri_o),
        .D(\MULTIPLIER_INPUT[47]_i_2_n_0 ),
        .Q(Q[47]));
  FDCE #(
    .INIT(1'b0)) 
    \MULTIPLIER_INPUT_reg[4] 
       (.C(Clk),
        .CE(\MULTIPLIER_INPUT[47]_i_1_n_0 ),
        .CLR(Rst_tri_o),
        .D(dataSet[4]),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \MULTIPLIER_INPUT_reg[5] 
       (.C(Clk),
        .CE(\MULTIPLIER_INPUT[47]_i_1_n_0 ),
        .CLR(Rst_tri_o),
        .D(dataSet[5]),
        .Q(Q[5]));
  FDCE #(
    .INIT(1'b0)) 
    \MULTIPLIER_INPUT_reg[6] 
       (.C(Clk),
        .CE(\MULTIPLIER_INPUT[47]_i_1_n_0 ),
        .CLR(Rst_tri_o),
        .D(dataSet[6]),
        .Q(Q[6]));
  FDCE #(
    .INIT(1'b0)) 
    \MULTIPLIER_INPUT_reg[7] 
       (.C(Clk),
        .CE(\MULTIPLIER_INPUT[47]_i_1_n_0 ),
        .CLR(Rst_tri_o),
        .D(dataSet[7]),
        .Q(Q[7]));
  FDCE #(
    .INIT(1'b0)) 
    \MULTIPLIER_INPUT_reg[8] 
       (.C(Clk),
        .CE(\MULTIPLIER_INPUT[47]_i_1_n_0 ),
        .CLR(Rst_tri_o),
        .D(dataSet[8]),
        .Q(Q[8]));
  FDCE #(
    .INIT(1'b0)) 
    \MULTIPLIER_INPUT_reg[9] 
       (.C(Clk),
        .CE(\MULTIPLIER_INPUT[47]_i_1_n_0 ),
        .CLR(Rst_tri_o),
        .D(dataSet[9]),
        .Q(Q[9]));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \MULTIPLY_START[0]_i_1 
       (.I0(MULTIst),
        .I1(newline_tri_o),
        .I2(cStart_tri_o),
        .I3(MULTIst_reg_n_0),
        .I4(RDst_reg_0),
        .I5(mStart_conncetor),
        .O(\MULTIPLY_START[0]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \MULTIPLY_START_reg[0] 
       (.C(Clk),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(\MULTIPLY_START[0]_i_1_n_0 ),
        .Q(mStart_conncetor));
  LUT6 #(
    .INIT(64'hEEEEFFFF2E220000)) 
    MULTIst_i_1
       (.I0(MULTIst_i_2_n_0),
        .I1(ADDst_reg_0),
        .I2(\datapointer[31]_i_6_n_0 ),
        .I3(RDst1),
        .I4(RDst19_out),
        .I5(MULTIst_reg_n_0),
        .O(MULTIst_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'h0070)) 
    MULTIst_i_2
       (.I0(Mloopcnt_reg[0]),
        .I1(Mloopcnt_reg[1]),
        .I2(MULTIst_reg_n_0),
        .I3(RDst_reg_0),
        .O(MULTIst_i_2_n_0));
  FDCE #(
    .INIT(1'b0)) 
    MULTIst_reg
       (.C(Clk),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(MULTIst_i_1_n_0),
        .Q(MULTIst_reg_n_0));
  LUT5 #(
    .INIT(32'hFFBF0040)) 
    \Mloopcnt[0]_i_1 
       (.I0(newline_tri_o),
        .I1(cStart_tri_o),
        .I2(MULTIst_reg_n_0),
        .I3(RDst_reg_0),
        .I4(Mloopcnt_reg[0]),
        .O(\Mloopcnt[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFDFFF00002000)) 
    \Mloopcnt[1]_i_1 
       (.I0(Mloopcnt_reg[0]),
        .I1(newline_tri_o),
        .I2(cStart_tri_o),
        .I3(MULTIst_reg_n_0),
        .I4(RDst_reg_0),
        .I5(Mloopcnt_reg[1]),
        .O(\Mloopcnt[1]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \Mloopcnt_reg[0] 
       (.C(Clk),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(\Mloopcnt[0]_i_1_n_0 ),
        .Q(Mloopcnt_reg[0]));
  FDCE #(
    .INIT(1'b0)) 
    \Mloopcnt_reg[1] 
       (.C(Clk),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(\Mloopcnt[1]_i_1_n_0 ),
        .Q(Mloopcnt_reg[1]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 RDst1_carry
       (.CI(1'b0),
        .CO({RDst1_carry_n_0,RDst1_carry_n_1,RDst1_carry_n_2,RDst1_carry_n_3}),
        .CYINIT(1'b1),
        .DI({RDst1_carry_i_1_n_0,RDst1_carry_i_2_n_0,RDst1_carry_i_3_n_0,RDst2[1]}),
        .O(NLW_RDst1_carry_O_UNCONNECTED[3:0]),
        .S({RDst1_carry_i_5_n_0,RDst1_carry_i_6_n_0,RDst1_carry_i_7_n_0,RDst1_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 RDst1_carry__0
       (.CI(RDst1_carry_n_0),
        .CO({RDst1_carry__0_n_0,RDst1_carry__0_n_1,RDst1_carry__0_n_2,RDst1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({RDst1_carry__0_i_1_n_0,RDst1_carry__0_i_2_n_0,RDst1_carry__0_i_3_n_0,RDst1_carry__0_i_4_n_0}),
        .O(NLW_RDst1_carry__0_O_UNCONNECTED[3:0]),
        .S({RDst1_carry__0_i_5_n_0,RDst1_carry__0_i_6_n_0,RDst1_carry__0_i_7_n_0,RDst1_carry__0_i_8_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    RDst1_carry__0_i_1
       (.I0(RDst2[14]),
        .I1(RDst2[15]),
        .O(RDst1_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    RDst1_carry__0_i_2
       (.I0(RDst2[12]),
        .I1(RDst2[13]),
        .O(RDst1_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    RDst1_carry__0_i_3
       (.I0(RDst2[10]),
        .I1(RDst2[11]),
        .O(RDst1_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    RDst1_carry__0_i_4
       (.I0(RDst2[8]),
        .I1(RDst2[9]),
        .O(RDst1_carry__0_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    RDst1_carry__0_i_5
       (.I0(RDst2[15]),
        .I1(RDst2[14]),
        .O(RDst1_carry__0_i_5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    RDst1_carry__0_i_6
       (.I0(RDst2[13]),
        .I1(RDst2[12]),
        .O(RDst1_carry__0_i_6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    RDst1_carry__0_i_7
       (.I0(RDst2[11]),
        .I1(RDst2[10]),
        .O(RDst1_carry__0_i_7_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    RDst1_carry__0_i_8
       (.I0(RDst2[9]),
        .I1(RDst2[8]),
        .O(RDst1_carry__0_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 RDst1_carry__1
       (.CI(RDst1_carry__0_n_0),
        .CO({RDst1_carry__1_n_0,RDst1_carry__1_n_1,RDst1_carry__1_n_2,RDst1_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({RDst1_carry__1_i_1_n_0,RDst1_carry__1_i_2_n_0,RDst1_carry__1_i_3_n_0,RDst1_carry__1_i_4_n_0}),
        .O(NLW_RDst1_carry__1_O_UNCONNECTED[3:0]),
        .S({RDst1_carry__1_i_5_n_0,RDst1_carry__1_i_6_n_0,RDst1_carry__1_i_7_n_0,RDst1_carry__1_i_8_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    RDst1_carry__1_i_1
       (.I0(RDst2[22]),
        .I1(RDst2[23]),
        .O(RDst1_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    RDst1_carry__1_i_2
       (.I0(RDst2[20]),
        .I1(RDst2[21]),
        .O(RDst1_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    RDst1_carry__1_i_3
       (.I0(RDst2[18]),
        .I1(RDst2[19]),
        .O(RDst1_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    RDst1_carry__1_i_4
       (.I0(RDst2[16]),
        .I1(RDst2[17]),
        .O(RDst1_carry__1_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    RDst1_carry__1_i_5
       (.I0(RDst2[23]),
        .I1(RDst2[22]),
        .O(RDst1_carry__1_i_5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    RDst1_carry__1_i_6
       (.I0(RDst2[21]),
        .I1(RDst2[20]),
        .O(RDst1_carry__1_i_6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    RDst1_carry__1_i_7
       (.I0(RDst2[19]),
        .I1(RDst2[18]),
        .O(RDst1_carry__1_i_7_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    RDst1_carry__1_i_8
       (.I0(RDst2[17]),
        .I1(RDst2[16]),
        .O(RDst1_carry__1_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 RDst1_carry__2
       (.CI(RDst1_carry__1_n_0),
        .CO({RDst1,RDst1_carry__2_n_1,RDst1_carry__2_n_2,RDst1_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({RDst1_carry__2_i_1_n_0,RDst1_carry__2_i_2_n_0,RDst1_carry__2_i_3_n_0,RDst1_carry__2_i_4_n_0}),
        .O(NLW_RDst1_carry__2_O_UNCONNECTED[3:0]),
        .S({RDst1_carry__2_i_5_n_0,RDst1_carry__2_i_6_n_0,RDst1_carry__2_i_7_n_0,RDst1_carry__2_i_8_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    RDst1_carry__2_i_1
       (.I0(RDst2[30]),
        .I1(RDst2[31]),
        .O(RDst1_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    RDst1_carry__2_i_2
       (.I0(RDst2[28]),
        .I1(RDst2[29]),
        .O(RDst1_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    RDst1_carry__2_i_3
       (.I0(RDst2[26]),
        .I1(RDst2[27]),
        .O(RDst1_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    RDst1_carry__2_i_4
       (.I0(RDst2[24]),
        .I1(RDst2[25]),
        .O(RDst1_carry__2_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    RDst1_carry__2_i_5
       (.I0(RDst2[30]),
        .I1(RDst2[31]),
        .O(RDst1_carry__2_i_5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    RDst1_carry__2_i_6
       (.I0(RDst2[29]),
        .I1(RDst2[28]),
        .O(RDst1_carry__2_i_6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    RDst1_carry__2_i_7
       (.I0(RDst2[27]),
        .I1(RDst2[26]),
        .O(RDst1_carry__2_i_7_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    RDst1_carry__2_i_8
       (.I0(RDst2[25]),
        .I1(RDst2[24]),
        .O(RDst1_carry__2_i_8_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    RDst1_carry_i_1
       (.I0(RDst2[6]),
        .I1(RDst2[7]),
        .O(RDst1_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    RDst1_carry_i_2
       (.I0(RDst2[4]),
        .I1(RDst2[5]),
        .O(RDst1_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    RDst1_carry_i_3
       (.I0(RDst2[3]),
        .I1(RDst2[2]),
        .O(RDst1_carry_i_3_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 RDst1_carry_i_4
       (.CI(1'b0),
        .CO({RDst1_carry_i_4_n_0,RDst1_carry_i_4_n_1,RDst1_carry_i_4_n_2,RDst1_carry_i_4_n_3}),
        .CYINIT(\datapointer_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(RDst2[4:1]),
        .S({\datapointer_reg_n_0_[4] ,\datapointer_reg_n_0_[3] ,\datapointer_reg_n_0_[2] ,\datapointer_reg_n_0_[1] }));
  LUT2 #(
    .INIT(4'h1)) 
    RDst1_carry_i_5
       (.I0(RDst2[7]),
        .I1(RDst2[6]),
        .O(RDst1_carry_i_5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    RDst1_carry_i_6
       (.I0(RDst2[5]),
        .I1(RDst2[4]),
        .O(RDst1_carry_i_6_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    RDst1_carry_i_7
       (.I0(RDst2[3]),
        .I1(RDst2[2]),
        .O(RDst1_carry_i_7_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    RDst1_carry_i_8
       (.I0(RDst2[1]),
        .I1(\datapointer_reg_n_0_[0] ),
        .O(RDst1_carry_i_8_n_0));
  LUT6 #(
    .INIT(64'hFFFF8AFF00008A00)) 
    RDst_i_1
       (.I0(ADDst_reg_0),
        .I1(\datapointer[31]_i_6_n_0 ),
        .I2(RDst1),
        .I3(cStart_tri_o),
        .I4(newline_tri_o),
        .I5(RDst_reg_0),
        .O(RDst_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    RDst_reg
       (.C(Clk),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(RDst_i_1_n_0),
        .Q(RDst_reg_0));
  LUT2 #(
    .INIT(4'h2)) 
    \accumulate[0]_i_1 
       (.I0(FINALADD_reg_0),
        .I1(cReady),
        .O(finalAdd));
  LUT2 #(
    .INIT(4'hE)) 
    \addPointer[1]_i_2 
       (.I0(CTRL_RST),
        .I1(Rst_tri_o),
        .O(rst_w_ctrl));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h0000AA02)) 
    dataSetFilled_i_1
       (.I0(RDst1),
        .I1(ADDst),
        .I2(MULTIst_reg_n_0),
        .I3(RDst_reg_0),
        .I4(newline_tri_o),
        .O(dataSetFilled));
  FDCE #(
    .INIT(1'b0)) 
    dataSetFilled_reg
       (.C(Clk),
        .CE(\datapointer[31]_i_1_n_0 ),
        .CLR(Rst_tri_o),
        .D(dataSetFilled),
        .Q(dataSetFilled_reg_n_0));
  LUT6 #(
    .INIT(64'h0A0A0A00CACACACC)) 
    \dataSet[0][0]_i_1 
       (.I0(\dataSet_reg_n_0_[3][0] ),
        .I1(o_rdata[0]),
        .I2(RDst_reg_0),
        .I3(MULTIst_reg_n_0),
        .I4(ADDst),
        .I5(filterSetFilled_reg_1),
        .O(\dataSet[0][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A0A00CACACACC)) 
    \dataSet[0][10]_i_1 
       (.I0(\dataSet_reg_n_0_[3][10] ),
        .I1(o_rdata[10]),
        .I2(RDst_reg_0),
        .I3(MULTIst_reg_n_0),
        .I4(ADDst),
        .I5(filterSetFilled_reg_1),
        .O(\dataSet[0][10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A0A00CACACACC)) 
    \dataSet[0][11]_i_1 
       (.I0(\dataSet_reg_n_0_[3][11] ),
        .I1(o_rdata[11]),
        .I2(RDst_reg_0),
        .I3(MULTIst_reg_n_0),
        .I4(ADDst),
        .I5(filterSetFilled_reg_1),
        .O(\dataSet[0][11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A0A00CACACACC)) 
    \dataSet[0][12]_i_1 
       (.I0(\dataSet_reg_n_0_[3][12] ),
        .I1(o_rdata[12]),
        .I2(RDst_reg_0),
        .I3(MULTIst_reg_n_0),
        .I4(ADDst),
        .I5(filterSetFilled_reg_1),
        .O(\dataSet[0][12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A0A00CACACACC)) 
    \dataSet[0][13]_i_1 
       (.I0(\dataSet_reg_n_0_[3][13] ),
        .I1(o_rdata[13]),
        .I2(RDst_reg_0),
        .I3(MULTIst_reg_n_0),
        .I4(ADDst),
        .I5(filterSetFilled_reg_1),
        .O(\dataSet[0][13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A0A00CACACACC)) 
    \dataSet[0][14]_i_1 
       (.I0(\dataSet_reg_n_0_[3][14] ),
        .I1(o_rdata[14]),
        .I2(RDst_reg_0),
        .I3(MULTIst_reg_n_0),
        .I4(ADDst),
        .I5(filterSetFilled_reg_1),
        .O(\dataSet[0][14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF20000000)) 
    \dataSet[0][15]_i_1 
       (.I0(\dataSet[7][15]_i_5_n_0 ),
        .I1(\dataSet[7][15]_i_8_n_0 ),
        .I2(\dataSet[7][15]_i_9_n_0 ),
        .I3(\dataSet[0][15]_i_3_n_0 ),
        .I4(\dataSet[7][15]_i_6_n_0 ),
        .I5(\dataSet[5][15]_i_4_n_0 ),
        .O(\dataSet[0][15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A0A00CACACACC)) 
    \dataSet[0][15]_i_2 
       (.I0(\dataSet_reg_n_0_[3][15] ),
        .I1(o_rdata[15]),
        .I2(RDst_reg_0),
        .I3(MULTIst_reg_n_0),
        .I4(ADDst),
        .I5(filterSetFilled_reg_1),
        .O(\dataSet[0][15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \dataSet[0][15]_i_3 
       (.I0(\dataSet[8][15]_i_11_n_0 ),
        .I1(\datapointer_reg_n_0_[0] ),
        .I2(\datapointer_reg_n_0_[2] ),
        .I3(\datapointer_reg_n_0_[1] ),
        .I4(RDst19_out),
        .I5(Rst_tri_o),
        .O(\dataSet[0][15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A0A00CACACACC)) 
    \dataSet[0][1]_i_1 
       (.I0(\dataSet_reg_n_0_[3][1] ),
        .I1(o_rdata[1]),
        .I2(RDst_reg_0),
        .I3(MULTIst_reg_n_0),
        .I4(ADDst),
        .I5(filterSetFilled_reg_1),
        .O(\dataSet[0][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A0A00CACACACC)) 
    \dataSet[0][2]_i_1 
       (.I0(\dataSet_reg_n_0_[3][2] ),
        .I1(o_rdata[2]),
        .I2(RDst_reg_0),
        .I3(MULTIst_reg_n_0),
        .I4(ADDst),
        .I5(filterSetFilled_reg_1),
        .O(\dataSet[0][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A0A00CACACACC)) 
    \dataSet[0][3]_i_1 
       (.I0(\dataSet_reg_n_0_[3][3] ),
        .I1(o_rdata[3]),
        .I2(RDst_reg_0),
        .I3(MULTIst_reg_n_0),
        .I4(ADDst),
        .I5(filterSetFilled_reg_1),
        .O(\dataSet[0][3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A0A00CACACACC)) 
    \dataSet[0][4]_i_1 
       (.I0(\dataSet_reg_n_0_[3][4] ),
        .I1(o_rdata[4]),
        .I2(RDst_reg_0),
        .I3(MULTIst_reg_n_0),
        .I4(ADDst),
        .I5(filterSetFilled_reg_1),
        .O(\dataSet[0][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A0A00CACACACC)) 
    \dataSet[0][5]_i_1 
       (.I0(\dataSet_reg_n_0_[3][5] ),
        .I1(o_rdata[5]),
        .I2(RDst_reg_0),
        .I3(MULTIst_reg_n_0),
        .I4(ADDst),
        .I5(filterSetFilled_reg_1),
        .O(\dataSet[0][5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A0A00CACACACC)) 
    \dataSet[0][6]_i_1 
       (.I0(\dataSet_reg_n_0_[3][6] ),
        .I1(o_rdata[6]),
        .I2(RDst_reg_0),
        .I3(MULTIst_reg_n_0),
        .I4(ADDst),
        .I5(filterSetFilled_reg_1),
        .O(\dataSet[0][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A0A00CACACACC)) 
    \dataSet[0][7]_i_1 
       (.I0(\dataSet_reg_n_0_[3][7] ),
        .I1(o_rdata[7]),
        .I2(RDst_reg_0),
        .I3(MULTIst_reg_n_0),
        .I4(ADDst),
        .I5(filterSetFilled_reg_1),
        .O(\dataSet[0][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A0A00CACACACC)) 
    \dataSet[0][8]_i_1 
       (.I0(\dataSet_reg_n_0_[3][8] ),
        .I1(o_rdata[8]),
        .I2(RDst_reg_0),
        .I3(MULTIst_reg_n_0),
        .I4(ADDst),
        .I5(filterSetFilled_reg_1),
        .O(\dataSet[0][8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A0A00CACACACC)) 
    \dataSet[0][9]_i_1 
       (.I0(\dataSet_reg_n_0_[3][9] ),
        .I1(o_rdata[9]),
        .I2(RDst_reg_0),
        .I3(MULTIst_reg_n_0),
        .I4(ADDst),
        .I5(filterSetFilled_reg_1),
        .O(\dataSet[0][9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A0A00CACACACC)) 
    \dataSet[1][0]_i_1 
       (.I0(\dataSet_reg_n_0_[4][0] ),
        .I1(o_rdata[0]),
        .I2(RDst_reg_0),
        .I3(MULTIst_reg_n_0),
        .I4(ADDst),
        .I5(filterSetFilled_reg_1),
        .O(\dataSet[1][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A0A00CACACACC)) 
    \dataSet[1][10]_i_1 
       (.I0(\dataSet_reg_n_0_[4][10] ),
        .I1(o_rdata[10]),
        .I2(RDst_reg_0),
        .I3(MULTIst_reg_n_0),
        .I4(ADDst),
        .I5(filterSetFilled_reg_1),
        .O(\dataSet[1][10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A0A00CACACACC)) 
    \dataSet[1][11]_i_1 
       (.I0(\dataSet_reg_n_0_[4][11] ),
        .I1(o_rdata[11]),
        .I2(RDst_reg_0),
        .I3(MULTIst_reg_n_0),
        .I4(ADDst),
        .I5(filterSetFilled_reg_1),
        .O(\dataSet[1][11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A0A00CACACACC)) 
    \dataSet[1][12]_i_1 
       (.I0(\dataSet_reg_n_0_[4][12] ),
        .I1(o_rdata[12]),
        .I2(RDst_reg_0),
        .I3(MULTIst_reg_n_0),
        .I4(ADDst),
        .I5(filterSetFilled_reg_1),
        .O(\dataSet[1][12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A0A00CACACACC)) 
    \dataSet[1][13]_i_1 
       (.I0(\dataSet_reg_n_0_[4][13] ),
        .I1(o_rdata[13]),
        .I2(RDst_reg_0),
        .I3(MULTIst_reg_n_0),
        .I4(ADDst),
        .I5(filterSetFilled_reg_1),
        .O(\dataSet[1][13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A0A00CACACACC)) 
    \dataSet[1][14]_i_1 
       (.I0(\dataSet_reg_n_0_[4][14] ),
        .I1(o_rdata[14]),
        .I2(RDst_reg_0),
        .I3(MULTIst_reg_n_0),
        .I4(ADDst),
        .I5(filterSetFilled_reg_1),
        .O(\dataSet[1][14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF80000000)) 
    \dataSet[1][15]_i_1 
       (.I0(\dataSet[8][15]_i_4_n_0 ),
        .I1(\dataSet[8][15]_i_5_n_0 ),
        .I2(\dataSet[8][15]_i_6_n_0 ),
        .I3(\dataSet[8][15]_i_7_n_0 ),
        .I4(\dataSet[1][15]_i_3_n_0 ),
        .I5(\dataSet[5][15]_i_4_n_0 ),
        .O(\dataSet[1][15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A0A00CACACACC)) 
    \dataSet[1][15]_i_2 
       (.I0(\dataSet_reg_n_0_[4][15] ),
        .I1(o_rdata[15]),
        .I2(RDst_reg_0),
        .I3(MULTIst_reg_n_0),
        .I4(ADDst),
        .I5(filterSetFilled_reg_1),
        .O(\dataSet[1][15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \dataSet[1][15]_i_3 
       (.I0(\datapointer_reg_n_0_[0] ),
        .I1(\datapointer_reg_n_0_[2] ),
        .I2(\datapointer_reg_n_0_[3] ),
        .I3(\datapointer_reg_n_0_[1] ),
        .I4(RDst19_out),
        .I5(Rst_tri_o),
        .O(\dataSet[1][15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A0A00CACACACC)) 
    \dataSet[1][1]_i_1 
       (.I0(\dataSet_reg_n_0_[4][1] ),
        .I1(o_rdata[1]),
        .I2(RDst_reg_0),
        .I3(MULTIst_reg_n_0),
        .I4(ADDst),
        .I5(filterSetFilled_reg_1),
        .O(\dataSet[1][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A0A00CACACACC)) 
    \dataSet[1][2]_i_1 
       (.I0(\dataSet_reg_n_0_[4][2] ),
        .I1(o_rdata[2]),
        .I2(RDst_reg_0),
        .I3(MULTIst_reg_n_0),
        .I4(ADDst),
        .I5(filterSetFilled_reg_1),
        .O(\dataSet[1][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A0A00CACACACC)) 
    \dataSet[1][3]_i_1 
       (.I0(\dataSet_reg_n_0_[4][3] ),
        .I1(o_rdata[3]),
        .I2(RDst_reg_0),
        .I3(MULTIst_reg_n_0),
        .I4(ADDst),
        .I5(filterSetFilled_reg_1),
        .O(\dataSet[1][3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A0A00CACACACC)) 
    \dataSet[1][4]_i_1 
       (.I0(\dataSet_reg_n_0_[4][4] ),
        .I1(o_rdata[4]),
        .I2(RDst_reg_0),
        .I3(MULTIst_reg_n_0),
        .I4(ADDst),
        .I5(filterSetFilled_reg_1),
        .O(\dataSet[1][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A0A00CACACACC)) 
    \dataSet[1][5]_i_1 
       (.I0(\dataSet_reg_n_0_[4][5] ),
        .I1(o_rdata[5]),
        .I2(RDst_reg_0),
        .I3(MULTIst_reg_n_0),
        .I4(ADDst),
        .I5(filterSetFilled_reg_1),
        .O(\dataSet[1][5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A0A00CACACACC)) 
    \dataSet[1][6]_i_1 
       (.I0(\dataSet_reg_n_0_[4][6] ),
        .I1(o_rdata[6]),
        .I2(RDst_reg_0),
        .I3(MULTIst_reg_n_0),
        .I4(ADDst),
        .I5(filterSetFilled_reg_1),
        .O(\dataSet[1][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A0A00CACACACC)) 
    \dataSet[1][7]_i_1 
       (.I0(\dataSet_reg_n_0_[4][7] ),
        .I1(o_rdata[7]),
        .I2(RDst_reg_0),
        .I3(MULTIst_reg_n_0),
        .I4(ADDst),
        .I5(filterSetFilled_reg_1),
        .O(\dataSet[1][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A0A00CACACACC)) 
    \dataSet[1][8]_i_1 
       (.I0(\dataSet_reg_n_0_[4][8] ),
        .I1(o_rdata[8]),
        .I2(RDst_reg_0),
        .I3(MULTIst_reg_n_0),
        .I4(ADDst),
        .I5(filterSetFilled_reg_1),
        .O(\dataSet[1][8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A0A00CACACACC)) 
    \dataSet[1][9]_i_1 
       (.I0(\dataSet_reg_n_0_[4][9] ),
        .I1(o_rdata[9]),
        .I2(RDst_reg_0),
        .I3(MULTIst_reg_n_0),
        .I4(ADDst),
        .I5(filterSetFilled_reg_1),
        .O(\dataSet[1][9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A0A00CACACACC)) 
    \dataSet[2][0]_i_1 
       (.I0(\dataSet_reg_n_0_[5][0] ),
        .I1(o_rdata[0]),
        .I2(RDst_reg_0),
        .I3(MULTIst_reg_n_0),
        .I4(ADDst),
        .I5(filterSetFilled_reg_1),
        .O(\dataSet[2][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A0A00CACACACC)) 
    \dataSet[2][10]_i_1 
       (.I0(\dataSet_reg_n_0_[5][10] ),
        .I1(o_rdata[10]),
        .I2(RDst_reg_0),
        .I3(MULTIst_reg_n_0),
        .I4(ADDst),
        .I5(filterSetFilled_reg_1),
        .O(\dataSet[2][10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A0A00CACACACC)) 
    \dataSet[2][11]_i_1 
       (.I0(\dataSet_reg_n_0_[5][11] ),
        .I1(o_rdata[11]),
        .I2(RDst_reg_0),
        .I3(MULTIst_reg_n_0),
        .I4(ADDst),
        .I5(filterSetFilled_reg_1),
        .O(\dataSet[2][11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A0A00CACACACC)) 
    \dataSet[2][12]_i_1 
       (.I0(\dataSet_reg_n_0_[5][12] ),
        .I1(o_rdata[12]),
        .I2(RDst_reg_0),
        .I3(MULTIst_reg_n_0),
        .I4(ADDst),
        .I5(filterSetFilled_reg_1),
        .O(\dataSet[2][12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A0A00CACACACC)) 
    \dataSet[2][13]_i_1 
       (.I0(\dataSet_reg_n_0_[5][13] ),
        .I1(o_rdata[13]),
        .I2(RDst_reg_0),
        .I3(MULTIst_reg_n_0),
        .I4(ADDst),
        .I5(filterSetFilled_reg_1),
        .O(\dataSet[2][13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A0A00CACACACC)) 
    \dataSet[2][14]_i_1 
       (.I0(\dataSet_reg_n_0_[5][14] ),
        .I1(o_rdata[14]),
        .I2(RDst_reg_0),
        .I3(MULTIst_reg_n_0),
        .I4(ADDst),
        .I5(filterSetFilled_reg_1),
        .O(\dataSet[2][14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF80000000)) 
    \dataSet[2][15]_i_1 
       (.I0(\dataSet[8][15]_i_4_n_0 ),
        .I1(\dataSet[8][15]_i_5_n_0 ),
        .I2(\dataSet[8][15]_i_6_n_0 ),
        .I3(\dataSet[8][15]_i_7_n_0 ),
        .I4(\dataSet[2][15]_i_3_n_0 ),
        .I5(\dataSet[5][15]_i_4_n_0 ),
        .O(\dataSet[2][15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A0A00CACACACC)) 
    \dataSet[2][15]_i_2 
       (.I0(\dataSet_reg_n_0_[5][15] ),
        .I1(o_rdata[15]),
        .I2(RDst_reg_0),
        .I3(MULTIst_reg_n_0),
        .I4(ADDst),
        .I5(filterSetFilled_reg_1),
        .O(\dataSet[2][15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \dataSet[2][15]_i_3 
       (.I0(\datapointer_reg_n_0_[2] ),
        .I1(\datapointer_reg_n_0_[3] ),
        .I2(\datapointer_reg_n_0_[1] ),
        .I3(\datapointer_reg_n_0_[0] ),
        .I4(Rst_tri_o),
        .I5(RDst19_out),
        .O(\dataSet[2][15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A0A00CACACACC)) 
    \dataSet[2][1]_i_1 
       (.I0(\dataSet_reg_n_0_[5][1] ),
        .I1(o_rdata[1]),
        .I2(RDst_reg_0),
        .I3(MULTIst_reg_n_0),
        .I4(ADDst),
        .I5(filterSetFilled_reg_1),
        .O(\dataSet[2][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A0A00CACACACC)) 
    \dataSet[2][2]_i_1 
       (.I0(\dataSet_reg_n_0_[5][2] ),
        .I1(o_rdata[2]),
        .I2(RDst_reg_0),
        .I3(MULTIst_reg_n_0),
        .I4(ADDst),
        .I5(filterSetFilled_reg_1),
        .O(\dataSet[2][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A0A00CACACACC)) 
    \dataSet[2][3]_i_1 
       (.I0(\dataSet_reg_n_0_[5][3] ),
        .I1(o_rdata[3]),
        .I2(RDst_reg_0),
        .I3(MULTIst_reg_n_0),
        .I4(ADDst),
        .I5(filterSetFilled_reg_1),
        .O(\dataSet[2][3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A0A00CACACACC)) 
    \dataSet[2][4]_i_1 
       (.I0(\dataSet_reg_n_0_[5][4] ),
        .I1(o_rdata[4]),
        .I2(RDst_reg_0),
        .I3(MULTIst_reg_n_0),
        .I4(ADDst),
        .I5(filterSetFilled_reg_1),
        .O(\dataSet[2][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A0A00CACACACC)) 
    \dataSet[2][5]_i_1 
       (.I0(\dataSet_reg_n_0_[5][5] ),
        .I1(o_rdata[5]),
        .I2(RDst_reg_0),
        .I3(MULTIst_reg_n_0),
        .I4(ADDst),
        .I5(filterSetFilled_reg_1),
        .O(\dataSet[2][5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A0A00CACACACC)) 
    \dataSet[2][6]_i_1 
       (.I0(\dataSet_reg_n_0_[5][6] ),
        .I1(o_rdata[6]),
        .I2(RDst_reg_0),
        .I3(MULTIst_reg_n_0),
        .I4(ADDst),
        .I5(filterSetFilled_reg_1),
        .O(\dataSet[2][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A0A00CACACACC)) 
    \dataSet[2][7]_i_1 
       (.I0(\dataSet_reg_n_0_[5][7] ),
        .I1(o_rdata[7]),
        .I2(RDst_reg_0),
        .I3(MULTIst_reg_n_0),
        .I4(ADDst),
        .I5(filterSetFilled_reg_1),
        .O(\dataSet[2][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A0A00CACACACC)) 
    \dataSet[2][8]_i_1 
       (.I0(\dataSet_reg_n_0_[5][8] ),
        .I1(o_rdata[8]),
        .I2(RDst_reg_0),
        .I3(MULTIst_reg_n_0),
        .I4(ADDst),
        .I5(filterSetFilled_reg_1),
        .O(\dataSet[2][8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A0A00CACACACC)) 
    \dataSet[2][9]_i_1 
       (.I0(\dataSet_reg_n_0_[5][9] ),
        .I1(o_rdata[9]),
        .I2(RDst_reg_0),
        .I3(MULTIst_reg_n_0),
        .I4(ADDst),
        .I5(filterSetFilled_reg_1),
        .O(\dataSet[2][9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A0A00CACACACC)) 
    \dataSet[3][0]_i_1 
       (.I0(\dataSet_reg_n_0_[6][0] ),
        .I1(o_rdata[0]),
        .I2(RDst_reg_0),
        .I3(MULTIst_reg_n_0),
        .I4(ADDst),
        .I5(filterSetFilled_reg_1),
        .O(\dataSet[3][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A0A00CACACACC)) 
    \dataSet[3][10]_i_1 
       (.I0(\dataSet_reg_n_0_[6][10] ),
        .I1(o_rdata[10]),
        .I2(RDst_reg_0),
        .I3(MULTIst_reg_n_0),
        .I4(ADDst),
        .I5(filterSetFilled_reg_1),
        .O(\dataSet[3][10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A0A00CACACACC)) 
    \dataSet[3][11]_i_1 
       (.I0(\dataSet_reg_n_0_[6][11] ),
        .I1(o_rdata[11]),
        .I2(RDst_reg_0),
        .I3(MULTIst_reg_n_0),
        .I4(ADDst),
        .I5(filterSetFilled_reg_1),
        .O(\dataSet[3][11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A0A00CACACACC)) 
    \dataSet[3][12]_i_1 
       (.I0(\dataSet_reg_n_0_[6][12] ),
        .I1(o_rdata[12]),
        .I2(RDst_reg_0),
        .I3(MULTIst_reg_n_0),
        .I4(ADDst),
        .I5(filterSetFilled_reg_1),
        .O(\dataSet[3][12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A0A00CACACACC)) 
    \dataSet[3][13]_i_1 
       (.I0(\dataSet_reg_n_0_[6][13] ),
        .I1(o_rdata[13]),
        .I2(RDst_reg_0),
        .I3(MULTIst_reg_n_0),
        .I4(ADDst),
        .I5(filterSetFilled_reg_1),
        .O(\dataSet[3][13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A0A00CACACACC)) 
    \dataSet[3][14]_i_1 
       (.I0(\dataSet_reg_n_0_[6][14] ),
        .I1(o_rdata[14]),
        .I2(RDst_reg_0),
        .I3(MULTIst_reg_n_0),
        .I4(ADDst),
        .I5(filterSetFilled_reg_1),
        .O(\dataSet[3][14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF20000000)) 
    \dataSet[3][15]_i_1 
       (.I0(\dataSet[7][15]_i_5_n_0 ),
        .I1(\dataSet[7][15]_i_8_n_0 ),
        .I2(\dataSet[7][15]_i_9_n_0 ),
        .I3(\dataSet[3][15]_i_3_n_0 ),
        .I4(\dataSet[7][15]_i_6_n_0 ),
        .I5(\dataSet[5][15]_i_4_n_0 ),
        .O(\dataSet[3][15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A0A00CACACACC)) 
    \dataSet[3][15]_i_2 
       (.I0(\dataSet_reg_n_0_[6][15] ),
        .I1(o_rdata[15]),
        .I2(RDst_reg_0),
        .I3(MULTIst_reg_n_0),
        .I4(ADDst),
        .I5(filterSetFilled_reg_1),
        .O(\dataSet[3][15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \dataSet[3][15]_i_3 
       (.I0(\dataSet[8][15]_i_11_n_0 ),
        .I1(\datapointer_reg_n_0_[0] ),
        .I2(\datapointer_reg_n_0_[1] ),
        .I3(\datapointer_reg_n_0_[2] ),
        .I4(Rst_tri_o),
        .I5(RDst19_out),
        .O(\dataSet[3][15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A0A00CACACACC)) 
    \dataSet[3][1]_i_1 
       (.I0(\dataSet_reg_n_0_[6][1] ),
        .I1(o_rdata[1]),
        .I2(RDst_reg_0),
        .I3(MULTIst_reg_n_0),
        .I4(ADDst),
        .I5(filterSetFilled_reg_1),
        .O(\dataSet[3][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A0A00CACACACC)) 
    \dataSet[3][2]_i_1 
       (.I0(\dataSet_reg_n_0_[6][2] ),
        .I1(o_rdata[2]),
        .I2(RDst_reg_0),
        .I3(MULTIst_reg_n_0),
        .I4(ADDst),
        .I5(filterSetFilled_reg_1),
        .O(\dataSet[3][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A0A00CACACACC)) 
    \dataSet[3][3]_i_1 
       (.I0(\dataSet_reg_n_0_[6][3] ),
        .I1(o_rdata[3]),
        .I2(RDst_reg_0),
        .I3(MULTIst_reg_n_0),
        .I4(ADDst),
        .I5(filterSetFilled_reg_1),
        .O(\dataSet[3][3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A0A00CACACACC)) 
    \dataSet[3][4]_i_1 
       (.I0(\dataSet_reg_n_0_[6][4] ),
        .I1(o_rdata[4]),
        .I2(RDst_reg_0),
        .I3(MULTIst_reg_n_0),
        .I4(ADDst),
        .I5(filterSetFilled_reg_1),
        .O(\dataSet[3][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A0A00CACACACC)) 
    \dataSet[3][5]_i_1 
       (.I0(\dataSet_reg_n_0_[6][5] ),
        .I1(o_rdata[5]),
        .I2(RDst_reg_0),
        .I3(MULTIst_reg_n_0),
        .I4(ADDst),
        .I5(filterSetFilled_reg_1),
        .O(\dataSet[3][5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A0A00CACACACC)) 
    \dataSet[3][6]_i_1 
       (.I0(\dataSet_reg_n_0_[6][6] ),
        .I1(o_rdata[6]),
        .I2(RDst_reg_0),
        .I3(MULTIst_reg_n_0),
        .I4(ADDst),
        .I5(filterSetFilled_reg_1),
        .O(\dataSet[3][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A0A00CACACACC)) 
    \dataSet[3][7]_i_1 
       (.I0(\dataSet_reg_n_0_[6][7] ),
        .I1(o_rdata[7]),
        .I2(RDst_reg_0),
        .I3(MULTIst_reg_n_0),
        .I4(ADDst),
        .I5(filterSetFilled_reg_1),
        .O(\dataSet[3][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A0A00CACACACC)) 
    \dataSet[3][8]_i_1 
       (.I0(\dataSet_reg_n_0_[6][8] ),
        .I1(o_rdata[8]),
        .I2(RDst_reg_0),
        .I3(MULTIst_reg_n_0),
        .I4(ADDst),
        .I5(filterSetFilled_reg_1),
        .O(\dataSet[3][8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A0A00CACACACC)) 
    \dataSet[3][9]_i_1 
       (.I0(\dataSet_reg_n_0_[6][9] ),
        .I1(o_rdata[9]),
        .I2(RDst_reg_0),
        .I3(MULTIst_reg_n_0),
        .I4(ADDst),
        .I5(filterSetFilled_reg_1),
        .O(\dataSet[3][9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A0A00CACACACC)) 
    \dataSet[4][0]_i_1 
       (.I0(\dataSet_reg_n_0_[7][0] ),
        .I1(o_rdata[0]),
        .I2(RDst_reg_0),
        .I3(MULTIst_reg_n_0),
        .I4(ADDst),
        .I5(filterSetFilled_reg_1),
        .O(\dataSet[4][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A0A00CACACACC)) 
    \dataSet[4][10]_i_1 
       (.I0(\dataSet_reg_n_0_[7][10] ),
        .I1(o_rdata[10]),
        .I2(RDst_reg_0),
        .I3(MULTIst_reg_n_0),
        .I4(ADDst),
        .I5(filterSetFilled_reg_1),
        .O(\dataSet[4][10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A0A00CACACACC)) 
    \dataSet[4][11]_i_1 
       (.I0(\dataSet_reg_n_0_[7][11] ),
        .I1(o_rdata[11]),
        .I2(RDst_reg_0),
        .I3(MULTIst_reg_n_0),
        .I4(ADDst),
        .I5(filterSetFilled_reg_1),
        .O(\dataSet[4][11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A0A00CACACACC)) 
    \dataSet[4][12]_i_1 
       (.I0(\dataSet_reg_n_0_[7][12] ),
        .I1(o_rdata[12]),
        .I2(RDst_reg_0),
        .I3(MULTIst_reg_n_0),
        .I4(ADDst),
        .I5(filterSetFilled_reg_1),
        .O(\dataSet[4][12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A0A00CACACACC)) 
    \dataSet[4][13]_i_1 
       (.I0(\dataSet_reg_n_0_[7][13] ),
        .I1(o_rdata[13]),
        .I2(RDst_reg_0),
        .I3(MULTIst_reg_n_0),
        .I4(ADDst),
        .I5(filterSetFilled_reg_1),
        .O(\dataSet[4][13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A0A00CACACACC)) 
    \dataSet[4][14]_i_1 
       (.I0(\dataSet_reg_n_0_[7][14] ),
        .I1(o_rdata[14]),
        .I2(RDst_reg_0),
        .I3(MULTIst_reg_n_0),
        .I4(ADDst),
        .I5(filterSetFilled_reg_1),
        .O(\dataSet[4][14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF80000000)) 
    \dataSet[4][15]_i_1 
       (.I0(\dataSet[8][15]_i_4_n_0 ),
        .I1(\dataSet[8][15]_i_5_n_0 ),
        .I2(\dataSet[8][15]_i_6_n_0 ),
        .I3(\dataSet[8][15]_i_7_n_0 ),
        .I4(\dataSet[4][15]_i_3_n_0 ),
        .I5(\dataSet[5][15]_i_4_n_0 ),
        .O(\dataSet[4][15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A0A00CACACACC)) 
    \dataSet[4][15]_i_2 
       (.I0(\dataSet_reg_n_0_[7][15] ),
        .I1(o_rdata[15]),
        .I2(RDst_reg_0),
        .I3(MULTIst_reg_n_0),
        .I4(ADDst),
        .I5(filterSetFilled_reg_1),
        .O(\dataSet[4][15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    \dataSet[4][15]_i_3 
       (.I0(\datapointer_reg_n_0_[0] ),
        .I1(\datapointer_reg_n_0_[2] ),
        .I2(\datapointer_reg_n_0_[3] ),
        .I3(\datapointer_reg_n_0_[1] ),
        .I4(RDst19_out),
        .I5(Rst_tri_o),
        .O(\dataSet[4][15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A0A00CACACACC)) 
    \dataSet[4][1]_i_1 
       (.I0(\dataSet_reg_n_0_[7][1] ),
        .I1(o_rdata[1]),
        .I2(RDst_reg_0),
        .I3(MULTIst_reg_n_0),
        .I4(ADDst),
        .I5(filterSetFilled_reg_1),
        .O(\dataSet[4][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A0A00CACACACC)) 
    \dataSet[4][2]_i_1 
       (.I0(\dataSet_reg_n_0_[7][2] ),
        .I1(o_rdata[2]),
        .I2(RDst_reg_0),
        .I3(MULTIst_reg_n_0),
        .I4(ADDst),
        .I5(filterSetFilled_reg_1),
        .O(\dataSet[4][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A0A00CACACACC)) 
    \dataSet[4][3]_i_1 
       (.I0(\dataSet_reg_n_0_[7][3] ),
        .I1(o_rdata[3]),
        .I2(RDst_reg_0),
        .I3(MULTIst_reg_n_0),
        .I4(ADDst),
        .I5(filterSetFilled_reg_1),
        .O(\dataSet[4][3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A0A00CACACACC)) 
    \dataSet[4][4]_i_1 
       (.I0(\dataSet_reg_n_0_[7][4] ),
        .I1(o_rdata[4]),
        .I2(RDst_reg_0),
        .I3(MULTIst_reg_n_0),
        .I4(ADDst),
        .I5(filterSetFilled_reg_1),
        .O(\dataSet[4][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A0A00CACACACC)) 
    \dataSet[4][5]_i_1 
       (.I0(\dataSet_reg_n_0_[7][5] ),
        .I1(o_rdata[5]),
        .I2(RDst_reg_0),
        .I3(MULTIst_reg_n_0),
        .I4(ADDst),
        .I5(filterSetFilled_reg_1),
        .O(\dataSet[4][5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A0A00CACACACC)) 
    \dataSet[4][6]_i_1 
       (.I0(\dataSet_reg_n_0_[7][6] ),
        .I1(o_rdata[6]),
        .I2(RDst_reg_0),
        .I3(MULTIst_reg_n_0),
        .I4(ADDst),
        .I5(filterSetFilled_reg_1),
        .O(\dataSet[4][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A0A00CACACACC)) 
    \dataSet[4][7]_i_1 
       (.I0(\dataSet_reg_n_0_[7][7] ),
        .I1(o_rdata[7]),
        .I2(RDst_reg_0),
        .I3(MULTIst_reg_n_0),
        .I4(ADDst),
        .I5(filterSetFilled_reg_1),
        .O(\dataSet[4][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A0A00CACACACC)) 
    \dataSet[4][8]_i_1 
       (.I0(\dataSet_reg_n_0_[7][8] ),
        .I1(o_rdata[8]),
        .I2(RDst_reg_0),
        .I3(MULTIst_reg_n_0),
        .I4(ADDst),
        .I5(filterSetFilled_reg_1),
        .O(\dataSet[4][8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A0A00CACACACC)) 
    \dataSet[4][9]_i_1 
       (.I0(\dataSet_reg_n_0_[7][9] ),
        .I1(o_rdata[9]),
        .I2(RDst_reg_0),
        .I3(MULTIst_reg_n_0),
        .I4(ADDst),
        .I5(filterSetFilled_reg_1),
        .O(\dataSet[4][9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A0A00CACACACC)) 
    \dataSet[5][0]_i_1 
       (.I0(\dataSet_reg_n_0_[8][0] ),
        .I1(o_rdata[0]),
        .I2(RDst_reg_0),
        .I3(MULTIst_reg_n_0),
        .I4(ADDst),
        .I5(filterSetFilled_reg_1),
        .O(\dataSet[5][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A0A00CACACACC)) 
    \dataSet[5][10]_i_1 
       (.I0(\dataSet_reg_n_0_[8][10] ),
        .I1(o_rdata[10]),
        .I2(RDst_reg_0),
        .I3(MULTIst_reg_n_0),
        .I4(ADDst),
        .I5(filterSetFilled_reg_1),
        .O(\dataSet[5][10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A0A00CACACACC)) 
    \dataSet[5][11]_i_1 
       (.I0(\dataSet_reg_n_0_[8][11] ),
        .I1(o_rdata[11]),
        .I2(RDst_reg_0),
        .I3(MULTIst_reg_n_0),
        .I4(ADDst),
        .I5(filterSetFilled_reg_1),
        .O(\dataSet[5][11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A0A00CACACACC)) 
    \dataSet[5][12]_i_1 
       (.I0(\dataSet_reg_n_0_[8][12] ),
        .I1(o_rdata[12]),
        .I2(RDst_reg_0),
        .I3(MULTIst_reg_n_0),
        .I4(ADDst),
        .I5(filterSetFilled_reg_1),
        .O(\dataSet[5][12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A0A00CACACACC)) 
    \dataSet[5][13]_i_1 
       (.I0(\dataSet_reg_n_0_[8][13] ),
        .I1(o_rdata[13]),
        .I2(RDst_reg_0),
        .I3(MULTIst_reg_n_0),
        .I4(ADDst),
        .I5(filterSetFilled_reg_1),
        .O(\dataSet[5][13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A0A00CACACACC)) 
    \dataSet[5][14]_i_1 
       (.I0(\dataSet_reg_n_0_[8][14] ),
        .I1(o_rdata[14]),
        .I2(RDst_reg_0),
        .I3(MULTIst_reg_n_0),
        .I4(ADDst),
        .I5(filterSetFilled_reg_1),
        .O(\dataSet[5][14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF20000000)) 
    \dataSet[5][15]_i_1 
       (.I0(\dataSet[7][15]_i_5_n_0 ),
        .I1(\dataSet[7][15]_i_8_n_0 ),
        .I2(\dataSet[7][15]_i_9_n_0 ),
        .I3(\dataSet[5][15]_i_3_n_0 ),
        .I4(\dataSet[7][15]_i_6_n_0 ),
        .I5(\dataSet[5][15]_i_4_n_0 ),
        .O(\dataSet[5][15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A0A00CACACACC)) 
    \dataSet[5][15]_i_2 
       (.I0(\dataSet_reg_n_0_[8][15] ),
        .I1(o_rdata[15]),
        .I2(RDst_reg_0),
        .I3(MULTIst_reg_n_0),
        .I4(ADDst),
        .I5(filterSetFilled_reg_1),
        .O(\dataSet[5][15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \dataSet[5][15]_i_3 
       (.I0(\dataSet[8][15]_i_11_n_0 ),
        .I1(\datapointer_reg_n_0_[0] ),
        .I2(\datapointer_reg_n_0_[2] ),
        .I3(\datapointer_reg_n_0_[1] ),
        .I4(RDst19_out),
        .I5(Rst_tri_o),
        .O(\dataSet[5][15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    \dataSet[5][15]_i_4 
       (.I0(MULTIst),
        .I1(RDst_reg_0),
        .I2(MULTIst_reg_n_0),
        .I3(Rst_tri_o),
        .I4(cStart_tri_o),
        .I5(newline_tri_o),
        .O(\dataSet[5][15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A0A00CACACACC)) 
    \dataSet[5][1]_i_1 
       (.I0(\dataSet_reg_n_0_[8][1] ),
        .I1(o_rdata[1]),
        .I2(RDst_reg_0),
        .I3(MULTIst_reg_n_0),
        .I4(ADDst),
        .I5(filterSetFilled_reg_1),
        .O(\dataSet[5][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A0A00CACACACC)) 
    \dataSet[5][2]_i_1 
       (.I0(\dataSet_reg_n_0_[8][2] ),
        .I1(o_rdata[2]),
        .I2(RDst_reg_0),
        .I3(MULTIst_reg_n_0),
        .I4(ADDst),
        .I5(filterSetFilled_reg_1),
        .O(\dataSet[5][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A0A00CACACACC)) 
    \dataSet[5][3]_i_1 
       (.I0(\dataSet_reg_n_0_[8][3] ),
        .I1(o_rdata[3]),
        .I2(RDst_reg_0),
        .I3(MULTIst_reg_n_0),
        .I4(ADDst),
        .I5(filterSetFilled_reg_1),
        .O(\dataSet[5][3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A0A00CACACACC)) 
    \dataSet[5][4]_i_1 
       (.I0(\dataSet_reg_n_0_[8][4] ),
        .I1(o_rdata[4]),
        .I2(RDst_reg_0),
        .I3(MULTIst_reg_n_0),
        .I4(ADDst),
        .I5(filterSetFilled_reg_1),
        .O(\dataSet[5][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A0A00CACACACC)) 
    \dataSet[5][5]_i_1 
       (.I0(\dataSet_reg_n_0_[8][5] ),
        .I1(o_rdata[5]),
        .I2(RDst_reg_0),
        .I3(MULTIst_reg_n_0),
        .I4(ADDst),
        .I5(filterSetFilled_reg_1),
        .O(\dataSet[5][5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A0A00CACACACC)) 
    \dataSet[5][6]_i_1 
       (.I0(\dataSet_reg_n_0_[8][6] ),
        .I1(o_rdata[6]),
        .I2(RDst_reg_0),
        .I3(MULTIst_reg_n_0),
        .I4(ADDst),
        .I5(filterSetFilled_reg_1),
        .O(\dataSet[5][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A0A00CACACACC)) 
    \dataSet[5][7]_i_1 
       (.I0(\dataSet_reg_n_0_[8][7] ),
        .I1(o_rdata[7]),
        .I2(RDst_reg_0),
        .I3(MULTIst_reg_n_0),
        .I4(ADDst),
        .I5(filterSetFilled_reg_1),
        .O(\dataSet[5][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A0A00CACACACC)) 
    \dataSet[5][8]_i_1 
       (.I0(\dataSet_reg_n_0_[8][8] ),
        .I1(o_rdata[8]),
        .I2(RDst_reg_0),
        .I3(MULTIst_reg_n_0),
        .I4(ADDst),
        .I5(filterSetFilled_reg_1),
        .O(\dataSet[5][8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A0A00CACACACC)) 
    \dataSet[5][9]_i_1 
       (.I0(\dataSet_reg_n_0_[8][9] ),
        .I1(o_rdata[9]),
        .I2(RDst_reg_0),
        .I3(MULTIst_reg_n_0),
        .I4(ADDst),
        .I5(filterSetFilled_reg_1),
        .O(\dataSet[5][9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \dataSet[6][15]_i_1 
       (.I0(filterSetFilled_reg_1),
        .I1(\dataSet[7][15]_i_3_n_0 ),
        .I2(\dataSet[7][15]_i_4_n_0 ),
        .I3(\dataSet[7][15]_i_5_n_0 ),
        .I4(\dataSet[7][15]_i_6_n_0 ),
        .I5(\dataSet[7][15]_i_7_n_0 ),
        .O(\dataSet[6][15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    \dataSet[6][15]_i_2 
       (.I0(\dataSet[7][15]_i_7_n_0 ),
        .I1(\dataSet[7][15]_i_6_n_0 ),
        .I2(\dataSet[7][15]_i_5_n_0 ),
        .I3(\dataSet[7][15]_i_8_n_0 ),
        .I4(\dataSet[7][15]_i_9_n_0 ),
        .I5(\dataSet[7][15]_i_3_n_0 ),
        .O(\dataSet[6][15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \dataSet[7][15]_i_1 
       (.I0(filterSetFilled_reg_1),
        .I1(\dataSet[7][15]_i_3_n_0 ),
        .I2(\dataSet[7][15]_i_4_n_0 ),
        .I3(\dataSet[7][15]_i_5_n_0 ),
        .I4(\dataSet[7][15]_i_6_n_0 ),
        .I5(\dataSet[7][15]_i_7_n_0 ),
        .O(\dataSet[7][15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \dataSet[7][15]_i_11 
       (.I0(\datapointer_reg_n_0_[19] ),
        .I1(\datapointer_reg_n_0_[7] ),
        .I2(\datapointer_reg_n_0_[8] ),
        .I3(\datapointer_reg_n_0_[20] ),
        .O(\dataSet[7][15]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \dataSet[7][15]_i_12 
       (.I0(\datapointer_reg_n_0_[13] ),
        .I1(\datapointer_reg_n_0_[11] ),
        .I2(\datapointer_reg_n_0_[14] ),
        .I3(\datapointer_reg_n_0_[10] ),
        .O(\dataSet[7][15]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hEEFEFFFFEEFEEEFE)) 
    \dataSet[7][15]_i_13 
       (.I0(\datapointer_reg_n_0_[20] ),
        .I1(\datapointer_reg_n_0_[8] ),
        .I2(\datapointer_reg_n_0_[18] ),
        .I3(\datapointer_reg_n_0_[19] ),
        .I4(\datapointer_reg_n_0_[7] ),
        .I5(\datapointer_reg_n_0_[6] ),
        .O(\dataSet[7][15]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h4F4F4F44)) 
    \dataSet[7][15]_i_14 
       (.I0(\datapointer_reg_n_0_[28] ),
        .I1(\datapointer_reg_n_0_[27] ),
        .I2(RDst_reg_0),
        .I3(MULTIst_reg_n_0),
        .I4(ADDst),
        .O(\dataSet[7][15]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF22F2)) 
    \dataSet[7][15]_i_15 
       (.I0(\datapointer_reg_n_0_[3] ),
        .I1(\datapointer_reg_n_0_[4] ),
        .I2(\datapointer_reg_n_0_[12] ),
        .I3(\datapointer_reg_n_0_[13] ),
        .I4(\datapointer_reg_n_0_[14] ),
        .I5(\datapointer_reg_n_0_[5] ),
        .O(\dataSet[7][15]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \dataSet[7][15]_i_16 
       (.I0(\datapointer_reg_n_0_[20] ),
        .I1(\datapointer_reg_n_0_[8] ),
        .O(\dataSet[7][15]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \dataSet[7][15]_i_2 
       (.I0(\dataSet[7][15]_i_7_n_0 ),
        .I1(\dataSet[7][15]_i_6_n_0 ),
        .I2(\dataSet[7][15]_i_5_n_0 ),
        .I3(\dataSet[7][15]_i_8_n_0 ),
        .I4(\dataSet[7][15]_i_9_n_0 ),
        .I5(\dataSet[7][15]_i_3_n_0 ),
        .O(\dataSet[7][15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \dataSet[7][15]_i_3 
       (.I0(\datapointer_reg_n_0_[5] ),
        .I1(\datapointer_reg_n_0_[22] ),
        .I2(\datapointer_reg_n_0_[4] ),
        .I3(\datapointer_reg_n_0_[2] ),
        .I4(\datapointer_reg_n_0_[1] ),
        .I5(\dataSet_reg[7][0]_0 ),
        .O(\dataSet[7][15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \dataSet[7][15]_i_4 
       (.I0(\dataSet[7][15]_i_11_n_0 ),
        .I1(\datapointer[31]_i_6_n_0 ),
        .I2(\dataSet[7][15]_i_12_n_0 ),
        .I3(\dataSet[8][15]_i_9_n_0 ),
        .I4(\dataSet[7][15]_i_8_n_0 ),
        .O(\dataSet[7][15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0001000000010001)) 
    \dataSet[7][15]_i_5 
       (.I0(\dataSet[7][15]_i_13_n_0 ),
        .I1(\dataSet[7][15]_i_14_n_0 ),
        .I2(\datapointer_reg_n_0_[29] ),
        .I3(\datapointer_reg_n_0_[26] ),
        .I4(\datapointer_reg_n_0_[25] ),
        .I5(\datapointer_reg_n_0_[24] ),
        .O(\dataSet[7][15]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h0000000B)) 
    \dataSet[7][15]_i_6 
       (.I0(\datapointer_reg_n_0_[10] ),
        .I1(\datapointer_reg_n_0_[9] ),
        .I2(\datapointer_reg_n_0_[11] ),
        .I3(\dataSet[7][15]_i_15_n_0 ),
        .I4(\dataSet[8][15]_i_12_n_0 ),
        .O(\dataSet[7][15]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h8F)) 
    \dataSet[7][15]_i_7 
       (.I0(\datapointer_reg_n_0_[0] ),
        .I1(\datapointer_reg_n_0_[1] ),
        .I2(\datapointer_reg_n_0_[2] ),
        .O(\dataSet[7][15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF22F2)) 
    \dataSet[7][15]_i_8 
       (.I0(\datapointer_reg_n_0_[15] ),
        .I1(\datapointer_reg_n_0_[16] ),
        .I2(\datapointer_reg_n_0_[21] ),
        .I3(\datapointer_reg_n_0_[22] ),
        .I4(\datapointer_reg_n_0_[23] ),
        .I5(\datapointer_reg_n_0_[17] ),
        .O(\dataSet[7][15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \dataSet[7][15]_i_9 
       (.I0(\dataSet[8][15]_i_9_n_0 ),
        .I1(\dataSet[7][15]_i_12_n_0 ),
        .I2(\datapointer[31]_i_6_n_0 ),
        .I3(\datapointer_reg_n_0_[19] ),
        .I4(\datapointer_reg_n_0_[7] ),
        .I5(\dataSet[7][15]_i_16_n_0 ),
        .O(\dataSet[7][15]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \dataSet[8][15]_i_1 
       (.I0(filterSetFilled_reg_1),
        .I1(\dataSet[8][15]_i_4_n_0 ),
        .I2(\dataSet[8][15]_i_5_n_0 ),
        .I3(\dataSet[8][15]_i_6_n_0 ),
        .I4(\dataSet[8][15]_i_7_n_0 ),
        .I5(\dataSet[8][15]_i_8_n_0 ),
        .O(\dataSet[8][15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \dataSet[8][15]_i_10 
       (.I0(\datapointer_reg_n_0_[21] ),
        .I1(\datapointer_reg_n_0_[19] ),
        .I2(\datapointer_reg_n_0_[18] ),
        .I3(\datapointer_reg_n_0_[15] ),
        .O(\dataSet[8][15]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \dataSet[8][15]_i_11 
       (.I0(\datapointer_reg_n_0_[5] ),
        .I1(\datapointer_reg_n_0_[4] ),
        .I2(\datapointer_reg_n_0_[23] ),
        .I3(\datapointer_reg_n_0_[22] ),
        .O(\dataSet[8][15]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \dataSet[8][15]_i_12 
       (.I0(\datapointer_reg_n_0_[17] ),
        .I1(\datapointer_reg_n_0_[16] ),
        .I2(\datapointer_reg_n_0_[26] ),
        .I3(\datapointer_reg_n_0_[25] ),
        .O(\dataSet[8][15]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \dataSet[8][15]_i_2 
       (.I0(\dataSet[8][15]_i_8_n_0 ),
        .I1(\dataSet[8][15]_i_7_n_0 ),
        .I2(ADDst_reg_0),
        .I3(\dataSet[8][15]_i_9_n_0 ),
        .I4(\dataSet[8][15]_i_5_n_0 ),
        .I5(\dataSet[8][15]_i_4_n_0 ),
        .O(\dataSet[8][15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    \dataSet[8][15]_i_4 
       (.I0(\datapointer_reg_n_0_[20] ),
        .I1(\datapointer_reg_n_0_[8] ),
        .I2(\datapointer_reg_n_0_[24] ),
        .I3(\datapointer_reg_n_0_[27] ),
        .I4(\dataSet[8][15]_i_10_n_0 ),
        .O(\dataSet[8][15]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \dataSet[8][15]_i_5 
       (.I0(\datapointer_reg_n_0_[9] ),
        .I1(\datapointer_reg_n_0_[12] ),
        .I2(\datapointer_reg_n_0_[6] ),
        .I3(\datapointer_reg_n_0_[7] ),
        .I4(\datapointer[31]_i_6_n_0 ),
        .O(\dataSet[8][15]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \dataSet[8][15]_i_6 
       (.I0(ADDst_reg_0),
        .I1(\datapointer_reg_n_0_[28] ),
        .I2(\datapointer_reg_n_0_[29] ),
        .I3(\datapointer_reg_n_0_[30] ),
        .I4(\datapointer_reg_n_0_[31] ),
        .O(\dataSet[8][15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \dataSet[8][15]_i_7 
       (.I0(\datapointer_reg_n_0_[13] ),
        .I1(\datapointer_reg_n_0_[11] ),
        .I2(\datapointer_reg_n_0_[14] ),
        .I3(\datapointer_reg_n_0_[10] ),
        .I4(\dataSet[8][15]_i_11_n_0 ),
        .I5(\dataSet[8][15]_i_12_n_0 ),
        .O(\dataSet[8][15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    \dataSet[8][15]_i_8 
       (.I0(\datapointer_reg_n_0_[0] ),
        .I1(\datapointer_reg_n_0_[3] ),
        .I2(\datapointer_reg_n_0_[2] ),
        .I3(\datapointer_reg_n_0_[1] ),
        .I4(RDst19_out),
        .I5(Rst_tri_o),
        .O(\dataSet[8][15]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \dataSet[8][15]_i_9 
       (.I0(\datapointer_reg_n_0_[31] ),
        .I1(\datapointer_reg_n_0_[30] ),
        .I2(\datapointer_reg_n_0_[29] ),
        .I3(\datapointer_reg_n_0_[28] ),
        .O(\dataSet[8][15]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[0][0] 
       (.C(Clk),
        .CE(\dataSet[0][15]_i_1_n_0 ),
        .D(\dataSet[0][0]_i_1_n_0 ),
        .Q(\dataSet_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[0][10] 
       (.C(Clk),
        .CE(\dataSet[0][15]_i_1_n_0 ),
        .D(\dataSet[0][10]_i_1_n_0 ),
        .Q(\dataSet_reg_n_0_[0][10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[0][11] 
       (.C(Clk),
        .CE(\dataSet[0][15]_i_1_n_0 ),
        .D(\dataSet[0][11]_i_1_n_0 ),
        .Q(\dataSet_reg_n_0_[0][11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[0][12] 
       (.C(Clk),
        .CE(\dataSet[0][15]_i_1_n_0 ),
        .D(\dataSet[0][12]_i_1_n_0 ),
        .Q(\dataSet_reg_n_0_[0][12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[0][13] 
       (.C(Clk),
        .CE(\dataSet[0][15]_i_1_n_0 ),
        .D(\dataSet[0][13]_i_1_n_0 ),
        .Q(\dataSet_reg_n_0_[0][13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[0][14] 
       (.C(Clk),
        .CE(\dataSet[0][15]_i_1_n_0 ),
        .D(\dataSet[0][14]_i_1_n_0 ),
        .Q(\dataSet_reg_n_0_[0][14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[0][15] 
       (.C(Clk),
        .CE(\dataSet[0][15]_i_1_n_0 ),
        .D(\dataSet[0][15]_i_2_n_0 ),
        .Q(\dataSet_reg_n_0_[0][15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[0][1] 
       (.C(Clk),
        .CE(\dataSet[0][15]_i_1_n_0 ),
        .D(\dataSet[0][1]_i_1_n_0 ),
        .Q(\dataSet_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[0][2] 
       (.C(Clk),
        .CE(\dataSet[0][15]_i_1_n_0 ),
        .D(\dataSet[0][2]_i_1_n_0 ),
        .Q(\dataSet_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[0][3] 
       (.C(Clk),
        .CE(\dataSet[0][15]_i_1_n_0 ),
        .D(\dataSet[0][3]_i_1_n_0 ),
        .Q(\dataSet_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[0][4] 
       (.C(Clk),
        .CE(\dataSet[0][15]_i_1_n_0 ),
        .D(\dataSet[0][4]_i_1_n_0 ),
        .Q(\dataSet_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[0][5] 
       (.C(Clk),
        .CE(\dataSet[0][15]_i_1_n_0 ),
        .D(\dataSet[0][5]_i_1_n_0 ),
        .Q(\dataSet_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[0][6] 
       (.C(Clk),
        .CE(\dataSet[0][15]_i_1_n_0 ),
        .D(\dataSet[0][6]_i_1_n_0 ),
        .Q(\dataSet_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[0][7] 
       (.C(Clk),
        .CE(\dataSet[0][15]_i_1_n_0 ),
        .D(\dataSet[0][7]_i_1_n_0 ),
        .Q(\dataSet_reg_n_0_[0][7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[0][8] 
       (.C(Clk),
        .CE(\dataSet[0][15]_i_1_n_0 ),
        .D(\dataSet[0][8]_i_1_n_0 ),
        .Q(\dataSet_reg_n_0_[0][8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[0][9] 
       (.C(Clk),
        .CE(\dataSet[0][15]_i_1_n_0 ),
        .D(\dataSet[0][9]_i_1_n_0 ),
        .Q(\dataSet_reg_n_0_[0][9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[1][0] 
       (.C(Clk),
        .CE(\dataSet[1][15]_i_1_n_0 ),
        .D(\dataSet[1][0]_i_1_n_0 ),
        .Q(\dataSet_reg_n_0_[1][0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[1][10] 
       (.C(Clk),
        .CE(\dataSet[1][15]_i_1_n_0 ),
        .D(\dataSet[1][10]_i_1_n_0 ),
        .Q(\dataSet_reg_n_0_[1][10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[1][11] 
       (.C(Clk),
        .CE(\dataSet[1][15]_i_1_n_0 ),
        .D(\dataSet[1][11]_i_1_n_0 ),
        .Q(\dataSet_reg_n_0_[1][11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[1][12] 
       (.C(Clk),
        .CE(\dataSet[1][15]_i_1_n_0 ),
        .D(\dataSet[1][12]_i_1_n_0 ),
        .Q(\dataSet_reg_n_0_[1][12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[1][13] 
       (.C(Clk),
        .CE(\dataSet[1][15]_i_1_n_0 ),
        .D(\dataSet[1][13]_i_1_n_0 ),
        .Q(\dataSet_reg_n_0_[1][13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[1][14] 
       (.C(Clk),
        .CE(\dataSet[1][15]_i_1_n_0 ),
        .D(\dataSet[1][14]_i_1_n_0 ),
        .Q(\dataSet_reg_n_0_[1][14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[1][15] 
       (.C(Clk),
        .CE(\dataSet[1][15]_i_1_n_0 ),
        .D(\dataSet[1][15]_i_2_n_0 ),
        .Q(\dataSet_reg_n_0_[1][15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[1][1] 
       (.C(Clk),
        .CE(\dataSet[1][15]_i_1_n_0 ),
        .D(\dataSet[1][1]_i_1_n_0 ),
        .Q(\dataSet_reg_n_0_[1][1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[1][2] 
       (.C(Clk),
        .CE(\dataSet[1][15]_i_1_n_0 ),
        .D(\dataSet[1][2]_i_1_n_0 ),
        .Q(\dataSet_reg_n_0_[1][2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[1][3] 
       (.C(Clk),
        .CE(\dataSet[1][15]_i_1_n_0 ),
        .D(\dataSet[1][3]_i_1_n_0 ),
        .Q(\dataSet_reg_n_0_[1][3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[1][4] 
       (.C(Clk),
        .CE(\dataSet[1][15]_i_1_n_0 ),
        .D(\dataSet[1][4]_i_1_n_0 ),
        .Q(\dataSet_reg_n_0_[1][4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[1][5] 
       (.C(Clk),
        .CE(\dataSet[1][15]_i_1_n_0 ),
        .D(\dataSet[1][5]_i_1_n_0 ),
        .Q(\dataSet_reg_n_0_[1][5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[1][6] 
       (.C(Clk),
        .CE(\dataSet[1][15]_i_1_n_0 ),
        .D(\dataSet[1][6]_i_1_n_0 ),
        .Q(\dataSet_reg_n_0_[1][6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[1][7] 
       (.C(Clk),
        .CE(\dataSet[1][15]_i_1_n_0 ),
        .D(\dataSet[1][7]_i_1_n_0 ),
        .Q(\dataSet_reg_n_0_[1][7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[1][8] 
       (.C(Clk),
        .CE(\dataSet[1][15]_i_1_n_0 ),
        .D(\dataSet[1][8]_i_1_n_0 ),
        .Q(\dataSet_reg_n_0_[1][8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[1][9] 
       (.C(Clk),
        .CE(\dataSet[1][15]_i_1_n_0 ),
        .D(\dataSet[1][9]_i_1_n_0 ),
        .Q(\dataSet_reg_n_0_[1][9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[2][0] 
       (.C(Clk),
        .CE(\dataSet[2][15]_i_1_n_0 ),
        .D(\dataSet[2][0]_i_1_n_0 ),
        .Q(\dataSet_reg_n_0_[2][0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[2][10] 
       (.C(Clk),
        .CE(\dataSet[2][15]_i_1_n_0 ),
        .D(\dataSet[2][10]_i_1_n_0 ),
        .Q(\dataSet_reg_n_0_[2][10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[2][11] 
       (.C(Clk),
        .CE(\dataSet[2][15]_i_1_n_0 ),
        .D(\dataSet[2][11]_i_1_n_0 ),
        .Q(\dataSet_reg_n_0_[2][11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[2][12] 
       (.C(Clk),
        .CE(\dataSet[2][15]_i_1_n_0 ),
        .D(\dataSet[2][12]_i_1_n_0 ),
        .Q(\dataSet_reg_n_0_[2][12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[2][13] 
       (.C(Clk),
        .CE(\dataSet[2][15]_i_1_n_0 ),
        .D(\dataSet[2][13]_i_1_n_0 ),
        .Q(\dataSet_reg_n_0_[2][13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[2][14] 
       (.C(Clk),
        .CE(\dataSet[2][15]_i_1_n_0 ),
        .D(\dataSet[2][14]_i_1_n_0 ),
        .Q(\dataSet_reg_n_0_[2][14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[2][15] 
       (.C(Clk),
        .CE(\dataSet[2][15]_i_1_n_0 ),
        .D(\dataSet[2][15]_i_2_n_0 ),
        .Q(\dataSet_reg_n_0_[2][15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[2][1] 
       (.C(Clk),
        .CE(\dataSet[2][15]_i_1_n_0 ),
        .D(\dataSet[2][1]_i_1_n_0 ),
        .Q(\dataSet_reg_n_0_[2][1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[2][2] 
       (.C(Clk),
        .CE(\dataSet[2][15]_i_1_n_0 ),
        .D(\dataSet[2][2]_i_1_n_0 ),
        .Q(\dataSet_reg_n_0_[2][2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[2][3] 
       (.C(Clk),
        .CE(\dataSet[2][15]_i_1_n_0 ),
        .D(\dataSet[2][3]_i_1_n_0 ),
        .Q(\dataSet_reg_n_0_[2][3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[2][4] 
       (.C(Clk),
        .CE(\dataSet[2][15]_i_1_n_0 ),
        .D(\dataSet[2][4]_i_1_n_0 ),
        .Q(\dataSet_reg_n_0_[2][4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[2][5] 
       (.C(Clk),
        .CE(\dataSet[2][15]_i_1_n_0 ),
        .D(\dataSet[2][5]_i_1_n_0 ),
        .Q(\dataSet_reg_n_0_[2][5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[2][6] 
       (.C(Clk),
        .CE(\dataSet[2][15]_i_1_n_0 ),
        .D(\dataSet[2][6]_i_1_n_0 ),
        .Q(\dataSet_reg_n_0_[2][6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[2][7] 
       (.C(Clk),
        .CE(\dataSet[2][15]_i_1_n_0 ),
        .D(\dataSet[2][7]_i_1_n_0 ),
        .Q(\dataSet_reg_n_0_[2][7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[2][8] 
       (.C(Clk),
        .CE(\dataSet[2][15]_i_1_n_0 ),
        .D(\dataSet[2][8]_i_1_n_0 ),
        .Q(\dataSet_reg_n_0_[2][8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[2][9] 
       (.C(Clk),
        .CE(\dataSet[2][15]_i_1_n_0 ),
        .D(\dataSet[2][9]_i_1_n_0 ),
        .Q(\dataSet_reg_n_0_[2][9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[3][0] 
       (.C(Clk),
        .CE(\dataSet[3][15]_i_1_n_0 ),
        .D(\dataSet[3][0]_i_1_n_0 ),
        .Q(\dataSet_reg_n_0_[3][0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[3][10] 
       (.C(Clk),
        .CE(\dataSet[3][15]_i_1_n_0 ),
        .D(\dataSet[3][10]_i_1_n_0 ),
        .Q(\dataSet_reg_n_0_[3][10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[3][11] 
       (.C(Clk),
        .CE(\dataSet[3][15]_i_1_n_0 ),
        .D(\dataSet[3][11]_i_1_n_0 ),
        .Q(\dataSet_reg_n_0_[3][11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[3][12] 
       (.C(Clk),
        .CE(\dataSet[3][15]_i_1_n_0 ),
        .D(\dataSet[3][12]_i_1_n_0 ),
        .Q(\dataSet_reg_n_0_[3][12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[3][13] 
       (.C(Clk),
        .CE(\dataSet[3][15]_i_1_n_0 ),
        .D(\dataSet[3][13]_i_1_n_0 ),
        .Q(\dataSet_reg_n_0_[3][13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[3][14] 
       (.C(Clk),
        .CE(\dataSet[3][15]_i_1_n_0 ),
        .D(\dataSet[3][14]_i_1_n_0 ),
        .Q(\dataSet_reg_n_0_[3][14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[3][15] 
       (.C(Clk),
        .CE(\dataSet[3][15]_i_1_n_0 ),
        .D(\dataSet[3][15]_i_2_n_0 ),
        .Q(\dataSet_reg_n_0_[3][15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[3][1] 
       (.C(Clk),
        .CE(\dataSet[3][15]_i_1_n_0 ),
        .D(\dataSet[3][1]_i_1_n_0 ),
        .Q(\dataSet_reg_n_0_[3][1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[3][2] 
       (.C(Clk),
        .CE(\dataSet[3][15]_i_1_n_0 ),
        .D(\dataSet[3][2]_i_1_n_0 ),
        .Q(\dataSet_reg_n_0_[3][2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[3][3] 
       (.C(Clk),
        .CE(\dataSet[3][15]_i_1_n_0 ),
        .D(\dataSet[3][3]_i_1_n_0 ),
        .Q(\dataSet_reg_n_0_[3][3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[3][4] 
       (.C(Clk),
        .CE(\dataSet[3][15]_i_1_n_0 ),
        .D(\dataSet[3][4]_i_1_n_0 ),
        .Q(\dataSet_reg_n_0_[3][4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[3][5] 
       (.C(Clk),
        .CE(\dataSet[3][15]_i_1_n_0 ),
        .D(\dataSet[3][5]_i_1_n_0 ),
        .Q(\dataSet_reg_n_0_[3][5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[3][6] 
       (.C(Clk),
        .CE(\dataSet[3][15]_i_1_n_0 ),
        .D(\dataSet[3][6]_i_1_n_0 ),
        .Q(\dataSet_reg_n_0_[3][6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[3][7] 
       (.C(Clk),
        .CE(\dataSet[3][15]_i_1_n_0 ),
        .D(\dataSet[3][7]_i_1_n_0 ),
        .Q(\dataSet_reg_n_0_[3][7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[3][8] 
       (.C(Clk),
        .CE(\dataSet[3][15]_i_1_n_0 ),
        .D(\dataSet[3][8]_i_1_n_0 ),
        .Q(\dataSet_reg_n_0_[3][8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[3][9] 
       (.C(Clk),
        .CE(\dataSet[3][15]_i_1_n_0 ),
        .D(\dataSet[3][9]_i_1_n_0 ),
        .Q(\dataSet_reg_n_0_[3][9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[4][0] 
       (.C(Clk),
        .CE(\dataSet[4][15]_i_1_n_0 ),
        .D(\dataSet[4][0]_i_1_n_0 ),
        .Q(\dataSet_reg_n_0_[4][0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[4][10] 
       (.C(Clk),
        .CE(\dataSet[4][15]_i_1_n_0 ),
        .D(\dataSet[4][10]_i_1_n_0 ),
        .Q(\dataSet_reg_n_0_[4][10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[4][11] 
       (.C(Clk),
        .CE(\dataSet[4][15]_i_1_n_0 ),
        .D(\dataSet[4][11]_i_1_n_0 ),
        .Q(\dataSet_reg_n_0_[4][11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[4][12] 
       (.C(Clk),
        .CE(\dataSet[4][15]_i_1_n_0 ),
        .D(\dataSet[4][12]_i_1_n_0 ),
        .Q(\dataSet_reg_n_0_[4][12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[4][13] 
       (.C(Clk),
        .CE(\dataSet[4][15]_i_1_n_0 ),
        .D(\dataSet[4][13]_i_1_n_0 ),
        .Q(\dataSet_reg_n_0_[4][13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[4][14] 
       (.C(Clk),
        .CE(\dataSet[4][15]_i_1_n_0 ),
        .D(\dataSet[4][14]_i_1_n_0 ),
        .Q(\dataSet_reg_n_0_[4][14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[4][15] 
       (.C(Clk),
        .CE(\dataSet[4][15]_i_1_n_0 ),
        .D(\dataSet[4][15]_i_2_n_0 ),
        .Q(\dataSet_reg_n_0_[4][15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[4][1] 
       (.C(Clk),
        .CE(\dataSet[4][15]_i_1_n_0 ),
        .D(\dataSet[4][1]_i_1_n_0 ),
        .Q(\dataSet_reg_n_0_[4][1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[4][2] 
       (.C(Clk),
        .CE(\dataSet[4][15]_i_1_n_0 ),
        .D(\dataSet[4][2]_i_1_n_0 ),
        .Q(\dataSet_reg_n_0_[4][2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[4][3] 
       (.C(Clk),
        .CE(\dataSet[4][15]_i_1_n_0 ),
        .D(\dataSet[4][3]_i_1_n_0 ),
        .Q(\dataSet_reg_n_0_[4][3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[4][4] 
       (.C(Clk),
        .CE(\dataSet[4][15]_i_1_n_0 ),
        .D(\dataSet[4][4]_i_1_n_0 ),
        .Q(\dataSet_reg_n_0_[4][4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[4][5] 
       (.C(Clk),
        .CE(\dataSet[4][15]_i_1_n_0 ),
        .D(\dataSet[4][5]_i_1_n_0 ),
        .Q(\dataSet_reg_n_0_[4][5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[4][6] 
       (.C(Clk),
        .CE(\dataSet[4][15]_i_1_n_0 ),
        .D(\dataSet[4][6]_i_1_n_0 ),
        .Q(\dataSet_reg_n_0_[4][6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[4][7] 
       (.C(Clk),
        .CE(\dataSet[4][15]_i_1_n_0 ),
        .D(\dataSet[4][7]_i_1_n_0 ),
        .Q(\dataSet_reg_n_0_[4][7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[4][8] 
       (.C(Clk),
        .CE(\dataSet[4][15]_i_1_n_0 ),
        .D(\dataSet[4][8]_i_1_n_0 ),
        .Q(\dataSet_reg_n_0_[4][8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[4][9] 
       (.C(Clk),
        .CE(\dataSet[4][15]_i_1_n_0 ),
        .D(\dataSet[4][9]_i_1_n_0 ),
        .Q(\dataSet_reg_n_0_[4][9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[5][0] 
       (.C(Clk),
        .CE(\dataSet[5][15]_i_1_n_0 ),
        .D(\dataSet[5][0]_i_1_n_0 ),
        .Q(\dataSet_reg_n_0_[5][0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[5][10] 
       (.C(Clk),
        .CE(\dataSet[5][15]_i_1_n_0 ),
        .D(\dataSet[5][10]_i_1_n_0 ),
        .Q(\dataSet_reg_n_0_[5][10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[5][11] 
       (.C(Clk),
        .CE(\dataSet[5][15]_i_1_n_0 ),
        .D(\dataSet[5][11]_i_1_n_0 ),
        .Q(\dataSet_reg_n_0_[5][11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[5][12] 
       (.C(Clk),
        .CE(\dataSet[5][15]_i_1_n_0 ),
        .D(\dataSet[5][12]_i_1_n_0 ),
        .Q(\dataSet_reg_n_0_[5][12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[5][13] 
       (.C(Clk),
        .CE(\dataSet[5][15]_i_1_n_0 ),
        .D(\dataSet[5][13]_i_1_n_0 ),
        .Q(\dataSet_reg_n_0_[5][13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[5][14] 
       (.C(Clk),
        .CE(\dataSet[5][15]_i_1_n_0 ),
        .D(\dataSet[5][14]_i_1_n_0 ),
        .Q(\dataSet_reg_n_0_[5][14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[5][15] 
       (.C(Clk),
        .CE(\dataSet[5][15]_i_1_n_0 ),
        .D(\dataSet[5][15]_i_2_n_0 ),
        .Q(\dataSet_reg_n_0_[5][15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[5][1] 
       (.C(Clk),
        .CE(\dataSet[5][15]_i_1_n_0 ),
        .D(\dataSet[5][1]_i_1_n_0 ),
        .Q(\dataSet_reg_n_0_[5][1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[5][2] 
       (.C(Clk),
        .CE(\dataSet[5][15]_i_1_n_0 ),
        .D(\dataSet[5][2]_i_1_n_0 ),
        .Q(\dataSet_reg_n_0_[5][2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[5][3] 
       (.C(Clk),
        .CE(\dataSet[5][15]_i_1_n_0 ),
        .D(\dataSet[5][3]_i_1_n_0 ),
        .Q(\dataSet_reg_n_0_[5][3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[5][4] 
       (.C(Clk),
        .CE(\dataSet[5][15]_i_1_n_0 ),
        .D(\dataSet[5][4]_i_1_n_0 ),
        .Q(\dataSet_reg_n_0_[5][4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[5][5] 
       (.C(Clk),
        .CE(\dataSet[5][15]_i_1_n_0 ),
        .D(\dataSet[5][5]_i_1_n_0 ),
        .Q(\dataSet_reg_n_0_[5][5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[5][6] 
       (.C(Clk),
        .CE(\dataSet[5][15]_i_1_n_0 ),
        .D(\dataSet[5][6]_i_1_n_0 ),
        .Q(\dataSet_reg_n_0_[5][6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[5][7] 
       (.C(Clk),
        .CE(\dataSet[5][15]_i_1_n_0 ),
        .D(\dataSet[5][7]_i_1_n_0 ),
        .Q(\dataSet_reg_n_0_[5][7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[5][8] 
       (.C(Clk),
        .CE(\dataSet[5][15]_i_1_n_0 ),
        .D(\dataSet[5][8]_i_1_n_0 ),
        .Q(\dataSet_reg_n_0_[5][8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[5][9] 
       (.C(Clk),
        .CE(\dataSet[5][15]_i_1_n_0 ),
        .D(\dataSet[5][9]_i_1_n_0 ),
        .Q(\dataSet_reg_n_0_[5][9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[6][0] 
       (.C(Clk),
        .CE(\dataSet[6][15]_i_2_n_0 ),
        .D(o_rdata[0]),
        .Q(\dataSet_reg_n_0_[6][0] ),
        .R(\dataSet[6][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[6][10] 
       (.C(Clk),
        .CE(\dataSet[6][15]_i_2_n_0 ),
        .D(o_rdata[10]),
        .Q(\dataSet_reg_n_0_[6][10] ),
        .R(\dataSet[6][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[6][11] 
       (.C(Clk),
        .CE(\dataSet[6][15]_i_2_n_0 ),
        .D(o_rdata[11]),
        .Q(\dataSet_reg_n_0_[6][11] ),
        .R(\dataSet[6][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[6][12] 
       (.C(Clk),
        .CE(\dataSet[6][15]_i_2_n_0 ),
        .D(o_rdata[12]),
        .Q(\dataSet_reg_n_0_[6][12] ),
        .R(\dataSet[6][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[6][13] 
       (.C(Clk),
        .CE(\dataSet[6][15]_i_2_n_0 ),
        .D(o_rdata[13]),
        .Q(\dataSet_reg_n_0_[6][13] ),
        .R(\dataSet[6][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[6][14] 
       (.C(Clk),
        .CE(\dataSet[6][15]_i_2_n_0 ),
        .D(o_rdata[14]),
        .Q(\dataSet_reg_n_0_[6][14] ),
        .R(\dataSet[6][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[6][15] 
       (.C(Clk),
        .CE(\dataSet[6][15]_i_2_n_0 ),
        .D(o_rdata[15]),
        .Q(\dataSet_reg_n_0_[6][15] ),
        .R(\dataSet[6][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[6][1] 
       (.C(Clk),
        .CE(\dataSet[6][15]_i_2_n_0 ),
        .D(o_rdata[1]),
        .Q(\dataSet_reg_n_0_[6][1] ),
        .R(\dataSet[6][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[6][2] 
       (.C(Clk),
        .CE(\dataSet[6][15]_i_2_n_0 ),
        .D(o_rdata[2]),
        .Q(\dataSet_reg_n_0_[6][2] ),
        .R(\dataSet[6][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[6][3] 
       (.C(Clk),
        .CE(\dataSet[6][15]_i_2_n_0 ),
        .D(o_rdata[3]),
        .Q(\dataSet_reg_n_0_[6][3] ),
        .R(\dataSet[6][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[6][4] 
       (.C(Clk),
        .CE(\dataSet[6][15]_i_2_n_0 ),
        .D(o_rdata[4]),
        .Q(\dataSet_reg_n_0_[6][4] ),
        .R(\dataSet[6][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[6][5] 
       (.C(Clk),
        .CE(\dataSet[6][15]_i_2_n_0 ),
        .D(o_rdata[5]),
        .Q(\dataSet_reg_n_0_[6][5] ),
        .R(\dataSet[6][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[6][6] 
       (.C(Clk),
        .CE(\dataSet[6][15]_i_2_n_0 ),
        .D(o_rdata[6]),
        .Q(\dataSet_reg_n_0_[6][6] ),
        .R(\dataSet[6][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[6][7] 
       (.C(Clk),
        .CE(\dataSet[6][15]_i_2_n_0 ),
        .D(o_rdata[7]),
        .Q(\dataSet_reg_n_0_[6][7] ),
        .R(\dataSet[6][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[6][8] 
       (.C(Clk),
        .CE(\dataSet[6][15]_i_2_n_0 ),
        .D(o_rdata[8]),
        .Q(\dataSet_reg_n_0_[6][8] ),
        .R(\dataSet[6][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[6][9] 
       (.C(Clk),
        .CE(\dataSet[6][15]_i_2_n_0 ),
        .D(o_rdata[9]),
        .Q(\dataSet_reg_n_0_[6][9] ),
        .R(\dataSet[6][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[7][0] 
       (.C(Clk),
        .CE(\dataSet[7][15]_i_2_n_0 ),
        .D(o_rdata[0]),
        .Q(\dataSet_reg_n_0_[7][0] ),
        .R(\dataSet[7][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[7][10] 
       (.C(Clk),
        .CE(\dataSet[7][15]_i_2_n_0 ),
        .D(o_rdata[10]),
        .Q(\dataSet_reg_n_0_[7][10] ),
        .R(\dataSet[7][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[7][11] 
       (.C(Clk),
        .CE(\dataSet[7][15]_i_2_n_0 ),
        .D(o_rdata[11]),
        .Q(\dataSet_reg_n_0_[7][11] ),
        .R(\dataSet[7][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[7][12] 
       (.C(Clk),
        .CE(\dataSet[7][15]_i_2_n_0 ),
        .D(o_rdata[12]),
        .Q(\dataSet_reg_n_0_[7][12] ),
        .R(\dataSet[7][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[7][13] 
       (.C(Clk),
        .CE(\dataSet[7][15]_i_2_n_0 ),
        .D(o_rdata[13]),
        .Q(\dataSet_reg_n_0_[7][13] ),
        .R(\dataSet[7][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[7][14] 
       (.C(Clk),
        .CE(\dataSet[7][15]_i_2_n_0 ),
        .D(o_rdata[14]),
        .Q(\dataSet_reg_n_0_[7][14] ),
        .R(\dataSet[7][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[7][15] 
       (.C(Clk),
        .CE(\dataSet[7][15]_i_2_n_0 ),
        .D(o_rdata[15]),
        .Q(\dataSet_reg_n_0_[7][15] ),
        .R(\dataSet[7][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[7][1] 
       (.C(Clk),
        .CE(\dataSet[7][15]_i_2_n_0 ),
        .D(o_rdata[1]),
        .Q(\dataSet_reg_n_0_[7][1] ),
        .R(\dataSet[7][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[7][2] 
       (.C(Clk),
        .CE(\dataSet[7][15]_i_2_n_0 ),
        .D(o_rdata[2]),
        .Q(\dataSet_reg_n_0_[7][2] ),
        .R(\dataSet[7][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[7][3] 
       (.C(Clk),
        .CE(\dataSet[7][15]_i_2_n_0 ),
        .D(o_rdata[3]),
        .Q(\dataSet_reg_n_0_[7][3] ),
        .R(\dataSet[7][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[7][4] 
       (.C(Clk),
        .CE(\dataSet[7][15]_i_2_n_0 ),
        .D(o_rdata[4]),
        .Q(\dataSet_reg_n_0_[7][4] ),
        .R(\dataSet[7][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[7][5] 
       (.C(Clk),
        .CE(\dataSet[7][15]_i_2_n_0 ),
        .D(o_rdata[5]),
        .Q(\dataSet_reg_n_0_[7][5] ),
        .R(\dataSet[7][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[7][6] 
       (.C(Clk),
        .CE(\dataSet[7][15]_i_2_n_0 ),
        .D(o_rdata[6]),
        .Q(\dataSet_reg_n_0_[7][6] ),
        .R(\dataSet[7][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[7][7] 
       (.C(Clk),
        .CE(\dataSet[7][15]_i_2_n_0 ),
        .D(o_rdata[7]),
        .Q(\dataSet_reg_n_0_[7][7] ),
        .R(\dataSet[7][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[7][8] 
       (.C(Clk),
        .CE(\dataSet[7][15]_i_2_n_0 ),
        .D(o_rdata[8]),
        .Q(\dataSet_reg_n_0_[7][8] ),
        .R(\dataSet[7][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[7][9] 
       (.C(Clk),
        .CE(\dataSet[7][15]_i_2_n_0 ),
        .D(o_rdata[9]),
        .Q(\dataSet_reg_n_0_[7][9] ),
        .R(\dataSet[7][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[8][0] 
       (.C(Clk),
        .CE(\dataSet[8][15]_i_2_n_0 ),
        .D(o_rdata[0]),
        .Q(\dataSet_reg_n_0_[8][0] ),
        .R(\dataSet[8][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[8][10] 
       (.C(Clk),
        .CE(\dataSet[8][15]_i_2_n_0 ),
        .D(o_rdata[10]),
        .Q(\dataSet_reg_n_0_[8][10] ),
        .R(\dataSet[8][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[8][11] 
       (.C(Clk),
        .CE(\dataSet[8][15]_i_2_n_0 ),
        .D(o_rdata[11]),
        .Q(\dataSet_reg_n_0_[8][11] ),
        .R(\dataSet[8][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[8][12] 
       (.C(Clk),
        .CE(\dataSet[8][15]_i_2_n_0 ),
        .D(o_rdata[12]),
        .Q(\dataSet_reg_n_0_[8][12] ),
        .R(\dataSet[8][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[8][13] 
       (.C(Clk),
        .CE(\dataSet[8][15]_i_2_n_0 ),
        .D(o_rdata[13]),
        .Q(\dataSet_reg_n_0_[8][13] ),
        .R(\dataSet[8][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[8][14] 
       (.C(Clk),
        .CE(\dataSet[8][15]_i_2_n_0 ),
        .D(o_rdata[14]),
        .Q(\dataSet_reg_n_0_[8][14] ),
        .R(\dataSet[8][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[8][15] 
       (.C(Clk),
        .CE(\dataSet[8][15]_i_2_n_0 ),
        .D(o_rdata[15]),
        .Q(\dataSet_reg_n_0_[8][15] ),
        .R(\dataSet[8][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[8][1] 
       (.C(Clk),
        .CE(\dataSet[8][15]_i_2_n_0 ),
        .D(o_rdata[1]),
        .Q(\dataSet_reg_n_0_[8][1] ),
        .R(\dataSet[8][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[8][2] 
       (.C(Clk),
        .CE(\dataSet[8][15]_i_2_n_0 ),
        .D(o_rdata[2]),
        .Q(\dataSet_reg_n_0_[8][2] ),
        .R(\dataSet[8][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[8][3] 
       (.C(Clk),
        .CE(\dataSet[8][15]_i_2_n_0 ),
        .D(o_rdata[3]),
        .Q(\dataSet_reg_n_0_[8][3] ),
        .R(\dataSet[8][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[8][4] 
       (.C(Clk),
        .CE(\dataSet[8][15]_i_2_n_0 ),
        .D(o_rdata[4]),
        .Q(\dataSet_reg_n_0_[8][4] ),
        .R(\dataSet[8][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[8][5] 
       (.C(Clk),
        .CE(\dataSet[8][15]_i_2_n_0 ),
        .D(o_rdata[5]),
        .Q(\dataSet_reg_n_0_[8][5] ),
        .R(\dataSet[8][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[8][6] 
       (.C(Clk),
        .CE(\dataSet[8][15]_i_2_n_0 ),
        .D(o_rdata[6]),
        .Q(\dataSet_reg_n_0_[8][6] ),
        .R(\dataSet[8][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[8][7] 
       (.C(Clk),
        .CE(\dataSet[8][15]_i_2_n_0 ),
        .D(o_rdata[7]),
        .Q(\dataSet_reg_n_0_[8][7] ),
        .R(\dataSet[8][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[8][8] 
       (.C(Clk),
        .CE(\dataSet[8][15]_i_2_n_0 ),
        .D(o_rdata[8]),
        .Q(\dataSet_reg_n_0_[8][8] ),
        .R(\dataSet[8][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dataSet_reg[8][9] 
       (.C(Clk),
        .CE(\dataSet[8][15]_i_2_n_0 ),
        .D(o_rdata[9]),
        .Q(\dataSet_reg_n_0_[8][9] ),
        .R(\dataSet[8][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h000000F1)) 
    \datapointer[0]_i_1 
       (.I0(ADDst),
        .I1(MULTIst_reg_n_0),
        .I2(RDst_reg_0),
        .I3(newline_tri_o),
        .I4(\datapointer_reg_n_0_[0] ),
        .O(\datapointer[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0000AA02)) 
    \datapointer[10]_i_1 
       (.I0(RDst2[10]),
        .I1(ADDst),
        .I2(MULTIst_reg_n_0),
        .I3(RDst_reg_0),
        .I4(newline_tri_o),
        .O(\datapointer[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0000AA02)) 
    \datapointer[11]_i_1 
       (.I0(RDst2[11]),
        .I1(ADDst),
        .I2(MULTIst_reg_n_0),
        .I3(RDst_reg_0),
        .I4(newline_tri_o),
        .O(\datapointer[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0000AA02)) 
    \datapointer[12]_i_1 
       (.I0(RDst2[12]),
        .I1(ADDst),
        .I2(MULTIst_reg_n_0),
        .I3(RDst_reg_0),
        .I4(newline_tri_o),
        .O(\datapointer[12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0000AA02)) 
    \datapointer[13]_i_1 
       (.I0(RDst2[13]),
        .I1(ADDst),
        .I2(MULTIst_reg_n_0),
        .I3(RDst_reg_0),
        .I4(newline_tri_o),
        .O(\datapointer[13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0000AA02)) 
    \datapointer[14]_i_1 
       (.I0(RDst2[14]),
        .I1(ADDst),
        .I2(MULTIst_reg_n_0),
        .I3(RDst_reg_0),
        .I4(newline_tri_o),
        .O(\datapointer[14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0000AA02)) 
    \datapointer[15]_i_1 
       (.I0(RDst2[15]),
        .I1(ADDst),
        .I2(MULTIst_reg_n_0),
        .I3(RDst_reg_0),
        .I4(newline_tri_o),
        .O(\datapointer[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0000AA02)) 
    \datapointer[16]_i_1 
       (.I0(RDst2[16]),
        .I1(ADDst),
        .I2(MULTIst_reg_n_0),
        .I3(RDst_reg_0),
        .I4(newline_tri_o),
        .O(\datapointer[16]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0000AA02)) 
    \datapointer[17]_i_1 
       (.I0(RDst2[17]),
        .I1(ADDst),
        .I2(MULTIst_reg_n_0),
        .I3(RDst_reg_0),
        .I4(newline_tri_o),
        .O(\datapointer[17]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0000AA02)) 
    \datapointer[18]_i_1 
       (.I0(RDst2[18]),
        .I1(ADDst),
        .I2(MULTIst_reg_n_0),
        .I3(RDst_reg_0),
        .I4(newline_tri_o),
        .O(\datapointer[18]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0000AA02)) 
    \datapointer[19]_i_1 
       (.I0(RDst2[19]),
        .I1(ADDst),
        .I2(MULTIst_reg_n_0),
        .I3(RDst_reg_0),
        .I4(newline_tri_o),
        .O(\datapointer[19]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00FF000E)) 
    \datapointer[1]_i_1 
       (.I0(ADDst),
        .I1(MULTIst_reg_n_0),
        .I2(RDst_reg_0),
        .I3(newline_tri_o),
        .I4(RDst2[1]),
        .O(\datapointer[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0000AA02)) 
    \datapointer[20]_i_1 
       (.I0(RDst2[20]),
        .I1(ADDst),
        .I2(MULTIst_reg_n_0),
        .I3(RDst_reg_0),
        .I4(newline_tri_o),
        .O(\datapointer[20]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0000AA02)) 
    \datapointer[21]_i_1 
       (.I0(RDst2[21]),
        .I1(ADDst),
        .I2(MULTIst_reg_n_0),
        .I3(RDst_reg_0),
        .I4(newline_tri_o),
        .O(\datapointer[21]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0000AA02)) 
    \datapointer[22]_i_1 
       (.I0(RDst2[22]),
        .I1(ADDst),
        .I2(MULTIst_reg_n_0),
        .I3(RDst_reg_0),
        .I4(newline_tri_o),
        .O(\datapointer[22]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0000AA02)) 
    \datapointer[23]_i_1 
       (.I0(RDst2[23]),
        .I1(ADDst),
        .I2(MULTIst_reg_n_0),
        .I3(RDst_reg_0),
        .I4(newline_tri_o),
        .O(\datapointer[23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0000AA02)) 
    \datapointer[24]_i_1 
       (.I0(RDst2[24]),
        .I1(ADDst),
        .I2(MULTIst_reg_n_0),
        .I3(RDst_reg_0),
        .I4(newline_tri_o),
        .O(\datapointer[24]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0000AA02)) 
    \datapointer[25]_i_1 
       (.I0(RDst2[25]),
        .I1(ADDst),
        .I2(MULTIst_reg_n_0),
        .I3(RDst_reg_0),
        .I4(newline_tri_o),
        .O(\datapointer[25]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0000AA02)) 
    \datapointer[26]_i_1 
       (.I0(RDst2[26]),
        .I1(ADDst),
        .I2(MULTIst_reg_n_0),
        .I3(RDst_reg_0),
        .I4(newline_tri_o),
        .O(\datapointer[26]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0000AA02)) 
    \datapointer[27]_i_1 
       (.I0(RDst2[27]),
        .I1(ADDst),
        .I2(MULTIst_reg_n_0),
        .I3(RDst_reg_0),
        .I4(newline_tri_o),
        .O(\datapointer[27]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0000AA02)) 
    \datapointer[28]_i_1 
       (.I0(RDst2[28]),
        .I1(ADDst),
        .I2(MULTIst_reg_n_0),
        .I3(RDst_reg_0),
        .I4(newline_tri_o),
        .O(\datapointer[28]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0000AA02)) 
    \datapointer[29]_i_1 
       (.I0(RDst2[29]),
        .I1(ADDst),
        .I2(MULTIst_reg_n_0),
        .I3(RDst_reg_0),
        .I4(newline_tri_o),
        .O(\datapointer[29]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00FF000E)) 
    \datapointer[2]_i_1 
       (.I0(ADDst),
        .I1(MULTIst_reg_n_0),
        .I2(RDst_reg_0),
        .I3(newline_tri_o),
        .I4(RDst2[2]),
        .O(\datapointer[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h0000AA02)) 
    \datapointer[30]_i_1 
       (.I0(RDst2[30]),
        .I1(ADDst),
        .I2(MULTIst_reg_n_0),
        .I3(RDst_reg_0),
        .I4(newline_tri_o),
        .O(\datapointer[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABABAAAAFFABAAAA)) 
    \datapointer[31]_i_1 
       (.I0(newline_tri_o),
        .I1(MULTIst),
        .I2(\datapointer[31]_i_4_n_0 ),
        .I3(ADDst_reg_0),
        .I4(cStart_tri_o),
        .I5(\datapointer[31]_i_6_n_0 ),
        .O(\datapointer[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h0000AA02)) 
    \datapointer[31]_i_2 
       (.I0(RDst2[31]),
        .I1(ADDst),
        .I2(MULTIst_reg_n_0),
        .I3(RDst_reg_0),
        .I4(newline_tri_o),
        .O(\datapointer[31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \datapointer[31]_i_3 
       (.I0(Mloopcnt_reg[1]),
        .I1(Mloopcnt_reg[0]),
        .O(MULTIst));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \datapointer[31]_i_4 
       (.I0(RDst_reg_0),
        .I1(MULTIst_reg_n_0),
        .O(\datapointer[31]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'hF1)) 
    \datapointer[31]_i_5 
       (.I0(ADDst),
        .I1(MULTIst_reg_n_0),
        .I2(RDst_reg_0),
        .O(ADDst_reg_0));
  LUT3 #(
    .INIT(8'hFD)) 
    \datapointer[31]_i_6 
       (.I0(filterSetFilled_reg_0),
        .I1(filterSetFilled_reg_1),
        .I2(dataSetFilled_reg_n_0),
        .O(\datapointer[31]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h0000AA02)) 
    \datapointer[3]_i_1 
       (.I0(RDst2[3]),
        .I1(ADDst),
        .I2(MULTIst_reg_n_0),
        .I3(RDst_reg_0),
        .I4(newline_tri_o),
        .O(\datapointer[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0000AA02)) 
    \datapointer[4]_i_1 
       (.I0(RDst2[4]),
        .I1(ADDst),
        .I2(MULTIst_reg_n_0),
        .I3(RDst_reg_0),
        .I4(newline_tri_o),
        .O(\datapointer[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0000AA02)) 
    \datapointer[5]_i_1 
       (.I0(RDst2[5]),
        .I1(ADDst),
        .I2(MULTIst_reg_n_0),
        .I3(RDst_reg_0),
        .I4(newline_tri_o),
        .O(\datapointer[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0000AA02)) 
    \datapointer[6]_i_1 
       (.I0(RDst2[6]),
        .I1(ADDst),
        .I2(MULTIst_reg_n_0),
        .I3(RDst_reg_0),
        .I4(newline_tri_o),
        .O(\datapointer[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0000AA02)) 
    \datapointer[7]_i_1 
       (.I0(RDst2[7]),
        .I1(ADDst),
        .I2(MULTIst_reg_n_0),
        .I3(RDst_reg_0),
        .I4(newline_tri_o),
        .O(\datapointer[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0000AA02)) 
    \datapointer[8]_i_1 
       (.I0(RDst2[8]),
        .I1(ADDst),
        .I2(MULTIst_reg_n_0),
        .I3(RDst_reg_0),
        .I4(newline_tri_o),
        .O(\datapointer[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0000AA02)) 
    \datapointer[9]_i_1 
       (.I0(RDst2[9]),
        .I1(ADDst),
        .I2(MULTIst_reg_n_0),
        .I3(RDst_reg_0),
        .I4(newline_tri_o),
        .O(\datapointer[9]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \datapointer_reg[0] 
       (.C(Clk),
        .CE(\datapointer[31]_i_1_n_0 ),
        .CLR(Rst_tri_o),
        .D(\datapointer[0]_i_1_n_0 ),
        .Q(\datapointer_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \datapointer_reg[10] 
       (.C(Clk),
        .CE(\datapointer[31]_i_1_n_0 ),
        .CLR(Rst_tri_o),
        .D(\datapointer[10]_i_1_n_0 ),
        .Q(\datapointer_reg_n_0_[10] ));
  FDCE #(
    .INIT(1'b0)) 
    \datapointer_reg[11] 
       (.C(Clk),
        .CE(\datapointer[31]_i_1_n_0 ),
        .CLR(Rst_tri_o),
        .D(\datapointer[11]_i_1_n_0 ),
        .Q(\datapointer_reg_n_0_[11] ));
  FDCE #(
    .INIT(1'b0)) 
    \datapointer_reg[12] 
       (.C(Clk),
        .CE(\datapointer[31]_i_1_n_0 ),
        .CLR(Rst_tri_o),
        .D(\datapointer[12]_i_1_n_0 ),
        .Q(\datapointer_reg_n_0_[12] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \datapointer_reg[12]_i_2 
       (.CI(\datapointer_reg[8]_i_2_n_0 ),
        .CO({\datapointer_reg[12]_i_2_n_0 ,\datapointer_reg[12]_i_2_n_1 ,\datapointer_reg[12]_i_2_n_2 ,\datapointer_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(RDst2[12:9]),
        .S({\datapointer_reg_n_0_[12] ,\datapointer_reg_n_0_[11] ,\datapointer_reg_n_0_[10] ,\datapointer_reg_n_0_[9] }));
  FDCE #(
    .INIT(1'b0)) 
    \datapointer_reg[13] 
       (.C(Clk),
        .CE(\datapointer[31]_i_1_n_0 ),
        .CLR(Rst_tri_o),
        .D(\datapointer[13]_i_1_n_0 ),
        .Q(\datapointer_reg_n_0_[13] ));
  FDCE #(
    .INIT(1'b0)) 
    \datapointer_reg[14] 
       (.C(Clk),
        .CE(\datapointer[31]_i_1_n_0 ),
        .CLR(Rst_tri_o),
        .D(\datapointer[14]_i_1_n_0 ),
        .Q(\datapointer_reg_n_0_[14] ));
  FDCE #(
    .INIT(1'b0)) 
    \datapointer_reg[15] 
       (.C(Clk),
        .CE(\datapointer[31]_i_1_n_0 ),
        .CLR(Rst_tri_o),
        .D(\datapointer[15]_i_1_n_0 ),
        .Q(\datapointer_reg_n_0_[15] ));
  FDCE #(
    .INIT(1'b0)) 
    \datapointer_reg[16] 
       (.C(Clk),
        .CE(\datapointer[31]_i_1_n_0 ),
        .CLR(Rst_tri_o),
        .D(\datapointer[16]_i_1_n_0 ),
        .Q(\datapointer_reg_n_0_[16] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \datapointer_reg[16]_i_2 
       (.CI(\datapointer_reg[12]_i_2_n_0 ),
        .CO({\datapointer_reg[16]_i_2_n_0 ,\datapointer_reg[16]_i_2_n_1 ,\datapointer_reg[16]_i_2_n_2 ,\datapointer_reg[16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(RDst2[16:13]),
        .S({\datapointer_reg_n_0_[16] ,\datapointer_reg_n_0_[15] ,\datapointer_reg_n_0_[14] ,\datapointer_reg_n_0_[13] }));
  FDCE #(
    .INIT(1'b0)) 
    \datapointer_reg[17] 
       (.C(Clk),
        .CE(\datapointer[31]_i_1_n_0 ),
        .CLR(Rst_tri_o),
        .D(\datapointer[17]_i_1_n_0 ),
        .Q(\datapointer_reg_n_0_[17] ));
  FDCE #(
    .INIT(1'b0)) 
    \datapointer_reg[18] 
       (.C(Clk),
        .CE(\datapointer[31]_i_1_n_0 ),
        .CLR(Rst_tri_o),
        .D(\datapointer[18]_i_1_n_0 ),
        .Q(\datapointer_reg_n_0_[18] ));
  FDCE #(
    .INIT(1'b0)) 
    \datapointer_reg[19] 
       (.C(Clk),
        .CE(\datapointer[31]_i_1_n_0 ),
        .CLR(Rst_tri_o),
        .D(\datapointer[19]_i_1_n_0 ),
        .Q(\datapointer_reg_n_0_[19] ));
  FDCE #(
    .INIT(1'b0)) 
    \datapointer_reg[1] 
       (.C(Clk),
        .CE(\datapointer[31]_i_1_n_0 ),
        .CLR(Rst_tri_o),
        .D(\datapointer[1]_i_1_n_0 ),
        .Q(\datapointer_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \datapointer_reg[20] 
       (.C(Clk),
        .CE(\datapointer[31]_i_1_n_0 ),
        .CLR(Rst_tri_o),
        .D(\datapointer[20]_i_1_n_0 ),
        .Q(\datapointer_reg_n_0_[20] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \datapointer_reg[20]_i_2 
       (.CI(\datapointer_reg[16]_i_2_n_0 ),
        .CO({\datapointer_reg[20]_i_2_n_0 ,\datapointer_reg[20]_i_2_n_1 ,\datapointer_reg[20]_i_2_n_2 ,\datapointer_reg[20]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(RDst2[20:17]),
        .S({\datapointer_reg_n_0_[20] ,\datapointer_reg_n_0_[19] ,\datapointer_reg_n_0_[18] ,\datapointer_reg_n_0_[17] }));
  FDCE #(
    .INIT(1'b0)) 
    \datapointer_reg[21] 
       (.C(Clk),
        .CE(\datapointer[31]_i_1_n_0 ),
        .CLR(Rst_tri_o),
        .D(\datapointer[21]_i_1_n_0 ),
        .Q(\datapointer_reg_n_0_[21] ));
  FDCE #(
    .INIT(1'b0)) 
    \datapointer_reg[22] 
       (.C(Clk),
        .CE(\datapointer[31]_i_1_n_0 ),
        .CLR(Rst_tri_o),
        .D(\datapointer[22]_i_1_n_0 ),
        .Q(\datapointer_reg_n_0_[22] ));
  FDCE #(
    .INIT(1'b0)) 
    \datapointer_reg[23] 
       (.C(Clk),
        .CE(\datapointer[31]_i_1_n_0 ),
        .CLR(Rst_tri_o),
        .D(\datapointer[23]_i_1_n_0 ),
        .Q(\datapointer_reg_n_0_[23] ));
  FDCE #(
    .INIT(1'b0)) 
    \datapointer_reg[24] 
       (.C(Clk),
        .CE(\datapointer[31]_i_1_n_0 ),
        .CLR(Rst_tri_o),
        .D(\datapointer[24]_i_1_n_0 ),
        .Q(\datapointer_reg_n_0_[24] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \datapointer_reg[24]_i_2 
       (.CI(\datapointer_reg[20]_i_2_n_0 ),
        .CO({\datapointer_reg[24]_i_2_n_0 ,\datapointer_reg[24]_i_2_n_1 ,\datapointer_reg[24]_i_2_n_2 ,\datapointer_reg[24]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(RDst2[24:21]),
        .S({\datapointer_reg_n_0_[24] ,\datapointer_reg_n_0_[23] ,\datapointer_reg_n_0_[22] ,\datapointer_reg_n_0_[21] }));
  FDCE #(
    .INIT(1'b0)) 
    \datapointer_reg[25] 
       (.C(Clk),
        .CE(\datapointer[31]_i_1_n_0 ),
        .CLR(Rst_tri_o),
        .D(\datapointer[25]_i_1_n_0 ),
        .Q(\datapointer_reg_n_0_[25] ));
  FDCE #(
    .INIT(1'b0)) 
    \datapointer_reg[26] 
       (.C(Clk),
        .CE(\datapointer[31]_i_1_n_0 ),
        .CLR(Rst_tri_o),
        .D(\datapointer[26]_i_1_n_0 ),
        .Q(\datapointer_reg_n_0_[26] ));
  FDCE #(
    .INIT(1'b0)) 
    \datapointer_reg[27] 
       (.C(Clk),
        .CE(\datapointer[31]_i_1_n_0 ),
        .CLR(Rst_tri_o),
        .D(\datapointer[27]_i_1_n_0 ),
        .Q(\datapointer_reg_n_0_[27] ));
  FDCE #(
    .INIT(1'b0)) 
    \datapointer_reg[28] 
       (.C(Clk),
        .CE(\datapointer[31]_i_1_n_0 ),
        .CLR(Rst_tri_o),
        .D(\datapointer[28]_i_1_n_0 ),
        .Q(\datapointer_reg_n_0_[28] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \datapointer_reg[28]_i_2 
       (.CI(\datapointer_reg[24]_i_2_n_0 ),
        .CO({\datapointer_reg[28]_i_2_n_0 ,\datapointer_reg[28]_i_2_n_1 ,\datapointer_reg[28]_i_2_n_2 ,\datapointer_reg[28]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(RDst2[28:25]),
        .S({\datapointer_reg_n_0_[28] ,\datapointer_reg_n_0_[27] ,\datapointer_reg_n_0_[26] ,\datapointer_reg_n_0_[25] }));
  FDCE #(
    .INIT(1'b0)) 
    \datapointer_reg[29] 
       (.C(Clk),
        .CE(\datapointer[31]_i_1_n_0 ),
        .CLR(Rst_tri_o),
        .D(\datapointer[29]_i_1_n_0 ),
        .Q(\datapointer_reg_n_0_[29] ));
  FDCE #(
    .INIT(1'b0)) 
    \datapointer_reg[2] 
       (.C(Clk),
        .CE(\datapointer[31]_i_1_n_0 ),
        .CLR(Rst_tri_o),
        .D(\datapointer[2]_i_1_n_0 ),
        .Q(\datapointer_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \datapointer_reg[30] 
       (.C(Clk),
        .CE(\datapointer[31]_i_1_n_0 ),
        .CLR(Rst_tri_o),
        .D(\datapointer[30]_i_1_n_0 ),
        .Q(\datapointer_reg_n_0_[30] ));
  FDCE #(
    .INIT(1'b0)) 
    \datapointer_reg[31] 
       (.C(Clk),
        .CE(\datapointer[31]_i_1_n_0 ),
        .CLR(Rst_tri_o),
        .D(\datapointer[31]_i_2_n_0 ),
        .Q(\datapointer_reg_n_0_[31] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \datapointer_reg[31]_i_7 
       (.CI(\datapointer_reg[28]_i_2_n_0 ),
        .CO({\NLW_datapointer_reg[31]_i_7_CO_UNCONNECTED [3:2],\datapointer_reg[31]_i_7_n_2 ,\datapointer_reg[31]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_datapointer_reg[31]_i_7_O_UNCONNECTED [3],RDst2[31:29]}),
        .S({1'b0,\datapointer_reg_n_0_[31] ,\datapointer_reg_n_0_[30] ,\datapointer_reg_n_0_[29] }));
  FDCE #(
    .INIT(1'b0)) 
    \datapointer_reg[3] 
       (.C(Clk),
        .CE(\datapointer[31]_i_1_n_0 ),
        .CLR(Rst_tri_o),
        .D(\datapointer[3]_i_1_n_0 ),
        .Q(\datapointer_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \datapointer_reg[4] 
       (.C(Clk),
        .CE(\datapointer[31]_i_1_n_0 ),
        .CLR(Rst_tri_o),
        .D(\datapointer[4]_i_1_n_0 ),
        .Q(\datapointer_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \datapointer_reg[5] 
       (.C(Clk),
        .CE(\datapointer[31]_i_1_n_0 ),
        .CLR(Rst_tri_o),
        .D(\datapointer[5]_i_1_n_0 ),
        .Q(\datapointer_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \datapointer_reg[6] 
       (.C(Clk),
        .CE(\datapointer[31]_i_1_n_0 ),
        .CLR(Rst_tri_o),
        .D(\datapointer[6]_i_1_n_0 ),
        .Q(\datapointer_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \datapointer_reg[7] 
       (.C(Clk),
        .CE(\datapointer[31]_i_1_n_0 ),
        .CLR(Rst_tri_o),
        .D(\datapointer[7]_i_1_n_0 ),
        .Q(\datapointer_reg_n_0_[7] ));
  FDCE #(
    .INIT(1'b0)) 
    \datapointer_reg[8] 
       (.C(Clk),
        .CE(\datapointer[31]_i_1_n_0 ),
        .CLR(Rst_tri_o),
        .D(\datapointer[8]_i_1_n_0 ),
        .Q(\datapointer_reg_n_0_[8] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \datapointer_reg[8]_i_2 
       (.CI(RDst1_carry_i_4_n_0),
        .CO({\datapointer_reg[8]_i_2_n_0 ,\datapointer_reg[8]_i_2_n_1 ,\datapointer_reg[8]_i_2_n_2 ,\datapointer_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(RDst2[8:5]),
        .S({\datapointer_reg_n_0_[8] ,\datapointer_reg_n_0_[7] ,\datapointer_reg_n_0_[6] ,\datapointer_reg_n_0_[5] }));
  FDCE #(
    .INIT(1'b0)) 
    \datapointer_reg[9] 
       (.C(Clk),
        .CE(\datapointer[31]_i_1_n_0 ),
        .CLR(Rst_tri_o),
        .D(\datapointer[9]_i_1_n_0 ),
        .Q(\datapointer_reg_n_0_[9] ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 filterSetFilled0_carry
       (.CI(1'b0),
        .CO({filterSetFilled0_carry_n_0,filterSetFilled0_carry_n_1,filterSetFilled0_carry_n_2,filterSetFilled0_carry_n_3}),
        .CYINIT(1'b1),
        .DI({filterSetFilled0_carry_i_1_n_0,filterSetFilled0_carry_i_2_n_0,filterSetFilled0_carry_i_3_n_0,filterSetFilled0_carry_i_4_n_7}),
        .O(NLW_filterSetFilled0_carry_O_UNCONNECTED[3:0]),
        .S({filterSetFilled0_carry_i_5_n_0,filterSetFilled0_carry_i_6_n_0,filterSetFilled0_carry_i_7_n_0,filterSetFilled0_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 filterSetFilled0_carry__0
       (.CI(filterSetFilled0_carry_n_0),
        .CO({filterSetFilled0_carry__0_n_0,filterSetFilled0_carry__0_n_1,filterSetFilled0_carry__0_n_2,filterSetFilled0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({filterSetFilled0_carry__0_i_1_n_0,filterSetFilled0_carry__0_i_2_n_0,filterSetFilled0_carry__0_i_3_n_0,filterSetFilled0_carry__0_i_4_n_0}),
        .O(NLW_filterSetFilled0_carry__0_O_UNCONNECTED[3:0]),
        .S({filterSetFilled0_carry__0_i_5_n_0,filterSetFilled0_carry__0_i_6_n_0,filterSetFilled0_carry__0_i_7_n_0,filterSetFilled0_carry__0_i_8_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    filterSetFilled0_carry__0_i_1
       (.I0(filterSetFilled0_carry__0_i_9_n_6),
        .I1(filterSetFilled0_carry__0_i_9_n_5),
        .O(filterSetFilled0_carry__0_i_1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 filterSetFilled0_carry__0_i_10
       (.CI(filterSetFilled0_carry_i_9_n_0),
        .CO({filterSetFilled0_carry__0_i_10_n_0,filterSetFilled0_carry__0_i_10_n_1,filterSetFilled0_carry__0_i_10_n_2,filterSetFilled0_carry__0_i_10_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({filterSetFilled0_carry__0_i_10_n_4,filterSetFilled0_carry__0_i_10_n_5,filterSetFilled0_carry__0_i_10_n_6,filterSetFilled0_carry__0_i_10_n_7}),
        .S({\filterpointer_reg_n_0_[12] ,\filterpointer_reg_n_0_[11] ,\filterpointer_reg_n_0_[10] ,\filterpointer_reg_n_0_[9] }));
  LUT2 #(
    .INIT(4'hE)) 
    filterSetFilled0_carry__0_i_2
       (.I0(filterSetFilled0_carry__0_i_10_n_4),
        .I1(filterSetFilled0_carry__0_i_9_n_7),
        .O(filterSetFilled0_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    filterSetFilled0_carry__0_i_3
       (.I0(filterSetFilled0_carry__0_i_10_n_6),
        .I1(filterSetFilled0_carry__0_i_10_n_5),
        .O(filterSetFilled0_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    filterSetFilled0_carry__0_i_4
       (.I0(filterSetFilled0_carry_i_9_n_4),
        .I1(filterSetFilled0_carry__0_i_10_n_7),
        .O(filterSetFilled0_carry__0_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    filterSetFilled0_carry__0_i_5
       (.I0(filterSetFilled0_carry__0_i_9_n_5),
        .I1(filterSetFilled0_carry__0_i_9_n_6),
        .O(filterSetFilled0_carry__0_i_5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    filterSetFilled0_carry__0_i_6
       (.I0(filterSetFilled0_carry__0_i_9_n_7),
        .I1(filterSetFilled0_carry__0_i_10_n_4),
        .O(filterSetFilled0_carry__0_i_6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    filterSetFilled0_carry__0_i_7
       (.I0(filterSetFilled0_carry__0_i_10_n_5),
        .I1(filterSetFilled0_carry__0_i_10_n_6),
        .O(filterSetFilled0_carry__0_i_7_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    filterSetFilled0_carry__0_i_8
       (.I0(filterSetFilled0_carry__0_i_10_n_7),
        .I1(filterSetFilled0_carry_i_9_n_4),
        .O(filterSetFilled0_carry__0_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 filterSetFilled0_carry__0_i_9
       (.CI(filterSetFilled0_carry__0_i_10_n_0),
        .CO({filterSetFilled0_carry__0_i_9_n_0,filterSetFilled0_carry__0_i_9_n_1,filterSetFilled0_carry__0_i_9_n_2,filterSetFilled0_carry__0_i_9_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({filterSetFilled0_carry__0_i_9_n_4,filterSetFilled0_carry__0_i_9_n_5,filterSetFilled0_carry__0_i_9_n_6,filterSetFilled0_carry__0_i_9_n_7}),
        .S({\filterpointer_reg_n_0_[16] ,\filterpointer_reg_n_0_[15] ,\filterpointer_reg_n_0_[14] ,\filterpointer_reg_n_0_[13] }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 filterSetFilled0_carry__1
       (.CI(filterSetFilled0_carry__0_n_0),
        .CO({filterSetFilled0_carry__1_n_0,filterSetFilled0_carry__1_n_1,filterSetFilled0_carry__1_n_2,filterSetFilled0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({filterSetFilled0_carry__1_i_1_n_0,filterSetFilled0_carry__1_i_2_n_0,filterSetFilled0_carry__1_i_3_n_0,filterSetFilled0_carry__1_i_4_n_0}),
        .O(NLW_filterSetFilled0_carry__1_O_UNCONNECTED[3:0]),
        .S({filterSetFilled0_carry__1_i_5_n_0,filterSetFilled0_carry__1_i_6_n_0,filterSetFilled0_carry__1_i_7_n_0,filterSetFilled0_carry__1_i_8_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    filterSetFilled0_carry__1_i_1
       (.I0(filterSetFilled0_carry__1_i_9_n_6),
        .I1(filterSetFilled0_carry__1_i_9_n_5),
        .O(filterSetFilled0_carry__1_i_1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 filterSetFilled0_carry__1_i_10
       (.CI(filterSetFilled0_carry__0_i_9_n_0),
        .CO({filterSetFilled0_carry__1_i_10_n_0,filterSetFilled0_carry__1_i_10_n_1,filterSetFilled0_carry__1_i_10_n_2,filterSetFilled0_carry__1_i_10_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({filterSetFilled0_carry__1_i_10_n_4,filterSetFilled0_carry__1_i_10_n_5,filterSetFilled0_carry__1_i_10_n_6,filterSetFilled0_carry__1_i_10_n_7}),
        .S({\filterpointer_reg_n_0_[20] ,\filterpointer_reg_n_0_[19] ,\filterpointer_reg_n_0_[18] ,\filterpointer_reg_n_0_[17] }));
  LUT2 #(
    .INIT(4'hE)) 
    filterSetFilled0_carry__1_i_2
       (.I0(filterSetFilled0_carry__1_i_10_n_4),
        .I1(filterSetFilled0_carry__1_i_9_n_7),
        .O(filterSetFilled0_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    filterSetFilled0_carry__1_i_3
       (.I0(filterSetFilled0_carry__1_i_10_n_6),
        .I1(filterSetFilled0_carry__1_i_10_n_5),
        .O(filterSetFilled0_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    filterSetFilled0_carry__1_i_4
       (.I0(filterSetFilled0_carry__0_i_9_n_4),
        .I1(filterSetFilled0_carry__1_i_10_n_7),
        .O(filterSetFilled0_carry__1_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    filterSetFilled0_carry__1_i_5
       (.I0(filterSetFilled0_carry__1_i_9_n_5),
        .I1(filterSetFilled0_carry__1_i_9_n_6),
        .O(filterSetFilled0_carry__1_i_5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    filterSetFilled0_carry__1_i_6
       (.I0(filterSetFilled0_carry__1_i_9_n_7),
        .I1(filterSetFilled0_carry__1_i_10_n_4),
        .O(filterSetFilled0_carry__1_i_6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    filterSetFilled0_carry__1_i_7
       (.I0(filterSetFilled0_carry__1_i_10_n_5),
        .I1(filterSetFilled0_carry__1_i_10_n_6),
        .O(filterSetFilled0_carry__1_i_7_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    filterSetFilled0_carry__1_i_8
       (.I0(filterSetFilled0_carry__1_i_10_n_7),
        .I1(filterSetFilled0_carry__0_i_9_n_4),
        .O(filterSetFilled0_carry__1_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 filterSetFilled0_carry__1_i_9
       (.CI(filterSetFilled0_carry__1_i_10_n_0),
        .CO({filterSetFilled0_carry__1_i_9_n_0,filterSetFilled0_carry__1_i_9_n_1,filterSetFilled0_carry__1_i_9_n_2,filterSetFilled0_carry__1_i_9_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({filterSetFilled0_carry__1_i_9_n_4,filterSetFilled0_carry__1_i_9_n_5,filterSetFilled0_carry__1_i_9_n_6,filterSetFilled0_carry__1_i_9_n_7}),
        .S({\filterpointer_reg_n_0_[24] ,\filterpointer_reg_n_0_[23] ,\filterpointer_reg_n_0_[22] ,\filterpointer_reg_n_0_[21] }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 filterSetFilled0_carry__2
       (.CI(filterSetFilled0_carry__1_n_0),
        .CO({p_0_in,filterSetFilled0_carry__2_n_1,filterSetFilled0_carry__2_n_2,filterSetFilled0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({filterSetFilled0_carry__2_i_1_n_0,filterSetFilled0_carry__2_i_2_n_0,filterSetFilled0_carry__2_i_3_n_0,filterSetFilled0_carry__2_i_4_n_0}),
        .O(NLW_filterSetFilled0_carry__2_O_UNCONNECTED[3:0]),
        .S({filterSetFilled0_carry__2_i_5_n_0,filterSetFilled0_carry__2_i_6_n_0,filterSetFilled0_carry__2_i_7_n_0,filterSetFilled0_carry__2_i_8_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    filterSetFilled0_carry__2_i_1
       (.I0(filterSetFilled0_carry__2_i_9_n_6),
        .I1(filterSetFilled0_carry__2_i_9_n_5),
        .O(filterSetFilled0_carry__2_i_1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 filterSetFilled0_carry__2_i_10
       (.CI(filterSetFilled0_carry__1_i_9_n_0),
        .CO({filterSetFilled0_carry__2_i_10_n_0,filterSetFilled0_carry__2_i_10_n_1,filterSetFilled0_carry__2_i_10_n_2,filterSetFilled0_carry__2_i_10_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({filterSetFilled0_carry__2_i_10_n_4,filterSetFilled0_carry__2_i_10_n_5,filterSetFilled0_carry__2_i_10_n_6,filterSetFilled0_carry__2_i_10_n_7}),
        .S({\filterpointer_reg_n_0_[28] ,\filterpointer_reg_n_0_[27] ,\filterpointer_reg_n_0_[26] ,\filterpointer_reg_n_0_[25] }));
  LUT2 #(
    .INIT(4'hE)) 
    filterSetFilled0_carry__2_i_2
       (.I0(filterSetFilled0_carry__2_i_10_n_4),
        .I1(filterSetFilled0_carry__2_i_9_n_7),
        .O(filterSetFilled0_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    filterSetFilled0_carry__2_i_3
       (.I0(filterSetFilled0_carry__2_i_10_n_6),
        .I1(filterSetFilled0_carry__2_i_10_n_5),
        .O(filterSetFilled0_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    filterSetFilled0_carry__2_i_4
       (.I0(filterSetFilled0_carry__1_i_9_n_4),
        .I1(filterSetFilled0_carry__2_i_10_n_7),
        .O(filterSetFilled0_carry__2_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    filterSetFilled0_carry__2_i_5
       (.I0(filterSetFilled0_carry__2_i_9_n_6),
        .I1(filterSetFilled0_carry__2_i_9_n_5),
        .O(filterSetFilled0_carry__2_i_5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    filterSetFilled0_carry__2_i_6
       (.I0(filterSetFilled0_carry__2_i_9_n_7),
        .I1(filterSetFilled0_carry__2_i_10_n_4),
        .O(filterSetFilled0_carry__2_i_6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    filterSetFilled0_carry__2_i_7
       (.I0(filterSetFilled0_carry__2_i_10_n_5),
        .I1(filterSetFilled0_carry__2_i_10_n_6),
        .O(filterSetFilled0_carry__2_i_7_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    filterSetFilled0_carry__2_i_8
       (.I0(filterSetFilled0_carry__2_i_10_n_7),
        .I1(filterSetFilled0_carry__1_i_9_n_4),
        .O(filterSetFilled0_carry__2_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 filterSetFilled0_carry__2_i_9
       (.CI(filterSetFilled0_carry__2_i_10_n_0),
        .CO({NLW_filterSetFilled0_carry__2_i_9_CO_UNCONNECTED[3:2],filterSetFilled0_carry__2_i_9_n_2,filterSetFilled0_carry__2_i_9_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_filterSetFilled0_carry__2_i_9_O_UNCONNECTED[3],filterSetFilled0_carry__2_i_9_n_5,filterSetFilled0_carry__2_i_9_n_6,filterSetFilled0_carry__2_i_9_n_7}),
        .S({1'b0,\filterpointer_reg_n_0_[31] ,\filterpointer_reg_n_0_[30] ,\filterpointer_reg_n_0_[29] }));
  LUT2 #(
    .INIT(4'hE)) 
    filterSetFilled0_carry_i_1
       (.I0(filterSetFilled0_carry_i_9_n_6),
        .I1(filterSetFilled0_carry_i_9_n_5),
        .O(filterSetFilled0_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    filterSetFilled0_carry_i_2
       (.I0(filterSetFilled0_carry_i_4_n_4),
        .I1(filterSetFilled0_carry_i_9_n_7),
        .O(filterSetFilled0_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    filterSetFilled0_carry_i_3
       (.I0(filterSetFilled0_carry_i_4_n_5),
        .I1(filterSetFilled0_carry_i_4_n_6),
        .O(filterSetFilled0_carry_i_3_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 filterSetFilled0_carry_i_4
       (.CI(1'b0),
        .CO({filterSetFilled0_carry_i_4_n_0,filterSetFilled0_carry_i_4_n_1,filterSetFilled0_carry_i_4_n_2,filterSetFilled0_carry_i_4_n_3}),
        .CYINIT(filterpointer[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({filterSetFilled0_carry_i_4_n_4,filterSetFilled0_carry_i_4_n_5,filterSetFilled0_carry_i_4_n_6,filterSetFilled0_carry_i_4_n_7}),
        .S({\filterpointer_reg_n_0_[4] ,filterpointer[3:1]}));
  LUT2 #(
    .INIT(4'h1)) 
    filterSetFilled0_carry_i_5
       (.I0(filterSetFilled0_carry_i_9_n_5),
        .I1(filterSetFilled0_carry_i_9_n_6),
        .O(filterSetFilled0_carry_i_5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    filterSetFilled0_carry_i_6
       (.I0(filterSetFilled0_carry_i_9_n_7),
        .I1(filterSetFilled0_carry_i_4_n_4),
        .O(filterSetFilled0_carry_i_6_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    filterSetFilled0_carry_i_7
       (.I0(filterSetFilled0_carry_i_4_n_5),
        .I1(filterSetFilled0_carry_i_4_n_6),
        .O(filterSetFilled0_carry_i_7_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    filterSetFilled0_carry_i_8
       (.I0(filterSetFilled0_carry_i_4_n_7),
        .I1(filterpointer[0]),
        .O(filterSetFilled0_carry_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 filterSetFilled0_carry_i_9
       (.CI(filterSetFilled0_carry_i_4_n_0),
        .CO({filterSetFilled0_carry_i_9_n_0,filterSetFilled0_carry_i_9_n_1,filterSetFilled0_carry_i_9_n_2,filterSetFilled0_carry_i_9_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({filterSetFilled0_carry_i_9_n_4,filterSetFilled0_carry_i_9_n_5,filterSetFilled0_carry_i_9_n_6,filterSetFilled0_carry_i_9_n_7}),
        .S({\filterpointer_reg_n_0_[8] ,\filterpointer_reg_n_0_[7] ,\filterpointer_reg_n_0_[6] ,\filterpointer_reg_n_0_[5] }));
  FDCE #(
    .INIT(1'b0)) 
    filterSetFilled_reg
       (.C(Clk),
        .CE(filterSetFilled16_out),
        .CLR(Rst_tri_o),
        .D(p_0_in),
        .Q(filterSetFilled_reg_0));
  LUT4 #(
    .INIT(16'h0008)) 
    \filterSet[0][15]_i_1 
       (.I0(filterSetFilled_reg_1),
        .I1(\filterSet[0][15]_i_3_n_0 ),
        .I2(filterpointer[1]),
        .I3(filterpointer[2]),
        .O(\filterSet[0][15]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h10)) 
    \filterSet[0][15]_i_2 
       (.I0(filterpointer[2]),
        .I1(filterpointer[1]),
        .I2(\filterSet[0][15]_i_3_n_0 ),
        .O(\filterSet[0][15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    \filterSet[0][15]_i_3 
       (.I0(filterpointer[3]),
        .I1(RDst19_out),
        .I2(Rst_tri_o),
        .I3(filterSetFilled_reg_0),
        .I4(\filterSet[0][15]_i_4_n_0 ),
        .I5(filterpointer[0]),
        .O(\filterSet[0][15]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00AB)) 
    \filterSet[0][15]_i_4 
       (.I0(RDst_reg_0),
        .I1(MULTIst_reg_n_0),
        .I2(ADDst),
        .I3(filterSetFilled_reg_1),
        .O(\filterSet[0][15]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h0008)) 
    \filterSet[1][15]_i_1 
       (.I0(filterSetFilled_reg_1),
        .I1(\filterSet[1][15]_i_3_n_0 ),
        .I2(filterpointer[1]),
        .I3(filterpointer[2]),
        .O(\filterSet[1][15]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h10)) 
    \filterSet[1][15]_i_2 
       (.I0(filterpointer[2]),
        .I1(filterpointer[1]),
        .I2(\filterSet[1][15]_i_3_n_0 ),
        .O(\filterSet[1][15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \filterSet[1][15]_i_3 
       (.I0(filterpointer[3]),
        .I1(RDst19_out),
        .I2(Rst_tri_o),
        .I3(filterSetFilled_reg_0),
        .I4(\filterSet[0][15]_i_4_n_0 ),
        .I5(filterpointer[0]),
        .O(\filterSet[1][15]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \filterSet[2][15]_i_1 
       (.I0(filterSetFilled_reg_1),
        .I1(\filterSet[0][15]_i_3_n_0 ),
        .I2(filterpointer[1]),
        .I3(filterpointer[2]),
        .O(\filterSet[2][15]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \filterSet[2][15]_i_2 
       (.I0(filterpointer[2]),
        .I1(filterpointer[1]),
        .I2(\filterSet[0][15]_i_3_n_0 ),
        .O(\filterSet[2][15]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \filterSet[3][15]_i_1 
       (.I0(filterSetFilled_reg_1),
        .I1(\filterSet[1][15]_i_3_n_0 ),
        .I2(filterpointer[1]),
        .I3(filterpointer[2]),
        .O(\filterSet[3][15]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \filterSet[3][15]_i_2 
       (.I0(filterpointer[2]),
        .I1(filterpointer[1]),
        .I2(\filterSet[1][15]_i_3_n_0 ),
        .O(\filterSet[3][15]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \filterSet[4][15]_i_1 
       (.I0(filterSetFilled_reg_1),
        .I1(\filterSet[0][15]_i_3_n_0 ),
        .I2(filterpointer[2]),
        .I3(filterpointer[1]),
        .O(\filterSet[4][15]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \filterSet[4][15]_i_2 
       (.I0(filterpointer[1]),
        .I1(filterpointer[2]),
        .I2(\filterSet[0][15]_i_3_n_0 ),
        .O(\filterSet[4][15]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \filterSet[5][15]_i_1 
       (.I0(filterSetFilled_reg_1),
        .I1(\filterSet[1][15]_i_3_n_0 ),
        .I2(filterpointer[2]),
        .I3(filterpointer[1]),
        .O(\filterSet[5][15]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \filterSet[5][15]_i_2 
       (.I0(filterpointer[1]),
        .I1(filterpointer[2]),
        .I2(\filterSet[1][15]_i_3_n_0 ),
        .O(\filterSet[5][15]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \filterSet[6][15]_i_1 
       (.I0(filterSetFilled_reg_1),
        .I1(\filterSet[0][15]_i_3_n_0 ),
        .I2(filterpointer[1]),
        .I3(filterpointer[2]),
        .O(\filterSet[6][15]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \filterSet[6][15]_i_2 
       (.I0(filterpointer[2]),
        .I1(filterpointer[1]),
        .I2(\filterSet[0][15]_i_3_n_0 ),
        .O(\filterSet[6][15]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \filterSet[7][15]_i_1 
       (.I0(filterSetFilled_reg_1),
        .I1(\filterSet[1][15]_i_3_n_0 ),
        .I2(filterpointer[1]),
        .I3(filterpointer[2]),
        .O(\filterSet[7][15]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \filterSet[7][15]_i_2 
       (.I0(filterpointer[2]),
        .I1(filterpointer[1]),
        .I2(\filterSet[1][15]_i_3_n_0 ),
        .O(\filterSet[7][15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \filterSet[8][15]_i_1 
       (.I0(filterSetFilled_reg_1),
        .I1(\filterSet_reg[8][0]_0 ),
        .I2(filterpointer[1]),
        .I3(filterpointer[0]),
        .I4(filterpointer[2]),
        .I5(filterpointer[3]),
        .O(\filterSet[8][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00020000)) 
    \filterSet[8][15]_i_2 
       (.I0(filterpointer[3]),
        .I1(filterpointer[2]),
        .I2(filterpointer[0]),
        .I3(filterpointer[1]),
        .I4(\filterSet_reg[8][0]_0 ),
        .O(\filterSet[8][15]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[0][0] 
       (.C(Clk),
        .CE(\filterSet[0][15]_i_2_n_0 ),
        .D(o_rdata[0]),
        .Q(\filterSet_reg[0]_0 [0]),
        .R(\filterSet[0][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[0][10] 
       (.C(Clk),
        .CE(\filterSet[0][15]_i_2_n_0 ),
        .D(o_rdata[10]),
        .Q(\filterSet_reg[0]_0 [10]),
        .R(\filterSet[0][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[0][11] 
       (.C(Clk),
        .CE(\filterSet[0][15]_i_2_n_0 ),
        .D(o_rdata[11]),
        .Q(\filterSet_reg[0]_0 [11]),
        .R(\filterSet[0][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[0][12] 
       (.C(Clk),
        .CE(\filterSet[0][15]_i_2_n_0 ),
        .D(o_rdata[12]),
        .Q(\filterSet_reg[0]_0 [12]),
        .R(\filterSet[0][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[0][13] 
       (.C(Clk),
        .CE(\filterSet[0][15]_i_2_n_0 ),
        .D(o_rdata[13]),
        .Q(\filterSet_reg[0]_0 [13]),
        .R(\filterSet[0][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[0][14] 
       (.C(Clk),
        .CE(\filterSet[0][15]_i_2_n_0 ),
        .D(o_rdata[14]),
        .Q(\filterSet_reg[0]_0 [14]),
        .R(\filterSet[0][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[0][15] 
       (.C(Clk),
        .CE(\filterSet[0][15]_i_2_n_0 ),
        .D(o_rdata[15]),
        .Q(\filterSet_reg[0]_0 [15]),
        .R(\filterSet[0][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[0][1] 
       (.C(Clk),
        .CE(\filterSet[0][15]_i_2_n_0 ),
        .D(o_rdata[1]),
        .Q(\filterSet_reg[0]_0 [1]),
        .R(\filterSet[0][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[0][2] 
       (.C(Clk),
        .CE(\filterSet[0][15]_i_2_n_0 ),
        .D(o_rdata[2]),
        .Q(\filterSet_reg[0]_0 [2]),
        .R(\filterSet[0][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[0][3] 
       (.C(Clk),
        .CE(\filterSet[0][15]_i_2_n_0 ),
        .D(o_rdata[3]),
        .Q(\filterSet_reg[0]_0 [3]),
        .R(\filterSet[0][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[0][4] 
       (.C(Clk),
        .CE(\filterSet[0][15]_i_2_n_0 ),
        .D(o_rdata[4]),
        .Q(\filterSet_reg[0]_0 [4]),
        .R(\filterSet[0][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[0][5] 
       (.C(Clk),
        .CE(\filterSet[0][15]_i_2_n_0 ),
        .D(o_rdata[5]),
        .Q(\filterSet_reg[0]_0 [5]),
        .R(\filterSet[0][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[0][6] 
       (.C(Clk),
        .CE(\filterSet[0][15]_i_2_n_0 ),
        .D(o_rdata[6]),
        .Q(\filterSet_reg[0]_0 [6]),
        .R(\filterSet[0][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[0][7] 
       (.C(Clk),
        .CE(\filterSet[0][15]_i_2_n_0 ),
        .D(o_rdata[7]),
        .Q(\filterSet_reg[0]_0 [7]),
        .R(\filterSet[0][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[0][8] 
       (.C(Clk),
        .CE(\filterSet[0][15]_i_2_n_0 ),
        .D(o_rdata[8]),
        .Q(\filterSet_reg[0]_0 [8]),
        .R(\filterSet[0][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[0][9] 
       (.C(Clk),
        .CE(\filterSet[0][15]_i_2_n_0 ),
        .D(o_rdata[9]),
        .Q(\filterSet_reg[0]_0 [9]),
        .R(\filterSet[0][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[1][0] 
       (.C(Clk),
        .CE(\filterSet[1][15]_i_2_n_0 ),
        .D(o_rdata[0]),
        .Q(\filterSet_reg[1]_1 [0]),
        .R(\filterSet[1][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[1][10] 
       (.C(Clk),
        .CE(\filterSet[1][15]_i_2_n_0 ),
        .D(o_rdata[10]),
        .Q(\filterSet_reg[1]_1 [10]),
        .R(\filterSet[1][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[1][11] 
       (.C(Clk),
        .CE(\filterSet[1][15]_i_2_n_0 ),
        .D(o_rdata[11]),
        .Q(\filterSet_reg[1]_1 [11]),
        .R(\filterSet[1][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[1][12] 
       (.C(Clk),
        .CE(\filterSet[1][15]_i_2_n_0 ),
        .D(o_rdata[12]),
        .Q(\filterSet_reg[1]_1 [12]),
        .R(\filterSet[1][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[1][13] 
       (.C(Clk),
        .CE(\filterSet[1][15]_i_2_n_0 ),
        .D(o_rdata[13]),
        .Q(\filterSet_reg[1]_1 [13]),
        .R(\filterSet[1][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[1][14] 
       (.C(Clk),
        .CE(\filterSet[1][15]_i_2_n_0 ),
        .D(o_rdata[14]),
        .Q(\filterSet_reg[1]_1 [14]),
        .R(\filterSet[1][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[1][15] 
       (.C(Clk),
        .CE(\filterSet[1][15]_i_2_n_0 ),
        .D(o_rdata[15]),
        .Q(\filterSet_reg[1]_1 [15]),
        .R(\filterSet[1][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[1][1] 
       (.C(Clk),
        .CE(\filterSet[1][15]_i_2_n_0 ),
        .D(o_rdata[1]),
        .Q(\filterSet_reg[1]_1 [1]),
        .R(\filterSet[1][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[1][2] 
       (.C(Clk),
        .CE(\filterSet[1][15]_i_2_n_0 ),
        .D(o_rdata[2]),
        .Q(\filterSet_reg[1]_1 [2]),
        .R(\filterSet[1][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[1][3] 
       (.C(Clk),
        .CE(\filterSet[1][15]_i_2_n_0 ),
        .D(o_rdata[3]),
        .Q(\filterSet_reg[1]_1 [3]),
        .R(\filterSet[1][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[1][4] 
       (.C(Clk),
        .CE(\filterSet[1][15]_i_2_n_0 ),
        .D(o_rdata[4]),
        .Q(\filterSet_reg[1]_1 [4]),
        .R(\filterSet[1][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[1][5] 
       (.C(Clk),
        .CE(\filterSet[1][15]_i_2_n_0 ),
        .D(o_rdata[5]),
        .Q(\filterSet_reg[1]_1 [5]),
        .R(\filterSet[1][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[1][6] 
       (.C(Clk),
        .CE(\filterSet[1][15]_i_2_n_0 ),
        .D(o_rdata[6]),
        .Q(\filterSet_reg[1]_1 [6]),
        .R(\filterSet[1][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[1][7] 
       (.C(Clk),
        .CE(\filterSet[1][15]_i_2_n_0 ),
        .D(o_rdata[7]),
        .Q(\filterSet_reg[1]_1 [7]),
        .R(\filterSet[1][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[1][8] 
       (.C(Clk),
        .CE(\filterSet[1][15]_i_2_n_0 ),
        .D(o_rdata[8]),
        .Q(\filterSet_reg[1]_1 [8]),
        .R(\filterSet[1][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[1][9] 
       (.C(Clk),
        .CE(\filterSet[1][15]_i_2_n_0 ),
        .D(o_rdata[9]),
        .Q(\filterSet_reg[1]_1 [9]),
        .R(\filterSet[1][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[2][0] 
       (.C(Clk),
        .CE(\filterSet[2][15]_i_2_n_0 ),
        .D(o_rdata[0]),
        .Q(\filterSet_reg[2]_2 [0]),
        .R(\filterSet[2][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[2][10] 
       (.C(Clk),
        .CE(\filterSet[2][15]_i_2_n_0 ),
        .D(o_rdata[10]),
        .Q(\filterSet_reg[2]_2 [10]),
        .R(\filterSet[2][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[2][11] 
       (.C(Clk),
        .CE(\filterSet[2][15]_i_2_n_0 ),
        .D(o_rdata[11]),
        .Q(\filterSet_reg[2]_2 [11]),
        .R(\filterSet[2][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[2][12] 
       (.C(Clk),
        .CE(\filterSet[2][15]_i_2_n_0 ),
        .D(o_rdata[12]),
        .Q(\filterSet_reg[2]_2 [12]),
        .R(\filterSet[2][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[2][13] 
       (.C(Clk),
        .CE(\filterSet[2][15]_i_2_n_0 ),
        .D(o_rdata[13]),
        .Q(\filterSet_reg[2]_2 [13]),
        .R(\filterSet[2][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[2][14] 
       (.C(Clk),
        .CE(\filterSet[2][15]_i_2_n_0 ),
        .D(o_rdata[14]),
        .Q(\filterSet_reg[2]_2 [14]),
        .R(\filterSet[2][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[2][15] 
       (.C(Clk),
        .CE(\filterSet[2][15]_i_2_n_0 ),
        .D(o_rdata[15]),
        .Q(\filterSet_reg[2]_2 [15]),
        .R(\filterSet[2][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[2][1] 
       (.C(Clk),
        .CE(\filterSet[2][15]_i_2_n_0 ),
        .D(o_rdata[1]),
        .Q(\filterSet_reg[2]_2 [1]),
        .R(\filterSet[2][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[2][2] 
       (.C(Clk),
        .CE(\filterSet[2][15]_i_2_n_0 ),
        .D(o_rdata[2]),
        .Q(\filterSet_reg[2]_2 [2]),
        .R(\filterSet[2][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[2][3] 
       (.C(Clk),
        .CE(\filterSet[2][15]_i_2_n_0 ),
        .D(o_rdata[3]),
        .Q(\filterSet_reg[2]_2 [3]),
        .R(\filterSet[2][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[2][4] 
       (.C(Clk),
        .CE(\filterSet[2][15]_i_2_n_0 ),
        .D(o_rdata[4]),
        .Q(\filterSet_reg[2]_2 [4]),
        .R(\filterSet[2][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[2][5] 
       (.C(Clk),
        .CE(\filterSet[2][15]_i_2_n_0 ),
        .D(o_rdata[5]),
        .Q(\filterSet_reg[2]_2 [5]),
        .R(\filterSet[2][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[2][6] 
       (.C(Clk),
        .CE(\filterSet[2][15]_i_2_n_0 ),
        .D(o_rdata[6]),
        .Q(\filterSet_reg[2]_2 [6]),
        .R(\filterSet[2][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[2][7] 
       (.C(Clk),
        .CE(\filterSet[2][15]_i_2_n_0 ),
        .D(o_rdata[7]),
        .Q(\filterSet_reg[2]_2 [7]),
        .R(\filterSet[2][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[2][8] 
       (.C(Clk),
        .CE(\filterSet[2][15]_i_2_n_0 ),
        .D(o_rdata[8]),
        .Q(\filterSet_reg[2]_2 [8]),
        .R(\filterSet[2][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[2][9] 
       (.C(Clk),
        .CE(\filterSet[2][15]_i_2_n_0 ),
        .D(o_rdata[9]),
        .Q(\filterSet_reg[2]_2 [9]),
        .R(\filterSet[2][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[3][0] 
       (.C(Clk),
        .CE(\filterSet[3][15]_i_2_n_0 ),
        .D(o_rdata[0]),
        .Q(\filterSet_reg[3]_3 [0]),
        .R(\filterSet[3][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[3][10] 
       (.C(Clk),
        .CE(\filterSet[3][15]_i_2_n_0 ),
        .D(o_rdata[10]),
        .Q(\filterSet_reg[3]_3 [10]),
        .R(\filterSet[3][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[3][11] 
       (.C(Clk),
        .CE(\filterSet[3][15]_i_2_n_0 ),
        .D(o_rdata[11]),
        .Q(\filterSet_reg[3]_3 [11]),
        .R(\filterSet[3][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[3][12] 
       (.C(Clk),
        .CE(\filterSet[3][15]_i_2_n_0 ),
        .D(o_rdata[12]),
        .Q(\filterSet_reg[3]_3 [12]),
        .R(\filterSet[3][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[3][13] 
       (.C(Clk),
        .CE(\filterSet[3][15]_i_2_n_0 ),
        .D(o_rdata[13]),
        .Q(\filterSet_reg[3]_3 [13]),
        .R(\filterSet[3][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[3][14] 
       (.C(Clk),
        .CE(\filterSet[3][15]_i_2_n_0 ),
        .D(o_rdata[14]),
        .Q(\filterSet_reg[3]_3 [14]),
        .R(\filterSet[3][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[3][15] 
       (.C(Clk),
        .CE(\filterSet[3][15]_i_2_n_0 ),
        .D(o_rdata[15]),
        .Q(\filterSet_reg[3]_3 [15]),
        .R(\filterSet[3][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[3][1] 
       (.C(Clk),
        .CE(\filterSet[3][15]_i_2_n_0 ),
        .D(o_rdata[1]),
        .Q(\filterSet_reg[3]_3 [1]),
        .R(\filterSet[3][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[3][2] 
       (.C(Clk),
        .CE(\filterSet[3][15]_i_2_n_0 ),
        .D(o_rdata[2]),
        .Q(\filterSet_reg[3]_3 [2]),
        .R(\filterSet[3][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[3][3] 
       (.C(Clk),
        .CE(\filterSet[3][15]_i_2_n_0 ),
        .D(o_rdata[3]),
        .Q(\filterSet_reg[3]_3 [3]),
        .R(\filterSet[3][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[3][4] 
       (.C(Clk),
        .CE(\filterSet[3][15]_i_2_n_0 ),
        .D(o_rdata[4]),
        .Q(\filterSet_reg[3]_3 [4]),
        .R(\filterSet[3][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[3][5] 
       (.C(Clk),
        .CE(\filterSet[3][15]_i_2_n_0 ),
        .D(o_rdata[5]),
        .Q(\filterSet_reg[3]_3 [5]),
        .R(\filterSet[3][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[3][6] 
       (.C(Clk),
        .CE(\filterSet[3][15]_i_2_n_0 ),
        .D(o_rdata[6]),
        .Q(\filterSet_reg[3]_3 [6]),
        .R(\filterSet[3][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[3][7] 
       (.C(Clk),
        .CE(\filterSet[3][15]_i_2_n_0 ),
        .D(o_rdata[7]),
        .Q(\filterSet_reg[3]_3 [7]),
        .R(\filterSet[3][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[3][8] 
       (.C(Clk),
        .CE(\filterSet[3][15]_i_2_n_0 ),
        .D(o_rdata[8]),
        .Q(\filterSet_reg[3]_3 [8]),
        .R(\filterSet[3][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[3][9] 
       (.C(Clk),
        .CE(\filterSet[3][15]_i_2_n_0 ),
        .D(o_rdata[9]),
        .Q(\filterSet_reg[3]_3 [9]),
        .R(\filterSet[3][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[4][0] 
       (.C(Clk),
        .CE(\filterSet[4][15]_i_2_n_0 ),
        .D(o_rdata[0]),
        .Q(\filterSet_reg[4]_4 [0]),
        .R(\filterSet[4][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[4][10] 
       (.C(Clk),
        .CE(\filterSet[4][15]_i_2_n_0 ),
        .D(o_rdata[10]),
        .Q(\filterSet_reg[4]_4 [10]),
        .R(\filterSet[4][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[4][11] 
       (.C(Clk),
        .CE(\filterSet[4][15]_i_2_n_0 ),
        .D(o_rdata[11]),
        .Q(\filterSet_reg[4]_4 [11]),
        .R(\filterSet[4][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[4][12] 
       (.C(Clk),
        .CE(\filterSet[4][15]_i_2_n_0 ),
        .D(o_rdata[12]),
        .Q(\filterSet_reg[4]_4 [12]),
        .R(\filterSet[4][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[4][13] 
       (.C(Clk),
        .CE(\filterSet[4][15]_i_2_n_0 ),
        .D(o_rdata[13]),
        .Q(\filterSet_reg[4]_4 [13]),
        .R(\filterSet[4][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[4][14] 
       (.C(Clk),
        .CE(\filterSet[4][15]_i_2_n_0 ),
        .D(o_rdata[14]),
        .Q(\filterSet_reg[4]_4 [14]),
        .R(\filterSet[4][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[4][15] 
       (.C(Clk),
        .CE(\filterSet[4][15]_i_2_n_0 ),
        .D(o_rdata[15]),
        .Q(\filterSet_reg[4]_4 [15]),
        .R(\filterSet[4][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[4][1] 
       (.C(Clk),
        .CE(\filterSet[4][15]_i_2_n_0 ),
        .D(o_rdata[1]),
        .Q(\filterSet_reg[4]_4 [1]),
        .R(\filterSet[4][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[4][2] 
       (.C(Clk),
        .CE(\filterSet[4][15]_i_2_n_0 ),
        .D(o_rdata[2]),
        .Q(\filterSet_reg[4]_4 [2]),
        .R(\filterSet[4][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[4][3] 
       (.C(Clk),
        .CE(\filterSet[4][15]_i_2_n_0 ),
        .D(o_rdata[3]),
        .Q(\filterSet_reg[4]_4 [3]),
        .R(\filterSet[4][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[4][4] 
       (.C(Clk),
        .CE(\filterSet[4][15]_i_2_n_0 ),
        .D(o_rdata[4]),
        .Q(\filterSet_reg[4]_4 [4]),
        .R(\filterSet[4][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[4][5] 
       (.C(Clk),
        .CE(\filterSet[4][15]_i_2_n_0 ),
        .D(o_rdata[5]),
        .Q(\filterSet_reg[4]_4 [5]),
        .R(\filterSet[4][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[4][6] 
       (.C(Clk),
        .CE(\filterSet[4][15]_i_2_n_0 ),
        .D(o_rdata[6]),
        .Q(\filterSet_reg[4]_4 [6]),
        .R(\filterSet[4][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[4][7] 
       (.C(Clk),
        .CE(\filterSet[4][15]_i_2_n_0 ),
        .D(o_rdata[7]),
        .Q(\filterSet_reg[4]_4 [7]),
        .R(\filterSet[4][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[4][8] 
       (.C(Clk),
        .CE(\filterSet[4][15]_i_2_n_0 ),
        .D(o_rdata[8]),
        .Q(\filterSet_reg[4]_4 [8]),
        .R(\filterSet[4][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[4][9] 
       (.C(Clk),
        .CE(\filterSet[4][15]_i_2_n_0 ),
        .D(o_rdata[9]),
        .Q(\filterSet_reg[4]_4 [9]),
        .R(\filterSet[4][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[5][0] 
       (.C(Clk),
        .CE(\filterSet[5][15]_i_2_n_0 ),
        .D(o_rdata[0]),
        .Q(\filterSet_reg[5]_5 [0]),
        .R(\filterSet[5][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[5][10] 
       (.C(Clk),
        .CE(\filterSet[5][15]_i_2_n_0 ),
        .D(o_rdata[10]),
        .Q(\filterSet_reg[5]_5 [10]),
        .R(\filterSet[5][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[5][11] 
       (.C(Clk),
        .CE(\filterSet[5][15]_i_2_n_0 ),
        .D(o_rdata[11]),
        .Q(\filterSet_reg[5]_5 [11]),
        .R(\filterSet[5][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[5][12] 
       (.C(Clk),
        .CE(\filterSet[5][15]_i_2_n_0 ),
        .D(o_rdata[12]),
        .Q(\filterSet_reg[5]_5 [12]),
        .R(\filterSet[5][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[5][13] 
       (.C(Clk),
        .CE(\filterSet[5][15]_i_2_n_0 ),
        .D(o_rdata[13]),
        .Q(\filterSet_reg[5]_5 [13]),
        .R(\filterSet[5][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[5][14] 
       (.C(Clk),
        .CE(\filterSet[5][15]_i_2_n_0 ),
        .D(o_rdata[14]),
        .Q(\filterSet_reg[5]_5 [14]),
        .R(\filterSet[5][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[5][15] 
       (.C(Clk),
        .CE(\filterSet[5][15]_i_2_n_0 ),
        .D(o_rdata[15]),
        .Q(\filterSet_reg[5]_5 [15]),
        .R(\filterSet[5][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[5][1] 
       (.C(Clk),
        .CE(\filterSet[5][15]_i_2_n_0 ),
        .D(o_rdata[1]),
        .Q(\filterSet_reg[5]_5 [1]),
        .R(\filterSet[5][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[5][2] 
       (.C(Clk),
        .CE(\filterSet[5][15]_i_2_n_0 ),
        .D(o_rdata[2]),
        .Q(\filterSet_reg[5]_5 [2]),
        .R(\filterSet[5][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[5][3] 
       (.C(Clk),
        .CE(\filterSet[5][15]_i_2_n_0 ),
        .D(o_rdata[3]),
        .Q(\filterSet_reg[5]_5 [3]),
        .R(\filterSet[5][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[5][4] 
       (.C(Clk),
        .CE(\filterSet[5][15]_i_2_n_0 ),
        .D(o_rdata[4]),
        .Q(\filterSet_reg[5]_5 [4]),
        .R(\filterSet[5][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[5][5] 
       (.C(Clk),
        .CE(\filterSet[5][15]_i_2_n_0 ),
        .D(o_rdata[5]),
        .Q(\filterSet_reg[5]_5 [5]),
        .R(\filterSet[5][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[5][6] 
       (.C(Clk),
        .CE(\filterSet[5][15]_i_2_n_0 ),
        .D(o_rdata[6]),
        .Q(\filterSet_reg[5]_5 [6]),
        .R(\filterSet[5][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[5][7] 
       (.C(Clk),
        .CE(\filterSet[5][15]_i_2_n_0 ),
        .D(o_rdata[7]),
        .Q(\filterSet_reg[5]_5 [7]),
        .R(\filterSet[5][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[5][8] 
       (.C(Clk),
        .CE(\filterSet[5][15]_i_2_n_0 ),
        .D(o_rdata[8]),
        .Q(\filterSet_reg[5]_5 [8]),
        .R(\filterSet[5][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[5][9] 
       (.C(Clk),
        .CE(\filterSet[5][15]_i_2_n_0 ),
        .D(o_rdata[9]),
        .Q(\filterSet_reg[5]_5 [9]),
        .R(\filterSet[5][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[6][0] 
       (.C(Clk),
        .CE(\filterSet[6][15]_i_2_n_0 ),
        .D(o_rdata[0]),
        .Q(\filterSet_reg[6]_6 [0]),
        .R(\filterSet[6][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[6][10] 
       (.C(Clk),
        .CE(\filterSet[6][15]_i_2_n_0 ),
        .D(o_rdata[10]),
        .Q(\filterSet_reg[6]_6 [10]),
        .R(\filterSet[6][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[6][11] 
       (.C(Clk),
        .CE(\filterSet[6][15]_i_2_n_0 ),
        .D(o_rdata[11]),
        .Q(\filterSet_reg[6]_6 [11]),
        .R(\filterSet[6][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[6][12] 
       (.C(Clk),
        .CE(\filterSet[6][15]_i_2_n_0 ),
        .D(o_rdata[12]),
        .Q(\filterSet_reg[6]_6 [12]),
        .R(\filterSet[6][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[6][13] 
       (.C(Clk),
        .CE(\filterSet[6][15]_i_2_n_0 ),
        .D(o_rdata[13]),
        .Q(\filterSet_reg[6]_6 [13]),
        .R(\filterSet[6][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[6][14] 
       (.C(Clk),
        .CE(\filterSet[6][15]_i_2_n_0 ),
        .D(o_rdata[14]),
        .Q(\filterSet_reg[6]_6 [14]),
        .R(\filterSet[6][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[6][15] 
       (.C(Clk),
        .CE(\filterSet[6][15]_i_2_n_0 ),
        .D(o_rdata[15]),
        .Q(\filterSet_reg[6]_6 [15]),
        .R(\filterSet[6][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[6][1] 
       (.C(Clk),
        .CE(\filterSet[6][15]_i_2_n_0 ),
        .D(o_rdata[1]),
        .Q(\filterSet_reg[6]_6 [1]),
        .R(\filterSet[6][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[6][2] 
       (.C(Clk),
        .CE(\filterSet[6][15]_i_2_n_0 ),
        .D(o_rdata[2]),
        .Q(\filterSet_reg[6]_6 [2]),
        .R(\filterSet[6][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[6][3] 
       (.C(Clk),
        .CE(\filterSet[6][15]_i_2_n_0 ),
        .D(o_rdata[3]),
        .Q(\filterSet_reg[6]_6 [3]),
        .R(\filterSet[6][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[6][4] 
       (.C(Clk),
        .CE(\filterSet[6][15]_i_2_n_0 ),
        .D(o_rdata[4]),
        .Q(\filterSet_reg[6]_6 [4]),
        .R(\filterSet[6][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[6][5] 
       (.C(Clk),
        .CE(\filterSet[6][15]_i_2_n_0 ),
        .D(o_rdata[5]),
        .Q(\filterSet_reg[6]_6 [5]),
        .R(\filterSet[6][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[6][6] 
       (.C(Clk),
        .CE(\filterSet[6][15]_i_2_n_0 ),
        .D(o_rdata[6]),
        .Q(\filterSet_reg[6]_6 [6]),
        .R(\filterSet[6][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[6][7] 
       (.C(Clk),
        .CE(\filterSet[6][15]_i_2_n_0 ),
        .D(o_rdata[7]),
        .Q(\filterSet_reg[6]_6 [7]),
        .R(\filterSet[6][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[6][8] 
       (.C(Clk),
        .CE(\filterSet[6][15]_i_2_n_0 ),
        .D(o_rdata[8]),
        .Q(\filterSet_reg[6]_6 [8]),
        .R(\filterSet[6][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[6][9] 
       (.C(Clk),
        .CE(\filterSet[6][15]_i_2_n_0 ),
        .D(o_rdata[9]),
        .Q(\filterSet_reg[6]_6 [9]),
        .R(\filterSet[6][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[7][0] 
       (.C(Clk),
        .CE(\filterSet[7][15]_i_2_n_0 ),
        .D(o_rdata[0]),
        .Q(\filterSet_reg[7]_7 [0]),
        .R(\filterSet[7][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[7][10] 
       (.C(Clk),
        .CE(\filterSet[7][15]_i_2_n_0 ),
        .D(o_rdata[10]),
        .Q(\filterSet_reg[7]_7 [10]),
        .R(\filterSet[7][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[7][11] 
       (.C(Clk),
        .CE(\filterSet[7][15]_i_2_n_0 ),
        .D(o_rdata[11]),
        .Q(\filterSet_reg[7]_7 [11]),
        .R(\filterSet[7][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[7][12] 
       (.C(Clk),
        .CE(\filterSet[7][15]_i_2_n_0 ),
        .D(o_rdata[12]),
        .Q(\filterSet_reg[7]_7 [12]),
        .R(\filterSet[7][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[7][13] 
       (.C(Clk),
        .CE(\filterSet[7][15]_i_2_n_0 ),
        .D(o_rdata[13]),
        .Q(\filterSet_reg[7]_7 [13]),
        .R(\filterSet[7][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[7][14] 
       (.C(Clk),
        .CE(\filterSet[7][15]_i_2_n_0 ),
        .D(o_rdata[14]),
        .Q(\filterSet_reg[7]_7 [14]),
        .R(\filterSet[7][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[7][15] 
       (.C(Clk),
        .CE(\filterSet[7][15]_i_2_n_0 ),
        .D(o_rdata[15]),
        .Q(\filterSet_reg[7]_7 [15]),
        .R(\filterSet[7][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[7][1] 
       (.C(Clk),
        .CE(\filterSet[7][15]_i_2_n_0 ),
        .D(o_rdata[1]),
        .Q(\filterSet_reg[7]_7 [1]),
        .R(\filterSet[7][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[7][2] 
       (.C(Clk),
        .CE(\filterSet[7][15]_i_2_n_0 ),
        .D(o_rdata[2]),
        .Q(\filterSet_reg[7]_7 [2]),
        .R(\filterSet[7][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[7][3] 
       (.C(Clk),
        .CE(\filterSet[7][15]_i_2_n_0 ),
        .D(o_rdata[3]),
        .Q(\filterSet_reg[7]_7 [3]),
        .R(\filterSet[7][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[7][4] 
       (.C(Clk),
        .CE(\filterSet[7][15]_i_2_n_0 ),
        .D(o_rdata[4]),
        .Q(\filterSet_reg[7]_7 [4]),
        .R(\filterSet[7][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[7][5] 
       (.C(Clk),
        .CE(\filterSet[7][15]_i_2_n_0 ),
        .D(o_rdata[5]),
        .Q(\filterSet_reg[7]_7 [5]),
        .R(\filterSet[7][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[7][6] 
       (.C(Clk),
        .CE(\filterSet[7][15]_i_2_n_0 ),
        .D(o_rdata[6]),
        .Q(\filterSet_reg[7]_7 [6]),
        .R(\filterSet[7][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[7][7] 
       (.C(Clk),
        .CE(\filterSet[7][15]_i_2_n_0 ),
        .D(o_rdata[7]),
        .Q(\filterSet_reg[7]_7 [7]),
        .R(\filterSet[7][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[7][8] 
       (.C(Clk),
        .CE(\filterSet[7][15]_i_2_n_0 ),
        .D(o_rdata[8]),
        .Q(\filterSet_reg[7]_7 [8]),
        .R(\filterSet[7][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[7][9] 
       (.C(Clk),
        .CE(\filterSet[7][15]_i_2_n_0 ),
        .D(o_rdata[9]),
        .Q(\filterSet_reg[7]_7 [9]),
        .R(\filterSet[7][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[8][0] 
       (.C(Clk),
        .CE(\filterSet[8][15]_i_2_n_0 ),
        .D(o_rdata[0]),
        .Q(\filterSet_reg[8]_8 [0]),
        .R(\filterSet[8][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[8][10] 
       (.C(Clk),
        .CE(\filterSet[8][15]_i_2_n_0 ),
        .D(o_rdata[10]),
        .Q(\filterSet_reg[8]_8 [10]),
        .R(\filterSet[8][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[8][11] 
       (.C(Clk),
        .CE(\filterSet[8][15]_i_2_n_0 ),
        .D(o_rdata[11]),
        .Q(\filterSet_reg[8]_8 [11]),
        .R(\filterSet[8][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[8][12] 
       (.C(Clk),
        .CE(\filterSet[8][15]_i_2_n_0 ),
        .D(o_rdata[12]),
        .Q(\filterSet_reg[8]_8 [12]),
        .R(\filterSet[8][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[8][13] 
       (.C(Clk),
        .CE(\filterSet[8][15]_i_2_n_0 ),
        .D(o_rdata[13]),
        .Q(\filterSet_reg[8]_8 [13]),
        .R(\filterSet[8][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[8][14] 
       (.C(Clk),
        .CE(\filterSet[8][15]_i_2_n_0 ),
        .D(o_rdata[14]),
        .Q(\filterSet_reg[8]_8 [14]),
        .R(\filterSet[8][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[8][15] 
       (.C(Clk),
        .CE(\filterSet[8][15]_i_2_n_0 ),
        .D(o_rdata[15]),
        .Q(\filterSet_reg[8]_8 [15]),
        .R(\filterSet[8][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[8][1] 
       (.C(Clk),
        .CE(\filterSet[8][15]_i_2_n_0 ),
        .D(o_rdata[1]),
        .Q(\filterSet_reg[8]_8 [1]),
        .R(\filterSet[8][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[8][2] 
       (.C(Clk),
        .CE(\filterSet[8][15]_i_2_n_0 ),
        .D(o_rdata[2]),
        .Q(\filterSet_reg[8]_8 [2]),
        .R(\filterSet[8][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[8][3] 
       (.C(Clk),
        .CE(\filterSet[8][15]_i_2_n_0 ),
        .D(o_rdata[3]),
        .Q(\filterSet_reg[8]_8 [3]),
        .R(\filterSet[8][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[8][4] 
       (.C(Clk),
        .CE(\filterSet[8][15]_i_2_n_0 ),
        .D(o_rdata[4]),
        .Q(\filterSet_reg[8]_8 [4]),
        .R(\filterSet[8][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[8][5] 
       (.C(Clk),
        .CE(\filterSet[8][15]_i_2_n_0 ),
        .D(o_rdata[5]),
        .Q(\filterSet_reg[8]_8 [5]),
        .R(\filterSet[8][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[8][6] 
       (.C(Clk),
        .CE(\filterSet[8][15]_i_2_n_0 ),
        .D(o_rdata[6]),
        .Q(\filterSet_reg[8]_8 [6]),
        .R(\filterSet[8][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[8][7] 
       (.C(Clk),
        .CE(\filterSet[8][15]_i_2_n_0 ),
        .D(o_rdata[7]),
        .Q(\filterSet_reg[8]_8 [7]),
        .R(\filterSet[8][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[8][8] 
       (.C(Clk),
        .CE(\filterSet[8][15]_i_2_n_0 ),
        .D(o_rdata[8]),
        .Q(\filterSet_reg[8]_8 [8]),
        .R(\filterSet[8][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filterSet_reg[8][9] 
       (.C(Clk),
        .CE(\filterSet[8][15]_i_2_n_0 ),
        .D(o_rdata[9]),
        .Q(\filterSet_reg[8]_8 [9]),
        .R(\filterSet[8][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00040000)) 
    \filterpointer[0]_i_1 
       (.I0(filterSetFilled_reg_0),
        .I1(cStart_tri_o),
        .I2(newline_tri_o),
        .I3(filterSetFilled_reg_1),
        .I4(ADDst_reg_0),
        .O(filterSetFilled16_out));
  LUT1 #(
    .INIT(2'h1)) 
    \filterpointer[0]_i_3 
       (.I0(filterpointer[0]),
        .O(\filterpointer[0]_i_3_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \filterpointer_reg[0] 
       (.C(Clk),
        .CE(filterSetFilled16_out),
        .CLR(Rst_tri_o),
        .D(\filterpointer_reg[0]_i_2_n_7 ),
        .Q(filterpointer[0]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \filterpointer_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\filterpointer_reg[0]_i_2_n_0 ,\filterpointer_reg[0]_i_2_n_1 ,\filterpointer_reg[0]_i_2_n_2 ,\filterpointer_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\filterpointer_reg[0]_i_2_n_4 ,\filterpointer_reg[0]_i_2_n_5 ,\filterpointer_reg[0]_i_2_n_6 ,\filterpointer_reg[0]_i_2_n_7 }),
        .S({filterpointer[3:1],\filterpointer[0]_i_3_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \filterpointer_reg[10] 
       (.C(Clk),
        .CE(filterSetFilled16_out),
        .CLR(Rst_tri_o),
        .D(\filterpointer_reg[8]_i_1_n_5 ),
        .Q(\filterpointer_reg_n_0_[10] ));
  FDCE #(
    .INIT(1'b0)) 
    \filterpointer_reg[11] 
       (.C(Clk),
        .CE(filterSetFilled16_out),
        .CLR(Rst_tri_o),
        .D(\filterpointer_reg[8]_i_1_n_4 ),
        .Q(\filterpointer_reg_n_0_[11] ));
  FDCE #(
    .INIT(1'b0)) 
    \filterpointer_reg[12] 
       (.C(Clk),
        .CE(filterSetFilled16_out),
        .CLR(Rst_tri_o),
        .D(\filterpointer_reg[12]_i_1_n_7 ),
        .Q(\filterpointer_reg_n_0_[12] ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \filterpointer_reg[12]_i_1 
       (.CI(\filterpointer_reg[8]_i_1_n_0 ),
        .CO({\filterpointer_reg[12]_i_1_n_0 ,\filterpointer_reg[12]_i_1_n_1 ,\filterpointer_reg[12]_i_1_n_2 ,\filterpointer_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\filterpointer_reg[12]_i_1_n_4 ,\filterpointer_reg[12]_i_1_n_5 ,\filterpointer_reg[12]_i_1_n_6 ,\filterpointer_reg[12]_i_1_n_7 }),
        .S({\filterpointer_reg_n_0_[15] ,\filterpointer_reg_n_0_[14] ,\filterpointer_reg_n_0_[13] ,\filterpointer_reg_n_0_[12] }));
  FDCE #(
    .INIT(1'b0)) 
    \filterpointer_reg[13] 
       (.C(Clk),
        .CE(filterSetFilled16_out),
        .CLR(Rst_tri_o),
        .D(\filterpointer_reg[12]_i_1_n_6 ),
        .Q(\filterpointer_reg_n_0_[13] ));
  FDCE #(
    .INIT(1'b0)) 
    \filterpointer_reg[14] 
       (.C(Clk),
        .CE(filterSetFilled16_out),
        .CLR(Rst_tri_o),
        .D(\filterpointer_reg[12]_i_1_n_5 ),
        .Q(\filterpointer_reg_n_0_[14] ));
  FDCE #(
    .INIT(1'b0)) 
    \filterpointer_reg[15] 
       (.C(Clk),
        .CE(filterSetFilled16_out),
        .CLR(Rst_tri_o),
        .D(\filterpointer_reg[12]_i_1_n_4 ),
        .Q(\filterpointer_reg_n_0_[15] ));
  FDCE #(
    .INIT(1'b0)) 
    \filterpointer_reg[16] 
       (.C(Clk),
        .CE(filterSetFilled16_out),
        .CLR(Rst_tri_o),
        .D(\filterpointer_reg[16]_i_1_n_7 ),
        .Q(\filterpointer_reg_n_0_[16] ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \filterpointer_reg[16]_i_1 
       (.CI(\filterpointer_reg[12]_i_1_n_0 ),
        .CO({\filterpointer_reg[16]_i_1_n_0 ,\filterpointer_reg[16]_i_1_n_1 ,\filterpointer_reg[16]_i_1_n_2 ,\filterpointer_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\filterpointer_reg[16]_i_1_n_4 ,\filterpointer_reg[16]_i_1_n_5 ,\filterpointer_reg[16]_i_1_n_6 ,\filterpointer_reg[16]_i_1_n_7 }),
        .S({\filterpointer_reg_n_0_[19] ,\filterpointer_reg_n_0_[18] ,\filterpointer_reg_n_0_[17] ,\filterpointer_reg_n_0_[16] }));
  FDCE #(
    .INIT(1'b0)) 
    \filterpointer_reg[17] 
       (.C(Clk),
        .CE(filterSetFilled16_out),
        .CLR(Rst_tri_o),
        .D(\filterpointer_reg[16]_i_1_n_6 ),
        .Q(\filterpointer_reg_n_0_[17] ));
  FDCE #(
    .INIT(1'b0)) 
    \filterpointer_reg[18] 
       (.C(Clk),
        .CE(filterSetFilled16_out),
        .CLR(Rst_tri_o),
        .D(\filterpointer_reg[16]_i_1_n_5 ),
        .Q(\filterpointer_reg_n_0_[18] ));
  FDCE #(
    .INIT(1'b0)) 
    \filterpointer_reg[19] 
       (.C(Clk),
        .CE(filterSetFilled16_out),
        .CLR(Rst_tri_o),
        .D(\filterpointer_reg[16]_i_1_n_4 ),
        .Q(\filterpointer_reg_n_0_[19] ));
  FDCE #(
    .INIT(1'b0)) 
    \filterpointer_reg[1] 
       (.C(Clk),
        .CE(filterSetFilled16_out),
        .CLR(Rst_tri_o),
        .D(\filterpointer_reg[0]_i_2_n_6 ),
        .Q(filterpointer[1]));
  FDCE #(
    .INIT(1'b0)) 
    \filterpointer_reg[20] 
       (.C(Clk),
        .CE(filterSetFilled16_out),
        .CLR(Rst_tri_o),
        .D(\filterpointer_reg[20]_i_1_n_7 ),
        .Q(\filterpointer_reg_n_0_[20] ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \filterpointer_reg[20]_i_1 
       (.CI(\filterpointer_reg[16]_i_1_n_0 ),
        .CO({\filterpointer_reg[20]_i_1_n_0 ,\filterpointer_reg[20]_i_1_n_1 ,\filterpointer_reg[20]_i_1_n_2 ,\filterpointer_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\filterpointer_reg[20]_i_1_n_4 ,\filterpointer_reg[20]_i_1_n_5 ,\filterpointer_reg[20]_i_1_n_6 ,\filterpointer_reg[20]_i_1_n_7 }),
        .S({\filterpointer_reg_n_0_[23] ,\filterpointer_reg_n_0_[22] ,\filterpointer_reg_n_0_[21] ,\filterpointer_reg_n_0_[20] }));
  FDCE #(
    .INIT(1'b0)) 
    \filterpointer_reg[21] 
       (.C(Clk),
        .CE(filterSetFilled16_out),
        .CLR(Rst_tri_o),
        .D(\filterpointer_reg[20]_i_1_n_6 ),
        .Q(\filterpointer_reg_n_0_[21] ));
  FDCE #(
    .INIT(1'b0)) 
    \filterpointer_reg[22] 
       (.C(Clk),
        .CE(filterSetFilled16_out),
        .CLR(Rst_tri_o),
        .D(\filterpointer_reg[20]_i_1_n_5 ),
        .Q(\filterpointer_reg_n_0_[22] ));
  FDCE #(
    .INIT(1'b0)) 
    \filterpointer_reg[23] 
       (.C(Clk),
        .CE(filterSetFilled16_out),
        .CLR(Rst_tri_o),
        .D(\filterpointer_reg[20]_i_1_n_4 ),
        .Q(\filterpointer_reg_n_0_[23] ));
  FDCE #(
    .INIT(1'b0)) 
    \filterpointer_reg[24] 
       (.C(Clk),
        .CE(filterSetFilled16_out),
        .CLR(Rst_tri_o),
        .D(\filterpointer_reg[24]_i_1_n_7 ),
        .Q(\filterpointer_reg_n_0_[24] ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \filterpointer_reg[24]_i_1 
       (.CI(\filterpointer_reg[20]_i_1_n_0 ),
        .CO({\filterpointer_reg[24]_i_1_n_0 ,\filterpointer_reg[24]_i_1_n_1 ,\filterpointer_reg[24]_i_1_n_2 ,\filterpointer_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\filterpointer_reg[24]_i_1_n_4 ,\filterpointer_reg[24]_i_1_n_5 ,\filterpointer_reg[24]_i_1_n_6 ,\filterpointer_reg[24]_i_1_n_7 }),
        .S({\filterpointer_reg_n_0_[27] ,\filterpointer_reg_n_0_[26] ,\filterpointer_reg_n_0_[25] ,\filterpointer_reg_n_0_[24] }));
  FDCE #(
    .INIT(1'b0)) 
    \filterpointer_reg[25] 
       (.C(Clk),
        .CE(filterSetFilled16_out),
        .CLR(Rst_tri_o),
        .D(\filterpointer_reg[24]_i_1_n_6 ),
        .Q(\filterpointer_reg_n_0_[25] ));
  FDCE #(
    .INIT(1'b0)) 
    \filterpointer_reg[26] 
       (.C(Clk),
        .CE(filterSetFilled16_out),
        .CLR(Rst_tri_o),
        .D(\filterpointer_reg[24]_i_1_n_5 ),
        .Q(\filterpointer_reg_n_0_[26] ));
  FDCE #(
    .INIT(1'b0)) 
    \filterpointer_reg[27] 
       (.C(Clk),
        .CE(filterSetFilled16_out),
        .CLR(Rst_tri_o),
        .D(\filterpointer_reg[24]_i_1_n_4 ),
        .Q(\filterpointer_reg_n_0_[27] ));
  FDCE #(
    .INIT(1'b0)) 
    \filterpointer_reg[28] 
       (.C(Clk),
        .CE(filterSetFilled16_out),
        .CLR(Rst_tri_o),
        .D(\filterpointer_reg[28]_i_1_n_7 ),
        .Q(\filterpointer_reg_n_0_[28] ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \filterpointer_reg[28]_i_1 
       (.CI(\filterpointer_reg[24]_i_1_n_0 ),
        .CO({\NLW_filterpointer_reg[28]_i_1_CO_UNCONNECTED [3],\filterpointer_reg[28]_i_1_n_1 ,\filterpointer_reg[28]_i_1_n_2 ,\filterpointer_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\filterpointer_reg[28]_i_1_n_4 ,\filterpointer_reg[28]_i_1_n_5 ,\filterpointer_reg[28]_i_1_n_6 ,\filterpointer_reg[28]_i_1_n_7 }),
        .S({\filterpointer_reg_n_0_[31] ,\filterpointer_reg_n_0_[30] ,\filterpointer_reg_n_0_[29] ,\filterpointer_reg_n_0_[28] }));
  FDCE #(
    .INIT(1'b0)) 
    \filterpointer_reg[29] 
       (.C(Clk),
        .CE(filterSetFilled16_out),
        .CLR(Rst_tri_o),
        .D(\filterpointer_reg[28]_i_1_n_6 ),
        .Q(\filterpointer_reg_n_0_[29] ));
  FDCE #(
    .INIT(1'b0)) 
    \filterpointer_reg[2] 
       (.C(Clk),
        .CE(filterSetFilled16_out),
        .CLR(Rst_tri_o),
        .D(\filterpointer_reg[0]_i_2_n_5 ),
        .Q(filterpointer[2]));
  FDCE #(
    .INIT(1'b0)) 
    \filterpointer_reg[30] 
       (.C(Clk),
        .CE(filterSetFilled16_out),
        .CLR(Rst_tri_o),
        .D(\filterpointer_reg[28]_i_1_n_5 ),
        .Q(\filterpointer_reg_n_0_[30] ));
  FDCE #(
    .INIT(1'b0)) 
    \filterpointer_reg[31] 
       (.C(Clk),
        .CE(filterSetFilled16_out),
        .CLR(Rst_tri_o),
        .D(\filterpointer_reg[28]_i_1_n_4 ),
        .Q(\filterpointer_reg_n_0_[31] ));
  FDCE #(
    .INIT(1'b0)) 
    \filterpointer_reg[3] 
       (.C(Clk),
        .CE(filterSetFilled16_out),
        .CLR(Rst_tri_o),
        .D(\filterpointer_reg[0]_i_2_n_4 ),
        .Q(filterpointer[3]));
  FDCE #(
    .INIT(1'b0)) 
    \filterpointer_reg[4] 
       (.C(Clk),
        .CE(filterSetFilled16_out),
        .CLR(Rst_tri_o),
        .D(\filterpointer_reg[4]_i_1_n_7 ),
        .Q(\filterpointer_reg_n_0_[4] ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \filterpointer_reg[4]_i_1 
       (.CI(\filterpointer_reg[0]_i_2_n_0 ),
        .CO({\filterpointer_reg[4]_i_1_n_0 ,\filterpointer_reg[4]_i_1_n_1 ,\filterpointer_reg[4]_i_1_n_2 ,\filterpointer_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\filterpointer_reg[4]_i_1_n_4 ,\filterpointer_reg[4]_i_1_n_5 ,\filterpointer_reg[4]_i_1_n_6 ,\filterpointer_reg[4]_i_1_n_7 }),
        .S({\filterpointer_reg_n_0_[7] ,\filterpointer_reg_n_0_[6] ,\filterpointer_reg_n_0_[5] ,\filterpointer_reg_n_0_[4] }));
  FDCE #(
    .INIT(1'b0)) 
    \filterpointer_reg[5] 
       (.C(Clk),
        .CE(filterSetFilled16_out),
        .CLR(Rst_tri_o),
        .D(\filterpointer_reg[4]_i_1_n_6 ),
        .Q(\filterpointer_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \filterpointer_reg[6] 
       (.C(Clk),
        .CE(filterSetFilled16_out),
        .CLR(Rst_tri_o),
        .D(\filterpointer_reg[4]_i_1_n_5 ),
        .Q(\filterpointer_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \filterpointer_reg[7] 
       (.C(Clk),
        .CE(filterSetFilled16_out),
        .CLR(Rst_tri_o),
        .D(\filterpointer_reg[4]_i_1_n_4 ),
        .Q(\filterpointer_reg_n_0_[7] ));
  FDCE #(
    .INIT(1'b0)) 
    \filterpointer_reg[8] 
       (.C(Clk),
        .CE(filterSetFilled16_out),
        .CLR(Rst_tri_o),
        .D(\filterpointer_reg[8]_i_1_n_7 ),
        .Q(\filterpointer_reg_n_0_[8] ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \filterpointer_reg[8]_i_1 
       (.CI(\filterpointer_reg[4]_i_1_n_0 ),
        .CO({\filterpointer_reg[8]_i_1_n_0 ,\filterpointer_reg[8]_i_1_n_1 ,\filterpointer_reg[8]_i_1_n_2 ,\filterpointer_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\filterpointer_reg[8]_i_1_n_4 ,\filterpointer_reg[8]_i_1_n_5 ,\filterpointer_reg[8]_i_1_n_6 ,\filterpointer_reg[8]_i_1_n_7 }),
        .S({\filterpointer_reg_n_0_[11] ,\filterpointer_reg_n_0_[10] ,\filterpointer_reg_n_0_[9] ,\filterpointer_reg_n_0_[8] }));
  FDCE #(
    .INIT(1'b0)) 
    \filterpointer_reg[9] 
       (.C(Clk),
        .CE(filterSetFilled16_out),
        .CLR(Rst_tri_o),
        .D(\filterpointer_reg[8]_i_1_n_6 ),
        .Q(\filterpointer_reg_n_0_[9] ));
  LUT6 #(
    .INIT(64'hEAAAEAAAEAAAEEEE)) 
    product_reg_i_1
       (.I0(rst_w_ctrl),
        .I1(mStart_conncetor),
        .I2(product_reg_i_2_n_0),
        .I3(product_reg_i_3_n_0),
        .I4(product_reg_i_4_n_0),
        .I5(product_reg_i_5_n_0),
        .O(\MULTIPLY_START_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hEAAAEAAAEAAAEEEE)) 
    product_reg_i_1__0
       (.I0(rst_w_ctrl),
        .I1(mStart_conncetor),
        .I2(product_reg_i_2__0_n_0),
        .I3(product_reg_i_3__0_n_0),
        .I4(product_reg_i_4__0_n_0),
        .I5(product_reg_i_5__0_n_0),
        .O(\MULTIPLY_START_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hEAAAEAAAEAAAEEEE)) 
    product_reg_i_1__1
       (.I0(rst_w_ctrl),
        .I1(mStart_conncetor),
        .I2(product_reg_i_2__1_n_0),
        .I3(product_reg_i_3__1_n_0),
        .I4(product_reg_i_4__1_n_0),
        .I5(product_reg_i_5__1_n_0),
        .O(\MULTIPLY_START_reg[0]_2 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    product_reg_i_2
       (.I0(Q[12]),
        .I1(Q[13]),
        .I2(Q[14]),
        .I3(Q[15]),
        .I4(product_reg_i_6_n_0),
        .O(product_reg_i_2_n_0));
  LUT5 #(
    .INIT(32'h00010000)) 
    product_reg_i_2__0
       (.I0(Q[28]),
        .I1(Q[29]),
        .I2(Q[30]),
        .I3(Q[31]),
        .I4(product_reg_i_6__0_n_0),
        .O(product_reg_i_2__0_n_0));
  LUT5 #(
    .INIT(32'h00010000)) 
    product_reg_i_2__1
       (.I0(\MULTIPLICAND_INPUT_reg[47]_0 [44]),
        .I1(\MULTIPLICAND_INPUT_reg[47]_0 [45]),
        .I2(\MULTIPLICAND_INPUT_reg[47]_0 [46]),
        .I3(\MULTIPLICAND_INPUT_reg[47]_0 [47]),
        .I4(product_reg_i_6__1_n_0),
        .O(product_reg_i_2__1_n_0));
  LUT5 #(
    .INIT(32'h00010000)) 
    product_reg_i_3
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(product_reg_i_7_n_0),
        .O(product_reg_i_3_n_0));
  LUT5 #(
    .INIT(32'h00010000)) 
    product_reg_i_3__0
       (.I0(Q[18]),
        .I1(Q[19]),
        .I2(Q[16]),
        .I3(Q[17]),
        .I4(product_reg_i_7__0_n_0),
        .O(product_reg_i_3__0_n_0));
  LUT5 #(
    .INIT(32'h00010000)) 
    product_reg_i_3__1
       (.I0(\MULTIPLICAND_INPUT_reg[47]_0 [34]),
        .I1(\MULTIPLICAND_INPUT_reg[47]_0 [35]),
        .I2(\MULTIPLICAND_INPUT_reg[47]_0 [32]),
        .I3(\MULTIPLICAND_INPUT_reg[47]_0 [33]),
        .I4(product_reg_i_7__1_n_0),
        .O(product_reg_i_3__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    product_reg_i_4
       (.I0(\MULTIPLICAND_INPUT_reg[47]_0 [9]),
        .I1(\MULTIPLICAND_INPUT_reg[47]_0 [8]),
        .I2(\MULTIPLICAND_INPUT_reg[47]_0 [5]),
        .I3(\MULTIPLICAND_INPUT_reg[47]_0 [3]),
        .I4(product_reg_i_8_n_0),
        .O(product_reg_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    product_reg_i_4__0
       (.I0(\MULTIPLICAND_INPUT_reg[47]_0 [25]),
        .I1(\MULTIPLICAND_INPUT_reg[47]_0 [24]),
        .I2(\MULTIPLICAND_INPUT_reg[47]_0 [21]),
        .I3(\MULTIPLICAND_INPUT_reg[47]_0 [19]),
        .I4(product_reg_i_8__0_n_0),
        .O(product_reg_i_4__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    product_reg_i_4__1
       (.I0(Q[41]),
        .I1(Q[40]),
        .I2(Q[37]),
        .I3(Q[35]),
        .I4(product_reg_i_8__1_n_0),
        .O(product_reg_i_4__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    product_reg_i_5
       (.I0(\MULTIPLICAND_INPUT_reg[47]_0 [6]),
        .I1(\MULTIPLICAND_INPUT_reg[47]_0 [2]),
        .I2(\MULTIPLICAND_INPUT_reg[47]_0 [12]),
        .I3(\MULTIPLICAND_INPUT_reg[47]_0 [11]),
        .I4(product_reg_i_9_n_0),
        .O(product_reg_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    product_reg_i_5__0
       (.I0(\MULTIPLICAND_INPUT_reg[47]_0 [22]),
        .I1(\MULTIPLICAND_INPUT_reg[47]_0 [18]),
        .I2(\MULTIPLICAND_INPUT_reg[47]_0 [28]),
        .I3(\MULTIPLICAND_INPUT_reg[47]_0 [27]),
        .I4(product_reg_i_9__0_n_0),
        .O(product_reg_i_5__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    product_reg_i_5__1
       (.I0(Q[38]),
        .I1(Q[34]),
        .I2(Q[44]),
        .I3(Q[43]),
        .I4(product_reg_i_9__1_n_0),
        .O(product_reg_i_5__1_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    product_reg_i_6
       (.I0(Q[11]),
        .I1(Q[10]),
        .I2(Q[9]),
        .I3(Q[8]),
        .O(product_reg_i_6_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    product_reg_i_6__0
       (.I0(Q[27]),
        .I1(Q[26]),
        .I2(Q[25]),
        .I3(Q[24]),
        .O(product_reg_i_6__0_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    product_reg_i_6__1
       (.I0(\MULTIPLICAND_INPUT_reg[47]_0 [43]),
        .I1(\MULTIPLICAND_INPUT_reg[47]_0 [42]),
        .I2(\MULTIPLICAND_INPUT_reg[47]_0 [41]),
        .I3(\MULTIPLICAND_INPUT_reg[47]_0 [40]),
        .O(product_reg_i_6__1_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    product_reg_i_7
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(Q[5]),
        .I3(Q[4]),
        .O(product_reg_i_7_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    product_reg_i_7__0
       (.I0(Q[23]),
        .I1(Q[22]),
        .I2(Q[21]),
        .I3(Q[20]),
        .O(product_reg_i_7__0_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    product_reg_i_7__1
       (.I0(\MULTIPLICAND_INPUT_reg[47]_0 [39]),
        .I1(\MULTIPLICAND_INPUT_reg[47]_0 [38]),
        .I2(\MULTIPLICAND_INPUT_reg[47]_0 [37]),
        .I3(\MULTIPLICAND_INPUT_reg[47]_0 [36]),
        .O(product_reg_i_7__1_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    product_reg_i_8
       (.I0(\MULTIPLICAND_INPUT_reg[47]_0 [0]),
        .I1(\MULTIPLICAND_INPUT_reg[47]_0 [10]),
        .I2(\MULTIPLICAND_INPUT_reg[47]_0 [4]),
        .I3(\MULTIPLICAND_INPUT_reg[47]_0 [14]),
        .O(product_reg_i_8_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    product_reg_i_8__0
       (.I0(\MULTIPLICAND_INPUT_reg[47]_0 [16]),
        .I1(\MULTIPLICAND_INPUT_reg[47]_0 [26]),
        .I2(\MULTIPLICAND_INPUT_reg[47]_0 [20]),
        .I3(\MULTIPLICAND_INPUT_reg[47]_0 [30]),
        .O(product_reg_i_8__0_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    product_reg_i_8__1
       (.I0(Q[32]),
        .I1(Q[42]),
        .I2(Q[36]),
        .I3(Q[46]),
        .O(product_reg_i_8__1_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    product_reg_i_9
       (.I0(\MULTIPLICAND_INPUT_reg[47]_0 [1]),
        .I1(\MULTIPLICAND_INPUT_reg[47]_0 [15]),
        .I2(\MULTIPLICAND_INPUT_reg[47]_0 [7]),
        .I3(\MULTIPLICAND_INPUT_reg[47]_0 [13]),
        .O(product_reg_i_9_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    product_reg_i_9__0
       (.I0(\MULTIPLICAND_INPUT_reg[47]_0 [17]),
        .I1(\MULTIPLICAND_INPUT_reg[47]_0 [31]),
        .I2(\MULTIPLICAND_INPUT_reg[47]_0 [23]),
        .I3(\MULTIPLICAND_INPUT_reg[47]_0 [29]),
        .O(product_reg_i_9__0_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    product_reg_i_9__1
       (.I0(Q[33]),
        .I1(Q[47]),
        .I2(Q[39]),
        .I3(Q[45]),
        .O(product_reg_i_9__1_n_0));
  LUT6 #(
    .INIT(64'h000000008CCC8888)) 
    ready_i_1
       (.I0(mReady_connector[0]),
        .I1(mStart_conncetor),
        .I2(product_reg_i_2_n_0),
        .I3(product_reg_i_3_n_0),
        .I4(ready_i_2_n_0),
        .I5(rst_w_ctrl),
        .O(ready_reg));
  LUT6 #(
    .INIT(64'h000000008CCC8888)) 
    ready_i_1__0
       (.I0(mReady_connector[1]),
        .I1(mStart_conncetor),
        .I2(product_reg_i_2__0_n_0),
        .I3(product_reg_i_3__0_n_0),
        .I4(ready_i_2__0_n_0),
        .I5(rst_w_ctrl),
        .O(ready_reg_0));
  LUT6 #(
    .INIT(64'h000000008CCC8888)) 
    ready_i_1__1
       (.I0(mReady_connector[2]),
        .I1(mStart_conncetor),
        .I2(product_reg_i_2__1_n_0),
        .I3(product_reg_i_3__1_n_0),
        .I4(ready_i_2__1_n_0),
        .I5(rst_w_ctrl),
        .O(ready_reg_1));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ready_i_2
       (.I0(product_reg_i_9_n_0),
        .I1(ready_i_3_n_0),
        .I2(product_reg_i_8_n_0),
        .I3(ready_i_4_n_0),
        .O(ready_i_2_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ready_i_2__0
       (.I0(product_reg_i_9__0_n_0),
        .I1(ready_i_3__0_n_0),
        .I2(product_reg_i_8__0_n_0),
        .I3(ready_i_4__0_n_0),
        .O(ready_i_2__0_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ready_i_2__1
       (.I0(product_reg_i_9__1_n_0),
        .I1(ready_i_3__1_n_0),
        .I2(product_reg_i_8__1_n_0),
        .I3(ready_i_4__1_n_0),
        .O(ready_i_2__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ready_i_3
       (.I0(\MULTIPLICAND_INPUT_reg[47]_0 [11]),
        .I1(\MULTIPLICAND_INPUT_reg[47]_0 [12]),
        .I2(\MULTIPLICAND_INPUT_reg[47]_0 [2]),
        .I3(\MULTIPLICAND_INPUT_reg[47]_0 [6]),
        .O(ready_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ready_i_3__0
       (.I0(\MULTIPLICAND_INPUT_reg[47]_0 [27]),
        .I1(\MULTIPLICAND_INPUT_reg[47]_0 [28]),
        .I2(\MULTIPLICAND_INPUT_reg[47]_0 [18]),
        .I3(\MULTIPLICAND_INPUT_reg[47]_0 [22]),
        .O(ready_i_3__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ready_i_3__1
       (.I0(Q[43]),
        .I1(Q[44]),
        .I2(Q[34]),
        .I3(Q[38]),
        .O(ready_i_3__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ready_i_4
       (.I0(\MULTIPLICAND_INPUT_reg[47]_0 [3]),
        .I1(\MULTIPLICAND_INPUT_reg[47]_0 [5]),
        .I2(\MULTIPLICAND_INPUT_reg[47]_0 [8]),
        .I3(\MULTIPLICAND_INPUT_reg[47]_0 [9]),
        .O(ready_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ready_i_4__0
       (.I0(\MULTIPLICAND_INPUT_reg[47]_0 [19]),
        .I1(\MULTIPLICAND_INPUT_reg[47]_0 [21]),
        .I2(\MULTIPLICAND_INPUT_reg[47]_0 [24]),
        .I3(\MULTIPLICAND_INPUT_reg[47]_0 [25]),
        .O(ready_i_4__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ready_i_4__1
       (.I0(Q[35]),
        .I1(Q[37]),
        .I2(Q[40]),
        .I3(Q[41]),
        .O(ready_i_4__1_n_0));
endmodule

module aFIFO
   (o_wfull_reg_0,
    o_rempty_reg_0,
    o_rdata,
    io_clk_tri_o,
    Rst_tri_o,
    FIFO_RD_CLK,
    wr_tri_o,
    bufferInput_tri_o);
  output o_wfull_reg_0;
  output o_rempty_reg_0;
  output [15:0]o_rdata;
  input [0:0]io_clk_tri_o;
  input [0:0]Rst_tri_o;
  input FIFO_RD_CLK;
  input [0:0]wr_tri_o;
  input [15:0]bufferInput_tri_o;

  wire FIFO_RD_CLK;
  wire [0:0]Rst_tri_o;
  wire [15:0]bufferInput_tri_o;
  wire [0:0]io_clk_tri_o;
  wire mem_reg_0_63_0_2_i_1_n_0;
  wire mem_reg_0_63_0_2_n_0;
  wire mem_reg_0_63_0_2_n_1;
  wire mem_reg_0_63_0_2_n_2;
  wire mem_reg_0_63_12_14_n_0;
  wire mem_reg_0_63_12_14_n_1;
  wire mem_reg_0_63_12_14_n_2;
  wire mem_reg_0_63_15_15_n_0;
  wire mem_reg_0_63_3_5_n_0;
  wire mem_reg_0_63_3_5_n_1;
  wire mem_reg_0_63_3_5_n_2;
  wire mem_reg_0_63_6_8_n_0;
  wire mem_reg_0_63_6_8_n_1;
  wire mem_reg_0_63_6_8_n_2;
  wire mem_reg_0_63_9_11_n_0;
  wire mem_reg_0_63_9_11_n_1;
  wire mem_reg_0_63_9_11_n_2;
  wire mem_reg_128_191_0_2_i_1_n_0;
  wire mem_reg_128_191_0_2_n_0;
  wire mem_reg_128_191_0_2_n_1;
  wire mem_reg_128_191_0_2_n_2;
  wire mem_reg_128_191_12_14_n_0;
  wire mem_reg_128_191_12_14_n_1;
  wire mem_reg_128_191_12_14_n_2;
  wire mem_reg_128_191_15_15_n_0;
  wire mem_reg_128_191_3_5_n_0;
  wire mem_reg_128_191_3_5_n_1;
  wire mem_reg_128_191_3_5_n_2;
  wire mem_reg_128_191_6_8_n_0;
  wire mem_reg_128_191_6_8_n_1;
  wire mem_reg_128_191_6_8_n_2;
  wire mem_reg_128_191_9_11_n_0;
  wire mem_reg_128_191_9_11_n_1;
  wire mem_reg_128_191_9_11_n_2;
  wire mem_reg_192_255_0_2_i_1_n_0;
  wire mem_reg_192_255_0_2_n_0;
  wire mem_reg_192_255_0_2_n_1;
  wire mem_reg_192_255_0_2_n_2;
  wire mem_reg_192_255_12_14_n_0;
  wire mem_reg_192_255_12_14_n_1;
  wire mem_reg_192_255_12_14_n_2;
  wire mem_reg_192_255_15_15_n_0;
  wire mem_reg_192_255_3_5_n_0;
  wire mem_reg_192_255_3_5_n_1;
  wire mem_reg_192_255_3_5_n_2;
  wire mem_reg_192_255_6_8_n_0;
  wire mem_reg_192_255_6_8_n_1;
  wire mem_reg_192_255_6_8_n_2;
  wire mem_reg_192_255_9_11_n_0;
  wire mem_reg_192_255_9_11_n_1;
  wire mem_reg_192_255_9_11_n_2;
  wire mem_reg_64_127_0_2_i_1_n_0;
  wire mem_reg_64_127_0_2_n_0;
  wire mem_reg_64_127_0_2_n_1;
  wire mem_reg_64_127_0_2_n_2;
  wire mem_reg_64_127_12_14_n_0;
  wire mem_reg_64_127_12_14_n_1;
  wire mem_reg_64_127_12_14_n_2;
  wire mem_reg_64_127_15_15_n_0;
  wire mem_reg_64_127_3_5_n_0;
  wire mem_reg_64_127_3_5_n_1;
  wire mem_reg_64_127_3_5_n_2;
  wire mem_reg_64_127_6_8_n_0;
  wire mem_reg_64_127_6_8_n_1;
  wire mem_reg_64_127_6_8_n_2;
  wire mem_reg_64_127_9_11_n_0;
  wire mem_reg_64_127_9_11_n_1;
  wire mem_reg_64_127_9_11_n_2;
  wire [15:0]o_rdata;
  wire o_rempty_reg_0;
  wire o_wfull_reg_0;
  wire [8:0]rbin_reg;
  wire [8:0]rbinnext;
  wire rempty_next;
  wire rempty_next_carry_i_1_n_0;
  wire rempty_next_carry_i_2_n_0;
  wire rempty_next_carry_i_3_n_0;
  wire rempty_next_carry_i_4_n_0;
  wire rempty_next_carry_i_5_n_0;
  wire rempty_next_carry_i_6_n_0;
  wire rempty_next_carry_i_7_n_0;
  wire rempty_next_carry_n_2;
  wire rempty_next_carry_n_3;
  wire [7:0]rgray;
  wire \rgray[4]_i_2_n_0 ;
  wire \rgray[7]_i_3_n_0 ;
  wire [7:0]rgraynext;
  wire [8:0]rq1_wgray;
  wire [8:0]rq2_wgray;
  wire \wbin_reg_n_0_[0] ;
  wire \wbin_reg_n_0_[1] ;
  wire \wbin_reg_n_0_[2] ;
  wire \wbin_reg_n_0_[3] ;
  wire \wbin_reg_n_0_[4] ;
  wire \wbin_reg_n_0_[5] ;
  wire \wbin_reg_n_0_[6] ;
  wire \wbin_reg_n_0_[7] ;
  wire \wbin_reg_n_0_[8] ;
  wire [2:0]wbinnext;
  wire [8:8]wbinnext_0;
  wire [7:3]wbinnext__0;
  wire wfull_next;
  wire wfull_next_carry_i_1_n_0;
  wire wfull_next_carry_i_2_n_0;
  wire wfull_next_carry_i_3_n_0;
  wire wfull_next_carry_i_4_n_0;
  wire wfull_next_carry_i_5_n_0;
  wire wfull_next_carry_i_6_n_0;
  wire wfull_next_carry_n_2;
  wire wfull_next_carry_n_3;
  wire [7:0]wgray;
  wire \wgray[4]_i_2_n_0 ;
  wire \wgray[7]_i_2_n_0 ;
  wire [7:0]wgraynext;
  wire [8:0]wq1_rgray;
  wire [8:0]wq2_rgray;
  wire [0:0]wr_tri_o;
  wire NLW_mem_reg_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_mem_reg_0_63_12_14_DOD_UNCONNECTED;
  wire NLW_mem_reg_0_63_15_15_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_mem_reg_0_63_6_8_DOD_UNCONNECTED;
  wire NLW_mem_reg_0_63_9_11_DOD_UNCONNECTED;
  wire NLW_mem_reg_128_191_0_2_DOD_UNCONNECTED;
  wire NLW_mem_reg_128_191_12_14_DOD_UNCONNECTED;
  wire NLW_mem_reg_128_191_15_15_SPO_UNCONNECTED;
  wire NLW_mem_reg_128_191_3_5_DOD_UNCONNECTED;
  wire NLW_mem_reg_128_191_6_8_DOD_UNCONNECTED;
  wire NLW_mem_reg_128_191_9_11_DOD_UNCONNECTED;
  wire NLW_mem_reg_192_255_0_2_DOD_UNCONNECTED;
  wire NLW_mem_reg_192_255_12_14_DOD_UNCONNECTED;
  wire NLW_mem_reg_192_255_15_15_SPO_UNCONNECTED;
  wire NLW_mem_reg_192_255_3_5_DOD_UNCONNECTED;
  wire NLW_mem_reg_192_255_6_8_DOD_UNCONNECTED;
  wire NLW_mem_reg_192_255_9_11_DOD_UNCONNECTED;
  wire NLW_mem_reg_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_mem_reg_64_127_12_14_DOD_UNCONNECTED;
  wire NLW_mem_reg_64_127_15_15_SPO_UNCONNECTED;
  wire NLW_mem_reg_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_mem_reg_64_127_6_8_DOD_UNCONNECTED;
  wire NLW_mem_reg_64_127_9_11_DOD_UNCONNECTED;
  wire [3:3]NLW_rempty_next_carry_CO_UNCONNECTED;
  wire [3:0]NLW_rempty_next_carry_O_UNCONNECTED;
  wire [3:3]NLW_wfull_next_carry_CO_UNCONNECTED;
  wire [3:0]NLW_wfull_next_carry_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataSet[8][0]_i_1 
       (.I0(mem_reg_192_255_0_2_n_0),
        .I1(mem_reg_128_191_0_2_n_0),
        .I2(rbin_reg[7]),
        .I3(mem_reg_64_127_0_2_n_0),
        .I4(rbin_reg[6]),
        .I5(mem_reg_0_63_0_2_n_0),
        .O(o_rdata[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataSet[8][10]_i_1 
       (.I0(mem_reg_192_255_9_11_n_1),
        .I1(mem_reg_128_191_9_11_n_1),
        .I2(rbin_reg[7]),
        .I3(mem_reg_64_127_9_11_n_1),
        .I4(rbin_reg[6]),
        .I5(mem_reg_0_63_9_11_n_1),
        .O(o_rdata[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataSet[8][11]_i_1 
       (.I0(mem_reg_192_255_9_11_n_2),
        .I1(mem_reg_128_191_9_11_n_2),
        .I2(rbin_reg[7]),
        .I3(mem_reg_64_127_9_11_n_2),
        .I4(rbin_reg[6]),
        .I5(mem_reg_0_63_9_11_n_2),
        .O(o_rdata[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataSet[8][12]_i_1 
       (.I0(mem_reg_192_255_12_14_n_0),
        .I1(mem_reg_128_191_12_14_n_0),
        .I2(rbin_reg[7]),
        .I3(mem_reg_64_127_12_14_n_0),
        .I4(rbin_reg[6]),
        .I5(mem_reg_0_63_12_14_n_0),
        .O(o_rdata[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataSet[8][13]_i_1 
       (.I0(mem_reg_192_255_12_14_n_1),
        .I1(mem_reg_128_191_12_14_n_1),
        .I2(rbin_reg[7]),
        .I3(mem_reg_64_127_12_14_n_1),
        .I4(rbin_reg[6]),
        .I5(mem_reg_0_63_12_14_n_1),
        .O(o_rdata[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataSet[8][14]_i_1 
       (.I0(mem_reg_192_255_12_14_n_2),
        .I1(mem_reg_128_191_12_14_n_2),
        .I2(rbin_reg[7]),
        .I3(mem_reg_64_127_12_14_n_2),
        .I4(rbin_reg[6]),
        .I5(mem_reg_0_63_12_14_n_2),
        .O(o_rdata[14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataSet[8][15]_i_3 
       (.I0(mem_reg_192_255_15_15_n_0),
        .I1(mem_reg_128_191_15_15_n_0),
        .I2(rbin_reg[7]),
        .I3(mem_reg_64_127_15_15_n_0),
        .I4(rbin_reg[6]),
        .I5(mem_reg_0_63_15_15_n_0),
        .O(o_rdata[15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataSet[8][1]_i_1 
       (.I0(mem_reg_192_255_0_2_n_1),
        .I1(mem_reg_128_191_0_2_n_1),
        .I2(rbin_reg[7]),
        .I3(mem_reg_64_127_0_2_n_1),
        .I4(rbin_reg[6]),
        .I5(mem_reg_0_63_0_2_n_1),
        .O(o_rdata[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataSet[8][2]_i_1 
       (.I0(mem_reg_192_255_0_2_n_2),
        .I1(mem_reg_128_191_0_2_n_2),
        .I2(rbin_reg[7]),
        .I3(mem_reg_64_127_0_2_n_2),
        .I4(rbin_reg[6]),
        .I5(mem_reg_0_63_0_2_n_2),
        .O(o_rdata[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataSet[8][3]_i_1 
       (.I0(mem_reg_192_255_3_5_n_0),
        .I1(mem_reg_128_191_3_5_n_0),
        .I2(rbin_reg[7]),
        .I3(mem_reg_64_127_3_5_n_0),
        .I4(rbin_reg[6]),
        .I5(mem_reg_0_63_3_5_n_0),
        .O(o_rdata[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataSet[8][4]_i_1 
       (.I0(mem_reg_192_255_3_5_n_1),
        .I1(mem_reg_128_191_3_5_n_1),
        .I2(rbin_reg[7]),
        .I3(mem_reg_64_127_3_5_n_1),
        .I4(rbin_reg[6]),
        .I5(mem_reg_0_63_3_5_n_1),
        .O(o_rdata[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataSet[8][5]_i_1 
       (.I0(mem_reg_192_255_3_5_n_2),
        .I1(mem_reg_128_191_3_5_n_2),
        .I2(rbin_reg[7]),
        .I3(mem_reg_64_127_3_5_n_2),
        .I4(rbin_reg[6]),
        .I5(mem_reg_0_63_3_5_n_2),
        .O(o_rdata[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataSet[8][6]_i_1 
       (.I0(mem_reg_192_255_6_8_n_0),
        .I1(mem_reg_128_191_6_8_n_0),
        .I2(rbin_reg[7]),
        .I3(mem_reg_64_127_6_8_n_0),
        .I4(rbin_reg[6]),
        .I5(mem_reg_0_63_6_8_n_0),
        .O(o_rdata[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataSet[8][7]_i_1 
       (.I0(mem_reg_192_255_6_8_n_1),
        .I1(mem_reg_128_191_6_8_n_1),
        .I2(rbin_reg[7]),
        .I3(mem_reg_64_127_6_8_n_1),
        .I4(rbin_reg[6]),
        .I5(mem_reg_0_63_6_8_n_1),
        .O(o_rdata[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataSet[8][8]_i_1 
       (.I0(mem_reg_192_255_6_8_n_2),
        .I1(mem_reg_128_191_6_8_n_2),
        .I2(rbin_reg[7]),
        .I3(mem_reg_64_127_6_8_n_2),
        .I4(rbin_reg[6]),
        .I5(mem_reg_0_63_6_8_n_2),
        .O(o_rdata[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataSet[8][9]_i_1 
       (.I0(mem_reg_192_255_9_11_n_0),
        .I1(mem_reg_128_191_9_11_n_0),
        .I2(rbin_reg[7]),
        .I3(mem_reg_64_127_9_11_n_0),
        .I4(rbin_reg[6]),
        .I5(mem_reg_0_63_9_11_n_0),
        .O(o_rdata[9]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "ConvAccel/inputBuffer/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    mem_reg_0_63_0_2
       (.ADDRA(rbin_reg[5:0]),
        .ADDRB(rbin_reg[5:0]),
        .ADDRC(rbin_reg[5:0]),
        .ADDRD({\wbin_reg_n_0_[5] ,\wbin_reg_n_0_[4] ,\wbin_reg_n_0_[3] ,\wbin_reg_n_0_[2] ,\wbin_reg_n_0_[1] ,\wbin_reg_n_0_[0] }),
        .DIA(bufferInput_tri_o[0]),
        .DIB(bufferInput_tri_o[1]),
        .DIC(bufferInput_tri_o[2]),
        .DID(1'b0),
        .DOA(mem_reg_0_63_0_2_n_0),
        .DOB(mem_reg_0_63_0_2_n_1),
        .DOC(mem_reg_0_63_0_2_n_2),
        .DOD(NLW_mem_reg_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(io_clk_tri_o),
        .WE(mem_reg_0_63_0_2_i_1_n_0));
  LUT4 #(
    .INIT(16'h0004)) 
    mem_reg_0_63_0_2_i_1
       (.I0(o_wfull_reg_0),
        .I1(wr_tri_o),
        .I2(\wbin_reg_n_0_[6] ),
        .I3(\wbin_reg_n_0_[7] ),
        .O(mem_reg_0_63_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "ConvAccel/inputBuffer/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    mem_reg_0_63_12_14
       (.ADDRA(rbin_reg[5:0]),
        .ADDRB(rbin_reg[5:0]),
        .ADDRC(rbin_reg[5:0]),
        .ADDRD({\wbin_reg_n_0_[5] ,\wbin_reg_n_0_[4] ,\wbin_reg_n_0_[3] ,\wbin_reg_n_0_[2] ,\wbin_reg_n_0_[1] ,\wbin_reg_n_0_[0] }),
        .DIA(bufferInput_tri_o[12]),
        .DIB(bufferInput_tri_o[13]),
        .DIC(bufferInput_tri_o[14]),
        .DID(1'b0),
        .DOA(mem_reg_0_63_12_14_n_0),
        .DOB(mem_reg_0_63_12_14_n_1),
        .DOC(mem_reg_0_63_12_14_n_2),
        .DOD(NLW_mem_reg_0_63_12_14_DOD_UNCONNECTED),
        .WCLK(io_clk_tri_o),
        .WE(mem_reg_0_63_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "ConvAccel/inputBuffer/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    mem_reg_0_63_15_15
       (.A0(\wbin_reg_n_0_[0] ),
        .A1(\wbin_reg_n_0_[1] ),
        .A2(\wbin_reg_n_0_[2] ),
        .A3(\wbin_reg_n_0_[3] ),
        .A4(\wbin_reg_n_0_[4] ),
        .A5(\wbin_reg_n_0_[5] ),
        .D(bufferInput_tri_o[15]),
        .DPO(mem_reg_0_63_15_15_n_0),
        .DPRA0(rbin_reg[0]),
        .DPRA1(rbin_reg[1]),
        .DPRA2(rbin_reg[2]),
        .DPRA3(rbin_reg[3]),
        .DPRA4(rbin_reg[4]),
        .DPRA5(rbin_reg[5]),
        .SPO(NLW_mem_reg_0_63_15_15_SPO_UNCONNECTED),
        .WCLK(io_clk_tri_o),
        .WE(mem_reg_0_63_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "ConvAccel/inputBuffer/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    mem_reg_0_63_3_5
       (.ADDRA(rbin_reg[5:0]),
        .ADDRB(rbin_reg[5:0]),
        .ADDRC(rbin_reg[5:0]),
        .ADDRD({\wbin_reg_n_0_[5] ,\wbin_reg_n_0_[4] ,\wbin_reg_n_0_[3] ,\wbin_reg_n_0_[2] ,\wbin_reg_n_0_[1] ,\wbin_reg_n_0_[0] }),
        .DIA(bufferInput_tri_o[3]),
        .DIB(bufferInput_tri_o[4]),
        .DIC(bufferInput_tri_o[5]),
        .DID(1'b0),
        .DOA(mem_reg_0_63_3_5_n_0),
        .DOB(mem_reg_0_63_3_5_n_1),
        .DOC(mem_reg_0_63_3_5_n_2),
        .DOD(NLW_mem_reg_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(io_clk_tri_o),
        .WE(mem_reg_0_63_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "ConvAccel/inputBuffer/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    mem_reg_0_63_6_8
       (.ADDRA(rbin_reg[5:0]),
        .ADDRB(rbin_reg[5:0]),
        .ADDRC(rbin_reg[5:0]),
        .ADDRD({\wbin_reg_n_0_[5] ,\wbin_reg_n_0_[4] ,\wbin_reg_n_0_[3] ,\wbin_reg_n_0_[2] ,\wbin_reg_n_0_[1] ,\wbin_reg_n_0_[0] }),
        .DIA(bufferInput_tri_o[6]),
        .DIB(bufferInput_tri_o[7]),
        .DIC(bufferInput_tri_o[8]),
        .DID(1'b0),
        .DOA(mem_reg_0_63_6_8_n_0),
        .DOB(mem_reg_0_63_6_8_n_1),
        .DOC(mem_reg_0_63_6_8_n_2),
        .DOD(NLW_mem_reg_0_63_6_8_DOD_UNCONNECTED),
        .WCLK(io_clk_tri_o),
        .WE(mem_reg_0_63_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "ConvAccel/inputBuffer/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    mem_reg_0_63_9_11
       (.ADDRA(rbin_reg[5:0]),
        .ADDRB(rbin_reg[5:0]),
        .ADDRC(rbin_reg[5:0]),
        .ADDRD({\wbin_reg_n_0_[5] ,\wbin_reg_n_0_[4] ,\wbin_reg_n_0_[3] ,\wbin_reg_n_0_[2] ,\wbin_reg_n_0_[1] ,\wbin_reg_n_0_[0] }),
        .DIA(bufferInput_tri_o[9]),
        .DIB(bufferInput_tri_o[10]),
        .DIC(bufferInput_tri_o[11]),
        .DID(1'b0),
        .DOA(mem_reg_0_63_9_11_n_0),
        .DOB(mem_reg_0_63_9_11_n_1),
        .DOC(mem_reg_0_63_9_11_n_2),
        .DOD(NLW_mem_reg_0_63_9_11_DOD_UNCONNECTED),
        .WCLK(io_clk_tri_o),
        .WE(mem_reg_0_63_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "ConvAccel/inputBuffer/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    mem_reg_128_191_0_2
       (.ADDRA(rbin_reg[5:0]),
        .ADDRB(rbin_reg[5:0]),
        .ADDRC(rbin_reg[5:0]),
        .ADDRD({\wbin_reg_n_0_[5] ,\wbin_reg_n_0_[4] ,\wbin_reg_n_0_[3] ,\wbin_reg_n_0_[2] ,\wbin_reg_n_0_[1] ,\wbin_reg_n_0_[0] }),
        .DIA(bufferInput_tri_o[0]),
        .DIB(bufferInput_tri_o[1]),
        .DIC(bufferInput_tri_o[2]),
        .DID(1'b0),
        .DOA(mem_reg_128_191_0_2_n_0),
        .DOB(mem_reg_128_191_0_2_n_1),
        .DOC(mem_reg_128_191_0_2_n_2),
        .DOD(NLW_mem_reg_128_191_0_2_DOD_UNCONNECTED),
        .WCLK(io_clk_tri_o),
        .WE(mem_reg_128_191_0_2_i_1_n_0));
  LUT4 #(
    .INIT(16'h0040)) 
    mem_reg_128_191_0_2_i_1
       (.I0(\wbin_reg_n_0_[6] ),
        .I1(\wbin_reg_n_0_[7] ),
        .I2(wr_tri_o),
        .I3(o_wfull_reg_0),
        .O(mem_reg_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "ConvAccel/inputBuffer/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    mem_reg_128_191_12_14
       (.ADDRA(rbin_reg[5:0]),
        .ADDRB(rbin_reg[5:0]),
        .ADDRC(rbin_reg[5:0]),
        .ADDRD({\wbin_reg_n_0_[5] ,\wbin_reg_n_0_[4] ,\wbin_reg_n_0_[3] ,\wbin_reg_n_0_[2] ,\wbin_reg_n_0_[1] ,\wbin_reg_n_0_[0] }),
        .DIA(bufferInput_tri_o[12]),
        .DIB(bufferInput_tri_o[13]),
        .DIC(bufferInput_tri_o[14]),
        .DID(1'b0),
        .DOA(mem_reg_128_191_12_14_n_0),
        .DOB(mem_reg_128_191_12_14_n_1),
        .DOC(mem_reg_128_191_12_14_n_2),
        .DOD(NLW_mem_reg_128_191_12_14_DOD_UNCONNECTED),
        .WCLK(io_clk_tri_o),
        .WE(mem_reg_128_191_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "ConvAccel/inputBuffer/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    mem_reg_128_191_15_15
       (.A0(\wbin_reg_n_0_[0] ),
        .A1(\wbin_reg_n_0_[1] ),
        .A2(\wbin_reg_n_0_[2] ),
        .A3(\wbin_reg_n_0_[3] ),
        .A4(\wbin_reg_n_0_[4] ),
        .A5(\wbin_reg_n_0_[5] ),
        .D(bufferInput_tri_o[15]),
        .DPO(mem_reg_128_191_15_15_n_0),
        .DPRA0(rbin_reg[0]),
        .DPRA1(rbin_reg[1]),
        .DPRA2(rbin_reg[2]),
        .DPRA3(rbin_reg[3]),
        .DPRA4(rbin_reg[4]),
        .DPRA5(rbin_reg[5]),
        .SPO(NLW_mem_reg_128_191_15_15_SPO_UNCONNECTED),
        .WCLK(io_clk_tri_o),
        .WE(mem_reg_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "ConvAccel/inputBuffer/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    mem_reg_128_191_3_5
       (.ADDRA(rbin_reg[5:0]),
        .ADDRB(rbin_reg[5:0]),
        .ADDRC(rbin_reg[5:0]),
        .ADDRD({\wbin_reg_n_0_[5] ,\wbin_reg_n_0_[4] ,\wbin_reg_n_0_[3] ,\wbin_reg_n_0_[2] ,\wbin_reg_n_0_[1] ,\wbin_reg_n_0_[0] }),
        .DIA(bufferInput_tri_o[3]),
        .DIB(bufferInput_tri_o[4]),
        .DIC(bufferInput_tri_o[5]),
        .DID(1'b0),
        .DOA(mem_reg_128_191_3_5_n_0),
        .DOB(mem_reg_128_191_3_5_n_1),
        .DOC(mem_reg_128_191_3_5_n_2),
        .DOD(NLW_mem_reg_128_191_3_5_DOD_UNCONNECTED),
        .WCLK(io_clk_tri_o),
        .WE(mem_reg_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "ConvAccel/inputBuffer/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    mem_reg_128_191_6_8
       (.ADDRA(rbin_reg[5:0]),
        .ADDRB(rbin_reg[5:0]),
        .ADDRC(rbin_reg[5:0]),
        .ADDRD({\wbin_reg_n_0_[5] ,\wbin_reg_n_0_[4] ,\wbin_reg_n_0_[3] ,\wbin_reg_n_0_[2] ,\wbin_reg_n_0_[1] ,\wbin_reg_n_0_[0] }),
        .DIA(bufferInput_tri_o[6]),
        .DIB(bufferInput_tri_o[7]),
        .DIC(bufferInput_tri_o[8]),
        .DID(1'b0),
        .DOA(mem_reg_128_191_6_8_n_0),
        .DOB(mem_reg_128_191_6_8_n_1),
        .DOC(mem_reg_128_191_6_8_n_2),
        .DOD(NLW_mem_reg_128_191_6_8_DOD_UNCONNECTED),
        .WCLK(io_clk_tri_o),
        .WE(mem_reg_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "ConvAccel/inputBuffer/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    mem_reg_128_191_9_11
       (.ADDRA(rbin_reg[5:0]),
        .ADDRB(rbin_reg[5:0]),
        .ADDRC(rbin_reg[5:0]),
        .ADDRD({\wbin_reg_n_0_[5] ,\wbin_reg_n_0_[4] ,\wbin_reg_n_0_[3] ,\wbin_reg_n_0_[2] ,\wbin_reg_n_0_[1] ,\wbin_reg_n_0_[0] }),
        .DIA(bufferInput_tri_o[9]),
        .DIB(bufferInput_tri_o[10]),
        .DIC(bufferInput_tri_o[11]),
        .DID(1'b0),
        .DOA(mem_reg_128_191_9_11_n_0),
        .DOB(mem_reg_128_191_9_11_n_1),
        .DOC(mem_reg_128_191_9_11_n_2),
        .DOD(NLW_mem_reg_128_191_9_11_DOD_UNCONNECTED),
        .WCLK(io_clk_tri_o),
        .WE(mem_reg_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "ConvAccel/inputBuffer/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    mem_reg_192_255_0_2
       (.ADDRA(rbin_reg[5:0]),
        .ADDRB(rbin_reg[5:0]),
        .ADDRC(rbin_reg[5:0]),
        .ADDRD({\wbin_reg_n_0_[5] ,\wbin_reg_n_0_[4] ,\wbin_reg_n_0_[3] ,\wbin_reg_n_0_[2] ,\wbin_reg_n_0_[1] ,\wbin_reg_n_0_[0] }),
        .DIA(bufferInput_tri_o[0]),
        .DIB(bufferInput_tri_o[1]),
        .DIC(bufferInput_tri_o[2]),
        .DID(1'b0),
        .DOA(mem_reg_192_255_0_2_n_0),
        .DOB(mem_reg_192_255_0_2_n_1),
        .DOC(mem_reg_192_255_0_2_n_2),
        .DOD(NLW_mem_reg_192_255_0_2_DOD_UNCONNECTED),
        .WCLK(io_clk_tri_o),
        .WE(mem_reg_192_255_0_2_i_1_n_0));
  LUT4 #(
    .INIT(16'h4000)) 
    mem_reg_192_255_0_2_i_1
       (.I0(o_wfull_reg_0),
        .I1(wr_tri_o),
        .I2(\wbin_reg_n_0_[6] ),
        .I3(\wbin_reg_n_0_[7] ),
        .O(mem_reg_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "ConvAccel/inputBuffer/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    mem_reg_192_255_12_14
       (.ADDRA(rbin_reg[5:0]),
        .ADDRB(rbin_reg[5:0]),
        .ADDRC(rbin_reg[5:0]),
        .ADDRD({\wbin_reg_n_0_[5] ,\wbin_reg_n_0_[4] ,\wbin_reg_n_0_[3] ,\wbin_reg_n_0_[2] ,\wbin_reg_n_0_[1] ,\wbin_reg_n_0_[0] }),
        .DIA(bufferInput_tri_o[12]),
        .DIB(bufferInput_tri_o[13]),
        .DIC(bufferInput_tri_o[14]),
        .DID(1'b0),
        .DOA(mem_reg_192_255_12_14_n_0),
        .DOB(mem_reg_192_255_12_14_n_1),
        .DOC(mem_reg_192_255_12_14_n_2),
        .DOD(NLW_mem_reg_192_255_12_14_DOD_UNCONNECTED),
        .WCLK(io_clk_tri_o),
        .WE(mem_reg_192_255_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "ConvAccel/inputBuffer/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    mem_reg_192_255_15_15
       (.A0(\wbin_reg_n_0_[0] ),
        .A1(\wbin_reg_n_0_[1] ),
        .A2(\wbin_reg_n_0_[2] ),
        .A3(\wbin_reg_n_0_[3] ),
        .A4(\wbin_reg_n_0_[4] ),
        .A5(\wbin_reg_n_0_[5] ),
        .D(bufferInput_tri_o[15]),
        .DPO(mem_reg_192_255_15_15_n_0),
        .DPRA0(rbin_reg[0]),
        .DPRA1(rbin_reg[1]),
        .DPRA2(rbin_reg[2]),
        .DPRA3(rbin_reg[3]),
        .DPRA4(rbin_reg[4]),
        .DPRA5(rbin_reg[5]),
        .SPO(NLW_mem_reg_192_255_15_15_SPO_UNCONNECTED),
        .WCLK(io_clk_tri_o),
        .WE(mem_reg_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "ConvAccel/inputBuffer/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    mem_reg_192_255_3_5
       (.ADDRA(rbin_reg[5:0]),
        .ADDRB(rbin_reg[5:0]),
        .ADDRC(rbin_reg[5:0]),
        .ADDRD({\wbin_reg_n_0_[5] ,\wbin_reg_n_0_[4] ,\wbin_reg_n_0_[3] ,\wbin_reg_n_0_[2] ,\wbin_reg_n_0_[1] ,\wbin_reg_n_0_[0] }),
        .DIA(bufferInput_tri_o[3]),
        .DIB(bufferInput_tri_o[4]),
        .DIC(bufferInput_tri_o[5]),
        .DID(1'b0),
        .DOA(mem_reg_192_255_3_5_n_0),
        .DOB(mem_reg_192_255_3_5_n_1),
        .DOC(mem_reg_192_255_3_5_n_2),
        .DOD(NLW_mem_reg_192_255_3_5_DOD_UNCONNECTED),
        .WCLK(io_clk_tri_o),
        .WE(mem_reg_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "ConvAccel/inputBuffer/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    mem_reg_192_255_6_8
       (.ADDRA(rbin_reg[5:0]),
        .ADDRB(rbin_reg[5:0]),
        .ADDRC(rbin_reg[5:0]),
        .ADDRD({\wbin_reg_n_0_[5] ,\wbin_reg_n_0_[4] ,\wbin_reg_n_0_[3] ,\wbin_reg_n_0_[2] ,\wbin_reg_n_0_[1] ,\wbin_reg_n_0_[0] }),
        .DIA(bufferInput_tri_o[6]),
        .DIB(bufferInput_tri_o[7]),
        .DIC(bufferInput_tri_o[8]),
        .DID(1'b0),
        .DOA(mem_reg_192_255_6_8_n_0),
        .DOB(mem_reg_192_255_6_8_n_1),
        .DOC(mem_reg_192_255_6_8_n_2),
        .DOD(NLW_mem_reg_192_255_6_8_DOD_UNCONNECTED),
        .WCLK(io_clk_tri_o),
        .WE(mem_reg_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "ConvAccel/inputBuffer/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    mem_reg_192_255_9_11
       (.ADDRA(rbin_reg[5:0]),
        .ADDRB(rbin_reg[5:0]),
        .ADDRC(rbin_reg[5:0]),
        .ADDRD({\wbin_reg_n_0_[5] ,\wbin_reg_n_0_[4] ,\wbin_reg_n_0_[3] ,\wbin_reg_n_0_[2] ,\wbin_reg_n_0_[1] ,\wbin_reg_n_0_[0] }),
        .DIA(bufferInput_tri_o[9]),
        .DIB(bufferInput_tri_o[10]),
        .DIC(bufferInput_tri_o[11]),
        .DID(1'b0),
        .DOA(mem_reg_192_255_9_11_n_0),
        .DOB(mem_reg_192_255_9_11_n_1),
        .DOC(mem_reg_192_255_9_11_n_2),
        .DOD(NLW_mem_reg_192_255_9_11_DOD_UNCONNECTED),
        .WCLK(io_clk_tri_o),
        .WE(mem_reg_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "ConvAccel/inputBuffer/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    mem_reg_64_127_0_2
       (.ADDRA(rbin_reg[5:0]),
        .ADDRB(rbin_reg[5:0]),
        .ADDRC(rbin_reg[5:0]),
        .ADDRD({\wbin_reg_n_0_[5] ,\wbin_reg_n_0_[4] ,\wbin_reg_n_0_[3] ,\wbin_reg_n_0_[2] ,\wbin_reg_n_0_[1] ,\wbin_reg_n_0_[0] }),
        .DIA(bufferInput_tri_o[0]),
        .DIB(bufferInput_tri_o[1]),
        .DIC(bufferInput_tri_o[2]),
        .DID(1'b0),
        .DOA(mem_reg_64_127_0_2_n_0),
        .DOB(mem_reg_64_127_0_2_n_1),
        .DOC(mem_reg_64_127_0_2_n_2),
        .DOD(NLW_mem_reg_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(io_clk_tri_o),
        .WE(mem_reg_64_127_0_2_i_1_n_0));
  LUT4 #(
    .INIT(16'h0040)) 
    mem_reg_64_127_0_2_i_1
       (.I0(\wbin_reg_n_0_[7] ),
        .I1(\wbin_reg_n_0_[6] ),
        .I2(wr_tri_o),
        .I3(o_wfull_reg_0),
        .O(mem_reg_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "ConvAccel/inputBuffer/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    mem_reg_64_127_12_14
       (.ADDRA(rbin_reg[5:0]),
        .ADDRB(rbin_reg[5:0]),
        .ADDRC(rbin_reg[5:0]),
        .ADDRD({\wbin_reg_n_0_[5] ,\wbin_reg_n_0_[4] ,\wbin_reg_n_0_[3] ,\wbin_reg_n_0_[2] ,\wbin_reg_n_0_[1] ,\wbin_reg_n_0_[0] }),
        .DIA(bufferInput_tri_o[12]),
        .DIB(bufferInput_tri_o[13]),
        .DIC(bufferInput_tri_o[14]),
        .DID(1'b0),
        .DOA(mem_reg_64_127_12_14_n_0),
        .DOB(mem_reg_64_127_12_14_n_1),
        .DOC(mem_reg_64_127_12_14_n_2),
        .DOD(NLW_mem_reg_64_127_12_14_DOD_UNCONNECTED),
        .WCLK(io_clk_tri_o),
        .WE(mem_reg_64_127_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "ConvAccel/inputBuffer/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    mem_reg_64_127_15_15
       (.A0(\wbin_reg_n_0_[0] ),
        .A1(\wbin_reg_n_0_[1] ),
        .A2(\wbin_reg_n_0_[2] ),
        .A3(\wbin_reg_n_0_[3] ),
        .A4(\wbin_reg_n_0_[4] ),
        .A5(\wbin_reg_n_0_[5] ),
        .D(bufferInput_tri_o[15]),
        .DPO(mem_reg_64_127_15_15_n_0),
        .DPRA0(rbin_reg[0]),
        .DPRA1(rbin_reg[1]),
        .DPRA2(rbin_reg[2]),
        .DPRA3(rbin_reg[3]),
        .DPRA4(rbin_reg[4]),
        .DPRA5(rbin_reg[5]),
        .SPO(NLW_mem_reg_64_127_15_15_SPO_UNCONNECTED),
        .WCLK(io_clk_tri_o),
        .WE(mem_reg_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "ConvAccel/inputBuffer/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    mem_reg_64_127_3_5
       (.ADDRA(rbin_reg[5:0]),
        .ADDRB(rbin_reg[5:0]),
        .ADDRC(rbin_reg[5:0]),
        .ADDRD({\wbin_reg_n_0_[5] ,\wbin_reg_n_0_[4] ,\wbin_reg_n_0_[3] ,\wbin_reg_n_0_[2] ,\wbin_reg_n_0_[1] ,\wbin_reg_n_0_[0] }),
        .DIA(bufferInput_tri_o[3]),
        .DIB(bufferInput_tri_o[4]),
        .DIC(bufferInput_tri_o[5]),
        .DID(1'b0),
        .DOA(mem_reg_64_127_3_5_n_0),
        .DOB(mem_reg_64_127_3_5_n_1),
        .DOC(mem_reg_64_127_3_5_n_2),
        .DOD(NLW_mem_reg_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(io_clk_tri_o),
        .WE(mem_reg_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "ConvAccel/inputBuffer/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    mem_reg_64_127_6_8
       (.ADDRA(rbin_reg[5:0]),
        .ADDRB(rbin_reg[5:0]),
        .ADDRC(rbin_reg[5:0]),
        .ADDRD({\wbin_reg_n_0_[5] ,\wbin_reg_n_0_[4] ,\wbin_reg_n_0_[3] ,\wbin_reg_n_0_[2] ,\wbin_reg_n_0_[1] ,\wbin_reg_n_0_[0] }),
        .DIA(bufferInput_tri_o[6]),
        .DIB(bufferInput_tri_o[7]),
        .DIC(bufferInput_tri_o[8]),
        .DID(1'b0),
        .DOA(mem_reg_64_127_6_8_n_0),
        .DOB(mem_reg_64_127_6_8_n_1),
        .DOC(mem_reg_64_127_6_8_n_2),
        .DOD(NLW_mem_reg_64_127_6_8_DOD_UNCONNECTED),
        .WCLK(io_clk_tri_o),
        .WE(mem_reg_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "ConvAccel/inputBuffer/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    mem_reg_64_127_9_11
       (.ADDRA(rbin_reg[5:0]),
        .ADDRB(rbin_reg[5:0]),
        .ADDRC(rbin_reg[5:0]),
        .ADDRD({\wbin_reg_n_0_[5] ,\wbin_reg_n_0_[4] ,\wbin_reg_n_0_[3] ,\wbin_reg_n_0_[2] ,\wbin_reg_n_0_[1] ,\wbin_reg_n_0_[0] }),
        .DIA(bufferInput_tri_o[9]),
        .DIB(bufferInput_tri_o[10]),
        .DIC(bufferInput_tri_o[11]),
        .DID(1'b0),
        .DOA(mem_reg_64_127_9_11_n_0),
        .DOB(mem_reg_64_127_9_11_n_1),
        .DOC(mem_reg_64_127_9_11_n_2),
        .DOD(NLW_mem_reg_64_127_9_11_DOD_UNCONNECTED),
        .WCLK(io_clk_tri_o),
        .WE(mem_reg_64_127_0_2_i_1_n_0));
  FDPE #(
    .INIT(1'b1)) 
    o_rempty_reg
       (.C(FIFO_RD_CLK),
        .CE(1'b1),
        .D(rempty_next),
        .PRE(Rst_tri_o),
        .Q(o_rempty_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    o_wfull_reg
       (.C(io_clk_tri_o),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(wfull_next),
        .Q(o_wfull_reg_0));
  LUT2 #(
    .INIT(4'h9)) 
    \rbin[0]_i_1 
       (.I0(rbin_reg[0]),
        .I1(o_rempty_reg_0),
        .O(rbinnext[0]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \rbin[1]_i_1 
       (.I0(rbin_reg[1]),
        .I1(o_rempty_reg_0),
        .I2(rbin_reg[0]),
        .O(rbinnext[1]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \rbin[2]_i_1 
       (.I0(rbin_reg[1]),
        .I1(o_rempty_reg_0),
        .I2(rbin_reg[0]),
        .I3(rbin_reg[2]),
        .O(rbinnext[2]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \rbin[3]_i_1 
       (.I0(rbin_reg[2]),
        .I1(rbin_reg[0]),
        .I2(o_rempty_reg_0),
        .I3(rbin_reg[1]),
        .I4(rbin_reg[3]),
        .O(rbinnext[3]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \rbin[4]_i_1 
       (.I0(rbin_reg[3]),
        .I1(rbin_reg[1]),
        .I2(o_rempty_reg_0),
        .I3(rbin_reg[0]),
        .I4(rbin_reg[2]),
        .I5(rbin_reg[4]),
        .O(rbinnext[4]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \rbin[5]_i_1 
       (.I0(rbin_reg[5]),
        .I1(\rgray[7]_i_3_n_0 ),
        .O(rbinnext[5]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hA6)) 
    \rbin[6]_i_1 
       (.I0(rbin_reg[6]),
        .I1(rbin_reg[5]),
        .I2(\rgray[7]_i_3_n_0 ),
        .O(rbinnext[6]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'h9AAA)) 
    \rbin[7]_i_1 
       (.I0(rbin_reg[7]),
        .I1(\rgray[7]_i_3_n_0 ),
        .I2(rbin_reg[5]),
        .I3(rbin_reg[6]),
        .O(rbinnext[7]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \rbin[8]_i_1 
       (.I0(rbin_reg[6]),
        .I1(rbin_reg[5]),
        .I2(\rgray[7]_i_3_n_0 ),
        .I3(rbin_reg[7]),
        .I4(rbin_reg[8]),
        .O(rbinnext[8]));
  FDCE #(
    .INIT(1'b0)) 
    \rbin_reg[0] 
       (.C(FIFO_RD_CLK),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(rbinnext[0]),
        .Q(rbin_reg[0]));
  FDCE #(
    .INIT(1'b0)) 
    \rbin_reg[1] 
       (.C(FIFO_RD_CLK),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(rbinnext[1]),
        .Q(rbin_reg[1]));
  FDCE #(
    .INIT(1'b0)) 
    \rbin_reg[2] 
       (.C(FIFO_RD_CLK),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(rbinnext[2]),
        .Q(rbin_reg[2]));
  FDCE #(
    .INIT(1'b0)) 
    \rbin_reg[3] 
       (.C(FIFO_RD_CLK),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(rbinnext[3]),
        .Q(rbin_reg[3]));
  FDCE #(
    .INIT(1'b0)) 
    \rbin_reg[4] 
       (.C(FIFO_RD_CLK),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(rbinnext[4]),
        .Q(rbin_reg[4]));
  FDCE #(
    .INIT(1'b0)) 
    \rbin_reg[5] 
       (.C(FIFO_RD_CLK),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(rbinnext[5]),
        .Q(rbin_reg[5]));
  FDCE #(
    .INIT(1'b0)) 
    \rbin_reg[6] 
       (.C(FIFO_RD_CLK),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(rbinnext[6]),
        .Q(rbin_reg[6]));
  FDCE #(
    .INIT(1'b0)) 
    \rbin_reg[7] 
       (.C(FIFO_RD_CLK),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(rbinnext[7]),
        .Q(rbin_reg[7]));
  FDCE #(
    .INIT(1'b0)) 
    \rbin_reg[8] 
       (.C(FIFO_RD_CLK),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(rbinnext[8]),
        .Q(rbin_reg[8]));
  CARRY4 rempty_next_carry
       (.CI(1'b0),
        .CO({NLW_rempty_next_carry_CO_UNCONNECTED[3],rempty_next,rempty_next_carry_n_2,rempty_next_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_rempty_next_carry_O_UNCONNECTED[3:0]),
        .S({1'b0,rempty_next_carry_i_1_n_0,rempty_next_carry_i_2_n_0,rempty_next_carry_i_3_n_0}));
  LUT6 #(
    .INIT(64'h0000900990090000)) 
    rempty_next_carry_i_1
       (.I0(rbinnext[8]),
        .I1(rq2_wgray[8]),
        .I2(rgraynext[7]),
        .I3(rq2_wgray[7]),
        .I4(rq2_wgray[6]),
        .I5(rempty_next_carry_i_4_n_0),
        .O(rempty_next_carry_i_1_n_0));
  LUT3 #(
    .INIT(8'h82)) 
    rempty_next_carry_i_2
       (.I0(rempty_next_carry_i_5_n_0),
        .I1(rgraynext[3]),
        .I2(rq2_wgray[3]),
        .O(rempty_next_carry_i_2_n_0));
  LUT5 #(
    .INIT(32'h14411414)) 
    rempty_next_carry_i_3
       (.I0(rempty_next_carry_i_6_n_0),
        .I1(rq2_wgray[0]),
        .I2(rbin_reg[1]),
        .I3(rbin_reg[0]),
        .I4(o_rempty_reg_0),
        .O(rempty_next_carry_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'hF40B)) 
    rempty_next_carry_i_4
       (.I0(\rgray[7]_i_3_n_0 ),
        .I1(rbin_reg[5]),
        .I2(rbin_reg[6]),
        .I3(rbin_reg[7]),
        .O(rempty_next_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'h2412182142448188)) 
    rempty_next_carry_i_5
       (.I0(rq2_wgray[5]),
        .I1(rbin_reg[5]),
        .I2(rbin_reg[4]),
        .I3(\rgray[4]_i_2_n_0 ),
        .I4(rbin_reg[6]),
        .I5(rq2_wgray[4]),
        .O(rempty_next_carry_i_5_n_0));
  LUT6 #(
    .INIT(64'hFF9F69F699F9FF6F)) 
    rempty_next_carry_i_6
       (.I0(rbin_reg[3]),
        .I1(rq2_wgray[2]),
        .I2(rempty_next_carry_i_7_n_0),
        .I3(rbin_reg[1]),
        .I4(rbin_reg[2]),
        .I5(rq2_wgray[1]),
        .O(rempty_next_carry_i_6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'hB)) 
    rempty_next_carry_i_7
       (.I0(o_rempty_reg_0),
        .I1(rbin_reg[0]),
        .O(rempty_next_carry_i_7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'h65)) 
    \rgray[0]_i_1 
       (.I0(rbin_reg[1]),
        .I1(rbin_reg[0]),
        .I2(o_rempty_reg_0),
        .O(rgraynext[0]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'h0DF2)) 
    \rgray[1]_i_1 
       (.I0(rbin_reg[0]),
        .I1(o_rempty_reg_0),
        .I2(rbin_reg[1]),
        .I3(rbin_reg[2]),
        .O(rgraynext[1]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'h66566666)) 
    \rgray[2]_i_1 
       (.I0(rbin_reg[3]),
        .I1(rbin_reg[2]),
        .I2(rbin_reg[1]),
        .I3(o_rempty_reg_0),
        .I4(rbin_reg[0]),
        .O(rgraynext[2]));
  LUT6 #(
    .INIT(64'h51555555AEAAAAAA)) 
    \rgray[3]_i_1 
       (.I0(rbin_reg[3]),
        .I1(rbin_reg[1]),
        .I2(o_rempty_reg_0),
        .I3(rbin_reg[0]),
        .I4(rbin_reg[2]),
        .I5(rbin_reg[4]),
        .O(rgraynext[3]));
  LUT3 #(
    .INIT(8'h2D)) 
    \rgray[4]_i_1 
       (.I0(\rgray[4]_i_2_n_0 ),
        .I1(rbin_reg[4]),
        .I2(rbin_reg[5]),
        .O(rgraynext[4]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'hF7FFFFFF)) 
    \rgray[4]_i_2 
       (.I0(rbin_reg[2]),
        .I1(rbin_reg[0]),
        .I2(o_rempty_reg_0),
        .I3(rbin_reg[1]),
        .I4(rbin_reg[3]),
        .O(\rgray[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'h59)) 
    \rgray[5]_i_1 
       (.I0(rbin_reg[6]),
        .I1(\rgray[7]_i_3_n_0 ),
        .I2(rbin_reg[5]),
        .O(rgraynext[5]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'h6656)) 
    \rgray[6]_i_1 
       (.I0(rbin_reg[7]),
        .I1(rbin_reg[6]),
        .I2(rbin_reg[5]),
        .I3(\rgray[7]_i_3_n_0 ),
        .O(rgraynext[6]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'h4555BAAA)) 
    \rgray[7]_i_1 
       (.I0(rbin_reg[7]),
        .I1(\rgray[7]_i_3_n_0 ),
        .I2(rbin_reg[5]),
        .I3(rbin_reg[6]),
        .I4(rbin_reg[8]),
        .O(rgraynext[7]));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    \rgray[7]_i_3 
       (.I0(rbin_reg[3]),
        .I1(rbin_reg[1]),
        .I2(o_rempty_reg_0),
        .I3(rbin_reg[0]),
        .I4(rbin_reg[2]),
        .I5(rbin_reg[4]),
        .O(\rgray[7]_i_3_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \rgray_reg[0] 
       (.C(FIFO_RD_CLK),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(rgraynext[0]),
        .Q(rgray[0]));
  FDCE #(
    .INIT(1'b0)) 
    \rgray_reg[1] 
       (.C(FIFO_RD_CLK),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(rgraynext[1]),
        .Q(rgray[1]));
  FDCE #(
    .INIT(1'b0)) 
    \rgray_reg[2] 
       (.C(FIFO_RD_CLK),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(rgraynext[2]),
        .Q(rgray[2]));
  FDCE #(
    .INIT(1'b0)) 
    \rgray_reg[3] 
       (.C(FIFO_RD_CLK),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(rgraynext[3]),
        .Q(rgray[3]));
  FDCE #(
    .INIT(1'b0)) 
    \rgray_reg[4] 
       (.C(FIFO_RD_CLK),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(rgraynext[4]),
        .Q(rgray[4]));
  FDCE #(
    .INIT(1'b0)) 
    \rgray_reg[5] 
       (.C(FIFO_RD_CLK),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(rgraynext[5]),
        .Q(rgray[5]));
  FDCE #(
    .INIT(1'b0)) 
    \rgray_reg[6] 
       (.C(FIFO_RD_CLK),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(rgraynext[6]),
        .Q(rgray[6]));
  FDCE #(
    .INIT(1'b0)) 
    \rgray_reg[7] 
       (.C(FIFO_RD_CLK),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(rgraynext[7]),
        .Q(rgray[7]));
  FDCE #(
    .INIT(1'b0)) 
    \rq1_wgray_reg[0] 
       (.C(FIFO_RD_CLK),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(wgray[0]),
        .Q(rq1_wgray[0]));
  FDCE #(
    .INIT(1'b0)) 
    \rq1_wgray_reg[1] 
       (.C(FIFO_RD_CLK),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(wgray[1]),
        .Q(rq1_wgray[1]));
  FDCE #(
    .INIT(1'b0)) 
    \rq1_wgray_reg[2] 
       (.C(FIFO_RD_CLK),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(wgray[2]),
        .Q(rq1_wgray[2]));
  FDCE #(
    .INIT(1'b0)) 
    \rq1_wgray_reg[3] 
       (.C(FIFO_RD_CLK),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(wgray[3]),
        .Q(rq1_wgray[3]));
  FDCE #(
    .INIT(1'b0)) 
    \rq1_wgray_reg[4] 
       (.C(FIFO_RD_CLK),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(wgray[4]),
        .Q(rq1_wgray[4]));
  FDCE #(
    .INIT(1'b0)) 
    \rq1_wgray_reg[5] 
       (.C(FIFO_RD_CLK),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(wgray[5]),
        .Q(rq1_wgray[5]));
  FDCE #(
    .INIT(1'b0)) 
    \rq1_wgray_reg[6] 
       (.C(FIFO_RD_CLK),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(wgray[6]),
        .Q(rq1_wgray[6]));
  FDCE #(
    .INIT(1'b0)) 
    \rq1_wgray_reg[7] 
       (.C(FIFO_RD_CLK),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(wgray[7]),
        .Q(rq1_wgray[7]));
  FDCE #(
    .INIT(1'b0)) 
    \rq1_wgray_reg[8] 
       (.C(FIFO_RD_CLK),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(\wbin_reg_n_0_[8] ),
        .Q(rq1_wgray[8]));
  FDCE #(
    .INIT(1'b0)) 
    \rq2_wgray_reg[0] 
       (.C(FIFO_RD_CLK),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(rq1_wgray[0]),
        .Q(rq2_wgray[0]));
  FDCE #(
    .INIT(1'b0)) 
    \rq2_wgray_reg[1] 
       (.C(FIFO_RD_CLK),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(rq1_wgray[1]),
        .Q(rq2_wgray[1]));
  FDCE #(
    .INIT(1'b0)) 
    \rq2_wgray_reg[2] 
       (.C(FIFO_RD_CLK),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(rq1_wgray[2]),
        .Q(rq2_wgray[2]));
  FDCE #(
    .INIT(1'b0)) 
    \rq2_wgray_reg[3] 
       (.C(FIFO_RD_CLK),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(rq1_wgray[3]),
        .Q(rq2_wgray[3]));
  FDCE #(
    .INIT(1'b0)) 
    \rq2_wgray_reg[4] 
       (.C(FIFO_RD_CLK),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(rq1_wgray[4]),
        .Q(rq2_wgray[4]));
  FDCE #(
    .INIT(1'b0)) 
    \rq2_wgray_reg[5] 
       (.C(FIFO_RD_CLK),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(rq1_wgray[5]),
        .Q(rq2_wgray[5]));
  FDCE #(
    .INIT(1'b0)) 
    \rq2_wgray_reg[6] 
       (.C(FIFO_RD_CLK),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(rq1_wgray[6]),
        .Q(rq2_wgray[6]));
  FDCE #(
    .INIT(1'b0)) 
    \rq2_wgray_reg[7] 
       (.C(FIFO_RD_CLK),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(rq1_wgray[7]),
        .Q(rq2_wgray[7]));
  FDCE #(
    .INIT(1'b0)) 
    \rq2_wgray_reg[8] 
       (.C(FIFO_RD_CLK),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(rq1_wgray[8]),
        .Q(rq2_wgray[8]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hA6)) 
    \wbin[0]_i_1 
       (.I0(\wbin_reg_n_0_[0] ),
        .I1(wr_tri_o),
        .I2(o_wfull_reg_0),
        .O(wbinnext[0]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \wbin[1]_i_1 
       (.I0(\wbin_reg_n_0_[0] ),
        .I1(o_wfull_reg_0),
        .I2(wr_tri_o),
        .I3(\wbin_reg_n_0_[1] ),
        .O(wbinnext[1]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \wbin[2]_i_1 
       (.I0(\wbin_reg_n_0_[1] ),
        .I1(wr_tri_o),
        .I2(o_wfull_reg_0),
        .I3(\wbin_reg_n_0_[0] ),
        .I4(\wbin_reg_n_0_[2] ),
        .O(wbinnext[2]));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    \wbin[3]_i_1 
       (.I0(\wbin_reg_n_0_[3] ),
        .I1(\wbin_reg_n_0_[1] ),
        .I2(wr_tri_o),
        .I3(o_wfull_reg_0),
        .I4(\wbin_reg_n_0_[0] ),
        .I5(\wbin_reg_n_0_[2] ),
        .O(wbinnext__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \wbin[4]_i_1 
       (.I0(\wbin_reg_n_0_[3] ),
        .I1(\wbin_reg_n_0_[1] ),
        .I2(\wgray[4]_i_2_n_0 ),
        .I3(\wbin_reg_n_0_[2] ),
        .I4(\wbin_reg_n_0_[4] ),
        .O(wbinnext__0[4]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \wbin[5]_i_1 
       (.I0(\wbin_reg_n_0_[4] ),
        .I1(\wbin_reg_n_0_[2] ),
        .I2(\wgray[4]_i_2_n_0 ),
        .I3(\wbin_reg_n_0_[1] ),
        .I4(\wbin_reg_n_0_[3] ),
        .I5(\wbin_reg_n_0_[5] ),
        .O(wbinnext__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \wbin[6]_i_1 
       (.I0(\wbin_reg_n_0_[5] ),
        .I1(\wgray[7]_i_2_n_0 ),
        .I2(\wbin_reg_n_0_[4] ),
        .I3(\wbin_reg_n_0_[6] ),
        .O(wbinnext__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'hDFFF2000)) 
    \wbin[7]_i_1 
       (.I0(\wbin_reg_n_0_[4] ),
        .I1(\wgray[7]_i_2_n_0 ),
        .I2(\wbin_reg_n_0_[5] ),
        .I3(\wbin_reg_n_0_[6] ),
        .I4(\wbin_reg_n_0_[7] ),
        .O(wbinnext__0[7]));
  LUT6 #(
    .INIT(64'hFF7FFFFF00800000)) 
    \wbin[8]_i_1 
       (.I0(\wbin_reg_n_0_[7] ),
        .I1(\wbin_reg_n_0_[6] ),
        .I2(\wbin_reg_n_0_[5] ),
        .I3(\wgray[7]_i_2_n_0 ),
        .I4(\wbin_reg_n_0_[4] ),
        .I5(\wbin_reg_n_0_[8] ),
        .O(wbinnext_0));
  FDCE #(
    .INIT(1'b0)) 
    \wbin_reg[0] 
       (.C(io_clk_tri_o),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(wbinnext[0]),
        .Q(\wbin_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \wbin_reg[1] 
       (.C(io_clk_tri_o),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(wbinnext[1]),
        .Q(\wbin_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \wbin_reg[2] 
       (.C(io_clk_tri_o),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(wbinnext[2]),
        .Q(\wbin_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \wbin_reg[3] 
       (.C(io_clk_tri_o),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(wbinnext__0[3]),
        .Q(\wbin_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \wbin_reg[4] 
       (.C(io_clk_tri_o),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(wbinnext__0[4]),
        .Q(\wbin_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \wbin_reg[5] 
       (.C(io_clk_tri_o),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(wbinnext__0[5]),
        .Q(\wbin_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \wbin_reg[6] 
       (.C(io_clk_tri_o),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(wbinnext__0[6]),
        .Q(\wbin_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \wbin_reg[7] 
       (.C(io_clk_tri_o),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(wbinnext__0[7]),
        .Q(\wbin_reg_n_0_[7] ));
  FDCE #(
    .INIT(1'b0)) 
    \wbin_reg[8] 
       (.C(io_clk_tri_o),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(wbinnext_0),
        .Q(\wbin_reg_n_0_[8] ));
  CARRY4 wfull_next_carry
       (.CI(1'b0),
        .CO({NLW_wfull_next_carry_CO_UNCONNECTED[3],wfull_next,wfull_next_carry_n_2,wfull_next_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_wfull_next_carry_O_UNCONNECTED[3:0]),
        .S({1'b0,wfull_next_carry_i_1_n_0,wfull_next_carry_i_2_n_0,wfull_next_carry_i_3_n_0}));
  LUT6 #(
    .INIT(64'h0000600660060000)) 
    wfull_next_carry_i_1
       (.I0(wgraynext[7]),
        .I1(wq2_rgray[7]),
        .I2(wgraynext[6]),
        .I3(wq2_rgray[6]),
        .I4(wq2_rgray[8]),
        .I5(wbinnext_0),
        .O(wfull_next_carry_i_1_n_0));
  LUT3 #(
    .INIT(8'h82)) 
    wfull_next_carry_i_2
       (.I0(wfull_next_carry_i_4_n_0),
        .I1(wgraynext[3]),
        .I2(wq2_rgray[3]),
        .O(wfull_next_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h1111441444441141)) 
    wfull_next_carry_i_3
       (.I0(wfull_next_carry_i_5_n_0),
        .I1(wq2_rgray[2]),
        .I2(\wbin_reg_n_0_[1] ),
        .I3(\wgray[4]_i_2_n_0 ),
        .I4(\wbin_reg_n_0_[2] ),
        .I5(\wbin_reg_n_0_[3] ),
        .O(wfull_next_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h1086204945208A10)) 
    wfull_next_carry_i_4
       (.I0(wq2_rgray[5]),
        .I1(\wbin_reg_n_0_[4] ),
        .I2(\wgray[7]_i_2_n_0 ),
        .I3(\wbin_reg_n_0_[5] ),
        .I4(\wbin_reg_n_0_[6] ),
        .I5(wq2_rgray[4]),
        .O(wfull_next_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'hF9FF6F969F99F6FF)) 
    wfull_next_carry_i_5
       (.I0(wq2_rgray[1]),
        .I1(\wbin_reg_n_0_[2] ),
        .I2(\wbin_reg_n_0_[0] ),
        .I3(wfull_next_carry_i_6_n_0),
        .I4(\wbin_reg_n_0_[1] ),
        .I5(wq2_rgray[0]),
        .O(wfull_next_carry_i_5_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    wfull_next_carry_i_6
       (.I0(o_wfull_reg_0),
        .I1(wr_tri_o),
        .O(wfull_next_carry_i_6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'h55A6)) 
    \wgray[0]_i_1 
       (.I0(\wbin_reg_n_0_[1] ),
        .I1(wr_tri_o),
        .I2(o_wfull_reg_0),
        .I3(\wbin_reg_n_0_[0] ),
        .O(wgraynext[0]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'h5555A6AA)) 
    \wgray[1]_i_1 
       (.I0(\wbin_reg_n_0_[2] ),
        .I1(\wbin_reg_n_0_[0] ),
        .I2(o_wfull_reg_0),
        .I3(wr_tri_o),
        .I4(\wbin_reg_n_0_[1] ),
        .O(wgraynext[1]));
  LUT6 #(
    .INIT(64'h0000F7FFFFFF0800)) 
    \wgray[2]_i_1 
       (.I0(\wbin_reg_n_0_[1] ),
        .I1(wr_tri_o),
        .I2(o_wfull_reg_0),
        .I3(\wbin_reg_n_0_[0] ),
        .I4(\wbin_reg_n_0_[2] ),
        .I5(\wbin_reg_n_0_[3] ),
        .O(wgraynext[2]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'h00DFFF20)) 
    \wgray[3]_i_1 
       (.I0(\wbin_reg_n_0_[2] ),
        .I1(\wgray[4]_i_2_n_0 ),
        .I2(\wbin_reg_n_0_[1] ),
        .I3(\wbin_reg_n_0_[3] ),
        .I4(\wbin_reg_n_0_[4] ),
        .O(wgraynext[3]));
  LUT6 #(
    .INIT(64'h0000DFFFFFFF2000)) 
    \wgray[4]_i_1 
       (.I0(\wbin_reg_n_0_[2] ),
        .I1(\wgray[4]_i_2_n_0 ),
        .I2(\wbin_reg_n_0_[1] ),
        .I3(\wbin_reg_n_0_[3] ),
        .I4(\wbin_reg_n_0_[4] ),
        .I5(\wbin_reg_n_0_[5] ),
        .O(wgraynext[4]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \wgray[4]_i_2 
       (.I0(wr_tri_o),
        .I1(o_wfull_reg_0),
        .I2(\wbin_reg_n_0_[0] ),
        .O(\wgray[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'h6566)) 
    \wgray[5]_i_1 
       (.I0(\wbin_reg_n_0_[6] ),
        .I1(\wbin_reg_n_0_[5] ),
        .I2(\wgray[7]_i_2_n_0 ),
        .I3(\wbin_reg_n_0_[4] ),
        .O(wgraynext[5]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'h00DFFF20)) 
    \wgray[6]_i_1 
       (.I0(\wbin_reg_n_0_[4] ),
        .I1(\wgray[7]_i_2_n_0 ),
        .I2(\wbin_reg_n_0_[5] ),
        .I3(\wbin_reg_n_0_[6] ),
        .I4(\wbin_reg_n_0_[7] ),
        .O(wgraynext[6]));
  LUT6 #(
    .INIT(64'h55155555AAEAAAAA)) 
    \wgray[7]_i_1 
       (.I0(\wbin_reg_n_0_[7] ),
        .I1(\wbin_reg_n_0_[6] ),
        .I2(\wbin_reg_n_0_[5] ),
        .I3(\wgray[7]_i_2_n_0 ),
        .I4(\wbin_reg_n_0_[4] ),
        .I5(\wbin_reg_n_0_[8] ),
        .O(wgraynext[7]));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    \wgray[7]_i_2 
       (.I0(\wbin_reg_n_0_[2] ),
        .I1(\wbin_reg_n_0_[0] ),
        .I2(o_wfull_reg_0),
        .I3(wr_tri_o),
        .I4(\wbin_reg_n_0_[1] ),
        .I5(\wbin_reg_n_0_[3] ),
        .O(\wgray[7]_i_2_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \wgray_reg[0] 
       (.C(io_clk_tri_o),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(wgraynext[0]),
        .Q(wgray[0]));
  FDCE #(
    .INIT(1'b0)) 
    \wgray_reg[1] 
       (.C(io_clk_tri_o),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(wgraynext[1]),
        .Q(wgray[1]));
  FDCE #(
    .INIT(1'b0)) 
    \wgray_reg[2] 
       (.C(io_clk_tri_o),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(wgraynext[2]),
        .Q(wgray[2]));
  FDCE #(
    .INIT(1'b0)) 
    \wgray_reg[3] 
       (.C(io_clk_tri_o),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(wgraynext[3]),
        .Q(wgray[3]));
  FDCE #(
    .INIT(1'b0)) 
    \wgray_reg[4] 
       (.C(io_clk_tri_o),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(wgraynext[4]),
        .Q(wgray[4]));
  FDCE #(
    .INIT(1'b0)) 
    \wgray_reg[5] 
       (.C(io_clk_tri_o),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(wgraynext[5]),
        .Q(wgray[5]));
  FDCE #(
    .INIT(1'b0)) 
    \wgray_reg[6] 
       (.C(io_clk_tri_o),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(wgraynext[6]),
        .Q(wgray[6]));
  FDCE #(
    .INIT(1'b0)) 
    \wgray_reg[7] 
       (.C(io_clk_tri_o),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(wgraynext[7]),
        .Q(wgray[7]));
  FDCE #(
    .INIT(1'b0)) 
    \wq1_rgray_reg[0] 
       (.C(io_clk_tri_o),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(rgray[0]),
        .Q(wq1_rgray[0]));
  FDCE #(
    .INIT(1'b0)) 
    \wq1_rgray_reg[1] 
       (.C(io_clk_tri_o),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(rgray[1]),
        .Q(wq1_rgray[1]));
  FDCE #(
    .INIT(1'b0)) 
    \wq1_rgray_reg[2] 
       (.C(io_clk_tri_o),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(rgray[2]),
        .Q(wq1_rgray[2]));
  FDCE #(
    .INIT(1'b0)) 
    \wq1_rgray_reg[3] 
       (.C(io_clk_tri_o),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(rgray[3]),
        .Q(wq1_rgray[3]));
  FDCE #(
    .INIT(1'b0)) 
    \wq1_rgray_reg[4] 
       (.C(io_clk_tri_o),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(rgray[4]),
        .Q(wq1_rgray[4]));
  FDCE #(
    .INIT(1'b0)) 
    \wq1_rgray_reg[5] 
       (.C(io_clk_tri_o),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(rgray[5]),
        .Q(wq1_rgray[5]));
  FDCE #(
    .INIT(1'b0)) 
    \wq1_rgray_reg[6] 
       (.C(io_clk_tri_o),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(rgray[6]),
        .Q(wq1_rgray[6]));
  FDCE #(
    .INIT(1'b0)) 
    \wq1_rgray_reg[7] 
       (.C(io_clk_tri_o),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(rgray[7]),
        .Q(wq1_rgray[7]));
  FDCE #(
    .INIT(1'b0)) 
    \wq1_rgray_reg[8] 
       (.C(io_clk_tri_o),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(rbin_reg[8]),
        .Q(wq1_rgray[8]));
  FDCE #(
    .INIT(1'b0)) 
    \wq2_rgray_reg[0] 
       (.C(io_clk_tri_o),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(wq1_rgray[0]),
        .Q(wq2_rgray[0]));
  FDCE #(
    .INIT(1'b0)) 
    \wq2_rgray_reg[1] 
       (.C(io_clk_tri_o),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(wq1_rgray[1]),
        .Q(wq2_rgray[1]));
  FDCE #(
    .INIT(1'b0)) 
    \wq2_rgray_reg[2] 
       (.C(io_clk_tri_o),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(wq1_rgray[2]),
        .Q(wq2_rgray[2]));
  FDCE #(
    .INIT(1'b0)) 
    \wq2_rgray_reg[3] 
       (.C(io_clk_tri_o),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(wq1_rgray[3]),
        .Q(wq2_rgray[3]));
  FDCE #(
    .INIT(1'b0)) 
    \wq2_rgray_reg[4] 
       (.C(io_clk_tri_o),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(wq1_rgray[4]),
        .Q(wq2_rgray[4]));
  FDCE #(
    .INIT(1'b0)) 
    \wq2_rgray_reg[5] 
       (.C(io_clk_tri_o),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(wq1_rgray[5]),
        .Q(wq2_rgray[5]));
  FDCE #(
    .INIT(1'b0)) 
    \wq2_rgray_reg[6] 
       (.C(io_clk_tri_o),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(wq1_rgray[6]),
        .Q(wq2_rgray[6]));
  FDCE #(
    .INIT(1'b0)) 
    \wq2_rgray_reg[7] 
       (.C(io_clk_tri_o),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(wq1_rgray[7]),
        .Q(wq2_rgray[7]));
  FDCE #(
    .INIT(1'b0)) 
    \wq2_rgray_reg[8] 
       (.C(io_clk_tri_o),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(wq1_rgray[8]),
        .Q(wq2_rgray[8]));
endmodule

(* ORIG_REF_NAME = "aFIFO" *) 
module aFIFO_0
   (o_wfull_reg_0,
    o_rempty_reg_0,
    bufferOutput_tri_i,
    Clk,
    Rst_tri_o,
    outBuffClk,
    \wgray_reg[3]_0 ,
    cReady,
    rd_tri_o,
    cSum);
  output o_wfull_reg_0;
  output o_rempty_reg_0;
  output [15:0]bufferOutput_tri_i;
  input Clk;
  input [0:0]Rst_tri_o;
  input outBuffClk;
  input \wgray_reg[3]_0 ;
  input cReady;
  input [0:0]rd_tri_o;
  input [15:0]cSum;

  wire Clk;
  wire [0:0]Rst_tri_o;
  wire [15:0]bufferOutput_tri_i;
  wire cReady;
  wire [15:0]cSum;
  wire mem_reg_0_63_0_2_i_1__0_n_0;
  wire mem_reg_0_63_0_2_n_0;
  wire mem_reg_0_63_0_2_n_1;
  wire mem_reg_0_63_0_2_n_2;
  wire mem_reg_0_63_12_14_n_0;
  wire mem_reg_0_63_12_14_n_1;
  wire mem_reg_0_63_12_14_n_2;
  wire mem_reg_0_63_15_15_n_0;
  wire mem_reg_0_63_3_5_n_0;
  wire mem_reg_0_63_3_5_n_1;
  wire mem_reg_0_63_3_5_n_2;
  wire mem_reg_0_63_6_8_n_0;
  wire mem_reg_0_63_6_8_n_1;
  wire mem_reg_0_63_6_8_n_2;
  wire mem_reg_0_63_9_11_n_0;
  wire mem_reg_0_63_9_11_n_1;
  wire mem_reg_0_63_9_11_n_2;
  wire mem_reg_128_191_0_2_i_1__0_n_0;
  wire mem_reg_128_191_0_2_n_0;
  wire mem_reg_128_191_0_2_n_1;
  wire mem_reg_128_191_0_2_n_2;
  wire mem_reg_128_191_12_14_n_0;
  wire mem_reg_128_191_12_14_n_1;
  wire mem_reg_128_191_12_14_n_2;
  wire mem_reg_128_191_15_15_n_0;
  wire mem_reg_128_191_3_5_n_0;
  wire mem_reg_128_191_3_5_n_1;
  wire mem_reg_128_191_3_5_n_2;
  wire mem_reg_128_191_6_8_n_0;
  wire mem_reg_128_191_6_8_n_1;
  wire mem_reg_128_191_6_8_n_2;
  wire mem_reg_128_191_9_11_n_0;
  wire mem_reg_128_191_9_11_n_1;
  wire mem_reg_128_191_9_11_n_2;
  wire mem_reg_192_255_0_2_i_1__0_n_0;
  wire mem_reg_192_255_0_2_n_0;
  wire mem_reg_192_255_0_2_n_1;
  wire mem_reg_192_255_0_2_n_2;
  wire mem_reg_192_255_12_14_n_0;
  wire mem_reg_192_255_12_14_n_1;
  wire mem_reg_192_255_12_14_n_2;
  wire mem_reg_192_255_15_15_n_0;
  wire mem_reg_192_255_3_5_n_0;
  wire mem_reg_192_255_3_5_n_1;
  wire mem_reg_192_255_3_5_n_2;
  wire mem_reg_192_255_6_8_n_0;
  wire mem_reg_192_255_6_8_n_1;
  wire mem_reg_192_255_6_8_n_2;
  wire mem_reg_192_255_9_11_n_0;
  wire mem_reg_192_255_9_11_n_1;
  wire mem_reg_192_255_9_11_n_2;
  wire mem_reg_64_127_0_2_i_1__0_n_0;
  wire mem_reg_64_127_0_2_n_0;
  wire mem_reg_64_127_0_2_n_1;
  wire mem_reg_64_127_0_2_n_2;
  wire mem_reg_64_127_12_14_n_0;
  wire mem_reg_64_127_12_14_n_1;
  wire mem_reg_64_127_12_14_n_2;
  wire mem_reg_64_127_15_15_n_0;
  wire mem_reg_64_127_3_5_n_0;
  wire mem_reg_64_127_3_5_n_1;
  wire mem_reg_64_127_3_5_n_2;
  wire mem_reg_64_127_6_8_n_0;
  wire mem_reg_64_127_6_8_n_1;
  wire mem_reg_64_127_6_8_n_2;
  wire mem_reg_64_127_9_11_n_0;
  wire mem_reg_64_127_9_11_n_1;
  wire mem_reg_64_127_9_11_n_2;
  wire [15:0]o_rdata;
  wire o_rempty_reg_0;
  wire o_wfull_reg_0;
  wire outBuffClk;
  wire [8:0]rbin_reg;
  wire [7:6]rbin_reg_rep;
  wire [8:0]rbinnext;
  wire [0:0]rd_tri_o;
  wire rempty_next;
  wire rempty_next_carry_i_1__0_n_0;
  wire rempty_next_carry_i_2__0_n_0;
  wire rempty_next_carry_i_3__0_n_0;
  wire rempty_next_carry_i_4__0_n_0;
  wire rempty_next_carry_i_5__0_n_0;
  wire rempty_next_carry_i_6__0_n_0;
  wire rempty_next_carry_i_7__0_n_0;
  wire rempty_next_carry_n_2;
  wire rempty_next_carry_n_3;
  wire [7:0]rgray;
  wire \rgray[3]_i_2_n_0 ;
  wire \rgray[7]_i_3__0_n_0 ;
  wire [7:0]rgraynext;
  wire [8:0]rq1_wgray;
  wire [8:0]rq2_wgray;
  wire \wbin_reg_n_0_[0] ;
  wire \wbin_reg_n_0_[1] ;
  wire \wbin_reg_n_0_[2] ;
  wire \wbin_reg_n_0_[3] ;
  wire \wbin_reg_n_0_[4] ;
  wire \wbin_reg_n_0_[5] ;
  wire \wbin_reg_n_0_[6] ;
  wire \wbin_reg_n_0_[7] ;
  wire \wbin_reg_n_0_[8] ;
  wire [8:8]wbinnext;
  wire [2:0]wbinnext__0;
  wire [7:3]wbinnext__0_0;
  wire wfull_next;
  wire wfull_next_carry_i_1__0_n_0;
  wire wfull_next_carry_i_2__0_n_0;
  wire wfull_next_carry_i_3__0_n_0;
  wire wfull_next_carry_i_4__0_n_0;
  wire wfull_next_carry_i_5__0_n_0;
  wire wfull_next_carry_n_2;
  wire wfull_next_carry_n_3;
  wire [7:0]wgray;
  wire \wgray[5]_i_2_n_0 ;
  wire \wgray[7]_i_2__0_n_0 ;
  wire \wgray_reg[3]_0 ;
  wire [7:0]wgraynext;
  wire [8:0]wq1_rgray;
  wire [8:0]wq2_rgray;
  wire NLW_mem_reg_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_mem_reg_0_63_12_14_DOD_UNCONNECTED;
  wire NLW_mem_reg_0_63_15_15_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_mem_reg_0_63_6_8_DOD_UNCONNECTED;
  wire NLW_mem_reg_0_63_9_11_DOD_UNCONNECTED;
  wire NLW_mem_reg_128_191_0_2_DOD_UNCONNECTED;
  wire NLW_mem_reg_128_191_12_14_DOD_UNCONNECTED;
  wire NLW_mem_reg_128_191_15_15_SPO_UNCONNECTED;
  wire NLW_mem_reg_128_191_3_5_DOD_UNCONNECTED;
  wire NLW_mem_reg_128_191_6_8_DOD_UNCONNECTED;
  wire NLW_mem_reg_128_191_9_11_DOD_UNCONNECTED;
  wire NLW_mem_reg_192_255_0_2_DOD_UNCONNECTED;
  wire NLW_mem_reg_192_255_12_14_DOD_UNCONNECTED;
  wire NLW_mem_reg_192_255_15_15_SPO_UNCONNECTED;
  wire NLW_mem_reg_192_255_3_5_DOD_UNCONNECTED;
  wire NLW_mem_reg_192_255_6_8_DOD_UNCONNECTED;
  wire NLW_mem_reg_192_255_9_11_DOD_UNCONNECTED;
  wire NLW_mem_reg_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_mem_reg_64_127_12_14_DOD_UNCONNECTED;
  wire NLW_mem_reg_64_127_15_15_SPO_UNCONNECTED;
  wire NLW_mem_reg_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_mem_reg_64_127_6_8_DOD_UNCONNECTED;
  wire NLW_mem_reg_64_127_9_11_DOD_UNCONNECTED;
  wire [3:3]NLW_rempty_next_carry_CO_UNCONNECTED;
  wire [3:0]NLW_rempty_next_carry_O_UNCONNECTED;
  wire [3:3]NLW_wfull_next_carry_CO_UNCONNECTED;
  wire [3:0]NLW_wfull_next_carry_O_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "ConvAccel/outputBuffer/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    mem_reg_0_63_0_2
       (.ADDRA(rbin_reg[5:0]),
        .ADDRB(rbin_reg[5:0]),
        .ADDRC(rbin_reg[5:0]),
        .ADDRD({\wbin_reg_n_0_[5] ,\wbin_reg_n_0_[4] ,\wbin_reg_n_0_[3] ,\wbin_reg_n_0_[2] ,\wbin_reg_n_0_[1] ,\wbin_reg_n_0_[0] }),
        .DIA(cSum[0]),
        .DIB(cSum[1]),
        .DIC(cSum[2]),
        .DID(1'b0),
        .DOA(mem_reg_0_63_0_2_n_0),
        .DOB(mem_reg_0_63_0_2_n_1),
        .DOC(mem_reg_0_63_0_2_n_2),
        .DOD(NLW_mem_reg_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(Clk),
        .WE(mem_reg_0_63_0_2_i_1__0_n_0));
  LUT4 #(
    .INIT(16'h0004)) 
    mem_reg_0_63_0_2_i_1__0
       (.I0(o_wfull_reg_0),
        .I1(cReady),
        .I2(\wbin_reg_n_0_[6] ),
        .I3(\wbin_reg_n_0_[7] ),
        .O(mem_reg_0_63_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "ConvAccel/outputBuffer/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    mem_reg_0_63_12_14
       (.ADDRA(rbin_reg[5:0]),
        .ADDRB(rbin_reg[5:0]),
        .ADDRC(rbin_reg[5:0]),
        .ADDRD({\wbin_reg_n_0_[5] ,\wbin_reg_n_0_[4] ,\wbin_reg_n_0_[3] ,\wbin_reg_n_0_[2] ,\wbin_reg_n_0_[1] ,\wbin_reg_n_0_[0] }),
        .DIA(cSum[12]),
        .DIB(cSum[13]),
        .DIC(cSum[14]),
        .DID(1'b0),
        .DOA(mem_reg_0_63_12_14_n_0),
        .DOB(mem_reg_0_63_12_14_n_1),
        .DOC(mem_reg_0_63_12_14_n_2),
        .DOD(NLW_mem_reg_0_63_12_14_DOD_UNCONNECTED),
        .WCLK(Clk),
        .WE(mem_reg_0_63_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "ConvAccel/outputBuffer/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    mem_reg_0_63_15_15
       (.A0(\wbin_reg_n_0_[0] ),
        .A1(\wbin_reg_n_0_[1] ),
        .A2(\wbin_reg_n_0_[2] ),
        .A3(\wbin_reg_n_0_[3] ),
        .A4(\wbin_reg_n_0_[4] ),
        .A5(\wbin_reg_n_0_[5] ),
        .D(cSum[15]),
        .DPO(mem_reg_0_63_15_15_n_0),
        .DPRA0(rbin_reg[0]),
        .DPRA1(rbin_reg[1]),
        .DPRA2(rbin_reg[2]),
        .DPRA3(rbin_reg[3]),
        .DPRA4(rbin_reg[4]),
        .DPRA5(rbin_reg[5]),
        .SPO(NLW_mem_reg_0_63_15_15_SPO_UNCONNECTED),
        .WCLK(Clk),
        .WE(mem_reg_0_63_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "ConvAccel/outputBuffer/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    mem_reg_0_63_3_5
       (.ADDRA(rbin_reg[5:0]),
        .ADDRB(rbin_reg[5:0]),
        .ADDRC(rbin_reg[5:0]),
        .ADDRD({\wbin_reg_n_0_[5] ,\wbin_reg_n_0_[4] ,\wbin_reg_n_0_[3] ,\wbin_reg_n_0_[2] ,\wbin_reg_n_0_[1] ,\wbin_reg_n_0_[0] }),
        .DIA(cSum[3]),
        .DIB(cSum[4]),
        .DIC(cSum[5]),
        .DID(1'b0),
        .DOA(mem_reg_0_63_3_5_n_0),
        .DOB(mem_reg_0_63_3_5_n_1),
        .DOC(mem_reg_0_63_3_5_n_2),
        .DOD(NLW_mem_reg_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(Clk),
        .WE(mem_reg_0_63_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "ConvAccel/outputBuffer/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    mem_reg_0_63_6_8
       (.ADDRA(rbin_reg[5:0]),
        .ADDRB(rbin_reg[5:0]),
        .ADDRC(rbin_reg[5:0]),
        .ADDRD({\wbin_reg_n_0_[5] ,\wbin_reg_n_0_[4] ,\wbin_reg_n_0_[3] ,\wbin_reg_n_0_[2] ,\wbin_reg_n_0_[1] ,\wbin_reg_n_0_[0] }),
        .DIA(cSum[6]),
        .DIB(cSum[7]),
        .DIC(cSum[8]),
        .DID(1'b0),
        .DOA(mem_reg_0_63_6_8_n_0),
        .DOB(mem_reg_0_63_6_8_n_1),
        .DOC(mem_reg_0_63_6_8_n_2),
        .DOD(NLW_mem_reg_0_63_6_8_DOD_UNCONNECTED),
        .WCLK(Clk),
        .WE(mem_reg_0_63_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "ConvAccel/outputBuffer/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    mem_reg_0_63_9_11
       (.ADDRA(rbin_reg[5:0]),
        .ADDRB(rbin_reg[5:0]),
        .ADDRC(rbin_reg[5:0]),
        .ADDRD({\wbin_reg_n_0_[5] ,\wbin_reg_n_0_[4] ,\wbin_reg_n_0_[3] ,\wbin_reg_n_0_[2] ,\wbin_reg_n_0_[1] ,\wbin_reg_n_0_[0] }),
        .DIA(cSum[9]),
        .DIB(cSum[10]),
        .DIC(cSum[11]),
        .DID(1'b0),
        .DOA(mem_reg_0_63_9_11_n_0),
        .DOB(mem_reg_0_63_9_11_n_1),
        .DOC(mem_reg_0_63_9_11_n_2),
        .DOD(NLW_mem_reg_0_63_9_11_DOD_UNCONNECTED),
        .WCLK(Clk),
        .WE(mem_reg_0_63_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "ConvAccel/outputBuffer/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    mem_reg_128_191_0_2
       (.ADDRA(rbin_reg[5:0]),
        .ADDRB(rbin_reg[5:0]),
        .ADDRC(rbin_reg[5:0]),
        .ADDRD({\wbin_reg_n_0_[5] ,\wbin_reg_n_0_[4] ,\wbin_reg_n_0_[3] ,\wbin_reg_n_0_[2] ,\wbin_reg_n_0_[1] ,\wbin_reg_n_0_[0] }),
        .DIA(cSum[0]),
        .DIB(cSum[1]),
        .DIC(cSum[2]),
        .DID(1'b0),
        .DOA(mem_reg_128_191_0_2_n_0),
        .DOB(mem_reg_128_191_0_2_n_1),
        .DOC(mem_reg_128_191_0_2_n_2),
        .DOD(NLW_mem_reg_128_191_0_2_DOD_UNCONNECTED),
        .WCLK(Clk),
        .WE(mem_reg_128_191_0_2_i_1__0_n_0));
  LUT4 #(
    .INIT(16'h0040)) 
    mem_reg_128_191_0_2_i_1__0
       (.I0(\wbin_reg_n_0_[6] ),
        .I1(\wbin_reg_n_0_[7] ),
        .I2(cReady),
        .I3(o_wfull_reg_0),
        .O(mem_reg_128_191_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "ConvAccel/outputBuffer/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    mem_reg_128_191_12_14
       (.ADDRA(rbin_reg[5:0]),
        .ADDRB(rbin_reg[5:0]),
        .ADDRC(rbin_reg[5:0]),
        .ADDRD({\wbin_reg_n_0_[5] ,\wbin_reg_n_0_[4] ,\wbin_reg_n_0_[3] ,\wbin_reg_n_0_[2] ,\wbin_reg_n_0_[1] ,\wbin_reg_n_0_[0] }),
        .DIA(cSum[12]),
        .DIB(cSum[13]),
        .DIC(cSum[14]),
        .DID(1'b0),
        .DOA(mem_reg_128_191_12_14_n_0),
        .DOB(mem_reg_128_191_12_14_n_1),
        .DOC(mem_reg_128_191_12_14_n_2),
        .DOD(NLW_mem_reg_128_191_12_14_DOD_UNCONNECTED),
        .WCLK(Clk),
        .WE(mem_reg_128_191_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "ConvAccel/outputBuffer/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    mem_reg_128_191_15_15
       (.A0(\wbin_reg_n_0_[0] ),
        .A1(\wbin_reg_n_0_[1] ),
        .A2(\wbin_reg_n_0_[2] ),
        .A3(\wbin_reg_n_0_[3] ),
        .A4(\wbin_reg_n_0_[4] ),
        .A5(\wbin_reg_n_0_[5] ),
        .D(cSum[15]),
        .DPO(mem_reg_128_191_15_15_n_0),
        .DPRA0(rbin_reg[0]),
        .DPRA1(rbin_reg[1]),
        .DPRA2(rbin_reg[2]),
        .DPRA3(rbin_reg[3]),
        .DPRA4(rbin_reg[4]),
        .DPRA5(rbin_reg[5]),
        .SPO(NLW_mem_reg_128_191_15_15_SPO_UNCONNECTED),
        .WCLK(Clk),
        .WE(mem_reg_128_191_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "ConvAccel/outputBuffer/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    mem_reg_128_191_3_5
       (.ADDRA(rbin_reg[5:0]),
        .ADDRB(rbin_reg[5:0]),
        .ADDRC(rbin_reg[5:0]),
        .ADDRD({\wbin_reg_n_0_[5] ,\wbin_reg_n_0_[4] ,\wbin_reg_n_0_[3] ,\wbin_reg_n_0_[2] ,\wbin_reg_n_0_[1] ,\wbin_reg_n_0_[0] }),
        .DIA(cSum[3]),
        .DIB(cSum[4]),
        .DIC(cSum[5]),
        .DID(1'b0),
        .DOA(mem_reg_128_191_3_5_n_0),
        .DOB(mem_reg_128_191_3_5_n_1),
        .DOC(mem_reg_128_191_3_5_n_2),
        .DOD(NLW_mem_reg_128_191_3_5_DOD_UNCONNECTED),
        .WCLK(Clk),
        .WE(mem_reg_128_191_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "ConvAccel/outputBuffer/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    mem_reg_128_191_6_8
       (.ADDRA(rbin_reg[5:0]),
        .ADDRB(rbin_reg[5:0]),
        .ADDRC(rbin_reg[5:0]),
        .ADDRD({\wbin_reg_n_0_[5] ,\wbin_reg_n_0_[4] ,\wbin_reg_n_0_[3] ,\wbin_reg_n_0_[2] ,\wbin_reg_n_0_[1] ,\wbin_reg_n_0_[0] }),
        .DIA(cSum[6]),
        .DIB(cSum[7]),
        .DIC(cSum[8]),
        .DID(1'b0),
        .DOA(mem_reg_128_191_6_8_n_0),
        .DOB(mem_reg_128_191_6_8_n_1),
        .DOC(mem_reg_128_191_6_8_n_2),
        .DOD(NLW_mem_reg_128_191_6_8_DOD_UNCONNECTED),
        .WCLK(Clk),
        .WE(mem_reg_128_191_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "ConvAccel/outputBuffer/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    mem_reg_128_191_9_11
       (.ADDRA(rbin_reg[5:0]),
        .ADDRB(rbin_reg[5:0]),
        .ADDRC(rbin_reg[5:0]),
        .ADDRD({\wbin_reg_n_0_[5] ,\wbin_reg_n_0_[4] ,\wbin_reg_n_0_[3] ,\wbin_reg_n_0_[2] ,\wbin_reg_n_0_[1] ,\wbin_reg_n_0_[0] }),
        .DIA(cSum[9]),
        .DIB(cSum[10]),
        .DIC(cSum[11]),
        .DID(1'b0),
        .DOA(mem_reg_128_191_9_11_n_0),
        .DOB(mem_reg_128_191_9_11_n_1),
        .DOC(mem_reg_128_191_9_11_n_2),
        .DOD(NLW_mem_reg_128_191_9_11_DOD_UNCONNECTED),
        .WCLK(Clk),
        .WE(mem_reg_128_191_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "ConvAccel/outputBuffer/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    mem_reg_192_255_0_2
       (.ADDRA(rbin_reg[5:0]),
        .ADDRB(rbin_reg[5:0]),
        .ADDRC(rbin_reg[5:0]),
        .ADDRD({\wbin_reg_n_0_[5] ,\wbin_reg_n_0_[4] ,\wbin_reg_n_0_[3] ,\wbin_reg_n_0_[2] ,\wbin_reg_n_0_[1] ,\wbin_reg_n_0_[0] }),
        .DIA(cSum[0]),
        .DIB(cSum[1]),
        .DIC(cSum[2]),
        .DID(1'b0),
        .DOA(mem_reg_192_255_0_2_n_0),
        .DOB(mem_reg_192_255_0_2_n_1),
        .DOC(mem_reg_192_255_0_2_n_2),
        .DOD(NLW_mem_reg_192_255_0_2_DOD_UNCONNECTED),
        .WCLK(Clk),
        .WE(mem_reg_192_255_0_2_i_1__0_n_0));
  LUT4 #(
    .INIT(16'h4000)) 
    mem_reg_192_255_0_2_i_1__0
       (.I0(o_wfull_reg_0),
        .I1(cReady),
        .I2(\wbin_reg_n_0_[6] ),
        .I3(\wbin_reg_n_0_[7] ),
        .O(mem_reg_192_255_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "ConvAccel/outputBuffer/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    mem_reg_192_255_12_14
       (.ADDRA(rbin_reg[5:0]),
        .ADDRB(rbin_reg[5:0]),
        .ADDRC(rbin_reg[5:0]),
        .ADDRD({\wbin_reg_n_0_[5] ,\wbin_reg_n_0_[4] ,\wbin_reg_n_0_[3] ,\wbin_reg_n_0_[2] ,\wbin_reg_n_0_[1] ,\wbin_reg_n_0_[0] }),
        .DIA(cSum[12]),
        .DIB(cSum[13]),
        .DIC(cSum[14]),
        .DID(1'b0),
        .DOA(mem_reg_192_255_12_14_n_0),
        .DOB(mem_reg_192_255_12_14_n_1),
        .DOC(mem_reg_192_255_12_14_n_2),
        .DOD(NLW_mem_reg_192_255_12_14_DOD_UNCONNECTED),
        .WCLK(Clk),
        .WE(mem_reg_192_255_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "ConvAccel/outputBuffer/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    mem_reg_192_255_15_15
       (.A0(\wbin_reg_n_0_[0] ),
        .A1(\wbin_reg_n_0_[1] ),
        .A2(\wbin_reg_n_0_[2] ),
        .A3(\wbin_reg_n_0_[3] ),
        .A4(\wbin_reg_n_0_[4] ),
        .A5(\wbin_reg_n_0_[5] ),
        .D(cSum[15]),
        .DPO(mem_reg_192_255_15_15_n_0),
        .DPRA0(rbin_reg[0]),
        .DPRA1(rbin_reg[1]),
        .DPRA2(rbin_reg[2]),
        .DPRA3(rbin_reg[3]),
        .DPRA4(rbin_reg[4]),
        .DPRA5(rbin_reg[5]),
        .SPO(NLW_mem_reg_192_255_15_15_SPO_UNCONNECTED),
        .WCLK(Clk),
        .WE(mem_reg_192_255_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "ConvAccel/outputBuffer/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    mem_reg_192_255_3_5
       (.ADDRA(rbin_reg[5:0]),
        .ADDRB(rbin_reg[5:0]),
        .ADDRC(rbin_reg[5:0]),
        .ADDRD({\wbin_reg_n_0_[5] ,\wbin_reg_n_0_[4] ,\wbin_reg_n_0_[3] ,\wbin_reg_n_0_[2] ,\wbin_reg_n_0_[1] ,\wbin_reg_n_0_[0] }),
        .DIA(cSum[3]),
        .DIB(cSum[4]),
        .DIC(cSum[5]),
        .DID(1'b0),
        .DOA(mem_reg_192_255_3_5_n_0),
        .DOB(mem_reg_192_255_3_5_n_1),
        .DOC(mem_reg_192_255_3_5_n_2),
        .DOD(NLW_mem_reg_192_255_3_5_DOD_UNCONNECTED),
        .WCLK(Clk),
        .WE(mem_reg_192_255_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "ConvAccel/outputBuffer/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    mem_reg_192_255_6_8
       (.ADDRA(rbin_reg[5:0]),
        .ADDRB(rbin_reg[5:0]),
        .ADDRC(rbin_reg[5:0]),
        .ADDRD({\wbin_reg_n_0_[5] ,\wbin_reg_n_0_[4] ,\wbin_reg_n_0_[3] ,\wbin_reg_n_0_[2] ,\wbin_reg_n_0_[1] ,\wbin_reg_n_0_[0] }),
        .DIA(cSum[6]),
        .DIB(cSum[7]),
        .DIC(cSum[8]),
        .DID(1'b0),
        .DOA(mem_reg_192_255_6_8_n_0),
        .DOB(mem_reg_192_255_6_8_n_1),
        .DOC(mem_reg_192_255_6_8_n_2),
        .DOD(NLW_mem_reg_192_255_6_8_DOD_UNCONNECTED),
        .WCLK(Clk),
        .WE(mem_reg_192_255_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "ConvAccel/outputBuffer/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    mem_reg_192_255_9_11
       (.ADDRA(rbin_reg[5:0]),
        .ADDRB(rbin_reg[5:0]),
        .ADDRC(rbin_reg[5:0]),
        .ADDRD({\wbin_reg_n_0_[5] ,\wbin_reg_n_0_[4] ,\wbin_reg_n_0_[3] ,\wbin_reg_n_0_[2] ,\wbin_reg_n_0_[1] ,\wbin_reg_n_0_[0] }),
        .DIA(cSum[9]),
        .DIB(cSum[10]),
        .DIC(cSum[11]),
        .DID(1'b0),
        .DOA(mem_reg_192_255_9_11_n_0),
        .DOB(mem_reg_192_255_9_11_n_1),
        .DOC(mem_reg_192_255_9_11_n_2),
        .DOD(NLW_mem_reg_192_255_9_11_DOD_UNCONNECTED),
        .WCLK(Clk),
        .WE(mem_reg_192_255_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "ConvAccel/outputBuffer/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    mem_reg_64_127_0_2
       (.ADDRA(rbin_reg[5:0]),
        .ADDRB(rbin_reg[5:0]),
        .ADDRC(rbin_reg[5:0]),
        .ADDRD({\wbin_reg_n_0_[5] ,\wbin_reg_n_0_[4] ,\wbin_reg_n_0_[3] ,\wbin_reg_n_0_[2] ,\wbin_reg_n_0_[1] ,\wbin_reg_n_0_[0] }),
        .DIA(cSum[0]),
        .DIB(cSum[1]),
        .DIC(cSum[2]),
        .DID(1'b0),
        .DOA(mem_reg_64_127_0_2_n_0),
        .DOB(mem_reg_64_127_0_2_n_1),
        .DOC(mem_reg_64_127_0_2_n_2),
        .DOD(NLW_mem_reg_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(Clk),
        .WE(mem_reg_64_127_0_2_i_1__0_n_0));
  LUT4 #(
    .INIT(16'h0040)) 
    mem_reg_64_127_0_2_i_1__0
       (.I0(\wbin_reg_n_0_[7] ),
        .I1(\wbin_reg_n_0_[6] ),
        .I2(cReady),
        .I3(o_wfull_reg_0),
        .O(mem_reg_64_127_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "ConvAccel/outputBuffer/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    mem_reg_64_127_12_14
       (.ADDRA(rbin_reg[5:0]),
        .ADDRB(rbin_reg[5:0]),
        .ADDRC(rbin_reg[5:0]),
        .ADDRD({\wbin_reg_n_0_[5] ,\wbin_reg_n_0_[4] ,\wbin_reg_n_0_[3] ,\wbin_reg_n_0_[2] ,\wbin_reg_n_0_[1] ,\wbin_reg_n_0_[0] }),
        .DIA(cSum[12]),
        .DIB(cSum[13]),
        .DIC(cSum[14]),
        .DID(1'b0),
        .DOA(mem_reg_64_127_12_14_n_0),
        .DOB(mem_reg_64_127_12_14_n_1),
        .DOC(mem_reg_64_127_12_14_n_2),
        .DOD(NLW_mem_reg_64_127_12_14_DOD_UNCONNECTED),
        .WCLK(Clk),
        .WE(mem_reg_64_127_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "ConvAccel/outputBuffer/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    mem_reg_64_127_15_15
       (.A0(\wbin_reg_n_0_[0] ),
        .A1(\wbin_reg_n_0_[1] ),
        .A2(\wbin_reg_n_0_[2] ),
        .A3(\wbin_reg_n_0_[3] ),
        .A4(\wbin_reg_n_0_[4] ),
        .A5(\wbin_reg_n_0_[5] ),
        .D(cSum[15]),
        .DPO(mem_reg_64_127_15_15_n_0),
        .DPRA0(rbin_reg[0]),
        .DPRA1(rbin_reg[1]),
        .DPRA2(rbin_reg[2]),
        .DPRA3(rbin_reg[3]),
        .DPRA4(rbin_reg[4]),
        .DPRA5(rbin_reg[5]),
        .SPO(NLW_mem_reg_64_127_15_15_SPO_UNCONNECTED),
        .WCLK(Clk),
        .WE(mem_reg_64_127_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "ConvAccel/outputBuffer/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    mem_reg_64_127_3_5
       (.ADDRA(rbin_reg[5:0]),
        .ADDRB(rbin_reg[5:0]),
        .ADDRC(rbin_reg[5:0]),
        .ADDRD({\wbin_reg_n_0_[5] ,\wbin_reg_n_0_[4] ,\wbin_reg_n_0_[3] ,\wbin_reg_n_0_[2] ,\wbin_reg_n_0_[1] ,\wbin_reg_n_0_[0] }),
        .DIA(cSum[3]),
        .DIB(cSum[4]),
        .DIC(cSum[5]),
        .DID(1'b0),
        .DOA(mem_reg_64_127_3_5_n_0),
        .DOB(mem_reg_64_127_3_5_n_1),
        .DOC(mem_reg_64_127_3_5_n_2),
        .DOD(NLW_mem_reg_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(Clk),
        .WE(mem_reg_64_127_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "ConvAccel/outputBuffer/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    mem_reg_64_127_6_8
       (.ADDRA(rbin_reg[5:0]),
        .ADDRB(rbin_reg[5:0]),
        .ADDRC(rbin_reg[5:0]),
        .ADDRD({\wbin_reg_n_0_[5] ,\wbin_reg_n_0_[4] ,\wbin_reg_n_0_[3] ,\wbin_reg_n_0_[2] ,\wbin_reg_n_0_[1] ,\wbin_reg_n_0_[0] }),
        .DIA(cSum[6]),
        .DIB(cSum[7]),
        .DIC(cSum[8]),
        .DID(1'b0),
        .DOA(mem_reg_64_127_6_8_n_0),
        .DOB(mem_reg_64_127_6_8_n_1),
        .DOC(mem_reg_64_127_6_8_n_2),
        .DOD(NLW_mem_reg_64_127_6_8_DOD_UNCONNECTED),
        .WCLK(Clk),
        .WE(mem_reg_64_127_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "ConvAccel/outputBuffer/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    mem_reg_64_127_9_11
       (.ADDRA(rbin_reg[5:0]),
        .ADDRB(rbin_reg[5:0]),
        .ADDRC(rbin_reg[5:0]),
        .ADDRD({\wbin_reg_n_0_[5] ,\wbin_reg_n_0_[4] ,\wbin_reg_n_0_[3] ,\wbin_reg_n_0_[2] ,\wbin_reg_n_0_[1] ,\wbin_reg_n_0_[0] }),
        .DIA(cSum[9]),
        .DIB(cSum[10]),
        .DIC(cSum[11]),
        .DID(1'b0),
        .DOA(mem_reg_64_127_9_11_n_0),
        .DOB(mem_reg_64_127_9_11_n_1),
        .DOC(mem_reg_64_127_9_11_n_2),
        .DOD(NLW_mem_reg_64_127_9_11_DOD_UNCONNECTED),
        .WCLK(Clk),
        .WE(mem_reg_64_127_0_2_i_1__0_n_0));
  FDPE #(
    .INIT(1'b1)) 
    o_rempty_reg
       (.C(outBuffClk),
        .CE(1'b1),
        .D(rempty_next),
        .PRE(Rst_tri_o),
        .Q(o_rempty_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    o_wfull_reg
       (.C(Clk),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(wfull_next),
        .Q(o_wfull_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT2 #(
    .INIT(4'h2)) 
    processor_i_i_1
       (.I0(o_rdata[15]),
        .I1(o_rempty_reg_0),
        .O(bufferOutput_tri_i[15]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'h2)) 
    processor_i_i_10
       (.I0(o_rdata[6]),
        .I1(o_rempty_reg_0),
        .O(bufferOutput_tri_i[6]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'h2)) 
    processor_i_i_11
       (.I0(o_rdata[5]),
        .I1(o_rempty_reg_0),
        .O(bufferOutput_tri_i[5]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'h2)) 
    processor_i_i_12
       (.I0(o_rdata[4]),
        .I1(o_rempty_reg_0),
        .O(bufferOutput_tri_i[4]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h2)) 
    processor_i_i_13
       (.I0(o_rdata[3]),
        .I1(o_rempty_reg_0),
        .O(bufferOutput_tri_i[3]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h2)) 
    processor_i_i_14
       (.I0(o_rdata[2]),
        .I1(o_rempty_reg_0),
        .O(bufferOutput_tri_i[2]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'h2)) 
    processor_i_i_15
       (.I0(o_rdata[1]),
        .I1(o_rempty_reg_0),
        .O(bufferOutput_tri_i[1]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'h2)) 
    processor_i_i_16
       (.I0(o_rdata[0]),
        .I1(o_rempty_reg_0),
        .O(bufferOutput_tri_i[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    processor_i_i_17
       (.I0(mem_reg_192_255_15_15_n_0),
        .I1(mem_reg_128_191_15_15_n_0),
        .I2(rbin_reg_rep[7]),
        .I3(mem_reg_64_127_15_15_n_0),
        .I4(rbin_reg_rep[6]),
        .I5(mem_reg_0_63_15_15_n_0),
        .O(o_rdata[15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    processor_i_i_18
       (.I0(mem_reg_192_255_12_14_n_2),
        .I1(mem_reg_128_191_12_14_n_2),
        .I2(rbin_reg_rep[7]),
        .I3(mem_reg_64_127_12_14_n_2),
        .I4(rbin_reg_rep[6]),
        .I5(mem_reg_0_63_12_14_n_2),
        .O(o_rdata[14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    processor_i_i_19
       (.I0(mem_reg_192_255_12_14_n_1),
        .I1(mem_reg_128_191_12_14_n_1),
        .I2(rbin_reg_rep[7]),
        .I3(mem_reg_64_127_12_14_n_1),
        .I4(rbin_reg_rep[6]),
        .I5(mem_reg_0_63_12_14_n_1),
        .O(o_rdata[13]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT2 #(
    .INIT(4'h2)) 
    processor_i_i_2
       (.I0(o_rdata[14]),
        .I1(o_rempty_reg_0),
        .O(bufferOutput_tri_i[14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    processor_i_i_20
       (.I0(mem_reg_192_255_12_14_n_0),
        .I1(mem_reg_128_191_12_14_n_0),
        .I2(rbin_reg_rep[7]),
        .I3(mem_reg_64_127_12_14_n_0),
        .I4(rbin_reg_rep[6]),
        .I5(mem_reg_0_63_12_14_n_0),
        .O(o_rdata[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    processor_i_i_21
       (.I0(mem_reg_192_255_9_11_n_2),
        .I1(mem_reg_128_191_9_11_n_2),
        .I2(rbin_reg_rep[7]),
        .I3(mem_reg_64_127_9_11_n_2),
        .I4(rbin_reg_rep[6]),
        .I5(mem_reg_0_63_9_11_n_2),
        .O(o_rdata[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    processor_i_i_22
       (.I0(mem_reg_192_255_9_11_n_1),
        .I1(mem_reg_128_191_9_11_n_1),
        .I2(rbin_reg_rep[7]),
        .I3(mem_reg_64_127_9_11_n_1),
        .I4(rbin_reg_rep[6]),
        .I5(mem_reg_0_63_9_11_n_1),
        .O(o_rdata[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    processor_i_i_23
       (.I0(mem_reg_192_255_9_11_n_0),
        .I1(mem_reg_128_191_9_11_n_0),
        .I2(rbin_reg_rep[7]),
        .I3(mem_reg_64_127_9_11_n_0),
        .I4(rbin_reg_rep[6]),
        .I5(mem_reg_0_63_9_11_n_0),
        .O(o_rdata[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    processor_i_i_24
       (.I0(mem_reg_192_255_6_8_n_2),
        .I1(mem_reg_128_191_6_8_n_2),
        .I2(rbin_reg_rep[7]),
        .I3(mem_reg_64_127_6_8_n_2),
        .I4(rbin_reg_rep[6]),
        .I5(mem_reg_0_63_6_8_n_2),
        .O(o_rdata[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    processor_i_i_25
       (.I0(mem_reg_192_255_6_8_n_1),
        .I1(mem_reg_128_191_6_8_n_1),
        .I2(rbin_reg_rep[7]),
        .I3(mem_reg_64_127_6_8_n_1),
        .I4(rbin_reg_rep[6]),
        .I5(mem_reg_0_63_6_8_n_1),
        .O(o_rdata[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    processor_i_i_26
       (.I0(mem_reg_192_255_6_8_n_0),
        .I1(mem_reg_128_191_6_8_n_0),
        .I2(rbin_reg_rep[7]),
        .I3(mem_reg_64_127_6_8_n_0),
        .I4(rbin_reg_rep[6]),
        .I5(mem_reg_0_63_6_8_n_0),
        .O(o_rdata[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    processor_i_i_27
       (.I0(mem_reg_192_255_3_5_n_2),
        .I1(mem_reg_128_191_3_5_n_2),
        .I2(rbin_reg_rep[7]),
        .I3(mem_reg_64_127_3_5_n_2),
        .I4(rbin_reg_rep[6]),
        .I5(mem_reg_0_63_3_5_n_2),
        .O(o_rdata[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    processor_i_i_28
       (.I0(mem_reg_192_255_3_5_n_1),
        .I1(mem_reg_128_191_3_5_n_1),
        .I2(rbin_reg_rep[7]),
        .I3(mem_reg_64_127_3_5_n_1),
        .I4(rbin_reg_rep[6]),
        .I5(mem_reg_0_63_3_5_n_1),
        .O(o_rdata[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    processor_i_i_29
       (.I0(mem_reg_192_255_3_5_n_0),
        .I1(mem_reg_128_191_3_5_n_0),
        .I2(rbin_reg_rep[7]),
        .I3(mem_reg_64_127_3_5_n_0),
        .I4(rbin_reg_rep[6]),
        .I5(mem_reg_0_63_3_5_n_0),
        .O(o_rdata[3]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT2 #(
    .INIT(4'h2)) 
    processor_i_i_3
       (.I0(o_rdata[13]),
        .I1(o_rempty_reg_0),
        .O(bufferOutput_tri_i[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    processor_i_i_30
       (.I0(mem_reg_192_255_0_2_n_2),
        .I1(mem_reg_128_191_0_2_n_2),
        .I2(rbin_reg_rep[7]),
        .I3(mem_reg_64_127_0_2_n_2),
        .I4(rbin_reg_rep[6]),
        .I5(mem_reg_0_63_0_2_n_2),
        .O(o_rdata[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    processor_i_i_31
       (.I0(mem_reg_192_255_0_2_n_1),
        .I1(mem_reg_128_191_0_2_n_1),
        .I2(rbin_reg_rep[7]),
        .I3(mem_reg_64_127_0_2_n_1),
        .I4(rbin_reg_rep[6]),
        .I5(mem_reg_0_63_0_2_n_1),
        .O(o_rdata[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    processor_i_i_32
       (.I0(mem_reg_192_255_0_2_n_0),
        .I1(mem_reg_128_191_0_2_n_0),
        .I2(rbin_reg_rep[7]),
        .I3(mem_reg_64_127_0_2_n_0),
        .I4(rbin_reg_rep[6]),
        .I5(mem_reg_0_63_0_2_n_0),
        .O(o_rdata[0]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT2 #(
    .INIT(4'h2)) 
    processor_i_i_4
       (.I0(o_rdata[12]),
        .I1(o_rempty_reg_0),
        .O(bufferOutput_tri_i[12]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT2 #(
    .INIT(4'h2)) 
    processor_i_i_5
       (.I0(o_rdata[11]),
        .I1(o_rempty_reg_0),
        .O(bufferOutput_tri_i[11]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT2 #(
    .INIT(4'h2)) 
    processor_i_i_6
       (.I0(o_rdata[10]),
        .I1(o_rempty_reg_0),
        .O(bufferOutput_tri_i[10]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT2 #(
    .INIT(4'h2)) 
    processor_i_i_7
       (.I0(o_rdata[9]),
        .I1(o_rempty_reg_0),
        .O(bufferOutput_tri_i[9]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT2 #(
    .INIT(4'h2)) 
    processor_i_i_8
       (.I0(o_rdata[8]),
        .I1(o_rempty_reg_0),
        .O(bufferOutput_tri_i[8]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'h2)) 
    processor_i_i_9
       (.I0(o_rdata[7]),
        .I1(o_rempty_reg_0),
        .O(bufferOutput_tri_i[7]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \rbin[0]_i_1__0 
       (.I0(rd_tri_o),
        .I1(o_rempty_reg_0),
        .I2(rbin_reg[0]),
        .O(rbinnext[0]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \rbin[1]_i_1__0 
       (.I0(rbin_reg[0]),
        .I1(o_rempty_reg_0),
        .I2(rd_tri_o),
        .I3(rbin_reg[1]),
        .O(rbinnext[1]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \rbin[2]_i_1__0 
       (.I0(rbin_reg[1]),
        .I1(rd_tri_o),
        .I2(o_rempty_reg_0),
        .I3(rbin_reg[0]),
        .I4(rbin_reg[2]),
        .O(rbinnext[2]));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    \rbin[3]_i_1__0 
       (.I0(rbin_reg[3]),
        .I1(rbin_reg[1]),
        .I2(rd_tri_o),
        .I3(o_rempty_reg_0),
        .I4(rbin_reg[0]),
        .I5(rbin_reg[2]),
        .O(rbinnext[3]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \rbin[4]_i_1__0 
       (.I0(\rgray[7]_i_3__0_n_0 ),
        .I1(rbin_reg[4]),
        .O(rbinnext[4]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \rbin[5]_i_1__0 
       (.I0(rbin_reg[4]),
        .I1(\rgray[7]_i_3__0_n_0 ),
        .I2(rbin_reg[5]),
        .O(rbinnext[5]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \rbin[6]_i_1__0 
       (.I0(rbin_reg[5]),
        .I1(\rgray[7]_i_3__0_n_0 ),
        .I2(rbin_reg[4]),
        .I3(rbin_reg_rep[6]),
        .O(rbinnext[6]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'hDFFF2000)) 
    \rbin[7]_i_1__0 
       (.I0(rbin_reg[4]),
        .I1(\rgray[7]_i_3__0_n_0 ),
        .I2(rbin_reg[5]),
        .I3(rbin_reg_rep[6]),
        .I4(rbin_reg_rep[7]),
        .O(rbinnext[7]));
  LUT6 #(
    .INIT(64'hFF7FFFFF00800000)) 
    \rbin[8]_i_1__0 
       (.I0(rbin_reg_rep[7]),
        .I1(rbin_reg_rep[6]),
        .I2(rbin_reg[5]),
        .I3(\rgray[7]_i_3__0_n_0 ),
        .I4(rbin_reg[4]),
        .I5(rbin_reg[8]),
        .O(rbinnext[8]));
  FDCE #(
    .INIT(1'b0)) 
    \rbin_reg[0] 
       (.C(outBuffClk),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(rbinnext[0]),
        .Q(rbin_reg[0]));
  FDCE #(
    .INIT(1'b0)) 
    \rbin_reg[1] 
       (.C(outBuffClk),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(rbinnext[1]),
        .Q(rbin_reg[1]));
  FDCE #(
    .INIT(1'b0)) 
    \rbin_reg[2] 
       (.C(outBuffClk),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(rbinnext[2]),
        .Q(rbin_reg[2]));
  FDCE #(
    .INIT(1'b0)) 
    \rbin_reg[3] 
       (.C(outBuffClk),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(rbinnext[3]),
        .Q(rbin_reg[3]));
  FDCE #(
    .INIT(1'b0)) 
    \rbin_reg[4] 
       (.C(outBuffClk),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(rbinnext[4]),
        .Q(rbin_reg[4]));
  FDCE #(
    .INIT(1'b0)) 
    \rbin_reg[5] 
       (.C(outBuffClk),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(rbinnext[5]),
        .Q(rbin_reg[5]));
  FDCE #(
    .INIT(1'b0)) 
    \rbin_reg[6] 
       (.C(outBuffClk),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(rbinnext[6]),
        .Q(rbin_reg_rep[6]));
  FDCE #(
    .INIT(1'b0)) 
    \rbin_reg[7] 
       (.C(outBuffClk),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(rbinnext[7]),
        .Q(rbin_reg_rep[7]));
  FDCE #(
    .INIT(1'b0)) 
    \rbin_reg[8] 
       (.C(outBuffClk),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(rbinnext[8]),
        .Q(rbin_reg[8]));
  CARRY4 rempty_next_carry
       (.CI(1'b0),
        .CO({NLW_rempty_next_carry_CO_UNCONNECTED[3],rempty_next,rempty_next_carry_n_2,rempty_next_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_rempty_next_carry_O_UNCONNECTED[3:0]),
        .S({1'b0,rempty_next_carry_i_1__0_n_0,rempty_next_carry_i_2__0_n_0,rempty_next_carry_i_3__0_n_0}));
  LUT6 #(
    .INIT(64'h8241000000008241)) 
    rempty_next_carry_i_1__0
       (.I0(rgraynext[6]),
        .I1(rgraynext[7]),
        .I2(rq2_wgray[7]),
        .I3(rq2_wgray[6]),
        .I4(rbinnext[8]),
        .I5(rq2_wgray[8]),
        .O(rempty_next_carry_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h00A2AA08AA0800A2)) 
    rempty_next_carry_i_2__0
       (.I0(rempty_next_carry_i_4__0_n_0),
        .I1(rbin_reg[4]),
        .I2(\rgray[7]_i_3__0_n_0 ),
        .I3(rbin_reg[5]),
        .I4(rbin_reg_rep[6]),
        .I5(rq2_wgray[5]),
        .O(rempty_next_carry_i_2__0_n_0));
  LUT5 #(
    .INIT(32'h14411414)) 
    rempty_next_carry_i_3__0
       (.I0(rempty_next_carry_i_5__0_n_0),
        .I1(rq2_wgray[2]),
        .I2(rbin_reg[3]),
        .I3(rbin_reg[2]),
        .I4(\rgray[3]_i_2_n_0 ),
        .O(rempty_next_carry_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h0960060960096060)) 
    rempty_next_carry_i_4__0
       (.I0(rq2_wgray[4]),
        .I1(rbin_reg[5]),
        .I2(rbin_reg[4]),
        .I3(rbin_reg[3]),
        .I4(rempty_next_carry_i_6__0_n_0),
        .I5(rq2_wgray[3]),
        .O(rempty_next_carry_i_4__0_n_0));
  LUT6 #(
    .INIT(64'hF9FF6F969F99F6FF)) 
    rempty_next_carry_i_5__0
       (.I0(rbin_reg[2]),
        .I1(rq2_wgray[1]),
        .I2(rbin_reg[0]),
        .I3(rempty_next_carry_i_7__0_n_0),
        .I4(rbin_reg[1]),
        .I5(rq2_wgray[0]),
        .O(rempty_next_carry_i_5__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'hF7FFFFFF)) 
    rempty_next_carry_i_6__0
       (.I0(rbin_reg[1]),
        .I1(rd_tri_o),
        .I2(o_rempty_reg_0),
        .I3(rbin_reg[0]),
        .I4(rbin_reg[2]),
        .O(rempty_next_carry_i_6__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'hB)) 
    rempty_next_carry_i_7__0
       (.I0(o_rempty_reg_0),
        .I1(rd_tri_o),
        .O(rempty_next_carry_i_7__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'h45BA)) 
    \rgray[0]_i_1__0 
       (.I0(rbin_reg[0]),
        .I1(o_rempty_reg_0),
        .I2(rd_tri_o),
        .I3(rbin_reg[1]),
        .O(rgraynext[0]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'h66566666)) 
    \rgray[1]_i_1__0 
       (.I0(rbin_reg[2]),
        .I1(rbin_reg[1]),
        .I2(rbin_reg[0]),
        .I3(o_rempty_reg_0),
        .I4(rd_tri_o),
        .O(rgraynext[1]));
  LUT6 #(
    .INIT(64'h6666566666666666)) 
    \rgray[2]_i_1__0 
       (.I0(rbin_reg[3]),
        .I1(rbin_reg[2]),
        .I2(rbin_reg[1]),
        .I3(rd_tri_o),
        .I4(o_rempty_reg_0),
        .I5(rbin_reg[0]),
        .O(rgraynext[2]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'h0BF4)) 
    \rgray[3]_i_1__0 
       (.I0(\rgray[3]_i_2_n_0 ),
        .I1(rbin_reg[2]),
        .I2(rbin_reg[3]),
        .I3(rbin_reg[4]),
        .O(rgraynext[3]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \rgray[3]_i_2 
       (.I0(rbin_reg[0]),
        .I1(o_rempty_reg_0),
        .I2(rd_tri_o),
        .I3(rbin_reg[1]),
        .O(\rgray[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'h65)) 
    \rgray[4]_i_1__0 
       (.I0(rbin_reg[5]),
        .I1(rbin_reg[4]),
        .I2(\rgray[7]_i_3__0_n_0 ),
        .O(rgraynext[4]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h6566)) 
    \rgray[5]_i_1__0 
       (.I0(rbin_reg_rep[6]),
        .I1(rbin_reg[5]),
        .I2(\rgray[7]_i_3__0_n_0 ),
        .I3(rbin_reg[4]),
        .O(rgraynext[5]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'h00DFFF20)) 
    \rgray[6]_i_1__0 
       (.I0(rbin_reg[4]),
        .I1(\rgray[7]_i_3__0_n_0 ),
        .I2(rbin_reg[5]),
        .I3(rbin_reg_rep[6]),
        .I4(rbin_reg_rep[7]),
        .O(rgraynext[6]));
  LUT6 #(
    .INIT(64'h55155555AAEAAAAA)) 
    \rgray[7]_i_1__0 
       (.I0(rbin_reg_rep[7]),
        .I1(rbin_reg_rep[6]),
        .I2(rbin_reg[5]),
        .I3(\rgray[7]_i_3__0_n_0 ),
        .I4(rbin_reg[4]),
        .I5(rbin_reg[8]),
        .O(rgraynext[7]));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    \rgray[7]_i_3__0 
       (.I0(rbin_reg[2]),
        .I1(rbin_reg[0]),
        .I2(o_rempty_reg_0),
        .I3(rd_tri_o),
        .I4(rbin_reg[1]),
        .I5(rbin_reg[3]),
        .O(\rgray[7]_i_3__0_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \rgray_reg[0] 
       (.C(outBuffClk),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(rgraynext[0]),
        .Q(rgray[0]));
  FDCE #(
    .INIT(1'b0)) 
    \rgray_reg[1] 
       (.C(outBuffClk),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(rgraynext[1]),
        .Q(rgray[1]));
  FDCE #(
    .INIT(1'b0)) 
    \rgray_reg[2] 
       (.C(outBuffClk),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(rgraynext[2]),
        .Q(rgray[2]));
  FDCE #(
    .INIT(1'b0)) 
    \rgray_reg[3] 
       (.C(outBuffClk),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(rgraynext[3]),
        .Q(rgray[3]));
  FDCE #(
    .INIT(1'b0)) 
    \rgray_reg[4] 
       (.C(outBuffClk),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(rgraynext[4]),
        .Q(rgray[4]));
  FDCE #(
    .INIT(1'b0)) 
    \rgray_reg[5] 
       (.C(outBuffClk),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(rgraynext[5]),
        .Q(rgray[5]));
  FDCE #(
    .INIT(1'b0)) 
    \rgray_reg[6] 
       (.C(outBuffClk),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(rgraynext[6]),
        .Q(rgray[6]));
  FDCE #(
    .INIT(1'b0)) 
    \rgray_reg[7] 
       (.C(outBuffClk),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(rgraynext[7]),
        .Q(rgray[7]));
  FDCE #(
    .INIT(1'b0)) 
    \rq1_wgray_reg[0] 
       (.C(outBuffClk),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(wgray[0]),
        .Q(rq1_wgray[0]));
  FDCE #(
    .INIT(1'b0)) 
    \rq1_wgray_reg[1] 
       (.C(outBuffClk),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(wgray[1]),
        .Q(rq1_wgray[1]));
  FDCE #(
    .INIT(1'b0)) 
    \rq1_wgray_reg[2] 
       (.C(outBuffClk),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(wgray[2]),
        .Q(rq1_wgray[2]));
  FDCE #(
    .INIT(1'b0)) 
    \rq1_wgray_reg[3] 
       (.C(outBuffClk),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(wgray[3]),
        .Q(rq1_wgray[3]));
  FDCE #(
    .INIT(1'b0)) 
    \rq1_wgray_reg[4] 
       (.C(outBuffClk),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(wgray[4]),
        .Q(rq1_wgray[4]));
  FDCE #(
    .INIT(1'b0)) 
    \rq1_wgray_reg[5] 
       (.C(outBuffClk),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(wgray[5]),
        .Q(rq1_wgray[5]));
  FDCE #(
    .INIT(1'b0)) 
    \rq1_wgray_reg[6] 
       (.C(outBuffClk),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(wgray[6]),
        .Q(rq1_wgray[6]));
  FDCE #(
    .INIT(1'b0)) 
    \rq1_wgray_reg[7] 
       (.C(outBuffClk),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(wgray[7]),
        .Q(rq1_wgray[7]));
  FDCE #(
    .INIT(1'b0)) 
    \rq1_wgray_reg[8] 
       (.C(outBuffClk),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(\wbin_reg_n_0_[8] ),
        .Q(rq1_wgray[8]));
  FDCE #(
    .INIT(1'b0)) 
    \rq2_wgray_reg[0] 
       (.C(outBuffClk),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(rq1_wgray[0]),
        .Q(rq2_wgray[0]));
  FDCE #(
    .INIT(1'b0)) 
    \rq2_wgray_reg[1] 
       (.C(outBuffClk),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(rq1_wgray[1]),
        .Q(rq2_wgray[1]));
  FDCE #(
    .INIT(1'b0)) 
    \rq2_wgray_reg[2] 
       (.C(outBuffClk),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(rq1_wgray[2]),
        .Q(rq2_wgray[2]));
  FDCE #(
    .INIT(1'b0)) 
    \rq2_wgray_reg[3] 
       (.C(outBuffClk),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(rq1_wgray[3]),
        .Q(rq2_wgray[3]));
  FDCE #(
    .INIT(1'b0)) 
    \rq2_wgray_reg[4] 
       (.C(outBuffClk),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(rq1_wgray[4]),
        .Q(rq2_wgray[4]));
  FDCE #(
    .INIT(1'b0)) 
    \rq2_wgray_reg[5] 
       (.C(outBuffClk),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(rq1_wgray[5]),
        .Q(rq2_wgray[5]));
  FDCE #(
    .INIT(1'b0)) 
    \rq2_wgray_reg[6] 
       (.C(outBuffClk),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(rq1_wgray[6]),
        .Q(rq2_wgray[6]));
  FDCE #(
    .INIT(1'b0)) 
    \rq2_wgray_reg[7] 
       (.C(outBuffClk),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(rq1_wgray[7]),
        .Q(rq2_wgray[7]));
  FDCE #(
    .INIT(1'b0)) 
    \rq2_wgray_reg[8] 
       (.C(outBuffClk),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(rq1_wgray[8]),
        .Q(rq2_wgray[8]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \wbin[0]_i_1__0 
       (.I0(cReady),
        .I1(o_wfull_reg_0),
        .I2(\wbin_reg_n_0_[0] ),
        .O(wbinnext__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \wbin[1]_i_1__0 
       (.I0(\wbin_reg_n_0_[0] ),
        .I1(o_wfull_reg_0),
        .I2(cReady),
        .I3(\wbin_reg_n_0_[1] ),
        .O(wbinnext__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \wbin[2]_i_1__0 
       (.I0(\wbin_reg_n_0_[1] ),
        .I1(cReady),
        .I2(o_wfull_reg_0),
        .I3(\wbin_reg_n_0_[0] ),
        .I4(\wbin_reg_n_0_[2] ),
        .O(wbinnext__0[2]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \wbin[3]_i_1__0 
       (.I0(\wbin_reg_n_0_[2] ),
        .I1(\wbin_reg_n_0_[0] ),
        .I2(o_wfull_reg_0),
        .I3(cReady),
        .I4(\wbin_reg_n_0_[1] ),
        .I5(\wbin_reg_n_0_[3] ),
        .O(wbinnext__0_0[3]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \wbin[4]_i_1__0 
       (.I0(\wbin_reg_n_0_[3] ),
        .I1(\wbin_reg_n_0_[1] ),
        .I2(\wgray_reg[3]_0 ),
        .I3(\wbin_reg_n_0_[0] ),
        .I4(\wbin_reg_n_0_[2] ),
        .I5(\wbin_reg_n_0_[4] ),
        .O(wbinnext__0_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \wbin[5]_i_1__0 
       (.I0(\wbin_reg_n_0_[4] ),
        .I1(\wbin_reg_n_0_[2] ),
        .I2(\wgray[5]_i_2_n_0 ),
        .I3(\wbin_reg_n_0_[3] ),
        .I4(\wbin_reg_n_0_[5] ),
        .O(wbinnext__0_0[5]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \wbin[6]_i_1__0 
       (.I0(\wbin_reg_n_0_[5] ),
        .I1(\wbin_reg_n_0_[3] ),
        .I2(\wgray[5]_i_2_n_0 ),
        .I3(\wbin_reg_n_0_[2] ),
        .I4(\wbin_reg_n_0_[4] ),
        .I5(\wbin_reg_n_0_[6] ),
        .O(wbinnext__0_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'hDFFF2000)) 
    \wbin[7]_i_1__0 
       (.I0(\wbin_reg_n_0_[4] ),
        .I1(\wgray[7]_i_2__0_n_0 ),
        .I2(\wbin_reg_n_0_[5] ),
        .I3(\wbin_reg_n_0_[6] ),
        .I4(\wbin_reg_n_0_[7] ),
        .O(wbinnext__0_0[7]));
  LUT6 #(
    .INIT(64'hFF7FFFFF00800000)) 
    \wbin[8]_i_1__0 
       (.I0(\wbin_reg_n_0_[7] ),
        .I1(\wbin_reg_n_0_[6] ),
        .I2(\wbin_reg_n_0_[5] ),
        .I3(\wgray[7]_i_2__0_n_0 ),
        .I4(\wbin_reg_n_0_[4] ),
        .I5(\wbin_reg_n_0_[8] ),
        .O(wbinnext));
  FDCE #(
    .INIT(1'b0)) 
    \wbin_reg[0] 
       (.C(Clk),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(wbinnext__0[0]),
        .Q(\wbin_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \wbin_reg[1] 
       (.C(Clk),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(wbinnext__0[1]),
        .Q(\wbin_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \wbin_reg[2] 
       (.C(Clk),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(wbinnext__0[2]),
        .Q(\wbin_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \wbin_reg[3] 
       (.C(Clk),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(wbinnext__0_0[3]),
        .Q(\wbin_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \wbin_reg[4] 
       (.C(Clk),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(wbinnext__0_0[4]),
        .Q(\wbin_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \wbin_reg[5] 
       (.C(Clk),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(wbinnext__0_0[5]),
        .Q(\wbin_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \wbin_reg[6] 
       (.C(Clk),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(wbinnext__0_0[6]),
        .Q(\wbin_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \wbin_reg[7] 
       (.C(Clk),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(wbinnext__0_0[7]),
        .Q(\wbin_reg_n_0_[7] ));
  FDCE #(
    .INIT(1'b0)) 
    \wbin_reg[8] 
       (.C(Clk),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(wbinnext),
        .Q(\wbin_reg_n_0_[8] ));
  CARRY4 wfull_next_carry
       (.CI(1'b0),
        .CO({NLW_wfull_next_carry_CO_UNCONNECTED[3],wfull_next,wfull_next_carry_n_2,wfull_next_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_wfull_next_carry_O_UNCONNECTED[3:0]),
        .S({1'b0,wfull_next_carry_i_1__0_n_0,wfull_next_carry_i_2__0_n_0,wfull_next_carry_i_3__0_n_0}));
  LUT6 #(
    .INIT(64'h0660000000000660)) 
    wfull_next_carry_i_1__0
       (.I0(wq2_rgray[8]),
        .I1(wbinnext),
        .I2(wq2_rgray[7]),
        .I3(wgraynext[7]),
        .I4(wgraynext[6]),
        .I5(wq2_rgray[6]),
        .O(wfull_next_carry_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h2222882888882282)) 
    wfull_next_carry_i_2__0
       (.I0(wfull_next_carry_i_4__0_n_0),
        .I1(\wbin_reg_n_0_[4] ),
        .I2(\wbin_reg_n_0_[2] ),
        .I3(\wgray[5]_i_2_n_0 ),
        .I4(\wbin_reg_n_0_[3] ),
        .I5(wq2_rgray[3]),
        .O(wfull_next_carry_i_2__0_n_0));
  LUT5 #(
    .INIT(32'h14411414)) 
    wfull_next_carry_i_3__0
       (.I0(wfull_next_carry_i_5__0_n_0),
        .I1(wq2_rgray[2]),
        .I2(\wbin_reg_n_0_[3] ),
        .I3(\wbin_reg_n_0_[2] ),
        .I4(\wgray[5]_i_2_n_0 ),
        .O(wfull_next_carry_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h1086204945208A10)) 
    wfull_next_carry_i_4__0
       (.I0(wq2_rgray[5]),
        .I1(\wbin_reg_n_0_[4] ),
        .I2(\wgray[7]_i_2__0_n_0 ),
        .I3(\wbin_reg_n_0_[5] ),
        .I4(\wbin_reg_n_0_[6] ),
        .I5(wq2_rgray[4]),
        .O(wfull_next_carry_i_4__0_n_0));
  LUT6 #(
    .INIT(64'hFFF9966F999FFFF6)) 
    wfull_next_carry_i_5__0
       (.I0(\wbin_reg_n_0_[2] ),
        .I1(wq2_rgray[1]),
        .I2(\wbin_reg_n_0_[0] ),
        .I3(\wgray_reg[3]_0 ),
        .I4(\wbin_reg_n_0_[1] ),
        .I5(wq2_rgray[0]),
        .O(wfull_next_carry_i_5__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'h45BA)) 
    \wgray[0]_i_1__0 
       (.I0(\wbin_reg_n_0_[0] ),
        .I1(o_wfull_reg_0),
        .I2(cReady),
        .I3(\wbin_reg_n_0_[1] ),
        .O(wgraynext[0]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'h66566666)) 
    \wgray[1]_i_1__0 
       (.I0(\wbin_reg_n_0_[2] ),
        .I1(\wbin_reg_n_0_[1] ),
        .I2(\wbin_reg_n_0_[0] ),
        .I3(o_wfull_reg_0),
        .I4(cReady),
        .O(wgraynext[1]));
  LUT6 #(
    .INIT(64'h6666566666666666)) 
    \wgray[2]_i_1__0 
       (.I0(\wbin_reg_n_0_[3] ),
        .I1(\wbin_reg_n_0_[2] ),
        .I2(\wbin_reg_n_0_[1] ),
        .I3(cReady),
        .I4(o_wfull_reg_0),
        .I5(\wbin_reg_n_0_[0] ),
        .O(wgraynext[2]));
  LUT6 #(
    .INIT(64'h15555555EAAAAAAA)) 
    \wgray[3]_i_1__0 
       (.I0(\wbin_reg_n_0_[3] ),
        .I1(\wbin_reg_n_0_[1] ),
        .I2(\wgray_reg[3]_0 ),
        .I3(\wbin_reg_n_0_[0] ),
        .I4(\wbin_reg_n_0_[2] ),
        .I5(\wbin_reg_n_0_[4] ),
        .O(wgraynext[3]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'h00DFFF20)) 
    \wgray[4]_i_1__0 
       (.I0(\wbin_reg_n_0_[2] ),
        .I1(\wgray[5]_i_2_n_0 ),
        .I2(\wbin_reg_n_0_[3] ),
        .I3(\wbin_reg_n_0_[4] ),
        .I4(\wbin_reg_n_0_[5] ),
        .O(wgraynext[4]));
  LUT6 #(
    .INIT(64'h6656666666666666)) 
    \wgray[5]_i_1__0 
       (.I0(\wbin_reg_n_0_[6] ),
        .I1(\wbin_reg_n_0_[5] ),
        .I2(\wbin_reg_n_0_[3] ),
        .I3(\wgray[5]_i_2_n_0 ),
        .I4(\wbin_reg_n_0_[2] ),
        .I5(\wbin_reg_n_0_[4] ),
        .O(wgraynext[5]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \wgray[5]_i_2 
       (.I0(\wbin_reg_n_0_[0] ),
        .I1(o_wfull_reg_0),
        .I2(cReady),
        .I3(\wbin_reg_n_0_[1] ),
        .O(\wgray[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'h00DFFF20)) 
    \wgray[6]_i_1__0 
       (.I0(\wbin_reg_n_0_[4] ),
        .I1(\wgray[7]_i_2__0_n_0 ),
        .I2(\wbin_reg_n_0_[5] ),
        .I3(\wbin_reg_n_0_[6] ),
        .I4(\wbin_reg_n_0_[7] ),
        .O(wgraynext[6]));
  LUT6 #(
    .INIT(64'h55155555AAEAAAAA)) 
    \wgray[7]_i_1__0 
       (.I0(\wbin_reg_n_0_[7] ),
        .I1(\wbin_reg_n_0_[6] ),
        .I2(\wbin_reg_n_0_[5] ),
        .I3(\wgray[7]_i_2__0_n_0 ),
        .I4(\wbin_reg_n_0_[4] ),
        .I5(\wbin_reg_n_0_[8] ),
        .O(wgraynext[7]));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    \wgray[7]_i_2__0 
       (.I0(\wbin_reg_n_0_[2] ),
        .I1(\wbin_reg_n_0_[0] ),
        .I2(o_wfull_reg_0),
        .I3(cReady),
        .I4(\wbin_reg_n_0_[1] ),
        .I5(\wbin_reg_n_0_[3] ),
        .O(\wgray[7]_i_2__0_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \wgray_reg[0] 
       (.C(Clk),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(wgraynext[0]),
        .Q(wgray[0]));
  FDCE #(
    .INIT(1'b0)) 
    \wgray_reg[1] 
       (.C(Clk),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(wgraynext[1]),
        .Q(wgray[1]));
  FDCE #(
    .INIT(1'b0)) 
    \wgray_reg[2] 
       (.C(Clk),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(wgraynext[2]),
        .Q(wgray[2]));
  FDCE #(
    .INIT(1'b0)) 
    \wgray_reg[3] 
       (.C(Clk),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(wgraynext[3]),
        .Q(wgray[3]));
  FDCE #(
    .INIT(1'b0)) 
    \wgray_reg[4] 
       (.C(Clk),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(wgraynext[4]),
        .Q(wgray[4]));
  FDCE #(
    .INIT(1'b0)) 
    \wgray_reg[5] 
       (.C(Clk),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(wgraynext[5]),
        .Q(wgray[5]));
  FDCE #(
    .INIT(1'b0)) 
    \wgray_reg[6] 
       (.C(Clk),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(wgraynext[6]),
        .Q(wgray[6]));
  FDCE #(
    .INIT(1'b0)) 
    \wgray_reg[7] 
       (.C(Clk),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(wgraynext[7]),
        .Q(wgray[7]));
  FDCE #(
    .INIT(1'b0)) 
    \wq1_rgray_reg[0] 
       (.C(Clk),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(rgray[0]),
        .Q(wq1_rgray[0]));
  FDCE #(
    .INIT(1'b0)) 
    \wq1_rgray_reg[1] 
       (.C(Clk),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(rgray[1]),
        .Q(wq1_rgray[1]));
  FDCE #(
    .INIT(1'b0)) 
    \wq1_rgray_reg[2] 
       (.C(Clk),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(rgray[2]),
        .Q(wq1_rgray[2]));
  FDCE #(
    .INIT(1'b0)) 
    \wq1_rgray_reg[3] 
       (.C(Clk),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(rgray[3]),
        .Q(wq1_rgray[3]));
  FDCE #(
    .INIT(1'b0)) 
    \wq1_rgray_reg[4] 
       (.C(Clk),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(rgray[4]),
        .Q(wq1_rgray[4]));
  FDCE #(
    .INIT(1'b0)) 
    \wq1_rgray_reg[5] 
       (.C(Clk),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(rgray[5]),
        .Q(wq1_rgray[5]));
  FDCE #(
    .INIT(1'b0)) 
    \wq1_rgray_reg[6] 
       (.C(Clk),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(rgray[6]),
        .Q(wq1_rgray[6]));
  FDCE #(
    .INIT(1'b0)) 
    \wq1_rgray_reg[7] 
       (.C(Clk),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(rgray[7]),
        .Q(wq1_rgray[7]));
  FDCE #(
    .INIT(1'b0)) 
    \wq1_rgray_reg[8] 
       (.C(Clk),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(rbin_reg[8]),
        .Q(wq1_rgray[8]));
  FDCE #(
    .INIT(1'b0)) 
    \wq2_rgray_reg[0] 
       (.C(Clk),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(wq1_rgray[0]),
        .Q(wq2_rgray[0]));
  FDCE #(
    .INIT(1'b0)) 
    \wq2_rgray_reg[1] 
       (.C(Clk),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(wq1_rgray[1]),
        .Q(wq2_rgray[1]));
  FDCE #(
    .INIT(1'b0)) 
    \wq2_rgray_reg[2] 
       (.C(Clk),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(wq1_rgray[2]),
        .Q(wq2_rgray[2]));
  FDCE #(
    .INIT(1'b0)) 
    \wq2_rgray_reg[3] 
       (.C(Clk),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(wq1_rgray[3]),
        .Q(wq2_rgray[3]));
  FDCE #(
    .INIT(1'b0)) 
    \wq2_rgray_reg[4] 
       (.C(Clk),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(wq1_rgray[4]),
        .Q(wq2_rgray[4]));
  FDCE #(
    .INIT(1'b0)) 
    \wq2_rgray_reg[5] 
       (.C(Clk),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(wq1_rgray[5]),
        .Q(wq2_rgray[5]));
  FDCE #(
    .INIT(1'b0)) 
    \wq2_rgray_reg[6] 
       (.C(Clk),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(wq1_rgray[6]),
        .Q(wq2_rgray[6]));
  FDCE #(
    .INIT(1'b0)) 
    \wq2_rgray_reg[7] 
       (.C(Clk),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(wq1_rgray[7]),
        .Q(wq2_rgray[7]));
  FDCE #(
    .INIT(1'b0)) 
    \wq2_rgray_reg[8] 
       (.C(Clk),
        .CE(1'b1),
        .CLR(Rst_tri_o),
        .D(wq1_rgray[8]),
        .Q(wq2_rgray[8]));
endmodule

module adder
   (cSum,
    rst_w_ctrl,
    finalAdd,
    Clk,
    accumulate_reg,
    addPointer_reg,
    accumulate_reg_0,
    accumulate_reg_1,
    S,
    \accumulate_reg[7]_0 ,
    \accumulate_reg[11]_0 ,
    \accumulate_reg[15]_0 );
  output [15:0]cSum;
  input rst_w_ctrl;
  input finalAdd;
  input Clk;
  input [0:0]accumulate_reg;
  input [1:0]addPointer_reg;
  input [0:0]accumulate_reg_0;
  input [0:0]accumulate_reg_1;
  input [3:0]S;
  input [3:0]\accumulate_reg[7]_0 ;
  input [3:0]\accumulate_reg[11]_0 ;
  input [2:0]\accumulate_reg[15]_0 ;

  wire Clk;
  wire [3:0]S;
  wire \accumulate[12]_i_2__2_n_0 ;
  wire [0:0]accumulate_reg;
  wire \accumulate_reg[0]_i_2_n_0 ;
  wire \accumulate_reg[0]_i_2_n_1 ;
  wire \accumulate_reg[0]_i_2_n_2 ;
  wire \accumulate_reg[0]_i_2_n_3 ;
  wire \accumulate_reg[0]_i_2_n_4 ;
  wire \accumulate_reg[0]_i_2_n_5 ;
  wire \accumulate_reg[0]_i_2_n_6 ;
  wire \accumulate_reg[0]_i_2_n_7 ;
  wire [3:0]\accumulate_reg[11]_0 ;
  wire \accumulate_reg[12]_i_1__2_n_1 ;
  wire \accumulate_reg[12]_i_1__2_n_2 ;
  wire \accumulate_reg[12]_i_1__2_n_3 ;
  wire \accumulate_reg[12]_i_1__2_n_4 ;
  wire \accumulate_reg[12]_i_1__2_n_5 ;
  wire \accumulate_reg[12]_i_1__2_n_6 ;
  wire \accumulate_reg[12]_i_1__2_n_7 ;
  wire [2:0]\accumulate_reg[15]_0 ;
  wire \accumulate_reg[4]_i_1__2_n_0 ;
  wire \accumulate_reg[4]_i_1__2_n_1 ;
  wire \accumulate_reg[4]_i_1__2_n_2 ;
  wire \accumulate_reg[4]_i_1__2_n_3 ;
  wire \accumulate_reg[4]_i_1__2_n_4 ;
  wire \accumulate_reg[4]_i_1__2_n_5 ;
  wire \accumulate_reg[4]_i_1__2_n_6 ;
  wire \accumulate_reg[4]_i_1__2_n_7 ;
  wire [3:0]\accumulate_reg[7]_0 ;
  wire \accumulate_reg[8]_i_1__2_n_0 ;
  wire \accumulate_reg[8]_i_1__2_n_1 ;
  wire \accumulate_reg[8]_i_1__2_n_2 ;
  wire \accumulate_reg[8]_i_1__2_n_3 ;
  wire \accumulate_reg[8]_i_1__2_n_4 ;
  wire \accumulate_reg[8]_i_1__2_n_5 ;
  wire \accumulate_reg[8]_i_1__2_n_6 ;
  wire \accumulate_reg[8]_i_1__2_n_7 ;
  wire [0:0]accumulate_reg_0;
  wire [0:0]accumulate_reg_1;
  wire [1:0]addPointer_reg;
  wire [15:0]cSum;
  wire finalAdd;
  wire rst_w_ctrl;
  wire [3:3]\NLW_accumulate_reg[12]_i_1__2_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hA565A56AAA65AA6A)) 
    \accumulate[12]_i_2__2 
       (.I0(cSum[15]),
        .I1(accumulate_reg),
        .I2(addPointer_reg[1]),
        .I3(addPointer_reg[0]),
        .I4(accumulate_reg_0),
        .I5(accumulate_reg_1),
        .O(\accumulate[12]_i_2__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \accumulate_reg[0] 
       (.C(Clk),
        .CE(finalAdd),
        .D(\accumulate_reg[0]_i_2_n_7 ),
        .Q(cSum[0]),
        .R(rst_w_ctrl));
  CARRY4 \accumulate_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\accumulate_reg[0]_i_2_n_0 ,\accumulate_reg[0]_i_2_n_1 ,\accumulate_reg[0]_i_2_n_2 ,\accumulate_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(cSum[3:0]),
        .O({\accumulate_reg[0]_i_2_n_4 ,\accumulate_reg[0]_i_2_n_5 ,\accumulate_reg[0]_i_2_n_6 ,\accumulate_reg[0]_i_2_n_7 }),
        .S(S));
  FDRE #(
    .INIT(1'b0)) 
    \accumulate_reg[10] 
       (.C(Clk),
        .CE(finalAdd),
        .D(\accumulate_reg[8]_i_1__2_n_5 ),
        .Q(cSum[10]),
        .R(rst_w_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \accumulate_reg[11] 
       (.C(Clk),
        .CE(finalAdd),
        .D(\accumulate_reg[8]_i_1__2_n_4 ),
        .Q(cSum[11]),
        .R(rst_w_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \accumulate_reg[12] 
       (.C(Clk),
        .CE(finalAdd),
        .D(\accumulate_reg[12]_i_1__2_n_7 ),
        .Q(cSum[12]),
        .R(rst_w_ctrl));
  CARRY4 \accumulate_reg[12]_i_1__2 
       (.CI(\accumulate_reg[8]_i_1__2_n_0 ),
        .CO({\NLW_accumulate_reg[12]_i_1__2_CO_UNCONNECTED [3],\accumulate_reg[12]_i_1__2_n_1 ,\accumulate_reg[12]_i_1__2_n_2 ,\accumulate_reg[12]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,cSum[14:12]}),
        .O({\accumulate_reg[12]_i_1__2_n_4 ,\accumulate_reg[12]_i_1__2_n_5 ,\accumulate_reg[12]_i_1__2_n_6 ,\accumulate_reg[12]_i_1__2_n_7 }),
        .S({\accumulate[12]_i_2__2_n_0 ,\accumulate_reg[15]_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \accumulate_reg[13] 
       (.C(Clk),
        .CE(finalAdd),
        .D(\accumulate_reg[12]_i_1__2_n_6 ),
        .Q(cSum[13]),
        .R(rst_w_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \accumulate_reg[14] 
       (.C(Clk),
        .CE(finalAdd),
        .D(\accumulate_reg[12]_i_1__2_n_5 ),
        .Q(cSum[14]),
        .R(rst_w_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \accumulate_reg[15] 
       (.C(Clk),
        .CE(finalAdd),
        .D(\accumulate_reg[12]_i_1__2_n_4 ),
        .Q(cSum[15]),
        .R(rst_w_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \accumulate_reg[1] 
       (.C(Clk),
        .CE(finalAdd),
        .D(\accumulate_reg[0]_i_2_n_6 ),
        .Q(cSum[1]),
        .R(rst_w_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \accumulate_reg[2] 
       (.C(Clk),
        .CE(finalAdd),
        .D(\accumulate_reg[0]_i_2_n_5 ),
        .Q(cSum[2]),
        .R(rst_w_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \accumulate_reg[3] 
       (.C(Clk),
        .CE(finalAdd),
        .D(\accumulate_reg[0]_i_2_n_4 ),
        .Q(cSum[3]),
        .R(rst_w_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \accumulate_reg[4] 
       (.C(Clk),
        .CE(finalAdd),
        .D(\accumulate_reg[4]_i_1__2_n_7 ),
        .Q(cSum[4]),
        .R(rst_w_ctrl));
  CARRY4 \accumulate_reg[4]_i_1__2 
       (.CI(\accumulate_reg[0]_i_2_n_0 ),
        .CO({\accumulate_reg[4]_i_1__2_n_0 ,\accumulate_reg[4]_i_1__2_n_1 ,\accumulate_reg[4]_i_1__2_n_2 ,\accumulate_reg[4]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI(cSum[7:4]),
        .O({\accumulate_reg[4]_i_1__2_n_4 ,\accumulate_reg[4]_i_1__2_n_5 ,\accumulate_reg[4]_i_1__2_n_6 ,\accumulate_reg[4]_i_1__2_n_7 }),
        .S(\accumulate_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \accumulate_reg[5] 
       (.C(Clk),
        .CE(finalAdd),
        .D(\accumulate_reg[4]_i_1__2_n_6 ),
        .Q(cSum[5]),
        .R(rst_w_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \accumulate_reg[6] 
       (.C(Clk),
        .CE(finalAdd),
        .D(\accumulate_reg[4]_i_1__2_n_5 ),
        .Q(cSum[6]),
        .R(rst_w_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \accumulate_reg[7] 
       (.C(Clk),
        .CE(finalAdd),
        .D(\accumulate_reg[4]_i_1__2_n_4 ),
        .Q(cSum[7]),
        .R(rst_w_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \accumulate_reg[8] 
       (.C(Clk),
        .CE(finalAdd),
        .D(\accumulate_reg[8]_i_1__2_n_7 ),
        .Q(cSum[8]),
        .R(rst_w_ctrl));
  CARRY4 \accumulate_reg[8]_i_1__2 
       (.CI(\accumulate_reg[4]_i_1__2_n_0 ),
        .CO({\accumulate_reg[8]_i_1__2_n_0 ,\accumulate_reg[8]_i_1__2_n_1 ,\accumulate_reg[8]_i_1__2_n_2 ,\accumulate_reg[8]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI(cSum[11:8]),
        .O({\accumulate_reg[8]_i_1__2_n_4 ,\accumulate_reg[8]_i_1__2_n_5 ,\accumulate_reg[8]_i_1__2_n_6 ,\accumulate_reg[8]_i_1__2_n_7 }),
        .S(\accumulate_reg[11]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \accumulate_reg[9] 
       (.C(Clk),
        .CE(finalAdd),
        .D(\accumulate_reg[8]_i_1__2_n_6 ),
        .Q(cSum[9]),
        .R(rst_w_ctrl));
endmodule

(* ORIG_REF_NAME = "adder" *) 
module adder_3
   (accumulate_reg,
    S,
    \accumulate_reg[1]_0 ,
    \accumulate_reg[5]_0 ,
    \accumulate_reg[10]_0 ,
    \accumulate_reg[14]_0 ,
    rst_w_ctrl,
    \accumulate_reg[0]_0 ,
    O,
    Clk,
    \accumulate_reg[7]_0 ,
    \accumulate_reg[11]_0 ,
    \accumulate_reg[15]_0 ,
    P,
    addPointer_reg,
    accumulate_reg_0,
    accumulate_reg_1,
    cSum);
  output [15:0]accumulate_reg;
  output [0:0]S;
  output [0:0]\accumulate_reg[1]_0 ;
  output [0:0]\accumulate_reg[5]_0 ;
  output [0:0]\accumulate_reg[10]_0 ;
  output [2:0]\accumulate_reg[14]_0 ;
  input rst_w_ctrl;
  input \accumulate_reg[0]_0 ;
  input [3:0]O;
  input Clk;
  input [3:0]\accumulate_reg[7]_0 ;
  input [3:0]\accumulate_reg[11]_0 ;
  input [3:0]\accumulate_reg[15]_0 ;
  input [0:0]P;
  input [1:0]addPointer_reg;
  input [5:0]accumulate_reg_0;
  input [5:0]accumulate_reg_1;
  input [5:0]cSum;

  wire Clk;
  wire [3:0]O;
  wire [0:0]P;
  wire [0:0]S;
  wire [15:0]accumulate_reg;
  wire \accumulate_reg[0]_0 ;
  wire [0:0]\accumulate_reg[10]_0 ;
  wire [3:0]\accumulate_reg[11]_0 ;
  wire [2:0]\accumulate_reg[14]_0 ;
  wire [3:0]\accumulate_reg[15]_0 ;
  wire [0:0]\accumulate_reg[1]_0 ;
  wire [0:0]\accumulate_reg[5]_0 ;
  wire [3:0]\accumulate_reg[7]_0 ;
  wire [5:0]accumulate_reg_0;
  wire [5:0]accumulate_reg_1;
  wire [1:0]addPointer_reg;
  wire [5:0]cSum;
  wire rst_w_ctrl;

  LUT6 #(
    .INIT(64'hC1F1CDFD3E0E3202)) 
    \accumulate[0]_i_5__2 
       (.I0(accumulate_reg[1]),
        .I1(addPointer_reg[1]),
        .I2(addPointer_reg[0]),
        .I3(accumulate_reg_0[0]),
        .I4(accumulate_reg_1[0]),
        .I5(cSum[0]),
        .O(\accumulate_reg[1]_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accumulate[12]_i_2 
       (.I0(accumulate_reg[15]),
        .I1(P),
        .O(S));
  LUT6 #(
    .INIT(64'hC1F1CDFD3E0E3202)) 
    \accumulate[12]_i_3__2 
       (.I0(accumulate_reg[14]),
        .I1(addPointer_reg[1]),
        .I2(addPointer_reg[0]),
        .I3(accumulate_reg_0[5]),
        .I4(accumulate_reg_1[5]),
        .I5(cSum[5]),
        .O(\accumulate_reg[14]_0 [2]));
  LUT6 #(
    .INIT(64'hC1CDF1FD3E320E02)) 
    \accumulate[12]_i_4__2 
       (.I0(accumulate_reg[13]),
        .I1(addPointer_reg[1]),
        .I2(addPointer_reg[0]),
        .I3(accumulate_reg_1[4]),
        .I4(accumulate_reg_0[4]),
        .I5(cSum[4]),
        .O(\accumulate_reg[14]_0 [1]));
  LUT6 #(
    .INIT(64'hC1F1CDFD3E0E3202)) 
    \accumulate[12]_i_5__2 
       (.I0(accumulate_reg[12]),
        .I1(addPointer_reg[1]),
        .I2(addPointer_reg[0]),
        .I3(accumulate_reg_0[3]),
        .I4(accumulate_reg_1[3]),
        .I5(cSum[3]),
        .O(\accumulate_reg[14]_0 [0]));
  LUT6 #(
    .INIT(64'hC1CDF1FD3E320E02)) 
    \accumulate[4]_i_4__2 
       (.I0(accumulate_reg[5]),
        .I1(addPointer_reg[1]),
        .I2(addPointer_reg[0]),
        .I3(accumulate_reg_1[1]),
        .I4(accumulate_reg_0[1]),
        .I5(cSum[1]),
        .O(\accumulate_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hC1F1CDFD3E0E3202)) 
    \accumulate[8]_i_3__2 
       (.I0(accumulate_reg[10]),
        .I1(addPointer_reg[1]),
        .I2(addPointer_reg[0]),
        .I3(accumulate_reg_0[2]),
        .I4(accumulate_reg_1[2]),
        .I5(cSum[2]),
        .O(\accumulate_reg[10]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \accumulate_reg[0] 
       (.C(Clk),
        .CE(\accumulate_reg[0]_0 ),
        .D(O[0]),
        .Q(accumulate_reg[0]),
        .R(rst_w_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \accumulate_reg[10] 
       (.C(Clk),
        .CE(\accumulate_reg[0]_0 ),
        .D(\accumulate_reg[11]_0 [2]),
        .Q(accumulate_reg[10]),
        .R(rst_w_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \accumulate_reg[11] 
       (.C(Clk),
        .CE(\accumulate_reg[0]_0 ),
        .D(\accumulate_reg[11]_0 [3]),
        .Q(accumulate_reg[11]),
        .R(rst_w_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \accumulate_reg[12] 
       (.C(Clk),
        .CE(\accumulate_reg[0]_0 ),
        .D(\accumulate_reg[15]_0 [0]),
        .Q(accumulate_reg[12]),
        .R(rst_w_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \accumulate_reg[13] 
       (.C(Clk),
        .CE(\accumulate_reg[0]_0 ),
        .D(\accumulate_reg[15]_0 [1]),
        .Q(accumulate_reg[13]),
        .R(rst_w_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \accumulate_reg[14] 
       (.C(Clk),
        .CE(\accumulate_reg[0]_0 ),
        .D(\accumulate_reg[15]_0 [2]),
        .Q(accumulate_reg[14]),
        .R(rst_w_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \accumulate_reg[15] 
       (.C(Clk),
        .CE(\accumulate_reg[0]_0 ),
        .D(\accumulate_reg[15]_0 [3]),
        .Q(accumulate_reg[15]),
        .R(rst_w_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \accumulate_reg[1] 
       (.C(Clk),
        .CE(\accumulate_reg[0]_0 ),
        .D(O[1]),
        .Q(accumulate_reg[1]),
        .R(rst_w_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \accumulate_reg[2] 
       (.C(Clk),
        .CE(\accumulate_reg[0]_0 ),
        .D(O[2]),
        .Q(accumulate_reg[2]),
        .R(rst_w_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \accumulate_reg[3] 
       (.C(Clk),
        .CE(\accumulate_reg[0]_0 ),
        .D(O[3]),
        .Q(accumulate_reg[3]),
        .R(rst_w_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \accumulate_reg[4] 
       (.C(Clk),
        .CE(\accumulate_reg[0]_0 ),
        .D(\accumulate_reg[7]_0 [0]),
        .Q(accumulate_reg[4]),
        .R(rst_w_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \accumulate_reg[5] 
       (.C(Clk),
        .CE(\accumulate_reg[0]_0 ),
        .D(\accumulate_reg[7]_0 [1]),
        .Q(accumulate_reg[5]),
        .R(rst_w_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \accumulate_reg[6] 
       (.C(Clk),
        .CE(\accumulate_reg[0]_0 ),
        .D(\accumulate_reg[7]_0 [2]),
        .Q(accumulate_reg[6]),
        .R(rst_w_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \accumulate_reg[7] 
       (.C(Clk),
        .CE(\accumulate_reg[0]_0 ),
        .D(\accumulate_reg[7]_0 [3]),
        .Q(accumulate_reg[7]),
        .R(rst_w_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \accumulate_reg[8] 
       (.C(Clk),
        .CE(\accumulate_reg[0]_0 ),
        .D(\accumulate_reg[11]_0 [0]),
        .Q(accumulate_reg[8]),
        .R(rst_w_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \accumulate_reg[9] 
       (.C(Clk),
        .CE(\accumulate_reg[0]_0 ),
        .D(\accumulate_reg[11]_0 [1]),
        .Q(accumulate_reg[9]),
        .R(rst_w_ctrl));
endmodule

(* ORIG_REF_NAME = "adder" *) 
module adder_4
   (accumulate_reg,
    S,
    \accumulate_reg[2]_0 ,
    \accumulate_reg[7]_0 ,
    \accumulate_reg[9]_0 ,
    rst_w_ctrl,
    \accumulate_reg[0]_0 ,
    O,
    Clk,
    \accumulate_reg[7]_1 ,
    \accumulate_reg[11]_0 ,
    \accumulate_reg[15]_0 ,
    P,
    addPointer_reg,
    accumulate_reg_0,
    accumulate_reg_1,
    cSum);
  output [15:0]accumulate_reg;
  output [0:0]S;
  output [0:0]\accumulate_reg[2]_0 ;
  output [0:0]\accumulate_reg[7]_0 ;
  output [1:0]\accumulate_reg[9]_0 ;
  input rst_w_ctrl;
  input \accumulate_reg[0]_0 ;
  input [3:0]O;
  input Clk;
  input [3:0]\accumulate_reg[7]_1 ;
  input [3:0]\accumulate_reg[11]_0 ;
  input [3:0]\accumulate_reg[15]_0 ;
  input [0:0]P;
  input [1:0]addPointer_reg;
  input [3:0]accumulate_reg_0;
  input [3:0]accumulate_reg_1;
  input [3:0]cSum;

  wire Clk;
  wire [3:0]O;
  wire [0:0]P;
  wire [0:0]S;
  wire [15:0]accumulate_reg;
  wire \accumulate_reg[0]_0 ;
  wire [3:0]\accumulate_reg[11]_0 ;
  wire [3:0]\accumulate_reg[15]_0 ;
  wire [0:0]\accumulate_reg[2]_0 ;
  wire [0:0]\accumulate_reg[7]_0 ;
  wire [3:0]\accumulate_reg[7]_1 ;
  wire [1:0]\accumulate_reg[9]_0 ;
  wire [3:0]accumulate_reg_0;
  wire [3:0]accumulate_reg_1;
  wire [1:0]addPointer_reg;
  wire [3:0]cSum;
  wire rst_w_ctrl;

  LUT6 #(
    .INIT(64'hC4F4C7F73B0B3808)) 
    \accumulate[0]_i_4__2 
       (.I0(accumulate_reg[2]),
        .I1(addPointer_reg[0]),
        .I2(addPointer_reg[1]),
        .I3(accumulate_reg_0[0]),
        .I4(accumulate_reg_1[0]),
        .I5(cSum[0]),
        .O(\accumulate_reg[2]_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accumulate[12]_i_2__0 
       (.I0(accumulate_reg[15]),
        .I1(P),
        .O(S));
  LUT6 #(
    .INIT(64'hC4C7F4F73B380B08)) 
    \accumulate[4]_i_2__2 
       (.I0(accumulate_reg[7]),
        .I1(addPointer_reg[0]),
        .I2(addPointer_reg[1]),
        .I3(accumulate_reg_1[1]),
        .I4(accumulate_reg_0[1]),
        .I5(cSum[1]),
        .O(\accumulate_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hC4F4C7F73B0B3808)) 
    \accumulate[8]_i_4__2 
       (.I0(accumulate_reg[9]),
        .I1(addPointer_reg[0]),
        .I2(addPointer_reg[1]),
        .I3(accumulate_reg_0[3]),
        .I4(accumulate_reg_1[3]),
        .I5(cSum[3]),
        .O(\accumulate_reg[9]_0 [1]));
  LUT6 #(
    .INIT(64'hC4C7F4F73B380B08)) 
    \accumulate[8]_i_5__2 
       (.I0(accumulate_reg[8]),
        .I1(addPointer_reg[0]),
        .I2(addPointer_reg[1]),
        .I3(accumulate_reg_1[2]),
        .I4(accumulate_reg_0[2]),
        .I5(cSum[2]),
        .O(\accumulate_reg[9]_0 [0]));
  FDRE #(
    .INIT(1'b0)) 
    \accumulate_reg[0] 
       (.C(Clk),
        .CE(\accumulate_reg[0]_0 ),
        .D(O[0]),
        .Q(accumulate_reg[0]),
        .R(rst_w_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \accumulate_reg[10] 
       (.C(Clk),
        .CE(\accumulate_reg[0]_0 ),
        .D(\accumulate_reg[11]_0 [2]),
        .Q(accumulate_reg[10]),
        .R(rst_w_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \accumulate_reg[11] 
       (.C(Clk),
        .CE(\accumulate_reg[0]_0 ),
        .D(\accumulate_reg[11]_0 [3]),
        .Q(accumulate_reg[11]),
        .R(rst_w_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \accumulate_reg[12] 
       (.C(Clk),
        .CE(\accumulate_reg[0]_0 ),
        .D(\accumulate_reg[15]_0 [0]),
        .Q(accumulate_reg[12]),
        .R(rst_w_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \accumulate_reg[13] 
       (.C(Clk),
        .CE(\accumulate_reg[0]_0 ),
        .D(\accumulate_reg[15]_0 [1]),
        .Q(accumulate_reg[13]),
        .R(rst_w_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \accumulate_reg[14] 
       (.C(Clk),
        .CE(\accumulate_reg[0]_0 ),
        .D(\accumulate_reg[15]_0 [2]),
        .Q(accumulate_reg[14]),
        .R(rst_w_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \accumulate_reg[15] 
       (.C(Clk),
        .CE(\accumulate_reg[0]_0 ),
        .D(\accumulate_reg[15]_0 [3]),
        .Q(accumulate_reg[15]),
        .R(rst_w_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \accumulate_reg[1] 
       (.C(Clk),
        .CE(\accumulate_reg[0]_0 ),
        .D(O[1]),
        .Q(accumulate_reg[1]),
        .R(rst_w_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \accumulate_reg[2] 
       (.C(Clk),
        .CE(\accumulate_reg[0]_0 ),
        .D(O[2]),
        .Q(accumulate_reg[2]),
        .R(rst_w_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \accumulate_reg[3] 
       (.C(Clk),
        .CE(\accumulate_reg[0]_0 ),
        .D(O[3]),
        .Q(accumulate_reg[3]),
        .R(rst_w_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \accumulate_reg[4] 
       (.C(Clk),
        .CE(\accumulate_reg[0]_0 ),
        .D(\accumulate_reg[7]_1 [0]),
        .Q(accumulate_reg[4]),
        .R(rst_w_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \accumulate_reg[5] 
       (.C(Clk),
        .CE(\accumulate_reg[0]_0 ),
        .D(\accumulate_reg[7]_1 [1]),
        .Q(accumulate_reg[5]),
        .R(rst_w_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \accumulate_reg[6] 
       (.C(Clk),
        .CE(\accumulate_reg[0]_0 ),
        .D(\accumulate_reg[7]_1 [2]),
        .Q(accumulate_reg[6]),
        .R(rst_w_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \accumulate_reg[7] 
       (.C(Clk),
        .CE(\accumulate_reg[0]_0 ),
        .D(\accumulate_reg[7]_1 [3]),
        .Q(accumulate_reg[7]),
        .R(rst_w_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \accumulate_reg[8] 
       (.C(Clk),
        .CE(\accumulate_reg[0]_0 ),
        .D(\accumulate_reg[11]_0 [0]),
        .Q(accumulate_reg[8]),
        .R(rst_w_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \accumulate_reg[9] 
       (.C(Clk),
        .CE(\accumulate_reg[0]_0 ),
        .D(\accumulate_reg[11]_0 [1]),
        .Q(accumulate_reg[9]),
        .R(rst_w_ctrl));
endmodule

(* ORIG_REF_NAME = "adder" *) 
module adder_5
   (accumulate_reg,
    S,
    \accumulate_reg[3]_0 ,
    \accumulate_reg[6]_0 ,
    \accumulate_reg[11]_0 ,
    rst_w_ctrl,
    \accumulate_reg[0]_0 ,
    O,
    Clk,
    \accumulate_reg[7]_0 ,
    \accumulate_reg[11]_1 ,
    \accumulate_reg[15]_0 ,
    P,
    addPointer_reg,
    accumulate_reg_0,
    accumulate_reg_1,
    cSum);
  output [15:0]accumulate_reg;
  output [0:0]S;
  output [1:0]\accumulate_reg[3]_0 ;
  output [1:0]\accumulate_reg[6]_0 ;
  output [0:0]\accumulate_reg[11]_0 ;
  input rst_w_ctrl;
  input \accumulate_reg[0]_0 ;
  input [3:0]O;
  input Clk;
  input [3:0]\accumulate_reg[7]_0 ;
  input [3:0]\accumulate_reg[11]_1 ;
  input [3:0]\accumulate_reg[15]_0 ;
  input [0:0]P;
  input [1:0]addPointer_reg;
  input [4:0]accumulate_reg_0;
  input [4:0]accumulate_reg_1;
  input [4:0]cSum;

  wire Clk;
  wire [3:0]O;
  wire [0:0]P;
  wire [0:0]S;
  wire [15:0]accumulate_reg;
  wire \accumulate_reg[0]_0 ;
  wire [0:0]\accumulate_reg[11]_0 ;
  wire [3:0]\accumulate_reg[11]_1 ;
  wire [3:0]\accumulate_reg[15]_0 ;
  wire [1:0]\accumulate_reg[3]_0 ;
  wire [1:0]\accumulate_reg[6]_0 ;
  wire [3:0]\accumulate_reg[7]_0 ;
  wire [4:0]accumulate_reg_0;
  wire [4:0]accumulate_reg_1;
  wire [1:0]addPointer_reg;
  wire [4:0]cSum;
  wire rst_w_ctrl;

  LUT6 #(
    .INIT(64'hC4F4C7F73B0B3808)) 
    \accumulate[0]_i_3__2 
       (.I0(accumulate_reg[3]),
        .I1(addPointer_reg[1]),
        .I2(addPointer_reg[0]),
        .I3(accumulate_reg_0[1]),
        .I4(accumulate_reg_1[1]),
        .I5(cSum[1]),
        .O(\accumulate_reg[3]_0 [1]));
  LUT6 #(
    .INIT(64'hC4F4C7F73B0B3808)) 
    \accumulate[0]_i_6 
       (.I0(accumulate_reg[0]),
        .I1(addPointer_reg[1]),
        .I2(addPointer_reg[0]),
        .I3(accumulate_reg_0[0]),
        .I4(accumulate_reg_1[0]),
        .I5(cSum[0]),
        .O(\accumulate_reg[3]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \accumulate[12]_i_2__1 
       (.I0(accumulate_reg[15]),
        .I1(P),
        .O(S));
  LUT6 #(
    .INIT(64'hC4F4C7F73B0B3808)) 
    \accumulate[4]_i_3__2 
       (.I0(accumulate_reg[6]),
        .I1(addPointer_reg[1]),
        .I2(addPointer_reg[0]),
        .I3(accumulate_reg_0[3]),
        .I4(accumulate_reg_1[3]),
        .I5(cSum[3]),
        .O(\accumulate_reg[6]_0 [1]));
  LUT6 #(
    .INIT(64'hC4F4C7F73B0B3808)) 
    \accumulate[4]_i_5__2 
       (.I0(accumulate_reg[4]),
        .I1(addPointer_reg[1]),
        .I2(addPointer_reg[0]),
        .I3(accumulate_reg_0[2]),
        .I4(accumulate_reg_1[2]),
        .I5(cSum[2]),
        .O(\accumulate_reg[6]_0 [0]));
  LUT6 #(
    .INIT(64'hC4F4C7F73B0B3808)) 
    \accumulate[8]_i_2__2 
       (.I0(accumulate_reg[11]),
        .I1(addPointer_reg[1]),
        .I2(addPointer_reg[0]),
        .I3(accumulate_reg_0[4]),
        .I4(accumulate_reg_1[4]),
        .I5(cSum[4]),
        .O(\accumulate_reg[11]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \accumulate_reg[0] 
       (.C(Clk),
        .CE(\accumulate_reg[0]_0 ),
        .D(O[0]),
        .Q(accumulate_reg[0]),
        .R(rst_w_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \accumulate_reg[10] 
       (.C(Clk),
        .CE(\accumulate_reg[0]_0 ),
        .D(\accumulate_reg[11]_1 [2]),
        .Q(accumulate_reg[10]),
        .R(rst_w_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \accumulate_reg[11] 
       (.C(Clk),
        .CE(\accumulate_reg[0]_0 ),
        .D(\accumulate_reg[11]_1 [3]),
        .Q(accumulate_reg[11]),
        .R(rst_w_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \accumulate_reg[12] 
       (.C(Clk),
        .CE(\accumulate_reg[0]_0 ),
        .D(\accumulate_reg[15]_0 [0]),
        .Q(accumulate_reg[12]),
        .R(rst_w_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \accumulate_reg[13] 
       (.C(Clk),
        .CE(\accumulate_reg[0]_0 ),
        .D(\accumulate_reg[15]_0 [1]),
        .Q(accumulate_reg[13]),
        .R(rst_w_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \accumulate_reg[14] 
       (.C(Clk),
        .CE(\accumulate_reg[0]_0 ),
        .D(\accumulate_reg[15]_0 [2]),
        .Q(accumulate_reg[14]),
        .R(rst_w_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \accumulate_reg[15] 
       (.C(Clk),
        .CE(\accumulate_reg[0]_0 ),
        .D(\accumulate_reg[15]_0 [3]),
        .Q(accumulate_reg[15]),
        .R(rst_w_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \accumulate_reg[1] 
       (.C(Clk),
        .CE(\accumulate_reg[0]_0 ),
        .D(O[1]),
        .Q(accumulate_reg[1]),
        .R(rst_w_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \accumulate_reg[2] 
       (.C(Clk),
        .CE(\accumulate_reg[0]_0 ),
        .D(O[2]),
        .Q(accumulate_reg[2]),
        .R(rst_w_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \accumulate_reg[3] 
       (.C(Clk),
        .CE(\accumulate_reg[0]_0 ),
        .D(O[3]),
        .Q(accumulate_reg[3]),
        .R(rst_w_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \accumulate_reg[4] 
       (.C(Clk),
        .CE(\accumulate_reg[0]_0 ),
        .D(\accumulate_reg[7]_0 [0]),
        .Q(accumulate_reg[4]),
        .R(rst_w_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \accumulate_reg[5] 
       (.C(Clk),
        .CE(\accumulate_reg[0]_0 ),
        .D(\accumulate_reg[7]_0 [1]),
        .Q(accumulate_reg[5]),
        .R(rst_w_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \accumulate_reg[6] 
       (.C(Clk),
        .CE(\accumulate_reg[0]_0 ),
        .D(\accumulate_reg[7]_0 [2]),
        .Q(accumulate_reg[6]),
        .R(rst_w_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \accumulate_reg[7] 
       (.C(Clk),
        .CE(\accumulate_reg[0]_0 ),
        .D(\accumulate_reg[7]_0 [3]),
        .Q(accumulate_reg[7]),
        .R(rst_w_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \accumulate_reg[8] 
       (.C(Clk),
        .CE(\accumulate_reg[0]_0 ),
        .D(\accumulate_reg[11]_1 [0]),
        .Q(accumulate_reg[8]),
        .R(rst_w_ctrl));
  FDRE #(
    .INIT(1'b0)) 
    \accumulate_reg[9] 
       (.C(Clk),
        .CE(\accumulate_reg[0]_0 ),
        .D(\accumulate_reg[11]_1 [1]),
        .Q(accumulate_reg[9]),
        .R(rst_w_ctrl));
endmodule

module matrixAccelerator
   (mReady_connector,
    cSum,
    cReady,
    finalReady_reg_0,
    mStart_conncetor,
    Clk,
    product_reg,
    product_reg_0,
    Q,
    product_reg_1,
    product_reg_2,
    rst_w_ctrl,
    finalAdd,
    ready_reg,
    ready_reg_0,
    ready_reg_1,
    \wgray_reg[3] ,
    \addPointer_reg[0]_0 );
  output [2:0]mReady_connector;
  output [15:0]cSum;
  output cReady;
  output finalReady_reg_0;
  input [0:0]mStart_conncetor;
  input Clk;
  input product_reg;
  input [47:0]product_reg_0;
  input [47:0]Q;
  input product_reg_1;
  input product_reg_2;
  input rst_w_ctrl;
  input finalAdd;
  input ready_reg;
  input ready_reg_0;
  input ready_reg_1;
  input \wgray_reg[3] ;
  input \addPointer_reg[0]_0 ;

  wire Clk;
  wire [47:0]Q;
  wire [15:0]accumulate_reg;
  wire [15:0]accumulate_reg_0;
  wire [15:0]accumulate_reg_1;
  wire \addPointer[0]_i_1_n_0 ;
  wire \addPointer[1]_i_1_n_0 ;
  wire [1:0]addPointer_reg;
  wire \addPointer_reg[0]_0 ;
  wire cReady;
  wire [15:0]cSum;
  wire finalAdd;
  wire finalReady_i_1_n_0;
  wire finalReady_reg_0;
  wire \genblk3[0].inputMulti_n_0 ;
  wire \genblk3[0].inputMulti_n_10 ;
  wire \genblk3[0].inputMulti_n_11 ;
  wire \genblk3[0].inputMulti_n_12 ;
  wire \genblk3[0].inputMulti_n_13 ;
  wire \genblk3[0].inputMulti_n_14 ;
  wire \genblk3[0].inputMulti_n_15 ;
  wire \genblk3[0].inputMulti_n_16 ;
  wire \genblk3[0].inputMulti_n_17 ;
  wire \genblk3[0].inputMulti_n_2 ;
  wire \genblk3[0].inputMulti_n_3 ;
  wire \genblk3[0].inputMulti_n_4 ;
  wire \genblk3[0].inputMulti_n_5 ;
  wire \genblk3[0].inputMulti_n_6 ;
  wire \genblk3[0].inputMulti_n_7 ;
  wire \genblk3[0].inputMulti_n_8 ;
  wire \genblk3[0].inputMulti_n_9 ;
  wire \genblk3[1].inputMulti_n_0 ;
  wire \genblk3[1].inputMulti_n_10 ;
  wire \genblk3[1].inputMulti_n_11 ;
  wire \genblk3[1].inputMulti_n_12 ;
  wire \genblk3[1].inputMulti_n_13 ;
  wire \genblk3[1].inputMulti_n_14 ;
  wire \genblk3[1].inputMulti_n_15 ;
  wire \genblk3[1].inputMulti_n_16 ;
  wire \genblk3[1].inputMulti_n_17 ;
  wire \genblk3[1].inputMulti_n_2 ;
  wire \genblk3[1].inputMulti_n_3 ;
  wire \genblk3[1].inputMulti_n_4 ;
  wire \genblk3[1].inputMulti_n_5 ;
  wire \genblk3[1].inputMulti_n_6 ;
  wire \genblk3[1].inputMulti_n_7 ;
  wire \genblk3[1].inputMulti_n_8 ;
  wire \genblk3[1].inputMulti_n_9 ;
  wire \genblk3[2].inputMulti_n_0 ;
  wire \genblk3[2].inputMulti_n_10 ;
  wire \genblk3[2].inputMulti_n_11 ;
  wire \genblk3[2].inputMulti_n_12 ;
  wire \genblk3[2].inputMulti_n_13 ;
  wire \genblk3[2].inputMulti_n_14 ;
  wire \genblk3[2].inputMulti_n_15 ;
  wire \genblk3[2].inputMulti_n_16 ;
  wire \genblk3[2].inputMulti_n_17 ;
  wire \genblk3[2].inputMulti_n_2 ;
  wire \genblk3[2].inputMulti_n_3 ;
  wire \genblk3[2].inputMulti_n_4 ;
  wire \genblk3[2].inputMulti_n_5 ;
  wire \genblk3[2].inputMulti_n_6 ;
  wire \genblk3[2].inputMulti_n_7 ;
  wire \genblk3[2].inputMulti_n_8 ;
  wire \genblk3[2].inputMulti_n_9 ;
  wire \genblk4[0].outputAdder_n_16 ;
  wire \genblk4[0].outputAdder_n_17 ;
  wire \genblk4[0].outputAdder_n_18 ;
  wire \genblk4[0].outputAdder_n_19 ;
  wire \genblk4[0].outputAdder_n_20 ;
  wire \genblk4[0].outputAdder_n_21 ;
  wire \genblk4[0].outputAdder_n_22 ;
  wire \genblk4[1].outputAdder_n_16 ;
  wire \genblk4[1].outputAdder_n_17 ;
  wire \genblk4[1].outputAdder_n_18 ;
  wire \genblk4[1].outputAdder_n_19 ;
  wire \genblk4[1].outputAdder_n_20 ;
  wire \genblk4[2].outputAdder_n_16 ;
  wire \genblk4[2].outputAdder_n_17 ;
  wire \genblk4[2].outputAdder_n_18 ;
  wire \genblk4[2].outputAdder_n_19 ;
  wire \genblk4[2].outputAdder_n_20 ;
  wire \genblk4[2].outputAdder_n_21 ;
  wire [2:0]mReady_connector;
  wire [0:0]mStart_conncetor;
  wire product_reg;
  wire [47:0]product_reg_0;
  wire product_reg_1;
  wire product_reg_2;
  wire ready_reg;
  wire ready_reg_0;
  wire ready_reg_1;
  wire rst_w_ctrl;
  wire \wgray_reg[3] ;

  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \addPointer[0]_i_1 
       (.I0(addPointer_reg[0]),
        .I1(addPointer_reg[1]),
        .I2(cReady),
        .I3(\addPointer_reg[0]_0 ),
        .O(\addPointer[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \addPointer[1]_i_1 
       (.I0(addPointer_reg[0]),
        .I1(addPointer_reg[1]),
        .O(\addPointer[1]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \addPointer_reg[0] 
       (.C(Clk),
        .CE(1'b1),
        .CLR(rst_w_ctrl),
        .D(\addPointer[0]_i_1_n_0 ),
        .Q(addPointer_reg[0]));
  FDCE #(
    .INIT(1'b0)) 
    \addPointer_reg[1] 
       (.C(Clk),
        .CE(1'b1),
        .CLR(rst_w_ctrl),
        .D(\addPointer[1]_i_1_n_0 ),
        .Q(addPointer_reg[1]));
  adder finalAdder
       (.Clk(Clk),
        .S({\genblk4[2].outputAdder_n_17 ,\genblk4[1].outputAdder_n_17 ,\genblk4[0].outputAdder_n_17 ,\genblk4[2].outputAdder_n_18 }),
        .accumulate_reg(accumulate_reg_1[15]),
        .\accumulate_reg[11]_0 ({\genblk4[2].outputAdder_n_21 ,\genblk4[0].outputAdder_n_19 ,\genblk4[1].outputAdder_n_19 ,\genblk4[1].outputAdder_n_20 }),
        .\accumulate_reg[15]_0 ({\genblk4[0].outputAdder_n_20 ,\genblk4[0].outputAdder_n_21 ,\genblk4[0].outputAdder_n_22 }),
        .\accumulate_reg[7]_0 ({\genblk4[1].outputAdder_n_18 ,\genblk4[2].outputAdder_n_19 ,\genblk4[0].outputAdder_n_18 ,\genblk4[2].outputAdder_n_20 }),
        .accumulate_reg_0(accumulate_reg[15]),
        .accumulate_reg_1(accumulate_reg_0[15]),
        .addPointer_reg(addPointer_reg),
        .cSum(cSum),
        .finalAdd(finalAdd),
        .rst_w_ctrl(rst_w_ctrl));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'hE)) 
    finalReady_i_1
       (.I0(addPointer_reg[1]),
        .I1(cReady),
        .O(finalReady_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    finalReady_reg
       (.C(Clk),
        .CE(1'b1),
        .CLR(rst_w_ctrl),
        .D(finalReady_i_1_n_0),
        .Q(cReady));
  multiplyComputePynq \genblk3[0].inputMulti 
       (.Clk(Clk),
        .O({\genblk3[0].inputMulti_n_2 ,\genblk3[0].inputMulti_n_3 ,\genblk3[0].inputMulti_n_4 ,\genblk3[0].inputMulti_n_5 }),
        .P(\genblk3[0].inputMulti_n_0 ),
        .Q(Q[15:0]),
        .S(\genblk4[0].outputAdder_n_16 ),
        .accumulate_reg(accumulate_reg[14:0]),
        .mStart_conncetor(mStart_conncetor),
        .product_reg_0({\genblk3[0].inputMulti_n_6 ,\genblk3[0].inputMulti_n_7 ,\genblk3[0].inputMulti_n_8 ,\genblk3[0].inputMulti_n_9 }),
        .product_reg_1({\genblk3[0].inputMulti_n_10 ,\genblk3[0].inputMulti_n_11 ,\genblk3[0].inputMulti_n_12 ,\genblk3[0].inputMulti_n_13 }),
        .product_reg_2({\genblk3[0].inputMulti_n_14 ,\genblk3[0].inputMulti_n_15 ,\genblk3[0].inputMulti_n_16 ,\genblk3[0].inputMulti_n_17 }),
        .product_reg_3(product_reg),
        .product_reg_4(product_reg_0[15:0]),
        .ready_reg_0(mReady_connector[0]),
        .ready_reg_1(ready_reg));
  multiplyComputePynq_1 \genblk3[1].inputMulti 
       (.Clk(Clk),
        .O({\genblk3[1].inputMulti_n_2 ,\genblk3[1].inputMulti_n_3 ,\genblk3[1].inputMulti_n_4 ,\genblk3[1].inputMulti_n_5 }),
        .P(\genblk3[1].inputMulti_n_0 ),
        .Q(Q[31:16]),
        .S(\genblk4[1].outputAdder_n_16 ),
        .accumulate_reg(accumulate_reg_0[14:0]),
        .mStart_conncetor(mStart_conncetor),
        .product_reg_0({\genblk3[1].inputMulti_n_6 ,\genblk3[1].inputMulti_n_7 ,\genblk3[1].inputMulti_n_8 ,\genblk3[1].inputMulti_n_9 }),
        .product_reg_1({\genblk3[1].inputMulti_n_10 ,\genblk3[1].inputMulti_n_11 ,\genblk3[1].inputMulti_n_12 ,\genblk3[1].inputMulti_n_13 }),
        .product_reg_2({\genblk3[1].inputMulti_n_14 ,\genblk3[1].inputMulti_n_15 ,\genblk3[1].inputMulti_n_16 ,\genblk3[1].inputMulti_n_17 }),
        .product_reg_3(product_reg_1),
        .product_reg_4(product_reg_0[31:16]),
        .ready_reg_0(mReady_connector[1]),
        .ready_reg_1(ready_reg_0));
  multiplyComputePynq_2 \genblk3[2].inputMulti 
       (.Clk(Clk),
        .O({\genblk3[2].inputMulti_n_2 ,\genblk3[2].inputMulti_n_3 ,\genblk3[2].inputMulti_n_4 ,\genblk3[2].inputMulti_n_5 }),
        .P(\genblk3[2].inputMulti_n_0 ),
        .Q(Q[47:32]),
        .S(\genblk4[2].outputAdder_n_16 ),
        .accumulate_reg(accumulate_reg_1[14:0]),
        .mStart_conncetor(mStart_conncetor),
        .product_reg_0({\genblk3[2].inputMulti_n_6 ,\genblk3[2].inputMulti_n_7 ,\genblk3[2].inputMulti_n_8 ,\genblk3[2].inputMulti_n_9 }),
        .product_reg_1({\genblk3[2].inputMulti_n_10 ,\genblk3[2].inputMulti_n_11 ,\genblk3[2].inputMulti_n_12 ,\genblk3[2].inputMulti_n_13 }),
        .product_reg_2({\genblk3[2].inputMulti_n_14 ,\genblk3[2].inputMulti_n_15 ,\genblk3[2].inputMulti_n_16 ,\genblk3[2].inputMulti_n_17 }),
        .product_reg_3(product_reg_2),
        .product_reg_4(product_reg_0[47:32]),
        .ready_reg_0(mReady_connector[2]),
        .ready_reg_1(ready_reg_1));
  adder_3 \genblk4[0].outputAdder 
       (.Clk(Clk),
        .O({\genblk3[0].inputMulti_n_2 ,\genblk3[0].inputMulti_n_3 ,\genblk3[0].inputMulti_n_4 ,\genblk3[0].inputMulti_n_5 }),
        .P(\genblk3[0].inputMulti_n_0 ),
        .S(\genblk4[0].outputAdder_n_16 ),
        .accumulate_reg(accumulate_reg),
        .\accumulate_reg[0]_0 (mReady_connector[0]),
        .\accumulate_reg[10]_0 (\genblk4[0].outputAdder_n_19 ),
        .\accumulate_reg[11]_0 ({\genblk3[0].inputMulti_n_10 ,\genblk3[0].inputMulti_n_11 ,\genblk3[0].inputMulti_n_12 ,\genblk3[0].inputMulti_n_13 }),
        .\accumulate_reg[14]_0 ({\genblk4[0].outputAdder_n_20 ,\genblk4[0].outputAdder_n_21 ,\genblk4[0].outputAdder_n_22 }),
        .\accumulate_reg[15]_0 ({\genblk3[0].inputMulti_n_14 ,\genblk3[0].inputMulti_n_15 ,\genblk3[0].inputMulti_n_16 ,\genblk3[0].inputMulti_n_17 }),
        .\accumulate_reg[1]_0 (\genblk4[0].outputAdder_n_17 ),
        .\accumulate_reg[5]_0 (\genblk4[0].outputAdder_n_18 ),
        .\accumulate_reg[7]_0 ({\genblk3[0].inputMulti_n_6 ,\genblk3[0].inputMulti_n_7 ,\genblk3[0].inputMulti_n_8 ,\genblk3[0].inputMulti_n_9 }),
        .accumulate_reg_0({accumulate_reg_0[14:12],accumulate_reg_0[10],accumulate_reg_0[5],accumulate_reg_0[1]}),
        .accumulate_reg_1({accumulate_reg_1[14:12],accumulate_reg_1[10],accumulate_reg_1[5],accumulate_reg_1[1]}),
        .addPointer_reg(addPointer_reg),
        .cSum({cSum[14:12],cSum[10],cSum[5],cSum[1]}),
        .rst_w_ctrl(rst_w_ctrl));
  adder_4 \genblk4[1].outputAdder 
       (.Clk(Clk),
        .O({\genblk3[1].inputMulti_n_2 ,\genblk3[1].inputMulti_n_3 ,\genblk3[1].inputMulti_n_4 ,\genblk3[1].inputMulti_n_5 }),
        .P(\genblk3[1].inputMulti_n_0 ),
        .S(\genblk4[1].outputAdder_n_16 ),
        .accumulate_reg(accumulate_reg_0),
        .\accumulate_reg[0]_0 (mReady_connector[1]),
        .\accumulate_reg[11]_0 ({\genblk3[1].inputMulti_n_10 ,\genblk3[1].inputMulti_n_11 ,\genblk3[1].inputMulti_n_12 ,\genblk3[1].inputMulti_n_13 }),
        .\accumulate_reg[15]_0 ({\genblk3[1].inputMulti_n_14 ,\genblk3[1].inputMulti_n_15 ,\genblk3[1].inputMulti_n_16 ,\genblk3[1].inputMulti_n_17 }),
        .\accumulate_reg[2]_0 (\genblk4[1].outputAdder_n_17 ),
        .\accumulate_reg[7]_0 (\genblk4[1].outputAdder_n_18 ),
        .\accumulate_reg[7]_1 ({\genblk3[1].inputMulti_n_6 ,\genblk3[1].inputMulti_n_7 ,\genblk3[1].inputMulti_n_8 ,\genblk3[1].inputMulti_n_9 }),
        .\accumulate_reg[9]_0 ({\genblk4[1].outputAdder_n_19 ,\genblk4[1].outputAdder_n_20 }),
        .accumulate_reg_0({accumulate_reg_1[9:7],accumulate_reg_1[2]}),
        .accumulate_reg_1({accumulate_reg[9:7],accumulate_reg[2]}),
        .addPointer_reg(addPointer_reg),
        .cSum({cSum[9:7],cSum[2]}),
        .rst_w_ctrl(rst_w_ctrl));
  adder_5 \genblk4[2].outputAdder 
       (.Clk(Clk),
        .O({\genblk3[2].inputMulti_n_2 ,\genblk3[2].inputMulti_n_3 ,\genblk3[2].inputMulti_n_4 ,\genblk3[2].inputMulti_n_5 }),
        .P(\genblk3[2].inputMulti_n_0 ),
        .S(\genblk4[2].outputAdder_n_16 ),
        .accumulate_reg(accumulate_reg_1),
        .\accumulate_reg[0]_0 (mReady_connector[2]),
        .\accumulate_reg[11]_0 (\genblk4[2].outputAdder_n_21 ),
        .\accumulate_reg[11]_1 ({\genblk3[2].inputMulti_n_10 ,\genblk3[2].inputMulti_n_11 ,\genblk3[2].inputMulti_n_12 ,\genblk3[2].inputMulti_n_13 }),
        .\accumulate_reg[15]_0 ({\genblk3[2].inputMulti_n_14 ,\genblk3[2].inputMulti_n_15 ,\genblk3[2].inputMulti_n_16 ,\genblk3[2].inputMulti_n_17 }),
        .\accumulate_reg[3]_0 ({\genblk4[2].outputAdder_n_17 ,\genblk4[2].outputAdder_n_18 }),
        .\accumulate_reg[6]_0 ({\genblk4[2].outputAdder_n_19 ,\genblk4[2].outputAdder_n_20 }),
        .\accumulate_reg[7]_0 ({\genblk3[2].inputMulti_n_6 ,\genblk3[2].inputMulti_n_7 ,\genblk3[2].inputMulti_n_8 ,\genblk3[2].inputMulti_n_9 }),
        .accumulate_reg_0({accumulate_reg_0[11],accumulate_reg_0[6],accumulate_reg_0[4:3],accumulate_reg_0[0]}),
        .accumulate_reg_1({accumulate_reg[11],accumulate_reg[6],accumulate_reg[4:3],accumulate_reg[0]}),
        .addPointer_reg(addPointer_reg),
        .cSum({cSum[11],cSum[6],cSum[4:3],cSum[0]}),
        .rst_w_ctrl(rst_w_ctrl));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \wgray[3]_i_2 
       (.I0(cReady),
        .I1(\wgray_reg[3] ),
        .O(finalReady_reg_0));
endmodule

module multiplyComputePynq
   (P,
    ready_reg_0,
    O,
    product_reg_0,
    product_reg_1,
    product_reg_2,
    mStart_conncetor,
    Clk,
    product_reg_3,
    product_reg_4,
    Q,
    ready_reg_1,
    S,
    accumulate_reg);
  output [0:0]P;
  output ready_reg_0;
  output [3:0]O;
  output [3:0]product_reg_0;
  output [3:0]product_reg_1;
  output [3:0]product_reg_2;
  input [0:0]mStart_conncetor;
  input Clk;
  input product_reg_3;
  input [15:0]product_reg_4;
  input [15:0]Q;
  input ready_reg_1;
  input [0:0]S;
  input [14:0]accumulate_reg;

  wire Clk;
  wire [3:0]O;
  wire [0:0]P;
  wire [15:0]Q;
  wire [0:0]S;
  wire \accumulate[0]_i_2_n_0 ;
  wire \accumulate[0]_i_3_n_0 ;
  wire \accumulate[0]_i_4_n_0 ;
  wire \accumulate[0]_i_5_n_0 ;
  wire \accumulate[12]_i_3_n_0 ;
  wire \accumulate[12]_i_4_n_0 ;
  wire \accumulate[12]_i_5_n_0 ;
  wire \accumulate[4]_i_2_n_0 ;
  wire \accumulate[4]_i_3_n_0 ;
  wire \accumulate[4]_i_4_n_0 ;
  wire \accumulate[4]_i_5_n_0 ;
  wire \accumulate[8]_i_2_n_0 ;
  wire \accumulate[8]_i_3_n_0 ;
  wire \accumulate[8]_i_4_n_0 ;
  wire \accumulate[8]_i_5_n_0 ;
  wire [14:0]accumulate_reg;
  wire \accumulate_reg[0]_i_1_n_0 ;
  wire \accumulate_reg[0]_i_1_n_1 ;
  wire \accumulate_reg[0]_i_1_n_2 ;
  wire \accumulate_reg[0]_i_1_n_3 ;
  wire \accumulate_reg[12]_i_1_n_1 ;
  wire \accumulate_reg[12]_i_1_n_2 ;
  wire \accumulate_reg[12]_i_1_n_3 ;
  wire \accumulate_reg[4]_i_1_n_0 ;
  wire \accumulate_reg[4]_i_1_n_1 ;
  wire \accumulate_reg[4]_i_1_n_2 ;
  wire \accumulate_reg[4]_i_1_n_3 ;
  wire \accumulate_reg[8]_i_1_n_0 ;
  wire \accumulate_reg[8]_i_1_n_1 ;
  wire \accumulate_reg[8]_i_1_n_2 ;
  wire \accumulate_reg[8]_i_1_n_3 ;
  wire [0:0]mStart_conncetor;
  wire [3:0]product_reg_0;
  wire [3:0]product_reg_1;
  wire [3:0]product_reg_2;
  wire product_reg_3;
  wire [15:0]product_reg_4;
  wire product_reg_n_100;
  wire product_reg_n_101;
  wire product_reg_n_102;
  wire product_reg_n_103;
  wire product_reg_n_104;
  wire product_reg_n_105;
  wire product_reg_n_74;
  wire product_reg_n_75;
  wire product_reg_n_76;
  wire product_reg_n_77;
  wire product_reg_n_78;
  wire product_reg_n_79;
  wire product_reg_n_80;
  wire product_reg_n_81;
  wire product_reg_n_82;
  wire product_reg_n_83;
  wire product_reg_n_84;
  wire product_reg_n_85;
  wire product_reg_n_86;
  wire product_reg_n_87;
  wire product_reg_n_88;
  wire product_reg_n_89;
  wire product_reg_n_91;
  wire product_reg_n_92;
  wire product_reg_n_93;
  wire product_reg_n_94;
  wire product_reg_n_95;
  wire product_reg_n_96;
  wire product_reg_n_97;
  wire product_reg_n_98;
  wire product_reg_n_99;
  wire ready_reg_0;
  wire ready_reg_1;
  wire [3:3]\NLW_accumulate_reg[12]_i_1_CO_UNCONNECTED ;
  wire NLW_product_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_product_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_product_reg_OVERFLOW_UNCONNECTED;
  wire NLW_product_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_product_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_product_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_product_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_product_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_product_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_product_reg_P_UNCONNECTED;
  wire [47:0]NLW_product_reg_PCOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \accumulate[0]_i_2 
       (.I0(product_reg_n_102),
        .I1(accumulate_reg[3]),
        .O(\accumulate[0]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accumulate[0]_i_3 
       (.I0(product_reg_n_103),
        .I1(accumulate_reg[2]),
        .O(\accumulate[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accumulate[0]_i_4 
       (.I0(product_reg_n_104),
        .I1(accumulate_reg[1]),
        .O(\accumulate[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accumulate[0]_i_5 
       (.I0(product_reg_n_105),
        .I1(accumulate_reg[0]),
        .O(\accumulate[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accumulate[12]_i_3 
       (.I0(product_reg_n_91),
        .I1(accumulate_reg[14]),
        .O(\accumulate[12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accumulate[12]_i_4 
       (.I0(product_reg_n_92),
        .I1(accumulate_reg[13]),
        .O(\accumulate[12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accumulate[12]_i_5 
       (.I0(product_reg_n_93),
        .I1(accumulate_reg[12]),
        .O(\accumulate[12]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accumulate[4]_i_2 
       (.I0(product_reg_n_98),
        .I1(accumulate_reg[7]),
        .O(\accumulate[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accumulate[4]_i_3 
       (.I0(product_reg_n_99),
        .I1(accumulate_reg[6]),
        .O(\accumulate[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accumulate[4]_i_4 
       (.I0(product_reg_n_100),
        .I1(accumulate_reg[5]),
        .O(\accumulate[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accumulate[4]_i_5 
       (.I0(product_reg_n_101),
        .I1(accumulate_reg[4]),
        .O(\accumulate[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accumulate[8]_i_2 
       (.I0(product_reg_n_94),
        .I1(accumulate_reg[11]),
        .O(\accumulate[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accumulate[8]_i_3 
       (.I0(product_reg_n_95),
        .I1(accumulate_reg[10]),
        .O(\accumulate[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accumulate[8]_i_4 
       (.I0(product_reg_n_96),
        .I1(accumulate_reg[9]),
        .O(\accumulate[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accumulate[8]_i_5 
       (.I0(product_reg_n_97),
        .I1(accumulate_reg[8]),
        .O(\accumulate[8]_i_5_n_0 ));
  CARRY4 \accumulate_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\accumulate_reg[0]_i_1_n_0 ,\accumulate_reg[0]_i_1_n_1 ,\accumulate_reg[0]_i_1_n_2 ,\accumulate_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({product_reg_n_102,product_reg_n_103,product_reg_n_104,product_reg_n_105}),
        .O(O),
        .S({\accumulate[0]_i_2_n_0 ,\accumulate[0]_i_3_n_0 ,\accumulate[0]_i_4_n_0 ,\accumulate[0]_i_5_n_0 }));
  CARRY4 \accumulate_reg[12]_i_1 
       (.CI(\accumulate_reg[8]_i_1_n_0 ),
        .CO({\NLW_accumulate_reg[12]_i_1_CO_UNCONNECTED [3],\accumulate_reg[12]_i_1_n_1 ,\accumulate_reg[12]_i_1_n_2 ,\accumulate_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,product_reg_n_91,product_reg_n_92,product_reg_n_93}),
        .O(product_reg_2),
        .S({S,\accumulate[12]_i_3_n_0 ,\accumulate[12]_i_4_n_0 ,\accumulate[12]_i_5_n_0 }));
  CARRY4 \accumulate_reg[4]_i_1 
       (.CI(\accumulate_reg[0]_i_1_n_0 ),
        .CO({\accumulate_reg[4]_i_1_n_0 ,\accumulate_reg[4]_i_1_n_1 ,\accumulate_reg[4]_i_1_n_2 ,\accumulate_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({product_reg_n_98,product_reg_n_99,product_reg_n_100,product_reg_n_101}),
        .O(product_reg_0),
        .S({\accumulate[4]_i_2_n_0 ,\accumulate[4]_i_3_n_0 ,\accumulate[4]_i_4_n_0 ,\accumulate[4]_i_5_n_0 }));
  CARRY4 \accumulate_reg[8]_i_1 
       (.CI(\accumulate_reg[4]_i_1_n_0 ),
        .CO({\accumulate_reg[8]_i_1_n_0 ,\accumulate_reg[8]_i_1_n_1 ,\accumulate_reg[8]_i_1_n_2 ,\accumulate_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({product_reg_n_94,product_reg_n_95,product_reg_n_96,product_reg_n_97}),
        .O(product_reg_1),
        .S({\accumulate[8]_i_2_n_0 ,\accumulate[8]_i_3_n_0 ,\accumulate[8]_i_4_n_0 ,\accumulate[8]_i_5_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    product_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_product_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,product_reg_4}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_product_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_product_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_product_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(mStart_conncetor),
        .CLK(Clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_product_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_product_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_product_reg_P_UNCONNECTED[47:32],product_reg_n_74,product_reg_n_75,product_reg_n_76,product_reg_n_77,product_reg_n_78,product_reg_n_79,product_reg_n_80,product_reg_n_81,product_reg_n_82,product_reg_n_83,product_reg_n_84,product_reg_n_85,product_reg_n_86,product_reg_n_87,product_reg_n_88,product_reg_n_89,P,product_reg_n_91,product_reg_n_92,product_reg_n_93,product_reg_n_94,product_reg_n_95,product_reg_n_96,product_reg_n_97,product_reg_n_98,product_reg_n_99,product_reg_n_100,product_reg_n_101,product_reg_n_102,product_reg_n_103,product_reg_n_104,product_reg_n_105}),
        .PATTERNBDETECT(NLW_product_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_product_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_product_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(product_reg_3),
        .UNDERFLOW(NLW_product_reg_UNDERFLOW_UNCONNECTED));
  FDRE #(
    .INIT(1'b0)) 
    ready_reg
       (.C(Clk),
        .CE(1'b1),
        .D(ready_reg_1),
        .Q(ready_reg_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "multiplyComputePynq" *) 
module multiplyComputePynq_1
   (P,
    ready_reg_0,
    O,
    product_reg_0,
    product_reg_1,
    product_reg_2,
    mStart_conncetor,
    Clk,
    product_reg_3,
    product_reg_4,
    Q,
    ready_reg_1,
    S,
    accumulate_reg);
  output [0:0]P;
  output ready_reg_0;
  output [3:0]O;
  output [3:0]product_reg_0;
  output [3:0]product_reg_1;
  output [3:0]product_reg_2;
  input [0:0]mStart_conncetor;
  input Clk;
  input product_reg_3;
  input [15:0]product_reg_4;
  input [15:0]Q;
  input ready_reg_1;
  input [0:0]S;
  input [14:0]accumulate_reg;

  wire Clk;
  wire [3:0]O;
  wire [0:0]P;
  wire [15:0]Q;
  wire [0:0]S;
  wire \accumulate[0]_i_2__0_n_0 ;
  wire \accumulate[0]_i_3__0_n_0 ;
  wire \accumulate[0]_i_4__0_n_0 ;
  wire \accumulate[0]_i_5__0_n_0 ;
  wire \accumulate[12]_i_3__0_n_0 ;
  wire \accumulate[12]_i_4__0_n_0 ;
  wire \accumulate[12]_i_5__0_n_0 ;
  wire \accumulate[4]_i_2__0_n_0 ;
  wire \accumulate[4]_i_3__0_n_0 ;
  wire \accumulate[4]_i_4__0_n_0 ;
  wire \accumulate[4]_i_5__0_n_0 ;
  wire \accumulate[8]_i_2__0_n_0 ;
  wire \accumulate[8]_i_3__0_n_0 ;
  wire \accumulate[8]_i_4__0_n_0 ;
  wire \accumulate[8]_i_5__0_n_0 ;
  wire [14:0]accumulate_reg;
  wire \accumulate_reg[0]_i_1__0_n_0 ;
  wire \accumulate_reg[0]_i_1__0_n_1 ;
  wire \accumulate_reg[0]_i_1__0_n_2 ;
  wire \accumulate_reg[0]_i_1__0_n_3 ;
  wire \accumulate_reg[12]_i_1__0_n_1 ;
  wire \accumulate_reg[12]_i_1__0_n_2 ;
  wire \accumulate_reg[12]_i_1__0_n_3 ;
  wire \accumulate_reg[4]_i_1__0_n_0 ;
  wire \accumulate_reg[4]_i_1__0_n_1 ;
  wire \accumulate_reg[4]_i_1__0_n_2 ;
  wire \accumulate_reg[4]_i_1__0_n_3 ;
  wire \accumulate_reg[8]_i_1__0_n_0 ;
  wire \accumulate_reg[8]_i_1__0_n_1 ;
  wire \accumulate_reg[8]_i_1__0_n_2 ;
  wire \accumulate_reg[8]_i_1__0_n_3 ;
  wire [0:0]mStart_conncetor;
  wire [3:0]product_reg_0;
  wire [3:0]product_reg_1;
  wire [3:0]product_reg_2;
  wire product_reg_3;
  wire [15:0]product_reg_4;
  wire product_reg_n_100;
  wire product_reg_n_101;
  wire product_reg_n_102;
  wire product_reg_n_103;
  wire product_reg_n_104;
  wire product_reg_n_105;
  wire product_reg_n_74;
  wire product_reg_n_75;
  wire product_reg_n_76;
  wire product_reg_n_77;
  wire product_reg_n_78;
  wire product_reg_n_79;
  wire product_reg_n_80;
  wire product_reg_n_81;
  wire product_reg_n_82;
  wire product_reg_n_83;
  wire product_reg_n_84;
  wire product_reg_n_85;
  wire product_reg_n_86;
  wire product_reg_n_87;
  wire product_reg_n_88;
  wire product_reg_n_89;
  wire product_reg_n_91;
  wire product_reg_n_92;
  wire product_reg_n_93;
  wire product_reg_n_94;
  wire product_reg_n_95;
  wire product_reg_n_96;
  wire product_reg_n_97;
  wire product_reg_n_98;
  wire product_reg_n_99;
  wire ready_reg_0;
  wire ready_reg_1;
  wire [3:3]\NLW_accumulate_reg[12]_i_1__0_CO_UNCONNECTED ;
  wire NLW_product_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_product_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_product_reg_OVERFLOW_UNCONNECTED;
  wire NLW_product_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_product_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_product_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_product_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_product_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_product_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_product_reg_P_UNCONNECTED;
  wire [47:0]NLW_product_reg_PCOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \accumulate[0]_i_2__0 
       (.I0(product_reg_n_102),
        .I1(accumulate_reg[3]),
        .O(\accumulate[0]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accumulate[0]_i_3__0 
       (.I0(product_reg_n_103),
        .I1(accumulate_reg[2]),
        .O(\accumulate[0]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accumulate[0]_i_4__0 
       (.I0(product_reg_n_104),
        .I1(accumulate_reg[1]),
        .O(\accumulate[0]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accumulate[0]_i_5__0 
       (.I0(product_reg_n_105),
        .I1(accumulate_reg[0]),
        .O(\accumulate[0]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accumulate[12]_i_3__0 
       (.I0(product_reg_n_91),
        .I1(accumulate_reg[14]),
        .O(\accumulate[12]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accumulate[12]_i_4__0 
       (.I0(product_reg_n_92),
        .I1(accumulate_reg[13]),
        .O(\accumulate[12]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accumulate[12]_i_5__0 
       (.I0(product_reg_n_93),
        .I1(accumulate_reg[12]),
        .O(\accumulate[12]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accumulate[4]_i_2__0 
       (.I0(product_reg_n_98),
        .I1(accumulate_reg[7]),
        .O(\accumulate[4]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accumulate[4]_i_3__0 
       (.I0(product_reg_n_99),
        .I1(accumulate_reg[6]),
        .O(\accumulate[4]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accumulate[4]_i_4__0 
       (.I0(product_reg_n_100),
        .I1(accumulate_reg[5]),
        .O(\accumulate[4]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accumulate[4]_i_5__0 
       (.I0(product_reg_n_101),
        .I1(accumulate_reg[4]),
        .O(\accumulate[4]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accumulate[8]_i_2__0 
       (.I0(product_reg_n_94),
        .I1(accumulate_reg[11]),
        .O(\accumulate[8]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accumulate[8]_i_3__0 
       (.I0(product_reg_n_95),
        .I1(accumulate_reg[10]),
        .O(\accumulate[8]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accumulate[8]_i_4__0 
       (.I0(product_reg_n_96),
        .I1(accumulate_reg[9]),
        .O(\accumulate[8]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accumulate[8]_i_5__0 
       (.I0(product_reg_n_97),
        .I1(accumulate_reg[8]),
        .O(\accumulate[8]_i_5__0_n_0 ));
  CARRY4 \accumulate_reg[0]_i_1__0 
       (.CI(1'b0),
        .CO({\accumulate_reg[0]_i_1__0_n_0 ,\accumulate_reg[0]_i_1__0_n_1 ,\accumulate_reg[0]_i_1__0_n_2 ,\accumulate_reg[0]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({product_reg_n_102,product_reg_n_103,product_reg_n_104,product_reg_n_105}),
        .O(O),
        .S({\accumulate[0]_i_2__0_n_0 ,\accumulate[0]_i_3__0_n_0 ,\accumulate[0]_i_4__0_n_0 ,\accumulate[0]_i_5__0_n_0 }));
  CARRY4 \accumulate_reg[12]_i_1__0 
       (.CI(\accumulate_reg[8]_i_1__0_n_0 ),
        .CO({\NLW_accumulate_reg[12]_i_1__0_CO_UNCONNECTED [3],\accumulate_reg[12]_i_1__0_n_1 ,\accumulate_reg[12]_i_1__0_n_2 ,\accumulate_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,product_reg_n_91,product_reg_n_92,product_reg_n_93}),
        .O(product_reg_2),
        .S({S,\accumulate[12]_i_3__0_n_0 ,\accumulate[12]_i_4__0_n_0 ,\accumulate[12]_i_5__0_n_0 }));
  CARRY4 \accumulate_reg[4]_i_1__0 
       (.CI(\accumulate_reg[0]_i_1__0_n_0 ),
        .CO({\accumulate_reg[4]_i_1__0_n_0 ,\accumulate_reg[4]_i_1__0_n_1 ,\accumulate_reg[4]_i_1__0_n_2 ,\accumulate_reg[4]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({product_reg_n_98,product_reg_n_99,product_reg_n_100,product_reg_n_101}),
        .O(product_reg_0),
        .S({\accumulate[4]_i_2__0_n_0 ,\accumulate[4]_i_3__0_n_0 ,\accumulate[4]_i_4__0_n_0 ,\accumulate[4]_i_5__0_n_0 }));
  CARRY4 \accumulate_reg[8]_i_1__0 
       (.CI(\accumulate_reg[4]_i_1__0_n_0 ),
        .CO({\accumulate_reg[8]_i_1__0_n_0 ,\accumulate_reg[8]_i_1__0_n_1 ,\accumulate_reg[8]_i_1__0_n_2 ,\accumulate_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({product_reg_n_94,product_reg_n_95,product_reg_n_96,product_reg_n_97}),
        .O(product_reg_1),
        .S({\accumulate[8]_i_2__0_n_0 ,\accumulate[8]_i_3__0_n_0 ,\accumulate[8]_i_4__0_n_0 ,\accumulate[8]_i_5__0_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    product_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_product_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,product_reg_4}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_product_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_product_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_product_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(mStart_conncetor),
        .CLK(Clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_product_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_product_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_product_reg_P_UNCONNECTED[47:32],product_reg_n_74,product_reg_n_75,product_reg_n_76,product_reg_n_77,product_reg_n_78,product_reg_n_79,product_reg_n_80,product_reg_n_81,product_reg_n_82,product_reg_n_83,product_reg_n_84,product_reg_n_85,product_reg_n_86,product_reg_n_87,product_reg_n_88,product_reg_n_89,P,product_reg_n_91,product_reg_n_92,product_reg_n_93,product_reg_n_94,product_reg_n_95,product_reg_n_96,product_reg_n_97,product_reg_n_98,product_reg_n_99,product_reg_n_100,product_reg_n_101,product_reg_n_102,product_reg_n_103,product_reg_n_104,product_reg_n_105}),
        .PATTERNBDETECT(NLW_product_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_product_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_product_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(product_reg_3),
        .UNDERFLOW(NLW_product_reg_UNDERFLOW_UNCONNECTED));
  FDRE #(
    .INIT(1'b0)) 
    ready_reg
       (.C(Clk),
        .CE(1'b1),
        .D(ready_reg_1),
        .Q(ready_reg_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "multiplyComputePynq" *) 
module multiplyComputePynq_2
   (P,
    ready_reg_0,
    O,
    product_reg_0,
    product_reg_1,
    product_reg_2,
    mStart_conncetor,
    Clk,
    product_reg_3,
    product_reg_4,
    Q,
    ready_reg_1,
    S,
    accumulate_reg);
  output [0:0]P;
  output ready_reg_0;
  output [3:0]O;
  output [3:0]product_reg_0;
  output [3:0]product_reg_1;
  output [3:0]product_reg_2;
  input [0:0]mStart_conncetor;
  input Clk;
  input product_reg_3;
  input [15:0]product_reg_4;
  input [15:0]Q;
  input ready_reg_1;
  input [0:0]S;
  input [14:0]accumulate_reg;

  wire Clk;
  wire [3:0]O;
  wire [0:0]P;
  wire [15:0]Q;
  wire [0:0]S;
  wire \accumulate[0]_i_2__1_n_0 ;
  wire \accumulate[0]_i_3__1_n_0 ;
  wire \accumulate[0]_i_4__1_n_0 ;
  wire \accumulate[0]_i_5__1_n_0 ;
  wire \accumulate[12]_i_3__1_n_0 ;
  wire \accumulate[12]_i_4__1_n_0 ;
  wire \accumulate[12]_i_5__1_n_0 ;
  wire \accumulate[4]_i_2__1_n_0 ;
  wire \accumulate[4]_i_3__1_n_0 ;
  wire \accumulate[4]_i_4__1_n_0 ;
  wire \accumulate[4]_i_5__1_n_0 ;
  wire \accumulate[8]_i_2__1_n_0 ;
  wire \accumulate[8]_i_3__1_n_0 ;
  wire \accumulate[8]_i_4__1_n_0 ;
  wire \accumulate[8]_i_5__1_n_0 ;
  wire [14:0]accumulate_reg;
  wire \accumulate_reg[0]_i_1__1_n_0 ;
  wire \accumulate_reg[0]_i_1__1_n_1 ;
  wire \accumulate_reg[0]_i_1__1_n_2 ;
  wire \accumulate_reg[0]_i_1__1_n_3 ;
  wire \accumulate_reg[12]_i_1__1_n_1 ;
  wire \accumulate_reg[12]_i_1__1_n_2 ;
  wire \accumulate_reg[12]_i_1__1_n_3 ;
  wire \accumulate_reg[4]_i_1__1_n_0 ;
  wire \accumulate_reg[4]_i_1__1_n_1 ;
  wire \accumulate_reg[4]_i_1__1_n_2 ;
  wire \accumulate_reg[4]_i_1__1_n_3 ;
  wire \accumulate_reg[8]_i_1__1_n_0 ;
  wire \accumulate_reg[8]_i_1__1_n_1 ;
  wire \accumulate_reg[8]_i_1__1_n_2 ;
  wire \accumulate_reg[8]_i_1__1_n_3 ;
  wire [0:0]mStart_conncetor;
  wire [3:0]product_reg_0;
  wire [3:0]product_reg_1;
  wire [3:0]product_reg_2;
  wire product_reg_3;
  wire [15:0]product_reg_4;
  wire product_reg_n_100;
  wire product_reg_n_101;
  wire product_reg_n_102;
  wire product_reg_n_103;
  wire product_reg_n_104;
  wire product_reg_n_105;
  wire product_reg_n_74;
  wire product_reg_n_75;
  wire product_reg_n_76;
  wire product_reg_n_77;
  wire product_reg_n_78;
  wire product_reg_n_79;
  wire product_reg_n_80;
  wire product_reg_n_81;
  wire product_reg_n_82;
  wire product_reg_n_83;
  wire product_reg_n_84;
  wire product_reg_n_85;
  wire product_reg_n_86;
  wire product_reg_n_87;
  wire product_reg_n_88;
  wire product_reg_n_89;
  wire product_reg_n_91;
  wire product_reg_n_92;
  wire product_reg_n_93;
  wire product_reg_n_94;
  wire product_reg_n_95;
  wire product_reg_n_96;
  wire product_reg_n_97;
  wire product_reg_n_98;
  wire product_reg_n_99;
  wire ready_reg_0;
  wire ready_reg_1;
  wire [3:3]\NLW_accumulate_reg[12]_i_1__1_CO_UNCONNECTED ;
  wire NLW_product_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_product_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_product_reg_OVERFLOW_UNCONNECTED;
  wire NLW_product_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_product_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_product_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_product_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_product_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_product_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_product_reg_P_UNCONNECTED;
  wire [47:0]NLW_product_reg_PCOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \accumulate[0]_i_2__1 
       (.I0(product_reg_n_102),
        .I1(accumulate_reg[3]),
        .O(\accumulate[0]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accumulate[0]_i_3__1 
       (.I0(product_reg_n_103),
        .I1(accumulate_reg[2]),
        .O(\accumulate[0]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accumulate[0]_i_4__1 
       (.I0(product_reg_n_104),
        .I1(accumulate_reg[1]),
        .O(\accumulate[0]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accumulate[0]_i_5__1 
       (.I0(product_reg_n_105),
        .I1(accumulate_reg[0]),
        .O(\accumulate[0]_i_5__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accumulate[12]_i_3__1 
       (.I0(product_reg_n_91),
        .I1(accumulate_reg[14]),
        .O(\accumulate[12]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accumulate[12]_i_4__1 
       (.I0(product_reg_n_92),
        .I1(accumulate_reg[13]),
        .O(\accumulate[12]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accumulate[12]_i_5__1 
       (.I0(product_reg_n_93),
        .I1(accumulate_reg[12]),
        .O(\accumulate[12]_i_5__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accumulate[4]_i_2__1 
       (.I0(product_reg_n_98),
        .I1(accumulate_reg[7]),
        .O(\accumulate[4]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accumulate[4]_i_3__1 
       (.I0(product_reg_n_99),
        .I1(accumulate_reg[6]),
        .O(\accumulate[4]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accumulate[4]_i_4__1 
       (.I0(product_reg_n_100),
        .I1(accumulate_reg[5]),
        .O(\accumulate[4]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accumulate[4]_i_5__1 
       (.I0(product_reg_n_101),
        .I1(accumulate_reg[4]),
        .O(\accumulate[4]_i_5__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accumulate[8]_i_2__1 
       (.I0(product_reg_n_94),
        .I1(accumulate_reg[11]),
        .O(\accumulate[8]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accumulate[8]_i_3__1 
       (.I0(product_reg_n_95),
        .I1(accumulate_reg[10]),
        .O(\accumulate[8]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accumulate[8]_i_4__1 
       (.I0(product_reg_n_96),
        .I1(accumulate_reg[9]),
        .O(\accumulate[8]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accumulate[8]_i_5__1 
       (.I0(product_reg_n_97),
        .I1(accumulate_reg[8]),
        .O(\accumulate[8]_i_5__1_n_0 ));
  CARRY4 \accumulate_reg[0]_i_1__1 
       (.CI(1'b0),
        .CO({\accumulate_reg[0]_i_1__1_n_0 ,\accumulate_reg[0]_i_1__1_n_1 ,\accumulate_reg[0]_i_1__1_n_2 ,\accumulate_reg[0]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({product_reg_n_102,product_reg_n_103,product_reg_n_104,product_reg_n_105}),
        .O(O),
        .S({\accumulate[0]_i_2__1_n_0 ,\accumulate[0]_i_3__1_n_0 ,\accumulate[0]_i_4__1_n_0 ,\accumulate[0]_i_5__1_n_0 }));
  CARRY4 \accumulate_reg[12]_i_1__1 
       (.CI(\accumulate_reg[8]_i_1__1_n_0 ),
        .CO({\NLW_accumulate_reg[12]_i_1__1_CO_UNCONNECTED [3],\accumulate_reg[12]_i_1__1_n_1 ,\accumulate_reg[12]_i_1__1_n_2 ,\accumulate_reg[12]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,product_reg_n_91,product_reg_n_92,product_reg_n_93}),
        .O(product_reg_2),
        .S({S,\accumulate[12]_i_3__1_n_0 ,\accumulate[12]_i_4__1_n_0 ,\accumulate[12]_i_5__1_n_0 }));
  CARRY4 \accumulate_reg[4]_i_1__1 
       (.CI(\accumulate_reg[0]_i_1__1_n_0 ),
        .CO({\accumulate_reg[4]_i_1__1_n_0 ,\accumulate_reg[4]_i_1__1_n_1 ,\accumulate_reg[4]_i_1__1_n_2 ,\accumulate_reg[4]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({product_reg_n_98,product_reg_n_99,product_reg_n_100,product_reg_n_101}),
        .O(product_reg_0),
        .S({\accumulate[4]_i_2__1_n_0 ,\accumulate[4]_i_3__1_n_0 ,\accumulate[4]_i_4__1_n_0 ,\accumulate[4]_i_5__1_n_0 }));
  CARRY4 \accumulate_reg[8]_i_1__1 
       (.CI(\accumulate_reg[4]_i_1__1_n_0 ),
        .CO({\accumulate_reg[8]_i_1__1_n_0 ,\accumulate_reg[8]_i_1__1_n_1 ,\accumulate_reg[8]_i_1__1_n_2 ,\accumulate_reg[8]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({product_reg_n_94,product_reg_n_95,product_reg_n_96,product_reg_n_97}),
        .O(product_reg_1),
        .S({\accumulate[8]_i_2__1_n_0 ,\accumulate[8]_i_3__1_n_0 ,\accumulate[8]_i_4__1_n_0 ,\accumulate[8]_i_5__1_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    product_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_product_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,product_reg_4}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_product_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_product_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_product_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(mStart_conncetor),
        .CLK(Clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_product_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_product_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_product_reg_P_UNCONNECTED[47:32],product_reg_n_74,product_reg_n_75,product_reg_n_76,product_reg_n_77,product_reg_n_78,product_reg_n_79,product_reg_n_80,product_reg_n_81,product_reg_n_82,product_reg_n_83,product_reg_n_84,product_reg_n_85,product_reg_n_86,product_reg_n_87,product_reg_n_88,product_reg_n_89,P,product_reg_n_91,product_reg_n_92,product_reg_n_93,product_reg_n_94,product_reg_n_95,product_reg_n_96,product_reg_n_97,product_reg_n_98,product_reg_n_99,product_reg_n_100,product_reg_n_101,product_reg_n_102,product_reg_n_103,product_reg_n_104,product_reg_n_105}),
        .PATTERNBDETECT(NLW_product_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_product_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_product_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(product_reg_3),
        .UNDERFLOW(NLW_product_reg_UNDERFLOW_UNCONNECTED));
  FDRE #(
    .INIT(1'b0)) 
    ready_reg
       (.C(Clk),
        .CE(1'b1),
        .D(ready_reg_1),
        .Q(ready_reg_0),
        .R(1'b0));
endmodule

(* HW_HANDOFF = "processor.hwdef" *) 
module processor
   (Clk,
    DDR_addr,
    DDR_ba,
    DDR_cas_n,
    DDR_ck_n,
    DDR_ck_p,
    DDR_cke,
    DDR_cs_n,
    DDR_dm,
    DDR_dq,
    DDR_dqs_n,
    DDR_dqs_p,
    DDR_odt,
    DDR_ras_n,
    DDR_reset_n,
    DDR_we_n,
    EMPTY_in_tri_i,
    EMPTY_out_tri_i,
    FIXED_IO_ddr_vrn,
    FIXED_IO_ddr_vrp,
    FIXED_IO_mio,
    FIXED_IO_ps_clk,
    FIXED_IO_ps_porb,
    FIXED_IO_ps_srstb,
    FULL_in_tri_i,
    FULL_out_tri_i,
    Rst_tri_o,
    bufferInput_tri_o,
    bufferOutput_tri_i,
    cStart_tri_o,
    io_clk_tri_o,
    newline_tri_o,
    rd_tri_o,
    wr_tri_o);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 CLK.CLK CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME CLK.CLK, CLK_DOMAIN /clk_wiz_0_clk_out1, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, INSERT_VIP 0, PHASE 0.0" *) output Clk;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR ADDR" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME DDR, AXI_ARBITRATION_SCHEME TDM, BURST_LENGTH 8, CAN_DEBUG false, CAS_LATENCY 11, CAS_WRITE_LATENCY 11, CS_ENABLED true, DATA_MASK_ENABLED true, DATA_WIDTH 8, MEMORY_TYPE COMPONENTS, MEM_ADDR_MAP ROW_COLUMN_BANK, SLOT Single, TIMEPERIOD_PS 1250" *) inout [14:0]DDR_addr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR BA" *) inout [2:0]DDR_ba;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR CAS_N" *) inout DDR_cas_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR CK_N" *) inout DDR_ck_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR CK_P" *) inout DDR_ck_p;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR CKE" *) inout DDR_cke;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR CS_N" *) inout DDR_cs_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR DM" *) inout [3:0]DDR_dm;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR DQ" *) inout [31:0]DDR_dq;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR DQS_N" *) inout [3:0]DDR_dqs_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR DQS_P" *) inout [3:0]DDR_dqs_p;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR ODT" *) inout DDR_odt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR RAS_N" *) inout DDR_ras_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR RESET_N" *) inout DDR_reset_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR WE_N" *) inout DDR_we_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:gpio:1.0 EMPTY_in TRI_I" *) input [0:0]EMPTY_in_tri_i;
  (* X_INTERFACE_INFO = "xilinx.com:interface:gpio:1.0 EMPTY_out TRI_I" *) input [0:0]EMPTY_out_tri_i;
  (* X_INTERFACE_INFO = "xilinx.com:display_processing_system7:fixedio:1.0 FIXED_IO DDR_VRN" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME FIXED_IO, CAN_DEBUG false" *) inout FIXED_IO_ddr_vrn;
  (* X_INTERFACE_INFO = "xilinx.com:display_processing_system7:fixedio:1.0 FIXED_IO DDR_VRP" *) inout FIXED_IO_ddr_vrp;
  (* X_INTERFACE_INFO = "xilinx.com:display_processing_system7:fixedio:1.0 FIXED_IO MIO" *) inout [53:0]FIXED_IO_mio;
  (* X_INTERFACE_INFO = "xilinx.com:display_processing_system7:fixedio:1.0 FIXED_IO PS_CLK" *) inout FIXED_IO_ps_clk;
  (* X_INTERFACE_INFO = "xilinx.com:display_processing_system7:fixedio:1.0 FIXED_IO PS_PORB" *) inout FIXED_IO_ps_porb;
  (* X_INTERFACE_INFO = "xilinx.com:display_processing_system7:fixedio:1.0 FIXED_IO PS_SRSTB" *) inout FIXED_IO_ps_srstb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:gpio:1.0 FULL_in TRI_I" *) input [0:0]FULL_in_tri_i;
  (* X_INTERFACE_INFO = "xilinx.com:interface:gpio:1.0 FULL_out TRI_I" *) input [0:0]FULL_out_tri_i;
  (* X_INTERFACE_INFO = "xilinx.com:interface:gpio:1.0 Rst TRI_O" *) output [0:0]Rst_tri_o;
  (* X_INTERFACE_INFO = "xilinx.com:interface:gpio:1.0 bufferInput TRI_O" *) output [15:0]bufferInput_tri_o;
  (* X_INTERFACE_INFO = "xilinx.com:interface:gpio:1.0 bufferOutput TRI_I" *) input [15:0]bufferOutput_tri_i;
  (* X_INTERFACE_INFO = "xilinx.com:interface:gpio:1.0 cStart TRI_O" *) output [0:0]cStart_tri_o;
  (* X_INTERFACE_INFO = "xilinx.com:interface:gpio:1.0 io_clk TRI_O" *) output [0:0]io_clk_tri_o;
  (* X_INTERFACE_INFO = "xilinx.com:interface:gpio:1.0 newline TRI_O" *) output [0:0]newline_tri_o;
  (* X_INTERFACE_INFO = "xilinx.com:interface:gpio:1.0 rd TRI_O" *) output [0:0]rd_tri_o;
  (* X_INTERFACE_INFO = "xilinx.com:interface:gpio:1.0 wr TRI_O" *) output [0:0]wr_tri_o;

  wire Clk;
  wire [14:0]DDR_addr;
  wire [2:0]DDR_ba;
  wire DDR_cas_n;
  wire DDR_ck_n;
  wire DDR_ck_p;
  wire DDR_cke;
  wire DDR_cs_n;
  wire [3:0]DDR_dm;
  wire [31:0]DDR_dq;
  wire [3:0]DDR_dqs_n;
  wire [3:0]DDR_dqs_p;
  wire DDR_odt;
  wire DDR_ras_n;
  wire DDR_reset_n;
  wire DDR_we_n;
  wire [0:0]EMPTY_in_tri_i;
  wire [0:0]EMPTY_out_tri_i;
  wire FIXED_IO_ddr_vrn;
  wire FIXED_IO_ddr_vrp;
  wire [53:0]FIXED_IO_mio;
  wire FIXED_IO_ps_clk;
  wire FIXED_IO_ps_porb;
  wire FIXED_IO_ps_srstb;
  wire [0:0]FULL_in_tri_i;
  wire [0:0]FULL_out_tri_i;
  wire [0:0]Rst_tri_o;
  wire [8:0]axi_interconnect_0_M00_AXI_ARADDR;
  wire axi_interconnect_0_M00_AXI_ARREADY;
  wire axi_interconnect_0_M00_AXI_ARVALID;
  wire [8:0]axi_interconnect_0_M00_AXI_AWADDR;
  wire axi_interconnect_0_M00_AXI_AWREADY;
  wire axi_interconnect_0_M00_AXI_AWVALID;
  wire axi_interconnect_0_M00_AXI_BREADY;
  wire [1:0]axi_interconnect_0_M00_AXI_BRESP;
  wire axi_interconnect_0_M00_AXI_BVALID;
  wire [31:0]axi_interconnect_0_M00_AXI_RDATA;
  wire axi_interconnect_0_M00_AXI_RREADY;
  wire [1:0]axi_interconnect_0_M00_AXI_RRESP;
  wire axi_interconnect_0_M00_AXI_RVALID;
  wire [31:0]axi_interconnect_0_M00_AXI_WDATA;
  wire axi_interconnect_0_M00_AXI_WREADY;
  wire [3:0]axi_interconnect_0_M00_AXI_WSTRB;
  wire axi_interconnect_0_M00_AXI_WVALID;
  wire [8:0]axi_interconnect_0_M01_AXI_ARADDR;
  wire axi_interconnect_0_M01_AXI_ARREADY;
  wire axi_interconnect_0_M01_AXI_ARVALID;
  wire [8:0]axi_interconnect_0_M01_AXI_AWADDR;
  wire axi_interconnect_0_M01_AXI_AWREADY;
  wire axi_interconnect_0_M01_AXI_AWVALID;
  wire axi_interconnect_0_M01_AXI_BREADY;
  wire [1:0]axi_interconnect_0_M01_AXI_BRESP;
  wire axi_interconnect_0_M01_AXI_BVALID;
  wire [31:0]axi_interconnect_0_M01_AXI_RDATA;
  wire axi_interconnect_0_M01_AXI_RREADY;
  wire [1:0]axi_interconnect_0_M01_AXI_RRESP;
  wire axi_interconnect_0_M01_AXI_RVALID;
  wire [31:0]axi_interconnect_0_M01_AXI_WDATA;
  wire axi_interconnect_0_M01_AXI_WREADY;
  wire [3:0]axi_interconnect_0_M01_AXI_WSTRB;
  wire axi_interconnect_0_M01_AXI_WVALID;
  wire [8:0]axi_interconnect_0_M02_AXI_ARADDR;
  wire axi_interconnect_0_M02_AXI_ARREADY;
  wire axi_interconnect_0_M02_AXI_ARVALID;
  wire [8:0]axi_interconnect_0_M02_AXI_AWADDR;
  wire axi_interconnect_0_M02_AXI_AWREADY;
  wire axi_interconnect_0_M02_AXI_AWVALID;
  wire axi_interconnect_0_M02_AXI_BREADY;
  wire [1:0]axi_interconnect_0_M02_AXI_BRESP;
  wire axi_interconnect_0_M02_AXI_BVALID;
  wire [31:0]axi_interconnect_0_M02_AXI_RDATA;
  wire axi_interconnect_0_M02_AXI_RREADY;
  wire [1:0]axi_interconnect_0_M02_AXI_RRESP;
  wire axi_interconnect_0_M02_AXI_RVALID;
  wire [31:0]axi_interconnect_0_M02_AXI_WDATA;
  wire axi_interconnect_0_M02_AXI_WREADY;
  wire [3:0]axi_interconnect_0_M02_AXI_WSTRB;
  wire axi_interconnect_0_M02_AXI_WVALID;
  wire [8:0]axi_interconnect_0_M03_AXI_ARADDR;
  wire axi_interconnect_0_M03_AXI_ARREADY;
  wire axi_interconnect_0_M03_AXI_ARVALID;
  wire [8:0]axi_interconnect_0_M03_AXI_AWADDR;
  wire axi_interconnect_0_M03_AXI_AWREADY;
  wire axi_interconnect_0_M03_AXI_AWVALID;
  wire axi_interconnect_0_M03_AXI_BREADY;
  wire [1:0]axi_interconnect_0_M03_AXI_BRESP;
  wire axi_interconnect_0_M03_AXI_BVALID;
  wire [31:0]axi_interconnect_0_M03_AXI_RDATA;
  wire axi_interconnect_0_M03_AXI_RREADY;
  wire [1:0]axi_interconnect_0_M03_AXI_RRESP;
  wire axi_interconnect_0_M03_AXI_RVALID;
  wire [31:0]axi_interconnect_0_M03_AXI_WDATA;
  wire axi_interconnect_0_M03_AXI_WREADY;
  wire [3:0]axi_interconnect_0_M03_AXI_WSTRB;
  wire axi_interconnect_0_M03_AXI_WVALID;
  wire [8:0]axi_interconnect_0_M04_AXI_ARADDR;
  wire axi_interconnect_0_M04_AXI_ARREADY;
  wire axi_interconnect_0_M04_AXI_ARVALID;
  wire [8:0]axi_interconnect_0_M04_AXI_AWADDR;
  wire axi_interconnect_0_M04_AXI_AWREADY;
  wire axi_interconnect_0_M04_AXI_AWVALID;
  wire axi_interconnect_0_M04_AXI_BREADY;
  wire [1:0]axi_interconnect_0_M04_AXI_BRESP;
  wire axi_interconnect_0_M04_AXI_BVALID;
  wire [31:0]axi_interconnect_0_M04_AXI_RDATA;
  wire axi_interconnect_0_M04_AXI_RREADY;
  wire [1:0]axi_interconnect_0_M04_AXI_RRESP;
  wire axi_interconnect_0_M04_AXI_RVALID;
  wire [31:0]axi_interconnect_0_M04_AXI_WDATA;
  wire axi_interconnect_0_M04_AXI_WREADY;
  wire [3:0]axi_interconnect_0_M04_AXI_WSTRB;
  wire axi_interconnect_0_M04_AXI_WVALID;
  wire [8:0]axi_interconnect_0_M05_AXI_ARADDR;
  wire axi_interconnect_0_M05_AXI_ARREADY;
  wire axi_interconnect_0_M05_AXI_ARVALID;
  wire [8:0]axi_interconnect_0_M05_AXI_AWADDR;
  wire axi_interconnect_0_M05_AXI_AWREADY;
  wire axi_interconnect_0_M05_AXI_AWVALID;
  wire axi_interconnect_0_M05_AXI_BREADY;
  wire [1:0]axi_interconnect_0_M05_AXI_BRESP;
  wire axi_interconnect_0_M05_AXI_BVALID;
  wire [31:0]axi_interconnect_0_M05_AXI_RDATA;
  wire axi_interconnect_0_M05_AXI_RREADY;
  wire [1:0]axi_interconnect_0_M05_AXI_RRESP;
  wire axi_interconnect_0_M05_AXI_RVALID;
  wire [31:0]axi_interconnect_0_M05_AXI_WDATA;
  wire axi_interconnect_0_M05_AXI_WREADY;
  wire [3:0]axi_interconnect_0_M05_AXI_WSTRB;
  wire axi_interconnect_0_M05_AXI_WVALID;
  wire [8:0]axi_interconnect_0_M06_AXI_ARADDR;
  wire axi_interconnect_0_M06_AXI_ARREADY;
  wire axi_interconnect_0_M06_AXI_ARVALID;
  wire [8:0]axi_interconnect_0_M06_AXI_AWADDR;
  wire axi_interconnect_0_M06_AXI_AWREADY;
  wire axi_interconnect_0_M06_AXI_AWVALID;
  wire axi_interconnect_0_M06_AXI_BREADY;
  wire [1:0]axi_interconnect_0_M06_AXI_BRESP;
  wire axi_interconnect_0_M06_AXI_BVALID;
  wire [31:0]axi_interconnect_0_M06_AXI_RDATA;
  wire axi_interconnect_0_M06_AXI_RREADY;
  wire [1:0]axi_interconnect_0_M06_AXI_RRESP;
  wire axi_interconnect_0_M06_AXI_RVALID;
  wire [31:0]axi_interconnect_0_M06_AXI_WDATA;
  wire axi_interconnect_0_M06_AXI_WREADY;
  wire [3:0]axi_interconnect_0_M06_AXI_WSTRB;
  wire axi_interconnect_0_M06_AXI_WVALID;
  wire [15:0]bufferInput_tri_o;
  wire [15:0]bufferOutput_tri_i;
  wire [0:0]cStart_tri_o;
  wire [0:0]io_clk_tri_o;
  wire [0:0]newline_tri_o;
  wire proc_sys_reset_0_peripheral_aresetn;
  wire processing_system7_0_FCLK_CLK0;
  wire processing_system7_0_FCLK_RESET0_N;
  wire [31:0]processing_system7_0_M_AXI_GP0_ARADDR;
  wire [1:0]processing_system7_0_M_AXI_GP0_ARBURST;
  wire [3:0]processing_system7_0_M_AXI_GP0_ARCACHE;
  wire [11:0]processing_system7_0_M_AXI_GP0_ARID;
  wire [3:0]processing_system7_0_M_AXI_GP0_ARLEN;
  wire [1:0]processing_system7_0_M_AXI_GP0_ARLOCK;
  wire [2:0]processing_system7_0_M_AXI_GP0_ARPROT;
  wire [3:0]processing_system7_0_M_AXI_GP0_ARQOS;
  wire processing_system7_0_M_AXI_GP0_ARREADY;
  wire [2:0]processing_system7_0_M_AXI_GP0_ARSIZE;
  wire processing_system7_0_M_AXI_GP0_ARVALID;
  wire [31:0]processing_system7_0_M_AXI_GP0_AWADDR;
  wire [1:0]processing_system7_0_M_AXI_GP0_AWBURST;
  wire [3:0]processing_system7_0_M_AXI_GP0_AWCACHE;
  wire [11:0]processing_system7_0_M_AXI_GP0_AWID;
  wire [3:0]processing_system7_0_M_AXI_GP0_AWLEN;
  wire [1:0]processing_system7_0_M_AXI_GP0_AWLOCK;
  wire [2:0]processing_system7_0_M_AXI_GP0_AWPROT;
  wire [3:0]processing_system7_0_M_AXI_GP0_AWQOS;
  wire processing_system7_0_M_AXI_GP0_AWREADY;
  wire [2:0]processing_system7_0_M_AXI_GP0_AWSIZE;
  wire processing_system7_0_M_AXI_GP0_AWVALID;
  wire [11:0]processing_system7_0_M_AXI_GP0_BID;
  wire processing_system7_0_M_AXI_GP0_BREADY;
  wire [1:0]processing_system7_0_M_AXI_GP0_BRESP;
  wire processing_system7_0_M_AXI_GP0_BVALID;
  wire [31:0]processing_system7_0_M_AXI_GP0_RDATA;
  wire [11:0]processing_system7_0_M_AXI_GP0_RID;
  wire processing_system7_0_M_AXI_GP0_RLAST;
  wire processing_system7_0_M_AXI_GP0_RREADY;
  wire [1:0]processing_system7_0_M_AXI_GP0_RRESP;
  wire processing_system7_0_M_AXI_GP0_RVALID;
  wire [31:0]processing_system7_0_M_AXI_GP0_WDATA;
  wire [11:0]processing_system7_0_M_AXI_GP0_WID;
  wire processing_system7_0_M_AXI_GP0_WLAST;
  wire processing_system7_0_M_AXI_GP0_WREADY;
  wire [3:0]processing_system7_0_M_AXI_GP0_WSTRB;
  wire processing_system7_0_M_AXI_GP0_WVALID;
  wire [0:0]rd_tri_o;
  wire [0:0]wr_tri_o;
  wire [31:9]NLW_axi_interconnect_0_M00_AXI_araddr_UNCONNECTED;
  wire [31:9]NLW_axi_interconnect_0_M00_AXI_awaddr_UNCONNECTED;
  wire [31:9]NLW_axi_interconnect_0_M01_AXI_araddr_UNCONNECTED;
  wire [31:9]NLW_axi_interconnect_0_M01_AXI_awaddr_UNCONNECTED;
  wire [31:9]NLW_axi_interconnect_0_M02_AXI_araddr_UNCONNECTED;
  wire [31:9]NLW_axi_interconnect_0_M02_AXI_awaddr_UNCONNECTED;
  wire [31:9]NLW_axi_interconnect_0_M03_AXI_araddr_UNCONNECTED;
  wire [31:9]NLW_axi_interconnect_0_M03_AXI_awaddr_UNCONNECTED;
  wire [31:9]NLW_axi_interconnect_0_M04_AXI_araddr_UNCONNECTED;
  wire [31:9]NLW_axi_interconnect_0_M04_AXI_awaddr_UNCONNECTED;
  wire [31:9]NLW_axi_interconnect_0_M05_AXI_araddr_UNCONNECTED;
  wire [31:9]NLW_axi_interconnect_0_M05_AXI_awaddr_UNCONNECTED;
  wire [31:9]NLW_axi_interconnect_0_M06_AXI_araddr_UNCONNECTED;
  wire [31:9]NLW_axi_interconnect_0_M06_AXI_awaddr_UNCONNECTED;
  wire NLW_proc_sys_reset_0_mb_reset_UNCONNECTED;
  wire [0:0]NLW_proc_sys_reset_0_bus_struct_reset_UNCONNECTED;
  wire [0:0]NLW_proc_sys_reset_0_interconnect_aresetn_UNCONNECTED;
  wire [0:0]NLW_proc_sys_reset_0_peripheral_reset_UNCONNECTED;
  wire NLW_processing_system7_0_USB0_VBUS_PWRSELECT_UNCONNECTED;
  wire [1:0]NLW_processing_system7_0_USB0_PORT_INDCTL_UNCONNECTED;

  (* IMPORTED_FROM = "c:/GitHub/ReconHardware/FPGA_Files/Projects/matrixAccelerator/matrixAccelerator.srcs/sources_1/bd/processor/ip/processor_axi_gpio_0_0/processor_axi_gpio_0_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* X_CORE_INFO = "axi_gpio,Vivado 2020.1" *) 
  processor_axi_gpio_0_0 axi_gpio_0
       (.gpio2_io_o(Rst_tri_o),
        .gpio_io_o(io_clk_tri_o),
        .s_axi_aclk(processing_system7_0_FCLK_CLK0),
        .s_axi_araddr(axi_interconnect_0_M00_AXI_ARADDR),
        .s_axi_aresetn(proc_sys_reset_0_peripheral_aresetn),
        .s_axi_arready(axi_interconnect_0_M00_AXI_ARREADY),
        .s_axi_arvalid(axi_interconnect_0_M00_AXI_ARVALID),
        .s_axi_awaddr(axi_interconnect_0_M00_AXI_AWADDR),
        .s_axi_awready(axi_interconnect_0_M00_AXI_AWREADY),
        .s_axi_awvalid(axi_interconnect_0_M00_AXI_AWVALID),
        .s_axi_bready(axi_interconnect_0_M00_AXI_BREADY),
        .s_axi_bresp(axi_interconnect_0_M00_AXI_BRESP),
        .s_axi_bvalid(axi_interconnect_0_M00_AXI_BVALID),
        .s_axi_rdata(axi_interconnect_0_M00_AXI_RDATA),
        .s_axi_rready(axi_interconnect_0_M00_AXI_RREADY),
        .s_axi_rresp(axi_interconnect_0_M00_AXI_RRESP),
        .s_axi_rvalid(axi_interconnect_0_M00_AXI_RVALID),
        .s_axi_wdata(axi_interconnect_0_M00_AXI_WDATA),
        .s_axi_wready(axi_interconnect_0_M00_AXI_WREADY),
        .s_axi_wstrb(axi_interconnect_0_M00_AXI_WSTRB),
        .s_axi_wvalid(axi_interconnect_0_M00_AXI_WVALID));
  (* IMPORTED_FROM = "c:/GitHub/ReconHardware/FPGA_Files/Projects/matrixAccelerator/matrixAccelerator.srcs/sources_1/bd/processor/ip/processor_axi_gpio_0_1/processor_axi_gpio_0_1.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* X_CORE_INFO = "axi_gpio,Vivado 2020.1" *) 
  processor_axi_gpio_0_1 axi_gpio_1
       (.gpio_io_o(bufferInput_tri_o),
        .s_axi_aclk(processing_system7_0_FCLK_CLK0),
        .s_axi_araddr(axi_interconnect_0_M01_AXI_ARADDR),
        .s_axi_aresetn(proc_sys_reset_0_peripheral_aresetn),
        .s_axi_arready(axi_interconnect_0_M01_AXI_ARREADY),
        .s_axi_arvalid(axi_interconnect_0_M01_AXI_ARVALID),
        .s_axi_awaddr(axi_interconnect_0_M01_AXI_AWADDR),
        .s_axi_awready(axi_interconnect_0_M01_AXI_AWREADY),
        .s_axi_awvalid(axi_interconnect_0_M01_AXI_AWVALID),
        .s_axi_bready(axi_interconnect_0_M01_AXI_BREADY),
        .s_axi_bresp(axi_interconnect_0_M01_AXI_BRESP),
        .s_axi_bvalid(axi_interconnect_0_M01_AXI_BVALID),
        .s_axi_rdata(axi_interconnect_0_M01_AXI_RDATA),
        .s_axi_rready(axi_interconnect_0_M01_AXI_RREADY),
        .s_axi_rresp(axi_interconnect_0_M01_AXI_RRESP),
        .s_axi_rvalid(axi_interconnect_0_M01_AXI_RVALID),
        .s_axi_wdata(axi_interconnect_0_M01_AXI_WDATA),
        .s_axi_wready(axi_interconnect_0_M01_AXI_WREADY),
        .s_axi_wstrb(axi_interconnect_0_M01_AXI_WSTRB),
        .s_axi_wvalid(axi_interconnect_0_M01_AXI_WVALID));
  (* IMPORTED_FROM = "c:/GitHub/ReconHardware/FPGA_Files/Projects/matrixAccelerator/matrixAccelerator.srcs/sources_1/bd/processor/ip/processor_axi_gpio_1_0/processor_axi_gpio_1_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* X_CORE_INFO = "axi_gpio,Vivado 2020.1" *) 
  processor_axi_gpio_1_0 axi_gpio_2
       (.gpio2_io_o(newline_tri_o),
        .gpio_io_o(cStart_tri_o),
        .s_axi_aclk(processing_system7_0_FCLK_CLK0),
        .s_axi_araddr(axi_interconnect_0_M02_AXI_ARADDR),
        .s_axi_aresetn(proc_sys_reset_0_peripheral_aresetn),
        .s_axi_arready(axi_interconnect_0_M02_AXI_ARREADY),
        .s_axi_arvalid(axi_interconnect_0_M02_AXI_ARVALID),
        .s_axi_awaddr(axi_interconnect_0_M02_AXI_AWADDR),
        .s_axi_awready(axi_interconnect_0_M02_AXI_AWREADY),
        .s_axi_awvalid(axi_interconnect_0_M02_AXI_AWVALID),
        .s_axi_bready(axi_interconnect_0_M02_AXI_BREADY),
        .s_axi_bresp(axi_interconnect_0_M02_AXI_BRESP),
        .s_axi_bvalid(axi_interconnect_0_M02_AXI_BVALID),
        .s_axi_rdata(axi_interconnect_0_M02_AXI_RDATA),
        .s_axi_rready(axi_interconnect_0_M02_AXI_RREADY),
        .s_axi_rresp(axi_interconnect_0_M02_AXI_RRESP),
        .s_axi_rvalid(axi_interconnect_0_M02_AXI_RVALID),
        .s_axi_wdata(axi_interconnect_0_M02_AXI_WDATA),
        .s_axi_wready(axi_interconnect_0_M02_AXI_WREADY),
        .s_axi_wstrb(axi_interconnect_0_M02_AXI_WSTRB),
        .s_axi_wvalid(axi_interconnect_0_M02_AXI_WVALID));
  (* IMPORTED_FROM = "c:/GitHub/ReconHardware/FPGA_Files/Projects/matrixAccelerator/matrixAccelerator.srcs/sources_1/bd/processor/ip/processor_axi_gpio_2_0/processor_axi_gpio_2_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* X_CORE_INFO = "axi_gpio,Vivado 2020.1" *) 
  processor_axi_gpio_2_0 axi_gpio_3
       (.gpio2_io_o(rd_tri_o),
        .gpio_io_o(wr_tri_o),
        .s_axi_aclk(processing_system7_0_FCLK_CLK0),
        .s_axi_araddr(axi_interconnect_0_M03_AXI_ARADDR),
        .s_axi_aresetn(proc_sys_reset_0_peripheral_aresetn),
        .s_axi_arready(axi_interconnect_0_M03_AXI_ARREADY),
        .s_axi_arvalid(axi_interconnect_0_M03_AXI_ARVALID),
        .s_axi_awaddr(axi_interconnect_0_M03_AXI_AWADDR),
        .s_axi_awready(axi_interconnect_0_M03_AXI_AWREADY),
        .s_axi_awvalid(axi_interconnect_0_M03_AXI_AWVALID),
        .s_axi_bready(axi_interconnect_0_M03_AXI_BREADY),
        .s_axi_bresp(axi_interconnect_0_M03_AXI_BRESP),
        .s_axi_bvalid(axi_interconnect_0_M03_AXI_BVALID),
        .s_axi_rdata(axi_interconnect_0_M03_AXI_RDATA),
        .s_axi_rready(axi_interconnect_0_M03_AXI_RREADY),
        .s_axi_rresp(axi_interconnect_0_M03_AXI_RRESP),
        .s_axi_rvalid(axi_interconnect_0_M03_AXI_RVALID),
        .s_axi_wdata(axi_interconnect_0_M03_AXI_WDATA),
        .s_axi_wready(axi_interconnect_0_M03_AXI_WREADY),
        .s_axi_wstrb(axi_interconnect_0_M03_AXI_WSTRB),
        .s_axi_wvalid(axi_interconnect_0_M03_AXI_WVALID));
  (* IMPORTED_FROM = "c:/GitHub/ReconHardware/FPGA_Files/Projects/matrixAccelerator/matrixAccelerator.srcs/sources_1/bd/processor/ip/processor_axi_gpio_3_0/processor_axi_gpio_3_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* X_CORE_INFO = "axi_gpio,Vivado 2020.1" *) 
  processor_axi_gpio_3_0 axi_gpio_4
       (.gpio_io_i(bufferOutput_tri_i),
        .s_axi_aclk(processing_system7_0_FCLK_CLK0),
        .s_axi_araddr(axi_interconnect_0_M04_AXI_ARADDR),
        .s_axi_aresetn(proc_sys_reset_0_peripheral_aresetn),
        .s_axi_arready(axi_interconnect_0_M04_AXI_ARREADY),
        .s_axi_arvalid(axi_interconnect_0_M04_AXI_ARVALID),
        .s_axi_awaddr(axi_interconnect_0_M04_AXI_AWADDR),
        .s_axi_awready(axi_interconnect_0_M04_AXI_AWREADY),
        .s_axi_awvalid(axi_interconnect_0_M04_AXI_AWVALID),
        .s_axi_bready(axi_interconnect_0_M04_AXI_BREADY),
        .s_axi_bresp(axi_interconnect_0_M04_AXI_BRESP),
        .s_axi_bvalid(axi_interconnect_0_M04_AXI_BVALID),
        .s_axi_rdata(axi_interconnect_0_M04_AXI_RDATA),
        .s_axi_rready(axi_interconnect_0_M04_AXI_RREADY),
        .s_axi_rresp(axi_interconnect_0_M04_AXI_RRESP),
        .s_axi_rvalid(axi_interconnect_0_M04_AXI_RVALID),
        .s_axi_wdata(axi_interconnect_0_M04_AXI_WDATA),
        .s_axi_wready(axi_interconnect_0_M04_AXI_WREADY),
        .s_axi_wstrb(axi_interconnect_0_M04_AXI_WSTRB),
        .s_axi_wvalid(axi_interconnect_0_M04_AXI_WVALID));
  (* IMPORTED_FROM = "c:/GitHub/ReconHardware/FPGA_Files/Projects/matrixAccelerator/matrixAccelerator.srcs/sources_1/bd/processor/ip/processor_axi_gpio_4_0/processor_axi_gpio_4_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* X_CORE_INFO = "axi_gpio,Vivado 2020.1" *) 
  processor_axi_gpio_4_0 axi_gpio_5
       (.gpio2_io_i(EMPTY_in_tri_i),
        .gpio_io_i(FULL_in_tri_i),
        .s_axi_aclk(processing_system7_0_FCLK_CLK0),
        .s_axi_araddr(axi_interconnect_0_M05_AXI_ARADDR),
        .s_axi_aresetn(proc_sys_reset_0_peripheral_aresetn),
        .s_axi_arready(axi_interconnect_0_M05_AXI_ARREADY),
        .s_axi_arvalid(axi_interconnect_0_M05_AXI_ARVALID),
        .s_axi_awaddr(axi_interconnect_0_M05_AXI_AWADDR),
        .s_axi_awready(axi_interconnect_0_M05_AXI_AWREADY),
        .s_axi_awvalid(axi_interconnect_0_M05_AXI_AWVALID),
        .s_axi_bready(axi_interconnect_0_M05_AXI_BREADY),
        .s_axi_bresp(axi_interconnect_0_M05_AXI_BRESP),
        .s_axi_bvalid(axi_interconnect_0_M05_AXI_BVALID),
        .s_axi_rdata(axi_interconnect_0_M05_AXI_RDATA),
        .s_axi_rready(axi_interconnect_0_M05_AXI_RREADY),
        .s_axi_rresp(axi_interconnect_0_M05_AXI_RRESP),
        .s_axi_rvalid(axi_interconnect_0_M05_AXI_RVALID),
        .s_axi_wdata(axi_interconnect_0_M05_AXI_WDATA),
        .s_axi_wready(axi_interconnect_0_M05_AXI_WREADY),
        .s_axi_wstrb(axi_interconnect_0_M05_AXI_WSTRB),
        .s_axi_wvalid(axi_interconnect_0_M05_AXI_WVALID));
  (* IMPORTED_FROM = "c:/GitHub/ReconHardware/FPGA_Files/Projects/matrixAccelerator/matrixAccelerator.srcs/sources_1/bd/processor/ip/processor_axi_gpio_5_0/processor_axi_gpio_5_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* X_CORE_INFO = "axi_gpio,Vivado 2020.1" *) 
  processor_axi_gpio_5_0 axi_gpio_6
       (.gpio2_io_i(EMPTY_out_tri_i),
        .gpio_io_i(FULL_out_tri_i),
        .s_axi_aclk(processing_system7_0_FCLK_CLK0),
        .s_axi_araddr(axi_interconnect_0_M06_AXI_ARADDR),
        .s_axi_aresetn(proc_sys_reset_0_peripheral_aresetn),
        .s_axi_arready(axi_interconnect_0_M06_AXI_ARREADY),
        .s_axi_arvalid(axi_interconnect_0_M06_AXI_ARVALID),
        .s_axi_awaddr(axi_interconnect_0_M06_AXI_AWADDR),
        .s_axi_awready(axi_interconnect_0_M06_AXI_AWREADY),
        .s_axi_awvalid(axi_interconnect_0_M06_AXI_AWVALID),
        .s_axi_bready(axi_interconnect_0_M06_AXI_BREADY),
        .s_axi_bresp(axi_interconnect_0_M06_AXI_BRESP),
        .s_axi_bvalid(axi_interconnect_0_M06_AXI_BVALID),
        .s_axi_rdata(axi_interconnect_0_M06_AXI_RDATA),
        .s_axi_rready(axi_interconnect_0_M06_AXI_RREADY),
        .s_axi_rresp(axi_interconnect_0_M06_AXI_RRESP),
        .s_axi_rvalid(axi_interconnect_0_M06_AXI_RVALID),
        .s_axi_wdata(axi_interconnect_0_M06_AXI_WDATA),
        .s_axi_wready(axi_interconnect_0_M06_AXI_WREADY),
        .s_axi_wstrb(axi_interconnect_0_M06_AXI_WSTRB),
        .s_axi_wvalid(axi_interconnect_0_M06_AXI_WVALID));
  processor_axi_interconnect_0_0 axi_interconnect_0
       (.ACLK(processing_system7_0_FCLK_CLK0),
        .ARESETN(proc_sys_reset_0_peripheral_aresetn),
        .M00_ACLK(processing_system7_0_FCLK_CLK0),
        .M00_ARESETN(proc_sys_reset_0_peripheral_aresetn),
        .M00_AXI_araddr({NLW_axi_interconnect_0_M00_AXI_araddr_UNCONNECTED[31:9],axi_interconnect_0_M00_AXI_ARADDR}),
        .M00_AXI_arready(axi_interconnect_0_M00_AXI_ARREADY),
        .M00_AXI_arvalid(axi_interconnect_0_M00_AXI_ARVALID),
        .M00_AXI_awaddr({NLW_axi_interconnect_0_M00_AXI_awaddr_UNCONNECTED[31:9],axi_interconnect_0_M00_AXI_AWADDR}),
        .M00_AXI_awready(axi_interconnect_0_M00_AXI_AWREADY),
        .M00_AXI_awvalid(axi_interconnect_0_M00_AXI_AWVALID),
        .M00_AXI_bready(axi_interconnect_0_M00_AXI_BREADY),
        .M00_AXI_bresp(axi_interconnect_0_M00_AXI_BRESP),
        .M00_AXI_bvalid(axi_interconnect_0_M00_AXI_BVALID),
        .M00_AXI_rdata(axi_interconnect_0_M00_AXI_RDATA),
        .M00_AXI_rready(axi_interconnect_0_M00_AXI_RREADY),
        .M00_AXI_rresp(axi_interconnect_0_M00_AXI_RRESP),
        .M00_AXI_rvalid(axi_interconnect_0_M00_AXI_RVALID),
        .M00_AXI_wdata(axi_interconnect_0_M00_AXI_WDATA),
        .M00_AXI_wready(axi_interconnect_0_M00_AXI_WREADY),
        .M00_AXI_wstrb(axi_interconnect_0_M00_AXI_WSTRB),
        .M00_AXI_wvalid(axi_interconnect_0_M00_AXI_WVALID),
        .M01_ACLK(processing_system7_0_FCLK_CLK0),
        .M01_ARESETN(proc_sys_reset_0_peripheral_aresetn),
        .M01_AXI_araddr({NLW_axi_interconnect_0_M01_AXI_araddr_UNCONNECTED[31:9],axi_interconnect_0_M01_AXI_ARADDR}),
        .M01_AXI_arready(axi_interconnect_0_M01_AXI_ARREADY),
        .M01_AXI_arvalid(axi_interconnect_0_M01_AXI_ARVALID),
        .M01_AXI_awaddr({NLW_axi_interconnect_0_M01_AXI_awaddr_UNCONNECTED[31:9],axi_interconnect_0_M01_AXI_AWADDR}),
        .M01_AXI_awready(axi_interconnect_0_M01_AXI_AWREADY),
        .M01_AXI_awvalid(axi_interconnect_0_M01_AXI_AWVALID),
        .M01_AXI_bready(axi_interconnect_0_M01_AXI_BREADY),
        .M01_AXI_bresp(axi_interconnect_0_M01_AXI_BRESP),
        .M01_AXI_bvalid(axi_interconnect_0_M01_AXI_BVALID),
        .M01_AXI_rdata(axi_interconnect_0_M01_AXI_RDATA),
        .M01_AXI_rready(axi_interconnect_0_M01_AXI_RREADY),
        .M01_AXI_rresp(axi_interconnect_0_M01_AXI_RRESP),
        .M01_AXI_rvalid(axi_interconnect_0_M01_AXI_RVALID),
        .M01_AXI_wdata(axi_interconnect_0_M01_AXI_WDATA),
        .M01_AXI_wready(axi_interconnect_0_M01_AXI_WREADY),
        .M01_AXI_wstrb(axi_interconnect_0_M01_AXI_WSTRB),
        .M01_AXI_wvalid(axi_interconnect_0_M01_AXI_WVALID),
        .M02_ACLK(processing_system7_0_FCLK_CLK0),
        .M02_ARESETN(proc_sys_reset_0_peripheral_aresetn),
        .M02_AXI_araddr({NLW_axi_interconnect_0_M02_AXI_araddr_UNCONNECTED[31:9],axi_interconnect_0_M02_AXI_ARADDR}),
        .M02_AXI_arready(axi_interconnect_0_M02_AXI_ARREADY),
        .M02_AXI_arvalid(axi_interconnect_0_M02_AXI_ARVALID),
        .M02_AXI_awaddr({NLW_axi_interconnect_0_M02_AXI_awaddr_UNCONNECTED[31:9],axi_interconnect_0_M02_AXI_AWADDR}),
        .M02_AXI_awready(axi_interconnect_0_M02_AXI_AWREADY),
        .M02_AXI_awvalid(axi_interconnect_0_M02_AXI_AWVALID),
        .M02_AXI_bready(axi_interconnect_0_M02_AXI_BREADY),
        .M02_AXI_bresp(axi_interconnect_0_M02_AXI_BRESP),
        .M02_AXI_bvalid(axi_interconnect_0_M02_AXI_BVALID),
        .M02_AXI_rdata(axi_interconnect_0_M02_AXI_RDATA),
        .M02_AXI_rready(axi_interconnect_0_M02_AXI_RREADY),
        .M02_AXI_rresp(axi_interconnect_0_M02_AXI_RRESP),
        .M02_AXI_rvalid(axi_interconnect_0_M02_AXI_RVALID),
        .M02_AXI_wdata(axi_interconnect_0_M02_AXI_WDATA),
        .M02_AXI_wready(axi_interconnect_0_M02_AXI_WREADY),
        .M02_AXI_wstrb(axi_interconnect_0_M02_AXI_WSTRB),
        .M02_AXI_wvalid(axi_interconnect_0_M02_AXI_WVALID),
        .M03_ACLK(processing_system7_0_FCLK_CLK0),
        .M03_ARESETN(proc_sys_reset_0_peripheral_aresetn),
        .M03_AXI_araddr({NLW_axi_interconnect_0_M03_AXI_araddr_UNCONNECTED[31:9],axi_interconnect_0_M03_AXI_ARADDR}),
        .M03_AXI_arready(axi_interconnect_0_M03_AXI_ARREADY),
        .M03_AXI_arvalid(axi_interconnect_0_M03_AXI_ARVALID),
        .M03_AXI_awaddr({NLW_axi_interconnect_0_M03_AXI_awaddr_UNCONNECTED[31:9],axi_interconnect_0_M03_AXI_AWADDR}),
        .M03_AXI_awready(axi_interconnect_0_M03_AXI_AWREADY),
        .M03_AXI_awvalid(axi_interconnect_0_M03_AXI_AWVALID),
        .M03_AXI_bready(axi_interconnect_0_M03_AXI_BREADY),
        .M03_AXI_bresp(axi_interconnect_0_M03_AXI_BRESP),
        .M03_AXI_bvalid(axi_interconnect_0_M03_AXI_BVALID),
        .M03_AXI_rdata(axi_interconnect_0_M03_AXI_RDATA),
        .M03_AXI_rready(axi_interconnect_0_M03_AXI_RREADY),
        .M03_AXI_rresp(axi_interconnect_0_M03_AXI_RRESP),
        .M03_AXI_rvalid(axi_interconnect_0_M03_AXI_RVALID),
        .M03_AXI_wdata(axi_interconnect_0_M03_AXI_WDATA),
        .M03_AXI_wready(axi_interconnect_0_M03_AXI_WREADY),
        .M03_AXI_wstrb(axi_interconnect_0_M03_AXI_WSTRB),
        .M03_AXI_wvalid(axi_interconnect_0_M03_AXI_WVALID),
        .M04_ACLK(processing_system7_0_FCLK_CLK0),
        .M04_ARESETN(proc_sys_reset_0_peripheral_aresetn),
        .M04_AXI_araddr({NLW_axi_interconnect_0_M04_AXI_araddr_UNCONNECTED[31:9],axi_interconnect_0_M04_AXI_ARADDR}),
        .M04_AXI_arready(axi_interconnect_0_M04_AXI_ARREADY),
        .M04_AXI_arvalid(axi_interconnect_0_M04_AXI_ARVALID),
        .M04_AXI_awaddr({NLW_axi_interconnect_0_M04_AXI_awaddr_UNCONNECTED[31:9],axi_interconnect_0_M04_AXI_AWADDR}),
        .M04_AXI_awready(axi_interconnect_0_M04_AXI_AWREADY),
        .M04_AXI_awvalid(axi_interconnect_0_M04_AXI_AWVALID),
        .M04_AXI_bready(axi_interconnect_0_M04_AXI_BREADY),
        .M04_AXI_bresp(axi_interconnect_0_M04_AXI_BRESP),
        .M04_AXI_bvalid(axi_interconnect_0_M04_AXI_BVALID),
        .M04_AXI_rdata(axi_interconnect_0_M04_AXI_RDATA),
        .M04_AXI_rready(axi_interconnect_0_M04_AXI_RREADY),
        .M04_AXI_rresp(axi_interconnect_0_M04_AXI_RRESP),
        .M04_AXI_rvalid(axi_interconnect_0_M04_AXI_RVALID),
        .M04_AXI_wdata(axi_interconnect_0_M04_AXI_WDATA),
        .M04_AXI_wready(axi_interconnect_0_M04_AXI_WREADY),
        .M04_AXI_wstrb(axi_interconnect_0_M04_AXI_WSTRB),
        .M04_AXI_wvalid(axi_interconnect_0_M04_AXI_WVALID),
        .M05_ACLK(processing_system7_0_FCLK_CLK0),
        .M05_ARESETN(proc_sys_reset_0_peripheral_aresetn),
        .M05_AXI_araddr({NLW_axi_interconnect_0_M05_AXI_araddr_UNCONNECTED[31:9],axi_interconnect_0_M05_AXI_ARADDR}),
        .M05_AXI_arready(axi_interconnect_0_M05_AXI_ARREADY),
        .M05_AXI_arvalid(axi_interconnect_0_M05_AXI_ARVALID),
        .M05_AXI_awaddr({NLW_axi_interconnect_0_M05_AXI_awaddr_UNCONNECTED[31:9],axi_interconnect_0_M05_AXI_AWADDR}),
        .M05_AXI_awready(axi_interconnect_0_M05_AXI_AWREADY),
        .M05_AXI_awvalid(axi_interconnect_0_M05_AXI_AWVALID),
        .M05_AXI_bready(axi_interconnect_0_M05_AXI_BREADY),
        .M05_AXI_bresp(axi_interconnect_0_M05_AXI_BRESP),
        .M05_AXI_bvalid(axi_interconnect_0_M05_AXI_BVALID),
        .M05_AXI_rdata(axi_interconnect_0_M05_AXI_RDATA),
        .M05_AXI_rready(axi_interconnect_0_M05_AXI_RREADY),
        .M05_AXI_rresp(axi_interconnect_0_M05_AXI_RRESP),
        .M05_AXI_rvalid(axi_interconnect_0_M05_AXI_RVALID),
        .M05_AXI_wdata(axi_interconnect_0_M05_AXI_WDATA),
        .M05_AXI_wready(axi_interconnect_0_M05_AXI_WREADY),
        .M05_AXI_wstrb(axi_interconnect_0_M05_AXI_WSTRB),
        .M05_AXI_wvalid(axi_interconnect_0_M05_AXI_WVALID),
        .M06_ACLK(processing_system7_0_FCLK_CLK0),
        .M06_ARESETN(proc_sys_reset_0_peripheral_aresetn),
        .M06_AXI_araddr({NLW_axi_interconnect_0_M06_AXI_araddr_UNCONNECTED[31:9],axi_interconnect_0_M06_AXI_ARADDR}),
        .M06_AXI_arready(axi_interconnect_0_M06_AXI_ARREADY),
        .M06_AXI_arvalid(axi_interconnect_0_M06_AXI_ARVALID),
        .M06_AXI_awaddr({NLW_axi_interconnect_0_M06_AXI_awaddr_UNCONNECTED[31:9],axi_interconnect_0_M06_AXI_AWADDR}),
        .M06_AXI_awready(axi_interconnect_0_M06_AXI_AWREADY),
        .M06_AXI_awvalid(axi_interconnect_0_M06_AXI_AWVALID),
        .M06_AXI_bready(axi_interconnect_0_M06_AXI_BREADY),
        .M06_AXI_bresp(axi_interconnect_0_M06_AXI_BRESP),
        .M06_AXI_bvalid(axi_interconnect_0_M06_AXI_BVALID),
        .M06_AXI_rdata(axi_interconnect_0_M06_AXI_RDATA),
        .M06_AXI_rready(axi_interconnect_0_M06_AXI_RREADY),
        .M06_AXI_rresp(axi_interconnect_0_M06_AXI_RRESP),
        .M06_AXI_rvalid(axi_interconnect_0_M06_AXI_RVALID),
        .M06_AXI_wdata(axi_interconnect_0_M06_AXI_WDATA),
        .M06_AXI_wready(axi_interconnect_0_M06_AXI_WREADY),
        .M06_AXI_wstrb(axi_interconnect_0_M06_AXI_WSTRB),
        .M06_AXI_wvalid(axi_interconnect_0_M06_AXI_WVALID),
        .S00_ACLK(processing_system7_0_FCLK_CLK0),
        .S00_ARESETN(proc_sys_reset_0_peripheral_aresetn),
        .S00_AXI_araddr(processing_system7_0_M_AXI_GP0_ARADDR),
        .S00_AXI_arburst(processing_system7_0_M_AXI_GP0_ARBURST),
        .S00_AXI_arcache(processing_system7_0_M_AXI_GP0_ARCACHE),
        .S00_AXI_arid(processing_system7_0_M_AXI_GP0_ARID),
        .S00_AXI_arlen(processing_system7_0_M_AXI_GP0_ARLEN),
        .S00_AXI_arlock(processing_system7_0_M_AXI_GP0_ARLOCK),
        .S00_AXI_arprot(processing_system7_0_M_AXI_GP0_ARPROT),
        .S00_AXI_arqos(processing_system7_0_M_AXI_GP0_ARQOS),
        .S00_AXI_arready(processing_system7_0_M_AXI_GP0_ARREADY),
        .S00_AXI_arsize(processing_system7_0_M_AXI_GP0_ARSIZE),
        .S00_AXI_arvalid(processing_system7_0_M_AXI_GP0_ARVALID),
        .S00_AXI_awaddr(processing_system7_0_M_AXI_GP0_AWADDR),
        .S00_AXI_awburst(processing_system7_0_M_AXI_GP0_AWBURST),
        .S00_AXI_awcache(processing_system7_0_M_AXI_GP0_AWCACHE),
        .S00_AXI_awid(processing_system7_0_M_AXI_GP0_AWID),
        .S00_AXI_awlen(processing_system7_0_M_AXI_GP0_AWLEN),
        .S00_AXI_awlock(processing_system7_0_M_AXI_GP0_AWLOCK),
        .S00_AXI_awprot(processing_system7_0_M_AXI_GP0_AWPROT),
        .S00_AXI_awqos(processing_system7_0_M_AXI_GP0_AWQOS),
        .S00_AXI_awready(processing_system7_0_M_AXI_GP0_AWREADY),
        .S00_AXI_awsize(processing_system7_0_M_AXI_GP0_AWSIZE),
        .S00_AXI_awvalid(processing_system7_0_M_AXI_GP0_AWVALID),
        .S00_AXI_bid(processing_system7_0_M_AXI_GP0_BID),
        .S00_AXI_bready(processing_system7_0_M_AXI_GP0_BREADY),
        .S00_AXI_bresp(processing_system7_0_M_AXI_GP0_BRESP),
        .S00_AXI_bvalid(processing_system7_0_M_AXI_GP0_BVALID),
        .S00_AXI_rdata(processing_system7_0_M_AXI_GP0_RDATA),
        .S00_AXI_rid(processing_system7_0_M_AXI_GP0_RID),
        .S00_AXI_rlast(processing_system7_0_M_AXI_GP0_RLAST),
        .S00_AXI_rready(processing_system7_0_M_AXI_GP0_RREADY),
        .S00_AXI_rresp(processing_system7_0_M_AXI_GP0_RRESP),
        .S00_AXI_rvalid(processing_system7_0_M_AXI_GP0_RVALID),
        .S00_AXI_wdata(processing_system7_0_M_AXI_GP0_WDATA),
        .S00_AXI_wid(processing_system7_0_M_AXI_GP0_WID),
        .S00_AXI_wlast(processing_system7_0_M_AXI_GP0_WLAST),
        .S00_AXI_wready(processing_system7_0_M_AXI_GP0_WREADY),
        .S00_AXI_wstrb(processing_system7_0_M_AXI_GP0_WSTRB),
        .S00_AXI_wvalid(processing_system7_0_M_AXI_GP0_WVALID));
  (* IMPORTED_FROM = "c:/GitHub/ReconHardware/FPGA_Files/Projects/matrixAccelerator/matrixAccelerator.srcs/sources_1/bd/processor/ip/processor_clk_wiz_0_0/processor_clk_wiz_0_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  processor_clk_wiz_0_0 clk_wiz_0
       (.clk_in1(processing_system7_0_FCLK_CLK0),
        .clk_out1(Clk),
        .resetn(proc_sys_reset_0_peripheral_aresetn));
  (* IMPORTED_FROM = "c:/GitHub/ReconHardware/FPGA_Files/Projects/matrixAccelerator/matrixAccelerator.srcs/sources_1/bd/processor/ip/processor_proc_sys_reset_0_0/processor_proc_sys_reset_0_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* X_CORE_INFO = "proc_sys_reset,Vivado 2020.1" *) 
  processor_proc_sys_reset_0_0 proc_sys_reset_0
       (.aux_reset_in(1'b1),
        .bus_struct_reset(NLW_proc_sys_reset_0_bus_struct_reset_UNCONNECTED[0]),
        .dcm_locked(1'b1),
        .ext_reset_in(processing_system7_0_FCLK_RESET0_N),
        .interconnect_aresetn(NLW_proc_sys_reset_0_interconnect_aresetn_UNCONNECTED[0]),
        .mb_debug_sys_rst(1'b0),
        .mb_reset(NLW_proc_sys_reset_0_mb_reset_UNCONNECTED),
        .peripheral_aresetn(proc_sys_reset_0_peripheral_aresetn),
        .peripheral_reset(NLW_proc_sys_reset_0_peripheral_reset_UNCONNECTED[0]),
        .slowest_sync_clk(processing_system7_0_FCLK_CLK0));
  (* IMPORTED_FROM = "c:/GitHub/ReconHardware/FPGA_Files/Projects/matrixAccelerator/matrixAccelerator.srcs/sources_1/bd/processor/ip/processor_processing_system7_0_0/processor_processing_system7_0_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* X_CORE_INFO = "processing_system7_v5_5_processing_system7,Vivado 2020.1" *) 
  processor_processing_system7_0_0 processing_system7_0
       (.DDR_Addr(DDR_addr),
        .DDR_BankAddr(DDR_ba),
        .DDR_CAS_n(DDR_cas_n),
        .DDR_CKE(DDR_cke),
        .DDR_CS_n(DDR_cs_n),
        .DDR_Clk(DDR_ck_p),
        .DDR_Clk_n(DDR_ck_n),
        .DDR_DM(DDR_dm),
        .DDR_DQ(DDR_dq),
        .DDR_DQS(DDR_dqs_p),
        .DDR_DQS_n(DDR_dqs_n),
        .DDR_DRSTB(DDR_reset_n),
        .DDR_ODT(DDR_odt),
        .DDR_RAS_n(DDR_ras_n),
        .DDR_VRN(FIXED_IO_ddr_vrn),
        .DDR_VRP(FIXED_IO_ddr_vrp),
        .DDR_WEB(DDR_we_n),
        .FCLK_CLK0(processing_system7_0_FCLK_CLK0),
        .FCLK_RESET0_N(processing_system7_0_FCLK_RESET0_N),
        .MIO(FIXED_IO_mio),
        .M_AXI_GP0_ACLK(processing_system7_0_FCLK_CLK0),
        .M_AXI_GP0_ARADDR(processing_system7_0_M_AXI_GP0_ARADDR),
        .M_AXI_GP0_ARBURST(processing_system7_0_M_AXI_GP0_ARBURST),
        .M_AXI_GP0_ARCACHE(processing_system7_0_M_AXI_GP0_ARCACHE),
        .M_AXI_GP0_ARID(processing_system7_0_M_AXI_GP0_ARID),
        .M_AXI_GP0_ARLEN(processing_system7_0_M_AXI_GP0_ARLEN),
        .M_AXI_GP0_ARLOCK(processing_system7_0_M_AXI_GP0_ARLOCK),
        .M_AXI_GP0_ARPROT(processing_system7_0_M_AXI_GP0_ARPROT),
        .M_AXI_GP0_ARQOS(processing_system7_0_M_AXI_GP0_ARQOS),
        .M_AXI_GP0_ARREADY(processing_system7_0_M_AXI_GP0_ARREADY),
        .M_AXI_GP0_ARSIZE(processing_system7_0_M_AXI_GP0_ARSIZE),
        .M_AXI_GP0_ARVALID(processing_system7_0_M_AXI_GP0_ARVALID),
        .M_AXI_GP0_AWADDR(processing_system7_0_M_AXI_GP0_AWADDR),
        .M_AXI_GP0_AWBURST(processing_system7_0_M_AXI_GP0_AWBURST),
        .M_AXI_GP0_AWCACHE(processing_system7_0_M_AXI_GP0_AWCACHE),
        .M_AXI_GP0_AWID(processing_system7_0_M_AXI_GP0_AWID),
        .M_AXI_GP0_AWLEN(processing_system7_0_M_AXI_GP0_AWLEN),
        .M_AXI_GP0_AWLOCK(processing_system7_0_M_AXI_GP0_AWLOCK),
        .M_AXI_GP0_AWPROT(processing_system7_0_M_AXI_GP0_AWPROT),
        .M_AXI_GP0_AWQOS(processing_system7_0_M_AXI_GP0_AWQOS),
        .M_AXI_GP0_AWREADY(processing_system7_0_M_AXI_GP0_AWREADY),
        .M_AXI_GP0_AWSIZE(processing_system7_0_M_AXI_GP0_AWSIZE),
        .M_AXI_GP0_AWVALID(processing_system7_0_M_AXI_GP0_AWVALID),
        .M_AXI_GP0_BID(processing_system7_0_M_AXI_GP0_BID),
        .M_AXI_GP0_BREADY(processing_system7_0_M_AXI_GP0_BREADY),
        .M_AXI_GP0_BRESP(processing_system7_0_M_AXI_GP0_BRESP),
        .M_AXI_GP0_BVALID(processing_system7_0_M_AXI_GP0_BVALID),
        .M_AXI_GP0_RDATA(processing_system7_0_M_AXI_GP0_RDATA),
        .M_AXI_GP0_RID(processing_system7_0_M_AXI_GP0_RID),
        .M_AXI_GP0_RLAST(processing_system7_0_M_AXI_GP0_RLAST),
        .M_AXI_GP0_RREADY(processing_system7_0_M_AXI_GP0_RREADY),
        .M_AXI_GP0_RRESP(processing_system7_0_M_AXI_GP0_RRESP),
        .M_AXI_GP0_RVALID(processing_system7_0_M_AXI_GP0_RVALID),
        .M_AXI_GP0_WDATA(processing_system7_0_M_AXI_GP0_WDATA),
        .M_AXI_GP0_WID(processing_system7_0_M_AXI_GP0_WID),
        .M_AXI_GP0_WLAST(processing_system7_0_M_AXI_GP0_WLAST),
        .M_AXI_GP0_WREADY(processing_system7_0_M_AXI_GP0_WREADY),
        .M_AXI_GP0_WSTRB(processing_system7_0_M_AXI_GP0_WSTRB),
        .M_AXI_GP0_WVALID(processing_system7_0_M_AXI_GP0_WVALID),
        .PS_CLK(FIXED_IO_ps_clk),
        .PS_PORB(FIXED_IO_ps_porb),
        .PS_SRSTB(FIXED_IO_ps_srstb),
        .USB0_PORT_INDCTL(NLW_processing_system7_0_USB0_PORT_INDCTL_UNCONNECTED[1:0]),
        .USB0_VBUS_PWRFAULT(1'b0),
        .USB0_VBUS_PWRSELECT(NLW_processing_system7_0_USB0_VBUS_PWRSELECT_UNCONNECTED));
endmodule

(* CHECK_LICENSE_TYPE = "processor_auto_pc_0,axi_protocol_converter_v2_1_21_axi_protocol_converter,{}" *) (* X_CORE_INFO = "axi_protocol_converter_v2_1_21_axi_protocol_converter,Vivado 2020.1" *) (* downgradeipidentifiedwarnings = "yes" *) 
module processor_auto_pc_0
   (aclk,
    aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awlock,
    s_axi_awcache,
    s_axi_awprot,
    s_axi_awqos,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wid,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arlock,
    s_axi_arcache,
    s_axi_arprot,
    s_axi_arqos,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    m_axi_awaddr,
    m_axi_awprot,
    m_axi_awvalid,
    m_axi_awready,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wvalid,
    m_axi_wready,
    m_axi_bresp,
    m_axi_bvalid,
    m_axi_bready,
    m_axi_araddr,
    m_axi_arprot,
    m_axi_arvalid,
    m_axi_arready,
    m_axi_rdata,
    m_axi_rresp,
    m_axi_rvalid,
    m_axi_rready);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 CLK CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME CLK, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN processor_processing_system7_0_0_FCLK_CLK0, ASSOCIATED_BUSIF S_AXI:M_AXI, ASSOCIATED_RESET ARESETN, INSERT_VIP 0" *) input aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 RST RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME RST, POLARITY ACTIVE_LOW, INSERT_VIP 0, TYPE INTERCONNECT" *) input aresetn;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWID" *) input [11:0]s_axi_awid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWADDR" *) input [31:0]s_axi_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWLEN" *) input [3:0]s_axi_awlen;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWSIZE" *) input [2:0]s_axi_awsize;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWBURST" *) input [1:0]s_axi_awburst;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWLOCK" *) input [1:0]s_axi_awlock;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWCACHE" *) input [3:0]s_axi_awcache;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWPROT" *) input [2:0]s_axi_awprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWQOS" *) input [3:0]s_axi_awqos;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWVALID" *) input s_axi_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWREADY" *) output s_axi_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WID" *) input [11:0]s_axi_wid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WDATA" *) input [31:0]s_axi_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WSTRB" *) input [3:0]s_axi_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WLAST" *) input s_axi_wlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WVALID" *) input s_axi_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WREADY" *) output s_axi_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI BID" *) output [11:0]s_axi_bid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI BRESP" *) output [1:0]s_axi_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI BVALID" *) output s_axi_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI BREADY" *) input s_axi_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARID" *) input [11:0]s_axi_arid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARADDR" *) input [31:0]s_axi_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARLEN" *) input [3:0]s_axi_arlen;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARSIZE" *) input [2:0]s_axi_arsize;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARBURST" *) input [1:0]s_axi_arburst;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARLOCK" *) input [1:0]s_axi_arlock;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARCACHE" *) input [3:0]s_axi_arcache;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARPROT" *) input [2:0]s_axi_arprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARQOS" *) input [3:0]s_axi_arqos;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARVALID" *) input s_axi_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARREADY" *) output s_axi_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RID" *) output [11:0]s_axi_rid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RDATA" *) output [31:0]s_axi_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RRESP" *) output [1:0]s_axi_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RLAST" *) output s_axi_rlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RVALID" *) output s_axi_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S_AXI, DATA_WIDTH 32, PROTOCOL AXI3, FREQ_HZ 100000000, ID_WIDTH 12, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 8, NUM_WRITE_OUTSTANDING 8, MAX_BURST_LENGTH 16, PHASE 0.000, CLK_DOMAIN processor_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 4, NUM_WRITE_THREADS 4, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_rready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI AWADDR" *) output [31:0]m_axi_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI AWPROT" *) output [2:0]m_axi_awprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI AWVALID" *) output m_axi_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI AWREADY" *) input m_axi_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI WDATA" *) output [31:0]m_axi_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI WSTRB" *) output [3:0]m_axi_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI WVALID" *) output m_axi_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI WREADY" *) input m_axi_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI BRESP" *) input [1:0]m_axi_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI BVALID" *) input m_axi_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI BREADY" *) output m_axi_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI ARADDR" *) output [31:0]m_axi_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI ARPROT" *) output [2:0]m_axi_arprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI ARVALID" *) output m_axi_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI ARREADY" *) input m_axi_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI RDATA" *) input [31:0]m_axi_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI RRESP" *) input [1:0]m_axi_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI RVALID" *) input m_axi_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME M_AXI, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 8, NUM_WRITE_OUTSTANDING 8, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN processor_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 4, NUM_WRITE_THREADS 4, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output m_axi_rready;

  wire aclk;
  wire aresetn;
  wire [31:0]m_axi_araddr;
  wire [2:0]m_axi_arprot;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire [31:0]m_axi_awaddr;
  wire [2:0]m_axi_awprot;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire [31:0]m_axi_rdata;
  wire m_axi_rready;
  wire [1:0]m_axi_rresp;
  wire m_axi_rvalid;
  wire [31:0]m_axi_wdata;
  wire m_axi_wready;
  wire [3:0]m_axi_wstrb;
  wire m_axi_wvalid;
  wire [31:0]s_axi_araddr;
  wire [1:0]s_axi_arburst;
  wire [3:0]s_axi_arcache;
  wire [11:0]s_axi_arid;
  wire [3:0]s_axi_arlen;
  wire [1:0]s_axi_arlock;
  wire [2:0]s_axi_arprot;
  wire [3:0]s_axi_arqos;
  wire s_axi_arready;
  wire [2:0]s_axi_arsize;
  wire s_axi_arvalid;
  wire [31:0]s_axi_awaddr;
  wire [1:0]s_axi_awburst;
  wire [3:0]s_axi_awcache;
  wire [11:0]s_axi_awid;
  wire [3:0]s_axi_awlen;
  wire [1:0]s_axi_awlock;
  wire [2:0]s_axi_awprot;
  wire [3:0]s_axi_awqos;
  wire s_axi_awready;
  wire [2:0]s_axi_awsize;
  wire s_axi_awvalid;
  wire [11:0]s_axi_bid;
  wire s_axi_bready;
  wire [1:0]s_axi_bresp;
  wire s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire [11:0]s_axi_rid;
  wire s_axi_rlast;
  wire s_axi_rready;
  wire [1:0]s_axi_rresp;
  wire s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire [11:0]s_axi_wid;
  wire s_axi_wlast;
  wire s_axi_wready;
  wire [3:0]s_axi_wstrb;
  wire s_axi_wvalid;
  wire NLW_inst_m_axi_wlast_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_arburst_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_arcache_UNCONNECTED;
  wire [11:0]NLW_inst_m_axi_arid_UNCONNECTED;
  wire [7:0]NLW_inst_m_axi_arlen_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_arlock_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_arqos_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_arregion_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_arsize_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_aruser_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_awburst_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_awcache_UNCONNECTED;
  wire [11:0]NLW_inst_m_axi_awid_UNCONNECTED;
  wire [7:0]NLW_inst_m_axi_awlen_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_awlock_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_awqos_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_awregion_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_awsize_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_awuser_UNCONNECTED;
  wire [11:0]NLW_inst_m_axi_wid_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_wuser_UNCONNECTED;
  wire [0:0]NLW_inst_s_axi_buser_UNCONNECTED;
  wire [0:0]NLW_inst_s_axi_ruser_UNCONNECTED;

  (* C_AXI_ADDR_WIDTH = "32" *) 
  (* C_AXI_ARUSER_WIDTH = "1" *) 
  (* C_AXI_AWUSER_WIDTH = "1" *) 
  (* C_AXI_BUSER_WIDTH = "1" *) 
  (* C_AXI_DATA_WIDTH = "32" *) 
  (* C_AXI_ID_WIDTH = "12" *) 
  (* C_AXI_RUSER_WIDTH = "1" *) 
  (* C_AXI_SUPPORTS_READ = "1" *) 
  (* C_AXI_SUPPORTS_USER_SIGNALS = "0" *) 
  (* C_AXI_SUPPORTS_WRITE = "1" *) 
  (* C_AXI_WUSER_WIDTH = "1" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_IGNORE_ID = "0" *) 
  (* C_M_AXI_PROTOCOL = "2" *) 
  (* C_S_AXI_PROTOCOL = "1" *) 
  (* C_TRANSLATION_MODE = "2" *) 
  (* P_AXI3 = "1" *) 
  (* P_AXI4 = "0" *) 
  (* P_AXILITE = "2" *) 
  (* P_AXILITE_SIZE = "3'b010" *) 
  (* P_CONVERSION = "2" *) 
  (* P_DECERR = "2'b11" *) 
  (* P_INCR = "2'b01" *) 
  (* P_PROTECTION = "1" *) 
  (* P_SLVERR = "2'b10" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  processor_auto_pc_0_axi_protocol_converter_v2_1_21_axi_protocol_converter inst
       (.aclk(aclk),
        .aresetn(aresetn),
        .m_axi_araddr(m_axi_araddr),
        .m_axi_arburst(NLW_inst_m_axi_arburst_UNCONNECTED[1:0]),
        .m_axi_arcache(NLW_inst_m_axi_arcache_UNCONNECTED[3:0]),
        .m_axi_arid(NLW_inst_m_axi_arid_UNCONNECTED[11:0]),
        .m_axi_arlen(NLW_inst_m_axi_arlen_UNCONNECTED[7:0]),
        .m_axi_arlock(NLW_inst_m_axi_arlock_UNCONNECTED[0]),
        .m_axi_arprot(m_axi_arprot),
        .m_axi_arqos(NLW_inst_m_axi_arqos_UNCONNECTED[3:0]),
        .m_axi_arready(m_axi_arready),
        .m_axi_arregion(NLW_inst_m_axi_arregion_UNCONNECTED[3:0]),
        .m_axi_arsize(NLW_inst_m_axi_arsize_UNCONNECTED[2:0]),
        .m_axi_aruser(NLW_inst_m_axi_aruser_UNCONNECTED[0]),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_awaddr(m_axi_awaddr),
        .m_axi_awburst(NLW_inst_m_axi_awburst_UNCONNECTED[1:0]),
        .m_axi_awcache(NLW_inst_m_axi_awcache_UNCONNECTED[3:0]),
        .m_axi_awid(NLW_inst_m_axi_awid_UNCONNECTED[11:0]),
        .m_axi_awlen(NLW_inst_m_axi_awlen_UNCONNECTED[7:0]),
        .m_axi_awlock(NLW_inst_m_axi_awlock_UNCONNECTED[0]),
        .m_axi_awprot(m_axi_awprot),
        .m_axi_awqos(NLW_inst_m_axi_awqos_UNCONNECTED[3:0]),
        .m_axi_awready(m_axi_awready),
        .m_axi_awregion(NLW_inst_m_axi_awregion_UNCONNECTED[3:0]),
        .m_axi_awsize(NLW_inst_m_axi_awsize_UNCONNECTED[2:0]),
        .m_axi_awuser(NLW_inst_m_axi_awuser_UNCONNECTED[0]),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_bid({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_buser(1'b0),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_rdata(m_axi_rdata),
        .m_axi_rid({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_rlast(1'b1),
        .m_axi_rready(m_axi_rready),
        .m_axi_rresp(m_axi_rresp),
        .m_axi_ruser(1'b0),
        .m_axi_rvalid(m_axi_rvalid),
        .m_axi_wdata(m_axi_wdata),
        .m_axi_wid(NLW_inst_m_axi_wid_UNCONNECTED[11:0]),
        .m_axi_wlast(NLW_inst_m_axi_wlast_UNCONNECTED),
        .m_axi_wready(m_axi_wready),
        .m_axi_wstrb(m_axi_wstrb),
        .m_axi_wuser(NLW_inst_m_axi_wuser_UNCONNECTED[0]),
        .m_axi_wvalid(m_axi_wvalid),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_arburst(s_axi_arburst),
        .s_axi_arcache(s_axi_arcache),
        .s_axi_arid(s_axi_arid),
        .s_axi_arlen(s_axi_arlen),
        .s_axi_arlock(s_axi_arlock),
        .s_axi_arprot(s_axi_arprot),
        .s_axi_arqos(s_axi_arqos),
        .s_axi_arready(s_axi_arready),
        .s_axi_arregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arsize(s_axi_arsize),
        .s_axi_aruser(1'b0),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awburst(s_axi_awburst),
        .s_axi_awcache(s_axi_awcache),
        .s_axi_awid(s_axi_awid),
        .s_axi_awlen(s_axi_awlen),
        .s_axi_awlock(s_axi_awlock),
        .s_axi_awprot(s_axi_awprot),
        .s_axi_awqos(s_axi_awqos),
        .s_axi_awready(s_axi_awready),
        .s_axi_awregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awsize(s_axi_awsize),
        .s_axi_awuser(1'b0),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bid(s_axi_bid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bresp(s_axi_bresp),
        .s_axi_buser(NLW_inst_s_axi_buser_UNCONNECTED[0]),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rid(s_axi_rid),
        .s_axi_rlast(s_axi_rlast),
        .s_axi_rready(s_axi_rready),
        .s_axi_rresp(s_axi_rresp),
        .s_axi_ruser(NLW_inst_s_axi_ruser_UNCONNECTED[0]),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wid(s_axi_wid),
        .s_axi_wlast(s_axi_wlast),
        .s_axi_wready(s_axi_wready),
        .s_axi_wstrb(s_axi_wstrb),
        .s_axi_wuser(1'b0),
        .s_axi_wvalid(s_axi_wvalid));
endmodule

(* C_AXI_ADDR_WIDTH = "32" *) (* C_AXI_ARUSER_WIDTH = "1" *) (* C_AXI_AWUSER_WIDTH = "1" *) 
(* C_AXI_BUSER_WIDTH = "1" *) (* C_AXI_DATA_WIDTH = "32" *) (* C_AXI_ID_WIDTH = "12" *) 
(* C_AXI_RUSER_WIDTH = "1" *) (* C_AXI_SUPPORTS_READ = "1" *) (* C_AXI_SUPPORTS_USER_SIGNALS = "0" *) 
(* C_AXI_SUPPORTS_WRITE = "1" *) (* C_AXI_WUSER_WIDTH = "1" *) (* C_FAMILY = "zynq" *) 
(* C_IGNORE_ID = "0" *) (* C_M_AXI_PROTOCOL = "2" *) (* C_S_AXI_PROTOCOL = "1" *) 
(* C_TRANSLATION_MODE = "2" *) (* ORIG_REF_NAME = "axi_protocol_converter_v2_1_21_axi_protocol_converter" *) (* P_AXI3 = "1" *) 
(* P_AXI4 = "0" *) (* P_AXILITE = "2" *) (* P_AXILITE_SIZE = "3'b010" *) 
(* P_CONVERSION = "2" *) (* P_DECERR = "2'b11" *) (* P_INCR = "2'b01" *) 
(* P_PROTECTION = "1" *) (* P_SLVERR = "2'b10" *) (* downgradeipidentifiedwarnings = "yes" *) 
module processor_auto_pc_0_axi_protocol_converter_v2_1_21_axi_protocol_converter
   (aclk,
    aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awlock,
    s_axi_awcache,
    s_axi_awprot,
    s_axi_awregion,
    s_axi_awqos,
    s_axi_awuser,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wid,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wuser,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_buser,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arlock,
    s_axi_arcache,
    s_axi_arprot,
    s_axi_arregion,
    s_axi_arqos,
    s_axi_aruser,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_ruser,
    s_axi_rvalid,
    s_axi_rready,
    m_axi_awid,
    m_axi_awaddr,
    m_axi_awlen,
    m_axi_awsize,
    m_axi_awburst,
    m_axi_awlock,
    m_axi_awcache,
    m_axi_awprot,
    m_axi_awregion,
    m_axi_awqos,
    m_axi_awuser,
    m_axi_awvalid,
    m_axi_awready,
    m_axi_wid,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wlast,
    m_axi_wuser,
    m_axi_wvalid,
    m_axi_wready,
    m_axi_bid,
    m_axi_bresp,
    m_axi_buser,
    m_axi_bvalid,
    m_axi_bready,
    m_axi_arid,
    m_axi_araddr,
    m_axi_arlen,
    m_axi_arsize,
    m_axi_arburst,
    m_axi_arlock,
    m_axi_arcache,
    m_axi_arprot,
    m_axi_arregion,
    m_axi_arqos,
    m_axi_aruser,
    m_axi_arvalid,
    m_axi_arready,
    m_axi_rid,
    m_axi_rdata,
    m_axi_rresp,
    m_axi_rlast,
    m_axi_ruser,
    m_axi_rvalid,
    m_axi_rready);
  input aclk;
  input aresetn;
  input [11:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [3:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input [1:0]s_axi_awlock;
  input [3:0]s_axi_awcache;
  input [2:0]s_axi_awprot;
  input [3:0]s_axi_awregion;
  input [3:0]s_axi_awqos;
  input [0:0]s_axi_awuser;
  input s_axi_awvalid;
  output s_axi_awready;
  input [11:0]s_axi_wid;
  input [31:0]s_axi_wdata;
  input [3:0]s_axi_wstrb;
  input s_axi_wlast;
  input [0:0]s_axi_wuser;
  input s_axi_wvalid;
  output s_axi_wready;
  output [11:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output [0:0]s_axi_buser;
  output s_axi_bvalid;
  input s_axi_bready;
  input [11:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [3:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input [1:0]s_axi_arlock;
  input [3:0]s_axi_arcache;
  input [2:0]s_axi_arprot;
  input [3:0]s_axi_arregion;
  input [3:0]s_axi_arqos;
  input [0:0]s_axi_aruser;
  input s_axi_arvalid;
  output s_axi_arready;
  output [11:0]s_axi_rid;
  output [31:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output [0:0]s_axi_ruser;
  output s_axi_rvalid;
  input s_axi_rready;
  output [11:0]m_axi_awid;
  output [31:0]m_axi_awaddr;
  output [7:0]m_axi_awlen;
  output [2:0]m_axi_awsize;
  output [1:0]m_axi_awburst;
  output [0:0]m_axi_awlock;
  output [3:0]m_axi_awcache;
  output [2:0]m_axi_awprot;
  output [3:0]m_axi_awregion;
  output [3:0]m_axi_awqos;
  output [0:0]m_axi_awuser;
  output m_axi_awvalid;
  input m_axi_awready;
  output [11:0]m_axi_wid;
  output [31:0]m_axi_wdata;
  output [3:0]m_axi_wstrb;
  output m_axi_wlast;
  output [0:0]m_axi_wuser;
  output m_axi_wvalid;
  input m_axi_wready;
  input [11:0]m_axi_bid;
  input [1:0]m_axi_bresp;
  input [0:0]m_axi_buser;
  input m_axi_bvalid;
  output m_axi_bready;
  output [11:0]m_axi_arid;
  output [31:0]m_axi_araddr;
  output [7:0]m_axi_arlen;
  output [2:0]m_axi_arsize;
  output [1:0]m_axi_arburst;
  output [0:0]m_axi_arlock;
  output [3:0]m_axi_arcache;
  output [2:0]m_axi_arprot;
  output [3:0]m_axi_arregion;
  output [3:0]m_axi_arqos;
  output [0:0]m_axi_aruser;
  output m_axi_arvalid;
  input m_axi_arready;
  input [11:0]m_axi_rid;
  input [31:0]m_axi_rdata;
  input [1:0]m_axi_rresp;
  input m_axi_rlast;
  input [0:0]m_axi_ruser;
  input m_axi_rvalid;
  output m_axi_rready;

  wire \<const0> ;
  wire \<const1> ;
  wire aclk;
  wire aresetn;
  wire [31:0]m_axi_araddr;
  wire [2:0]m_axi_arprot;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire [31:0]m_axi_awaddr;
  wire [2:0]m_axi_awprot;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire [31:0]m_axi_rdata;
  wire m_axi_rready;
  wire [1:0]m_axi_rresp;
  wire m_axi_rvalid;
  wire m_axi_wready;
  wire [31:0]s_axi_araddr;
  wire [1:0]s_axi_arburst;
  wire [11:0]s_axi_arid;
  wire [3:0]s_axi_arlen;
  wire [2:0]s_axi_arprot;
  wire s_axi_arready;
  wire [2:0]s_axi_arsize;
  wire s_axi_arvalid;
  wire [31:0]s_axi_awaddr;
  wire [1:0]s_axi_awburst;
  wire [11:0]s_axi_awid;
  wire [3:0]s_axi_awlen;
  wire [2:0]s_axi_awprot;
  wire s_axi_awready;
  wire [2:0]s_axi_awsize;
  wire s_axi_awvalid;
  wire [11:0]s_axi_bid;
  wire s_axi_bready;
  wire [1:0]s_axi_bresp;
  wire s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire [11:0]s_axi_rid;
  wire s_axi_rlast;
  wire s_axi_rready;
  wire [1:0]s_axi_rresp;
  wire s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire [3:0]s_axi_wstrb;
  wire s_axi_wvalid;

  assign m_axi_arburst[1] = \<const0> ;
  assign m_axi_arburst[0] = \<const1> ;
  assign m_axi_arcache[3] = \<const0> ;
  assign m_axi_arcache[2] = \<const0> ;
  assign m_axi_arcache[1] = \<const0> ;
  assign m_axi_arcache[0] = \<const0> ;
  assign m_axi_arid[11] = \<const0> ;
  assign m_axi_arid[10] = \<const0> ;
  assign m_axi_arid[9] = \<const0> ;
  assign m_axi_arid[8] = \<const0> ;
  assign m_axi_arid[7] = \<const0> ;
  assign m_axi_arid[6] = \<const0> ;
  assign m_axi_arid[5] = \<const0> ;
  assign m_axi_arid[4] = \<const0> ;
  assign m_axi_arid[3] = \<const0> ;
  assign m_axi_arid[2] = \<const0> ;
  assign m_axi_arid[1] = \<const0> ;
  assign m_axi_arid[0] = \<const0> ;
  assign m_axi_arlen[7] = \<const0> ;
  assign m_axi_arlen[6] = \<const0> ;
  assign m_axi_arlen[5] = \<const0> ;
  assign m_axi_arlen[4] = \<const0> ;
  assign m_axi_arlen[3] = \<const0> ;
  assign m_axi_arlen[2] = \<const0> ;
  assign m_axi_arlen[1] = \<const0> ;
  assign m_axi_arlen[0] = \<const0> ;
  assign m_axi_arlock[0] = \<const0> ;
  assign m_axi_arqos[3] = \<const0> ;
  assign m_axi_arqos[2] = \<const0> ;
  assign m_axi_arqos[1] = \<const0> ;
  assign m_axi_arqos[0] = \<const0> ;
  assign m_axi_arregion[3] = \<const0> ;
  assign m_axi_arregion[2] = \<const0> ;
  assign m_axi_arregion[1] = \<const0> ;
  assign m_axi_arregion[0] = \<const0> ;
  assign m_axi_arsize[2] = \<const0> ;
  assign m_axi_arsize[1] = \<const1> ;
  assign m_axi_arsize[0] = \<const0> ;
  assign m_axi_aruser[0] = \<const0> ;
  assign m_axi_awburst[1] = \<const0> ;
  assign m_axi_awburst[0] = \<const1> ;
  assign m_axi_awcache[3] = \<const0> ;
  assign m_axi_awcache[2] = \<const0> ;
  assign m_axi_awcache[1] = \<const0> ;
  assign m_axi_awcache[0] = \<const0> ;
  assign m_axi_awid[11] = \<const0> ;
  assign m_axi_awid[10] = \<const0> ;
  assign m_axi_awid[9] = \<const0> ;
  assign m_axi_awid[8] = \<const0> ;
  assign m_axi_awid[7] = \<const0> ;
  assign m_axi_awid[6] = \<const0> ;
  assign m_axi_awid[5] = \<const0> ;
  assign m_axi_awid[4] = \<const0> ;
  assign m_axi_awid[3] = \<const0> ;
  assign m_axi_awid[2] = \<const0> ;
  assign m_axi_awid[1] = \<const0> ;
  assign m_axi_awid[0] = \<const0> ;
  assign m_axi_awlen[7] = \<const0> ;
  assign m_axi_awlen[6] = \<const0> ;
  assign m_axi_awlen[5] = \<const0> ;
  assign m_axi_awlen[4] = \<const0> ;
  assign m_axi_awlen[3] = \<const0> ;
  assign m_axi_awlen[2] = \<const0> ;
  assign m_axi_awlen[1] = \<const0> ;
  assign m_axi_awlen[0] = \<const0> ;
  assign m_axi_awlock[0] = \<const0> ;
  assign m_axi_awqos[3] = \<const0> ;
  assign m_axi_awqos[2] = \<const0> ;
  assign m_axi_awqos[1] = \<const0> ;
  assign m_axi_awqos[0] = \<const0> ;
  assign m_axi_awregion[3] = \<const0> ;
  assign m_axi_awregion[2] = \<const0> ;
  assign m_axi_awregion[1] = \<const0> ;
  assign m_axi_awregion[0] = \<const0> ;
  assign m_axi_awsize[2] = \<const0> ;
  assign m_axi_awsize[1] = \<const1> ;
  assign m_axi_awsize[0] = \<const0> ;
  assign m_axi_awuser[0] = \<const0> ;
  assign m_axi_wdata[31:0] = s_axi_wdata;
  assign m_axi_wid[11] = \<const0> ;
  assign m_axi_wid[10] = \<const0> ;
  assign m_axi_wid[9] = \<const0> ;
  assign m_axi_wid[8] = \<const0> ;
  assign m_axi_wid[7] = \<const0> ;
  assign m_axi_wid[6] = \<const0> ;
  assign m_axi_wid[5] = \<const0> ;
  assign m_axi_wid[4] = \<const0> ;
  assign m_axi_wid[3] = \<const0> ;
  assign m_axi_wid[2] = \<const0> ;
  assign m_axi_wid[1] = \<const0> ;
  assign m_axi_wid[0] = \<const0> ;
  assign m_axi_wlast = \<const1> ;
  assign m_axi_wstrb[3:0] = s_axi_wstrb;
  assign m_axi_wuser[0] = \<const0> ;
  assign m_axi_wvalid = s_axi_wvalid;
  assign s_axi_buser[0] = \<const0> ;
  assign s_axi_ruser[0] = \<const0> ;
  assign s_axi_wready = m_axi_wready;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  processor_auto_pc_0_axi_protocol_converter_v2_1_21_b2s \gen_axilite.gen_b2s_conv.axilite_b2s 
       (.Q({m_axi_awprot,m_axi_awaddr[31:12]}),
        .aclk(aclk),
        .aresetn(aresetn),
        .in({m_axi_rresp,m_axi_rdata}),
        .m_axi_araddr(m_axi_araddr[11:0]),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_awaddr(m_axi_awaddr[11:0]),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_rready(m_axi_rready),
        .m_axi_rvalid(m_axi_rvalid),
        .\m_payload_i_reg[13] ({s_axi_bid,s_axi_bresp}),
        .\m_payload_i_reg[34] ({m_axi_arprot,m_axi_araddr[31:12]}),
        .\m_payload_i_reg[46] ({s_axi_rid,s_axi_rlast,s_axi_rresp,s_axi_rdata}),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_arburst(s_axi_arburst),
        .s_axi_arid(s_axi_arid),
        .s_axi_arlen(s_axi_arlen),
        .s_axi_arprot(s_axi_arprot),
        .s_axi_arready(s_axi_arready),
        .s_axi_arsize(s_axi_arsize[1:0]),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awburst(s_axi_awburst),
        .s_axi_awid(s_axi_awid),
        .s_axi_awlen(s_axi_awlen),
        .s_axi_awprot(s_axi_awprot),
        .s_axi_awready(s_axi_awready),
        .s_axi_awsize(s_axi_awsize[1:0]),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid(s_axi_rvalid));
endmodule

(* ORIG_REF_NAME = "axi_protocol_converter_v2_1_21_b2s" *) 
module processor_auto_pc_0_axi_protocol_converter_v2_1_21_b2s
   (s_axi_awready,
    s_axi_rvalid,
    s_axi_bvalid,
    s_axi_arready,
    Q,
    \m_payload_i_reg[34] ,
    \m_payload_i_reg[13] ,
    \m_payload_i_reg[46] ,
    m_axi_bready,
    m_axi_arvalid,
    m_axi_rready,
    m_axi_awvalid,
    m_axi_awaddr,
    m_axi_araddr,
    s_axi_awvalid,
    s_axi_rready,
    s_axi_bready,
    s_axi_arvalid,
    aclk,
    in,
    s_axi_awid,
    s_axi_awlen,
    s_axi_awburst,
    s_axi_awsize,
    s_axi_awprot,
    s_axi_awaddr,
    m_axi_bresp,
    s_axi_arid,
    s_axi_arlen,
    s_axi_arburst,
    s_axi_arsize,
    s_axi_arprot,
    s_axi_araddr,
    m_axi_arready,
    m_axi_awready,
    m_axi_bvalid,
    m_axi_rvalid,
    aresetn);
  output s_axi_awready;
  output s_axi_rvalid;
  output s_axi_bvalid;
  output s_axi_arready;
  output [22:0]Q;
  output [22:0]\m_payload_i_reg[34] ;
  output [13:0]\m_payload_i_reg[13] ;
  output [46:0]\m_payload_i_reg[46] ;
  output m_axi_bready;
  output m_axi_arvalid;
  output m_axi_rready;
  output m_axi_awvalid;
  output [11:0]m_axi_awaddr;
  output [11:0]m_axi_araddr;
  input s_axi_awvalid;
  input s_axi_rready;
  input s_axi_bready;
  input s_axi_arvalid;
  input aclk;
  input [33:0]in;
  input [11:0]s_axi_awid;
  input [3:0]s_axi_awlen;
  input [1:0]s_axi_awburst;
  input [1:0]s_axi_awsize;
  input [2:0]s_axi_awprot;
  input [31:0]s_axi_awaddr;
  input [1:0]m_axi_bresp;
  input [11:0]s_axi_arid;
  input [3:0]s_axi_arlen;
  input [1:0]s_axi_arburst;
  input [1:0]s_axi_arsize;
  input [2:0]s_axi_arprot;
  input [31:0]s_axi_araddr;
  input m_axi_arready;
  input m_axi_awready;
  input m_axi_bvalid;
  input m_axi_rvalid;
  input aresetn;

  wire [22:0]Q;
  wire \RD.ar_channel_0_n_0 ;
  wire \RD.ar_channel_0_n_36 ;
  wire \RD.ar_channel_0_n_37 ;
  wire \RD.ar_channel_0_n_38 ;
  wire \RD.ar_channel_0_n_39 ;
  wire \RD.r_channel_0_n_0 ;
  wire \RD.r_channel_0_n_2 ;
  wire SI_REG_n_134;
  wire SI_REG_n_135;
  wire SI_REG_n_136;
  wire SI_REG_n_137;
  wire SI_REG_n_138;
  wire SI_REG_n_139;
  wire SI_REG_n_140;
  wire SI_REG_n_141;
  wire SI_REG_n_142;
  wire SI_REG_n_146;
  wire SI_REG_n_147;
  wire SI_REG_n_149;
  wire SI_REG_n_153;
  wire SI_REG_n_154;
  wire SI_REG_n_155;
  wire SI_REG_n_156;
  wire SI_REG_n_157;
  wire SI_REG_n_158;
  wire SI_REG_n_159;
  wire SI_REG_n_160;
  wire SI_REG_n_161;
  wire SI_REG_n_162;
  wire SI_REG_n_163;
  wire SI_REG_n_164;
  wire SI_REG_n_165;
  wire SI_REG_n_166;
  wire SI_REG_n_167;
  wire SI_REG_n_168;
  wire SI_REG_n_169;
  wire SI_REG_n_170;
  wire SI_REG_n_171;
  wire SI_REG_n_37;
  wire SI_REG_n_75;
  wire SI_REG_n_76;
  wire SI_REG_n_77;
  wire SI_REG_n_78;
  wire SI_REG_n_96;
  wire SI_REG_n_97;
  wire SI_REG_n_98;
  wire \WR.aw_channel_0_n_2 ;
  wire \WR.aw_channel_0_n_39 ;
  wire \WR.aw_channel_0_n_40 ;
  wire \WR.aw_channel_0_n_41 ;
  wire \WR.aw_channel_0_n_42 ;
  wire \WR.b_channel_0_n_2 ;
  wire aclk;
  wire \ar.ar_pipe/p_1_in ;
  wire [1:0]\ar_cmd_fsm_0/state ;
  wire areset_d1;
  wire areset_d1_i_1_n_0;
  wire aresetn;
  wire \aw.aw_pipe/p_1_in ;
  wire [0:0]\aw_cmd_fsm_0/next_state__0 ;
  wire [1:0]\aw_cmd_fsm_0/state ;
  wire [11:0]axaddr_incr;
  wire [1:0]axsize;
  wire [11:0]b_awid;
  wire [3:0]b_awlen;
  wire b_push;
  wire \cmd_translator_0/s_axburst_eq0 ;
  wire \cmd_translator_0/s_axburst_eq1 ;
  wire [3:0]\cmd_translator_0/wrap_cmd_0/axaddr_offset ;
  wire [3:0]\cmd_translator_0/wrap_cmd_0/axaddr_offset_0 ;
  wire [2:1]\cmd_translator_0/wrap_cmd_0/axaddr_offset_r ;
  wire [2:1]\cmd_translator_0/wrap_cmd_0/axaddr_offset_r_2 ;
  wire [3:3]\cmd_translator_0/wrap_cmd_0/wrap_second_len ;
  wire [3:3]\cmd_translator_0/wrap_cmd_0/wrap_second_len_1 ;
  wire [3:3]\cmd_translator_0/wrap_cmd_0/wrap_second_len_r ;
  wire [3:3]\cmd_translator_0/wrap_cmd_0/wrap_second_len_r_3 ;
  wire [33:0]in;
  wire [11:0]m_axi_araddr;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire [11:0]m_axi_awaddr;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire m_axi_rready;
  wire m_axi_rvalid;
  wire [13:0]\m_payload_i_reg[13] ;
  wire [22:0]\m_payload_i_reg[34] ;
  wire [46:0]\m_payload_i_reg[46] ;
  wire r_push;
  wire r_rlast;
  wire [11:0]s_arid;
  wire [11:0]s_arid_r;
  wire [11:0]s_awid;
  wire [31:0]s_axi_araddr;
  wire [1:0]s_axi_arburst;
  wire [11:0]s_axi_arid;
  wire [3:0]s_axi_arlen;
  wire [2:0]s_axi_arprot;
  wire s_axi_arready;
  wire [1:0]s_axi_arsize;
  wire s_axi_arvalid;
  wire [31:0]s_axi_awaddr;
  wire [1:0]s_axi_awburst;
  wire [11:0]s_axi_awid;
  wire [3:0]s_axi_awlen;
  wire [2:0]s_axi_awprot;
  wire s_axi_awready;
  wire [1:0]s_axi_awsize;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid;
  wire s_axi_rready;
  wire s_axi_rvalid;
  wire shandshake;
  wire [11:0]si_rs_araddr;
  wire [1:1]si_rs_arburst;
  wire [3:0]si_rs_arlen;
  wire si_rs_arvalid;
  wire [11:0]si_rs_awaddr;
  wire [1:1]si_rs_awburst;
  wire [3:0]si_rs_awlen;
  wire si_rs_awvalid;
  wire [11:0]si_rs_bid;
  wire si_rs_bready;
  wire [1:0]si_rs_bresp;
  wire si_rs_bvalid;
  wire [31:0]si_rs_rdata;
  wire [11:0]si_rs_rid;
  wire si_rs_rlast;
  wire si_rs_rready;
  wire [1:0]si_rs_rresp;

  processor_auto_pc_0_axi_protocol_converter_v2_1_21_b2s_ar_channel \RD.ar_channel_0 
       (.D(\cmd_translator_0/wrap_cmd_0/wrap_second_len ),
        .E(\ar.ar_pipe/p_1_in ),
        .\FSM_sequential_state_reg[1] (\RD.ar_channel_0_n_0 ),
        .\FSM_sequential_state_reg[1]_0 (\ar_cmd_fsm_0/state ),
        .\FSM_sequential_state_reg[1]_1 (\RD.r_channel_0_n_0 ),
        .O({SI_REG_n_138,SI_REG_n_139,SI_REG_n_140,SI_REG_n_141}),
        .Q({s_arid,si_rs_arlen,si_rs_arburst,SI_REG_n_96,SI_REG_n_97,SI_REG_n_98,si_rs_araddr}),
        .S({\RD.ar_channel_0_n_36 ,\RD.ar_channel_0_n_37 ,\RD.ar_channel_0_n_38 ,\RD.ar_channel_0_n_39 }),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .\axaddr_incr_reg[3] ({SI_REG_n_75,SI_REG_n_76,SI_REG_n_77,SI_REG_n_78}),
        .\axaddr_incr_reg[7] ({SI_REG_n_134,SI_REG_n_135,SI_REG_n_136,SI_REG_n_137}),
        .axaddr_offset({\cmd_translator_0/wrap_cmd_0/axaddr_offset [3],\cmd_translator_0/wrap_cmd_0/axaddr_offset [0]}),
        .\axaddr_offset_r_reg[0] (SI_REG_n_164),
        .\axaddr_offset_r_reg[2] (\cmd_translator_0/wrap_cmd_0/axaddr_offset_r ),
        .\axaddr_offset_r_reg[2]_0 (\cmd_translator_0/wrap_cmd_0/axaddr_offset [2:1]),
        .\axaddr_offset_r_reg[3] (SI_REG_n_154),
        .m_axi_araddr(m_axi_araddr),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .next_pending_r_reg(SI_REG_n_149),
        .r_push(r_push),
        .r_rlast(r_rlast),
        .\s_arid_r_reg[11]_0 (s_arid_r),
        .si_rs_arvalid(si_rs_arvalid),
        .\wrap_boundary_axaddr_r_reg[6] ({SI_REG_n_165,SI_REG_n_166,SI_REG_n_167,SI_REG_n_168,SI_REG_n_169,SI_REG_n_170,SI_REG_n_171}),
        .\wrap_second_len_r_reg[0] (SI_REG_n_153),
        .\wrap_second_len_r_reg[3] (\cmd_translator_0/wrap_cmd_0/wrap_second_len_r ));
  processor_auto_pc_0_axi_protocol_converter_v2_1_21_b2s_r_channel \RD.r_channel_0 
       (.D(s_arid_r),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .\cnt_read_reg[0] (\RD.r_channel_0_n_0 ),
        .\cnt_read_reg[0]_0 (\RD.r_channel_0_n_2 ),
        .\cnt_read_reg[4] (SI_REG_n_155),
        .in(in),
        .m_axi_rready(m_axi_rready),
        .m_axi_rvalid(m_axi_rvalid),
        .out({si_rs_rresp,si_rs_rdata}),
        .r_push(r_push),
        .r_push_r_reg_0({si_rs_rid,si_rs_rlast}),
        .r_rlast(r_rlast),
        .si_rs_rready(si_rs_rready));
  processor_auto_pc_0_axi_register_slice_v2_1_21_axi_register_slice SI_REG
       (.D(\cmd_translator_0/wrap_cmd_0/wrap_second_len_1 ),
        .E(\aw.aw_pipe/p_1_in ),
        .O({SI_REG_n_138,SI_REG_n_139,SI_REG_n_140,SI_REG_n_141}),
        .Q({s_awid,si_rs_awlen,si_rs_awburst,SI_REG_n_37,axsize,Q,si_rs_awaddr}),
        .S({\WR.aw_channel_0_n_39 ,\WR.aw_channel_0_n_40 ,\WR.aw_channel_0_n_41 ,\WR.aw_channel_0_n_42 }),
        .aclk(aclk),
        .aresetn(aresetn),
        .axaddr_incr(axaddr_incr),
        .\axaddr_incr_reg[3] ({\RD.ar_channel_0_n_36 ,\RD.ar_channel_0_n_37 ,\RD.ar_channel_0_n_38 ,\RD.ar_channel_0_n_39 }),
        .axaddr_offset({\cmd_translator_0/wrap_cmd_0/axaddr_offset_0 [3],\cmd_translator_0/wrap_cmd_0/axaddr_offset_0 [0]}),
        .axaddr_offset_0({\cmd_translator_0/wrap_cmd_0/axaddr_offset [3],\cmd_translator_0/wrap_cmd_0/axaddr_offset [0]}),
        .\axaddr_offset_r_reg[1] (\WR.aw_channel_0_n_2 ),
        .\axaddr_offset_r_reg[1]_0 (\RD.ar_channel_0_n_0 ),
        .\axaddr_offset_r_reg[2] (\cmd_translator_0/wrap_cmd_0/axaddr_offset_0 [2:1]),
        .\axaddr_offset_r_reg[2]_0 (SI_REG_n_146),
        .\axaddr_offset_r_reg[2]_1 (\cmd_translator_0/wrap_cmd_0/axaddr_offset [2:1]),
        .\axaddr_offset_r_reg[2]_2 (SI_REG_n_153),
        .\axaddr_offset_r_reg[2]_3 (\cmd_translator_0/wrap_cmd_0/axaddr_offset_r_2 ),
        .\axaddr_offset_r_reg[2]_4 (\cmd_translator_0/wrap_cmd_0/axaddr_offset_r ),
        .b_push(b_push),
        .\m_payload_i_reg[0] (SI_REG_n_156),
        .\m_payload_i_reg[0]_0 (SI_REG_n_164),
        .\m_payload_i_reg[0]_1 (\ar.ar_pipe/p_1_in ),
        .\m_payload_i_reg[13] (\m_payload_i_reg[13] ),
        .\m_payload_i_reg[3] ({SI_REG_n_75,SI_REG_n_76,SI_REG_n_77,SI_REG_n_78}),
        .\m_payload_i_reg[3]_0 (SI_REG_n_147),
        .\m_payload_i_reg[3]_1 (SI_REG_n_154),
        .\m_payload_i_reg[46] (SI_REG_n_142),
        .\m_payload_i_reg[46]_0 (SI_REG_n_149),
        .\m_payload_i_reg[46]_1 (\m_payload_i_reg[46] ),
        .\m_payload_i_reg[61] ({s_arid,si_rs_arlen,si_rs_arburst,SI_REG_n_96,SI_REG_n_97,SI_REG_n_98,\m_payload_i_reg[34] ,si_rs_araddr}),
        .\m_payload_i_reg[6] ({SI_REG_n_157,SI_REG_n_158,SI_REG_n_159,SI_REG_n_160,SI_REG_n_161,SI_REG_n_162,SI_REG_n_163}),
        .\m_payload_i_reg[6]_0 ({SI_REG_n_165,SI_REG_n_166,SI_REG_n_167,SI_REG_n_168,SI_REG_n_169,SI_REG_n_170,SI_REG_n_171}),
        .\m_payload_i_reg[7] ({SI_REG_n_134,SI_REG_n_135,SI_REG_n_136,SI_REG_n_137}),
        .m_valid_i_reg(s_axi_bvalid),
        .m_valid_i_reg_0(s_axi_rvalid),
        .m_valid_i_reg_1(\RD.r_channel_0_n_2 ),
        .out(si_rs_bid),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_arburst(s_axi_arburst),
        .s_axi_arid(s_axi_arid),
        .s_axi_arlen(s_axi_arlen),
        .s_axi_arprot(s_axi_arprot),
        .s_axi_arsize(s_axi_arsize),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awburst(s_axi_awburst),
        .s_axi_awid(s_axi_awid),
        .s_axi_awlen(s_axi_awlen),
        .s_axi_awprot(s_axi_awprot),
        .s_axi_awsize(s_axi_awsize),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_rready(s_axi_rready),
        .s_ready_i_reg(s_axi_awready),
        .s_ready_i_reg_0(s_axi_arready),
        .s_ready_i_reg_1(SI_REG_n_155),
        .s_ready_i_reg_2(\ar_cmd_fsm_0/state ),
        .shandshake(shandshake),
        .si_rs_arvalid(si_rs_arvalid),
        .si_rs_awvalid(si_rs_awvalid),
        .si_rs_bready(si_rs_bready),
        .si_rs_bvalid(si_rs_bvalid),
        .si_rs_rready(si_rs_rready),
        .\skid_buffer_reg[1] (si_rs_bresp),
        .\skid_buffer_reg[33] ({si_rs_rresp,si_rs_rdata}),
        .\skid_buffer_reg[46] ({si_rs_rid,si_rs_rlast}),
        .\wrap_second_len_r_reg[3] (\cmd_translator_0/wrap_cmd_0/wrap_second_len ),
        .\wrap_second_len_r_reg[3]_0 (\cmd_translator_0/wrap_cmd_0/wrap_second_len_r_3 ),
        .\wrap_second_len_r_reg[3]_1 (\aw_cmd_fsm_0/state ),
        .\wrap_second_len_r_reg[3]_2 (\cmd_translator_0/wrap_cmd_0/wrap_second_len_r ));
  processor_auto_pc_0_axi_protocol_converter_v2_1_21_b2s_aw_channel \WR.aw_channel_0 
       (.D(\cmd_translator_0/wrap_cmd_0/wrap_second_len_1 ),
        .\FSM_sequential_state_reg[0] (\aw_cmd_fsm_0/next_state__0 ),
        .\FSM_sequential_state_reg[1] (\WR.aw_channel_0_n_2 ),
        .\FSM_sequential_state_reg[1]_0 (\aw_cmd_fsm_0/state ),
        .Q({s_awid,si_rs_awlen,si_rs_awburst,SI_REG_n_37,axsize,si_rs_awaddr}),
        .S({\WR.aw_channel_0_n_39 ,\WR.aw_channel_0_n_40 ,\WR.aw_channel_0_n_41 ,\WR.aw_channel_0_n_42 }),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .axaddr_incr(axaddr_incr),
        .axaddr_offset({\cmd_translator_0/wrap_cmd_0/axaddr_offset_0 [3],\cmd_translator_0/wrap_cmd_0/axaddr_offset_0 [0]}),
        .\axaddr_offset_r_reg[0] (SI_REG_n_156),
        .\axaddr_offset_r_reg[2] (\cmd_translator_0/wrap_cmd_0/axaddr_offset_r_2 ),
        .\axaddr_offset_r_reg[2]_0 (\cmd_translator_0/wrap_cmd_0/axaddr_offset_0 [2:1]),
        .\axaddr_offset_r_reg[3] (SI_REG_n_147),
        .in({b_awid,b_awlen}),
        .m_axi_awaddr(m_axi_awaddr),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .next_pending_r_reg(\WR.b_channel_0_n_2 ),
        .next_pending_r_reg_0(SI_REG_n_142),
        .s_axburst_eq0(\cmd_translator_0/s_axburst_eq0 ),
        .s_axburst_eq1(\cmd_translator_0/s_axburst_eq1 ),
        .si_rs_awvalid(si_rs_awvalid),
        .\wrap_boundary_axaddr_r_reg[6] ({SI_REG_n_157,SI_REG_n_158,SI_REG_n_159,SI_REG_n_160,SI_REG_n_161,SI_REG_n_162,SI_REG_n_163}),
        .\wrap_second_len_r_reg[0] (SI_REG_n_146),
        .\wrap_second_len_r_reg[3] (\cmd_translator_0/wrap_cmd_0/wrap_second_len_r_3 ));
  processor_auto_pc_0_axi_protocol_converter_v2_1_21_b2s_b_channel \WR.b_channel_0 
       (.E(\aw.aw_pipe/p_1_in ),
        .\FSM_sequential_state_reg[0] (\aw_cmd_fsm_0/state ),
        .\FSM_sequential_state_reg[1] (\aw_cmd_fsm_0/next_state__0 ),
        .Q(si_rs_awburst),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .b_push(b_push),
        .in({b_awid,b_awlen}),
        .m_axi_awready(m_axi_awready),
        .m_axi_awready_0(\WR.b_channel_0_n_2 ),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bvalid(m_axi_bvalid),
        .out(si_rs_bid),
        .s_axburst_eq0(\cmd_translator_0/s_axburst_eq0 ),
        .s_axburst_eq1(\cmd_translator_0/s_axburst_eq1 ),
        .\s_bresp_acc_reg[1]_0 (si_rs_bresp),
        .shandshake(shandshake),
        .si_rs_awvalid(si_rs_awvalid),
        .si_rs_bready(si_rs_bready),
        .si_rs_bvalid(si_rs_bvalid));
  LUT1 #(
    .INIT(2'h1)) 
    areset_d1_i_1
       (.I0(aresetn),
        .O(areset_d1_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    areset_d1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(areset_d1_i_1_n_0),
        .Q(areset_d1),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_protocol_converter_v2_1_21_b2s_ar_channel" *) 
module processor_auto_pc_0_axi_protocol_converter_v2_1_21_b2s_ar_channel
   (\FSM_sequential_state_reg[1] ,
    r_push,
    \FSM_sequential_state_reg[1]_0 ,
    \wrap_second_len_r_reg[3] ,
    axaddr_offset,
    \axaddr_offset_r_reg[2] ,
    m_axi_arvalid,
    E,
    r_rlast,
    m_axi_araddr,
    \s_arid_r_reg[11]_0 ,
    S,
    aclk,
    Q,
    next_pending_r_reg,
    si_rs_arvalid,
    m_axi_arready,
    areset_d1,
    D,
    \wrap_second_len_r_reg[0] ,
    \axaddr_offset_r_reg[2]_0 ,
    \axaddr_offset_r_reg[3] ,
    \axaddr_offset_r_reg[0] ,
    \FSM_sequential_state_reg[1]_1 ,
    O,
    \axaddr_incr_reg[7] ,
    \axaddr_incr_reg[3] ,
    \wrap_boundary_axaddr_r_reg[6] );
  output \FSM_sequential_state_reg[1] ;
  output r_push;
  output [1:0]\FSM_sequential_state_reg[1]_0 ;
  output [0:0]\wrap_second_len_r_reg[3] ;
  output [1:0]axaddr_offset;
  output [1:0]\axaddr_offset_r_reg[2] ;
  output m_axi_arvalid;
  output [0:0]E;
  output r_rlast;
  output [11:0]m_axi_araddr;
  output [11:0]\s_arid_r_reg[11]_0 ;
  output [3:0]S;
  input aclk;
  input [31:0]Q;
  input next_pending_r_reg;
  input si_rs_arvalid;
  input m_axi_arready;
  input areset_d1;
  input [0:0]D;
  input \wrap_second_len_r_reg[0] ;
  input [1:0]\axaddr_offset_r_reg[2]_0 ;
  input \axaddr_offset_r_reg[3] ;
  input \axaddr_offset_r_reg[0] ;
  input \FSM_sequential_state_reg[1]_1 ;
  input [3:0]O;
  input [3:0]\axaddr_incr_reg[7] ;
  input [3:0]\axaddr_incr_reg[3] ;
  input [6:0]\wrap_boundary_axaddr_r_reg[6] ;

  wire [0:0]D;
  wire [0:0]E;
  wire \FSM_sequential_state_reg[1] ;
  wire [1:0]\FSM_sequential_state_reg[1]_0 ;
  wire \FSM_sequential_state_reg[1]_1 ;
  wire [3:0]O;
  wire [31:0]Q;
  wire [3:0]S;
  wire aclk;
  wire ar_cmd_fsm_0_n_0;
  wire ar_cmd_fsm_0_n_10;
  wire ar_cmd_fsm_0_n_11;
  wire ar_cmd_fsm_0_n_12;
  wire ar_cmd_fsm_0_n_13;
  wire ar_cmd_fsm_0_n_14;
  wire ar_cmd_fsm_0_n_20;
  wire ar_cmd_fsm_0_n_21;
  wire ar_cmd_fsm_0_n_22;
  wire ar_cmd_fsm_0_n_23;
  wire ar_cmd_fsm_0_n_24;
  wire ar_cmd_fsm_0_n_25;
  wire ar_cmd_fsm_0_n_26;
  wire ar_cmd_fsm_0_n_27;
  wire ar_cmd_fsm_0_n_28;
  wire ar_cmd_fsm_0_n_29;
  wire ar_cmd_fsm_0_n_3;
  wire ar_cmd_fsm_0_n_30;
  wire ar_cmd_fsm_0_n_31;
  wire ar_cmd_fsm_0_n_32;
  wire ar_cmd_fsm_0_n_33;
  wire ar_cmd_fsm_0_n_34;
  wire ar_cmd_fsm_0_n_35;
  wire ar_cmd_fsm_0_n_6;
  wire ar_cmd_fsm_0_n_9;
  wire areset_d1;
  wire [3:0]\axaddr_incr_reg[3] ;
  wire [3:0]\axaddr_incr_reg[7] ;
  wire [1:0]axaddr_offset;
  wire \axaddr_offset_r_reg[0] ;
  wire [1:0]\axaddr_offset_r_reg[2] ;
  wire [1:0]\axaddr_offset_r_reg[2]_0 ;
  wire \axaddr_offset_r_reg[3] ;
  wire cmd_translator_0_n_1;
  wire cmd_translator_0_n_10;
  wire cmd_translator_0_n_11;
  wire cmd_translator_0_n_12;
  wire cmd_translator_0_n_13;
  wire cmd_translator_0_n_14;
  wire cmd_translator_0_n_15;
  wire cmd_translator_0_n_16;
  wire cmd_translator_0_n_17;
  wire cmd_translator_0_n_18;
  wire cmd_translator_0_n_19;
  wire cmd_translator_0_n_2;
  wire cmd_translator_0_n_20;
  wire cmd_translator_0_n_21;
  wire cmd_translator_0_n_22;
  wire cmd_translator_0_n_24;
  wire cmd_translator_0_n_25;
  wire cmd_translator_0_n_4;
  wire cmd_translator_0_n_46;
  wire cmd_translator_0_n_47;
  wire cmd_translator_0_n_48;
  wire cmd_translator_0_n_49;
  wire cmd_translator_0_n_5;
  wire cmd_translator_0_n_50;
  wire cmd_translator_0_n_51;
  wire cmd_translator_0_n_52;
  wire cmd_translator_0_n_53;
  wire cmd_translator_0_n_54;
  wire cmd_translator_0_n_55;
  wire cmd_translator_0_n_56;
  wire cmd_translator_0_n_57;
  wire cmd_translator_0_n_6;
  wire cmd_translator_0_n_7;
  wire cmd_translator_0_n_8;
  wire cmd_translator_0_n_9;
  wire \incr_cmd_0/sel_first ;
  wire incr_next_pending;
  wire [11:0]m_axi_araddr;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire next_pending_r_reg;
  wire r_push;
  wire r_rlast;
  wire [11:0]\s_arid_r_reg[11]_0 ;
  wire sel_first_i;
  wire si_rs_arvalid;
  wire [6:0]\wrap_boundary_axaddr_r_reg[6] ;
  wire [3:0]\wrap_cmd_0/axaddr_offset_r ;
  wire [2:0]\wrap_cmd_0/wrap_second_len ;
  wire [2:0]\wrap_cmd_0/wrap_second_len_r ;
  wire wrap_next_pending;
  wire \wrap_second_len_r_reg[0] ;
  wire [0:0]\wrap_second_len_r_reg[3] ;

  processor_auto_pc_0_axi_protocol_converter_v2_1_21_b2s_rd_cmd_fsm ar_cmd_fsm_0
       (.D({ar_cmd_fsm_0_n_11,ar_cmd_fsm_0_n_12,ar_cmd_fsm_0_n_13,ar_cmd_fsm_0_n_14}),
        .E(\FSM_sequential_state_reg[1] ),
        .\FSM_sequential_state_reg[0]_0 (cmd_translator_0_n_21),
        .\FSM_sequential_state_reg[1]_0 (r_push),
        .\FSM_sequential_state_reg[1]_1 (\FSM_sequential_state_reg[1]_0 ),
        .\FSM_sequential_state_reg[1]_2 (\FSM_sequential_state_reg[1]_1 ),
        .\FSM_sequential_state_reg[1]_3 (cmd_translator_0_n_22),
        .O({cmd_translator_0_n_5,cmd_translator_0_n_6,cmd_translator_0_n_7,cmd_translator_0_n_8}),
        .Q({Q[19],Q[16:15],Q[11:0]}),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .\axaddr_offset_r_reg[0] (\axaddr_offset_r_reg[0] ),
        .\axaddr_offset_r_reg[3] (axaddr_offset),
        .\axaddr_offset_r_reg[3]_0 ({\wrap_cmd_0/axaddr_offset_r [3],\wrap_cmd_0/axaddr_offset_r [0]}),
        .\axaddr_offset_r_reg[3]_1 (\axaddr_offset_r_reg[3] ),
        .\axaddr_wrap_reg[11] ({cmd_translator_0_n_46,cmd_translator_0_n_47,cmd_translator_0_n_48,cmd_translator_0_n_49,cmd_translator_0_n_50,cmd_translator_0_n_51,cmd_translator_0_n_52,cmd_translator_0_n_53,cmd_translator_0_n_54,cmd_translator_0_n_55,cmd_translator_0_n_56,cmd_translator_0_n_57}),
        .\axaddr_wrap_reg[11]_0 ({cmd_translator_0_n_13,cmd_translator_0_n_14,cmd_translator_0_n_15,cmd_translator_0_n_16}),
        .\axaddr_wrap_reg[11]_1 (cmd_translator_0_n_25),
        .\axaddr_wrap_reg[7] ({cmd_translator_0_n_9,cmd_translator_0_n_10,cmd_translator_0_n_11,cmd_translator_0_n_12}),
        .\axlen_cnt_reg[3] ({cmd_translator_0_n_18,cmd_translator_0_n_19}),
        .\axlen_cnt_reg[3]_0 (cmd_translator_0_n_24),
        .\axlen_cnt_reg[3]_1 (cmd_translator_0_n_17),
        .incr_next_pending(incr_next_pending),
        .m_axi_arready(m_axi_arready),
        .m_axi_arready_0(ar_cmd_fsm_0_n_9),
        .m_axi_arready_1(ar_cmd_fsm_0_n_10),
        .m_axi_arvalid(m_axi_arvalid),
        .\m_payload_i_reg[11] ({ar_cmd_fsm_0_n_24,ar_cmd_fsm_0_n_25,ar_cmd_fsm_0_n_26,ar_cmd_fsm_0_n_27,ar_cmd_fsm_0_n_28,ar_cmd_fsm_0_n_29,ar_cmd_fsm_0_n_30,ar_cmd_fsm_0_n_31,ar_cmd_fsm_0_n_32,ar_cmd_fsm_0_n_33,ar_cmd_fsm_0_n_34,ar_cmd_fsm_0_n_35}),
        .\m_payload_i_reg[39] (ar_cmd_fsm_0_n_0),
        .\m_payload_i_reg[39]_0 (ar_cmd_fsm_0_n_3),
        .\m_payload_i_reg[47] ({ar_cmd_fsm_0_n_20,ar_cmd_fsm_0_n_21}),
        .m_valid_i_reg(ar_cmd_fsm_0_n_6),
        .m_valid_i_reg_0(ar_cmd_fsm_0_n_22),
        .m_valid_i_reg_1(E),
        .next_pending_r_reg(cmd_translator_0_n_20),
        .next_pending_r_reg_0(cmd_translator_0_n_1),
        .next_pending_r_reg_1(next_pending_r_reg),
        .sel_first(\incr_cmd_0/sel_first ),
        .sel_first_i(sel_first_i),
        .sel_first_reg(ar_cmd_fsm_0_n_23),
        .sel_first_reg_0(cmd_translator_0_n_4),
        .sel_first_reg_1(cmd_translator_0_n_2),
        .si_rs_arvalid(si_rs_arvalid),
        .\wrap_cnt_r_reg[3] (D),
        .wrap_next_pending(wrap_next_pending),
        .wrap_second_len(\wrap_cmd_0/wrap_second_len ),
        .\wrap_second_len_r_reg[0] (\wrap_second_len_r_reg[0] ),
        .\wrap_second_len_r_reg[2] (\wrap_cmd_0/wrap_second_len_r ),
        .\wrap_second_len_r_reg[2]_0 (\axaddr_offset_r_reg[2]_0 ));
  processor_auto_pc_0_axi_protocol_converter_v2_1_21_b2s_cmd_translator_1 cmd_translator_0
       (.D({ar_cmd_fsm_0_n_20,ar_cmd_fsm_0_n_21}),
        .E(\FSM_sequential_state_reg[1] ),
        .O({cmd_translator_0_n_5,cmd_translator_0_n_6,cmd_translator_0_n_7,cmd_translator_0_n_8}),
        .Q(Q[19:0]),
        .S(S),
        .aclk(aclk),
        .\axaddr_incr_reg[0] (ar_cmd_fsm_0_n_23),
        .\axaddr_incr_reg[11] (O),
        .\axaddr_incr_reg[3] (\axaddr_incr_reg[3] ),
        .\axaddr_incr_reg[3]_i_2__0 (\FSM_sequential_state_reg[1]_0 ),
        .\axaddr_incr_reg[7] (\axaddr_incr_reg[7] ),
        .\axaddr_offset_r_reg[3] ({\wrap_cmd_0/axaddr_offset_r [3],\axaddr_offset_r_reg[2] ,\wrap_cmd_0/axaddr_offset_r [0]}),
        .\axaddr_offset_r_reg[3]_0 ({axaddr_offset[1],\axaddr_offset_r_reg[2]_0 ,axaddr_offset[0]}),
        .\axaddr_wrap_reg[0] (ar_cmd_fsm_0_n_6),
        .\axaddr_wrap_reg[11] ({cmd_translator_0_n_13,cmd_translator_0_n_14,cmd_translator_0_n_15,cmd_translator_0_n_16}),
        .\axaddr_wrap_reg[11]_0 ({ar_cmd_fsm_0_n_24,ar_cmd_fsm_0_n_25,ar_cmd_fsm_0_n_26,ar_cmd_fsm_0_n_27,ar_cmd_fsm_0_n_28,ar_cmd_fsm_0_n_29,ar_cmd_fsm_0_n_30,ar_cmd_fsm_0_n_31,ar_cmd_fsm_0_n_32,ar_cmd_fsm_0_n_33,ar_cmd_fsm_0_n_34,ar_cmd_fsm_0_n_35}),
        .\axaddr_wrap_reg[7] ({cmd_translator_0_n_9,cmd_translator_0_n_10,cmd_translator_0_n_11,cmd_translator_0_n_12}),
        .\axlen_cnt_reg[1] (cmd_translator_0_n_24),
        .\axlen_cnt_reg[1]_0 (cmd_translator_0_n_25),
        .\axlen_cnt_reg[2] (cmd_translator_0_n_20),
        .\axlen_cnt_reg[3] ({cmd_translator_0_n_18,cmd_translator_0_n_19}),
        .\axlen_cnt_reg[7] (cmd_translator_0_n_17),
        .\axlen_cnt_reg[7]_0 (ar_cmd_fsm_0_n_22),
        .incr_next_pending(incr_next_pending),
        .m_axi_araddr(m_axi_araddr),
        .m_axi_arready(m_axi_arready),
        .m_axi_arready_0(cmd_translator_0_n_22),
        .next_pending_r_reg(cmd_translator_0_n_1),
        .next_pending_r_reg_0(next_pending_r_reg),
        .r_push(r_push),
        .r_rlast(r_rlast),
        .s_axburst_eq0_reg_0(ar_cmd_fsm_0_n_0),
        .s_axburst_eq1_reg_0(cmd_translator_0_n_21),
        .s_axburst_eq1_reg_1(ar_cmd_fsm_0_n_3),
        .sel_first(\incr_cmd_0/sel_first ),
        .sel_first_i(sel_first_i),
        .sel_first_reg_0(cmd_translator_0_n_2),
        .sel_first_reg_1(cmd_translator_0_n_4),
        .sel_first_reg_2(ar_cmd_fsm_0_n_10),
        .sel_first_reg_3(ar_cmd_fsm_0_n_9),
        .\wrap_boundary_axaddr_r_reg[11] ({cmd_translator_0_n_46,cmd_translator_0_n_47,cmd_translator_0_n_48,cmd_translator_0_n_49,cmd_translator_0_n_50,cmd_translator_0_n_51,cmd_translator_0_n_52,cmd_translator_0_n_53,cmd_translator_0_n_54,cmd_translator_0_n_55,cmd_translator_0_n_56,cmd_translator_0_n_57}),
        .\wrap_boundary_axaddr_r_reg[6] (\wrap_boundary_axaddr_r_reg[6] ),
        .\wrap_cnt_r_reg[3] ({ar_cmd_fsm_0_n_11,ar_cmd_fsm_0_n_12,ar_cmd_fsm_0_n_13,ar_cmd_fsm_0_n_14}),
        .wrap_next_pending(wrap_next_pending),
        .\wrap_second_len_r_reg[3] ({\wrap_second_len_r_reg[3] ,\wrap_cmd_0/wrap_second_len_r }),
        .\wrap_second_len_r_reg[3]_0 ({D,\wrap_cmd_0/wrap_second_len }));
  FDRE #(
    .INIT(1'b0)) 
    \s_arid_r_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(Q[20]),
        .Q(\s_arid_r_reg[11]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_arid_r_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(Q[30]),
        .Q(\s_arid_r_reg[11]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_arid_r_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(Q[31]),
        .Q(\s_arid_r_reg[11]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_arid_r_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(Q[21]),
        .Q(\s_arid_r_reg[11]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_arid_r_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(Q[22]),
        .Q(\s_arid_r_reg[11]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_arid_r_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(Q[23]),
        .Q(\s_arid_r_reg[11]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_arid_r_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(Q[24]),
        .Q(\s_arid_r_reg[11]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_arid_r_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(Q[25]),
        .Q(\s_arid_r_reg[11]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_arid_r_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(Q[26]),
        .Q(\s_arid_r_reg[11]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_arid_r_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(Q[27]),
        .Q(\s_arid_r_reg[11]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_arid_r_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(Q[28]),
        .Q(\s_arid_r_reg[11]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_arid_r_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(Q[29]),
        .Q(\s_arid_r_reg[11]_0 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_protocol_converter_v2_1_21_b2s_aw_channel" *) 
module processor_auto_pc_0_axi_protocol_converter_v2_1_21_b2s_aw_channel
   (s_axburst_eq0,
    s_axburst_eq1,
    \FSM_sequential_state_reg[1] ,
    \FSM_sequential_state_reg[1]_0 ,
    \wrap_second_len_r_reg[3] ,
    axaddr_offset,
    \axaddr_offset_r_reg[2] ,
    m_axi_awvalid,
    m_axi_awaddr,
    in,
    S,
    aclk,
    next_pending_r_reg,
    Q,
    next_pending_r_reg_0,
    si_rs_awvalid,
    areset_d1,
    D,
    \wrap_second_len_r_reg[0] ,
    \axaddr_offset_r_reg[2]_0 ,
    \axaddr_offset_r_reg[3] ,
    \axaddr_offset_r_reg[0] ,
    \FSM_sequential_state_reg[0] ,
    m_axi_awready,
    axaddr_incr,
    \wrap_boundary_axaddr_r_reg[6] );
  output s_axburst_eq0;
  output s_axburst_eq1;
  output \FSM_sequential_state_reg[1] ;
  output [1:0]\FSM_sequential_state_reg[1]_0 ;
  output [0:0]\wrap_second_len_r_reg[3] ;
  output [1:0]axaddr_offset;
  output [1:0]\axaddr_offset_r_reg[2] ;
  output m_axi_awvalid;
  output [11:0]m_axi_awaddr;
  output [15:0]in;
  output [3:0]S;
  input aclk;
  input next_pending_r_reg;
  input [31:0]Q;
  input next_pending_r_reg_0;
  input si_rs_awvalid;
  input areset_d1;
  input [0:0]D;
  input \wrap_second_len_r_reg[0] ;
  input [1:0]\axaddr_offset_r_reg[2]_0 ;
  input \axaddr_offset_r_reg[3] ;
  input \axaddr_offset_r_reg[0] ;
  input [0:0]\FSM_sequential_state_reg[0] ;
  input m_axi_awready;
  input [11:0]axaddr_incr;
  input [6:0]\wrap_boundary_axaddr_r_reg[6] ;

  wire [0:0]D;
  wire [0:0]\FSM_sequential_state_reg[0] ;
  wire \FSM_sequential_state_reg[1] ;
  wire [1:0]\FSM_sequential_state_reg[1]_0 ;
  wire [31:0]Q;
  wire [3:0]S;
  wire aclk;
  wire areset_d1;
  wire aw_cmd_fsm_0_n_0;
  wire aw_cmd_fsm_0_n_3;
  wire aw_cmd_fsm_0_n_4;
  wire [11:0]axaddr_incr;
  wire [1:0]axaddr_offset;
  wire \axaddr_offset_r_reg[0] ;
  wire [1:0]\axaddr_offset_r_reg[2] ;
  wire [1:0]\axaddr_offset_r_reg[2]_0 ;
  wire \axaddr_offset_r_reg[3] ;
  wire cmd_translator_0_n_0;
  wire cmd_translator_0_n_5;
  wire [15:0]in;
  wire \incr_cmd_0/sel_first ;
  wire [11:0]m_axi_awaddr;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire next_pending_r_reg;
  wire next_pending_r_reg_0;
  wire s_axburst_eq0;
  wire s_axburst_eq1;
  wire sel_first;
  wire sel_first_i;
  wire si_rs_awvalid;
  wire [6:0]\wrap_boundary_axaddr_r_reg[6] ;
  wire [3:0]\wrap_cmd_0/axaddr_offset_r ;
  wire [2:0]\wrap_cmd_0/wrap_second_len ;
  wire [2:0]\wrap_cmd_0/wrap_second_len_r ;
  wire [3:0]wrap_cnt;
  wire \wrap_second_len_r_reg[0] ;
  wire [0:0]\wrap_second_len_r_reg[3] ;

  processor_auto_pc_0_axi_protocol_converter_v2_1_21_b2s_wr_cmd_fsm aw_cmd_fsm_0
       (.D(wrap_cnt),
        .E(aw_cmd_fsm_0_n_0),
        .\FSM_sequential_state_reg[0]_0 (\FSM_sequential_state_reg[0] ),
        .\FSM_sequential_state_reg[1]_0 (\FSM_sequential_state_reg[1] ),
        .\FSM_sequential_state_reg[1]_1 (cmd_translator_0_n_5),
        .Q(\FSM_sequential_state_reg[1]_0 ),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .\axaddr_offset_r_reg[0] (\axaddr_offset_r_reg[0] ),
        .\axaddr_offset_r_reg[3] (axaddr_offset),
        .\axaddr_offset_r_reg[3]_0 ({\wrap_cmd_0/axaddr_offset_r [3],\wrap_cmd_0/axaddr_offset_r [0]}),
        .\axaddr_offset_r_reg[3]_1 (\axaddr_offset_r_reg[3] ),
        .\axaddr_offset_r_reg[3]_2 ({Q[19],Q[16]}),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .sel_first(sel_first),
        .sel_first_0(\incr_cmd_0/sel_first ),
        .sel_first_i(sel_first_i),
        .sel_first_reg(aw_cmd_fsm_0_n_3),
        .sel_first_reg_0(aw_cmd_fsm_0_n_4),
        .sel_first_reg_1(next_pending_r_reg),
        .sel_first_reg_2(cmd_translator_0_n_0),
        .si_rs_awvalid(si_rs_awvalid),
        .\wrap_cnt_r_reg[3] (D),
        .wrap_second_len(\wrap_cmd_0/wrap_second_len ),
        .\wrap_second_len_r_reg[0] (\wrap_second_len_r_reg[0] ),
        .\wrap_second_len_r_reg[2] (\wrap_cmd_0/wrap_second_len_r ),
        .\wrap_second_len_r_reg[2]_0 (\axaddr_offset_r_reg[2]_0 ));
  processor_auto_pc_0_axi_protocol_converter_v2_1_21_b2s_cmd_translator cmd_translator_0
       (.D({axaddr_offset[1],\axaddr_offset_r_reg[2]_0 ,axaddr_offset[0]}),
        .E(\FSM_sequential_state_reg[1] ),
        .Q(Q[19:0]),
        .S(S),
        .aclk(aclk),
        .axaddr_incr(axaddr_incr),
        .\axaddr_offset_r_reg[3] ({\wrap_cmd_0/axaddr_offset_r [3],\axaddr_offset_r_reg[2] ,\wrap_cmd_0/axaddr_offset_r [0]}),
        .\axaddr_wrap_reg[0] (aw_cmd_fsm_0_n_0),
        .\axlen_cnt_reg[0] (\FSM_sequential_state_reg[1]_0 ),
        .m_axi_awaddr(m_axi_awaddr),
        .next_pending_r_reg(next_pending_r_reg),
        .next_pending_r_reg_0(next_pending_r_reg_0),
        .s_axburst_eq0(s_axburst_eq0),
        .s_axburst_eq1(s_axburst_eq1),
        .s_axburst_eq1_reg_0(cmd_translator_0_n_5),
        .sel_first(sel_first),
        .sel_first_0(\incr_cmd_0/sel_first ),
        .sel_first_i(sel_first_i),
        .sel_first_reg_0(cmd_translator_0_n_0),
        .sel_first_reg_1(aw_cmd_fsm_0_n_4),
        .sel_first_reg_2(aw_cmd_fsm_0_n_3),
        .si_rs_awvalid(si_rs_awvalid),
        .\wrap_boundary_axaddr_r_reg[6] (\wrap_boundary_axaddr_r_reg[6] ),
        .\wrap_cnt_r_reg[3] (wrap_cnt),
        .\wrap_second_len_r_reg[3] ({\wrap_second_len_r_reg[3] ,\wrap_cmd_0/wrap_second_len_r }),
        .\wrap_second_len_r_reg[3]_0 ({D,\wrap_cmd_0/wrap_second_len }));
  FDRE #(
    .INIT(1'b0)) 
    \s_awid_r_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(Q[20]),
        .Q(in[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_awid_r_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(Q[30]),
        .Q(in[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_awid_r_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(Q[31]),
        .Q(in[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_awid_r_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(Q[21]),
        .Q(in[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_awid_r_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(Q[22]),
        .Q(in[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_awid_r_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(Q[23]),
        .Q(in[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_awid_r_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(Q[24]),
        .Q(in[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_awid_r_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(Q[25]),
        .Q(in[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_awid_r_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(Q[26]),
        .Q(in[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_awid_r_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(Q[27]),
        .Q(in[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_awid_r_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(Q[28]),
        .Q(in[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_awid_r_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(Q[29]),
        .Q(in[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_awlen_r_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(Q[16]),
        .Q(in[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_awlen_r_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(Q[17]),
        .Q(in[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_awlen_r_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(Q[18]),
        .Q(in[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_awlen_r_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(Q[19]),
        .Q(in[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_protocol_converter_v2_1_21_b2s_b_channel" *) 
module processor_auto_pc_0_axi_protocol_converter_v2_1_21_b2s_b_channel
   (si_rs_bvalid,
    \FSM_sequential_state_reg[1] ,
    m_axi_awready_0,
    E,
    b_push,
    m_axi_bready,
    out,
    \s_bresp_acc_reg[1]_0 ,
    areset_d1,
    shandshake,
    aclk,
    \FSM_sequential_state_reg[0] ,
    m_axi_awready,
    si_rs_awvalid,
    s_axburst_eq0,
    Q,
    s_axburst_eq1,
    si_rs_bready,
    m_axi_bvalid,
    in,
    m_axi_bresp);
  output si_rs_bvalid;
  output [0:0]\FSM_sequential_state_reg[1] ;
  output m_axi_awready_0;
  output [0:0]E;
  output b_push;
  output m_axi_bready;
  output [11:0]out;
  output [1:0]\s_bresp_acc_reg[1]_0 ;
  input areset_d1;
  input shandshake;
  input aclk;
  input [1:0]\FSM_sequential_state_reg[0] ;
  input m_axi_awready;
  input si_rs_awvalid;
  input s_axburst_eq0;
  input [0:0]Q;
  input s_axburst_eq1;
  input si_rs_bready;
  input m_axi_bvalid;
  input [15:0]in;
  input [1:0]m_axi_bresp;

  wire [0:0]E;
  wire [1:0]\FSM_sequential_state_reg[0] ;
  wire [0:0]\FSM_sequential_state_reg[1] ;
  wire [0:0]Q;
  wire aclk;
  wire areset_d1;
  wire b_push;
  wire bid_fifo_0_n_6;
  wire \bresp_cnt[7]_i_3_n_0 ;
  wire [7:0]bresp_cnt_reg;
  wire bresp_fifo_0_n_0;
  wire bresp_push;
  wire [15:0]in;
  wire m_axi_awready;
  wire m_axi_awready_0;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire mhandshake;
  wire mhandshake_r;
  wire [11:0]out;
  wire [7:0]p_0_in;
  wire s_axburst_eq0;
  wire s_axburst_eq1;
  wire s_bresp_acc0;
  wire \s_bresp_acc[0]_i_1_n_0 ;
  wire \s_bresp_acc[1]_i_1_n_0 ;
  wire [1:0]\s_bresp_acc_reg[1]_0 ;
  wire \s_bresp_acc_reg_n_0_[0] ;
  wire \s_bresp_acc_reg_n_0_[1] ;
  wire shandshake;
  wire shandshake_r;
  wire si_rs_awvalid;
  wire si_rs_bready;
  wire si_rs_bvalid;

  processor_auto_pc_0_axi_protocol_converter_v2_1_21_b2s_simple_fifo bid_fifo_0
       (.E(E),
        .\FSM_sequential_state_reg[0] (\FSM_sequential_state_reg[0] ),
        .\FSM_sequential_state_reg[1] (\FSM_sequential_state_reg[1] ),
        .Q(Q),
        .SR(s_bresp_acc0),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .bresp_push(bresp_push),
        .\cnt_read_reg[0]_0 (bid_fifo_0_n_6),
        .in(in),
        .m_axi_awready(m_axi_awready),
        .m_axi_awready_0(m_axi_awready_0),
        .\memory_reg[3][0]_srl4_i_1__0_0 (bresp_cnt_reg),
        .mhandshake_r(mhandshake_r),
        .out(out),
        .s_axburst_eq0(s_axburst_eq0),
        .s_axburst_eq1(s_axburst_eq1),
        .sel(b_push),
        .shandshake_r(shandshake_r),
        .si_rs_awvalid(si_rs_awvalid));
  LUT1 #(
    .INIT(2'h1)) 
    \bresp_cnt[0]_i_1 
       (.I0(bresp_cnt_reg[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bresp_cnt[1]_i_1 
       (.I0(bresp_cnt_reg[0]),
        .I1(bresp_cnt_reg[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \bresp_cnt[2]_i_1 
       (.I0(bresp_cnt_reg[2]),
        .I1(bresp_cnt_reg[1]),
        .I2(bresp_cnt_reg[0]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \bresp_cnt[3]_i_1 
       (.I0(bresp_cnt_reg[3]),
        .I1(bresp_cnt_reg[0]),
        .I2(bresp_cnt_reg[1]),
        .I3(bresp_cnt_reg[2]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \bresp_cnt[4]_i_1 
       (.I0(bresp_cnt_reg[4]),
        .I1(bresp_cnt_reg[2]),
        .I2(bresp_cnt_reg[1]),
        .I3(bresp_cnt_reg[0]),
        .I4(bresp_cnt_reg[3]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \bresp_cnt[5]_i_1 
       (.I0(bresp_cnt_reg[5]),
        .I1(bresp_cnt_reg[3]),
        .I2(bresp_cnt_reg[0]),
        .I3(bresp_cnt_reg[1]),
        .I4(bresp_cnt_reg[2]),
        .I5(bresp_cnt_reg[4]),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bresp_cnt[6]_i_1 
       (.I0(bresp_cnt_reg[6]),
        .I1(\bresp_cnt[7]_i_3_n_0 ),
        .O(p_0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \bresp_cnt[7]_i_2 
       (.I0(bresp_cnt_reg[7]),
        .I1(\bresp_cnt[7]_i_3_n_0 ),
        .I2(bresp_cnt_reg[6]),
        .O(p_0_in[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \bresp_cnt[7]_i_3 
       (.I0(bresp_cnt_reg[5]),
        .I1(bresp_cnt_reg[3]),
        .I2(bresp_cnt_reg[0]),
        .I3(bresp_cnt_reg[1]),
        .I4(bresp_cnt_reg[2]),
        .I5(bresp_cnt_reg[4]),
        .O(\bresp_cnt[7]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \bresp_cnt_reg[0] 
       (.C(aclk),
        .CE(mhandshake_r),
        .D(p_0_in[0]),
        .Q(bresp_cnt_reg[0]),
        .R(s_bresp_acc0));
  FDRE #(
    .INIT(1'b0)) 
    \bresp_cnt_reg[1] 
       (.C(aclk),
        .CE(mhandshake_r),
        .D(p_0_in[1]),
        .Q(bresp_cnt_reg[1]),
        .R(s_bresp_acc0));
  FDRE #(
    .INIT(1'b0)) 
    \bresp_cnt_reg[2] 
       (.C(aclk),
        .CE(mhandshake_r),
        .D(p_0_in[2]),
        .Q(bresp_cnt_reg[2]),
        .R(s_bresp_acc0));
  FDRE #(
    .INIT(1'b0)) 
    \bresp_cnt_reg[3] 
       (.C(aclk),
        .CE(mhandshake_r),
        .D(p_0_in[3]),
        .Q(bresp_cnt_reg[3]),
        .R(s_bresp_acc0));
  FDRE #(
    .INIT(1'b0)) 
    \bresp_cnt_reg[4] 
       (.C(aclk),
        .CE(mhandshake_r),
        .D(p_0_in[4]),
        .Q(bresp_cnt_reg[4]),
        .R(s_bresp_acc0));
  FDRE #(
    .INIT(1'b0)) 
    \bresp_cnt_reg[5] 
       (.C(aclk),
        .CE(mhandshake_r),
        .D(p_0_in[5]),
        .Q(bresp_cnt_reg[5]),
        .R(s_bresp_acc0));
  FDRE #(
    .INIT(1'b0)) 
    \bresp_cnt_reg[6] 
       (.C(aclk),
        .CE(mhandshake_r),
        .D(p_0_in[6]),
        .Q(bresp_cnt_reg[6]),
        .R(s_bresp_acc0));
  FDRE #(
    .INIT(1'b0)) 
    \bresp_cnt_reg[7] 
       (.C(aclk),
        .CE(mhandshake_r),
        .D(p_0_in[7]),
        .Q(bresp_cnt_reg[7]),
        .R(s_bresp_acc0));
  processor_auto_pc_0_axi_protocol_converter_v2_1_21_b2s_simple_fifo__parameterized0 bresp_fifo_0
       (.aclk(aclk),
        .areset_d1(areset_d1),
        .areset_d1_reg(bresp_fifo_0_n_0),
        .bresp_push(bresp_push),
        .bvalid_i_reg(bid_fifo_0_n_6),
        .in({\s_bresp_acc_reg_n_0_[1] ,\s_bresp_acc_reg_n_0_[0] }),
        .m_axi_bready(m_axi_bready),
        .m_axi_bvalid(m_axi_bvalid),
        .mhandshake(mhandshake),
        .mhandshake_r(mhandshake_r),
        .\s_bresp_acc_reg[1] (\s_bresp_acc_reg[1]_0 ),
        .shandshake_r(shandshake_r),
        .si_rs_bready(si_rs_bready),
        .si_rs_bvalid(si_rs_bvalid));
  FDRE #(
    .INIT(1'b0)) 
    bvalid_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(bresp_fifo_0_n_0),
        .Q(si_rs_bvalid),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    mhandshake_r_reg
       (.C(aclk),
        .CE(1'b1),
        .D(mhandshake),
        .Q(mhandshake_r),
        .R(areset_d1));
  LUT6 #(
    .INIT(64'h00000000ECAEAAAA)) 
    \s_bresp_acc[0]_i_1 
       (.I0(\s_bresp_acc_reg_n_0_[0] ),
        .I1(m_axi_bresp[0]),
        .I2(\s_bresp_acc_reg_n_0_[1] ),
        .I3(m_axi_bresp[1]),
        .I4(mhandshake),
        .I5(s_bresp_acc0),
        .O(\s_bresp_acc[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00EA)) 
    \s_bresp_acc[1]_i_1 
       (.I0(\s_bresp_acc_reg_n_0_[1] ),
        .I1(m_axi_bresp[1]),
        .I2(mhandshake),
        .I3(s_bresp_acc0),
        .O(\s_bresp_acc[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s_bresp_acc_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\s_bresp_acc[0]_i_1_n_0 ),
        .Q(\s_bresp_acc_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_bresp_acc_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\s_bresp_acc[1]_i_1_n_0 ),
        .Q(\s_bresp_acc_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    shandshake_r_reg
       (.C(aclk),
        .CE(1'b1),
        .D(shandshake),
        .Q(shandshake_r),
        .R(areset_d1));
endmodule

(* ORIG_REF_NAME = "axi_protocol_converter_v2_1_21_b2s_cmd_translator" *) 
module processor_auto_pc_0_axi_protocol_converter_v2_1_21_b2s_cmd_translator
   (sel_first_reg_0,
    s_axburst_eq0,
    s_axburst_eq1,
    sel_first_0,
    sel_first,
    s_axburst_eq1_reg_0,
    m_axi_awaddr,
    \axaddr_offset_r_reg[3] ,
    \wrap_second_len_r_reg[3] ,
    S,
    aclk,
    sel_first_i,
    sel_first_reg_1,
    sel_first_reg_2,
    next_pending_r_reg,
    Q,
    E,
    next_pending_r_reg_0,
    \axlen_cnt_reg[0] ,
    si_rs_awvalid,
    axaddr_incr,
    \axaddr_wrap_reg[0] ,
    D,
    \wrap_second_len_r_reg[3]_0 ,
    \wrap_cnt_r_reg[3] ,
    \wrap_boundary_axaddr_r_reg[6] );
  output sel_first_reg_0;
  output s_axburst_eq0;
  output s_axburst_eq1;
  output sel_first_0;
  output sel_first;
  output s_axburst_eq1_reg_0;
  output [11:0]m_axi_awaddr;
  output [3:0]\axaddr_offset_r_reg[3] ;
  output [3:0]\wrap_second_len_r_reg[3] ;
  output [3:0]S;
  input aclk;
  input sel_first_i;
  input sel_first_reg_1;
  input sel_first_reg_2;
  input next_pending_r_reg;
  input [19:0]Q;
  input [0:0]E;
  input next_pending_r_reg_0;
  input [1:0]\axlen_cnt_reg[0] ;
  input si_rs_awvalid;
  input [11:0]axaddr_incr;
  input [0:0]\axaddr_wrap_reg[0] ;
  input [3:0]D;
  input [3:0]\wrap_second_len_r_reg[3]_0 ;
  input [3:0]\wrap_cnt_r_reg[3] ;
  input [6:0]\wrap_boundary_axaddr_r_reg[6] ;

  wire [3:0]D;
  wire [0:0]E;
  wire [19:0]Q;
  wire [3:0]S;
  wire aclk;
  wire [11:0]axaddr_incr;
  wire [3:0]\axaddr_offset_r_reg[3] ;
  wire [11:0]axaddr_wrap;
  wire [0:0]\axaddr_wrap_reg[0] ;
  wire [1:0]\axlen_cnt_reg[0] ;
  wire incr_next_pending;
  wire [11:0]m_axi_awaddr;
  wire next_pending_r_reg;
  wire next_pending_r_reg_0;
  wire s_axburst_eq0;
  wire s_axburst_eq1;
  wire s_axburst_eq1_reg_0;
  wire sel_first;
  wire sel_first_0;
  wire sel_first_i;
  wire sel_first_reg_0;
  wire sel_first_reg_1;
  wire sel_first_reg_2;
  wire si_rs_awvalid;
  wire [6:0]\wrap_boundary_axaddr_r_reg[6] ;
  wire wrap_cmd_0_n_13;
  wire wrap_cmd_0_n_14;
  wire [3:0]\wrap_cnt_r_reg[3] ;
  wire [3:0]\wrap_second_len_r_reg[3] ;
  wire [3:0]\wrap_second_len_r_reg[3]_0 ;

  LUT3 #(
    .INIT(8'hB8)) 
    \FSM_sequential_state[1]_i_2 
       (.I0(s_axburst_eq1),
        .I1(Q[15]),
        .I2(s_axburst_eq0),
        .O(s_axburst_eq1_reg_0));
  processor_auto_pc_0_axi_protocol_converter_v2_1_21_b2s_incr_cmd incr_cmd_0
       (.E(E),
        .Q(Q),
        .S(S),
        .aclk(aclk),
        .axaddr_incr(axaddr_incr),
        .\axlen_cnt_reg[0]_0 (\axlen_cnt_reg[0] ),
        .\axlen_cnt_reg[0]_1 (\axaddr_wrap_reg[0] ),
        .incr_next_pending(incr_next_pending),
        .m_axi_awaddr(m_axi_awaddr),
        .\m_axi_awaddr[11] (axaddr_wrap),
        .\m_axi_awaddr[11]_0 (sel_first),
        .next_pending_r_reg_0(next_pending_r_reg),
        .next_pending_r_reg_1(next_pending_r_reg_0),
        .sel_first_reg_0(sel_first_0),
        .sel_first_reg_1(sel_first_reg_1),
        .si_rs_awvalid(si_rs_awvalid));
  FDRE #(
    .INIT(1'b0)) 
    s_axburst_eq0_reg
       (.C(aclk),
        .CE(1'b1),
        .D(wrap_cmd_0_n_13),
        .Q(s_axburst_eq0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    s_axburst_eq1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(wrap_cmd_0_n_14),
        .Q(s_axburst_eq1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sel_first_reg
       (.C(aclk),
        .CE(1'b1),
        .D(sel_first_i),
        .Q(sel_first_reg_0),
        .R(1'b0));
  processor_auto_pc_0_axi_protocol_converter_v2_1_21_b2s_wrap_cmd wrap_cmd_0
       (.D(D),
        .E(E),
        .Q({Q[19:15],Q[13:0]}),
        .aclk(aclk),
        .\axaddr_offset_r_reg[3]_0 (\axaddr_offset_r_reg[3] ),
        .\axaddr_wrap_reg[0]_0 (\axaddr_wrap_reg[0] ),
        .\axaddr_wrap_reg[11]_0 (axaddr_wrap),
        .incr_next_pending(incr_next_pending),
        .\m_payload_i_reg[39] (wrap_cmd_0_n_13),
        .\m_payload_i_reg[39]_0 (wrap_cmd_0_n_14),
        .next_pending_r_reg_0(next_pending_r_reg),
        .next_pending_r_reg_1(next_pending_r_reg_0),
        .next_pending_r_reg_2(\axlen_cnt_reg[0] ),
        .sel_first(sel_first),
        .sel_first_i(sel_first_i),
        .sel_first_reg_0(sel_first_reg_2),
        .si_rs_awvalid(si_rs_awvalid),
        .\wrap_boundary_axaddr_r_reg[6]_0 (\wrap_boundary_axaddr_r_reg[6] ),
        .\wrap_cnt_r_reg[3]_0 (\wrap_cnt_r_reg[3] ),
        .\wrap_second_len_r_reg[3]_0 (\wrap_second_len_r_reg[3] ),
        .\wrap_second_len_r_reg[3]_1 (\wrap_second_len_r_reg[3]_0 ));
endmodule

(* ORIG_REF_NAME = "axi_protocol_converter_v2_1_21_b2s_cmd_translator" *) 
module processor_auto_pc_0_axi_protocol_converter_v2_1_21_b2s_cmd_translator_1
   (incr_next_pending,
    next_pending_r_reg,
    sel_first_reg_0,
    sel_first,
    sel_first_reg_1,
    O,
    \axaddr_wrap_reg[7] ,
    \axaddr_wrap_reg[11] ,
    \axlen_cnt_reg[7] ,
    \axlen_cnt_reg[3] ,
    \axlen_cnt_reg[2] ,
    s_axburst_eq1_reg_0,
    m_axi_arready_0,
    r_rlast,
    \axlen_cnt_reg[1] ,
    \axlen_cnt_reg[1]_0 ,
    m_axi_araddr,
    \axaddr_offset_r_reg[3] ,
    \wrap_second_len_r_reg[3] ,
    \wrap_boundary_axaddr_r_reg[11] ,
    S,
    aclk,
    wrap_next_pending,
    sel_first_i,
    s_axburst_eq0_reg_0,
    s_axburst_eq1_reg_1,
    sel_first_reg_2,
    sel_first_reg_3,
    next_pending_r_reg_0,
    E,
    r_push,
    Q,
    \axlen_cnt_reg[7]_0 ,
    m_axi_arready,
    \axaddr_incr_reg[3]_i_2__0 ,
    \axaddr_incr_reg[11] ,
    \axaddr_incr_reg[7] ,
    \axaddr_incr_reg[3] ,
    \axaddr_wrap_reg[0] ,
    D,
    \axaddr_offset_r_reg[3]_0 ,
    \wrap_second_len_r_reg[3]_0 ,
    \wrap_cnt_r_reg[3] ,
    \wrap_boundary_axaddr_r_reg[6] ,
    \axaddr_wrap_reg[11]_0 ,
    \axaddr_incr_reg[0] );
  output incr_next_pending;
  output next_pending_r_reg;
  output sel_first_reg_0;
  output sel_first;
  output sel_first_reg_1;
  output [3:0]O;
  output [3:0]\axaddr_wrap_reg[7] ;
  output [3:0]\axaddr_wrap_reg[11] ;
  output \axlen_cnt_reg[7] ;
  output [1:0]\axlen_cnt_reg[3] ;
  output \axlen_cnt_reg[2] ;
  output s_axburst_eq1_reg_0;
  output m_axi_arready_0;
  output r_rlast;
  output \axlen_cnt_reg[1] ;
  output \axlen_cnt_reg[1]_0 ;
  output [11:0]m_axi_araddr;
  output [3:0]\axaddr_offset_r_reg[3] ;
  output [3:0]\wrap_second_len_r_reg[3] ;
  output [11:0]\wrap_boundary_axaddr_r_reg[11] ;
  output [3:0]S;
  input aclk;
  input wrap_next_pending;
  input sel_first_i;
  input s_axburst_eq0_reg_0;
  input s_axburst_eq1_reg_1;
  input sel_first_reg_2;
  input sel_first_reg_3;
  input next_pending_r_reg_0;
  input [0:0]E;
  input r_push;
  input [19:0]Q;
  input \axlen_cnt_reg[7]_0 ;
  input m_axi_arready;
  input [1:0]\axaddr_incr_reg[3]_i_2__0 ;
  input [3:0]\axaddr_incr_reg[11] ;
  input [3:0]\axaddr_incr_reg[7] ;
  input [3:0]\axaddr_incr_reg[3] ;
  input [0:0]\axaddr_wrap_reg[0] ;
  input [1:0]D;
  input [3:0]\axaddr_offset_r_reg[3]_0 ;
  input [3:0]\wrap_second_len_r_reg[3]_0 ;
  input [3:0]\wrap_cnt_r_reg[3] ;
  input [6:0]\wrap_boundary_axaddr_r_reg[6] ;
  input [11:0]\axaddr_wrap_reg[11]_0 ;
  input [0:0]\axaddr_incr_reg[0] ;

  wire [1:0]D;
  wire [0:0]E;
  wire [3:0]O;
  wire [19:0]Q;
  wire [3:0]S;
  wire aclk;
  wire [0:0]\axaddr_incr_reg[0] ;
  wire [3:0]\axaddr_incr_reg[11] ;
  wire [3:0]\axaddr_incr_reg[3] ;
  wire [1:0]\axaddr_incr_reg[3]_i_2__0 ;
  wire [3:0]\axaddr_incr_reg[7] ;
  wire [3:0]\axaddr_offset_r_reg[3] ;
  wire [3:0]\axaddr_offset_r_reg[3]_0 ;
  wire [0:0]\axaddr_wrap_reg[0] ;
  wire [3:0]\axaddr_wrap_reg[11] ;
  wire [11:0]\axaddr_wrap_reg[11]_0 ;
  wire [3:0]\axaddr_wrap_reg[7] ;
  wire \axlen_cnt_reg[1] ;
  wire \axlen_cnt_reg[1]_0 ;
  wire \axlen_cnt_reg[2] ;
  wire [1:0]\axlen_cnt_reg[3] ;
  wire \axlen_cnt_reg[7] ;
  wire \axlen_cnt_reg[7]_0 ;
  wire incr_next_pending;
  wire [11:0]m_axi_araddr;
  wire m_axi_arready;
  wire m_axi_arready_0;
  wire next_pending_r_reg;
  wire next_pending_r_reg_0;
  wire r_push;
  wire r_rlast;
  wire s_axburst_eq0;
  wire s_axburst_eq0_reg_0;
  wire s_axburst_eq1;
  wire s_axburst_eq1_reg_0;
  wire s_axburst_eq1_reg_1;
  wire sel_first;
  wire sel_first_i;
  wire sel_first_reg_0;
  wire sel_first_reg_1;
  wire sel_first_reg_2;
  wire sel_first_reg_3;
  wire [11:0]\wrap_boundary_axaddr_r_reg[11] ;
  wire [6:0]\wrap_boundary_axaddr_r_reg[6] ;
  wire wrap_cmd_0_n_10;
  wire wrap_cmd_0_n_11;
  wire wrap_cmd_0_n_12;
  wire wrap_cmd_0_n_13;
  wire wrap_cmd_0_n_14;
  wire wrap_cmd_0_n_15;
  wire wrap_cmd_0_n_16;
  wire wrap_cmd_0_n_17;
  wire wrap_cmd_0_n_6;
  wire wrap_cmd_0_n_7;
  wire wrap_cmd_0_n_8;
  wire wrap_cmd_0_n_9;
  wire [3:0]\wrap_cnt_r_reg[3] ;
  wire wrap_next_pending;
  wire [3:0]\wrap_second_len_r_reg[3] ;
  wire [3:0]\wrap_second_len_r_reg[3]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'h4700FFFF)) 
    \FSM_sequential_state[0]_i_2__0 
       (.I0(s_axburst_eq1),
        .I1(Q[15]),
        .I2(s_axburst_eq0),
        .I3(m_axi_arready),
        .I4(\axaddr_incr_reg[3]_i_2__0 [0]),
        .O(s_axburst_eq1_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'h02A2)) 
    \FSM_sequential_state[1]_i_2__0 
       (.I0(m_axi_arready),
        .I1(s_axburst_eq0),
        .I2(Q[15]),
        .I3(s_axburst_eq1),
        .O(m_axi_arready_0));
  processor_auto_pc_0_axi_protocol_converter_v2_1_21_b2s_incr_cmd_2 incr_cmd_0
       (.D(D),
        .E(E),
        .Q(\axlen_cnt_reg[3] ),
        .S(S),
        .aclk(aclk),
        .\axaddr_incr_reg[0]_0 (\axaddr_incr_reg[0] ),
        .\axaddr_incr_reg[11]_0 (\axaddr_incr_reg[11] ),
        .\axaddr_incr_reg[3]_0 (\axaddr_incr_reg[3] ),
        .\axaddr_incr_reg[3]_i_2__0 (\axaddr_incr_reg[3]_i_2__0 ),
        .\axaddr_incr_reg[7]_0 (\axaddr_incr_reg[7] ),
        .\axlen_cnt_reg[0]_0 (\axaddr_wrap_reg[0] ),
        .\axlen_cnt_reg[1]_0 (\axlen_cnt_reg[1] ),
        .\axlen_cnt_reg[2]_0 ({Q[18:17],Q[15:0]}),
        .\axlen_cnt_reg[7]_0 (\axlen_cnt_reg[7] ),
        .\axlen_cnt_reg[7]_1 (\axlen_cnt_reg[7]_0 ),
        .incr_next_pending(incr_next_pending),
        .m_axi_araddr(m_axi_araddr),
        .\m_axi_araddr[11] ({wrap_cmd_0_n_6,wrap_cmd_0_n_7,wrap_cmd_0_n_8,wrap_cmd_0_n_9,wrap_cmd_0_n_10,wrap_cmd_0_n_11,wrap_cmd_0_n_12,wrap_cmd_0_n_13,wrap_cmd_0_n_14,wrap_cmd_0_n_15,wrap_cmd_0_n_16,wrap_cmd_0_n_17}),
        .\m_axi_araddr[11]_0 (sel_first_reg_1),
        .m_axi_arready(m_axi_arready),
        .next_pending_r_reg_0(next_pending_r_reg_0),
        .r_push(r_push),
        .sel_first_reg_0(sel_first),
        .sel_first_reg_1(sel_first_reg_2));
  LUT3 #(
    .INIT(8'h1D)) 
    r_rlast_r_i_1
       (.I0(s_axburst_eq0),
        .I1(Q[15]),
        .I2(s_axburst_eq1),
        .O(r_rlast));
  FDRE #(
    .INIT(1'b0)) 
    s_axburst_eq0_reg
       (.C(aclk),
        .CE(1'b1),
        .D(s_axburst_eq0_reg_0),
        .Q(s_axburst_eq0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    s_axburst_eq1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(s_axburst_eq1_reg_1),
        .Q(s_axburst_eq1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sel_first_reg
       (.C(aclk),
        .CE(1'b1),
        .D(sel_first_i),
        .Q(sel_first_reg_0),
        .R(1'b0));
  processor_auto_pc_0_axi_protocol_converter_v2_1_21_b2s_wrap_cmd_3 wrap_cmd_0
       (.E(E),
        .O(O),
        .Q({wrap_cmd_0_n_6,wrap_cmd_0_n_7,wrap_cmd_0_n_8,wrap_cmd_0_n_9,wrap_cmd_0_n_10,wrap_cmd_0_n_11,wrap_cmd_0_n_12,wrap_cmd_0_n_13,wrap_cmd_0_n_14,wrap_cmd_0_n_15,wrap_cmd_0_n_16,wrap_cmd_0_n_17}),
        .aclk(aclk),
        .\axaddr_offset_r_reg[3]_0 (\axaddr_offset_r_reg[3] ),
        .\axaddr_offset_r_reg[3]_1 (\axaddr_offset_r_reg[3]_0 ),
        .\axaddr_wrap_reg[0]_0 (\axaddr_wrap_reg[0] ),
        .\axaddr_wrap_reg[11]_0 (\axaddr_wrap_reg[11] ),
        .\axaddr_wrap_reg[11]_1 (\axaddr_wrap_reg[11]_0 ),
        .\axaddr_wrap_reg[7]_0 (\axaddr_wrap_reg[7] ),
        .\axlen_cnt_reg[1]_0 (\axlen_cnt_reg[1]_0 ),
        .\axlen_cnt_reg[2]_0 (\axlen_cnt_reg[2] ),
        .\axlen_cnt_reg[3]_0 ({Q[19:16],Q[13:7]}),
        .next_pending_r_reg_0(next_pending_r_reg),
        .sel_first_reg_0(sel_first_reg_1),
        .sel_first_reg_1(sel_first_reg_3),
        .\wrap_boundary_axaddr_r_reg[11]_0 (\wrap_boundary_axaddr_r_reg[11] ),
        .\wrap_boundary_axaddr_r_reg[6]_0 (\wrap_boundary_axaddr_r_reg[6] ),
        .\wrap_cnt_r_reg[3]_0 (\wrap_cnt_r_reg[3] ),
        .wrap_next_pending(wrap_next_pending),
        .\wrap_second_len_r_reg[3]_0 (\wrap_second_len_r_reg[3] ),
        .\wrap_second_len_r_reg[3]_1 (\wrap_second_len_r_reg[3]_0 ));
endmodule

(* ORIG_REF_NAME = "axi_protocol_converter_v2_1_21_b2s_incr_cmd" *) 
module processor_auto_pc_0_axi_protocol_converter_v2_1_21_b2s_incr_cmd
   (incr_next_pending,
    sel_first_reg_0,
    m_axi_awaddr,
    S,
    aclk,
    sel_first_reg_1,
    E,
    next_pending_r_reg_0,
    next_pending_r_reg_1,
    \axlen_cnt_reg[0]_0 ,
    si_rs_awvalid,
    Q,
    axaddr_incr,
    \m_axi_awaddr[11] ,
    \m_axi_awaddr[11]_0 ,
    \axlen_cnt_reg[0]_1 );
  output incr_next_pending;
  output sel_first_reg_0;
  output [11:0]m_axi_awaddr;
  output [3:0]S;
  input aclk;
  input sel_first_reg_1;
  input [0:0]E;
  input next_pending_r_reg_0;
  input next_pending_r_reg_1;
  input [1:0]\axlen_cnt_reg[0]_0 ;
  input si_rs_awvalid;
  input [19:0]Q;
  input [11:0]axaddr_incr;
  input [11:0]\m_axi_awaddr[11] ;
  input \m_axi_awaddr[11]_0 ;
  input [0:0]\axlen_cnt_reg[0]_1 ;

  wire [0:0]E;
  wire [19:0]Q;
  wire [3:0]S;
  wire aclk;
  wire [11:0]axaddr_incr;
  wire \axaddr_incr[11]_i_1_n_0 ;
  wire \axaddr_incr[3]_i_11_n_0 ;
  wire \axaddr_incr[3]_i_12_n_0 ;
  wire \axaddr_incr[3]_i_13_n_0 ;
  wire \axaddr_incr[3]_i_14_n_0 ;
  wire \axaddr_incr_reg[11]_i_4_n_1 ;
  wire \axaddr_incr_reg[11]_i_4_n_2 ;
  wire \axaddr_incr_reg[11]_i_4_n_3 ;
  wire \axaddr_incr_reg[11]_i_4_n_4 ;
  wire \axaddr_incr_reg[11]_i_4_n_5 ;
  wire \axaddr_incr_reg[11]_i_4_n_6 ;
  wire \axaddr_incr_reg[11]_i_4_n_7 ;
  wire \axaddr_incr_reg[3]_i_3_n_0 ;
  wire \axaddr_incr_reg[3]_i_3_n_1 ;
  wire \axaddr_incr_reg[3]_i_3_n_2 ;
  wire \axaddr_incr_reg[3]_i_3_n_3 ;
  wire \axaddr_incr_reg[3]_i_3_n_4 ;
  wire \axaddr_incr_reg[3]_i_3_n_5 ;
  wire \axaddr_incr_reg[3]_i_3_n_6 ;
  wire \axaddr_incr_reg[3]_i_3_n_7 ;
  wire \axaddr_incr_reg[7]_i_3_n_0 ;
  wire \axaddr_incr_reg[7]_i_3_n_1 ;
  wire \axaddr_incr_reg[7]_i_3_n_2 ;
  wire \axaddr_incr_reg[7]_i_3_n_3 ;
  wire \axaddr_incr_reg[7]_i_3_n_4 ;
  wire \axaddr_incr_reg[7]_i_3_n_5 ;
  wire \axaddr_incr_reg[7]_i_3_n_6 ;
  wire \axaddr_incr_reg[7]_i_3_n_7 ;
  wire \axaddr_incr_reg_n_0_[0] ;
  wire \axaddr_incr_reg_n_0_[10] ;
  wire \axaddr_incr_reg_n_0_[11] ;
  wire \axaddr_incr_reg_n_0_[1] ;
  wire \axaddr_incr_reg_n_0_[2] ;
  wire \axaddr_incr_reg_n_0_[3] ;
  wire \axaddr_incr_reg_n_0_[4] ;
  wire \axaddr_incr_reg_n_0_[5] ;
  wire \axaddr_incr_reg_n_0_[6] ;
  wire \axaddr_incr_reg_n_0_[7] ;
  wire \axaddr_incr_reg_n_0_[8] ;
  wire \axaddr_incr_reg_n_0_[9] ;
  wire [7:0]axlen_cnt;
  wire \axlen_cnt[0]_i_1_n_0 ;
  wire \axlen_cnt[1]_i_1__0_n_0 ;
  wire \axlen_cnt[1]_i_2_n_0 ;
  wire \axlen_cnt[2]_i_1_n_0 ;
  wire \axlen_cnt[3]_i_1_n_0 ;
  wire \axlen_cnt[3]_i_2_n_0 ;
  wire \axlen_cnt[4]_i_1_n_0 ;
  wire \axlen_cnt[5]_i_1_n_0 ;
  wire \axlen_cnt[5]_i_2_n_0 ;
  wire \axlen_cnt[6]_i_1_n_0 ;
  wire \axlen_cnt[7]_i_2_n_0 ;
  wire \axlen_cnt[7]_i_3_n_0 ;
  wire [1:0]\axlen_cnt_reg[0]_0 ;
  wire [0:0]\axlen_cnt_reg[0]_1 ;
  wire incr_next_pending;
  wire [11:0]m_axi_awaddr;
  wire [11:0]\m_axi_awaddr[11] ;
  wire \m_axi_awaddr[11]_0 ;
  wire \m_axi_awaddr[11]_INST_0_i_1_n_0 ;
  wire next_pending_r_i_2_n_0;
  wire next_pending_r_reg_0;
  wire next_pending_r_reg_1;
  wire next_pending_r_reg_n_0;
  wire [11:0]p_1_in;
  wire sel_first_reg_0;
  wire sel_first_reg_1;
  wire si_rs_awvalid;
  wire [3:3]\NLW_axaddr_incr_reg[11]_i_4_CO_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[0]_i_1 
       (.I0(axaddr_incr[0]),
        .I1(sel_first_reg_0),
        .I2(\axaddr_incr_reg[3]_i_3_n_7 ),
        .O(p_1_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[10]_i_1 
       (.I0(axaddr_incr[10]),
        .I1(sel_first_reg_0),
        .I2(\axaddr_incr_reg[11]_i_4_n_5 ),
        .O(p_1_in[10]));
  LUT2 #(
    .INIT(4'hB)) 
    \axaddr_incr[11]_i_1 
       (.I0(sel_first_reg_0),
        .I1(next_pending_r_reg_0),
        .O(\axaddr_incr[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[11]_i_2 
       (.I0(axaddr_incr[11]),
        .I1(sel_first_reg_0),
        .I2(\axaddr_incr_reg[11]_i_4_n_4 ),
        .O(p_1_in[11]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[1]_i_1 
       (.I0(axaddr_incr[1]),
        .I1(sel_first_reg_0),
        .I2(\axaddr_incr_reg[3]_i_3_n_6 ),
        .O(p_1_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[2]_i_1 
       (.I0(axaddr_incr[2]),
        .I1(sel_first_reg_0),
        .I2(\axaddr_incr_reg[3]_i_3_n_5 ),
        .O(p_1_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[3]_i_1 
       (.I0(axaddr_incr[3]),
        .I1(sel_first_reg_0),
        .I2(\axaddr_incr_reg[3]_i_3_n_4 ),
        .O(p_1_in[3]));
  LUT4 #(
    .INIT(16'h0009)) 
    \axaddr_incr[3]_i_10 
       (.I0(Q[0]),
        .I1(next_pending_r_reg_0),
        .I2(Q[12]),
        .I3(Q[13]),
        .O(S[0]));
  LUT3 #(
    .INIT(8'h6A)) 
    \axaddr_incr[3]_i_11 
       (.I0(\axaddr_incr_reg_n_0_[3] ),
        .I1(Q[13]),
        .I2(Q[12]),
        .O(\axaddr_incr[3]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \axaddr_incr[3]_i_12 
       (.I0(\axaddr_incr_reg_n_0_[2] ),
        .I1(Q[12]),
        .I2(Q[13]),
        .O(\axaddr_incr[3]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \axaddr_incr[3]_i_13 
       (.I0(\axaddr_incr_reg_n_0_[1] ),
        .I1(Q[13]),
        .I2(Q[12]),
        .O(\axaddr_incr[3]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'hA9)) 
    \axaddr_incr[3]_i_14 
       (.I0(\axaddr_incr_reg_n_0_[0] ),
        .I1(Q[13]),
        .I2(Q[12]),
        .O(\axaddr_incr[3]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h9AAA)) 
    \axaddr_incr[3]_i_7 
       (.I0(Q[3]),
        .I1(next_pending_r_reg_0),
        .I2(Q[12]),
        .I3(Q[13]),
        .O(S[3]));
  LUT4 #(
    .INIT(16'h0A9A)) 
    \axaddr_incr[3]_i_8 
       (.I0(Q[2]),
        .I1(next_pending_r_reg_0),
        .I2(Q[13]),
        .I3(Q[12]),
        .O(S[2]));
  LUT4 #(
    .INIT(16'h009A)) 
    \axaddr_incr[3]_i_9 
       (.I0(Q[1]),
        .I1(next_pending_r_reg_0),
        .I2(Q[12]),
        .I3(Q[13]),
        .O(S[1]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[4]_i_1 
       (.I0(axaddr_incr[4]),
        .I1(sel_first_reg_0),
        .I2(\axaddr_incr_reg[7]_i_3_n_7 ),
        .O(p_1_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[5]_i_1 
       (.I0(axaddr_incr[5]),
        .I1(sel_first_reg_0),
        .I2(\axaddr_incr_reg[7]_i_3_n_6 ),
        .O(p_1_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[6]_i_1 
       (.I0(axaddr_incr[6]),
        .I1(sel_first_reg_0),
        .I2(\axaddr_incr_reg[7]_i_3_n_5 ),
        .O(p_1_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[7]_i_1 
       (.I0(axaddr_incr[7]),
        .I1(sel_first_reg_0),
        .I2(\axaddr_incr_reg[7]_i_3_n_4 ),
        .O(p_1_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[8]_i_1 
       (.I0(axaddr_incr[8]),
        .I1(sel_first_reg_0),
        .I2(\axaddr_incr_reg[11]_i_4_n_7 ),
        .O(p_1_in[8]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[9]_i_1 
       (.I0(axaddr_incr[9]),
        .I1(sel_first_reg_0),
        .I2(\axaddr_incr_reg[11]_i_4_n_6 ),
        .O(p_1_in[9]));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_incr_reg[0] 
       (.C(aclk),
        .CE(\axaddr_incr[11]_i_1_n_0 ),
        .D(p_1_in[0]),
        .Q(\axaddr_incr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_incr_reg[10] 
       (.C(aclk),
        .CE(\axaddr_incr[11]_i_1_n_0 ),
        .D(p_1_in[10]),
        .Q(\axaddr_incr_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_incr_reg[11] 
       (.C(aclk),
        .CE(\axaddr_incr[11]_i_1_n_0 ),
        .D(p_1_in[11]),
        .Q(\axaddr_incr_reg_n_0_[11] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \axaddr_incr_reg[11]_i_4 
       (.CI(\axaddr_incr_reg[7]_i_3_n_0 ),
        .CO({\NLW_axaddr_incr_reg[11]_i_4_CO_UNCONNECTED [3],\axaddr_incr_reg[11]_i_4_n_1 ,\axaddr_incr_reg[11]_i_4_n_2 ,\axaddr_incr_reg[11]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\axaddr_incr_reg[11]_i_4_n_4 ,\axaddr_incr_reg[11]_i_4_n_5 ,\axaddr_incr_reg[11]_i_4_n_6 ,\axaddr_incr_reg[11]_i_4_n_7 }),
        .S({\axaddr_incr_reg_n_0_[11] ,\axaddr_incr_reg_n_0_[10] ,\axaddr_incr_reg_n_0_[9] ,\axaddr_incr_reg_n_0_[8] }));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_incr_reg[1] 
       (.C(aclk),
        .CE(\axaddr_incr[11]_i_1_n_0 ),
        .D(p_1_in[1]),
        .Q(\axaddr_incr_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_incr_reg[2] 
       (.C(aclk),
        .CE(\axaddr_incr[11]_i_1_n_0 ),
        .D(p_1_in[2]),
        .Q(\axaddr_incr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_incr_reg[3] 
       (.C(aclk),
        .CE(\axaddr_incr[11]_i_1_n_0 ),
        .D(p_1_in[3]),
        .Q(\axaddr_incr_reg_n_0_[3] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \axaddr_incr_reg[3]_i_3 
       (.CI(1'b0),
        .CO({\axaddr_incr_reg[3]_i_3_n_0 ,\axaddr_incr_reg[3]_i_3_n_1 ,\axaddr_incr_reg[3]_i_3_n_2 ,\axaddr_incr_reg[3]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\axaddr_incr_reg_n_0_[3] ,\axaddr_incr_reg_n_0_[2] ,\axaddr_incr_reg_n_0_[1] ,\axaddr_incr_reg_n_0_[0] }),
        .O({\axaddr_incr_reg[3]_i_3_n_4 ,\axaddr_incr_reg[3]_i_3_n_5 ,\axaddr_incr_reg[3]_i_3_n_6 ,\axaddr_incr_reg[3]_i_3_n_7 }),
        .S({\axaddr_incr[3]_i_11_n_0 ,\axaddr_incr[3]_i_12_n_0 ,\axaddr_incr[3]_i_13_n_0 ,\axaddr_incr[3]_i_14_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_incr_reg[4] 
       (.C(aclk),
        .CE(\axaddr_incr[11]_i_1_n_0 ),
        .D(p_1_in[4]),
        .Q(\axaddr_incr_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_incr_reg[5] 
       (.C(aclk),
        .CE(\axaddr_incr[11]_i_1_n_0 ),
        .D(p_1_in[5]),
        .Q(\axaddr_incr_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_incr_reg[6] 
       (.C(aclk),
        .CE(\axaddr_incr[11]_i_1_n_0 ),
        .D(p_1_in[6]),
        .Q(\axaddr_incr_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_incr_reg[7] 
       (.C(aclk),
        .CE(\axaddr_incr[11]_i_1_n_0 ),
        .D(p_1_in[7]),
        .Q(\axaddr_incr_reg_n_0_[7] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \axaddr_incr_reg[7]_i_3 
       (.CI(\axaddr_incr_reg[3]_i_3_n_0 ),
        .CO({\axaddr_incr_reg[7]_i_3_n_0 ,\axaddr_incr_reg[7]_i_3_n_1 ,\axaddr_incr_reg[7]_i_3_n_2 ,\axaddr_incr_reg[7]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\axaddr_incr_reg[7]_i_3_n_4 ,\axaddr_incr_reg[7]_i_3_n_5 ,\axaddr_incr_reg[7]_i_3_n_6 ,\axaddr_incr_reg[7]_i_3_n_7 }),
        .S({\axaddr_incr_reg_n_0_[7] ,\axaddr_incr_reg_n_0_[6] ,\axaddr_incr_reg_n_0_[5] ,\axaddr_incr_reg_n_0_[4] }));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_incr_reg[8] 
       (.C(aclk),
        .CE(\axaddr_incr[11]_i_1_n_0 ),
        .D(p_1_in[8]),
        .Q(\axaddr_incr_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_incr_reg[9] 
       (.C(aclk),
        .CE(\axaddr_incr[11]_i_1_n_0 ),
        .D(p_1_in[9]),
        .Q(\axaddr_incr_reg_n_0_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h4F44444444444444)) 
    \axlen_cnt[0]_i_1 
       (.I0(axlen_cnt[0]),
        .I1(next_pending_r_i_2_n_0),
        .I2(\axlen_cnt_reg[0]_0 [1]),
        .I3(si_rs_awvalid),
        .I4(\axlen_cnt_reg[0]_0 [0]),
        .I5(Q[16]),
        .O(\axlen_cnt[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF410041)) 
    \axlen_cnt[1]_i_1__0 
       (.I0(\axlen_cnt[1]_i_2_n_0 ),
        .I1(axlen_cnt[1]),
        .I2(axlen_cnt[0]),
        .I3(E),
        .I4(Q[17]),
        .O(\axlen_cnt[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \axlen_cnt[1]_i_2 
       (.I0(axlen_cnt[7]),
        .I1(axlen_cnt[5]),
        .I2(axlen_cnt[6]),
        .I3(\axlen_cnt[5]_i_2_n_0 ),
        .O(\axlen_cnt[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF8F8F88F88888888)) 
    \axlen_cnt[2]_i_1 
       (.I0(Q[18]),
        .I1(E),
        .I2(axlen_cnt[2]),
        .I3(axlen_cnt[1]),
        .I4(axlen_cnt[0]),
        .I5(next_pending_r_i_2_n_0),
        .O(\axlen_cnt[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF8888F88)) 
    \axlen_cnt[3]_i_1 
       (.I0(Q[19]),
        .I1(E),
        .I2(\axlen_cnt[3]_i_2_n_0 ),
        .I3(next_pending_r_i_2_n_0),
        .I4(axlen_cnt[3]),
        .O(\axlen_cnt[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \axlen_cnt[3]_i_2 
       (.I0(axlen_cnt[2]),
        .I1(axlen_cnt[1]),
        .I2(axlen_cnt[0]),
        .O(\axlen_cnt[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFE000000010000)) 
    \axlen_cnt[4]_i_1 
       (.I0(axlen_cnt[0]),
        .I1(axlen_cnt[1]),
        .I2(axlen_cnt[2]),
        .I3(axlen_cnt[3]),
        .I4(next_pending_r_i_2_n_0),
        .I5(axlen_cnt[4]),
        .O(\axlen_cnt[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000009A9A9A8A)) 
    \axlen_cnt[5]_i_1 
       (.I0(axlen_cnt[5]),
        .I1(axlen_cnt[0]),
        .I2(\axlen_cnt[5]_i_2_n_0 ),
        .I3(axlen_cnt[6]),
        .I4(axlen_cnt[7]),
        .I5(E),
        .O(\axlen_cnt[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \axlen_cnt[5]_i_2 
       (.I0(axlen_cnt[2]),
        .I1(axlen_cnt[1]),
        .I2(axlen_cnt[4]),
        .I3(axlen_cnt[3]),
        .O(\axlen_cnt[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'h84)) 
    \axlen_cnt[6]_i_1 
       (.I0(\axlen_cnt[7]_i_3_n_0 ),
        .I1(next_pending_r_i_2_n_0),
        .I2(axlen_cnt[6]),
        .O(\axlen_cnt[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'hE010)) 
    \axlen_cnt[7]_i_2 
       (.I0(\axlen_cnt[7]_i_3_n_0 ),
        .I1(axlen_cnt[6]),
        .I2(next_pending_r_i_2_n_0),
        .I3(axlen_cnt[7]),
        .O(\axlen_cnt[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \axlen_cnt[7]_i_3 
       (.I0(axlen_cnt[5]),
        .I1(axlen_cnt[0]),
        .I2(axlen_cnt[2]),
        .I3(axlen_cnt[1]),
        .I4(axlen_cnt[4]),
        .I5(axlen_cnt[3]),
        .O(\axlen_cnt[7]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \axlen_cnt_reg[0] 
       (.C(aclk),
        .CE(\axlen_cnt_reg[0]_1 ),
        .D(\axlen_cnt[0]_i_1_n_0 ),
        .Q(axlen_cnt[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axlen_cnt_reg[1] 
       (.C(aclk),
        .CE(\axlen_cnt_reg[0]_1 ),
        .D(\axlen_cnt[1]_i_1__0_n_0 ),
        .Q(axlen_cnt[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axlen_cnt_reg[2] 
       (.C(aclk),
        .CE(\axlen_cnt_reg[0]_1 ),
        .D(\axlen_cnt[2]_i_1_n_0 ),
        .Q(axlen_cnt[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axlen_cnt_reg[3] 
       (.C(aclk),
        .CE(\axlen_cnt_reg[0]_1 ),
        .D(\axlen_cnt[3]_i_1_n_0 ),
        .Q(axlen_cnt[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axlen_cnt_reg[4] 
       (.C(aclk),
        .CE(\axlen_cnt_reg[0]_1 ),
        .D(\axlen_cnt[4]_i_1_n_0 ),
        .Q(axlen_cnt[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axlen_cnt_reg[5] 
       (.C(aclk),
        .CE(\axlen_cnt_reg[0]_1 ),
        .D(\axlen_cnt[5]_i_1_n_0 ),
        .Q(axlen_cnt[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axlen_cnt_reg[6] 
       (.C(aclk),
        .CE(\axlen_cnt_reg[0]_1 ),
        .D(\axlen_cnt[6]_i_1_n_0 ),
        .Q(axlen_cnt[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axlen_cnt_reg[7] 
       (.C(aclk),
        .CE(\axlen_cnt_reg[0]_1 ),
        .D(\axlen_cnt[7]_i_2_n_0 ),
        .Q(axlen_cnt[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF00F0F0EE22EE22)) 
    \m_axi_awaddr[0]_INST_0 
       (.I0(\axaddr_incr_reg_n_0_[0] ),
        .I1(\m_axi_awaddr[11]_INST_0_i_1_n_0 ),
        .I2(\m_axi_awaddr[11] [0]),
        .I3(Q[0]),
        .I4(\m_axi_awaddr[11]_0 ),
        .I5(Q[15]),
        .O(m_axi_awaddr[0]));
  LUT6 #(
    .INIT(64'hFF00F0F0EE22EE22)) 
    \m_axi_awaddr[10]_INST_0 
       (.I0(\axaddr_incr_reg_n_0_[10] ),
        .I1(\m_axi_awaddr[11]_INST_0_i_1_n_0 ),
        .I2(\m_axi_awaddr[11] [10]),
        .I3(Q[10]),
        .I4(\m_axi_awaddr[11]_0 ),
        .I5(Q[15]),
        .O(m_axi_awaddr[10]));
  LUT6 #(
    .INIT(64'hFF00F0F0EE22EE22)) 
    \m_axi_awaddr[11]_INST_0 
       (.I0(\axaddr_incr_reg_n_0_[11] ),
        .I1(\m_axi_awaddr[11]_INST_0_i_1_n_0 ),
        .I2(\m_axi_awaddr[11] [11]),
        .I3(Q[11]),
        .I4(\m_axi_awaddr[11]_0 ),
        .I5(Q[15]),
        .O(m_axi_awaddr[11]));
  LUT2 #(
    .INIT(4'hB)) 
    \m_axi_awaddr[11]_INST_0_i_1 
       (.I0(sel_first_reg_0),
        .I1(Q[14]),
        .O(\m_axi_awaddr[11]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF00F0F0EE22EE22)) 
    \m_axi_awaddr[1]_INST_0 
       (.I0(\axaddr_incr_reg_n_0_[1] ),
        .I1(\m_axi_awaddr[11]_INST_0_i_1_n_0 ),
        .I2(\m_axi_awaddr[11] [1]),
        .I3(Q[1]),
        .I4(\m_axi_awaddr[11]_0 ),
        .I5(Q[15]),
        .O(m_axi_awaddr[1]));
  LUT6 #(
    .INIT(64'hFF00F0F0EE22EE22)) 
    \m_axi_awaddr[2]_INST_0 
       (.I0(\axaddr_incr_reg_n_0_[2] ),
        .I1(\m_axi_awaddr[11]_INST_0_i_1_n_0 ),
        .I2(\m_axi_awaddr[11] [2]),
        .I3(Q[2]),
        .I4(\m_axi_awaddr[11]_0 ),
        .I5(Q[15]),
        .O(m_axi_awaddr[2]));
  LUT6 #(
    .INIT(64'hFF00F0F0EE22EE22)) 
    \m_axi_awaddr[3]_INST_0 
       (.I0(\axaddr_incr_reg_n_0_[3] ),
        .I1(\m_axi_awaddr[11]_INST_0_i_1_n_0 ),
        .I2(\m_axi_awaddr[11] [3]),
        .I3(Q[3]),
        .I4(\m_axi_awaddr[11]_0 ),
        .I5(Q[15]),
        .O(m_axi_awaddr[3]));
  LUT6 #(
    .INIT(64'hFF00F0F0EE22EE22)) 
    \m_axi_awaddr[4]_INST_0 
       (.I0(\axaddr_incr_reg_n_0_[4] ),
        .I1(\m_axi_awaddr[11]_INST_0_i_1_n_0 ),
        .I2(\m_axi_awaddr[11] [4]),
        .I3(Q[4]),
        .I4(\m_axi_awaddr[11]_0 ),
        .I5(Q[15]),
        .O(m_axi_awaddr[4]));
  LUT6 #(
    .INIT(64'hFF00F0F0EE22EE22)) 
    \m_axi_awaddr[5]_INST_0 
       (.I0(\axaddr_incr_reg_n_0_[5] ),
        .I1(\m_axi_awaddr[11]_INST_0_i_1_n_0 ),
        .I2(\m_axi_awaddr[11] [5]),
        .I3(Q[5]),
        .I4(\m_axi_awaddr[11]_0 ),
        .I5(Q[15]),
        .O(m_axi_awaddr[5]));
  LUT6 #(
    .INIT(64'hFF00F0F0EE22EE22)) 
    \m_axi_awaddr[6]_INST_0 
       (.I0(\axaddr_incr_reg_n_0_[6] ),
        .I1(\m_axi_awaddr[11]_INST_0_i_1_n_0 ),
        .I2(\m_axi_awaddr[11] [6]),
        .I3(Q[6]),
        .I4(\m_axi_awaddr[11]_0 ),
        .I5(Q[15]),
        .O(m_axi_awaddr[6]));
  LUT6 #(
    .INIT(64'hFF00F0F0EE22EE22)) 
    \m_axi_awaddr[7]_INST_0 
       (.I0(\axaddr_incr_reg_n_0_[7] ),
        .I1(\m_axi_awaddr[11]_INST_0_i_1_n_0 ),
        .I2(\m_axi_awaddr[11] [7]),
        .I3(Q[7]),
        .I4(\m_axi_awaddr[11]_0 ),
        .I5(Q[15]),
        .O(m_axi_awaddr[7]));
  LUT6 #(
    .INIT(64'hFF00F0F0EE22EE22)) 
    \m_axi_awaddr[8]_INST_0 
       (.I0(\axaddr_incr_reg_n_0_[8] ),
        .I1(\m_axi_awaddr[11]_INST_0_i_1_n_0 ),
        .I2(\m_axi_awaddr[11] [8]),
        .I3(Q[8]),
        .I4(\m_axi_awaddr[11]_0 ),
        .I5(Q[15]),
        .O(m_axi_awaddr[8]));
  LUT6 #(
    .INIT(64'hFF00F0F0EE22EE22)) 
    \m_axi_awaddr[9]_INST_0 
       (.I0(\axaddr_incr_reg_n_0_[9] ),
        .I1(\m_axi_awaddr[11]_INST_0_i_1_n_0 ),
        .I2(\m_axi_awaddr[11] [9]),
        .I3(Q[9]),
        .I4(\m_axi_awaddr[11]_0 ),
        .I5(Q[15]),
        .O(m_axi_awaddr[9]));
  LUT5 #(
    .INIT(32'hFFFF5404)) 
    next_pending_r_i_1
       (.I0(E),
        .I1(next_pending_r_i_2_n_0),
        .I2(next_pending_r_reg_0),
        .I3(next_pending_r_reg_n_0),
        .I4(next_pending_r_reg_1),
        .O(incr_next_pending));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT5 #(
    .INIT(32'h0000FFFD)) 
    next_pending_r_i_2
       (.I0(\axlen_cnt[5]_i_2_n_0 ),
        .I1(axlen_cnt[6]),
        .I2(axlen_cnt[5]),
        .I3(axlen_cnt[7]),
        .I4(E),
        .O(next_pending_r_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    next_pending_r_reg
       (.C(aclk),
        .CE(1'b1),
        .D(incr_next_pending),
        .Q(next_pending_r_reg_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sel_first_reg
       (.C(aclk),
        .CE(1'b1),
        .D(sel_first_reg_1),
        .Q(sel_first_reg_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_protocol_converter_v2_1_21_b2s_incr_cmd" *) 
module processor_auto_pc_0_axi_protocol_converter_v2_1_21_b2s_incr_cmd_2
   (incr_next_pending,
    sel_first_reg_0,
    \axlen_cnt_reg[7]_0 ,
    Q,
    \axlen_cnt_reg[1]_0 ,
    m_axi_araddr,
    S,
    aclk,
    sel_first_reg_1,
    next_pending_r_reg_0,
    E,
    r_push,
    \axlen_cnt_reg[2]_0 ,
    \axlen_cnt_reg[7]_1 ,
    \axaddr_incr_reg[11]_0 ,
    \axaddr_incr_reg[7]_0 ,
    \axaddr_incr_reg[3]_0 ,
    \m_axi_araddr[11] ,
    \m_axi_araddr[11]_0 ,
    \axlen_cnt_reg[0]_0 ,
    D,
    \axaddr_incr_reg[0]_0 ,
    \axaddr_incr_reg[3]_i_2__0 ,
    m_axi_arready);
  output incr_next_pending;
  output sel_first_reg_0;
  output \axlen_cnt_reg[7]_0 ;
  output [1:0]Q;
  output \axlen_cnt_reg[1]_0 ;
  output [11:0]m_axi_araddr;
  output [3:0]S;
  input aclk;
  input sel_first_reg_1;
  input next_pending_r_reg_0;
  input [0:0]E;
  input r_push;
  input [17:0]\axlen_cnt_reg[2]_0 ;
  input \axlen_cnt_reg[7]_1 ;
  input [3:0]\axaddr_incr_reg[11]_0 ;
  input [3:0]\axaddr_incr_reg[7]_0 ;
  input [3:0]\axaddr_incr_reg[3]_0 ;
  input [11:0]\m_axi_araddr[11] ;
  input \m_axi_araddr[11]_0 ;
  input [0:0]\axlen_cnt_reg[0]_0 ;
  input [1:0]D;
  input [0:0]\axaddr_incr_reg[0]_0 ;
  input [1:0]\axaddr_incr_reg[3]_i_2__0 ;
  input m_axi_arready;

  wire [1:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [3:0]S;
  wire aclk;
  wire \axaddr_incr[0]_i_1__0_n_0 ;
  wire \axaddr_incr[10]_i_1__0_n_0 ;
  wire \axaddr_incr[11]_i_2__0_n_0 ;
  wire \axaddr_incr[1]_i_1__0_n_0 ;
  wire \axaddr_incr[2]_i_1__0_n_0 ;
  wire \axaddr_incr[3]_i_11_n_0 ;
  wire \axaddr_incr[3]_i_12_n_0 ;
  wire \axaddr_incr[3]_i_13_n_0 ;
  wire \axaddr_incr[3]_i_14_n_0 ;
  wire \axaddr_incr[3]_i_1__0_n_0 ;
  wire \axaddr_incr[4]_i_1__0_n_0 ;
  wire \axaddr_incr[5]_i_1__0_n_0 ;
  wire \axaddr_incr[6]_i_1__0_n_0 ;
  wire \axaddr_incr[7]_i_1__0_n_0 ;
  wire \axaddr_incr[8]_i_1__0_n_0 ;
  wire \axaddr_incr[9]_i_1__0_n_0 ;
  wire [0:0]\axaddr_incr_reg[0]_0 ;
  wire [3:0]\axaddr_incr_reg[11]_0 ;
  wire \axaddr_incr_reg[11]_i_4__0_n_1 ;
  wire \axaddr_incr_reg[11]_i_4__0_n_2 ;
  wire \axaddr_incr_reg[11]_i_4__0_n_3 ;
  wire \axaddr_incr_reg[11]_i_4__0_n_4 ;
  wire \axaddr_incr_reg[11]_i_4__0_n_5 ;
  wire \axaddr_incr_reg[11]_i_4__0_n_6 ;
  wire \axaddr_incr_reg[11]_i_4__0_n_7 ;
  wire [3:0]\axaddr_incr_reg[3]_0 ;
  wire [1:0]\axaddr_incr_reg[3]_i_2__0 ;
  wire \axaddr_incr_reg[3]_i_3__0_n_0 ;
  wire \axaddr_incr_reg[3]_i_3__0_n_1 ;
  wire \axaddr_incr_reg[3]_i_3__0_n_2 ;
  wire \axaddr_incr_reg[3]_i_3__0_n_3 ;
  wire \axaddr_incr_reg[3]_i_3__0_n_4 ;
  wire \axaddr_incr_reg[3]_i_3__0_n_5 ;
  wire \axaddr_incr_reg[3]_i_3__0_n_6 ;
  wire \axaddr_incr_reg[3]_i_3__0_n_7 ;
  wire [3:0]\axaddr_incr_reg[7]_0 ;
  wire \axaddr_incr_reg[7]_i_3__0_n_0 ;
  wire \axaddr_incr_reg[7]_i_3__0_n_1 ;
  wire \axaddr_incr_reg[7]_i_3__0_n_2 ;
  wire \axaddr_incr_reg[7]_i_3__0_n_3 ;
  wire \axaddr_incr_reg[7]_i_3__0_n_4 ;
  wire \axaddr_incr_reg[7]_i_3__0_n_5 ;
  wire \axaddr_incr_reg[7]_i_3__0_n_6 ;
  wire \axaddr_incr_reg[7]_i_3__0_n_7 ;
  wire \axaddr_incr_reg_n_0_[0] ;
  wire \axaddr_incr_reg_n_0_[10] ;
  wire \axaddr_incr_reg_n_0_[11] ;
  wire \axaddr_incr_reg_n_0_[1] ;
  wire \axaddr_incr_reg_n_0_[2] ;
  wire \axaddr_incr_reg_n_0_[3] ;
  wire \axaddr_incr_reg_n_0_[4] ;
  wire \axaddr_incr_reg_n_0_[5] ;
  wire \axaddr_incr_reg_n_0_[6] ;
  wire \axaddr_incr_reg_n_0_[7] ;
  wire \axaddr_incr_reg_n_0_[8] ;
  wire \axaddr_incr_reg_n_0_[9] ;
  wire \axlen_cnt[1]_i_1__2_n_0 ;
  wire \axlen_cnt[2]_i_1__1_n_0 ;
  wire \axlen_cnt[4]_i_1__0_n_0 ;
  wire \axlen_cnt[5]_i_1__0_n_0 ;
  wire \axlen_cnt[6]_i_1__0_n_0 ;
  wire \axlen_cnt[7]_i_2__0_n_0 ;
  wire \axlen_cnt[7]_i_3__0_n_0 ;
  wire [0:0]\axlen_cnt_reg[0]_0 ;
  wire \axlen_cnt_reg[1]_0 ;
  wire [17:0]\axlen_cnt_reg[2]_0 ;
  wire \axlen_cnt_reg[7]_0 ;
  wire \axlen_cnt_reg[7]_1 ;
  wire \axlen_cnt_reg_n_0_[1] ;
  wire \axlen_cnt_reg_n_0_[2] ;
  wire \axlen_cnt_reg_n_0_[4] ;
  wire \axlen_cnt_reg_n_0_[5] ;
  wire \axlen_cnt_reg_n_0_[6] ;
  wire \axlen_cnt_reg_n_0_[7] ;
  wire incr_next_pending;
  wire [11:0]m_axi_araddr;
  wire [11:0]\m_axi_araddr[11] ;
  wire \m_axi_araddr[11]_0 ;
  wire \m_axi_araddr[11]_INST_0_i_1_n_0 ;
  wire m_axi_arready;
  wire next_pending_r_i_4__0_n_0;
  wire next_pending_r_reg_0;
  wire next_pending_r_reg_n_0;
  wire r_push;
  wire sel_first_reg_0;
  wire sel_first_reg_1;
  wire [3:3]\NLW_axaddr_incr_reg[11]_i_4__0_CO_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[0]_i_1__0 
       (.I0(\axaddr_incr_reg[3]_0 [0]),
        .I1(sel_first_reg_0),
        .I2(\axaddr_incr_reg[3]_i_3__0_n_7 ),
        .O(\axaddr_incr[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[10]_i_1__0 
       (.I0(\axaddr_incr_reg[11]_0 [2]),
        .I1(sel_first_reg_0),
        .I2(\axaddr_incr_reg[11]_i_4__0_n_5 ),
        .O(\axaddr_incr[10]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[11]_i_2__0 
       (.I0(\axaddr_incr_reg[11]_0 [3]),
        .I1(sel_first_reg_0),
        .I2(\axaddr_incr_reg[11]_i_4__0_n_4 ),
        .O(\axaddr_incr[11]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[1]_i_1__0 
       (.I0(\axaddr_incr_reg[3]_0 [1]),
        .I1(sel_first_reg_0),
        .I2(\axaddr_incr_reg[3]_i_3__0_n_6 ),
        .O(\axaddr_incr[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[2]_i_1__0 
       (.I0(\axaddr_incr_reg[3]_0 [2]),
        .I1(sel_first_reg_0),
        .I2(\axaddr_incr_reg[3]_i_3__0_n_5 ),
        .O(\axaddr_incr[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0102020202020202)) 
    \axaddr_incr[3]_i_10 
       (.I0(\axlen_cnt_reg[2]_0 [0]),
        .I1(\axlen_cnt_reg[2]_0 [12]),
        .I2(\axlen_cnt_reg[2]_0 [13]),
        .I3(\axaddr_incr_reg[3]_i_2__0 [1]),
        .I4(\axaddr_incr_reg[3]_i_2__0 [0]),
        .I5(m_axi_arready),
        .O(S[0]));
  LUT3 #(
    .INIT(8'h6A)) 
    \axaddr_incr[3]_i_11 
       (.I0(\axaddr_incr_reg_n_0_[3] ),
        .I1(\axlen_cnt_reg[2]_0 [13]),
        .I2(\axlen_cnt_reg[2]_0 [12]),
        .O(\axaddr_incr[3]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \axaddr_incr[3]_i_12 
       (.I0(\axaddr_incr_reg_n_0_[2] ),
        .I1(\axlen_cnt_reg[2]_0 [12]),
        .I2(\axlen_cnt_reg[2]_0 [13]),
        .O(\axaddr_incr[3]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \axaddr_incr[3]_i_13 
       (.I0(\axaddr_incr_reg_n_0_[1] ),
        .I1(\axlen_cnt_reg[2]_0 [13]),
        .I2(\axlen_cnt_reg[2]_0 [12]),
        .O(\axaddr_incr[3]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'hA9)) 
    \axaddr_incr[3]_i_14 
       (.I0(\axaddr_incr_reg_n_0_[0] ),
        .I1(\axlen_cnt_reg[2]_0 [13]),
        .I2(\axlen_cnt_reg[2]_0 [12]),
        .O(\axaddr_incr[3]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[3]_i_1__0 
       (.I0(\axaddr_incr_reg[3]_0 [3]),
        .I1(sel_first_reg_0),
        .I2(\axaddr_incr_reg[3]_i_3__0_n_4 ),
        .O(\axaddr_incr[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \axaddr_incr[3]_i_7 
       (.I0(\axlen_cnt_reg[2]_0 [3]),
        .I1(\axlen_cnt_reg[2]_0 [12]),
        .I2(\axlen_cnt_reg[2]_0 [13]),
        .I3(\axaddr_incr_reg[3]_i_2__0 [1]),
        .I4(\axaddr_incr_reg[3]_i_2__0 [0]),
        .I5(m_axi_arready),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h0000AAAA6AAAAAAA)) 
    \axaddr_incr[3]_i_8 
       (.I0(\axlen_cnt_reg[2]_0 [2]),
        .I1(\axaddr_incr_reg[3]_i_2__0 [1]),
        .I2(\axaddr_incr_reg[3]_i_2__0 [0]),
        .I3(m_axi_arready),
        .I4(\axlen_cnt_reg[2]_0 [13]),
        .I5(\axlen_cnt_reg[2]_0 [12]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h000000006AAAAAAA)) 
    \axaddr_incr[3]_i_9 
       (.I0(\axlen_cnt_reg[2]_0 [1]),
        .I1(\axaddr_incr_reg[3]_i_2__0 [1]),
        .I2(\axaddr_incr_reg[3]_i_2__0 [0]),
        .I3(m_axi_arready),
        .I4(\axlen_cnt_reg[2]_0 [12]),
        .I5(\axlen_cnt_reg[2]_0 [13]),
        .O(S[1]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[4]_i_1__0 
       (.I0(\axaddr_incr_reg[7]_0 [0]),
        .I1(sel_first_reg_0),
        .I2(\axaddr_incr_reg[7]_i_3__0_n_7 ),
        .O(\axaddr_incr[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[5]_i_1__0 
       (.I0(\axaddr_incr_reg[7]_0 [1]),
        .I1(sel_first_reg_0),
        .I2(\axaddr_incr_reg[7]_i_3__0_n_6 ),
        .O(\axaddr_incr[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[6]_i_1__0 
       (.I0(\axaddr_incr_reg[7]_0 [2]),
        .I1(sel_first_reg_0),
        .I2(\axaddr_incr_reg[7]_i_3__0_n_5 ),
        .O(\axaddr_incr[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[7]_i_1__0 
       (.I0(\axaddr_incr_reg[7]_0 [3]),
        .I1(sel_first_reg_0),
        .I2(\axaddr_incr_reg[7]_i_3__0_n_4 ),
        .O(\axaddr_incr[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[8]_i_1__0 
       (.I0(\axaddr_incr_reg[11]_0 [0]),
        .I1(sel_first_reg_0),
        .I2(\axaddr_incr_reg[11]_i_4__0_n_7 ),
        .O(\axaddr_incr[8]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[9]_i_1__0 
       (.I0(\axaddr_incr_reg[11]_0 [1]),
        .I1(sel_first_reg_0),
        .I2(\axaddr_incr_reg[11]_i_4__0_n_6 ),
        .O(\axaddr_incr[9]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_incr_reg[0] 
       (.C(aclk),
        .CE(\axaddr_incr_reg[0]_0 ),
        .D(\axaddr_incr[0]_i_1__0_n_0 ),
        .Q(\axaddr_incr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_incr_reg[10] 
       (.C(aclk),
        .CE(\axaddr_incr_reg[0]_0 ),
        .D(\axaddr_incr[10]_i_1__0_n_0 ),
        .Q(\axaddr_incr_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_incr_reg[11] 
       (.C(aclk),
        .CE(\axaddr_incr_reg[0]_0 ),
        .D(\axaddr_incr[11]_i_2__0_n_0 ),
        .Q(\axaddr_incr_reg_n_0_[11] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \axaddr_incr_reg[11]_i_4__0 
       (.CI(\axaddr_incr_reg[7]_i_3__0_n_0 ),
        .CO({\NLW_axaddr_incr_reg[11]_i_4__0_CO_UNCONNECTED [3],\axaddr_incr_reg[11]_i_4__0_n_1 ,\axaddr_incr_reg[11]_i_4__0_n_2 ,\axaddr_incr_reg[11]_i_4__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\axaddr_incr_reg[11]_i_4__0_n_4 ,\axaddr_incr_reg[11]_i_4__0_n_5 ,\axaddr_incr_reg[11]_i_4__0_n_6 ,\axaddr_incr_reg[11]_i_4__0_n_7 }),
        .S({\axaddr_incr_reg_n_0_[11] ,\axaddr_incr_reg_n_0_[10] ,\axaddr_incr_reg_n_0_[9] ,\axaddr_incr_reg_n_0_[8] }));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_incr_reg[1] 
       (.C(aclk),
        .CE(\axaddr_incr_reg[0]_0 ),
        .D(\axaddr_incr[1]_i_1__0_n_0 ),
        .Q(\axaddr_incr_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_incr_reg[2] 
       (.C(aclk),
        .CE(\axaddr_incr_reg[0]_0 ),
        .D(\axaddr_incr[2]_i_1__0_n_0 ),
        .Q(\axaddr_incr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_incr_reg[3] 
       (.C(aclk),
        .CE(\axaddr_incr_reg[0]_0 ),
        .D(\axaddr_incr[3]_i_1__0_n_0 ),
        .Q(\axaddr_incr_reg_n_0_[3] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \axaddr_incr_reg[3]_i_3__0 
       (.CI(1'b0),
        .CO({\axaddr_incr_reg[3]_i_3__0_n_0 ,\axaddr_incr_reg[3]_i_3__0_n_1 ,\axaddr_incr_reg[3]_i_3__0_n_2 ,\axaddr_incr_reg[3]_i_3__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\axaddr_incr_reg_n_0_[3] ,\axaddr_incr_reg_n_0_[2] ,\axaddr_incr_reg_n_0_[1] ,\axaddr_incr_reg_n_0_[0] }),
        .O({\axaddr_incr_reg[3]_i_3__0_n_4 ,\axaddr_incr_reg[3]_i_3__0_n_5 ,\axaddr_incr_reg[3]_i_3__0_n_6 ,\axaddr_incr_reg[3]_i_3__0_n_7 }),
        .S({\axaddr_incr[3]_i_11_n_0 ,\axaddr_incr[3]_i_12_n_0 ,\axaddr_incr[3]_i_13_n_0 ,\axaddr_incr[3]_i_14_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_incr_reg[4] 
       (.C(aclk),
        .CE(\axaddr_incr_reg[0]_0 ),
        .D(\axaddr_incr[4]_i_1__0_n_0 ),
        .Q(\axaddr_incr_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_incr_reg[5] 
       (.C(aclk),
        .CE(\axaddr_incr_reg[0]_0 ),
        .D(\axaddr_incr[5]_i_1__0_n_0 ),
        .Q(\axaddr_incr_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_incr_reg[6] 
       (.C(aclk),
        .CE(\axaddr_incr_reg[0]_0 ),
        .D(\axaddr_incr[6]_i_1__0_n_0 ),
        .Q(\axaddr_incr_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_incr_reg[7] 
       (.C(aclk),
        .CE(\axaddr_incr_reg[0]_0 ),
        .D(\axaddr_incr[7]_i_1__0_n_0 ),
        .Q(\axaddr_incr_reg_n_0_[7] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \axaddr_incr_reg[7]_i_3__0 
       (.CI(\axaddr_incr_reg[3]_i_3__0_n_0 ),
        .CO({\axaddr_incr_reg[7]_i_3__0_n_0 ,\axaddr_incr_reg[7]_i_3__0_n_1 ,\axaddr_incr_reg[7]_i_3__0_n_2 ,\axaddr_incr_reg[7]_i_3__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\axaddr_incr_reg[7]_i_3__0_n_4 ,\axaddr_incr_reg[7]_i_3__0_n_5 ,\axaddr_incr_reg[7]_i_3__0_n_6 ,\axaddr_incr_reg[7]_i_3__0_n_7 }),
        .S({\axaddr_incr_reg_n_0_[7] ,\axaddr_incr_reg_n_0_[6] ,\axaddr_incr_reg_n_0_[5] ,\axaddr_incr_reg_n_0_[4] }));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_incr_reg[8] 
       (.C(aclk),
        .CE(\axaddr_incr_reg[0]_0 ),
        .D(\axaddr_incr[8]_i_1__0_n_0 ),
        .Q(\axaddr_incr_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_incr_reg[9] 
       (.C(aclk),
        .CE(\axaddr_incr_reg[0]_0 ),
        .D(\axaddr_incr[9]_i_1__0_n_0 ),
        .Q(\axaddr_incr_reg_n_0_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFF410041)) 
    \axlen_cnt[1]_i_1__2 
       (.I0(\axlen_cnt_reg[7]_0 ),
        .I1(\axlen_cnt_reg_n_0_[1] ),
        .I2(Q[0]),
        .I3(E),
        .I4(\axlen_cnt_reg[2]_0 [16]),
        .O(\axlen_cnt[1]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hF8F8F888888888F8)) 
    \axlen_cnt[2]_i_1__1 
       (.I0(\axlen_cnt_reg[2]_0 [17]),
        .I1(E),
        .I2(\axlen_cnt_reg[7]_1 ),
        .I3(\axlen_cnt_reg_n_0_[1] ),
        .I4(Q[0]),
        .I5(\axlen_cnt_reg_n_0_[2] ),
        .O(\axlen_cnt[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \axlen_cnt[3]_i_2__0 
       (.I0(\axlen_cnt_reg_n_0_[1] ),
        .I1(Q[0]),
        .I2(\axlen_cnt_reg_n_0_[2] ),
        .O(\axlen_cnt_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFFFE000000010000)) 
    \axlen_cnt[4]_i_1__0 
       (.I0(Q[1]),
        .I1(\axlen_cnt_reg_n_0_[2] ),
        .I2(Q[0]),
        .I3(\axlen_cnt_reg_n_0_[1] ),
        .I4(\axlen_cnt_reg[7]_1 ),
        .I5(\axlen_cnt_reg_n_0_[4] ),
        .O(\axlen_cnt[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'h84)) 
    \axlen_cnt[5]_i_1__0 
       (.I0(\axlen_cnt[7]_i_3__0_n_0 ),
        .I1(\axlen_cnt_reg[7]_1 ),
        .I2(\axlen_cnt_reg_n_0_[5] ),
        .O(\axlen_cnt[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'hE010)) 
    \axlen_cnt[6]_i_1__0 
       (.I0(\axlen_cnt_reg_n_0_[5] ),
        .I1(\axlen_cnt[7]_i_3__0_n_0 ),
        .I2(\axlen_cnt_reg[7]_1 ),
        .I3(\axlen_cnt_reg_n_0_[6] ),
        .O(\axlen_cnt[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'hFE000100)) 
    \axlen_cnt[7]_i_2__0 
       (.I0(\axlen_cnt_reg_n_0_[6] ),
        .I1(\axlen_cnt_reg_n_0_[5] ),
        .I2(\axlen_cnt[7]_i_3__0_n_0 ),
        .I3(\axlen_cnt_reg[7]_1 ),
        .I4(\axlen_cnt_reg_n_0_[7] ),
        .O(\axlen_cnt[7]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \axlen_cnt[7]_i_3__0 
       (.I0(\axlen_cnt_reg_n_0_[1] ),
        .I1(Q[0]),
        .I2(\axlen_cnt_reg_n_0_[2] ),
        .I3(Q[1]),
        .I4(\axlen_cnt_reg_n_0_[4] ),
        .O(\axlen_cnt[7]_i_3__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \axlen_cnt_reg[0] 
       (.C(aclk),
        .CE(\axlen_cnt_reg[0]_0 ),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axlen_cnt_reg[1] 
       (.C(aclk),
        .CE(\axlen_cnt_reg[0]_0 ),
        .D(\axlen_cnt[1]_i_1__2_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axlen_cnt_reg[2] 
       (.C(aclk),
        .CE(\axlen_cnt_reg[0]_0 ),
        .D(\axlen_cnt[2]_i_1__1_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axlen_cnt_reg[3] 
       (.C(aclk),
        .CE(\axlen_cnt_reg[0]_0 ),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axlen_cnt_reg[4] 
       (.C(aclk),
        .CE(\axlen_cnt_reg[0]_0 ),
        .D(\axlen_cnt[4]_i_1__0_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axlen_cnt_reg[5] 
       (.C(aclk),
        .CE(\axlen_cnt_reg[0]_0 ),
        .D(\axlen_cnt[5]_i_1__0_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axlen_cnt_reg[6] 
       (.C(aclk),
        .CE(\axlen_cnt_reg[0]_0 ),
        .D(\axlen_cnt[6]_i_1__0_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axlen_cnt_reg[7] 
       (.C(aclk),
        .CE(\axlen_cnt_reg[0]_0 ),
        .D(\axlen_cnt[7]_i_2__0_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[7] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF00F0F0EE22EE22)) 
    \m_axi_araddr[0]_INST_0 
       (.I0(\axaddr_incr_reg_n_0_[0] ),
        .I1(\m_axi_araddr[11]_INST_0_i_1_n_0 ),
        .I2(\m_axi_araddr[11] [0]),
        .I3(\axlen_cnt_reg[2]_0 [0]),
        .I4(\m_axi_araddr[11]_0 ),
        .I5(\axlen_cnt_reg[2]_0 [15]),
        .O(m_axi_araddr[0]));
  LUT6 #(
    .INIT(64'hFF00F0F0EE22EE22)) 
    \m_axi_araddr[10]_INST_0 
       (.I0(\axaddr_incr_reg_n_0_[10] ),
        .I1(\m_axi_araddr[11]_INST_0_i_1_n_0 ),
        .I2(\m_axi_araddr[11] [10]),
        .I3(\axlen_cnt_reg[2]_0 [10]),
        .I4(\m_axi_araddr[11]_0 ),
        .I5(\axlen_cnt_reg[2]_0 [15]),
        .O(m_axi_araddr[10]));
  LUT6 #(
    .INIT(64'hFF00F0F0EE22EE22)) 
    \m_axi_araddr[11]_INST_0 
       (.I0(\axaddr_incr_reg_n_0_[11] ),
        .I1(\m_axi_araddr[11]_INST_0_i_1_n_0 ),
        .I2(\m_axi_araddr[11] [11]),
        .I3(\axlen_cnt_reg[2]_0 [11]),
        .I4(\m_axi_araddr[11]_0 ),
        .I5(\axlen_cnt_reg[2]_0 [15]),
        .O(m_axi_araddr[11]));
  LUT2 #(
    .INIT(4'hB)) 
    \m_axi_araddr[11]_INST_0_i_1 
       (.I0(sel_first_reg_0),
        .I1(\axlen_cnt_reg[2]_0 [14]),
        .O(\m_axi_araddr[11]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF00F0F0EE22EE22)) 
    \m_axi_araddr[1]_INST_0 
       (.I0(\axaddr_incr_reg_n_0_[1] ),
        .I1(\m_axi_araddr[11]_INST_0_i_1_n_0 ),
        .I2(\m_axi_araddr[11] [1]),
        .I3(\axlen_cnt_reg[2]_0 [1]),
        .I4(\m_axi_araddr[11]_0 ),
        .I5(\axlen_cnt_reg[2]_0 [15]),
        .O(m_axi_araddr[1]));
  LUT6 #(
    .INIT(64'hFF00F0F0EE22EE22)) 
    \m_axi_araddr[2]_INST_0 
       (.I0(\axaddr_incr_reg_n_0_[2] ),
        .I1(\m_axi_araddr[11]_INST_0_i_1_n_0 ),
        .I2(\m_axi_araddr[11] [2]),
        .I3(\axlen_cnt_reg[2]_0 [2]),
        .I4(\m_axi_araddr[11]_0 ),
        .I5(\axlen_cnt_reg[2]_0 [15]),
        .O(m_axi_araddr[2]));
  LUT6 #(
    .INIT(64'hFF00F0F0EE22EE22)) 
    \m_axi_araddr[3]_INST_0 
       (.I0(\axaddr_incr_reg_n_0_[3] ),
        .I1(\m_axi_araddr[11]_INST_0_i_1_n_0 ),
        .I2(\m_axi_araddr[11] [3]),
        .I3(\axlen_cnt_reg[2]_0 [3]),
        .I4(\m_axi_araddr[11]_0 ),
        .I5(\axlen_cnt_reg[2]_0 [15]),
        .O(m_axi_araddr[3]));
  LUT6 #(
    .INIT(64'hFF00F0F0EE22EE22)) 
    \m_axi_araddr[4]_INST_0 
       (.I0(\axaddr_incr_reg_n_0_[4] ),
        .I1(\m_axi_araddr[11]_INST_0_i_1_n_0 ),
        .I2(\m_axi_araddr[11] [4]),
        .I3(\axlen_cnt_reg[2]_0 [4]),
        .I4(\m_axi_araddr[11]_0 ),
        .I5(\axlen_cnt_reg[2]_0 [15]),
        .O(m_axi_araddr[4]));
  LUT6 #(
    .INIT(64'hFF00F0F0EE22EE22)) 
    \m_axi_araddr[5]_INST_0 
       (.I0(\axaddr_incr_reg_n_0_[5] ),
        .I1(\m_axi_araddr[11]_INST_0_i_1_n_0 ),
        .I2(\m_axi_araddr[11] [5]),
        .I3(\axlen_cnt_reg[2]_0 [5]),
        .I4(\m_axi_araddr[11]_0 ),
        .I5(\axlen_cnt_reg[2]_0 [15]),
        .O(m_axi_araddr[5]));
  LUT6 #(
    .INIT(64'hFF00F0F0EE22EE22)) 
    \m_axi_araddr[6]_INST_0 
       (.I0(\axaddr_incr_reg_n_0_[6] ),
        .I1(\m_axi_araddr[11]_INST_0_i_1_n_0 ),
        .I2(\m_axi_araddr[11] [6]),
        .I3(\axlen_cnt_reg[2]_0 [6]),
        .I4(\m_axi_araddr[11]_0 ),
        .I5(\axlen_cnt_reg[2]_0 [15]),
        .O(m_axi_araddr[6]));
  LUT6 #(
    .INIT(64'hFF00F0F0EE22EE22)) 
    \m_axi_araddr[7]_INST_0 
       (.I0(\axaddr_incr_reg_n_0_[7] ),
        .I1(\m_axi_araddr[11]_INST_0_i_1_n_0 ),
        .I2(\m_axi_araddr[11] [7]),
        .I3(\axlen_cnt_reg[2]_0 [7]),
        .I4(\m_axi_araddr[11]_0 ),
        .I5(\axlen_cnt_reg[2]_0 [15]),
        .O(m_axi_araddr[7]));
  LUT6 #(
    .INIT(64'hFF00F0F0EE22EE22)) 
    \m_axi_araddr[8]_INST_0 
       (.I0(\axaddr_incr_reg_n_0_[8] ),
        .I1(\m_axi_araddr[11]_INST_0_i_1_n_0 ),
        .I2(\m_axi_araddr[11] [8]),
        .I3(\axlen_cnt_reg[2]_0 [8]),
        .I4(\m_axi_araddr[11]_0 ),
        .I5(\axlen_cnt_reg[2]_0 [15]),
        .O(m_axi_araddr[8]));
  LUT6 #(
    .INIT(64'hFF00F0F0EE22EE22)) 
    \m_axi_araddr[9]_INST_0 
       (.I0(\axaddr_incr_reg_n_0_[9] ),
        .I1(\m_axi_araddr[11]_INST_0_i_1_n_0 ),
        .I2(\m_axi_araddr[11] [9]),
        .I3(\axlen_cnt_reg[2]_0 [9]),
        .I4(\m_axi_araddr[11]_0 ),
        .I5(\axlen_cnt_reg[2]_0 [15]),
        .O(m_axi_araddr[9]));
  LUT5 #(
    .INIT(32'hDDCFDDCC)) 
    next_pending_r_i_1__1
       (.I0(\axlen_cnt_reg[7]_0 ),
        .I1(next_pending_r_reg_0),
        .I2(E),
        .I3(r_push),
        .I4(next_pending_r_reg_n_0),
        .O(incr_next_pending));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    next_pending_r_i_2__1
       (.I0(next_pending_r_i_4__0_n_0),
        .I1(\axlen_cnt_reg_n_0_[7] ),
        .I2(Q[1]),
        .I3(\axlen_cnt_reg_n_0_[4] ),
        .I4(\axlen_cnt_reg_n_0_[1] ),
        .I5(\axlen_cnt_reg_n_0_[2] ),
        .O(\axlen_cnt_reg[7]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h1)) 
    next_pending_r_i_4__0
       (.I0(\axlen_cnt_reg_n_0_[5] ),
        .I1(\axlen_cnt_reg_n_0_[6] ),
        .O(next_pending_r_i_4__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    next_pending_r_reg
       (.C(aclk),
        .CE(1'b1),
        .D(incr_next_pending),
        .Q(next_pending_r_reg_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sel_first_reg
       (.C(aclk),
        .CE(1'b1),
        .D(sel_first_reg_1),
        .Q(sel_first_reg_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_protocol_converter_v2_1_21_b2s_r_channel" *) 
module processor_auto_pc_0_axi_protocol_converter_v2_1_21_b2s_r_channel
   (\cnt_read_reg[0] ,
    m_axi_rready,
    \cnt_read_reg[0]_0 ,
    out,
    r_push_r_reg_0,
    r_push,
    aclk,
    r_rlast,
    \cnt_read_reg[4] ,
    si_rs_rready,
    m_axi_rvalid,
    in,
    D,
    areset_d1);
  output \cnt_read_reg[0] ;
  output m_axi_rready;
  output \cnt_read_reg[0]_0 ;
  output [33:0]out;
  output [12:0]r_push_r_reg_0;
  input r_push;
  input aclk;
  input r_rlast;
  input \cnt_read_reg[4] ;
  input si_rs_rready;
  input m_axi_rvalid;
  input [33:0]in;
  input [11:0]D;
  input areset_d1;

  wire [11:0]D;
  wire aclk;
  wire areset_d1;
  wire \cnt_read_reg[0] ;
  wire \cnt_read_reg[0]_0 ;
  wire \cnt_read_reg[4] ;
  wire [33:0]in;
  wire m_axi_rready;
  wire m_axi_rvalid;
  wire [33:0]out;
  wire r_push;
  wire r_push_r;
  wire [12:0]r_push_r_reg_0;
  wire r_rlast;
  wire rd_data_fifo_0_n_0;
  wire rd_data_fifo_0_n_2;
  wire si_rs_rready;
  wire [12:0]trans_in;

  FDRE #(
    .INIT(1'b0)) 
    \r_arid_r_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(trans_in[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_arid_r_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[10]),
        .Q(trans_in[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_arid_r_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[11]),
        .Q(trans_in[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_arid_r_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(trans_in[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_arid_r_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[2]),
        .Q(trans_in[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_arid_r_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[3]),
        .Q(trans_in[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_arid_r_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[4]),
        .Q(trans_in[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_arid_r_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[5]),
        .Q(trans_in[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_arid_r_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[6]),
        .Q(trans_in[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_arid_r_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[7]),
        .Q(trans_in[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_arid_r_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[8]),
        .Q(trans_in[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_arid_r_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[9]),
        .Q(trans_in[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    r_push_r_reg
       (.C(aclk),
        .CE(1'b1),
        .D(r_push),
        .Q(r_push_r),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    r_rlast_r_reg
       (.C(aclk),
        .CE(1'b1),
        .D(r_rlast),
        .Q(trans_in[0]),
        .R(1'b0));
  processor_auto_pc_0_axi_protocol_converter_v2_1_21_b2s_simple_fifo__parameterized1 rd_data_fifo_0
       (.aclk(aclk),
        .areset_d1(areset_d1),
        .\cnt_read_reg[0]_0 (rd_data_fifo_0_n_0),
        .\cnt_read_reg[0]_1 (rd_data_fifo_0_n_2),
        .\cnt_read_reg[3]_0 (\cnt_read_reg[4] ),
        .\cnt_read_reg[4]_0 (\cnt_read_reg[0]_0 ),
        .in(in),
        .m_axi_rready(m_axi_rready),
        .m_axi_rvalid(m_axi_rvalid),
        .out(out),
        .si_rs_rready(si_rs_rready));
  processor_auto_pc_0_axi_protocol_converter_v2_1_21_b2s_simple_fifo__parameterized2 transaction_fifo_0
       (.\FSM_sequential_state_reg[1] (rd_data_fifo_0_n_2),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .\cnt_read_reg[0]_0 (\cnt_read_reg[0] ),
        .\cnt_read_reg[0]_1 (\cnt_read_reg[0]_0 ),
        .\cnt_read_reg[4]_0 (\cnt_read_reg[4] ),
        .in(trans_in),
        .m_valid_i_reg(rd_data_fifo_0_n_0),
        .r_push_r(r_push_r),
        .r_push_r_reg(r_push_r_reg_0),
        .si_rs_rready(si_rs_rready));
endmodule

(* ORIG_REF_NAME = "axi_protocol_converter_v2_1_21_b2s_rd_cmd_fsm" *) 
module processor_auto_pc_0_axi_protocol_converter_v2_1_21_b2s_rd_cmd_fsm
   (\m_payload_i_reg[39] ,
    wrap_next_pending,
    sel_first_i,
    \m_payload_i_reg[39]_0 ,
    \FSM_sequential_state_reg[1]_0 ,
    E,
    m_valid_i_reg,
    \FSM_sequential_state_reg[1]_1 ,
    m_axi_arready_0,
    m_axi_arready_1,
    D,
    wrap_second_len,
    \axaddr_offset_r_reg[3] ,
    \m_payload_i_reg[47] ,
    m_valid_i_reg_0,
    sel_first_reg,
    \m_payload_i_reg[11] ,
    m_axi_arvalid,
    m_valid_i_reg_1,
    Q,
    incr_next_pending,
    next_pending_r_reg,
    next_pending_r_reg_0,
    next_pending_r_reg_1,
    si_rs_arvalid,
    m_axi_arready,
    sel_first_reg_0,
    areset_d1,
    sel_first,
    sel_first_reg_1,
    \wrap_cnt_r_reg[3] ,
    \wrap_second_len_r_reg[2] ,
    \wrap_second_len_r_reg[0] ,
    \wrap_second_len_r_reg[2]_0 ,
    \axaddr_offset_r_reg[3]_0 ,
    \axaddr_offset_r_reg[3]_1 ,
    \axaddr_offset_r_reg[0] ,
    \axlen_cnt_reg[3] ,
    \axlen_cnt_reg[3]_0 ,
    \axlen_cnt_reg[3]_1 ,
    \axaddr_wrap_reg[11] ,
    O,
    \axaddr_wrap_reg[7] ,
    \axaddr_wrap_reg[11]_0 ,
    \axaddr_wrap_reg[11]_1 ,
    \FSM_sequential_state_reg[1]_2 ,
    \FSM_sequential_state_reg[0]_0 ,
    \FSM_sequential_state_reg[1]_3 ,
    aclk);
  output \m_payload_i_reg[39] ;
  output wrap_next_pending;
  output sel_first_i;
  output \m_payload_i_reg[39]_0 ;
  output \FSM_sequential_state_reg[1]_0 ;
  output [0:0]E;
  output [0:0]m_valid_i_reg;
  output [1:0]\FSM_sequential_state_reg[1]_1 ;
  output m_axi_arready_0;
  output m_axi_arready_1;
  output [3:0]D;
  output [2:0]wrap_second_len;
  output [1:0]\axaddr_offset_r_reg[3] ;
  output [1:0]\m_payload_i_reg[47] ;
  output m_valid_i_reg_0;
  output [0:0]sel_first_reg;
  output [11:0]\m_payload_i_reg[11] ;
  output m_axi_arvalid;
  output [0:0]m_valid_i_reg_1;
  input [14:0]Q;
  input incr_next_pending;
  input next_pending_r_reg;
  input next_pending_r_reg_0;
  input next_pending_r_reg_1;
  input si_rs_arvalid;
  input m_axi_arready;
  input sel_first_reg_0;
  input areset_d1;
  input sel_first;
  input sel_first_reg_1;
  input [0:0]\wrap_cnt_r_reg[3] ;
  input [2:0]\wrap_second_len_r_reg[2] ;
  input \wrap_second_len_r_reg[0] ;
  input [1:0]\wrap_second_len_r_reg[2]_0 ;
  input [1:0]\axaddr_offset_r_reg[3]_0 ;
  input \axaddr_offset_r_reg[3]_1 ;
  input \axaddr_offset_r_reg[0] ;
  input [1:0]\axlen_cnt_reg[3] ;
  input \axlen_cnt_reg[3]_0 ;
  input \axlen_cnt_reg[3]_1 ;
  input [11:0]\axaddr_wrap_reg[11] ;
  input [3:0]O;
  input [3:0]\axaddr_wrap_reg[7] ;
  input [3:0]\axaddr_wrap_reg[11]_0 ;
  input \axaddr_wrap_reg[11]_1 ;
  input \FSM_sequential_state_reg[1]_2 ;
  input \FSM_sequential_state_reg[0]_0 ;
  input \FSM_sequential_state_reg[1]_3 ;
  input aclk;

  wire [3:0]D;
  wire [0:0]E;
  wire \FSM_sequential_state_reg[0]_0 ;
  wire \FSM_sequential_state_reg[1]_0 ;
  wire [1:0]\FSM_sequential_state_reg[1]_1 ;
  wire \FSM_sequential_state_reg[1]_2 ;
  wire \FSM_sequential_state_reg[1]_3 ;
  wire [3:0]O;
  wire [14:0]Q;
  wire aclk;
  wire areset_d1;
  wire \axaddr_offset_r_reg[0] ;
  wire [1:0]\axaddr_offset_r_reg[3] ;
  wire [1:0]\axaddr_offset_r_reg[3]_0 ;
  wire \axaddr_offset_r_reg[3]_1 ;
  wire \axaddr_wrap[11]_i_2_n_0 ;
  wire \axaddr_wrap[11]_i_4_n_0 ;
  wire [11:0]\axaddr_wrap_reg[11] ;
  wire [3:0]\axaddr_wrap_reg[11]_0 ;
  wire \axaddr_wrap_reg[11]_1 ;
  wire [3:0]\axaddr_wrap_reg[7] ;
  wire [1:0]\axlen_cnt_reg[3] ;
  wire \axlen_cnt_reg[3]_0 ;
  wire \axlen_cnt_reg[3]_1 ;
  wire incr_next_pending;
  wire m_axi_arready;
  wire m_axi_arready_0;
  wire m_axi_arready_1;
  wire m_axi_arvalid;
  wire [11:0]\m_payload_i_reg[11] ;
  wire \m_payload_i_reg[39] ;
  wire \m_payload_i_reg[39]_0 ;
  wire [1:0]\m_payload_i_reg[47] ;
  wire [0:0]m_valid_i_reg;
  wire m_valid_i_reg_0;
  wire [0:0]m_valid_i_reg_1;
  wire next_pending_r_reg;
  wire next_pending_r_reg_0;
  wire next_pending_r_reg_1;
  wire [1:0]next_state__0;
  wire sel_first;
  wire sel_first_i;
  wire [0:0]sel_first_reg;
  wire sel_first_reg_0;
  wire sel_first_reg_1;
  wire si_rs_arvalid;
  wire \wrap_cnt_r[3]_i_2__0_n_0 ;
  wire [0:0]\wrap_cnt_r_reg[3] ;
  wire wrap_next_pending;
  wire [2:0]wrap_second_len;
  wire \wrap_second_len_r[0]_i_3__0_n_0 ;
  wire \wrap_second_len_r_reg[0] ;
  wire [2:0]\wrap_second_len_r_reg[2] ;
  wire [1:0]\wrap_second_len_r_reg[2]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h2FAF2FFF)) 
    \FSM_sequential_state[0]_i_1__0 
       (.I0(\FSM_sequential_state_reg[1]_2 ),
        .I1(\FSM_sequential_state_reg[1]_1 [0]),
        .I2(\FSM_sequential_state_reg[1]_1 [1]),
        .I3(\FSM_sequential_state_reg[0]_0 ),
        .I4(m_axi_arready),
        .O(next_state__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h5F5FC000)) 
    \FSM_sequential_state[1]_i_1__0 
       (.I0(\FSM_sequential_state_reg[1]_3 ),
        .I1(\FSM_sequential_state_reg[1]_2 ),
        .I2(\FSM_sequential_state_reg[1]_1 [0]),
        .I3(si_rs_arvalid),
        .I4(\FSM_sequential_state_reg[1]_1 [1]),
        .O(next_state__0[1]));
  (* FSM_ENCODED_STATES = "SM_IDLE:01,SM_DONE:00,SM_CMD_ACCEPTED:10,SM_CMD_EN:11" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_sequential_state_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(next_state__0[0]),
        .Q(\FSM_sequential_state_reg[1]_1 [0]),
        .S(areset_d1));
  (* FSM_ENCODED_STATES = "SM_IDLE:01,SM_DONE:00,SM_CMD_ACCEPTED:10,SM_CMD_EN:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(next_state__0[1]),
        .Q(\FSM_sequential_state_reg[1]_1 [1]),
        .R(areset_d1));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'hEAAA)) 
    \axaddr_incr[11]_i_1__0 
       (.I0(sel_first),
        .I1(m_axi_arready),
        .I2(\FSM_sequential_state_reg[1]_1 [0]),
        .I3(\FSM_sequential_state_reg[1]_1 [1]),
        .O(sel_first_reg));
  LUT6 #(
    .INIT(64'hAAAACAAAAAAA0AAA)) 
    \axaddr_offset_r[0]_i_1__0 
       (.I0(\axaddr_offset_r_reg[3]_0 [0]),
        .I1(\axaddr_offset_r_reg[0] ),
        .I2(si_rs_arvalid),
        .I3(\FSM_sequential_state_reg[1]_1 [0]),
        .I4(\FSM_sequential_state_reg[1]_1 [1]),
        .I5(Q[13]),
        .O(\axaddr_offset_r_reg[3] [0]));
  LUT6 #(
    .INIT(64'hAAAACAAAAAAA0AAA)) 
    \axaddr_offset_r[3]_i_1__0 
       (.I0(\axaddr_offset_r_reg[3]_0 [1]),
        .I1(\axaddr_offset_r_reg[3]_1 ),
        .I2(si_rs_arvalid),
        .I3(\FSM_sequential_state_reg[1]_1 [0]),
        .I4(\FSM_sequential_state_reg[1]_1 [1]),
        .I5(Q[14]),
        .O(\axaddr_offset_r_reg[3] [1]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \axaddr_wrap[0]_i_1 
       (.I0(Q[0]),
        .I1(\FSM_sequential_state_reg[1]_0 ),
        .I2(\axaddr_wrap[11]_i_2_n_0 ),
        .I3(\axaddr_wrap_reg[11] [0]),
        .I4(O[0]),
        .I5(\axaddr_wrap[11]_i_4_n_0 ),
        .O(\m_payload_i_reg[11] [0]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \axaddr_wrap[10]_i_1 
       (.I0(Q[10]),
        .I1(\FSM_sequential_state_reg[1]_0 ),
        .I2(\axaddr_wrap[11]_i_2_n_0 ),
        .I3(\axaddr_wrap_reg[11] [10]),
        .I4(\axaddr_wrap_reg[11]_0 [2]),
        .I5(\axaddr_wrap[11]_i_4_n_0 ),
        .O(\m_payload_i_reg[11] [10]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \axaddr_wrap[11]_i_1 
       (.I0(Q[11]),
        .I1(\FSM_sequential_state_reg[1]_0 ),
        .I2(\axaddr_wrap[11]_i_2_n_0 ),
        .I3(\axaddr_wrap_reg[11] [11]),
        .I4(\axaddr_wrap_reg[11]_0 [3]),
        .I5(\axaddr_wrap[11]_i_4_n_0 ),
        .O(\m_payload_i_reg[11] [11]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \axaddr_wrap[11]_i_2 
       (.I0(m_axi_arready),
        .I1(\FSM_sequential_state_reg[1]_1 [0]),
        .I2(\FSM_sequential_state_reg[1]_1 [1]),
        .I3(\axaddr_wrap_reg[11]_1 ),
        .O(\axaddr_wrap[11]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \axaddr_wrap[11]_i_4 
       (.I0(\axaddr_wrap_reg[11]_1 ),
        .I1(m_axi_arready),
        .I2(\FSM_sequential_state_reg[1]_1 [0]),
        .I3(\FSM_sequential_state_reg[1]_1 [1]),
        .O(\axaddr_wrap[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \axaddr_wrap[1]_i_1 
       (.I0(Q[1]),
        .I1(\FSM_sequential_state_reg[1]_0 ),
        .I2(\axaddr_wrap[11]_i_2_n_0 ),
        .I3(\axaddr_wrap_reg[11] [1]),
        .I4(O[1]),
        .I5(\axaddr_wrap[11]_i_4_n_0 ),
        .O(\m_payload_i_reg[11] [1]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \axaddr_wrap[2]_i_1 
       (.I0(Q[2]),
        .I1(\FSM_sequential_state_reg[1]_0 ),
        .I2(\axaddr_wrap[11]_i_2_n_0 ),
        .I3(\axaddr_wrap_reg[11] [2]),
        .I4(O[2]),
        .I5(\axaddr_wrap[11]_i_4_n_0 ),
        .O(\m_payload_i_reg[11] [2]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \axaddr_wrap[3]_i_1 
       (.I0(Q[3]),
        .I1(\FSM_sequential_state_reg[1]_0 ),
        .I2(\axaddr_wrap[11]_i_2_n_0 ),
        .I3(\axaddr_wrap_reg[11] [3]),
        .I4(O[3]),
        .I5(\axaddr_wrap[11]_i_4_n_0 ),
        .O(\m_payload_i_reg[11] [3]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \axaddr_wrap[4]_i_1 
       (.I0(Q[4]),
        .I1(\FSM_sequential_state_reg[1]_0 ),
        .I2(\axaddr_wrap[11]_i_2_n_0 ),
        .I3(\axaddr_wrap_reg[11] [4]),
        .I4(\axaddr_wrap_reg[7] [0]),
        .I5(\axaddr_wrap[11]_i_4_n_0 ),
        .O(\m_payload_i_reg[11] [4]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \axaddr_wrap[5]_i_1 
       (.I0(Q[5]),
        .I1(\FSM_sequential_state_reg[1]_0 ),
        .I2(\axaddr_wrap[11]_i_2_n_0 ),
        .I3(\axaddr_wrap_reg[11] [5]),
        .I4(\axaddr_wrap_reg[7] [1]),
        .I5(\axaddr_wrap[11]_i_4_n_0 ),
        .O(\m_payload_i_reg[11] [5]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \axaddr_wrap[6]_i_1 
       (.I0(Q[6]),
        .I1(\FSM_sequential_state_reg[1]_0 ),
        .I2(\axaddr_wrap[11]_i_2_n_0 ),
        .I3(\axaddr_wrap_reg[11] [6]),
        .I4(\axaddr_wrap_reg[7] [2]),
        .I5(\axaddr_wrap[11]_i_4_n_0 ),
        .O(\m_payload_i_reg[11] [6]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \axaddr_wrap[7]_i_1 
       (.I0(Q[7]),
        .I1(\FSM_sequential_state_reg[1]_0 ),
        .I2(\axaddr_wrap[11]_i_2_n_0 ),
        .I3(\axaddr_wrap_reg[11] [7]),
        .I4(\axaddr_wrap_reg[7] [3]),
        .I5(\axaddr_wrap[11]_i_4_n_0 ),
        .O(\m_payload_i_reg[11] [7]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \axaddr_wrap[8]_i_1 
       (.I0(Q[8]),
        .I1(\FSM_sequential_state_reg[1]_0 ),
        .I2(\axaddr_wrap[11]_i_2_n_0 ),
        .I3(\axaddr_wrap_reg[11] [8]),
        .I4(\axaddr_wrap_reg[11]_0 [0]),
        .I5(\axaddr_wrap[11]_i_4_n_0 ),
        .O(\m_payload_i_reg[11] [8]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \axaddr_wrap[9]_i_1 
       (.I0(Q[9]),
        .I1(\FSM_sequential_state_reg[1]_0 ),
        .I2(\axaddr_wrap[11]_i_2_n_0 ),
        .I3(\axaddr_wrap_reg[11] [9]),
        .I4(\axaddr_wrap_reg[11]_0 [1]),
        .I5(\axaddr_wrap[11]_i_4_n_0 ),
        .O(\m_payload_i_reg[11] [9]));
  LUT5 #(
    .INIT(32'h4F444444)) 
    \axlen_cnt[0]_i_1__2 
       (.I0(\axlen_cnt_reg[3] [0]),
        .I1(m_valid_i_reg_0),
        .I2(\FSM_sequential_state_reg[1]_1 [1]),
        .I3(si_rs_arvalid),
        .I4(Q[13]),
        .O(\m_payload_i_reg[47] [0]));
  LUT5 #(
    .INIT(32'h8FF88888)) 
    \axlen_cnt[3]_i_1__1 
       (.I0(Q[14]),
        .I1(E),
        .I2(\axlen_cnt_reg[3] [1]),
        .I3(\axlen_cnt_reg[3]_0 ),
        .I4(m_valid_i_reg_0),
        .O(\m_payload_i_reg[47] [1]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'hC0A0)) 
    \axlen_cnt[7]_i_1__0 
       (.I0(si_rs_arvalid),
        .I1(m_axi_arready),
        .I2(\FSM_sequential_state_reg[1]_1 [0]),
        .I3(\FSM_sequential_state_reg[1]_1 [1]),
        .O(m_valid_i_reg));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h5515)) 
    \axlen_cnt[7]_i_4 
       (.I0(\axlen_cnt_reg[3]_1 ),
        .I1(si_rs_arvalid),
        .I2(\FSM_sequential_state_reg[1]_1 [0]),
        .I3(\FSM_sequential_state_reg[1]_1 [1]),
        .O(m_valid_i_reg_0));
  LUT2 #(
    .INIT(4'h8)) 
    m_axi_arvalid_INST_0
       (.I0(\FSM_sequential_state_reg[1]_1 [1]),
        .I1(\FSM_sequential_state_reg[1]_1 [0]),
        .O(m_axi_arvalid));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'h57)) 
    \m_payload_i[31]_i_1__0 
       (.I0(si_rs_arvalid),
        .I1(\FSM_sequential_state_reg[1]_1 [0]),
        .I2(\FSM_sequential_state_reg[1]_1 [1]),
        .O(m_valid_i_reg_1));
  LUT5 #(
    .INIT(32'hFFFF2272)) 
    next_pending_r_i_1__2
       (.I0(\FSM_sequential_state_reg[1]_0 ),
        .I1(next_pending_r_reg),
        .I2(next_pending_r_reg_0),
        .I3(E),
        .I4(next_pending_r_reg_1),
        .O(wrap_next_pending));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'h80)) 
    r_push_r_i_1
       (.I0(\FSM_sequential_state_reg[1]_1 [1]),
        .I1(\FSM_sequential_state_reg[1]_1 [0]),
        .I2(m_axi_arready),
        .O(\FSM_sequential_state_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    s_axburst_eq0_i_1__0
       (.I0(wrap_next_pending),
        .I1(Q[12]),
        .I2(sel_first_i),
        .I3(incr_next_pending),
        .O(\m_payload_i_reg[39] ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    s_axburst_eq1_i_1__0
       (.I0(wrap_next_pending),
        .I1(Q[12]),
        .I2(sel_first_i),
        .I3(incr_next_pending),
        .O(\m_payload_i_reg[39]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF4FCC4CCC)) 
    sel_first_i_1__2
       (.I0(m_axi_arready),
        .I1(sel_first_reg_0),
        .I2(\FSM_sequential_state_reg[1]_1 [1]),
        .I3(\FSM_sequential_state_reg[1]_1 [0]),
        .I4(si_rs_arvalid),
        .I5(areset_d1),
        .O(m_axi_arready_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF4FCC4CCC)) 
    sel_first_i_1__3
       (.I0(m_axi_arready),
        .I1(sel_first),
        .I2(\FSM_sequential_state_reg[1]_1 [1]),
        .I3(\FSM_sequential_state_reg[1]_1 [0]),
        .I4(si_rs_arvalid),
        .I5(areset_d1),
        .O(m_axi_arready_1));
  LUT6 #(
    .INIT(64'hFFFFFFFF4FCC4CCC)) 
    sel_first_i_1__4
       (.I0(m_axi_arready),
        .I1(sel_first_reg_1),
        .I2(\FSM_sequential_state_reg[1]_1 [1]),
        .I3(\FSM_sequential_state_reg[1]_1 [0]),
        .I4(si_rs_arvalid),
        .I5(areset_d1),
        .O(sel_first_i));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \wrap_boundary_axaddr_r[11]_i_1__0 
       (.I0(\FSM_sequential_state_reg[1]_1 [1]),
        .I1(\FSM_sequential_state_reg[1]_1 [0]),
        .I2(si_rs_arvalid),
        .O(E));
  LUT6 #(
    .INIT(64'hFFFF0000AA2AAA2A)) 
    \wrap_cnt_r[0]_i_1__0 
       (.I0(\wrap_second_len_r_reg[2] [0]),
        .I1(si_rs_arvalid),
        .I2(\FSM_sequential_state_reg[1]_1 [0]),
        .I3(\FSM_sequential_state_reg[1]_1 [1]),
        .I4(\wrap_second_len_r[0]_i_3__0_n_0 ),
        .I5(\wrap_second_len_r_reg[0] ),
        .O(D[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \wrap_cnt_r[1]_i_1__0 
       (.I0(wrap_second_len[1]),
        .I1(\wrap_cnt_r[3]_i_2__0_n_0 ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \wrap_cnt_r[2]_i_1__0 
       (.I0(wrap_second_len[2]),
        .I1(\wrap_cnt_r[3]_i_2__0_n_0 ),
        .I2(wrap_second_len[1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \wrap_cnt_r[3]_i_1__0 
       (.I0(\wrap_cnt_r_reg[3] ),
        .I1(wrap_second_len[1]),
        .I2(\wrap_cnt_r[3]_i_2__0_n_0 ),
        .I3(wrap_second_len[2]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'h0000FFFE)) 
    \wrap_cnt_r[3]_i_2__0 
       (.I0(\axaddr_offset_r_reg[3] [1]),
        .I1(\axaddr_offset_r_reg[3] [0]),
        .I2(\wrap_second_len_r_reg[2]_0 [0]),
        .I3(\wrap_second_len_r_reg[2]_0 [1]),
        .I4(\wrap_second_len_r[0]_i_3__0_n_0 ),
        .O(\wrap_cnt_r[3]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEEEAEEE)) 
    \wrap_second_len_r[0]_i_1__0 
       (.I0(\wrap_second_len_r_reg[0] ),
        .I1(\wrap_second_len_r_reg[2] [0]),
        .I2(si_rs_arvalid),
        .I3(\FSM_sequential_state_reg[1]_1 [0]),
        .I4(\FSM_sequential_state_reg[1]_1 [1]),
        .I5(\wrap_second_len_r[0]_i_3__0_n_0 ),
        .O(wrap_second_len[0]));
  LUT6 #(
    .INIT(64'h5555C55555550555)) 
    \wrap_second_len_r[0]_i_3__0 
       (.I0(\wrap_second_len_r_reg[2] [0]),
        .I1(\axaddr_offset_r_reg[0] ),
        .I2(si_rs_arvalid),
        .I3(\FSM_sequential_state_reg[1]_1 [0]),
        .I4(\FSM_sequential_state_reg[1]_1 [1]),
        .I5(Q[13]),
        .O(\wrap_second_len_r[0]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hF00FF00CAAAAAAAA)) 
    \wrap_second_len_r[1]_i_1__0 
       (.I0(\wrap_second_len_r_reg[2] [1]),
        .I1(\axaddr_offset_r_reg[3] [1]),
        .I2(\axaddr_offset_r_reg[3] [0]),
        .I3(\wrap_second_len_r_reg[2]_0 [0]),
        .I4(\wrap_second_len_r_reg[2]_0 [1]),
        .I5(E),
        .O(wrap_second_len[1]));
  LUT6 #(
    .INIT(64'hFFF0000CAAAAAAAA)) 
    \wrap_second_len_r[2]_i_1__0 
       (.I0(\wrap_second_len_r_reg[2] [2]),
        .I1(\axaddr_offset_r_reg[3] [1]),
        .I2(\axaddr_offset_r_reg[3] [0]),
        .I3(\wrap_second_len_r_reg[2]_0 [0]),
        .I4(\wrap_second_len_r_reg[2]_0 [1]),
        .I5(E),
        .O(wrap_second_len[2]));
endmodule

(* ORIG_REF_NAME = "axi_protocol_converter_v2_1_21_b2s_simple_fifo" *) 
module processor_auto_pc_0_axi_protocol_converter_v2_1_21_b2s_simple_fifo
   (\FSM_sequential_state_reg[1] ,
    m_axi_awready_0,
    E,
    sel,
    SR,
    bresp_push,
    \cnt_read_reg[0]_0 ,
    out,
    \FSM_sequential_state_reg[0] ,
    m_axi_awready,
    si_rs_awvalid,
    s_axburst_eq0,
    Q,
    s_axburst_eq1,
    areset_d1,
    mhandshake_r,
    \memory_reg[3][0]_srl4_i_1__0_0 ,
    in,
    aclk,
    shandshake_r);
  output [0:0]\FSM_sequential_state_reg[1] ;
  output m_axi_awready_0;
  output [0:0]E;
  output sel;
  output [0:0]SR;
  output bresp_push;
  output \cnt_read_reg[0]_0 ;
  output [11:0]out;
  input [1:0]\FSM_sequential_state_reg[0] ;
  input m_axi_awready;
  input si_rs_awvalid;
  input s_axburst_eq0;
  input [0:0]Q;
  input s_axburst_eq1;
  input areset_d1;
  input mhandshake_r;
  input [7:0]\memory_reg[3][0]_srl4_i_1__0_0 ;
  input [15:0]in;
  input aclk;
  input shandshake_r;

  wire [0:0]E;
  wire \FSM_sequential_state[0]_i_2_n_0 ;
  wire [1:0]\FSM_sequential_state_reg[0] ;
  wire [0:0]\FSM_sequential_state_reg[1] ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire aclk;
  wire areset_d1;
  wire bresp_push;
  wire [1:0]cnt_read;
  wire \cnt_read[0]_i_1_n_0 ;
  wire \cnt_read[1]_i_1_n_0 ;
  wire \cnt_read_reg[0]_0 ;
  wire [15:0]in;
  wire m_axi_awready;
  wire m_axi_awready_0;
  wire [7:0]\memory_reg[3][0]_srl4_i_1__0_0 ;
  wire \memory_reg[3][0]_srl4_i_2_n_0 ;
  wire \memory_reg[3][0]_srl4_i_3_n_0 ;
  wire \memory_reg[3][0]_srl4_i_4_n_0 ;
  wire \memory_reg[3][0]_srl4_n_0 ;
  wire \memory_reg[3][1]_srl4_n_0 ;
  wire \memory_reg[3][2]_srl4_n_0 ;
  wire \memory_reg[3][3]_srl4_n_0 ;
  wire mhandshake_r;
  wire [11:0]out;
  wire s_axburst_eq0;
  wire s_axburst_eq1;
  wire sel;
  wire shandshake_r;
  wire si_rs_awvalid;

  LUT6 #(
    .INIT(64'hBFFFBFFFBCFCBFFF)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(\FSM_sequential_state[0]_i_2_n_0 ),
        .I1(\FSM_sequential_state_reg[0] [1]),
        .I2(\FSM_sequential_state_reg[0] [0]),
        .I3(m_axi_awready),
        .I4(cnt_read[1]),
        .I5(cnt_read[0]),
        .O(\FSM_sequential_state_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT5 #(
    .INIT(32'h000DDD0D)) 
    \FSM_sequential_state[0]_i_2 
       (.I0(cnt_read[1]),
        .I1(cnt_read[0]),
        .I2(s_axburst_eq0),
        .I3(Q),
        .I4(s_axburst_eq1),
        .O(\FSM_sequential_state[0]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \bresp_cnt[7]_i_1 
       (.I0(areset_d1),
        .I1(bresp_push),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT2 #(
    .INIT(4'h8)) 
    bvalid_i_i_3
       (.I0(cnt_read[0]),
        .I1(cnt_read[1]),
        .O(\cnt_read_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \cnt_read[0]_i_1 
       (.I0(sel),
        .I1(shandshake_r),
        .I2(cnt_read[0]),
        .O(\cnt_read[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'hDB24)) 
    \cnt_read[1]_i_1 
       (.I0(cnt_read[0]),
        .I1(shandshake_r),
        .I2(sel),
        .I3(cnt_read[1]),
        .O(\cnt_read[1]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[0]_i_1_n_0 ),
        .Q(cnt_read[0]),
        .S(areset_d1));
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[1]_i_1_n_0 ),
        .Q(cnt_read[1]),
        .S(areset_d1));
  LUT2 #(
    .INIT(4'hB)) 
    \m_payload_i[31]_i_1 
       (.I0(sel),
        .I1(si_rs_awvalid),
        .O(E));
  (* srl_bus_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
  (* srl_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][0]_srl4 
       (.A0(cnt_read[0]),
        .A1(cnt_read[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(aclk),
        .D(in[0]),
        .Q(\memory_reg[3][0]_srl4_n_0 ));
  LUT6 #(
    .INIT(64'h888800000000F0FF)) 
    \memory_reg[3][0]_srl4_i_1 
       (.I0(m_axi_awready),
        .I1(\FSM_sequential_state[0]_i_2_n_0 ),
        .I2(cnt_read[0]),
        .I3(cnt_read[1]),
        .I4(\FSM_sequential_state_reg[0] [0]),
        .I5(\FSM_sequential_state_reg[0] [1]),
        .O(sel));
  LUT4 #(
    .INIT(16'h0002)) 
    \memory_reg[3][0]_srl4_i_1__0 
       (.I0(mhandshake_r),
        .I1(\memory_reg[3][0]_srl4_i_2_n_0 ),
        .I2(\memory_reg[3][0]_srl4_i_3_n_0 ),
        .I3(\memory_reg[3][0]_srl4_i_4_n_0 ),
        .O(bresp_push));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8FF8)) 
    \memory_reg[3][0]_srl4_i_2 
       (.I0(cnt_read[0]),
        .I1(cnt_read[1]),
        .I2(\memory_reg[3][0]_srl4_i_1__0_0 [3]),
        .I3(\memory_reg[3][3]_srl4_n_0 ),
        .I4(\memory_reg[3][0]_srl4_i_1__0_0 [6]),
        .I5(\memory_reg[3][0]_srl4_i_1__0_0 [7]),
        .O(\memory_reg[3][0]_srl4_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hEFFE)) 
    \memory_reg[3][0]_srl4_i_3 
       (.I0(\memory_reg[3][0]_srl4_i_1__0_0 [4]),
        .I1(\memory_reg[3][0]_srl4_i_1__0_0 [5]),
        .I2(\memory_reg[3][1]_srl4_n_0 ),
        .I3(\memory_reg[3][0]_srl4_i_1__0_0 [1]),
        .O(\memory_reg[3][0]_srl4_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \memory_reg[3][0]_srl4_i_4 
       (.I0(\memory_reg[3][2]_srl4_n_0 ),
        .I1(\memory_reg[3][0]_srl4_i_1__0_0 [2]),
        .I2(\memory_reg[3][0]_srl4_n_0 ),
        .I3(\memory_reg[3][0]_srl4_i_1__0_0 [0]),
        .O(\memory_reg[3][0]_srl4_i_4_n_0 ));
  (* srl_bus_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
  (* srl_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][10]_srl4 
       (.A0(cnt_read[0]),
        .A1(cnt_read[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(aclk),
        .D(in[6]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
  (* srl_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][11]_srl4 
       (.A0(cnt_read[0]),
        .A1(cnt_read[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(aclk),
        .D(in[7]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
  (* srl_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][12]_srl4 
       (.A0(cnt_read[0]),
        .A1(cnt_read[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(aclk),
        .D(in[8]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
  (* srl_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][13]_srl4 
       (.A0(cnt_read[0]),
        .A1(cnt_read[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(aclk),
        .D(in[9]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
  (* srl_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][14]_srl4 
       (.A0(cnt_read[0]),
        .A1(cnt_read[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(aclk),
        .D(in[10]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
  (* srl_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][15]_srl4 
       (.A0(cnt_read[0]),
        .A1(cnt_read[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(aclk),
        .D(in[11]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
  (* srl_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][16]_srl4 
       (.A0(cnt_read[0]),
        .A1(cnt_read[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(aclk),
        .D(in[12]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
  (* srl_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][17]_srl4 
       (.A0(cnt_read[0]),
        .A1(cnt_read[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(aclk),
        .D(in[13]),
        .Q(out[9]));
  (* srl_bus_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
  (* srl_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][18]_srl4 
       (.A0(cnt_read[0]),
        .A1(cnt_read[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(aclk),
        .D(in[14]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
  (* srl_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][19]_srl4 
       (.A0(cnt_read[0]),
        .A1(cnt_read[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(aclk),
        .D(in[15]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
  (* srl_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][1]_srl4 
       (.A0(cnt_read[0]),
        .A1(cnt_read[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(aclk),
        .D(in[1]),
        .Q(\memory_reg[3][1]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
  (* srl_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][2]_srl4 
       (.A0(cnt_read[0]),
        .A1(cnt_read[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(aclk),
        .D(in[2]),
        .Q(\memory_reg[3][2]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
  (* srl_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][3]_srl4 
       (.A0(cnt_read[0]),
        .A1(cnt_read[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(aclk),
        .D(in[3]),
        .Q(\memory_reg[3][3]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
  (* srl_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][8]_srl4 
       (.A0(cnt_read[0]),
        .A1(cnt_read[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(aclk),
        .D(in[4]),
        .Q(out[0]));
  (* srl_bus_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
  (* srl_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][9]_srl4 
       (.A0(cnt_read[0]),
        .A1(cnt_read[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(aclk),
        .D(in[5]),
        .Q(out[1]));
  LUT6 #(
    .INIT(64'h77770000FFFF0F00)) 
    next_pending_r_i_3
       (.I0(m_axi_awready),
        .I1(\FSM_sequential_state[0]_i_2_n_0 ),
        .I2(cnt_read[0]),
        .I3(cnt_read[1]),
        .I4(\FSM_sequential_state_reg[0] [0]),
        .I5(\FSM_sequential_state_reg[0] [1]),
        .O(m_axi_awready_0));
endmodule

(* ORIG_REF_NAME = "axi_protocol_converter_v2_1_21_b2s_simple_fifo" *) 
module processor_auto_pc_0_axi_protocol_converter_v2_1_21_b2s_simple_fifo__parameterized0
   (areset_d1_reg,
    m_axi_bready,
    mhandshake,
    \s_bresp_acc_reg[1] ,
    areset_d1,
    bvalid_i_reg,
    shandshake_r,
    si_rs_bvalid,
    si_rs_bready,
    mhandshake_r,
    m_axi_bvalid,
    bresp_push,
    in,
    aclk);
  output areset_d1_reg;
  output m_axi_bready;
  output mhandshake;
  output [1:0]\s_bresp_acc_reg[1] ;
  input areset_d1;
  input bvalid_i_reg;
  input shandshake_r;
  input si_rs_bvalid;
  input si_rs_bready;
  input mhandshake_r;
  input m_axi_bvalid;
  input bresp_push;
  input [1:0]in;
  input aclk;

  wire aclk;
  wire areset_d1;
  wire areset_d1_reg;
  wire bresp_push;
  wire bvalid_i_i_2_n_0;
  wire bvalid_i_reg;
  wire [1:0]cnt_read;
  wire \cnt_read[0]_i_1_n_0 ;
  wire \cnt_read[1]_i_1_n_0 ;
  wire [1:0]in;
  wire m_axi_bready;
  wire m_axi_bvalid;
  wire mhandshake;
  wire mhandshake_r;
  wire [1:0]\s_bresp_acc_reg[1] ;
  wire shandshake_r;
  wire si_rs_bready;
  wire si_rs_bvalid;

  LUT6 #(
    .INIT(64'h0000000155550001)) 
    bvalid_i_i_1
       (.I0(areset_d1),
        .I1(bvalid_i_i_2_n_0),
        .I2(bvalid_i_reg),
        .I3(shandshake_r),
        .I4(si_rs_bvalid),
        .I5(si_rs_bready),
        .O(areset_d1_reg));
  LUT2 #(
    .INIT(4'h8)) 
    bvalid_i_i_2
       (.I0(cnt_read[0]),
        .I1(cnt_read[1]),
        .O(bvalid_i_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \cnt_read[0]_i_1 
       (.I0(bresp_push),
        .I1(shandshake_r),
        .I2(cnt_read[0]),
        .O(\cnt_read[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'hDB24)) 
    \cnt_read[1]_i_1 
       (.I0(cnt_read[0]),
        .I1(shandshake_r),
        .I2(bresp_push),
        .I3(cnt_read[1]),
        .O(\cnt_read[1]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[0]_i_1_n_0 ),
        .Q(cnt_read[0]),
        .S(areset_d1));
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[1]_i_1_n_0 ),
        .Q(cnt_read[1]),
        .S(areset_d1));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'h08)) 
    m_axi_bready_INST_0
       (.I0(cnt_read[1]),
        .I1(cnt_read[0]),
        .I2(mhandshake_r),
        .O(m_axi_bready));
  (* srl_bus_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3] " *) 
  (* srl_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][0]_srl4 
       (.A0(cnt_read[0]),
        .A1(cnt_read[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(bresp_push),
        .CLK(aclk),
        .D(in[0]),
        .Q(\s_bresp_acc_reg[1] [0]));
  (* srl_bus_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3] " *) 
  (* srl_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][1]_srl4 
       (.A0(cnt_read[0]),
        .A1(cnt_read[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(bresp_push),
        .CLK(aclk),
        .D(in[1]),
        .Q(\s_bresp_acc_reg[1] [1]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    mhandshake_r_i_1
       (.I0(mhandshake_r),
        .I1(m_axi_bvalid),
        .I2(cnt_read[1]),
        .I3(cnt_read[0]),
        .O(mhandshake));
endmodule

(* ORIG_REF_NAME = "axi_protocol_converter_v2_1_21_b2s_simple_fifo" *) 
module processor_auto_pc_0_axi_protocol_converter_v2_1_21_b2s_simple_fifo__parameterized1
   (\cnt_read_reg[0]_0 ,
    m_axi_rready,
    \cnt_read_reg[0]_1 ,
    out,
    \cnt_read_reg[3]_0 ,
    \cnt_read_reg[4]_0 ,
    si_rs_rready,
    m_axi_rvalid,
    in,
    aclk,
    areset_d1);
  output \cnt_read_reg[0]_0 ;
  output m_axi_rready;
  output \cnt_read_reg[0]_1 ;
  output [33:0]out;
  input \cnt_read_reg[3]_0 ;
  input \cnt_read_reg[4]_0 ;
  input si_rs_rready;
  input m_axi_rvalid;
  input [33:0]in;
  input aclk;
  input areset_d1;

  wire aclk;
  wire areset_d1;
  wire \cnt_read[0]_i_1_n_0 ;
  wire \cnt_read[1]_i_1_n_0 ;
  wire \cnt_read[2]_i_1_n_0 ;
  wire \cnt_read[3]_i_1_n_0 ;
  wire \cnt_read[4]_i_1_n_0 ;
  wire \cnt_read[4]_i_2_n_0 ;
  wire \cnt_read[4]_i_4_n_0 ;
  wire [4:0]cnt_read_reg;
  wire \cnt_read_reg[0]_0 ;
  wire \cnt_read_reg[0]_1 ;
  wire \cnt_read_reg[3]_0 ;
  wire \cnt_read_reg[4]_0 ;
  wire [33:0]in;
  wire m_axi_rready;
  wire m_axi_rvalid;
  wire [33:0]out;
  wire si_rs_rready;
  wire wr_en0;
  wire \NLW_memory_reg[31][0]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][10]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][11]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][12]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][13]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][14]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][15]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][16]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][17]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][18]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][19]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][1]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][20]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][21]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][22]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][23]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][24]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][25]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][26]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][27]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][28]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][29]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][2]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][30]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][31]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][32]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][33]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][3]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][4]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][5]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][6]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][7]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][8]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][9]_srl32_Q31_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'h7C000000)) 
    \FSM_sequential_state[1]_i_4 
       (.I0(cnt_read_reg[0]),
        .I1(cnt_read_reg[1]),
        .I2(cnt_read_reg[2]),
        .I3(cnt_read_reg[3]),
        .I4(cnt_read_reg[4]),
        .O(\cnt_read_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \cnt_read[0]_i_1 
       (.I0(cnt_read_reg[0]),
        .O(\cnt_read[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'h9969)) 
    \cnt_read[1]_i_1 
       (.I0(cnt_read_reg[0]),
        .I1(cnt_read_reg[1]),
        .I2(wr_en0),
        .I3(\cnt_read_reg[3]_0 ),
        .O(\cnt_read[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'hDFBA2045)) 
    \cnt_read[2]_i_1 
       (.I0(cnt_read_reg[0]),
        .I1(\cnt_read_reg[3]_0 ),
        .I2(wr_en0),
        .I3(cnt_read_reg[1]),
        .I4(cnt_read_reg[2]),
        .O(\cnt_read[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF7FF0800EFEE1011)) 
    \cnt_read[3]_i_1 
       (.I0(cnt_read_reg[1]),
        .I1(cnt_read_reg[0]),
        .I2(\cnt_read_reg[3]_0 ),
        .I3(wr_en0),
        .I4(cnt_read_reg[3]),
        .I5(cnt_read_reg[2]),
        .O(\cnt_read[3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \cnt_read[4]_i_1 
       (.I0(wr_en0),
        .I1(\cnt_read_reg[3]_0 ),
        .O(\cnt_read[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \cnt_read[4]_i_2 
       (.I0(cnt_read_reg[2]),
        .I1(cnt_read_reg[1]),
        .I2(cnt_read_reg[0]),
        .I3(\cnt_read[4]_i_4_n_0 ),
        .I4(cnt_read_reg[3]),
        .I5(cnt_read_reg[4]),
        .O(\cnt_read[4]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \cnt_read[4]_i_4 
       (.I0(wr_en0),
        .I1(\cnt_read_reg[4]_0 ),
        .I2(si_rs_rready),
        .O(\cnt_read[4]_i_4_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[0] 
       (.C(aclk),
        .CE(\cnt_read[4]_i_1_n_0 ),
        .D(\cnt_read[0]_i_1_n_0 ),
        .Q(cnt_read_reg[0]),
        .S(areset_d1));
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[1] 
       (.C(aclk),
        .CE(\cnt_read[4]_i_1_n_0 ),
        .D(\cnt_read[1]_i_1_n_0 ),
        .Q(cnt_read_reg[1]),
        .S(areset_d1));
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[2] 
       (.C(aclk),
        .CE(\cnt_read[4]_i_1_n_0 ),
        .D(\cnt_read[2]_i_1_n_0 ),
        .Q(cnt_read_reg[2]),
        .S(areset_d1));
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[3] 
       (.C(aclk),
        .CE(\cnt_read[4]_i_1_n_0 ),
        .D(\cnt_read[3]_i_1_n_0 ),
        .Q(cnt_read_reg[3]),
        .S(areset_d1));
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[4] 
       (.C(aclk),
        .CE(\cnt_read[4]_i_1_n_0 ),
        .D(\cnt_read[4]_i_2_n_0 ),
        .Q(cnt_read_reg[4]),
        .S(areset_d1));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'hF77F777F)) 
    m_axi_rready_INST_0
       (.I0(cnt_read_reg[4]),
        .I1(cnt_read_reg[3]),
        .I2(cnt_read_reg[2]),
        .I3(cnt_read_reg[1]),
        .I4(cnt_read_reg[0]),
        .O(m_axi_rready));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    m_valid_i_i_3
       (.I0(cnt_read_reg[0]),
        .I1(cnt_read_reg[1]),
        .I2(cnt_read_reg[2]),
        .I3(cnt_read_reg[4]),
        .I4(cnt_read_reg[3]),
        .O(\cnt_read_reg[0]_0 ));
  (* srl_bus_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][0]_srl32 
       (.A(cnt_read_reg),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[0]),
        .Q(out[0]),
        .Q31(\NLW_memory_reg[31][0]_srl32_Q31_UNCONNECTED ));
  LUT6 #(
    .INIT(64'hAA2A2AAA2A2A2AAA)) 
    \memory_reg[31][0]_srl32_i_1 
       (.I0(m_axi_rvalid),
        .I1(cnt_read_reg[4]),
        .I2(cnt_read_reg[3]),
        .I3(cnt_read_reg[2]),
        .I4(cnt_read_reg[1]),
        .I5(cnt_read_reg[0]),
        .O(wr_en0));
  (* srl_bus_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][10]_srl32 
       (.A(cnt_read_reg),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[10]),
        .Q(out[10]),
        .Q31(\NLW_memory_reg[31][10]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][11]_srl32 
       (.A(cnt_read_reg),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[11]),
        .Q(out[11]),
        .Q31(\NLW_memory_reg[31][11]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][12]_srl32 
       (.A(cnt_read_reg),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[12]),
        .Q(out[12]),
        .Q31(\NLW_memory_reg[31][12]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][13]_srl32 
       (.A(cnt_read_reg),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[13]),
        .Q(out[13]),
        .Q31(\NLW_memory_reg[31][13]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][14]_srl32 
       (.A(cnt_read_reg),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[14]),
        .Q(out[14]),
        .Q31(\NLW_memory_reg[31][14]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][15]_srl32 
       (.A(cnt_read_reg),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[15]),
        .Q(out[15]),
        .Q31(\NLW_memory_reg[31][15]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][16]_srl32 
       (.A(cnt_read_reg),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[16]),
        .Q(out[16]),
        .Q31(\NLW_memory_reg[31][16]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][17]_srl32 
       (.A(cnt_read_reg),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[17]),
        .Q(out[17]),
        .Q31(\NLW_memory_reg[31][17]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][18]_srl32 
       (.A(cnt_read_reg),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[18]),
        .Q(out[18]),
        .Q31(\NLW_memory_reg[31][18]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][19]_srl32 
       (.A(cnt_read_reg),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[19]),
        .Q(out[19]),
        .Q31(\NLW_memory_reg[31][19]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][1]_srl32 
       (.A(cnt_read_reg),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[1]),
        .Q(out[1]),
        .Q31(\NLW_memory_reg[31][1]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][20]_srl32 
       (.A(cnt_read_reg),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[20]),
        .Q(out[20]),
        .Q31(\NLW_memory_reg[31][20]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][21]_srl32 
       (.A(cnt_read_reg),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[21]),
        .Q(out[21]),
        .Q31(\NLW_memory_reg[31][21]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][22]_srl32 
       (.A(cnt_read_reg),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[22]),
        .Q(out[22]),
        .Q31(\NLW_memory_reg[31][22]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][23]_srl32 
       (.A(cnt_read_reg),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[23]),
        .Q(out[23]),
        .Q31(\NLW_memory_reg[31][23]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][24]_srl32 
       (.A(cnt_read_reg),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[24]),
        .Q(out[24]),
        .Q31(\NLW_memory_reg[31][24]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][25]_srl32 
       (.A(cnt_read_reg),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[25]),
        .Q(out[25]),
        .Q31(\NLW_memory_reg[31][25]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][26]_srl32 
       (.A(cnt_read_reg),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[26]),
        .Q(out[26]),
        .Q31(\NLW_memory_reg[31][26]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][27]_srl32 
       (.A(cnt_read_reg),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[27]),
        .Q(out[27]),
        .Q31(\NLW_memory_reg[31][27]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][28]_srl32 
       (.A(cnt_read_reg),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[28]),
        .Q(out[28]),
        .Q31(\NLW_memory_reg[31][28]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][29]_srl32 
       (.A(cnt_read_reg),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[29]),
        .Q(out[29]),
        .Q31(\NLW_memory_reg[31][29]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][2]_srl32 
       (.A(cnt_read_reg),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[2]),
        .Q(out[2]),
        .Q31(\NLW_memory_reg[31][2]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][30]_srl32 
       (.A(cnt_read_reg),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[30]),
        .Q(out[30]),
        .Q31(\NLW_memory_reg[31][30]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][31]_srl32 
       (.A(cnt_read_reg),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[31]),
        .Q(out[31]),
        .Q31(\NLW_memory_reg[31][31]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][32]_srl32 
       (.A(cnt_read_reg),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[32]),
        .Q(out[32]),
        .Q31(\NLW_memory_reg[31][32]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][33]_srl32 
       (.A(cnt_read_reg),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[33]),
        .Q(out[33]),
        .Q31(\NLW_memory_reg[31][33]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][3]_srl32 
       (.A(cnt_read_reg),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[3]),
        .Q(out[3]),
        .Q31(\NLW_memory_reg[31][3]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][4]_srl32 
       (.A(cnt_read_reg),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[4]),
        .Q(out[4]),
        .Q31(\NLW_memory_reg[31][4]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][5]_srl32 
       (.A(cnt_read_reg),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[5]),
        .Q(out[5]),
        .Q31(\NLW_memory_reg[31][5]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][6]_srl32 
       (.A(cnt_read_reg),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[6]),
        .Q(out[6]),
        .Q31(\NLW_memory_reg[31][6]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][7]_srl32 
       (.A(cnt_read_reg),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[7]),
        .Q(out[7]),
        .Q31(\NLW_memory_reg[31][7]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][8]_srl32 
       (.A(cnt_read_reg),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[8]),
        .Q(out[8]),
        .Q31(\NLW_memory_reg[31][8]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][9]_srl32 
       (.A(cnt_read_reg),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[9]),
        .Q(out[9]),
        .Q31(\NLW_memory_reg[31][9]_srl32_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "axi_protocol_converter_v2_1_21_b2s_simple_fifo" *) 
module processor_auto_pc_0_axi_protocol_converter_v2_1_21_b2s_simple_fifo__parameterized2
   (\cnt_read_reg[0]_0 ,
    \cnt_read_reg[0]_1 ,
    r_push_r_reg,
    \FSM_sequential_state_reg[1] ,
    r_push_r,
    \cnt_read_reg[4]_0 ,
    si_rs_rready,
    m_valid_i_reg,
    in,
    aclk,
    areset_d1);
  output \cnt_read_reg[0]_0 ;
  output \cnt_read_reg[0]_1 ;
  output [12:0]r_push_r_reg;
  input \FSM_sequential_state_reg[1] ;
  input r_push_r;
  input \cnt_read_reg[4]_0 ;
  input si_rs_rready;
  input m_valid_i_reg;
  input [12:0]in;
  input aclk;
  input areset_d1;

  wire \FSM_sequential_state_reg[1] ;
  wire aclk;
  wire areset_d1;
  wire \cnt_read[0]_i_1__0_n_0 ;
  wire \cnt_read[1]_i_1__0_n_0 ;
  wire \cnt_read[2]_i_1__0_n_0 ;
  wire \cnt_read[3]_i_1__0_n_0 ;
  wire \cnt_read[4]_i_1__0_n_0 ;
  wire \cnt_read[4]_i_2__0_n_0 ;
  wire \cnt_read[4]_i_3_n_0 ;
  wire [4:0]cnt_read_reg;
  wire \cnt_read_reg[0]_0 ;
  wire \cnt_read_reg[0]_1 ;
  wire \cnt_read_reg[4]_0 ;
  wire [12:0]in;
  wire m_valid_i_reg;
  wire r_push_r;
  wire [12:0]r_push_r_reg;
  wire si_rs_rready;
  wire \NLW_memory_reg[31][0]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][10]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][11]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][12]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][1]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][2]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][3]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][4]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][5]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][6]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][7]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][8]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][9]_srl32_Q31_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h2003333333333333)) 
    \FSM_sequential_state[1]_i_3 
       (.I0(cnt_read_reg[0]),
        .I1(\FSM_sequential_state_reg[1] ),
        .I2(cnt_read_reg[2]),
        .I3(cnt_read_reg[1]),
        .I4(cnt_read_reg[4]),
        .I5(cnt_read_reg[3]),
        .O(\cnt_read_reg[0]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cnt_read[0]_i_1__0 
       (.I0(cnt_read_reg[0]),
        .O(\cnt_read[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'h9969)) 
    \cnt_read[1]_i_1__0 
       (.I0(cnt_read_reg[0]),
        .I1(cnt_read_reg[1]),
        .I2(r_push_r),
        .I3(\cnt_read_reg[4]_0 ),
        .O(\cnt_read[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'hDFBA2045)) 
    \cnt_read[2]_i_1__0 
       (.I0(cnt_read_reg[0]),
        .I1(\cnt_read_reg[4]_0 ),
        .I2(r_push_r),
        .I3(cnt_read_reg[1]),
        .I4(cnt_read_reg[2]),
        .O(\cnt_read[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF7FF0800EFEE1011)) 
    \cnt_read[3]_i_1__0 
       (.I0(cnt_read_reg[1]),
        .I1(cnt_read_reg[0]),
        .I2(\cnt_read_reg[4]_0 ),
        .I3(r_push_r),
        .I4(cnt_read_reg[3]),
        .I5(cnt_read_reg[2]),
        .O(\cnt_read[3]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \cnt_read[4]_i_1__0 
       (.I0(r_push_r),
        .I1(\cnt_read_reg[4]_0 ),
        .O(\cnt_read[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \cnt_read[4]_i_2__0 
       (.I0(cnt_read_reg[2]),
        .I1(cnt_read_reg[1]),
        .I2(cnt_read_reg[0]),
        .I3(\cnt_read[4]_i_3_n_0 ),
        .I4(cnt_read_reg[3]),
        .I5(cnt_read_reg[4]),
        .O(\cnt_read[4]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \cnt_read[4]_i_3 
       (.I0(r_push_r),
        .I1(\cnt_read_reg[0]_1 ),
        .I2(si_rs_rready),
        .O(\cnt_read[4]_i_3_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[0] 
       (.C(aclk),
        .CE(\cnt_read[4]_i_1__0_n_0 ),
        .D(\cnt_read[0]_i_1__0_n_0 ),
        .Q(cnt_read_reg[0]),
        .S(areset_d1));
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[1] 
       (.C(aclk),
        .CE(\cnt_read[4]_i_1__0_n_0 ),
        .D(\cnt_read[1]_i_1__0_n_0 ),
        .Q(cnt_read_reg[1]),
        .S(areset_d1));
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[2] 
       (.C(aclk),
        .CE(\cnt_read[4]_i_1__0_n_0 ),
        .D(\cnt_read[2]_i_1__0_n_0 ),
        .Q(cnt_read_reg[2]),
        .S(areset_d1));
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[3] 
       (.C(aclk),
        .CE(\cnt_read[4]_i_1__0_n_0 ),
        .D(\cnt_read[3]_i_1__0_n_0 ),
        .Q(cnt_read_reg[3]),
        .S(areset_d1));
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[4] 
       (.C(aclk),
        .CE(\cnt_read[4]_i_1__0_n_0 ),
        .D(\cnt_read[4]_i_2__0_n_0 ),
        .Q(cnt_read_reg[4]),
        .S(areset_d1));
  LUT6 #(
    .INIT(64'hFFFFFFFF80000000)) 
    m_valid_i_i_2
       (.I0(cnt_read_reg[0]),
        .I1(cnt_read_reg[2]),
        .I2(cnt_read_reg[1]),
        .I3(cnt_read_reg[3]),
        .I4(cnt_read_reg[4]),
        .I5(m_valid_i_reg),
        .O(\cnt_read_reg[0]_1 ));
  (* srl_bus_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31] " *) 
  (* srl_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][0]_srl32 
       (.A(cnt_read_reg),
        .CE(r_push_r),
        .CLK(aclk),
        .D(in[0]),
        .Q(r_push_r_reg[0]),
        .Q31(\NLW_memory_reg[31][0]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31] " *) 
  (* srl_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][10]_srl32 
       (.A(cnt_read_reg),
        .CE(r_push_r),
        .CLK(aclk),
        .D(in[10]),
        .Q(r_push_r_reg[10]),
        .Q31(\NLW_memory_reg[31][10]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31] " *) 
  (* srl_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][11]_srl32 
       (.A(cnt_read_reg),
        .CE(r_push_r),
        .CLK(aclk),
        .D(in[11]),
        .Q(r_push_r_reg[11]),
        .Q31(\NLW_memory_reg[31][11]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31] " *) 
  (* srl_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][12]_srl32 
       (.A(cnt_read_reg),
        .CE(r_push_r),
        .CLK(aclk),
        .D(in[12]),
        .Q(r_push_r_reg[12]),
        .Q31(\NLW_memory_reg[31][12]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31] " *) 
  (* srl_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][1]_srl32 
       (.A(cnt_read_reg),
        .CE(r_push_r),
        .CLK(aclk),
        .D(in[1]),
        .Q(r_push_r_reg[1]),
        .Q31(\NLW_memory_reg[31][1]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31] " *) 
  (* srl_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][2]_srl32 
       (.A(cnt_read_reg),
        .CE(r_push_r),
        .CLK(aclk),
        .D(in[2]),
        .Q(r_push_r_reg[2]),
        .Q31(\NLW_memory_reg[31][2]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31] " *) 
  (* srl_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][3]_srl32 
       (.A(cnt_read_reg),
        .CE(r_push_r),
        .CLK(aclk),
        .D(in[3]),
        .Q(r_push_r_reg[3]),
        .Q31(\NLW_memory_reg[31][3]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31] " *) 
  (* srl_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][4]_srl32 
       (.A(cnt_read_reg),
        .CE(r_push_r),
        .CLK(aclk),
        .D(in[4]),
        .Q(r_push_r_reg[4]),
        .Q31(\NLW_memory_reg[31][4]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31] " *) 
  (* srl_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][5]_srl32 
       (.A(cnt_read_reg),
        .CE(r_push_r),
        .CLK(aclk),
        .D(in[5]),
        .Q(r_push_r_reg[5]),
        .Q31(\NLW_memory_reg[31][5]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31] " *) 
  (* srl_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][6]_srl32 
       (.A(cnt_read_reg),
        .CE(r_push_r),
        .CLK(aclk),
        .D(in[6]),
        .Q(r_push_r_reg[6]),
        .Q31(\NLW_memory_reg[31][6]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31] " *) 
  (* srl_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][7]_srl32 
       (.A(cnt_read_reg),
        .CE(r_push_r),
        .CLK(aclk),
        .D(in[7]),
        .Q(r_push_r_reg[7]),
        .Q31(\NLW_memory_reg[31][7]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31] " *) 
  (* srl_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][8]_srl32 
       (.A(cnt_read_reg),
        .CE(r_push_r),
        .CLK(aclk),
        .D(in[8]),
        .Q(r_push_r_reg[8]),
        .Q31(\NLW_memory_reg[31][8]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31] " *) 
  (* srl_name = "inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][9]_srl32 
       (.A(cnt_read_reg),
        .CE(r_push_r),
        .CLK(aclk),
        .D(in[9]),
        .Q(r_push_r_reg[9]),
        .Q31(\NLW_memory_reg[31][9]_srl32_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "axi_protocol_converter_v2_1_21_b2s_wr_cmd_fsm" *) 
module processor_auto_pc_0_axi_protocol_converter_v2_1_21_b2s_wr_cmd_fsm
   (E,
    Q,
    sel_first_reg,
    sel_first_reg_0,
    sel_first_i,
    D,
    wrap_second_len,
    \axaddr_offset_r_reg[3] ,
    \FSM_sequential_state_reg[1]_0 ,
    m_axi_awvalid,
    si_rs_awvalid,
    sel_first_reg_1,
    sel_first,
    areset_d1,
    sel_first_0,
    sel_first_reg_2,
    \wrap_cnt_r_reg[3] ,
    \wrap_second_len_r_reg[2] ,
    \wrap_second_len_r_reg[0] ,
    \wrap_second_len_r_reg[2]_0 ,
    \axaddr_offset_r_reg[3]_0 ,
    \axaddr_offset_r_reg[3]_1 ,
    \axaddr_offset_r_reg[3]_2 ,
    \axaddr_offset_r_reg[0] ,
    m_axi_awready,
    \FSM_sequential_state_reg[1]_1 ,
    aclk,
    \FSM_sequential_state_reg[0]_0 );
  output [0:0]E;
  output [1:0]Q;
  output sel_first_reg;
  output sel_first_reg_0;
  output sel_first_i;
  output [3:0]D;
  output [2:0]wrap_second_len;
  output [1:0]\axaddr_offset_r_reg[3] ;
  output [0:0]\FSM_sequential_state_reg[1]_0 ;
  output m_axi_awvalid;
  input si_rs_awvalid;
  input sel_first_reg_1;
  input sel_first;
  input areset_d1;
  input sel_first_0;
  input sel_first_reg_2;
  input [0:0]\wrap_cnt_r_reg[3] ;
  input [2:0]\wrap_second_len_r_reg[2] ;
  input \wrap_second_len_r_reg[0] ;
  input [1:0]\wrap_second_len_r_reg[2]_0 ;
  input [1:0]\axaddr_offset_r_reg[3]_0 ;
  input \axaddr_offset_r_reg[3]_1 ;
  input [1:0]\axaddr_offset_r_reg[3]_2 ;
  input \axaddr_offset_r_reg[0] ;
  input m_axi_awready;
  input \FSM_sequential_state_reg[1]_1 ;
  input aclk;
  input [0:0]\FSM_sequential_state_reg[0]_0 ;

  wire [3:0]D;
  wire [0:0]E;
  wire [0:0]\FSM_sequential_state_reg[0]_0 ;
  wire [0:0]\FSM_sequential_state_reg[1]_0 ;
  wire \FSM_sequential_state_reg[1]_1 ;
  wire [1:0]Q;
  wire aclk;
  wire areset_d1;
  wire \axaddr_offset_r_reg[0] ;
  wire [1:0]\axaddr_offset_r_reg[3] ;
  wire [1:0]\axaddr_offset_r_reg[3]_0 ;
  wire \axaddr_offset_r_reg[3]_1 ;
  wire [1:0]\axaddr_offset_r_reg[3]_2 ;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire [1:1]next_state__0;
  wire sel_first;
  wire sel_first_0;
  wire sel_first_i;
  wire sel_first_reg;
  wire sel_first_reg_0;
  wire sel_first_reg_1;
  wire sel_first_reg_2;
  wire si_rs_awvalid;
  wire \wrap_cnt_r[3]_i_2_n_0 ;
  wire [0:0]\wrap_cnt_r_reg[3] ;
  wire [2:0]wrap_second_len;
  wire \wrap_second_len_r[0]_i_3_n_0 ;
  wire \wrap_second_len_r_reg[0] ;
  wire [2:0]\wrap_second_len_r_reg[2] ;
  wire [1:0]\wrap_second_len_r_reg[2]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT5 #(
    .INIT(32'hDFDFF000)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(m_axi_awready),
        .I1(\FSM_sequential_state_reg[1]_1 ),
        .I2(Q[0]),
        .I3(si_rs_awvalid),
        .I4(Q[1]),
        .O(next_state__0));
  (* FSM_ENCODED_STATES = "SM_CMD_ACCEPTED:10,SM_CMD_EN:11,SM_IDLE:01,SM_DONE_WAIT:00" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_sequential_state_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\FSM_sequential_state_reg[0]_0 ),
        .Q(Q[0]),
        .S(areset_d1));
  (* FSM_ENCODED_STATES = "SM_CMD_ACCEPTED:10,SM_CMD_EN:11,SM_IDLE:01,SM_DONE_WAIT:00" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(next_state__0),
        .Q(Q[1]),
        .R(areset_d1));
  LUT6 #(
    .INIT(64'hAAAACAAAAAAA0AAA)) 
    \axaddr_offset_r[0]_i_1 
       (.I0(\axaddr_offset_r_reg[3]_0 [0]),
        .I1(\axaddr_offset_r_reg[0] ),
        .I2(Q[0]),
        .I3(si_rs_awvalid),
        .I4(Q[1]),
        .I5(\axaddr_offset_r_reg[3]_2 [0]),
        .O(\axaddr_offset_r_reg[3] [0]));
  LUT6 #(
    .INIT(64'hAAAACAAAAAAA0AAA)) 
    \axaddr_offset_r[3]_i_1 
       (.I0(\axaddr_offset_r_reg[3]_0 [1]),
        .I1(\axaddr_offset_r_reg[3]_1 ),
        .I2(Q[0]),
        .I3(si_rs_awvalid),
        .I4(Q[1]),
        .I5(\axaddr_offset_r_reg[3]_2 [1]),
        .O(\axaddr_offset_r_reg[3] [1]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'h08FF)) 
    \axlen_cnt[7]_i_1 
       (.I0(Q[0]),
        .I1(si_rs_awvalid),
        .I2(Q[1]),
        .I3(sel_first_reg_1),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT2 #(
    .INIT(4'h8)) 
    m_axi_awvalid_INST_0
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(m_axi_awvalid));
  LUT6 #(
    .INIT(64'hFFFFFFFF8F888888)) 
    sel_first_i_1
       (.I0(sel_first),
        .I1(sel_first_reg_1),
        .I2(Q[1]),
        .I3(si_rs_awvalid),
        .I4(Q[0]),
        .I5(areset_d1),
        .O(sel_first_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFF8F888888)) 
    sel_first_i_1__0
       (.I0(sel_first_0),
        .I1(sel_first_reg_1),
        .I2(Q[1]),
        .I3(si_rs_awvalid),
        .I4(Q[0]),
        .I5(areset_d1),
        .O(sel_first_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF8F888888)) 
    sel_first_i_1__1
       (.I0(sel_first_reg_1),
        .I1(sel_first_reg_2),
        .I2(Q[1]),
        .I3(si_rs_awvalid),
        .I4(Q[0]),
        .I5(areset_d1),
        .O(sel_first_i));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \wrap_boundary_axaddr_r[11]_i_1 
       (.I0(Q[1]),
        .I1(si_rs_awvalid),
        .I2(Q[0]),
        .O(\FSM_sequential_state_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000AA2AAA2A)) 
    \wrap_cnt_r[0]_i_1 
       (.I0(\wrap_second_len_r_reg[2] [0]),
        .I1(Q[0]),
        .I2(si_rs_awvalid),
        .I3(Q[1]),
        .I4(\wrap_second_len_r[0]_i_3_n_0 ),
        .I5(\wrap_second_len_r_reg[0] ),
        .O(D[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \wrap_cnt_r[1]_i_1 
       (.I0(wrap_second_len[1]),
        .I1(\wrap_cnt_r[3]_i_2_n_0 ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \wrap_cnt_r[2]_i_1 
       (.I0(wrap_second_len[2]),
        .I1(\wrap_cnt_r[3]_i_2_n_0 ),
        .I2(wrap_second_len[1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \wrap_cnt_r[3]_i_1 
       (.I0(\wrap_cnt_r_reg[3] ),
        .I1(wrap_second_len[1]),
        .I2(\wrap_cnt_r[3]_i_2_n_0 ),
        .I3(wrap_second_len[2]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'h0000FFFE)) 
    \wrap_cnt_r[3]_i_2 
       (.I0(\axaddr_offset_r_reg[3] [1]),
        .I1(\axaddr_offset_r_reg[3] [0]),
        .I2(\wrap_second_len_r_reg[2]_0 [0]),
        .I3(\wrap_second_len_r_reg[2]_0 [1]),
        .I4(\wrap_second_len_r[0]_i_3_n_0 ),
        .O(\wrap_cnt_r[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEEEAEEE)) 
    \wrap_second_len_r[0]_i_1 
       (.I0(\wrap_second_len_r_reg[0] ),
        .I1(\wrap_second_len_r_reg[2] [0]),
        .I2(Q[0]),
        .I3(si_rs_awvalid),
        .I4(Q[1]),
        .I5(\wrap_second_len_r[0]_i_3_n_0 ),
        .O(wrap_second_len[0]));
  LUT6 #(
    .INIT(64'h5555C55555550555)) 
    \wrap_second_len_r[0]_i_3 
       (.I0(\wrap_second_len_r_reg[2] [0]),
        .I1(\axaddr_offset_r_reg[0] ),
        .I2(Q[0]),
        .I3(si_rs_awvalid),
        .I4(Q[1]),
        .I5(\axaddr_offset_r_reg[3]_2 [0]),
        .O(\wrap_second_len_r[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF00FF00CAAAAAAAA)) 
    \wrap_second_len_r[1]_i_1 
       (.I0(\wrap_second_len_r_reg[2] [1]),
        .I1(\axaddr_offset_r_reg[3] [1]),
        .I2(\axaddr_offset_r_reg[3] [0]),
        .I3(\wrap_second_len_r_reg[2]_0 [0]),
        .I4(\wrap_second_len_r_reg[2]_0 [1]),
        .I5(\FSM_sequential_state_reg[1]_0 ),
        .O(wrap_second_len[1]));
  LUT6 #(
    .INIT(64'hFFF0000CAAAAAAAA)) 
    \wrap_second_len_r[2]_i_1 
       (.I0(\wrap_second_len_r_reg[2] [2]),
        .I1(\axaddr_offset_r_reg[3] [1]),
        .I2(\axaddr_offset_r_reg[3] [0]),
        .I3(\wrap_second_len_r_reg[2]_0 [0]),
        .I4(\wrap_second_len_r_reg[2]_0 [1]),
        .I5(\FSM_sequential_state_reg[1]_0 ),
        .O(wrap_second_len[2]));
endmodule

(* ORIG_REF_NAME = "axi_protocol_converter_v2_1_21_b2s_wrap_cmd" *) 
module processor_auto_pc_0_axi_protocol_converter_v2_1_21_b2s_wrap_cmd
   (sel_first,
    \axaddr_wrap_reg[11]_0 ,
    \m_payload_i_reg[39] ,
    \m_payload_i_reg[39]_0 ,
    \axaddr_offset_r_reg[3]_0 ,
    \wrap_second_len_r_reg[3]_0 ,
    aclk,
    sel_first_reg_0,
    next_pending_r_reg_0,
    Q,
    sel_first_i,
    incr_next_pending,
    E,
    next_pending_r_reg_1,
    next_pending_r_reg_2,
    si_rs_awvalid,
    D,
    \wrap_second_len_r_reg[3]_1 ,
    \axaddr_wrap_reg[0]_0 ,
    \wrap_cnt_r_reg[3]_0 ,
    \wrap_boundary_axaddr_r_reg[6]_0 );
  output sel_first;
  output [11:0]\axaddr_wrap_reg[11]_0 ;
  output \m_payload_i_reg[39] ;
  output \m_payload_i_reg[39]_0 ;
  output [3:0]\axaddr_offset_r_reg[3]_0 ;
  output [3:0]\wrap_second_len_r_reg[3]_0 ;
  input aclk;
  input sel_first_reg_0;
  input next_pending_r_reg_0;
  input [18:0]Q;
  input sel_first_i;
  input incr_next_pending;
  input [0:0]E;
  input next_pending_r_reg_1;
  input [1:0]next_pending_r_reg_2;
  input si_rs_awvalid;
  input [3:0]D;
  input [3:0]\wrap_second_len_r_reg[3]_1 ;
  input [0:0]\axaddr_wrap_reg[0]_0 ;
  input [3:0]\wrap_cnt_r_reg[3]_0 ;
  input [6:0]\wrap_boundary_axaddr_r_reg[6]_0 ;

  wire [3:0]D;
  wire [0:0]E;
  wire [18:0]Q;
  wire aclk;
  wire [3:0]\axaddr_offset_r_reg[3]_0 ;
  wire [11:0]axaddr_wrap0;
  wire \axaddr_wrap[0]_i_1__0_n_0 ;
  wire \axaddr_wrap[10]_i_1__0_n_0 ;
  wire \axaddr_wrap[11]_i_1__0_n_0 ;
  wire \axaddr_wrap[11]_i_2__0_n_0 ;
  wire \axaddr_wrap[11]_i_4__0_n_0 ;
  wire \axaddr_wrap[1]_i_1__0_n_0 ;
  wire \axaddr_wrap[2]_i_1__0_n_0 ;
  wire \axaddr_wrap[3]_i_1__0_n_0 ;
  wire \axaddr_wrap[3]_i_3_n_0 ;
  wire \axaddr_wrap[3]_i_4_n_0 ;
  wire \axaddr_wrap[3]_i_5_n_0 ;
  wire \axaddr_wrap[3]_i_6_n_0 ;
  wire \axaddr_wrap[4]_i_1__0_n_0 ;
  wire \axaddr_wrap[5]_i_1__0_n_0 ;
  wire \axaddr_wrap[6]_i_1__0_n_0 ;
  wire \axaddr_wrap[7]_i_1__0_n_0 ;
  wire \axaddr_wrap[8]_i_1__0_n_0 ;
  wire \axaddr_wrap[9]_i_1__0_n_0 ;
  wire [0:0]\axaddr_wrap_reg[0]_0 ;
  wire [11:0]\axaddr_wrap_reg[11]_0 ;
  wire \axaddr_wrap_reg[11]_i_3_n_1 ;
  wire \axaddr_wrap_reg[11]_i_3_n_2 ;
  wire \axaddr_wrap_reg[11]_i_3_n_3 ;
  wire \axaddr_wrap_reg[3]_i_2_n_0 ;
  wire \axaddr_wrap_reg[3]_i_2_n_1 ;
  wire \axaddr_wrap_reg[3]_i_2_n_2 ;
  wire \axaddr_wrap_reg[3]_i_2_n_3 ;
  wire \axaddr_wrap_reg[7]_i_2_n_0 ;
  wire \axaddr_wrap_reg[7]_i_2_n_1 ;
  wire \axaddr_wrap_reg[7]_i_2_n_2 ;
  wire \axaddr_wrap_reg[7]_i_2_n_3 ;
  wire \axlen_cnt[0]_i_1__0_n_0 ;
  wire \axlen_cnt[1]_i_1_n_0 ;
  wire \axlen_cnt[2]_i_1__0_n_0 ;
  wire \axlen_cnt[3]_i_1__0_n_0 ;
  wire \axlen_cnt_reg_n_0_[0] ;
  wire \axlen_cnt_reg_n_0_[1] ;
  wire \axlen_cnt_reg_n_0_[2] ;
  wire \axlen_cnt_reg_n_0_[3] ;
  wire incr_next_pending;
  wire \m_payload_i_reg[39] ;
  wire \m_payload_i_reg[39]_0 ;
  wire next_pending_r_i_2__0_n_0;
  wire next_pending_r_reg_0;
  wire next_pending_r_reg_1;
  wire [1:0]next_pending_r_reg_2;
  wire next_pending_r_reg_n_0;
  wire sel_first;
  wire sel_first_i;
  wire sel_first_reg_0;
  wire si_rs_awvalid;
  wire [11:0]wrap_boundary_axaddr_r;
  wire [6:0]\wrap_boundary_axaddr_r_reg[6]_0 ;
  wire [3:0]wrap_cnt_r;
  wire [3:0]\wrap_cnt_r_reg[3]_0 ;
  wire wrap_next_pending;
  wire [3:0]\wrap_second_len_r_reg[3]_0 ;
  wire [3:0]\wrap_second_len_r_reg[3]_1 ;
  wire [3:3]\NLW_axaddr_wrap_reg[11]_i_3_CO_UNCONNECTED ;

  FDRE #(
    .INIT(1'b0)) 
    \axaddr_offset_r_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(\axaddr_offset_r_reg[3]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_offset_r_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(\axaddr_offset_r_reg[3]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_offset_r_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[2]),
        .Q(\axaddr_offset_r_reg[3]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_offset_r_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[3]),
        .Q(\axaddr_offset_r_reg[3]_0 [3]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    \axaddr_wrap[0]_i_1__0 
       (.I0(\axaddr_wrap[11]_i_2__0_n_0 ),
        .I1(next_pending_r_reg_0),
        .I2(wrap_boundary_axaddr_r[0]),
        .I3(axaddr_wrap0[0]),
        .I4(Q[0]),
        .O(\axaddr_wrap[0]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    \axaddr_wrap[10]_i_1__0 
       (.I0(\axaddr_wrap[11]_i_2__0_n_0 ),
        .I1(next_pending_r_reg_0),
        .I2(wrap_boundary_axaddr_r[10]),
        .I3(axaddr_wrap0[10]),
        .I4(Q[10]),
        .O(\axaddr_wrap[10]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    \axaddr_wrap[11]_i_1__0 
       (.I0(\axaddr_wrap[11]_i_2__0_n_0 ),
        .I1(next_pending_r_reg_0),
        .I2(wrap_boundary_axaddr_r[11]),
        .I3(axaddr_wrap0[11]),
        .I4(Q[11]),
        .O(\axaddr_wrap[11]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    \axaddr_wrap[11]_i_2__0 
       (.I0(\axlen_cnt_reg_n_0_[2] ),
        .I1(wrap_cnt_r[2]),
        .I2(\axlen_cnt_reg_n_0_[3] ),
        .I3(wrap_cnt_r[3]),
        .I4(\axaddr_wrap[11]_i_4__0_n_0 ),
        .O(\axaddr_wrap[11]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \axaddr_wrap[11]_i_4__0 
       (.I0(wrap_cnt_r[1]),
        .I1(\axlen_cnt_reg_n_0_[1] ),
        .I2(wrap_cnt_r[0]),
        .I3(\axlen_cnt_reg_n_0_[0] ),
        .O(\axaddr_wrap[11]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    \axaddr_wrap[1]_i_1__0 
       (.I0(\axaddr_wrap[11]_i_2__0_n_0 ),
        .I1(next_pending_r_reg_0),
        .I2(wrap_boundary_axaddr_r[1]),
        .I3(axaddr_wrap0[1]),
        .I4(Q[1]),
        .O(\axaddr_wrap[1]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    \axaddr_wrap[2]_i_1__0 
       (.I0(\axaddr_wrap[11]_i_2__0_n_0 ),
        .I1(next_pending_r_reg_0),
        .I2(wrap_boundary_axaddr_r[2]),
        .I3(axaddr_wrap0[2]),
        .I4(Q[2]),
        .O(\axaddr_wrap[2]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    \axaddr_wrap[3]_i_1__0 
       (.I0(\axaddr_wrap[11]_i_2__0_n_0 ),
        .I1(next_pending_r_reg_0),
        .I2(wrap_boundary_axaddr_r[3]),
        .I3(axaddr_wrap0[3]),
        .I4(Q[3]),
        .O(\axaddr_wrap[3]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \axaddr_wrap[3]_i_3 
       (.I0(\axaddr_wrap_reg[11]_0 [3]),
        .I1(Q[13]),
        .I2(Q[12]),
        .O(\axaddr_wrap[3]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \axaddr_wrap[3]_i_4 
       (.I0(\axaddr_wrap_reg[11]_0 [2]),
        .I1(Q[12]),
        .I2(Q[13]),
        .O(\axaddr_wrap[3]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \axaddr_wrap[3]_i_5 
       (.I0(\axaddr_wrap_reg[11]_0 [1]),
        .I1(Q[13]),
        .I2(Q[12]),
        .O(\axaddr_wrap[3]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hA9)) 
    \axaddr_wrap[3]_i_6 
       (.I0(\axaddr_wrap_reg[11]_0 [0]),
        .I1(Q[13]),
        .I2(Q[12]),
        .O(\axaddr_wrap[3]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    \axaddr_wrap[4]_i_1__0 
       (.I0(\axaddr_wrap[11]_i_2__0_n_0 ),
        .I1(next_pending_r_reg_0),
        .I2(wrap_boundary_axaddr_r[4]),
        .I3(axaddr_wrap0[4]),
        .I4(Q[4]),
        .O(\axaddr_wrap[4]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    \axaddr_wrap[5]_i_1__0 
       (.I0(\axaddr_wrap[11]_i_2__0_n_0 ),
        .I1(next_pending_r_reg_0),
        .I2(wrap_boundary_axaddr_r[5]),
        .I3(axaddr_wrap0[5]),
        .I4(Q[5]),
        .O(\axaddr_wrap[5]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    \axaddr_wrap[6]_i_1__0 
       (.I0(\axaddr_wrap[11]_i_2__0_n_0 ),
        .I1(next_pending_r_reg_0),
        .I2(wrap_boundary_axaddr_r[6]),
        .I3(axaddr_wrap0[6]),
        .I4(Q[6]),
        .O(\axaddr_wrap[6]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    \axaddr_wrap[7]_i_1__0 
       (.I0(\axaddr_wrap[11]_i_2__0_n_0 ),
        .I1(next_pending_r_reg_0),
        .I2(wrap_boundary_axaddr_r[7]),
        .I3(axaddr_wrap0[7]),
        .I4(Q[7]),
        .O(\axaddr_wrap[7]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    \axaddr_wrap[8]_i_1__0 
       (.I0(\axaddr_wrap[11]_i_2__0_n_0 ),
        .I1(next_pending_r_reg_0),
        .I2(wrap_boundary_axaddr_r[8]),
        .I3(axaddr_wrap0[8]),
        .I4(Q[8]),
        .O(\axaddr_wrap[8]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    \axaddr_wrap[9]_i_1__0 
       (.I0(\axaddr_wrap[11]_i_2__0_n_0 ),
        .I1(next_pending_r_reg_0),
        .I2(wrap_boundary_axaddr_r[9]),
        .I3(axaddr_wrap0[9]),
        .I4(Q[9]),
        .O(\axaddr_wrap[9]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_wrap_reg[0] 
       (.C(aclk),
        .CE(\axaddr_wrap_reg[0]_0 ),
        .D(\axaddr_wrap[0]_i_1__0_n_0 ),
        .Q(\axaddr_wrap_reg[11]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_wrap_reg[10] 
       (.C(aclk),
        .CE(\axaddr_wrap_reg[0]_0 ),
        .D(\axaddr_wrap[10]_i_1__0_n_0 ),
        .Q(\axaddr_wrap_reg[11]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_wrap_reg[11] 
       (.C(aclk),
        .CE(\axaddr_wrap_reg[0]_0 ),
        .D(\axaddr_wrap[11]_i_1__0_n_0 ),
        .Q(\axaddr_wrap_reg[11]_0 [11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \axaddr_wrap_reg[11]_i_3 
       (.CI(\axaddr_wrap_reg[7]_i_2_n_0 ),
        .CO({\NLW_axaddr_wrap_reg[11]_i_3_CO_UNCONNECTED [3],\axaddr_wrap_reg[11]_i_3_n_1 ,\axaddr_wrap_reg[11]_i_3_n_2 ,\axaddr_wrap_reg[11]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(axaddr_wrap0[11:8]),
        .S(\axaddr_wrap_reg[11]_0 [11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_wrap_reg[1] 
       (.C(aclk),
        .CE(\axaddr_wrap_reg[0]_0 ),
        .D(\axaddr_wrap[1]_i_1__0_n_0 ),
        .Q(\axaddr_wrap_reg[11]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_wrap_reg[2] 
       (.C(aclk),
        .CE(\axaddr_wrap_reg[0]_0 ),
        .D(\axaddr_wrap[2]_i_1__0_n_0 ),
        .Q(\axaddr_wrap_reg[11]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_wrap_reg[3] 
       (.C(aclk),
        .CE(\axaddr_wrap_reg[0]_0 ),
        .D(\axaddr_wrap[3]_i_1__0_n_0 ),
        .Q(\axaddr_wrap_reg[11]_0 [3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \axaddr_wrap_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\axaddr_wrap_reg[3]_i_2_n_0 ,\axaddr_wrap_reg[3]_i_2_n_1 ,\axaddr_wrap_reg[3]_i_2_n_2 ,\axaddr_wrap_reg[3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\axaddr_wrap_reg[11]_0 [3:0]),
        .O(axaddr_wrap0[3:0]),
        .S({\axaddr_wrap[3]_i_3_n_0 ,\axaddr_wrap[3]_i_4_n_0 ,\axaddr_wrap[3]_i_5_n_0 ,\axaddr_wrap[3]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_wrap_reg[4] 
       (.C(aclk),
        .CE(\axaddr_wrap_reg[0]_0 ),
        .D(\axaddr_wrap[4]_i_1__0_n_0 ),
        .Q(\axaddr_wrap_reg[11]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_wrap_reg[5] 
       (.C(aclk),
        .CE(\axaddr_wrap_reg[0]_0 ),
        .D(\axaddr_wrap[5]_i_1__0_n_0 ),
        .Q(\axaddr_wrap_reg[11]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_wrap_reg[6] 
       (.C(aclk),
        .CE(\axaddr_wrap_reg[0]_0 ),
        .D(\axaddr_wrap[6]_i_1__0_n_0 ),
        .Q(\axaddr_wrap_reg[11]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_wrap_reg[7] 
       (.C(aclk),
        .CE(\axaddr_wrap_reg[0]_0 ),
        .D(\axaddr_wrap[7]_i_1__0_n_0 ),
        .Q(\axaddr_wrap_reg[11]_0 [7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \axaddr_wrap_reg[7]_i_2 
       (.CI(\axaddr_wrap_reg[3]_i_2_n_0 ),
        .CO({\axaddr_wrap_reg[7]_i_2_n_0 ,\axaddr_wrap_reg[7]_i_2_n_1 ,\axaddr_wrap_reg[7]_i_2_n_2 ,\axaddr_wrap_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(axaddr_wrap0[7:4]),
        .S(\axaddr_wrap_reg[11]_0 [7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_wrap_reg[8] 
       (.C(aclk),
        .CE(\axaddr_wrap_reg[0]_0 ),
        .D(\axaddr_wrap[8]_i_1__0_n_0 ),
        .Q(\axaddr_wrap_reg[11]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_wrap_reg[9] 
       (.C(aclk),
        .CE(\axaddr_wrap_reg[0]_0 ),
        .D(\axaddr_wrap[9]_i_1__0_n_0 ),
        .Q(\axaddr_wrap_reg[11]_0 [9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hA3A3A3A3A3A3A3A0)) 
    \axlen_cnt[0]_i_1__0 
       (.I0(Q[15]),
        .I1(\axlen_cnt_reg_n_0_[0] ),
        .I2(E),
        .I3(\axlen_cnt_reg_n_0_[3] ),
        .I4(\axlen_cnt_reg_n_0_[1] ),
        .I5(\axlen_cnt_reg_n_0_[2] ),
        .O(\axlen_cnt[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFCC320000CC32)) 
    \axlen_cnt[1]_i_1 
       (.I0(\axlen_cnt_reg_n_0_[2] ),
        .I1(\axlen_cnt_reg_n_0_[1] ),
        .I2(\axlen_cnt_reg_n_0_[3] ),
        .I3(\axlen_cnt_reg_n_0_[0] ),
        .I4(E),
        .I5(Q[16]),
        .O(\axlen_cnt[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBB8888BB8888B8)) 
    \axlen_cnt[2]_i_1__0 
       (.I0(Q[17]),
        .I1(E),
        .I2(\axlen_cnt_reg_n_0_[3] ),
        .I3(\axlen_cnt_reg_n_0_[1] ),
        .I4(\axlen_cnt_reg_n_0_[2] ),
        .I5(\axlen_cnt_reg_n_0_[0] ),
        .O(\axlen_cnt[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAFFFCAAAA0000)) 
    \axlen_cnt[3]_i_1__0 
       (.I0(Q[18]),
        .I1(\axlen_cnt_reg_n_0_[1] ),
        .I2(\axlen_cnt_reg_n_0_[0] ),
        .I3(\axlen_cnt_reg_n_0_[2] ),
        .I4(E),
        .I5(\axlen_cnt_reg_n_0_[3] ),
        .O(\axlen_cnt[3]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \axlen_cnt_reg[0] 
       (.C(aclk),
        .CE(\axaddr_wrap_reg[0]_0 ),
        .D(\axlen_cnt[0]_i_1__0_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axlen_cnt_reg[1] 
       (.C(aclk),
        .CE(\axaddr_wrap_reg[0]_0 ),
        .D(\axlen_cnt[1]_i_1_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axlen_cnt_reg[2] 
       (.C(aclk),
        .CE(\axaddr_wrap_reg[0]_0 ),
        .D(\axlen_cnt[2]_i_1__0_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axlen_cnt_reg[3] 
       (.C(aclk),
        .CE(\axaddr_wrap_reg[0]_0 ),
        .D(\axlen_cnt[3]_i_1__0_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[3] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFF5404)) 
    next_pending_r_i_1__0
       (.I0(E),
        .I1(next_pending_r_i_2__0_n_0),
        .I2(next_pending_r_reg_0),
        .I3(next_pending_r_reg_n_0),
        .I4(next_pending_r_reg_1),
        .O(wrap_next_pending));
  LUT6 #(
    .INIT(64'hF7F7F7F7F7F7F700)) 
    next_pending_r_i_2__0
       (.I0(next_pending_r_reg_2[0]),
        .I1(si_rs_awvalid),
        .I2(next_pending_r_reg_2[1]),
        .I3(\axlen_cnt_reg_n_0_[3] ),
        .I4(\axlen_cnt_reg_n_0_[1] ),
        .I5(\axlen_cnt_reg_n_0_[2] ),
        .O(next_pending_r_i_2__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    next_pending_r_reg
       (.C(aclk),
        .CE(1'b1),
        .D(wrap_next_pending),
        .Q(next_pending_r_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    s_axburst_eq0_i_1
       (.I0(wrap_next_pending),
        .I1(Q[14]),
        .I2(sel_first_i),
        .I3(incr_next_pending),
        .O(\m_payload_i_reg[39] ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    s_axburst_eq1_i_1
       (.I0(wrap_next_pending),
        .I1(Q[14]),
        .I2(sel_first_i),
        .I3(incr_next_pending),
        .O(\m_payload_i_reg[39]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    sel_first_reg
       (.C(aclk),
        .CE(1'b1),
        .D(sel_first_reg_0),
        .Q(sel_first),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_boundary_axaddr_r_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(\wrap_boundary_axaddr_r_reg[6]_0 [0]),
        .Q(wrap_boundary_axaddr_r[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_boundary_axaddr_r_reg[10] 
       (.C(aclk),
        .CE(E),
        .D(Q[10]),
        .Q(wrap_boundary_axaddr_r[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_boundary_axaddr_r_reg[11] 
       (.C(aclk),
        .CE(E),
        .D(Q[11]),
        .Q(wrap_boundary_axaddr_r[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_boundary_axaddr_r_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(\wrap_boundary_axaddr_r_reg[6]_0 [1]),
        .Q(wrap_boundary_axaddr_r[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_boundary_axaddr_r_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(\wrap_boundary_axaddr_r_reg[6]_0 [2]),
        .Q(wrap_boundary_axaddr_r[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_boundary_axaddr_r_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(\wrap_boundary_axaddr_r_reg[6]_0 [3]),
        .Q(wrap_boundary_axaddr_r[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_boundary_axaddr_r_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(\wrap_boundary_axaddr_r_reg[6]_0 [4]),
        .Q(wrap_boundary_axaddr_r[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_boundary_axaddr_r_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(\wrap_boundary_axaddr_r_reg[6]_0 [5]),
        .Q(wrap_boundary_axaddr_r[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_boundary_axaddr_r_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(\wrap_boundary_axaddr_r_reg[6]_0 [6]),
        .Q(wrap_boundary_axaddr_r[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_boundary_axaddr_r_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(Q[7]),
        .Q(wrap_boundary_axaddr_r[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_boundary_axaddr_r_reg[8] 
       (.C(aclk),
        .CE(E),
        .D(Q[8]),
        .Q(wrap_boundary_axaddr_r[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_boundary_axaddr_r_reg[9] 
       (.C(aclk),
        .CE(E),
        .D(Q[9]),
        .Q(wrap_boundary_axaddr_r[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_cnt_r_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\wrap_cnt_r_reg[3]_0 [0]),
        .Q(wrap_cnt_r[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_cnt_r_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\wrap_cnt_r_reg[3]_0 [1]),
        .Q(wrap_cnt_r[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_cnt_r_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\wrap_cnt_r_reg[3]_0 [2]),
        .Q(wrap_cnt_r[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_cnt_r_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\wrap_cnt_r_reg[3]_0 [3]),
        .Q(wrap_cnt_r[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_second_len_r_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\wrap_second_len_r_reg[3]_1 [0]),
        .Q(\wrap_second_len_r_reg[3]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_second_len_r_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\wrap_second_len_r_reg[3]_1 [1]),
        .Q(\wrap_second_len_r_reg[3]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_second_len_r_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\wrap_second_len_r_reg[3]_1 [2]),
        .Q(\wrap_second_len_r_reg[3]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_second_len_r_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\wrap_second_len_r_reg[3]_1 [3]),
        .Q(\wrap_second_len_r_reg[3]_0 [3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_protocol_converter_v2_1_21_b2s_wrap_cmd" *) 
module processor_auto_pc_0_axi_protocol_converter_v2_1_21_b2s_wrap_cmd_3
   (next_pending_r_reg_0,
    sel_first_reg_0,
    O,
    Q,
    \axaddr_wrap_reg[7]_0 ,
    \axaddr_wrap_reg[11]_0 ,
    \axlen_cnt_reg[2]_0 ,
    \axlen_cnt_reg[1]_0 ,
    \axaddr_offset_r_reg[3]_0 ,
    \wrap_second_len_r_reg[3]_0 ,
    \wrap_boundary_axaddr_r_reg[11]_0 ,
    wrap_next_pending,
    aclk,
    sel_first_reg_1,
    E,
    \axlen_cnt_reg[3]_0 ,
    \axaddr_offset_r_reg[3]_1 ,
    \wrap_second_len_r_reg[3]_1 ,
    \axaddr_wrap_reg[0]_0 ,
    \wrap_cnt_r_reg[3]_0 ,
    \wrap_boundary_axaddr_r_reg[6]_0 ,
    \axaddr_wrap_reg[11]_1 );
  output next_pending_r_reg_0;
  output sel_first_reg_0;
  output [3:0]O;
  output [11:0]Q;
  output [3:0]\axaddr_wrap_reg[7]_0 ;
  output [3:0]\axaddr_wrap_reg[11]_0 ;
  output \axlen_cnt_reg[2]_0 ;
  output \axlen_cnt_reg[1]_0 ;
  output [3:0]\axaddr_offset_r_reg[3]_0 ;
  output [3:0]\wrap_second_len_r_reg[3]_0 ;
  output [11:0]\wrap_boundary_axaddr_r_reg[11]_0 ;
  input wrap_next_pending;
  input aclk;
  input sel_first_reg_1;
  input [0:0]E;
  input [10:0]\axlen_cnt_reg[3]_0 ;
  input [3:0]\axaddr_offset_r_reg[3]_1 ;
  input [3:0]\wrap_second_len_r_reg[3]_1 ;
  input [0:0]\axaddr_wrap_reg[0]_0 ;
  input [3:0]\wrap_cnt_r_reg[3]_0 ;
  input [6:0]\wrap_boundary_axaddr_r_reg[6]_0 ;
  input [11:0]\axaddr_wrap_reg[11]_1 ;

  wire [0:0]E;
  wire [3:0]O;
  wire [11:0]Q;
  wire aclk;
  wire [3:0]\axaddr_offset_r_reg[3]_0 ;
  wire [3:0]\axaddr_offset_r_reg[3]_1 ;
  wire \axaddr_wrap[11]_i_6_n_0 ;
  wire \axaddr_wrap[3]_i_3_n_0 ;
  wire \axaddr_wrap[3]_i_4_n_0 ;
  wire \axaddr_wrap[3]_i_5_n_0 ;
  wire \axaddr_wrap[3]_i_6_n_0 ;
  wire [0:0]\axaddr_wrap_reg[0]_0 ;
  wire [3:0]\axaddr_wrap_reg[11]_0 ;
  wire [11:0]\axaddr_wrap_reg[11]_1 ;
  wire \axaddr_wrap_reg[11]_i_3__0_n_1 ;
  wire \axaddr_wrap_reg[11]_i_3__0_n_2 ;
  wire \axaddr_wrap_reg[11]_i_3__0_n_3 ;
  wire \axaddr_wrap_reg[3]_i_2__0_n_0 ;
  wire \axaddr_wrap_reg[3]_i_2__0_n_1 ;
  wire \axaddr_wrap_reg[3]_i_2__0_n_2 ;
  wire \axaddr_wrap_reg[3]_i_2__0_n_3 ;
  wire [3:0]\axaddr_wrap_reg[7]_0 ;
  wire \axaddr_wrap_reg[7]_i_2__0_n_0 ;
  wire \axaddr_wrap_reg[7]_i_2__0_n_1 ;
  wire \axaddr_wrap_reg[7]_i_2__0_n_2 ;
  wire \axaddr_wrap_reg[7]_i_2__0_n_3 ;
  wire \axlen_cnt[0]_i_1__1_n_0 ;
  wire \axlen_cnt[1]_i_1__1_n_0 ;
  wire \axlen_cnt[2]_i_1__2_n_0 ;
  wire \axlen_cnt[3]_i_1__2_n_0 ;
  wire \axlen_cnt_reg[1]_0 ;
  wire \axlen_cnt_reg[2]_0 ;
  wire [10:0]\axlen_cnt_reg[3]_0 ;
  wire \axlen_cnt_reg_n_0_[0] ;
  wire \axlen_cnt_reg_n_0_[1] ;
  wire \axlen_cnt_reg_n_0_[2] ;
  wire \axlen_cnt_reg_n_0_[3] ;
  wire next_pending_r_reg_0;
  wire sel_first_reg_0;
  wire sel_first_reg_1;
  wire [11:0]\wrap_boundary_axaddr_r_reg[11]_0 ;
  wire [6:0]\wrap_boundary_axaddr_r_reg[6]_0 ;
  wire [3:0]\wrap_cnt_r_reg[3]_0 ;
  wire \wrap_cnt_r_reg_n_0_[0] ;
  wire \wrap_cnt_r_reg_n_0_[1] ;
  wire \wrap_cnt_r_reg_n_0_[2] ;
  wire \wrap_cnt_r_reg_n_0_[3] ;
  wire wrap_next_pending;
  wire [3:0]\wrap_second_len_r_reg[3]_0 ;
  wire [3:0]\wrap_second_len_r_reg[3]_1 ;
  wire [3:3]\NLW_axaddr_wrap_reg[11]_i_3__0_CO_UNCONNECTED ;

  FDRE #(
    .INIT(1'b0)) 
    \axaddr_offset_r_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\axaddr_offset_r_reg[3]_1 [0]),
        .Q(\axaddr_offset_r_reg[3]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_offset_r_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\axaddr_offset_r_reg[3]_1 [1]),
        .Q(\axaddr_offset_r_reg[3]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_offset_r_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\axaddr_offset_r_reg[3]_1 [2]),
        .Q(\axaddr_offset_r_reg[3]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_offset_r_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\axaddr_offset_r_reg[3]_1 [3]),
        .Q(\axaddr_offset_r_reg[3]_0 [3]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    \axaddr_wrap[11]_i_5 
       (.I0(\axlen_cnt_reg_n_0_[1] ),
        .I1(\wrap_cnt_r_reg_n_0_[1] ),
        .I2(\axlen_cnt_reg_n_0_[3] ),
        .I3(\wrap_cnt_r_reg_n_0_[3] ),
        .I4(\axaddr_wrap[11]_i_6_n_0 ),
        .O(\axlen_cnt_reg[1]_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \axaddr_wrap[11]_i_6 
       (.I0(\wrap_cnt_r_reg_n_0_[2] ),
        .I1(\axlen_cnt_reg_n_0_[2] ),
        .I2(\wrap_cnt_r_reg_n_0_[0] ),
        .I3(\axlen_cnt_reg_n_0_[0] ),
        .O(\axaddr_wrap[11]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \axaddr_wrap[3]_i_3 
       (.I0(Q[3]),
        .I1(\axlen_cnt_reg[3]_0 [6]),
        .I2(\axlen_cnt_reg[3]_0 [5]),
        .O(\axaddr_wrap[3]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \axaddr_wrap[3]_i_4 
       (.I0(Q[2]),
        .I1(\axlen_cnt_reg[3]_0 [5]),
        .I2(\axlen_cnt_reg[3]_0 [6]),
        .O(\axaddr_wrap[3]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \axaddr_wrap[3]_i_5 
       (.I0(Q[1]),
        .I1(\axlen_cnt_reg[3]_0 [6]),
        .I2(\axlen_cnt_reg[3]_0 [5]),
        .O(\axaddr_wrap[3]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hA9)) 
    \axaddr_wrap[3]_i_6 
       (.I0(Q[0]),
        .I1(\axlen_cnt_reg[3]_0 [6]),
        .I2(\axlen_cnt_reg[3]_0 [5]),
        .O(\axaddr_wrap[3]_i_6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_wrap_reg[0] 
       (.C(aclk),
        .CE(\axaddr_wrap_reg[0]_0 ),
        .D(\axaddr_wrap_reg[11]_1 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_wrap_reg[10] 
       (.C(aclk),
        .CE(\axaddr_wrap_reg[0]_0 ),
        .D(\axaddr_wrap_reg[11]_1 [10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_wrap_reg[11] 
       (.C(aclk),
        .CE(\axaddr_wrap_reg[0]_0 ),
        .D(\axaddr_wrap_reg[11]_1 [11]),
        .Q(Q[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \axaddr_wrap_reg[11]_i_3__0 
       (.CI(\axaddr_wrap_reg[7]_i_2__0_n_0 ),
        .CO({\NLW_axaddr_wrap_reg[11]_i_3__0_CO_UNCONNECTED [3],\axaddr_wrap_reg[11]_i_3__0_n_1 ,\axaddr_wrap_reg[11]_i_3__0_n_2 ,\axaddr_wrap_reg[11]_i_3__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\axaddr_wrap_reg[11]_0 ),
        .S(Q[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_wrap_reg[1] 
       (.C(aclk),
        .CE(\axaddr_wrap_reg[0]_0 ),
        .D(\axaddr_wrap_reg[11]_1 [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_wrap_reg[2] 
       (.C(aclk),
        .CE(\axaddr_wrap_reg[0]_0 ),
        .D(\axaddr_wrap_reg[11]_1 [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_wrap_reg[3] 
       (.C(aclk),
        .CE(\axaddr_wrap_reg[0]_0 ),
        .D(\axaddr_wrap_reg[11]_1 [3]),
        .Q(Q[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \axaddr_wrap_reg[3]_i_2__0 
       (.CI(1'b0),
        .CO({\axaddr_wrap_reg[3]_i_2__0_n_0 ,\axaddr_wrap_reg[3]_i_2__0_n_1 ,\axaddr_wrap_reg[3]_i_2__0_n_2 ,\axaddr_wrap_reg[3]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[3:0]),
        .O(O),
        .S({\axaddr_wrap[3]_i_3_n_0 ,\axaddr_wrap[3]_i_4_n_0 ,\axaddr_wrap[3]_i_5_n_0 ,\axaddr_wrap[3]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_wrap_reg[4] 
       (.C(aclk),
        .CE(\axaddr_wrap_reg[0]_0 ),
        .D(\axaddr_wrap_reg[11]_1 [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_wrap_reg[5] 
       (.C(aclk),
        .CE(\axaddr_wrap_reg[0]_0 ),
        .D(\axaddr_wrap_reg[11]_1 [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_wrap_reg[6] 
       (.C(aclk),
        .CE(\axaddr_wrap_reg[0]_0 ),
        .D(\axaddr_wrap_reg[11]_1 [6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_wrap_reg[7] 
       (.C(aclk),
        .CE(\axaddr_wrap_reg[0]_0 ),
        .D(\axaddr_wrap_reg[11]_1 [7]),
        .Q(Q[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \axaddr_wrap_reg[7]_i_2__0 
       (.CI(\axaddr_wrap_reg[3]_i_2__0_n_0 ),
        .CO({\axaddr_wrap_reg[7]_i_2__0_n_0 ,\axaddr_wrap_reg[7]_i_2__0_n_1 ,\axaddr_wrap_reg[7]_i_2__0_n_2 ,\axaddr_wrap_reg[7]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\axaddr_wrap_reg[7]_0 ),
        .S(Q[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_wrap_reg[8] 
       (.C(aclk),
        .CE(\axaddr_wrap_reg[0]_0 ),
        .D(\axaddr_wrap_reg[11]_1 [8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axaddr_wrap_reg[9] 
       (.C(aclk),
        .CE(\axaddr_wrap_reg[0]_0 ),
        .D(\axaddr_wrap_reg[11]_1 [9]),
        .Q(Q[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hA3A3A3A3A3A3A3A0)) 
    \axlen_cnt[0]_i_1__1 
       (.I0(\axlen_cnt_reg[3]_0 [7]),
        .I1(\axlen_cnt_reg_n_0_[0] ),
        .I2(E),
        .I3(\axlen_cnt_reg_n_0_[3] ),
        .I4(\axlen_cnt_reg_n_0_[1] ),
        .I5(\axlen_cnt_reg_n_0_[2] ),
        .O(\axlen_cnt[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFCC320000CC32)) 
    \axlen_cnt[1]_i_1__1 
       (.I0(\axlen_cnt_reg_n_0_[2] ),
        .I1(\axlen_cnt_reg_n_0_[1] ),
        .I2(\axlen_cnt_reg_n_0_[3] ),
        .I3(\axlen_cnt_reg_n_0_[0] ),
        .I4(E),
        .I5(\axlen_cnt_reg[3]_0 [8]),
        .O(\axlen_cnt[1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBB8888BB8888B8)) 
    \axlen_cnt[2]_i_1__2 
       (.I0(\axlen_cnt_reg[3]_0 [9]),
        .I1(E),
        .I2(\axlen_cnt_reg_n_0_[3] ),
        .I3(\axlen_cnt_reg_n_0_[1] ),
        .I4(\axlen_cnt_reg_n_0_[2] ),
        .I5(\axlen_cnt_reg_n_0_[0] ),
        .O(\axlen_cnt[2]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8B8B8B888)) 
    \axlen_cnt[3]_i_1__2 
       (.I0(\axlen_cnt_reg[3]_0 [10]),
        .I1(E),
        .I2(\axlen_cnt_reg_n_0_[3] ),
        .I3(\axlen_cnt_reg_n_0_[1] ),
        .I4(\axlen_cnt_reg_n_0_[2] ),
        .I5(\axlen_cnt_reg_n_0_[0] ),
        .O(\axlen_cnt[3]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \axlen_cnt_reg[0] 
       (.C(aclk),
        .CE(\axaddr_wrap_reg[0]_0 ),
        .D(\axlen_cnt[0]_i_1__1_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axlen_cnt_reg[1] 
       (.C(aclk),
        .CE(\axaddr_wrap_reg[0]_0 ),
        .D(\axlen_cnt[1]_i_1__1_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axlen_cnt_reg[2] 
       (.C(aclk),
        .CE(\axaddr_wrap_reg[0]_0 ),
        .D(\axlen_cnt[2]_i_1__2_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axlen_cnt_reg[3] 
       (.C(aclk),
        .CE(\axaddr_wrap_reg[0]_0 ),
        .D(\axlen_cnt[3]_i_1__2_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[3] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h01)) 
    next_pending_r_i_2__2
       (.I0(\axlen_cnt_reg_n_0_[2] ),
        .I1(\axlen_cnt_reg_n_0_[1] ),
        .I2(\axlen_cnt_reg_n_0_[3] ),
        .O(\axlen_cnt_reg[2]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    next_pending_r_reg
       (.C(aclk),
        .CE(1'b1),
        .D(wrap_next_pending),
        .Q(next_pending_r_reg_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sel_first_reg
       (.C(aclk),
        .CE(1'b1),
        .D(sel_first_reg_1),
        .Q(sel_first_reg_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_boundary_axaddr_r_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(\wrap_boundary_axaddr_r_reg[6]_0 [0]),
        .Q(\wrap_boundary_axaddr_r_reg[11]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_boundary_axaddr_r_reg[10] 
       (.C(aclk),
        .CE(E),
        .D(\axlen_cnt_reg[3]_0 [3]),
        .Q(\wrap_boundary_axaddr_r_reg[11]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_boundary_axaddr_r_reg[11] 
       (.C(aclk),
        .CE(E),
        .D(\axlen_cnt_reg[3]_0 [4]),
        .Q(\wrap_boundary_axaddr_r_reg[11]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_boundary_axaddr_r_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(\wrap_boundary_axaddr_r_reg[6]_0 [1]),
        .Q(\wrap_boundary_axaddr_r_reg[11]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_boundary_axaddr_r_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(\wrap_boundary_axaddr_r_reg[6]_0 [2]),
        .Q(\wrap_boundary_axaddr_r_reg[11]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_boundary_axaddr_r_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(\wrap_boundary_axaddr_r_reg[6]_0 [3]),
        .Q(\wrap_boundary_axaddr_r_reg[11]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_boundary_axaddr_r_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(\wrap_boundary_axaddr_r_reg[6]_0 [4]),
        .Q(\wrap_boundary_axaddr_r_reg[11]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_boundary_axaddr_r_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(\wrap_boundary_axaddr_r_reg[6]_0 [5]),
        .Q(\wrap_boundary_axaddr_r_reg[11]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_boundary_axaddr_r_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(\wrap_boundary_axaddr_r_reg[6]_0 [6]),
        .Q(\wrap_boundary_axaddr_r_reg[11]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_boundary_axaddr_r_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(\axlen_cnt_reg[3]_0 [0]),
        .Q(\wrap_boundary_axaddr_r_reg[11]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_boundary_axaddr_r_reg[8] 
       (.C(aclk),
        .CE(E),
        .D(\axlen_cnt_reg[3]_0 [1]),
        .Q(\wrap_boundary_axaddr_r_reg[11]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_boundary_axaddr_r_reg[9] 
       (.C(aclk),
        .CE(E),
        .D(\axlen_cnt_reg[3]_0 [2]),
        .Q(\wrap_boundary_axaddr_r_reg[11]_0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_cnt_r_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\wrap_cnt_r_reg[3]_0 [0]),
        .Q(\wrap_cnt_r_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_cnt_r_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\wrap_cnt_r_reg[3]_0 [1]),
        .Q(\wrap_cnt_r_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_cnt_r_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\wrap_cnt_r_reg[3]_0 [2]),
        .Q(\wrap_cnt_r_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_cnt_r_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\wrap_cnt_r_reg[3]_0 [3]),
        .Q(\wrap_cnt_r_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_second_len_r_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\wrap_second_len_r_reg[3]_1 [0]),
        .Q(\wrap_second_len_r_reg[3]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_second_len_r_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\wrap_second_len_r_reg[3]_1 [1]),
        .Q(\wrap_second_len_r_reg[3]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_second_len_r_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\wrap_second_len_r_reg[3]_1 [2]),
        .Q(\wrap_second_len_r_reg[3]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_second_len_r_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\wrap_second_len_r_reg[3]_1 [3]),
        .Q(\wrap_second_len_r_reg[3]_0 [3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_register_slice_v2_1_21_axi_register_slice" *) 
module processor_auto_pc_0_axi_register_slice_v2_1_21_axi_register_slice
   (s_ready_i_reg,
    s_ready_i_reg_0,
    si_rs_awvalid,
    m_valid_i_reg,
    si_rs_bready,
    si_rs_arvalid,
    m_valid_i_reg_0,
    si_rs_rready,
    axaddr_incr,
    Q,
    \m_payload_i_reg[3] ,
    \m_payload_i_reg[61] ,
    \m_payload_i_reg[7] ,
    O,
    \m_payload_i_reg[46] ,
    D,
    \axaddr_offset_r_reg[2] ,
    \axaddr_offset_r_reg[2]_0 ,
    \m_payload_i_reg[3]_0 ,
    shandshake,
    \m_payload_i_reg[46]_0 ,
    \wrap_second_len_r_reg[3] ,
    \axaddr_offset_r_reg[2]_1 ,
    \axaddr_offset_r_reg[2]_2 ,
    \m_payload_i_reg[3]_1 ,
    s_ready_i_reg_1,
    \m_payload_i_reg[0] ,
    \m_payload_i_reg[6] ,
    \m_payload_i_reg[0]_0 ,
    \m_payload_i_reg[6]_0 ,
    \m_payload_i_reg[13] ,
    \m_payload_i_reg[46]_1 ,
    aclk,
    aresetn,
    b_push,
    s_axi_awvalid,
    s_axi_rready,
    m_valid_i_reg_1,
    si_rs_bvalid,
    s_axi_bready,
    s_ready_i_reg_2,
    s_axi_arvalid,
    S,
    \axaddr_incr_reg[3] ,
    \axaddr_offset_r_reg[1] ,
    axaddr_offset,
    \wrap_second_len_r_reg[3]_0 ,
    \wrap_second_len_r_reg[3]_1 ,
    \axaddr_offset_r_reg[2]_3 ,
    \axaddr_offset_r_reg[1]_0 ,
    axaddr_offset_0,
    \wrap_second_len_r_reg[3]_2 ,
    \axaddr_offset_r_reg[2]_4 ,
    s_axi_awid,
    s_axi_awlen,
    s_axi_awburst,
    s_axi_awsize,
    s_axi_awprot,
    s_axi_awaddr,
    s_axi_arid,
    s_axi_arlen,
    s_axi_arburst,
    s_axi_arsize,
    s_axi_arprot,
    s_axi_araddr,
    out,
    \skid_buffer_reg[1] ,
    \skid_buffer_reg[46] ,
    \skid_buffer_reg[33] ,
    E,
    \m_payload_i_reg[0]_1 );
  output s_ready_i_reg;
  output s_ready_i_reg_0;
  output si_rs_awvalid;
  output m_valid_i_reg;
  output si_rs_bready;
  output si_rs_arvalid;
  output m_valid_i_reg_0;
  output si_rs_rready;
  output [11:0]axaddr_incr;
  output [54:0]Q;
  output [3:0]\m_payload_i_reg[3] ;
  output [54:0]\m_payload_i_reg[61] ;
  output [3:0]\m_payload_i_reg[7] ;
  output [3:0]O;
  output \m_payload_i_reg[46] ;
  output [0:0]D;
  output [1:0]\axaddr_offset_r_reg[2] ;
  output \axaddr_offset_r_reg[2]_0 ;
  output \m_payload_i_reg[3]_0 ;
  output shandshake;
  output \m_payload_i_reg[46]_0 ;
  output [0:0]\wrap_second_len_r_reg[3] ;
  output [1:0]\axaddr_offset_r_reg[2]_1 ;
  output \axaddr_offset_r_reg[2]_2 ;
  output \m_payload_i_reg[3]_1 ;
  output s_ready_i_reg_1;
  output \m_payload_i_reg[0] ;
  output [6:0]\m_payload_i_reg[6] ;
  output \m_payload_i_reg[0]_0 ;
  output [6:0]\m_payload_i_reg[6]_0 ;
  output [13:0]\m_payload_i_reg[13] ;
  output [46:0]\m_payload_i_reg[46]_1 ;
  input aclk;
  input aresetn;
  input b_push;
  input s_axi_awvalid;
  input s_axi_rready;
  input m_valid_i_reg_1;
  input si_rs_bvalid;
  input s_axi_bready;
  input [1:0]s_ready_i_reg_2;
  input s_axi_arvalid;
  input [3:0]S;
  input [3:0]\axaddr_incr_reg[3] ;
  input \axaddr_offset_r_reg[1] ;
  input [1:0]axaddr_offset;
  input [0:0]\wrap_second_len_r_reg[3]_0 ;
  input [1:0]\wrap_second_len_r_reg[3]_1 ;
  input [1:0]\axaddr_offset_r_reg[2]_3 ;
  input \axaddr_offset_r_reg[1]_0 ;
  input [1:0]axaddr_offset_0;
  input [0:0]\wrap_second_len_r_reg[3]_2 ;
  input [1:0]\axaddr_offset_r_reg[2]_4 ;
  input [11:0]s_axi_awid;
  input [3:0]s_axi_awlen;
  input [1:0]s_axi_awburst;
  input [1:0]s_axi_awsize;
  input [2:0]s_axi_awprot;
  input [31:0]s_axi_awaddr;
  input [11:0]s_axi_arid;
  input [3:0]s_axi_arlen;
  input [1:0]s_axi_arburst;
  input [1:0]s_axi_arsize;
  input [2:0]s_axi_arprot;
  input [31:0]s_axi_araddr;
  input [11:0]out;
  input [1:0]\skid_buffer_reg[1] ;
  input [12:0]\skid_buffer_reg[46] ;
  input [33:0]\skid_buffer_reg[33] ;
  input [0:0]E;
  input [0:0]\m_payload_i_reg[0]_1 ;

  wire [0:0]D;
  wire [0:0]E;
  wire [3:0]O;
  wire [54:0]Q;
  wire [3:0]S;
  wire aclk;
  wire \ar.ar_pipe_n_2 ;
  wire aresetn;
  wire \aw.aw_pipe_n_1 ;
  wire \aw.aw_pipe_n_84 ;
  wire [11:0]axaddr_incr;
  wire [3:0]\axaddr_incr_reg[3] ;
  wire [1:0]axaddr_offset;
  wire [1:0]axaddr_offset_0;
  wire \axaddr_offset_r_reg[1] ;
  wire \axaddr_offset_r_reg[1]_0 ;
  wire [1:0]\axaddr_offset_r_reg[2] ;
  wire \axaddr_offset_r_reg[2]_0 ;
  wire [1:0]\axaddr_offset_r_reg[2]_1 ;
  wire \axaddr_offset_r_reg[2]_2 ;
  wire [1:0]\axaddr_offset_r_reg[2]_3 ;
  wire [1:0]\axaddr_offset_r_reg[2]_4 ;
  wire b_push;
  wire \m_payload_i_reg[0] ;
  wire \m_payload_i_reg[0]_0 ;
  wire [0:0]\m_payload_i_reg[0]_1 ;
  wire [13:0]\m_payload_i_reg[13] ;
  wire [3:0]\m_payload_i_reg[3] ;
  wire \m_payload_i_reg[3]_0 ;
  wire \m_payload_i_reg[3]_1 ;
  wire \m_payload_i_reg[46] ;
  wire \m_payload_i_reg[46]_0 ;
  wire [46:0]\m_payload_i_reg[46]_1 ;
  wire [54:0]\m_payload_i_reg[61] ;
  wire [6:0]\m_payload_i_reg[6] ;
  wire [6:0]\m_payload_i_reg[6]_0 ;
  wire [3:0]\m_payload_i_reg[7] ;
  wire m_valid_i_reg;
  wire m_valid_i_reg_0;
  wire m_valid_i_reg_1;
  wire [11:0]out;
  wire [31:0]s_axi_araddr;
  wire [1:0]s_axi_arburst;
  wire [11:0]s_axi_arid;
  wire [3:0]s_axi_arlen;
  wire [2:0]s_axi_arprot;
  wire [1:0]s_axi_arsize;
  wire s_axi_arvalid;
  wire [31:0]s_axi_awaddr;
  wire [1:0]s_axi_awburst;
  wire [11:0]s_axi_awid;
  wire [3:0]s_axi_awlen;
  wire [2:0]s_axi_awprot;
  wire [1:0]s_axi_awsize;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_rready;
  wire s_ready_i_reg;
  wire s_ready_i_reg_0;
  wire s_ready_i_reg_1;
  wire [1:0]s_ready_i_reg_2;
  wire shandshake;
  wire si_rs_arvalid;
  wire si_rs_awvalid;
  wire si_rs_bready;
  wire si_rs_bvalid;
  wire si_rs_rready;
  wire [1:0]\skid_buffer_reg[1] ;
  wire [33:0]\skid_buffer_reg[33] ;
  wire [12:0]\skid_buffer_reg[46] ;
  wire [0:0]\wrap_second_len_r_reg[3] ;
  wire [0:0]\wrap_second_len_r_reg[3]_0 ;
  wire [1:0]\wrap_second_len_r_reg[3]_1 ;
  wire [0:0]\wrap_second_len_r_reg[3]_2 ;

  processor_auto_pc_0_axi_register_slice_v2_1_21_axic_register_slice \ar.ar_pipe 
       (.O(O),
        .Q(\m_payload_i_reg[61] ),
        .aclk(aclk),
        .\aresetn_d_reg[1]_inv_0 (\ar.ar_pipe_n_2 ),
        .\aresetn_d_reg[1]_inv_1 (\aw.aw_pipe_n_84 ),
        .\axaddr_incr_reg[3] (\axaddr_incr_reg[3] ),
        .axaddr_offset_0(axaddr_offset_0),
        .\axaddr_offset_r_reg[1] (\axaddr_offset_r_reg[1]_0 ),
        .\axaddr_offset_r_reg[2] (\axaddr_offset_r_reg[2]_1 ),
        .\axaddr_offset_r_reg[2]_0 (\axaddr_offset_r_reg[2]_2 ),
        .\axaddr_offset_r_reg[2]_1 (\axaddr_offset_r_reg[2]_4 ),
        .\m_payload_i_reg[0]_0 (\m_payload_i_reg[0]_0 ),
        .\m_payload_i_reg[0]_1 (\m_payload_i_reg[0]_1 ),
        .\m_payload_i_reg[3]_0 (\m_payload_i_reg[3] ),
        .\m_payload_i_reg[3]_1 (\m_payload_i_reg[3]_1 ),
        .\m_payload_i_reg[46]_0 (\m_payload_i_reg[46]_0 ),
        .\m_payload_i_reg[6]_0 (\m_payload_i_reg[6]_0 ),
        .\m_payload_i_reg[7]_0 (\m_payload_i_reg[7] ),
        .m_valid_i_reg_0(si_rs_arvalid),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_arburst(s_axi_arburst),
        .s_axi_arid(s_axi_arid),
        .s_axi_arlen(s_axi_arlen),
        .s_axi_arprot(s_axi_arprot),
        .s_axi_arsize(s_axi_arsize),
        .s_axi_arvalid(s_axi_arvalid),
        .s_ready_i_reg_0(s_ready_i_reg_0),
        .s_ready_i_reg_1(\aw.aw_pipe_n_1 ),
        .s_ready_i_reg_2(s_ready_i_reg_2),
        .\wrap_second_len_r_reg[3] (\wrap_second_len_r_reg[3] ),
        .\wrap_second_len_r_reg[3]_0 (\wrap_second_len_r_reg[3]_2 ));
  processor_auto_pc_0_axi_register_slice_v2_1_21_axic_register_slice_0 \aw.aw_pipe 
       (.D(D),
        .E(E),
        .Q(Q),
        .S(S),
        .aclk(aclk),
        .aresetn(aresetn),
        .\aresetn_d_reg[0]_0 (\aw.aw_pipe_n_1 ),
        .\aresetn_d_reg[0]_1 (\aw.aw_pipe_n_84 ),
        .axaddr_incr(axaddr_incr),
        .axaddr_offset(axaddr_offset),
        .\axaddr_offset_r_reg[1] (\axaddr_offset_r_reg[1] ),
        .\axaddr_offset_r_reg[2] (\axaddr_offset_r_reg[2] ),
        .\axaddr_offset_r_reg[2]_0 (\axaddr_offset_r_reg[2]_0 ),
        .\axaddr_offset_r_reg[2]_1 (\axaddr_offset_r_reg[2]_3 ),
        .b_push(b_push),
        .\m_payload_i_reg[0]_0 (\m_payload_i_reg[0] ),
        .\m_payload_i_reg[3]_0 (\m_payload_i_reg[3]_0 ),
        .\m_payload_i_reg[46]_0 (\m_payload_i_reg[46] ),
        .\m_payload_i_reg[6]_0 (\m_payload_i_reg[6] ),
        .m_valid_i_reg_0(si_rs_awvalid),
        .m_valid_i_reg_1(\ar.ar_pipe_n_2 ),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awburst(s_axi_awburst),
        .s_axi_awid(s_axi_awid),
        .s_axi_awlen(s_axi_awlen),
        .s_axi_awprot(s_axi_awprot),
        .s_axi_awsize(s_axi_awsize),
        .s_axi_awvalid(s_axi_awvalid),
        .s_ready_i_reg_0(s_ready_i_reg),
        .\wrap_second_len_r_reg[3] (\wrap_second_len_r_reg[3]_0 ),
        .\wrap_second_len_r_reg[3]_0 (\wrap_second_len_r_reg[3]_1 ));
  processor_auto_pc_0_axi_register_slice_v2_1_21_axic_register_slice__parameterized1 \b.b_pipe 
       (.aclk(aclk),
        .\m_payload_i_reg[13]_0 (\m_payload_i_reg[13] ),
        .m_valid_i_reg_0(m_valid_i_reg),
        .m_valid_i_reg_1(\ar.ar_pipe_n_2 ),
        .out(out),
        .s_axi_bready(s_axi_bready),
        .s_ready_i_reg_0(si_rs_bready),
        .s_ready_i_reg_1(\aw.aw_pipe_n_1 ),
        .shandshake(shandshake),
        .si_rs_bvalid(si_rs_bvalid),
        .\skid_buffer_reg[1]_0 (\skid_buffer_reg[1] ));
  processor_auto_pc_0_axi_register_slice_v2_1_21_axic_register_slice__parameterized2 \r.r_pipe 
       (.aclk(aclk),
        .\m_payload_i_reg[46]_0 (\m_payload_i_reg[46]_1 ),
        .m_valid_i_reg_0(m_valid_i_reg_0),
        .m_valid_i_reg_1(\ar.ar_pipe_n_2 ),
        .m_valid_i_reg_2(m_valid_i_reg_1),
        .s_axi_rready(s_axi_rready),
        .s_ready_i_reg_0(si_rs_rready),
        .s_ready_i_reg_1(s_ready_i_reg_1),
        .s_ready_i_reg_2(\aw.aw_pipe_n_1 ),
        .\skid_buffer_reg[33]_0 (\skid_buffer_reg[33] ),
        .\skid_buffer_reg[46]_0 (\skid_buffer_reg[46] ));
endmodule

(* ORIG_REF_NAME = "axi_register_slice_v2_1_21_axic_register_slice" *) 
module processor_auto_pc_0_axi_register_slice_v2_1_21_axic_register_slice
   (s_ready_i_reg_0,
    m_valid_i_reg_0,
    \aresetn_d_reg[1]_inv_0 ,
    \m_payload_i_reg[3]_0 ,
    Q,
    \m_payload_i_reg[7]_0 ,
    O,
    \m_payload_i_reg[46]_0 ,
    \wrap_second_len_r_reg[3] ,
    \axaddr_offset_r_reg[2] ,
    \axaddr_offset_r_reg[2]_0 ,
    \m_payload_i_reg[3]_1 ,
    \m_payload_i_reg[0]_0 ,
    \m_payload_i_reg[6]_0 ,
    s_ready_i_reg_1,
    aclk,
    \aresetn_d_reg[1]_inv_1 ,
    s_ready_i_reg_2,
    s_axi_arvalid,
    \axaddr_incr_reg[3] ,
    \axaddr_offset_r_reg[1] ,
    axaddr_offset_0,
    \wrap_second_len_r_reg[3]_0 ,
    \axaddr_offset_r_reg[2]_1 ,
    s_axi_arid,
    s_axi_arlen,
    s_axi_arburst,
    s_axi_arsize,
    s_axi_arprot,
    s_axi_araddr,
    \m_payload_i_reg[0]_1 );
  output s_ready_i_reg_0;
  output m_valid_i_reg_0;
  output \aresetn_d_reg[1]_inv_0 ;
  output [3:0]\m_payload_i_reg[3]_0 ;
  output [54:0]Q;
  output [3:0]\m_payload_i_reg[7]_0 ;
  output [3:0]O;
  output \m_payload_i_reg[46]_0 ;
  output [0:0]\wrap_second_len_r_reg[3] ;
  output [1:0]\axaddr_offset_r_reg[2] ;
  output \axaddr_offset_r_reg[2]_0 ;
  output \m_payload_i_reg[3]_1 ;
  output \m_payload_i_reg[0]_0 ;
  output [6:0]\m_payload_i_reg[6]_0 ;
  input s_ready_i_reg_1;
  input aclk;
  input \aresetn_d_reg[1]_inv_1 ;
  input [1:0]s_ready_i_reg_2;
  input s_axi_arvalid;
  input [3:0]\axaddr_incr_reg[3] ;
  input \axaddr_offset_r_reg[1] ;
  input [1:0]axaddr_offset_0;
  input [0:0]\wrap_second_len_r_reg[3]_0 ;
  input [1:0]\axaddr_offset_r_reg[2]_1 ;
  input [11:0]s_axi_arid;
  input [3:0]s_axi_arlen;
  input [1:0]s_axi_arburst;
  input [1:0]s_axi_arsize;
  input [2:0]s_axi_arprot;
  input [31:0]s_axi_araddr;
  input [0:0]\m_payload_i_reg[0]_1 ;

  wire [3:0]O;
  wire [54:0]Q;
  wire aclk;
  wire \aresetn_d_reg[1]_inv_0 ;
  wire \aresetn_d_reg[1]_inv_1 ;
  wire \axaddr_incr[3]_i_4__0_n_0 ;
  wire \axaddr_incr[3]_i_5__0_n_0 ;
  wire \axaddr_incr[3]_i_6__0_n_0 ;
  wire \axaddr_incr_reg[11]_i_3__0_n_1 ;
  wire \axaddr_incr_reg[11]_i_3__0_n_2 ;
  wire \axaddr_incr_reg[11]_i_3__0_n_3 ;
  wire [3:0]\axaddr_incr_reg[3] ;
  wire \axaddr_incr_reg[3]_i_2__0_n_0 ;
  wire \axaddr_incr_reg[3]_i_2__0_n_1 ;
  wire \axaddr_incr_reg[3]_i_2__0_n_2 ;
  wire \axaddr_incr_reg[3]_i_2__0_n_3 ;
  wire \axaddr_incr_reg[7]_i_2__0_n_0 ;
  wire \axaddr_incr_reg[7]_i_2__0_n_1 ;
  wire \axaddr_incr_reg[7]_i_2__0_n_2 ;
  wire \axaddr_incr_reg[7]_i_2__0_n_3 ;
  wire [1:0]axaddr_offset_0;
  wire \axaddr_offset_r[1]_i_2__0_n_0 ;
  wire \axaddr_offset_r[2]_i_2__0_n_0 ;
  wire \axaddr_offset_r[2]_i_3__0_n_0 ;
  wire \axaddr_offset_r_reg[1] ;
  wire [1:0]\axaddr_offset_r_reg[2] ;
  wire \axaddr_offset_r_reg[2]_0 ;
  wire [1:0]\axaddr_offset_r_reg[2]_1 ;
  wire \m_payload_i[0]_i_1__0_n_0 ;
  wire \m_payload_i[10]_i_1__0_n_0 ;
  wire \m_payload_i[11]_i_1__0_n_0 ;
  wire \m_payload_i[12]_i_1__0_n_0 ;
  wire \m_payload_i[13]_i_1__1_n_0 ;
  wire \m_payload_i[14]_i_1__0_n_0 ;
  wire \m_payload_i[15]_i_1__0_n_0 ;
  wire \m_payload_i[16]_i_1__0_n_0 ;
  wire \m_payload_i[17]_i_1__0_n_0 ;
  wire \m_payload_i[18]_i_1__0_n_0 ;
  wire \m_payload_i[19]_i_1__0_n_0 ;
  wire \m_payload_i[1]_i_1__0_n_0 ;
  wire \m_payload_i[20]_i_1__0_n_0 ;
  wire \m_payload_i[21]_i_1__0_n_0 ;
  wire \m_payload_i[22]_i_1__0_n_0 ;
  wire \m_payload_i[23]_i_1__0_n_0 ;
  wire \m_payload_i[24]_i_1__0_n_0 ;
  wire \m_payload_i[25]_i_1__0_n_0 ;
  wire \m_payload_i[26]_i_1__0_n_0 ;
  wire \m_payload_i[27]_i_1__0_n_0 ;
  wire \m_payload_i[28]_i_1__0_n_0 ;
  wire \m_payload_i[29]_i_1__0_n_0 ;
  wire \m_payload_i[2]_i_1__0_n_0 ;
  wire \m_payload_i[30]_i_1__0_n_0 ;
  wire \m_payload_i[31]_i_2__0_n_0 ;
  wire \m_payload_i[32]_i_1__0_n_0 ;
  wire \m_payload_i[33]_i_1__0_n_0 ;
  wire \m_payload_i[34]_i_1__0_n_0 ;
  wire \m_payload_i[35]_i_1__0_n_0 ;
  wire \m_payload_i[36]_i_1__0_n_0 ;
  wire \m_payload_i[38]_i_1__0_n_0 ;
  wire \m_payload_i[39]_i_1__0_n_0 ;
  wire \m_payload_i[3]_i_1__0_n_0 ;
  wire \m_payload_i[44]_i_1__0_n_0 ;
  wire \m_payload_i[45]_i_1__0_n_0 ;
  wire \m_payload_i[46]_i_1__1_n_0 ;
  wire \m_payload_i[47]_i_1__0_n_0 ;
  wire \m_payload_i[4]_i_1__0_n_0 ;
  wire \m_payload_i[50]_i_1__0_n_0 ;
  wire \m_payload_i[51]_i_1__0_n_0 ;
  wire \m_payload_i[52]_i_1__0_n_0 ;
  wire \m_payload_i[53]_i_1__0_n_0 ;
  wire \m_payload_i[54]_i_1__0_n_0 ;
  wire \m_payload_i[55]_i_1__0_n_0 ;
  wire \m_payload_i[56]_i_1__0_n_0 ;
  wire \m_payload_i[57]_i_1__0_n_0 ;
  wire \m_payload_i[58]_i_1__0_n_0 ;
  wire \m_payload_i[59]_i_1__0_n_0 ;
  wire \m_payload_i[5]_i_1__0_n_0 ;
  wire \m_payload_i[60]_i_1__0_n_0 ;
  wire \m_payload_i[61]_i_1__0_n_0 ;
  wire \m_payload_i[6]_i_1__0_n_0 ;
  wire \m_payload_i[7]_i_1__0_n_0 ;
  wire \m_payload_i[8]_i_1__0_n_0 ;
  wire \m_payload_i[9]_i_1__0_n_0 ;
  wire \m_payload_i_reg[0]_0 ;
  wire [0:0]\m_payload_i_reg[0]_1 ;
  wire [3:0]\m_payload_i_reg[3]_0 ;
  wire \m_payload_i_reg[3]_1 ;
  wire \m_payload_i_reg[46]_0 ;
  wire [6:0]\m_payload_i_reg[6]_0 ;
  wire [3:0]\m_payload_i_reg[7]_0 ;
  wire m_valid_i_i_1__2_n_0;
  wire m_valid_i_reg_0;
  wire [31:0]s_axi_araddr;
  wire [1:0]s_axi_arburst;
  wire [11:0]s_axi_arid;
  wire [3:0]s_axi_arlen;
  wire [2:0]s_axi_arprot;
  wire [1:0]s_axi_arsize;
  wire s_axi_arvalid;
  wire s_ready_i0;
  wire s_ready_i_reg_0;
  wire s_ready_i_reg_1;
  wire [1:0]s_ready_i_reg_2;
  wire \skid_buffer_reg_n_0_[0] ;
  wire \skid_buffer_reg_n_0_[10] ;
  wire \skid_buffer_reg_n_0_[11] ;
  wire \skid_buffer_reg_n_0_[12] ;
  wire \skid_buffer_reg_n_0_[13] ;
  wire \skid_buffer_reg_n_0_[14] ;
  wire \skid_buffer_reg_n_0_[15] ;
  wire \skid_buffer_reg_n_0_[16] ;
  wire \skid_buffer_reg_n_0_[17] ;
  wire \skid_buffer_reg_n_0_[18] ;
  wire \skid_buffer_reg_n_0_[19] ;
  wire \skid_buffer_reg_n_0_[1] ;
  wire \skid_buffer_reg_n_0_[20] ;
  wire \skid_buffer_reg_n_0_[21] ;
  wire \skid_buffer_reg_n_0_[22] ;
  wire \skid_buffer_reg_n_0_[23] ;
  wire \skid_buffer_reg_n_0_[24] ;
  wire \skid_buffer_reg_n_0_[25] ;
  wire \skid_buffer_reg_n_0_[26] ;
  wire \skid_buffer_reg_n_0_[27] ;
  wire \skid_buffer_reg_n_0_[28] ;
  wire \skid_buffer_reg_n_0_[29] ;
  wire \skid_buffer_reg_n_0_[2] ;
  wire \skid_buffer_reg_n_0_[30] ;
  wire \skid_buffer_reg_n_0_[31] ;
  wire \skid_buffer_reg_n_0_[32] ;
  wire \skid_buffer_reg_n_0_[33] ;
  wire \skid_buffer_reg_n_0_[34] ;
  wire \skid_buffer_reg_n_0_[35] ;
  wire \skid_buffer_reg_n_0_[36] ;
  wire \skid_buffer_reg_n_0_[38] ;
  wire \skid_buffer_reg_n_0_[39] ;
  wire \skid_buffer_reg_n_0_[3] ;
  wire \skid_buffer_reg_n_0_[44] ;
  wire \skid_buffer_reg_n_0_[45] ;
  wire \skid_buffer_reg_n_0_[46] ;
  wire \skid_buffer_reg_n_0_[47] ;
  wire \skid_buffer_reg_n_0_[4] ;
  wire \skid_buffer_reg_n_0_[50] ;
  wire \skid_buffer_reg_n_0_[51] ;
  wire \skid_buffer_reg_n_0_[52] ;
  wire \skid_buffer_reg_n_0_[53] ;
  wire \skid_buffer_reg_n_0_[54] ;
  wire \skid_buffer_reg_n_0_[55] ;
  wire \skid_buffer_reg_n_0_[56] ;
  wire \skid_buffer_reg_n_0_[57] ;
  wire \skid_buffer_reg_n_0_[58] ;
  wire \skid_buffer_reg_n_0_[59] ;
  wire \skid_buffer_reg_n_0_[5] ;
  wire \skid_buffer_reg_n_0_[60] ;
  wire \skid_buffer_reg_n_0_[61] ;
  wire \skid_buffer_reg_n_0_[6] ;
  wire \skid_buffer_reg_n_0_[7] ;
  wire \skid_buffer_reg_n_0_[8] ;
  wire \skid_buffer_reg_n_0_[9] ;
  wire \wrap_boundary_axaddr_r[3]_i_2__0_n_0 ;
  wire \wrap_second_len_r[3]_i_2__0_n_0 ;
  wire [0:0]\wrap_second_len_r_reg[3] ;
  wire [0:0]\wrap_second_len_r_reg[3]_0 ;
  wire [3:3]\NLW_axaddr_incr_reg[11]_i_3__0_CO_UNCONNECTED ;

  FDRE #(
    .INIT(1'b1)) 
    \aresetn_d_reg[1]_inv 
       (.C(aclk),
        .CE(1'b1),
        .D(\aresetn_d_reg[1]_inv_1 ),
        .Q(\aresetn_d_reg[1]_inv_0 ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h2A)) 
    \axaddr_incr[3]_i_4__0 
       (.I0(Q[2]),
        .I1(Q[36]),
        .I2(Q[35]),
        .O(\axaddr_incr[3]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \axaddr_incr[3]_i_5__0 
       (.I0(Q[1]),
        .I1(Q[36]),
        .O(\axaddr_incr[3]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \axaddr_incr[3]_i_6__0 
       (.I0(Q[0]),
        .I1(Q[36]),
        .I2(Q[35]),
        .O(\axaddr_incr[3]_i_6__0_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \axaddr_incr_reg[11]_i_3__0 
       (.CI(\axaddr_incr_reg[7]_i_2__0_n_0 ),
        .CO({\NLW_axaddr_incr_reg[11]_i_3__0_CO_UNCONNECTED [3],\axaddr_incr_reg[11]_i_3__0_n_1 ,\axaddr_incr_reg[11]_i_3__0_n_2 ,\axaddr_incr_reg[11]_i_3__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(O),
        .S(Q[11:8]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \axaddr_incr_reg[3]_i_2__0 
       (.CI(1'b0),
        .CO({\axaddr_incr_reg[3]_i_2__0_n_0 ,\axaddr_incr_reg[3]_i_2__0_n_1 ,\axaddr_incr_reg[3]_i_2__0_n_2 ,\axaddr_incr_reg[3]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({Q[3],\axaddr_incr[3]_i_4__0_n_0 ,\axaddr_incr[3]_i_5__0_n_0 ,\axaddr_incr[3]_i_6__0_n_0 }),
        .O(\m_payload_i_reg[3]_0 ),
        .S(\axaddr_incr_reg[3] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \axaddr_incr_reg[7]_i_2__0 
       (.CI(\axaddr_incr_reg[3]_i_2__0_n_0 ),
        .CO({\axaddr_incr_reg[7]_i_2__0_n_0 ,\axaddr_incr_reg[7]_i_2__0_n_1 ,\axaddr_incr_reg[7]_i_2__0_n_2 ,\axaddr_incr_reg[7]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\m_payload_i_reg[7]_0 ),
        .S(Q[7:4]));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \axaddr_offset_r[0]_i_2__0 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[35]),
        .I3(Q[3]),
        .I4(Q[36]),
        .I5(Q[1]),
        .O(\m_payload_i_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hF0AA00AAC0AAC0AA)) 
    \axaddr_offset_r[1]_i_1__0 
       (.I0(\axaddr_offset_r_reg[2]_1 [0]),
        .I1(\axaddr_offset_r[1]_i_2__0_n_0 ),
        .I2(Q[40]),
        .I3(\axaddr_offset_r_reg[1] ),
        .I4(\axaddr_offset_r[2]_i_2__0_n_0 ),
        .I5(Q[35]),
        .O(\axaddr_offset_r_reg[2] [0]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_offset_r[1]_i_2__0 
       (.I0(Q[3]),
        .I1(Q[36]),
        .I2(Q[1]),
        .O(\axaddr_offset_r[1]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hEE22E2E222222222)) 
    \axaddr_offset_r[2]_i_1__0 
       (.I0(\axaddr_offset_r_reg[2]_1 [1]),
        .I1(\axaddr_offset_r_reg[1] ),
        .I2(\axaddr_offset_r[2]_i_2__0_n_0 ),
        .I3(\axaddr_offset_r[2]_i_3__0_n_0 ),
        .I4(Q[35]),
        .I5(Q[41]),
        .O(\axaddr_offset_r_reg[2] [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_offset_r[2]_i_2__0 
       (.I0(Q[4]),
        .I1(Q[36]),
        .I2(Q[2]),
        .O(\axaddr_offset_r[2]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_offset_r[2]_i_3__0 
       (.I0(Q[5]),
        .I1(Q[36]),
        .I2(Q[3]),
        .O(\axaddr_offset_r[2]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFCC00CCF0AAF0AA)) 
    \axaddr_offset_r[3]_i_2__0 
       (.I0(Q[3]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[35]),
        .I4(Q[6]),
        .I5(Q[36]),
        .O(\m_payload_i_reg[3]_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[0]_i_1__0 
       (.I0(s_axi_araddr[0]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[0] ),
        .O(\m_payload_i[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[10]_i_1__0 
       (.I0(s_axi_araddr[10]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[10] ),
        .O(\m_payload_i[10]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[11]_i_1__0 
       (.I0(s_axi_araddr[11]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[11] ),
        .O(\m_payload_i[11]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[12]_i_1__0 
       (.I0(s_axi_araddr[12]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[12] ),
        .O(\m_payload_i[12]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[13]_i_1__1 
       (.I0(s_axi_araddr[13]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[13] ),
        .O(\m_payload_i[13]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[14]_i_1__0 
       (.I0(s_axi_araddr[14]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[14] ),
        .O(\m_payload_i[14]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[15]_i_1__0 
       (.I0(s_axi_araddr[15]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[15] ),
        .O(\m_payload_i[15]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[16]_i_1__0 
       (.I0(s_axi_araddr[16]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[16] ),
        .O(\m_payload_i[16]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[17]_i_1__0 
       (.I0(s_axi_araddr[17]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[17] ),
        .O(\m_payload_i[17]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[18]_i_1__0 
       (.I0(s_axi_araddr[18]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[18] ),
        .O(\m_payload_i[18]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[19]_i_1__0 
       (.I0(s_axi_araddr[19]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[19] ),
        .O(\m_payload_i[19]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[1]_i_1__0 
       (.I0(s_axi_araddr[1]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[1] ),
        .O(\m_payload_i[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[20]_i_1__0 
       (.I0(s_axi_araddr[20]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[20] ),
        .O(\m_payload_i[20]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[21]_i_1__0 
       (.I0(s_axi_araddr[21]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[21] ),
        .O(\m_payload_i[21]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[22]_i_1__0 
       (.I0(s_axi_araddr[22]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[22] ),
        .O(\m_payload_i[22]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[23]_i_1__0 
       (.I0(s_axi_araddr[23]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[23] ),
        .O(\m_payload_i[23]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[24]_i_1__0 
       (.I0(s_axi_araddr[24]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[24] ),
        .O(\m_payload_i[24]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[25]_i_1__0 
       (.I0(s_axi_araddr[25]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[25] ),
        .O(\m_payload_i[25]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[26]_i_1__0 
       (.I0(s_axi_araddr[26]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[26] ),
        .O(\m_payload_i[26]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[27]_i_1__0 
       (.I0(s_axi_araddr[27]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[27] ),
        .O(\m_payload_i[27]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[28]_i_1__0 
       (.I0(s_axi_araddr[28]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[28] ),
        .O(\m_payload_i[28]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[29]_i_1__0 
       (.I0(s_axi_araddr[29]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[29] ),
        .O(\m_payload_i[29]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[2]_i_1__0 
       (.I0(s_axi_araddr[2]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[2] ),
        .O(\m_payload_i[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[30]_i_1__0 
       (.I0(s_axi_araddr[30]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[30] ),
        .O(\m_payload_i[30]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[31]_i_2__0 
       (.I0(s_axi_araddr[31]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[31] ),
        .O(\m_payload_i[31]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[32]_i_1__0 
       (.I0(s_axi_arprot[0]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[32] ),
        .O(\m_payload_i[32]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[33]_i_1__0 
       (.I0(s_axi_arprot[1]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[33] ),
        .O(\m_payload_i[33]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[34]_i_1__0 
       (.I0(s_axi_arprot[2]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[34] ),
        .O(\m_payload_i[34]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[35]_i_1__0 
       (.I0(s_axi_arsize[0]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[35] ),
        .O(\m_payload_i[35]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[36]_i_1__0 
       (.I0(s_axi_arsize[1]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[36] ),
        .O(\m_payload_i[36]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[38]_i_1__0 
       (.I0(s_axi_arburst[0]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[38] ),
        .O(\m_payload_i[38]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[39]_i_1__0 
       (.I0(s_axi_arburst[1]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[39] ),
        .O(\m_payload_i[39]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[3]_i_1__0 
       (.I0(s_axi_araddr[3]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[3] ),
        .O(\m_payload_i[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[44]_i_1__0 
       (.I0(s_axi_arlen[0]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[44] ),
        .O(\m_payload_i[44]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[45]_i_1__0 
       (.I0(s_axi_arlen[1]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[45] ),
        .O(\m_payload_i[45]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[46]_i_1__1 
       (.I0(s_axi_arlen[2]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[46] ),
        .O(\m_payload_i[46]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[47]_i_1__0 
       (.I0(s_axi_arlen[3]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[47] ),
        .O(\m_payload_i[47]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[4]_i_1__0 
       (.I0(s_axi_araddr[4]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[4] ),
        .O(\m_payload_i[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[50]_i_1__0 
       (.I0(s_axi_arid[0]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[50] ),
        .O(\m_payload_i[50]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[51]_i_1__0 
       (.I0(s_axi_arid[1]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[51] ),
        .O(\m_payload_i[51]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[52]_i_1__0 
       (.I0(s_axi_arid[2]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[52] ),
        .O(\m_payload_i[52]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[53]_i_1__0 
       (.I0(s_axi_arid[3]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[53] ),
        .O(\m_payload_i[53]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[54]_i_1__0 
       (.I0(s_axi_arid[4]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[54] ),
        .O(\m_payload_i[54]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[55]_i_1__0 
       (.I0(s_axi_arid[5]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[55] ),
        .O(\m_payload_i[55]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[56]_i_1__0 
       (.I0(s_axi_arid[6]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[56] ),
        .O(\m_payload_i[56]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[57]_i_1__0 
       (.I0(s_axi_arid[7]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[57] ),
        .O(\m_payload_i[57]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[58]_i_1__0 
       (.I0(s_axi_arid[8]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[58] ),
        .O(\m_payload_i[58]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[59]_i_1__0 
       (.I0(s_axi_arid[9]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[59] ),
        .O(\m_payload_i[59]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[5]_i_1__0 
       (.I0(s_axi_araddr[5]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[5] ),
        .O(\m_payload_i[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[60]_i_1__0 
       (.I0(s_axi_arid[10]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[60] ),
        .O(\m_payload_i[60]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[61]_i_1__0 
       (.I0(s_axi_arid[11]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[61] ),
        .O(\m_payload_i[61]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[6]_i_1__0 
       (.I0(s_axi_araddr[6]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[6] ),
        .O(\m_payload_i[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[7]_i_1__0 
       (.I0(s_axi_araddr[7]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[7] ),
        .O(\m_payload_i[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[8]_i_1__0 
       (.I0(s_axi_araddr[8]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[8] ),
        .O(\m_payload_i[8]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[9]_i_1__0 
       (.I0(s_axi_araddr[9]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[9] ),
        .O(\m_payload_i[9]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[0] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_1 ),
        .D(\m_payload_i[0]_i_1__0_n_0 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[10] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_1 ),
        .D(\m_payload_i[10]_i_1__0_n_0 ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[11] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_1 ),
        .D(\m_payload_i[11]_i_1__0_n_0 ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[12] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_1 ),
        .D(\m_payload_i[12]_i_1__0_n_0 ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[13] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_1 ),
        .D(\m_payload_i[13]_i_1__1_n_0 ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[14] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_1 ),
        .D(\m_payload_i[14]_i_1__0_n_0 ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[15] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_1 ),
        .D(\m_payload_i[15]_i_1__0_n_0 ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[16] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_1 ),
        .D(\m_payload_i[16]_i_1__0_n_0 ),
        .Q(Q[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[17] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_1 ),
        .D(\m_payload_i[17]_i_1__0_n_0 ),
        .Q(Q[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[18] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_1 ),
        .D(\m_payload_i[18]_i_1__0_n_0 ),
        .Q(Q[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[19] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_1 ),
        .D(\m_payload_i[19]_i_1__0_n_0 ),
        .Q(Q[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[1] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_1 ),
        .D(\m_payload_i[1]_i_1__0_n_0 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[20] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_1 ),
        .D(\m_payload_i[20]_i_1__0_n_0 ),
        .Q(Q[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[21] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_1 ),
        .D(\m_payload_i[21]_i_1__0_n_0 ),
        .Q(Q[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[22] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_1 ),
        .D(\m_payload_i[22]_i_1__0_n_0 ),
        .Q(Q[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[23] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_1 ),
        .D(\m_payload_i[23]_i_1__0_n_0 ),
        .Q(Q[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[24] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_1 ),
        .D(\m_payload_i[24]_i_1__0_n_0 ),
        .Q(Q[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[25] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_1 ),
        .D(\m_payload_i[25]_i_1__0_n_0 ),
        .Q(Q[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[26] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_1 ),
        .D(\m_payload_i[26]_i_1__0_n_0 ),
        .Q(Q[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[27] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_1 ),
        .D(\m_payload_i[27]_i_1__0_n_0 ),
        .Q(Q[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[28] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_1 ),
        .D(\m_payload_i[28]_i_1__0_n_0 ),
        .Q(Q[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[29] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_1 ),
        .D(\m_payload_i[29]_i_1__0_n_0 ),
        .Q(Q[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[2] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_1 ),
        .D(\m_payload_i[2]_i_1__0_n_0 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[30] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_1 ),
        .D(\m_payload_i[30]_i_1__0_n_0 ),
        .Q(Q[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[31] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_1 ),
        .D(\m_payload_i[31]_i_2__0_n_0 ),
        .Q(Q[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[32] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_1 ),
        .D(\m_payload_i[32]_i_1__0_n_0 ),
        .Q(Q[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[33] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_1 ),
        .D(\m_payload_i[33]_i_1__0_n_0 ),
        .Q(Q[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[34] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_1 ),
        .D(\m_payload_i[34]_i_1__0_n_0 ),
        .Q(Q[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[35] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_1 ),
        .D(\m_payload_i[35]_i_1__0_n_0 ),
        .Q(Q[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[36] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_1 ),
        .D(\m_payload_i[36]_i_1__0_n_0 ),
        .Q(Q[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[38] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_1 ),
        .D(\m_payload_i[38]_i_1__0_n_0 ),
        .Q(Q[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[39] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_1 ),
        .D(\m_payload_i[39]_i_1__0_n_0 ),
        .Q(Q[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[3] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_1 ),
        .D(\m_payload_i[3]_i_1__0_n_0 ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[44] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_1 ),
        .D(\m_payload_i[44]_i_1__0_n_0 ),
        .Q(Q[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[45] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_1 ),
        .D(\m_payload_i[45]_i_1__0_n_0 ),
        .Q(Q[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[46] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_1 ),
        .D(\m_payload_i[46]_i_1__1_n_0 ),
        .Q(Q[41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[47] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_1 ),
        .D(\m_payload_i[47]_i_1__0_n_0 ),
        .Q(Q[42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[4] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_1 ),
        .D(\m_payload_i[4]_i_1__0_n_0 ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[50] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_1 ),
        .D(\m_payload_i[50]_i_1__0_n_0 ),
        .Q(Q[43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[51] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_1 ),
        .D(\m_payload_i[51]_i_1__0_n_0 ),
        .Q(Q[44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[52] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_1 ),
        .D(\m_payload_i[52]_i_1__0_n_0 ),
        .Q(Q[45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[53] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_1 ),
        .D(\m_payload_i[53]_i_1__0_n_0 ),
        .Q(Q[46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[54] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_1 ),
        .D(\m_payload_i[54]_i_1__0_n_0 ),
        .Q(Q[47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[55] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_1 ),
        .D(\m_payload_i[55]_i_1__0_n_0 ),
        .Q(Q[48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[56] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_1 ),
        .D(\m_payload_i[56]_i_1__0_n_0 ),
        .Q(Q[49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[57] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_1 ),
        .D(\m_payload_i[57]_i_1__0_n_0 ),
        .Q(Q[50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[58] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_1 ),
        .D(\m_payload_i[58]_i_1__0_n_0 ),
        .Q(Q[51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[59] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_1 ),
        .D(\m_payload_i[59]_i_1__0_n_0 ),
        .Q(Q[52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[5] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_1 ),
        .D(\m_payload_i[5]_i_1__0_n_0 ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[60] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_1 ),
        .D(\m_payload_i[60]_i_1__0_n_0 ),
        .Q(Q[53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[61] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_1 ),
        .D(\m_payload_i[61]_i_1__0_n_0 ),
        .Q(Q[54]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[6] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_1 ),
        .D(\m_payload_i[6]_i_1__0_n_0 ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[7] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_1 ),
        .D(\m_payload_i[7]_i_1__0_n_0 ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[8] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_1 ),
        .D(\m_payload_i[8]_i_1__0_n_0 ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[9] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_1 ),
        .D(\m_payload_i[9]_i_1__0_n_0 ),
        .Q(Q[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFA8FFFF)) 
    m_valid_i_i_1__2
       (.I0(m_valid_i_reg_0),
        .I1(s_ready_i_reg_2[0]),
        .I2(s_ready_i_reg_2[1]),
        .I3(s_axi_arvalid),
        .I4(s_ready_i_reg_0),
        .O(m_valid_i_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_valid_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(m_valid_i_i_1__2_n_0),
        .Q(m_valid_i_reg_0),
        .R(\aresetn_d_reg[1]_inv_0 ));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    next_pending_r_i_3__0
       (.I0(\axaddr_offset_r_reg[1] ),
        .I1(Q[41]),
        .I2(Q[42]),
        .I3(Q[39]),
        .I4(Q[40]),
        .O(\m_payload_i_reg[46]_0 ));
  LUT5 #(
    .INIT(32'h4F4F4FFF)) 
    s_ready_i_i_1
       (.I0(s_axi_arvalid),
        .I1(s_ready_i_reg_0),
        .I2(m_valid_i_reg_0),
        .I3(s_ready_i_reg_2[0]),
        .I4(s_ready_i_reg_2[1]),
        .O(s_ready_i0));
  FDRE #(
    .INIT(1'b0)) 
    s_ready_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(s_ready_i0),
        .Q(s_ready_i_reg_0),
        .R(s_ready_i_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[0] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_araddr[0]),
        .Q(\skid_buffer_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[10] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_araddr[10]),
        .Q(\skid_buffer_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[11] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_araddr[11]),
        .Q(\skid_buffer_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[12] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_araddr[12]),
        .Q(\skid_buffer_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[13] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_araddr[13]),
        .Q(\skid_buffer_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[14] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_araddr[14]),
        .Q(\skid_buffer_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[15] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_araddr[15]),
        .Q(\skid_buffer_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[16] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_araddr[16]),
        .Q(\skid_buffer_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[17] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_araddr[17]),
        .Q(\skid_buffer_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[18] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_araddr[18]),
        .Q(\skid_buffer_reg_n_0_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[19] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_araddr[19]),
        .Q(\skid_buffer_reg_n_0_[19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_araddr[1]),
        .Q(\skid_buffer_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[20] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_araddr[20]),
        .Q(\skid_buffer_reg_n_0_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[21] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_araddr[21]),
        .Q(\skid_buffer_reg_n_0_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[22] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_araddr[22]),
        .Q(\skid_buffer_reg_n_0_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[23] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_araddr[23]),
        .Q(\skid_buffer_reg_n_0_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[24] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_araddr[24]),
        .Q(\skid_buffer_reg_n_0_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[25] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_araddr[25]),
        .Q(\skid_buffer_reg_n_0_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[26] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_araddr[26]),
        .Q(\skid_buffer_reg_n_0_[26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[27] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_araddr[27]),
        .Q(\skid_buffer_reg_n_0_[27] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[28] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_araddr[28]),
        .Q(\skid_buffer_reg_n_0_[28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[29] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_araddr[29]),
        .Q(\skid_buffer_reg_n_0_[29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[2] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_araddr[2]),
        .Q(\skid_buffer_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[30] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_araddr[30]),
        .Q(\skid_buffer_reg_n_0_[30] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[31] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_araddr[31]),
        .Q(\skid_buffer_reg_n_0_[31] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[32] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_arprot[0]),
        .Q(\skid_buffer_reg_n_0_[32] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[33] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_arprot[1]),
        .Q(\skid_buffer_reg_n_0_[33] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[34] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_arprot[2]),
        .Q(\skid_buffer_reg_n_0_[34] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[35] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_arsize[0]),
        .Q(\skid_buffer_reg_n_0_[35] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[36] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_arsize[1]),
        .Q(\skid_buffer_reg_n_0_[36] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[38] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_arburst[0]),
        .Q(\skid_buffer_reg_n_0_[38] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[39] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_arburst[1]),
        .Q(\skid_buffer_reg_n_0_[39] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[3] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_araddr[3]),
        .Q(\skid_buffer_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[44] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_arlen[0]),
        .Q(\skid_buffer_reg_n_0_[44] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[45] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_arlen[1]),
        .Q(\skid_buffer_reg_n_0_[45] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[46] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_arlen[2]),
        .Q(\skid_buffer_reg_n_0_[46] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[47] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_arlen[3]),
        .Q(\skid_buffer_reg_n_0_[47] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[4] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_araddr[4]),
        .Q(\skid_buffer_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[50] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_arid[0]),
        .Q(\skid_buffer_reg_n_0_[50] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[51] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_arid[1]),
        .Q(\skid_buffer_reg_n_0_[51] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[52] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_arid[2]),
        .Q(\skid_buffer_reg_n_0_[52] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[53] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_arid[3]),
        .Q(\skid_buffer_reg_n_0_[53] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[54] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_arid[4]),
        .Q(\skid_buffer_reg_n_0_[54] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[55] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_arid[5]),
        .Q(\skid_buffer_reg_n_0_[55] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[56] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_arid[6]),
        .Q(\skid_buffer_reg_n_0_[56] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[57] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_arid[7]),
        .Q(\skid_buffer_reg_n_0_[57] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[58] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_arid[8]),
        .Q(\skid_buffer_reg_n_0_[58] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[59] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_arid[9]),
        .Q(\skid_buffer_reg_n_0_[59] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[5] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_araddr[5]),
        .Q(\skid_buffer_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[60] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_arid[10]),
        .Q(\skid_buffer_reg_n_0_[60] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[61] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_arid[11]),
        .Q(\skid_buffer_reg_n_0_[61] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[6] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_araddr[6]),
        .Q(\skid_buffer_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[7] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_araddr[7]),
        .Q(\skid_buffer_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[8] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_araddr[8]),
        .Q(\skid_buffer_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[9] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_araddr[9]),
        .Q(\skid_buffer_reg_n_0_[9] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hAA8A)) 
    \wrap_boundary_axaddr_r[0]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[35]),
        .I2(Q[39]),
        .I3(Q[36]),
        .O(\m_payload_i_reg[6]_0 [0]));
  LUT5 #(
    .INIT(32'hFF470000)) 
    \wrap_boundary_axaddr_r[1]_i_1__0 
       (.I0(Q[39]),
        .I1(Q[35]),
        .I2(Q[40]),
        .I3(Q[36]),
        .I4(Q[1]),
        .O(\m_payload_i_reg[6]_0 [1]));
  LUT6 #(
    .INIT(64'hA0A002A2AAAA02A2)) 
    \wrap_boundary_axaddr_r[2]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[41]),
        .I2(Q[35]),
        .I3(Q[40]),
        .I4(Q[36]),
        .I5(Q[39]),
        .O(\m_payload_i_reg[6]_0 [2]));
  LUT6 #(
    .INIT(64'h4747000000FF0000)) 
    \wrap_boundary_axaddr_r[3]_i_1__0 
       (.I0(Q[39]),
        .I1(Q[35]),
        .I2(Q[40]),
        .I3(\wrap_boundary_axaddr_r[3]_i_2__0_n_0 ),
        .I4(Q[3]),
        .I5(Q[36]),
        .O(\m_payload_i_reg[6]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wrap_boundary_axaddr_r[3]_i_2__0 
       (.I0(Q[41]),
        .I1(Q[35]),
        .I2(Q[42]),
        .O(\wrap_boundary_axaddr_r[3]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h02220A2A82A28AAA)) 
    \wrap_boundary_axaddr_r[4]_i_1__0 
       (.I0(Q[4]),
        .I1(Q[36]),
        .I2(Q[35]),
        .I3(Q[42]),
        .I4(Q[41]),
        .I5(Q[40]),
        .O(\m_payload_i_reg[6]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'h47FF0000)) 
    \wrap_boundary_axaddr_r[5]_i_1__0 
       (.I0(Q[41]),
        .I1(Q[35]),
        .I2(Q[42]),
        .I3(Q[36]),
        .I4(Q[5]),
        .O(\m_payload_i_reg[6]_0 [5]));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \wrap_boundary_axaddr_r[6]_i_1__0 
       (.I0(Q[6]),
        .I1(Q[35]),
        .I2(Q[36]),
        .I3(Q[42]),
        .O(\m_payload_i_reg[6]_0 [6]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \wrap_second_len_r[0]_i_2__0 
       (.I0(\axaddr_offset_r_reg[2] [1]),
        .I1(\axaddr_offset_r_reg[2] [0]),
        .I2(axaddr_offset_0[0]),
        .I3(axaddr_offset_0[1]),
        .O(\axaddr_offset_r_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hAAA8FFFFAAA8AAA8)) 
    \wrap_second_len_r[3]_i_1__0 
       (.I0(\wrap_second_len_r[3]_i_2__0_n_0 ),
        .I1(axaddr_offset_0[0]),
        .I2(\axaddr_offset_r_reg[2] [0]),
        .I3(\axaddr_offset_r_reg[2] [1]),
        .I4(\axaddr_offset_r_reg[1] ),
        .I5(\wrap_second_len_r_reg[3]_0 ),
        .O(\wrap_second_len_r_reg[3] ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \wrap_second_len_r[3]_i_2__0 
       (.I0(Q[42]),
        .I1(s_ready_i_reg_2[1]),
        .I2(s_ready_i_reg_2[0]),
        .I3(m_valid_i_reg_0),
        .I4(\m_payload_i_reg[3]_1 ),
        .O(\wrap_second_len_r[3]_i_2__0_n_0 ));
endmodule

(* ORIG_REF_NAME = "axi_register_slice_v2_1_21_axic_register_slice" *) 
module processor_auto_pc_0_axi_register_slice_v2_1_21_axic_register_slice_0
   (s_ready_i_reg_0,
    \aresetn_d_reg[0]_0 ,
    m_valid_i_reg_0,
    axaddr_incr,
    Q,
    \m_payload_i_reg[46]_0 ,
    D,
    \axaddr_offset_r_reg[2] ,
    \axaddr_offset_r_reg[2]_0 ,
    \m_payload_i_reg[3]_0 ,
    \m_payload_i_reg[0]_0 ,
    \m_payload_i_reg[6]_0 ,
    \aresetn_d_reg[0]_1 ,
    aclk,
    m_valid_i_reg_1,
    aresetn,
    b_push,
    s_axi_awvalid,
    S,
    \axaddr_offset_r_reg[1] ,
    axaddr_offset,
    \wrap_second_len_r_reg[3] ,
    \wrap_second_len_r_reg[3]_0 ,
    \axaddr_offset_r_reg[2]_1 ,
    s_axi_awid,
    s_axi_awlen,
    s_axi_awburst,
    s_axi_awsize,
    s_axi_awprot,
    s_axi_awaddr,
    E);
  output s_ready_i_reg_0;
  output \aresetn_d_reg[0]_0 ;
  output m_valid_i_reg_0;
  output [11:0]axaddr_incr;
  output [54:0]Q;
  output \m_payload_i_reg[46]_0 ;
  output [0:0]D;
  output [1:0]\axaddr_offset_r_reg[2] ;
  output \axaddr_offset_r_reg[2]_0 ;
  output \m_payload_i_reg[3]_0 ;
  output \m_payload_i_reg[0]_0 ;
  output [6:0]\m_payload_i_reg[6]_0 ;
  output \aresetn_d_reg[0]_1 ;
  input aclk;
  input m_valid_i_reg_1;
  input aresetn;
  input b_push;
  input s_axi_awvalid;
  input [3:0]S;
  input \axaddr_offset_r_reg[1] ;
  input [1:0]axaddr_offset;
  input [0:0]\wrap_second_len_r_reg[3] ;
  input [1:0]\wrap_second_len_r_reg[3]_0 ;
  input [1:0]\axaddr_offset_r_reg[2]_1 ;
  input [11:0]s_axi_awid;
  input [3:0]s_axi_awlen;
  input [1:0]s_axi_awburst;
  input [1:0]s_axi_awsize;
  input [2:0]s_axi_awprot;
  input [31:0]s_axi_awaddr;
  input [0:0]E;

  wire [0:0]D;
  wire [0:0]E;
  wire [54:0]Q;
  wire [3:0]S;
  wire aclk;
  wire aresetn;
  wire \aresetn_d_reg[0]_0 ;
  wire \aresetn_d_reg[0]_1 ;
  wire \aresetn_d_reg_n_0_[0] ;
  wire [11:0]axaddr_incr;
  wire \axaddr_incr[3]_i_4_n_0 ;
  wire \axaddr_incr[3]_i_5_n_0 ;
  wire \axaddr_incr[3]_i_6_n_0 ;
  wire \axaddr_incr_reg[11]_i_3_n_1 ;
  wire \axaddr_incr_reg[11]_i_3_n_2 ;
  wire \axaddr_incr_reg[11]_i_3_n_3 ;
  wire \axaddr_incr_reg[3]_i_2_n_0 ;
  wire \axaddr_incr_reg[3]_i_2_n_1 ;
  wire \axaddr_incr_reg[3]_i_2_n_2 ;
  wire \axaddr_incr_reg[3]_i_2_n_3 ;
  wire \axaddr_incr_reg[7]_i_2_n_0 ;
  wire \axaddr_incr_reg[7]_i_2_n_1 ;
  wire \axaddr_incr_reg[7]_i_2_n_2 ;
  wire \axaddr_incr_reg[7]_i_2_n_3 ;
  wire [1:0]axaddr_offset;
  wire \axaddr_offset_r[1]_i_2_n_0 ;
  wire \axaddr_offset_r[2]_i_2_n_0 ;
  wire \axaddr_offset_r[2]_i_3_n_0 ;
  wire \axaddr_offset_r_reg[1] ;
  wire [1:0]\axaddr_offset_r_reg[2] ;
  wire \axaddr_offset_r_reg[2]_0 ;
  wire [1:0]\axaddr_offset_r_reg[2]_1 ;
  wire b_push;
  wire \m_payload_i_reg[0]_0 ;
  wire \m_payload_i_reg[3]_0 ;
  wire \m_payload_i_reg[46]_0 ;
  wire [6:0]\m_payload_i_reg[6]_0 ;
  wire m_valid_i_i_1__1_n_0;
  wire m_valid_i_reg_0;
  wire m_valid_i_reg_1;
  wire [31:0]s_axi_awaddr;
  wire [1:0]s_axi_awburst;
  wire [11:0]s_axi_awid;
  wire [3:0]s_axi_awlen;
  wire [2:0]s_axi_awprot;
  wire [1:0]s_axi_awsize;
  wire s_axi_awvalid;
  wire s_ready_i0;
  wire s_ready_i_reg_0;
  wire [61:0]skid_buffer;
  wire \skid_buffer_reg_n_0_[0] ;
  wire \skid_buffer_reg_n_0_[10] ;
  wire \skid_buffer_reg_n_0_[11] ;
  wire \skid_buffer_reg_n_0_[12] ;
  wire \skid_buffer_reg_n_0_[13] ;
  wire \skid_buffer_reg_n_0_[14] ;
  wire \skid_buffer_reg_n_0_[15] ;
  wire \skid_buffer_reg_n_0_[16] ;
  wire \skid_buffer_reg_n_0_[17] ;
  wire \skid_buffer_reg_n_0_[18] ;
  wire \skid_buffer_reg_n_0_[19] ;
  wire \skid_buffer_reg_n_0_[1] ;
  wire \skid_buffer_reg_n_0_[20] ;
  wire \skid_buffer_reg_n_0_[21] ;
  wire \skid_buffer_reg_n_0_[22] ;
  wire \skid_buffer_reg_n_0_[23] ;
  wire \skid_buffer_reg_n_0_[24] ;
  wire \skid_buffer_reg_n_0_[25] ;
  wire \skid_buffer_reg_n_0_[26] ;
  wire \skid_buffer_reg_n_0_[27] ;
  wire \skid_buffer_reg_n_0_[28] ;
  wire \skid_buffer_reg_n_0_[29] ;
  wire \skid_buffer_reg_n_0_[2] ;
  wire \skid_buffer_reg_n_0_[30] ;
  wire \skid_buffer_reg_n_0_[31] ;
  wire \skid_buffer_reg_n_0_[32] ;
  wire \skid_buffer_reg_n_0_[33] ;
  wire \skid_buffer_reg_n_0_[34] ;
  wire \skid_buffer_reg_n_0_[35] ;
  wire \skid_buffer_reg_n_0_[36] ;
  wire \skid_buffer_reg_n_0_[38] ;
  wire \skid_buffer_reg_n_0_[39] ;
  wire \skid_buffer_reg_n_0_[3] ;
  wire \skid_buffer_reg_n_0_[44] ;
  wire \skid_buffer_reg_n_0_[45] ;
  wire \skid_buffer_reg_n_0_[46] ;
  wire \skid_buffer_reg_n_0_[47] ;
  wire \skid_buffer_reg_n_0_[4] ;
  wire \skid_buffer_reg_n_0_[50] ;
  wire \skid_buffer_reg_n_0_[51] ;
  wire \skid_buffer_reg_n_0_[52] ;
  wire \skid_buffer_reg_n_0_[53] ;
  wire \skid_buffer_reg_n_0_[54] ;
  wire \skid_buffer_reg_n_0_[55] ;
  wire \skid_buffer_reg_n_0_[56] ;
  wire \skid_buffer_reg_n_0_[57] ;
  wire \skid_buffer_reg_n_0_[58] ;
  wire \skid_buffer_reg_n_0_[59] ;
  wire \skid_buffer_reg_n_0_[5] ;
  wire \skid_buffer_reg_n_0_[60] ;
  wire \skid_buffer_reg_n_0_[61] ;
  wire \skid_buffer_reg_n_0_[6] ;
  wire \skid_buffer_reg_n_0_[7] ;
  wire \skid_buffer_reg_n_0_[8] ;
  wire \skid_buffer_reg_n_0_[9] ;
  wire \wrap_boundary_axaddr_r[3]_i_2_n_0 ;
  wire \wrap_second_len_r[3]_i_2_n_0 ;
  wire [0:0]\wrap_second_len_r_reg[3] ;
  wire [1:0]\wrap_second_len_r_reg[3]_0 ;
  wire [3:3]\NLW_axaddr_incr_reg[11]_i_3_CO_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h7)) 
    \aresetn_d[1]_inv_i_1 
       (.I0(\aresetn_d_reg_n_0_[0] ),
        .I1(aresetn),
        .O(\aresetn_d_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \aresetn_d_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(aresetn),
        .Q(\aresetn_d_reg_n_0_[0] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h2A)) 
    \axaddr_incr[3]_i_4 
       (.I0(Q[2]),
        .I1(Q[36]),
        .I2(Q[35]),
        .O(\axaddr_incr[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \axaddr_incr[3]_i_5 
       (.I0(Q[1]),
        .I1(Q[36]),
        .O(\axaddr_incr[3]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \axaddr_incr[3]_i_6 
       (.I0(Q[0]),
        .I1(Q[36]),
        .I2(Q[35]),
        .O(\axaddr_incr[3]_i_6_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \axaddr_incr_reg[11]_i_3 
       (.CI(\axaddr_incr_reg[7]_i_2_n_0 ),
        .CO({\NLW_axaddr_incr_reg[11]_i_3_CO_UNCONNECTED [3],\axaddr_incr_reg[11]_i_3_n_1 ,\axaddr_incr_reg[11]_i_3_n_2 ,\axaddr_incr_reg[11]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(axaddr_incr[11:8]),
        .S(Q[11:8]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \axaddr_incr_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\axaddr_incr_reg[3]_i_2_n_0 ,\axaddr_incr_reg[3]_i_2_n_1 ,\axaddr_incr_reg[3]_i_2_n_2 ,\axaddr_incr_reg[3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({Q[3],\axaddr_incr[3]_i_4_n_0 ,\axaddr_incr[3]_i_5_n_0 ,\axaddr_incr[3]_i_6_n_0 }),
        .O(axaddr_incr[3:0]),
        .S(S));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \axaddr_incr_reg[7]_i_2 
       (.CI(\axaddr_incr_reg[3]_i_2_n_0 ),
        .CO({\axaddr_incr_reg[7]_i_2_n_0 ,\axaddr_incr_reg[7]_i_2_n_1 ,\axaddr_incr_reg[7]_i_2_n_2 ,\axaddr_incr_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(axaddr_incr[7:4]),
        .S(Q[7:4]));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \axaddr_offset_r[0]_i_2 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[35]),
        .I3(Q[3]),
        .I4(Q[36]),
        .I5(Q[1]),
        .O(\m_payload_i_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hF0AA00AAC0AAC0AA)) 
    \axaddr_offset_r[1]_i_1 
       (.I0(\axaddr_offset_r_reg[2]_1 [0]),
        .I1(\axaddr_offset_r[1]_i_2_n_0 ),
        .I2(Q[40]),
        .I3(\axaddr_offset_r_reg[1] ),
        .I4(\axaddr_offset_r[2]_i_2_n_0 ),
        .I5(Q[35]),
        .O(\axaddr_offset_r_reg[2] [0]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_offset_r[1]_i_2 
       (.I0(Q[3]),
        .I1(Q[36]),
        .I2(Q[1]),
        .O(\axaddr_offset_r[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEE22E2E222222222)) 
    \axaddr_offset_r[2]_i_1 
       (.I0(\axaddr_offset_r_reg[2]_1 [1]),
        .I1(\axaddr_offset_r_reg[1] ),
        .I2(\axaddr_offset_r[2]_i_2_n_0 ),
        .I3(\axaddr_offset_r[2]_i_3_n_0 ),
        .I4(Q[35]),
        .I5(Q[41]),
        .O(\axaddr_offset_r_reg[2] [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_offset_r[2]_i_2 
       (.I0(Q[4]),
        .I1(Q[36]),
        .I2(Q[2]),
        .O(\axaddr_offset_r[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_offset_r[2]_i_3 
       (.I0(Q[5]),
        .I1(Q[36]),
        .I2(Q[3]),
        .O(\axaddr_offset_r[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFCC00CCF0AAF0AA)) 
    \axaddr_offset_r[3]_i_2 
       (.I0(Q[3]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[35]),
        .I4(Q[6]),
        .I5(Q[36]),
        .O(\m_payload_i_reg[3]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[0]_i_1 
       (.I0(s_axi_awaddr[0]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[0] ),
        .O(skid_buffer[0]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[10]_i_1 
       (.I0(s_axi_awaddr[10]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[10] ),
        .O(skid_buffer[10]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[11]_i_1 
       (.I0(s_axi_awaddr[11]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[11] ),
        .O(skid_buffer[11]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[12]_i_1 
       (.I0(s_axi_awaddr[12]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[12] ),
        .O(skid_buffer[12]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[13]_i_1__0 
       (.I0(s_axi_awaddr[13]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[13] ),
        .O(skid_buffer[13]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[14]_i_1 
       (.I0(s_axi_awaddr[14]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[14] ),
        .O(skid_buffer[14]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[15]_i_1 
       (.I0(s_axi_awaddr[15]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[15] ),
        .O(skid_buffer[15]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[16]_i_1 
       (.I0(s_axi_awaddr[16]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[16] ),
        .O(skid_buffer[16]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[17]_i_1 
       (.I0(s_axi_awaddr[17]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[17] ),
        .O(skid_buffer[17]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[18]_i_1 
       (.I0(s_axi_awaddr[18]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[18] ),
        .O(skid_buffer[18]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[19]_i_1 
       (.I0(s_axi_awaddr[19]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[19] ),
        .O(skid_buffer[19]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[1]_i_1 
       (.I0(s_axi_awaddr[1]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[1] ),
        .O(skid_buffer[1]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[20]_i_1 
       (.I0(s_axi_awaddr[20]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[20] ),
        .O(skid_buffer[20]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[21]_i_1 
       (.I0(s_axi_awaddr[21]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[21] ),
        .O(skid_buffer[21]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[22]_i_1 
       (.I0(s_axi_awaddr[22]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[22] ),
        .O(skid_buffer[22]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[23]_i_1 
       (.I0(s_axi_awaddr[23]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[23] ),
        .O(skid_buffer[23]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[24]_i_1 
       (.I0(s_axi_awaddr[24]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[24] ),
        .O(skid_buffer[24]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[25]_i_1 
       (.I0(s_axi_awaddr[25]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[25] ),
        .O(skid_buffer[25]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[26]_i_1 
       (.I0(s_axi_awaddr[26]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[26] ),
        .O(skid_buffer[26]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[27]_i_1 
       (.I0(s_axi_awaddr[27]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[27] ),
        .O(skid_buffer[27]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[28]_i_1 
       (.I0(s_axi_awaddr[28]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[28] ),
        .O(skid_buffer[28]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[29]_i_1 
       (.I0(s_axi_awaddr[29]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[29] ),
        .O(skid_buffer[29]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[2]_i_1 
       (.I0(s_axi_awaddr[2]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[2] ),
        .O(skid_buffer[2]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[30]_i_1 
       (.I0(s_axi_awaddr[30]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[30] ),
        .O(skid_buffer[30]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[31]_i_2 
       (.I0(s_axi_awaddr[31]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[31] ),
        .O(skid_buffer[31]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[32]_i_1 
       (.I0(s_axi_awprot[0]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[32] ),
        .O(skid_buffer[32]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[33]_i_1 
       (.I0(s_axi_awprot[1]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[33] ),
        .O(skid_buffer[33]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[34]_i_1 
       (.I0(s_axi_awprot[2]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[34] ),
        .O(skid_buffer[34]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[35]_i_1 
       (.I0(s_axi_awsize[0]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[35] ),
        .O(skid_buffer[35]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[36]_i_1 
       (.I0(s_axi_awsize[1]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[36] ),
        .O(skid_buffer[36]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[38]_i_1 
       (.I0(s_axi_awburst[0]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[38] ),
        .O(skid_buffer[38]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[39]_i_1 
       (.I0(s_axi_awburst[1]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[39] ),
        .O(skid_buffer[39]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[3]_i_1 
       (.I0(s_axi_awaddr[3]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[3] ),
        .O(skid_buffer[3]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[44]_i_1 
       (.I0(s_axi_awlen[0]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[44] ),
        .O(skid_buffer[44]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[45]_i_1 
       (.I0(s_axi_awlen[1]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[45] ),
        .O(skid_buffer[45]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[46]_i_1__0 
       (.I0(s_axi_awlen[2]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[46] ),
        .O(skid_buffer[46]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[47]_i_1 
       (.I0(s_axi_awlen[3]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[47] ),
        .O(skid_buffer[47]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[4]_i_1 
       (.I0(s_axi_awaddr[4]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[4] ),
        .O(skid_buffer[4]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[50]_i_1 
       (.I0(s_axi_awid[0]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[50] ),
        .O(skid_buffer[50]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[51]_i_1 
       (.I0(s_axi_awid[1]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[51] ),
        .O(skid_buffer[51]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[52]_i_1 
       (.I0(s_axi_awid[2]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[52] ),
        .O(skid_buffer[52]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[53]_i_1 
       (.I0(s_axi_awid[3]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[53] ),
        .O(skid_buffer[53]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[54]_i_1 
       (.I0(s_axi_awid[4]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[54] ),
        .O(skid_buffer[54]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[55]_i_1 
       (.I0(s_axi_awid[5]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[55] ),
        .O(skid_buffer[55]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[56]_i_1 
       (.I0(s_axi_awid[6]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[56] ),
        .O(skid_buffer[56]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[57]_i_1 
       (.I0(s_axi_awid[7]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[57] ),
        .O(skid_buffer[57]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[58]_i_1 
       (.I0(s_axi_awid[8]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[58] ),
        .O(skid_buffer[58]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[59]_i_1 
       (.I0(s_axi_awid[9]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[59] ),
        .O(skid_buffer[59]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[5]_i_1 
       (.I0(s_axi_awaddr[5]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[5] ),
        .O(skid_buffer[5]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[60]_i_1 
       (.I0(s_axi_awid[10]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[60] ),
        .O(skid_buffer[60]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[61]_i_1 
       (.I0(s_axi_awid[11]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[61] ),
        .O(skid_buffer[61]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[6]_i_1 
       (.I0(s_axi_awaddr[6]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[6] ),
        .O(skid_buffer[6]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[7]_i_1 
       (.I0(s_axi_awaddr[7]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[7] ),
        .O(skid_buffer[7]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[8]_i_1 
       (.I0(s_axi_awaddr[8]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[8] ),
        .O(skid_buffer[8]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[9]_i_1 
       (.I0(s_axi_awaddr[9]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[9] ),
        .O(skid_buffer[9]));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[10] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[11] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[12] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[13] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[14] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[15] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[16] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[17] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[18] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[19] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[20] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[21] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[22] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[23] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[24] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[25] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[26] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[27] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[28] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[29] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[30] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[31] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[31]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[32] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[32]),
        .Q(Q[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[33] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[33]),
        .Q(Q[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[34] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[34]),
        .Q(Q[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[35] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[35]),
        .Q(Q[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[36] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[36]),
        .Q(Q[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[38] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[38]),
        .Q(Q[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[39] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[39]),
        .Q(Q[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[44] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[44]),
        .Q(Q[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[45] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[45]),
        .Q(Q[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[46] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[46]),
        .Q(Q[41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[47] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[47]),
        .Q(Q[42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[50] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[50]),
        .Q(Q[43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[51] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[51]),
        .Q(Q[44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[52] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[52]),
        .Q(Q[45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[53] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[53]),
        .Q(Q[46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[54] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[54]),
        .Q(Q[47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[55] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[55]),
        .Q(Q[48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[56] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[56]),
        .Q(Q[49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[57] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[57]),
        .Q(Q[50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[58] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[58]),
        .Q(Q[51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[59] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[59]),
        .Q(Q[52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[60] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[60]),
        .Q(Q[53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[61] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[61]),
        .Q(Q[54]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[8] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[9] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[9]),
        .Q(Q[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF4FF)) 
    m_valid_i_i_1__1
       (.I0(b_push),
        .I1(m_valid_i_reg_0),
        .I2(s_axi_awvalid),
        .I3(s_ready_i_reg_0),
        .O(m_valid_i_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_valid_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(m_valid_i_i_1__1_n_0),
        .Q(m_valid_i_reg_0),
        .R(m_valid_i_reg_1));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    next_pending_r_i_4
       (.I0(Q[41]),
        .I1(Q[42]),
        .I2(Q[39]),
        .I3(Q[40]),
        .I4(\axaddr_offset_r_reg[1] ),
        .O(\m_payload_i_reg[46]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    s_ready_i_i_1__0
       (.I0(\aresetn_d_reg_n_0_[0] ),
        .O(\aresetn_d_reg[0]_0 ));
  LUT4 #(
    .INIT(16'hF4FF)) 
    s_ready_i_i_2
       (.I0(s_axi_awvalid),
        .I1(s_ready_i_reg_0),
        .I2(b_push),
        .I3(m_valid_i_reg_0),
        .O(s_ready_i0));
  FDRE #(
    .INIT(1'b0)) 
    s_ready_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(s_ready_i0),
        .Q(s_ready_i_reg_0),
        .R(\aresetn_d_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[0] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awaddr[0]),
        .Q(\skid_buffer_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[10] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awaddr[10]),
        .Q(\skid_buffer_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[11] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awaddr[11]),
        .Q(\skid_buffer_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[12] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awaddr[12]),
        .Q(\skid_buffer_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[13] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awaddr[13]),
        .Q(\skid_buffer_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[14] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awaddr[14]),
        .Q(\skid_buffer_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[15] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awaddr[15]),
        .Q(\skid_buffer_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[16] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awaddr[16]),
        .Q(\skid_buffer_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[17] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awaddr[17]),
        .Q(\skid_buffer_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[18] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awaddr[18]),
        .Q(\skid_buffer_reg_n_0_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[19] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awaddr[19]),
        .Q(\skid_buffer_reg_n_0_[19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awaddr[1]),
        .Q(\skid_buffer_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[20] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awaddr[20]),
        .Q(\skid_buffer_reg_n_0_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[21] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awaddr[21]),
        .Q(\skid_buffer_reg_n_0_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[22] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awaddr[22]),
        .Q(\skid_buffer_reg_n_0_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[23] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awaddr[23]),
        .Q(\skid_buffer_reg_n_0_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[24] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awaddr[24]),
        .Q(\skid_buffer_reg_n_0_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[25] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awaddr[25]),
        .Q(\skid_buffer_reg_n_0_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[26] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awaddr[26]),
        .Q(\skid_buffer_reg_n_0_[26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[27] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awaddr[27]),
        .Q(\skid_buffer_reg_n_0_[27] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[28] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awaddr[28]),
        .Q(\skid_buffer_reg_n_0_[28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[29] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awaddr[29]),
        .Q(\skid_buffer_reg_n_0_[29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[2] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awaddr[2]),
        .Q(\skid_buffer_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[30] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awaddr[30]),
        .Q(\skid_buffer_reg_n_0_[30] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[31] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awaddr[31]),
        .Q(\skid_buffer_reg_n_0_[31] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[32] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awprot[0]),
        .Q(\skid_buffer_reg_n_0_[32] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[33] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awprot[1]),
        .Q(\skid_buffer_reg_n_0_[33] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[34] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awprot[2]),
        .Q(\skid_buffer_reg_n_0_[34] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[35] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awsize[0]),
        .Q(\skid_buffer_reg_n_0_[35] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[36] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awsize[1]),
        .Q(\skid_buffer_reg_n_0_[36] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[38] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awburst[0]),
        .Q(\skid_buffer_reg_n_0_[38] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[39] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awburst[1]),
        .Q(\skid_buffer_reg_n_0_[39] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[3] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awaddr[3]),
        .Q(\skid_buffer_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[44] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awlen[0]),
        .Q(\skid_buffer_reg_n_0_[44] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[45] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awlen[1]),
        .Q(\skid_buffer_reg_n_0_[45] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[46] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awlen[2]),
        .Q(\skid_buffer_reg_n_0_[46] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[47] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awlen[3]),
        .Q(\skid_buffer_reg_n_0_[47] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[4] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awaddr[4]),
        .Q(\skid_buffer_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[50] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awid[0]),
        .Q(\skid_buffer_reg_n_0_[50] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[51] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awid[1]),
        .Q(\skid_buffer_reg_n_0_[51] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[52] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awid[2]),
        .Q(\skid_buffer_reg_n_0_[52] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[53] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awid[3]),
        .Q(\skid_buffer_reg_n_0_[53] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[54] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awid[4]),
        .Q(\skid_buffer_reg_n_0_[54] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[55] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awid[5]),
        .Q(\skid_buffer_reg_n_0_[55] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[56] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awid[6]),
        .Q(\skid_buffer_reg_n_0_[56] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[57] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awid[7]),
        .Q(\skid_buffer_reg_n_0_[57] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[58] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awid[8]),
        .Q(\skid_buffer_reg_n_0_[58] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[59] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awid[9]),
        .Q(\skid_buffer_reg_n_0_[59] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[5] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awaddr[5]),
        .Q(\skid_buffer_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[60] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awid[10]),
        .Q(\skid_buffer_reg_n_0_[60] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[61] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awid[11]),
        .Q(\skid_buffer_reg_n_0_[61] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[6] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awaddr[6]),
        .Q(\skid_buffer_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[7] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awaddr[7]),
        .Q(\skid_buffer_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[8] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awaddr[8]),
        .Q(\skid_buffer_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[9] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awaddr[9]),
        .Q(\skid_buffer_reg_n_0_[9] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hAA8A)) 
    \wrap_boundary_axaddr_r[0]_i_1 
       (.I0(Q[0]),
        .I1(Q[35]),
        .I2(Q[39]),
        .I3(Q[36]),
        .O(\m_payload_i_reg[6]_0 [0]));
  LUT5 #(
    .INIT(32'hFF470000)) 
    \wrap_boundary_axaddr_r[1]_i_1 
       (.I0(Q[39]),
        .I1(Q[35]),
        .I2(Q[40]),
        .I3(Q[36]),
        .I4(Q[1]),
        .O(\m_payload_i_reg[6]_0 [1]));
  LUT6 #(
    .INIT(64'hA0A002A2AAAA02A2)) 
    \wrap_boundary_axaddr_r[2]_i_1 
       (.I0(Q[2]),
        .I1(Q[41]),
        .I2(Q[35]),
        .I3(Q[40]),
        .I4(Q[36]),
        .I5(Q[39]),
        .O(\m_payload_i_reg[6]_0 [2]));
  LUT6 #(
    .INIT(64'h4747000000FF0000)) 
    \wrap_boundary_axaddr_r[3]_i_1 
       (.I0(Q[39]),
        .I1(Q[35]),
        .I2(Q[40]),
        .I3(\wrap_boundary_axaddr_r[3]_i_2_n_0 ),
        .I4(Q[3]),
        .I5(Q[36]),
        .O(\m_payload_i_reg[6]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wrap_boundary_axaddr_r[3]_i_2 
       (.I0(Q[41]),
        .I1(Q[35]),
        .I2(Q[42]),
        .O(\wrap_boundary_axaddr_r[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h02220A2A82A28AAA)) 
    \wrap_boundary_axaddr_r[4]_i_1 
       (.I0(Q[4]),
        .I1(Q[36]),
        .I2(Q[35]),
        .I3(Q[42]),
        .I4(Q[41]),
        .I5(Q[40]),
        .O(\m_payload_i_reg[6]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT5 #(
    .INIT(32'h47FF0000)) 
    \wrap_boundary_axaddr_r[5]_i_1 
       (.I0(Q[41]),
        .I1(Q[35]),
        .I2(Q[42]),
        .I3(Q[36]),
        .I4(Q[5]),
        .O(\m_payload_i_reg[6]_0 [5]));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \wrap_boundary_axaddr_r[6]_i_1 
       (.I0(Q[6]),
        .I1(Q[35]),
        .I2(Q[36]),
        .I3(Q[42]),
        .O(\m_payload_i_reg[6]_0 [6]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \wrap_second_len_r[0]_i_2 
       (.I0(\axaddr_offset_r_reg[2] [1]),
        .I1(\axaddr_offset_r_reg[2] [0]),
        .I2(axaddr_offset[0]),
        .I3(axaddr_offset[1]),
        .O(\axaddr_offset_r_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hAAA8FFFFAAA8AAA8)) 
    \wrap_second_len_r[3]_i_1 
       (.I0(\wrap_second_len_r[3]_i_2_n_0 ),
        .I1(axaddr_offset[0]),
        .I2(\axaddr_offset_r_reg[2] [0]),
        .I3(\axaddr_offset_r_reg[2] [1]),
        .I4(\axaddr_offset_r_reg[1] ),
        .I5(\wrap_second_len_r_reg[3] ),
        .O(D));
  LUT5 #(
    .INIT(32'h20000000)) 
    \wrap_second_len_r[3]_i_2 
       (.I0(Q[42]),
        .I1(\wrap_second_len_r_reg[3]_0 [1]),
        .I2(m_valid_i_reg_0),
        .I3(\wrap_second_len_r_reg[3]_0 [0]),
        .I4(\m_payload_i_reg[3]_0 ),
        .O(\wrap_second_len_r[3]_i_2_n_0 ));
endmodule

(* ORIG_REF_NAME = "axi_register_slice_v2_1_21_axic_register_slice" *) 
module processor_auto_pc_0_axi_register_slice_v2_1_21_axic_register_slice__parameterized1
   (m_valid_i_reg_0,
    s_ready_i_reg_0,
    shandshake,
    \m_payload_i_reg[13]_0 ,
    m_valid_i_reg_1,
    aclk,
    s_ready_i_reg_1,
    si_rs_bvalid,
    s_axi_bready,
    out,
    \skid_buffer_reg[1]_0 );
  output m_valid_i_reg_0;
  output s_ready_i_reg_0;
  output shandshake;
  output [13:0]\m_payload_i_reg[13]_0 ;
  input m_valid_i_reg_1;
  input aclk;
  input s_ready_i_reg_1;
  input si_rs_bvalid;
  input s_axi_bready;
  input [11:0]out;
  input [1:0]\skid_buffer_reg[1]_0 ;

  wire aclk;
  wire \m_payload_i[0]_i_1__1_n_0 ;
  wire \m_payload_i[10]_i_1__1_n_0 ;
  wire \m_payload_i[11]_i_1__1_n_0 ;
  wire \m_payload_i[12]_i_1__1_n_0 ;
  wire \m_payload_i[13]_i_2_n_0 ;
  wire \m_payload_i[1]_i_1__1_n_0 ;
  wire \m_payload_i[2]_i_1__1_n_0 ;
  wire \m_payload_i[3]_i_1__1_n_0 ;
  wire \m_payload_i[4]_i_1__1_n_0 ;
  wire \m_payload_i[5]_i_1__1_n_0 ;
  wire \m_payload_i[6]_i_1__1_n_0 ;
  wire \m_payload_i[7]_i_1__1_n_0 ;
  wire \m_payload_i[8]_i_1__1_n_0 ;
  wire \m_payload_i[9]_i_1__1_n_0 ;
  wire [13:0]\m_payload_i_reg[13]_0 ;
  wire m_valid_i0;
  wire m_valid_i_reg_0;
  wire m_valid_i_reg_1;
  wire [11:0]out;
  wire p_1_in;
  wire s_axi_bready;
  wire s_ready_i_i_1__2_n_0;
  wire s_ready_i_reg_0;
  wire s_ready_i_reg_1;
  wire shandshake;
  wire si_rs_bvalid;
  wire [1:0]\skid_buffer_reg[1]_0 ;
  wire \skid_buffer_reg_n_0_[0] ;
  wire \skid_buffer_reg_n_0_[10] ;
  wire \skid_buffer_reg_n_0_[11] ;
  wire \skid_buffer_reg_n_0_[12] ;
  wire \skid_buffer_reg_n_0_[13] ;
  wire \skid_buffer_reg_n_0_[1] ;
  wire \skid_buffer_reg_n_0_[2] ;
  wire \skid_buffer_reg_n_0_[3] ;
  wire \skid_buffer_reg_n_0_[4] ;
  wire \skid_buffer_reg_n_0_[5] ;
  wire \skid_buffer_reg_n_0_[6] ;
  wire \skid_buffer_reg_n_0_[7] ;
  wire \skid_buffer_reg_n_0_[8] ;
  wire \skid_buffer_reg_n_0_[9] ;

  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[0]_i_1__1 
       (.I0(\skid_buffer_reg[1]_0 [0]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[0] ),
        .O(\m_payload_i[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[10]_i_1__1 
       (.I0(out[8]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[10] ),
        .O(\m_payload_i[10]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[11]_i_1__1 
       (.I0(out[9]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[11] ),
        .O(\m_payload_i[11]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[12]_i_1__1 
       (.I0(out[10]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[12] ),
        .O(\m_payload_i[12]_i_1__1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \m_payload_i[13]_i_1 
       (.I0(s_axi_bready),
        .I1(m_valid_i_reg_0),
        .O(p_1_in));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[13]_i_2 
       (.I0(out[11]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[13] ),
        .O(\m_payload_i[13]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[1]_i_1__1 
       (.I0(\skid_buffer_reg[1]_0 [1]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[1] ),
        .O(\m_payload_i[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[2]_i_1__1 
       (.I0(out[0]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[2] ),
        .O(\m_payload_i[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[3]_i_1__1 
       (.I0(out[1]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[3] ),
        .O(\m_payload_i[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[4]_i_1__1 
       (.I0(out[2]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[4] ),
        .O(\m_payload_i[4]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[5]_i_1__1 
       (.I0(out[3]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[5] ),
        .O(\m_payload_i[5]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[6]_i_1__1 
       (.I0(out[4]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[6] ),
        .O(\m_payload_i[6]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[7]_i_1__1 
       (.I0(out[5]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[7] ),
        .O(\m_payload_i[7]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[8]_i_1__1 
       (.I0(out[6]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[8] ),
        .O(\m_payload_i[8]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[9]_i_1__1 
       (.I0(out[7]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[9] ),
        .O(\m_payload_i[9]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[0] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[0]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[13]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[10] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[10]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[13]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[11] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[11]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[13]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[12] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[12]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[13]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[13] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[13]_i_2_n_0 ),
        .Q(\m_payload_i_reg[13]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[1] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[1]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[13]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[2] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[2]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[13]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[3] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[3]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[13]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[4] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[4]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[13]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[5] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[5]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[13]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[6] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[6]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[13]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[7] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[7]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[13]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[8] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[8]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[13]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[9] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[9]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[13]_0 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hDFDD)) 
    m_valid_i_i_1__0
       (.I0(s_ready_i_reg_0),
        .I1(si_rs_bvalid),
        .I2(s_axi_bready),
        .I3(m_valid_i_reg_0),
        .O(m_valid_i0));
  FDRE #(
    .INIT(1'b0)) 
    m_valid_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(m_valid_i0),
        .Q(m_valid_i_reg_0),
        .R(m_valid_i_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'hF2FF)) 
    s_ready_i_i_1__2
       (.I0(s_ready_i_reg_0),
        .I1(si_rs_bvalid),
        .I2(s_axi_bready),
        .I3(m_valid_i_reg_0),
        .O(s_ready_i_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s_ready_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(s_ready_i_i_1__2_n_0),
        .Q(s_ready_i_reg_0),
        .R(s_ready_i_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shandshake_r_i_1
       (.I0(s_ready_i_reg_0),
        .I1(si_rs_bvalid),
        .O(shandshake));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[0] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[1]_0 [0]),
        .Q(\skid_buffer_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[10] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(out[8]),
        .Q(\skid_buffer_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[11] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(out[9]),
        .Q(\skid_buffer_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[12] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(out[10]),
        .Q(\skid_buffer_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[13] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(out[11]),
        .Q(\skid_buffer_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[1]_0 [1]),
        .Q(\skid_buffer_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[2] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(out[0]),
        .Q(\skid_buffer_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[3] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(out[1]),
        .Q(\skid_buffer_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[4] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(out[2]),
        .Q(\skid_buffer_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[5] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(out[3]),
        .Q(\skid_buffer_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[6] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(out[4]),
        .Q(\skid_buffer_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[7] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(out[5]),
        .Q(\skid_buffer_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[8] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(out[6]),
        .Q(\skid_buffer_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[9] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(out[7]),
        .Q(\skid_buffer_reg_n_0_[9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_register_slice_v2_1_21_axic_register_slice" *) 
module processor_auto_pc_0_axi_register_slice_v2_1_21_axic_register_slice__parameterized2
   (m_valid_i_reg_0,
    s_ready_i_reg_0,
    s_ready_i_reg_1,
    \m_payload_i_reg[46]_0 ,
    m_valid_i_reg_1,
    aclk,
    s_ready_i_reg_2,
    s_axi_rready,
    m_valid_i_reg_2,
    \skid_buffer_reg[46]_0 ,
    \skid_buffer_reg[33]_0 );
  output m_valid_i_reg_0;
  output s_ready_i_reg_0;
  output s_ready_i_reg_1;
  output [46:0]\m_payload_i_reg[46]_0 ;
  input m_valid_i_reg_1;
  input aclk;
  input s_ready_i_reg_2;
  input s_axi_rready;
  input m_valid_i_reg_2;
  input [12:0]\skid_buffer_reg[46]_0 ;
  input [33:0]\skid_buffer_reg[33]_0 ;

  wire aclk;
  wire \m_payload_i[0]_i_1__2_n_0 ;
  wire \m_payload_i[10]_i_1__2_n_0 ;
  wire \m_payload_i[11]_i_1__2_n_0 ;
  wire \m_payload_i[12]_i_1__2_n_0 ;
  wire \m_payload_i[13]_i_1__2_n_0 ;
  wire \m_payload_i[14]_i_1__1_n_0 ;
  wire \m_payload_i[15]_i_1__1_n_0 ;
  wire \m_payload_i[16]_i_1__1_n_0 ;
  wire \m_payload_i[17]_i_1__1_n_0 ;
  wire \m_payload_i[18]_i_1__1_n_0 ;
  wire \m_payload_i[19]_i_1__1_n_0 ;
  wire \m_payload_i[1]_i_1__2_n_0 ;
  wire \m_payload_i[20]_i_1__1_n_0 ;
  wire \m_payload_i[21]_i_1__1_n_0 ;
  wire \m_payload_i[22]_i_1__1_n_0 ;
  wire \m_payload_i[23]_i_1__1_n_0 ;
  wire \m_payload_i[24]_i_1__1_n_0 ;
  wire \m_payload_i[25]_i_1__1_n_0 ;
  wire \m_payload_i[26]_i_1__1_n_0 ;
  wire \m_payload_i[27]_i_1__1_n_0 ;
  wire \m_payload_i[28]_i_1__1_n_0 ;
  wire \m_payload_i[29]_i_1__1_n_0 ;
  wire \m_payload_i[2]_i_1__2_n_0 ;
  wire \m_payload_i[30]_i_1__1_n_0 ;
  wire \m_payload_i[31]_i_1__1_n_0 ;
  wire \m_payload_i[32]_i_1__1_n_0 ;
  wire \m_payload_i[33]_i_1__1_n_0 ;
  wire \m_payload_i[34]_i_1__1_n_0 ;
  wire \m_payload_i[35]_i_1__1_n_0 ;
  wire \m_payload_i[36]_i_1__1_n_0 ;
  wire \m_payload_i[37]_i_1_n_0 ;
  wire \m_payload_i[38]_i_1__1_n_0 ;
  wire \m_payload_i[39]_i_1__1_n_0 ;
  wire \m_payload_i[3]_i_1__2_n_0 ;
  wire \m_payload_i[40]_i_1_n_0 ;
  wire \m_payload_i[41]_i_1_n_0 ;
  wire \m_payload_i[42]_i_1_n_0 ;
  wire \m_payload_i[43]_i_1_n_0 ;
  wire \m_payload_i[44]_i_1__1_n_0 ;
  wire \m_payload_i[45]_i_1__1_n_0 ;
  wire \m_payload_i[46]_i_2_n_0 ;
  wire \m_payload_i[4]_i_1__2_n_0 ;
  wire \m_payload_i[5]_i_1__2_n_0 ;
  wire \m_payload_i[6]_i_1__2_n_0 ;
  wire \m_payload_i[7]_i_1__2_n_0 ;
  wire \m_payload_i[8]_i_1__2_n_0 ;
  wire \m_payload_i[9]_i_1__2_n_0 ;
  wire [46:0]\m_payload_i_reg[46]_0 ;
  wire m_valid_i0;
  wire m_valid_i_reg_0;
  wire m_valid_i_reg_1;
  wire m_valid_i_reg_2;
  wire p_1_in;
  wire s_axi_rready;
  wire s_ready_i_i_1__1_n_0;
  wire s_ready_i_reg_0;
  wire s_ready_i_reg_1;
  wire s_ready_i_reg_2;
  wire [33:0]\skid_buffer_reg[33]_0 ;
  wire [12:0]\skid_buffer_reg[46]_0 ;
  wire \skid_buffer_reg_n_0_[0] ;
  wire \skid_buffer_reg_n_0_[10] ;
  wire \skid_buffer_reg_n_0_[11] ;
  wire \skid_buffer_reg_n_0_[12] ;
  wire \skid_buffer_reg_n_0_[13] ;
  wire \skid_buffer_reg_n_0_[14] ;
  wire \skid_buffer_reg_n_0_[15] ;
  wire \skid_buffer_reg_n_0_[16] ;
  wire \skid_buffer_reg_n_0_[17] ;
  wire \skid_buffer_reg_n_0_[18] ;
  wire \skid_buffer_reg_n_0_[19] ;
  wire \skid_buffer_reg_n_0_[1] ;
  wire \skid_buffer_reg_n_0_[20] ;
  wire \skid_buffer_reg_n_0_[21] ;
  wire \skid_buffer_reg_n_0_[22] ;
  wire \skid_buffer_reg_n_0_[23] ;
  wire \skid_buffer_reg_n_0_[24] ;
  wire \skid_buffer_reg_n_0_[25] ;
  wire \skid_buffer_reg_n_0_[26] ;
  wire \skid_buffer_reg_n_0_[27] ;
  wire \skid_buffer_reg_n_0_[28] ;
  wire \skid_buffer_reg_n_0_[29] ;
  wire \skid_buffer_reg_n_0_[2] ;
  wire \skid_buffer_reg_n_0_[30] ;
  wire \skid_buffer_reg_n_0_[31] ;
  wire \skid_buffer_reg_n_0_[32] ;
  wire \skid_buffer_reg_n_0_[33] ;
  wire \skid_buffer_reg_n_0_[34] ;
  wire \skid_buffer_reg_n_0_[35] ;
  wire \skid_buffer_reg_n_0_[36] ;
  wire \skid_buffer_reg_n_0_[37] ;
  wire \skid_buffer_reg_n_0_[38] ;
  wire \skid_buffer_reg_n_0_[39] ;
  wire \skid_buffer_reg_n_0_[3] ;
  wire \skid_buffer_reg_n_0_[40] ;
  wire \skid_buffer_reg_n_0_[41] ;
  wire \skid_buffer_reg_n_0_[42] ;
  wire \skid_buffer_reg_n_0_[43] ;
  wire \skid_buffer_reg_n_0_[44] ;
  wire \skid_buffer_reg_n_0_[45] ;
  wire \skid_buffer_reg_n_0_[46] ;
  wire \skid_buffer_reg_n_0_[4] ;
  wire \skid_buffer_reg_n_0_[5] ;
  wire \skid_buffer_reg_n_0_[6] ;
  wire \skid_buffer_reg_n_0_[7] ;
  wire \skid_buffer_reg_n_0_[8] ;
  wire \skid_buffer_reg_n_0_[9] ;

  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cnt_read[4]_i_3__0 
       (.I0(s_ready_i_reg_0),
        .I1(m_valid_i_reg_2),
        .O(s_ready_i_reg_1));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[0]_i_1__2 
       (.I0(\skid_buffer_reg[33]_0 [0]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[0] ),
        .O(\m_payload_i[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[10]_i_1__2 
       (.I0(\skid_buffer_reg[33]_0 [10]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[10] ),
        .O(\m_payload_i[10]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[11]_i_1__2 
       (.I0(\skid_buffer_reg[33]_0 [11]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[11] ),
        .O(\m_payload_i[11]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[12]_i_1__2 
       (.I0(\skid_buffer_reg[33]_0 [12]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[12] ),
        .O(\m_payload_i[12]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[13]_i_1__2 
       (.I0(\skid_buffer_reg[33]_0 [13]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[13] ),
        .O(\m_payload_i[13]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[14]_i_1__1 
       (.I0(\skid_buffer_reg[33]_0 [14]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[14] ),
        .O(\m_payload_i[14]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[15]_i_1__1 
       (.I0(\skid_buffer_reg[33]_0 [15]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[15] ),
        .O(\m_payload_i[15]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[16]_i_1__1 
       (.I0(\skid_buffer_reg[33]_0 [16]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[16] ),
        .O(\m_payload_i[16]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[17]_i_1__1 
       (.I0(\skid_buffer_reg[33]_0 [17]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[17] ),
        .O(\m_payload_i[17]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[18]_i_1__1 
       (.I0(\skid_buffer_reg[33]_0 [18]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[18] ),
        .O(\m_payload_i[18]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[19]_i_1__1 
       (.I0(\skid_buffer_reg[33]_0 [19]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[19] ),
        .O(\m_payload_i[19]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[1]_i_1__2 
       (.I0(\skid_buffer_reg[33]_0 [1]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[1] ),
        .O(\m_payload_i[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[20]_i_1__1 
       (.I0(\skid_buffer_reg[33]_0 [20]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[20] ),
        .O(\m_payload_i[20]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[21]_i_1__1 
       (.I0(\skid_buffer_reg[33]_0 [21]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[21] ),
        .O(\m_payload_i[21]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[22]_i_1__1 
       (.I0(\skid_buffer_reg[33]_0 [22]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[22] ),
        .O(\m_payload_i[22]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[23]_i_1__1 
       (.I0(\skid_buffer_reg[33]_0 [23]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[23] ),
        .O(\m_payload_i[23]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[24]_i_1__1 
       (.I0(\skid_buffer_reg[33]_0 [24]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[24] ),
        .O(\m_payload_i[24]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[25]_i_1__1 
       (.I0(\skid_buffer_reg[33]_0 [25]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[25] ),
        .O(\m_payload_i[25]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[26]_i_1__1 
       (.I0(\skid_buffer_reg[33]_0 [26]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[26] ),
        .O(\m_payload_i[26]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[27]_i_1__1 
       (.I0(\skid_buffer_reg[33]_0 [27]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[27] ),
        .O(\m_payload_i[27]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[28]_i_1__1 
       (.I0(\skid_buffer_reg[33]_0 [28]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[28] ),
        .O(\m_payload_i[28]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[29]_i_1__1 
       (.I0(\skid_buffer_reg[33]_0 [29]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[29] ),
        .O(\m_payload_i[29]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[2]_i_1__2 
       (.I0(\skid_buffer_reg[33]_0 [2]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[2] ),
        .O(\m_payload_i[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[30]_i_1__1 
       (.I0(\skid_buffer_reg[33]_0 [30]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[30] ),
        .O(\m_payload_i[30]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[31]_i_1__1 
       (.I0(\skid_buffer_reg[33]_0 [31]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[31] ),
        .O(\m_payload_i[31]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[32]_i_1__1 
       (.I0(\skid_buffer_reg[33]_0 [32]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[32] ),
        .O(\m_payload_i[32]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[33]_i_1__1 
       (.I0(\skid_buffer_reg[33]_0 [33]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[33] ),
        .O(\m_payload_i[33]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[34]_i_1__1 
       (.I0(\skid_buffer_reg[46]_0 [0]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[34] ),
        .O(\m_payload_i[34]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[35]_i_1__1 
       (.I0(\skid_buffer_reg[46]_0 [1]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[35] ),
        .O(\m_payload_i[35]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[36]_i_1__1 
       (.I0(\skid_buffer_reg[46]_0 [2]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[36] ),
        .O(\m_payload_i[36]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[37]_i_1 
       (.I0(\skid_buffer_reg[46]_0 [3]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[37] ),
        .O(\m_payload_i[37]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[38]_i_1__1 
       (.I0(\skid_buffer_reg[46]_0 [4]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[38] ),
        .O(\m_payload_i[38]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[39]_i_1__1 
       (.I0(\skid_buffer_reg[46]_0 [5]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[39] ),
        .O(\m_payload_i[39]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[3]_i_1__2 
       (.I0(\skid_buffer_reg[33]_0 [3]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[3] ),
        .O(\m_payload_i[3]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[40]_i_1 
       (.I0(\skid_buffer_reg[46]_0 [6]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[40] ),
        .O(\m_payload_i[40]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[41]_i_1 
       (.I0(\skid_buffer_reg[46]_0 [7]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[41] ),
        .O(\m_payload_i[41]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[42]_i_1 
       (.I0(\skid_buffer_reg[46]_0 [8]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[42] ),
        .O(\m_payload_i[42]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[43]_i_1 
       (.I0(\skid_buffer_reg[46]_0 [9]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[43] ),
        .O(\m_payload_i[43]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[44]_i_1__1 
       (.I0(\skid_buffer_reg[46]_0 [10]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[44] ),
        .O(\m_payload_i[44]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[45]_i_1__1 
       (.I0(\skid_buffer_reg[46]_0 [11]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[45] ),
        .O(\m_payload_i[45]_i_1__1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \m_payload_i[46]_i_1 
       (.I0(s_axi_rready),
        .I1(m_valid_i_reg_0),
        .O(p_1_in));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[46]_i_2 
       (.I0(\skid_buffer_reg[46]_0 [12]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[46] ),
        .O(\m_payload_i[46]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[4]_i_1__2 
       (.I0(\skid_buffer_reg[33]_0 [4]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[4] ),
        .O(\m_payload_i[4]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[5]_i_1__2 
       (.I0(\skid_buffer_reg[33]_0 [5]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[5] ),
        .O(\m_payload_i[5]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[6]_i_1__2 
       (.I0(\skid_buffer_reg[33]_0 [6]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[6] ),
        .O(\m_payload_i[6]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[7]_i_1__2 
       (.I0(\skid_buffer_reg[33]_0 [7]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[7] ),
        .O(\m_payload_i[7]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[8]_i_1__2 
       (.I0(\skid_buffer_reg[33]_0 [8]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[8] ),
        .O(\m_payload_i[8]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[9]_i_1__2 
       (.I0(\skid_buffer_reg[33]_0 [9]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[9] ),
        .O(\m_payload_i[9]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[0] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[0]_i_1__2_n_0 ),
        .Q(\m_payload_i_reg[46]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[10] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[10]_i_1__2_n_0 ),
        .Q(\m_payload_i_reg[46]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[11] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[11]_i_1__2_n_0 ),
        .Q(\m_payload_i_reg[46]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[12] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[12]_i_1__2_n_0 ),
        .Q(\m_payload_i_reg[46]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[13] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[13]_i_1__2_n_0 ),
        .Q(\m_payload_i_reg[46]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[14] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[14]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[46]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[15] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[15]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[46]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[16] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[16]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[46]_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[17] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[17]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[46]_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[18] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[18]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[46]_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[19] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[19]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[46]_0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[1] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[1]_i_1__2_n_0 ),
        .Q(\m_payload_i_reg[46]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[20] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[20]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[46]_0 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[21] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[21]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[46]_0 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[22] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[22]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[46]_0 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[23] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[23]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[46]_0 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[24] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[24]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[46]_0 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[25] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[25]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[46]_0 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[26] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[26]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[46]_0 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[27] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[27]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[46]_0 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[28] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[28]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[46]_0 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[29] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[29]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[46]_0 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[2] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[2]_i_1__2_n_0 ),
        .Q(\m_payload_i_reg[46]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[30] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[30]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[46]_0 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[31] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[31]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[46]_0 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[32] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[32]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[46]_0 [32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[33] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[33]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[46]_0 [33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[34] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[34]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[46]_0 [34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[35] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[35]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[46]_0 [35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[36] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[36]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[46]_0 [36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[37] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[37]_i_1_n_0 ),
        .Q(\m_payload_i_reg[46]_0 [37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[38] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[38]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[46]_0 [38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[39] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[39]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[46]_0 [39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[3] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[3]_i_1__2_n_0 ),
        .Q(\m_payload_i_reg[46]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[40] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[40]_i_1_n_0 ),
        .Q(\m_payload_i_reg[46]_0 [40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[41] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[41]_i_1_n_0 ),
        .Q(\m_payload_i_reg[46]_0 [41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[42] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[42]_i_1_n_0 ),
        .Q(\m_payload_i_reg[46]_0 [42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[43] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[43]_i_1_n_0 ),
        .Q(\m_payload_i_reg[46]_0 [43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[44] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[44]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[46]_0 [44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[45] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[45]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[46]_0 [45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[46] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[46]_i_2_n_0 ),
        .Q(\m_payload_i_reg[46]_0 [46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[4] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[4]_i_1__2_n_0 ),
        .Q(\m_payload_i_reg[46]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[5] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[5]_i_1__2_n_0 ),
        .Q(\m_payload_i_reg[46]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[6] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[6]_i_1__2_n_0 ),
        .Q(\m_payload_i_reg[46]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[7] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[7]_i_1__2_n_0 ),
        .Q(\m_payload_i_reg[46]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[8] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[8]_i_1__2_n_0 ),
        .Q(\m_payload_i_reg[46]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[9] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[9]_i_1__2_n_0 ),
        .Q(\m_payload_i_reg[46]_0 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h77F7)) 
    m_valid_i_i_1
       (.I0(m_valid_i_reg_2),
        .I1(s_ready_i_reg_0),
        .I2(m_valid_i_reg_0),
        .I3(s_axi_rready),
        .O(m_valid_i0));
  FDRE #(
    .INIT(1'b0)) 
    m_valid_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(m_valid_i0),
        .Q(m_valid_i_reg_0),
        .R(m_valid_i_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'hFDDD)) 
    s_ready_i_i_1__1
       (.I0(m_valid_i_reg_0),
        .I1(s_axi_rready),
        .I2(m_valid_i_reg_2),
        .I3(s_ready_i_reg_0),
        .O(s_ready_i_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s_ready_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(s_ready_i_i_1__1_n_0),
        .Q(s_ready_i_reg_0),
        .R(s_ready_i_reg_2));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[0] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[33]_0 [0]),
        .Q(\skid_buffer_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[10] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[33]_0 [10]),
        .Q(\skid_buffer_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[11] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[33]_0 [11]),
        .Q(\skid_buffer_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[12] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[33]_0 [12]),
        .Q(\skid_buffer_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[13] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[33]_0 [13]),
        .Q(\skid_buffer_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[14] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[33]_0 [14]),
        .Q(\skid_buffer_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[15] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[33]_0 [15]),
        .Q(\skid_buffer_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[16] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[33]_0 [16]),
        .Q(\skid_buffer_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[17] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[33]_0 [17]),
        .Q(\skid_buffer_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[18] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[33]_0 [18]),
        .Q(\skid_buffer_reg_n_0_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[19] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[33]_0 [19]),
        .Q(\skid_buffer_reg_n_0_[19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[33]_0 [1]),
        .Q(\skid_buffer_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[20] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[33]_0 [20]),
        .Q(\skid_buffer_reg_n_0_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[21] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[33]_0 [21]),
        .Q(\skid_buffer_reg_n_0_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[22] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[33]_0 [22]),
        .Q(\skid_buffer_reg_n_0_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[23] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[33]_0 [23]),
        .Q(\skid_buffer_reg_n_0_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[24] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[33]_0 [24]),
        .Q(\skid_buffer_reg_n_0_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[25] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[33]_0 [25]),
        .Q(\skid_buffer_reg_n_0_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[26] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[33]_0 [26]),
        .Q(\skid_buffer_reg_n_0_[26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[27] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[33]_0 [27]),
        .Q(\skid_buffer_reg_n_0_[27] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[28] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[33]_0 [28]),
        .Q(\skid_buffer_reg_n_0_[28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[29] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[33]_0 [29]),
        .Q(\skid_buffer_reg_n_0_[29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[2] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[33]_0 [2]),
        .Q(\skid_buffer_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[30] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[33]_0 [30]),
        .Q(\skid_buffer_reg_n_0_[30] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[31] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[33]_0 [31]),
        .Q(\skid_buffer_reg_n_0_[31] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[32] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[33]_0 [32]),
        .Q(\skid_buffer_reg_n_0_[32] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[33] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[33]_0 [33]),
        .Q(\skid_buffer_reg_n_0_[33] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[34] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[46]_0 [0]),
        .Q(\skid_buffer_reg_n_0_[34] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[35] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[46]_0 [1]),
        .Q(\skid_buffer_reg_n_0_[35] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[36] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[46]_0 [2]),
        .Q(\skid_buffer_reg_n_0_[36] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[37] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[46]_0 [3]),
        .Q(\skid_buffer_reg_n_0_[37] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[38] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[46]_0 [4]),
        .Q(\skid_buffer_reg_n_0_[38] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[39] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[46]_0 [5]),
        .Q(\skid_buffer_reg_n_0_[39] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[3] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[33]_0 [3]),
        .Q(\skid_buffer_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[40] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[46]_0 [6]),
        .Q(\skid_buffer_reg_n_0_[40] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[41] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[46]_0 [7]),
        .Q(\skid_buffer_reg_n_0_[41] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[42] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[46]_0 [8]),
        .Q(\skid_buffer_reg_n_0_[42] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[43] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[46]_0 [9]),
        .Q(\skid_buffer_reg_n_0_[43] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[44] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[46]_0 [10]),
        .Q(\skid_buffer_reg_n_0_[44] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[45] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[46]_0 [11]),
        .Q(\skid_buffer_reg_n_0_[45] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[46] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[46]_0 [12]),
        .Q(\skid_buffer_reg_n_0_[46] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[4] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[33]_0 [4]),
        .Q(\skid_buffer_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[5] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[33]_0 [5]),
        .Q(\skid_buffer_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[6] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[33]_0 [6]),
        .Q(\skid_buffer_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[7] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[33]_0 [7]),
        .Q(\skid_buffer_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[8] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[33]_0 [8]),
        .Q(\skid_buffer_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[9] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[33]_0 [9]),
        .Q(\skid_buffer_reg_n_0_[9] ),
        .R(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "processor_axi_gpio_1_0,axi_gpio,{}" *) (* X_CORE_INFO = "axi_gpio,Vivado 2020.1" *) (* downgradeipidentifiedwarnings = "yes" *) 
module processor_axi_gpio_0_0
   (s_axi_aclk,
    s_axi_aresetn,
    s_axi_awaddr,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_araddr,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rvalid,
    s_axi_rready,
    gpio_io_o,
    gpio2_io_o);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 S_AXI_ACLK CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S_AXI_ACLK, ASSOCIATED_BUSIF S_AXI, ASSOCIATED_RESET s_axi_aresetn, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN processor_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input s_axi_aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 S_AXI_ARESETN RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S_AXI_ARESETN, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input s_axi_aresetn;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWADDR" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S_AXI, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 9, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN processor_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input [8:0]s_axi_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWVALID" *) input s_axi_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWREADY" *) output s_axi_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WDATA" *) input [31:0]s_axi_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WSTRB" *) input [3:0]s_axi_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WVALID" *) input s_axi_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WREADY" *) output s_axi_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI BRESP" *) output [1:0]s_axi_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI BVALID" *) output s_axi_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI BREADY" *) input s_axi_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARADDR" *) input [8:0]s_axi_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARVALID" *) input s_axi_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARREADY" *) output s_axi_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RDATA" *) output [31:0]s_axi_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RRESP" *) output [1:0]s_axi_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RVALID" *) output s_axi_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RREADY" *) input s_axi_rready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:gpio:1.0 GPIO TRI_O" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME GPIO, BOARD.ASSOCIATED_PARAM GPIO_BOARD_INTERFACE" *) output [0:0]gpio_io_o;
  (* X_INTERFACE_INFO = "xilinx.com:interface:gpio:1.0 GPIO2 TRI_O" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME GPIO2, BOARD.ASSOCIATED_PARAM GPIO2_BOARD_INTERFACE" *) output [0:0]gpio2_io_o;

  wire [0:0]gpio2_io_o;
  wire [0:0]gpio_io_o;
  wire s_axi_aclk;
  wire [8:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [8:0]s_axi_awaddr;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire [1:0]s_axi_bresp;
  wire s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire s_axi_rready;
  wire [1:0]s_axi_rresp;
  wire s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire s_axi_wready;
  wire [3:0]s_axi_wstrb;
  wire s_axi_wvalid;
  wire NLW_U0_ip2intc_irpt_UNCONNECTED;
  wire [0:0]NLW_U0_gpio2_io_t_UNCONNECTED;
  wire [0:0]NLW_U0_gpio_io_t_UNCONNECTED;

  (* C_ALL_INPUTS = "0" *) 
  (* C_ALL_INPUTS_2 = "0" *) 
  (* C_ALL_OUTPUTS = "1" *) 
  (* C_ALL_OUTPUTS_2 = "1" *) 
  (* C_DOUT_DEFAULT = "0" *) 
  (* C_DOUT_DEFAULT_2 = "0" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_GPIO2_WIDTH = "1" *) 
  (* C_GPIO_WIDTH = "1" *) 
  (* C_INTERRUPT_PRESENT = "0" *) 
  (* C_IS_DUAL = "1" *) 
  (* C_S_AXI_ADDR_WIDTH = "9" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_TRI_DEFAULT = "-1" *) 
  (* C_TRI_DEFAULT_2 = "-1" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* ip_group = "LOGICORE" *) 
  processor_axi_gpio_0_0__axi_gpio U0
       (.gpio2_io_i(1'b0),
        .gpio2_io_o(gpio2_io_o),
        .gpio2_io_t(NLW_U0_gpio2_io_t_UNCONNECTED[0]),
        .gpio_io_i(1'b0),
        .gpio_io_o(gpio_io_o),
        .gpio_io_t(NLW_U0_gpio_io_t_UNCONNECTED[0]),
        .ip2intc_irpt(NLW_U0_ip2intc_irpt_UNCONNECTED),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awready(s_axi_awready),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bresp(s_axi_bresp),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rready(s_axi_rready),
        .s_axi_rresp(s_axi_rresp),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wready(s_axi_wready),
        .s_axi_wstrb(s_axi_wstrb),
        .s_axi_wvalid(s_axi_wvalid));
endmodule

(* ORIG_REF_NAME = "GPIO_Core" *) 
module processor_axi_gpio_0_0__GPIO_Core
   (reg3,
    reg1,
    gpio2_io_o,
    gpio_io_o,
    gpio_io_t,
    gpio2_io_t,
    ip2bus_wrack_i,
    ip2bus_rdack_i,
    rst,
    s_axi_aclk,
    bus2ip_cs,
    \Dual.gpio2_Data_Out_reg[0]_0 ,
    \Dual.gpio_Data_Out_reg[0]_0 ,
    \Dual.gpio_OE_reg[0]_0 ,
    \Dual.gpio2_OE_reg[0]_0 ,
    bus2ip_rnw);
  output [0:0]reg3;
  output [0:0]reg1;
  output [0:0]gpio2_io_o;
  output [0:0]gpio_io_o;
  output [0:0]gpio_io_t;
  output [0:0]gpio2_io_t;
  output ip2bus_wrack_i;
  output ip2bus_rdack_i;
  input rst;
  input s_axi_aclk;
  input bus2ip_cs;
  input \Dual.gpio2_Data_Out_reg[0]_0 ;
  input \Dual.gpio_Data_Out_reg[0]_0 ;
  input \Dual.gpio_OE_reg[0]_0 ;
  input \Dual.gpio2_OE_reg[0]_0 ;
  input bus2ip_rnw;

  wire \Dual.ALLOUT0_ND_G1.READ_REG_GEN[0].reg1[31]_i_1_n_0 ;
  wire \Dual.ALLOUT1_ND_G2.READ_REG2_GEN[0].reg3[31]_i_1_n_0 ;
  wire \Dual.gpio2_Data_Out_reg[0]_0 ;
  wire \Dual.gpio2_OE_reg[0]_0 ;
  wire \Dual.gpio_Data_Out_reg[0]_0 ;
  wire \Dual.gpio_OE_reg[0]_0 ;
  wire GPIO_xferAck_i;
  wire bus2ip_cs;
  wire bus2ip_rnw;
  wire [0:0]gpio2_io_o;
  wire [0:0]gpio2_io_t;
  wire [0:0]gpio_io_o;
  wire [0:0]gpio_io_t;
  wire gpio_xferAck_Reg;
  wire iGPIO_xferAck;
  wire ip2bus_rdack_i;
  wire ip2bus_wrack_i;
  wire [0:0]reg1;
  wire [0:0]reg3;
  wire rst;
  wire s_axi_aclk;

  LUT3 #(
    .INIT(8'h04)) 
    \/i_ 
       (.I0(gpio_xferAck_Reg),
        .I1(bus2ip_cs),
        .I2(GPIO_xferAck_i),
        .O(iGPIO_xferAck));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h00080000)) 
    \Dual.ALLOUT0_ND_G1.READ_REG_GEN[0].reg1[31]_i_1 
       (.I0(gpio_io_o),
        .I1(bus2ip_cs),
        .I2(gpio_xferAck_Reg),
        .I3(GPIO_xferAck_i),
        .I4(bus2ip_rnw),
        .O(\Dual.ALLOUT0_ND_G1.READ_REG_GEN[0].reg1[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Dual.ALLOUT0_ND_G1.READ_REG_GEN[0].reg1_reg[31] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\Dual.ALLOUT0_ND_G1.READ_REG_GEN[0].reg1[31]_i_1_n_0 ),
        .Q(reg1),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'h00080000)) 
    \Dual.ALLOUT1_ND_G2.READ_REG2_GEN[0].reg3[31]_i_1 
       (.I0(gpio2_io_o),
        .I1(bus2ip_cs),
        .I2(gpio_xferAck_Reg),
        .I3(GPIO_xferAck_i),
        .I4(bus2ip_rnw),
        .O(\Dual.ALLOUT1_ND_G2.READ_REG2_GEN[0].reg3[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Dual.ALLOUT1_ND_G2.READ_REG2_GEN[0].reg3_reg[31] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\Dual.ALLOUT1_ND_G2.READ_REG2_GEN[0].reg3[31]_i_1_n_0 ),
        .Q(reg3),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Dual.gpio2_Data_Out_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\Dual.gpio2_Data_Out_reg[0]_0 ),
        .Q(gpio2_io_o),
        .R(rst));
  FDSE #(
    .INIT(1'b1)) 
    \Dual.gpio2_OE_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\Dual.gpio2_OE_reg[0]_0 ),
        .Q(gpio2_io_t),
        .S(rst));
  FDRE #(
    .INIT(1'b0)) 
    \Dual.gpio_Data_Out_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\Dual.gpio_Data_Out_reg[0]_0 ),
        .Q(gpio_io_o),
        .R(rst));
  FDSE #(
    .INIT(1'b1)) 
    \Dual.gpio_OE_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\Dual.gpio_OE_reg[0]_0 ),
        .Q(gpio_io_t),
        .S(rst));
  FDRE #(
    .INIT(1'b0)) 
    gpio_xferAck_Reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(GPIO_xferAck_i),
        .Q(gpio_xferAck_Reg),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    iGPIO_xferAck_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(iGPIO_xferAck),
        .Q(GPIO_xferAck_i),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ip2bus_rdack_i_D1_i_1
       (.I0(GPIO_xferAck_i),
        .I1(bus2ip_rnw),
        .O(ip2bus_rdack_i));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ip2bus_wrack_i_D1_i_1
       (.I0(GPIO_xferAck_i),
        .I1(bus2ip_rnw),
        .O(ip2bus_wrack_i));
endmodule

(* ORIG_REF_NAME = "address_decoder" *) 
module processor_axi_gpio_0_0__address_decoder
   (bus2ip_cs,
    s_axi_wdata_0_sp_1,
    \s_axi_wdata[0]_0 ,
    \s_axi_wdata[0]_1 ,
    \s_axi_wdata[0]_2 ,
    ip2bus_rdack_i_D1_reg,
    ip2bus_wrack_i_D1_reg,
    D,
    Q,
    s_axi_aclk,
    \Dual.gpio2_OE_reg[0] ,
    s_axi_wdata,
    \Dual.gpio2_Data_Out_reg[0] ,
    gpio2_io_o,
    gpio_io_o,
    gpio_io_t,
    gpio2_io_t,
    s_axi_aresetn,
    ip2bus_rdack_i_D1,
    s_axi_arready,
    s_axi_arready_0,
    ip2bus_wrack_i_D1,
    s_axi_wready,
    reg3,
    reg1);
  output bus2ip_cs;
  output s_axi_wdata_0_sp_1;
  output \s_axi_wdata[0]_0 ;
  output \s_axi_wdata[0]_1 ;
  output \s_axi_wdata[0]_2 ;
  output ip2bus_rdack_i_D1_reg;
  output ip2bus_wrack_i_D1_reg;
  output [1:0]D;
  input Q;
  input s_axi_aclk;
  input [2:0]\Dual.gpio2_OE_reg[0] ;
  input [0:0]s_axi_wdata;
  input \Dual.gpio2_Data_Out_reg[0] ;
  input [0:0]gpio2_io_o;
  input [0:0]gpio_io_o;
  input [0:0]gpio_io_t;
  input [0:0]gpio2_io_t;
  input s_axi_aresetn;
  input ip2bus_rdack_i_D1;
  input s_axi_arready;
  input [3:0]s_axi_arready_0;
  input ip2bus_wrack_i_D1;
  input s_axi_wready;
  input [0:0]reg3;
  input [0:0]reg1;

  wire Bus_RNW_reg;
  wire Bus_RNW_reg_i_1_n_0;
  wire [1:0]D;
  wire \Dual.gpio2_Data_Out_reg[0] ;
  wire [2:0]\Dual.gpio2_OE_reg[0] ;
  wire \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ;
  wire \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ;
  wire \GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ;
  wire \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg ;
  wire \MEM_DECODE_GEN[0].cs_out_i[0]_i_1_n_0 ;
  wire Q;
  wire bus2ip_cs;
  wire ce_expnd_i_0;
  wire ce_expnd_i_1;
  wire ce_expnd_i_2;
  wire ce_expnd_i_3;
  wire cs_ce_clr;
  wire [0:0]gpio2_io_o;
  wire [0:0]gpio2_io_t;
  wire \gpio_core_1/gpio_reg_en ;
  wire [0:0]gpio_io_o;
  wire [0:0]gpio_io_t;
  wire \ip2bus_data_i_D1[31]_i_2_n_0 ;
  wire ip2bus_rdack_i_D1;
  wire ip2bus_rdack_i_D1_reg;
  wire ip2bus_wrack_i_D1;
  wire ip2bus_wrack_i_D1_reg;
  wire [0:0]reg1;
  wire [0:0]reg3;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire s_axi_arready;
  wire [3:0]s_axi_arready_0;
  wire [0:0]s_axi_wdata;
  wire \s_axi_wdata[0]_0 ;
  wire \s_axi_wdata[0]_1 ;
  wire \s_axi_wdata[0]_2 ;
  wire s_axi_wdata_0_sn_1;
  wire s_axi_wready;

  assign s_axi_wdata_0_sp_1 = s_axi_wdata_0_sn_1;
  LUT3 #(
    .INIT(8'hB8)) 
    Bus_RNW_reg_i_1
       (.I0(\Dual.gpio2_Data_Out_reg[0] ),
        .I1(Q),
        .I2(Bus_RNW_reg),
        .O(Bus_RNW_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    Bus_RNW_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Bus_RNW_reg_i_1_n_0),
        .Q(Bus_RNW_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFBFF00000800)) 
    \Dual.gpio2_Data_Out[0]_i_1 
       (.I0(s_axi_wdata),
        .I1(\Dual.gpio2_OE_reg[0] [1]),
        .I2(\Dual.gpio2_OE_reg[0] [0]),
        .I3(\gpio_core_1/gpio_reg_en ),
        .I4(\Dual.gpio2_Data_Out_reg[0] ),
        .I5(gpio2_io_o),
        .O(s_axi_wdata_0_sn_1));
  LUT6 #(
    .INIT(64'hFFFFBFFF00008000)) 
    \Dual.gpio2_OE[0]_i_1 
       (.I0(s_axi_wdata),
        .I1(\Dual.gpio2_OE_reg[0] [0]),
        .I2(\Dual.gpio2_OE_reg[0] [1]),
        .I3(\gpio_core_1/gpio_reg_en ),
        .I4(\Dual.gpio2_Data_Out_reg[0] ),
        .I5(gpio2_io_t),
        .O(\s_axi_wdata[0]_2 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \Dual.gpio_Data_Out[0]_i_1 
       (.I0(s_axi_wdata),
        .I1(\Dual.gpio2_OE_reg[0] [0]),
        .I2(\Dual.gpio2_OE_reg[0] [1]),
        .I3(\gpio_core_1/gpio_reg_en ),
        .I4(\Dual.gpio2_Data_Out_reg[0] ),
        .I5(gpio_io_o),
        .O(\s_axi_wdata[0]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \Dual.gpio_Data_Out[0]_i_2 
       (.I0(bus2ip_cs),
        .I1(\Dual.gpio2_OE_reg[0] [2]),
        .O(\gpio_core_1/gpio_reg_en ));
  LUT6 #(
    .INIT(64'hFFFFFBFF00000800)) 
    \Dual.gpio_OE[0]_i_1 
       (.I0(s_axi_wdata),
        .I1(\Dual.gpio2_OE_reg[0] [0]),
        .I2(\Dual.gpio2_OE_reg[0] [1]),
        .I3(\gpio_core_1/gpio_reg_en ),
        .I4(\Dual.gpio2_Data_Out_reg[0] ),
        .I5(gpio_io_t),
        .O(\s_axi_wdata[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(ce_expnd_i_3),
        .Q(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ),
        .R(cs_ce_clr));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_BKEND_CE_REGISTERS[1].ce_out_i[1]_i_1 
       (.I0(\Dual.gpio2_OE_reg[0] [0]),
        .I1(\Dual.gpio2_OE_reg[0] [1]),
        .O(ce_expnd_i_2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(ce_expnd_i_2),
        .Q(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ),
        .R(cs_ce_clr));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(ce_expnd_i_1),
        .Q(\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ),
        .R(cs_ce_clr));
  LUT3 #(
    .INIT(8'hEF)) 
    \GEN_BKEND_CE_REGISTERS[3].ce_out_i[3]_i_1 
       (.I0(ip2bus_wrack_i_D1_reg),
        .I1(ip2bus_rdack_i_D1_reg),
        .I2(s_axi_aresetn),
        .O(cs_ce_clr));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_BKEND_CE_REGISTERS[3].ce_out_i[3]_i_2 
       (.I0(\Dual.gpio2_OE_reg[0] [1]),
        .I1(\Dual.gpio2_OE_reg[0] [0]),
        .O(ce_expnd_i_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(ce_expnd_i_0),
        .Q(\GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg ),
        .R(cs_ce_clr));
  processor_axi_gpio_0_0__pselect_f \MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I 
       (.\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] (\Dual.gpio2_OE_reg[0] [1:0]),
        .ce_expnd_i_3(ce_expnd_i_3));
  processor_axi_gpio_0_0__pselect_f__parameterized1 \MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I 
       (.\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2] (\Dual.gpio2_OE_reg[0] [1:0]),
        .ce_expnd_i_1(ce_expnd_i_1));
  LUT5 #(
    .INIT(32'h000000E0)) 
    \MEM_DECODE_GEN[0].cs_out_i[0]_i_1 
       (.I0(bus2ip_cs),
        .I1(Q),
        .I2(s_axi_aresetn),
        .I3(ip2bus_rdack_i_D1_reg),
        .I4(ip2bus_wrack_i_D1_reg),
        .O(\MEM_DECODE_GEN[0].cs_out_i[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_DECODE_GEN[0].cs_out_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\MEM_DECODE_GEN[0].cs_out_i[0]_i_1_n_0 ),
        .Q(bus2ip_cs),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00001400)) 
    \ip2bus_data_i_D1[0]_i_1 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ),
        .I1(\GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg ),
        .I2(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ),
        .I3(Bus_RNW_reg),
        .I4(\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h01FFFFFF01000000)) 
    \ip2bus_data_i_D1[31]_i_1 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ),
        .I1(\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ),
        .I2(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ),
        .I3(\GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg ),
        .I4(Bus_RNW_reg),
        .I5(\ip2bus_data_i_D1[31]_i_2_n_0 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h0030308000003080)) 
    \ip2bus_data_i_D1[31]_i_2 
       (.I0(reg3),
        .I1(\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ),
        .I2(Bus_RNW_reg),
        .I3(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ),
        .I4(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ),
        .I5(reg1),
        .O(\ip2bus_data_i_D1[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAEAAAA)) 
    s_axi_arready_INST_0
       (.I0(ip2bus_rdack_i_D1),
        .I1(s_axi_arready),
        .I2(s_axi_arready_0[2]),
        .I3(s_axi_arready_0[1]),
        .I4(s_axi_arready_0[3]),
        .I5(s_axi_arready_0[0]),
        .O(ip2bus_rdack_i_D1_reg));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAEAAAA)) 
    s_axi_wready_INST_0
       (.I0(ip2bus_wrack_i_D1),
        .I1(s_axi_wready),
        .I2(s_axi_arready_0[2]),
        .I3(s_axi_arready_0[1]),
        .I4(s_axi_arready_0[3]),
        .I5(s_axi_arready_0[0]),
        .O(ip2bus_wrack_i_D1_reg));
endmodule

(* C_ALL_INPUTS = "0" *) (* C_ALL_INPUTS_2 = "0" *) (* C_ALL_OUTPUTS = "1" *) 
(* C_ALL_OUTPUTS_2 = "1" *) (* C_DOUT_DEFAULT = "0" *) (* C_DOUT_DEFAULT_2 = "0" *) 
(* C_FAMILY = "zynq" *) (* C_GPIO2_WIDTH = "1" *) (* C_GPIO_WIDTH = "1" *) 
(* C_INTERRUPT_PRESENT = "0" *) (* C_IS_DUAL = "1" *) (* C_S_AXI_ADDR_WIDTH = "9" *) 
(* C_S_AXI_DATA_WIDTH = "32" *) (* C_TRI_DEFAULT = "-1" *) (* C_TRI_DEFAULT_2 = "-1" *) 
(* ORIG_REF_NAME = "axi_gpio" *) (* downgradeipidentifiedwarnings = "yes" *) (* ip_group = "LOGICORE" *) 
module processor_axi_gpio_0_0__axi_gpio
   (s_axi_aclk,
    s_axi_aresetn,
    s_axi_awaddr,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_araddr,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rvalid,
    s_axi_rready,
    ip2intc_irpt,
    gpio_io_i,
    gpio_io_o,
    gpio_io_t,
    gpio2_io_i,
    gpio2_io_o,
    gpio2_io_t);
  (* sigis = "Clk" *) input s_axi_aclk;
  (* sigis = "Rst" *) input s_axi_aresetn;
  input [8:0]s_axi_awaddr;
  input s_axi_awvalid;
  output s_axi_awready;
  input [31:0]s_axi_wdata;
  input [3:0]s_axi_wstrb;
  input s_axi_wvalid;
  output s_axi_wready;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [8:0]s_axi_araddr;
  input s_axi_arvalid;
  output s_axi_arready;
  output [31:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rvalid;
  input s_axi_rready;
  (* sigis = "INTR_LEVEL_HIGH" *) output ip2intc_irpt;
  input [0:0]gpio_io_i;
  output [0:0]gpio_io_o;
  output [0:0]gpio_io_t;
  input [0:0]gpio2_io_i;
  output [0:0]gpio2_io_o;
  output [0:0]gpio2_io_t;

  wire \<const0> ;
  wire AXI_LITE_IPIF_I_n_10;
  wire AXI_LITE_IPIF_I_n_7;
  wire AXI_LITE_IPIF_I_n_8;
  wire AXI_LITE_IPIF_I_n_9;
  wire \I_SLAVE_ATTACHMENT/rst ;
  wire bus2ip_cs;
  wire bus2ip_rnw;
  wire [0:0]gpio2_io_o;
  wire [0:0]gpio2_io_t;
  wire [0:0]gpio_io_o;
  wire [0:0]gpio_io_t;
  wire [0:31]ip2bus_data;
  wire [0:31]ip2bus_data_i_D1;
  wire ip2bus_rdack_i;
  wire ip2bus_rdack_i_D1;
  wire ip2bus_wrack_i;
  wire ip2bus_wrack_i_D1;
  wire [31:31]reg1;
  wire [31:31]reg3;
  wire s_axi_aclk;
  wire [8:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [8:0]s_axi_awaddr;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid;
  wire [30:0]\^s_axi_rdata ;
  wire s_axi_rready;
  wire s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire s_axi_wready;
  wire s_axi_wvalid;

  assign ip2intc_irpt = \<const0> ;
  assign s_axi_awready = s_axi_wready;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_rdata[31] = \^s_axi_rdata [30];
  assign s_axi_rdata[30] = \^s_axi_rdata [30];
  assign s_axi_rdata[29] = \^s_axi_rdata [30];
  assign s_axi_rdata[28] = \^s_axi_rdata [30];
  assign s_axi_rdata[27] = \^s_axi_rdata [30];
  assign s_axi_rdata[26] = \^s_axi_rdata [30];
  assign s_axi_rdata[25] = \^s_axi_rdata [30];
  assign s_axi_rdata[24] = \^s_axi_rdata [30];
  assign s_axi_rdata[23] = \^s_axi_rdata [30];
  assign s_axi_rdata[22] = \^s_axi_rdata [30];
  assign s_axi_rdata[21] = \^s_axi_rdata [30];
  assign s_axi_rdata[20] = \^s_axi_rdata [30];
  assign s_axi_rdata[19] = \^s_axi_rdata [30];
  assign s_axi_rdata[18] = \^s_axi_rdata [30];
  assign s_axi_rdata[17] = \^s_axi_rdata [30];
  assign s_axi_rdata[16] = \^s_axi_rdata [30];
  assign s_axi_rdata[15] = \^s_axi_rdata [30];
  assign s_axi_rdata[14] = \^s_axi_rdata [30];
  assign s_axi_rdata[13] = \^s_axi_rdata [30];
  assign s_axi_rdata[12] = \^s_axi_rdata [30];
  assign s_axi_rdata[11] = \^s_axi_rdata [30];
  assign s_axi_rdata[10] = \^s_axi_rdata [30];
  assign s_axi_rdata[9] = \^s_axi_rdata [30];
  assign s_axi_rdata[8] = \^s_axi_rdata [30];
  assign s_axi_rdata[7] = \^s_axi_rdata [30];
  assign s_axi_rdata[6] = \^s_axi_rdata [30];
  assign s_axi_rdata[5] = \^s_axi_rdata [30];
  assign s_axi_rdata[4] = \^s_axi_rdata [30];
  assign s_axi_rdata[3] = \^s_axi_rdata [30];
  assign s_axi_rdata[2] = \^s_axi_rdata [30];
  assign s_axi_rdata[1] = \^s_axi_rdata [30];
  assign s_axi_rdata[0] = \^s_axi_rdata [0];
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  processor_axi_gpio_0_0__axi_lite_ipif AXI_LITE_IPIF_I
       (.D({ip2bus_data[0],ip2bus_data[31]}),
        .Q({ip2bus_data_i_D1[0],ip2bus_data_i_D1[31]}),
        .bus2ip_cs(bus2ip_cs),
        .bus2ip_rnw(bus2ip_rnw),
        .gpio2_io_o(gpio2_io_o),
        .gpio2_io_t(gpio2_io_t),
        .gpio_io_o(gpio_io_o),
        .gpio_io_t(gpio_io_t),
        .ip2bus_rdack_i_D1(ip2bus_rdack_i_D1),
        .ip2bus_rdack_i_D1_reg(s_axi_arready),
        .ip2bus_wrack_i_D1(ip2bus_wrack_i_D1),
        .ip2bus_wrack_i_D1_reg(s_axi_wready),
        .reg1(reg1),
        .reg3(reg3),
        .rst(\I_SLAVE_ATTACHMENT/rst ),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr({s_axi_araddr[8],s_axi_araddr[3:2]}),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr({s_axi_awaddr[8],s_axi_awaddr[3:2]}),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bvalid_i_reg(s_axi_bvalid),
        .s_axi_rdata({\^s_axi_rdata [30],\^s_axi_rdata [0]}),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid_i_reg(s_axi_rvalid),
        .s_axi_wdata(s_axi_wdata[0]),
        .\s_axi_wdata[0]_0 (AXI_LITE_IPIF_I_n_8),
        .\s_axi_wdata[0]_1 (AXI_LITE_IPIF_I_n_9),
        .\s_axi_wdata[0]_2 (AXI_LITE_IPIF_I_n_10),
        .s_axi_wdata_0_sp_1(AXI_LITE_IPIF_I_n_7),
        .s_axi_wvalid(s_axi_wvalid));
  GND GND
       (.G(\<const0> ));
  processor_axi_gpio_0_0__GPIO_Core gpio_core_1
       (.\Dual.gpio2_Data_Out_reg[0]_0 (AXI_LITE_IPIF_I_n_7),
        .\Dual.gpio2_OE_reg[0]_0 (AXI_LITE_IPIF_I_n_10),
        .\Dual.gpio_Data_Out_reg[0]_0 (AXI_LITE_IPIF_I_n_8),
        .\Dual.gpio_OE_reg[0]_0 (AXI_LITE_IPIF_I_n_9),
        .bus2ip_cs(bus2ip_cs),
        .bus2ip_rnw(bus2ip_rnw),
        .gpio2_io_o(gpio2_io_o),
        .gpio2_io_t(gpio2_io_t),
        .gpio_io_o(gpio_io_o),
        .gpio_io_t(gpio_io_t),
        .ip2bus_rdack_i(ip2bus_rdack_i),
        .ip2bus_wrack_i(ip2bus_wrack_i),
        .reg1(reg1),
        .reg3(reg3),
        .rst(\I_SLAVE_ATTACHMENT/rst ),
        .s_axi_aclk(s_axi_aclk));
  FDRE #(
    .INIT(1'b0)) 
    \ip2bus_data_i_D1_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ip2bus_data[0]),
        .Q(ip2bus_data_i_D1[0]),
        .R(\I_SLAVE_ATTACHMENT/rst ));
  FDRE #(
    .INIT(1'b0)) 
    \ip2bus_data_i_D1_reg[31] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ip2bus_data[31]),
        .Q(ip2bus_data_i_D1[31]),
        .R(\I_SLAVE_ATTACHMENT/rst ));
  FDRE #(
    .INIT(1'b0)) 
    ip2bus_rdack_i_D1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ip2bus_rdack_i),
        .Q(ip2bus_rdack_i_D1),
        .R(\I_SLAVE_ATTACHMENT/rst ));
  FDRE #(
    .INIT(1'b0)) 
    ip2bus_wrack_i_D1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ip2bus_wrack_i),
        .Q(ip2bus_wrack_i_D1),
        .R(\I_SLAVE_ATTACHMENT/rst ));
endmodule

(* ORIG_REF_NAME = "axi_lite_ipif" *) 
module processor_axi_gpio_0_0__axi_lite_ipif
   (rst,
    bus2ip_rnw,
    s_axi_rvalid_i_reg,
    s_axi_bvalid_i_reg,
    bus2ip_cs,
    ip2bus_rdack_i_D1_reg,
    ip2bus_wrack_i_D1_reg,
    s_axi_wdata_0_sp_1,
    \s_axi_wdata[0]_0 ,
    \s_axi_wdata[0]_1 ,
    \s_axi_wdata[0]_2 ,
    s_axi_rdata,
    D,
    s_axi_aclk,
    s_axi_arvalid,
    s_axi_rready,
    s_axi_bready,
    s_axi_wdata,
    gpio2_io_o,
    gpio_io_o,
    gpio_io_t,
    gpio2_io_t,
    s_axi_aresetn,
    s_axi_awvalid,
    s_axi_wvalid,
    Q,
    reg3,
    reg1,
    ip2bus_rdack_i_D1,
    ip2bus_wrack_i_D1,
    s_axi_araddr,
    s_axi_awaddr);
  output rst;
  output bus2ip_rnw;
  output s_axi_rvalid_i_reg;
  output s_axi_bvalid_i_reg;
  output bus2ip_cs;
  output ip2bus_rdack_i_D1_reg;
  output ip2bus_wrack_i_D1_reg;
  output s_axi_wdata_0_sp_1;
  output \s_axi_wdata[0]_0 ;
  output \s_axi_wdata[0]_1 ;
  output \s_axi_wdata[0]_2 ;
  output [1:0]s_axi_rdata;
  output [1:0]D;
  input s_axi_aclk;
  input s_axi_arvalid;
  input s_axi_rready;
  input s_axi_bready;
  input [0:0]s_axi_wdata;
  input [0:0]gpio2_io_o;
  input [0:0]gpio_io_o;
  input [0:0]gpio_io_t;
  input [0:0]gpio2_io_t;
  input s_axi_aresetn;
  input s_axi_awvalid;
  input s_axi_wvalid;
  input [1:0]Q;
  input [0:0]reg3;
  input [0:0]reg1;
  input ip2bus_rdack_i_D1;
  input ip2bus_wrack_i_D1;
  input [2:0]s_axi_araddr;
  input [2:0]s_axi_awaddr;

  wire [1:0]D;
  wire [1:0]Q;
  wire bus2ip_cs;
  wire bus2ip_rnw;
  wire [0:0]gpio2_io_o;
  wire [0:0]gpio2_io_t;
  wire [0:0]gpio_io_o;
  wire [0:0]gpio_io_t;
  wire ip2bus_rdack_i_D1;
  wire ip2bus_rdack_i_D1_reg;
  wire ip2bus_wrack_i_D1;
  wire ip2bus_wrack_i_D1_reg;
  wire [0:0]reg1;
  wire [0:0]reg3;
  wire rst;
  wire s_axi_aclk;
  wire [2:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arvalid;
  wire [2:0]s_axi_awaddr;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid_i_reg;
  wire [1:0]s_axi_rdata;
  wire s_axi_rready;
  wire s_axi_rvalid_i_reg;
  wire [0:0]s_axi_wdata;
  wire \s_axi_wdata[0]_0 ;
  wire \s_axi_wdata[0]_1 ;
  wire \s_axi_wdata[0]_2 ;
  wire s_axi_wdata_0_sn_1;
  wire s_axi_wvalid;

  assign s_axi_wdata_0_sp_1 = s_axi_wdata_0_sn_1;
  processor_axi_gpio_0_0__slave_attachment I_SLAVE_ATTACHMENT
       (.D(D),
        .Q(Q),
        .SS(rst),
        .bus2ip_cs(bus2ip_cs),
        .bus2ip_rnw_i_reg_0(bus2ip_rnw),
        .gpio2_io_o(gpio2_io_o),
        .gpio2_io_t(gpio2_io_t),
        .gpio_io_o(gpio_io_o),
        .gpio_io_t(gpio_io_t),
        .ip2bus_rdack_i_D1(ip2bus_rdack_i_D1),
        .ip2bus_rdack_i_D1_reg(ip2bus_rdack_i_D1_reg),
        .ip2bus_wrack_i_D1(ip2bus_wrack_i_D1),
        .ip2bus_wrack_i_D1_reg(ip2bus_wrack_i_D1_reg),
        .reg1(reg1),
        .reg3(reg3),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bvalid_i_reg_0(s_axi_bvalid_i_reg),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid_i_reg_0(s_axi_rvalid_i_reg),
        .s_axi_wdata(s_axi_wdata),
        .\s_axi_wdata[0]_0 (\s_axi_wdata[0]_0 ),
        .\s_axi_wdata[0]_1 (\s_axi_wdata[0]_1 ),
        .\s_axi_wdata[0]_2 (\s_axi_wdata[0]_2 ),
        .s_axi_wdata_0_sp_1(s_axi_wdata_0_sn_1),
        .s_axi_wvalid(s_axi_wvalid));
endmodule

(* ORIG_REF_NAME = "pselect_f" *) 
module processor_axi_gpio_0_0__pselect_f
   (ce_expnd_i_3,
    \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] );
  output ce_expnd_i_3;
  input [1:0]\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] ;

  wire [1:0]\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] ;
  wire ce_expnd_i_3;

  LUT2 #(
    .INIT(4'h1)) 
    CS
       (.I0(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] [0]),
        .I1(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] [1]),
        .O(ce_expnd_i_3));
endmodule

(* ORIG_REF_NAME = "pselect_f" *) 
module processor_axi_gpio_0_0__pselect_f__parameterized1
   (ce_expnd_i_1,
    \GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2] );
  output ce_expnd_i_1;
  input [1:0]\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2] ;

  wire [1:0]\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2] ;
  wire ce_expnd_i_1;

  LUT2 #(
    .INIT(4'h2)) 
    CS
       (.I0(\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2] [1]),
        .I1(\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2] [0]),
        .O(ce_expnd_i_1));
endmodule

(* ORIG_REF_NAME = "slave_attachment" *) 
module processor_axi_gpio_0_0__slave_attachment
   (SS,
    bus2ip_rnw_i_reg_0,
    s_axi_rvalid_i_reg_0,
    s_axi_bvalid_i_reg_0,
    bus2ip_cs,
    ip2bus_rdack_i_D1_reg,
    ip2bus_wrack_i_D1_reg,
    s_axi_wdata_0_sp_1,
    \s_axi_wdata[0]_0 ,
    \s_axi_wdata[0]_1 ,
    \s_axi_wdata[0]_2 ,
    s_axi_rdata,
    D,
    s_axi_aclk,
    s_axi_arvalid,
    s_axi_rready,
    s_axi_bready,
    s_axi_wdata,
    gpio2_io_o,
    gpio_io_o,
    gpio_io_t,
    gpio2_io_t,
    s_axi_aresetn,
    s_axi_awvalid,
    s_axi_wvalid,
    Q,
    reg3,
    reg1,
    ip2bus_rdack_i_D1,
    ip2bus_wrack_i_D1,
    s_axi_araddr,
    s_axi_awaddr);
  output [0:0]SS;
  output bus2ip_rnw_i_reg_0;
  output s_axi_rvalid_i_reg_0;
  output s_axi_bvalid_i_reg_0;
  output bus2ip_cs;
  output ip2bus_rdack_i_D1_reg;
  output ip2bus_wrack_i_D1_reg;
  output s_axi_wdata_0_sp_1;
  output \s_axi_wdata[0]_0 ;
  output \s_axi_wdata[0]_1 ;
  output \s_axi_wdata[0]_2 ;
  output [1:0]s_axi_rdata;
  output [1:0]D;
  input s_axi_aclk;
  input s_axi_arvalid;
  input s_axi_rready;
  input s_axi_bready;
  input [0:0]s_axi_wdata;
  input [0:0]gpio2_io_o;
  input [0:0]gpio_io_o;
  input [0:0]gpio_io_t;
  input [0:0]gpio2_io_t;
  input s_axi_aresetn;
  input s_axi_awvalid;
  input s_axi_wvalid;
  input [1:0]Q;
  input [0:0]reg3;
  input [0:0]reg1;
  input ip2bus_rdack_i_D1;
  input ip2bus_wrack_i_D1;
  input [2:0]s_axi_araddr;
  input [2:0]s_axi_awaddr;

  wire [1:0]D;
  wire \FSM_onehot_state[0]_i_1_n_0 ;
  wire \FSM_onehot_state[1]_i_1_n_0 ;
  wire \FSM_onehot_state[2]_i_1_n_0 ;
  wire \FSM_onehot_state[3]_i_1_n_0 ;
  wire \FSM_onehot_state_reg_n_0_[0] ;
  wire \FSM_onehot_state_reg_n_0_[3] ;
  wire [3:0]\INCLUDE_DPHASE_TIMER.dpto_cnt_reg ;
  wire [1:0]Q;
  wire [0:0]SS;
  wire [0:6]bus2ip_addr;
  wire \bus2ip_addr_i[8]_i_1_n_0 ;
  wire bus2ip_cs;
  wire bus2ip_rnw_i_reg_0;
  wire clear;
  wire [0:0]gpio2_io_o;
  wire [0:0]gpio2_io_t;
  wire [0:0]gpio_io_o;
  wire [0:0]gpio_io_t;
  wire ip2bus_rdack_i_D1;
  wire ip2bus_rdack_i_D1_reg;
  wire ip2bus_wrack_i_D1;
  wire ip2bus_wrack_i_D1_reg;
  wire is_read_i_1_n_0;
  wire is_read_reg_n_0;
  wire is_write_i_1_n_0;
  wire is_write_i_2_n_0;
  wire is_write_reg_n_0;
  wire p_0_in;
  wire [1:0]p_0_out;
  wire [8:2]p_1_in;
  wire p_5_in;
  wire [3:0]plusOp;
  wire [0:0]reg1;
  wire [0:0]reg3;
  wire s_axi_aclk;
  wire [2:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arvalid;
  wire [2:0]s_axi_awaddr;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bresp_i;
  wire s_axi_bvalid_i_i_1_n_0;
  wire s_axi_bvalid_i_reg_0;
  wire [1:0]s_axi_rdata;
  wire \s_axi_rdata_i[0]_i_1_n_0 ;
  wire \s_axi_rdata_i[31]_i_1_n_0 ;
  wire s_axi_rready;
  wire s_axi_rresp_i;
  wire s_axi_rvalid_i_i_1_n_0;
  wire s_axi_rvalid_i_reg_0;
  wire [0:0]s_axi_wdata;
  wire \s_axi_wdata[0]_0 ;
  wire \s_axi_wdata[0]_1 ;
  wire \s_axi_wdata[0]_2 ;
  wire s_axi_wdata_0_sn_1;
  wire s_axi_wvalid;
  wire start2;
  wire start2_i_1_n_0;
  wire [1:0]state;
  wire state1__2;

  assign s_axi_wdata_0_sp_1 = s_axi_wdata_0_sn_1;
  LUT6 #(
    .INIT(64'hFFFF150015001500)) 
    \FSM_onehot_state[0]_i_1 
       (.I0(s_axi_arvalid),
        .I1(s_axi_wvalid),
        .I2(s_axi_awvalid),
        .I3(\FSM_onehot_state_reg_n_0_[0] ),
        .I4(state1__2),
        .I5(\FSM_onehot_state_reg_n_0_[3] ),
        .O(\FSM_onehot_state[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_state[1]_i_1 
       (.I0(s_axi_arvalid),
        .I1(\FSM_onehot_state_reg_n_0_[0] ),
        .I2(ip2bus_rdack_i_D1_reg),
        .I3(s_axi_rresp_i),
        .O(\FSM_onehot_state[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0800FFFF08000800)) 
    \FSM_onehot_state[2]_i_1 
       (.I0(s_axi_wvalid),
        .I1(s_axi_awvalid),
        .I2(s_axi_arvalid),
        .I3(\FSM_onehot_state_reg_n_0_[0] ),
        .I4(ip2bus_wrack_i_D1_reg),
        .I5(s_axi_bresp_i),
        .O(\FSM_onehot_state[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF888F888FFFFF888)) 
    \FSM_onehot_state[3]_i_1 
       (.I0(ip2bus_wrack_i_D1_reg),
        .I1(s_axi_bresp_i),
        .I2(s_axi_rresp_i),
        .I3(ip2bus_rdack_i_D1_reg),
        .I4(\FSM_onehot_state_reg_n_0_[3] ),
        .I5(state1__2),
        .O(\FSM_onehot_state[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \FSM_onehot_state[3]_i_2 
       (.I0(s_axi_bready),
        .I1(s_axi_bvalid_i_reg_0),
        .I2(s_axi_rready),
        .I3(s_axi_rvalid_i_reg_0),
        .O(state1__2));
  (* FSM_ENCODED_STATES = "iSTATE:0010,iSTATE0:0100,iSTATE1:1000,iSTATE2:0001" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_state_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_state[0]_i_1_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[0] ),
        .S(SS));
  (* FSM_ENCODED_STATES = "iSTATE:0010,iSTATE0:0100,iSTATE1:1000,iSTATE2:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_state[1]_i_1_n_0 ),
        .Q(s_axi_rresp_i),
        .R(SS));
  (* FSM_ENCODED_STATES = "iSTATE:0010,iSTATE0:0100,iSTATE1:1000,iSTATE2:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_state[2]_i_1_n_0 ),
        .Q(s_axi_bresp_i),
        .R(SS));
  (* FSM_ENCODED_STATES = "iSTATE:0010,iSTATE0:0100,iSTATE1:1000,iSTATE2:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_state[3]_i_1_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[3] ),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[0]_i_1 
       (.I0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [0]),
        .O(plusOp[0]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[1]_i_1 
       (.I0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [0]),
        .I1(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [1]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[2]_i_1 
       (.I0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [0]),
        .I1(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [1]),
        .I2(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [2]),
        .O(plusOp[2]));
  LUT2 #(
    .INIT(4'h9)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1 
       (.I0(state[0]),
        .I1(state[1]),
        .O(clear));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_2 
       (.I0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [1]),
        .I1(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [0]),
        .I2(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [2]),
        .I3(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [3]),
        .O(plusOp[3]));
  FDRE #(
    .INIT(1'b0)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(plusOp[0]),
        .Q(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [0]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(plusOp[1]),
        .Q(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [1]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(plusOp[2]),
        .Q(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [2]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(plusOp[3]),
        .Q(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [3]),
        .R(clear));
  processor_axi_gpio_0_0__address_decoder I_DECODER
       (.D(D),
        .\Dual.gpio2_Data_Out_reg[0] (bus2ip_rnw_i_reg_0),
        .\Dual.gpio2_OE_reg[0] ({bus2ip_addr[0],bus2ip_addr[5],bus2ip_addr[6]}),
        .Q(start2),
        .bus2ip_cs(bus2ip_cs),
        .gpio2_io_o(gpio2_io_o),
        .gpio2_io_t(gpio2_io_t),
        .gpio_io_o(gpio_io_o),
        .gpio_io_t(gpio_io_t),
        .ip2bus_rdack_i_D1(ip2bus_rdack_i_D1),
        .ip2bus_rdack_i_D1_reg(ip2bus_rdack_i_D1_reg),
        .ip2bus_wrack_i_D1(ip2bus_wrack_i_D1),
        .ip2bus_wrack_i_D1_reg(ip2bus_wrack_i_D1_reg),
        .reg1(reg1),
        .reg3(reg3),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arready(is_read_reg_n_0),
        .s_axi_arready_0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg ),
        .s_axi_wdata(s_axi_wdata),
        .\s_axi_wdata[0]_0 (\s_axi_wdata[0]_0 ),
        .\s_axi_wdata[0]_1 (\s_axi_wdata[0]_1 ),
        .\s_axi_wdata[0]_2 (\s_axi_wdata[0]_2 ),
        .s_axi_wdata_0_sp_1(s_axi_wdata_0_sn_1),
        .s_axi_wready(is_write_reg_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    \bus2ip_addr_i[2]_i_1 
       (.I0(s_axi_araddr[0]),
        .I1(s_axi_awaddr[0]),
        .I2(s_axi_arvalid),
        .O(p_1_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \bus2ip_addr_i[3]_i_1 
       (.I0(s_axi_araddr[1]),
        .I1(s_axi_awaddr[1]),
        .I2(s_axi_arvalid),
        .O(p_1_in[3]));
  LUT5 #(
    .INIT(32'h000000EA)) 
    \bus2ip_addr_i[8]_i_1 
       (.I0(s_axi_arvalid),
        .I1(s_axi_awvalid),
        .I2(s_axi_wvalid),
        .I3(state[1]),
        .I4(state[0]),
        .O(\bus2ip_addr_i[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \bus2ip_addr_i[8]_i_2 
       (.I0(s_axi_araddr[2]),
        .I1(s_axi_awaddr[2]),
        .I2(s_axi_arvalid),
        .O(p_1_in[8]));
  FDRE #(
    .INIT(1'b0)) 
    \bus2ip_addr_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[8]_i_1_n_0 ),
        .D(p_1_in[2]),
        .Q(bus2ip_addr[6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \bus2ip_addr_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[8]_i_1_n_0 ),
        .D(p_1_in[3]),
        .Q(bus2ip_addr[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \bus2ip_addr_i_reg[8] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[8]_i_1_n_0 ),
        .D(p_1_in[8]),
        .Q(bus2ip_addr[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    bus2ip_rnw_i_reg
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[8]_i_1_n_0 ),
        .D(s_axi_arvalid),
        .Q(bus2ip_rnw_i_reg_0),
        .R(SS));
  LUT5 #(
    .INIT(32'h8BBB8888)) 
    is_read_i_1
       (.I0(s_axi_arvalid),
        .I1(\FSM_onehot_state_reg_n_0_[0] ),
        .I2(state1__2),
        .I3(\FSM_onehot_state_reg_n_0_[3] ),
        .I4(is_read_reg_n_0),
        .O(is_read_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    is_read_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(is_read_i_1_n_0),
        .Q(is_read_reg_n_0),
        .R(SS));
  LUT6 #(
    .INIT(64'h2000FFFF20000000)) 
    is_write_i_1
       (.I0(\FSM_onehot_state_reg_n_0_[0] ),
        .I1(s_axi_arvalid),
        .I2(s_axi_awvalid),
        .I3(s_axi_wvalid),
        .I4(is_write_i_2_n_0),
        .I5(is_write_reg_n_0),
        .O(is_write_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFEAEAEAAAAAAAAA)) 
    is_write_i_2
       (.I0(\FSM_onehot_state_reg_n_0_[0] ),
        .I1(s_axi_bready),
        .I2(s_axi_bvalid_i_reg_0),
        .I3(s_axi_rready),
        .I4(s_axi_rvalid_i_reg_0),
        .I5(\FSM_onehot_state_reg_n_0_[3] ),
        .O(is_write_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    is_write_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(is_write_i_1_n_0),
        .Q(is_write_reg_n_0),
        .R(SS));
  LUT1 #(
    .INIT(2'h1)) 
    rst_i_1
       (.I0(s_axi_aresetn),
        .O(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    rst_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in),
        .Q(SS),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h08FF0808)) 
    s_axi_bvalid_i_i_1
       (.I0(ip2bus_wrack_i_D1_reg),
        .I1(state[1]),
        .I2(state[0]),
        .I3(s_axi_bready),
        .I4(s_axi_bvalid_i_reg_0),
        .O(s_axi_bvalid_i_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s_axi_bvalid_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_bvalid_i_i_1_n_0),
        .Q(s_axi_bvalid_i_reg_0),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axi_rdata_i[0]_i_1 
       (.I0(Q[0]),
        .I1(s_axi_rresp_i),
        .I2(s_axi_rdata[0]),
        .O(\s_axi_rdata_i[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axi_rdata_i[31]_i_1 
       (.I0(Q[1]),
        .I1(s_axi_rresp_i),
        .I2(s_axi_rdata[1]),
        .O(\s_axi_rdata_i[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\s_axi_rdata_i[0]_i_1_n_0 ),
        .Q(s_axi_rdata[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[31] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\s_axi_rdata_i[31]_i_1_n_0 ),
        .Q(s_axi_rdata[1]),
        .R(SS));
  LUT5 #(
    .INIT(32'h08FF0808)) 
    s_axi_rvalid_i_i_1
       (.I0(ip2bus_rdack_i_D1_reg),
        .I1(state[0]),
        .I2(state[1]),
        .I3(s_axi_rready),
        .I4(s_axi_rvalid_i_reg_0),
        .O(s_axi_rvalid_i_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s_axi_rvalid_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_rvalid_i_i_1_n_0),
        .Q(s_axi_rvalid_i_reg_0),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h000000F8)) 
    start2_i_1
       (.I0(s_axi_awvalid),
        .I1(s_axi_wvalid),
        .I2(s_axi_arvalid),
        .I3(state[1]),
        .I4(state[0]),
        .O(start2_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    start2_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(start2_i_1_n_0),
        .Q(start2),
        .R(SS));
  LUT5 #(
    .INIT(32'h77FC44FC)) 
    \state[0]_i_1 
       (.I0(state1__2),
        .I1(state[0]),
        .I2(s_axi_arvalid),
        .I3(state[1]),
        .I4(ip2bus_wrack_i_D1_reg),
        .O(p_0_out[0]));
  LUT6 #(
    .INIT(64'h55FFFF0C5500FF0C)) 
    \state[1]_i_1 
       (.I0(state1__2),
        .I1(p_5_in),
        .I2(s_axi_arvalid),
        .I3(state[1]),
        .I4(state[0]),
        .I5(ip2bus_rdack_i_D1_reg),
        .O(p_0_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \state[1]_i_2 
       (.I0(s_axi_awvalid),
        .I1(s_axi_wvalid),
        .O(p_5_in));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_out[0]),
        .Q(state[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_out[1]),
        .Q(state[1]),
        .R(SS));
endmodule

(* CHECK_LICENSE_TYPE = "processor_axi_gpio_0_1,axi_gpio,{}" *) (* X_CORE_INFO = "axi_gpio,Vivado 2020.1" *) (* downgradeipidentifiedwarnings = "yes" *) 
module processor_axi_gpio_0_1
   (s_axi_aclk,
    s_axi_aresetn,
    s_axi_awaddr,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_araddr,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rvalid,
    s_axi_rready,
    gpio_io_o);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 S_AXI_ACLK CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S_AXI_ACLK, ASSOCIATED_BUSIF S_AXI, ASSOCIATED_RESET s_axi_aresetn, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN processor_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input s_axi_aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 S_AXI_ARESETN RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S_AXI_ARESETN, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input s_axi_aresetn;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWADDR" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S_AXI, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 9, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN processor_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input [8:0]s_axi_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWVALID" *) input s_axi_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWREADY" *) output s_axi_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WDATA" *) input [31:0]s_axi_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WSTRB" *) input [3:0]s_axi_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WVALID" *) input s_axi_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WREADY" *) output s_axi_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI BRESP" *) output [1:0]s_axi_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI BVALID" *) output s_axi_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI BREADY" *) input s_axi_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARADDR" *) input [8:0]s_axi_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARVALID" *) input s_axi_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARREADY" *) output s_axi_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RDATA" *) output [31:0]s_axi_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RRESP" *) output [1:0]s_axi_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RVALID" *) output s_axi_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RREADY" *) input s_axi_rready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:gpio:1.0 GPIO TRI_O" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME GPIO, BOARD.ASSOCIATED_PARAM GPIO_BOARD_INTERFACE" *) output [15:0]gpio_io_o;

  wire [15:0]gpio_io_o;
  wire s_axi_aclk;
  wire [8:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [8:0]s_axi_awaddr;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire [1:0]s_axi_bresp;
  wire s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire s_axi_rready;
  wire [1:0]s_axi_rresp;
  wire s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire s_axi_wready;
  wire [3:0]s_axi_wstrb;
  wire s_axi_wvalid;
  wire NLW_U0_ip2intc_irpt_UNCONNECTED;
  wire [31:0]NLW_U0_gpio2_io_o_UNCONNECTED;
  wire [31:0]NLW_U0_gpio2_io_t_UNCONNECTED;
  wire [15:0]NLW_U0_gpio_io_t_UNCONNECTED;

  (* C_ALL_INPUTS = "0" *) 
  (* C_ALL_INPUTS_2 = "0" *) 
  (* C_ALL_OUTPUTS = "1" *) 
  (* C_ALL_OUTPUTS_2 = "0" *) 
  (* C_DOUT_DEFAULT = "0" *) 
  (* C_DOUT_DEFAULT_2 = "0" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_GPIO2_WIDTH = "32" *) 
  (* C_GPIO_WIDTH = "16" *) 
  (* C_INTERRUPT_PRESENT = "0" *) 
  (* C_IS_DUAL = "0" *) 
  (* C_S_AXI_ADDR_WIDTH = "9" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_TRI_DEFAULT = "-1" *) 
  (* C_TRI_DEFAULT_2 = "-1" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* ip_group = "LOGICORE" *) 
  processor_axi_gpio_0_1_axi_gpio U0
       (.gpio2_io_i({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gpio2_io_o(NLW_U0_gpio2_io_o_UNCONNECTED[31:0]),
        .gpio2_io_t(NLW_U0_gpio2_io_t_UNCONNECTED[31:0]),
        .gpio_io_i({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gpio_io_o(gpio_io_o),
        .gpio_io_t(NLW_U0_gpio_io_t_UNCONNECTED[15:0]),
        .ip2intc_irpt(NLW_U0_ip2intc_irpt_UNCONNECTED),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awready(s_axi_awready),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bresp(s_axi_bresp),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rready(s_axi_rready),
        .s_axi_rresp(s_axi_rresp),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wready(s_axi_wready),
        .s_axi_wstrb(s_axi_wstrb),
        .s_axi_wvalid(s_axi_wvalid));
endmodule

(* ORIG_REF_NAME = "GPIO_Core" *) 
module processor_axi_gpio_0_1_GPIO_Core
   (gpio_io_o,
    ip2bus_wrack_i,
    ip2bus_rdack_i,
    gpio_io_t,
    \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] ,
    s_axi_aclk,
    SS,
    bus2ip_cs,
    bus2ip_rnw,
    E,
    D,
    \Not_Dual.gpio_OE_reg[0]_0 ,
    \GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ,
    \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ,
    \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ,
    Bus_RNW_reg,
    \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg );
  output [15:0]gpio_io_o;
  output ip2bus_wrack_i;
  output ip2bus_rdack_i;
  output [15:0]gpio_io_t;
  output [16:0]\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] ;
  input s_axi_aclk;
  input [0:0]SS;
  input bus2ip_cs;
  input bus2ip_rnw;
  input [0:0]E;
  input [15:0]D;
  input [0:0]\Not_Dual.gpio_OE_reg[0]_0 ;
  input \GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ;
  input \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ;
  input \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ;
  input Bus_RNW_reg;
  input \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg ;

  wire Bus_RNW_reg;
  wire [15:0]D;
  wire [0:0]E;
  wire \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ;
  wire [16:0]\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] ;
  wire \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ;
  wire \GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ;
  wire \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg ;
  wire GPIO_xferAck_i;
  wire [0:0]\Not_Dual.gpio_OE_reg[0]_0 ;
  wire Read_Reg_Rst__0;
  wire [0:0]SS;
  wire bus2ip_cs;
  wire bus2ip_rnw;
  wire [15:0]gpio_io_o;
  wire [15:0]gpio_io_t;
  wire gpio_xferAck_Reg;
  wire iGPIO_xferAck__0;
  wire ip2bus_rdack_i;
  wire ip2bus_wrack_i;
  wire [16:31]reg1;
  wire s_axi_aclk;

  FDRE #(
    .INIT(1'b0)) 
    \Not_Dual.ALLOUT_ND.READ_REG_GEN[0].reg1_reg[16] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio_io_o[15]),
        .Q(reg1[16]),
        .R(Read_Reg_Rst__0));
  FDRE #(
    .INIT(1'b0)) 
    \Not_Dual.ALLOUT_ND.READ_REG_GEN[10].reg1_reg[26] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio_io_o[5]),
        .Q(reg1[26]),
        .R(Read_Reg_Rst__0));
  FDRE #(
    .INIT(1'b0)) 
    \Not_Dual.ALLOUT_ND.READ_REG_GEN[11].reg1_reg[27] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio_io_o[4]),
        .Q(reg1[27]),
        .R(Read_Reg_Rst__0));
  FDRE #(
    .INIT(1'b0)) 
    \Not_Dual.ALLOUT_ND.READ_REG_GEN[12].reg1_reg[28] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio_io_o[3]),
        .Q(reg1[28]),
        .R(Read_Reg_Rst__0));
  FDRE #(
    .INIT(1'b0)) 
    \Not_Dual.ALLOUT_ND.READ_REG_GEN[13].reg1_reg[29] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio_io_o[2]),
        .Q(reg1[29]),
        .R(Read_Reg_Rst__0));
  FDRE #(
    .INIT(1'b0)) 
    \Not_Dual.ALLOUT_ND.READ_REG_GEN[14].reg1_reg[30] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio_io_o[1]),
        .Q(reg1[30]),
        .R(Read_Reg_Rst__0));
  FDRE #(
    .INIT(1'b0)) 
    \Not_Dual.ALLOUT_ND.READ_REG_GEN[15].reg1_reg[31] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio_io_o[0]),
        .Q(reg1[31]),
        .R(Read_Reg_Rst__0));
  FDRE #(
    .INIT(1'b0)) 
    \Not_Dual.ALLOUT_ND.READ_REG_GEN[1].reg1_reg[17] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio_io_o[14]),
        .Q(reg1[17]),
        .R(Read_Reg_Rst__0));
  FDRE #(
    .INIT(1'b0)) 
    \Not_Dual.ALLOUT_ND.READ_REG_GEN[2].reg1_reg[18] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio_io_o[13]),
        .Q(reg1[18]),
        .R(Read_Reg_Rst__0));
  FDRE #(
    .INIT(1'b0)) 
    \Not_Dual.ALLOUT_ND.READ_REG_GEN[3].reg1_reg[19] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio_io_o[12]),
        .Q(reg1[19]),
        .R(Read_Reg_Rst__0));
  FDRE #(
    .INIT(1'b0)) 
    \Not_Dual.ALLOUT_ND.READ_REG_GEN[4].reg1_reg[20] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio_io_o[11]),
        .Q(reg1[20]),
        .R(Read_Reg_Rst__0));
  FDRE #(
    .INIT(1'b0)) 
    \Not_Dual.ALLOUT_ND.READ_REG_GEN[5].reg1_reg[21] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio_io_o[10]),
        .Q(reg1[21]),
        .R(Read_Reg_Rst__0));
  FDRE #(
    .INIT(1'b0)) 
    \Not_Dual.ALLOUT_ND.READ_REG_GEN[6].reg1_reg[22] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio_io_o[9]),
        .Q(reg1[22]),
        .R(Read_Reg_Rst__0));
  FDRE #(
    .INIT(1'b0)) 
    \Not_Dual.ALLOUT_ND.READ_REG_GEN[7].reg1_reg[23] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio_io_o[8]),
        .Q(reg1[23]),
        .R(Read_Reg_Rst__0));
  FDRE #(
    .INIT(1'b0)) 
    \Not_Dual.ALLOUT_ND.READ_REG_GEN[8].reg1_reg[24] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio_io_o[7]),
        .Q(reg1[24]),
        .R(Read_Reg_Rst__0));
  FDRE #(
    .INIT(1'b0)) 
    \Not_Dual.ALLOUT_ND.READ_REG_GEN[9].reg1_reg[25] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio_io_o[6]),
        .Q(reg1[25]),
        .R(Read_Reg_Rst__0));
  FDRE #(
    .INIT(1'b0)) 
    \Not_Dual.gpio_Data_Out_reg[0] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[15]),
        .Q(gpio_io_o[15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \Not_Dual.gpio_Data_Out_reg[10] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[5]),
        .Q(gpio_io_o[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \Not_Dual.gpio_Data_Out_reg[11] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[4]),
        .Q(gpio_io_o[4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \Not_Dual.gpio_Data_Out_reg[12] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[3]),
        .Q(gpio_io_o[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \Not_Dual.gpio_Data_Out_reg[13] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[2]),
        .Q(gpio_io_o[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \Not_Dual.gpio_Data_Out_reg[14] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[1]),
        .Q(gpio_io_o[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \Not_Dual.gpio_Data_Out_reg[15] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[0]),
        .Q(gpio_io_o[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \Not_Dual.gpio_Data_Out_reg[1] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[14]),
        .Q(gpio_io_o[14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \Not_Dual.gpio_Data_Out_reg[2] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[13]),
        .Q(gpio_io_o[13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \Not_Dual.gpio_Data_Out_reg[3] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[12]),
        .Q(gpio_io_o[12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \Not_Dual.gpio_Data_Out_reg[4] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[11]),
        .Q(gpio_io_o[11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \Not_Dual.gpio_Data_Out_reg[5] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[10]),
        .Q(gpio_io_o[10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \Not_Dual.gpio_Data_Out_reg[6] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[9]),
        .Q(gpio_io_o[9]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \Not_Dual.gpio_Data_Out_reg[7] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[8]),
        .Q(gpio_io_o[8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \Not_Dual.gpio_Data_Out_reg[8] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[7]),
        .Q(gpio_io_o[7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \Not_Dual.gpio_Data_Out_reg[9] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[6]),
        .Q(gpio_io_o[6]),
        .R(SS));
  FDSE #(
    .INIT(1'b1)) 
    \Not_Dual.gpio_OE_reg[0] 
       (.C(s_axi_aclk),
        .CE(\Not_Dual.gpio_OE_reg[0]_0 ),
        .D(D[15]),
        .Q(gpio_io_t[15]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \Not_Dual.gpio_OE_reg[10] 
       (.C(s_axi_aclk),
        .CE(\Not_Dual.gpio_OE_reg[0]_0 ),
        .D(D[5]),
        .Q(gpio_io_t[5]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \Not_Dual.gpio_OE_reg[11] 
       (.C(s_axi_aclk),
        .CE(\Not_Dual.gpio_OE_reg[0]_0 ),
        .D(D[4]),
        .Q(gpio_io_t[4]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \Not_Dual.gpio_OE_reg[12] 
       (.C(s_axi_aclk),
        .CE(\Not_Dual.gpio_OE_reg[0]_0 ),
        .D(D[3]),
        .Q(gpio_io_t[3]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \Not_Dual.gpio_OE_reg[13] 
       (.C(s_axi_aclk),
        .CE(\Not_Dual.gpio_OE_reg[0]_0 ),
        .D(D[2]),
        .Q(gpio_io_t[2]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \Not_Dual.gpio_OE_reg[14] 
       (.C(s_axi_aclk),
        .CE(\Not_Dual.gpio_OE_reg[0]_0 ),
        .D(D[1]),
        .Q(gpio_io_t[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \Not_Dual.gpio_OE_reg[15] 
       (.C(s_axi_aclk),
        .CE(\Not_Dual.gpio_OE_reg[0]_0 ),
        .D(D[0]),
        .Q(gpio_io_t[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \Not_Dual.gpio_OE_reg[1] 
       (.C(s_axi_aclk),
        .CE(\Not_Dual.gpio_OE_reg[0]_0 ),
        .D(D[14]),
        .Q(gpio_io_t[14]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \Not_Dual.gpio_OE_reg[2] 
       (.C(s_axi_aclk),
        .CE(\Not_Dual.gpio_OE_reg[0]_0 ),
        .D(D[13]),
        .Q(gpio_io_t[13]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \Not_Dual.gpio_OE_reg[3] 
       (.C(s_axi_aclk),
        .CE(\Not_Dual.gpio_OE_reg[0]_0 ),
        .D(D[12]),
        .Q(gpio_io_t[12]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \Not_Dual.gpio_OE_reg[4] 
       (.C(s_axi_aclk),
        .CE(\Not_Dual.gpio_OE_reg[0]_0 ),
        .D(D[11]),
        .Q(gpio_io_t[11]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \Not_Dual.gpio_OE_reg[5] 
       (.C(s_axi_aclk),
        .CE(\Not_Dual.gpio_OE_reg[0]_0 ),
        .D(D[10]),
        .Q(gpio_io_t[10]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \Not_Dual.gpio_OE_reg[6] 
       (.C(s_axi_aclk),
        .CE(\Not_Dual.gpio_OE_reg[0]_0 ),
        .D(D[9]),
        .Q(gpio_io_t[9]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \Not_Dual.gpio_OE_reg[7] 
       (.C(s_axi_aclk),
        .CE(\Not_Dual.gpio_OE_reg[0]_0 ),
        .D(D[8]),
        .Q(gpio_io_t[8]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \Not_Dual.gpio_OE_reg[8] 
       (.C(s_axi_aclk),
        .CE(\Not_Dual.gpio_OE_reg[0]_0 ),
        .D(D[7]),
        .Q(gpio_io_t[7]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \Not_Dual.gpio_OE_reg[9] 
       (.C(s_axi_aclk),
        .CE(\Not_Dual.gpio_OE_reg[0]_0 ),
        .D(D[6]),
        .Q(gpio_io_t[6]),
        .S(SS));
  LUT4 #(
    .INIT(16'hFFDF)) 
    Read_Reg_Rst
       (.I0(bus2ip_rnw),
        .I1(GPIO_xferAck_i),
        .I2(bus2ip_cs),
        .I3(gpio_xferAck_Reg),
        .O(Read_Reg_Rst__0));
  FDRE #(
    .INIT(1'b0)) 
    gpio_xferAck_Reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(GPIO_xferAck_i),
        .Q(gpio_xferAck_Reg),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'h02)) 
    iGPIO_xferAck
       (.I0(bus2ip_cs),
        .I1(gpio_xferAck_Reg),
        .I2(GPIO_xferAck_i),
        .O(iGPIO_xferAck__0));
  FDRE #(
    .INIT(1'b0)) 
    iGPIO_xferAck_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(iGPIO_xferAck__0),
        .Q(GPIO_xferAck_i),
        .R(SS));
  LUT5 #(
    .INIT(32'h00001400)) 
    \ip2bus_data_i_D1[0]_i_1 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ),
        .I1(\GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg ),
        .I2(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ),
        .I3(Bus_RNW_reg),
        .I4(\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ),
        .O(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] [16]));
  LUT6 #(
    .INIT(64'h0011000011400000)) 
    \ip2bus_data_i_D1[16]_i_1 
       (.I0(\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ),
        .I2(reg1[16]),
        .I3(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ),
        .I4(Bus_RNW_reg),
        .I5(\GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg ),
        .O(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] [15]));
  LUT6 #(
    .INIT(64'h0011000011400000)) 
    \ip2bus_data_i_D1[17]_i_1 
       (.I0(\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ),
        .I2(reg1[17]),
        .I3(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ),
        .I4(Bus_RNW_reg),
        .I5(\GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg ),
        .O(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] [14]));
  LUT6 #(
    .INIT(64'h0011000011400000)) 
    \ip2bus_data_i_D1[18]_i_1 
       (.I0(\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ),
        .I2(reg1[18]),
        .I3(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ),
        .I4(Bus_RNW_reg),
        .I5(\GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg ),
        .O(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] [13]));
  LUT6 #(
    .INIT(64'h0011000011400000)) 
    \ip2bus_data_i_D1[19]_i_1 
       (.I0(\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ),
        .I2(reg1[19]),
        .I3(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ),
        .I4(Bus_RNW_reg),
        .I5(\GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg ),
        .O(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] [12]));
  LUT6 #(
    .INIT(64'h0011000011400000)) 
    \ip2bus_data_i_D1[20]_i_1 
       (.I0(\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ),
        .I2(reg1[20]),
        .I3(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ),
        .I4(Bus_RNW_reg),
        .I5(\GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg ),
        .O(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] [11]));
  LUT6 #(
    .INIT(64'h0011000011400000)) 
    \ip2bus_data_i_D1[21]_i_1 
       (.I0(\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ),
        .I2(reg1[21]),
        .I3(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ),
        .I4(Bus_RNW_reg),
        .I5(\GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg ),
        .O(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] [10]));
  LUT6 #(
    .INIT(64'h0011000011400000)) 
    \ip2bus_data_i_D1[22]_i_1 
       (.I0(\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ),
        .I2(reg1[22]),
        .I3(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ),
        .I4(Bus_RNW_reg),
        .I5(\GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg ),
        .O(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] [9]));
  LUT6 #(
    .INIT(64'h0011000011400000)) 
    \ip2bus_data_i_D1[23]_i_1 
       (.I0(\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ),
        .I2(reg1[23]),
        .I3(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ),
        .I4(Bus_RNW_reg),
        .I5(\GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg ),
        .O(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] [8]));
  LUT6 #(
    .INIT(64'h0011000011400000)) 
    \ip2bus_data_i_D1[24]_i_1 
       (.I0(\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ),
        .I2(reg1[24]),
        .I3(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ),
        .I4(Bus_RNW_reg),
        .I5(\GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg ),
        .O(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] [7]));
  LUT6 #(
    .INIT(64'h0011000011400000)) 
    \ip2bus_data_i_D1[25]_i_1 
       (.I0(\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ),
        .I2(reg1[25]),
        .I3(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ),
        .I4(Bus_RNW_reg),
        .I5(\GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg ),
        .O(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] [6]));
  LUT6 #(
    .INIT(64'h0011000011400000)) 
    \ip2bus_data_i_D1[26]_i_1 
       (.I0(\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ),
        .I2(reg1[26]),
        .I3(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ),
        .I4(Bus_RNW_reg),
        .I5(\GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg ),
        .O(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] [5]));
  LUT6 #(
    .INIT(64'h0011000011400000)) 
    \ip2bus_data_i_D1[27]_i_1 
       (.I0(\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ),
        .I2(reg1[27]),
        .I3(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ),
        .I4(Bus_RNW_reg),
        .I5(\GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg ),
        .O(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] [4]));
  LUT6 #(
    .INIT(64'h0011000011400000)) 
    \ip2bus_data_i_D1[28]_i_1 
       (.I0(\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ),
        .I2(reg1[28]),
        .I3(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ),
        .I4(Bus_RNW_reg),
        .I5(\GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg ),
        .O(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] [3]));
  LUT6 #(
    .INIT(64'h0011000011400000)) 
    \ip2bus_data_i_D1[29]_i_1 
       (.I0(\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ),
        .I2(reg1[29]),
        .I3(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ),
        .I4(Bus_RNW_reg),
        .I5(\GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg ),
        .O(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] [2]));
  LUT6 #(
    .INIT(64'h0011000011400000)) 
    \ip2bus_data_i_D1[30]_i_1 
       (.I0(\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ),
        .I2(reg1[30]),
        .I3(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ),
        .I4(Bus_RNW_reg),
        .I5(\GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg ),
        .O(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] [1]));
  LUT6 #(
    .INIT(64'h0011000011400000)) 
    \ip2bus_data_i_D1[31]_i_1 
       (.I0(\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ),
        .I2(reg1[31]),
        .I3(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ),
        .I4(Bus_RNW_reg),
        .I5(\GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg ),
        .O(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] [0]));
  LUT2 #(
    .INIT(4'h8)) 
    ip2bus_rdack_i_D1_i_1
       (.I0(GPIO_xferAck_i),
        .I1(bus2ip_rnw),
        .O(ip2bus_rdack_i));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ip2bus_wrack_i_D1_i_1
       (.I0(GPIO_xferAck_i),
        .I1(bus2ip_rnw),
        .O(ip2bus_wrack_i));
endmodule

(* ORIG_REF_NAME = "address_decoder" *) 
module processor_axi_gpio_0_1_address_decoder
   (\GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg ,
    \GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ,
    \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ,
    \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ,
    Bus_RNW_reg,
    \MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ,
    E,
    \bus2ip_addr_i_reg[8] ,
    ip2bus_rdack_i_D1_reg,
    ip2bus_wrack_i_D1_reg,
    D,
    Q,
    s_axi_aclk,
    \Not_Dual.gpio_Data_Out_reg[0] ,
    Bus_RNW_reg_reg_0,
    s_axi_aresetn,
    ip2bus_rdack_i_D1,
    s_axi_arready,
    s_axi_arready_0,
    ip2bus_wrack_i_D1,
    s_axi_wready,
    s_axi_wdata);
  output \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg ;
  output \GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ;
  output \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ;
  output \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ;
  output Bus_RNW_reg;
  output \MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ;
  output [0:0]E;
  output [0:0]\bus2ip_addr_i_reg[8] ;
  output ip2bus_rdack_i_D1_reg;
  output ip2bus_wrack_i_D1_reg;
  output [15:0]D;
  input Q;
  input s_axi_aclk;
  input [2:0]\Not_Dual.gpio_Data_Out_reg[0] ;
  input Bus_RNW_reg_reg_0;
  input s_axi_aresetn;
  input ip2bus_rdack_i_D1;
  input s_axi_arready;
  input [3:0]s_axi_arready_0;
  input ip2bus_wrack_i_D1;
  input s_axi_wready;
  input [31:0]s_axi_wdata;

  wire Bus_RNW_reg;
  wire Bus_RNW_reg_i_1_n_0;
  wire Bus_RNW_reg_reg_0;
  wire [15:0]D;
  wire [0:0]E;
  wire \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ;
  wire \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ;
  wire \GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ;
  wire \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg ;
  wire \MEM_DECODE_GEN[0].cs_out_i[0]_i_1_n_0 ;
  wire \MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ;
  wire [2:0]\Not_Dual.gpio_Data_Out_reg[0] ;
  wire Q;
  wire [0:0]\bus2ip_addr_i_reg[8] ;
  wire ce_expnd_i_0;
  wire ce_expnd_i_1;
  wire ce_expnd_i_2;
  wire ce_expnd_i_3;
  wire cs_ce_clr;
  wire ip2bus_rdack_i_D1;
  wire ip2bus_rdack_i_D1_reg;
  wire ip2bus_wrack_i_D1;
  wire ip2bus_wrack_i_D1_reg;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire s_axi_arready;
  wire [3:0]s_axi_arready_0;
  wire [31:0]s_axi_wdata;
  wire s_axi_wready;

  LUT3 #(
    .INIT(8'hB8)) 
    Bus_RNW_reg_i_1
       (.I0(Bus_RNW_reg_reg_0),
        .I1(Q),
        .I2(Bus_RNW_reg),
        .O(Bus_RNW_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    Bus_RNW_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Bus_RNW_reg_i_1_n_0),
        .Q(Bus_RNW_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(ce_expnd_i_3),
        .Q(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ),
        .R(cs_ce_clr));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_BKEND_CE_REGISTERS[1].ce_out_i[1]_i_1 
       (.I0(\Not_Dual.gpio_Data_Out_reg[0] [0]),
        .I1(\Not_Dual.gpio_Data_Out_reg[0] [1]),
        .O(ce_expnd_i_2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(ce_expnd_i_2),
        .Q(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ),
        .R(cs_ce_clr));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(ce_expnd_i_1),
        .Q(\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ),
        .R(cs_ce_clr));
  LUT3 #(
    .INIT(8'hEF)) 
    \GEN_BKEND_CE_REGISTERS[3].ce_out_i[3]_i_1 
       (.I0(ip2bus_wrack_i_D1_reg),
        .I1(ip2bus_rdack_i_D1_reg),
        .I2(s_axi_aresetn),
        .O(cs_ce_clr));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_BKEND_CE_REGISTERS[3].ce_out_i[3]_i_2 
       (.I0(\Not_Dual.gpio_Data_Out_reg[0] [1]),
        .I1(\Not_Dual.gpio_Data_Out_reg[0] [0]),
        .O(ce_expnd_i_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(ce_expnd_i_0),
        .Q(\GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg ),
        .R(cs_ce_clr));
  processor_axi_gpio_0_1_pselect_f \MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I 
       (.\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] (\Not_Dual.gpio_Data_Out_reg[0] [1:0]),
        .ce_expnd_i_3(ce_expnd_i_3));
  processor_axi_gpio_0_1_pselect_f__parameterized1 \MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I 
       (.\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2] (\Not_Dual.gpio_Data_Out_reg[0] [1:0]),
        .ce_expnd_i_1(ce_expnd_i_1));
  LUT5 #(
    .INIT(32'h000000E0)) 
    \MEM_DECODE_GEN[0].cs_out_i[0]_i_1 
       (.I0(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I1(Q),
        .I2(s_axi_aresetn),
        .I3(ip2bus_rdack_i_D1_reg),
        .I4(ip2bus_wrack_i_D1_reg),
        .O(\MEM_DECODE_GEN[0].cs_out_i[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_DECODE_GEN[0].cs_out_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\MEM_DECODE_GEN[0].cs_out_i[0]_i_1_n_0 ),
        .Q(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h00000004)) 
    \Not_Dual.gpio_Data_Out[0]_i_1 
       (.I0(\Not_Dual.gpio_Data_Out_reg[0] [2]),
        .I1(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I2(\Not_Dual.gpio_Data_Out_reg[0] [0]),
        .I3(Bus_RNW_reg_reg_0),
        .I4(\Not_Dual.gpio_Data_Out_reg[0] [1]),
        .O(E));
  LUT4 #(
    .INIT(16'hFB08)) 
    \Not_Dual.gpio_Data_Out[0]_i_2 
       (.I0(s_axi_wdata[15]),
        .I1(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I2(\Not_Dual.gpio_Data_Out_reg[0] [1]),
        .I3(s_axi_wdata[31]),
        .O(D[15]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \Not_Dual.gpio_Data_Out[10]_i_1 
       (.I0(s_axi_wdata[5]),
        .I1(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I2(\Not_Dual.gpio_Data_Out_reg[0] [1]),
        .I3(s_axi_wdata[21]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \Not_Dual.gpio_Data_Out[11]_i_1 
       (.I0(s_axi_wdata[4]),
        .I1(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I2(\Not_Dual.gpio_Data_Out_reg[0] [1]),
        .I3(s_axi_wdata[20]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \Not_Dual.gpio_Data_Out[12]_i_1 
       (.I0(s_axi_wdata[3]),
        .I1(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I2(\Not_Dual.gpio_Data_Out_reg[0] [1]),
        .I3(s_axi_wdata[19]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \Not_Dual.gpio_Data_Out[13]_i_1 
       (.I0(s_axi_wdata[2]),
        .I1(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I2(\Not_Dual.gpio_Data_Out_reg[0] [1]),
        .I3(s_axi_wdata[18]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \Not_Dual.gpio_Data_Out[14]_i_1 
       (.I0(s_axi_wdata[1]),
        .I1(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I2(\Not_Dual.gpio_Data_Out_reg[0] [1]),
        .I3(s_axi_wdata[17]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \Not_Dual.gpio_Data_Out[15]_i_1 
       (.I0(s_axi_wdata[0]),
        .I1(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I2(\Not_Dual.gpio_Data_Out_reg[0] [1]),
        .I3(s_axi_wdata[16]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \Not_Dual.gpio_Data_Out[1]_i_1 
       (.I0(s_axi_wdata[14]),
        .I1(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I2(\Not_Dual.gpio_Data_Out_reg[0] [1]),
        .I3(s_axi_wdata[30]),
        .O(D[14]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \Not_Dual.gpio_Data_Out[2]_i_1 
       (.I0(s_axi_wdata[13]),
        .I1(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I2(\Not_Dual.gpio_Data_Out_reg[0] [1]),
        .I3(s_axi_wdata[29]),
        .O(D[13]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \Not_Dual.gpio_Data_Out[3]_i_1 
       (.I0(s_axi_wdata[12]),
        .I1(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I2(\Not_Dual.gpio_Data_Out_reg[0] [1]),
        .I3(s_axi_wdata[28]),
        .O(D[12]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \Not_Dual.gpio_Data_Out[4]_i_1 
       (.I0(s_axi_wdata[11]),
        .I1(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I2(\Not_Dual.gpio_Data_Out_reg[0] [1]),
        .I3(s_axi_wdata[27]),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \Not_Dual.gpio_Data_Out[5]_i_1 
       (.I0(s_axi_wdata[10]),
        .I1(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I2(\Not_Dual.gpio_Data_Out_reg[0] [1]),
        .I3(s_axi_wdata[26]),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \Not_Dual.gpio_Data_Out[6]_i_1 
       (.I0(s_axi_wdata[9]),
        .I1(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I2(\Not_Dual.gpio_Data_Out_reg[0] [1]),
        .I3(s_axi_wdata[25]),
        .O(D[9]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \Not_Dual.gpio_Data_Out[7]_i_1 
       (.I0(s_axi_wdata[8]),
        .I1(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I2(\Not_Dual.gpio_Data_Out_reg[0] [1]),
        .I3(s_axi_wdata[24]),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \Not_Dual.gpio_Data_Out[8]_i_1 
       (.I0(s_axi_wdata[7]),
        .I1(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I2(\Not_Dual.gpio_Data_Out_reg[0] [1]),
        .I3(s_axi_wdata[23]),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \Not_Dual.gpio_Data_Out[9]_i_1 
       (.I0(s_axi_wdata[6]),
        .I1(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I2(\Not_Dual.gpio_Data_Out_reg[0] [1]),
        .I3(s_axi_wdata[22]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    \Not_Dual.gpio_OE[0]_i_1 
       (.I0(\Not_Dual.gpio_Data_Out_reg[0] [2]),
        .I1(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I2(\Not_Dual.gpio_Data_Out_reg[0] [0]),
        .I3(Bus_RNW_reg_reg_0),
        .I4(\Not_Dual.gpio_Data_Out_reg[0] [1]),
        .O(\bus2ip_addr_i_reg[8] ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAEAAAA)) 
    s_axi_arready_INST_0
       (.I0(ip2bus_rdack_i_D1),
        .I1(s_axi_arready),
        .I2(s_axi_arready_0[2]),
        .I3(s_axi_arready_0[1]),
        .I4(s_axi_arready_0[3]),
        .I5(s_axi_arready_0[0]),
        .O(ip2bus_rdack_i_D1_reg));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAEAAAA)) 
    s_axi_wready_INST_0
       (.I0(ip2bus_wrack_i_D1),
        .I1(s_axi_wready),
        .I2(s_axi_arready_0[2]),
        .I3(s_axi_arready_0[1]),
        .I4(s_axi_arready_0[3]),
        .I5(s_axi_arready_0[0]),
        .O(ip2bus_wrack_i_D1_reg));
endmodule

(* C_ALL_INPUTS = "0" *) (* C_ALL_INPUTS_2 = "0" *) (* C_ALL_OUTPUTS = "1" *) 
(* C_ALL_OUTPUTS_2 = "0" *) (* C_DOUT_DEFAULT = "0" *) (* C_DOUT_DEFAULT_2 = "0" *) 
(* C_FAMILY = "zynq" *) (* C_GPIO2_WIDTH = "32" *) (* C_GPIO_WIDTH = "16" *) 
(* C_INTERRUPT_PRESENT = "0" *) (* C_IS_DUAL = "0" *) (* C_S_AXI_ADDR_WIDTH = "9" *) 
(* C_S_AXI_DATA_WIDTH = "32" *) (* C_TRI_DEFAULT = "-1" *) (* C_TRI_DEFAULT_2 = "-1" *) 
(* ORIG_REF_NAME = "axi_gpio" *) (* downgradeipidentifiedwarnings = "yes" *) (* ip_group = "LOGICORE" *) 
module processor_axi_gpio_0_1_axi_gpio
   (s_axi_aclk,
    s_axi_aresetn,
    s_axi_awaddr,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_araddr,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rvalid,
    s_axi_rready,
    ip2intc_irpt,
    gpio_io_i,
    gpio_io_o,
    gpio_io_t,
    gpio2_io_i,
    gpio2_io_o,
    gpio2_io_t);
  (* sigis = "Clk" *) input s_axi_aclk;
  (* sigis = "Rst" *) input s_axi_aresetn;
  input [8:0]s_axi_awaddr;
  input s_axi_awvalid;
  output s_axi_awready;
  input [31:0]s_axi_wdata;
  input [3:0]s_axi_wstrb;
  input s_axi_wvalid;
  output s_axi_wready;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [8:0]s_axi_araddr;
  input s_axi_arvalid;
  output s_axi_arready;
  output [31:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rvalid;
  input s_axi_rready;
  (* sigis = "INTR_LEVEL_HIGH" *) output ip2intc_irpt;
  input [15:0]gpio_io_i;
  output [15:0]gpio_io_o;
  output [15:0]gpio_io_t;
  input [31:0]gpio2_io_i;
  output [31:0]gpio2_io_o;
  output [31:0]gpio2_io_t;

  wire \<const0> ;
  wire \<const1> ;
  wire AXI_LITE_IPIF_I_n_10;
  wire AXI_LITE_IPIF_I_n_11;
  wire [0:15]DBus_Reg;
  wire \I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg ;
  wire \I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ;
  wire \I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ;
  wire \I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ;
  wire \I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg ;
  wire bus2ip_cs;
  wire bus2ip_reset;
  wire bus2ip_rnw;
  wire [15:0]gpio_io_o;
  wire [15:0]gpio_io_t;
  wire [0:31]ip2bus_data;
  wire [0:31]ip2bus_data_i_D1;
  wire ip2bus_rdack_i;
  wire ip2bus_rdack_i_D1;
  wire ip2bus_wrack_i;
  wire ip2bus_wrack_i_D1;
  wire s_axi_aclk;
  wire [8:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [8:0]s_axi_awaddr;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid;
  wire [30:0]\^s_axi_rdata ;
  wire s_axi_rready;
  wire s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire s_axi_wready;
  wire s_axi_wvalid;

  assign gpio2_io_o[31] = \<const0> ;
  assign gpio2_io_o[30] = \<const0> ;
  assign gpio2_io_o[29] = \<const0> ;
  assign gpio2_io_o[28] = \<const0> ;
  assign gpio2_io_o[27] = \<const0> ;
  assign gpio2_io_o[26] = \<const0> ;
  assign gpio2_io_o[25] = \<const0> ;
  assign gpio2_io_o[24] = \<const0> ;
  assign gpio2_io_o[23] = \<const0> ;
  assign gpio2_io_o[22] = \<const0> ;
  assign gpio2_io_o[21] = \<const0> ;
  assign gpio2_io_o[20] = \<const0> ;
  assign gpio2_io_o[19] = \<const0> ;
  assign gpio2_io_o[18] = \<const0> ;
  assign gpio2_io_o[17] = \<const0> ;
  assign gpio2_io_o[16] = \<const0> ;
  assign gpio2_io_o[15] = \<const0> ;
  assign gpio2_io_o[14] = \<const0> ;
  assign gpio2_io_o[13] = \<const0> ;
  assign gpio2_io_o[12] = \<const0> ;
  assign gpio2_io_o[11] = \<const0> ;
  assign gpio2_io_o[10] = \<const0> ;
  assign gpio2_io_o[9] = \<const0> ;
  assign gpio2_io_o[8] = \<const0> ;
  assign gpio2_io_o[7] = \<const0> ;
  assign gpio2_io_o[6] = \<const0> ;
  assign gpio2_io_o[5] = \<const0> ;
  assign gpio2_io_o[4] = \<const0> ;
  assign gpio2_io_o[3] = \<const0> ;
  assign gpio2_io_o[2] = \<const0> ;
  assign gpio2_io_o[1] = \<const0> ;
  assign gpio2_io_o[0] = \<const0> ;
  assign gpio2_io_t[31] = \<const1> ;
  assign gpio2_io_t[30] = \<const1> ;
  assign gpio2_io_t[29] = \<const1> ;
  assign gpio2_io_t[28] = \<const1> ;
  assign gpio2_io_t[27] = \<const1> ;
  assign gpio2_io_t[26] = \<const1> ;
  assign gpio2_io_t[25] = \<const1> ;
  assign gpio2_io_t[24] = \<const1> ;
  assign gpio2_io_t[23] = \<const1> ;
  assign gpio2_io_t[22] = \<const1> ;
  assign gpio2_io_t[21] = \<const1> ;
  assign gpio2_io_t[20] = \<const1> ;
  assign gpio2_io_t[19] = \<const1> ;
  assign gpio2_io_t[18] = \<const1> ;
  assign gpio2_io_t[17] = \<const1> ;
  assign gpio2_io_t[16] = \<const1> ;
  assign gpio2_io_t[15] = \<const1> ;
  assign gpio2_io_t[14] = \<const1> ;
  assign gpio2_io_t[13] = \<const1> ;
  assign gpio2_io_t[12] = \<const1> ;
  assign gpio2_io_t[11] = \<const1> ;
  assign gpio2_io_t[10] = \<const1> ;
  assign gpio2_io_t[9] = \<const1> ;
  assign gpio2_io_t[8] = \<const1> ;
  assign gpio2_io_t[7] = \<const1> ;
  assign gpio2_io_t[6] = \<const1> ;
  assign gpio2_io_t[5] = \<const1> ;
  assign gpio2_io_t[4] = \<const1> ;
  assign gpio2_io_t[3] = \<const1> ;
  assign gpio2_io_t[2] = \<const1> ;
  assign gpio2_io_t[1] = \<const1> ;
  assign gpio2_io_t[0] = \<const1> ;
  assign ip2intc_irpt = \<const0> ;
  assign s_axi_awready = s_axi_wready;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_rdata[31] = \^s_axi_rdata [30];
  assign s_axi_rdata[30] = \^s_axi_rdata [30];
  assign s_axi_rdata[29] = \^s_axi_rdata [30];
  assign s_axi_rdata[28] = \^s_axi_rdata [30];
  assign s_axi_rdata[27] = \^s_axi_rdata [30];
  assign s_axi_rdata[26] = \^s_axi_rdata [30];
  assign s_axi_rdata[25] = \^s_axi_rdata [30];
  assign s_axi_rdata[24] = \^s_axi_rdata [30];
  assign s_axi_rdata[23] = \^s_axi_rdata [30];
  assign s_axi_rdata[22] = \^s_axi_rdata [30];
  assign s_axi_rdata[21] = \^s_axi_rdata [30];
  assign s_axi_rdata[20] = \^s_axi_rdata [30];
  assign s_axi_rdata[19] = \^s_axi_rdata [30];
  assign s_axi_rdata[18] = \^s_axi_rdata [30];
  assign s_axi_rdata[17] = \^s_axi_rdata [30];
  assign s_axi_rdata[16] = \^s_axi_rdata [30];
  assign s_axi_rdata[15:0] = \^s_axi_rdata [15:0];
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  processor_axi_gpio_0_1_axi_lite_ipif AXI_LITE_IPIF_I
       (.Bus_RNW_reg(\I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg ),
        .D({DBus_Reg[0],DBus_Reg[1],DBus_Reg[2],DBus_Reg[3],DBus_Reg[4],DBus_Reg[5],DBus_Reg[6],DBus_Reg[7],DBus_Reg[8],DBus_Reg[9],DBus_Reg[10],DBus_Reg[11],DBus_Reg[12],DBus_Reg[13],DBus_Reg[14],DBus_Reg[15]}),
        .E(AXI_LITE_IPIF_I_n_10),
        .\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg (\I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ),
        .\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg (\I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ),
        .\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg (\I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ),
        .\GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg (\I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg ),
        .Q({ip2bus_data_i_D1[0],ip2bus_data_i_D1[16],ip2bus_data_i_D1[17],ip2bus_data_i_D1[18],ip2bus_data_i_D1[19],ip2bus_data_i_D1[20],ip2bus_data_i_D1[21],ip2bus_data_i_D1[22],ip2bus_data_i_D1[23],ip2bus_data_i_D1[24],ip2bus_data_i_D1[25],ip2bus_data_i_D1[26],ip2bus_data_i_D1[27],ip2bus_data_i_D1[28],ip2bus_data_i_D1[29],ip2bus_data_i_D1[30],ip2bus_data_i_D1[31]}),
        .\bus2ip_addr_i_reg[8] (AXI_LITE_IPIF_I_n_11),
        .bus2ip_cs(bus2ip_cs),
        .bus2ip_reset(bus2ip_reset),
        .bus2ip_rnw(bus2ip_rnw),
        .ip2bus_rdack_i_D1(ip2bus_rdack_i_D1),
        .ip2bus_rdack_i_D1_reg(s_axi_arready),
        .ip2bus_wrack_i_D1(ip2bus_wrack_i_D1),
        .ip2bus_wrack_i_D1_reg(s_axi_wready),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr({s_axi_araddr[8],s_axi_araddr[3:2]}),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr({s_axi_awaddr[8],s_axi_awaddr[3:2]}),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bvalid_i_reg(s_axi_bvalid),
        .s_axi_rdata({\^s_axi_rdata [30],\^s_axi_rdata [15:0]}),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid_i_reg(s_axi_rvalid),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wvalid(s_axi_wvalid));
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  processor_axi_gpio_0_1_GPIO_Core gpio_core_1
       (.Bus_RNW_reg(\I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg ),
        .D({DBus_Reg[0],DBus_Reg[1],DBus_Reg[2],DBus_Reg[3],DBus_Reg[4],DBus_Reg[5],DBus_Reg[6],DBus_Reg[7],DBus_Reg[8],DBus_Reg[9],DBus_Reg[10],DBus_Reg[11],DBus_Reg[12],DBus_Reg[13],DBus_Reg[14],DBus_Reg[15]}),
        .E(AXI_LITE_IPIF_I_n_10),
        .\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg (\I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ),
        .\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] ({ip2bus_data[0],ip2bus_data[16],ip2bus_data[17],ip2bus_data[18],ip2bus_data[19],ip2bus_data[20],ip2bus_data[21],ip2bus_data[22],ip2bus_data[23],ip2bus_data[24],ip2bus_data[25],ip2bus_data[26],ip2bus_data[27],ip2bus_data[28],ip2bus_data[29],ip2bus_data[30],ip2bus_data[31]}),
        .\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg (\I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ),
        .\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg (\I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ),
        .\GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg (\I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg ),
        .\Not_Dual.gpio_OE_reg[0]_0 (AXI_LITE_IPIF_I_n_11),
        .SS(bus2ip_reset),
        .bus2ip_cs(bus2ip_cs),
        .bus2ip_rnw(bus2ip_rnw),
        .gpio_io_o(gpio_io_o),
        .gpio_io_t(gpio_io_t),
        .ip2bus_rdack_i(ip2bus_rdack_i),
        .ip2bus_wrack_i(ip2bus_wrack_i),
        .s_axi_aclk(s_axi_aclk));
  FDRE #(
    .INIT(1'b0)) 
    \ip2bus_data_i_D1_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ip2bus_data[0]),
        .Q(ip2bus_data_i_D1[0]),
        .R(bus2ip_reset));
  FDRE #(
    .INIT(1'b0)) 
    \ip2bus_data_i_D1_reg[16] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ip2bus_data[16]),
        .Q(ip2bus_data_i_D1[16]),
        .R(bus2ip_reset));
  FDRE #(
    .INIT(1'b0)) 
    \ip2bus_data_i_D1_reg[17] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ip2bus_data[17]),
        .Q(ip2bus_data_i_D1[17]),
        .R(bus2ip_reset));
  FDRE #(
    .INIT(1'b0)) 
    \ip2bus_data_i_D1_reg[18] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ip2bus_data[18]),
        .Q(ip2bus_data_i_D1[18]),
        .R(bus2ip_reset));
  FDRE #(
    .INIT(1'b0)) 
    \ip2bus_data_i_D1_reg[19] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ip2bus_data[19]),
        .Q(ip2bus_data_i_D1[19]),
        .R(bus2ip_reset));
  FDRE #(
    .INIT(1'b0)) 
    \ip2bus_data_i_D1_reg[20] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ip2bus_data[20]),
        .Q(ip2bus_data_i_D1[20]),
        .R(bus2ip_reset));
  FDRE #(
    .INIT(1'b0)) 
    \ip2bus_data_i_D1_reg[21] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ip2bus_data[21]),
        .Q(ip2bus_data_i_D1[21]),
        .R(bus2ip_reset));
  FDRE #(
    .INIT(1'b0)) 
    \ip2bus_data_i_D1_reg[22] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ip2bus_data[22]),
        .Q(ip2bus_data_i_D1[22]),
        .R(bus2ip_reset));
  FDRE #(
    .INIT(1'b0)) 
    \ip2bus_data_i_D1_reg[23] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ip2bus_data[23]),
        .Q(ip2bus_data_i_D1[23]),
        .R(bus2ip_reset));
  FDRE #(
    .INIT(1'b0)) 
    \ip2bus_data_i_D1_reg[24] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ip2bus_data[24]),
        .Q(ip2bus_data_i_D1[24]),
        .R(bus2ip_reset));
  FDRE #(
    .INIT(1'b0)) 
    \ip2bus_data_i_D1_reg[25] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ip2bus_data[25]),
        .Q(ip2bus_data_i_D1[25]),
        .R(bus2ip_reset));
  FDRE #(
    .INIT(1'b0)) 
    \ip2bus_data_i_D1_reg[26] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ip2bus_data[26]),
        .Q(ip2bus_data_i_D1[26]),
        .R(bus2ip_reset));
  FDRE #(
    .INIT(1'b0)) 
    \ip2bus_data_i_D1_reg[27] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ip2bus_data[27]),
        .Q(ip2bus_data_i_D1[27]),
        .R(bus2ip_reset));
  FDRE #(
    .INIT(1'b0)) 
    \ip2bus_data_i_D1_reg[28] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ip2bus_data[28]),
        .Q(ip2bus_data_i_D1[28]),
        .R(bus2ip_reset));
  FDRE #(
    .INIT(1'b0)) 
    \ip2bus_data_i_D1_reg[29] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ip2bus_data[29]),
        .Q(ip2bus_data_i_D1[29]),
        .R(bus2ip_reset));
  FDRE #(
    .INIT(1'b0)) 
    \ip2bus_data_i_D1_reg[30] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ip2bus_data[30]),
        .Q(ip2bus_data_i_D1[30]),
        .R(bus2ip_reset));
  FDRE #(
    .INIT(1'b0)) 
    \ip2bus_data_i_D1_reg[31] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ip2bus_data[31]),
        .Q(ip2bus_data_i_D1[31]),
        .R(bus2ip_reset));
  FDRE #(
    .INIT(1'b0)) 
    ip2bus_rdack_i_D1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ip2bus_rdack_i),
        .Q(ip2bus_rdack_i_D1),
        .R(bus2ip_reset));
  FDRE #(
    .INIT(1'b0)) 
    ip2bus_wrack_i_D1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ip2bus_wrack_i),
        .Q(ip2bus_wrack_i_D1),
        .R(bus2ip_reset));
endmodule

(* ORIG_REF_NAME = "axi_lite_ipif" *) 
module processor_axi_gpio_0_1_axi_lite_ipif
   (bus2ip_reset,
    \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg ,
    \GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ,
    \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ,
    \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ,
    bus2ip_rnw,
    Bus_RNW_reg,
    s_axi_rvalid_i_reg,
    s_axi_bvalid_i_reg,
    bus2ip_cs,
    E,
    \bus2ip_addr_i_reg[8] ,
    ip2bus_rdack_i_D1_reg,
    ip2bus_wrack_i_D1_reg,
    s_axi_rdata,
    D,
    s_axi_aclk,
    s_axi_arvalid,
    s_axi_rready,
    s_axi_bready,
    s_axi_aresetn,
    s_axi_awvalid,
    s_axi_wvalid,
    Q,
    s_axi_wdata,
    ip2bus_rdack_i_D1,
    ip2bus_wrack_i_D1,
    s_axi_araddr,
    s_axi_awaddr);
  output bus2ip_reset;
  output \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg ;
  output \GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ;
  output \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ;
  output \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ;
  output bus2ip_rnw;
  output Bus_RNW_reg;
  output s_axi_rvalid_i_reg;
  output s_axi_bvalid_i_reg;
  output bus2ip_cs;
  output [0:0]E;
  output [0:0]\bus2ip_addr_i_reg[8] ;
  output ip2bus_rdack_i_D1_reg;
  output ip2bus_wrack_i_D1_reg;
  output [16:0]s_axi_rdata;
  output [15:0]D;
  input s_axi_aclk;
  input s_axi_arvalid;
  input s_axi_rready;
  input s_axi_bready;
  input s_axi_aresetn;
  input s_axi_awvalid;
  input s_axi_wvalid;
  input [16:0]Q;
  input [31:0]s_axi_wdata;
  input ip2bus_rdack_i_D1;
  input ip2bus_wrack_i_D1;
  input [2:0]s_axi_araddr;
  input [2:0]s_axi_awaddr;

  wire Bus_RNW_reg;
  wire [15:0]D;
  wire [0:0]E;
  wire \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ;
  wire \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ;
  wire \GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ;
  wire \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg ;
  wire [16:0]Q;
  wire [0:0]\bus2ip_addr_i_reg[8] ;
  wire bus2ip_cs;
  wire bus2ip_reset;
  wire bus2ip_rnw;
  wire ip2bus_rdack_i_D1;
  wire ip2bus_rdack_i_D1_reg;
  wire ip2bus_wrack_i_D1;
  wire ip2bus_wrack_i_D1_reg;
  wire s_axi_aclk;
  wire [2:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arvalid;
  wire [2:0]s_axi_awaddr;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid_i_reg;
  wire [16:0]s_axi_rdata;
  wire s_axi_rready;
  wire s_axi_rvalid_i_reg;
  wire [31:0]s_axi_wdata;
  wire s_axi_wvalid;

  processor_axi_gpio_0_1_slave_attachment I_SLAVE_ATTACHMENT
       (.Bus_RNW_reg(Bus_RNW_reg),
        .D(D),
        .E(E),
        .\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg (\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ),
        .\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg (\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ),
        .\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg (\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ),
        .\GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg (\GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg ),
        .\MEM_DECODE_GEN[0].cs_out_i_reg[0] (bus2ip_cs),
        .Q(Q),
        .SR(bus2ip_reset),
        .\bus2ip_addr_i_reg[8]_0 (\bus2ip_addr_i_reg[8] ),
        .bus2ip_rnw_i_reg_0(bus2ip_rnw),
        .ip2bus_rdack_i_D1(ip2bus_rdack_i_D1),
        .ip2bus_rdack_i_D1_reg(ip2bus_rdack_i_D1_reg),
        .ip2bus_wrack_i_D1(ip2bus_wrack_i_D1),
        .ip2bus_wrack_i_D1_reg(ip2bus_wrack_i_D1_reg),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bvalid_i_reg_0(s_axi_bvalid_i_reg),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid_i_reg_0(s_axi_rvalid_i_reg),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wvalid(s_axi_wvalid));
endmodule

(* ORIG_REF_NAME = "pselect_f" *) 
module processor_axi_gpio_0_1_pselect_f
   (ce_expnd_i_3,
    \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] );
  output ce_expnd_i_3;
  input [1:0]\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] ;

  wire [1:0]\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] ;
  wire ce_expnd_i_3;

  LUT2 #(
    .INIT(4'h1)) 
    CS
       (.I0(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] [0]),
        .I1(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] [1]),
        .O(ce_expnd_i_3));
endmodule

(* ORIG_REF_NAME = "pselect_f" *) 
module processor_axi_gpio_0_1_pselect_f__parameterized1
   (ce_expnd_i_1,
    \GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2] );
  output ce_expnd_i_1;
  input [1:0]\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2] ;

  wire [1:0]\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2] ;
  wire ce_expnd_i_1;

  LUT2 #(
    .INIT(4'h2)) 
    CS
       (.I0(\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2] [1]),
        .I1(\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2] [0]),
        .O(ce_expnd_i_1));
endmodule

(* ORIG_REF_NAME = "slave_attachment" *) 
module processor_axi_gpio_0_1_slave_attachment
   (SR,
    \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg ,
    \GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ,
    \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ,
    \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ,
    bus2ip_rnw_i_reg_0,
    Bus_RNW_reg,
    s_axi_rvalid_i_reg_0,
    s_axi_bvalid_i_reg_0,
    \MEM_DECODE_GEN[0].cs_out_i_reg[0] ,
    E,
    \bus2ip_addr_i_reg[8]_0 ,
    ip2bus_rdack_i_D1_reg,
    ip2bus_wrack_i_D1_reg,
    s_axi_rdata,
    D,
    s_axi_aclk,
    s_axi_arvalid,
    s_axi_rready,
    s_axi_bready,
    s_axi_aresetn,
    s_axi_awvalid,
    s_axi_wvalid,
    Q,
    s_axi_wdata,
    ip2bus_rdack_i_D1,
    ip2bus_wrack_i_D1,
    s_axi_araddr,
    s_axi_awaddr);
  output [0:0]SR;
  output \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg ;
  output \GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ;
  output \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ;
  output \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ;
  output bus2ip_rnw_i_reg_0;
  output Bus_RNW_reg;
  output s_axi_rvalid_i_reg_0;
  output s_axi_bvalid_i_reg_0;
  output \MEM_DECODE_GEN[0].cs_out_i_reg[0] ;
  output [0:0]E;
  output [0:0]\bus2ip_addr_i_reg[8]_0 ;
  output ip2bus_rdack_i_D1_reg;
  output ip2bus_wrack_i_D1_reg;
  output [16:0]s_axi_rdata;
  output [15:0]D;
  input s_axi_aclk;
  input s_axi_arvalid;
  input s_axi_rready;
  input s_axi_bready;
  input s_axi_aresetn;
  input s_axi_awvalid;
  input s_axi_wvalid;
  input [16:0]Q;
  input [31:0]s_axi_wdata;
  input ip2bus_rdack_i_D1;
  input ip2bus_wrack_i_D1;
  input [2:0]s_axi_araddr;
  input [2:0]s_axi_awaddr;

  wire Bus_RNW_reg;
  wire [15:0]D;
  wire [0:0]E;
  wire \FSM_onehot_state[0]_i_1_n_0 ;
  wire \FSM_onehot_state[1]_i_1_n_0 ;
  wire \FSM_onehot_state[2]_i_1_n_0 ;
  wire \FSM_onehot_state[3]_i_1_n_0 ;
  wire \FSM_onehot_state_reg_n_0_[0] ;
  wire \FSM_onehot_state_reg_n_0_[3] ;
  wire \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ;
  wire \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ;
  wire \GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ;
  wire \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg ;
  wire [3:0]\INCLUDE_DPHASE_TIMER.dpto_cnt_reg ;
  wire \MEM_DECODE_GEN[0].cs_out_i_reg[0] ;
  wire [16:0]Q;
  wire [0:0]SR;
  wire [0:6]bus2ip_addr;
  wire \bus2ip_addr_i[8]_i_1_n_0 ;
  wire [0:0]\bus2ip_addr_i_reg[8]_0 ;
  wire bus2ip_rnw_i_reg_0;
  wire clear;
  wire ip2bus_rdack_i_D1;
  wire ip2bus_rdack_i_D1_reg;
  wire ip2bus_wrack_i_D1;
  wire ip2bus_wrack_i_D1_reg;
  wire is_read_i_1_n_0;
  wire is_read_reg_n_0;
  wire is_write_i_1_n_0;
  wire is_write_i_2_n_0;
  wire is_write_reg_n_0;
  wire p_0_in;
  wire [1:0]p_0_out;
  wire [8:2]p_1_in;
  wire p_5_in;
  wire [3:0]plusOp;
  wire s_axi_aclk;
  wire [2:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arvalid;
  wire [2:0]s_axi_awaddr;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bresp_i;
  wire s_axi_bvalid_i_i_1_n_0;
  wire s_axi_bvalid_i_reg_0;
  wire [16:0]s_axi_rdata;
  wire s_axi_rready;
  wire s_axi_rresp_i;
  wire s_axi_rvalid_i_i_1_n_0;
  wire s_axi_rvalid_i_reg_0;
  wire [31:0]s_axi_wdata;
  wire s_axi_wvalid;
  wire start2;
  wire start2_i_1_n_0;
  wire [1:0]state;
  wire state1__2;

  LUT6 #(
    .INIT(64'hFFFF150015001500)) 
    \FSM_onehot_state[0]_i_1 
       (.I0(s_axi_arvalid),
        .I1(s_axi_wvalid),
        .I2(s_axi_awvalid),
        .I3(\FSM_onehot_state_reg_n_0_[0] ),
        .I4(state1__2),
        .I5(\FSM_onehot_state_reg_n_0_[3] ),
        .O(\FSM_onehot_state[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_state[1]_i_1 
       (.I0(s_axi_arvalid),
        .I1(\FSM_onehot_state_reg_n_0_[0] ),
        .I2(ip2bus_rdack_i_D1_reg),
        .I3(s_axi_rresp_i),
        .O(\FSM_onehot_state[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0800FFFF08000800)) 
    \FSM_onehot_state[2]_i_1 
       (.I0(s_axi_wvalid),
        .I1(s_axi_awvalid),
        .I2(s_axi_arvalid),
        .I3(\FSM_onehot_state_reg_n_0_[0] ),
        .I4(ip2bus_wrack_i_D1_reg),
        .I5(s_axi_bresp_i),
        .O(\FSM_onehot_state[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF888F888FFFFF888)) 
    \FSM_onehot_state[3]_i_1 
       (.I0(ip2bus_wrack_i_D1_reg),
        .I1(s_axi_bresp_i),
        .I2(s_axi_rresp_i),
        .I3(ip2bus_rdack_i_D1_reg),
        .I4(\FSM_onehot_state_reg_n_0_[3] ),
        .I5(state1__2),
        .O(\FSM_onehot_state[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \FSM_onehot_state[3]_i_2 
       (.I0(s_axi_bready),
        .I1(s_axi_bvalid_i_reg_0),
        .I2(s_axi_rready),
        .I3(s_axi_rvalid_i_reg_0),
        .O(state1__2));
  (* FSM_ENCODED_STATES = "iSTATE:0010,iSTATE0:0100,iSTATE1:1000,iSTATE2:0001" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_state_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_state[0]_i_1_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[0] ),
        .S(SR));
  (* FSM_ENCODED_STATES = "iSTATE:0010,iSTATE0:0100,iSTATE1:1000,iSTATE2:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_state[1]_i_1_n_0 ),
        .Q(s_axi_rresp_i),
        .R(SR));
  (* FSM_ENCODED_STATES = "iSTATE:0010,iSTATE0:0100,iSTATE1:1000,iSTATE2:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_state[2]_i_1_n_0 ),
        .Q(s_axi_bresp_i),
        .R(SR));
  (* FSM_ENCODED_STATES = "iSTATE:0010,iSTATE0:0100,iSTATE1:1000,iSTATE2:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_state[3]_i_1_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[3] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[0]_i_1 
       (.I0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [0]),
        .O(plusOp[0]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[1]_i_1 
       (.I0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [0]),
        .I1(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [1]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[2]_i_1 
       (.I0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [0]),
        .I1(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [1]),
        .I2(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [2]),
        .O(plusOp[2]));
  LUT2 #(
    .INIT(4'h9)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1 
       (.I0(state[0]),
        .I1(state[1]),
        .O(clear));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_2 
       (.I0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [1]),
        .I1(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [0]),
        .I2(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [2]),
        .I3(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [3]),
        .O(plusOp[3]));
  FDRE #(
    .INIT(1'b0)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(plusOp[0]),
        .Q(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [0]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(plusOp[1]),
        .Q(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [1]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(plusOp[2]),
        .Q(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [2]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(plusOp[3]),
        .Q(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [3]),
        .R(clear));
  processor_axi_gpio_0_1_address_decoder I_DECODER
       (.Bus_RNW_reg(Bus_RNW_reg),
        .Bus_RNW_reg_reg_0(bus2ip_rnw_i_reg_0),
        .D(D),
        .E(E),
        .\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg (\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ),
        .\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg (\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ),
        .\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg (\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ),
        .\GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg (\GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg ),
        .\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 (\MEM_DECODE_GEN[0].cs_out_i_reg[0] ),
        .\Not_Dual.gpio_Data_Out_reg[0] ({bus2ip_addr[0],bus2ip_addr[5],bus2ip_addr[6]}),
        .Q(start2),
        .\bus2ip_addr_i_reg[8] (\bus2ip_addr_i_reg[8]_0 ),
        .ip2bus_rdack_i_D1(ip2bus_rdack_i_D1),
        .ip2bus_rdack_i_D1_reg(ip2bus_rdack_i_D1_reg),
        .ip2bus_wrack_i_D1(ip2bus_wrack_i_D1),
        .ip2bus_wrack_i_D1_reg(ip2bus_wrack_i_D1_reg),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arready(is_read_reg_n_0),
        .s_axi_arready_0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg ),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wready(is_write_reg_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    \bus2ip_addr_i[2]_i_1 
       (.I0(s_axi_araddr[0]),
        .I1(s_axi_awaddr[0]),
        .I2(s_axi_arvalid),
        .O(p_1_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \bus2ip_addr_i[3]_i_1 
       (.I0(s_axi_araddr[1]),
        .I1(s_axi_awaddr[1]),
        .I2(s_axi_arvalid),
        .O(p_1_in[3]));
  LUT5 #(
    .INIT(32'h000000EA)) 
    \bus2ip_addr_i[8]_i_1 
       (.I0(s_axi_arvalid),
        .I1(s_axi_awvalid),
        .I2(s_axi_wvalid),
        .I3(state[1]),
        .I4(state[0]),
        .O(\bus2ip_addr_i[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \bus2ip_addr_i[8]_i_2 
       (.I0(s_axi_araddr[2]),
        .I1(s_axi_awaddr[2]),
        .I2(s_axi_arvalid),
        .O(p_1_in[8]));
  FDRE #(
    .INIT(1'b0)) 
    \bus2ip_addr_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[8]_i_1_n_0 ),
        .D(p_1_in[2]),
        .Q(bus2ip_addr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \bus2ip_addr_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[8]_i_1_n_0 ),
        .D(p_1_in[3]),
        .Q(bus2ip_addr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \bus2ip_addr_i_reg[8] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[8]_i_1_n_0 ),
        .D(p_1_in[8]),
        .Q(bus2ip_addr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    bus2ip_rnw_i_reg
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[8]_i_1_n_0 ),
        .D(s_axi_arvalid),
        .Q(bus2ip_rnw_i_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'h8BBB8888)) 
    is_read_i_1
       (.I0(s_axi_arvalid),
        .I1(\FSM_onehot_state_reg_n_0_[0] ),
        .I2(state1__2),
        .I3(\FSM_onehot_state_reg_n_0_[3] ),
        .I4(is_read_reg_n_0),
        .O(is_read_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    is_read_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(is_read_i_1_n_0),
        .Q(is_read_reg_n_0),
        .R(SR));
  LUT6 #(
    .INIT(64'h2000FFFF20000000)) 
    is_write_i_1
       (.I0(\FSM_onehot_state_reg_n_0_[0] ),
        .I1(s_axi_arvalid),
        .I2(s_axi_awvalid),
        .I3(s_axi_wvalid),
        .I4(is_write_i_2_n_0),
        .I5(is_write_reg_n_0),
        .O(is_write_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFEAEAEAAAAAAAAA)) 
    is_write_i_2
       (.I0(\FSM_onehot_state_reg_n_0_[0] ),
        .I1(s_axi_bready),
        .I2(s_axi_bvalid_i_reg_0),
        .I3(s_axi_rready),
        .I4(s_axi_rvalid_i_reg_0),
        .I5(\FSM_onehot_state_reg_n_0_[3] ),
        .O(is_write_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    is_write_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(is_write_i_1_n_0),
        .Q(is_write_reg_n_0),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    rst_i_1
       (.I0(s_axi_aresetn),
        .O(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    rst_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in),
        .Q(SR),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h08FF0808)) 
    s_axi_bvalid_i_i_1
       (.I0(ip2bus_wrack_i_D1_reg),
        .I1(state[1]),
        .I2(state[0]),
        .I3(s_axi_bready),
        .I4(s_axi_bvalid_i_reg_0),
        .O(s_axi_bvalid_i_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s_axi_bvalid_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_bvalid_i_i_1_n_0),
        .Q(s_axi_bvalid_i_reg_0),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(Q[0]),
        .Q(s_axi_rdata[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[10] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(Q[10]),
        .Q(s_axi_rdata[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[11] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(Q[11]),
        .Q(s_axi_rdata[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[12] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(Q[12]),
        .Q(s_axi_rdata[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[13] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(Q[13]),
        .Q(s_axi_rdata[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[14] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(Q[14]),
        .Q(s_axi_rdata[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[15] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(Q[15]),
        .Q(s_axi_rdata[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(Q[1]),
        .Q(s_axi_rdata[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(Q[2]),
        .Q(s_axi_rdata[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[31] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(Q[16]),
        .Q(s_axi_rdata[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(Q[3]),
        .Q(s_axi_rdata[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[4] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(Q[4]),
        .Q(s_axi_rdata[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[5] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(Q[5]),
        .Q(s_axi_rdata[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[6] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(Q[6]),
        .Q(s_axi_rdata[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[7] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(Q[7]),
        .Q(s_axi_rdata[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[8] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(Q[8]),
        .Q(s_axi_rdata[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[9] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(Q[9]),
        .Q(s_axi_rdata[9]),
        .R(SR));
  LUT5 #(
    .INIT(32'h08FF0808)) 
    s_axi_rvalid_i_i_1
       (.I0(ip2bus_rdack_i_D1_reg),
        .I1(state[0]),
        .I2(state[1]),
        .I3(s_axi_rready),
        .I4(s_axi_rvalid_i_reg_0),
        .O(s_axi_rvalid_i_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s_axi_rvalid_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_rvalid_i_i_1_n_0),
        .Q(s_axi_rvalid_i_reg_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h000000F8)) 
    start2_i_1
       (.I0(s_axi_awvalid),
        .I1(s_axi_wvalid),
        .I2(s_axi_arvalid),
        .I3(state[1]),
        .I4(state[0]),
        .O(start2_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    start2_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(start2_i_1_n_0),
        .Q(start2),
        .R(SR));
  LUT5 #(
    .INIT(32'h77FC44FC)) 
    \state[0]_i_1 
       (.I0(state1__2),
        .I1(state[0]),
        .I2(s_axi_arvalid),
        .I3(state[1]),
        .I4(ip2bus_wrack_i_D1_reg),
        .O(p_0_out[0]));
  LUT6 #(
    .INIT(64'h55FFFF0C5500FF0C)) 
    \state[1]_i_1 
       (.I0(state1__2),
        .I1(p_5_in),
        .I2(s_axi_arvalid),
        .I3(state[1]),
        .I4(state[0]),
        .I5(ip2bus_rdack_i_D1_reg),
        .O(p_0_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \state[1]_i_2 
       (.I0(s_axi_awvalid),
        .I1(s_axi_wvalid),
        .O(p_5_in));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_out[0]),
        .Q(state[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_out[1]),
        .Q(state[1]),
        .R(SR));
endmodule

(* CHECK_LICENSE_TYPE = "processor_axi_gpio_1_0,axi_gpio,{}" *) (* X_CORE_INFO = "axi_gpio,Vivado 2020.1" *) (* downgradeipidentifiedwarnings = "yes" *) 
module processor_axi_gpio_1_0
   (s_axi_aclk,
    s_axi_aresetn,
    s_axi_awaddr,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_araddr,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rvalid,
    s_axi_rready,
    gpio_io_o,
    gpio2_io_o);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 S_AXI_ACLK CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S_AXI_ACLK, ASSOCIATED_BUSIF S_AXI, ASSOCIATED_RESET s_axi_aresetn, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN processor_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input s_axi_aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 S_AXI_ARESETN RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S_AXI_ARESETN, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input s_axi_aresetn;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWADDR" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S_AXI, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 9, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN processor_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input [8:0]s_axi_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWVALID" *) input s_axi_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWREADY" *) output s_axi_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WDATA" *) input [31:0]s_axi_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WSTRB" *) input [3:0]s_axi_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WVALID" *) input s_axi_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WREADY" *) output s_axi_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI BRESP" *) output [1:0]s_axi_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI BVALID" *) output s_axi_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI BREADY" *) input s_axi_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARADDR" *) input [8:0]s_axi_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARVALID" *) input s_axi_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARREADY" *) output s_axi_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RDATA" *) output [31:0]s_axi_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RRESP" *) output [1:0]s_axi_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RVALID" *) output s_axi_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RREADY" *) input s_axi_rready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:gpio:1.0 GPIO TRI_O" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME GPIO, BOARD.ASSOCIATED_PARAM GPIO_BOARD_INTERFACE" *) output [0:0]gpio_io_o;
  (* X_INTERFACE_INFO = "xilinx.com:interface:gpio:1.0 GPIO2 TRI_O" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME GPIO2, BOARD.ASSOCIATED_PARAM GPIO2_BOARD_INTERFACE" *) output [0:0]gpio2_io_o;

  wire [0:0]gpio2_io_o;
  wire [0:0]gpio_io_o;
  wire s_axi_aclk;
  wire [8:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [8:0]s_axi_awaddr;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire [1:0]s_axi_bresp;
  wire s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire s_axi_rready;
  wire [1:0]s_axi_rresp;
  wire s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire s_axi_wready;
  wire [3:0]s_axi_wstrb;
  wire s_axi_wvalid;
  wire NLW_U0_ip2intc_irpt_UNCONNECTED;
  wire [0:0]NLW_U0_gpio2_io_t_UNCONNECTED;
  wire [0:0]NLW_U0_gpio_io_t_UNCONNECTED;

  (* C_ALL_INPUTS = "0" *) 
  (* C_ALL_INPUTS_2 = "0" *) 
  (* C_ALL_OUTPUTS = "1" *) 
  (* C_ALL_OUTPUTS_2 = "1" *) 
  (* C_DOUT_DEFAULT = "0" *) 
  (* C_DOUT_DEFAULT_2 = "0" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_GPIO2_WIDTH = "1" *) 
  (* C_GPIO_WIDTH = "1" *) 
  (* C_INTERRUPT_PRESENT = "0" *) 
  (* C_IS_DUAL = "1" *) 
  (* C_S_AXI_ADDR_WIDTH = "9" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_TRI_DEFAULT = "-1" *) 
  (* C_TRI_DEFAULT_2 = "-1" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* ip_group = "LOGICORE" *) 
  processor_axi_gpio_1_0_axi_gpio U0
       (.gpio2_io_i(1'b0),
        .gpio2_io_o(gpio2_io_o),
        .gpio2_io_t(NLW_U0_gpio2_io_t_UNCONNECTED[0]),
        .gpio_io_i(1'b0),
        .gpio_io_o(gpio_io_o),
        .gpio_io_t(NLW_U0_gpio_io_t_UNCONNECTED[0]),
        .ip2intc_irpt(NLW_U0_ip2intc_irpt_UNCONNECTED),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awready(s_axi_awready),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bresp(s_axi_bresp),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rready(s_axi_rready),
        .s_axi_rresp(s_axi_rresp),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wready(s_axi_wready),
        .s_axi_wstrb(s_axi_wstrb),
        .s_axi_wvalid(s_axi_wvalid));
endmodule

(* ORIG_REF_NAME = "GPIO_Core" *) 
module processor_axi_gpio_1_0_GPIO_Core
   (reg3,
    reg1,
    gpio2_io_o,
    gpio_io_o,
    gpio_io_t,
    gpio2_io_t,
    ip2bus_wrack_i,
    ip2bus_rdack_i,
    rst,
    s_axi_aclk,
    bus2ip_cs,
    \Dual.gpio2_Data_Out_reg[0]_0 ,
    \Dual.gpio_Data_Out_reg[0]_0 ,
    \Dual.gpio_OE_reg[0]_0 ,
    \Dual.gpio2_OE_reg[0]_0 ,
    bus2ip_rnw);
  output [0:0]reg3;
  output [0:0]reg1;
  output [0:0]gpio2_io_o;
  output [0:0]gpio_io_o;
  output [0:0]gpio_io_t;
  output [0:0]gpio2_io_t;
  output ip2bus_wrack_i;
  output ip2bus_rdack_i;
  input rst;
  input s_axi_aclk;
  input bus2ip_cs;
  input \Dual.gpio2_Data_Out_reg[0]_0 ;
  input \Dual.gpio_Data_Out_reg[0]_0 ;
  input \Dual.gpio_OE_reg[0]_0 ;
  input \Dual.gpio2_OE_reg[0]_0 ;
  input bus2ip_rnw;

  wire \Dual.ALLOUT0_ND_G1.READ_REG_GEN[0].reg1[31]_i_1_n_0 ;
  wire \Dual.ALLOUT1_ND_G2.READ_REG2_GEN[0].reg3[31]_i_1_n_0 ;
  wire \Dual.gpio2_Data_Out_reg[0]_0 ;
  wire \Dual.gpio2_OE_reg[0]_0 ;
  wire \Dual.gpio_Data_Out_reg[0]_0 ;
  wire \Dual.gpio_OE_reg[0]_0 ;
  wire GPIO_xferAck_i;
  wire bus2ip_cs;
  wire bus2ip_rnw;
  wire [0:0]gpio2_io_o;
  wire [0:0]gpio2_io_t;
  wire [0:0]gpio_io_o;
  wire [0:0]gpio_io_t;
  wire gpio_xferAck_Reg;
  wire iGPIO_xferAck;
  wire ip2bus_rdack_i;
  wire ip2bus_wrack_i;
  wire [0:0]reg1;
  wire [0:0]reg3;
  wire rst;
  wire s_axi_aclk;

  LUT3 #(
    .INIT(8'h04)) 
    \/i_ 
       (.I0(gpio_xferAck_Reg),
        .I1(bus2ip_cs),
        .I2(GPIO_xferAck_i),
        .O(iGPIO_xferAck));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h00080000)) 
    \Dual.ALLOUT0_ND_G1.READ_REG_GEN[0].reg1[31]_i_1 
       (.I0(gpio_io_o),
        .I1(bus2ip_cs),
        .I2(gpio_xferAck_Reg),
        .I3(GPIO_xferAck_i),
        .I4(bus2ip_rnw),
        .O(\Dual.ALLOUT0_ND_G1.READ_REG_GEN[0].reg1[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Dual.ALLOUT0_ND_G1.READ_REG_GEN[0].reg1_reg[31] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\Dual.ALLOUT0_ND_G1.READ_REG_GEN[0].reg1[31]_i_1_n_0 ),
        .Q(reg1),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'h00080000)) 
    \Dual.ALLOUT1_ND_G2.READ_REG2_GEN[0].reg3[31]_i_1 
       (.I0(gpio2_io_o),
        .I1(bus2ip_cs),
        .I2(gpio_xferAck_Reg),
        .I3(GPIO_xferAck_i),
        .I4(bus2ip_rnw),
        .O(\Dual.ALLOUT1_ND_G2.READ_REG2_GEN[0].reg3[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Dual.ALLOUT1_ND_G2.READ_REG2_GEN[0].reg3_reg[31] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\Dual.ALLOUT1_ND_G2.READ_REG2_GEN[0].reg3[31]_i_1_n_0 ),
        .Q(reg3),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Dual.gpio2_Data_Out_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\Dual.gpio2_Data_Out_reg[0]_0 ),
        .Q(gpio2_io_o),
        .R(rst));
  FDSE #(
    .INIT(1'b1)) 
    \Dual.gpio2_OE_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\Dual.gpio2_OE_reg[0]_0 ),
        .Q(gpio2_io_t),
        .S(rst));
  FDRE #(
    .INIT(1'b0)) 
    \Dual.gpio_Data_Out_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\Dual.gpio_Data_Out_reg[0]_0 ),
        .Q(gpio_io_o),
        .R(rst));
  FDSE #(
    .INIT(1'b1)) 
    \Dual.gpio_OE_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\Dual.gpio_OE_reg[0]_0 ),
        .Q(gpio_io_t),
        .S(rst));
  FDRE #(
    .INIT(1'b0)) 
    gpio_xferAck_Reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(GPIO_xferAck_i),
        .Q(gpio_xferAck_Reg),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    iGPIO_xferAck_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(iGPIO_xferAck),
        .Q(GPIO_xferAck_i),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ip2bus_rdack_i_D1_i_1
       (.I0(GPIO_xferAck_i),
        .I1(bus2ip_rnw),
        .O(ip2bus_rdack_i));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ip2bus_wrack_i_D1_i_1
       (.I0(GPIO_xferAck_i),
        .I1(bus2ip_rnw),
        .O(ip2bus_wrack_i));
endmodule

(* ORIG_REF_NAME = "address_decoder" *) 
module processor_axi_gpio_1_0_address_decoder
   (bus2ip_cs,
    s_axi_wdata_0_sp_1,
    \s_axi_wdata[0]_0 ,
    \s_axi_wdata[0]_1 ,
    \s_axi_wdata[0]_2 ,
    ip2bus_rdack_i_D1_reg,
    ip2bus_wrack_i_D1_reg,
    D,
    Q,
    s_axi_aclk,
    \Dual.gpio2_OE_reg[0] ,
    s_axi_wdata,
    \Dual.gpio2_Data_Out_reg[0] ,
    gpio2_io_o,
    gpio_io_o,
    gpio_io_t,
    gpio2_io_t,
    s_axi_aresetn,
    ip2bus_rdack_i_D1,
    s_axi_arready,
    s_axi_arready_0,
    ip2bus_wrack_i_D1,
    s_axi_wready,
    reg3,
    reg1);
  output bus2ip_cs;
  output s_axi_wdata_0_sp_1;
  output \s_axi_wdata[0]_0 ;
  output \s_axi_wdata[0]_1 ;
  output \s_axi_wdata[0]_2 ;
  output ip2bus_rdack_i_D1_reg;
  output ip2bus_wrack_i_D1_reg;
  output [1:0]D;
  input Q;
  input s_axi_aclk;
  input [2:0]\Dual.gpio2_OE_reg[0] ;
  input [0:0]s_axi_wdata;
  input \Dual.gpio2_Data_Out_reg[0] ;
  input [0:0]gpio2_io_o;
  input [0:0]gpio_io_o;
  input [0:0]gpio_io_t;
  input [0:0]gpio2_io_t;
  input s_axi_aresetn;
  input ip2bus_rdack_i_D1;
  input s_axi_arready;
  input [3:0]s_axi_arready_0;
  input ip2bus_wrack_i_D1;
  input s_axi_wready;
  input [0:0]reg3;
  input [0:0]reg1;

  wire Bus_RNW_reg;
  wire Bus_RNW_reg_i_1_n_0;
  wire [1:0]D;
  wire \Dual.gpio2_Data_Out_reg[0] ;
  wire [2:0]\Dual.gpio2_OE_reg[0] ;
  wire \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ;
  wire \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ;
  wire \GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ;
  wire \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg ;
  wire \MEM_DECODE_GEN[0].cs_out_i[0]_i_1_n_0 ;
  wire Q;
  wire bus2ip_cs;
  wire ce_expnd_i_0;
  wire ce_expnd_i_1;
  wire ce_expnd_i_2;
  wire ce_expnd_i_3;
  wire cs_ce_clr;
  wire [0:0]gpio2_io_o;
  wire [0:0]gpio2_io_t;
  wire \gpio_core_1/gpio_reg_en ;
  wire [0:0]gpio_io_o;
  wire [0:0]gpio_io_t;
  wire \ip2bus_data_i_D1[31]_i_2_n_0 ;
  wire ip2bus_rdack_i_D1;
  wire ip2bus_rdack_i_D1_reg;
  wire ip2bus_wrack_i_D1;
  wire ip2bus_wrack_i_D1_reg;
  wire [0:0]reg1;
  wire [0:0]reg3;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire s_axi_arready;
  wire [3:0]s_axi_arready_0;
  wire [0:0]s_axi_wdata;
  wire \s_axi_wdata[0]_0 ;
  wire \s_axi_wdata[0]_1 ;
  wire \s_axi_wdata[0]_2 ;
  wire s_axi_wdata_0_sn_1;
  wire s_axi_wready;

  assign s_axi_wdata_0_sp_1 = s_axi_wdata_0_sn_1;
  LUT3 #(
    .INIT(8'hB8)) 
    Bus_RNW_reg_i_1
       (.I0(\Dual.gpio2_Data_Out_reg[0] ),
        .I1(Q),
        .I2(Bus_RNW_reg),
        .O(Bus_RNW_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    Bus_RNW_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Bus_RNW_reg_i_1_n_0),
        .Q(Bus_RNW_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFBFF00000800)) 
    \Dual.gpio2_Data_Out[0]_i_1 
       (.I0(s_axi_wdata),
        .I1(\Dual.gpio2_OE_reg[0] [1]),
        .I2(\Dual.gpio2_OE_reg[0] [0]),
        .I3(\gpio_core_1/gpio_reg_en ),
        .I4(\Dual.gpio2_Data_Out_reg[0] ),
        .I5(gpio2_io_o),
        .O(s_axi_wdata_0_sn_1));
  LUT6 #(
    .INIT(64'hFFFFBFFF00008000)) 
    \Dual.gpio2_OE[0]_i_1 
       (.I0(s_axi_wdata),
        .I1(\Dual.gpio2_OE_reg[0] [0]),
        .I2(\Dual.gpio2_OE_reg[0] [1]),
        .I3(\gpio_core_1/gpio_reg_en ),
        .I4(\Dual.gpio2_Data_Out_reg[0] ),
        .I5(gpio2_io_t),
        .O(\s_axi_wdata[0]_2 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \Dual.gpio_Data_Out[0]_i_1 
       (.I0(s_axi_wdata),
        .I1(\Dual.gpio2_OE_reg[0] [0]),
        .I2(\Dual.gpio2_OE_reg[0] [1]),
        .I3(\gpio_core_1/gpio_reg_en ),
        .I4(\Dual.gpio2_Data_Out_reg[0] ),
        .I5(gpio_io_o),
        .O(\s_axi_wdata[0]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \Dual.gpio_Data_Out[0]_i_2 
       (.I0(bus2ip_cs),
        .I1(\Dual.gpio2_OE_reg[0] [2]),
        .O(\gpio_core_1/gpio_reg_en ));
  LUT6 #(
    .INIT(64'hFFFFFBFF00000800)) 
    \Dual.gpio_OE[0]_i_1 
       (.I0(s_axi_wdata),
        .I1(\Dual.gpio2_OE_reg[0] [0]),
        .I2(\Dual.gpio2_OE_reg[0] [1]),
        .I3(\gpio_core_1/gpio_reg_en ),
        .I4(\Dual.gpio2_Data_Out_reg[0] ),
        .I5(gpio_io_t),
        .O(\s_axi_wdata[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(ce_expnd_i_3),
        .Q(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ),
        .R(cs_ce_clr));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_BKEND_CE_REGISTERS[1].ce_out_i[1]_i_1 
       (.I0(\Dual.gpio2_OE_reg[0] [0]),
        .I1(\Dual.gpio2_OE_reg[0] [1]),
        .O(ce_expnd_i_2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(ce_expnd_i_2),
        .Q(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ),
        .R(cs_ce_clr));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(ce_expnd_i_1),
        .Q(\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ),
        .R(cs_ce_clr));
  LUT3 #(
    .INIT(8'hEF)) 
    \GEN_BKEND_CE_REGISTERS[3].ce_out_i[3]_i_1 
       (.I0(ip2bus_wrack_i_D1_reg),
        .I1(ip2bus_rdack_i_D1_reg),
        .I2(s_axi_aresetn),
        .O(cs_ce_clr));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_BKEND_CE_REGISTERS[3].ce_out_i[3]_i_2 
       (.I0(\Dual.gpio2_OE_reg[0] [1]),
        .I1(\Dual.gpio2_OE_reg[0] [0]),
        .O(ce_expnd_i_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(ce_expnd_i_0),
        .Q(\GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg ),
        .R(cs_ce_clr));
  processor_axi_gpio_1_0_pselect_f \MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I 
       (.\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] (\Dual.gpio2_OE_reg[0] [1:0]),
        .ce_expnd_i_3(ce_expnd_i_3));
  processor_axi_gpio_1_0_pselect_f__parameterized1 \MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I 
       (.\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2] (\Dual.gpio2_OE_reg[0] [1:0]),
        .ce_expnd_i_1(ce_expnd_i_1));
  LUT5 #(
    .INIT(32'h000000E0)) 
    \MEM_DECODE_GEN[0].cs_out_i[0]_i_1 
       (.I0(bus2ip_cs),
        .I1(Q),
        .I2(s_axi_aresetn),
        .I3(ip2bus_rdack_i_D1_reg),
        .I4(ip2bus_wrack_i_D1_reg),
        .O(\MEM_DECODE_GEN[0].cs_out_i[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_DECODE_GEN[0].cs_out_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\MEM_DECODE_GEN[0].cs_out_i[0]_i_1_n_0 ),
        .Q(bus2ip_cs),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00001400)) 
    \ip2bus_data_i_D1[0]_i_1 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ),
        .I1(\GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg ),
        .I2(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ),
        .I3(Bus_RNW_reg),
        .I4(\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h01FFFFFF01000000)) 
    \ip2bus_data_i_D1[31]_i_1 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ),
        .I1(\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ),
        .I2(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ),
        .I3(\GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg ),
        .I4(Bus_RNW_reg),
        .I5(\ip2bus_data_i_D1[31]_i_2_n_0 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h0030308000003080)) 
    \ip2bus_data_i_D1[31]_i_2 
       (.I0(reg3),
        .I1(\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ),
        .I2(Bus_RNW_reg),
        .I3(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ),
        .I4(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ),
        .I5(reg1),
        .O(\ip2bus_data_i_D1[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAEAAAA)) 
    s_axi_arready_INST_0
       (.I0(ip2bus_rdack_i_D1),
        .I1(s_axi_arready),
        .I2(s_axi_arready_0[2]),
        .I3(s_axi_arready_0[1]),
        .I4(s_axi_arready_0[3]),
        .I5(s_axi_arready_0[0]),
        .O(ip2bus_rdack_i_D1_reg));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAEAAAA)) 
    s_axi_wready_INST_0
       (.I0(ip2bus_wrack_i_D1),
        .I1(s_axi_wready),
        .I2(s_axi_arready_0[2]),
        .I3(s_axi_arready_0[1]),
        .I4(s_axi_arready_0[3]),
        .I5(s_axi_arready_0[0]),
        .O(ip2bus_wrack_i_D1_reg));
endmodule

(* C_ALL_INPUTS = "0" *) (* C_ALL_INPUTS_2 = "0" *) (* C_ALL_OUTPUTS = "1" *) 
(* C_ALL_OUTPUTS_2 = "1" *) (* C_DOUT_DEFAULT = "0" *) (* C_DOUT_DEFAULT_2 = "0" *) 
(* C_FAMILY = "zynq" *) (* C_GPIO2_WIDTH = "1" *) (* C_GPIO_WIDTH = "1" *) 
(* C_INTERRUPT_PRESENT = "0" *) (* C_IS_DUAL = "1" *) (* C_S_AXI_ADDR_WIDTH = "9" *) 
(* C_S_AXI_DATA_WIDTH = "32" *) (* C_TRI_DEFAULT = "-1" *) (* C_TRI_DEFAULT_2 = "-1" *) 
(* ORIG_REF_NAME = "axi_gpio" *) (* downgradeipidentifiedwarnings = "yes" *) (* ip_group = "LOGICORE" *) 
module processor_axi_gpio_1_0_axi_gpio
   (s_axi_aclk,
    s_axi_aresetn,
    s_axi_awaddr,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_araddr,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rvalid,
    s_axi_rready,
    ip2intc_irpt,
    gpio_io_i,
    gpio_io_o,
    gpio_io_t,
    gpio2_io_i,
    gpio2_io_o,
    gpio2_io_t);
  (* sigis = "Clk" *) input s_axi_aclk;
  (* sigis = "Rst" *) input s_axi_aresetn;
  input [8:0]s_axi_awaddr;
  input s_axi_awvalid;
  output s_axi_awready;
  input [31:0]s_axi_wdata;
  input [3:0]s_axi_wstrb;
  input s_axi_wvalid;
  output s_axi_wready;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [8:0]s_axi_araddr;
  input s_axi_arvalid;
  output s_axi_arready;
  output [31:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rvalid;
  input s_axi_rready;
  (* sigis = "INTR_LEVEL_HIGH" *) output ip2intc_irpt;
  input [0:0]gpio_io_i;
  output [0:0]gpio_io_o;
  output [0:0]gpio_io_t;
  input [0:0]gpio2_io_i;
  output [0:0]gpio2_io_o;
  output [0:0]gpio2_io_t;

  wire \<const0> ;
  wire AXI_LITE_IPIF_I_n_10;
  wire AXI_LITE_IPIF_I_n_7;
  wire AXI_LITE_IPIF_I_n_8;
  wire AXI_LITE_IPIF_I_n_9;
  wire \I_SLAVE_ATTACHMENT/rst ;
  wire bus2ip_cs;
  wire bus2ip_rnw;
  wire [0:0]gpio2_io_o;
  wire [0:0]gpio2_io_t;
  wire [0:0]gpio_io_o;
  wire [0:0]gpio_io_t;
  wire [0:31]ip2bus_data;
  wire [0:31]ip2bus_data_i_D1;
  wire ip2bus_rdack_i;
  wire ip2bus_rdack_i_D1;
  wire ip2bus_wrack_i;
  wire ip2bus_wrack_i_D1;
  wire [31:31]reg1;
  wire [31:31]reg3;
  wire s_axi_aclk;
  wire [8:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [8:0]s_axi_awaddr;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid;
  wire [30:0]\^s_axi_rdata ;
  wire s_axi_rready;
  wire s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire s_axi_wready;
  wire s_axi_wvalid;

  assign ip2intc_irpt = \<const0> ;
  assign s_axi_awready = s_axi_wready;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_rdata[31] = \^s_axi_rdata [30];
  assign s_axi_rdata[30] = \^s_axi_rdata [30];
  assign s_axi_rdata[29] = \^s_axi_rdata [30];
  assign s_axi_rdata[28] = \^s_axi_rdata [30];
  assign s_axi_rdata[27] = \^s_axi_rdata [30];
  assign s_axi_rdata[26] = \^s_axi_rdata [30];
  assign s_axi_rdata[25] = \^s_axi_rdata [30];
  assign s_axi_rdata[24] = \^s_axi_rdata [30];
  assign s_axi_rdata[23] = \^s_axi_rdata [30];
  assign s_axi_rdata[22] = \^s_axi_rdata [30];
  assign s_axi_rdata[21] = \^s_axi_rdata [30];
  assign s_axi_rdata[20] = \^s_axi_rdata [30];
  assign s_axi_rdata[19] = \^s_axi_rdata [30];
  assign s_axi_rdata[18] = \^s_axi_rdata [30];
  assign s_axi_rdata[17] = \^s_axi_rdata [30];
  assign s_axi_rdata[16] = \^s_axi_rdata [30];
  assign s_axi_rdata[15] = \^s_axi_rdata [30];
  assign s_axi_rdata[14] = \^s_axi_rdata [30];
  assign s_axi_rdata[13] = \^s_axi_rdata [30];
  assign s_axi_rdata[12] = \^s_axi_rdata [30];
  assign s_axi_rdata[11] = \^s_axi_rdata [30];
  assign s_axi_rdata[10] = \^s_axi_rdata [30];
  assign s_axi_rdata[9] = \^s_axi_rdata [30];
  assign s_axi_rdata[8] = \^s_axi_rdata [30];
  assign s_axi_rdata[7] = \^s_axi_rdata [30];
  assign s_axi_rdata[6] = \^s_axi_rdata [30];
  assign s_axi_rdata[5] = \^s_axi_rdata [30];
  assign s_axi_rdata[4] = \^s_axi_rdata [30];
  assign s_axi_rdata[3] = \^s_axi_rdata [30];
  assign s_axi_rdata[2] = \^s_axi_rdata [30];
  assign s_axi_rdata[1] = \^s_axi_rdata [30];
  assign s_axi_rdata[0] = \^s_axi_rdata [0];
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  processor_axi_gpio_1_0_axi_lite_ipif AXI_LITE_IPIF_I
       (.D({ip2bus_data[0],ip2bus_data[31]}),
        .Q({ip2bus_data_i_D1[0],ip2bus_data_i_D1[31]}),
        .bus2ip_cs(bus2ip_cs),
        .bus2ip_rnw(bus2ip_rnw),
        .gpio2_io_o(gpio2_io_o),
        .gpio2_io_t(gpio2_io_t),
        .gpio_io_o(gpio_io_o),
        .gpio_io_t(gpio_io_t),
        .ip2bus_rdack_i_D1(ip2bus_rdack_i_D1),
        .ip2bus_rdack_i_D1_reg(s_axi_arready),
        .ip2bus_wrack_i_D1(ip2bus_wrack_i_D1),
        .ip2bus_wrack_i_D1_reg(s_axi_wready),
        .reg1(reg1),
        .reg3(reg3),
        .rst(\I_SLAVE_ATTACHMENT/rst ),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr({s_axi_araddr[8],s_axi_araddr[3:2]}),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr({s_axi_awaddr[8],s_axi_awaddr[3:2]}),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bvalid_i_reg(s_axi_bvalid),
        .s_axi_rdata({\^s_axi_rdata [30],\^s_axi_rdata [0]}),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid_i_reg(s_axi_rvalid),
        .s_axi_wdata(s_axi_wdata[0]),
        .\s_axi_wdata[0]_0 (AXI_LITE_IPIF_I_n_8),
        .\s_axi_wdata[0]_1 (AXI_LITE_IPIF_I_n_9),
        .\s_axi_wdata[0]_2 (AXI_LITE_IPIF_I_n_10),
        .s_axi_wdata_0_sp_1(AXI_LITE_IPIF_I_n_7),
        .s_axi_wvalid(s_axi_wvalid));
  GND GND
       (.G(\<const0> ));
  processor_axi_gpio_1_0_GPIO_Core gpio_core_1
       (.\Dual.gpio2_Data_Out_reg[0]_0 (AXI_LITE_IPIF_I_n_7),
        .\Dual.gpio2_OE_reg[0]_0 (AXI_LITE_IPIF_I_n_10),
        .\Dual.gpio_Data_Out_reg[0]_0 (AXI_LITE_IPIF_I_n_8),
        .\Dual.gpio_OE_reg[0]_0 (AXI_LITE_IPIF_I_n_9),
        .bus2ip_cs(bus2ip_cs),
        .bus2ip_rnw(bus2ip_rnw),
        .gpio2_io_o(gpio2_io_o),
        .gpio2_io_t(gpio2_io_t),
        .gpio_io_o(gpio_io_o),
        .gpio_io_t(gpio_io_t),
        .ip2bus_rdack_i(ip2bus_rdack_i),
        .ip2bus_wrack_i(ip2bus_wrack_i),
        .reg1(reg1),
        .reg3(reg3),
        .rst(\I_SLAVE_ATTACHMENT/rst ),
        .s_axi_aclk(s_axi_aclk));
  FDRE #(
    .INIT(1'b0)) 
    \ip2bus_data_i_D1_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ip2bus_data[0]),
        .Q(ip2bus_data_i_D1[0]),
        .R(\I_SLAVE_ATTACHMENT/rst ));
  FDRE #(
    .INIT(1'b0)) 
    \ip2bus_data_i_D1_reg[31] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ip2bus_data[31]),
        .Q(ip2bus_data_i_D1[31]),
        .R(\I_SLAVE_ATTACHMENT/rst ));
  FDRE #(
    .INIT(1'b0)) 
    ip2bus_rdack_i_D1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ip2bus_rdack_i),
        .Q(ip2bus_rdack_i_D1),
        .R(\I_SLAVE_ATTACHMENT/rst ));
  FDRE #(
    .INIT(1'b0)) 
    ip2bus_wrack_i_D1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ip2bus_wrack_i),
        .Q(ip2bus_wrack_i_D1),
        .R(\I_SLAVE_ATTACHMENT/rst ));
endmodule

(* ORIG_REF_NAME = "axi_lite_ipif" *) 
module processor_axi_gpio_1_0_axi_lite_ipif
   (rst,
    bus2ip_rnw,
    s_axi_rvalid_i_reg,
    s_axi_bvalid_i_reg,
    bus2ip_cs,
    ip2bus_rdack_i_D1_reg,
    ip2bus_wrack_i_D1_reg,
    s_axi_wdata_0_sp_1,
    \s_axi_wdata[0]_0 ,
    \s_axi_wdata[0]_1 ,
    \s_axi_wdata[0]_2 ,
    s_axi_rdata,
    D,
    s_axi_aclk,
    s_axi_arvalid,
    s_axi_rready,
    s_axi_bready,
    s_axi_wdata,
    gpio2_io_o,
    gpio_io_o,
    gpio_io_t,
    gpio2_io_t,
    s_axi_aresetn,
    s_axi_awvalid,
    s_axi_wvalid,
    Q,
    reg3,
    reg1,
    ip2bus_rdack_i_D1,
    ip2bus_wrack_i_D1,
    s_axi_araddr,
    s_axi_awaddr);
  output rst;
  output bus2ip_rnw;
  output s_axi_rvalid_i_reg;
  output s_axi_bvalid_i_reg;
  output bus2ip_cs;
  output ip2bus_rdack_i_D1_reg;
  output ip2bus_wrack_i_D1_reg;
  output s_axi_wdata_0_sp_1;
  output \s_axi_wdata[0]_0 ;
  output \s_axi_wdata[0]_1 ;
  output \s_axi_wdata[0]_2 ;
  output [1:0]s_axi_rdata;
  output [1:0]D;
  input s_axi_aclk;
  input s_axi_arvalid;
  input s_axi_rready;
  input s_axi_bready;
  input [0:0]s_axi_wdata;
  input [0:0]gpio2_io_o;
  input [0:0]gpio_io_o;
  input [0:0]gpio_io_t;
  input [0:0]gpio2_io_t;
  input s_axi_aresetn;
  input s_axi_awvalid;
  input s_axi_wvalid;
  input [1:0]Q;
  input [0:0]reg3;
  input [0:0]reg1;
  input ip2bus_rdack_i_D1;
  input ip2bus_wrack_i_D1;
  input [2:0]s_axi_araddr;
  input [2:0]s_axi_awaddr;

  wire [1:0]D;
  wire [1:0]Q;
  wire bus2ip_cs;
  wire bus2ip_rnw;
  wire [0:0]gpio2_io_o;
  wire [0:0]gpio2_io_t;
  wire [0:0]gpio_io_o;
  wire [0:0]gpio_io_t;
  wire ip2bus_rdack_i_D1;
  wire ip2bus_rdack_i_D1_reg;
  wire ip2bus_wrack_i_D1;
  wire ip2bus_wrack_i_D1_reg;
  wire [0:0]reg1;
  wire [0:0]reg3;
  wire rst;
  wire s_axi_aclk;
  wire [2:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arvalid;
  wire [2:0]s_axi_awaddr;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid_i_reg;
  wire [1:0]s_axi_rdata;
  wire s_axi_rready;
  wire s_axi_rvalid_i_reg;
  wire [0:0]s_axi_wdata;
  wire \s_axi_wdata[0]_0 ;
  wire \s_axi_wdata[0]_1 ;
  wire \s_axi_wdata[0]_2 ;
  wire s_axi_wdata_0_sn_1;
  wire s_axi_wvalid;

  assign s_axi_wdata_0_sp_1 = s_axi_wdata_0_sn_1;
  processor_axi_gpio_1_0_slave_attachment I_SLAVE_ATTACHMENT
       (.D(D),
        .Q(Q),
        .SS(rst),
        .bus2ip_cs(bus2ip_cs),
        .bus2ip_rnw_i_reg_0(bus2ip_rnw),
        .gpio2_io_o(gpio2_io_o),
        .gpio2_io_t(gpio2_io_t),
        .gpio_io_o(gpio_io_o),
        .gpio_io_t(gpio_io_t),
        .ip2bus_rdack_i_D1(ip2bus_rdack_i_D1),
        .ip2bus_rdack_i_D1_reg(ip2bus_rdack_i_D1_reg),
        .ip2bus_wrack_i_D1(ip2bus_wrack_i_D1),
        .ip2bus_wrack_i_D1_reg(ip2bus_wrack_i_D1_reg),
        .reg1(reg1),
        .reg3(reg3),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bvalid_i_reg_0(s_axi_bvalid_i_reg),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid_i_reg_0(s_axi_rvalid_i_reg),
        .s_axi_wdata(s_axi_wdata),
        .\s_axi_wdata[0]_0 (\s_axi_wdata[0]_0 ),
        .\s_axi_wdata[0]_1 (\s_axi_wdata[0]_1 ),
        .\s_axi_wdata[0]_2 (\s_axi_wdata[0]_2 ),
        .s_axi_wdata_0_sp_1(s_axi_wdata_0_sn_1),
        .s_axi_wvalid(s_axi_wvalid));
endmodule

(* ORIG_REF_NAME = "pselect_f" *) 
module processor_axi_gpio_1_0_pselect_f
   (ce_expnd_i_3,
    \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] );
  output ce_expnd_i_3;
  input [1:0]\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] ;

  wire [1:0]\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] ;
  wire ce_expnd_i_3;

  LUT2 #(
    .INIT(4'h1)) 
    CS
       (.I0(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] [0]),
        .I1(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] [1]),
        .O(ce_expnd_i_3));
endmodule

(* ORIG_REF_NAME = "pselect_f" *) 
module processor_axi_gpio_1_0_pselect_f__parameterized1
   (ce_expnd_i_1,
    \GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2] );
  output ce_expnd_i_1;
  input [1:0]\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2] ;

  wire [1:0]\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2] ;
  wire ce_expnd_i_1;

  LUT2 #(
    .INIT(4'h2)) 
    CS
       (.I0(\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2] [1]),
        .I1(\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2] [0]),
        .O(ce_expnd_i_1));
endmodule

(* ORIG_REF_NAME = "slave_attachment" *) 
module processor_axi_gpio_1_0_slave_attachment
   (SS,
    bus2ip_rnw_i_reg_0,
    s_axi_rvalid_i_reg_0,
    s_axi_bvalid_i_reg_0,
    bus2ip_cs,
    ip2bus_rdack_i_D1_reg,
    ip2bus_wrack_i_D1_reg,
    s_axi_wdata_0_sp_1,
    \s_axi_wdata[0]_0 ,
    \s_axi_wdata[0]_1 ,
    \s_axi_wdata[0]_2 ,
    s_axi_rdata,
    D,
    s_axi_aclk,
    s_axi_arvalid,
    s_axi_rready,
    s_axi_bready,
    s_axi_wdata,
    gpio2_io_o,
    gpio_io_o,
    gpio_io_t,
    gpio2_io_t,
    s_axi_aresetn,
    s_axi_awvalid,
    s_axi_wvalid,
    Q,
    reg3,
    reg1,
    ip2bus_rdack_i_D1,
    ip2bus_wrack_i_D1,
    s_axi_araddr,
    s_axi_awaddr);
  output [0:0]SS;
  output bus2ip_rnw_i_reg_0;
  output s_axi_rvalid_i_reg_0;
  output s_axi_bvalid_i_reg_0;
  output bus2ip_cs;
  output ip2bus_rdack_i_D1_reg;
  output ip2bus_wrack_i_D1_reg;
  output s_axi_wdata_0_sp_1;
  output \s_axi_wdata[0]_0 ;
  output \s_axi_wdata[0]_1 ;
  output \s_axi_wdata[0]_2 ;
  output [1:0]s_axi_rdata;
  output [1:0]D;
  input s_axi_aclk;
  input s_axi_arvalid;
  input s_axi_rready;
  input s_axi_bready;
  input [0:0]s_axi_wdata;
  input [0:0]gpio2_io_o;
  input [0:0]gpio_io_o;
  input [0:0]gpio_io_t;
  input [0:0]gpio2_io_t;
  input s_axi_aresetn;
  input s_axi_awvalid;
  input s_axi_wvalid;
  input [1:0]Q;
  input [0:0]reg3;
  input [0:0]reg1;
  input ip2bus_rdack_i_D1;
  input ip2bus_wrack_i_D1;
  input [2:0]s_axi_araddr;
  input [2:0]s_axi_awaddr;

  wire [1:0]D;
  wire \FSM_onehot_state[0]_i_1_n_0 ;
  wire \FSM_onehot_state[1]_i_1_n_0 ;
  wire \FSM_onehot_state[2]_i_1_n_0 ;
  wire \FSM_onehot_state[3]_i_1_n_0 ;
  wire \FSM_onehot_state_reg_n_0_[0] ;
  wire \FSM_onehot_state_reg_n_0_[3] ;
  wire [3:0]\INCLUDE_DPHASE_TIMER.dpto_cnt_reg ;
  wire [1:0]Q;
  wire [0:0]SS;
  wire [0:6]bus2ip_addr;
  wire \bus2ip_addr_i[8]_i_1_n_0 ;
  wire bus2ip_cs;
  wire bus2ip_rnw_i_reg_0;
  wire clear;
  wire [0:0]gpio2_io_o;
  wire [0:0]gpio2_io_t;
  wire [0:0]gpio_io_o;
  wire [0:0]gpio_io_t;
  wire ip2bus_rdack_i_D1;
  wire ip2bus_rdack_i_D1_reg;
  wire ip2bus_wrack_i_D1;
  wire ip2bus_wrack_i_D1_reg;
  wire is_read_i_1_n_0;
  wire is_read_reg_n_0;
  wire is_write_i_1_n_0;
  wire is_write_i_2_n_0;
  wire is_write_reg_n_0;
  wire p_0_in;
  wire [1:0]p_0_out;
  wire [8:2]p_1_in;
  wire p_5_in;
  wire [3:0]plusOp;
  wire [0:0]reg1;
  wire [0:0]reg3;
  wire s_axi_aclk;
  wire [2:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arvalid;
  wire [2:0]s_axi_awaddr;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bresp_i;
  wire s_axi_bvalid_i_i_1_n_0;
  wire s_axi_bvalid_i_reg_0;
  wire [1:0]s_axi_rdata;
  wire \s_axi_rdata_i[0]_i_1_n_0 ;
  wire \s_axi_rdata_i[31]_i_1_n_0 ;
  wire s_axi_rready;
  wire s_axi_rresp_i;
  wire s_axi_rvalid_i_i_1_n_0;
  wire s_axi_rvalid_i_reg_0;
  wire [0:0]s_axi_wdata;
  wire \s_axi_wdata[0]_0 ;
  wire \s_axi_wdata[0]_1 ;
  wire \s_axi_wdata[0]_2 ;
  wire s_axi_wdata_0_sn_1;
  wire s_axi_wvalid;
  wire start2;
  wire start2_i_1_n_0;
  wire [1:0]state;
  wire state1__2;

  assign s_axi_wdata_0_sp_1 = s_axi_wdata_0_sn_1;
  LUT6 #(
    .INIT(64'hFFFF150015001500)) 
    \FSM_onehot_state[0]_i_1 
       (.I0(s_axi_arvalid),
        .I1(s_axi_wvalid),
        .I2(s_axi_awvalid),
        .I3(\FSM_onehot_state_reg_n_0_[0] ),
        .I4(state1__2),
        .I5(\FSM_onehot_state_reg_n_0_[3] ),
        .O(\FSM_onehot_state[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_state[1]_i_1 
       (.I0(s_axi_arvalid),
        .I1(\FSM_onehot_state_reg_n_0_[0] ),
        .I2(ip2bus_rdack_i_D1_reg),
        .I3(s_axi_rresp_i),
        .O(\FSM_onehot_state[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0800FFFF08000800)) 
    \FSM_onehot_state[2]_i_1 
       (.I0(s_axi_wvalid),
        .I1(s_axi_awvalid),
        .I2(s_axi_arvalid),
        .I3(\FSM_onehot_state_reg_n_0_[0] ),
        .I4(ip2bus_wrack_i_D1_reg),
        .I5(s_axi_bresp_i),
        .O(\FSM_onehot_state[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF888F888FFFFF888)) 
    \FSM_onehot_state[3]_i_1 
       (.I0(ip2bus_wrack_i_D1_reg),
        .I1(s_axi_bresp_i),
        .I2(s_axi_rresp_i),
        .I3(ip2bus_rdack_i_D1_reg),
        .I4(\FSM_onehot_state_reg_n_0_[3] ),
        .I5(state1__2),
        .O(\FSM_onehot_state[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \FSM_onehot_state[3]_i_2 
       (.I0(s_axi_bready),
        .I1(s_axi_bvalid_i_reg_0),
        .I2(s_axi_rready),
        .I3(s_axi_rvalid_i_reg_0),
        .O(state1__2));
  (* FSM_ENCODED_STATES = "iSTATE:0010,iSTATE0:0100,iSTATE1:1000,iSTATE2:0001" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_state_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_state[0]_i_1_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[0] ),
        .S(SS));
  (* FSM_ENCODED_STATES = "iSTATE:0010,iSTATE0:0100,iSTATE1:1000,iSTATE2:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_state[1]_i_1_n_0 ),
        .Q(s_axi_rresp_i),
        .R(SS));
  (* FSM_ENCODED_STATES = "iSTATE:0010,iSTATE0:0100,iSTATE1:1000,iSTATE2:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_state[2]_i_1_n_0 ),
        .Q(s_axi_bresp_i),
        .R(SS));
  (* FSM_ENCODED_STATES = "iSTATE:0010,iSTATE0:0100,iSTATE1:1000,iSTATE2:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_state[3]_i_1_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[3] ),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[0]_i_1 
       (.I0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [0]),
        .O(plusOp[0]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[1]_i_1 
       (.I0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [0]),
        .I1(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [1]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[2]_i_1 
       (.I0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [0]),
        .I1(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [1]),
        .I2(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [2]),
        .O(plusOp[2]));
  LUT2 #(
    .INIT(4'h9)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1 
       (.I0(state[0]),
        .I1(state[1]),
        .O(clear));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_2 
       (.I0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [1]),
        .I1(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [0]),
        .I2(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [2]),
        .I3(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [3]),
        .O(plusOp[3]));
  FDRE #(
    .INIT(1'b0)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(plusOp[0]),
        .Q(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [0]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(plusOp[1]),
        .Q(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [1]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(plusOp[2]),
        .Q(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [2]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(plusOp[3]),
        .Q(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [3]),
        .R(clear));
  processor_axi_gpio_1_0_address_decoder I_DECODER
       (.D(D),
        .\Dual.gpio2_Data_Out_reg[0] (bus2ip_rnw_i_reg_0),
        .\Dual.gpio2_OE_reg[0] ({bus2ip_addr[0],bus2ip_addr[5],bus2ip_addr[6]}),
        .Q(start2),
        .bus2ip_cs(bus2ip_cs),
        .gpio2_io_o(gpio2_io_o),
        .gpio2_io_t(gpio2_io_t),
        .gpio_io_o(gpio_io_o),
        .gpio_io_t(gpio_io_t),
        .ip2bus_rdack_i_D1(ip2bus_rdack_i_D1),
        .ip2bus_rdack_i_D1_reg(ip2bus_rdack_i_D1_reg),
        .ip2bus_wrack_i_D1(ip2bus_wrack_i_D1),
        .ip2bus_wrack_i_D1_reg(ip2bus_wrack_i_D1_reg),
        .reg1(reg1),
        .reg3(reg3),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arready(is_read_reg_n_0),
        .s_axi_arready_0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg ),
        .s_axi_wdata(s_axi_wdata),
        .\s_axi_wdata[0]_0 (\s_axi_wdata[0]_0 ),
        .\s_axi_wdata[0]_1 (\s_axi_wdata[0]_1 ),
        .\s_axi_wdata[0]_2 (\s_axi_wdata[0]_2 ),
        .s_axi_wdata_0_sp_1(s_axi_wdata_0_sn_1),
        .s_axi_wready(is_write_reg_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    \bus2ip_addr_i[2]_i_1 
       (.I0(s_axi_araddr[0]),
        .I1(s_axi_awaddr[0]),
        .I2(s_axi_arvalid),
        .O(p_1_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \bus2ip_addr_i[3]_i_1 
       (.I0(s_axi_araddr[1]),
        .I1(s_axi_awaddr[1]),
        .I2(s_axi_arvalid),
        .O(p_1_in[3]));
  LUT5 #(
    .INIT(32'h000000EA)) 
    \bus2ip_addr_i[8]_i_1 
       (.I0(s_axi_arvalid),
        .I1(s_axi_awvalid),
        .I2(s_axi_wvalid),
        .I3(state[1]),
        .I4(state[0]),
        .O(\bus2ip_addr_i[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \bus2ip_addr_i[8]_i_2 
       (.I0(s_axi_araddr[2]),
        .I1(s_axi_awaddr[2]),
        .I2(s_axi_arvalid),
        .O(p_1_in[8]));
  FDRE #(
    .INIT(1'b0)) 
    \bus2ip_addr_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[8]_i_1_n_0 ),
        .D(p_1_in[2]),
        .Q(bus2ip_addr[6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \bus2ip_addr_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[8]_i_1_n_0 ),
        .D(p_1_in[3]),
        .Q(bus2ip_addr[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \bus2ip_addr_i_reg[8] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[8]_i_1_n_0 ),
        .D(p_1_in[8]),
        .Q(bus2ip_addr[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    bus2ip_rnw_i_reg
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[8]_i_1_n_0 ),
        .D(s_axi_arvalid),
        .Q(bus2ip_rnw_i_reg_0),
        .R(SS));
  LUT5 #(
    .INIT(32'h8BBB8888)) 
    is_read_i_1
       (.I0(s_axi_arvalid),
        .I1(\FSM_onehot_state_reg_n_0_[0] ),
        .I2(state1__2),
        .I3(\FSM_onehot_state_reg_n_0_[3] ),
        .I4(is_read_reg_n_0),
        .O(is_read_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    is_read_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(is_read_i_1_n_0),
        .Q(is_read_reg_n_0),
        .R(SS));
  LUT6 #(
    .INIT(64'h2000FFFF20000000)) 
    is_write_i_1
       (.I0(\FSM_onehot_state_reg_n_0_[0] ),
        .I1(s_axi_arvalid),
        .I2(s_axi_awvalid),
        .I3(s_axi_wvalid),
        .I4(is_write_i_2_n_0),
        .I5(is_write_reg_n_0),
        .O(is_write_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFEAEAEAAAAAAAAA)) 
    is_write_i_2
       (.I0(\FSM_onehot_state_reg_n_0_[0] ),
        .I1(s_axi_bready),
        .I2(s_axi_bvalid_i_reg_0),
        .I3(s_axi_rready),
        .I4(s_axi_rvalid_i_reg_0),
        .I5(\FSM_onehot_state_reg_n_0_[3] ),
        .O(is_write_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    is_write_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(is_write_i_1_n_0),
        .Q(is_write_reg_n_0),
        .R(SS));
  LUT1 #(
    .INIT(2'h1)) 
    rst_i_1
       (.I0(s_axi_aresetn),
        .O(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    rst_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in),
        .Q(SS),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h08FF0808)) 
    s_axi_bvalid_i_i_1
       (.I0(ip2bus_wrack_i_D1_reg),
        .I1(state[1]),
        .I2(state[0]),
        .I3(s_axi_bready),
        .I4(s_axi_bvalid_i_reg_0),
        .O(s_axi_bvalid_i_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s_axi_bvalid_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_bvalid_i_i_1_n_0),
        .Q(s_axi_bvalid_i_reg_0),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axi_rdata_i[0]_i_1 
       (.I0(Q[0]),
        .I1(s_axi_rresp_i),
        .I2(s_axi_rdata[0]),
        .O(\s_axi_rdata_i[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axi_rdata_i[31]_i_1 
       (.I0(Q[1]),
        .I1(s_axi_rresp_i),
        .I2(s_axi_rdata[1]),
        .O(\s_axi_rdata_i[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\s_axi_rdata_i[0]_i_1_n_0 ),
        .Q(s_axi_rdata[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[31] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\s_axi_rdata_i[31]_i_1_n_0 ),
        .Q(s_axi_rdata[1]),
        .R(SS));
  LUT5 #(
    .INIT(32'h08FF0808)) 
    s_axi_rvalid_i_i_1
       (.I0(ip2bus_rdack_i_D1_reg),
        .I1(state[0]),
        .I2(state[1]),
        .I3(s_axi_rready),
        .I4(s_axi_rvalid_i_reg_0),
        .O(s_axi_rvalid_i_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s_axi_rvalid_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_rvalid_i_i_1_n_0),
        .Q(s_axi_rvalid_i_reg_0),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h000000F8)) 
    start2_i_1
       (.I0(s_axi_awvalid),
        .I1(s_axi_wvalid),
        .I2(s_axi_arvalid),
        .I3(state[1]),
        .I4(state[0]),
        .O(start2_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    start2_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(start2_i_1_n_0),
        .Q(start2),
        .R(SS));
  LUT5 #(
    .INIT(32'h77FC44FC)) 
    \state[0]_i_1 
       (.I0(state1__2),
        .I1(state[0]),
        .I2(s_axi_arvalid),
        .I3(state[1]),
        .I4(ip2bus_wrack_i_D1_reg),
        .O(p_0_out[0]));
  LUT6 #(
    .INIT(64'h55FFFF0C5500FF0C)) 
    \state[1]_i_1 
       (.I0(state1__2),
        .I1(p_5_in),
        .I2(s_axi_arvalid),
        .I3(state[1]),
        .I4(state[0]),
        .I5(ip2bus_rdack_i_D1_reg),
        .O(p_0_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \state[1]_i_2 
       (.I0(s_axi_awvalid),
        .I1(s_axi_wvalid),
        .O(p_5_in));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_out[0]),
        .Q(state[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_out[1]),
        .Q(state[1]),
        .R(SS));
endmodule

(* CHECK_LICENSE_TYPE = "processor_axi_gpio_1_0,axi_gpio,{}" *) (* X_CORE_INFO = "axi_gpio,Vivado 2020.1" *) (* downgradeipidentifiedwarnings = "yes" *) 
module processor_axi_gpio_2_0
   (s_axi_aclk,
    s_axi_aresetn,
    s_axi_awaddr,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_araddr,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rvalid,
    s_axi_rready,
    gpio_io_o,
    gpio2_io_o);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 S_AXI_ACLK CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S_AXI_ACLK, ASSOCIATED_BUSIF S_AXI, ASSOCIATED_RESET s_axi_aresetn, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN processor_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input s_axi_aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 S_AXI_ARESETN RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S_AXI_ARESETN, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input s_axi_aresetn;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWADDR" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S_AXI, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 9, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN processor_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input [8:0]s_axi_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWVALID" *) input s_axi_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWREADY" *) output s_axi_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WDATA" *) input [31:0]s_axi_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WSTRB" *) input [3:0]s_axi_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WVALID" *) input s_axi_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WREADY" *) output s_axi_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI BRESP" *) output [1:0]s_axi_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI BVALID" *) output s_axi_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI BREADY" *) input s_axi_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARADDR" *) input [8:0]s_axi_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARVALID" *) input s_axi_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARREADY" *) output s_axi_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RDATA" *) output [31:0]s_axi_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RRESP" *) output [1:0]s_axi_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RVALID" *) output s_axi_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RREADY" *) input s_axi_rready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:gpio:1.0 GPIO TRI_O" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME GPIO, BOARD.ASSOCIATED_PARAM GPIO_BOARD_INTERFACE" *) output [0:0]gpio_io_o;
  (* X_INTERFACE_INFO = "xilinx.com:interface:gpio:1.0 GPIO2 TRI_O" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME GPIO2, BOARD.ASSOCIATED_PARAM GPIO2_BOARD_INTERFACE" *) output [0:0]gpio2_io_o;

  wire [0:0]gpio2_io_o;
  wire [0:0]gpio_io_o;
  wire s_axi_aclk;
  wire [8:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [8:0]s_axi_awaddr;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire [1:0]s_axi_bresp;
  wire s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire s_axi_rready;
  wire [1:0]s_axi_rresp;
  wire s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire s_axi_wready;
  wire [3:0]s_axi_wstrb;
  wire s_axi_wvalid;
  wire NLW_U0_ip2intc_irpt_UNCONNECTED;
  wire [0:0]NLW_U0_gpio2_io_t_UNCONNECTED;
  wire [0:0]NLW_U0_gpio_io_t_UNCONNECTED;

  (* C_ALL_INPUTS = "0" *) 
  (* C_ALL_INPUTS_2 = "0" *) 
  (* C_ALL_OUTPUTS = "1" *) 
  (* C_ALL_OUTPUTS_2 = "1" *) 
  (* C_DOUT_DEFAULT = "0" *) 
  (* C_DOUT_DEFAULT_2 = "0" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_GPIO2_WIDTH = "1" *) 
  (* C_GPIO_WIDTH = "1" *) 
  (* C_INTERRUPT_PRESENT = "0" *) 
  (* C_IS_DUAL = "1" *) 
  (* C_S_AXI_ADDR_WIDTH = "9" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_TRI_DEFAULT = "-1" *) 
  (* C_TRI_DEFAULT_2 = "-1" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* ip_group = "LOGICORE" *) 
  processor_axi_gpio_2_0__axi_gpio U0
       (.gpio2_io_i(1'b0),
        .gpio2_io_o(gpio2_io_o),
        .gpio2_io_t(NLW_U0_gpio2_io_t_UNCONNECTED[0]),
        .gpio_io_i(1'b0),
        .gpio_io_o(gpio_io_o),
        .gpio_io_t(NLW_U0_gpio_io_t_UNCONNECTED[0]),
        .ip2intc_irpt(NLW_U0_ip2intc_irpt_UNCONNECTED),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awready(s_axi_awready),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bresp(s_axi_bresp),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rready(s_axi_rready),
        .s_axi_rresp(s_axi_rresp),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wready(s_axi_wready),
        .s_axi_wstrb(s_axi_wstrb),
        .s_axi_wvalid(s_axi_wvalid));
endmodule

(* ORIG_REF_NAME = "GPIO_Core" *) 
module processor_axi_gpio_2_0__GPIO_Core
   (reg3,
    reg1,
    gpio2_io_o,
    gpio_io_o,
    gpio_io_t,
    gpio2_io_t,
    ip2bus_wrack_i,
    ip2bus_rdack_i,
    rst,
    s_axi_aclk,
    bus2ip_cs,
    \Dual.gpio2_Data_Out_reg[0]_0 ,
    \Dual.gpio_Data_Out_reg[0]_0 ,
    \Dual.gpio_OE_reg[0]_0 ,
    \Dual.gpio2_OE_reg[0]_0 ,
    bus2ip_rnw);
  output [0:0]reg3;
  output [0:0]reg1;
  output [0:0]gpio2_io_o;
  output [0:0]gpio_io_o;
  output [0:0]gpio_io_t;
  output [0:0]gpio2_io_t;
  output ip2bus_wrack_i;
  output ip2bus_rdack_i;
  input rst;
  input s_axi_aclk;
  input bus2ip_cs;
  input \Dual.gpio2_Data_Out_reg[0]_0 ;
  input \Dual.gpio_Data_Out_reg[0]_0 ;
  input \Dual.gpio_OE_reg[0]_0 ;
  input \Dual.gpio2_OE_reg[0]_0 ;
  input bus2ip_rnw;

  wire \Dual.ALLOUT0_ND_G1.READ_REG_GEN[0].reg1[31]_i_1_n_0 ;
  wire \Dual.ALLOUT1_ND_G2.READ_REG2_GEN[0].reg3[31]_i_1_n_0 ;
  wire \Dual.gpio2_Data_Out_reg[0]_0 ;
  wire \Dual.gpio2_OE_reg[0]_0 ;
  wire \Dual.gpio_Data_Out_reg[0]_0 ;
  wire \Dual.gpio_OE_reg[0]_0 ;
  wire GPIO_xferAck_i;
  wire bus2ip_cs;
  wire bus2ip_rnw;
  wire [0:0]gpio2_io_o;
  wire [0:0]gpio2_io_t;
  wire [0:0]gpio_io_o;
  wire [0:0]gpio_io_t;
  wire gpio_xferAck_Reg;
  wire iGPIO_xferAck;
  wire ip2bus_rdack_i;
  wire ip2bus_wrack_i;
  wire [0:0]reg1;
  wire [0:0]reg3;
  wire rst;
  wire s_axi_aclk;

  LUT3 #(
    .INIT(8'h04)) 
    \/i_ 
       (.I0(gpio_xferAck_Reg),
        .I1(bus2ip_cs),
        .I2(GPIO_xferAck_i),
        .O(iGPIO_xferAck));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h00080000)) 
    \Dual.ALLOUT0_ND_G1.READ_REG_GEN[0].reg1[31]_i_1 
       (.I0(gpio_io_o),
        .I1(bus2ip_cs),
        .I2(gpio_xferAck_Reg),
        .I3(GPIO_xferAck_i),
        .I4(bus2ip_rnw),
        .O(\Dual.ALLOUT0_ND_G1.READ_REG_GEN[0].reg1[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Dual.ALLOUT0_ND_G1.READ_REG_GEN[0].reg1_reg[31] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\Dual.ALLOUT0_ND_G1.READ_REG_GEN[0].reg1[31]_i_1_n_0 ),
        .Q(reg1),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'h00080000)) 
    \Dual.ALLOUT1_ND_G2.READ_REG2_GEN[0].reg3[31]_i_1 
       (.I0(gpio2_io_o),
        .I1(bus2ip_cs),
        .I2(gpio_xferAck_Reg),
        .I3(GPIO_xferAck_i),
        .I4(bus2ip_rnw),
        .O(\Dual.ALLOUT1_ND_G2.READ_REG2_GEN[0].reg3[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Dual.ALLOUT1_ND_G2.READ_REG2_GEN[0].reg3_reg[31] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\Dual.ALLOUT1_ND_G2.READ_REG2_GEN[0].reg3[31]_i_1_n_0 ),
        .Q(reg3),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Dual.gpio2_Data_Out_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\Dual.gpio2_Data_Out_reg[0]_0 ),
        .Q(gpio2_io_o),
        .R(rst));
  FDSE #(
    .INIT(1'b1)) 
    \Dual.gpio2_OE_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\Dual.gpio2_OE_reg[0]_0 ),
        .Q(gpio2_io_t),
        .S(rst));
  FDRE #(
    .INIT(1'b0)) 
    \Dual.gpio_Data_Out_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\Dual.gpio_Data_Out_reg[0]_0 ),
        .Q(gpio_io_o),
        .R(rst));
  FDSE #(
    .INIT(1'b1)) 
    \Dual.gpio_OE_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\Dual.gpio_OE_reg[0]_0 ),
        .Q(gpio_io_t),
        .S(rst));
  FDRE #(
    .INIT(1'b0)) 
    gpio_xferAck_Reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(GPIO_xferAck_i),
        .Q(gpio_xferAck_Reg),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    iGPIO_xferAck_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(iGPIO_xferAck),
        .Q(GPIO_xferAck_i),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ip2bus_rdack_i_D1_i_1
       (.I0(GPIO_xferAck_i),
        .I1(bus2ip_rnw),
        .O(ip2bus_rdack_i));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ip2bus_wrack_i_D1_i_1
       (.I0(GPIO_xferAck_i),
        .I1(bus2ip_rnw),
        .O(ip2bus_wrack_i));
endmodule

(* ORIG_REF_NAME = "address_decoder" *) 
module processor_axi_gpio_2_0__address_decoder
   (bus2ip_cs,
    s_axi_wdata_0_sp_1,
    \s_axi_wdata[0]_0 ,
    \s_axi_wdata[0]_1 ,
    \s_axi_wdata[0]_2 ,
    ip2bus_rdack_i_D1_reg,
    ip2bus_wrack_i_D1_reg,
    D,
    Q,
    s_axi_aclk,
    \Dual.gpio2_OE_reg[0] ,
    s_axi_wdata,
    \Dual.gpio2_Data_Out_reg[0] ,
    gpio2_io_o,
    gpio_io_o,
    gpio_io_t,
    gpio2_io_t,
    s_axi_aresetn,
    ip2bus_rdack_i_D1,
    s_axi_arready,
    s_axi_arready_0,
    ip2bus_wrack_i_D1,
    s_axi_wready,
    reg3,
    reg1);
  output bus2ip_cs;
  output s_axi_wdata_0_sp_1;
  output \s_axi_wdata[0]_0 ;
  output \s_axi_wdata[0]_1 ;
  output \s_axi_wdata[0]_2 ;
  output ip2bus_rdack_i_D1_reg;
  output ip2bus_wrack_i_D1_reg;
  output [1:0]D;
  input Q;
  input s_axi_aclk;
  input [2:0]\Dual.gpio2_OE_reg[0] ;
  input [0:0]s_axi_wdata;
  input \Dual.gpio2_Data_Out_reg[0] ;
  input [0:0]gpio2_io_o;
  input [0:0]gpio_io_o;
  input [0:0]gpio_io_t;
  input [0:0]gpio2_io_t;
  input s_axi_aresetn;
  input ip2bus_rdack_i_D1;
  input s_axi_arready;
  input [3:0]s_axi_arready_0;
  input ip2bus_wrack_i_D1;
  input s_axi_wready;
  input [0:0]reg3;
  input [0:0]reg1;

  wire Bus_RNW_reg;
  wire Bus_RNW_reg_i_1_n_0;
  wire [1:0]D;
  wire \Dual.gpio2_Data_Out_reg[0] ;
  wire [2:0]\Dual.gpio2_OE_reg[0] ;
  wire \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ;
  wire \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ;
  wire \GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ;
  wire \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg ;
  wire \MEM_DECODE_GEN[0].cs_out_i[0]_i_1_n_0 ;
  wire Q;
  wire bus2ip_cs;
  wire ce_expnd_i_0;
  wire ce_expnd_i_1;
  wire ce_expnd_i_2;
  wire ce_expnd_i_3;
  wire cs_ce_clr;
  wire [0:0]gpio2_io_o;
  wire [0:0]gpio2_io_t;
  wire \gpio_core_1/gpio_reg_en ;
  wire [0:0]gpio_io_o;
  wire [0:0]gpio_io_t;
  wire \ip2bus_data_i_D1[31]_i_2_n_0 ;
  wire ip2bus_rdack_i_D1;
  wire ip2bus_rdack_i_D1_reg;
  wire ip2bus_wrack_i_D1;
  wire ip2bus_wrack_i_D1_reg;
  wire [0:0]reg1;
  wire [0:0]reg3;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire s_axi_arready;
  wire [3:0]s_axi_arready_0;
  wire [0:0]s_axi_wdata;
  wire \s_axi_wdata[0]_0 ;
  wire \s_axi_wdata[0]_1 ;
  wire \s_axi_wdata[0]_2 ;
  wire s_axi_wdata_0_sn_1;
  wire s_axi_wready;

  assign s_axi_wdata_0_sp_1 = s_axi_wdata_0_sn_1;
  LUT3 #(
    .INIT(8'hB8)) 
    Bus_RNW_reg_i_1
       (.I0(\Dual.gpio2_Data_Out_reg[0] ),
        .I1(Q),
        .I2(Bus_RNW_reg),
        .O(Bus_RNW_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    Bus_RNW_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Bus_RNW_reg_i_1_n_0),
        .Q(Bus_RNW_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFBFF00000800)) 
    \Dual.gpio2_Data_Out[0]_i_1 
       (.I0(s_axi_wdata),
        .I1(\Dual.gpio2_OE_reg[0] [1]),
        .I2(\Dual.gpio2_OE_reg[0] [0]),
        .I3(\gpio_core_1/gpio_reg_en ),
        .I4(\Dual.gpio2_Data_Out_reg[0] ),
        .I5(gpio2_io_o),
        .O(s_axi_wdata_0_sn_1));
  LUT6 #(
    .INIT(64'hFFFFBFFF00008000)) 
    \Dual.gpio2_OE[0]_i_1 
       (.I0(s_axi_wdata),
        .I1(\Dual.gpio2_OE_reg[0] [0]),
        .I2(\Dual.gpio2_OE_reg[0] [1]),
        .I3(\gpio_core_1/gpio_reg_en ),
        .I4(\Dual.gpio2_Data_Out_reg[0] ),
        .I5(gpio2_io_t),
        .O(\s_axi_wdata[0]_2 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \Dual.gpio_Data_Out[0]_i_1 
       (.I0(s_axi_wdata),
        .I1(\Dual.gpio2_OE_reg[0] [0]),
        .I2(\Dual.gpio2_OE_reg[0] [1]),
        .I3(\gpio_core_1/gpio_reg_en ),
        .I4(\Dual.gpio2_Data_Out_reg[0] ),
        .I5(gpio_io_o),
        .O(\s_axi_wdata[0]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \Dual.gpio_Data_Out[0]_i_2 
       (.I0(bus2ip_cs),
        .I1(\Dual.gpio2_OE_reg[0] [2]),
        .O(\gpio_core_1/gpio_reg_en ));
  LUT6 #(
    .INIT(64'hFFFFFBFF00000800)) 
    \Dual.gpio_OE[0]_i_1 
       (.I0(s_axi_wdata),
        .I1(\Dual.gpio2_OE_reg[0] [0]),
        .I2(\Dual.gpio2_OE_reg[0] [1]),
        .I3(\gpio_core_1/gpio_reg_en ),
        .I4(\Dual.gpio2_Data_Out_reg[0] ),
        .I5(gpio_io_t),
        .O(\s_axi_wdata[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(ce_expnd_i_3),
        .Q(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ),
        .R(cs_ce_clr));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_BKEND_CE_REGISTERS[1].ce_out_i[1]_i_1 
       (.I0(\Dual.gpio2_OE_reg[0] [0]),
        .I1(\Dual.gpio2_OE_reg[0] [1]),
        .O(ce_expnd_i_2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(ce_expnd_i_2),
        .Q(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ),
        .R(cs_ce_clr));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(ce_expnd_i_1),
        .Q(\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ),
        .R(cs_ce_clr));
  LUT3 #(
    .INIT(8'hEF)) 
    \GEN_BKEND_CE_REGISTERS[3].ce_out_i[3]_i_1 
       (.I0(ip2bus_wrack_i_D1_reg),
        .I1(ip2bus_rdack_i_D1_reg),
        .I2(s_axi_aresetn),
        .O(cs_ce_clr));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_BKEND_CE_REGISTERS[3].ce_out_i[3]_i_2 
       (.I0(\Dual.gpio2_OE_reg[0] [1]),
        .I1(\Dual.gpio2_OE_reg[0] [0]),
        .O(ce_expnd_i_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(ce_expnd_i_0),
        .Q(\GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg ),
        .R(cs_ce_clr));
  processor_axi_gpio_2_0__pselect_f \MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I 
       (.\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] (\Dual.gpio2_OE_reg[0] [1:0]),
        .ce_expnd_i_3(ce_expnd_i_3));
  processor_axi_gpio_2_0__pselect_f__parameterized1 \MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I 
       (.\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2] (\Dual.gpio2_OE_reg[0] [1:0]),
        .ce_expnd_i_1(ce_expnd_i_1));
  LUT5 #(
    .INIT(32'h000000E0)) 
    \MEM_DECODE_GEN[0].cs_out_i[0]_i_1 
       (.I0(bus2ip_cs),
        .I1(Q),
        .I2(s_axi_aresetn),
        .I3(ip2bus_rdack_i_D1_reg),
        .I4(ip2bus_wrack_i_D1_reg),
        .O(\MEM_DECODE_GEN[0].cs_out_i[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_DECODE_GEN[0].cs_out_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\MEM_DECODE_GEN[0].cs_out_i[0]_i_1_n_0 ),
        .Q(bus2ip_cs),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00001400)) 
    \ip2bus_data_i_D1[0]_i_1 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ),
        .I1(\GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg ),
        .I2(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ),
        .I3(Bus_RNW_reg),
        .I4(\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h01FFFFFF01000000)) 
    \ip2bus_data_i_D1[31]_i_1 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ),
        .I1(\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ),
        .I2(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ),
        .I3(\GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg ),
        .I4(Bus_RNW_reg),
        .I5(\ip2bus_data_i_D1[31]_i_2_n_0 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h0030308000003080)) 
    \ip2bus_data_i_D1[31]_i_2 
       (.I0(reg3),
        .I1(\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ),
        .I2(Bus_RNW_reg),
        .I3(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ),
        .I4(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ),
        .I5(reg1),
        .O(\ip2bus_data_i_D1[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAEAAAA)) 
    s_axi_arready_INST_0
       (.I0(ip2bus_rdack_i_D1),
        .I1(s_axi_arready),
        .I2(s_axi_arready_0[2]),
        .I3(s_axi_arready_0[1]),
        .I4(s_axi_arready_0[3]),
        .I5(s_axi_arready_0[0]),
        .O(ip2bus_rdack_i_D1_reg));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAEAAAA)) 
    s_axi_wready_INST_0
       (.I0(ip2bus_wrack_i_D1),
        .I1(s_axi_wready),
        .I2(s_axi_arready_0[2]),
        .I3(s_axi_arready_0[1]),
        .I4(s_axi_arready_0[3]),
        .I5(s_axi_arready_0[0]),
        .O(ip2bus_wrack_i_D1_reg));
endmodule

(* C_ALL_INPUTS = "0" *) (* C_ALL_INPUTS_2 = "0" *) (* C_ALL_OUTPUTS = "1" *) 
(* C_ALL_OUTPUTS_2 = "1" *) (* C_DOUT_DEFAULT = "0" *) (* C_DOUT_DEFAULT_2 = "0" *) 
(* C_FAMILY = "zynq" *) (* C_GPIO2_WIDTH = "1" *) (* C_GPIO_WIDTH = "1" *) 
(* C_INTERRUPT_PRESENT = "0" *) (* C_IS_DUAL = "1" *) (* C_S_AXI_ADDR_WIDTH = "9" *) 
(* C_S_AXI_DATA_WIDTH = "32" *) (* C_TRI_DEFAULT = "-1" *) (* C_TRI_DEFAULT_2 = "-1" *) 
(* ORIG_REF_NAME = "axi_gpio" *) (* downgradeipidentifiedwarnings = "yes" *) (* ip_group = "LOGICORE" *) 
module processor_axi_gpio_2_0__axi_gpio
   (s_axi_aclk,
    s_axi_aresetn,
    s_axi_awaddr,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_araddr,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rvalid,
    s_axi_rready,
    ip2intc_irpt,
    gpio_io_i,
    gpio_io_o,
    gpio_io_t,
    gpio2_io_i,
    gpio2_io_o,
    gpio2_io_t);
  (* sigis = "Clk" *) input s_axi_aclk;
  (* sigis = "Rst" *) input s_axi_aresetn;
  input [8:0]s_axi_awaddr;
  input s_axi_awvalid;
  output s_axi_awready;
  input [31:0]s_axi_wdata;
  input [3:0]s_axi_wstrb;
  input s_axi_wvalid;
  output s_axi_wready;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [8:0]s_axi_araddr;
  input s_axi_arvalid;
  output s_axi_arready;
  output [31:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rvalid;
  input s_axi_rready;
  (* sigis = "INTR_LEVEL_HIGH" *) output ip2intc_irpt;
  input [0:0]gpio_io_i;
  output [0:0]gpio_io_o;
  output [0:0]gpio_io_t;
  input [0:0]gpio2_io_i;
  output [0:0]gpio2_io_o;
  output [0:0]gpio2_io_t;

  wire \<const0> ;
  wire AXI_LITE_IPIF_I_n_10;
  wire AXI_LITE_IPIF_I_n_7;
  wire AXI_LITE_IPIF_I_n_8;
  wire AXI_LITE_IPIF_I_n_9;
  wire \I_SLAVE_ATTACHMENT/rst ;
  wire bus2ip_cs;
  wire bus2ip_rnw;
  wire [0:0]gpio2_io_o;
  wire [0:0]gpio2_io_t;
  wire [0:0]gpio_io_o;
  wire [0:0]gpio_io_t;
  wire [0:31]ip2bus_data;
  wire [0:31]ip2bus_data_i_D1;
  wire ip2bus_rdack_i;
  wire ip2bus_rdack_i_D1;
  wire ip2bus_wrack_i;
  wire ip2bus_wrack_i_D1;
  wire [31:31]reg1;
  wire [31:31]reg3;
  wire s_axi_aclk;
  wire [8:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [8:0]s_axi_awaddr;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid;
  wire [30:0]\^s_axi_rdata ;
  wire s_axi_rready;
  wire s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire s_axi_wready;
  wire s_axi_wvalid;

  assign ip2intc_irpt = \<const0> ;
  assign s_axi_awready = s_axi_wready;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_rdata[31] = \^s_axi_rdata [30];
  assign s_axi_rdata[30] = \^s_axi_rdata [30];
  assign s_axi_rdata[29] = \^s_axi_rdata [30];
  assign s_axi_rdata[28] = \^s_axi_rdata [30];
  assign s_axi_rdata[27] = \^s_axi_rdata [30];
  assign s_axi_rdata[26] = \^s_axi_rdata [30];
  assign s_axi_rdata[25] = \^s_axi_rdata [30];
  assign s_axi_rdata[24] = \^s_axi_rdata [30];
  assign s_axi_rdata[23] = \^s_axi_rdata [30];
  assign s_axi_rdata[22] = \^s_axi_rdata [30];
  assign s_axi_rdata[21] = \^s_axi_rdata [30];
  assign s_axi_rdata[20] = \^s_axi_rdata [30];
  assign s_axi_rdata[19] = \^s_axi_rdata [30];
  assign s_axi_rdata[18] = \^s_axi_rdata [30];
  assign s_axi_rdata[17] = \^s_axi_rdata [30];
  assign s_axi_rdata[16] = \^s_axi_rdata [30];
  assign s_axi_rdata[15] = \^s_axi_rdata [30];
  assign s_axi_rdata[14] = \^s_axi_rdata [30];
  assign s_axi_rdata[13] = \^s_axi_rdata [30];
  assign s_axi_rdata[12] = \^s_axi_rdata [30];
  assign s_axi_rdata[11] = \^s_axi_rdata [30];
  assign s_axi_rdata[10] = \^s_axi_rdata [30];
  assign s_axi_rdata[9] = \^s_axi_rdata [30];
  assign s_axi_rdata[8] = \^s_axi_rdata [30];
  assign s_axi_rdata[7] = \^s_axi_rdata [30];
  assign s_axi_rdata[6] = \^s_axi_rdata [30];
  assign s_axi_rdata[5] = \^s_axi_rdata [30];
  assign s_axi_rdata[4] = \^s_axi_rdata [30];
  assign s_axi_rdata[3] = \^s_axi_rdata [30];
  assign s_axi_rdata[2] = \^s_axi_rdata [30];
  assign s_axi_rdata[1] = \^s_axi_rdata [30];
  assign s_axi_rdata[0] = \^s_axi_rdata [0];
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  processor_axi_gpio_2_0__axi_lite_ipif AXI_LITE_IPIF_I
       (.D({ip2bus_data[0],ip2bus_data[31]}),
        .Q({ip2bus_data_i_D1[0],ip2bus_data_i_D1[31]}),
        .bus2ip_cs(bus2ip_cs),
        .bus2ip_rnw(bus2ip_rnw),
        .gpio2_io_o(gpio2_io_o),
        .gpio2_io_t(gpio2_io_t),
        .gpio_io_o(gpio_io_o),
        .gpio_io_t(gpio_io_t),
        .ip2bus_rdack_i_D1(ip2bus_rdack_i_D1),
        .ip2bus_rdack_i_D1_reg(s_axi_arready),
        .ip2bus_wrack_i_D1(ip2bus_wrack_i_D1),
        .ip2bus_wrack_i_D1_reg(s_axi_wready),
        .reg1(reg1),
        .reg3(reg3),
        .rst(\I_SLAVE_ATTACHMENT/rst ),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr({s_axi_araddr[8],s_axi_araddr[3:2]}),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr({s_axi_awaddr[8],s_axi_awaddr[3:2]}),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bvalid_i_reg(s_axi_bvalid),
        .s_axi_rdata({\^s_axi_rdata [30],\^s_axi_rdata [0]}),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid_i_reg(s_axi_rvalid),
        .s_axi_wdata(s_axi_wdata[0]),
        .\s_axi_wdata[0]_0 (AXI_LITE_IPIF_I_n_8),
        .\s_axi_wdata[0]_1 (AXI_LITE_IPIF_I_n_9),
        .\s_axi_wdata[0]_2 (AXI_LITE_IPIF_I_n_10),
        .s_axi_wdata_0_sp_1(AXI_LITE_IPIF_I_n_7),
        .s_axi_wvalid(s_axi_wvalid));
  GND GND
       (.G(\<const0> ));
  processor_axi_gpio_2_0__GPIO_Core gpio_core_1
       (.\Dual.gpio2_Data_Out_reg[0]_0 (AXI_LITE_IPIF_I_n_7),
        .\Dual.gpio2_OE_reg[0]_0 (AXI_LITE_IPIF_I_n_10),
        .\Dual.gpio_Data_Out_reg[0]_0 (AXI_LITE_IPIF_I_n_8),
        .\Dual.gpio_OE_reg[0]_0 (AXI_LITE_IPIF_I_n_9),
        .bus2ip_cs(bus2ip_cs),
        .bus2ip_rnw(bus2ip_rnw),
        .gpio2_io_o(gpio2_io_o),
        .gpio2_io_t(gpio2_io_t),
        .gpio_io_o(gpio_io_o),
        .gpio_io_t(gpio_io_t),
        .ip2bus_rdack_i(ip2bus_rdack_i),
        .ip2bus_wrack_i(ip2bus_wrack_i),
        .reg1(reg1),
        .reg3(reg3),
        .rst(\I_SLAVE_ATTACHMENT/rst ),
        .s_axi_aclk(s_axi_aclk));
  FDRE #(
    .INIT(1'b0)) 
    \ip2bus_data_i_D1_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ip2bus_data[0]),
        .Q(ip2bus_data_i_D1[0]),
        .R(\I_SLAVE_ATTACHMENT/rst ));
  FDRE #(
    .INIT(1'b0)) 
    \ip2bus_data_i_D1_reg[31] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ip2bus_data[31]),
        .Q(ip2bus_data_i_D1[31]),
        .R(\I_SLAVE_ATTACHMENT/rst ));
  FDRE #(
    .INIT(1'b0)) 
    ip2bus_rdack_i_D1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ip2bus_rdack_i),
        .Q(ip2bus_rdack_i_D1),
        .R(\I_SLAVE_ATTACHMENT/rst ));
  FDRE #(
    .INIT(1'b0)) 
    ip2bus_wrack_i_D1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ip2bus_wrack_i),
        .Q(ip2bus_wrack_i_D1),
        .R(\I_SLAVE_ATTACHMENT/rst ));
endmodule

(* ORIG_REF_NAME = "axi_lite_ipif" *) 
module processor_axi_gpio_2_0__axi_lite_ipif
   (rst,
    bus2ip_rnw,
    s_axi_rvalid_i_reg,
    s_axi_bvalid_i_reg,
    bus2ip_cs,
    ip2bus_rdack_i_D1_reg,
    ip2bus_wrack_i_D1_reg,
    s_axi_wdata_0_sp_1,
    \s_axi_wdata[0]_0 ,
    \s_axi_wdata[0]_1 ,
    \s_axi_wdata[0]_2 ,
    s_axi_rdata,
    D,
    s_axi_aclk,
    s_axi_arvalid,
    s_axi_rready,
    s_axi_bready,
    s_axi_wdata,
    gpio2_io_o,
    gpio_io_o,
    gpio_io_t,
    gpio2_io_t,
    s_axi_aresetn,
    s_axi_awvalid,
    s_axi_wvalid,
    Q,
    reg3,
    reg1,
    ip2bus_rdack_i_D1,
    ip2bus_wrack_i_D1,
    s_axi_araddr,
    s_axi_awaddr);
  output rst;
  output bus2ip_rnw;
  output s_axi_rvalid_i_reg;
  output s_axi_bvalid_i_reg;
  output bus2ip_cs;
  output ip2bus_rdack_i_D1_reg;
  output ip2bus_wrack_i_D1_reg;
  output s_axi_wdata_0_sp_1;
  output \s_axi_wdata[0]_0 ;
  output \s_axi_wdata[0]_1 ;
  output \s_axi_wdata[0]_2 ;
  output [1:0]s_axi_rdata;
  output [1:0]D;
  input s_axi_aclk;
  input s_axi_arvalid;
  input s_axi_rready;
  input s_axi_bready;
  input [0:0]s_axi_wdata;
  input [0:0]gpio2_io_o;
  input [0:0]gpio_io_o;
  input [0:0]gpio_io_t;
  input [0:0]gpio2_io_t;
  input s_axi_aresetn;
  input s_axi_awvalid;
  input s_axi_wvalid;
  input [1:0]Q;
  input [0:0]reg3;
  input [0:0]reg1;
  input ip2bus_rdack_i_D1;
  input ip2bus_wrack_i_D1;
  input [2:0]s_axi_araddr;
  input [2:0]s_axi_awaddr;

  wire [1:0]D;
  wire [1:0]Q;
  wire bus2ip_cs;
  wire bus2ip_rnw;
  wire [0:0]gpio2_io_o;
  wire [0:0]gpio2_io_t;
  wire [0:0]gpio_io_o;
  wire [0:0]gpio_io_t;
  wire ip2bus_rdack_i_D1;
  wire ip2bus_rdack_i_D1_reg;
  wire ip2bus_wrack_i_D1;
  wire ip2bus_wrack_i_D1_reg;
  wire [0:0]reg1;
  wire [0:0]reg3;
  wire rst;
  wire s_axi_aclk;
  wire [2:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arvalid;
  wire [2:0]s_axi_awaddr;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid_i_reg;
  wire [1:0]s_axi_rdata;
  wire s_axi_rready;
  wire s_axi_rvalid_i_reg;
  wire [0:0]s_axi_wdata;
  wire \s_axi_wdata[0]_0 ;
  wire \s_axi_wdata[0]_1 ;
  wire \s_axi_wdata[0]_2 ;
  wire s_axi_wdata_0_sn_1;
  wire s_axi_wvalid;

  assign s_axi_wdata_0_sp_1 = s_axi_wdata_0_sn_1;
  processor_axi_gpio_2_0__slave_attachment I_SLAVE_ATTACHMENT
       (.D(D),
        .Q(Q),
        .SS(rst),
        .bus2ip_cs(bus2ip_cs),
        .bus2ip_rnw_i_reg_0(bus2ip_rnw),
        .gpio2_io_o(gpio2_io_o),
        .gpio2_io_t(gpio2_io_t),
        .gpio_io_o(gpio_io_o),
        .gpio_io_t(gpio_io_t),
        .ip2bus_rdack_i_D1(ip2bus_rdack_i_D1),
        .ip2bus_rdack_i_D1_reg(ip2bus_rdack_i_D1_reg),
        .ip2bus_wrack_i_D1(ip2bus_wrack_i_D1),
        .ip2bus_wrack_i_D1_reg(ip2bus_wrack_i_D1_reg),
        .reg1(reg1),
        .reg3(reg3),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bvalid_i_reg_0(s_axi_bvalid_i_reg),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid_i_reg_0(s_axi_rvalid_i_reg),
        .s_axi_wdata(s_axi_wdata),
        .\s_axi_wdata[0]_0 (\s_axi_wdata[0]_0 ),
        .\s_axi_wdata[0]_1 (\s_axi_wdata[0]_1 ),
        .\s_axi_wdata[0]_2 (\s_axi_wdata[0]_2 ),
        .s_axi_wdata_0_sp_1(s_axi_wdata_0_sn_1),
        .s_axi_wvalid(s_axi_wvalid));
endmodule

(* ORIG_REF_NAME = "pselect_f" *) 
module processor_axi_gpio_2_0__pselect_f
   (ce_expnd_i_3,
    \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] );
  output ce_expnd_i_3;
  input [1:0]\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] ;

  wire [1:0]\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] ;
  wire ce_expnd_i_3;

  LUT2 #(
    .INIT(4'h1)) 
    CS
       (.I0(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] [0]),
        .I1(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] [1]),
        .O(ce_expnd_i_3));
endmodule

(* ORIG_REF_NAME = "pselect_f" *) 
module processor_axi_gpio_2_0__pselect_f__parameterized1
   (ce_expnd_i_1,
    \GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2] );
  output ce_expnd_i_1;
  input [1:0]\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2] ;

  wire [1:0]\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2] ;
  wire ce_expnd_i_1;

  LUT2 #(
    .INIT(4'h2)) 
    CS
       (.I0(\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2] [1]),
        .I1(\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2] [0]),
        .O(ce_expnd_i_1));
endmodule

(* ORIG_REF_NAME = "slave_attachment" *) 
module processor_axi_gpio_2_0__slave_attachment
   (SS,
    bus2ip_rnw_i_reg_0,
    s_axi_rvalid_i_reg_0,
    s_axi_bvalid_i_reg_0,
    bus2ip_cs,
    ip2bus_rdack_i_D1_reg,
    ip2bus_wrack_i_D1_reg,
    s_axi_wdata_0_sp_1,
    \s_axi_wdata[0]_0 ,
    \s_axi_wdata[0]_1 ,
    \s_axi_wdata[0]_2 ,
    s_axi_rdata,
    D,
    s_axi_aclk,
    s_axi_arvalid,
    s_axi_rready,
    s_axi_bready,
    s_axi_wdata,
    gpio2_io_o,
    gpio_io_o,
    gpio_io_t,
    gpio2_io_t,
    s_axi_aresetn,
    s_axi_awvalid,
    s_axi_wvalid,
    Q,
    reg3,
    reg1,
    ip2bus_rdack_i_D1,
    ip2bus_wrack_i_D1,
    s_axi_araddr,
    s_axi_awaddr);
  output [0:0]SS;
  output bus2ip_rnw_i_reg_0;
  output s_axi_rvalid_i_reg_0;
  output s_axi_bvalid_i_reg_0;
  output bus2ip_cs;
  output ip2bus_rdack_i_D1_reg;
  output ip2bus_wrack_i_D1_reg;
  output s_axi_wdata_0_sp_1;
  output \s_axi_wdata[0]_0 ;
  output \s_axi_wdata[0]_1 ;
  output \s_axi_wdata[0]_2 ;
  output [1:0]s_axi_rdata;
  output [1:0]D;
  input s_axi_aclk;
  input s_axi_arvalid;
  input s_axi_rready;
  input s_axi_bready;
  input [0:0]s_axi_wdata;
  input [0:0]gpio2_io_o;
  input [0:0]gpio_io_o;
  input [0:0]gpio_io_t;
  input [0:0]gpio2_io_t;
  input s_axi_aresetn;
  input s_axi_awvalid;
  input s_axi_wvalid;
  input [1:0]Q;
  input [0:0]reg3;
  input [0:0]reg1;
  input ip2bus_rdack_i_D1;
  input ip2bus_wrack_i_D1;
  input [2:0]s_axi_araddr;
  input [2:0]s_axi_awaddr;

  wire [1:0]D;
  wire \FSM_onehot_state[0]_i_1_n_0 ;
  wire \FSM_onehot_state[1]_i_1_n_0 ;
  wire \FSM_onehot_state[2]_i_1_n_0 ;
  wire \FSM_onehot_state[3]_i_1_n_0 ;
  wire \FSM_onehot_state_reg_n_0_[0] ;
  wire \FSM_onehot_state_reg_n_0_[3] ;
  wire [3:0]\INCLUDE_DPHASE_TIMER.dpto_cnt_reg ;
  wire [1:0]Q;
  wire [0:0]SS;
  wire [0:6]bus2ip_addr;
  wire \bus2ip_addr_i[8]_i_1_n_0 ;
  wire bus2ip_cs;
  wire bus2ip_rnw_i_reg_0;
  wire clear;
  wire [0:0]gpio2_io_o;
  wire [0:0]gpio2_io_t;
  wire [0:0]gpio_io_o;
  wire [0:0]gpio_io_t;
  wire ip2bus_rdack_i_D1;
  wire ip2bus_rdack_i_D1_reg;
  wire ip2bus_wrack_i_D1;
  wire ip2bus_wrack_i_D1_reg;
  wire is_read_i_1_n_0;
  wire is_read_reg_n_0;
  wire is_write_i_1_n_0;
  wire is_write_i_2_n_0;
  wire is_write_reg_n_0;
  wire p_0_in;
  wire [1:0]p_0_out;
  wire [8:2]p_1_in;
  wire p_5_in;
  wire [3:0]plusOp;
  wire [0:0]reg1;
  wire [0:0]reg3;
  wire s_axi_aclk;
  wire [2:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arvalid;
  wire [2:0]s_axi_awaddr;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bresp_i;
  wire s_axi_bvalid_i_i_1_n_0;
  wire s_axi_bvalid_i_reg_0;
  wire [1:0]s_axi_rdata;
  wire \s_axi_rdata_i[0]_i_1_n_0 ;
  wire \s_axi_rdata_i[31]_i_1_n_0 ;
  wire s_axi_rready;
  wire s_axi_rresp_i;
  wire s_axi_rvalid_i_i_1_n_0;
  wire s_axi_rvalid_i_reg_0;
  wire [0:0]s_axi_wdata;
  wire \s_axi_wdata[0]_0 ;
  wire \s_axi_wdata[0]_1 ;
  wire \s_axi_wdata[0]_2 ;
  wire s_axi_wdata_0_sn_1;
  wire s_axi_wvalid;
  wire start2;
  wire start2_i_1_n_0;
  wire [1:0]state;
  wire state1__2;

  assign s_axi_wdata_0_sp_1 = s_axi_wdata_0_sn_1;
  LUT6 #(
    .INIT(64'hFFFF150015001500)) 
    \FSM_onehot_state[0]_i_1 
       (.I0(s_axi_arvalid),
        .I1(s_axi_wvalid),
        .I2(s_axi_awvalid),
        .I3(\FSM_onehot_state_reg_n_0_[0] ),
        .I4(state1__2),
        .I5(\FSM_onehot_state_reg_n_0_[3] ),
        .O(\FSM_onehot_state[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_state[1]_i_1 
       (.I0(s_axi_arvalid),
        .I1(\FSM_onehot_state_reg_n_0_[0] ),
        .I2(ip2bus_rdack_i_D1_reg),
        .I3(s_axi_rresp_i),
        .O(\FSM_onehot_state[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0800FFFF08000800)) 
    \FSM_onehot_state[2]_i_1 
       (.I0(s_axi_wvalid),
        .I1(s_axi_awvalid),
        .I2(s_axi_arvalid),
        .I3(\FSM_onehot_state_reg_n_0_[0] ),
        .I4(ip2bus_wrack_i_D1_reg),
        .I5(s_axi_bresp_i),
        .O(\FSM_onehot_state[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF888F888FFFFF888)) 
    \FSM_onehot_state[3]_i_1 
       (.I0(ip2bus_wrack_i_D1_reg),
        .I1(s_axi_bresp_i),
        .I2(s_axi_rresp_i),
        .I3(ip2bus_rdack_i_D1_reg),
        .I4(\FSM_onehot_state_reg_n_0_[3] ),
        .I5(state1__2),
        .O(\FSM_onehot_state[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \FSM_onehot_state[3]_i_2 
       (.I0(s_axi_bready),
        .I1(s_axi_bvalid_i_reg_0),
        .I2(s_axi_rready),
        .I3(s_axi_rvalid_i_reg_0),
        .O(state1__2));
  (* FSM_ENCODED_STATES = "iSTATE:0010,iSTATE0:0100,iSTATE1:1000,iSTATE2:0001" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_state_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_state[0]_i_1_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[0] ),
        .S(SS));
  (* FSM_ENCODED_STATES = "iSTATE:0010,iSTATE0:0100,iSTATE1:1000,iSTATE2:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_state[1]_i_1_n_0 ),
        .Q(s_axi_rresp_i),
        .R(SS));
  (* FSM_ENCODED_STATES = "iSTATE:0010,iSTATE0:0100,iSTATE1:1000,iSTATE2:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_state[2]_i_1_n_0 ),
        .Q(s_axi_bresp_i),
        .R(SS));
  (* FSM_ENCODED_STATES = "iSTATE:0010,iSTATE0:0100,iSTATE1:1000,iSTATE2:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_state[3]_i_1_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[3] ),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[0]_i_1 
       (.I0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [0]),
        .O(plusOp[0]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[1]_i_1 
       (.I0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [0]),
        .I1(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [1]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[2]_i_1 
       (.I0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [0]),
        .I1(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [1]),
        .I2(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [2]),
        .O(plusOp[2]));
  LUT2 #(
    .INIT(4'h9)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1 
       (.I0(state[0]),
        .I1(state[1]),
        .O(clear));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_2 
       (.I0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [1]),
        .I1(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [0]),
        .I2(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [2]),
        .I3(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [3]),
        .O(plusOp[3]));
  FDRE #(
    .INIT(1'b0)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(plusOp[0]),
        .Q(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [0]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(plusOp[1]),
        .Q(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [1]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(plusOp[2]),
        .Q(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [2]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(plusOp[3]),
        .Q(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [3]),
        .R(clear));
  processor_axi_gpio_2_0__address_decoder I_DECODER
       (.D(D),
        .\Dual.gpio2_Data_Out_reg[0] (bus2ip_rnw_i_reg_0),
        .\Dual.gpio2_OE_reg[0] ({bus2ip_addr[0],bus2ip_addr[5],bus2ip_addr[6]}),
        .Q(start2),
        .bus2ip_cs(bus2ip_cs),
        .gpio2_io_o(gpio2_io_o),
        .gpio2_io_t(gpio2_io_t),
        .gpio_io_o(gpio_io_o),
        .gpio_io_t(gpio_io_t),
        .ip2bus_rdack_i_D1(ip2bus_rdack_i_D1),
        .ip2bus_rdack_i_D1_reg(ip2bus_rdack_i_D1_reg),
        .ip2bus_wrack_i_D1(ip2bus_wrack_i_D1),
        .ip2bus_wrack_i_D1_reg(ip2bus_wrack_i_D1_reg),
        .reg1(reg1),
        .reg3(reg3),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arready(is_read_reg_n_0),
        .s_axi_arready_0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg ),
        .s_axi_wdata(s_axi_wdata),
        .\s_axi_wdata[0]_0 (\s_axi_wdata[0]_0 ),
        .\s_axi_wdata[0]_1 (\s_axi_wdata[0]_1 ),
        .\s_axi_wdata[0]_2 (\s_axi_wdata[0]_2 ),
        .s_axi_wdata_0_sp_1(s_axi_wdata_0_sn_1),
        .s_axi_wready(is_write_reg_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    \bus2ip_addr_i[2]_i_1 
       (.I0(s_axi_araddr[0]),
        .I1(s_axi_awaddr[0]),
        .I2(s_axi_arvalid),
        .O(p_1_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \bus2ip_addr_i[3]_i_1 
       (.I0(s_axi_araddr[1]),
        .I1(s_axi_awaddr[1]),
        .I2(s_axi_arvalid),
        .O(p_1_in[3]));
  LUT5 #(
    .INIT(32'h000000EA)) 
    \bus2ip_addr_i[8]_i_1 
       (.I0(s_axi_arvalid),
        .I1(s_axi_awvalid),
        .I2(s_axi_wvalid),
        .I3(state[1]),
        .I4(state[0]),
        .O(\bus2ip_addr_i[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \bus2ip_addr_i[8]_i_2 
       (.I0(s_axi_araddr[2]),
        .I1(s_axi_awaddr[2]),
        .I2(s_axi_arvalid),
        .O(p_1_in[8]));
  FDRE #(
    .INIT(1'b0)) 
    \bus2ip_addr_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[8]_i_1_n_0 ),
        .D(p_1_in[2]),
        .Q(bus2ip_addr[6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \bus2ip_addr_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[8]_i_1_n_0 ),
        .D(p_1_in[3]),
        .Q(bus2ip_addr[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \bus2ip_addr_i_reg[8] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[8]_i_1_n_0 ),
        .D(p_1_in[8]),
        .Q(bus2ip_addr[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    bus2ip_rnw_i_reg
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[8]_i_1_n_0 ),
        .D(s_axi_arvalid),
        .Q(bus2ip_rnw_i_reg_0),
        .R(SS));
  LUT5 #(
    .INIT(32'h8BBB8888)) 
    is_read_i_1
       (.I0(s_axi_arvalid),
        .I1(\FSM_onehot_state_reg_n_0_[0] ),
        .I2(state1__2),
        .I3(\FSM_onehot_state_reg_n_0_[3] ),
        .I4(is_read_reg_n_0),
        .O(is_read_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    is_read_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(is_read_i_1_n_0),
        .Q(is_read_reg_n_0),
        .R(SS));
  LUT6 #(
    .INIT(64'h2000FFFF20000000)) 
    is_write_i_1
       (.I0(\FSM_onehot_state_reg_n_0_[0] ),
        .I1(s_axi_arvalid),
        .I2(s_axi_awvalid),
        .I3(s_axi_wvalid),
        .I4(is_write_i_2_n_0),
        .I5(is_write_reg_n_0),
        .O(is_write_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFEAEAEAAAAAAAAA)) 
    is_write_i_2
       (.I0(\FSM_onehot_state_reg_n_0_[0] ),
        .I1(s_axi_bready),
        .I2(s_axi_bvalid_i_reg_0),
        .I3(s_axi_rready),
        .I4(s_axi_rvalid_i_reg_0),
        .I5(\FSM_onehot_state_reg_n_0_[3] ),
        .O(is_write_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    is_write_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(is_write_i_1_n_0),
        .Q(is_write_reg_n_0),
        .R(SS));
  LUT1 #(
    .INIT(2'h1)) 
    rst_i_1
       (.I0(s_axi_aresetn),
        .O(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    rst_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in),
        .Q(SS),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h08FF0808)) 
    s_axi_bvalid_i_i_1
       (.I0(ip2bus_wrack_i_D1_reg),
        .I1(state[1]),
        .I2(state[0]),
        .I3(s_axi_bready),
        .I4(s_axi_bvalid_i_reg_0),
        .O(s_axi_bvalid_i_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s_axi_bvalid_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_bvalid_i_i_1_n_0),
        .Q(s_axi_bvalid_i_reg_0),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axi_rdata_i[0]_i_1 
       (.I0(Q[0]),
        .I1(s_axi_rresp_i),
        .I2(s_axi_rdata[0]),
        .O(\s_axi_rdata_i[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axi_rdata_i[31]_i_1 
       (.I0(Q[1]),
        .I1(s_axi_rresp_i),
        .I2(s_axi_rdata[1]),
        .O(\s_axi_rdata_i[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\s_axi_rdata_i[0]_i_1_n_0 ),
        .Q(s_axi_rdata[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[31] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\s_axi_rdata_i[31]_i_1_n_0 ),
        .Q(s_axi_rdata[1]),
        .R(SS));
  LUT5 #(
    .INIT(32'h08FF0808)) 
    s_axi_rvalid_i_i_1
       (.I0(ip2bus_rdack_i_D1_reg),
        .I1(state[0]),
        .I2(state[1]),
        .I3(s_axi_rready),
        .I4(s_axi_rvalid_i_reg_0),
        .O(s_axi_rvalid_i_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s_axi_rvalid_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_rvalid_i_i_1_n_0),
        .Q(s_axi_rvalid_i_reg_0),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h000000F8)) 
    start2_i_1
       (.I0(s_axi_awvalid),
        .I1(s_axi_wvalid),
        .I2(s_axi_arvalid),
        .I3(state[1]),
        .I4(state[0]),
        .O(start2_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    start2_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(start2_i_1_n_0),
        .Q(start2),
        .R(SS));
  LUT5 #(
    .INIT(32'h77FC44FC)) 
    \state[0]_i_1 
       (.I0(state1__2),
        .I1(state[0]),
        .I2(s_axi_arvalid),
        .I3(state[1]),
        .I4(ip2bus_wrack_i_D1_reg),
        .O(p_0_out[0]));
  LUT6 #(
    .INIT(64'h55FFFF0C5500FF0C)) 
    \state[1]_i_1 
       (.I0(state1__2),
        .I1(p_5_in),
        .I2(s_axi_arvalid),
        .I3(state[1]),
        .I4(state[0]),
        .I5(ip2bus_rdack_i_D1_reg),
        .O(p_0_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \state[1]_i_2 
       (.I0(s_axi_awvalid),
        .I1(s_axi_wvalid),
        .O(p_5_in));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_out[0]),
        .Q(state[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_out[1]),
        .Q(state[1]),
        .R(SS));
endmodule

(* CHECK_LICENSE_TYPE = "processor_axi_gpio_3_0,axi_gpio,{}" *) (* X_CORE_INFO = "axi_gpio,Vivado 2020.1" *) (* downgradeipidentifiedwarnings = "yes" *) 
module processor_axi_gpio_3_0
   (s_axi_aclk,
    s_axi_aresetn,
    s_axi_awaddr,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_araddr,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rvalid,
    s_axi_rready,
    gpio_io_i);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 S_AXI_ACLK CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S_AXI_ACLK, ASSOCIATED_BUSIF S_AXI, ASSOCIATED_RESET s_axi_aresetn, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN processor_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input s_axi_aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 S_AXI_ARESETN RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S_AXI_ARESETN, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input s_axi_aresetn;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWADDR" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S_AXI, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 9, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN processor_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input [8:0]s_axi_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWVALID" *) input s_axi_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWREADY" *) output s_axi_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WDATA" *) input [31:0]s_axi_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WSTRB" *) input [3:0]s_axi_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WVALID" *) input s_axi_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WREADY" *) output s_axi_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI BRESP" *) output [1:0]s_axi_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI BVALID" *) output s_axi_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI BREADY" *) input s_axi_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARADDR" *) input [8:0]s_axi_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARVALID" *) input s_axi_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARREADY" *) output s_axi_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RDATA" *) output [31:0]s_axi_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RRESP" *) output [1:0]s_axi_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RVALID" *) output s_axi_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RREADY" *) input s_axi_rready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:gpio:1.0 GPIO TRI_I" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME GPIO, BOARD.ASSOCIATED_PARAM GPIO_BOARD_INTERFACE" *) input [15:0]gpio_io_i;

  wire [15:0]gpio_io_i;
  wire s_axi_aclk;
  wire [8:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [8:0]s_axi_awaddr;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire [1:0]s_axi_bresp;
  wire s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire s_axi_rready;
  wire [1:0]s_axi_rresp;
  wire s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire s_axi_wready;
  wire [3:0]s_axi_wstrb;
  wire s_axi_wvalid;
  wire NLW_U0_ip2intc_irpt_UNCONNECTED;
  wire [31:0]NLW_U0_gpio2_io_o_UNCONNECTED;
  wire [31:0]NLW_U0_gpio2_io_t_UNCONNECTED;
  wire [15:0]NLW_U0_gpio_io_o_UNCONNECTED;
  wire [15:0]NLW_U0_gpio_io_t_UNCONNECTED;

  (* C_ALL_INPUTS = "1" *) 
  (* C_ALL_INPUTS_2 = "0" *) 
  (* C_ALL_OUTPUTS = "0" *) 
  (* C_ALL_OUTPUTS_2 = "0" *) 
  (* C_DOUT_DEFAULT = "0" *) 
  (* C_DOUT_DEFAULT_2 = "0" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_GPIO2_WIDTH = "32" *) 
  (* C_GPIO_WIDTH = "16" *) 
  (* C_INTERRUPT_PRESENT = "0" *) 
  (* C_IS_DUAL = "0" *) 
  (* C_S_AXI_ADDR_WIDTH = "9" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_TRI_DEFAULT = "-1" *) 
  (* C_TRI_DEFAULT_2 = "-1" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* ip_group = "LOGICORE" *) 
  processor_axi_gpio_3_0_axi_gpio U0
       (.gpio2_io_i({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gpio2_io_o(NLW_U0_gpio2_io_o_UNCONNECTED[31:0]),
        .gpio2_io_t(NLW_U0_gpio2_io_t_UNCONNECTED[31:0]),
        .gpio_io_i(gpio_io_i),
        .gpio_io_o(NLW_U0_gpio_io_o_UNCONNECTED[15:0]),
        .gpio_io_t(NLW_U0_gpio_io_t_UNCONNECTED[15:0]),
        .ip2intc_irpt(NLW_U0_ip2intc_irpt_UNCONNECTED),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awready(s_axi_awready),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bresp(s_axi_bresp),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rready(s_axi_rready),
        .s_axi_rresp(s_axi_rresp),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wready(s_axi_wready),
        .s_axi_wstrb(s_axi_wstrb),
        .s_axi_wvalid(s_axi_wvalid));
endmodule

(* ORIG_REF_NAME = "GPIO_Core" *) 
module processor_axi_gpio_3_0_GPIO_Core
   (GPIO_xferAck_i,
    gpio_xferAck_Reg,
    ip2bus_wrack_i,
    ip2bus_rdack_i,
    gpio_io_o,
    gpio_io_t,
    \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] ,
    \Not_Dual.ALLIN1_ND.READ_REG_GEN[0].reg1_reg[16]_0 ,
    s_axi_aclk,
    SS,
    bus2ip_cs,
    bus2ip_rnw,
    gpio_io_i,
    E,
    D,
    \Not_Dual.gpio_OE_reg[0]_0 ,
    Q,
    \GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ,
    \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ,
    \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ,
    Bus_RNW_reg,
    \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg );
  output GPIO_xferAck_i;
  output gpio_xferAck_Reg;
  output ip2bus_wrack_i;
  output ip2bus_rdack_i;
  output [15:0]gpio_io_o;
  output [15:0]gpio_io_t;
  output [16:0]\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] ;
  input \Not_Dual.ALLIN1_ND.READ_REG_GEN[0].reg1_reg[16]_0 ;
  input s_axi_aclk;
  input [0:0]SS;
  input bus2ip_cs;
  input bus2ip_rnw;
  input [15:0]gpio_io_i;
  input [0:0]E;
  input [15:0]D;
  input [0:0]\Not_Dual.gpio_OE_reg[0]_0 ;
  input [2:0]Q;
  input \GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ;
  input \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ;
  input \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ;
  input Bus_RNW_reg;
  input \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg ;

  wire Bus_RNW_reg;
  wire [15:0]D;
  wire [0:0]E;
  wire \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ;
  wire [16:0]\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] ;
  wire \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ;
  wire \GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ;
  wire \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg ;
  wire GPIO_xferAck_i;
  wire \Not_Dual.ALLIN1_ND.READ_REG_GEN[0].reg1_reg[16]_0 ;
  wire [0:0]\Not_Dual.gpio_OE_reg[0]_0 ;
  wire [2:0]Q;
  wire [0:15]Read_Reg_In;
  wire [0:0]SS;
  wire bus2ip_cs;
  wire bus2ip_rnw;
  wire [0:15]gpio_Data_In;
  wire [15:0]gpio_io_i;
  wire [0:15]gpio_io_i_d2;
  wire [15:0]gpio_io_o;
  wire [15:0]gpio_io_t;
  wire gpio_xferAck_Reg;
  wire iGPIO_xferAck;
  wire ip2bus_rdack_i;
  wire ip2bus_wrack_i;
  wire [16:31]reg1;
  wire s_axi_aclk;

  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \/i_ 
       (.I0(gpio_xferAck_Reg),
        .I1(bus2ip_cs),
        .I2(GPIO_xferAck_i),
        .O(iGPIO_xferAck));
  LUT5 #(
    .INIT(32'h00320002)) 
    \Not_Dual.ALLIN1_ND.READ_REG_GEN[0].reg1[16]_i_1 
       (.I0(gpio_Data_In[0]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(gpio_io_t[15]),
        .O(Read_Reg_In[0]));
  FDRE #(
    .INIT(1'b0)) 
    \Not_Dual.ALLIN1_ND.READ_REG_GEN[0].reg1_reg[16] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Read_Reg_In[0]),
        .Q(reg1[16]),
        .R(\Not_Dual.ALLIN1_ND.READ_REG_GEN[0].reg1_reg[16]_0 ));
  LUT5 #(
    .INIT(32'h00320002)) 
    \Not_Dual.ALLIN1_ND.READ_REG_GEN[10].reg1[26]_i_1 
       (.I0(gpio_Data_In[10]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(gpio_io_t[5]),
        .O(Read_Reg_In[10]));
  FDRE #(
    .INIT(1'b0)) 
    \Not_Dual.ALLIN1_ND.READ_REG_GEN[10].reg1_reg[26] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Read_Reg_In[10]),
        .Q(reg1[26]),
        .R(\Not_Dual.ALLIN1_ND.READ_REG_GEN[0].reg1_reg[16]_0 ));
  LUT5 #(
    .INIT(32'h00320002)) 
    \Not_Dual.ALLIN1_ND.READ_REG_GEN[11].reg1[27]_i_1 
       (.I0(gpio_Data_In[11]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(gpio_io_t[4]),
        .O(Read_Reg_In[11]));
  FDRE #(
    .INIT(1'b0)) 
    \Not_Dual.ALLIN1_ND.READ_REG_GEN[11].reg1_reg[27] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Read_Reg_In[11]),
        .Q(reg1[27]),
        .R(\Not_Dual.ALLIN1_ND.READ_REG_GEN[0].reg1_reg[16]_0 ));
  LUT5 #(
    .INIT(32'h00320002)) 
    \Not_Dual.ALLIN1_ND.READ_REG_GEN[12].reg1[28]_i_1 
       (.I0(gpio_Data_In[12]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(gpio_io_t[3]),
        .O(Read_Reg_In[12]));
  FDRE #(
    .INIT(1'b0)) 
    \Not_Dual.ALLIN1_ND.READ_REG_GEN[12].reg1_reg[28] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Read_Reg_In[12]),
        .Q(reg1[28]),
        .R(\Not_Dual.ALLIN1_ND.READ_REG_GEN[0].reg1_reg[16]_0 ));
  LUT5 #(
    .INIT(32'h00320002)) 
    \Not_Dual.ALLIN1_ND.READ_REG_GEN[13].reg1[29]_i_1 
       (.I0(gpio_Data_In[13]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(gpio_io_t[2]),
        .O(Read_Reg_In[13]));
  FDRE #(
    .INIT(1'b0)) 
    \Not_Dual.ALLIN1_ND.READ_REG_GEN[13].reg1_reg[29] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Read_Reg_In[13]),
        .Q(reg1[29]),
        .R(\Not_Dual.ALLIN1_ND.READ_REG_GEN[0].reg1_reg[16]_0 ));
  LUT5 #(
    .INIT(32'h00320002)) 
    \Not_Dual.ALLIN1_ND.READ_REG_GEN[14].reg1[30]_i_1 
       (.I0(gpio_Data_In[14]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(gpio_io_t[1]),
        .O(Read_Reg_In[14]));
  FDRE #(
    .INIT(1'b0)) 
    \Not_Dual.ALLIN1_ND.READ_REG_GEN[14].reg1_reg[30] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Read_Reg_In[14]),
        .Q(reg1[30]),
        .R(\Not_Dual.ALLIN1_ND.READ_REG_GEN[0].reg1_reg[16]_0 ));
  LUT5 #(
    .INIT(32'h00320002)) 
    \Not_Dual.ALLIN1_ND.READ_REG_GEN[15].reg1[31]_i_2 
       (.I0(gpio_Data_In[15]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(gpio_io_t[0]),
        .O(Read_Reg_In[15]));
  FDRE #(
    .INIT(1'b0)) 
    \Not_Dual.ALLIN1_ND.READ_REG_GEN[15].reg1_reg[31] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Read_Reg_In[15]),
        .Q(reg1[31]),
        .R(\Not_Dual.ALLIN1_ND.READ_REG_GEN[0].reg1_reg[16]_0 ));
  LUT5 #(
    .INIT(32'h00320002)) 
    \Not_Dual.ALLIN1_ND.READ_REG_GEN[1].reg1[17]_i_1 
       (.I0(gpio_Data_In[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(gpio_io_t[14]),
        .O(Read_Reg_In[1]));
  FDRE #(
    .INIT(1'b0)) 
    \Not_Dual.ALLIN1_ND.READ_REG_GEN[1].reg1_reg[17] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Read_Reg_In[1]),
        .Q(reg1[17]),
        .R(\Not_Dual.ALLIN1_ND.READ_REG_GEN[0].reg1_reg[16]_0 ));
  LUT5 #(
    .INIT(32'h00320002)) 
    \Not_Dual.ALLIN1_ND.READ_REG_GEN[2].reg1[18]_i_1 
       (.I0(gpio_Data_In[2]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(gpio_io_t[13]),
        .O(Read_Reg_In[2]));
  FDRE #(
    .INIT(1'b0)) 
    \Not_Dual.ALLIN1_ND.READ_REG_GEN[2].reg1_reg[18] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Read_Reg_In[2]),
        .Q(reg1[18]),
        .R(\Not_Dual.ALLIN1_ND.READ_REG_GEN[0].reg1_reg[16]_0 ));
  LUT5 #(
    .INIT(32'h00320002)) 
    \Not_Dual.ALLIN1_ND.READ_REG_GEN[3].reg1[19]_i_1 
       (.I0(gpio_Data_In[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(gpio_io_t[12]),
        .O(Read_Reg_In[3]));
  FDRE #(
    .INIT(1'b0)) 
    \Not_Dual.ALLIN1_ND.READ_REG_GEN[3].reg1_reg[19] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Read_Reg_In[3]),
        .Q(reg1[19]),
        .R(\Not_Dual.ALLIN1_ND.READ_REG_GEN[0].reg1_reg[16]_0 ));
  LUT5 #(
    .INIT(32'h00320002)) 
    \Not_Dual.ALLIN1_ND.READ_REG_GEN[4].reg1[20]_i_1 
       (.I0(gpio_Data_In[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(gpio_io_t[11]),
        .O(Read_Reg_In[4]));
  FDRE #(
    .INIT(1'b0)) 
    \Not_Dual.ALLIN1_ND.READ_REG_GEN[4].reg1_reg[20] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Read_Reg_In[4]),
        .Q(reg1[20]),
        .R(\Not_Dual.ALLIN1_ND.READ_REG_GEN[0].reg1_reg[16]_0 ));
  LUT5 #(
    .INIT(32'h00320002)) 
    \Not_Dual.ALLIN1_ND.READ_REG_GEN[5].reg1[21]_i_1 
       (.I0(gpio_Data_In[5]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(gpio_io_t[10]),
        .O(Read_Reg_In[5]));
  FDRE #(
    .INIT(1'b0)) 
    \Not_Dual.ALLIN1_ND.READ_REG_GEN[5].reg1_reg[21] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Read_Reg_In[5]),
        .Q(reg1[21]),
        .R(\Not_Dual.ALLIN1_ND.READ_REG_GEN[0].reg1_reg[16]_0 ));
  LUT5 #(
    .INIT(32'h00320002)) 
    \Not_Dual.ALLIN1_ND.READ_REG_GEN[6].reg1[22]_i_1 
       (.I0(gpio_Data_In[6]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(gpio_io_t[9]),
        .O(Read_Reg_In[6]));
  FDRE #(
    .INIT(1'b0)) 
    \Not_Dual.ALLIN1_ND.READ_REG_GEN[6].reg1_reg[22] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Read_Reg_In[6]),
        .Q(reg1[22]),
        .R(\Not_Dual.ALLIN1_ND.READ_REG_GEN[0].reg1_reg[16]_0 ));
  LUT5 #(
    .INIT(32'h00320002)) 
    \Not_Dual.ALLIN1_ND.READ_REG_GEN[7].reg1[23]_i_1 
       (.I0(gpio_Data_In[7]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(gpio_io_t[8]),
        .O(Read_Reg_In[7]));
  FDRE #(
    .INIT(1'b0)) 
    \Not_Dual.ALLIN1_ND.READ_REG_GEN[7].reg1_reg[23] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Read_Reg_In[7]),
        .Q(reg1[23]),
        .R(\Not_Dual.ALLIN1_ND.READ_REG_GEN[0].reg1_reg[16]_0 ));
  LUT5 #(
    .INIT(32'h00320002)) 
    \Not_Dual.ALLIN1_ND.READ_REG_GEN[8].reg1[24]_i_1 
       (.I0(gpio_Data_In[8]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(gpio_io_t[7]),
        .O(Read_Reg_In[8]));
  FDRE #(
    .INIT(1'b0)) 
    \Not_Dual.ALLIN1_ND.READ_REG_GEN[8].reg1_reg[24] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Read_Reg_In[8]),
        .Q(reg1[24]),
        .R(\Not_Dual.ALLIN1_ND.READ_REG_GEN[0].reg1_reg[16]_0 ));
  LUT5 #(
    .INIT(32'h00320002)) 
    \Not_Dual.ALLIN1_ND.READ_REG_GEN[9].reg1[25]_i_1 
       (.I0(gpio_Data_In[9]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(gpio_io_t[6]),
        .O(Read_Reg_In[9]));
  FDRE #(
    .INIT(1'b0)) 
    \Not_Dual.ALLIN1_ND.READ_REG_GEN[9].reg1_reg[25] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Read_Reg_In[9]),
        .Q(reg1[25]),
        .R(\Not_Dual.ALLIN1_ND.READ_REG_GEN[0].reg1_reg[16]_0 ));
  processor_axi_gpio_3_0_cdc_sync \Not_Dual.INPUT_DOUBLE_REGS3 
       (.gpio_io_i(gpio_io_i),
        .s_axi_aclk(s_axi_aclk),
        .scndry_vect_out({gpio_io_i_d2[0],gpio_io_i_d2[1],gpio_io_i_d2[2],gpio_io_i_d2[3],gpio_io_i_d2[4],gpio_io_i_d2[5],gpio_io_i_d2[6],gpio_io_i_d2[7],gpio_io_i_d2[8],gpio_io_i_d2[9],gpio_io_i_d2[10],gpio_io_i_d2[11],gpio_io_i_d2[12],gpio_io_i_d2[13],gpio_io_i_d2[14],gpio_io_i_d2[15]}));
  FDRE #(
    .INIT(1'b0)) 
    \Not_Dual.gpio_Data_In_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio_io_i_d2[0]),
        .Q(gpio_Data_In[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Not_Dual.gpio_Data_In_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio_io_i_d2[10]),
        .Q(gpio_Data_In[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Not_Dual.gpio_Data_In_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio_io_i_d2[11]),
        .Q(gpio_Data_In[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Not_Dual.gpio_Data_In_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio_io_i_d2[12]),
        .Q(gpio_Data_In[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Not_Dual.gpio_Data_In_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio_io_i_d2[13]),
        .Q(gpio_Data_In[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Not_Dual.gpio_Data_In_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio_io_i_d2[14]),
        .Q(gpio_Data_In[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Not_Dual.gpio_Data_In_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio_io_i_d2[15]),
        .Q(gpio_Data_In[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Not_Dual.gpio_Data_In_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio_io_i_d2[1]),
        .Q(gpio_Data_In[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Not_Dual.gpio_Data_In_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio_io_i_d2[2]),
        .Q(gpio_Data_In[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Not_Dual.gpio_Data_In_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio_io_i_d2[3]),
        .Q(gpio_Data_In[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Not_Dual.gpio_Data_In_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio_io_i_d2[4]),
        .Q(gpio_Data_In[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Not_Dual.gpio_Data_In_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio_io_i_d2[5]),
        .Q(gpio_Data_In[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Not_Dual.gpio_Data_In_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio_io_i_d2[6]),
        .Q(gpio_Data_In[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Not_Dual.gpio_Data_In_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio_io_i_d2[7]),
        .Q(gpio_Data_In[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Not_Dual.gpio_Data_In_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio_io_i_d2[8]),
        .Q(gpio_Data_In[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Not_Dual.gpio_Data_In_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio_io_i_d2[9]),
        .Q(gpio_Data_In[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Not_Dual.gpio_Data_Out_reg[0] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[15]),
        .Q(gpio_io_o[15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \Not_Dual.gpio_Data_Out_reg[10] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[5]),
        .Q(gpio_io_o[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \Not_Dual.gpio_Data_Out_reg[11] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[4]),
        .Q(gpio_io_o[4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \Not_Dual.gpio_Data_Out_reg[12] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[3]),
        .Q(gpio_io_o[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \Not_Dual.gpio_Data_Out_reg[13] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[2]),
        .Q(gpio_io_o[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \Not_Dual.gpio_Data_Out_reg[14] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[1]),
        .Q(gpio_io_o[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \Not_Dual.gpio_Data_Out_reg[15] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[0]),
        .Q(gpio_io_o[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \Not_Dual.gpio_Data_Out_reg[1] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[14]),
        .Q(gpio_io_o[14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \Not_Dual.gpio_Data_Out_reg[2] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[13]),
        .Q(gpio_io_o[13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \Not_Dual.gpio_Data_Out_reg[3] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[12]),
        .Q(gpio_io_o[12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \Not_Dual.gpio_Data_Out_reg[4] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[11]),
        .Q(gpio_io_o[11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \Not_Dual.gpio_Data_Out_reg[5] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[10]),
        .Q(gpio_io_o[10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \Not_Dual.gpio_Data_Out_reg[6] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[9]),
        .Q(gpio_io_o[9]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \Not_Dual.gpio_Data_Out_reg[7] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[8]),
        .Q(gpio_io_o[8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \Not_Dual.gpio_Data_Out_reg[8] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[7]),
        .Q(gpio_io_o[7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \Not_Dual.gpio_Data_Out_reg[9] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[6]),
        .Q(gpio_io_o[6]),
        .R(SS));
  FDSE #(
    .INIT(1'b1)) 
    \Not_Dual.gpio_OE_reg[0] 
       (.C(s_axi_aclk),
        .CE(\Not_Dual.gpio_OE_reg[0]_0 ),
        .D(D[15]),
        .Q(gpio_io_t[15]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \Not_Dual.gpio_OE_reg[10] 
       (.C(s_axi_aclk),
        .CE(\Not_Dual.gpio_OE_reg[0]_0 ),
        .D(D[5]),
        .Q(gpio_io_t[5]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \Not_Dual.gpio_OE_reg[11] 
       (.C(s_axi_aclk),
        .CE(\Not_Dual.gpio_OE_reg[0]_0 ),
        .D(D[4]),
        .Q(gpio_io_t[4]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \Not_Dual.gpio_OE_reg[12] 
       (.C(s_axi_aclk),
        .CE(\Not_Dual.gpio_OE_reg[0]_0 ),
        .D(D[3]),
        .Q(gpio_io_t[3]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \Not_Dual.gpio_OE_reg[13] 
       (.C(s_axi_aclk),
        .CE(\Not_Dual.gpio_OE_reg[0]_0 ),
        .D(D[2]),
        .Q(gpio_io_t[2]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \Not_Dual.gpio_OE_reg[14] 
       (.C(s_axi_aclk),
        .CE(\Not_Dual.gpio_OE_reg[0]_0 ),
        .D(D[1]),
        .Q(gpio_io_t[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \Not_Dual.gpio_OE_reg[15] 
       (.C(s_axi_aclk),
        .CE(\Not_Dual.gpio_OE_reg[0]_0 ),
        .D(D[0]),
        .Q(gpio_io_t[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \Not_Dual.gpio_OE_reg[1] 
       (.C(s_axi_aclk),
        .CE(\Not_Dual.gpio_OE_reg[0]_0 ),
        .D(D[14]),
        .Q(gpio_io_t[14]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \Not_Dual.gpio_OE_reg[2] 
       (.C(s_axi_aclk),
        .CE(\Not_Dual.gpio_OE_reg[0]_0 ),
        .D(D[13]),
        .Q(gpio_io_t[13]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \Not_Dual.gpio_OE_reg[3] 
       (.C(s_axi_aclk),
        .CE(\Not_Dual.gpio_OE_reg[0]_0 ),
        .D(D[12]),
        .Q(gpio_io_t[12]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \Not_Dual.gpio_OE_reg[4] 
       (.C(s_axi_aclk),
        .CE(\Not_Dual.gpio_OE_reg[0]_0 ),
        .D(D[11]),
        .Q(gpio_io_t[11]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \Not_Dual.gpio_OE_reg[5] 
       (.C(s_axi_aclk),
        .CE(\Not_Dual.gpio_OE_reg[0]_0 ),
        .D(D[10]),
        .Q(gpio_io_t[10]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \Not_Dual.gpio_OE_reg[6] 
       (.C(s_axi_aclk),
        .CE(\Not_Dual.gpio_OE_reg[0]_0 ),
        .D(D[9]),
        .Q(gpio_io_t[9]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \Not_Dual.gpio_OE_reg[7] 
       (.C(s_axi_aclk),
        .CE(\Not_Dual.gpio_OE_reg[0]_0 ),
        .D(D[8]),
        .Q(gpio_io_t[8]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \Not_Dual.gpio_OE_reg[8] 
       (.C(s_axi_aclk),
        .CE(\Not_Dual.gpio_OE_reg[0]_0 ),
        .D(D[7]),
        .Q(gpio_io_t[7]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \Not_Dual.gpio_OE_reg[9] 
       (.C(s_axi_aclk),
        .CE(\Not_Dual.gpio_OE_reg[0]_0 ),
        .D(D[6]),
        .Q(gpio_io_t[6]),
        .S(SS));
  FDRE #(
    .INIT(1'b0)) 
    gpio_xferAck_Reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(GPIO_xferAck_i),
        .Q(gpio_xferAck_Reg),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    iGPIO_xferAck_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(iGPIO_xferAck),
        .Q(GPIO_xferAck_i),
        .R(SS));
  LUT5 #(
    .INIT(32'h00001400)) 
    \ip2bus_data_i_D1[0]_i_1 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ),
        .I1(\GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg ),
        .I2(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ),
        .I3(Bus_RNW_reg),
        .I4(\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ),
        .O(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] [16]));
  LUT6 #(
    .INIT(64'h0011000011400000)) 
    \ip2bus_data_i_D1[16]_i_1 
       (.I0(\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ),
        .I2(reg1[16]),
        .I3(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ),
        .I4(Bus_RNW_reg),
        .I5(\GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg ),
        .O(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] [15]));
  LUT6 #(
    .INIT(64'h0011000011400000)) 
    \ip2bus_data_i_D1[17]_i_1 
       (.I0(\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ),
        .I2(reg1[17]),
        .I3(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ),
        .I4(Bus_RNW_reg),
        .I5(\GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg ),
        .O(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] [14]));
  LUT6 #(
    .INIT(64'h0011000011400000)) 
    \ip2bus_data_i_D1[18]_i_1 
       (.I0(\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ),
        .I2(reg1[18]),
        .I3(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ),
        .I4(Bus_RNW_reg),
        .I5(\GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg ),
        .O(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] [13]));
  LUT6 #(
    .INIT(64'h0011000011400000)) 
    \ip2bus_data_i_D1[19]_i_1 
       (.I0(\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ),
        .I2(reg1[19]),
        .I3(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ),
        .I4(Bus_RNW_reg),
        .I5(\GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg ),
        .O(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] [12]));
  LUT6 #(
    .INIT(64'h0011000011400000)) 
    \ip2bus_data_i_D1[20]_i_1 
       (.I0(\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ),
        .I2(reg1[20]),
        .I3(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ),
        .I4(Bus_RNW_reg),
        .I5(\GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg ),
        .O(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] [11]));
  LUT6 #(
    .INIT(64'h0011000011400000)) 
    \ip2bus_data_i_D1[21]_i_1 
       (.I0(\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ),
        .I2(reg1[21]),
        .I3(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ),
        .I4(Bus_RNW_reg),
        .I5(\GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg ),
        .O(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] [10]));
  LUT6 #(
    .INIT(64'h0011000011400000)) 
    \ip2bus_data_i_D1[22]_i_1 
       (.I0(\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ),
        .I2(reg1[22]),
        .I3(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ),
        .I4(Bus_RNW_reg),
        .I5(\GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg ),
        .O(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] [9]));
  LUT6 #(
    .INIT(64'h0011000011400000)) 
    \ip2bus_data_i_D1[23]_i_1 
       (.I0(\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ),
        .I2(reg1[23]),
        .I3(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ),
        .I4(Bus_RNW_reg),
        .I5(\GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg ),
        .O(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] [8]));
  LUT6 #(
    .INIT(64'h0011000011400000)) 
    \ip2bus_data_i_D1[24]_i_1 
       (.I0(\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ),
        .I2(reg1[24]),
        .I3(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ),
        .I4(Bus_RNW_reg),
        .I5(\GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg ),
        .O(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] [7]));
  LUT6 #(
    .INIT(64'h0011000011400000)) 
    \ip2bus_data_i_D1[25]_i_1 
       (.I0(\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ),
        .I2(reg1[25]),
        .I3(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ),
        .I4(Bus_RNW_reg),
        .I5(\GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg ),
        .O(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] [6]));
  LUT6 #(
    .INIT(64'h0011000011400000)) 
    \ip2bus_data_i_D1[26]_i_1 
       (.I0(\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ),
        .I2(reg1[26]),
        .I3(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ),
        .I4(Bus_RNW_reg),
        .I5(\GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg ),
        .O(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] [5]));
  LUT6 #(
    .INIT(64'h0011000011400000)) 
    \ip2bus_data_i_D1[27]_i_1 
       (.I0(\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ),
        .I2(reg1[27]),
        .I3(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ),
        .I4(Bus_RNW_reg),
        .I5(\GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg ),
        .O(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] [4]));
  LUT6 #(
    .INIT(64'h0011000011400000)) 
    \ip2bus_data_i_D1[28]_i_1 
       (.I0(\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ),
        .I2(reg1[28]),
        .I3(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ),
        .I4(Bus_RNW_reg),
        .I5(\GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg ),
        .O(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] [3]));
  LUT6 #(
    .INIT(64'h0011000011400000)) 
    \ip2bus_data_i_D1[29]_i_1 
       (.I0(\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ),
        .I2(reg1[29]),
        .I3(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ),
        .I4(Bus_RNW_reg),
        .I5(\GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg ),
        .O(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] [2]));
  LUT6 #(
    .INIT(64'h0011000011400000)) 
    \ip2bus_data_i_D1[30]_i_1 
       (.I0(\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ),
        .I2(reg1[30]),
        .I3(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ),
        .I4(Bus_RNW_reg),
        .I5(\GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg ),
        .O(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] [1]));
  LUT6 #(
    .INIT(64'h0011000011400000)) 
    \ip2bus_data_i_D1[31]_i_1 
       (.I0(\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ),
        .I2(reg1[31]),
        .I3(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ),
        .I4(Bus_RNW_reg),
        .I5(\GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg ),
        .O(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] [0]));
  LUT2 #(
    .INIT(4'h8)) 
    ip2bus_rdack_i_D1_i_1
       (.I0(GPIO_xferAck_i),
        .I1(bus2ip_rnw),
        .O(ip2bus_rdack_i));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ip2bus_wrack_i_D1_i_1
       (.I0(GPIO_xferAck_i),
        .I1(bus2ip_rnw),
        .O(ip2bus_wrack_i));
endmodule

(* ORIG_REF_NAME = "address_decoder" *) 
module processor_axi_gpio_3_0_address_decoder
   (\GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg ,
    \GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ,
    \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ,
    \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ,
    Bus_RNW_reg,
    \MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ,
    E,
    bus2ip_rnw_i_reg,
    ip2bus_rdack_i_D1_reg,
    ip2bus_wrack_i_D1_reg,
    bus2ip_rnw_i_reg_0,
    D,
    Q,
    s_axi_aclk,
    \Not_Dual.gpio_Data_Out_reg[0] ,
    \Not_Dual.ALLIN1_ND.READ_REG_GEN[0].reg1_reg[16] ,
    s_axi_aresetn,
    GPIO_xferAck_i,
    gpio_xferAck_Reg,
    ip2bus_rdack_i_D1,
    s_axi_arready,
    s_axi_arready_0,
    ip2bus_wrack_i_D1,
    s_axi_wready,
    s_axi_wdata);
  output \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg ;
  output \GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ;
  output \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ;
  output \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ;
  output Bus_RNW_reg;
  output \MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ;
  output [0:0]E;
  output [0:0]bus2ip_rnw_i_reg;
  output ip2bus_rdack_i_D1_reg;
  output ip2bus_wrack_i_D1_reg;
  output bus2ip_rnw_i_reg_0;
  output [15:0]D;
  input Q;
  input s_axi_aclk;
  input [2:0]\Not_Dual.gpio_Data_Out_reg[0] ;
  input \Not_Dual.ALLIN1_ND.READ_REG_GEN[0].reg1_reg[16] ;
  input s_axi_aresetn;
  input GPIO_xferAck_i;
  input gpio_xferAck_Reg;
  input ip2bus_rdack_i_D1;
  input s_axi_arready;
  input [3:0]s_axi_arready_0;
  input ip2bus_wrack_i_D1;
  input s_axi_wready;
  input [31:0]s_axi_wdata;

  wire Bus_RNW_reg;
  wire Bus_RNW_reg_i_1_n_0;
  wire [15:0]D;
  wire [0:0]E;
  wire \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ;
  wire \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ;
  wire \GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ;
  wire \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg ;
  wire GPIO_xferAck_i;
  wire \MEM_DECODE_GEN[0].cs_out_i[0]_i_1_n_0 ;
  wire \MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ;
  wire \Not_Dual.ALLIN1_ND.READ_REG_GEN[0].reg1_reg[16] ;
  wire [2:0]\Not_Dual.gpio_Data_Out_reg[0] ;
  wire Q;
  wire [0:0]bus2ip_rnw_i_reg;
  wire bus2ip_rnw_i_reg_0;
  wire ce_expnd_i_0;
  wire ce_expnd_i_1;
  wire ce_expnd_i_2;
  wire ce_expnd_i_3;
  wire cs_ce_clr;
  wire gpio_xferAck_Reg;
  wire ip2bus_rdack_i_D1;
  wire ip2bus_rdack_i_D1_reg;
  wire ip2bus_wrack_i_D1;
  wire ip2bus_wrack_i_D1_reg;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire s_axi_arready;
  wire [3:0]s_axi_arready_0;
  wire [31:0]s_axi_wdata;
  wire s_axi_wready;

  LUT3 #(
    .INIT(8'hB8)) 
    Bus_RNW_reg_i_1
       (.I0(\Not_Dual.ALLIN1_ND.READ_REG_GEN[0].reg1_reg[16] ),
        .I1(Q),
        .I2(Bus_RNW_reg),
        .O(Bus_RNW_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    Bus_RNW_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Bus_RNW_reg_i_1_n_0),
        .Q(Bus_RNW_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(ce_expnd_i_3),
        .Q(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ),
        .R(cs_ce_clr));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_BKEND_CE_REGISTERS[1].ce_out_i[1]_i_1 
       (.I0(\Not_Dual.gpio_Data_Out_reg[0] [0]),
        .I1(\Not_Dual.gpio_Data_Out_reg[0] [1]),
        .O(ce_expnd_i_2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(ce_expnd_i_2),
        .Q(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ),
        .R(cs_ce_clr));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(ce_expnd_i_1),
        .Q(\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ),
        .R(cs_ce_clr));
  LUT3 #(
    .INIT(8'hEF)) 
    \GEN_BKEND_CE_REGISTERS[3].ce_out_i[3]_i_1 
       (.I0(ip2bus_wrack_i_D1_reg),
        .I1(ip2bus_rdack_i_D1_reg),
        .I2(s_axi_aresetn),
        .O(cs_ce_clr));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_BKEND_CE_REGISTERS[3].ce_out_i[3]_i_2 
       (.I0(\Not_Dual.gpio_Data_Out_reg[0] [1]),
        .I1(\Not_Dual.gpio_Data_Out_reg[0] [0]),
        .O(ce_expnd_i_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(ce_expnd_i_0),
        .Q(\GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg ),
        .R(cs_ce_clr));
  processor_axi_gpio_3_0_pselect_f \MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I 
       (.\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] (\Not_Dual.gpio_Data_Out_reg[0] [1:0]),
        .ce_expnd_i_3(ce_expnd_i_3));
  processor_axi_gpio_3_0_pselect_f__parameterized1 \MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I 
       (.\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2] (\Not_Dual.gpio_Data_Out_reg[0] [1:0]),
        .ce_expnd_i_1(ce_expnd_i_1));
  LUT5 #(
    .INIT(32'h000000E0)) 
    \MEM_DECODE_GEN[0].cs_out_i[0]_i_1 
       (.I0(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I1(Q),
        .I2(s_axi_aresetn),
        .I3(ip2bus_rdack_i_D1_reg),
        .I4(ip2bus_wrack_i_D1_reg),
        .O(\MEM_DECODE_GEN[0].cs_out_i[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_DECODE_GEN[0].cs_out_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\MEM_DECODE_GEN[0].cs_out_i[0]_i_1_n_0 ),
        .Q(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFDFF)) 
    \Not_Dual.ALLIN1_ND.READ_REG_GEN[15].reg1[31]_i_1 
       (.I0(\Not_Dual.ALLIN1_ND.READ_REG_GEN[0].reg1_reg[16] ),
        .I1(GPIO_xferAck_i),
        .I2(gpio_xferAck_Reg),
        .I3(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .O(bus2ip_rnw_i_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    \Not_Dual.gpio_Data_Out[0]_i_1 
       (.I0(\Not_Dual.ALLIN1_ND.READ_REG_GEN[0].reg1_reg[16] ),
        .I1(\Not_Dual.gpio_Data_Out_reg[0] [2]),
        .I2(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I3(\Not_Dual.gpio_Data_Out_reg[0] [0]),
        .I4(\Not_Dual.gpio_Data_Out_reg[0] [1]),
        .O(E));
  LUT4 #(
    .INIT(16'hFB08)) 
    \Not_Dual.gpio_Data_Out[0]_i_2 
       (.I0(s_axi_wdata[15]),
        .I1(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I2(\Not_Dual.gpio_Data_Out_reg[0] [1]),
        .I3(s_axi_wdata[31]),
        .O(D[15]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \Not_Dual.gpio_Data_Out[10]_i_1 
       (.I0(s_axi_wdata[5]),
        .I1(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I2(\Not_Dual.gpio_Data_Out_reg[0] [1]),
        .I3(s_axi_wdata[21]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \Not_Dual.gpio_Data_Out[11]_i_1 
       (.I0(s_axi_wdata[4]),
        .I1(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I2(\Not_Dual.gpio_Data_Out_reg[0] [1]),
        .I3(s_axi_wdata[20]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \Not_Dual.gpio_Data_Out[12]_i_1 
       (.I0(s_axi_wdata[3]),
        .I1(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I2(\Not_Dual.gpio_Data_Out_reg[0] [1]),
        .I3(s_axi_wdata[19]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \Not_Dual.gpio_Data_Out[13]_i_1 
       (.I0(s_axi_wdata[2]),
        .I1(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I2(\Not_Dual.gpio_Data_Out_reg[0] [1]),
        .I3(s_axi_wdata[18]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \Not_Dual.gpio_Data_Out[14]_i_1 
       (.I0(s_axi_wdata[1]),
        .I1(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I2(\Not_Dual.gpio_Data_Out_reg[0] [1]),
        .I3(s_axi_wdata[17]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \Not_Dual.gpio_Data_Out[15]_i_1 
       (.I0(s_axi_wdata[0]),
        .I1(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I2(\Not_Dual.gpio_Data_Out_reg[0] [1]),
        .I3(s_axi_wdata[16]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \Not_Dual.gpio_Data_Out[1]_i_1 
       (.I0(s_axi_wdata[14]),
        .I1(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I2(\Not_Dual.gpio_Data_Out_reg[0] [1]),
        .I3(s_axi_wdata[30]),
        .O(D[14]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \Not_Dual.gpio_Data_Out[2]_i_1 
       (.I0(s_axi_wdata[13]),
        .I1(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I2(\Not_Dual.gpio_Data_Out_reg[0] [1]),
        .I3(s_axi_wdata[29]),
        .O(D[13]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \Not_Dual.gpio_Data_Out[3]_i_1 
       (.I0(s_axi_wdata[12]),
        .I1(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I2(\Not_Dual.gpio_Data_Out_reg[0] [1]),
        .I3(s_axi_wdata[28]),
        .O(D[12]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \Not_Dual.gpio_Data_Out[4]_i_1 
       (.I0(s_axi_wdata[11]),
        .I1(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I2(\Not_Dual.gpio_Data_Out_reg[0] [1]),
        .I3(s_axi_wdata[27]),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \Not_Dual.gpio_Data_Out[5]_i_1 
       (.I0(s_axi_wdata[10]),
        .I1(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I2(\Not_Dual.gpio_Data_Out_reg[0] [1]),
        .I3(s_axi_wdata[26]),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \Not_Dual.gpio_Data_Out[6]_i_1 
       (.I0(s_axi_wdata[9]),
        .I1(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I2(\Not_Dual.gpio_Data_Out_reg[0] [1]),
        .I3(s_axi_wdata[25]),
        .O(D[9]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \Not_Dual.gpio_Data_Out[7]_i_1 
       (.I0(s_axi_wdata[8]),
        .I1(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I2(\Not_Dual.gpio_Data_Out_reg[0] [1]),
        .I3(s_axi_wdata[24]),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \Not_Dual.gpio_Data_Out[8]_i_1 
       (.I0(s_axi_wdata[7]),
        .I1(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I2(\Not_Dual.gpio_Data_Out_reg[0] [1]),
        .I3(s_axi_wdata[23]),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \Not_Dual.gpio_Data_Out[9]_i_1 
       (.I0(s_axi_wdata[6]),
        .I1(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I2(\Not_Dual.gpio_Data_Out_reg[0] [1]),
        .I3(s_axi_wdata[22]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h00100000)) 
    \Not_Dual.gpio_OE[0]_i_1 
       (.I0(\Not_Dual.ALLIN1_ND.READ_REG_GEN[0].reg1_reg[16] ),
        .I1(\Not_Dual.gpio_Data_Out_reg[0] [2]),
        .I2(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I3(\Not_Dual.gpio_Data_Out_reg[0] [1]),
        .I4(\Not_Dual.gpio_Data_Out_reg[0] [0]),
        .O(bus2ip_rnw_i_reg));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAEAAAA)) 
    s_axi_arready_INST_0
       (.I0(ip2bus_rdack_i_D1),
        .I1(s_axi_arready),
        .I2(s_axi_arready_0[2]),
        .I3(s_axi_arready_0[1]),
        .I4(s_axi_arready_0[3]),
        .I5(s_axi_arready_0[0]),
        .O(ip2bus_rdack_i_D1_reg));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAEAAAA)) 
    s_axi_wready_INST_0
       (.I0(ip2bus_wrack_i_D1),
        .I1(s_axi_wready),
        .I2(s_axi_arready_0[2]),
        .I3(s_axi_arready_0[1]),
        .I4(s_axi_arready_0[3]),
        .I5(s_axi_arready_0[0]),
        .O(ip2bus_wrack_i_D1_reg));
endmodule

(* C_ALL_INPUTS = "1" *) (* C_ALL_INPUTS_2 = "0" *) (* C_ALL_OUTPUTS = "0" *) 
(* C_ALL_OUTPUTS_2 = "0" *) (* C_DOUT_DEFAULT = "0" *) (* C_DOUT_DEFAULT_2 = "0" *) 
(* C_FAMILY = "zynq" *) (* C_GPIO2_WIDTH = "32" *) (* C_GPIO_WIDTH = "16" *) 
(* C_INTERRUPT_PRESENT = "0" *) (* C_IS_DUAL = "0" *) (* C_S_AXI_ADDR_WIDTH = "9" *) 
(* C_S_AXI_DATA_WIDTH = "32" *) (* C_TRI_DEFAULT = "-1" *) (* C_TRI_DEFAULT_2 = "-1" *) 
(* ORIG_REF_NAME = "axi_gpio" *) (* downgradeipidentifiedwarnings = "yes" *) (* ip_group = "LOGICORE" *) 
module processor_axi_gpio_3_0_axi_gpio
   (s_axi_aclk,
    s_axi_aresetn,
    s_axi_awaddr,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_araddr,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rvalid,
    s_axi_rready,
    ip2intc_irpt,
    gpio_io_i,
    gpio_io_o,
    gpio_io_t,
    gpio2_io_i,
    gpio2_io_o,
    gpio2_io_t);
  (* sigis = "Clk" *) input s_axi_aclk;
  (* sigis = "Rst" *) input s_axi_aresetn;
  input [8:0]s_axi_awaddr;
  input s_axi_awvalid;
  output s_axi_awready;
  input [31:0]s_axi_wdata;
  input [3:0]s_axi_wstrb;
  input s_axi_wvalid;
  output s_axi_wready;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [8:0]s_axi_araddr;
  input s_axi_arvalid;
  output s_axi_arready;
  output [31:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rvalid;
  input s_axi_rready;
  (* sigis = "INTR_LEVEL_HIGH" *) output ip2intc_irpt;
  input [15:0]gpio_io_i;
  output [15:0]gpio_io_o;
  output [15:0]gpio_io_t;
  input [31:0]gpio2_io_i;
  output [31:0]gpio2_io_o;
  output [31:0]gpio2_io_t;

  wire \<const0> ;
  wire \<const1> ;
  wire AXI_LITE_IPIF_I_n_13;
  wire AXI_LITE_IPIF_I_n_14;
  wire AXI_LITE_IPIF_I_n_17;
  wire [0:15]DBus_Reg;
  wire GPIO_xferAck_i;
  wire \I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg ;
  wire \I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ;
  wire \I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ;
  wire \I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ;
  wire \I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg ;
  wire [0:6]bus2ip_addr;
  wire bus2ip_cs;
  wire bus2ip_reset;
  wire bus2ip_rnw;
  wire [15:0]gpio_io_i;
  wire [15:0]gpio_io_o;
  wire [15:0]gpio_io_t;
  wire gpio_xferAck_Reg;
  wire [0:31]ip2bus_data;
  wire [0:31]ip2bus_data_i_D1;
  wire ip2bus_rdack_i;
  wire ip2bus_rdack_i_D1;
  wire ip2bus_wrack_i;
  wire ip2bus_wrack_i_D1;
  wire s_axi_aclk;
  wire [8:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [8:0]s_axi_awaddr;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid;
  wire [30:0]\^s_axi_rdata ;
  wire s_axi_rready;
  wire s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire s_axi_wready;
  wire s_axi_wvalid;

  assign gpio2_io_o[31] = \<const0> ;
  assign gpio2_io_o[30] = \<const0> ;
  assign gpio2_io_o[29] = \<const0> ;
  assign gpio2_io_o[28] = \<const0> ;
  assign gpio2_io_o[27] = \<const0> ;
  assign gpio2_io_o[26] = \<const0> ;
  assign gpio2_io_o[25] = \<const0> ;
  assign gpio2_io_o[24] = \<const0> ;
  assign gpio2_io_o[23] = \<const0> ;
  assign gpio2_io_o[22] = \<const0> ;
  assign gpio2_io_o[21] = \<const0> ;
  assign gpio2_io_o[20] = \<const0> ;
  assign gpio2_io_o[19] = \<const0> ;
  assign gpio2_io_o[18] = \<const0> ;
  assign gpio2_io_o[17] = \<const0> ;
  assign gpio2_io_o[16] = \<const0> ;
  assign gpio2_io_o[15] = \<const0> ;
  assign gpio2_io_o[14] = \<const0> ;
  assign gpio2_io_o[13] = \<const0> ;
  assign gpio2_io_o[12] = \<const0> ;
  assign gpio2_io_o[11] = \<const0> ;
  assign gpio2_io_o[10] = \<const0> ;
  assign gpio2_io_o[9] = \<const0> ;
  assign gpio2_io_o[8] = \<const0> ;
  assign gpio2_io_o[7] = \<const0> ;
  assign gpio2_io_o[6] = \<const0> ;
  assign gpio2_io_o[5] = \<const0> ;
  assign gpio2_io_o[4] = \<const0> ;
  assign gpio2_io_o[3] = \<const0> ;
  assign gpio2_io_o[2] = \<const0> ;
  assign gpio2_io_o[1] = \<const0> ;
  assign gpio2_io_o[0] = \<const0> ;
  assign gpio2_io_t[31] = \<const1> ;
  assign gpio2_io_t[30] = \<const1> ;
  assign gpio2_io_t[29] = \<const1> ;
  assign gpio2_io_t[28] = \<const1> ;
  assign gpio2_io_t[27] = \<const1> ;
  assign gpio2_io_t[26] = \<const1> ;
  assign gpio2_io_t[25] = \<const1> ;
  assign gpio2_io_t[24] = \<const1> ;
  assign gpio2_io_t[23] = \<const1> ;
  assign gpio2_io_t[22] = \<const1> ;
  assign gpio2_io_t[21] = \<const1> ;
  assign gpio2_io_t[20] = \<const1> ;
  assign gpio2_io_t[19] = \<const1> ;
  assign gpio2_io_t[18] = \<const1> ;
  assign gpio2_io_t[17] = \<const1> ;
  assign gpio2_io_t[16] = \<const1> ;
  assign gpio2_io_t[15] = \<const1> ;
  assign gpio2_io_t[14] = \<const1> ;
  assign gpio2_io_t[13] = \<const1> ;
  assign gpio2_io_t[12] = \<const1> ;
  assign gpio2_io_t[11] = \<const1> ;
  assign gpio2_io_t[10] = \<const1> ;
  assign gpio2_io_t[9] = \<const1> ;
  assign gpio2_io_t[8] = \<const1> ;
  assign gpio2_io_t[7] = \<const1> ;
  assign gpio2_io_t[6] = \<const1> ;
  assign gpio2_io_t[5] = \<const1> ;
  assign gpio2_io_t[4] = \<const1> ;
  assign gpio2_io_t[3] = \<const1> ;
  assign gpio2_io_t[2] = \<const1> ;
  assign gpio2_io_t[1] = \<const1> ;
  assign gpio2_io_t[0] = \<const1> ;
  assign ip2intc_irpt = \<const0> ;
  assign s_axi_awready = s_axi_wready;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_rdata[31] = \^s_axi_rdata [30];
  assign s_axi_rdata[30] = \^s_axi_rdata [30];
  assign s_axi_rdata[29] = \^s_axi_rdata [30];
  assign s_axi_rdata[28] = \^s_axi_rdata [30];
  assign s_axi_rdata[27] = \^s_axi_rdata [30];
  assign s_axi_rdata[26] = \^s_axi_rdata [30];
  assign s_axi_rdata[25] = \^s_axi_rdata [30];
  assign s_axi_rdata[24] = \^s_axi_rdata [30];
  assign s_axi_rdata[23] = \^s_axi_rdata [30];
  assign s_axi_rdata[22] = \^s_axi_rdata [30];
  assign s_axi_rdata[21] = \^s_axi_rdata [30];
  assign s_axi_rdata[20] = \^s_axi_rdata [30];
  assign s_axi_rdata[19] = \^s_axi_rdata [30];
  assign s_axi_rdata[18] = \^s_axi_rdata [30];
  assign s_axi_rdata[17] = \^s_axi_rdata [30];
  assign s_axi_rdata[16] = \^s_axi_rdata [30];
  assign s_axi_rdata[15:0] = \^s_axi_rdata [15:0];
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  processor_axi_gpio_3_0_axi_lite_ipif AXI_LITE_IPIF_I
       (.Bus_RNW_reg(\I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg ),
        .D({DBus_Reg[0],DBus_Reg[1],DBus_Reg[2],DBus_Reg[3],DBus_Reg[4],DBus_Reg[5],DBus_Reg[6],DBus_Reg[7],DBus_Reg[8],DBus_Reg[9],DBus_Reg[10],DBus_Reg[11],DBus_Reg[12],DBus_Reg[13],DBus_Reg[14],DBus_Reg[15]}),
        .E(AXI_LITE_IPIF_I_n_13),
        .\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg (\I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ),
        .\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg (\I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ),
        .\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg (\I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ),
        .\GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg (\I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg ),
        .GPIO_xferAck_i(GPIO_xferAck_i),
        .Q({bus2ip_addr[0],bus2ip_addr[5],bus2ip_addr[6]}),
        .bus2ip_cs(bus2ip_cs),
        .bus2ip_reset(bus2ip_reset),
        .bus2ip_rnw(bus2ip_rnw),
        .bus2ip_rnw_i_reg(AXI_LITE_IPIF_I_n_14),
        .bus2ip_rnw_i_reg_0(AXI_LITE_IPIF_I_n_17),
        .gpio_xferAck_Reg(gpio_xferAck_Reg),
        .ip2bus_rdack_i_D1(ip2bus_rdack_i_D1),
        .ip2bus_rdack_i_D1_reg(s_axi_arready),
        .ip2bus_wrack_i_D1(ip2bus_wrack_i_D1),
        .ip2bus_wrack_i_D1_reg(s_axi_wready),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr({s_axi_araddr[8],s_axi_araddr[3:2]}),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr({s_axi_awaddr[8],s_axi_awaddr[3:2]}),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bvalid_i_reg(s_axi_bvalid),
        .s_axi_rdata({\^s_axi_rdata [30],\^s_axi_rdata [15:0]}),
        .\s_axi_rdata_i_reg[31] ({ip2bus_data_i_D1[0],ip2bus_data_i_D1[16],ip2bus_data_i_D1[17],ip2bus_data_i_D1[18],ip2bus_data_i_D1[19],ip2bus_data_i_D1[20],ip2bus_data_i_D1[21],ip2bus_data_i_D1[22],ip2bus_data_i_D1[23],ip2bus_data_i_D1[24],ip2bus_data_i_D1[25],ip2bus_data_i_D1[26],ip2bus_data_i_D1[27],ip2bus_data_i_D1[28],ip2bus_data_i_D1[29],ip2bus_data_i_D1[30],ip2bus_data_i_D1[31]}),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid_i_reg(s_axi_rvalid),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wvalid(s_axi_wvalid));
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  processor_axi_gpio_3_0_GPIO_Core gpio_core_1
       (.Bus_RNW_reg(\I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg ),
        .D({DBus_Reg[0],DBus_Reg[1],DBus_Reg[2],DBus_Reg[3],DBus_Reg[4],DBus_Reg[5],DBus_Reg[6],DBus_Reg[7],DBus_Reg[8],DBus_Reg[9],DBus_Reg[10],DBus_Reg[11],DBus_Reg[12],DBus_Reg[13],DBus_Reg[14],DBus_Reg[15]}),
        .E(AXI_LITE_IPIF_I_n_13),
        .\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg (\I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ),
        .\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] ({ip2bus_data[0],ip2bus_data[16],ip2bus_data[17],ip2bus_data[18],ip2bus_data[19],ip2bus_data[20],ip2bus_data[21],ip2bus_data[22],ip2bus_data[23],ip2bus_data[24],ip2bus_data[25],ip2bus_data[26],ip2bus_data[27],ip2bus_data[28],ip2bus_data[29],ip2bus_data[30],ip2bus_data[31]}),
        .\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg (\I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ),
        .\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg (\I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ),
        .\GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg (\I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg ),
        .GPIO_xferAck_i(GPIO_xferAck_i),
        .\Not_Dual.ALLIN1_ND.READ_REG_GEN[0].reg1_reg[16]_0 (AXI_LITE_IPIF_I_n_17),
        .\Not_Dual.gpio_OE_reg[0]_0 (AXI_LITE_IPIF_I_n_14),
        .Q({bus2ip_addr[0],bus2ip_addr[5],bus2ip_addr[6]}),
        .SS(bus2ip_reset),
        .bus2ip_cs(bus2ip_cs),
        .bus2ip_rnw(bus2ip_rnw),
        .gpio_io_i(gpio_io_i),
        .gpio_io_o(gpio_io_o),
        .gpio_io_t(gpio_io_t),
        .gpio_xferAck_Reg(gpio_xferAck_Reg),
        .ip2bus_rdack_i(ip2bus_rdack_i),
        .ip2bus_wrack_i(ip2bus_wrack_i),
        .s_axi_aclk(s_axi_aclk));
  FDRE #(
    .INIT(1'b0)) 
    \ip2bus_data_i_D1_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ip2bus_data[0]),
        .Q(ip2bus_data_i_D1[0]),
        .R(bus2ip_reset));
  FDRE #(
    .INIT(1'b0)) 
    \ip2bus_data_i_D1_reg[16] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ip2bus_data[16]),
        .Q(ip2bus_data_i_D1[16]),
        .R(bus2ip_reset));
  FDRE #(
    .INIT(1'b0)) 
    \ip2bus_data_i_D1_reg[17] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ip2bus_data[17]),
        .Q(ip2bus_data_i_D1[17]),
        .R(bus2ip_reset));
  FDRE #(
    .INIT(1'b0)) 
    \ip2bus_data_i_D1_reg[18] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ip2bus_data[18]),
        .Q(ip2bus_data_i_D1[18]),
        .R(bus2ip_reset));
  FDRE #(
    .INIT(1'b0)) 
    \ip2bus_data_i_D1_reg[19] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ip2bus_data[19]),
        .Q(ip2bus_data_i_D1[19]),
        .R(bus2ip_reset));
  FDRE #(
    .INIT(1'b0)) 
    \ip2bus_data_i_D1_reg[20] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ip2bus_data[20]),
        .Q(ip2bus_data_i_D1[20]),
        .R(bus2ip_reset));
  FDRE #(
    .INIT(1'b0)) 
    \ip2bus_data_i_D1_reg[21] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ip2bus_data[21]),
        .Q(ip2bus_data_i_D1[21]),
        .R(bus2ip_reset));
  FDRE #(
    .INIT(1'b0)) 
    \ip2bus_data_i_D1_reg[22] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ip2bus_data[22]),
        .Q(ip2bus_data_i_D1[22]),
        .R(bus2ip_reset));
  FDRE #(
    .INIT(1'b0)) 
    \ip2bus_data_i_D1_reg[23] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ip2bus_data[23]),
        .Q(ip2bus_data_i_D1[23]),
        .R(bus2ip_reset));
  FDRE #(
    .INIT(1'b0)) 
    \ip2bus_data_i_D1_reg[24] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ip2bus_data[24]),
        .Q(ip2bus_data_i_D1[24]),
        .R(bus2ip_reset));
  FDRE #(
    .INIT(1'b0)) 
    \ip2bus_data_i_D1_reg[25] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ip2bus_data[25]),
        .Q(ip2bus_data_i_D1[25]),
        .R(bus2ip_reset));
  FDRE #(
    .INIT(1'b0)) 
    \ip2bus_data_i_D1_reg[26] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ip2bus_data[26]),
        .Q(ip2bus_data_i_D1[26]),
        .R(bus2ip_reset));
  FDRE #(
    .INIT(1'b0)) 
    \ip2bus_data_i_D1_reg[27] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ip2bus_data[27]),
        .Q(ip2bus_data_i_D1[27]),
        .R(bus2ip_reset));
  FDRE #(
    .INIT(1'b0)) 
    \ip2bus_data_i_D1_reg[28] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ip2bus_data[28]),
        .Q(ip2bus_data_i_D1[28]),
        .R(bus2ip_reset));
  FDRE #(
    .INIT(1'b0)) 
    \ip2bus_data_i_D1_reg[29] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ip2bus_data[29]),
        .Q(ip2bus_data_i_D1[29]),
        .R(bus2ip_reset));
  FDRE #(
    .INIT(1'b0)) 
    \ip2bus_data_i_D1_reg[30] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ip2bus_data[30]),
        .Q(ip2bus_data_i_D1[30]),
        .R(bus2ip_reset));
  FDRE #(
    .INIT(1'b0)) 
    \ip2bus_data_i_D1_reg[31] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ip2bus_data[31]),
        .Q(ip2bus_data_i_D1[31]),
        .R(bus2ip_reset));
  FDRE #(
    .INIT(1'b0)) 
    ip2bus_rdack_i_D1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ip2bus_rdack_i),
        .Q(ip2bus_rdack_i_D1),
        .R(bus2ip_reset));
  FDRE #(
    .INIT(1'b0)) 
    ip2bus_wrack_i_D1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ip2bus_wrack_i),
        .Q(ip2bus_wrack_i_D1),
        .R(bus2ip_reset));
endmodule

(* ORIG_REF_NAME = "axi_lite_ipif" *) 
module processor_axi_gpio_3_0_axi_lite_ipif
   (bus2ip_reset,
    \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg ,
    \GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ,
    \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ,
    \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ,
    Q,
    bus2ip_rnw,
    Bus_RNW_reg,
    s_axi_rvalid_i_reg,
    s_axi_bvalid_i_reg,
    bus2ip_cs,
    E,
    bus2ip_rnw_i_reg,
    ip2bus_rdack_i_D1_reg,
    ip2bus_wrack_i_D1_reg,
    bus2ip_rnw_i_reg_0,
    s_axi_rdata,
    D,
    s_axi_aclk,
    s_axi_arvalid,
    s_axi_rready,
    s_axi_bready,
    s_axi_aresetn,
    s_axi_awvalid,
    s_axi_wvalid,
    GPIO_xferAck_i,
    gpio_xferAck_Reg,
    \s_axi_rdata_i_reg[31] ,
    s_axi_wdata,
    ip2bus_rdack_i_D1,
    ip2bus_wrack_i_D1,
    s_axi_araddr,
    s_axi_awaddr);
  output bus2ip_reset;
  output \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg ;
  output \GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ;
  output \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ;
  output \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ;
  output [2:0]Q;
  output bus2ip_rnw;
  output Bus_RNW_reg;
  output s_axi_rvalid_i_reg;
  output s_axi_bvalid_i_reg;
  output bus2ip_cs;
  output [0:0]E;
  output [0:0]bus2ip_rnw_i_reg;
  output ip2bus_rdack_i_D1_reg;
  output ip2bus_wrack_i_D1_reg;
  output bus2ip_rnw_i_reg_0;
  output [16:0]s_axi_rdata;
  output [15:0]D;
  input s_axi_aclk;
  input s_axi_arvalid;
  input s_axi_rready;
  input s_axi_bready;
  input s_axi_aresetn;
  input s_axi_awvalid;
  input s_axi_wvalid;
  input GPIO_xferAck_i;
  input gpio_xferAck_Reg;
  input [16:0]\s_axi_rdata_i_reg[31] ;
  input [31:0]s_axi_wdata;
  input ip2bus_rdack_i_D1;
  input ip2bus_wrack_i_D1;
  input [2:0]s_axi_araddr;
  input [2:0]s_axi_awaddr;

  wire Bus_RNW_reg;
  wire [15:0]D;
  wire [0:0]E;
  wire \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ;
  wire \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ;
  wire \GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ;
  wire \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg ;
  wire GPIO_xferAck_i;
  wire [2:0]Q;
  wire bus2ip_cs;
  wire bus2ip_reset;
  wire bus2ip_rnw;
  wire [0:0]bus2ip_rnw_i_reg;
  wire bus2ip_rnw_i_reg_0;
  wire gpio_xferAck_Reg;
  wire ip2bus_rdack_i_D1;
  wire ip2bus_rdack_i_D1_reg;
  wire ip2bus_wrack_i_D1;
  wire ip2bus_wrack_i_D1_reg;
  wire s_axi_aclk;
  wire [2:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arvalid;
  wire [2:0]s_axi_awaddr;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid_i_reg;
  wire [16:0]s_axi_rdata;
  wire [16:0]\s_axi_rdata_i_reg[31] ;
  wire s_axi_rready;
  wire s_axi_rvalid_i_reg;
  wire [31:0]s_axi_wdata;
  wire s_axi_wvalid;

  processor_axi_gpio_3_0_slave_attachment I_SLAVE_ATTACHMENT
       (.Bus_RNW_reg(Bus_RNW_reg),
        .D(D),
        .E(E),
        .\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg (\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ),
        .\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg (\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ),
        .\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg (\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ),
        .\GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg (\GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg ),
        .GPIO_xferAck_i(GPIO_xferAck_i),
        .\MEM_DECODE_GEN[0].cs_out_i_reg[0] (bus2ip_cs),
        .Q(Q),
        .SR(bus2ip_reset),
        .bus2ip_rnw_i_reg_0(bus2ip_rnw),
        .bus2ip_rnw_i_reg_1(bus2ip_rnw_i_reg),
        .bus2ip_rnw_i_reg_2(bus2ip_rnw_i_reg_0),
        .gpio_xferAck_Reg(gpio_xferAck_Reg),
        .ip2bus_rdack_i_D1(ip2bus_rdack_i_D1),
        .ip2bus_rdack_i_D1_reg(ip2bus_rdack_i_D1_reg),
        .ip2bus_wrack_i_D1(ip2bus_wrack_i_D1),
        .ip2bus_wrack_i_D1_reg(ip2bus_wrack_i_D1_reg),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bvalid_i_reg_0(s_axi_bvalid_i_reg),
        .s_axi_rdata(s_axi_rdata),
        .\s_axi_rdata_i_reg[31]_0 (\s_axi_rdata_i_reg[31] ),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid_i_reg_0(s_axi_rvalid_i_reg),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wvalid(s_axi_wvalid));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module processor_axi_gpio_3_0_cdc_sync
   (scndry_vect_out,
    gpio_io_i,
    s_axi_aclk);
  output [15:0]scndry_vect_out;
  input [15:0]gpio_io_i;
  input s_axi_aclk;

  wire [15:0]gpio_io_i;
  wire s_axi_aclk;
  wire s_level_out_bus_d1_cdc_to_0;
  wire s_level_out_bus_d1_cdc_to_1;
  wire s_level_out_bus_d1_cdc_to_10;
  wire s_level_out_bus_d1_cdc_to_11;
  wire s_level_out_bus_d1_cdc_to_12;
  wire s_level_out_bus_d1_cdc_to_13;
  wire s_level_out_bus_d1_cdc_to_14;
  wire s_level_out_bus_d1_cdc_to_15;
  wire s_level_out_bus_d1_cdc_to_2;
  wire s_level_out_bus_d1_cdc_to_3;
  wire s_level_out_bus_d1_cdc_to_4;
  wire s_level_out_bus_d1_cdc_to_5;
  wire s_level_out_bus_d1_cdc_to_6;
  wire s_level_out_bus_d1_cdc_to_7;
  wire s_level_out_bus_d1_cdc_to_8;
  wire s_level_out_bus_d1_cdc_to_9;
  wire s_level_out_bus_d2_0;
  wire s_level_out_bus_d2_1;
  wire s_level_out_bus_d2_10;
  wire s_level_out_bus_d2_11;
  wire s_level_out_bus_d2_12;
  wire s_level_out_bus_d2_13;
  wire s_level_out_bus_d2_14;
  wire s_level_out_bus_d2_15;
  wire s_level_out_bus_d2_2;
  wire s_level_out_bus_d2_3;
  wire s_level_out_bus_d2_4;
  wire s_level_out_bus_d2_5;
  wire s_level_out_bus_d2_6;
  wire s_level_out_bus_d2_7;
  wire s_level_out_bus_d2_8;
  wire s_level_out_bus_d2_9;
  wire s_level_out_bus_d3_0;
  wire s_level_out_bus_d3_1;
  wire s_level_out_bus_d3_10;
  wire s_level_out_bus_d3_11;
  wire s_level_out_bus_d3_12;
  wire s_level_out_bus_d3_13;
  wire s_level_out_bus_d3_14;
  wire s_level_out_bus_d3_15;
  wire s_level_out_bus_d3_2;
  wire s_level_out_bus_d3_3;
  wire s_level_out_bus_d3_4;
  wire s_level_out_bus_d3_5;
  wire s_level_out_bus_d3_6;
  wire s_level_out_bus_d3_7;
  wire s_level_out_bus_d3_8;
  wire s_level_out_bus_d3_9;
  wire [15:0]scndry_vect_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_0),
        .Q(s_level_out_bus_d2_0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_10),
        .Q(s_level_out_bus_d2_10),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_11),
        .Q(s_level_out_bus_d2_11),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_12),
        .Q(s_level_out_bus_d2_12),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_13),
        .Q(s_level_out_bus_d2_13),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_14),
        .Q(s_level_out_bus_d2_14),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_15),
        .Q(s_level_out_bus_d2_15),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_1),
        .Q(s_level_out_bus_d2_1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_2),
        .Q(s_level_out_bus_d2_2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_3),
        .Q(s_level_out_bus_d2_3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_4),
        .Q(s_level_out_bus_d2_4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_5),
        .Q(s_level_out_bus_d2_5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_6),
        .Q(s_level_out_bus_d2_6),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_7),
        .Q(s_level_out_bus_d2_7),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_8),
        .Q(s_level_out_bus_d2_8),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_9),
        .Q(s_level_out_bus_d2_9),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_0),
        .Q(s_level_out_bus_d3_0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_10),
        .Q(s_level_out_bus_d3_10),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_11),
        .Q(s_level_out_bus_d3_11),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_12),
        .Q(s_level_out_bus_d3_12),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_13),
        .Q(s_level_out_bus_d3_13),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_14),
        .Q(s_level_out_bus_d3_14),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_15),
        .Q(s_level_out_bus_d3_15),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_1),
        .Q(s_level_out_bus_d3_1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_2),
        .Q(s_level_out_bus_d3_2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_3),
        .Q(s_level_out_bus_d3_3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_4),
        .Q(s_level_out_bus_d3_4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_5),
        .Q(s_level_out_bus_d3_5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_6),
        .Q(s_level_out_bus_d3_6),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_7),
        .Q(s_level_out_bus_d3_7),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_8),
        .Q(s_level_out_bus_d3_8),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_9),
        .Q(s_level_out_bus_d3_9),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_0),
        .Q(scndry_vect_out[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_10),
        .Q(scndry_vect_out[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_11),
        .Q(scndry_vect_out[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_12),
        .Q(scndry_vect_out[12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_13),
        .Q(scndry_vect_out[13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_14),
        .Q(scndry_vect_out[14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_15),
        .Q(scndry_vect_out[15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_1),
        .Q(scndry_vect_out[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_2),
        .Q(scndry_vect_out[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_3),
        .Q(scndry_vect_out[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_4),
        .Q(scndry_vect_out[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_5),
        .Q(scndry_vect_out[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_6),
        .Q(scndry_vect_out[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_7),
        .Q(scndry_vect_out[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_8),
        .Q(scndry_vect_out[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_9),
        .Q(scndry_vect_out[9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio_io_i[0]),
        .Q(s_level_out_bus_d1_cdc_to_0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio_io_i[10]),
        .Q(s_level_out_bus_d1_cdc_to_10),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio_io_i[11]),
        .Q(s_level_out_bus_d1_cdc_to_11),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio_io_i[12]),
        .Q(s_level_out_bus_d1_cdc_to_12),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio_io_i[13]),
        .Q(s_level_out_bus_d1_cdc_to_13),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio_io_i[14]),
        .Q(s_level_out_bus_d1_cdc_to_14),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio_io_i[15]),
        .Q(s_level_out_bus_d1_cdc_to_15),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio_io_i[1]),
        .Q(s_level_out_bus_d1_cdc_to_1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio_io_i[2]),
        .Q(s_level_out_bus_d1_cdc_to_2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio_io_i[3]),
        .Q(s_level_out_bus_d1_cdc_to_3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio_io_i[4]),
        .Q(s_level_out_bus_d1_cdc_to_4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio_io_i[5]),
        .Q(s_level_out_bus_d1_cdc_to_5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio_io_i[6]),
        .Q(s_level_out_bus_d1_cdc_to_6),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio_io_i[7]),
        .Q(s_level_out_bus_d1_cdc_to_7),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio_io_i[8]),
        .Q(s_level_out_bus_d1_cdc_to_8),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio_io_i[9]),
        .Q(s_level_out_bus_d1_cdc_to_9),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pselect_f" *) 
module processor_axi_gpio_3_0_pselect_f
   (ce_expnd_i_3,
    \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] );
  output ce_expnd_i_3;
  input [1:0]\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] ;

  wire [1:0]\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] ;
  wire ce_expnd_i_3;

  LUT2 #(
    .INIT(4'h1)) 
    CS
       (.I0(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] [0]),
        .I1(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] [1]),
        .O(ce_expnd_i_3));
endmodule

(* ORIG_REF_NAME = "pselect_f" *) 
module processor_axi_gpio_3_0_pselect_f__parameterized1
   (ce_expnd_i_1,
    \GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2] );
  output ce_expnd_i_1;
  input [1:0]\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2] ;

  wire [1:0]\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2] ;
  wire ce_expnd_i_1;

  LUT2 #(
    .INIT(4'h2)) 
    CS
       (.I0(\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2] [1]),
        .I1(\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2] [0]),
        .O(ce_expnd_i_1));
endmodule

(* ORIG_REF_NAME = "slave_attachment" *) 
module processor_axi_gpio_3_0_slave_attachment
   (SR,
    \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg ,
    \GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ,
    \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ,
    \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ,
    Q,
    bus2ip_rnw_i_reg_0,
    Bus_RNW_reg,
    s_axi_rvalid_i_reg_0,
    s_axi_bvalid_i_reg_0,
    \MEM_DECODE_GEN[0].cs_out_i_reg[0] ,
    E,
    bus2ip_rnw_i_reg_1,
    ip2bus_rdack_i_D1_reg,
    ip2bus_wrack_i_D1_reg,
    bus2ip_rnw_i_reg_2,
    s_axi_rdata,
    D,
    s_axi_aclk,
    s_axi_arvalid,
    s_axi_rready,
    s_axi_bready,
    s_axi_aresetn,
    s_axi_awvalid,
    s_axi_wvalid,
    GPIO_xferAck_i,
    gpio_xferAck_Reg,
    \s_axi_rdata_i_reg[31]_0 ,
    s_axi_wdata,
    ip2bus_rdack_i_D1,
    ip2bus_wrack_i_D1,
    s_axi_araddr,
    s_axi_awaddr);
  output [0:0]SR;
  output \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg ;
  output \GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ;
  output \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ;
  output \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ;
  output [2:0]Q;
  output bus2ip_rnw_i_reg_0;
  output Bus_RNW_reg;
  output s_axi_rvalid_i_reg_0;
  output s_axi_bvalid_i_reg_0;
  output \MEM_DECODE_GEN[0].cs_out_i_reg[0] ;
  output [0:0]E;
  output [0:0]bus2ip_rnw_i_reg_1;
  output ip2bus_rdack_i_D1_reg;
  output ip2bus_wrack_i_D1_reg;
  output bus2ip_rnw_i_reg_2;
  output [16:0]s_axi_rdata;
  output [15:0]D;
  input s_axi_aclk;
  input s_axi_arvalid;
  input s_axi_rready;
  input s_axi_bready;
  input s_axi_aresetn;
  input s_axi_awvalid;
  input s_axi_wvalid;
  input GPIO_xferAck_i;
  input gpio_xferAck_Reg;
  input [16:0]\s_axi_rdata_i_reg[31]_0 ;
  input [31:0]s_axi_wdata;
  input ip2bus_rdack_i_D1;
  input ip2bus_wrack_i_D1;
  input [2:0]s_axi_araddr;
  input [2:0]s_axi_awaddr;

  wire Bus_RNW_reg;
  wire [15:0]D;
  wire [0:0]E;
  wire \FSM_onehot_state[0]_i_1_n_0 ;
  wire \FSM_onehot_state[1]_i_1_n_0 ;
  wire \FSM_onehot_state[2]_i_1_n_0 ;
  wire \FSM_onehot_state[3]_i_1_n_0 ;
  wire \FSM_onehot_state_reg_n_0_[0] ;
  wire \FSM_onehot_state_reg_n_0_[3] ;
  wire \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ;
  wire \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ;
  wire \GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ;
  wire \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg ;
  wire GPIO_xferAck_i;
  wire [3:0]\INCLUDE_DPHASE_TIMER.dpto_cnt_reg ;
  wire \MEM_DECODE_GEN[0].cs_out_i_reg[0] ;
  wire [2:0]Q;
  wire [0:0]SR;
  wire \bus2ip_addr_i[8]_i_1_n_0 ;
  wire bus2ip_rnw_i_reg_0;
  wire [0:0]bus2ip_rnw_i_reg_1;
  wire bus2ip_rnw_i_reg_2;
  wire clear;
  wire gpio_xferAck_Reg;
  wire ip2bus_rdack_i_D1;
  wire ip2bus_rdack_i_D1_reg;
  wire ip2bus_wrack_i_D1;
  wire ip2bus_wrack_i_D1_reg;
  wire is_read_i_1_n_0;
  wire is_read_reg_n_0;
  wire is_write_i_1_n_0;
  wire is_write_i_2_n_0;
  wire is_write_reg_n_0;
  wire p_0_in;
  wire [1:0]p_0_out;
  wire [8:2]p_1_in;
  wire p_5_in;
  wire [3:0]plusOp;
  wire s_axi_aclk;
  wire [2:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arvalid;
  wire [2:0]s_axi_awaddr;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bresp_i;
  wire s_axi_bvalid_i_i_1_n_0;
  wire s_axi_bvalid_i_reg_0;
  wire [16:0]s_axi_rdata;
  wire [16:0]\s_axi_rdata_i_reg[31]_0 ;
  wire s_axi_rready;
  wire s_axi_rresp_i;
  wire s_axi_rvalid_i_i_1_n_0;
  wire s_axi_rvalid_i_reg_0;
  wire [31:0]s_axi_wdata;
  wire s_axi_wvalid;
  wire start2;
  wire start2_i_1_n_0;
  wire [1:0]state;
  wire state1__2;

  LUT6 #(
    .INIT(64'hFFFF150015001500)) 
    \FSM_onehot_state[0]_i_1 
       (.I0(s_axi_arvalid),
        .I1(s_axi_wvalid),
        .I2(s_axi_awvalid),
        .I3(\FSM_onehot_state_reg_n_0_[0] ),
        .I4(state1__2),
        .I5(\FSM_onehot_state_reg_n_0_[3] ),
        .O(\FSM_onehot_state[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_state[1]_i_1 
       (.I0(s_axi_arvalid),
        .I1(\FSM_onehot_state_reg_n_0_[0] ),
        .I2(ip2bus_rdack_i_D1_reg),
        .I3(s_axi_rresp_i),
        .O(\FSM_onehot_state[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0800FFFF08000800)) 
    \FSM_onehot_state[2]_i_1 
       (.I0(s_axi_wvalid),
        .I1(s_axi_awvalid),
        .I2(s_axi_arvalid),
        .I3(\FSM_onehot_state_reg_n_0_[0] ),
        .I4(ip2bus_wrack_i_D1_reg),
        .I5(s_axi_bresp_i),
        .O(\FSM_onehot_state[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF888F888FFFFF888)) 
    \FSM_onehot_state[3]_i_1 
       (.I0(ip2bus_wrack_i_D1_reg),
        .I1(s_axi_bresp_i),
        .I2(s_axi_rresp_i),
        .I3(ip2bus_rdack_i_D1_reg),
        .I4(\FSM_onehot_state_reg_n_0_[3] ),
        .I5(state1__2),
        .O(\FSM_onehot_state[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \FSM_onehot_state[3]_i_2 
       (.I0(s_axi_bready),
        .I1(s_axi_bvalid_i_reg_0),
        .I2(s_axi_rready),
        .I3(s_axi_rvalid_i_reg_0),
        .O(state1__2));
  (* FSM_ENCODED_STATES = "iSTATE:0010,iSTATE0:0100,iSTATE1:1000,iSTATE2:0001" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_state_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_state[0]_i_1_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[0] ),
        .S(SR));
  (* FSM_ENCODED_STATES = "iSTATE:0010,iSTATE0:0100,iSTATE1:1000,iSTATE2:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_state[1]_i_1_n_0 ),
        .Q(s_axi_rresp_i),
        .R(SR));
  (* FSM_ENCODED_STATES = "iSTATE:0010,iSTATE0:0100,iSTATE1:1000,iSTATE2:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_state[2]_i_1_n_0 ),
        .Q(s_axi_bresp_i),
        .R(SR));
  (* FSM_ENCODED_STATES = "iSTATE:0010,iSTATE0:0100,iSTATE1:1000,iSTATE2:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_state[3]_i_1_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[3] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[0]_i_1 
       (.I0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [0]),
        .O(plusOp[0]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[1]_i_1 
       (.I0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [0]),
        .I1(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [1]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[2]_i_1 
       (.I0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [0]),
        .I1(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [1]),
        .I2(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [2]),
        .O(plusOp[2]));
  LUT2 #(
    .INIT(4'h9)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1 
       (.I0(state[0]),
        .I1(state[1]),
        .O(clear));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_2 
       (.I0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [1]),
        .I1(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [0]),
        .I2(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [2]),
        .I3(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [3]),
        .O(plusOp[3]));
  FDRE #(
    .INIT(1'b0)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(plusOp[0]),
        .Q(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [0]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(plusOp[1]),
        .Q(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [1]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(plusOp[2]),
        .Q(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [2]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(plusOp[3]),
        .Q(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [3]),
        .R(clear));
  processor_axi_gpio_3_0_address_decoder I_DECODER
       (.Bus_RNW_reg(Bus_RNW_reg),
        .D(D),
        .E(E),
        .\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg (\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ),
        .\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg (\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ),
        .\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg (\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ),
        .\GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg (\GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg ),
        .GPIO_xferAck_i(GPIO_xferAck_i),
        .\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 (\MEM_DECODE_GEN[0].cs_out_i_reg[0] ),
        .\Not_Dual.ALLIN1_ND.READ_REG_GEN[0].reg1_reg[16] (bus2ip_rnw_i_reg_0),
        .\Not_Dual.gpio_Data_Out_reg[0] (Q),
        .Q(start2),
        .bus2ip_rnw_i_reg(bus2ip_rnw_i_reg_1),
        .bus2ip_rnw_i_reg_0(bus2ip_rnw_i_reg_2),
        .gpio_xferAck_Reg(gpio_xferAck_Reg),
        .ip2bus_rdack_i_D1(ip2bus_rdack_i_D1),
        .ip2bus_rdack_i_D1_reg(ip2bus_rdack_i_D1_reg),
        .ip2bus_wrack_i_D1(ip2bus_wrack_i_D1),
        .ip2bus_wrack_i_D1_reg(ip2bus_wrack_i_D1_reg),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arready(is_read_reg_n_0),
        .s_axi_arready_0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg ),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wready(is_write_reg_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    \bus2ip_addr_i[2]_i_1 
       (.I0(s_axi_araddr[0]),
        .I1(s_axi_awaddr[0]),
        .I2(s_axi_arvalid),
        .O(p_1_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \bus2ip_addr_i[3]_i_1 
       (.I0(s_axi_araddr[1]),
        .I1(s_axi_awaddr[1]),
        .I2(s_axi_arvalid),
        .O(p_1_in[3]));
  LUT5 #(
    .INIT(32'h000000EA)) 
    \bus2ip_addr_i[8]_i_1 
       (.I0(s_axi_arvalid),
        .I1(s_axi_awvalid),
        .I2(s_axi_wvalid),
        .I3(state[1]),
        .I4(state[0]),
        .O(\bus2ip_addr_i[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \bus2ip_addr_i[8]_i_2 
       (.I0(s_axi_araddr[2]),
        .I1(s_axi_awaddr[2]),
        .I2(s_axi_arvalid),
        .O(p_1_in[8]));
  FDRE #(
    .INIT(1'b0)) 
    \bus2ip_addr_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[8]_i_1_n_0 ),
        .D(p_1_in[2]),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \bus2ip_addr_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[8]_i_1_n_0 ),
        .D(p_1_in[3]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \bus2ip_addr_i_reg[8] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[8]_i_1_n_0 ),
        .D(p_1_in[8]),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    bus2ip_rnw_i_reg
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[8]_i_1_n_0 ),
        .D(s_axi_arvalid),
        .Q(bus2ip_rnw_i_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'h8BBB8888)) 
    is_read_i_1
       (.I0(s_axi_arvalid),
        .I1(\FSM_onehot_state_reg_n_0_[0] ),
        .I2(state1__2),
        .I3(\FSM_onehot_state_reg_n_0_[3] ),
        .I4(is_read_reg_n_0),
        .O(is_read_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    is_read_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(is_read_i_1_n_0),
        .Q(is_read_reg_n_0),
        .R(SR));
  LUT6 #(
    .INIT(64'h2000FFFF20000000)) 
    is_write_i_1
       (.I0(\FSM_onehot_state_reg_n_0_[0] ),
        .I1(s_axi_arvalid),
        .I2(s_axi_awvalid),
        .I3(s_axi_wvalid),
        .I4(is_write_i_2_n_0),
        .I5(is_write_reg_n_0),
        .O(is_write_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFEAEAEAAAAAAAAA)) 
    is_write_i_2
       (.I0(\FSM_onehot_state_reg_n_0_[0] ),
        .I1(s_axi_bready),
        .I2(s_axi_bvalid_i_reg_0),
        .I3(s_axi_rready),
        .I4(s_axi_rvalid_i_reg_0),
        .I5(\FSM_onehot_state_reg_n_0_[3] ),
        .O(is_write_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    is_write_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(is_write_i_1_n_0),
        .Q(is_write_reg_n_0),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    rst_i_1
       (.I0(s_axi_aresetn),
        .O(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    rst_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in),
        .Q(SR),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h08FF0808)) 
    s_axi_bvalid_i_i_1
       (.I0(ip2bus_wrack_i_D1_reg),
        .I1(state[1]),
        .I2(state[0]),
        .I3(s_axi_bready),
        .I4(s_axi_bvalid_i_reg_0),
        .O(s_axi_bvalid_i_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s_axi_bvalid_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_bvalid_i_i_1_n_0),
        .Q(s_axi_bvalid_i_reg_0),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(\s_axi_rdata_i_reg[31]_0 [0]),
        .Q(s_axi_rdata[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[10] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(\s_axi_rdata_i_reg[31]_0 [10]),
        .Q(s_axi_rdata[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[11] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(\s_axi_rdata_i_reg[31]_0 [11]),
        .Q(s_axi_rdata[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[12] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(\s_axi_rdata_i_reg[31]_0 [12]),
        .Q(s_axi_rdata[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[13] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(\s_axi_rdata_i_reg[31]_0 [13]),
        .Q(s_axi_rdata[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[14] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(\s_axi_rdata_i_reg[31]_0 [14]),
        .Q(s_axi_rdata[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[15] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(\s_axi_rdata_i_reg[31]_0 [15]),
        .Q(s_axi_rdata[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(\s_axi_rdata_i_reg[31]_0 [1]),
        .Q(s_axi_rdata[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(\s_axi_rdata_i_reg[31]_0 [2]),
        .Q(s_axi_rdata[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[31] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(\s_axi_rdata_i_reg[31]_0 [16]),
        .Q(s_axi_rdata[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(\s_axi_rdata_i_reg[31]_0 [3]),
        .Q(s_axi_rdata[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[4] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(\s_axi_rdata_i_reg[31]_0 [4]),
        .Q(s_axi_rdata[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[5] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(\s_axi_rdata_i_reg[31]_0 [5]),
        .Q(s_axi_rdata[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[6] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(\s_axi_rdata_i_reg[31]_0 [6]),
        .Q(s_axi_rdata[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[7] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(\s_axi_rdata_i_reg[31]_0 [7]),
        .Q(s_axi_rdata[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[8] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(\s_axi_rdata_i_reg[31]_0 [8]),
        .Q(s_axi_rdata[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[9] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(\s_axi_rdata_i_reg[31]_0 [9]),
        .Q(s_axi_rdata[9]),
        .R(SR));
  LUT5 #(
    .INIT(32'h08FF0808)) 
    s_axi_rvalid_i_i_1
       (.I0(ip2bus_rdack_i_D1_reg),
        .I1(state[0]),
        .I2(state[1]),
        .I3(s_axi_rready),
        .I4(s_axi_rvalid_i_reg_0),
        .O(s_axi_rvalid_i_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s_axi_rvalid_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_rvalid_i_i_1_n_0),
        .Q(s_axi_rvalid_i_reg_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h000000F8)) 
    start2_i_1
       (.I0(s_axi_awvalid),
        .I1(s_axi_wvalid),
        .I2(s_axi_arvalid),
        .I3(state[1]),
        .I4(state[0]),
        .O(start2_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    start2_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(start2_i_1_n_0),
        .Q(start2),
        .R(SR));
  LUT5 #(
    .INIT(32'h77FC44FC)) 
    \state[0]_i_1 
       (.I0(state1__2),
        .I1(state[0]),
        .I2(s_axi_arvalid),
        .I3(state[1]),
        .I4(ip2bus_wrack_i_D1_reg),
        .O(p_0_out[0]));
  LUT6 #(
    .INIT(64'h55FFFF0C5500FF0C)) 
    \state[1]_i_1 
       (.I0(state1__2),
        .I1(p_5_in),
        .I2(s_axi_arvalid),
        .I3(state[1]),
        .I4(state[0]),
        .I5(ip2bus_rdack_i_D1_reg),
        .O(p_0_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \state[1]_i_2 
       (.I0(s_axi_awvalid),
        .I1(s_axi_wvalid),
        .O(p_5_in));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_out[0]),
        .Q(state[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_out[1]),
        .Q(state[1]),
        .R(SR));
endmodule

(* CHECK_LICENSE_TYPE = "processor_axi_gpio_5_0,axi_gpio,{}" *) (* X_CORE_INFO = "axi_gpio,Vivado 2020.1" *) (* downgradeipidentifiedwarnings = "yes" *) 
module processor_axi_gpio_4_0
   (s_axi_aclk,
    s_axi_aresetn,
    s_axi_awaddr,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_araddr,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rvalid,
    s_axi_rready,
    gpio_io_i,
    gpio2_io_i);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 S_AXI_ACLK CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S_AXI_ACLK, ASSOCIATED_BUSIF S_AXI, ASSOCIATED_RESET s_axi_aresetn, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN processor_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input s_axi_aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 S_AXI_ARESETN RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S_AXI_ARESETN, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input s_axi_aresetn;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWADDR" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S_AXI, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 9, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN processor_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input [8:0]s_axi_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWVALID" *) input s_axi_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWREADY" *) output s_axi_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WDATA" *) input [31:0]s_axi_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WSTRB" *) input [3:0]s_axi_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WVALID" *) input s_axi_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WREADY" *) output s_axi_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI BRESP" *) output [1:0]s_axi_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI BVALID" *) output s_axi_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI BREADY" *) input s_axi_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARADDR" *) input [8:0]s_axi_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARVALID" *) input s_axi_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARREADY" *) output s_axi_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RDATA" *) output [31:0]s_axi_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RRESP" *) output [1:0]s_axi_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RVALID" *) output s_axi_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RREADY" *) input s_axi_rready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:gpio:1.0 GPIO TRI_I" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME GPIO, BOARD.ASSOCIATED_PARAM GPIO_BOARD_INTERFACE" *) input [0:0]gpio_io_i;
  (* X_INTERFACE_INFO = "xilinx.com:interface:gpio:1.0 GPIO2 TRI_I" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME GPIO2, BOARD.ASSOCIATED_PARAM GPIO2_BOARD_INTERFACE" *) input [0:0]gpio2_io_i;

  wire [0:0]gpio2_io_i;
  wire [0:0]gpio_io_i;
  wire s_axi_aclk;
  wire [8:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [8:0]s_axi_awaddr;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire [1:0]s_axi_bresp;
  wire s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire s_axi_rready;
  wire [1:0]s_axi_rresp;
  wire s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire s_axi_wready;
  wire [3:0]s_axi_wstrb;
  wire s_axi_wvalid;
  wire NLW_U0_ip2intc_irpt_UNCONNECTED;
  wire [0:0]NLW_U0_gpio2_io_o_UNCONNECTED;
  wire [0:0]NLW_U0_gpio2_io_t_UNCONNECTED;
  wire [0:0]NLW_U0_gpio_io_o_UNCONNECTED;
  wire [0:0]NLW_U0_gpio_io_t_UNCONNECTED;

  (* C_ALL_INPUTS = "1" *) 
  (* C_ALL_INPUTS_2 = "1" *) 
  (* C_ALL_OUTPUTS = "0" *) 
  (* C_ALL_OUTPUTS_2 = "0" *) 
  (* C_DOUT_DEFAULT = "0" *) 
  (* C_DOUT_DEFAULT_2 = "0" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_GPIO2_WIDTH = "1" *) 
  (* C_GPIO_WIDTH = "1" *) 
  (* C_INTERRUPT_PRESENT = "0" *) 
  (* C_IS_DUAL = "1" *) 
  (* C_S_AXI_ADDR_WIDTH = "9" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_TRI_DEFAULT = "-1" *) 
  (* C_TRI_DEFAULT_2 = "-1" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* ip_group = "LOGICORE" *) 
  processor_axi_gpio_4_0__axi_gpio U0
       (.gpio2_io_i(gpio2_io_i),
        .gpio2_io_o(NLW_U0_gpio2_io_o_UNCONNECTED[0]),
        .gpio2_io_t(NLW_U0_gpio2_io_t_UNCONNECTED[0]),
        .gpio_io_i(gpio_io_i),
        .gpio_io_o(NLW_U0_gpio_io_o_UNCONNECTED[0]),
        .gpio_io_t(NLW_U0_gpio_io_t_UNCONNECTED[0]),
        .ip2intc_irpt(NLW_U0_ip2intc_irpt_UNCONNECTED),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awready(s_axi_awready),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bresp(s_axi_bresp),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rready(s_axi_rready),
        .s_axi_rresp(s_axi_rresp),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wready(s_axi_wready),
        .s_axi_wstrb(s_axi_wstrb),
        .s_axi_wvalid(s_axi_wvalid));
endmodule

(* ORIG_REF_NAME = "GPIO_Core" *) 
module processor_axi_gpio_4_0__GPIO_Core
   (GPIO_xferAck_i,
    gpio_xferAck_Reg,
    gpio2_Data_In,
    gpio_Data_In,
    reg3,
    reg1,
    gpio2_io_t,
    gpio_io_t,
    gpio_io_o,
    gpio2_io_o,
    iGPIO_xferAck_reg_0,
    rst,
    s_axi_aclk,
    \Dual.ALLIN0_ND_G2.READ_REG2_GEN[0].reg3_reg[31]_0 ,
    \Dual.ALLIN0_ND_G0.READ_REG_GEN[0].reg1_reg[31]_0 ,
    \Dual.gpio2_OE_reg[0]_0 ,
    \Dual.gpio_OE_reg[0]_0 ,
    \Dual.gpio_Data_Out_reg[0]_0 ,
    \Dual.gpio2_Data_Out_reg[0]_0 ,
    bus2ip_cs,
    bus2ip_rnw,
    gpio_io_i,
    gpio2_io_i);
  output GPIO_xferAck_i;
  output gpio_xferAck_Reg;
  output gpio2_Data_In;
  output gpio_Data_In;
  output [0:0]reg3;
  output [0:0]reg1;
  output [0:0]gpio2_io_t;
  output [0:0]gpio_io_t;
  output [0:0]gpio_io_o;
  output [0:0]gpio2_io_o;
  output iGPIO_xferAck_reg_0;
  input rst;
  input s_axi_aclk;
  input \Dual.ALLIN0_ND_G2.READ_REG2_GEN[0].reg3_reg[31]_0 ;
  input \Dual.ALLIN0_ND_G0.READ_REG_GEN[0].reg1_reg[31]_0 ;
  input \Dual.gpio2_OE_reg[0]_0 ;
  input \Dual.gpio_OE_reg[0]_0 ;
  input \Dual.gpio_Data_Out_reg[0]_0 ;
  input \Dual.gpio2_Data_Out_reg[0]_0 ;
  input bus2ip_cs;
  input bus2ip_rnw;
  input [0:0]gpio_io_i;
  input [0:0]gpio2_io_i;

  wire \Dual.ALLIN0_ND_G0.READ_REG_GEN[0].reg1_reg[31]_0 ;
  wire \Dual.ALLIN0_ND_G2.READ_REG2_GEN[0].reg3_reg[31]_0 ;
  wire \Dual.gpio2_Data_Out_reg[0]_0 ;
  wire \Dual.gpio2_OE_reg[0]_0 ;
  wire \Dual.gpio_Data_Out_reg[0]_0 ;
  wire \Dual.gpio_OE_reg[0]_0 ;
  wire GPIO_xferAck_i;
  wire bus2ip_cs;
  wire bus2ip_rnw;
  wire gpio2_Data_In;
  wire [0:0]gpio2_io_i;
  wire gpio2_io_i_d2;
  wire [0:0]gpio2_io_o;
  wire [0:0]gpio2_io_t;
  wire gpio_Data_In;
  wire [0:0]gpio_io_i;
  wire gpio_io_i_d2;
  wire [0:0]gpio_io_o;
  wire [0:0]gpio_io_t;
  wire gpio_xferAck_Reg;
  wire iGPIO_xferAck;
  wire iGPIO_xferAck_reg_0;
  wire [0:0]reg1;
  wire [0:0]reg3;
  wire rst;
  wire s_axi_aclk;

  FDRE #(
    .INIT(1'b0)) 
    \Dual.ALLIN0_ND_G0.READ_REG_GEN[0].reg1_reg[31] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\Dual.ALLIN0_ND_G0.READ_REG_GEN[0].reg1_reg[31]_0 ),
        .Q(reg1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Dual.ALLIN0_ND_G2.READ_REG2_GEN[0].reg3_reg[31] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\Dual.ALLIN0_ND_G2.READ_REG2_GEN[0].reg3_reg[31]_0 ),
        .Q(reg3),
        .R(1'b0));
  processor_axi_gpio_4_0__cdc_sync \Dual.INPUT_DOUBLE_REGS4 
       (.gpio_io_i(gpio_io_i),
        .s_axi_aclk(s_axi_aclk),
        .scndry_vect_out(gpio_io_i_d2));
  processor_axi_gpio_4_0__cdc_sync_0 \Dual.INPUT_DOUBLE_REGS5 
       (.gpio2_io_i(gpio2_io_i),
        .s_axi_aclk(s_axi_aclk),
        .scndry_vect_out(gpio2_io_i_d2));
  FDRE #(
    .INIT(1'b0)) 
    \Dual.gpio2_Data_In_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio2_io_i_d2),
        .Q(gpio2_Data_In),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Dual.gpio2_Data_Out_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\Dual.gpio2_Data_Out_reg[0]_0 ),
        .Q(gpio2_io_o),
        .R(rst));
  FDSE #(
    .INIT(1'b1)) 
    \Dual.gpio2_OE_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\Dual.gpio2_OE_reg[0]_0 ),
        .Q(gpio2_io_t),
        .S(rst));
  FDRE #(
    .INIT(1'b0)) 
    \Dual.gpio_Data_In_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio_io_i_d2),
        .Q(gpio_Data_In),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Dual.gpio_Data_Out_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\Dual.gpio_Data_Out_reg[0]_0 ),
        .Q(gpio_io_o),
        .R(rst));
  FDSE #(
    .INIT(1'b1)) 
    \Dual.gpio_OE_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\Dual.gpio_OE_reg[0]_0 ),
        .Q(gpio_io_t),
        .S(rst));
  FDRE #(
    .INIT(1'b0)) 
    gpio_xferAck_Reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(GPIO_xferAck_i),
        .Q(gpio_xferAck_Reg),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'h04)) 
    iGPIO_xferAck_i_1
       (.I0(gpio_xferAck_Reg),
        .I1(bus2ip_cs),
        .I2(GPIO_xferAck_i),
        .O(iGPIO_xferAck));
  FDRE #(
    .INIT(1'b0)) 
    iGPIO_xferAck_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(iGPIO_xferAck),
        .Q(GPIO_xferAck_i),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ip2bus_wrack_i_D1_i_1
       (.I0(GPIO_xferAck_i),
        .I1(bus2ip_rnw),
        .O(iGPIO_xferAck_reg_0));
endmodule

(* ORIG_REF_NAME = "address_decoder" *) 
module processor_axi_gpio_4_0__address_decoder
   (\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ,
    \bus2ip_addr_i_reg[8] ,
    \bus2ip_addr_i_reg[8]_0 ,
    s_axi_wdata_0_sp_1,
    \s_axi_wdata[0]_0 ,
    \s_axi_wdata[0]_1 ,
    \s_axi_wdata[0]_2 ,
    ip2bus_rdack_i_D1_reg,
    ip2bus_wrack_i_D1_reg,
    D,
    Q,
    s_axi_aclk,
    \Dual.ALLIN0_ND_G0.READ_REG_GEN[0].reg1_reg[31] ,
    Bus_RNW_reg_reg_0,
    gpio_io_t,
    gpio_Data_In,
    gpio2_io_t,
    gpio2_Data_In,
    gpio_xferAck_Reg,
    GPIO_xferAck_i,
    s_axi_wdata,
    gpio_io_o,
    gpio2_io_o,
    s_axi_aresetn,
    ip2bus_rdack_i_D1,
    s_axi_arready,
    s_axi_arready_0,
    ip2bus_wrack_i_D1,
    s_axi_wready,
    reg3,
    reg1);
  output \MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ;
  output \bus2ip_addr_i_reg[8] ;
  output \bus2ip_addr_i_reg[8]_0 ;
  output s_axi_wdata_0_sp_1;
  output \s_axi_wdata[0]_0 ;
  output \s_axi_wdata[0]_1 ;
  output \s_axi_wdata[0]_2 ;
  output ip2bus_rdack_i_D1_reg;
  output ip2bus_wrack_i_D1_reg;
  output [1:0]D;
  input Q;
  input s_axi_aclk;
  input [2:0]\Dual.ALLIN0_ND_G0.READ_REG_GEN[0].reg1_reg[31] ;
  input Bus_RNW_reg_reg_0;
  input [0:0]gpio_io_t;
  input gpio_Data_In;
  input [0:0]gpio2_io_t;
  input gpio2_Data_In;
  input gpio_xferAck_Reg;
  input GPIO_xferAck_i;
  input [0:0]s_axi_wdata;
  input [0:0]gpio_io_o;
  input [0:0]gpio2_io_o;
  input s_axi_aresetn;
  input ip2bus_rdack_i_D1;
  input s_axi_arready;
  input [3:0]s_axi_arready_0;
  input ip2bus_wrack_i_D1;
  input s_axi_wready;
  input [0:0]reg3;
  input [0:0]reg1;

  wire Bus_RNW_reg;
  wire Bus_RNW_reg_i_1_n_0;
  wire Bus_RNW_reg_reg_0;
  wire [1:0]D;
  wire [2:0]\Dual.ALLIN0_ND_G0.READ_REG_GEN[0].reg1_reg[31] ;
  wire \Dual.ALLIN0_ND_G2.READ_REG2_GEN[0].reg3[31]_i_2_n_0 ;
  wire \Dual.gpio_Data_Out[0]_i_2_n_0 ;
  wire \Dual.gpio_OE[0]_i_2_n_0 ;
  wire \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ;
  wire \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ;
  wire \GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ;
  wire \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg ;
  wire GPIO_xferAck_i;
  wire \MEM_DECODE_GEN[0].cs_out_i[0]_i_1_n_0 ;
  wire \MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ;
  wire Q;
  wire \bus2ip_addr_i_reg[8] ;
  wire \bus2ip_addr_i_reg[8]_0 ;
  wire ce_expnd_i_0;
  wire ce_expnd_i_1;
  wire ce_expnd_i_2;
  wire ce_expnd_i_3;
  wire cs_ce_clr;
  wire gpio2_Data_In;
  wire [0:0]gpio2_io_o;
  wire [0:0]gpio2_io_t;
  wire gpio_Data_In;
  wire [0:0]gpio_io_o;
  wire [0:0]gpio_io_t;
  wire gpio_xferAck_Reg;
  wire \ip2bus_data_i_D1[31]_i_2_n_0 ;
  wire ip2bus_rdack_i_D1;
  wire ip2bus_rdack_i_D1_reg;
  wire ip2bus_wrack_i_D1;
  wire ip2bus_wrack_i_D1_reg;
  wire [0:0]reg1;
  wire [0:0]reg3;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire s_axi_arready;
  wire [3:0]s_axi_arready_0;
  wire [0:0]s_axi_wdata;
  wire \s_axi_wdata[0]_0 ;
  wire \s_axi_wdata[0]_1 ;
  wire \s_axi_wdata[0]_2 ;
  wire s_axi_wdata_0_sn_1;
  wire s_axi_wready;

  assign s_axi_wdata_0_sp_1 = s_axi_wdata_0_sn_1;
  LUT3 #(
    .INIT(8'hB8)) 
    Bus_RNW_reg_i_1
       (.I0(Bus_RNW_reg_reg_0),
        .I1(Q),
        .I2(Bus_RNW_reg),
        .O(Bus_RNW_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    Bus_RNW_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Bus_RNW_reg_i_1_n_0),
        .Q(Bus_RNW_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000045004000)) 
    \Dual.ALLIN0_ND_G0.READ_REG_GEN[0].reg1[31]_i_1 
       (.I0(\Dual.ALLIN0_ND_G0.READ_REG_GEN[0].reg1_reg[31] [2]),
        .I1(gpio_io_t),
        .I2(\Dual.ALLIN0_ND_G0.READ_REG_GEN[0].reg1_reg[31] [0]),
        .I3(\Dual.ALLIN0_ND_G2.READ_REG2_GEN[0].reg3[31]_i_2_n_0 ),
        .I4(gpio_Data_In),
        .I5(\Dual.ALLIN0_ND_G0.READ_REG_GEN[0].reg1_reg[31] [1]),
        .O(\bus2ip_addr_i_reg[8] ));
  LUT6 #(
    .INIT(64'h4500400000000000)) 
    \Dual.ALLIN0_ND_G2.READ_REG2_GEN[0].reg3[31]_i_1 
       (.I0(\Dual.ALLIN0_ND_G0.READ_REG_GEN[0].reg1_reg[31] [2]),
        .I1(gpio2_io_t),
        .I2(\Dual.ALLIN0_ND_G0.READ_REG_GEN[0].reg1_reg[31] [0]),
        .I3(\Dual.ALLIN0_ND_G2.READ_REG2_GEN[0].reg3[31]_i_2_n_0 ),
        .I4(gpio2_Data_In),
        .I5(\Dual.ALLIN0_ND_G0.READ_REG_GEN[0].reg1_reg[31] [1]),
        .O(\bus2ip_addr_i_reg[8]_0 ));
  LUT4 #(
    .INIT(16'h0008)) 
    \Dual.ALLIN0_ND_G2.READ_REG2_GEN[0].reg3[31]_i_2 
       (.I0(Bus_RNW_reg_reg_0),
        .I1(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I2(gpio_xferAck_Reg),
        .I3(GPIO_xferAck_i),
        .O(\Dual.ALLIN0_ND_G2.READ_REG2_GEN[0].reg3[31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \Dual.gpio2_Data_Out[0]_i_1 
       (.I0(s_axi_wdata),
        .I1(\Dual.gpio_Data_Out[0]_i_2_n_0 ),
        .I2(\Dual.ALLIN0_ND_G0.READ_REG_GEN[0].reg1_reg[31] [1]),
        .I3(gpio2_io_o),
        .O(\s_axi_wdata[0]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \Dual.gpio2_OE[0]_i_1 
       (.I0(s_axi_wdata),
        .I1(\Dual.gpio_OE[0]_i_2_n_0 ),
        .I2(\Dual.ALLIN0_ND_G0.READ_REG_GEN[0].reg1_reg[31] [1]),
        .I3(gpio2_io_t),
        .O(s_axi_wdata_0_sn_1));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \Dual.gpio_Data_Out[0]_i_1 
       (.I0(s_axi_wdata),
        .I1(\Dual.gpio_Data_Out[0]_i_2_n_0 ),
        .I2(\Dual.ALLIN0_ND_G0.READ_REG_GEN[0].reg1_reg[31] [1]),
        .I3(gpio_io_o),
        .O(\s_axi_wdata[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \Dual.gpio_Data_Out[0]_i_2 
       (.I0(\Dual.ALLIN0_ND_G0.READ_REG_GEN[0].reg1_reg[31] [0]),
        .I1(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I2(Bus_RNW_reg_reg_0),
        .I3(\Dual.ALLIN0_ND_G0.READ_REG_GEN[0].reg1_reg[31] [2]),
        .O(\Dual.gpio_Data_Out[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \Dual.gpio_OE[0]_i_1 
       (.I0(s_axi_wdata),
        .I1(\Dual.gpio_OE[0]_i_2_n_0 ),
        .I2(\Dual.ALLIN0_ND_G0.READ_REG_GEN[0].reg1_reg[31] [1]),
        .I3(gpio_io_t),
        .O(\s_axi_wdata[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \Dual.gpio_OE[0]_i_2 
       (.I0(\Dual.ALLIN0_ND_G0.READ_REG_GEN[0].reg1_reg[31] [0]),
        .I1(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I2(Bus_RNW_reg_reg_0),
        .I3(\Dual.ALLIN0_ND_G0.READ_REG_GEN[0].reg1_reg[31] [2]),
        .O(\Dual.gpio_OE[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \GEN_BKEND_CE_REGISTERS[0].ce_out_i[0]_i_1 
       (.I0(\Dual.ALLIN0_ND_G0.READ_REG_GEN[0].reg1_reg[31] [1]),
        .I1(\Dual.ALLIN0_ND_G0.READ_REG_GEN[0].reg1_reg[31] [0]),
        .O(ce_expnd_i_3));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(ce_expnd_i_3),
        .Q(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ),
        .R(cs_ce_clr));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \GEN_BKEND_CE_REGISTERS[1].ce_out_i[1]_i_1 
       (.I0(\Dual.ALLIN0_ND_G0.READ_REG_GEN[0].reg1_reg[31] [1]),
        .I1(\Dual.ALLIN0_ND_G0.READ_REG_GEN[0].reg1_reg[31] [0]),
        .O(ce_expnd_i_2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(ce_expnd_i_2),
        .Q(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ),
        .R(cs_ce_clr));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \GEN_BKEND_CE_REGISTERS[2].ce_out_i[2]_i_1 
       (.I0(\Dual.ALLIN0_ND_G0.READ_REG_GEN[0].reg1_reg[31] [0]),
        .I1(\Dual.ALLIN0_ND_G0.READ_REG_GEN[0].reg1_reg[31] [1]),
        .O(ce_expnd_i_1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(ce_expnd_i_1),
        .Q(\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ),
        .R(cs_ce_clr));
  LUT3 #(
    .INIT(8'hEF)) 
    \GEN_BKEND_CE_REGISTERS[3].ce_out_i[3]_i_1 
       (.I0(ip2bus_wrack_i_D1_reg),
        .I1(ip2bus_rdack_i_D1_reg),
        .I2(s_axi_aresetn),
        .O(cs_ce_clr));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_BKEND_CE_REGISTERS[3].ce_out_i[3]_i_2 
       (.I0(\Dual.ALLIN0_ND_G0.READ_REG_GEN[0].reg1_reg[31] [1]),
        .I1(\Dual.ALLIN0_ND_G0.READ_REG_GEN[0].reg1_reg[31] [0]),
        .O(ce_expnd_i_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(ce_expnd_i_0),
        .Q(\GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg ),
        .R(cs_ce_clr));
  LUT5 #(
    .INIT(32'h000000E0)) 
    \MEM_DECODE_GEN[0].cs_out_i[0]_i_1 
       (.I0(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I1(Q),
        .I2(s_axi_aresetn),
        .I3(ip2bus_rdack_i_D1_reg),
        .I4(ip2bus_wrack_i_D1_reg),
        .O(\MEM_DECODE_GEN[0].cs_out_i[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_DECODE_GEN[0].cs_out_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\MEM_DECODE_GEN[0].cs_out_i[0]_i_1_n_0 ),
        .Q(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00001400)) 
    \ip2bus_data_i_D1[0]_i_1 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ),
        .I1(\GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg ),
        .I2(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ),
        .I3(Bus_RNW_reg),
        .I4(\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h01FFFFFF01000000)) 
    \ip2bus_data_i_D1[31]_i_1 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ),
        .I1(\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ),
        .I2(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ),
        .I3(\GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg ),
        .I4(Bus_RNW_reg),
        .I5(\ip2bus_data_i_D1[31]_i_2_n_0 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h0030308000003080)) 
    \ip2bus_data_i_D1[31]_i_2 
       (.I0(reg3),
        .I1(\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ),
        .I2(Bus_RNW_reg),
        .I3(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ),
        .I4(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ),
        .I5(reg1),
        .O(\ip2bus_data_i_D1[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAEAAAA)) 
    s_axi_arready_INST_0
       (.I0(ip2bus_rdack_i_D1),
        .I1(s_axi_arready),
        .I2(s_axi_arready_0[2]),
        .I3(s_axi_arready_0[1]),
        .I4(s_axi_arready_0[3]),
        .I5(s_axi_arready_0[0]),
        .O(ip2bus_rdack_i_D1_reg));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAEAAAA)) 
    s_axi_wready_INST_0
       (.I0(ip2bus_wrack_i_D1),
        .I1(s_axi_wready),
        .I2(s_axi_arready_0[2]),
        .I3(s_axi_arready_0[1]),
        .I4(s_axi_arready_0[3]),
        .I5(s_axi_arready_0[0]),
        .O(ip2bus_wrack_i_D1_reg));
endmodule

(* C_ALL_INPUTS = "1" *) (* C_ALL_INPUTS_2 = "1" *) (* C_ALL_OUTPUTS = "0" *) 
(* C_ALL_OUTPUTS_2 = "0" *) (* C_DOUT_DEFAULT = "0" *) (* C_DOUT_DEFAULT_2 = "0" *) 
(* C_FAMILY = "zynq" *) (* C_GPIO2_WIDTH = "1" *) (* C_GPIO_WIDTH = "1" *) 
(* C_INTERRUPT_PRESENT = "0" *) (* C_IS_DUAL = "1" *) (* C_S_AXI_ADDR_WIDTH = "9" *) 
(* C_S_AXI_DATA_WIDTH = "32" *) (* C_TRI_DEFAULT = "-1" *) (* C_TRI_DEFAULT_2 = "-1" *) 
(* ORIG_REF_NAME = "axi_gpio" *) (* downgradeipidentifiedwarnings = "yes" *) (* ip_group = "LOGICORE" *) 
module processor_axi_gpio_4_0__axi_gpio
   (s_axi_aclk,
    s_axi_aresetn,
    s_axi_awaddr,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_araddr,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rvalid,
    s_axi_rready,
    ip2intc_irpt,
    gpio_io_i,
    gpio_io_o,
    gpio_io_t,
    gpio2_io_i,
    gpio2_io_o,
    gpio2_io_t);
  (* sigis = "Clk" *) input s_axi_aclk;
  (* sigis = "Rst" *) input s_axi_aresetn;
  input [8:0]s_axi_awaddr;
  input s_axi_awvalid;
  output s_axi_awready;
  input [31:0]s_axi_wdata;
  input [3:0]s_axi_wstrb;
  input s_axi_wvalid;
  output s_axi_wready;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [8:0]s_axi_araddr;
  input s_axi_arvalid;
  output s_axi_arready;
  output [31:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rvalid;
  input s_axi_rready;
  (* sigis = "INTR_LEVEL_HIGH" *) output ip2intc_irpt;
  input [0:0]gpio_io_i;
  output [0:0]gpio_io_o;
  output [0:0]gpio_io_t;
  input [0:0]gpio2_io_i;
  output [0:0]gpio2_io_o;
  output [0:0]gpio2_io_t;

  wire \<const0> ;
  wire AXI_LITE_IPIF_I_n_10;
  wire AXI_LITE_IPIF_I_n_11;
  wire AXI_LITE_IPIF_I_n_12;
  wire AXI_LITE_IPIF_I_n_13;
  wire AXI_LITE_IPIF_I_n_6;
  wire AXI_LITE_IPIF_I_n_7;
  wire GPIO_xferAck_i;
  wire \I_SLAVE_ATTACHMENT/rst ;
  wire bus2ip_cs;
  wire bus2ip_rnw;
  wire gpio2_Data_In;
  wire [0:0]gpio2_io_i;
  wire [0:0]gpio2_io_o;
  wire [0:0]gpio2_io_t;
  wire gpio_Data_In;
  wire gpio_core_1_n_10;
  wire [0:0]gpio_io_i;
  wire [0:0]gpio_io_o;
  wire [0:0]gpio_io_t;
  wire gpio_xferAck_Reg;
  wire [0:31]ip2bus_data;
  wire [0:31]ip2bus_data_i_D1;
  wire ip2bus_rdack_i;
  wire ip2bus_rdack_i_D1;
  wire ip2bus_wrack_i_D1;
  wire [31:31]reg1;
  wire [31:31]reg3;
  wire s_axi_aclk;
  wire [8:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [8:0]s_axi_awaddr;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid;
  wire [30:0]\^s_axi_rdata ;
  wire s_axi_rready;
  wire s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire s_axi_wready;
  wire s_axi_wvalid;

  assign ip2intc_irpt = \<const0> ;
  assign s_axi_awready = s_axi_wready;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_rdata[31] = \^s_axi_rdata [30];
  assign s_axi_rdata[30] = \^s_axi_rdata [30];
  assign s_axi_rdata[29] = \^s_axi_rdata [30];
  assign s_axi_rdata[28] = \^s_axi_rdata [30];
  assign s_axi_rdata[27] = \^s_axi_rdata [30];
  assign s_axi_rdata[26] = \^s_axi_rdata [30];
  assign s_axi_rdata[25] = \^s_axi_rdata [30];
  assign s_axi_rdata[24] = \^s_axi_rdata [30];
  assign s_axi_rdata[23] = \^s_axi_rdata [30];
  assign s_axi_rdata[22] = \^s_axi_rdata [30];
  assign s_axi_rdata[21] = \^s_axi_rdata [30];
  assign s_axi_rdata[20] = \^s_axi_rdata [30];
  assign s_axi_rdata[19] = \^s_axi_rdata [30];
  assign s_axi_rdata[18] = \^s_axi_rdata [30];
  assign s_axi_rdata[17] = \^s_axi_rdata [30];
  assign s_axi_rdata[16] = \^s_axi_rdata [30];
  assign s_axi_rdata[15] = \^s_axi_rdata [30];
  assign s_axi_rdata[14] = \^s_axi_rdata [30];
  assign s_axi_rdata[13] = \^s_axi_rdata [30];
  assign s_axi_rdata[12] = \^s_axi_rdata [30];
  assign s_axi_rdata[11] = \^s_axi_rdata [30];
  assign s_axi_rdata[10] = \^s_axi_rdata [30];
  assign s_axi_rdata[9] = \^s_axi_rdata [30];
  assign s_axi_rdata[8] = \^s_axi_rdata [30];
  assign s_axi_rdata[7] = \^s_axi_rdata [30];
  assign s_axi_rdata[6] = \^s_axi_rdata [30];
  assign s_axi_rdata[5] = \^s_axi_rdata [30];
  assign s_axi_rdata[4] = \^s_axi_rdata [30];
  assign s_axi_rdata[3] = \^s_axi_rdata [30];
  assign s_axi_rdata[2] = \^s_axi_rdata [30];
  assign s_axi_rdata[1] = \^s_axi_rdata [30];
  assign s_axi_rdata[0] = \^s_axi_rdata [0];
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  processor_axi_gpio_4_0__axi_lite_ipif AXI_LITE_IPIF_I
       (.D({ip2bus_data[0],ip2bus_data[31]}),
        .GPIO_xferAck_i(GPIO_xferAck_i),
        .Q({ip2bus_data_i_D1[0],ip2bus_data_i_D1[31]}),
        .\bus2ip_addr_i_reg[8] (AXI_LITE_IPIF_I_n_6),
        .\bus2ip_addr_i_reg[8]_0 (AXI_LITE_IPIF_I_n_7),
        .bus2ip_cs(bus2ip_cs),
        .bus2ip_rnw(bus2ip_rnw),
        .gpio2_Data_In(gpio2_Data_In),
        .gpio2_io_o(gpio2_io_o),
        .gpio2_io_t(gpio2_io_t),
        .gpio_Data_In(gpio_Data_In),
        .gpio_io_o(gpio_io_o),
        .gpio_io_t(gpio_io_t),
        .gpio_xferAck_Reg(gpio_xferAck_Reg),
        .ip2bus_rdack_i(ip2bus_rdack_i),
        .ip2bus_rdack_i_D1(ip2bus_rdack_i_D1),
        .ip2bus_rdack_i_D1_reg(s_axi_arready),
        .ip2bus_wrack_i_D1(ip2bus_wrack_i_D1),
        .ip2bus_wrack_i_D1_reg(s_axi_wready),
        .reg1(reg1),
        .reg3(reg3),
        .rst(\I_SLAVE_ATTACHMENT/rst ),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr({s_axi_araddr[8],s_axi_araddr[3:2]}),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr({s_axi_awaddr[8],s_axi_awaddr[3:2]}),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bvalid_i_reg(s_axi_bvalid),
        .s_axi_rdata({\^s_axi_rdata [30],\^s_axi_rdata [0]}),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid_i_reg(s_axi_rvalid),
        .s_axi_wdata(s_axi_wdata[0]),
        .\s_axi_wdata[0]_0 (AXI_LITE_IPIF_I_n_11),
        .\s_axi_wdata[0]_1 (AXI_LITE_IPIF_I_n_12),
        .\s_axi_wdata[0]_2 (AXI_LITE_IPIF_I_n_13),
        .s_axi_wdata_0_sp_1(AXI_LITE_IPIF_I_n_10),
        .s_axi_wvalid(s_axi_wvalid));
  GND GND
       (.G(\<const0> ));
  processor_axi_gpio_4_0__GPIO_Core gpio_core_1
       (.\Dual.ALLIN0_ND_G0.READ_REG_GEN[0].reg1_reg[31]_0 (AXI_LITE_IPIF_I_n_6),
        .\Dual.ALLIN0_ND_G2.READ_REG2_GEN[0].reg3_reg[31]_0 (AXI_LITE_IPIF_I_n_7),
        .\Dual.gpio2_Data_Out_reg[0]_0 (AXI_LITE_IPIF_I_n_13),
        .\Dual.gpio2_OE_reg[0]_0 (AXI_LITE_IPIF_I_n_10),
        .\Dual.gpio_Data_Out_reg[0]_0 (AXI_LITE_IPIF_I_n_12),
        .\Dual.gpio_OE_reg[0]_0 (AXI_LITE_IPIF_I_n_11),
        .GPIO_xferAck_i(GPIO_xferAck_i),
        .bus2ip_cs(bus2ip_cs),
        .bus2ip_rnw(bus2ip_rnw),
        .gpio2_Data_In(gpio2_Data_In),
        .gpio2_io_i(gpio2_io_i),
        .gpio2_io_o(gpio2_io_o),
        .gpio2_io_t(gpio2_io_t),
        .gpio_Data_In(gpio_Data_In),
        .gpio_io_i(gpio_io_i),
        .gpio_io_o(gpio_io_o),
        .gpio_io_t(gpio_io_t),
        .gpio_xferAck_Reg(gpio_xferAck_Reg),
        .iGPIO_xferAck_reg_0(gpio_core_1_n_10),
        .reg1(reg1),
        .reg3(reg3),
        .rst(\I_SLAVE_ATTACHMENT/rst ),
        .s_axi_aclk(s_axi_aclk));
  FDRE #(
    .INIT(1'b0)) 
    \ip2bus_data_i_D1_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ip2bus_data[0]),
        .Q(ip2bus_data_i_D1[0]),
        .R(\I_SLAVE_ATTACHMENT/rst ));
  FDRE #(
    .INIT(1'b0)) 
    \ip2bus_data_i_D1_reg[31] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ip2bus_data[31]),
        .Q(ip2bus_data_i_D1[31]),
        .R(\I_SLAVE_ATTACHMENT/rst ));
  FDRE #(
    .INIT(1'b0)) 
    ip2bus_rdack_i_D1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ip2bus_rdack_i),
        .Q(ip2bus_rdack_i_D1),
        .R(\I_SLAVE_ATTACHMENT/rst ));
  FDRE #(
    .INIT(1'b0)) 
    ip2bus_wrack_i_D1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio_core_1_n_10),
        .Q(ip2bus_wrack_i_D1),
        .R(\I_SLAVE_ATTACHMENT/rst ));
endmodule

(* ORIG_REF_NAME = "axi_lite_ipif" *) 
module processor_axi_gpio_4_0__axi_lite_ipif
   (rst,
    bus2ip_rnw,
    s_axi_rvalid_i_reg,
    s_axi_bvalid_i_reg,
    bus2ip_cs,
    ip2bus_rdack_i,
    \bus2ip_addr_i_reg[8] ,
    \bus2ip_addr_i_reg[8]_0 ,
    ip2bus_rdack_i_D1_reg,
    ip2bus_wrack_i_D1_reg,
    s_axi_wdata_0_sp_1,
    \s_axi_wdata[0]_0 ,
    \s_axi_wdata[0]_1 ,
    \s_axi_wdata[0]_2 ,
    s_axi_rdata,
    D,
    s_axi_aclk,
    s_axi_arvalid,
    GPIO_xferAck_i,
    gpio_io_t,
    gpio_Data_In,
    gpio2_io_t,
    gpio2_Data_In,
    gpio_xferAck_Reg,
    s_axi_rready,
    s_axi_bready,
    s_axi_wdata,
    gpio_io_o,
    gpio2_io_o,
    s_axi_aresetn,
    s_axi_awvalid,
    s_axi_wvalid,
    Q,
    reg3,
    reg1,
    ip2bus_rdack_i_D1,
    ip2bus_wrack_i_D1,
    s_axi_araddr,
    s_axi_awaddr);
  output rst;
  output bus2ip_rnw;
  output s_axi_rvalid_i_reg;
  output s_axi_bvalid_i_reg;
  output bus2ip_cs;
  output ip2bus_rdack_i;
  output \bus2ip_addr_i_reg[8] ;
  output \bus2ip_addr_i_reg[8]_0 ;
  output ip2bus_rdack_i_D1_reg;
  output ip2bus_wrack_i_D1_reg;
  output s_axi_wdata_0_sp_1;
  output \s_axi_wdata[0]_0 ;
  output \s_axi_wdata[0]_1 ;
  output \s_axi_wdata[0]_2 ;
  output [1:0]s_axi_rdata;
  output [1:0]D;
  input s_axi_aclk;
  input s_axi_arvalid;
  input GPIO_xferAck_i;
  input [0:0]gpio_io_t;
  input gpio_Data_In;
  input [0:0]gpio2_io_t;
  input gpio2_Data_In;
  input gpio_xferAck_Reg;
  input s_axi_rready;
  input s_axi_bready;
  input [0:0]s_axi_wdata;
  input [0:0]gpio_io_o;
  input [0:0]gpio2_io_o;
  input s_axi_aresetn;
  input s_axi_awvalid;
  input s_axi_wvalid;
  input [1:0]Q;
  input [0:0]reg3;
  input [0:0]reg1;
  input ip2bus_rdack_i_D1;
  input ip2bus_wrack_i_D1;
  input [2:0]s_axi_araddr;
  input [2:0]s_axi_awaddr;

  wire [1:0]D;
  wire GPIO_xferAck_i;
  wire [1:0]Q;
  wire \bus2ip_addr_i_reg[8] ;
  wire \bus2ip_addr_i_reg[8]_0 ;
  wire bus2ip_cs;
  wire bus2ip_rnw;
  wire gpio2_Data_In;
  wire [0:0]gpio2_io_o;
  wire [0:0]gpio2_io_t;
  wire gpio_Data_In;
  wire [0:0]gpio_io_o;
  wire [0:0]gpio_io_t;
  wire gpio_xferAck_Reg;
  wire ip2bus_rdack_i;
  wire ip2bus_rdack_i_D1;
  wire ip2bus_rdack_i_D1_reg;
  wire ip2bus_wrack_i_D1;
  wire ip2bus_wrack_i_D1_reg;
  wire [0:0]reg1;
  wire [0:0]reg3;
  wire rst;
  wire s_axi_aclk;
  wire [2:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arvalid;
  wire [2:0]s_axi_awaddr;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid_i_reg;
  wire [1:0]s_axi_rdata;
  wire s_axi_rready;
  wire s_axi_rvalid_i_reg;
  wire [0:0]s_axi_wdata;
  wire \s_axi_wdata[0]_0 ;
  wire \s_axi_wdata[0]_1 ;
  wire \s_axi_wdata[0]_2 ;
  wire s_axi_wdata_0_sn_1;
  wire s_axi_wvalid;

  assign s_axi_wdata_0_sp_1 = s_axi_wdata_0_sn_1;
  processor_axi_gpio_4_0__slave_attachment I_SLAVE_ATTACHMENT
       (.D(D),
        .GPIO_xferAck_i(GPIO_xferAck_i),
        .\MEM_DECODE_GEN[0].cs_out_i_reg[0] (bus2ip_cs),
        .Q(Q),
        .SS(rst),
        .\bus2ip_addr_i_reg[8]_0 (\bus2ip_addr_i_reg[8] ),
        .\bus2ip_addr_i_reg[8]_1 (\bus2ip_addr_i_reg[8]_0 ),
        .bus2ip_rnw_i_reg_0(bus2ip_rnw),
        .gpio2_Data_In(gpio2_Data_In),
        .gpio2_io_o(gpio2_io_o),
        .gpio2_io_t(gpio2_io_t),
        .gpio_Data_In(gpio_Data_In),
        .gpio_io_o(gpio_io_o),
        .gpio_io_t(gpio_io_t),
        .gpio_xferAck_Reg(gpio_xferAck_Reg),
        .ip2bus_rdack_i(ip2bus_rdack_i),
        .ip2bus_rdack_i_D1(ip2bus_rdack_i_D1),
        .ip2bus_rdack_i_D1_reg(ip2bus_rdack_i_D1_reg),
        .ip2bus_wrack_i_D1(ip2bus_wrack_i_D1),
        .ip2bus_wrack_i_D1_reg(ip2bus_wrack_i_D1_reg),
        .reg1(reg1),
        .reg3(reg3),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bvalid_i_reg_0(s_axi_bvalid_i_reg),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid_i_reg_0(s_axi_rvalid_i_reg),
        .s_axi_wdata(s_axi_wdata),
        .\s_axi_wdata[0]_0 (\s_axi_wdata[0]_0 ),
        .\s_axi_wdata[0]_1 (\s_axi_wdata[0]_1 ),
        .\s_axi_wdata[0]_2 (\s_axi_wdata[0]_2 ),
        .s_axi_wdata_0_sp_1(s_axi_wdata_0_sn_1),
        .s_axi_wvalid(s_axi_wvalid));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module processor_axi_gpio_4_0__cdc_sync
   (scndry_vect_out,
    gpio_io_i,
    s_axi_aclk);
  output [0:0]scndry_vect_out;
  input [0:0]gpio_io_i;
  input s_axi_aclk;

  wire [0:0]gpio_io_i;
  wire s_axi_aclk;
  wire s_level_out_bus_d1_cdc_to;
  wire s_level_out_bus_d2;
  wire s_level_out_bus_d3;
  wire [0:0]scndry_vect_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to),
        .Q(s_level_out_bus_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2),
        .Q(s_level_out_bus_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3),
        .Q(scndry_vect_out),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio_io_i),
        .Q(s_level_out_bus_d1_cdc_to),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module processor_axi_gpio_4_0__cdc_sync_0
   (scndry_vect_out,
    gpio2_io_i,
    s_axi_aclk);
  output [0:0]scndry_vect_out;
  input [0:0]gpio2_io_i;
  input s_axi_aclk;

  wire [0:0]gpio2_io_i;
  wire s_axi_aclk;
  wire s_level_out_bus_d1_cdc_to;
  wire s_level_out_bus_d2;
  wire s_level_out_bus_d3;
  wire [0:0]scndry_vect_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to),
        .Q(s_level_out_bus_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2),
        .Q(s_level_out_bus_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3),
        .Q(scndry_vect_out),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio2_io_i),
        .Q(s_level_out_bus_d1_cdc_to),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "slave_attachment" *) 
module processor_axi_gpio_4_0__slave_attachment
   (SS,
    bus2ip_rnw_i_reg_0,
    s_axi_rvalid_i_reg_0,
    s_axi_bvalid_i_reg_0,
    \MEM_DECODE_GEN[0].cs_out_i_reg[0] ,
    ip2bus_rdack_i,
    \bus2ip_addr_i_reg[8]_0 ,
    \bus2ip_addr_i_reg[8]_1 ,
    ip2bus_rdack_i_D1_reg,
    ip2bus_wrack_i_D1_reg,
    s_axi_wdata_0_sp_1,
    \s_axi_wdata[0]_0 ,
    \s_axi_wdata[0]_1 ,
    \s_axi_wdata[0]_2 ,
    s_axi_rdata,
    D,
    s_axi_aclk,
    s_axi_arvalid,
    GPIO_xferAck_i,
    gpio_io_t,
    gpio_Data_In,
    gpio2_io_t,
    gpio2_Data_In,
    gpio_xferAck_Reg,
    s_axi_rready,
    s_axi_bready,
    s_axi_wdata,
    gpio_io_o,
    gpio2_io_o,
    s_axi_aresetn,
    s_axi_awvalid,
    s_axi_wvalid,
    Q,
    reg3,
    reg1,
    ip2bus_rdack_i_D1,
    ip2bus_wrack_i_D1,
    s_axi_araddr,
    s_axi_awaddr);
  output [0:0]SS;
  output bus2ip_rnw_i_reg_0;
  output s_axi_rvalid_i_reg_0;
  output s_axi_bvalid_i_reg_0;
  output \MEM_DECODE_GEN[0].cs_out_i_reg[0] ;
  output ip2bus_rdack_i;
  output \bus2ip_addr_i_reg[8]_0 ;
  output \bus2ip_addr_i_reg[8]_1 ;
  output ip2bus_rdack_i_D1_reg;
  output ip2bus_wrack_i_D1_reg;
  output s_axi_wdata_0_sp_1;
  output \s_axi_wdata[0]_0 ;
  output \s_axi_wdata[0]_1 ;
  output \s_axi_wdata[0]_2 ;
  output [1:0]s_axi_rdata;
  output [1:0]D;
  input s_axi_aclk;
  input s_axi_arvalid;
  input GPIO_xferAck_i;
  input [0:0]gpio_io_t;
  input gpio_Data_In;
  input [0:0]gpio2_io_t;
  input gpio2_Data_In;
  input gpio_xferAck_Reg;
  input s_axi_rready;
  input s_axi_bready;
  input [0:0]s_axi_wdata;
  input [0:0]gpio_io_o;
  input [0:0]gpio2_io_o;
  input s_axi_aresetn;
  input s_axi_awvalid;
  input s_axi_wvalid;
  input [1:0]Q;
  input [0:0]reg3;
  input [0:0]reg1;
  input ip2bus_rdack_i_D1;
  input ip2bus_wrack_i_D1;
  input [2:0]s_axi_araddr;
  input [2:0]s_axi_awaddr;

  wire [1:0]D;
  wire \FSM_onehot_state[0]_i_1_n_0 ;
  wire \FSM_onehot_state[1]_i_1_n_0 ;
  wire \FSM_onehot_state[2]_i_1_n_0 ;
  wire \FSM_onehot_state[3]_i_1_n_0 ;
  wire \FSM_onehot_state_reg_n_0_[0] ;
  wire \FSM_onehot_state_reg_n_0_[3] ;
  wire GPIO_xferAck_i;
  wire [3:0]\INCLUDE_DPHASE_TIMER.dpto_cnt_reg ;
  wire \MEM_DECODE_GEN[0].cs_out_i_reg[0] ;
  wire [1:0]Q;
  wire [0:0]SS;
  wire [0:6]bus2ip_addr;
  wire \bus2ip_addr_i[8]_i_1_n_0 ;
  wire \bus2ip_addr_i_reg[8]_0 ;
  wire \bus2ip_addr_i_reg[8]_1 ;
  wire bus2ip_rnw_i_reg_0;
  wire clear;
  wire gpio2_Data_In;
  wire [0:0]gpio2_io_o;
  wire [0:0]gpio2_io_t;
  wire gpio_Data_In;
  wire [0:0]gpio_io_o;
  wire [0:0]gpio_io_t;
  wire gpio_xferAck_Reg;
  wire ip2bus_rdack_i;
  wire ip2bus_rdack_i_D1;
  wire ip2bus_rdack_i_D1_reg;
  wire ip2bus_wrack_i_D1;
  wire ip2bus_wrack_i_D1_reg;
  wire is_read_i_1_n_0;
  wire is_read_reg_n_0;
  wire is_write_i_1_n_0;
  wire is_write_i_2_n_0;
  wire is_write_reg_n_0;
  wire p_0_in;
  wire [1:0]p_0_out;
  wire [8:2]p_1_in;
  wire p_5_in;
  wire [3:0]plusOp;
  wire [0:0]reg1;
  wire [0:0]reg3;
  wire s_axi_aclk;
  wire [2:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arvalid;
  wire [2:0]s_axi_awaddr;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bresp_i;
  wire s_axi_bvalid_i_i_1_n_0;
  wire s_axi_bvalid_i_reg_0;
  wire [1:0]s_axi_rdata;
  wire \s_axi_rdata_i[0]_i_1_n_0 ;
  wire \s_axi_rdata_i[31]_i_1_n_0 ;
  wire s_axi_rready;
  wire s_axi_rresp_i;
  wire s_axi_rvalid_i_i_1_n_0;
  wire s_axi_rvalid_i_reg_0;
  wire [0:0]s_axi_wdata;
  wire \s_axi_wdata[0]_0 ;
  wire \s_axi_wdata[0]_1 ;
  wire \s_axi_wdata[0]_2 ;
  wire s_axi_wdata_0_sn_1;
  wire s_axi_wvalid;
  wire start2;
  wire start2_i_1_n_0;
  wire [1:0]state;
  wire state1__2;

  assign s_axi_wdata_0_sp_1 = s_axi_wdata_0_sn_1;
  LUT6 #(
    .INIT(64'hFFFF150015001500)) 
    \FSM_onehot_state[0]_i_1 
       (.I0(s_axi_arvalid),
        .I1(s_axi_wvalid),
        .I2(s_axi_awvalid),
        .I3(\FSM_onehot_state_reg_n_0_[0] ),
        .I4(state1__2),
        .I5(\FSM_onehot_state_reg_n_0_[3] ),
        .O(\FSM_onehot_state[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_state[1]_i_1 
       (.I0(s_axi_arvalid),
        .I1(\FSM_onehot_state_reg_n_0_[0] ),
        .I2(ip2bus_rdack_i_D1_reg),
        .I3(s_axi_rresp_i),
        .O(\FSM_onehot_state[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0800FFFF08000800)) 
    \FSM_onehot_state[2]_i_1 
       (.I0(s_axi_wvalid),
        .I1(s_axi_awvalid),
        .I2(s_axi_arvalid),
        .I3(\FSM_onehot_state_reg_n_0_[0] ),
        .I4(ip2bus_wrack_i_D1_reg),
        .I5(s_axi_bresp_i),
        .O(\FSM_onehot_state[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF888F888FFFFF888)) 
    \FSM_onehot_state[3]_i_1 
       (.I0(ip2bus_wrack_i_D1_reg),
        .I1(s_axi_bresp_i),
        .I2(s_axi_rresp_i),
        .I3(ip2bus_rdack_i_D1_reg),
        .I4(\FSM_onehot_state_reg_n_0_[3] ),
        .I5(state1__2),
        .O(\FSM_onehot_state[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \FSM_onehot_state[3]_i_2 
       (.I0(s_axi_bready),
        .I1(s_axi_bvalid_i_reg_0),
        .I2(s_axi_rready),
        .I3(s_axi_rvalid_i_reg_0),
        .O(state1__2));
  (* FSM_ENCODED_STATES = "iSTATE:0010,iSTATE0:0100,iSTATE1:1000,iSTATE2:0001" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_state_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_state[0]_i_1_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[0] ),
        .S(SS));
  (* FSM_ENCODED_STATES = "iSTATE:0010,iSTATE0:0100,iSTATE1:1000,iSTATE2:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_state[1]_i_1_n_0 ),
        .Q(s_axi_rresp_i),
        .R(SS));
  (* FSM_ENCODED_STATES = "iSTATE:0010,iSTATE0:0100,iSTATE1:1000,iSTATE2:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_state[2]_i_1_n_0 ),
        .Q(s_axi_bresp_i),
        .R(SS));
  (* FSM_ENCODED_STATES = "iSTATE:0010,iSTATE0:0100,iSTATE1:1000,iSTATE2:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_state[3]_i_1_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[3] ),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[0]_i_1 
       (.I0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [0]),
        .O(plusOp[0]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[1]_i_1 
       (.I0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [0]),
        .I1(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [1]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[2]_i_1 
       (.I0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [0]),
        .I1(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [1]),
        .I2(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [2]),
        .O(plusOp[2]));
  LUT2 #(
    .INIT(4'h9)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1 
       (.I0(state[0]),
        .I1(state[1]),
        .O(clear));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_2 
       (.I0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [1]),
        .I1(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [0]),
        .I2(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [2]),
        .I3(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [3]),
        .O(plusOp[3]));
  FDRE #(
    .INIT(1'b0)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(plusOp[0]),
        .Q(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [0]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(plusOp[1]),
        .Q(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [1]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(plusOp[2]),
        .Q(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [2]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(plusOp[3]),
        .Q(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [3]),
        .R(clear));
  processor_axi_gpio_4_0__address_decoder I_DECODER
       (.Bus_RNW_reg_reg_0(bus2ip_rnw_i_reg_0),
        .D(D),
        .\Dual.ALLIN0_ND_G0.READ_REG_GEN[0].reg1_reg[31] ({bus2ip_addr[0],bus2ip_addr[5],bus2ip_addr[6]}),
        .GPIO_xferAck_i(GPIO_xferAck_i),
        .\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 (\MEM_DECODE_GEN[0].cs_out_i_reg[0] ),
        .Q(start2),
        .\bus2ip_addr_i_reg[8] (\bus2ip_addr_i_reg[8]_0 ),
        .\bus2ip_addr_i_reg[8]_0 (\bus2ip_addr_i_reg[8]_1 ),
        .gpio2_Data_In(gpio2_Data_In),
        .gpio2_io_o(gpio2_io_o),
        .gpio2_io_t(gpio2_io_t),
        .gpio_Data_In(gpio_Data_In),
        .gpio_io_o(gpio_io_o),
        .gpio_io_t(gpio_io_t),
        .gpio_xferAck_Reg(gpio_xferAck_Reg),
        .ip2bus_rdack_i_D1(ip2bus_rdack_i_D1),
        .ip2bus_rdack_i_D1_reg(ip2bus_rdack_i_D1_reg),
        .ip2bus_wrack_i_D1(ip2bus_wrack_i_D1),
        .ip2bus_wrack_i_D1_reg(ip2bus_wrack_i_D1_reg),
        .reg1(reg1),
        .reg3(reg3),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arready(is_read_reg_n_0),
        .s_axi_arready_0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg ),
        .s_axi_wdata(s_axi_wdata),
        .\s_axi_wdata[0]_0 (\s_axi_wdata[0]_0 ),
        .\s_axi_wdata[0]_1 (\s_axi_wdata[0]_1 ),
        .\s_axi_wdata[0]_2 (\s_axi_wdata[0]_2 ),
        .s_axi_wdata_0_sp_1(s_axi_wdata_0_sn_1),
        .s_axi_wready(is_write_reg_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    \bus2ip_addr_i[2]_i_1 
       (.I0(s_axi_araddr[0]),
        .I1(s_axi_awaddr[0]),
        .I2(s_axi_arvalid),
        .O(p_1_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \bus2ip_addr_i[3]_i_1 
       (.I0(s_axi_araddr[1]),
        .I1(s_axi_awaddr[1]),
        .I2(s_axi_arvalid),
        .O(p_1_in[3]));
  LUT5 #(
    .INIT(32'h000000EA)) 
    \bus2ip_addr_i[8]_i_1 
       (.I0(s_axi_arvalid),
        .I1(s_axi_awvalid),
        .I2(s_axi_wvalid),
        .I3(state[1]),
        .I4(state[0]),
        .O(\bus2ip_addr_i[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \bus2ip_addr_i[8]_i_2 
       (.I0(s_axi_araddr[2]),
        .I1(s_axi_awaddr[2]),
        .I2(s_axi_arvalid),
        .O(p_1_in[8]));
  FDRE #(
    .INIT(1'b0)) 
    \bus2ip_addr_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[8]_i_1_n_0 ),
        .D(p_1_in[2]),
        .Q(bus2ip_addr[6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \bus2ip_addr_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[8]_i_1_n_0 ),
        .D(p_1_in[3]),
        .Q(bus2ip_addr[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \bus2ip_addr_i_reg[8] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[8]_i_1_n_0 ),
        .D(p_1_in[8]),
        .Q(bus2ip_addr[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    bus2ip_rnw_i_reg
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[8]_i_1_n_0 ),
        .D(s_axi_arvalid),
        .Q(bus2ip_rnw_i_reg_0),
        .R(SS));
  LUT2 #(
    .INIT(4'h8)) 
    ip2bus_rdack_i_D1_i_1
       (.I0(bus2ip_rnw_i_reg_0),
        .I1(GPIO_xferAck_i),
        .O(ip2bus_rdack_i));
  LUT5 #(
    .INIT(32'h8BBB8888)) 
    is_read_i_1
       (.I0(s_axi_arvalid),
        .I1(\FSM_onehot_state_reg_n_0_[0] ),
        .I2(state1__2),
        .I3(\FSM_onehot_state_reg_n_0_[3] ),
        .I4(is_read_reg_n_0),
        .O(is_read_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    is_read_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(is_read_i_1_n_0),
        .Q(is_read_reg_n_0),
        .R(SS));
  LUT6 #(
    .INIT(64'h2000FFFF20000000)) 
    is_write_i_1
       (.I0(\FSM_onehot_state_reg_n_0_[0] ),
        .I1(s_axi_arvalid),
        .I2(s_axi_awvalid),
        .I3(s_axi_wvalid),
        .I4(is_write_i_2_n_0),
        .I5(is_write_reg_n_0),
        .O(is_write_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFEAEAEAAAAAAAAA)) 
    is_write_i_2
       (.I0(\FSM_onehot_state_reg_n_0_[0] ),
        .I1(s_axi_bready),
        .I2(s_axi_bvalid_i_reg_0),
        .I3(s_axi_rready),
        .I4(s_axi_rvalid_i_reg_0),
        .I5(\FSM_onehot_state_reg_n_0_[3] ),
        .O(is_write_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    is_write_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(is_write_i_1_n_0),
        .Q(is_write_reg_n_0),
        .R(SS));
  LUT1 #(
    .INIT(2'h1)) 
    rst_i_1
       (.I0(s_axi_aresetn),
        .O(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    rst_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in),
        .Q(SS),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h08FF0808)) 
    s_axi_bvalid_i_i_1
       (.I0(ip2bus_wrack_i_D1_reg),
        .I1(state[1]),
        .I2(state[0]),
        .I3(s_axi_bready),
        .I4(s_axi_bvalid_i_reg_0),
        .O(s_axi_bvalid_i_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s_axi_bvalid_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_bvalid_i_i_1_n_0),
        .Q(s_axi_bvalid_i_reg_0),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axi_rdata_i[0]_i_1 
       (.I0(Q[0]),
        .I1(s_axi_rresp_i),
        .I2(s_axi_rdata[0]),
        .O(\s_axi_rdata_i[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axi_rdata_i[31]_i_1 
       (.I0(Q[1]),
        .I1(s_axi_rresp_i),
        .I2(s_axi_rdata[1]),
        .O(\s_axi_rdata_i[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\s_axi_rdata_i[0]_i_1_n_0 ),
        .Q(s_axi_rdata[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[31] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\s_axi_rdata_i[31]_i_1_n_0 ),
        .Q(s_axi_rdata[1]),
        .R(SS));
  LUT5 #(
    .INIT(32'h08FF0808)) 
    s_axi_rvalid_i_i_1
       (.I0(ip2bus_rdack_i_D1_reg),
        .I1(state[0]),
        .I2(state[1]),
        .I3(s_axi_rready),
        .I4(s_axi_rvalid_i_reg_0),
        .O(s_axi_rvalid_i_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s_axi_rvalid_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_rvalid_i_i_1_n_0),
        .Q(s_axi_rvalid_i_reg_0),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h000000F8)) 
    start2_i_1
       (.I0(s_axi_awvalid),
        .I1(s_axi_wvalid),
        .I2(s_axi_arvalid),
        .I3(state[1]),
        .I4(state[0]),
        .O(start2_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    start2_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(start2_i_1_n_0),
        .Q(start2),
        .R(SS));
  LUT5 #(
    .INIT(32'h77FC44FC)) 
    \state[0]_i_1 
       (.I0(state1__2),
        .I1(state[0]),
        .I2(s_axi_arvalid),
        .I3(state[1]),
        .I4(ip2bus_wrack_i_D1_reg),
        .O(p_0_out[0]));
  LUT6 #(
    .INIT(64'h55FFFF0C5500FF0C)) 
    \state[1]_i_1 
       (.I0(state1__2),
        .I1(p_5_in),
        .I2(s_axi_arvalid),
        .I3(state[1]),
        .I4(state[0]),
        .I5(ip2bus_rdack_i_D1_reg),
        .O(p_0_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \state[1]_i_2 
       (.I0(s_axi_awvalid),
        .I1(s_axi_wvalid),
        .O(p_5_in));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_out[0]),
        .Q(state[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_out[1]),
        .Q(state[1]),
        .R(SS));
endmodule

(* CHECK_LICENSE_TYPE = "processor_axi_gpio_5_0,axi_gpio,{}" *) (* X_CORE_INFO = "axi_gpio,Vivado 2020.1" *) (* downgradeipidentifiedwarnings = "yes" *) 
module processor_axi_gpio_5_0
   (s_axi_aclk,
    s_axi_aresetn,
    s_axi_awaddr,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_araddr,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rvalid,
    s_axi_rready,
    gpio_io_i,
    gpio2_io_i);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 S_AXI_ACLK CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S_AXI_ACLK, ASSOCIATED_BUSIF S_AXI, ASSOCIATED_RESET s_axi_aresetn, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN processor_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input s_axi_aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 S_AXI_ARESETN RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S_AXI_ARESETN, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input s_axi_aresetn;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWADDR" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S_AXI, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 9, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN processor_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input [8:0]s_axi_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWVALID" *) input s_axi_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWREADY" *) output s_axi_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WDATA" *) input [31:0]s_axi_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WSTRB" *) input [3:0]s_axi_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WVALID" *) input s_axi_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WREADY" *) output s_axi_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI BRESP" *) output [1:0]s_axi_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI BVALID" *) output s_axi_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI BREADY" *) input s_axi_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARADDR" *) input [8:0]s_axi_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARVALID" *) input s_axi_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARREADY" *) output s_axi_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RDATA" *) output [31:0]s_axi_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RRESP" *) output [1:0]s_axi_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RVALID" *) output s_axi_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RREADY" *) input s_axi_rready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:gpio:1.0 GPIO TRI_I" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME GPIO, BOARD.ASSOCIATED_PARAM GPIO_BOARD_INTERFACE" *) input [0:0]gpio_io_i;
  (* X_INTERFACE_INFO = "xilinx.com:interface:gpio:1.0 GPIO2 TRI_I" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME GPIO2, BOARD.ASSOCIATED_PARAM GPIO2_BOARD_INTERFACE" *) input [0:0]gpio2_io_i;

  wire [0:0]gpio2_io_i;
  wire [0:0]gpio_io_i;
  wire s_axi_aclk;
  wire [8:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [8:0]s_axi_awaddr;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire [1:0]s_axi_bresp;
  wire s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire s_axi_rready;
  wire [1:0]s_axi_rresp;
  wire s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire s_axi_wready;
  wire [3:0]s_axi_wstrb;
  wire s_axi_wvalid;
  wire NLW_U0_ip2intc_irpt_UNCONNECTED;
  wire [0:0]NLW_U0_gpio2_io_o_UNCONNECTED;
  wire [0:0]NLW_U0_gpio2_io_t_UNCONNECTED;
  wire [0:0]NLW_U0_gpio_io_o_UNCONNECTED;
  wire [0:0]NLW_U0_gpio_io_t_UNCONNECTED;

  (* C_ALL_INPUTS = "1" *) 
  (* C_ALL_INPUTS_2 = "1" *) 
  (* C_ALL_OUTPUTS = "0" *) 
  (* C_ALL_OUTPUTS_2 = "0" *) 
  (* C_DOUT_DEFAULT = "0" *) 
  (* C_DOUT_DEFAULT_2 = "0" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_GPIO2_WIDTH = "1" *) 
  (* C_GPIO_WIDTH = "1" *) 
  (* C_INTERRUPT_PRESENT = "0" *) 
  (* C_IS_DUAL = "1" *) 
  (* C_S_AXI_ADDR_WIDTH = "9" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_TRI_DEFAULT = "-1" *) 
  (* C_TRI_DEFAULT_2 = "-1" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* ip_group = "LOGICORE" *) 
  processor_axi_gpio_5_0_axi_gpio U0
       (.gpio2_io_i(gpio2_io_i),
        .gpio2_io_o(NLW_U0_gpio2_io_o_UNCONNECTED[0]),
        .gpio2_io_t(NLW_U0_gpio2_io_t_UNCONNECTED[0]),
        .gpio_io_i(gpio_io_i),
        .gpio_io_o(NLW_U0_gpio_io_o_UNCONNECTED[0]),
        .gpio_io_t(NLW_U0_gpio_io_t_UNCONNECTED[0]),
        .ip2intc_irpt(NLW_U0_ip2intc_irpt_UNCONNECTED),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awready(s_axi_awready),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bresp(s_axi_bresp),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rready(s_axi_rready),
        .s_axi_rresp(s_axi_rresp),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wready(s_axi_wready),
        .s_axi_wstrb(s_axi_wstrb),
        .s_axi_wvalid(s_axi_wvalid));
endmodule

(* ORIG_REF_NAME = "GPIO_Core" *) 
module processor_axi_gpio_5_0_GPIO_Core
   (GPIO_xferAck_i,
    gpio_xferAck_Reg,
    gpio2_Data_In,
    gpio_Data_In,
    reg3,
    reg1,
    gpio2_io_t,
    gpio_io_t,
    gpio_io_o,
    gpio2_io_o,
    iGPIO_xferAck_reg_0,
    rst,
    s_axi_aclk,
    \Dual.ALLIN0_ND_G2.READ_REG2_GEN[0].reg3_reg[31]_0 ,
    \Dual.ALLIN0_ND_G0.READ_REG_GEN[0].reg1_reg[31]_0 ,
    \Dual.gpio2_OE_reg[0]_0 ,
    \Dual.gpio_OE_reg[0]_0 ,
    \Dual.gpio_Data_Out_reg[0]_0 ,
    \Dual.gpio2_Data_Out_reg[0]_0 ,
    bus2ip_cs,
    bus2ip_rnw,
    gpio_io_i,
    gpio2_io_i);
  output GPIO_xferAck_i;
  output gpio_xferAck_Reg;
  output gpio2_Data_In;
  output gpio_Data_In;
  output [0:0]reg3;
  output [0:0]reg1;
  output [0:0]gpio2_io_t;
  output [0:0]gpio_io_t;
  output [0:0]gpio_io_o;
  output [0:0]gpio2_io_o;
  output iGPIO_xferAck_reg_0;
  input rst;
  input s_axi_aclk;
  input \Dual.ALLIN0_ND_G2.READ_REG2_GEN[0].reg3_reg[31]_0 ;
  input \Dual.ALLIN0_ND_G0.READ_REG_GEN[0].reg1_reg[31]_0 ;
  input \Dual.gpio2_OE_reg[0]_0 ;
  input \Dual.gpio_OE_reg[0]_0 ;
  input \Dual.gpio_Data_Out_reg[0]_0 ;
  input \Dual.gpio2_Data_Out_reg[0]_0 ;
  input bus2ip_cs;
  input bus2ip_rnw;
  input [0:0]gpio_io_i;
  input [0:0]gpio2_io_i;

  wire \Dual.ALLIN0_ND_G0.READ_REG_GEN[0].reg1_reg[31]_0 ;
  wire \Dual.ALLIN0_ND_G2.READ_REG2_GEN[0].reg3_reg[31]_0 ;
  wire \Dual.gpio2_Data_Out_reg[0]_0 ;
  wire \Dual.gpio2_OE_reg[0]_0 ;
  wire \Dual.gpio_Data_Out_reg[0]_0 ;
  wire \Dual.gpio_OE_reg[0]_0 ;
  wire GPIO_xferAck_i;
  wire bus2ip_cs;
  wire bus2ip_rnw;
  wire gpio2_Data_In;
  wire [0:0]gpio2_io_i;
  wire gpio2_io_i_d2;
  wire [0:0]gpio2_io_o;
  wire [0:0]gpio2_io_t;
  wire gpio_Data_In;
  wire [0:0]gpio_io_i;
  wire gpio_io_i_d2;
  wire [0:0]gpio_io_o;
  wire [0:0]gpio_io_t;
  wire gpio_xferAck_Reg;
  wire iGPIO_xferAck;
  wire iGPIO_xferAck_reg_0;
  wire [0:0]reg1;
  wire [0:0]reg3;
  wire rst;
  wire s_axi_aclk;

  FDRE #(
    .INIT(1'b0)) 
    \Dual.ALLIN0_ND_G0.READ_REG_GEN[0].reg1_reg[31] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\Dual.ALLIN0_ND_G0.READ_REG_GEN[0].reg1_reg[31]_0 ),
        .Q(reg1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Dual.ALLIN0_ND_G2.READ_REG2_GEN[0].reg3_reg[31] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\Dual.ALLIN0_ND_G2.READ_REG2_GEN[0].reg3_reg[31]_0 ),
        .Q(reg3),
        .R(1'b0));
  processor_axi_gpio_5_0_cdc_sync \Dual.INPUT_DOUBLE_REGS4 
       (.gpio_io_i(gpio_io_i),
        .s_axi_aclk(s_axi_aclk),
        .scndry_vect_out(gpio_io_i_d2));
  processor_axi_gpio_5_0_cdc_sync_0 \Dual.INPUT_DOUBLE_REGS5 
       (.gpio2_io_i(gpio2_io_i),
        .s_axi_aclk(s_axi_aclk),
        .scndry_vect_out(gpio2_io_i_d2));
  FDRE #(
    .INIT(1'b0)) 
    \Dual.gpio2_Data_In_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio2_io_i_d2),
        .Q(gpio2_Data_In),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Dual.gpio2_Data_Out_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\Dual.gpio2_Data_Out_reg[0]_0 ),
        .Q(gpio2_io_o),
        .R(rst));
  FDSE #(
    .INIT(1'b1)) 
    \Dual.gpio2_OE_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\Dual.gpio2_OE_reg[0]_0 ),
        .Q(gpio2_io_t),
        .S(rst));
  FDRE #(
    .INIT(1'b0)) 
    \Dual.gpio_Data_In_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio_io_i_d2),
        .Q(gpio_Data_In),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Dual.gpio_Data_Out_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\Dual.gpio_Data_Out_reg[0]_0 ),
        .Q(gpio_io_o),
        .R(rst));
  FDSE #(
    .INIT(1'b1)) 
    \Dual.gpio_OE_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\Dual.gpio_OE_reg[0]_0 ),
        .Q(gpio_io_t),
        .S(rst));
  FDRE #(
    .INIT(1'b0)) 
    gpio_xferAck_Reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(GPIO_xferAck_i),
        .Q(gpio_xferAck_Reg),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'h04)) 
    iGPIO_xferAck_i_1
       (.I0(gpio_xferAck_Reg),
        .I1(bus2ip_cs),
        .I2(GPIO_xferAck_i),
        .O(iGPIO_xferAck));
  FDRE #(
    .INIT(1'b0)) 
    iGPIO_xferAck_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(iGPIO_xferAck),
        .Q(GPIO_xferAck_i),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ip2bus_wrack_i_D1_i_1
       (.I0(GPIO_xferAck_i),
        .I1(bus2ip_rnw),
        .O(iGPIO_xferAck_reg_0));
endmodule

(* ORIG_REF_NAME = "address_decoder" *) 
module processor_axi_gpio_5_0_address_decoder
   (\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ,
    \bus2ip_addr_i_reg[8] ,
    \bus2ip_addr_i_reg[8]_0 ,
    s_axi_wdata_0_sp_1,
    \s_axi_wdata[0]_0 ,
    \s_axi_wdata[0]_1 ,
    \s_axi_wdata[0]_2 ,
    ip2bus_rdack_i_D1_reg,
    ip2bus_wrack_i_D1_reg,
    D,
    Q,
    s_axi_aclk,
    \Dual.ALLIN0_ND_G0.READ_REG_GEN[0].reg1_reg[31] ,
    Bus_RNW_reg_reg_0,
    gpio_io_t,
    gpio_Data_In,
    gpio2_io_t,
    gpio2_Data_In,
    gpio_xferAck_Reg,
    GPIO_xferAck_i,
    s_axi_wdata,
    gpio_io_o,
    gpio2_io_o,
    s_axi_aresetn,
    ip2bus_rdack_i_D1,
    s_axi_arready,
    s_axi_arready_0,
    ip2bus_wrack_i_D1,
    s_axi_wready,
    reg3,
    reg1);
  output \MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ;
  output \bus2ip_addr_i_reg[8] ;
  output \bus2ip_addr_i_reg[8]_0 ;
  output s_axi_wdata_0_sp_1;
  output \s_axi_wdata[0]_0 ;
  output \s_axi_wdata[0]_1 ;
  output \s_axi_wdata[0]_2 ;
  output ip2bus_rdack_i_D1_reg;
  output ip2bus_wrack_i_D1_reg;
  output [1:0]D;
  input Q;
  input s_axi_aclk;
  input [2:0]\Dual.ALLIN0_ND_G0.READ_REG_GEN[0].reg1_reg[31] ;
  input Bus_RNW_reg_reg_0;
  input [0:0]gpio_io_t;
  input gpio_Data_In;
  input [0:0]gpio2_io_t;
  input gpio2_Data_In;
  input gpio_xferAck_Reg;
  input GPIO_xferAck_i;
  input [0:0]s_axi_wdata;
  input [0:0]gpio_io_o;
  input [0:0]gpio2_io_o;
  input s_axi_aresetn;
  input ip2bus_rdack_i_D1;
  input s_axi_arready;
  input [3:0]s_axi_arready_0;
  input ip2bus_wrack_i_D1;
  input s_axi_wready;
  input [0:0]reg3;
  input [0:0]reg1;

  wire Bus_RNW_reg;
  wire Bus_RNW_reg_i_1_n_0;
  wire Bus_RNW_reg_reg_0;
  wire [1:0]D;
  wire [2:0]\Dual.ALLIN0_ND_G0.READ_REG_GEN[0].reg1_reg[31] ;
  wire \Dual.ALLIN0_ND_G2.READ_REG2_GEN[0].reg3[31]_i_2_n_0 ;
  wire \Dual.gpio_Data_Out[0]_i_2_n_0 ;
  wire \Dual.gpio_OE[0]_i_2_n_0 ;
  wire \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ;
  wire \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ;
  wire \GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ;
  wire \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg ;
  wire GPIO_xferAck_i;
  wire \MEM_DECODE_GEN[0].cs_out_i[0]_i_1_n_0 ;
  wire \MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ;
  wire Q;
  wire \bus2ip_addr_i_reg[8] ;
  wire \bus2ip_addr_i_reg[8]_0 ;
  wire ce_expnd_i_0;
  wire ce_expnd_i_1;
  wire ce_expnd_i_2;
  wire ce_expnd_i_3;
  wire cs_ce_clr;
  wire gpio2_Data_In;
  wire [0:0]gpio2_io_o;
  wire [0:0]gpio2_io_t;
  wire gpio_Data_In;
  wire [0:0]gpio_io_o;
  wire [0:0]gpio_io_t;
  wire gpio_xferAck_Reg;
  wire \ip2bus_data_i_D1[31]_i_2_n_0 ;
  wire ip2bus_rdack_i_D1;
  wire ip2bus_rdack_i_D1_reg;
  wire ip2bus_wrack_i_D1;
  wire ip2bus_wrack_i_D1_reg;
  wire [0:0]reg1;
  wire [0:0]reg3;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire s_axi_arready;
  wire [3:0]s_axi_arready_0;
  wire [0:0]s_axi_wdata;
  wire \s_axi_wdata[0]_0 ;
  wire \s_axi_wdata[0]_1 ;
  wire \s_axi_wdata[0]_2 ;
  wire s_axi_wdata_0_sn_1;
  wire s_axi_wready;

  assign s_axi_wdata_0_sp_1 = s_axi_wdata_0_sn_1;
  LUT3 #(
    .INIT(8'hB8)) 
    Bus_RNW_reg_i_1
       (.I0(Bus_RNW_reg_reg_0),
        .I1(Q),
        .I2(Bus_RNW_reg),
        .O(Bus_RNW_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    Bus_RNW_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Bus_RNW_reg_i_1_n_0),
        .Q(Bus_RNW_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000045004000)) 
    \Dual.ALLIN0_ND_G0.READ_REG_GEN[0].reg1[31]_i_1 
       (.I0(\Dual.ALLIN0_ND_G0.READ_REG_GEN[0].reg1_reg[31] [2]),
        .I1(gpio_io_t),
        .I2(\Dual.ALLIN0_ND_G0.READ_REG_GEN[0].reg1_reg[31] [0]),
        .I3(\Dual.ALLIN0_ND_G2.READ_REG2_GEN[0].reg3[31]_i_2_n_0 ),
        .I4(gpio_Data_In),
        .I5(\Dual.ALLIN0_ND_G0.READ_REG_GEN[0].reg1_reg[31] [1]),
        .O(\bus2ip_addr_i_reg[8] ));
  LUT6 #(
    .INIT(64'h4500400000000000)) 
    \Dual.ALLIN0_ND_G2.READ_REG2_GEN[0].reg3[31]_i_1 
       (.I0(\Dual.ALLIN0_ND_G0.READ_REG_GEN[0].reg1_reg[31] [2]),
        .I1(gpio2_io_t),
        .I2(\Dual.ALLIN0_ND_G0.READ_REG_GEN[0].reg1_reg[31] [0]),
        .I3(\Dual.ALLIN0_ND_G2.READ_REG2_GEN[0].reg3[31]_i_2_n_0 ),
        .I4(gpio2_Data_In),
        .I5(\Dual.ALLIN0_ND_G0.READ_REG_GEN[0].reg1_reg[31] [1]),
        .O(\bus2ip_addr_i_reg[8]_0 ));
  LUT4 #(
    .INIT(16'h0008)) 
    \Dual.ALLIN0_ND_G2.READ_REG2_GEN[0].reg3[31]_i_2 
       (.I0(Bus_RNW_reg_reg_0),
        .I1(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I2(gpio_xferAck_Reg),
        .I3(GPIO_xferAck_i),
        .O(\Dual.ALLIN0_ND_G2.READ_REG2_GEN[0].reg3[31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \Dual.gpio2_Data_Out[0]_i_1 
       (.I0(s_axi_wdata),
        .I1(\Dual.gpio_Data_Out[0]_i_2_n_0 ),
        .I2(\Dual.ALLIN0_ND_G0.READ_REG_GEN[0].reg1_reg[31] [1]),
        .I3(gpio2_io_o),
        .O(\s_axi_wdata[0]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \Dual.gpio2_OE[0]_i_1 
       (.I0(s_axi_wdata),
        .I1(\Dual.gpio_OE[0]_i_2_n_0 ),
        .I2(\Dual.ALLIN0_ND_G0.READ_REG_GEN[0].reg1_reg[31] [1]),
        .I3(gpio2_io_t),
        .O(s_axi_wdata_0_sn_1));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \Dual.gpio_Data_Out[0]_i_1 
       (.I0(s_axi_wdata),
        .I1(\Dual.gpio_Data_Out[0]_i_2_n_0 ),
        .I2(\Dual.ALLIN0_ND_G0.READ_REG_GEN[0].reg1_reg[31] [1]),
        .I3(gpio_io_o),
        .O(\s_axi_wdata[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \Dual.gpio_Data_Out[0]_i_2 
       (.I0(\Dual.ALLIN0_ND_G0.READ_REG_GEN[0].reg1_reg[31] [0]),
        .I1(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I2(Bus_RNW_reg_reg_0),
        .I3(\Dual.ALLIN0_ND_G0.READ_REG_GEN[0].reg1_reg[31] [2]),
        .O(\Dual.gpio_Data_Out[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \Dual.gpio_OE[0]_i_1 
       (.I0(s_axi_wdata),
        .I1(\Dual.gpio_OE[0]_i_2_n_0 ),
        .I2(\Dual.ALLIN0_ND_G0.READ_REG_GEN[0].reg1_reg[31] [1]),
        .I3(gpio_io_t),
        .O(\s_axi_wdata[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \Dual.gpio_OE[0]_i_2 
       (.I0(\Dual.ALLIN0_ND_G0.READ_REG_GEN[0].reg1_reg[31] [0]),
        .I1(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I2(Bus_RNW_reg_reg_0),
        .I3(\Dual.ALLIN0_ND_G0.READ_REG_GEN[0].reg1_reg[31] [2]),
        .O(\Dual.gpio_OE[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \GEN_BKEND_CE_REGISTERS[0].ce_out_i[0]_i_1 
       (.I0(\Dual.ALLIN0_ND_G0.READ_REG_GEN[0].reg1_reg[31] [1]),
        .I1(\Dual.ALLIN0_ND_G0.READ_REG_GEN[0].reg1_reg[31] [0]),
        .O(ce_expnd_i_3));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(ce_expnd_i_3),
        .Q(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ),
        .R(cs_ce_clr));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \GEN_BKEND_CE_REGISTERS[1].ce_out_i[1]_i_1 
       (.I0(\Dual.ALLIN0_ND_G0.READ_REG_GEN[0].reg1_reg[31] [1]),
        .I1(\Dual.ALLIN0_ND_G0.READ_REG_GEN[0].reg1_reg[31] [0]),
        .O(ce_expnd_i_2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(ce_expnd_i_2),
        .Q(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ),
        .R(cs_ce_clr));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \GEN_BKEND_CE_REGISTERS[2].ce_out_i[2]_i_1 
       (.I0(\Dual.ALLIN0_ND_G0.READ_REG_GEN[0].reg1_reg[31] [0]),
        .I1(\Dual.ALLIN0_ND_G0.READ_REG_GEN[0].reg1_reg[31] [1]),
        .O(ce_expnd_i_1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(ce_expnd_i_1),
        .Q(\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ),
        .R(cs_ce_clr));
  LUT3 #(
    .INIT(8'hEF)) 
    \GEN_BKEND_CE_REGISTERS[3].ce_out_i[3]_i_1 
       (.I0(ip2bus_wrack_i_D1_reg),
        .I1(ip2bus_rdack_i_D1_reg),
        .I2(s_axi_aresetn),
        .O(cs_ce_clr));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_BKEND_CE_REGISTERS[3].ce_out_i[3]_i_2 
       (.I0(\Dual.ALLIN0_ND_G0.READ_REG_GEN[0].reg1_reg[31] [1]),
        .I1(\Dual.ALLIN0_ND_G0.READ_REG_GEN[0].reg1_reg[31] [0]),
        .O(ce_expnd_i_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(ce_expnd_i_0),
        .Q(\GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg ),
        .R(cs_ce_clr));
  LUT5 #(
    .INIT(32'h000000E0)) 
    \MEM_DECODE_GEN[0].cs_out_i[0]_i_1 
       (.I0(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I1(Q),
        .I2(s_axi_aresetn),
        .I3(ip2bus_rdack_i_D1_reg),
        .I4(ip2bus_wrack_i_D1_reg),
        .O(\MEM_DECODE_GEN[0].cs_out_i[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_DECODE_GEN[0].cs_out_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\MEM_DECODE_GEN[0].cs_out_i[0]_i_1_n_0 ),
        .Q(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00001400)) 
    \ip2bus_data_i_D1[0]_i_1 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ),
        .I1(\GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg ),
        .I2(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ),
        .I3(Bus_RNW_reg),
        .I4(\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h01FFFFFF01000000)) 
    \ip2bus_data_i_D1[31]_i_1 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ),
        .I1(\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ),
        .I2(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ),
        .I3(\GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg ),
        .I4(Bus_RNW_reg),
        .I5(\ip2bus_data_i_D1[31]_i_2_n_0 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h0030308000003080)) 
    \ip2bus_data_i_D1[31]_i_2 
       (.I0(reg3),
        .I1(\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ),
        .I2(Bus_RNW_reg),
        .I3(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ),
        .I4(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ),
        .I5(reg1),
        .O(\ip2bus_data_i_D1[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAEAAAA)) 
    s_axi_arready_INST_0
       (.I0(ip2bus_rdack_i_D1),
        .I1(s_axi_arready),
        .I2(s_axi_arready_0[2]),
        .I3(s_axi_arready_0[1]),
        .I4(s_axi_arready_0[3]),
        .I5(s_axi_arready_0[0]),
        .O(ip2bus_rdack_i_D1_reg));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAEAAAA)) 
    s_axi_wready_INST_0
       (.I0(ip2bus_wrack_i_D1),
        .I1(s_axi_wready),
        .I2(s_axi_arready_0[2]),
        .I3(s_axi_arready_0[1]),
        .I4(s_axi_arready_0[3]),
        .I5(s_axi_arready_0[0]),
        .O(ip2bus_wrack_i_D1_reg));
endmodule

(* C_ALL_INPUTS = "1" *) (* C_ALL_INPUTS_2 = "1" *) (* C_ALL_OUTPUTS = "0" *) 
(* C_ALL_OUTPUTS_2 = "0" *) (* C_DOUT_DEFAULT = "0" *) (* C_DOUT_DEFAULT_2 = "0" *) 
(* C_FAMILY = "zynq" *) (* C_GPIO2_WIDTH = "1" *) (* C_GPIO_WIDTH = "1" *) 
(* C_INTERRUPT_PRESENT = "0" *) (* C_IS_DUAL = "1" *) (* C_S_AXI_ADDR_WIDTH = "9" *) 
(* C_S_AXI_DATA_WIDTH = "32" *) (* C_TRI_DEFAULT = "-1" *) (* C_TRI_DEFAULT_2 = "-1" *) 
(* ORIG_REF_NAME = "axi_gpio" *) (* downgradeipidentifiedwarnings = "yes" *) (* ip_group = "LOGICORE" *) 
module processor_axi_gpio_5_0_axi_gpio
   (s_axi_aclk,
    s_axi_aresetn,
    s_axi_awaddr,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_araddr,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rvalid,
    s_axi_rready,
    ip2intc_irpt,
    gpio_io_i,
    gpio_io_o,
    gpio_io_t,
    gpio2_io_i,
    gpio2_io_o,
    gpio2_io_t);
  (* sigis = "Clk" *) input s_axi_aclk;
  (* sigis = "Rst" *) input s_axi_aresetn;
  input [8:0]s_axi_awaddr;
  input s_axi_awvalid;
  output s_axi_awready;
  input [31:0]s_axi_wdata;
  input [3:0]s_axi_wstrb;
  input s_axi_wvalid;
  output s_axi_wready;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [8:0]s_axi_araddr;
  input s_axi_arvalid;
  output s_axi_arready;
  output [31:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rvalid;
  input s_axi_rready;
  (* sigis = "INTR_LEVEL_HIGH" *) output ip2intc_irpt;
  input [0:0]gpio_io_i;
  output [0:0]gpio_io_o;
  output [0:0]gpio_io_t;
  input [0:0]gpio2_io_i;
  output [0:0]gpio2_io_o;
  output [0:0]gpio2_io_t;

  wire \<const0> ;
  wire AXI_LITE_IPIF_I_n_10;
  wire AXI_LITE_IPIF_I_n_11;
  wire AXI_LITE_IPIF_I_n_12;
  wire AXI_LITE_IPIF_I_n_13;
  wire AXI_LITE_IPIF_I_n_6;
  wire AXI_LITE_IPIF_I_n_7;
  wire GPIO_xferAck_i;
  wire \I_SLAVE_ATTACHMENT/rst ;
  wire bus2ip_cs;
  wire bus2ip_rnw;
  wire gpio2_Data_In;
  wire [0:0]gpio2_io_i;
  wire [0:0]gpio2_io_o;
  wire [0:0]gpio2_io_t;
  wire gpio_Data_In;
  wire gpio_core_1_n_10;
  wire [0:0]gpio_io_i;
  wire [0:0]gpio_io_o;
  wire [0:0]gpio_io_t;
  wire gpio_xferAck_Reg;
  wire [0:31]ip2bus_data;
  wire [0:31]ip2bus_data_i_D1;
  wire ip2bus_rdack_i;
  wire ip2bus_rdack_i_D1;
  wire ip2bus_wrack_i_D1;
  wire [31:31]reg1;
  wire [31:31]reg3;
  wire s_axi_aclk;
  wire [8:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [8:0]s_axi_awaddr;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid;
  wire [30:0]\^s_axi_rdata ;
  wire s_axi_rready;
  wire s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire s_axi_wready;
  wire s_axi_wvalid;

  assign ip2intc_irpt = \<const0> ;
  assign s_axi_awready = s_axi_wready;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_rdata[31] = \^s_axi_rdata [30];
  assign s_axi_rdata[30] = \^s_axi_rdata [30];
  assign s_axi_rdata[29] = \^s_axi_rdata [30];
  assign s_axi_rdata[28] = \^s_axi_rdata [30];
  assign s_axi_rdata[27] = \^s_axi_rdata [30];
  assign s_axi_rdata[26] = \^s_axi_rdata [30];
  assign s_axi_rdata[25] = \^s_axi_rdata [30];
  assign s_axi_rdata[24] = \^s_axi_rdata [30];
  assign s_axi_rdata[23] = \^s_axi_rdata [30];
  assign s_axi_rdata[22] = \^s_axi_rdata [30];
  assign s_axi_rdata[21] = \^s_axi_rdata [30];
  assign s_axi_rdata[20] = \^s_axi_rdata [30];
  assign s_axi_rdata[19] = \^s_axi_rdata [30];
  assign s_axi_rdata[18] = \^s_axi_rdata [30];
  assign s_axi_rdata[17] = \^s_axi_rdata [30];
  assign s_axi_rdata[16] = \^s_axi_rdata [30];
  assign s_axi_rdata[15] = \^s_axi_rdata [30];
  assign s_axi_rdata[14] = \^s_axi_rdata [30];
  assign s_axi_rdata[13] = \^s_axi_rdata [30];
  assign s_axi_rdata[12] = \^s_axi_rdata [30];
  assign s_axi_rdata[11] = \^s_axi_rdata [30];
  assign s_axi_rdata[10] = \^s_axi_rdata [30];
  assign s_axi_rdata[9] = \^s_axi_rdata [30];
  assign s_axi_rdata[8] = \^s_axi_rdata [30];
  assign s_axi_rdata[7] = \^s_axi_rdata [30];
  assign s_axi_rdata[6] = \^s_axi_rdata [30];
  assign s_axi_rdata[5] = \^s_axi_rdata [30];
  assign s_axi_rdata[4] = \^s_axi_rdata [30];
  assign s_axi_rdata[3] = \^s_axi_rdata [30];
  assign s_axi_rdata[2] = \^s_axi_rdata [30];
  assign s_axi_rdata[1] = \^s_axi_rdata [30];
  assign s_axi_rdata[0] = \^s_axi_rdata [0];
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  processor_axi_gpio_5_0_axi_lite_ipif AXI_LITE_IPIF_I
       (.D({ip2bus_data[0],ip2bus_data[31]}),
        .GPIO_xferAck_i(GPIO_xferAck_i),
        .Q({ip2bus_data_i_D1[0],ip2bus_data_i_D1[31]}),
        .\bus2ip_addr_i_reg[8] (AXI_LITE_IPIF_I_n_6),
        .\bus2ip_addr_i_reg[8]_0 (AXI_LITE_IPIF_I_n_7),
        .bus2ip_cs(bus2ip_cs),
        .bus2ip_rnw(bus2ip_rnw),
        .gpio2_Data_In(gpio2_Data_In),
        .gpio2_io_o(gpio2_io_o),
        .gpio2_io_t(gpio2_io_t),
        .gpio_Data_In(gpio_Data_In),
        .gpio_io_o(gpio_io_o),
        .gpio_io_t(gpio_io_t),
        .gpio_xferAck_Reg(gpio_xferAck_Reg),
        .ip2bus_rdack_i(ip2bus_rdack_i),
        .ip2bus_rdack_i_D1(ip2bus_rdack_i_D1),
        .ip2bus_rdack_i_D1_reg(s_axi_arready),
        .ip2bus_wrack_i_D1(ip2bus_wrack_i_D1),
        .ip2bus_wrack_i_D1_reg(s_axi_wready),
        .reg1(reg1),
        .reg3(reg3),
        .rst(\I_SLAVE_ATTACHMENT/rst ),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr({s_axi_araddr[8],s_axi_araddr[3:2]}),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr({s_axi_awaddr[8],s_axi_awaddr[3:2]}),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bvalid_i_reg(s_axi_bvalid),
        .s_axi_rdata({\^s_axi_rdata [30],\^s_axi_rdata [0]}),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid_i_reg(s_axi_rvalid),
        .s_axi_wdata(s_axi_wdata[0]),
        .\s_axi_wdata[0]_0 (AXI_LITE_IPIF_I_n_11),
        .\s_axi_wdata[0]_1 (AXI_LITE_IPIF_I_n_12),
        .\s_axi_wdata[0]_2 (AXI_LITE_IPIF_I_n_13),
        .s_axi_wdata_0_sp_1(AXI_LITE_IPIF_I_n_10),
        .s_axi_wvalid(s_axi_wvalid));
  GND GND
       (.G(\<const0> ));
  processor_axi_gpio_5_0_GPIO_Core gpio_core_1
       (.\Dual.ALLIN0_ND_G0.READ_REG_GEN[0].reg1_reg[31]_0 (AXI_LITE_IPIF_I_n_6),
        .\Dual.ALLIN0_ND_G2.READ_REG2_GEN[0].reg3_reg[31]_0 (AXI_LITE_IPIF_I_n_7),
        .\Dual.gpio2_Data_Out_reg[0]_0 (AXI_LITE_IPIF_I_n_13),
        .\Dual.gpio2_OE_reg[0]_0 (AXI_LITE_IPIF_I_n_10),
        .\Dual.gpio_Data_Out_reg[0]_0 (AXI_LITE_IPIF_I_n_12),
        .\Dual.gpio_OE_reg[0]_0 (AXI_LITE_IPIF_I_n_11),
        .GPIO_xferAck_i(GPIO_xferAck_i),
        .bus2ip_cs(bus2ip_cs),
        .bus2ip_rnw(bus2ip_rnw),
        .gpio2_Data_In(gpio2_Data_In),
        .gpio2_io_i(gpio2_io_i),
        .gpio2_io_o(gpio2_io_o),
        .gpio2_io_t(gpio2_io_t),
        .gpio_Data_In(gpio_Data_In),
        .gpio_io_i(gpio_io_i),
        .gpio_io_o(gpio_io_o),
        .gpio_io_t(gpio_io_t),
        .gpio_xferAck_Reg(gpio_xferAck_Reg),
        .iGPIO_xferAck_reg_0(gpio_core_1_n_10),
        .reg1(reg1),
        .reg3(reg3),
        .rst(\I_SLAVE_ATTACHMENT/rst ),
        .s_axi_aclk(s_axi_aclk));
  FDRE #(
    .INIT(1'b0)) 
    \ip2bus_data_i_D1_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ip2bus_data[0]),
        .Q(ip2bus_data_i_D1[0]),
        .R(\I_SLAVE_ATTACHMENT/rst ));
  FDRE #(
    .INIT(1'b0)) 
    \ip2bus_data_i_D1_reg[31] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ip2bus_data[31]),
        .Q(ip2bus_data_i_D1[31]),
        .R(\I_SLAVE_ATTACHMENT/rst ));
  FDRE #(
    .INIT(1'b0)) 
    ip2bus_rdack_i_D1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ip2bus_rdack_i),
        .Q(ip2bus_rdack_i_D1),
        .R(\I_SLAVE_ATTACHMENT/rst ));
  FDRE #(
    .INIT(1'b0)) 
    ip2bus_wrack_i_D1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio_core_1_n_10),
        .Q(ip2bus_wrack_i_D1),
        .R(\I_SLAVE_ATTACHMENT/rst ));
endmodule

(* ORIG_REF_NAME = "axi_lite_ipif" *) 
module processor_axi_gpio_5_0_axi_lite_ipif
   (rst,
    bus2ip_rnw,
    s_axi_rvalid_i_reg,
    s_axi_bvalid_i_reg,
    bus2ip_cs,
    ip2bus_rdack_i,
    \bus2ip_addr_i_reg[8] ,
    \bus2ip_addr_i_reg[8]_0 ,
    ip2bus_rdack_i_D1_reg,
    ip2bus_wrack_i_D1_reg,
    s_axi_wdata_0_sp_1,
    \s_axi_wdata[0]_0 ,
    \s_axi_wdata[0]_1 ,
    \s_axi_wdata[0]_2 ,
    s_axi_rdata,
    D,
    s_axi_aclk,
    s_axi_arvalid,
    GPIO_xferAck_i,
    gpio_io_t,
    gpio_Data_In,
    gpio2_io_t,
    gpio2_Data_In,
    gpio_xferAck_Reg,
    s_axi_rready,
    s_axi_bready,
    s_axi_wdata,
    gpio_io_o,
    gpio2_io_o,
    s_axi_aresetn,
    s_axi_awvalid,
    s_axi_wvalid,
    Q,
    reg3,
    reg1,
    ip2bus_rdack_i_D1,
    ip2bus_wrack_i_D1,
    s_axi_araddr,
    s_axi_awaddr);
  output rst;
  output bus2ip_rnw;
  output s_axi_rvalid_i_reg;
  output s_axi_bvalid_i_reg;
  output bus2ip_cs;
  output ip2bus_rdack_i;
  output \bus2ip_addr_i_reg[8] ;
  output \bus2ip_addr_i_reg[8]_0 ;
  output ip2bus_rdack_i_D1_reg;
  output ip2bus_wrack_i_D1_reg;
  output s_axi_wdata_0_sp_1;
  output \s_axi_wdata[0]_0 ;
  output \s_axi_wdata[0]_1 ;
  output \s_axi_wdata[0]_2 ;
  output [1:0]s_axi_rdata;
  output [1:0]D;
  input s_axi_aclk;
  input s_axi_arvalid;
  input GPIO_xferAck_i;
  input [0:0]gpio_io_t;
  input gpio_Data_In;
  input [0:0]gpio2_io_t;
  input gpio2_Data_In;
  input gpio_xferAck_Reg;
  input s_axi_rready;
  input s_axi_bready;
  input [0:0]s_axi_wdata;
  input [0:0]gpio_io_o;
  input [0:0]gpio2_io_o;
  input s_axi_aresetn;
  input s_axi_awvalid;
  input s_axi_wvalid;
  input [1:0]Q;
  input [0:0]reg3;
  input [0:0]reg1;
  input ip2bus_rdack_i_D1;
  input ip2bus_wrack_i_D1;
  input [2:0]s_axi_araddr;
  input [2:0]s_axi_awaddr;

  wire [1:0]D;
  wire GPIO_xferAck_i;
  wire [1:0]Q;
  wire \bus2ip_addr_i_reg[8] ;
  wire \bus2ip_addr_i_reg[8]_0 ;
  wire bus2ip_cs;
  wire bus2ip_rnw;
  wire gpio2_Data_In;
  wire [0:0]gpio2_io_o;
  wire [0:0]gpio2_io_t;
  wire gpio_Data_In;
  wire [0:0]gpio_io_o;
  wire [0:0]gpio_io_t;
  wire gpio_xferAck_Reg;
  wire ip2bus_rdack_i;
  wire ip2bus_rdack_i_D1;
  wire ip2bus_rdack_i_D1_reg;
  wire ip2bus_wrack_i_D1;
  wire ip2bus_wrack_i_D1_reg;
  wire [0:0]reg1;
  wire [0:0]reg3;
  wire rst;
  wire s_axi_aclk;
  wire [2:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arvalid;
  wire [2:0]s_axi_awaddr;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid_i_reg;
  wire [1:0]s_axi_rdata;
  wire s_axi_rready;
  wire s_axi_rvalid_i_reg;
  wire [0:0]s_axi_wdata;
  wire \s_axi_wdata[0]_0 ;
  wire \s_axi_wdata[0]_1 ;
  wire \s_axi_wdata[0]_2 ;
  wire s_axi_wdata_0_sn_1;
  wire s_axi_wvalid;

  assign s_axi_wdata_0_sp_1 = s_axi_wdata_0_sn_1;
  processor_axi_gpio_5_0_slave_attachment I_SLAVE_ATTACHMENT
       (.D(D),
        .GPIO_xferAck_i(GPIO_xferAck_i),
        .\MEM_DECODE_GEN[0].cs_out_i_reg[0] (bus2ip_cs),
        .Q(Q),
        .SS(rst),
        .\bus2ip_addr_i_reg[8]_0 (\bus2ip_addr_i_reg[8] ),
        .\bus2ip_addr_i_reg[8]_1 (\bus2ip_addr_i_reg[8]_0 ),
        .bus2ip_rnw_i_reg_0(bus2ip_rnw),
        .gpio2_Data_In(gpio2_Data_In),
        .gpio2_io_o(gpio2_io_o),
        .gpio2_io_t(gpio2_io_t),
        .gpio_Data_In(gpio_Data_In),
        .gpio_io_o(gpio_io_o),
        .gpio_io_t(gpio_io_t),
        .gpio_xferAck_Reg(gpio_xferAck_Reg),
        .ip2bus_rdack_i(ip2bus_rdack_i),
        .ip2bus_rdack_i_D1(ip2bus_rdack_i_D1),
        .ip2bus_rdack_i_D1_reg(ip2bus_rdack_i_D1_reg),
        .ip2bus_wrack_i_D1(ip2bus_wrack_i_D1),
        .ip2bus_wrack_i_D1_reg(ip2bus_wrack_i_D1_reg),
        .reg1(reg1),
        .reg3(reg3),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bvalid_i_reg_0(s_axi_bvalid_i_reg),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid_i_reg_0(s_axi_rvalid_i_reg),
        .s_axi_wdata(s_axi_wdata),
        .\s_axi_wdata[0]_0 (\s_axi_wdata[0]_0 ),
        .\s_axi_wdata[0]_1 (\s_axi_wdata[0]_1 ),
        .\s_axi_wdata[0]_2 (\s_axi_wdata[0]_2 ),
        .s_axi_wdata_0_sp_1(s_axi_wdata_0_sn_1),
        .s_axi_wvalid(s_axi_wvalid));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module processor_axi_gpio_5_0_cdc_sync
   (scndry_vect_out,
    gpio_io_i,
    s_axi_aclk);
  output [0:0]scndry_vect_out;
  input [0:0]gpio_io_i;
  input s_axi_aclk;

  wire [0:0]gpio_io_i;
  wire s_axi_aclk;
  wire s_level_out_bus_d1_cdc_to;
  wire s_level_out_bus_d2;
  wire s_level_out_bus_d3;
  wire [0:0]scndry_vect_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to),
        .Q(s_level_out_bus_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2),
        .Q(s_level_out_bus_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3),
        .Q(scndry_vect_out),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio_io_i),
        .Q(s_level_out_bus_d1_cdc_to),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module processor_axi_gpio_5_0_cdc_sync_0
   (scndry_vect_out,
    gpio2_io_i,
    s_axi_aclk);
  output [0:0]scndry_vect_out;
  input [0:0]gpio2_io_i;
  input s_axi_aclk;

  wire [0:0]gpio2_io_i;
  wire s_axi_aclk;
  wire s_level_out_bus_d1_cdc_to;
  wire s_level_out_bus_d2;
  wire s_level_out_bus_d3;
  wire [0:0]scndry_vect_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to),
        .Q(s_level_out_bus_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2),
        .Q(s_level_out_bus_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3),
        .Q(scndry_vect_out),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio2_io_i),
        .Q(s_level_out_bus_d1_cdc_to),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "slave_attachment" *) 
module processor_axi_gpio_5_0_slave_attachment
   (SS,
    bus2ip_rnw_i_reg_0,
    s_axi_rvalid_i_reg_0,
    s_axi_bvalid_i_reg_0,
    \MEM_DECODE_GEN[0].cs_out_i_reg[0] ,
    ip2bus_rdack_i,
    \bus2ip_addr_i_reg[8]_0 ,
    \bus2ip_addr_i_reg[8]_1 ,
    ip2bus_rdack_i_D1_reg,
    ip2bus_wrack_i_D1_reg,
    s_axi_wdata_0_sp_1,
    \s_axi_wdata[0]_0 ,
    \s_axi_wdata[0]_1 ,
    \s_axi_wdata[0]_2 ,
    s_axi_rdata,
    D,
    s_axi_aclk,
    s_axi_arvalid,
    GPIO_xferAck_i,
    gpio_io_t,
    gpio_Data_In,
    gpio2_io_t,
    gpio2_Data_In,
    gpio_xferAck_Reg,
    s_axi_rready,
    s_axi_bready,
    s_axi_wdata,
    gpio_io_o,
    gpio2_io_o,
    s_axi_aresetn,
    s_axi_awvalid,
    s_axi_wvalid,
    Q,
    reg3,
    reg1,
    ip2bus_rdack_i_D1,
    ip2bus_wrack_i_D1,
    s_axi_araddr,
    s_axi_awaddr);
  output [0:0]SS;
  output bus2ip_rnw_i_reg_0;
  output s_axi_rvalid_i_reg_0;
  output s_axi_bvalid_i_reg_0;
  output \MEM_DECODE_GEN[0].cs_out_i_reg[0] ;
  output ip2bus_rdack_i;
  output \bus2ip_addr_i_reg[8]_0 ;
  output \bus2ip_addr_i_reg[8]_1 ;
  output ip2bus_rdack_i_D1_reg;
  output ip2bus_wrack_i_D1_reg;
  output s_axi_wdata_0_sp_1;
  output \s_axi_wdata[0]_0 ;
  output \s_axi_wdata[0]_1 ;
  output \s_axi_wdata[0]_2 ;
  output [1:0]s_axi_rdata;
  output [1:0]D;
  input s_axi_aclk;
  input s_axi_arvalid;
  input GPIO_xferAck_i;
  input [0:0]gpio_io_t;
  input gpio_Data_In;
  input [0:0]gpio2_io_t;
  input gpio2_Data_In;
  input gpio_xferAck_Reg;
  input s_axi_rready;
  input s_axi_bready;
  input [0:0]s_axi_wdata;
  input [0:0]gpio_io_o;
  input [0:0]gpio2_io_o;
  input s_axi_aresetn;
  input s_axi_awvalid;
  input s_axi_wvalid;
  input [1:0]Q;
  input [0:0]reg3;
  input [0:0]reg1;
  input ip2bus_rdack_i_D1;
  input ip2bus_wrack_i_D1;
  input [2:0]s_axi_araddr;
  input [2:0]s_axi_awaddr;

  wire [1:0]D;
  wire \FSM_onehot_state[0]_i_1_n_0 ;
  wire \FSM_onehot_state[1]_i_1_n_0 ;
  wire \FSM_onehot_state[2]_i_1_n_0 ;
  wire \FSM_onehot_state[3]_i_1_n_0 ;
  wire \FSM_onehot_state_reg_n_0_[0] ;
  wire \FSM_onehot_state_reg_n_0_[3] ;
  wire GPIO_xferAck_i;
  wire [3:0]\INCLUDE_DPHASE_TIMER.dpto_cnt_reg ;
  wire \MEM_DECODE_GEN[0].cs_out_i_reg[0] ;
  wire [1:0]Q;
  wire [0:0]SS;
  wire [0:6]bus2ip_addr;
  wire \bus2ip_addr_i[8]_i_1_n_0 ;
  wire \bus2ip_addr_i_reg[8]_0 ;
  wire \bus2ip_addr_i_reg[8]_1 ;
  wire bus2ip_rnw_i_reg_0;
  wire clear;
  wire gpio2_Data_In;
  wire [0:0]gpio2_io_o;
  wire [0:0]gpio2_io_t;
  wire gpio_Data_In;
  wire [0:0]gpio_io_o;
  wire [0:0]gpio_io_t;
  wire gpio_xferAck_Reg;
  wire ip2bus_rdack_i;
  wire ip2bus_rdack_i_D1;
  wire ip2bus_rdack_i_D1_reg;
  wire ip2bus_wrack_i_D1;
  wire ip2bus_wrack_i_D1_reg;
  wire is_read_i_1_n_0;
  wire is_read_reg_n_0;
  wire is_write_i_1_n_0;
  wire is_write_i_2_n_0;
  wire is_write_reg_n_0;
  wire p_0_in;
  wire [1:0]p_0_out;
  wire [8:2]p_1_in;
  wire p_5_in;
  wire [3:0]plusOp;
  wire [0:0]reg1;
  wire [0:0]reg3;
  wire s_axi_aclk;
  wire [2:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arvalid;
  wire [2:0]s_axi_awaddr;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bresp_i;
  wire s_axi_bvalid_i_i_1_n_0;
  wire s_axi_bvalid_i_reg_0;
  wire [1:0]s_axi_rdata;
  wire \s_axi_rdata_i[0]_i_1_n_0 ;
  wire \s_axi_rdata_i[31]_i_1_n_0 ;
  wire s_axi_rready;
  wire s_axi_rresp_i;
  wire s_axi_rvalid_i_i_1_n_0;
  wire s_axi_rvalid_i_reg_0;
  wire [0:0]s_axi_wdata;
  wire \s_axi_wdata[0]_0 ;
  wire \s_axi_wdata[0]_1 ;
  wire \s_axi_wdata[0]_2 ;
  wire s_axi_wdata_0_sn_1;
  wire s_axi_wvalid;
  wire start2;
  wire start2_i_1_n_0;
  wire [1:0]state;
  wire state1__2;

  assign s_axi_wdata_0_sp_1 = s_axi_wdata_0_sn_1;
  LUT6 #(
    .INIT(64'hFFFF150015001500)) 
    \FSM_onehot_state[0]_i_1 
       (.I0(s_axi_arvalid),
        .I1(s_axi_wvalid),
        .I2(s_axi_awvalid),
        .I3(\FSM_onehot_state_reg_n_0_[0] ),
        .I4(state1__2),
        .I5(\FSM_onehot_state_reg_n_0_[3] ),
        .O(\FSM_onehot_state[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_state[1]_i_1 
       (.I0(s_axi_arvalid),
        .I1(\FSM_onehot_state_reg_n_0_[0] ),
        .I2(ip2bus_rdack_i_D1_reg),
        .I3(s_axi_rresp_i),
        .O(\FSM_onehot_state[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0800FFFF08000800)) 
    \FSM_onehot_state[2]_i_1 
       (.I0(s_axi_wvalid),
        .I1(s_axi_awvalid),
        .I2(s_axi_arvalid),
        .I3(\FSM_onehot_state_reg_n_0_[0] ),
        .I4(ip2bus_wrack_i_D1_reg),
        .I5(s_axi_bresp_i),
        .O(\FSM_onehot_state[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF888F888FFFFF888)) 
    \FSM_onehot_state[3]_i_1 
       (.I0(ip2bus_wrack_i_D1_reg),
        .I1(s_axi_bresp_i),
        .I2(s_axi_rresp_i),
        .I3(ip2bus_rdack_i_D1_reg),
        .I4(\FSM_onehot_state_reg_n_0_[3] ),
        .I5(state1__2),
        .O(\FSM_onehot_state[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \FSM_onehot_state[3]_i_2 
       (.I0(s_axi_bready),
        .I1(s_axi_bvalid_i_reg_0),
        .I2(s_axi_rready),
        .I3(s_axi_rvalid_i_reg_0),
        .O(state1__2));
  (* FSM_ENCODED_STATES = "iSTATE:0010,iSTATE0:0100,iSTATE1:1000,iSTATE2:0001" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_state_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_state[0]_i_1_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[0] ),
        .S(SS));
  (* FSM_ENCODED_STATES = "iSTATE:0010,iSTATE0:0100,iSTATE1:1000,iSTATE2:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_state[1]_i_1_n_0 ),
        .Q(s_axi_rresp_i),
        .R(SS));
  (* FSM_ENCODED_STATES = "iSTATE:0010,iSTATE0:0100,iSTATE1:1000,iSTATE2:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_state[2]_i_1_n_0 ),
        .Q(s_axi_bresp_i),
        .R(SS));
  (* FSM_ENCODED_STATES = "iSTATE:0010,iSTATE0:0100,iSTATE1:1000,iSTATE2:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_state[3]_i_1_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[3] ),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[0]_i_1 
       (.I0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [0]),
        .O(plusOp[0]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[1]_i_1 
       (.I0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [0]),
        .I1(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [1]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[2]_i_1 
       (.I0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [0]),
        .I1(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [1]),
        .I2(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [2]),
        .O(plusOp[2]));
  LUT2 #(
    .INIT(4'h9)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1 
       (.I0(state[0]),
        .I1(state[1]),
        .O(clear));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_2 
       (.I0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [1]),
        .I1(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [0]),
        .I2(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [2]),
        .I3(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [3]),
        .O(plusOp[3]));
  FDRE #(
    .INIT(1'b0)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(plusOp[0]),
        .Q(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [0]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(plusOp[1]),
        .Q(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [1]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(plusOp[2]),
        .Q(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [2]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(plusOp[3]),
        .Q(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [3]),
        .R(clear));
  processor_axi_gpio_5_0_address_decoder I_DECODER
       (.Bus_RNW_reg_reg_0(bus2ip_rnw_i_reg_0),
        .D(D),
        .\Dual.ALLIN0_ND_G0.READ_REG_GEN[0].reg1_reg[31] ({bus2ip_addr[0],bus2ip_addr[5],bus2ip_addr[6]}),
        .GPIO_xferAck_i(GPIO_xferAck_i),
        .\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 (\MEM_DECODE_GEN[0].cs_out_i_reg[0] ),
        .Q(start2),
        .\bus2ip_addr_i_reg[8] (\bus2ip_addr_i_reg[8]_0 ),
        .\bus2ip_addr_i_reg[8]_0 (\bus2ip_addr_i_reg[8]_1 ),
        .gpio2_Data_In(gpio2_Data_In),
        .gpio2_io_o(gpio2_io_o),
        .gpio2_io_t(gpio2_io_t),
        .gpio_Data_In(gpio_Data_In),
        .gpio_io_o(gpio_io_o),
        .gpio_io_t(gpio_io_t),
        .gpio_xferAck_Reg(gpio_xferAck_Reg),
        .ip2bus_rdack_i_D1(ip2bus_rdack_i_D1),
        .ip2bus_rdack_i_D1_reg(ip2bus_rdack_i_D1_reg),
        .ip2bus_wrack_i_D1(ip2bus_wrack_i_D1),
        .ip2bus_wrack_i_D1_reg(ip2bus_wrack_i_D1_reg),
        .reg1(reg1),
        .reg3(reg3),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arready(is_read_reg_n_0),
        .s_axi_arready_0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg ),
        .s_axi_wdata(s_axi_wdata),
        .\s_axi_wdata[0]_0 (\s_axi_wdata[0]_0 ),
        .\s_axi_wdata[0]_1 (\s_axi_wdata[0]_1 ),
        .\s_axi_wdata[0]_2 (\s_axi_wdata[0]_2 ),
        .s_axi_wdata_0_sp_1(s_axi_wdata_0_sn_1),
        .s_axi_wready(is_write_reg_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    \bus2ip_addr_i[2]_i_1 
       (.I0(s_axi_araddr[0]),
        .I1(s_axi_awaddr[0]),
        .I2(s_axi_arvalid),
        .O(p_1_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \bus2ip_addr_i[3]_i_1 
       (.I0(s_axi_araddr[1]),
        .I1(s_axi_awaddr[1]),
        .I2(s_axi_arvalid),
        .O(p_1_in[3]));
  LUT5 #(
    .INIT(32'h000000EA)) 
    \bus2ip_addr_i[8]_i_1 
       (.I0(s_axi_arvalid),
        .I1(s_axi_awvalid),
        .I2(s_axi_wvalid),
        .I3(state[1]),
        .I4(state[0]),
        .O(\bus2ip_addr_i[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \bus2ip_addr_i[8]_i_2 
       (.I0(s_axi_araddr[2]),
        .I1(s_axi_awaddr[2]),
        .I2(s_axi_arvalid),
        .O(p_1_in[8]));
  FDRE #(
    .INIT(1'b0)) 
    \bus2ip_addr_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[8]_i_1_n_0 ),
        .D(p_1_in[2]),
        .Q(bus2ip_addr[6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \bus2ip_addr_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[8]_i_1_n_0 ),
        .D(p_1_in[3]),
        .Q(bus2ip_addr[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \bus2ip_addr_i_reg[8] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[8]_i_1_n_0 ),
        .D(p_1_in[8]),
        .Q(bus2ip_addr[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    bus2ip_rnw_i_reg
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[8]_i_1_n_0 ),
        .D(s_axi_arvalid),
        .Q(bus2ip_rnw_i_reg_0),
        .R(SS));
  LUT2 #(
    .INIT(4'h8)) 
    ip2bus_rdack_i_D1_i_1
       (.I0(bus2ip_rnw_i_reg_0),
        .I1(GPIO_xferAck_i),
        .O(ip2bus_rdack_i));
  LUT5 #(
    .INIT(32'h8BBB8888)) 
    is_read_i_1
       (.I0(s_axi_arvalid),
        .I1(\FSM_onehot_state_reg_n_0_[0] ),
        .I2(state1__2),
        .I3(\FSM_onehot_state_reg_n_0_[3] ),
        .I4(is_read_reg_n_0),
        .O(is_read_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    is_read_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(is_read_i_1_n_0),
        .Q(is_read_reg_n_0),
        .R(SS));
  LUT6 #(
    .INIT(64'h2000FFFF20000000)) 
    is_write_i_1
       (.I0(\FSM_onehot_state_reg_n_0_[0] ),
        .I1(s_axi_arvalid),
        .I2(s_axi_awvalid),
        .I3(s_axi_wvalid),
        .I4(is_write_i_2_n_0),
        .I5(is_write_reg_n_0),
        .O(is_write_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFEAEAEAAAAAAAAA)) 
    is_write_i_2
       (.I0(\FSM_onehot_state_reg_n_0_[0] ),
        .I1(s_axi_bready),
        .I2(s_axi_bvalid_i_reg_0),
        .I3(s_axi_rready),
        .I4(s_axi_rvalid_i_reg_0),
        .I5(\FSM_onehot_state_reg_n_0_[3] ),
        .O(is_write_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    is_write_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(is_write_i_1_n_0),
        .Q(is_write_reg_n_0),
        .R(SS));
  LUT1 #(
    .INIT(2'h1)) 
    rst_i_1
       (.I0(s_axi_aresetn),
        .O(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    rst_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in),
        .Q(SS),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h08FF0808)) 
    s_axi_bvalid_i_i_1
       (.I0(ip2bus_wrack_i_D1_reg),
        .I1(state[1]),
        .I2(state[0]),
        .I3(s_axi_bready),
        .I4(s_axi_bvalid_i_reg_0),
        .O(s_axi_bvalid_i_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s_axi_bvalid_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_bvalid_i_i_1_n_0),
        .Q(s_axi_bvalid_i_reg_0),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axi_rdata_i[0]_i_1 
       (.I0(Q[0]),
        .I1(s_axi_rresp_i),
        .I2(s_axi_rdata[0]),
        .O(\s_axi_rdata_i[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axi_rdata_i[31]_i_1 
       (.I0(Q[1]),
        .I1(s_axi_rresp_i),
        .I2(s_axi_rdata[1]),
        .O(\s_axi_rdata_i[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\s_axi_rdata_i[0]_i_1_n_0 ),
        .Q(s_axi_rdata[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[31] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\s_axi_rdata_i[31]_i_1_n_0 ),
        .Q(s_axi_rdata[1]),
        .R(SS));
  LUT5 #(
    .INIT(32'h08FF0808)) 
    s_axi_rvalid_i_i_1
       (.I0(ip2bus_rdack_i_D1_reg),
        .I1(state[0]),
        .I2(state[1]),
        .I3(s_axi_rready),
        .I4(s_axi_rvalid_i_reg_0),
        .O(s_axi_rvalid_i_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s_axi_rvalid_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_rvalid_i_i_1_n_0),
        .Q(s_axi_rvalid_i_reg_0),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h000000F8)) 
    start2_i_1
       (.I0(s_axi_awvalid),
        .I1(s_axi_wvalid),
        .I2(s_axi_arvalid),
        .I3(state[1]),
        .I4(state[0]),
        .O(start2_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    start2_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(start2_i_1_n_0),
        .Q(start2),
        .R(SS));
  LUT5 #(
    .INIT(32'h77FC44FC)) 
    \state[0]_i_1 
       (.I0(state1__2),
        .I1(state[0]),
        .I2(s_axi_arvalid),
        .I3(state[1]),
        .I4(ip2bus_wrack_i_D1_reg),
        .O(p_0_out[0]));
  LUT6 #(
    .INIT(64'h55FFFF0C5500FF0C)) 
    \state[1]_i_1 
       (.I0(state1__2),
        .I1(p_5_in),
        .I2(s_axi_arvalid),
        .I3(state[1]),
        .I4(state[0]),
        .I5(ip2bus_rdack_i_D1_reg),
        .O(p_0_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \state[1]_i_2 
       (.I0(s_axi_awvalid),
        .I1(s_axi_wvalid),
        .O(p_5_in));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_out[0]),
        .Q(state[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_out[1]),
        .Q(state[1]),
        .R(SS));
endmodule

module processor_axi_interconnect_0_0
   (ACLK,
    ARESETN,
    M00_ACLK,
    M00_ARESETN,
    M00_AXI_araddr,
    M00_AXI_arready,
    M00_AXI_arvalid,
    M00_AXI_awaddr,
    M00_AXI_awready,
    M00_AXI_awvalid,
    M00_AXI_bready,
    M00_AXI_bresp,
    M00_AXI_bvalid,
    M00_AXI_rdata,
    M00_AXI_rready,
    M00_AXI_rresp,
    M00_AXI_rvalid,
    M00_AXI_wdata,
    M00_AXI_wready,
    M00_AXI_wstrb,
    M00_AXI_wvalid,
    M01_ACLK,
    M01_ARESETN,
    M01_AXI_araddr,
    M01_AXI_arready,
    M01_AXI_arvalid,
    M01_AXI_awaddr,
    M01_AXI_awready,
    M01_AXI_awvalid,
    M01_AXI_bready,
    M01_AXI_bresp,
    M01_AXI_bvalid,
    M01_AXI_rdata,
    M01_AXI_rready,
    M01_AXI_rresp,
    M01_AXI_rvalid,
    M01_AXI_wdata,
    M01_AXI_wready,
    M01_AXI_wstrb,
    M01_AXI_wvalid,
    M02_ACLK,
    M02_ARESETN,
    M02_AXI_araddr,
    M02_AXI_arready,
    M02_AXI_arvalid,
    M02_AXI_awaddr,
    M02_AXI_awready,
    M02_AXI_awvalid,
    M02_AXI_bready,
    M02_AXI_bresp,
    M02_AXI_bvalid,
    M02_AXI_rdata,
    M02_AXI_rready,
    M02_AXI_rresp,
    M02_AXI_rvalid,
    M02_AXI_wdata,
    M02_AXI_wready,
    M02_AXI_wstrb,
    M02_AXI_wvalid,
    M03_ACLK,
    M03_ARESETN,
    M03_AXI_araddr,
    M03_AXI_arready,
    M03_AXI_arvalid,
    M03_AXI_awaddr,
    M03_AXI_awready,
    M03_AXI_awvalid,
    M03_AXI_bready,
    M03_AXI_bresp,
    M03_AXI_bvalid,
    M03_AXI_rdata,
    M03_AXI_rready,
    M03_AXI_rresp,
    M03_AXI_rvalid,
    M03_AXI_wdata,
    M03_AXI_wready,
    M03_AXI_wstrb,
    M03_AXI_wvalid,
    M04_ACLK,
    M04_ARESETN,
    M04_AXI_araddr,
    M04_AXI_arready,
    M04_AXI_arvalid,
    M04_AXI_awaddr,
    M04_AXI_awready,
    M04_AXI_awvalid,
    M04_AXI_bready,
    M04_AXI_bresp,
    M04_AXI_bvalid,
    M04_AXI_rdata,
    M04_AXI_rready,
    M04_AXI_rresp,
    M04_AXI_rvalid,
    M04_AXI_wdata,
    M04_AXI_wready,
    M04_AXI_wstrb,
    M04_AXI_wvalid,
    M05_ACLK,
    M05_ARESETN,
    M05_AXI_araddr,
    M05_AXI_arready,
    M05_AXI_arvalid,
    M05_AXI_awaddr,
    M05_AXI_awready,
    M05_AXI_awvalid,
    M05_AXI_bready,
    M05_AXI_bresp,
    M05_AXI_bvalid,
    M05_AXI_rdata,
    M05_AXI_rready,
    M05_AXI_rresp,
    M05_AXI_rvalid,
    M05_AXI_wdata,
    M05_AXI_wready,
    M05_AXI_wstrb,
    M05_AXI_wvalid,
    M06_ACLK,
    M06_ARESETN,
    M06_AXI_araddr,
    M06_AXI_arready,
    M06_AXI_arvalid,
    M06_AXI_awaddr,
    M06_AXI_awready,
    M06_AXI_awvalid,
    M06_AXI_bready,
    M06_AXI_bresp,
    M06_AXI_bvalid,
    M06_AXI_rdata,
    M06_AXI_rready,
    M06_AXI_rresp,
    M06_AXI_rvalid,
    M06_AXI_wdata,
    M06_AXI_wready,
    M06_AXI_wstrb,
    M06_AXI_wvalid,
    S00_ACLK,
    S00_ARESETN,
    S00_AXI_araddr,
    S00_AXI_arburst,
    S00_AXI_arcache,
    S00_AXI_arid,
    S00_AXI_arlen,
    S00_AXI_arlock,
    S00_AXI_arprot,
    S00_AXI_arqos,
    S00_AXI_arready,
    S00_AXI_arsize,
    S00_AXI_arvalid,
    S00_AXI_awaddr,
    S00_AXI_awburst,
    S00_AXI_awcache,
    S00_AXI_awid,
    S00_AXI_awlen,
    S00_AXI_awlock,
    S00_AXI_awprot,
    S00_AXI_awqos,
    S00_AXI_awready,
    S00_AXI_awsize,
    S00_AXI_awvalid,
    S00_AXI_bid,
    S00_AXI_bready,
    S00_AXI_bresp,
    S00_AXI_bvalid,
    S00_AXI_rdata,
    S00_AXI_rid,
    S00_AXI_rlast,
    S00_AXI_rready,
    S00_AXI_rresp,
    S00_AXI_rvalid,
    S00_AXI_wdata,
    S00_AXI_wid,
    S00_AXI_wlast,
    S00_AXI_wready,
    S00_AXI_wstrb,
    S00_AXI_wvalid);
  input ACLK;
  input ARESETN;
  input M00_ACLK;
  input M00_ARESETN;
  output [31:0]M00_AXI_araddr;
  input [0:0]M00_AXI_arready;
  output [0:0]M00_AXI_arvalid;
  output [31:0]M00_AXI_awaddr;
  input [0:0]M00_AXI_awready;
  output [0:0]M00_AXI_awvalid;
  output [0:0]M00_AXI_bready;
  input [1:0]M00_AXI_bresp;
  input [0:0]M00_AXI_bvalid;
  input [31:0]M00_AXI_rdata;
  output [0:0]M00_AXI_rready;
  input [1:0]M00_AXI_rresp;
  input [0:0]M00_AXI_rvalid;
  output [31:0]M00_AXI_wdata;
  input [0:0]M00_AXI_wready;
  output [3:0]M00_AXI_wstrb;
  output [0:0]M00_AXI_wvalid;
  input M01_ACLK;
  input M01_ARESETN;
  output [31:0]M01_AXI_araddr;
  input [0:0]M01_AXI_arready;
  output [0:0]M01_AXI_arvalid;
  output [31:0]M01_AXI_awaddr;
  input [0:0]M01_AXI_awready;
  output [0:0]M01_AXI_awvalid;
  output [0:0]M01_AXI_bready;
  input [1:0]M01_AXI_bresp;
  input [0:0]M01_AXI_bvalid;
  input [31:0]M01_AXI_rdata;
  output [0:0]M01_AXI_rready;
  input [1:0]M01_AXI_rresp;
  input [0:0]M01_AXI_rvalid;
  output [31:0]M01_AXI_wdata;
  input [0:0]M01_AXI_wready;
  output [3:0]M01_AXI_wstrb;
  output [0:0]M01_AXI_wvalid;
  input M02_ACLK;
  input M02_ARESETN;
  output [31:0]M02_AXI_araddr;
  input [0:0]M02_AXI_arready;
  output [0:0]M02_AXI_arvalid;
  output [31:0]M02_AXI_awaddr;
  input [0:0]M02_AXI_awready;
  output [0:0]M02_AXI_awvalid;
  output [0:0]M02_AXI_bready;
  input [1:0]M02_AXI_bresp;
  input [0:0]M02_AXI_bvalid;
  input [31:0]M02_AXI_rdata;
  output [0:0]M02_AXI_rready;
  input [1:0]M02_AXI_rresp;
  input [0:0]M02_AXI_rvalid;
  output [31:0]M02_AXI_wdata;
  input [0:0]M02_AXI_wready;
  output [3:0]M02_AXI_wstrb;
  output [0:0]M02_AXI_wvalid;
  input M03_ACLK;
  input M03_ARESETN;
  output [31:0]M03_AXI_araddr;
  input [0:0]M03_AXI_arready;
  output [0:0]M03_AXI_arvalid;
  output [31:0]M03_AXI_awaddr;
  input [0:0]M03_AXI_awready;
  output [0:0]M03_AXI_awvalid;
  output [0:0]M03_AXI_bready;
  input [1:0]M03_AXI_bresp;
  input [0:0]M03_AXI_bvalid;
  input [31:0]M03_AXI_rdata;
  output [0:0]M03_AXI_rready;
  input [1:0]M03_AXI_rresp;
  input [0:0]M03_AXI_rvalid;
  output [31:0]M03_AXI_wdata;
  input [0:0]M03_AXI_wready;
  output [3:0]M03_AXI_wstrb;
  output [0:0]M03_AXI_wvalid;
  input M04_ACLK;
  input M04_ARESETN;
  output [31:0]M04_AXI_araddr;
  input [0:0]M04_AXI_arready;
  output [0:0]M04_AXI_arvalid;
  output [31:0]M04_AXI_awaddr;
  input [0:0]M04_AXI_awready;
  output [0:0]M04_AXI_awvalid;
  output [0:0]M04_AXI_bready;
  input [1:0]M04_AXI_bresp;
  input [0:0]M04_AXI_bvalid;
  input [31:0]M04_AXI_rdata;
  output [0:0]M04_AXI_rready;
  input [1:0]M04_AXI_rresp;
  input [0:0]M04_AXI_rvalid;
  output [31:0]M04_AXI_wdata;
  input [0:0]M04_AXI_wready;
  output [3:0]M04_AXI_wstrb;
  output [0:0]M04_AXI_wvalid;
  input M05_ACLK;
  input M05_ARESETN;
  output [31:0]M05_AXI_araddr;
  input [0:0]M05_AXI_arready;
  output [0:0]M05_AXI_arvalid;
  output [31:0]M05_AXI_awaddr;
  input [0:0]M05_AXI_awready;
  output [0:0]M05_AXI_awvalid;
  output [0:0]M05_AXI_bready;
  input [1:0]M05_AXI_bresp;
  input [0:0]M05_AXI_bvalid;
  input [31:0]M05_AXI_rdata;
  output [0:0]M05_AXI_rready;
  input [1:0]M05_AXI_rresp;
  input [0:0]M05_AXI_rvalid;
  output [31:0]M05_AXI_wdata;
  input [0:0]M05_AXI_wready;
  output [3:0]M05_AXI_wstrb;
  output [0:0]M05_AXI_wvalid;
  input M06_ACLK;
  input M06_ARESETN;
  output [31:0]M06_AXI_araddr;
  input [0:0]M06_AXI_arready;
  output [0:0]M06_AXI_arvalid;
  output [31:0]M06_AXI_awaddr;
  input [0:0]M06_AXI_awready;
  output [0:0]M06_AXI_awvalid;
  output [0:0]M06_AXI_bready;
  input [1:0]M06_AXI_bresp;
  input [0:0]M06_AXI_bvalid;
  input [31:0]M06_AXI_rdata;
  output [0:0]M06_AXI_rready;
  input [1:0]M06_AXI_rresp;
  input [0:0]M06_AXI_rvalid;
  output [31:0]M06_AXI_wdata;
  input [0:0]M06_AXI_wready;
  output [3:0]M06_AXI_wstrb;
  output [0:0]M06_AXI_wvalid;
  input S00_ACLK;
  input S00_ARESETN;
  input [31:0]S00_AXI_araddr;
  input [1:0]S00_AXI_arburst;
  input [3:0]S00_AXI_arcache;
  input [11:0]S00_AXI_arid;
  input [3:0]S00_AXI_arlen;
  input [1:0]S00_AXI_arlock;
  input [2:0]S00_AXI_arprot;
  input [3:0]S00_AXI_arqos;
  output S00_AXI_arready;
  input [2:0]S00_AXI_arsize;
  input S00_AXI_arvalid;
  input [31:0]S00_AXI_awaddr;
  input [1:0]S00_AXI_awburst;
  input [3:0]S00_AXI_awcache;
  input [11:0]S00_AXI_awid;
  input [3:0]S00_AXI_awlen;
  input [1:0]S00_AXI_awlock;
  input [2:0]S00_AXI_awprot;
  input [3:0]S00_AXI_awqos;
  output S00_AXI_awready;
  input [2:0]S00_AXI_awsize;
  input S00_AXI_awvalid;
  output [11:0]S00_AXI_bid;
  input S00_AXI_bready;
  output [1:0]S00_AXI_bresp;
  output S00_AXI_bvalid;
  output [31:0]S00_AXI_rdata;
  output [11:0]S00_AXI_rid;
  output S00_AXI_rlast;
  input S00_AXI_rready;
  output [1:0]S00_AXI_rresp;
  output S00_AXI_rvalid;
  input [31:0]S00_AXI_wdata;
  input [11:0]S00_AXI_wid;
  input S00_AXI_wlast;
  output S00_AXI_wready;
  input [3:0]S00_AXI_wstrb;
  input S00_AXI_wvalid;

  wire ACLK;
  wire ARESETN;
  wire [31:0]M00_AXI_araddr;
  wire [0:0]M00_AXI_arready;
  wire [0:0]M00_AXI_arvalid;
  wire [31:0]M00_AXI_awaddr;
  wire [0:0]M00_AXI_awready;
  wire [0:0]M00_AXI_awvalid;
  wire [0:0]M00_AXI_bready;
  wire [1:0]M00_AXI_bresp;
  wire [0:0]M00_AXI_bvalid;
  wire [31:0]M00_AXI_rdata;
  wire [0:0]M00_AXI_rready;
  wire [1:0]M00_AXI_rresp;
  wire [0:0]M00_AXI_rvalid;
  wire [31:0]M00_AXI_wdata;
  wire [0:0]M00_AXI_wready;
  wire [3:0]M00_AXI_wstrb;
  wire [0:0]M00_AXI_wvalid;
  wire [31:0]M01_AXI_araddr;
  wire [0:0]M01_AXI_arready;
  wire [0:0]M01_AXI_arvalid;
  wire [31:0]M01_AXI_awaddr;
  wire [0:0]M01_AXI_awready;
  wire [0:0]M01_AXI_awvalid;
  wire [0:0]M01_AXI_bready;
  wire [1:0]M01_AXI_bresp;
  wire [0:0]M01_AXI_bvalid;
  wire [31:0]M01_AXI_rdata;
  wire [0:0]M01_AXI_rready;
  wire [1:0]M01_AXI_rresp;
  wire [0:0]M01_AXI_rvalid;
  wire [31:0]M01_AXI_wdata;
  wire [0:0]M01_AXI_wready;
  wire [3:0]M01_AXI_wstrb;
  wire [0:0]M01_AXI_wvalid;
  wire [31:0]M02_AXI_araddr;
  wire [0:0]M02_AXI_arready;
  wire [0:0]M02_AXI_arvalid;
  wire [31:0]M02_AXI_awaddr;
  wire [0:0]M02_AXI_awready;
  wire [0:0]M02_AXI_awvalid;
  wire [0:0]M02_AXI_bready;
  wire [1:0]M02_AXI_bresp;
  wire [0:0]M02_AXI_bvalid;
  wire [31:0]M02_AXI_rdata;
  wire [0:0]M02_AXI_rready;
  wire [1:0]M02_AXI_rresp;
  wire [0:0]M02_AXI_rvalid;
  wire [31:0]M02_AXI_wdata;
  wire [0:0]M02_AXI_wready;
  wire [3:0]M02_AXI_wstrb;
  wire [0:0]M02_AXI_wvalid;
  wire [31:0]M03_AXI_araddr;
  wire [0:0]M03_AXI_arready;
  wire [0:0]M03_AXI_arvalid;
  wire [31:0]M03_AXI_awaddr;
  wire [0:0]M03_AXI_awready;
  wire [0:0]M03_AXI_awvalid;
  wire [0:0]M03_AXI_bready;
  wire [1:0]M03_AXI_bresp;
  wire [0:0]M03_AXI_bvalid;
  wire [31:0]M03_AXI_rdata;
  wire [0:0]M03_AXI_rready;
  wire [1:0]M03_AXI_rresp;
  wire [0:0]M03_AXI_rvalid;
  wire [31:0]M03_AXI_wdata;
  wire [0:0]M03_AXI_wready;
  wire [3:0]M03_AXI_wstrb;
  wire [0:0]M03_AXI_wvalid;
  wire [31:0]M04_AXI_araddr;
  wire [0:0]M04_AXI_arready;
  wire [0:0]M04_AXI_arvalid;
  wire [31:0]M04_AXI_awaddr;
  wire [0:0]M04_AXI_awready;
  wire [0:0]M04_AXI_awvalid;
  wire [0:0]M04_AXI_bready;
  wire [1:0]M04_AXI_bresp;
  wire [0:0]M04_AXI_bvalid;
  wire [31:0]M04_AXI_rdata;
  wire [0:0]M04_AXI_rready;
  wire [1:0]M04_AXI_rresp;
  wire [0:0]M04_AXI_rvalid;
  wire [31:0]M04_AXI_wdata;
  wire [0:0]M04_AXI_wready;
  wire [3:0]M04_AXI_wstrb;
  wire [0:0]M04_AXI_wvalid;
  wire [31:0]M05_AXI_araddr;
  wire [0:0]M05_AXI_arready;
  wire [0:0]M05_AXI_arvalid;
  wire [31:0]M05_AXI_awaddr;
  wire [0:0]M05_AXI_awready;
  wire [0:0]M05_AXI_awvalid;
  wire [0:0]M05_AXI_bready;
  wire [1:0]M05_AXI_bresp;
  wire [0:0]M05_AXI_bvalid;
  wire [31:0]M05_AXI_rdata;
  wire [0:0]M05_AXI_rready;
  wire [1:0]M05_AXI_rresp;
  wire [0:0]M05_AXI_rvalid;
  wire [31:0]M05_AXI_wdata;
  wire [0:0]M05_AXI_wready;
  wire [3:0]M05_AXI_wstrb;
  wire [0:0]M05_AXI_wvalid;
  wire [31:0]M06_AXI_araddr;
  wire [0:0]M06_AXI_arready;
  wire [0:0]M06_AXI_arvalid;
  wire [31:0]M06_AXI_awaddr;
  wire [0:0]M06_AXI_awready;
  wire [0:0]M06_AXI_awvalid;
  wire [0:0]M06_AXI_bready;
  wire [1:0]M06_AXI_bresp;
  wire [0:0]M06_AXI_bvalid;
  wire [31:0]M06_AXI_rdata;
  wire [0:0]M06_AXI_rready;
  wire [1:0]M06_AXI_rresp;
  wire [0:0]M06_AXI_rvalid;
  wire [31:0]M06_AXI_wdata;
  wire [0:0]M06_AXI_wready;
  wire [3:0]M06_AXI_wstrb;
  wire [0:0]M06_AXI_wvalid;
  wire [31:0]S00_AXI_araddr;
  wire [1:0]S00_AXI_arburst;
  wire [3:0]S00_AXI_arcache;
  wire [11:0]S00_AXI_arid;
  wire [3:0]S00_AXI_arlen;
  wire [1:0]S00_AXI_arlock;
  wire [2:0]S00_AXI_arprot;
  wire [3:0]S00_AXI_arqos;
  wire S00_AXI_arready;
  wire [2:0]S00_AXI_arsize;
  wire S00_AXI_arvalid;
  wire [31:0]S00_AXI_awaddr;
  wire [1:0]S00_AXI_awburst;
  wire [3:0]S00_AXI_awcache;
  wire [11:0]S00_AXI_awid;
  wire [3:0]S00_AXI_awlen;
  wire [1:0]S00_AXI_awlock;
  wire [2:0]S00_AXI_awprot;
  wire [3:0]S00_AXI_awqos;
  wire S00_AXI_awready;
  wire [2:0]S00_AXI_awsize;
  wire S00_AXI_awvalid;
  wire [11:0]S00_AXI_bid;
  wire S00_AXI_bready;
  wire [1:0]S00_AXI_bresp;
  wire S00_AXI_bvalid;
  wire [31:0]S00_AXI_rdata;
  wire [11:0]S00_AXI_rid;
  wire S00_AXI_rlast;
  wire S00_AXI_rready;
  wire [1:0]S00_AXI_rresp;
  wire S00_AXI_rvalid;
  wire [31:0]S00_AXI_wdata;
  wire [11:0]S00_AXI_wid;
  wire S00_AXI_wlast;
  wire S00_AXI_wready;
  wire [3:0]S00_AXI_wstrb;
  wire S00_AXI_wvalid;
  wire [31:0]s00_couplers_to_xbar_ARADDR;
  wire [2:0]s00_couplers_to_xbar_ARPROT;
  wire s00_couplers_to_xbar_ARREADY;
  wire s00_couplers_to_xbar_ARVALID;
  wire [31:0]s00_couplers_to_xbar_AWADDR;
  wire [2:0]s00_couplers_to_xbar_AWPROT;
  wire s00_couplers_to_xbar_AWREADY;
  wire s00_couplers_to_xbar_AWVALID;
  wire s00_couplers_to_xbar_BREADY;
  wire [1:0]s00_couplers_to_xbar_BRESP;
  wire s00_couplers_to_xbar_BVALID;
  wire [31:0]s00_couplers_to_xbar_RDATA;
  wire s00_couplers_to_xbar_RREADY;
  wire [1:0]s00_couplers_to_xbar_RRESP;
  wire s00_couplers_to_xbar_RVALID;
  wire [31:0]s00_couplers_to_xbar_WDATA;
  wire s00_couplers_to_xbar_WREADY;
  wire [3:0]s00_couplers_to_xbar_WSTRB;
  wire s00_couplers_to_xbar_WVALID;
  wire [20:0]NLW_xbar_m_axi_arprot_UNCONNECTED;
  wire [20:0]NLW_xbar_m_axi_awprot_UNCONNECTED;

  s00_couplers_imp_1PQZU0N s00_couplers
       (.ACLK(ACLK),
        .ARESETN(ARESETN),
        .S00_AXI_araddr(S00_AXI_araddr),
        .S00_AXI_arburst(S00_AXI_arburst),
        .S00_AXI_arcache(S00_AXI_arcache),
        .S00_AXI_arid(S00_AXI_arid),
        .S00_AXI_arlen(S00_AXI_arlen),
        .S00_AXI_arlock(S00_AXI_arlock),
        .S00_AXI_arprot(S00_AXI_arprot),
        .S00_AXI_arqos(S00_AXI_arqos),
        .S00_AXI_arready(S00_AXI_arready),
        .S00_AXI_arsize(S00_AXI_arsize),
        .S00_AXI_arvalid(S00_AXI_arvalid),
        .S00_AXI_awaddr(S00_AXI_awaddr),
        .S00_AXI_awburst(S00_AXI_awburst),
        .S00_AXI_awcache(S00_AXI_awcache),
        .S00_AXI_awid(S00_AXI_awid),
        .S00_AXI_awlen(S00_AXI_awlen),
        .S00_AXI_awlock(S00_AXI_awlock),
        .S00_AXI_awprot(S00_AXI_awprot),
        .S00_AXI_awqos(S00_AXI_awqos),
        .S00_AXI_awready(S00_AXI_awready),
        .S00_AXI_awsize(S00_AXI_awsize),
        .S00_AXI_awvalid(S00_AXI_awvalid),
        .S00_AXI_bid(S00_AXI_bid),
        .S00_AXI_bready(S00_AXI_bready),
        .S00_AXI_bresp(S00_AXI_bresp),
        .S00_AXI_bvalid(S00_AXI_bvalid),
        .S00_AXI_rdata(S00_AXI_rdata),
        .S00_AXI_rid(S00_AXI_rid),
        .S00_AXI_rlast(S00_AXI_rlast),
        .S00_AXI_rready(S00_AXI_rready),
        .S00_AXI_rresp(S00_AXI_rresp),
        .S00_AXI_rvalid(S00_AXI_rvalid),
        .S00_AXI_wdata(S00_AXI_wdata),
        .S00_AXI_wid(S00_AXI_wid),
        .S00_AXI_wlast(S00_AXI_wlast),
        .S00_AXI_wready(S00_AXI_wready),
        .S00_AXI_wstrb(S00_AXI_wstrb),
        .S00_AXI_wvalid(S00_AXI_wvalid),
        .m_axi_araddr(s00_couplers_to_xbar_ARADDR),
        .m_axi_arprot(s00_couplers_to_xbar_ARPROT),
        .m_axi_arvalid(s00_couplers_to_xbar_ARVALID),
        .m_axi_awaddr(s00_couplers_to_xbar_AWADDR),
        .m_axi_awprot(s00_couplers_to_xbar_AWPROT),
        .m_axi_awvalid(s00_couplers_to_xbar_AWVALID),
        .m_axi_bready(s00_couplers_to_xbar_BREADY),
        .m_axi_rready(s00_couplers_to_xbar_RREADY),
        .m_axi_wdata(s00_couplers_to_xbar_WDATA),
        .m_axi_wstrb(s00_couplers_to_xbar_WSTRB),
        .m_axi_wvalid(s00_couplers_to_xbar_WVALID),
        .s_axi_arready(s00_couplers_to_xbar_ARREADY),
        .s_axi_awready(s00_couplers_to_xbar_AWREADY),
        .s_axi_bresp(s00_couplers_to_xbar_BRESP),
        .s_axi_bvalid(s00_couplers_to_xbar_BVALID),
        .s_axi_rdata(s00_couplers_to_xbar_RDATA),
        .s_axi_rresp(s00_couplers_to_xbar_RRESP),
        .s_axi_rvalid(s00_couplers_to_xbar_RVALID),
        .s_axi_wready(s00_couplers_to_xbar_WREADY));
  (* IMPORTED_FROM = "c:/GitHub/ReconHardware/FPGA_Files/Projects/matrixAccelerator/matrixAccelerator.srcs/sources_1/bd/processor/ip/processor_xbar_0/processor_xbar_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* X_CORE_INFO = "axi_crossbar_v2_1_22_axi_crossbar,Vivado 2020.1" *) 
  processor_xbar_0 xbar
       (.aclk(ACLK),
        .aresetn(ARESETN),
        .m_axi_araddr({M06_AXI_araddr,M05_AXI_araddr,M04_AXI_araddr,M03_AXI_araddr,M02_AXI_araddr,M01_AXI_araddr,M00_AXI_araddr}),
        .m_axi_arprot(NLW_xbar_m_axi_arprot_UNCONNECTED[20:0]),
        .m_axi_arready({M06_AXI_arready,M05_AXI_arready,M04_AXI_arready,M03_AXI_arready,M02_AXI_arready,M01_AXI_arready,M00_AXI_arready}),
        .m_axi_arvalid({M06_AXI_arvalid,M05_AXI_arvalid,M04_AXI_arvalid,M03_AXI_arvalid,M02_AXI_arvalid,M01_AXI_arvalid,M00_AXI_arvalid}),
        .m_axi_awaddr({M06_AXI_awaddr,M05_AXI_awaddr,M04_AXI_awaddr,M03_AXI_awaddr,M02_AXI_awaddr,M01_AXI_awaddr,M00_AXI_awaddr}),
        .m_axi_awprot(NLW_xbar_m_axi_awprot_UNCONNECTED[20:0]),
        .m_axi_awready({M06_AXI_awready,M05_AXI_awready,M04_AXI_awready,M03_AXI_awready,M02_AXI_awready,M01_AXI_awready,M00_AXI_awready}),
        .m_axi_awvalid({M06_AXI_awvalid,M05_AXI_awvalid,M04_AXI_awvalid,M03_AXI_awvalid,M02_AXI_awvalid,M01_AXI_awvalid,M00_AXI_awvalid}),
        .m_axi_bready({M06_AXI_bready,M05_AXI_bready,M04_AXI_bready,M03_AXI_bready,M02_AXI_bready,M01_AXI_bready,M00_AXI_bready}),
        .m_axi_bresp({M06_AXI_bresp,M05_AXI_bresp,M04_AXI_bresp,M03_AXI_bresp,M02_AXI_bresp,M01_AXI_bresp,M00_AXI_bresp}),
        .m_axi_bvalid({M06_AXI_bvalid,M05_AXI_bvalid,M04_AXI_bvalid,M03_AXI_bvalid,M02_AXI_bvalid,M01_AXI_bvalid,M00_AXI_bvalid}),
        .m_axi_rdata({M06_AXI_rdata,M05_AXI_rdata,M04_AXI_rdata,M03_AXI_rdata,M02_AXI_rdata,M01_AXI_rdata,M00_AXI_rdata}),
        .m_axi_rready({M06_AXI_rready,M05_AXI_rready,M04_AXI_rready,M03_AXI_rready,M02_AXI_rready,M01_AXI_rready,M00_AXI_rready}),
        .m_axi_rresp({M06_AXI_rresp,M05_AXI_rresp,M04_AXI_rresp,M03_AXI_rresp,M02_AXI_rresp,M01_AXI_rresp,M00_AXI_rresp}),
        .m_axi_rvalid({M06_AXI_rvalid,M05_AXI_rvalid,M04_AXI_rvalid,M03_AXI_rvalid,M02_AXI_rvalid,M01_AXI_rvalid,M00_AXI_rvalid}),
        .m_axi_wdata({M06_AXI_wdata,M05_AXI_wdata,M04_AXI_wdata,M03_AXI_wdata,M02_AXI_wdata,M01_AXI_wdata,M00_AXI_wdata}),
        .m_axi_wready({M06_AXI_wready,M05_AXI_wready,M04_AXI_wready,M03_AXI_wready,M02_AXI_wready,M01_AXI_wready,M00_AXI_wready}),
        .m_axi_wstrb({M06_AXI_wstrb,M05_AXI_wstrb,M04_AXI_wstrb,M03_AXI_wstrb,M02_AXI_wstrb,M01_AXI_wstrb,M00_AXI_wstrb}),
        .m_axi_wvalid({M06_AXI_wvalid,M05_AXI_wvalid,M04_AXI_wvalid,M03_AXI_wvalid,M02_AXI_wvalid,M01_AXI_wvalid,M00_AXI_wvalid}),
        .s_axi_araddr(s00_couplers_to_xbar_ARADDR),
        .s_axi_arprot(s00_couplers_to_xbar_ARPROT),
        .s_axi_arready(s00_couplers_to_xbar_ARREADY),
        .s_axi_arvalid(s00_couplers_to_xbar_ARVALID),
        .s_axi_awaddr(s00_couplers_to_xbar_AWADDR),
        .s_axi_awprot(s00_couplers_to_xbar_AWPROT),
        .s_axi_awready(s00_couplers_to_xbar_AWREADY),
        .s_axi_awvalid(s00_couplers_to_xbar_AWVALID),
        .s_axi_bready(s00_couplers_to_xbar_BREADY),
        .s_axi_bresp(s00_couplers_to_xbar_BRESP),
        .s_axi_bvalid(s00_couplers_to_xbar_BVALID),
        .s_axi_rdata(s00_couplers_to_xbar_RDATA),
        .s_axi_rready(s00_couplers_to_xbar_RREADY),
        .s_axi_rresp(s00_couplers_to_xbar_RRESP),
        .s_axi_rvalid(s00_couplers_to_xbar_RVALID),
        .s_axi_wdata(s00_couplers_to_xbar_WDATA),
        .s_axi_wready(s00_couplers_to_xbar_WREADY),
        .s_axi_wstrb(s00_couplers_to_xbar_WSTRB),
        .s_axi_wvalid(s00_couplers_to_xbar_WVALID));
endmodule

module processor_clk_wiz_0_0
   (clk_out1,
    resetn,
    clk_in1);
  output clk_out1;
  input resetn;
  input clk_in1;

  (* IBUF_LOW_PWR *) wire clk_in1;
  wire clk_out1;
  wire resetn;

  processor_clk_wiz_0_0_processor_clk_wiz_0_0_clk_wiz inst
       (.clk_in1(clk_in1),
        .clk_out1(clk_out1),
        .resetn(resetn));
endmodule

(* ORIG_REF_NAME = "processor_clk_wiz_0_0_clk_wiz" *) 
module processor_clk_wiz_0_0_processor_clk_wiz_0_0_clk_wiz
   (clk_out1,
    resetn,
    clk_in1);
  output clk_out1;
  input resetn;
  input clk_in1;

  wire clk_in1;
  wire clk_out1;
  wire clk_out1_processor_clk_wiz_0_0;
  wire clkfbout_buf_processor_clk_wiz_0_0;
  wire clkfbout_processor_clk_wiz_0_0;
  wire reset_high;
  wire resetn;
  wire NLW_mmcm_adv_inst_CLKFBOUTB_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKFBSTOPPED_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKINSTOPPED_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT0B_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT1_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT1B_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT2_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT2B_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT3_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT3B_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT4_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT5_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT6_UNCONNECTED;
  wire NLW_mmcm_adv_inst_DRDY_UNCONNECTED;
  wire NLW_mmcm_adv_inst_LOCKED_UNCONNECTED;
  wire NLW_mmcm_adv_inst_PSDONE_UNCONNECTED;
  wire [15:0]NLW_mmcm_adv_inst_DO_UNCONNECTED;

  (* box_type = "PRIMITIVE" *) 
  BUFG clkf_buf
       (.I(clkfbout_processor_clk_wiz_0_0),
        .O(clkfbout_buf_processor_clk_wiz_0_0));
  (* box_type = "PRIMITIVE" *) 
  BUFG clkout1_buf
       (.I(clk_out1_processor_clk_wiz_0_0),
        .O(clk_out1));
  (* OPT_MODIFIED = "MLO" *) 
  (* box_type = "PRIMITIVE" *) 
  MMCME2_ADV #(
    .BANDWIDTH("OPTIMIZED"),
    .CLKFBOUT_MULT_F(10.000000),
    .CLKFBOUT_PHASE(0.000000),
    .CLKFBOUT_USE_FINE_PS("FALSE"),
    .CLKIN1_PERIOD(10.000000),
    .CLKIN2_PERIOD(0.000000),
    .CLKOUT0_DIVIDE_F(10.000000),
    .CLKOUT0_DUTY_CYCLE(0.500000),
    .CLKOUT0_PHASE(0.000000),
    .CLKOUT0_USE_FINE_PS("FALSE"),
    .CLKOUT1_DIVIDE(1),
    .CLKOUT1_DUTY_CYCLE(0.500000),
    .CLKOUT1_PHASE(0.000000),
    .CLKOUT1_USE_FINE_PS("FALSE"),
    .CLKOUT2_DIVIDE(1),
    .CLKOUT2_DUTY_CYCLE(0.500000),
    .CLKOUT2_PHASE(0.000000),
    .CLKOUT2_USE_FINE_PS("FALSE"),
    .CLKOUT3_DIVIDE(1),
    .CLKOUT3_DUTY_CYCLE(0.500000),
    .CLKOUT3_PHASE(0.000000),
    .CLKOUT3_USE_FINE_PS("FALSE"),
    .CLKOUT4_CASCADE("FALSE"),
    .CLKOUT4_DIVIDE(1),
    .CLKOUT4_DUTY_CYCLE(0.500000),
    .CLKOUT4_PHASE(0.000000),
    .CLKOUT4_USE_FINE_PS("FALSE"),
    .CLKOUT5_DIVIDE(1),
    .CLKOUT5_DUTY_CYCLE(0.500000),
    .CLKOUT5_PHASE(0.000000),
    .CLKOUT5_USE_FINE_PS("FALSE"),
    .CLKOUT6_DIVIDE(1),
    .CLKOUT6_DUTY_CYCLE(0.500000),
    .CLKOUT6_PHASE(0.000000),
    .CLKOUT6_USE_FINE_PS("FALSE"),
    .COMPENSATION("BUF_IN"),
    .DIVCLK_DIVIDE(1),
    .IS_CLKINSEL_INVERTED(1'b0),
    .IS_PSEN_INVERTED(1'b0),
    .IS_PSINCDEC_INVERTED(1'b0),
    .IS_PWRDWN_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .REF_JITTER1(0.010000),
    .REF_JITTER2(0.010000),
    .SS_EN("FALSE"),
    .SS_MODE("CENTER_HIGH"),
    .SS_MOD_PERIOD(10000),
    .STARTUP_WAIT("FALSE")) 
    mmcm_adv_inst
       (.CLKFBIN(clkfbout_buf_processor_clk_wiz_0_0),
        .CLKFBOUT(clkfbout_processor_clk_wiz_0_0),
        .CLKFBOUTB(NLW_mmcm_adv_inst_CLKFBOUTB_UNCONNECTED),
        .CLKFBSTOPPED(NLW_mmcm_adv_inst_CLKFBSTOPPED_UNCONNECTED),
        .CLKIN1(clk_in1),
        .CLKIN2(1'b0),
        .CLKINSEL(1'b1),
        .CLKINSTOPPED(NLW_mmcm_adv_inst_CLKINSTOPPED_UNCONNECTED),
        .CLKOUT0(clk_out1_processor_clk_wiz_0_0),
        .CLKOUT0B(NLW_mmcm_adv_inst_CLKOUT0B_UNCONNECTED),
        .CLKOUT1(NLW_mmcm_adv_inst_CLKOUT1_UNCONNECTED),
        .CLKOUT1B(NLW_mmcm_adv_inst_CLKOUT1B_UNCONNECTED),
        .CLKOUT2(NLW_mmcm_adv_inst_CLKOUT2_UNCONNECTED),
        .CLKOUT2B(NLW_mmcm_adv_inst_CLKOUT2B_UNCONNECTED),
        .CLKOUT3(NLW_mmcm_adv_inst_CLKOUT3_UNCONNECTED),
        .CLKOUT3B(NLW_mmcm_adv_inst_CLKOUT3B_UNCONNECTED),
        .CLKOUT4(NLW_mmcm_adv_inst_CLKOUT4_UNCONNECTED),
        .CLKOUT5(NLW_mmcm_adv_inst_CLKOUT5_UNCONNECTED),
        .CLKOUT6(NLW_mmcm_adv_inst_CLKOUT6_UNCONNECTED),
        .DADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DCLK(1'b0),
        .DEN(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DO(NLW_mmcm_adv_inst_DO_UNCONNECTED[15:0]),
        .DRDY(NLW_mmcm_adv_inst_DRDY_UNCONNECTED),
        .DWE(1'b0),
        .LOCKED(NLW_mmcm_adv_inst_LOCKED_UNCONNECTED),
        .PSCLK(1'b0),
        .PSDONE(NLW_mmcm_adv_inst_PSDONE_UNCONNECTED),
        .PSEN(1'b0),
        .PSINCDEC(1'b0),
        .PWRDWN(1'b0),
        .RST(reset_high));
  LUT1 #(
    .INIT(2'h1)) 
    mmcm_adv_inst_i_1
       (.I0(resetn),
        .O(reset_high));
endmodule

(* CHECK_LICENSE_TYPE = "processor_proc_sys_reset_0_0,proc_sys_reset,{}" *) (* X_CORE_INFO = "proc_sys_reset,Vivado 2020.1" *) (* downgradeipidentifiedwarnings = "yes" *) 
module processor_proc_sys_reset_0_0
   (slowest_sync_clk,
    ext_reset_in,
    aux_reset_in,
    mb_debug_sys_rst,
    dcm_locked,
    mb_reset,
    bus_struct_reset,
    peripheral_reset,
    interconnect_aresetn,
    peripheral_aresetn);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clock CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clock, ASSOCIATED_RESET mb_reset:bus_struct_reset:interconnect_aresetn:peripheral_aresetn:peripheral_reset, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN processor_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input slowest_sync_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ext_reset RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ext_reset, BOARD.ASSOCIATED_PARAM RESET_BOARD_INTERFACE, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ext_reset_in;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 aux_reset RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME aux_reset, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input aux_reset_in;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 dbg_reset RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME dbg_reset, POLARITY ACTIVE_HIGH, INSERT_VIP 0" *) input mb_debug_sys_rst;
  input dcm_locked;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 mb_rst RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME mb_rst, POLARITY ACTIVE_HIGH, TYPE PROCESSOR, INSERT_VIP 0" *) output mb_reset;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 bus_struct_reset RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME bus_struct_reset, POLARITY ACTIVE_HIGH, TYPE INTERCONNECT, INSERT_VIP 0" *) output [0:0]bus_struct_reset;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 peripheral_high_rst RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME peripheral_high_rst, POLARITY ACTIVE_HIGH, TYPE PERIPHERAL, INSERT_VIP 0" *) output [0:0]peripheral_reset;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 interconnect_low_rst RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interconnect_low_rst, POLARITY ACTIVE_LOW, TYPE INTERCONNECT, INSERT_VIP 0" *) output [0:0]interconnect_aresetn;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 peripheral_low_rst RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME peripheral_low_rst, POLARITY ACTIVE_LOW, TYPE PERIPHERAL, INSERT_VIP 0" *) output [0:0]peripheral_aresetn;

  wire aux_reset_in;
  wire [0:0]bus_struct_reset;
  wire dcm_locked;
  wire ext_reset_in;
  wire [0:0]interconnect_aresetn;
  wire mb_debug_sys_rst;
  wire mb_reset;
  wire [0:0]peripheral_aresetn;
  wire [0:0]peripheral_reset;
  wire slowest_sync_clk;

  (* C_AUX_RESET_HIGH = "1'b0" *) 
  (* C_AUX_RST_WIDTH = "4" *) 
  (* C_EXT_RESET_HIGH = "1'b0" *) 
  (* C_EXT_RST_WIDTH = "4" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_NUM_BUS_RST = "1" *) 
  (* C_NUM_INTERCONNECT_ARESETN = "1" *) 
  (* C_NUM_PERP_ARESETN = "1" *) 
  (* C_NUM_PERP_RST = "1" *) 
  processor_proc_sys_reset_0_0_proc_sys_reset U0
       (.aux_reset_in(aux_reset_in),
        .bus_struct_reset(bus_struct_reset),
        .dcm_locked(dcm_locked),
        .ext_reset_in(ext_reset_in),
        .interconnect_aresetn(interconnect_aresetn),
        .mb_debug_sys_rst(mb_debug_sys_rst),
        .mb_reset(mb_reset),
        .peripheral_aresetn(peripheral_aresetn),
        .peripheral_reset(peripheral_reset),
        .slowest_sync_clk(slowest_sync_clk));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module processor_proc_sys_reset_0_0_cdc_sync
   (lpf_asr_reg,
    scndry_out,
    lpf_asr,
    p_1_in,
    p_2_in,
    asr_lpf,
    aux_reset_in,
    slowest_sync_clk);
  output lpf_asr_reg;
  output scndry_out;
  input lpf_asr;
  input p_1_in;
  input p_2_in;
  input [0:0]asr_lpf;
  input aux_reset_in;
  input slowest_sync_clk;

  wire asr_d1;
  wire [0:0]asr_lpf;
  wire aux_reset_in;
  wire lpf_asr;
  wire lpf_asr_reg;
  wire p_1_in;
  wire p_2_in;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;
  wire slowest_sync_clk;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(asr_d1),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1__0 
       (.I0(aux_reset_in),
        .O(asr_d1));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hEAAAAAA8)) 
    lpf_asr_i_1
       (.I0(lpf_asr),
        .I1(p_1_in),
        .I2(p_2_in),
        .I3(scndry_out),
        .I4(asr_lpf),
        .O(lpf_asr_reg));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module processor_proc_sys_reset_0_0_cdc_sync_0
   (lpf_exr_reg,
    scndry_out,
    lpf_exr,
    p_1_in4_in,
    p_2_in3_in,
    exr_lpf,
    mb_debug_sys_rst,
    ext_reset_in,
    slowest_sync_clk);
  output lpf_exr_reg;
  output scndry_out;
  input lpf_exr;
  input p_1_in4_in;
  input p_2_in3_in;
  input [0:0]exr_lpf;
  input mb_debug_sys_rst;
  input ext_reset_in;
  input slowest_sync_clk;

  wire exr_d1;
  wire [0:0]exr_lpf;
  wire ext_reset_in;
  wire lpf_exr;
  wire lpf_exr_reg;
  wire mb_debug_sys_rst;
  wire p_1_in4_in;
  wire p_2_in3_in;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;
  wire slowest_sync_clk;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(exr_d1),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hB)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1 
       (.I0(mb_debug_sys_rst),
        .I1(ext_reset_in),
        .O(exr_d1));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hEAAAAAA8)) 
    lpf_exr_i_1
       (.I0(lpf_exr),
        .I1(p_1_in4_in),
        .I2(p_2_in3_in),
        .I3(scndry_out),
        .I4(exr_lpf),
        .O(lpf_exr_reg));
endmodule

(* ORIG_REF_NAME = "lpf" *) 
module processor_proc_sys_reset_0_0_lpf
   (lpf_int,
    slowest_sync_clk,
    dcm_locked,
    mb_debug_sys_rst,
    ext_reset_in,
    aux_reset_in);
  output lpf_int;
  input slowest_sync_clk;
  input dcm_locked;
  input mb_debug_sys_rst;
  input ext_reset_in;
  input aux_reset_in;

  wire \ACTIVE_LOW_AUX.ACT_LO_AUX_n_0 ;
  wire \ACTIVE_LOW_EXT.ACT_LO_EXT_n_0 ;
  wire Q;
  wire [0:0]asr_lpf;
  wire aux_reset_in;
  wire dcm_locked;
  wire [0:0]exr_lpf;
  wire ext_reset_in;
  wire lpf_asr;
  wire lpf_exr;
  wire lpf_int;
  wire lpf_int0__0;
  wire mb_debug_sys_rst;
  wire p_1_in;
  wire p_1_in4_in;
  wire p_2_in;
  wire p_2_in3_in;
  wire p_3_in1_in;
  wire p_3_in6_in;
  wire slowest_sync_clk;

  processor_proc_sys_reset_0_0_cdc_sync \ACTIVE_LOW_AUX.ACT_LO_AUX 
       (.asr_lpf(asr_lpf),
        .aux_reset_in(aux_reset_in),
        .lpf_asr(lpf_asr),
        .lpf_asr_reg(\ACTIVE_LOW_AUX.ACT_LO_AUX_n_0 ),
        .p_1_in(p_1_in),
        .p_2_in(p_2_in),
        .scndry_out(p_3_in1_in),
        .slowest_sync_clk(slowest_sync_clk));
  processor_proc_sys_reset_0_0_cdc_sync_0 \ACTIVE_LOW_EXT.ACT_LO_EXT 
       (.exr_lpf(exr_lpf),
        .ext_reset_in(ext_reset_in),
        .lpf_exr(lpf_exr),
        .lpf_exr_reg(\ACTIVE_LOW_EXT.ACT_LO_EXT_n_0 ),
        .mb_debug_sys_rst(mb_debug_sys_rst),
        .p_1_in4_in(p_1_in4_in),
        .p_2_in3_in(p_2_in3_in),
        .scndry_out(p_3_in6_in),
        .slowest_sync_clk(slowest_sync_clk));
  FDRE #(
    .INIT(1'b0)) 
    \AUX_LPF[1].asr_lpf_reg[1] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(p_3_in1_in),
        .Q(p_2_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AUX_LPF[2].asr_lpf_reg[2] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(p_2_in),
        .Q(p_1_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AUX_LPF[3].asr_lpf_reg[3] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(p_1_in),
        .Q(asr_lpf),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \EXT_LPF[1].exr_lpf_reg[1] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(p_3_in6_in),
        .Q(p_2_in3_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \EXT_LPF[2].exr_lpf_reg[2] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(p_2_in3_in),
        .Q(p_1_in4_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \EXT_LPF[3].exr_lpf_reg[3] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(p_1_in4_in),
        .Q(exr_lpf),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "SRL16" *) 
  (* box_type = "PRIMITIVE" *) 
  (* srl_name = "U0/\EXT_LPF/POR_SRL_I " *) 
  SRL16E #(
    .INIT(16'hFFFF)) 
    POR_SRL_I
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(slowest_sync_clk),
        .D(1'b0),
        .Q(Q));
  FDRE #(
    .INIT(1'b0)) 
    lpf_asr_reg
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(\ACTIVE_LOW_AUX.ACT_LO_AUX_n_0 ),
        .Q(lpf_asr),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    lpf_exr_reg
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(\ACTIVE_LOW_EXT.ACT_LO_EXT_n_0 ),
        .Q(lpf_exr),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFFFD)) 
    lpf_int0
       (.I0(dcm_locked),
        .I1(lpf_exr),
        .I2(lpf_asr),
        .I3(Q),
        .O(lpf_int0__0));
  FDRE #(
    .INIT(1'b0)) 
    lpf_int_reg
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(lpf_int0__0),
        .Q(lpf_int),
        .R(1'b0));
endmodule

(* C_AUX_RESET_HIGH = "1'b0" *) (* C_AUX_RST_WIDTH = "4" *) (* C_EXT_RESET_HIGH = "1'b0" *) 
(* C_EXT_RST_WIDTH = "4" *) (* C_FAMILY = "zynq" *) (* C_NUM_BUS_RST = "1" *) 
(* C_NUM_INTERCONNECT_ARESETN = "1" *) (* C_NUM_PERP_ARESETN = "1" *) (* C_NUM_PERP_RST = "1" *) 
(* ORIG_REF_NAME = "proc_sys_reset" *) 
module processor_proc_sys_reset_0_0_proc_sys_reset
   (slowest_sync_clk,
    ext_reset_in,
    aux_reset_in,
    mb_debug_sys_rst,
    dcm_locked,
    mb_reset,
    bus_struct_reset,
    peripheral_reset,
    interconnect_aresetn,
    peripheral_aresetn);
  input slowest_sync_clk;
  input ext_reset_in;
  input aux_reset_in;
  input mb_debug_sys_rst;
  input dcm_locked;
  output mb_reset;
  output [0:0]bus_struct_reset;
  output [0:0]peripheral_reset;
  output [0:0]interconnect_aresetn;
  output [0:0]peripheral_aresetn;

  wire Bsr_out;
  wire MB_out;
  wire Pr_out;
  wire SEQ_n_3;
  wire SEQ_n_4;
  wire aux_reset_in;
  wire [0:0]bus_struct_reset;
  wire dcm_locked;
  wire ext_reset_in;
  wire [0:0]interconnect_aresetn;
  wire lpf_int;
  wire mb_debug_sys_rst;
  wire mb_reset;
  wire [0:0]peripheral_aresetn;
  wire [0:0]peripheral_reset;
  wire slowest_sync_clk;

  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(SEQ_n_3),
        .Q(interconnect_aresetn),
        .R(1'b0));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(SEQ_n_4),
        .Q(peripheral_aresetn),
        .R(1'b0));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \BSR_OUT_DFF[0].FDRE_BSR 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(Bsr_out),
        .Q(bus_struct_reset),
        .R(1'b0));
  processor_proc_sys_reset_0_0_lpf EXT_LPF
       (.aux_reset_in(aux_reset_in),
        .dcm_locked(dcm_locked),
        .ext_reset_in(ext_reset_in),
        .lpf_int(lpf_int),
        .mb_debug_sys_rst(mb_debug_sys_rst),
        .slowest_sync_clk(slowest_sync_clk));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    FDRE_inst
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(MB_out),
        .Q(mb_reset),
        .R(1'b0));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \PR_OUT_DFF[0].FDRE_PER 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(Pr_out),
        .Q(peripheral_reset),
        .R(1'b0));
  processor_proc_sys_reset_0_0_sequence_psr SEQ
       (.Bsr_out(Bsr_out),
        .MB_out(MB_out),
        .Pr_out(Pr_out),
        .bsr_reg_0(SEQ_n_3),
        .lpf_int(lpf_int),
        .pr_reg_0(SEQ_n_4),
        .slowest_sync_clk(slowest_sync_clk));
endmodule

(* ORIG_REF_NAME = "sequence_psr" *) 
module processor_proc_sys_reset_0_0_sequence_psr
   (MB_out,
    Bsr_out,
    Pr_out,
    bsr_reg_0,
    pr_reg_0,
    lpf_int,
    slowest_sync_clk);
  output MB_out;
  output Bsr_out;
  output Pr_out;
  output bsr_reg_0;
  output pr_reg_0;
  input lpf_int;
  input slowest_sync_clk;

  wire Bsr_out;
  wire Core_i_1_n_0;
  wire MB_out;
  wire Pr_out;
  wire \bsr_dec_reg_n_0_[0] ;
  wire \bsr_dec_reg_n_0_[2] ;
  wire bsr_i_1_n_0;
  wire bsr_reg_0;
  wire \core_dec[0]_i_1_n_0 ;
  wire \core_dec[2]_i_1_n_0 ;
  wire \core_dec_reg_n_0_[0] ;
  wire \core_dec_reg_n_0_[1] ;
  wire from_sys_i_1_n_0;
  wire lpf_int;
  wire p_0_in;
  wire [2:0]p_3_out;
  wire [2:0]p_5_out;
  wire pr_dec0__0;
  wire \pr_dec_reg_n_0_[0] ;
  wire \pr_dec_reg_n_0_[2] ;
  wire pr_i_1_n_0;
  wire pr_reg_0;
  wire seq_clr;
  wire [5:0]seq_cnt;
  wire seq_cnt_en;
  wire slowest_sync_clk;

  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N_i_1 
       (.I0(Bsr_out),
        .O(bsr_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_i_1 
       (.I0(Pr_out),
        .O(pr_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h2)) 
    Core_i_1
       (.I0(MB_out),
        .I1(p_0_in),
        .O(Core_i_1_n_0));
  FDSE #(
    .INIT(1'b1)) 
    Core_reg
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(Core_i_1_n_0),
        .Q(MB_out),
        .S(lpf_int));
  processor_proc_sys_reset_0_0_upcnt_n SEQ_COUNTER
       (.Q(seq_cnt),
        .seq_clr(seq_clr),
        .seq_cnt_en(seq_cnt_en),
        .slowest_sync_clk(slowest_sync_clk));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h0090)) 
    \bsr_dec[0]_i_1 
       (.I0(seq_cnt_en),
        .I1(seq_cnt[4]),
        .I2(seq_cnt[3]),
        .I3(seq_cnt[5]),
        .O(p_5_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bsr_dec[2]_i_1 
       (.I0(\core_dec_reg_n_0_[1] ),
        .I1(\bsr_dec_reg_n_0_[0] ),
        .O(p_5_out[2]));
  FDRE #(
    .INIT(1'b0)) 
    \bsr_dec_reg[0] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(p_5_out[0]),
        .Q(\bsr_dec_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bsr_dec_reg[2] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(p_5_out[2]),
        .Q(\bsr_dec_reg_n_0_[2] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h2)) 
    bsr_i_1
       (.I0(Bsr_out),
        .I1(\bsr_dec_reg_n_0_[2] ),
        .O(bsr_i_1_n_0));
  FDSE #(
    .INIT(1'b1)) 
    bsr_reg
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(bsr_i_1_n_0),
        .Q(Bsr_out),
        .S(lpf_int));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h9000)) 
    \core_dec[0]_i_1 
       (.I0(seq_cnt_en),
        .I1(seq_cnt[4]),
        .I2(seq_cnt[3]),
        .I3(seq_cnt[5]),
        .O(\core_dec[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \core_dec[2]_i_1 
       (.I0(\core_dec_reg_n_0_[1] ),
        .I1(\core_dec_reg_n_0_[0] ),
        .O(\core_dec[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \core_dec_reg[0] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(\core_dec[0]_i_1_n_0 ),
        .Q(\core_dec_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \core_dec_reg[1] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(pr_dec0__0),
        .Q(\core_dec_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \core_dec_reg[2] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(\core_dec[2]_i_1_n_0 ),
        .Q(p_0_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h8)) 
    from_sys_i_1
       (.I0(MB_out),
        .I1(seq_cnt_en),
        .O(from_sys_i_1_n_0));
  FDSE #(
    .INIT(1'b0)) 
    from_sys_reg
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(from_sys_i_1_n_0),
        .Q(seq_cnt_en),
        .S(lpf_int));
  LUT4 #(
    .INIT(16'h0018)) 
    pr_dec0
       (.I0(seq_cnt_en),
        .I1(seq_cnt[0]),
        .I2(seq_cnt[2]),
        .I3(seq_cnt[1]),
        .O(pr_dec0__0));
  LUT4 #(
    .INIT(16'h0480)) 
    \pr_dec[0]_i_1 
       (.I0(seq_cnt_en),
        .I1(seq_cnt[3]),
        .I2(seq_cnt[5]),
        .I3(seq_cnt[4]),
        .O(p_3_out[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \pr_dec[2]_i_1 
       (.I0(\core_dec_reg_n_0_[1] ),
        .I1(\pr_dec_reg_n_0_[0] ),
        .O(p_3_out[2]));
  FDRE #(
    .INIT(1'b0)) 
    \pr_dec_reg[0] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(p_3_out[0]),
        .Q(\pr_dec_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pr_dec_reg[2] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(p_3_out[2]),
        .Q(\pr_dec_reg_n_0_[2] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h2)) 
    pr_i_1
       (.I0(Pr_out),
        .I1(\pr_dec_reg_n_0_[2] ),
        .O(pr_i_1_n_0));
  FDSE #(
    .INIT(1'b1)) 
    pr_reg
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(pr_i_1_n_0),
        .Q(Pr_out),
        .S(lpf_int));
  FDRE #(
    .INIT(1'b0)) 
    seq_clr_reg
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(1'b1),
        .Q(seq_clr),
        .R(lpf_int));
endmodule

(* ORIG_REF_NAME = "upcnt_n" *) 
module processor_proc_sys_reset_0_0_upcnt_n
   (Q,
    seq_clr,
    seq_cnt_en,
    slowest_sync_clk);
  output [5:0]Q;
  input seq_clr;
  input seq_cnt_en;
  input slowest_sync_clk;

  wire [5:0]Q;
  wire clear;
  wire [5:0]q_int0;
  wire seq_clr;
  wire seq_cnt_en;
  wire slowest_sync_clk;

  LUT1 #(
    .INIT(2'h1)) 
    \q_int[0]_i_1 
       (.I0(Q[0]),
        .O(q_int0[0]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \q_int[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(q_int0[1]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \q_int[2]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(q_int0[2]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \q_int[3]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(q_int0[3]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \q_int[4]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(q_int0[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \q_int[5]_i_1 
       (.I0(seq_clr),
        .O(clear));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \q_int[5]_i_2 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(q_int0[5]));
  FDRE #(
    .INIT(1'b1)) 
    \q_int_reg[0] 
       (.C(slowest_sync_clk),
        .CE(seq_cnt_en),
        .D(q_int0[0]),
        .Q(Q[0]),
        .R(clear));
  FDRE #(
    .INIT(1'b1)) 
    \q_int_reg[1] 
       (.C(slowest_sync_clk),
        .CE(seq_cnt_en),
        .D(q_int0[1]),
        .Q(Q[1]),
        .R(clear));
  FDRE #(
    .INIT(1'b1)) 
    \q_int_reg[2] 
       (.C(slowest_sync_clk),
        .CE(seq_cnt_en),
        .D(q_int0[2]),
        .Q(Q[2]),
        .R(clear));
  FDRE #(
    .INIT(1'b1)) 
    \q_int_reg[3] 
       (.C(slowest_sync_clk),
        .CE(seq_cnt_en),
        .D(q_int0[3]),
        .Q(Q[3]),
        .R(clear));
  FDRE #(
    .INIT(1'b1)) 
    \q_int_reg[4] 
       (.C(slowest_sync_clk),
        .CE(seq_cnt_en),
        .D(q_int0[4]),
        .Q(Q[4]),
        .R(clear));
  FDRE #(
    .INIT(1'b1)) 
    \q_int_reg[5] 
       (.C(slowest_sync_clk),
        .CE(seq_cnt_en),
        .D(q_int0[5]),
        .Q(Q[5]),
        .R(clear));
endmodule

(* CHECK_LICENSE_TYPE = "processor_processing_system7_0_0,processing_system7_v5_5_processing_system7,{}" *) (* X_CORE_INFO = "processing_system7_v5_5_processing_system7,Vivado 2020.1" *) (* downgradeipidentifiedwarnings = "yes" *) 
module processor_processing_system7_0_0
   (USB0_PORT_INDCTL,
    USB0_VBUS_PWRSELECT,
    USB0_VBUS_PWRFAULT,
    M_AXI_GP0_ARVALID,
    M_AXI_GP0_AWVALID,
    M_AXI_GP0_BREADY,
    M_AXI_GP0_RREADY,
    M_AXI_GP0_WLAST,
    M_AXI_GP0_WVALID,
    M_AXI_GP0_ARID,
    M_AXI_GP0_AWID,
    M_AXI_GP0_WID,
    M_AXI_GP0_ARBURST,
    M_AXI_GP0_ARLOCK,
    M_AXI_GP0_ARSIZE,
    M_AXI_GP0_AWBURST,
    M_AXI_GP0_AWLOCK,
    M_AXI_GP0_AWSIZE,
    M_AXI_GP0_ARPROT,
    M_AXI_GP0_AWPROT,
    M_AXI_GP0_ARADDR,
    M_AXI_GP0_AWADDR,
    M_AXI_GP0_WDATA,
    M_AXI_GP0_ARCACHE,
    M_AXI_GP0_ARLEN,
    M_AXI_GP0_ARQOS,
    M_AXI_GP0_AWCACHE,
    M_AXI_GP0_AWLEN,
    M_AXI_GP0_AWQOS,
    M_AXI_GP0_WSTRB,
    M_AXI_GP0_ACLK,
    M_AXI_GP0_ARREADY,
    M_AXI_GP0_AWREADY,
    M_AXI_GP0_BVALID,
    M_AXI_GP0_RLAST,
    M_AXI_GP0_RVALID,
    M_AXI_GP0_WREADY,
    M_AXI_GP0_BID,
    M_AXI_GP0_RID,
    M_AXI_GP0_BRESP,
    M_AXI_GP0_RRESP,
    M_AXI_GP0_RDATA,
    FCLK_CLK0,
    FCLK_RESET0_N,
    MIO,
    DDR_CAS_n,
    DDR_CKE,
    DDR_Clk_n,
    DDR_Clk,
    DDR_CS_n,
    DDR_DRSTB,
    DDR_ODT,
    DDR_RAS_n,
    DDR_WEB,
    DDR_BankAddr,
    DDR_Addr,
    DDR_VRN,
    DDR_VRP,
    DDR_DM,
    DDR_DQ,
    DDR_DQS_n,
    DDR_DQS,
    PS_SRSTB,
    PS_CLK,
    PS_PORB);
  (* X_INTERFACE_INFO = "xilinx.com:display_processing_system7:usbctrl:1.0 USBIND_0 PORT_INDCTL" *) output [1:0]USB0_PORT_INDCTL;
  (* X_INTERFACE_INFO = "xilinx.com:display_processing_system7:usbctrl:1.0 USBIND_0 VBUS_PWRSELECT" *) output USB0_VBUS_PWRSELECT;
  (* X_INTERFACE_INFO = "xilinx.com:display_processing_system7:usbctrl:1.0 USBIND_0 VBUS_PWRFAULT" *) input USB0_VBUS_PWRFAULT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 ARVALID" *) output M_AXI_GP0_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 AWVALID" *) output M_AXI_GP0_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 BREADY" *) output M_AXI_GP0_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 RREADY" *) output M_AXI_GP0_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 WLAST" *) output M_AXI_GP0_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 WVALID" *) output M_AXI_GP0_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 ARID" *) output [11:0]M_AXI_GP0_ARID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 AWID" *) output [11:0]M_AXI_GP0_AWID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 WID" *) output [11:0]M_AXI_GP0_WID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 ARBURST" *) output [1:0]M_AXI_GP0_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 ARLOCK" *) output [1:0]M_AXI_GP0_ARLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 ARSIZE" *) output [2:0]M_AXI_GP0_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 AWBURST" *) output [1:0]M_AXI_GP0_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 AWLOCK" *) output [1:0]M_AXI_GP0_AWLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 AWSIZE" *) output [2:0]M_AXI_GP0_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 ARPROT" *) output [2:0]M_AXI_GP0_ARPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 AWPROT" *) output [2:0]M_AXI_GP0_AWPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 ARADDR" *) output [31:0]M_AXI_GP0_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 AWADDR" *) output [31:0]M_AXI_GP0_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 WDATA" *) output [31:0]M_AXI_GP0_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 ARCACHE" *) output [3:0]M_AXI_GP0_ARCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 ARLEN" *) output [3:0]M_AXI_GP0_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 ARQOS" *) output [3:0]M_AXI_GP0_ARQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 AWCACHE" *) output [3:0]M_AXI_GP0_AWCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 AWLEN" *) output [3:0]M_AXI_GP0_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 AWQOS" *) output [3:0]M_AXI_GP0_AWQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 WSTRB" *) output [3:0]M_AXI_GP0_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 M_AXI_GP0_ACLK CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME M_AXI_GP0_ACLK, ASSOCIATED_BUSIF M_AXI_GP0, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN processor_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input M_AXI_GP0_ACLK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 ARREADY" *) input M_AXI_GP0_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 AWREADY" *) input M_AXI_GP0_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 BVALID" *) input M_AXI_GP0_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 RLAST" *) input M_AXI_GP0_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 RVALID" *) input M_AXI_GP0_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 WREADY" *) input M_AXI_GP0_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 BID" *) input [11:0]M_AXI_GP0_BID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 RID" *) input [11:0]M_AXI_GP0_RID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 BRESP" *) input [1:0]M_AXI_GP0_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 RRESP" *) input [1:0]M_AXI_GP0_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 RDATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME M_AXI_GP0, SUPPORTS_NARROW_BURST 0, NUM_WRITE_OUTSTANDING 8, NUM_READ_OUTSTANDING 8, DATA_WIDTH 32, PROTOCOL AXI3, FREQ_HZ 100000000, ID_WIDTH 12, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, MAX_BURST_LENGTH 16, PHASE 0.000, CLK_DOMAIN processor_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 4, NUM_WRITE_THREADS 4, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input [31:0]M_AXI_GP0_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 FCLK_CLK0 CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME FCLK_CLK0, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN processor_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) output FCLK_CLK0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 FCLK_RESET0_N RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME FCLK_RESET0_N, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) output FCLK_RESET0_N;
  (* X_INTERFACE_INFO = "xilinx.com:display_processing_system7:fixedio:1.0 FIXED_IO MIO" *) inout [53:0]MIO;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR CAS_N" *) inout DDR_CAS_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR CKE" *) inout DDR_CKE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR CK_N" *) inout DDR_Clk_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR CK_P" *) inout DDR_Clk;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR CS_N" *) inout DDR_CS_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR RESET_N" *) inout DDR_DRSTB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR ODT" *) inout DDR_ODT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR RAS_N" *) inout DDR_RAS_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR WE_N" *) inout DDR_WEB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR BA" *) inout [2:0]DDR_BankAddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR ADDR" *) inout [14:0]DDR_Addr;
  (* X_INTERFACE_INFO = "xilinx.com:display_processing_system7:fixedio:1.0 FIXED_IO DDR_VRN" *) inout DDR_VRN;
  (* X_INTERFACE_INFO = "xilinx.com:display_processing_system7:fixedio:1.0 FIXED_IO DDR_VRP" *) inout DDR_VRP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR DM" *) inout [3:0]DDR_DM;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR DQ" *) inout [31:0]DDR_DQ;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR DQS_N" *) inout [3:0]DDR_DQS_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR DQS_P" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME DDR, CAN_DEBUG false, TIMEPERIOD_PS 1250, MEMORY_TYPE COMPONENTS, DATA_WIDTH 8, CS_ENABLED true, DATA_MASK_ENABLED true, SLOT Single, MEM_ADDR_MAP ROW_COLUMN_BANK, BURST_LENGTH 8, AXI_ARBITRATION_SCHEME TDM, CAS_LATENCY 11, CAS_WRITE_LATENCY 11" *) inout [3:0]DDR_DQS;
  (* X_INTERFACE_INFO = "xilinx.com:display_processing_system7:fixedio:1.0 FIXED_IO PS_SRSTB" *) inout PS_SRSTB;
  (* X_INTERFACE_INFO = "xilinx.com:display_processing_system7:fixedio:1.0 FIXED_IO PS_CLK" *) inout PS_CLK;
  (* X_INTERFACE_INFO = "xilinx.com:display_processing_system7:fixedio:1.0 FIXED_IO PS_PORB" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME FIXED_IO, CAN_DEBUG false" *) inout PS_PORB;

  wire [14:0]DDR_Addr;
  wire [2:0]DDR_BankAddr;
  wire DDR_CAS_n;
  wire DDR_CKE;
  wire DDR_CS_n;
  wire DDR_Clk;
  wire DDR_Clk_n;
  wire [3:0]DDR_DM;
  wire [31:0]DDR_DQ;
  wire [3:0]DDR_DQS;
  wire [3:0]DDR_DQS_n;
  wire DDR_DRSTB;
  wire DDR_ODT;
  wire DDR_RAS_n;
  wire DDR_VRN;
  wire DDR_VRP;
  wire DDR_WEB;
  wire FCLK_CLK0;
  wire FCLK_RESET0_N;
  wire [53:0]MIO;
  wire M_AXI_GP0_ACLK;
  wire [31:0]M_AXI_GP0_ARADDR;
  wire [1:0]M_AXI_GP0_ARBURST;
  wire [3:0]M_AXI_GP0_ARCACHE;
  wire [11:0]M_AXI_GP0_ARID;
  wire [3:0]M_AXI_GP0_ARLEN;
  wire [1:0]M_AXI_GP0_ARLOCK;
  wire [2:0]M_AXI_GP0_ARPROT;
  wire [3:0]M_AXI_GP0_ARQOS;
  wire M_AXI_GP0_ARREADY;
  wire [2:0]M_AXI_GP0_ARSIZE;
  wire M_AXI_GP0_ARVALID;
  wire [31:0]M_AXI_GP0_AWADDR;
  wire [1:0]M_AXI_GP0_AWBURST;
  wire [3:0]M_AXI_GP0_AWCACHE;
  wire [11:0]M_AXI_GP0_AWID;
  wire [3:0]M_AXI_GP0_AWLEN;
  wire [1:0]M_AXI_GP0_AWLOCK;
  wire [2:0]M_AXI_GP0_AWPROT;
  wire [3:0]M_AXI_GP0_AWQOS;
  wire M_AXI_GP0_AWREADY;
  wire [2:0]M_AXI_GP0_AWSIZE;
  wire M_AXI_GP0_AWVALID;
  wire [11:0]M_AXI_GP0_BID;
  wire M_AXI_GP0_BREADY;
  wire [1:0]M_AXI_GP0_BRESP;
  wire M_AXI_GP0_BVALID;
  wire [31:0]M_AXI_GP0_RDATA;
  wire [11:0]M_AXI_GP0_RID;
  wire M_AXI_GP0_RLAST;
  wire M_AXI_GP0_RREADY;
  wire [1:0]M_AXI_GP0_RRESP;
  wire M_AXI_GP0_RVALID;
  wire [31:0]M_AXI_GP0_WDATA;
  wire [11:0]M_AXI_GP0_WID;
  wire M_AXI_GP0_WLAST;
  wire M_AXI_GP0_WREADY;
  wire [3:0]M_AXI_GP0_WSTRB;
  wire M_AXI_GP0_WVALID;
  wire PS_CLK;
  wire PS_PORB;
  wire PS_SRSTB;
  wire [1:0]USB0_PORT_INDCTL;
  wire USB0_VBUS_PWRFAULT;
  wire USB0_VBUS_PWRSELECT;
  wire NLW_inst_CAN0_PHY_TX_UNCONNECTED;
  wire NLW_inst_CAN1_PHY_TX_UNCONNECTED;
  wire NLW_inst_DMA0_DAVALID_UNCONNECTED;
  wire NLW_inst_DMA0_DRREADY_UNCONNECTED;
  wire NLW_inst_DMA0_RSTN_UNCONNECTED;
  wire NLW_inst_DMA1_DAVALID_UNCONNECTED;
  wire NLW_inst_DMA1_DRREADY_UNCONNECTED;
  wire NLW_inst_DMA1_RSTN_UNCONNECTED;
  wire NLW_inst_DMA2_DAVALID_UNCONNECTED;
  wire NLW_inst_DMA2_DRREADY_UNCONNECTED;
  wire NLW_inst_DMA2_RSTN_UNCONNECTED;
  wire NLW_inst_DMA3_DAVALID_UNCONNECTED;
  wire NLW_inst_DMA3_DRREADY_UNCONNECTED;
  wire NLW_inst_DMA3_RSTN_UNCONNECTED;
  wire NLW_inst_ENET0_GMII_TX_EN_UNCONNECTED;
  wire NLW_inst_ENET0_GMII_TX_ER_UNCONNECTED;
  wire NLW_inst_ENET0_MDIO_MDC_UNCONNECTED;
  wire NLW_inst_ENET0_MDIO_O_UNCONNECTED;
  wire NLW_inst_ENET0_MDIO_T_UNCONNECTED;
  wire NLW_inst_ENET0_PTP_DELAY_REQ_RX_UNCONNECTED;
  wire NLW_inst_ENET0_PTP_DELAY_REQ_TX_UNCONNECTED;
  wire NLW_inst_ENET0_PTP_PDELAY_REQ_RX_UNCONNECTED;
  wire NLW_inst_ENET0_PTP_PDELAY_REQ_TX_UNCONNECTED;
  wire NLW_inst_ENET0_PTP_PDELAY_RESP_RX_UNCONNECTED;
  wire NLW_inst_ENET0_PTP_PDELAY_RESP_TX_UNCONNECTED;
  wire NLW_inst_ENET0_PTP_SYNC_FRAME_RX_UNCONNECTED;
  wire NLW_inst_ENET0_PTP_SYNC_FRAME_TX_UNCONNECTED;
  wire NLW_inst_ENET0_SOF_RX_UNCONNECTED;
  wire NLW_inst_ENET0_SOF_TX_UNCONNECTED;
  wire NLW_inst_ENET1_GMII_TX_EN_UNCONNECTED;
  wire NLW_inst_ENET1_GMII_TX_ER_UNCONNECTED;
  wire NLW_inst_ENET1_MDIO_MDC_UNCONNECTED;
  wire NLW_inst_ENET1_MDIO_O_UNCONNECTED;
  wire NLW_inst_ENET1_MDIO_T_UNCONNECTED;
  wire NLW_inst_ENET1_PTP_DELAY_REQ_RX_UNCONNECTED;
  wire NLW_inst_ENET1_PTP_DELAY_REQ_TX_UNCONNECTED;
  wire NLW_inst_ENET1_PTP_PDELAY_REQ_RX_UNCONNECTED;
  wire NLW_inst_ENET1_PTP_PDELAY_REQ_TX_UNCONNECTED;
  wire NLW_inst_ENET1_PTP_PDELAY_RESP_RX_UNCONNECTED;
  wire NLW_inst_ENET1_PTP_PDELAY_RESP_TX_UNCONNECTED;
  wire NLW_inst_ENET1_PTP_SYNC_FRAME_RX_UNCONNECTED;
  wire NLW_inst_ENET1_PTP_SYNC_FRAME_TX_UNCONNECTED;
  wire NLW_inst_ENET1_SOF_RX_UNCONNECTED;
  wire NLW_inst_ENET1_SOF_TX_UNCONNECTED;
  wire NLW_inst_EVENT_EVENTO_UNCONNECTED;
  wire NLW_inst_FCLK_CLK1_UNCONNECTED;
  wire NLW_inst_FCLK_CLK2_UNCONNECTED;
  wire NLW_inst_FCLK_CLK3_UNCONNECTED;
  wire NLW_inst_FCLK_RESET1_N_UNCONNECTED;
  wire NLW_inst_FCLK_RESET2_N_UNCONNECTED;
  wire NLW_inst_FCLK_RESET3_N_UNCONNECTED;
  wire NLW_inst_FTMT_F2P_TRIGACK_0_UNCONNECTED;
  wire NLW_inst_FTMT_F2P_TRIGACK_1_UNCONNECTED;
  wire NLW_inst_FTMT_F2P_TRIGACK_2_UNCONNECTED;
  wire NLW_inst_FTMT_F2P_TRIGACK_3_UNCONNECTED;
  wire NLW_inst_FTMT_P2F_TRIG_0_UNCONNECTED;
  wire NLW_inst_FTMT_P2F_TRIG_1_UNCONNECTED;
  wire NLW_inst_FTMT_P2F_TRIG_2_UNCONNECTED;
  wire NLW_inst_FTMT_P2F_TRIG_3_UNCONNECTED;
  wire NLW_inst_I2C0_SCL_O_UNCONNECTED;
  wire NLW_inst_I2C0_SCL_T_UNCONNECTED;
  wire NLW_inst_I2C0_SDA_O_UNCONNECTED;
  wire NLW_inst_I2C0_SDA_T_UNCONNECTED;
  wire NLW_inst_I2C1_SCL_O_UNCONNECTED;
  wire NLW_inst_I2C1_SCL_T_UNCONNECTED;
  wire NLW_inst_I2C1_SDA_O_UNCONNECTED;
  wire NLW_inst_I2C1_SDA_T_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_CAN0_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_CAN1_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_CTI_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_DMAC0_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_DMAC1_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_DMAC2_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_DMAC3_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_DMAC4_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_DMAC5_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_DMAC6_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_DMAC7_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_DMAC_ABORT_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_ENET0_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_ENET1_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_ENET_WAKE0_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_ENET_WAKE1_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_GPIO_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_I2C0_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_I2C1_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_QSPI_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_SDIO0_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_SDIO1_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_SMC_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_SPI0_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_SPI1_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_UART0_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_UART1_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_USB0_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_USB1_UNCONNECTED;
  wire NLW_inst_M_AXI_GP0_ARESETN_UNCONNECTED;
  wire NLW_inst_M_AXI_GP1_ARESETN_UNCONNECTED;
  wire NLW_inst_M_AXI_GP1_ARVALID_UNCONNECTED;
  wire NLW_inst_M_AXI_GP1_AWVALID_UNCONNECTED;
  wire NLW_inst_M_AXI_GP1_BREADY_UNCONNECTED;
  wire NLW_inst_M_AXI_GP1_RREADY_UNCONNECTED;
  wire NLW_inst_M_AXI_GP1_WLAST_UNCONNECTED;
  wire NLW_inst_M_AXI_GP1_WVALID_UNCONNECTED;
  wire NLW_inst_PJTAG_TDO_UNCONNECTED;
  wire NLW_inst_SDIO0_BUSPOW_UNCONNECTED;
  wire NLW_inst_SDIO0_CLK_UNCONNECTED;
  wire NLW_inst_SDIO0_CMD_O_UNCONNECTED;
  wire NLW_inst_SDIO0_CMD_T_UNCONNECTED;
  wire NLW_inst_SDIO0_LED_UNCONNECTED;
  wire NLW_inst_SDIO1_BUSPOW_UNCONNECTED;
  wire NLW_inst_SDIO1_CLK_UNCONNECTED;
  wire NLW_inst_SDIO1_CMD_O_UNCONNECTED;
  wire NLW_inst_SDIO1_CMD_T_UNCONNECTED;
  wire NLW_inst_SDIO1_LED_UNCONNECTED;
  wire NLW_inst_SPI0_MISO_O_UNCONNECTED;
  wire NLW_inst_SPI0_MISO_T_UNCONNECTED;
  wire NLW_inst_SPI0_MOSI_O_UNCONNECTED;
  wire NLW_inst_SPI0_MOSI_T_UNCONNECTED;
  wire NLW_inst_SPI0_SCLK_O_UNCONNECTED;
  wire NLW_inst_SPI0_SCLK_T_UNCONNECTED;
  wire NLW_inst_SPI0_SS1_O_UNCONNECTED;
  wire NLW_inst_SPI0_SS2_O_UNCONNECTED;
  wire NLW_inst_SPI0_SS_O_UNCONNECTED;
  wire NLW_inst_SPI0_SS_T_UNCONNECTED;
  wire NLW_inst_SPI1_MISO_O_UNCONNECTED;
  wire NLW_inst_SPI1_MISO_T_UNCONNECTED;
  wire NLW_inst_SPI1_MOSI_O_UNCONNECTED;
  wire NLW_inst_SPI1_MOSI_T_UNCONNECTED;
  wire NLW_inst_SPI1_SCLK_O_UNCONNECTED;
  wire NLW_inst_SPI1_SCLK_T_UNCONNECTED;
  wire NLW_inst_SPI1_SS1_O_UNCONNECTED;
  wire NLW_inst_SPI1_SS2_O_UNCONNECTED;
  wire NLW_inst_SPI1_SS_O_UNCONNECTED;
  wire NLW_inst_SPI1_SS_T_UNCONNECTED;
  wire NLW_inst_S_AXI_ACP_ARESETN_UNCONNECTED;
  wire NLW_inst_S_AXI_ACP_ARREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_ACP_AWREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_ACP_BVALID_UNCONNECTED;
  wire NLW_inst_S_AXI_ACP_RLAST_UNCONNECTED;
  wire NLW_inst_S_AXI_ACP_RVALID_UNCONNECTED;
  wire NLW_inst_S_AXI_ACP_WREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_GP0_ARESETN_UNCONNECTED;
  wire NLW_inst_S_AXI_GP0_ARREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_GP0_AWREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_GP0_BVALID_UNCONNECTED;
  wire NLW_inst_S_AXI_GP0_RLAST_UNCONNECTED;
  wire NLW_inst_S_AXI_GP0_RVALID_UNCONNECTED;
  wire NLW_inst_S_AXI_GP0_WREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_GP1_ARESETN_UNCONNECTED;
  wire NLW_inst_S_AXI_GP1_ARREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_GP1_AWREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_GP1_BVALID_UNCONNECTED;
  wire NLW_inst_S_AXI_GP1_RLAST_UNCONNECTED;
  wire NLW_inst_S_AXI_GP1_RVALID_UNCONNECTED;
  wire NLW_inst_S_AXI_GP1_WREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_HP0_ARESETN_UNCONNECTED;
  wire NLW_inst_S_AXI_HP0_ARREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_HP0_AWREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_HP0_BVALID_UNCONNECTED;
  wire NLW_inst_S_AXI_HP0_RLAST_UNCONNECTED;
  wire NLW_inst_S_AXI_HP0_RVALID_UNCONNECTED;
  wire NLW_inst_S_AXI_HP0_WREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_HP1_ARESETN_UNCONNECTED;
  wire NLW_inst_S_AXI_HP1_ARREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_HP1_AWREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_HP1_BVALID_UNCONNECTED;
  wire NLW_inst_S_AXI_HP1_RLAST_UNCONNECTED;
  wire NLW_inst_S_AXI_HP1_RVALID_UNCONNECTED;
  wire NLW_inst_S_AXI_HP1_WREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_HP2_ARESETN_UNCONNECTED;
  wire NLW_inst_S_AXI_HP2_ARREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_HP2_AWREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_HP2_BVALID_UNCONNECTED;
  wire NLW_inst_S_AXI_HP2_RLAST_UNCONNECTED;
  wire NLW_inst_S_AXI_HP2_RVALID_UNCONNECTED;
  wire NLW_inst_S_AXI_HP2_WREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_HP3_ARESETN_UNCONNECTED;
  wire NLW_inst_S_AXI_HP3_ARREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_HP3_AWREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_HP3_BVALID_UNCONNECTED;
  wire NLW_inst_S_AXI_HP3_RLAST_UNCONNECTED;
  wire NLW_inst_S_AXI_HP3_RVALID_UNCONNECTED;
  wire NLW_inst_S_AXI_HP3_WREADY_UNCONNECTED;
  wire NLW_inst_TRACE_CLK_OUT_UNCONNECTED;
  wire NLW_inst_TRACE_CTL_UNCONNECTED;
  wire NLW_inst_TTC0_WAVE0_OUT_UNCONNECTED;
  wire NLW_inst_TTC0_WAVE1_OUT_UNCONNECTED;
  wire NLW_inst_TTC0_WAVE2_OUT_UNCONNECTED;
  wire NLW_inst_TTC1_WAVE0_OUT_UNCONNECTED;
  wire NLW_inst_TTC1_WAVE1_OUT_UNCONNECTED;
  wire NLW_inst_TTC1_WAVE2_OUT_UNCONNECTED;
  wire NLW_inst_UART0_DTRN_UNCONNECTED;
  wire NLW_inst_UART0_RTSN_UNCONNECTED;
  wire NLW_inst_UART0_TX_UNCONNECTED;
  wire NLW_inst_UART1_DTRN_UNCONNECTED;
  wire NLW_inst_UART1_RTSN_UNCONNECTED;
  wire NLW_inst_UART1_TX_UNCONNECTED;
  wire NLW_inst_USB1_VBUS_PWRSELECT_UNCONNECTED;
  wire NLW_inst_WDT_RST_OUT_UNCONNECTED;
  wire [1:0]NLW_inst_DMA0_DATYPE_UNCONNECTED;
  wire [1:0]NLW_inst_DMA1_DATYPE_UNCONNECTED;
  wire [1:0]NLW_inst_DMA2_DATYPE_UNCONNECTED;
  wire [1:0]NLW_inst_DMA3_DATYPE_UNCONNECTED;
  wire [7:0]NLW_inst_ENET0_GMII_TXD_UNCONNECTED;
  wire [7:0]NLW_inst_ENET1_GMII_TXD_UNCONNECTED;
  wire [1:0]NLW_inst_EVENT_STANDBYWFE_UNCONNECTED;
  wire [1:0]NLW_inst_EVENT_STANDBYWFI_UNCONNECTED;
  wire [31:0]NLW_inst_FTMT_P2F_DEBUG_UNCONNECTED;
  wire [63:0]NLW_inst_GPIO_O_UNCONNECTED;
  wire [63:0]NLW_inst_GPIO_T_UNCONNECTED;
  wire [31:0]NLW_inst_M_AXI_GP1_ARADDR_UNCONNECTED;
  wire [1:0]NLW_inst_M_AXI_GP1_ARBURST_UNCONNECTED;
  wire [3:0]NLW_inst_M_AXI_GP1_ARCACHE_UNCONNECTED;
  wire [11:0]NLW_inst_M_AXI_GP1_ARID_UNCONNECTED;
  wire [3:0]NLW_inst_M_AXI_GP1_ARLEN_UNCONNECTED;
  wire [1:0]NLW_inst_M_AXI_GP1_ARLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_M_AXI_GP1_ARPROT_UNCONNECTED;
  wire [3:0]NLW_inst_M_AXI_GP1_ARQOS_UNCONNECTED;
  wire [2:0]NLW_inst_M_AXI_GP1_ARSIZE_UNCONNECTED;
  wire [31:0]NLW_inst_M_AXI_GP1_AWADDR_UNCONNECTED;
  wire [1:0]NLW_inst_M_AXI_GP1_AWBURST_UNCONNECTED;
  wire [3:0]NLW_inst_M_AXI_GP1_AWCACHE_UNCONNECTED;
  wire [11:0]NLW_inst_M_AXI_GP1_AWID_UNCONNECTED;
  wire [3:0]NLW_inst_M_AXI_GP1_AWLEN_UNCONNECTED;
  wire [1:0]NLW_inst_M_AXI_GP1_AWLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_M_AXI_GP1_AWPROT_UNCONNECTED;
  wire [3:0]NLW_inst_M_AXI_GP1_AWQOS_UNCONNECTED;
  wire [2:0]NLW_inst_M_AXI_GP1_AWSIZE_UNCONNECTED;
  wire [31:0]NLW_inst_M_AXI_GP1_WDATA_UNCONNECTED;
  wire [11:0]NLW_inst_M_AXI_GP1_WID_UNCONNECTED;
  wire [3:0]NLW_inst_M_AXI_GP1_WSTRB_UNCONNECTED;
  wire [2:0]NLW_inst_SDIO0_BUSVOLT_UNCONNECTED;
  wire [3:0]NLW_inst_SDIO0_DATA_O_UNCONNECTED;
  wire [3:0]NLW_inst_SDIO0_DATA_T_UNCONNECTED;
  wire [2:0]NLW_inst_SDIO1_BUSVOLT_UNCONNECTED;
  wire [3:0]NLW_inst_SDIO1_DATA_O_UNCONNECTED;
  wire [3:0]NLW_inst_SDIO1_DATA_T_UNCONNECTED;
  wire [2:0]NLW_inst_S_AXI_ACP_BID_UNCONNECTED;
  wire [1:0]NLW_inst_S_AXI_ACP_BRESP_UNCONNECTED;
  wire [63:0]NLW_inst_S_AXI_ACP_RDATA_UNCONNECTED;
  wire [2:0]NLW_inst_S_AXI_ACP_RID_UNCONNECTED;
  wire [1:0]NLW_inst_S_AXI_ACP_RRESP_UNCONNECTED;
  wire [5:0]NLW_inst_S_AXI_GP0_BID_UNCONNECTED;
  wire [1:0]NLW_inst_S_AXI_GP0_BRESP_UNCONNECTED;
  wire [31:0]NLW_inst_S_AXI_GP0_RDATA_UNCONNECTED;
  wire [5:0]NLW_inst_S_AXI_GP0_RID_UNCONNECTED;
  wire [1:0]NLW_inst_S_AXI_GP0_RRESP_UNCONNECTED;
  wire [5:0]NLW_inst_S_AXI_GP1_BID_UNCONNECTED;
  wire [1:0]NLW_inst_S_AXI_GP1_BRESP_UNCONNECTED;
  wire [31:0]NLW_inst_S_AXI_GP1_RDATA_UNCONNECTED;
  wire [5:0]NLW_inst_S_AXI_GP1_RID_UNCONNECTED;
  wire [1:0]NLW_inst_S_AXI_GP1_RRESP_UNCONNECTED;
  wire [5:0]NLW_inst_S_AXI_HP0_BID_UNCONNECTED;
  wire [1:0]NLW_inst_S_AXI_HP0_BRESP_UNCONNECTED;
  wire [2:0]NLW_inst_S_AXI_HP0_RACOUNT_UNCONNECTED;
  wire [7:0]NLW_inst_S_AXI_HP0_RCOUNT_UNCONNECTED;
  wire [63:0]NLW_inst_S_AXI_HP0_RDATA_UNCONNECTED;
  wire [5:0]NLW_inst_S_AXI_HP0_RID_UNCONNECTED;
  wire [1:0]NLW_inst_S_AXI_HP0_RRESP_UNCONNECTED;
  wire [5:0]NLW_inst_S_AXI_HP0_WACOUNT_UNCONNECTED;
  wire [7:0]NLW_inst_S_AXI_HP0_WCOUNT_UNCONNECTED;
  wire [5:0]NLW_inst_S_AXI_HP1_BID_UNCONNECTED;
  wire [1:0]NLW_inst_S_AXI_HP1_BRESP_UNCONNECTED;
  wire [2:0]NLW_inst_S_AXI_HP1_RACOUNT_UNCONNECTED;
  wire [7:0]NLW_inst_S_AXI_HP1_RCOUNT_UNCONNECTED;
  wire [63:0]NLW_inst_S_AXI_HP1_RDATA_UNCONNECTED;
  wire [5:0]NLW_inst_S_AXI_HP1_RID_UNCONNECTED;
  wire [1:0]NLW_inst_S_AXI_HP1_RRESP_UNCONNECTED;
  wire [5:0]NLW_inst_S_AXI_HP1_WACOUNT_UNCONNECTED;
  wire [7:0]NLW_inst_S_AXI_HP1_WCOUNT_UNCONNECTED;
  wire [5:0]NLW_inst_S_AXI_HP2_BID_UNCONNECTED;
  wire [1:0]NLW_inst_S_AXI_HP2_BRESP_UNCONNECTED;
  wire [2:0]NLW_inst_S_AXI_HP2_RACOUNT_UNCONNECTED;
  wire [7:0]NLW_inst_S_AXI_HP2_RCOUNT_UNCONNECTED;
  wire [63:0]NLW_inst_S_AXI_HP2_RDATA_UNCONNECTED;
  wire [5:0]NLW_inst_S_AXI_HP2_RID_UNCONNECTED;
  wire [1:0]NLW_inst_S_AXI_HP2_RRESP_UNCONNECTED;
  wire [5:0]NLW_inst_S_AXI_HP2_WACOUNT_UNCONNECTED;
  wire [7:0]NLW_inst_S_AXI_HP2_WCOUNT_UNCONNECTED;
  wire [5:0]NLW_inst_S_AXI_HP3_BID_UNCONNECTED;
  wire [1:0]NLW_inst_S_AXI_HP3_BRESP_UNCONNECTED;
  wire [2:0]NLW_inst_S_AXI_HP3_RACOUNT_UNCONNECTED;
  wire [7:0]NLW_inst_S_AXI_HP3_RCOUNT_UNCONNECTED;
  wire [63:0]NLW_inst_S_AXI_HP3_RDATA_UNCONNECTED;
  wire [5:0]NLW_inst_S_AXI_HP3_RID_UNCONNECTED;
  wire [1:0]NLW_inst_S_AXI_HP3_RRESP_UNCONNECTED;
  wire [5:0]NLW_inst_S_AXI_HP3_WACOUNT_UNCONNECTED;
  wire [7:0]NLW_inst_S_AXI_HP3_WCOUNT_UNCONNECTED;
  wire [1:0]NLW_inst_TRACE_DATA_UNCONNECTED;
  wire [1:0]NLW_inst_USB1_PORT_INDCTL_UNCONNECTED;

  (* C_DM_WIDTH = "4" *) 
  (* C_DQS_WIDTH = "4" *) 
  (* C_DQ_WIDTH = "32" *) 
  (* C_EMIO_GPIO_WIDTH = "64" *) 
  (* C_EN_EMIO_ENET0 = "0" *) 
  (* C_EN_EMIO_ENET1 = "0" *) 
  (* C_EN_EMIO_PJTAG = "0" *) 
  (* C_EN_EMIO_TRACE = "0" *) 
  (* C_FCLK_CLK0_BUF = "TRUE" *) 
  (* C_FCLK_CLK1_BUF = "FALSE" *) 
  (* C_FCLK_CLK2_BUF = "FALSE" *) 
  (* C_FCLK_CLK3_BUF = "FALSE" *) 
  (* C_GP0_EN_MODIFIABLE_TXN = "1" *) 
  (* C_GP1_EN_MODIFIABLE_TXN = "1" *) 
  (* C_INCLUDE_ACP_TRANS_CHECK = "0" *) 
  (* C_INCLUDE_TRACE_BUFFER = "0" *) 
  (* C_IRQ_F2P_MODE = "DIRECT" *) 
  (* C_MIO_PRIMITIVE = "54" *) 
  (* C_M_AXI_GP0_ENABLE_STATIC_REMAP = "0" *) 
  (* C_M_AXI_GP0_ID_WIDTH = "12" *) 
  (* C_M_AXI_GP0_THREAD_ID_WIDTH = "12" *) 
  (* C_M_AXI_GP1_ENABLE_STATIC_REMAP = "0" *) 
  (* C_M_AXI_GP1_ID_WIDTH = "12" *) 
  (* C_M_AXI_GP1_THREAD_ID_WIDTH = "12" *) 
  (* C_NUM_F2P_INTR_INPUTS = "1" *) 
  (* C_PACKAGE_NAME = "clg400" *) 
  (* C_PS7_SI_REV = "PRODUCTION" *) 
  (* C_S_AXI_ACP_ARUSER_VAL = "31" *) 
  (* C_S_AXI_ACP_AWUSER_VAL = "31" *) 
  (* C_S_AXI_ACP_ID_WIDTH = "3" *) 
  (* C_S_AXI_GP0_ID_WIDTH = "6" *) 
  (* C_S_AXI_GP1_ID_WIDTH = "6" *) 
  (* C_S_AXI_HP0_DATA_WIDTH = "64" *) 
  (* C_S_AXI_HP0_ID_WIDTH = "6" *) 
  (* C_S_AXI_HP1_DATA_WIDTH = "64" *) 
  (* C_S_AXI_HP1_ID_WIDTH = "6" *) 
  (* C_S_AXI_HP2_DATA_WIDTH = "64" *) 
  (* C_S_AXI_HP2_ID_WIDTH = "6" *) 
  (* C_S_AXI_HP3_DATA_WIDTH = "64" *) 
  (* C_S_AXI_HP3_ID_WIDTH = "6" *) 
  (* C_TRACE_BUFFER_CLOCK_DELAY = "12" *) 
  (* C_TRACE_BUFFER_FIFO_SIZE = "128" *) 
  (* C_TRACE_INTERNAL_WIDTH = "2" *) 
  (* C_TRACE_PIPELINE_WIDTH = "8" *) 
  (* C_USE_AXI_NONSECURE = "0" *) 
  (* C_USE_DEFAULT_ACP_USER_VAL = "0" *) 
  (* C_USE_M_AXI_GP0 = "1" *) 
  (* C_USE_M_AXI_GP1 = "0" *) 
  (* C_USE_S_AXI_ACP = "0" *) 
  (* C_USE_S_AXI_GP0 = "0" *) 
  (* C_USE_S_AXI_GP1 = "0" *) 
  (* C_USE_S_AXI_HP0 = "0" *) 
  (* C_USE_S_AXI_HP1 = "0" *) 
  (* C_USE_S_AXI_HP2 = "0" *) 
  (* C_USE_S_AXI_HP3 = "0" *) 
  (* HW_HANDOFF = "processor_processing_system7_0_0.hwdef" *) 
  (* POWER = "<PROCESSOR name={system} numA9Cores={2} clockFreq={650} load={0.5} /><MEMORY name={code} memType={DDR3} dataWidth={16} clockFreq={525} readRate={0.5} writeRate={0.5} /><IO interface={GPIO_Bank_1} ioStandard={LVCMOS18} bidis={4} ioBank={Vcco_p1} clockFreq={1} usageRate={0.5} /><IO interface={GPIO_Bank_0} ioStandard={LVCMOS33} bidis={6} ioBank={Vcco_p0} clockFreq={1} usageRate={0.5} /><IO interface={UART} ioStandard={LVCMOS33} bidis={2} ioBank={Vcco_p0} clockFreq={100.000000} usageRate={0.5} /><IO interface={SD} ioStandard={LVCMOS18} bidis={7} ioBank={Vcco_p1} clockFreq={50.000000} usageRate={0.5} /><IO interface={USB} ioStandard={LVCMOS18} bidis={12} ioBank={Vcco_p1} clockFreq={60} usageRate={0.5} /><IO interface={GigE} ioStandard={LVCMOS18} bidis={14} ioBank={Vcco_p1} clockFreq={125.000000} usageRate={0.5} /><IO interface={QSPI} ioStandard={LVCMOS33} bidis={7} ioBank={Vcco_p0} clockFreq={200} usageRate={0.5} /><PLL domain={Processor} vco={1300.000} /><PLL domain={Memory} vco={1050.000} /><PLL domain={IO} vco={1000.000} /><AXI interface={M_AXI_GP0} dataWidth={32} clockFreq={10} usageRate={0.5} />/>" *) 
  (* USE_TRACE_DATA_EDGE_DETECTOR = "0" *) 
  processor_processing_system7_0_0_processing_system7_v5_5_processing_system7 inst
       (.CAN0_PHY_RX(1'b0),
        .CAN0_PHY_TX(NLW_inst_CAN0_PHY_TX_UNCONNECTED),
        .CAN1_PHY_RX(1'b0),
        .CAN1_PHY_TX(NLW_inst_CAN1_PHY_TX_UNCONNECTED),
        .Core0_nFIQ(1'b0),
        .Core0_nIRQ(1'b0),
        .Core1_nFIQ(1'b0),
        .Core1_nIRQ(1'b0),
        .DDR_ARB({1'b0,1'b0,1'b0,1'b0}),
        .DDR_Addr(DDR_Addr),
        .DDR_BankAddr(DDR_BankAddr),
        .DDR_CAS_n(DDR_CAS_n),
        .DDR_CKE(DDR_CKE),
        .DDR_CS_n(DDR_CS_n),
        .DDR_Clk(DDR_Clk),
        .DDR_Clk_n(DDR_Clk_n),
        .DDR_DM(DDR_DM),
        .DDR_DQ(DDR_DQ),
        .DDR_DQS(DDR_DQS),
        .DDR_DQS_n(DDR_DQS_n),
        .DDR_DRSTB(DDR_DRSTB),
        .DDR_ODT(DDR_ODT),
        .DDR_RAS_n(DDR_RAS_n),
        .DDR_VRN(DDR_VRN),
        .DDR_VRP(DDR_VRP),
        .DDR_WEB(DDR_WEB),
        .DMA0_ACLK(1'b0),
        .DMA0_DAREADY(1'b0),
        .DMA0_DATYPE(NLW_inst_DMA0_DATYPE_UNCONNECTED[1:0]),
        .DMA0_DAVALID(NLW_inst_DMA0_DAVALID_UNCONNECTED),
        .DMA0_DRLAST(1'b0),
        .DMA0_DRREADY(NLW_inst_DMA0_DRREADY_UNCONNECTED),
        .DMA0_DRTYPE({1'b0,1'b0}),
        .DMA0_DRVALID(1'b0),
        .DMA0_RSTN(NLW_inst_DMA0_RSTN_UNCONNECTED),
        .DMA1_ACLK(1'b0),
        .DMA1_DAREADY(1'b0),
        .DMA1_DATYPE(NLW_inst_DMA1_DATYPE_UNCONNECTED[1:0]),
        .DMA1_DAVALID(NLW_inst_DMA1_DAVALID_UNCONNECTED),
        .DMA1_DRLAST(1'b0),
        .DMA1_DRREADY(NLW_inst_DMA1_DRREADY_UNCONNECTED),
        .DMA1_DRTYPE({1'b0,1'b0}),
        .DMA1_DRVALID(1'b0),
        .DMA1_RSTN(NLW_inst_DMA1_RSTN_UNCONNECTED),
        .DMA2_ACLK(1'b0),
        .DMA2_DAREADY(1'b0),
        .DMA2_DATYPE(NLW_inst_DMA2_DATYPE_UNCONNECTED[1:0]),
        .DMA2_DAVALID(NLW_inst_DMA2_DAVALID_UNCONNECTED),
        .DMA2_DRLAST(1'b0),
        .DMA2_DRREADY(NLW_inst_DMA2_DRREADY_UNCONNECTED),
        .DMA2_DRTYPE({1'b0,1'b0}),
        .DMA2_DRVALID(1'b0),
        .DMA2_RSTN(NLW_inst_DMA2_RSTN_UNCONNECTED),
        .DMA3_ACLK(1'b0),
        .DMA3_DAREADY(1'b0),
        .DMA3_DATYPE(NLW_inst_DMA3_DATYPE_UNCONNECTED[1:0]),
        .DMA3_DAVALID(NLW_inst_DMA3_DAVALID_UNCONNECTED),
        .DMA3_DRLAST(1'b0),
        .DMA3_DRREADY(NLW_inst_DMA3_DRREADY_UNCONNECTED),
        .DMA3_DRTYPE({1'b0,1'b0}),
        .DMA3_DRVALID(1'b0),
        .DMA3_RSTN(NLW_inst_DMA3_RSTN_UNCONNECTED),
        .ENET0_EXT_INTIN(1'b0),
        .ENET0_GMII_COL(1'b0),
        .ENET0_GMII_CRS(1'b0),
        .ENET0_GMII_RXD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ENET0_GMII_RX_CLK(1'b0),
        .ENET0_GMII_RX_DV(1'b0),
        .ENET0_GMII_RX_ER(1'b0),
        .ENET0_GMII_TXD(NLW_inst_ENET0_GMII_TXD_UNCONNECTED[7:0]),
        .ENET0_GMII_TX_CLK(1'b0),
        .ENET0_GMII_TX_EN(NLW_inst_ENET0_GMII_TX_EN_UNCONNECTED),
        .ENET0_GMII_TX_ER(NLW_inst_ENET0_GMII_TX_ER_UNCONNECTED),
        .ENET0_MDIO_I(1'b0),
        .ENET0_MDIO_MDC(NLW_inst_ENET0_MDIO_MDC_UNCONNECTED),
        .ENET0_MDIO_O(NLW_inst_ENET0_MDIO_O_UNCONNECTED),
        .ENET0_MDIO_T(NLW_inst_ENET0_MDIO_T_UNCONNECTED),
        .ENET0_PTP_DELAY_REQ_RX(NLW_inst_ENET0_PTP_DELAY_REQ_RX_UNCONNECTED),
        .ENET0_PTP_DELAY_REQ_TX(NLW_inst_ENET0_PTP_DELAY_REQ_TX_UNCONNECTED),
        .ENET0_PTP_PDELAY_REQ_RX(NLW_inst_ENET0_PTP_PDELAY_REQ_RX_UNCONNECTED),
        .ENET0_PTP_PDELAY_REQ_TX(NLW_inst_ENET0_PTP_PDELAY_REQ_TX_UNCONNECTED),
        .ENET0_PTP_PDELAY_RESP_RX(NLW_inst_ENET0_PTP_PDELAY_RESP_RX_UNCONNECTED),
        .ENET0_PTP_PDELAY_RESP_TX(NLW_inst_ENET0_PTP_PDELAY_RESP_TX_UNCONNECTED),
        .ENET0_PTP_SYNC_FRAME_RX(NLW_inst_ENET0_PTP_SYNC_FRAME_RX_UNCONNECTED),
        .ENET0_PTP_SYNC_FRAME_TX(NLW_inst_ENET0_PTP_SYNC_FRAME_TX_UNCONNECTED),
        .ENET0_SOF_RX(NLW_inst_ENET0_SOF_RX_UNCONNECTED),
        .ENET0_SOF_TX(NLW_inst_ENET0_SOF_TX_UNCONNECTED),
        .ENET1_EXT_INTIN(1'b0),
        .ENET1_GMII_COL(1'b0),
        .ENET1_GMII_CRS(1'b0),
        .ENET1_GMII_RXD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ENET1_GMII_RX_CLK(1'b0),
        .ENET1_GMII_RX_DV(1'b0),
        .ENET1_GMII_RX_ER(1'b0),
        .ENET1_GMII_TXD(NLW_inst_ENET1_GMII_TXD_UNCONNECTED[7:0]),
        .ENET1_GMII_TX_CLK(1'b0),
        .ENET1_GMII_TX_EN(NLW_inst_ENET1_GMII_TX_EN_UNCONNECTED),
        .ENET1_GMII_TX_ER(NLW_inst_ENET1_GMII_TX_ER_UNCONNECTED),
        .ENET1_MDIO_I(1'b0),
        .ENET1_MDIO_MDC(NLW_inst_ENET1_MDIO_MDC_UNCONNECTED),
        .ENET1_MDIO_O(NLW_inst_ENET1_MDIO_O_UNCONNECTED),
        .ENET1_MDIO_T(NLW_inst_ENET1_MDIO_T_UNCONNECTED),
        .ENET1_PTP_DELAY_REQ_RX(NLW_inst_ENET1_PTP_DELAY_REQ_RX_UNCONNECTED),
        .ENET1_PTP_DELAY_REQ_TX(NLW_inst_ENET1_PTP_DELAY_REQ_TX_UNCONNECTED),
        .ENET1_PTP_PDELAY_REQ_RX(NLW_inst_ENET1_PTP_PDELAY_REQ_RX_UNCONNECTED),
        .ENET1_PTP_PDELAY_REQ_TX(NLW_inst_ENET1_PTP_PDELAY_REQ_TX_UNCONNECTED),
        .ENET1_PTP_PDELAY_RESP_RX(NLW_inst_ENET1_PTP_PDELAY_RESP_RX_UNCONNECTED),
        .ENET1_PTP_PDELAY_RESP_TX(NLW_inst_ENET1_PTP_PDELAY_RESP_TX_UNCONNECTED),
        .ENET1_PTP_SYNC_FRAME_RX(NLW_inst_ENET1_PTP_SYNC_FRAME_RX_UNCONNECTED),
        .ENET1_PTP_SYNC_FRAME_TX(NLW_inst_ENET1_PTP_SYNC_FRAME_TX_UNCONNECTED),
        .ENET1_SOF_RX(NLW_inst_ENET1_SOF_RX_UNCONNECTED),
        .ENET1_SOF_TX(NLW_inst_ENET1_SOF_TX_UNCONNECTED),
        .EVENT_EVENTI(1'b0),
        .EVENT_EVENTO(NLW_inst_EVENT_EVENTO_UNCONNECTED),
        .EVENT_STANDBYWFE(NLW_inst_EVENT_STANDBYWFE_UNCONNECTED[1:0]),
        .EVENT_STANDBYWFI(NLW_inst_EVENT_STANDBYWFI_UNCONNECTED[1:0]),
        .FCLK_CLK0(FCLK_CLK0),
        .FCLK_CLK1(NLW_inst_FCLK_CLK1_UNCONNECTED),
        .FCLK_CLK2(NLW_inst_FCLK_CLK2_UNCONNECTED),
        .FCLK_CLK3(NLW_inst_FCLK_CLK3_UNCONNECTED),
        .FCLK_CLKTRIG0_N(1'b0),
        .FCLK_CLKTRIG1_N(1'b0),
        .FCLK_CLKTRIG2_N(1'b0),
        .FCLK_CLKTRIG3_N(1'b0),
        .FCLK_RESET0_N(FCLK_RESET0_N),
        .FCLK_RESET1_N(NLW_inst_FCLK_RESET1_N_UNCONNECTED),
        .FCLK_RESET2_N(NLW_inst_FCLK_RESET2_N_UNCONNECTED),
        .FCLK_RESET3_N(NLW_inst_FCLK_RESET3_N_UNCONNECTED),
        .FPGA_IDLE_N(1'b0),
        .FTMD_TRACEIN_ATID({1'b0,1'b0,1'b0,1'b0}),
        .FTMD_TRACEIN_CLK(1'b0),
        .FTMD_TRACEIN_DATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .FTMD_TRACEIN_VALID(1'b0),
        .FTMT_F2P_DEBUG({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .FTMT_F2P_TRIGACK_0(NLW_inst_FTMT_F2P_TRIGACK_0_UNCONNECTED),
        .FTMT_F2P_TRIGACK_1(NLW_inst_FTMT_F2P_TRIGACK_1_UNCONNECTED),
        .FTMT_F2P_TRIGACK_2(NLW_inst_FTMT_F2P_TRIGACK_2_UNCONNECTED),
        .FTMT_F2P_TRIGACK_3(NLW_inst_FTMT_F2P_TRIGACK_3_UNCONNECTED),
        .FTMT_F2P_TRIG_0(1'b0),
        .FTMT_F2P_TRIG_1(1'b0),
        .FTMT_F2P_TRIG_2(1'b0),
        .FTMT_F2P_TRIG_3(1'b0),
        .FTMT_P2F_DEBUG(NLW_inst_FTMT_P2F_DEBUG_UNCONNECTED[31:0]),
        .FTMT_P2F_TRIGACK_0(1'b0),
        .FTMT_P2F_TRIGACK_1(1'b0),
        .FTMT_P2F_TRIGACK_2(1'b0),
        .FTMT_P2F_TRIGACK_3(1'b0),
        .FTMT_P2F_TRIG_0(NLW_inst_FTMT_P2F_TRIG_0_UNCONNECTED),
        .FTMT_P2F_TRIG_1(NLW_inst_FTMT_P2F_TRIG_1_UNCONNECTED),
        .FTMT_P2F_TRIG_2(NLW_inst_FTMT_P2F_TRIG_2_UNCONNECTED),
        .FTMT_P2F_TRIG_3(NLW_inst_FTMT_P2F_TRIG_3_UNCONNECTED),
        .GPIO_I({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .GPIO_O(NLW_inst_GPIO_O_UNCONNECTED[63:0]),
        .GPIO_T(NLW_inst_GPIO_T_UNCONNECTED[63:0]),
        .I2C0_SCL_I(1'b0),
        .I2C0_SCL_O(NLW_inst_I2C0_SCL_O_UNCONNECTED),
        .I2C0_SCL_T(NLW_inst_I2C0_SCL_T_UNCONNECTED),
        .I2C0_SDA_I(1'b0),
        .I2C0_SDA_O(NLW_inst_I2C0_SDA_O_UNCONNECTED),
        .I2C0_SDA_T(NLW_inst_I2C0_SDA_T_UNCONNECTED),
        .I2C1_SCL_I(1'b0),
        .I2C1_SCL_O(NLW_inst_I2C1_SCL_O_UNCONNECTED),
        .I2C1_SCL_T(NLW_inst_I2C1_SCL_T_UNCONNECTED),
        .I2C1_SDA_I(1'b0),
        .I2C1_SDA_O(NLW_inst_I2C1_SDA_O_UNCONNECTED),
        .I2C1_SDA_T(NLW_inst_I2C1_SDA_T_UNCONNECTED),
        .IRQ_F2P(1'b0),
        .IRQ_P2F_CAN0(NLW_inst_IRQ_P2F_CAN0_UNCONNECTED),
        .IRQ_P2F_CAN1(NLW_inst_IRQ_P2F_CAN1_UNCONNECTED),
        .IRQ_P2F_CTI(NLW_inst_IRQ_P2F_CTI_UNCONNECTED),
        .IRQ_P2F_DMAC0(NLW_inst_IRQ_P2F_DMAC0_UNCONNECTED),
        .IRQ_P2F_DMAC1(NLW_inst_IRQ_P2F_DMAC1_UNCONNECTED),
        .IRQ_P2F_DMAC2(NLW_inst_IRQ_P2F_DMAC2_UNCONNECTED),
        .IRQ_P2F_DMAC3(NLW_inst_IRQ_P2F_DMAC3_UNCONNECTED),
        .IRQ_P2F_DMAC4(NLW_inst_IRQ_P2F_DMAC4_UNCONNECTED),
        .IRQ_P2F_DMAC5(NLW_inst_IRQ_P2F_DMAC5_UNCONNECTED),
        .IRQ_P2F_DMAC6(NLW_inst_IRQ_P2F_DMAC6_UNCONNECTED),
        .IRQ_P2F_DMAC7(NLW_inst_IRQ_P2F_DMAC7_UNCONNECTED),
        .IRQ_P2F_DMAC_ABORT(NLW_inst_IRQ_P2F_DMAC_ABORT_UNCONNECTED),
        .IRQ_P2F_ENET0(NLW_inst_IRQ_P2F_ENET0_UNCONNECTED),
        .IRQ_P2F_ENET1(NLW_inst_IRQ_P2F_ENET1_UNCONNECTED),
        .IRQ_P2F_ENET_WAKE0(NLW_inst_IRQ_P2F_ENET_WAKE0_UNCONNECTED),
        .IRQ_P2F_ENET_WAKE1(NLW_inst_IRQ_P2F_ENET_WAKE1_UNCONNECTED),
        .IRQ_P2F_GPIO(NLW_inst_IRQ_P2F_GPIO_UNCONNECTED),
        .IRQ_P2F_I2C0(NLW_inst_IRQ_P2F_I2C0_UNCONNECTED),
        .IRQ_P2F_I2C1(NLW_inst_IRQ_P2F_I2C1_UNCONNECTED),
        .IRQ_P2F_QSPI(NLW_inst_IRQ_P2F_QSPI_UNCONNECTED),
        .IRQ_P2F_SDIO0(NLW_inst_IRQ_P2F_SDIO0_UNCONNECTED),
        .IRQ_P2F_SDIO1(NLW_inst_IRQ_P2F_SDIO1_UNCONNECTED),
        .IRQ_P2F_SMC(NLW_inst_IRQ_P2F_SMC_UNCONNECTED),
        .IRQ_P2F_SPI0(NLW_inst_IRQ_P2F_SPI0_UNCONNECTED),
        .IRQ_P2F_SPI1(NLW_inst_IRQ_P2F_SPI1_UNCONNECTED),
        .IRQ_P2F_UART0(NLW_inst_IRQ_P2F_UART0_UNCONNECTED),
        .IRQ_P2F_UART1(NLW_inst_IRQ_P2F_UART1_UNCONNECTED),
        .IRQ_P2F_USB0(NLW_inst_IRQ_P2F_USB0_UNCONNECTED),
        .IRQ_P2F_USB1(NLW_inst_IRQ_P2F_USB1_UNCONNECTED),
        .MIO(MIO),
        .M_AXI_GP0_ACLK(M_AXI_GP0_ACLK),
        .M_AXI_GP0_ARADDR(M_AXI_GP0_ARADDR),
        .M_AXI_GP0_ARBURST(M_AXI_GP0_ARBURST),
        .M_AXI_GP0_ARCACHE(M_AXI_GP0_ARCACHE),
        .M_AXI_GP0_ARESETN(NLW_inst_M_AXI_GP0_ARESETN_UNCONNECTED),
        .M_AXI_GP0_ARID(M_AXI_GP0_ARID),
        .M_AXI_GP0_ARLEN(M_AXI_GP0_ARLEN),
        .M_AXI_GP0_ARLOCK(M_AXI_GP0_ARLOCK),
        .M_AXI_GP0_ARPROT(M_AXI_GP0_ARPROT),
        .M_AXI_GP0_ARQOS(M_AXI_GP0_ARQOS),
        .M_AXI_GP0_ARREADY(M_AXI_GP0_ARREADY),
        .M_AXI_GP0_ARSIZE(M_AXI_GP0_ARSIZE),
        .M_AXI_GP0_ARVALID(M_AXI_GP0_ARVALID),
        .M_AXI_GP0_AWADDR(M_AXI_GP0_AWADDR),
        .M_AXI_GP0_AWBURST(M_AXI_GP0_AWBURST),
        .M_AXI_GP0_AWCACHE(M_AXI_GP0_AWCACHE),
        .M_AXI_GP0_AWID(M_AXI_GP0_AWID),
        .M_AXI_GP0_AWLEN(M_AXI_GP0_AWLEN),
        .M_AXI_GP0_AWLOCK(M_AXI_GP0_AWLOCK),
        .M_AXI_GP0_AWPROT(M_AXI_GP0_AWPROT),
        .M_AXI_GP0_AWQOS(M_AXI_GP0_AWQOS),
        .M_AXI_GP0_AWREADY(M_AXI_GP0_AWREADY),
        .M_AXI_GP0_AWSIZE(M_AXI_GP0_AWSIZE),
        .M_AXI_GP0_AWVALID(M_AXI_GP0_AWVALID),
        .M_AXI_GP0_BID(M_AXI_GP0_BID),
        .M_AXI_GP0_BREADY(M_AXI_GP0_BREADY),
        .M_AXI_GP0_BRESP(M_AXI_GP0_BRESP),
        .M_AXI_GP0_BVALID(M_AXI_GP0_BVALID),
        .M_AXI_GP0_RDATA(M_AXI_GP0_RDATA),
        .M_AXI_GP0_RID(M_AXI_GP0_RID),
        .M_AXI_GP0_RLAST(M_AXI_GP0_RLAST),
        .M_AXI_GP0_RREADY(M_AXI_GP0_RREADY),
        .M_AXI_GP0_RRESP(M_AXI_GP0_RRESP),
        .M_AXI_GP0_RVALID(M_AXI_GP0_RVALID),
        .M_AXI_GP0_WDATA(M_AXI_GP0_WDATA),
        .M_AXI_GP0_WID(M_AXI_GP0_WID),
        .M_AXI_GP0_WLAST(M_AXI_GP0_WLAST),
        .M_AXI_GP0_WREADY(M_AXI_GP0_WREADY),
        .M_AXI_GP0_WSTRB(M_AXI_GP0_WSTRB),
        .M_AXI_GP0_WVALID(M_AXI_GP0_WVALID),
        .M_AXI_GP1_ACLK(1'b0),
        .M_AXI_GP1_ARADDR(NLW_inst_M_AXI_GP1_ARADDR_UNCONNECTED[31:0]),
        .M_AXI_GP1_ARBURST(NLW_inst_M_AXI_GP1_ARBURST_UNCONNECTED[1:0]),
        .M_AXI_GP1_ARCACHE(NLW_inst_M_AXI_GP1_ARCACHE_UNCONNECTED[3:0]),
        .M_AXI_GP1_ARESETN(NLW_inst_M_AXI_GP1_ARESETN_UNCONNECTED),
        .M_AXI_GP1_ARID(NLW_inst_M_AXI_GP1_ARID_UNCONNECTED[11:0]),
        .M_AXI_GP1_ARLEN(NLW_inst_M_AXI_GP1_ARLEN_UNCONNECTED[3:0]),
        .M_AXI_GP1_ARLOCK(NLW_inst_M_AXI_GP1_ARLOCK_UNCONNECTED[1:0]),
        .M_AXI_GP1_ARPROT(NLW_inst_M_AXI_GP1_ARPROT_UNCONNECTED[2:0]),
        .M_AXI_GP1_ARQOS(NLW_inst_M_AXI_GP1_ARQOS_UNCONNECTED[3:0]),
        .M_AXI_GP1_ARREADY(1'b0),
        .M_AXI_GP1_ARSIZE(NLW_inst_M_AXI_GP1_ARSIZE_UNCONNECTED[2:0]),
        .M_AXI_GP1_ARVALID(NLW_inst_M_AXI_GP1_ARVALID_UNCONNECTED),
        .M_AXI_GP1_AWADDR(NLW_inst_M_AXI_GP1_AWADDR_UNCONNECTED[31:0]),
        .M_AXI_GP1_AWBURST(NLW_inst_M_AXI_GP1_AWBURST_UNCONNECTED[1:0]),
        .M_AXI_GP1_AWCACHE(NLW_inst_M_AXI_GP1_AWCACHE_UNCONNECTED[3:0]),
        .M_AXI_GP1_AWID(NLW_inst_M_AXI_GP1_AWID_UNCONNECTED[11:0]),
        .M_AXI_GP1_AWLEN(NLW_inst_M_AXI_GP1_AWLEN_UNCONNECTED[3:0]),
        .M_AXI_GP1_AWLOCK(NLW_inst_M_AXI_GP1_AWLOCK_UNCONNECTED[1:0]),
        .M_AXI_GP1_AWPROT(NLW_inst_M_AXI_GP1_AWPROT_UNCONNECTED[2:0]),
        .M_AXI_GP1_AWQOS(NLW_inst_M_AXI_GP1_AWQOS_UNCONNECTED[3:0]),
        .M_AXI_GP1_AWREADY(1'b0),
        .M_AXI_GP1_AWSIZE(NLW_inst_M_AXI_GP1_AWSIZE_UNCONNECTED[2:0]),
        .M_AXI_GP1_AWVALID(NLW_inst_M_AXI_GP1_AWVALID_UNCONNECTED),
        .M_AXI_GP1_BID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .M_AXI_GP1_BREADY(NLW_inst_M_AXI_GP1_BREADY_UNCONNECTED),
        .M_AXI_GP1_BRESP({1'b0,1'b0}),
        .M_AXI_GP1_BVALID(1'b0),
        .M_AXI_GP1_RDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .M_AXI_GP1_RID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .M_AXI_GP1_RLAST(1'b0),
        .M_AXI_GP1_RREADY(NLW_inst_M_AXI_GP1_RREADY_UNCONNECTED),
        .M_AXI_GP1_RRESP({1'b0,1'b0}),
        .M_AXI_GP1_RVALID(1'b0),
        .M_AXI_GP1_WDATA(NLW_inst_M_AXI_GP1_WDATA_UNCONNECTED[31:0]),
        .M_AXI_GP1_WID(NLW_inst_M_AXI_GP1_WID_UNCONNECTED[11:0]),
        .M_AXI_GP1_WLAST(NLW_inst_M_AXI_GP1_WLAST_UNCONNECTED),
        .M_AXI_GP1_WREADY(1'b0),
        .M_AXI_GP1_WSTRB(NLW_inst_M_AXI_GP1_WSTRB_UNCONNECTED[3:0]),
        .M_AXI_GP1_WVALID(NLW_inst_M_AXI_GP1_WVALID_UNCONNECTED),
        .PJTAG_TCK(1'b0),
        .PJTAG_TDI(1'b0),
        .PJTAG_TDO(NLW_inst_PJTAG_TDO_UNCONNECTED),
        .PJTAG_TMS(1'b0),
        .PS_CLK(PS_CLK),
        .PS_PORB(PS_PORB),
        .PS_SRSTB(PS_SRSTB),
        .SDIO0_BUSPOW(NLW_inst_SDIO0_BUSPOW_UNCONNECTED),
        .SDIO0_BUSVOLT(NLW_inst_SDIO0_BUSVOLT_UNCONNECTED[2:0]),
        .SDIO0_CDN(1'b0),
        .SDIO0_CLK(NLW_inst_SDIO0_CLK_UNCONNECTED),
        .SDIO0_CLK_FB(1'b0),
        .SDIO0_CMD_I(1'b0),
        .SDIO0_CMD_O(NLW_inst_SDIO0_CMD_O_UNCONNECTED),
        .SDIO0_CMD_T(NLW_inst_SDIO0_CMD_T_UNCONNECTED),
        .SDIO0_DATA_I({1'b0,1'b0,1'b0,1'b0}),
        .SDIO0_DATA_O(NLW_inst_SDIO0_DATA_O_UNCONNECTED[3:0]),
        .SDIO0_DATA_T(NLW_inst_SDIO0_DATA_T_UNCONNECTED[3:0]),
        .SDIO0_LED(NLW_inst_SDIO0_LED_UNCONNECTED),
        .SDIO0_WP(1'b0),
        .SDIO1_BUSPOW(NLW_inst_SDIO1_BUSPOW_UNCONNECTED),
        .SDIO1_BUSVOLT(NLW_inst_SDIO1_BUSVOLT_UNCONNECTED[2:0]),
        .SDIO1_CDN(1'b0),
        .SDIO1_CLK(NLW_inst_SDIO1_CLK_UNCONNECTED),
        .SDIO1_CLK_FB(1'b0),
        .SDIO1_CMD_I(1'b0),
        .SDIO1_CMD_O(NLW_inst_SDIO1_CMD_O_UNCONNECTED),
        .SDIO1_CMD_T(NLW_inst_SDIO1_CMD_T_UNCONNECTED),
        .SDIO1_DATA_I({1'b0,1'b0,1'b0,1'b0}),
        .SDIO1_DATA_O(NLW_inst_SDIO1_DATA_O_UNCONNECTED[3:0]),
        .SDIO1_DATA_T(NLW_inst_SDIO1_DATA_T_UNCONNECTED[3:0]),
        .SDIO1_LED(NLW_inst_SDIO1_LED_UNCONNECTED),
        .SDIO1_WP(1'b0),
        .SPI0_MISO_I(1'b0),
        .SPI0_MISO_O(NLW_inst_SPI0_MISO_O_UNCONNECTED),
        .SPI0_MISO_T(NLW_inst_SPI0_MISO_T_UNCONNECTED),
        .SPI0_MOSI_I(1'b0),
        .SPI0_MOSI_O(NLW_inst_SPI0_MOSI_O_UNCONNECTED),
        .SPI0_MOSI_T(NLW_inst_SPI0_MOSI_T_UNCONNECTED),
        .SPI0_SCLK_I(1'b0),
        .SPI0_SCLK_O(NLW_inst_SPI0_SCLK_O_UNCONNECTED),
        .SPI0_SCLK_T(NLW_inst_SPI0_SCLK_T_UNCONNECTED),
        .SPI0_SS1_O(NLW_inst_SPI0_SS1_O_UNCONNECTED),
        .SPI0_SS2_O(NLW_inst_SPI0_SS2_O_UNCONNECTED),
        .SPI0_SS_I(1'b0),
        .SPI0_SS_O(NLW_inst_SPI0_SS_O_UNCONNECTED),
        .SPI0_SS_T(NLW_inst_SPI0_SS_T_UNCONNECTED),
        .SPI1_MISO_I(1'b0),
        .SPI1_MISO_O(NLW_inst_SPI1_MISO_O_UNCONNECTED),
        .SPI1_MISO_T(NLW_inst_SPI1_MISO_T_UNCONNECTED),
        .SPI1_MOSI_I(1'b0),
        .SPI1_MOSI_O(NLW_inst_SPI1_MOSI_O_UNCONNECTED),
        .SPI1_MOSI_T(NLW_inst_SPI1_MOSI_T_UNCONNECTED),
        .SPI1_SCLK_I(1'b0),
        .SPI1_SCLK_O(NLW_inst_SPI1_SCLK_O_UNCONNECTED),
        .SPI1_SCLK_T(NLW_inst_SPI1_SCLK_T_UNCONNECTED),
        .SPI1_SS1_O(NLW_inst_SPI1_SS1_O_UNCONNECTED),
        .SPI1_SS2_O(NLW_inst_SPI1_SS2_O_UNCONNECTED),
        .SPI1_SS_I(1'b0),
        .SPI1_SS_O(NLW_inst_SPI1_SS_O_UNCONNECTED),
        .SPI1_SS_T(NLW_inst_SPI1_SS_T_UNCONNECTED),
        .SRAM_INTIN(1'b0),
        .S_AXI_ACP_ACLK(1'b0),
        .S_AXI_ACP_ARADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_ACP_ARBURST({1'b0,1'b0}),
        .S_AXI_ACP_ARCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_ACP_ARESETN(NLW_inst_S_AXI_ACP_ARESETN_UNCONNECTED),
        .S_AXI_ACP_ARID({1'b0,1'b0,1'b0}),
        .S_AXI_ACP_ARLEN({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_ACP_ARLOCK({1'b0,1'b0}),
        .S_AXI_ACP_ARPROT({1'b0,1'b0,1'b0}),
        .S_AXI_ACP_ARQOS({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_ACP_ARREADY(NLW_inst_S_AXI_ACP_ARREADY_UNCONNECTED),
        .S_AXI_ACP_ARSIZE({1'b0,1'b0,1'b0}),
        .S_AXI_ACP_ARUSER({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_ACP_ARVALID(1'b0),
        .S_AXI_ACP_AWADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_ACP_AWBURST({1'b0,1'b0}),
        .S_AXI_ACP_AWCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_ACP_AWID({1'b0,1'b0,1'b0}),
        .S_AXI_ACP_AWLEN({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_ACP_AWLOCK({1'b0,1'b0}),
        .S_AXI_ACP_AWPROT({1'b0,1'b0,1'b0}),
        .S_AXI_ACP_AWQOS({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_ACP_AWREADY(NLW_inst_S_AXI_ACP_AWREADY_UNCONNECTED),
        .S_AXI_ACP_AWSIZE({1'b0,1'b0,1'b0}),
        .S_AXI_ACP_AWUSER({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_ACP_AWVALID(1'b0),
        .S_AXI_ACP_BID(NLW_inst_S_AXI_ACP_BID_UNCONNECTED[2:0]),
        .S_AXI_ACP_BREADY(1'b0),
        .S_AXI_ACP_BRESP(NLW_inst_S_AXI_ACP_BRESP_UNCONNECTED[1:0]),
        .S_AXI_ACP_BVALID(NLW_inst_S_AXI_ACP_BVALID_UNCONNECTED),
        .S_AXI_ACP_RDATA(NLW_inst_S_AXI_ACP_RDATA_UNCONNECTED[63:0]),
        .S_AXI_ACP_RID(NLW_inst_S_AXI_ACP_RID_UNCONNECTED[2:0]),
        .S_AXI_ACP_RLAST(NLW_inst_S_AXI_ACP_RLAST_UNCONNECTED),
        .S_AXI_ACP_RREADY(1'b0),
        .S_AXI_ACP_RRESP(NLW_inst_S_AXI_ACP_RRESP_UNCONNECTED[1:0]),
        .S_AXI_ACP_RVALID(NLW_inst_S_AXI_ACP_RVALID_UNCONNECTED),
        .S_AXI_ACP_WDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_ACP_WID({1'b0,1'b0,1'b0}),
        .S_AXI_ACP_WLAST(1'b0),
        .S_AXI_ACP_WREADY(NLW_inst_S_AXI_ACP_WREADY_UNCONNECTED),
        .S_AXI_ACP_WSTRB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_ACP_WVALID(1'b0),
        .S_AXI_GP0_ACLK(1'b0),
        .S_AXI_GP0_ARADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP0_ARBURST({1'b0,1'b0}),
        .S_AXI_GP0_ARCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP0_ARESETN(NLW_inst_S_AXI_GP0_ARESETN_UNCONNECTED),
        .S_AXI_GP0_ARID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP0_ARLEN({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP0_ARLOCK({1'b0,1'b0}),
        .S_AXI_GP0_ARPROT({1'b0,1'b0,1'b0}),
        .S_AXI_GP0_ARQOS({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP0_ARREADY(NLW_inst_S_AXI_GP0_ARREADY_UNCONNECTED),
        .S_AXI_GP0_ARSIZE({1'b0,1'b0,1'b0}),
        .S_AXI_GP0_ARVALID(1'b0),
        .S_AXI_GP0_AWADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP0_AWBURST({1'b0,1'b0}),
        .S_AXI_GP0_AWCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP0_AWID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP0_AWLEN({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP0_AWLOCK({1'b0,1'b0}),
        .S_AXI_GP0_AWPROT({1'b0,1'b0,1'b0}),
        .S_AXI_GP0_AWQOS({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP0_AWREADY(NLW_inst_S_AXI_GP0_AWREADY_UNCONNECTED),
        .S_AXI_GP0_AWSIZE({1'b0,1'b0,1'b0}),
        .S_AXI_GP0_AWVALID(1'b0),
        .S_AXI_GP0_BID(NLW_inst_S_AXI_GP0_BID_UNCONNECTED[5:0]),
        .S_AXI_GP0_BREADY(1'b0),
        .S_AXI_GP0_BRESP(NLW_inst_S_AXI_GP0_BRESP_UNCONNECTED[1:0]),
        .S_AXI_GP0_BVALID(NLW_inst_S_AXI_GP0_BVALID_UNCONNECTED),
        .S_AXI_GP0_RDATA(NLW_inst_S_AXI_GP0_RDATA_UNCONNECTED[31:0]),
        .S_AXI_GP0_RID(NLW_inst_S_AXI_GP0_RID_UNCONNECTED[5:0]),
        .S_AXI_GP0_RLAST(NLW_inst_S_AXI_GP0_RLAST_UNCONNECTED),
        .S_AXI_GP0_RREADY(1'b0),
        .S_AXI_GP0_RRESP(NLW_inst_S_AXI_GP0_RRESP_UNCONNECTED[1:0]),
        .S_AXI_GP0_RVALID(NLW_inst_S_AXI_GP0_RVALID_UNCONNECTED),
        .S_AXI_GP0_WDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP0_WID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP0_WLAST(1'b0),
        .S_AXI_GP0_WREADY(NLW_inst_S_AXI_GP0_WREADY_UNCONNECTED),
        .S_AXI_GP0_WSTRB({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP0_WVALID(1'b0),
        .S_AXI_GP1_ACLK(1'b0),
        .S_AXI_GP1_ARADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP1_ARBURST({1'b0,1'b0}),
        .S_AXI_GP1_ARCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP1_ARESETN(NLW_inst_S_AXI_GP1_ARESETN_UNCONNECTED),
        .S_AXI_GP1_ARID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP1_ARLEN({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP1_ARLOCK({1'b0,1'b0}),
        .S_AXI_GP1_ARPROT({1'b0,1'b0,1'b0}),
        .S_AXI_GP1_ARQOS({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP1_ARREADY(NLW_inst_S_AXI_GP1_ARREADY_UNCONNECTED),
        .S_AXI_GP1_ARSIZE({1'b0,1'b0,1'b0}),
        .S_AXI_GP1_ARVALID(1'b0),
        .S_AXI_GP1_AWADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP1_AWBURST({1'b0,1'b0}),
        .S_AXI_GP1_AWCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP1_AWID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP1_AWLEN({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP1_AWLOCK({1'b0,1'b0}),
        .S_AXI_GP1_AWPROT({1'b0,1'b0,1'b0}),
        .S_AXI_GP1_AWQOS({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP1_AWREADY(NLW_inst_S_AXI_GP1_AWREADY_UNCONNECTED),
        .S_AXI_GP1_AWSIZE({1'b0,1'b0,1'b0}),
        .S_AXI_GP1_AWVALID(1'b0),
        .S_AXI_GP1_BID(NLW_inst_S_AXI_GP1_BID_UNCONNECTED[5:0]),
        .S_AXI_GP1_BREADY(1'b0),
        .S_AXI_GP1_BRESP(NLW_inst_S_AXI_GP1_BRESP_UNCONNECTED[1:0]),
        .S_AXI_GP1_BVALID(NLW_inst_S_AXI_GP1_BVALID_UNCONNECTED),
        .S_AXI_GP1_RDATA(NLW_inst_S_AXI_GP1_RDATA_UNCONNECTED[31:0]),
        .S_AXI_GP1_RID(NLW_inst_S_AXI_GP1_RID_UNCONNECTED[5:0]),
        .S_AXI_GP1_RLAST(NLW_inst_S_AXI_GP1_RLAST_UNCONNECTED),
        .S_AXI_GP1_RREADY(1'b0),
        .S_AXI_GP1_RRESP(NLW_inst_S_AXI_GP1_RRESP_UNCONNECTED[1:0]),
        .S_AXI_GP1_RVALID(NLW_inst_S_AXI_GP1_RVALID_UNCONNECTED),
        .S_AXI_GP1_WDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP1_WID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP1_WLAST(1'b0),
        .S_AXI_GP1_WREADY(NLW_inst_S_AXI_GP1_WREADY_UNCONNECTED),
        .S_AXI_GP1_WSTRB({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP1_WVALID(1'b0),
        .S_AXI_HP0_ACLK(1'b0),
        .S_AXI_HP0_ARADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP0_ARBURST({1'b0,1'b0}),
        .S_AXI_HP0_ARCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP0_ARESETN(NLW_inst_S_AXI_HP0_ARESETN_UNCONNECTED),
        .S_AXI_HP0_ARID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP0_ARLEN({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP0_ARLOCK({1'b0,1'b0}),
        .S_AXI_HP0_ARPROT({1'b0,1'b0,1'b0}),
        .S_AXI_HP0_ARQOS({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP0_ARREADY(NLW_inst_S_AXI_HP0_ARREADY_UNCONNECTED),
        .S_AXI_HP0_ARSIZE({1'b0,1'b0,1'b0}),
        .S_AXI_HP0_ARVALID(1'b0),
        .S_AXI_HP0_AWADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP0_AWBURST({1'b0,1'b0}),
        .S_AXI_HP0_AWCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP0_AWID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP0_AWLEN({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP0_AWLOCK({1'b0,1'b0}),
        .S_AXI_HP0_AWPROT({1'b0,1'b0,1'b0}),
        .S_AXI_HP0_AWQOS({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP0_AWREADY(NLW_inst_S_AXI_HP0_AWREADY_UNCONNECTED),
        .S_AXI_HP0_AWSIZE({1'b0,1'b0,1'b0}),
        .S_AXI_HP0_AWVALID(1'b0),
        .S_AXI_HP0_BID(NLW_inst_S_AXI_HP0_BID_UNCONNECTED[5:0]),
        .S_AXI_HP0_BREADY(1'b0),
        .S_AXI_HP0_BRESP(NLW_inst_S_AXI_HP0_BRESP_UNCONNECTED[1:0]),
        .S_AXI_HP0_BVALID(NLW_inst_S_AXI_HP0_BVALID_UNCONNECTED),
        .S_AXI_HP0_RACOUNT(NLW_inst_S_AXI_HP0_RACOUNT_UNCONNECTED[2:0]),
        .S_AXI_HP0_RCOUNT(NLW_inst_S_AXI_HP0_RCOUNT_UNCONNECTED[7:0]),
        .S_AXI_HP0_RDATA(NLW_inst_S_AXI_HP0_RDATA_UNCONNECTED[63:0]),
        .S_AXI_HP0_RDISSUECAP1_EN(1'b0),
        .S_AXI_HP0_RID(NLW_inst_S_AXI_HP0_RID_UNCONNECTED[5:0]),
        .S_AXI_HP0_RLAST(NLW_inst_S_AXI_HP0_RLAST_UNCONNECTED),
        .S_AXI_HP0_RREADY(1'b0),
        .S_AXI_HP0_RRESP(NLW_inst_S_AXI_HP0_RRESP_UNCONNECTED[1:0]),
        .S_AXI_HP0_RVALID(NLW_inst_S_AXI_HP0_RVALID_UNCONNECTED),
        .S_AXI_HP0_WACOUNT(NLW_inst_S_AXI_HP0_WACOUNT_UNCONNECTED[5:0]),
        .S_AXI_HP0_WCOUNT(NLW_inst_S_AXI_HP0_WCOUNT_UNCONNECTED[7:0]),
        .S_AXI_HP0_WDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP0_WID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP0_WLAST(1'b0),
        .S_AXI_HP0_WREADY(NLW_inst_S_AXI_HP0_WREADY_UNCONNECTED),
        .S_AXI_HP0_WRISSUECAP1_EN(1'b0),
        .S_AXI_HP0_WSTRB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP0_WVALID(1'b0),
        .S_AXI_HP1_ACLK(1'b0),
        .S_AXI_HP1_ARADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP1_ARBURST({1'b0,1'b0}),
        .S_AXI_HP1_ARCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP1_ARESETN(NLW_inst_S_AXI_HP1_ARESETN_UNCONNECTED),
        .S_AXI_HP1_ARID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP1_ARLEN({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP1_ARLOCK({1'b0,1'b0}),
        .S_AXI_HP1_ARPROT({1'b0,1'b0,1'b0}),
        .S_AXI_HP1_ARQOS({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP1_ARREADY(NLW_inst_S_AXI_HP1_ARREADY_UNCONNECTED),
        .S_AXI_HP1_ARSIZE({1'b0,1'b0,1'b0}),
        .S_AXI_HP1_ARVALID(1'b0),
        .S_AXI_HP1_AWADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP1_AWBURST({1'b0,1'b0}),
        .S_AXI_HP1_AWCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP1_AWID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP1_AWLEN({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP1_AWLOCK({1'b0,1'b0}),
        .S_AXI_HP1_AWPROT({1'b0,1'b0,1'b0}),
        .S_AXI_HP1_AWQOS({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP1_AWREADY(NLW_inst_S_AXI_HP1_AWREADY_UNCONNECTED),
        .S_AXI_HP1_AWSIZE({1'b0,1'b0,1'b0}),
        .S_AXI_HP1_AWVALID(1'b0),
        .S_AXI_HP1_BID(NLW_inst_S_AXI_HP1_BID_UNCONNECTED[5:0]),
        .S_AXI_HP1_BREADY(1'b0),
        .S_AXI_HP1_BRESP(NLW_inst_S_AXI_HP1_BRESP_UNCONNECTED[1:0]),
        .S_AXI_HP1_BVALID(NLW_inst_S_AXI_HP1_BVALID_UNCONNECTED),
        .S_AXI_HP1_RACOUNT(NLW_inst_S_AXI_HP1_RACOUNT_UNCONNECTED[2:0]),
        .S_AXI_HP1_RCOUNT(NLW_inst_S_AXI_HP1_RCOUNT_UNCONNECTED[7:0]),
        .S_AXI_HP1_RDATA(NLW_inst_S_AXI_HP1_RDATA_UNCONNECTED[63:0]),
        .S_AXI_HP1_RDISSUECAP1_EN(1'b0),
        .S_AXI_HP1_RID(NLW_inst_S_AXI_HP1_RID_UNCONNECTED[5:0]),
        .S_AXI_HP1_RLAST(NLW_inst_S_AXI_HP1_RLAST_UNCONNECTED),
        .S_AXI_HP1_RREADY(1'b0),
        .S_AXI_HP1_RRESP(NLW_inst_S_AXI_HP1_RRESP_UNCONNECTED[1:0]),
        .S_AXI_HP1_RVALID(NLW_inst_S_AXI_HP1_RVALID_UNCONNECTED),
        .S_AXI_HP1_WACOUNT(NLW_inst_S_AXI_HP1_WACOUNT_UNCONNECTED[5:0]),
        .S_AXI_HP1_WCOUNT(NLW_inst_S_AXI_HP1_WCOUNT_UNCONNECTED[7:0]),
        .S_AXI_HP1_WDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP1_WID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP1_WLAST(1'b0),
        .S_AXI_HP1_WREADY(NLW_inst_S_AXI_HP1_WREADY_UNCONNECTED),
        .S_AXI_HP1_WRISSUECAP1_EN(1'b0),
        .S_AXI_HP1_WSTRB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP1_WVALID(1'b0),
        .S_AXI_HP2_ACLK(1'b0),
        .S_AXI_HP2_ARADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP2_ARBURST({1'b0,1'b0}),
        .S_AXI_HP2_ARCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP2_ARESETN(NLW_inst_S_AXI_HP2_ARESETN_UNCONNECTED),
        .S_AXI_HP2_ARID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP2_ARLEN({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP2_ARLOCK({1'b0,1'b0}),
        .S_AXI_HP2_ARPROT({1'b0,1'b0,1'b0}),
        .S_AXI_HP2_ARQOS({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP2_ARREADY(NLW_inst_S_AXI_HP2_ARREADY_UNCONNECTED),
        .S_AXI_HP2_ARSIZE({1'b0,1'b0,1'b0}),
        .S_AXI_HP2_ARVALID(1'b0),
        .S_AXI_HP2_AWADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP2_AWBURST({1'b0,1'b0}),
        .S_AXI_HP2_AWCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP2_AWID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP2_AWLEN({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP2_AWLOCK({1'b0,1'b0}),
        .S_AXI_HP2_AWPROT({1'b0,1'b0,1'b0}),
        .S_AXI_HP2_AWQOS({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP2_AWREADY(NLW_inst_S_AXI_HP2_AWREADY_UNCONNECTED),
        .S_AXI_HP2_AWSIZE({1'b0,1'b0,1'b0}),
        .S_AXI_HP2_AWVALID(1'b0),
        .S_AXI_HP2_BID(NLW_inst_S_AXI_HP2_BID_UNCONNECTED[5:0]),
        .S_AXI_HP2_BREADY(1'b0),
        .S_AXI_HP2_BRESP(NLW_inst_S_AXI_HP2_BRESP_UNCONNECTED[1:0]),
        .S_AXI_HP2_BVALID(NLW_inst_S_AXI_HP2_BVALID_UNCONNECTED),
        .S_AXI_HP2_RACOUNT(NLW_inst_S_AXI_HP2_RACOUNT_UNCONNECTED[2:0]),
        .S_AXI_HP2_RCOUNT(NLW_inst_S_AXI_HP2_RCOUNT_UNCONNECTED[7:0]),
        .S_AXI_HP2_RDATA(NLW_inst_S_AXI_HP2_RDATA_UNCONNECTED[63:0]),
        .S_AXI_HP2_RDISSUECAP1_EN(1'b0),
        .S_AXI_HP2_RID(NLW_inst_S_AXI_HP2_RID_UNCONNECTED[5:0]),
        .S_AXI_HP2_RLAST(NLW_inst_S_AXI_HP2_RLAST_UNCONNECTED),
        .S_AXI_HP2_RREADY(1'b0),
        .S_AXI_HP2_RRESP(NLW_inst_S_AXI_HP2_RRESP_UNCONNECTED[1:0]),
        .S_AXI_HP2_RVALID(NLW_inst_S_AXI_HP2_RVALID_UNCONNECTED),
        .S_AXI_HP2_WACOUNT(NLW_inst_S_AXI_HP2_WACOUNT_UNCONNECTED[5:0]),
        .S_AXI_HP2_WCOUNT(NLW_inst_S_AXI_HP2_WCOUNT_UNCONNECTED[7:0]),
        .S_AXI_HP2_WDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP2_WID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP2_WLAST(1'b0),
        .S_AXI_HP2_WREADY(NLW_inst_S_AXI_HP2_WREADY_UNCONNECTED),
        .S_AXI_HP2_WRISSUECAP1_EN(1'b0),
        .S_AXI_HP2_WSTRB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP2_WVALID(1'b0),
        .S_AXI_HP3_ACLK(1'b0),
        .S_AXI_HP3_ARADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP3_ARBURST({1'b0,1'b0}),
        .S_AXI_HP3_ARCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP3_ARESETN(NLW_inst_S_AXI_HP3_ARESETN_UNCONNECTED),
        .S_AXI_HP3_ARID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP3_ARLEN({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP3_ARLOCK({1'b0,1'b0}),
        .S_AXI_HP3_ARPROT({1'b0,1'b0,1'b0}),
        .S_AXI_HP3_ARQOS({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP3_ARREADY(NLW_inst_S_AXI_HP3_ARREADY_UNCONNECTED),
        .S_AXI_HP3_ARSIZE({1'b0,1'b0,1'b0}),
        .S_AXI_HP3_ARVALID(1'b0),
        .S_AXI_HP3_AWADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP3_AWBURST({1'b0,1'b0}),
        .S_AXI_HP3_AWCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP3_AWID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP3_AWLEN({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP3_AWLOCK({1'b0,1'b0}),
        .S_AXI_HP3_AWPROT({1'b0,1'b0,1'b0}),
        .S_AXI_HP3_AWQOS({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP3_AWREADY(NLW_inst_S_AXI_HP3_AWREADY_UNCONNECTED),
        .S_AXI_HP3_AWSIZE({1'b0,1'b0,1'b0}),
        .S_AXI_HP3_AWVALID(1'b0),
        .S_AXI_HP3_BID(NLW_inst_S_AXI_HP3_BID_UNCONNECTED[5:0]),
        .S_AXI_HP3_BREADY(1'b0),
        .S_AXI_HP3_BRESP(NLW_inst_S_AXI_HP3_BRESP_UNCONNECTED[1:0]),
        .S_AXI_HP3_BVALID(NLW_inst_S_AXI_HP3_BVALID_UNCONNECTED),
        .S_AXI_HP3_RACOUNT(NLW_inst_S_AXI_HP3_RACOUNT_UNCONNECTED[2:0]),
        .S_AXI_HP3_RCOUNT(NLW_inst_S_AXI_HP3_RCOUNT_UNCONNECTED[7:0]),
        .S_AXI_HP3_RDATA(NLW_inst_S_AXI_HP3_RDATA_UNCONNECTED[63:0]),
        .S_AXI_HP3_RDISSUECAP1_EN(1'b0),
        .S_AXI_HP3_RID(NLW_inst_S_AXI_HP3_RID_UNCONNECTED[5:0]),
        .S_AXI_HP3_RLAST(NLW_inst_S_AXI_HP3_RLAST_UNCONNECTED),
        .S_AXI_HP3_RREADY(1'b0),
        .S_AXI_HP3_RRESP(NLW_inst_S_AXI_HP3_RRESP_UNCONNECTED[1:0]),
        .S_AXI_HP3_RVALID(NLW_inst_S_AXI_HP3_RVALID_UNCONNECTED),
        .S_AXI_HP3_WACOUNT(NLW_inst_S_AXI_HP3_WACOUNT_UNCONNECTED[5:0]),
        .S_AXI_HP3_WCOUNT(NLW_inst_S_AXI_HP3_WCOUNT_UNCONNECTED[7:0]),
        .S_AXI_HP3_WDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP3_WID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP3_WLAST(1'b0),
        .S_AXI_HP3_WREADY(NLW_inst_S_AXI_HP3_WREADY_UNCONNECTED),
        .S_AXI_HP3_WRISSUECAP1_EN(1'b0),
        .S_AXI_HP3_WSTRB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP3_WVALID(1'b0),
        .TRACE_CLK(1'b0),
        .TRACE_CLK_OUT(NLW_inst_TRACE_CLK_OUT_UNCONNECTED),
        .TRACE_CTL(NLW_inst_TRACE_CTL_UNCONNECTED),
        .TRACE_DATA(NLW_inst_TRACE_DATA_UNCONNECTED[1:0]),
        .TTC0_CLK0_IN(1'b0),
        .TTC0_CLK1_IN(1'b0),
        .TTC0_CLK2_IN(1'b0),
        .TTC0_WAVE0_OUT(NLW_inst_TTC0_WAVE0_OUT_UNCONNECTED),
        .TTC0_WAVE1_OUT(NLW_inst_TTC0_WAVE1_OUT_UNCONNECTED),
        .TTC0_WAVE2_OUT(NLW_inst_TTC0_WAVE2_OUT_UNCONNECTED),
        .TTC1_CLK0_IN(1'b0),
        .TTC1_CLK1_IN(1'b0),
        .TTC1_CLK2_IN(1'b0),
        .TTC1_WAVE0_OUT(NLW_inst_TTC1_WAVE0_OUT_UNCONNECTED),
        .TTC1_WAVE1_OUT(NLW_inst_TTC1_WAVE1_OUT_UNCONNECTED),
        .TTC1_WAVE2_OUT(NLW_inst_TTC1_WAVE2_OUT_UNCONNECTED),
        .UART0_CTSN(1'b0),
        .UART0_DCDN(1'b0),
        .UART0_DSRN(1'b0),
        .UART0_DTRN(NLW_inst_UART0_DTRN_UNCONNECTED),
        .UART0_RIN(1'b0),
        .UART0_RTSN(NLW_inst_UART0_RTSN_UNCONNECTED),
        .UART0_RX(1'b1),
        .UART0_TX(NLW_inst_UART0_TX_UNCONNECTED),
        .UART1_CTSN(1'b0),
        .UART1_DCDN(1'b0),
        .UART1_DSRN(1'b0),
        .UART1_DTRN(NLW_inst_UART1_DTRN_UNCONNECTED),
        .UART1_RIN(1'b0),
        .UART1_RTSN(NLW_inst_UART1_RTSN_UNCONNECTED),
        .UART1_RX(1'b1),
        .UART1_TX(NLW_inst_UART1_TX_UNCONNECTED),
        .USB0_PORT_INDCTL(USB0_PORT_INDCTL),
        .USB0_VBUS_PWRFAULT(USB0_VBUS_PWRFAULT),
        .USB0_VBUS_PWRSELECT(USB0_VBUS_PWRSELECT),
        .USB1_PORT_INDCTL(NLW_inst_USB1_PORT_INDCTL_UNCONNECTED[1:0]),
        .USB1_VBUS_PWRFAULT(1'b0),
        .USB1_VBUS_PWRSELECT(NLW_inst_USB1_VBUS_PWRSELECT_UNCONNECTED),
        .WDT_CLK_IN(1'b0),
        .WDT_RST_OUT(NLW_inst_WDT_RST_OUT_UNCONNECTED));
endmodule

(* C_DM_WIDTH = "4" *) (* C_DQS_WIDTH = "4" *) (* C_DQ_WIDTH = "32" *) 
(* C_EMIO_GPIO_WIDTH = "64" *) (* C_EN_EMIO_ENET0 = "0" *) (* C_EN_EMIO_ENET1 = "0" *) 
(* C_EN_EMIO_PJTAG = "0" *) (* C_EN_EMIO_TRACE = "0" *) (* C_FCLK_CLK0_BUF = "TRUE" *) 
(* C_FCLK_CLK1_BUF = "FALSE" *) (* C_FCLK_CLK2_BUF = "FALSE" *) (* C_FCLK_CLK3_BUF = "FALSE" *) 
(* C_GP0_EN_MODIFIABLE_TXN = "1" *) (* C_GP1_EN_MODIFIABLE_TXN = "1" *) (* C_INCLUDE_ACP_TRANS_CHECK = "0" *) 
(* C_INCLUDE_TRACE_BUFFER = "0" *) (* C_IRQ_F2P_MODE = "DIRECT" *) (* C_MIO_PRIMITIVE = "54" *) 
(* C_M_AXI_GP0_ENABLE_STATIC_REMAP = "0" *) (* C_M_AXI_GP0_ID_WIDTH = "12" *) (* C_M_AXI_GP0_THREAD_ID_WIDTH = "12" *) 
(* C_M_AXI_GP1_ENABLE_STATIC_REMAP = "0" *) (* C_M_AXI_GP1_ID_WIDTH = "12" *) (* C_M_AXI_GP1_THREAD_ID_WIDTH = "12" *) 
(* C_NUM_F2P_INTR_INPUTS = "1" *) (* C_PACKAGE_NAME = "clg400" *) (* C_PS7_SI_REV = "PRODUCTION" *) 
(* C_S_AXI_ACP_ARUSER_VAL = "31" *) (* C_S_AXI_ACP_AWUSER_VAL = "31" *) (* C_S_AXI_ACP_ID_WIDTH = "3" *) 
(* C_S_AXI_GP0_ID_WIDTH = "6" *) (* C_S_AXI_GP1_ID_WIDTH = "6" *) (* C_S_AXI_HP0_DATA_WIDTH = "64" *) 
(* C_S_AXI_HP0_ID_WIDTH = "6" *) (* C_S_AXI_HP1_DATA_WIDTH = "64" *) (* C_S_AXI_HP1_ID_WIDTH = "6" *) 
(* C_S_AXI_HP2_DATA_WIDTH = "64" *) (* C_S_AXI_HP2_ID_WIDTH = "6" *) (* C_S_AXI_HP3_DATA_WIDTH = "64" *) 
(* C_S_AXI_HP3_ID_WIDTH = "6" *) (* C_TRACE_BUFFER_CLOCK_DELAY = "12" *) (* C_TRACE_BUFFER_FIFO_SIZE = "128" *) 
(* C_TRACE_INTERNAL_WIDTH = "2" *) (* C_TRACE_PIPELINE_WIDTH = "8" *) (* C_USE_AXI_NONSECURE = "0" *) 
(* C_USE_DEFAULT_ACP_USER_VAL = "0" *) (* C_USE_M_AXI_GP0 = "1" *) (* C_USE_M_AXI_GP1 = "0" *) 
(* C_USE_S_AXI_ACP = "0" *) (* C_USE_S_AXI_GP0 = "0" *) (* C_USE_S_AXI_GP1 = "0" *) 
(* C_USE_S_AXI_HP0 = "0" *) (* C_USE_S_AXI_HP1 = "0" *) (* C_USE_S_AXI_HP2 = "0" *) 
(* C_USE_S_AXI_HP3 = "0" *) (* HW_HANDOFF = "processor_processing_system7_0_0.hwdef" *) (* ORIG_REF_NAME = "processing_system7_v5_5_processing_system7" *) 
(* POWER = "<PROCESSOR name={system} numA9Cores={2} clockFreq={650} load={0.5} /><MEMORY name={code} memType={DDR3} dataWidth={16} clockFreq={525} readRate={0.5} writeRate={0.5} /><IO interface={GPIO_Bank_1} ioStandard={LVCMOS18} bidis={4} ioBank={Vcco_p1} clockFreq={1} usageRate={0.5} /><IO interface={GPIO_Bank_0} ioStandard={LVCMOS33} bidis={6} ioBank={Vcco_p0} clockFreq={1} usageRate={0.5} /><IO interface={UART} ioStandard={LVCMOS33} bidis={2} ioBank={Vcco_p0} clockFreq={100.000000} usageRate={0.5} /><IO interface={SD} ioStandard={LVCMOS18} bidis={7} ioBank={Vcco_p1} clockFreq={50.000000} usageRate={0.5} /><IO interface={USB} ioStandard={LVCMOS18} bidis={12} ioBank={Vcco_p1} clockFreq={60} usageRate={0.5} /><IO interface={GigE} ioStandard={LVCMOS18} bidis={14} ioBank={Vcco_p1} clockFreq={125.000000} usageRate={0.5} /><IO interface={QSPI} ioStandard={LVCMOS33} bidis={7} ioBank={Vcco_p0} clockFreq={200} usageRate={0.5} /><PLL domain={Processor} vco={1300.000} /><PLL domain={Memory} vco={1050.000} /><PLL domain={IO} vco={1000.000} /><AXI interface={M_AXI_GP0} dataWidth={32} clockFreq={10} usageRate={0.5} />/>" *) (* USE_TRACE_DATA_EDGE_DETECTOR = "0" *) 
module processor_processing_system7_0_0_processing_system7_v5_5_processing_system7
   (CAN0_PHY_TX,
    CAN0_PHY_RX,
    CAN1_PHY_TX,
    CAN1_PHY_RX,
    ENET0_GMII_TX_EN,
    ENET0_GMII_TX_ER,
    ENET0_MDIO_MDC,
    ENET0_MDIO_O,
    ENET0_MDIO_T,
    ENET0_PTP_DELAY_REQ_RX,
    ENET0_PTP_DELAY_REQ_TX,
    ENET0_PTP_PDELAY_REQ_RX,
    ENET0_PTP_PDELAY_REQ_TX,
    ENET0_PTP_PDELAY_RESP_RX,
    ENET0_PTP_PDELAY_RESP_TX,
    ENET0_PTP_SYNC_FRAME_RX,
    ENET0_PTP_SYNC_FRAME_TX,
    ENET0_SOF_RX,
    ENET0_SOF_TX,
    ENET0_GMII_TXD,
    ENET0_GMII_COL,
    ENET0_GMII_CRS,
    ENET0_GMII_RX_CLK,
    ENET0_GMII_RX_DV,
    ENET0_GMII_RX_ER,
    ENET0_GMII_TX_CLK,
    ENET0_MDIO_I,
    ENET0_EXT_INTIN,
    ENET0_GMII_RXD,
    ENET1_GMII_TX_EN,
    ENET1_GMII_TX_ER,
    ENET1_MDIO_MDC,
    ENET1_MDIO_O,
    ENET1_MDIO_T,
    ENET1_PTP_DELAY_REQ_RX,
    ENET1_PTP_DELAY_REQ_TX,
    ENET1_PTP_PDELAY_REQ_RX,
    ENET1_PTP_PDELAY_REQ_TX,
    ENET1_PTP_PDELAY_RESP_RX,
    ENET1_PTP_PDELAY_RESP_TX,
    ENET1_PTP_SYNC_FRAME_RX,
    ENET1_PTP_SYNC_FRAME_TX,
    ENET1_SOF_RX,
    ENET1_SOF_TX,
    ENET1_GMII_TXD,
    ENET1_GMII_COL,
    ENET1_GMII_CRS,
    ENET1_GMII_RX_CLK,
    ENET1_GMII_RX_DV,
    ENET1_GMII_RX_ER,
    ENET1_GMII_TX_CLK,
    ENET1_MDIO_I,
    ENET1_EXT_INTIN,
    ENET1_GMII_RXD,
    GPIO_I,
    GPIO_O,
    GPIO_T,
    I2C0_SDA_I,
    I2C0_SDA_O,
    I2C0_SDA_T,
    I2C0_SCL_I,
    I2C0_SCL_O,
    I2C0_SCL_T,
    I2C1_SDA_I,
    I2C1_SDA_O,
    I2C1_SDA_T,
    I2C1_SCL_I,
    I2C1_SCL_O,
    I2C1_SCL_T,
    PJTAG_TCK,
    PJTAG_TMS,
    PJTAG_TDI,
    PJTAG_TDO,
    SDIO0_CLK,
    SDIO0_CLK_FB,
    SDIO0_CMD_O,
    SDIO0_CMD_I,
    SDIO0_CMD_T,
    SDIO0_DATA_I,
    SDIO0_DATA_O,
    SDIO0_DATA_T,
    SDIO0_LED,
    SDIO0_CDN,
    SDIO0_WP,
    SDIO0_BUSPOW,
    SDIO0_BUSVOLT,
    SDIO1_CLK,
    SDIO1_CLK_FB,
    SDIO1_CMD_O,
    SDIO1_CMD_I,
    SDIO1_CMD_T,
    SDIO1_DATA_I,
    SDIO1_DATA_O,
    SDIO1_DATA_T,
    SDIO1_LED,
    SDIO1_CDN,
    SDIO1_WP,
    SDIO1_BUSPOW,
    SDIO1_BUSVOLT,
    SPI0_SCLK_I,
    SPI0_SCLK_O,
    SPI0_SCLK_T,
    SPI0_MOSI_I,
    SPI0_MOSI_O,
    SPI0_MOSI_T,
    SPI0_MISO_I,
    SPI0_MISO_O,
    SPI0_MISO_T,
    SPI0_SS_I,
    SPI0_SS_O,
    SPI0_SS1_O,
    SPI0_SS2_O,
    SPI0_SS_T,
    SPI1_SCLK_I,
    SPI1_SCLK_O,
    SPI1_SCLK_T,
    SPI1_MOSI_I,
    SPI1_MOSI_O,
    SPI1_MOSI_T,
    SPI1_MISO_I,
    SPI1_MISO_O,
    SPI1_MISO_T,
    SPI1_SS_I,
    SPI1_SS_O,
    SPI1_SS1_O,
    SPI1_SS2_O,
    SPI1_SS_T,
    UART0_DTRN,
    UART0_RTSN,
    UART0_TX,
    UART0_CTSN,
    UART0_DCDN,
    UART0_DSRN,
    UART0_RIN,
    UART0_RX,
    UART1_DTRN,
    UART1_RTSN,
    UART1_TX,
    UART1_CTSN,
    UART1_DCDN,
    UART1_DSRN,
    UART1_RIN,
    UART1_RX,
    TTC0_WAVE0_OUT,
    TTC0_WAVE1_OUT,
    TTC0_WAVE2_OUT,
    TTC0_CLK0_IN,
    TTC0_CLK1_IN,
    TTC0_CLK2_IN,
    TTC1_WAVE0_OUT,
    TTC1_WAVE1_OUT,
    TTC1_WAVE2_OUT,
    TTC1_CLK0_IN,
    TTC1_CLK1_IN,
    TTC1_CLK2_IN,
    WDT_CLK_IN,
    WDT_RST_OUT,
    TRACE_CLK,
    TRACE_CTL,
    TRACE_DATA,
    TRACE_CLK_OUT,
    USB0_PORT_INDCTL,
    USB0_VBUS_PWRSELECT,
    USB0_VBUS_PWRFAULT,
    USB1_PORT_INDCTL,
    USB1_VBUS_PWRSELECT,
    USB1_VBUS_PWRFAULT,
    SRAM_INTIN,
    M_AXI_GP0_ARESETN,
    M_AXI_GP0_ARVALID,
    M_AXI_GP0_AWVALID,
    M_AXI_GP0_BREADY,
    M_AXI_GP0_RREADY,
    M_AXI_GP0_WLAST,
    M_AXI_GP0_WVALID,
    M_AXI_GP0_ARID,
    M_AXI_GP0_AWID,
    M_AXI_GP0_WID,
    M_AXI_GP0_ARBURST,
    M_AXI_GP0_ARLOCK,
    M_AXI_GP0_ARSIZE,
    M_AXI_GP0_AWBURST,
    M_AXI_GP0_AWLOCK,
    M_AXI_GP0_AWSIZE,
    M_AXI_GP0_ARPROT,
    M_AXI_GP0_AWPROT,
    M_AXI_GP0_ARADDR,
    M_AXI_GP0_AWADDR,
    M_AXI_GP0_WDATA,
    M_AXI_GP0_ARCACHE,
    M_AXI_GP0_ARLEN,
    M_AXI_GP0_ARQOS,
    M_AXI_GP0_AWCACHE,
    M_AXI_GP0_AWLEN,
    M_AXI_GP0_AWQOS,
    M_AXI_GP0_WSTRB,
    M_AXI_GP0_ACLK,
    M_AXI_GP0_ARREADY,
    M_AXI_GP0_AWREADY,
    M_AXI_GP0_BVALID,
    M_AXI_GP0_RLAST,
    M_AXI_GP0_RVALID,
    M_AXI_GP0_WREADY,
    M_AXI_GP0_BID,
    M_AXI_GP0_RID,
    M_AXI_GP0_BRESP,
    M_AXI_GP0_RRESP,
    M_AXI_GP0_RDATA,
    M_AXI_GP1_ARESETN,
    M_AXI_GP1_ARVALID,
    M_AXI_GP1_AWVALID,
    M_AXI_GP1_BREADY,
    M_AXI_GP1_RREADY,
    M_AXI_GP1_WLAST,
    M_AXI_GP1_WVALID,
    M_AXI_GP1_ARID,
    M_AXI_GP1_AWID,
    M_AXI_GP1_WID,
    M_AXI_GP1_ARBURST,
    M_AXI_GP1_ARLOCK,
    M_AXI_GP1_ARSIZE,
    M_AXI_GP1_AWBURST,
    M_AXI_GP1_AWLOCK,
    M_AXI_GP1_AWSIZE,
    M_AXI_GP1_ARPROT,
    M_AXI_GP1_AWPROT,
    M_AXI_GP1_ARADDR,
    M_AXI_GP1_AWADDR,
    M_AXI_GP1_WDATA,
    M_AXI_GP1_ARCACHE,
    M_AXI_GP1_ARLEN,
    M_AXI_GP1_ARQOS,
    M_AXI_GP1_AWCACHE,
    M_AXI_GP1_AWLEN,
    M_AXI_GP1_AWQOS,
    M_AXI_GP1_WSTRB,
    M_AXI_GP1_ACLK,
    M_AXI_GP1_ARREADY,
    M_AXI_GP1_AWREADY,
    M_AXI_GP1_BVALID,
    M_AXI_GP1_RLAST,
    M_AXI_GP1_RVALID,
    M_AXI_GP1_WREADY,
    M_AXI_GP1_BID,
    M_AXI_GP1_RID,
    M_AXI_GP1_BRESP,
    M_AXI_GP1_RRESP,
    M_AXI_GP1_RDATA,
    S_AXI_GP0_ARESETN,
    S_AXI_GP0_ARREADY,
    S_AXI_GP0_AWREADY,
    S_AXI_GP0_BVALID,
    S_AXI_GP0_RLAST,
    S_AXI_GP0_RVALID,
    S_AXI_GP0_WREADY,
    S_AXI_GP0_BRESP,
    S_AXI_GP0_RRESP,
    S_AXI_GP0_RDATA,
    S_AXI_GP0_BID,
    S_AXI_GP0_RID,
    S_AXI_GP0_ACLK,
    S_AXI_GP0_ARVALID,
    S_AXI_GP0_AWVALID,
    S_AXI_GP0_BREADY,
    S_AXI_GP0_RREADY,
    S_AXI_GP0_WLAST,
    S_AXI_GP0_WVALID,
    S_AXI_GP0_ARBURST,
    S_AXI_GP0_ARLOCK,
    S_AXI_GP0_ARSIZE,
    S_AXI_GP0_AWBURST,
    S_AXI_GP0_AWLOCK,
    S_AXI_GP0_AWSIZE,
    S_AXI_GP0_ARPROT,
    S_AXI_GP0_AWPROT,
    S_AXI_GP0_ARADDR,
    S_AXI_GP0_AWADDR,
    S_AXI_GP0_WDATA,
    S_AXI_GP0_ARCACHE,
    S_AXI_GP0_ARLEN,
    S_AXI_GP0_ARQOS,
    S_AXI_GP0_AWCACHE,
    S_AXI_GP0_AWLEN,
    S_AXI_GP0_AWQOS,
    S_AXI_GP0_WSTRB,
    S_AXI_GP0_ARID,
    S_AXI_GP0_AWID,
    S_AXI_GP0_WID,
    S_AXI_GP1_ARESETN,
    S_AXI_GP1_ARREADY,
    S_AXI_GP1_AWREADY,
    S_AXI_GP1_BVALID,
    S_AXI_GP1_RLAST,
    S_AXI_GP1_RVALID,
    S_AXI_GP1_WREADY,
    S_AXI_GP1_BRESP,
    S_AXI_GP1_RRESP,
    S_AXI_GP1_RDATA,
    S_AXI_GP1_BID,
    S_AXI_GP1_RID,
    S_AXI_GP1_ACLK,
    S_AXI_GP1_ARVALID,
    S_AXI_GP1_AWVALID,
    S_AXI_GP1_BREADY,
    S_AXI_GP1_RREADY,
    S_AXI_GP1_WLAST,
    S_AXI_GP1_WVALID,
    S_AXI_GP1_ARBURST,
    S_AXI_GP1_ARLOCK,
    S_AXI_GP1_ARSIZE,
    S_AXI_GP1_AWBURST,
    S_AXI_GP1_AWLOCK,
    S_AXI_GP1_AWSIZE,
    S_AXI_GP1_ARPROT,
    S_AXI_GP1_AWPROT,
    S_AXI_GP1_ARADDR,
    S_AXI_GP1_AWADDR,
    S_AXI_GP1_WDATA,
    S_AXI_GP1_ARCACHE,
    S_AXI_GP1_ARLEN,
    S_AXI_GP1_ARQOS,
    S_AXI_GP1_AWCACHE,
    S_AXI_GP1_AWLEN,
    S_AXI_GP1_AWQOS,
    S_AXI_GP1_WSTRB,
    S_AXI_GP1_ARID,
    S_AXI_GP1_AWID,
    S_AXI_GP1_WID,
    S_AXI_ACP_ARESETN,
    S_AXI_ACP_ARREADY,
    S_AXI_ACP_AWREADY,
    S_AXI_ACP_BVALID,
    S_AXI_ACP_RLAST,
    S_AXI_ACP_RVALID,
    S_AXI_ACP_WREADY,
    S_AXI_ACP_BRESP,
    S_AXI_ACP_RRESP,
    S_AXI_ACP_BID,
    S_AXI_ACP_RID,
    S_AXI_ACP_RDATA,
    S_AXI_ACP_ACLK,
    S_AXI_ACP_ARVALID,
    S_AXI_ACP_AWVALID,
    S_AXI_ACP_BREADY,
    S_AXI_ACP_RREADY,
    S_AXI_ACP_WLAST,
    S_AXI_ACP_WVALID,
    S_AXI_ACP_ARID,
    S_AXI_ACP_ARPROT,
    S_AXI_ACP_AWID,
    S_AXI_ACP_AWPROT,
    S_AXI_ACP_WID,
    S_AXI_ACP_ARADDR,
    S_AXI_ACP_AWADDR,
    S_AXI_ACP_ARCACHE,
    S_AXI_ACP_ARLEN,
    S_AXI_ACP_ARQOS,
    S_AXI_ACP_AWCACHE,
    S_AXI_ACP_AWLEN,
    S_AXI_ACP_AWQOS,
    S_AXI_ACP_ARBURST,
    S_AXI_ACP_ARLOCK,
    S_AXI_ACP_ARSIZE,
    S_AXI_ACP_AWBURST,
    S_AXI_ACP_AWLOCK,
    S_AXI_ACP_AWSIZE,
    S_AXI_ACP_ARUSER,
    S_AXI_ACP_AWUSER,
    S_AXI_ACP_WDATA,
    S_AXI_ACP_WSTRB,
    S_AXI_HP0_ARESETN,
    S_AXI_HP0_ARREADY,
    S_AXI_HP0_AWREADY,
    S_AXI_HP0_BVALID,
    S_AXI_HP0_RLAST,
    S_AXI_HP0_RVALID,
    S_AXI_HP0_WREADY,
    S_AXI_HP0_BRESP,
    S_AXI_HP0_RRESP,
    S_AXI_HP0_BID,
    S_AXI_HP0_RID,
    S_AXI_HP0_RDATA,
    S_AXI_HP0_RCOUNT,
    S_AXI_HP0_WCOUNT,
    S_AXI_HP0_RACOUNT,
    S_AXI_HP0_WACOUNT,
    S_AXI_HP0_ACLK,
    S_AXI_HP0_ARVALID,
    S_AXI_HP0_AWVALID,
    S_AXI_HP0_BREADY,
    S_AXI_HP0_RDISSUECAP1_EN,
    S_AXI_HP0_RREADY,
    S_AXI_HP0_WLAST,
    S_AXI_HP0_WRISSUECAP1_EN,
    S_AXI_HP0_WVALID,
    S_AXI_HP0_ARBURST,
    S_AXI_HP0_ARLOCK,
    S_AXI_HP0_ARSIZE,
    S_AXI_HP0_AWBURST,
    S_AXI_HP0_AWLOCK,
    S_AXI_HP0_AWSIZE,
    S_AXI_HP0_ARPROT,
    S_AXI_HP0_AWPROT,
    S_AXI_HP0_ARADDR,
    S_AXI_HP0_AWADDR,
    S_AXI_HP0_ARCACHE,
    S_AXI_HP0_ARLEN,
    S_AXI_HP0_ARQOS,
    S_AXI_HP0_AWCACHE,
    S_AXI_HP0_AWLEN,
    S_AXI_HP0_AWQOS,
    S_AXI_HP0_ARID,
    S_AXI_HP0_AWID,
    S_AXI_HP0_WID,
    S_AXI_HP0_WDATA,
    S_AXI_HP0_WSTRB,
    S_AXI_HP1_ARESETN,
    S_AXI_HP1_ARREADY,
    S_AXI_HP1_AWREADY,
    S_AXI_HP1_BVALID,
    S_AXI_HP1_RLAST,
    S_AXI_HP1_RVALID,
    S_AXI_HP1_WREADY,
    S_AXI_HP1_BRESP,
    S_AXI_HP1_RRESP,
    S_AXI_HP1_BID,
    S_AXI_HP1_RID,
    S_AXI_HP1_RDATA,
    S_AXI_HP1_RCOUNT,
    S_AXI_HP1_WCOUNT,
    S_AXI_HP1_RACOUNT,
    S_AXI_HP1_WACOUNT,
    S_AXI_HP1_ACLK,
    S_AXI_HP1_ARVALID,
    S_AXI_HP1_AWVALID,
    S_AXI_HP1_BREADY,
    S_AXI_HP1_RDISSUECAP1_EN,
    S_AXI_HP1_RREADY,
    S_AXI_HP1_WLAST,
    S_AXI_HP1_WRISSUECAP1_EN,
    S_AXI_HP1_WVALID,
    S_AXI_HP1_ARBURST,
    S_AXI_HP1_ARLOCK,
    S_AXI_HP1_ARSIZE,
    S_AXI_HP1_AWBURST,
    S_AXI_HP1_AWLOCK,
    S_AXI_HP1_AWSIZE,
    S_AXI_HP1_ARPROT,
    S_AXI_HP1_AWPROT,
    S_AXI_HP1_ARADDR,
    S_AXI_HP1_AWADDR,
    S_AXI_HP1_ARCACHE,
    S_AXI_HP1_ARLEN,
    S_AXI_HP1_ARQOS,
    S_AXI_HP1_AWCACHE,
    S_AXI_HP1_AWLEN,
    S_AXI_HP1_AWQOS,
    S_AXI_HP1_ARID,
    S_AXI_HP1_AWID,
    S_AXI_HP1_WID,
    S_AXI_HP1_WDATA,
    S_AXI_HP1_WSTRB,
    S_AXI_HP2_ARESETN,
    S_AXI_HP2_ARREADY,
    S_AXI_HP2_AWREADY,
    S_AXI_HP2_BVALID,
    S_AXI_HP2_RLAST,
    S_AXI_HP2_RVALID,
    S_AXI_HP2_WREADY,
    S_AXI_HP2_BRESP,
    S_AXI_HP2_RRESP,
    S_AXI_HP2_BID,
    S_AXI_HP2_RID,
    S_AXI_HP2_RDATA,
    S_AXI_HP2_RCOUNT,
    S_AXI_HP2_WCOUNT,
    S_AXI_HP2_RACOUNT,
    S_AXI_HP2_WACOUNT,
    S_AXI_HP2_ACLK,
    S_AXI_HP2_ARVALID,
    S_AXI_HP2_AWVALID,
    S_AXI_HP2_BREADY,
    S_AXI_HP2_RDISSUECAP1_EN,
    S_AXI_HP2_RREADY,
    S_AXI_HP2_WLAST,
    S_AXI_HP2_WRISSUECAP1_EN,
    S_AXI_HP2_WVALID,
    S_AXI_HP2_ARBURST,
    S_AXI_HP2_ARLOCK,
    S_AXI_HP2_ARSIZE,
    S_AXI_HP2_AWBURST,
    S_AXI_HP2_AWLOCK,
    S_AXI_HP2_AWSIZE,
    S_AXI_HP2_ARPROT,
    S_AXI_HP2_AWPROT,
    S_AXI_HP2_ARADDR,
    S_AXI_HP2_AWADDR,
    S_AXI_HP2_ARCACHE,
    S_AXI_HP2_ARLEN,
    S_AXI_HP2_ARQOS,
    S_AXI_HP2_AWCACHE,
    S_AXI_HP2_AWLEN,
    S_AXI_HP2_AWQOS,
    S_AXI_HP2_ARID,
    S_AXI_HP2_AWID,
    S_AXI_HP2_WID,
    S_AXI_HP2_WDATA,
    S_AXI_HP2_WSTRB,
    S_AXI_HP3_ARESETN,
    S_AXI_HP3_ARREADY,
    S_AXI_HP3_AWREADY,
    S_AXI_HP3_BVALID,
    S_AXI_HP3_RLAST,
    S_AXI_HP3_RVALID,
    S_AXI_HP3_WREADY,
    S_AXI_HP3_BRESP,
    S_AXI_HP3_RRESP,
    S_AXI_HP3_BID,
    S_AXI_HP3_RID,
    S_AXI_HP3_RDATA,
    S_AXI_HP3_RCOUNT,
    S_AXI_HP3_WCOUNT,
    S_AXI_HP3_RACOUNT,
    S_AXI_HP3_WACOUNT,
    S_AXI_HP3_ACLK,
    S_AXI_HP3_ARVALID,
    S_AXI_HP3_AWVALID,
    S_AXI_HP3_BREADY,
    S_AXI_HP3_RDISSUECAP1_EN,
    S_AXI_HP3_RREADY,
    S_AXI_HP3_WLAST,
    S_AXI_HP3_WRISSUECAP1_EN,
    S_AXI_HP3_WVALID,
    S_AXI_HP3_ARBURST,
    S_AXI_HP3_ARLOCK,
    S_AXI_HP3_ARSIZE,
    S_AXI_HP3_AWBURST,
    S_AXI_HP3_AWLOCK,
    S_AXI_HP3_AWSIZE,
    S_AXI_HP3_ARPROT,
    S_AXI_HP3_AWPROT,
    S_AXI_HP3_ARADDR,
    S_AXI_HP3_AWADDR,
    S_AXI_HP3_ARCACHE,
    S_AXI_HP3_ARLEN,
    S_AXI_HP3_ARQOS,
    S_AXI_HP3_AWCACHE,
    S_AXI_HP3_AWLEN,
    S_AXI_HP3_AWQOS,
    S_AXI_HP3_ARID,
    S_AXI_HP3_AWID,
    S_AXI_HP3_WID,
    S_AXI_HP3_WDATA,
    S_AXI_HP3_WSTRB,
    IRQ_P2F_DMAC_ABORT,
    IRQ_P2F_DMAC0,
    IRQ_P2F_DMAC1,
    IRQ_P2F_DMAC2,
    IRQ_P2F_DMAC3,
    IRQ_P2F_DMAC4,
    IRQ_P2F_DMAC5,
    IRQ_P2F_DMAC6,
    IRQ_P2F_DMAC7,
    IRQ_P2F_SMC,
    IRQ_P2F_QSPI,
    IRQ_P2F_CTI,
    IRQ_P2F_GPIO,
    IRQ_P2F_USB0,
    IRQ_P2F_ENET0,
    IRQ_P2F_ENET_WAKE0,
    IRQ_P2F_SDIO0,
    IRQ_P2F_I2C0,
    IRQ_P2F_SPI0,
    IRQ_P2F_UART0,
    IRQ_P2F_CAN0,
    IRQ_P2F_USB1,
    IRQ_P2F_ENET1,
    IRQ_P2F_ENET_WAKE1,
    IRQ_P2F_SDIO1,
    IRQ_P2F_I2C1,
    IRQ_P2F_SPI1,
    IRQ_P2F_UART1,
    IRQ_P2F_CAN1,
    IRQ_F2P,
    Core0_nFIQ,
    Core0_nIRQ,
    Core1_nFIQ,
    Core1_nIRQ,
    DMA0_DATYPE,
    DMA0_DAVALID,
    DMA0_DRREADY,
    DMA0_RSTN,
    DMA1_DATYPE,
    DMA1_DAVALID,
    DMA1_DRREADY,
    DMA1_RSTN,
    DMA2_DATYPE,
    DMA2_DAVALID,
    DMA2_DRREADY,
    DMA2_RSTN,
    DMA3_DATYPE,
    DMA3_DAVALID,
    DMA3_DRREADY,
    DMA3_RSTN,
    DMA0_ACLK,
    DMA0_DAREADY,
    DMA0_DRLAST,
    DMA0_DRVALID,
    DMA1_ACLK,
    DMA1_DAREADY,
    DMA1_DRLAST,
    DMA1_DRVALID,
    DMA2_ACLK,
    DMA2_DAREADY,
    DMA2_DRLAST,
    DMA2_DRVALID,
    DMA3_ACLK,
    DMA3_DAREADY,
    DMA3_DRLAST,
    DMA3_DRVALID,
    DMA0_DRTYPE,
    DMA1_DRTYPE,
    DMA2_DRTYPE,
    DMA3_DRTYPE,
    FCLK_CLK3,
    FCLK_CLK2,
    FCLK_CLK1,
    FCLK_CLK0,
    FCLK_CLKTRIG3_N,
    FCLK_CLKTRIG2_N,
    FCLK_CLKTRIG1_N,
    FCLK_CLKTRIG0_N,
    FCLK_RESET3_N,
    FCLK_RESET2_N,
    FCLK_RESET1_N,
    FCLK_RESET0_N,
    FTMD_TRACEIN_DATA,
    FTMD_TRACEIN_VALID,
    FTMD_TRACEIN_CLK,
    FTMD_TRACEIN_ATID,
    FTMT_F2P_TRIG_0,
    FTMT_F2P_TRIGACK_0,
    FTMT_F2P_TRIG_1,
    FTMT_F2P_TRIGACK_1,
    FTMT_F2P_TRIG_2,
    FTMT_F2P_TRIGACK_2,
    FTMT_F2P_TRIG_3,
    FTMT_F2P_TRIGACK_3,
    FTMT_F2P_DEBUG,
    FTMT_P2F_TRIGACK_0,
    FTMT_P2F_TRIG_0,
    FTMT_P2F_TRIGACK_1,
    FTMT_P2F_TRIG_1,
    FTMT_P2F_TRIGACK_2,
    FTMT_P2F_TRIG_2,
    FTMT_P2F_TRIGACK_3,
    FTMT_P2F_TRIG_3,
    FTMT_P2F_DEBUG,
    FPGA_IDLE_N,
    EVENT_EVENTO,
    EVENT_STANDBYWFE,
    EVENT_STANDBYWFI,
    EVENT_EVENTI,
    DDR_ARB,
    MIO,
    DDR_CAS_n,
    DDR_CKE,
    DDR_Clk_n,
    DDR_Clk,
    DDR_CS_n,
    DDR_DRSTB,
    DDR_ODT,
    DDR_RAS_n,
    DDR_WEB,
    DDR_BankAddr,
    DDR_Addr,
    DDR_VRN,
    DDR_VRP,
    DDR_DM,
    DDR_DQ,
    DDR_DQS_n,
    DDR_DQS,
    PS_SRSTB,
    PS_CLK,
    PS_PORB);
  output CAN0_PHY_TX;
  input CAN0_PHY_RX;
  output CAN1_PHY_TX;
  input CAN1_PHY_RX;
  output ENET0_GMII_TX_EN;
  output ENET0_GMII_TX_ER;
  output ENET0_MDIO_MDC;
  output ENET0_MDIO_O;
  output ENET0_MDIO_T;
  output ENET0_PTP_DELAY_REQ_RX;
  output ENET0_PTP_DELAY_REQ_TX;
  output ENET0_PTP_PDELAY_REQ_RX;
  output ENET0_PTP_PDELAY_REQ_TX;
  output ENET0_PTP_PDELAY_RESP_RX;
  output ENET0_PTP_PDELAY_RESP_TX;
  output ENET0_PTP_SYNC_FRAME_RX;
  output ENET0_PTP_SYNC_FRAME_TX;
  output ENET0_SOF_RX;
  output ENET0_SOF_TX;
  output [7:0]ENET0_GMII_TXD;
  input ENET0_GMII_COL;
  input ENET0_GMII_CRS;
  input ENET0_GMII_RX_CLK;
  input ENET0_GMII_RX_DV;
  input ENET0_GMII_RX_ER;
  input ENET0_GMII_TX_CLK;
  input ENET0_MDIO_I;
  input ENET0_EXT_INTIN;
  input [7:0]ENET0_GMII_RXD;
  output ENET1_GMII_TX_EN;
  output ENET1_GMII_TX_ER;
  output ENET1_MDIO_MDC;
  output ENET1_MDIO_O;
  output ENET1_MDIO_T;
  output ENET1_PTP_DELAY_REQ_RX;
  output ENET1_PTP_DELAY_REQ_TX;
  output ENET1_PTP_PDELAY_REQ_RX;
  output ENET1_PTP_PDELAY_REQ_TX;
  output ENET1_PTP_PDELAY_RESP_RX;
  output ENET1_PTP_PDELAY_RESP_TX;
  output ENET1_PTP_SYNC_FRAME_RX;
  output ENET1_PTP_SYNC_FRAME_TX;
  output ENET1_SOF_RX;
  output ENET1_SOF_TX;
  output [7:0]ENET1_GMII_TXD;
  input ENET1_GMII_COL;
  input ENET1_GMII_CRS;
  input ENET1_GMII_RX_CLK;
  input ENET1_GMII_RX_DV;
  input ENET1_GMII_RX_ER;
  input ENET1_GMII_TX_CLK;
  input ENET1_MDIO_I;
  input ENET1_EXT_INTIN;
  input [7:0]ENET1_GMII_RXD;
  input [63:0]GPIO_I;
  output [63:0]GPIO_O;
  output [63:0]GPIO_T;
  input I2C0_SDA_I;
  output I2C0_SDA_O;
  output I2C0_SDA_T;
  input I2C0_SCL_I;
  output I2C0_SCL_O;
  output I2C0_SCL_T;
  input I2C1_SDA_I;
  output I2C1_SDA_O;
  output I2C1_SDA_T;
  input I2C1_SCL_I;
  output I2C1_SCL_O;
  output I2C1_SCL_T;
  input PJTAG_TCK;
  input PJTAG_TMS;
  input PJTAG_TDI;
  output PJTAG_TDO;
  output SDIO0_CLK;
  input SDIO0_CLK_FB;
  output SDIO0_CMD_O;
  input SDIO0_CMD_I;
  output SDIO0_CMD_T;
  input [3:0]SDIO0_DATA_I;
  output [3:0]SDIO0_DATA_O;
  output [3:0]SDIO0_DATA_T;
  output SDIO0_LED;
  input SDIO0_CDN;
  input SDIO0_WP;
  output SDIO0_BUSPOW;
  output [2:0]SDIO0_BUSVOLT;
  output SDIO1_CLK;
  input SDIO1_CLK_FB;
  output SDIO1_CMD_O;
  input SDIO1_CMD_I;
  output SDIO1_CMD_T;
  input [3:0]SDIO1_DATA_I;
  output [3:0]SDIO1_DATA_O;
  output [3:0]SDIO1_DATA_T;
  output SDIO1_LED;
  input SDIO1_CDN;
  input SDIO1_WP;
  output SDIO1_BUSPOW;
  output [2:0]SDIO1_BUSVOLT;
  input SPI0_SCLK_I;
  output SPI0_SCLK_O;
  output SPI0_SCLK_T;
  input SPI0_MOSI_I;
  output SPI0_MOSI_O;
  output SPI0_MOSI_T;
  input SPI0_MISO_I;
  output SPI0_MISO_O;
  output SPI0_MISO_T;
  input SPI0_SS_I;
  output SPI0_SS_O;
  output SPI0_SS1_O;
  output SPI0_SS2_O;
  output SPI0_SS_T;
  input SPI1_SCLK_I;
  output SPI1_SCLK_O;
  output SPI1_SCLK_T;
  input SPI1_MOSI_I;
  output SPI1_MOSI_O;
  output SPI1_MOSI_T;
  input SPI1_MISO_I;
  output SPI1_MISO_O;
  output SPI1_MISO_T;
  input SPI1_SS_I;
  output SPI1_SS_O;
  output SPI1_SS1_O;
  output SPI1_SS2_O;
  output SPI1_SS_T;
  output UART0_DTRN;
  output UART0_RTSN;
  output UART0_TX;
  input UART0_CTSN;
  input UART0_DCDN;
  input UART0_DSRN;
  input UART0_RIN;
  input UART0_RX;
  output UART1_DTRN;
  output UART1_RTSN;
  output UART1_TX;
  input UART1_CTSN;
  input UART1_DCDN;
  input UART1_DSRN;
  input UART1_RIN;
  input UART1_RX;
  output TTC0_WAVE0_OUT;
  output TTC0_WAVE1_OUT;
  output TTC0_WAVE2_OUT;
  input TTC0_CLK0_IN;
  input TTC0_CLK1_IN;
  input TTC0_CLK2_IN;
  output TTC1_WAVE0_OUT;
  output TTC1_WAVE1_OUT;
  output TTC1_WAVE2_OUT;
  input TTC1_CLK0_IN;
  input TTC1_CLK1_IN;
  input TTC1_CLK2_IN;
  input WDT_CLK_IN;
  output WDT_RST_OUT;
  input TRACE_CLK;
  output TRACE_CTL;
  output [1:0]TRACE_DATA;
  output TRACE_CLK_OUT;
  output [1:0]USB0_PORT_INDCTL;
  output USB0_VBUS_PWRSELECT;
  input USB0_VBUS_PWRFAULT;
  output [1:0]USB1_PORT_INDCTL;
  output USB1_VBUS_PWRSELECT;
  input USB1_VBUS_PWRFAULT;
  input SRAM_INTIN;
  output M_AXI_GP0_ARESETN;
  output M_AXI_GP0_ARVALID;
  output M_AXI_GP0_AWVALID;
  output M_AXI_GP0_BREADY;
  output M_AXI_GP0_RREADY;
  output M_AXI_GP0_WLAST;
  output M_AXI_GP0_WVALID;
  output [11:0]M_AXI_GP0_ARID;
  output [11:0]M_AXI_GP0_AWID;
  output [11:0]M_AXI_GP0_WID;
  output [1:0]M_AXI_GP0_ARBURST;
  output [1:0]M_AXI_GP0_ARLOCK;
  output [2:0]M_AXI_GP0_ARSIZE;
  output [1:0]M_AXI_GP0_AWBURST;
  output [1:0]M_AXI_GP0_AWLOCK;
  output [2:0]M_AXI_GP0_AWSIZE;
  output [2:0]M_AXI_GP0_ARPROT;
  output [2:0]M_AXI_GP0_AWPROT;
  output [31:0]M_AXI_GP0_ARADDR;
  output [31:0]M_AXI_GP0_AWADDR;
  output [31:0]M_AXI_GP0_WDATA;
  output [3:0]M_AXI_GP0_ARCACHE;
  output [3:0]M_AXI_GP0_ARLEN;
  output [3:0]M_AXI_GP0_ARQOS;
  output [3:0]M_AXI_GP0_AWCACHE;
  output [3:0]M_AXI_GP0_AWLEN;
  output [3:0]M_AXI_GP0_AWQOS;
  output [3:0]M_AXI_GP0_WSTRB;
  input M_AXI_GP0_ACLK;
  input M_AXI_GP0_ARREADY;
  input M_AXI_GP0_AWREADY;
  input M_AXI_GP0_BVALID;
  input M_AXI_GP0_RLAST;
  input M_AXI_GP0_RVALID;
  input M_AXI_GP0_WREADY;
  input [11:0]M_AXI_GP0_BID;
  input [11:0]M_AXI_GP0_RID;
  input [1:0]M_AXI_GP0_BRESP;
  input [1:0]M_AXI_GP0_RRESP;
  input [31:0]M_AXI_GP0_RDATA;
  output M_AXI_GP1_ARESETN;
  output M_AXI_GP1_ARVALID;
  output M_AXI_GP1_AWVALID;
  output M_AXI_GP1_BREADY;
  output M_AXI_GP1_RREADY;
  output M_AXI_GP1_WLAST;
  output M_AXI_GP1_WVALID;
  output [11:0]M_AXI_GP1_ARID;
  output [11:0]M_AXI_GP1_AWID;
  output [11:0]M_AXI_GP1_WID;
  output [1:0]M_AXI_GP1_ARBURST;
  output [1:0]M_AXI_GP1_ARLOCK;
  output [2:0]M_AXI_GP1_ARSIZE;
  output [1:0]M_AXI_GP1_AWBURST;
  output [1:0]M_AXI_GP1_AWLOCK;
  output [2:0]M_AXI_GP1_AWSIZE;
  output [2:0]M_AXI_GP1_ARPROT;
  output [2:0]M_AXI_GP1_AWPROT;
  output [31:0]M_AXI_GP1_ARADDR;
  output [31:0]M_AXI_GP1_AWADDR;
  output [31:0]M_AXI_GP1_WDATA;
  output [3:0]M_AXI_GP1_ARCACHE;
  output [3:0]M_AXI_GP1_ARLEN;
  output [3:0]M_AXI_GP1_ARQOS;
  output [3:0]M_AXI_GP1_AWCACHE;
  output [3:0]M_AXI_GP1_AWLEN;
  output [3:0]M_AXI_GP1_AWQOS;
  output [3:0]M_AXI_GP1_WSTRB;
  input M_AXI_GP1_ACLK;
  input M_AXI_GP1_ARREADY;
  input M_AXI_GP1_AWREADY;
  input M_AXI_GP1_BVALID;
  input M_AXI_GP1_RLAST;
  input M_AXI_GP1_RVALID;
  input M_AXI_GP1_WREADY;
  input [11:0]M_AXI_GP1_BID;
  input [11:0]M_AXI_GP1_RID;
  input [1:0]M_AXI_GP1_BRESP;
  input [1:0]M_AXI_GP1_RRESP;
  input [31:0]M_AXI_GP1_RDATA;
  output S_AXI_GP0_ARESETN;
  output S_AXI_GP0_ARREADY;
  output S_AXI_GP0_AWREADY;
  output S_AXI_GP0_BVALID;
  output S_AXI_GP0_RLAST;
  output S_AXI_GP0_RVALID;
  output S_AXI_GP0_WREADY;
  output [1:0]S_AXI_GP0_BRESP;
  output [1:0]S_AXI_GP0_RRESP;
  output [31:0]S_AXI_GP0_RDATA;
  output [5:0]S_AXI_GP0_BID;
  output [5:0]S_AXI_GP0_RID;
  input S_AXI_GP0_ACLK;
  input S_AXI_GP0_ARVALID;
  input S_AXI_GP0_AWVALID;
  input S_AXI_GP0_BREADY;
  input S_AXI_GP0_RREADY;
  input S_AXI_GP0_WLAST;
  input S_AXI_GP0_WVALID;
  input [1:0]S_AXI_GP0_ARBURST;
  input [1:0]S_AXI_GP0_ARLOCK;
  input [2:0]S_AXI_GP0_ARSIZE;
  input [1:0]S_AXI_GP0_AWBURST;
  input [1:0]S_AXI_GP0_AWLOCK;
  input [2:0]S_AXI_GP0_AWSIZE;
  input [2:0]S_AXI_GP0_ARPROT;
  input [2:0]S_AXI_GP0_AWPROT;
  input [31:0]S_AXI_GP0_ARADDR;
  input [31:0]S_AXI_GP0_AWADDR;
  input [31:0]S_AXI_GP0_WDATA;
  input [3:0]S_AXI_GP0_ARCACHE;
  input [3:0]S_AXI_GP0_ARLEN;
  input [3:0]S_AXI_GP0_ARQOS;
  input [3:0]S_AXI_GP0_AWCACHE;
  input [3:0]S_AXI_GP0_AWLEN;
  input [3:0]S_AXI_GP0_AWQOS;
  input [3:0]S_AXI_GP0_WSTRB;
  input [5:0]S_AXI_GP0_ARID;
  input [5:0]S_AXI_GP0_AWID;
  input [5:0]S_AXI_GP0_WID;
  output S_AXI_GP1_ARESETN;
  output S_AXI_GP1_ARREADY;
  output S_AXI_GP1_AWREADY;
  output S_AXI_GP1_BVALID;
  output S_AXI_GP1_RLAST;
  output S_AXI_GP1_RVALID;
  output S_AXI_GP1_WREADY;
  output [1:0]S_AXI_GP1_BRESP;
  output [1:0]S_AXI_GP1_RRESP;
  output [31:0]S_AXI_GP1_RDATA;
  output [5:0]S_AXI_GP1_BID;
  output [5:0]S_AXI_GP1_RID;
  input S_AXI_GP1_ACLK;
  input S_AXI_GP1_ARVALID;
  input S_AXI_GP1_AWVALID;
  input S_AXI_GP1_BREADY;
  input S_AXI_GP1_RREADY;
  input S_AXI_GP1_WLAST;
  input S_AXI_GP1_WVALID;
  input [1:0]S_AXI_GP1_ARBURST;
  input [1:0]S_AXI_GP1_ARLOCK;
  input [2:0]S_AXI_GP1_ARSIZE;
  input [1:0]S_AXI_GP1_AWBURST;
  input [1:0]S_AXI_GP1_AWLOCK;
  input [2:0]S_AXI_GP1_AWSIZE;
  input [2:0]S_AXI_GP1_ARPROT;
  input [2:0]S_AXI_GP1_AWPROT;
  input [31:0]S_AXI_GP1_ARADDR;
  input [31:0]S_AXI_GP1_AWADDR;
  input [31:0]S_AXI_GP1_WDATA;
  input [3:0]S_AXI_GP1_ARCACHE;
  input [3:0]S_AXI_GP1_ARLEN;
  input [3:0]S_AXI_GP1_ARQOS;
  input [3:0]S_AXI_GP1_AWCACHE;
  input [3:0]S_AXI_GP1_AWLEN;
  input [3:0]S_AXI_GP1_AWQOS;
  input [3:0]S_AXI_GP1_WSTRB;
  input [5:0]S_AXI_GP1_ARID;
  input [5:0]S_AXI_GP1_AWID;
  input [5:0]S_AXI_GP1_WID;
  output S_AXI_ACP_ARESETN;
  output S_AXI_ACP_ARREADY;
  output S_AXI_ACP_AWREADY;
  output S_AXI_ACP_BVALID;
  output S_AXI_ACP_RLAST;
  output S_AXI_ACP_RVALID;
  output S_AXI_ACP_WREADY;
  output [1:0]S_AXI_ACP_BRESP;
  output [1:0]S_AXI_ACP_RRESP;
  output [2:0]S_AXI_ACP_BID;
  output [2:0]S_AXI_ACP_RID;
  output [63:0]S_AXI_ACP_RDATA;
  input S_AXI_ACP_ACLK;
  input S_AXI_ACP_ARVALID;
  input S_AXI_ACP_AWVALID;
  input S_AXI_ACP_BREADY;
  input S_AXI_ACP_RREADY;
  input S_AXI_ACP_WLAST;
  input S_AXI_ACP_WVALID;
  input [2:0]S_AXI_ACP_ARID;
  input [2:0]S_AXI_ACP_ARPROT;
  input [2:0]S_AXI_ACP_AWID;
  input [2:0]S_AXI_ACP_AWPROT;
  input [2:0]S_AXI_ACP_WID;
  input [31:0]S_AXI_ACP_ARADDR;
  input [31:0]S_AXI_ACP_AWADDR;
  input [3:0]S_AXI_ACP_ARCACHE;
  input [3:0]S_AXI_ACP_ARLEN;
  input [3:0]S_AXI_ACP_ARQOS;
  input [3:0]S_AXI_ACP_AWCACHE;
  input [3:0]S_AXI_ACP_AWLEN;
  input [3:0]S_AXI_ACP_AWQOS;
  input [1:0]S_AXI_ACP_ARBURST;
  input [1:0]S_AXI_ACP_ARLOCK;
  input [2:0]S_AXI_ACP_ARSIZE;
  input [1:0]S_AXI_ACP_AWBURST;
  input [1:0]S_AXI_ACP_AWLOCK;
  input [2:0]S_AXI_ACP_AWSIZE;
  input [4:0]S_AXI_ACP_ARUSER;
  input [4:0]S_AXI_ACP_AWUSER;
  input [63:0]S_AXI_ACP_WDATA;
  input [7:0]S_AXI_ACP_WSTRB;
  output S_AXI_HP0_ARESETN;
  output S_AXI_HP0_ARREADY;
  output S_AXI_HP0_AWREADY;
  output S_AXI_HP0_BVALID;
  output S_AXI_HP0_RLAST;
  output S_AXI_HP0_RVALID;
  output S_AXI_HP0_WREADY;
  output [1:0]S_AXI_HP0_BRESP;
  output [1:0]S_AXI_HP0_RRESP;
  output [5:0]S_AXI_HP0_BID;
  output [5:0]S_AXI_HP0_RID;
  output [63:0]S_AXI_HP0_RDATA;
  output [7:0]S_AXI_HP0_RCOUNT;
  output [7:0]S_AXI_HP0_WCOUNT;
  output [2:0]S_AXI_HP0_RACOUNT;
  output [5:0]S_AXI_HP0_WACOUNT;
  input S_AXI_HP0_ACLK;
  input S_AXI_HP0_ARVALID;
  input S_AXI_HP0_AWVALID;
  input S_AXI_HP0_BREADY;
  input S_AXI_HP0_RDISSUECAP1_EN;
  input S_AXI_HP0_RREADY;
  input S_AXI_HP0_WLAST;
  input S_AXI_HP0_WRISSUECAP1_EN;
  input S_AXI_HP0_WVALID;
  input [1:0]S_AXI_HP0_ARBURST;
  input [1:0]S_AXI_HP0_ARLOCK;
  input [2:0]S_AXI_HP0_ARSIZE;
  input [1:0]S_AXI_HP0_AWBURST;
  input [1:0]S_AXI_HP0_AWLOCK;
  input [2:0]S_AXI_HP0_AWSIZE;
  input [2:0]S_AXI_HP0_ARPROT;
  input [2:0]S_AXI_HP0_AWPROT;
  input [31:0]S_AXI_HP0_ARADDR;
  input [31:0]S_AXI_HP0_AWADDR;
  input [3:0]S_AXI_HP0_ARCACHE;
  input [3:0]S_AXI_HP0_ARLEN;
  input [3:0]S_AXI_HP0_ARQOS;
  input [3:0]S_AXI_HP0_AWCACHE;
  input [3:0]S_AXI_HP0_AWLEN;
  input [3:0]S_AXI_HP0_AWQOS;
  input [5:0]S_AXI_HP0_ARID;
  input [5:0]S_AXI_HP0_AWID;
  input [5:0]S_AXI_HP0_WID;
  input [63:0]S_AXI_HP0_WDATA;
  input [7:0]S_AXI_HP0_WSTRB;
  output S_AXI_HP1_ARESETN;
  output S_AXI_HP1_ARREADY;
  output S_AXI_HP1_AWREADY;
  output S_AXI_HP1_BVALID;
  output S_AXI_HP1_RLAST;
  output S_AXI_HP1_RVALID;
  output S_AXI_HP1_WREADY;
  output [1:0]S_AXI_HP1_BRESP;
  output [1:0]S_AXI_HP1_RRESP;
  output [5:0]S_AXI_HP1_BID;
  output [5:0]S_AXI_HP1_RID;
  output [63:0]S_AXI_HP1_RDATA;
  output [7:0]S_AXI_HP1_RCOUNT;
  output [7:0]S_AXI_HP1_WCOUNT;
  output [2:0]S_AXI_HP1_RACOUNT;
  output [5:0]S_AXI_HP1_WACOUNT;
  input S_AXI_HP1_ACLK;
  input S_AXI_HP1_ARVALID;
  input S_AXI_HP1_AWVALID;
  input S_AXI_HP1_BREADY;
  input S_AXI_HP1_RDISSUECAP1_EN;
  input S_AXI_HP1_RREADY;
  input S_AXI_HP1_WLAST;
  input S_AXI_HP1_WRISSUECAP1_EN;
  input S_AXI_HP1_WVALID;
  input [1:0]S_AXI_HP1_ARBURST;
  input [1:0]S_AXI_HP1_ARLOCK;
  input [2:0]S_AXI_HP1_ARSIZE;
  input [1:0]S_AXI_HP1_AWBURST;
  input [1:0]S_AXI_HP1_AWLOCK;
  input [2:0]S_AXI_HP1_AWSIZE;
  input [2:0]S_AXI_HP1_ARPROT;
  input [2:0]S_AXI_HP1_AWPROT;
  input [31:0]S_AXI_HP1_ARADDR;
  input [31:0]S_AXI_HP1_AWADDR;
  input [3:0]S_AXI_HP1_ARCACHE;
  input [3:0]S_AXI_HP1_ARLEN;
  input [3:0]S_AXI_HP1_ARQOS;
  input [3:0]S_AXI_HP1_AWCACHE;
  input [3:0]S_AXI_HP1_AWLEN;
  input [3:0]S_AXI_HP1_AWQOS;
  input [5:0]S_AXI_HP1_ARID;
  input [5:0]S_AXI_HP1_AWID;
  input [5:0]S_AXI_HP1_WID;
  input [63:0]S_AXI_HP1_WDATA;
  input [7:0]S_AXI_HP1_WSTRB;
  output S_AXI_HP2_ARESETN;
  output S_AXI_HP2_ARREADY;
  output S_AXI_HP2_AWREADY;
  output S_AXI_HP2_BVALID;
  output S_AXI_HP2_RLAST;
  output S_AXI_HP2_RVALID;
  output S_AXI_HP2_WREADY;
  output [1:0]S_AXI_HP2_BRESP;
  output [1:0]S_AXI_HP2_RRESP;
  output [5:0]S_AXI_HP2_BID;
  output [5:0]S_AXI_HP2_RID;
  output [63:0]S_AXI_HP2_RDATA;
  output [7:0]S_AXI_HP2_RCOUNT;
  output [7:0]S_AXI_HP2_WCOUNT;
  output [2:0]S_AXI_HP2_RACOUNT;
  output [5:0]S_AXI_HP2_WACOUNT;
  input S_AXI_HP2_ACLK;
  input S_AXI_HP2_ARVALID;
  input S_AXI_HP2_AWVALID;
  input S_AXI_HP2_BREADY;
  input S_AXI_HP2_RDISSUECAP1_EN;
  input S_AXI_HP2_RREADY;
  input S_AXI_HP2_WLAST;
  input S_AXI_HP2_WRISSUECAP1_EN;
  input S_AXI_HP2_WVALID;
  input [1:0]S_AXI_HP2_ARBURST;
  input [1:0]S_AXI_HP2_ARLOCK;
  input [2:0]S_AXI_HP2_ARSIZE;
  input [1:0]S_AXI_HP2_AWBURST;
  input [1:0]S_AXI_HP2_AWLOCK;
  input [2:0]S_AXI_HP2_AWSIZE;
  input [2:0]S_AXI_HP2_ARPROT;
  input [2:0]S_AXI_HP2_AWPROT;
  input [31:0]S_AXI_HP2_ARADDR;
  input [31:0]S_AXI_HP2_AWADDR;
  input [3:0]S_AXI_HP2_ARCACHE;
  input [3:0]S_AXI_HP2_ARLEN;
  input [3:0]S_AXI_HP2_ARQOS;
  input [3:0]S_AXI_HP2_AWCACHE;
  input [3:0]S_AXI_HP2_AWLEN;
  input [3:0]S_AXI_HP2_AWQOS;
  input [5:0]S_AXI_HP2_ARID;
  input [5:0]S_AXI_HP2_AWID;
  input [5:0]S_AXI_HP2_WID;
  input [63:0]S_AXI_HP2_WDATA;
  input [7:0]S_AXI_HP2_WSTRB;
  output S_AXI_HP3_ARESETN;
  output S_AXI_HP3_ARREADY;
  output S_AXI_HP3_AWREADY;
  output S_AXI_HP3_BVALID;
  output S_AXI_HP3_RLAST;
  output S_AXI_HP3_RVALID;
  output S_AXI_HP3_WREADY;
  output [1:0]S_AXI_HP3_BRESP;
  output [1:0]S_AXI_HP3_RRESP;
  output [5:0]S_AXI_HP3_BID;
  output [5:0]S_AXI_HP3_RID;
  output [63:0]S_AXI_HP3_RDATA;
  output [7:0]S_AXI_HP3_RCOUNT;
  output [7:0]S_AXI_HP3_WCOUNT;
  output [2:0]S_AXI_HP3_RACOUNT;
  output [5:0]S_AXI_HP3_WACOUNT;
  input S_AXI_HP3_ACLK;
  input S_AXI_HP3_ARVALID;
  input S_AXI_HP3_AWVALID;
  input S_AXI_HP3_BREADY;
  input S_AXI_HP3_RDISSUECAP1_EN;
  input S_AXI_HP3_RREADY;
  input S_AXI_HP3_WLAST;
  input S_AXI_HP3_WRISSUECAP1_EN;
  input S_AXI_HP3_WVALID;
  input [1:0]S_AXI_HP3_ARBURST;
  input [1:0]S_AXI_HP3_ARLOCK;
  input [2:0]S_AXI_HP3_ARSIZE;
  input [1:0]S_AXI_HP3_AWBURST;
  input [1:0]S_AXI_HP3_AWLOCK;
  input [2:0]S_AXI_HP3_AWSIZE;
  input [2:0]S_AXI_HP3_ARPROT;
  input [2:0]S_AXI_HP3_AWPROT;
  input [31:0]S_AXI_HP3_ARADDR;
  input [31:0]S_AXI_HP3_AWADDR;
  input [3:0]S_AXI_HP3_ARCACHE;
  input [3:0]S_AXI_HP3_ARLEN;
  input [3:0]S_AXI_HP3_ARQOS;
  input [3:0]S_AXI_HP3_AWCACHE;
  input [3:0]S_AXI_HP3_AWLEN;
  input [3:0]S_AXI_HP3_AWQOS;
  input [5:0]S_AXI_HP3_ARID;
  input [5:0]S_AXI_HP3_AWID;
  input [5:0]S_AXI_HP3_WID;
  input [63:0]S_AXI_HP3_WDATA;
  input [7:0]S_AXI_HP3_WSTRB;
  output IRQ_P2F_DMAC_ABORT;
  output IRQ_P2F_DMAC0;
  output IRQ_P2F_DMAC1;
  output IRQ_P2F_DMAC2;
  output IRQ_P2F_DMAC3;
  output IRQ_P2F_DMAC4;
  output IRQ_P2F_DMAC5;
  output IRQ_P2F_DMAC6;
  output IRQ_P2F_DMAC7;
  output IRQ_P2F_SMC;
  output IRQ_P2F_QSPI;
  output IRQ_P2F_CTI;
  output IRQ_P2F_GPIO;
  output IRQ_P2F_USB0;
  output IRQ_P2F_ENET0;
  output IRQ_P2F_ENET_WAKE0;
  output IRQ_P2F_SDIO0;
  output IRQ_P2F_I2C0;
  output IRQ_P2F_SPI0;
  output IRQ_P2F_UART0;
  output IRQ_P2F_CAN0;
  output IRQ_P2F_USB1;
  output IRQ_P2F_ENET1;
  output IRQ_P2F_ENET_WAKE1;
  output IRQ_P2F_SDIO1;
  output IRQ_P2F_I2C1;
  output IRQ_P2F_SPI1;
  output IRQ_P2F_UART1;
  output IRQ_P2F_CAN1;
  input [0:0]IRQ_F2P;
  input Core0_nFIQ;
  input Core0_nIRQ;
  input Core1_nFIQ;
  input Core1_nIRQ;
  output [1:0]DMA0_DATYPE;
  output DMA0_DAVALID;
  output DMA0_DRREADY;
  output DMA0_RSTN;
  output [1:0]DMA1_DATYPE;
  output DMA1_DAVALID;
  output DMA1_DRREADY;
  output DMA1_RSTN;
  output [1:0]DMA2_DATYPE;
  output DMA2_DAVALID;
  output DMA2_DRREADY;
  output DMA2_RSTN;
  output [1:0]DMA3_DATYPE;
  output DMA3_DAVALID;
  output DMA3_DRREADY;
  output DMA3_RSTN;
  input DMA0_ACLK;
  input DMA0_DAREADY;
  input DMA0_DRLAST;
  input DMA0_DRVALID;
  input DMA1_ACLK;
  input DMA1_DAREADY;
  input DMA1_DRLAST;
  input DMA1_DRVALID;
  input DMA2_ACLK;
  input DMA2_DAREADY;
  input DMA2_DRLAST;
  input DMA2_DRVALID;
  input DMA3_ACLK;
  input DMA3_DAREADY;
  input DMA3_DRLAST;
  input DMA3_DRVALID;
  input [1:0]DMA0_DRTYPE;
  input [1:0]DMA1_DRTYPE;
  input [1:0]DMA2_DRTYPE;
  input [1:0]DMA3_DRTYPE;
  output FCLK_CLK3;
  output FCLK_CLK2;
  output FCLK_CLK1;
  output FCLK_CLK0;
  input FCLK_CLKTRIG3_N;
  input FCLK_CLKTRIG2_N;
  input FCLK_CLKTRIG1_N;
  input FCLK_CLKTRIG0_N;
  output FCLK_RESET3_N;
  output FCLK_RESET2_N;
  output FCLK_RESET1_N;
  output FCLK_RESET0_N;
  input [31:0]FTMD_TRACEIN_DATA;
  input FTMD_TRACEIN_VALID;
  input FTMD_TRACEIN_CLK;
  input [3:0]FTMD_TRACEIN_ATID;
  input FTMT_F2P_TRIG_0;
  output FTMT_F2P_TRIGACK_0;
  input FTMT_F2P_TRIG_1;
  output FTMT_F2P_TRIGACK_1;
  input FTMT_F2P_TRIG_2;
  output FTMT_F2P_TRIGACK_2;
  input FTMT_F2P_TRIG_3;
  output FTMT_F2P_TRIGACK_3;
  input [31:0]FTMT_F2P_DEBUG;
  input FTMT_P2F_TRIGACK_0;
  output FTMT_P2F_TRIG_0;
  input FTMT_P2F_TRIGACK_1;
  output FTMT_P2F_TRIG_1;
  input FTMT_P2F_TRIGACK_2;
  output FTMT_P2F_TRIG_2;
  input FTMT_P2F_TRIGACK_3;
  output FTMT_P2F_TRIG_3;
  output [31:0]FTMT_P2F_DEBUG;
  input FPGA_IDLE_N;
  output EVENT_EVENTO;
  output [1:0]EVENT_STANDBYWFE;
  output [1:0]EVENT_STANDBYWFI;
  input EVENT_EVENTI;
  input [3:0]DDR_ARB;
  inout [53:0]MIO;
  inout DDR_CAS_n;
  inout DDR_CKE;
  inout DDR_Clk_n;
  inout DDR_Clk;
  inout DDR_CS_n;
  inout DDR_DRSTB;
  inout DDR_ODT;
  inout DDR_RAS_n;
  inout DDR_WEB;
  inout [2:0]DDR_BankAddr;
  inout [14:0]DDR_Addr;
  inout DDR_VRN;
  inout DDR_VRP;
  inout [3:0]DDR_DM;
  inout [31:0]DDR_DQ;
  inout [3:0]DDR_DQS_n;
  inout [3:0]DDR_DQS;
  inout PS_SRSTB;
  inout PS_CLK;
  inout PS_PORB;

  wire \<const0> ;
  wire \<const1> ;
  wire CAN0_PHY_RX;
  wire CAN0_PHY_TX;
  wire CAN1_PHY_RX;
  wire CAN1_PHY_TX;
  wire Core0_nFIQ;
  wire Core0_nIRQ;
  wire Core1_nFIQ;
  wire Core1_nIRQ;
  wire [3:0]DDR_ARB;
  wire [14:0]DDR_Addr;
  wire [2:0]DDR_BankAddr;
  wire DDR_CAS_n;
  wire DDR_CKE;
  wire DDR_CS_n;
  wire DDR_Clk;
  wire DDR_Clk_n;
  wire [3:0]DDR_DM;
  wire [31:0]DDR_DQ;
  wire [3:0]DDR_DQS;
  wire [3:0]DDR_DQS_n;
  wire DDR_DRSTB;
  wire DDR_ODT;
  wire DDR_RAS_n;
  wire DDR_VRN;
  wire DDR_VRP;
  wire DDR_WEB;
  wire DMA0_ACLK;
  wire DMA0_DAREADY;
  wire [1:0]DMA0_DATYPE;
  wire DMA0_DAVALID;
  wire DMA0_DRLAST;
  wire DMA0_DRREADY;
  wire [1:0]DMA0_DRTYPE;
  wire DMA0_DRVALID;
  wire DMA0_RSTN;
  wire DMA1_ACLK;
  wire DMA1_DAREADY;
  wire [1:0]DMA1_DATYPE;
  wire DMA1_DAVALID;
  wire DMA1_DRLAST;
  wire DMA1_DRREADY;
  wire [1:0]DMA1_DRTYPE;
  wire DMA1_DRVALID;
  wire DMA1_RSTN;
  wire DMA2_ACLK;
  wire DMA2_DAREADY;
  wire [1:0]DMA2_DATYPE;
  wire DMA2_DAVALID;
  wire DMA2_DRLAST;
  wire DMA2_DRREADY;
  wire [1:0]DMA2_DRTYPE;
  wire DMA2_DRVALID;
  wire DMA2_RSTN;
  wire DMA3_ACLK;
  wire DMA3_DAREADY;
  wire [1:0]DMA3_DATYPE;
  wire DMA3_DAVALID;
  wire DMA3_DRLAST;
  wire DMA3_DRREADY;
  wire [1:0]DMA3_DRTYPE;
  wire DMA3_DRVALID;
  wire DMA3_RSTN;
  wire ENET0_EXT_INTIN;
  wire ENET0_GMII_RX_CLK;
  wire ENET0_GMII_TX_CLK;
  wire ENET0_MDIO_I;
  wire ENET0_MDIO_MDC;
  wire ENET0_MDIO_O;
  wire ENET0_MDIO_T;
  wire ENET0_MDIO_T_n;
  wire ENET0_PTP_DELAY_REQ_RX;
  wire ENET0_PTP_DELAY_REQ_TX;
  wire ENET0_PTP_PDELAY_REQ_RX;
  wire ENET0_PTP_PDELAY_REQ_TX;
  wire ENET0_PTP_PDELAY_RESP_RX;
  wire ENET0_PTP_PDELAY_RESP_TX;
  wire ENET0_PTP_SYNC_FRAME_RX;
  wire ENET0_PTP_SYNC_FRAME_TX;
  wire ENET0_SOF_RX;
  wire ENET0_SOF_TX;
  wire ENET1_EXT_INTIN;
  wire ENET1_GMII_RX_CLK;
  wire ENET1_GMII_TX_CLK;
  wire ENET1_MDIO_I;
  wire ENET1_MDIO_MDC;
  wire ENET1_MDIO_O;
  wire ENET1_MDIO_T;
  wire ENET1_MDIO_T_n;
  wire ENET1_PTP_DELAY_REQ_RX;
  wire ENET1_PTP_DELAY_REQ_TX;
  wire ENET1_PTP_PDELAY_REQ_RX;
  wire ENET1_PTP_PDELAY_REQ_TX;
  wire ENET1_PTP_PDELAY_RESP_RX;
  wire ENET1_PTP_PDELAY_RESP_TX;
  wire ENET1_PTP_SYNC_FRAME_RX;
  wire ENET1_PTP_SYNC_FRAME_TX;
  wire ENET1_SOF_RX;
  wire ENET1_SOF_TX;
  wire EVENT_EVENTI;
  wire EVENT_EVENTO;
  wire [1:0]EVENT_STANDBYWFE;
  wire [1:0]EVENT_STANDBYWFI;
  wire FCLK_CLK0;
  wire FCLK_CLK1;
  wire FCLK_CLK2;
  wire FCLK_CLK3;
  wire [0:0]FCLK_CLK_unbuffered;
  wire FCLK_RESET0_N;
  wire FCLK_RESET1_N;
  wire FCLK_RESET2_N;
  wire FCLK_RESET3_N;
  wire FPGA_IDLE_N;
  wire FTMD_TRACEIN_CLK;
  wire [31:0]FTMT_F2P_DEBUG;
  wire FTMT_F2P_TRIGACK_0;
  wire FTMT_F2P_TRIGACK_1;
  wire FTMT_F2P_TRIGACK_2;
  wire FTMT_F2P_TRIGACK_3;
  wire FTMT_F2P_TRIG_0;
  wire FTMT_F2P_TRIG_1;
  wire FTMT_F2P_TRIG_2;
  wire FTMT_F2P_TRIG_3;
  wire [31:0]FTMT_P2F_DEBUG;
  wire FTMT_P2F_TRIGACK_0;
  wire FTMT_P2F_TRIGACK_1;
  wire FTMT_P2F_TRIGACK_2;
  wire FTMT_P2F_TRIGACK_3;
  wire FTMT_P2F_TRIG_0;
  wire FTMT_P2F_TRIG_1;
  wire FTMT_P2F_TRIG_2;
  wire FTMT_P2F_TRIG_3;
  wire [63:0]GPIO_I;
  wire [63:0]GPIO_O;
  wire [63:0]GPIO_T;
  wire I2C0_SCL_I;
  wire I2C0_SCL_O;
  wire I2C0_SCL_T;
  wire I2C0_SCL_T_n;
  wire I2C0_SDA_I;
  wire I2C0_SDA_O;
  wire I2C0_SDA_T;
  wire I2C0_SDA_T_n;
  wire I2C1_SCL_I;
  wire I2C1_SCL_O;
  wire I2C1_SCL_T;
  wire I2C1_SCL_T_n;
  wire I2C1_SDA_I;
  wire I2C1_SDA_O;
  wire I2C1_SDA_T;
  wire I2C1_SDA_T_n;
  wire [0:0]IRQ_F2P;
  wire IRQ_P2F_CAN0;
  wire IRQ_P2F_CAN1;
  wire IRQ_P2F_CTI;
  wire IRQ_P2F_DMAC0;
  wire IRQ_P2F_DMAC1;
  wire IRQ_P2F_DMAC2;
  wire IRQ_P2F_DMAC3;
  wire IRQ_P2F_DMAC4;
  wire IRQ_P2F_DMAC5;
  wire IRQ_P2F_DMAC6;
  wire IRQ_P2F_DMAC7;
  wire IRQ_P2F_DMAC_ABORT;
  wire IRQ_P2F_ENET0;
  wire IRQ_P2F_ENET1;
  wire IRQ_P2F_ENET_WAKE0;
  wire IRQ_P2F_ENET_WAKE1;
  wire IRQ_P2F_GPIO;
  wire IRQ_P2F_I2C0;
  wire IRQ_P2F_I2C1;
  wire IRQ_P2F_QSPI;
  wire IRQ_P2F_SDIO0;
  wire IRQ_P2F_SDIO1;
  wire IRQ_P2F_SMC;
  wire IRQ_P2F_SPI0;
  wire IRQ_P2F_SPI1;
  wire IRQ_P2F_UART0;
  wire IRQ_P2F_UART1;
  wire IRQ_P2F_USB0;
  wire IRQ_P2F_USB1;
  wire [53:0]MIO;
  wire M_AXI_GP0_ACLK;
  wire [31:0]M_AXI_GP0_ARADDR;
  wire [1:0]M_AXI_GP0_ARBURST;
  wire [3:0]\^M_AXI_GP0_ARCACHE ;
  wire M_AXI_GP0_ARESETN;
  wire [11:0]M_AXI_GP0_ARID;
  wire [3:0]M_AXI_GP0_ARLEN;
  wire [1:0]M_AXI_GP0_ARLOCK;
  wire [2:0]M_AXI_GP0_ARPROT;
  wire [3:0]M_AXI_GP0_ARQOS;
  wire M_AXI_GP0_ARREADY;
  wire [1:0]\^M_AXI_GP0_ARSIZE ;
  wire M_AXI_GP0_ARVALID;
  wire [31:0]M_AXI_GP0_AWADDR;
  wire [1:0]M_AXI_GP0_AWBURST;
  wire [3:0]\^M_AXI_GP0_AWCACHE ;
  wire [11:0]M_AXI_GP0_AWID;
  wire [3:0]M_AXI_GP0_AWLEN;
  wire [1:0]M_AXI_GP0_AWLOCK;
  wire [2:0]M_AXI_GP0_AWPROT;
  wire [3:0]M_AXI_GP0_AWQOS;
  wire M_AXI_GP0_AWREADY;
  wire [1:0]\^M_AXI_GP0_AWSIZE ;
  wire M_AXI_GP0_AWVALID;
  wire [11:0]M_AXI_GP0_BID;
  wire M_AXI_GP0_BREADY;
  wire [1:0]M_AXI_GP0_BRESP;
  wire M_AXI_GP0_BVALID;
  wire [31:0]M_AXI_GP0_RDATA;
  wire [11:0]M_AXI_GP0_RID;
  wire M_AXI_GP0_RLAST;
  wire M_AXI_GP0_RREADY;
  wire [1:0]M_AXI_GP0_RRESP;
  wire M_AXI_GP0_RVALID;
  wire [31:0]M_AXI_GP0_WDATA;
  wire [11:0]M_AXI_GP0_WID;
  wire M_AXI_GP0_WLAST;
  wire M_AXI_GP0_WREADY;
  wire [3:0]M_AXI_GP0_WSTRB;
  wire M_AXI_GP0_WVALID;
  wire M_AXI_GP1_ACLK;
  wire [31:0]M_AXI_GP1_ARADDR;
  wire [1:0]M_AXI_GP1_ARBURST;
  wire [3:0]\^M_AXI_GP1_ARCACHE ;
  wire M_AXI_GP1_ARESETN;
  wire [11:0]M_AXI_GP1_ARID;
  wire [3:0]M_AXI_GP1_ARLEN;
  wire [1:0]M_AXI_GP1_ARLOCK;
  wire [2:0]M_AXI_GP1_ARPROT;
  wire [3:0]M_AXI_GP1_ARQOS;
  wire M_AXI_GP1_ARREADY;
  wire [1:0]\^M_AXI_GP1_ARSIZE ;
  wire M_AXI_GP1_ARVALID;
  wire [31:0]M_AXI_GP1_AWADDR;
  wire [1:0]M_AXI_GP1_AWBURST;
  wire [3:0]\^M_AXI_GP1_AWCACHE ;
  wire [11:0]M_AXI_GP1_AWID;
  wire [3:0]M_AXI_GP1_AWLEN;
  wire [1:0]M_AXI_GP1_AWLOCK;
  wire [2:0]M_AXI_GP1_AWPROT;
  wire [3:0]M_AXI_GP1_AWQOS;
  wire M_AXI_GP1_AWREADY;
  wire [1:0]\^M_AXI_GP1_AWSIZE ;
  wire M_AXI_GP1_AWVALID;
  wire [11:0]M_AXI_GP1_BID;
  wire M_AXI_GP1_BREADY;
  wire [1:0]M_AXI_GP1_BRESP;
  wire M_AXI_GP1_BVALID;
  wire [31:0]M_AXI_GP1_RDATA;
  wire [11:0]M_AXI_GP1_RID;
  wire M_AXI_GP1_RLAST;
  wire M_AXI_GP1_RREADY;
  wire [1:0]M_AXI_GP1_RRESP;
  wire M_AXI_GP1_RVALID;
  wire [31:0]M_AXI_GP1_WDATA;
  wire [11:0]M_AXI_GP1_WID;
  wire M_AXI_GP1_WLAST;
  wire M_AXI_GP1_WREADY;
  wire [3:0]M_AXI_GP1_WSTRB;
  wire M_AXI_GP1_WVALID;
  wire PJTAG_TCK;
  wire PJTAG_TDI;
  wire PJTAG_TMS;
  wire PS_CLK;
  wire PS_PORB;
  wire PS_SRSTB;
  wire SDIO0_BUSPOW;
  wire [2:0]SDIO0_BUSVOLT;
  wire SDIO0_CDN;
  wire SDIO0_CLK;
  wire SDIO0_CLK_FB;
  wire SDIO0_CMD_I;
  wire SDIO0_CMD_O;
  wire SDIO0_CMD_T;
  wire SDIO0_CMD_T_n;
  wire [3:0]SDIO0_DATA_I;
  wire [3:0]SDIO0_DATA_O;
  wire [3:0]SDIO0_DATA_T;
  wire [3:0]SDIO0_DATA_T_n;
  wire SDIO0_LED;
  wire SDIO0_WP;
  wire SDIO1_BUSPOW;
  wire [2:0]SDIO1_BUSVOLT;
  wire SDIO1_CDN;
  wire SDIO1_CLK;
  wire SDIO1_CLK_FB;
  wire SDIO1_CMD_I;
  wire SDIO1_CMD_O;
  wire SDIO1_CMD_T;
  wire SDIO1_CMD_T_n;
  wire [3:0]SDIO1_DATA_I;
  wire [3:0]SDIO1_DATA_O;
  wire [3:0]SDIO1_DATA_T;
  wire [3:0]SDIO1_DATA_T_n;
  wire SDIO1_LED;
  wire SDIO1_WP;
  wire SPI0_MISO_I;
  wire SPI0_MISO_O;
  wire SPI0_MISO_T;
  wire SPI0_MISO_T_n;
  wire SPI0_MOSI_I;
  wire SPI0_MOSI_O;
  wire SPI0_MOSI_T;
  wire SPI0_MOSI_T_n;
  wire SPI0_SCLK_I;
  wire SPI0_SCLK_O;
  wire SPI0_SCLK_T;
  wire SPI0_SCLK_T_n;
  wire SPI0_SS1_O;
  wire SPI0_SS2_O;
  wire SPI0_SS_I;
  wire SPI0_SS_O;
  wire SPI0_SS_T;
  wire SPI0_SS_T_n;
  wire SPI1_MISO_I;
  wire SPI1_MISO_O;
  wire SPI1_MISO_T;
  wire SPI1_MISO_T_n;
  wire SPI1_MOSI_I;
  wire SPI1_MOSI_O;
  wire SPI1_MOSI_T;
  wire SPI1_MOSI_T_n;
  wire SPI1_SCLK_I;
  wire SPI1_SCLK_O;
  wire SPI1_SCLK_T;
  wire SPI1_SCLK_T_n;
  wire SPI1_SS1_O;
  wire SPI1_SS2_O;
  wire SPI1_SS_I;
  wire SPI1_SS_O;
  wire SPI1_SS_T;
  wire SPI1_SS_T_n;
  wire SRAM_INTIN;
  wire S_AXI_ACP_ACLK;
  wire [31:0]S_AXI_ACP_ARADDR;
  wire [1:0]S_AXI_ACP_ARBURST;
  wire [3:0]S_AXI_ACP_ARCACHE;
  wire S_AXI_ACP_ARESETN;
  wire [2:0]S_AXI_ACP_ARID;
  wire [3:0]S_AXI_ACP_ARLEN;
  wire [1:0]S_AXI_ACP_ARLOCK;
  wire [2:0]S_AXI_ACP_ARPROT;
  wire [3:0]S_AXI_ACP_ARQOS;
  wire S_AXI_ACP_ARREADY;
  wire [2:0]S_AXI_ACP_ARSIZE;
  wire [4:0]S_AXI_ACP_ARUSER;
  wire S_AXI_ACP_ARVALID;
  wire [31:0]S_AXI_ACP_AWADDR;
  wire [1:0]S_AXI_ACP_AWBURST;
  wire [3:0]S_AXI_ACP_AWCACHE;
  wire [2:0]S_AXI_ACP_AWID;
  wire [3:0]S_AXI_ACP_AWLEN;
  wire [1:0]S_AXI_ACP_AWLOCK;
  wire [2:0]S_AXI_ACP_AWPROT;
  wire [3:0]S_AXI_ACP_AWQOS;
  wire S_AXI_ACP_AWREADY;
  wire [2:0]S_AXI_ACP_AWSIZE;
  wire [4:0]S_AXI_ACP_AWUSER;
  wire S_AXI_ACP_AWVALID;
  wire [2:0]S_AXI_ACP_BID;
  wire S_AXI_ACP_BREADY;
  wire [1:0]S_AXI_ACP_BRESP;
  wire S_AXI_ACP_BVALID;
  wire [63:0]S_AXI_ACP_RDATA;
  wire [2:0]S_AXI_ACP_RID;
  wire S_AXI_ACP_RLAST;
  wire S_AXI_ACP_RREADY;
  wire [1:0]S_AXI_ACP_RRESP;
  wire S_AXI_ACP_RVALID;
  wire [63:0]S_AXI_ACP_WDATA;
  wire [2:0]S_AXI_ACP_WID;
  wire S_AXI_ACP_WLAST;
  wire S_AXI_ACP_WREADY;
  wire [7:0]S_AXI_ACP_WSTRB;
  wire S_AXI_ACP_WVALID;
  wire S_AXI_GP0_ACLK;
  wire [31:0]S_AXI_GP0_ARADDR;
  wire [1:0]S_AXI_GP0_ARBURST;
  wire [3:0]S_AXI_GP0_ARCACHE;
  wire S_AXI_GP0_ARESETN;
  wire [5:0]S_AXI_GP0_ARID;
  wire [3:0]S_AXI_GP0_ARLEN;
  wire [1:0]S_AXI_GP0_ARLOCK;
  wire [2:0]S_AXI_GP0_ARPROT;
  wire [3:0]S_AXI_GP0_ARQOS;
  wire S_AXI_GP0_ARREADY;
  wire [2:0]S_AXI_GP0_ARSIZE;
  wire S_AXI_GP0_ARVALID;
  wire [31:0]S_AXI_GP0_AWADDR;
  wire [1:0]S_AXI_GP0_AWBURST;
  wire [3:0]S_AXI_GP0_AWCACHE;
  wire [5:0]S_AXI_GP0_AWID;
  wire [3:0]S_AXI_GP0_AWLEN;
  wire [1:0]S_AXI_GP0_AWLOCK;
  wire [2:0]S_AXI_GP0_AWPROT;
  wire [3:0]S_AXI_GP0_AWQOS;
  wire S_AXI_GP0_AWREADY;
  wire [2:0]S_AXI_GP0_AWSIZE;
  wire S_AXI_GP0_AWVALID;
  wire [5:0]S_AXI_GP0_BID;
  wire S_AXI_GP0_BREADY;
  wire [1:0]S_AXI_GP0_BRESP;
  wire S_AXI_GP0_BVALID;
  wire [31:0]S_AXI_GP0_RDATA;
  wire [5:0]S_AXI_GP0_RID;
  wire S_AXI_GP0_RLAST;
  wire S_AXI_GP0_RREADY;
  wire [1:0]S_AXI_GP0_RRESP;
  wire S_AXI_GP0_RVALID;
  wire [31:0]S_AXI_GP0_WDATA;
  wire [5:0]S_AXI_GP0_WID;
  wire S_AXI_GP0_WLAST;
  wire S_AXI_GP0_WREADY;
  wire [3:0]S_AXI_GP0_WSTRB;
  wire S_AXI_GP0_WVALID;
  wire S_AXI_GP1_ACLK;
  wire [31:0]S_AXI_GP1_ARADDR;
  wire [1:0]S_AXI_GP1_ARBURST;
  wire [3:0]S_AXI_GP1_ARCACHE;
  wire S_AXI_GP1_ARESETN;
  wire [5:0]S_AXI_GP1_ARID;
  wire [3:0]S_AXI_GP1_ARLEN;
  wire [1:0]S_AXI_GP1_ARLOCK;
  wire [2:0]S_AXI_GP1_ARPROT;
  wire [3:0]S_AXI_GP1_ARQOS;
  wire S_AXI_GP1_ARREADY;
  wire [2:0]S_AXI_GP1_ARSIZE;
  wire S_AXI_GP1_ARVALID;
  wire [31:0]S_AXI_GP1_AWADDR;
  wire [1:0]S_AXI_GP1_AWBURST;
  wire [3:0]S_AXI_GP1_AWCACHE;
  wire [5:0]S_AXI_GP1_AWID;
  wire [3:0]S_AXI_GP1_AWLEN;
  wire [1:0]S_AXI_GP1_AWLOCK;
  wire [2:0]S_AXI_GP1_AWPROT;
  wire [3:0]S_AXI_GP1_AWQOS;
  wire S_AXI_GP1_AWREADY;
  wire [2:0]S_AXI_GP1_AWSIZE;
  wire S_AXI_GP1_AWVALID;
  wire [5:0]S_AXI_GP1_BID;
  wire S_AXI_GP1_BREADY;
  wire [1:0]S_AXI_GP1_BRESP;
  wire S_AXI_GP1_BVALID;
  wire [31:0]S_AXI_GP1_RDATA;
  wire [5:0]S_AXI_GP1_RID;
  wire S_AXI_GP1_RLAST;
  wire S_AXI_GP1_RREADY;
  wire [1:0]S_AXI_GP1_RRESP;
  wire S_AXI_GP1_RVALID;
  wire [31:0]S_AXI_GP1_WDATA;
  wire [5:0]S_AXI_GP1_WID;
  wire S_AXI_GP1_WLAST;
  wire S_AXI_GP1_WREADY;
  wire [3:0]S_AXI_GP1_WSTRB;
  wire S_AXI_GP1_WVALID;
  wire S_AXI_HP0_ACLK;
  wire [31:0]S_AXI_HP0_ARADDR;
  wire [1:0]S_AXI_HP0_ARBURST;
  wire [3:0]S_AXI_HP0_ARCACHE;
  wire S_AXI_HP0_ARESETN;
  wire [5:0]S_AXI_HP0_ARID;
  wire [3:0]S_AXI_HP0_ARLEN;
  wire [1:0]S_AXI_HP0_ARLOCK;
  wire [2:0]S_AXI_HP0_ARPROT;
  wire [3:0]S_AXI_HP0_ARQOS;
  wire S_AXI_HP0_ARREADY;
  wire [2:0]S_AXI_HP0_ARSIZE;
  wire S_AXI_HP0_ARVALID;
  wire [31:0]S_AXI_HP0_AWADDR;
  wire [1:0]S_AXI_HP0_AWBURST;
  wire [3:0]S_AXI_HP0_AWCACHE;
  wire [5:0]S_AXI_HP0_AWID;
  wire [3:0]S_AXI_HP0_AWLEN;
  wire [1:0]S_AXI_HP0_AWLOCK;
  wire [2:0]S_AXI_HP0_AWPROT;
  wire [3:0]S_AXI_HP0_AWQOS;
  wire S_AXI_HP0_AWREADY;
  wire [2:0]S_AXI_HP0_AWSIZE;
  wire S_AXI_HP0_AWVALID;
  wire [5:0]S_AXI_HP0_BID;
  wire S_AXI_HP0_BREADY;
  wire [1:0]S_AXI_HP0_BRESP;
  wire S_AXI_HP0_BVALID;
  wire [2:0]S_AXI_HP0_RACOUNT;
  wire [7:0]S_AXI_HP0_RCOUNT;
  wire [63:0]S_AXI_HP0_RDATA;
  wire S_AXI_HP0_RDISSUECAP1_EN;
  wire [5:0]S_AXI_HP0_RID;
  wire S_AXI_HP0_RLAST;
  wire S_AXI_HP0_RREADY;
  wire [1:0]S_AXI_HP0_RRESP;
  wire S_AXI_HP0_RVALID;
  wire [5:0]S_AXI_HP0_WACOUNT;
  wire [7:0]S_AXI_HP0_WCOUNT;
  wire [63:0]S_AXI_HP0_WDATA;
  wire [5:0]S_AXI_HP0_WID;
  wire S_AXI_HP0_WLAST;
  wire S_AXI_HP0_WREADY;
  wire S_AXI_HP0_WRISSUECAP1_EN;
  wire [7:0]S_AXI_HP0_WSTRB;
  wire S_AXI_HP0_WVALID;
  wire S_AXI_HP1_ACLK;
  wire [31:0]S_AXI_HP1_ARADDR;
  wire [1:0]S_AXI_HP1_ARBURST;
  wire [3:0]S_AXI_HP1_ARCACHE;
  wire S_AXI_HP1_ARESETN;
  wire [5:0]S_AXI_HP1_ARID;
  wire [3:0]S_AXI_HP1_ARLEN;
  wire [1:0]S_AXI_HP1_ARLOCK;
  wire [2:0]S_AXI_HP1_ARPROT;
  wire [3:0]S_AXI_HP1_ARQOS;
  wire S_AXI_HP1_ARREADY;
  wire [2:0]S_AXI_HP1_ARSIZE;
  wire S_AXI_HP1_ARVALID;
  wire [31:0]S_AXI_HP1_AWADDR;
  wire [1:0]S_AXI_HP1_AWBURST;
  wire [3:0]S_AXI_HP1_AWCACHE;
  wire [5:0]S_AXI_HP1_AWID;
  wire [3:0]S_AXI_HP1_AWLEN;
  wire [1:0]S_AXI_HP1_AWLOCK;
  wire [2:0]S_AXI_HP1_AWPROT;
  wire [3:0]S_AXI_HP1_AWQOS;
  wire S_AXI_HP1_AWREADY;
  wire [2:0]S_AXI_HP1_AWSIZE;
  wire S_AXI_HP1_AWVALID;
  wire [5:0]S_AXI_HP1_BID;
  wire S_AXI_HP1_BREADY;
  wire [1:0]S_AXI_HP1_BRESP;
  wire S_AXI_HP1_BVALID;
  wire [2:0]S_AXI_HP1_RACOUNT;
  wire [7:0]S_AXI_HP1_RCOUNT;
  wire [63:0]S_AXI_HP1_RDATA;
  wire S_AXI_HP1_RDISSUECAP1_EN;
  wire [5:0]S_AXI_HP1_RID;
  wire S_AXI_HP1_RLAST;
  wire S_AXI_HP1_RREADY;
  wire [1:0]S_AXI_HP1_RRESP;
  wire S_AXI_HP1_RVALID;
  wire [5:0]S_AXI_HP1_WACOUNT;
  wire [7:0]S_AXI_HP1_WCOUNT;
  wire [63:0]S_AXI_HP1_WDATA;
  wire [5:0]S_AXI_HP1_WID;
  wire S_AXI_HP1_WLAST;
  wire S_AXI_HP1_WREADY;
  wire S_AXI_HP1_WRISSUECAP1_EN;
  wire [7:0]S_AXI_HP1_WSTRB;
  wire S_AXI_HP1_WVALID;
  wire S_AXI_HP2_ACLK;
  wire [31:0]S_AXI_HP2_ARADDR;
  wire [1:0]S_AXI_HP2_ARBURST;
  wire [3:0]S_AXI_HP2_ARCACHE;
  wire S_AXI_HP2_ARESETN;
  wire [5:0]S_AXI_HP2_ARID;
  wire [3:0]S_AXI_HP2_ARLEN;
  wire [1:0]S_AXI_HP2_ARLOCK;
  wire [2:0]S_AXI_HP2_ARPROT;
  wire [3:0]S_AXI_HP2_ARQOS;
  wire S_AXI_HP2_ARREADY;
  wire [2:0]S_AXI_HP2_ARSIZE;
  wire S_AXI_HP2_ARVALID;
  wire [31:0]S_AXI_HP2_AWADDR;
  wire [1:0]S_AXI_HP2_AWBURST;
  wire [3:0]S_AXI_HP2_AWCACHE;
  wire [5:0]S_AXI_HP2_AWID;
  wire [3:0]S_AXI_HP2_AWLEN;
  wire [1:0]S_AXI_HP2_AWLOCK;
  wire [2:0]S_AXI_HP2_AWPROT;
  wire [3:0]S_AXI_HP2_AWQOS;
  wire S_AXI_HP2_AWREADY;
  wire [2:0]S_AXI_HP2_AWSIZE;
  wire S_AXI_HP2_AWVALID;
  wire [5:0]S_AXI_HP2_BID;
  wire S_AXI_HP2_BREADY;
  wire [1:0]S_AXI_HP2_BRESP;
  wire S_AXI_HP2_BVALID;
  wire [2:0]S_AXI_HP2_RACOUNT;
  wire [7:0]S_AXI_HP2_RCOUNT;
  wire [63:0]S_AXI_HP2_RDATA;
  wire S_AXI_HP2_RDISSUECAP1_EN;
  wire [5:0]S_AXI_HP2_RID;
  wire S_AXI_HP2_RLAST;
  wire S_AXI_HP2_RREADY;
  wire [1:0]S_AXI_HP2_RRESP;
  wire S_AXI_HP2_RVALID;
  wire [5:0]S_AXI_HP2_WACOUNT;
  wire [7:0]S_AXI_HP2_WCOUNT;
  wire [63:0]S_AXI_HP2_WDATA;
  wire [5:0]S_AXI_HP2_WID;
  wire S_AXI_HP2_WLAST;
  wire S_AXI_HP2_WREADY;
  wire S_AXI_HP2_WRISSUECAP1_EN;
  wire [7:0]S_AXI_HP2_WSTRB;
  wire S_AXI_HP2_WVALID;
  wire S_AXI_HP3_ACLK;
  wire [31:0]S_AXI_HP3_ARADDR;
  wire [1:0]S_AXI_HP3_ARBURST;
  wire [3:0]S_AXI_HP3_ARCACHE;
  wire S_AXI_HP3_ARESETN;
  wire [5:0]S_AXI_HP3_ARID;
  wire [3:0]S_AXI_HP3_ARLEN;
  wire [1:0]S_AXI_HP3_ARLOCK;
  wire [2:0]S_AXI_HP3_ARPROT;
  wire [3:0]S_AXI_HP3_ARQOS;
  wire S_AXI_HP3_ARREADY;
  wire [2:0]S_AXI_HP3_ARSIZE;
  wire S_AXI_HP3_ARVALID;
  wire [31:0]S_AXI_HP3_AWADDR;
  wire [1:0]S_AXI_HP3_AWBURST;
  wire [3:0]S_AXI_HP3_AWCACHE;
  wire [5:0]S_AXI_HP3_AWID;
  wire [3:0]S_AXI_HP3_AWLEN;
  wire [1:0]S_AXI_HP3_AWLOCK;
  wire [2:0]S_AXI_HP3_AWPROT;
  wire [3:0]S_AXI_HP3_AWQOS;
  wire S_AXI_HP3_AWREADY;
  wire [2:0]S_AXI_HP3_AWSIZE;
  wire S_AXI_HP3_AWVALID;
  wire [5:0]S_AXI_HP3_BID;
  wire S_AXI_HP3_BREADY;
  wire [1:0]S_AXI_HP3_BRESP;
  wire S_AXI_HP3_BVALID;
  wire [2:0]S_AXI_HP3_RACOUNT;
  wire [7:0]S_AXI_HP3_RCOUNT;
  wire [63:0]S_AXI_HP3_RDATA;
  wire S_AXI_HP3_RDISSUECAP1_EN;
  wire [5:0]S_AXI_HP3_RID;
  wire S_AXI_HP3_RLAST;
  wire S_AXI_HP3_RREADY;
  wire [1:0]S_AXI_HP3_RRESP;
  wire S_AXI_HP3_RVALID;
  wire [5:0]S_AXI_HP3_WACOUNT;
  wire [7:0]S_AXI_HP3_WCOUNT;
  wire [63:0]S_AXI_HP3_WDATA;
  wire [5:0]S_AXI_HP3_WID;
  wire S_AXI_HP3_WLAST;
  wire S_AXI_HP3_WREADY;
  wire S_AXI_HP3_WRISSUECAP1_EN;
  wire [7:0]S_AXI_HP3_WSTRB;
  wire S_AXI_HP3_WVALID;
  wire TRACE_CLK;
  (* RTL_KEEP = "true" *) wire \TRACE_CTL_PIPE[0] ;
  (* RTL_KEEP = "true" *) wire \TRACE_CTL_PIPE[1] ;
  (* RTL_KEEP = "true" *) wire \TRACE_CTL_PIPE[2] ;
  (* RTL_KEEP = "true" *) wire \TRACE_CTL_PIPE[3] ;
  (* RTL_KEEP = "true" *) wire \TRACE_CTL_PIPE[4] ;
  (* RTL_KEEP = "true" *) wire \TRACE_CTL_PIPE[5] ;
  (* RTL_KEEP = "true" *) wire \TRACE_CTL_PIPE[6] ;
  (* RTL_KEEP = "true" *) wire \TRACE_CTL_PIPE[7] ;
  (* RTL_KEEP = "true" *) wire [1:0]\TRACE_DATA_PIPE[0] ;
  (* RTL_KEEP = "true" *) wire [1:0]\TRACE_DATA_PIPE[1] ;
  (* RTL_KEEP = "true" *) wire [1:0]\TRACE_DATA_PIPE[2] ;
  (* RTL_KEEP = "true" *) wire [1:0]\TRACE_DATA_PIPE[3] ;
  (* RTL_KEEP = "true" *) wire [1:0]\TRACE_DATA_PIPE[4] ;
  (* RTL_KEEP = "true" *) wire [1:0]\TRACE_DATA_PIPE[5] ;
  (* RTL_KEEP = "true" *) wire [1:0]\TRACE_DATA_PIPE[6] ;
  (* RTL_KEEP = "true" *) wire [1:0]\TRACE_DATA_PIPE[7] ;
  wire TTC0_CLK0_IN;
  wire TTC0_CLK1_IN;
  wire TTC0_CLK2_IN;
  wire TTC0_WAVE0_OUT;
  wire TTC0_WAVE1_OUT;
  wire TTC0_WAVE2_OUT;
  wire TTC1_CLK0_IN;
  wire TTC1_CLK1_IN;
  wire TTC1_CLK2_IN;
  wire TTC1_WAVE0_OUT;
  wire TTC1_WAVE1_OUT;
  wire TTC1_WAVE2_OUT;
  wire UART0_CTSN;
  wire UART0_DCDN;
  wire UART0_DSRN;
  wire UART0_DTRN;
  wire UART0_RIN;
  wire UART0_RTSN;
  wire UART0_RX;
  wire UART0_TX;
  wire UART1_CTSN;
  wire UART1_DCDN;
  wire UART1_DSRN;
  wire UART1_DTRN;
  wire UART1_RIN;
  wire UART1_RTSN;
  wire UART1_RX;
  wire UART1_TX;
  wire [1:0]USB0_PORT_INDCTL;
  wire USB0_VBUS_PWRFAULT;
  wire USB0_VBUS_PWRSELECT;
  wire [1:0]USB1_PORT_INDCTL;
  wire USB1_VBUS_PWRFAULT;
  wire USB1_VBUS_PWRSELECT;
  wire WDT_CLK_IN;
  wire WDT_RST_OUT;
  wire [14:0]buffered_DDR_Addr;
  wire [2:0]buffered_DDR_BankAddr;
  wire buffered_DDR_CAS_n;
  wire buffered_DDR_CKE;
  wire buffered_DDR_CS_n;
  wire buffered_DDR_Clk;
  wire buffered_DDR_Clk_n;
  wire [3:0]buffered_DDR_DM;
  wire [31:0]buffered_DDR_DQ;
  wire [3:0]buffered_DDR_DQS;
  wire [3:0]buffered_DDR_DQS_n;
  wire buffered_DDR_DRSTB;
  wire buffered_DDR_ODT;
  wire buffered_DDR_RAS_n;
  wire buffered_DDR_VRN;
  wire buffered_DDR_VRP;
  wire buffered_DDR_WEB;
  wire [53:0]buffered_MIO;
  wire buffered_PS_CLK;
  wire buffered_PS_PORB;
  wire buffered_PS_SRSTB;
  wire [63:0]gpio_out_t_n;
  wire NLW_PS7_i_EMIOENET0GMIITXEN_UNCONNECTED;
  wire NLW_PS7_i_EMIOENET0GMIITXER_UNCONNECTED;
  wire NLW_PS7_i_EMIOENET1GMIITXEN_UNCONNECTED;
  wire NLW_PS7_i_EMIOENET1GMIITXER_UNCONNECTED;
  wire NLW_PS7_i_EMIOPJTAGTDO_UNCONNECTED;
  wire NLW_PS7_i_EMIOPJTAGTDTN_UNCONNECTED;
  wire NLW_PS7_i_EMIOTRACECTL_UNCONNECTED;
  wire [7:0]NLW_PS7_i_EMIOENET0GMIITXD_UNCONNECTED;
  wire [7:0]NLW_PS7_i_EMIOENET1GMIITXD_UNCONNECTED;
  wire [31:0]NLW_PS7_i_EMIOTRACEDATA_UNCONNECTED;
  wire [1:1]NLW_PS7_i_MAXIGP0ARCACHE_UNCONNECTED;
  wire [1:1]NLW_PS7_i_MAXIGP0AWCACHE_UNCONNECTED;
  wire [1:1]NLW_PS7_i_MAXIGP1ARCACHE_UNCONNECTED;
  wire [1:1]NLW_PS7_i_MAXIGP1AWCACHE_UNCONNECTED;

  assign ENET0_GMII_TXD[7] = \<const0> ;
  assign ENET0_GMII_TXD[6] = \<const0> ;
  assign ENET0_GMII_TXD[5] = \<const0> ;
  assign ENET0_GMII_TXD[4] = \<const0> ;
  assign ENET0_GMII_TXD[3] = \<const0> ;
  assign ENET0_GMII_TXD[2] = \<const0> ;
  assign ENET0_GMII_TXD[1] = \<const0> ;
  assign ENET0_GMII_TXD[0] = \<const0> ;
  assign ENET0_GMII_TX_EN = \<const0> ;
  assign ENET0_GMII_TX_ER = \<const0> ;
  assign ENET1_GMII_TXD[7] = \<const0> ;
  assign ENET1_GMII_TXD[6] = \<const0> ;
  assign ENET1_GMII_TXD[5] = \<const0> ;
  assign ENET1_GMII_TXD[4] = \<const0> ;
  assign ENET1_GMII_TXD[3] = \<const0> ;
  assign ENET1_GMII_TXD[2] = \<const0> ;
  assign ENET1_GMII_TXD[1] = \<const0> ;
  assign ENET1_GMII_TXD[0] = \<const0> ;
  assign ENET1_GMII_TX_EN = \<const0> ;
  assign ENET1_GMII_TX_ER = \<const0> ;
  assign M_AXI_GP0_ARCACHE[3:2] = \^M_AXI_GP0_ARCACHE [3:2];
  assign M_AXI_GP0_ARCACHE[1] = \<const1> ;
  assign M_AXI_GP0_ARCACHE[0] = \^M_AXI_GP0_ARCACHE [0];
  assign M_AXI_GP0_ARSIZE[2] = \<const0> ;
  assign M_AXI_GP0_ARSIZE[1:0] = \^M_AXI_GP0_ARSIZE [1:0];
  assign M_AXI_GP0_AWCACHE[3:2] = \^M_AXI_GP0_AWCACHE [3:2];
  assign M_AXI_GP0_AWCACHE[1] = \<const1> ;
  assign M_AXI_GP0_AWCACHE[0] = \^M_AXI_GP0_AWCACHE [0];
  assign M_AXI_GP0_AWSIZE[2] = \<const0> ;
  assign M_AXI_GP0_AWSIZE[1:0] = \^M_AXI_GP0_AWSIZE [1:0];
  assign M_AXI_GP1_ARCACHE[3:2] = \^M_AXI_GP1_ARCACHE [3:2];
  assign M_AXI_GP1_ARCACHE[1] = \<const1> ;
  assign M_AXI_GP1_ARCACHE[0] = \^M_AXI_GP1_ARCACHE [0];
  assign M_AXI_GP1_ARSIZE[2] = \<const0> ;
  assign M_AXI_GP1_ARSIZE[1:0] = \^M_AXI_GP1_ARSIZE [1:0];
  assign M_AXI_GP1_AWCACHE[3:2] = \^M_AXI_GP1_AWCACHE [3:2];
  assign M_AXI_GP1_AWCACHE[1] = \<const1> ;
  assign M_AXI_GP1_AWCACHE[0] = \^M_AXI_GP1_AWCACHE [0];
  assign M_AXI_GP1_AWSIZE[2] = \<const0> ;
  assign M_AXI_GP1_AWSIZE[1:0] = \^M_AXI_GP1_AWSIZE [1:0];
  assign PJTAG_TDO = \<const0> ;
  assign TRACE_CLK_OUT = \<const0> ;
  assign TRACE_CTL = \TRACE_CTL_PIPE[0] ;
  assign TRACE_DATA[1:0] = \TRACE_DATA_PIPE[0] ;
  (* box_type = "PRIMITIVE" *) 
  BIBUF DDR_CAS_n_BIBUF
       (.IO(buffered_DDR_CAS_n),
        .PAD(DDR_CAS_n));
  (* box_type = "PRIMITIVE" *) 
  BIBUF DDR_CKE_BIBUF
       (.IO(buffered_DDR_CKE),
        .PAD(DDR_CKE));
  (* box_type = "PRIMITIVE" *) 
  BIBUF DDR_CS_n_BIBUF
       (.IO(buffered_DDR_CS_n),
        .PAD(DDR_CS_n));
  (* box_type = "PRIMITIVE" *) 
  BIBUF DDR_Clk_BIBUF
       (.IO(buffered_DDR_Clk),
        .PAD(DDR_Clk));
  (* box_type = "PRIMITIVE" *) 
  BIBUF DDR_Clk_n_BIBUF
       (.IO(buffered_DDR_Clk_n),
        .PAD(DDR_Clk_n));
  (* box_type = "PRIMITIVE" *) 
  BIBUF DDR_DRSTB_BIBUF
       (.IO(buffered_DDR_DRSTB),
        .PAD(DDR_DRSTB));
  (* box_type = "PRIMITIVE" *) 
  BIBUF DDR_ODT_BIBUF
       (.IO(buffered_DDR_ODT),
        .PAD(DDR_ODT));
  (* box_type = "PRIMITIVE" *) 
  BIBUF DDR_RAS_n_BIBUF
       (.IO(buffered_DDR_RAS_n),
        .PAD(DDR_RAS_n));
  (* box_type = "PRIMITIVE" *) 
  BIBUF DDR_VRN_BIBUF
       (.IO(buffered_DDR_VRN),
        .PAD(DDR_VRN));
  (* box_type = "PRIMITIVE" *) 
  BIBUF DDR_VRP_BIBUF
       (.IO(buffered_DDR_VRP),
        .PAD(DDR_VRP));
  (* box_type = "PRIMITIVE" *) 
  BIBUF DDR_WEB_BIBUF
       (.IO(buffered_DDR_WEB),
        .PAD(DDR_WEB));
  LUT1 #(
    .INIT(2'h1)) 
    ENET0_MDIO_T_INST_0
       (.I0(ENET0_MDIO_T_n),
        .O(ENET0_MDIO_T));
  LUT1 #(
    .INIT(2'h1)) 
    ENET1_MDIO_T_INST_0
       (.I0(ENET1_MDIO_T_n),
        .O(ENET1_MDIO_T));
  GND GND
       (.G(\<const0> ));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[0]_INST_0 
       (.I0(gpio_out_t_n[0]),
        .O(GPIO_T[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[10]_INST_0 
       (.I0(gpio_out_t_n[10]),
        .O(GPIO_T[10]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[11]_INST_0 
       (.I0(gpio_out_t_n[11]),
        .O(GPIO_T[11]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[12]_INST_0 
       (.I0(gpio_out_t_n[12]),
        .O(GPIO_T[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[13]_INST_0 
       (.I0(gpio_out_t_n[13]),
        .O(GPIO_T[13]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[14]_INST_0 
       (.I0(gpio_out_t_n[14]),
        .O(GPIO_T[14]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[15]_INST_0 
       (.I0(gpio_out_t_n[15]),
        .O(GPIO_T[15]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[16]_INST_0 
       (.I0(gpio_out_t_n[16]),
        .O(GPIO_T[16]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[17]_INST_0 
       (.I0(gpio_out_t_n[17]),
        .O(GPIO_T[17]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[18]_INST_0 
       (.I0(gpio_out_t_n[18]),
        .O(GPIO_T[18]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[19]_INST_0 
       (.I0(gpio_out_t_n[19]),
        .O(GPIO_T[19]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[1]_INST_0 
       (.I0(gpio_out_t_n[1]),
        .O(GPIO_T[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[20]_INST_0 
       (.I0(gpio_out_t_n[20]),
        .O(GPIO_T[20]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[21]_INST_0 
       (.I0(gpio_out_t_n[21]),
        .O(GPIO_T[21]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[22]_INST_0 
       (.I0(gpio_out_t_n[22]),
        .O(GPIO_T[22]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[23]_INST_0 
       (.I0(gpio_out_t_n[23]),
        .O(GPIO_T[23]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[24]_INST_0 
       (.I0(gpio_out_t_n[24]),
        .O(GPIO_T[24]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[25]_INST_0 
       (.I0(gpio_out_t_n[25]),
        .O(GPIO_T[25]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[26]_INST_0 
       (.I0(gpio_out_t_n[26]),
        .O(GPIO_T[26]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[27]_INST_0 
       (.I0(gpio_out_t_n[27]),
        .O(GPIO_T[27]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[28]_INST_0 
       (.I0(gpio_out_t_n[28]),
        .O(GPIO_T[28]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[29]_INST_0 
       (.I0(gpio_out_t_n[29]),
        .O(GPIO_T[29]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[2]_INST_0 
       (.I0(gpio_out_t_n[2]),
        .O(GPIO_T[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[30]_INST_0 
       (.I0(gpio_out_t_n[30]),
        .O(GPIO_T[30]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[31]_INST_0 
       (.I0(gpio_out_t_n[31]),
        .O(GPIO_T[31]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[32]_INST_0 
       (.I0(gpio_out_t_n[32]),
        .O(GPIO_T[32]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[33]_INST_0 
       (.I0(gpio_out_t_n[33]),
        .O(GPIO_T[33]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[34]_INST_0 
       (.I0(gpio_out_t_n[34]),
        .O(GPIO_T[34]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[35]_INST_0 
       (.I0(gpio_out_t_n[35]),
        .O(GPIO_T[35]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[36]_INST_0 
       (.I0(gpio_out_t_n[36]),
        .O(GPIO_T[36]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[37]_INST_0 
       (.I0(gpio_out_t_n[37]),
        .O(GPIO_T[37]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[38]_INST_0 
       (.I0(gpio_out_t_n[38]),
        .O(GPIO_T[38]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[39]_INST_0 
       (.I0(gpio_out_t_n[39]),
        .O(GPIO_T[39]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[3]_INST_0 
       (.I0(gpio_out_t_n[3]),
        .O(GPIO_T[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[40]_INST_0 
       (.I0(gpio_out_t_n[40]),
        .O(GPIO_T[40]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[41]_INST_0 
       (.I0(gpio_out_t_n[41]),
        .O(GPIO_T[41]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[42]_INST_0 
       (.I0(gpio_out_t_n[42]),
        .O(GPIO_T[42]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[43]_INST_0 
       (.I0(gpio_out_t_n[43]),
        .O(GPIO_T[43]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[44]_INST_0 
       (.I0(gpio_out_t_n[44]),
        .O(GPIO_T[44]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[45]_INST_0 
       (.I0(gpio_out_t_n[45]),
        .O(GPIO_T[45]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[46]_INST_0 
       (.I0(gpio_out_t_n[46]),
        .O(GPIO_T[46]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[47]_INST_0 
       (.I0(gpio_out_t_n[47]),
        .O(GPIO_T[47]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[48]_INST_0 
       (.I0(gpio_out_t_n[48]),
        .O(GPIO_T[48]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[49]_INST_0 
       (.I0(gpio_out_t_n[49]),
        .O(GPIO_T[49]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[4]_INST_0 
       (.I0(gpio_out_t_n[4]),
        .O(GPIO_T[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[50]_INST_0 
       (.I0(gpio_out_t_n[50]),
        .O(GPIO_T[50]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[51]_INST_0 
       (.I0(gpio_out_t_n[51]),
        .O(GPIO_T[51]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[52]_INST_0 
       (.I0(gpio_out_t_n[52]),
        .O(GPIO_T[52]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[53]_INST_0 
       (.I0(gpio_out_t_n[53]),
        .O(GPIO_T[53]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[54]_INST_0 
       (.I0(gpio_out_t_n[54]),
        .O(GPIO_T[54]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[55]_INST_0 
       (.I0(gpio_out_t_n[55]),
        .O(GPIO_T[55]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[56]_INST_0 
       (.I0(gpio_out_t_n[56]),
        .O(GPIO_T[56]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[57]_INST_0 
       (.I0(gpio_out_t_n[57]),
        .O(GPIO_T[57]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[58]_INST_0 
       (.I0(gpio_out_t_n[58]),
        .O(GPIO_T[58]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[59]_INST_0 
       (.I0(gpio_out_t_n[59]),
        .O(GPIO_T[59]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[5]_INST_0 
       (.I0(gpio_out_t_n[5]),
        .O(GPIO_T[5]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[60]_INST_0 
       (.I0(gpio_out_t_n[60]),
        .O(GPIO_T[60]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[61]_INST_0 
       (.I0(gpio_out_t_n[61]),
        .O(GPIO_T[61]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[62]_INST_0 
       (.I0(gpio_out_t_n[62]),
        .O(GPIO_T[62]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[63]_INST_0 
       (.I0(gpio_out_t_n[63]),
        .O(GPIO_T[63]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[6]_INST_0 
       (.I0(gpio_out_t_n[6]),
        .O(GPIO_T[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[7]_INST_0 
       (.I0(gpio_out_t_n[7]),
        .O(GPIO_T[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[8]_INST_0 
       (.I0(gpio_out_t_n[8]),
        .O(GPIO_T[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[9]_INST_0 
       (.I0(gpio_out_t_n[9]),
        .O(GPIO_T[9]));
  LUT1 #(
    .INIT(2'h1)) 
    I2C0_SCL_T_INST_0
       (.I0(I2C0_SCL_T_n),
        .O(I2C0_SCL_T));
  LUT1 #(
    .INIT(2'h1)) 
    I2C0_SDA_T_INST_0
       (.I0(I2C0_SDA_T_n),
        .O(I2C0_SDA_T));
  LUT1 #(
    .INIT(2'h1)) 
    I2C1_SCL_T_INST_0
       (.I0(I2C1_SCL_T_n),
        .O(I2C1_SCL_T));
  LUT1 #(
    .INIT(2'h1)) 
    I2C1_SDA_T_INST_0
       (.I0(I2C1_SDA_T_n),
        .O(I2C1_SDA_T));
  (* box_type = "PRIMITIVE" *) 
  PS7 PS7_i
       (.DDRA(buffered_DDR_Addr),
        .DDRARB(DDR_ARB),
        .DDRBA(buffered_DDR_BankAddr),
        .DDRCASB(buffered_DDR_CAS_n),
        .DDRCKE(buffered_DDR_CKE),
        .DDRCKN(buffered_DDR_Clk_n),
        .DDRCKP(buffered_DDR_Clk),
        .DDRCSB(buffered_DDR_CS_n),
        .DDRDM(buffered_DDR_DM),
        .DDRDQ(buffered_DDR_DQ),
        .DDRDQSN(buffered_DDR_DQS_n),
        .DDRDQSP(buffered_DDR_DQS),
        .DDRDRSTB(buffered_DDR_DRSTB),
        .DDRODT(buffered_DDR_ODT),
        .DDRRASB(buffered_DDR_RAS_n),
        .DDRVRN(buffered_DDR_VRN),
        .DDRVRP(buffered_DDR_VRP),
        .DDRWEB(buffered_DDR_WEB),
        .DMA0ACLK(DMA0_ACLK),
        .DMA0DAREADY(DMA0_DAREADY),
        .DMA0DATYPE(DMA0_DATYPE),
        .DMA0DAVALID(DMA0_DAVALID),
        .DMA0DRLAST(DMA0_DRLAST),
        .DMA0DRREADY(DMA0_DRREADY),
        .DMA0DRTYPE(DMA0_DRTYPE),
        .DMA0DRVALID(DMA0_DRVALID),
        .DMA0RSTN(DMA0_RSTN),
        .DMA1ACLK(DMA1_ACLK),
        .DMA1DAREADY(DMA1_DAREADY),
        .DMA1DATYPE(DMA1_DATYPE),
        .DMA1DAVALID(DMA1_DAVALID),
        .DMA1DRLAST(DMA1_DRLAST),
        .DMA1DRREADY(DMA1_DRREADY),
        .DMA1DRTYPE(DMA1_DRTYPE),
        .DMA1DRVALID(DMA1_DRVALID),
        .DMA1RSTN(DMA1_RSTN),
        .DMA2ACLK(DMA2_ACLK),
        .DMA2DAREADY(DMA2_DAREADY),
        .DMA2DATYPE(DMA2_DATYPE),
        .DMA2DAVALID(DMA2_DAVALID),
        .DMA2DRLAST(DMA2_DRLAST),
        .DMA2DRREADY(DMA2_DRREADY),
        .DMA2DRTYPE(DMA2_DRTYPE),
        .DMA2DRVALID(DMA2_DRVALID),
        .DMA2RSTN(DMA2_RSTN),
        .DMA3ACLK(DMA3_ACLK),
        .DMA3DAREADY(DMA3_DAREADY),
        .DMA3DATYPE(DMA3_DATYPE),
        .DMA3DAVALID(DMA3_DAVALID),
        .DMA3DRLAST(DMA3_DRLAST),
        .DMA3DRREADY(DMA3_DRREADY),
        .DMA3DRTYPE(DMA3_DRTYPE),
        .DMA3DRVALID(DMA3_DRVALID),
        .DMA3RSTN(DMA3_RSTN),
        .EMIOCAN0PHYRX(CAN0_PHY_RX),
        .EMIOCAN0PHYTX(CAN0_PHY_TX),
        .EMIOCAN1PHYRX(CAN1_PHY_RX),
        .EMIOCAN1PHYTX(CAN1_PHY_TX),
        .EMIOENET0EXTINTIN(ENET0_EXT_INTIN),
        .EMIOENET0GMIICOL(1'b0),
        .EMIOENET0GMIICRS(1'b0),
        .EMIOENET0GMIIRXCLK(ENET0_GMII_RX_CLK),
        .EMIOENET0GMIIRXD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .EMIOENET0GMIIRXDV(1'b0),
        .EMIOENET0GMIIRXER(1'b0),
        .EMIOENET0GMIITXCLK(ENET0_GMII_TX_CLK),
        .EMIOENET0GMIITXD(NLW_PS7_i_EMIOENET0GMIITXD_UNCONNECTED[7:0]),
        .EMIOENET0GMIITXEN(NLW_PS7_i_EMIOENET0GMIITXEN_UNCONNECTED),
        .EMIOENET0GMIITXER(NLW_PS7_i_EMIOENET0GMIITXER_UNCONNECTED),
        .EMIOENET0MDIOI(ENET0_MDIO_I),
        .EMIOENET0MDIOMDC(ENET0_MDIO_MDC),
        .EMIOENET0MDIOO(ENET0_MDIO_O),
        .EMIOENET0MDIOTN(ENET0_MDIO_T_n),
        .EMIOENET0PTPDELAYREQRX(ENET0_PTP_DELAY_REQ_RX),
        .EMIOENET0PTPDELAYREQTX(ENET0_PTP_DELAY_REQ_TX),
        .EMIOENET0PTPPDELAYREQRX(ENET0_PTP_PDELAY_REQ_RX),
        .EMIOENET0PTPPDELAYREQTX(ENET0_PTP_PDELAY_REQ_TX),
        .EMIOENET0PTPPDELAYRESPRX(ENET0_PTP_PDELAY_RESP_RX),
        .EMIOENET0PTPPDELAYRESPTX(ENET0_PTP_PDELAY_RESP_TX),
        .EMIOENET0PTPSYNCFRAMERX(ENET0_PTP_SYNC_FRAME_RX),
        .EMIOENET0PTPSYNCFRAMETX(ENET0_PTP_SYNC_FRAME_TX),
        .EMIOENET0SOFRX(ENET0_SOF_RX),
        .EMIOENET0SOFTX(ENET0_SOF_TX),
        .EMIOENET1EXTINTIN(ENET1_EXT_INTIN),
        .EMIOENET1GMIICOL(1'b0),
        .EMIOENET1GMIICRS(1'b0),
        .EMIOENET1GMIIRXCLK(ENET1_GMII_RX_CLK),
        .EMIOENET1GMIIRXD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .EMIOENET1GMIIRXDV(1'b0),
        .EMIOENET1GMIIRXER(1'b0),
        .EMIOENET1GMIITXCLK(ENET1_GMII_TX_CLK),
        .EMIOENET1GMIITXD(NLW_PS7_i_EMIOENET1GMIITXD_UNCONNECTED[7:0]),
        .EMIOENET1GMIITXEN(NLW_PS7_i_EMIOENET1GMIITXEN_UNCONNECTED),
        .EMIOENET1GMIITXER(NLW_PS7_i_EMIOENET1GMIITXER_UNCONNECTED),
        .EMIOENET1MDIOI(ENET1_MDIO_I),
        .EMIOENET1MDIOMDC(ENET1_MDIO_MDC),
        .EMIOENET1MDIOO(ENET1_MDIO_O),
        .EMIOENET1MDIOTN(ENET1_MDIO_T_n),
        .EMIOENET1PTPDELAYREQRX(ENET1_PTP_DELAY_REQ_RX),
        .EMIOENET1PTPDELAYREQTX(ENET1_PTP_DELAY_REQ_TX),
        .EMIOENET1PTPPDELAYREQRX(ENET1_PTP_PDELAY_REQ_RX),
        .EMIOENET1PTPPDELAYREQTX(ENET1_PTP_PDELAY_REQ_TX),
        .EMIOENET1PTPPDELAYRESPRX(ENET1_PTP_PDELAY_RESP_RX),
        .EMIOENET1PTPPDELAYRESPTX(ENET1_PTP_PDELAY_RESP_TX),
        .EMIOENET1PTPSYNCFRAMERX(ENET1_PTP_SYNC_FRAME_RX),
        .EMIOENET1PTPSYNCFRAMETX(ENET1_PTP_SYNC_FRAME_TX),
        .EMIOENET1SOFRX(ENET1_SOF_RX),
        .EMIOENET1SOFTX(ENET1_SOF_TX),
        .EMIOGPIOI(GPIO_I),
        .EMIOGPIOO(GPIO_O),
        .EMIOGPIOTN(gpio_out_t_n),
        .EMIOI2C0SCLI(I2C0_SCL_I),
        .EMIOI2C0SCLO(I2C0_SCL_O),
        .EMIOI2C0SCLTN(I2C0_SCL_T_n),
        .EMIOI2C0SDAI(I2C0_SDA_I),
        .EMIOI2C0SDAO(I2C0_SDA_O),
        .EMIOI2C0SDATN(I2C0_SDA_T_n),
        .EMIOI2C1SCLI(I2C1_SCL_I),
        .EMIOI2C1SCLO(I2C1_SCL_O),
        .EMIOI2C1SCLTN(I2C1_SCL_T_n),
        .EMIOI2C1SDAI(I2C1_SDA_I),
        .EMIOI2C1SDAO(I2C1_SDA_O),
        .EMIOI2C1SDATN(I2C1_SDA_T_n),
        .EMIOPJTAGTCK(PJTAG_TCK),
        .EMIOPJTAGTDI(PJTAG_TDI),
        .EMIOPJTAGTDO(NLW_PS7_i_EMIOPJTAGTDO_UNCONNECTED),
        .EMIOPJTAGTDTN(NLW_PS7_i_EMIOPJTAGTDTN_UNCONNECTED),
        .EMIOPJTAGTMS(PJTAG_TMS),
        .EMIOSDIO0BUSPOW(SDIO0_BUSPOW),
        .EMIOSDIO0BUSVOLT(SDIO0_BUSVOLT),
        .EMIOSDIO0CDN(SDIO0_CDN),
        .EMIOSDIO0CLK(SDIO0_CLK),
        .EMIOSDIO0CLKFB(SDIO0_CLK_FB),
        .EMIOSDIO0CMDI(SDIO0_CMD_I),
        .EMIOSDIO0CMDO(SDIO0_CMD_O),
        .EMIOSDIO0CMDTN(SDIO0_CMD_T_n),
        .EMIOSDIO0DATAI(SDIO0_DATA_I),
        .EMIOSDIO0DATAO(SDIO0_DATA_O),
        .EMIOSDIO0DATATN(SDIO0_DATA_T_n),
        .EMIOSDIO0LED(SDIO0_LED),
        .EMIOSDIO0WP(SDIO0_WP),
        .EMIOSDIO1BUSPOW(SDIO1_BUSPOW),
        .EMIOSDIO1BUSVOLT(SDIO1_BUSVOLT),
        .EMIOSDIO1CDN(SDIO1_CDN),
        .EMIOSDIO1CLK(SDIO1_CLK),
        .EMIOSDIO1CLKFB(SDIO1_CLK_FB),
        .EMIOSDIO1CMDI(SDIO1_CMD_I),
        .EMIOSDIO1CMDO(SDIO1_CMD_O),
        .EMIOSDIO1CMDTN(SDIO1_CMD_T_n),
        .EMIOSDIO1DATAI(SDIO1_DATA_I),
        .EMIOSDIO1DATAO(SDIO1_DATA_O),
        .EMIOSDIO1DATATN(SDIO1_DATA_T_n),
        .EMIOSDIO1LED(SDIO1_LED),
        .EMIOSDIO1WP(SDIO1_WP),
        .EMIOSPI0MI(SPI0_MISO_I),
        .EMIOSPI0MO(SPI0_MOSI_O),
        .EMIOSPI0MOTN(SPI0_MOSI_T_n),
        .EMIOSPI0SCLKI(SPI0_SCLK_I),
        .EMIOSPI0SCLKO(SPI0_SCLK_O),
        .EMIOSPI0SCLKTN(SPI0_SCLK_T_n),
        .EMIOSPI0SI(SPI0_MOSI_I),
        .EMIOSPI0SO(SPI0_MISO_O),
        .EMIOSPI0SSIN(SPI0_SS_I),
        .EMIOSPI0SSNTN(SPI0_SS_T_n),
        .EMIOSPI0SSON({SPI0_SS2_O,SPI0_SS1_O,SPI0_SS_O}),
        .EMIOSPI0STN(SPI0_MISO_T_n),
        .EMIOSPI1MI(SPI1_MISO_I),
        .EMIOSPI1MO(SPI1_MOSI_O),
        .EMIOSPI1MOTN(SPI1_MOSI_T_n),
        .EMIOSPI1SCLKI(SPI1_SCLK_I),
        .EMIOSPI1SCLKO(SPI1_SCLK_O),
        .EMIOSPI1SCLKTN(SPI1_SCLK_T_n),
        .EMIOSPI1SI(SPI1_MOSI_I),
        .EMIOSPI1SO(SPI1_MISO_O),
        .EMIOSPI1SSIN(SPI1_SS_I),
        .EMIOSPI1SSNTN(SPI1_SS_T_n),
        .EMIOSPI1SSON({SPI1_SS2_O,SPI1_SS1_O,SPI1_SS_O}),
        .EMIOSPI1STN(SPI1_MISO_T_n),
        .EMIOSRAMINTIN(SRAM_INTIN),
        .EMIOTRACECLK(TRACE_CLK),
        .EMIOTRACECTL(NLW_PS7_i_EMIOTRACECTL_UNCONNECTED),
        .EMIOTRACEDATA(NLW_PS7_i_EMIOTRACEDATA_UNCONNECTED[31:0]),
        .EMIOTTC0CLKI({TTC0_CLK2_IN,TTC0_CLK1_IN,TTC0_CLK0_IN}),
        .EMIOTTC0WAVEO({TTC0_WAVE2_OUT,TTC0_WAVE1_OUT,TTC0_WAVE0_OUT}),
        .EMIOTTC1CLKI({TTC1_CLK2_IN,TTC1_CLK1_IN,TTC1_CLK0_IN}),
        .EMIOTTC1WAVEO({TTC1_WAVE2_OUT,TTC1_WAVE1_OUT,TTC1_WAVE0_OUT}),
        .EMIOUART0CTSN(UART0_CTSN),
        .EMIOUART0DCDN(UART0_DCDN),
        .EMIOUART0DSRN(UART0_DSRN),
        .EMIOUART0DTRN(UART0_DTRN),
        .EMIOUART0RIN(UART0_RIN),
        .EMIOUART0RTSN(UART0_RTSN),
        .EMIOUART0RX(UART0_RX),
        .EMIOUART0TX(UART0_TX),
        .EMIOUART1CTSN(UART1_CTSN),
        .EMIOUART1DCDN(UART1_DCDN),
        .EMIOUART1DSRN(UART1_DSRN),
        .EMIOUART1DTRN(UART1_DTRN),
        .EMIOUART1RIN(UART1_RIN),
        .EMIOUART1RTSN(UART1_RTSN),
        .EMIOUART1RX(UART1_RX),
        .EMIOUART1TX(UART1_TX),
        .EMIOUSB0PORTINDCTL(USB0_PORT_INDCTL),
        .EMIOUSB0VBUSPWRFAULT(USB0_VBUS_PWRFAULT),
        .EMIOUSB0VBUSPWRSELECT(USB0_VBUS_PWRSELECT),
        .EMIOUSB1PORTINDCTL(USB1_PORT_INDCTL),
        .EMIOUSB1VBUSPWRFAULT(USB1_VBUS_PWRFAULT),
        .EMIOUSB1VBUSPWRSELECT(USB1_VBUS_PWRSELECT),
        .EMIOWDTCLKI(WDT_CLK_IN),
        .EMIOWDTRSTO(WDT_RST_OUT),
        .EVENTEVENTI(EVENT_EVENTI),
        .EVENTEVENTO(EVENT_EVENTO),
        .EVENTSTANDBYWFE(EVENT_STANDBYWFE),
        .EVENTSTANDBYWFI(EVENT_STANDBYWFI),
        .FCLKCLK({FCLK_CLK3,FCLK_CLK2,FCLK_CLK1,FCLK_CLK_unbuffered}),
        .FCLKCLKTRIGN({1'b0,1'b0,1'b0,1'b0}),
        .FCLKRESETN({FCLK_RESET3_N,FCLK_RESET2_N,FCLK_RESET1_N,FCLK_RESET0_N}),
        .FPGAIDLEN(FPGA_IDLE_N),
        .FTMDTRACEINATID({1'b0,1'b0,1'b0,1'b0}),
        .FTMDTRACEINCLOCK(FTMD_TRACEIN_CLK),
        .FTMDTRACEINDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .FTMDTRACEINVALID(1'b0),
        .FTMTF2PDEBUG(FTMT_F2P_DEBUG),
        .FTMTF2PTRIG({FTMT_F2P_TRIG_3,FTMT_F2P_TRIG_2,FTMT_F2P_TRIG_1,FTMT_F2P_TRIG_0}),
        .FTMTF2PTRIGACK({FTMT_F2P_TRIGACK_3,FTMT_F2P_TRIGACK_2,FTMT_F2P_TRIGACK_1,FTMT_F2P_TRIGACK_0}),
        .FTMTP2FDEBUG(FTMT_P2F_DEBUG),
        .FTMTP2FTRIG({FTMT_P2F_TRIG_3,FTMT_P2F_TRIG_2,FTMT_P2F_TRIG_1,FTMT_P2F_TRIG_0}),
        .FTMTP2FTRIGACK({FTMT_P2F_TRIGACK_3,FTMT_P2F_TRIGACK_2,FTMT_P2F_TRIGACK_1,FTMT_P2F_TRIGACK_0}),
        .IRQF2P({Core1_nFIQ,Core0_nFIQ,Core1_nIRQ,Core0_nIRQ,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,IRQ_F2P}),
        .IRQP2F({IRQ_P2F_DMAC_ABORT,IRQ_P2F_DMAC7,IRQ_P2F_DMAC6,IRQ_P2F_DMAC5,IRQ_P2F_DMAC4,IRQ_P2F_DMAC3,IRQ_P2F_DMAC2,IRQ_P2F_DMAC1,IRQ_P2F_DMAC0,IRQ_P2F_SMC,IRQ_P2F_QSPI,IRQ_P2F_CTI,IRQ_P2F_GPIO,IRQ_P2F_USB0,IRQ_P2F_ENET0,IRQ_P2F_ENET_WAKE0,IRQ_P2F_SDIO0,IRQ_P2F_I2C0,IRQ_P2F_SPI0,IRQ_P2F_UART0,IRQ_P2F_CAN0,IRQ_P2F_USB1,IRQ_P2F_ENET1,IRQ_P2F_ENET_WAKE1,IRQ_P2F_SDIO1,IRQ_P2F_I2C1,IRQ_P2F_SPI1,IRQ_P2F_UART1,IRQ_P2F_CAN1}),
        .MAXIGP0ACLK(M_AXI_GP0_ACLK),
        .MAXIGP0ARADDR(M_AXI_GP0_ARADDR),
        .MAXIGP0ARBURST(M_AXI_GP0_ARBURST),
        .MAXIGP0ARCACHE(\^M_AXI_GP0_ARCACHE ),
        .MAXIGP0ARESETN(M_AXI_GP0_ARESETN),
        .MAXIGP0ARID(M_AXI_GP0_ARID),
        .MAXIGP0ARLEN(M_AXI_GP0_ARLEN),
        .MAXIGP0ARLOCK(M_AXI_GP0_ARLOCK),
        .MAXIGP0ARPROT(M_AXI_GP0_ARPROT),
        .MAXIGP0ARQOS(M_AXI_GP0_ARQOS),
        .MAXIGP0ARREADY(M_AXI_GP0_ARREADY),
        .MAXIGP0ARSIZE(\^M_AXI_GP0_ARSIZE ),
        .MAXIGP0ARVALID(M_AXI_GP0_ARVALID),
        .MAXIGP0AWADDR(M_AXI_GP0_AWADDR),
        .MAXIGP0AWBURST(M_AXI_GP0_AWBURST),
        .MAXIGP0AWCACHE(\^M_AXI_GP0_AWCACHE ),
        .MAXIGP0AWID(M_AXI_GP0_AWID),
        .MAXIGP0AWLEN(M_AXI_GP0_AWLEN),
        .MAXIGP0AWLOCK(M_AXI_GP0_AWLOCK),
        .MAXIGP0AWPROT(M_AXI_GP0_AWPROT),
        .MAXIGP0AWQOS(M_AXI_GP0_AWQOS),
        .MAXIGP0AWREADY(M_AXI_GP0_AWREADY),
        .MAXIGP0AWSIZE(\^M_AXI_GP0_AWSIZE ),
        .MAXIGP0AWVALID(M_AXI_GP0_AWVALID),
        .MAXIGP0BID(M_AXI_GP0_BID),
        .MAXIGP0BREADY(M_AXI_GP0_BREADY),
        .MAXIGP0BRESP(M_AXI_GP0_BRESP),
        .MAXIGP0BVALID(M_AXI_GP0_BVALID),
        .MAXIGP0RDATA(M_AXI_GP0_RDATA),
        .MAXIGP0RID(M_AXI_GP0_RID),
        .MAXIGP0RLAST(M_AXI_GP0_RLAST),
        .MAXIGP0RREADY(M_AXI_GP0_RREADY),
        .MAXIGP0RRESP(M_AXI_GP0_RRESP),
        .MAXIGP0RVALID(M_AXI_GP0_RVALID),
        .MAXIGP0WDATA(M_AXI_GP0_WDATA),
        .MAXIGP0WID(M_AXI_GP0_WID),
        .MAXIGP0WLAST(M_AXI_GP0_WLAST),
        .MAXIGP0WREADY(M_AXI_GP0_WREADY),
        .MAXIGP0WSTRB(M_AXI_GP0_WSTRB),
        .MAXIGP0WVALID(M_AXI_GP0_WVALID),
        .MAXIGP1ACLK(M_AXI_GP1_ACLK),
        .MAXIGP1ARADDR(M_AXI_GP1_ARADDR),
        .MAXIGP1ARBURST(M_AXI_GP1_ARBURST),
        .MAXIGP1ARCACHE(\^M_AXI_GP1_ARCACHE ),
        .MAXIGP1ARESETN(M_AXI_GP1_ARESETN),
        .MAXIGP1ARID(M_AXI_GP1_ARID),
        .MAXIGP1ARLEN(M_AXI_GP1_ARLEN),
        .MAXIGP1ARLOCK(M_AXI_GP1_ARLOCK),
        .MAXIGP1ARPROT(M_AXI_GP1_ARPROT),
        .MAXIGP1ARQOS(M_AXI_GP1_ARQOS),
        .MAXIGP1ARREADY(M_AXI_GP1_ARREADY),
        .MAXIGP1ARSIZE(\^M_AXI_GP1_ARSIZE ),
        .MAXIGP1ARVALID(M_AXI_GP1_ARVALID),
        .MAXIGP1AWADDR(M_AXI_GP1_AWADDR),
        .MAXIGP1AWBURST(M_AXI_GP1_AWBURST),
        .MAXIGP1AWCACHE(\^M_AXI_GP1_AWCACHE ),
        .MAXIGP1AWID(M_AXI_GP1_AWID),
        .MAXIGP1AWLEN(M_AXI_GP1_AWLEN),
        .MAXIGP1AWLOCK(M_AXI_GP1_AWLOCK),
        .MAXIGP1AWPROT(M_AXI_GP1_AWPROT),
        .MAXIGP1AWQOS(M_AXI_GP1_AWQOS),
        .MAXIGP1AWREADY(M_AXI_GP1_AWREADY),
        .MAXIGP1AWSIZE(\^M_AXI_GP1_AWSIZE ),
        .MAXIGP1AWVALID(M_AXI_GP1_AWVALID),
        .MAXIGP1BID(M_AXI_GP1_BID),
        .MAXIGP1BREADY(M_AXI_GP1_BREADY),
        .MAXIGP1BRESP(M_AXI_GP1_BRESP),
        .MAXIGP1BVALID(M_AXI_GP1_BVALID),
        .MAXIGP1RDATA(M_AXI_GP1_RDATA),
        .MAXIGP1RID(M_AXI_GP1_RID),
        .MAXIGP1RLAST(M_AXI_GP1_RLAST),
        .MAXIGP1RREADY(M_AXI_GP1_RREADY),
        .MAXIGP1RRESP(M_AXI_GP1_RRESP),
        .MAXIGP1RVALID(M_AXI_GP1_RVALID),
        .MAXIGP1WDATA(M_AXI_GP1_WDATA),
        .MAXIGP1WID(M_AXI_GP1_WID),
        .MAXIGP1WLAST(M_AXI_GP1_WLAST),
        .MAXIGP1WREADY(M_AXI_GP1_WREADY),
        .MAXIGP1WSTRB(M_AXI_GP1_WSTRB),
        .MAXIGP1WVALID(M_AXI_GP1_WVALID),
        .MIO(buffered_MIO),
        .PSCLK(buffered_PS_CLK),
        .PSPORB(buffered_PS_PORB),
        .PSSRSTB(buffered_PS_SRSTB),
        .SAXIACPACLK(S_AXI_ACP_ACLK),
        .SAXIACPARADDR(S_AXI_ACP_ARADDR),
        .SAXIACPARBURST(S_AXI_ACP_ARBURST),
        .SAXIACPARCACHE(S_AXI_ACP_ARCACHE),
        .SAXIACPARESETN(S_AXI_ACP_ARESETN),
        .SAXIACPARID(S_AXI_ACP_ARID),
        .SAXIACPARLEN(S_AXI_ACP_ARLEN),
        .SAXIACPARLOCK(S_AXI_ACP_ARLOCK),
        .SAXIACPARPROT(S_AXI_ACP_ARPROT),
        .SAXIACPARQOS(S_AXI_ACP_ARQOS),
        .SAXIACPARREADY(S_AXI_ACP_ARREADY),
        .SAXIACPARSIZE(S_AXI_ACP_ARSIZE[1:0]),
        .SAXIACPARUSER(S_AXI_ACP_ARUSER),
        .SAXIACPARVALID(S_AXI_ACP_ARVALID),
        .SAXIACPAWADDR(S_AXI_ACP_AWADDR),
        .SAXIACPAWBURST(S_AXI_ACP_AWBURST),
        .SAXIACPAWCACHE(S_AXI_ACP_AWCACHE),
        .SAXIACPAWID(S_AXI_ACP_AWID),
        .SAXIACPAWLEN(S_AXI_ACP_AWLEN),
        .SAXIACPAWLOCK(S_AXI_ACP_AWLOCK),
        .SAXIACPAWPROT(S_AXI_ACP_AWPROT),
        .SAXIACPAWQOS(S_AXI_ACP_AWQOS),
        .SAXIACPAWREADY(S_AXI_ACP_AWREADY),
        .SAXIACPAWSIZE(S_AXI_ACP_AWSIZE[1:0]),
        .SAXIACPAWUSER(S_AXI_ACP_AWUSER),
        .SAXIACPAWVALID(S_AXI_ACP_AWVALID),
        .SAXIACPBID(S_AXI_ACP_BID),
        .SAXIACPBREADY(S_AXI_ACP_BREADY),
        .SAXIACPBRESP(S_AXI_ACP_BRESP),
        .SAXIACPBVALID(S_AXI_ACP_BVALID),
        .SAXIACPRDATA(S_AXI_ACP_RDATA),
        .SAXIACPRID(S_AXI_ACP_RID),
        .SAXIACPRLAST(S_AXI_ACP_RLAST),
        .SAXIACPRREADY(S_AXI_ACP_RREADY),
        .SAXIACPRRESP(S_AXI_ACP_RRESP),
        .SAXIACPRVALID(S_AXI_ACP_RVALID),
        .SAXIACPWDATA(S_AXI_ACP_WDATA),
        .SAXIACPWID(S_AXI_ACP_WID),
        .SAXIACPWLAST(S_AXI_ACP_WLAST),
        .SAXIACPWREADY(S_AXI_ACP_WREADY),
        .SAXIACPWSTRB(S_AXI_ACP_WSTRB),
        .SAXIACPWVALID(S_AXI_ACP_WVALID),
        .SAXIGP0ACLK(S_AXI_GP0_ACLK),
        .SAXIGP0ARADDR(S_AXI_GP0_ARADDR),
        .SAXIGP0ARBURST(S_AXI_GP0_ARBURST),
        .SAXIGP0ARCACHE(S_AXI_GP0_ARCACHE),
        .SAXIGP0ARESETN(S_AXI_GP0_ARESETN),
        .SAXIGP0ARID(S_AXI_GP0_ARID),
        .SAXIGP0ARLEN(S_AXI_GP0_ARLEN),
        .SAXIGP0ARLOCK(S_AXI_GP0_ARLOCK),
        .SAXIGP0ARPROT(S_AXI_GP0_ARPROT),
        .SAXIGP0ARQOS(S_AXI_GP0_ARQOS),
        .SAXIGP0ARREADY(S_AXI_GP0_ARREADY),
        .SAXIGP0ARSIZE(S_AXI_GP0_ARSIZE[1:0]),
        .SAXIGP0ARVALID(S_AXI_GP0_ARVALID),
        .SAXIGP0AWADDR(S_AXI_GP0_AWADDR),
        .SAXIGP0AWBURST(S_AXI_GP0_AWBURST),
        .SAXIGP0AWCACHE(S_AXI_GP0_AWCACHE),
        .SAXIGP0AWID(S_AXI_GP0_AWID),
        .SAXIGP0AWLEN(S_AXI_GP0_AWLEN),
        .SAXIGP0AWLOCK(S_AXI_GP0_AWLOCK),
        .SAXIGP0AWPROT(S_AXI_GP0_AWPROT),
        .SAXIGP0AWQOS(S_AXI_GP0_AWQOS),
        .SAXIGP0AWREADY(S_AXI_GP0_AWREADY),
        .SAXIGP0AWSIZE(S_AXI_GP0_AWSIZE[1:0]),
        .SAXIGP0AWVALID(S_AXI_GP0_AWVALID),
        .SAXIGP0BID(S_AXI_GP0_BID),
        .SAXIGP0BREADY(S_AXI_GP0_BREADY),
        .SAXIGP0BRESP(S_AXI_GP0_BRESP),
        .SAXIGP0BVALID(S_AXI_GP0_BVALID),
        .SAXIGP0RDATA(S_AXI_GP0_RDATA),
        .SAXIGP0RID(S_AXI_GP0_RID),
        .SAXIGP0RLAST(S_AXI_GP0_RLAST),
        .SAXIGP0RREADY(S_AXI_GP0_RREADY),
        .SAXIGP0RRESP(S_AXI_GP0_RRESP),
        .SAXIGP0RVALID(S_AXI_GP0_RVALID),
        .SAXIGP0WDATA(S_AXI_GP0_WDATA),
        .SAXIGP0WID(S_AXI_GP0_WID),
        .SAXIGP0WLAST(S_AXI_GP0_WLAST),
        .SAXIGP0WREADY(S_AXI_GP0_WREADY),
        .SAXIGP0WSTRB(S_AXI_GP0_WSTRB),
        .SAXIGP0WVALID(S_AXI_GP0_WVALID),
        .SAXIGP1ACLK(S_AXI_GP1_ACLK),
        .SAXIGP1ARADDR(S_AXI_GP1_ARADDR),
        .SAXIGP1ARBURST(S_AXI_GP1_ARBURST),
        .SAXIGP1ARCACHE(S_AXI_GP1_ARCACHE),
        .SAXIGP1ARESETN(S_AXI_GP1_ARESETN),
        .SAXIGP1ARID(S_AXI_GP1_ARID),
        .SAXIGP1ARLEN(S_AXI_GP1_ARLEN),
        .SAXIGP1ARLOCK(S_AXI_GP1_ARLOCK),
        .SAXIGP1ARPROT(S_AXI_GP1_ARPROT),
        .SAXIGP1ARQOS(S_AXI_GP1_ARQOS),
        .SAXIGP1ARREADY(S_AXI_GP1_ARREADY),
        .SAXIGP1ARSIZE(S_AXI_GP1_ARSIZE[1:0]),
        .SAXIGP1ARVALID(S_AXI_GP1_ARVALID),
        .SAXIGP1AWADDR(S_AXI_GP1_AWADDR),
        .SAXIGP1AWBURST(S_AXI_GP1_AWBURST),
        .SAXIGP1AWCACHE(S_AXI_GP1_AWCACHE),
        .SAXIGP1AWID(S_AXI_GP1_AWID),
        .SAXIGP1AWLEN(S_AXI_GP1_AWLEN),
        .SAXIGP1AWLOCK(S_AXI_GP1_AWLOCK),
        .SAXIGP1AWPROT(S_AXI_GP1_AWPROT),
        .SAXIGP1AWQOS(S_AXI_GP1_AWQOS),
        .SAXIGP1AWREADY(S_AXI_GP1_AWREADY),
        .SAXIGP1AWSIZE(S_AXI_GP1_AWSIZE[1:0]),
        .SAXIGP1AWVALID(S_AXI_GP1_AWVALID),
        .SAXIGP1BID(S_AXI_GP1_BID),
        .SAXIGP1BREADY(S_AXI_GP1_BREADY),
        .SAXIGP1BRESP(S_AXI_GP1_BRESP),
        .SAXIGP1BVALID(S_AXI_GP1_BVALID),
        .SAXIGP1RDATA(S_AXI_GP1_RDATA),
        .SAXIGP1RID(S_AXI_GP1_RID),
        .SAXIGP1RLAST(S_AXI_GP1_RLAST),
        .SAXIGP1RREADY(S_AXI_GP1_RREADY),
        .SAXIGP1RRESP(S_AXI_GP1_RRESP),
        .SAXIGP1RVALID(S_AXI_GP1_RVALID),
        .SAXIGP1WDATA(S_AXI_GP1_WDATA),
        .SAXIGP1WID(S_AXI_GP1_WID),
        .SAXIGP1WLAST(S_AXI_GP1_WLAST),
        .SAXIGP1WREADY(S_AXI_GP1_WREADY),
        .SAXIGP1WSTRB(S_AXI_GP1_WSTRB),
        .SAXIGP1WVALID(S_AXI_GP1_WVALID),
        .SAXIHP0ACLK(S_AXI_HP0_ACLK),
        .SAXIHP0ARADDR(S_AXI_HP0_ARADDR),
        .SAXIHP0ARBURST(S_AXI_HP0_ARBURST),
        .SAXIHP0ARCACHE(S_AXI_HP0_ARCACHE),
        .SAXIHP0ARESETN(S_AXI_HP0_ARESETN),
        .SAXIHP0ARID(S_AXI_HP0_ARID),
        .SAXIHP0ARLEN(S_AXI_HP0_ARLEN),
        .SAXIHP0ARLOCK(S_AXI_HP0_ARLOCK),
        .SAXIHP0ARPROT(S_AXI_HP0_ARPROT),
        .SAXIHP0ARQOS(S_AXI_HP0_ARQOS),
        .SAXIHP0ARREADY(S_AXI_HP0_ARREADY),
        .SAXIHP0ARSIZE(S_AXI_HP0_ARSIZE[1:0]),
        .SAXIHP0ARVALID(S_AXI_HP0_ARVALID),
        .SAXIHP0AWADDR(S_AXI_HP0_AWADDR),
        .SAXIHP0AWBURST(S_AXI_HP0_AWBURST),
        .SAXIHP0AWCACHE(S_AXI_HP0_AWCACHE),
        .SAXIHP0AWID(S_AXI_HP0_AWID),
        .SAXIHP0AWLEN(S_AXI_HP0_AWLEN),
        .SAXIHP0AWLOCK(S_AXI_HP0_AWLOCK),
        .SAXIHP0AWPROT(S_AXI_HP0_AWPROT),
        .SAXIHP0AWQOS(S_AXI_HP0_AWQOS),
        .SAXIHP0AWREADY(S_AXI_HP0_AWREADY),
        .SAXIHP0AWSIZE(S_AXI_HP0_AWSIZE[1:0]),
        .SAXIHP0AWVALID(S_AXI_HP0_AWVALID),
        .SAXIHP0BID(S_AXI_HP0_BID),
        .SAXIHP0BREADY(S_AXI_HP0_BREADY),
        .SAXIHP0BRESP(S_AXI_HP0_BRESP),
        .SAXIHP0BVALID(S_AXI_HP0_BVALID),
        .SAXIHP0RACOUNT(S_AXI_HP0_RACOUNT),
        .SAXIHP0RCOUNT(S_AXI_HP0_RCOUNT),
        .SAXIHP0RDATA(S_AXI_HP0_RDATA),
        .SAXIHP0RDISSUECAP1EN(S_AXI_HP0_RDISSUECAP1_EN),
        .SAXIHP0RID(S_AXI_HP0_RID),
        .SAXIHP0RLAST(S_AXI_HP0_RLAST),
        .SAXIHP0RREADY(S_AXI_HP0_RREADY),
        .SAXIHP0RRESP(S_AXI_HP0_RRESP),
        .SAXIHP0RVALID(S_AXI_HP0_RVALID),
        .SAXIHP0WACOUNT(S_AXI_HP0_WACOUNT),
        .SAXIHP0WCOUNT(S_AXI_HP0_WCOUNT),
        .SAXIHP0WDATA(S_AXI_HP0_WDATA),
        .SAXIHP0WID(S_AXI_HP0_WID),
        .SAXIHP0WLAST(S_AXI_HP0_WLAST),
        .SAXIHP0WREADY(S_AXI_HP0_WREADY),
        .SAXIHP0WRISSUECAP1EN(S_AXI_HP0_WRISSUECAP1_EN),
        .SAXIHP0WSTRB(S_AXI_HP0_WSTRB),
        .SAXIHP0WVALID(S_AXI_HP0_WVALID),
        .SAXIHP1ACLK(S_AXI_HP1_ACLK),
        .SAXIHP1ARADDR(S_AXI_HP1_ARADDR),
        .SAXIHP1ARBURST(S_AXI_HP1_ARBURST),
        .SAXIHP1ARCACHE(S_AXI_HP1_ARCACHE),
        .SAXIHP1ARESETN(S_AXI_HP1_ARESETN),
        .SAXIHP1ARID(S_AXI_HP1_ARID),
        .SAXIHP1ARLEN(S_AXI_HP1_ARLEN),
        .SAXIHP1ARLOCK(S_AXI_HP1_ARLOCK),
        .SAXIHP1ARPROT(S_AXI_HP1_ARPROT),
        .SAXIHP1ARQOS(S_AXI_HP1_ARQOS),
        .SAXIHP1ARREADY(S_AXI_HP1_ARREADY),
        .SAXIHP1ARSIZE(S_AXI_HP1_ARSIZE[1:0]),
        .SAXIHP1ARVALID(S_AXI_HP1_ARVALID),
        .SAXIHP1AWADDR(S_AXI_HP1_AWADDR),
        .SAXIHP1AWBURST(S_AXI_HP1_AWBURST),
        .SAXIHP1AWCACHE(S_AXI_HP1_AWCACHE),
        .SAXIHP1AWID(S_AXI_HP1_AWID),
        .SAXIHP1AWLEN(S_AXI_HP1_AWLEN),
        .SAXIHP1AWLOCK(S_AXI_HP1_AWLOCK),
        .SAXIHP1AWPROT(S_AXI_HP1_AWPROT),
        .SAXIHP1AWQOS(S_AXI_HP1_AWQOS),
        .SAXIHP1AWREADY(S_AXI_HP1_AWREADY),
        .SAXIHP1AWSIZE(S_AXI_HP1_AWSIZE[1:0]),
        .SAXIHP1AWVALID(S_AXI_HP1_AWVALID),
        .SAXIHP1BID(S_AXI_HP1_BID),
        .SAXIHP1BREADY(S_AXI_HP1_BREADY),
        .SAXIHP1BRESP(S_AXI_HP1_BRESP),
        .SAXIHP1BVALID(S_AXI_HP1_BVALID),
        .SAXIHP1RACOUNT(S_AXI_HP1_RACOUNT),
        .SAXIHP1RCOUNT(S_AXI_HP1_RCOUNT),
        .SAXIHP1RDATA(S_AXI_HP1_RDATA),
        .SAXIHP1RDISSUECAP1EN(S_AXI_HP1_RDISSUECAP1_EN),
        .SAXIHP1RID(S_AXI_HP1_RID),
        .SAXIHP1RLAST(S_AXI_HP1_RLAST),
        .SAXIHP1RREADY(S_AXI_HP1_RREADY),
        .SAXIHP1RRESP(S_AXI_HP1_RRESP),
        .SAXIHP1RVALID(S_AXI_HP1_RVALID),
        .SAXIHP1WACOUNT(S_AXI_HP1_WACOUNT),
        .SAXIHP1WCOUNT(S_AXI_HP1_WCOUNT),
        .SAXIHP1WDATA(S_AXI_HP1_WDATA),
        .SAXIHP1WID(S_AXI_HP1_WID),
        .SAXIHP1WLAST(S_AXI_HP1_WLAST),
        .SAXIHP1WREADY(S_AXI_HP1_WREADY),
        .SAXIHP1WRISSUECAP1EN(S_AXI_HP1_WRISSUECAP1_EN),
        .SAXIHP1WSTRB(S_AXI_HP1_WSTRB),
        .SAXIHP1WVALID(S_AXI_HP1_WVALID),
        .SAXIHP2ACLK(S_AXI_HP2_ACLK),
        .SAXIHP2ARADDR(S_AXI_HP2_ARADDR),
        .SAXIHP2ARBURST(S_AXI_HP2_ARBURST),
        .SAXIHP2ARCACHE(S_AXI_HP2_ARCACHE),
        .SAXIHP2ARESETN(S_AXI_HP2_ARESETN),
        .SAXIHP2ARID(S_AXI_HP2_ARID),
        .SAXIHP2ARLEN(S_AXI_HP2_ARLEN),
        .SAXIHP2ARLOCK(S_AXI_HP2_ARLOCK),
        .SAXIHP2ARPROT(S_AXI_HP2_ARPROT),
        .SAXIHP2ARQOS(S_AXI_HP2_ARQOS),
        .SAXIHP2ARREADY(S_AXI_HP2_ARREADY),
        .SAXIHP2ARSIZE(S_AXI_HP2_ARSIZE[1:0]),
        .SAXIHP2ARVALID(S_AXI_HP2_ARVALID),
        .SAXIHP2AWADDR(S_AXI_HP2_AWADDR),
        .SAXIHP2AWBURST(S_AXI_HP2_AWBURST),
        .SAXIHP2AWCACHE(S_AXI_HP2_AWCACHE),
        .SAXIHP2AWID(S_AXI_HP2_AWID),
        .SAXIHP2AWLEN(S_AXI_HP2_AWLEN),
        .SAXIHP2AWLOCK(S_AXI_HP2_AWLOCK),
        .SAXIHP2AWPROT(S_AXI_HP2_AWPROT),
        .SAXIHP2AWQOS(S_AXI_HP2_AWQOS),
        .SAXIHP2AWREADY(S_AXI_HP2_AWREADY),
        .SAXIHP2AWSIZE(S_AXI_HP2_AWSIZE[1:0]),
        .SAXIHP2AWVALID(S_AXI_HP2_AWVALID),
        .SAXIHP2BID(S_AXI_HP2_BID),
        .SAXIHP2BREADY(S_AXI_HP2_BREADY),
        .SAXIHP2BRESP(S_AXI_HP2_BRESP),
        .SAXIHP2BVALID(S_AXI_HP2_BVALID),
        .SAXIHP2RACOUNT(S_AXI_HP2_RACOUNT),
        .SAXIHP2RCOUNT(S_AXI_HP2_RCOUNT),
        .SAXIHP2RDATA(S_AXI_HP2_RDATA),
        .SAXIHP2RDISSUECAP1EN(S_AXI_HP2_RDISSUECAP1_EN),
        .SAXIHP2RID(S_AXI_HP2_RID),
        .SAXIHP2RLAST(S_AXI_HP2_RLAST),
        .SAXIHP2RREADY(S_AXI_HP2_RREADY),
        .SAXIHP2RRESP(S_AXI_HP2_RRESP),
        .SAXIHP2RVALID(S_AXI_HP2_RVALID),
        .SAXIHP2WACOUNT(S_AXI_HP2_WACOUNT),
        .SAXIHP2WCOUNT(S_AXI_HP2_WCOUNT),
        .SAXIHP2WDATA(S_AXI_HP2_WDATA),
        .SAXIHP2WID(S_AXI_HP2_WID),
        .SAXIHP2WLAST(S_AXI_HP2_WLAST),
        .SAXIHP2WREADY(S_AXI_HP2_WREADY),
        .SAXIHP2WRISSUECAP1EN(S_AXI_HP2_WRISSUECAP1_EN),
        .SAXIHP2WSTRB(S_AXI_HP2_WSTRB),
        .SAXIHP2WVALID(S_AXI_HP2_WVALID),
        .SAXIHP3ACLK(S_AXI_HP3_ACLK),
        .SAXIHP3ARADDR(S_AXI_HP3_ARADDR),
        .SAXIHP3ARBURST(S_AXI_HP3_ARBURST),
        .SAXIHP3ARCACHE(S_AXI_HP3_ARCACHE),
        .SAXIHP3ARESETN(S_AXI_HP3_ARESETN),
        .SAXIHP3ARID(S_AXI_HP3_ARID),
        .SAXIHP3ARLEN(S_AXI_HP3_ARLEN),
        .SAXIHP3ARLOCK(S_AXI_HP3_ARLOCK),
        .SAXIHP3ARPROT(S_AXI_HP3_ARPROT),
        .SAXIHP3ARQOS(S_AXI_HP3_ARQOS),
        .SAXIHP3ARREADY(S_AXI_HP3_ARREADY),
        .SAXIHP3ARSIZE(S_AXI_HP3_ARSIZE[1:0]),
        .SAXIHP3ARVALID(S_AXI_HP3_ARVALID),
        .SAXIHP3AWADDR(S_AXI_HP3_AWADDR),
        .SAXIHP3AWBURST(S_AXI_HP3_AWBURST),
        .SAXIHP3AWCACHE(S_AXI_HP3_AWCACHE),
        .SAXIHP3AWID(S_AXI_HP3_AWID),
        .SAXIHP3AWLEN(S_AXI_HP3_AWLEN),
        .SAXIHP3AWLOCK(S_AXI_HP3_AWLOCK),
        .SAXIHP3AWPROT(S_AXI_HP3_AWPROT),
        .SAXIHP3AWQOS(S_AXI_HP3_AWQOS),
        .SAXIHP3AWREADY(S_AXI_HP3_AWREADY),
        .SAXIHP3AWSIZE(S_AXI_HP3_AWSIZE[1:0]),
        .SAXIHP3AWVALID(S_AXI_HP3_AWVALID),
        .SAXIHP3BID(S_AXI_HP3_BID),
        .SAXIHP3BREADY(S_AXI_HP3_BREADY),
        .SAXIHP3BRESP(S_AXI_HP3_BRESP),
        .SAXIHP3BVALID(S_AXI_HP3_BVALID),
        .SAXIHP3RACOUNT(S_AXI_HP3_RACOUNT),
        .SAXIHP3RCOUNT(S_AXI_HP3_RCOUNT),
        .SAXIHP3RDATA(S_AXI_HP3_RDATA),
        .SAXIHP3RDISSUECAP1EN(S_AXI_HP3_RDISSUECAP1_EN),
        .SAXIHP3RID(S_AXI_HP3_RID),
        .SAXIHP3RLAST(S_AXI_HP3_RLAST),
        .SAXIHP3RREADY(S_AXI_HP3_RREADY),
        .SAXIHP3RRESP(S_AXI_HP3_RRESP),
        .SAXIHP3RVALID(S_AXI_HP3_RVALID),
        .SAXIHP3WACOUNT(S_AXI_HP3_WACOUNT),
        .SAXIHP3WCOUNT(S_AXI_HP3_WCOUNT),
        .SAXIHP3WDATA(S_AXI_HP3_WDATA),
        .SAXIHP3WID(S_AXI_HP3_WID),
        .SAXIHP3WLAST(S_AXI_HP3_WLAST),
        .SAXIHP3WREADY(S_AXI_HP3_WREADY),
        .SAXIHP3WRISSUECAP1EN(S_AXI_HP3_WRISSUECAP1_EN),
        .SAXIHP3WSTRB(S_AXI_HP3_WSTRB),
        .SAXIHP3WVALID(S_AXI_HP3_WVALID));
  (* box_type = "PRIMITIVE" *) 
  BIBUF PS_CLK_BIBUF
       (.IO(buffered_PS_CLK),
        .PAD(PS_CLK));
  (* box_type = "PRIMITIVE" *) 
  BIBUF PS_PORB_BIBUF
       (.IO(buffered_PS_PORB),
        .PAD(PS_PORB));
  (* box_type = "PRIMITIVE" *) 
  BIBUF PS_SRSTB_BIBUF
       (.IO(buffered_PS_SRSTB),
        .PAD(PS_SRSTB));
  LUT1 #(
    .INIT(2'h1)) 
    SDIO0_CMD_T_INST_0
       (.I0(SDIO0_CMD_T_n),
        .O(SDIO0_CMD_T));
  LUT1 #(
    .INIT(2'h1)) 
    \SDIO0_DATA_T[0]_INST_0 
       (.I0(SDIO0_DATA_T_n[0]),
        .O(SDIO0_DATA_T[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \SDIO0_DATA_T[1]_INST_0 
       (.I0(SDIO0_DATA_T_n[1]),
        .O(SDIO0_DATA_T[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \SDIO0_DATA_T[2]_INST_0 
       (.I0(SDIO0_DATA_T_n[2]),
        .O(SDIO0_DATA_T[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \SDIO0_DATA_T[3]_INST_0 
       (.I0(SDIO0_DATA_T_n[3]),
        .O(SDIO0_DATA_T[3]));
  LUT1 #(
    .INIT(2'h1)) 
    SDIO1_CMD_T_INST_0
       (.I0(SDIO1_CMD_T_n),
        .O(SDIO1_CMD_T));
  LUT1 #(
    .INIT(2'h1)) 
    \SDIO1_DATA_T[0]_INST_0 
       (.I0(SDIO1_DATA_T_n[0]),
        .O(SDIO1_DATA_T[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \SDIO1_DATA_T[1]_INST_0 
       (.I0(SDIO1_DATA_T_n[1]),
        .O(SDIO1_DATA_T[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \SDIO1_DATA_T[2]_INST_0 
       (.I0(SDIO1_DATA_T_n[2]),
        .O(SDIO1_DATA_T[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \SDIO1_DATA_T[3]_INST_0 
       (.I0(SDIO1_DATA_T_n[3]),
        .O(SDIO1_DATA_T[3]));
  LUT1 #(
    .INIT(2'h1)) 
    SPI0_MISO_T_INST_0
       (.I0(SPI0_MISO_T_n),
        .O(SPI0_MISO_T));
  LUT1 #(
    .INIT(2'h1)) 
    SPI0_MOSI_T_INST_0
       (.I0(SPI0_MOSI_T_n),
        .O(SPI0_MOSI_T));
  LUT1 #(
    .INIT(2'h1)) 
    SPI0_SCLK_T_INST_0
       (.I0(SPI0_SCLK_T_n),
        .O(SPI0_SCLK_T));
  LUT1 #(
    .INIT(2'h1)) 
    SPI0_SS_T_INST_0
       (.I0(SPI0_SS_T_n),
        .O(SPI0_SS_T));
  LUT1 #(
    .INIT(2'h1)) 
    SPI1_MISO_T_INST_0
       (.I0(SPI1_MISO_T_n),
        .O(SPI1_MISO_T));
  LUT1 #(
    .INIT(2'h1)) 
    SPI1_MOSI_T_INST_0
       (.I0(SPI1_MOSI_T_n),
        .O(SPI1_MOSI_T));
  LUT1 #(
    .INIT(2'h1)) 
    SPI1_SCLK_T_INST_0
       (.I0(SPI1_SCLK_T_n),
        .O(SPI1_SCLK_T));
  LUT1 #(
    .INIT(2'h1)) 
    SPI1_SS_T_INST_0
       (.I0(SPI1_SS_T_n),
        .O(SPI1_SS_T));
  VCC VCC
       (.P(\<const1> ));
  (* box_type = "PRIMITIVE" *) 
  BUFG \buffer_fclk_clk_0.FCLK_CLK_0_BUFG 
       (.I(FCLK_CLK_unbuffered),
        .O(FCLK_CLK0));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[0].MIO_BIBUF 
       (.IO(buffered_MIO[0]),
        .PAD(MIO[0]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[10].MIO_BIBUF 
       (.IO(buffered_MIO[10]),
        .PAD(MIO[10]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[11].MIO_BIBUF 
       (.IO(buffered_MIO[11]),
        .PAD(MIO[11]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[12].MIO_BIBUF 
       (.IO(buffered_MIO[12]),
        .PAD(MIO[12]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[13].MIO_BIBUF 
       (.IO(buffered_MIO[13]),
        .PAD(MIO[13]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[14].MIO_BIBUF 
       (.IO(buffered_MIO[14]),
        .PAD(MIO[14]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[15].MIO_BIBUF 
       (.IO(buffered_MIO[15]),
        .PAD(MIO[15]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[16].MIO_BIBUF 
       (.IO(buffered_MIO[16]),
        .PAD(MIO[16]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[17].MIO_BIBUF 
       (.IO(buffered_MIO[17]),
        .PAD(MIO[17]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[18].MIO_BIBUF 
       (.IO(buffered_MIO[18]),
        .PAD(MIO[18]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[19].MIO_BIBUF 
       (.IO(buffered_MIO[19]),
        .PAD(MIO[19]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[1].MIO_BIBUF 
       (.IO(buffered_MIO[1]),
        .PAD(MIO[1]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[20].MIO_BIBUF 
       (.IO(buffered_MIO[20]),
        .PAD(MIO[20]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[21].MIO_BIBUF 
       (.IO(buffered_MIO[21]),
        .PAD(MIO[21]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[22].MIO_BIBUF 
       (.IO(buffered_MIO[22]),
        .PAD(MIO[22]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[23].MIO_BIBUF 
       (.IO(buffered_MIO[23]),
        .PAD(MIO[23]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[24].MIO_BIBUF 
       (.IO(buffered_MIO[24]),
        .PAD(MIO[24]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[25].MIO_BIBUF 
       (.IO(buffered_MIO[25]),
        .PAD(MIO[25]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[26].MIO_BIBUF 
       (.IO(buffered_MIO[26]),
        .PAD(MIO[26]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[27].MIO_BIBUF 
       (.IO(buffered_MIO[27]),
        .PAD(MIO[27]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[28].MIO_BIBUF 
       (.IO(buffered_MIO[28]),
        .PAD(MIO[28]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[29].MIO_BIBUF 
       (.IO(buffered_MIO[29]),
        .PAD(MIO[29]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[2].MIO_BIBUF 
       (.IO(buffered_MIO[2]),
        .PAD(MIO[2]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[30].MIO_BIBUF 
       (.IO(buffered_MIO[30]),
        .PAD(MIO[30]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[31].MIO_BIBUF 
       (.IO(buffered_MIO[31]),
        .PAD(MIO[31]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[32].MIO_BIBUF 
       (.IO(buffered_MIO[32]),
        .PAD(MIO[32]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[33].MIO_BIBUF 
       (.IO(buffered_MIO[33]),
        .PAD(MIO[33]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[34].MIO_BIBUF 
       (.IO(buffered_MIO[34]),
        .PAD(MIO[34]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[35].MIO_BIBUF 
       (.IO(buffered_MIO[35]),
        .PAD(MIO[35]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[36].MIO_BIBUF 
       (.IO(buffered_MIO[36]),
        .PAD(MIO[36]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[37].MIO_BIBUF 
       (.IO(buffered_MIO[37]),
        .PAD(MIO[37]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[38].MIO_BIBUF 
       (.IO(buffered_MIO[38]),
        .PAD(MIO[38]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[39].MIO_BIBUF 
       (.IO(buffered_MIO[39]),
        .PAD(MIO[39]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[3].MIO_BIBUF 
       (.IO(buffered_MIO[3]),
        .PAD(MIO[3]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[40].MIO_BIBUF 
       (.IO(buffered_MIO[40]),
        .PAD(MIO[40]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[41].MIO_BIBUF 
       (.IO(buffered_MIO[41]),
        .PAD(MIO[41]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[42].MIO_BIBUF 
       (.IO(buffered_MIO[42]),
        .PAD(MIO[42]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[43].MIO_BIBUF 
       (.IO(buffered_MIO[43]),
        .PAD(MIO[43]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[44].MIO_BIBUF 
       (.IO(buffered_MIO[44]),
        .PAD(MIO[44]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[45].MIO_BIBUF 
       (.IO(buffered_MIO[45]),
        .PAD(MIO[45]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[46].MIO_BIBUF 
       (.IO(buffered_MIO[46]),
        .PAD(MIO[46]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[47].MIO_BIBUF 
       (.IO(buffered_MIO[47]),
        .PAD(MIO[47]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[48].MIO_BIBUF 
       (.IO(buffered_MIO[48]),
        .PAD(MIO[48]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[49].MIO_BIBUF 
       (.IO(buffered_MIO[49]),
        .PAD(MIO[49]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[4].MIO_BIBUF 
       (.IO(buffered_MIO[4]),
        .PAD(MIO[4]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[50].MIO_BIBUF 
       (.IO(buffered_MIO[50]),
        .PAD(MIO[50]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[51].MIO_BIBUF 
       (.IO(buffered_MIO[51]),
        .PAD(MIO[51]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[52].MIO_BIBUF 
       (.IO(buffered_MIO[52]),
        .PAD(MIO[52]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[53].MIO_BIBUF 
       (.IO(buffered_MIO[53]),
        .PAD(MIO[53]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[5].MIO_BIBUF 
       (.IO(buffered_MIO[5]),
        .PAD(MIO[5]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[6].MIO_BIBUF 
       (.IO(buffered_MIO[6]),
        .PAD(MIO[6]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[7].MIO_BIBUF 
       (.IO(buffered_MIO[7]),
        .PAD(MIO[7]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[8].MIO_BIBUF 
       (.IO(buffered_MIO[8]),
        .PAD(MIO[8]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[9].MIO_BIBUF 
       (.IO(buffered_MIO[9]),
        .PAD(MIO[9]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk14[0].DDR_BankAddr_BIBUF 
       (.IO(buffered_DDR_BankAddr[0]),
        .PAD(DDR_BankAddr[0]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk14[1].DDR_BankAddr_BIBUF 
       (.IO(buffered_DDR_BankAddr[1]),
        .PAD(DDR_BankAddr[1]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk14[2].DDR_BankAddr_BIBUF 
       (.IO(buffered_DDR_BankAddr[2]),
        .PAD(DDR_BankAddr[2]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk15[0].DDR_Addr_BIBUF 
       (.IO(buffered_DDR_Addr[0]),
        .PAD(DDR_Addr[0]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk15[10].DDR_Addr_BIBUF 
       (.IO(buffered_DDR_Addr[10]),
        .PAD(DDR_Addr[10]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk15[11].DDR_Addr_BIBUF 
       (.IO(buffered_DDR_Addr[11]),
        .PAD(DDR_Addr[11]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk15[12].DDR_Addr_BIBUF 
       (.IO(buffered_DDR_Addr[12]),
        .PAD(DDR_Addr[12]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk15[13].DDR_Addr_BIBUF 
       (.IO(buffered_DDR_Addr[13]),
        .PAD(DDR_Addr[13]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk15[14].DDR_Addr_BIBUF 
       (.IO(buffered_DDR_Addr[14]),
        .PAD(DDR_Addr[14]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk15[1].DDR_Addr_BIBUF 
       (.IO(buffered_DDR_Addr[1]),
        .PAD(DDR_Addr[1]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk15[2].DDR_Addr_BIBUF 
       (.IO(buffered_DDR_Addr[2]),
        .PAD(DDR_Addr[2]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk15[3].DDR_Addr_BIBUF 
       (.IO(buffered_DDR_Addr[3]),
        .PAD(DDR_Addr[3]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk15[4].DDR_Addr_BIBUF 
       (.IO(buffered_DDR_Addr[4]),
        .PAD(DDR_Addr[4]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk15[5].DDR_Addr_BIBUF 
       (.IO(buffered_DDR_Addr[5]),
        .PAD(DDR_Addr[5]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk15[6].DDR_Addr_BIBUF 
       (.IO(buffered_DDR_Addr[6]),
        .PAD(DDR_Addr[6]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk15[7].DDR_Addr_BIBUF 
       (.IO(buffered_DDR_Addr[7]),
        .PAD(DDR_Addr[7]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk15[8].DDR_Addr_BIBUF 
       (.IO(buffered_DDR_Addr[8]),
        .PAD(DDR_Addr[8]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk15[9].DDR_Addr_BIBUF 
       (.IO(buffered_DDR_Addr[9]),
        .PAD(DDR_Addr[9]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk16[0].DDR_DM_BIBUF 
       (.IO(buffered_DDR_DM[0]),
        .PAD(DDR_DM[0]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk16[1].DDR_DM_BIBUF 
       (.IO(buffered_DDR_DM[1]),
        .PAD(DDR_DM[1]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk16[2].DDR_DM_BIBUF 
       (.IO(buffered_DDR_DM[2]),
        .PAD(DDR_DM[2]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk16[3].DDR_DM_BIBUF 
       (.IO(buffered_DDR_DM[3]),
        .PAD(DDR_DM[3]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk17[0].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[0]),
        .PAD(DDR_DQ[0]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk17[10].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[10]),
        .PAD(DDR_DQ[10]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk17[11].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[11]),
        .PAD(DDR_DQ[11]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk17[12].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[12]),
        .PAD(DDR_DQ[12]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk17[13].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[13]),
        .PAD(DDR_DQ[13]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk17[14].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[14]),
        .PAD(DDR_DQ[14]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk17[15].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[15]),
        .PAD(DDR_DQ[15]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk17[16].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[16]),
        .PAD(DDR_DQ[16]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk17[17].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[17]),
        .PAD(DDR_DQ[17]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk17[18].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[18]),
        .PAD(DDR_DQ[18]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk17[19].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[19]),
        .PAD(DDR_DQ[19]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk17[1].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[1]),
        .PAD(DDR_DQ[1]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk17[20].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[20]),
        .PAD(DDR_DQ[20]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk17[21].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[21]),
        .PAD(DDR_DQ[21]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk17[22].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[22]),
        .PAD(DDR_DQ[22]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk17[23].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[23]),
        .PAD(DDR_DQ[23]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk17[24].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[24]),
        .PAD(DDR_DQ[24]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk17[25].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[25]),
        .PAD(DDR_DQ[25]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk17[26].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[26]),
        .PAD(DDR_DQ[26]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk17[27].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[27]),
        .PAD(DDR_DQ[27]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk17[28].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[28]),
        .PAD(DDR_DQ[28]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk17[29].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[29]),
        .PAD(DDR_DQ[29]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk17[2].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[2]),
        .PAD(DDR_DQ[2]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk17[30].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[30]),
        .PAD(DDR_DQ[30]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk17[31].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[31]),
        .PAD(DDR_DQ[31]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk17[3].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[3]),
        .PAD(DDR_DQ[3]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk17[4].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[4]),
        .PAD(DDR_DQ[4]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk17[5].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[5]),
        .PAD(DDR_DQ[5]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk17[6].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[6]),
        .PAD(DDR_DQ[6]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk17[7].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[7]),
        .PAD(DDR_DQ[7]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk17[8].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[8]),
        .PAD(DDR_DQ[8]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk17[9].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[9]),
        .PAD(DDR_DQ[9]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk18[0].DDR_DQS_n_BIBUF 
       (.IO(buffered_DDR_DQS_n[0]),
        .PAD(DDR_DQS_n[0]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk18[1].DDR_DQS_n_BIBUF 
       (.IO(buffered_DDR_DQS_n[1]),
        .PAD(DDR_DQS_n[1]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk18[2].DDR_DQS_n_BIBUF 
       (.IO(buffered_DDR_DQS_n[2]),
        .PAD(DDR_DQS_n[2]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk18[3].DDR_DQS_n_BIBUF 
       (.IO(buffered_DDR_DQS_n[3]),
        .PAD(DDR_DQS_n[3]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk19[0].DDR_DQS_BIBUF 
       (.IO(buffered_DDR_DQS[0]),
        .PAD(DDR_DQS[0]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk19[1].DDR_DQS_BIBUF 
       (.IO(buffered_DDR_DQS[1]),
        .PAD(DDR_DQS[1]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk19[2].DDR_DQS_BIBUF 
       (.IO(buffered_DDR_DQS[2]),
        .PAD(DDR_DQS[2]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk19[3].DDR_DQS_BIBUF 
       (.IO(buffered_DDR_DQS[3]),
        .PAD(DDR_DQS[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(\TRACE_CTL_PIPE[0] ));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(\TRACE_DATA_PIPE[0] [1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(\TRACE_DATA_PIPE[7] [1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(\TRACE_DATA_PIPE[7] [0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(\TRACE_DATA_PIPE[6] [1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(\TRACE_DATA_PIPE[6] [0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(\TRACE_DATA_PIPE[5] [1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(\TRACE_DATA_PIPE[5] [0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(\TRACE_DATA_PIPE[4] [1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(\TRACE_DATA_PIPE[4] [0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(\TRACE_DATA_PIPE[3] [1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(\TRACE_DATA_PIPE[3] [0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(\TRACE_DATA_PIPE[0] [0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(\TRACE_DATA_PIPE[2] [1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(\TRACE_DATA_PIPE[2] [0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(\TRACE_DATA_PIPE[1] [1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(\TRACE_DATA_PIPE[1] [0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(\TRACE_CTL_PIPE[7] ));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(\TRACE_CTL_PIPE[6] ));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(\TRACE_CTL_PIPE[5] ));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(\TRACE_CTL_PIPE[4] ));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(\TRACE_CTL_PIPE[3] ));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(\TRACE_CTL_PIPE[2] ));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(\TRACE_CTL_PIPE[1] ));
endmodule

module processor_wrapper
   (Clk,
    Rst_tri_o,
    bufferInput_tri_o,
    cStart_tri_o,
    io_clk_tri_o,
    newline_tri_o,
    rd_tri_o,
    wr_tri_o,
    filterSetFilled_reg,
    \bbstub_gpio2_io_o[0] ,
    RDst19_out,
    RDst_reg,
    bbstub_clk_out1,
    EMPTY_in_OBUF,
    EMPTY_out_OBUF,
    FULL_in_OBUF,
    FULL_out_OBUF,
    bufferOutput_tri_i,
    filterSetFilled,
    \filterSet_reg[8][0] ,
    RDst);
  output Clk;
  output [0:0]Rst_tri_o;
  output [15:0]bufferInput_tri_o;
  output [0:0]cStart_tri_o;
  output [0:0]io_clk_tri_o;
  output [0:0]newline_tri_o;
  output [0:0]rd_tri_o;
  output [0:0]wr_tri_o;
  output filterSetFilled_reg;
  output \bbstub_gpio2_io_o[0] ;
  output RDst19_out;
  output RDst_reg;
  output bbstub_clk_out1;
  input EMPTY_in_OBUF;
  input EMPTY_out_OBUF;
  input FULL_in_OBUF;
  input FULL_out_OBUF;
  input [15:0]bufferOutput_tri_i;
  input filterSetFilled;
  input \filterSet_reg[8][0] ;
  input RDst;

  wire Clk;
  wire EMPTY_in_OBUF;
  wire EMPTY_out_OBUF;
  wire FULL_in_OBUF;
  wire FULL_out_OBUF;
  wire RDst;
  wire RDst19_out;
  wire RDst_reg;
  wire [0:0]Rst_tri_o;
  wire bbstub_clk_out1;
  wire \bbstub_gpio2_io_o[0] ;
  wire [15:0]bufferInput_tri_o;
  wire [15:0]bufferOutput_tri_i;
  wire [0:0]cStart_tri_o;
  wire filterSetFilled;
  wire filterSetFilled_reg;
  wire \filterSet_reg[8][0] ;
  wire [0:0]io_clk_tri_o;
  wire [0:0]newline_tri_o;
  wire processor_i_n_100;
  wire processor_i_n_101;
  wire processor_i_n_102;
  wire processor_i_n_103;
  wire processor_i_n_104;
  wire processor_i_n_105;
  wire processor_i_n_106;
  wire processor_i_n_107;
  wire processor_i_n_108;
  wire processor_i_n_109;
  wire processor_i_n_110;
  wire processor_i_n_111;
  wire processor_i_n_112;
  wire processor_i_n_113;
  wire processor_i_n_114;
  wire processor_i_n_115;
  wire processor_i_n_116;
  wire processor_i_n_117;
  wire processor_i_n_118;
  wire processor_i_n_119;
  wire processor_i_n_120;
  wire processor_i_n_121;
  wire processor_i_n_122;
  wire processor_i_n_123;
  wire processor_i_n_124;
  wire processor_i_n_125;
  wire processor_i_n_126;
  wire processor_i_n_127;
  wire processor_i_n_128;
  wire processor_i_n_129;
  wire processor_i_n_130;
  wire processor_i_n_131;
  wire processor_i_n_132;
  wire processor_i_n_133;
  wire processor_i_n_134;
  wire processor_i_n_135;
  wire processor_i_n_136;
  wire processor_i_n_137;
  wire processor_i_n_138;
  wire processor_i_n_139;
  wire processor_i_n_140;
  wire processor_i_n_141;
  wire processor_i_n_142;
  wire processor_i_n_143;
  wire processor_i_n_144;
  wire processor_i_n_145;
  wire processor_i_n_146;
  wire processor_i_n_147;
  wire processor_i_n_148;
  wire processor_i_n_149;
  wire processor_i_n_150;
  wire processor_i_n_151;
  wire processor_i_n_152;
  wire processor_i_n_23;
  wire processor_i_n_24;
  wire processor_i_n_25;
  wire processor_i_n_26;
  wire processor_i_n_27;
  wire processor_i_n_28;
  wire processor_i_n_29;
  wire processor_i_n_30;
  wire processor_i_n_31;
  wire processor_i_n_32;
  wire processor_i_n_33;
  wire processor_i_n_34;
  wire processor_i_n_35;
  wire processor_i_n_36;
  wire processor_i_n_37;
  wire processor_i_n_38;
  wire processor_i_n_39;
  wire processor_i_n_40;
  wire processor_i_n_41;
  wire processor_i_n_42;
  wire processor_i_n_43;
  wire processor_i_n_44;
  wire processor_i_n_45;
  wire processor_i_n_46;
  wire processor_i_n_47;
  wire processor_i_n_48;
  wire processor_i_n_49;
  wire processor_i_n_50;
  wire processor_i_n_51;
  wire processor_i_n_52;
  wire processor_i_n_53;
  wire processor_i_n_54;
  wire processor_i_n_55;
  wire processor_i_n_56;
  wire processor_i_n_57;
  wire processor_i_n_58;
  wire processor_i_n_59;
  wire processor_i_n_60;
  wire processor_i_n_61;
  wire processor_i_n_62;
  wire processor_i_n_63;
  wire processor_i_n_64;
  wire processor_i_n_65;
  wire processor_i_n_66;
  wire processor_i_n_67;
  wire processor_i_n_68;
  wire processor_i_n_69;
  wire processor_i_n_70;
  wire processor_i_n_71;
  wire processor_i_n_72;
  wire processor_i_n_73;
  wire processor_i_n_74;
  wire processor_i_n_75;
  wire processor_i_n_76;
  wire processor_i_n_77;
  wire processor_i_n_78;
  wire processor_i_n_79;
  wire processor_i_n_80;
  wire processor_i_n_81;
  wire processor_i_n_82;
  wire processor_i_n_83;
  wire processor_i_n_84;
  wire processor_i_n_85;
  wire processor_i_n_86;
  wire processor_i_n_87;
  wire processor_i_n_88;
  wire processor_i_n_89;
  wire processor_i_n_90;
  wire processor_i_n_91;
  wire processor_i_n_92;
  wire processor_i_n_93;
  wire processor_i_n_94;
  wire processor_i_n_95;
  wire processor_i_n_96;
  wire processor_i_n_97;
  wire processor_i_n_98;
  wire processor_i_n_99;
  wire [0:0]rd_tri_o;
  wire [0:0]wr_tri_o;

  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ADDst_i_2
       (.I0(cStart_tri_o),
        .I1(newline_tri_o),
        .O(RDst19_out));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \dataSet[7][15]_i_10 
       (.I0(newline_tri_o),
        .I1(cStart_tri_o),
        .I2(Rst_tri_o),
        .O(\bbstub_gpio2_io_o[0] ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \filterSet[8][15]_i_3 
       (.I0(cStart_tri_o),
        .I1(newline_tri_o),
        .I2(Rst_tri_o),
        .I3(filterSetFilled),
        .I4(EMPTY_in_OBUF),
        .I5(\filterSet_reg[8][0] ),
        .O(filterSetFilled_reg));
  (* HW_HANDOFF = "processor.hwdef" *) 
  processor processor_i
       (.Clk(Clk),
        .DDR_addr({processor_i_n_23,processor_i_n_24,processor_i_n_25,processor_i_n_26,processor_i_n_27,processor_i_n_28,processor_i_n_29,processor_i_n_30,processor_i_n_31,processor_i_n_32,processor_i_n_33,processor_i_n_34,processor_i_n_35,processor_i_n_36,processor_i_n_37}),
        .DDR_ba({processor_i_n_38,processor_i_n_39,processor_i_n_40}),
        .DDR_cas_n(processor_i_n_41),
        .DDR_ck_n(processor_i_n_42),
        .DDR_ck_p(processor_i_n_43),
        .DDR_cke(processor_i_n_44),
        .DDR_cs_n(processor_i_n_45),
        .DDR_dm({processor_i_n_46,processor_i_n_47,processor_i_n_48,processor_i_n_49}),
        .DDR_dq({processor_i_n_50,processor_i_n_51,processor_i_n_52,processor_i_n_53,processor_i_n_54,processor_i_n_55,processor_i_n_56,processor_i_n_57,processor_i_n_58,processor_i_n_59,processor_i_n_60,processor_i_n_61,processor_i_n_62,processor_i_n_63,processor_i_n_64,processor_i_n_65,processor_i_n_66,processor_i_n_67,processor_i_n_68,processor_i_n_69,processor_i_n_70,processor_i_n_71,processor_i_n_72,processor_i_n_73,processor_i_n_74,processor_i_n_75,processor_i_n_76,processor_i_n_77,processor_i_n_78,processor_i_n_79,processor_i_n_80,processor_i_n_81}),
        .DDR_dqs_n({processor_i_n_82,processor_i_n_83,processor_i_n_84,processor_i_n_85}),
        .DDR_dqs_p({processor_i_n_86,processor_i_n_87,processor_i_n_88,processor_i_n_89}),
        .DDR_odt(processor_i_n_90),
        .DDR_ras_n(processor_i_n_91),
        .DDR_reset_n(processor_i_n_92),
        .DDR_we_n(processor_i_n_93),
        .EMPTY_in_tri_i(EMPTY_in_OBUF),
        .EMPTY_out_tri_i(EMPTY_out_OBUF),
        .FIXED_IO_ddr_vrn(processor_i_n_94),
        .FIXED_IO_ddr_vrp(processor_i_n_95),
        .FIXED_IO_mio({processor_i_n_96,processor_i_n_97,processor_i_n_98,processor_i_n_99,processor_i_n_100,processor_i_n_101,processor_i_n_102,processor_i_n_103,processor_i_n_104,processor_i_n_105,processor_i_n_106,processor_i_n_107,processor_i_n_108,processor_i_n_109,processor_i_n_110,processor_i_n_111,processor_i_n_112,processor_i_n_113,processor_i_n_114,processor_i_n_115,processor_i_n_116,processor_i_n_117,processor_i_n_118,processor_i_n_119,processor_i_n_120,processor_i_n_121,processor_i_n_122,processor_i_n_123,processor_i_n_124,processor_i_n_125,processor_i_n_126,processor_i_n_127,processor_i_n_128,processor_i_n_129,processor_i_n_130,processor_i_n_131,processor_i_n_132,processor_i_n_133,processor_i_n_134,processor_i_n_135,processor_i_n_136,processor_i_n_137,processor_i_n_138,processor_i_n_139,processor_i_n_140,processor_i_n_141,processor_i_n_142,processor_i_n_143,processor_i_n_144,processor_i_n_145,processor_i_n_146,processor_i_n_147,processor_i_n_148,processor_i_n_149}),
        .FIXED_IO_ps_clk(processor_i_n_150),
        .FIXED_IO_ps_porb(processor_i_n_151),
        .FIXED_IO_ps_srstb(processor_i_n_152),
        .FULL_in_tri_i(FULL_in_OBUF),
        .FULL_out_tri_i(FULL_out_OBUF),
        .Rst_tri_o(Rst_tri_o),
        .bufferInput_tri_o(bufferInput_tri_o),
        .bufferOutput_tri_i(bufferOutput_tri_i),
        .cStart_tri_o(cStart_tri_o),
        .io_clk_tri_o(io_clk_tri_o),
        .newline_tri_o(newline_tri_o),
        .rd_tri_o(rd_tri_o),
        .wr_tri_o(wr_tri_o));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rgray[7]_i_4 
       (.I0(Clk),
        .I1(RDst),
        .O(RDst_reg));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rgray[7]_i_4__0 
       (.I0(io_clk_tri_o),
        .I1(rd_tri_o),
        .I2(Clk),
        .O(bbstub_clk_out1));
endmodule

(* CHECK_LICENSE_TYPE = "processor_xbar_0,axi_crossbar_v2_1_22_axi_crossbar,{}" *) (* X_CORE_INFO = "axi_crossbar_v2_1_22_axi_crossbar,Vivado 2020.1" *) (* downgradeipidentifiedwarnings = "yes" *) 
module processor_xbar_0
   (aclk,
    aresetn,
    s_axi_awaddr,
    s_axi_awprot,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_araddr,
    s_axi_arprot,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rvalid,
    s_axi_rready,
    m_axi_awaddr,
    m_axi_awprot,
    m_axi_awvalid,
    m_axi_awready,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wvalid,
    m_axi_wready,
    m_axi_bresp,
    m_axi_bvalid,
    m_axi_bready,
    m_axi_araddr,
    m_axi_arprot,
    m_axi_arvalid,
    m_axi_arready,
    m_axi_rdata,
    m_axi_rresp,
    m_axi_rvalid,
    m_axi_rready);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 CLKIF CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME CLKIF, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN processor_processing_system7_0_0_FCLK_CLK0, ASSOCIATED_BUSIF M00_AXI:M01_AXI:M02_AXI:M03_AXI:M04_AXI:M05_AXI:M06_AXI:M07_AXI:M08_AXI:M09_AXI:M10_AXI:M11_AXI:M12_AXI:M13_AXI:M14_AXI:M15_AXI:S00_AXI:S01_AXI:S02_AXI:S03_AXI:S04_AXI:S05_AXI:S06_AXI:S07_AXI:S08_AXI:S09_AXI:S10_AXI:S11_AXI:S12_AXI:S13_AXI:S14_AXI:S15_AXI, ASSOCIATED_RESET ARESETN, INSERT_VIP 0" *) input aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 RSTIF RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME RSTIF, POLARITY ACTIVE_LOW, INSERT_VIP 0, TYPE INTERCONNECT" *) input aresetn;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWADDR" *) input [31:0]s_axi_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWPROT" *) input [2:0]s_axi_awprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWVALID" *) input [0:0]s_axi_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWREADY" *) output [0:0]s_axi_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI WDATA" *) input [31:0]s_axi_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI WSTRB" *) input [3:0]s_axi_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI WVALID" *) input [0:0]s_axi_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI WREADY" *) output [0:0]s_axi_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI BRESP" *) output [1:0]s_axi_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI BVALID" *) output [0:0]s_axi_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI BREADY" *) input [0:0]s_axi_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARADDR" *) input [31:0]s_axi_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARPROT" *) input [2:0]s_axi_arprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARVALID" *) input [0:0]s_axi_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARREADY" *) output [0:0]s_axi_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI RDATA" *) output [31:0]s_axi_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI RRESP" *) output [1:0]s_axi_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI RVALID" *) output [0:0]s_axi_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S00_AXI, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 8, NUM_WRITE_OUTSTANDING 8, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN processor_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 4, NUM_WRITE_THREADS 4, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input [0:0]s_axi_rready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI AWADDR [31:0] [31:0], xilinx.com:interface:aximm:1.0 M01_AXI AWADDR [31:0] [63:32], xilinx.com:interface:aximm:1.0 M02_AXI AWADDR [31:0] [95:64], xilinx.com:interface:aximm:1.0 M03_AXI AWADDR [31:0] [127:96], xilinx.com:interface:aximm:1.0 M04_AXI AWADDR [31:0] [159:128], xilinx.com:interface:aximm:1.0 M05_AXI AWADDR [31:0] [191:160], xilinx.com:interface:aximm:1.0 M06_AXI AWADDR [31:0] [223:192]" *) output [223:0]m_axi_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI AWPROT [2:0] [2:0], xilinx.com:interface:aximm:1.0 M01_AXI AWPROT [2:0] [5:3], xilinx.com:interface:aximm:1.0 M02_AXI AWPROT [2:0] [8:6], xilinx.com:interface:aximm:1.0 M03_AXI AWPROT [2:0] [11:9], xilinx.com:interface:aximm:1.0 M04_AXI AWPROT [2:0] [14:12], xilinx.com:interface:aximm:1.0 M05_AXI AWPROT [2:0] [17:15], xilinx.com:interface:aximm:1.0 M06_AXI AWPROT [2:0] [20:18]" *) output [20:0]m_axi_awprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI AWVALID [0:0] [0:0], xilinx.com:interface:aximm:1.0 M01_AXI AWVALID [0:0] [1:1], xilinx.com:interface:aximm:1.0 M02_AXI AWVALID [0:0] [2:2], xilinx.com:interface:aximm:1.0 M03_AXI AWVALID [0:0] [3:3], xilinx.com:interface:aximm:1.0 M04_AXI AWVALID [0:0] [4:4], xilinx.com:interface:aximm:1.0 M05_AXI AWVALID [0:0] [5:5], xilinx.com:interface:aximm:1.0 M06_AXI AWVALID [0:0] [6:6]" *) output [6:0]m_axi_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI AWREADY [0:0] [0:0], xilinx.com:interface:aximm:1.0 M01_AXI AWREADY [0:0] [1:1], xilinx.com:interface:aximm:1.0 M02_AXI AWREADY [0:0] [2:2], xilinx.com:interface:aximm:1.0 M03_AXI AWREADY [0:0] [3:3], xilinx.com:interface:aximm:1.0 M04_AXI AWREADY [0:0] [4:4], xilinx.com:interface:aximm:1.0 M05_AXI AWREADY [0:0] [5:5], xilinx.com:interface:aximm:1.0 M06_AXI AWREADY [0:0] [6:6]" *) input [6:0]m_axi_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI WDATA [31:0] [31:0], xilinx.com:interface:aximm:1.0 M01_AXI WDATA [31:0] [63:32], xilinx.com:interface:aximm:1.0 M02_AXI WDATA [31:0] [95:64], xilinx.com:interface:aximm:1.0 M03_AXI WDATA [31:0] [127:96], xilinx.com:interface:aximm:1.0 M04_AXI WDATA [31:0] [159:128], xilinx.com:interface:aximm:1.0 M05_AXI WDATA [31:0] [191:160], xilinx.com:interface:aximm:1.0 M06_AXI WDATA [31:0] [223:192]" *) output [223:0]m_axi_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI WSTRB [3:0] [3:0], xilinx.com:interface:aximm:1.0 M01_AXI WSTRB [3:0] [7:4], xilinx.com:interface:aximm:1.0 M02_AXI WSTRB [3:0] [11:8], xilinx.com:interface:aximm:1.0 M03_AXI WSTRB [3:0] [15:12], xilinx.com:interface:aximm:1.0 M04_AXI WSTRB [3:0] [19:16], xilinx.com:interface:aximm:1.0 M05_AXI WSTRB [3:0] [23:20], xilinx.com:interface:aximm:1.0 M06_AXI WSTRB [3:0] [27:24]" *) output [27:0]m_axi_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI WVALID [0:0] [0:0], xilinx.com:interface:aximm:1.0 M01_AXI WVALID [0:0] [1:1], xilinx.com:interface:aximm:1.0 M02_AXI WVALID [0:0] [2:2], xilinx.com:interface:aximm:1.0 M03_AXI WVALID [0:0] [3:3], xilinx.com:interface:aximm:1.0 M04_AXI WVALID [0:0] [4:4], xilinx.com:interface:aximm:1.0 M05_AXI WVALID [0:0] [5:5], xilinx.com:interface:aximm:1.0 M06_AXI WVALID [0:0] [6:6]" *) output [6:0]m_axi_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI WREADY [0:0] [0:0], xilinx.com:interface:aximm:1.0 M01_AXI WREADY [0:0] [1:1], xilinx.com:interface:aximm:1.0 M02_AXI WREADY [0:0] [2:2], xilinx.com:interface:aximm:1.0 M03_AXI WREADY [0:0] [3:3], xilinx.com:interface:aximm:1.0 M04_AXI WREADY [0:0] [4:4], xilinx.com:interface:aximm:1.0 M05_AXI WREADY [0:0] [5:5], xilinx.com:interface:aximm:1.0 M06_AXI WREADY [0:0] [6:6]" *) input [6:0]m_axi_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI BRESP [1:0] [1:0], xilinx.com:interface:aximm:1.0 M01_AXI BRESP [1:0] [3:2], xilinx.com:interface:aximm:1.0 M02_AXI BRESP [1:0] [5:4], xilinx.com:interface:aximm:1.0 M03_AXI BRESP [1:0] [7:6], xilinx.com:interface:aximm:1.0 M04_AXI BRESP [1:0] [9:8], xilinx.com:interface:aximm:1.0 M05_AXI BRESP [1:0] [11:10], xilinx.com:interface:aximm:1.0 M06_AXI BRESP [1:0] [13:12]" *) input [13:0]m_axi_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI BVALID [0:0] [0:0], xilinx.com:interface:aximm:1.0 M01_AXI BVALID [0:0] [1:1], xilinx.com:interface:aximm:1.0 M02_AXI BVALID [0:0] [2:2], xilinx.com:interface:aximm:1.0 M03_AXI BVALID [0:0] [3:3], xilinx.com:interface:aximm:1.0 M04_AXI BVALID [0:0] [4:4], xilinx.com:interface:aximm:1.0 M05_AXI BVALID [0:0] [5:5], xilinx.com:interface:aximm:1.0 M06_AXI BVALID [0:0] [6:6]" *) input [6:0]m_axi_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI BREADY [0:0] [0:0], xilinx.com:interface:aximm:1.0 M01_AXI BREADY [0:0] [1:1], xilinx.com:interface:aximm:1.0 M02_AXI BREADY [0:0] [2:2], xilinx.com:interface:aximm:1.0 M03_AXI BREADY [0:0] [3:3], xilinx.com:interface:aximm:1.0 M04_AXI BREADY [0:0] [4:4], xilinx.com:interface:aximm:1.0 M05_AXI BREADY [0:0] [5:5], xilinx.com:interface:aximm:1.0 M06_AXI BREADY [0:0] [6:6]" *) output [6:0]m_axi_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI ARADDR [31:0] [31:0], xilinx.com:interface:aximm:1.0 M01_AXI ARADDR [31:0] [63:32], xilinx.com:interface:aximm:1.0 M02_AXI ARADDR [31:0] [95:64], xilinx.com:interface:aximm:1.0 M03_AXI ARADDR [31:0] [127:96], xilinx.com:interface:aximm:1.0 M04_AXI ARADDR [31:0] [159:128], xilinx.com:interface:aximm:1.0 M05_AXI ARADDR [31:0] [191:160], xilinx.com:interface:aximm:1.0 M06_AXI ARADDR [31:0] [223:192]" *) output [223:0]m_axi_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI ARPROT [2:0] [2:0], xilinx.com:interface:aximm:1.0 M01_AXI ARPROT [2:0] [5:3], xilinx.com:interface:aximm:1.0 M02_AXI ARPROT [2:0] [8:6], xilinx.com:interface:aximm:1.0 M03_AXI ARPROT [2:0] [11:9], xilinx.com:interface:aximm:1.0 M04_AXI ARPROT [2:0] [14:12], xilinx.com:interface:aximm:1.0 M05_AXI ARPROT [2:0] [17:15], xilinx.com:interface:aximm:1.0 M06_AXI ARPROT [2:0] [20:18]" *) output [20:0]m_axi_arprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI ARVALID [0:0] [0:0], xilinx.com:interface:aximm:1.0 M01_AXI ARVALID [0:0] [1:1], xilinx.com:interface:aximm:1.0 M02_AXI ARVALID [0:0] [2:2], xilinx.com:interface:aximm:1.0 M03_AXI ARVALID [0:0] [3:3], xilinx.com:interface:aximm:1.0 M04_AXI ARVALID [0:0] [4:4], xilinx.com:interface:aximm:1.0 M05_AXI ARVALID [0:0] [5:5], xilinx.com:interface:aximm:1.0 M06_AXI ARVALID [0:0] [6:6]" *) output [6:0]m_axi_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI ARREADY [0:0] [0:0], xilinx.com:interface:aximm:1.0 M01_AXI ARREADY [0:0] [1:1], xilinx.com:interface:aximm:1.0 M02_AXI ARREADY [0:0] [2:2], xilinx.com:interface:aximm:1.0 M03_AXI ARREADY [0:0] [3:3], xilinx.com:interface:aximm:1.0 M04_AXI ARREADY [0:0] [4:4], xilinx.com:interface:aximm:1.0 M05_AXI ARREADY [0:0] [5:5], xilinx.com:interface:aximm:1.0 M06_AXI ARREADY [0:0] [6:6]" *) input [6:0]m_axi_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI RDATA [31:0] [31:0], xilinx.com:interface:aximm:1.0 M01_AXI RDATA [31:0] [63:32], xilinx.com:interface:aximm:1.0 M02_AXI RDATA [31:0] [95:64], xilinx.com:interface:aximm:1.0 M03_AXI RDATA [31:0] [127:96], xilinx.com:interface:aximm:1.0 M04_AXI RDATA [31:0] [159:128], xilinx.com:interface:aximm:1.0 M05_AXI RDATA [31:0] [191:160], xilinx.com:interface:aximm:1.0 M06_AXI RDATA [31:0] [223:192]" *) input [223:0]m_axi_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI RRESP [1:0] [1:0], xilinx.com:interface:aximm:1.0 M01_AXI RRESP [1:0] [3:2], xilinx.com:interface:aximm:1.0 M02_AXI RRESP [1:0] [5:4], xilinx.com:interface:aximm:1.0 M03_AXI RRESP [1:0] [7:6], xilinx.com:interface:aximm:1.0 M04_AXI RRESP [1:0] [9:8], xilinx.com:interface:aximm:1.0 M05_AXI RRESP [1:0] [11:10], xilinx.com:interface:aximm:1.0 M06_AXI RRESP [1:0] [13:12]" *) input [13:0]m_axi_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI RVALID [0:0] [0:0], xilinx.com:interface:aximm:1.0 M01_AXI RVALID [0:0] [1:1], xilinx.com:interface:aximm:1.0 M02_AXI RVALID [0:0] [2:2], xilinx.com:interface:aximm:1.0 M03_AXI RVALID [0:0] [3:3], xilinx.com:interface:aximm:1.0 M04_AXI RVALID [0:0] [4:4], xilinx.com:interface:aximm:1.0 M05_AXI RVALID [0:0] [5:5], xilinx.com:interface:aximm:1.0 M06_AXI RVALID [0:0] [6:6]" *) input [6:0]m_axi_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI RREADY [0:0] [0:0], xilinx.com:interface:aximm:1.0 M01_AXI RREADY [0:0] [1:1], xilinx.com:interface:aximm:1.0 M02_AXI RREADY [0:0] [2:2], xilinx.com:interface:aximm:1.0 M03_AXI RREADY [0:0] [3:3], xilinx.com:interface:aximm:1.0 M04_AXI RREADY [0:0] [4:4], xilinx.com:interface:aximm:1.0 M05_AXI RREADY [0:0] [5:5], xilinx.com:interface:aximm:1.0 M06_AXI RREADY [0:0] [6:6]" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME M00_AXI, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN processor_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0, XIL_INTERFACENAME M01_AXI, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN processor_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0, XIL_INTERFACENAME M02_AXI, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN processor_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0, XIL_INTERFACENAME M03_AXI, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN processor_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0, XIL_INTERFACENAME M04_AXI, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN processor_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0, XIL_INTERFACENAME M05_AXI, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN processor_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0, XIL_INTERFACENAME M06_AXI, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN processor_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output [6:0]m_axi_rready;

  wire aclk;
  wire aresetn;
  wire [223:0]m_axi_araddr;
  wire [20:0]m_axi_arprot;
  wire [6:0]m_axi_arready;
  wire [6:0]m_axi_arvalid;
  wire [223:0]m_axi_awaddr;
  wire [20:0]m_axi_awprot;
  wire [6:0]m_axi_awready;
  wire [6:0]m_axi_awvalid;
  wire [6:0]m_axi_bready;
  wire [13:0]m_axi_bresp;
  wire [6:0]m_axi_bvalid;
  wire [223:0]m_axi_rdata;
  wire [6:0]m_axi_rready;
  wire [13:0]m_axi_rresp;
  wire [6:0]m_axi_rvalid;
  wire [223:0]m_axi_wdata;
  wire [6:0]m_axi_wready;
  wire [27:0]m_axi_wstrb;
  wire [6:0]m_axi_wvalid;
  wire [31:0]s_axi_araddr;
  wire [2:0]s_axi_arprot;
  wire [0:0]s_axi_arready;
  wire [0:0]s_axi_arvalid;
  wire [31:0]s_axi_awaddr;
  wire [2:0]s_axi_awprot;
  wire [0:0]s_axi_awready;
  wire [0:0]s_axi_awvalid;
  wire [0:0]s_axi_bready;
  wire [1:0]s_axi_bresp;
  wire [0:0]s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire [0:0]s_axi_rready;
  wire [1:0]s_axi_rresp;
  wire [0:0]s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire [0:0]s_axi_wready;
  wire [3:0]s_axi_wstrb;
  wire [0:0]s_axi_wvalid;
  wire [13:0]NLW_inst_m_axi_arburst_UNCONNECTED;
  wire [27:0]NLW_inst_m_axi_arcache_UNCONNECTED;
  wire [6:0]NLW_inst_m_axi_arid_UNCONNECTED;
  wire [55:0]NLW_inst_m_axi_arlen_UNCONNECTED;
  wire [6:0]NLW_inst_m_axi_arlock_UNCONNECTED;
  wire [27:0]NLW_inst_m_axi_arqos_UNCONNECTED;
  wire [27:0]NLW_inst_m_axi_arregion_UNCONNECTED;
  wire [20:0]NLW_inst_m_axi_arsize_UNCONNECTED;
  wire [6:0]NLW_inst_m_axi_aruser_UNCONNECTED;
  wire [13:0]NLW_inst_m_axi_awburst_UNCONNECTED;
  wire [27:0]NLW_inst_m_axi_awcache_UNCONNECTED;
  wire [6:0]NLW_inst_m_axi_awid_UNCONNECTED;
  wire [55:0]NLW_inst_m_axi_awlen_UNCONNECTED;
  wire [6:0]NLW_inst_m_axi_awlock_UNCONNECTED;
  wire [27:0]NLW_inst_m_axi_awqos_UNCONNECTED;
  wire [27:0]NLW_inst_m_axi_awregion_UNCONNECTED;
  wire [20:0]NLW_inst_m_axi_awsize_UNCONNECTED;
  wire [6:0]NLW_inst_m_axi_awuser_UNCONNECTED;
  wire [6:0]NLW_inst_m_axi_wid_UNCONNECTED;
  wire [6:0]NLW_inst_m_axi_wlast_UNCONNECTED;
  wire [6:0]NLW_inst_m_axi_wuser_UNCONNECTED;
  wire [0:0]NLW_inst_s_axi_bid_UNCONNECTED;
  wire [0:0]NLW_inst_s_axi_buser_UNCONNECTED;
  wire [0:0]NLW_inst_s_axi_rid_UNCONNECTED;
  wire [0:0]NLW_inst_s_axi_rlast_UNCONNECTED;
  wire [0:0]NLW_inst_s_axi_ruser_UNCONNECTED;

  (* C_AXI_ADDR_WIDTH = "32" *) 
  (* C_AXI_ARUSER_WIDTH = "1" *) 
  (* C_AXI_AWUSER_WIDTH = "1" *) 
  (* C_AXI_BUSER_WIDTH = "1" *) 
  (* C_AXI_DATA_WIDTH = "32" *) 
  (* C_AXI_ID_WIDTH = "1" *) 
  (* C_AXI_PROTOCOL = "2" *) 
  (* C_AXI_RUSER_WIDTH = "1" *) 
  (* C_AXI_SUPPORTS_USER_SIGNALS = "0" *) 
  (* C_AXI_WUSER_WIDTH = "1" *) 
  (* C_CONNECTIVITY_MODE = "0" *) 
  (* C_DEBUG = "1" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_M_AXI_ADDR_WIDTH = "224'b00000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000" *) 
  (* C_M_AXI_BASE_ADDR = "448'b0000000000000000000000000000000001000001001001100000000000000000000000000000000000000000000000000100000100100101000000000000000000000000000000000000000000000000010000010010010000000000000000000000000000000000000000000000000001000001001000110000000000000000000000000000000000000000000000000100000100100010000000000000000000000000000000000000000000000000010000010010000100000000000000000000000000000000000000000000000001000001001000000000000000000000" *) 
  (* C_M_AXI_READ_CONNECTIVITY = "224'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001" *) 
  (* C_M_AXI_READ_ISSUING = "224'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001" *) 
  (* C_M_AXI_SECURE = "224'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* C_M_AXI_WRITE_CONNECTIVITY = "224'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001" *) 
  (* C_M_AXI_WRITE_ISSUING = "224'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001" *) 
  (* C_NUM_ADDR_RANGES = "1" *) 
  (* C_NUM_MASTER_SLOTS = "7" *) 
  (* C_NUM_SLAVE_SLOTS = "1" *) 
  (* C_R_REGISTER = "1" *) 
  (* C_S_AXI_ARB_PRIORITY = "0" *) 
  (* C_S_AXI_BASE_ID = "0" *) 
  (* C_S_AXI_READ_ACCEPTANCE = "1" *) 
  (* C_S_AXI_SINGLE_THREAD = "1" *) 
  (* C_S_AXI_THREAD_ID_WIDTH = "0" *) 
  (* C_S_AXI_WRITE_ACCEPTANCE = "1" *) 
  (* P_ADDR_DECODE = "1" *) 
  (* P_AXI3 = "1" *) 
  (* P_AXI4 = "0" *) 
  (* P_AXILITE = "2" *) 
  (* P_AXILITE_SIZE = "3'b010" *) 
  (* P_FAMILY = "zynq" *) 
  (* P_INCR = "2'b01" *) 
  (* P_LEN = "8" *) 
  (* P_LOCK = "1" *) 
  (* P_M_AXI_ERR_MODE = "224'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* P_M_AXI_SUPPORTS_READ = "7'b1111111" *) 
  (* P_M_AXI_SUPPORTS_WRITE = "7'b1111111" *) 
  (* P_ONES = "65'b11111111111111111111111111111111111111111111111111111111111111111" *) 
  (* P_RANGE_CHECK = "1" *) 
  (* P_S_AXI_BASE_ID = "64'b0000000000000000000000000000000000000000000000000000000000000000" *) 
  (* P_S_AXI_HIGH_ID = "64'b0000000000000000000000000000000000000000000000000000000000000000" *) 
  (* P_S_AXI_SUPPORTS_READ = "1'b1" *) 
  (* P_S_AXI_SUPPORTS_WRITE = "1'b1" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  processor_xbar_0_axi_crossbar_v2_1_22_axi_crossbar inst
       (.aclk(aclk),
        .aresetn(aresetn),
        .m_axi_araddr(m_axi_araddr),
        .m_axi_arburst(NLW_inst_m_axi_arburst_UNCONNECTED[13:0]),
        .m_axi_arcache(NLW_inst_m_axi_arcache_UNCONNECTED[27:0]),
        .m_axi_arid(NLW_inst_m_axi_arid_UNCONNECTED[6:0]),
        .m_axi_arlen(NLW_inst_m_axi_arlen_UNCONNECTED[55:0]),
        .m_axi_arlock(NLW_inst_m_axi_arlock_UNCONNECTED[6:0]),
        .m_axi_arprot(m_axi_arprot),
        .m_axi_arqos(NLW_inst_m_axi_arqos_UNCONNECTED[27:0]),
        .m_axi_arready(m_axi_arready),
        .m_axi_arregion(NLW_inst_m_axi_arregion_UNCONNECTED[27:0]),
        .m_axi_arsize(NLW_inst_m_axi_arsize_UNCONNECTED[20:0]),
        .m_axi_aruser(NLW_inst_m_axi_aruser_UNCONNECTED[6:0]),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_awaddr(m_axi_awaddr),
        .m_axi_awburst(NLW_inst_m_axi_awburst_UNCONNECTED[13:0]),
        .m_axi_awcache(NLW_inst_m_axi_awcache_UNCONNECTED[27:0]),
        .m_axi_awid(NLW_inst_m_axi_awid_UNCONNECTED[6:0]),
        .m_axi_awlen(NLW_inst_m_axi_awlen_UNCONNECTED[55:0]),
        .m_axi_awlock(NLW_inst_m_axi_awlock_UNCONNECTED[6:0]),
        .m_axi_awprot(m_axi_awprot),
        .m_axi_awqos(NLW_inst_m_axi_awqos_UNCONNECTED[27:0]),
        .m_axi_awready(m_axi_awready),
        .m_axi_awregion(NLW_inst_m_axi_awregion_UNCONNECTED[27:0]),
        .m_axi_awsize(NLW_inst_m_axi_awsize_UNCONNECTED[20:0]),
        .m_axi_awuser(NLW_inst_m_axi_awuser_UNCONNECTED[6:0]),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_bid({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_buser({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_rdata(m_axi_rdata),
        .m_axi_rid({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_rlast({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .m_axi_rready(m_axi_rready),
        .m_axi_rresp(m_axi_rresp),
        .m_axi_ruser({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_rvalid(m_axi_rvalid),
        .m_axi_wdata(m_axi_wdata),
        .m_axi_wid(NLW_inst_m_axi_wid_UNCONNECTED[6:0]),
        .m_axi_wlast(NLW_inst_m_axi_wlast_UNCONNECTED[6:0]),
        .m_axi_wready(m_axi_wready),
        .m_axi_wstrb(m_axi_wstrb),
        .m_axi_wuser(NLW_inst_m_axi_wuser_UNCONNECTED[6:0]),
        .m_axi_wvalid(m_axi_wvalid),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arid(1'b0),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlock(1'b0),
        .s_axi_arprot(s_axi_arprot),
        .s_axi_arqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(s_axi_arready),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_aruser(1'b0),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awid(1'b0),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlock(1'b0),
        .s_axi_awprot(s_axi_awprot),
        .s_axi_awqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(s_axi_awready),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awuser(1'b0),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bid(NLW_inst_s_axi_bid_UNCONNECTED[0]),
        .s_axi_bready(s_axi_bready),
        .s_axi_bresp(s_axi_bresp),
        .s_axi_buser(NLW_inst_s_axi_buser_UNCONNECTED[0]),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rid(NLW_inst_s_axi_rid_UNCONNECTED[0]),
        .s_axi_rlast(NLW_inst_s_axi_rlast_UNCONNECTED[0]),
        .s_axi_rready(s_axi_rready),
        .s_axi_rresp(s_axi_rresp),
        .s_axi_ruser(NLW_inst_s_axi_ruser_UNCONNECTED[0]),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wid(1'b0),
        .s_axi_wlast(1'b1),
        .s_axi_wready(s_axi_wready),
        .s_axi_wstrb(s_axi_wstrb),
        .s_axi_wuser(1'b0),
        .s_axi_wvalid(s_axi_wvalid));
endmodule

(* ORIG_REF_NAME = "axi_crossbar_v2_1_22_addr_arbiter_sasd" *) 
module processor_xbar_0_axi_crossbar_v2_1_22_addr_arbiter_sasd
   (m_valid_i,
    SR,
    aa_grant_rnw,
    D,
    Q,
    \gen_no_arbiter.m_amesg_i_reg[32]_0 ,
    aa_awready,
    s_axi_bvalid,
    \s_axi_bready[0] ,
    m_ready_d0,
    m_axi_bready,
    m_axi_awvalid,
    mi_awvalid_en,
    s_axi_wready,
    w_transfer_en,
    m_axi_wvalid,
    p_4_in,
    s_ready_i_reg,
    E,
    s_ready_i_reg_0,
    r_transfer_en,
    m_axi_arvalid,
    m_ready_d0_0,
    mi_arvalid_en,
    s_axi_awready,
    s_axi_arready,
    s_axi_rvalid,
    \m_atarget_hot_reg[7] ,
    aclk,
    aresetn_d,
    aa_arready,
    m_ready_d,
    f_mux_return__3,
    s_axi_bready,
    \m_ready_d_reg[0] ,
    \m_ready_d_reg[0]_0 ,
    \m_ready_d_reg[0]_1 ,
    \m_ready_d_reg[0]_2 ,
    \gen_axilite.s_axi_bvalid_i_reg ,
    \m_ready_d_reg[2] ,
    \m_ready_d_reg[2]_0 ,
    \m_ready_d_reg[2]_1 ,
    \m_ready_d_reg[2]_2 ,
    f_mux_return__1,
    s_axi_wvalid,
    \m_ready_d[2]_i_3_0 ,
    \m_ready_d[2]_i_3_1 ,
    \m_ready_d[2]_i_3_2 ,
    \m_ready_d[2]_i_3_3 ,
    aa_rready,
    m_valid_i_reg,
    m_valid_i_reg_0,
    m_valid_i_reg_1,
    m_ready_d_1,
    s_axi_rready,
    sr_rvalid,
    \m_ready_d_reg[1] ,
    m_axi_arready,
    \m_ready_d[1]_i_3_0 ,
    s_axi_arprot,
    s_axi_arvalid,
    s_axi_awprot,
    s_axi_araddr,
    s_axi_awaddr,
    s_axi_awvalid,
    mi_wready,
    mi_bvalid);
  output m_valid_i;
  output [0:0]SR;
  output aa_grant_rnw;
  output [7:0]D;
  output [34:0]Q;
  output \gen_no_arbiter.m_amesg_i_reg[32]_0 ;
  output aa_awready;
  output [0:0]s_axi_bvalid;
  output [0:0]\s_axi_bready[0] ;
  output [0:0]m_ready_d0;
  output [6:0]m_axi_bready;
  output [6:0]m_axi_awvalid;
  output mi_awvalid_en;
  output [0:0]s_axi_wready;
  output w_transfer_en;
  output [6:0]m_axi_wvalid;
  output p_4_in;
  output s_ready_i_reg;
  output [0:0]E;
  output s_ready_i_reg_0;
  output r_transfer_en;
  output [6:0]m_axi_arvalid;
  output [0:0]m_ready_d0_0;
  output mi_arvalid_en;
  output [0:0]s_axi_awready;
  output [0:0]s_axi_arready;
  output [0:0]s_axi_rvalid;
  output \m_atarget_hot_reg[7] ;
  input aclk;
  input aresetn_d;
  input aa_arready;
  input [2:0]m_ready_d;
  input f_mux_return__3;
  input [0:0]s_axi_bready;
  input \m_ready_d_reg[0] ;
  input \m_ready_d_reg[0]_0 ;
  input \m_ready_d_reg[0]_1 ;
  input \m_ready_d_reg[0]_2 ;
  input [7:0]\gen_axilite.s_axi_bvalid_i_reg ;
  input \m_ready_d_reg[2] ;
  input \m_ready_d_reg[2]_0 ;
  input \m_ready_d_reg[2]_1 ;
  input \m_ready_d_reg[2]_2 ;
  input f_mux_return__1;
  input [0:0]s_axi_wvalid;
  input \m_ready_d[2]_i_3_0 ;
  input \m_ready_d[2]_i_3_1 ;
  input \m_ready_d[2]_i_3_2 ;
  input \m_ready_d[2]_i_3_3 ;
  input aa_rready;
  input [1:0]m_valid_i_reg;
  input m_valid_i_reg_0;
  input m_valid_i_reg_1;
  input [1:0]m_ready_d_1;
  input [0:0]s_axi_rready;
  input sr_rvalid;
  input \m_ready_d_reg[1] ;
  input [5:0]m_axi_arready;
  input [2:0]\m_ready_d[1]_i_3_0 ;
  input [2:0]s_axi_arprot;
  input [0:0]s_axi_arvalid;
  input [2:0]s_axi_awprot;
  input [31:0]s_axi_araddr;
  input [31:0]s_axi_awaddr;
  input [0:0]s_axi_awvalid;
  input [0:0]mi_wready;
  input [0:0]mi_bvalid;

  wire [7:0]D;
  wire [0:0]E;
  wire [34:0]Q;
  wire [0:0]SR;
  wire aa_arready;
  wire aa_awready;
  wire aa_grant_rnw;
  wire aa_rready;
  wire aa_rvalid;
  wire aclk;
  wire aresetn_d;
  wire b_transfer_en;
  wire f_mux_return__1;
  wire f_mux_return__3;
  wire [7:0]\gen_axilite.s_axi_bvalid_i_reg ;
  wire \gen_no_arbiter.grant_rnw_i_1_n_0 ;
  wire \gen_no_arbiter.m_amesg_i_reg[32]_0 ;
  wire \gen_no_arbiter.m_grant_hot_i[0]_inv_i_1_n_0 ;
  wire \gen_no_arbiter.m_grant_hot_i[0]_inv_i_2_n_0 ;
  wire \gen_no_arbiter.m_valid_i_i_1_n_0 ;
  wire \gen_no_arbiter.s_ready_i[0]_i_1_n_0 ;
  wire \m_atarget_hot[3]_i_2_n_0 ;
  wire \m_atarget_hot[7]_i_3_n_0 ;
  wire \m_atarget_hot[7]_i_4_n_0 ;
  wire \m_atarget_hot_reg[7] ;
  wire [5:0]m_axi_arready;
  wire [6:0]m_axi_arvalid;
  wire [6:0]m_axi_awvalid;
  wire [6:0]m_axi_bready;
  wire [6:0]m_axi_wvalid;
  wire [2:0]m_ready_d;
  wire [0:0]m_ready_d0;
  wire [0:0]m_ready_d0_0;
  wire [2:0]\m_ready_d[1]_i_3_0 ;
  wire \m_ready_d[1]_i_4_n_0 ;
  wire \m_ready_d[1]_i_6_n_0 ;
  wire \m_ready_d[1]_i_7_n_0 ;
  wire \m_ready_d[2]_i_3_0 ;
  wire \m_ready_d[2]_i_3_1 ;
  wire \m_ready_d[2]_i_3_2 ;
  wire \m_ready_d[2]_i_3_3 ;
  wire [1:0]m_ready_d_1;
  wire \m_ready_d_reg[0] ;
  wire \m_ready_d_reg[0]_0 ;
  wire \m_ready_d_reg[0]_1 ;
  wire \m_ready_d_reg[0]_2 ;
  wire \m_ready_d_reg[1] ;
  wire \m_ready_d_reg[2] ;
  wire \m_ready_d_reg[2]_0 ;
  wire \m_ready_d_reg[2]_1 ;
  wire \m_ready_d_reg[2]_2 ;
  wire m_valid_i;
  wire [1:0]m_valid_i_reg;
  wire m_valid_i_reg_0;
  wire m_valid_i_reg_1;
  wire mi_arvalid_en;
  wire mi_awvalid_en;
  wire [0:0]mi_bvalid;
  wire [0:0]mi_wready;
  wire p_0_in1_in;
  wire [1:1]p_0_out__3;
  wire p_3_in;
  wire p_4_in;
  wire r_transfer_en;
  wire [48:1]s_amesg;
  wire \s_arvalid_reg[0]_i_1_n_0 ;
  wire \s_arvalid_reg_reg_n_0_[0] ;
  wire s_awvalid_reg;
  wire \s_awvalid_reg[0]_i_1_n_0 ;
  wire [31:0]s_axi_araddr;
  wire [2:0]s_axi_arprot;
  wire [0:0]s_axi_arready;
  wire [0:0]s_axi_arvalid;
  wire [31:0]s_axi_awaddr;
  wire [2:0]s_axi_awprot;
  wire [0:0]s_axi_awready;
  wire [0:0]s_axi_awvalid;
  wire [0:0]s_axi_bready;
  wire [0:0]\s_axi_bready[0] ;
  wire [0:0]s_axi_bvalid;
  wire [0:0]s_axi_rready;
  wire [0:0]s_axi_rvalid;
  wire [0:0]s_axi_wready;
  wire [0:0]s_axi_wvalid;
  wire s_ready_i;
  wire s_ready_i_reg;
  wire s_ready_i_reg_0;
  wire sr_rvalid;
  wire w_transfer_en;

  LUT6 #(
    .INIT(64'h77777777C0000000)) 
    \gen_axilite.s_axi_bvalid_i_i_1 
       (.I0(p_3_in),
        .I1(\gen_axilite.s_axi_bvalid_i_reg [7]),
        .I2(mi_awvalid_en),
        .I3(p_4_in),
        .I4(mi_wready),
        .I5(mi_bvalid),
        .O(\m_atarget_hot_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \gen_axilite.s_axi_bvalid_i_i_2 
       (.I0(s_axi_bready),
        .I1(m_ready_d[0]),
        .I2(m_valid_i),
        .I3(aa_grant_rnw),
        .O(p_3_in));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \gen_axilite.s_axi_bvalid_i_i_3 
       (.I0(aa_grant_rnw),
        .I1(m_valid_i),
        .I2(m_ready_d[2]),
        .O(mi_awvalid_en));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \gen_axilite.s_axi_bvalid_i_i_4 
       (.I0(m_ready_d[1]),
        .I1(m_valid_i),
        .I2(aa_grant_rnw),
        .I3(s_axi_wvalid),
        .O(p_4_in));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \gen_axilite.s_axi_rvalid_i_i_2 
       (.I0(aa_grant_rnw),
        .I1(m_valid_i),
        .I2(m_ready_d_1[1]),
        .O(mi_arvalid_en));
  LUT6 #(
    .INIT(64'hDFCFDFFF10001000)) 
    \gen_no_arbiter.grant_rnw_i_1 
       (.I0(s_awvalid_reg),
        .I1(m_valid_i),
        .I2(p_0_in1_in),
        .I3(s_axi_arvalid),
        .I4(s_axi_awvalid),
        .I5(aa_grant_rnw),
        .O(\gen_no_arbiter.grant_rnw_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.grant_rnw_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gen_no_arbiter.grant_rnw_i_1_n_0 ),
        .Q(aa_grant_rnw),
        .R(SR));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gen_no_arbiter.m_amesg_i[10]_i_1 
       (.I0(s_axi_araddr[9]),
        .I1(s_axi_arvalid),
        .I2(s_awvalid_reg),
        .I3(s_axi_awaddr[9]),
        .O(s_amesg[10]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gen_no_arbiter.m_amesg_i[11]_i_1 
       (.I0(s_axi_araddr[10]),
        .I1(s_axi_arvalid),
        .I2(s_awvalid_reg),
        .I3(s_axi_awaddr[10]),
        .O(s_amesg[11]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gen_no_arbiter.m_amesg_i[12]_i_1 
       (.I0(s_axi_araddr[11]),
        .I1(s_axi_arvalid),
        .I2(s_awvalid_reg),
        .I3(s_axi_awaddr[11]),
        .O(s_amesg[12]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gen_no_arbiter.m_amesg_i[13]_i_1 
       (.I0(s_axi_araddr[12]),
        .I1(s_axi_arvalid),
        .I2(s_awvalid_reg),
        .I3(s_axi_awaddr[12]),
        .O(s_amesg[13]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gen_no_arbiter.m_amesg_i[14]_i_1 
       (.I0(s_axi_araddr[13]),
        .I1(s_axi_arvalid),
        .I2(s_awvalid_reg),
        .I3(s_axi_awaddr[13]),
        .O(s_amesg[14]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gen_no_arbiter.m_amesg_i[15]_i_1 
       (.I0(s_axi_araddr[14]),
        .I1(s_axi_arvalid),
        .I2(s_awvalid_reg),
        .I3(s_axi_awaddr[14]),
        .O(s_amesg[15]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gen_no_arbiter.m_amesg_i[16]_i_1 
       (.I0(s_axi_araddr[15]),
        .I1(s_axi_arvalid),
        .I2(s_awvalid_reg),
        .I3(s_axi_awaddr[15]),
        .O(s_amesg[16]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gen_no_arbiter.m_amesg_i[17]_i_1 
       (.I0(s_axi_araddr[16]),
        .I1(s_axi_arvalid),
        .I2(s_awvalid_reg),
        .I3(s_axi_awaddr[16]),
        .O(s_amesg[17]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gen_no_arbiter.m_amesg_i[18]_i_1 
       (.I0(s_axi_araddr[17]),
        .I1(s_axi_arvalid),
        .I2(s_awvalid_reg),
        .I3(s_axi_awaddr[17]),
        .O(s_amesg[18]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gen_no_arbiter.m_amesg_i[19]_i_1 
       (.I0(s_axi_araddr[18]),
        .I1(s_axi_arvalid),
        .I2(s_awvalid_reg),
        .I3(s_axi_awaddr[18]),
        .O(s_amesg[19]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gen_no_arbiter.m_amesg_i[1]_i_1 
       (.I0(s_axi_araddr[0]),
        .I1(s_axi_arvalid),
        .I2(s_awvalid_reg),
        .I3(s_axi_awaddr[0]),
        .O(s_amesg[1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gen_no_arbiter.m_amesg_i[20]_i_1 
       (.I0(s_axi_araddr[19]),
        .I1(s_axi_arvalid),
        .I2(s_awvalid_reg),
        .I3(s_axi_awaddr[19]),
        .O(s_amesg[20]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gen_no_arbiter.m_amesg_i[21]_i_1 
       (.I0(s_axi_araddr[20]),
        .I1(s_axi_arvalid),
        .I2(s_awvalid_reg),
        .I3(s_axi_awaddr[20]),
        .O(s_amesg[21]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gen_no_arbiter.m_amesg_i[22]_i_1 
       (.I0(s_axi_araddr[21]),
        .I1(s_axi_arvalid),
        .I2(s_awvalid_reg),
        .I3(s_axi_awaddr[21]),
        .O(s_amesg[22]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gen_no_arbiter.m_amesg_i[23]_i_1 
       (.I0(s_axi_araddr[22]),
        .I1(s_axi_arvalid),
        .I2(s_awvalid_reg),
        .I3(s_axi_awaddr[22]),
        .O(s_amesg[23]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gen_no_arbiter.m_amesg_i[24]_i_1 
       (.I0(s_axi_araddr[23]),
        .I1(s_axi_arvalid),
        .I2(s_awvalid_reg),
        .I3(s_axi_awaddr[23]),
        .O(s_amesg[24]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gen_no_arbiter.m_amesg_i[25]_i_1 
       (.I0(s_axi_araddr[24]),
        .I1(s_axi_arvalid),
        .I2(s_awvalid_reg),
        .I3(s_axi_awaddr[24]),
        .O(s_amesg[25]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gen_no_arbiter.m_amesg_i[26]_i_1 
       (.I0(s_axi_araddr[25]),
        .I1(s_axi_arvalid),
        .I2(s_awvalid_reg),
        .I3(s_axi_awaddr[25]),
        .O(s_amesg[26]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gen_no_arbiter.m_amesg_i[27]_i_1 
       (.I0(s_axi_araddr[26]),
        .I1(s_axi_arvalid),
        .I2(s_awvalid_reg),
        .I3(s_axi_awaddr[26]),
        .O(s_amesg[27]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gen_no_arbiter.m_amesg_i[28]_i_1 
       (.I0(s_axi_araddr[27]),
        .I1(s_axi_arvalid),
        .I2(s_awvalid_reg),
        .I3(s_axi_awaddr[27]),
        .O(s_amesg[28]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gen_no_arbiter.m_amesg_i[29]_i_1 
       (.I0(s_axi_araddr[28]),
        .I1(s_axi_arvalid),
        .I2(s_awvalid_reg),
        .I3(s_axi_awaddr[28]),
        .O(s_amesg[29]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gen_no_arbiter.m_amesg_i[2]_i_1 
       (.I0(s_axi_araddr[1]),
        .I1(s_axi_arvalid),
        .I2(s_awvalid_reg),
        .I3(s_axi_awaddr[1]),
        .O(s_amesg[2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gen_no_arbiter.m_amesg_i[30]_i_1 
       (.I0(s_axi_araddr[29]),
        .I1(s_axi_arvalid),
        .I2(s_awvalid_reg),
        .I3(s_axi_awaddr[29]),
        .O(s_amesg[30]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gen_no_arbiter.m_amesg_i[31]_i_1 
       (.I0(s_axi_araddr[30]),
        .I1(s_axi_arvalid),
        .I2(s_awvalid_reg),
        .I3(s_axi_awaddr[30]),
        .O(s_amesg[31]));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_no_arbiter.m_amesg_i[32]_i_1 
       (.I0(aresetn_d),
        .O(SR));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gen_no_arbiter.m_amesg_i[32]_i_2 
       (.I0(s_axi_araddr[31]),
        .I1(s_axi_arvalid),
        .I2(s_awvalid_reg),
        .I3(s_axi_awaddr[31]),
        .O(s_amesg[32]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gen_no_arbiter.m_amesg_i[3]_i_1 
       (.I0(s_axi_araddr[2]),
        .I1(s_axi_arvalid),
        .I2(s_awvalid_reg),
        .I3(s_axi_awaddr[2]),
        .O(s_amesg[3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gen_no_arbiter.m_amesg_i[46]_i_1 
       (.I0(s_axi_arprot[0]),
        .I1(s_axi_arvalid),
        .I2(s_awvalid_reg),
        .I3(s_axi_awprot[0]),
        .O(s_amesg[46]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gen_no_arbiter.m_amesg_i[47]_i_1 
       (.I0(s_axi_arprot[1]),
        .I1(s_axi_arvalid),
        .I2(s_awvalid_reg),
        .I3(s_axi_awprot[1]),
        .O(s_amesg[47]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gen_no_arbiter.m_amesg_i[48]_i_1 
       (.I0(s_axi_arprot[2]),
        .I1(s_axi_arvalid),
        .I2(s_awvalid_reg),
        .I3(s_axi_awprot[2]),
        .O(s_amesg[48]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gen_no_arbiter.m_amesg_i[4]_i_1 
       (.I0(s_axi_araddr[3]),
        .I1(s_axi_arvalid),
        .I2(s_awvalid_reg),
        .I3(s_axi_awaddr[3]),
        .O(s_amesg[4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gen_no_arbiter.m_amesg_i[5]_i_1 
       (.I0(s_axi_araddr[4]),
        .I1(s_axi_arvalid),
        .I2(s_awvalid_reg),
        .I3(s_axi_awaddr[4]),
        .O(s_amesg[5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gen_no_arbiter.m_amesg_i[6]_i_1 
       (.I0(s_axi_araddr[5]),
        .I1(s_axi_arvalid),
        .I2(s_awvalid_reg),
        .I3(s_axi_awaddr[5]),
        .O(s_amesg[6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gen_no_arbiter.m_amesg_i[7]_i_1 
       (.I0(s_axi_araddr[6]),
        .I1(s_axi_arvalid),
        .I2(s_awvalid_reg),
        .I3(s_axi_awaddr[6]),
        .O(s_amesg[7]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gen_no_arbiter.m_amesg_i[8]_i_1 
       (.I0(s_axi_araddr[7]),
        .I1(s_axi_arvalid),
        .I2(s_awvalid_reg),
        .I3(s_axi_awaddr[7]),
        .O(s_amesg[8]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gen_no_arbiter.m_amesg_i[9]_i_1 
       (.I0(s_axi_araddr[8]),
        .I1(s_axi_arvalid),
        .I2(s_awvalid_reg),
        .I3(s_axi_awaddr[8]),
        .O(s_amesg[9]));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[10] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[10]),
        .Q(Q[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[11] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[11]),
        .Q(Q[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[12] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[12]),
        .Q(Q[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[13] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[13]),
        .Q(Q[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[14] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[14]),
        .Q(Q[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[15] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[15]),
        .Q(Q[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[16] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[16]),
        .Q(Q[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[17] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[17]),
        .Q(Q[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[18] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[18]),
        .Q(Q[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[19] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[19]),
        .Q(Q[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[1] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[1]),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[20] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[20]),
        .Q(Q[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[21] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[21]),
        .Q(Q[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[22] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[22]),
        .Q(Q[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[23] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[23]),
        .Q(Q[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[24] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[24]),
        .Q(Q[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[25] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[25]),
        .Q(Q[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[26] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[26]),
        .Q(Q[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[27] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[27]),
        .Q(Q[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[28] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[28]),
        .Q(Q[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[29] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[29]),
        .Q(Q[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[2] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[2]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[30] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[30]),
        .Q(Q[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[31] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[31]),
        .Q(Q[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[32] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[32]),
        .Q(Q[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[3] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[3]),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[46] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[46]),
        .Q(Q[32]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[47] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[47]),
        .Q(Q[33]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[48] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[48]),
        .Q(Q[34]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[4] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[4]),
        .Q(Q[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[5] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[5]),
        .Q(Q[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[6] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[6]),
        .Q(Q[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[7] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[7]),
        .Q(Q[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[8] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[8]),
        .Q(Q[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[9] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[9]),
        .Q(Q[8]),
        .R(SR));
  LUT6 #(
    .INIT(64'hF7F7F7777777F777)) 
    \gen_no_arbiter.m_grant_hot_i[0]_inv_i_1 
       (.I0(\gen_no_arbiter.m_grant_hot_i[0]_inv_i_2_n_0 ),
        .I1(aresetn_d),
        .I2(m_valid_i),
        .I3(aa_awready),
        .I4(aa_grant_rnw),
        .I5(aa_arready),
        .O(\gen_no_arbiter.m_grant_hot_i[0]_inv_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h7773)) 
    \gen_no_arbiter.m_grant_hot_i[0]_inv_i_2 
       (.I0(m_valid_i),
        .I1(p_0_in1_in),
        .I2(s_axi_arvalid),
        .I3(s_axi_awvalid),
        .O(\gen_no_arbiter.m_grant_hot_i[0]_inv_i_2_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \gen_no_arbiter.m_grant_hot_i_reg[0]_inv 
       (.C(aclk),
        .CE(1'b1),
        .D(\gen_no_arbiter.m_grant_hot_i[0]_inv_i_1_n_0 ),
        .Q(p_0_in1_in),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h470047FF)) 
    \gen_no_arbiter.m_valid_i_i_1 
       (.I0(aa_arready),
        .I1(aa_grant_rnw),
        .I2(aa_awready),
        .I3(m_valid_i),
        .I4(p_0_in1_in),
        .O(\gen_no_arbiter.m_valid_i_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_valid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gen_no_arbiter.m_valid_i_i_1_n_0 ),
        .Q(m_valid_i),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \gen_no_arbiter.s_ready_i[0]_i_1 
       (.I0(m_valid_i),
        .I1(aresetn_d),
        .I2(p_0_in1_in),
        .O(\gen_no_arbiter.s_ready_i[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.s_ready_i_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gen_no_arbiter.s_ready_i[0]_i_1_n_0 ),
        .Q(s_ready_i),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \m_atarget_hot[0]_i_1 
       (.I0(p_0_in1_in),
        .I1(Q[17]),
        .I2(Q[16]),
        .I3(\gen_no_arbiter.m_amesg_i_reg[32]_0 ),
        .I4(Q[18]),
        .I5(Q[19]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    \m_atarget_hot[1]_i_1 
       (.I0(Q[19]),
        .I1(Q[18]),
        .I2(\gen_no_arbiter.m_amesg_i_reg[32]_0 ),
        .I3(\m_atarget_hot[3]_i_2_n_0 ),
        .I4(Q[16]),
        .I5(Q[17]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    \m_atarget_hot[2]_i_1 
       (.I0(Q[19]),
        .I1(Q[18]),
        .I2(\gen_no_arbiter.m_amesg_i_reg[32]_0 ),
        .I3(\m_atarget_hot[3]_i_2_n_0 ),
        .I4(Q[17]),
        .I5(Q[16]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \m_atarget_hot[3]_i_1 
       (.I0(Q[19]),
        .I1(Q[18]),
        .I2(\gen_no_arbiter.m_amesg_i_reg[32]_0 ),
        .I3(\m_atarget_hot[3]_i_2_n_0 ),
        .I4(Q[16]),
        .I5(Q[17]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h0000000015005500)) 
    \m_atarget_hot[3]_i_2 
       (.I0(p_0_in1_in),
        .I1(Q[17]),
        .I2(Q[16]),
        .I3(\gen_no_arbiter.m_amesg_i_reg[32]_0 ),
        .I4(Q[18]),
        .I5(Q[19]),
        .O(\m_atarget_hot[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000400000000)) 
    \m_atarget_hot[4]_i_1 
       (.I0(p_0_in1_in),
        .I1(\gen_no_arbiter.m_amesg_i_reg[32]_0 ),
        .I2(Q[17]),
        .I3(Q[16]),
        .I4(Q[19]),
        .I5(Q[18]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    \m_atarget_hot[5]_i_1 
       (.I0(p_0_in1_in),
        .I1(\gen_no_arbiter.m_amesg_i_reg[32]_0 ),
        .I2(Q[17]),
        .I3(Q[16]),
        .I4(Q[19]),
        .I5(Q[18]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    \m_atarget_hot[6]_i_1 
       (.I0(p_0_in1_in),
        .I1(\gen_no_arbiter.m_amesg_i_reg[32]_0 ),
        .I2(Q[16]),
        .I3(Q[17]),
        .I4(Q[19]),
        .I5(Q[18]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'h00000000EFAFAFAF)) 
    \m_atarget_hot[7]_i_1 
       (.I0(Q[19]),
        .I1(Q[18]),
        .I2(\gen_no_arbiter.m_amesg_i_reg[32]_0 ),
        .I3(Q[16]),
        .I4(Q[17]),
        .I5(p_0_in1_in),
        .O(D[7]));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    \m_atarget_hot[7]_i_2 
       (.I0(\m_atarget_hot[7]_i_3_n_0 ),
        .I1(Q[31]),
        .I2(Q[30]),
        .I3(Q[29]),
        .I4(Q[28]),
        .I5(\m_atarget_hot[7]_i_4_n_0 ),
        .O(\gen_no_arbiter.m_amesg_i_reg[32]_0 ));
  LUT4 #(
    .INIT(16'h0100)) 
    \m_atarget_hot[7]_i_3 
       (.I0(Q[27]),
        .I1(Q[26]),
        .I2(Q[25]),
        .I3(Q[24]),
        .O(\m_atarget_hot[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \m_atarget_hot[7]_i_4 
       (.I0(Q[20]),
        .I1(Q[21]),
        .I2(Q[23]),
        .I3(Q[22]),
        .O(\m_atarget_hot[7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \m_axi_arvalid[0]_INST_0 
       (.I0(\gen_axilite.s_axi_bvalid_i_reg [0]),
        .I1(m_ready_d_1[1]),
        .I2(m_valid_i),
        .I3(aa_grant_rnw),
        .O(m_axi_arvalid[0]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \m_axi_arvalid[1]_INST_0 
       (.I0(\gen_axilite.s_axi_bvalid_i_reg [1]),
        .I1(m_ready_d_1[1]),
        .I2(m_valid_i),
        .I3(aa_grant_rnw),
        .O(m_axi_arvalid[1]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \m_axi_arvalid[2]_INST_0 
       (.I0(\gen_axilite.s_axi_bvalid_i_reg [2]),
        .I1(m_ready_d_1[1]),
        .I2(m_valid_i),
        .I3(aa_grant_rnw),
        .O(m_axi_arvalid[2]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \m_axi_arvalid[3]_INST_0 
       (.I0(\gen_axilite.s_axi_bvalid_i_reg [3]),
        .I1(m_ready_d_1[1]),
        .I2(m_valid_i),
        .I3(aa_grant_rnw),
        .O(m_axi_arvalid[3]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \m_axi_arvalid[4]_INST_0 
       (.I0(\gen_axilite.s_axi_bvalid_i_reg [4]),
        .I1(m_ready_d_1[1]),
        .I2(m_valid_i),
        .I3(aa_grant_rnw),
        .O(m_axi_arvalid[4]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \m_axi_arvalid[5]_INST_0 
       (.I0(\gen_axilite.s_axi_bvalid_i_reg [5]),
        .I1(m_ready_d_1[1]),
        .I2(m_valid_i),
        .I3(aa_grant_rnw),
        .O(m_axi_arvalid[5]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \m_axi_arvalid[6]_INST_0 
       (.I0(\gen_axilite.s_axi_bvalid_i_reg [6]),
        .I1(m_ready_d_1[1]),
        .I2(m_valid_i),
        .I3(aa_grant_rnw),
        .O(m_axi_arvalid[6]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \m_axi_awvalid[0]_INST_0 
       (.I0(\gen_axilite.s_axi_bvalid_i_reg [0]),
        .I1(m_ready_d[2]),
        .I2(m_valid_i),
        .I3(aa_grant_rnw),
        .O(m_axi_awvalid[0]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \m_axi_awvalid[1]_INST_0 
       (.I0(\gen_axilite.s_axi_bvalid_i_reg [1]),
        .I1(m_ready_d[2]),
        .I2(m_valid_i),
        .I3(aa_grant_rnw),
        .O(m_axi_awvalid[1]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \m_axi_awvalid[2]_INST_0 
       (.I0(\gen_axilite.s_axi_bvalid_i_reg [2]),
        .I1(m_ready_d[2]),
        .I2(m_valid_i),
        .I3(aa_grant_rnw),
        .O(m_axi_awvalid[2]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \m_axi_awvalid[3]_INST_0 
       (.I0(\gen_axilite.s_axi_bvalid_i_reg [3]),
        .I1(m_ready_d[2]),
        .I2(m_valid_i),
        .I3(aa_grant_rnw),
        .O(m_axi_awvalid[3]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \m_axi_awvalid[4]_INST_0 
       (.I0(\gen_axilite.s_axi_bvalid_i_reg [4]),
        .I1(m_ready_d[2]),
        .I2(m_valid_i),
        .I3(aa_grant_rnw),
        .O(m_axi_awvalid[4]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \m_axi_awvalid[5]_INST_0 
       (.I0(\gen_axilite.s_axi_bvalid_i_reg [5]),
        .I1(m_ready_d[2]),
        .I2(m_valid_i),
        .I3(aa_grant_rnw),
        .O(m_axi_awvalid[5]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \m_axi_awvalid[6]_INST_0 
       (.I0(\gen_axilite.s_axi_bvalid_i_reg [6]),
        .I1(m_ready_d[2]),
        .I2(m_valid_i),
        .I3(aa_grant_rnw),
        .O(m_axi_awvalid[6]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h00200000)) 
    \m_axi_bready[0]_INST_0 
       (.I0(\gen_axilite.s_axi_bvalid_i_reg [0]),
        .I1(aa_grant_rnw),
        .I2(m_valid_i),
        .I3(m_ready_d[0]),
        .I4(s_axi_bready),
        .O(m_axi_bready[0]));
  LUT5 #(
    .INIT(32'h00200000)) 
    \m_axi_bready[1]_INST_0 
       (.I0(\gen_axilite.s_axi_bvalid_i_reg [1]),
        .I1(aa_grant_rnw),
        .I2(m_valid_i),
        .I3(m_ready_d[0]),
        .I4(s_axi_bready),
        .O(m_axi_bready[1]));
  LUT5 #(
    .INIT(32'h00200000)) 
    \m_axi_bready[2]_INST_0 
       (.I0(\gen_axilite.s_axi_bvalid_i_reg [2]),
        .I1(aa_grant_rnw),
        .I2(m_valid_i),
        .I3(m_ready_d[0]),
        .I4(s_axi_bready),
        .O(m_axi_bready[2]));
  LUT5 #(
    .INIT(32'h00200000)) 
    \m_axi_bready[3]_INST_0 
       (.I0(\gen_axilite.s_axi_bvalid_i_reg [3]),
        .I1(aa_grant_rnw),
        .I2(m_valid_i),
        .I3(m_ready_d[0]),
        .I4(s_axi_bready),
        .O(m_axi_bready[3]));
  LUT5 #(
    .INIT(32'h00200000)) 
    \m_axi_bready[4]_INST_0 
       (.I0(\gen_axilite.s_axi_bvalid_i_reg [4]),
        .I1(aa_grant_rnw),
        .I2(m_valid_i),
        .I3(m_ready_d[0]),
        .I4(s_axi_bready),
        .O(m_axi_bready[4]));
  LUT5 #(
    .INIT(32'h00200000)) 
    \m_axi_bready[5]_INST_0 
       (.I0(\gen_axilite.s_axi_bvalid_i_reg [5]),
        .I1(aa_grant_rnw),
        .I2(m_valid_i),
        .I3(m_ready_d[0]),
        .I4(s_axi_bready),
        .O(m_axi_bready[5]));
  LUT5 #(
    .INIT(32'h00200000)) 
    \m_axi_bready[6]_INST_0 
       (.I0(\gen_axilite.s_axi_bvalid_i_reg [6]),
        .I1(aa_grant_rnw),
        .I2(m_valid_i),
        .I3(m_ready_d[0]),
        .I4(s_axi_bready),
        .O(m_axi_bready[6]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h00000800)) 
    \m_axi_wvalid[0]_INST_0 
       (.I0(\gen_axilite.s_axi_bvalid_i_reg [0]),
        .I1(s_axi_wvalid),
        .I2(aa_grant_rnw),
        .I3(m_valid_i),
        .I4(m_ready_d[1]),
        .O(m_axi_wvalid[0]));
  LUT5 #(
    .INIT(32'h00000800)) 
    \m_axi_wvalid[1]_INST_0 
       (.I0(\gen_axilite.s_axi_bvalid_i_reg [1]),
        .I1(s_axi_wvalid),
        .I2(aa_grant_rnw),
        .I3(m_valid_i),
        .I4(m_ready_d[1]),
        .O(m_axi_wvalid[1]));
  LUT5 #(
    .INIT(32'h00000800)) 
    \m_axi_wvalid[2]_INST_0 
       (.I0(\gen_axilite.s_axi_bvalid_i_reg [2]),
        .I1(s_axi_wvalid),
        .I2(aa_grant_rnw),
        .I3(m_valid_i),
        .I4(m_ready_d[1]),
        .O(m_axi_wvalid[2]));
  LUT5 #(
    .INIT(32'h00000800)) 
    \m_axi_wvalid[3]_INST_0 
       (.I0(\gen_axilite.s_axi_bvalid_i_reg [3]),
        .I1(s_axi_wvalid),
        .I2(aa_grant_rnw),
        .I3(m_valid_i),
        .I4(m_ready_d[1]),
        .O(m_axi_wvalid[3]));
  LUT5 #(
    .INIT(32'h00000800)) 
    \m_axi_wvalid[4]_INST_0 
       (.I0(\gen_axilite.s_axi_bvalid_i_reg [4]),
        .I1(s_axi_wvalid),
        .I2(aa_grant_rnw),
        .I3(m_valid_i),
        .I4(m_ready_d[1]),
        .O(m_axi_wvalid[4]));
  LUT5 #(
    .INIT(32'h00000800)) 
    \m_axi_wvalid[5]_INST_0 
       (.I0(\gen_axilite.s_axi_bvalid_i_reg [5]),
        .I1(s_axi_wvalid),
        .I2(aa_grant_rnw),
        .I3(m_valid_i),
        .I4(m_ready_d[1]),
        .O(m_axi_wvalid[5]));
  LUT5 #(
    .INIT(32'h00000800)) 
    \m_axi_wvalid[6]_INST_0 
       (.I0(\gen_axilite.s_axi_bvalid_i_reg [6]),
        .I1(s_axi_wvalid),
        .I2(aa_grant_rnw),
        .I3(m_valid_i),
        .I4(m_ready_d[1]),
        .O(m_axi_wvalid[6]));
  LUT5 #(
    .INIT(32'h0800FFFF)) 
    \m_payload_i[34]_i_1 
       (.I0(aa_grant_rnw),
        .I1(m_valid_i),
        .I2(m_ready_d_1[0]),
        .I3(s_axi_rready),
        .I4(sr_rvalid),
        .O(E));
  LUT6 #(
    .INIT(64'h8888888888888880)) 
    \m_ready_d[0]_i_2 
       (.I0(b_transfer_en),
        .I1(s_axi_bready),
        .I2(\m_ready_d_reg[0] ),
        .I3(\m_ready_d_reg[0]_0 ),
        .I4(\m_ready_d_reg[0]_1 ),
        .I5(\m_ready_d_reg[0]_2 ),
        .O(\s_axi_bready[0] ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \m_ready_d[0]_i_3 
       (.I0(aa_grant_rnw),
        .I1(m_valid_i),
        .I2(m_ready_d[0]),
        .O(b_transfer_en));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \m_ready_d[0]_i_3__0 
       (.I0(aa_grant_rnw),
        .I1(m_valid_i),
        .I2(m_ready_d_1[0]),
        .O(r_transfer_en));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \m_ready_d[1]_i_2 
       (.I0(aa_grant_rnw),
        .I1(m_valid_i),
        .I2(m_ready_d[1]),
        .O(w_transfer_en));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAAAA8)) 
    \m_ready_d[1]_i_3 
       (.I0(mi_arvalid_en),
        .I1(\m_ready_d[1]_i_4_n_0 ),
        .I2(\m_ready_d_reg[1] ),
        .I3(\m_ready_d[1]_i_6_n_0 ),
        .I4(\m_ready_d[1]_i_7_n_0 ),
        .I5(m_ready_d_1[1]),
        .O(m_ready_d0_0));
  LUT5 #(
    .INIT(32'h0C00A000)) 
    \m_ready_d[1]_i_4 
       (.I0(m_axi_arready[5]),
        .I1(m_axi_arready[4]),
        .I2(\m_ready_d[1]_i_3_0 [1]),
        .I3(\m_ready_d[1]_i_3_0 [2]),
        .I4(\m_ready_d[1]_i_3_0 [0]),
        .O(\m_ready_d[1]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h000C0A00)) 
    \m_ready_d[1]_i_6 
       (.I0(m_axi_arready[1]),
        .I1(m_axi_arready[0]),
        .I2(\m_ready_d[1]_i_3_0 [2]),
        .I3(\m_ready_d[1]_i_3_0 [1]),
        .I4(\m_ready_d[1]_i_3_0 [0]),
        .O(\m_ready_d[1]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h0C0000A0)) 
    \m_ready_d[1]_i_7 
       (.I0(m_axi_arready[3]),
        .I1(m_axi_arready[2]),
        .I2(\m_ready_d[1]_i_3_0 [2]),
        .I3(\m_ready_d[1]_i_3_0 [1]),
        .I4(\m_ready_d[1]_i_3_0 [0]),
        .O(\m_ready_d[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAAAA8)) 
    \m_ready_d[2]_i_2 
       (.I0(mi_awvalid_en),
        .I1(\m_ready_d_reg[2] ),
        .I2(\m_ready_d_reg[2]_0 ),
        .I3(\m_ready_d_reg[2]_1 ),
        .I4(\m_ready_d_reg[2]_2 ),
        .I5(m_ready_d[2]),
        .O(m_ready_d0));
  LUT5 #(
    .INIT(32'hEEE00000)) 
    \m_ready_d[2]_i_3 
       (.I0(m_ready_d[0]),
        .I1(\s_axi_bready[0] ),
        .I2(p_0_out__3),
        .I3(m_ready_d[1]),
        .I4(m_ready_d0),
        .O(aa_awready));
  LUT6 #(
    .INIT(64'h8888888888888880)) 
    \m_ready_d[2]_i_8 
       (.I0(w_transfer_en),
        .I1(s_axi_wvalid),
        .I2(\m_ready_d[2]_i_3_0 ),
        .I3(\m_ready_d[2]_i_3_1 ),
        .I4(\m_ready_d[2]_i_3_2 ),
        .I5(\m_ready_d[2]_i_3_3 ),
        .O(p_0_out__3));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'hBF00)) 
    m_valid_i_i_1
       (.I0(aa_rvalid),
        .I1(aa_rready),
        .I2(E),
        .I3(m_valid_i_reg[1]),
        .O(s_ready_i_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h0E000000)) 
    m_valid_i_i_2
       (.I0(m_valid_i_reg_0),
        .I1(m_valid_i_reg_1),
        .I2(m_ready_d_1[0]),
        .I3(m_valid_i),
        .I4(aa_grant_rnw),
        .O(aa_rvalid));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \s_arvalid_reg[0]_i_1 
       (.I0(s_awvalid_reg),
        .I1(s_axi_arvalid),
        .I2(aresetn_d),
        .I3(s_ready_i),
        .O(\s_arvalid_reg[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s_arvalid_reg_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\s_arvalid_reg[0]_i_1_n_0 ),
        .Q(\s_arvalid_reg_reg_n_0_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000D00000)) 
    \s_awvalid_reg[0]_i_1 
       (.I0(s_axi_arvalid),
        .I1(s_awvalid_reg),
        .I2(s_axi_awvalid),
        .I3(\s_arvalid_reg_reg_n_0_[0] ),
        .I4(aresetn_d),
        .I5(s_ready_i),
        .O(\s_awvalid_reg[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s_awvalid_reg_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\s_awvalid_reg[0]_i_1_n_0 ),
        .Q(s_awvalid_reg),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_arready[0]_INST_0 
       (.I0(s_ready_i),
        .I1(aa_grant_rnw),
        .O(s_axi_arready));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \s_axi_awready[0]_INST_0 
       (.I0(s_ready_i),
        .I1(aa_grant_rnw),
        .O(s_axi_awready));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h00100000)) 
    \s_axi_bvalid[0]_INST_0 
       (.I0(p_0_in1_in),
        .I1(aa_grant_rnw),
        .I2(m_valid_i),
        .I3(m_ready_d[0]),
        .I4(f_mux_return__3),
        .O(s_axi_bvalid));
  LUT2 #(
    .INIT(4'h4)) 
    \s_axi_rvalid[0]_INST_0 
       (.I0(p_0_in1_in),
        .I1(sr_rvalid),
        .O(s_axi_rvalid));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h00100000)) 
    \s_axi_wready[0]_INST_0 
       (.I0(p_0_in1_in),
        .I1(aa_grant_rnw),
        .I2(m_valid_i),
        .I3(m_ready_d[1]),
        .I4(f_mux_return__1),
        .O(s_axi_wready));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'hF040)) 
    s_ready_i_i_1
       (.I0(aa_rvalid),
        .I1(aa_rready),
        .I2(m_valid_i_reg[0]),
        .I3(E),
        .O(s_ready_i_reg));
endmodule

(* C_AXI_ADDR_WIDTH = "32" *) (* C_AXI_ARUSER_WIDTH = "1" *) (* C_AXI_AWUSER_WIDTH = "1" *) 
(* C_AXI_BUSER_WIDTH = "1" *) (* C_AXI_DATA_WIDTH = "32" *) (* C_AXI_ID_WIDTH = "1" *) 
(* C_AXI_PROTOCOL = "2" *) (* C_AXI_RUSER_WIDTH = "1" *) (* C_AXI_SUPPORTS_USER_SIGNALS = "0" *) 
(* C_AXI_WUSER_WIDTH = "1" *) (* C_CONNECTIVITY_MODE = "0" *) (* C_DEBUG = "1" *) 
(* C_FAMILY = "zynq" *) (* C_M_AXI_ADDR_WIDTH = "224'b00000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000" *) (* C_M_AXI_BASE_ADDR = "448'b0000000000000000000000000000000001000001001001100000000000000000000000000000000000000000000000000100000100100101000000000000000000000000000000000000000000000000010000010010010000000000000000000000000000000000000000000000000001000001001000110000000000000000000000000000000000000000000000000100000100100010000000000000000000000000000000000000000000000000010000010010000100000000000000000000000000000000000000000000000001000001001000000000000000000000" *) 
(* C_M_AXI_READ_CONNECTIVITY = "224'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001" *) (* C_M_AXI_READ_ISSUING = "224'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001" *) (* C_M_AXI_SECURE = "224'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* C_M_AXI_WRITE_CONNECTIVITY = "224'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001" *) (* C_M_AXI_WRITE_ISSUING = "224'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001" *) (* C_NUM_ADDR_RANGES = "1" *) 
(* C_NUM_MASTER_SLOTS = "7" *) (* C_NUM_SLAVE_SLOTS = "1" *) (* C_R_REGISTER = "1" *) 
(* C_S_AXI_ARB_PRIORITY = "0" *) (* C_S_AXI_BASE_ID = "0" *) (* C_S_AXI_READ_ACCEPTANCE = "1" *) 
(* C_S_AXI_SINGLE_THREAD = "1" *) (* C_S_AXI_THREAD_ID_WIDTH = "0" *) (* C_S_AXI_WRITE_ACCEPTANCE = "1" *) 
(* ORIG_REF_NAME = "axi_crossbar_v2_1_22_axi_crossbar" *) (* P_ADDR_DECODE = "1" *) (* P_AXI3 = "1" *) 
(* P_AXI4 = "0" *) (* P_AXILITE = "2" *) (* P_AXILITE_SIZE = "3'b010" *) 
(* P_FAMILY = "zynq" *) (* P_INCR = "2'b01" *) (* P_LEN = "8" *) 
(* P_LOCK = "1" *) (* P_M_AXI_ERR_MODE = "224'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* P_M_AXI_SUPPORTS_READ = "7'b1111111" *) 
(* P_M_AXI_SUPPORTS_WRITE = "7'b1111111" *) (* P_ONES = "65'b11111111111111111111111111111111111111111111111111111111111111111" *) (* P_RANGE_CHECK = "1" *) 
(* P_S_AXI_BASE_ID = "64'b0000000000000000000000000000000000000000000000000000000000000000" *) (* P_S_AXI_HIGH_ID = "64'b0000000000000000000000000000000000000000000000000000000000000000" *) (* P_S_AXI_SUPPORTS_READ = "1'b1" *) 
(* P_S_AXI_SUPPORTS_WRITE = "1'b1" *) (* downgradeipidentifiedwarnings = "yes" *) 
module processor_xbar_0_axi_crossbar_v2_1_22_axi_crossbar
   (aclk,
    aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awlock,
    s_axi_awcache,
    s_axi_awprot,
    s_axi_awqos,
    s_axi_awuser,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wid,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wuser,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_buser,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arlock,
    s_axi_arcache,
    s_axi_arprot,
    s_axi_arqos,
    s_axi_aruser,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_ruser,
    s_axi_rvalid,
    s_axi_rready,
    m_axi_awid,
    m_axi_awaddr,
    m_axi_awlen,
    m_axi_awsize,
    m_axi_awburst,
    m_axi_awlock,
    m_axi_awcache,
    m_axi_awprot,
    m_axi_awregion,
    m_axi_awqos,
    m_axi_awuser,
    m_axi_awvalid,
    m_axi_awready,
    m_axi_wid,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wlast,
    m_axi_wuser,
    m_axi_wvalid,
    m_axi_wready,
    m_axi_bid,
    m_axi_bresp,
    m_axi_buser,
    m_axi_bvalid,
    m_axi_bready,
    m_axi_arid,
    m_axi_araddr,
    m_axi_arlen,
    m_axi_arsize,
    m_axi_arburst,
    m_axi_arlock,
    m_axi_arcache,
    m_axi_arprot,
    m_axi_arregion,
    m_axi_arqos,
    m_axi_aruser,
    m_axi_arvalid,
    m_axi_arready,
    m_axi_rid,
    m_axi_rdata,
    m_axi_rresp,
    m_axi_rlast,
    m_axi_ruser,
    m_axi_rvalid,
    m_axi_rready);
  input aclk;
  input aresetn;
  input [0:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input [0:0]s_axi_awlock;
  input [3:0]s_axi_awcache;
  input [2:0]s_axi_awprot;
  input [3:0]s_axi_awqos;
  input [0:0]s_axi_awuser;
  input [0:0]s_axi_awvalid;
  output [0:0]s_axi_awready;
  input [0:0]s_axi_wid;
  input [31:0]s_axi_wdata;
  input [3:0]s_axi_wstrb;
  input [0:0]s_axi_wlast;
  input [0:0]s_axi_wuser;
  input [0:0]s_axi_wvalid;
  output [0:0]s_axi_wready;
  output [0:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output [0:0]s_axi_buser;
  output [0:0]s_axi_bvalid;
  input [0:0]s_axi_bready;
  input [0:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input [0:0]s_axi_arlock;
  input [3:0]s_axi_arcache;
  input [2:0]s_axi_arprot;
  input [3:0]s_axi_arqos;
  input [0:0]s_axi_aruser;
  input [0:0]s_axi_arvalid;
  output [0:0]s_axi_arready;
  output [0:0]s_axi_rid;
  output [31:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output [0:0]s_axi_rlast;
  output [0:0]s_axi_ruser;
  output [0:0]s_axi_rvalid;
  input [0:0]s_axi_rready;
  output [6:0]m_axi_awid;
  output [223:0]m_axi_awaddr;
  output [55:0]m_axi_awlen;
  output [20:0]m_axi_awsize;
  output [13:0]m_axi_awburst;
  output [6:0]m_axi_awlock;
  output [27:0]m_axi_awcache;
  output [20:0]m_axi_awprot;
  output [27:0]m_axi_awregion;
  output [27:0]m_axi_awqos;
  output [6:0]m_axi_awuser;
  output [6:0]m_axi_awvalid;
  input [6:0]m_axi_awready;
  output [6:0]m_axi_wid;
  output [223:0]m_axi_wdata;
  output [27:0]m_axi_wstrb;
  output [6:0]m_axi_wlast;
  output [6:0]m_axi_wuser;
  output [6:0]m_axi_wvalid;
  input [6:0]m_axi_wready;
  input [6:0]m_axi_bid;
  input [13:0]m_axi_bresp;
  input [6:0]m_axi_buser;
  input [6:0]m_axi_bvalid;
  output [6:0]m_axi_bready;
  output [6:0]m_axi_arid;
  output [223:0]m_axi_araddr;
  output [55:0]m_axi_arlen;
  output [20:0]m_axi_arsize;
  output [13:0]m_axi_arburst;
  output [6:0]m_axi_arlock;
  output [27:0]m_axi_arcache;
  output [20:0]m_axi_arprot;
  output [27:0]m_axi_arregion;
  output [27:0]m_axi_arqos;
  output [6:0]m_axi_aruser;
  output [6:0]m_axi_arvalid;
  input [6:0]m_axi_arready;
  input [6:0]m_axi_rid;
  input [223:0]m_axi_rdata;
  input [13:0]m_axi_rresp;
  input [6:0]m_axi_rlast;
  input [6:0]m_axi_ruser;
  input [6:0]m_axi_rvalid;
  output [6:0]m_axi_rready;

  wire \<const0> ;
  wire aclk;
  wire aresetn;
  wire [15:0]\^m_axi_araddr ;
  wire [2:0]\^m_axi_arprot ;
  wire [6:0]m_axi_arready;
  wire [6:0]m_axi_arvalid;
  wire [223:208]\^m_axi_awaddr ;
  wire [6:0]m_axi_awready;
  wire [6:0]m_axi_awvalid;
  wire [6:0]m_axi_bready;
  wire [13:0]m_axi_bresp;
  wire [6:0]m_axi_bvalid;
  wire [223:0]m_axi_rdata;
  wire [6:0]m_axi_rready;
  wire [13:0]m_axi_rresp;
  wire [6:0]m_axi_rvalid;
  wire [6:0]m_axi_wready;
  wire [6:0]m_axi_wvalid;
  wire [31:0]s_axi_araddr;
  wire [2:0]s_axi_arprot;
  wire [0:0]s_axi_arready;
  wire [0:0]s_axi_arvalid;
  wire [31:0]s_axi_awaddr;
  wire [2:0]s_axi_awprot;
  wire [0:0]s_axi_awready;
  wire [0:0]s_axi_awvalid;
  wire [0:0]s_axi_bready;
  wire [1:0]s_axi_bresp;
  wire [0:0]s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire [0:0]s_axi_rready;
  wire [1:0]s_axi_rresp;
  wire [0:0]s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire [0:0]s_axi_wready;
  wire [3:0]s_axi_wstrb;
  wire [0:0]s_axi_wvalid;

  assign m_axi_araddr[223:208] = \^m_axi_awaddr [223:208];
  assign m_axi_araddr[207:192] = \^m_axi_araddr [15:0];
  assign m_axi_araddr[191:176] = \^m_axi_awaddr [223:208];
  assign m_axi_araddr[175:160] = \^m_axi_araddr [15:0];
  assign m_axi_araddr[159:144] = \^m_axi_awaddr [223:208];
  assign m_axi_araddr[143:128] = \^m_axi_araddr [15:0];
  assign m_axi_araddr[127:112] = \^m_axi_awaddr [223:208];
  assign m_axi_araddr[111:96] = \^m_axi_araddr [15:0];
  assign m_axi_araddr[95:80] = \^m_axi_awaddr [223:208];
  assign m_axi_araddr[79:64] = \^m_axi_araddr [15:0];
  assign m_axi_araddr[63:48] = \^m_axi_awaddr [223:208];
  assign m_axi_araddr[47:32] = \^m_axi_araddr [15:0];
  assign m_axi_araddr[31:16] = \^m_axi_awaddr [223:208];
  assign m_axi_araddr[15:0] = \^m_axi_araddr [15:0];
  assign m_axi_arburst[13] = \<const0> ;
  assign m_axi_arburst[12] = \<const0> ;
  assign m_axi_arburst[11] = \<const0> ;
  assign m_axi_arburst[10] = \<const0> ;
  assign m_axi_arburst[9] = \<const0> ;
  assign m_axi_arburst[8] = \<const0> ;
  assign m_axi_arburst[7] = \<const0> ;
  assign m_axi_arburst[6] = \<const0> ;
  assign m_axi_arburst[5] = \<const0> ;
  assign m_axi_arburst[4] = \<const0> ;
  assign m_axi_arburst[3] = \<const0> ;
  assign m_axi_arburst[2] = \<const0> ;
  assign m_axi_arburst[1] = \<const0> ;
  assign m_axi_arburst[0] = \<const0> ;
  assign m_axi_arcache[27] = \<const0> ;
  assign m_axi_arcache[26] = \<const0> ;
  assign m_axi_arcache[25] = \<const0> ;
  assign m_axi_arcache[24] = \<const0> ;
  assign m_axi_arcache[23] = \<const0> ;
  assign m_axi_arcache[22] = \<const0> ;
  assign m_axi_arcache[21] = \<const0> ;
  assign m_axi_arcache[20] = \<const0> ;
  assign m_axi_arcache[19] = \<const0> ;
  assign m_axi_arcache[18] = \<const0> ;
  assign m_axi_arcache[17] = \<const0> ;
  assign m_axi_arcache[16] = \<const0> ;
  assign m_axi_arcache[15] = \<const0> ;
  assign m_axi_arcache[14] = \<const0> ;
  assign m_axi_arcache[13] = \<const0> ;
  assign m_axi_arcache[12] = \<const0> ;
  assign m_axi_arcache[11] = \<const0> ;
  assign m_axi_arcache[10] = \<const0> ;
  assign m_axi_arcache[9] = \<const0> ;
  assign m_axi_arcache[8] = \<const0> ;
  assign m_axi_arcache[7] = \<const0> ;
  assign m_axi_arcache[6] = \<const0> ;
  assign m_axi_arcache[5] = \<const0> ;
  assign m_axi_arcache[4] = \<const0> ;
  assign m_axi_arcache[3] = \<const0> ;
  assign m_axi_arcache[2] = \<const0> ;
  assign m_axi_arcache[1] = \<const0> ;
  assign m_axi_arcache[0] = \<const0> ;
  assign m_axi_arid[6] = \<const0> ;
  assign m_axi_arid[5] = \<const0> ;
  assign m_axi_arid[4] = \<const0> ;
  assign m_axi_arid[3] = \<const0> ;
  assign m_axi_arid[2] = \<const0> ;
  assign m_axi_arid[1] = \<const0> ;
  assign m_axi_arid[0] = \<const0> ;
  assign m_axi_arlen[55] = \<const0> ;
  assign m_axi_arlen[54] = \<const0> ;
  assign m_axi_arlen[53] = \<const0> ;
  assign m_axi_arlen[52] = \<const0> ;
  assign m_axi_arlen[51] = \<const0> ;
  assign m_axi_arlen[50] = \<const0> ;
  assign m_axi_arlen[49] = \<const0> ;
  assign m_axi_arlen[48] = \<const0> ;
  assign m_axi_arlen[47] = \<const0> ;
  assign m_axi_arlen[46] = \<const0> ;
  assign m_axi_arlen[45] = \<const0> ;
  assign m_axi_arlen[44] = \<const0> ;
  assign m_axi_arlen[43] = \<const0> ;
  assign m_axi_arlen[42] = \<const0> ;
  assign m_axi_arlen[41] = \<const0> ;
  assign m_axi_arlen[40] = \<const0> ;
  assign m_axi_arlen[39] = \<const0> ;
  assign m_axi_arlen[38] = \<const0> ;
  assign m_axi_arlen[37] = \<const0> ;
  assign m_axi_arlen[36] = \<const0> ;
  assign m_axi_arlen[35] = \<const0> ;
  assign m_axi_arlen[34] = \<const0> ;
  assign m_axi_arlen[33] = \<const0> ;
  assign m_axi_arlen[32] = \<const0> ;
  assign m_axi_arlen[31] = \<const0> ;
  assign m_axi_arlen[30] = \<const0> ;
  assign m_axi_arlen[29] = \<const0> ;
  assign m_axi_arlen[28] = \<const0> ;
  assign m_axi_arlen[27] = \<const0> ;
  assign m_axi_arlen[26] = \<const0> ;
  assign m_axi_arlen[25] = \<const0> ;
  assign m_axi_arlen[24] = \<const0> ;
  assign m_axi_arlen[23] = \<const0> ;
  assign m_axi_arlen[22] = \<const0> ;
  assign m_axi_arlen[21] = \<const0> ;
  assign m_axi_arlen[20] = \<const0> ;
  assign m_axi_arlen[19] = \<const0> ;
  assign m_axi_arlen[18] = \<const0> ;
  assign m_axi_arlen[17] = \<const0> ;
  assign m_axi_arlen[16] = \<const0> ;
  assign m_axi_arlen[15] = \<const0> ;
  assign m_axi_arlen[14] = \<const0> ;
  assign m_axi_arlen[13] = \<const0> ;
  assign m_axi_arlen[12] = \<const0> ;
  assign m_axi_arlen[11] = \<const0> ;
  assign m_axi_arlen[10] = \<const0> ;
  assign m_axi_arlen[9] = \<const0> ;
  assign m_axi_arlen[8] = \<const0> ;
  assign m_axi_arlen[7] = \<const0> ;
  assign m_axi_arlen[6] = \<const0> ;
  assign m_axi_arlen[5] = \<const0> ;
  assign m_axi_arlen[4] = \<const0> ;
  assign m_axi_arlen[3] = \<const0> ;
  assign m_axi_arlen[2] = \<const0> ;
  assign m_axi_arlen[1] = \<const0> ;
  assign m_axi_arlen[0] = \<const0> ;
  assign m_axi_arlock[6] = \<const0> ;
  assign m_axi_arlock[5] = \<const0> ;
  assign m_axi_arlock[4] = \<const0> ;
  assign m_axi_arlock[3] = \<const0> ;
  assign m_axi_arlock[2] = \<const0> ;
  assign m_axi_arlock[1] = \<const0> ;
  assign m_axi_arlock[0] = \<const0> ;
  assign m_axi_arprot[20:18] = \^m_axi_arprot [2:0];
  assign m_axi_arprot[17:15] = \^m_axi_arprot [2:0];
  assign m_axi_arprot[14:12] = \^m_axi_arprot [2:0];
  assign m_axi_arprot[11:9] = \^m_axi_arprot [2:0];
  assign m_axi_arprot[8:6] = \^m_axi_arprot [2:0];
  assign m_axi_arprot[5:3] = \^m_axi_arprot [2:0];
  assign m_axi_arprot[2:0] = \^m_axi_arprot [2:0];
  assign m_axi_arqos[27] = \<const0> ;
  assign m_axi_arqos[26] = \<const0> ;
  assign m_axi_arqos[25] = \<const0> ;
  assign m_axi_arqos[24] = \<const0> ;
  assign m_axi_arqos[23] = \<const0> ;
  assign m_axi_arqos[22] = \<const0> ;
  assign m_axi_arqos[21] = \<const0> ;
  assign m_axi_arqos[20] = \<const0> ;
  assign m_axi_arqos[19] = \<const0> ;
  assign m_axi_arqos[18] = \<const0> ;
  assign m_axi_arqos[17] = \<const0> ;
  assign m_axi_arqos[16] = \<const0> ;
  assign m_axi_arqos[15] = \<const0> ;
  assign m_axi_arqos[14] = \<const0> ;
  assign m_axi_arqos[13] = \<const0> ;
  assign m_axi_arqos[12] = \<const0> ;
  assign m_axi_arqos[11] = \<const0> ;
  assign m_axi_arqos[10] = \<const0> ;
  assign m_axi_arqos[9] = \<const0> ;
  assign m_axi_arqos[8] = \<const0> ;
  assign m_axi_arqos[7] = \<const0> ;
  assign m_axi_arqos[6] = \<const0> ;
  assign m_axi_arqos[5] = \<const0> ;
  assign m_axi_arqos[4] = \<const0> ;
  assign m_axi_arqos[3] = \<const0> ;
  assign m_axi_arqos[2] = \<const0> ;
  assign m_axi_arqos[1] = \<const0> ;
  assign m_axi_arqos[0] = \<const0> ;
  assign m_axi_arregion[27] = \<const0> ;
  assign m_axi_arregion[26] = \<const0> ;
  assign m_axi_arregion[25] = \<const0> ;
  assign m_axi_arregion[24] = \<const0> ;
  assign m_axi_arregion[23] = \<const0> ;
  assign m_axi_arregion[22] = \<const0> ;
  assign m_axi_arregion[21] = \<const0> ;
  assign m_axi_arregion[20] = \<const0> ;
  assign m_axi_arregion[19] = \<const0> ;
  assign m_axi_arregion[18] = \<const0> ;
  assign m_axi_arregion[17] = \<const0> ;
  assign m_axi_arregion[16] = \<const0> ;
  assign m_axi_arregion[15] = \<const0> ;
  assign m_axi_arregion[14] = \<const0> ;
  assign m_axi_arregion[13] = \<const0> ;
  assign m_axi_arregion[12] = \<const0> ;
  assign m_axi_arregion[11] = \<const0> ;
  assign m_axi_arregion[10] = \<const0> ;
  assign m_axi_arregion[9] = \<const0> ;
  assign m_axi_arregion[8] = \<const0> ;
  assign m_axi_arregion[7] = \<const0> ;
  assign m_axi_arregion[6] = \<const0> ;
  assign m_axi_arregion[5] = \<const0> ;
  assign m_axi_arregion[4] = \<const0> ;
  assign m_axi_arregion[3] = \<const0> ;
  assign m_axi_arregion[2] = \<const0> ;
  assign m_axi_arregion[1] = \<const0> ;
  assign m_axi_arregion[0] = \<const0> ;
  assign m_axi_arsize[20] = \<const0> ;
  assign m_axi_arsize[19] = \<const0> ;
  assign m_axi_arsize[18] = \<const0> ;
  assign m_axi_arsize[17] = \<const0> ;
  assign m_axi_arsize[16] = \<const0> ;
  assign m_axi_arsize[15] = \<const0> ;
  assign m_axi_arsize[14] = \<const0> ;
  assign m_axi_arsize[13] = \<const0> ;
  assign m_axi_arsize[12] = \<const0> ;
  assign m_axi_arsize[11] = \<const0> ;
  assign m_axi_arsize[10] = \<const0> ;
  assign m_axi_arsize[9] = \<const0> ;
  assign m_axi_arsize[8] = \<const0> ;
  assign m_axi_arsize[7] = \<const0> ;
  assign m_axi_arsize[6] = \<const0> ;
  assign m_axi_arsize[5] = \<const0> ;
  assign m_axi_arsize[4] = \<const0> ;
  assign m_axi_arsize[3] = \<const0> ;
  assign m_axi_arsize[2] = \<const0> ;
  assign m_axi_arsize[1] = \<const0> ;
  assign m_axi_arsize[0] = \<const0> ;
  assign m_axi_aruser[6] = \<const0> ;
  assign m_axi_aruser[5] = \<const0> ;
  assign m_axi_aruser[4] = \<const0> ;
  assign m_axi_aruser[3] = \<const0> ;
  assign m_axi_aruser[2] = \<const0> ;
  assign m_axi_aruser[1] = \<const0> ;
  assign m_axi_aruser[0] = \<const0> ;
  assign m_axi_awaddr[223:208] = \^m_axi_awaddr [223:208];
  assign m_axi_awaddr[207:192] = \^m_axi_araddr [15:0];
  assign m_axi_awaddr[191:176] = \^m_axi_awaddr [223:208];
  assign m_axi_awaddr[175:160] = \^m_axi_araddr [15:0];
  assign m_axi_awaddr[159:144] = \^m_axi_awaddr [223:208];
  assign m_axi_awaddr[143:128] = \^m_axi_araddr [15:0];
  assign m_axi_awaddr[127:112] = \^m_axi_awaddr [223:208];
  assign m_axi_awaddr[111:96] = \^m_axi_araddr [15:0];
  assign m_axi_awaddr[95:80] = \^m_axi_awaddr [223:208];
  assign m_axi_awaddr[79:64] = \^m_axi_araddr [15:0];
  assign m_axi_awaddr[63:48] = \^m_axi_awaddr [223:208];
  assign m_axi_awaddr[47:32] = \^m_axi_araddr [15:0];
  assign m_axi_awaddr[31:16] = \^m_axi_awaddr [223:208];
  assign m_axi_awaddr[15:0] = \^m_axi_araddr [15:0];
  assign m_axi_awburst[13] = \<const0> ;
  assign m_axi_awburst[12] = \<const0> ;
  assign m_axi_awburst[11] = \<const0> ;
  assign m_axi_awburst[10] = \<const0> ;
  assign m_axi_awburst[9] = \<const0> ;
  assign m_axi_awburst[8] = \<const0> ;
  assign m_axi_awburst[7] = \<const0> ;
  assign m_axi_awburst[6] = \<const0> ;
  assign m_axi_awburst[5] = \<const0> ;
  assign m_axi_awburst[4] = \<const0> ;
  assign m_axi_awburst[3] = \<const0> ;
  assign m_axi_awburst[2] = \<const0> ;
  assign m_axi_awburst[1] = \<const0> ;
  assign m_axi_awburst[0] = \<const0> ;
  assign m_axi_awcache[27] = \<const0> ;
  assign m_axi_awcache[26] = \<const0> ;
  assign m_axi_awcache[25] = \<const0> ;
  assign m_axi_awcache[24] = \<const0> ;
  assign m_axi_awcache[23] = \<const0> ;
  assign m_axi_awcache[22] = \<const0> ;
  assign m_axi_awcache[21] = \<const0> ;
  assign m_axi_awcache[20] = \<const0> ;
  assign m_axi_awcache[19] = \<const0> ;
  assign m_axi_awcache[18] = \<const0> ;
  assign m_axi_awcache[17] = \<const0> ;
  assign m_axi_awcache[16] = \<const0> ;
  assign m_axi_awcache[15] = \<const0> ;
  assign m_axi_awcache[14] = \<const0> ;
  assign m_axi_awcache[13] = \<const0> ;
  assign m_axi_awcache[12] = \<const0> ;
  assign m_axi_awcache[11] = \<const0> ;
  assign m_axi_awcache[10] = \<const0> ;
  assign m_axi_awcache[9] = \<const0> ;
  assign m_axi_awcache[8] = \<const0> ;
  assign m_axi_awcache[7] = \<const0> ;
  assign m_axi_awcache[6] = \<const0> ;
  assign m_axi_awcache[5] = \<const0> ;
  assign m_axi_awcache[4] = \<const0> ;
  assign m_axi_awcache[3] = \<const0> ;
  assign m_axi_awcache[2] = \<const0> ;
  assign m_axi_awcache[1] = \<const0> ;
  assign m_axi_awcache[0] = \<const0> ;
  assign m_axi_awid[6] = \<const0> ;
  assign m_axi_awid[5] = \<const0> ;
  assign m_axi_awid[4] = \<const0> ;
  assign m_axi_awid[3] = \<const0> ;
  assign m_axi_awid[2] = \<const0> ;
  assign m_axi_awid[1] = \<const0> ;
  assign m_axi_awid[0] = \<const0> ;
  assign m_axi_awlen[55] = \<const0> ;
  assign m_axi_awlen[54] = \<const0> ;
  assign m_axi_awlen[53] = \<const0> ;
  assign m_axi_awlen[52] = \<const0> ;
  assign m_axi_awlen[51] = \<const0> ;
  assign m_axi_awlen[50] = \<const0> ;
  assign m_axi_awlen[49] = \<const0> ;
  assign m_axi_awlen[48] = \<const0> ;
  assign m_axi_awlen[47] = \<const0> ;
  assign m_axi_awlen[46] = \<const0> ;
  assign m_axi_awlen[45] = \<const0> ;
  assign m_axi_awlen[44] = \<const0> ;
  assign m_axi_awlen[43] = \<const0> ;
  assign m_axi_awlen[42] = \<const0> ;
  assign m_axi_awlen[41] = \<const0> ;
  assign m_axi_awlen[40] = \<const0> ;
  assign m_axi_awlen[39] = \<const0> ;
  assign m_axi_awlen[38] = \<const0> ;
  assign m_axi_awlen[37] = \<const0> ;
  assign m_axi_awlen[36] = \<const0> ;
  assign m_axi_awlen[35] = \<const0> ;
  assign m_axi_awlen[34] = \<const0> ;
  assign m_axi_awlen[33] = \<const0> ;
  assign m_axi_awlen[32] = \<const0> ;
  assign m_axi_awlen[31] = \<const0> ;
  assign m_axi_awlen[30] = \<const0> ;
  assign m_axi_awlen[29] = \<const0> ;
  assign m_axi_awlen[28] = \<const0> ;
  assign m_axi_awlen[27] = \<const0> ;
  assign m_axi_awlen[26] = \<const0> ;
  assign m_axi_awlen[25] = \<const0> ;
  assign m_axi_awlen[24] = \<const0> ;
  assign m_axi_awlen[23] = \<const0> ;
  assign m_axi_awlen[22] = \<const0> ;
  assign m_axi_awlen[21] = \<const0> ;
  assign m_axi_awlen[20] = \<const0> ;
  assign m_axi_awlen[19] = \<const0> ;
  assign m_axi_awlen[18] = \<const0> ;
  assign m_axi_awlen[17] = \<const0> ;
  assign m_axi_awlen[16] = \<const0> ;
  assign m_axi_awlen[15] = \<const0> ;
  assign m_axi_awlen[14] = \<const0> ;
  assign m_axi_awlen[13] = \<const0> ;
  assign m_axi_awlen[12] = \<const0> ;
  assign m_axi_awlen[11] = \<const0> ;
  assign m_axi_awlen[10] = \<const0> ;
  assign m_axi_awlen[9] = \<const0> ;
  assign m_axi_awlen[8] = \<const0> ;
  assign m_axi_awlen[7] = \<const0> ;
  assign m_axi_awlen[6] = \<const0> ;
  assign m_axi_awlen[5] = \<const0> ;
  assign m_axi_awlen[4] = \<const0> ;
  assign m_axi_awlen[3] = \<const0> ;
  assign m_axi_awlen[2] = \<const0> ;
  assign m_axi_awlen[1] = \<const0> ;
  assign m_axi_awlen[0] = \<const0> ;
  assign m_axi_awlock[6] = \<const0> ;
  assign m_axi_awlock[5] = \<const0> ;
  assign m_axi_awlock[4] = \<const0> ;
  assign m_axi_awlock[3] = \<const0> ;
  assign m_axi_awlock[2] = \<const0> ;
  assign m_axi_awlock[1] = \<const0> ;
  assign m_axi_awlock[0] = \<const0> ;
  assign m_axi_awprot[20:18] = \^m_axi_arprot [2:0];
  assign m_axi_awprot[17:15] = \^m_axi_arprot [2:0];
  assign m_axi_awprot[14:12] = \^m_axi_arprot [2:0];
  assign m_axi_awprot[11:9] = \^m_axi_arprot [2:0];
  assign m_axi_awprot[8:6] = \^m_axi_arprot [2:0];
  assign m_axi_awprot[5:3] = \^m_axi_arprot [2:0];
  assign m_axi_awprot[2:0] = \^m_axi_arprot [2:0];
  assign m_axi_awqos[27] = \<const0> ;
  assign m_axi_awqos[26] = \<const0> ;
  assign m_axi_awqos[25] = \<const0> ;
  assign m_axi_awqos[24] = \<const0> ;
  assign m_axi_awqos[23] = \<const0> ;
  assign m_axi_awqos[22] = \<const0> ;
  assign m_axi_awqos[21] = \<const0> ;
  assign m_axi_awqos[20] = \<const0> ;
  assign m_axi_awqos[19] = \<const0> ;
  assign m_axi_awqos[18] = \<const0> ;
  assign m_axi_awqos[17] = \<const0> ;
  assign m_axi_awqos[16] = \<const0> ;
  assign m_axi_awqos[15] = \<const0> ;
  assign m_axi_awqos[14] = \<const0> ;
  assign m_axi_awqos[13] = \<const0> ;
  assign m_axi_awqos[12] = \<const0> ;
  assign m_axi_awqos[11] = \<const0> ;
  assign m_axi_awqos[10] = \<const0> ;
  assign m_axi_awqos[9] = \<const0> ;
  assign m_axi_awqos[8] = \<const0> ;
  assign m_axi_awqos[7] = \<const0> ;
  assign m_axi_awqos[6] = \<const0> ;
  assign m_axi_awqos[5] = \<const0> ;
  assign m_axi_awqos[4] = \<const0> ;
  assign m_axi_awqos[3] = \<const0> ;
  assign m_axi_awqos[2] = \<const0> ;
  assign m_axi_awqos[1] = \<const0> ;
  assign m_axi_awqos[0] = \<const0> ;
  assign m_axi_awregion[27] = \<const0> ;
  assign m_axi_awregion[26] = \<const0> ;
  assign m_axi_awregion[25] = \<const0> ;
  assign m_axi_awregion[24] = \<const0> ;
  assign m_axi_awregion[23] = \<const0> ;
  assign m_axi_awregion[22] = \<const0> ;
  assign m_axi_awregion[21] = \<const0> ;
  assign m_axi_awregion[20] = \<const0> ;
  assign m_axi_awregion[19] = \<const0> ;
  assign m_axi_awregion[18] = \<const0> ;
  assign m_axi_awregion[17] = \<const0> ;
  assign m_axi_awregion[16] = \<const0> ;
  assign m_axi_awregion[15] = \<const0> ;
  assign m_axi_awregion[14] = \<const0> ;
  assign m_axi_awregion[13] = \<const0> ;
  assign m_axi_awregion[12] = \<const0> ;
  assign m_axi_awregion[11] = \<const0> ;
  assign m_axi_awregion[10] = \<const0> ;
  assign m_axi_awregion[9] = \<const0> ;
  assign m_axi_awregion[8] = \<const0> ;
  assign m_axi_awregion[7] = \<const0> ;
  assign m_axi_awregion[6] = \<const0> ;
  assign m_axi_awregion[5] = \<const0> ;
  assign m_axi_awregion[4] = \<const0> ;
  assign m_axi_awregion[3] = \<const0> ;
  assign m_axi_awregion[2] = \<const0> ;
  assign m_axi_awregion[1] = \<const0> ;
  assign m_axi_awregion[0] = \<const0> ;
  assign m_axi_awsize[20] = \<const0> ;
  assign m_axi_awsize[19] = \<const0> ;
  assign m_axi_awsize[18] = \<const0> ;
  assign m_axi_awsize[17] = \<const0> ;
  assign m_axi_awsize[16] = \<const0> ;
  assign m_axi_awsize[15] = \<const0> ;
  assign m_axi_awsize[14] = \<const0> ;
  assign m_axi_awsize[13] = \<const0> ;
  assign m_axi_awsize[12] = \<const0> ;
  assign m_axi_awsize[11] = \<const0> ;
  assign m_axi_awsize[10] = \<const0> ;
  assign m_axi_awsize[9] = \<const0> ;
  assign m_axi_awsize[8] = \<const0> ;
  assign m_axi_awsize[7] = \<const0> ;
  assign m_axi_awsize[6] = \<const0> ;
  assign m_axi_awsize[5] = \<const0> ;
  assign m_axi_awsize[4] = \<const0> ;
  assign m_axi_awsize[3] = \<const0> ;
  assign m_axi_awsize[2] = \<const0> ;
  assign m_axi_awsize[1] = \<const0> ;
  assign m_axi_awsize[0] = \<const0> ;
  assign m_axi_awuser[6] = \<const0> ;
  assign m_axi_awuser[5] = \<const0> ;
  assign m_axi_awuser[4] = \<const0> ;
  assign m_axi_awuser[3] = \<const0> ;
  assign m_axi_awuser[2] = \<const0> ;
  assign m_axi_awuser[1] = \<const0> ;
  assign m_axi_awuser[0] = \<const0> ;
  assign m_axi_wdata[223:192] = s_axi_wdata;
  assign m_axi_wdata[191:160] = s_axi_wdata;
  assign m_axi_wdata[159:128] = s_axi_wdata;
  assign m_axi_wdata[127:96] = s_axi_wdata;
  assign m_axi_wdata[95:64] = s_axi_wdata;
  assign m_axi_wdata[63:32] = s_axi_wdata;
  assign m_axi_wdata[31:0] = s_axi_wdata;
  assign m_axi_wid[6] = \<const0> ;
  assign m_axi_wid[5] = \<const0> ;
  assign m_axi_wid[4] = \<const0> ;
  assign m_axi_wid[3] = \<const0> ;
  assign m_axi_wid[2] = \<const0> ;
  assign m_axi_wid[1] = \<const0> ;
  assign m_axi_wid[0] = \<const0> ;
  assign m_axi_wlast[6] = \<const0> ;
  assign m_axi_wlast[5] = \<const0> ;
  assign m_axi_wlast[4] = \<const0> ;
  assign m_axi_wlast[3] = \<const0> ;
  assign m_axi_wlast[2] = \<const0> ;
  assign m_axi_wlast[1] = \<const0> ;
  assign m_axi_wlast[0] = \<const0> ;
  assign m_axi_wstrb[27:24] = s_axi_wstrb;
  assign m_axi_wstrb[23:20] = s_axi_wstrb;
  assign m_axi_wstrb[19:16] = s_axi_wstrb;
  assign m_axi_wstrb[15:12] = s_axi_wstrb;
  assign m_axi_wstrb[11:8] = s_axi_wstrb;
  assign m_axi_wstrb[7:4] = s_axi_wstrb;
  assign m_axi_wstrb[3:0] = s_axi_wstrb;
  assign m_axi_wuser[6] = \<const0> ;
  assign m_axi_wuser[5] = \<const0> ;
  assign m_axi_wuser[4] = \<const0> ;
  assign m_axi_wuser[3] = \<const0> ;
  assign m_axi_wuser[2] = \<const0> ;
  assign m_axi_wuser[1] = \<const0> ;
  assign m_axi_wuser[0] = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_buser[0] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast[0] = \<const0> ;
  assign s_axi_ruser[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  processor_xbar_0_axi_crossbar_v2_1_22_crossbar_sasd \gen_sasd.crossbar_sasd_0 
       (.Q({\^m_axi_arprot ,\^m_axi_awaddr ,\^m_axi_araddr }),
        .aclk(aclk),
        .aresetn(aresetn),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_rdata(m_axi_rdata),
        .m_axi_rready(m_axi_rready),
        .m_axi_rresp(m_axi_rresp),
        .m_axi_rvalid(m_axi_rvalid),
        .m_axi_wready(m_axi_wready),
        .m_axi_wvalid(m_axi_wvalid),
        .\m_payload_i_reg[34] ({s_axi_rdata,s_axi_rresp}),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_arprot(s_axi_arprot),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awprot(s_axi_awprot),
        .s_axi_awready(s_axi_awready),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bresp(s_axi_bresp),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wready(s_axi_wready),
        .s_axi_wvalid(s_axi_wvalid));
endmodule

(* ORIG_REF_NAME = "axi_crossbar_v2_1_22_crossbar_sasd" *) 
module processor_xbar_0_axi_crossbar_v2_1_22_crossbar_sasd
   (Q,
    \m_payload_i_reg[34] ,
    s_axi_bvalid,
    m_axi_bready,
    m_axi_awvalid,
    s_axi_wready,
    m_axi_wvalid,
    m_axi_arvalid,
    s_axi_bresp,
    s_axi_awready,
    s_axi_arready,
    s_axi_rvalid,
    m_axi_rready,
    aresetn,
    aclk,
    s_axi_wvalid,
    s_axi_bready,
    s_axi_rready,
    m_axi_bresp,
    m_axi_rresp,
    m_axi_rdata,
    m_axi_rvalid,
    m_axi_arready,
    m_axi_wready,
    m_axi_bvalid,
    m_axi_awready,
    s_axi_arprot,
    s_axi_arvalid,
    s_axi_awprot,
    s_axi_araddr,
    s_axi_awaddr,
    s_axi_awvalid);
  output [34:0]Q;
  output [33:0]\m_payload_i_reg[34] ;
  output [0:0]s_axi_bvalid;
  output [6:0]m_axi_bready;
  output [6:0]m_axi_awvalid;
  output [0:0]s_axi_wready;
  output [6:0]m_axi_wvalid;
  output [6:0]m_axi_arvalid;
  output [1:0]s_axi_bresp;
  output [0:0]s_axi_awready;
  output [0:0]s_axi_arready;
  output [0:0]s_axi_rvalid;
  output [6:0]m_axi_rready;
  input aresetn;
  input aclk;
  input [0:0]s_axi_wvalid;
  input [0:0]s_axi_bready;
  input [0:0]s_axi_rready;
  input [13:0]m_axi_bresp;
  input [13:0]m_axi_rresp;
  input [223:0]m_axi_rdata;
  input [6:0]m_axi_rvalid;
  input [6:0]m_axi_arready;
  input [6:0]m_axi_wready;
  input [6:0]m_axi_bvalid;
  input [6:0]m_axi_awready;
  input [2:0]s_axi_arprot;
  input [0:0]s_axi_arvalid;
  input [2:0]s_axi_awprot;
  input [31:0]s_axi_araddr;
  input [31:0]s_axi_awaddr;
  input [0:0]s_axi_awvalid;

  wire [34:0]Q;
  wire aa_arready;
  wire aa_awready;
  wire aa_grant_rnw;
  wire aa_rready;
  wire aclk;
  wire addr_arbiter_inst_n_46;
  wire addr_arbiter_inst_n_76;
  wire addr_arbiter_inst_n_78;
  wire addr_arbiter_inst_n_92;
  wire aresetn;
  wire aresetn_d;
  wire f_mux_return2;
  wire f_mux_return76_in;
  wire f_mux_return__1;
  wire f_mux_return__3;
  wire \gen_decerr.decerr_slave_inst_n_2 ;
  wire \gen_decerr.decerr_slave_inst_n_3 ;
  wire \gen_decerr.decerr_slave_inst_n_5 ;
  wire \gen_decerr.decerr_slave_inst_n_7 ;
  wire \gen_decerr.decerr_slave_inst_n_8 ;
  wire [2:0]m_atarget_enc;
  wire \m_atarget_enc[0]_i_1_n_0 ;
  wire \m_atarget_enc[1]_i_1_n_0 ;
  wire \m_atarget_enc[2]_i_1_n_0 ;
  wire [7:0]m_atarget_hot;
  wire [7:0]m_atarget_hot0;
  wire [6:0]m_axi_arready;
  wire [6:0]m_axi_arvalid;
  wire [6:0]m_axi_awready;
  wire [6:0]m_axi_awvalid;
  wire [6:0]m_axi_bready;
  wire [13:0]m_axi_bresp;
  wire [6:0]m_axi_bvalid;
  wire [223:0]m_axi_rdata;
  wire [6:0]m_axi_rready;
  wire [13:0]m_axi_rresp;
  wire [6:0]m_axi_rvalid;
  wire [6:0]m_axi_wready;
  wire [6:0]m_axi_wvalid;
  wire [33:0]\m_payload_i_reg[34] ;
  wire [1:0]m_ready_d;
  wire [1:1]m_ready_d0;
  wire [2:2]m_ready_d0_0;
  wire [2:0]m_ready_d_1;
  wire m_valid_i;
  wire mi_arvalid_en;
  wire mi_awvalid_en;
  wire [7:7]mi_bvalid;
  wire [7:7]mi_wready;
  wire [0:0]p_0_out__3;
  wire p_1_in;
  wire p_4_in;
  wire r_transfer_en;
  wire reg_slice_r_n_15;
  wire reg_slice_r_n_16;
  wire reg_slice_r_n_3;
  wire reg_slice_r_n_6;
  wire reg_slice_r_n_7;
  wire reset;
  wire [31:0]s_axi_araddr;
  wire [2:0]s_axi_arprot;
  wire [0:0]s_axi_arready;
  wire [0:0]s_axi_arvalid;
  wire [31:0]s_axi_awaddr;
  wire [2:0]s_axi_awprot;
  wire [0:0]s_axi_awready;
  wire [0:0]s_axi_awvalid;
  wire [0:0]s_axi_bready;
  wire [1:0]s_axi_bresp;
  wire \s_axi_bresp[0]_INST_0_i_1_n_0 ;
  wire \s_axi_bresp[0]_INST_0_i_2_n_0 ;
  wire \s_axi_bresp[1]_INST_0_i_1_n_0 ;
  wire \s_axi_bresp[1]_INST_0_i_4_n_0 ;
  wire [0:0]s_axi_bvalid;
  wire [0:0]s_axi_rready;
  wire [0:0]s_axi_rvalid;
  wire [0:0]s_axi_wready;
  wire [0:0]s_axi_wvalid;
  wire splitter_aw_n_0;
  wire splitter_aw_n_1;
  wire splitter_aw_n_2;
  wire splitter_aw_n_3;
  wire splitter_aw_n_4;
  wire splitter_aw_n_5;
  wire splitter_aw_n_6;
  wire splitter_aw_n_7;
  wire splitter_aw_n_8;
  wire sr_rvalid;
  wire w_transfer_en;

  processor_xbar_0_axi_crossbar_v2_1_22_addr_arbiter_sasd addr_arbiter_inst
       (.D(m_atarget_hot0),
        .E(p_1_in),
        .Q(Q),
        .SR(reset),
        .aa_arready(aa_arready),
        .aa_awready(aa_awready),
        .aa_grant_rnw(aa_grant_rnw),
        .aa_rready(aa_rready),
        .aclk(aclk),
        .aresetn_d(aresetn_d),
        .f_mux_return__1(f_mux_return__1),
        .f_mux_return__3(f_mux_return__3),
        .\gen_axilite.s_axi_bvalid_i_reg (m_atarget_hot),
        .\gen_no_arbiter.m_amesg_i_reg[32]_0 (addr_arbiter_inst_n_46),
        .\m_atarget_hot_reg[7] (addr_arbiter_inst_n_92),
        .m_axi_arready(m_axi_arready[6:1]),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_bready(m_axi_bready),
        .m_axi_wvalid(m_axi_wvalid),
        .m_ready_d(m_ready_d_1),
        .m_ready_d0(m_ready_d0_0),
        .m_ready_d0_0(m_ready_d0),
        .\m_ready_d[1]_i_3_0 (m_atarget_enc),
        .\m_ready_d[2]_i_3_0 (splitter_aw_n_3),
        .\m_ready_d[2]_i_3_1 (splitter_aw_n_0),
        .\m_ready_d[2]_i_3_2 (\gen_decerr.decerr_slave_inst_n_5 ),
        .\m_ready_d[2]_i_3_3 (splitter_aw_n_6),
        .m_ready_d_1(m_ready_d),
        .\m_ready_d_reg[0] (splitter_aw_n_4),
        .\m_ready_d_reg[0]_0 (splitter_aw_n_1),
        .\m_ready_d_reg[0]_1 (\gen_decerr.decerr_slave_inst_n_7 ),
        .\m_ready_d_reg[0]_2 (splitter_aw_n_7),
        .\m_ready_d_reg[1] (\gen_decerr.decerr_slave_inst_n_3 ),
        .\m_ready_d_reg[2] (splitter_aw_n_8),
        .\m_ready_d_reg[2]_0 (\gen_decerr.decerr_slave_inst_n_8 ),
        .\m_ready_d_reg[2]_1 (splitter_aw_n_2),
        .\m_ready_d_reg[2]_2 (splitter_aw_n_5),
        .m_valid_i(m_valid_i),
        .m_valid_i_reg({reg_slice_r_n_15,reg_slice_r_n_16}),
        .m_valid_i_reg_0(reg_slice_r_n_6),
        .m_valid_i_reg_1(\gen_decerr.decerr_slave_inst_n_2 ),
        .mi_arvalid_en(mi_arvalid_en),
        .mi_awvalid_en(mi_awvalid_en),
        .mi_bvalid(mi_bvalid),
        .mi_wready(mi_wready),
        .p_4_in(p_4_in),
        .r_transfer_en(r_transfer_en),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_arprot(s_axi_arprot),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awprot(s_axi_awprot),
        .s_axi_awready(s_axi_awready),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .\s_axi_bready[0] (p_0_out__3),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wready(s_axi_wready),
        .s_axi_wvalid(s_axi_wvalid),
        .s_ready_i_reg(addr_arbiter_inst_n_76),
        .s_ready_i_reg_0(addr_arbiter_inst_n_78),
        .sr_rvalid(sr_rvalid),
        .w_transfer_en(w_transfer_en));
  FDRE #(
    .INIT(1'b0)) 
    aresetn_d_reg
       (.C(aclk),
        .CE(1'b1),
        .D(aresetn),
        .Q(aresetn_d),
        .R(1'b0));
  processor_xbar_0_axi_crossbar_v2_1_22_decerr_slave \gen_decerr.decerr_slave_inst 
       (.Q(m_atarget_hot[7]),
        .SR(reset),
        .aa_rready(aa_rready),
        .aclk(aclk),
        .aresetn_d(aresetn_d),
        .f_mux_return76_in(f_mux_return76_in),
        .f_mux_return__1(f_mux_return__1),
        .f_mux_return__3(f_mux_return__3),
        .\gen_axilite.s_axi_awready_i_reg_0 (\gen_decerr.decerr_slave_inst_n_5 ),
        .\gen_axilite.s_axi_bvalid_i_reg_0 (addr_arbiter_inst_n_92),
        .\m_atarget_enc_reg[0] (\gen_decerr.decerr_slave_inst_n_2 ),
        .m_axi_arready(m_axi_arready[0]),
        .m_axi_arready_0_sp_1(\gen_decerr.decerr_slave_inst_n_3 ),
        .m_axi_awready(m_axi_awready[0]),
        .m_axi_awready_0_sp_1(\gen_decerr.decerr_slave_inst_n_8 ),
        .m_axi_bvalid(m_axi_bvalid[0]),
        .m_axi_bvalid_0_sp_1(\gen_decerr.decerr_slave_inst_n_7 ),
        .m_axi_rvalid(m_axi_rvalid[0]),
        .m_axi_wready(m_axi_wready[0]),
        .\m_ready_d_reg[1] (splitter_aw_n_6),
        .\m_ready_d_reg[1]_0 (splitter_aw_n_0),
        .\m_ready_d_reg[1]_1 (splitter_aw_n_3),
        .m_valid_i_i_2(reg_slice_r_n_7),
        .mi_arvalid_en(mi_arvalid_en),
        .mi_awvalid_en(mi_awvalid_en),
        .mi_bvalid(mi_bvalid),
        .mi_wready(mi_wready),
        .p_4_in(p_4_in),
        .\s_axi_bvalid[0] (splitter_aw_n_7),
        .\s_axi_bvalid[0]_0 (splitter_aw_n_1),
        .\s_axi_bvalid[0]_1 (splitter_aw_n_4),
        .\s_axi_wready[0]_INST_0_i_1_0 (m_atarget_enc));
  LUT3 #(
    .INIT(8'hFB)) 
    \m_atarget_enc[0]_i_1 
       (.I0(Q[16]),
        .I1(addr_arbiter_inst_n_46),
        .I2(Q[19]),
        .O(\m_atarget_enc[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \m_atarget_enc[1]_i_1 
       (.I0(Q[17]),
        .I1(addr_arbiter_inst_n_46),
        .I2(Q[19]),
        .O(\m_atarget_enc[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    \m_atarget_enc[2]_i_1 
       (.I0(addr_arbiter_inst_n_46),
        .I1(Q[18]),
        .I2(Q[19]),
        .O(\m_atarget_enc[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \m_atarget_enc_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_atarget_enc[0]_i_1_n_0 ),
        .Q(m_atarget_enc[0]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \m_atarget_enc_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_atarget_enc[1]_i_1_n_0 ),
        .Q(m_atarget_enc[1]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \m_atarget_enc_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_atarget_enc[2]_i_1_n_0 ),
        .Q(m_atarget_enc[2]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \m_atarget_hot_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(m_atarget_hot0[0]),
        .Q(m_atarget_hot[0]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \m_atarget_hot_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(m_atarget_hot0[1]),
        .Q(m_atarget_hot[1]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \m_atarget_hot_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(m_atarget_hot0[2]),
        .Q(m_atarget_hot[2]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \m_atarget_hot_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(m_atarget_hot0[3]),
        .Q(m_atarget_hot[3]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \m_atarget_hot_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(m_atarget_hot0[4]),
        .Q(m_atarget_hot[4]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \m_atarget_hot_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(m_atarget_hot0[5]),
        .Q(m_atarget_hot[5]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \m_atarget_hot_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(m_atarget_hot0[6]),
        .Q(m_atarget_hot[6]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \m_atarget_hot_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(m_atarget_hot0[7]),
        .Q(m_atarget_hot[7]),
        .R(reset));
  processor_xbar_0_axi_register_slice_v2_1_21_axic_register_slice reg_slice_r
       (.E(p_1_in),
        .Q(m_atarget_enc),
        .SR(reset),
        .aa_arready(aa_arready),
        .aa_grant_rnw(aa_grant_rnw),
        .aa_rready(aa_rready),
        .aclk(aclk),
        .\aresetn_d_reg[1]_0 ({reg_slice_r_n_15,reg_slice_r_n_16}),
        .f_mux_return2(f_mux_return2),
        .f_mux_return76_in(f_mux_return76_in),
        .\m_atarget_enc_reg[0] (reg_slice_r_n_6),
        .m_axi_rdata(m_axi_rdata),
        .m_axi_rready(m_axi_rready),
        .\m_axi_rready[6] (m_atarget_hot[6:0]),
        .m_axi_rresp(m_axi_rresp),
        .m_axi_rvalid(m_axi_rvalid[6:1]),
        .\m_axi_rvalid[6] (reg_slice_r_n_7),
        .\m_payload_i_reg[0]_0 (reg_slice_r_n_3),
        .\m_payload_i_reg[34]_0 (\m_payload_i_reg[34] ),
        .m_ready_d(m_ready_d[0]),
        .m_ready_d0(m_ready_d0),
        .m_valid_i(m_valid_i),
        .m_valid_i_reg_0(addr_arbiter_inst_n_78),
        .r_transfer_en(r_transfer_en),
        .s_axi_rready(s_axi_rready),
        .s_ready_i_reg_0(addr_arbiter_inst_n_76),
        .sr_rvalid(sr_rvalid));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \s_axi_bresp[0]_INST_0 
       (.I0(\s_axi_bresp[0]_INST_0_i_1_n_0 ),
        .I1(m_axi_bresp[0]),
        .I2(f_mux_return76_in),
        .I3(m_axi_bresp[12]),
        .I4(f_mux_return2),
        .I5(\s_axi_bresp[0]_INST_0_i_2_n_0 ),
        .O(s_axi_bresp[0]));
  LUT5 #(
    .INIT(32'h0A000C00)) 
    \s_axi_bresp[0]_INST_0_i_1 
       (.I0(m_axi_bresp[10]),
        .I1(m_axi_bresp[8]),
        .I2(m_atarget_enc[1]),
        .I3(m_atarget_enc[2]),
        .I4(m_atarget_enc[0]),
        .O(\s_axi_bresp[0]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFC0F0A00FC000A00)) 
    \s_axi_bresp[0]_INST_0_i_2 
       (.I0(m_axi_bresp[4]),
        .I1(m_axi_bresp[6]),
        .I2(m_atarget_enc[2]),
        .I3(m_atarget_enc[1]),
        .I4(m_atarget_enc[0]),
        .I5(m_axi_bresp[2]),
        .O(\s_axi_bresp[0]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \s_axi_bresp[1]_INST_0 
       (.I0(\s_axi_bresp[1]_INST_0_i_1_n_0 ),
        .I1(m_axi_bresp[1]),
        .I2(f_mux_return76_in),
        .I3(m_axi_bresp[13]),
        .I4(f_mux_return2),
        .I5(\s_axi_bresp[1]_INST_0_i_4_n_0 ),
        .O(s_axi_bresp[1]));
  LUT5 #(
    .INIT(32'h0A000C00)) 
    \s_axi_bresp[1]_INST_0_i_1 
       (.I0(m_axi_bresp[11]),
        .I1(m_axi_bresp[9]),
        .I2(m_atarget_enc[1]),
        .I3(m_atarget_enc[2]),
        .I4(m_atarget_enc[0]),
        .O(\s_axi_bresp[1]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFC0F0A00FC000A00)) 
    \s_axi_bresp[1]_INST_0_i_4 
       (.I0(m_axi_bresp[5]),
        .I1(m_axi_bresp[7]),
        .I2(m_atarget_enc[2]),
        .I3(m_atarget_enc[1]),
        .I4(m_atarget_enc[0]),
        .I5(m_axi_bresp[3]),
        .O(\s_axi_bresp[1]_INST_0_i_4_n_0 ));
  processor_xbar_0_axi_crossbar_v2_1_22_splitter__parameterized0 splitter_ar
       (.aa_arready(aa_arready),
        .aa_grant_rnw(aa_grant_rnw),
        .aclk(aclk),
        .aresetn_d(aresetn_d),
        .m_ready_d(m_ready_d),
        .m_ready_d0(m_ready_d0),
        .\m_ready_d_reg[1]_0 (reg_slice_r_n_3),
        .m_valid_i(m_valid_i));
  processor_xbar_0_axi_crossbar_v2_1_22_splitter splitter_aw
       (.Q(m_atarget_enc),
        .aa_awready(aa_awready),
        .aa_grant_rnw(aa_grant_rnw),
        .aclk(aclk),
        .aresetn_d(aresetn_d),
        .f_mux_return__1(f_mux_return__1),
        .m_axi_awready(m_axi_awready[6:1]),
        .\m_axi_awready[6] (splitter_aw_n_8),
        .m_axi_awready_2_sp_1(splitter_aw_n_2),
        .m_axi_awready_4_sp_1(splitter_aw_n_5),
        .m_axi_bvalid(m_axi_bvalid[6:1]),
        .\m_axi_bvalid[6] (splitter_aw_n_7),
        .m_axi_bvalid_2_sp_1(splitter_aw_n_1),
        .m_axi_bvalid_4_sp_1(splitter_aw_n_4),
        .m_axi_wready(m_axi_wready[6:1]),
        .\m_axi_wready[6] (splitter_aw_n_6),
        .m_axi_wready_2_sp_1(splitter_aw_n_0),
        .m_axi_wready_4_sp_1(splitter_aw_n_3),
        .m_ready_d(m_ready_d_1),
        .m_ready_d0(m_ready_d0_0),
        .\m_ready_d_reg[0]_0 (p_0_out__3),
        .m_valid_i(m_valid_i),
        .s_axi_wvalid(s_axi_wvalid),
        .w_transfer_en(w_transfer_en));
endmodule

(* ORIG_REF_NAME = "axi_crossbar_v2_1_22_decerr_slave" *) 
module processor_xbar_0_axi_crossbar_v2_1_22_decerr_slave
   (mi_bvalid,
    mi_wready,
    \m_atarget_enc_reg[0] ,
    m_axi_arready_0_sp_1,
    f_mux_return__1,
    \gen_axilite.s_axi_awready_i_reg_0 ,
    f_mux_return__3,
    m_axi_bvalid_0_sp_1,
    m_axi_awready_0_sp_1,
    SR,
    \gen_axilite.s_axi_bvalid_i_reg_0 ,
    aclk,
    aresetn_d,
    mi_arvalid_en,
    Q,
    \s_axi_wready[0]_INST_0_i_1_0 ,
    m_axi_rvalid,
    m_valid_i_i_2,
    m_axi_arready,
    \m_ready_d_reg[1] ,
    m_axi_wready,
    f_mux_return76_in,
    \m_ready_d_reg[1]_0 ,
    \m_ready_d_reg[1]_1 ,
    \s_axi_bvalid[0] ,
    \s_axi_bvalid[0]_0 ,
    \s_axi_bvalid[0]_1 ,
    m_axi_bvalid,
    m_axi_awready,
    aa_rready,
    mi_awvalid_en,
    p_4_in);
  output [0:0]mi_bvalid;
  output [0:0]mi_wready;
  output \m_atarget_enc_reg[0] ;
  output m_axi_arready_0_sp_1;
  output f_mux_return__1;
  output \gen_axilite.s_axi_awready_i_reg_0 ;
  output f_mux_return__3;
  output m_axi_bvalid_0_sp_1;
  output m_axi_awready_0_sp_1;
  input [0:0]SR;
  input \gen_axilite.s_axi_bvalid_i_reg_0 ;
  input aclk;
  input aresetn_d;
  input mi_arvalid_en;
  input [0:0]Q;
  input [2:0]\s_axi_wready[0]_INST_0_i_1_0 ;
  input [0:0]m_axi_rvalid;
  input m_valid_i_i_2;
  input [0:0]m_axi_arready;
  input \m_ready_d_reg[1] ;
  input [0:0]m_axi_wready;
  input f_mux_return76_in;
  input \m_ready_d_reg[1]_0 ;
  input \m_ready_d_reg[1]_1 ;
  input \s_axi_bvalid[0] ;
  input \s_axi_bvalid[0]_0 ;
  input \s_axi_bvalid[0]_1 ;
  input [0:0]m_axi_bvalid;
  input [0:0]m_axi_awready;
  input aa_rready;
  input mi_awvalid_en;
  input p_4_in;

  wire [0:0]Q;
  wire [0:0]SR;
  wire aa_rready;
  wire aclk;
  wire aresetn_d;
  wire f_mux_return76_in;
  wire f_mux_return__1;
  wire f_mux_return__3;
  wire \gen_axilite.s_axi_arready_i_i_1_n_0 ;
  wire \gen_axilite.s_axi_awready_i_i_1_n_0 ;
  wire \gen_axilite.s_axi_awready_i_reg_0 ;
  wire \gen_axilite.s_axi_bvalid_i_reg_0 ;
  wire \gen_axilite.s_axi_rvalid_i_i_1_n_0 ;
  wire \m_atarget_enc_reg[0] ;
  wire [0:0]m_axi_arready;
  wire m_axi_arready_0_sn_1;
  wire [0:0]m_axi_awready;
  wire m_axi_awready_0_sn_1;
  wire [0:0]m_axi_bvalid;
  wire m_axi_bvalid_0_sn_1;
  wire [0:0]m_axi_rvalid;
  wire [0:0]m_axi_wready;
  wire \m_ready_d_reg[1] ;
  wire \m_ready_d_reg[1]_0 ;
  wire \m_ready_d_reg[1]_1 ;
  wire m_valid_i_i_2;
  wire [7:7]mi_arready;
  wire mi_arvalid_en;
  wire mi_awvalid_en;
  wire [0:0]mi_bvalid;
  wire [7:7]mi_rvalid;
  wire [0:0]mi_wready;
  wire p_4_in;
  wire \s_axi_bvalid[0] ;
  wire \s_axi_bvalid[0]_0 ;
  wire \s_axi_bvalid[0]_1 ;
  wire [2:0]\s_axi_wready[0]_INST_0_i_1_0 ;
  wire \s_axi_wready[0]_INST_0_i_3_n_0 ;

  assign m_axi_arready_0_sp_1 = m_axi_arready_0_sn_1;
  assign m_axi_awready_0_sp_1 = m_axi_awready_0_sn_1;
  assign m_axi_bvalid_0_sp_1 = m_axi_bvalid_0_sn_1;
  LUT5 #(
    .INIT(32'hAA002AAA)) 
    \gen_axilite.s_axi_arready_i_i_1 
       (.I0(aresetn_d),
        .I1(mi_arvalid_en),
        .I2(Q),
        .I3(mi_arready),
        .I4(mi_rvalid),
        .O(\gen_axilite.s_axi_arready_i_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_axilite.s_axi_arready_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gen_axilite.s_axi_arready_i_i_1_n_0 ),
        .Q(mi_arready),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFFF4000)) 
    \gen_axilite.s_axi_awready_i_i_1 
       (.I0(mi_bvalid),
        .I1(Q),
        .I2(mi_awvalid_en),
        .I3(p_4_in),
        .I4(mi_wready),
        .O(\gen_axilite.s_axi_awready_i_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_axilite.s_axi_awready_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gen_axilite.s_axi_awready_i_i_1_n_0 ),
        .Q(mi_wready),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_axilite.s_axi_bvalid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gen_axilite.s_axi_bvalid_i_reg_0 ),
        .Q(mi_bvalid),
        .R(SR));
  LUT5 #(
    .INIT(32'h5F5FC000)) 
    \gen_axilite.s_axi_rvalid_i_i_1 
       (.I0(aa_rready),
        .I1(mi_arvalid_en),
        .I2(Q),
        .I3(mi_arready),
        .I4(mi_rvalid),
        .O(\gen_axilite.s_axi_rvalid_i_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_axilite.s_axi_rvalid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gen_axilite.s_axi_rvalid_i_i_1_n_0 ),
        .Q(mi_rvalid),
        .R(SR));
  LUT5 #(
    .INIT(32'hC000000A)) 
    \m_ready_d[1]_i_5 
       (.I0(m_axi_arready),
        .I1(mi_arready),
        .I2(\s_axi_wready[0]_INST_0_i_1_0 [2]),
        .I3(\s_axi_wready[0]_INST_0_i_1_0 [1]),
        .I4(\s_axi_wready[0]_INST_0_i_1_0 [0]),
        .O(m_axi_arready_0_sn_1));
  LUT5 #(
    .INIT(32'hC000000A)) 
    \m_ready_d[2]_i_5 
       (.I0(m_axi_awready),
        .I1(mi_wready),
        .I2(\s_axi_wready[0]_INST_0_i_1_0 [2]),
        .I3(\s_axi_wready[0]_INST_0_i_1_0 [1]),
        .I4(\s_axi_wready[0]_INST_0_i_1_0 [0]),
        .O(m_axi_awready_0_sn_1));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'hA000000C)) 
    \m_ready_d[2]_i_9 
       (.I0(mi_wready),
        .I1(m_axi_wready),
        .I2(\s_axi_wready[0]_INST_0_i_1_0 [2]),
        .I3(\s_axi_wready[0]_INST_0_i_1_0 [1]),
        .I4(\s_axi_wready[0]_INST_0_i_1_0 [0]),
        .O(\gen_axilite.s_axi_awready_i_reg_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF81018000)) 
    m_valid_i_i_4
       (.I0(\s_axi_wready[0]_INST_0_i_1_0 [0]),
        .I1(\s_axi_wready[0]_INST_0_i_1_0 [1]),
        .I2(\s_axi_wready[0]_INST_0_i_1_0 [2]),
        .I3(mi_rvalid),
        .I4(m_axi_rvalid),
        .I5(m_valid_i_i_2),
        .O(\m_atarget_enc_reg[0] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \s_axi_bvalid[0]_INST_0_i_1 
       (.I0(\s_axi_bvalid[0] ),
        .I1(m_axi_bvalid_0_sn_1),
        .I2(\s_axi_bvalid[0]_0 ),
        .I3(\s_axi_bvalid[0]_1 ),
        .O(f_mux_return__3));
  LUT5 #(
    .INIT(32'hC000000A)) 
    \s_axi_bvalid[0]_INST_0_i_3 
       (.I0(m_axi_bvalid),
        .I1(mi_bvalid),
        .I2(\s_axi_wready[0]_INST_0_i_1_0 [2]),
        .I3(\s_axi_wready[0]_INST_0_i_1_0 [1]),
        .I4(\s_axi_wready[0]_INST_0_i_1_0 [0]),
        .O(m_axi_bvalid_0_sn_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    \s_axi_wready[0]_INST_0_i_1 
       (.I0(\m_ready_d_reg[1] ),
        .I1(\s_axi_wready[0]_INST_0_i_3_n_0 ),
        .I2(m_axi_wready),
        .I3(f_mux_return76_in),
        .I4(\m_ready_d_reg[1]_0 ),
        .I5(\m_ready_d_reg[1]_1 ),
        .O(f_mux_return__1));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \s_axi_wready[0]_INST_0_i_3 
       (.I0(\s_axi_wready[0]_INST_0_i_1_0 [0]),
        .I1(\s_axi_wready[0]_INST_0_i_1_0 [1]),
        .I2(\s_axi_wready[0]_INST_0_i_1_0 [2]),
        .I3(mi_wready),
        .O(\s_axi_wready[0]_INST_0_i_3_n_0 ));
endmodule

(* ORIG_REF_NAME = "axi_crossbar_v2_1_22_splitter" *) 
module processor_xbar_0_axi_crossbar_v2_1_22_splitter
   (m_axi_wready_2_sp_1,
    m_axi_bvalid_2_sp_1,
    m_axi_awready_2_sp_1,
    m_axi_wready_4_sp_1,
    m_axi_bvalid_4_sp_1,
    m_axi_awready_4_sp_1,
    \m_axi_wready[6] ,
    \m_axi_bvalid[6] ,
    \m_axi_awready[6] ,
    m_ready_d,
    m_axi_wready,
    Q,
    m_axi_bvalid,
    m_axi_awready,
    m_ready_d0,
    aresetn_d,
    aa_awready,
    f_mux_return__1,
    s_axi_wvalid,
    w_transfer_en,
    m_valid_i,
    aa_grant_rnw,
    \m_ready_d_reg[0]_0 ,
    aclk);
  output m_axi_wready_2_sp_1;
  output m_axi_bvalid_2_sp_1;
  output m_axi_awready_2_sp_1;
  output m_axi_wready_4_sp_1;
  output m_axi_bvalid_4_sp_1;
  output m_axi_awready_4_sp_1;
  output \m_axi_wready[6] ;
  output \m_axi_bvalid[6] ;
  output \m_axi_awready[6] ;
  output [2:0]m_ready_d;
  input [5:0]m_axi_wready;
  input [2:0]Q;
  input [5:0]m_axi_bvalid;
  input [5:0]m_axi_awready;
  input [0:0]m_ready_d0;
  input aresetn_d;
  input aa_awready;
  input f_mux_return__1;
  input [0:0]s_axi_wvalid;
  input w_transfer_en;
  input m_valid_i;
  input aa_grant_rnw;
  input [0:0]\m_ready_d_reg[0]_0 ;
  input aclk;

  wire [2:0]Q;
  wire aa_awready;
  wire aa_grant_rnw;
  wire aclk;
  wire aresetn_d;
  wire f_mux_return__1;
  wire [5:0]m_axi_awready;
  wire \m_axi_awready[6] ;
  wire m_axi_awready_2_sn_1;
  wire m_axi_awready_4_sn_1;
  wire [5:0]m_axi_bvalid;
  wire \m_axi_bvalid[6] ;
  wire m_axi_bvalid_2_sn_1;
  wire m_axi_bvalid_4_sn_1;
  wire [5:0]m_axi_wready;
  wire \m_axi_wready[6] ;
  wire m_axi_wready_2_sn_1;
  wire m_axi_wready_4_sn_1;
  wire [2:0]m_ready_d;
  wire [0:0]m_ready_d0;
  wire \m_ready_d[0]_i_1_n_0 ;
  wire \m_ready_d[1]_i_1_n_0 ;
  wire \m_ready_d[2]_i_1_n_0 ;
  wire [0:0]\m_ready_d_reg[0]_0 ;
  wire m_valid_i;
  wire [0:0]s_axi_wvalid;
  wire w_transfer_en;

  assign m_axi_awready_2_sp_1 = m_axi_awready_2_sn_1;
  assign m_axi_awready_4_sp_1 = m_axi_awready_4_sn_1;
  assign m_axi_bvalid_2_sp_1 = m_axi_bvalid_2_sn_1;
  assign m_axi_bvalid_4_sp_1 = m_axi_bvalid_4_sn_1;
  assign m_axi_wready_2_sp_1 = m_axi_wready_2_sn_1;
  assign m_axi_wready_4_sp_1 = m_axi_wready_4_sn_1;
  LUT6 #(
    .INIT(64'h00000000AEAA0000)) 
    \m_ready_d[0]_i_1 
       (.I0(m_ready_d[0]),
        .I1(m_valid_i),
        .I2(aa_grant_rnw),
        .I3(\m_ready_d_reg[0]_0 ),
        .I4(aresetn_d),
        .I5(aa_awready),
        .O(\m_ready_d[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EAAA0000)) 
    \m_ready_d[1]_i_1 
       (.I0(m_ready_d[1]),
        .I1(f_mux_return__1),
        .I2(s_axi_wvalid),
        .I3(w_transfer_en),
        .I4(aresetn_d),
        .I5(aa_awready),
        .O(\m_ready_d[1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \m_ready_d[2]_i_1 
       (.I0(m_ready_d0),
        .I1(aresetn_d),
        .I2(aa_awready),
        .O(\m_ready_d[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0C00A000)) 
    \m_ready_d[2]_i_4 
       (.I0(m_axi_awready[5]),
        .I1(m_axi_awready[4]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[0]),
        .O(\m_axi_awready[6] ));
  LUT5 #(
    .INIT(32'h000C0A00)) 
    \m_ready_d[2]_i_6 
       (.I0(m_axi_awready[1]),
        .I1(m_axi_awready[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(m_axi_awready_2_sn_1));
  LUT5 #(
    .INIT(32'h0C0000A0)) 
    \m_ready_d[2]_i_7 
       (.I0(m_axi_awready[3]),
        .I1(m_axi_awready[2]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(m_axi_awready_4_sn_1));
  FDRE #(
    .INIT(1'b0)) 
    \m_ready_d_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_ready_d[0]_i_1_n_0 ),
        .Q(m_ready_d[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ready_d_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_ready_d[1]_i_1_n_0 ),
        .Q(m_ready_d[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ready_d_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_ready_d[2]_i_1_n_0 ),
        .Q(m_ready_d[2]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0C00A000)) 
    \s_axi_bvalid[0]_INST_0_i_2 
       (.I0(m_axi_bvalid[5]),
        .I1(m_axi_bvalid[4]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[0]),
        .O(\m_axi_bvalid[6] ));
  LUT5 #(
    .INIT(32'h000C0A00)) 
    \s_axi_bvalid[0]_INST_0_i_4 
       (.I0(m_axi_bvalid[1]),
        .I1(m_axi_bvalid[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(m_axi_bvalid_2_sn_1));
  LUT5 #(
    .INIT(32'h0C0000A0)) 
    \s_axi_bvalid[0]_INST_0_i_5 
       (.I0(m_axi_bvalid[3]),
        .I1(m_axi_bvalid[2]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(m_axi_bvalid_4_sn_1));
  LUT5 #(
    .INIT(32'h0C00A000)) 
    \s_axi_wready[0]_INST_0_i_2 
       (.I0(m_axi_wready[5]),
        .I1(m_axi_wready[4]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[0]),
        .O(\m_axi_wready[6] ));
  LUT5 #(
    .INIT(32'h000C0A00)) 
    \s_axi_wready[0]_INST_0_i_4 
       (.I0(m_axi_wready[1]),
        .I1(m_axi_wready[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(m_axi_wready_2_sn_1));
  LUT5 #(
    .INIT(32'h0C0000A0)) 
    \s_axi_wready[0]_INST_0_i_5 
       (.I0(m_axi_wready[3]),
        .I1(m_axi_wready[2]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(m_axi_wready_4_sn_1));
endmodule

(* ORIG_REF_NAME = "axi_crossbar_v2_1_22_splitter" *) 
module processor_xbar_0_axi_crossbar_v2_1_22_splitter__parameterized0
   (m_ready_d,
    aresetn_d,
    \m_ready_d_reg[1]_0 ,
    m_ready_d0,
    m_valid_i,
    aa_grant_rnw,
    aa_arready,
    aclk);
  output [1:0]m_ready_d;
  input aresetn_d;
  input \m_ready_d_reg[1]_0 ;
  input [0:0]m_ready_d0;
  input m_valid_i;
  input aa_grant_rnw;
  input aa_arready;
  input aclk;

  wire aa_arready;
  wire aa_grant_rnw;
  wire aclk;
  wire aresetn_d;
  wire [1:0]m_ready_d;
  wire [0:0]m_ready_d0;
  wire \m_ready_d[0]_i_1_n_0 ;
  wire \m_ready_d[1]_i_1_n_0 ;
  wire \m_ready_d_reg[1]_0 ;
  wire m_valid_i;

  LUT6 #(
    .INIT(64'h00000000EAAA0000)) 
    \m_ready_d[0]_i_1 
       (.I0(m_ready_d[0]),
        .I1(m_valid_i),
        .I2(aa_grant_rnw),
        .I3(\m_ready_d_reg[1]_0 ),
        .I4(aresetn_d),
        .I5(aa_arready),
        .O(\m_ready_d[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0200)) 
    \m_ready_d[1]_i_1 
       (.I0(aresetn_d),
        .I1(m_ready_d[0]),
        .I2(\m_ready_d_reg[1]_0 ),
        .I3(m_ready_d0),
        .O(\m_ready_d[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \m_ready_d_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_ready_d[0]_i_1_n_0 ),
        .Q(m_ready_d[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ready_d_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_ready_d[1]_i_1_n_0 ),
        .Q(m_ready_d[1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_register_slice_v2_1_21_axic_register_slice" *) 
module processor_xbar_0_axi_register_slice_v2_1_21_axic_register_slice
   (sr_rvalid,
    aa_rready,
    aa_arready,
    \m_payload_i_reg[0]_0 ,
    f_mux_return76_in,
    f_mux_return2,
    \m_atarget_enc_reg[0] ,
    \m_axi_rvalid[6] ,
    m_axi_rready,
    \aresetn_d_reg[1]_0 ,
    \m_payload_i_reg[34]_0 ,
    m_valid_i_reg_0,
    aclk,
    s_ready_i_reg_0,
    m_ready_d,
    s_axi_rready,
    r_transfer_en,
    m_ready_d0,
    m_valid_i,
    aa_grant_rnw,
    m_axi_rresp,
    m_axi_rdata,
    Q,
    m_axi_rvalid,
    \m_axi_rready[6] ,
    SR,
    E);
  output sr_rvalid;
  output aa_rready;
  output aa_arready;
  output \m_payload_i_reg[0]_0 ;
  output f_mux_return76_in;
  output f_mux_return2;
  output \m_atarget_enc_reg[0] ;
  output \m_axi_rvalid[6] ;
  output [6:0]m_axi_rready;
  output [1:0]\aresetn_d_reg[1]_0 ;
  output [33:0]\m_payload_i_reg[34]_0 ;
  input m_valid_i_reg_0;
  input aclk;
  input s_ready_i_reg_0;
  input [0:0]m_ready_d;
  input [0:0]s_axi_rready;
  input r_transfer_en;
  input [0:0]m_ready_d0;
  input m_valid_i;
  input aa_grant_rnw;
  input [13:0]m_axi_rresp;
  input [223:0]m_axi_rdata;
  input [2:0]Q;
  input [5:0]m_axi_rvalid;
  input [6:0]\m_axi_rready[6] ;
  input [0:0]SR;
  input [0:0]E;

  wire [0:0]E;
  wire [2:0]Q;
  wire [0:0]SR;
  wire aa_arready;
  wire aa_grant_rnw;
  wire [34:1]aa_rmesg;
  wire aa_rready;
  wire aclk;
  wire [1:0]\aresetn_d_reg[1]_0 ;
  wire f_mux_return2;
  wire f_mux_return76_in;
  wire \m_atarget_enc_reg[0] ;
  wire [223:0]m_axi_rdata;
  wire [6:0]m_axi_rready;
  wire [6:0]\m_axi_rready[6] ;
  wire [13:0]m_axi_rresp;
  wire [5:0]m_axi_rvalid;
  wire \m_axi_rvalid[6] ;
  wire \m_payload_i_reg[0]_0 ;
  wire [33:0]\m_payload_i_reg[34]_0 ;
  wire \m_payload_i_reg_n_0_[0] ;
  wire [0:0]m_ready_d;
  wire [0:0]m_ready_d0;
  wire m_valid_i;
  wire m_valid_i_i_5_n_0;
  wire m_valid_i_reg_0;
  wire r_transfer_en;
  wire [0:0]s_axi_rready;
  wire s_ready_i_reg_0;
  wire [34:0]skid_buffer;
  wire \skid_buffer[10]_i_2_n_0 ;
  wire \skid_buffer[10]_i_3_n_0 ;
  wire \skid_buffer[11]_i_2_n_0 ;
  wire \skid_buffer[11]_i_3_n_0 ;
  wire \skid_buffer[12]_i_2_n_0 ;
  wire \skid_buffer[12]_i_3_n_0 ;
  wire \skid_buffer[13]_i_2_n_0 ;
  wire \skid_buffer[13]_i_3_n_0 ;
  wire \skid_buffer[14]_i_2_n_0 ;
  wire \skid_buffer[14]_i_3_n_0 ;
  wire \skid_buffer[15]_i_2_n_0 ;
  wire \skid_buffer[15]_i_3_n_0 ;
  wire \skid_buffer[16]_i_2_n_0 ;
  wire \skid_buffer[16]_i_3_n_0 ;
  wire \skid_buffer[17]_i_2_n_0 ;
  wire \skid_buffer[17]_i_3_n_0 ;
  wire \skid_buffer[18]_i_2_n_0 ;
  wire \skid_buffer[18]_i_3_n_0 ;
  wire \skid_buffer[19]_i_2_n_0 ;
  wire \skid_buffer[19]_i_3_n_0 ;
  wire \skid_buffer[1]_i_2_n_0 ;
  wire \skid_buffer[1]_i_3_n_0 ;
  wire \skid_buffer[20]_i_2_n_0 ;
  wire \skid_buffer[20]_i_3_n_0 ;
  wire \skid_buffer[21]_i_2_n_0 ;
  wire \skid_buffer[21]_i_3_n_0 ;
  wire \skid_buffer[22]_i_2_n_0 ;
  wire \skid_buffer[22]_i_3_n_0 ;
  wire \skid_buffer[23]_i_2_n_0 ;
  wire \skid_buffer[23]_i_3_n_0 ;
  wire \skid_buffer[24]_i_2_n_0 ;
  wire \skid_buffer[24]_i_3_n_0 ;
  wire \skid_buffer[25]_i_2_n_0 ;
  wire \skid_buffer[25]_i_3_n_0 ;
  wire \skid_buffer[26]_i_2_n_0 ;
  wire \skid_buffer[26]_i_3_n_0 ;
  wire \skid_buffer[27]_i_2_n_0 ;
  wire \skid_buffer[27]_i_3_n_0 ;
  wire \skid_buffer[28]_i_2_n_0 ;
  wire \skid_buffer[28]_i_3_n_0 ;
  wire \skid_buffer[29]_i_2_n_0 ;
  wire \skid_buffer[29]_i_3_n_0 ;
  wire \skid_buffer[2]_i_2_n_0 ;
  wire \skid_buffer[2]_i_3_n_0 ;
  wire \skid_buffer[30]_i_2_n_0 ;
  wire \skid_buffer[30]_i_3_n_0 ;
  wire \skid_buffer[31]_i_2_n_0 ;
  wire \skid_buffer[31]_i_3_n_0 ;
  wire \skid_buffer[32]_i_2_n_0 ;
  wire \skid_buffer[32]_i_3_n_0 ;
  wire \skid_buffer[33]_i_2_n_0 ;
  wire \skid_buffer[33]_i_3_n_0 ;
  wire \skid_buffer[34]_i_2_n_0 ;
  wire \skid_buffer[34]_i_3_n_0 ;
  wire \skid_buffer[3]_i_2_n_0 ;
  wire \skid_buffer[3]_i_3_n_0 ;
  wire \skid_buffer[4]_i_2_n_0 ;
  wire \skid_buffer[4]_i_3_n_0 ;
  wire \skid_buffer[5]_i_2_n_0 ;
  wire \skid_buffer[5]_i_3_n_0 ;
  wire \skid_buffer[6]_i_2_n_0 ;
  wire \skid_buffer[6]_i_3_n_0 ;
  wire \skid_buffer[7]_i_2_n_0 ;
  wire \skid_buffer[7]_i_3_n_0 ;
  wire \skid_buffer[8]_i_2_n_0 ;
  wire \skid_buffer[8]_i_3_n_0 ;
  wire \skid_buffer[9]_i_2_n_0 ;
  wire \skid_buffer[9]_i_3_n_0 ;
  wire \skid_buffer_reg_n_0_[0] ;
  wire \skid_buffer_reg_n_0_[10] ;
  wire \skid_buffer_reg_n_0_[11] ;
  wire \skid_buffer_reg_n_0_[12] ;
  wire \skid_buffer_reg_n_0_[13] ;
  wire \skid_buffer_reg_n_0_[14] ;
  wire \skid_buffer_reg_n_0_[15] ;
  wire \skid_buffer_reg_n_0_[16] ;
  wire \skid_buffer_reg_n_0_[17] ;
  wire \skid_buffer_reg_n_0_[18] ;
  wire \skid_buffer_reg_n_0_[19] ;
  wire \skid_buffer_reg_n_0_[1] ;
  wire \skid_buffer_reg_n_0_[20] ;
  wire \skid_buffer_reg_n_0_[21] ;
  wire \skid_buffer_reg_n_0_[22] ;
  wire \skid_buffer_reg_n_0_[23] ;
  wire \skid_buffer_reg_n_0_[24] ;
  wire \skid_buffer_reg_n_0_[25] ;
  wire \skid_buffer_reg_n_0_[26] ;
  wire \skid_buffer_reg_n_0_[27] ;
  wire \skid_buffer_reg_n_0_[28] ;
  wire \skid_buffer_reg_n_0_[29] ;
  wire \skid_buffer_reg_n_0_[2] ;
  wire \skid_buffer_reg_n_0_[30] ;
  wire \skid_buffer_reg_n_0_[31] ;
  wire \skid_buffer_reg_n_0_[32] ;
  wire \skid_buffer_reg_n_0_[33] ;
  wire \skid_buffer_reg_n_0_[34] ;
  wire \skid_buffer_reg_n_0_[3] ;
  wire \skid_buffer_reg_n_0_[4] ;
  wire \skid_buffer_reg_n_0_[5] ;
  wire \skid_buffer_reg_n_0_[6] ;
  wire \skid_buffer_reg_n_0_[7] ;
  wire \skid_buffer_reg_n_0_[8] ;
  wire \skid_buffer_reg_n_0_[9] ;
  wire sr_rvalid;

  FDRE #(
    .INIT(1'b0)) 
    \aresetn_d_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(\aresetn_d_reg[1]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \aresetn_d_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\aresetn_d_reg[1]_0 [0]),
        .Q(\aresetn_d_reg[1]_0 [1]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_axi_rready[0]_INST_0 
       (.I0(\m_axi_rready[6] [0]),
        .I1(aa_rready),
        .O(m_axi_rready[0]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_axi_rready[1]_INST_0 
       (.I0(\m_axi_rready[6] [1]),
        .I1(aa_rready),
        .O(m_axi_rready[1]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_axi_rready[2]_INST_0 
       (.I0(\m_axi_rready[6] [2]),
        .I1(aa_rready),
        .O(m_axi_rready[2]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_axi_rready[3]_INST_0 
       (.I0(\m_axi_rready[6] [3]),
        .I1(aa_rready),
        .O(m_axi_rready[3]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_axi_rready[4]_INST_0 
       (.I0(\m_axi_rready[6] [4]),
        .I1(aa_rready),
        .O(m_axi_rready[4]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_axi_rready[5]_INST_0 
       (.I0(\m_axi_rready[6] [5]),
        .I1(aa_rready),
        .O(m_axi_rready[5]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_axi_rready[6]_INST_0 
       (.I0(\m_axi_rready[6] [6]),
        .I1(aa_rready),
        .O(m_axi_rready[6]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[10]_i_1 
       (.I0(aa_rmesg[10]),
        .I1(aa_rready),
        .I2(\skid_buffer_reg_n_0_[10] ),
        .O(skid_buffer[10]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[11]_i_1 
       (.I0(aa_rmesg[11]),
        .I1(aa_rready),
        .I2(\skid_buffer_reg_n_0_[11] ),
        .O(skid_buffer[11]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[12]_i_1 
       (.I0(aa_rmesg[12]),
        .I1(aa_rready),
        .I2(\skid_buffer_reg_n_0_[12] ),
        .O(skid_buffer[12]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[13]_i_1 
       (.I0(aa_rmesg[13]),
        .I1(aa_rready),
        .I2(\skid_buffer_reg_n_0_[13] ),
        .O(skid_buffer[13]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[14]_i_1 
       (.I0(aa_rmesg[14]),
        .I1(aa_rready),
        .I2(\skid_buffer_reg_n_0_[14] ),
        .O(skid_buffer[14]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[15]_i_1 
       (.I0(aa_rmesg[15]),
        .I1(aa_rready),
        .I2(\skid_buffer_reg_n_0_[15] ),
        .O(skid_buffer[15]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[16]_i_1 
       (.I0(aa_rmesg[16]),
        .I1(aa_rready),
        .I2(\skid_buffer_reg_n_0_[16] ),
        .O(skid_buffer[16]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[17]_i_1 
       (.I0(aa_rmesg[17]),
        .I1(aa_rready),
        .I2(\skid_buffer_reg_n_0_[17] ),
        .O(skid_buffer[17]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[18]_i_1 
       (.I0(aa_rmesg[18]),
        .I1(aa_rready),
        .I2(\skid_buffer_reg_n_0_[18] ),
        .O(skid_buffer[18]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[19]_i_1 
       (.I0(aa_rmesg[19]),
        .I1(aa_rready),
        .I2(\skid_buffer_reg_n_0_[19] ),
        .O(skid_buffer[19]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[1]_i_1 
       (.I0(aa_rmesg[1]),
        .I1(aa_rready),
        .I2(\skid_buffer_reg_n_0_[1] ),
        .O(skid_buffer[1]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[20]_i_1 
       (.I0(aa_rmesg[20]),
        .I1(aa_rready),
        .I2(\skid_buffer_reg_n_0_[20] ),
        .O(skid_buffer[20]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[21]_i_1 
       (.I0(aa_rmesg[21]),
        .I1(aa_rready),
        .I2(\skid_buffer_reg_n_0_[21] ),
        .O(skid_buffer[21]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[22]_i_1 
       (.I0(aa_rmesg[22]),
        .I1(aa_rready),
        .I2(\skid_buffer_reg_n_0_[22] ),
        .O(skid_buffer[22]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[23]_i_1 
       (.I0(aa_rmesg[23]),
        .I1(aa_rready),
        .I2(\skid_buffer_reg_n_0_[23] ),
        .O(skid_buffer[23]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[24]_i_1 
       (.I0(aa_rmesg[24]),
        .I1(aa_rready),
        .I2(\skid_buffer_reg_n_0_[24] ),
        .O(skid_buffer[24]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[25]_i_1 
       (.I0(aa_rmesg[25]),
        .I1(aa_rready),
        .I2(\skid_buffer_reg_n_0_[25] ),
        .O(skid_buffer[25]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[26]_i_1 
       (.I0(aa_rmesg[26]),
        .I1(aa_rready),
        .I2(\skid_buffer_reg_n_0_[26] ),
        .O(skid_buffer[26]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[27]_i_1 
       (.I0(aa_rmesg[27]),
        .I1(aa_rready),
        .I2(\skid_buffer_reg_n_0_[27] ),
        .O(skid_buffer[27]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[28]_i_1 
       (.I0(aa_rmesg[28]),
        .I1(aa_rready),
        .I2(\skid_buffer_reg_n_0_[28] ),
        .O(skid_buffer[28]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[29]_i_1 
       (.I0(aa_rmesg[29]),
        .I1(aa_rready),
        .I2(\skid_buffer_reg_n_0_[29] ),
        .O(skid_buffer[29]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[2]_i_1 
       (.I0(aa_rmesg[2]),
        .I1(aa_rready),
        .I2(\skid_buffer_reg_n_0_[2] ),
        .O(skid_buffer[2]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[30]_i_1 
       (.I0(aa_rmesg[30]),
        .I1(aa_rready),
        .I2(\skid_buffer_reg_n_0_[30] ),
        .O(skid_buffer[30]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[31]_i_1 
       (.I0(aa_rmesg[31]),
        .I1(aa_rready),
        .I2(\skid_buffer_reg_n_0_[31] ),
        .O(skid_buffer[31]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[32]_i_1 
       (.I0(aa_rmesg[32]),
        .I1(aa_rready),
        .I2(\skid_buffer_reg_n_0_[32] ),
        .O(skid_buffer[32]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[33]_i_1 
       (.I0(aa_rmesg[33]),
        .I1(aa_rready),
        .I2(\skid_buffer_reg_n_0_[33] ),
        .O(skid_buffer[33]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[34]_i_2 
       (.I0(aa_rmesg[34]),
        .I1(aa_rready),
        .I2(\skid_buffer_reg_n_0_[34] ),
        .O(skid_buffer[34]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[3]_i_1 
       (.I0(aa_rmesg[3]),
        .I1(aa_rready),
        .I2(\skid_buffer_reg_n_0_[3] ),
        .O(skid_buffer[3]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[4]_i_1 
       (.I0(aa_rmesg[4]),
        .I1(aa_rready),
        .I2(\skid_buffer_reg_n_0_[4] ),
        .O(skid_buffer[4]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[5]_i_1 
       (.I0(aa_rmesg[5]),
        .I1(aa_rready),
        .I2(\skid_buffer_reg_n_0_[5] ),
        .O(skid_buffer[5]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[6]_i_1 
       (.I0(aa_rmesg[6]),
        .I1(aa_rready),
        .I2(\skid_buffer_reg_n_0_[6] ),
        .O(skid_buffer[6]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[7]_i_1 
       (.I0(aa_rmesg[7]),
        .I1(aa_rready),
        .I2(\skid_buffer_reg_n_0_[7] ),
        .O(skid_buffer[7]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[8]_i_1 
       (.I0(aa_rmesg[8]),
        .I1(aa_rready),
        .I2(\skid_buffer_reg_n_0_[8] ),
        .O(skid_buffer[8]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[9]_i_1 
       (.I0(aa_rmesg[9]),
        .I1(aa_rready),
        .I2(\skid_buffer_reg_n_0_[9] ),
        .O(skid_buffer[9]));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[0]),
        .Q(\m_payload_i_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[10] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[10]),
        .Q(\m_payload_i_reg[34]_0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[11] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[11]),
        .Q(\m_payload_i_reg[34]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[12] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[12]),
        .Q(\m_payload_i_reg[34]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[13] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[13]),
        .Q(\m_payload_i_reg[34]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[14] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[14]),
        .Q(\m_payload_i_reg[34]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[15] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[15]),
        .Q(\m_payload_i_reg[34]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[16] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[16]),
        .Q(\m_payload_i_reg[34]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[17] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[17]),
        .Q(\m_payload_i_reg[34]_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[18] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[18]),
        .Q(\m_payload_i_reg[34]_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[19] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[19]),
        .Q(\m_payload_i_reg[34]_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[1]),
        .Q(\m_payload_i_reg[34]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[20] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[20]),
        .Q(\m_payload_i_reg[34]_0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[21] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[21]),
        .Q(\m_payload_i_reg[34]_0 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[22] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[22]),
        .Q(\m_payload_i_reg[34]_0 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[23] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[23]),
        .Q(\m_payload_i_reg[34]_0 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[24] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[24]),
        .Q(\m_payload_i_reg[34]_0 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[25] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[25]),
        .Q(\m_payload_i_reg[34]_0 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[26] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[26]),
        .Q(\m_payload_i_reg[34]_0 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[27] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[27]),
        .Q(\m_payload_i_reg[34]_0 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[28] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[28]),
        .Q(\m_payload_i_reg[34]_0 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[29] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[29]),
        .Q(\m_payload_i_reg[34]_0 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[2]),
        .Q(\m_payload_i_reg[34]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[30] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[30]),
        .Q(\m_payload_i_reg[34]_0 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[31] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[31]),
        .Q(\m_payload_i_reg[34]_0 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[32] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[32]),
        .Q(\m_payload_i_reg[34]_0 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[33] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[33]),
        .Q(\m_payload_i_reg[34]_0 [32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[34] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[34]),
        .Q(\m_payload_i_reg[34]_0 [33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[3]),
        .Q(\m_payload_i_reg[34]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[4]),
        .Q(\m_payload_i_reg[34]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[5]),
        .Q(\m_payload_i_reg[34]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[6]),
        .Q(\m_payload_i_reg[34]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[7]),
        .Q(\m_payload_i_reg[34]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[8] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[8]),
        .Q(\m_payload_i_reg[34]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[9] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[9]),
        .Q(\m_payload_i_reg[34]_0 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEAAAAAAA00000000)) 
    \m_ready_d[0]_i_2__0 
       (.I0(m_ready_d),
        .I1(\m_payload_i_reg_n_0_[0] ),
        .I2(sr_rvalid),
        .I3(s_axi_rready),
        .I4(r_transfer_en),
        .I5(m_ready_d0),
        .O(aa_arready));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \m_ready_d[1]_i_2__0 
       (.I0(\m_payload_i_reg_n_0_[0] ),
        .I1(sr_rvalid),
        .I2(s_axi_rready),
        .I3(m_ready_d),
        .I4(m_valid_i),
        .I5(aa_grant_rnw),
        .O(\m_payload_i_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF18100800)) 
    m_valid_i_i_3
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(m_axi_rvalid[2]),
        .I4(m_axi_rvalid[3]),
        .I5(m_valid_i_i_5_n_0),
        .O(\m_atarget_enc_reg[0] ));
  LUT5 #(
    .INIT(32'h000C0A00)) 
    m_valid_i_i_5
       (.I0(m_axi_rvalid[1]),
        .I1(m_axi_rvalid[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(m_valid_i_i_5_n_0));
  LUT5 #(
    .INIT(32'h0C00A000)) 
    m_valid_i_i_6
       (.I0(m_axi_rvalid[5]),
        .I1(m_axi_rvalid[4]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[0]),
        .O(\m_axi_rvalid[6] ));
  FDRE #(
    .INIT(1'b0)) 
    m_valid_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(m_valid_i_reg_0),
        .Q(sr_rvalid),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h01)) 
    \s_axi_bresp[1]_INST_0_i_2 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(f_mux_return76_in));
  LUT3 #(
    .INIT(8'h08)) 
    \s_axi_bresp[1]_INST_0_i_3 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(f_mux_return2));
  FDRE #(
    .INIT(1'b0)) 
    s_ready_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(s_ready_i_reg_0),
        .Q(aa_rready),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \skid_buffer[0]_i_1 
       (.I0(\skid_buffer_reg_n_0_[0] ),
        .I1(aa_rready),
        .O(skid_buffer[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \skid_buffer[10]_i_1 
       (.I0(\skid_buffer[10]_i_2_n_0 ),
        .I1(m_axi_rdata[7]),
        .I2(f_mux_return76_in),
        .I3(m_axi_rdata[199]),
        .I4(f_mux_return2),
        .I5(\skid_buffer[10]_i_3_n_0 ),
        .O(aa_rmesg[10]));
  LUT5 #(
    .INIT(32'h0A000C00)) 
    \skid_buffer[10]_i_2 
       (.I0(m_axi_rdata[167]),
        .I1(m_axi_rdata[135]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[0]),
        .O(\skid_buffer[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00CC00F000AA0000)) 
    \skid_buffer[10]_i_3 
       (.I0(m_axi_rdata[71]),
        .I1(m_axi_rdata[103]),
        .I2(m_axi_rdata[39]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\skid_buffer[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \skid_buffer[11]_i_1 
       (.I0(\skid_buffer[11]_i_2_n_0 ),
        .I1(m_axi_rdata[8]),
        .I2(f_mux_return76_in),
        .I3(m_axi_rdata[200]),
        .I4(f_mux_return2),
        .I5(\skid_buffer[11]_i_3_n_0 ),
        .O(aa_rmesg[11]));
  LUT5 #(
    .INIT(32'h0A000C00)) 
    \skid_buffer[11]_i_2 
       (.I0(m_axi_rdata[168]),
        .I1(m_axi_rdata[136]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[0]),
        .O(\skid_buffer[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00CC00F000AA0000)) 
    \skid_buffer[11]_i_3 
       (.I0(m_axi_rdata[72]),
        .I1(m_axi_rdata[104]),
        .I2(m_axi_rdata[40]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\skid_buffer[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \skid_buffer[12]_i_1 
       (.I0(\skid_buffer[12]_i_2_n_0 ),
        .I1(m_axi_rdata[9]),
        .I2(f_mux_return76_in),
        .I3(m_axi_rdata[201]),
        .I4(f_mux_return2),
        .I5(\skid_buffer[12]_i_3_n_0 ),
        .O(aa_rmesg[12]));
  LUT5 #(
    .INIT(32'h0A000C00)) 
    \skid_buffer[12]_i_2 
       (.I0(m_axi_rdata[169]),
        .I1(m_axi_rdata[137]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[0]),
        .O(\skid_buffer[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFC0F0A00FC000A00)) 
    \skid_buffer[12]_i_3 
       (.I0(m_axi_rdata[73]),
        .I1(m_axi_rdata[105]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(m_axi_rdata[41]),
        .O(\skid_buffer[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \skid_buffer[13]_i_1 
       (.I0(\skid_buffer[13]_i_2_n_0 ),
        .I1(m_axi_rdata[10]),
        .I2(f_mux_return76_in),
        .I3(m_axi_rdata[202]),
        .I4(f_mux_return2),
        .I5(\skid_buffer[13]_i_3_n_0 ),
        .O(aa_rmesg[13]));
  LUT5 #(
    .INIT(32'h0A000C00)) 
    \skid_buffer[13]_i_2 
       (.I0(m_axi_rdata[170]),
        .I1(m_axi_rdata[138]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[0]),
        .O(\skid_buffer[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFC0F0A00FC000A00)) 
    \skid_buffer[13]_i_3 
       (.I0(m_axi_rdata[74]),
        .I1(m_axi_rdata[106]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(m_axi_rdata[42]),
        .O(\skid_buffer[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \skid_buffer[14]_i_1 
       (.I0(\skid_buffer[14]_i_2_n_0 ),
        .I1(m_axi_rdata[11]),
        .I2(f_mux_return76_in),
        .I3(m_axi_rdata[203]),
        .I4(f_mux_return2),
        .I5(\skid_buffer[14]_i_3_n_0 ),
        .O(aa_rmesg[14]));
  LUT5 #(
    .INIT(32'h0A000C00)) 
    \skid_buffer[14]_i_2 
       (.I0(m_axi_rdata[171]),
        .I1(m_axi_rdata[139]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[0]),
        .O(\skid_buffer[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFC0F0A00FC000A00)) 
    \skid_buffer[14]_i_3 
       (.I0(m_axi_rdata[75]),
        .I1(m_axi_rdata[107]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(m_axi_rdata[43]),
        .O(\skid_buffer[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \skid_buffer[15]_i_1 
       (.I0(\skid_buffer[15]_i_2_n_0 ),
        .I1(m_axi_rdata[12]),
        .I2(f_mux_return76_in),
        .I3(m_axi_rdata[204]),
        .I4(f_mux_return2),
        .I5(\skid_buffer[15]_i_3_n_0 ),
        .O(aa_rmesg[15]));
  LUT5 #(
    .INIT(32'h0A000C00)) 
    \skid_buffer[15]_i_2 
       (.I0(m_axi_rdata[172]),
        .I1(m_axi_rdata[140]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[0]),
        .O(\skid_buffer[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFC0F0A00FC000A00)) 
    \skid_buffer[15]_i_3 
       (.I0(m_axi_rdata[76]),
        .I1(m_axi_rdata[108]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(m_axi_rdata[44]),
        .O(\skid_buffer[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \skid_buffer[16]_i_1 
       (.I0(\skid_buffer[16]_i_2_n_0 ),
        .I1(m_axi_rdata[13]),
        .I2(f_mux_return76_in),
        .I3(m_axi_rdata[205]),
        .I4(f_mux_return2),
        .I5(\skid_buffer[16]_i_3_n_0 ),
        .O(aa_rmesg[16]));
  LUT5 #(
    .INIT(32'h0A000C00)) 
    \skid_buffer[16]_i_2 
       (.I0(m_axi_rdata[173]),
        .I1(m_axi_rdata[141]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[0]),
        .O(\skid_buffer[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00CC00F000AA0000)) 
    \skid_buffer[16]_i_3 
       (.I0(m_axi_rdata[77]),
        .I1(m_axi_rdata[109]),
        .I2(m_axi_rdata[45]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\skid_buffer[16]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \skid_buffer[17]_i_1 
       (.I0(\skid_buffer[17]_i_2_n_0 ),
        .I1(m_axi_rdata[14]),
        .I2(f_mux_return76_in),
        .I3(m_axi_rdata[206]),
        .I4(f_mux_return2),
        .I5(\skid_buffer[17]_i_3_n_0 ),
        .O(aa_rmesg[17]));
  LUT5 #(
    .INIT(32'h0A000C00)) 
    \skid_buffer[17]_i_2 
       (.I0(m_axi_rdata[174]),
        .I1(m_axi_rdata[142]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[0]),
        .O(\skid_buffer[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFC0F0A00FC000A00)) 
    \skid_buffer[17]_i_3 
       (.I0(m_axi_rdata[78]),
        .I1(m_axi_rdata[110]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(m_axi_rdata[46]),
        .O(\skid_buffer[17]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \skid_buffer[18]_i_1 
       (.I0(\skid_buffer[18]_i_2_n_0 ),
        .I1(m_axi_rdata[15]),
        .I2(f_mux_return76_in),
        .I3(m_axi_rdata[207]),
        .I4(f_mux_return2),
        .I5(\skid_buffer[18]_i_3_n_0 ),
        .O(aa_rmesg[18]));
  LUT5 #(
    .INIT(32'h0A000C00)) 
    \skid_buffer[18]_i_2 
       (.I0(m_axi_rdata[175]),
        .I1(m_axi_rdata[143]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[0]),
        .O(\skid_buffer[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFC0F0A00FC000A00)) 
    \skid_buffer[18]_i_3 
       (.I0(m_axi_rdata[79]),
        .I1(m_axi_rdata[111]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(m_axi_rdata[47]),
        .O(\skid_buffer[18]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \skid_buffer[19]_i_1 
       (.I0(\skid_buffer[19]_i_2_n_0 ),
        .I1(m_axi_rdata[16]),
        .I2(f_mux_return76_in),
        .I3(m_axi_rdata[208]),
        .I4(f_mux_return2),
        .I5(\skid_buffer[19]_i_3_n_0 ),
        .O(aa_rmesg[19]));
  LUT5 #(
    .INIT(32'h0A000C00)) 
    \skid_buffer[19]_i_2 
       (.I0(m_axi_rdata[176]),
        .I1(m_axi_rdata[144]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[0]),
        .O(\skid_buffer[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00CC00F000AA0000)) 
    \skid_buffer[19]_i_3 
       (.I0(m_axi_rdata[80]),
        .I1(m_axi_rdata[112]),
        .I2(m_axi_rdata[48]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\skid_buffer[19]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \skid_buffer[1]_i_1 
       (.I0(\skid_buffer[1]_i_2_n_0 ),
        .I1(m_axi_rresp[0]),
        .I2(f_mux_return76_in),
        .I3(m_axi_rresp[12]),
        .I4(f_mux_return2),
        .I5(\skid_buffer[1]_i_3_n_0 ),
        .O(aa_rmesg[1]));
  LUT5 #(
    .INIT(32'h0A000C00)) 
    \skid_buffer[1]_i_2 
       (.I0(m_axi_rresp[10]),
        .I1(m_axi_rresp[8]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[0]),
        .O(\skid_buffer[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFC0F0A00FC000A00)) 
    \skid_buffer[1]_i_3 
       (.I0(m_axi_rresp[4]),
        .I1(m_axi_rresp[6]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(m_axi_rresp[2]),
        .O(\skid_buffer[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \skid_buffer[20]_i_1 
       (.I0(\skid_buffer[20]_i_2_n_0 ),
        .I1(m_axi_rdata[17]),
        .I2(f_mux_return76_in),
        .I3(m_axi_rdata[209]),
        .I4(f_mux_return2),
        .I5(\skid_buffer[20]_i_3_n_0 ),
        .O(aa_rmesg[20]));
  LUT5 #(
    .INIT(32'h0A000C00)) 
    \skid_buffer[20]_i_2 
       (.I0(m_axi_rdata[177]),
        .I1(m_axi_rdata[145]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[0]),
        .O(\skid_buffer[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00CC00F000AA0000)) 
    \skid_buffer[20]_i_3 
       (.I0(m_axi_rdata[81]),
        .I1(m_axi_rdata[113]),
        .I2(m_axi_rdata[49]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\skid_buffer[20]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \skid_buffer[21]_i_1 
       (.I0(\skid_buffer[21]_i_2_n_0 ),
        .I1(m_axi_rdata[18]),
        .I2(f_mux_return76_in),
        .I3(m_axi_rdata[210]),
        .I4(f_mux_return2),
        .I5(\skid_buffer[21]_i_3_n_0 ),
        .O(aa_rmesg[21]));
  LUT5 #(
    .INIT(32'h0A000C00)) 
    \skid_buffer[21]_i_2 
       (.I0(m_axi_rdata[178]),
        .I1(m_axi_rdata[146]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[0]),
        .O(\skid_buffer[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00CC00F000AA0000)) 
    \skid_buffer[21]_i_3 
       (.I0(m_axi_rdata[82]),
        .I1(m_axi_rdata[114]),
        .I2(m_axi_rdata[50]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\skid_buffer[21]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \skid_buffer[22]_i_1 
       (.I0(\skid_buffer[22]_i_2_n_0 ),
        .I1(m_axi_rdata[19]),
        .I2(f_mux_return76_in),
        .I3(m_axi_rdata[211]),
        .I4(f_mux_return2),
        .I5(\skid_buffer[22]_i_3_n_0 ),
        .O(aa_rmesg[22]));
  LUT5 #(
    .INIT(32'h0A000C00)) 
    \skid_buffer[22]_i_2 
       (.I0(m_axi_rdata[179]),
        .I1(m_axi_rdata[147]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[0]),
        .O(\skid_buffer[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00CC00F000AA0000)) 
    \skid_buffer[22]_i_3 
       (.I0(m_axi_rdata[83]),
        .I1(m_axi_rdata[115]),
        .I2(m_axi_rdata[51]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\skid_buffer[22]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \skid_buffer[23]_i_1 
       (.I0(\skid_buffer[23]_i_2_n_0 ),
        .I1(m_axi_rdata[20]),
        .I2(f_mux_return76_in),
        .I3(m_axi_rdata[212]),
        .I4(f_mux_return2),
        .I5(\skid_buffer[23]_i_3_n_0 ),
        .O(aa_rmesg[23]));
  LUT5 #(
    .INIT(32'h0A000C00)) 
    \skid_buffer[23]_i_2 
       (.I0(m_axi_rdata[180]),
        .I1(m_axi_rdata[148]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[0]),
        .O(\skid_buffer[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00CC00F000AA0000)) 
    \skid_buffer[23]_i_3 
       (.I0(m_axi_rdata[84]),
        .I1(m_axi_rdata[116]),
        .I2(m_axi_rdata[52]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\skid_buffer[23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \skid_buffer[24]_i_1 
       (.I0(\skid_buffer[24]_i_2_n_0 ),
        .I1(m_axi_rdata[21]),
        .I2(f_mux_return76_in),
        .I3(m_axi_rdata[213]),
        .I4(f_mux_return2),
        .I5(\skid_buffer[24]_i_3_n_0 ),
        .O(aa_rmesg[24]));
  LUT5 #(
    .INIT(32'h0A000C00)) 
    \skid_buffer[24]_i_2 
       (.I0(m_axi_rdata[181]),
        .I1(m_axi_rdata[149]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[0]),
        .O(\skid_buffer[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00CC00F000AA0000)) 
    \skid_buffer[24]_i_3 
       (.I0(m_axi_rdata[85]),
        .I1(m_axi_rdata[117]),
        .I2(m_axi_rdata[53]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\skid_buffer[24]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \skid_buffer[25]_i_1 
       (.I0(\skid_buffer[25]_i_2_n_0 ),
        .I1(m_axi_rdata[22]),
        .I2(f_mux_return76_in),
        .I3(m_axi_rdata[214]),
        .I4(f_mux_return2),
        .I5(\skid_buffer[25]_i_3_n_0 ),
        .O(aa_rmesg[25]));
  LUT5 #(
    .INIT(32'h0A000C00)) 
    \skid_buffer[25]_i_2 
       (.I0(m_axi_rdata[182]),
        .I1(m_axi_rdata[150]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[0]),
        .O(\skid_buffer[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFC0F0A00FC000A00)) 
    \skid_buffer[25]_i_3 
       (.I0(m_axi_rdata[86]),
        .I1(m_axi_rdata[118]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(m_axi_rdata[54]),
        .O(\skid_buffer[25]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \skid_buffer[26]_i_1 
       (.I0(\skid_buffer[26]_i_2_n_0 ),
        .I1(m_axi_rdata[23]),
        .I2(f_mux_return76_in),
        .I3(m_axi_rdata[215]),
        .I4(f_mux_return2),
        .I5(\skid_buffer[26]_i_3_n_0 ),
        .O(aa_rmesg[26]));
  LUT5 #(
    .INIT(32'h0A000C00)) 
    \skid_buffer[26]_i_2 
       (.I0(m_axi_rdata[183]),
        .I1(m_axi_rdata[151]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[0]),
        .O(\skid_buffer[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFC0F0A00FC000A00)) 
    \skid_buffer[26]_i_3 
       (.I0(m_axi_rdata[87]),
        .I1(m_axi_rdata[119]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(m_axi_rdata[55]),
        .O(\skid_buffer[26]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \skid_buffer[27]_i_1 
       (.I0(\skid_buffer[27]_i_2_n_0 ),
        .I1(m_axi_rdata[24]),
        .I2(f_mux_return76_in),
        .I3(m_axi_rdata[216]),
        .I4(f_mux_return2),
        .I5(\skid_buffer[27]_i_3_n_0 ),
        .O(aa_rmesg[27]));
  LUT5 #(
    .INIT(32'h0A000C00)) 
    \skid_buffer[27]_i_2 
       (.I0(m_axi_rdata[184]),
        .I1(m_axi_rdata[152]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[0]),
        .O(\skid_buffer[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00CC00F000AA0000)) 
    \skid_buffer[27]_i_3 
       (.I0(m_axi_rdata[88]),
        .I1(m_axi_rdata[120]),
        .I2(m_axi_rdata[56]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\skid_buffer[27]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \skid_buffer[28]_i_1 
       (.I0(\skid_buffer[28]_i_2_n_0 ),
        .I1(m_axi_rdata[25]),
        .I2(f_mux_return76_in),
        .I3(m_axi_rdata[217]),
        .I4(f_mux_return2),
        .I5(\skid_buffer[28]_i_3_n_0 ),
        .O(aa_rmesg[28]));
  LUT5 #(
    .INIT(32'h0A000C00)) 
    \skid_buffer[28]_i_2 
       (.I0(m_axi_rdata[185]),
        .I1(m_axi_rdata[153]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[0]),
        .O(\skid_buffer[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFC0F0A00FC000A00)) 
    \skid_buffer[28]_i_3 
       (.I0(m_axi_rdata[89]),
        .I1(m_axi_rdata[121]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(m_axi_rdata[57]),
        .O(\skid_buffer[28]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \skid_buffer[29]_i_1 
       (.I0(\skid_buffer[29]_i_2_n_0 ),
        .I1(m_axi_rdata[26]),
        .I2(f_mux_return76_in),
        .I3(m_axi_rdata[218]),
        .I4(f_mux_return2),
        .I5(\skid_buffer[29]_i_3_n_0 ),
        .O(aa_rmesg[29]));
  LUT5 #(
    .INIT(32'h0A000C00)) 
    \skid_buffer[29]_i_2 
       (.I0(m_axi_rdata[186]),
        .I1(m_axi_rdata[154]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[0]),
        .O(\skid_buffer[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFC0F0A00FC000A00)) 
    \skid_buffer[29]_i_3 
       (.I0(m_axi_rdata[90]),
        .I1(m_axi_rdata[122]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(m_axi_rdata[58]),
        .O(\skid_buffer[29]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \skid_buffer[2]_i_1 
       (.I0(\skid_buffer[2]_i_2_n_0 ),
        .I1(m_axi_rresp[1]),
        .I2(f_mux_return76_in),
        .I3(m_axi_rresp[13]),
        .I4(f_mux_return2),
        .I5(\skid_buffer[2]_i_3_n_0 ),
        .O(aa_rmesg[2]));
  LUT5 #(
    .INIT(32'h0A000C00)) 
    \skid_buffer[2]_i_2 
       (.I0(m_axi_rresp[11]),
        .I1(m_axi_rresp[9]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[0]),
        .O(\skid_buffer[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFC0F0A00FC000A00)) 
    \skid_buffer[2]_i_3 
       (.I0(m_axi_rresp[5]),
        .I1(m_axi_rresp[7]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(m_axi_rresp[3]),
        .O(\skid_buffer[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \skid_buffer[30]_i_1 
       (.I0(\skid_buffer[30]_i_2_n_0 ),
        .I1(m_axi_rdata[27]),
        .I2(f_mux_return76_in),
        .I3(m_axi_rdata[219]),
        .I4(f_mux_return2),
        .I5(\skid_buffer[30]_i_3_n_0 ),
        .O(aa_rmesg[30]));
  LUT5 #(
    .INIT(32'h0A000C00)) 
    \skid_buffer[30]_i_2 
       (.I0(m_axi_rdata[187]),
        .I1(m_axi_rdata[155]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[0]),
        .O(\skid_buffer[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFC0F0A00FC000A00)) 
    \skid_buffer[30]_i_3 
       (.I0(m_axi_rdata[91]),
        .I1(m_axi_rdata[123]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(m_axi_rdata[59]),
        .O(\skid_buffer[30]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \skid_buffer[31]_i_1 
       (.I0(\skid_buffer[31]_i_2_n_0 ),
        .I1(m_axi_rdata[28]),
        .I2(f_mux_return76_in),
        .I3(m_axi_rdata[220]),
        .I4(f_mux_return2),
        .I5(\skid_buffer[31]_i_3_n_0 ),
        .O(aa_rmesg[31]));
  LUT5 #(
    .INIT(32'h0A000C00)) 
    \skid_buffer[31]_i_2 
       (.I0(m_axi_rdata[188]),
        .I1(m_axi_rdata[156]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[0]),
        .O(\skid_buffer[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFC0F0A00FC000A00)) 
    \skid_buffer[31]_i_3 
       (.I0(m_axi_rdata[92]),
        .I1(m_axi_rdata[124]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(m_axi_rdata[60]),
        .O(\skid_buffer[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \skid_buffer[32]_i_1 
       (.I0(\skid_buffer[32]_i_2_n_0 ),
        .I1(m_axi_rdata[29]),
        .I2(f_mux_return76_in),
        .I3(m_axi_rdata[221]),
        .I4(f_mux_return2),
        .I5(\skid_buffer[32]_i_3_n_0 ),
        .O(aa_rmesg[32]));
  LUT5 #(
    .INIT(32'h0A000C00)) 
    \skid_buffer[32]_i_2 
       (.I0(m_axi_rdata[189]),
        .I1(m_axi_rdata[157]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[0]),
        .O(\skid_buffer[32]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00CC00F000AA0000)) 
    \skid_buffer[32]_i_3 
       (.I0(m_axi_rdata[93]),
        .I1(m_axi_rdata[125]),
        .I2(m_axi_rdata[61]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\skid_buffer[32]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \skid_buffer[33]_i_1 
       (.I0(\skid_buffer[33]_i_2_n_0 ),
        .I1(m_axi_rdata[30]),
        .I2(f_mux_return76_in),
        .I3(m_axi_rdata[222]),
        .I4(f_mux_return2),
        .I5(\skid_buffer[33]_i_3_n_0 ),
        .O(aa_rmesg[33]));
  LUT5 #(
    .INIT(32'h0A000C00)) 
    \skid_buffer[33]_i_2 
       (.I0(m_axi_rdata[190]),
        .I1(m_axi_rdata[158]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[0]),
        .O(\skid_buffer[33]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFC0F0A00FC000A00)) 
    \skid_buffer[33]_i_3 
       (.I0(m_axi_rdata[94]),
        .I1(m_axi_rdata[126]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(m_axi_rdata[62]),
        .O(\skid_buffer[33]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \skid_buffer[34]_i_1 
       (.I0(\skid_buffer[34]_i_2_n_0 ),
        .I1(m_axi_rdata[31]),
        .I2(f_mux_return76_in),
        .I3(m_axi_rdata[223]),
        .I4(f_mux_return2),
        .I5(\skid_buffer[34]_i_3_n_0 ),
        .O(aa_rmesg[34]));
  LUT5 #(
    .INIT(32'h0A000C00)) 
    \skid_buffer[34]_i_2 
       (.I0(m_axi_rdata[191]),
        .I1(m_axi_rdata[159]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[0]),
        .O(\skid_buffer[34]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFC0F0A00FC000A00)) 
    \skid_buffer[34]_i_3 
       (.I0(m_axi_rdata[95]),
        .I1(m_axi_rdata[127]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(m_axi_rdata[63]),
        .O(\skid_buffer[34]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \skid_buffer[3]_i_1 
       (.I0(\skid_buffer[3]_i_2_n_0 ),
        .I1(m_axi_rdata[0]),
        .I2(f_mux_return76_in),
        .I3(m_axi_rdata[192]),
        .I4(f_mux_return2),
        .I5(\skid_buffer[3]_i_3_n_0 ),
        .O(aa_rmesg[3]));
  LUT5 #(
    .INIT(32'h0A000C00)) 
    \skid_buffer[3]_i_2 
       (.I0(m_axi_rdata[160]),
        .I1(m_axi_rdata[128]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[0]),
        .O(\skid_buffer[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00CC00F000AA0000)) 
    \skid_buffer[3]_i_3 
       (.I0(m_axi_rdata[64]),
        .I1(m_axi_rdata[96]),
        .I2(m_axi_rdata[32]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\skid_buffer[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \skid_buffer[4]_i_1 
       (.I0(\skid_buffer[4]_i_2_n_0 ),
        .I1(m_axi_rdata[1]),
        .I2(f_mux_return76_in),
        .I3(m_axi_rdata[193]),
        .I4(f_mux_return2),
        .I5(\skid_buffer[4]_i_3_n_0 ),
        .O(aa_rmesg[4]));
  LUT5 #(
    .INIT(32'h0A000C00)) 
    \skid_buffer[4]_i_2 
       (.I0(m_axi_rdata[161]),
        .I1(m_axi_rdata[129]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[0]),
        .O(\skid_buffer[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00CC00F000AA0000)) 
    \skid_buffer[4]_i_3 
       (.I0(m_axi_rdata[65]),
        .I1(m_axi_rdata[97]),
        .I2(m_axi_rdata[33]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\skid_buffer[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \skid_buffer[5]_i_1 
       (.I0(\skid_buffer[5]_i_2_n_0 ),
        .I1(m_axi_rdata[2]),
        .I2(f_mux_return76_in),
        .I3(m_axi_rdata[194]),
        .I4(f_mux_return2),
        .I5(\skid_buffer[5]_i_3_n_0 ),
        .O(aa_rmesg[5]));
  LUT5 #(
    .INIT(32'h0A000C00)) 
    \skid_buffer[5]_i_2 
       (.I0(m_axi_rdata[162]),
        .I1(m_axi_rdata[130]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[0]),
        .O(\skid_buffer[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFC0F0A00FC000A00)) 
    \skid_buffer[5]_i_3 
       (.I0(m_axi_rdata[66]),
        .I1(m_axi_rdata[98]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(m_axi_rdata[34]),
        .O(\skid_buffer[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \skid_buffer[6]_i_1 
       (.I0(\skid_buffer[6]_i_2_n_0 ),
        .I1(m_axi_rdata[3]),
        .I2(f_mux_return76_in),
        .I3(m_axi_rdata[195]),
        .I4(f_mux_return2),
        .I5(\skid_buffer[6]_i_3_n_0 ),
        .O(aa_rmesg[6]));
  LUT5 #(
    .INIT(32'h0A000C00)) 
    \skid_buffer[6]_i_2 
       (.I0(m_axi_rdata[163]),
        .I1(m_axi_rdata[131]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[0]),
        .O(\skid_buffer[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFC0F0A00FC000A00)) 
    \skid_buffer[6]_i_3 
       (.I0(m_axi_rdata[67]),
        .I1(m_axi_rdata[99]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(m_axi_rdata[35]),
        .O(\skid_buffer[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \skid_buffer[7]_i_1 
       (.I0(\skid_buffer[7]_i_2_n_0 ),
        .I1(m_axi_rdata[4]),
        .I2(f_mux_return76_in),
        .I3(m_axi_rdata[196]),
        .I4(f_mux_return2),
        .I5(\skid_buffer[7]_i_3_n_0 ),
        .O(aa_rmesg[7]));
  LUT5 #(
    .INIT(32'h0A000C00)) 
    \skid_buffer[7]_i_2 
       (.I0(m_axi_rdata[164]),
        .I1(m_axi_rdata[132]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[0]),
        .O(\skid_buffer[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFC0F0A00FC000A00)) 
    \skid_buffer[7]_i_3 
       (.I0(m_axi_rdata[68]),
        .I1(m_axi_rdata[100]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(m_axi_rdata[36]),
        .O(\skid_buffer[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \skid_buffer[8]_i_1 
       (.I0(\skid_buffer[8]_i_2_n_0 ),
        .I1(m_axi_rdata[5]),
        .I2(f_mux_return76_in),
        .I3(m_axi_rdata[197]),
        .I4(f_mux_return2),
        .I5(\skid_buffer[8]_i_3_n_0 ),
        .O(aa_rmesg[8]));
  LUT5 #(
    .INIT(32'h0A000C00)) 
    \skid_buffer[8]_i_2 
       (.I0(m_axi_rdata[165]),
        .I1(m_axi_rdata[133]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[0]),
        .O(\skid_buffer[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00CC00F000AA0000)) 
    \skid_buffer[8]_i_3 
       (.I0(m_axi_rdata[69]),
        .I1(m_axi_rdata[101]),
        .I2(m_axi_rdata[37]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\skid_buffer[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \skid_buffer[9]_i_1 
       (.I0(\skid_buffer[9]_i_2_n_0 ),
        .I1(m_axi_rdata[6]),
        .I2(f_mux_return76_in),
        .I3(m_axi_rdata[198]),
        .I4(f_mux_return2),
        .I5(\skid_buffer[9]_i_3_n_0 ),
        .O(aa_rmesg[9]));
  LUT5 #(
    .INIT(32'h0A000C00)) 
    \skid_buffer[9]_i_2 
       (.I0(m_axi_rdata[166]),
        .I1(m_axi_rdata[134]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[0]),
        .O(\skid_buffer[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00CC00F000AA0000)) 
    \skid_buffer[9]_i_3 
       (.I0(m_axi_rdata[70]),
        .I1(m_axi_rdata[102]),
        .I2(m_axi_rdata[38]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\skid_buffer[9]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(skid_buffer[0]),
        .Q(\skid_buffer_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[10] 
       (.C(aclk),
        .CE(aa_rready),
        .D(aa_rmesg[10]),
        .Q(\skid_buffer_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[11] 
       (.C(aclk),
        .CE(aa_rready),
        .D(aa_rmesg[11]),
        .Q(\skid_buffer_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[12] 
       (.C(aclk),
        .CE(aa_rready),
        .D(aa_rmesg[12]),
        .Q(\skid_buffer_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[13] 
       (.C(aclk),
        .CE(aa_rready),
        .D(aa_rmesg[13]),
        .Q(\skid_buffer_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[14] 
       (.C(aclk),
        .CE(aa_rready),
        .D(aa_rmesg[14]),
        .Q(\skid_buffer_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[15] 
       (.C(aclk),
        .CE(aa_rready),
        .D(aa_rmesg[15]),
        .Q(\skid_buffer_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[16] 
       (.C(aclk),
        .CE(aa_rready),
        .D(aa_rmesg[16]),
        .Q(\skid_buffer_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[17] 
       (.C(aclk),
        .CE(aa_rready),
        .D(aa_rmesg[17]),
        .Q(\skid_buffer_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[18] 
       (.C(aclk),
        .CE(aa_rready),
        .D(aa_rmesg[18]),
        .Q(\skid_buffer_reg_n_0_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[19] 
       (.C(aclk),
        .CE(aa_rready),
        .D(aa_rmesg[19]),
        .Q(\skid_buffer_reg_n_0_[19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[1] 
       (.C(aclk),
        .CE(aa_rready),
        .D(aa_rmesg[1]),
        .Q(\skid_buffer_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[20] 
       (.C(aclk),
        .CE(aa_rready),
        .D(aa_rmesg[20]),
        .Q(\skid_buffer_reg_n_0_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[21] 
       (.C(aclk),
        .CE(aa_rready),
        .D(aa_rmesg[21]),
        .Q(\skid_buffer_reg_n_0_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[22] 
       (.C(aclk),
        .CE(aa_rready),
        .D(aa_rmesg[22]),
        .Q(\skid_buffer_reg_n_0_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[23] 
       (.C(aclk),
        .CE(aa_rready),
        .D(aa_rmesg[23]),
        .Q(\skid_buffer_reg_n_0_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[24] 
       (.C(aclk),
        .CE(aa_rready),
        .D(aa_rmesg[24]),
        .Q(\skid_buffer_reg_n_0_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[25] 
       (.C(aclk),
        .CE(aa_rready),
        .D(aa_rmesg[25]),
        .Q(\skid_buffer_reg_n_0_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[26] 
       (.C(aclk),
        .CE(aa_rready),
        .D(aa_rmesg[26]),
        .Q(\skid_buffer_reg_n_0_[26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[27] 
       (.C(aclk),
        .CE(aa_rready),
        .D(aa_rmesg[27]),
        .Q(\skid_buffer_reg_n_0_[27] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[28] 
       (.C(aclk),
        .CE(aa_rready),
        .D(aa_rmesg[28]),
        .Q(\skid_buffer_reg_n_0_[28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[29] 
       (.C(aclk),
        .CE(aa_rready),
        .D(aa_rmesg[29]),
        .Q(\skid_buffer_reg_n_0_[29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[2] 
       (.C(aclk),
        .CE(aa_rready),
        .D(aa_rmesg[2]),
        .Q(\skid_buffer_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[30] 
       (.C(aclk),
        .CE(aa_rready),
        .D(aa_rmesg[30]),
        .Q(\skid_buffer_reg_n_0_[30] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[31] 
       (.C(aclk),
        .CE(aa_rready),
        .D(aa_rmesg[31]),
        .Q(\skid_buffer_reg_n_0_[31] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[32] 
       (.C(aclk),
        .CE(aa_rready),
        .D(aa_rmesg[32]),
        .Q(\skid_buffer_reg_n_0_[32] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[33] 
       (.C(aclk),
        .CE(aa_rready),
        .D(aa_rmesg[33]),
        .Q(\skid_buffer_reg_n_0_[33] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[34] 
       (.C(aclk),
        .CE(aa_rready),
        .D(aa_rmesg[34]),
        .Q(\skid_buffer_reg_n_0_[34] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[3] 
       (.C(aclk),
        .CE(aa_rready),
        .D(aa_rmesg[3]),
        .Q(\skid_buffer_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[4] 
       (.C(aclk),
        .CE(aa_rready),
        .D(aa_rmesg[4]),
        .Q(\skid_buffer_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[5] 
       (.C(aclk),
        .CE(aa_rready),
        .D(aa_rmesg[5]),
        .Q(\skid_buffer_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[6] 
       (.C(aclk),
        .CE(aa_rready),
        .D(aa_rmesg[6]),
        .Q(\skid_buffer_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[7] 
       (.C(aclk),
        .CE(aa_rready),
        .D(aa_rmesg[7]),
        .Q(\skid_buffer_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[8] 
       (.C(aclk),
        .CE(aa_rready),
        .D(aa_rmesg[8]),
        .Q(\skid_buffer_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[9] 
       (.C(aclk),
        .CE(aa_rready),
        .D(aa_rmesg[9]),
        .Q(\skid_buffer_reg_n_0_[9] ),
        .R(1'b0));
endmodule

module s00_couplers_imp_1PQZU0N
   (S00_AXI_awready,
    S00_AXI_wready,
    S00_AXI_bid,
    S00_AXI_bresp,
    S00_AXI_bvalid,
    S00_AXI_arready,
    S00_AXI_rid,
    S00_AXI_rdata,
    S00_AXI_rresp,
    S00_AXI_rlast,
    S00_AXI_rvalid,
    m_axi_awaddr,
    m_axi_awprot,
    m_axi_awvalid,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wvalid,
    m_axi_bready,
    m_axi_araddr,
    m_axi_arprot,
    m_axi_arvalid,
    m_axi_rready,
    ACLK,
    ARESETN,
    S00_AXI_awid,
    S00_AXI_awaddr,
    S00_AXI_awlen,
    S00_AXI_awsize,
    S00_AXI_awburst,
    S00_AXI_awlock,
    S00_AXI_awcache,
    S00_AXI_awprot,
    S00_AXI_awqos,
    S00_AXI_awvalid,
    S00_AXI_wid,
    S00_AXI_wdata,
    S00_AXI_wstrb,
    S00_AXI_wlast,
    S00_AXI_wvalid,
    S00_AXI_bready,
    S00_AXI_arid,
    S00_AXI_araddr,
    S00_AXI_arlen,
    S00_AXI_arsize,
    S00_AXI_arburst,
    S00_AXI_arlock,
    S00_AXI_arcache,
    S00_AXI_arprot,
    S00_AXI_arqos,
    S00_AXI_arvalid,
    S00_AXI_rready,
    s_axi_awready,
    s_axi_wready,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_arready,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rvalid);
  output S00_AXI_awready;
  output S00_AXI_wready;
  output [11:0]S00_AXI_bid;
  output [1:0]S00_AXI_bresp;
  output S00_AXI_bvalid;
  output S00_AXI_arready;
  output [11:0]S00_AXI_rid;
  output [31:0]S00_AXI_rdata;
  output [1:0]S00_AXI_rresp;
  output S00_AXI_rlast;
  output S00_AXI_rvalid;
  output [31:0]m_axi_awaddr;
  output [2:0]m_axi_awprot;
  output m_axi_awvalid;
  output [31:0]m_axi_wdata;
  output [3:0]m_axi_wstrb;
  output m_axi_wvalid;
  output m_axi_bready;
  output [31:0]m_axi_araddr;
  output [2:0]m_axi_arprot;
  output m_axi_arvalid;
  output m_axi_rready;
  input ACLK;
  input ARESETN;
  input [11:0]S00_AXI_awid;
  input [31:0]S00_AXI_awaddr;
  input [3:0]S00_AXI_awlen;
  input [2:0]S00_AXI_awsize;
  input [1:0]S00_AXI_awburst;
  input [1:0]S00_AXI_awlock;
  input [3:0]S00_AXI_awcache;
  input [2:0]S00_AXI_awprot;
  input [3:0]S00_AXI_awqos;
  input S00_AXI_awvalid;
  input [11:0]S00_AXI_wid;
  input [31:0]S00_AXI_wdata;
  input [3:0]S00_AXI_wstrb;
  input S00_AXI_wlast;
  input S00_AXI_wvalid;
  input S00_AXI_bready;
  input [11:0]S00_AXI_arid;
  input [31:0]S00_AXI_araddr;
  input [3:0]S00_AXI_arlen;
  input [2:0]S00_AXI_arsize;
  input [1:0]S00_AXI_arburst;
  input [1:0]S00_AXI_arlock;
  input [3:0]S00_AXI_arcache;
  input [2:0]S00_AXI_arprot;
  input [3:0]S00_AXI_arqos;
  input S00_AXI_arvalid;
  input S00_AXI_rready;
  input [0:0]s_axi_awready;
  input [0:0]s_axi_wready;
  input [1:0]s_axi_bresp;
  input [0:0]s_axi_bvalid;
  input [0:0]s_axi_arready;
  input [31:0]s_axi_rdata;
  input [1:0]s_axi_rresp;
  input [0:0]s_axi_rvalid;

  wire ACLK;
  wire ARESETN;
  wire [31:0]S00_AXI_araddr;
  wire [1:0]S00_AXI_arburst;
  wire [3:0]S00_AXI_arcache;
  wire [11:0]S00_AXI_arid;
  wire [3:0]S00_AXI_arlen;
  wire [1:0]S00_AXI_arlock;
  wire [2:0]S00_AXI_arprot;
  wire [3:0]S00_AXI_arqos;
  wire S00_AXI_arready;
  wire [2:0]S00_AXI_arsize;
  wire S00_AXI_arvalid;
  wire [31:0]S00_AXI_awaddr;
  wire [1:0]S00_AXI_awburst;
  wire [3:0]S00_AXI_awcache;
  wire [11:0]S00_AXI_awid;
  wire [3:0]S00_AXI_awlen;
  wire [1:0]S00_AXI_awlock;
  wire [2:0]S00_AXI_awprot;
  wire [3:0]S00_AXI_awqos;
  wire S00_AXI_awready;
  wire [2:0]S00_AXI_awsize;
  wire S00_AXI_awvalid;
  wire [11:0]S00_AXI_bid;
  wire S00_AXI_bready;
  wire [1:0]S00_AXI_bresp;
  wire S00_AXI_bvalid;
  wire [31:0]S00_AXI_rdata;
  wire [11:0]S00_AXI_rid;
  wire S00_AXI_rlast;
  wire S00_AXI_rready;
  wire [1:0]S00_AXI_rresp;
  wire S00_AXI_rvalid;
  wire [31:0]S00_AXI_wdata;
  wire [11:0]S00_AXI_wid;
  wire S00_AXI_wlast;
  wire S00_AXI_wready;
  wire [3:0]S00_AXI_wstrb;
  wire S00_AXI_wvalid;
  wire [31:0]m_axi_araddr;
  wire [2:0]m_axi_arprot;
  wire m_axi_arvalid;
  wire [31:0]m_axi_awaddr;
  wire [2:0]m_axi_awprot;
  wire m_axi_awvalid;
  wire m_axi_bready;
  wire m_axi_rready;
  wire [31:0]m_axi_wdata;
  wire [3:0]m_axi_wstrb;
  wire m_axi_wvalid;
  wire [0:0]s_axi_arready;
  wire [0:0]s_axi_awready;
  wire [1:0]s_axi_bresp;
  wire [0:0]s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire [1:0]s_axi_rresp;
  wire [0:0]s_axi_rvalid;
  wire [0:0]s_axi_wready;

  (* IMPORTED_FROM = "c:/GitHub/ReconHardware/FPGA_Files/Projects/matrixAccelerator/matrixAccelerator.srcs/sources_1/bd/processor/ip/processor_auto_pc_0/processor_auto_pc_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* X_CORE_INFO = "axi_protocol_converter_v2_1_21_axi_protocol_converter,Vivado 2020.1" *) 
  processor_auto_pc_0 auto_pc
       (.aclk(ACLK),
        .aresetn(ARESETN),
        .m_axi_araddr(m_axi_araddr),
        .m_axi_arprot(m_axi_arprot),
        .m_axi_arready(s_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_awaddr(m_axi_awaddr),
        .m_axi_awprot(m_axi_awprot),
        .m_axi_awready(s_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(s_axi_bresp),
        .m_axi_bvalid(s_axi_bvalid),
        .m_axi_rdata(s_axi_rdata),
        .m_axi_rready(m_axi_rready),
        .m_axi_rresp(s_axi_rresp),
        .m_axi_rvalid(s_axi_rvalid),
        .m_axi_wdata(m_axi_wdata),
        .m_axi_wready(s_axi_wready),
        .m_axi_wstrb(m_axi_wstrb),
        .m_axi_wvalid(m_axi_wvalid),
        .s_axi_araddr(S00_AXI_araddr),
        .s_axi_arburst(S00_AXI_arburst),
        .s_axi_arcache(S00_AXI_arcache),
        .s_axi_arid(S00_AXI_arid),
        .s_axi_arlen(S00_AXI_arlen),
        .s_axi_arlock(S00_AXI_arlock),
        .s_axi_arprot(S00_AXI_arprot),
        .s_axi_arqos(S00_AXI_arqos),
        .s_axi_arready(S00_AXI_arready),
        .s_axi_arsize(S00_AXI_arsize),
        .s_axi_arvalid(S00_AXI_arvalid),
        .s_axi_awaddr(S00_AXI_awaddr),
        .s_axi_awburst(S00_AXI_awburst),
        .s_axi_awcache(S00_AXI_awcache),
        .s_axi_awid(S00_AXI_awid),
        .s_axi_awlen(S00_AXI_awlen),
        .s_axi_awlock(S00_AXI_awlock),
        .s_axi_awprot(S00_AXI_awprot),
        .s_axi_awqos(S00_AXI_awqos),
        .s_axi_awready(S00_AXI_awready),
        .s_axi_awsize(S00_AXI_awsize),
        .s_axi_awvalid(S00_AXI_awvalid),
        .s_axi_bid(S00_AXI_bid),
        .s_axi_bready(S00_AXI_bready),
        .s_axi_bresp(S00_AXI_bresp),
        .s_axi_bvalid(S00_AXI_bvalid),
        .s_axi_rdata(S00_AXI_rdata),
        .s_axi_rid(S00_AXI_rid),
        .s_axi_rlast(S00_AXI_rlast),
        .s_axi_rready(S00_AXI_rready),
        .s_axi_rresp(S00_AXI_rresp),
        .s_axi_rvalid(S00_AXI_rvalid),
        .s_axi_wdata(S00_AXI_wdata),
        .s_axi_wid(S00_AXI_wid),
        .s_axi_wlast(S00_AXI_wlast),
        .s_axi_wready(S00_AXI_wready),
        .s_axi_wstrb(S00_AXI_wstrb),
        .s_axi_wvalid(S00_AXI_wvalid));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
