Command: synth_design -mode out_of_context -flatten_hierarchy full -top bubblesort -part xc7a100tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 28495 
WARNING: [Synth 8-2507] parameter declaration becomes local in intgenerator with formal parameter declaration list [/home/sean/vivado_workspace/ooc_bubblesort/Sources/hdl/intgenerator.v:43]
WARNING: [Synth 8-2507] parameter declaration becomes local in intgenerator with formal parameter declaration list [/home/sean/vivado_workspace/ooc_bubblesort/Sources/hdl/intgenerator.v:44]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1058.398 ; gain = 173.324 ; free physical = 8651 ; free virtual = 32816
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'bubblesort' [/home/sean/vivado_workspace/ooc_bubblesort/Sources/hdl/bubblesort.v:33]
	Parameter N_BITS bound to: 8 - type: integer 
	Parameter K_NUMBERS bound to: 49 - type: integer 
INFO: [Synth 8-638] synthesizing module 'stageen' [/home/sean/vivado_workspace/ooc_bubblesort/Sources/hdl/stageen.v:33]
	Parameter N_BITS bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'bitsplit' [/home/sean/vivado_workspace/ooc_bubblesort/Sources/hdl/bitsplit.v:33]
INFO: [Synth 8-256] done synthesizing module 'bitsplit' (1#1) [/home/sean/vivado_workspace/ooc_bubblesort/Sources/hdl/bitsplit.v:33]
INFO: [Synth 8-256] done synthesizing module 'stageen' (2#1) [/home/sean/vivado_workspace/ooc_bubblesort/Sources/hdl/stageen.v:33]
INFO: [Synth 8-638] synthesizing module 'rungenerator' [/home/sean/vivado_workspace/ooc_bubblesort/Sources/hdl/rungenerator.v:33]
	Parameter N_BITS bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rungenerator' (3#1) [/home/sean/vivado_workspace/ooc_bubblesort/Sources/hdl/rungenerator.v:33]
INFO: [Synth 8-638] synthesizing module 'intgenerator' [/home/sean/vivado_workspace/ooc_bubblesort/Sources/hdl/intgenerator.v:33]
	Parameter N_BITS bound to: 8 - type: integer 
	Parameter K_NUMBERS bound to: 49 - type: integer 
	Parameter P_PULSES bound to: 10 - type: integer 
	Parameter P_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'intgenerator' (4#1) [/home/sean/vivado_workspace/ooc_bubblesort/Sources/hdl/intgenerator.v:33]
INFO: [Synth 8-256] done synthesizing module 'bubblesort' (5#1) [/home/sean/vivado_workspace/ooc_bubblesort/Sources/hdl/bubblesort.v:33]
WARNING: [Synth 8-3331] design bubblesort has unconnected port abort_i
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1083.648 ; gain = 198.574 ; free physical = 8625 ; free virtual = 32790
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1083.648 ; gain = 198.574 ; free physical = 8625 ; free virtual = 32790
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1091.652 ; gain = 206.578 ; free physical = 8625 ; free virtual = 32790
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1100.668 ; gain = 215.594 ; free physical = 8617 ; free virtual = 32782
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 49    
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 49    
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 100   
	                1 Bit    Registers := 298   
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 49    
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 149   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module bubblesort 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module rungenerator 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module intgenerator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module bitsplit 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module stageen 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1188.098 ; gain = 303.023 ; free physical = 8532 ; free virtual = 32697
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design bubblesort has unconnected port abort_i
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1196.105 ; gain = 311.031 ; free physical = 8523 ; free virtual = 32688
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1196.105 ; gain = 311.031 ; free physical = 8523 ; free virtual = 32688

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'STAGEN[0].stage/split_module/r_swap_reg[0]' (FD) to 'STAGEN[0].stage/split_module/r_bit1_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\STAGEN[0].stage/split_module/r_bit1_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\STAGEN[0].stage/split_module/r_compare_result_reg )
INFO: [Synth 8-3886] merging instance 'STAGEN[0].stage/split_module/r_bit1_reg' (FD) to 'STAGEN[0].stage/split_module/r_swap_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\STAGEN[0].stage/split_module/r_swap_reg[1] )
INFO: [Synth 8-3886] merging instance 'STAGEN[1].stage/split_module/r_swap_reg[0]' (FD) to 'STAGEN[0].stage/split_module/r_swap_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\STAGEN[0].stage/split_module/r_swap_reg[1] )
WARNING: [Synth 8-3332] Sequential element (STAGEN[0].stage/split_module/r_freeze_compare_reg) is unused and will be removed from module bubblesort.
WARNING: [Synth 8-3332] Sequential element (STAGEN[0].stage/split_module/r_compare_result_reg) is unused and will be removed from module bubblesort.
WARNING: [Synth 8-3332] Sequential element (STAGEN[0].stage/split_module/r_bit1_reg) is unused and will be removed from module bubblesort.
WARNING: [Synth 8-3332] Sequential element (STAGEN[0].stage/split_module/r_swap_reg[0]) is unused and will be removed from module bubblesort.
WARNING: [Synth 8-3332] Sequential element (STAGEN[0].stage/split_module/r_swap_reg[1]) is unused and will be removed from module bubblesort.
WARNING: [Synth 8-3332] Sequential element (STAGEN[1].stage/split_module/r_swap_reg[0]) is unused and will be removed from module bubblesort.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1212.121 ; gain = 327.047 ; free physical = 8505 ; free virtual = 32670
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1212.121 ; gain = 327.047 ; free physical = 8505 ; free virtual = 32670

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1212.121 ; gain = 327.047 ; free physical = 8505 ; free virtual = 32670
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1223.137 ; gain = 338.062 ; free physical = 8496 ; free virtual = 32661
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1223.137 ; gain = 338.062 ; free physical = 8496 ; free virtual = 32661

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1223.137 ; gain = 338.062 ; free physical = 8496 ; free virtual = 32661
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1223.137 ; gain = 338.062 ; free physical = 8496 ; free virtual = 32661
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1223.137 ; gain = 338.062 ; free physical = 8496 ; free virtual = 32661
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1223.137 ; gain = 338.062 ; free physical = 8496 ; free virtual = 32661
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name          | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|bubblesort  | r_value_66_reg[1] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+-------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |LUT1   |     1|
|2     |LUT2   |    58|
|3     |LUT3   |   539|
|4     |LUT4   |    50|
|5     |LUT5   |    51|
|6     |LUT6   |     1|
|7     |SRL16E |     1|
|8     |FDRE   |   897|
|9     |FDSE   |     2|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  1600|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1223.137 ; gain = 338.062 ; free physical = 8496 ; free virtual = 32661
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1223.137 ; gain = 246.922 ; free physical = 8496 ; free virtual = 32661
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1223.145 ; gain = 338.070 ; free physical = 8496 ; free virtual = 32661
INFO: [Project 1-571] Translating synthesized netlist
WARNING: [Netlist 29-101] Netlist 'bubblesort' is not ideal for floorplanning, since the cellview 'bubblesort' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1385.008 ; gain = 421.379 ; free physical = 8429 ; free virtual = 32594
