// Seed: 3940105604
module module_0 (
    id_1,
    module_0,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_6;
  assign id_2 = id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output logic [7:0] id_1;
  assign id_1[""] = !id_2;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_4,
      id_3
  );
endmodule
