#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Fri May 17 22:34:20 2024
# Process ID: 9000
# Current directory: C:/Users/Robert/Documents/facultate/anu2/ac/pipeline_MIPS/pipeline_MIPS.runs/synth_1
# Command line: vivado.exe -log test_env.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source test_env.tcl
# Log file: C:/Users/Robert/Documents/facultate/anu2/ac/pipeline_MIPS/pipeline_MIPS.runs/synth_1/test_env.vds
# Journal file: C:/Users/Robert/Documents/facultate/anu2/ac/pipeline_MIPS/pipeline_MIPS.runs/synth_1\vivado.jou
# Running On: Robi, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 8, Host memory: 16891 MB
#-----------------------------------------------------------
source test_env.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 473.703 ; gain = 178.270
Command: read_checkpoint -auto_incremental -incremental C:/Users/Robert/Documents/facultate/anu2/ac/pipeline_MIPS/pipeline_MIPS.srcs/utils_1/imports/synth_1/test_env.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/Robert/Documents/facultate/anu2/ac/pipeline_MIPS/pipeline_MIPS.srcs/utils_1/imports/synth_1/test_env.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top test_env -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12140
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 1328.715 ; gain = 441.434
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'test_env' [C:/Users/Robert/Documents/facultate/anu2/ac/pipeline_MIPS/pipeline_MIPS.srcs/sources_1/imports/test_env/test_env.vhd:22]
INFO: [Synth 8-3491] module 'MPG' declared at 'C:/Users/Robert/Documents/facultate/anu2/ac/pipeline_MIPS/pipeline_MIPS.srcs/sources_1/imports/test_env/MPG.vhd:14' bound to instance 'monopulse' of component 'MPG' [C:/Users/Robert/Documents/facultate/anu2/ac/pipeline_MIPS/pipeline_MIPS.srcs/sources_1/imports/test_env/test_env.vhd:141]
INFO: [Synth 8-638] synthesizing module 'MPG' [C:/Users/Robert/Documents/facultate/anu2/ac/pipeline_MIPS/pipeline_MIPS.srcs/sources_1/imports/test_env/MPG.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'MPG' (0#1) [C:/Users/Robert/Documents/facultate/anu2/ac/pipeline_MIPS/pipeline_MIPS.srcs/sources_1/imports/test_env/MPG.vhd:20]
INFO: [Synth 8-3491] module 'IFetch' declared at 'C:/Users/Robert/Documents/facultate/anu2/ac/pipeline_MIPS/pipeline_MIPS.srcs/sources_1/imports/test_env/IFetch.vhd:14' bound to instance 'inst_IFetch' of component 'IFetch' [C:/Users/Robert/Documents/facultate/anu2/ac/pipeline_MIPS/pipeline_MIPS.srcs/sources_1/imports/test_env/test_env.vhd:144]
INFO: [Synth 8-638] synthesizing module 'IFetch' [C:/Users/Robert/Documents/facultate/anu2/ac/pipeline_MIPS/pipeline_MIPS.srcs/sources_1/imports/test_env/IFetch.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'IFetch' (0#1) [C:/Users/Robert/Documents/facultate/anu2/ac/pipeline_MIPS/pipeline_MIPS.srcs/sources_1/imports/test_env/IFetch.vhd:26]
INFO: [Synth 8-3491] module 'ID' declared at 'C:/Users/Robert/Documents/facultate/anu2/ac/pipeline_MIPS/pipeline_MIPS.srcs/sources_1/imports/test_env/ID.vhd:14' bound to instance 'inst_ID' of component 'ID' [C:/Users/Robert/Documents/facultate/anu2/ac/pipeline_MIPS/pipeline_MIPS.srcs/sources_1/imports/test_env/test_env.vhd:145]
INFO: [Synth 8-638] synthesizing module 'ID' [C:/Users/Robert/Documents/facultate/anu2/ac/pipeline_MIPS/pipeline_MIPS.srcs/sources_1/imports/test_env/ID.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'ID' (0#1) [C:/Users/Robert/Documents/facultate/anu2/ac/pipeline_MIPS/pipeline_MIPS.srcs/sources_1/imports/test_env/ID.vhd:31]
INFO: [Synth 8-3491] module 'UC' declared at 'C:/Users/Robert/Documents/facultate/anu2/ac/pipeline_MIPS/pipeline_MIPS.srcs/sources_1/imports/test_env/UC.vhd:13' bound to instance 'inst_UC' of component 'UC' [C:/Users/Robert/Documents/facultate/anu2/ac/pipeline_MIPS/pipeline_MIPS.srcs/sources_1/imports/test_env/test_env.vhd:146]
INFO: [Synth 8-638] synthesizing module 'UC' [C:/Users/Robert/Documents/facultate/anu2/ac/pipeline_MIPS/pipeline_MIPS.srcs/sources_1/imports/test_env/UC.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'UC' (0#1) [C:/Users/Robert/Documents/facultate/anu2/ac/pipeline_MIPS/pipeline_MIPS.srcs/sources_1/imports/test_env/UC.vhd:26]
INFO: [Synth 8-3491] module 'EX' declared at 'C:/Users/Robert/Documents/facultate/anu2/ac/pipeline_MIPS/pipeline_MIPS.srcs/sources_1/imports/test_env/EX.vhd:16' bound to instance 'inst_EX' of component 'EX' [C:/Users/Robert/Documents/facultate/anu2/ac/pipeline_MIPS/pipeline_MIPS.srcs/sources_1/imports/test_env/test_env.vhd:147]
INFO: [Synth 8-638] synthesizing module 'EX' [C:/Users/Robert/Documents/facultate/anu2/ac/pipeline_MIPS/pipeline_MIPS.srcs/sources_1/imports/test_env/EX.vhd:34]
INFO: [Synth 8-226] default block is never used [C:/Users/Robert/Documents/facultate/anu2/ac/pipeline_MIPS/pipeline_MIPS.srcs/sources_1/imports/test_env/EX.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'EX' (0#1) [C:/Users/Robert/Documents/facultate/anu2/ac/pipeline_MIPS/pipeline_MIPS.srcs/sources_1/imports/test_env/EX.vhd:34]
INFO: [Synth 8-3491] module 'MEM' declared at 'C:/Users/Robert/Documents/facultate/anu2/ac/pipeline_MIPS/pipeline_MIPS.srcs/sources_1/imports/test_env/MEM.vhd:14' bound to instance 'inst_MEM' of component 'MEM' [C:/Users/Robert/Documents/facultate/anu2/ac/pipeline_MIPS/pipeline_MIPS.srcs/sources_1/imports/test_env/test_env.vhd:148]
INFO: [Synth 8-638] synthesizing module 'MEM' [C:/Users/Robert/Documents/facultate/anu2/ac/pipeline_MIPS/pipeline_MIPS.srcs/sources_1/imports/test_env/MEM.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'MEM' (0#1) [C:/Users/Robert/Documents/facultate/anu2/ac/pipeline_MIPS/pipeline_MIPS.srcs/sources_1/imports/test_env/MEM.vhd:24]
INFO: [Synth 8-226] default block is never used [C:/Users/Robert/Documents/facultate/anu2/ac/pipeline_MIPS/pipeline_MIPS.srcs/sources_1/imports/test_env/test_env.vhd:229]
INFO: [Synth 8-3491] module 'SSD' declared at 'C:/Users/Robert/Documents/facultate/anu2/ac/pipeline_MIPS/pipeline_MIPS.srcs/sources_1/imports/test_env/SSD.vhd:14' bound to instance 'display' of component 'SSD' [C:/Users/Robert/Documents/facultate/anu2/ac/pipeline_MIPS/pipeline_MIPS.srcs/sources_1/imports/test_env/test_env.vhd:240]
INFO: [Synth 8-638] synthesizing module 'SSD' [C:/Users/Robert/Documents/facultate/anu2/ac/pipeline_MIPS/pipeline_MIPS.srcs/sources_1/imports/test_env/SSD.vhd:21]
INFO: [Synth 8-226] default block is never used [C:/Users/Robert/Documents/facultate/anu2/ac/pipeline_MIPS/pipeline_MIPS.srcs/sources_1/imports/test_env/SSD.vhd:40]
INFO: [Synth 8-226] default block is never used [C:/Users/Robert/Documents/facultate/anu2/ac/pipeline_MIPS/pipeline_MIPS.srcs/sources_1/imports/test_env/SSD.vhd:55]
INFO: [Synth 8-226] default block is never used [C:/Users/Robert/Documents/facultate/anu2/ac/pipeline_MIPS/pipeline_MIPS.srcs/sources_1/imports/test_env/SSD.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'SSD' (0#1) [C:/Users/Robert/Documents/facultate/anu2/ac/pipeline_MIPS/pipeline_MIPS.srcs/sources_1/imports/test_env/SSD.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'test_env' (0#1) [C:/Users/Robert/Documents/facultate/anu2/ac/pipeline_MIPS/pipeline_MIPS.srcs/sources_1/imports/test_env/test_env.vhd:22]
WARNING: [Synth 8-6014] Unused sequential element MemWrite_ID_EX_reg was removed.  [C:/Users/Robert/Documents/facultate/anu2/ac/pipeline_MIPS/pipeline_MIPS.srcs/sources_1/imports/test_env/test_env.vhd:171]
WARNING: [Synth 8-6014] Unused sequential element MemWrite_EX_MEM_reg was removed.  [C:/Users/Robert/Documents/facultate/anu2/ac/pipeline_MIPS/pipeline_MIPS.srcs/sources_1/imports/test_env/test_env.vhd:193]
WARNING: [Synth 8-7129] Port led[15] in module test_env is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[14] in module test_env is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[13] in module test_env is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[12] in module test_env is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[11] in module test_env is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[4] in module test_env is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[3] in module test_env is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[2] in module test_env is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[15] in module test_env is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[14] in module test_env is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[13] in module test_env is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[12] in module test_env is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[11] in module test_env is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[10] in module test_env is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[9] in module test_env is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[8] in module test_env is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[4] in module test_env is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[3] in module test_env is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[2] in module test_env is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[1] in module test_env is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[0] in module test_env is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 1437.535 ; gain = 550.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 1437.535 ; gain = 550.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 1437.535 ; gain = 550.254
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1437.535 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Robert/Documents/facultate/anu2/ac/pipeline_MIPS/pipeline_MIPS.srcs/constrs_1/imports/test_env/NexysA7_test_env.xdc]
Finished Parsing XDC File [C:/Users/Robert/Documents/facultate/anu2/ac/pipeline_MIPS/pipeline_MIPS.srcs/constrs_1/imports/test_env/NexysA7_test_env.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Robert/Documents/facultate/anu2/ac/pipeline_MIPS/pipeline_MIPS.srcs/constrs_1/imports/test_env/NexysA7_test_env.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/test_env_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/test_env_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1531.828 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1531.828 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:33 . Memory (MB): peak = 1531.828 ; gain = 644.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:33 . Memory (MB): peak = 1531.828 ; gain = 644.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:33 . Memory (MB): peak = 1531.828 ; gain = 644.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:34 . Memory (MB): peak = 1531.828 ; gain = 644.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 3     
	   3 Input   32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 12    
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---RAMs : 
	               2K Bit	(64 X 32 bit)          RAMs := 1     
	             1024 Bit	(32 X 32 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 4     
	  33 Input   32 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 1     
	   8 Input    8 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1     
	   9 Input    3 Bit        Muxes := 1     
	  14 Input    3 Bit        Muxes := 1     
	   9 Input    1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port led[15] in module test_env is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[14] in module test_env is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[13] in module test_env is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[12] in module test_env is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[11] in module test_env is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[4] in module test_env is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[3] in module test_env is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[2] in module test_env is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[15] in module test_env is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[14] in module test_env is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[13] in module test_env is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[12] in module test_env is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[11] in module test_env is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[10] in module test_env is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[9] in module test_env is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[8] in module test_env is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[4] in module test_env is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[3] in module test_env is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[2] in module test_env is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[1] in module test_env is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[0] in module test_env is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:45 . Memory (MB): peak = 1531.828 ; gain = 644.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+----------------------+-----------+----------------------+----------------+
|Module Name | RTL Object           | Inference | Size (Depth x Width) | Primitives     | 
+------------+----------------------+-----------+----------------------+----------------+
|test_env    | inst_MEM/MEM_reg     | Implied   | 64 x 32              | RAM64X1S x 32  | 
|test_env    | inst_ID/reg_file_reg | Implied   | 32 x 32              | RAM32M x 12    | 
+------------+----------------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:55 . Memory (MB): peak = 1531.828 ; gain = 644.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:01:11 . Memory (MB): peak = 1577.012 ; gain = 689.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+------------+----------------------+-----------+----------------------+----------------+
|Module Name | RTL Object           | Inference | Size (Depth x Width) | Primitives     | 
+------------+----------------------+-----------+----------------------+----------------+
|test_env    | inst_MEM/MEM_reg     | Implied   | 64 x 32              | RAM64X1S x 32  | 
|test_env    | inst_ID/reg_file_reg | Implied   | 32 x 32              | RAM32M x 12    | 
+------------+----------------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:01:12 . Memory (MB): peak = 1580.449 ; gain = 693.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:42 ; elapsed = 00:01:21 . Memory (MB): peak = 1580.449 ; gain = 693.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:42 ; elapsed = 00:01:21 . Memory (MB): peak = 1580.449 ; gain = 693.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:42 ; elapsed = 00:01:21 . Memory (MB): peak = 1580.449 ; gain = 693.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:42 ; elapsed = 00:01:21 . Memory (MB): peak = 1580.449 ; gain = 693.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:42 ; elapsed = 00:01:21 . Memory (MB): peak = 1580.449 ; gain = 693.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:42 ; elapsed = 00:01:21 . Memory (MB): peak = 1580.449 ; gain = 693.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+---------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name            | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+---------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|test_env    | RegWrite_MEM_WB_reg | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|test_env    | MemtoReg_MEM_WB_reg | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+---------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    46|
|3     |LUT1     |     4|
|4     |LUT2     |    12|
|5     |LUT3     |   113|
|6     |LUT4     |    36|
|7     |LUT5     |    79|
|8     |LUT6     |   186|
|9     |MUXF7    |    32|
|10    |RAM32M   |    10|
|11    |RAM32X1D |     4|
|12    |RAM64X1S |    32|
|13    |SRL16E   |     2|
|14    |FDCE     |    31|
|15    |FDRE     |   379|
|16    |IBUF     |     6|
|17    |OBUF     |    26|
|18    |OBUFT    |     5|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:42 ; elapsed = 00:01:21 . Memory (MB): peak = 1580.449 ; gain = 693.168
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 22 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:01:17 . Memory (MB): peak = 1580.449 ; gain = 598.875
Synthesis Optimization Complete : Time (s): cpu = 00:00:42 ; elapsed = 00:01:21 . Memory (MB): peak = 1580.449 ; gain = 693.168
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1583.281 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 124 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 14 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1586.969 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 46 instances were transformed.
  RAM32M => RAM32M (inverted pins: WCLK) (RAMD32(x6), RAMS32(x2)): 10 instances
  RAM32X1D => RAM32X1D (inverted pins: WCLK) (RAMD32(x2)): 4 instances
  RAM64X1S => RAM64X1S (RAMS64E): 32 instances

Synth Design complete | Checksum: 17d4853f
INFO: [Common 17-83] Releasing license: Synthesis
49 Infos, 45 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:47 ; elapsed = 00:01:34 . Memory (MB): peak = 1586.969 ; gain = 1108.348
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1586.969 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Robert/Documents/facultate/anu2/ac/pipeline_MIPS/pipeline_MIPS.runs/synth_1/test_env.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file test_env_utilization_synth.rpt -pb test_env_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri May 17 22:36:05 2024...
