{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1613553574593 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1613553574594 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 17 14:49:34 2021 " "Processing started: Wed Feb 17 14:49:34 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1613553574594 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613553574594 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Add_Subtract_Primes -c DUT " "Command: quartus_map --read_settings_files=on --write_settings_files=off Add_Subtract_Primes -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613553574594 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1613553574872 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1613553574872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TopLevel.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file TopLevel.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TopLevel-Struct " "Found design unit 1: TopLevel-Struct" {  } { { "TopLevel.vhdl" "" { Text "/home/iamprasann/Desktop/EE214/Lab4/Q2/TopLevel.vhdl" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613553589135 ""} { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "TopLevel.vhdl" "" { Text "/home/iamprasann/Desktop/EE214/Lab4/Q2/TopLevel.vhdl" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613553589135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613553589135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scan_chain.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file scan_chain.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Scan_Chain-behave " "Found design unit 1: Scan_Chain-behave" {  } { { "scan_chain.vhdl" "" { Text "/home/iamprasann/Desktop/EE214/Lab4/Q2/scan_chain.vhdl" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613553589136 ""} { "Info" "ISGN_ENTITY_NAME" "1 Scan_Chain " "Found entity 1: Scan_Chain" {  } { { "scan_chain.vhdl" "" { Text "/home/iamprasann/Desktop/EE214/Lab4/Q2/scan_chain.vhdl" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613553589136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613553589136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scan_reg.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file scan_reg.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Scan_Reg-behave " "Found design unit 1: Scan_Reg-behave" {  } { { "scan_reg.vhdl" "" { Text "/home/iamprasann/Desktop/EE214/Lab4/Q2/scan_reg.vhdl" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613553589137 ""} { "Info" "ISGN_ENTITY_NAME" "1 Scan_Reg " "Found entity 1: Scan_Reg" {  } { { "scan_reg.vhdl" "" { Text "/home/iamprasann/Desktop/EE214/Lab4/Q2/scan_reg.vhdl" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613553589137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613553589137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behave " "Found design unit 1: Testbench-Behave" {  } { { "Testbench.vhd" "" { Text "/home/iamprasann/Desktop/EE214/Lab4/Q2/Testbench.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613553589138 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.vhd" "" { Text "/home/iamprasann/Desktop/EE214/Lab4/Q2/Testbench.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613553589138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613553589138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "OR_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file OR_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OR_4-Struct " "Found design unit 1: OR_4-Struct" {  } { { "OR_4.vhd" "" { Text "/home/iamprasann/Desktop/EE214/Lab4/Q2/OR_4.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613553589139 ""} { "Info" "ISGN_ENTITY_NAME" "1 OR_4 " "Found entity 1: OR_4" {  } { { "OR_4.vhd" "" { Text "/home/iamprasann/Desktop/EE214/Lab4/Q2/OR_4.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613553589139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613553589139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Gates.vhd 17 8 " "Found 17 design units, including 8 entities, in source file Gates.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gates " "Found design unit 1: Gates" {  } { { "Gates.vhd" "" { Text "/home/iamprasann/Desktop/EE214/Lab4/Q2/Gates.vhd" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613553589141 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 INVERTER-Equations " "Found design unit 2: INVERTER-Equations" {  } { { "Gates.vhd" "" { Text "/home/iamprasann/Desktop/EE214/Lab4/Q2/Gates.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613553589141 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 AND_2-Equations " "Found design unit 3: AND_2-Equations" {  } { { "Gates.vhd" "" { Text "/home/iamprasann/Desktop/EE214/Lab4/Q2/Gates.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613553589141 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 NAND_2-Equations " "Found design unit 4: NAND_2-Equations" {  } { { "Gates.vhd" "" { Text "/home/iamprasann/Desktop/EE214/Lab4/Q2/Gates.vhd" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613553589141 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 OR_2-Equations " "Found design unit 5: OR_2-Equations" {  } { { "Gates.vhd" "" { Text "/home/iamprasann/Desktop/EE214/Lab4/Q2/Gates.vhd" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613553589141 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 NOR_2-Equations " "Found design unit 6: NOR_2-Equations" {  } { { "Gates.vhd" "" { Text "/home/iamprasann/Desktop/EE214/Lab4/Q2/Gates.vhd" 90 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613553589141 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 XOR_2-Equations " "Found design unit 7: XOR_2-Equations" {  } { { "Gates.vhd" "" { Text "/home/iamprasann/Desktop/EE214/Lab4/Q2/Gates.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613553589141 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 XNOR_2-Equations " "Found design unit 8: XNOR_2-Equations" {  } { { "Gates.vhd" "" { Text "/home/iamprasann/Desktop/EE214/Lab4/Q2/Gates.vhd" 113 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613553589141 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 HALF_ADDER-Equations " "Found design unit 9: HALF_ADDER-Equations" {  } { { "Gates.vhd" "" { Text "/home/iamprasann/Desktop/EE214/Lab4/Q2/Gates.vhd" 124 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613553589141 ""} { "Info" "ISGN_ENTITY_NAME" "1 INVERTER " "Found entity 1: INVERTER" {  } { { "Gates.vhd" "" { Text "/home/iamprasann/Desktop/EE214/Lab4/Q2/Gates.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613553589141 ""} { "Info" "ISGN_ENTITY_NAME" "2 AND_2 " "Found entity 2: AND_2" {  } { { "Gates.vhd" "" { Text "/home/iamprasann/Desktop/EE214/Lab4/Q2/Gates.vhd" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613553589141 ""} { "Info" "ISGN_ENTITY_NAME" "3 NAND_2 " "Found entity 3: NAND_2" {  } { { "Gates.vhd" "" { Text "/home/iamprasann/Desktop/EE214/Lab4/Q2/Gates.vhd" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613553589141 ""} { "Info" "ISGN_ENTITY_NAME" "4 OR_2 " "Found entity 4: OR_2" {  } { { "Gates.vhd" "" { Text "/home/iamprasann/Desktop/EE214/Lab4/Q2/Gates.vhd" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613553589141 ""} { "Info" "ISGN_ENTITY_NAME" "5 NOR_2 " "Found entity 5: NOR_2" {  } { { "Gates.vhd" "" { Text "/home/iamprasann/Desktop/EE214/Lab4/Q2/Gates.vhd" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613553589141 ""} { "Info" "ISGN_ENTITY_NAME" "6 XOR_2 " "Found entity 6: XOR_2" {  } { { "Gates.vhd" "" { Text "/home/iamprasann/Desktop/EE214/Lab4/Q2/Gates.vhd" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613553589141 ""} { "Info" "ISGN_ENTITY_NAME" "7 XNOR_2 " "Found entity 7: XNOR_2" {  } { { "Gates.vhd" "" { Text "/home/iamprasann/Desktop/EE214/Lab4/Q2/Gates.vhd" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613553589141 ""} { "Info" "ISGN_ENTITY_NAME" "8 HALF_ADDER " "Found entity 8: HALF_ADDER" {  } { { "Gates.vhd" "" { Text "/home/iamprasann/Desktop/EE214/Lab4/Q2/Gates.vhd" 120 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613553589141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613553589141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DUT.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DUT.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhd" "" { Text "/home/iamprasann/Desktop/EE214/Lab4/Q2/DUT.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613553589143 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhd" "" { Text "/home/iamprasann/Desktop/EE214/Lab4/Q2/DUT.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613553589143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613553589143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Check_Prime.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Check_Prime.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Check_Prime-Struct " "Found design unit 1: Check_Prime-Struct" {  } { { "Check_Prime.vhd" "" { Text "/home/iamprasann/Desktop/EE214/Lab4/Q2/Check_Prime.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613553589144 ""} { "Info" "ISGN_ENTITY_NAME" "1 Check_Prime " "Found entity 1: Check_Prime" {  } { { "Check_Prime.vhd" "" { Text "/home/iamprasann/Desktop/EE214/Lab4/Q2/Check_Prime.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613553589144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613553589144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "AND_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file AND_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AND_3-Struct " "Found design unit 1: AND_3-Struct" {  } { { "AND_3.vhd" "" { Text "/home/iamprasann/Desktop/EE214/Lab4/Q2/AND_3.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613553589144 ""} { "Info" "ISGN_ENTITY_NAME" "1 AND_3 " "Found entity 1: AND_3" {  } { { "AND_3.vhd" "" { Text "/home/iamprasann/Desktop/EE214/Lab4/Q2/AND_3.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613553589144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613553589144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Four_Bit_Adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Four_Bit_Adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Four_Bit_Adder-Struct " "Found design unit 1: Four_Bit_Adder-Struct" {  } { { "Four_Bit_Adder.vhd" "" { Text "/home/iamprasann/Desktop/EE214/Lab4/Q2/Four_Bit_Adder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613553589145 ""} { "Info" "ISGN_ENTITY_NAME" "1 Four_Bit_Adder " "Found entity 1: Four_Bit_Adder" {  } { { "Four_Bit_Adder.vhd" "" { Text "/home/iamprasann/Desktop/EE214/Lab4/Q2/Four_Bit_Adder.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613553589145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613553589145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FullAdder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file FullAdder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Full_Adder-Struct " "Found design unit 1: Full_Adder-Struct" {  } { { "FullAdder.vhd" "" { Text "/home/iamprasann/Desktop/EE214/Lab4/Q2/FullAdder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613553589146 ""} { "Info" "ISGN_ENTITY_NAME" "1 Full_Adder " "Found entity 1: Full_Adder" {  } { { "FullAdder.vhd" "" { Text "/home/iamprasann/Desktop/EE214/Lab4/Q2/FullAdder.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613553589146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613553589146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Add_Subtract_Primes.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Add_Subtract_Primes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Add_Subtract_Primes-Struct " "Found design unit 1: Add_Subtract_Primes-Struct" {  } { { "Add_Subtract_Primes.vhd" "" { Text "/home/iamprasann/Desktop/EE214/Lab4/Q2/Add_Subtract_Primes.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613553589147 ""} { "Info" "ISGN_ENTITY_NAME" "1 Add_Subtract_Primes " "Found entity 1: Add_Subtract_Primes" {  } { { "Add_Subtract_Primes.vhd" "" { Text "/home/iamprasann/Desktop/EE214/Lab4/Q2/Add_Subtract_Primes.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613553589147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613553589147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FourMUX.vhd 2 1 " "Found 2 design units, including 1 entities, in source file FourMUX.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FourIPMUX-Struct " "Found design unit 1: FourIPMUX-Struct" {  } { { "FourMUX.vhd" "" { Text "/home/iamprasann/Desktop/EE214/Lab4/Q2/FourMUX.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613553589148 ""} { "Info" "ISGN_ENTITY_NAME" "1 FourIPMUX " "Found entity 1: FourIPMUX" {  } { { "FourMUX.vhd" "" { Text "/home/iamprasann/Desktop/EE214/Lab4/Q2/FourMUX.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613553589148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613553589148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "AND_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file AND_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AND_4-Struct " "Found design unit 1: AND_4-Struct" {  } { { "AND_4.vhd" "" { Text "/home/iamprasann/Desktop/EE214/Lab4/Q2/AND_4.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613553589149 ""} { "Info" "ISGN_ENTITY_NAME" "1 AND_4 " "Found entity 1: AND_4" {  } { { "AND_4.vhd" "" { Text "/home/iamprasann/Desktop/EE214/Lab4/Q2/AND_4.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613553589149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613553589149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TwosComp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file TwosComp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TwosComp-Struct " "Found design unit 1: TwosComp-Struct" {  } { { "TwosComp.vhd" "" { Text "/home/iamprasann/Desktop/EE214/Lab4/Q2/TwosComp.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613553589150 ""} { "Info" "ISGN_ENTITY_NAME" "1 TwosComp " "Found entity 1: TwosComp" {  } { { "TwosComp.vhd" "" { Text "/home/iamprasann/Desktop/EE214/Lab4/Q2/TwosComp.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613553589150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613553589150 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevel " "Elaborating entity \"TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1613553589256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Scan_Chain Scan_Chain:scan_instance " "Elaborating entity \"Scan_Chain\" for hierarchy \"Scan_Chain:scan_instance\"" {  } { { "TopLevel.vhdl" "scan_instance" { Text "/home/iamprasann/Desktop/EE214/Lab4/Q2/TopLevel.vhdl" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613553589258 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "unused scan_chain.vhdl(46) " "Verilog HDL or VHDL warning at scan_chain.vhdl(46): object \"unused\" assigned a value but never read" {  } { { "scan_chain.vhdl" "" { Text "/home/iamprasann/Desktop/EE214/Lab4/Q2/scan_chain.vhdl" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613553589260 "|TopLevel|Scan_Chain:scan_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Scan_Reg Scan_Chain:scan_instance\|Scan_Reg:In_Reg " "Elaborating entity \"Scan_Reg\" for hierarchy \"Scan_Chain:scan_instance\|Scan_Reg:In_Reg\"" {  } { { "scan_chain.vhdl" "In_Reg" { Text "/home/iamprasann/Desktop/EE214/Lab4/Q2/scan_chain.vhdl" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613553589260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Scan_Reg Scan_Chain:scan_instance\|Scan_Reg:Out_Reg " "Elaborating entity \"Scan_Reg\" for hierarchy \"Scan_Chain:scan_instance\|Scan_Reg:Out_Reg\"" {  } { { "scan_chain.vhdl" "Out_Reg" { Text "/home/iamprasann/Desktop/EE214/Lab4/Q2/scan_chain.vhdl" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613553589262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DUT DUT:dut_instance " "Elaborating entity \"DUT\" for hierarchy \"DUT:dut_instance\"" {  } { { "TopLevel.vhdl" "dut_instance" { Text "/home/iamprasann/Desktop/EE214/Lab4/Q2/TopLevel.vhdl" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613553589263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add_Subtract_Primes DUT:dut_instance\|Add_Subtract_Primes:add_instance " "Elaborating entity \"Add_Subtract_Primes\" for hierarchy \"DUT:dut_instance\|Add_Subtract_Primes:add_instance\"" {  } { { "DUT.vhd" "add_instance" { Text "/home/iamprasann/Desktop/EE214/Lab4/Q2/DUT.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613553589264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Check_Prime DUT:dut_instance\|Add_Subtract_Primes:add_instance\|Check_Prime:logical1 " "Elaborating entity \"Check_Prime\" for hierarchy \"DUT:dut_instance\|Add_Subtract_Primes:add_instance\|Check_Prime:logical1\"" {  } { { "Add_Subtract_Primes.vhd" "logical1" { Text "/home/iamprasann/Desktop/EE214/Lab4/Q2/Add_Subtract_Primes.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613553589265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INVERTER DUT:dut_instance\|Add_Subtract_Primes:add_instance\|Check_Prime:logical1\|INVERTER:not1 " "Elaborating entity \"INVERTER\" for hierarchy \"DUT:dut_instance\|Add_Subtract_Primes:add_instance\|Check_Prime:logical1\|INVERTER:not1\"" {  } { { "Check_Prime.vhd" "not1" { Text "/home/iamprasann/Desktop/EE214/Lab4/Q2/Check_Prime.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613553589266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_3 DUT:dut_instance\|Add_Subtract_Primes:add_instance\|Check_Prime:logical1\|AND_3:and1 " "Elaborating entity \"AND_3\" for hierarchy \"DUT:dut_instance\|Add_Subtract_Primes:add_instance\|Check_Prime:logical1\|AND_3:and1\"" {  } { { "Check_Prime.vhd" "and1" { Text "/home/iamprasann/Desktop/EE214/Lab4/Q2/Check_Prime.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613553589268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_2 DUT:dut_instance\|Add_Subtract_Primes:add_instance\|Check_Prime:logical1\|AND_3:and1\|AND_2:and1 " "Elaborating entity \"AND_2\" for hierarchy \"DUT:dut_instance\|Add_Subtract_Primes:add_instance\|Check_Prime:logical1\|AND_3:and1\|AND_2:and1\"" {  } { { "AND_3.vhd" "and1" { Text "/home/iamprasann/Desktop/EE214/Lab4/Q2/AND_3.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613553589269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_4 DUT:dut_instance\|Add_Subtract_Primes:add_instance\|Check_Prime:logical1\|OR_4:or_final " "Elaborating entity \"OR_4\" for hierarchy \"DUT:dut_instance\|Add_Subtract_Primes:add_instance\|Check_Prime:logical1\|OR_4:or_final\"" {  } { { "Check_Prime.vhd" "or_final" { Text "/home/iamprasann/Desktop/EE214/Lab4/Q2/Check_Prime.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613553589272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_2 DUT:dut_instance\|Add_Subtract_Primes:add_instance\|Check_Prime:logical1\|OR_4:or_final\|OR_2:or1 " "Elaborating entity \"OR_2\" for hierarchy \"DUT:dut_instance\|Add_Subtract_Primes:add_instance\|Check_Prime:logical1\|OR_4:or_final\|OR_2:or1\"" {  } { { "OR_4.vhd" "or1" { Text "/home/iamprasann/Desktop/EE214/Lab4/Q2/OR_4.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613553589273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TwosComp DUT:dut_instance\|Add_Subtract_Primes:add_instance\|TwosComp:minus_b " "Elaborating entity \"TwosComp\" for hierarchy \"DUT:dut_instance\|Add_Subtract_Primes:add_instance\|TwosComp:minus_b\"" {  } { { "Add_Subtract_Primes.vhd" "minus_b" { Text "/home/iamprasann/Desktop/EE214/Lab4/Q2/Add_Subtract_Primes.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613553589279 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ExtraCarry TwosComp.vhd(27) " "Verilog HDL or VHDL warning at TwosComp.vhd(27): object \"ExtraCarry\" assigned a value but never read" {  } { { "TwosComp.vhd" "" { Text "/home/iamprasann/Desktop/EE214/Lab4/Q2/TwosComp.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613553589280 "|DUT|Add_Subtract_Primes:add_instance|TwosComp:minus_b"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Four_Bit_Adder DUT:dut_instance\|Add_Subtract_Primes:add_instance\|TwosComp:minus_b\|Four_Bit_Adder:final_comp " "Elaborating entity \"Four_Bit_Adder\" for hierarchy \"DUT:dut_instance\|Add_Subtract_Primes:add_instance\|TwosComp:minus_b\|Four_Bit_Adder:final_comp\"" {  } { { "TwosComp.vhd" "final_comp" { Text "/home/iamprasann/Desktop/EE214/Lab4/Q2/TwosComp.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613553589281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Full_Adder DUT:dut_instance\|Add_Subtract_Primes:add_instance\|TwosComp:minus_b\|Four_Bit_Adder:final_comp\|Full_Adder:fa0 " "Elaborating entity \"Full_Adder\" for hierarchy \"DUT:dut_instance\|Add_Subtract_Primes:add_instance\|TwosComp:minus_b\|Four_Bit_Adder:final_comp\|Full_Adder:fa0\"" {  } { { "Four_Bit_Adder.vhd" "fa0" { Text "/home/iamprasann/Desktop/EE214/Lab4/Q2/Four_Bit_Adder.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613553589282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HALF_ADDER DUT:dut_instance\|Add_Subtract_Primes:add_instance\|TwosComp:minus_b\|Four_Bit_Adder:final_comp\|Full_Adder:fa0\|HALF_ADDER:ha " "Elaborating entity \"HALF_ADDER\" for hierarchy \"DUT:dut_instance\|Add_Subtract_Primes:add_instance\|TwosComp:minus_b\|Four_Bit_Adder:final_comp\|Full_Adder:fa0\|HALF_ADDER:ha\"" {  } { { "FullAdder.vhd" "ha" { Text "/home/iamprasann/Desktop/EE214/Lab4/Q2/FullAdder.vhd" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613553589283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR_2 DUT:dut_instance\|Add_Subtract_Primes:add_instance\|TwosComp:minus_b\|Four_Bit_Adder:final_comp\|Full_Adder:fa0\|XOR_2:x1 " "Elaborating entity \"XOR_2\" for hierarchy \"DUT:dut_instance\|Add_Subtract_Primes:add_instance\|TwosComp:minus_b\|Four_Bit_Adder:final_comp\|Full_Adder:fa0\|XOR_2:x1\"" {  } { { "FullAdder.vhd" "x1" { Text "/home/iamprasann/Desktop/EE214/Lab4/Q2/FullAdder.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613553589285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FourIPMUX DUT:dut_instance\|Add_Subtract_Primes:add_instance\|FourIPMUX:mux1 " "Elaborating entity \"FourIPMUX\" for hierarchy \"DUT:dut_instance\|Add_Subtract_Primes:add_instance\|FourIPMUX:mux1\"" {  } { { "Add_Subtract_Primes.vhd" "mux1" { Text "/home/iamprasann/Desktop/EE214/Lab4/Q2/Add_Subtract_Primes.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613553589303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_4 DUT:dut_instance\|Add_Subtract_Primes:add_instance\|FourIPMUX:mux1\|AND_4:and1 " "Elaborating entity \"AND_4\" for hierarchy \"DUT:dut_instance\|Add_Subtract_Primes:add_instance\|FourIPMUX:mux1\|AND_4:and1\"" {  } { { "FourMUX.vhd" "and1" { Text "/home/iamprasann/Desktop/EE214/Lab4/Q2/FourMUX.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613553589305 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "77 " "Implemented 77 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1613553590142 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1613553590142 ""} { "Info" "ICUT_CUT_TM_LCELLS" "72 " "Implemented 72 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1613553590142 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1613553590142 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "430 " "Peak virtual memory: 430 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1613553590230 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 17 14:49:50 2021 " "Processing ended: Wed Feb 17 14:49:50 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1613553590230 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1613553590230 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1613553590230 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1613553590230 ""}
