{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1434544743324 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "PowerPlay Power Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit PowerPlay Power Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1434544743325 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 17 20:39:03 2015 " "Processing started: Wed Jun 17 20:39:03 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1434544743325 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1434544743325 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=on --write_settings_files=off orpsoc_top -c orpsoc_top " "Command: quartus_pow --read_settings_files=on --write_settings_files=off orpsoc_top -c orpsoc_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1434544743325 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1434544744305 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1434544744305 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434544746728 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1434544746728 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1434544746728 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1434544746728 ""}
{ "Info" "ISTA_SDC_FOUND" "orpsoc_top.sdc " "Reading SDC File: 'orpsoc_top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1434544746791 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase -64.29 -duty_cycle 50.00 -name \{clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase -64.29 -duty_cycle 50.00 -name \{clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1434544746794 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 2 -duty_cycle 50.00 -name \{clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 2 -duty_cycle 50.00 -name \{clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1434544746794 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1434544746794 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1434544746794 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "orpsoc_top.sdc 14 rst_n_pad_i net " "Ignored filter at orpsoc_top.sdc(14): rst_n_pad_i could not be matched with a net" {  } { { "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/openRISC/run/orpsoc_top.sdc" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/openRISC/run/orpsoc_top.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1434544746795 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path orpsoc_top.sdc 14 Argument <through> is an empty collection " "Ignored set_false_path at orpsoc_top.sdc(14): Argument <through> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -through \[get_nets \{rst_n_pad_i\}\] " "set_false_path -through \[get_nets \{rst_n_pad_i\}\]" {  } { { "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/openRISC/run/orpsoc_top.sdc" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/openRISC/run/orpsoc_top.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1434544746795 ""}  } { { "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/openRISC/run/orpsoc_top.sdc" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/openRISC/run/orpsoc_top.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1434544746795 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sdc_controller:sdc_controller_0\|sd_clock_divider:clock_divider_1\|SD_CLK_O " "Node: sdc_controller:sdc_controller_0\|sd_clock_divider:clock_divider_1\|SD_CLK_O was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sdc_controller:sdc_controller_0\|sd_cmd_serial_host:cmd_serial_host_1\|DECODER_ACK sdc_controller:sdc_controller_0\|sd_clock_divider:clock_divider_1\|SD_CLK_O " "Register sdc_controller:sdc_controller_0\|sd_cmd_serial_host:cmd_serial_host_1\|DECODER_ACK is being clocked by sdc_controller:sdc_controller_0\|sd_clock_divider:clock_divider_1\|SD_CLK_O" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1434544746838 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1434544746838 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_clock_divider:clock_divider_1|SD_CLK_O"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1434544746951 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Quartus II" 0 -1 1434544747175 ""}
{ "Warning" "WPUTIL_PUTIL_NO_CLK_DOMAINS_FOUND" "" "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" {  } {  } 0 222013 "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" 0 0 "Quartus II" 0 -1 1434544747184 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Quartus II" 0 -1 1434544747561 ""}
{ "Info" "IPATFAM_USING_ADVANCED_IO_POWER" "" "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" {  } {  } 0 218000 "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" 0 0 "Quartus II" 0 -1 1434544748068 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1434544748358 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1434544750584 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "3.043 millions of transitions / sec " "Average toggle rate for this design is 3.043 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "Quartus II" 0 -1 1434544769268 ""}
{ "Info" "IPAN_PAN_TOTAL_POWER_ESTIMATION" "264.96 mW " "Total thermal power estimate for the design is 264.96 mW" {  } { { "/home/bony/Program/Altera/Quartus14.0-Web/quartus/linux64/Report_Window_01.qrpt" "" { Report "/home/bony/Program/Altera/Quartus14.0-Web/quartus/linux64/Report_Window_01.qrpt" "Compiler" "" "" "" "" { } "PowerPlay Power Analyzer Summary" } }  } 0 215031 "Total thermal power estimate for the design is %1!s!" 0 0 "Quartus II" 0 -1 1434544769376 ""}
{ "Info" "IQEXE_ERROR_COUNT" "PowerPlay Power Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit PowerPlay Power Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1108 " "Peak virtual memory: 1108 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1434544769853 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 17 20:39:29 2015 " "Processing ended: Wed Jun 17 20:39:29 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1434544769853 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1434544769853 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1434544769853 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1434544769853 ""}
