

================================================================
== Vitis HLS Report for 'divide_by_13'
================================================================
* Date:           Mon Feb  2 16:24:01 2026

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        stream
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.739 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_13_1  |        ?|        ?|        37|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 37


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 37
* Pipeline : 1
  Pipeline-0 : II = 1, D = 37, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.53>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%spectopmodule_ln5 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_6" [C:/Users/langweil.m/Downloads/axi_stream_tutorial/axi_stream_tutorial/divide.cpp:5]   --->   Operation 40 'spectopmodule' 'spectopmodule_ln5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_V_data_V, i4 %A_V_keep_V, i4 %A_V_strb_V, i2 %A_V_user_V, i1 %A_V_last_V, i5 %A_V_id_V, i6 %A_V_dest_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_V_data_V"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %A_V_keep_V"   --->   Operation 43 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %A_V_strb_V"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %A_V_user_V"   --->   Operation 45 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %A_V_last_V"   --->   Operation 46 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %A_V_id_V"   --->   Operation 47 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %A_V_dest_V"   --->   Operation 48 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_V_data_V, i4 %B_V_keep_V, i4 %B_V_strb_V, i2 %B_V_user_V, i1 %B_V_last_V, i5 %B_V_id_V, i6 %B_V_dest_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B_V_data_V"   --->   Operation 50 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %B_V_keep_V"   --->   Operation 51 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %B_V_strb_V"   --->   Operation 52 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %B_V_user_V"   --->   Operation 53 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %B_V_last_V"   --->   Operation 54 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %B_V_id_V"   --->   Operation 55 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %B_V_dest_V"   --->   Operation 56 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln13 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %B_V_data_V, i4 %B_V_keep_V, i4 %B_V_strb_V, i2 %B_V_user_V, i1 %B_V_last_V, i5 %B_V_id_V, i6 %B_V_dest_V, void @empty_4" [C:/Users/langweil.m/Downloads/axi_stream_tutorial/axi_stream_tutorial/divide.cpp:13]   --->   Operation 58 'specaxissidechannel' 'specaxissidechannel_ln13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln13 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %A_V_data_V, i4 %A_V_keep_V, i4 %A_V_strb_V, i2 %A_V_user_V, i1 %A_V_last_V, i5 %A_V_id_V, i6 %A_V_dest_V, void @empty_5" [C:/Users/langweil.m/Downloads/axi_stream_tutorial/axi_stream_tutorial/divide.cpp:13]   --->   Operation 59 'specaxissidechannel' 'specaxissidechannel_ln13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln13 = br void %while.body" [C:/Users/langweil.m/Downloads/axi_stream_tutorial/axi_stream_tutorial/divide.cpp:13]   --->   Operation 60 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.07ns)   --->   "%empty = read i54 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %A_V_data_V, i4 %A_V_keep_V, i4 %A_V_strb_V, i2 %A_V_user_V, i1 %A_V_last_V, i5 %A_V_id_V, i6 %A_V_dest_V" [C:/Users/langweil.m/Downloads/axi_stream_tutorial/axi_stream_tutorial/divide.cpp:15]   --->   Operation 61 'read' 'empty' <Predicate = true> <Delay = 0.07> <CoreInst = "regslice">   --->   Core 148 'regslice' <Latency = 0> <II = 1> <Delay = 0.65> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_data = extractvalue i54 %empty" [C:/Users/langweil.m/Downloads/axi_stream_tutorial/axi_stream_tutorial/divide.cpp:15]   --->   Operation 62 'extractvalue' 'tmp_data' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_keep = extractvalue i54 %empty" [C:/Users/langweil.m/Downloads/axi_stream_tutorial/axi_stream_tutorial/divide.cpp:15]   --->   Operation 63 'extractvalue' 'tmp_keep' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_strb = extractvalue i54 %empty" [C:/Users/langweil.m/Downloads/axi_stream_tutorial/axi_stream_tutorial/divide.cpp:15]   --->   Operation 64 'extractvalue' 'tmp_strb' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_user = extractvalue i54 %empty" [C:/Users/langweil.m/Downloads/axi_stream_tutorial/axi_stream_tutorial/divide.cpp:15]   --->   Operation 65 'extractvalue' 'tmp_user' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_last = extractvalue i54 %empty" [C:/Users/langweil.m/Downloads/axi_stream_tutorial/axi_stream_tutorial/divide.cpp:15]   --->   Operation 66 'extractvalue' 'tmp_last' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_id = extractvalue i54 %empty" [C:/Users/langweil.m/Downloads/axi_stream_tutorial/axi_stream_tutorial/divide.cpp:15]   --->   Operation 67 'extractvalue' 'tmp_id' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_dest = extractvalue i54 %empty" [C:/Users/langweil.m/Downloads/axi_stream_tutorial/axi_stream_tutorial/divide.cpp:15]   --->   Operation 68 'extractvalue' 'tmp_dest' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [36/36] (1.45ns)   --->   "%srem_ln16 = srem i32 %tmp_data, i32 13" [C:/Users/langweil.m/Downloads/axi_stream_tutorial/axi_stream_tutorial/divide.cpp:16]   --->   Operation 69 'srem' 'srem_ln16' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln18 = br i1 %tmp_last, void %if.end, void %while.end" [C:/Users/langweil.m/Downloads/axi_stream_tutorial/axi_stream_tutorial/divide.cpp:18]   --->   Operation 70 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [C:/Users/langweil.m/Downloads/axi_stream_tutorial/axi_stream_tutorial/divide.cpp:13]   --->   Operation 71 'specpipeline' 'specpipeline_ln13' <Predicate = (!tmp_last)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%specloopname_ln13 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [C:/Users/langweil.m/Downloads/axi_stream_tutorial/axi_stream_tutorial/divide.cpp:13]   --->   Operation 72 'specloopname' 'specloopname_ln13' <Predicate = (!tmp_last)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln13 = br void %while.body" [C:/Users/langweil.m/Downloads/axi_stream_tutorial/axi_stream_tutorial/divide.cpp:13]   --->   Operation 73 'br' 'br_ln13' <Predicate = (!tmp_last)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.45>
ST_2 : Operation 74 [35/36] (1.45ns)   --->   "%srem_ln16 = srem i32 %tmp_data, i32 13" [C:/Users/langweil.m/Downloads/axi_stream_tutorial/axi_stream_tutorial/divide.cpp:16]   --->   Operation 74 'srem' 'srem_ln16' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.45>
ST_3 : Operation 75 [34/36] (1.45ns)   --->   "%srem_ln16 = srem i32 %tmp_data, i32 13" [C:/Users/langweil.m/Downloads/axi_stream_tutorial/axi_stream_tutorial/divide.cpp:16]   --->   Operation 75 'srem' 'srem_ln16' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.45>
ST_4 : Operation 76 [33/36] (1.45ns)   --->   "%srem_ln16 = srem i32 %tmp_data, i32 13" [C:/Users/langweil.m/Downloads/axi_stream_tutorial/axi_stream_tutorial/divide.cpp:16]   --->   Operation 76 'srem' 'srem_ln16' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.45>
ST_5 : Operation 77 [32/36] (1.45ns)   --->   "%srem_ln16 = srem i32 %tmp_data, i32 13" [C:/Users/langweil.m/Downloads/axi_stream_tutorial/axi_stream_tutorial/divide.cpp:16]   --->   Operation 77 'srem' 'srem_ln16' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.45>
ST_6 : Operation 78 [31/36] (1.45ns)   --->   "%srem_ln16 = srem i32 %tmp_data, i32 13" [C:/Users/langweil.m/Downloads/axi_stream_tutorial/axi_stream_tutorial/divide.cpp:16]   --->   Operation 78 'srem' 'srem_ln16' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.45>
ST_7 : Operation 79 [30/36] (1.45ns)   --->   "%srem_ln16 = srem i32 %tmp_data, i32 13" [C:/Users/langweil.m/Downloads/axi_stream_tutorial/axi_stream_tutorial/divide.cpp:16]   --->   Operation 79 'srem' 'srem_ln16' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.45>
ST_8 : Operation 80 [29/36] (1.45ns)   --->   "%srem_ln16 = srem i32 %tmp_data, i32 13" [C:/Users/langweil.m/Downloads/axi_stream_tutorial/axi_stream_tutorial/divide.cpp:16]   --->   Operation 80 'srem' 'srem_ln16' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.45>
ST_9 : Operation 81 [28/36] (1.45ns)   --->   "%srem_ln16 = srem i32 %tmp_data, i32 13" [C:/Users/langweil.m/Downloads/axi_stream_tutorial/axi_stream_tutorial/divide.cpp:16]   --->   Operation 81 'srem' 'srem_ln16' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.45>
ST_10 : Operation 82 [27/36] (1.45ns)   --->   "%srem_ln16 = srem i32 %tmp_data, i32 13" [C:/Users/langweil.m/Downloads/axi_stream_tutorial/axi_stream_tutorial/divide.cpp:16]   --->   Operation 82 'srem' 'srem_ln16' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.45>
ST_11 : Operation 83 [26/36] (1.45ns)   --->   "%srem_ln16 = srem i32 %tmp_data, i32 13" [C:/Users/langweil.m/Downloads/axi_stream_tutorial/axi_stream_tutorial/divide.cpp:16]   --->   Operation 83 'srem' 'srem_ln16' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.45>
ST_12 : Operation 84 [25/36] (1.45ns)   --->   "%srem_ln16 = srem i32 %tmp_data, i32 13" [C:/Users/langweil.m/Downloads/axi_stream_tutorial/axi_stream_tutorial/divide.cpp:16]   --->   Operation 84 'srem' 'srem_ln16' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.45>
ST_13 : Operation 85 [24/36] (1.45ns)   --->   "%srem_ln16 = srem i32 %tmp_data, i32 13" [C:/Users/langweil.m/Downloads/axi_stream_tutorial/axi_stream_tutorial/divide.cpp:16]   --->   Operation 85 'srem' 'srem_ln16' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.45>
ST_14 : Operation 86 [23/36] (1.45ns)   --->   "%srem_ln16 = srem i32 %tmp_data, i32 13" [C:/Users/langweil.m/Downloads/axi_stream_tutorial/axi_stream_tutorial/divide.cpp:16]   --->   Operation 86 'srem' 'srem_ln16' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 1.45>
ST_15 : Operation 87 [22/36] (1.45ns)   --->   "%srem_ln16 = srem i32 %tmp_data, i32 13" [C:/Users/langweil.m/Downloads/axi_stream_tutorial/axi_stream_tutorial/divide.cpp:16]   --->   Operation 87 'srem' 'srem_ln16' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 1.45>
ST_16 : Operation 88 [21/36] (1.45ns)   --->   "%srem_ln16 = srem i32 %tmp_data, i32 13" [C:/Users/langweil.m/Downloads/axi_stream_tutorial/axi_stream_tutorial/divide.cpp:16]   --->   Operation 88 'srem' 'srem_ln16' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.45>
ST_17 : Operation 89 [20/36] (1.45ns)   --->   "%srem_ln16 = srem i32 %tmp_data, i32 13" [C:/Users/langweil.m/Downloads/axi_stream_tutorial/axi_stream_tutorial/divide.cpp:16]   --->   Operation 89 'srem' 'srem_ln16' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.45>
ST_18 : Operation 90 [19/36] (1.45ns)   --->   "%srem_ln16 = srem i32 %tmp_data, i32 13" [C:/Users/langweil.m/Downloads/axi_stream_tutorial/axi_stream_tutorial/divide.cpp:16]   --->   Operation 90 'srem' 'srem_ln16' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.45>
ST_19 : Operation 91 [18/36] (1.45ns)   --->   "%srem_ln16 = srem i32 %tmp_data, i32 13" [C:/Users/langweil.m/Downloads/axi_stream_tutorial/axi_stream_tutorial/divide.cpp:16]   --->   Operation 91 'srem' 'srem_ln16' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 1.45>
ST_20 : Operation 92 [17/36] (1.45ns)   --->   "%srem_ln16 = srem i32 %tmp_data, i32 13" [C:/Users/langweil.m/Downloads/axi_stream_tutorial/axi_stream_tutorial/divide.cpp:16]   --->   Operation 92 'srem' 'srem_ln16' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 1.45>
ST_21 : Operation 93 [16/36] (1.45ns)   --->   "%srem_ln16 = srem i32 %tmp_data, i32 13" [C:/Users/langweil.m/Downloads/axi_stream_tutorial/axi_stream_tutorial/divide.cpp:16]   --->   Operation 93 'srem' 'srem_ln16' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 1.45>
ST_22 : Operation 94 [15/36] (1.45ns)   --->   "%srem_ln16 = srem i32 %tmp_data, i32 13" [C:/Users/langweil.m/Downloads/axi_stream_tutorial/axi_stream_tutorial/divide.cpp:16]   --->   Operation 94 'srem' 'srem_ln16' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 1.45>
ST_23 : Operation 95 [14/36] (1.45ns)   --->   "%srem_ln16 = srem i32 %tmp_data, i32 13" [C:/Users/langweil.m/Downloads/axi_stream_tutorial/axi_stream_tutorial/divide.cpp:16]   --->   Operation 95 'srem' 'srem_ln16' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 1.45>
ST_24 : Operation 96 [13/36] (1.45ns)   --->   "%srem_ln16 = srem i32 %tmp_data, i32 13" [C:/Users/langweil.m/Downloads/axi_stream_tutorial/axi_stream_tutorial/divide.cpp:16]   --->   Operation 96 'srem' 'srem_ln16' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 1.45>
ST_25 : Operation 97 [12/36] (1.45ns)   --->   "%srem_ln16 = srem i32 %tmp_data, i32 13" [C:/Users/langweil.m/Downloads/axi_stream_tutorial/axi_stream_tutorial/divide.cpp:16]   --->   Operation 97 'srem' 'srem_ln16' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 1.45>
ST_26 : Operation 98 [11/36] (1.45ns)   --->   "%srem_ln16 = srem i32 %tmp_data, i32 13" [C:/Users/langweil.m/Downloads/axi_stream_tutorial/axi_stream_tutorial/divide.cpp:16]   --->   Operation 98 'srem' 'srem_ln16' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 1.45>
ST_27 : Operation 99 [10/36] (1.45ns)   --->   "%srem_ln16 = srem i32 %tmp_data, i32 13" [C:/Users/langweil.m/Downloads/axi_stream_tutorial/axi_stream_tutorial/divide.cpp:16]   --->   Operation 99 'srem' 'srem_ln16' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 1.45>
ST_28 : Operation 100 [9/36] (1.45ns)   --->   "%srem_ln16 = srem i32 %tmp_data, i32 13" [C:/Users/langweil.m/Downloads/axi_stream_tutorial/axi_stream_tutorial/divide.cpp:16]   --->   Operation 100 'srem' 'srem_ln16' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 1.45>
ST_29 : Operation 101 [8/36] (1.45ns)   --->   "%srem_ln16 = srem i32 %tmp_data, i32 13" [C:/Users/langweil.m/Downloads/axi_stream_tutorial/axi_stream_tutorial/divide.cpp:16]   --->   Operation 101 'srem' 'srem_ln16' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 1.45>
ST_30 : Operation 102 [7/36] (1.45ns)   --->   "%srem_ln16 = srem i32 %tmp_data, i32 13" [C:/Users/langweil.m/Downloads/axi_stream_tutorial/axi_stream_tutorial/divide.cpp:16]   --->   Operation 102 'srem' 'srem_ln16' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 1.45>
ST_31 : Operation 103 [6/36] (1.45ns)   --->   "%srem_ln16 = srem i32 %tmp_data, i32 13" [C:/Users/langweil.m/Downloads/axi_stream_tutorial/axi_stream_tutorial/divide.cpp:16]   --->   Operation 103 'srem' 'srem_ln16' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 1.45>
ST_32 : Operation 104 [5/36] (1.45ns)   --->   "%srem_ln16 = srem i32 %tmp_data, i32 13" [C:/Users/langweil.m/Downloads/axi_stream_tutorial/axi_stream_tutorial/divide.cpp:16]   --->   Operation 104 'srem' 'srem_ln16' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 1.45>
ST_33 : Operation 105 [4/36] (1.45ns)   --->   "%srem_ln16 = srem i32 %tmp_data, i32 13" [C:/Users/langweil.m/Downloads/axi_stream_tutorial/axi_stream_tutorial/divide.cpp:16]   --->   Operation 105 'srem' 'srem_ln16' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 1.45>
ST_34 : Operation 106 [3/36] (1.45ns)   --->   "%srem_ln16 = srem i32 %tmp_data, i32 13" [C:/Users/langweil.m/Downloads/axi_stream_tutorial/axi_stream_tutorial/divide.cpp:16]   --->   Operation 106 'srem' 'srem_ln16' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 1.45>
ST_35 : Operation 107 [2/36] (1.45ns)   --->   "%srem_ln16 = srem i32 %tmp_data, i32 13" [C:/Users/langweil.m/Downloads/axi_stream_tutorial/axi_stream_tutorial/divide.cpp:16]   --->   Operation 107 'srem' 'srem_ln16' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 2.73>
ST_36 : Operation 108 [1/36] (1.45ns)   --->   "%srem_ln16 = srem i32 %tmp_data, i32 13" [C:/Users/langweil.m/Downloads/axi_stream_tutorial/axi_stream_tutorial/divide.cpp:16]   --->   Operation 108 'srem' 'srem_ln16' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 109 [1/1] (0.00ns)   --->   "%trunc_ln16 = trunc i5 %srem_ln16" [C:/Users/langweil.m/Downloads/axi_stream_tutorial/axi_stream_tutorial/divide.cpp:16]   --->   Operation 109 'trunc' 'trunc_ln16' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 110 [1/1] (0.78ns)   --->   "%tmp_data_1 = icmp_eq  i5 %trunc_ln16, i5 0" [C:/Users/langweil.m/Downloads/axi_stream_tutorial/axi_stream_tutorial/divide.cpp:16]   --->   Operation 110 'icmp' 'tmp_data_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i1 %tmp_data_1" [C:/Users/langweil.m/Downloads/axi_stream_tutorial/axi_stream_tutorial/divide.cpp:16]   --->   Operation 111 'zext' 'zext_ln16' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 112 [2/2] (0.49ns)   --->   "%write_ln17 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %B_V_data_V, i4 %B_V_keep_V, i4 %B_V_strb_V, i2 %B_V_user_V, i1 %B_V_last_V, i5 %B_V_id_V, i6 %B_V_dest_V, i32 %zext_ln16, i4 %tmp_keep, i4 %tmp_strb, i2 %tmp_user, i1 %tmp_last, i5 %tmp_id, i6 %tmp_dest" [C:/Users/langweil.m/Downloads/axi_stream_tutorial/axi_stream_tutorial/divide.cpp:17]   --->   Operation 112 'write' 'write_ln17' <Predicate = true> <Delay = 0.49> <CoreInst = "regslice">   --->   Core 148 'regslice' <Latency = 0> <II = 1> <Delay = 0.65> <Adapter> <Opcode : 'read' 'write'>

State 37 <SV = 36> <Delay = 0.49>
ST_37 : Operation 113 [1/2] (0.49ns)   --->   "%write_ln17 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %B_V_data_V, i4 %B_V_keep_V, i4 %B_V_strb_V, i2 %B_V_user_V, i1 %B_V_last_V, i5 %B_V_id_V, i6 %B_V_dest_V, i32 %zext_ln16, i4 %tmp_keep, i4 %tmp_strb, i2 %tmp_user, i1 %tmp_last, i5 %tmp_id, i6 %tmp_dest" [C:/Users/langweil.m/Downloads/axi_stream_tutorial/axi_stream_tutorial/divide.cpp:17]   --->   Operation 113 'write' 'write_ln17' <Predicate = true> <Delay = 0.49> <CoreInst = "regslice">   --->   Core 148 'regslice' <Latency = 0> <II = 1> <Delay = 0.65> <Adapter> <Opcode : 'read' 'write'>
ST_37 : Operation 114 [1/1] (0.42ns)   --->   "%ret_ln25 = ret" [C:/Users/langweil.m/Downloads/axi_stream_tutorial/axi_stream_tutorial/divide.cpp:25]   --->   Operation 114 'ret' 'ret_ln25' <Predicate = (tmp_last)> <Delay = 0.42>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.532ns
The critical path consists of the following:
	axis read operation ('empty', C:/Users/langweil.m/Downloads/axi_stream_tutorial/axi_stream_tutorial/divide.cpp:15) on port 'A_V_data_V' (C:/Users/langweil.m/Downloads/axi_stream_tutorial/axi_stream_tutorial/divide.cpp:15) [37]  (0.079 ns)
	'srem' operation 5 bit ('srem_ln16', C:/Users/langweil.m/Downloads/axi_stream_tutorial/axi_stream_tutorial/divide.cpp:16) [45]  (1.453 ns)

 <State 2>: 1.453ns
The critical path consists of the following:
	'srem' operation 5 bit ('srem_ln16', C:/Users/langweil.m/Downloads/axi_stream_tutorial/axi_stream_tutorial/divide.cpp:16) [45]  (1.453 ns)

 <State 3>: 1.453ns
The critical path consists of the following:
	'srem' operation 5 bit ('srem_ln16', C:/Users/langweil.m/Downloads/axi_stream_tutorial/axi_stream_tutorial/divide.cpp:16) [45]  (1.453 ns)

 <State 4>: 1.453ns
The critical path consists of the following:
	'srem' operation 5 bit ('srem_ln16', C:/Users/langweil.m/Downloads/axi_stream_tutorial/axi_stream_tutorial/divide.cpp:16) [45]  (1.453 ns)

 <State 5>: 1.453ns
The critical path consists of the following:
	'srem' operation 5 bit ('srem_ln16', C:/Users/langweil.m/Downloads/axi_stream_tutorial/axi_stream_tutorial/divide.cpp:16) [45]  (1.453 ns)

 <State 6>: 1.453ns
The critical path consists of the following:
	'srem' operation 5 bit ('srem_ln16', C:/Users/langweil.m/Downloads/axi_stream_tutorial/axi_stream_tutorial/divide.cpp:16) [45]  (1.453 ns)

 <State 7>: 1.453ns
The critical path consists of the following:
	'srem' operation 5 bit ('srem_ln16', C:/Users/langweil.m/Downloads/axi_stream_tutorial/axi_stream_tutorial/divide.cpp:16) [45]  (1.453 ns)

 <State 8>: 1.453ns
The critical path consists of the following:
	'srem' operation 5 bit ('srem_ln16', C:/Users/langweil.m/Downloads/axi_stream_tutorial/axi_stream_tutorial/divide.cpp:16) [45]  (1.453 ns)

 <State 9>: 1.453ns
The critical path consists of the following:
	'srem' operation 5 bit ('srem_ln16', C:/Users/langweil.m/Downloads/axi_stream_tutorial/axi_stream_tutorial/divide.cpp:16) [45]  (1.453 ns)

 <State 10>: 1.453ns
The critical path consists of the following:
	'srem' operation 5 bit ('srem_ln16', C:/Users/langweil.m/Downloads/axi_stream_tutorial/axi_stream_tutorial/divide.cpp:16) [45]  (1.453 ns)

 <State 11>: 1.453ns
The critical path consists of the following:
	'srem' operation 5 bit ('srem_ln16', C:/Users/langweil.m/Downloads/axi_stream_tutorial/axi_stream_tutorial/divide.cpp:16) [45]  (1.453 ns)

 <State 12>: 1.453ns
The critical path consists of the following:
	'srem' operation 5 bit ('srem_ln16', C:/Users/langweil.m/Downloads/axi_stream_tutorial/axi_stream_tutorial/divide.cpp:16) [45]  (1.453 ns)

 <State 13>: 1.453ns
The critical path consists of the following:
	'srem' operation 5 bit ('srem_ln16', C:/Users/langweil.m/Downloads/axi_stream_tutorial/axi_stream_tutorial/divide.cpp:16) [45]  (1.453 ns)

 <State 14>: 1.453ns
The critical path consists of the following:
	'srem' operation 5 bit ('srem_ln16', C:/Users/langweil.m/Downloads/axi_stream_tutorial/axi_stream_tutorial/divide.cpp:16) [45]  (1.453 ns)

 <State 15>: 1.453ns
The critical path consists of the following:
	'srem' operation 5 bit ('srem_ln16', C:/Users/langweil.m/Downloads/axi_stream_tutorial/axi_stream_tutorial/divide.cpp:16) [45]  (1.453 ns)

 <State 16>: 1.453ns
The critical path consists of the following:
	'srem' operation 5 bit ('srem_ln16', C:/Users/langweil.m/Downloads/axi_stream_tutorial/axi_stream_tutorial/divide.cpp:16) [45]  (1.453 ns)

 <State 17>: 1.453ns
The critical path consists of the following:
	'srem' operation 5 bit ('srem_ln16', C:/Users/langweil.m/Downloads/axi_stream_tutorial/axi_stream_tutorial/divide.cpp:16) [45]  (1.453 ns)

 <State 18>: 1.453ns
The critical path consists of the following:
	'srem' operation 5 bit ('srem_ln16', C:/Users/langweil.m/Downloads/axi_stream_tutorial/axi_stream_tutorial/divide.cpp:16) [45]  (1.453 ns)

 <State 19>: 1.453ns
The critical path consists of the following:
	'srem' operation 5 bit ('srem_ln16', C:/Users/langweil.m/Downloads/axi_stream_tutorial/axi_stream_tutorial/divide.cpp:16) [45]  (1.453 ns)

 <State 20>: 1.453ns
The critical path consists of the following:
	'srem' operation 5 bit ('srem_ln16', C:/Users/langweil.m/Downloads/axi_stream_tutorial/axi_stream_tutorial/divide.cpp:16) [45]  (1.453 ns)

 <State 21>: 1.453ns
The critical path consists of the following:
	'srem' operation 5 bit ('srem_ln16', C:/Users/langweil.m/Downloads/axi_stream_tutorial/axi_stream_tutorial/divide.cpp:16) [45]  (1.453 ns)

 <State 22>: 1.453ns
The critical path consists of the following:
	'srem' operation 5 bit ('srem_ln16', C:/Users/langweil.m/Downloads/axi_stream_tutorial/axi_stream_tutorial/divide.cpp:16) [45]  (1.453 ns)

 <State 23>: 1.453ns
The critical path consists of the following:
	'srem' operation 5 bit ('srem_ln16', C:/Users/langweil.m/Downloads/axi_stream_tutorial/axi_stream_tutorial/divide.cpp:16) [45]  (1.453 ns)

 <State 24>: 1.453ns
The critical path consists of the following:
	'srem' operation 5 bit ('srem_ln16', C:/Users/langweil.m/Downloads/axi_stream_tutorial/axi_stream_tutorial/divide.cpp:16) [45]  (1.453 ns)

 <State 25>: 1.453ns
The critical path consists of the following:
	'srem' operation 5 bit ('srem_ln16', C:/Users/langweil.m/Downloads/axi_stream_tutorial/axi_stream_tutorial/divide.cpp:16) [45]  (1.453 ns)

 <State 26>: 1.453ns
The critical path consists of the following:
	'srem' operation 5 bit ('srem_ln16', C:/Users/langweil.m/Downloads/axi_stream_tutorial/axi_stream_tutorial/divide.cpp:16) [45]  (1.453 ns)

 <State 27>: 1.453ns
The critical path consists of the following:
	'srem' operation 5 bit ('srem_ln16', C:/Users/langweil.m/Downloads/axi_stream_tutorial/axi_stream_tutorial/divide.cpp:16) [45]  (1.453 ns)

 <State 28>: 1.453ns
The critical path consists of the following:
	'srem' operation 5 bit ('srem_ln16', C:/Users/langweil.m/Downloads/axi_stream_tutorial/axi_stream_tutorial/divide.cpp:16) [45]  (1.453 ns)

 <State 29>: 1.453ns
The critical path consists of the following:
	'srem' operation 5 bit ('srem_ln16', C:/Users/langweil.m/Downloads/axi_stream_tutorial/axi_stream_tutorial/divide.cpp:16) [45]  (1.453 ns)

 <State 30>: 1.453ns
The critical path consists of the following:
	'srem' operation 5 bit ('srem_ln16', C:/Users/langweil.m/Downloads/axi_stream_tutorial/axi_stream_tutorial/divide.cpp:16) [45]  (1.453 ns)

 <State 31>: 1.453ns
The critical path consists of the following:
	'srem' operation 5 bit ('srem_ln16', C:/Users/langweil.m/Downloads/axi_stream_tutorial/axi_stream_tutorial/divide.cpp:16) [45]  (1.453 ns)

 <State 32>: 1.453ns
The critical path consists of the following:
	'srem' operation 5 bit ('srem_ln16', C:/Users/langweil.m/Downloads/axi_stream_tutorial/axi_stream_tutorial/divide.cpp:16) [45]  (1.453 ns)

 <State 33>: 1.453ns
The critical path consists of the following:
	'srem' operation 5 bit ('srem_ln16', C:/Users/langweil.m/Downloads/axi_stream_tutorial/axi_stream_tutorial/divide.cpp:16) [45]  (1.453 ns)

 <State 34>: 1.453ns
The critical path consists of the following:
	'srem' operation 5 bit ('srem_ln16', C:/Users/langweil.m/Downloads/axi_stream_tutorial/axi_stream_tutorial/divide.cpp:16) [45]  (1.453 ns)

 <State 35>: 1.453ns
The critical path consists of the following:
	'srem' operation 5 bit ('srem_ln16', C:/Users/langweil.m/Downloads/axi_stream_tutorial/axi_stream_tutorial/divide.cpp:16) [45]  (1.453 ns)

 <State 36>: 2.739ns
The critical path consists of the following:
	'srem' operation 5 bit ('srem_ln16', C:/Users/langweil.m/Downloads/axi_stream_tutorial/axi_stream_tutorial/divide.cpp:16) [45]  (1.453 ns)
	'icmp' operation 1 bit ('tmp.data', C:/Users/langweil.m/Downloads/axi_stream_tutorial/axi_stream_tutorial/divide.cpp:16) [47]  (0.789 ns)
	axis write operation ('write_ln17', C:/Users/langweil.m/Downloads/axi_stream_tutorial/axi_stream_tutorial/divide.cpp:17) on port 'B_V_data_V' (C:/Users/langweil.m/Downloads/axi_stream_tutorial/axi_stream_tutorial/divide.cpp:17) [49]  (0.497 ns)

 <State 37>: 0.497ns
The critical path consists of the following:
	axis write operation ('write_ln17', C:/Users/langweil.m/Downloads/axi_stream_tutorial/axi_stream_tutorial/divide.cpp:17) on port 'B_V_data_V' (C:/Users/langweil.m/Downloads/axi_stream_tutorial/axi_stream_tutorial/divide.cpp:17) [49]  (0.497 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
