###############################################################
#  Generated by:      Cadence Innovus 25.11-s102_1
#  OS:                Linux x86_64(Host ID ece-rschsrv.ece.gatech.edu)
#  Generated on:      Sat Feb 14 12:52:12 2026
#  Design:            counter_16bit
#  Command:           report_timing -early -max_paths 500 -nworst 1 -path_type full_clock      > [file join [get_db flow_report_directory] [get_db flow_report_name] hold.gba.rpt]
###############################################################
Path 1: MET (0.052 ns) Hold Check with Pin count_reg[2]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (F) enable
              Clock:
           Endpoint: (F) count_reg[2]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.015        0.000
        Net Latency:+    0.002 (P)    0.000 (I)
            Arrival:=   -0.013        0.000

               Hold:+   -0.004
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.233
       Launch Clock:=    0.000
          Data Path:+    0.285
              Slack:=    0.052
     Timing Path:

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  enable                           -      enable  F     (arrival)       5  0.003   0.057    0.057  
  g2931/Y                          -      B->Y    R     NAND2X4         2  0.099   0.078    0.136  
  cts_prects_FE_DBTC0_n_527_dup/Y  -      A->Y    F     INVX4           4  0.049   0.045    0.181  
  inc_ADD_UNS_OP_g2626__1617/Y     -      A->Y    R     NAND2X4         3  0.030   0.052    0.233  
  prects_FE_RC_38_0/Y              -      A1->Y   F     OAI21X1         1  0.035   0.053    0.285  
  count_reg[2]/D                   -      D       F     DFFRX4          1  0.030   0.000    0.285  
#------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------
# Timing Point     Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------
  clk              -      clk  R     (arrival)      16  0.003   0.002   -0.013  
  count_reg[2]/CK  -      CK   R     DFFRX4         16  0.004   0.000   -0.013  
#-----------------------------------------------------------------------------
Path 2: MET (0.083 ns) Hold Check with Pin count_reg[6]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (F) enable
              Clock:
           Endpoint: (F) count_reg[6]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.015        0.000
        Net Latency:+    0.002 (P)    0.000 (I)
            Arrival:=   -0.013        0.000

               Hold:+   -0.002
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.236
       Launch Clock:=    0.000
          Data Path:+    0.318
              Slack:=    0.083
     Timing Path:

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  enable                   -      enable  F     (arrival)       5  0.003   0.057    0.057  
  g2931/Y                  -      B->Y    R     NAND2X4         2  0.099   0.078    0.136  
  prects_FE_DBTC0_n_527/Y  -      A->Y    F     INVX4           1  0.049   0.031    0.166  
  prects_FE_RC_16_0/Y      -      C->Y    R     NAND3X4         2  0.019   0.038    0.204  
  g9/Y                     -      A->Y    F     INVX4           2  0.032   0.033    0.237  
  g8/Y                     -      B->Y    R     NAND2X4         2  0.021   0.035    0.273  
  prects_FE_RC_0_0/Y       -      A1->Y   F     OAI21X2         1  0.027   0.045    0.318  
  count_reg[6]/D           -      D       F     DFFRX4          1  0.022   0.000    0.318  
#----------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------
# Timing Point     Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------
  clk              -      clk  R     (arrival)      16  0.003   0.002   -0.013  
  count_reg[6]/CK  -      CK   R     DFFRX4         16  0.004   0.000   -0.013  
#-----------------------------------------------------------------------------
Path 3: MET (0.083 ns) Hold Check with Pin count_reg[1]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (F) enable
              Clock:
           Endpoint: (F) count_reg[1]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.015        0.000
        Net Latency:+    0.002 (P)    0.000 (I)
            Arrival:=   -0.013        0.000

               Hold:+   -0.007
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.230
       Launch Clock:=    0.000
          Data Path:+    0.313
              Slack:=    0.083
     Timing Path:

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  enable                           -      enable  F     (arrival)       5  0.003   0.057    0.057  
  g2931/Y                          -      B->Y    R     NAND2X4         2  0.099   0.078    0.136  
  cts_prects_FE_DBTC0_n_527_dup/Y  -      A->Y    F     INVX4           4  0.049   0.045    0.181  
  inc_ADD_UNS_OP_g2623__6783/Y     -      B->Y    F     CLKXOR2X1       1  0.030   0.132    0.313  
  count_reg[1]/D                   -      D       F     DFFRX4          1  0.040   0.000    0.313  
#------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------
# Timing Point     Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------
  clk              -      clk  R     (arrival)      16  0.003   0.002   -0.013  
  count_reg[1]/CK  -      CK   R     DFFRX4         16  0.004   0.000   -0.013  
#-----------------------------------------------------------------------------
Path 4: MET (0.083 ns) Hold Check with Pin count_reg[5]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (F) enable
              Clock:
           Endpoint: (F) count_reg[5]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.015        0.000
        Net Latency:+    0.002 (P)    0.000 (I)
            Arrival:=   -0.013        0.000

               Hold:+   -0.001
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.236
       Launch Clock:=    0.000
          Data Path:+    0.320
              Slack:=    0.083
     Timing Path:

#---------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  enable                        -      enable  F     (arrival)       5  0.003   0.057    0.057  
  g2931/Y                       -      B->Y    R     NAND2X4         2  0.099   0.078    0.136  
  prects_FE_DBTC0_n_527/Y       -      A->Y    F     INVX4           1  0.049   0.031    0.166  
  prects_FE_RC_16_0/Y           -      C->Y    R     NAND3X4         2  0.019   0.038    0.204  
  g9/Y                          -      A->Y    F     INVX4           2  0.032   0.033    0.237  
  inc_ADD_UNS_OP_g2593__6783/Y  -      B->Y    R     NAND2X4         2  0.021   0.039    0.276  
  prects_FE_RC_15_0/Y           -      A1->Y   F     OAI21X2         1  0.032   0.044    0.320  
  count_reg[5]/D                -      D       F     DFFRX4          1  0.019   0.000    0.320  
#---------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------
# Timing Point     Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------
  clk              -      clk  R     (arrival)      16  0.003   0.002   -0.013  
  count_reg[5]/CK  -      CK   R     DFFRX4         16  0.004   0.000   -0.013  
#-----------------------------------------------------------------------------
Path 5: MET (0.089 ns) Removal Check with Pin count_reg[11]/CK->RN
               View: tt_v1.8_25C_Nominal_25_func
              Group: async_default
         Startpoint: (R) rst_n
              Clock:
           Endpoint: (R) count_reg[11]/RN
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.015        0.000
        Net Latency:+    0.002 (P)    0.000 (I)
            Arrival:=   -0.013        0.000

            Removal:+    0.219
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.455
       Launch Clock:=    0.000
          Data Path:+    0.544
              Slack:=    0.089
     Timing Path:

#---------------------------------------------------------------------------------------
# Timing Point             Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  rst_n                    -      rst_n  R     (arrival)       1  0.003   0.000    0.000  
  postcts_FE_PHC1_rst_n/Y  -      A->Y   R     DLY1X1          1  0.003   0.191    0.191  
  postcts_FE_PHC0_rst_n/Y  -      A->Y   R     BUFX4          16  0.034   0.353    0.544  
  count_reg[11]/RN         -      RN     R     DFFRX4         16  0.424   0.000    0.544  
#---------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------
# Timing Point      Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------
  clk               -      clk  R     (arrival)      16  0.003   0.002   -0.013  
  count_reg[11]/CK  -      CK   R     DFFRX4         16  0.004   0.000   -0.013  
#------------------------------------------------------------------------------
Path 6: MET (0.089 ns) Removal Check with Pin count_reg[8]/CK->RN
               View: tt_v1.8_25C_Nominal_25_func
              Group: async_default
         Startpoint: (R) rst_n
              Clock:
           Endpoint: (R) count_reg[8]/RN
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.015        0.000
        Net Latency:+    0.002 (P)    0.000 (I)
            Arrival:=   -0.013        0.000

            Removal:+    0.219
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.455
       Launch Clock:=    0.000
          Data Path:+    0.544
              Slack:=    0.089
     Timing Path:

#---------------------------------------------------------------------------------------
# Timing Point             Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  rst_n                    -      rst_n  R     (arrival)       1  0.003   0.000    0.000  
  postcts_FE_PHC1_rst_n/Y  -      A->Y   R     DLY1X1          1  0.003   0.191    0.191  
  postcts_FE_PHC0_rst_n/Y  -      A->Y   R     BUFX4          16  0.034   0.353    0.544  
  count_reg[8]/RN          -      RN     R     DFFRX4         16  0.424   0.000    0.544  
#---------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------
# Timing Point     Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------
  clk              -      clk  R     (arrival)      16  0.003   0.002   -0.013  
  count_reg[8]/CK  -      CK   R     DFFRX4         16  0.004   0.000   -0.013  
#-----------------------------------------------------------------------------
Path 7: MET (0.090 ns) Removal Check with Pin count_reg[15]/CK->RN
               View: tt_v1.8_25C_Nominal_25_func
              Group: async_default
         Startpoint: (R) rst_n
              Clock:
           Endpoint: (R) count_reg[15]/RN
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.015        0.000
        Net Latency:+    0.002 (P)    0.000 (I)
            Arrival:=   -0.013        0.000

            Removal:+    0.219
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.455
       Launch Clock:=    0.000
          Data Path:+    0.545
              Slack:=    0.090
     Timing Path:

#---------------------------------------------------------------------------------------
# Timing Point             Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  rst_n                    -      rst_n  R     (arrival)       1  0.003   0.000    0.000  
  postcts_FE_PHC1_rst_n/Y  -      A->Y   R     DLY1X1          1  0.003   0.191    0.191  
  postcts_FE_PHC0_rst_n/Y  -      A->Y   R     BUFX4          16  0.034   0.354    0.545  
  count_reg[15]/RN         -      RN     R     DFFRX4         16  0.424   0.000    0.545  
#---------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------
# Timing Point      Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------
  clk               -      clk  R     (arrival)      16  0.003   0.002   -0.013  
  count_reg[15]/CK  -      CK   R     DFFRX4         16  0.004   0.000   -0.013  
#------------------------------------------------------------------------------
Path 8: MET (0.090 ns) Removal Check with Pin count_reg[10]/CK->RN
               View: tt_v1.8_25C_Nominal_25_func
              Group: async_default
         Startpoint: (R) rst_n
              Clock:
           Endpoint: (R) count_reg[10]/RN
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.015        0.000
        Net Latency:+    0.002 (P)    0.000 (I)
            Arrival:=   -0.013        0.000

            Removal:+    0.219
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.455
       Launch Clock:=    0.000
          Data Path:+    0.545
              Slack:=    0.090
     Timing Path:

#---------------------------------------------------------------------------------------
# Timing Point             Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  rst_n                    -      rst_n  R     (arrival)       1  0.003   0.000    0.000  
  postcts_FE_PHC1_rst_n/Y  -      A->Y   R     DLY1X1          1  0.003   0.191    0.191  
  postcts_FE_PHC0_rst_n/Y  -      A->Y   R     BUFX4          16  0.034   0.354    0.545  
  count_reg[10]/RN         -      RN     R     DFFRX4         16  0.424   0.000    0.545  
#---------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------
# Timing Point      Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------
  clk               -      clk  R     (arrival)      16  0.003   0.002   -0.013  
  count_reg[10]/CK  -      CK   R     DFFRX4         16  0.004   0.000   -0.013  
#------------------------------------------------------------------------------
Path 9: MET (0.091 ns) Removal Check with Pin count_reg[12]/CK->RN
               View: tt_v1.8_25C_Nominal_25_func
              Group: async_default
         Startpoint: (R) rst_n
              Clock:
           Endpoint: (R) count_reg[12]/RN
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.015        0.000
        Net Latency:+    0.001 (P)    0.000 (I)
            Arrival:=   -0.013        0.000

            Removal:+    0.219
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.455
       Launch Clock:=    0.000
          Data Path:+    0.546
              Slack:=    0.091
     Timing Path:

#---------------------------------------------------------------------------------------
# Timing Point             Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  rst_n                    -      rst_n  R     (arrival)       1  0.003   0.000    0.000  
  postcts_FE_PHC1_rst_n/Y  -      A->Y   R     DLY1X1          1  0.003   0.191    0.191  
  postcts_FE_PHC0_rst_n/Y  -      A->Y   R     BUFX4          16  0.034   0.355    0.546  
  count_reg[12]/RN         -      RN     R     DFFRX4         16  0.424   0.000    0.546  
#---------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------
# Timing Point      Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------
  clk               -      clk  R     (arrival)      16  0.003   0.001   -0.013  
  count_reg[12]/CK  -      CK   R     DFFRX4         16  0.004   0.000   -0.013  
#------------------------------------------------------------------------------
Path 10: MET (0.092 ns) Removal Check with Pin count_reg[13]/CK->RN
               View: tt_v1.8_25C_Nominal_25_func
              Group: async_default
         Startpoint: (R) rst_n
              Clock:
           Endpoint: (R) count_reg[13]/RN
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.015        0.000
        Net Latency:+    0.001 (P)    0.000 (I)
            Arrival:=   -0.014        0.000

            Removal:+    0.219
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.455
       Launch Clock:=    0.000
          Data Path:+    0.547
              Slack:=    0.092
     Timing Path:

#---------------------------------------------------------------------------------------
# Timing Point             Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  rst_n                    -      rst_n  R     (arrival)       1  0.003   0.000    0.000  
  postcts_FE_PHC1_rst_n/Y  -      A->Y   R     DLY1X1          1  0.003   0.191    0.191  
  postcts_FE_PHC0_rst_n/Y  -      A->Y   R     BUFX4          16  0.034   0.356    0.547  
  count_reg[13]/RN         -      RN     R     DFFRX4         16  0.424   0.000    0.547  
#---------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------
# Timing Point      Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------
  clk               -      clk  R     (arrival)      16  0.003   0.001   -0.014  
  count_reg[13]/CK  -      CK   R     DFFRX4         16  0.004   0.000   -0.014  
#------------------------------------------------------------------------------
Path 11: MET (0.092 ns) Removal Check with Pin count_reg[14]/CK->RN
               View: tt_v1.8_25C_Nominal_25_func
              Group: async_default
         Startpoint: (R) rst_n
              Clock:
           Endpoint: (R) count_reg[14]/RN
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.015        0.000
        Net Latency:+    0.002 (P)    0.000 (I)
            Arrival:=   -0.013        0.000

            Removal:+    0.219
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.455
       Launch Clock:=    0.000
          Data Path:+    0.548
              Slack:=    0.092
     Timing Path:

#---------------------------------------------------------------------------------------
# Timing Point             Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  rst_n                    -      rst_n  R     (arrival)       1  0.003   0.000    0.000  
  postcts_FE_PHC1_rst_n/Y  -      A->Y   R     DLY1X1          1  0.003   0.191    0.191  
  postcts_FE_PHC0_rst_n/Y  -      A->Y   R     BUFX4          16  0.034   0.357    0.548  
  count_reg[14]/RN         -      RN     R     DFFRX4         16  0.424   0.000    0.548  
#---------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------
# Timing Point      Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------
  clk               -      clk  R     (arrival)      16  0.003   0.002   -0.013  
  count_reg[14]/CK  -      CK   R     DFFRX4         16  0.004   0.000   -0.013  
#------------------------------------------------------------------------------
Path 12: MET (0.092 ns) Removal Check with Pin count_reg[0]/CK->RN
               View: tt_v1.8_25C_Nominal_25_func
              Group: async_default
         Startpoint: (R) rst_n
              Clock:
           Endpoint: (R) count_reg[0]/RN
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.015        0.000
        Net Latency:+    0.002 (P)    0.000 (I)
            Arrival:=   -0.013        0.000

            Removal:+    0.219
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.456
       Launch Clock:=    0.000
          Data Path:+    0.548
              Slack:=    0.092
     Timing Path:

#---------------------------------------------------------------------------------------
# Timing Point             Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  rst_n                    -      rst_n  R     (arrival)       1  0.003   0.000    0.000  
  postcts_FE_PHC1_rst_n/Y  -      A->Y   R     DLY1X1          1  0.003   0.191    0.191  
  postcts_FE_PHC0_rst_n/Y  -      A->Y   R     BUFX4          16  0.034   0.357    0.548  
  count_reg[0]/RN          -      RN     R     DFFRX4         16  0.424   0.000    0.548  
#---------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------
# Timing Point     Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------
  clk              -      clk  R     (arrival)      16  0.003   0.002   -0.013  
  count_reg[0]/CK  -      CK   R     DFFRX4         16  0.004   0.000   -0.013  
#-----------------------------------------------------------------------------
Path 13: MET (0.092 ns) Removal Check with Pin count_reg[9]/CK->RN
               View: tt_v1.8_25C_Nominal_25_func
              Group: async_default
         Startpoint: (R) rst_n
              Clock:
           Endpoint: (R) count_reg[9]/RN
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.015        0.000
        Net Latency:+    0.002 (P)    0.000 (I)
            Arrival:=   -0.013        0.000

            Removal:+    0.219
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.456
       Launch Clock:=    0.000
          Data Path:+    0.548
              Slack:=    0.092
     Timing Path:

#---------------------------------------------------------------------------------------
# Timing Point             Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  rst_n                    -      rst_n  R     (arrival)       1  0.003   0.000    0.000  
  postcts_FE_PHC1_rst_n/Y  -      A->Y   R     DLY1X1          1  0.003   0.191    0.191  
  postcts_FE_PHC0_rst_n/Y  -      A->Y   R     BUFX4          16  0.034   0.357    0.548  
  count_reg[9]/RN          -      RN     R     DFFRX4         16  0.424   0.000    0.548  
#---------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------
# Timing Point     Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------
  clk              -      clk  R     (arrival)      16  0.003   0.002   -0.013  
  count_reg[9]/CK  -      CK   R     DFFRX4         16  0.004   0.000   -0.013  
#-----------------------------------------------------------------------------
Path 14: MET (0.093 ns) Removal Check with Pin count_reg[7]/CK->RN
               View: tt_v1.8_25C_Nominal_25_func
              Group: async_default
         Startpoint: (R) rst_n
              Clock:
           Endpoint: (R) count_reg[7]/RN
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.015        0.000
        Net Latency:+    0.002 (P)    0.000 (I)
            Arrival:=   -0.013        0.000

            Removal:+    0.219
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.456
       Launch Clock:=    0.000
          Data Path:+    0.549
              Slack:=    0.093
     Timing Path:

#---------------------------------------------------------------------------------------
# Timing Point             Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  rst_n                    -      rst_n  R     (arrival)       1  0.003   0.000    0.000  
  postcts_FE_PHC1_rst_n/Y  -      A->Y   R     DLY1X1          1  0.003   0.191    0.191  
  postcts_FE_PHC0_rst_n/Y  -      A->Y   R     BUFX4          16  0.034   0.358    0.549  
  count_reg[7]/RN          -      RN     R     DFFRX4         16  0.424   0.000    0.549  
#---------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------
# Timing Point     Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------
  clk              -      clk  R     (arrival)      16  0.003   0.002   -0.013  
  count_reg[7]/CK  -      CK   R     DFFRX4         16  0.004   0.000   -0.013  
#-----------------------------------------------------------------------------
Path 15: MET (0.093 ns) Removal Check with Pin count_reg[3]/CK->RN
               View: tt_v1.8_25C_Nominal_25_func
              Group: async_default
         Startpoint: (R) rst_n
              Clock:
           Endpoint: (R) count_reg[3]/RN
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.015        0.000
        Net Latency:+    0.002 (P)    0.000 (I)
            Arrival:=   -0.013        0.000

            Removal:+    0.219
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.456
       Launch Clock:=    0.000
          Data Path:+    0.549
              Slack:=    0.093
     Timing Path:

#---------------------------------------------------------------------------------------
# Timing Point             Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  rst_n                    -      rst_n  R     (arrival)       1  0.003   0.000    0.000  
  postcts_FE_PHC1_rst_n/Y  -      A->Y   R     DLY1X1          1  0.003   0.191    0.191  
  postcts_FE_PHC0_rst_n/Y  -      A->Y   R     BUFX4          16  0.034   0.358    0.549  
  count_reg[3]/RN          -      RN     R     DFFRX4         16  0.424   0.000    0.549  
#---------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------
# Timing Point     Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------
  clk              -      clk  R     (arrival)      16  0.003   0.002   -0.013  
  count_reg[3]/CK  -      CK   R     DFFRX4         16  0.004   0.000   -0.013  
#-----------------------------------------------------------------------------
Path 16: MET (0.093 ns) Removal Check with Pin count_reg[4]/CK->RN
               View: tt_v1.8_25C_Nominal_25_func
              Group: async_default
         Startpoint: (R) rst_n
              Clock:
           Endpoint: (R) count_reg[4]/RN
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.015        0.000
        Net Latency:+    0.002 (P)    0.000 (I)
            Arrival:=   -0.013        0.000

            Removal:+    0.219
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.456
       Launch Clock:=    0.000
          Data Path:+    0.549
              Slack:=    0.093
     Timing Path:

#---------------------------------------------------------------------------------------
# Timing Point             Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  rst_n                    -      rst_n  R     (arrival)       1  0.003   0.000    0.000  
  postcts_FE_PHC1_rst_n/Y  -      A->Y   R     DLY1X1          1  0.003   0.191    0.191  
  postcts_FE_PHC0_rst_n/Y  -      A->Y   R     BUFX4          16  0.034   0.358    0.549  
  count_reg[4]/RN          -      RN     R     DFFRX4         16  0.424   0.000    0.549  
#---------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------
# Timing Point     Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------
  clk              -      clk  R     (arrival)      16  0.003   0.002   -0.013  
  count_reg[4]/CK  -      CK   R     DFFRX4         16  0.004   0.000   -0.013  
#-----------------------------------------------------------------------------
Path 17: MET (0.093 ns) Removal Check with Pin count_reg[1]/CK->RN
               View: tt_v1.8_25C_Nominal_25_func
              Group: async_default
         Startpoint: (R) rst_n
              Clock:
           Endpoint: (R) count_reg[1]/RN
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.015        0.000
        Net Latency:+    0.002 (P)    0.000 (I)
            Arrival:=   -0.013        0.000

            Removal:+    0.219
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.456
       Launch Clock:=    0.000
          Data Path:+    0.549
              Slack:=    0.093
     Timing Path:

#---------------------------------------------------------------------------------------
# Timing Point             Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  rst_n                    -      rst_n  R     (arrival)       1  0.003   0.000    0.000  
  postcts_FE_PHC1_rst_n/Y  -      A->Y   R     DLY1X1          1  0.003   0.191    0.191  
  postcts_FE_PHC0_rst_n/Y  -      A->Y   R     BUFX4          16  0.034   0.358    0.549  
  count_reg[1]/RN          -      RN     R     DFFRX4         16  0.424   0.000    0.549  
#---------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------
# Timing Point     Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------
  clk              -      clk  R     (arrival)      16  0.003   0.002   -0.013  
  count_reg[1]/CK  -      CK   R     DFFRX4         16  0.004   0.000   -0.013  
#-----------------------------------------------------------------------------
Path 18: MET (0.093 ns) Removal Check with Pin count_reg[2]/CK->RN
               View: tt_v1.8_25C_Nominal_25_func
              Group: async_default
         Startpoint: (R) rst_n
              Clock:
           Endpoint: (R) count_reg[2]/RN
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.015        0.000
        Net Latency:+    0.002 (P)    0.000 (I)
            Arrival:=   -0.013        0.000

            Removal:+    0.219
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.456
       Launch Clock:=    0.000
          Data Path:+    0.549
              Slack:=    0.093
     Timing Path:

#---------------------------------------------------------------------------------------
# Timing Point             Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  rst_n                    -      rst_n  R     (arrival)       1  0.003   0.000    0.000  
  postcts_FE_PHC1_rst_n/Y  -      A->Y   R     DLY1X1          1  0.003   0.191    0.191  
  postcts_FE_PHC0_rst_n/Y  -      A->Y   R     BUFX4          16  0.034   0.358    0.549  
  count_reg[2]/RN          -      RN     R     DFFRX4         16  0.424   0.000    0.549  
#---------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------
# Timing Point     Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------
  clk              -      clk  R     (arrival)      16  0.003   0.002   -0.013  
  count_reg[2]/CK  -      CK   R     DFFRX4         16  0.004   0.000   -0.013  
#-----------------------------------------------------------------------------
Path 19: MET (0.093 ns) Removal Check with Pin count_reg[6]/CK->RN
               View: tt_v1.8_25C_Nominal_25_func
              Group: async_default
         Startpoint: (R) rst_n
              Clock:
           Endpoint: (R) count_reg[6]/RN
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.015        0.000
        Net Latency:+    0.002 (P)    0.000 (I)
            Arrival:=   -0.013        0.000

            Removal:+    0.219
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.456
       Launch Clock:=    0.000
          Data Path:+    0.549
              Slack:=    0.093
     Timing Path:

#---------------------------------------------------------------------------------------
# Timing Point             Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  rst_n                    -      rst_n  R     (arrival)       1  0.003   0.000    0.000  
  postcts_FE_PHC1_rst_n/Y  -      A->Y   R     DLY1X1          1  0.003   0.191    0.191  
  postcts_FE_PHC0_rst_n/Y  -      A->Y   R     BUFX4          16  0.034   0.358    0.549  
  count_reg[6]/RN          -      RN     R     DFFRX4         16  0.424   0.000    0.549  
#---------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------
# Timing Point     Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------
  clk              -      clk  R     (arrival)      16  0.003   0.002   -0.013  
  count_reg[6]/CK  -      CK   R     DFFRX4         16  0.004   0.000   -0.013  
#-----------------------------------------------------------------------------
Path 20: MET (0.093 ns) Removal Check with Pin count_reg[5]/CK->RN
               View: tt_v1.8_25C_Nominal_25_func
              Group: async_default
         Startpoint: (R) rst_n
              Clock:
           Endpoint: (R) count_reg[5]/RN
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.015        0.000
        Net Latency:+    0.002 (P)    0.000 (I)
            Arrival:=   -0.013        0.000

            Removal:+    0.219
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.456
       Launch Clock:=    0.000
          Data Path:+    0.549
              Slack:=    0.093
     Timing Path:

#---------------------------------------------------------------------------------------
# Timing Point             Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  rst_n                    -      rst_n  R     (arrival)       1  0.003   0.000    0.000  
  postcts_FE_PHC1_rst_n/Y  -      A->Y   R     DLY1X1          1  0.003   0.191    0.191  
  postcts_FE_PHC0_rst_n/Y  -      A->Y   R     BUFX4          16  0.034   0.358    0.549  
  count_reg[5]/RN          -      RN     R     DFFRX4         16  0.424   0.000    0.549  
#---------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------
# Timing Point     Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------
  clk              -      clk  R     (arrival)      16  0.003   0.002   -0.013  
  count_reg[5]/CK  -      CK   R     DFFRX4         16  0.004   0.000   -0.013  
#-----------------------------------------------------------------------------
Path 21: MET (0.102 ns) Hold Check with Pin count_reg[15]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (F) enable
              Clock:
           Endpoint: (F) count_reg[15]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.015        0.000
        Net Latency:+    0.002 (P)    0.000 (I)
            Arrival:=   -0.013        0.000

               Hold:+   -0.002
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.235
       Launch Clock:=    0.000
          Data Path:+    0.337
              Slack:=    0.102
     Timing Path:

#--------------------------------------------------------------------------------
# Timing Point     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                           (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------
  enable           -      enable  F     (arrival)       5  0.003   0.057    0.057  
  g77_dup/Y        -      A->Y    R     NAND3X4         1  0.099   0.082    0.139  
  g2825/Y          -      B->Y    F     NOR2X4          1  0.030   0.028    0.167  
  g173/Y           -      A->Y    R     NAND2X4         1  0.015   0.042    0.209  
  g172/Y           -      A->Y    F     CLKINVX8       12  0.031   0.047    0.256  
  g169/Y           -      B->Y    R     NAND3X2         1  0.033   0.048    0.304  
  cts_FE_RC_4_0/Y  -      B0->Y   F     OAI21X2         1  0.028   0.033    0.337  
  count_reg[15]/D  -      D       F     DFFRX4          1  0.021   0.000    0.337  
#--------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------
# Timing Point      Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------
  clk               -      clk  R     (arrival)      16  0.003   0.002   -0.013  
  count_reg[15]/CK  -      CK   R     DFFRX4         16  0.004   0.000   -0.013  
#------------------------------------------------------------------------------
Path 22: MET (0.104 ns) Hold Check with Pin count_reg[13]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) count_reg[13]/CK
              Clock: (R) core_clock
           Endpoint: (F) count_reg[13]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.015       -0.015
        Net Latency:+    0.001 (P)    0.001 (P)
            Arrival:=   -0.014       -0.014

               Hold:+   -0.002
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.234
       Launch Clock:=   -0.014
          Data Path:+    0.352
              Slack:=    0.104
     Timing Path:

#--------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  clk                           -      clk    R     (arrival)      16  0.003   0.001   -0.014  
  count_reg[13]/Q               -      CK->Q  F     DFFRX4          4  0.004   0.278    0.264  
  g14/Y                         -      A->Y   R     NAND2X2         1  0.036   0.043    0.307  
  inc_ADD_UNS_OP_g2599__5122/Y  -      B->Y   F     NAND2X1         1  0.021   0.031    0.338  
  count_reg[13]/D               -      D      F     DFFRX4          1  0.023   0.000    0.338  
#--------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------
# Timing Point      Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------
  clk               -      clk  R     (arrival)      16  0.003   0.001   -0.014  
  count_reg[13]/CK  -      CK   R     DFFRX4         16  0.004   0.000   -0.014  
#------------------------------------------------------------------------------
Path 23: MET (0.104 ns) Hold Check with Pin count_reg[8]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (F) enable
              Clock:
           Endpoint: (F) count_reg[8]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.015        0.000
        Net Latency:+    0.002 (P)    0.000 (I)
            Arrival:=   -0.013        0.000

               Hold:+   -0.002
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.234
       Launch Clock:=    0.000
          Data Path:+    0.339
              Slack:=    0.104
     Timing Path:

#------------------------------------------------------------------------------------
# Timing Point         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  enable               -      enable  F     (arrival)       5  0.003   0.057    0.057  
  g77_dup/Y            -      A->Y    R     NAND3X4         1  0.099   0.082    0.139  
  g2825/Y              -      B->Y    F     NOR2X4          1  0.030   0.028    0.167  
  g173/Y               -      A->Y    R     NAND2X4         1  0.015   0.042    0.209  
  g172/Y               -      A->Y    F     CLKINVX8       12  0.031   0.047    0.256  
  prects_FE_RC_45_0/Y  -      A->Y    R     NAND2X1         1  0.033   0.049    0.304  
  cts_FE_RC_9_0/Y      -      B0->Y   F     OAI21X1         1  0.031   0.034    0.339  
  count_reg[8]/D       -      D       F     DFFRX4          1  0.023   0.000    0.339  
#------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------
# Timing Point     Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------
  clk              -      clk  R     (arrival)      16  0.003   0.002   -0.013  
  count_reg[8]/CK  -      CK   R     DFFRX4         16  0.004   0.000   -0.013  
#-----------------------------------------------------------------------------
Path 24: MET (0.107 ns) Hold Check with Pin count_reg[14]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (F) enable
              Clock:
           Endpoint: (F) count_reg[14]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.015        0.000
        Net Latency:+    0.002 (P)    0.000 (I)
            Arrival:=   -0.013        0.000

               Hold:+   -0.002
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.235
       Launch Clock:=    0.000
          Data Path:+    0.342
              Slack:=    0.107
     Timing Path:

#---------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  enable                        -      enable  F     (arrival)       5  0.003   0.057    0.057  
  g77_dup/Y                     -      A->Y    R     NAND3X4         1  0.099   0.082    0.139  
  g2825/Y                       -      B->Y    F     NOR2X4          1  0.030   0.028    0.167  
  g173/Y                        -      A->Y    R     NAND2X4         1  0.015   0.042    0.209  
  g172/Y                        -      A->Y    F     CLKINVX8       12  0.031   0.046    0.255  
  inc_ADD_UNS_OP_g2606__7482/Y  -      C->Y    R     NAND3X1         1  0.033   0.046    0.301  
  inc_ADD_UNS_OP_g2603__1881/Y  -      A->Y    F     NAND2X1         1  0.037   0.040    0.342  
  count_reg[14]/D               -      D       F     DFFRX4          1  0.023   0.000    0.342  
#---------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------
# Timing Point      Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------
  clk               -      clk  R     (arrival)      16  0.003   0.002   -0.013  
  count_reg[14]/CK  -      CK   R     DFFRX4         16  0.004   0.000   -0.013  
#------------------------------------------------------------------------------
Path 25: MET (0.107 ns) Hold Check with Pin count_reg[12]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (F) enable
              Clock:
           Endpoint: (F) count_reg[12]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.015        0.000
        Net Latency:+    0.001 (P)    0.000 (I)
            Arrival:=   -0.013        0.000

               Hold:+   -0.002
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.235
       Launch Clock:=    0.000
          Data Path:+    0.342
              Slack:=    0.107
     Timing Path:

#---------------------------------------------------------------------------------
# Timing Point      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                            (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------
  enable            -      enable  F     (arrival)       5  0.003   0.057    0.057  
  g77_dup/Y         -      A->Y    R     NAND3X4         1  0.099   0.082    0.139  
  g2825/Y           -      B->Y    F     NOR2X4          1  0.030   0.028    0.167  
  g173/Y            -      A->Y    R     NAND2X4         1  0.015   0.042    0.209  
  g172/Y            -      A->Y    F     CLKINVX8       12  0.031   0.047    0.256  
  g2899/Y           -      A->Y    R     NAND2X2         1  0.033   0.049    0.305  
  cts_FE_RC_29_0/Y  -      A->Y    F     NAND2X2         1  0.029   0.037    0.342  
  count_reg[12]/D   -      D       F     DFFRX4          1  0.021   0.000    0.342  
#---------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------
# Timing Point      Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------
  clk               -      clk  R     (arrival)      16  0.003   0.001   -0.013  
  count_reg[12]/CK  -      CK   R     DFFRX4         16  0.004   0.000   -0.013  
#------------------------------------------------------------------------------
Path 26: MET (0.109 ns) Hold Check with Pin count_reg[11]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (F) enable
              Clock:
           Endpoint: (F) count_reg[11]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.015        0.000
        Net Latency:+    0.002 (P)    0.000 (I)
            Arrival:=   -0.013        0.000

               Hold:+   -0.001
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.235
       Launch Clock:=    0.000
          Data Path:+    0.344
              Slack:=    0.109
     Timing Path:

#--------------------------------------------------------------------------------
# Timing Point     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                           (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------
  enable           -      enable  F     (arrival)       5  0.003   0.057    0.057  
  g77_dup/Y        -      A->Y    R     NAND3X4         1  0.099   0.082    0.139  
  g2825/Y          -      B->Y    F     NOR2X4          1  0.030   0.028    0.167  
  g173/Y           -      A->Y    R     NAND2X4         1  0.015   0.042    0.209  
  g172/Y           -      A->Y    F     CLKINVX8       12  0.031   0.047    0.256  
  g2884/Y          -      B->Y    R     NAND3X2         1  0.033   0.051    0.307  
  g2883/Y          -      A->Y    F     NAND2X2         1  0.034   0.037    0.344  
  count_reg[11]/D  -      D       F     DFFRX4          1  0.020   0.000    0.344  
#--------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------
# Timing Point      Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------
  clk               -      clk  R     (arrival)      16  0.003   0.002   -0.013  
  count_reg[11]/CK  -      CK   R     DFFRX4         16  0.004   0.000   -0.013  
#------------------------------------------------------------------------------
Path 27: MET (0.125 ns) Hold Check with Pin count_reg[3]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (F) enable
              Clock:
           Endpoint: (F) count_reg[3]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.015        0.000
        Net Latency:+    0.002 (P)    0.000 (I)
            Arrival:=   -0.013        0.000

               Hold:+   -0.004
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.233
       Launch Clock:=    0.000
          Data Path:+    0.358
              Slack:=    0.125
     Timing Path:

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  enable                           -      enable  F     (arrival)       5  0.003   0.057    0.057  
  g2931/Y                          -      B->Y    R     NAND2X4         2  0.099   0.078    0.136  
  cts_prects_FE_DBTC0_n_527_dup/Y  -      A->Y    F     INVX4           4  0.049   0.045    0.181  
  inc_ADD_UNS_OP_g2626__1617/Y     -      A->Y    R     NAND2X4         3  0.030   0.052    0.233  
  inc_ADD_UNS_OP_g2604/Y           -      A->Y    F     INVX4           2  0.035   0.026    0.259  
  prects_FE_RC_29_0/Y              -      C->Y    R     NAND3X1         1  0.015   0.048    0.307  
  g95/Y                            -      A->Y    F     NAND2X2         1  0.051   0.051    0.358  
  count_reg[3]/D                   -      D       F     DFFRX4          1  0.030   0.000    0.358  
#------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------
# Timing Point     Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------
  clk              -      clk  R     (arrival)      16  0.003   0.002   -0.013  
  count_reg[3]/CK  -      CK   R     DFFRX4         16  0.004   0.000   -0.013  
#-----------------------------------------------------------------------------
Path 28: MET (0.125 ns) Hold Check with Pin count_reg[9]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) enable
              Clock:
           Endpoint: (F) count_reg[9]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.015        0.000
        Net Latency:+    0.002 (P)    0.000 (I)
            Arrival:=   -0.013        0.000

               Hold:+   -0.003
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.234
       Launch Clock:=    0.000
          Data Path:+    0.359
              Slack:=    0.125
     Timing Path:

#---------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  enable                        -      enable  R     (arrival)       5  0.003   0.057    0.057  
  inc_ADD_UNS_OP_g2649__7410/Y  -      A->Y    R     AND2X2          2  0.099   0.145    0.201  
  cts_FE_RC_12_0/Y              -      B->Y    F     NAND3X1         1  0.040   0.064    0.265  
  cts_FE_RC_10_0/Y              -      B->Y    R     NAND2X1         1  0.048   0.052    0.317  
  g38/Y                         -      A->Y    F     NAND2X1         1  0.039   0.042    0.359  
  count_reg[9]/D                -      D       F     DFFRX4          1  0.025   0.000    0.359  
#---------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------
# Timing Point     Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------
  clk              -      clk  R     (arrival)      16  0.003   0.002   -0.013  
  count_reg[9]/CK  -      CK   R     DFFRX4         16  0.004   0.000   -0.013  
#-----------------------------------------------------------------------------
Path 29: MET (0.144 ns) Hold Check with Pin count_reg[4]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (F) enable
              Clock:
           Endpoint: (R) count_reg[4]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.015        0.000
        Net Latency:+    0.002 (P)    0.000 (I)
            Arrival:=   -0.013        0.000

               Hold:+   -0.049
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.188
       Launch Clock:=    0.000
          Data Path:+    0.333
              Slack:=    0.144
     Timing Path:

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  enable                   -      enable  F     (arrival)       5  0.003   0.057    0.057  
  g2931/Y                  -      B->Y    R     NAND2X4         2  0.099   0.078    0.136  
  prects_FE_DBTC0_n_527/Y  -      A->Y    F     INVX4           1  0.049   0.031    0.166  
  prects_FE_RC_16_0/Y      -      C->Y    R     NAND3X4         2  0.019   0.038    0.204  
  cts_FE_RC_28_0/Y         -      A->Y    R     XNOR2X1         1  0.032   0.129    0.333  
  count_reg[4]/D           -      D       R     DFFRX4          1  0.045   0.000    0.333  
#----------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------
# Timing Point     Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------
  clk              -      clk  R     (arrival)      16  0.003   0.002   -0.013  
  count_reg[4]/CK  -      CK   R     DFFRX4         16  0.004   0.000   -0.013  
#-----------------------------------------------------------------------------
Path 30: MET (0.162 ns) Hold Check with Pin count_reg[10]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) enable
              Clock:
           Endpoint: (F) count_reg[10]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.015        0.000
        Net Latency:+    0.002 (P)    0.000 (I)
            Arrival:=   -0.013        0.000

               Hold:+   -0.004
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.232
       Launch Clock:=    0.000
          Data Path:+    0.394
              Slack:=    0.162
     Timing Path:

#---------------------------------------------------------------------------------
# Timing Point      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                            (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------
  enable            -      enable  R     (arrival)       5  0.003   0.057    0.057  
  cts_FE_RC_34_0/Y  -      B->Y    R     CLKAND2X2       1  0.099   0.094    0.150  
  cts_FE_RC_33_0/Y  -      A->Y    R     CLKAND2X2       2  0.021   0.082    0.233  
  cts_FE_RC_20_0/Y  -      D->Y    F     NAND4X1         1  0.036   0.060    0.293  
  cts_FE_RC_22_0/Y  -      A->Y    R     NAND2X1         1  0.058   0.061    0.353  
  cts_FE_RC_21_0/Y  -      B->Y    F     NAND2X1         1  0.031   0.040    0.394  
  count_reg[10]/D   -      D       F     DFFRX4          1  0.030   0.000    0.394  
#---------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------
# Timing Point      Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------
  clk               -      clk  R     (arrival)      16  0.003   0.002   -0.013  
  count_reg[10]/CK  -      CK   R     DFFRX4         16  0.004   0.000   -0.013  
#------------------------------------------------------------------------------
Path 31: MET (0.164 ns) Hold Check with Pin count_reg[7]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) enable
              Clock:
           Endpoint: (F) count_reg[7]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.015        0.000
        Net Latency:+    0.002 (P)    0.000 (I)
            Arrival:=   -0.013        0.000

               Hold:+   -0.016
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.221
       Launch Clock:=    0.000
          Data Path:+    0.385
              Slack:=    0.164
     Timing Path:

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  enable                           -      enable  R     (arrival)       5  0.003   0.057    0.057  
  g2931/Y                          -      B->Y    F     NAND2X4         2  0.099   0.072    0.129  
  cts_prects_FE_DBTC0_n_527_dup/Y  -      A->Y    R     INVX4           4  0.041   0.059    0.188  
  g2930/Y                          -      A0->Y   F     AOI21X1         1  0.049   0.070    0.258  
  g2929/Y                          -      A->Y    R     INVX2           1  0.031   0.038    0.296  
  g416/Y                           -      A->Y    F     NAND4X2         1  0.028   0.089    0.385  
  count_reg[7]/D                   -      D       F     DFFRX4          1  0.067   0.000    0.385  
#------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------
# Timing Point     Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------
  clk              -      clk  R     (arrival)      16  0.003   0.002   -0.013  
  count_reg[7]/CK  -      CK   R     DFFRX4         16  0.004   0.000   -0.013  
#-----------------------------------------------------------------------------
Path 32: MET (0.168 ns) Hold Check with Pin count_reg[0]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (F) enable
              Clock:
           Endpoint: (F) count_reg[0]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.015        0.000
        Net Latency:+    0.002 (P)    0.000 (I)
            Arrival:=   -0.013        0.000

               Hold:+   -0.005
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.232
       Launch Clock:=    0.000
          Data Path:+    0.400
              Slack:=    0.168
     Timing Path:

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  enable                    -      enable  F     (arrival)       5  0.003   0.004    0.004  
  postcts_FE_PHC2_enable/Y  -      A->Y    F     BUFX4           2  0.010   0.256    0.259  
  g4/Y                      -      B->Y    R     NAND2X1         1  0.206   0.094    0.354  
  g5/Y                      -      B->Y    F     NAND2X1         1  0.038   0.046    0.400  
  count_reg[0]/D            -      D       F     DFFRX4          1  0.034   0.000    0.400  
#-----------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------
# Timing Point     Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------
  clk              -      clk  R     (arrival)      16  0.003   0.002   -0.013  
  count_reg[0]/CK  -      CK   R     DFFRX4         16  0.004   0.000   -0.013  
#-----------------------------------------------------------------------------

