<module name="EMU_CM" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="CM_EMU_CLKSTCTRL" acronym="CM_EMU_CLKSTCTRL" offset="0x0" width="32" description="This register enables the EMU domain power state transition. It controls the HW supervised domain power state transition between ON-ACTIVE and ON-INACTIVE states. It also hold one status bit per clock input of the domain. [warm reset insensitive]">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKACTIVITY_EMU_SYS_CLK" width="1" begin="8" end="8" resetval="0x0" description="This field indicates the state of the EMU_SYS_CLK clock in the domain." range="" rwaccess="R">
      <bitenum value="0" id="INACT" token="CLKACTIVITY_EMU_SYS_CLK_0" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="ACT" token="CLKACTIVITY_EMU_SYS_CLK_1" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKTRCTRL" width="2" begin="1" end="0" resetval="0x2" description="Controls the clock state transition of the EMU clock domain." range="" rwaccess="RW">
      <bitenum value="0" id="RESERVED" token="CLKTRCTRL_0" description="Reserved"/>
      <bitenum value="1" id="RESERVED_1" token="CLKTRCTRL_1" description="Reserved"/>
      <bitenum value="2" id="SW_WKUP" token="CLKTRCTRL_2" description="SW_WKUP: Start a software forced wake-up transition on the domain."/>
      <bitenum value="3" id="HW_AUTO" token="CLKTRCTRL_3" description="HW_AUTO: Automatic transition is enabled. Sleep and wakeup transition are based upon hardware conditions."/>
    </bitfield>
  </register>
  <register id="CM_EMU_DEBUGSS_CLKCTRL" acronym="CM_EMU_DEBUGSS_CLKCTRL" offset="0x4" width="32" description="This register manages the DEBUGSS clocks. [warm reset insensitive]">
    <bitfield id="RESERVED" width="13" begin="31" end="19" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="STBYST" width="1" begin="18" end="18" resetval="0x1" description="Module standby status" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="STBYST_0" description="Module is functional (not in standby)"/>
      <bitenum value="1" id="STANDBY" token="STBYST_1" description="Module is in standby"/>
    </bitfield>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x1" description="Control the way mandatory clocks are managed." range="" rwaccess="R">
      <bitenum value="1" id="AUTO" token="MODULEMODE_1" description="Module is managed automatically by HW according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any OCP access to module is always granted. Module clocks may be gated according to the clock domain state."/>
    </bitfield>
  </register>
  <register id="CM_EMU_DYNAMICDEP" acronym="CM_EMU_DYNAMICDEP" offset="0x8" width="32" description="This register controls the dynamic domain depedencies from EMU domain towards 'target' domains. It is relevant only for domain having OCP master port(s).">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="WINDOWSIZE" width="4" begin="27" end="24" resetval="0x4" description="Size of sliding window used to monitor OCP interface activity for determination of auto-sleep feature. Time unit defined byCM_DYN_DEP_PRESCAL register." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="18" begin="23" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="L3MAIN1_DYNDEP" width="1" begin="5" end="5" resetval="0x1" description="Dynamic dependency towards L3MAIN1 clock domain" range="" rwaccess="R">
      <bitenum value="1" id="ENABLED" token="L3MAIN1_DYNDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CM_EMU_MPU_EMU_DBG_CLKCTRL" acronym="CM_EMU_MPU_EMU_DBG_CLKCTRL" offset="0xC" width="32" description="This register manages the MPU_EMU_DBG clocks. [warm reset insensitive]">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x1" description="Control the way mandatory clocks are managed." range="" rwaccess="R">
      <bitenum value="1" id="AUTO" token="MODULEMODE_1" description="Module is managed automatically by HW according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any OCP access to module is always granted. Module clocks may be gated according to the clock domain state."/>
    </bitfield>
  </register>
</module>
