

================================================================
== Vivado HLS Report for 'poly6'
================================================================
* Date:           Mon Apr 27 12:14:48 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        proj
* Solution:       sol
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.678|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  40202|  40202|  40202|  40202|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-------+-------+----------+-----------+-----------+------+----------+
        |             |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  40200|  40200|       402|          -|          -|   100|    no    |
        | + Loop 1.1  |    400|    400|         4|          -|          -|   100|    no    |
        +-------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      8|        -|        -|    -|
|Expression           |        -|     15|        0|      426|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       74|    -|
|Register             |        -|      -|      330|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|     23|      330|      500|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      1|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +-----------------------------------------------+--------------------------------------------+---------------------+
    |                    Instance                   |                   Module                   |      Expression     |
    +-----------------------------------------------+--------------------------------------------+---------------------+
    |poly6_am_addmul_16s_8s_16s_32_1_1_U6           |poly6_am_addmul_16s_8s_16s_32_1_1           |    i0 * (i1 + i2)   |
    |poly6_ama_addmuladd_16s_11s_16s_19s_32_1_1_U8  |poly6_ama_addmuladd_16s_11s_16s_19s_32_1_1  | i0 * (i1 + i2) + i3 |
    |poly6_ama_addmuladd_16s_6s_16s_32s_32_1_1_U5   |poly6_ama_addmuladd_16s_6s_16s_32s_32_1_1   | i0 + i1 * (i2 + i3) |
    |poly6_mac_muladd_16s_10ns_16s_25_1_1_U3        |poly6_mac_muladd_16s_10ns_16s_25_1_1        |     i0 * i1 + i2    |
    |poly6_mac_muladd_16s_13ns_22s_28_1_1_U4        |poly6_mac_muladd_16s_13ns_22s_28_1_1        |     i0 * i1 + i2    |
    |poly6_mac_muladd_16s_20s_23ns_32_1_1_U1        |poly6_mac_muladd_16s_20s_23ns_32_1_1        |     i0 * i1 + i2    |
    |poly6_mac_muladd_16s_8ns_13ns_23_1_1_U7        |poly6_mac_muladd_16s_8ns_13ns_23_1_1        |     i0 * i1 + i2    |
    |poly6_mul_mul_16s_16s_32_1_1_U2                |poly6_mul_mul_16s_16s_32_1_1                |       i0 * i0       |
    +-----------------------------------------------+--------------------------------------------+---------------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |mul_ln13_10_fu_291_p2  |     *    |      2|  0|  20|          16|          32|
    |mul_ln13_11_fu_301_p2  |     *    |      2|  0|  20|          16|          32|
    |mul_ln13_12_fu_307_p2  |     *    |      2|  0|  20|          16|          32|
    |mul_ln13_13_fu_321_p2  |     *    |      2|  0|  20|          16|          32|
    |mul_ln13_2_fu_252_p2   |     *    |      2|  0|  20|          20|          32|
    |mul_ln13_7_fu_287_p2   |     *    |      3|  0|  20|          32|          32|
    |tmp13_fu_317_p2        |     *    |      2|  0|  20|          16|          32|
    |add_ln13_10_fu_232_p2  |     +    |      0|  0|  18|          18|          10|
    |add_ln13_9_fu_295_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln13_fu_242_p2     |     +    |      0|  0|  20|          20|          20|
    |i_fu_150_p2            |     +    |      0|  0|   7|           7|           1|
    |k_fu_162_p2            |     +    |      0|  0|   7|           7|           1|
    |tmp_fu_210_p2          |     +    |      0|  0|  20|          20|          17|
    |out_r_d0               |     -    |      0|  0|  32|          32|          32|
    |sub_ln13_1_fu_271_p2   |     -    |      0|  0|  32|          32|          32|
    |sub_ln13_2_fu_277_p2   |     -    |      0|  0|  32|          32|          32|
    |sub_ln13_3_fu_311_p2   |     -    |      0|  0|  32|          32|          32|
    |sub_ln13_fu_266_p2     |     -    |      0|  0|  32|          32|          32|
    |icmp_ln10_fu_144_p2    |   icmp   |      0|  0|  11|           7|           6|
    |icmp_ln12_fu_156_p2    |   icmp   |      0|  0|  11|           7|           6|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |     15|  0| 426|         410|         477|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  41|          8|    1|          8|
    |i_0_reg_122     |   9|          2|    7|         14|
    |k_0_reg_133     |   9|          2|    7|         14|
    |out_r_address0  |  15|          3|    7|         21|
    +----------------+----+-----------+-----+-----------+
    |Total           |  74|         15|   22|         57|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |add_ln13_5_reg_456   |  32|   0|   32|          0|
    |ap_CS_fsm            |   7|   0|    7|          0|
    |i_0_reg_122          |   7|   0|    7|          0|
    |i_reg_410            |   7|   0|    7|          0|
    |k_0_reg_133          |   7|   0|    7|          0|
    |k_reg_418            |   7|   0|    7|          0|
    |mul_ln13_1_reg_451   |  32|   0|   32|          0|
    |sext_ln13_1_reg_439  |  32|   0|   32|          0|
    |sext_ln13_2_reg_476  |  32|   0|   32|          0|
    |sub_ln13_2_reg_466   |  32|   0|   32|          0|
    |sub_ln13_3_reg_481   |  32|   0|   32|          0|
    |sub_ln13_reg_461     |  32|   0|   32|          0|
    |tmp12_reg_471        |  32|   0|   32|          0|
    |tmp13_reg_486        |  32|   0|   32|          0|
    |zext_ln13_reg_423    |   7|   0|   64|         57|
    +---------------------+----+----+-----+-----------+
    |Total                | 330|   0|  387|         57|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |     poly6    | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |     poly6    | return value |
|ap_start        |  in |    1| ap_ctrl_hs |     poly6    | return value |
|ap_done         | out |    1| ap_ctrl_hs |     poly6    | return value |
|ap_idle         | out |    1| ap_ctrl_hs |     poly6    | return value |
|ap_ready        | out |    1| ap_ctrl_hs |     poly6    | return value |
|ap_return       | out |   32| ap_ctrl_hs |     poly6    | return value |
|a_address0      | out |    7|  ap_memory |       a      |     array    |
|a_ce0           | out |    1|  ap_memory |       a      |     array    |
|a_q0            |  in |   16|  ap_memory |       a      |     array    |
|b_address0      | out |    7|  ap_memory |       b      |     array    |
|b_ce0           | out |    1|  ap_memory |       b      |     array    |
|b_q0            |  in |   16|  ap_memory |       b      |     array    |
|c_address0      | out |    7|  ap_memory |       c      |     array    |
|c_ce0           | out |    1|  ap_memory |       c      |     array    |
|c_q0            |  in |   16|  ap_memory |       c      |     array    |
|out_r_address0  | out |    7|  ap_memory |     out_r    |     array    |
|out_r_ce0       | out |    1|  ap_memory |     out_r    |     array    |
|out_r_we0       | out |    1|  ap_memory |     out_r    |     array    |
|out_r_d0        | out |   32|  ap_memory |     out_r    |     array    |
|out_r_q0        |  in |   32|  ap_memory |     out_r    |     array    |
+----------------+-----+-----+------------+--------------+--------------+

