// Seed: 2998819781
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
endmodule
module module_1 #(
    parameter id_0 = 32'd96,
    parameter id_7 = 32'd44
) (
    input uwire _id_0,
    output wand id_1,
    output supply0 id_2,
    output tri1 id_3,
    output tri id_4,
    output wand id_5,
    input supply0 id_6,
    input uwire _id_7
);
  wire id_9, id_10;
  wire id_11;
  wire [-1 'b0 : {  (  id_0  )  {  id_7  }  }] id_12;
  wire id_13;
  assign id_3 = 1'h0;
  assign id_9 = id_12;
  module_0 modCall_1 (
      id_12,
      id_13
  );
  logic id_14;
  assign id_3 = id_14;
  wire id_15;
  assign id_12 = id_7;
endmodule
