# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Nano-Processor.srcs/sources_1/new/Decode_2_TO_4.vhd" \
"../../../../Nano-Processor.srcs/sim_1/new/TB_Decode_2_To_4.vhd" \

# Do not sort compile order
nosort
