

================================================================
== Vivado HLS Report for 'Filter2D'
================================================================
* Date:           Tue Aug  4 18:25:13 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        fitler_step_one
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  13.50|    12.771|        1.69|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+--------+-----+--------+---------+
    |    Latency   |   Interval   | Pipeline|
    | min |   max  | min |   max  |   Type  |
    +-----+--------+-----+--------+---------+
    |  181|  271957|  181|  271957|   none  |
    +-----+--------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-----+--------+----------+-----------+-----------+----------+----------+
        |               |    Latency   | Iteration|  Initiation Interval  |   Trip   |          |
        |   Loop Name   | min |   max  |  Latency |  achieved |   target  |   Count  | Pipelined|
        +---------------+-----+--------+----------+-----------+-----------+----------+----------+
        |- loop_height  |  180|  271956| 20 ~ 524 |          -|          -|  9 ~ 519 |    no    |
        | + loop_width  |   17|     521|         5|          1|          1| 14 ~ 518 |    yes   |
        +---------------+-----+--------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|     23|      -|      -|
|Expression       |        -|      0|      0|   3196|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      0|    560|
|Memory           |        7|      -|      0|      0|
|Multiplexer      |        -|      -|      -|    171|
|Register         |        0|      -|   1468|     96|
+-----------------+---------+-------+-------+-------+
|Total            |        7|     23|   1468|   4023|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        5|     28|      4|     22|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+---+----+
    |         Instance         |        Module        | BRAM_18K| DSP48E| FF| LUT|
    +--------------------------+----------------------+---------+-------+---+----+
    |image_filter_mux_ibs_U15  |image_filter_mux_ibs  |        0|      0|  0|  40|
    |image_filter_mux_ibs_U16  |image_filter_mux_ibs  |        0|      0|  0|  40|
    |image_filter_mux_ibs_U17  |image_filter_mux_ibs  |        0|      0|  0|  40|
    |image_filter_mux_ibs_U18  |image_filter_mux_ibs  |        0|      0|  0|  40|
    |image_filter_mux_ibs_U19  |image_filter_mux_ibs  |        0|      0|  0|  40|
    |image_filter_mux_ibs_U20  |image_filter_mux_ibs  |        0|      0|  0|  40|
    |image_filter_mux_ibs_U21  |image_filter_mux_ibs  |        0|      0|  0|  40|
    |image_filter_mux_ibs_U22  |image_filter_mux_ibs  |        0|      0|  0|  40|
    |image_filter_mux_ibs_U23  |image_filter_mux_ibs  |        0|      0|  0|  40|
    |image_filter_mux_ibs_U24  |image_filter_mux_ibs  |        0|      0|  0|  40|
    |image_filter_mux_ibs_U25  |image_filter_mux_ibs  |        0|      0|  0|  40|
    |image_filter_mux_ibs_U26  |image_filter_mux_ibs  |        0|      0|  0|  40|
    |image_filter_mux_ibs_U27  |image_filter_mux_ibs  |        0|      0|  0|  40|
    |image_filter_mux_ibs_U28  |image_filter_mux_ibs  |        0|      0|  0|  40|
    +--------------------------+----------------------+---------+-------+---+----+
    |Total                     |                      |        0|      0|  0| 560|
    +--------------------------+----------------------+---------+-------+---+----+

    * DSP48: 
    +--------------------------+----------------------+---------------------+
    |         Instance         |        Module        |      Expression     |
    +--------------------------+----------------------+---------------------+
    |image_filter_ama_kbM_U30  |image_filter_ama_kbM  | i0 + i1 * (i2 + i3) |
    |image_filter_ama_rcU_U43  |image_filter_ama_rcU  | i0 + i1 * (i2 + i3) |
    |image_filter_ama_sc4_U44  |image_filter_ama_sc4  | i0 + i1 * (i2 + i3) |
    |image_filter_ama_tde_U45  |image_filter_ama_tde  | i0 + i1 * (i2 + i3) |
    |image_filter_ama_udo_U46  |image_filter_ama_udo  | i0 + i1 * (i2 + i3) |
    |image_filter_ama_vdy_U47  |image_filter_ama_vdy  | i0 * (i1 + i2) + i3 |
    |image_filter_ama_wdI_U48  |image_filter_ama_wdI  | i0 + i1 * (i2 + i3) |
    |image_filter_ama_xdS_U49  |image_filter_ama_xdS  | i0 + i1 * (i2 + i3) |
    |image_filter_ama_xdS_U50  |image_filter_ama_xdS  | i0 + i1 * (i2 + i3) |
    |image_filter_ama_yd2_U51  |image_filter_ama_yd2  | i0 * (i1 + i2) + i3 |
    |image_filter_mac_jbC_U29  |image_filter_mac_jbC  |     i0 + i1 * i2    |
    |image_filter_mac_jbC_U42  |image_filter_mac_jbC  |     i0 + i1 * i2    |
    |image_filter_mac_lbW_U31  |image_filter_mac_lbW  |     i0 * i1 + i2    |
    |image_filter_mac_lbW_U33  |image_filter_mac_lbW  |     i0 * i1 + i2    |
    |image_filter_mac_mb6_U32  |image_filter_mac_mb6  |     i0 + i1 * i2    |
    |image_filter_mac_mb6_U34  |image_filter_mac_mb6  |     i0 + i1 * i2    |
    |image_filter_mac_mb6_U40  |image_filter_mac_mb6  |     i0 + i1 * i2    |
    |image_filter_mac_ncg_U35  |image_filter_mac_ncg  |     i0 * i1 + i2    |
    |image_filter_mac_ncg_U38  |image_filter_mac_ncg  |     i0 + i1 * i2    |
    |image_filter_mac_ocq_U36  |image_filter_mac_ocq  |     i0 + i1 * i2    |
    |image_filter_mac_qcK_U41  |image_filter_mac_qcK  |     i0 * i1 + i2    |
    |image_filter_mul_pcA_U37  |image_filter_mul_pcA  |       i0 * i1       |
    |image_filter_mul_pcA_U39  |image_filter_mul_pcA  |       i0 * i1       |
    +--------------------------+----------------------+---------------------+

    * Memory: 
    +------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |      Memory      |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |k_buf_0_val_7_U   |Filter2D_k_buf_0_bkb  |        1|  0|   0|   512|    8|     1|         4096|
    |k_buf_0_val_8_U   |Filter2D_k_buf_0_bkb  |        1|  0|   0|   512|    8|     1|         4096|
    |k_buf_0_val_9_U   |Filter2D_k_buf_0_bkb  |        1|  0|   0|   512|    8|     1|         4096|
    |k_buf_0_val_10_U  |Filter2D_k_buf_0_bkb  |        1|  0|   0|   512|    8|     1|         4096|
    |k_buf_0_val_11_U  |Filter2D_k_buf_0_bkb  |        1|  0|   0|   512|    8|     1|         4096|
    |k_buf_0_val_12_U  |Filter2D_k_buf_0_bkb  |        1|  0|   0|   512|    8|     1|         4096|
    |k_buf_0_val_13_U  |Filter2D_k_buf_0_bkb  |        1|  0|   0|   512|    8|     1|         4096|
    +------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total             |                      |        7|  0|   0|  3584|   56|     7|        28672|
    +------------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |grp_fu_3366_p2                     |     *    |      0|  0|  41|           7|           8|
    |grp_fu_3375_p3                     |     *    |      0|  0|  41|           7|           8|
    |grp_fu_3394_p2                     |     *    |      0|  0|  51|           9|           8|
    |grp_fu_3411_p2                     |     *    |      0|  0|  51|           9|           8|
    |grp_fu_3441_p2                     |     *    |      0|  0|  41|           8|           8|
    |grp_fu_3456_p2                     |     *    |      0|  0|  51|           9|           8|
    |grp_fu_3473_p2                     |     *    |      0|  0|  41|           7|           8|
    |grp_fu_3512_p3                     |     *    |      0|  0|  51|           9|           8|
    |r_V_41_1_fu_2489_p2                |     *    |      0|  0|  41|           6|           8|
    |r_V_41_3_5_fu_2591_p2              |     *    |      0|  0|  51|           9|           8|
    |r_V_41_4_6_fu_2623_p2              |     *    |      0|  0|  41|           7|           8|
    |r_V_41_5_6_fu_2678_p2              |     *    |      0|  0|  41|           6|           8|
    |ImagLoc_x_fu_1492_p2               |     +    |      0|  0|  39|           3|          32|
    |i_V_fu_751_p2                      |     +    |      0|  0|  39|          32|           1|
    |j_V_fu_1480_p2                     |     +    |      0|  0|  39|          32|           1|
    |p_Val2_2_fu_3301_p2                |     +    |      0|  0|  15|           8|           8|
    |p_Val2_s_fu_3273_p2                |     +    |      0|  0|  34|          27|          27|
    |p_assign_6_1_fu_879_p2             |     +    |      0|  0|  39|           3|          32|
    |p_assign_6_2_fu_941_p2             |     +    |      0|  0|  39|           3|          32|
    |p_assign_6_3_fu_1003_p2            |     +    |      0|  0|  39|           4|          32|
    |p_assign_6_4_fu_1065_p2            |     +    |      0|  0|  39|           4|          32|
    |p_assign_6_5_fu_1127_p2            |     +    |      0|  0|  39|           4|          32|
    |p_assign_6_6_fu_1189_p2            |     +    |      0|  0|  39|           4|          32|
    |sum_V_0_5_fu_2451_p2               |     +    |      0|  0|  26|          25|          25|
    |sum_V_6_5_fu_3228_p2               |     +    |      0|  0|  26|          26|          26|
    |tmp19_fu_2442_p2                   |     +    |      0|  0|  26|          25|          25|
    |tmp22_fu_3106_p2                   |     +    |      0|  0|  33|          26|          26|
    |tmp25_fu_3115_p2                   |     +    |      0|  0|  26|          26|          26|
    |tmp29_fu_3127_p2                   |     +    |      0|  0|  28|          21|          21|
    |tmp30_fu_3137_p2                   |     +    |      0|  0|  26|          26|          26|
    |tmp39_fu_3155_p2                   |     +    |      0|  0|  27|          20|          20|
    |tmp40_fu_3165_p2                   |     +    |      0|  0|  28|          21|          21|
    |tmp41_fu_3175_p2                   |     +    |      0|  0|  26|          26|          26|
    |tmp45_fu_2758_p2                   |     +    |      0|  0|  26|          19|          19|
    |tmp50_fu_3190_p2                   |     +    |      0|  0|  25|          18|          18|
    |tmp51_fu_3200_p2                   |     +    |      0|  0|  26|          20|          20|
    |tmp60_fu_2776_p2                   |     +    |      0|  0|  24|          17|          17|
    |tmp61_fu_3209_p2                   |     +    |      0|  0|  25|          18|          18|
    |tmp62_fu_3218_p2                   |     +    |      0|  0|  26|          20|          20|
    |tmp_13_fu_740_p2                   |     +    |      0|  0|  12|           2|           3|
    |tmp_19_fu_817_p2                   |     +    |      0|  0|  39|           2|          32|
    |tmp_1_fu_706_p2                    |     +    |      0|  0|  12|           2|           3|
    |tmp_2_fu_712_p2                    |     +    |      0|  0|  12|           3|           3|
    |tmp_38_fu_1264_p2                  |     +    |      0|  0|  12|           2|           3|
    |tmp_42_fu_1296_p2                  |     +    |      0|  0|  12|           3|           3|
    |tmp_46_fu_1328_p2                  |     +    |      0|  0|  12|           3|           3|
    |tmp_4_fu_730_p2                    |     +    |      0|  0|  17|           3|          13|
    |tmp_5_fu_676_p2                    |     +    |      0|  0|  12|           3|          12|
    |tmp_64_fu_1392_p2                  |     +    |      0|  0|  12|           2|           3|
    |tmp_68_fu_1424_p2                  |     +    |      0|  0|  12|           2|           3|
    |tmp_73_fu_1456_p2                  |     +    |      0|  0|  12|           1|           3|
    |tmp_s_fu_662_p2                    |     +    |      0|  0|  12|           3|          12|
    |col_assign_1_t_fu_1609_p2          |     -    |      0|  0|  12|           3|           3|
    |p_assign_1_fu_1531_p2              |     -    |      0|  0|  39|           2|          32|
    |p_assign_2_fu_1550_p2              |     -    |      0|  0|  39|          32|          32|
    |p_assign_7_1_fu_918_p2             |     -    |      0|  0|  39|           2|          32|
    |p_assign_7_2_fu_980_p2             |     -    |      0|  0|  39|           2|          32|
    |p_assign_7_3_fu_1042_p2            |     -    |      0|  0|  39|           3|          32|
    |p_assign_7_4_fu_1104_p2            |     -    |      0|  0|  39|           3|          32|
    |p_assign_7_5_fu_1166_p2            |     -    |      0|  0|  39|           3|          32|
    |p_assign_7_6_fu_1228_p2            |     -    |      0|  0|  39|           3|          32|
    |p_assign_7_fu_856_p2               |     -    |      0|  0|  39|           1|          32|
    |r_V_41_0_6_fu_2479_p2              |     -    |      0|  0|  17|          13|          13|
    |r_V_41_6_6_fu_3259_p2              |     -    |      0|  0|  17|          13|          13|
    |r_V_41_6_fu_2712_p2                |     -    |      0|  0|  17|          13|          13|
    |r_V_s_fu_2393_p2                   |     -    |      0|  0|  17|          13|          13|
    |row_assign_8_0_t_fu_1278_p2        |     -    |      0|  0|  12|           3|           3|
    |row_assign_8_1_t_fu_1310_p2        |     -    |      0|  0|  12|           3|           3|
    |row_assign_8_2_t_fu_1342_p2        |     -    |      0|  0|  12|           3|           3|
    |row_assign_8_3_t_fu_1374_p2        |     -    |      0|  0|  12|           3|           3|
    |row_assign_8_4_t_fu_1406_p2        |     -    |      0|  0|  12|           3|           3|
    |row_assign_8_5_t_fu_1438_p2        |     -    |      0|  0|  12|           3|           3|
    |row_assign_8_6_t_fu_1470_p2        |     -    |      0|  0|  12|           3|           3|
    |tmp_36_fu_1251_p2                  |     -    |      0|  0|  12|           3|           3|
    |tmp_40_fu_1283_p2                  |     -    |      0|  0|  12|           3|           3|
    |tmp_44_fu_1315_p2                  |     -    |      0|  0|  12|           3|           3|
    |tmp_49_fu_1347_p2                  |     -    |      0|  0|  12|           3|           3|
    |tmp_61_fu_1379_p2                  |     -    |      0|  0|  12|           3|           3|
    |tmp_66_fu_1411_p2                  |     -    |      0|  0|  12|           3|           3|
    |tmp_71_fu_1443_p2                  |     -    |      0|  0|  12|           3|           3|
    |ap_block_pp0                       |    and   |      0|  0|   2|           1|           1|
    |ap_block_state7_pp0_stage0_iter4   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2461                  |    and   |      0|  0|   2|           1|           1|
    |ap_enable_state3_pp0_iter0_stage0  |    and   |      0|  0|   2|           1|           1|
    |ap_enable_state4_pp0_iter1_stage0  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op341_read_state4     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op342_store_state4    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op344_store_state4    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op346_store_state4    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op348_store_state4    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op368_store_state4    |    and   |      0|  0|   2|           1|           1|
    |deleted_zeros_fu_3351_p2           |    and   |      0|  0|   2|           1|           1|
    |or_cond_i496_i_1_fu_904_p2         |    and   |      0|  0|   2|           1|           1|
    |or_cond_i496_i_2_fu_966_p2         |    and   |      0|  0|   2|           1|           1|
    |or_cond_i496_i_3_fu_1028_p2        |    and   |      0|  0|   2|           1|           1|
    |or_cond_i496_i_4_fu_1090_p2        |    and   |      0|  0|   2|           1|           1|
    |or_cond_i496_i_5_fu_1152_p2        |    and   |      0|  0|   2|           1|           1|
    |or_cond_i496_i_6_fu_1214_p2        |    and   |      0|  0|   2|           1|           1|
    |or_cond_i496_i_fu_842_p2           |    and   |      0|  0|   2|           1|           1|
    |or_cond_i_fu_1614_p2               |    and   |      0|  0|   2|           1|           1|
    |or_cond_i_i_fu_1517_p2             |    and   |      0|  0|   2|           1|           1|
    |sel_tmp1_fu_1575_p2                |    and   |      0|  0|   2|           1|           1|
    |Range1_all_zeros_fu_3317_p2        |   icmp   |      0|  0|  11|           5|           1|
    |exitcond460_i_fu_1475_p2           |   icmp   |      0|  0|  18|          32|          32|
    |exitcond461_i_fu_746_p2            |   icmp   |      0|  0|  18|          32|          32|
    |icmp_fu_778_p2                     |   icmp   |      0|  0|  18|          30|           1|
    |tmp_10_fu_1512_p2                  |   icmp   |      0|  0|  18|          32|          32|
    |tmp_12_fu_1545_p2                  |   icmp   |      0|  0|  18|          32|          32|
    |tmp_14_fu_784_p2                   |   icmp   |      0|  0|  18|          32|           2|
    |tmp_15_fu_808_p2                   |   icmp   |      0|  0|  18|          32|          32|
    |tmp_21_fu_837_p2                   |   icmp   |      0|  0|  18|          32|          32|
    |tmp_23_fu_870_p2                   |   icmp   |      0|  0|  18|          32|          32|
    |tmp_253_1_fu_790_p2                |   icmp   |      0|  0|  18|          32|           2|
    |tmp_253_2_fu_796_p2                |   icmp   |      0|  0|  18|          32|           1|
    |tmp_253_3_fu_802_p2                |   icmp   |      0|  0|  18|          32|           1|
    |tmp_279_1_fu_899_p2                |   icmp   |      0|  0|  18|          32|          32|
    |tmp_279_2_fu_961_p2                |   icmp   |      0|  0|  18|          32|          32|
    |tmp_279_3_fu_1023_p2               |   icmp   |      0|  0|  18|          32|          32|
    |tmp_279_4_fu_1085_p2               |   icmp   |      0|  0|  18|          32|          32|
    |tmp_279_5_fu_1147_p2               |   icmp   |      0|  0|  18|          32|          32|
    |tmp_279_6_fu_1209_p2               |   icmp   |      0|  0|  18|          32|          32|
    |tmp_288_1_fu_932_p2                |   icmp   |      0|  0|  18|          32|          32|
    |tmp_288_2_fu_994_p2                |   icmp   |      0|  0|  18|          32|          32|
    |tmp_288_3_fu_1056_p2               |   icmp   |      0|  0|  18|          32|          32|
    |tmp_288_4_fu_1118_p2               |   icmp   |      0|  0|  18|          32|          32|
    |tmp_288_5_fu_1180_p2               |   icmp   |      0|  0|  18|          32|          32|
    |tmp_288_6_fu_1242_p2               |   icmp   |      0|  0|  18|          32|          32|
    |tmp_6_fu_757_p2                    |   icmp   |      0|  0|  18|          32|          32|
    |tmp_8_fu_1486_p2                   |   icmp   |      0|  0|  18|          32|           3|
    |ap_block_pp0_stage0_01001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1   |    or    |      0|  0|   2|           1|           1|
    |brmerge_fu_1593_p2                 |    or    |      0|  0|   2|           1|           1|
    |not_carry_1_fu_3345_p2             |    or    |      0|  0|   2|           1|           1|
    |sel_tmp_fu_1569_p2                 |    or    |      0|  0|   2|           1|           1|
    |col_buf_0_val_0_0_fu_1722_p3       |  select  |      0|  0|   8|           1|           8|
    |col_buf_0_val_1_0_fu_1748_p3       |  select  |      0|  0|   8|           1|           8|
    |col_buf_0_val_2_0_fu_1774_p3       |  select  |      0|  0|   8|           1|           8|
    |col_buf_0_val_3_0_fu_1800_p3       |  select  |      0|  0|   8|           1|           8|
    |col_buf_0_val_4_0_fu_1826_p3       |  select  |      0|  0|   8|           1|           8|
    |col_buf_0_val_5_0_fu_1852_p3       |  select  |      0|  0|   8|           1|           8|
    |col_buf_0_val_6_0_fu_1878_p3       |  select  |      0|  0|   8|           1|           8|
    |p_assign_3_fu_1555_p3              |  select  |      0|  0|  32|           1|          32|
    |p_dst_data_stream_V_din            |  select  |      0|  0|   8|           1|           8|
    |p_p2_i497_i_1_fu_924_p3            |  select  |      0|  0|  32|           1|          32|
    |p_p2_i497_i_2_fu_986_p3            |  select  |      0|  0|  32|           1|          32|
    |p_p2_i497_i_3_fu_1048_p3           |  select  |      0|  0|  32|           1|          32|
    |p_p2_i497_i_4_fu_1110_p3           |  select  |      0|  0|  32|           1|          32|
    |p_p2_i497_i_5_fu_1172_p3           |  select  |      0|  0|  32|           1|          32|
    |p_p2_i497_i_6_fu_1234_p3           |  select  |      0|  0|  32|           1|          32|
    |p_p2_i497_i_fu_862_p3              |  select  |      0|  0|  32|           1|          32|
    |p_p2_i_i_fu_1537_p3                |  select  |      0|  0|  32|           1|          32|
    |src_kernel_win_0_va_42_fu_2080_p3  |  select  |      0|  0|   8|           1|           8|
    |src_kernel_win_0_va_43_fu_2106_p3  |  select  |      0|  0|   8|           1|           8|
    |src_kernel_win_0_va_44_fu_2132_p3  |  select  |      0|  0|   8|           1|           8|
    |src_kernel_win_0_va_45_fu_2158_p3  |  select  |      0|  0|   8|           1|           8|
    |src_kernel_win_0_va_46_fu_2184_p3  |  select  |      0|  0|   8|           1|           8|
    |src_kernel_win_0_va_47_fu_2210_p3  |  select  |      0|  0|   8|           1|           8|
    |src_kernel_win_0_va_48_fu_2236_p3  |  select  |      0|  0|   8|           1|           8|
    |tmp_37_fu_1256_p3                  |  select  |      0|  0|   3|           1|           3|
    |tmp_39_fu_1270_p3                  |  select  |      0|  0|   3|           1|           3|
    |tmp_41_fu_1288_p3                  |  select  |      0|  0|   3|           1|           3|
    |tmp_43_fu_1302_p3                  |  select  |      0|  0|   3|           1|           3|
    |tmp_45_fu_1320_p3                  |  select  |      0|  0|   3|           1|           3|
    |tmp_47_fu_1334_p3                  |  select  |      0|  0|   3|           1|           3|
    |tmp_58_fu_1352_p3                  |  select  |      0|  0|   3|           1|           3|
    |tmp_60_fu_1366_p3                  |  select  |      0|  0|   3|           1|           3|
    |tmp_62_fu_1384_p3                  |  select  |      0|  0|   3|           1|           3|
    |tmp_65_fu_1398_p3                  |  select  |      0|  0|   3|           1|           3|
    |tmp_67_fu_1416_p3                  |  select  |      0|  0|   3|           1|           3|
    |tmp_70_fu_1430_p3                  |  select  |      0|  0|   3|           1|           3|
    |tmp_72_fu_1448_p3                  |  select  |      0|  0|   3|           1|           3|
    |tmp_74_fu_1462_p3                  |  select  |      0|  0|   3|           1|           3|
    |x_fu_1581_p3                       |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |rev1_fu_893_p2                     |    xor   |      0|  0|   2|           1|           2|
    |rev2_fu_955_p2                     |    xor   |      0|  0|   2|           1|           2|
    |rev3_fu_1017_p2                    |    xor   |      0|  0|   2|           1|           2|
    |rev4_fu_1079_p2                    |    xor   |      0|  0|   2|           1|           2|
    |rev5_fu_1141_p2                    |    xor   |      0|  0|   2|           1|           2|
    |rev6_fu_1203_p2                    |    xor   |      0|  0|   2|           1|           2|
    |rev7_fu_1506_p2                    |    xor   |      0|  0|   2|           1|           2|
    |rev8_fu_3331_p2                    |    xor   |      0|  0|   2|           1|           2|
    |rev_fu_831_p2                      |    xor   |      0|  0|   2|           1|           2|
    |tmp_10_not_fu_1563_p2              |    xor   |      0|  0|   2|           1|           2|
    |tmp_209_0_not_fu_762_p2            |    xor   |      0|  0|   2|           1|           2|
    |tmp_59_fu_1360_p2                  |    xor   |      0|  0|   4|           3|           4|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0|3196|        1666|        2380|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  27|          5|    1|          5|
    |ap_enable_reg_pp0_iter2    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4    |   9|          2|    1|          2|
    |k_buf_0_val_10_d1          |  15|          3|    8|         24|
    |k_buf_0_val_11_d1          |  15|          3|    8|         24|
    |k_buf_0_val_12_d1          |  15|          3|    8|         24|
    |k_buf_0_val_13_d1          |  15|          3|    8|         24|
    |k_buf_0_val_8_d1           |  15|          3|    8|         24|
    |k_buf_0_val_9_d1           |  15|          3|    8|         24|
    |p_dst_data_stream_V_blk_n  |   9|          2|    1|          2|
    |p_src_data_stream_V_blk_n  |   9|          2|    1|          2|
    |t_V_2_reg_639              |   9|          2|   32|         64|
    |t_V_reg_628                |   9|          2|   32|         64|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 171|         35|  117|        285|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                        |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4          |   1|   0|    1|          0|
    |brmerge_reg_4210                 |   1|   0|    1|          0|
    |col_assign_1_t_reg_4227          |   3|   0|    3|          0|
    |exitcond460_i_reg_4197           |   1|   0|    1|          0|
    |i_V_reg_4116                     |  32|   0|   32|          0|
    |icmp_reg_4130                    |   1|   0|    1|          0|
    |k_buf_0_val_10_add_reg_4250      |   9|   0|    9|          0|
    |k_buf_0_val_11_add_reg_4256      |   9|   0|    9|          0|
    |k_buf_0_val_12_add_reg_4262      |   9|   0|    9|          0|
    |k_buf_0_val_13_add_reg_4268      |   9|   0|    9|          0|
    |k_buf_0_val_7_addr_reg_4221      |   9|   0|    9|          0|
    |k_buf_0_val_8_addr_reg_4238      |   9|   0|    9|          0|
    |k_buf_0_val_9_addr_reg_4244      |   9|   0|    9|          0|
    |or_cond_i_i_reg_4206             |   1|   0|    1|          0|
    |or_cond_i_reg_4274               |   1|   0|    1|          0|
    |p_src_cols_V_read_cas_reg_4044   |  32|   0|   32|          0|
    |p_src_rows_V_read_cas_reg_4050   |  32|   0|   32|          0|
    |r_V_41_0_6_reg_4337              |  12|   0|   13|          1|
    |right_border_buf_0_10_fu_378     |   8|   0|    8|          0|
    |right_border_buf_0_11_fu_382     |   8|   0|    8|          0|
    |right_border_buf_0_12_fu_386     |   8|   0|    8|          0|
    |right_border_buf_0_13_fu_390     |   8|   0|    8|          0|
    |right_border_buf_0_14_fu_394     |   8|   0|    8|          0|
    |right_border_buf_0_15_fu_398     |   8|   0|    8|          0|
    |right_border_buf_0_16_fu_402     |   8|   0|    8|          0|
    |right_border_buf_0_17_fu_406     |   8|   0|    8|          0|
    |right_border_buf_0_18_fu_410     |   8|   0|    8|          0|
    |right_border_buf_0_19_fu_414     |   8|   0|    8|          0|
    |right_border_buf_0_1_fu_342      |   8|   0|    8|          0|
    |right_border_buf_0_20_fu_418     |   8|   0|    8|          0|
    |right_border_buf_0_21_fu_422     |   8|   0|    8|          0|
    |right_border_buf_0_22_fu_426     |   8|   0|    8|          0|
    |right_border_buf_0_23_fu_430     |   8|   0|    8|          0|
    |right_border_buf_0_24_fu_434     |   8|   0|    8|          0|
    |right_border_buf_0_25_fu_438     |   8|   0|    8|          0|
    |right_border_buf_0_26_fu_442     |   8|   0|    8|          0|
    |right_border_buf_0_27_fu_446     |   8|   0|    8|          0|
    |right_border_buf_0_2_fu_346      |   8|   0|    8|          0|
    |right_border_buf_0_3_fu_350      |   8|   0|    8|          0|
    |right_border_buf_0_4_fu_354      |   8|   0|    8|          0|
    |right_border_buf_0_5_fu_358      |   8|   0|    8|          0|
    |right_border_buf_0_6_fu_362      |   8|   0|    8|          0|
    |right_border_buf_0_7_fu_366      |   8|   0|    8|          0|
    |right_border_buf_0_8_fu_370      |   8|   0|    8|          0|
    |right_border_buf_0_9_fu_374      |   8|   0|    8|          0|
    |right_border_buf_0_s_fu_338      |   8|   0|    8|          0|
    |row_assign_8_0_t_reg_4162        |   3|   0|    3|          0|
    |row_assign_8_1_t_reg_4167        |   3|   0|    3|          0|
    |row_assign_8_2_t_reg_4172        |   3|   0|    3|          0|
    |row_assign_8_3_t_reg_4177        |   3|   0|    3|          0|
    |row_assign_8_4_t_reg_4182        |   3|   0|    3|          0|
    |row_assign_8_5_t_reg_4187        |   3|   0|    3|          0|
    |row_assign_8_6_t_reg_4192        |   3|   0|    3|          0|
    |src_kernel_win_0_va_10_fu_210    |   8|   0|    8|          0|
    |src_kernel_win_0_va_11_fu_214    |   8|   0|    8|          0|
    |src_kernel_win_0_va_12_fu_218    |   8|   0|    8|          0|
    |src_kernel_win_0_va_13_fu_222    |   8|   0|    8|          0|
    |src_kernel_win_0_va_14_fu_226    |   8|   0|    8|          0|
    |src_kernel_win_0_va_15_fu_230    |   8|   0|    8|          0|
    |src_kernel_win_0_va_16_fu_234    |   8|   0|    8|          0|
    |src_kernel_win_0_va_17_fu_238    |   8|   0|    8|          0|
    |src_kernel_win_0_va_18_fu_242    |   8|   0|    8|          0|
    |src_kernel_win_0_va_19_fu_246    |   8|   0|    8|          0|
    |src_kernel_win_0_va_1_fu_174     |   8|   0|    8|          0|
    |src_kernel_win_0_va_20_fu_250    |   8|   0|    8|          0|
    |src_kernel_win_0_va_21_fu_254    |   8|   0|    8|          0|
    |src_kernel_win_0_va_22_fu_258    |   8|   0|    8|          0|
    |src_kernel_win_0_va_23_fu_262    |   8|   0|    8|          0|
    |src_kernel_win_0_va_24_fu_266    |   8|   0|    8|          0|
    |src_kernel_win_0_va_25_fu_270    |   8|   0|    8|          0|
    |src_kernel_win_0_va_26_fu_274    |   8|   0|    8|          0|
    |src_kernel_win_0_va_27_fu_278    |   8|   0|    8|          0|
    |src_kernel_win_0_va_28_fu_282    |   8|   0|    8|          0|
    |src_kernel_win_0_va_29_fu_286    |   8|   0|    8|          0|
    |src_kernel_win_0_va_2_fu_178     |   8|   0|    8|          0|
    |src_kernel_win_0_va_30_fu_290    |   8|   0|    8|          0|
    |src_kernel_win_0_va_31_fu_294    |   8|   0|    8|          0|
    |src_kernel_win_0_va_32_fu_298    |   8|   0|    8|          0|
    |src_kernel_win_0_va_33_fu_302    |   8|   0|    8|          0|
    |src_kernel_win_0_va_34_fu_306    |   8|   0|    8|          0|
    |src_kernel_win_0_va_35_fu_310    |   8|   0|    8|          0|
    |src_kernel_win_0_va_36_fu_314    |   8|   0|    8|          0|
    |src_kernel_win_0_va_37_fu_318    |   8|   0|    8|          0|
    |src_kernel_win_0_va_38_fu_322    |   8|   0|    8|          0|
    |src_kernel_win_0_va_39_fu_326    |   8|   0|    8|          0|
    |src_kernel_win_0_va_3_fu_182     |   8|   0|    8|          0|
    |src_kernel_win_0_va_40_fu_330    |   8|   0|    8|          0|
    |src_kernel_win_0_va_41_fu_334    |   8|   0|    8|          0|
    |src_kernel_win_0_va_42_reg_4278  |   8|   0|    8|          0|
    |src_kernel_win_0_va_43_reg_4285  |   8|   0|    8|          0|
    |src_kernel_win_0_va_44_reg_4291  |   8|   0|    8|          0|
    |src_kernel_win_0_va_45_reg_4297  |   8|   0|    8|          0|
    |src_kernel_win_0_va_46_reg_4303  |   8|   0|    8|          0|
    |src_kernel_win_0_va_47_reg_4309  |   8|   0|    8|          0|
    |src_kernel_win_0_va_48_reg_4315  |   8|   0|    8|          0|
    |src_kernel_win_0_va_4_fu_186     |   8|   0|    8|          0|
    |src_kernel_win_0_va_5_fu_190     |   8|   0|    8|          0|
    |src_kernel_win_0_va_62_reg_4322  |   8|   0|    8|          0|
    |src_kernel_win_0_va_64_reg_4327  |   8|   0|    8|          0|
    |src_kernel_win_0_va_6_fu_194     |   8|   0|    8|          0|
    |src_kernel_win_0_va_7_fu_198     |   8|   0|    8|          0|
    |src_kernel_win_0_va_8_fu_202     |   8|   0|    8|          0|
    |src_kernel_win_0_va_9_fu_206     |   8|   0|    8|          0|
    |src_kernel_win_0_va_fu_170       |   8|   0|    8|          0|
    |sum_V_0_5_reg_4332               |  25|   0|   25|          0|
    |sum_V_6_5_reg_4397               |  26|   0|   26|          0|
    |t_V_2_reg_639                    |  32|   0|   32|          0|
    |t_V_reg_628                      |  32|   0|   32|          0|
    |tmp24_reg_4342                   |  25|   0|   25|          0|
    |tmp26_reg_4347                   |  20|   0|   20|          0|
    |tmp28_reg_4352                   |  20|   0|   20|          0|
    |tmp33_reg_4357                   |  19|   0|   19|          0|
    |tmp36_reg_4362                   |  19|   0|   19|          0|
    |tmp38_reg_4367                   |  19|   0|   19|          0|
    |tmp45_reg_4372                   |  19|   0|   19|          0|
    |tmp47_reg_4377                   |  17|   0|   17|          0|
    |tmp49_reg_4382                   |  17|   0|   17|          0|
    |tmp55_reg_4387                   |  18|   0|   18|          0|
    |tmp60_reg_4392                   |  17|   0|   17|          0|
    |tmp_13_reg_4107                  |   3|   0|    3|          0|
    |tmp_14_cast_reg_4102             |  31|   0|   32|          1|
    |tmp_14_reg_4135                  |   1|   0|    1|          0|
    |tmp_15_reg_4151                  |   1|   0|    1|          0|
    |tmp_1_reg_4080                   |   3|   0|    3|          0|
    |tmp_209_0_not_reg_4125           |   1|   0|    1|          0|
    |tmp_253_1_reg_4139               |   1|   0|    1|          0|
    |tmp_253_2_reg_4143               |   1|   0|    1|          0|
    |tmp_253_3_reg_4147               |   1|   0|    1|          0|
    |tmp_2_reg_4091                   |   2|   0|    3|          1|
    |tmp_5_cast_reg_4075              |  32|   0|   32|          0|
    |tmp_6_reg_4121                   |   1|   0|    1|          0|
    |tmp_cast_reg_4070                |  32|   0|   32|          0|
    |exitcond460_i_reg_4197           |  64|  32|    1|          0|
    |or_cond_i_reg_4274               |  64|  32|    1|          0|
    |src_kernel_win_0_va_42_reg_4278  |  64|  32|    8|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            |1468|  96| 1289|          3|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+---------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_hs |       Filter2D      | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs |       Filter2D      | return value |
|ap_start                     |  in |    1| ap_ctrl_hs |       Filter2D      | return value |
|ap_done                      | out |    1| ap_ctrl_hs |       Filter2D      | return value |
|ap_idle                      | out |    1| ap_ctrl_hs |       Filter2D      | return value |
|ap_ready                     | out |    1| ap_ctrl_hs |       Filter2D      | return value |
|p_src_rows_V_read            |  in |   11|   ap_none  |  p_src_rows_V_read  |    scalar    |
|p_src_cols_V_read            |  in |   11|   ap_none  |  p_src_cols_V_read  |    scalar    |
|p_src_data_stream_V_dout     |  in |    8|   ap_fifo  | p_src_data_stream_V |    pointer   |
|p_src_data_stream_V_empty_n  |  in |    1|   ap_fifo  | p_src_data_stream_V |    pointer   |
|p_src_data_stream_V_read     | out |    1|   ap_fifo  | p_src_data_stream_V |    pointer   |
|p_dst_data_stream_V_din      | out |    8|   ap_fifo  | p_dst_data_stream_V |    pointer   |
|p_dst_data_stream_V_full_n   |  in |    1|   ap_fifo  | p_dst_data_stream_V |    pointer   |
|p_dst_data_stream_V_write    | out |    1|   ap_fifo  | p_dst_data_stream_V |    pointer   |
+-----------------------------+-----+-----+------------+---------------------+--------------+

