Output for test 7: stw
Assembly:

.orig x3000
add r0 r0 #15
lea r1 testAddr
ldw r1 r1 #0
stw r0 r1 #0
stw r0 r1 #1

halt
zero .fill x0
one .fill x1
negone .fill x-1
maxbyte .fill x007F
minbyte .fill x00FF
maxword .fill x7FFF
minword .fill xFFFF
rand .fill xAA55
testAddr .fill x4000
.end


START SIMULATOR OUTPUT

LC-3b Simulator

Loading Control Store from file: ucode

Read 15 words from program into memory.

LC-3b-SIM> 
Simulating...

Simulator halted

LC-3b-SIM> 

Current architectural state :
-------------------------------------
Cycle Count : 19
PC          : 0x0002
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x000f
1: 0x4000
2: 0x0000
3: 0x0000
4: 0x0000
5: 0x0000
6: 0x0000
7: 0x300c

LC-3b-SIM> 

Memory content [0x3000..0x3020] :
-------------------------------------
  0x3000 (12288) : 0x102f
  0x3002 (12290) : 0xe20c
  0x3004 (12292) : 0x6240
  0x3006 (12294) : 0x7040
  0x3008 (12296) : 0x7041
  0x300a (12298) : 0xf025
  0x300c (12300) : 0x0000
  0x300e (12302) : 0x0001
  0x3010 (12304) : 0xffff
  0x3012 (12306) : 0x007f
  0x3014 (12308) : 0x00ff
  0x3016 (12310) : 0x7fff
  0x3018 (12312) : 0xffff
  0x301a (12314) : 0xaa55
  0x301c (12316) : 0x4000
  0x301e (12318) : 0x0000
  0x3020 (12320) : 0x0000

LC-3b-SIM> 

Memory content [0x4000..0x4008] :
-------------------------------------
  0x4000 (16384) : 0x000f
  0x4002 (16386) : 0x000f
  0x4004 (16388) : 0x0000
  0x4006 (16390) : 0x0000
  0x4008 (16392) : 0x0000

LC-3b-SIM> 
Bye.
