// Seed: 2874993491
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_4 = (id_5);
endmodule
module module_1 #(
    parameter id_14 = 32'd40,
    parameter id_19 = 32'd45,
    parameter id_33 = 32'd81
) (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_1,
      id_2,
      id_2,
      id_3
  );
  inout wire id_2;
  inout wire id_1;
  wire  id_4  ,  id_5  ,  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  _id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  _id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  _id_33  ,  id_34  ,  id_35  ,  id_36  ;
  logic [(  id_33  ) : id_14  *  (  id_19  )  -  -1] id_37;
  ;
endmodule
