Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date             : Fri Jun 16 15:24:25 2023
| Host             : tristar running 64-bit Ubuntu 20.04.5 LTS
| Command          : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
| Design           : top
| Device           : xc7k325tffg900-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 4.071        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 3.857        |
| Device Static (W)        | 0.214        |
| Effective TJA (C/W)      | 1.8          |
| Max Ambient (C)          | 77.8         |
| Junction Temperature (C) | 32.2         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.274 |       21 |       --- |             --- |
| Slice Logic              |     0.116 |    53124 |       --- |             --- |
|   LUT as Logic           |     0.093 |    16914 |    203800 |            8.30 |
|   CARRY4                 |     0.010 |     1427 |     50950 |            2.80 |
|   Register               |     0.008 |    26025 |    407600 |            6.38 |
|   LUT as Distributed RAM |     0.005 |      602 |     64000 |            0.94 |
|   LUT as Shift Register  |    <0.001 |      724 |     64000 |            1.13 |
|   F7/F8 Muxes            |    <0.001 |      171 |    203800 |            0.08 |
|   Others                 |     0.000 |     1694 |       --- |             --- |
| Signals                  |     0.132 |    41815 |       --- |             --- |
| Block RAM                |     0.176 |     63.5 |       445 |           14.27 |
| MMCM                     |     0.335 |        3 |        10 |           30.00 |
| I/O                      |     0.009 |       13 |       500 |            2.60 |
| GTX                      |     2.771 |       10 |        16 |           62.50 |
| Hard IPs                 |     0.045 |        1 |       --- |             --- |
|   PCIE                   |     0.045 |        1 |         1 |          100.00 |
| Static Power             |     0.214 |          |           |                 |
| Total                    |     4.071 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     1.053 |       0.959 |      0.093 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.216 |       0.187 |      0.029 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.002 |       0.001 |      0.001 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.002 |       0.001 |      0.001 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.013 |       0.009 |      0.004 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     1.417 |       1.406 |      0.011 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.919 |       0.908 |      0.010 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.030 |       0.030 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.3                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                                                                                     | Domain                                                                                                                                                       | Constraint (ns) |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| CLK200P                                                                                                                                                   | CLK200P                                                                                                                                                      |             5.0 |
| CLK200P                                                                                                                                                   | dcm1_i_2_n_0                                                                                                                                                 |             5.0 |
| au/aurora_core_sfp/inst/kc705_sfp_slave_wrapper_i/kc705_sfp_slave_multi_gt_i/kc705_sfp_slave_gtx_inst/gtxe2_i/RXOUTCLK                                    | au/aurora_core_sfp/inst/kc705_sfp_slave_wrapper_i/kc705_sfp_slave_multi_gt_i/kc705_sfp_slave_gtx_inst/rxrecclk_from_gtx_i                                    |             4.1 |
| au/aurora_core_sma/inst/kc705_sma_6g_frame_core_i/kc705_sma_6g_frame_wrapper_i/kc705_sma_6g_frame_multi_gt_i/kc705_sma_6g_frame_gtx_inst/gtxe2_i/RXOUTCLK | au/aurora_core_sma/inst/kc705_sma_6g_frame_core_i/kc705_sma_6g_frame_wrapper_i/kc705_sma_6g_frame_multi_gt_i/kc705_sma_6g_frame_gtx_inst/rxrecclk_from_gtx_i |             4.1 |
| au/aurora_core_sma/inst/kc705_sma_6g_frame_core_i/kc705_sma_6g_frame_wrapper_i/kc705_sma_6g_frame_multi_gt_i/kc705_sma_6g_frame_gtx_inst/gtxe2_i/TXOUTCLK | au/aurora_core_sma/inst/kc705_sma_6g_frame_core_i/kc705_sma_6g_frame_wrapper_i/kc705_sma_6g_frame_multi_gt_i/kc705_sma_6g_frame_gtx_inst/tx_out_clk          |             4.1 |
| clk_125mhz                                                                                                                                                | pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz                                                                          |             8.0 |
| clk_250mhz                                                                                                                                                | pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz                                                                          |             4.0 |
| clk_out1_clk_200_50_100                                                                                                                                   | cm/dcm1/inst/clk_out1_clk_200_50_100                                                                                                                         |            20.0 |
| clk_out2_clk_200_50_100                                                                                                                                   | cm/dcm1/inst/clk_out2_clk_200_50_100                                                                                                                         |            10.0 |
| clkfbout                                                                                                                                                  | au/aurora_core_sma/inst/clock_module_i/clkfbout                                                                                                              |             4.1 |
| clkfbout_clk_200_50_100                                                                                                                                   | cm/dcm1/inst/clkfbout_clk_200_50_100                                                                                                                         |             5.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TCK                                                                                            |            33.0 |
| mmcm_fb                                                                                                                                                   | pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_fb                                                                             |            10.0 |
| pcie_refclk                                                                                                                                               | pci/pcie_refclk                                                                                                                                              |            10.0 |
| sync_clk_i                                                                                                                                                | au/aurora_core_sma/inst/clock_module_i/sync_clk_i                                                                                                            |             4.1 |
| txoutclk_x0y0                                                                                                                                             | pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/CLK_TXOUTCLK                                                                          |            10.0 |
| user_clk_i                                                                                                                                                | au/aurora_core_sma/inst/clock_module_i/user_clk_i                                                                                                            |             8.2 |
| userclk1                                                                                                                                                  | pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1                                                                            |             4.0 |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------+-----------+
| Name                            | Power (W) |
+---------------------------------+-----------+
| top                             |     3.857 |
|   au                            |     0.864 |
|     ap_sfp                      |     0.015 |
|       ap                        |     0.015 |
|     ap_sma                      |     0.015 |
|       ap                        |     0.015 |
|     aurora_core_sfp             |     0.356 |
|       inst                      |     0.356 |
|     aurora_core_sma             |     0.477 |
|       inst                      |     0.477 |
|   cm                            |     0.118 |
|     dcm1                        |     0.110 |
|       inst                      |     0.110 |
|   dbg_hub                       |     0.006 |
|     inst                        |     0.006 |
|       BSCANID.u_xsdbm_id        |     0.006 |
|   icap                          |     0.010 |
|     fifo                        |     0.006 |
|       U0                        |     0.006 |
|   ila                           |     0.047 |
|     inst                        |     0.047 |
|       ila_core_inst             |     0.047 |
|   pci                           |     2.724 |
|     PCIe_i                      |     2.353 |
|       inst                      |     2.353 |
|     riffa                       |     0.330 |
|       engine_layer_inst         |     0.089 |
|       riffa_inst                |     0.241 |
|     riffa_channels[0].compat    |     0.004 |
|     riffa_channels[1].compat    |     0.004 |
|     sink1_fifo                  |     0.008 |
|       U0                        |     0.008 |
|     sink2_fifo                  |     0.008 |
|       U0                        |     0.008 |
|     src1_fifo                   |     0.008 |
|       U0                        |     0.008 |
|     src2_fifo                   |     0.008 |
|       U0                        |     0.008 |
|   pe                            |     0.005 |
|     fifo1                       |     0.002 |
|       U0                        |     0.002 |
|     fifo2                       |     0.002 |
|       U0                        |     0.002 |
|   ro                            |     0.077 |
|     rc                          |     0.023 |
|       cb                        |     0.007 |
|       router_sink_gen[0].uut_rs |     0.001 |
|       router_sink_gen[1].uut_rs |     0.001 |
|       router_sink_gen[2].uut_rs |     0.001 |
|       router_sink_gen[3].uut_rs |     0.001 |
|       router_sink_gen[4].uut_rs |     0.001 |
|       router_sink_gen[5].uut_rs |     0.001 |
|       router_sink_gen[6].uut_rs |     0.001 |
|     rxbuf_gen[0].rxbuf          |     0.008 |
|       fwft                      |     0.002 |
|     rxbuf_gen[1].rxbuf          |     0.007 |
|       fwft                      |     0.002 |
|     rxbuf_gen[2].rxbuf          |     0.007 |
|       fwft                      |     0.002 |
|     rxbuf_gen[3].rxbuf          |     0.008 |
|       fwft                      |     0.002 |
|     rxbuf_gen[4].rxbuf          |     0.008 |
|       fwft                      |     0.002 |
|     rxbuf_gen[5].rxbuf          |     0.008 |
|       fwft                      |     0.002 |
|     rxbuf_gen[6].rxbuf          |     0.008 |
|       fwft                      |     0.002 |
+---------------------------------+-----------+


