[UNILOG][INFO] Compile mode: dpu
[UNILOG][INFO] Debug mode: function
[UNILOG][INFO] Target architecture: DPUCZDX8G_ISA0_B4096_MAX_BG2
[UNILOG][INFO] Graph name: Net, with op num: 42
[UNILOG][INFO] Begin to compile...
[UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1
[UNILOG][INFO] Compile done.
[UNILOG][INFO] The meta json is saved to "/workspace/resnet18_ant_bees_kv260/./compiled_model/meta.json"
[UNILOG][INFO] The compiled xmodel is saved to "/workspace/resnet18_ant_bees_kv260/./compiled_model/CNN_kv260.xmodel"
[UNILOG][INFO] The compiled xmodel's md5sum is 52767d72e9e1eb652fbfb8bf93685d45, and has been saved to "/workspace/resnet18_ant_bees_kv260/./compiled_model/md5sum.txt"
**************************************************
* VITIS_AI Compilation - Xilinx Inc.
**************************************************
