{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1710669952035 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710669952035 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 17 07:05:51 2024 " "Processing started: Sun Mar 17 07:05:51 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1710669952035 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710669952035 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off atv00 -c atv00 " "Command: quartus_map --read_settings_files=on --write_settings_files=off atv00 -c atv00" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710669952035 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1710669952305 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1710669952305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file arquitetura.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 arquitetura-behavior " "Found design unit 1: arquitetura-behavior" {  } { { "arquitetura.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica00/Quartus/arquitetura.vhdl" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710669958923 ""} { "Info" "ISGN_ENTITY_NAME" "1 arquitetura " "Found entity 1: arquitetura" {  } { { "arquitetura.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica00/Quartus/arquitetura.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710669958923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710669958923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegdecoder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sevensegdecoder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevenSegDecoder-behavior " "Found design unit 1: sevenSegDecoder-behavior" {  } { { "sevenSegDecoder.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica00/Quartus/sevenSegDecoder.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710669958923 ""} { "Info" "ISGN_ENTITY_NAME" "1 sevenSegDecoder " "Found entity 1: sevenSegDecoder" {  } { { "sevenSegDecoder.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica00/Quartus/sevenSegDecoder.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710669958923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710669958923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "saida.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file saida.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 saida-behavior " "Found design unit 1: saida-behavior" {  } { { "saida.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica00/Quartus/saida.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710669958923 ""} { "Info" "ISGN_ENTITY_NAME" "1 saida " "Found entity 1: saida" {  } { { "saida.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica00/Quartus/saida.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710669958923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710669958923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sistema.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sistema.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sistema-behavior " "Found design unit 1: sistema-behavior" {  } { { "sistema.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica00/Quartus/sistema.vhdl" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710669958923 ""} { "Info" "ISGN_ENTITY_NAME" "1 sistema " "Found entity 1: sistema" {  } { { "sistema.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica00/Quartus/sistema.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710669958923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710669958923 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "Mux Mux.vhdl " "Entity \"Mux\" obtained from \"Mux.vhdl\" instead of from Quartus Prime megafunction library" {  } { { "Mux.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica00/Quartus/Mux.vhdl" 5 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1710669958923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux-behavior " "Found design unit 1: Mux-behavior" {  } { { "Mux.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica00/Quartus/Mux.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710669958923 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux " "Found entity 1: Mux" {  } { { "Mux.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica00/Quartus/Mux.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710669958923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710669958923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod8counter.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mod8counter.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mod8Counter-behavior " "Found design unit 1: Mod8Counter-behavior" {  } { { "Mod8Counter.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica00/Quartus/Mod8Counter.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710669958938 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mod8Counter " "Found entity 1: Mod8Counter" {  } { { "Mod8Counter.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica00/Quartus/Mod8Counter.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710669958938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710669958938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "entrada.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file entrada.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 entrada-behavior " "Found design unit 1: entrada-behavior" {  } { { "entrada.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica00/Quartus/entrada.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710669958938 ""} { "Info" "ISGN_ENTITY_NAME" "1 entrada " "Found entity 1: entrada" {  } { { "entrada.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica00/Quartus/entrada.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710669958938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710669958938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dataregister.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dataregister.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataRegister-behavior " "Found design unit 1: DataRegister-behavior" {  } { { "DataRegister.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica00/Quartus/DataRegister.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710669958938 ""} { "Info" "ISGN_ENTITY_NAME" "1 DataRegister " "Found entity 1: DataRegister" {  } { { "DataRegister.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica00/Quartus/DataRegister.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710669958938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710669958938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file clockdivider.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClockDivider-behavior " "Found design unit 1: ClockDivider-behavior" {  } { { "clockdivider.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica00/Quartus/clockdivider.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710669958948 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClockDivider " "Found entity 1: ClockDivider" {  } { { "clockdivider.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica00/Quartus/clockdivider.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710669958948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710669958948 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "arquitetura " "Elaborating entity \"arquitetura\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1710669958986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "entrada entrada:ent " "Elaborating entity \"entrada\" for hierarchy \"entrada:ent\"" {  } { { "arquitetura.vhdl" "ent" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica00/Quartus/arquitetura.vhdl" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710669958996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockDivider entrada:ent\|ClockDivider:CD01 " "Elaborating entity \"ClockDivider\" for hierarchy \"entrada:ent\|ClockDivider:CD01\"" {  } { { "entrada.vhdl" "CD01" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica00/Quartus/entrada.vhdl" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710669959001 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "oscillator clockdivider.vhdl(15) " "VHDL Signal Declaration warning at clockdivider.vhdl(15): used explicit default value for signal \"oscillator\" because signal was never assigned a value" {  } { { "clockdivider.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica00/Quartus/clockdivider.vhdl" 15 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1710669959001 "|arquitetura|entrada:ent|ClockDivider:CD01"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "newfrequency clockdivider.vhdl(16) " "VHDL Signal Declaration warning at clockdivider.vhdl(16): used explicit default value for signal \"newfrequency\" because signal was never assigned a value" {  } { { "clockdivider.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica00/Quartus/clockdivider.vhdl" 16 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1710669959001 "|arquitetura|entrada:ent|ClockDivider:CD01"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "halfPeriod clockdivider.vhdl(23) " "VHDL Variable Declaration warning at clockdivider.vhdl(23): used initial value expression for variable \"halfPeriod\" because variable was never assigned a value" {  } { { "clockdivider.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica00/Quartus/clockdivider.vhdl" 23 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1710669959001 "|arquitetura|entrada:ent|ClockDivider:CD01"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "oscillator clockdivider.vhdl(23) " "VHDL Process Statement warning at clockdivider.vhdl(23): signal \"oscillator\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clockdivider.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica00/Quartus/clockdivider.vhdl" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1710669959001 "|arquitetura|entrada:ent|ClockDivider:CD01"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "newfrequency clockdivider.vhdl(23) " "VHDL Process Statement warning at clockdivider.vhdl(23): signal \"newfrequency\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clockdivider.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica00/Quartus/clockdivider.vhdl" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1710669959001 "|arquitetura|entrada:ent|ClockDivider:CD01"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp clockdivider.vhdl(35) " "VHDL Process Statement warning at clockdivider.vhdl(35): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clockdivider.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica00/Quartus/clockdivider.vhdl" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1710669959001 "|arquitetura|entrada:ent|ClockDivider:CD01"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sistema sistema:sis " "Elaborating entity \"sistema\" for hierarchy \"sistema:sis\"" {  } { { "arquitetura.vhdl" "sis" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica00/Quartus/arquitetura.vhdl" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710669959001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataRegister sistema:sis\|DataRegister:DR1 " "Elaborating entity \"DataRegister\" for hierarchy \"sistema:sis\|DataRegister:DR1\"" {  } { { "sistema.vhdl" "DR1" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica00/Quartus/sistema.vhdl" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710669959017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux sistema:sis\|Mux:MX1 " "Elaborating entity \"Mux\" for hierarchy \"sistema:sis\|Mux:MX1\"" {  } { { "sistema.vhdl" "MX1" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica00/Quartus/sistema.vhdl" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710669959017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mod8Counter sistema:sis\|Mod8Counter:M8C1 " "Elaborating entity \"Mod8Counter\" for hierarchy \"sistema:sis\|Mod8Counter:M8C1\"" {  } { { "sistema.vhdl" "M8C1" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica00/Quartus/sistema.vhdl" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710669959027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "saida saida:sai " "Elaborating entity \"saida\" for hierarchy \"saida:sai\"" {  } { { "arquitetura.vhdl" "sai" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica00/Quartus/arquitetura.vhdl" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710669959037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenSegDecoder saida:sai\|sevenSegDecoder:ssd1 " "Elaborating entity \"sevenSegDecoder\" for hierarchy \"saida:sai\|sevenSegDecoder:ssd1\"" {  } { { "saida.vhdl" "ssd1" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica00/Quartus/saida.vhdl" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710669959049 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "Counter sai " "Port \"Counter\" does not exist in macrofunction \"sai\"" {  } { { "arquitetura.vhdl" "sai" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica00/Quartus/arquitetura.vhdl" 63 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710669959064 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "Data saida:sai 1 3 " "Actual width (1) of port \"Data\" on instance \"saida:sai\" is not compatible with the formal port width (3) declared by the instantiated entity" {  } { { "arquitetura.vhdl" "sai" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica00/Quartus/arquitetura.vhdl" 63 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1710669959064 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "DataOut sai " "Port \"DataOut\" does not exist in macrofunction \"sai\"" {  } { { "arquitetura.vhdl" "sai" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica00/Quartus/arquitetura.vhdl" 63 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710669959064 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1710669959064 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 9 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4779 " "Peak virtual memory: 4779 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1710669959176 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Mar 17 07:05:59 2024 " "Processing ended: Sun Mar 17 07:05:59 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1710669959176 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1710669959176 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1710669959176 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1710669959176 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 9 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 9 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1710669959834 ""}
