// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="fft1D_512_fft1D_512,hls_ip_2023_2,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcu50-fsvh2104-2-e,HLS_INPUT_CLOCK=8.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=6.054000,HLS_SYN_LAT=19856,HLS_SYN_TPT=none,HLS_SYN_MEM=8,HLS_SYN_DSP=0,HLS_SYN_FF=19390,HLS_SYN_LUT=24401,HLS_VERSION=2023_2}" *)

module fft1D_512 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        work_x_address0,
        work_x_ce0,
        work_x_we0,
        work_x_d0,
        work_x_q0,
        work_x_address1,
        work_x_ce1,
        work_x_we1,
        work_x_d1,
        work_x_q1,
        work_y_address0,
        work_y_ce0,
        work_y_we0,
        work_y_d0,
        work_y_q0,
        work_y_address1,
        work_y_ce1,
        work_y_we1,
        work_y_d1,
        work_y_q1
);

parameter    ap_ST_fsm_state1 = 81'd1;
parameter    ap_ST_fsm_state2 = 81'd2;
parameter    ap_ST_fsm_state3 = 81'd4;
parameter    ap_ST_fsm_state4 = 81'd8;
parameter    ap_ST_fsm_state5 = 81'd16;
parameter    ap_ST_fsm_state6 = 81'd32;
parameter    ap_ST_fsm_state7 = 81'd64;
parameter    ap_ST_fsm_state8 = 81'd128;
parameter    ap_ST_fsm_state9 = 81'd256;
parameter    ap_ST_fsm_state10 = 81'd512;
parameter    ap_ST_fsm_state11 = 81'd1024;
parameter    ap_ST_fsm_state12 = 81'd2048;
parameter    ap_ST_fsm_state13 = 81'd4096;
parameter    ap_ST_fsm_state14 = 81'd8192;
parameter    ap_ST_fsm_state15 = 81'd16384;
parameter    ap_ST_fsm_state16 = 81'd32768;
parameter    ap_ST_fsm_state17 = 81'd65536;
parameter    ap_ST_fsm_state18 = 81'd131072;
parameter    ap_ST_fsm_state19 = 81'd262144;
parameter    ap_ST_fsm_state20 = 81'd524288;
parameter    ap_ST_fsm_state21 = 81'd1048576;
parameter    ap_ST_fsm_state22 = 81'd2097152;
parameter    ap_ST_fsm_state23 = 81'd4194304;
parameter    ap_ST_fsm_state24 = 81'd8388608;
parameter    ap_ST_fsm_state25 = 81'd16777216;
parameter    ap_ST_fsm_state26 = 81'd33554432;
parameter    ap_ST_fsm_state27 = 81'd67108864;
parameter    ap_ST_fsm_state28 = 81'd134217728;
parameter    ap_ST_fsm_state29 = 81'd268435456;
parameter    ap_ST_fsm_state30 = 81'd536870912;
parameter    ap_ST_fsm_state31 = 81'd1073741824;
parameter    ap_ST_fsm_state32 = 81'd2147483648;
parameter    ap_ST_fsm_state33 = 81'd4294967296;
parameter    ap_ST_fsm_state34 = 81'd8589934592;
parameter    ap_ST_fsm_state35 = 81'd17179869184;
parameter    ap_ST_fsm_state36 = 81'd34359738368;
parameter    ap_ST_fsm_state37 = 81'd68719476736;
parameter    ap_ST_fsm_state38 = 81'd137438953472;
parameter    ap_ST_fsm_state39 = 81'd274877906944;
parameter    ap_ST_fsm_state40 = 81'd549755813888;
parameter    ap_ST_fsm_state41 = 81'd1099511627776;
parameter    ap_ST_fsm_state42 = 81'd2199023255552;
parameter    ap_ST_fsm_state43 = 81'd4398046511104;
parameter    ap_ST_fsm_state44 = 81'd8796093022208;
parameter    ap_ST_fsm_state45 = 81'd17592186044416;
parameter    ap_ST_fsm_state46 = 81'd35184372088832;
parameter    ap_ST_fsm_state47 = 81'd70368744177664;
parameter    ap_ST_fsm_state48 = 81'd140737488355328;
parameter    ap_ST_fsm_state49 = 81'd281474976710656;
parameter    ap_ST_fsm_state50 = 81'd562949953421312;
parameter    ap_ST_fsm_state51 = 81'd1125899906842624;
parameter    ap_ST_fsm_state52 = 81'd2251799813685248;
parameter    ap_ST_fsm_state53 = 81'd4503599627370496;
parameter    ap_ST_fsm_state54 = 81'd9007199254740992;
parameter    ap_ST_fsm_state55 = 81'd18014398509481984;
parameter    ap_ST_fsm_state56 = 81'd36028797018963968;
parameter    ap_ST_fsm_state57 = 81'd72057594037927936;
parameter    ap_ST_fsm_state58 = 81'd144115188075855872;
parameter    ap_ST_fsm_state59 = 81'd288230376151711744;
parameter    ap_ST_fsm_state60 = 81'd576460752303423488;
parameter    ap_ST_fsm_state61 = 81'd1152921504606846976;
parameter    ap_ST_fsm_state62 = 81'd2305843009213693952;
parameter    ap_ST_fsm_state63 = 81'd4611686018427387904;
parameter    ap_ST_fsm_state64 = 81'd9223372036854775808;
parameter    ap_ST_fsm_state65 = 81'd18446744073709551616;
parameter    ap_ST_fsm_state66 = 81'd36893488147419103232;
parameter    ap_ST_fsm_state67 = 81'd73786976294838206464;
parameter    ap_ST_fsm_state68 = 81'd147573952589676412928;
parameter    ap_ST_fsm_state69 = 81'd295147905179352825856;
parameter    ap_ST_fsm_state70 = 81'd590295810358705651712;
parameter    ap_ST_fsm_state71 = 81'd1180591620717411303424;
parameter    ap_ST_fsm_state72 = 81'd2361183241434822606848;
parameter    ap_ST_fsm_state73 = 81'd4722366482869645213696;
parameter    ap_ST_fsm_state74 = 81'd9444732965739290427392;
parameter    ap_ST_fsm_state75 = 81'd18889465931478580854784;
parameter    ap_ST_fsm_state76 = 81'd37778931862957161709568;
parameter    ap_ST_fsm_state77 = 81'd75557863725914323419136;
parameter    ap_ST_fsm_state78 = 81'd151115727451828646838272;
parameter    ap_ST_fsm_state79 = 81'd302231454903657293676544;
parameter    ap_ST_fsm_state80 = 81'd604462909807314587353088;
parameter    ap_ST_fsm_state81 = 81'd1208925819614629174706176;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [8:0] work_x_address0;
output   work_x_ce0;
output   work_x_we0;
output  [63:0] work_x_d0;
input  [63:0] work_x_q0;
output  [8:0] work_x_address1;
output   work_x_ce1;
output   work_x_we1;
output  [63:0] work_x_d1;
input  [63:0] work_x_q1;
output  [8:0] work_y_address0;
output   work_y_ce0;
output   work_y_we0;
output  [63:0] work_y_d0;
input  [63:0] work_y_q0;
output  [8:0] work_y_address1;
output   work_y_ce1;
output   work_y_we1;
output  [63:0] work_y_d1;
input  [63:0] work_y_q1;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[8:0] work_x_address0;
reg work_x_ce0;
reg work_x_we0;
reg[63:0] work_x_d0;
reg[8:0] work_x_address1;
reg work_x_ce1;
reg work_x_we1;
reg[63:0] work_x_d1;
reg[8:0] work_y_address0;
reg work_y_ce0;
reg work_y_we0;
reg[63:0] work_y_d0;
reg[8:0] work_y_address1;
reg work_y_ce1;
reg work_y_we1;
reg[63:0] work_y_d1;

(* fsm_encoding = "none" *) reg   [80:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [2:0] twiddles8_reversed8_address0;
reg    twiddles8_reversed8_ce0;
wire   [31:0] twiddles8_reversed8_q0;
wire   [63:0] grp_fu_1602_p2;
reg   [63:0] reg_1682;
wire    ap_CS_fsm_state56;
wire    ap_CS_fsm_state60;
wire    ap_CS_fsm_state65;
wire    ap_CS_fsm_state69;
wire    ap_CS_fsm_state76;
wire   [63:0] grp_fu_1607_p2;
reg   [63:0] reg_1693;
wire   [63:0] grp_fu_1612_p2;
reg   [63:0] reg_1704;
wire    ap_CS_fsm_state68;
wire    ap_CS_fsm_state80;
wire   [63:0] grp_fu_1617_p2;
reg   [63:0] reg_1712;
wire   [63:0] grp_fu_1622_p2;
reg   [63:0] reg_1719;
wire   [63:0] grp_fu_1627_p2;
reg   [63:0] reg_1728;
wire   [63:0] grp_fu_1632_p2;
reg   [63:0] reg_1737;
wire   [63:0] grp_fu_1637_p2;
reg   [63:0] reg_1742;
reg   [63:0] reg_1747;
wire    ap_CS_fsm_state57;
wire    ap_CS_fsm_state62;
reg   [63:0] reg_1755;
reg   [63:0] reg_1763;
wire    ap_CS_fsm_state72;
reg   [63:0] reg_1770;
reg   [63:0] reg_1777;
wire    ap_CS_fsm_state58;
reg   [63:0] reg_1783;
wire   [63:0] grp_fu_1650_p2;
reg   [63:0] reg_1789;
wire    ap_CS_fsm_state61;
wire   [63:0] grp_fu_1655_p2;
reg   [63:0] reg_1794;
wire    ap_CS_fsm_state2;
wire   [5:0] offset_fu_1819_p1;
reg   [5:0] offset_reg_4118;
wire    ap_CS_fsm_state3;
wire   [8:0] shl_ln1_fu_1823_p3;
reg   [8:0] shl_ln1_reg_4126;
wire   [8:0] zext_ln174_2_fu_1857_p1;
reg   [8:0] zext_ln174_2_reg_4153;
wire    ap_CS_fsm_state4;
wire   [7:0] zext_ln174_1_fu_1895_p1;
reg   [7:0] zext_ln174_1_reg_4169;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
wire   [9:0] offset_1_fu_2056_p2;
reg   [9:0] offset_1_reg_4198;
wire    ap_CS_fsm_state8;
wire   [5:0] trunc_ln197_fu_2067_p1;
reg   [5:0] trunc_ln197_reg_4213;
wire   [8:0] shl_ln2_fu_2092_p3;
reg   [8:0] shl_ln2_reg_4230;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state11;
wire   [5:0] offset_2_fu_2250_p1;
reg   [5:0] offset_2_reg_4273;
wire    ap_CS_fsm_state13;
wire   [8:0] shl_ln3_fu_2254_p3;
reg   [8:0] shl_ln3_reg_4281;
wire   [8:0] zext_ln174_5_fu_2288_p1;
reg   [8:0] zext_ln174_5_reg_4356;
wire    ap_CS_fsm_state14;
wire   [7:0] zext_ln174_4_fu_2326_p1;
reg   [7:0] zext_ln174_4_reg_4372;
wire    ap_CS_fsm_state15;
wire    ap_CS_fsm_state16;
wire   [5:0] trunc_ln226_fu_2453_p1;
reg   [5:0] trunc_ln226_reg_4401;
wire    ap_CS_fsm_state18;
wire   [9:0] add_ln238_fu_2491_p2;
reg   [9:0] add_ln238_reg_4406;
wire   [8:0] shl_ln4_fu_2531_p3;
reg   [8:0] shl_ln4_reg_4433;
wire    ap_CS_fsm_state19;
wire    ap_CS_fsm_state20;
wire    ap_CS_fsm_state21;
wire   [5:0] offset_3_fu_2753_p1;
reg   [5:0] offset_3_reg_4476;
wire    ap_CS_fsm_state28;
wire   [8:0] shl_ln6_fu_2757_p3;
reg   [8:0] shl_ln6_reg_4484;
wire   [8:0] zext_ln174_8_fu_2791_p1;
reg   [8:0] zext_ln174_8_reg_4511;
wire    ap_CS_fsm_state29;
wire   [7:0] zext_ln174_7_fu_2829_p1;
reg   [7:0] zext_ln174_7_reg_4527;
wire    ap_CS_fsm_state30;
wire    ap_CS_fsm_state31;
wire   [5:0] trunc_ln321_fu_2966_p1;
reg   [5:0] trunc_ln321_reg_4556;
wire    ap_CS_fsm_state33;
wire   [9:0] zext_ln321_fu_2978_p1;
reg   [9:0] zext_ln321_reg_4561;
wire   [8:0] shl_ln7_fu_3008_p3;
reg   [8:0] shl_ln7_reg_4588;
wire    ap_CS_fsm_state34;
wire    ap_CS_fsm_state35;
wire    ap_CS_fsm_state36;
wire   [5:0] offset_5_fu_3166_p1;
reg   [5:0] offset_5_reg_4631;
wire    ap_CS_fsm_state38;
wire   [8:0] shl_ln8_fu_3170_p3;
reg   [8:0] shl_ln8_reg_4639;
wire   [8:0] zext_ln174_11_fu_3204_p1;
reg   [8:0] zext_ln174_11_reg_4714;
wire    ap_CS_fsm_state39;
wire   [7:0] zext_ln174_10_fu_3242_p1;
reg   [7:0] zext_ln174_10_reg_4730;
wire    ap_CS_fsm_state40;
wire    ap_CS_fsm_state41;
wire   [5:0] trunc_ln352_fu_3369_p1;
reg   [5:0] trunc_ln352_reg_4759;
wire    ap_CS_fsm_state43;
wire   [9:0] zext_ln364_fu_3391_p1;
reg   [9:0] zext_ln364_reg_4764;
wire   [8:0] shl_ln9_fu_3429_p3;
reg   [8:0] shl_ln9_reg_4791;
wire    ap_CS_fsm_state44;
wire    ap_CS_fsm_state45;
wire    ap_CS_fsm_state46;
reg   [6:0] tid_17_reg_4831;
wire    ap_CS_fsm_state51;
wire   [8:0] shl_ln_fu_3655_p3;
reg   [8:0] shl_ln_reg_4843;
wire   [63:0] DATA_y_q1;
reg   [63:0] c0_y_17_reg_4873;
wire    ap_CS_fsm_state52;
wire   [63:0] DATA_y_q0;
reg   [63:0] c0_y_19_reg_4879;
wire   [63:0] DATA_x_q1;
reg   [63:0] c0_x_17_reg_4895;
wire   [63:0] DATA_x_q0;
reg   [63:0] c0_x_19_reg_4901;
wire    ap_CS_fsm_state53;
wire    ap_CS_fsm_state54;
wire    ap_CS_fsm_state55;
wire   [63:0] bitcast_ln398_1_fu_3762_p1;
wire   [63:0] bitcast_ln398_3_fu_3777_p1;
wire   [63:0] bitcast_ln398_9_fu_3792_p1;
wire   [63:0] bitcast_ln398_11_fu_3808_p1;
reg   [63:0] c0_x_20_reg_5051;
reg   [63:0] c0_y_20_reg_5057;
wire   [63:0] bitcast_ln398_5_fu_3824_p1;
wire   [63:0] bitcast_ln398_7_fu_3839_p1;
reg   [63:0] c0_x_3_reg_5073;
wire    ap_CS_fsm_state64;
reg   [63:0] c0_y_3_reg_5079;
wire   [63:0] grp_fu_1662_p2;
reg   [63:0] mul7_reg_5085;
wire   [63:0] grp_fu_1667_p2;
reg   [63:0] mul8_reg_5091;
wire   [63:0] grp_fu_1672_p2;
reg   [63:0] mul9_reg_5097;
wire   [63:0] grp_fu_1677_p2;
reg   [63:0] mul10_reg_5102;
wire   [63:0] bitcast_ln398_13_fu_3854_p1;
wire   [63:0] bitcast_ln398_15_fu_3869_p1;
wire  signed [7:0] zext_ln403_cast_fu_3912_p3;
reg  signed [7:0] zext_ln403_cast_reg_5117;
wire   [63:0] bitcast_ln398_17_fu_3948_p1;
wire    ap_CS_fsm_state73;
wire   [63:0] bitcast_ln398_19_fu_3963_p1;
wire  signed [6:0] xor_ln402_fu_3968_p2;
reg  signed [6:0] xor_ln402_reg_5132;
reg   [8:0] DATA_x_address0;
reg    DATA_x_ce0;
reg    DATA_x_we0;
reg   [63:0] DATA_x_d0;
reg   [8:0] DATA_x_address1;
reg    DATA_x_ce1;
reg    DATA_x_we1;
reg   [63:0] DATA_x_d1;
reg   [8:0] DATA_y_address0;
reg    DATA_y_ce0;
reg    DATA_y_we0;
reg   [63:0] DATA_y_d0;
reg   [8:0] DATA_y_address1;
reg    DATA_y_ce1;
reg    DATA_y_we1;
reg   [63:0] DATA_y_d1;
reg   [2:0] data_x_address0;
reg    data_x_ce0;
reg    data_x_we0;
reg   [63:0] data_x_d0;
wire   [63:0] data_x_q0;
reg   [2:0] data_x_address1;
reg    data_x_ce1;
reg    data_x_we1;
reg   [63:0] data_x_d1;
wire   [63:0] data_x_q1;
reg   [2:0] data_y_address0;
reg    data_y_ce0;
reg    data_y_we0;
reg   [63:0] data_y_d0;
wire   [63:0] data_y_q0;
reg   [2:0] data_y_address1;
reg    data_y_ce1;
reg    data_y_we1;
reg   [63:0] data_y_d1;
wire   [63:0] data_y_q1;
reg   [9:0] smem_address0;
reg    smem_ce0;
reg    smem_we0;
reg   [63:0] smem_d0;
wire   [63:0] smem_q0;
reg   [9:0] smem_address1;
reg    smem_ce1;
reg    smem_we1;
reg   [63:0] smem_d1;
wire   [63:0] smem_q1;
wire    grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_ap_start;
wire    grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_ap_done;
wire    grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_ap_idle;
wire    grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_ap_ready;
wire   [2:0] grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_data_x_address0;
wire    grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_data_x_ce0;
wire    grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_data_x_we0;
wire   [63:0] grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_data_x_d0;
wire   [2:0] grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_data_x_address1;
wire    grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_data_x_ce1;
wire    grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_data_x_we1;
wire   [63:0] grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_data_x_d1;
wire   [2:0] grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_data_y_address0;
wire    grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_data_y_ce0;
wire    grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_data_y_we0;
wire   [63:0] grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_data_y_d0;
wire   [2:0] grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_data_y_address1;
wire    grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_data_y_ce1;
wire    grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_data_y_we1;
wire   [63:0] grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_data_y_d1;
wire   [8:0] grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_DATA_x_r_address0;
wire    grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_DATA_x_r_ce0;
wire    grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_DATA_x_r_we0;
wire   [63:0] grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_DATA_x_r_d0;
wire   [8:0] grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_DATA_x_r_address1;
wire    grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_DATA_x_r_ce1;
wire    grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_DATA_x_r_we1;
wire   [63:0] grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_DATA_x_r_d1;
wire   [8:0] grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_DATA_y_r_address0;
wire    grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_DATA_y_r_ce0;
wire    grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_DATA_y_r_we0;
wire   [63:0] grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_DATA_y_r_d0;
wire   [8:0] grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_DATA_y_r_address1;
wire    grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_DATA_y_r_ce1;
wire    grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_DATA_y_r_we1;
wire   [63:0] grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_DATA_y_r_d1;
wire   [8:0] grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_work_x_address0;
wire    grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_work_x_ce0;
wire   [8:0] grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_work_x_address1;
wire    grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_work_x_ce1;
wire   [8:0] grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_work_y_address0;
wire    grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_work_y_ce0;
wire   [8:0] grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_work_y_address1;
wire    grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_work_y_ce1;
wire   [2:0] grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_twiddles8_reversed8_address0;
wire    grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_twiddles8_reversed8_ce0;
wire   [63:0] grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_grp_fu_1602_p_din0;
wire   [63:0] grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_grp_fu_1602_p_din1;
wire   [1:0] grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_grp_fu_1602_p_opcode;
wire    grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_grp_fu_1602_p_ce;
wire   [63:0] grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_grp_fu_1607_p_din0;
wire   [63:0] grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_grp_fu_1607_p_din1;
wire   [1:0] grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_grp_fu_1607_p_opcode;
wire    grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_grp_fu_1607_p_ce;
wire   [63:0] grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_grp_fu_1612_p_din0;
wire   [63:0] grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_grp_fu_1612_p_din1;
wire   [1:0] grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_grp_fu_1612_p_opcode;
wire    grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_grp_fu_1612_p_ce;
wire   [63:0] grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_grp_fu_1617_p_din0;
wire   [63:0] grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_grp_fu_1617_p_din1;
wire   [1:0] grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_grp_fu_1617_p_opcode;
wire    grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_grp_fu_1617_p_ce;
wire   [63:0] grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_grp_fu_1622_p_din0;
wire   [63:0] grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_grp_fu_1622_p_din1;
wire   [1:0] grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_grp_fu_1622_p_opcode;
wire    grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_grp_fu_1622_p_ce;
wire   [63:0] grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_grp_fu_1627_p_din0;
wire   [63:0] grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_grp_fu_1627_p_din1;
wire   [1:0] grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_grp_fu_1627_p_opcode;
wire    grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_grp_fu_1627_p_ce;
wire   [63:0] grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_grp_fu_1650_p_din0;
wire   [63:0] grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_grp_fu_1650_p_din1;
wire    grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_grp_fu_1650_p_ce;
wire   [63:0] grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_grp_fu_1655_p_din0;
wire   [63:0] grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_grp_fu_1655_p_din1;
wire    grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_grp_fu_1655_p_ce;
wire   [63:0] grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_grp_fu_1662_p_din0;
wire   [63:0] grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_grp_fu_1662_p_din1;
wire    grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_grp_fu_1662_p_ce;
wire   [63:0] grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_grp_fu_1667_p_din0;
wire   [63:0] grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_grp_fu_1667_p_din1;
wire    grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_grp_fu_1667_p_ce;
wire   [63:0] grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_grp_sin_or_cos_double_s_fu_5138_p_din1;
wire  signed [0:0] grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_grp_sin_or_cos_double_s_fu_5138_p_din2;
wire    grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_grp_sin_or_cos_double_s_fu_5138_p_ce;
wire    grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_grp_sin_or_cos_double_s_fu_5138_p_start;
wire    grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_ap_start;
wire    grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_ap_done;
wire    grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_ap_idle;
wire    grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_ap_ready;
wire   [2:0] grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_data_x_address0;
wire    grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_data_x_ce0;
wire    grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_data_x_we0;
wire   [63:0] grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_data_x_d0;
wire   [2:0] grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_data_x_address1;
wire    grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_data_x_ce1;
wire    grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_data_x_we1;
wire   [63:0] grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_data_x_d1;
wire   [2:0] grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_data_y_address0;
wire    grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_data_y_ce0;
wire    grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_data_y_we0;
wire   [63:0] grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_data_y_d0;
wire   [2:0] grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_data_y_address1;
wire    grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_data_y_ce1;
wire    grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_data_y_we1;
wire   [63:0] grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_data_y_d1;
wire   [8:0] grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_DATA_x_r_address0;
wire    grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_DATA_x_r_ce0;
wire    grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_DATA_x_r_we0;
wire   [63:0] grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_DATA_x_r_d0;
wire   [8:0] grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_DATA_x_r_address1;
wire    grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_DATA_x_r_ce1;
wire    grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_DATA_x_r_we1;
wire   [63:0] grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_DATA_x_r_d1;
wire   [8:0] grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_DATA_y_r_address0;
wire    grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_DATA_y_r_ce0;
wire    grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_DATA_y_r_we0;
wire   [63:0] grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_DATA_y_r_d0;
wire   [8:0] grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_DATA_y_r_address1;
wire    grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_DATA_y_r_ce1;
wire    grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_DATA_y_r_we1;
wire   [63:0] grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_DATA_y_r_d1;
wire   [2:0] grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_twiddles8_reversed8_address0;
wire    grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_twiddles8_reversed8_ce0;
wire   [63:0] grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_grp_fu_1602_p_din0;
wire   [63:0] grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_grp_fu_1602_p_din1;
wire   [1:0] grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_grp_fu_1602_p_opcode;
wire    grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_grp_fu_1602_p_ce;
wire   [63:0] grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_grp_fu_1607_p_din0;
wire   [63:0] grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_grp_fu_1607_p_din1;
wire   [1:0] grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_grp_fu_1607_p_opcode;
wire    grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_grp_fu_1607_p_ce;
wire   [63:0] grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_grp_fu_1612_p_din0;
wire   [63:0] grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_grp_fu_1612_p_din1;
wire   [1:0] grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_grp_fu_1612_p_opcode;
wire    grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_grp_fu_1612_p_ce;
wire   [63:0] grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_grp_fu_1617_p_din0;
wire   [63:0] grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_grp_fu_1617_p_din1;
wire   [1:0] grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_grp_fu_1617_p_opcode;
wire    grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_grp_fu_1617_p_ce;
wire   [63:0] grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_grp_fu_1622_p_din0;
wire   [63:0] grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_grp_fu_1622_p_din1;
wire   [1:0] grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_grp_fu_1622_p_opcode;
wire    grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_grp_fu_1622_p_ce;
wire   [63:0] grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_grp_fu_1627_p_din0;
wire   [63:0] grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_grp_fu_1627_p_din1;
wire   [1:0] grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_grp_fu_1627_p_opcode;
wire    grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_grp_fu_1627_p_ce;
wire   [63:0] grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_grp_fu_1650_p_din0;
wire   [63:0] grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_grp_fu_1650_p_din1;
wire    grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_grp_fu_1650_p_ce;
wire   [63:0] grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_grp_fu_1655_p_din0;
wire   [63:0] grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_grp_fu_1655_p_din1;
wire    grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_grp_fu_1655_p_ce;
wire   [63:0] grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_grp_fu_1662_p_din0;
wire   [63:0] grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_grp_fu_1662_p_din1;
wire    grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_grp_fu_1662_p_ce;
wire   [63:0] grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_grp_fu_1667_p_din0;
wire   [63:0] grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_grp_fu_1667_p_din1;
wire    grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_grp_fu_1667_p_ce;
wire   [63:0] grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_grp_sin_or_cos_double_s_fu_5138_p_din1;
wire  signed [0:0] grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_grp_sin_or_cos_double_s_fu_5138_p_din2;
wire    grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_grp_sin_or_cos_double_s_fu_5138_p_ce;
wire    grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_grp_sin_or_cos_double_s_fu_5138_p_start;
reg    grp_sin_or_cos_double_s_fu_5138_ap_start;
wire    grp_sin_or_cos_double_s_fu_5138_ap_done;
wire    grp_sin_or_cos_double_s_fu_5138_ap_idle;
wire    grp_sin_or_cos_double_s_fu_5138_ap_ready;
reg    grp_sin_or_cos_double_s_fu_5138_ap_ce;
reg   [63:0] grp_sin_or_cos_double_s_fu_5138_t_in;
reg   [0:0] grp_sin_or_cos_double_s_fu_5138_do_cos;
wire   [63:0] grp_sin_or_cos_double_s_fu_5138_ap_return;
reg    grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_ap_start_reg;
reg    grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_ap_start_reg;
wire    ap_CS_fsm_state26;
wire    ap_CS_fsm_state27;
wire   [63:0] zext_ln181_1_fu_1831_p1;
wire   [0:0] icmp_ln176_fu_1807_p2;
wire   [63:0] zext_ln182_1_fu_1842_p1;
wire   [63:0] zext_ln181_fu_1860_p1;
wire   [63:0] zext_ln182_fu_1870_p1;
wire   [63:0] zext_ln183_1_fu_1880_p1;
wire   [63:0] zext_ln184_1_fu_1890_p1;
wire   [63:0] zext_ln183_fu_1904_p1;
wire   [63:0] zext_ln184_fu_1914_p1;
wire   [63:0] zext_ln185_1_fu_1924_p1;
wire   [63:0] zext_ln186_fu_1934_p1;
wire   [63:0] zext_ln185_fu_1944_p1;
wire   [63:0] zext_ln186_1_fu_1958_p1;
wire   [63:0] zext_ln187_1_fu_1968_p1;
wire   [63:0] zext_ln188_1_fu_1978_p1;
wire   [63:0] zext_ln187_fu_1991_p1;
wire    ap_CS_fsm_state7;
wire   [63:0] zext_ln188_fu_2002_p1;
wire   [63:0] zext_ln197_fu_2062_p1;
wire   [0:0] icmp_ln191_fu_2010_p2;
wire   [63:0] zext_ln198_fu_2077_p1;
wire   [63:0] zext_ln197_1_fu_2099_p1;
wire   [63:0] zext_ln198_1_fu_2110_p1;
wire   [63:0] zext_ln199_fu_2120_p1;
wire   [63:0] zext_ln200_fu_2130_p1;
wire   [63:0] zext_ln199_1_fu_2140_p1;
wire   [63:0] zext_ln200_1_fu_2150_p1;
wire   [63:0] zext_ln201_fu_2160_p1;
wire   [63:0] zext_ln202_fu_2170_p1;
wire   [63:0] zext_ln201_1_fu_2180_p1;
wire   [63:0] zext_ln202_1_fu_2190_p1;
wire   [63:0] zext_ln203_fu_2200_p1;
wire   [63:0] zext_ln204_fu_2210_p1;
wire   [63:0] zext_ln203_1_fu_2220_p1;
wire    ap_CS_fsm_state12;
wire   [63:0] zext_ln204_1_fu_2230_p1;
wire   [63:0] zext_ln214_1_fu_2262_p1;
wire   [0:0] icmp_ln208_fu_2238_p2;
wire   [63:0] zext_ln215_1_fu_2273_p1;
wire   [63:0] zext_ln214_fu_2291_p1;
wire   [63:0] zext_ln215_fu_2301_p1;
wire   [63:0] zext_ln216_1_fu_2311_p1;
wire   [63:0] zext_ln217_1_fu_2321_p1;
wire   [63:0] zext_ln216_fu_2335_p1;
wire   [63:0] zext_ln217_fu_2345_p1;
wire   [63:0] zext_ln218_1_fu_2355_p1;
wire   [63:0] zext_ln219_fu_2365_p1;
wire   [63:0] zext_ln218_fu_2375_p1;
wire   [63:0] zext_ln219_1_fu_2389_p1;
wire   [63:0] zext_ln220_1_fu_2399_p1;
wire   [63:0] zext_ln221_1_fu_2409_p1;
wire   [63:0] zext_ln220_fu_2422_p1;
wire    ap_CS_fsm_state17;
wire   [63:0] zext_ln221_fu_2433_p1;
wire   [63:0] zext_ln104_fu_2497_p1;
wire   [0:0] icmp_ln224_fu_2441_p2;
wire   [63:0] zext_ln105_fu_2508_p1;
wire   [63:0] zext_ln226_fu_2538_p1;
wire   [63:0] zext_ln227_fu_2549_p1;
wire   [63:0] zext_ln106_fu_2559_p1;
wire   [63:0] zext_ln107_fu_2569_p1;
wire   [63:0] zext_ln228_fu_2589_p1;
wire   [63:0] zext_ln229_fu_2599_p1;
wire   [63:0] zext_ln108_fu_2609_p1;
wire   [63:0] zext_ln109_fu_2619_p1;
wire   [63:0] zext_ln230_fu_2639_p1;
wire   [63:0] zext_ln231_fu_2649_p1;
wire   [63:0] zext_ln110_fu_2659_p1;
wire   [63:0] zext_ln111_fu_2669_p1;
wire   [63:0] zext_ln232_fu_2689_p1;
wire    ap_CS_fsm_state22;
wire   [63:0] zext_ln233_fu_2699_p1;
wire   [63:0] zext_ln306_1_fu_2765_p1;
wire   [0:0] icmp_ln301_fu_2741_p2;
wire   [63:0] zext_ln307_1_fu_2776_p1;
wire   [63:0] zext_ln306_fu_2794_p1;
wire   [63:0] zext_ln307_fu_2804_p1;
wire   [63:0] zext_ln308_1_fu_2814_p1;
wire   [63:0] zext_ln309_1_fu_2824_p1;
wire   [63:0] zext_ln308_fu_2838_p1;
wire   [63:0] zext_ln309_fu_2848_p1;
wire   [63:0] zext_ln310_1_fu_2858_p1;
wire   [63:0] zext_ln311_fu_2868_p1;
wire   [63:0] zext_ln310_fu_2878_p1;
wire   [63:0] zext_ln311_1_fu_2892_p1;
wire   [63:0] zext_ln312_1_fu_2902_p1;
wire   [63:0] zext_ln313_1_fu_2912_p1;
wire   [63:0] zext_ln312_fu_2925_p1;
wire    ap_CS_fsm_state32;
wire   [63:0] zext_ln313_fu_2936_p1;
wire   [63:0] zext_ln323_fu_2982_p1;
wire   [0:0] icmp_ln317_fu_2944_p2;
wire   [63:0] zext_ln324_fu_2993_p1;
wire   [63:0] zext_ln323_1_fu_3015_p1;
wire   [63:0] zext_ln324_1_fu_3026_p1;
wire   [63:0] zext_ln325_fu_3036_p1;
wire   [63:0] zext_ln326_fu_3046_p1;
wire   [63:0] zext_ln325_1_fu_3056_p1;
wire   [63:0] zext_ln326_1_fu_3066_p1;
wire   [63:0] zext_ln327_fu_3076_p1;
wire   [63:0] zext_ln328_fu_3086_p1;
wire   [63:0] zext_ln327_1_fu_3096_p1;
wire   [63:0] zext_ln328_1_fu_3106_p1;
wire   [63:0] zext_ln329_fu_3116_p1;
wire   [63:0] zext_ln330_fu_3126_p1;
wire   [63:0] zext_ln329_1_fu_3136_p1;
wire    ap_CS_fsm_state37;
wire   [63:0] zext_ln330_1_fu_3146_p1;
wire   [63:0] zext_ln340_1_fu_3178_p1;
wire   [0:0] icmp_ln334_fu_3154_p2;
wire   [63:0] zext_ln341_1_fu_3189_p1;
wire   [63:0] zext_ln340_fu_3207_p1;
wire   [63:0] zext_ln341_fu_3217_p1;
wire   [63:0] zext_ln342_1_fu_3227_p1;
wire   [63:0] zext_ln343_1_fu_3237_p1;
wire   [63:0] zext_ln342_fu_3251_p1;
wire   [63:0] zext_ln343_fu_3261_p1;
wire   [63:0] zext_ln344_1_fu_3271_p1;
wire   [63:0] zext_ln345_fu_3281_p1;
wire   [63:0] zext_ln344_fu_3291_p1;
wire   [63:0] zext_ln345_1_fu_3305_p1;
wire   [63:0] zext_ln346_1_fu_3315_p1;
wire   [63:0] zext_ln347_1_fu_3325_p1;
wire   [63:0] zext_ln346_fu_3338_p1;
wire    ap_CS_fsm_state42;
wire   [63:0] zext_ln347_fu_3349_p1;
wire   [63:0] zext_ln104_1_fu_3395_p1;
wire   [0:0] icmp_ln350_fu_3357_p2;
wire   [63:0] zext_ln105_1_fu_3406_p1;
wire   [63:0] zext_ln352_fu_3436_p1;
wire   [63:0] zext_ln353_fu_3447_p1;
wire   [63:0] zext_ln106_1_fu_3457_p1;
wire   [63:0] zext_ln107_1_fu_3467_p1;
wire   [63:0] zext_ln354_fu_3487_p1;
wire   [63:0] zext_ln355_fu_3497_p1;
wire   [63:0] zext_ln108_1_fu_3507_p1;
wire   [63:0] zext_ln109_1_fu_3517_p1;
wire   [63:0] zext_ln356_fu_3537_p1;
wire   [63:0] zext_ln357_fu_3547_p1;
wire   [63:0] zext_ln110_1_fu_3557_p1;
wire   [63:0] zext_ln111_1_fu_3567_p1;
wire   [63:0] zext_ln358_fu_3587_p1;
wire    ap_CS_fsm_state47;
wire   [63:0] zext_ln359_fu_3597_p1;
wire   [63:0] zext_ln380_fu_3669_p1;
wire   [0:0] icmp_ln376_fu_3639_p2;
wire   [63:0] zext_ln382_fu_3681_p1;
wire   [63:0] zext_ln384_fu_3697_p1;
wire   [63:0] zext_ln386_fu_3708_p1;
wire   [63:0] zext_ln381_fu_3719_p1;
wire   [63:0] zext_ln385_fu_3730_p1;
wire   [63:0] zext_ln379_fu_3736_p1;
wire   [63:0] zext_ln383_fu_3746_p1;
wire   [63:0] zext_ln376_fu_3874_p1;
wire    ap_CS_fsm_state66;
wire   [63:0] zext_ln405_fu_3891_p1;
wire   [63:0] zext_ln403_fu_3919_p1;
wire   [63:0] zext_ln402_fu_3973_p1;
wire   [63:0] zext_ln406_fu_3990_p1;
wire   [63:0] zext_ln407_fu_4014_p1;
wire    ap_CS_fsm_state74;
wire   [63:0] zext_ln404_fu_4033_p1;
wire   [63:0] zext_ln408_fu_4052_p1;
wire    ap_CS_fsm_state81;
reg   [6:0] tid_fu_176;
wire   [6:0] add_ln176_fu_1813_p2;
reg   [6:0] tid_1_fu_200;
wire   [6:0] add_ln191_fu_2016_p2;
reg   [6:0] tid_3_fu_204;
wire   [6:0] add_ln208_fu_2244_p2;
reg   [63:0] p_phi38_fu_208;
wire    ap_CS_fsm_state25;
reg   [63:0] p_phi37_fu_212;
reg   [63:0] p_phi36_fu_216;
wire    ap_CS_fsm_state24;
reg   [63:0] p_phi35_fu_220;
reg   [63:0] p_phi34_fu_224;
wire    ap_CS_fsm_state23;
reg   [63:0] p_phi33_fu_228;
reg   [63:0] p_phi32_fu_232;
reg   [63:0] p_phi31_fu_236;
reg   [6:0] tid_4_fu_240;
wire   [6:0] add_ln224_fu_2447_p2;
reg   [6:0] tid_6_fu_244;
wire   [6:0] add_ln301_fu_2747_p2;
reg   [6:0] tid_7_fu_248;
wire   [6:0] add_ln317_fu_2950_p2;
reg   [6:0] tid_8_fu_252;
wire   [6:0] add_ln334_fu_3160_p2;
reg   [63:0] p_phi24_fu_256;
wire    ap_CS_fsm_state50;
reg   [63:0] p_phi23_fu_260;
reg   [63:0] p_phi22_fu_264;
wire    ap_CS_fsm_state49;
reg   [63:0] p_phi21_fu_268;
reg   [63:0] p_phi20_fu_272;
wire    ap_CS_fsm_state48;
reg   [63:0] p_phi19_fu_276;
reg   [63:0] p_phi18_fu_280;
reg   [63:0] p_phi_fu_284;
reg   [6:0] tid_9_fu_288;
wire   [6:0] add_ln350_fu_3363_p2;
reg   [6:0] tid_10_fu_292;
wire   [6:0] add_ln376_fu_3645_p2;
wire   [63:0] bitcast_ln401_fu_3879_p1;
wire   [63:0] bitcast_ln405_fu_3897_p1;
wire   [63:0] bitcast_ln403_fu_3925_p1;
wire   [63:0] bitcast_ln402_fu_3979_p1;
wire   [63:0] bitcast_ln406_fu_3996_p1;
wire   [63:0] bitcast_ln407_fu_4020_p1;
wire   [63:0] bitcast_ln404_fu_4039_p1;
wire   [63:0] bitcast_ln408_fu_4058_p1;
wire   [63:0] bitcast_ln410_fu_3902_p1;
wire   [63:0] bitcast_ln414_fu_3907_p1;
wire   [63:0] bitcast_ln412_fu_3930_p1;
wire   [63:0] bitcast_ln411_fu_4001_p1;
wire   [63:0] bitcast_ln415_fu_4006_p1;
wire   [63:0] bitcast_ln416_fu_4025_p1;
wire   [63:0] bitcast_ln413_fu_4044_p1;
wire   [63:0] bitcast_ln417_fu_4063_p1;
reg   [63:0] grp_fu_1602_p0;
reg   [63:0] grp_fu_1602_p1;
wire    ap_CS_fsm_state59;
wire    ap_CS_fsm_state63;
wire    ap_CS_fsm_state70;
wire    ap_CS_fsm_state77;
reg   [63:0] grp_fu_1607_p0;
reg   [63:0] grp_fu_1607_p1;
reg   [63:0] grp_fu_1612_p0;
reg   [63:0] grp_fu_1612_p1;
reg   [63:0] grp_fu_1617_p0;
reg   [63:0] grp_fu_1617_p1;
reg   [63:0] grp_fu_1622_p0;
reg   [63:0] grp_fu_1622_p1;
reg   [63:0] grp_fu_1627_p0;
reg   [63:0] grp_fu_1627_p1;
reg   [63:0] grp_fu_1632_p0;
reg   [63:0] grp_fu_1632_p1;
reg   [63:0] grp_fu_1637_p0;
reg   [63:0] grp_fu_1637_p1;
reg   [63:0] grp_fu_1650_p0;
reg   [63:0] grp_fu_1650_p1;
reg   [63:0] grp_fu_1655_p0;
reg   [63:0] grp_fu_1655_p1;
reg   [63:0] grp_fu_1662_p0;
reg   [63:0] grp_fu_1662_p1;
reg   [63:0] grp_fu_1667_p0;
reg   [63:0] grp_fu_1667_p1;
wire   [8:0] or_ln182_fu_1836_p2;
wire   [8:0] add_ln182_fu_1864_p2;
wire   [8:0] or_ln183_fu_1875_p2;
wire   [8:0] or_ln184_fu_1885_p2;
wire   [7:0] add_ln183_fu_1898_p2;
wire   [8:0] add_ln184_fu_1909_p2;
wire   [8:0] or_ln185_fu_1919_p2;
wire   [8:0] or_ln186_fu_1929_p2;
wire   [7:0] add_ln185_fu_1939_p2;
wire   [7:0] add_ln186_fu_1949_p2;
wire  signed [8:0] sext_ln186_fu_1954_p1;
wire   [8:0] or_ln187_fu_1963_p2;
wire   [8:0] or_ln188_fu_1973_p2;
wire   [8:0] add_ln187_fu_1986_p2;
wire   [9:0] zext_ln174_fu_1983_p1;
wire   [9:0] add_ln188_fu_1996_p2;
wire   [2:0] hi_fu_2026_p4;
wire   [2:0] trunc_ln193_fu_2022_p1;
wire   [8:0] or_ln_fu_2040_p5;
wire   [9:0] zext_ln195_fu_2052_p1;
wire   [9:0] zext_ln115_fu_2036_p1;
wire   [9:0] add_ln198_fu_2071_p2;
wire   [8:0] or_ln198_fu_2104_p2;
wire   [9:0] add_ln199_fu_2115_p2;
wire   [9:0] add_ln200_fu_2125_p2;
wire   [8:0] or_ln199_fu_2135_p2;
wire   [8:0] or_ln200_fu_2145_p2;
wire   [9:0] add_ln201_fu_2155_p2;
wire   [9:0] add_ln202_fu_2165_p2;
wire   [8:0] or_ln201_fu_2175_p2;
wire   [8:0] or_ln202_fu_2185_p2;
wire   [9:0] add_ln203_fu_2195_p2;
wire   [9:0] add_ln204_fu_2205_p2;
wire   [8:0] or_ln203_fu_2215_p2;
wire   [8:0] or_ln204_fu_2225_p2;
wire   [8:0] or_ln215_fu_2267_p2;
wire   [8:0] add_ln215_fu_2295_p2;
wire   [8:0] or_ln216_fu_2306_p2;
wire   [8:0] or_ln217_fu_2316_p2;
wire   [7:0] add_ln216_fu_2329_p2;
wire   [8:0] add_ln217_fu_2340_p2;
wire   [8:0] or_ln218_fu_2350_p2;
wire   [8:0] or_ln219_fu_2360_p2;
wire   [7:0] add_ln218_fu_2370_p2;
wire   [7:0] add_ln219_fu_2380_p2;
wire  signed [8:0] sext_ln219_fu_2385_p1;
wire   [8:0] or_ln220_fu_2394_p2;
wire   [8:0] or_ln221_fu_2404_p2;
wire   [8:0] add_ln220_fu_2417_p2;
wire   [9:0] zext_ln174_3_fu_2414_p1;
wire   [9:0] add_ln221_fu_2427_p2;
wire   [2:0] hi_1_fu_2461_p4;
wire   [2:0] trunc_ln235_fu_2457_p1;
wire   [8:0] or_ln1_fu_2475_p5;
wire   [9:0] zext_ln238_fu_2487_p1;
wire   [9:0] zext_ln115_1_fu_2471_p1;
wire   [9:0] add_ln105_fu_2502_p2;
wire   [8:0] or_ln227_fu_2543_p2;
wire   [9:0] add_ln106_fu_2554_p2;
wire   [9:0] add_ln107_fu_2564_p2;
wire   [8:0] or_ln228_fu_2584_p2;
wire   [8:0] or_ln229_fu_2594_p2;
wire   [9:0] add_ln108_fu_2604_p2;
wire   [9:0] add_ln109_fu_2614_p2;
wire   [8:0] or_ln230_fu_2634_p2;
wire   [8:0] or_ln231_fu_2644_p2;
wire   [9:0] add_ln110_fu_2654_p2;
wire   [9:0] add_ln111_fu_2664_p2;
wire   [8:0] or_ln232_fu_2684_p2;
wire   [8:0] or_ln233_fu_2694_p2;
wire   [8:0] or_ln307_fu_2770_p2;
wire   [8:0] add_ln307_fu_2798_p2;
wire   [8:0] or_ln308_fu_2809_p2;
wire   [8:0] or_ln309_fu_2819_p2;
wire   [7:0] add_ln308_fu_2832_p2;
wire   [8:0] add_ln309_fu_2843_p2;
wire   [8:0] or_ln310_fu_2853_p2;
wire   [8:0] or_ln311_fu_2863_p2;
wire   [7:0] add_ln310_fu_2873_p2;
wire   [7:0] add_ln311_fu_2883_p2;
wire  signed [8:0] sext_ln311_fu_2888_p1;
wire   [8:0] or_ln312_fu_2897_p2;
wire   [8:0] or_ln313_fu_2907_p2;
wire   [8:0] add_ln312_fu_2920_p2;
wire   [9:0] zext_ln174_6_fu_2917_p1;
wire   [9:0] add_ln313_fu_2930_p2;
wire   [2:0] tmp_18_fu_2956_p4;
wire   [8:0] offset_4_fu_2970_p3;
wire   [9:0] add_ln324_fu_2987_p2;
wire   [8:0] or_ln324_fu_3020_p2;
wire   [9:0] add_ln325_fu_3031_p2;
wire   [9:0] add_ln326_fu_3041_p2;
wire   [8:0] or_ln325_fu_3051_p2;
wire   [8:0] or_ln326_fu_3061_p2;
wire   [9:0] add_ln327_fu_3071_p2;
wire   [9:0] add_ln328_fu_3081_p2;
wire   [8:0] or_ln327_fu_3091_p2;
wire   [8:0] or_ln328_fu_3101_p2;
wire   [9:0] add_ln329_fu_3111_p2;
wire   [9:0] add_ln330_fu_3121_p2;
wire   [8:0] or_ln329_fu_3131_p2;
wire   [8:0] or_ln330_fu_3141_p2;
wire   [8:0] or_ln341_fu_3183_p2;
wire   [8:0] add_ln341_fu_3211_p2;
wire   [8:0] or_ln342_fu_3222_p2;
wire   [8:0] or_ln343_fu_3232_p2;
wire   [7:0] add_ln342_fu_3245_p2;
wire   [8:0] add_ln343_fu_3256_p2;
wire   [8:0] or_ln344_fu_3266_p2;
wire   [8:0] or_ln345_fu_3276_p2;
wire   [7:0] add_ln344_fu_3286_p2;
wire   [7:0] add_ln345_fu_3296_p2;
wire  signed [8:0] sext_ln345_fu_3301_p1;
wire   [8:0] or_ln346_fu_3310_p2;
wire   [8:0] or_ln347_fu_3320_p2;
wire   [8:0] add_ln346_fu_3333_p2;
wire   [9:0] zext_ln174_9_fu_3330_p1;
wire   [9:0] add_ln347_fu_3343_p2;
wire   [2:0] tmp_s_fu_3373_p4;
wire   [8:0] tmp_2_fu_3383_p3;
wire   [9:0] add_ln105_1_fu_3400_p2;
wire   [8:0] or_ln353_fu_3441_p2;
wire   [9:0] add_ln106_1_fu_3452_p2;
wire   [9:0] add_ln107_1_fu_3462_p2;
wire   [8:0] or_ln354_fu_3482_p2;
wire   [8:0] or_ln355_fu_3492_p2;
wire   [9:0] add_ln108_1_fu_3502_p2;
wire   [9:0] add_ln109_1_fu_3512_p2;
wire   [8:0] or_ln356_fu_3532_p2;
wire   [8:0] or_ln357_fu_3542_p2;
wire   [9:0] add_ln110_1_fu_3552_p2;
wire   [9:0] add_ln111_1_fu_3562_p2;
wire   [8:0] or_ln358_fu_3582_p2;
wire   [8:0] or_ln359_fu_3592_p2;
wire   [5:0] trunc_ln379_fu_3651_p1;
wire   [8:0] or_ln380_fu_3663_p2;
wire   [8:0] or_ln382_fu_3675_p2;
wire   [8:0] or_ln384_fu_3692_p2;
wire   [8:0] or_ln386_fu_3703_p2;
wire   [8:0] or_ln381_fu_3714_p2;
wire   [8:0] or_ln385_fu_3725_p2;
wire   [8:0] or_ln383_fu_3741_p2;
wire   [63:0] bitcast_ln398_fu_3752_p1;
wire   [63:0] xor_ln398_fu_3756_p2;
wire   [63:0] bitcast_ln398_2_fu_3767_p1;
wire   [63:0] xor_ln398_1_fu_3771_p2;
wire   [63:0] bitcast_ln398_8_fu_3782_p1;
wire   [63:0] xor_ln398_4_fu_3786_p2;
wire   [63:0] bitcast_ln398_10_fu_3798_p1;
wire   [63:0] xor_ln398_5_fu_3802_p2;
wire   [63:0] bitcast_ln398_4_fu_3814_p1;
wire   [63:0] xor_ln398_2_fu_3818_p2;
wire   [63:0] bitcast_ln398_6_fu_3829_p1;
wire   [63:0] xor_ln398_3_fu_3833_p2;
wire   [63:0] bitcast_ln398_12_fu_3844_p1;
wire   [63:0] xor_ln398_6_fu_3848_p2;
wire   [63:0] bitcast_ln398_14_fu_3859_p1;
wire   [63:0] xor_ln398_7_fu_3863_p2;
wire   [8:0] zext_ln405_cast_fu_3884_p3;
wire   [63:0] bitcast_ln398_16_fu_3938_p1;
wire   [63:0] xor_ln398_8_fu_3942_p2;
wire   [63:0] bitcast_ln398_18_fu_3953_p1;
wire   [63:0] xor_ln398_9_fu_3957_p2;
wire   [8:0] zext_ln376_1_fu_3935_p1;
wire   [8:0] add_ln406_fu_3984_p2;
wire  signed [8:0] sext_ln407_fu_4011_p1;
wire  signed [7:0] sext_ln404_fu_4030_p1;
wire  signed [8:0] sext_ln408_fu_4049_p1;
reg   [1:0] grp_fu_1602_opcode;
reg    grp_fu_1602_ce;
reg   [1:0] grp_fu_1607_opcode;
reg    grp_fu_1607_ce;
reg   [1:0] grp_fu_1612_opcode;
reg    grp_fu_1612_ce;
reg   [1:0] grp_fu_1617_opcode;
reg    grp_fu_1617_ce;
reg   [1:0] grp_fu_1622_opcode;
reg    grp_fu_1622_ce;
reg   [1:0] grp_fu_1627_opcode;
reg    grp_fu_1627_ce;
reg    grp_fu_1650_ce;
reg    grp_fu_1655_ce;
reg    grp_fu_1662_ce;
reg    grp_fu_1667_ce;
reg   [80:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
reg    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
wire    ap_ST_fsm_state34_blk;
wire    ap_ST_fsm_state35_blk;
wire    ap_ST_fsm_state36_blk;
wire    ap_ST_fsm_state37_blk;
wire    ap_ST_fsm_state38_blk;
wire    ap_ST_fsm_state39_blk;
wire    ap_ST_fsm_state40_blk;
wire    ap_ST_fsm_state41_blk;
wire    ap_ST_fsm_state42_blk;
wire    ap_ST_fsm_state43_blk;
wire    ap_ST_fsm_state44_blk;
wire    ap_ST_fsm_state45_blk;
wire    ap_ST_fsm_state46_blk;
wire    ap_ST_fsm_state47_blk;
wire    ap_ST_fsm_state48_blk;
wire    ap_ST_fsm_state49_blk;
wire    ap_ST_fsm_state50_blk;
wire    ap_ST_fsm_state51_blk;
wire    ap_ST_fsm_state52_blk;
wire    ap_ST_fsm_state53_blk;
wire    ap_ST_fsm_state54_blk;
wire    ap_ST_fsm_state55_blk;
wire    ap_ST_fsm_state56_blk;
wire    ap_ST_fsm_state57_blk;
wire    ap_ST_fsm_state58_blk;
wire    ap_ST_fsm_state59_blk;
wire    ap_ST_fsm_state60_blk;
wire    ap_ST_fsm_state61_blk;
wire    ap_ST_fsm_state62_blk;
wire    ap_ST_fsm_state63_blk;
wire    ap_ST_fsm_state64_blk;
wire    ap_ST_fsm_state65_blk;
wire    ap_ST_fsm_state66_blk;
wire    ap_ST_fsm_state67_blk;
wire    ap_ST_fsm_state68_blk;
wire    ap_ST_fsm_state69_blk;
wire    ap_ST_fsm_state70_blk;
wire    ap_ST_fsm_state71_blk;
wire    ap_ST_fsm_state72_blk;
wire    ap_ST_fsm_state73_blk;
wire    ap_ST_fsm_state74_blk;
wire    ap_ST_fsm_state75_blk;
wire    ap_ST_fsm_state76_blk;
wire    ap_ST_fsm_state77_blk;
wire    ap_ST_fsm_state78_blk;
wire    ap_ST_fsm_state79_blk;
wire    ap_ST_fsm_state80_blk;
wire    ap_ST_fsm_state81_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 81'd1;
#0 grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_ap_start_reg = 1'b0;
#0 grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_ap_start_reg = 1'b0;
#0 tid_fu_176 = 7'd0;
#0 tid_1_fu_200 = 7'd0;
#0 tid_3_fu_204 = 7'd0;
#0 p_phi38_fu_208 = 64'd0;
#0 p_phi37_fu_212 = 64'd0;
#0 p_phi36_fu_216 = 64'd0;
#0 p_phi35_fu_220 = 64'd0;
#0 p_phi34_fu_224 = 64'd0;
#0 p_phi33_fu_228 = 64'd0;
#0 p_phi32_fu_232 = 64'd0;
#0 p_phi31_fu_236 = 64'd0;
#0 tid_4_fu_240 = 7'd0;
#0 tid_6_fu_244 = 7'd0;
#0 tid_7_fu_248 = 7'd0;
#0 tid_8_fu_252 = 7'd0;
#0 p_phi24_fu_256 = 64'd0;
#0 p_phi23_fu_260 = 64'd0;
#0 p_phi22_fu_264 = 64'd0;
#0 p_phi21_fu_268 = 64'd0;
#0 p_phi20_fu_272 = 64'd0;
#0 p_phi19_fu_276 = 64'd0;
#0 p_phi18_fu_280 = 64'd0;
#0 p_phi_fu_284 = 64'd0;
#0 tid_9_fu_288 = 7'd0;
#0 tid_10_fu_292 = 7'd0;
end

fft1D_512_twiddles8_reversed8_ROM_AUTO_1R #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
twiddles8_reversed8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(twiddles8_reversed8_address0),
    .ce0(twiddles8_reversed8_ce0),
    .q0(twiddles8_reversed8_q0)
);

fft1D_512_DATA_x_RAM_AUTO_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
DATA_x_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DATA_x_address0),
    .ce0(DATA_x_ce0),
    .we0(DATA_x_we0),
    .d0(DATA_x_d0),
    .q0(DATA_x_q0),
    .address1(DATA_x_address1),
    .ce1(DATA_x_ce1),
    .we1(DATA_x_we1),
    .d1(DATA_x_d1),
    .q1(DATA_x_q1)
);

fft1D_512_DATA_x_RAM_AUTO_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
DATA_y_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DATA_y_address0),
    .ce0(DATA_y_ce0),
    .we0(DATA_y_we0),
    .d0(DATA_y_d0),
    .q0(DATA_y_q0),
    .address1(DATA_y_address1),
    .ce1(DATA_y_ce1),
    .we1(DATA_y_we1),
    .d1(DATA_y_d1),
    .q1(DATA_y_q1)
);

fft1D_512_data_x_RAM_AUTO_1R1W_x #(
    .DataWidth( 64 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
data_x_U_x(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(data_x_address0),
    .ce0(data_x_ce0),
    .we0(data_x_we0),
    .d0(data_x_d0),
    .q0(data_x_q0),
    .address1(data_x_address1),
    .ce1(data_x_ce1),
    .we1(data_x_we1),
    .d1(data_x_d1),
    .q1(data_x_q1)
);

fft1D_512_data_x_RAM_AUTO_1R1W_x #(
    .DataWidth( 64 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
data_y_U_x(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(data_y_address0),
    .ce0(data_y_ce0),
    .we0(data_y_we0),
    .d0(data_y_d0),
    .q0(data_y_q0),
    .address1(data_y_address1),
    .ce1(data_y_ce1),
    .we1(data_y_we1),
    .d1(data_y_d1),
    .q1(data_y_q1)
);

fft1D_512_smem_RAM_AUTO_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 576 ),
    .AddressWidth( 10 ))
smem_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(smem_address0),
    .ce0(smem_ce0),
    .we0(smem_we0),
    .d0(smem_d0),
    .q0(smem_q0),
    .address1(smem_address1),
    .ce1(smem_ce1),
    .we1(smem_we1),
    .d1(smem_d1),
    .q1(smem_q1)
);

fft1D_512_fft1D_512_Pipeline_loop1_twiddles grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_ap_start),
    .ap_done(grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_ap_done),
    .ap_idle(grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_ap_idle),
    .ap_ready(grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_ap_ready),
    .data_x_address0(grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_data_x_address0),
    .data_x_ce0(grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_data_x_ce0),
    .data_x_we0(grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_data_x_we0),
    .data_x_d0(grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_data_x_d0),
    .data_x_q0(data_x_q0),
    .data_x_address1(grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_data_x_address1),
    .data_x_ce1(grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_data_x_ce1),
    .data_x_we1(grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_data_x_we1),
    .data_x_d1(grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_data_x_d1),
    .data_x_q1(data_x_q1),
    .data_y_address0(grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_data_y_address0),
    .data_y_ce0(grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_data_y_ce0),
    .data_y_we0(grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_data_y_we0),
    .data_y_d0(grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_data_y_d0),
    .data_y_q0(data_y_q0),
    .data_y_address1(grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_data_y_address1),
    .data_y_ce1(grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_data_y_ce1),
    .data_y_we1(grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_data_y_we1),
    .data_y_d1(grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_data_y_d1),
    .data_y_q1(data_y_q1),
    .DATA_x_r_address0(grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_DATA_x_r_address0),
    .DATA_x_r_ce0(grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_DATA_x_r_ce0),
    .DATA_x_r_we0(grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_DATA_x_r_we0),
    .DATA_x_r_d0(grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_DATA_x_r_d0),
    .DATA_x_r_address1(grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_DATA_x_r_address1),
    .DATA_x_r_ce1(grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_DATA_x_r_ce1),
    .DATA_x_r_we1(grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_DATA_x_r_we1),
    .DATA_x_r_d1(grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_DATA_x_r_d1),
    .DATA_y_r_address0(grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_DATA_y_r_address0),
    .DATA_y_r_ce0(grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_DATA_y_r_ce0),
    .DATA_y_r_we0(grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_DATA_y_r_we0),
    .DATA_y_r_d0(grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_DATA_y_r_d0),
    .DATA_y_r_address1(grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_DATA_y_r_address1),
    .DATA_y_r_ce1(grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_DATA_y_r_ce1),
    .DATA_y_r_we1(grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_DATA_y_r_we1),
    .DATA_y_r_d1(grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_DATA_y_r_d1),
    .work_x_address0(grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_work_x_address0),
    .work_x_ce0(grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_work_x_ce0),
    .work_x_q0(work_x_q0),
    .work_x_address1(grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_work_x_address1),
    .work_x_ce1(grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_work_x_ce1),
    .work_x_q1(work_x_q1),
    .work_y_address0(grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_work_y_address0),
    .work_y_ce0(grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_work_y_ce0),
    .work_y_q0(work_y_q0),
    .work_y_address1(grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_work_y_address1),
    .work_y_ce1(grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_work_y_ce1),
    .work_y_q1(work_y_q1),
    .twiddles8_reversed8_address0(grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_twiddles8_reversed8_address0),
    .twiddles8_reversed8_ce0(grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_twiddles8_reversed8_ce0),
    .twiddles8_reversed8_q0(twiddles8_reversed8_q0),
    .grp_fu_1602_p_din0(grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_grp_fu_1602_p_din0),
    .grp_fu_1602_p_din1(grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_grp_fu_1602_p_din1),
    .grp_fu_1602_p_opcode(grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_grp_fu_1602_p_opcode),
    .grp_fu_1602_p_dout0(grp_fu_1602_p2),
    .grp_fu_1602_p_ce(grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_grp_fu_1602_p_ce),
    .grp_fu_1607_p_din0(grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_grp_fu_1607_p_din0),
    .grp_fu_1607_p_din1(grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_grp_fu_1607_p_din1),
    .grp_fu_1607_p_opcode(grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_grp_fu_1607_p_opcode),
    .grp_fu_1607_p_dout0(grp_fu_1607_p2),
    .grp_fu_1607_p_ce(grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_grp_fu_1607_p_ce),
    .grp_fu_1612_p_din0(grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_grp_fu_1612_p_din0),
    .grp_fu_1612_p_din1(grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_grp_fu_1612_p_din1),
    .grp_fu_1612_p_opcode(grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_grp_fu_1612_p_opcode),
    .grp_fu_1612_p_dout0(grp_fu_1612_p2),
    .grp_fu_1612_p_ce(grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_grp_fu_1612_p_ce),
    .grp_fu_1617_p_din0(grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_grp_fu_1617_p_din0),
    .grp_fu_1617_p_din1(grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_grp_fu_1617_p_din1),
    .grp_fu_1617_p_opcode(grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_grp_fu_1617_p_opcode),
    .grp_fu_1617_p_dout0(grp_fu_1617_p2),
    .grp_fu_1617_p_ce(grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_grp_fu_1617_p_ce),
    .grp_fu_1622_p_din0(grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_grp_fu_1622_p_din0),
    .grp_fu_1622_p_din1(grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_grp_fu_1622_p_din1),
    .grp_fu_1622_p_opcode(grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_grp_fu_1622_p_opcode),
    .grp_fu_1622_p_dout0(grp_fu_1622_p2),
    .grp_fu_1622_p_ce(grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_grp_fu_1622_p_ce),
    .grp_fu_1627_p_din0(grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_grp_fu_1627_p_din0),
    .grp_fu_1627_p_din1(grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_grp_fu_1627_p_din1),
    .grp_fu_1627_p_opcode(grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_grp_fu_1627_p_opcode),
    .grp_fu_1627_p_dout0(grp_fu_1627_p2),
    .grp_fu_1627_p_ce(grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_grp_fu_1627_p_ce),
    .grp_fu_1650_p_din0(grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_grp_fu_1650_p_din0),
    .grp_fu_1650_p_din1(grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_grp_fu_1650_p_din1),
    .grp_fu_1650_p_dout0(grp_fu_1650_p2),
    .grp_fu_1650_p_ce(grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_grp_fu_1650_p_ce),
    .grp_fu_1655_p_din0(grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_grp_fu_1655_p_din0),
    .grp_fu_1655_p_din1(grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_grp_fu_1655_p_din1),
    .grp_fu_1655_p_dout0(grp_fu_1655_p2),
    .grp_fu_1655_p_ce(grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_grp_fu_1655_p_ce),
    .grp_fu_1662_p_din0(grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_grp_fu_1662_p_din0),
    .grp_fu_1662_p_din1(grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_grp_fu_1662_p_din1),
    .grp_fu_1662_p_dout0(grp_fu_1662_p2),
    .grp_fu_1662_p_ce(grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_grp_fu_1662_p_ce),
    .grp_fu_1667_p_din0(grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_grp_fu_1667_p_din0),
    .grp_fu_1667_p_din1(grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_grp_fu_1667_p_din1),
    .grp_fu_1667_p_dout0(grp_fu_1667_p2),
    .grp_fu_1667_p_ce(grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_grp_fu_1667_p_ce),
    .grp_sin_or_cos_double_s_fu_5138_p_din1(grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_grp_sin_or_cos_double_s_fu_5138_p_din1),
    .grp_sin_or_cos_double_s_fu_5138_p_din2(grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_grp_sin_or_cos_double_s_fu_5138_p_din2),
    .grp_sin_or_cos_double_s_fu_5138_p_dout0(grp_sin_or_cos_double_s_fu_5138_ap_return),
    .grp_sin_or_cos_double_s_fu_5138_p_ce(grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_grp_sin_or_cos_double_s_fu_5138_p_ce),
    .grp_sin_or_cos_double_s_fu_5138_p_start(grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_grp_sin_or_cos_double_s_fu_5138_p_start),
    .grp_sin_or_cos_double_s_fu_5138_p_ready(grp_sin_or_cos_double_s_fu_5138_ap_ready),
    .grp_sin_or_cos_double_s_fu_5138_p_done(grp_sin_or_cos_double_s_fu_5138_ap_done),
    .grp_sin_or_cos_double_s_fu_5138_p_idle(grp_sin_or_cos_double_s_fu_5138_ap_idle)
);

fft1D_512_fft1D_512_Pipeline_loop6_twiddles grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_ap_start),
    .ap_done(grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_ap_done),
    .ap_idle(grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_ap_idle),
    .ap_ready(grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_ap_ready),
    .data_x_address0(grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_data_x_address0),
    .data_x_ce0(grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_data_x_ce0),
    .data_x_we0(grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_data_x_we0),
    .data_x_d0(grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_data_x_d0),
    .data_x_q0(data_x_q0),
    .data_x_address1(grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_data_x_address1),
    .data_x_ce1(grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_data_x_ce1),
    .data_x_we1(grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_data_x_we1),
    .data_x_d1(grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_data_x_d1),
    .data_x_q1(data_x_q1),
    .data_y_address0(grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_data_y_address0),
    .data_y_ce0(grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_data_y_ce0),
    .data_y_we0(grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_data_y_we0),
    .data_y_d0(grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_data_y_d0),
    .data_y_q0(data_y_q0),
    .data_y_address1(grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_data_y_address1),
    .data_y_ce1(grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_data_y_ce1),
    .data_y_we1(grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_data_y_we1),
    .data_y_d1(grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_data_y_d1),
    .data_y_q1(data_y_q1),
    .DATA_x_r_address0(grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_DATA_x_r_address0),
    .DATA_x_r_ce0(grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_DATA_x_r_ce0),
    .DATA_x_r_we0(grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_DATA_x_r_we0),
    .DATA_x_r_d0(grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_DATA_x_r_d0),
    .DATA_x_r_q0(DATA_x_q0),
    .DATA_x_r_address1(grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_DATA_x_r_address1),
    .DATA_x_r_ce1(grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_DATA_x_r_ce1),
    .DATA_x_r_we1(grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_DATA_x_r_we1),
    .DATA_x_r_d1(grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_DATA_x_r_d1),
    .DATA_x_r_q1(DATA_x_q1),
    .DATA_y_r_address0(grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_DATA_y_r_address0),
    .DATA_y_r_ce0(grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_DATA_y_r_ce0),
    .DATA_y_r_we0(grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_DATA_y_r_we0),
    .DATA_y_r_d0(grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_DATA_y_r_d0),
    .DATA_y_r_q0(DATA_y_q0),
    .DATA_y_r_address1(grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_DATA_y_r_address1),
    .DATA_y_r_ce1(grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_DATA_y_r_ce1),
    .DATA_y_r_we1(grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_DATA_y_r_we1),
    .DATA_y_r_d1(grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_DATA_y_r_d1),
    .DATA_y_r_q1(DATA_y_q1),
    .twiddles8_reversed8_address0(grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_twiddles8_reversed8_address0),
    .twiddles8_reversed8_ce0(grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_twiddles8_reversed8_ce0),
    .twiddles8_reversed8_q0(twiddles8_reversed8_q0),
    .grp_fu_1602_p_din0(grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_grp_fu_1602_p_din0),
    .grp_fu_1602_p_din1(grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_grp_fu_1602_p_din1),
    .grp_fu_1602_p_opcode(grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_grp_fu_1602_p_opcode),
    .grp_fu_1602_p_dout0(grp_fu_1602_p2),
    .grp_fu_1602_p_ce(grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_grp_fu_1602_p_ce),
    .grp_fu_1607_p_din0(grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_grp_fu_1607_p_din0),
    .grp_fu_1607_p_din1(grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_grp_fu_1607_p_din1),
    .grp_fu_1607_p_opcode(grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_grp_fu_1607_p_opcode),
    .grp_fu_1607_p_dout0(grp_fu_1607_p2),
    .grp_fu_1607_p_ce(grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_grp_fu_1607_p_ce),
    .grp_fu_1612_p_din0(grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_grp_fu_1612_p_din0),
    .grp_fu_1612_p_din1(grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_grp_fu_1612_p_din1),
    .grp_fu_1612_p_opcode(grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_grp_fu_1612_p_opcode),
    .grp_fu_1612_p_dout0(grp_fu_1612_p2),
    .grp_fu_1612_p_ce(grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_grp_fu_1612_p_ce),
    .grp_fu_1617_p_din0(grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_grp_fu_1617_p_din0),
    .grp_fu_1617_p_din1(grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_grp_fu_1617_p_din1),
    .grp_fu_1617_p_opcode(grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_grp_fu_1617_p_opcode),
    .grp_fu_1617_p_dout0(grp_fu_1617_p2),
    .grp_fu_1617_p_ce(grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_grp_fu_1617_p_ce),
    .grp_fu_1622_p_din0(grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_grp_fu_1622_p_din0),
    .grp_fu_1622_p_din1(grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_grp_fu_1622_p_din1),
    .grp_fu_1622_p_opcode(grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_grp_fu_1622_p_opcode),
    .grp_fu_1622_p_dout0(grp_fu_1622_p2),
    .grp_fu_1622_p_ce(grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_grp_fu_1622_p_ce),
    .grp_fu_1627_p_din0(grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_grp_fu_1627_p_din0),
    .grp_fu_1627_p_din1(grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_grp_fu_1627_p_din1),
    .grp_fu_1627_p_opcode(grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_grp_fu_1627_p_opcode),
    .grp_fu_1627_p_dout0(grp_fu_1627_p2),
    .grp_fu_1627_p_ce(grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_grp_fu_1627_p_ce),
    .grp_fu_1650_p_din0(grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_grp_fu_1650_p_din0),
    .grp_fu_1650_p_din1(grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_grp_fu_1650_p_din1),
    .grp_fu_1650_p_dout0(grp_fu_1650_p2),
    .grp_fu_1650_p_ce(grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_grp_fu_1650_p_ce),
    .grp_fu_1655_p_din0(grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_grp_fu_1655_p_din0),
    .grp_fu_1655_p_din1(grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_grp_fu_1655_p_din1),
    .grp_fu_1655_p_dout0(grp_fu_1655_p2),
    .grp_fu_1655_p_ce(grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_grp_fu_1655_p_ce),
    .grp_fu_1662_p_din0(grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_grp_fu_1662_p_din0),
    .grp_fu_1662_p_din1(grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_grp_fu_1662_p_din1),
    .grp_fu_1662_p_dout0(grp_fu_1662_p2),
    .grp_fu_1662_p_ce(grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_grp_fu_1662_p_ce),
    .grp_fu_1667_p_din0(grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_grp_fu_1667_p_din0),
    .grp_fu_1667_p_din1(grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_grp_fu_1667_p_din1),
    .grp_fu_1667_p_dout0(grp_fu_1667_p2),
    .grp_fu_1667_p_ce(grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_grp_fu_1667_p_ce),
    .grp_sin_or_cos_double_s_fu_5138_p_din1(grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_grp_sin_or_cos_double_s_fu_5138_p_din1),
    .grp_sin_or_cos_double_s_fu_5138_p_din2(grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_grp_sin_or_cos_double_s_fu_5138_p_din2),
    .grp_sin_or_cos_double_s_fu_5138_p_dout0(grp_sin_or_cos_double_s_fu_5138_ap_return),
    .grp_sin_or_cos_double_s_fu_5138_p_ce(grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_grp_sin_or_cos_double_s_fu_5138_p_ce),
    .grp_sin_or_cos_double_s_fu_5138_p_start(grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_grp_sin_or_cos_double_s_fu_5138_p_start),
    .grp_sin_or_cos_double_s_fu_5138_p_ready(grp_sin_or_cos_double_s_fu_5138_ap_ready),
    .grp_sin_or_cos_double_s_fu_5138_p_done(grp_sin_or_cos_double_s_fu_5138_ap_done),
    .grp_sin_or_cos_double_s_fu_5138_p_idle(grp_sin_or_cos_double_s_fu_5138_ap_idle)
);

fft1D_512_sin_or_cos_double_s grp_sin_or_cos_double_s_fu_5138(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_or_cos_double_s_fu_5138_ap_start),
    .ap_done(grp_sin_or_cos_double_s_fu_5138_ap_done),
    .ap_idle(grp_sin_or_cos_double_s_fu_5138_ap_idle),
    .ap_ready(grp_sin_or_cos_double_s_fu_5138_ap_ready),
    .ap_ce(grp_sin_or_cos_double_s_fu_5138_ap_ce),
    .t_in(grp_sin_or_cos_double_s_fu_5138_t_in),
    .do_cos(grp_sin_or_cos_double_s_fu_5138_do_cos),
    .ap_return(grp_sin_or_cos_double_s_fu_5138_ap_return)
);

fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadddsub_64ns_64ns_64_4_full_dsp_1_U66(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1602_p0),
    .din1(grp_fu_1602_p1),
    .opcode(grp_fu_1602_opcode),
    .ce(grp_fu_1602_ce),
    .dout(grp_fu_1602_p2)
);

fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadddsub_64ns_64ns_64_4_full_dsp_1_U67(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1607_p0),
    .din1(grp_fu_1607_p1),
    .opcode(grp_fu_1607_opcode),
    .ce(grp_fu_1607_ce),
    .dout(grp_fu_1607_p2)
);

fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadddsub_64ns_64ns_64_4_full_dsp_1_U68(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1612_p0),
    .din1(grp_fu_1612_p1),
    .opcode(grp_fu_1612_opcode),
    .ce(grp_fu_1612_ce),
    .dout(grp_fu_1612_p2)
);

fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadddsub_64ns_64ns_64_4_full_dsp_1_U69(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1617_p0),
    .din1(grp_fu_1617_p1),
    .opcode(grp_fu_1617_opcode),
    .ce(grp_fu_1617_ce),
    .dout(grp_fu_1617_p2)
);

fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadddsub_64ns_64ns_64_4_full_dsp_1_U70(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1622_p0),
    .din1(grp_fu_1622_p1),
    .opcode(grp_fu_1622_opcode),
    .ce(grp_fu_1622_ce),
    .dout(grp_fu_1622_p2)
);

fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadddsub_64ns_64ns_64_4_full_dsp_1_U71(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1627_p0),
    .din1(grp_fu_1627_p1),
    .opcode(grp_fu_1627_opcode),
    .ce(grp_fu_1627_ce),
    .dout(grp_fu_1627_p2)
);

fft1D_512_dsub_64ns_64ns_64_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dsub_64ns_64ns_64_4_full_dsp_1_U72(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1632_p0),
    .din1(grp_fu_1632_p1),
    .ce(1'b1),
    .dout(grp_fu_1632_p2)
);

fft1D_512_dsub_64ns_64ns_64_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dsub_64ns_64ns_64_4_full_dsp_1_U73(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1637_p0),
    .din1(grp_fu_1637_p1),
    .ce(1'b1),
    .dout(grp_fu_1637_p2)
);

fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_4_max_dsp_1_U74(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1650_p0),
    .din1(grp_fu_1650_p1),
    .ce(grp_fu_1650_ce),
    .dout(grp_fu_1650_p2)
);

fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_4_max_dsp_1_U75(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1655_p0),
    .din1(grp_fu_1655_p1),
    .ce(grp_fu_1655_ce),
    .dout(grp_fu_1655_p2)
);

fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_4_max_dsp_1_U76(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1662_p0),
    .din1(grp_fu_1662_p1),
    .ce(grp_fu_1662_ce),
    .dout(grp_fu_1662_p2)
);

fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_4_max_dsp_1_U77(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1667_p0),
    .din1(grp_fu_1667_p1),
    .ce(grp_fu_1667_ce),
    .dout(grp_fu_1667_p2)
);

fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_4_max_dsp_1_U78(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_1737),
    .din1(64'd0),
    .ce(1'b1),
    .dout(grp_fu_1672_p2)
);

fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_4_max_dsp_1_U79(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_1742),
    .din1(64'd0),
    .ce(1'b1),
    .dout(grp_fu_1677_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_ap_start_reg <= 1'b1;
        end else if ((grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_ap_ready == 1'b1)) begin
            grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state26)) begin
            grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_ap_start_reg <= 1'b1;
        end else if ((grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_ap_ready == 1'b1)) begin
            grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state43) & (icmp_ln350_fu_3357_p2 == 1'd1))) begin
        tid_10_fu_292 <= 7'd0;
    end else if (((1'b1 == ap_CS_fsm_state51) & (icmp_ln376_fu_3639_p2 == 1'd0))) begin
        tid_10_fu_292 <= add_ln376_fu_3645_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln176_fu_1807_p2 == 1'd1))) begin
        tid_1_fu_200 <= 7'd0;
    end else if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln191_fu_2010_p2 == 1'd0))) begin
        tid_1_fu_200 <= add_ln191_fu_2016_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln191_fu_2010_p2 == 1'd1))) begin
        tid_3_fu_204 <= 7'd0;
    end else if (((1'b1 == ap_CS_fsm_state13) & (icmp_ln208_fu_2238_p2 == 1'd0))) begin
        tid_3_fu_204 <= add_ln208_fu_2244_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state13) & (icmp_ln208_fu_2238_p2 == 1'd1))) begin
        tid_4_fu_240 <= 7'd0;
    end else if (((1'b1 == ap_CS_fsm_state18) & (icmp_ln224_fu_2441_p2 == 1'd0))) begin
        tid_4_fu_240 <= add_ln224_fu_2447_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state18) & (icmp_ln224_fu_2441_p2 == 1'd1))) begin
        tid_6_fu_244 <= 7'd0;
    end else if (((1'b1 == ap_CS_fsm_state28) & (icmp_ln301_fu_2741_p2 == 1'd0))) begin
        tid_6_fu_244 <= add_ln301_fu_2747_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state28) & (icmp_ln301_fu_2741_p2 == 1'd1))) begin
        tid_7_fu_248 <= 7'd0;
    end else if (((1'b1 == ap_CS_fsm_state33) & (icmp_ln317_fu_2944_p2 == 1'd0))) begin
        tid_7_fu_248 <= add_ln317_fu_2950_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state33) & (icmp_ln317_fu_2944_p2 == 1'd1))) begin
        tid_8_fu_252 <= 7'd0;
    end else if (((1'b1 == ap_CS_fsm_state38) & (icmp_ln334_fu_3154_p2 == 1'd0))) begin
        tid_8_fu_252 <= add_ln334_fu_3160_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state38) & (icmp_ln334_fu_3154_p2 == 1'd1))) begin
        tid_9_fu_288 <= 7'd0;
    end else if (((1'b1 == ap_CS_fsm_state43) & (icmp_ln350_fu_3357_p2 == 1'd0))) begin
        tid_9_fu_288 <= add_ln350_fu_3363_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        tid_fu_176 <= 7'd0;
    end else if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln176_fu_1807_p2 == 1'd0))) begin
        tid_fu_176 <= add_ln176_fu_1813_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        add_ln238_reg_4406 <= add_ln238_fu_2491_p2;
        trunc_ln226_reg_4401 <= trunc_ln226_fu_2453_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state52)) begin
        c0_x_17_reg_4895 <= DATA_x_q1;
        c0_x_19_reg_4901 <= DATA_x_q0;
        c0_y_17_reg_4873 <= DATA_y_q1;
        c0_y_19_reg_4879 <= DATA_y_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state58)) begin
        c0_x_20_reg_5051 <= grp_fu_1602_p2;
        c0_y_20_reg_5057 <= grp_fu_1607_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state64)) begin
        c0_x_3_reg_5073 <= grp_fu_1650_p2;
        c0_y_3_reg_5079 <= grp_fu_1655_p2;
        mul10_reg_5102 <= grp_fu_1677_p2;
        mul7_reg_5085 <= grp_fu_1662_p2;
        mul8_reg_5091 <= grp_fu_1667_p2;
        mul9_reg_5097 <= grp_fu_1672_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        offset_1_reg_4198 <= offset_1_fu_2056_p2;
        trunc_ln197_reg_4213 <= trunc_ln197_fu_2067_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        offset_2_reg_4273 <= offset_2_fu_2250_p1;
        shl_ln3_reg_4281[8 : 3] <= shl_ln3_fu_2254_p3[8 : 3];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        offset_3_reg_4476 <= offset_3_fu_2753_p1;
        shl_ln6_reg_4484[8 : 3] <= shl_ln6_fu_2757_p3[8 : 3];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        offset_5_reg_4631 <= offset_5_fu_3166_p1;
        shl_ln8_reg_4639[8 : 3] <= shl_ln8_fu_3170_p3[8 : 3];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        offset_reg_4118 <= offset_fu_1819_p1;
        shl_ln1_reg_4126[8 : 3] <= shl_ln1_fu_1823_p3[8 : 3];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        p_phi18_fu_280 <= smem_q0;
        p_phi_fu_284 <= smem_q1;
        shl_ln9_reg_4791[8 : 3] <= shl_ln9_fu_3429_p3[8 : 3];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        p_phi19_fu_276 <= smem_q1;
        p_phi20_fu_272 <= smem_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state46)) begin
        p_phi21_fu_268 <= smem_q1;
        p_phi22_fu_264 <= smem_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        p_phi23_fu_260 <= smem_q1;
        p_phi24_fu_256 <= smem_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        p_phi31_fu_236 <= smem_q1;
        p_phi32_fu_232 <= smem_q0;
        shl_ln4_reg_4433[8 : 3] <= shl_ln4_fu_2531_p3[8 : 3];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        p_phi33_fu_228 <= smem_q1;
        p_phi34_fu_224 <= smem_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        p_phi35_fu_220 <= smem_q1;
        p_phi36_fu_216 <= smem_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        p_phi37_fu_212 <= smem_q1;
        p_phi38_fu_208 <= smem_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56))) begin
        reg_1682 <= grp_fu_1602_p2;
        reg_1693 <= grp_fu_1607_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56))) begin
        reg_1704 <= grp_fu_1612_p2;
        reg_1712 <= grp_fu_1617_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56))) begin
        reg_1719 <= grp_fu_1622_p2;
        reg_1728 <= grp_fu_1627_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56))) begin
        reg_1737 <= grp_fu_1632_p2;
        reg_1742 <= grp_fu_1637_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state68))) begin
        reg_1747 <= grp_fu_1602_p2;
        reg_1755 <= grp_fu_1607_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state57))) begin
        reg_1763 <= grp_fu_1612_p2;
        reg_1770 <= grp_fu_1617_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state69))) begin
        reg_1777 <= grp_fu_1612_p2;
        reg_1783 <= grp_fu_1617_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state72))) begin
        reg_1789 <= grp_fu_1650_p2;
        reg_1794 <= grp_fu_1655_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        shl_ln2_reg_4230[8 : 3] <= shl_ln2_fu_2092_p3[8 : 3];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        shl_ln7_reg_4588[8 : 3] <= shl_ln7_fu_3008_p3[8 : 3];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        shl_ln_reg_4843[8 : 3] <= shl_ln_fu_3655_p3[8 : 3];
        tid_17_reg_4831 <= tid_10_fu_292;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        trunc_ln321_reg_4556 <= trunc_ln321_fu_2966_p1;
        zext_ln321_reg_4561[8 : 0] <= zext_ln321_fu_2978_p1[8 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        trunc_ln352_reg_4759 <= trunc_ln352_fu_3369_p1;
        zext_ln364_reg_4764[8 : 0] <= zext_ln364_fu_3391_p1[8 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state73)) begin
        xor_ln402_reg_5132 <= xor_ln402_fu_3968_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        zext_ln174_10_reg_4730[5 : 0] <= zext_ln174_10_fu_3242_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        zext_ln174_11_reg_4714[5 : 0] <= zext_ln174_11_fu_3204_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        zext_ln174_1_reg_4169[5 : 0] <= zext_ln174_1_fu_1895_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        zext_ln174_2_reg_4153[5 : 0] <= zext_ln174_2_fu_1857_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        zext_ln174_4_reg_4372[5 : 0] <= zext_ln174_4_fu_2326_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        zext_ln174_5_reg_4356[5 : 0] <= zext_ln174_5_fu_2288_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        zext_ln174_7_reg_4527[5 : 0] <= zext_ln174_7_fu_2829_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        zext_ln174_8_reg_4511[5 : 0] <= zext_ln174_8_fu_2791_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state72)) begin
        zext_ln403_cast_reg_5117[6 : 0] <= zext_ln403_cast_fu_3912_p3[6 : 0];
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        DATA_x_address0 = zext_ln383_fu_3746_p1;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        DATA_x_address0 = zext_ln385_fu_3730_p1;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        DATA_x_address0 = zext_ln386_fu_3708_p1;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        DATA_x_address0 = zext_ln382_fu_3681_p1;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        DATA_x_address0 = zext_ln330_1_fu_3146_p1;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        DATA_x_address0 = zext_ln328_1_fu_3106_p1;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        DATA_x_address0 = zext_ln326_1_fu_3066_p1;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        DATA_x_address0 = zext_ln324_1_fu_3026_p1;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        DATA_x_address0 = zext_ln313_1_fu_2912_p1;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        DATA_x_address0 = zext_ln311_fu_2868_p1;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        DATA_x_address0 = zext_ln309_1_fu_2824_p1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        DATA_x_address0 = zext_ln307_1_fu_2776_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        DATA_x_address0 = zext_ln204_1_fu_2230_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        DATA_x_address0 = zext_ln202_1_fu_2190_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        DATA_x_address0 = zext_ln200_1_fu_2150_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        DATA_x_address0 = zext_ln198_1_fu_2110_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        DATA_x_address0 = zext_ln188_1_fu_1978_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        DATA_x_address0 = zext_ln186_fu_1934_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        DATA_x_address0 = zext_ln184_1_fu_1890_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        DATA_x_address0 = zext_ln182_1_fu_1842_p1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        DATA_x_address0 = grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_DATA_x_r_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        DATA_x_address0 = grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_DATA_x_r_address0;
    end else begin
        DATA_x_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        DATA_x_address1 = zext_ln379_fu_3736_p1;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        DATA_x_address1 = zext_ln381_fu_3719_p1;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        DATA_x_address1 = zext_ln384_fu_3697_p1;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        DATA_x_address1 = zext_ln380_fu_3669_p1;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        DATA_x_address1 = zext_ln329_1_fu_3136_p1;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        DATA_x_address1 = zext_ln327_1_fu_3096_p1;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        DATA_x_address1 = zext_ln325_1_fu_3056_p1;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        DATA_x_address1 = zext_ln323_1_fu_3015_p1;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        DATA_x_address1 = zext_ln312_1_fu_2902_p1;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        DATA_x_address1 = zext_ln310_1_fu_2858_p1;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        DATA_x_address1 = zext_ln308_1_fu_2814_p1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        DATA_x_address1 = zext_ln306_1_fu_2765_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        DATA_x_address1 = zext_ln203_1_fu_2220_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        DATA_x_address1 = zext_ln201_1_fu_2180_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        DATA_x_address1 = zext_ln199_1_fu_2140_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        DATA_x_address1 = zext_ln197_1_fu_2099_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        DATA_x_address1 = zext_ln187_1_fu_1968_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        DATA_x_address1 = zext_ln185_1_fu_1924_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        DATA_x_address1 = zext_ln183_1_fu_1880_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        DATA_x_address1 = zext_ln181_1_fu_1831_p1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        DATA_x_address1 = grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_DATA_x_r_address1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        DATA_x_address1 = grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_DATA_x_r_address1;
    end else begin
        DATA_x_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state12))) begin
        DATA_x_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        DATA_x_ce0 = grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_DATA_x_r_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        DATA_x_ce0 = grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_DATA_x_r_ce0;
    end else begin
        DATA_x_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state12))) begin
        DATA_x_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        DATA_x_ce1 = grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_DATA_x_r_ce1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        DATA_x_ce1 = grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_DATA_x_r_ce1;
    end else begin
        DATA_x_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state12))) begin
        DATA_x_d0 = smem_q0;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        DATA_x_d0 = grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_DATA_x_r_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        DATA_x_d0 = grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_DATA_x_r_d0;
    end else begin
        DATA_x_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state12))) begin
        DATA_x_d1 = smem_q1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        DATA_x_d1 = grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_DATA_x_r_d1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        DATA_x_d1 = grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_DATA_x_r_d1;
    end else begin
        DATA_x_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state12))) begin
        DATA_x_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        DATA_x_we0 = grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_DATA_x_r_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        DATA_x_we0 = grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_DATA_x_r_we0;
    end else begin
        DATA_x_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state12))) begin
        DATA_x_we1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        DATA_x_we1 = grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_DATA_x_r_we1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        DATA_x_we1 = grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_DATA_x_r_we1;
    end else begin
        DATA_x_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        DATA_y_address0 = zext_ln383_fu_3746_p1;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        DATA_y_address0 = zext_ln385_fu_3730_p1;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        DATA_y_address0 = zext_ln386_fu_3708_p1;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        DATA_y_address0 = zext_ln382_fu_3681_p1;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        DATA_y_address0 = zext_ln359_fu_3597_p1;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        DATA_y_address0 = zext_ln357_fu_3547_p1;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        DATA_y_address0 = zext_ln355_fu_3497_p1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        DATA_y_address0 = zext_ln353_fu_3447_p1;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        DATA_y_address0 = zext_ln347_1_fu_3325_p1;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        DATA_y_address0 = zext_ln345_fu_3281_p1;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        DATA_y_address0 = zext_ln343_1_fu_3237_p1;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        DATA_y_address0 = zext_ln341_1_fu_3189_p1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        DATA_y_address0 = zext_ln233_fu_2699_p1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        DATA_y_address0 = zext_ln231_fu_2649_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        DATA_y_address0 = zext_ln229_fu_2599_p1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        DATA_y_address0 = zext_ln227_fu_2549_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        DATA_y_address0 = zext_ln221_1_fu_2409_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        DATA_y_address0 = zext_ln219_fu_2365_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        DATA_y_address0 = zext_ln217_1_fu_2321_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        DATA_y_address0 = zext_ln215_1_fu_2273_p1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        DATA_y_address0 = grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_DATA_y_r_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        DATA_y_address0 = grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_DATA_y_r_address0;
    end else begin
        DATA_y_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        DATA_y_address1 = zext_ln379_fu_3736_p1;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        DATA_y_address1 = zext_ln381_fu_3719_p1;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        DATA_y_address1 = zext_ln384_fu_3697_p1;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        DATA_y_address1 = zext_ln380_fu_3669_p1;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        DATA_y_address1 = zext_ln358_fu_3587_p1;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        DATA_y_address1 = zext_ln356_fu_3537_p1;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        DATA_y_address1 = zext_ln354_fu_3487_p1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        DATA_y_address1 = zext_ln352_fu_3436_p1;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        DATA_y_address1 = zext_ln346_1_fu_3315_p1;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        DATA_y_address1 = zext_ln344_1_fu_3271_p1;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        DATA_y_address1 = zext_ln342_1_fu_3227_p1;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        DATA_y_address1 = zext_ln340_1_fu_3178_p1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        DATA_y_address1 = zext_ln232_fu_2689_p1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        DATA_y_address1 = zext_ln230_fu_2639_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        DATA_y_address1 = zext_ln228_fu_2589_p1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        DATA_y_address1 = zext_ln226_fu_2538_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        DATA_y_address1 = zext_ln220_1_fu_2399_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        DATA_y_address1 = zext_ln218_1_fu_2355_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        DATA_y_address1 = zext_ln216_1_fu_2311_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        DATA_y_address1 = zext_ln214_1_fu_2262_p1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        DATA_y_address1 = grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_DATA_y_r_address1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        DATA_y_address1 = grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_DATA_y_r_address1;
    end else begin
        DATA_y_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state22))) begin
        DATA_y_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        DATA_y_ce0 = grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_DATA_y_r_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        DATA_y_ce0 = grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_DATA_y_r_ce0;
    end else begin
        DATA_y_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state22))) begin
        DATA_y_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        DATA_y_ce1 = grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_DATA_y_r_ce1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        DATA_y_ce1 = grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_DATA_y_r_ce1;
    end else begin
        DATA_y_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state22))) begin
        DATA_y_d0 = smem_q0;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        DATA_y_d0 = grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_DATA_y_r_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        DATA_y_d0 = grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_DATA_y_r_d0;
    end else begin
        DATA_y_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state22))) begin
        DATA_y_d1 = smem_q1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        DATA_y_d1 = grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_DATA_y_r_d1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        DATA_y_d1 = grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_DATA_y_r_d1;
    end else begin
        DATA_y_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state22))) begin
        DATA_y_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        DATA_y_we0 = grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_DATA_y_r_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        DATA_y_we0 = grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_DATA_y_r_we0;
    end else begin
        DATA_y_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state22))) begin
        DATA_y_we1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        DATA_y_we1 = grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_DATA_y_r_we1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        DATA_y_we1 = grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_DATA_y_r_we1;
    end else begin
        DATA_y_we1 = 1'b0;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

always @ (*) begin
    if ((grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_ap_done == 1'b0)) begin
        ap_ST_fsm_state27_blk = 1'b1;
    end else begin
        ap_ST_fsm_state27_blk = 1'b0;
    end
end

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

always @ (*) begin
    if ((grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

assign ap_ST_fsm_state32_blk = 1'b0;

assign ap_ST_fsm_state33_blk = 1'b0;

assign ap_ST_fsm_state34_blk = 1'b0;

assign ap_ST_fsm_state35_blk = 1'b0;

assign ap_ST_fsm_state36_blk = 1'b0;

assign ap_ST_fsm_state37_blk = 1'b0;

assign ap_ST_fsm_state38_blk = 1'b0;

assign ap_ST_fsm_state39_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state40_blk = 1'b0;

assign ap_ST_fsm_state41_blk = 1'b0;

assign ap_ST_fsm_state42_blk = 1'b0;

assign ap_ST_fsm_state43_blk = 1'b0;

assign ap_ST_fsm_state44_blk = 1'b0;

assign ap_ST_fsm_state45_blk = 1'b0;

assign ap_ST_fsm_state46_blk = 1'b0;

assign ap_ST_fsm_state47_blk = 1'b0;

assign ap_ST_fsm_state48_blk = 1'b0;

assign ap_ST_fsm_state49_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state50_blk = 1'b0;

assign ap_ST_fsm_state51_blk = 1'b0;

assign ap_ST_fsm_state52_blk = 1'b0;

assign ap_ST_fsm_state53_blk = 1'b0;

assign ap_ST_fsm_state54_blk = 1'b0;

assign ap_ST_fsm_state55_blk = 1'b0;

assign ap_ST_fsm_state56_blk = 1'b0;

assign ap_ST_fsm_state57_blk = 1'b0;

assign ap_ST_fsm_state58_blk = 1'b0;

assign ap_ST_fsm_state59_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state60_blk = 1'b0;

assign ap_ST_fsm_state61_blk = 1'b0;

assign ap_ST_fsm_state62_blk = 1'b0;

assign ap_ST_fsm_state63_blk = 1'b0;

assign ap_ST_fsm_state64_blk = 1'b0;

assign ap_ST_fsm_state65_blk = 1'b0;

assign ap_ST_fsm_state66_blk = 1'b0;

assign ap_ST_fsm_state67_blk = 1'b0;

assign ap_ST_fsm_state68_blk = 1'b0;

assign ap_ST_fsm_state69_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state70_blk = 1'b0;

assign ap_ST_fsm_state71_blk = 1'b0;

assign ap_ST_fsm_state72_blk = 1'b0;

assign ap_ST_fsm_state73_blk = 1'b0;

assign ap_ST_fsm_state74_blk = 1'b0;

assign ap_ST_fsm_state75_blk = 1'b0;

assign ap_ST_fsm_state76_blk = 1'b0;

assign ap_ST_fsm_state77_blk = 1'b0;

assign ap_ST_fsm_state78_blk = 1'b0;

assign ap_ST_fsm_state79_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state80_blk = 1'b0;

assign ap_ST_fsm_state81_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state51) & (icmp_ln376_fu_3639_p2 == 1'd1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state51) & (icmp_ln376_fu_3639_p2 == 1'd1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        data_x_address0 = grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_data_x_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        data_x_address0 = grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_data_x_address0;
    end else begin
        data_x_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        data_x_address1 = grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_data_x_address1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        data_x_address1 = grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_data_x_address1;
    end else begin
        data_x_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        data_x_ce0 = grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_data_x_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        data_x_ce0 = grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_data_x_ce0;
    end else begin
        data_x_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        data_x_ce1 = grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_data_x_ce1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        data_x_ce1 = grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_data_x_ce1;
    end else begin
        data_x_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        data_x_d0 = grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_data_x_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        data_x_d0 = grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_data_x_d0;
    end else begin
        data_x_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        data_x_d1 = grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_data_x_d1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        data_x_d1 = grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_data_x_d1;
    end else begin
        data_x_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        data_x_we0 = grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_data_x_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        data_x_we0 = grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_data_x_we0;
    end else begin
        data_x_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        data_x_we1 = grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_data_x_we1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        data_x_we1 = grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_data_x_we1;
    end else begin
        data_x_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state25))) begin
        data_y_address0 = 64'd7;
    end else if (((1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state24))) begin
        data_y_address0 = 64'd5;
    end else if (((1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state23))) begin
        data_y_address0 = 64'd3;
    end else if (((1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state18))) begin
        data_y_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        data_y_address0 = grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_data_y_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        data_y_address0 = grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_data_y_address0;
    end else begin
        data_y_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state25))) begin
        data_y_address1 = 64'd6;
    end else if (((1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state24))) begin
        data_y_address1 = 64'd4;
    end else if (((1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state23))) begin
        data_y_address1 = 64'd2;
    end else if (((1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state18))) begin
        data_y_address1 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        data_y_address1 = grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_data_y_address1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        data_y_address1 = grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_data_y_address1;
    end else begin
        data_y_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state25))) begin
        data_y_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        data_y_ce0 = grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_data_y_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        data_y_ce0 = grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_data_y_ce0;
    end else begin
        data_y_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state25))) begin
        data_y_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        data_y_ce1 = grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_data_y_ce1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        data_y_ce1 = grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_data_y_ce1;
    end else begin
        data_y_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        data_y_d0 = p_phi24_fu_256;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        data_y_d0 = p_phi22_fu_264;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        data_y_d0 = p_phi20_fu_272;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        data_y_d0 = p_phi18_fu_280;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        data_y_d0 = p_phi38_fu_208;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        data_y_d0 = p_phi36_fu_216;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        data_y_d0 = p_phi34_fu_224;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        data_y_d0 = p_phi32_fu_232;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        data_y_d0 = grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_data_y_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        data_y_d0 = grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_data_y_d0;
    end else begin
        data_y_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        data_y_d1 = p_phi23_fu_260;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        data_y_d1 = p_phi21_fu_268;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        data_y_d1 = p_phi19_fu_276;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        data_y_d1 = p_phi_fu_284;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        data_y_d1 = p_phi37_fu_212;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        data_y_d1 = p_phi35_fu_220;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        data_y_d1 = p_phi33_fu_228;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        data_y_d1 = p_phi31_fu_236;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        data_y_d1 = grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_data_y_d1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        data_y_d1 = grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_data_y_d1;
    end else begin
        data_y_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state25) | ((1'b1 == ap_CS_fsm_state43) & (icmp_ln350_fu_3357_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state18) & (icmp_ln224_fu_2441_p2 == 1'd1)))) begin
        data_y_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        data_y_we0 = grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_data_y_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        data_y_we0 = grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_data_y_we0;
    end else begin
        data_y_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state25) | ((1'b1 == ap_CS_fsm_state43) & (icmp_ln350_fu_3357_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state18) & (icmp_ln224_fu_2441_p2 == 1'd1)))) begin
        data_y_we1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        data_y_we1 = grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_data_y_we1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        data_y_we1 = grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_data_y_we1;
    end else begin
        data_y_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        grp_fu_1602_ce = grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_grp_fu_1602_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_1602_ce = grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_grp_fu_1602_p_ce;
    end else begin
        grp_fu_1602_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        grp_fu_1602_opcode = grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_grp_fu_1602_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_1602_opcode = grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_grp_fu_1602_p_opcode;
    end else if (((1'b1 == ap_CS_fsm_state73) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state65))) begin
        grp_fu_1602_opcode = 2'd1;
    end else if (((1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state77) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state66))) begin
        grp_fu_1602_opcode = 2'd0;
    end else begin
        grp_fu_1602_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        grp_fu_1602_p0 = grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_grp_fu_1602_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_1602_p0 = grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_grp_fu_1602_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state70)) begin
        grp_fu_1602_p0 = reg_1682;
    end else if ((1'b1 == ap_CS_fsm_state69)) begin
        grp_fu_1602_p0 = reg_1763;
    end else if (((1'b1 == ap_CS_fsm_state77) | (1'b1 == ap_CS_fsm_state66))) begin
        grp_fu_1602_p0 = reg_1777;
    end else if ((1'b1 == ap_CS_fsm_state65)) begin
        grp_fu_1602_p0 = mul9_reg_5097;
    end else if ((1'b1 == ap_CS_fsm_state63)) begin
        grp_fu_1602_p0 = reg_1747;
    end else if (((1'b1 == ap_CS_fsm_state73) | (1'b1 == ap_CS_fsm_state62))) begin
        grp_fu_1602_p0 = reg_1789;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        grp_fu_1602_p0 = c0_x_20_reg_5051;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        grp_fu_1602_p0 = reg_1704;
    end else if (((1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state54))) begin
        grp_fu_1602_p0 = DATA_x_q1;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        grp_fu_1602_p0 = c0_x_17_reg_4895;
    end else begin
        grp_fu_1602_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        grp_fu_1602_p1 = grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_grp_fu_1602_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_1602_p1 = grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_grp_fu_1602_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state73)) begin
        grp_fu_1602_p1 = bitcast_ln398_17_fu_3948_p1;
    end else if ((1'b1 == ap_CS_fsm_state70)) begin
        grp_fu_1602_p1 = reg_1704;
    end else if (((1'b1 == ap_CS_fsm_state77) | (1'b1 == ap_CS_fsm_state66))) begin
        grp_fu_1602_p1 = reg_1682;
    end else if ((1'b1 == ap_CS_fsm_state65)) begin
        grp_fu_1602_p1 = bitcast_ln398_13_fu_3854_p1;
    end else if ((1'b1 == ap_CS_fsm_state63)) begin
        grp_fu_1602_p1 = reg_1719;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        grp_fu_1602_p1 = bitcast_ln398_5_fu_3824_p1;
    end else if (((1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state69))) begin
        grp_fu_1602_p1 = reg_1747;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        grp_fu_1602_p1 = bitcast_ln398_1_fu_3762_p1;
    end else if (((1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state54))) begin
        grp_fu_1602_p1 = DATA_x_q0;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        grp_fu_1602_p1 = DATA_x_q1;
    end else begin
        grp_fu_1602_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        grp_fu_1607_ce = grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_grp_fu_1607_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_1607_ce = grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_grp_fu_1607_p_ce;
    end else begin
        grp_fu_1607_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        grp_fu_1607_opcode = grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_grp_fu_1607_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_1607_opcode = grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_grp_fu_1607_p_opcode;
    end else if (((1'b1 == ap_CS_fsm_state73) | (1'b1 == ap_CS_fsm_state65))) begin
        grp_fu_1607_opcode = 2'd1;
    end else if (((1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state77) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state66))) begin
        grp_fu_1607_opcode = 2'd0;
    end else begin
        grp_fu_1607_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        grp_fu_1607_p0 = grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_grp_fu_1607_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_1607_p0 = grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_grp_fu_1607_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state73)) begin
        grp_fu_1607_p0 = bitcast_ln398_19_fu_3963_p1;
    end else if ((1'b1 == ap_CS_fsm_state70)) begin
        grp_fu_1607_p0 = reg_1693;
    end else if ((1'b1 == ap_CS_fsm_state69)) begin
        grp_fu_1607_p0 = reg_1770;
    end else if (((1'b1 == ap_CS_fsm_state77) | (1'b1 == ap_CS_fsm_state66))) begin
        grp_fu_1607_p0 = reg_1783;
    end else if ((1'b1 == ap_CS_fsm_state65)) begin
        grp_fu_1607_p0 = bitcast_ln398_15_fu_3869_p1;
    end else if ((1'b1 == ap_CS_fsm_state63)) begin
        grp_fu_1607_p0 = reg_1755;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        grp_fu_1607_p0 = bitcast_ln398_7_fu_3839_p1;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        grp_fu_1607_p0 = c0_y_20_reg_5057;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        grp_fu_1607_p0 = bitcast_ln398_3_fu_3777_p1;
    end else if (((1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state54))) begin
        grp_fu_1607_p0 = DATA_y_q1;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        grp_fu_1607_p0 = c0_y_17_reg_4873;
    end else begin
        grp_fu_1607_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        grp_fu_1607_p1 = grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_grp_fu_1607_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_1607_p1 = grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_grp_fu_1607_p_din1;
    end else if (((1'b1 == ap_CS_fsm_state77) | (1'b1 == ap_CS_fsm_state66))) begin
        grp_fu_1607_p1 = reg_1693;
    end else if ((1'b1 == ap_CS_fsm_state65)) begin
        grp_fu_1607_p1 = mul10_reg_5102;
    end else if ((1'b1 == ap_CS_fsm_state63)) begin
        grp_fu_1607_p1 = reg_1728;
    end else if (((1'b1 == ap_CS_fsm_state73) | (1'b1 == ap_CS_fsm_state62))) begin
        grp_fu_1607_p1 = reg_1794;
    end else if (((1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state69))) begin
        grp_fu_1607_p1 = reg_1755;
    end else if (((1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state70))) begin
        grp_fu_1607_p1 = reg_1712;
    end else if (((1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state54))) begin
        grp_fu_1607_p1 = DATA_y_q0;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        grp_fu_1607_p1 = DATA_y_q1;
    end else begin
        grp_fu_1607_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        grp_fu_1612_ce = grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_grp_fu_1612_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_1612_ce = grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_grp_fu_1612_p_ce;
    end else begin
        grp_fu_1612_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        grp_fu_1612_opcode = grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_grp_fu_1612_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_1612_opcode = grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_grp_fu_1612_p_opcode;
    end else if (((1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state77) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state66))) begin
        grp_fu_1612_opcode = 2'd1;
    end else if ((1'b1 == ap_CS_fsm_state65)) begin
        grp_fu_1612_opcode = 2'd0;
    end else begin
        grp_fu_1612_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        grp_fu_1612_p0 = grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_grp_fu_1612_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_1612_p0 = grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_grp_fu_1612_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state70)) begin
        grp_fu_1612_p0 = reg_1682;
    end else if ((1'b1 == ap_CS_fsm_state69)) begin
        grp_fu_1612_p0 = reg_1763;
    end else if (((1'b1 == ap_CS_fsm_state77) | (1'b1 == ap_CS_fsm_state66))) begin
        grp_fu_1612_p0 = reg_1777;
    end else if ((1'b1 == ap_CS_fsm_state65)) begin
        grp_fu_1612_p0 = c0_x_3_reg_5073;
    end else if ((1'b1 == ap_CS_fsm_state63)) begin
        grp_fu_1612_p0 = reg_1747;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        grp_fu_1612_p0 = c0_x_20_reg_5051;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        grp_fu_1612_p0 = bitcast_ln398_9_fu_3792_p1;
    end else if (((1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state54))) begin
        grp_fu_1612_p0 = DATA_x_q1;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        grp_fu_1612_p0 = c0_x_17_reg_4895;
    end else begin
        grp_fu_1612_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        grp_fu_1612_p1 = grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_grp_fu_1612_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_1612_p1 = grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_grp_fu_1612_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state70)) begin
        grp_fu_1612_p1 = reg_1704;
    end else if (((1'b1 == ap_CS_fsm_state77) | (1'b1 == ap_CS_fsm_state66))) begin
        grp_fu_1612_p1 = reg_1682;
    end else if ((1'b1 == ap_CS_fsm_state65)) begin
        grp_fu_1612_p1 = mul7_reg_5085;
    end else if ((1'b1 == ap_CS_fsm_state63)) begin
        grp_fu_1612_p1 = reg_1719;
    end else if (((1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state69))) begin
        grp_fu_1612_p1 = reg_1747;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        grp_fu_1612_p1 = bitcast_ln398_11_fu_3808_p1;
    end else if (((1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state54))) begin
        grp_fu_1612_p1 = DATA_x_q0;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        grp_fu_1612_p1 = DATA_x_q1;
    end else begin
        grp_fu_1612_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        grp_fu_1617_ce = grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_grp_fu_1617_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_1617_ce = grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_grp_fu_1617_p_ce;
    end else begin
        grp_fu_1617_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        grp_fu_1617_opcode = grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_grp_fu_1617_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_1617_opcode = grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_grp_fu_1617_p_opcode;
    end else if (((1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state77) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state66))) begin
        grp_fu_1617_opcode = 2'd1;
    end else if (((1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state65))) begin
        grp_fu_1617_opcode = 2'd0;
    end else begin
        grp_fu_1617_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        grp_fu_1617_p0 = grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_grp_fu_1617_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_1617_p0 = grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_grp_fu_1617_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state70)) begin
        grp_fu_1617_p0 = reg_1693;
    end else if ((1'b1 == ap_CS_fsm_state69)) begin
        grp_fu_1617_p0 = reg_1770;
    end else if (((1'b1 == ap_CS_fsm_state77) | (1'b1 == ap_CS_fsm_state66))) begin
        grp_fu_1617_p0 = reg_1783;
    end else if ((1'b1 == ap_CS_fsm_state65)) begin
        grp_fu_1617_p0 = c0_y_3_reg_5079;
    end else if ((1'b1 == ap_CS_fsm_state63)) begin
        grp_fu_1617_p0 = reg_1755;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        grp_fu_1617_p0 = c0_y_20_reg_5057;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        grp_fu_1617_p0 = bitcast_ln398_9_fu_3792_p1;
    end else if (((1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state54))) begin
        grp_fu_1617_p0 = DATA_y_q1;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        grp_fu_1617_p0 = c0_y_17_reg_4873;
    end else begin
        grp_fu_1617_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        grp_fu_1617_p1 = grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_grp_fu_1617_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_1617_p1 = grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_grp_fu_1617_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state70)) begin
        grp_fu_1617_p1 = reg_1712;
    end else if (((1'b1 == ap_CS_fsm_state77) | (1'b1 == ap_CS_fsm_state66))) begin
        grp_fu_1617_p1 = reg_1693;
    end else if ((1'b1 == ap_CS_fsm_state65)) begin
        grp_fu_1617_p1 = mul8_reg_5091;
    end else if ((1'b1 == ap_CS_fsm_state63)) begin
        grp_fu_1617_p1 = reg_1728;
    end else if (((1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state69))) begin
        grp_fu_1617_p1 = reg_1755;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        grp_fu_1617_p1 = bitcast_ln398_11_fu_3808_p1;
    end else if (((1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state54))) begin
        grp_fu_1617_p1 = DATA_y_q0;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        grp_fu_1617_p1 = DATA_y_q1;
    end else begin
        grp_fu_1617_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        grp_fu_1622_ce = grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_grp_fu_1622_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_1622_ce = grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_grp_fu_1622_p_ce;
    end else begin
        grp_fu_1622_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        grp_fu_1622_opcode = grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_grp_fu_1622_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_1622_opcode = grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_grp_fu_1622_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state65)) begin
        grp_fu_1622_opcode = 2'd1;
    end else if (((1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state57))) begin
        grp_fu_1622_opcode = 2'd0;
    end else begin
        grp_fu_1622_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        grp_fu_1622_p0 = grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_grp_fu_1622_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_1622_p0 = grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_grp_fu_1622_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state65)) begin
        grp_fu_1622_p0 = c0_x_3_reg_5073;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        grp_fu_1622_p0 = reg_1682;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        grp_fu_1622_p0 = c0_x_19_reg_4901;
    end else begin
        grp_fu_1622_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        grp_fu_1622_p1 = grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_grp_fu_1622_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_1622_p1 = grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_grp_fu_1622_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state65)) begin
        grp_fu_1622_p1 = mul7_reg_5085;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        grp_fu_1622_p1 = reg_1719;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        grp_fu_1622_p1 = DATA_x_q0;
    end else begin
        grp_fu_1622_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        grp_fu_1627_ce = grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_grp_fu_1627_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_1627_ce = grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_grp_fu_1627_p_ce;
    end else begin
        grp_fu_1627_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        grp_fu_1627_opcode = grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_grp_fu_1627_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_1627_opcode = grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_grp_fu_1627_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state65)) begin
        grp_fu_1627_opcode = 2'd1;
    end else if (((1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state57))) begin
        grp_fu_1627_opcode = 2'd0;
    end else begin
        grp_fu_1627_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        grp_fu_1627_p0 = grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_grp_fu_1627_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_1627_p0 = grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_grp_fu_1627_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state65)) begin
        grp_fu_1627_p0 = c0_y_3_reg_5079;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        grp_fu_1627_p0 = reg_1693;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        grp_fu_1627_p0 = c0_y_19_reg_4879;
    end else begin
        grp_fu_1627_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        grp_fu_1627_p1 = grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_grp_fu_1627_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_1627_p1 = grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_grp_fu_1627_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state65)) begin
        grp_fu_1627_p1 = mul8_reg_5091;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        grp_fu_1627_p1 = reg_1728;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        grp_fu_1627_p1 = DATA_y_q0;
    end else begin
        grp_fu_1627_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state57)) begin
        grp_fu_1632_p0 = reg_1682;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        grp_fu_1632_p0 = c0_x_19_reg_4901;
    end else begin
        grp_fu_1632_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state57)) begin
        grp_fu_1632_p1 = reg_1719;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        grp_fu_1632_p1 = DATA_x_q0;
    end else begin
        grp_fu_1632_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state57)) begin
        grp_fu_1637_p0 = reg_1693;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        grp_fu_1637_p0 = c0_y_19_reg_4879;
    end else begin
        grp_fu_1637_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state57)) begin
        grp_fu_1637_p1 = reg_1728;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        grp_fu_1637_p1 = DATA_y_q0;
    end else begin
        grp_fu_1637_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        grp_fu_1650_ce = grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_grp_fu_1650_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_1650_ce = grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_grp_fu_1650_p_ce;
    end else begin
        grp_fu_1650_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        grp_fu_1650_p0 = grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_grp_fu_1650_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_1650_p0 = grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_grp_fu_1650_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state69)) begin
        grp_fu_1650_p0 = reg_1719;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        grp_fu_1650_p0 = reg_1682;
    end else if ((1'b1 == ap_CS_fsm_state58)) begin
        grp_fu_1650_p0 = reg_1763;
    end else begin
        grp_fu_1650_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        grp_fu_1650_p1 = grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_grp_fu_1650_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_1650_p1 = grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_grp_fu_1650_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        grp_fu_1650_p1 = 64'd4604544271108800512;
    end else if (((1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state69))) begin
        grp_fu_1650_p1 = 64'd0;
    end else begin
        grp_fu_1650_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        grp_fu_1655_ce = grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_grp_fu_1655_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_1655_ce = grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_grp_fu_1655_p_ce;
    end else begin
        grp_fu_1655_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        grp_fu_1655_p0 = grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_grp_fu_1655_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_1655_p0 = grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_grp_fu_1655_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state69)) begin
        grp_fu_1655_p0 = reg_1728;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        grp_fu_1655_p0 = reg_1693;
    end else if ((1'b1 == ap_CS_fsm_state58)) begin
        grp_fu_1655_p0 = reg_1770;
    end else begin
        grp_fu_1655_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        grp_fu_1655_p1 = grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_grp_fu_1655_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_1655_p1 = grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_grp_fu_1655_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        grp_fu_1655_p1 = 64'd4604544271108800512;
    end else if (((1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state69))) begin
        grp_fu_1655_p1 = 64'd0;
    end else begin
        grp_fu_1655_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        grp_fu_1662_ce = grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_grp_fu_1662_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_1662_ce = grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_grp_fu_1662_p_ce;
    end else begin
        grp_fu_1662_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        grp_fu_1662_p0 = grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_grp_fu_1662_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_1662_p0 = grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_grp_fu_1662_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        grp_fu_1662_p0 = reg_1704;
    end else begin
        grp_fu_1662_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        grp_fu_1662_p1 = grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_grp_fu_1662_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_1662_p1 = grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_grp_fu_1662_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        grp_fu_1662_p1 = 64'd4604544271108800512;
    end else begin
        grp_fu_1662_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        grp_fu_1667_ce = grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_grp_fu_1667_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_1667_ce = grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_grp_fu_1667_p_ce;
    end else begin
        grp_fu_1667_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        grp_fu_1667_p0 = grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_grp_fu_1667_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_1667_p0 = grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_grp_fu_1667_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        grp_fu_1667_p0 = reg_1712;
    end else begin
        grp_fu_1667_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        grp_fu_1667_p1 = grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_grp_fu_1667_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_1667_p1 = grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_grp_fu_1667_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        grp_fu_1667_p1 = 64'd4604544271108800512;
    end else begin
        grp_fu_1667_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        grp_sin_or_cos_double_s_fu_5138_ap_ce = grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_grp_sin_or_cos_double_s_fu_5138_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_sin_or_cos_double_s_fu_5138_ap_ce = grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_grp_sin_or_cos_double_s_fu_5138_p_ce;
    end else begin
        grp_sin_or_cos_double_s_fu_5138_ap_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        grp_sin_or_cos_double_s_fu_5138_ap_start = grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_grp_sin_or_cos_double_s_fu_5138_p_start;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_sin_or_cos_double_s_fu_5138_ap_start = grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_grp_sin_or_cos_double_s_fu_5138_p_start;
    end else begin
        grp_sin_or_cos_double_s_fu_5138_ap_start = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        grp_sin_or_cos_double_s_fu_5138_do_cos = grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_grp_sin_or_cos_double_s_fu_5138_p_din2;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_sin_or_cos_double_s_fu_5138_do_cos = grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_grp_sin_or_cos_double_s_fu_5138_p_din2;
    end else begin
        grp_sin_or_cos_double_s_fu_5138_do_cos = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        grp_sin_or_cos_double_s_fu_5138_t_in = grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_grp_sin_or_cos_double_s_fu_5138_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_sin_or_cos_double_s_fu_5138_t_in = grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_grp_sin_or_cos_double_s_fu_5138_p_din1;
    end else begin
        grp_sin_or_cos_double_s_fu_5138_t_in = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state46)) begin
        smem_address0 = zext_ln111_1_fu_3567_p1;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        smem_address0 = zext_ln109_1_fu_3517_p1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        smem_address0 = zext_ln107_1_fu_3467_p1;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        smem_address0 = zext_ln105_1_fu_3406_p1;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        smem_address0 = zext_ln347_fu_3349_p1;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        smem_address0 = zext_ln345_1_fu_3305_p1;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        smem_address0 = zext_ln343_fu_3261_p1;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        smem_address0 = zext_ln341_fu_3217_p1;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        smem_address0 = zext_ln330_fu_3126_p1;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        smem_address0 = zext_ln328_fu_3086_p1;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        smem_address0 = zext_ln326_fu_3046_p1;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        smem_address0 = zext_ln324_fu_2993_p1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        smem_address0 = zext_ln313_fu_2936_p1;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        smem_address0 = zext_ln311_1_fu_2892_p1;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        smem_address0 = zext_ln309_fu_2848_p1;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        smem_address0 = zext_ln307_fu_2804_p1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        smem_address0 = zext_ln111_fu_2669_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        smem_address0 = zext_ln109_fu_2619_p1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        smem_address0 = zext_ln107_fu_2569_p1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        smem_address0 = zext_ln105_fu_2508_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        smem_address0 = zext_ln221_fu_2433_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        smem_address0 = zext_ln219_1_fu_2389_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        smem_address0 = zext_ln217_fu_2345_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        smem_address0 = zext_ln215_fu_2301_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        smem_address0 = zext_ln204_fu_2210_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        smem_address0 = zext_ln202_fu_2170_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        smem_address0 = zext_ln200_fu_2130_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        smem_address0 = zext_ln198_fu_2077_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        smem_address0 = zext_ln188_fu_2002_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        smem_address0 = zext_ln186_1_fu_1958_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        smem_address0 = zext_ln184_fu_1914_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        smem_address0 = zext_ln182_fu_1870_p1;
    end else begin
        smem_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state46)) begin
        smem_address1 = zext_ln110_1_fu_3557_p1;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        smem_address1 = zext_ln108_1_fu_3507_p1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        smem_address1 = zext_ln106_1_fu_3457_p1;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        smem_address1 = zext_ln104_1_fu_3395_p1;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        smem_address1 = zext_ln346_fu_3338_p1;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        smem_address1 = zext_ln344_fu_3291_p1;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        smem_address1 = zext_ln342_fu_3251_p1;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        smem_address1 = zext_ln340_fu_3207_p1;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        smem_address1 = zext_ln329_fu_3116_p1;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        smem_address1 = zext_ln327_fu_3076_p1;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        smem_address1 = zext_ln325_fu_3036_p1;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        smem_address1 = zext_ln323_fu_2982_p1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        smem_address1 = zext_ln312_fu_2925_p1;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        smem_address1 = zext_ln310_fu_2878_p1;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        smem_address1 = zext_ln308_fu_2838_p1;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        smem_address1 = zext_ln306_fu_2794_p1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        smem_address1 = zext_ln110_fu_2659_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        smem_address1 = zext_ln108_fu_2609_p1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        smem_address1 = zext_ln106_fu_2559_p1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        smem_address1 = zext_ln104_fu_2497_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        smem_address1 = zext_ln220_fu_2422_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        smem_address1 = zext_ln218_fu_2375_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        smem_address1 = zext_ln216_fu_2335_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        smem_address1 = zext_ln214_fu_2291_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        smem_address1 = zext_ln203_fu_2200_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        smem_address1 = zext_ln201_fu_2160_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        smem_address1 = zext_ln199_fu_2120_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        smem_address1 = zext_ln197_fu_2062_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        smem_address1 = zext_ln187_fu_1991_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        smem_address1 = zext_ln185_fu_1944_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        smem_address1 = zext_ln183_fu_1904_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        smem_address1 = zext_ln181_fu_1860_p1;
    end else begin
        smem_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state7))) begin
        smem_ce0 = 1'b1;
    end else begin
        smem_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state7))) begin
        smem_ce1 = 1'b1;
    end else begin
        smem_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state17))) begin
        smem_d0 = DATA_y_q0;
    end else if (((1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state7))) begin
        smem_d0 = DATA_x_q0;
    end else begin
        smem_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state17))) begin
        smem_d1 = DATA_y_q1;
    end else if (((1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state7))) begin
        smem_d1 = DATA_x_q1;
    end else begin
        smem_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state7))) begin
        smem_we0 = 1'b1;
    end else begin
        smem_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state7))) begin
        smem_we1 = 1'b1;
    end else begin
        smem_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        twiddles8_reversed8_address0 = grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_twiddles8_reversed8_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        twiddles8_reversed8_address0 = grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_twiddles8_reversed8_address0;
    end else begin
        twiddles8_reversed8_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        twiddles8_reversed8_ce0 = grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_twiddles8_reversed8_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        twiddles8_reversed8_ce0 = grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_twiddles8_reversed8_ce0;
    end else begin
        twiddles8_reversed8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state80)) begin
        work_x_address0 = zext_ln404_fu_4033_p1;
    end else if ((1'b1 == ap_CS_fsm_state73)) begin
        work_x_address0 = zext_ln402_fu_3973_p1;
    end else if ((1'b1 == ap_CS_fsm_state72)) begin
        work_x_address0 = zext_ln403_fu_3919_p1;
    end else if ((1'b1 == ap_CS_fsm_state66)) begin
        work_x_address0 = zext_ln405_fu_3891_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        work_x_address0 = grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_work_x_address0;
    end else begin
        work_x_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        work_x_address1 = zext_ln408_fu_4052_p1;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        work_x_address1 = zext_ln407_fu_4014_p1;
    end else if ((1'b1 == ap_CS_fsm_state73)) begin
        work_x_address1 = zext_ln406_fu_3990_p1;
    end else if ((1'b1 == ap_CS_fsm_state66)) begin
        work_x_address1 = zext_ln376_fu_3874_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        work_x_address1 = grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_work_x_address1;
    end else begin
        work_x_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state73) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state66))) begin
        work_x_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        work_x_ce0 = grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_work_x_ce0;
    end else begin
        work_x_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state73) | (1'b1 == ap_CS_fsm_state81) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state66))) begin
        work_x_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        work_x_ce1 = grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_work_x_ce1;
    end else begin
        work_x_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state80)) begin
        work_x_d0 = bitcast_ln404_fu_4039_p1;
    end else if ((1'b1 == ap_CS_fsm_state73)) begin
        work_x_d0 = bitcast_ln402_fu_3979_p1;
    end else if ((1'b1 == ap_CS_fsm_state72)) begin
        work_x_d0 = bitcast_ln403_fu_3925_p1;
    end else if ((1'b1 == ap_CS_fsm_state66)) begin
        work_x_d0 = bitcast_ln405_fu_3897_p1;
    end else begin
        work_x_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        work_x_d1 = bitcast_ln408_fu_4058_p1;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        work_x_d1 = bitcast_ln407_fu_4020_p1;
    end else if ((1'b1 == ap_CS_fsm_state73)) begin
        work_x_d1 = bitcast_ln406_fu_3996_p1;
    end else if ((1'b1 == ap_CS_fsm_state66)) begin
        work_x_d1 = bitcast_ln401_fu_3879_p1;
    end else begin
        work_x_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state73) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state66))) begin
        work_x_we0 = 1'b1;
    end else begin
        work_x_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state73) | (1'b1 == ap_CS_fsm_state81) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state66))) begin
        work_x_we1 = 1'b1;
    end else begin
        work_x_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state80)) begin
        work_y_address0 = zext_ln404_fu_4033_p1;
    end else if ((1'b1 == ap_CS_fsm_state73)) begin
        work_y_address0 = zext_ln402_fu_3973_p1;
    end else if ((1'b1 == ap_CS_fsm_state72)) begin
        work_y_address0 = zext_ln403_fu_3919_p1;
    end else if ((1'b1 == ap_CS_fsm_state66)) begin
        work_y_address0 = zext_ln405_fu_3891_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        work_y_address0 = grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_work_y_address0;
    end else begin
        work_y_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        work_y_address1 = zext_ln408_fu_4052_p1;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        work_y_address1 = zext_ln407_fu_4014_p1;
    end else if ((1'b1 == ap_CS_fsm_state73)) begin
        work_y_address1 = zext_ln406_fu_3990_p1;
    end else if ((1'b1 == ap_CS_fsm_state66)) begin
        work_y_address1 = zext_ln376_fu_3874_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        work_y_address1 = grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_work_y_address1;
    end else begin
        work_y_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state73) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state66))) begin
        work_y_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        work_y_ce0 = grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_work_y_ce0;
    end else begin
        work_y_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state73) | (1'b1 == ap_CS_fsm_state81) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state66))) begin
        work_y_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        work_y_ce1 = grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_work_y_ce1;
    end else begin
        work_y_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state80)) begin
        work_y_d0 = bitcast_ln413_fu_4044_p1;
    end else if ((1'b1 == ap_CS_fsm_state73)) begin
        work_y_d0 = bitcast_ln411_fu_4001_p1;
    end else if ((1'b1 == ap_CS_fsm_state72)) begin
        work_y_d0 = bitcast_ln412_fu_3930_p1;
    end else if ((1'b1 == ap_CS_fsm_state66)) begin
        work_y_d0 = bitcast_ln414_fu_3907_p1;
    end else begin
        work_y_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        work_y_d1 = bitcast_ln417_fu_4063_p1;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        work_y_d1 = bitcast_ln416_fu_4025_p1;
    end else if ((1'b1 == ap_CS_fsm_state73)) begin
        work_y_d1 = bitcast_ln415_fu_4006_p1;
    end else if ((1'b1 == ap_CS_fsm_state66)) begin
        work_y_d1 = bitcast_ln410_fu_3902_p1;
    end else begin
        work_y_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state73) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state66))) begin
        work_y_we0 = 1'b1;
    end else begin
        work_y_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state73) | (1'b1 == ap_CS_fsm_state81) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state66))) begin
        work_y_we1 = 1'b1;
    end else begin
        work_y_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln176_fu_1807_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state8 : begin
            if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln191_fu_2010_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state13 : begin
            if (((1'b1 == ap_CS_fsm_state13) & (icmp_ln208_fu_2238_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state18 : begin
            if (((1'b1 == ap_CS_fsm_state18) & (icmp_ln224_fu_2441_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            if (((grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state27))) begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end
        end
        ap_ST_fsm_state28 : begin
            if (((1'b1 == ap_CS_fsm_state28) & (icmp_ln301_fu_2741_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state33 : begin
            if (((1'b1 == ap_CS_fsm_state33) & (icmp_ln317_fu_2944_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state38;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state38 : begin
            if (((1'b1 == ap_CS_fsm_state38) & (icmp_ln334_fu_3154_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state43;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state39;
            end
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state43 : begin
            if (((1'b1 == ap_CS_fsm_state43) & (icmp_ln350_fu_3357_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state48;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state44;
            end
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            if (((1'b1 == ap_CS_fsm_state51) & (icmp_ln376_fu_3639_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state52;
            end
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state56;
        end
        ap_ST_fsm_state56 : begin
            ap_NS_fsm = ap_ST_fsm_state57;
        end
        ap_ST_fsm_state57 : begin
            ap_NS_fsm = ap_ST_fsm_state58;
        end
        ap_ST_fsm_state58 : begin
            ap_NS_fsm = ap_ST_fsm_state59;
        end
        ap_ST_fsm_state59 : begin
            ap_NS_fsm = ap_ST_fsm_state60;
        end
        ap_ST_fsm_state60 : begin
            ap_NS_fsm = ap_ST_fsm_state61;
        end
        ap_ST_fsm_state61 : begin
            ap_NS_fsm = ap_ST_fsm_state62;
        end
        ap_ST_fsm_state62 : begin
            ap_NS_fsm = ap_ST_fsm_state63;
        end
        ap_ST_fsm_state63 : begin
            ap_NS_fsm = ap_ST_fsm_state64;
        end
        ap_ST_fsm_state64 : begin
            ap_NS_fsm = ap_ST_fsm_state65;
        end
        ap_ST_fsm_state65 : begin
            ap_NS_fsm = ap_ST_fsm_state66;
        end
        ap_ST_fsm_state66 : begin
            ap_NS_fsm = ap_ST_fsm_state67;
        end
        ap_ST_fsm_state67 : begin
            ap_NS_fsm = ap_ST_fsm_state68;
        end
        ap_ST_fsm_state68 : begin
            ap_NS_fsm = ap_ST_fsm_state69;
        end
        ap_ST_fsm_state69 : begin
            ap_NS_fsm = ap_ST_fsm_state70;
        end
        ap_ST_fsm_state70 : begin
            ap_NS_fsm = ap_ST_fsm_state71;
        end
        ap_ST_fsm_state71 : begin
            ap_NS_fsm = ap_ST_fsm_state72;
        end
        ap_ST_fsm_state72 : begin
            ap_NS_fsm = ap_ST_fsm_state73;
        end
        ap_ST_fsm_state73 : begin
            ap_NS_fsm = ap_ST_fsm_state74;
        end
        ap_ST_fsm_state74 : begin
            ap_NS_fsm = ap_ST_fsm_state75;
        end
        ap_ST_fsm_state75 : begin
            ap_NS_fsm = ap_ST_fsm_state76;
        end
        ap_ST_fsm_state76 : begin
            ap_NS_fsm = ap_ST_fsm_state77;
        end
        ap_ST_fsm_state77 : begin
            ap_NS_fsm = ap_ST_fsm_state78;
        end
        ap_ST_fsm_state78 : begin
            ap_NS_fsm = ap_ST_fsm_state79;
        end
        ap_ST_fsm_state79 : begin
            ap_NS_fsm = ap_ST_fsm_state80;
        end
        ap_ST_fsm_state80 : begin
            ap_NS_fsm = ap_ST_fsm_state81;
        end
        ap_ST_fsm_state81 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln105_1_fu_3400_p2 = (zext_ln364_fu_3391_p1 + 10'd8);

assign add_ln105_fu_2502_p2 = (add_ln238_fu_2491_p2 + 10'd8);

assign add_ln106_1_fu_3452_p2 = (zext_ln364_reg_4764 + 10'd16);

assign add_ln106_fu_2554_p2 = (add_ln238_reg_4406 + 10'd16);

assign add_ln107_1_fu_3462_p2 = (zext_ln364_reg_4764 + 10'd24);

assign add_ln107_fu_2564_p2 = (add_ln238_reg_4406 + 10'd24);

assign add_ln108_1_fu_3502_p2 = (zext_ln364_reg_4764 + 10'd32);

assign add_ln108_fu_2604_p2 = (add_ln238_reg_4406 + 10'd32);

assign add_ln109_1_fu_3512_p2 = (zext_ln364_reg_4764 + 10'd40);

assign add_ln109_fu_2614_p2 = (add_ln238_reg_4406 + 10'd40);

assign add_ln110_1_fu_3552_p2 = (zext_ln364_reg_4764 + 10'd48);

assign add_ln110_fu_2654_p2 = (add_ln238_reg_4406 + 10'd48);

assign add_ln111_1_fu_3562_p2 = (zext_ln364_reg_4764 + 10'd56);

assign add_ln111_fu_2664_p2 = (add_ln238_reg_4406 + 10'd56);

assign add_ln176_fu_1813_p2 = (tid_fu_176 + 7'd1);

assign add_ln182_fu_1864_p2 = ($signed(zext_ln174_2_fu_1857_p1) + $signed(9'd264));

assign add_ln183_fu_1898_p2 = (zext_ln174_1_fu_1895_p1 + 8'd66);

assign add_ln184_fu_1909_p2 = ($signed(zext_ln174_2_reg_4153) + $signed(9'd330));

assign add_ln185_fu_1939_p2 = ($signed(zext_ln174_1_reg_4169) + $signed(8'd132));

assign add_ln186_fu_1949_p2 = ($signed(zext_ln174_1_reg_4169) + $signed(8'd140));

assign add_ln187_fu_1986_p2 = (zext_ln174_2_reg_4153 + 9'd198);

assign add_ln188_fu_1996_p2 = (zext_ln174_fu_1983_p1 + 10'd462);

assign add_ln191_fu_2016_p2 = (tid_1_fu_200 + 7'd1);

assign add_ln198_fu_2071_p2 = (offset_1_fu_2056_p2 + 10'd32);

assign add_ln199_fu_2115_p2 = (offset_1_reg_4198 + 10'd8);

assign add_ln200_fu_2125_p2 = (offset_1_reg_4198 + 10'd40);

assign add_ln201_fu_2155_p2 = (offset_1_reg_4198 + 10'd16);

assign add_ln202_fu_2165_p2 = (offset_1_reg_4198 + 10'd48);

assign add_ln203_fu_2195_p2 = (offset_1_reg_4198 + 10'd24);

assign add_ln204_fu_2205_p2 = (offset_1_reg_4198 + 10'd56);

assign add_ln208_fu_2244_p2 = (tid_3_fu_204 + 7'd1);

assign add_ln215_fu_2295_p2 = ($signed(zext_ln174_5_fu_2288_p1) + $signed(9'd264));

assign add_ln216_fu_2329_p2 = (zext_ln174_4_fu_2326_p1 + 8'd66);

assign add_ln217_fu_2340_p2 = ($signed(zext_ln174_5_reg_4356) + $signed(9'd330));

assign add_ln218_fu_2370_p2 = ($signed(zext_ln174_4_reg_4372) + $signed(8'd132));

assign add_ln219_fu_2380_p2 = ($signed(zext_ln174_4_reg_4372) + $signed(8'd140));

assign add_ln220_fu_2417_p2 = (zext_ln174_5_reg_4356 + 9'd198);

assign add_ln221_fu_2427_p2 = (zext_ln174_3_fu_2414_p1 + 10'd462);

assign add_ln224_fu_2447_p2 = (tid_4_fu_240 + 7'd1);

assign add_ln238_fu_2491_p2 = (zext_ln238_fu_2487_p1 + zext_ln115_1_fu_2471_p1);

assign add_ln301_fu_2747_p2 = (tid_6_fu_244 + 7'd1);

assign add_ln307_fu_2798_p2 = ($signed(zext_ln174_8_fu_2791_p1) + $signed(9'd288));

assign add_ln308_fu_2832_p2 = (zext_ln174_7_fu_2829_p1 + 8'd72);

assign add_ln309_fu_2843_p2 = ($signed(zext_ln174_8_reg_4511) + $signed(9'd360));

assign add_ln310_fu_2873_p2 = ($signed(zext_ln174_7_reg_4527) + $signed(8'd144));

assign add_ln311_fu_2883_p2 = ($signed(zext_ln174_7_reg_4527) + $signed(8'd176));

assign add_ln312_fu_2920_p2 = (zext_ln174_8_reg_4511 + 9'd216);

assign add_ln313_fu_2930_p2 = (zext_ln174_6_fu_2917_p1 + 10'd504);

assign add_ln317_fu_2950_p2 = (tid_7_fu_248 + 7'd1);

assign add_ln324_fu_2987_p2 = (zext_ln321_fu_2978_p1 + 10'd32);

assign add_ln325_fu_3031_p2 = (zext_ln321_reg_4561 + 10'd8);

assign add_ln326_fu_3041_p2 = (zext_ln321_reg_4561 + 10'd40);

assign add_ln327_fu_3071_p2 = (zext_ln321_reg_4561 + 10'd16);

assign add_ln328_fu_3081_p2 = (zext_ln321_reg_4561 + 10'd48);

assign add_ln329_fu_3111_p2 = (zext_ln321_reg_4561 + 10'd24);

assign add_ln330_fu_3121_p2 = (zext_ln321_reg_4561 + 10'd56);

assign add_ln334_fu_3160_p2 = (tid_8_fu_252 + 7'd1);

assign add_ln341_fu_3211_p2 = ($signed(zext_ln174_11_fu_3204_p1) + $signed(9'd288));

assign add_ln342_fu_3245_p2 = (zext_ln174_10_fu_3242_p1 + 8'd72);

assign add_ln343_fu_3256_p2 = ($signed(zext_ln174_11_reg_4714) + $signed(9'd360));

assign add_ln344_fu_3286_p2 = ($signed(zext_ln174_10_reg_4730) + $signed(8'd144));

assign add_ln345_fu_3296_p2 = ($signed(zext_ln174_10_reg_4730) + $signed(8'd176));

assign add_ln346_fu_3333_p2 = (zext_ln174_11_reg_4714 + 9'd216);

assign add_ln347_fu_3343_p2 = (zext_ln174_9_fu_3330_p1 + 10'd504);

assign add_ln350_fu_3363_p2 = (tid_9_fu_288 + 7'd1);

assign add_ln376_fu_3645_p2 = (tid_10_fu_292 + 7'd1);

assign add_ln406_fu_3984_p2 = ($signed(zext_ln376_1_fu_3935_p1) + $signed(9'd320));

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_state46 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_state49 = ap_CS_fsm[32'd48];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state50 = ap_CS_fsm[32'd49];

assign ap_CS_fsm_state51 = ap_CS_fsm[32'd50];

assign ap_CS_fsm_state52 = ap_CS_fsm[32'd51];

assign ap_CS_fsm_state53 = ap_CS_fsm[32'd52];

assign ap_CS_fsm_state54 = ap_CS_fsm[32'd53];

assign ap_CS_fsm_state55 = ap_CS_fsm[32'd54];

assign ap_CS_fsm_state56 = ap_CS_fsm[32'd55];

assign ap_CS_fsm_state57 = ap_CS_fsm[32'd56];

assign ap_CS_fsm_state58 = ap_CS_fsm[32'd57];

assign ap_CS_fsm_state59 = ap_CS_fsm[32'd58];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state60 = ap_CS_fsm[32'd59];

assign ap_CS_fsm_state61 = ap_CS_fsm[32'd60];

assign ap_CS_fsm_state62 = ap_CS_fsm[32'd61];

assign ap_CS_fsm_state63 = ap_CS_fsm[32'd62];

assign ap_CS_fsm_state64 = ap_CS_fsm[32'd63];

assign ap_CS_fsm_state65 = ap_CS_fsm[32'd64];

assign ap_CS_fsm_state66 = ap_CS_fsm[32'd65];

assign ap_CS_fsm_state68 = ap_CS_fsm[32'd67];

assign ap_CS_fsm_state69 = ap_CS_fsm[32'd68];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state70 = ap_CS_fsm[32'd69];

assign ap_CS_fsm_state72 = ap_CS_fsm[32'd71];

assign ap_CS_fsm_state73 = ap_CS_fsm[32'd72];

assign ap_CS_fsm_state74 = ap_CS_fsm[32'd73];

assign ap_CS_fsm_state76 = ap_CS_fsm[32'd75];

assign ap_CS_fsm_state77 = ap_CS_fsm[32'd76];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state80 = ap_CS_fsm[32'd79];

assign ap_CS_fsm_state81 = ap_CS_fsm[32'd80];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign bitcast_ln398_10_fu_3798_p1 = reg_1742;

assign bitcast_ln398_11_fu_3808_p1 = xor_ln398_5_fu_3802_p2;

assign bitcast_ln398_12_fu_3844_p1 = reg_1742;

assign bitcast_ln398_13_fu_3854_p1 = xor_ln398_6_fu_3848_p2;

assign bitcast_ln398_14_fu_3859_p1 = reg_1737;

assign bitcast_ln398_15_fu_3869_p1 = xor_ln398_7_fu_3863_p2;

assign bitcast_ln398_16_fu_3938_p1 = reg_1728;

assign bitcast_ln398_17_fu_3948_p1 = xor_ln398_8_fu_3942_p2;

assign bitcast_ln398_18_fu_3953_p1 = reg_1719;

assign bitcast_ln398_19_fu_3963_p1 = xor_ln398_9_fu_3957_p2;

assign bitcast_ln398_1_fu_3762_p1 = xor_ln398_fu_3756_p2;

assign bitcast_ln398_2_fu_3767_p1 = reg_1704;

assign bitcast_ln398_3_fu_3777_p1 = xor_ln398_1_fu_3771_p2;

assign bitcast_ln398_4_fu_3814_p1 = reg_1770;

assign bitcast_ln398_5_fu_3824_p1 = xor_ln398_2_fu_3818_p2;

assign bitcast_ln398_6_fu_3829_p1 = reg_1763;

assign bitcast_ln398_7_fu_3839_p1 = xor_ln398_3_fu_3833_p2;

assign bitcast_ln398_8_fu_3782_p1 = reg_1737;

assign bitcast_ln398_9_fu_3792_p1 = xor_ln398_4_fu_3786_p2;

assign bitcast_ln398_fu_3752_p1 = reg_1712;

assign bitcast_ln401_fu_3879_p1 = grp_fu_1602_p2;

assign bitcast_ln402_fu_3979_p1 = grp_fu_1602_p2;

assign bitcast_ln403_fu_3925_p1 = grp_fu_1602_p2;

assign bitcast_ln404_fu_4039_p1 = grp_fu_1602_p2;

assign bitcast_ln405_fu_3897_p1 = grp_fu_1612_p2;

assign bitcast_ln406_fu_3996_p1 = grp_fu_1612_p2;

assign bitcast_ln407_fu_4020_p1 = reg_1763;

assign bitcast_ln408_fu_4058_p1 = reg_1704;

assign bitcast_ln410_fu_3902_p1 = grp_fu_1607_p2;

assign bitcast_ln411_fu_4001_p1 = grp_fu_1607_p2;

assign bitcast_ln412_fu_3930_p1 = grp_fu_1607_p2;

assign bitcast_ln413_fu_4044_p1 = grp_fu_1607_p2;

assign bitcast_ln414_fu_3907_p1 = grp_fu_1617_p2;

assign bitcast_ln415_fu_4006_p1 = grp_fu_1617_p2;

assign bitcast_ln416_fu_4025_p1 = reg_1770;

assign bitcast_ln417_fu_4063_p1 = reg_1712;

assign grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_ap_start = grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_ap_start_reg;

assign grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_ap_start = grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580_ap_start_reg;

assign hi_1_fu_2461_p4 = {{tid_4_fu_240[5:3]}};

assign hi_fu_2026_p4 = {{tid_1_fu_200[5:3]}};

assign icmp_ln176_fu_1807_p2 = ((tid_fu_176 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln191_fu_2010_p2 = ((tid_1_fu_200 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln208_fu_2238_p2 = ((tid_3_fu_204 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln224_fu_2441_p2 = ((tid_4_fu_240 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln301_fu_2741_p2 = ((tid_6_fu_244 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln317_fu_2944_p2 = ((tid_7_fu_248 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln334_fu_3154_p2 = ((tid_8_fu_252 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln350_fu_3357_p2 = ((tid_9_fu_288 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln376_fu_3639_p2 = ((tid_10_fu_292 == 7'd64) ? 1'b1 : 1'b0);

assign offset_1_fu_2056_p2 = (zext_ln195_fu_2052_p1 + zext_ln115_fu_2036_p1);

assign offset_2_fu_2250_p1 = tid_3_fu_204[5:0];

assign offset_3_fu_2753_p1 = tid_6_fu_244[5:0];

assign offset_4_fu_2970_p3 = {{tmp_18_fu_2956_p4}, {trunc_ln321_fu_2966_p1}};

assign offset_5_fu_3166_p1 = tid_8_fu_252[5:0];

assign offset_fu_1819_p1 = tid_fu_176[5:0];

assign or_ln182_fu_1836_p2 = (shl_ln1_fu_1823_p3 | 9'd1);

assign or_ln183_fu_1875_p2 = (shl_ln1_reg_4126 | 9'd4);

assign or_ln184_fu_1885_p2 = (shl_ln1_reg_4126 | 9'd5);

assign or_ln185_fu_1919_p2 = (shl_ln1_reg_4126 | 9'd2);

assign or_ln186_fu_1929_p2 = (shl_ln1_reg_4126 | 9'd3);

assign or_ln187_fu_1963_p2 = (shl_ln1_reg_4126 | 9'd6);

assign or_ln188_fu_1973_p2 = (shl_ln1_reg_4126 | 9'd7);

assign or_ln198_fu_2104_p2 = (shl_ln2_fu_2092_p3 | 9'd4);

assign or_ln199_fu_2135_p2 = (shl_ln2_reg_4230 | 9'd1);

assign or_ln1_fu_2475_p5 = {{{{trunc_ln235_fu_2457_p1}, {2'd0}}, {trunc_ln235_fu_2457_p1}}, {1'd0}};

assign or_ln200_fu_2145_p2 = (shl_ln2_reg_4230 | 9'd5);

assign or_ln201_fu_2175_p2 = (shl_ln2_reg_4230 | 9'd2);

assign or_ln202_fu_2185_p2 = (shl_ln2_reg_4230 | 9'd6);

assign or_ln203_fu_2215_p2 = (shl_ln2_reg_4230 | 9'd3);

assign or_ln204_fu_2225_p2 = (shl_ln2_reg_4230 | 9'd7);

assign or_ln215_fu_2267_p2 = (shl_ln3_fu_2254_p3 | 9'd1);

assign or_ln216_fu_2306_p2 = (shl_ln3_reg_4281 | 9'd4);

assign or_ln217_fu_2316_p2 = (shl_ln3_reg_4281 | 9'd5);

assign or_ln218_fu_2350_p2 = (shl_ln3_reg_4281 | 9'd2);

assign or_ln219_fu_2360_p2 = (shl_ln3_reg_4281 | 9'd3);

assign or_ln220_fu_2394_p2 = (shl_ln3_reg_4281 | 9'd6);

assign or_ln221_fu_2404_p2 = (shl_ln3_reg_4281 | 9'd7);

assign or_ln227_fu_2543_p2 = (shl_ln4_fu_2531_p3 | 9'd1);

assign or_ln228_fu_2584_p2 = (shl_ln4_reg_4433 | 9'd2);

assign or_ln229_fu_2594_p2 = (shl_ln4_reg_4433 | 9'd3);

assign or_ln230_fu_2634_p2 = (shl_ln4_reg_4433 | 9'd4);

assign or_ln231_fu_2644_p2 = (shl_ln4_reg_4433 | 9'd5);

assign or_ln232_fu_2684_p2 = (shl_ln4_reg_4433 | 9'd6);

assign or_ln233_fu_2694_p2 = (shl_ln4_reg_4433 | 9'd7);

assign or_ln307_fu_2770_p2 = (shl_ln6_fu_2757_p3 | 9'd1);

assign or_ln308_fu_2809_p2 = (shl_ln6_reg_4484 | 9'd4);

assign or_ln309_fu_2819_p2 = (shl_ln6_reg_4484 | 9'd5);

assign or_ln310_fu_2853_p2 = (shl_ln6_reg_4484 | 9'd2);

assign or_ln311_fu_2863_p2 = (shl_ln6_reg_4484 | 9'd3);

assign or_ln312_fu_2897_p2 = (shl_ln6_reg_4484 | 9'd6);

assign or_ln313_fu_2907_p2 = (shl_ln6_reg_4484 | 9'd7);

assign or_ln324_fu_3020_p2 = (shl_ln7_fu_3008_p3 | 9'd4);

assign or_ln325_fu_3051_p2 = (shl_ln7_reg_4588 | 9'd1);

assign or_ln326_fu_3061_p2 = (shl_ln7_reg_4588 | 9'd5);

assign or_ln327_fu_3091_p2 = (shl_ln7_reg_4588 | 9'd2);

assign or_ln328_fu_3101_p2 = (shl_ln7_reg_4588 | 9'd6);

assign or_ln329_fu_3131_p2 = (shl_ln7_reg_4588 | 9'd3);

assign or_ln330_fu_3141_p2 = (shl_ln7_reg_4588 | 9'd7);

assign or_ln341_fu_3183_p2 = (shl_ln8_fu_3170_p3 | 9'd1);

assign or_ln342_fu_3222_p2 = (shl_ln8_reg_4639 | 9'd4);

assign or_ln343_fu_3232_p2 = (shl_ln8_reg_4639 | 9'd5);

assign or_ln344_fu_3266_p2 = (shl_ln8_reg_4639 | 9'd2);

assign or_ln345_fu_3276_p2 = (shl_ln8_reg_4639 | 9'd3);

assign or_ln346_fu_3310_p2 = (shl_ln8_reg_4639 | 9'd6);

assign or_ln347_fu_3320_p2 = (shl_ln8_reg_4639 | 9'd7);

assign or_ln353_fu_3441_p2 = (shl_ln9_fu_3429_p3 | 9'd1);

assign or_ln354_fu_3482_p2 = (shl_ln9_reg_4791 | 9'd2);

assign or_ln355_fu_3492_p2 = (shl_ln9_reg_4791 | 9'd3);

assign or_ln356_fu_3532_p2 = (shl_ln9_reg_4791 | 9'd4);

assign or_ln357_fu_3542_p2 = (shl_ln9_reg_4791 | 9'd5);

assign or_ln358_fu_3582_p2 = (shl_ln9_reg_4791 | 9'd6);

assign or_ln359_fu_3592_p2 = (shl_ln9_reg_4791 | 9'd7);

assign or_ln380_fu_3663_p2 = (shl_ln_fu_3655_p3 | 9'd1);

assign or_ln381_fu_3714_p2 = (shl_ln_reg_4843 | 9'd2);

assign or_ln382_fu_3675_p2 = (shl_ln_fu_3655_p3 | 9'd3);

assign or_ln383_fu_3741_p2 = (shl_ln_reg_4843 | 9'd4);

assign or_ln384_fu_3692_p2 = (shl_ln_reg_4843 | 9'd5);

assign or_ln385_fu_3725_p2 = (shl_ln_reg_4843 | 9'd6);

assign or_ln386_fu_3703_p2 = (shl_ln_reg_4843 | 9'd7);

assign or_ln_fu_2040_p5 = {{{{trunc_ln193_fu_2022_p1}, {2'd0}}, {trunc_ln193_fu_2022_p1}}, {1'd0}};

assign sext_ln186_fu_1954_p1 = $signed(add_ln186_fu_1949_p2);

assign sext_ln219_fu_2385_p1 = $signed(add_ln219_fu_2380_p2);

assign sext_ln311_fu_2888_p1 = $signed(add_ln311_fu_2883_p2);

assign sext_ln345_fu_3301_p1 = $signed(add_ln345_fu_3296_p2);

assign sext_ln404_fu_4030_p1 = xor_ln402_reg_5132;

assign sext_ln407_fu_4011_p1 = zext_ln403_cast_reg_5117;

assign sext_ln408_fu_4049_p1 = xor_ln402_reg_5132;

assign shl_ln1_fu_1823_p3 = {{offset_fu_1819_p1}, {3'd0}};

assign shl_ln2_fu_2092_p3 = {{trunc_ln197_reg_4213}, {3'd0}};

assign shl_ln3_fu_2254_p3 = {{offset_2_fu_2250_p1}, {3'd0}};

assign shl_ln4_fu_2531_p3 = {{trunc_ln226_reg_4401}, {3'd0}};

assign shl_ln6_fu_2757_p3 = {{offset_3_fu_2753_p1}, {3'd0}};

assign shl_ln7_fu_3008_p3 = {{trunc_ln321_reg_4556}, {3'd0}};

assign shl_ln8_fu_3170_p3 = {{offset_5_fu_3166_p1}, {3'd0}};

assign shl_ln9_fu_3429_p3 = {{trunc_ln352_reg_4759}, {3'd0}};

assign shl_ln_fu_3655_p3 = {{trunc_ln379_fu_3651_p1}, {3'd0}};

assign tmp_18_fu_2956_p4 = {{tid_7_fu_248[5:3]}};

assign tmp_2_fu_3383_p3 = {{tmp_s_fu_3373_p4}, {trunc_ln352_fu_3369_p1}};

assign tmp_s_fu_3373_p4 = {{tid_9_fu_288[5:3]}};

assign trunc_ln193_fu_2022_p1 = tid_1_fu_200[2:0];

assign trunc_ln197_fu_2067_p1 = tid_1_fu_200[5:0];

assign trunc_ln226_fu_2453_p1 = tid_4_fu_240[5:0];

assign trunc_ln235_fu_2457_p1 = tid_4_fu_240[2:0];

assign trunc_ln321_fu_2966_p1 = tid_7_fu_248[5:0];

assign trunc_ln352_fu_3369_p1 = tid_9_fu_288[5:0];

assign trunc_ln379_fu_3651_p1 = tid_10_fu_292[5:0];

assign xor_ln398_1_fu_3771_p2 = (bitcast_ln398_2_fu_3767_p1 ^ 64'd9223372036854775808);

assign xor_ln398_2_fu_3818_p2 = (bitcast_ln398_4_fu_3814_p1 ^ 64'd9223372036854775808);

assign xor_ln398_3_fu_3833_p2 = (bitcast_ln398_6_fu_3829_p1 ^ 64'd9223372036854775808);

assign xor_ln398_4_fu_3786_p2 = (bitcast_ln398_8_fu_3782_p1 ^ 64'd9223372036854775808);

assign xor_ln398_5_fu_3802_p2 = (bitcast_ln398_10_fu_3798_p1 ^ 64'd9223372036854775808);

assign xor_ln398_6_fu_3848_p2 = (bitcast_ln398_12_fu_3844_p1 ^ 64'd9223372036854775808);

assign xor_ln398_7_fu_3863_p2 = (bitcast_ln398_14_fu_3859_p1 ^ 64'd9223372036854775808);

assign xor_ln398_8_fu_3942_p2 = (bitcast_ln398_16_fu_3938_p1 ^ 64'd9223372036854775808);

assign xor_ln398_9_fu_3957_p2 = (bitcast_ln398_18_fu_3953_p1 ^ 64'd9223372036854775808);

assign xor_ln398_fu_3756_p2 = (bitcast_ln398_fu_3752_p1 ^ 64'd9223372036854775808);

assign xor_ln402_fu_3968_p2 = (tid_17_reg_4831 ^ 7'd64);

assign zext_ln104_1_fu_3395_p1 = tmp_2_fu_3383_p3;

assign zext_ln104_fu_2497_p1 = add_ln238_fu_2491_p2;

assign zext_ln105_1_fu_3406_p1 = add_ln105_1_fu_3400_p2;

assign zext_ln105_fu_2508_p1 = add_ln105_fu_2502_p2;

assign zext_ln106_1_fu_3457_p1 = add_ln106_1_fu_3452_p2;

assign zext_ln106_fu_2559_p1 = add_ln106_fu_2554_p2;

assign zext_ln107_1_fu_3467_p1 = add_ln107_1_fu_3462_p2;

assign zext_ln107_fu_2569_p1 = add_ln107_fu_2564_p2;

assign zext_ln108_1_fu_3507_p1 = add_ln108_1_fu_3502_p2;

assign zext_ln108_fu_2609_p1 = add_ln108_fu_2604_p2;

assign zext_ln109_1_fu_3517_p1 = add_ln109_1_fu_3512_p2;

assign zext_ln109_fu_2619_p1 = add_ln109_fu_2614_p2;

assign zext_ln110_1_fu_3557_p1 = add_ln110_1_fu_3552_p2;

assign zext_ln110_fu_2659_p1 = add_ln110_fu_2654_p2;

assign zext_ln111_1_fu_3567_p1 = add_ln111_1_fu_3562_p2;

assign zext_ln111_fu_2669_p1 = add_ln111_fu_2664_p2;

assign zext_ln115_1_fu_2471_p1 = hi_1_fu_2461_p4;

assign zext_ln115_fu_2036_p1 = hi_fu_2026_p4;

assign zext_ln174_10_fu_3242_p1 = offset_5_reg_4631;

assign zext_ln174_11_fu_3204_p1 = offset_5_reg_4631;

assign zext_ln174_1_fu_1895_p1 = offset_reg_4118;

assign zext_ln174_2_fu_1857_p1 = offset_reg_4118;

assign zext_ln174_3_fu_2414_p1 = offset_2_reg_4273;

assign zext_ln174_4_fu_2326_p1 = offset_2_reg_4273;

assign zext_ln174_5_fu_2288_p1 = offset_2_reg_4273;

assign zext_ln174_6_fu_2917_p1 = offset_3_reg_4476;

assign zext_ln174_7_fu_2829_p1 = offset_3_reg_4476;

assign zext_ln174_8_fu_2791_p1 = offset_3_reg_4476;

assign zext_ln174_9_fu_3330_p1 = offset_5_reg_4631;

assign zext_ln174_fu_1983_p1 = offset_reg_4118;

assign zext_ln181_1_fu_1831_p1 = shl_ln1_fu_1823_p3;

assign zext_ln181_fu_1860_p1 = offset_reg_4118;

assign zext_ln182_1_fu_1842_p1 = or_ln182_fu_1836_p2;

assign zext_ln182_fu_1870_p1 = add_ln182_fu_1864_p2;

assign zext_ln183_1_fu_1880_p1 = or_ln183_fu_1875_p2;

assign zext_ln183_fu_1904_p1 = add_ln183_fu_1898_p2;

assign zext_ln184_1_fu_1890_p1 = or_ln184_fu_1885_p2;

assign zext_ln184_fu_1914_p1 = add_ln184_fu_1909_p2;

assign zext_ln185_1_fu_1924_p1 = or_ln185_fu_1919_p2;

assign zext_ln185_fu_1944_p1 = add_ln185_fu_1939_p2;

assign zext_ln186_1_fu_1958_p1 = $unsigned(sext_ln186_fu_1954_p1);

assign zext_ln186_fu_1934_p1 = or_ln186_fu_1929_p2;

assign zext_ln187_1_fu_1968_p1 = or_ln187_fu_1963_p2;

assign zext_ln187_fu_1991_p1 = add_ln187_fu_1986_p2;

assign zext_ln188_1_fu_1978_p1 = or_ln188_fu_1973_p2;

assign zext_ln188_fu_2002_p1 = add_ln188_fu_1996_p2;

assign zext_ln195_fu_2052_p1 = or_ln_fu_2040_p5;

assign zext_ln197_1_fu_2099_p1 = shl_ln2_fu_2092_p3;

assign zext_ln197_fu_2062_p1 = offset_1_fu_2056_p2;

assign zext_ln198_1_fu_2110_p1 = or_ln198_fu_2104_p2;

assign zext_ln198_fu_2077_p1 = add_ln198_fu_2071_p2;

assign zext_ln199_1_fu_2140_p1 = or_ln199_fu_2135_p2;

assign zext_ln199_fu_2120_p1 = add_ln199_fu_2115_p2;

assign zext_ln200_1_fu_2150_p1 = or_ln200_fu_2145_p2;

assign zext_ln200_fu_2130_p1 = add_ln200_fu_2125_p2;

assign zext_ln201_1_fu_2180_p1 = or_ln201_fu_2175_p2;

assign zext_ln201_fu_2160_p1 = add_ln201_fu_2155_p2;

assign zext_ln202_1_fu_2190_p1 = or_ln202_fu_2185_p2;

assign zext_ln202_fu_2170_p1 = add_ln202_fu_2165_p2;

assign zext_ln203_1_fu_2220_p1 = or_ln203_fu_2215_p2;

assign zext_ln203_fu_2200_p1 = add_ln203_fu_2195_p2;

assign zext_ln204_1_fu_2230_p1 = or_ln204_fu_2225_p2;

assign zext_ln204_fu_2210_p1 = add_ln204_fu_2205_p2;

assign zext_ln214_1_fu_2262_p1 = shl_ln3_fu_2254_p3;

assign zext_ln214_fu_2291_p1 = offset_2_reg_4273;

assign zext_ln215_1_fu_2273_p1 = or_ln215_fu_2267_p2;

assign zext_ln215_fu_2301_p1 = add_ln215_fu_2295_p2;

assign zext_ln216_1_fu_2311_p1 = or_ln216_fu_2306_p2;

assign zext_ln216_fu_2335_p1 = add_ln216_fu_2329_p2;

assign zext_ln217_1_fu_2321_p1 = or_ln217_fu_2316_p2;

assign zext_ln217_fu_2345_p1 = add_ln217_fu_2340_p2;

assign zext_ln218_1_fu_2355_p1 = or_ln218_fu_2350_p2;

assign zext_ln218_fu_2375_p1 = add_ln218_fu_2370_p2;

assign zext_ln219_1_fu_2389_p1 = $unsigned(sext_ln219_fu_2385_p1);

assign zext_ln219_fu_2365_p1 = or_ln219_fu_2360_p2;

assign zext_ln220_1_fu_2399_p1 = or_ln220_fu_2394_p2;

assign zext_ln220_fu_2422_p1 = add_ln220_fu_2417_p2;

assign zext_ln221_1_fu_2409_p1 = or_ln221_fu_2404_p2;

assign zext_ln221_fu_2433_p1 = add_ln221_fu_2427_p2;

assign zext_ln226_fu_2538_p1 = shl_ln4_fu_2531_p3;

assign zext_ln227_fu_2549_p1 = or_ln227_fu_2543_p2;

assign zext_ln228_fu_2589_p1 = or_ln228_fu_2584_p2;

assign zext_ln229_fu_2599_p1 = or_ln229_fu_2594_p2;

assign zext_ln230_fu_2639_p1 = or_ln230_fu_2634_p2;

assign zext_ln231_fu_2649_p1 = or_ln231_fu_2644_p2;

assign zext_ln232_fu_2689_p1 = or_ln232_fu_2684_p2;

assign zext_ln233_fu_2699_p1 = or_ln233_fu_2694_p2;

assign zext_ln238_fu_2487_p1 = or_ln1_fu_2475_p5;

assign zext_ln306_1_fu_2765_p1 = shl_ln6_fu_2757_p3;

assign zext_ln306_fu_2794_p1 = offset_3_reg_4476;

assign zext_ln307_1_fu_2776_p1 = or_ln307_fu_2770_p2;

assign zext_ln307_fu_2804_p1 = add_ln307_fu_2798_p2;

assign zext_ln308_1_fu_2814_p1 = or_ln308_fu_2809_p2;

assign zext_ln308_fu_2838_p1 = add_ln308_fu_2832_p2;

assign zext_ln309_1_fu_2824_p1 = or_ln309_fu_2819_p2;

assign zext_ln309_fu_2848_p1 = add_ln309_fu_2843_p2;

assign zext_ln310_1_fu_2858_p1 = or_ln310_fu_2853_p2;

assign zext_ln310_fu_2878_p1 = add_ln310_fu_2873_p2;

assign zext_ln311_1_fu_2892_p1 = $unsigned(sext_ln311_fu_2888_p1);

assign zext_ln311_fu_2868_p1 = or_ln311_fu_2863_p2;

assign zext_ln312_1_fu_2902_p1 = or_ln312_fu_2897_p2;

assign zext_ln312_fu_2925_p1 = add_ln312_fu_2920_p2;

assign zext_ln313_1_fu_2912_p1 = or_ln313_fu_2907_p2;

assign zext_ln313_fu_2936_p1 = add_ln313_fu_2930_p2;

assign zext_ln321_fu_2978_p1 = offset_4_fu_2970_p3;

assign zext_ln323_1_fu_3015_p1 = shl_ln7_fu_3008_p3;

assign zext_ln323_fu_2982_p1 = offset_4_fu_2970_p3;

assign zext_ln324_1_fu_3026_p1 = or_ln324_fu_3020_p2;

assign zext_ln324_fu_2993_p1 = add_ln324_fu_2987_p2;

assign zext_ln325_1_fu_3056_p1 = or_ln325_fu_3051_p2;

assign zext_ln325_fu_3036_p1 = add_ln325_fu_3031_p2;

assign zext_ln326_1_fu_3066_p1 = or_ln326_fu_3061_p2;

assign zext_ln326_fu_3046_p1 = add_ln326_fu_3041_p2;

assign zext_ln327_1_fu_3096_p1 = or_ln327_fu_3091_p2;

assign zext_ln327_fu_3076_p1 = add_ln327_fu_3071_p2;

assign zext_ln328_1_fu_3106_p1 = or_ln328_fu_3101_p2;

assign zext_ln328_fu_3086_p1 = add_ln328_fu_3081_p2;

assign zext_ln329_1_fu_3136_p1 = or_ln329_fu_3131_p2;

assign zext_ln329_fu_3116_p1 = add_ln329_fu_3111_p2;

assign zext_ln330_1_fu_3146_p1 = or_ln330_fu_3141_p2;

assign zext_ln330_fu_3126_p1 = add_ln330_fu_3121_p2;

assign zext_ln340_1_fu_3178_p1 = shl_ln8_fu_3170_p3;

assign zext_ln340_fu_3207_p1 = offset_5_reg_4631;

assign zext_ln341_1_fu_3189_p1 = or_ln341_fu_3183_p2;

assign zext_ln341_fu_3217_p1 = add_ln341_fu_3211_p2;

assign zext_ln342_1_fu_3227_p1 = or_ln342_fu_3222_p2;

assign zext_ln342_fu_3251_p1 = add_ln342_fu_3245_p2;

assign zext_ln343_1_fu_3237_p1 = or_ln343_fu_3232_p2;

assign zext_ln343_fu_3261_p1 = add_ln343_fu_3256_p2;

assign zext_ln344_1_fu_3271_p1 = or_ln344_fu_3266_p2;

assign zext_ln344_fu_3291_p1 = add_ln344_fu_3286_p2;

assign zext_ln345_1_fu_3305_p1 = $unsigned(sext_ln345_fu_3301_p1);

assign zext_ln345_fu_3281_p1 = or_ln345_fu_3276_p2;

assign zext_ln346_1_fu_3315_p1 = or_ln346_fu_3310_p2;

assign zext_ln346_fu_3338_p1 = add_ln346_fu_3333_p2;

assign zext_ln347_1_fu_3325_p1 = or_ln347_fu_3320_p2;

assign zext_ln347_fu_3349_p1 = add_ln347_fu_3343_p2;

assign zext_ln352_fu_3436_p1 = shl_ln9_fu_3429_p3;

assign zext_ln353_fu_3447_p1 = or_ln353_fu_3441_p2;

assign zext_ln354_fu_3487_p1 = or_ln354_fu_3482_p2;

assign zext_ln355_fu_3497_p1 = or_ln355_fu_3492_p2;

assign zext_ln356_fu_3537_p1 = or_ln356_fu_3532_p2;

assign zext_ln357_fu_3547_p1 = or_ln357_fu_3542_p2;

assign zext_ln358_fu_3587_p1 = or_ln358_fu_3582_p2;

assign zext_ln359_fu_3597_p1 = or_ln359_fu_3592_p2;

assign zext_ln364_fu_3391_p1 = tmp_2_fu_3383_p3;

assign zext_ln376_1_fu_3935_p1 = tid_17_reg_4831;

assign zext_ln376_fu_3874_p1 = tid_17_reg_4831;

assign zext_ln379_fu_3736_p1 = shl_ln_reg_4843;

assign zext_ln380_fu_3669_p1 = or_ln380_fu_3663_p2;

assign zext_ln381_fu_3719_p1 = or_ln381_fu_3714_p2;

assign zext_ln382_fu_3681_p1 = or_ln382_fu_3675_p2;

assign zext_ln383_fu_3746_p1 = or_ln383_fu_3741_p2;

assign zext_ln384_fu_3697_p1 = or_ln384_fu_3692_p2;

assign zext_ln385_fu_3730_p1 = or_ln385_fu_3725_p2;

assign zext_ln386_fu_3708_p1 = or_ln386_fu_3703_p2;

assign zext_ln402_fu_3973_p1 = $unsigned(xor_ln402_fu_3968_p2);

assign zext_ln403_cast_fu_3912_p3 = {{1'd1}, {tid_17_reg_4831}};

assign zext_ln403_fu_3919_p1 = $unsigned(zext_ln403_cast_fu_3912_p3);

assign zext_ln404_fu_4033_p1 = $unsigned(sext_ln404_fu_4030_p1);

assign zext_ln405_cast_fu_3884_p3 = {{2'd2}, {tid_17_reg_4831}};

assign zext_ln405_fu_3891_p1 = zext_ln405_cast_fu_3884_p3;

assign zext_ln406_fu_3990_p1 = add_ln406_fu_3984_p2;

assign zext_ln407_fu_4014_p1 = $unsigned(sext_ln407_fu_4011_p1);

assign zext_ln408_fu_4052_p1 = $unsigned(sext_ln408_fu_4049_p1);

always @ (posedge ap_clk) begin
    shl_ln1_reg_4126[2:0] <= 3'b000;
    zext_ln174_2_reg_4153[8:6] <= 3'b000;
    zext_ln174_1_reg_4169[7:6] <= 2'b00;
    shl_ln2_reg_4230[2:0] <= 3'b000;
    shl_ln3_reg_4281[2:0] <= 3'b000;
    zext_ln174_5_reg_4356[8:6] <= 3'b000;
    zext_ln174_4_reg_4372[7:6] <= 2'b00;
    shl_ln4_reg_4433[2:0] <= 3'b000;
    shl_ln6_reg_4484[2:0] <= 3'b000;
    zext_ln174_8_reg_4511[8:6] <= 3'b000;
    zext_ln174_7_reg_4527[7:6] <= 2'b00;
    zext_ln321_reg_4561[9] <= 1'b0;
    shl_ln7_reg_4588[2:0] <= 3'b000;
    shl_ln8_reg_4639[2:0] <= 3'b000;
    zext_ln174_11_reg_4714[8:6] <= 3'b000;
    zext_ln174_10_reg_4730[7:6] <= 2'b00;
    zext_ln364_reg_4764[9] <= 1'b0;
    shl_ln9_reg_4791[2:0] <= 3'b000;
    shl_ln_reg_4843[2:0] <= 3'b000;
    zext_ln403_cast_reg_5117[7] <= 1'b1;
end

endmodule //fft1D_512
