set tool_name "ModelSim-Altera (VHDL)"
set corner_file_list {
	{{"Slow Model"} {control_logic.vho control_logic_vhd.sdo}}
	{{"Fast Model"} {control_logic_fast.vho control_logic_vhd_fast.sdo}}
}
