<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2020.02.07.23:07:53"
 outputDirectory="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Stratix V"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="5SGSMD5K2F40C2"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="2_H2"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_MGMTCLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_MGMTCLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_MGMTCLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_PCIEPLD_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_PCIEPLD_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_PCIEPLD_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_PCIEREFCLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_PCIEREFCLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_PCIEREFCLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_RECONFIGPLDCLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_RECONFIGPLDCLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_RECONFIGPLDCLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_RECONFIGREFCLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_RECONFIGREFCLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_RECONFIGREFCLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="drvstat" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="drvstat_derr_cor_ext_rcv"
       direction="input"
       role="derr_cor_ext_rcv"
       width="1" />
   <port
       name="drvstat_derr_cor_ext_rpl"
       direction="input"
       role="derr_cor_ext_rpl"
       width="1" />
   <port name="drvstat_derr_rpl" direction="input" role="derr_rpl" width="1" />
   <port name="drvstat_dlup_exit" direction="input" role="dlup_exit" width="1" />
   <port name="drvstat_ev128ns" direction="input" role="ev128ns" width="1" />
   <port name="drvstat_ev1us" direction="input" role="ev1us" width="1" />
   <port
       name="drvstat_hotrst_exit"
       direction="input"
       role="hotrst_exit"
       width="1" />
   <port
       name="drvstat_int_status"
       direction="input"
       role="int_status"
       width="4" />
   <port name="drvstat_l2_exit" direction="input" role="l2_exit" width="1" />
   <port name="drvstat_lane_act" direction="input" role="lane_act" width="4" />
   <port
       name="drvstat_ltssmstate"
       direction="input"
       role="ltssmstate"
       width="5" />
   <port name="drvstat_dlup" direction="input" role="dlup" width="1" />
   <port
       name="drvstat_rx_par_err"
       direction="input"
       role="rx_par_err"
       width="1" />
   <port
       name="drvstat_tx_par_err"
       direction="input"
       role="tx_par_err"
       width="2" />
   <port
       name="drvstat_cfg_par_err"
       direction="input"
       role="cfg_par_err"
       width="1" />
   <port
       name="drvstat_ko_cpl_spc_header"
       direction="input"
       role="ko_cpl_spc_header"
       width="8" />
   <port
       name="drvstat_ko_cpl_spc_data"
       direction="input"
       role="ko_cpl_spc_data"
       width="12" />
  </interface>
  <interface name="mgmtclk" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="mgmtclk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="mgmtrst" kind="reset" start="0">
   <property name="associatedClock" value="mgmtclk" />
   <property name="synchronousEdges" value="DEASSERT" />
   <port name="mgmtrst_reset" direction="input" role="reset" width="1" />
  </interface>
  <interface name="pciecfg" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="pciecfg_hpg_ctrler"
       direction="input"
       role="hpg_ctrler"
       width="5" />
   <port
       name="pciecfg_tl_cfg_add"
       direction="output"
       role="tl_cfg_add"
       width="4" />
   <port
       name="pciecfg_tl_cfg_ctl"
       direction="output"
       role="tl_cfg_ctl"
       width="32" />
   <port
       name="pciecfg_tl_cfg_sts"
       direction="output"
       role="tl_cfg_sts"
       width="53" />
   <port name="pciecfg_cpl_err" direction="input" role="cpl_err" width="7" />
   <port
       name="pciecfg_cpl_pending"
       direction="input"
       role="cpl_pending"
       width="1" />
  </interface>
  <interface name="pciecoreclk" kind="clock" start="1">
   <property name="associatedDirectClock" value="" />
   <property name="clockRate" value="250000000" />
   <property name="clockRateKnown" value="true" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="pciecoreclk_clk" direction="output" role="clk" width="1" />
  </interface>
  <interface name="pciehip" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="pciehip_reset_status"
       direction="output"
       role="reset_status"
       width="1" />
   <port
       name="pciehip_serdes_pll_locked"
       direction="output"
       role="serdes_pll_locked"
       width="1" />
   <port
       name="pciehip_pld_clk_inuse"
       direction="output"
       role="pld_clk_inuse"
       width="1" />
   <port
       name="pciehip_pld_core_ready"
       direction="input"
       role="pld_core_ready"
       width="1" />
   <port
       name="pciehip_testin_zero"
       direction="output"
       role="testin_zero"
       width="1" />
  </interface>
  <interface name="pciemsi" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="pciemsi_app_int_sts"
       direction="input"
       role="app_int_sts"
       width="1" />
   <port
       name="pciemsi_app_msi_num"
       direction="input"
       role="app_msi_num"
       width="5" />
   <port
       name="pciemsi_app_msi_req"
       direction="input"
       role="app_msi_req"
       width="1" />
   <port
       name="pciemsi_app_msi_tc"
       direction="input"
       role="app_msi_tc"
       width="3" />
   <port
       name="pciemsi_app_int_ack"
       direction="output"
       role="app_int_ack"
       width="1" />
   <port
       name="pciemsi_app_msi_ack"
       direction="output"
       role="app_msi_ack"
       width="1" />
  </interface>
  <interface name="pcienpor" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="pcienpor_npor" direction="input" role="npor" width="1" />
   <port
       name="pcienpor_pin_perst"
       direction="input"
       role="pin_perst"
       width="1" />
  </interface>
  <interface name="pciepld" kind="clock" start="0">
   <property name="clockRate" value="250000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="pciepld_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="pcierefclk" kind="clock" start="0">
   <property name="clockRate" value="100000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="pcierefclk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="pcieserial" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="pcieserial_rx_in0" direction="input" role="rx_in0" width="1" />
   <port name="pcieserial_rx_in1" direction="input" role="rx_in1" width="1" />
   <port name="pcieserial_rx_in2" direction="input" role="rx_in2" width="1" />
   <port name="pcieserial_rx_in3" direction="input" role="rx_in3" width="1" />
   <port name="pcieserial_tx_out0" direction="output" role="tx_out0" width="1" />
   <port name="pcieserial_tx_out1" direction="output" role="tx_out1" width="1" />
   <port name="pcieserial_tx_out2" direction="output" role="tx_out2" width="1" />
   <port name="pcieserial_tx_out3" direction="output" role="tx_out3" width="1" />
  </interface>
  <interface name="pciestat" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="pciestat_derr_cor_ext_rcv"
       direction="output"
       role="derr_cor_ext_rcv"
       width="1" />
   <port
       name="pciestat_derr_cor_ext_rpl"
       direction="output"
       role="derr_cor_ext_rpl"
       width="1" />
   <port name="pciestat_derr_rpl" direction="output" role="derr_rpl" width="1" />
   <port name="pciestat_dlup" direction="output" role="dlup" width="1" />
   <port
       name="pciestat_dlup_exit"
       direction="output"
       role="dlup_exit"
       width="1" />
   <port name="pciestat_ev128ns" direction="output" role="ev128ns" width="1" />
   <port name="pciestat_ev1us" direction="output" role="ev1us" width="1" />
   <port
       name="pciestat_hotrst_exit"
       direction="output"
       role="hotrst_exit"
       width="1" />
   <port
       name="pciestat_int_status"
       direction="output"
       role="int_status"
       width="4" />
   <port name="pciestat_l2_exit" direction="output" role="l2_exit" width="1" />
   <port name="pciestat_lane_act" direction="output" role="lane_act" width="4" />
   <port
       name="pciestat_ltssmstate"
       direction="output"
       role="ltssmstate"
       width="5" />
   <port
       name="pciestat_rx_par_err"
       direction="output"
       role="rx_par_err"
       width="1" />
   <port
       name="pciestat_tx_par_err"
       direction="output"
       role="tx_par_err"
       width="2" />
   <port
       name="pciestat_cfg_par_err"
       direction="output"
       role="cfg_par_err"
       width="1" />
   <port
       name="pciestat_ko_cpl_spc_header"
       direction="output"
       role="ko_cpl_spc_header"
       width="8" />
   <port
       name="pciestat_ko_cpl_spc_data"
       direction="output"
       role="ko_cpl_spc_data"
       width="12" />
  </interface>
  <interface name="reconfigpldclk" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="reconfigpldclk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="reconfigrefclk" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="reconfigrefclk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="reconfigrst" kind="reset" start="0">
   <property name="associatedClock" value="reconfigrefclk" />
   <property name="synchronousEdges" value="DEASSERT" />
   <port name="reconfigrst_reset" direction="input" role="reset" width="1" />
  </interface>
  <interface name="rx_st" kind="avalon_streaming" start="1">
   <property name="associatedClock" value="pciepld" />
   <property name="associatedReset" value="" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="128" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="readyLatency" value="3" />
   <property name="symbolsPerBeat" value="1" />
   <port
       name="rx_st_startofpacket"
       direction="output"
       role="startofpacket"
       width="1" />
   <port
       name="rx_st_endofpacket"
       direction="output"
       role="endofpacket"
       width="1" />
   <port name="rx_st_error" direction="output" role="error" width="1" />
   <port name="rx_st_valid" direction="output" role="valid" width="1" />
   <port name="rx_st_empty" direction="output" role="empty" width="2" />
   <port name="rx_st_ready" direction="input" role="ready" width="1" />
   <port name="rx_st_data" direction="output" role="data" width="128" />
  </interface>
  <interface name="tx_st" kind="avalon_streaming" start="0">
   <property name="associatedClock" value="pciepld" />
   <property name="associatedReset" value="" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="128" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="readyLatency" value="3" />
   <property name="symbolsPerBeat" value="1" />
   <port
       name="tx_st_startofpacket"
       direction="input"
       role="startofpacket"
       width="1" />
   <port
       name="tx_st_endofpacket"
       direction="input"
       role="endofpacket"
       width="1" />
   <port name="tx_st_error" direction="input" role="error" width="1" />
   <port name="tx_st_valid" direction="input" role="valid" width="1" />
   <port name="tx_st_empty" direction="input" role="empty" width="2" />
   <port name="tx_st_ready" direction="output" role="ready" width="1" />
   <port name="tx_st_data" direction="input" role="data" width="128" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="QSysDE5QGen3x4If128:1.0:AUTO_DEVICE=5SGSMD5K2F40C2,AUTO_DEVICE_FAMILY=Stratix V,AUTO_DEVICE_SPEEDGRADE=2_H2,AUTO_GENERATION_ID=1581106030,AUTO_MGMTCLK_CLOCK_DOMAIN=-1,AUTO_MGMTCLK_CLOCK_RATE=-1,AUTO_MGMTCLK_RESET_DOMAIN=-1,AUTO_PCIEPLD_CLOCK_DOMAIN=-1,AUTO_PCIEPLD_CLOCK_RATE=-1,AUTO_PCIEPLD_RESET_DOMAIN=-1,AUTO_PCIEREFCLK_CLOCK_DOMAIN=-1,AUTO_PCIEREFCLK_CLOCK_RATE=-1,AUTO_PCIEREFCLK_RESET_DOMAIN=-1,AUTO_RECONFIGPLDCLK_CLOCK_DOMAIN=-1,AUTO_RECONFIGPLDCLK_CLOCK_RATE=-1,AUTO_RECONFIGPLDCLK_RESET_DOMAIN=-1,AUTO_RECONFIGREFCLK_CLOCK_DOMAIN=-1,AUTO_RECONFIGREFCLK_CLOCK_RATE=-1,AUTO_RECONFIGREFCLK_RESET_DOMAIN=-1,AUTO_UNIQUE_ID=(altera_pcie_sv_hip_ast:18.1:ACDS_VERSION_HWTCL=18.1,INTENDED_DEVICE_FAMILY=Stratix V,advanced_default_hwtcl_atomic_malformed=true,advanced_default_hwtcl_atomic_op_completer_32bit=false,advanced_default_hwtcl_atomic_op_completer_64bit=false,advanced_default_hwtcl_atomic_op_routing=false,advanced_default_hwtcl_bridge_port_ssid_support=false,advanced_default_hwtcl_bridge_port_vga_enable=false,advanced_default_hwtcl_bypass_cdc=false,advanced_default_hwtcl_cas_completer_128bit=false,advanced_default_hwtcl_cdc_dummy_insert_limit=11,advanced_default_hwtcl_d0_pme=false,advanced_default_hwtcl_d1_pme=false,advanced_default_hwtcl_d1_support=false,advanced_default_hwtcl_d2_pme=false,advanced_default_hwtcl_d2_support=false,advanced_default_hwtcl_d3_cold_pme=false,advanced_default_hwtcl_d3_hot_pme=false,advanced_default_hwtcl_data_pack_rx=disable,advanced_default_hwtcl_deskew_comma=com_deskw,advanced_default_hwtcl_device_number=0,advanced_default_hwtcl_disable_link_x2_support=false,advanced_default_hwtcl_disable_snoop_packet=false,advanced_default_hwtcl_ei_delay_powerdown_count=10,advanced_default_hwtcl_eie_before_nfts_count=4,advanced_default_hwtcl_enable_adapter_half_rate_mode=false,advanced_default_hwtcl_enable_l1_aspm=false,advanced_default_hwtcl_enable_rx_buffer_checking=false,advanced_default_hwtcl_extended_format_field=false,advanced_default_hwtcl_extended_tag_reset=false,advanced_default_hwtcl_fc_init_timer=1024,advanced_default_hwtcl_flow_control_timeout_count=200,advanced_default_hwtcl_flow_control_update_count=30,advanced_default_hwtcl_flr_capability=false,advanced_default_hwtcl_gen2_diffclock_nfts_count=255,advanced_default_hwtcl_gen2_sameclock_nfts_count=255,advanced_default_hwtcl_hot_plug_support=0,advanced_default_hwtcl_interrupt_pin=inta,advanced_default_hwtcl_l01_entry_latency=31,advanced_default_hwtcl_l0_exit_latency_diffclock=6,advanced_default_hwtcl_l0_exit_latency_sameclock=6,advanced_default_hwtcl_l1_exit_latency_diffclock=0,advanced_default_hwtcl_l1_exit_latency_sameclock=0,advanced_default_hwtcl_low_priority_vc=single_vc,advanced_default_hwtcl_ltr_mechanism=false,advanced_default_hwtcl_ltssm_1ms_timeout=disable,advanced_default_hwtcl_ltssm_freqlocked_check=disable,advanced_default_hwtcl_maximum_current=0,advanced_default_hwtcl_no_command_completed=true,advanced_default_hwtcl_no_soft_reset=false,advanced_default_hwtcl_pclk_out_sel=pclk,advanced_default_hwtcl_pipex1_debug_sel=disable,advanced_default_hwtcl_register_pipe_signals=false,advanced_default_hwtcl_reserved_debug=0,advanced_default_hwtcl_retry_buffer_last_active_address=2047,advanced_default_hwtcl_rx_l0s_count_idl=0,advanced_default_hwtcl_set_l0s=0,advanced_default_hwtcl_skp_os_gen3_count=0,advanced_default_hwtcl_skp_os_schedule_count=0,advanced_default_hwtcl_ssid=0,advanced_default_hwtcl_ssvid=0,advanced_default_hwtcl_tph_completer=false,advanced_default_hwtcl_tx_cdc_almost_empty=5,advanced_default_hwtcl_vc0_clk_enable=true,advanced_default_hwtcl_wrong_device_id=disable,advanced_default_parameter_override=0,aspm_config_management_hwtcl=true,ast_width_hwtcl=Avalon-ST 128-bit,atomic_malformed_hwtcl=true,atomic_op_completer_32bit_hwtcl=false,atomic_op_completer_64bit_hwtcl=false,atomic_op_routing_hwtcl=false,bar0_64bit_mem_space_hwtcl=Disabled,bar0_io_space_hwtcl=Disabled,bar0_prefetchable_hwtcl=Disabled,bar0_size_mask_hwtcl=10,bar0_type_hwtcl=2,bar1_io_space_hwtcl=Disabled,bar1_prefetchable_hwtcl=Disabled,bar1_size_mask_hwtcl=0,bar1_type_hwtcl=0,bar2_64bit_mem_space_hwtcl=Disabled,bar2_io_space_hwtcl=Disabled,bar2_prefetchable_hwtcl=Disabled,bar2_size_mask_hwtcl=0,bar2_type_hwtcl=0,bar3_io_space_hwtcl=Disabled,bar3_prefetchable_hwtcl=Disabled,bar3_size_mask_hwtcl=0,bar3_type_hwtcl=0,bar4_64bit_mem_space_hwtcl=Disabled,bar4_io_space_hwtcl=Disabled,bar4_prefetchable_hwtcl=Disabled,bar4_size_mask_hwtcl=0,bar4_type_hwtcl=0,bar5_io_space_hwtcl=Disabled,bar5_prefetchable_hwtcl=Disabled,bar5_size_mask_hwtcl=0,bar5_type_hwtcl=0,bridge_port_ssid_support_hwtcl=false,bridge_port_vga_enable_hwtcl=false,bypass_cdc_hwtcl=false,bypass_clk_switch_hwtcl=true,cas_completer_128bit_hwtcl=false,cdc_dummy_insert_limit_hwtcl=11,change_deemphasis_hwtcl=0,class_code_hwtcl=0,completion_timeout_hwtcl=ABCD,core_clk_sel_hwtcl=pld_clk,cpl_spc_data_hwtcl=16,cpl_spc_header_hwtcl=1,credit_buffer_allocation_aux_hwtcl=absolute,cseb_cpl_status_during_cvp_hwtcl=config_retry_status,cvp_clk_reset_hwtcl=false,cvp_data_compressed_hwtcl=false,cvp_data_encrypted_hwtcl=false,cvp_mode_reset_hwtcl=false,cvp_rate_sel_hwtcl=full_rate,d0_pme_hwtcl=false,d1_pme_hwtcl=false,d1_support_hwtcl=false,d2_pme_hwtcl=false,d2_support_hwtcl=false,d3_cold_pme_hwtcl=false,d3_hot_pme_hwtcl=false,data_pack_rx_hwtcl=disable,deemphasis_enable_hwtcl=false,design_environment_hwtcl=QSYS,deskew_comma_hwtcl=skp_eieos_deskw,device_id_hwtcl=2,device_number_hwtcl=0,diffclock_nfts_count_hwtcl=128,disable_link_x2_support_hwtcl=false,disable_snoop_packet_hwtcl=false,dll_active_report_support_hwtcl=0,ecrc_check_capable_hwtcl=0,ecrc_gen_capable_hwtcl=0,ei_delay_powerdown_count_hwtcl=10,eie_before_nfts_count_hwtcl=4,enable_adapter_half_rate_mode_hwtcl=false,enable_completion_timeout_disable_hwtcl=1,enable_function_msix_support_hwtcl=0,enable_l0s_aspm_hwtcl=false,enable_l1_aspm_hwtcl=false,enable_pcisigtest_hwtcl=0,enable_pipe32_phyip_ser_driver_hwtcl=0,enable_pipe32_sim_hwtcl=0,enable_power_on_rst_pulse_hwtcl=0,enable_rx_buffer_checking_hwtcl=false,enable_slot_register_hwtcl=0,enable_tl_only_sim_hwtcl=0,endpoint_l0_latency_hwtcl=0,endpoint_l1_latency_hwtcl=0,expansion_base_address_register_hwtcl=0,extend_tag_field_hwtcl=64,extended_format_field_hwtcl=false,extended_tag_reset_hwtcl=false,fc_init_timer_hwtcl=1024,fixed_preset_on=0,flow_control_timeout_count_hwtcl=200,flow_control_update_count_hwtcl=30,flr_capability_hwtcl=false,force_hrc=0,force_src=0,full_swing_hwtcl=35,g3_bypass_equlz_hwtcl=0,g3_dis_rx_use_prst_ep_hwtcl=true,g3_dis_rx_use_prst_hwtcl=true,gen123_lane_rate_mode_hwtcl=Gen3 (8.0 Gbps),gen2_diffclock_nfts_count_hwtcl=255,gen2_sameclock_nfts_count_hwtcl=255,gen3_coeff_10_ber_meas_hwtcl=0,gen3_coeff_10_hwtcl=0,gen3_coeff_10_nxtber_less_hwtcl=g3_coeff_10_nxtber_less,gen3_coeff_10_nxtber_less_ptr_hwtcl=0,gen3_coeff_10_nxtber_more_hwtcl=g3_coeff_10_nxtber_more,gen3_coeff_10_nxtber_more_ptr_hwtcl=0,gen3_coeff_10_preset_hint_hwtcl=0,gen3_coeff_10_reqber_hwtcl=0,gen3_coeff_10_sel_hwtcl=preset_10,gen3_coeff_11_ber_meas_hwtcl=0,gen3_coeff_11_hwtcl=0,gen3_coeff_11_nxtber_less_hwtcl=g3_coeff_11_nxtber_less,gen3_coeff_11_nxtber_less_ptr_hwtcl=0,gen3_coeff_11_nxtber_more_hwtcl=g3_coeff_11_nxtber_more,gen3_coeff_11_nxtber_more_ptr_hwtcl=0,gen3_coeff_11_preset_hint_hwtcl=0,gen3_coeff_11_reqber_hwtcl=0,gen3_coeff_11_sel_hwtcl=preset_11,gen3_coeff_12_ber_meas_hwtcl=0,gen3_coeff_12_hwtcl=0,gen3_coeff_12_nxtber_less_hwtcl=g3_coeff_12_nxtber_less,gen3_coeff_12_nxtber_less_ptr_hwtcl=0,gen3_coeff_12_nxtber_more_hwtcl=g3_coeff_12_nxtber_more,gen3_coeff_12_nxtber_more_ptr_hwtcl=0,gen3_coeff_12_preset_hint_hwtcl=0,gen3_coeff_12_reqber_hwtcl=0,gen3_coeff_12_sel_hwtcl=preset_12,gen3_coeff_13_ber_meas_hwtcl=0,gen3_coeff_13_hwtcl=0,gen3_coeff_13_nxtber_less_hwtcl=g3_coeff_13_nxtber_less,gen3_coeff_13_nxtber_less_ptr_hwtcl=0,gen3_coeff_13_nxtber_more_hwtcl=g3_coeff_13_nxtber_more,gen3_coeff_13_nxtber_more_ptr_hwtcl=0,gen3_coeff_13_preset_hint_hwtcl=0,gen3_coeff_13_reqber_hwtcl=0,gen3_coeff_13_sel_hwtcl=preset_13,gen3_coeff_14_ber_meas_hwtcl=0,gen3_coeff_14_hwtcl=0,gen3_coeff_14_nxtber_less_hwtcl=g3_coeff_14_nxtber_less,gen3_coeff_14_nxtber_less_ptr_hwtcl=0,gen3_coeff_14_nxtber_more_hwtcl=g3_coeff_14_nxtber_more,gen3_coeff_14_nxtber_more_ptr_hwtcl=0,gen3_coeff_14_preset_hint_hwtcl=0,gen3_coeff_14_reqber_hwtcl=0,gen3_coeff_14_sel_hwtcl=preset_14,gen3_coeff_15_ber_meas_hwtcl=0,gen3_coeff_15_hwtcl=0,gen3_coeff_15_nxtber_less_hwtcl=g3_coeff_15_nxtber_less,gen3_coeff_15_nxtber_less_ptr_hwtcl=0,gen3_coeff_15_nxtber_more_hwtcl=g3_coeff_15_nxtber_more,gen3_coeff_15_nxtber_more_ptr_hwtcl=0,gen3_coeff_15_preset_hint_hwtcl=0,gen3_coeff_15_reqber_hwtcl=0,gen3_coeff_15_sel_hwtcl=preset_15,gen3_coeff_16_ber_meas_hwtcl=0,gen3_coeff_16_hwtcl=0,gen3_coeff_16_nxtber_less_hwtcl=g3_coeff_16_nxtber_less,gen3_coeff_16_nxtber_less_ptr_hwtcl=0,gen3_coeff_16_nxtber_more_hwtcl=g3_coeff_16_nxtber_more,gen3_coeff_16_nxtber_more_ptr_hwtcl=0,gen3_coeff_16_preset_hint_hwtcl=0,gen3_coeff_16_reqber_hwtcl=0,gen3_coeff_16_sel_hwtcl=preset_16,gen3_coeff_17_ber_meas_hwtcl=0,gen3_coeff_17_hwtcl=0,gen3_coeff_17_nxtber_less_hwtcl=g3_coeff_17_nxtber_less,gen3_coeff_17_nxtber_less_ptr_hwtcl=0,gen3_coeff_17_nxtber_more_hwtcl=g3_coeff_17_nxtber_more,gen3_coeff_17_nxtber_more_ptr_hwtcl=0,gen3_coeff_17_preset_hint_hwtcl=0,gen3_coeff_17_reqber_hwtcl=0,gen3_coeff_17_sel_hwtcl=preset_17,gen3_coeff_18_ber_meas_hwtcl=0,gen3_coeff_18_hwtcl=0,gen3_coeff_18_nxtber_less_hwtcl=g3_coeff_18_nxtber_less,gen3_coeff_18_nxtber_less_ptr_hwtcl=0,gen3_coeff_18_nxtber_more_hwtcl=g3_coeff_18_nxtber_more,gen3_coeff_18_nxtber_more_ptr_hwtcl=0,gen3_coeff_18_preset_hint_hwtcl=0,gen3_coeff_18_reqber_hwtcl=0,gen3_coeff_18_sel_hwtcl=preset_18,gen3_coeff_19_ber_meas_hwtcl=0,gen3_coeff_19_hwtcl=0,gen3_coeff_19_nxtber_less_hwtcl=g3_coeff_19_nxtber_less,gen3_coeff_19_nxtber_less_ptr_hwtcl=0,gen3_coeff_19_nxtber_more_hwtcl=g3_coeff_19_nxtber_more,gen3_coeff_19_nxtber_more_ptr_hwtcl=0,gen3_coeff_19_preset_hint_hwtcl=0,gen3_coeff_19_reqber_hwtcl=0,gen3_coeff_19_sel_hwtcl=preset_19,gen3_coeff_1_ber_meas_hwtcl=2,gen3_coeff_1_hwtcl=7,gen3_coeff_1_nxtber_less_hwtcl=g3_coeff_1_nxtber_less,gen3_coeff_1_nxtber_less_ptr_hwtcl=1,gen3_coeff_1_nxtber_more_hwtcl=g3_coeff_1_nxtber_more,gen3_coeff_1_nxtber_more_ptr_hwtcl=1,gen3_coeff_1_preset_hint_hwtcl=0,gen3_coeff_1_reqber_hwtcl=0,gen3_coeff_1_sel_hwtcl=preset_1,gen3_coeff_20_ber_meas_hwtcl=0,gen3_coeff_20_hwtcl=0,gen3_coeff_20_nxtber_less_hwtcl=g3_coeff_20_nxtber_less,gen3_coeff_20_nxtber_less_ptr_hwtcl=0,gen3_coeff_20_nxtber_more_hwtcl=g3_coeff_20_nxtber_more,gen3_coeff_20_nxtber_more_ptr_hwtcl=0,gen3_coeff_20_preset_hint_hwtcl=0,gen3_coeff_20_reqber_hwtcl=0,gen3_coeff_20_sel_hwtcl=preset_20,gen3_coeff_21_ber_meas_hwtcl=0,gen3_coeff_21_hwtcl=0,gen3_coeff_21_nxtber_less_hwtcl=g3_coeff_21_nxtber_less,gen3_coeff_21_nxtber_less_ptr_hwtcl=0,gen3_coeff_21_nxtber_more_hwtcl=g3_coeff_21_nxtber_more,gen3_coeff_21_nxtber_more_ptr_hwtcl=0,gen3_coeff_21_preset_hint_hwtcl=0,gen3_coeff_21_reqber_hwtcl=0,gen3_coeff_21_sel_hwtcl=preset_21,gen3_coeff_22_ber_meas_hwtcl=0,gen3_coeff_22_hwtcl=0,gen3_coeff_22_nxtber_less_hwtcl=g3_coeff_22_nxtber_less,gen3_coeff_22_nxtber_less_ptr_hwtcl=0,gen3_coeff_22_nxtber_more_hwtcl=g3_coeff_22_nxtber_more,gen3_coeff_22_nxtber_more_ptr_hwtcl=0,gen3_coeff_22_preset_hint_hwtcl=0,gen3_coeff_22_reqber_hwtcl=0,gen3_coeff_22_sel_hwtcl=preset_22,gen3_coeff_23_ber_meas_hwtcl=0,gen3_coeff_23_hwtcl=0,gen3_coeff_23_nxtber_less_hwtcl=g3_coeff_23_nxtber_less,gen3_coeff_23_nxtber_less_ptr_hwtcl=0,gen3_coeff_23_nxtber_more_hwtcl=g3_coeff_23_nxtber_more,gen3_coeff_23_nxtber_more_ptr_hwtcl=0,gen3_coeff_23_preset_hint_hwtcl=0,gen3_coeff_23_reqber_hwtcl=0,gen3_coeff_23_sel_hwtcl=preset_23,gen3_coeff_24_ber_meas_hwtcl=0,gen3_coeff_24_hwtcl=0,gen3_coeff_24_nxtber_less_hwtcl=g3_coeff_24_nxtber_less,gen3_coeff_24_nxtber_less_ptr_hwtcl=0,gen3_coeff_24_nxtber_more_hwtcl=g3_coeff_24_nxtber_more,gen3_coeff_24_nxtber_more_ptr_hwtcl=0,gen3_coeff_24_preset_hint_hwtcl=0,gen3_coeff_24_reqber_hwtcl=0,gen3_coeff_24_sel_hwtcl=preset_24,gen3_coeff_2_ber_meas_hwtcl=0,gen3_coeff_2_hwtcl=0,gen3_coeff_2_nxtber_less_hwtcl=g3_coeff_2_nxtber_less,gen3_coeff_2_nxtber_less_ptr_hwtcl=0,gen3_coeff_2_nxtber_more_hwtcl=g3_coeff_2_nxtber_more,gen3_coeff_2_nxtber_more_ptr_hwtcl=0,gen3_coeff_2_preset_hint_hwtcl=0,gen3_coeff_2_reqber_hwtcl=0,gen3_coeff_2_sel_hwtcl=preset_2,gen3_coeff_3_ber_meas_hwtcl=0,gen3_coeff_3_hwtcl=0,gen3_coeff_3_nxtber_less_hwtcl=g3_coeff_3_nxtber_less,gen3_coeff_3_nxtber_less_ptr_hwtcl=0,gen3_coeff_3_nxtber_more_hwtcl=g3_coeff_3_nxtber_more,gen3_coeff_3_nxtber_more_ptr_hwtcl=0,gen3_coeff_3_preset_hint_hwtcl=0,gen3_coeff_3_reqber_hwtcl=0,gen3_coeff_3_sel_hwtcl=preset_3,gen3_coeff_4_ber_meas_hwtcl=0,gen3_coeff_4_hwtcl=0,gen3_coeff_4_nxtber_less_hwtcl=g3_coeff_4_nxtber_less,gen3_coeff_4_nxtber_less_ptr_hwtcl=0,gen3_coeff_4_nxtber_more_hwtcl=g3_coeff_4_nxtber_more,gen3_coeff_4_nxtber_more_ptr_hwtcl=0,gen3_coeff_4_preset_hint_hwtcl=0,gen3_coeff_4_reqber_hwtcl=0,gen3_coeff_4_sel_hwtcl=preset_4,gen3_coeff_5_ber_meas_hwtcl=0,gen3_coeff_5_hwtcl=0,gen3_coeff_5_nxtber_less_hwtcl=g3_coeff_5_nxtber_less,gen3_coeff_5_nxtber_less_ptr_hwtcl=0,gen3_coeff_5_nxtber_more_hwtcl=g3_coeff_5_nxtber_more,gen3_coeff_5_nxtber_more_ptr_hwtcl=0,gen3_coeff_5_preset_hint_hwtcl=0,gen3_coeff_5_reqber_hwtcl=0,gen3_coeff_5_sel_hwtcl=preset_5,gen3_coeff_6_ber_meas_hwtcl=0,gen3_coeff_6_hwtcl=0,gen3_coeff_6_nxtber_less_hwtcl=g3_coeff_6_nxtber_less,gen3_coeff_6_nxtber_less_ptr_hwtcl=0,gen3_coeff_6_nxtber_more_hwtcl=g3_coeff_6_nxtber_more,gen3_coeff_6_nxtber_more_ptr_hwtcl=0,gen3_coeff_6_preset_hint_hwtcl=0,gen3_coeff_6_reqber_hwtcl=0,gen3_coeff_6_sel_hwtcl=preset_6,gen3_coeff_7_ber_meas_hwtcl=0,gen3_coeff_7_hwtcl=0,gen3_coeff_7_nxtber_less_hwtcl=g3_coeff_7_nxtber_less,gen3_coeff_7_nxtber_less_ptr_hwtcl=0,gen3_coeff_7_nxtber_more_hwtcl=g3_coeff_7_nxtber_more,gen3_coeff_7_nxtber_more_ptr_hwtcl=0,gen3_coeff_7_preset_hint_hwtcl=0,gen3_coeff_7_reqber_hwtcl=0,gen3_coeff_7_sel_hwtcl=preset_7,gen3_coeff_8_ber_meas_hwtcl=0,gen3_coeff_8_hwtcl=0,gen3_coeff_8_nxtber_less_hwtcl=g3_coeff_8_nxtber_less,gen3_coeff_8_nxtber_less_ptr_hwtcl=0,gen3_coeff_8_nxtber_more_hwtcl=g3_coeff_8_nxtber_more,gen3_coeff_8_nxtber_more_ptr_hwtcl=0,gen3_coeff_8_preset_hint_hwtcl=0,gen3_coeff_8_reqber_hwtcl=0,gen3_coeff_8_sel_hwtcl=preset_8,gen3_coeff_9_ber_meas_hwtcl=0,gen3_coeff_9_hwtcl=0,gen3_coeff_9_nxtber_less_hwtcl=g3_coeff_9_nxtber_less,gen3_coeff_9_nxtber_less_ptr_hwtcl=0,gen3_coeff_9_nxtber_more_hwtcl=g3_coeff_9_nxtber_more,gen3_coeff_9_nxtber_more_ptr_hwtcl=0,gen3_coeff_9_preset_hint_hwtcl=0,gen3_coeff_9_reqber_hwtcl=0,gen3_coeff_9_sel_hwtcl=preset_9,gen3_dcbal_en_hwtcl=1,gen3_full_swing_hwtcl=35,gen3_low_freq_hwtcl=0,gen3_preset_coeff_10_hwtcl=0,gen3_preset_coeff_11_hwtcl=0,gen3_preset_coeff_1_hwtcl=0,gen3_preset_coeff_2_hwtcl=0,gen3_preset_coeff_3_hwtcl=0,gen3_preset_coeff_4_hwtcl=0,gen3_preset_coeff_5_hwtcl=0,gen3_preset_coeff_6_hwtcl=0,gen3_preset_coeff_7_hwtcl=0,gen3_preset_coeff_8_hwtcl=0,gen3_preset_coeff_9_hwtcl=0,gen3_rxfreqlock_counter_hwtcl=0,gen3_skip_ph2_ph3_hwtcl=0,hip_hard_reset_hwtcl=0,hip_reconfig_hwtcl=0,hip_tag_checking_hwtcl=1,hot_plug_support_hwtcl=0,hwtcl_override_g2_txvod=1,hwtcl_override_g3rxcoef=0,hwtcl_override_g3txcoef=0,in_cvp_mode_hwtcl=0,indicator_hwtcl=0,interrupt_pin_hwtcl=inta,io_window_addr_width_hwtcl=0,l01_entry_latency_hwtcl=31,l0_exit_latency_diffclock_hwtcl=6,l0_exit_latency_sameclock_hwtcl=6,l1_exit_latency_diffclock_hwtcl=0,l1_exit_latency_sameclock_hwtcl=0,l2_async_logic_hwtcl=disable,lane_mask_hwtcl=x4,low_latency_mode_hwtcl=0,low_priority_vc_hwtcl=single_vc,ltr_mechanism_hwtcl=false,ltssm_1ms_timeout_hwtcl=disable,ltssm_freqlocked_check_hwtcl=disable,max_payload_size_hwtcl=256,maximum_current_hwtcl=0,millisecond_cycle_count_hwtcl=248500,msi_64bit_addressing_capable_hwtcl=true,msi_masking_capable_hwtcl=false,msi_multi_message_capable_hwtcl=1,msi_support_hwtcl=true,msix_pba_bir_hwtcl=0,msix_pba_offset_hwtcl=0,msix_table_bir_hwtcl=0,msix_table_offset_hwtcl=0,msix_table_size_hwtcl=0,multiple_packets_per_cycle_hwtcl=0,no_command_completed_hwtcl=false,no_soft_reset_hwtcl=false,override_rxbuffer_cred_preset=0,override_tbpartner_driver_setting_hwtcl=0,pcie_inspector_hwtcl=0,pcie_qsys=1,pcie_spec_version_hwtcl=3.0,pclk_out_sel_hwtcl=pclk,pipex1_debug_sel_hwtcl=disable,pld_clk_MHz=2500,pll_refclk_freq_hwtcl=100 MHz,port_link_number_hwtcl=1,port_type_hwtcl=Native endpoint,port_width_be_hwtcl=16,port_width_data_hwtcl=128,prefetchable_mem_window_addr_width_hwtcl=0,reconfig_from_xcvr_width=276,reconfig_to_xcvr_width=420,register_pipe_signals_hwtcl=false,reserved_debug_hwtcl=0,retry_buffer_last_active_address_hwtcl=2047,revision_id_hwtcl=1,rpre_emph_a_val_hwtcl=9,rpre_emph_b_val_hwtcl=0,rpre_emph_c_val_hwtcl=16,rpre_emph_d_val_hwtcl=13,rpre_emph_e_val_hwtcl=5,rvod_sel_a_val_hwtcl=42,rvod_sel_b_val_hwtcl=38,rvod_sel_c_val_hwtcl=38,rvod_sel_d_val_hwtcl=43,rvod_sel_e_val_hwtcl=15,rx_cdc_almost_full_hwtcl=12,rx_ei_l0s_hwtcl=0,rx_l0s_count_idl_hwtcl=0,rxbuffer_rxreq_hwtcl=Maximum,sameclock_nfts_count_hwtcl=128,serial_sim_hwtcl=1,set_l0s_hwtcl=0,set_pld_clk_x1_625MHz_hwtcl=0,single_rx_detect_hwtcl=4,skp_os_gen3_count_hwtcl=0,skp_os_schedule_count_hwtcl=0,slot_number_hwtcl=0,slot_power_limit_hwtcl=0,slot_power_scale_hwtcl=0,slotclkcfg_hwtcl=1,ssid_hwtcl=0,ssvid_hwtcl=0,subsystem_device_id_hwtcl=0,subsystem_vendor_id_hwtcl=0,surprise_down_error_support_hwtcl=0,tlp_insp_trg_dw0_hwtcl=2049,tlp_insp_trg_dw1_hwtcl=0,tlp_insp_trg_dw2_hwtcl=0,tlp_insp_trg_dw3_hwtcl=0,tlp_inspector_hwtcl=0,tlp_inspector_use_signal_probe_hwtcl=0,tph_completer_hwtcl=false,track_rxfc_cplbuf_ovf_hwtcl=0,tx_cdc_almost_empty_hwtcl=5,tx_cdc_almost_full_hwtcl=11,use_aer_hwtcl=0,use_ast_parity=0,use_atx_pll_hwtcl=0,use_config_bypass_hwtcl=0,use_crc_forwarding_hwtcl=0,use_cvp_update_core_pof_hwtcl=0,use_pci_ext_hwtcl=0,use_pcie_ext_hwtcl=0,use_rx_st_be_hwtcl=0,use_tx_cons_cred_sel_hwtcl=0,user_id_hwtcl=0,vc0_clk_enable_hwtcl=true,vc0_rx_flow_ctrl_compl_data_hwtcl=0,vc0_rx_flow_ctrl_compl_header_hwtcl=0,vc0_rx_flow_ctrl_nonposted_data_hwtcl=0,vc0_rx_flow_ctrl_nonposted_header_hwtcl=52,vc0_rx_flow_ctrl_posted_data_hwtcl=897,vc0_rx_flow_ctrl_posted_header_hwtcl=58,vendor_id_hwtcl=4466,vsec_id_hwtcl=40960,vsec_rev_hwtcl=0,wrong_device_id_hwtcl=disable)(alt_xcvr_reconfig:18.1:ber_en=0,device_family=Stratix V,enable_adce=1,enable_analog=1,enable_ber=0,enable_dcd=0,enable_dcd_power_up=1,enable_dfe=0,enable_eyemon=0,enable_lc=1,enable_mif=0,enable_offset=1,enable_pll=0,gui_cal_status_port=false,gui_enable_pll=0,gui_split_sizes=,number_of_reconfig_interfaces=6)(altera_pcie_reconfig_driver:18.1:INTENDED_DEVICE_FAMILY=Stratix V,enable_cal_busy_hwtcl=0,gen123_lane_rate_mode_hwtcl=Gen3 (8.0 Gbps),number_of_reconfig_interfaces=6)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)"
   instancePathKey="QSysDE5QGen3x4If128"
   kind="QSysDE5QGen3x4If128"
   version="1.0"
   name="QSysDE5QGen3x4If128">
  <parameter name="AUTO_PCIEPLD_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_PCIEPLD_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_RECONFIGPLDCLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="1581106030" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix V" />
  <parameter name="AUTO_PCIEREFCLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_MGMTCLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_PCIEREFCLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_RECONFIGREFCLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_PCIEPLD_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2_H2" />
  <parameter name="AUTO_MGMTCLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_MGMTCLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_PCIEREFCLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_RECONFIGREFCLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_DEVICE" value="5SGSMD5K2F40C2" />
  <parameter name="AUTO_RECONFIGPLDCLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_RECONFIGPLDCLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_RECONFIGREFCLK_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/QSysDE5QGen3x4If128.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/altpcie_sv_hip_ast_hwtcl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/altpcie_hip_256_pipen1b.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/altpcie_rs_serdes.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/altpcie_rs_hip.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/altpcie_scfifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/altpcie_sv_scfifo_ext.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/altpcie_scfifo_sv.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/altpcie_sv_gbfifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/altpcie_tlp_inspector.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/altpcie_tlp_inspector_trigger.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/altpcie_hip_eq_dprio.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/altpcie_hip_eq_bypass_ph3.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/altpcie_tlp_inspector_monitor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/altpcie_tlp_inspector_cseb.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/altera_xcvr_functions.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_pcs.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_pcs_ch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_pma.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_reconfig_bundle_to_xcvr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_reconfig_bundle_to_ip.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_reconfig_bundle_merger.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_rx_pma.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_tx_pma.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_tx_pma_ch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_h.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_avmm_csr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_avmm_dcd.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_avmm.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_data_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_native.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_plls.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_resync.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_hssi_10g_rx_pcs_rbc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_hssi_10g_tx_pcs_rbc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_hssi_8g_rx_pcs_rbc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_hssi_8g_tx_pcs_rbc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_hssi_8g_pcs_aggregate_rbc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_hssi_common_pcs_pma_interface_rbc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_hssi_common_pld_pcs_interface_rbc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_hssi_pipe_gen1_2_rbc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_hssi_pipe_gen3_rbc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_hssi_rx_pcs_pma_interface_rbc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_hssi_rx_pld_pcs_interface_rbc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_hssi_tx_pcs_pma_interface_rbc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_hssi_tx_pld_pcs_interface_rbc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_emsip_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_pipe_native.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/plain_files.txt"
       type="OTHER"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/altera_pcie_sv_hip_ast_pipen1b.sdc"
       type="SDC"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/altera_pcie_sv_hip_ast_rs_serdes.sdc"
       type="SDC"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/altera_xcvr_functions.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_h.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_resync.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_h.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_dfe_cal_sweep_h.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cal_seq.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xreconf_cif.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xreconf_uif.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xreconf_basic_acq.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_analog.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_analog_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xreconf_analog_datactrl.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xreconf_analog_rmw.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xreconf_analog_ctrlsm.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_offset_cancellation.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_offset_cancellation_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_eyemon.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_eyemon_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_eyemon_ctrl_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_eyemon_ber_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/ber_reader_dcfifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/step_to_mon_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/mon_to_step_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_dfe.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_dfe_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_dfe_reg_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_dfe_cal_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_dfe_cal_sweep_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_dfe_cal_sweep_datapath_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_dfe_oc_cal_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_dfe_pi_phase_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_dfe_step_to_mon_en_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_dfe_adapt_tap_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_dfe_ctrl_mux_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_dfe_local_reset_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_dfe_cal_sim_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_dfe_adapt_tap_sim_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_adce.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_adce_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_adce_datactrl_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_dcd.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_dcd_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_dcd_cal.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_dcd_control.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_dcd_datapath.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_dcd_pll_reset.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_dcd_eye_width.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_dcd_align_clk.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_dcd_get_sum.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_dcd_cal_sim_model.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_mif.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_reconfig_mif.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_reconfig_mif_ctrl.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_reconfig_mif_avmm.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_pll.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_reconfig_pll.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_reconfig_pll_ctrl.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_soc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_ram.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_ram.hex"
       type="OTHER"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_direct.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_xrbasic_l2p_addr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_xrbasic_l2p_ch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_xrbasic_l2p_rom.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_xrbasic_lif_csr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_xrbasic_lif.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_reconfig_basic.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_arbiter_acq.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_basic.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig.sdc"
       type="OTHER"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_arbiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_m2s.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/altera_wait_generate.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_csr_selector.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_reconfig_bundle_to_basic.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_a.mif"
       type="OTHER"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_b.mif"
       type="OTHER"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_irq_mapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/altera_reset_controller.sdc"
       type="OTHER"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/plain_files.txt"
       type="OTHER"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/qencrypt_files.txt"
       type="OTHER"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_h.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/altpcie_reconfig_driver.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/ip/QSysDE5QGen3x4If128.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga/18.1/ip/altera/altera_pcie/altera_pcie_sv_hip_ast/altera_pcie_sv_hip_ast_hw.tcl" />
   <file
       path="C:/intelfpga/18.1/ip/altera/alt_xcvr_reconfig/alt_xcvr_reconfig/alt_xcvr_reconfig_hw.tcl" />
   <file
       path="C:/intelfpga/18.1/ip/altera/altera_pcie/altera_pcie_hip_ast_ed/altera_pcie_reconfig_driver_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="QSysDE5QGen3x4If128">queue size: 0 starting:QSysDE5QGen3x4If128 "QSysDE5QGen3x4If128"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>5</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>3</b> modules, <b>5</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="QSysDE5QGen3x4If128"><![CDATA["<b>QSysDE5QGen3x4If128</b>" reuses <b>altera_pcie_sv_hip_ast</b> "<b>submodules/altpcie_sv_hip_ast_hwtcl</b>"]]></message>
   <message level="Debug" culprit="QSysDE5QGen3x4If128"><![CDATA["<b>QSysDE5QGen3x4If128</b>" reuses <b>alt_xcvr_reconfig</b> "<b>submodules/alt_xcvr_reconfig</b>"]]></message>
   <message level="Debug" culprit="QSysDE5QGen3x4If128"><![CDATA["<b>QSysDE5QGen3x4If128</b>" reuses <b>altera_pcie_reconfig_driver</b> "<b>submodules/altpcie_reconfig_driver</b>"]]></message>
   <message level="Debug" culprit="QSysDE5QGen3x4If128">queue size: 2 starting:altera_pcie_sv_hip_ast "submodules/altpcie_sv_hip_ast_hwtcl"</message>
   <message level="Info" culprit="PCIeGen3x4If128">add_fileset_file ./altera_xcvr_functions.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/altera_xcvr_functions.sv</message>
   <message level="Info" culprit="PCIeGen3x4If128">add_fileset_file ./sv_pcs.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_pcs.sv</message>
   <message level="Info" culprit="PCIeGen3x4If128">add_fileset_file ./sv_pcs_ch.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_pcs_ch.sv</message>
   <message level="Info" culprit="PCIeGen3x4If128">add_fileset_file ./sv_pma.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_pma.sv</message>
   <message level="Info" culprit="PCIeGen3x4If128">add_fileset_file ./sv_reconfig_bundle_to_xcvr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_reconfig_bundle_to_xcvr.sv</message>
   <message level="Info" culprit="PCIeGen3x4If128">add_fileset_file ./sv_reconfig_bundle_to_ip.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_reconfig_bundle_to_ip.sv</message>
   <message level="Info" culprit="PCIeGen3x4If128">add_fileset_file ./sv_reconfig_bundle_merger.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_reconfig_bundle_merger.sv</message>
   <message level="Info" culprit="PCIeGen3x4If128">add_fileset_file ./sv_rx_pma.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_rx_pma.sv</message>
   <message level="Info" culprit="PCIeGen3x4If128">add_fileset_file ./sv_tx_pma.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_tx_pma.sv</message>
   <message level="Info" culprit="PCIeGen3x4If128">add_fileset_file ./sv_tx_pma_ch.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_tx_pma_ch.sv</message>
   <message level="Info" culprit="PCIeGen3x4If128">add_fileset_file ./sv_xcvr_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_xcvr_h.sv</message>
   <message level="Info" culprit="PCIeGen3x4If128">add_fileset_file ./sv_xcvr_avmm_csr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_xcvr_avmm_csr.sv</message>
   <message level="Info" culprit="PCIeGen3x4If128">add_fileset_file ./sv_xcvr_avmm_dcd.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_xcvr_avmm_dcd.sv</message>
   <message level="Info" culprit="PCIeGen3x4If128">add_fileset_file ./sv_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_xcvr_avmm.sv</message>
   <message level="Info" culprit="PCIeGen3x4If128">add_fileset_file ./sv_xcvr_data_adapter.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_xcvr_data_adapter.sv</message>
   <message level="Info" culprit="PCIeGen3x4If128">add_fileset_file ./sv_xcvr_native.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_xcvr_native.sv</message>
   <message level="Info" culprit="PCIeGen3x4If128">add_fileset_file ./sv_xcvr_plls.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_xcvr_plls.sv</message>
   <message level="Info" culprit="PCIeGen3x4If128">add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv</message>
   <message level="Info" culprit="PCIeGen3x4If128">add_fileset_file ./sv_hssi_10g_rx_pcs_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_10g_rx_pcs_rbc.sv</message>
   <message level="Info" culprit="PCIeGen3x4If128">add_fileset_file ./sv_hssi_10g_tx_pcs_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_10g_tx_pcs_rbc.sv</message>
   <message level="Info" culprit="PCIeGen3x4If128">add_fileset_file ./sv_hssi_8g_rx_pcs_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_8g_rx_pcs_rbc.sv</message>
   <message level="Info" culprit="PCIeGen3x4If128">add_fileset_file ./sv_hssi_8g_tx_pcs_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_8g_tx_pcs_rbc.sv</message>
   <message level="Info" culprit="PCIeGen3x4If128">add_fileset_file ./sv_hssi_8g_pcs_aggregate_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_8g_pcs_aggregate_rbc.sv</message>
   <message level="Info" culprit="PCIeGen3x4If128">add_fileset_file ./sv_hssi_common_pcs_pma_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_common_pcs_pma_interface_rbc.sv</message>
   <message level="Info" culprit="PCIeGen3x4If128">add_fileset_file ./sv_hssi_common_pld_pcs_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_common_pld_pcs_interface_rbc.sv</message>
   <message level="Info" culprit="PCIeGen3x4If128">add_fileset_file ./sv_hssi_pipe_gen1_2_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_pipe_gen1_2_rbc.sv</message>
   <message level="Info" culprit="PCIeGen3x4If128">add_fileset_file ./sv_hssi_pipe_gen3_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_pipe_gen3_rbc.sv</message>
   <message level="Info" culprit="PCIeGen3x4If128">add_fileset_file ./sv_hssi_rx_pcs_pma_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_rx_pcs_pma_interface_rbc.sv</message>
   <message level="Info" culprit="PCIeGen3x4If128">add_fileset_file ./sv_hssi_rx_pld_pcs_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_rx_pld_pcs_interface_rbc.sv</message>
   <message level="Info" culprit="PCIeGen3x4If128">add_fileset_file ./sv_hssi_tx_pcs_pma_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_tx_pcs_pma_interface_rbc.sv</message>
   <message level="Info" culprit="PCIeGen3x4If128">add_fileset_file ./sv_hssi_tx_pld_pcs_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_tx_pld_pcs_interface_rbc.sv</message>
   <message level="Info" culprit="PCIeGen3x4If128">add_fileset_file ./sv_xcvr_emsip_adapter.sv SYSTEM_VERILOG PATH ../../altera_pcie_pipe/sv/sv_xcvr_emsip_adapter.sv</message>
   <message level="Info" culprit="PCIeGen3x4If128">add_fileset_file ./sv_xcvr_pipe_native.sv SYSTEM_VERILOG PATH ../../altera_pcie_pipe/sv/sv_xcvr_pipe_native.sv</message>
   <message level="Info" culprit="PCIeGen3x4If128"><![CDATA["<b>QSysDE5QGen3x4If128</b>" instantiated <b>altera_pcie_sv_hip_ast</b> "<b>PCIeGen3x4If128</b>"]]></message>
   <message level="Debug" culprit="QSysDE5QGen3x4If128">queue size: 1 starting:alt_xcvr_reconfig "submodules/alt_xcvr_reconfig"</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./altera_xcvr_functions.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/altera_xcvr_functions.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./sv_xcvr_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_xcvr_h.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xcvr_reconfig_h.sv SYSTEM_VERILOG PATH .//alt_xcvr_reconfig_h.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./sv_xcvr_dfe_cal_sweep_h.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/sv_xcvr_dfe_cal_sweep_h.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xcvr_reconfig.sv SYSTEM_VERILOG PATH .//alt_xcvr_reconfig.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xcvr_reconfig_sv.sv SYSTEM_VERILOG PATH .//alt_xcvr_reconfig_sv.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xcvr_reconfig_cal_seq.sv SYSTEM_VERILOG PATH .//alt_xcvr_reconfig_cal_seq.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xreconf_cif.sv SYSTEM_VERILOG PATH .//alt_xreconf_cif.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xreconf_uif.sv SYSTEM_VERILOG PATH .//alt_xreconf_uif.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xreconf_basic_acq.sv SYSTEM_VERILOG PATH .//alt_xreconf_basic_acq.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xcvr_reconfig_analog.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog/alt_xcvr_reconfig_analog.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xcvr_reconfig_analog_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog/alt_xcvr_reconfig_analog_sv.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xreconf_analog_datactrl.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog/alt_xreconf_analog_datactrl.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xreconf_analog_rmw.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog/alt_xreconf_analog_rmw.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xreconf_analog_ctrlsm.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog/alt_xreconf_analog_ctrlsm.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xcvr_reconfig_offset_cancellation.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_offset_cancellation/alt_xcvr_reconfig_offset_cancellation.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xcvr_reconfig_offset_cancellation_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_offset_cancellation/alt_xcvr_reconfig_offset_cancellation_sv.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xcvr_reconfig_eyemon.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_eyemon/alt_xcvr_reconfig_eyemon.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xcvr_reconfig_eyemon_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_eyemon/alt_xcvr_reconfig_eyemon_sv.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xcvr_reconfig_eyemon_ctrl_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_eyemon/alt_xcvr_reconfig_eyemon_ctrl_sv.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xcvr_reconfig_eyemon_ber_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_eyemon/alt_xcvr_reconfig_eyemon_ber_sv.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./ber_reader_dcfifo.v VERILOG PATH ../alt_xcvr_reconfig_eyemon/ber_reader_dcfifo.v</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./step_to_mon_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_eyemon/step_to_mon_sv.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./mon_to_step_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_eyemon/mon_to_step_sv.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xcvr_reconfig_dfe.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xcvr_reconfig_dfe_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_sv.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xcvr_reconfig_dfe_reg_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_reg_sv.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xcvr_reconfig_dfe_cal_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_cal_sv.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xcvr_reconfig_dfe_cal_sweep_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_cal_sweep_sv.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xcvr_reconfig_dfe_cal_sweep_datapath_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_cal_sweep_datapath_sv.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xcvr_reconfig_dfe_oc_cal_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_oc_cal_sv.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xcvr_reconfig_dfe_pi_phase_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_pi_phase_sv.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xcvr_reconfig_dfe_step_to_mon_en_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_step_to_mon_en_sv.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xcvr_reconfig_dfe_adapt_tap_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_adapt_tap_sv.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xcvr_reconfig_dfe_ctrl_mux_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_ctrl_mux_sv.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xcvr_reconfig_dfe_local_reset_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_local_reset_sv.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xcvr_reconfig_dfe_cal_sim_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_cal_sim_sv.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xcvr_reconfig_dfe_adapt_tap_sim_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_adapt_tap_sim_sv.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xcvr_reconfig_adce.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_adce/alt_xcvr_reconfig_adce.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xcvr_reconfig_adce_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_adce/alt_xcvr_reconfig_adce_sv.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xcvr_reconfig_adce_datactrl_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_adce/alt_xcvr_reconfig_adce_datactrl_sv.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xcvr_reconfig_dcd.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xcvr_reconfig_dcd_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_sv.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xcvr_reconfig_dcd_cal.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_cal.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xcvr_reconfig_dcd_control.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_control.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xcvr_reconfig_dcd_datapath.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_datapath.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xcvr_reconfig_dcd_pll_reset.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_pll_reset.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xcvr_reconfig_dcd_eye_width.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_eye_width.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xcvr_reconfig_dcd_align_clk.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_align_clk.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xcvr_reconfig_dcd_get_sum.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_get_sum.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xcvr_reconfig_dcd_cal_sim_model.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_cal_sim_model.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xcvr_reconfig_mif.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_mif/alt_xcvr_reconfig_mif.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./sv_xcvr_reconfig_mif.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_mif/sv_xcvr_reconfig_mif.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./sv_xcvr_reconfig_mif_ctrl.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_mif/sv_xcvr_reconfig_mif_ctrl.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./sv_xcvr_reconfig_mif_avmm.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_mif/sv_xcvr_reconfig_mif_avmm.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xcvr_reconfig_pll.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_pll/alt_xcvr_reconfig_pll.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./sv_xcvr_reconfig_pll.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_pll/sv_xcvr_reconfig_pll.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./sv_xcvr_reconfig_pll_ctrl.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_pll/sv_xcvr_reconfig_pll_ctrl.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xcvr_reconfig_soc.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_soc/alt_xcvr_reconfig_soc.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xcvr_reconfig_cpu_ram.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_soc/alt_xcvr_reconfig_cpu_ram.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xcvr_reconfig_cpu_ram.hex OTHER PATH ../alt_xcvr_reconfig_soc/software/alt_xcvr_reconfig/mem_init/alt_xcvr_reconfig_cpu_ram.hex</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xcvr_reconfig_direct.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_direct/alt_xcvr_reconfig_direct.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./sv_xrbasic_l2p_addr.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/sv_xrbasic_l2p_addr.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./sv_xrbasic_l2p_ch.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/sv_xrbasic_l2p_ch.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./sv_xrbasic_l2p_rom.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/sv_xrbasic_l2p_rom.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./sv_xrbasic_lif_csr.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/sv_xrbasic_lif_csr.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./sv_xrbasic_lif.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/sv_xrbasic_lif.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./sv_xcvr_reconfig_basic.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/sv_xcvr_reconfig_basic.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_arbiter_acq.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/alt_arbiter_acq.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xcvr_reconfig_basic.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/alt_xcvr_reconfig_basic.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xcvr_reconfig.sdc OTHER PATH .//alt_xcvr_reconfig.sdc</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xcvr_m2s.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_m2s.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./altera_wait_generate.v VERILOG PATH ../../altera_xcvr_generic/ctrl/altera_wait_generate.v</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xcvr_csr_selector.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_csr_selector.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./sv_reconfig_bundle_to_basic.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_reconfig_bundle_to_basic.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xcvr_reconfig_cpu.v VERILOG PATH ../../../../../../Users/Saleh/AppData/Local/Temp/alt8299_6454296744083860750.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/alt_xcvr_reconfig_cpu.v</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu.v VERILOG PATH ../../../../../../Users/Saleh/AppData/Local/Temp/alt8299_6454296744083860750.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_a.mif OTHER PATH ../../../../../../Users/Saleh/AppData/Local/Temp/alt8299_6454296744083860750.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_a.mif</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_b.mif OTHER PATH ../../../../../../Users/Saleh/AppData/Local/Temp/alt8299_6454296744083860750.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_b.mif</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v VERILOG PATH ../../../../../../Users/Saleh/AppData/Local/Temp/alt8299_6454296744083860750.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0.v VERILOG PATH ../../../../../../Users/Saleh/AppData/Local/Temp/alt8299_6454296744083860750.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xcvr_reconfig_cpu_irq_mapper.sv SYSTEM_VERILOG PATH ../../../../../../Users/Saleh/AppData/Local/Temp/alt8299_6454296744083860750.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_irq_mapper.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./altera_reset_controller.v VERILOG PATH ../../../../../../Users/Saleh/AppData/Local/Temp/alt8299_6454296744083860750.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/altera_reset_controller.v</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./altera_reset_synchronizer.v VERILOG PATH ../../../../../../Users/Saleh/AppData/Local/Temp/alt8299_6454296744083860750.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/altera_reset_synchronizer.v</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./altera_reset_controller.sdc OTHER PATH ../../../../../../Users/Saleh/AppData/Local/Temp/alt8299_6454296744083860750.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/altera_reset_controller.sdc</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./altera_merlin_master_translator.sv SYSTEM_VERILOG PATH ../../../../../../Users/Saleh/AppData/Local/Temp/alt8299_6454296744083860750.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/altera_merlin_master_translator.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./altera_merlin_slave_translator.sv SYSTEM_VERILOG PATH ../../../../../../Users/Saleh/AppData/Local/Temp/alt8299_6454296744083860750.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/altera_merlin_slave_translator.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./altera_merlin_master_agent.sv SYSTEM_VERILOG PATH ../../../../../../Users/Saleh/AppData/Local/Temp/alt8299_6454296744083860750.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/altera_merlin_master_agent.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./altera_merlin_slave_agent.sv SYSTEM_VERILOG PATH ../../../../../../Users/Saleh/AppData/Local/Temp/alt8299_6454296744083860750.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/altera_merlin_slave_agent.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./altera_merlin_burst_uncompressor.sv SYSTEM_VERILOG PATH ../../../../../../Users/Saleh/AppData/Local/Temp/alt8299_6454296744083860750.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/altera_merlin_burst_uncompressor.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./altera_avalon_sc_fifo.v VERILOG PATH ../../../../../../Users/Saleh/AppData/Local/Temp/alt8299_6454296744083860750.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/altera_avalon_sc_fifo.v</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv SYSTEM_VERILOG PATH ../../../../../../Users/Saleh/AppData/Local/Temp/alt8299_6454296744083860750.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv SYSTEM_VERILOG PATH ../../../../../../Users/Saleh/AppData/Local/Temp/alt8299_6454296744083860750.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv SYSTEM_VERILOG PATH ../../../../../../Users/Saleh/AppData/Local/Temp/alt8299_6454296744083860750.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv SYSTEM_VERILOG PATH ../../../../../../Users/Saleh/AppData/Local/Temp/alt8299_6454296744083860750.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv SYSTEM_VERILOG PATH ../../../../../../Users/Saleh/AppData/Local/Temp/alt8299_6454296744083860750.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv SYSTEM_VERILOG PATH ../../../../../../Users/Saleh/AppData/Local/Temp/alt8299_6454296744083860750.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv SYSTEM_VERILOG PATH ../../../../../../Users/Saleh/AppData/Local/Temp/alt8299_6454296744083860750.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./altera_merlin_arbitrator.sv SYSTEM_VERILOG PATH ../../../../../../Users/Saleh/AppData/Local/Temp/alt8299_6454296744083860750.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/altera_merlin_arbitrator.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv SYSTEM_VERILOG PATH ../../../../../../Users/Saleh/AppData/Local/Temp/alt8299_6454296744083860750.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv SYSTEM_VERILOG PATH ../../../../../../Users/Saleh/AppData/Local/Temp/alt8299_6454296744083860750.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv SYSTEM_VERILOG PATH ../../../../../../Users/Saleh/AppData/Local/Temp/alt8299_6454296744083860750.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v VERILOG PATH ../../../../../../Users/Saleh/AppData/Local/Temp/alt8299_6454296744083860750.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv SYSTEM_VERILOG PATH ../../../../../../Users/Saleh/AppData/Local/Temp/alt8299_6454296744083860750.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4"><![CDATA["<b>QSysDE5QGen3x4If128</b>" instantiated <b>alt_xcvr_reconfig</b> "<b>XCVRCtrlGen3x4</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/altera_xcvr_functions.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_h.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_resync.sv</b>]]></message>
   <message level="Warning"><![CDATA[Overwriting different file <b>D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/plain_files.txt</b>]]></message>
   <message level="Debug" culprit="QSysDE5QGen3x4If128">queue size: 0 starting:altera_pcie_reconfig_driver "submodules/altpcie_reconfig_driver"</message>
   <message level="Info" culprit="XCVRDrvGen3x4"><![CDATA["<b>QSysDE5QGen3x4If128</b>" instantiated <b>altera_pcie_reconfig_driver</b> "<b>XCVRDrvGen3x4</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_h.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_pcie_sv_hip_ast:18.1:ACDS_VERSION_HWTCL=18.1,INTENDED_DEVICE_FAMILY=Stratix V,advanced_default_hwtcl_atomic_malformed=true,advanced_default_hwtcl_atomic_op_completer_32bit=false,advanced_default_hwtcl_atomic_op_completer_64bit=false,advanced_default_hwtcl_atomic_op_routing=false,advanced_default_hwtcl_bridge_port_ssid_support=false,advanced_default_hwtcl_bridge_port_vga_enable=false,advanced_default_hwtcl_bypass_cdc=false,advanced_default_hwtcl_cas_completer_128bit=false,advanced_default_hwtcl_cdc_dummy_insert_limit=11,advanced_default_hwtcl_d0_pme=false,advanced_default_hwtcl_d1_pme=false,advanced_default_hwtcl_d1_support=false,advanced_default_hwtcl_d2_pme=false,advanced_default_hwtcl_d2_support=false,advanced_default_hwtcl_d3_cold_pme=false,advanced_default_hwtcl_d3_hot_pme=false,advanced_default_hwtcl_data_pack_rx=disable,advanced_default_hwtcl_deskew_comma=com_deskw,advanced_default_hwtcl_device_number=0,advanced_default_hwtcl_disable_link_x2_support=false,advanced_default_hwtcl_disable_snoop_packet=false,advanced_default_hwtcl_ei_delay_powerdown_count=10,advanced_default_hwtcl_eie_before_nfts_count=4,advanced_default_hwtcl_enable_adapter_half_rate_mode=false,advanced_default_hwtcl_enable_l1_aspm=false,advanced_default_hwtcl_enable_rx_buffer_checking=false,advanced_default_hwtcl_extended_format_field=false,advanced_default_hwtcl_extended_tag_reset=false,advanced_default_hwtcl_fc_init_timer=1024,advanced_default_hwtcl_flow_control_timeout_count=200,advanced_default_hwtcl_flow_control_update_count=30,advanced_default_hwtcl_flr_capability=false,advanced_default_hwtcl_gen2_diffclock_nfts_count=255,advanced_default_hwtcl_gen2_sameclock_nfts_count=255,advanced_default_hwtcl_hot_plug_support=0,advanced_default_hwtcl_interrupt_pin=inta,advanced_default_hwtcl_l01_entry_latency=31,advanced_default_hwtcl_l0_exit_latency_diffclock=6,advanced_default_hwtcl_l0_exit_latency_sameclock=6,advanced_default_hwtcl_l1_exit_latency_diffclock=0,advanced_default_hwtcl_l1_exit_latency_sameclock=0,advanced_default_hwtcl_low_priority_vc=single_vc,advanced_default_hwtcl_ltr_mechanism=false,advanced_default_hwtcl_ltssm_1ms_timeout=disable,advanced_default_hwtcl_ltssm_freqlocked_check=disable,advanced_default_hwtcl_maximum_current=0,advanced_default_hwtcl_no_command_completed=true,advanced_default_hwtcl_no_soft_reset=false,advanced_default_hwtcl_pclk_out_sel=pclk,advanced_default_hwtcl_pipex1_debug_sel=disable,advanced_default_hwtcl_register_pipe_signals=false,advanced_default_hwtcl_reserved_debug=0,advanced_default_hwtcl_retry_buffer_last_active_address=2047,advanced_default_hwtcl_rx_l0s_count_idl=0,advanced_default_hwtcl_set_l0s=0,advanced_default_hwtcl_skp_os_gen3_count=0,advanced_default_hwtcl_skp_os_schedule_count=0,advanced_default_hwtcl_ssid=0,advanced_default_hwtcl_ssvid=0,advanced_default_hwtcl_tph_completer=false,advanced_default_hwtcl_tx_cdc_almost_empty=5,advanced_default_hwtcl_vc0_clk_enable=true,advanced_default_hwtcl_wrong_device_id=disable,advanced_default_parameter_override=0,aspm_config_management_hwtcl=true,ast_width_hwtcl=Avalon-ST 128-bit,atomic_malformed_hwtcl=true,atomic_op_completer_32bit_hwtcl=false,atomic_op_completer_64bit_hwtcl=false,atomic_op_routing_hwtcl=false,bar0_64bit_mem_space_hwtcl=Disabled,bar0_io_space_hwtcl=Disabled,bar0_prefetchable_hwtcl=Disabled,bar0_size_mask_hwtcl=10,bar0_type_hwtcl=2,bar1_io_space_hwtcl=Disabled,bar1_prefetchable_hwtcl=Disabled,bar1_size_mask_hwtcl=0,bar1_type_hwtcl=0,bar2_64bit_mem_space_hwtcl=Disabled,bar2_io_space_hwtcl=Disabled,bar2_prefetchable_hwtcl=Disabled,bar2_size_mask_hwtcl=0,bar2_type_hwtcl=0,bar3_io_space_hwtcl=Disabled,bar3_prefetchable_hwtcl=Disabled,bar3_size_mask_hwtcl=0,bar3_type_hwtcl=0,bar4_64bit_mem_space_hwtcl=Disabled,bar4_io_space_hwtcl=Disabled,bar4_prefetchable_hwtcl=Disabled,bar4_size_mask_hwtcl=0,bar4_type_hwtcl=0,bar5_io_space_hwtcl=Disabled,bar5_prefetchable_hwtcl=Disabled,bar5_size_mask_hwtcl=0,bar5_type_hwtcl=0,bridge_port_ssid_support_hwtcl=false,bridge_port_vga_enable_hwtcl=false,bypass_cdc_hwtcl=false,bypass_clk_switch_hwtcl=true,cas_completer_128bit_hwtcl=false,cdc_dummy_insert_limit_hwtcl=11,change_deemphasis_hwtcl=0,class_code_hwtcl=0,completion_timeout_hwtcl=ABCD,core_clk_sel_hwtcl=pld_clk,cpl_spc_data_hwtcl=16,cpl_spc_header_hwtcl=1,credit_buffer_allocation_aux_hwtcl=absolute,cseb_cpl_status_during_cvp_hwtcl=config_retry_status,cvp_clk_reset_hwtcl=false,cvp_data_compressed_hwtcl=false,cvp_data_encrypted_hwtcl=false,cvp_mode_reset_hwtcl=false,cvp_rate_sel_hwtcl=full_rate,d0_pme_hwtcl=false,d1_pme_hwtcl=false,d1_support_hwtcl=false,d2_pme_hwtcl=false,d2_support_hwtcl=false,d3_cold_pme_hwtcl=false,d3_hot_pme_hwtcl=false,data_pack_rx_hwtcl=disable,deemphasis_enable_hwtcl=false,design_environment_hwtcl=QSYS,deskew_comma_hwtcl=skp_eieos_deskw,device_id_hwtcl=2,device_number_hwtcl=0,diffclock_nfts_count_hwtcl=128,disable_link_x2_support_hwtcl=false,disable_snoop_packet_hwtcl=false,dll_active_report_support_hwtcl=0,ecrc_check_capable_hwtcl=0,ecrc_gen_capable_hwtcl=0,ei_delay_powerdown_count_hwtcl=10,eie_before_nfts_count_hwtcl=4,enable_adapter_half_rate_mode_hwtcl=false,enable_completion_timeout_disable_hwtcl=1,enable_function_msix_support_hwtcl=0,enable_l0s_aspm_hwtcl=false,enable_l1_aspm_hwtcl=false,enable_pcisigtest_hwtcl=0,enable_pipe32_phyip_ser_driver_hwtcl=0,enable_pipe32_sim_hwtcl=0,enable_power_on_rst_pulse_hwtcl=0,enable_rx_buffer_checking_hwtcl=false,enable_slot_register_hwtcl=0,enable_tl_only_sim_hwtcl=0,endpoint_l0_latency_hwtcl=0,endpoint_l1_latency_hwtcl=0,expansion_base_address_register_hwtcl=0,extend_tag_field_hwtcl=64,extended_format_field_hwtcl=false,extended_tag_reset_hwtcl=false,fc_init_timer_hwtcl=1024,fixed_preset_on=0,flow_control_timeout_count_hwtcl=200,flow_control_update_count_hwtcl=30,flr_capability_hwtcl=false,force_hrc=0,force_src=0,full_swing_hwtcl=35,g3_bypass_equlz_hwtcl=0,g3_dis_rx_use_prst_ep_hwtcl=true,g3_dis_rx_use_prst_hwtcl=true,gen123_lane_rate_mode_hwtcl=Gen3 (8.0 Gbps),gen2_diffclock_nfts_count_hwtcl=255,gen2_sameclock_nfts_count_hwtcl=255,gen3_coeff_10_ber_meas_hwtcl=0,gen3_coeff_10_hwtcl=0,gen3_coeff_10_nxtber_less_hwtcl=g3_coeff_10_nxtber_less,gen3_coeff_10_nxtber_less_ptr_hwtcl=0,gen3_coeff_10_nxtber_more_hwtcl=g3_coeff_10_nxtber_more,gen3_coeff_10_nxtber_more_ptr_hwtcl=0,gen3_coeff_10_preset_hint_hwtcl=0,gen3_coeff_10_reqber_hwtcl=0,gen3_coeff_10_sel_hwtcl=preset_10,gen3_coeff_11_ber_meas_hwtcl=0,gen3_coeff_11_hwtcl=0,gen3_coeff_11_nxtber_less_hwtcl=g3_coeff_11_nxtber_less,gen3_coeff_11_nxtber_less_ptr_hwtcl=0,gen3_coeff_11_nxtber_more_hwtcl=g3_coeff_11_nxtber_more,gen3_coeff_11_nxtber_more_ptr_hwtcl=0,gen3_coeff_11_preset_hint_hwtcl=0,gen3_coeff_11_reqber_hwtcl=0,gen3_coeff_11_sel_hwtcl=preset_11,gen3_coeff_12_ber_meas_hwtcl=0,gen3_coeff_12_hwtcl=0,gen3_coeff_12_nxtber_less_hwtcl=g3_coeff_12_nxtber_less,gen3_coeff_12_nxtber_less_ptr_hwtcl=0,gen3_coeff_12_nxtber_more_hwtcl=g3_coeff_12_nxtber_more,gen3_coeff_12_nxtber_more_ptr_hwtcl=0,gen3_coeff_12_preset_hint_hwtcl=0,gen3_coeff_12_reqber_hwtcl=0,gen3_coeff_12_sel_hwtcl=preset_12,gen3_coeff_13_ber_meas_hwtcl=0,gen3_coeff_13_hwtcl=0,gen3_coeff_13_nxtber_less_hwtcl=g3_coeff_13_nxtber_less,gen3_coeff_13_nxtber_less_ptr_hwtcl=0,gen3_coeff_13_nxtber_more_hwtcl=g3_coeff_13_nxtber_more,gen3_coeff_13_nxtber_more_ptr_hwtcl=0,gen3_coeff_13_preset_hint_hwtcl=0,gen3_coeff_13_reqber_hwtcl=0,gen3_coeff_13_sel_hwtcl=preset_13,gen3_coeff_14_ber_meas_hwtcl=0,gen3_coeff_14_hwtcl=0,gen3_coeff_14_nxtber_less_hwtcl=g3_coeff_14_nxtber_less,gen3_coeff_14_nxtber_less_ptr_hwtcl=0,gen3_coeff_14_nxtber_more_hwtcl=g3_coeff_14_nxtber_more,gen3_coeff_14_nxtber_more_ptr_hwtcl=0,gen3_coeff_14_preset_hint_hwtcl=0,gen3_coeff_14_reqber_hwtcl=0,gen3_coeff_14_sel_hwtcl=preset_14,gen3_coeff_15_ber_meas_hwtcl=0,gen3_coeff_15_hwtcl=0,gen3_coeff_15_nxtber_less_hwtcl=g3_coeff_15_nxtber_less,gen3_coeff_15_nxtber_less_ptr_hwtcl=0,gen3_coeff_15_nxtber_more_hwtcl=g3_coeff_15_nxtber_more,gen3_coeff_15_nxtber_more_ptr_hwtcl=0,gen3_coeff_15_preset_hint_hwtcl=0,gen3_coeff_15_reqber_hwtcl=0,gen3_coeff_15_sel_hwtcl=preset_15,gen3_coeff_16_ber_meas_hwtcl=0,gen3_coeff_16_hwtcl=0,gen3_coeff_16_nxtber_less_hwtcl=g3_coeff_16_nxtber_less,gen3_coeff_16_nxtber_less_ptr_hwtcl=0,gen3_coeff_16_nxtber_more_hwtcl=g3_coeff_16_nxtber_more,gen3_coeff_16_nxtber_more_ptr_hwtcl=0,gen3_coeff_16_preset_hint_hwtcl=0,gen3_coeff_16_reqber_hwtcl=0,gen3_coeff_16_sel_hwtcl=preset_16,gen3_coeff_17_ber_meas_hwtcl=0,gen3_coeff_17_hwtcl=0,gen3_coeff_17_nxtber_less_hwtcl=g3_coeff_17_nxtber_less,gen3_coeff_17_nxtber_less_ptr_hwtcl=0,gen3_coeff_17_nxtber_more_hwtcl=g3_coeff_17_nxtber_more,gen3_coeff_17_nxtber_more_ptr_hwtcl=0,gen3_coeff_17_preset_hint_hwtcl=0,gen3_coeff_17_reqber_hwtcl=0,gen3_coeff_17_sel_hwtcl=preset_17,gen3_coeff_18_ber_meas_hwtcl=0,gen3_coeff_18_hwtcl=0,gen3_coeff_18_nxtber_less_hwtcl=g3_coeff_18_nxtber_less,gen3_coeff_18_nxtber_less_ptr_hwtcl=0,gen3_coeff_18_nxtber_more_hwtcl=g3_coeff_18_nxtber_more,gen3_coeff_18_nxtber_more_ptr_hwtcl=0,gen3_coeff_18_preset_hint_hwtcl=0,gen3_coeff_18_reqber_hwtcl=0,gen3_coeff_18_sel_hwtcl=preset_18,gen3_coeff_19_ber_meas_hwtcl=0,gen3_coeff_19_hwtcl=0,gen3_coeff_19_nxtber_less_hwtcl=g3_coeff_19_nxtber_less,gen3_coeff_19_nxtber_less_ptr_hwtcl=0,gen3_coeff_19_nxtber_more_hwtcl=g3_coeff_19_nxtber_more,gen3_coeff_19_nxtber_more_ptr_hwtcl=0,gen3_coeff_19_preset_hint_hwtcl=0,gen3_coeff_19_reqber_hwtcl=0,gen3_coeff_19_sel_hwtcl=preset_19,gen3_coeff_1_ber_meas_hwtcl=2,gen3_coeff_1_hwtcl=7,gen3_coeff_1_nxtber_less_hwtcl=g3_coeff_1_nxtber_less,gen3_coeff_1_nxtber_less_ptr_hwtcl=1,gen3_coeff_1_nxtber_more_hwtcl=g3_coeff_1_nxtber_more,gen3_coeff_1_nxtber_more_ptr_hwtcl=1,gen3_coeff_1_preset_hint_hwtcl=0,gen3_coeff_1_reqber_hwtcl=0,gen3_coeff_1_sel_hwtcl=preset_1,gen3_coeff_20_ber_meas_hwtcl=0,gen3_coeff_20_hwtcl=0,gen3_coeff_20_nxtber_less_hwtcl=g3_coeff_20_nxtber_less,gen3_coeff_20_nxtber_less_ptr_hwtcl=0,gen3_coeff_20_nxtber_more_hwtcl=g3_coeff_20_nxtber_more,gen3_coeff_20_nxtber_more_ptr_hwtcl=0,gen3_coeff_20_preset_hint_hwtcl=0,gen3_coeff_20_reqber_hwtcl=0,gen3_coeff_20_sel_hwtcl=preset_20,gen3_coeff_21_ber_meas_hwtcl=0,gen3_coeff_21_hwtcl=0,gen3_coeff_21_nxtber_less_hwtcl=g3_coeff_21_nxtber_less,gen3_coeff_21_nxtber_less_ptr_hwtcl=0,gen3_coeff_21_nxtber_more_hwtcl=g3_coeff_21_nxtber_more,gen3_coeff_21_nxtber_more_ptr_hwtcl=0,gen3_coeff_21_preset_hint_hwtcl=0,gen3_coeff_21_reqber_hwtcl=0,gen3_coeff_21_sel_hwtcl=preset_21,gen3_coeff_22_ber_meas_hwtcl=0,gen3_coeff_22_hwtcl=0,gen3_coeff_22_nxtber_less_hwtcl=g3_coeff_22_nxtber_less,gen3_coeff_22_nxtber_less_ptr_hwtcl=0,gen3_coeff_22_nxtber_more_hwtcl=g3_coeff_22_nxtber_more,gen3_coeff_22_nxtber_more_ptr_hwtcl=0,gen3_coeff_22_preset_hint_hwtcl=0,gen3_coeff_22_reqber_hwtcl=0,gen3_coeff_22_sel_hwtcl=preset_22,gen3_coeff_23_ber_meas_hwtcl=0,gen3_coeff_23_hwtcl=0,gen3_coeff_23_nxtber_less_hwtcl=g3_coeff_23_nxtber_less,gen3_coeff_23_nxtber_less_ptr_hwtcl=0,gen3_coeff_23_nxtber_more_hwtcl=g3_coeff_23_nxtber_more,gen3_coeff_23_nxtber_more_ptr_hwtcl=0,gen3_coeff_23_preset_hint_hwtcl=0,gen3_coeff_23_reqber_hwtcl=0,gen3_coeff_23_sel_hwtcl=preset_23,gen3_coeff_24_ber_meas_hwtcl=0,gen3_coeff_24_hwtcl=0,gen3_coeff_24_nxtber_less_hwtcl=g3_coeff_24_nxtber_less,gen3_coeff_24_nxtber_less_ptr_hwtcl=0,gen3_coeff_24_nxtber_more_hwtcl=g3_coeff_24_nxtber_more,gen3_coeff_24_nxtber_more_ptr_hwtcl=0,gen3_coeff_24_preset_hint_hwtcl=0,gen3_coeff_24_reqber_hwtcl=0,gen3_coeff_24_sel_hwtcl=preset_24,gen3_coeff_2_ber_meas_hwtcl=0,gen3_coeff_2_hwtcl=0,gen3_coeff_2_nxtber_less_hwtcl=g3_coeff_2_nxtber_less,gen3_coeff_2_nxtber_less_ptr_hwtcl=0,gen3_coeff_2_nxtber_more_hwtcl=g3_coeff_2_nxtber_more,gen3_coeff_2_nxtber_more_ptr_hwtcl=0,gen3_coeff_2_preset_hint_hwtcl=0,gen3_coeff_2_reqber_hwtcl=0,gen3_coeff_2_sel_hwtcl=preset_2,gen3_coeff_3_ber_meas_hwtcl=0,gen3_coeff_3_hwtcl=0,gen3_coeff_3_nxtber_less_hwtcl=g3_coeff_3_nxtber_less,gen3_coeff_3_nxtber_less_ptr_hwtcl=0,gen3_coeff_3_nxtber_more_hwtcl=g3_coeff_3_nxtber_more,gen3_coeff_3_nxtber_more_ptr_hwtcl=0,gen3_coeff_3_preset_hint_hwtcl=0,gen3_coeff_3_reqber_hwtcl=0,gen3_coeff_3_sel_hwtcl=preset_3,gen3_coeff_4_ber_meas_hwtcl=0,gen3_coeff_4_hwtcl=0,gen3_coeff_4_nxtber_less_hwtcl=g3_coeff_4_nxtber_less,gen3_coeff_4_nxtber_less_ptr_hwtcl=0,gen3_coeff_4_nxtber_more_hwtcl=g3_coeff_4_nxtber_more,gen3_coeff_4_nxtber_more_ptr_hwtcl=0,gen3_coeff_4_preset_hint_hwtcl=0,gen3_coeff_4_reqber_hwtcl=0,gen3_coeff_4_sel_hwtcl=preset_4,gen3_coeff_5_ber_meas_hwtcl=0,gen3_coeff_5_hwtcl=0,gen3_coeff_5_nxtber_less_hwtcl=g3_coeff_5_nxtber_less,gen3_coeff_5_nxtber_less_ptr_hwtcl=0,gen3_coeff_5_nxtber_more_hwtcl=g3_coeff_5_nxtber_more,gen3_coeff_5_nxtber_more_ptr_hwtcl=0,gen3_coeff_5_preset_hint_hwtcl=0,gen3_coeff_5_reqber_hwtcl=0,gen3_coeff_5_sel_hwtcl=preset_5,gen3_coeff_6_ber_meas_hwtcl=0,gen3_coeff_6_hwtcl=0,gen3_coeff_6_nxtber_less_hwtcl=g3_coeff_6_nxtber_less,gen3_coeff_6_nxtber_less_ptr_hwtcl=0,gen3_coeff_6_nxtber_more_hwtcl=g3_coeff_6_nxtber_more,gen3_coeff_6_nxtber_more_ptr_hwtcl=0,gen3_coeff_6_preset_hint_hwtcl=0,gen3_coeff_6_reqber_hwtcl=0,gen3_coeff_6_sel_hwtcl=preset_6,gen3_coeff_7_ber_meas_hwtcl=0,gen3_coeff_7_hwtcl=0,gen3_coeff_7_nxtber_less_hwtcl=g3_coeff_7_nxtber_less,gen3_coeff_7_nxtber_less_ptr_hwtcl=0,gen3_coeff_7_nxtber_more_hwtcl=g3_coeff_7_nxtber_more,gen3_coeff_7_nxtber_more_ptr_hwtcl=0,gen3_coeff_7_preset_hint_hwtcl=0,gen3_coeff_7_reqber_hwtcl=0,gen3_coeff_7_sel_hwtcl=preset_7,gen3_coeff_8_ber_meas_hwtcl=0,gen3_coeff_8_hwtcl=0,gen3_coeff_8_nxtber_less_hwtcl=g3_coeff_8_nxtber_less,gen3_coeff_8_nxtber_less_ptr_hwtcl=0,gen3_coeff_8_nxtber_more_hwtcl=g3_coeff_8_nxtber_more,gen3_coeff_8_nxtber_more_ptr_hwtcl=0,gen3_coeff_8_preset_hint_hwtcl=0,gen3_coeff_8_reqber_hwtcl=0,gen3_coeff_8_sel_hwtcl=preset_8,gen3_coeff_9_ber_meas_hwtcl=0,gen3_coeff_9_hwtcl=0,gen3_coeff_9_nxtber_less_hwtcl=g3_coeff_9_nxtber_less,gen3_coeff_9_nxtber_less_ptr_hwtcl=0,gen3_coeff_9_nxtber_more_hwtcl=g3_coeff_9_nxtber_more,gen3_coeff_9_nxtber_more_ptr_hwtcl=0,gen3_coeff_9_preset_hint_hwtcl=0,gen3_coeff_9_reqber_hwtcl=0,gen3_coeff_9_sel_hwtcl=preset_9,gen3_dcbal_en_hwtcl=1,gen3_full_swing_hwtcl=35,gen3_low_freq_hwtcl=0,gen3_preset_coeff_10_hwtcl=0,gen3_preset_coeff_11_hwtcl=0,gen3_preset_coeff_1_hwtcl=0,gen3_preset_coeff_2_hwtcl=0,gen3_preset_coeff_3_hwtcl=0,gen3_preset_coeff_4_hwtcl=0,gen3_preset_coeff_5_hwtcl=0,gen3_preset_coeff_6_hwtcl=0,gen3_preset_coeff_7_hwtcl=0,gen3_preset_coeff_8_hwtcl=0,gen3_preset_coeff_9_hwtcl=0,gen3_rxfreqlock_counter_hwtcl=0,gen3_skip_ph2_ph3_hwtcl=0,hip_hard_reset_hwtcl=0,hip_reconfig_hwtcl=0,hip_tag_checking_hwtcl=1,hot_plug_support_hwtcl=0,hwtcl_override_g2_txvod=1,hwtcl_override_g3rxcoef=0,hwtcl_override_g3txcoef=0,in_cvp_mode_hwtcl=0,indicator_hwtcl=0,interrupt_pin_hwtcl=inta,io_window_addr_width_hwtcl=0,l01_entry_latency_hwtcl=31,l0_exit_latency_diffclock_hwtcl=6,l0_exit_latency_sameclock_hwtcl=6,l1_exit_latency_diffclock_hwtcl=0,l1_exit_latency_sameclock_hwtcl=0,l2_async_logic_hwtcl=disable,lane_mask_hwtcl=x4,low_latency_mode_hwtcl=0,low_priority_vc_hwtcl=single_vc,ltr_mechanism_hwtcl=false,ltssm_1ms_timeout_hwtcl=disable,ltssm_freqlocked_check_hwtcl=disable,max_payload_size_hwtcl=256,maximum_current_hwtcl=0,millisecond_cycle_count_hwtcl=248500,msi_64bit_addressing_capable_hwtcl=true,msi_masking_capable_hwtcl=false,msi_multi_message_capable_hwtcl=1,msi_support_hwtcl=true,msix_pba_bir_hwtcl=0,msix_pba_offset_hwtcl=0,msix_table_bir_hwtcl=0,msix_table_offset_hwtcl=0,msix_table_size_hwtcl=0,multiple_packets_per_cycle_hwtcl=0,no_command_completed_hwtcl=false,no_soft_reset_hwtcl=false,override_rxbuffer_cred_preset=0,override_tbpartner_driver_setting_hwtcl=0,pcie_inspector_hwtcl=0,pcie_qsys=1,pcie_spec_version_hwtcl=3.0,pclk_out_sel_hwtcl=pclk,pipex1_debug_sel_hwtcl=disable,pld_clk_MHz=2500,pll_refclk_freq_hwtcl=100 MHz,port_link_number_hwtcl=1,port_type_hwtcl=Native endpoint,port_width_be_hwtcl=16,port_width_data_hwtcl=128,prefetchable_mem_window_addr_width_hwtcl=0,reconfig_from_xcvr_width=276,reconfig_to_xcvr_width=420,register_pipe_signals_hwtcl=false,reserved_debug_hwtcl=0,retry_buffer_last_active_address_hwtcl=2047,revision_id_hwtcl=1,rpre_emph_a_val_hwtcl=9,rpre_emph_b_val_hwtcl=0,rpre_emph_c_val_hwtcl=16,rpre_emph_d_val_hwtcl=13,rpre_emph_e_val_hwtcl=5,rvod_sel_a_val_hwtcl=42,rvod_sel_b_val_hwtcl=38,rvod_sel_c_val_hwtcl=38,rvod_sel_d_val_hwtcl=43,rvod_sel_e_val_hwtcl=15,rx_cdc_almost_full_hwtcl=12,rx_ei_l0s_hwtcl=0,rx_l0s_count_idl_hwtcl=0,rxbuffer_rxreq_hwtcl=Maximum,sameclock_nfts_count_hwtcl=128,serial_sim_hwtcl=1,set_l0s_hwtcl=0,set_pld_clk_x1_625MHz_hwtcl=0,single_rx_detect_hwtcl=4,skp_os_gen3_count_hwtcl=0,skp_os_schedule_count_hwtcl=0,slot_number_hwtcl=0,slot_power_limit_hwtcl=0,slot_power_scale_hwtcl=0,slotclkcfg_hwtcl=1,ssid_hwtcl=0,ssvid_hwtcl=0,subsystem_device_id_hwtcl=0,subsystem_vendor_id_hwtcl=0,surprise_down_error_support_hwtcl=0,tlp_insp_trg_dw0_hwtcl=2049,tlp_insp_trg_dw1_hwtcl=0,tlp_insp_trg_dw2_hwtcl=0,tlp_insp_trg_dw3_hwtcl=0,tlp_inspector_hwtcl=0,tlp_inspector_use_signal_probe_hwtcl=0,tph_completer_hwtcl=false,track_rxfc_cplbuf_ovf_hwtcl=0,tx_cdc_almost_empty_hwtcl=5,tx_cdc_almost_full_hwtcl=11,use_aer_hwtcl=0,use_ast_parity=0,use_atx_pll_hwtcl=0,use_config_bypass_hwtcl=0,use_crc_forwarding_hwtcl=0,use_cvp_update_core_pof_hwtcl=0,use_pci_ext_hwtcl=0,use_pcie_ext_hwtcl=0,use_rx_st_be_hwtcl=0,use_tx_cons_cred_sel_hwtcl=0,user_id_hwtcl=0,vc0_clk_enable_hwtcl=true,vc0_rx_flow_ctrl_compl_data_hwtcl=0,vc0_rx_flow_ctrl_compl_header_hwtcl=0,vc0_rx_flow_ctrl_nonposted_data_hwtcl=0,vc0_rx_flow_ctrl_nonposted_header_hwtcl=52,vc0_rx_flow_ctrl_posted_data_hwtcl=897,vc0_rx_flow_ctrl_posted_header_hwtcl=58,vendor_id_hwtcl=4466,vsec_id_hwtcl=40960,vsec_rev_hwtcl=0,wrong_device_id_hwtcl=disable"
   instancePathKey="QSysDE5QGen3x4If128:.:PCIeGen3x4If128"
   kind="altera_pcie_sv_hip_ast"
   version="18.1"
   name="altpcie_sv_hip_ast_hwtcl">
  <parameter name="cas_completer_128bit_hwtcl" value="false" />
  <parameter name="tx_cdc_almost_empty_hwtcl" value="5" />
  <parameter name="gen3_coeff_10_nxtber_more_ptr_hwtcl" value="0" />
  <parameter name="enable_power_on_rst_pulse_hwtcl" value="0" />
  <parameter
     name="gen3_coeff_14_nxtber_more_hwtcl"
     value="g3_coeff_14_nxtber_more" />
  <parameter name="bar5_type_hwtcl" value="0" />
  <parameter name="subsystem_device_id_hwtcl" value="0" />
  <parameter name="subsystem_vendor_id_hwtcl" value="0" />
  <parameter name="gen3_coeff_22_hwtcl" value="0" />
  <parameter name="gen3_coeff_24_reqber_hwtcl" value="0" />
  <parameter name="advanced_default_hwtcl_l0_exit_latency_sameclock" value="6" />
  <parameter name="gen3_coeff_3_preset_hint_hwtcl" value="0" />
  <parameter name="low_priority_vc_hwtcl" value="single_vc" />
  <parameter name="gen3_coeff_5_preset_hint_hwtcl" value="0" />
  <parameter name="maximum_current_hwtcl" value="0" />
  <parameter name="gen3_coeff_23_nxtber_less_ptr_hwtcl" value="0" />
  <parameter
     name="gen3_coeff_16_nxtber_more_hwtcl"
     value="g3_coeff_16_nxtber_more" />
  <parameter name="vc0_rx_flow_ctrl_nonposted_header_hwtcl" value="52" />
  <parameter name="gen3_coeff_1_ber_meas_hwtcl" value="2" />
  <parameter name="gen3_coeff_2_ber_meas_hwtcl" value="0" />
  <parameter name="gen3_coeff_23_nxtber_more_ptr_hwtcl" value="0" />
  <parameter name="l2_async_logic_hwtcl" value="disable" />
  <parameter name="tlp_insp_trg_dw0_hwtcl" value="2049" />
  <parameter name="gen3_coeff_5_nxtber_less_ptr_hwtcl" value="0" />
  <parameter name="bar1_prefetchable_hwtcl" value="Disabled" />
  <parameter name="gen3_coeff_5_nxtber_more_ptr_hwtcl" value="0" />
  <parameter name="use_atx_pll_hwtcl" value="0" />
  <parameter name="tlp_inspector_hwtcl" value="0" />
  <parameter name="gen3_coeff_4_preset_hint_hwtcl" value="0" />
  <parameter
     name="gen3_coeff_15_nxtber_more_hwtcl"
     value="g3_coeff_15_nxtber_more" />
  <parameter name="advanced_default_hwtcl_d1_pme" value="false" />
  <parameter name="port_type_hwtcl" value="Native endpoint" />
  <parameter name="gen3_coeff_14_hwtcl" value="0" />
  <parameter name="bar4_prefetchable_hwtcl" value="Disabled" />
  <parameter name="enable_l0s_aspm_hwtcl" value="false" />
  <parameter
     name="gen3_coeff_11_nxtber_more_hwtcl"
     value="g3_coeff_11_nxtber_more" />
  <parameter name="advanced_default_hwtcl_atomic_op_completer_64bit" value="false" />
  <parameter name="gen3_coeff_23_reqber_hwtcl" value="0" />
  <parameter name="advanced_default_hwtcl_l01_entry_latency" value="31" />
  <parameter
     name="gen3_coeff_21_nxtber_less_hwtcl"
     value="g3_coeff_21_nxtber_less" />
  <parameter name="gen3_coeff_10_sel_hwtcl" value="preset_10" />
  <parameter name="rx_ei_l0s_hwtcl" value="0" />
  <parameter name="gen3_coeff_14_nxtber_more_ptr_hwtcl" value="0" />
  <parameter name="advanced_default_hwtcl_flr_capability" value="false" />
  <parameter name="gen3_coeff_3_reqber_hwtcl" value="0" />
  <parameter
     name="gen3_coeff_13_nxtber_more_hwtcl"
     value="g3_coeff_13_nxtber_more" />
  <parameter name="gen3_coeff_1_nxtber_less_ptr_hwtcl" value="1" />
  <parameter name="gen3_coeff_5_reqber_hwtcl" value="0" />
  <parameter name="gen3_coeff_11_reqber_hwtcl" value="0" />
  <parameter name="gen3_coeff_11_ber_meas_hwtcl" value="0" />
  <parameter name="gen3_coeff_13_reqber_hwtcl" value="0" />
  <parameter name="d3_cold_pme_hwtcl" value="false" />
  <parameter name="override_rxbuffer_cred_preset" value="0" />
  <parameter name="gen3_coeff_2_preset_hint_hwtcl" value="0" />
  <parameter name="gen3_preset_coeff_6_hwtcl" value="0" />
  <parameter name="ACDS_VERSION_HWTCL" value="18.1" />
  <parameter name="advanced_default_hwtcl_hot_plug_support" value="0" />
  <parameter name="flow_control_update_count_hwtcl" value="30" />
  <parameter name="gen3_coeff_7_preset_hint_hwtcl" value="0" />
  <parameter name="advanced_default_hwtcl_l1_exit_latency_diffclock" value="0" />
  <parameter name="use_config_bypass_hwtcl" value="0" />
  <parameter name="deskew_comma_hwtcl" value="skp_eieos_deskw" />
  <parameter name="pcie_spec_version_hwtcl" value="3.0" />
  <parameter name="gen3_coeff_9_nxtber_more_ptr_hwtcl" value="0" />
  <parameter name="millisecond_cycle_count_hwtcl" value="248500" />
  <parameter name="d0_pme_hwtcl" value="false" />
  <parameter name="tx_cdc_almost_full_hwtcl" value="11" />
  <parameter
     name="gen3_coeff_18_nxtber_more_hwtcl"
     value="g3_coeff_18_nxtber_more" />
  <parameter name="multiple_packets_per_cycle_hwtcl" value="0" />
  <parameter name="gen3_coeff_18_nxtber_more_ptr_hwtcl" value="0" />
  <parameter name="gen3_coeff_22_reqber_hwtcl" value="0" />
  <parameter name="ecrc_gen_capable_hwtcl" value="0" />
  <parameter name="advanced_default_hwtcl_extended_format_field" value="false" />
  <parameter name="gen3_coeff_3_hwtcl" value="0" />
  <parameter name="gen3_coeff_8_nxtber_more_hwtcl" value="g3_coeff_8_nxtber_more" />
  <parameter name="gen3_coeff_9_preset_hint_hwtcl" value="0" />
  <parameter name="gen3_coeff_19_nxtber_more_ptr_hwtcl" value="0" />
  <parameter
     name="gen3_coeff_10_nxtber_more_hwtcl"
     value="g3_coeff_10_nxtber_more" />
  <parameter name="g3_dis_rx_use_prst_ep_hwtcl" value="true" />
  <parameter name="serial_sim_hwtcl" value="1" />
  <parameter name="l0_exit_latency_diffclock_hwtcl" value="6" />
  <parameter name="advanced_default_hwtcl_bypass_cdc" value="false" />
  <parameter name="gen3_coeff_15_nxtber_more_ptr_hwtcl" value="0" />
  <parameter name="advanced_default_hwtcl_gen2_diffclock_nfts_count" value="255" />
  <parameter name="gen3_coeff_12_sel_hwtcl" value="preset_12" />
  <parameter name="g3_dis_rx_use_prst_hwtcl" value="true" />
  <parameter name="gen3_coeff_15_nxtber_less_ptr_hwtcl" value="0" />
  <parameter name="enable_pcisigtest_hwtcl" value="0" />
  <parameter name="l01_entry_latency_hwtcl" value="31" />
  <parameter name="gen3_coeff_1_hwtcl" value="7" />
  <parameter name="class_code_hwtcl" value="0" />
  <parameter
     name="gen3_coeff_22_nxtber_less_hwtcl"
     value="g3_coeff_22_nxtber_less" />
  <parameter name="ltr_mechanism_hwtcl" value="false" />
  <parameter name="bar0_type_hwtcl" value="2" />
  <parameter name="max_payload_size_hwtcl" value="256" />
  <parameter name="bar2_size_mask_hwtcl" value="0" />
  <parameter name="d3_hot_pme_hwtcl" value="false" />
  <parameter name="gen3_coeff_2_nxtber_less_hwtcl" value="g3_coeff_2_nxtber_less" />
  <parameter name="advanced_default_hwtcl_eie_before_nfts_count" value="4" />
  <parameter name="advanced_default_hwtcl_enable_l1_aspm" value="false" />
  <parameter name="advanced_default_hwtcl_disable_snoop_packet" value="false" />
  <parameter name="msi_masking_capable_hwtcl" value="false" />
  <parameter name="rvod_sel_e_val_hwtcl" value="15" />
  <parameter name="gen3_coeff_17_sel_hwtcl" value="preset_17" />
  <parameter
     name="gen3_coeff_17_nxtber_more_hwtcl"
     value="g3_coeff_17_nxtber_more" />
  <parameter name="bar5_size_mask_hwtcl" value="0" />
  <parameter name="expansion_base_address_register_hwtcl" value="0" />
  <parameter name="gen3_coeff_11_hwtcl" value="0" />
  <parameter name="core_clk_sel_hwtcl" value="pld_clk" />
  <parameter name="l1_exit_latency_diffclock_hwtcl" value="0" />
  <parameter name="gen3_coeff_1_nxtber_more_ptr_hwtcl" value="1" />
  <parameter name="cvp_rate_sel_hwtcl" value="full_rate" />
  <parameter name="use_crc_forwarding_hwtcl" value="0" />
  <parameter name="advanced_default_hwtcl_deskew_comma" value="com_deskw" />
  <parameter name="gen3_coeff_6_preset_hint_hwtcl" value="0" />
  <parameter name="gen3_preset_coeff_8_hwtcl" value="0" />
  <parameter name="gen3_coeff_19_nxtber_less_ptr_hwtcl" value="0" />
  <parameter name="gen3_coeff_9_nxtber_less_ptr_hwtcl" value="0" />
  <parameter name="gen3_coeff_11_nxtber_more_ptr_hwtcl" value="0" />
  <parameter name="gen3_coeff_12_preset_hint_hwtcl" value="0" />
  <parameter name="gen3_coeff_12_reqber_hwtcl" value="0" />
  <parameter name="gen3_coeff_6_reqber_hwtcl" value="0" />
  <parameter name="gen3_coeff_22_preset_hint_hwtcl" value="0" />
  <parameter name="vsec_rev_hwtcl" value="0" />
  <parameter name="gen3_coeff_24_sel_hwtcl" value="preset_24" />
  <parameter name="rpre_emph_e_val_hwtcl" value="5" />
  <parameter name="prefetchable_mem_window_addr_width_hwtcl" value="0" />
  <parameter name="gen3_coeff_16_reqber_hwtcl" value="0" />
  <parameter name="gen3_preset_coeff_9_hwtcl" value="0" />
  <parameter name="advanced_default_hwtcl_interrupt_pin" value="inta" />
  <parameter name="gen3_coeff_10_ber_meas_hwtcl" value="0" />
  <parameter name="ssvid_hwtcl" value="0" />
  <parameter name="gen3_coeff_2_reqber_hwtcl" value="0" />
  <parameter name="gen3_coeff_16_preset_hint_hwtcl" value="0" />
  <parameter name="gen3_coeff_5_nxtber_less_hwtcl" value="g3_coeff_5_nxtber_less" />
  <parameter name="rpre_emph_d_val_hwtcl" value="13" />
  <parameter name="gen3_coeff_20_reqber_hwtcl" value="0" />
  <parameter name="bar4_64bit_mem_space_hwtcl" value="Disabled" />
  <parameter name="gen3_coeff_20_nxtber_less_ptr_hwtcl" value="0" />
  <parameter name="bar2_type_hwtcl" value="0" />
  <parameter name="advanced_default_hwtcl_maximum_current" value="0" />
  <parameter name="gen3_coeff_5_ber_meas_hwtcl" value="0" />
  <parameter name="rvod_sel_d_val_hwtcl" value="43" />
  <parameter name="register_pipe_signals_hwtcl" value="false" />
  <parameter name="hwtcl_override_g2_txvod" value="1" />
  <parameter name="gen3_coeff_2_nxtber_less_ptr_hwtcl" value="0" />
  <parameter name="gen3_coeff_22_nxtber_less_ptr_hwtcl" value="0" />
  <parameter name="gen3_coeff_17_preset_hint_hwtcl" value="0" />
  <parameter name="gen3_preset_coeff_3_hwtcl" value="0" />
  <parameter name="extend_tag_field_hwtcl" value="64" />
  <parameter name="gen3_coeff_2_nxtber_more_hwtcl" value="g3_coeff_2_nxtber_more" />
  <parameter name="gen3_coeff_15_sel_hwtcl" value="preset_15" />
  <parameter name="advanced_default_hwtcl_ei_delay_powerdown_count" value="10" />
  <parameter name="gen3_coeff_6_nxtber_more_ptr_hwtcl" value="0" />
  <parameter name="gen3_coeff_16_sel_hwtcl" value="preset_16" />
  <parameter name="low_latency_mode_hwtcl" value="0" />
  <parameter name="advanced_default_hwtcl_ltssm_freqlocked_check" value="disable" />
  <parameter name="msix_table_bir_hwtcl" value="0" />
  <parameter name="cpl_spc_header_hwtcl" value="1" />
  <parameter name="rpre_emph_c_val_hwtcl" value="16" />
  <parameter name="gen3_coeff_3_nxtber_more_hwtcl" value="g3_coeff_3_nxtber_more" />
  <parameter name="gen3_coeff_20_ber_meas_hwtcl" value="0" />
  <parameter name="bar2_prefetchable_hwtcl" value="Disabled" />
  <parameter name="atomic_op_completer_32bit_hwtcl" value="false" />
  <parameter name="retry_buffer_last_active_address_hwtcl" value="2047" />
  <parameter name="hwtcl_override_g3txcoef" value="0" />
  <parameter name="rvod_sel_c_val_hwtcl" value="38" />
  <parameter name="gen3_coeff_4_nxtber_less_ptr_hwtcl" value="0" />
  <parameter name="gen3_coeff_4_nxtber_more_hwtcl" value="g3_coeff_4_nxtber_more" />
  <parameter name="advanced_default_hwtcl_d0_pme" value="false" />
  <parameter name="bar4_size_mask_hwtcl" value="0" />
  <parameter name="advanced_default_hwtcl_data_pack_rx" value="disable" />
  <parameter name="advanced_default_hwtcl_atomic_malformed" value="true" />
  <parameter name="bar1_size_mask_hwtcl" value="0" />
  <parameter name="use_cvp_update_core_pof_hwtcl" value="0" />
  <parameter name="vc0_clk_enable_hwtcl" value="true" />
  <parameter name="gen3_coeff_4_hwtcl" value="0" />
  <parameter name="gen3_coeff_24_nxtber_more_ptr_hwtcl" value="0" />
  <parameter name="no_soft_reset_hwtcl" value="false" />
  <parameter name="advanced_default_hwtcl_wrong_device_id" value="disable" />
  <parameter name="gen3_coeff_5_sel_hwtcl" value="preset_5" />
  <parameter name="use_rx_st_be_hwtcl" value="0" />
  <parameter name="slot_power_limit_hwtcl" value="0" />
  <parameter name="gen3_coeff_4_ber_meas_hwtcl" value="0" />
  <parameter name="gen3_coeff_13_nxtber_less_ptr_hwtcl" value="0" />
  <parameter name="enable_completion_timeout_disable_hwtcl" value="1" />
  <parameter name="dll_active_report_support_hwtcl" value="0" />
  <parameter name="gen3_coeff_13_sel_hwtcl" value="preset_13" />
  <parameter name="gen3_coeff_21_reqber_hwtcl" value="0" />
  <parameter name="slot_number_hwtcl" value="0" />
  <parameter name="gen3_coeff_18_preset_hint_hwtcl" value="0" />
  <parameter name="hip_hard_reset_hwtcl" value="0" />
  <parameter name="wrong_device_id_hwtcl" value="disable" />
  <parameter name="gen3_coeff_13_ber_meas_hwtcl" value="0" />
  <parameter name="advanced_default_hwtcl_ssid" value="0" />
  <parameter name="gen3_full_swing_hwtcl" value="35" />
  <parameter name="d1_support_hwtcl" value="false" />
  <parameter name="cpl_spc_data_hwtcl" value="16" />
  <parameter name="use_ast_parity" value="0" />
  <parameter name="gen3_preset_coeff_10_hwtcl" value="0" />
  <parameter name="gen3_coeff_5_hwtcl" value="0" />
  <parameter name="gen3_coeff_4_sel_hwtcl" value="preset_4" />
  <parameter name="ltssm_freqlocked_check_hwtcl" value="disable" />
  <parameter
     name="gen3_coeff_23_nxtber_more_hwtcl"
     value="g3_coeff_23_nxtber_more" />
  <parameter name="advanced_default_hwtcl_l0_exit_latency_diffclock" value="6" />
  <parameter name="gen3_coeff_3_nxtber_less_hwtcl" value="g3_coeff_3_nxtber_less" />
  <parameter name="use_pcie_ext_hwtcl" value="0" />
  <parameter name="gen2_diffclock_nfts_count_hwtcl" value="255" />
  <parameter name="rvod_sel_a_val_hwtcl" value="42" />
  <parameter name="credit_buffer_allocation_aux_hwtcl" value="absolute" />
  <parameter name="pclk_out_sel_hwtcl" value="pclk" />
  <parameter name="gen3_coeff_17_reqber_hwtcl" value="0" />
  <parameter name="vsec_id_hwtcl" value="40960" />
  <parameter name="d2_support_hwtcl" value="false" />
  <parameter name="disable_snoop_packet_hwtcl" value="false" />
  <parameter name="gen3_coeff_19_ber_meas_hwtcl" value="0" />
  <parameter name="gen3_coeff_23_preset_hint_hwtcl" value="0" />
  <parameter name="use_aer_hwtcl" value="0" />
  <parameter name="gen3_coeff_10_preset_hint_hwtcl" value="0" />
  <parameter name="cvp_clk_reset_hwtcl" value="false" />
  <parameter name="force_src" value="0" />
  <parameter name="gen3_coeff_6_hwtcl" value="0" />
  <parameter name="advanced_default_hwtcl_register_pipe_signals" value="false" />
  <parameter name="advanced_default_hwtcl_atomic_op_routing" value="false" />
  <parameter name="cseb_cpl_status_during_cvp_hwtcl" value="config_retry_status" />
  <parameter name="advanced_default_hwtcl_no_soft_reset" value="false" />
  <parameter name="gen3_coeff_11_preset_hint_hwtcl" value="0" />
  <parameter name="gen3_coeff_24_preset_hint_hwtcl" value="0" />
  <parameter name="vc0_rx_flow_ctrl_compl_data_hwtcl" value="0" />
  <parameter name="gen3_rxfreqlock_counter_hwtcl" value="0" />
  <parameter
     name="gen3_coeff_24_nxtber_less_hwtcl"
     value="g3_coeff_24_nxtber_less" />
  <parameter name="gen3_dcbal_en_hwtcl" value="1" />
  <parameter name="rpre_emph_a_val_hwtcl" value="9" />
  <parameter name="ast_width_hwtcl" value="Avalon-ST 128-bit" />
  <parameter name="flr_capability_hwtcl" value="false" />
  <parameter name="gen3_preset_coeff_1_hwtcl" value="0" />
  <parameter name="skp_os_schedule_count_hwtcl" value="0" />
  <parameter name="hwtcl_override_g3rxcoef" value="0" />
  <parameter name="gen3_coeff_16_nxtber_more_ptr_hwtcl" value="0" />
  <parameter name="bypass_clk_switch_hwtcl" value="true" />
  <parameter name="msix_table_size_hwtcl" value="0" />
  <parameter name="ecrc_check_capable_hwtcl" value="0" />
  <parameter name="endpoint_l0_latency_hwtcl" value="0" />
  <parameter name="bar0_prefetchable_hwtcl" value="Disabled" />
  <parameter name="gen3_coeff_2_sel_hwtcl" value="preset_2" />
  <parameter
     name="gen3_coeff_23_nxtber_less_hwtcl"
     value="g3_coeff_23_nxtber_less" />
  <parameter name="gen3_coeff_9_nxtber_more_hwtcl" value="g3_coeff_9_nxtber_more" />
  <parameter name="slotclkcfg_hwtcl" value="1" />
  <parameter name="gen3_preset_coeff_4_hwtcl" value="0" />
  <parameter name="gen3_coeff_3_ber_meas_hwtcl" value="0" />
  <parameter name="gen3_coeff_17_nxtber_more_ptr_hwtcl" value="0" />
  <parameter name="advanced_default_hwtcl_d1_support" value="false" />
  <parameter name="fixed_preset_on" value="0" />
  <parameter name="hot_plug_support_hwtcl" value="0" />
  <parameter name="INTENDED_DEVICE_FAMILY" value="Stratix V" />
  <parameter name="advanced_default_hwtcl_bridge_port_ssid_support" value="false" />
  <parameter name="rpre_emph_b_val_hwtcl" value="0" />
  <parameter name="d2_pme_hwtcl" value="false" />
  <parameter name="gen3_coeff_3_sel_hwtcl" value="preset_3" />
  <parameter name="advanced_default_hwtcl_atomic_op_completer_32bit" value="false" />
  <parameter name="ei_delay_powerdown_count_hwtcl" value="10" />
  <parameter name="gen3_preset_coeff_2_hwtcl" value="0" />
  <parameter name="bar1_type_hwtcl" value="0" />
  <parameter name="advanced_default_hwtcl_skp_os_gen3_count" value="0" />
  <parameter name="eie_before_nfts_count_hwtcl" value="4" />
  <parameter name="endpoint_l1_latency_hwtcl" value="0" />
  <parameter name="advanced_default_hwtcl_d2_pme" value="false" />
  <parameter name="gen3_coeff_8_hwtcl" value="0" />
  <parameter name="gen3_coeff_14_nxtber_less_ptr_hwtcl" value="0" />
  <parameter name="rvod_sel_b_val_hwtcl" value="38" />
  <parameter name="advanced_default_hwtcl_tph_completer" value="false" />
  <parameter name="gen3_coeff_4_reqber_hwtcl" value="0" />
  <parameter
     name="gen3_coeff_10_nxtber_less_hwtcl"
     value="g3_coeff_10_nxtber_less" />
  <parameter name="gen3_coeff_10_reqber_hwtcl" value="0" />
  <parameter name="gen3_coeff_12_ber_meas_hwtcl" value="0" />
  <parameter name="gen3_coeff_14_sel_hwtcl" value="preset_14" />
  <parameter name="indicator_hwtcl" value="0" />
  <parameter name="bar3_io_space_hwtcl" value="Disabled" />
  <parameter name="advanced_default_hwtcl_gen2_sameclock_nfts_count" value="255" />
  <parameter name="advanced_default_hwtcl_d3_cold_pme" value="false" />
  <parameter name="flow_control_timeout_count_hwtcl" value="200" />
  <parameter name="diffclock_nfts_count_hwtcl" value="128" />
  <parameter name="gen3_coeff_9_hwtcl" value="0" />
  <parameter
     name="gen3_coeff_22_nxtber_more_hwtcl"
     value="g3_coeff_22_nxtber_more" />
  <parameter name="gen3_coeff_4_nxtber_less_hwtcl" value="g3_coeff_4_nxtber_less" />
  <parameter name="gen3_coeff_18_reqber_hwtcl" value="0" />
  <parameter name="vc0_rx_flow_ctrl_posted_data_hwtcl" value="897" />
  <parameter name="gen3_coeff_21_nxtber_less_ptr_hwtcl" value="0" />
  <parameter
     name="gen3_coeff_17_nxtber_less_hwtcl"
     value="g3_coeff_17_nxtber_less" />
  <parameter name="gen3_coeff_3_nxtber_less_ptr_hwtcl" value="0" />
  <parameter
     name="advanced_default_hwtcl_enable_adapter_half_rate_mode"
     value="false" />
  <parameter name="gen3_coeff_8_ber_meas_hwtcl" value="0" />
  <parameter name="gen3_coeff_2_hwtcl" value="0" />
  <parameter name="gen3_coeff_21_nxtber_more_ptr_hwtcl" value="0" />
  <parameter name="advanced_default_hwtcl_extended_tag_reset" value="false" />
  <parameter name="gen3_coeff_17_ber_meas_hwtcl" value="0" />
  <parameter name="d1_pme_hwtcl" value="false" />
  <parameter name="in_cvp_mode_hwtcl" value="0" />
  <parameter name="gen3_low_freq_hwtcl" value="0" />
  <parameter
     name="gen3_coeff_19_nxtber_less_hwtcl"
     value="g3_coeff_19_nxtber_less" />
  <parameter name="deemphasis_enable_hwtcl" value="false" />
  <parameter name="gen3_coeff_15_hwtcl" value="0" />
  <parameter name="advanced_default_hwtcl_no_command_completed" value="true" />
  <parameter name="gen3_coeff_3_nxtber_more_ptr_hwtcl" value="0" />
  <parameter name="gen3_coeff_7_hwtcl" value="0" />
  <parameter name="override_tbpartner_driver_setting_hwtcl" value="0" />
  <parameter
     name="gen3_coeff_18_nxtber_less_hwtcl"
     value="g3_coeff_18_nxtber_less" />
  <parameter name="gen2_sameclock_nfts_count_hwtcl" value="255" />
  <parameter name="enable_slot_register_hwtcl" value="0" />
  <parameter name="interrupt_pin_hwtcl" value="inta" />
  <parameter name="rx_cdc_almost_full_hwtcl" value="12" />
  <parameter name="cvp_data_compressed_hwtcl" value="false" />
  <parameter name="atomic_op_routing_hwtcl" value="false" />
  <parameter name="enable_l1_aspm_hwtcl" value="false" />
  <parameter name="design_environment_hwtcl" value="QSYS" />
  <parameter name="gen3_coeff_22_ber_meas_hwtcl" value="0" />
  <parameter name="reserved_debug_hwtcl" value="0" />
  <parameter name="pcie_inspector_hwtcl" value="0" />
  <parameter name="port_width_data_hwtcl" value="128" />
  <parameter name="tlp_insp_trg_dw1_hwtcl" value="0" />
  <parameter name="gen3_preset_coeff_5_hwtcl" value="0" />
  <parameter name="g3_bypass_equlz_hwtcl" value="0" />
  <parameter name="gen3_coeff_7_nxtber_more_ptr_hwtcl" value="0" />
  <parameter
     name="gen3_coeff_14_nxtber_less_hwtcl"
     value="g3_coeff_14_nxtber_less" />
  <parameter name="force_hrc" value="0" />
  <parameter name="advanced_default_hwtcl_flow_control_update_count" value="30" />
  <parameter name="enable_pipe32_sim_hwtcl" value="0" />
  <parameter name="advanced_default_hwtcl_enable_rx_buffer_checking" value="false" />
  <parameter name="user_id_hwtcl" value="0" />
  <parameter name="gen3_coeff_24_ber_meas_hwtcl" value="0" />
  <parameter name="port_width_be_hwtcl" value="16" />
  <parameter name="rx_l0s_count_idl_hwtcl" value="0" />
  <parameter
     name="gen3_coeff_16_nxtber_less_hwtcl"
     value="g3_coeff_16_nxtber_less" />
  <parameter name="bar4_io_space_hwtcl" value="Disabled" />
  <parameter name="gen3_coeff_19_reqber_hwtcl" value="0" />
  <parameter name="gen3_coeff_18_ber_meas_hwtcl" value="0" />
  <parameter name="msi_64bit_addressing_capable_hwtcl" value="true" />
  <parameter name="gen3_coeff_12_nxtber_more_ptr_hwtcl" value="0" />
  <parameter name="advanced_default_hwtcl_disable_link_x2_support" value="false" />
  <parameter name="gen3_preset_coeff_7_hwtcl" value="0" />
  <parameter name="bar5_io_space_hwtcl" value="Disabled" />
  <parameter name="extended_tag_reset_hwtcl" value="false" />
  <parameter name="reconfig_from_xcvr_width" value="276" />
  <parameter name="gen3_preset_coeff_11_hwtcl" value="0" />
  <parameter name="ltssm_1ms_timeout_hwtcl" value="disable" />
  <parameter name="gen3_coeff_1_sel_hwtcl" value="preset_1" />
  <parameter name="cvp_data_encrypted_hwtcl" value="false" />
  <parameter name="pcie_qsys" value="1" />
  <parameter name="gen3_skip_ph2_ph3_hwtcl" value="0" />
  <parameter
     name="gen3_coeff_21_nxtber_more_hwtcl"
     value="g3_coeff_21_nxtber_more" />
  <parameter name="vendor_id_hwtcl" value="4466" />
  <parameter name="advanced_default_hwtcl_flow_control_timeout_count" value="200" />
  <parameter
     name="gen3_coeff_11_nxtber_less_hwtcl"
     value="g3_coeff_11_nxtber_less" />
  <parameter name="bar2_io_space_hwtcl" value="Disabled" />
  <parameter name="l0_exit_latency_sameclock_hwtcl" value="6" />
  <parameter name="set_pld_clk_x1_625MHz_hwtcl" value="0" />
  <parameter name="l1_exit_latency_sameclock_hwtcl" value="0" />
  <parameter name="advanced_default_hwtcl_bridge_port_vga_enable" value="false" />
  <parameter name="gen3_coeff_21_ber_meas_hwtcl" value="0" />
  <parameter name="tph_completer_hwtcl" value="false" />
  <parameter name="advanced_default_hwtcl_skp_os_schedule_count" value="0" />
  <parameter name="device_id_hwtcl" value="2" />
  <parameter
     name="gen3_coeff_12_nxtber_less_hwtcl"
     value="g3_coeff_12_nxtber_less" />
  <parameter name="gen3_coeff_16_nxtber_less_ptr_hwtcl" value="0" />
  <parameter name="enable_rx_buffer_checking_hwtcl" value="false" />
  <parameter name="gen3_coeff_8_nxtber_more_ptr_hwtcl" value="0" />
  <parameter name="surprise_down_error_support_hwtcl" value="0" />
  <parameter name="hip_reconfig_hwtcl" value="0" />
  <parameter name="bar1_io_space_hwtcl" value="Disabled" />
  <parameter
     name="gen3_coeff_24_nxtber_more_hwtcl"
     value="g3_coeff_24_nxtber_more" />
  <parameter name="advanced_default_hwtcl_cdc_dummy_insert_limit" value="11" />
  <parameter
     name="advanced_default_hwtcl_retry_buffer_last_active_address"
     value="2047" />
  <parameter name="gen3_coeff_6_sel_hwtcl" value="preset_6" />
  <parameter
     name="gen3_coeff_20_nxtber_more_hwtcl"
     value="g3_coeff_20_nxtber_more" />
  <parameter name="msix_table_offset_hwtcl" value="0" />
  <parameter name="gen3_coeff_9_ber_meas_hwtcl" value="0" />
  <parameter name="gen3_coeff_9_nxtber_less_hwtcl" value="g3_coeff_9_nxtber_less" />
  <parameter name="gen3_coeff_1_nxtber_more_hwtcl" value="g3_coeff_1_nxtber_more" />
  <parameter name="skp_os_gen3_count_hwtcl" value="0" />
  <parameter name="gen3_coeff_10_hwtcl" value="0" />
  <parameter name="lane_mask_hwtcl" value="x4" />
  <parameter name="atomic_op_completer_64bit_hwtcl" value="false" />
  <parameter name="gen3_coeff_11_sel_hwtcl" value="preset_11" />
  <parameter name="msi_multi_message_capable_hwtcl" value="1" />
  <parameter
     name="gen3_coeff_15_nxtber_less_hwtcl"
     value="g3_coeff_15_nxtber_less" />
  <parameter name="advanced_default_hwtcl_d2_support" value="false" />
  <parameter name="gen3_coeff_12_nxtber_less_ptr_hwtcl" value="0" />
  <parameter name="msi_support_hwtcl" value="true" />
  <parameter name="gen3_coeff_19_preset_hint_hwtcl" value="0" />
  <parameter name="bar4_type_hwtcl" value="0" />
  <parameter name="bypass_cdc_hwtcl" value="false" />
  <parameter name="gen3_coeff_4_nxtber_more_ptr_hwtcl" value="0" />
  <parameter name="msix_pba_offset_hwtcl" value="0" />
  <parameter name="advanced_default_hwtcl_set_l0s" value="0" />
  <parameter name="gen3_coeff_14_ber_meas_hwtcl" value="0" />
  <parameter name="bar5_prefetchable_hwtcl" value="Disabled" />
  <parameter name="single_rx_detect_hwtcl" value="4" />
  <parameter name="extended_format_field_hwtcl" value="false" />
  <parameter name="advanced_default_hwtcl_pclk_out_sel" value="pclk" />
  <parameter name="gen3_coeff_12_hwtcl" value="0" />
  <parameter name="advanced_default_hwtcl_ltssm_1ms_timeout" value="disable" />
  <parameter name="gen3_coeff_23_sel_hwtcl" value="preset_23" />
  <parameter name="gen3_coeff_22_nxtber_more_ptr_hwtcl" value="0" />
  <parameter name="advanced_default_hwtcl_d3_hot_pme" value="false" />
  <parameter name="advanced_default_hwtcl_ltr_mechanism" value="false" />
  <parameter name="aspm_config_management_hwtcl" value="true" />
  <parameter name="advanced_default_hwtcl_fc_init_timer" value="1024" />
  <parameter name="gen3_coeff_2_nxtber_more_ptr_hwtcl" value="0" />
  <parameter name="tlp_insp_trg_dw3_hwtcl" value="0" />
  <parameter name="set_l0s_hwtcl" value="0" />
  <parameter name="cdc_dummy_insert_limit_hwtcl" value="11" />
  <parameter name="advanced_default_hwtcl_l1_exit_latency_sameclock" value="0" />
  <parameter name="bar2_64bit_mem_space_hwtcl" value="Disabled" />
  <parameter name="advanced_default_parameter_override" value="0" />
  <parameter name="gen3_coeff_6_nxtber_less_hwtcl" value="g3_coeff_6_nxtber_less" />
  <parameter name="advanced_default_hwtcl_device_number" value="0" />
  <parameter name="gen3_coeff_15_preset_hint_hwtcl" value="0" />
  <parameter name="gen3_coeff_24_nxtber_less_ptr_hwtcl" value="0" />
  <parameter name="advanced_default_hwtcl_vc0_clk_enable" value="true" />
  <parameter name="gen3_coeff_18_hwtcl" value="0" />
  <parameter name="gen3_coeff_20_preset_hint_hwtcl" value="0" />
  <parameter name="bar0_io_space_hwtcl" value="Disabled" />
  <parameter name="gen3_coeff_22_sel_hwtcl" value="preset_22" />
  <parameter name="gen3_coeff_7_nxtber_less_hwtcl" value="g3_coeff_7_nxtber_less" />
  <parameter name="gen3_coeff_24_hwtcl" value="0" />
  <parameter name="gen3_coeff_5_nxtber_more_hwtcl" value="g3_coeff_5_nxtber_more" />
  <parameter name="gen3_coeff_13_preset_hint_hwtcl" value="0" />
  <parameter name="bar0_64bit_mem_space_hwtcl" value="Disabled" />
  <parameter name="gen3_coeff_8_nxtber_less_hwtcl" value="g3_coeff_8_nxtber_less" />
  <parameter name="gen3_coeff_21_preset_hint_hwtcl" value="0" />
  <parameter name="revision_id_hwtcl" value="1" />
  <parameter name="io_window_addr_width_hwtcl" value="0" />
  <parameter name="gen3_coeff_6_nxtber_less_ptr_hwtcl" value="0" />
  <parameter name="reconfig_to_xcvr_width" value="420" />
  <parameter name="change_deemphasis_hwtcl" value="0" />
  <parameter name="gen3_coeff_1_reqber_hwtcl" value="0" />
  <parameter name="gen3_coeff_20_sel_hwtcl" value="preset_20" />
  <parameter name="atomic_malformed_hwtcl" value="true" />
  <parameter name="gen3_coeff_20_nxtber_more_ptr_hwtcl" value="0" />
  <parameter name="gen3_coeff_9_reqber_hwtcl" value="0" />
  <parameter name="gen3_coeff_6_ber_meas_hwtcl" value="0" />
  <parameter name="gen3_coeff_18_sel_hwtcl" value="preset_18" />
  <parameter name="advanced_default_hwtcl_tx_cdc_almost_empty" value="5" />
  <parameter name="gen3_coeff_7_reqber_hwtcl" value="0" />
  <parameter name="completion_timeout_hwtcl" value="ABCD" />
  <parameter name="gen3_coeff_7_nxtber_more_hwtcl" value="g3_coeff_7_nxtber_more" />
  <parameter name="gen3_coeff_7_sel_hwtcl" value="preset_7" />
  <parameter name="enable_function_msix_support_hwtcl" value="0" />
  <parameter name="advanced_default_hwtcl_cas_completer_128bit" value="false" />
  <parameter name="gen3_coeff_8_nxtber_less_ptr_hwtcl" value="0" />
  <parameter name="gen3_coeff_15_reqber_hwtcl" value="0" />
  <parameter name="tlp_insp_trg_dw2_hwtcl" value="0" />
  <parameter name="gen3_coeff_11_nxtber_less_ptr_hwtcl" value="0" />
  <parameter name="gen123_lane_rate_mode_hwtcl" value="Gen3 (8.0 Gbps)" />
  <parameter name="enable_adapter_half_rate_mode_hwtcl" value="false" />
  <parameter name="gen3_coeff_13_hwtcl" value="0" />
  <parameter name="disable_link_x2_support_hwtcl" value="false" />
  <parameter name="gen3_coeff_17_nxtber_less_ptr_hwtcl" value="0" />
  <parameter name="fc_init_timer_hwtcl" value="1024" />
  <parameter name="msix_pba_bir_hwtcl" value="0" />
  <parameter name="advanced_default_hwtcl_pipex1_debug_sel" value="disable" />
  <parameter name="gen3_coeff_16_hwtcl" value="0" />
  <parameter name="gen3_coeff_19_hwtcl" value="0" />
  <parameter name="data_pack_rx_hwtcl" value="disable" />
  <parameter name="bar3_prefetchable_hwtcl" value="Disabled" />
  <parameter name="gen3_coeff_18_nxtber_less_ptr_hwtcl" value="0" />
  <parameter name="bar0_size_mask_hwtcl" value="10" />
  <parameter name="advanced_default_hwtcl_low_priority_vc" value="single_vc" />
  <parameter name="gen3_coeff_9_sel_hwtcl" value="preset_9" />
  <parameter name="bar3_size_mask_hwtcl" value="0" />
  <parameter name="slot_power_scale_hwtcl" value="0" />
  <parameter name="sameclock_nfts_count_hwtcl" value="128" />
  <parameter
     name="gen3_coeff_13_nxtber_less_hwtcl"
     value="g3_coeff_13_nxtber_less" />
  <parameter name="enable_pipe32_phyip_ser_driver_hwtcl" value="0" />
  <parameter name="advanced_default_hwtcl_reserved_debug" value="0" />
  <parameter name="gen3_coeff_16_ber_meas_hwtcl" value="0" />
  <parameter name="no_command_completed_hwtcl" value="false" />
  <parameter name="gen3_coeff_8_sel_hwtcl" value="preset_8" />
  <parameter name="full_swing_hwtcl" value="35" />
  <parameter name="rxbuffer_rxreq_hwtcl" value="Maximum" />
  <parameter name="device_number_hwtcl" value="0" />
  <parameter name="gen3_coeff_19_sel_hwtcl" value="preset_19" />
  <parameter name="gen3_coeff_20_hwtcl" value="0" />
  <parameter name="enable_tl_only_sim_hwtcl" value="0" />
  <parameter name="gen3_coeff_15_ber_meas_hwtcl" value="0" />
  <parameter name="gen3_coeff_1_nxtber_less_hwtcl" value="g3_coeff_1_nxtber_less" />
  <parameter name="ssid_hwtcl" value="0" />
  <parameter name="gen3_coeff_23_hwtcl" value="0" />
  <parameter name="bridge_port_ssid_support_hwtcl" value="false" />
  <parameter name="cvp_mode_reset_hwtcl" value="false" />
  <parameter name="gen3_coeff_1_preset_hint_hwtcl" value="0" />
  <parameter name="gen3_coeff_21_sel_hwtcl" value="preset_21" />
  <parameter name="gen3_coeff_13_nxtber_more_ptr_hwtcl" value="0" />
  <parameter name="gen3_coeff_7_nxtber_less_ptr_hwtcl" value="0" />
  <parameter name="track_rxfc_cplbuf_ovf_hwtcl" value="0" />
  <parameter name="port_link_number_hwtcl" value="1" />
  <parameter name="gen3_coeff_17_hwtcl" value="0" />
  <parameter name="gen3_coeff_14_preset_hint_hwtcl" value="0" />
  <parameter name="vc0_rx_flow_ctrl_compl_header_hwtcl" value="0" />
  <parameter name="hip_tag_checking_hwtcl" value="1" />
  <parameter name="pll_refclk_freq_hwtcl" value="100 MHz" />
  <parameter name="vc0_rx_flow_ctrl_posted_header_hwtcl" value="58" />
  <parameter name="bar3_type_hwtcl" value="0" />
  <parameter name="tlp_inspector_use_signal_probe_hwtcl" value="0" />
  <parameter name="advanced_default_hwtcl_ssvid" value="0" />
  <parameter name="gen3_coeff_8_preset_hint_hwtcl" value="0" />
  <parameter name="advanced_default_hwtcl_rx_l0s_count_idl" value="0" />
  <parameter name="use_pci_ext_hwtcl" value="0" />
  <parameter name="pipex1_debug_sel_hwtcl" value="disable" />
  <parameter name="vc0_rx_flow_ctrl_nonposted_data_hwtcl" value="0" />
  <parameter
     name="gen3_coeff_19_nxtber_more_hwtcl"
     value="g3_coeff_19_nxtber_more" />
  <parameter name="gen3_coeff_6_nxtber_more_hwtcl" value="g3_coeff_6_nxtber_more" />
  <parameter name="gen3_coeff_8_reqber_hwtcl" value="0" />
  <parameter
     name="gen3_coeff_20_nxtber_less_hwtcl"
     value="g3_coeff_20_nxtber_less" />
  <parameter name="use_tx_cons_cred_sel_hwtcl" value="0" />
  <parameter name="gen3_coeff_14_reqber_hwtcl" value="0" />
  <parameter name="gen3_coeff_10_nxtber_less_ptr_hwtcl" value="0" />
  <parameter name="gen3_coeff_21_hwtcl" value="0" />
  <parameter name="pld_clk_MHz" value="2500" />
  <parameter name="bridge_port_vga_enable_hwtcl" value="false" />
  <parameter name="gen3_coeff_7_ber_meas_hwtcl" value="0" />
  <parameter name="gen3_coeff_23_ber_meas_hwtcl" value="0" />
  <parameter
     name="gen3_coeff_12_nxtber_more_hwtcl"
     value="g3_coeff_12_nxtber_more" />
  <generatedFiles>
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/altpcie_sv_hip_ast_hwtcl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/altpcie_hip_256_pipen1b.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/altpcie_rs_serdes.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/altpcie_rs_hip.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/altpcie_scfifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/altpcie_sv_scfifo_ext.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/altpcie_scfifo_sv.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/altpcie_sv_gbfifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/altpcie_tlp_inspector.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/altpcie_tlp_inspector_trigger.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/altpcie_hip_eq_dprio.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/altpcie_hip_eq_bypass_ph3.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/altpcie_tlp_inspector_monitor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/altpcie_tlp_inspector_cseb.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/altera_xcvr_functions.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_pcs.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_pcs_ch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_pma.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_reconfig_bundle_to_xcvr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_reconfig_bundle_to_ip.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_reconfig_bundle_merger.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_rx_pma.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_tx_pma.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_tx_pma_ch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_h.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_avmm_csr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_avmm_dcd.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_avmm.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_data_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_native.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_plls.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_resync.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_hssi_10g_rx_pcs_rbc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_hssi_10g_tx_pcs_rbc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_hssi_8g_rx_pcs_rbc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_hssi_8g_tx_pcs_rbc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_hssi_8g_pcs_aggregate_rbc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_hssi_common_pcs_pma_interface_rbc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_hssi_common_pld_pcs_interface_rbc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_hssi_pipe_gen1_2_rbc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_hssi_pipe_gen3_rbc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_hssi_rx_pcs_pma_interface_rbc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_hssi_rx_pld_pcs_interface_rbc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_hssi_tx_pcs_pma_interface_rbc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_hssi_tx_pld_pcs_interface_rbc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_emsip_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_pipe_native.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/plain_files.txt"
       type="OTHER"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/altera_pcie_sv_hip_ast_pipen1b.sdc"
       type="SDC"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/altera_pcie_sv_hip_ast_rs_serdes.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/18.1/ip/altera/altera_pcie/altera_pcie_sv_hip_ast/altera_pcie_sv_hip_ast_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="QSysDE5QGen3x4If128" as="PCIeGen3x4If128" />
  <messages>
   <message level="Debug" culprit="QSysDE5QGen3x4If128">queue size: 2 starting:altera_pcie_sv_hip_ast "submodules/altpcie_sv_hip_ast_hwtcl"</message>
   <message level="Info" culprit="PCIeGen3x4If128">add_fileset_file ./altera_xcvr_functions.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/altera_xcvr_functions.sv</message>
   <message level="Info" culprit="PCIeGen3x4If128">add_fileset_file ./sv_pcs.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_pcs.sv</message>
   <message level="Info" culprit="PCIeGen3x4If128">add_fileset_file ./sv_pcs_ch.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_pcs_ch.sv</message>
   <message level="Info" culprit="PCIeGen3x4If128">add_fileset_file ./sv_pma.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_pma.sv</message>
   <message level="Info" culprit="PCIeGen3x4If128">add_fileset_file ./sv_reconfig_bundle_to_xcvr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_reconfig_bundle_to_xcvr.sv</message>
   <message level="Info" culprit="PCIeGen3x4If128">add_fileset_file ./sv_reconfig_bundle_to_ip.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_reconfig_bundle_to_ip.sv</message>
   <message level="Info" culprit="PCIeGen3x4If128">add_fileset_file ./sv_reconfig_bundle_merger.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_reconfig_bundle_merger.sv</message>
   <message level="Info" culprit="PCIeGen3x4If128">add_fileset_file ./sv_rx_pma.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_rx_pma.sv</message>
   <message level="Info" culprit="PCIeGen3x4If128">add_fileset_file ./sv_tx_pma.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_tx_pma.sv</message>
   <message level="Info" culprit="PCIeGen3x4If128">add_fileset_file ./sv_tx_pma_ch.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_tx_pma_ch.sv</message>
   <message level="Info" culprit="PCIeGen3x4If128">add_fileset_file ./sv_xcvr_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_xcvr_h.sv</message>
   <message level="Info" culprit="PCIeGen3x4If128">add_fileset_file ./sv_xcvr_avmm_csr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_xcvr_avmm_csr.sv</message>
   <message level="Info" culprit="PCIeGen3x4If128">add_fileset_file ./sv_xcvr_avmm_dcd.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_xcvr_avmm_dcd.sv</message>
   <message level="Info" culprit="PCIeGen3x4If128">add_fileset_file ./sv_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_xcvr_avmm.sv</message>
   <message level="Info" culprit="PCIeGen3x4If128">add_fileset_file ./sv_xcvr_data_adapter.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_xcvr_data_adapter.sv</message>
   <message level="Info" culprit="PCIeGen3x4If128">add_fileset_file ./sv_xcvr_native.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_xcvr_native.sv</message>
   <message level="Info" culprit="PCIeGen3x4If128">add_fileset_file ./sv_xcvr_plls.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_xcvr_plls.sv</message>
   <message level="Info" culprit="PCIeGen3x4If128">add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv</message>
   <message level="Info" culprit="PCIeGen3x4If128">add_fileset_file ./sv_hssi_10g_rx_pcs_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_10g_rx_pcs_rbc.sv</message>
   <message level="Info" culprit="PCIeGen3x4If128">add_fileset_file ./sv_hssi_10g_tx_pcs_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_10g_tx_pcs_rbc.sv</message>
   <message level="Info" culprit="PCIeGen3x4If128">add_fileset_file ./sv_hssi_8g_rx_pcs_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_8g_rx_pcs_rbc.sv</message>
   <message level="Info" culprit="PCIeGen3x4If128">add_fileset_file ./sv_hssi_8g_tx_pcs_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_8g_tx_pcs_rbc.sv</message>
   <message level="Info" culprit="PCIeGen3x4If128">add_fileset_file ./sv_hssi_8g_pcs_aggregate_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_8g_pcs_aggregate_rbc.sv</message>
   <message level="Info" culprit="PCIeGen3x4If128">add_fileset_file ./sv_hssi_common_pcs_pma_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_common_pcs_pma_interface_rbc.sv</message>
   <message level="Info" culprit="PCIeGen3x4If128">add_fileset_file ./sv_hssi_common_pld_pcs_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_common_pld_pcs_interface_rbc.sv</message>
   <message level="Info" culprit="PCIeGen3x4If128">add_fileset_file ./sv_hssi_pipe_gen1_2_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_pipe_gen1_2_rbc.sv</message>
   <message level="Info" culprit="PCIeGen3x4If128">add_fileset_file ./sv_hssi_pipe_gen3_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_pipe_gen3_rbc.sv</message>
   <message level="Info" culprit="PCIeGen3x4If128">add_fileset_file ./sv_hssi_rx_pcs_pma_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_rx_pcs_pma_interface_rbc.sv</message>
   <message level="Info" culprit="PCIeGen3x4If128">add_fileset_file ./sv_hssi_rx_pld_pcs_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_rx_pld_pcs_interface_rbc.sv</message>
   <message level="Info" culprit="PCIeGen3x4If128">add_fileset_file ./sv_hssi_tx_pcs_pma_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_tx_pcs_pma_interface_rbc.sv</message>
   <message level="Info" culprit="PCIeGen3x4If128">add_fileset_file ./sv_hssi_tx_pld_pcs_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_tx_pld_pcs_interface_rbc.sv</message>
   <message level="Info" culprit="PCIeGen3x4If128">add_fileset_file ./sv_xcvr_emsip_adapter.sv SYSTEM_VERILOG PATH ../../altera_pcie_pipe/sv/sv_xcvr_emsip_adapter.sv</message>
   <message level="Info" culprit="PCIeGen3x4If128">add_fileset_file ./sv_xcvr_pipe_native.sv SYSTEM_VERILOG PATH ../../altera_pcie_pipe/sv/sv_xcvr_pipe_native.sv</message>
   <message level="Info" culprit="PCIeGen3x4If128"><![CDATA["<b>QSysDE5QGen3x4If128</b>" instantiated <b>altera_pcie_sv_hip_ast</b> "<b>PCIeGen3x4If128</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_xcvr_reconfig:18.1:ber_en=0,device_family=Stratix V,enable_adce=1,enable_analog=1,enable_ber=0,enable_dcd=0,enable_dcd_power_up=1,enable_dfe=0,enable_eyemon=0,enable_lc=1,enable_mif=0,enable_offset=1,enable_pll=0,gui_cal_status_port=false,gui_enable_pll=0,gui_split_sizes=,number_of_reconfig_interfaces=6"
   instancePathKey="QSysDE5QGen3x4If128:.:XCVRCtrlGen3x4"
   kind="alt_xcvr_reconfig"
   version="18.1"
   name="alt_xcvr_reconfig">
  <parameter name="gui_cal_status_port" value="false" />
  <parameter name="ber_en" value="0" />
  <parameter name="enable_offset" value="1" />
  <parameter name="device_family" value="Stratix V" />
  <parameter name="enable_pll" value="0" />
  <parameter name="enable_lc" value="1" />
  <parameter name="enable_adce" value="1" />
  <parameter name="enable_ber" value="0" />
  <parameter name="gui_enable_pll" value="0" />
  <parameter name="enable_dcd_power_up" value="1" />
  <parameter name="enable_mif" value="0" />
  <parameter name="enable_dcd" value="0" />
  <parameter name="enable_eyemon" value="0" />
  <parameter name="gui_split_sizes" value="" />
  <parameter name="number_of_reconfig_interfaces" value="6" />
  <parameter name="enable_dfe" value="0" />
  <parameter name="enable_analog" value="1" />
  <generatedFiles>
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/altera_xcvr_functions.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_h.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_resync.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_h.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_dfe_cal_sweep_h.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cal_seq.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xreconf_cif.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xreconf_uif.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xreconf_basic_acq.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_analog.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_analog_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xreconf_analog_datactrl.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xreconf_analog_rmw.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xreconf_analog_ctrlsm.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_offset_cancellation.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_offset_cancellation_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_eyemon.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_eyemon_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_eyemon_ctrl_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_eyemon_ber_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/ber_reader_dcfifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/step_to_mon_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/mon_to_step_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_dfe.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_dfe_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_dfe_reg_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_dfe_cal_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_dfe_cal_sweep_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_dfe_cal_sweep_datapath_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_dfe_oc_cal_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_dfe_pi_phase_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_dfe_step_to_mon_en_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_dfe_adapt_tap_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_dfe_ctrl_mux_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_dfe_local_reset_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_dfe_cal_sim_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_dfe_adapt_tap_sim_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_adce.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_adce_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_adce_datactrl_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_dcd.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_dcd_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_dcd_cal.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_dcd_control.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_dcd_datapath.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_dcd_pll_reset.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_dcd_eye_width.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_dcd_align_clk.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_dcd_get_sum.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_dcd_cal_sim_model.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_mif.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_reconfig_mif.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_reconfig_mif_ctrl.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_reconfig_mif_avmm.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_pll.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_reconfig_pll.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_reconfig_pll_ctrl.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_soc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_ram.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_ram.hex"
       type="OTHER"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_direct.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_xrbasic_l2p_addr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_xrbasic_l2p_ch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_xrbasic_l2p_rom.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_xrbasic_lif_csr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_xrbasic_lif.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_reconfig_basic.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_arbiter_acq.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_basic.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig.sdc"
       type="OTHER"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_arbiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_m2s.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/altera_wait_generate.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_csr_selector.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_reconfig_bundle_to_basic.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_a.mif"
       type="OTHER"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_b.mif"
       type="OTHER"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_irq_mapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/altera_reset_controller.sdc"
       type="OTHER"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/plain_files.txt"
       type="OTHER"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/qencrypt_files.txt"
       type="OTHER"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/18.1/ip/altera/alt_xcvr_reconfig/alt_xcvr_reconfig/alt_xcvr_reconfig_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="QSysDE5QGen3x4If128" as="XCVRCtrlGen3x4" />
  <messages>
   <message level="Debug" culprit="QSysDE5QGen3x4If128">queue size: 1 starting:alt_xcvr_reconfig "submodules/alt_xcvr_reconfig"</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./altera_xcvr_functions.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/altera_xcvr_functions.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./sv_xcvr_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_xcvr_h.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xcvr_reconfig_h.sv SYSTEM_VERILOG PATH .//alt_xcvr_reconfig_h.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./sv_xcvr_dfe_cal_sweep_h.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/sv_xcvr_dfe_cal_sweep_h.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xcvr_reconfig.sv SYSTEM_VERILOG PATH .//alt_xcvr_reconfig.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xcvr_reconfig_sv.sv SYSTEM_VERILOG PATH .//alt_xcvr_reconfig_sv.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xcvr_reconfig_cal_seq.sv SYSTEM_VERILOG PATH .//alt_xcvr_reconfig_cal_seq.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xreconf_cif.sv SYSTEM_VERILOG PATH .//alt_xreconf_cif.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xreconf_uif.sv SYSTEM_VERILOG PATH .//alt_xreconf_uif.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xreconf_basic_acq.sv SYSTEM_VERILOG PATH .//alt_xreconf_basic_acq.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xcvr_reconfig_analog.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog/alt_xcvr_reconfig_analog.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xcvr_reconfig_analog_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog/alt_xcvr_reconfig_analog_sv.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xreconf_analog_datactrl.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog/alt_xreconf_analog_datactrl.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xreconf_analog_rmw.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog/alt_xreconf_analog_rmw.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xreconf_analog_ctrlsm.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog/alt_xreconf_analog_ctrlsm.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xcvr_reconfig_offset_cancellation.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_offset_cancellation/alt_xcvr_reconfig_offset_cancellation.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xcvr_reconfig_offset_cancellation_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_offset_cancellation/alt_xcvr_reconfig_offset_cancellation_sv.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xcvr_reconfig_eyemon.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_eyemon/alt_xcvr_reconfig_eyemon.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xcvr_reconfig_eyemon_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_eyemon/alt_xcvr_reconfig_eyemon_sv.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xcvr_reconfig_eyemon_ctrl_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_eyemon/alt_xcvr_reconfig_eyemon_ctrl_sv.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xcvr_reconfig_eyemon_ber_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_eyemon/alt_xcvr_reconfig_eyemon_ber_sv.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./ber_reader_dcfifo.v VERILOG PATH ../alt_xcvr_reconfig_eyemon/ber_reader_dcfifo.v</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./step_to_mon_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_eyemon/step_to_mon_sv.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./mon_to_step_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_eyemon/mon_to_step_sv.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xcvr_reconfig_dfe.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xcvr_reconfig_dfe_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_sv.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xcvr_reconfig_dfe_reg_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_reg_sv.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xcvr_reconfig_dfe_cal_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_cal_sv.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xcvr_reconfig_dfe_cal_sweep_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_cal_sweep_sv.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xcvr_reconfig_dfe_cal_sweep_datapath_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_cal_sweep_datapath_sv.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xcvr_reconfig_dfe_oc_cal_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_oc_cal_sv.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xcvr_reconfig_dfe_pi_phase_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_pi_phase_sv.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xcvr_reconfig_dfe_step_to_mon_en_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_step_to_mon_en_sv.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xcvr_reconfig_dfe_adapt_tap_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_adapt_tap_sv.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xcvr_reconfig_dfe_ctrl_mux_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_ctrl_mux_sv.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xcvr_reconfig_dfe_local_reset_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_local_reset_sv.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xcvr_reconfig_dfe_cal_sim_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_cal_sim_sv.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xcvr_reconfig_dfe_adapt_tap_sim_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_adapt_tap_sim_sv.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xcvr_reconfig_adce.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_adce/alt_xcvr_reconfig_adce.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xcvr_reconfig_adce_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_adce/alt_xcvr_reconfig_adce_sv.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xcvr_reconfig_adce_datactrl_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_adce/alt_xcvr_reconfig_adce_datactrl_sv.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xcvr_reconfig_dcd.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xcvr_reconfig_dcd_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_sv.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xcvr_reconfig_dcd_cal.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_cal.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xcvr_reconfig_dcd_control.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_control.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xcvr_reconfig_dcd_datapath.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_datapath.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xcvr_reconfig_dcd_pll_reset.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_pll_reset.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xcvr_reconfig_dcd_eye_width.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_eye_width.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xcvr_reconfig_dcd_align_clk.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_align_clk.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xcvr_reconfig_dcd_get_sum.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_get_sum.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xcvr_reconfig_dcd_cal_sim_model.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_cal_sim_model.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xcvr_reconfig_mif.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_mif/alt_xcvr_reconfig_mif.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./sv_xcvr_reconfig_mif.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_mif/sv_xcvr_reconfig_mif.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./sv_xcvr_reconfig_mif_ctrl.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_mif/sv_xcvr_reconfig_mif_ctrl.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./sv_xcvr_reconfig_mif_avmm.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_mif/sv_xcvr_reconfig_mif_avmm.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xcvr_reconfig_pll.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_pll/alt_xcvr_reconfig_pll.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./sv_xcvr_reconfig_pll.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_pll/sv_xcvr_reconfig_pll.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./sv_xcvr_reconfig_pll_ctrl.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_pll/sv_xcvr_reconfig_pll_ctrl.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xcvr_reconfig_soc.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_soc/alt_xcvr_reconfig_soc.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xcvr_reconfig_cpu_ram.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_soc/alt_xcvr_reconfig_cpu_ram.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xcvr_reconfig_cpu_ram.hex OTHER PATH ../alt_xcvr_reconfig_soc/software/alt_xcvr_reconfig/mem_init/alt_xcvr_reconfig_cpu_ram.hex</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xcvr_reconfig_direct.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_direct/alt_xcvr_reconfig_direct.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./sv_xrbasic_l2p_addr.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/sv_xrbasic_l2p_addr.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./sv_xrbasic_l2p_ch.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/sv_xrbasic_l2p_ch.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./sv_xrbasic_l2p_rom.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/sv_xrbasic_l2p_rom.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./sv_xrbasic_lif_csr.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/sv_xrbasic_lif_csr.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./sv_xrbasic_lif.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/sv_xrbasic_lif.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./sv_xcvr_reconfig_basic.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/sv_xcvr_reconfig_basic.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_arbiter_acq.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/alt_arbiter_acq.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xcvr_reconfig_basic.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/alt_xcvr_reconfig_basic.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xcvr_reconfig.sdc OTHER PATH .//alt_xcvr_reconfig.sdc</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xcvr_m2s.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_m2s.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./altera_wait_generate.v VERILOG PATH ../../altera_xcvr_generic/ctrl/altera_wait_generate.v</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xcvr_csr_selector.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_csr_selector.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./sv_reconfig_bundle_to_basic.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_reconfig_bundle_to_basic.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xcvr_reconfig_cpu.v VERILOG PATH ../../../../../../Users/Saleh/AppData/Local/Temp/alt8299_6454296744083860750.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/alt_xcvr_reconfig_cpu.v</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu.v VERILOG PATH ../../../../../../Users/Saleh/AppData/Local/Temp/alt8299_6454296744083860750.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_a.mif OTHER PATH ../../../../../../Users/Saleh/AppData/Local/Temp/alt8299_6454296744083860750.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_a.mif</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_b.mif OTHER PATH ../../../../../../Users/Saleh/AppData/Local/Temp/alt8299_6454296744083860750.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_b.mif</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v VERILOG PATH ../../../../../../Users/Saleh/AppData/Local/Temp/alt8299_6454296744083860750.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0.v VERILOG PATH ../../../../../../Users/Saleh/AppData/Local/Temp/alt8299_6454296744083860750.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xcvr_reconfig_cpu_irq_mapper.sv SYSTEM_VERILOG PATH ../../../../../../Users/Saleh/AppData/Local/Temp/alt8299_6454296744083860750.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_irq_mapper.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./altera_reset_controller.v VERILOG PATH ../../../../../../Users/Saleh/AppData/Local/Temp/alt8299_6454296744083860750.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/altera_reset_controller.v</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./altera_reset_synchronizer.v VERILOG PATH ../../../../../../Users/Saleh/AppData/Local/Temp/alt8299_6454296744083860750.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/altera_reset_synchronizer.v</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./altera_reset_controller.sdc OTHER PATH ../../../../../../Users/Saleh/AppData/Local/Temp/alt8299_6454296744083860750.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/altera_reset_controller.sdc</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./altera_merlin_master_translator.sv SYSTEM_VERILOG PATH ../../../../../../Users/Saleh/AppData/Local/Temp/alt8299_6454296744083860750.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/altera_merlin_master_translator.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./altera_merlin_slave_translator.sv SYSTEM_VERILOG PATH ../../../../../../Users/Saleh/AppData/Local/Temp/alt8299_6454296744083860750.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/altera_merlin_slave_translator.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./altera_merlin_master_agent.sv SYSTEM_VERILOG PATH ../../../../../../Users/Saleh/AppData/Local/Temp/alt8299_6454296744083860750.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/altera_merlin_master_agent.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./altera_merlin_slave_agent.sv SYSTEM_VERILOG PATH ../../../../../../Users/Saleh/AppData/Local/Temp/alt8299_6454296744083860750.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/altera_merlin_slave_agent.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./altera_merlin_burst_uncompressor.sv SYSTEM_VERILOG PATH ../../../../../../Users/Saleh/AppData/Local/Temp/alt8299_6454296744083860750.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/altera_merlin_burst_uncompressor.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./altera_avalon_sc_fifo.v VERILOG PATH ../../../../../../Users/Saleh/AppData/Local/Temp/alt8299_6454296744083860750.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/altera_avalon_sc_fifo.v</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv SYSTEM_VERILOG PATH ../../../../../../Users/Saleh/AppData/Local/Temp/alt8299_6454296744083860750.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv SYSTEM_VERILOG PATH ../../../../../../Users/Saleh/AppData/Local/Temp/alt8299_6454296744083860750.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv SYSTEM_VERILOG PATH ../../../../../../Users/Saleh/AppData/Local/Temp/alt8299_6454296744083860750.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv SYSTEM_VERILOG PATH ../../../../../../Users/Saleh/AppData/Local/Temp/alt8299_6454296744083860750.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv SYSTEM_VERILOG PATH ../../../../../../Users/Saleh/AppData/Local/Temp/alt8299_6454296744083860750.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv SYSTEM_VERILOG PATH ../../../../../../Users/Saleh/AppData/Local/Temp/alt8299_6454296744083860750.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv SYSTEM_VERILOG PATH ../../../../../../Users/Saleh/AppData/Local/Temp/alt8299_6454296744083860750.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./altera_merlin_arbitrator.sv SYSTEM_VERILOG PATH ../../../../../../Users/Saleh/AppData/Local/Temp/alt8299_6454296744083860750.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/altera_merlin_arbitrator.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv SYSTEM_VERILOG PATH ../../../../../../Users/Saleh/AppData/Local/Temp/alt8299_6454296744083860750.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv SYSTEM_VERILOG PATH ../../../../../../Users/Saleh/AppData/Local/Temp/alt8299_6454296744083860750.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv SYSTEM_VERILOG PATH ../../../../../../Users/Saleh/AppData/Local/Temp/alt8299_6454296744083860750.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v VERILOG PATH ../../../../../../Users/Saleh/AppData/Local/Temp/alt8299_6454296744083860750.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v</message>
   <message level="Info" culprit="XCVRCtrlGen3x4">add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv SYSTEM_VERILOG PATH ../../../../../../Users/Saleh/AppData/Local/Temp/alt8299_6454296744083860750.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv</message>
   <message level="Info" culprit="XCVRCtrlGen3x4"><![CDATA["<b>QSysDE5QGen3x4If128</b>" instantiated <b>alt_xcvr_reconfig</b> "<b>XCVRCtrlGen3x4</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/altera_xcvr_functions.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_h.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_resync.sv</b>]]></message>
   <message level="Warning"><![CDATA[Overwriting different file <b>D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/plain_files.txt</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_pcie_reconfig_driver:18.1:INTENDED_DEVICE_FAMILY=Stratix V,enable_cal_busy_hwtcl=0,gen123_lane_rate_mode_hwtcl=Gen3 (8.0 Gbps),number_of_reconfig_interfaces=6"
   instancePathKey="QSysDE5QGen3x4If128:.:XCVRDrvGen3x4"
   kind="altera_pcie_reconfig_driver"
   version="18.1"
   name="altpcie_reconfig_driver">
  <parameter name="enable_cal_busy_hwtcl" value="0" />
  <parameter name="number_of_reconfig_interfaces" value="6" />
  <parameter name="gen123_lane_rate_mode_hwtcl" value="Gen3 (8.0 Gbps)" />
  <parameter name="INTENDED_DEVICE_FAMILY" value="Stratix V" />
  <generatedFiles>
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_h.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/altpcie_reconfig_driver.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/18.1/ip/altera/altera_pcie/altera_pcie_hip_ast_ed/altera_pcie_reconfig_driver_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="QSysDE5QGen3x4If128" as="XCVRDrvGen3x4" />
  <messages>
   <message level="Debug" culprit="QSysDE5QGen3x4If128">queue size: 0 starting:altera_pcie_reconfig_driver "submodules/altpcie_reconfig_driver"</message>
   <message level="Info" culprit="XCVRDrvGen3x4"><![CDATA["<b>QSysDE5QGen3x4If128</b>" instantiated <b>altera_pcie_reconfig_driver</b> "<b>XCVRDrvGen3x4</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_h.sv</b>]]></message>
  </messages>
 </entity>
</deploy>
