module accelerator #
(
  // you can add parameters here
  // you can change these parameters

  // control interface parameters
  parameter integer avs_avalonslave_data_width = 32,
  parameter integer avs_avalonslave_address_width = 4,

  // control interface parameters
  parameter integer avm_avalonmaster_data_width = 32,
  parameter integer avm_avalonmaster_address_width = 32
)
(
  // user ports begin
  output wire DONE,

  // user ports end
  // dont change these ports

  // clock and reset
  input wire csi_clock_clk,
  input wire csi_clock_reset_n,

  // control interface ports
  input wire [avs_avalonslave_address_width - 1:0] avs_avalonslave_address,
  //output wire avs_avalonslave_waitrequest,
  input wire avs_avalonslave_read,
  input wire avs_avalonslave_write,
  output wire [avs_avalonslave_data_width - 1:0] avs_avalonslave_readdata,
  input wire [avs_avalonslave_data_width - 1:0] avs_avalonslave_writedata,

  // magnitude interface ports
  output wire [avm_avalonmaster_address_width - 1:0] avm_avalonmaster_address,
  input wire avm_avalonmaster_waitrequest,
  output wire avm_avalonmaster_read,
  output wire avm_avalonmaster_write,
  input wire [avm_avalonmaster_data_width - 1:0] avm_avalonmaster_readdata,
  output wire [avm_avalonmaster_data_width - 1:0] avm_avalonmaster_writedata
);

// define your extra ports as wire here
wire start;
wire waitRequest;
wire [avs_avalonslave_data_width-1:0] SLV_REG0;
wire [avs_avalonslave_data_width-1:0] rightAddress;
wire [avs_avalonslave_data_width-1:0] leftAddress;
wire [avs_avalonslave_data_width-1:0] outAddress;
wire [avm_avalonmaster_data_width-1:0] r_buf0;
wire [avm_avalonmaster_data_width-1:0] l_buf0;
wire [avm_avalonmaster_data_width-1:0] r_buf1;
wire [avm_avalonmaster_data_width-1:0] l_buf1;

assign DONE = done_reg;

// control interface instanciation
AVS_AVALONSLAVE #
(
  // you can add parameters here
  // you can change these parameters
  .AVS_AVALONSLAVE_DATA_WIDTH(avs_avalonslave_data_width),
  .AVS_AVALONSLAVE_ADDRESS_WIDTH(avs_avalonslave_address_width)
) AVS_AVALONSLAVE_INST // instance  of module must be here
(
  // user ports begin
  .START(start),
  .DONE(done_reg),
  .SLV_REG0(SLV_REG0),
  .rightAddress(rightAddress),
  .leftAddress(leftAddress),
  .outAddress(outAddress),
  // user ports end

  // dont change these ports
  .CSI_CLOCK_CLK(csi_clock_clk),
  .CSI_CLOCK_RESET_N(csi_clock_reset_n),
  .AVS_AVALONSLAVE_ADDRESS(avs_avalonslave_address),
  //.AVS_AVALONSLAVE_WAITREQUEST(avs_avalonslave_waitrequest),
  .AVS_AVALONSLAVE_READ(avs_avalonslave_read),
  .AVS_AVALONSLAVE_WRITE(avs_avalonslave_write),
  .AVS_AVALONSLAVE_READDATA(avs_avalonslave_readdata),
  .AVS_AVALONSLAVE_WRITEDATA(avs_avalonslave_writedata)
);

// magnitude interface instanciation
AVM_AVALONMASTER_MAGNITUDE #
(
  // you can add parameters here
  // you can change these parameters
  .AVM_AVALONMASTER_DATA_WIDTH(avm_avalonmaster_data_width),
  .AVM_AVALONMASTER_ADDRESS_WIDTH(avm_avalonmaster_address_width)
) AVM_AVALONMASTER_MAGNITUDE_INST // instance  of module must be here
(
  // user ports begin
  //.START(start),
  //.DONE(done),
  .load_enable(load_enable),
  .load_buf(load_buf),
  .r_buf0(r_buf0),
  .l_buf0(l_buf0),
  .r_buf1(r_buf1),
  .l_buf1(l_buf1),
  .READ(read),
  .WRITE(write),
  .waitRequest(waitRequest),
  .inAddress(inAddress),
  .writeData(writeData),
  .writeAddress(writeAddress),
  // user ports end
  // dont change these ports
  .CSI_CLOCK_CLK(csi_clock_clk),
  .CSI_CLOCK_RESET_N(csi_clock_reset_n),
  .AVM_AVALONMASTER_ADDRESS(avm_avalonmaster_address),
  .AVM_AVALONMASTER_WAITREQUEST(avm_avalonmaster_waitrequest),
  .AVM_AVALONMASTER_READ(avm_avalonmaster_read),
  .AVM_AVALONMASTER_WRITE(avm_avalonmaster_write),
  .AVM_AVALONMASTER_READDATA(avm_avalonmaster_readdata),
  .AVM_AVALONMASTER_WRITEDATA(avm_avalonmaster_writedata)
);

localparam [3:0] Idle = 0, read1 = 1, read2 = 2, read3 = 3, read4 = 4, add = 5, write1 = 6, write2 = 7, done = 8;

reg done_reg = 0;
reg read;
reg write;
reg load_enable;
reg [1:0] load_buf;
reg [10:0] numIter;
reg [18:0] sizeIter;

reg [10:0] num;
reg [18:0] size;

reg [3:0] state;
reg [avs_avalonslave_data_width-1:0] r_buf_addr;
reg [avs_avalonslave_data_width-1:0] l_buf_addr;
reg [avs_avalonslave_data_width-1:0] out_addr;
reg [avm_avalonmaster_address_width-1:0] inAddress;
reg [avm_avalonmaster_data_width-1:0] writeData;
reg [avm_avalonmaster_address_width-1:0] writeAddress;
reg [(avs_avalonslave_data_width*2)-1:0] sum;

wire [avm_avalonmaster_data_width-1:0] r_buf0_abs;
wire [avm_avalonmaster_data_width-1:0] l_buf0_abs;
wire [avm_avalonmaster_data_width-1:0] r_buf1_abs;
wire [avm_avalonmaster_data_width-1:0] l_buf1_abs;

wire [avs_avalonslave_data_width:0] add0, add1;
wire [avs_avalonslave_data_width+1:0] addToSum;
wire [(avs_avalonslave_data_width*2)-1:0] toSum;

assign r_buf0_abs = (r_buf0_abs[avm_avalonmaster_data_width-1]) ? ((~r_buf0_abs) + {{(avm_avalonmaster_data_width-1){1'b0}} , {1'b1}}) : r_buf0_abs;
assign l_buf0_abs = (l_buf0_abs[avm_avalonmaster_data_width-1]) ? ((~l_buf0_abs) + {{(avm_avalonmaster_data_width-1){1'b0}} , {1'b1}}) : l_buf0_abs;
assign r_buf1_abs = (r_buf1_abs[avm_avalonmaster_data_width-1]) ? ((~r_buf1_abs) + {{(avm_avalonmaster_data_width-1){1'b0}} , {1'b1}}) : r_buf1_abs;
assign l_buf1_abs = (l_buf1_abs[avm_avalonmaster_data_width-1]) ? ((~l_buf1_abs) + {{(avm_avalonmaster_data_width-1){1'b0}} , {1'b1}}) : l_buf1_abs;

assign add0 = r_buf0_abs + l_buf0_abs;
assign add1 = r_buf1_abs + l_buf1_abs;
assign addToSum = add0 + add1;
assign toSum = {{(avm_avalonmaster_data_width-2){1'b0}} , addToSum} + sum;

always @(posedge csi_clock_clk) begin
  state <= Idle; load_enable <= 0; load_buf <= 2'b00; write <= 0; read <= 0; writeData <= 0; writeAddress <= 0; done_reg <= 0;
  if (csi_clock_reset_n) begin
    state <= Idle;
  end
  else begin
    case (state)
      Idle: begin
        r_buf_addr  <= rightAddress;
        l_buf_addr  <= leftAddress;
        out_addr    <= outAddress;
        inAddress   <= leftAddress;
        //done        <= 1;
        numIter     <= 0;
        sizeIter    <= 0;
        sum         <= 0;
        {size, num} <= SLV_REG0[30:1];
        if (start) begin
          //done_reg  <= 0;
          state <= read1;
        end
      end
      read1: begin
        load_buf    <= 2'b00;
        load_enable <= 1'b1;
        read        <= 1'b1;
        inAddress <= l_buf_addr;
        if (!waitRequest) begin
          sizeIter <= sizeIter + 1;
          state    <= read2;
        end
      end
      read2: begin
        load_buf    <= 2'b01;
        load_enable <= 1'b1;
        read        <= 1'b1;
        inAddress   <= r_buf_addr;
        if (!waitRequest) begin
          if (sizeIter < size) begin
            r_buf_addr <= r_buf_addr + 1;
            l_buf_addr <= l_buf_addr + 1;
            state <= read3;
          end
          else begin
            r_buf_addr <= r_buf_addr + 1;
            l_buf_addr <= l_buf_addr + 1;
            state      <= write1;
          end
        end
      end
      read3: begin
        load_buf    <= 2'b10;
        load_enable <= 1'b1;
        read        <= 1'b1;
        inAddress   <= l_buf_addr;
        if (!waitRequest) begin
          sizeIter <= sizeIter + 1;
          state    <= read4;
        end
      end
      read4: begin
        load_buf    <= 2'b11;
        load_enable <= 1'b1;
        read        <= 1'b1;
        inAddress   <= r_buf_addr;
        if (!waitRequest) begin
          r_buf_addr <= r_buf_addr + 1;
          l_buf_addr <= l_buf_addr + 1;
          state      <= add;
        end
      end
      add: begin
        sum <= toSum;
        if (sizeIter < size) begin
          state <= read1;
        end
        else begin
          sizeIter <= 0;
          state    <= write1;
        end
      end
      write1: begin
        write        <= 1'b1;
        writeAddress <= out_addr;
        writeData    <= sum[31:0];
        if (!waitRequest) begin
          out_addr <= out_addr + 1;
          numIter  <= numIter + 1;
          state    <= write2;
        end
      end
      write2: begin
        write        <= 1'b1;
        writeAddress <= out_addr;
        writeData    <= sum[63:32];
        if (!waitRequest) begin
          out_addr <= out_addr + 1;
          if (numIter < num) begin
            sum   <= 0;
            state <= read1
          end
          else begin
            state <= done;
          end
        end
      end
      done: begin
        done_reg <= 1'b1;
        if (!start) begin
          state <= Idle;
        end
      end
    endcase
  end
end


endmodule