# RISC_V_pipelined_processor
RISC_V pipelined base implementation using systemverilog
