{"vcs1":{"timestamp_begin":1731900362.544953805, "rt":1.96, "ut":0.87, "st":0.30}}
{"vcselab":{"timestamp_begin":1731900364.592245449, "rt":1.47, "ut":0.36, "st":0.17}}
{"link":{"timestamp_begin":1731900366.141981138, "rt":0.43, "ut":0.14, "st":0.19}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731900361.941261159}
{"VCS_COMP_START_TIME": 1731900361.941261159}
{"VCS_COMP_END_TIME": 1731900369.190290362}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+FUNC +notimingchecks"}
{"vcs1": {"peak_mem": 334252}}
{"stitch_vcselab": {"peak_mem": 231584}}
