;redcode
;assert 1
	SPL 0, <-54
	SPL 0, <-22
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB @121, 106
	DJN -1, @-20
	SUB #300, 390
	SUB 0, 5
	SLT #-0, 0
	SUB @0, @2
	CMP #0, @2
	SLT @139, 9
	MOV -7, <-20
	JMP 30, 8
	ADD 3, @221
	ADD 10, 10
	MOV -7, <-20
	ADD 10, 10
	JMP 30, 8
	JMP @72, #200
	ADD 10, 10
	DJN -0, -10
	MOV -1, <-20
	SUB @127, 106
	MOV -7, <-20
	SPL 9, <-22
	SUB 100, -100
	MOV -7, <-20
	SUB @127, 100
	ADD 10, 10
	JMZ <130, 9
	CMP @1, 1
	SUB 0, 791
	ADD 210, 60
	CMP @1, 1
	MOV -7, <-20
	JMN @0, 0
	ADD 270, 70
	SPL -700, -600
	SPL -700, -600
	SUB 0, @42
	CMP -7, <-420
	SLT 1, 20
	CMP @0, @2
	MOV -7, <-20
	CMP -7, <-420
	SUB 0, 791
	SPL 0, <-54
	MOV -7, <-20
	MOV -7, <-20
	JMN <121, -306
	SUB -1, <-20
	SUB -1, <-20
	JMN <100, #0
	JMN <121, 103
	JMP 31, 201
	SUB @121, 103
	JMP <121, 103
	SUB #0, <-1
	MOV -1, <-20
	SUB @121, -306
	SUB @121, 106
	SUB @100, 0
	DJN -1, @-20
	CMP @130, 9
	SLT 1, 0
	MOV 1, 0
	JMN -1, @-20
	SLT 121, 0
	SPL 0, <-22
	JMN -1, @-20
	DJN -1, @-20
	SLT 720, 10
	JMN -1, @-20
	JMP @12, <10
	JMN <121, 106
	SUB @121, 103
	SLT 720, 10
	JMZ <127, 100
	SLT 121, 0
	JMN @12, #206
	DJN -1, @-20
	SLT 121, 0
	JMN @12, #203
	DJN -1, @-20
	DJN -1, @-20
	DJN -1, @-20
	SUB #0, <-1
	SUB @121, 103
	CMP -7, <-420
	DJN -1, @-20
	SUB @121, 103
	SUB @121, 103
	CMP -7, <-420
	MOV -1, <-20
	SPL 0, <-22
