[2025-09-16 21:54:24] START suite=cs trace=nutch_phase2_core0
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/nutch_phase2_core0.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2744977 heartbeat IPC: 3.643 cumulative IPC: 3.643 (Simulation time: 00 hr 00 min 39 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 5131628 heartbeat IPC: 4.19 cumulative IPC: 3.897 (Simulation time: 00 hr 01 min 14 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 5131628 cumulative IPC: 3.897 (Simulation time: 00 hr 01 min 14 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 5131628 cumulative IPC: 3.897 (Simulation time: 00 hr 01 min 14 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 15488339 heartbeat IPC: 0.9656 cumulative IPC: 0.9656 (Simulation time: 00 hr 03 min 08 sec)
Heartbeat CPU 0 instructions: 40000008 cycles: 35284325 heartbeat IPC: 0.5052 cumulative IPC: 0.6633 (Simulation time: 00 hr 05 min 14 sec)
Heartbeat CPU 0 instructions: 50000008 cycles: 68183574 heartbeat IPC: 0.304 cumulative IPC: 0.4758 (Simulation time: 00 hr 07 min 39 sec)
Heartbeat CPU 0 instructions: 60000009 cycles: 96146222 heartbeat IPC: 0.3576 cumulative IPC: 0.4395 (Simulation time: 00 hr 09 min 43 sec)
Heartbeat CPU 0 instructions: 70000013 cycles: 130936432 heartbeat IPC: 0.2874 cumulative IPC: 0.3974 (Simulation time: 00 hr 12 min 27 sec)
Heartbeat CPU 0 instructions: 80000017 cycles: 141568981 heartbeat IPC: 0.9405 cumulative IPC: 0.4398 (Simulation time: 00 hr 13 min 40 sec)
Heartbeat CPU 0 instructions: 90000017 cycles: 151533299 heartbeat IPC: 1.004 cumulative IPC: 0.4781 (Simulation time: 00 hr 14 min 56 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/nutch_phase2_core0.trace.xz")
Heartbeat CPU 0 instructions: 100000021 cycles: 162110999 heartbeat IPC: 0.9454 cumulative IPC: 0.5096 (Simulation time: 00 hr 16 min 26 sec)
Heartbeat CPU 0 instructions: 110000021 cycles: 169358502 heartbeat IPC: 1.38 cumulative IPC: 0.548 (Simulation time: 00 hr 17 min 43 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 181133104 cumulative IPC: 0.5521 (Simulation time: 00 hr 19 min 15 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 181133104 cumulative IPC: 0.5521 (Simulation time: 00 hr 19 min 15 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/nutch_phase2_core0.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.5521 instructions: 100000003 cycles: 181133104
CPU 0 Branch Prediction Accuracy: 98.28% MPKI: 0.194 Average ROB Occupancy at Mispredict: 7344
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00276
BRANCH_INDIRECT: 0.1851
BRANCH_CONDITIONAL: 0.0061
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 20781097
LQ_STALL: 501706
SQ_STALL: 82159


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 278.65045
REPLAY_LOAD: 156.99194
NON_REPLAY_LOAD: 42.10508

== Total ==
ADDR_TRANS: 2020773
REPLAY_LOAD: 2105576
NON_REPLAY_LOAD: 16654748

== Counts ==
ADDR_TRANS: 7252
REPLAY_LOAD: 13412
NON_REPLAY_LOAD: 395552

cpu0->cpu0_STLB TOTAL        ACCESS:     248879 HIT:     207116 MISS:      41763 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     248879 HIT:     207116 MISS:      41763 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 281.3 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1925184 HIT:     524976 MISS:    1400208 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    1339945 HIT:     121465 MISS:    1218480 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     120160 HIT:       3333 MISS:     116827 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     399224 HIT:     399156 MISS:         68 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      65855 HIT:       1022 MISS:      64833 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: -2.058e+08 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    8146617 HIT:    8143434 MISS:       3183 MSHR_MERGE:       1033
cpu0->cpu0_L1I LOAD         ACCESS:    8146617 HIT:    8143434 MISS:       3183 MSHR_MERGE:       1033
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 157.9 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   18652942 HIT:   16015076 MISS:    2637866 MSHR_MERGE:    1114046
cpu0->cpu0_L1D LOAD         ACCESS:   15568569 HIT:   13239361 MISS:    2329208 MSHR_MERGE:     991413
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    3000372 HIT:    2758703 MISS:     241669 MSHR_MERGE:     121499
cpu0->cpu0_L1D TRANSLATION  ACCESS:      84001 HIT:      17012 MISS:      66989 MSHR_MERGE:       1134
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 134.3 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    6429596 HIT:    6428293 MISS:       1303 MSHR_MERGE:        769
cpu0->cpu0_ITLB LOAD         ACCESS:    6429596 HIT:    6428293 MISS:       1303 MSHR_MERGE:        769
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 323 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   18281065 HIT:   17903656 MISS:     377409 MSHR_MERGE:     129064
cpu0->cpu0_DTLB LOAD         ACCESS:   18281065 HIT:   17903656 MISS:     377409 MSHR_MERGE:     129064
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 51.21 cycles
cpu0->LLC TOTAL        ACCESS:    1795668 HIT:     505835 MISS:    1289833 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:    1218480 HIT:     103633 MISS:    1114847 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     116827 HIT:        340 MISS:     116487 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     395528 HIT:     395463 MISS:         65 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      64833 HIT:       6399 MISS:      58434 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: -2.235e+08 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:     131542
  ROW_BUFFER_MISS:    1158226
  AVG DBUS CONGESTED CYCLE: 5.897
Channel 0 WQ ROW_BUFFER_HIT:      70823
  ROW_BUFFER_MISS:     324334
  FULL:          0
Channel 0 REFRESHES ISSUED:      15095

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0        40800        57243        49037       103029
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           14           50          765        30717
  STLB miss resolved @ L2C                0            4           86          190         1060
  STLB miss resolved @ LLC                0           20          178         1383         4872
  STLB miss resolved @ MEM                0           38          849         6852        50145

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                406           26            1            3          245
---------------------------------------------------------------
  STLB miss resolved @ L1D                4            1            3            2           88
  STLB miss resolved @ L2C                1            0            3            1           30
  STLB miss resolved @ LLC                4            1            0            0           21
  STLB miss resolved @ MEM               65            4            1            7          770
[2025-09-16 22:13:39] END   suite=cs trace=nutch_phase2_core0 (rc=0)
