// Seed: 1672947231
module module_0 #(
    parameter id_1 = 32'd7
);
  wire _id_1;
  assign id_1 = id_1;
  uwire [id_1 : 1] id_2, id_3;
  assign id_2 = 1;
  logic id_4;
  wire  id_5;
  assign module_1._id_2 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd65,
    parameter id_2 = 32'd56
) (
    output uwire id_0,
    input  tri   _id_1,
    input  tri1  _id_2
);
  wire [id_1 : id_2  #  (  .  id_2  (  -1 'h0 +  -1  )  )] id_4;
  module_0 modCall_1 ();
  wire [-1  +  id_2 : id_2] id_5;
  wire id_6;
  assign id_5 = id_2;
endmodule
