Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Oct 25 22:59:20 2019
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/sort_0/inst/sort_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -77.840    -1880.496                    301                 3176        0.048        0.000                      0                 3176        3.500        0.000                       0                  1343  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
clk_fpga_0   {0.000 5.000}        10.000          100.000         
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0        -77.840    -1220.958                     32                 2910        0.048        0.000                      0                 2910        4.020        0.000                       0                  1242  
sys_clk_pin         1.757        0.000                      0                  157        0.117        0.000                      0                  157        3.500        0.000                       0                   101  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin   clk_fpga_0         -1.267      -30.099                     62                   77        0.086        0.000                      0                   77  
clk_fpga_0    sys_clk_pin        -3.852     -629.439                    207                  207        0.523        0.000                      0                  207  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           32  Failing Endpoints,  Worst Slack      -77.840ns,  Total Violation    -1220.958ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -77.840ns  (required time - arrival time)
  Source:                 design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        87.753ns  (logic 59.263ns (67.534%)  route 28.490ns (32.466%))
  Logic Levels:           318  (CARRY4=288 LUT2=1 LUT3=27 LUT5=1 LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        1.632     2.926    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y75         FDRE                                         r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y75         FDRE (Prop_fdre_C_Q)         0.456     3.382 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/slv_reg3_reg[0]/Q
                         net (fo=36, routed)          0.477     3.859    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0__1_0[0]
    SLICE_X34Y75         LUT2 (Prop_lut2_I0_O)        0.124     3.983 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[31]_i_74/O
                         net (fo=1, routed)           0.000     3.983    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[31]_i_74_n_0
    SLICE_X34Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.496 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_59/CO[3]
                         net (fo=1, routed)           0.000     4.496    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_59_n_0
    SLICE_X34Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.613 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_50/CO[3]
                         net (fo=1, routed)           0.000     4.613    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_50_n_0
    SLICE_X34Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.730 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_41/CO[3]
                         net (fo=1, routed)           0.000     4.730    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_41_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.847 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_32/CO[3]
                         net (fo=1, routed)           0.000     4.847    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_32_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.964 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     4.964    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_23_n_0
    SLICE_X34Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.081 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.081    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_14_n_0
    SLICE_X34Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.198 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.198    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_5_n_0
    SLICE_X34Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.315 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.315    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_4_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.569 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_3/CO[0]
                         net (fo=36, routed)          0.959     6.527    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[31]
    SLICE_X37Y73         LUT3 (Prop_lut3_I0_O)        0.367     6.894 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[30]_i_44/O
                         net (fo=1, routed)           0.000     6.894    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[30]_i_44_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.444 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.444    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_37_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.558 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_32/CO[3]
                         net (fo=1, routed)           0.009     7.567    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_32_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.681 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.681    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_27_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.795 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.795    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_22_n_0
    SLICE_X37Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.909 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.909    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_17_n_0
    SLICE_X37Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.023 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.023    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_12_n_0
    SLICE_X37Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.137 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.137    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_7_n_0
    SLICE_X37Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.251 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.251    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_4_n_0
    SLICE_X37Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.408 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_3/CO[1]
                         net (fo=36, routed)          0.768     9.177    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[30]
    SLICE_X38Y76         LUT3 (Prop_lut3_I0_O)        0.329     9.506 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[29]_i_44/O
                         net (fo=1, routed)           0.000     9.506    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[29]_i_44_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.039 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    10.039    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_37_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.156 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.156    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_32_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.273 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.273    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_27_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.390 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.390    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_22_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.507 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.507    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_17_n_0
    SLICE_X38Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.624 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.624    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_12_n_0
    SLICE_X38Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.741 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.741    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_7_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.858 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.858    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_4_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.015 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_3/CO[1]
                         net (fo=36, routed)          0.990    12.005    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[29]
    SLICE_X39Y77         LUT3 (Prop_lut3_I0_O)        0.332    12.337 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[28]_i_44/O
                         net (fo=1, routed)           0.000    12.337    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[28]_i_44_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.887 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_37/CO[3]
                         net (fo=1, routed)           0.000    12.887    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_37_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.001 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_32/CO[3]
                         net (fo=1, routed)           0.000    13.001    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_32_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.115 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.115    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_27_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.229 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.229    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_22_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.343 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_17/CO[3]
                         net (fo=1, routed)           0.000    13.343    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_17_n_0
    SLICE_X39Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.457 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.457    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_12_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.571 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.571    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_7_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.685 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.685    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_4_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.842 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_3/CO[1]
                         net (fo=36, routed)          0.974    14.816    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[28]
    SLICE_X40Y77         LUT3 (Prop_lut3_I0_O)        0.329    15.145 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[27]_i_44/O
                         net (fo=1, routed)           0.000    15.145    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[27]_i_44_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.695 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    15.695    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_37_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.809 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    15.809    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_32_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.923 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    15.923    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_27_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.037 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    16.037    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_22_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.151 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    16.151    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_17_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.265 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.265    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_12_n_0
    SLICE_X40Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.379 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.379    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_7_n_0
    SLICE_X40Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.493 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.493    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_4_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.650 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_3/CO[1]
                         net (fo=36, routed)          0.960    17.610    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[27]
    SLICE_X47Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    18.395 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    18.395    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_37_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.509 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.509    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_32_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.623 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    18.623    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_27_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.737 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_22/CO[3]
                         net (fo=1, routed)           0.000    18.737    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_22_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.851 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_17/CO[3]
                         net (fo=1, routed)           0.000    18.851    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_17_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.965 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_12/CO[3]
                         net (fo=1, routed)           0.000    18.965    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_12_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.079 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_7/CO[3]
                         net (fo=1, routed)           0.000    19.079    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_7_n_0
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.193 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_4/CO[3]
                         net (fo=1, routed)           0.000    19.193    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_4_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.350 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_3/CO[1]
                         net (fo=36, routed)          0.883    20.233    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[26]
    SLICE_X46Y80         LUT3 (Prop_lut3_I0_O)        0.329    20.562 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[25]_i_44/O
                         net (fo=1, routed)           0.000    20.562    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[25]_i_44_n_0
    SLICE_X46Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.095 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    21.095    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_37_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.212 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_32/CO[3]
                         net (fo=1, routed)           0.000    21.212    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_32_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.329 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_27/CO[3]
                         net (fo=1, routed)           0.000    21.329    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_27_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.446 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_22/CO[3]
                         net (fo=1, routed)           0.000    21.446    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_22_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.563 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_17/CO[3]
                         net (fo=1, routed)           0.000    21.563    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_17_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.680 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_12/CO[3]
                         net (fo=1, routed)           0.000    21.680    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_12_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.797 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_7/CO[3]
                         net (fo=1, routed)           0.000    21.797    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_7_n_0
    SLICE_X46Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.914 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_4/CO[3]
                         net (fo=1, routed)           0.000    21.914    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_4_n_0
    SLICE_X46Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.071 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_3/CO[1]
                         net (fo=36, routed)          1.052    23.123    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[25]
    SLICE_X45Y80         LUT3 (Prop_lut3_I0_O)        0.332    23.455 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[24]_i_44/O
                         net (fo=1, routed)           0.000    23.455    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[24]_i_44_n_0
    SLICE_X45Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.005 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.005    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_37_n_0
    SLICE_X45Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.119 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    24.119    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_32_n_0
    SLICE_X45Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.233 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    24.233    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_27_n_0
    SLICE_X45Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.347 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    24.347    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_22_n_0
    SLICE_X45Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.461 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.461    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_17_n_0
    SLICE_X45Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.575 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_12/CO[3]
                         net (fo=1, routed)           0.000    24.575    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_12_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.689 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_7/CO[3]
                         net (fo=1, routed)           0.000    24.689    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_7_n_0
    SLICE_X45Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.803 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_4/CO[3]
                         net (fo=1, routed)           0.000    24.803    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_4_n_0
    SLICE_X45Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.960 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_3/CO[1]
                         net (fo=36, routed)          1.110    26.069    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[24]
    SLICE_X44Y80         LUT3 (Prop_lut3_I0_O)        0.329    26.398 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[23]_i_44/O
                         net (fo=1, routed)           0.000    26.398    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[23]_i_44_n_0
    SLICE_X44Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.948 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_37/CO[3]
                         net (fo=1, routed)           0.000    26.948    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_37_n_0
    SLICE_X44Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.062 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.062    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_32_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.176 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.176    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_27_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.290 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.290    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_22_n_0
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.404 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_17/CO[3]
                         net (fo=1, routed)           0.000    27.404    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_17_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.518 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_12/CO[3]
                         net (fo=1, routed)           0.000    27.518    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_12_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.632 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_7/CO[3]
                         net (fo=1, routed)           0.000    27.632    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_7_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.746 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.746    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_4_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.903 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_3/CO[1]
                         net (fo=36, routed)          1.028    28.932    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[23]
    SLICE_X41Y80         LUT3 (Prop_lut3_I0_O)        0.329    29.261 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[22]_i_44/O
                         net (fo=1, routed)           0.000    29.261    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[22]_i_44_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.811 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_37/CO[3]
                         net (fo=1, routed)           0.000    29.811    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_37_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.925 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_32/CO[3]
                         net (fo=1, routed)           0.000    29.925    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_32_n_0
    SLICE_X41Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.039 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_27/CO[3]
                         net (fo=1, routed)           0.000    30.039    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_27_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.153 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_22/CO[3]
                         net (fo=1, routed)           0.000    30.153    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_22_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.267 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_17/CO[3]
                         net (fo=1, routed)           0.000    30.267    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_17_n_0
    SLICE_X41Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.381 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    30.381    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_12_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.495 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_7/CO[3]
                         net (fo=1, routed)           0.000    30.495    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_7_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.609 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_4/CO[3]
                         net (fo=1, routed)           0.000    30.609    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_4_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.766 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_3/CO[1]
                         net (fo=36, routed)          1.005    31.771    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[22]
    SLICE_X43Y78         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    32.556 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_37/CO[3]
                         net (fo=1, routed)           0.000    32.556    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_37_n_0
    SLICE_X43Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.670 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_32/CO[3]
                         net (fo=1, routed)           0.000    32.670    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_32_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.784 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_27/CO[3]
                         net (fo=1, routed)           0.000    32.784    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_27_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.898 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_22/CO[3]
                         net (fo=1, routed)           0.000    32.898    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_22_n_0
    SLICE_X43Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.012 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_17/CO[3]
                         net (fo=1, routed)           0.000    33.012    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_17_n_0
    SLICE_X43Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.126 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    33.126    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_12_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.240 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_7/CO[3]
                         net (fo=1, routed)           0.000    33.240    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_7_n_0
    SLICE_X43Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.354 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_4/CO[3]
                         net (fo=1, routed)           0.000    33.354    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_4_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.511 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_3/CO[1]
                         net (fo=36, routed)          0.926    34.437    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[21]
    SLICE_X42Y80         LUT3 (Prop_lut3_I0_O)        0.329    34.766 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[20]_i_44/O
                         net (fo=1, routed)           0.000    34.766    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[20]_i_44_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.299 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    35.299    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_37_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.416 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    35.416    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_32_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.533 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    35.533    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_27_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.650 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_22/CO[3]
                         net (fo=1, routed)           0.000    35.650    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_22_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.767 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_17/CO[3]
                         net (fo=1, routed)           0.000    35.767    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_17_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.884 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_12/CO[3]
                         net (fo=1, routed)           0.000    35.884    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_12_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.001 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_7/CO[3]
                         net (fo=1, routed)           0.000    36.001    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_7_n_0
    SLICE_X42Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.118 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_4/CO[3]
                         net (fo=1, routed)           0.000    36.118    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_4_n_0
    SLICE_X42Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.275 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_3/CO[1]
                         net (fo=36, routed)          1.011    37.286    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[20]
    SLICE_X36Y79         LUT3 (Prop_lut3_I0_O)        0.332    37.618 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[19]_i_44/O
                         net (fo=1, routed)           0.000    37.618    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[19]_i_44_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.151 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    38.151    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_37_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.268 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    38.268    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_32_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.385 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    38.385    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_27_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.502 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    38.502    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_22_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.619 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_17/CO[3]
                         net (fo=1, routed)           0.000    38.619    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_17_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.736 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_12/CO[3]
                         net (fo=1, routed)           0.000    38.736    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_12_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.853 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_7/CO[3]
                         net (fo=1, routed)           0.000    38.853    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_7_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.970 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000    38.970    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_4_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.127 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_3/CO[1]
                         net (fo=36, routed)          1.185    40.312    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[19]
    SLICE_X35Y78         LUT3 (Prop_lut3_I0_O)        0.332    40.644 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[18]_i_44/O
                         net (fo=1, routed)           0.000    40.644    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[18]_i_44_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.194 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_37/CO[3]
                         net (fo=1, routed)           0.000    41.194    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_37_n_0
    SLICE_X35Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.308 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_32/CO[3]
                         net (fo=1, routed)           0.000    41.308    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_32_n_0
    SLICE_X35Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.422 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_27/CO[3]
                         net (fo=1, routed)           0.000    41.422    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_27_n_0
    SLICE_X35Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.536 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_22/CO[3]
                         net (fo=1, routed)           0.000    41.536    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_22_n_0
    SLICE_X35Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.650 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_17/CO[3]
                         net (fo=1, routed)           0.000    41.650    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_17_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.764 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_12/CO[3]
                         net (fo=1, routed)           0.000    41.764    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_12_n_0
    SLICE_X35Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.878 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_7/CO[3]
                         net (fo=1, routed)           0.000    41.878    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_7_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.992 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_4/CO[3]
                         net (fo=1, routed)           0.000    41.992    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_4_n_0
    SLICE_X35Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.149 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_3/CO[1]
                         net (fo=36, routed)          1.021    43.170    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[18]
    SLICE_X33Y81         LUT3 (Prop_lut3_I0_O)        0.329    43.499 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[17]_i_43/O
                         net (fo=1, routed)           0.000    43.499    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[17]_i_43_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    43.897 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_37/CO[3]
                         net (fo=1, routed)           0.000    43.897    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_37_n_0
    SLICE_X33Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.011 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_32/CO[3]
                         net (fo=1, routed)           0.000    44.011    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_32_n_0
    SLICE_X33Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.125 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_27/CO[3]
                         net (fo=1, routed)           0.000    44.125    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_27_n_0
    SLICE_X33Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.239 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_22/CO[3]
                         net (fo=1, routed)           0.000    44.239    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_22_n_0
    SLICE_X33Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.353 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_17/CO[3]
                         net (fo=1, routed)           0.000    44.353    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_17_n_0
    SLICE_X33Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.467 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    44.467    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_12_n_0
    SLICE_X33Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.581 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_7/CO[3]
                         net (fo=1, routed)           0.000    44.581    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_7_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.695 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_4/CO[3]
                         net (fo=1, routed)           0.000    44.695    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_4_n_0
    SLICE_X33Y89         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.852 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_3/CO[1]
                         net (fo=36, routed)          0.751    45.602    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[17]
    SLICE_X34Y86         LUT3 (Prop_lut3_I0_O)        0.329    45.931 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[16]_i_44/O
                         net (fo=1, routed)           0.000    45.931    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[16]_i_44_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.464 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    46.464    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_37_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.581 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_32/CO[3]
                         net (fo=1, routed)           0.000    46.581    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_32_n_0
    SLICE_X34Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.698 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_27/CO[3]
                         net (fo=1, routed)           0.000    46.698    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_27_n_0
    SLICE_X34Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.815 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_22/CO[3]
                         net (fo=1, routed)           0.000    46.815    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_22_n_0
    SLICE_X34Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.932 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_17/CO[3]
                         net (fo=1, routed)           0.000    46.932    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_17_n_0
    SLICE_X34Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.049 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_12/CO[3]
                         net (fo=1, routed)           0.000    47.049    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_12_n_0
    SLICE_X34Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.166 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_7/CO[3]
                         net (fo=1, routed)           0.000    47.166    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_7_n_0
    SLICE_X34Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.283 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_4/CO[3]
                         net (fo=1, routed)           0.000    47.283    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_4_n_0
    SLICE_X34Y94         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.440 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_3/CO[1]
                         net (fo=36, routed)          0.637    48.078    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[16]
    SLICE_X35Y92         LUT3 (Prop_lut3_I0_O)        0.332    48.410 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[15]_i_44/O
                         net (fo=1, routed)           0.000    48.410    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[15]_i_44_n_0
    SLICE_X35Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.960 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.960    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_37_n_0
    SLICE_X35Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.074 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    49.074    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_32_n_0
    SLICE_X35Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.188 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    49.188    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_27_n_0
    SLICE_X35Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.302 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000    49.302    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_22_n_0
    SLICE_X35Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.416 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_17/CO[3]
                         net (fo=1, routed)           0.000    49.416    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_17_n_0
    SLICE_X35Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.530 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_12/CO[3]
                         net (fo=1, routed)           0.000    49.530    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_12_n_0
    SLICE_X35Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.644 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    49.644    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_7_n_0
    SLICE_X35Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.758 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.001    49.758    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_4_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.915 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_3/CO[1]
                         net (fo=36, routed)          0.739    50.654    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[15]
    SLICE_X34Y98         LUT3 (Prop_lut3_I0_O)        0.329    50.983 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[14]_i_44/O
                         net (fo=1, routed)           0.000    50.983    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[14]_i_44_n_0
    SLICE_X34Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.516 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    51.516    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_37_n_0
    SLICE_X34Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.633 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_32/CO[3]
                         net (fo=1, routed)           0.001    51.634    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_32_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.751 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    51.751    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_27_n_0
    SLICE_X34Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.868 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_22/CO[3]
                         net (fo=1, routed)           0.000    51.868    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_22_n_0
    SLICE_X34Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.985 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_17/CO[3]
                         net (fo=1, routed)           0.000    51.985    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_17_n_0
    SLICE_X34Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.102 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    52.102    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_12_n_0
    SLICE_X34Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.219 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_7/CO[3]
                         net (fo=1, routed)           0.000    52.219    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_7_n_0
    SLICE_X34Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.336 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000    52.336    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_4_n_0
    SLICE_X34Y106        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.493 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_3/CO[1]
                         net (fo=36, routed)          0.773    53.266    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[14]
    SLICE_X33Y103        LUT3 (Prop_lut3_I0_O)        0.332    53.598 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[13]_i_44/O
                         net (fo=1, routed)           0.000    53.598    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[13]_i_44_n_0
    SLICE_X33Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.148 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_37/CO[3]
                         net (fo=1, routed)           0.000    54.148    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_37_n_0
    SLICE_X33Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.262 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_32/CO[3]
                         net (fo=1, routed)           0.000    54.262    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_32_n_0
    SLICE_X33Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.376 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_27/CO[3]
                         net (fo=1, routed)           0.000    54.376    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_27_n_0
    SLICE_X33Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.490 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    54.490    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_22_n_0
    SLICE_X33Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.604 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_17/CO[3]
                         net (fo=1, routed)           0.000    54.604    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_17_n_0
    SLICE_X33Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.718 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.718    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_12_n_0
    SLICE_X33Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.832 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_7/CO[3]
                         net (fo=1, routed)           0.000    54.832    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_7_n_0
    SLICE_X33Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.946 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    54.946    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_4_n_0
    SLICE_X33Y111        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.103 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_3/CO[1]
                         net (fo=36, routed)          0.758    55.861    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[13]
    SLICE_X32Y108        LUT3 (Prop_lut3_I0_O)        0.329    56.190 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[12]_i_44/O
                         net (fo=1, routed)           0.000    56.190    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[12]_i_44_n_0
    SLICE_X32Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.723 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    56.723    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_37_n_0
    SLICE_X32Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.840 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_32/CO[3]
                         net (fo=1, routed)           0.000    56.840    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_32_n_0
    SLICE_X32Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.957 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    56.957    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_27_n_0
    SLICE_X32Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.074 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    57.074    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_22_n_0
    SLICE_X32Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.191 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    57.191    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_17_n_0
    SLICE_X32Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.308 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_12/CO[3]
                         net (fo=1, routed)           0.000    57.308    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_12_n_0
    SLICE_X32Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.425 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_7/CO[3]
                         net (fo=1, routed)           0.000    57.425    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_7_n_0
    SLICE_X32Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.542 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000    57.542    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_4_n_0
    SLICE_X32Y116        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.699 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_3/CO[1]
                         net (fo=36, routed)          0.747    58.446    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[12]
    SLICE_X33Y113        LUT3 (Prop_lut3_I0_O)        0.332    58.778 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[11]_i_44/O
                         net (fo=1, routed)           0.000    58.778    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[11]_i_44_n_0
    SLICE_X33Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.328 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_37/CO[3]
                         net (fo=1, routed)           0.000    59.328    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_37_n_0
    SLICE_X33Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.442 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    59.442    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_32_n_0
    SLICE_X33Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.556 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    59.556    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_27_n_0
    SLICE_X33Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.670 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_22/CO[3]
                         net (fo=1, routed)           0.000    59.670    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_22_n_0
    SLICE_X33Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.784 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    59.784    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_17_n_0
    SLICE_X33Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.898 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    59.898    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_12_n_0
    SLICE_X33Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.012 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000    60.012    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_7_n_0
    SLICE_X33Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.126 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    60.126    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_4_n_0
    SLICE_X33Y121        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.283 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_3/CO[1]
                         net (fo=36, routed)          0.861    61.145    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[11]
    SLICE_X34Y116        LUT3 (Prop_lut3_I0_O)        0.329    61.474 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[10]_i_44/O
                         net (fo=1, routed)           0.000    61.474    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[10]_i_44_n_0
    SLICE_X34Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.007 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.007    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_37_n_0
    SLICE_X34Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.124 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.124    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_32_n_0
    SLICE_X34Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.241 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.241    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_27_n_0
    SLICE_X34Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.358 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_22/CO[3]
                         net (fo=1, routed)           0.000    62.358    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_22_n_0
    SLICE_X34Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.475 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    62.475    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_17_n_0
    SLICE_X34Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.592 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.592    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_12_n_0
    SLICE_X34Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.709 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000    62.709    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_7_n_0
    SLICE_X34Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.826 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.000    62.826    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_4_n_0
    SLICE_X34Y124        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.983 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_3/CO[1]
                         net (fo=36, routed)          0.760    63.743    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[10]
    SLICE_X35Y117        LUT3 (Prop_lut3_I0_O)        0.332    64.075 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[9]_i_44/O
                         net (fo=1, routed)           0.000    64.075    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[9]_i_44_n_0
    SLICE_X35Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.625 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_37/CO[3]
                         net (fo=1, routed)           0.000    64.625    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_37_n_0
    SLICE_X35Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.739 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_32/CO[3]
                         net (fo=1, routed)           0.000    64.739    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_32_n_0
    SLICE_X35Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.853 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_27/CO[3]
                         net (fo=1, routed)           0.000    64.853    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_27_n_0
    SLICE_X35Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.967 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_22/CO[3]
                         net (fo=1, routed)           0.000    64.967    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_22_n_0
    SLICE_X35Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.081 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_17/CO[3]
                         net (fo=1, routed)           0.000    65.081    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_17_n_0
    SLICE_X35Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.195 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.195    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_12_n_0
    SLICE_X35Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.309 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_7/CO[3]
                         net (fo=1, routed)           0.000    65.309    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_7_n_0
    SLICE_X35Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.423 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.009    65.432    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_4_n_0
    SLICE_X35Y125        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.589 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_3/CO[1]
                         net (fo=36, routed)          0.818    66.407    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[9]
    SLICE_X33Y122        LUT3 (Prop_lut3_I0_O)        0.329    66.736 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[8]_i_44/O
                         net (fo=1, routed)           0.000    66.736    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[8]_i_44_n_0
    SLICE_X33Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.286 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_37/CO[3]
                         net (fo=1, routed)           0.000    67.286    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_37_n_0
    SLICE_X33Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.400 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_32/CO[3]
                         net (fo=1, routed)           0.000    67.400    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_32_n_0
    SLICE_X33Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.514 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_27/CO[3]
                         net (fo=1, routed)           0.009    67.523    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_27_n_0
    SLICE_X33Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.637 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_22/CO[3]
                         net (fo=1, routed)           0.000    67.637    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_22_n_0
    SLICE_X33Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.751 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.751    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_17_n_0
    SLICE_X33Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.865 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    67.865    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_12_n_0
    SLICE_X33Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.979 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_7/CO[3]
                         net (fo=1, routed)           0.000    67.979    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_7_n_0
    SLICE_X33Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.093 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    68.093    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_4_n_0
    SLICE_X33Y130        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.250 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_3/CO[1]
                         net (fo=36, routed)          0.788    69.037    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[8]
    SLICE_X35Y127        LUT3 (Prop_lut3_I0_O)        0.329    69.366 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[7]_i_44/O
                         net (fo=1, routed)           0.000    69.366    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[7]_i_44_n_0
    SLICE_X35Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.916 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_37/CO[3]
                         net (fo=1, routed)           0.000    69.916    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_37_n_0
    SLICE_X35Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.030 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.030    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_32_n_0
    SLICE_X35Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.144 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_27/CO[3]
                         net (fo=1, routed)           0.000    70.144    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_27_n_0
    SLICE_X35Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.258 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000    70.258    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_22_n_0
    SLICE_X35Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.372 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.372    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_17_n_0
    SLICE_X35Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.486 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    70.486    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_12_n_0
    SLICE_X35Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.600 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    70.600    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_7_n_0
    SLICE_X35Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.714 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    70.714    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_4_n_0
    SLICE_X35Y135        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.871 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_3/CO[1]
                         net (fo=36, routed)          0.768    71.639    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[7]
    SLICE_X34Y132        LUT3 (Prop_lut3_I0_O)        0.329    71.968 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[6]_i_44/O
                         net (fo=1, routed)           0.000    71.968    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[6]_i_44_n_0
    SLICE_X34Y132        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    72.501 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_37/CO[3]
                         net (fo=1, routed)           0.000    72.501    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_37_n_0
    SLICE_X34Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.618 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_32/CO[3]
                         net (fo=1, routed)           0.000    72.618    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_32_n_0
    SLICE_X34Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.735 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_27/CO[3]
                         net (fo=1, routed)           0.000    72.735    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_27_n_0
    SLICE_X34Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.852 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    72.852    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_22_n_0
    SLICE_X34Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.969 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_17/CO[3]
                         net (fo=1, routed)           0.000    72.969    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_17_n_0
    SLICE_X34Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.086 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.086    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_12_n_0
    SLICE_X34Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.203 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_7/CO[3]
                         net (fo=1, routed)           0.000    73.203    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_7_n_0
    SLICE_X34Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.320 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000    73.320    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_4_n_0
    SLICE_X34Y140        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.477 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_3/CO[1]
                         net (fo=36, routed)          0.778    74.255    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[6]
    SLICE_X32Y137        LUT3 (Prop_lut3_I0_O)        0.332    74.587 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[5]_i_44/O
                         net (fo=1, routed)           0.000    74.587    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[5]_i_44_n_0
    SLICE_X32Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    75.120 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_37/CO[3]
                         net (fo=1, routed)           0.000    75.120    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_37_n_0
    SLICE_X32Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.237 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_32/CO[3]
                         net (fo=1, routed)           0.000    75.237    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_32_n_0
    SLICE_X32Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.354 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_27/CO[3]
                         net (fo=1, routed)           0.000    75.354    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_27_n_0
    SLICE_X32Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.471 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_22/CO[3]
                         net (fo=1, routed)           0.000    75.471    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_22_n_0
    SLICE_X32Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.588 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_17/CO[3]
                         net (fo=1, routed)           0.000    75.588    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_17_n_0
    SLICE_X32Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.705 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.705    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_12_n_0
    SLICE_X32Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.822 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_7/CO[3]
                         net (fo=1, routed)           0.000    75.822    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_7_n_0
    SLICE_X32Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.939 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000    75.939    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_4_n_0
    SLICE_X32Y145        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.096 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_3/CO[1]
                         net (fo=36, routed)          0.785    76.881    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[5]
    SLICE_X33Y140        LUT3 (Prop_lut3_I0_O)        0.332    77.213 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[4]_i_44/O
                         net (fo=1, routed)           0.000    77.213    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[4]_i_44_n_0
    SLICE_X33Y140        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.763 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_37/CO[3]
                         net (fo=1, routed)           0.000    77.763    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_37_n_0
    SLICE_X33Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.877 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_32/CO[3]
                         net (fo=1, routed)           0.000    77.877    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_32_n_0
    SLICE_X33Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.991 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_27/CO[3]
                         net (fo=1, routed)           0.000    77.991    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_27_n_0
    SLICE_X33Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.105 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_22/CO[3]
                         net (fo=1, routed)           0.000    78.105    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_22_n_0
    SLICE_X33Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.219 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_17/CO[3]
                         net (fo=1, routed)           0.000    78.219    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_17_n_0
    SLICE_X33Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.333 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000    78.333    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_12_n_0
    SLICE_X33Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.447 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_7/CO[3]
                         net (fo=1, routed)           0.000    78.447    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_7_n_0
    SLICE_X33Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.561 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000    78.561    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_4_n_0
    SLICE_X33Y148        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.718 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_3/CO[1]
                         net (fo=36, routed)          0.863    79.581    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[4]
    SLICE_X35Y140        LUT3 (Prop_lut3_I0_O)        0.329    79.910 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[3]_i_44/O
                         net (fo=1, routed)           0.000    79.910    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[3]_i_44_n_0
    SLICE_X35Y140        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.460 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[3]_i_37/CO[3]
                         net (fo=1, routed)           0.000    80.460    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[3]_i_37_n_0
    SLICE_X35Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.574 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    80.574    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[3]_i_32_n_0
    SLICE_X35Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.688 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[3]_i_27/CO[3]
                         net (fo=1, routed)           0.000    80.688    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[3]_i_27_n_0
    SLICE_X35Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.802 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    80.802    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[3]_i_22_n_0
    SLICE_X35Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.916 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    80.916    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[3]_i_17_n_0
    SLICE_X35Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.030 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    81.030    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[3]_i_12_n_0
    SLICE_X35Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.144 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    81.144    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[3]_i_7_n_0
    SLICE_X35Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.258 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    81.258    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[3]_i_4_n_0
    SLICE_X35Y148        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.415 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[3]_i_3/CO[1]
                         net (fo=36, routed)          1.007    82.423    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[3]
    SLICE_X36Y140        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    83.223 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    83.223    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[2]_i_37_n_0
    SLICE_X36Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.340 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    83.340    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[2]_i_32_n_0
    SLICE_X36Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.457 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    83.457    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[2]_i_27_n_0
    SLICE_X36Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.574 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    83.574    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[2]_i_22_n_0
    SLICE_X36Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.691 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.691    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[2]_i_17_n_0
    SLICE_X36Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.808 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000    83.808    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[2]_i_12_n_0
    SLICE_X36Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.925 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    83.925    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[2]_i_7_n_0
    SLICE_X36Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.042 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000    84.042    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[2]_i_4_n_0
    SLICE_X36Y148        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.199 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[2]_i_3/CO[1]
                         net (fo=36, routed)          0.844    85.042    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[2]
    SLICE_X37Y140        LUT3 (Prop_lut3_I0_O)        0.332    85.374 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[1]_i_44/O
                         net (fo=1, routed)           0.000    85.374    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[1]_i_44_n_0
    SLICE_X37Y140        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.924 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[1]_i_37/CO[3]
                         net (fo=1, routed)           0.000    85.924    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[1]_i_37_n_0
    SLICE_X37Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.038 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[1]_i_32/CO[3]
                         net (fo=1, routed)           0.000    86.038    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[1]_i_32_n_0
    SLICE_X37Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.152 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[1]_i_27/CO[3]
                         net (fo=1, routed)           0.000    86.152    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[1]_i_27_n_0
    SLICE_X37Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.266 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    86.266    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[1]_i_22_n_0
    SLICE_X37Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.380 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    86.380    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[1]_i_17_n_0
    SLICE_X37Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.494 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000    86.494    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[1]_i_12_n_0
    SLICE_X37Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.608 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000    86.608    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[1]_i_7_n_0
    SLICE_X37Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.722 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    86.722    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[1]_i_4_n_0
    SLICE_X37Y148        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.879 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[1]_i_3/CO[1]
                         net (fo=36, routed)          0.986    87.865    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[1]
    SLICE_X38Y140        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    88.665 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[0]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.665    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[0]_i_36_n_0
    SLICE_X38Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.782 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[0]_i_31/CO[3]
                         net (fo=1, routed)           0.000    88.782    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[0]_i_31_n_0
    SLICE_X38Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.899 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000    88.899    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[0]_i_26_n_0
    SLICE_X38Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.016 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    89.016    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[0]_i_21_n_0
    SLICE_X38Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.133 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000    89.133    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[0]_i_16_n_0
    SLICE_X38Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.250 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000    89.250    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[0]_i_11_n_0
    SLICE_X38Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.367 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000    89.367    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[0]_i_6_n_0
    SLICE_X38Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.484 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    89.484    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[0]_i_4_n_0
    SLICE_X38Y148        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    89.738 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[0]_i_3/CO[0]
                         net (fo=1, routed)           0.299    90.036    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[0]
    SLICE_X41Y148        LUT5 (Prop_lut5_I1_O)        0.367    90.403 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[0]_i_2/O
                         net (fo=1, routed)           0.151    90.555    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[0]_i_2_n_0
    SLICE_X41Y148        LUT6 (Prop_lut6_I0_O)        0.124    90.679 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000    90.679    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/reg_data_out[0]
    SLICE_X41Y148        FDRE                                         r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        1.654    12.833    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y148        FDRE                                         r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.129    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X41Y148        FDRE (Setup_fdre_C_D)        0.031    12.839    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         12.839    
                         arrival time                         -90.679    
  -------------------------------------------------------------------
                         slack                                -77.840    

Slack (VIOLATED) :        -75.363ns  (required time - arrival time)
  Source:                 design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        85.276ns  (logic 57.352ns (67.254%)  route 27.924ns (32.746%))
  Logic Levels:           309  (CARRY4=279 LUT2=1 LUT3=27 LUT5=1 LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        1.632     2.926    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y75         FDRE                                         r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y75         FDRE (Prop_fdre_C_Q)         0.456     3.382 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/slv_reg3_reg[0]/Q
                         net (fo=36, routed)          0.477     3.859    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0__1_0[0]
    SLICE_X34Y75         LUT2 (Prop_lut2_I0_O)        0.124     3.983 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[31]_i_74/O
                         net (fo=1, routed)           0.000     3.983    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[31]_i_74_n_0
    SLICE_X34Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.496 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_59/CO[3]
                         net (fo=1, routed)           0.000     4.496    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_59_n_0
    SLICE_X34Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.613 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_50/CO[3]
                         net (fo=1, routed)           0.000     4.613    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_50_n_0
    SLICE_X34Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.730 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_41/CO[3]
                         net (fo=1, routed)           0.000     4.730    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_41_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.847 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_32/CO[3]
                         net (fo=1, routed)           0.000     4.847    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_32_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.964 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     4.964    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_23_n_0
    SLICE_X34Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.081 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.081    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_14_n_0
    SLICE_X34Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.198 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.198    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_5_n_0
    SLICE_X34Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.315 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.315    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_4_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.569 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_3/CO[0]
                         net (fo=36, routed)          0.959     6.527    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[31]
    SLICE_X37Y73         LUT3 (Prop_lut3_I0_O)        0.367     6.894 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[30]_i_44/O
                         net (fo=1, routed)           0.000     6.894    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[30]_i_44_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.444 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.444    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_37_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.558 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_32/CO[3]
                         net (fo=1, routed)           0.009     7.567    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_32_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.681 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.681    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_27_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.795 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.795    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_22_n_0
    SLICE_X37Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.909 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.909    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_17_n_0
    SLICE_X37Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.023 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.023    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_12_n_0
    SLICE_X37Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.137 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.137    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_7_n_0
    SLICE_X37Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.251 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.251    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_4_n_0
    SLICE_X37Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.408 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_3/CO[1]
                         net (fo=36, routed)          0.768     9.177    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[30]
    SLICE_X38Y76         LUT3 (Prop_lut3_I0_O)        0.329     9.506 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[29]_i_44/O
                         net (fo=1, routed)           0.000     9.506    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[29]_i_44_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.039 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    10.039    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_37_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.156 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.156    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_32_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.273 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.273    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_27_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.390 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.390    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_22_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.507 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.507    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_17_n_0
    SLICE_X38Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.624 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.624    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_12_n_0
    SLICE_X38Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.741 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.741    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_7_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.858 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.858    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_4_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.015 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_3/CO[1]
                         net (fo=36, routed)          0.990    12.005    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[29]
    SLICE_X39Y77         LUT3 (Prop_lut3_I0_O)        0.332    12.337 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[28]_i_44/O
                         net (fo=1, routed)           0.000    12.337    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[28]_i_44_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.887 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_37/CO[3]
                         net (fo=1, routed)           0.000    12.887    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_37_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.001 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_32/CO[3]
                         net (fo=1, routed)           0.000    13.001    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_32_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.115 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.115    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_27_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.229 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.229    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_22_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.343 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_17/CO[3]
                         net (fo=1, routed)           0.000    13.343    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_17_n_0
    SLICE_X39Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.457 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.457    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_12_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.571 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.571    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_7_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.685 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.685    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_4_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.842 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_3/CO[1]
                         net (fo=36, routed)          0.974    14.816    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[28]
    SLICE_X40Y77         LUT3 (Prop_lut3_I0_O)        0.329    15.145 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[27]_i_44/O
                         net (fo=1, routed)           0.000    15.145    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[27]_i_44_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.695 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    15.695    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_37_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.809 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    15.809    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_32_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.923 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    15.923    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_27_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.037 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    16.037    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_22_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.151 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    16.151    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_17_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.265 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.265    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_12_n_0
    SLICE_X40Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.379 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.379    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_7_n_0
    SLICE_X40Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.493 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.493    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_4_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.650 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_3/CO[1]
                         net (fo=36, routed)          0.960    17.610    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[27]
    SLICE_X47Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    18.395 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    18.395    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_37_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.509 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.509    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_32_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.623 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    18.623    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_27_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.737 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_22/CO[3]
                         net (fo=1, routed)           0.000    18.737    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_22_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.851 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_17/CO[3]
                         net (fo=1, routed)           0.000    18.851    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_17_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.965 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_12/CO[3]
                         net (fo=1, routed)           0.000    18.965    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_12_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.079 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_7/CO[3]
                         net (fo=1, routed)           0.000    19.079    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_7_n_0
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.193 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_4/CO[3]
                         net (fo=1, routed)           0.000    19.193    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_4_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.350 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_3/CO[1]
                         net (fo=36, routed)          0.883    20.233    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[26]
    SLICE_X46Y80         LUT3 (Prop_lut3_I0_O)        0.329    20.562 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[25]_i_44/O
                         net (fo=1, routed)           0.000    20.562    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[25]_i_44_n_0
    SLICE_X46Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.095 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    21.095    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_37_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.212 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_32/CO[3]
                         net (fo=1, routed)           0.000    21.212    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_32_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.329 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_27/CO[3]
                         net (fo=1, routed)           0.000    21.329    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_27_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.446 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_22/CO[3]
                         net (fo=1, routed)           0.000    21.446    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_22_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.563 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_17/CO[3]
                         net (fo=1, routed)           0.000    21.563    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_17_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.680 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_12/CO[3]
                         net (fo=1, routed)           0.000    21.680    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_12_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.797 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_7/CO[3]
                         net (fo=1, routed)           0.000    21.797    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_7_n_0
    SLICE_X46Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.914 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_4/CO[3]
                         net (fo=1, routed)           0.000    21.914    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_4_n_0
    SLICE_X46Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.071 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_3/CO[1]
                         net (fo=36, routed)          1.052    23.123    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[25]
    SLICE_X45Y80         LUT3 (Prop_lut3_I0_O)        0.332    23.455 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[24]_i_44/O
                         net (fo=1, routed)           0.000    23.455    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[24]_i_44_n_0
    SLICE_X45Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.005 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.005    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_37_n_0
    SLICE_X45Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.119 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    24.119    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_32_n_0
    SLICE_X45Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.233 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    24.233    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_27_n_0
    SLICE_X45Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.347 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    24.347    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_22_n_0
    SLICE_X45Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.461 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.461    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_17_n_0
    SLICE_X45Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.575 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_12/CO[3]
                         net (fo=1, routed)           0.000    24.575    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_12_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.689 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_7/CO[3]
                         net (fo=1, routed)           0.000    24.689    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_7_n_0
    SLICE_X45Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.803 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_4/CO[3]
                         net (fo=1, routed)           0.000    24.803    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_4_n_0
    SLICE_X45Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.960 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_3/CO[1]
                         net (fo=36, routed)          1.110    26.069    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[24]
    SLICE_X44Y80         LUT3 (Prop_lut3_I0_O)        0.329    26.398 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[23]_i_44/O
                         net (fo=1, routed)           0.000    26.398    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[23]_i_44_n_0
    SLICE_X44Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.948 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_37/CO[3]
                         net (fo=1, routed)           0.000    26.948    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_37_n_0
    SLICE_X44Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.062 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.062    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_32_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.176 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.176    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_27_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.290 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.290    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_22_n_0
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.404 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_17/CO[3]
                         net (fo=1, routed)           0.000    27.404    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_17_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.518 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_12/CO[3]
                         net (fo=1, routed)           0.000    27.518    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_12_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.632 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_7/CO[3]
                         net (fo=1, routed)           0.000    27.632    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_7_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.746 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.746    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_4_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.903 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_3/CO[1]
                         net (fo=36, routed)          1.028    28.932    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[23]
    SLICE_X41Y80         LUT3 (Prop_lut3_I0_O)        0.329    29.261 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[22]_i_44/O
                         net (fo=1, routed)           0.000    29.261    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[22]_i_44_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.811 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_37/CO[3]
                         net (fo=1, routed)           0.000    29.811    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_37_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.925 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_32/CO[3]
                         net (fo=1, routed)           0.000    29.925    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_32_n_0
    SLICE_X41Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.039 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_27/CO[3]
                         net (fo=1, routed)           0.000    30.039    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_27_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.153 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_22/CO[3]
                         net (fo=1, routed)           0.000    30.153    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_22_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.267 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_17/CO[3]
                         net (fo=1, routed)           0.000    30.267    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_17_n_0
    SLICE_X41Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.381 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    30.381    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_12_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.495 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_7/CO[3]
                         net (fo=1, routed)           0.000    30.495    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_7_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.609 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_4/CO[3]
                         net (fo=1, routed)           0.000    30.609    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_4_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.766 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_3/CO[1]
                         net (fo=36, routed)          1.005    31.771    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[22]
    SLICE_X43Y78         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    32.556 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_37/CO[3]
                         net (fo=1, routed)           0.000    32.556    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_37_n_0
    SLICE_X43Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.670 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_32/CO[3]
                         net (fo=1, routed)           0.000    32.670    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_32_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.784 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_27/CO[3]
                         net (fo=1, routed)           0.000    32.784    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_27_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.898 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_22/CO[3]
                         net (fo=1, routed)           0.000    32.898    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_22_n_0
    SLICE_X43Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.012 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_17/CO[3]
                         net (fo=1, routed)           0.000    33.012    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_17_n_0
    SLICE_X43Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.126 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    33.126    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_12_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.240 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_7/CO[3]
                         net (fo=1, routed)           0.000    33.240    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_7_n_0
    SLICE_X43Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.354 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_4/CO[3]
                         net (fo=1, routed)           0.000    33.354    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_4_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.511 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_3/CO[1]
                         net (fo=36, routed)          0.926    34.437    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[21]
    SLICE_X42Y80         LUT3 (Prop_lut3_I0_O)        0.329    34.766 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[20]_i_44/O
                         net (fo=1, routed)           0.000    34.766    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[20]_i_44_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.299 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    35.299    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_37_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.416 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    35.416    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_32_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.533 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    35.533    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_27_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.650 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_22/CO[3]
                         net (fo=1, routed)           0.000    35.650    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_22_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.767 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_17/CO[3]
                         net (fo=1, routed)           0.000    35.767    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_17_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.884 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_12/CO[3]
                         net (fo=1, routed)           0.000    35.884    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_12_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.001 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_7/CO[3]
                         net (fo=1, routed)           0.000    36.001    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_7_n_0
    SLICE_X42Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.118 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_4/CO[3]
                         net (fo=1, routed)           0.000    36.118    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_4_n_0
    SLICE_X42Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.275 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_3/CO[1]
                         net (fo=36, routed)          1.011    37.286    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[20]
    SLICE_X36Y79         LUT3 (Prop_lut3_I0_O)        0.332    37.618 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[19]_i_44/O
                         net (fo=1, routed)           0.000    37.618    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[19]_i_44_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.151 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    38.151    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_37_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.268 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    38.268    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_32_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.385 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    38.385    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_27_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.502 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    38.502    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_22_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.619 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_17/CO[3]
                         net (fo=1, routed)           0.000    38.619    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_17_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.736 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_12/CO[3]
                         net (fo=1, routed)           0.000    38.736    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_12_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.853 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_7/CO[3]
                         net (fo=1, routed)           0.000    38.853    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_7_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.970 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000    38.970    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_4_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.127 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_3/CO[1]
                         net (fo=36, routed)          1.185    40.312    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[19]
    SLICE_X35Y78         LUT3 (Prop_lut3_I0_O)        0.332    40.644 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[18]_i_44/O
                         net (fo=1, routed)           0.000    40.644    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[18]_i_44_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.194 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_37/CO[3]
                         net (fo=1, routed)           0.000    41.194    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_37_n_0
    SLICE_X35Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.308 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_32/CO[3]
                         net (fo=1, routed)           0.000    41.308    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_32_n_0
    SLICE_X35Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.422 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_27/CO[3]
                         net (fo=1, routed)           0.000    41.422    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_27_n_0
    SLICE_X35Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.536 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_22/CO[3]
                         net (fo=1, routed)           0.000    41.536    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_22_n_0
    SLICE_X35Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.650 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_17/CO[3]
                         net (fo=1, routed)           0.000    41.650    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_17_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.764 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_12/CO[3]
                         net (fo=1, routed)           0.000    41.764    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_12_n_0
    SLICE_X35Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.878 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_7/CO[3]
                         net (fo=1, routed)           0.000    41.878    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_7_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.992 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_4/CO[3]
                         net (fo=1, routed)           0.000    41.992    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_4_n_0
    SLICE_X35Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.149 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_3/CO[1]
                         net (fo=36, routed)          1.021    43.170    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[18]
    SLICE_X33Y81         LUT3 (Prop_lut3_I0_O)        0.329    43.499 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[17]_i_43/O
                         net (fo=1, routed)           0.000    43.499    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[17]_i_43_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    43.897 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_37/CO[3]
                         net (fo=1, routed)           0.000    43.897    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_37_n_0
    SLICE_X33Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.011 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_32/CO[3]
                         net (fo=1, routed)           0.000    44.011    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_32_n_0
    SLICE_X33Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.125 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_27/CO[3]
                         net (fo=1, routed)           0.000    44.125    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_27_n_0
    SLICE_X33Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.239 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_22/CO[3]
                         net (fo=1, routed)           0.000    44.239    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_22_n_0
    SLICE_X33Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.353 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_17/CO[3]
                         net (fo=1, routed)           0.000    44.353    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_17_n_0
    SLICE_X33Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.467 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    44.467    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_12_n_0
    SLICE_X33Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.581 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_7/CO[3]
                         net (fo=1, routed)           0.000    44.581    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_7_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.695 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_4/CO[3]
                         net (fo=1, routed)           0.000    44.695    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_4_n_0
    SLICE_X33Y89         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.852 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_3/CO[1]
                         net (fo=36, routed)          0.751    45.602    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[17]
    SLICE_X34Y86         LUT3 (Prop_lut3_I0_O)        0.329    45.931 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[16]_i_44/O
                         net (fo=1, routed)           0.000    45.931    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[16]_i_44_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.464 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    46.464    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_37_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.581 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_32/CO[3]
                         net (fo=1, routed)           0.000    46.581    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_32_n_0
    SLICE_X34Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.698 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_27/CO[3]
                         net (fo=1, routed)           0.000    46.698    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_27_n_0
    SLICE_X34Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.815 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_22/CO[3]
                         net (fo=1, routed)           0.000    46.815    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_22_n_0
    SLICE_X34Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.932 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_17/CO[3]
                         net (fo=1, routed)           0.000    46.932    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_17_n_0
    SLICE_X34Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.049 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_12/CO[3]
                         net (fo=1, routed)           0.000    47.049    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_12_n_0
    SLICE_X34Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.166 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_7/CO[3]
                         net (fo=1, routed)           0.000    47.166    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_7_n_0
    SLICE_X34Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.283 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_4/CO[3]
                         net (fo=1, routed)           0.000    47.283    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_4_n_0
    SLICE_X34Y94         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.440 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_3/CO[1]
                         net (fo=36, routed)          0.637    48.078    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[16]
    SLICE_X35Y92         LUT3 (Prop_lut3_I0_O)        0.332    48.410 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[15]_i_44/O
                         net (fo=1, routed)           0.000    48.410    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[15]_i_44_n_0
    SLICE_X35Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.960 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.960    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_37_n_0
    SLICE_X35Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.074 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    49.074    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_32_n_0
    SLICE_X35Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.188 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    49.188    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_27_n_0
    SLICE_X35Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.302 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000    49.302    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_22_n_0
    SLICE_X35Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.416 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_17/CO[3]
                         net (fo=1, routed)           0.000    49.416    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_17_n_0
    SLICE_X35Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.530 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_12/CO[3]
                         net (fo=1, routed)           0.000    49.530    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_12_n_0
    SLICE_X35Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.644 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    49.644    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_7_n_0
    SLICE_X35Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.758 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.001    49.758    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_4_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.915 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_3/CO[1]
                         net (fo=36, routed)          0.739    50.654    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[15]
    SLICE_X34Y98         LUT3 (Prop_lut3_I0_O)        0.329    50.983 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[14]_i_44/O
                         net (fo=1, routed)           0.000    50.983    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[14]_i_44_n_0
    SLICE_X34Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.516 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    51.516    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_37_n_0
    SLICE_X34Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.633 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_32/CO[3]
                         net (fo=1, routed)           0.001    51.634    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_32_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.751 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    51.751    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_27_n_0
    SLICE_X34Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.868 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_22/CO[3]
                         net (fo=1, routed)           0.000    51.868    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_22_n_0
    SLICE_X34Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.985 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_17/CO[3]
                         net (fo=1, routed)           0.000    51.985    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_17_n_0
    SLICE_X34Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.102 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    52.102    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_12_n_0
    SLICE_X34Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.219 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_7/CO[3]
                         net (fo=1, routed)           0.000    52.219    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_7_n_0
    SLICE_X34Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.336 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000    52.336    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_4_n_0
    SLICE_X34Y106        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.493 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_3/CO[1]
                         net (fo=36, routed)          0.773    53.266    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[14]
    SLICE_X33Y103        LUT3 (Prop_lut3_I0_O)        0.332    53.598 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[13]_i_44/O
                         net (fo=1, routed)           0.000    53.598    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[13]_i_44_n_0
    SLICE_X33Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.148 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_37/CO[3]
                         net (fo=1, routed)           0.000    54.148    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_37_n_0
    SLICE_X33Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.262 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_32/CO[3]
                         net (fo=1, routed)           0.000    54.262    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_32_n_0
    SLICE_X33Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.376 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_27/CO[3]
                         net (fo=1, routed)           0.000    54.376    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_27_n_0
    SLICE_X33Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.490 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    54.490    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_22_n_0
    SLICE_X33Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.604 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_17/CO[3]
                         net (fo=1, routed)           0.000    54.604    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_17_n_0
    SLICE_X33Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.718 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.718    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_12_n_0
    SLICE_X33Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.832 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_7/CO[3]
                         net (fo=1, routed)           0.000    54.832    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_7_n_0
    SLICE_X33Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.946 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    54.946    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_4_n_0
    SLICE_X33Y111        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.103 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_3/CO[1]
                         net (fo=36, routed)          0.758    55.861    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[13]
    SLICE_X32Y108        LUT3 (Prop_lut3_I0_O)        0.329    56.190 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[12]_i_44/O
                         net (fo=1, routed)           0.000    56.190    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[12]_i_44_n_0
    SLICE_X32Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.723 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    56.723    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_37_n_0
    SLICE_X32Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.840 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_32/CO[3]
                         net (fo=1, routed)           0.000    56.840    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_32_n_0
    SLICE_X32Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.957 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    56.957    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_27_n_0
    SLICE_X32Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.074 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    57.074    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_22_n_0
    SLICE_X32Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.191 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    57.191    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_17_n_0
    SLICE_X32Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.308 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_12/CO[3]
                         net (fo=1, routed)           0.000    57.308    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_12_n_0
    SLICE_X32Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.425 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_7/CO[3]
                         net (fo=1, routed)           0.000    57.425    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_7_n_0
    SLICE_X32Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.542 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000    57.542    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_4_n_0
    SLICE_X32Y116        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.699 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_3/CO[1]
                         net (fo=36, routed)          0.747    58.446    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[12]
    SLICE_X33Y113        LUT3 (Prop_lut3_I0_O)        0.332    58.778 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[11]_i_44/O
                         net (fo=1, routed)           0.000    58.778    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[11]_i_44_n_0
    SLICE_X33Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.328 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_37/CO[3]
                         net (fo=1, routed)           0.000    59.328    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_37_n_0
    SLICE_X33Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.442 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    59.442    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_32_n_0
    SLICE_X33Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.556 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    59.556    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_27_n_0
    SLICE_X33Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.670 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_22/CO[3]
                         net (fo=1, routed)           0.000    59.670    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_22_n_0
    SLICE_X33Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.784 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    59.784    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_17_n_0
    SLICE_X33Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.898 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    59.898    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_12_n_0
    SLICE_X33Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.012 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000    60.012    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_7_n_0
    SLICE_X33Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.126 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    60.126    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_4_n_0
    SLICE_X33Y121        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.283 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_3/CO[1]
                         net (fo=36, routed)          0.861    61.145    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[11]
    SLICE_X34Y116        LUT3 (Prop_lut3_I0_O)        0.329    61.474 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[10]_i_44/O
                         net (fo=1, routed)           0.000    61.474    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[10]_i_44_n_0
    SLICE_X34Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.007 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.007    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_37_n_0
    SLICE_X34Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.124 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.124    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_32_n_0
    SLICE_X34Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.241 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.241    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_27_n_0
    SLICE_X34Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.358 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_22/CO[3]
                         net (fo=1, routed)           0.000    62.358    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_22_n_0
    SLICE_X34Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.475 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    62.475    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_17_n_0
    SLICE_X34Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.592 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.592    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_12_n_0
    SLICE_X34Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.709 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000    62.709    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_7_n_0
    SLICE_X34Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.826 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.000    62.826    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_4_n_0
    SLICE_X34Y124        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.983 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_3/CO[1]
                         net (fo=36, routed)          0.760    63.743    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[10]
    SLICE_X35Y117        LUT3 (Prop_lut3_I0_O)        0.332    64.075 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[9]_i_44/O
                         net (fo=1, routed)           0.000    64.075    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[9]_i_44_n_0
    SLICE_X35Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.625 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_37/CO[3]
                         net (fo=1, routed)           0.000    64.625    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_37_n_0
    SLICE_X35Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.739 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_32/CO[3]
                         net (fo=1, routed)           0.000    64.739    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_32_n_0
    SLICE_X35Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.853 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_27/CO[3]
                         net (fo=1, routed)           0.000    64.853    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_27_n_0
    SLICE_X35Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.967 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_22/CO[3]
                         net (fo=1, routed)           0.000    64.967    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_22_n_0
    SLICE_X35Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.081 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_17/CO[3]
                         net (fo=1, routed)           0.000    65.081    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_17_n_0
    SLICE_X35Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.195 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.195    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_12_n_0
    SLICE_X35Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.309 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_7/CO[3]
                         net (fo=1, routed)           0.000    65.309    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_7_n_0
    SLICE_X35Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.423 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.009    65.432    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_4_n_0
    SLICE_X35Y125        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.589 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_3/CO[1]
                         net (fo=36, routed)          0.818    66.407    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[9]
    SLICE_X33Y122        LUT3 (Prop_lut3_I0_O)        0.329    66.736 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[8]_i_44/O
                         net (fo=1, routed)           0.000    66.736    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[8]_i_44_n_0
    SLICE_X33Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.286 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_37/CO[3]
                         net (fo=1, routed)           0.000    67.286    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_37_n_0
    SLICE_X33Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.400 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_32/CO[3]
                         net (fo=1, routed)           0.000    67.400    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_32_n_0
    SLICE_X33Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.514 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_27/CO[3]
                         net (fo=1, routed)           0.009    67.523    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_27_n_0
    SLICE_X33Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.637 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_22/CO[3]
                         net (fo=1, routed)           0.000    67.637    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_22_n_0
    SLICE_X33Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.751 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.751    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_17_n_0
    SLICE_X33Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.865 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    67.865    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_12_n_0
    SLICE_X33Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.979 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_7/CO[3]
                         net (fo=1, routed)           0.000    67.979    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_7_n_0
    SLICE_X33Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.093 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    68.093    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_4_n_0
    SLICE_X33Y130        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.250 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_3/CO[1]
                         net (fo=36, routed)          0.788    69.037    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[8]
    SLICE_X35Y127        LUT3 (Prop_lut3_I0_O)        0.329    69.366 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[7]_i_44/O
                         net (fo=1, routed)           0.000    69.366    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[7]_i_44_n_0
    SLICE_X35Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.916 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_37/CO[3]
                         net (fo=1, routed)           0.000    69.916    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_37_n_0
    SLICE_X35Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.030 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.030    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_32_n_0
    SLICE_X35Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.144 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_27/CO[3]
                         net (fo=1, routed)           0.000    70.144    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_27_n_0
    SLICE_X35Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.258 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000    70.258    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_22_n_0
    SLICE_X35Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.372 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.372    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_17_n_0
    SLICE_X35Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.486 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    70.486    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_12_n_0
    SLICE_X35Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.600 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    70.600    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_7_n_0
    SLICE_X35Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.714 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    70.714    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_4_n_0
    SLICE_X35Y135        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.871 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_3/CO[1]
                         net (fo=36, routed)          0.768    71.639    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[7]
    SLICE_X34Y132        LUT3 (Prop_lut3_I0_O)        0.329    71.968 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[6]_i_44/O
                         net (fo=1, routed)           0.000    71.968    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[6]_i_44_n_0
    SLICE_X34Y132        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    72.501 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_37/CO[3]
                         net (fo=1, routed)           0.000    72.501    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_37_n_0
    SLICE_X34Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.618 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_32/CO[3]
                         net (fo=1, routed)           0.000    72.618    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_32_n_0
    SLICE_X34Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.735 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_27/CO[3]
                         net (fo=1, routed)           0.000    72.735    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_27_n_0
    SLICE_X34Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.852 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    72.852    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_22_n_0
    SLICE_X34Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.969 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_17/CO[3]
                         net (fo=1, routed)           0.000    72.969    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_17_n_0
    SLICE_X34Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.086 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.086    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_12_n_0
    SLICE_X34Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.203 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_7/CO[3]
                         net (fo=1, routed)           0.000    73.203    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_7_n_0
    SLICE_X34Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.320 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000    73.320    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_4_n_0
    SLICE_X34Y140        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.477 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_3/CO[1]
                         net (fo=36, routed)          0.778    74.255    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[6]
    SLICE_X32Y137        LUT3 (Prop_lut3_I0_O)        0.332    74.587 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[5]_i_44/O
                         net (fo=1, routed)           0.000    74.587    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[5]_i_44_n_0
    SLICE_X32Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    75.120 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_37/CO[3]
                         net (fo=1, routed)           0.000    75.120    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_37_n_0
    SLICE_X32Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.237 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_32/CO[3]
                         net (fo=1, routed)           0.000    75.237    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_32_n_0
    SLICE_X32Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.354 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_27/CO[3]
                         net (fo=1, routed)           0.000    75.354    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_27_n_0
    SLICE_X32Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.471 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_22/CO[3]
                         net (fo=1, routed)           0.000    75.471    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_22_n_0
    SLICE_X32Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.588 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_17/CO[3]
                         net (fo=1, routed)           0.000    75.588    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_17_n_0
    SLICE_X32Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.705 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.705    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_12_n_0
    SLICE_X32Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.822 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_7/CO[3]
                         net (fo=1, routed)           0.000    75.822    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_7_n_0
    SLICE_X32Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.939 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000    75.939    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_4_n_0
    SLICE_X32Y145        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.096 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_3/CO[1]
                         net (fo=36, routed)          0.785    76.881    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[5]
    SLICE_X33Y140        LUT3 (Prop_lut3_I0_O)        0.332    77.213 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[4]_i_44/O
                         net (fo=1, routed)           0.000    77.213    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[4]_i_44_n_0
    SLICE_X33Y140        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.763 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_37/CO[3]
                         net (fo=1, routed)           0.000    77.763    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_37_n_0
    SLICE_X33Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.877 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_32/CO[3]
                         net (fo=1, routed)           0.000    77.877    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_32_n_0
    SLICE_X33Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.991 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_27/CO[3]
                         net (fo=1, routed)           0.000    77.991    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_27_n_0
    SLICE_X33Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.105 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_22/CO[3]
                         net (fo=1, routed)           0.000    78.105    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_22_n_0
    SLICE_X33Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.219 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_17/CO[3]
                         net (fo=1, routed)           0.000    78.219    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_17_n_0
    SLICE_X33Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.333 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000    78.333    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_12_n_0
    SLICE_X33Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.447 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_7/CO[3]
                         net (fo=1, routed)           0.000    78.447    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_7_n_0
    SLICE_X33Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.561 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000    78.561    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_4_n_0
    SLICE_X33Y148        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.718 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_3/CO[1]
                         net (fo=36, routed)          0.863    79.581    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[4]
    SLICE_X35Y140        LUT3 (Prop_lut3_I0_O)        0.329    79.910 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[3]_i_44/O
                         net (fo=1, routed)           0.000    79.910    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[3]_i_44_n_0
    SLICE_X35Y140        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.460 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[3]_i_37/CO[3]
                         net (fo=1, routed)           0.000    80.460    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[3]_i_37_n_0
    SLICE_X35Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.574 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    80.574    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[3]_i_32_n_0
    SLICE_X35Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.688 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[3]_i_27/CO[3]
                         net (fo=1, routed)           0.000    80.688    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[3]_i_27_n_0
    SLICE_X35Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.802 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    80.802    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[3]_i_22_n_0
    SLICE_X35Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.916 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    80.916    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[3]_i_17_n_0
    SLICE_X35Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.030 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    81.030    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[3]_i_12_n_0
    SLICE_X35Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.144 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    81.144    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[3]_i_7_n_0
    SLICE_X35Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.258 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    81.258    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[3]_i_4_n_0
    SLICE_X35Y148        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.415 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[3]_i_3/CO[1]
                         net (fo=36, routed)          1.007    82.423    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[3]
    SLICE_X36Y140        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    83.223 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    83.223    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[2]_i_37_n_0
    SLICE_X36Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.340 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    83.340    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[2]_i_32_n_0
    SLICE_X36Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.457 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    83.457    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[2]_i_27_n_0
    SLICE_X36Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.574 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    83.574    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[2]_i_22_n_0
    SLICE_X36Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.691 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.691    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[2]_i_17_n_0
    SLICE_X36Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.808 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000    83.808    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[2]_i_12_n_0
    SLICE_X36Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.925 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    83.925    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[2]_i_7_n_0
    SLICE_X36Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.042 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000    84.042    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[2]_i_4_n_0
    SLICE_X36Y148        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.199 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[2]_i_3/CO[1]
                         net (fo=36, routed)          0.844    85.042    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[2]
    SLICE_X37Y140        LUT3 (Prop_lut3_I0_O)        0.332    85.374 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[1]_i_44/O
                         net (fo=1, routed)           0.000    85.374    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[1]_i_44_n_0
    SLICE_X37Y140        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.924 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[1]_i_37/CO[3]
                         net (fo=1, routed)           0.000    85.924    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[1]_i_37_n_0
    SLICE_X37Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.038 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[1]_i_32/CO[3]
                         net (fo=1, routed)           0.000    86.038    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[1]_i_32_n_0
    SLICE_X37Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.152 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[1]_i_27/CO[3]
                         net (fo=1, routed)           0.000    86.152    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[1]_i_27_n_0
    SLICE_X37Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.266 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    86.266    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[1]_i_22_n_0
    SLICE_X37Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.380 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    86.380    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[1]_i_17_n_0
    SLICE_X37Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.494 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000    86.494    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[1]_i_12_n_0
    SLICE_X37Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.608 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000    86.608    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[1]_i_7_n_0
    SLICE_X37Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.722 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    86.722    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[1]_i_4_n_0
    SLICE_X37Y148        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.879 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[1]_i_3/CO[1]
                         net (fo=36, routed)          0.719    87.598    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[1]
    SLICE_X39Y148        LUT5 (Prop_lut5_I1_O)        0.329    87.927 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[1]_i_2/O
                         net (fo=1, routed)           0.151    88.078    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[1]_i_2_n_0
    SLICE_X39Y148        LUT6 (Prop_lut6_I0_O)        0.124    88.202 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[1]_i_1/O
                         net (fo=1, routed)           0.000    88.202    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/reg_data_out[1]
    SLICE_X39Y148        FDRE                                         r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        1.654    12.833    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y148        FDRE                                         r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[1]/C
                         clock pessimism              0.129    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X39Y148        FDRE (Setup_fdre_C_D)        0.031    12.839    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         12.839    
                         arrival time                         -88.202    
  -------------------------------------------------------------------
                         slack                                -75.363    

Slack (VIOLATED) :        -73.590ns  (required time - arrival time)
  Source:                 design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        83.502ns  (logic 55.518ns (66.487%)  route 27.984ns (33.513%))
  Logic Levels:           299  (CARRY4=270 LUT2=1 LUT3=26 LUT5=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 12.832 - 10.000 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        1.632     2.926    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y75         FDRE                                         r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y75         FDRE (Prop_fdre_C_Q)         0.456     3.382 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/slv_reg3_reg[0]/Q
                         net (fo=36, routed)          0.477     3.859    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0__1_0[0]
    SLICE_X34Y75         LUT2 (Prop_lut2_I0_O)        0.124     3.983 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[31]_i_74/O
                         net (fo=1, routed)           0.000     3.983    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[31]_i_74_n_0
    SLICE_X34Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.496 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_59/CO[3]
                         net (fo=1, routed)           0.000     4.496    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_59_n_0
    SLICE_X34Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.613 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_50/CO[3]
                         net (fo=1, routed)           0.000     4.613    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_50_n_0
    SLICE_X34Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.730 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_41/CO[3]
                         net (fo=1, routed)           0.000     4.730    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_41_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.847 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_32/CO[3]
                         net (fo=1, routed)           0.000     4.847    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_32_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.964 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     4.964    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_23_n_0
    SLICE_X34Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.081 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.081    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_14_n_0
    SLICE_X34Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.198 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.198    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_5_n_0
    SLICE_X34Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.315 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.315    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_4_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.569 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_3/CO[0]
                         net (fo=36, routed)          0.959     6.527    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[31]
    SLICE_X37Y73         LUT3 (Prop_lut3_I0_O)        0.367     6.894 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[30]_i_44/O
                         net (fo=1, routed)           0.000     6.894    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[30]_i_44_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.444 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.444    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_37_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.558 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_32/CO[3]
                         net (fo=1, routed)           0.009     7.567    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_32_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.681 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.681    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_27_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.795 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.795    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_22_n_0
    SLICE_X37Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.909 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.909    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_17_n_0
    SLICE_X37Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.023 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.023    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_12_n_0
    SLICE_X37Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.137 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.137    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_7_n_0
    SLICE_X37Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.251 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.251    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_4_n_0
    SLICE_X37Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.408 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_3/CO[1]
                         net (fo=36, routed)          0.768     9.177    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[30]
    SLICE_X38Y76         LUT3 (Prop_lut3_I0_O)        0.329     9.506 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[29]_i_44/O
                         net (fo=1, routed)           0.000     9.506    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[29]_i_44_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.039 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    10.039    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_37_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.156 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.156    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_32_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.273 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.273    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_27_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.390 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.390    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_22_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.507 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.507    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_17_n_0
    SLICE_X38Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.624 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.624    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_12_n_0
    SLICE_X38Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.741 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.741    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_7_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.858 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.858    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_4_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.015 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_3/CO[1]
                         net (fo=36, routed)          0.990    12.005    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[29]
    SLICE_X39Y77         LUT3 (Prop_lut3_I0_O)        0.332    12.337 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[28]_i_44/O
                         net (fo=1, routed)           0.000    12.337    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[28]_i_44_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.887 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_37/CO[3]
                         net (fo=1, routed)           0.000    12.887    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_37_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.001 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_32/CO[3]
                         net (fo=1, routed)           0.000    13.001    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_32_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.115 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.115    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_27_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.229 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.229    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_22_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.343 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_17/CO[3]
                         net (fo=1, routed)           0.000    13.343    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_17_n_0
    SLICE_X39Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.457 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.457    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_12_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.571 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.571    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_7_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.685 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.685    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_4_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.842 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_3/CO[1]
                         net (fo=36, routed)          0.974    14.816    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[28]
    SLICE_X40Y77         LUT3 (Prop_lut3_I0_O)        0.329    15.145 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[27]_i_44/O
                         net (fo=1, routed)           0.000    15.145    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[27]_i_44_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.695 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    15.695    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_37_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.809 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    15.809    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_32_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.923 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    15.923    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_27_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.037 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    16.037    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_22_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.151 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    16.151    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_17_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.265 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.265    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_12_n_0
    SLICE_X40Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.379 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.379    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_7_n_0
    SLICE_X40Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.493 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.493    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_4_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.650 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_3/CO[1]
                         net (fo=36, routed)          0.960    17.610    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[27]
    SLICE_X47Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    18.395 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    18.395    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_37_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.509 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.509    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_32_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.623 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    18.623    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_27_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.737 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_22/CO[3]
                         net (fo=1, routed)           0.000    18.737    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_22_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.851 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_17/CO[3]
                         net (fo=1, routed)           0.000    18.851    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_17_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.965 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_12/CO[3]
                         net (fo=1, routed)           0.000    18.965    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_12_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.079 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_7/CO[3]
                         net (fo=1, routed)           0.000    19.079    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_7_n_0
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.193 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_4/CO[3]
                         net (fo=1, routed)           0.000    19.193    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_4_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.350 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_3/CO[1]
                         net (fo=36, routed)          0.883    20.233    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[26]
    SLICE_X46Y80         LUT3 (Prop_lut3_I0_O)        0.329    20.562 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[25]_i_44/O
                         net (fo=1, routed)           0.000    20.562    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[25]_i_44_n_0
    SLICE_X46Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.095 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    21.095    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_37_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.212 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_32/CO[3]
                         net (fo=1, routed)           0.000    21.212    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_32_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.329 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_27/CO[3]
                         net (fo=1, routed)           0.000    21.329    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_27_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.446 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_22/CO[3]
                         net (fo=1, routed)           0.000    21.446    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_22_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.563 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_17/CO[3]
                         net (fo=1, routed)           0.000    21.563    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_17_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.680 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_12/CO[3]
                         net (fo=1, routed)           0.000    21.680    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_12_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.797 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_7/CO[3]
                         net (fo=1, routed)           0.000    21.797    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_7_n_0
    SLICE_X46Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.914 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_4/CO[3]
                         net (fo=1, routed)           0.000    21.914    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_4_n_0
    SLICE_X46Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.071 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_3/CO[1]
                         net (fo=36, routed)          1.052    23.123    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[25]
    SLICE_X45Y80         LUT3 (Prop_lut3_I0_O)        0.332    23.455 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[24]_i_44/O
                         net (fo=1, routed)           0.000    23.455    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[24]_i_44_n_0
    SLICE_X45Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.005 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.005    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_37_n_0
    SLICE_X45Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.119 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    24.119    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_32_n_0
    SLICE_X45Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.233 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    24.233    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_27_n_0
    SLICE_X45Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.347 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    24.347    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_22_n_0
    SLICE_X45Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.461 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.461    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_17_n_0
    SLICE_X45Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.575 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_12/CO[3]
                         net (fo=1, routed)           0.000    24.575    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_12_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.689 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_7/CO[3]
                         net (fo=1, routed)           0.000    24.689    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_7_n_0
    SLICE_X45Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.803 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_4/CO[3]
                         net (fo=1, routed)           0.000    24.803    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_4_n_0
    SLICE_X45Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.960 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_3/CO[1]
                         net (fo=36, routed)          1.110    26.069    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[24]
    SLICE_X44Y80         LUT3 (Prop_lut3_I0_O)        0.329    26.398 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[23]_i_44/O
                         net (fo=1, routed)           0.000    26.398    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[23]_i_44_n_0
    SLICE_X44Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.948 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_37/CO[3]
                         net (fo=1, routed)           0.000    26.948    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_37_n_0
    SLICE_X44Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.062 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.062    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_32_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.176 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.176    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_27_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.290 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.290    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_22_n_0
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.404 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_17/CO[3]
                         net (fo=1, routed)           0.000    27.404    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_17_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.518 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_12/CO[3]
                         net (fo=1, routed)           0.000    27.518    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_12_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.632 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_7/CO[3]
                         net (fo=1, routed)           0.000    27.632    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_7_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.746 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.746    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_4_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.903 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_3/CO[1]
                         net (fo=36, routed)          1.028    28.932    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[23]
    SLICE_X41Y80         LUT3 (Prop_lut3_I0_O)        0.329    29.261 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[22]_i_44/O
                         net (fo=1, routed)           0.000    29.261    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[22]_i_44_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.811 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_37/CO[3]
                         net (fo=1, routed)           0.000    29.811    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_37_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.925 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_32/CO[3]
                         net (fo=1, routed)           0.000    29.925    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_32_n_0
    SLICE_X41Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.039 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_27/CO[3]
                         net (fo=1, routed)           0.000    30.039    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_27_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.153 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_22/CO[3]
                         net (fo=1, routed)           0.000    30.153    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_22_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.267 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_17/CO[3]
                         net (fo=1, routed)           0.000    30.267    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_17_n_0
    SLICE_X41Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.381 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    30.381    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_12_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.495 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_7/CO[3]
                         net (fo=1, routed)           0.000    30.495    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_7_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.609 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_4/CO[3]
                         net (fo=1, routed)           0.000    30.609    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_4_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.766 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_3/CO[1]
                         net (fo=36, routed)          1.005    31.771    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[22]
    SLICE_X43Y78         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    32.556 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_37/CO[3]
                         net (fo=1, routed)           0.000    32.556    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_37_n_0
    SLICE_X43Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.670 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_32/CO[3]
                         net (fo=1, routed)           0.000    32.670    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_32_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.784 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_27/CO[3]
                         net (fo=1, routed)           0.000    32.784    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_27_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.898 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_22/CO[3]
                         net (fo=1, routed)           0.000    32.898    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_22_n_0
    SLICE_X43Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.012 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_17/CO[3]
                         net (fo=1, routed)           0.000    33.012    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_17_n_0
    SLICE_X43Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.126 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    33.126    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_12_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.240 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_7/CO[3]
                         net (fo=1, routed)           0.000    33.240    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_7_n_0
    SLICE_X43Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.354 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_4/CO[3]
                         net (fo=1, routed)           0.000    33.354    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_4_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.511 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_3/CO[1]
                         net (fo=36, routed)          0.926    34.437    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[21]
    SLICE_X42Y80         LUT3 (Prop_lut3_I0_O)        0.329    34.766 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[20]_i_44/O
                         net (fo=1, routed)           0.000    34.766    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[20]_i_44_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.299 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    35.299    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_37_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.416 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    35.416    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_32_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.533 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    35.533    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_27_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.650 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_22/CO[3]
                         net (fo=1, routed)           0.000    35.650    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_22_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.767 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_17/CO[3]
                         net (fo=1, routed)           0.000    35.767    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_17_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.884 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_12/CO[3]
                         net (fo=1, routed)           0.000    35.884    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_12_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.001 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_7/CO[3]
                         net (fo=1, routed)           0.000    36.001    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_7_n_0
    SLICE_X42Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.118 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_4/CO[3]
                         net (fo=1, routed)           0.000    36.118    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_4_n_0
    SLICE_X42Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.275 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_3/CO[1]
                         net (fo=36, routed)          1.011    37.286    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[20]
    SLICE_X36Y79         LUT3 (Prop_lut3_I0_O)        0.332    37.618 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[19]_i_44/O
                         net (fo=1, routed)           0.000    37.618    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[19]_i_44_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.151 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    38.151    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_37_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.268 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    38.268    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_32_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.385 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    38.385    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_27_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.502 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    38.502    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_22_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.619 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_17/CO[3]
                         net (fo=1, routed)           0.000    38.619    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_17_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.736 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_12/CO[3]
                         net (fo=1, routed)           0.000    38.736    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_12_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.853 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_7/CO[3]
                         net (fo=1, routed)           0.000    38.853    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_7_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.970 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000    38.970    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_4_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.127 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_3/CO[1]
                         net (fo=36, routed)          1.185    40.312    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[19]
    SLICE_X35Y78         LUT3 (Prop_lut3_I0_O)        0.332    40.644 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[18]_i_44/O
                         net (fo=1, routed)           0.000    40.644    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[18]_i_44_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.194 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_37/CO[3]
                         net (fo=1, routed)           0.000    41.194    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_37_n_0
    SLICE_X35Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.308 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_32/CO[3]
                         net (fo=1, routed)           0.000    41.308    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_32_n_0
    SLICE_X35Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.422 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_27/CO[3]
                         net (fo=1, routed)           0.000    41.422    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_27_n_0
    SLICE_X35Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.536 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_22/CO[3]
                         net (fo=1, routed)           0.000    41.536    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_22_n_0
    SLICE_X35Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.650 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_17/CO[3]
                         net (fo=1, routed)           0.000    41.650    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_17_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.764 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_12/CO[3]
                         net (fo=1, routed)           0.000    41.764    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_12_n_0
    SLICE_X35Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.878 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_7/CO[3]
                         net (fo=1, routed)           0.000    41.878    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_7_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.992 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_4/CO[3]
                         net (fo=1, routed)           0.000    41.992    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_4_n_0
    SLICE_X35Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.149 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_3/CO[1]
                         net (fo=36, routed)          1.021    43.170    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[18]
    SLICE_X33Y81         LUT3 (Prop_lut3_I0_O)        0.329    43.499 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[17]_i_43/O
                         net (fo=1, routed)           0.000    43.499    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[17]_i_43_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    43.897 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_37/CO[3]
                         net (fo=1, routed)           0.000    43.897    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_37_n_0
    SLICE_X33Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.011 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_32/CO[3]
                         net (fo=1, routed)           0.000    44.011    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_32_n_0
    SLICE_X33Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.125 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_27/CO[3]
                         net (fo=1, routed)           0.000    44.125    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_27_n_0
    SLICE_X33Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.239 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_22/CO[3]
                         net (fo=1, routed)           0.000    44.239    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_22_n_0
    SLICE_X33Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.353 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_17/CO[3]
                         net (fo=1, routed)           0.000    44.353    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_17_n_0
    SLICE_X33Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.467 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    44.467    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_12_n_0
    SLICE_X33Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.581 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_7/CO[3]
                         net (fo=1, routed)           0.000    44.581    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_7_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.695 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_4/CO[3]
                         net (fo=1, routed)           0.000    44.695    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_4_n_0
    SLICE_X33Y89         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.852 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_3/CO[1]
                         net (fo=36, routed)          0.751    45.602    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[17]
    SLICE_X34Y86         LUT3 (Prop_lut3_I0_O)        0.329    45.931 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[16]_i_44/O
                         net (fo=1, routed)           0.000    45.931    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[16]_i_44_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.464 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    46.464    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_37_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.581 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_32/CO[3]
                         net (fo=1, routed)           0.000    46.581    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_32_n_0
    SLICE_X34Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.698 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_27/CO[3]
                         net (fo=1, routed)           0.000    46.698    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_27_n_0
    SLICE_X34Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.815 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_22/CO[3]
                         net (fo=1, routed)           0.000    46.815    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_22_n_0
    SLICE_X34Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.932 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_17/CO[3]
                         net (fo=1, routed)           0.000    46.932    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_17_n_0
    SLICE_X34Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.049 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_12/CO[3]
                         net (fo=1, routed)           0.000    47.049    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_12_n_0
    SLICE_X34Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.166 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_7/CO[3]
                         net (fo=1, routed)           0.000    47.166    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_7_n_0
    SLICE_X34Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.283 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_4/CO[3]
                         net (fo=1, routed)           0.000    47.283    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_4_n_0
    SLICE_X34Y94         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.440 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_3/CO[1]
                         net (fo=36, routed)          0.637    48.078    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[16]
    SLICE_X35Y92         LUT3 (Prop_lut3_I0_O)        0.332    48.410 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[15]_i_44/O
                         net (fo=1, routed)           0.000    48.410    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[15]_i_44_n_0
    SLICE_X35Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.960 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.960    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_37_n_0
    SLICE_X35Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.074 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    49.074    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_32_n_0
    SLICE_X35Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.188 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    49.188    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_27_n_0
    SLICE_X35Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.302 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000    49.302    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_22_n_0
    SLICE_X35Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.416 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_17/CO[3]
                         net (fo=1, routed)           0.000    49.416    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_17_n_0
    SLICE_X35Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.530 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_12/CO[3]
                         net (fo=1, routed)           0.000    49.530    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_12_n_0
    SLICE_X35Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.644 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    49.644    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_7_n_0
    SLICE_X35Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.758 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.001    49.758    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_4_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.915 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_3/CO[1]
                         net (fo=36, routed)          0.739    50.654    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[15]
    SLICE_X34Y98         LUT3 (Prop_lut3_I0_O)        0.329    50.983 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[14]_i_44/O
                         net (fo=1, routed)           0.000    50.983    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[14]_i_44_n_0
    SLICE_X34Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.516 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    51.516    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_37_n_0
    SLICE_X34Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.633 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_32/CO[3]
                         net (fo=1, routed)           0.001    51.634    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_32_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.751 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    51.751    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_27_n_0
    SLICE_X34Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.868 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_22/CO[3]
                         net (fo=1, routed)           0.000    51.868    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_22_n_0
    SLICE_X34Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.985 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_17/CO[3]
                         net (fo=1, routed)           0.000    51.985    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_17_n_0
    SLICE_X34Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.102 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    52.102    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_12_n_0
    SLICE_X34Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.219 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_7/CO[3]
                         net (fo=1, routed)           0.000    52.219    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_7_n_0
    SLICE_X34Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.336 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000    52.336    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_4_n_0
    SLICE_X34Y106        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.493 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_3/CO[1]
                         net (fo=36, routed)          0.773    53.266    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[14]
    SLICE_X33Y103        LUT3 (Prop_lut3_I0_O)        0.332    53.598 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[13]_i_44/O
                         net (fo=1, routed)           0.000    53.598    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[13]_i_44_n_0
    SLICE_X33Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.148 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_37/CO[3]
                         net (fo=1, routed)           0.000    54.148    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_37_n_0
    SLICE_X33Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.262 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_32/CO[3]
                         net (fo=1, routed)           0.000    54.262    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_32_n_0
    SLICE_X33Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.376 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_27/CO[3]
                         net (fo=1, routed)           0.000    54.376    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_27_n_0
    SLICE_X33Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.490 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    54.490    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_22_n_0
    SLICE_X33Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.604 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_17/CO[3]
                         net (fo=1, routed)           0.000    54.604    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_17_n_0
    SLICE_X33Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.718 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.718    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_12_n_0
    SLICE_X33Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.832 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_7/CO[3]
                         net (fo=1, routed)           0.000    54.832    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_7_n_0
    SLICE_X33Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.946 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    54.946    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_4_n_0
    SLICE_X33Y111        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.103 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_3/CO[1]
                         net (fo=36, routed)          0.758    55.861    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[13]
    SLICE_X32Y108        LUT3 (Prop_lut3_I0_O)        0.329    56.190 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[12]_i_44/O
                         net (fo=1, routed)           0.000    56.190    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[12]_i_44_n_0
    SLICE_X32Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.723 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    56.723    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_37_n_0
    SLICE_X32Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.840 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_32/CO[3]
                         net (fo=1, routed)           0.000    56.840    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_32_n_0
    SLICE_X32Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.957 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    56.957    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_27_n_0
    SLICE_X32Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.074 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    57.074    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_22_n_0
    SLICE_X32Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.191 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    57.191    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_17_n_0
    SLICE_X32Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.308 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_12/CO[3]
                         net (fo=1, routed)           0.000    57.308    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_12_n_0
    SLICE_X32Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.425 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_7/CO[3]
                         net (fo=1, routed)           0.000    57.425    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_7_n_0
    SLICE_X32Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.542 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000    57.542    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_4_n_0
    SLICE_X32Y116        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.699 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_3/CO[1]
                         net (fo=36, routed)          0.747    58.446    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[12]
    SLICE_X33Y113        LUT3 (Prop_lut3_I0_O)        0.332    58.778 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[11]_i_44/O
                         net (fo=1, routed)           0.000    58.778    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[11]_i_44_n_0
    SLICE_X33Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.328 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_37/CO[3]
                         net (fo=1, routed)           0.000    59.328    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_37_n_0
    SLICE_X33Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.442 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    59.442    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_32_n_0
    SLICE_X33Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.556 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    59.556    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_27_n_0
    SLICE_X33Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.670 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_22/CO[3]
                         net (fo=1, routed)           0.000    59.670    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_22_n_0
    SLICE_X33Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.784 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    59.784    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_17_n_0
    SLICE_X33Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.898 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    59.898    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_12_n_0
    SLICE_X33Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.012 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000    60.012    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_7_n_0
    SLICE_X33Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.126 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    60.126    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_4_n_0
    SLICE_X33Y121        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.283 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_3/CO[1]
                         net (fo=36, routed)          0.861    61.145    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[11]
    SLICE_X34Y116        LUT3 (Prop_lut3_I0_O)        0.329    61.474 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[10]_i_44/O
                         net (fo=1, routed)           0.000    61.474    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[10]_i_44_n_0
    SLICE_X34Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.007 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.007    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_37_n_0
    SLICE_X34Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.124 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.124    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_32_n_0
    SLICE_X34Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.241 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.241    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_27_n_0
    SLICE_X34Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.358 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_22/CO[3]
                         net (fo=1, routed)           0.000    62.358    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_22_n_0
    SLICE_X34Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.475 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    62.475    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_17_n_0
    SLICE_X34Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.592 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.592    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_12_n_0
    SLICE_X34Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.709 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000    62.709    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_7_n_0
    SLICE_X34Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.826 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.000    62.826    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_4_n_0
    SLICE_X34Y124        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.983 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_3/CO[1]
                         net (fo=36, routed)          0.760    63.743    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[10]
    SLICE_X35Y117        LUT3 (Prop_lut3_I0_O)        0.332    64.075 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[9]_i_44/O
                         net (fo=1, routed)           0.000    64.075    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[9]_i_44_n_0
    SLICE_X35Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.625 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_37/CO[3]
                         net (fo=1, routed)           0.000    64.625    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_37_n_0
    SLICE_X35Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.739 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_32/CO[3]
                         net (fo=1, routed)           0.000    64.739    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_32_n_0
    SLICE_X35Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.853 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_27/CO[3]
                         net (fo=1, routed)           0.000    64.853    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_27_n_0
    SLICE_X35Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.967 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_22/CO[3]
                         net (fo=1, routed)           0.000    64.967    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_22_n_0
    SLICE_X35Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.081 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_17/CO[3]
                         net (fo=1, routed)           0.000    65.081    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_17_n_0
    SLICE_X35Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.195 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.195    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_12_n_0
    SLICE_X35Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.309 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_7/CO[3]
                         net (fo=1, routed)           0.000    65.309    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_7_n_0
    SLICE_X35Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.423 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.009    65.432    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_4_n_0
    SLICE_X35Y125        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.589 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_3/CO[1]
                         net (fo=36, routed)          0.818    66.407    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[9]
    SLICE_X33Y122        LUT3 (Prop_lut3_I0_O)        0.329    66.736 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[8]_i_44/O
                         net (fo=1, routed)           0.000    66.736    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[8]_i_44_n_0
    SLICE_X33Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.286 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_37/CO[3]
                         net (fo=1, routed)           0.000    67.286    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_37_n_0
    SLICE_X33Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.400 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_32/CO[3]
                         net (fo=1, routed)           0.000    67.400    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_32_n_0
    SLICE_X33Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.514 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_27/CO[3]
                         net (fo=1, routed)           0.009    67.523    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_27_n_0
    SLICE_X33Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.637 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_22/CO[3]
                         net (fo=1, routed)           0.000    67.637    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_22_n_0
    SLICE_X33Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.751 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.751    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_17_n_0
    SLICE_X33Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.865 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    67.865    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_12_n_0
    SLICE_X33Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.979 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_7/CO[3]
                         net (fo=1, routed)           0.000    67.979    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_7_n_0
    SLICE_X33Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.093 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    68.093    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_4_n_0
    SLICE_X33Y130        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.250 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_3/CO[1]
                         net (fo=36, routed)          0.788    69.037    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[8]
    SLICE_X35Y127        LUT3 (Prop_lut3_I0_O)        0.329    69.366 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[7]_i_44/O
                         net (fo=1, routed)           0.000    69.366    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[7]_i_44_n_0
    SLICE_X35Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.916 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_37/CO[3]
                         net (fo=1, routed)           0.000    69.916    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_37_n_0
    SLICE_X35Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.030 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.030    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_32_n_0
    SLICE_X35Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.144 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_27/CO[3]
                         net (fo=1, routed)           0.000    70.144    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_27_n_0
    SLICE_X35Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.258 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000    70.258    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_22_n_0
    SLICE_X35Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.372 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.372    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_17_n_0
    SLICE_X35Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.486 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    70.486    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_12_n_0
    SLICE_X35Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.600 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    70.600    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_7_n_0
    SLICE_X35Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.714 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    70.714    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_4_n_0
    SLICE_X35Y135        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.871 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_3/CO[1]
                         net (fo=36, routed)          0.768    71.639    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[7]
    SLICE_X34Y132        LUT3 (Prop_lut3_I0_O)        0.329    71.968 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[6]_i_44/O
                         net (fo=1, routed)           0.000    71.968    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[6]_i_44_n_0
    SLICE_X34Y132        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    72.501 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_37/CO[3]
                         net (fo=1, routed)           0.000    72.501    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_37_n_0
    SLICE_X34Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.618 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_32/CO[3]
                         net (fo=1, routed)           0.000    72.618    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_32_n_0
    SLICE_X34Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.735 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_27/CO[3]
                         net (fo=1, routed)           0.000    72.735    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_27_n_0
    SLICE_X34Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.852 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    72.852    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_22_n_0
    SLICE_X34Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.969 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_17/CO[3]
                         net (fo=1, routed)           0.000    72.969    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_17_n_0
    SLICE_X34Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.086 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.086    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_12_n_0
    SLICE_X34Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.203 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_7/CO[3]
                         net (fo=1, routed)           0.000    73.203    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_7_n_0
    SLICE_X34Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.320 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000    73.320    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_4_n_0
    SLICE_X34Y140        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.477 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_3/CO[1]
                         net (fo=36, routed)          0.778    74.255    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[6]
    SLICE_X32Y137        LUT3 (Prop_lut3_I0_O)        0.332    74.587 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[5]_i_44/O
                         net (fo=1, routed)           0.000    74.587    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[5]_i_44_n_0
    SLICE_X32Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    75.120 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_37/CO[3]
                         net (fo=1, routed)           0.000    75.120    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_37_n_0
    SLICE_X32Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.237 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_32/CO[3]
                         net (fo=1, routed)           0.000    75.237    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_32_n_0
    SLICE_X32Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.354 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_27/CO[3]
                         net (fo=1, routed)           0.000    75.354    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_27_n_0
    SLICE_X32Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.471 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_22/CO[3]
                         net (fo=1, routed)           0.000    75.471    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_22_n_0
    SLICE_X32Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.588 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_17/CO[3]
                         net (fo=1, routed)           0.000    75.588    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_17_n_0
    SLICE_X32Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.705 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.705    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_12_n_0
    SLICE_X32Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.822 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_7/CO[3]
                         net (fo=1, routed)           0.000    75.822    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_7_n_0
    SLICE_X32Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.939 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000    75.939    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_4_n_0
    SLICE_X32Y145        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.096 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_3/CO[1]
                         net (fo=36, routed)          0.785    76.881    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[5]
    SLICE_X33Y140        LUT3 (Prop_lut3_I0_O)        0.332    77.213 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[4]_i_44/O
                         net (fo=1, routed)           0.000    77.213    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[4]_i_44_n_0
    SLICE_X33Y140        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.763 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_37/CO[3]
                         net (fo=1, routed)           0.000    77.763    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_37_n_0
    SLICE_X33Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.877 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_32/CO[3]
                         net (fo=1, routed)           0.000    77.877    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_32_n_0
    SLICE_X33Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.991 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_27/CO[3]
                         net (fo=1, routed)           0.000    77.991    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_27_n_0
    SLICE_X33Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.105 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_22/CO[3]
                         net (fo=1, routed)           0.000    78.105    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_22_n_0
    SLICE_X33Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.219 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_17/CO[3]
                         net (fo=1, routed)           0.000    78.219    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_17_n_0
    SLICE_X33Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.333 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000    78.333    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_12_n_0
    SLICE_X33Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.447 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_7/CO[3]
                         net (fo=1, routed)           0.000    78.447    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_7_n_0
    SLICE_X33Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.561 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000    78.561    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_4_n_0
    SLICE_X33Y148        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.718 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_3/CO[1]
                         net (fo=36, routed)          0.863    79.581    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[4]
    SLICE_X35Y140        LUT3 (Prop_lut3_I0_O)        0.329    79.910 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[3]_i_44/O
                         net (fo=1, routed)           0.000    79.910    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[3]_i_44_n_0
    SLICE_X35Y140        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.460 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[3]_i_37/CO[3]
                         net (fo=1, routed)           0.000    80.460    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[3]_i_37_n_0
    SLICE_X35Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.574 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    80.574    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[3]_i_32_n_0
    SLICE_X35Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.688 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[3]_i_27/CO[3]
                         net (fo=1, routed)           0.000    80.688    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[3]_i_27_n_0
    SLICE_X35Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.802 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    80.802    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[3]_i_22_n_0
    SLICE_X35Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.916 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    80.916    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[3]_i_17_n_0
    SLICE_X35Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.030 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    81.030    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[3]_i_12_n_0
    SLICE_X35Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.144 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    81.144    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[3]_i_7_n_0
    SLICE_X35Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.258 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    81.258    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[3]_i_4_n_0
    SLICE_X35Y148        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.415 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[3]_i_3/CO[1]
                         net (fo=36, routed)          1.007    82.423    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[3]
    SLICE_X36Y140        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    83.223 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    83.223    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[2]_i_37_n_0
    SLICE_X36Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.340 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    83.340    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[2]_i_32_n_0
    SLICE_X36Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.457 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    83.457    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[2]_i_27_n_0
    SLICE_X36Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.574 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    83.574    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[2]_i_22_n_0
    SLICE_X36Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.691 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.691    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[2]_i_17_n_0
    SLICE_X36Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.808 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000    83.808    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[2]_i_12_n_0
    SLICE_X36Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.925 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    83.925    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[2]_i_7_n_0
    SLICE_X36Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.042 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000    84.042    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[2]_i_4_n_0
    SLICE_X36Y148        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.199 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[2]_i_3/CO[1]
                         net (fo=36, routed)          1.624    85.823    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[2]
    SLICE_X39Y104        LUT5 (Prop_lut5_I1_O)        0.332    86.155 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[2]_i_2/O
                         net (fo=1, routed)           0.149    86.304    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[2]_i_2_n_0
    SLICE_X39Y104        LUT6 (Prop_lut6_I0_O)        0.124    86.428 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[2]_i_1/O
                         net (fo=1, routed)           0.000    86.428    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/reg_data_out[2]
    SLICE_X39Y104        FDRE                                         r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        1.653    12.832    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y104        FDRE                                         r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C
                         clock pessimism              0.129    12.961    
                         clock uncertainty           -0.154    12.807    
    SLICE_X39Y104        FDRE (Setup_fdre_C_D)        0.031    12.838    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         12.838    
                         arrival time                         -86.428    
  -------------------------------------------------------------------
                         slack                                -73.590    

Slack (VIOLATED) :        -70.422ns  (required time - arrival time)
  Source:                 design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        80.317ns  (logic 53.739ns (66.909%)  route 26.578ns (33.091%))
  Logic Levels:           290  (CARRY4=261 LUT2=1 LUT3=26 LUT5=1 LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.815ns = ( 12.815 - 10.000 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        1.632     2.926    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y75         FDRE                                         r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y75         FDRE (Prop_fdre_C_Q)         0.456     3.382 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/slv_reg3_reg[0]/Q
                         net (fo=36, routed)          0.477     3.859    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0__1_0[0]
    SLICE_X34Y75         LUT2 (Prop_lut2_I0_O)        0.124     3.983 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[31]_i_74/O
                         net (fo=1, routed)           0.000     3.983    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[31]_i_74_n_0
    SLICE_X34Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.496 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_59/CO[3]
                         net (fo=1, routed)           0.000     4.496    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_59_n_0
    SLICE_X34Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.613 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_50/CO[3]
                         net (fo=1, routed)           0.000     4.613    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_50_n_0
    SLICE_X34Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.730 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_41/CO[3]
                         net (fo=1, routed)           0.000     4.730    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_41_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.847 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_32/CO[3]
                         net (fo=1, routed)           0.000     4.847    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_32_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.964 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     4.964    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_23_n_0
    SLICE_X34Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.081 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.081    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_14_n_0
    SLICE_X34Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.198 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.198    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_5_n_0
    SLICE_X34Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.315 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.315    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_4_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.569 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_3/CO[0]
                         net (fo=36, routed)          0.959     6.527    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[31]
    SLICE_X37Y73         LUT3 (Prop_lut3_I0_O)        0.367     6.894 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[30]_i_44/O
                         net (fo=1, routed)           0.000     6.894    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[30]_i_44_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.444 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.444    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_37_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.558 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_32/CO[3]
                         net (fo=1, routed)           0.009     7.567    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_32_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.681 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.681    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_27_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.795 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.795    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_22_n_0
    SLICE_X37Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.909 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.909    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_17_n_0
    SLICE_X37Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.023 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.023    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_12_n_0
    SLICE_X37Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.137 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.137    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_7_n_0
    SLICE_X37Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.251 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.251    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_4_n_0
    SLICE_X37Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.408 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_3/CO[1]
                         net (fo=36, routed)          0.768     9.177    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[30]
    SLICE_X38Y76         LUT3 (Prop_lut3_I0_O)        0.329     9.506 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[29]_i_44/O
                         net (fo=1, routed)           0.000     9.506    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[29]_i_44_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.039 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    10.039    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_37_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.156 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.156    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_32_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.273 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.273    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_27_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.390 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.390    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_22_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.507 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.507    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_17_n_0
    SLICE_X38Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.624 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.624    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_12_n_0
    SLICE_X38Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.741 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.741    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_7_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.858 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.858    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_4_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.015 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_3/CO[1]
                         net (fo=36, routed)          0.990    12.005    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[29]
    SLICE_X39Y77         LUT3 (Prop_lut3_I0_O)        0.332    12.337 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[28]_i_44/O
                         net (fo=1, routed)           0.000    12.337    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[28]_i_44_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.887 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_37/CO[3]
                         net (fo=1, routed)           0.000    12.887    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_37_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.001 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_32/CO[3]
                         net (fo=1, routed)           0.000    13.001    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_32_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.115 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.115    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_27_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.229 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.229    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_22_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.343 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_17/CO[3]
                         net (fo=1, routed)           0.000    13.343    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_17_n_0
    SLICE_X39Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.457 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.457    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_12_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.571 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.571    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_7_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.685 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.685    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_4_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.842 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_3/CO[1]
                         net (fo=36, routed)          0.974    14.816    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[28]
    SLICE_X40Y77         LUT3 (Prop_lut3_I0_O)        0.329    15.145 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[27]_i_44/O
                         net (fo=1, routed)           0.000    15.145    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[27]_i_44_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.695 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    15.695    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_37_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.809 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    15.809    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_32_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.923 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    15.923    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_27_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.037 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    16.037    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_22_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.151 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    16.151    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_17_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.265 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.265    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_12_n_0
    SLICE_X40Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.379 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.379    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_7_n_0
    SLICE_X40Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.493 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.493    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_4_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.650 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_3/CO[1]
                         net (fo=36, routed)          0.960    17.610    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[27]
    SLICE_X47Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    18.395 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    18.395    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_37_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.509 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.509    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_32_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.623 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    18.623    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_27_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.737 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_22/CO[3]
                         net (fo=1, routed)           0.000    18.737    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_22_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.851 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_17/CO[3]
                         net (fo=1, routed)           0.000    18.851    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_17_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.965 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_12/CO[3]
                         net (fo=1, routed)           0.000    18.965    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_12_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.079 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_7/CO[3]
                         net (fo=1, routed)           0.000    19.079    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_7_n_0
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.193 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_4/CO[3]
                         net (fo=1, routed)           0.000    19.193    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_4_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.350 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_3/CO[1]
                         net (fo=36, routed)          0.883    20.233    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[26]
    SLICE_X46Y80         LUT3 (Prop_lut3_I0_O)        0.329    20.562 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[25]_i_44/O
                         net (fo=1, routed)           0.000    20.562    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[25]_i_44_n_0
    SLICE_X46Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.095 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    21.095    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_37_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.212 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_32/CO[3]
                         net (fo=1, routed)           0.000    21.212    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_32_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.329 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_27/CO[3]
                         net (fo=1, routed)           0.000    21.329    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_27_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.446 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_22/CO[3]
                         net (fo=1, routed)           0.000    21.446    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_22_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.563 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_17/CO[3]
                         net (fo=1, routed)           0.000    21.563    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_17_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.680 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_12/CO[3]
                         net (fo=1, routed)           0.000    21.680    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_12_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.797 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_7/CO[3]
                         net (fo=1, routed)           0.000    21.797    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_7_n_0
    SLICE_X46Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.914 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_4/CO[3]
                         net (fo=1, routed)           0.000    21.914    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_4_n_0
    SLICE_X46Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.071 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_3/CO[1]
                         net (fo=36, routed)          1.052    23.123    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[25]
    SLICE_X45Y80         LUT3 (Prop_lut3_I0_O)        0.332    23.455 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[24]_i_44/O
                         net (fo=1, routed)           0.000    23.455    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[24]_i_44_n_0
    SLICE_X45Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.005 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.005    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_37_n_0
    SLICE_X45Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.119 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    24.119    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_32_n_0
    SLICE_X45Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.233 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    24.233    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_27_n_0
    SLICE_X45Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.347 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    24.347    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_22_n_0
    SLICE_X45Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.461 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.461    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_17_n_0
    SLICE_X45Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.575 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_12/CO[3]
                         net (fo=1, routed)           0.000    24.575    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_12_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.689 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_7/CO[3]
                         net (fo=1, routed)           0.000    24.689    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_7_n_0
    SLICE_X45Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.803 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_4/CO[3]
                         net (fo=1, routed)           0.000    24.803    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_4_n_0
    SLICE_X45Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.960 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_3/CO[1]
                         net (fo=36, routed)          1.110    26.069    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[24]
    SLICE_X44Y80         LUT3 (Prop_lut3_I0_O)        0.329    26.398 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[23]_i_44/O
                         net (fo=1, routed)           0.000    26.398    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[23]_i_44_n_0
    SLICE_X44Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.948 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_37/CO[3]
                         net (fo=1, routed)           0.000    26.948    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_37_n_0
    SLICE_X44Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.062 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.062    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_32_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.176 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.176    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_27_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.290 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.290    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_22_n_0
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.404 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_17/CO[3]
                         net (fo=1, routed)           0.000    27.404    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_17_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.518 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_12/CO[3]
                         net (fo=1, routed)           0.000    27.518    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_12_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.632 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_7/CO[3]
                         net (fo=1, routed)           0.000    27.632    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_7_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.746 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.746    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_4_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.903 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_3/CO[1]
                         net (fo=36, routed)          1.028    28.932    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[23]
    SLICE_X41Y80         LUT3 (Prop_lut3_I0_O)        0.329    29.261 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[22]_i_44/O
                         net (fo=1, routed)           0.000    29.261    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[22]_i_44_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.811 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_37/CO[3]
                         net (fo=1, routed)           0.000    29.811    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_37_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.925 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_32/CO[3]
                         net (fo=1, routed)           0.000    29.925    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_32_n_0
    SLICE_X41Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.039 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_27/CO[3]
                         net (fo=1, routed)           0.000    30.039    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_27_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.153 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_22/CO[3]
                         net (fo=1, routed)           0.000    30.153    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_22_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.267 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_17/CO[3]
                         net (fo=1, routed)           0.000    30.267    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_17_n_0
    SLICE_X41Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.381 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    30.381    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_12_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.495 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_7/CO[3]
                         net (fo=1, routed)           0.000    30.495    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_7_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.609 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_4/CO[3]
                         net (fo=1, routed)           0.000    30.609    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_4_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.766 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_3/CO[1]
                         net (fo=36, routed)          1.005    31.771    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[22]
    SLICE_X43Y78         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    32.556 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_37/CO[3]
                         net (fo=1, routed)           0.000    32.556    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_37_n_0
    SLICE_X43Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.670 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_32/CO[3]
                         net (fo=1, routed)           0.000    32.670    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_32_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.784 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_27/CO[3]
                         net (fo=1, routed)           0.000    32.784    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_27_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.898 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_22/CO[3]
                         net (fo=1, routed)           0.000    32.898    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_22_n_0
    SLICE_X43Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.012 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_17/CO[3]
                         net (fo=1, routed)           0.000    33.012    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_17_n_0
    SLICE_X43Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.126 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    33.126    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_12_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.240 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_7/CO[3]
                         net (fo=1, routed)           0.000    33.240    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_7_n_0
    SLICE_X43Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.354 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_4/CO[3]
                         net (fo=1, routed)           0.000    33.354    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_4_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.511 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_3/CO[1]
                         net (fo=36, routed)          0.926    34.437    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[21]
    SLICE_X42Y80         LUT3 (Prop_lut3_I0_O)        0.329    34.766 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[20]_i_44/O
                         net (fo=1, routed)           0.000    34.766    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[20]_i_44_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.299 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    35.299    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_37_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.416 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    35.416    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_32_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.533 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    35.533    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_27_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.650 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_22/CO[3]
                         net (fo=1, routed)           0.000    35.650    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_22_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.767 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_17/CO[3]
                         net (fo=1, routed)           0.000    35.767    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_17_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.884 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_12/CO[3]
                         net (fo=1, routed)           0.000    35.884    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_12_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.001 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_7/CO[3]
                         net (fo=1, routed)           0.000    36.001    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_7_n_0
    SLICE_X42Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.118 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_4/CO[3]
                         net (fo=1, routed)           0.000    36.118    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_4_n_0
    SLICE_X42Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.275 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_3/CO[1]
                         net (fo=36, routed)          1.011    37.286    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[20]
    SLICE_X36Y79         LUT3 (Prop_lut3_I0_O)        0.332    37.618 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[19]_i_44/O
                         net (fo=1, routed)           0.000    37.618    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[19]_i_44_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.151 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    38.151    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_37_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.268 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    38.268    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_32_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.385 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    38.385    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_27_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.502 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    38.502    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_22_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.619 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_17/CO[3]
                         net (fo=1, routed)           0.000    38.619    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_17_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.736 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_12/CO[3]
                         net (fo=1, routed)           0.000    38.736    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_12_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.853 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_7/CO[3]
                         net (fo=1, routed)           0.000    38.853    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_7_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.970 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000    38.970    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_4_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.127 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_3/CO[1]
                         net (fo=36, routed)          1.185    40.312    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[19]
    SLICE_X35Y78         LUT3 (Prop_lut3_I0_O)        0.332    40.644 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[18]_i_44/O
                         net (fo=1, routed)           0.000    40.644    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[18]_i_44_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.194 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_37/CO[3]
                         net (fo=1, routed)           0.000    41.194    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_37_n_0
    SLICE_X35Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.308 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_32/CO[3]
                         net (fo=1, routed)           0.000    41.308    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_32_n_0
    SLICE_X35Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.422 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_27/CO[3]
                         net (fo=1, routed)           0.000    41.422    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_27_n_0
    SLICE_X35Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.536 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_22/CO[3]
                         net (fo=1, routed)           0.000    41.536    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_22_n_0
    SLICE_X35Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.650 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_17/CO[3]
                         net (fo=1, routed)           0.000    41.650    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_17_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.764 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_12/CO[3]
                         net (fo=1, routed)           0.000    41.764    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_12_n_0
    SLICE_X35Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.878 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_7/CO[3]
                         net (fo=1, routed)           0.000    41.878    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_7_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.992 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_4/CO[3]
                         net (fo=1, routed)           0.000    41.992    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_4_n_0
    SLICE_X35Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.149 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_3/CO[1]
                         net (fo=36, routed)          1.021    43.170    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[18]
    SLICE_X33Y81         LUT3 (Prop_lut3_I0_O)        0.329    43.499 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[17]_i_43/O
                         net (fo=1, routed)           0.000    43.499    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[17]_i_43_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    43.897 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_37/CO[3]
                         net (fo=1, routed)           0.000    43.897    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_37_n_0
    SLICE_X33Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.011 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_32/CO[3]
                         net (fo=1, routed)           0.000    44.011    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_32_n_0
    SLICE_X33Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.125 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_27/CO[3]
                         net (fo=1, routed)           0.000    44.125    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_27_n_0
    SLICE_X33Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.239 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_22/CO[3]
                         net (fo=1, routed)           0.000    44.239    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_22_n_0
    SLICE_X33Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.353 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_17/CO[3]
                         net (fo=1, routed)           0.000    44.353    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_17_n_0
    SLICE_X33Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.467 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    44.467    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_12_n_0
    SLICE_X33Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.581 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_7/CO[3]
                         net (fo=1, routed)           0.000    44.581    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_7_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.695 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_4/CO[3]
                         net (fo=1, routed)           0.000    44.695    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_4_n_0
    SLICE_X33Y89         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.852 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_3/CO[1]
                         net (fo=36, routed)          0.751    45.602    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[17]
    SLICE_X34Y86         LUT3 (Prop_lut3_I0_O)        0.329    45.931 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[16]_i_44/O
                         net (fo=1, routed)           0.000    45.931    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[16]_i_44_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.464 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    46.464    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_37_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.581 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_32/CO[3]
                         net (fo=1, routed)           0.000    46.581    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_32_n_0
    SLICE_X34Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.698 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_27/CO[3]
                         net (fo=1, routed)           0.000    46.698    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_27_n_0
    SLICE_X34Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.815 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_22/CO[3]
                         net (fo=1, routed)           0.000    46.815    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_22_n_0
    SLICE_X34Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.932 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_17/CO[3]
                         net (fo=1, routed)           0.000    46.932    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_17_n_0
    SLICE_X34Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.049 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_12/CO[3]
                         net (fo=1, routed)           0.000    47.049    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_12_n_0
    SLICE_X34Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.166 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_7/CO[3]
                         net (fo=1, routed)           0.000    47.166    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_7_n_0
    SLICE_X34Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.283 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_4/CO[3]
                         net (fo=1, routed)           0.000    47.283    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_4_n_0
    SLICE_X34Y94         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.440 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_3/CO[1]
                         net (fo=36, routed)          0.637    48.078    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[16]
    SLICE_X35Y92         LUT3 (Prop_lut3_I0_O)        0.332    48.410 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[15]_i_44/O
                         net (fo=1, routed)           0.000    48.410    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[15]_i_44_n_0
    SLICE_X35Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.960 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.960    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_37_n_0
    SLICE_X35Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.074 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    49.074    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_32_n_0
    SLICE_X35Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.188 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    49.188    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_27_n_0
    SLICE_X35Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.302 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000    49.302    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_22_n_0
    SLICE_X35Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.416 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_17/CO[3]
                         net (fo=1, routed)           0.000    49.416    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_17_n_0
    SLICE_X35Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.530 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_12/CO[3]
                         net (fo=1, routed)           0.000    49.530    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_12_n_0
    SLICE_X35Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.644 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    49.644    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_7_n_0
    SLICE_X35Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.758 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.001    49.758    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_4_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.915 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_3/CO[1]
                         net (fo=36, routed)          0.739    50.654    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[15]
    SLICE_X34Y98         LUT3 (Prop_lut3_I0_O)        0.329    50.983 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[14]_i_44/O
                         net (fo=1, routed)           0.000    50.983    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[14]_i_44_n_0
    SLICE_X34Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.516 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    51.516    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_37_n_0
    SLICE_X34Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.633 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_32/CO[3]
                         net (fo=1, routed)           0.001    51.634    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_32_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.751 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    51.751    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_27_n_0
    SLICE_X34Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.868 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_22/CO[3]
                         net (fo=1, routed)           0.000    51.868    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_22_n_0
    SLICE_X34Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.985 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_17/CO[3]
                         net (fo=1, routed)           0.000    51.985    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_17_n_0
    SLICE_X34Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.102 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    52.102    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_12_n_0
    SLICE_X34Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.219 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_7/CO[3]
                         net (fo=1, routed)           0.000    52.219    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_7_n_0
    SLICE_X34Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.336 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000    52.336    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_4_n_0
    SLICE_X34Y106        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.493 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_3/CO[1]
                         net (fo=36, routed)          0.773    53.266    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[14]
    SLICE_X33Y103        LUT3 (Prop_lut3_I0_O)        0.332    53.598 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[13]_i_44/O
                         net (fo=1, routed)           0.000    53.598    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[13]_i_44_n_0
    SLICE_X33Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.148 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_37/CO[3]
                         net (fo=1, routed)           0.000    54.148    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_37_n_0
    SLICE_X33Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.262 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_32/CO[3]
                         net (fo=1, routed)           0.000    54.262    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_32_n_0
    SLICE_X33Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.376 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_27/CO[3]
                         net (fo=1, routed)           0.000    54.376    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_27_n_0
    SLICE_X33Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.490 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    54.490    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_22_n_0
    SLICE_X33Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.604 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_17/CO[3]
                         net (fo=1, routed)           0.000    54.604    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_17_n_0
    SLICE_X33Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.718 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.718    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_12_n_0
    SLICE_X33Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.832 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_7/CO[3]
                         net (fo=1, routed)           0.000    54.832    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_7_n_0
    SLICE_X33Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.946 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    54.946    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_4_n_0
    SLICE_X33Y111        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.103 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_3/CO[1]
                         net (fo=36, routed)          0.758    55.861    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[13]
    SLICE_X32Y108        LUT3 (Prop_lut3_I0_O)        0.329    56.190 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[12]_i_44/O
                         net (fo=1, routed)           0.000    56.190    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[12]_i_44_n_0
    SLICE_X32Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.723 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    56.723    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_37_n_0
    SLICE_X32Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.840 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_32/CO[3]
                         net (fo=1, routed)           0.000    56.840    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_32_n_0
    SLICE_X32Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.957 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    56.957    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_27_n_0
    SLICE_X32Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.074 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    57.074    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_22_n_0
    SLICE_X32Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.191 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    57.191    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_17_n_0
    SLICE_X32Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.308 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_12/CO[3]
                         net (fo=1, routed)           0.000    57.308    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_12_n_0
    SLICE_X32Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.425 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_7/CO[3]
                         net (fo=1, routed)           0.000    57.425    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_7_n_0
    SLICE_X32Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.542 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000    57.542    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_4_n_0
    SLICE_X32Y116        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.699 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_3/CO[1]
                         net (fo=36, routed)          0.747    58.446    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[12]
    SLICE_X33Y113        LUT3 (Prop_lut3_I0_O)        0.332    58.778 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[11]_i_44/O
                         net (fo=1, routed)           0.000    58.778    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[11]_i_44_n_0
    SLICE_X33Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.328 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_37/CO[3]
                         net (fo=1, routed)           0.000    59.328    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_37_n_0
    SLICE_X33Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.442 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    59.442    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_32_n_0
    SLICE_X33Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.556 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    59.556    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_27_n_0
    SLICE_X33Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.670 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_22/CO[3]
                         net (fo=1, routed)           0.000    59.670    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_22_n_0
    SLICE_X33Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.784 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    59.784    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_17_n_0
    SLICE_X33Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.898 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    59.898    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_12_n_0
    SLICE_X33Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.012 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000    60.012    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_7_n_0
    SLICE_X33Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.126 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    60.126    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_4_n_0
    SLICE_X33Y121        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.283 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_3/CO[1]
                         net (fo=36, routed)          0.861    61.145    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[11]
    SLICE_X34Y116        LUT3 (Prop_lut3_I0_O)        0.329    61.474 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[10]_i_44/O
                         net (fo=1, routed)           0.000    61.474    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[10]_i_44_n_0
    SLICE_X34Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.007 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.007    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_37_n_0
    SLICE_X34Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.124 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.124    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_32_n_0
    SLICE_X34Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.241 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.241    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_27_n_0
    SLICE_X34Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.358 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_22/CO[3]
                         net (fo=1, routed)           0.000    62.358    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_22_n_0
    SLICE_X34Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.475 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    62.475    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_17_n_0
    SLICE_X34Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.592 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.592    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_12_n_0
    SLICE_X34Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.709 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000    62.709    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_7_n_0
    SLICE_X34Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.826 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.000    62.826    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_4_n_0
    SLICE_X34Y124        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.983 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_3/CO[1]
                         net (fo=36, routed)          0.760    63.743    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[10]
    SLICE_X35Y117        LUT3 (Prop_lut3_I0_O)        0.332    64.075 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[9]_i_44/O
                         net (fo=1, routed)           0.000    64.075    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[9]_i_44_n_0
    SLICE_X35Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.625 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_37/CO[3]
                         net (fo=1, routed)           0.000    64.625    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_37_n_0
    SLICE_X35Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.739 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_32/CO[3]
                         net (fo=1, routed)           0.000    64.739    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_32_n_0
    SLICE_X35Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.853 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_27/CO[3]
                         net (fo=1, routed)           0.000    64.853    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_27_n_0
    SLICE_X35Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.967 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_22/CO[3]
                         net (fo=1, routed)           0.000    64.967    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_22_n_0
    SLICE_X35Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.081 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_17/CO[3]
                         net (fo=1, routed)           0.000    65.081    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_17_n_0
    SLICE_X35Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.195 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.195    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_12_n_0
    SLICE_X35Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.309 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_7/CO[3]
                         net (fo=1, routed)           0.000    65.309    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_7_n_0
    SLICE_X35Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.423 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.009    65.432    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_4_n_0
    SLICE_X35Y125        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.589 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_3/CO[1]
                         net (fo=36, routed)          0.818    66.407    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[9]
    SLICE_X33Y122        LUT3 (Prop_lut3_I0_O)        0.329    66.736 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[8]_i_44/O
                         net (fo=1, routed)           0.000    66.736    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[8]_i_44_n_0
    SLICE_X33Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.286 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_37/CO[3]
                         net (fo=1, routed)           0.000    67.286    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_37_n_0
    SLICE_X33Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.400 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_32/CO[3]
                         net (fo=1, routed)           0.000    67.400    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_32_n_0
    SLICE_X33Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.514 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_27/CO[3]
                         net (fo=1, routed)           0.009    67.523    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_27_n_0
    SLICE_X33Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.637 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_22/CO[3]
                         net (fo=1, routed)           0.000    67.637    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_22_n_0
    SLICE_X33Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.751 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.751    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_17_n_0
    SLICE_X33Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.865 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    67.865    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_12_n_0
    SLICE_X33Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.979 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_7/CO[3]
                         net (fo=1, routed)           0.000    67.979    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_7_n_0
    SLICE_X33Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.093 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    68.093    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_4_n_0
    SLICE_X33Y130        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.250 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_3/CO[1]
                         net (fo=36, routed)          0.788    69.037    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[8]
    SLICE_X35Y127        LUT3 (Prop_lut3_I0_O)        0.329    69.366 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[7]_i_44/O
                         net (fo=1, routed)           0.000    69.366    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[7]_i_44_n_0
    SLICE_X35Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.916 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_37/CO[3]
                         net (fo=1, routed)           0.000    69.916    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_37_n_0
    SLICE_X35Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.030 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.030    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_32_n_0
    SLICE_X35Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.144 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_27/CO[3]
                         net (fo=1, routed)           0.000    70.144    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_27_n_0
    SLICE_X35Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.258 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000    70.258    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_22_n_0
    SLICE_X35Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.372 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.372    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_17_n_0
    SLICE_X35Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.486 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    70.486    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_12_n_0
    SLICE_X35Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.600 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    70.600    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_7_n_0
    SLICE_X35Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.714 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    70.714    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_4_n_0
    SLICE_X35Y135        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.871 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_3/CO[1]
                         net (fo=36, routed)          0.768    71.639    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[7]
    SLICE_X34Y132        LUT3 (Prop_lut3_I0_O)        0.329    71.968 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[6]_i_44/O
                         net (fo=1, routed)           0.000    71.968    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[6]_i_44_n_0
    SLICE_X34Y132        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    72.501 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_37/CO[3]
                         net (fo=1, routed)           0.000    72.501    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_37_n_0
    SLICE_X34Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.618 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_32/CO[3]
                         net (fo=1, routed)           0.000    72.618    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_32_n_0
    SLICE_X34Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.735 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_27/CO[3]
                         net (fo=1, routed)           0.000    72.735    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_27_n_0
    SLICE_X34Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.852 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    72.852    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_22_n_0
    SLICE_X34Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.969 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_17/CO[3]
                         net (fo=1, routed)           0.000    72.969    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_17_n_0
    SLICE_X34Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.086 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.086    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_12_n_0
    SLICE_X34Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.203 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_7/CO[3]
                         net (fo=1, routed)           0.000    73.203    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_7_n_0
    SLICE_X34Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.320 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000    73.320    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_4_n_0
    SLICE_X34Y140        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.477 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_3/CO[1]
                         net (fo=36, routed)          0.778    74.255    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[6]
    SLICE_X32Y137        LUT3 (Prop_lut3_I0_O)        0.332    74.587 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[5]_i_44/O
                         net (fo=1, routed)           0.000    74.587    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[5]_i_44_n_0
    SLICE_X32Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    75.120 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_37/CO[3]
                         net (fo=1, routed)           0.000    75.120    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_37_n_0
    SLICE_X32Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.237 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_32/CO[3]
                         net (fo=1, routed)           0.000    75.237    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_32_n_0
    SLICE_X32Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.354 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_27/CO[3]
                         net (fo=1, routed)           0.000    75.354    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_27_n_0
    SLICE_X32Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.471 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_22/CO[3]
                         net (fo=1, routed)           0.000    75.471    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_22_n_0
    SLICE_X32Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.588 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_17/CO[3]
                         net (fo=1, routed)           0.000    75.588    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_17_n_0
    SLICE_X32Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.705 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.705    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_12_n_0
    SLICE_X32Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.822 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_7/CO[3]
                         net (fo=1, routed)           0.000    75.822    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_7_n_0
    SLICE_X32Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.939 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000    75.939    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_4_n_0
    SLICE_X32Y145        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.096 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_3/CO[1]
                         net (fo=36, routed)          0.785    76.881    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[5]
    SLICE_X33Y140        LUT3 (Prop_lut3_I0_O)        0.332    77.213 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[4]_i_44/O
                         net (fo=1, routed)           0.000    77.213    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[4]_i_44_n_0
    SLICE_X33Y140        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.763 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_37/CO[3]
                         net (fo=1, routed)           0.000    77.763    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_37_n_0
    SLICE_X33Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.877 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_32/CO[3]
                         net (fo=1, routed)           0.000    77.877    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_32_n_0
    SLICE_X33Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.991 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_27/CO[3]
                         net (fo=1, routed)           0.000    77.991    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_27_n_0
    SLICE_X33Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.105 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_22/CO[3]
                         net (fo=1, routed)           0.000    78.105    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_22_n_0
    SLICE_X33Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.219 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_17/CO[3]
                         net (fo=1, routed)           0.000    78.219    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_17_n_0
    SLICE_X33Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.333 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000    78.333    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_12_n_0
    SLICE_X33Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.447 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_7/CO[3]
                         net (fo=1, routed)           0.000    78.447    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_7_n_0
    SLICE_X33Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.561 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000    78.561    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_4_n_0
    SLICE_X33Y148        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.718 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_3/CO[1]
                         net (fo=36, routed)          0.863    79.581    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[4]
    SLICE_X35Y140        LUT3 (Prop_lut3_I0_O)        0.329    79.910 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[3]_i_44/O
                         net (fo=1, routed)           0.000    79.910    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[3]_i_44_n_0
    SLICE_X35Y140        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.460 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[3]_i_37/CO[3]
                         net (fo=1, routed)           0.000    80.460    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[3]_i_37_n_0
    SLICE_X35Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.574 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    80.574    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[3]_i_32_n_0
    SLICE_X35Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.688 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[3]_i_27/CO[3]
                         net (fo=1, routed)           0.000    80.688    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[3]_i_27_n_0
    SLICE_X35Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.802 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    80.802    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[3]_i_22_n_0
    SLICE_X35Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.916 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    80.916    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[3]_i_17_n_0
    SLICE_X35Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.030 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    81.030    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[3]_i_12_n_0
    SLICE_X35Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.144 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    81.144    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[3]_i_7_n_0
    SLICE_X35Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.258 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    81.258    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[3]_i_4_n_0
    SLICE_X35Y148        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.415 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[3]_i_3/CO[1]
                         net (fo=36, routed)          1.223    82.638    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[3]
    SLICE_X39Y125        LUT5 (Prop_lut5_I1_O)        0.329    82.967 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[3]_i_2/O
                         net (fo=1, routed)           0.151    83.119    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[3]_i_2_n_0
    SLICE_X39Y125        LUT6 (Prop_lut6_I0_O)        0.124    83.243 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[3]_i_1/O
                         net (fo=1, routed)           0.000    83.243    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/reg_data_out[3]
    SLICE_X39Y125        FDRE                                         r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        1.636    12.815    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y125        FDRE                                         r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
                         clock pessimism              0.129    12.944    
                         clock uncertainty           -0.154    12.790    
    SLICE_X39Y125        FDRE (Setup_fdre_C_D)        0.031    12.821    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         12.821    
                         arrival time                         -83.243    
  -------------------------------------------------------------------
                         slack                                -70.422    

Slack (VIOLATED) :        -68.409ns  (required time - arrival time)
  Source:                 design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        78.321ns  (logic 51.905ns (66.272%)  route 26.416ns (33.728%))
  Logic Levels:           280  (CARRY4=252 LUT2=1 LUT3=25 LUT5=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 12.832 - 10.000 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        1.632     2.926    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y75         FDRE                                         r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y75         FDRE (Prop_fdre_C_Q)         0.456     3.382 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/slv_reg3_reg[0]/Q
                         net (fo=36, routed)          0.477     3.859    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0__1_0[0]
    SLICE_X34Y75         LUT2 (Prop_lut2_I0_O)        0.124     3.983 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[31]_i_74/O
                         net (fo=1, routed)           0.000     3.983    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[31]_i_74_n_0
    SLICE_X34Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.496 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_59/CO[3]
                         net (fo=1, routed)           0.000     4.496    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_59_n_0
    SLICE_X34Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.613 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_50/CO[3]
                         net (fo=1, routed)           0.000     4.613    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_50_n_0
    SLICE_X34Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.730 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_41/CO[3]
                         net (fo=1, routed)           0.000     4.730    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_41_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.847 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_32/CO[3]
                         net (fo=1, routed)           0.000     4.847    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_32_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.964 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     4.964    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_23_n_0
    SLICE_X34Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.081 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.081    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_14_n_0
    SLICE_X34Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.198 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.198    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_5_n_0
    SLICE_X34Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.315 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.315    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_4_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.569 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_3/CO[0]
                         net (fo=36, routed)          0.959     6.527    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[31]
    SLICE_X37Y73         LUT3 (Prop_lut3_I0_O)        0.367     6.894 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[30]_i_44/O
                         net (fo=1, routed)           0.000     6.894    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[30]_i_44_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.444 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.444    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_37_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.558 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_32/CO[3]
                         net (fo=1, routed)           0.009     7.567    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_32_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.681 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.681    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_27_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.795 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.795    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_22_n_0
    SLICE_X37Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.909 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.909    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_17_n_0
    SLICE_X37Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.023 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.023    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_12_n_0
    SLICE_X37Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.137 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.137    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_7_n_0
    SLICE_X37Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.251 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.251    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_4_n_0
    SLICE_X37Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.408 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_3/CO[1]
                         net (fo=36, routed)          0.768     9.177    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[30]
    SLICE_X38Y76         LUT3 (Prop_lut3_I0_O)        0.329     9.506 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[29]_i_44/O
                         net (fo=1, routed)           0.000     9.506    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[29]_i_44_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.039 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    10.039    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_37_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.156 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.156    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_32_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.273 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.273    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_27_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.390 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.390    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_22_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.507 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.507    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_17_n_0
    SLICE_X38Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.624 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.624    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_12_n_0
    SLICE_X38Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.741 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.741    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_7_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.858 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.858    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_4_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.015 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_3/CO[1]
                         net (fo=36, routed)          0.990    12.005    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[29]
    SLICE_X39Y77         LUT3 (Prop_lut3_I0_O)        0.332    12.337 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[28]_i_44/O
                         net (fo=1, routed)           0.000    12.337    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[28]_i_44_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.887 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_37/CO[3]
                         net (fo=1, routed)           0.000    12.887    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_37_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.001 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_32/CO[3]
                         net (fo=1, routed)           0.000    13.001    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_32_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.115 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.115    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_27_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.229 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.229    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_22_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.343 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_17/CO[3]
                         net (fo=1, routed)           0.000    13.343    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_17_n_0
    SLICE_X39Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.457 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.457    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_12_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.571 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.571    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_7_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.685 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.685    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_4_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.842 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_3/CO[1]
                         net (fo=36, routed)          0.974    14.816    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[28]
    SLICE_X40Y77         LUT3 (Prop_lut3_I0_O)        0.329    15.145 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[27]_i_44/O
                         net (fo=1, routed)           0.000    15.145    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[27]_i_44_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.695 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    15.695    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_37_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.809 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    15.809    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_32_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.923 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    15.923    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_27_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.037 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    16.037    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_22_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.151 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    16.151    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_17_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.265 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.265    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_12_n_0
    SLICE_X40Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.379 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.379    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_7_n_0
    SLICE_X40Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.493 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.493    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_4_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.650 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_3/CO[1]
                         net (fo=36, routed)          0.960    17.610    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[27]
    SLICE_X47Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    18.395 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    18.395    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_37_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.509 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.509    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_32_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.623 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    18.623    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_27_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.737 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_22/CO[3]
                         net (fo=1, routed)           0.000    18.737    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_22_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.851 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_17/CO[3]
                         net (fo=1, routed)           0.000    18.851    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_17_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.965 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_12/CO[3]
                         net (fo=1, routed)           0.000    18.965    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_12_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.079 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_7/CO[3]
                         net (fo=1, routed)           0.000    19.079    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_7_n_0
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.193 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_4/CO[3]
                         net (fo=1, routed)           0.000    19.193    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_4_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.350 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_3/CO[1]
                         net (fo=36, routed)          0.883    20.233    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[26]
    SLICE_X46Y80         LUT3 (Prop_lut3_I0_O)        0.329    20.562 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[25]_i_44/O
                         net (fo=1, routed)           0.000    20.562    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[25]_i_44_n_0
    SLICE_X46Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.095 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    21.095    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_37_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.212 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_32/CO[3]
                         net (fo=1, routed)           0.000    21.212    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_32_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.329 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_27/CO[3]
                         net (fo=1, routed)           0.000    21.329    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_27_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.446 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_22/CO[3]
                         net (fo=1, routed)           0.000    21.446    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_22_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.563 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_17/CO[3]
                         net (fo=1, routed)           0.000    21.563    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_17_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.680 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_12/CO[3]
                         net (fo=1, routed)           0.000    21.680    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_12_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.797 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_7/CO[3]
                         net (fo=1, routed)           0.000    21.797    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_7_n_0
    SLICE_X46Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.914 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_4/CO[3]
                         net (fo=1, routed)           0.000    21.914    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_4_n_0
    SLICE_X46Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.071 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_3/CO[1]
                         net (fo=36, routed)          1.052    23.123    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[25]
    SLICE_X45Y80         LUT3 (Prop_lut3_I0_O)        0.332    23.455 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[24]_i_44/O
                         net (fo=1, routed)           0.000    23.455    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[24]_i_44_n_0
    SLICE_X45Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.005 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.005    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_37_n_0
    SLICE_X45Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.119 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    24.119    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_32_n_0
    SLICE_X45Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.233 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    24.233    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_27_n_0
    SLICE_X45Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.347 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    24.347    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_22_n_0
    SLICE_X45Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.461 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.461    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_17_n_0
    SLICE_X45Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.575 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_12/CO[3]
                         net (fo=1, routed)           0.000    24.575    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_12_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.689 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_7/CO[3]
                         net (fo=1, routed)           0.000    24.689    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_7_n_0
    SLICE_X45Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.803 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_4/CO[3]
                         net (fo=1, routed)           0.000    24.803    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_4_n_0
    SLICE_X45Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.960 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_3/CO[1]
                         net (fo=36, routed)          1.110    26.069    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[24]
    SLICE_X44Y80         LUT3 (Prop_lut3_I0_O)        0.329    26.398 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[23]_i_44/O
                         net (fo=1, routed)           0.000    26.398    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[23]_i_44_n_0
    SLICE_X44Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.948 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_37/CO[3]
                         net (fo=1, routed)           0.000    26.948    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_37_n_0
    SLICE_X44Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.062 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.062    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_32_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.176 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.176    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_27_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.290 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.290    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_22_n_0
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.404 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_17/CO[3]
                         net (fo=1, routed)           0.000    27.404    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_17_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.518 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_12/CO[3]
                         net (fo=1, routed)           0.000    27.518    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_12_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.632 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_7/CO[3]
                         net (fo=1, routed)           0.000    27.632    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_7_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.746 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.746    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_4_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.903 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_3/CO[1]
                         net (fo=36, routed)          1.028    28.932    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[23]
    SLICE_X41Y80         LUT3 (Prop_lut3_I0_O)        0.329    29.261 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[22]_i_44/O
                         net (fo=1, routed)           0.000    29.261    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[22]_i_44_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.811 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_37/CO[3]
                         net (fo=1, routed)           0.000    29.811    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_37_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.925 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_32/CO[3]
                         net (fo=1, routed)           0.000    29.925    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_32_n_0
    SLICE_X41Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.039 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_27/CO[3]
                         net (fo=1, routed)           0.000    30.039    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_27_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.153 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_22/CO[3]
                         net (fo=1, routed)           0.000    30.153    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_22_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.267 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_17/CO[3]
                         net (fo=1, routed)           0.000    30.267    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_17_n_0
    SLICE_X41Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.381 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    30.381    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_12_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.495 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_7/CO[3]
                         net (fo=1, routed)           0.000    30.495    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_7_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.609 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_4/CO[3]
                         net (fo=1, routed)           0.000    30.609    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_4_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.766 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_3/CO[1]
                         net (fo=36, routed)          1.005    31.771    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[22]
    SLICE_X43Y78         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    32.556 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_37/CO[3]
                         net (fo=1, routed)           0.000    32.556    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_37_n_0
    SLICE_X43Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.670 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_32/CO[3]
                         net (fo=1, routed)           0.000    32.670    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_32_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.784 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_27/CO[3]
                         net (fo=1, routed)           0.000    32.784    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_27_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.898 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_22/CO[3]
                         net (fo=1, routed)           0.000    32.898    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_22_n_0
    SLICE_X43Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.012 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_17/CO[3]
                         net (fo=1, routed)           0.000    33.012    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_17_n_0
    SLICE_X43Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.126 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    33.126    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_12_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.240 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_7/CO[3]
                         net (fo=1, routed)           0.000    33.240    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_7_n_0
    SLICE_X43Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.354 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_4/CO[3]
                         net (fo=1, routed)           0.000    33.354    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_4_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.511 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_3/CO[1]
                         net (fo=36, routed)          0.926    34.437    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[21]
    SLICE_X42Y80         LUT3 (Prop_lut3_I0_O)        0.329    34.766 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[20]_i_44/O
                         net (fo=1, routed)           0.000    34.766    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[20]_i_44_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.299 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    35.299    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_37_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.416 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    35.416    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_32_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.533 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    35.533    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_27_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.650 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_22/CO[3]
                         net (fo=1, routed)           0.000    35.650    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_22_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.767 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_17/CO[3]
                         net (fo=1, routed)           0.000    35.767    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_17_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.884 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_12/CO[3]
                         net (fo=1, routed)           0.000    35.884    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_12_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.001 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_7/CO[3]
                         net (fo=1, routed)           0.000    36.001    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_7_n_0
    SLICE_X42Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.118 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_4/CO[3]
                         net (fo=1, routed)           0.000    36.118    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_4_n_0
    SLICE_X42Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.275 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_3/CO[1]
                         net (fo=36, routed)          1.011    37.286    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[20]
    SLICE_X36Y79         LUT3 (Prop_lut3_I0_O)        0.332    37.618 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[19]_i_44/O
                         net (fo=1, routed)           0.000    37.618    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[19]_i_44_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.151 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    38.151    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_37_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.268 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    38.268    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_32_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.385 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    38.385    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_27_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.502 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    38.502    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_22_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.619 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_17/CO[3]
                         net (fo=1, routed)           0.000    38.619    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_17_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.736 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_12/CO[3]
                         net (fo=1, routed)           0.000    38.736    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_12_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.853 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_7/CO[3]
                         net (fo=1, routed)           0.000    38.853    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_7_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.970 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000    38.970    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_4_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.127 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_3/CO[1]
                         net (fo=36, routed)          1.185    40.312    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[19]
    SLICE_X35Y78         LUT3 (Prop_lut3_I0_O)        0.332    40.644 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[18]_i_44/O
                         net (fo=1, routed)           0.000    40.644    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[18]_i_44_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.194 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_37/CO[3]
                         net (fo=1, routed)           0.000    41.194    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_37_n_0
    SLICE_X35Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.308 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_32/CO[3]
                         net (fo=1, routed)           0.000    41.308    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_32_n_0
    SLICE_X35Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.422 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_27/CO[3]
                         net (fo=1, routed)           0.000    41.422    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_27_n_0
    SLICE_X35Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.536 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_22/CO[3]
                         net (fo=1, routed)           0.000    41.536    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_22_n_0
    SLICE_X35Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.650 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_17/CO[3]
                         net (fo=1, routed)           0.000    41.650    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_17_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.764 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_12/CO[3]
                         net (fo=1, routed)           0.000    41.764    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_12_n_0
    SLICE_X35Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.878 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_7/CO[3]
                         net (fo=1, routed)           0.000    41.878    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_7_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.992 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_4/CO[3]
                         net (fo=1, routed)           0.000    41.992    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_4_n_0
    SLICE_X35Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.149 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_3/CO[1]
                         net (fo=36, routed)          1.021    43.170    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[18]
    SLICE_X33Y81         LUT3 (Prop_lut3_I0_O)        0.329    43.499 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[17]_i_43/O
                         net (fo=1, routed)           0.000    43.499    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[17]_i_43_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    43.897 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_37/CO[3]
                         net (fo=1, routed)           0.000    43.897    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_37_n_0
    SLICE_X33Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.011 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_32/CO[3]
                         net (fo=1, routed)           0.000    44.011    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_32_n_0
    SLICE_X33Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.125 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_27/CO[3]
                         net (fo=1, routed)           0.000    44.125    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_27_n_0
    SLICE_X33Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.239 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_22/CO[3]
                         net (fo=1, routed)           0.000    44.239    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_22_n_0
    SLICE_X33Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.353 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_17/CO[3]
                         net (fo=1, routed)           0.000    44.353    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_17_n_0
    SLICE_X33Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.467 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    44.467    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_12_n_0
    SLICE_X33Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.581 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_7/CO[3]
                         net (fo=1, routed)           0.000    44.581    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_7_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.695 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_4/CO[3]
                         net (fo=1, routed)           0.000    44.695    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_4_n_0
    SLICE_X33Y89         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.852 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_3/CO[1]
                         net (fo=36, routed)          0.751    45.602    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[17]
    SLICE_X34Y86         LUT3 (Prop_lut3_I0_O)        0.329    45.931 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[16]_i_44/O
                         net (fo=1, routed)           0.000    45.931    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[16]_i_44_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.464 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    46.464    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_37_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.581 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_32/CO[3]
                         net (fo=1, routed)           0.000    46.581    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_32_n_0
    SLICE_X34Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.698 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_27/CO[3]
                         net (fo=1, routed)           0.000    46.698    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_27_n_0
    SLICE_X34Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.815 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_22/CO[3]
                         net (fo=1, routed)           0.000    46.815    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_22_n_0
    SLICE_X34Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.932 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_17/CO[3]
                         net (fo=1, routed)           0.000    46.932    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_17_n_0
    SLICE_X34Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.049 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_12/CO[3]
                         net (fo=1, routed)           0.000    47.049    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_12_n_0
    SLICE_X34Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.166 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_7/CO[3]
                         net (fo=1, routed)           0.000    47.166    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_7_n_0
    SLICE_X34Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.283 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_4/CO[3]
                         net (fo=1, routed)           0.000    47.283    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_4_n_0
    SLICE_X34Y94         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.440 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_3/CO[1]
                         net (fo=36, routed)          0.637    48.078    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[16]
    SLICE_X35Y92         LUT3 (Prop_lut3_I0_O)        0.332    48.410 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[15]_i_44/O
                         net (fo=1, routed)           0.000    48.410    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[15]_i_44_n_0
    SLICE_X35Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.960 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.960    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_37_n_0
    SLICE_X35Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.074 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    49.074    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_32_n_0
    SLICE_X35Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.188 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    49.188    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_27_n_0
    SLICE_X35Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.302 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000    49.302    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_22_n_0
    SLICE_X35Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.416 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_17/CO[3]
                         net (fo=1, routed)           0.000    49.416    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_17_n_0
    SLICE_X35Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.530 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_12/CO[3]
                         net (fo=1, routed)           0.000    49.530    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_12_n_0
    SLICE_X35Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.644 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    49.644    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_7_n_0
    SLICE_X35Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.758 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.001    49.758    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_4_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.915 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_3/CO[1]
                         net (fo=36, routed)          0.739    50.654    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[15]
    SLICE_X34Y98         LUT3 (Prop_lut3_I0_O)        0.329    50.983 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[14]_i_44/O
                         net (fo=1, routed)           0.000    50.983    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[14]_i_44_n_0
    SLICE_X34Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.516 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    51.516    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_37_n_0
    SLICE_X34Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.633 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_32/CO[3]
                         net (fo=1, routed)           0.001    51.634    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_32_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.751 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    51.751    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_27_n_0
    SLICE_X34Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.868 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_22/CO[3]
                         net (fo=1, routed)           0.000    51.868    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_22_n_0
    SLICE_X34Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.985 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_17/CO[3]
                         net (fo=1, routed)           0.000    51.985    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_17_n_0
    SLICE_X34Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.102 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    52.102    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_12_n_0
    SLICE_X34Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.219 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_7/CO[3]
                         net (fo=1, routed)           0.000    52.219    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_7_n_0
    SLICE_X34Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.336 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000    52.336    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_4_n_0
    SLICE_X34Y106        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.493 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_3/CO[1]
                         net (fo=36, routed)          0.773    53.266    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[14]
    SLICE_X33Y103        LUT3 (Prop_lut3_I0_O)        0.332    53.598 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[13]_i_44/O
                         net (fo=1, routed)           0.000    53.598    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[13]_i_44_n_0
    SLICE_X33Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.148 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_37/CO[3]
                         net (fo=1, routed)           0.000    54.148    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_37_n_0
    SLICE_X33Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.262 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_32/CO[3]
                         net (fo=1, routed)           0.000    54.262    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_32_n_0
    SLICE_X33Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.376 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_27/CO[3]
                         net (fo=1, routed)           0.000    54.376    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_27_n_0
    SLICE_X33Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.490 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    54.490    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_22_n_0
    SLICE_X33Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.604 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_17/CO[3]
                         net (fo=1, routed)           0.000    54.604    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_17_n_0
    SLICE_X33Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.718 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.718    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_12_n_0
    SLICE_X33Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.832 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_7/CO[3]
                         net (fo=1, routed)           0.000    54.832    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_7_n_0
    SLICE_X33Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.946 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    54.946    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_4_n_0
    SLICE_X33Y111        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.103 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_3/CO[1]
                         net (fo=36, routed)          0.758    55.861    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[13]
    SLICE_X32Y108        LUT3 (Prop_lut3_I0_O)        0.329    56.190 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[12]_i_44/O
                         net (fo=1, routed)           0.000    56.190    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[12]_i_44_n_0
    SLICE_X32Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.723 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    56.723    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_37_n_0
    SLICE_X32Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.840 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_32/CO[3]
                         net (fo=1, routed)           0.000    56.840    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_32_n_0
    SLICE_X32Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.957 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    56.957    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_27_n_0
    SLICE_X32Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.074 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    57.074    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_22_n_0
    SLICE_X32Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.191 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    57.191    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_17_n_0
    SLICE_X32Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.308 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_12/CO[3]
                         net (fo=1, routed)           0.000    57.308    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_12_n_0
    SLICE_X32Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.425 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_7/CO[3]
                         net (fo=1, routed)           0.000    57.425    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_7_n_0
    SLICE_X32Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.542 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000    57.542    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_4_n_0
    SLICE_X32Y116        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.699 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_3/CO[1]
                         net (fo=36, routed)          0.747    58.446    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[12]
    SLICE_X33Y113        LUT3 (Prop_lut3_I0_O)        0.332    58.778 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[11]_i_44/O
                         net (fo=1, routed)           0.000    58.778    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[11]_i_44_n_0
    SLICE_X33Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.328 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_37/CO[3]
                         net (fo=1, routed)           0.000    59.328    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_37_n_0
    SLICE_X33Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.442 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    59.442    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_32_n_0
    SLICE_X33Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.556 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    59.556    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_27_n_0
    SLICE_X33Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.670 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_22/CO[3]
                         net (fo=1, routed)           0.000    59.670    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_22_n_0
    SLICE_X33Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.784 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    59.784    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_17_n_0
    SLICE_X33Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.898 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    59.898    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_12_n_0
    SLICE_X33Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.012 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000    60.012    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_7_n_0
    SLICE_X33Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.126 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    60.126    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_4_n_0
    SLICE_X33Y121        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.283 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_3/CO[1]
                         net (fo=36, routed)          0.861    61.145    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[11]
    SLICE_X34Y116        LUT3 (Prop_lut3_I0_O)        0.329    61.474 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[10]_i_44/O
                         net (fo=1, routed)           0.000    61.474    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[10]_i_44_n_0
    SLICE_X34Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.007 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.007    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_37_n_0
    SLICE_X34Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.124 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.124    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_32_n_0
    SLICE_X34Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.241 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.241    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_27_n_0
    SLICE_X34Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.358 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_22/CO[3]
                         net (fo=1, routed)           0.000    62.358    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_22_n_0
    SLICE_X34Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.475 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    62.475    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_17_n_0
    SLICE_X34Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.592 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.592    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_12_n_0
    SLICE_X34Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.709 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000    62.709    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_7_n_0
    SLICE_X34Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.826 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.000    62.826    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_4_n_0
    SLICE_X34Y124        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.983 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_3/CO[1]
                         net (fo=36, routed)          0.760    63.743    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[10]
    SLICE_X35Y117        LUT3 (Prop_lut3_I0_O)        0.332    64.075 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[9]_i_44/O
                         net (fo=1, routed)           0.000    64.075    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[9]_i_44_n_0
    SLICE_X35Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.625 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_37/CO[3]
                         net (fo=1, routed)           0.000    64.625    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_37_n_0
    SLICE_X35Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.739 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_32/CO[3]
                         net (fo=1, routed)           0.000    64.739    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_32_n_0
    SLICE_X35Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.853 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_27/CO[3]
                         net (fo=1, routed)           0.000    64.853    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_27_n_0
    SLICE_X35Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.967 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_22/CO[3]
                         net (fo=1, routed)           0.000    64.967    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_22_n_0
    SLICE_X35Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.081 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_17/CO[3]
                         net (fo=1, routed)           0.000    65.081    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_17_n_0
    SLICE_X35Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.195 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.195    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_12_n_0
    SLICE_X35Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.309 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_7/CO[3]
                         net (fo=1, routed)           0.000    65.309    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_7_n_0
    SLICE_X35Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.423 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.009    65.432    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_4_n_0
    SLICE_X35Y125        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.589 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_3/CO[1]
                         net (fo=36, routed)          0.818    66.407    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[9]
    SLICE_X33Y122        LUT3 (Prop_lut3_I0_O)        0.329    66.736 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[8]_i_44/O
                         net (fo=1, routed)           0.000    66.736    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[8]_i_44_n_0
    SLICE_X33Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.286 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_37/CO[3]
                         net (fo=1, routed)           0.000    67.286    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_37_n_0
    SLICE_X33Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.400 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_32/CO[3]
                         net (fo=1, routed)           0.000    67.400    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_32_n_0
    SLICE_X33Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.514 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_27/CO[3]
                         net (fo=1, routed)           0.009    67.523    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_27_n_0
    SLICE_X33Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.637 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_22/CO[3]
                         net (fo=1, routed)           0.000    67.637    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_22_n_0
    SLICE_X33Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.751 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.751    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_17_n_0
    SLICE_X33Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.865 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    67.865    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_12_n_0
    SLICE_X33Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.979 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_7/CO[3]
                         net (fo=1, routed)           0.000    67.979    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_7_n_0
    SLICE_X33Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.093 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    68.093    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_4_n_0
    SLICE_X33Y130        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.250 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_3/CO[1]
                         net (fo=36, routed)          0.788    69.037    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[8]
    SLICE_X35Y127        LUT3 (Prop_lut3_I0_O)        0.329    69.366 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[7]_i_44/O
                         net (fo=1, routed)           0.000    69.366    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[7]_i_44_n_0
    SLICE_X35Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.916 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_37/CO[3]
                         net (fo=1, routed)           0.000    69.916    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_37_n_0
    SLICE_X35Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.030 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.030    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_32_n_0
    SLICE_X35Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.144 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_27/CO[3]
                         net (fo=1, routed)           0.000    70.144    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_27_n_0
    SLICE_X35Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.258 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000    70.258    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_22_n_0
    SLICE_X35Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.372 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.372    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_17_n_0
    SLICE_X35Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.486 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    70.486    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_12_n_0
    SLICE_X35Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.600 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    70.600    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_7_n_0
    SLICE_X35Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.714 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    70.714    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_4_n_0
    SLICE_X35Y135        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.871 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_3/CO[1]
                         net (fo=36, routed)          0.768    71.639    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[7]
    SLICE_X34Y132        LUT3 (Prop_lut3_I0_O)        0.329    71.968 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[6]_i_44/O
                         net (fo=1, routed)           0.000    71.968    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[6]_i_44_n_0
    SLICE_X34Y132        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    72.501 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_37/CO[3]
                         net (fo=1, routed)           0.000    72.501    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_37_n_0
    SLICE_X34Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.618 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_32/CO[3]
                         net (fo=1, routed)           0.000    72.618    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_32_n_0
    SLICE_X34Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.735 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_27/CO[3]
                         net (fo=1, routed)           0.000    72.735    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_27_n_0
    SLICE_X34Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.852 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    72.852    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_22_n_0
    SLICE_X34Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.969 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_17/CO[3]
                         net (fo=1, routed)           0.000    72.969    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_17_n_0
    SLICE_X34Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.086 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.086    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_12_n_0
    SLICE_X34Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.203 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_7/CO[3]
                         net (fo=1, routed)           0.000    73.203    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_7_n_0
    SLICE_X34Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.320 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000    73.320    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_4_n_0
    SLICE_X34Y140        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.477 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_3/CO[1]
                         net (fo=36, routed)          0.778    74.255    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[6]
    SLICE_X32Y137        LUT3 (Prop_lut3_I0_O)        0.332    74.587 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[5]_i_44/O
                         net (fo=1, routed)           0.000    74.587    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[5]_i_44_n_0
    SLICE_X32Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    75.120 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_37/CO[3]
                         net (fo=1, routed)           0.000    75.120    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_37_n_0
    SLICE_X32Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.237 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_32/CO[3]
                         net (fo=1, routed)           0.000    75.237    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_32_n_0
    SLICE_X32Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.354 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_27/CO[3]
                         net (fo=1, routed)           0.000    75.354    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_27_n_0
    SLICE_X32Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.471 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_22/CO[3]
                         net (fo=1, routed)           0.000    75.471    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_22_n_0
    SLICE_X32Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.588 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_17/CO[3]
                         net (fo=1, routed)           0.000    75.588    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_17_n_0
    SLICE_X32Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.705 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.705    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_12_n_0
    SLICE_X32Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.822 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_7/CO[3]
                         net (fo=1, routed)           0.000    75.822    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_7_n_0
    SLICE_X32Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.939 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000    75.939    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_4_n_0
    SLICE_X32Y145        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.096 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_3/CO[1]
                         net (fo=36, routed)          0.785    76.881    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[5]
    SLICE_X33Y140        LUT3 (Prop_lut3_I0_O)        0.332    77.213 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[4]_i_44/O
                         net (fo=1, routed)           0.000    77.213    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[4]_i_44_n_0
    SLICE_X33Y140        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.763 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_37/CO[3]
                         net (fo=1, routed)           0.000    77.763    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_37_n_0
    SLICE_X33Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.877 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_32/CO[3]
                         net (fo=1, routed)           0.000    77.877    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_32_n_0
    SLICE_X33Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.991 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_27/CO[3]
                         net (fo=1, routed)           0.000    77.991    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_27_n_0
    SLICE_X33Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.105 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_22/CO[3]
                         net (fo=1, routed)           0.000    78.105    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_22_n_0
    SLICE_X33Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.219 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_17/CO[3]
                         net (fo=1, routed)           0.000    78.219    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_17_n_0
    SLICE_X33Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.333 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000    78.333    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_12_n_0
    SLICE_X33Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.447 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_7/CO[3]
                         net (fo=1, routed)           0.000    78.447    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_7_n_0
    SLICE_X33Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.561 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000    78.561    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_4_n_0
    SLICE_X33Y148        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.718 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_i_3/CO[1]
                         net (fo=36, routed)          1.649    80.368    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[4]
    SLICE_X38Y105        LUT5 (Prop_lut5_I1_O)        0.329    80.697 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[4]_i_2/O
                         net (fo=1, routed)           0.426    81.123    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[4]_i_2_n_0
    SLICE_X37Y103        LUT6 (Prop_lut6_I0_O)        0.124    81.247 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[4]_i_1/O
                         net (fo=1, routed)           0.000    81.247    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/reg_data_out[4]
    SLICE_X37Y103        FDRE                                         r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        1.653    12.832    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y103        FDRE                                         r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[4]/C
                         clock pessimism              0.129    12.961    
                         clock uncertainty           -0.154    12.807    
    SLICE_X37Y103        FDRE (Setup_fdre_C_D)        0.031    12.838    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                         12.838    
                         arrival time                         -81.247    
  -------------------------------------------------------------------
                         slack                                -68.409    

Slack (VIOLATED) :        -65.505ns  (required time - arrival time)
  Source:                 design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        75.417ns  (logic 50.071ns (66.392%)  route 25.346ns (33.608%))
  Logic Levels:           270  (CARRY4=243 LUT2=1 LUT3=24 LUT5=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 12.832 - 10.000 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        1.632     2.926    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y75         FDRE                                         r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y75         FDRE (Prop_fdre_C_Q)         0.456     3.382 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/slv_reg3_reg[0]/Q
                         net (fo=36, routed)          0.477     3.859    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0__1_0[0]
    SLICE_X34Y75         LUT2 (Prop_lut2_I0_O)        0.124     3.983 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[31]_i_74/O
                         net (fo=1, routed)           0.000     3.983    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[31]_i_74_n_0
    SLICE_X34Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.496 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_59/CO[3]
                         net (fo=1, routed)           0.000     4.496    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_59_n_0
    SLICE_X34Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.613 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_50/CO[3]
                         net (fo=1, routed)           0.000     4.613    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_50_n_0
    SLICE_X34Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.730 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_41/CO[3]
                         net (fo=1, routed)           0.000     4.730    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_41_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.847 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_32/CO[3]
                         net (fo=1, routed)           0.000     4.847    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_32_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.964 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     4.964    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_23_n_0
    SLICE_X34Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.081 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.081    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_14_n_0
    SLICE_X34Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.198 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.198    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_5_n_0
    SLICE_X34Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.315 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.315    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_4_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.569 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_3/CO[0]
                         net (fo=36, routed)          0.959     6.527    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[31]
    SLICE_X37Y73         LUT3 (Prop_lut3_I0_O)        0.367     6.894 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[30]_i_44/O
                         net (fo=1, routed)           0.000     6.894    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[30]_i_44_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.444 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.444    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_37_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.558 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_32/CO[3]
                         net (fo=1, routed)           0.009     7.567    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_32_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.681 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.681    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_27_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.795 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.795    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_22_n_0
    SLICE_X37Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.909 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.909    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_17_n_0
    SLICE_X37Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.023 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.023    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_12_n_0
    SLICE_X37Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.137 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.137    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_7_n_0
    SLICE_X37Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.251 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.251    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_4_n_0
    SLICE_X37Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.408 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_3/CO[1]
                         net (fo=36, routed)          0.768     9.177    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[30]
    SLICE_X38Y76         LUT3 (Prop_lut3_I0_O)        0.329     9.506 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[29]_i_44/O
                         net (fo=1, routed)           0.000     9.506    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[29]_i_44_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.039 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    10.039    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_37_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.156 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.156    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_32_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.273 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.273    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_27_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.390 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.390    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_22_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.507 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.507    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_17_n_0
    SLICE_X38Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.624 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.624    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_12_n_0
    SLICE_X38Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.741 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.741    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_7_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.858 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.858    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_4_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.015 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_3/CO[1]
                         net (fo=36, routed)          0.990    12.005    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[29]
    SLICE_X39Y77         LUT3 (Prop_lut3_I0_O)        0.332    12.337 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[28]_i_44/O
                         net (fo=1, routed)           0.000    12.337    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[28]_i_44_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.887 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_37/CO[3]
                         net (fo=1, routed)           0.000    12.887    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_37_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.001 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_32/CO[3]
                         net (fo=1, routed)           0.000    13.001    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_32_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.115 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.115    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_27_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.229 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.229    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_22_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.343 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_17/CO[3]
                         net (fo=1, routed)           0.000    13.343    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_17_n_0
    SLICE_X39Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.457 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.457    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_12_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.571 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.571    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_7_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.685 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.685    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_4_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.842 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_3/CO[1]
                         net (fo=36, routed)          0.974    14.816    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[28]
    SLICE_X40Y77         LUT3 (Prop_lut3_I0_O)        0.329    15.145 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[27]_i_44/O
                         net (fo=1, routed)           0.000    15.145    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[27]_i_44_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.695 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    15.695    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_37_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.809 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    15.809    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_32_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.923 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    15.923    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_27_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.037 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    16.037    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_22_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.151 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    16.151    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_17_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.265 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.265    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_12_n_0
    SLICE_X40Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.379 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.379    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_7_n_0
    SLICE_X40Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.493 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.493    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_4_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.650 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_3/CO[1]
                         net (fo=36, routed)          0.960    17.610    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[27]
    SLICE_X47Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    18.395 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    18.395    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_37_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.509 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.509    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_32_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.623 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    18.623    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_27_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.737 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_22/CO[3]
                         net (fo=1, routed)           0.000    18.737    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_22_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.851 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_17/CO[3]
                         net (fo=1, routed)           0.000    18.851    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_17_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.965 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_12/CO[3]
                         net (fo=1, routed)           0.000    18.965    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_12_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.079 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_7/CO[3]
                         net (fo=1, routed)           0.000    19.079    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_7_n_0
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.193 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_4/CO[3]
                         net (fo=1, routed)           0.000    19.193    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_4_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.350 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_3/CO[1]
                         net (fo=36, routed)          0.883    20.233    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[26]
    SLICE_X46Y80         LUT3 (Prop_lut3_I0_O)        0.329    20.562 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[25]_i_44/O
                         net (fo=1, routed)           0.000    20.562    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[25]_i_44_n_0
    SLICE_X46Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.095 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    21.095    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_37_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.212 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_32/CO[3]
                         net (fo=1, routed)           0.000    21.212    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_32_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.329 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_27/CO[3]
                         net (fo=1, routed)           0.000    21.329    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_27_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.446 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_22/CO[3]
                         net (fo=1, routed)           0.000    21.446    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_22_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.563 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_17/CO[3]
                         net (fo=1, routed)           0.000    21.563    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_17_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.680 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_12/CO[3]
                         net (fo=1, routed)           0.000    21.680    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_12_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.797 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_7/CO[3]
                         net (fo=1, routed)           0.000    21.797    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_7_n_0
    SLICE_X46Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.914 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_4/CO[3]
                         net (fo=1, routed)           0.000    21.914    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_4_n_0
    SLICE_X46Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.071 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_3/CO[1]
                         net (fo=36, routed)          1.052    23.123    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[25]
    SLICE_X45Y80         LUT3 (Prop_lut3_I0_O)        0.332    23.455 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[24]_i_44/O
                         net (fo=1, routed)           0.000    23.455    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[24]_i_44_n_0
    SLICE_X45Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.005 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.005    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_37_n_0
    SLICE_X45Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.119 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    24.119    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_32_n_0
    SLICE_X45Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.233 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    24.233    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_27_n_0
    SLICE_X45Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.347 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    24.347    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_22_n_0
    SLICE_X45Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.461 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.461    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_17_n_0
    SLICE_X45Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.575 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_12/CO[3]
                         net (fo=1, routed)           0.000    24.575    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_12_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.689 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_7/CO[3]
                         net (fo=1, routed)           0.000    24.689    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_7_n_0
    SLICE_X45Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.803 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_4/CO[3]
                         net (fo=1, routed)           0.000    24.803    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_4_n_0
    SLICE_X45Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.960 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_3/CO[1]
                         net (fo=36, routed)          1.110    26.069    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[24]
    SLICE_X44Y80         LUT3 (Prop_lut3_I0_O)        0.329    26.398 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[23]_i_44/O
                         net (fo=1, routed)           0.000    26.398    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[23]_i_44_n_0
    SLICE_X44Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.948 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_37/CO[3]
                         net (fo=1, routed)           0.000    26.948    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_37_n_0
    SLICE_X44Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.062 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.062    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_32_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.176 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.176    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_27_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.290 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.290    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_22_n_0
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.404 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_17/CO[3]
                         net (fo=1, routed)           0.000    27.404    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_17_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.518 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_12/CO[3]
                         net (fo=1, routed)           0.000    27.518    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_12_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.632 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_7/CO[3]
                         net (fo=1, routed)           0.000    27.632    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_7_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.746 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.746    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_4_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.903 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_3/CO[1]
                         net (fo=36, routed)          1.028    28.932    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[23]
    SLICE_X41Y80         LUT3 (Prop_lut3_I0_O)        0.329    29.261 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[22]_i_44/O
                         net (fo=1, routed)           0.000    29.261    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[22]_i_44_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.811 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_37/CO[3]
                         net (fo=1, routed)           0.000    29.811    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_37_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.925 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_32/CO[3]
                         net (fo=1, routed)           0.000    29.925    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_32_n_0
    SLICE_X41Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.039 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_27/CO[3]
                         net (fo=1, routed)           0.000    30.039    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_27_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.153 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_22/CO[3]
                         net (fo=1, routed)           0.000    30.153    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_22_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.267 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_17/CO[3]
                         net (fo=1, routed)           0.000    30.267    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_17_n_0
    SLICE_X41Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.381 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    30.381    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_12_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.495 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_7/CO[3]
                         net (fo=1, routed)           0.000    30.495    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_7_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.609 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_4/CO[3]
                         net (fo=1, routed)           0.000    30.609    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_4_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.766 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_3/CO[1]
                         net (fo=36, routed)          1.005    31.771    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[22]
    SLICE_X43Y78         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    32.556 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_37/CO[3]
                         net (fo=1, routed)           0.000    32.556    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_37_n_0
    SLICE_X43Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.670 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_32/CO[3]
                         net (fo=1, routed)           0.000    32.670    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_32_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.784 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_27/CO[3]
                         net (fo=1, routed)           0.000    32.784    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_27_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.898 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_22/CO[3]
                         net (fo=1, routed)           0.000    32.898    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_22_n_0
    SLICE_X43Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.012 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_17/CO[3]
                         net (fo=1, routed)           0.000    33.012    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_17_n_0
    SLICE_X43Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.126 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    33.126    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_12_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.240 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_7/CO[3]
                         net (fo=1, routed)           0.000    33.240    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_7_n_0
    SLICE_X43Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.354 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_4/CO[3]
                         net (fo=1, routed)           0.000    33.354    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_4_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.511 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_3/CO[1]
                         net (fo=36, routed)          0.926    34.437    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[21]
    SLICE_X42Y80         LUT3 (Prop_lut3_I0_O)        0.329    34.766 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[20]_i_44/O
                         net (fo=1, routed)           0.000    34.766    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[20]_i_44_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.299 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    35.299    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_37_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.416 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    35.416    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_32_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.533 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    35.533    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_27_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.650 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_22/CO[3]
                         net (fo=1, routed)           0.000    35.650    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_22_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.767 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_17/CO[3]
                         net (fo=1, routed)           0.000    35.767    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_17_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.884 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_12/CO[3]
                         net (fo=1, routed)           0.000    35.884    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_12_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.001 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_7/CO[3]
                         net (fo=1, routed)           0.000    36.001    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_7_n_0
    SLICE_X42Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.118 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_4/CO[3]
                         net (fo=1, routed)           0.000    36.118    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_4_n_0
    SLICE_X42Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.275 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_3/CO[1]
                         net (fo=36, routed)          1.011    37.286    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[20]
    SLICE_X36Y79         LUT3 (Prop_lut3_I0_O)        0.332    37.618 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[19]_i_44/O
                         net (fo=1, routed)           0.000    37.618    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[19]_i_44_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.151 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    38.151    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_37_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.268 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    38.268    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_32_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.385 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    38.385    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_27_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.502 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    38.502    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_22_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.619 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_17/CO[3]
                         net (fo=1, routed)           0.000    38.619    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_17_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.736 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_12/CO[3]
                         net (fo=1, routed)           0.000    38.736    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_12_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.853 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_7/CO[3]
                         net (fo=1, routed)           0.000    38.853    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_7_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.970 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000    38.970    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_4_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.127 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_3/CO[1]
                         net (fo=36, routed)          1.185    40.312    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[19]
    SLICE_X35Y78         LUT3 (Prop_lut3_I0_O)        0.332    40.644 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[18]_i_44/O
                         net (fo=1, routed)           0.000    40.644    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[18]_i_44_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.194 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_37/CO[3]
                         net (fo=1, routed)           0.000    41.194    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_37_n_0
    SLICE_X35Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.308 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_32/CO[3]
                         net (fo=1, routed)           0.000    41.308    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_32_n_0
    SLICE_X35Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.422 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_27/CO[3]
                         net (fo=1, routed)           0.000    41.422    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_27_n_0
    SLICE_X35Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.536 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_22/CO[3]
                         net (fo=1, routed)           0.000    41.536    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_22_n_0
    SLICE_X35Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.650 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_17/CO[3]
                         net (fo=1, routed)           0.000    41.650    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_17_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.764 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_12/CO[3]
                         net (fo=1, routed)           0.000    41.764    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_12_n_0
    SLICE_X35Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.878 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_7/CO[3]
                         net (fo=1, routed)           0.000    41.878    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_7_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.992 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_4/CO[3]
                         net (fo=1, routed)           0.000    41.992    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_4_n_0
    SLICE_X35Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.149 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_3/CO[1]
                         net (fo=36, routed)          1.021    43.170    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[18]
    SLICE_X33Y81         LUT3 (Prop_lut3_I0_O)        0.329    43.499 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[17]_i_43/O
                         net (fo=1, routed)           0.000    43.499    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[17]_i_43_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    43.897 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_37/CO[3]
                         net (fo=1, routed)           0.000    43.897    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_37_n_0
    SLICE_X33Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.011 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_32/CO[3]
                         net (fo=1, routed)           0.000    44.011    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_32_n_0
    SLICE_X33Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.125 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_27/CO[3]
                         net (fo=1, routed)           0.000    44.125    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_27_n_0
    SLICE_X33Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.239 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_22/CO[3]
                         net (fo=1, routed)           0.000    44.239    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_22_n_0
    SLICE_X33Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.353 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_17/CO[3]
                         net (fo=1, routed)           0.000    44.353    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_17_n_0
    SLICE_X33Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.467 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    44.467    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_12_n_0
    SLICE_X33Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.581 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_7/CO[3]
                         net (fo=1, routed)           0.000    44.581    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_7_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.695 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_4/CO[3]
                         net (fo=1, routed)           0.000    44.695    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_4_n_0
    SLICE_X33Y89         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.852 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_3/CO[1]
                         net (fo=36, routed)          0.751    45.602    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[17]
    SLICE_X34Y86         LUT3 (Prop_lut3_I0_O)        0.329    45.931 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[16]_i_44/O
                         net (fo=1, routed)           0.000    45.931    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[16]_i_44_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.464 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    46.464    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_37_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.581 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_32/CO[3]
                         net (fo=1, routed)           0.000    46.581    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_32_n_0
    SLICE_X34Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.698 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_27/CO[3]
                         net (fo=1, routed)           0.000    46.698    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_27_n_0
    SLICE_X34Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.815 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_22/CO[3]
                         net (fo=1, routed)           0.000    46.815    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_22_n_0
    SLICE_X34Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.932 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_17/CO[3]
                         net (fo=1, routed)           0.000    46.932    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_17_n_0
    SLICE_X34Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.049 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_12/CO[3]
                         net (fo=1, routed)           0.000    47.049    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_12_n_0
    SLICE_X34Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.166 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_7/CO[3]
                         net (fo=1, routed)           0.000    47.166    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_7_n_0
    SLICE_X34Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.283 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_4/CO[3]
                         net (fo=1, routed)           0.000    47.283    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_4_n_0
    SLICE_X34Y94         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.440 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_3/CO[1]
                         net (fo=36, routed)          0.637    48.078    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[16]
    SLICE_X35Y92         LUT3 (Prop_lut3_I0_O)        0.332    48.410 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[15]_i_44/O
                         net (fo=1, routed)           0.000    48.410    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[15]_i_44_n_0
    SLICE_X35Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.960 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.960    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_37_n_0
    SLICE_X35Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.074 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    49.074    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_32_n_0
    SLICE_X35Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.188 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    49.188    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_27_n_0
    SLICE_X35Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.302 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000    49.302    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_22_n_0
    SLICE_X35Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.416 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_17/CO[3]
                         net (fo=1, routed)           0.000    49.416    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_17_n_0
    SLICE_X35Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.530 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_12/CO[3]
                         net (fo=1, routed)           0.000    49.530    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_12_n_0
    SLICE_X35Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.644 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    49.644    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_7_n_0
    SLICE_X35Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.758 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.001    49.758    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_4_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.915 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_3/CO[1]
                         net (fo=36, routed)          0.739    50.654    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[15]
    SLICE_X34Y98         LUT3 (Prop_lut3_I0_O)        0.329    50.983 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[14]_i_44/O
                         net (fo=1, routed)           0.000    50.983    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[14]_i_44_n_0
    SLICE_X34Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.516 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    51.516    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_37_n_0
    SLICE_X34Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.633 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_32/CO[3]
                         net (fo=1, routed)           0.001    51.634    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_32_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.751 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    51.751    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_27_n_0
    SLICE_X34Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.868 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_22/CO[3]
                         net (fo=1, routed)           0.000    51.868    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_22_n_0
    SLICE_X34Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.985 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_17/CO[3]
                         net (fo=1, routed)           0.000    51.985    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_17_n_0
    SLICE_X34Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.102 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    52.102    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_12_n_0
    SLICE_X34Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.219 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_7/CO[3]
                         net (fo=1, routed)           0.000    52.219    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_7_n_0
    SLICE_X34Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.336 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000    52.336    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_4_n_0
    SLICE_X34Y106        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.493 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_3/CO[1]
                         net (fo=36, routed)          0.773    53.266    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[14]
    SLICE_X33Y103        LUT3 (Prop_lut3_I0_O)        0.332    53.598 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[13]_i_44/O
                         net (fo=1, routed)           0.000    53.598    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[13]_i_44_n_0
    SLICE_X33Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.148 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_37/CO[3]
                         net (fo=1, routed)           0.000    54.148    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_37_n_0
    SLICE_X33Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.262 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_32/CO[3]
                         net (fo=1, routed)           0.000    54.262    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_32_n_0
    SLICE_X33Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.376 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_27/CO[3]
                         net (fo=1, routed)           0.000    54.376    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_27_n_0
    SLICE_X33Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.490 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    54.490    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_22_n_0
    SLICE_X33Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.604 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_17/CO[3]
                         net (fo=1, routed)           0.000    54.604    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_17_n_0
    SLICE_X33Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.718 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.718    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_12_n_0
    SLICE_X33Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.832 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_7/CO[3]
                         net (fo=1, routed)           0.000    54.832    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_7_n_0
    SLICE_X33Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.946 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    54.946    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_4_n_0
    SLICE_X33Y111        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.103 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_3/CO[1]
                         net (fo=36, routed)          0.758    55.861    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[13]
    SLICE_X32Y108        LUT3 (Prop_lut3_I0_O)        0.329    56.190 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[12]_i_44/O
                         net (fo=1, routed)           0.000    56.190    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[12]_i_44_n_0
    SLICE_X32Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.723 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    56.723    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_37_n_0
    SLICE_X32Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.840 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_32/CO[3]
                         net (fo=1, routed)           0.000    56.840    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_32_n_0
    SLICE_X32Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.957 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    56.957    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_27_n_0
    SLICE_X32Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.074 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    57.074    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_22_n_0
    SLICE_X32Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.191 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    57.191    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_17_n_0
    SLICE_X32Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.308 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_12/CO[3]
                         net (fo=1, routed)           0.000    57.308    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_12_n_0
    SLICE_X32Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.425 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_7/CO[3]
                         net (fo=1, routed)           0.000    57.425    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_7_n_0
    SLICE_X32Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.542 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000    57.542    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_4_n_0
    SLICE_X32Y116        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.699 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_3/CO[1]
                         net (fo=36, routed)          0.747    58.446    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[12]
    SLICE_X33Y113        LUT3 (Prop_lut3_I0_O)        0.332    58.778 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[11]_i_44/O
                         net (fo=1, routed)           0.000    58.778    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[11]_i_44_n_0
    SLICE_X33Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.328 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_37/CO[3]
                         net (fo=1, routed)           0.000    59.328    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_37_n_0
    SLICE_X33Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.442 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    59.442    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_32_n_0
    SLICE_X33Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.556 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    59.556    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_27_n_0
    SLICE_X33Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.670 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_22/CO[3]
                         net (fo=1, routed)           0.000    59.670    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_22_n_0
    SLICE_X33Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.784 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    59.784    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_17_n_0
    SLICE_X33Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.898 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    59.898    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_12_n_0
    SLICE_X33Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.012 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000    60.012    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_7_n_0
    SLICE_X33Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.126 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    60.126    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_4_n_0
    SLICE_X33Y121        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.283 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_3/CO[1]
                         net (fo=36, routed)          0.861    61.145    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[11]
    SLICE_X34Y116        LUT3 (Prop_lut3_I0_O)        0.329    61.474 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[10]_i_44/O
                         net (fo=1, routed)           0.000    61.474    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[10]_i_44_n_0
    SLICE_X34Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.007 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.007    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_37_n_0
    SLICE_X34Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.124 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.124    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_32_n_0
    SLICE_X34Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.241 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.241    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_27_n_0
    SLICE_X34Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.358 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_22/CO[3]
                         net (fo=1, routed)           0.000    62.358    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_22_n_0
    SLICE_X34Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.475 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    62.475    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_17_n_0
    SLICE_X34Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.592 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.592    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_12_n_0
    SLICE_X34Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.709 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000    62.709    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_7_n_0
    SLICE_X34Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.826 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.000    62.826    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_4_n_0
    SLICE_X34Y124        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.983 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_3/CO[1]
                         net (fo=36, routed)          0.760    63.743    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[10]
    SLICE_X35Y117        LUT3 (Prop_lut3_I0_O)        0.332    64.075 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[9]_i_44/O
                         net (fo=1, routed)           0.000    64.075    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[9]_i_44_n_0
    SLICE_X35Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.625 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_37/CO[3]
                         net (fo=1, routed)           0.000    64.625    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_37_n_0
    SLICE_X35Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.739 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_32/CO[3]
                         net (fo=1, routed)           0.000    64.739    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_32_n_0
    SLICE_X35Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.853 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_27/CO[3]
                         net (fo=1, routed)           0.000    64.853    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_27_n_0
    SLICE_X35Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.967 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_22/CO[3]
                         net (fo=1, routed)           0.000    64.967    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_22_n_0
    SLICE_X35Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.081 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_17/CO[3]
                         net (fo=1, routed)           0.000    65.081    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_17_n_0
    SLICE_X35Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.195 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.195    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_12_n_0
    SLICE_X35Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.309 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_7/CO[3]
                         net (fo=1, routed)           0.000    65.309    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_7_n_0
    SLICE_X35Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.423 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.009    65.432    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_4_n_0
    SLICE_X35Y125        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.589 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_3/CO[1]
                         net (fo=36, routed)          0.818    66.407    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[9]
    SLICE_X33Y122        LUT3 (Prop_lut3_I0_O)        0.329    66.736 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[8]_i_44/O
                         net (fo=1, routed)           0.000    66.736    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[8]_i_44_n_0
    SLICE_X33Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.286 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_37/CO[3]
                         net (fo=1, routed)           0.000    67.286    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_37_n_0
    SLICE_X33Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.400 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_32/CO[3]
                         net (fo=1, routed)           0.000    67.400    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_32_n_0
    SLICE_X33Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.514 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_27/CO[3]
                         net (fo=1, routed)           0.009    67.523    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_27_n_0
    SLICE_X33Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.637 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_22/CO[3]
                         net (fo=1, routed)           0.000    67.637    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_22_n_0
    SLICE_X33Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.751 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.751    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_17_n_0
    SLICE_X33Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.865 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    67.865    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_12_n_0
    SLICE_X33Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.979 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_7/CO[3]
                         net (fo=1, routed)           0.000    67.979    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_7_n_0
    SLICE_X33Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.093 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    68.093    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_4_n_0
    SLICE_X33Y130        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.250 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_3/CO[1]
                         net (fo=36, routed)          0.788    69.037    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[8]
    SLICE_X35Y127        LUT3 (Prop_lut3_I0_O)        0.329    69.366 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[7]_i_44/O
                         net (fo=1, routed)           0.000    69.366    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[7]_i_44_n_0
    SLICE_X35Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.916 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_37/CO[3]
                         net (fo=1, routed)           0.000    69.916    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_37_n_0
    SLICE_X35Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.030 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.030    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_32_n_0
    SLICE_X35Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.144 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_27/CO[3]
                         net (fo=1, routed)           0.000    70.144    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_27_n_0
    SLICE_X35Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.258 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000    70.258    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_22_n_0
    SLICE_X35Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.372 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.372    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_17_n_0
    SLICE_X35Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.486 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    70.486    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_12_n_0
    SLICE_X35Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.600 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    70.600    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_7_n_0
    SLICE_X35Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.714 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    70.714    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_4_n_0
    SLICE_X35Y135        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.871 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_3/CO[1]
                         net (fo=36, routed)          0.768    71.639    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[7]
    SLICE_X34Y132        LUT3 (Prop_lut3_I0_O)        0.329    71.968 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[6]_i_44/O
                         net (fo=1, routed)           0.000    71.968    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[6]_i_44_n_0
    SLICE_X34Y132        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    72.501 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_37/CO[3]
                         net (fo=1, routed)           0.000    72.501    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_37_n_0
    SLICE_X34Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.618 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_32/CO[3]
                         net (fo=1, routed)           0.000    72.618    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_32_n_0
    SLICE_X34Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.735 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_27/CO[3]
                         net (fo=1, routed)           0.000    72.735    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_27_n_0
    SLICE_X34Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.852 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    72.852    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_22_n_0
    SLICE_X34Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.969 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_17/CO[3]
                         net (fo=1, routed)           0.000    72.969    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_17_n_0
    SLICE_X34Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.086 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.086    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_12_n_0
    SLICE_X34Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.203 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_7/CO[3]
                         net (fo=1, routed)           0.000    73.203    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_7_n_0
    SLICE_X34Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.320 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000    73.320    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_4_n_0
    SLICE_X34Y140        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.477 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_3/CO[1]
                         net (fo=36, routed)          0.778    74.255    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[6]
    SLICE_X32Y137        LUT3 (Prop_lut3_I0_O)        0.332    74.587 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[5]_i_44/O
                         net (fo=1, routed)           0.000    74.587    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[5]_i_44_n_0
    SLICE_X32Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    75.120 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_37/CO[3]
                         net (fo=1, routed)           0.000    75.120    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_37_n_0
    SLICE_X32Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.237 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_32/CO[3]
                         net (fo=1, routed)           0.000    75.237    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_32_n_0
    SLICE_X32Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.354 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_27/CO[3]
                         net (fo=1, routed)           0.000    75.354    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_27_n_0
    SLICE_X32Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.471 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_22/CO[3]
                         net (fo=1, routed)           0.000    75.471    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_22_n_0
    SLICE_X32Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.588 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_17/CO[3]
                         net (fo=1, routed)           0.000    75.588    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_17_n_0
    SLICE_X32Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.705 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.705    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_12_n_0
    SLICE_X32Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.822 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_7/CO[3]
                         net (fo=1, routed)           0.000    75.822    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_7_n_0
    SLICE_X32Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.939 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000    75.939    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_4_n_0
    SLICE_X32Y145        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.096 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_3/CO[1]
                         net (fo=36, routed)          1.640    77.736    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[5]
    SLICE_X37Y104        LUT5 (Prop_lut5_I1_O)        0.332    78.068 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[5]_i_2/O
                         net (fo=1, routed)           0.151    78.219    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[5]_i_2_n_0
    SLICE_X37Y104        LUT6 (Prop_lut6_I0_O)        0.124    78.343 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[5]_i_1/O
                         net (fo=1, routed)           0.000    78.343    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/reg_data_out[5]
    SLICE_X37Y104        FDRE                                         r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        1.653    12.832    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y104        FDRE                                         r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
                         clock pessimism              0.129    12.961    
                         clock uncertainty           -0.154    12.807    
    SLICE_X37Y104        FDRE (Setup_fdre_C_D)        0.031    12.838    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                         12.838    
                         arrival time                         -78.343    
  -------------------------------------------------------------------
                         slack                                -65.505    

Slack (VIOLATED) :        -62.883ns  (required time - arrival time)
  Source:                 design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        72.797ns  (logic 48.230ns (66.253%)  route 24.567ns (33.747%))
  Logic Levels:           260  (CARRY4=234 LUT2=1 LUT3=23 LUT5=1 LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        1.632     2.926    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y75         FDRE                                         r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y75         FDRE (Prop_fdre_C_Q)         0.456     3.382 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/slv_reg3_reg[0]/Q
                         net (fo=36, routed)          0.477     3.859    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0__1_0[0]
    SLICE_X34Y75         LUT2 (Prop_lut2_I0_O)        0.124     3.983 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[31]_i_74/O
                         net (fo=1, routed)           0.000     3.983    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[31]_i_74_n_0
    SLICE_X34Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.496 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_59/CO[3]
                         net (fo=1, routed)           0.000     4.496    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_59_n_0
    SLICE_X34Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.613 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_50/CO[3]
                         net (fo=1, routed)           0.000     4.613    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_50_n_0
    SLICE_X34Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.730 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_41/CO[3]
                         net (fo=1, routed)           0.000     4.730    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_41_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.847 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_32/CO[3]
                         net (fo=1, routed)           0.000     4.847    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_32_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.964 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     4.964    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_23_n_0
    SLICE_X34Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.081 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.081    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_14_n_0
    SLICE_X34Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.198 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.198    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_5_n_0
    SLICE_X34Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.315 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.315    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_4_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.569 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_3/CO[0]
                         net (fo=36, routed)          0.959     6.527    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[31]
    SLICE_X37Y73         LUT3 (Prop_lut3_I0_O)        0.367     6.894 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[30]_i_44/O
                         net (fo=1, routed)           0.000     6.894    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[30]_i_44_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.444 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.444    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_37_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.558 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_32/CO[3]
                         net (fo=1, routed)           0.009     7.567    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_32_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.681 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.681    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_27_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.795 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.795    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_22_n_0
    SLICE_X37Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.909 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.909    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_17_n_0
    SLICE_X37Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.023 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.023    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_12_n_0
    SLICE_X37Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.137 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.137    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_7_n_0
    SLICE_X37Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.251 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.251    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_4_n_0
    SLICE_X37Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.408 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_3/CO[1]
                         net (fo=36, routed)          0.768     9.177    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[30]
    SLICE_X38Y76         LUT3 (Prop_lut3_I0_O)        0.329     9.506 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[29]_i_44/O
                         net (fo=1, routed)           0.000     9.506    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[29]_i_44_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.039 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    10.039    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_37_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.156 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.156    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_32_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.273 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.273    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_27_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.390 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.390    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_22_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.507 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.507    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_17_n_0
    SLICE_X38Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.624 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.624    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_12_n_0
    SLICE_X38Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.741 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.741    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_7_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.858 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.858    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_4_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.015 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_3/CO[1]
                         net (fo=36, routed)          0.990    12.005    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[29]
    SLICE_X39Y77         LUT3 (Prop_lut3_I0_O)        0.332    12.337 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[28]_i_44/O
                         net (fo=1, routed)           0.000    12.337    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[28]_i_44_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.887 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_37/CO[3]
                         net (fo=1, routed)           0.000    12.887    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_37_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.001 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_32/CO[3]
                         net (fo=1, routed)           0.000    13.001    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_32_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.115 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.115    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_27_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.229 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.229    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_22_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.343 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_17/CO[3]
                         net (fo=1, routed)           0.000    13.343    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_17_n_0
    SLICE_X39Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.457 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.457    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_12_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.571 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.571    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_7_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.685 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.685    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_4_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.842 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_3/CO[1]
                         net (fo=36, routed)          0.974    14.816    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[28]
    SLICE_X40Y77         LUT3 (Prop_lut3_I0_O)        0.329    15.145 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[27]_i_44/O
                         net (fo=1, routed)           0.000    15.145    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[27]_i_44_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.695 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    15.695    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_37_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.809 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    15.809    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_32_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.923 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    15.923    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_27_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.037 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    16.037    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_22_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.151 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    16.151    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_17_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.265 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.265    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_12_n_0
    SLICE_X40Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.379 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.379    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_7_n_0
    SLICE_X40Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.493 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.493    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_4_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.650 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_3/CO[1]
                         net (fo=36, routed)          0.960    17.610    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[27]
    SLICE_X47Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    18.395 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    18.395    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_37_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.509 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.509    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_32_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.623 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    18.623    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_27_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.737 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_22/CO[3]
                         net (fo=1, routed)           0.000    18.737    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_22_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.851 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_17/CO[3]
                         net (fo=1, routed)           0.000    18.851    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_17_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.965 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_12/CO[3]
                         net (fo=1, routed)           0.000    18.965    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_12_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.079 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_7/CO[3]
                         net (fo=1, routed)           0.000    19.079    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_7_n_0
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.193 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_4/CO[3]
                         net (fo=1, routed)           0.000    19.193    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_4_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.350 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_3/CO[1]
                         net (fo=36, routed)          0.883    20.233    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[26]
    SLICE_X46Y80         LUT3 (Prop_lut3_I0_O)        0.329    20.562 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[25]_i_44/O
                         net (fo=1, routed)           0.000    20.562    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[25]_i_44_n_0
    SLICE_X46Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.095 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    21.095    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_37_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.212 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_32/CO[3]
                         net (fo=1, routed)           0.000    21.212    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_32_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.329 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_27/CO[3]
                         net (fo=1, routed)           0.000    21.329    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_27_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.446 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_22/CO[3]
                         net (fo=1, routed)           0.000    21.446    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_22_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.563 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_17/CO[3]
                         net (fo=1, routed)           0.000    21.563    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_17_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.680 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_12/CO[3]
                         net (fo=1, routed)           0.000    21.680    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_12_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.797 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_7/CO[3]
                         net (fo=1, routed)           0.000    21.797    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_7_n_0
    SLICE_X46Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.914 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_4/CO[3]
                         net (fo=1, routed)           0.000    21.914    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_4_n_0
    SLICE_X46Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.071 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_3/CO[1]
                         net (fo=36, routed)          1.052    23.123    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[25]
    SLICE_X45Y80         LUT3 (Prop_lut3_I0_O)        0.332    23.455 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[24]_i_44/O
                         net (fo=1, routed)           0.000    23.455    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[24]_i_44_n_0
    SLICE_X45Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.005 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.005    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_37_n_0
    SLICE_X45Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.119 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    24.119    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_32_n_0
    SLICE_X45Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.233 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    24.233    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_27_n_0
    SLICE_X45Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.347 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    24.347    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_22_n_0
    SLICE_X45Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.461 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.461    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_17_n_0
    SLICE_X45Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.575 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_12/CO[3]
                         net (fo=1, routed)           0.000    24.575    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_12_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.689 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_7/CO[3]
                         net (fo=1, routed)           0.000    24.689    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_7_n_0
    SLICE_X45Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.803 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_4/CO[3]
                         net (fo=1, routed)           0.000    24.803    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_4_n_0
    SLICE_X45Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.960 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_3/CO[1]
                         net (fo=36, routed)          1.110    26.069    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[24]
    SLICE_X44Y80         LUT3 (Prop_lut3_I0_O)        0.329    26.398 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[23]_i_44/O
                         net (fo=1, routed)           0.000    26.398    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[23]_i_44_n_0
    SLICE_X44Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.948 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_37/CO[3]
                         net (fo=1, routed)           0.000    26.948    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_37_n_0
    SLICE_X44Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.062 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.062    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_32_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.176 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.176    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_27_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.290 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.290    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_22_n_0
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.404 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_17/CO[3]
                         net (fo=1, routed)           0.000    27.404    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_17_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.518 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_12/CO[3]
                         net (fo=1, routed)           0.000    27.518    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_12_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.632 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_7/CO[3]
                         net (fo=1, routed)           0.000    27.632    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_7_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.746 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.746    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_4_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.903 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_3/CO[1]
                         net (fo=36, routed)          1.028    28.932    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[23]
    SLICE_X41Y80         LUT3 (Prop_lut3_I0_O)        0.329    29.261 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[22]_i_44/O
                         net (fo=1, routed)           0.000    29.261    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[22]_i_44_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.811 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_37/CO[3]
                         net (fo=1, routed)           0.000    29.811    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_37_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.925 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_32/CO[3]
                         net (fo=1, routed)           0.000    29.925    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_32_n_0
    SLICE_X41Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.039 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_27/CO[3]
                         net (fo=1, routed)           0.000    30.039    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_27_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.153 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_22/CO[3]
                         net (fo=1, routed)           0.000    30.153    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_22_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.267 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_17/CO[3]
                         net (fo=1, routed)           0.000    30.267    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_17_n_0
    SLICE_X41Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.381 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    30.381    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_12_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.495 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_7/CO[3]
                         net (fo=1, routed)           0.000    30.495    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_7_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.609 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_4/CO[3]
                         net (fo=1, routed)           0.000    30.609    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_4_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.766 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_3/CO[1]
                         net (fo=36, routed)          1.005    31.771    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[22]
    SLICE_X43Y78         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    32.556 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_37/CO[3]
                         net (fo=1, routed)           0.000    32.556    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_37_n_0
    SLICE_X43Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.670 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_32/CO[3]
                         net (fo=1, routed)           0.000    32.670    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_32_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.784 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_27/CO[3]
                         net (fo=1, routed)           0.000    32.784    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_27_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.898 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_22/CO[3]
                         net (fo=1, routed)           0.000    32.898    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_22_n_0
    SLICE_X43Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.012 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_17/CO[3]
                         net (fo=1, routed)           0.000    33.012    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_17_n_0
    SLICE_X43Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.126 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    33.126    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_12_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.240 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_7/CO[3]
                         net (fo=1, routed)           0.000    33.240    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_7_n_0
    SLICE_X43Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.354 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_4/CO[3]
                         net (fo=1, routed)           0.000    33.354    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_4_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.511 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_3/CO[1]
                         net (fo=36, routed)          0.926    34.437    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[21]
    SLICE_X42Y80         LUT3 (Prop_lut3_I0_O)        0.329    34.766 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[20]_i_44/O
                         net (fo=1, routed)           0.000    34.766    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[20]_i_44_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.299 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    35.299    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_37_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.416 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    35.416    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_32_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.533 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    35.533    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_27_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.650 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_22/CO[3]
                         net (fo=1, routed)           0.000    35.650    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_22_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.767 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_17/CO[3]
                         net (fo=1, routed)           0.000    35.767    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_17_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.884 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_12/CO[3]
                         net (fo=1, routed)           0.000    35.884    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_12_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.001 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_7/CO[3]
                         net (fo=1, routed)           0.000    36.001    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_7_n_0
    SLICE_X42Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.118 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_4/CO[3]
                         net (fo=1, routed)           0.000    36.118    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_4_n_0
    SLICE_X42Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.275 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_3/CO[1]
                         net (fo=36, routed)          1.011    37.286    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[20]
    SLICE_X36Y79         LUT3 (Prop_lut3_I0_O)        0.332    37.618 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[19]_i_44/O
                         net (fo=1, routed)           0.000    37.618    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[19]_i_44_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.151 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    38.151    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_37_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.268 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    38.268    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_32_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.385 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    38.385    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_27_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.502 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    38.502    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_22_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.619 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_17/CO[3]
                         net (fo=1, routed)           0.000    38.619    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_17_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.736 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_12/CO[3]
                         net (fo=1, routed)           0.000    38.736    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_12_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.853 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_7/CO[3]
                         net (fo=1, routed)           0.000    38.853    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_7_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.970 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000    38.970    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_4_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.127 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_3/CO[1]
                         net (fo=36, routed)          1.185    40.312    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[19]
    SLICE_X35Y78         LUT3 (Prop_lut3_I0_O)        0.332    40.644 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[18]_i_44/O
                         net (fo=1, routed)           0.000    40.644    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[18]_i_44_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.194 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_37/CO[3]
                         net (fo=1, routed)           0.000    41.194    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_37_n_0
    SLICE_X35Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.308 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_32/CO[3]
                         net (fo=1, routed)           0.000    41.308    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_32_n_0
    SLICE_X35Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.422 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_27/CO[3]
                         net (fo=1, routed)           0.000    41.422    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_27_n_0
    SLICE_X35Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.536 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_22/CO[3]
                         net (fo=1, routed)           0.000    41.536    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_22_n_0
    SLICE_X35Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.650 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_17/CO[3]
                         net (fo=1, routed)           0.000    41.650    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_17_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.764 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_12/CO[3]
                         net (fo=1, routed)           0.000    41.764    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_12_n_0
    SLICE_X35Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.878 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_7/CO[3]
                         net (fo=1, routed)           0.000    41.878    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_7_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.992 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_4/CO[3]
                         net (fo=1, routed)           0.000    41.992    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_4_n_0
    SLICE_X35Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.149 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_3/CO[1]
                         net (fo=36, routed)          1.021    43.170    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[18]
    SLICE_X33Y81         LUT3 (Prop_lut3_I0_O)        0.329    43.499 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[17]_i_43/O
                         net (fo=1, routed)           0.000    43.499    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[17]_i_43_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    43.897 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_37/CO[3]
                         net (fo=1, routed)           0.000    43.897    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_37_n_0
    SLICE_X33Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.011 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_32/CO[3]
                         net (fo=1, routed)           0.000    44.011    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_32_n_0
    SLICE_X33Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.125 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_27/CO[3]
                         net (fo=1, routed)           0.000    44.125    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_27_n_0
    SLICE_X33Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.239 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_22/CO[3]
                         net (fo=1, routed)           0.000    44.239    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_22_n_0
    SLICE_X33Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.353 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_17/CO[3]
                         net (fo=1, routed)           0.000    44.353    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_17_n_0
    SLICE_X33Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.467 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    44.467    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_12_n_0
    SLICE_X33Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.581 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_7/CO[3]
                         net (fo=1, routed)           0.000    44.581    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_7_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.695 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_4/CO[3]
                         net (fo=1, routed)           0.000    44.695    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_4_n_0
    SLICE_X33Y89         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.852 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_3/CO[1]
                         net (fo=36, routed)          0.751    45.602    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[17]
    SLICE_X34Y86         LUT3 (Prop_lut3_I0_O)        0.329    45.931 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[16]_i_44/O
                         net (fo=1, routed)           0.000    45.931    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[16]_i_44_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.464 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    46.464    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_37_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.581 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_32/CO[3]
                         net (fo=1, routed)           0.000    46.581    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_32_n_0
    SLICE_X34Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.698 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_27/CO[3]
                         net (fo=1, routed)           0.000    46.698    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_27_n_0
    SLICE_X34Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.815 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_22/CO[3]
                         net (fo=1, routed)           0.000    46.815    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_22_n_0
    SLICE_X34Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.932 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_17/CO[3]
                         net (fo=1, routed)           0.000    46.932    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_17_n_0
    SLICE_X34Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.049 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_12/CO[3]
                         net (fo=1, routed)           0.000    47.049    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_12_n_0
    SLICE_X34Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.166 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_7/CO[3]
                         net (fo=1, routed)           0.000    47.166    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_7_n_0
    SLICE_X34Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.283 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_4/CO[3]
                         net (fo=1, routed)           0.000    47.283    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_4_n_0
    SLICE_X34Y94         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.440 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_3/CO[1]
                         net (fo=36, routed)          0.637    48.078    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[16]
    SLICE_X35Y92         LUT3 (Prop_lut3_I0_O)        0.332    48.410 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[15]_i_44/O
                         net (fo=1, routed)           0.000    48.410    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[15]_i_44_n_0
    SLICE_X35Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.960 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.960    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_37_n_0
    SLICE_X35Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.074 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    49.074    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_32_n_0
    SLICE_X35Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.188 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    49.188    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_27_n_0
    SLICE_X35Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.302 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000    49.302    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_22_n_0
    SLICE_X35Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.416 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_17/CO[3]
                         net (fo=1, routed)           0.000    49.416    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_17_n_0
    SLICE_X35Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.530 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_12/CO[3]
                         net (fo=1, routed)           0.000    49.530    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_12_n_0
    SLICE_X35Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.644 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    49.644    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_7_n_0
    SLICE_X35Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.758 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.001    49.758    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_4_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.915 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_3/CO[1]
                         net (fo=36, routed)          0.739    50.654    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[15]
    SLICE_X34Y98         LUT3 (Prop_lut3_I0_O)        0.329    50.983 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[14]_i_44/O
                         net (fo=1, routed)           0.000    50.983    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[14]_i_44_n_0
    SLICE_X34Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.516 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    51.516    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_37_n_0
    SLICE_X34Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.633 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_32/CO[3]
                         net (fo=1, routed)           0.001    51.634    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_32_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.751 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    51.751    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_27_n_0
    SLICE_X34Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.868 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_22/CO[3]
                         net (fo=1, routed)           0.000    51.868    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_22_n_0
    SLICE_X34Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.985 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_17/CO[3]
                         net (fo=1, routed)           0.000    51.985    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_17_n_0
    SLICE_X34Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.102 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    52.102    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_12_n_0
    SLICE_X34Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.219 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_7/CO[3]
                         net (fo=1, routed)           0.000    52.219    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_7_n_0
    SLICE_X34Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.336 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000    52.336    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_4_n_0
    SLICE_X34Y106        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.493 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_3/CO[1]
                         net (fo=36, routed)          0.773    53.266    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[14]
    SLICE_X33Y103        LUT3 (Prop_lut3_I0_O)        0.332    53.598 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[13]_i_44/O
                         net (fo=1, routed)           0.000    53.598    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[13]_i_44_n_0
    SLICE_X33Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.148 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_37/CO[3]
                         net (fo=1, routed)           0.000    54.148    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_37_n_0
    SLICE_X33Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.262 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_32/CO[3]
                         net (fo=1, routed)           0.000    54.262    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_32_n_0
    SLICE_X33Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.376 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_27/CO[3]
                         net (fo=1, routed)           0.000    54.376    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_27_n_0
    SLICE_X33Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.490 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    54.490    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_22_n_0
    SLICE_X33Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.604 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_17/CO[3]
                         net (fo=1, routed)           0.000    54.604    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_17_n_0
    SLICE_X33Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.718 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.718    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_12_n_0
    SLICE_X33Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.832 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_7/CO[3]
                         net (fo=1, routed)           0.000    54.832    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_7_n_0
    SLICE_X33Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.946 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    54.946    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_4_n_0
    SLICE_X33Y111        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.103 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_3/CO[1]
                         net (fo=36, routed)          0.758    55.861    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[13]
    SLICE_X32Y108        LUT3 (Prop_lut3_I0_O)        0.329    56.190 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[12]_i_44/O
                         net (fo=1, routed)           0.000    56.190    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[12]_i_44_n_0
    SLICE_X32Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.723 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    56.723    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_37_n_0
    SLICE_X32Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.840 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_32/CO[3]
                         net (fo=1, routed)           0.000    56.840    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_32_n_0
    SLICE_X32Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.957 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    56.957    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_27_n_0
    SLICE_X32Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.074 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    57.074    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_22_n_0
    SLICE_X32Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.191 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    57.191    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_17_n_0
    SLICE_X32Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.308 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_12/CO[3]
                         net (fo=1, routed)           0.000    57.308    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_12_n_0
    SLICE_X32Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.425 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_7/CO[3]
                         net (fo=1, routed)           0.000    57.425    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_7_n_0
    SLICE_X32Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.542 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000    57.542    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_4_n_0
    SLICE_X32Y116        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.699 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_3/CO[1]
                         net (fo=36, routed)          0.747    58.446    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[12]
    SLICE_X33Y113        LUT3 (Prop_lut3_I0_O)        0.332    58.778 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[11]_i_44/O
                         net (fo=1, routed)           0.000    58.778    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[11]_i_44_n_0
    SLICE_X33Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.328 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_37/CO[3]
                         net (fo=1, routed)           0.000    59.328    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_37_n_0
    SLICE_X33Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.442 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    59.442    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_32_n_0
    SLICE_X33Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.556 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    59.556    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_27_n_0
    SLICE_X33Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.670 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_22/CO[3]
                         net (fo=1, routed)           0.000    59.670    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_22_n_0
    SLICE_X33Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.784 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    59.784    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_17_n_0
    SLICE_X33Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.898 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    59.898    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_12_n_0
    SLICE_X33Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.012 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000    60.012    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_7_n_0
    SLICE_X33Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.126 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    60.126    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_4_n_0
    SLICE_X33Y121        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.283 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_3/CO[1]
                         net (fo=36, routed)          0.861    61.145    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[11]
    SLICE_X34Y116        LUT3 (Prop_lut3_I0_O)        0.329    61.474 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[10]_i_44/O
                         net (fo=1, routed)           0.000    61.474    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[10]_i_44_n_0
    SLICE_X34Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.007 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.007    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_37_n_0
    SLICE_X34Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.124 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.124    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_32_n_0
    SLICE_X34Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.241 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.241    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_27_n_0
    SLICE_X34Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.358 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_22/CO[3]
                         net (fo=1, routed)           0.000    62.358    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_22_n_0
    SLICE_X34Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.475 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    62.475    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_17_n_0
    SLICE_X34Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.592 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.592    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_12_n_0
    SLICE_X34Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.709 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000    62.709    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_7_n_0
    SLICE_X34Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.826 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.000    62.826    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_4_n_0
    SLICE_X34Y124        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.983 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_3/CO[1]
                         net (fo=36, routed)          0.760    63.743    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[10]
    SLICE_X35Y117        LUT3 (Prop_lut3_I0_O)        0.332    64.075 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[9]_i_44/O
                         net (fo=1, routed)           0.000    64.075    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[9]_i_44_n_0
    SLICE_X35Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.625 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_37/CO[3]
                         net (fo=1, routed)           0.000    64.625    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_37_n_0
    SLICE_X35Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.739 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_32/CO[3]
                         net (fo=1, routed)           0.000    64.739    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_32_n_0
    SLICE_X35Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.853 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_27/CO[3]
                         net (fo=1, routed)           0.000    64.853    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_27_n_0
    SLICE_X35Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.967 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_22/CO[3]
                         net (fo=1, routed)           0.000    64.967    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_22_n_0
    SLICE_X35Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.081 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_17/CO[3]
                         net (fo=1, routed)           0.000    65.081    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_17_n_0
    SLICE_X35Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.195 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.195    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_12_n_0
    SLICE_X35Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.309 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_7/CO[3]
                         net (fo=1, routed)           0.000    65.309    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_7_n_0
    SLICE_X35Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.423 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.009    65.432    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_4_n_0
    SLICE_X35Y125        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.589 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_3/CO[1]
                         net (fo=36, routed)          0.818    66.407    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[9]
    SLICE_X33Y122        LUT3 (Prop_lut3_I0_O)        0.329    66.736 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[8]_i_44/O
                         net (fo=1, routed)           0.000    66.736    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[8]_i_44_n_0
    SLICE_X33Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.286 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_37/CO[3]
                         net (fo=1, routed)           0.000    67.286    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_37_n_0
    SLICE_X33Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.400 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_32/CO[3]
                         net (fo=1, routed)           0.000    67.400    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_32_n_0
    SLICE_X33Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.514 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_27/CO[3]
                         net (fo=1, routed)           0.009    67.523    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_27_n_0
    SLICE_X33Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.637 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_22/CO[3]
                         net (fo=1, routed)           0.000    67.637    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_22_n_0
    SLICE_X33Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.751 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.751    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_17_n_0
    SLICE_X33Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.865 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    67.865    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_12_n_0
    SLICE_X33Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.979 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_7/CO[3]
                         net (fo=1, routed)           0.000    67.979    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_7_n_0
    SLICE_X33Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.093 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    68.093    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_4_n_0
    SLICE_X33Y130        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.250 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_3/CO[1]
                         net (fo=36, routed)          0.788    69.037    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[8]
    SLICE_X35Y127        LUT3 (Prop_lut3_I0_O)        0.329    69.366 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[7]_i_44/O
                         net (fo=1, routed)           0.000    69.366    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[7]_i_44_n_0
    SLICE_X35Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.916 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_37/CO[3]
                         net (fo=1, routed)           0.000    69.916    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_37_n_0
    SLICE_X35Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.030 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.030    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_32_n_0
    SLICE_X35Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.144 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_27/CO[3]
                         net (fo=1, routed)           0.000    70.144    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_27_n_0
    SLICE_X35Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.258 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000    70.258    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_22_n_0
    SLICE_X35Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.372 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.372    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_17_n_0
    SLICE_X35Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.486 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    70.486    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_12_n_0
    SLICE_X35Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.600 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    70.600    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_7_n_0
    SLICE_X35Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.714 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    70.714    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_4_n_0
    SLICE_X35Y135        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.871 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_3/CO[1]
                         net (fo=36, routed)          0.768    71.639    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[7]
    SLICE_X34Y132        LUT3 (Prop_lut3_I0_O)        0.329    71.968 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[6]_i_44/O
                         net (fo=1, routed)           0.000    71.968    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[6]_i_44_n_0
    SLICE_X34Y132        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    72.501 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_37/CO[3]
                         net (fo=1, routed)           0.000    72.501    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_37_n_0
    SLICE_X34Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.618 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_32/CO[3]
                         net (fo=1, routed)           0.000    72.618    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_32_n_0
    SLICE_X34Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.735 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_27/CO[3]
                         net (fo=1, routed)           0.000    72.735    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_27_n_0
    SLICE_X34Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.852 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    72.852    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_22_n_0
    SLICE_X34Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.969 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_17/CO[3]
                         net (fo=1, routed)           0.000    72.969    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_17_n_0
    SLICE_X34Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.086 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.086    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_12_n_0
    SLICE_X34Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.203 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_7/CO[3]
                         net (fo=1, routed)           0.000    73.203    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_7_n_0
    SLICE_X34Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.320 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000    73.320    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_4_n_0
    SLICE_X34Y140        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.477 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[6]_i_3/CO[1]
                         net (fo=36, routed)          1.471    74.948    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[6]
    SLICE_X35Y102        LUT5 (Prop_lut5_I1_O)        0.332    75.280 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[6]_i_2/O
                         net (fo=1, routed)           0.319    75.599    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[6]_i_2_n_0
    SLICE_X37Y102        LUT6 (Prop_lut6_I0_O)        0.124    75.723 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[6]_i_1/O
                         net (fo=1, routed)           0.000    75.723    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/reg_data_out[6]
    SLICE_X37Y102        FDRE                                         r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        1.654    12.833    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y102        FDRE                                         r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
                         clock pessimism              0.129    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X37Y102        FDRE (Setup_fdre_C_D)        0.032    12.840    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                         12.840    
                         arrival time                         -75.723    
  -------------------------------------------------------------------
                         slack                                -62.883    

Slack (VIOLATED) :        -60.556ns  (required time - arrival time)
  Source:                 design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        70.468ns  (logic 46.389ns (65.830%)  route 24.079ns (34.170%))
  Logic Levels:           250  (CARRY4=225 LUT2=1 LUT3=22 LUT5=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 12.832 - 10.000 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        1.632     2.926    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y75         FDRE                                         r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y75         FDRE (Prop_fdre_C_Q)         0.456     3.382 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/slv_reg3_reg[0]/Q
                         net (fo=36, routed)          0.477     3.859    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0__1_0[0]
    SLICE_X34Y75         LUT2 (Prop_lut2_I0_O)        0.124     3.983 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[31]_i_74/O
                         net (fo=1, routed)           0.000     3.983    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[31]_i_74_n_0
    SLICE_X34Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.496 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_59/CO[3]
                         net (fo=1, routed)           0.000     4.496    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_59_n_0
    SLICE_X34Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.613 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_50/CO[3]
                         net (fo=1, routed)           0.000     4.613    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_50_n_0
    SLICE_X34Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.730 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_41/CO[3]
                         net (fo=1, routed)           0.000     4.730    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_41_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.847 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_32/CO[3]
                         net (fo=1, routed)           0.000     4.847    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_32_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.964 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     4.964    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_23_n_0
    SLICE_X34Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.081 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.081    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_14_n_0
    SLICE_X34Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.198 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.198    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_5_n_0
    SLICE_X34Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.315 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.315    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_4_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.569 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_3/CO[0]
                         net (fo=36, routed)          0.959     6.527    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[31]
    SLICE_X37Y73         LUT3 (Prop_lut3_I0_O)        0.367     6.894 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[30]_i_44/O
                         net (fo=1, routed)           0.000     6.894    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[30]_i_44_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.444 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.444    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_37_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.558 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_32/CO[3]
                         net (fo=1, routed)           0.009     7.567    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_32_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.681 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.681    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_27_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.795 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.795    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_22_n_0
    SLICE_X37Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.909 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.909    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_17_n_0
    SLICE_X37Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.023 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.023    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_12_n_0
    SLICE_X37Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.137 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.137    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_7_n_0
    SLICE_X37Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.251 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.251    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_4_n_0
    SLICE_X37Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.408 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_3/CO[1]
                         net (fo=36, routed)          0.768     9.177    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[30]
    SLICE_X38Y76         LUT3 (Prop_lut3_I0_O)        0.329     9.506 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[29]_i_44/O
                         net (fo=1, routed)           0.000     9.506    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[29]_i_44_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.039 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    10.039    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_37_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.156 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.156    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_32_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.273 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.273    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_27_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.390 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.390    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_22_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.507 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.507    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_17_n_0
    SLICE_X38Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.624 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.624    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_12_n_0
    SLICE_X38Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.741 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.741    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_7_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.858 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.858    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_4_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.015 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_3/CO[1]
                         net (fo=36, routed)          0.990    12.005    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[29]
    SLICE_X39Y77         LUT3 (Prop_lut3_I0_O)        0.332    12.337 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[28]_i_44/O
                         net (fo=1, routed)           0.000    12.337    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[28]_i_44_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.887 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_37/CO[3]
                         net (fo=1, routed)           0.000    12.887    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_37_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.001 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_32/CO[3]
                         net (fo=1, routed)           0.000    13.001    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_32_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.115 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.115    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_27_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.229 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.229    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_22_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.343 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_17/CO[3]
                         net (fo=1, routed)           0.000    13.343    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_17_n_0
    SLICE_X39Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.457 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.457    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_12_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.571 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.571    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_7_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.685 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.685    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_4_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.842 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_3/CO[1]
                         net (fo=36, routed)          0.974    14.816    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[28]
    SLICE_X40Y77         LUT3 (Prop_lut3_I0_O)        0.329    15.145 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[27]_i_44/O
                         net (fo=1, routed)           0.000    15.145    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[27]_i_44_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.695 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    15.695    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_37_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.809 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    15.809    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_32_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.923 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    15.923    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_27_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.037 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    16.037    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_22_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.151 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    16.151    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_17_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.265 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.265    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_12_n_0
    SLICE_X40Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.379 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.379    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_7_n_0
    SLICE_X40Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.493 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.493    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_4_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.650 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_3/CO[1]
                         net (fo=36, routed)          0.960    17.610    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[27]
    SLICE_X47Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    18.395 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    18.395    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_37_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.509 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.509    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_32_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.623 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    18.623    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_27_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.737 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_22/CO[3]
                         net (fo=1, routed)           0.000    18.737    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_22_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.851 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_17/CO[3]
                         net (fo=1, routed)           0.000    18.851    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_17_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.965 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_12/CO[3]
                         net (fo=1, routed)           0.000    18.965    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_12_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.079 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_7/CO[3]
                         net (fo=1, routed)           0.000    19.079    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_7_n_0
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.193 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_4/CO[3]
                         net (fo=1, routed)           0.000    19.193    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_4_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.350 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_3/CO[1]
                         net (fo=36, routed)          0.883    20.233    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[26]
    SLICE_X46Y80         LUT3 (Prop_lut3_I0_O)        0.329    20.562 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[25]_i_44/O
                         net (fo=1, routed)           0.000    20.562    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[25]_i_44_n_0
    SLICE_X46Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.095 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    21.095    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_37_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.212 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_32/CO[3]
                         net (fo=1, routed)           0.000    21.212    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_32_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.329 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_27/CO[3]
                         net (fo=1, routed)           0.000    21.329    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_27_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.446 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_22/CO[3]
                         net (fo=1, routed)           0.000    21.446    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_22_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.563 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_17/CO[3]
                         net (fo=1, routed)           0.000    21.563    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_17_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.680 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_12/CO[3]
                         net (fo=1, routed)           0.000    21.680    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_12_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.797 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_7/CO[3]
                         net (fo=1, routed)           0.000    21.797    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_7_n_0
    SLICE_X46Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.914 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_4/CO[3]
                         net (fo=1, routed)           0.000    21.914    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_4_n_0
    SLICE_X46Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.071 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_3/CO[1]
                         net (fo=36, routed)          1.052    23.123    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[25]
    SLICE_X45Y80         LUT3 (Prop_lut3_I0_O)        0.332    23.455 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[24]_i_44/O
                         net (fo=1, routed)           0.000    23.455    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[24]_i_44_n_0
    SLICE_X45Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.005 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.005    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_37_n_0
    SLICE_X45Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.119 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    24.119    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_32_n_0
    SLICE_X45Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.233 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    24.233    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_27_n_0
    SLICE_X45Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.347 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    24.347    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_22_n_0
    SLICE_X45Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.461 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.461    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_17_n_0
    SLICE_X45Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.575 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_12/CO[3]
                         net (fo=1, routed)           0.000    24.575    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_12_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.689 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_7/CO[3]
                         net (fo=1, routed)           0.000    24.689    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_7_n_0
    SLICE_X45Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.803 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_4/CO[3]
                         net (fo=1, routed)           0.000    24.803    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_4_n_0
    SLICE_X45Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.960 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_3/CO[1]
                         net (fo=36, routed)          1.110    26.069    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[24]
    SLICE_X44Y80         LUT3 (Prop_lut3_I0_O)        0.329    26.398 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[23]_i_44/O
                         net (fo=1, routed)           0.000    26.398    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[23]_i_44_n_0
    SLICE_X44Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.948 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_37/CO[3]
                         net (fo=1, routed)           0.000    26.948    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_37_n_0
    SLICE_X44Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.062 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.062    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_32_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.176 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.176    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_27_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.290 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.290    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_22_n_0
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.404 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_17/CO[3]
                         net (fo=1, routed)           0.000    27.404    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_17_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.518 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_12/CO[3]
                         net (fo=1, routed)           0.000    27.518    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_12_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.632 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_7/CO[3]
                         net (fo=1, routed)           0.000    27.632    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_7_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.746 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.746    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_4_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.903 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_3/CO[1]
                         net (fo=36, routed)          1.028    28.932    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[23]
    SLICE_X41Y80         LUT3 (Prop_lut3_I0_O)        0.329    29.261 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[22]_i_44/O
                         net (fo=1, routed)           0.000    29.261    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[22]_i_44_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.811 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_37/CO[3]
                         net (fo=1, routed)           0.000    29.811    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_37_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.925 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_32/CO[3]
                         net (fo=1, routed)           0.000    29.925    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_32_n_0
    SLICE_X41Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.039 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_27/CO[3]
                         net (fo=1, routed)           0.000    30.039    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_27_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.153 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_22/CO[3]
                         net (fo=1, routed)           0.000    30.153    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_22_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.267 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_17/CO[3]
                         net (fo=1, routed)           0.000    30.267    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_17_n_0
    SLICE_X41Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.381 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    30.381    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_12_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.495 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_7/CO[3]
                         net (fo=1, routed)           0.000    30.495    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_7_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.609 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_4/CO[3]
                         net (fo=1, routed)           0.000    30.609    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_4_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.766 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_3/CO[1]
                         net (fo=36, routed)          1.005    31.771    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[22]
    SLICE_X43Y78         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    32.556 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_37/CO[3]
                         net (fo=1, routed)           0.000    32.556    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_37_n_0
    SLICE_X43Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.670 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_32/CO[3]
                         net (fo=1, routed)           0.000    32.670    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_32_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.784 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_27/CO[3]
                         net (fo=1, routed)           0.000    32.784    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_27_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.898 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_22/CO[3]
                         net (fo=1, routed)           0.000    32.898    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_22_n_0
    SLICE_X43Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.012 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_17/CO[3]
                         net (fo=1, routed)           0.000    33.012    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_17_n_0
    SLICE_X43Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.126 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    33.126    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_12_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.240 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_7/CO[3]
                         net (fo=1, routed)           0.000    33.240    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_7_n_0
    SLICE_X43Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.354 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_4/CO[3]
                         net (fo=1, routed)           0.000    33.354    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_4_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.511 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_3/CO[1]
                         net (fo=36, routed)          0.926    34.437    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[21]
    SLICE_X42Y80         LUT3 (Prop_lut3_I0_O)        0.329    34.766 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[20]_i_44/O
                         net (fo=1, routed)           0.000    34.766    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[20]_i_44_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.299 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    35.299    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_37_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.416 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    35.416    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_32_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.533 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    35.533    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_27_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.650 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_22/CO[3]
                         net (fo=1, routed)           0.000    35.650    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_22_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.767 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_17/CO[3]
                         net (fo=1, routed)           0.000    35.767    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_17_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.884 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_12/CO[3]
                         net (fo=1, routed)           0.000    35.884    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_12_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.001 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_7/CO[3]
                         net (fo=1, routed)           0.000    36.001    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_7_n_0
    SLICE_X42Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.118 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_4/CO[3]
                         net (fo=1, routed)           0.000    36.118    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_4_n_0
    SLICE_X42Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.275 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_3/CO[1]
                         net (fo=36, routed)          1.011    37.286    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[20]
    SLICE_X36Y79         LUT3 (Prop_lut3_I0_O)        0.332    37.618 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[19]_i_44/O
                         net (fo=1, routed)           0.000    37.618    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[19]_i_44_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.151 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    38.151    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_37_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.268 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    38.268    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_32_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.385 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    38.385    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_27_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.502 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    38.502    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_22_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.619 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_17/CO[3]
                         net (fo=1, routed)           0.000    38.619    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_17_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.736 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_12/CO[3]
                         net (fo=1, routed)           0.000    38.736    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_12_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.853 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_7/CO[3]
                         net (fo=1, routed)           0.000    38.853    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_7_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.970 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000    38.970    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_4_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.127 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_3/CO[1]
                         net (fo=36, routed)          1.185    40.312    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[19]
    SLICE_X35Y78         LUT3 (Prop_lut3_I0_O)        0.332    40.644 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[18]_i_44/O
                         net (fo=1, routed)           0.000    40.644    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[18]_i_44_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.194 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_37/CO[3]
                         net (fo=1, routed)           0.000    41.194    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_37_n_0
    SLICE_X35Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.308 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_32/CO[3]
                         net (fo=1, routed)           0.000    41.308    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_32_n_0
    SLICE_X35Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.422 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_27/CO[3]
                         net (fo=1, routed)           0.000    41.422    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_27_n_0
    SLICE_X35Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.536 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_22/CO[3]
                         net (fo=1, routed)           0.000    41.536    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_22_n_0
    SLICE_X35Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.650 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_17/CO[3]
                         net (fo=1, routed)           0.000    41.650    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_17_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.764 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_12/CO[3]
                         net (fo=1, routed)           0.000    41.764    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_12_n_0
    SLICE_X35Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.878 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_7/CO[3]
                         net (fo=1, routed)           0.000    41.878    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_7_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.992 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_4/CO[3]
                         net (fo=1, routed)           0.000    41.992    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_4_n_0
    SLICE_X35Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.149 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_3/CO[1]
                         net (fo=36, routed)          1.021    43.170    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[18]
    SLICE_X33Y81         LUT3 (Prop_lut3_I0_O)        0.329    43.499 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[17]_i_43/O
                         net (fo=1, routed)           0.000    43.499    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[17]_i_43_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    43.897 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_37/CO[3]
                         net (fo=1, routed)           0.000    43.897    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_37_n_0
    SLICE_X33Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.011 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_32/CO[3]
                         net (fo=1, routed)           0.000    44.011    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_32_n_0
    SLICE_X33Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.125 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_27/CO[3]
                         net (fo=1, routed)           0.000    44.125    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_27_n_0
    SLICE_X33Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.239 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_22/CO[3]
                         net (fo=1, routed)           0.000    44.239    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_22_n_0
    SLICE_X33Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.353 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_17/CO[3]
                         net (fo=1, routed)           0.000    44.353    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_17_n_0
    SLICE_X33Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.467 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    44.467    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_12_n_0
    SLICE_X33Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.581 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_7/CO[3]
                         net (fo=1, routed)           0.000    44.581    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_7_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.695 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_4/CO[3]
                         net (fo=1, routed)           0.000    44.695    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_4_n_0
    SLICE_X33Y89         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.852 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_3/CO[1]
                         net (fo=36, routed)          0.751    45.602    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[17]
    SLICE_X34Y86         LUT3 (Prop_lut3_I0_O)        0.329    45.931 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[16]_i_44/O
                         net (fo=1, routed)           0.000    45.931    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[16]_i_44_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.464 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    46.464    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_37_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.581 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_32/CO[3]
                         net (fo=1, routed)           0.000    46.581    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_32_n_0
    SLICE_X34Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.698 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_27/CO[3]
                         net (fo=1, routed)           0.000    46.698    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_27_n_0
    SLICE_X34Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.815 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_22/CO[3]
                         net (fo=1, routed)           0.000    46.815    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_22_n_0
    SLICE_X34Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.932 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_17/CO[3]
                         net (fo=1, routed)           0.000    46.932    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_17_n_0
    SLICE_X34Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.049 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_12/CO[3]
                         net (fo=1, routed)           0.000    47.049    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_12_n_0
    SLICE_X34Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.166 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_7/CO[3]
                         net (fo=1, routed)           0.000    47.166    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_7_n_0
    SLICE_X34Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.283 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_4/CO[3]
                         net (fo=1, routed)           0.000    47.283    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_4_n_0
    SLICE_X34Y94         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.440 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_3/CO[1]
                         net (fo=36, routed)          0.637    48.078    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[16]
    SLICE_X35Y92         LUT3 (Prop_lut3_I0_O)        0.332    48.410 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[15]_i_44/O
                         net (fo=1, routed)           0.000    48.410    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[15]_i_44_n_0
    SLICE_X35Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.960 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.960    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_37_n_0
    SLICE_X35Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.074 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    49.074    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_32_n_0
    SLICE_X35Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.188 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    49.188    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_27_n_0
    SLICE_X35Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.302 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000    49.302    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_22_n_0
    SLICE_X35Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.416 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_17/CO[3]
                         net (fo=1, routed)           0.000    49.416    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_17_n_0
    SLICE_X35Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.530 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_12/CO[3]
                         net (fo=1, routed)           0.000    49.530    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_12_n_0
    SLICE_X35Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.644 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    49.644    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_7_n_0
    SLICE_X35Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.758 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.001    49.758    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_4_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.915 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_3/CO[1]
                         net (fo=36, routed)          0.739    50.654    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[15]
    SLICE_X34Y98         LUT3 (Prop_lut3_I0_O)        0.329    50.983 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[14]_i_44/O
                         net (fo=1, routed)           0.000    50.983    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[14]_i_44_n_0
    SLICE_X34Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.516 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    51.516    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_37_n_0
    SLICE_X34Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.633 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_32/CO[3]
                         net (fo=1, routed)           0.001    51.634    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_32_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.751 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    51.751    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_27_n_0
    SLICE_X34Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.868 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_22/CO[3]
                         net (fo=1, routed)           0.000    51.868    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_22_n_0
    SLICE_X34Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.985 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_17/CO[3]
                         net (fo=1, routed)           0.000    51.985    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_17_n_0
    SLICE_X34Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.102 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    52.102    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_12_n_0
    SLICE_X34Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.219 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_7/CO[3]
                         net (fo=1, routed)           0.000    52.219    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_7_n_0
    SLICE_X34Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.336 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000    52.336    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_4_n_0
    SLICE_X34Y106        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.493 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_3/CO[1]
                         net (fo=36, routed)          0.773    53.266    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[14]
    SLICE_X33Y103        LUT3 (Prop_lut3_I0_O)        0.332    53.598 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[13]_i_44/O
                         net (fo=1, routed)           0.000    53.598    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[13]_i_44_n_0
    SLICE_X33Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.148 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_37/CO[3]
                         net (fo=1, routed)           0.000    54.148    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_37_n_0
    SLICE_X33Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.262 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_32/CO[3]
                         net (fo=1, routed)           0.000    54.262    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_32_n_0
    SLICE_X33Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.376 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_27/CO[3]
                         net (fo=1, routed)           0.000    54.376    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_27_n_0
    SLICE_X33Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.490 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    54.490    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_22_n_0
    SLICE_X33Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.604 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_17/CO[3]
                         net (fo=1, routed)           0.000    54.604    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_17_n_0
    SLICE_X33Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.718 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.718    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_12_n_0
    SLICE_X33Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.832 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_7/CO[3]
                         net (fo=1, routed)           0.000    54.832    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_7_n_0
    SLICE_X33Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.946 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    54.946    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_4_n_0
    SLICE_X33Y111        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.103 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_3/CO[1]
                         net (fo=36, routed)          0.758    55.861    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[13]
    SLICE_X32Y108        LUT3 (Prop_lut3_I0_O)        0.329    56.190 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[12]_i_44/O
                         net (fo=1, routed)           0.000    56.190    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[12]_i_44_n_0
    SLICE_X32Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.723 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    56.723    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_37_n_0
    SLICE_X32Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.840 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_32/CO[3]
                         net (fo=1, routed)           0.000    56.840    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_32_n_0
    SLICE_X32Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.957 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    56.957    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_27_n_0
    SLICE_X32Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.074 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    57.074    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_22_n_0
    SLICE_X32Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.191 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    57.191    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_17_n_0
    SLICE_X32Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.308 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_12/CO[3]
                         net (fo=1, routed)           0.000    57.308    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_12_n_0
    SLICE_X32Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.425 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_7/CO[3]
                         net (fo=1, routed)           0.000    57.425    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_7_n_0
    SLICE_X32Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.542 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000    57.542    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_4_n_0
    SLICE_X32Y116        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.699 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_3/CO[1]
                         net (fo=36, routed)          0.747    58.446    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[12]
    SLICE_X33Y113        LUT3 (Prop_lut3_I0_O)        0.332    58.778 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[11]_i_44/O
                         net (fo=1, routed)           0.000    58.778    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[11]_i_44_n_0
    SLICE_X33Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.328 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_37/CO[3]
                         net (fo=1, routed)           0.000    59.328    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_37_n_0
    SLICE_X33Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.442 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    59.442    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_32_n_0
    SLICE_X33Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.556 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    59.556    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_27_n_0
    SLICE_X33Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.670 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_22/CO[3]
                         net (fo=1, routed)           0.000    59.670    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_22_n_0
    SLICE_X33Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.784 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    59.784    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_17_n_0
    SLICE_X33Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.898 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    59.898    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_12_n_0
    SLICE_X33Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.012 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000    60.012    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_7_n_0
    SLICE_X33Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.126 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    60.126    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_4_n_0
    SLICE_X33Y121        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.283 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_3/CO[1]
                         net (fo=36, routed)          0.861    61.145    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[11]
    SLICE_X34Y116        LUT3 (Prop_lut3_I0_O)        0.329    61.474 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[10]_i_44/O
                         net (fo=1, routed)           0.000    61.474    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[10]_i_44_n_0
    SLICE_X34Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.007 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.007    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_37_n_0
    SLICE_X34Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.124 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.124    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_32_n_0
    SLICE_X34Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.241 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.241    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_27_n_0
    SLICE_X34Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.358 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_22/CO[3]
                         net (fo=1, routed)           0.000    62.358    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_22_n_0
    SLICE_X34Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.475 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    62.475    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_17_n_0
    SLICE_X34Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.592 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.592    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_12_n_0
    SLICE_X34Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.709 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000    62.709    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_7_n_0
    SLICE_X34Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.826 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.000    62.826    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_4_n_0
    SLICE_X34Y124        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.983 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_3/CO[1]
                         net (fo=36, routed)          0.760    63.743    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[10]
    SLICE_X35Y117        LUT3 (Prop_lut3_I0_O)        0.332    64.075 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[9]_i_44/O
                         net (fo=1, routed)           0.000    64.075    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[9]_i_44_n_0
    SLICE_X35Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.625 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_37/CO[3]
                         net (fo=1, routed)           0.000    64.625    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_37_n_0
    SLICE_X35Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.739 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_32/CO[3]
                         net (fo=1, routed)           0.000    64.739    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_32_n_0
    SLICE_X35Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.853 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_27/CO[3]
                         net (fo=1, routed)           0.000    64.853    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_27_n_0
    SLICE_X35Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.967 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_22/CO[3]
                         net (fo=1, routed)           0.000    64.967    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_22_n_0
    SLICE_X35Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.081 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_17/CO[3]
                         net (fo=1, routed)           0.000    65.081    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_17_n_0
    SLICE_X35Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.195 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.195    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_12_n_0
    SLICE_X35Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.309 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_7/CO[3]
                         net (fo=1, routed)           0.000    65.309    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_7_n_0
    SLICE_X35Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.423 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.009    65.432    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_4_n_0
    SLICE_X35Y125        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.589 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_3/CO[1]
                         net (fo=36, routed)          0.818    66.407    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[9]
    SLICE_X33Y122        LUT3 (Prop_lut3_I0_O)        0.329    66.736 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[8]_i_44/O
                         net (fo=1, routed)           0.000    66.736    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[8]_i_44_n_0
    SLICE_X33Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.286 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_37/CO[3]
                         net (fo=1, routed)           0.000    67.286    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_37_n_0
    SLICE_X33Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.400 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_32/CO[3]
                         net (fo=1, routed)           0.000    67.400    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_32_n_0
    SLICE_X33Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.514 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_27/CO[3]
                         net (fo=1, routed)           0.009    67.523    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_27_n_0
    SLICE_X33Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.637 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_22/CO[3]
                         net (fo=1, routed)           0.000    67.637    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_22_n_0
    SLICE_X33Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.751 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.751    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_17_n_0
    SLICE_X33Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.865 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    67.865    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_12_n_0
    SLICE_X33Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.979 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_7/CO[3]
                         net (fo=1, routed)           0.000    67.979    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_7_n_0
    SLICE_X33Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.093 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    68.093    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_4_n_0
    SLICE_X33Y130        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.250 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_3/CO[1]
                         net (fo=36, routed)          0.788    69.037    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[8]
    SLICE_X35Y127        LUT3 (Prop_lut3_I0_O)        0.329    69.366 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[7]_i_44/O
                         net (fo=1, routed)           0.000    69.366    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[7]_i_44_n_0
    SLICE_X35Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.916 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_37/CO[3]
                         net (fo=1, routed)           0.000    69.916    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_37_n_0
    SLICE_X35Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.030 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.030    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_32_n_0
    SLICE_X35Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.144 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_27/CO[3]
                         net (fo=1, routed)           0.000    70.144    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_27_n_0
    SLICE_X35Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.258 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000    70.258    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_22_n_0
    SLICE_X35Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.372 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.372    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_17_n_0
    SLICE_X35Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.486 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    70.486    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_12_n_0
    SLICE_X35Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.600 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    70.600    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_7_n_0
    SLICE_X35Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.714 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    70.714    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_4_n_0
    SLICE_X35Y135        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.871 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[7]_i_3/CO[1]
                         net (fo=36, routed)          1.166    72.037    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[7]
    SLICE_X37Y119        LUT5 (Prop_lut5_I1_O)        0.329    72.366 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[7]_i_2/O
                         net (fo=1, routed)           0.904    73.270    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[7]_i_2_n_0
    SLICE_X37Y103        LUT6 (Prop_lut6_I0_O)        0.124    73.394 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[7]_i_1/O
                         net (fo=1, routed)           0.000    73.394    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/reg_data_out[7]
    SLICE_X37Y103        FDRE                                         r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        1.653    12.832    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y103        FDRE                                         r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
                         clock pessimism              0.129    12.961    
                         clock uncertainty           -0.154    12.807    
    SLICE_X37Y103        FDRE (Setup_fdre_C_D)        0.031    12.838    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                         12.838    
                         arrival time                         -73.394    
  -------------------------------------------------------------------
                         slack                                -60.556    

Slack (VIOLATED) :        -57.578ns  (required time - arrival time)
  Source:                 design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        67.490ns  (logic 44.555ns (66.017%)  route 22.935ns (33.983%))
  Logic Levels:           240  (CARRY4=216 LUT2=1 LUT3=21 LUT5=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 12.832 - 10.000 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        1.632     2.926    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y75         FDRE                                         r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y75         FDRE (Prop_fdre_C_Q)         0.456     3.382 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/slv_reg3_reg[0]/Q
                         net (fo=36, routed)          0.477     3.859    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0__1_0[0]
    SLICE_X34Y75         LUT2 (Prop_lut2_I0_O)        0.124     3.983 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[31]_i_74/O
                         net (fo=1, routed)           0.000     3.983    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[31]_i_74_n_0
    SLICE_X34Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.496 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_59/CO[3]
                         net (fo=1, routed)           0.000     4.496    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_59_n_0
    SLICE_X34Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.613 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_50/CO[3]
                         net (fo=1, routed)           0.000     4.613    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_50_n_0
    SLICE_X34Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.730 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_41/CO[3]
                         net (fo=1, routed)           0.000     4.730    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_41_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.847 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_32/CO[3]
                         net (fo=1, routed)           0.000     4.847    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_32_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.964 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     4.964    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_23_n_0
    SLICE_X34Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.081 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.081    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_14_n_0
    SLICE_X34Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.198 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.198    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_5_n_0
    SLICE_X34Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.315 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.315    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_4_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.569 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_3/CO[0]
                         net (fo=36, routed)          0.959     6.527    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[31]
    SLICE_X37Y73         LUT3 (Prop_lut3_I0_O)        0.367     6.894 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[30]_i_44/O
                         net (fo=1, routed)           0.000     6.894    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[30]_i_44_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.444 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.444    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_37_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.558 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_32/CO[3]
                         net (fo=1, routed)           0.009     7.567    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_32_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.681 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.681    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_27_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.795 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.795    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_22_n_0
    SLICE_X37Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.909 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.909    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_17_n_0
    SLICE_X37Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.023 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.023    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_12_n_0
    SLICE_X37Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.137 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.137    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_7_n_0
    SLICE_X37Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.251 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.251    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_4_n_0
    SLICE_X37Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.408 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_3/CO[1]
                         net (fo=36, routed)          0.768     9.177    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[30]
    SLICE_X38Y76         LUT3 (Prop_lut3_I0_O)        0.329     9.506 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[29]_i_44/O
                         net (fo=1, routed)           0.000     9.506    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[29]_i_44_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.039 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    10.039    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_37_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.156 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.156    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_32_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.273 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.273    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_27_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.390 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.390    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_22_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.507 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.507    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_17_n_0
    SLICE_X38Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.624 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.624    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_12_n_0
    SLICE_X38Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.741 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.741    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_7_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.858 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.858    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_4_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.015 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_3/CO[1]
                         net (fo=36, routed)          0.990    12.005    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[29]
    SLICE_X39Y77         LUT3 (Prop_lut3_I0_O)        0.332    12.337 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[28]_i_44/O
                         net (fo=1, routed)           0.000    12.337    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[28]_i_44_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.887 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_37/CO[3]
                         net (fo=1, routed)           0.000    12.887    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_37_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.001 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_32/CO[3]
                         net (fo=1, routed)           0.000    13.001    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_32_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.115 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.115    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_27_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.229 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.229    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_22_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.343 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_17/CO[3]
                         net (fo=1, routed)           0.000    13.343    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_17_n_0
    SLICE_X39Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.457 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.457    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_12_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.571 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.571    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_7_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.685 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.685    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_4_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.842 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_3/CO[1]
                         net (fo=36, routed)          0.974    14.816    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[28]
    SLICE_X40Y77         LUT3 (Prop_lut3_I0_O)        0.329    15.145 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[27]_i_44/O
                         net (fo=1, routed)           0.000    15.145    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[27]_i_44_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.695 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    15.695    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_37_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.809 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    15.809    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_32_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.923 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    15.923    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_27_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.037 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    16.037    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_22_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.151 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    16.151    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_17_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.265 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.265    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_12_n_0
    SLICE_X40Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.379 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.379    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_7_n_0
    SLICE_X40Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.493 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.493    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_4_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.650 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_3/CO[1]
                         net (fo=36, routed)          0.960    17.610    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[27]
    SLICE_X47Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    18.395 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    18.395    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_37_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.509 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.509    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_32_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.623 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    18.623    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_27_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.737 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_22/CO[3]
                         net (fo=1, routed)           0.000    18.737    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_22_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.851 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_17/CO[3]
                         net (fo=1, routed)           0.000    18.851    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_17_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.965 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_12/CO[3]
                         net (fo=1, routed)           0.000    18.965    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_12_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.079 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_7/CO[3]
                         net (fo=1, routed)           0.000    19.079    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_7_n_0
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.193 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_4/CO[3]
                         net (fo=1, routed)           0.000    19.193    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_4_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.350 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_3/CO[1]
                         net (fo=36, routed)          0.883    20.233    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[26]
    SLICE_X46Y80         LUT3 (Prop_lut3_I0_O)        0.329    20.562 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[25]_i_44/O
                         net (fo=1, routed)           0.000    20.562    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[25]_i_44_n_0
    SLICE_X46Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.095 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    21.095    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_37_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.212 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_32/CO[3]
                         net (fo=1, routed)           0.000    21.212    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_32_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.329 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_27/CO[3]
                         net (fo=1, routed)           0.000    21.329    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_27_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.446 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_22/CO[3]
                         net (fo=1, routed)           0.000    21.446    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_22_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.563 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_17/CO[3]
                         net (fo=1, routed)           0.000    21.563    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_17_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.680 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_12/CO[3]
                         net (fo=1, routed)           0.000    21.680    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_12_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.797 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_7/CO[3]
                         net (fo=1, routed)           0.000    21.797    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_7_n_0
    SLICE_X46Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.914 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_4/CO[3]
                         net (fo=1, routed)           0.000    21.914    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_4_n_0
    SLICE_X46Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.071 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_3/CO[1]
                         net (fo=36, routed)          1.052    23.123    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[25]
    SLICE_X45Y80         LUT3 (Prop_lut3_I0_O)        0.332    23.455 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[24]_i_44/O
                         net (fo=1, routed)           0.000    23.455    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[24]_i_44_n_0
    SLICE_X45Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.005 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.005    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_37_n_0
    SLICE_X45Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.119 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    24.119    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_32_n_0
    SLICE_X45Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.233 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    24.233    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_27_n_0
    SLICE_X45Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.347 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    24.347    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_22_n_0
    SLICE_X45Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.461 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.461    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_17_n_0
    SLICE_X45Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.575 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_12/CO[3]
                         net (fo=1, routed)           0.000    24.575    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_12_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.689 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_7/CO[3]
                         net (fo=1, routed)           0.000    24.689    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_7_n_0
    SLICE_X45Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.803 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_4/CO[3]
                         net (fo=1, routed)           0.000    24.803    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_4_n_0
    SLICE_X45Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.960 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_3/CO[1]
                         net (fo=36, routed)          1.110    26.069    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[24]
    SLICE_X44Y80         LUT3 (Prop_lut3_I0_O)        0.329    26.398 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[23]_i_44/O
                         net (fo=1, routed)           0.000    26.398    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[23]_i_44_n_0
    SLICE_X44Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.948 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_37/CO[3]
                         net (fo=1, routed)           0.000    26.948    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_37_n_0
    SLICE_X44Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.062 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.062    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_32_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.176 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.176    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_27_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.290 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.290    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_22_n_0
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.404 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_17/CO[3]
                         net (fo=1, routed)           0.000    27.404    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_17_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.518 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_12/CO[3]
                         net (fo=1, routed)           0.000    27.518    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_12_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.632 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_7/CO[3]
                         net (fo=1, routed)           0.000    27.632    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_7_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.746 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.746    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_4_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.903 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_3/CO[1]
                         net (fo=36, routed)          1.028    28.932    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[23]
    SLICE_X41Y80         LUT3 (Prop_lut3_I0_O)        0.329    29.261 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[22]_i_44/O
                         net (fo=1, routed)           0.000    29.261    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[22]_i_44_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.811 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_37/CO[3]
                         net (fo=1, routed)           0.000    29.811    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_37_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.925 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_32/CO[3]
                         net (fo=1, routed)           0.000    29.925    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_32_n_0
    SLICE_X41Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.039 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_27/CO[3]
                         net (fo=1, routed)           0.000    30.039    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_27_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.153 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_22/CO[3]
                         net (fo=1, routed)           0.000    30.153    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_22_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.267 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_17/CO[3]
                         net (fo=1, routed)           0.000    30.267    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_17_n_0
    SLICE_X41Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.381 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    30.381    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_12_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.495 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_7/CO[3]
                         net (fo=1, routed)           0.000    30.495    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_7_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.609 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_4/CO[3]
                         net (fo=1, routed)           0.000    30.609    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_4_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.766 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_3/CO[1]
                         net (fo=36, routed)          1.005    31.771    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[22]
    SLICE_X43Y78         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    32.556 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_37/CO[3]
                         net (fo=1, routed)           0.000    32.556    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_37_n_0
    SLICE_X43Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.670 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_32/CO[3]
                         net (fo=1, routed)           0.000    32.670    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_32_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.784 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_27/CO[3]
                         net (fo=1, routed)           0.000    32.784    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_27_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.898 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_22/CO[3]
                         net (fo=1, routed)           0.000    32.898    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_22_n_0
    SLICE_X43Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.012 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_17/CO[3]
                         net (fo=1, routed)           0.000    33.012    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_17_n_0
    SLICE_X43Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.126 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    33.126    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_12_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.240 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_7/CO[3]
                         net (fo=1, routed)           0.000    33.240    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_7_n_0
    SLICE_X43Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.354 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_4/CO[3]
                         net (fo=1, routed)           0.000    33.354    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_4_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.511 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_3/CO[1]
                         net (fo=36, routed)          0.926    34.437    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[21]
    SLICE_X42Y80         LUT3 (Prop_lut3_I0_O)        0.329    34.766 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[20]_i_44/O
                         net (fo=1, routed)           0.000    34.766    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[20]_i_44_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.299 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    35.299    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_37_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.416 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    35.416    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_32_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.533 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    35.533    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_27_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.650 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_22/CO[3]
                         net (fo=1, routed)           0.000    35.650    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_22_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.767 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_17/CO[3]
                         net (fo=1, routed)           0.000    35.767    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_17_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.884 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_12/CO[3]
                         net (fo=1, routed)           0.000    35.884    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_12_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.001 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_7/CO[3]
                         net (fo=1, routed)           0.000    36.001    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_7_n_0
    SLICE_X42Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.118 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_4/CO[3]
                         net (fo=1, routed)           0.000    36.118    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_4_n_0
    SLICE_X42Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.275 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_3/CO[1]
                         net (fo=36, routed)          1.011    37.286    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[20]
    SLICE_X36Y79         LUT3 (Prop_lut3_I0_O)        0.332    37.618 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[19]_i_44/O
                         net (fo=1, routed)           0.000    37.618    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[19]_i_44_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.151 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    38.151    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_37_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.268 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    38.268    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_32_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.385 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    38.385    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_27_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.502 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    38.502    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_22_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.619 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_17/CO[3]
                         net (fo=1, routed)           0.000    38.619    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_17_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.736 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_12/CO[3]
                         net (fo=1, routed)           0.000    38.736    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_12_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.853 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_7/CO[3]
                         net (fo=1, routed)           0.000    38.853    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_7_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.970 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000    38.970    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_4_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.127 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_3/CO[1]
                         net (fo=36, routed)          1.185    40.312    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[19]
    SLICE_X35Y78         LUT3 (Prop_lut3_I0_O)        0.332    40.644 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[18]_i_44/O
                         net (fo=1, routed)           0.000    40.644    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[18]_i_44_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.194 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_37/CO[3]
                         net (fo=1, routed)           0.000    41.194    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_37_n_0
    SLICE_X35Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.308 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_32/CO[3]
                         net (fo=1, routed)           0.000    41.308    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_32_n_0
    SLICE_X35Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.422 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_27/CO[3]
                         net (fo=1, routed)           0.000    41.422    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_27_n_0
    SLICE_X35Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.536 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_22/CO[3]
                         net (fo=1, routed)           0.000    41.536    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_22_n_0
    SLICE_X35Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.650 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_17/CO[3]
                         net (fo=1, routed)           0.000    41.650    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_17_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.764 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_12/CO[3]
                         net (fo=1, routed)           0.000    41.764    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_12_n_0
    SLICE_X35Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.878 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_7/CO[3]
                         net (fo=1, routed)           0.000    41.878    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_7_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.992 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_4/CO[3]
                         net (fo=1, routed)           0.000    41.992    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_4_n_0
    SLICE_X35Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.149 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_3/CO[1]
                         net (fo=36, routed)          1.021    43.170    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[18]
    SLICE_X33Y81         LUT3 (Prop_lut3_I0_O)        0.329    43.499 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[17]_i_43/O
                         net (fo=1, routed)           0.000    43.499    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[17]_i_43_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    43.897 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_37/CO[3]
                         net (fo=1, routed)           0.000    43.897    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_37_n_0
    SLICE_X33Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.011 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_32/CO[3]
                         net (fo=1, routed)           0.000    44.011    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_32_n_0
    SLICE_X33Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.125 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_27/CO[3]
                         net (fo=1, routed)           0.000    44.125    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_27_n_0
    SLICE_X33Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.239 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_22/CO[3]
                         net (fo=1, routed)           0.000    44.239    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_22_n_0
    SLICE_X33Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.353 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_17/CO[3]
                         net (fo=1, routed)           0.000    44.353    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_17_n_0
    SLICE_X33Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.467 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    44.467    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_12_n_0
    SLICE_X33Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.581 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_7/CO[3]
                         net (fo=1, routed)           0.000    44.581    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_7_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.695 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_4/CO[3]
                         net (fo=1, routed)           0.000    44.695    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_4_n_0
    SLICE_X33Y89         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.852 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_3/CO[1]
                         net (fo=36, routed)          0.751    45.602    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[17]
    SLICE_X34Y86         LUT3 (Prop_lut3_I0_O)        0.329    45.931 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[16]_i_44/O
                         net (fo=1, routed)           0.000    45.931    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[16]_i_44_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.464 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    46.464    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_37_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.581 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_32/CO[3]
                         net (fo=1, routed)           0.000    46.581    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_32_n_0
    SLICE_X34Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.698 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_27/CO[3]
                         net (fo=1, routed)           0.000    46.698    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_27_n_0
    SLICE_X34Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.815 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_22/CO[3]
                         net (fo=1, routed)           0.000    46.815    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_22_n_0
    SLICE_X34Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.932 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_17/CO[3]
                         net (fo=1, routed)           0.000    46.932    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_17_n_0
    SLICE_X34Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.049 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_12/CO[3]
                         net (fo=1, routed)           0.000    47.049    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_12_n_0
    SLICE_X34Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.166 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_7/CO[3]
                         net (fo=1, routed)           0.000    47.166    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_7_n_0
    SLICE_X34Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.283 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_4/CO[3]
                         net (fo=1, routed)           0.000    47.283    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_4_n_0
    SLICE_X34Y94         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.440 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_3/CO[1]
                         net (fo=36, routed)          0.637    48.078    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[16]
    SLICE_X35Y92         LUT3 (Prop_lut3_I0_O)        0.332    48.410 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[15]_i_44/O
                         net (fo=1, routed)           0.000    48.410    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[15]_i_44_n_0
    SLICE_X35Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.960 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.960    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_37_n_0
    SLICE_X35Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.074 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    49.074    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_32_n_0
    SLICE_X35Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.188 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    49.188    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_27_n_0
    SLICE_X35Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.302 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000    49.302    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_22_n_0
    SLICE_X35Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.416 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_17/CO[3]
                         net (fo=1, routed)           0.000    49.416    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_17_n_0
    SLICE_X35Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.530 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_12/CO[3]
                         net (fo=1, routed)           0.000    49.530    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_12_n_0
    SLICE_X35Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.644 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    49.644    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_7_n_0
    SLICE_X35Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.758 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.001    49.758    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_4_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.915 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_3/CO[1]
                         net (fo=36, routed)          0.739    50.654    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[15]
    SLICE_X34Y98         LUT3 (Prop_lut3_I0_O)        0.329    50.983 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[14]_i_44/O
                         net (fo=1, routed)           0.000    50.983    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[14]_i_44_n_0
    SLICE_X34Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.516 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    51.516    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_37_n_0
    SLICE_X34Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.633 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_32/CO[3]
                         net (fo=1, routed)           0.001    51.634    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_32_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.751 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    51.751    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_27_n_0
    SLICE_X34Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.868 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_22/CO[3]
                         net (fo=1, routed)           0.000    51.868    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_22_n_0
    SLICE_X34Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.985 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_17/CO[3]
                         net (fo=1, routed)           0.000    51.985    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_17_n_0
    SLICE_X34Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.102 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    52.102    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_12_n_0
    SLICE_X34Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.219 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_7/CO[3]
                         net (fo=1, routed)           0.000    52.219    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_7_n_0
    SLICE_X34Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.336 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000    52.336    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_4_n_0
    SLICE_X34Y106        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.493 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_3/CO[1]
                         net (fo=36, routed)          0.773    53.266    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[14]
    SLICE_X33Y103        LUT3 (Prop_lut3_I0_O)        0.332    53.598 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[13]_i_44/O
                         net (fo=1, routed)           0.000    53.598    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[13]_i_44_n_0
    SLICE_X33Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.148 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_37/CO[3]
                         net (fo=1, routed)           0.000    54.148    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_37_n_0
    SLICE_X33Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.262 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_32/CO[3]
                         net (fo=1, routed)           0.000    54.262    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_32_n_0
    SLICE_X33Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.376 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_27/CO[3]
                         net (fo=1, routed)           0.000    54.376    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_27_n_0
    SLICE_X33Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.490 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    54.490    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_22_n_0
    SLICE_X33Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.604 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_17/CO[3]
                         net (fo=1, routed)           0.000    54.604    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_17_n_0
    SLICE_X33Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.718 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.718    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_12_n_0
    SLICE_X33Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.832 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_7/CO[3]
                         net (fo=1, routed)           0.000    54.832    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_7_n_0
    SLICE_X33Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.946 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    54.946    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_4_n_0
    SLICE_X33Y111        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.103 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_3/CO[1]
                         net (fo=36, routed)          0.758    55.861    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[13]
    SLICE_X32Y108        LUT3 (Prop_lut3_I0_O)        0.329    56.190 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[12]_i_44/O
                         net (fo=1, routed)           0.000    56.190    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[12]_i_44_n_0
    SLICE_X32Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.723 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    56.723    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_37_n_0
    SLICE_X32Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.840 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_32/CO[3]
                         net (fo=1, routed)           0.000    56.840    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_32_n_0
    SLICE_X32Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.957 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    56.957    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_27_n_0
    SLICE_X32Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.074 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    57.074    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_22_n_0
    SLICE_X32Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.191 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    57.191    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_17_n_0
    SLICE_X32Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.308 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_12/CO[3]
                         net (fo=1, routed)           0.000    57.308    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_12_n_0
    SLICE_X32Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.425 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_7/CO[3]
                         net (fo=1, routed)           0.000    57.425    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_7_n_0
    SLICE_X32Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.542 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000    57.542    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_4_n_0
    SLICE_X32Y116        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.699 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_3/CO[1]
                         net (fo=36, routed)          0.747    58.446    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[12]
    SLICE_X33Y113        LUT3 (Prop_lut3_I0_O)        0.332    58.778 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[11]_i_44/O
                         net (fo=1, routed)           0.000    58.778    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[11]_i_44_n_0
    SLICE_X33Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.328 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_37/CO[3]
                         net (fo=1, routed)           0.000    59.328    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_37_n_0
    SLICE_X33Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.442 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    59.442    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_32_n_0
    SLICE_X33Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.556 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    59.556    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_27_n_0
    SLICE_X33Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.670 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_22/CO[3]
                         net (fo=1, routed)           0.000    59.670    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_22_n_0
    SLICE_X33Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.784 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    59.784    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_17_n_0
    SLICE_X33Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.898 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    59.898    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_12_n_0
    SLICE_X33Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.012 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000    60.012    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_7_n_0
    SLICE_X33Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.126 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    60.126    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_4_n_0
    SLICE_X33Y121        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.283 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_3/CO[1]
                         net (fo=36, routed)          0.861    61.145    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[11]
    SLICE_X34Y116        LUT3 (Prop_lut3_I0_O)        0.329    61.474 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[10]_i_44/O
                         net (fo=1, routed)           0.000    61.474    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[10]_i_44_n_0
    SLICE_X34Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.007 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.007    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_37_n_0
    SLICE_X34Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.124 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.124    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_32_n_0
    SLICE_X34Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.241 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.241    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_27_n_0
    SLICE_X34Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.358 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_22/CO[3]
                         net (fo=1, routed)           0.000    62.358    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_22_n_0
    SLICE_X34Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.475 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    62.475    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_17_n_0
    SLICE_X34Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.592 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.592    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_12_n_0
    SLICE_X34Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.709 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000    62.709    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_7_n_0
    SLICE_X34Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.826 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.000    62.826    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_4_n_0
    SLICE_X34Y124        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.983 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_3/CO[1]
                         net (fo=36, routed)          0.760    63.743    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[10]
    SLICE_X35Y117        LUT3 (Prop_lut3_I0_O)        0.332    64.075 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[9]_i_44/O
                         net (fo=1, routed)           0.000    64.075    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[9]_i_44_n_0
    SLICE_X35Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.625 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_37/CO[3]
                         net (fo=1, routed)           0.000    64.625    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_37_n_0
    SLICE_X35Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.739 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_32/CO[3]
                         net (fo=1, routed)           0.000    64.739    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_32_n_0
    SLICE_X35Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.853 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_27/CO[3]
                         net (fo=1, routed)           0.000    64.853    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_27_n_0
    SLICE_X35Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.967 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_22/CO[3]
                         net (fo=1, routed)           0.000    64.967    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_22_n_0
    SLICE_X35Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.081 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_17/CO[3]
                         net (fo=1, routed)           0.000    65.081    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_17_n_0
    SLICE_X35Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.195 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.195    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_12_n_0
    SLICE_X35Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.309 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_7/CO[3]
                         net (fo=1, routed)           0.000    65.309    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_7_n_0
    SLICE_X35Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.423 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.009    65.432    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_4_n_0
    SLICE_X35Y125        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.589 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_3/CO[1]
                         net (fo=36, routed)          0.818    66.407    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[9]
    SLICE_X33Y122        LUT3 (Prop_lut3_I0_O)        0.329    66.736 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[8]_i_44/O
                         net (fo=1, routed)           0.000    66.736    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[8]_i_44_n_0
    SLICE_X33Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.286 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_37/CO[3]
                         net (fo=1, routed)           0.000    67.286    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_37_n_0
    SLICE_X33Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.400 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_32/CO[3]
                         net (fo=1, routed)           0.000    67.400    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_32_n_0
    SLICE_X33Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.514 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_27/CO[3]
                         net (fo=1, routed)           0.009    67.523    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_27_n_0
    SLICE_X33Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.637 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_22/CO[3]
                         net (fo=1, routed)           0.000    67.637    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_22_n_0
    SLICE_X33Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.751 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.751    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_17_n_0
    SLICE_X33Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.865 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    67.865    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_12_n_0
    SLICE_X33Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.979 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_7/CO[3]
                         net (fo=1, routed)           0.000    67.979    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_7_n_0
    SLICE_X33Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.093 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    68.093    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_4_n_0
    SLICE_X33Y130        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.250 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[8]_i_3/CO[1]
                         net (fo=36, routed)          0.588    68.838    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[8]
    SLICE_X37Y130        LUT5 (Prop_lut5_I1_O)        0.329    69.167 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[8]_i_2/O
                         net (fo=1, routed)           1.126    70.292    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[8]_i_2_n_0
    SLICE_X37Y105        LUT6 (Prop_lut6_I0_O)        0.124    70.416 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[8]_i_1/O
                         net (fo=1, routed)           0.000    70.416    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/reg_data_out[8]
    SLICE_X37Y105        FDRE                                         r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        1.653    12.832    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y105        FDRE                                         r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[8]/C
                         clock pessimism              0.129    12.961    
                         clock uncertainty           -0.154    12.807    
    SLICE_X37Y105        FDRE (Setup_fdre_C_D)        0.031    12.838    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[8]
  -------------------------------------------------------------------
                         required time                         12.838    
                         arrival time                         -70.416    
  -------------------------------------------------------------------
                         slack                                -57.578    

Slack (VIOLATED) :        -54.970ns  (required time - arrival time)
  Source:                 design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        64.930ns  (logic 42.721ns (65.796%)  route 22.209ns (34.204%))
  Logic Levels:           230  (CARRY4=207 LUT2=1 LUT3=20 LUT5=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 12.832 - 10.000 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        1.632     2.926    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y75         FDRE                                         r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y75         FDRE (Prop_fdre_C_Q)         0.456     3.382 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/slv_reg3_reg[0]/Q
                         net (fo=36, routed)          0.477     3.859    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0__1_0[0]
    SLICE_X34Y75         LUT2 (Prop_lut2_I0_O)        0.124     3.983 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[31]_i_74/O
                         net (fo=1, routed)           0.000     3.983    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[31]_i_74_n_0
    SLICE_X34Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.496 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_59/CO[3]
                         net (fo=1, routed)           0.000     4.496    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_59_n_0
    SLICE_X34Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.613 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_50/CO[3]
                         net (fo=1, routed)           0.000     4.613    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_50_n_0
    SLICE_X34Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.730 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_41/CO[3]
                         net (fo=1, routed)           0.000     4.730    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_41_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.847 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_32/CO[3]
                         net (fo=1, routed)           0.000     4.847    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_32_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.964 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     4.964    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_23_n_0
    SLICE_X34Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.081 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.081    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_14_n_0
    SLICE_X34Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.198 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.198    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_5_n_0
    SLICE_X34Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.315 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.315    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_4_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.569 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[31]_i_3/CO[0]
                         net (fo=36, routed)          0.959     6.527    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[31]
    SLICE_X37Y73         LUT3 (Prop_lut3_I0_O)        0.367     6.894 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[30]_i_44/O
                         net (fo=1, routed)           0.000     6.894    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[30]_i_44_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.444 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.444    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_37_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.558 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_32/CO[3]
                         net (fo=1, routed)           0.009     7.567    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_32_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.681 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.681    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_27_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.795 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.795    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_22_n_0
    SLICE_X37Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.909 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.909    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_17_n_0
    SLICE_X37Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.023 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.023    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_12_n_0
    SLICE_X37Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.137 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.137    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_7_n_0
    SLICE_X37Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.251 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.251    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_4_n_0
    SLICE_X37Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.408 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[30]_i_3/CO[1]
                         net (fo=36, routed)          0.768     9.177    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[30]
    SLICE_X38Y76         LUT3 (Prop_lut3_I0_O)        0.329     9.506 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[29]_i_44/O
                         net (fo=1, routed)           0.000     9.506    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[29]_i_44_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.039 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    10.039    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_37_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.156 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.156    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_32_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.273 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.273    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_27_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.390 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.390    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_22_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.507 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.507    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_17_n_0
    SLICE_X38Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.624 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.624    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_12_n_0
    SLICE_X38Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.741 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.741    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_7_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.858 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.858    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_4_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.015 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[29]_i_3/CO[1]
                         net (fo=36, routed)          0.990    12.005    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[29]
    SLICE_X39Y77         LUT3 (Prop_lut3_I0_O)        0.332    12.337 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[28]_i_44/O
                         net (fo=1, routed)           0.000    12.337    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[28]_i_44_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.887 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_37/CO[3]
                         net (fo=1, routed)           0.000    12.887    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_37_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.001 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_32/CO[3]
                         net (fo=1, routed)           0.000    13.001    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_32_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.115 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.115    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_27_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.229 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.229    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_22_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.343 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_17/CO[3]
                         net (fo=1, routed)           0.000    13.343    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_17_n_0
    SLICE_X39Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.457 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.457    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_12_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.571 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.571    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_7_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.685 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.685    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_4_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.842 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[28]_i_3/CO[1]
                         net (fo=36, routed)          0.974    14.816    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[28]
    SLICE_X40Y77         LUT3 (Prop_lut3_I0_O)        0.329    15.145 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[27]_i_44/O
                         net (fo=1, routed)           0.000    15.145    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[27]_i_44_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.695 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    15.695    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_37_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.809 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    15.809    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_32_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.923 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    15.923    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_27_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.037 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    16.037    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_22_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.151 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    16.151    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_17_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.265 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.265    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_12_n_0
    SLICE_X40Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.379 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.379    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_7_n_0
    SLICE_X40Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.493 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.493    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_4_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.650 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[27]_i_3/CO[1]
                         net (fo=36, routed)          0.960    17.610    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[27]
    SLICE_X47Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    18.395 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    18.395    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_37_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.509 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.509    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_32_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.623 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    18.623    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_27_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.737 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_22/CO[3]
                         net (fo=1, routed)           0.000    18.737    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_22_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.851 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_17/CO[3]
                         net (fo=1, routed)           0.000    18.851    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_17_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.965 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_12/CO[3]
                         net (fo=1, routed)           0.000    18.965    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_12_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.079 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_7/CO[3]
                         net (fo=1, routed)           0.000    19.079    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_7_n_0
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.193 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_4/CO[3]
                         net (fo=1, routed)           0.000    19.193    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_4_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.350 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[26]_i_3/CO[1]
                         net (fo=36, routed)          0.883    20.233    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[26]
    SLICE_X46Y80         LUT3 (Prop_lut3_I0_O)        0.329    20.562 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[25]_i_44/O
                         net (fo=1, routed)           0.000    20.562    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[25]_i_44_n_0
    SLICE_X46Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.095 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    21.095    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_37_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.212 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_32/CO[3]
                         net (fo=1, routed)           0.000    21.212    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_32_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.329 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_27/CO[3]
                         net (fo=1, routed)           0.000    21.329    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_27_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.446 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_22/CO[3]
                         net (fo=1, routed)           0.000    21.446    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_22_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.563 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_17/CO[3]
                         net (fo=1, routed)           0.000    21.563    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_17_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.680 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_12/CO[3]
                         net (fo=1, routed)           0.000    21.680    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_12_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.797 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_7/CO[3]
                         net (fo=1, routed)           0.000    21.797    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_7_n_0
    SLICE_X46Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.914 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_4/CO[3]
                         net (fo=1, routed)           0.000    21.914    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_4_n_0
    SLICE_X46Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.071 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[25]_i_3/CO[1]
                         net (fo=36, routed)          1.052    23.123    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[25]
    SLICE_X45Y80         LUT3 (Prop_lut3_I0_O)        0.332    23.455 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[24]_i_44/O
                         net (fo=1, routed)           0.000    23.455    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[24]_i_44_n_0
    SLICE_X45Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.005 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.005    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_37_n_0
    SLICE_X45Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.119 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    24.119    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_32_n_0
    SLICE_X45Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.233 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    24.233    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_27_n_0
    SLICE_X45Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.347 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    24.347    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_22_n_0
    SLICE_X45Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.461 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.461    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_17_n_0
    SLICE_X45Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.575 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_12/CO[3]
                         net (fo=1, routed)           0.000    24.575    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_12_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.689 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_7/CO[3]
                         net (fo=1, routed)           0.000    24.689    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_7_n_0
    SLICE_X45Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.803 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_4/CO[3]
                         net (fo=1, routed)           0.000    24.803    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_4_n_0
    SLICE_X45Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.960 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[24]_i_3/CO[1]
                         net (fo=36, routed)          1.110    26.069    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[24]
    SLICE_X44Y80         LUT3 (Prop_lut3_I0_O)        0.329    26.398 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[23]_i_44/O
                         net (fo=1, routed)           0.000    26.398    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[23]_i_44_n_0
    SLICE_X44Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.948 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_37/CO[3]
                         net (fo=1, routed)           0.000    26.948    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_37_n_0
    SLICE_X44Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.062 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.062    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_32_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.176 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.176    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_27_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.290 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.290    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_22_n_0
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.404 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_17/CO[3]
                         net (fo=1, routed)           0.000    27.404    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_17_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.518 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_12/CO[3]
                         net (fo=1, routed)           0.000    27.518    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_12_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.632 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_7/CO[3]
                         net (fo=1, routed)           0.000    27.632    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_7_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.746 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.746    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_4_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.903 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[23]_i_3/CO[1]
                         net (fo=36, routed)          1.028    28.932    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[23]
    SLICE_X41Y80         LUT3 (Prop_lut3_I0_O)        0.329    29.261 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[22]_i_44/O
                         net (fo=1, routed)           0.000    29.261    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[22]_i_44_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.811 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_37/CO[3]
                         net (fo=1, routed)           0.000    29.811    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_37_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.925 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_32/CO[3]
                         net (fo=1, routed)           0.000    29.925    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_32_n_0
    SLICE_X41Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.039 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_27/CO[3]
                         net (fo=1, routed)           0.000    30.039    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_27_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.153 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_22/CO[3]
                         net (fo=1, routed)           0.000    30.153    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_22_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.267 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_17/CO[3]
                         net (fo=1, routed)           0.000    30.267    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_17_n_0
    SLICE_X41Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.381 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    30.381    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_12_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.495 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_7/CO[3]
                         net (fo=1, routed)           0.000    30.495    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_7_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.609 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_4/CO[3]
                         net (fo=1, routed)           0.000    30.609    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_4_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.766 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[22]_i_3/CO[1]
                         net (fo=36, routed)          1.005    31.771    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[22]
    SLICE_X43Y78         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    32.556 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_37/CO[3]
                         net (fo=1, routed)           0.000    32.556    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_37_n_0
    SLICE_X43Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.670 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_32/CO[3]
                         net (fo=1, routed)           0.000    32.670    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_32_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.784 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_27/CO[3]
                         net (fo=1, routed)           0.000    32.784    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_27_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.898 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_22/CO[3]
                         net (fo=1, routed)           0.000    32.898    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_22_n_0
    SLICE_X43Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.012 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_17/CO[3]
                         net (fo=1, routed)           0.000    33.012    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_17_n_0
    SLICE_X43Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.126 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    33.126    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_12_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.240 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_7/CO[3]
                         net (fo=1, routed)           0.000    33.240    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_7_n_0
    SLICE_X43Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.354 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_4/CO[3]
                         net (fo=1, routed)           0.000    33.354    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_4_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.511 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[21]_i_3/CO[1]
                         net (fo=36, routed)          0.926    34.437    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[21]
    SLICE_X42Y80         LUT3 (Prop_lut3_I0_O)        0.329    34.766 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[20]_i_44/O
                         net (fo=1, routed)           0.000    34.766    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[20]_i_44_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.299 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    35.299    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_37_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.416 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    35.416    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_32_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.533 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    35.533    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_27_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.650 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_22/CO[3]
                         net (fo=1, routed)           0.000    35.650    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_22_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.767 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_17/CO[3]
                         net (fo=1, routed)           0.000    35.767    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_17_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.884 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_12/CO[3]
                         net (fo=1, routed)           0.000    35.884    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_12_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.001 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_7/CO[3]
                         net (fo=1, routed)           0.000    36.001    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_7_n_0
    SLICE_X42Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.118 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_4/CO[3]
                         net (fo=1, routed)           0.000    36.118    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_4_n_0
    SLICE_X42Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.275 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[20]_i_3/CO[1]
                         net (fo=36, routed)          1.011    37.286    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[20]
    SLICE_X36Y79         LUT3 (Prop_lut3_I0_O)        0.332    37.618 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[19]_i_44/O
                         net (fo=1, routed)           0.000    37.618    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[19]_i_44_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.151 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    38.151    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_37_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.268 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    38.268    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_32_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.385 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    38.385    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_27_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.502 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    38.502    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_22_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.619 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_17/CO[3]
                         net (fo=1, routed)           0.000    38.619    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_17_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.736 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_12/CO[3]
                         net (fo=1, routed)           0.000    38.736    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_12_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.853 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_7/CO[3]
                         net (fo=1, routed)           0.000    38.853    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_7_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.970 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000    38.970    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_4_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.127 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[19]_i_3/CO[1]
                         net (fo=36, routed)          1.185    40.312    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[19]
    SLICE_X35Y78         LUT3 (Prop_lut3_I0_O)        0.332    40.644 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[18]_i_44/O
                         net (fo=1, routed)           0.000    40.644    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[18]_i_44_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.194 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_37/CO[3]
                         net (fo=1, routed)           0.000    41.194    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_37_n_0
    SLICE_X35Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.308 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_32/CO[3]
                         net (fo=1, routed)           0.000    41.308    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_32_n_0
    SLICE_X35Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.422 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_27/CO[3]
                         net (fo=1, routed)           0.000    41.422    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_27_n_0
    SLICE_X35Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.536 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_22/CO[3]
                         net (fo=1, routed)           0.000    41.536    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_22_n_0
    SLICE_X35Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.650 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_17/CO[3]
                         net (fo=1, routed)           0.000    41.650    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_17_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.764 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_12/CO[3]
                         net (fo=1, routed)           0.000    41.764    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_12_n_0
    SLICE_X35Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.878 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_7/CO[3]
                         net (fo=1, routed)           0.000    41.878    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_7_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.992 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_4/CO[3]
                         net (fo=1, routed)           0.000    41.992    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_4_n_0
    SLICE_X35Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.149 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[18]_i_3/CO[1]
                         net (fo=36, routed)          1.021    43.170    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[18]
    SLICE_X33Y81         LUT3 (Prop_lut3_I0_O)        0.329    43.499 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[17]_i_43/O
                         net (fo=1, routed)           0.000    43.499    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[17]_i_43_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    43.897 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_37/CO[3]
                         net (fo=1, routed)           0.000    43.897    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_37_n_0
    SLICE_X33Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.011 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_32/CO[3]
                         net (fo=1, routed)           0.000    44.011    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_32_n_0
    SLICE_X33Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.125 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_27/CO[3]
                         net (fo=1, routed)           0.000    44.125    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_27_n_0
    SLICE_X33Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.239 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_22/CO[3]
                         net (fo=1, routed)           0.000    44.239    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_22_n_0
    SLICE_X33Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.353 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_17/CO[3]
                         net (fo=1, routed)           0.000    44.353    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_17_n_0
    SLICE_X33Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.467 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    44.467    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_12_n_0
    SLICE_X33Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.581 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_7/CO[3]
                         net (fo=1, routed)           0.000    44.581    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_7_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.695 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_4/CO[3]
                         net (fo=1, routed)           0.000    44.695    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_4_n_0
    SLICE_X33Y89         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.852 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[17]_i_3/CO[1]
                         net (fo=36, routed)          0.751    45.602    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[17]
    SLICE_X34Y86         LUT3 (Prop_lut3_I0_O)        0.329    45.931 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[16]_i_44/O
                         net (fo=1, routed)           0.000    45.931    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[16]_i_44_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.464 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    46.464    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_37_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.581 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_32/CO[3]
                         net (fo=1, routed)           0.000    46.581    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_32_n_0
    SLICE_X34Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.698 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_27/CO[3]
                         net (fo=1, routed)           0.000    46.698    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_27_n_0
    SLICE_X34Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.815 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_22/CO[3]
                         net (fo=1, routed)           0.000    46.815    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_22_n_0
    SLICE_X34Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.932 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_17/CO[3]
                         net (fo=1, routed)           0.000    46.932    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_17_n_0
    SLICE_X34Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.049 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_12/CO[3]
                         net (fo=1, routed)           0.000    47.049    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_12_n_0
    SLICE_X34Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.166 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_7/CO[3]
                         net (fo=1, routed)           0.000    47.166    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_7_n_0
    SLICE_X34Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.283 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_4/CO[3]
                         net (fo=1, routed)           0.000    47.283    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_4_n_0
    SLICE_X34Y94         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.440 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[16]_i_3/CO[1]
                         net (fo=36, routed)          0.637    48.078    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[16]
    SLICE_X35Y92         LUT3 (Prop_lut3_I0_O)        0.332    48.410 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[15]_i_44/O
                         net (fo=1, routed)           0.000    48.410    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[15]_i_44_n_0
    SLICE_X35Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.960 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.960    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_37_n_0
    SLICE_X35Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.074 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    49.074    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_32_n_0
    SLICE_X35Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.188 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    49.188    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_27_n_0
    SLICE_X35Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.302 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000    49.302    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_22_n_0
    SLICE_X35Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.416 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_17/CO[3]
                         net (fo=1, routed)           0.000    49.416    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_17_n_0
    SLICE_X35Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.530 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_12/CO[3]
                         net (fo=1, routed)           0.000    49.530    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_12_n_0
    SLICE_X35Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.644 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    49.644    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_7_n_0
    SLICE_X35Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.758 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.001    49.758    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_4_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.915 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[15]_i_3/CO[1]
                         net (fo=36, routed)          0.739    50.654    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[15]
    SLICE_X34Y98         LUT3 (Prop_lut3_I0_O)        0.329    50.983 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[14]_i_44/O
                         net (fo=1, routed)           0.000    50.983    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[14]_i_44_n_0
    SLICE_X34Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.516 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    51.516    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_37_n_0
    SLICE_X34Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.633 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_32/CO[3]
                         net (fo=1, routed)           0.001    51.634    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_32_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.751 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    51.751    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_27_n_0
    SLICE_X34Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.868 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_22/CO[3]
                         net (fo=1, routed)           0.000    51.868    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_22_n_0
    SLICE_X34Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.985 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_17/CO[3]
                         net (fo=1, routed)           0.000    51.985    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_17_n_0
    SLICE_X34Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.102 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    52.102    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_12_n_0
    SLICE_X34Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.219 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_7/CO[3]
                         net (fo=1, routed)           0.000    52.219    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_7_n_0
    SLICE_X34Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.336 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000    52.336    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_4_n_0
    SLICE_X34Y106        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.493 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[14]_i_3/CO[1]
                         net (fo=36, routed)          0.773    53.266    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[14]
    SLICE_X33Y103        LUT3 (Prop_lut3_I0_O)        0.332    53.598 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[13]_i_44/O
                         net (fo=1, routed)           0.000    53.598    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[13]_i_44_n_0
    SLICE_X33Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.148 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_37/CO[3]
                         net (fo=1, routed)           0.000    54.148    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_37_n_0
    SLICE_X33Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.262 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_32/CO[3]
                         net (fo=1, routed)           0.000    54.262    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_32_n_0
    SLICE_X33Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.376 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_27/CO[3]
                         net (fo=1, routed)           0.000    54.376    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_27_n_0
    SLICE_X33Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.490 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    54.490    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_22_n_0
    SLICE_X33Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.604 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_17/CO[3]
                         net (fo=1, routed)           0.000    54.604    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_17_n_0
    SLICE_X33Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.718 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.718    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_12_n_0
    SLICE_X33Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.832 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_7/CO[3]
                         net (fo=1, routed)           0.000    54.832    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_7_n_0
    SLICE_X33Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.946 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    54.946    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_4_n_0
    SLICE_X33Y111        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.103 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[13]_i_3/CO[1]
                         net (fo=36, routed)          0.758    55.861    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[13]
    SLICE_X32Y108        LUT3 (Prop_lut3_I0_O)        0.329    56.190 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[12]_i_44/O
                         net (fo=1, routed)           0.000    56.190    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[12]_i_44_n_0
    SLICE_X32Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.723 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    56.723    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_37_n_0
    SLICE_X32Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.840 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_32/CO[3]
                         net (fo=1, routed)           0.000    56.840    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_32_n_0
    SLICE_X32Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.957 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    56.957    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_27_n_0
    SLICE_X32Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.074 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    57.074    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_22_n_0
    SLICE_X32Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.191 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    57.191    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_17_n_0
    SLICE_X32Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.308 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_12/CO[3]
                         net (fo=1, routed)           0.000    57.308    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_12_n_0
    SLICE_X32Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.425 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_7/CO[3]
                         net (fo=1, routed)           0.000    57.425    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_7_n_0
    SLICE_X32Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.542 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000    57.542    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_4_n_0
    SLICE_X32Y116        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.699 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[12]_i_3/CO[1]
                         net (fo=36, routed)          0.747    58.446    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[12]
    SLICE_X33Y113        LUT3 (Prop_lut3_I0_O)        0.332    58.778 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[11]_i_44/O
                         net (fo=1, routed)           0.000    58.778    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[11]_i_44_n_0
    SLICE_X33Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.328 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_37/CO[3]
                         net (fo=1, routed)           0.000    59.328    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_37_n_0
    SLICE_X33Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.442 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    59.442    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_32_n_0
    SLICE_X33Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.556 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    59.556    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_27_n_0
    SLICE_X33Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.670 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_22/CO[3]
                         net (fo=1, routed)           0.000    59.670    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_22_n_0
    SLICE_X33Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.784 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    59.784    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_17_n_0
    SLICE_X33Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.898 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    59.898    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_12_n_0
    SLICE_X33Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.012 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000    60.012    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_7_n_0
    SLICE_X33Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.126 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    60.126    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_4_n_0
    SLICE_X33Y121        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.283 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[11]_i_3/CO[1]
                         net (fo=36, routed)          0.861    61.145    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[11]
    SLICE_X34Y116        LUT3 (Prop_lut3_I0_O)        0.329    61.474 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[10]_i_44/O
                         net (fo=1, routed)           0.000    61.474    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[10]_i_44_n_0
    SLICE_X34Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.007 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.007    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_37_n_0
    SLICE_X34Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.124 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.124    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_32_n_0
    SLICE_X34Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.241 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.241    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_27_n_0
    SLICE_X34Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.358 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_22/CO[3]
                         net (fo=1, routed)           0.000    62.358    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_22_n_0
    SLICE_X34Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.475 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    62.475    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_17_n_0
    SLICE_X34Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.592 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.592    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_12_n_0
    SLICE_X34Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.709 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000    62.709    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_7_n_0
    SLICE_X34Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.826 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.000    62.826    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_4_n_0
    SLICE_X34Y124        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.983 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[10]_i_3/CO[1]
                         net (fo=36, routed)          0.760    63.743    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[10]
    SLICE_X35Y117        LUT3 (Prop_lut3_I0_O)        0.332    64.075 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[9]_i_44/O
                         net (fo=1, routed)           0.000    64.075    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[9]_i_44_n_0
    SLICE_X35Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.625 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_37/CO[3]
                         net (fo=1, routed)           0.000    64.625    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_37_n_0
    SLICE_X35Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.739 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_32/CO[3]
                         net (fo=1, routed)           0.000    64.739    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_32_n_0
    SLICE_X35Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.853 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_27/CO[3]
                         net (fo=1, routed)           0.000    64.853    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_27_n_0
    SLICE_X35Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.967 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_22/CO[3]
                         net (fo=1, routed)           0.000    64.967    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_22_n_0
    SLICE_X35Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.081 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_17/CO[3]
                         net (fo=1, routed)           0.000    65.081    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_17_n_0
    SLICE_X35Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.195 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.195    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_12_n_0
    SLICE_X35Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.309 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_7/CO[3]
                         net (fo=1, routed)           0.000    65.309    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_7_n_0
    SLICE_X35Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.423 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.009    65.432    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_4_n_0
    SLICE_X35Y125        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.589 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[9]_i_3/CO[1]
                         net (fo=36, routed)          1.391    66.980    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[9]
    SLICE_X39Y107        LUT5 (Prop_lut5_I1_O)        0.329    67.309 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[9]_i_2/O
                         net (fo=1, routed)           0.423    67.732    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[9]_i_2_n_0
    SLICE_X38Y106        LUT6 (Prop_lut6_I0_O)        0.124    67.856 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[9]_i_1/O
                         net (fo=1, routed)           0.000    67.856    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/reg_data_out[9]
    SLICE_X38Y106        FDRE                                         r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        1.653    12.832    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y106        FDRE                                         r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
                         clock pessimism              0.129    12.961    
                         clock uncertainty           -0.154    12.807    
    SLICE_X38Y106        FDRE (Setup_fdre_C_D)        0.079    12.886    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[9]
  -------------------------------------------------------------------
                         required time                         12.886    
                         arrival time                         -67.856    
  -------------------------------------------------------------------
                         slack                                -54.970    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.164ns (39.802%)  route 0.248ns (60.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        0.639     0.975    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X36Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y100        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.248     1.387    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[7]
    SLICE_X32Y96         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        0.825     1.191    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y96         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.035     1.156    
    SLICE_X32Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.339    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.339    
                         arrival time                           1.387    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.484%)  route 0.162ns (53.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X29Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[54]/Q
                         net (fo=1, routed)           0.162     1.298    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/Q[24]
    SLICE_X31Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        0.845     1.211    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X31Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X31Y98         FDRE (Hold_fdre_C_D)         0.071     1.247    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        0.557     0.893    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X37Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y98         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.113     1.147    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[32]
    SLICE_X36Y97         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        0.825     1.191    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X36Y97         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/CLK
                         clock pessimism             -0.282     0.909    
    SLICE_X36Y97         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.092    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32
  -------------------------------------------------------------------
                         required time                         -1.092    
                         arrival time                           1.147    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.556%)  route 0.279ns (66.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        0.639     0.975    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X43Y102        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y102        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.279     1.395    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X38Y96         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        0.824     1.190    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X38Y96         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.035     1.155    
    SLICE_X38Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.338    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.338    
                         arrival time                           1.395    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 design_1_i/parity_gen_0/inst/parity_gen_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/parity_gen_0/inst/parity_gen_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.231ns (41.907%)  route 0.320ns (58.093%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        0.557     0.893    design_1_i/parity_gen_0/inst/parity_gen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y99         FDRE                                         r  design_1_i/parity_gen_0/inst/parity_gen_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/parity_gen_0/inst/parity_gen_v1_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=1, routed)           0.223     1.257    design_1_i/parity_gen_0/inst/parity_gen_v1_0_S00_AXI_inst/slv_reg2[0]
    SLICE_X41Y100        LUT3 (Prop_lut3_I0_O)        0.045     1.302 r  design_1_i/parity_gen_0/inst/parity_gen_v1_0_S00_AXI_inst/axi_rdata[0]_i_4/O
                         net (fo=1, routed)           0.097     1.399    design_1_i/parity_gen_0/inst/parity_gen_v1_0_S00_AXI_inst/axi_rdata[0]_i_4_n_0
    SLICE_X42Y100        LUT6 (Prop_lut6_I5_O)        0.045     1.444 r  design_1_i/parity_gen_0/inst/parity_gen_v1_0_S00_AXI_inst/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     1.444    design_1_i/parity_gen_0/inst/parity_gen_v1_0_S00_AXI_inst/reg_data_out[0]
    SLICE_X42Y100        FDRE                                         r  design_1_i/parity_gen_0/inst/parity_gen_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        0.911     1.277    design_1_i/parity_gen_0/inst/parity_gen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y100        FDRE                                         r  design_1_i/parity_gen_0/inst/parity_gen_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X42Y100        FDRE (Hold_fdre_C_D)         0.121     1.363    design_1_i/parity_gen_0/inst/parity_gen_v1_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.363    
                         arrival time                           1.444    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.396%)  route 0.246ns (63.604%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        0.638     0.974    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X41Y104        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y104        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[24]/Q
                         net (fo=1, routed)           0.246     1.361    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[21]
    SLICE_X36Y97         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        0.825     1.191    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X36Y97         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
                         clock pessimism             -0.035     1.156    
    SLICE_X36Y97         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.273    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32
  -------------------------------------------------------------------
                         required time                         -1.273    
                         arrival time                           1.361    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 design_1_i/parity_gen_0/inst/parity_gen_v1_0_S00_AXI_inst/slv_reg0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/parity_gen_0/inst/parity_gen_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.065%)  route 0.178ns (48.935%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        0.639     0.975    design_1_i/parity_gen_0/inst/parity_gen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y101        FDRE                                         r  design_1_i/parity_gen_0/inst/parity_gen_v1_0_S00_AXI_inst/slv_reg0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y101        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  design_1_i/parity_gen_0/inst/parity_gen_v1_0_S00_AXI_inst/slv_reg0_reg[5]/Q
                         net (fo=2, routed)           0.178     1.294    design_1_i/parity_gen_0/inst/parity_gen_v1_0_S00_AXI_inst/slv_reg0[5]
    SLICE_X39Y99         LUT5 (Prop_lut5_I4_O)        0.045     1.339 r  design_1_i/parity_gen_0/inst/parity_gen_v1_0_S00_AXI_inst/axi_rdata[5]_i_1/O
                         net (fo=1, routed)           0.000     1.339    design_1_i/parity_gen_0/inst/parity_gen_v1_0_S00_AXI_inst/reg_data_out[5]
    SLICE_X39Y99         FDRE                                         r  design_1_i/parity_gen_0/inst/parity_gen_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        0.825     1.191    design_1_i/parity_gen_0/inst/parity_gen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y99         FDRE                                         r  design_1_i/parity_gen_0/inst/parity_gen_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X39Y99         FDRE (Hold_fdre_C_D)         0.092     1.248    design_1_i/parity_gen_0/inst/parity_gen_v1_0_S00_AXI_inst/axi_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.164ns (41.564%)  route 0.231ns (58.436%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        0.641     0.977    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X34Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y100        FDRE (Prop_fdre_C_Q)         0.164     1.141 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]/Q
                         net (fo=1, routed)           0.231     1.372    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[18]
    SLICE_X32Y96         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        0.825     1.191    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y96         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
                         clock pessimism             -0.035     1.156    
    SLICE_X32Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.271    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.372    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.483%)  route 0.256ns (64.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        0.638     0.974    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X41Y104        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y104        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]/Q
                         net (fo=1, routed)           0.256     1.371    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[16]
    SLICE_X38Y96         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        0.824     1.190    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X38Y96         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
                         clock pessimism             -0.035     1.155    
    SLICE_X38Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.270    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32
  -------------------------------------------------------------------
                         required time                         -1.270    
                         arrival time                           1.371    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/shandshake_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bvalid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.186ns (34.218%)  route 0.358ns (65.782%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        0.577     0.913    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X31Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/shandshake_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.141     1.054 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/shandshake_r_reg/Q
                         net (fo=5, routed)           0.358     1.411    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/shandshake_r
    SLICE_X31Y100        LUT6 (Prop_lut6_I2_O)        0.045     1.456 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/bvalid_i_i_1/O
                         net (fo=1, routed)           0.000     1.456    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0_n_0
    SLICE_X31Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bvalid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        0.931     1.297    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X31Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bvalid_i_reg/C
                         clock pessimism             -0.035     1.262    
    SLICE_X31Y100        FDRE (Hold_fdre_C_D)         0.092     1.354    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bvalid_i_reg
  -------------------------------------------------------------------
                         required time                         -1.354    
                         arrival time                           1.456    
  -------------------------------------------------------------------
                         slack                                  0.102    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X41Y94    design_1_i/rst_ps7_0_100M/U0/SEQ/from_sys_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X41Y93    design_1_i/rst_ps7_0_100M/U0/SEQ/pr_dec_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X41Y93    design_1_i/rst_ps7_0_100M/U0/SEQ/pr_dec_reg[2]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X40Y94    design_1_i/rst_ps7_0_100M/U0/SEQ/pr_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y94    design_1_i/rst_ps7_0_100M/U0/SEQ/seq_clr_reg/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X30Y105   design_1_i/sort_0/inst/sort_v1_0_S00_AXI_inst/aw_en_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X34Y110   design_1_i/sort_0/inst/sort_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X34Y110   design_1_i/sort_0/inst/sort_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X34Y110   design_1_i/sort_0/inst/sort_v1_0_S00_AXI_inst/axi_arready_reg/C
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y98    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y95    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y95    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y95    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y95    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y96    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y95    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y96    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y96    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y96    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y98    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y95    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y95    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y95    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y96    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y95    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y96    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y96    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y96    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y95    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.757ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.757ns  (required time - arrival time)
  Source:                 design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/c_gcount_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.577ns  (logic 1.787ns (32.043%)  route 3.790ns (67.957%))
  Logic Levels:           4  (CARRY4=2 LUT4=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.652ns = ( 9.652 - 8.000 ) 
    Source Clock Delay      (SCD):    1.891ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        1.891     1.891    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y105        FDRE                                         r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y105        FDRE (Prop_fdre_C_Q)         0.419     2.310 r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg0_reg[11]/Q
                         net (fo=5, routed)           2.047     4.357    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/Q[11]
    SLICE_X44Y104        LUT4 (Prop_lut4_I3_O)        0.297     4.654 r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000     4.654    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/i__carry_i_7__0_n_0
    SLICE_X44Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.204 r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/n_gcount1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.204    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/n_gcount1
    SLICE_X44Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.426 r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/n_gcount1_inferred__0/i__carry__0/O[0]
                         net (fo=2, routed)           1.124     6.550    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/n_gcount1_inferred__0/i__carry__0_n_7
    SLICE_X46Y104        LUT4 (Prop_lut4_I0_O)        0.299     6.849 r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/c_gcount[7]_i_1/O
                         net (fo=8, routed)           0.619     7.468    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/c_gcount[7]_i_1_n_0
    SLICE_X46Y103        FDRE                                         r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/c_gcount_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        1.652     9.652    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/s00_axi_aclk
    SLICE_X46Y103        FDRE                                         r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/c_gcount_reg[0]/C
                         clock pessimism              0.132     9.784    
                         clock uncertainty           -0.035     9.749    
    SLICE_X46Y103        FDRE (Setup_fdre_C_R)       -0.524     9.225    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/c_gcount_reg[0]
  -------------------------------------------------------------------
                         required time                          9.225    
                         arrival time                          -7.468    
  -------------------------------------------------------------------
                         slack                                  1.757    

Slack (MET) :             1.757ns  (required time - arrival time)
  Source:                 design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/c_gcount_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.577ns  (logic 1.787ns (32.043%)  route 3.790ns (67.957%))
  Logic Levels:           4  (CARRY4=2 LUT4=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.652ns = ( 9.652 - 8.000 ) 
    Source Clock Delay      (SCD):    1.891ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        1.891     1.891    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y105        FDRE                                         r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y105        FDRE (Prop_fdre_C_Q)         0.419     2.310 r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg0_reg[11]/Q
                         net (fo=5, routed)           2.047     4.357    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/Q[11]
    SLICE_X44Y104        LUT4 (Prop_lut4_I3_O)        0.297     4.654 r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000     4.654    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/i__carry_i_7__0_n_0
    SLICE_X44Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.204 r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/n_gcount1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.204    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/n_gcount1
    SLICE_X44Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.426 r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/n_gcount1_inferred__0/i__carry__0/O[0]
                         net (fo=2, routed)           1.124     6.550    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/n_gcount1_inferred__0/i__carry__0_n_7
    SLICE_X46Y104        LUT4 (Prop_lut4_I0_O)        0.299     6.849 r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/c_gcount[7]_i_1/O
                         net (fo=8, routed)           0.619     7.468    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/c_gcount[7]_i_1_n_0
    SLICE_X46Y103        FDRE                                         r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/c_gcount_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        1.652     9.652    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/s00_axi_aclk
    SLICE_X46Y103        FDRE                                         r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/c_gcount_reg[1]/C
                         clock pessimism              0.132     9.784    
                         clock uncertainty           -0.035     9.749    
    SLICE_X46Y103        FDRE (Setup_fdre_C_R)       -0.524     9.225    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/c_gcount_reg[1]
  -------------------------------------------------------------------
                         required time                          9.225    
                         arrival time                          -7.468    
  -------------------------------------------------------------------
                         slack                                  1.757    

Slack (MET) :             1.757ns  (required time - arrival time)
  Source:                 design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/c_gcount_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.577ns  (logic 1.787ns (32.043%)  route 3.790ns (67.957%))
  Logic Levels:           4  (CARRY4=2 LUT4=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.652ns = ( 9.652 - 8.000 ) 
    Source Clock Delay      (SCD):    1.891ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        1.891     1.891    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y105        FDRE                                         r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y105        FDRE (Prop_fdre_C_Q)         0.419     2.310 r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg0_reg[11]/Q
                         net (fo=5, routed)           2.047     4.357    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/Q[11]
    SLICE_X44Y104        LUT4 (Prop_lut4_I3_O)        0.297     4.654 r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000     4.654    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/i__carry_i_7__0_n_0
    SLICE_X44Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.204 r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/n_gcount1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.204    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/n_gcount1
    SLICE_X44Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.426 r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/n_gcount1_inferred__0/i__carry__0/O[0]
                         net (fo=2, routed)           1.124     6.550    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/n_gcount1_inferred__0/i__carry__0_n_7
    SLICE_X46Y104        LUT4 (Prop_lut4_I0_O)        0.299     6.849 r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/c_gcount[7]_i_1/O
                         net (fo=8, routed)           0.619     7.468    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/c_gcount[7]_i_1_n_0
    SLICE_X46Y103        FDRE                                         r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/c_gcount_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        1.652     9.652    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/s00_axi_aclk
    SLICE_X46Y103        FDRE                                         r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/c_gcount_reg[2]/C
                         clock pessimism              0.132     9.784    
                         clock uncertainty           -0.035     9.749    
    SLICE_X46Y103        FDRE (Setup_fdre_C_R)       -0.524     9.225    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/c_gcount_reg[2]
  -------------------------------------------------------------------
                         required time                          9.225    
                         arrival time                          -7.468    
  -------------------------------------------------------------------
                         slack                                  1.757    

Slack (MET) :             1.818ns  (required time - arrival time)
  Source:                 design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/c_gcount_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.611ns  (logic 1.787ns (31.850%)  route 3.824ns (68.150%))
  Logic Levels:           4  (CARRY4=2 LUT4=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.652ns = ( 9.652 - 8.000 ) 
    Source Clock Delay      (SCD):    1.891ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        1.891     1.891    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y105        FDRE                                         r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y105        FDRE (Prop_fdre_C_Q)         0.419     2.310 r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg0_reg[11]/Q
                         net (fo=5, routed)           2.047     4.357    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/Q[11]
    SLICE_X44Y104        LUT4 (Prop_lut4_I3_O)        0.297     4.654 r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000     4.654    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/i__carry_i_7__0_n_0
    SLICE_X44Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.204 r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/n_gcount1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.204    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/n_gcount1
    SLICE_X44Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.426 r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/n_gcount1_inferred__0/i__carry__0/O[0]
                         net (fo=2, routed)           1.124     6.550    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/n_gcount1_inferred__0/i__carry__0_n_7
    SLICE_X46Y104        LUT4 (Prop_lut4_I0_O)        0.299     6.849 r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/c_gcount[7]_i_1/O
                         net (fo=8, routed)           0.653     7.502    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/c_gcount[7]_i_1_n_0
    SLICE_X45Y103        FDRE                                         r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/c_gcount_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        1.652     9.652    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/s00_axi_aclk
    SLICE_X45Y103        FDRE                                         r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/c_gcount_reg[3]/C
                         clock pessimism              0.132     9.784    
                         clock uncertainty           -0.035     9.749    
    SLICE_X45Y103        FDRE (Setup_fdre_C_R)       -0.429     9.320    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/c_gcount_reg[3]
  -------------------------------------------------------------------
                         required time                          9.320    
                         arrival time                          -7.502    
  -------------------------------------------------------------------
                         slack                                  1.818    

Slack (MET) :             1.818ns  (required time - arrival time)
  Source:                 design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/c_gcount_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.611ns  (logic 1.787ns (31.850%)  route 3.824ns (68.150%))
  Logic Levels:           4  (CARRY4=2 LUT4=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.652ns = ( 9.652 - 8.000 ) 
    Source Clock Delay      (SCD):    1.891ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        1.891     1.891    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y105        FDRE                                         r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y105        FDRE (Prop_fdre_C_Q)         0.419     2.310 r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg0_reg[11]/Q
                         net (fo=5, routed)           2.047     4.357    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/Q[11]
    SLICE_X44Y104        LUT4 (Prop_lut4_I3_O)        0.297     4.654 r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000     4.654    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/i__carry_i_7__0_n_0
    SLICE_X44Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.204 r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/n_gcount1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.204    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/n_gcount1
    SLICE_X44Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.426 r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/n_gcount1_inferred__0/i__carry__0/O[0]
                         net (fo=2, routed)           1.124     6.550    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/n_gcount1_inferred__0/i__carry__0_n_7
    SLICE_X46Y104        LUT4 (Prop_lut4_I0_O)        0.299     6.849 r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/c_gcount[7]_i_1/O
                         net (fo=8, routed)           0.653     7.502    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/c_gcount[7]_i_1_n_0
    SLICE_X45Y103        FDRE                                         r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/c_gcount_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        1.652     9.652    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/s00_axi_aclk
    SLICE_X45Y103        FDRE                                         r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/c_gcount_reg[4]/C
                         clock pessimism              0.132     9.784    
                         clock uncertainty           -0.035     9.749    
    SLICE_X45Y103        FDRE (Setup_fdre_C_R)       -0.429     9.320    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/c_gcount_reg[4]
  -------------------------------------------------------------------
                         required time                          9.320    
                         arrival time                          -7.502    
  -------------------------------------------------------------------
                         slack                                  1.818    

Slack (MET) :             1.818ns  (required time - arrival time)
  Source:                 design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/c_gcount_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.611ns  (logic 1.787ns (31.850%)  route 3.824ns (68.150%))
  Logic Levels:           4  (CARRY4=2 LUT4=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.652ns = ( 9.652 - 8.000 ) 
    Source Clock Delay      (SCD):    1.891ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        1.891     1.891    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y105        FDRE                                         r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y105        FDRE (Prop_fdre_C_Q)         0.419     2.310 r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg0_reg[11]/Q
                         net (fo=5, routed)           2.047     4.357    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/Q[11]
    SLICE_X44Y104        LUT4 (Prop_lut4_I3_O)        0.297     4.654 r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000     4.654    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/i__carry_i_7__0_n_0
    SLICE_X44Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.204 r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/n_gcount1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.204    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/n_gcount1
    SLICE_X44Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.426 r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/n_gcount1_inferred__0/i__carry__0/O[0]
                         net (fo=2, routed)           1.124     6.550    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/n_gcount1_inferred__0/i__carry__0_n_7
    SLICE_X46Y104        LUT4 (Prop_lut4_I0_O)        0.299     6.849 r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/c_gcount[7]_i_1/O
                         net (fo=8, routed)           0.653     7.502    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/c_gcount[7]_i_1_n_0
    SLICE_X45Y103        FDRE                                         r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/c_gcount_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        1.652     9.652    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/s00_axi_aclk
    SLICE_X45Y103        FDRE                                         r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/c_gcount_reg[5]/C
                         clock pessimism              0.132     9.784    
                         clock uncertainty           -0.035     9.749    
    SLICE_X45Y103        FDRE (Setup_fdre_C_R)       -0.429     9.320    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/c_gcount_reg[5]
  -------------------------------------------------------------------
                         required time                          9.320    
                         arrival time                          -7.502    
  -------------------------------------------------------------------
                         slack                                  1.818    

Slack (MET) :             1.818ns  (required time - arrival time)
  Source:                 design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/c_gcount_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.611ns  (logic 1.787ns (31.850%)  route 3.824ns (68.150%))
  Logic Levels:           4  (CARRY4=2 LUT4=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.652ns = ( 9.652 - 8.000 ) 
    Source Clock Delay      (SCD):    1.891ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        1.891     1.891    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y105        FDRE                                         r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y105        FDRE (Prop_fdre_C_Q)         0.419     2.310 r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg0_reg[11]/Q
                         net (fo=5, routed)           2.047     4.357    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/Q[11]
    SLICE_X44Y104        LUT4 (Prop_lut4_I3_O)        0.297     4.654 r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000     4.654    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/i__carry_i_7__0_n_0
    SLICE_X44Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.204 r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/n_gcount1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.204    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/n_gcount1
    SLICE_X44Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.426 r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/n_gcount1_inferred__0/i__carry__0/O[0]
                         net (fo=2, routed)           1.124     6.550    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/n_gcount1_inferred__0/i__carry__0_n_7
    SLICE_X46Y104        LUT4 (Prop_lut4_I0_O)        0.299     6.849 r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/c_gcount[7]_i_1/O
                         net (fo=8, routed)           0.653     7.502    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/c_gcount[7]_i_1_n_0
    SLICE_X45Y103        FDRE                                         r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/c_gcount_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        1.652     9.652    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/s00_axi_aclk
    SLICE_X45Y103        FDRE                                         r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/c_gcount_reg[6]/C
                         clock pessimism              0.132     9.784    
                         clock uncertainty           -0.035     9.749    
    SLICE_X45Y103        FDRE (Setup_fdre_C_R)       -0.429     9.320    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/c_gcount_reg[6]
  -------------------------------------------------------------------
                         required time                          9.320    
                         arrival time                          -7.502    
  -------------------------------------------------------------------
                         slack                                  1.818    

Slack (MET) :             1.818ns  (required time - arrival time)
  Source:                 design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/c_gcount_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.611ns  (logic 1.787ns (31.850%)  route 3.824ns (68.150%))
  Logic Levels:           4  (CARRY4=2 LUT4=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.652ns = ( 9.652 - 8.000 ) 
    Source Clock Delay      (SCD):    1.891ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        1.891     1.891    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y105        FDRE                                         r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y105        FDRE (Prop_fdre_C_Q)         0.419     2.310 r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg0_reg[11]/Q
                         net (fo=5, routed)           2.047     4.357    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/Q[11]
    SLICE_X44Y104        LUT4 (Prop_lut4_I3_O)        0.297     4.654 r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000     4.654    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/i__carry_i_7__0_n_0
    SLICE_X44Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.204 r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/n_gcount1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.204    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/n_gcount1
    SLICE_X44Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.426 r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/n_gcount1_inferred__0/i__carry__0/O[0]
                         net (fo=2, routed)           1.124     6.550    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/n_gcount1_inferred__0/i__carry__0_n_7
    SLICE_X46Y104        LUT4 (Prop_lut4_I0_O)        0.299     6.849 r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/c_gcount[7]_i_1/O
                         net (fo=8, routed)           0.653     7.502    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/c_gcount[7]_i_1_n_0
    SLICE_X45Y103        FDRE                                         r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/c_gcount_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        1.652     9.652    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/s00_axi_aclk
    SLICE_X45Y103        FDRE                                         r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/c_gcount_reg[7]/C
                         clock pessimism              0.132     9.784    
                         clock uncertainty           -0.035     9.749    
    SLICE_X45Y103        FDRE (Setup_fdre_C_R)       -0.429     9.320    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/c_gcount_reg[7]
  -------------------------------------------------------------------
                         required time                          9.320    
                         arrival time                          -7.502    
  -------------------------------------------------------------------
                         slack                                  1.818    

Slack (MET) :             2.223ns  (required time - arrival time)
  Source:                 design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg0_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/c_bcount_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.252ns  (logic 1.713ns (32.618%)  route 3.539ns (67.382%))
  Logic Levels:           4  (CARRY4=2 LUT4=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.650ns = ( 9.650 - 8.000 ) 
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        1.843     1.843    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y107        FDRE                                         r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg0_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y107        FDRE (Prop_fdre_C_Q)         0.518     2.361 r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg0_reg[19]/Q
                         net (fo=5, routed)           2.162     4.523    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/Q[19]
    SLICE_X49Y108        LUT4 (Prop_lut4_I3_O)        0.124     4.647 r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/i__carry_i_7__1/O
                         net (fo=1, routed)           0.000     4.647    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/i__carry_i_7__1_n_0
    SLICE_X49Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.197 r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/n_bcount1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.197    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/n_bcount1
    SLICE_X49Y109        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.419 r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/n_bcount1_inferred__0/i__carry__0/O[0]
                         net (fo=2, routed)           0.871     6.290    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/n_bcount1_inferred__0/i__carry__0_n_7
    SLICE_X48Y109        LUT4 (Prop_lut4_I0_O)        0.299     6.589 r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/c_bcount[7]_i_1/O
                         net (fo=8, routed)           0.506     7.095    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/c_bcount[7]_i_1_n_0
    SLICE_X48Y107        FDRE                                         r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/c_bcount_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        1.650     9.650    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/s00_axi_aclk
    SLICE_X48Y107        FDRE                                         r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/c_bcount_reg[0]/C
                         clock pessimism              0.132     9.782    
                         clock uncertainty           -0.035     9.747    
    SLICE_X48Y107        FDRE (Setup_fdre_C_R)       -0.429     9.318    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/c_bcount_reg[0]
  -------------------------------------------------------------------
                         required time                          9.318    
                         arrival time                          -7.095    
  -------------------------------------------------------------------
                         slack                                  2.223    

Slack (MET) :             2.223ns  (required time - arrival time)
  Source:                 design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg0_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/c_bcount_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.252ns  (logic 1.713ns (32.618%)  route 3.539ns (67.382%))
  Logic Levels:           4  (CARRY4=2 LUT4=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.650ns = ( 9.650 - 8.000 ) 
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        1.843     1.843    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y107        FDRE                                         r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg0_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y107        FDRE (Prop_fdre_C_Q)         0.518     2.361 r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg0_reg[19]/Q
                         net (fo=5, routed)           2.162     4.523    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/Q[19]
    SLICE_X49Y108        LUT4 (Prop_lut4_I3_O)        0.124     4.647 r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/i__carry_i_7__1/O
                         net (fo=1, routed)           0.000     4.647    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/i__carry_i_7__1_n_0
    SLICE_X49Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.197 r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/n_bcount1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.197    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/n_bcount1
    SLICE_X49Y109        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.419 r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/n_bcount1_inferred__0/i__carry__0/O[0]
                         net (fo=2, routed)           0.871     6.290    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/n_bcount1_inferred__0/i__carry__0_n_7
    SLICE_X48Y109        LUT4 (Prop_lut4_I0_O)        0.299     6.589 r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/c_bcount[7]_i_1/O
                         net (fo=8, routed)           0.506     7.095    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/c_bcount[7]_i_1_n_0
    SLICE_X48Y107        FDRE                                         r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/c_bcount_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        1.650     9.650    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/s00_axi_aclk
    SLICE_X48Y107        FDRE                                         r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/c_bcount_reg[1]/C
                         clock pessimism              0.132     9.782    
                         clock uncertainty           -0.035     9.747    
    SLICE_X48Y107        FDRE (Setup_fdre_C_R)       -0.429     9.318    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/c_bcount_reg[1]
  -------------------------------------------------------------------
                         required time                          9.318    
                         arrival time                          -7.095    
  -------------------------------------------------------------------
                         slack                                  2.223    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/c_rcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/c_rcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.246ns (51.670%)  route 0.230ns (48.330%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.634ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        0.634     0.634    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/s00_axi_aclk
    SLICE_X50Y103        FDRE                                         r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/c_rcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y103        FDRE (Prop_fdre_C_Q)         0.148     0.782 r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/c_rcount_reg[2]/Q
                         net (fo=9, routed)           0.230     1.012    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/c_rcount_reg__0[2]
    SLICE_X47Y103        LUT6 (Prop_lut6_I3_O)        0.098     1.110 r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/c_rcount[5]_i_1/O
                         net (fo=1, routed)           0.000     1.110    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/p_0_in[5]
    SLICE_X47Y103        FDRE                                         r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/c_rcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        0.910     0.910    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/s00_axi_aclk
    SLICE_X47Y103        FDRE                                         r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/c_rcount_reg[5]/C
                         clock pessimism             -0.009     0.901    
    SLICE_X47Y103        FDRE (Hold_fdre_C_D)         0.092     0.993    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/c_rcount_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.993    
                         arrival time                           1.110    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/c_rcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/c_rcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.212ns (40.549%)  route 0.311ns (59.451%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.634ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        0.634     0.634    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/s00_axi_aclk
    SLICE_X50Y103        FDRE                                         r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/c_rcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y103        FDRE (Prop_fdre_C_Q)         0.164     0.798 r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/c_rcount_reg[1]/Q
                         net (fo=10, routed)          0.311     1.109    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/c_rcount_reg__0[1]
    SLICE_X47Y103        LUT5 (Prop_lut5_I2_O)        0.048     1.157 r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/c_rcount[4]_i_1/O
                         net (fo=1, routed)           0.000     1.157    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/p_0_in[4]
    SLICE_X47Y103        FDRE                                         r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/c_rcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        0.910     0.910    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/s00_axi_aclk
    SLICE_X47Y103        FDRE                                         r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/c_rcount_reg[4]/C
                         clock pessimism             -0.009     0.901    
    SLICE_X47Y103        FDRE (Hold_fdre_C_D)         0.107     1.008    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/c_rcount_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.008    
                         arrival time                           1.157    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/c_rcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/c_rcount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.209ns (40.206%)  route 0.311ns (59.794%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.634ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        0.634     0.634    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/s00_axi_aclk
    SLICE_X50Y103        FDRE                                         r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/c_rcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y103        FDRE (Prop_fdre_C_Q)         0.164     0.798 r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/c_rcount_reg[1]/Q
                         net (fo=10, routed)          0.311     1.109    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/c_rcount_reg__0[1]
    SLICE_X47Y103        LUT4 (Prop_lut4_I0_O)        0.045     1.154 r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/c_rcount[3]_i_1/O
                         net (fo=1, routed)           0.000     1.154    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/p_0_in[3]
    SLICE_X47Y103        FDRE                                         r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/c_rcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        0.910     0.910    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/s00_axi_aclk
    SLICE_X47Y103        FDRE                                         r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/c_rcount_reg[3]/C
                         clock pessimism             -0.009     0.901    
    SLICE_X47Y103        FDRE (Hold_fdre_C_D)         0.091     0.992    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/c_rcount_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.992    
                         arrival time                           1.154    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/aw_en_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.766%)  route 0.125ns (40.234%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.930ns
    Source Clock Delay      (SCD):    0.658ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        0.658     0.658    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y106        FDSE                                         r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/aw_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y106        FDSE (Prop_fdse_C_Q)         0.141     0.799 r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/aw_en_reg/Q
                         net (fo=5, routed)           0.125     0.924    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/aw_en_reg_n_0
    SLICE_X31Y106        LUT6 (Prop_lut6_I3_O)        0.045     0.969 r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_awaddr[2]_i_1/O
                         net (fo=1, routed)           0.000     0.969    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_awaddr[2]_i_1_n_0
    SLICE_X31Y106        FDRE                                         r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        0.930     0.930    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y106        FDRE                                         r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
                         clock pessimism             -0.256     0.674    
    SLICE_X31Y106        FDRE (Hold_fdre_C_D)         0.092     0.766    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_awaddr_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.766    
                         arrival time                           0.969    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_awready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/aw_en_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.209ns (61.601%)  route 0.130ns (38.399%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.930ns
    Source Clock Delay      (SCD):    0.658ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        0.658     0.658    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y106        FDRE                                         r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_awready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y106        FDRE (Prop_fdre_C_Q)         0.164     0.822 r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_awready_reg/Q
                         net (fo=7, routed)           0.130     0.952    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/S_AXI_AWREADY
    SLICE_X29Y106        LUT6 (Prop_lut6_I2_O)        0.045     0.997 r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/aw_en_i_1/O
                         net (fo=1, routed)           0.000     0.997    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/aw_en_i_1_n_0
    SLICE_X29Y106        FDSE                                         r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/aw_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        0.930     0.930    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y106        FDSE                                         r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/aw_en_reg/C
                         clock pessimism             -0.256     0.674    
    SLICE_X29Y106        FDSE (Hold_fdse_C_D)         0.092     0.766    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/aw_en_reg
  -------------------------------------------------------------------
                         required time                         -0.766    
                         arrival time                           0.997    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_arready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_araddr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.227ns (69.852%)  route 0.098ns (30.148%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.929ns
    Source Clock Delay      (SCD):    0.657ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        0.657     0.657    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y109        FDRE                                         r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_arready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y109        FDRE (Prop_fdre_C_Q)         0.128     0.785 r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_arready_reg/Q
                         net (fo=6, routed)           0.098     0.883    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/S_AXI_ARREADY
    SLICE_X31Y109        LUT4 (Prop_lut4_I2_O)        0.099     0.982 r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_araddr[3]_i_1/O
                         net (fo=1, routed)           0.000     0.982    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_araddr[3]_i_1_n_0
    SLICE_X31Y109        FDRE                                         r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_araddr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        0.929     0.929    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y109        FDRE                                         r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
                         clock pessimism             -0.272     0.657    
    SLICE_X31Y109        FDRE (Hold_fdre_C_D)         0.092     0.749    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_araddr_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.749    
                         arrival time                           0.982    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_rdata_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.190ns (48.699%)  route 0.200ns (51.301%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.929ns
    Source Clock Delay      (SCD):    0.657ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        0.657     0.657    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y109        FDRE                                         r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y109        FDRE (Prop_fdre_C_Q)         0.141     0.798 f  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_araddr_reg[3]/Q
                         net (fo=33, routed)          0.200     0.998    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_araddr[3]
    SLICE_X30Y109        LUT3 (Prop_lut3_I2_O)        0.049     1.047 r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_rdata[16]_i_1/O
                         net (fo=1, routed)           0.000     1.047    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/reg_data_out[16]
    SLICE_X30Y109        FDRE                                         r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_rdata_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        0.929     0.929    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y109        FDRE                                         r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_rdata_reg[16]/C
                         clock pessimism             -0.259     0.670    
    SLICE_X30Y109        FDRE (Hold_fdre_C_D)         0.131     0.801    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_rdata_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.801    
                         arrival time                           1.047    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.168%)  route 0.200ns (51.832%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.929ns
    Source Clock Delay      (SCD):    0.657ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        0.657     0.657    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y109        FDRE                                         r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y109        FDRE (Prop_fdre_C_Q)         0.141     0.798 f  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_araddr_reg[3]/Q
                         net (fo=33, routed)          0.200     0.998    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_araddr[3]
    SLICE_X30Y109        LUT3 (Prop_lut3_I2_O)        0.045     1.043 r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_rdata[15]_i_1/O
                         net (fo=1, routed)           0.000     1.043    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/reg_data_out[15]
    SLICE_X30Y109        FDRE                                         r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        0.929     0.929    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y109        FDRE                                         r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_rdata_reg[15]/C
                         clock pessimism             -0.259     0.670    
    SLICE_X30Y109        FDRE (Hold_fdre_C_D)         0.121     0.791    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_rdata_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.791    
                         arrival time                           1.043    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/c_gcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/c_gcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.361%)  route 0.180ns (49.639%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        0.638     0.638    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/s00_axi_aclk
    SLICE_X45Y103        FDRE                                         r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/c_gcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y103        FDRE (Prop_fdre_C_Q)         0.141     0.779 r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/c_gcount_reg[3]/Q
                         net (fo=8, routed)           0.180     0.959    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/c_gcount_reg__0[3]
    SLICE_X45Y103        LUT5 (Prop_lut5_I3_O)        0.042     1.001 r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/c_gcount[4]_i_1/O
                         net (fo=1, routed)           0.000     1.001    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/p_0_in__0[4]
    SLICE_X45Y103        FDRE                                         r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/c_gcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        0.910     0.910    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/s00_axi_aclk
    SLICE_X45Y103        FDRE                                         r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/c_gcount_reg[4]/C
                         clock pessimism             -0.272     0.638    
    SLICE_X45Y103        FDRE (Hold_fdre_C_D)         0.107     0.745    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/c_gcount_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.745    
                         arrival time                           1.001    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/c_bcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/c_bcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.485%)  route 0.168ns (47.515%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.636ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        0.636     0.636    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/s00_axi_aclk
    SLICE_X48Y108        FDRE                                         r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/c_bcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y108        FDRE (Prop_fdre_C_Q)         0.141     0.777 r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/c_bcount_reg[3]/Q
                         net (fo=8, routed)           0.168     0.945    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/c_bcount_reg__0[3]
    SLICE_X48Y108        LUT6 (Prop_lut6_I0_O)        0.045     0.990 r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/c_bcount[5]_i_1/O
                         net (fo=1, routed)           0.000     0.990    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/p_0_in__1[5]
    SLICE_X48Y108        FDRE                                         r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/c_bcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        0.909     0.909    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/s00_axi_aclk
    SLICE_X48Y108        FDRE                                         r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/c_bcount_reg[5]/C
                         clock pessimism             -0.273     0.636    
    SLICE_X48Y108        FDRE (Hold_fdre_C_D)         0.092     0.728    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/c_bcount_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.728    
                         arrival time                           0.990    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_1_i/pwm_0/inst/s00_axi_aclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDSE/C   n/a            1.000         8.000       7.000      SLICE_X29Y106  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/aw_en_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X31Y109  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X31Y109  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X31Y109  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X31Y106  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X31Y106  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X30Y106  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_awready_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X30Y106  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_bvalid_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X30Y110  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X30Y110  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_rdata_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X30Y112  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_rdata_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X30Y112  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_rdata_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X34Y114  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_rdata_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X34Y114  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_rdata_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X34Y114  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_rdata_reg[22]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X34Y114  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_rdata_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X30Y113  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_rdata_reg[23]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X30Y113  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_rdata_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X30Y113  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_rdata_reg[24]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X30Y113  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_rdata_reg[24]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X29Y106  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/aw_en_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X31Y106  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X31Y106  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X30Y106  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_awready_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X30Y106  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_bvalid_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X30Y107  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_rdata_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X30Y107  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X30Y106  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_wready_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X48Y104  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/c_gre_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X50Y103  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/mm/c_rcount_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_fpga_0

Setup :           62  Failing Endpoints,  Worst Slack       -1.267ns,  Total Violation      -30.099ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.267ns  (required time - arrival time)
  Source:                 design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_rdata_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_0 rise@10.000ns - sys_clk_pin rise@8.000ns)
  Data Path Delay:        4.129ns  (logic 0.766ns (18.552%)  route 3.363ns (81.448%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.834ns = ( 12.834 - 10.000 ) 
    Source Clock Delay      (SCD):    1.886ns = ( 9.886 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        1.886     9.886    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y113        FDRE                                         r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_rdata_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y113        FDRE (Prop_fdre_C_Q)         0.518    10.404 r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_rdata_reg[29]/Q
                         net (fo=1, routed)           1.384    11.788    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[125]
    SLICE_X38Y109        LUT6 (Prop_lut6_I1_O)        0.124    11.912 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[32]_i_2/O
                         net (fo=1, routed)           0.957    12.869    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[32]_i_2_n_0
    SLICE_X34Y109        LUT6 (Prop_lut6_I0_O)        0.124    12.993 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[32]_i_1/O
                         net (fo=2, routed)           1.022    14.015    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[32]
    SLICE_X34Y102        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        1.655    12.834    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X34Y102        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]/C
                         clock pessimism              0.132    12.966    
                         clock uncertainty           -0.154    12.812    
    SLICE_X34Y102        FDRE (Setup_fdre_C_D)       -0.064    12.748    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]
  -------------------------------------------------------------------
                         required time                         12.748    
                         arrival time                         -14.015    
  -------------------------------------------------------------------
                         slack                                 -1.267    

Slack (VIOLATED) :        -1.188ns  (required time - arrival time)
  Source:                 design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_0 rise@10.000ns - sys_clk_pin rise@8.000ns)
  Data Path Delay:        4.054ns  (logic 0.766ns (18.896%)  route 3.288ns (81.104%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.834ns = ( 12.834 - 10.000 ) 
    Source Clock Delay      (SCD):    1.887ns = ( 9.887 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        1.887     9.887    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y112        FDRE                                         r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y112        FDRE (Prop_fdre_C_Q)         0.518    10.405 r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_rdata_reg[3]/Q
                         net (fo=1, routed)           1.604    12.009    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[99]
    SLICE_X43Y102        LUT6 (Prop_lut6_I0_O)        0.124    12.133 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[6]_i_2/O
                         net (fo=1, routed)           0.636    12.770    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[6]_i_2_n_0
    SLICE_X43Y100        LUT6 (Prop_lut6_I0_O)        0.124    12.894 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[6]_i_1/O
                         net (fo=2, routed)           1.047    13.941    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[6]
    SLICE_X34Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        1.655    12.834    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X34Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/C
                         clock pessimism              0.132    12.966    
                         clock uncertainty           -0.154    12.812    
    SLICE_X34Y100        FDRE (Setup_fdre_C_D)       -0.059    12.753    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]
  -------------------------------------------------------------------
                         required time                         12.753    
                         arrival time                         -13.941    
  -------------------------------------------------------------------
                         slack                                 -1.188    

Slack (VIOLATED) :        -1.147ns  (required time - arrival time)
  Source:                 design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_rdata_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_0 rise@10.000ns - sys_clk_pin rise@8.000ns)
  Data Path Delay:        3.711ns  (logic 0.903ns (24.333%)  route 2.808ns (75.667%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    1.888ns = ( 9.888 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        1.888     9.888    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y111        FDRE                                         r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_rdata_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y111        FDRE (Prop_fdre_C_Q)         0.478    10.366 r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_rdata_reg[14]/Q
                         net (fo=1, routed)           1.299    11.665    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[110]
    SLICE_X43Y104        LUT6 (Prop_lut6_I0_O)        0.301    11.966 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[17]_i_2/O
                         net (fo=1, routed)           1.005    12.972    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[17]_i_2_n_0
    SLICE_X41Y98         LUT6 (Prop_lut6_I0_O)        0.124    13.096 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[17]_i_1/O
                         net (fo=2, routed)           0.503    13.599    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[17]
    SLICE_X39Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        1.480    12.659    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X39Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[17]/C
                         clock pessimism              0.014    12.673    
                         clock uncertainty           -0.154    12.519    
    SLICE_X39Y98         FDRE (Setup_fdre_C_D)       -0.067    12.452    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[17]
  -------------------------------------------------------------------
                         required time                         12.452    
                         arrival time                         -13.599    
  -------------------------------------------------------------------
                         slack                                 -1.147    

Slack (VIOLATED) :        -1.129ns  (required time - arrival time)
  Source:                 design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_wready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_0 rise@10.000ns - sys_clk_pin rise@8.000ns)
  Data Path Delay:        2.956ns  (logic 0.897ns (30.342%)  route 2.059ns (69.658%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.865ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 12.742 - 10.000 ) 
    Source Clock Delay      (SCD):    1.891ns = ( 9.891 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        1.891     9.891    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y106        FDRE                                         r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_wready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y106        FDRE (Prop_fdre_C_Q)         0.478    10.369 r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_wready_reg/Q
                         net (fo=5, routed)           0.456    10.825    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_axi_wready[1]
    SLICE_X27Y106        LUT6 (Prop_lut6_I2_O)        0.295    11.120 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.870    11.990    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/f_mux_return__1
    SLICE_X26Y106        LUT5 (Prop_lut5_I4_O)        0.124    12.114 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           0.733    12.847    design_1_i/processing_system7_0/inst/M_AXI_GP0_WREADY
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        1.562    12.742    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism              0.014    12.756    
                         clock uncertainty           -0.154    12.601    
    PS7_X0Y0             PS7 (Setup_ps7_MAXIGP0ACLK_MAXIGP0WREADY)
                                                     -0.883    11.718    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         11.718    
                         arrival time                         -12.847    
  -------------------------------------------------------------------
                         slack                                 -1.129    

Slack (VIOLATED) :        -1.014ns  (required time - arrival time)
  Source:                 design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_rdata_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_0 rise@10.000ns - sys_clk_pin rise@8.000ns)
  Data Path Delay:        3.891ns  (logic 0.903ns (23.207%)  route 2.988ns (76.793%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 12.832 - 10.000 ) 
    Source Clock Delay      (SCD):    1.888ns = ( 9.888 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        1.888     9.888    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y111        FDRE                                         r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_rdata_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y111        FDRE (Prop_fdre_C_Q)         0.478    10.366 r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_rdata_reg[14]/Q
                         net (fo=1, routed)           1.299    11.665    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[110]
    SLICE_X43Y104        LUT6 (Prop_lut6_I0_O)        0.301    11.966 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[17]_i_2/O
                         net (fo=1, routed)           1.005    12.972    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[17]_i_2_n_0
    SLICE_X41Y98         LUT6 (Prop_lut6_I0_O)        0.124    13.096 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[17]_i_1/O
                         net (fo=2, routed)           0.684    13.779    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[17]
    SLICE_X42Y104        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        1.653    12.832    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X42Y104        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[17]/C
                         clock pessimism              0.132    12.964    
                         clock uncertainty           -0.154    12.810    
    SLICE_X42Y104        FDRE (Setup_fdre_C_D)       -0.045    12.765    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[17]
  -------------------------------------------------------------------
                         required time                         12.765    
                         arrival time                         -13.779    
  -------------------------------------------------------------------
                         slack                                 -1.014    

Slack (VIOLATED) :        -0.951ns  (required time - arrival time)
  Source:                 design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_rdata_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_0 rise@10.000ns - sys_clk_pin rise@8.000ns)
  Data Path Delay:        3.769ns  (logic 0.766ns (20.323%)  route 3.003ns (79.677%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns = ( 12.831 - 10.000 ) 
    Source Clock Delay      (SCD):    1.886ns = ( 9.886 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        1.886     9.886    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y113        FDRE                                         r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_rdata_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y113        FDRE (Prop_fdre_C_Q)         0.518    10.404 r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_rdata_reg[29]/Q
                         net (fo=1, routed)           1.384    11.788    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[125]
    SLICE_X38Y109        LUT6 (Prop_lut6_I1_O)        0.124    11.912 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[32]_i_2/O
                         net (fo=1, routed)           0.957    12.869    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[32]_i_2_n_0
    SLICE_X34Y109        LUT6 (Prop_lut6_I0_O)        0.124    12.993 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[32]_i_1/O
                         net (fo=2, routed)           0.662    13.655    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[32]
    SLICE_X35Y109        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        1.652    12.831    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y109        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[32]/C
                         clock pessimism              0.132    12.963    
                         clock uncertainty           -0.154    12.809    
    SLICE_X35Y109        FDRE (Setup_fdre_C_D)       -0.105    12.704    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[32]
  -------------------------------------------------------------------
                         required time                         12.704    
                         arrival time                         -13.655    
  -------------------------------------------------------------------
                         slack                                 -0.951    

Slack (VIOLATED) :        -0.918ns  (required time - arrival time)
  Source:                 design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_rdata_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_0 rise@10.000ns - sys_clk_pin rise@8.000ns)
  Data Path Delay:        3.783ns  (logic 0.766ns (20.247%)  route 3.017ns (79.753%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    1.887ns = ( 9.887 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        1.887     9.887    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y112        FDRE                                         r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_rdata_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y112        FDRE (Prop_fdre_C_Q)         0.518    10.405 r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_rdata_reg[17]/Q
                         net (fo=1, routed)           1.470    11.875    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[113]
    SLICE_X42Y107        LUT6 (Prop_lut6_I1_O)        0.124    11.999 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[20]_i_2/O
                         net (fo=1, routed)           0.683    12.682    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[20]_i_2_n_0
    SLICE_X38Y105        LUT6 (Prop_lut6_I0_O)        0.124    12.806 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[20]_i_1/O
                         net (fo=2, routed)           0.865    13.670    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[20]
    SLICE_X34Y105        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        1.654    12.833    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X34Y105        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[20]/C
                         clock pessimism              0.132    12.965    
                         clock uncertainty           -0.154    12.811    
    SLICE_X34Y105        FDRE (Setup_fdre_C_D)       -0.059    12.752    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[20]
  -------------------------------------------------------------------
                         required time                         12.752    
                         arrival time                         -13.670    
  -------------------------------------------------------------------
                         slack                                 -0.918    

Slack (VIOLATED) :        -0.915ns  (required time - arrival time)
  Source:                 design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_rdata_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_0 rise@10.000ns - sys_clk_pin rise@8.000ns)
  Data Path Delay:        3.465ns  (logic 0.766ns (22.108%)  route 2.699ns (77.892%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    1.888ns = ( 9.888 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        1.888     9.888    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y111        FDRE                                         r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_rdata_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y111        FDRE (Prop_fdre_C_Q)         0.518    10.406 r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_rdata_reg[13]/Q
                         net (fo=1, routed)           1.631    12.037    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[109]
    SLICE_X43Y103        LUT6 (Prop_lut6_I1_O)        0.124    12.161 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[16]_i_2/O
                         net (fo=1, routed)           0.592    12.753    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[16]_i_2_n_0
    SLICE_X37Y101        LUT6 (Prop_lut6_I0_O)        0.124    12.877 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[16]_i_1/O
                         net (fo=2, routed)           0.476    13.353    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[16]
    SLICE_X37Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        1.480    12.659    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X37Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[16]/C
                         clock pessimism              0.014    12.673    
                         clock uncertainty           -0.154    12.519    
    SLICE_X37Y98         FDRE (Setup_fdre_C_D)       -0.081    12.438    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[16]
  -------------------------------------------------------------------
                         required time                         12.438    
                         arrival time                         -13.353    
  -------------------------------------------------------------------
                         slack                                 -0.915    

Slack (VIOLATED) :        -0.911ns  (required time - arrival time)
  Source:                 design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_rdata_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_0 rise@10.000ns - sys_clk_pin rise@8.000ns)
  Data Path Delay:        3.790ns  (logic 0.897ns (23.666%)  route 2.893ns (76.334%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    1.887ns = ( 9.887 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        1.887     9.887    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y112        FDRE                                         r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_rdata_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y112        FDRE (Prop_fdre_C_Q)         0.478    10.365 r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_rdata_reg[8]/Q
                         net (fo=1, routed)           1.292    11.657    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[104]
    SLICE_X44Y103        LUT6 (Prop_lut6_I1_O)        0.295    11.952 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[11]_i_2/O
                         net (fo=1, routed)           0.991    12.943    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[11]_i_2_n_0
    SLICE_X38Y103        LUT6 (Prop_lut6_I0_O)        0.124    13.067 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[11]_i_1/O
                         net (fo=2, routed)           0.610    13.677    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[11]
    SLICE_X36Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        1.654    12.833    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X36Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
                         clock pessimism              0.132    12.965    
                         clock uncertainty           -0.154    12.811    
    SLICE_X36Y100        FDRE (Setup_fdre_C_D)       -0.045    12.766    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]
  -------------------------------------------------------------------
                         required time                         12.766    
                         arrival time                         -13.677    
  -------------------------------------------------------------------
                         slack                                 -0.911    

Slack (VIOLATED) :        -0.904ns  (required time - arrival time)
  Source:                 design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_0 rise@10.000ns - sys_clk_pin rise@8.000ns)
  Data Path Delay:        3.768ns  (logic 0.900ns (23.888%)  route 2.868ns (76.112%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    1.889ns = ( 9.889 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        1.889     9.889    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y110        FDRE                                         r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y110        FDRE (Prop_fdre_C_Q)         0.478    10.367 r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_rdata_reg[5]/Q
                         net (fo=1, routed)           1.778    12.145    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[101]
    SLICE_X46Y102        LUT6 (Prop_lut6_I1_O)        0.298    12.443 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[8]_i_2/O
                         net (fo=1, routed)           0.759    13.202    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[8]_i_2_n_0
    SLICE_X37Y101        LUT6 (Prop_lut6_I0_O)        0.124    13.326 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[8]_i_1/O
                         net (fo=2, routed)           0.331    13.657    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[8]
    SLICE_X37Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        1.654    12.833    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X37Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/C
                         clock pessimism              0.132    12.965    
                         clock uncertainty           -0.154    12.811    
    SLICE_X37Y100        FDRE (Setup_fdre_C_D)       -0.058    12.753    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]
  -------------------------------------------------------------------
                         required time                         12.753    
                         arrival time                         -13.657    
  -------------------------------------------------------------------
                         slack                                 -0.904    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_rdata_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.819ns  (logic 0.618ns (33.978%)  route 1.201ns (66.022%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.139ns
    Source Clock Delay      (SCD):    1.698ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        1.698     1.698    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y107        FDRE                                         r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_rdata_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y107        FDRE (Prop_fdre_C_Q)         0.418     2.116 r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_rdata_reg[1]/Q
                         net (fo=1, routed)           0.807     2.923    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[97]
    SLICE_X46Y102        LUT6 (Prop_lut6_I1_O)        0.100     3.023 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[4]_i_2/O
                         net (fo=1, routed)           0.394     3.417    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[4]_i_2_n_0
    SLICE_X37Y101        LUT6 (Prop_lut6_I0_O)        0.100     3.517 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[4]_i_1/O
                         net (fo=2, routed)           0.000     3.517    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[4]
    SLICE_X37Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        1.845     3.139    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X37Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[4]/C
                         clock pessimism             -0.132     3.007    
                         clock uncertainty            0.154     3.161    
    SLICE_X37Y101        FDRE (Hold_fdre_C_D)         0.270     3.431    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.431    
                         arrival time                           3.517    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_awready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.004ns  (logic 0.718ns (35.833%)  route 1.286ns (64.167%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        1.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.180ns
    Source Clock Delay      (SCD):    1.699ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        1.699     1.699    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y106        FDRE                                         r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_awready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y106        FDRE (Prop_fdre_C_Q)         0.418     2.117 f  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_awready_reg/Q
                         net (fo=7, routed)           0.362     2.479    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_axi_awready[2]
    SLICE_X30Y106        LUT5 (Prop_lut5_I1_O)        0.100     2.579 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_5/O
                         net (fo=2, routed)           0.424     3.003    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg_3
    SLICE_X27Y109        LUT6 (Prop_lut6_I3_O)        0.100     3.103 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i[0]_i_4/O
                         net (fo=2, routed)           0.499     3.603    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i[0]_i_4_n_0
    SLICE_X26Y107        LUT6 (Prop_lut6_I3_O)        0.100     3.703 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_i_1/O
                         net (fo=1, routed)           0.000     3.703    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_i_1_n_0
    SLICE_X26Y107        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        1.886     3.180    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X26Y107        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg/C
                         clock pessimism             -0.132     3.048    
                         clock uncertainty            0.154     3.202    
    SLICE_X26Y107        FDRE (Hold_fdre_C_D)         0.330     3.532    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg
  -------------------------------------------------------------------
                         required time                         -3.532    
                         arrival time                           3.703    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_rdata_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.860ns  (logic 0.291ns (33.830%)  route 0.569ns (66.170%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.401ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.636ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        0.636     0.636    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y114        FDRE                                         r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_rdata_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y114        FDRE (Prop_fdre_C_Q)         0.148     0.784 r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_rdata_reg[22]/Q
                         net (fo=1, routed)           0.306     1.090    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[118]
    SLICE_X43Y108        LUT6 (Prop_lut6_I0_O)        0.098     1.188 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[25]_i_2/O
                         net (fo=1, routed)           0.263     1.451    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[25]_i_2_n_0
    SLICE_X41Y108        LUT6 (Prop_lut6_I0_O)        0.045     1.496 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[25]_i_1/O
                         net (fo=2, routed)           0.000     1.496    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[25]
    SLICE_X41Y108        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        0.909     1.275    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X41Y108        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[25]/C
                         clock pessimism             -0.238     1.037    
                         clock uncertainty            0.154     1.191    
    SLICE_X41Y108        FDRE (Hold_fdre_C_D)         0.091     1.282    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.282    
                         arrival time                           1.496    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_rdata_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.940ns  (logic 0.291ns (30.943%)  route 0.649ns (69.057%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.380ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.656ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        0.656     0.656    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y111        FDRE                                         r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_rdata_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y111        FDRE (Prop_fdre_C_Q)         0.148     0.804 r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_rdata_reg[28]/Q
                         net (fo=1, routed)           0.430     1.235    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[124]
    SLICE_X38Y111        LUT6 (Prop_lut6_I0_O)        0.098     1.333 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[31]_i_2/O
                         net (fo=1, routed)           0.219     1.552    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[31]_i_2_n_0
    SLICE_X38Y110        LUT6 (Prop_lut6_I0_O)        0.045     1.597 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[31]_i_1/O
                         net (fo=2, routed)           0.000     1.597    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[31]
    SLICE_X38Y110        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        0.908     1.274    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X38Y110        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[31]/C
                         clock pessimism             -0.238     1.036    
                         clock uncertainty            0.154     1.190    
    SLICE_X38Y110        FDRE (Hold_fdre_C_D)         0.121     1.311    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.311    
                         arrival time                           1.597    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_rdata_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.936ns  (logic 0.291ns (31.095%)  route 0.645ns (68.905%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.654ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        0.654     0.654    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y113        FDRE                                         r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_rdata_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y113        FDRE (Prop_fdre_C_Q)         0.148     0.802 r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_rdata_reg[30]/Q
                         net (fo=1, routed)           0.510     1.312    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[126]
    SLICE_X39Y111        LUT6 (Prop_lut6_I0_O)        0.098     1.410 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[33]_i_2/O
                         net (fo=1, routed)           0.135     1.545    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[33]_i_2_n_0
    SLICE_X39Y111        LUT6 (Prop_lut6_I0_O)        0.045     1.590 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[33]_i_1/O
                         net (fo=2, routed)           0.000     1.590    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[33]
    SLICE_X39Y111        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        0.908     1.274    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X39Y111        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[33]/C
                         clock pessimism             -0.238     1.036    
                         clock uncertainty            0.154     1.190    
    SLICE_X39Y111        FDRE (Hold_fdre_C_D)         0.091     1.281    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[33]
  -------------------------------------------------------------------
                         required time                         -1.281    
                         arrival time                           1.590    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_bvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.946ns  (logic 0.299ns (31.608%)  route 0.647ns (68.392%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.658ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        0.658     0.658    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y106        FDRE                                         r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_bvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y106        FDRE (Prop_fdre_C_Q)         0.164     0.822 r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_bvalid_reg/Q
                         net (fo=4, routed)           0.353     1.175    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_axi_bvalid[1]
    SLICE_X28Y106        LUT6 (Prop_lut6_I2_O)        0.045     1.220 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.155     1.375    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/f_mux_return__3
    SLICE_X30Y103        LUT5 (Prop_lut5_I4_O)        0.045     1.420 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_INST_0/O
                         net (fo=1, routed)           0.139     1.559    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/m_axi_bvalid
    SLICE_X31Y103        LUT4 (Prop_lut4_I0_O)        0.045     1.604 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/mhandshake_r_i_1/O
                         net (fo=3, routed)           0.000     1.604    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake
    SLICE_X31Y103        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        0.930     1.296    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X31Y103        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
                         clock pessimism             -0.256     1.040    
                         clock uncertainty            0.154     1.194    
    SLICE_X31Y103        FDRE (Hold_fdre_C_D)         0.092     1.286    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.604    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_awready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.966ns  (logic 0.299ns (30.961%)  route 0.667ns (69.039%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.398ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.294ns
    Source Clock Delay      (SCD):    0.658ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        0.658     0.658    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y106        FDRE                                         r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_awready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y106        FDRE (Prop_fdre_C_Q)         0.164     0.822 f  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_awready_reg/Q
                         net (fo=7, routed)           0.183     1.005    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_axi_awready[2]
    SLICE_X30Y106        LUT5 (Prop_lut5_I1_O)        0.045     1.050 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_5/O
                         net (fo=2, routed)           0.195     1.245    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg_3
    SLICE_X27Y109        LUT6 (Prop_lut6_I3_O)        0.045     1.290 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i[0]_i_4/O
                         net (fo=2, routed)           0.288     1.579    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i[0]_i_4_n_0
    SLICE_X27Y107        LUT6 (Prop_lut6_I3_O)        0.045     1.624 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i[0]_i_1/O
                         net (fo=1, routed)           0.000     1.624    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i[0]_i_1_n_0
    SLICE_X27Y107        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        0.928     1.294    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X27Y107        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]/C
                         clock pessimism             -0.238     1.056    
                         clock uncertainty            0.154     1.210    
    SLICE_X27Y107        FDRE (Hold_fdre_C_D)         0.091     1.301    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.301    
                         arrival time                           1.624    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_arready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.974ns  (logic 0.321ns (32.968%)  route 0.653ns (67.032%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    0.657ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        0.657     0.657    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y109        FDRE                                         r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_arready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y109        FDRE (Prop_fdre_C_Q)         0.128     0.785 r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_arready_reg/Q
                         net (fo=6, routed)           0.272     1.057    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_axi_arready[2]
    SLICE_X31Y108        LUT5 (Prop_lut5_I1_O)        0.099     1.156 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d[1]_i_4/O
                         net (fo=2, routed)           0.225     1.382    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[1]_0
    SLICE_X31Y107        LUT6 (Prop_lut6_I2_O)        0.045     1.427 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d[1]_i_2/O
                         net (fo=2, routed)           0.155     1.582    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d0[1]
    SLICE_X31Y107        LUT3 (Prop_lut3_I1_O)        0.049     1.631 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d[1]_i_1/O
                         net (fo=1, routed)           0.000     1.631    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d[1]_i_1_n_0
    SLICE_X31Y107        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        0.929     1.295    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/aclk
    SLICE_X31Y107        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d_reg[1]/C
                         clock pessimism             -0.256     1.039    
                         clock uncertainty            0.154     1.193    
    SLICE_X31Y107        FDRE (Hold_fdre_C_D)         0.107     1.300    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.300    
                         arrival time                           1.631    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_wready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.081ns  (logic 0.291ns (26.911%)  route 0.790ns (73.089%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.588ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.658ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        0.658     0.658    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y106        FDRE                                         r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_wready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y106        FDRE (Prop_fdre_C_Q)         0.148     0.806 r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_wready_reg/Q
                         net (fo=5, routed)           0.185     0.991    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_axi_wready[1]
    SLICE_X27Y106        LUT6 (Prop_lut6_I2_O)        0.098     1.089 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.290     1.379    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/f_mux_return__1
    SLICE_X26Y106        LUT5 (Prop_lut5_I4_O)        0.045     1.424 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           0.315     1.739    design_1_i/processing_system7_0/inst/M_AXI_GP0_WREADY
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        0.885     1.251    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.005     1.246    
                         clock uncertainty            0.154     1.400    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0WREADY)
                                                      0.000     1.400    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.400    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_arready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.970ns  (logic 0.317ns (32.691%)  route 0.653ns (67.309%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    0.657ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        0.657     0.657    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y109        FDRE                                         r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_arready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y109        FDRE (Prop_fdre_C_Q)         0.128     0.785 f  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_arready_reg/Q
                         net (fo=6, routed)           0.272     1.057    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_axi_arready[2]
    SLICE_X31Y108        LUT5 (Prop_lut5_I1_O)        0.099     1.156 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d[1]_i_4/O
                         net (fo=2, routed)           0.225     1.382    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[1]_0
    SLICE_X31Y107        LUT6 (Prop_lut6_I2_O)        0.045     1.427 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d[1]_i_2/O
                         net (fo=2, routed)           0.155     1.582    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d0[1]
    SLICE_X31Y107        LUT3 (Prop_lut3_I1_O)        0.045     1.627 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d[0]_i_1/O
                         net (fo=1, routed)           0.000     1.627    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d[0]_i_1_n_0
    SLICE_X31Y107        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        0.929     1.295    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/aclk
    SLICE_X31Y107        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d_reg[0]/C
                         clock pessimism             -0.256     1.039    
                         clock uncertainty            0.154     1.193    
    SLICE_X31Y107        FDRE (Hold_fdre_C_D)         0.092     1.285    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.627    
  -------------------------------------------------------------------
                         slack                                  0.342    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  sys_clk_pin

Setup :          207  Failing Endpoints,  Worst Slack       -3.852ns,  Total Violation     -629.439ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.523ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.852ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg0_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (sys_clk_pin rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        4.129ns  (logic 1.706ns (41.315%)  route 2.423ns (58.685%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -1.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.653ns = ( 33.653 - 32.000 ) 
    Source Clock Delay      (SCD):    3.031ns = ( 33.031 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        1.737    33.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334    34.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.010    35.374    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X28Y106        LUT5 (Prop_lut5_I3_O)        0.124    35.498 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=7, routed)           0.334    35.833    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X31Y106        LUT4 (Prop_lut4_I3_O)        0.124    35.957 r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=4, routed)           0.590    36.546    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X37Y106        LUT4 (Prop_lut4_I0_O)        0.124    36.670 r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg0[7]_i_1/O
                         net (fo=8, routed)           0.490    37.160    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/p_1_in[7]
    SLICE_X39Y105        FDRE                                         r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg0_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    32.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        1.653    33.653    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y105        FDRE                                         r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg0_reg[5]/C
                         clock pessimism              0.014    33.667    
                         clock uncertainty           -0.154    33.513    
    SLICE_X39Y105        FDRE (Setup_fdre_C_CE)      -0.205    33.308    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg0_reg[5]
  -------------------------------------------------------------------
                         required time                         33.308    
                         arrival time                         -37.160    
  -------------------------------------------------------------------
                         slack                                 -3.852    

Slack (VIOLATED) :        -3.852ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg0_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (sys_clk_pin rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        4.129ns  (logic 1.706ns (41.315%)  route 2.423ns (58.685%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -1.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.653ns = ( 33.653 - 32.000 ) 
    Source Clock Delay      (SCD):    3.031ns = ( 33.031 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        1.737    33.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334    34.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.010    35.374    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X28Y106        LUT5 (Prop_lut5_I3_O)        0.124    35.498 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=7, routed)           0.334    35.833    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X31Y106        LUT4 (Prop_lut4_I3_O)        0.124    35.957 r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=4, routed)           0.590    36.546    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X37Y106        LUT4 (Prop_lut4_I0_O)        0.124    36.670 r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg0[7]_i_1/O
                         net (fo=8, routed)           0.490    37.160    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/p_1_in[7]
    SLICE_X39Y105        FDRE                                         r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg0_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    32.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        1.653    33.653    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y105        FDRE                                         r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg0_reg[6]/C
                         clock pessimism              0.014    33.667    
                         clock uncertainty           -0.154    33.513    
    SLICE_X39Y105        FDRE (Setup_fdre_C_CE)      -0.205    33.308    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg0_reg[6]
  -------------------------------------------------------------------
                         required time                         33.308    
                         arrival time                         -37.160    
  -------------------------------------------------------------------
                         slack                                 -3.852    

Slack (VIOLATED) :        -3.852ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg0_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (sys_clk_pin rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        4.129ns  (logic 1.706ns (41.315%)  route 2.423ns (58.685%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -1.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.653ns = ( 33.653 - 32.000 ) 
    Source Clock Delay      (SCD):    3.031ns = ( 33.031 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        1.737    33.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334    34.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.010    35.374    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X28Y106        LUT5 (Prop_lut5_I3_O)        0.124    35.498 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=7, routed)           0.334    35.833    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X31Y106        LUT4 (Prop_lut4_I3_O)        0.124    35.957 r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=4, routed)           0.590    36.546    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X37Y106        LUT4 (Prop_lut4_I0_O)        0.124    36.670 r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg0[7]_i_1/O
                         net (fo=8, routed)           0.490    37.160    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/p_1_in[7]
    SLICE_X39Y105        FDRE                                         r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg0_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    32.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        1.653    33.653    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y105        FDRE                                         r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg0_reg[7]/C
                         clock pessimism              0.014    33.667    
                         clock uncertainty           -0.154    33.513    
    SLICE_X39Y105        FDRE (Setup_fdre_C_CE)      -0.205    33.308    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg0_reg[7]
  -------------------------------------------------------------------
                         required time                         33.308    
                         arrival time                         -37.160    
  -------------------------------------------------------------------
                         slack                                 -3.852    

Slack (VIOLATED) :        -3.685ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg0_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (sys_clk_pin rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        3.998ns  (logic 1.706ns (42.677%)  route 2.292ns (57.324%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -1.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.652ns = ( 33.652 - 32.000 ) 
    Source Clock Delay      (SCD):    3.031ns = ( 33.031 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        1.737    33.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334    34.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.010    35.374    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X28Y106        LUT5 (Prop_lut5_I3_O)        0.124    35.498 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=7, routed)           0.334    35.833    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X31Y106        LUT4 (Prop_lut4_I3_O)        0.124    35.957 r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=4, routed)           0.590    36.546    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X37Y106        LUT4 (Prop_lut4_I0_O)        0.124    36.670 r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg0[7]_i_1/O
                         net (fo=8, routed)           0.358    37.028    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/p_1_in[7]
    SLICE_X36Y108        FDRE                                         r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg0_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    32.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        1.652    33.652    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y108        FDRE                                         r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
                         clock pessimism              0.014    33.666    
                         clock uncertainty           -0.154    33.512    
    SLICE_X36Y108        FDRE (Setup_fdre_C_CE)      -0.169    33.343    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg0_reg[3]
  -------------------------------------------------------------------
                         required time                         33.343    
                         arrival time                         -37.028    
  -------------------------------------------------------------------
                         slack                                 -3.685    

Slack (VIOLATED) :        -3.683ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg0_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (sys_clk_pin rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        3.995ns  (logic 1.706ns (42.700%)  route 2.289ns (57.300%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -1.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.652ns = ( 33.652 - 32.000 ) 
    Source Clock Delay      (SCD):    3.031ns = ( 33.031 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        1.737    33.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334    34.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.010    35.374    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X28Y106        LUT5 (Prop_lut5_I3_O)        0.124    35.498 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=7, routed)           0.334    35.833    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X31Y106        LUT4 (Prop_lut4_I3_O)        0.124    35.957 r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=4, routed)           0.590    36.546    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X37Y106        LUT4 (Prop_lut4_I0_O)        0.124    36.670 r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg0[7]_i_1/O
                         net (fo=8, routed)           0.356    37.026    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/p_1_in[7]
    SLICE_X36Y107        FDRE                                         r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg0_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    32.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        1.652    33.652    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y107        FDRE                                         r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                         clock pessimism              0.014    33.666    
                         clock uncertainty           -0.154    33.512    
    SLICE_X36Y107        FDRE (Setup_fdre_C_CE)      -0.169    33.343    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg0_reg[0]
  -------------------------------------------------------------------
                         required time                         33.343    
                         arrival time                         -37.026    
  -------------------------------------------------------------------
                         slack                                 -3.683    

Slack (VIOLATED) :        -3.683ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg0_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (sys_clk_pin rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        3.995ns  (logic 1.706ns (42.700%)  route 2.289ns (57.300%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -1.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.652ns = ( 33.652 - 32.000 ) 
    Source Clock Delay      (SCD):    3.031ns = ( 33.031 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        1.737    33.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334    34.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.010    35.374    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X28Y106        LUT5 (Prop_lut5_I3_O)        0.124    35.498 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=7, routed)           0.334    35.833    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X31Y106        LUT4 (Prop_lut4_I3_O)        0.124    35.957 r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=4, routed)           0.590    36.546    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X37Y106        LUT4 (Prop_lut4_I0_O)        0.124    36.670 r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg0[7]_i_1/O
                         net (fo=8, routed)           0.356    37.026    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/p_1_in[7]
    SLICE_X36Y107        FDRE                                         r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg0_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    32.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        1.652    33.652    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y107        FDRE                                         r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                         clock pessimism              0.014    33.666    
                         clock uncertainty           -0.154    33.512    
    SLICE_X36Y107        FDRE (Setup_fdre_C_CE)      -0.169    33.343    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg0_reg[1]
  -------------------------------------------------------------------
                         required time                         33.343    
                         arrival time                         -37.026    
  -------------------------------------------------------------------
                         slack                                 -3.683    

Slack (VIOLATED) :        -3.683ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg0_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (sys_clk_pin rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        3.995ns  (logic 1.706ns (42.700%)  route 2.289ns (57.300%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -1.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.652ns = ( 33.652 - 32.000 ) 
    Source Clock Delay      (SCD):    3.031ns = ( 33.031 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        1.737    33.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334    34.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.010    35.374    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X28Y106        LUT5 (Prop_lut5_I3_O)        0.124    35.498 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=7, routed)           0.334    35.833    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X31Y106        LUT4 (Prop_lut4_I3_O)        0.124    35.957 r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=4, routed)           0.590    36.546    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X37Y106        LUT4 (Prop_lut4_I0_O)        0.124    36.670 r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg0[7]_i_1/O
                         net (fo=8, routed)           0.356    37.026    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/p_1_in[7]
    SLICE_X36Y107        FDRE                                         r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg0_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    32.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        1.652    33.652    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y107        FDRE                                         r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
                         clock pessimism              0.014    33.666    
                         clock uncertainty           -0.154    33.512    
    SLICE_X36Y107        FDRE (Setup_fdre_C_CE)      -0.169    33.343    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg0_reg[2]
  -------------------------------------------------------------------
                         required time                         33.343    
                         arrival time                         -37.026    
  -------------------------------------------------------------------
                         slack                                 -3.683    

Slack (VIOLATED) :        -3.683ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg0_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (sys_clk_pin rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        3.995ns  (logic 1.706ns (42.700%)  route 2.289ns (57.300%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -1.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.652ns = ( 33.652 - 32.000 ) 
    Source Clock Delay      (SCD):    3.031ns = ( 33.031 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        1.737    33.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334    34.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.010    35.374    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X28Y106        LUT5 (Prop_lut5_I3_O)        0.124    35.498 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=7, routed)           0.334    35.833    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X31Y106        LUT4 (Prop_lut4_I3_O)        0.124    35.957 r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=4, routed)           0.590    36.546    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X37Y106        LUT4 (Prop_lut4_I0_O)        0.124    36.670 r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg0[7]_i_1/O
                         net (fo=8, routed)           0.356    37.026    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/p_1_in[7]
    SLICE_X36Y107        FDRE                                         r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg0_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    32.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        1.652    33.652    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y107        FDRE                                         r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg0_reg[4]/C
                         clock pessimism              0.014    33.666    
                         clock uncertainty           -0.154    33.512    
    SLICE_X36Y107        FDRE (Setup_fdre_C_CE)      -0.169    33.343    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg0_reg[4]
  -------------------------------------------------------------------
                         required time                         33.343    
                         arrival time                         -37.026    
  -------------------------------------------------------------------
                         slack                                 -3.683    

Slack (VIOLATED) :        -3.678ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg0_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (sys_clk_pin rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        3.992ns  (logic 1.706ns (42.730%)  route 2.286ns (57.270%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -1.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.654ns = ( 33.654 - 32.000 ) 
    Source Clock Delay      (SCD):    3.031ns = ( 33.031 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        1.737    33.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334    34.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.010    35.374    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X28Y106        LUT5 (Prop_lut5_I3_O)        0.124    35.498 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=7, routed)           0.334    35.833    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X31Y106        LUT4 (Prop_lut4_I3_O)        0.124    35.957 r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=4, routed)           0.577    36.533    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X32Y105        LUT4 (Prop_lut4_I0_O)        0.124    36.657 r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg0[23]_i_1/O
                         net (fo=8, routed)           0.366    37.023    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/p_1_in[23]
    SLICE_X34Y106        FDRE                                         r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg0_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    32.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        1.654    33.654    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y106        FDRE                                         r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg0_reg[16]/C
                         clock pessimism              0.014    33.668    
                         clock uncertainty           -0.154    33.514    
    SLICE_X34Y106        FDRE (Setup_fdre_C_CE)      -0.169    33.345    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg0_reg[16]
  -------------------------------------------------------------------
                         required time                         33.345    
                         arrival time                         -37.023    
  -------------------------------------------------------------------
                         slack                                 -3.678    

Slack (VIOLATED) :        -3.678ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg0_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (sys_clk_pin rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        3.992ns  (logic 1.706ns (42.730%)  route 2.286ns (57.270%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -1.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.654ns = ( 33.654 - 32.000 ) 
    Source Clock Delay      (SCD):    3.031ns = ( 33.031 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        1.737    33.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334    34.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.010    35.374    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X28Y106        LUT5 (Prop_lut5_I3_O)        0.124    35.498 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=7, routed)           0.334    35.833    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X31Y106        LUT4 (Prop_lut4_I3_O)        0.124    35.957 r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=4, routed)           0.577    36.533    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X32Y105        LUT4 (Prop_lut4_I0_O)        0.124    36.657 r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg0[23]_i_1/O
                         net (fo=8, routed)           0.366    37.023    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/p_1_in[23]
    SLICE_X34Y106        FDRE                                         r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg0_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    32.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        1.654    33.654    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y106        FDRE                                         r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg0_reg[17]/C
                         clock pessimism              0.014    33.668    
                         clock uncertainty           -0.154    33.514    
    SLICE_X34Y106        FDRE (Setup_fdre_C_CE)      -0.169    33.345    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg0_reg[17]
  -------------------------------------------------------------------
                         required time                         33.345    
                         arrival time                         -37.023    
  -------------------------------------------------------------------
                         slack                                 -3.678    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.523ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg0_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.704ns  (logic 0.351ns (49.854%)  route 0.353ns (50.146%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.929ns
    Source Clock Delay      (SCD):    0.950ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        0.614     0.950    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[14])
                                                      0.351     1.301 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[14]
                         net (fo=12, routed)          0.353     1.654    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/s00_axi_wdata[14]
    SLICE_X26Y106        FDRE                                         r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg0_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        0.929     0.929    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y106        FDRE                                         r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg0_reg[14]/C
                         clock pessimism             -0.005     0.924    
                         clock uncertainty            0.154     1.078    
    SLICE_X26Y106        FDRE (Hold_fdre_C_D)         0.053     1.131    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg0_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.131    
                         arrival time                           1.654    
  -------------------------------------------------------------------
                         slack                                  0.523    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg0_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.351ns (48.200%)  route 0.377ns (51.800%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.930ns
    Source Clock Delay      (SCD):    0.950ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        0.614     0.950    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[10])
                                                      0.351     1.301 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[10]
                         net (fo=12, routed)          0.377     1.679    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/s00_axi_wdata[10]
    SLICE_X28Y105        FDRE                                         r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg0_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        0.930     0.930    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y105        FDRE                                         r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg0_reg[10]/C
                         clock pessimism             -0.005     0.925    
                         clock uncertainty            0.154     1.079    
    SLICE_X28Y105        FDRE (Hold_fdre_C_D)         0.066     1.145    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg0_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.145    
                         arrival time                           1.679    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg0_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.744ns  (logic 0.351ns (47.146%)  route 0.393ns (52.854%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.929ns
    Source Clock Delay      (SCD):    0.950ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        0.614     0.950    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[8])
                                                      0.351     1.301 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[8]
                         net (fo=12, routed)          0.393     1.695    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/s00_axi_wdata[8]
    SLICE_X26Y106        FDRE                                         r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg0_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        0.929     0.929    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y106        FDRE                                         r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg0_reg[8]/C
                         clock pessimism             -0.005     0.924    
                         clock uncertainty            0.154     1.078    
    SLICE_X26Y106        FDRE (Hold_fdre_C_D)         0.076     1.154    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg0_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.154    
                         arrival time                           1.695    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.542ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg0_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.351ns (46.871%)  route 0.398ns (53.129%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.930ns
    Source Clock Delay      (SCD):    0.950ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        0.614     0.950    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[15])
                                                      0.351     1.301 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[15]
                         net (fo=12, routed)          0.398     1.699    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/s00_axi_wdata[15]
    SLICE_X28Y105        FDRE                                         r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg0_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        0.930     0.930    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y105        FDRE                                         r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg0_reg[15]/C
                         clock pessimism             -0.005     0.925    
                         clock uncertainty            0.154     1.079    
    SLICE_X28Y105        FDRE (Hold_fdre_C_D)         0.078     1.157    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg0_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.157    
                         arrival time                           1.699    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.554ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg0_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.351ns (46.245%)  route 0.408ns (53.755%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.930ns
    Source Clock Delay      (SCD):    0.950ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        0.614     0.950    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[11])
                                                      0.351     1.301 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[11]
                         net (fo=12, routed)          0.408     1.709    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/s00_axi_wdata[11]
    SLICE_X28Y105        FDRE                                         r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg0_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        0.930     0.930    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y105        FDRE                                         r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg0_reg[11]/C
                         clock pessimism             -0.005     0.925    
                         clock uncertainty            0.154     1.079    
    SLICE_X28Y105        FDRE (Hold_fdre_C_D)         0.076     1.155    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg0_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.155    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.554    

Slack (MET) :             0.566ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg0_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.351ns (47.352%)  route 0.390ns (52.648%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.930ns
    Source Clock Delay      (SCD):    0.950ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        0.614     0.950    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[13])
                                                      0.351     1.301 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[13]
                         net (fo=12, routed)          0.390     1.692    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/s00_axi_wdata[13]
    SLICE_X28Y105        FDRE                                         r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg0_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        0.930     0.930    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y105        FDRE                                         r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg0_reg[13]/C
                         clock pessimism             -0.005     0.925    
                         clock uncertainty            0.154     1.079    
    SLICE_X28Y105        FDRE (Hold_fdre_C_D)         0.047     1.126    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg0_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.126    
                         arrival time                           1.692    
  -------------------------------------------------------------------
                         slack                                  0.566    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg0_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.351ns (46.262%)  route 0.408ns (53.738%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.930ns
    Source Clock Delay      (SCD):    0.950ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        0.614     0.950    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[12])
                                                      0.351     1.301 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[12]
                         net (fo=12, routed)          0.408     1.709    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/s00_axi_wdata[12]
    SLICE_X28Y105        FDRE                                         r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg0_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        0.930     0.930    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y105        FDRE                                         r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg0_reg[12]/C
                         clock pessimism             -0.005     0.925    
                         clock uncertainty            0.154     1.079    
    SLICE_X28Y105        FDRE (Hold_fdre_C_D)         0.051     1.130    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg0_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.130    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.587ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg0_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.351ns (44.645%)  route 0.435ns (55.355%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.930ns
    Source Clock Delay      (SCD):    0.950ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        0.614     0.950    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[9])
                                                      0.351     1.301 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[9]
                         net (fo=12, routed)          0.435     1.737    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/s00_axi_wdata[9]
    SLICE_X28Y105        FDRE                                         r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg0_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        0.930     0.930    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y105        FDRE                                         r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
                         clock pessimism             -0.005     0.925    
                         clock uncertainty            0.154     1.079    
    SLICE_X28Y105        FDRE (Hold_fdre_C_D)         0.070     1.149    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg0_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.149    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.607ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg0_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.351ns (44.978%)  route 0.429ns (55.022%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.950ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        0.614     0.950    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[30])
                                                      0.351     1.301 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[30]
                         net (fo=12, routed)          0.429     1.731    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/s00_axi_wdata[30]
    SLICE_X32Y106        FDRE                                         r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg0_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        0.911     0.911    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y106        FDRE                                         r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg0_reg[30]/C
                         clock pessimism             -0.005     0.906    
                         clock uncertainty            0.154     1.060    
    SLICE_X32Y106        FDRE (Hold_fdre_C_D)         0.064     1.124    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg0_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.124    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.635ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg0_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.351ns (43.425%)  route 0.457ns (56.575%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.950ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        0.614     0.950    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[31])
                                                      0.351     1.301 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[31]
                         net (fo=12, routed)          0.457     1.759    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/s00_axi_wdata[31]
    SLICE_X32Y106        FDRE                                         r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg0_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        0.911     0.911    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y106        FDRE                                         r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
                         clock pessimism             -0.005     0.906    
                         clock uncertainty            0.154     1.060    
    SLICE_X32Y106        FDRE (Hold_fdre_C_D)         0.064     1.124    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg0_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.124    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.635    





