#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002405c212af0 .scope module, "ClkDiv" "ClkDiv" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_ref_clk";
    .port_info 1 /INPUT 1 "i_rst_n";
    .port_info 2 /INPUT 1 "i_clk_en";
    .port_info 3 /INPUT 8 "i_div_ratio";
    .port_info 4 /OUTPUT 1 "o_div_clk";
o000002405c24e468 .functor BUFZ 1, C4<z>; HiZ drive
L_000002405c24bbf0 .functor AND 1, o000002405c24e468, L_000002405c29cce0, C4<1>, C4<1>;
L_000002405c2f5da0 .functor AND 1, L_000002405c24bbf0, L_000002405c29b8e0, C4<1>, C4<1>;
v000002405c23d2c0_0 .net *"_ivl_10", 31 0, L_000002405c29ca60;  1 drivers
v000002405c23d040_0 .net *"_ivl_12", 30 0, L_000002405c29b2a0;  1 drivers
L_000002405c29d118 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002405c23cd20_0 .net *"_ivl_14", 0 0, L_000002405c29d118;  1 drivers
L_000002405c29d160 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002405c23d0e0_0 .net/2u *"_ivl_16", 31 0, L_000002405c29d160;  1 drivers
v000002405c23cbe0_0 .net *"_ivl_18", 31 0, L_000002405c29bac0;  1 drivers
v000002405c23cc80_0 .net *"_ivl_2", 6 0, L_000002405c29c880;  1 drivers
v000002405c23cfa0_0 .net *"_ivl_24", 31 0, L_000002405c29b520;  1 drivers
L_000002405c29d1a8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002405c23c820_0 .net *"_ivl_27", 23 0, L_000002405c29d1a8;  1 drivers
L_000002405c29d1f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002405c23d180_0 .net/2u *"_ivl_28", 31 0, L_000002405c29d1f0;  1 drivers
v000002405c23cdc0_0 .net *"_ivl_30", 0 0, L_000002405c29cce0;  1 drivers
v000002405c23c8c0_0 .net *"_ivl_33", 0 0, L_000002405c24bbf0;  1 drivers
v000002405c23caa0_0 .net *"_ivl_34", 31 0, L_000002405c29cec0;  1 drivers
L_000002405c29d238 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002405c23c960_0 .net *"_ivl_37", 23 0, L_000002405c29d238;  1 drivers
L_000002405c29d280 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002405c23c780_0 .net/2u *"_ivl_38", 31 0, L_000002405c29d280;  1 drivers
L_000002405c29d088 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002405c23d220_0 .net *"_ivl_4", 0 0, L_000002405c29d088;  1 drivers
v000002405c23c640_0 .net *"_ivl_40", 0 0, L_000002405c29b8e0;  1 drivers
v000002405c23d360_0 .net *"_ivl_6", 31 0, L_000002405c29bca0;  1 drivers
L_000002405c29d0d0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002405c23ca00_0 .net *"_ivl_9", 23 0, L_000002405c29d0d0;  1 drivers
v000002405c23ce60_0 .net "clk_divider_en", 0 0, L_000002405c2f5da0;  1 drivers
v000002405c23cf00_0 .var "counter_even", 7 0;
v000002405c23d400_0 .var "counter_odd_down", 7 0;
v000002405c23cb40_0 .var "counter_odd_up", 7 0;
v000002405c23d4a0_0 .var "flag", 0 0;
v000002405c23d540_0 .net "half_period", 7 0, L_000002405c29cf60;  1 drivers
v000002405c23c6e0_0 .net "half_period_plus_1", 7 0, L_000002405c29cd80;  1 drivers
v000002405c29c6a0_0 .net "i_clk_en", 0 0, o000002405c24e468;  0 drivers
o000002405c24e498 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000002405c29c4c0_0 .net "i_div_ratio", 7 0, o000002405c24e498;  0 drivers
o000002405c24e4c8 .functor BUFZ 1, C4<z>; HiZ drive
v000002405c29ce20_0 .net "i_ref_clk", 0 0, o000002405c24e4c8;  0 drivers
o000002405c24e4f8 .functor BUFZ 1, C4<z>; HiZ drive
v000002405c29c240_0 .net "i_rst_n", 0 0, o000002405c24e4f8;  0 drivers
v000002405c29c7e0_0 .var "o_div_clk", 0 0;
v000002405c29c600_0 .net "odd", 0 0, L_000002405c29cc40;  1 drivers
E_000002405c23b7d0 .event anyedge, v000002405c29ce20_0;
E_000002405c23ba90/0 .event negedge, v000002405c29c240_0;
E_000002405c23ba90/1 .event posedge, v000002405c29ce20_0;
E_000002405c23ba90 .event/or E_000002405c23ba90/0, E_000002405c23ba90/1;
L_000002405c29c880 .part o000002405c24e498, 1, 7;
L_000002405c29cf60 .concat [ 7 1 0 0], L_000002405c29c880, L_000002405c29d088;
L_000002405c29bca0 .concat [ 8 24 0 0], o000002405c24e498, L_000002405c29d0d0;
L_000002405c29b2a0 .part L_000002405c29bca0, 1, 31;
L_000002405c29ca60 .concat [ 31 1 0 0], L_000002405c29b2a0, L_000002405c29d118;
L_000002405c29bac0 .arith/sum 32, L_000002405c29ca60, L_000002405c29d160;
L_000002405c29cd80 .part L_000002405c29bac0, 0, 8;
L_000002405c29cc40 .part o000002405c24e498, 0, 1;
L_000002405c29b520 .concat [ 8 24 0 0], o000002405c24e498, L_000002405c29d1a8;
L_000002405c29cce0 .cmp/ne 32, L_000002405c29b520, L_000002405c29d1f0;
L_000002405c29cec0 .concat [ 8 24 0 0], o000002405c24e498, L_000002405c29d238;
L_000002405c29b8e0 .cmp/ne 32, L_000002405c29cec0, L_000002405c29d280;
    .scope S_000002405c212af0;
T_0 ;
    %wait E_000002405c23ba90;
    %load/vec4 v000002405c29c240_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002405c23cf00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002405c23d400_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002405c23cb40_0, 0;
    %load/vec4 v000002405c29ce20_0;
    %assign/vec4 v000002405c29c7e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002405c23d4a0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002405c23ce60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000002405c29c600_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v000002405c23cf00_0;
    %pad/u 32;
    %load/vec4 v000002405c23d540_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_0.6, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002405c23cf00_0, 0;
    %load/vec4 v000002405c29c7e0_0;
    %inv;
    %assign/vec4 v000002405c29c7e0_0, 0;
    %load/vec4 v000002405c23d4a0_0;
    %inv;
    %assign/vec4 v000002405c23d4a0_0, 0;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v000002405c23cf00_0;
    %addi 1, 0, 8;
    %assign/vec4 v000002405c23cf00_0, 0;
T_0.7 ;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v000002405c29c600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.8, 8;
    %load/vec4 v000002405c23d4a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.10, 8;
    %load/vec4 v000002405c23cb40_0;
    %pad/u 32;
    %load/vec4 v000002405c23d540_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_0.12, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002405c23cb40_0, 0;
    %load/vec4 v000002405c29c7e0_0;
    %inv;
    %assign/vec4 v000002405c29c7e0_0, 0;
    %load/vec4 v000002405c23d4a0_0;
    %inv;
    %assign/vec4 v000002405c23d4a0_0, 0;
    %jmp T_0.13;
T_0.12 ;
    %load/vec4 v000002405c23cb40_0;
    %addi 1, 0, 8;
    %assign/vec4 v000002405c23cb40_0, 0;
T_0.13 ;
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v000002405c23d4a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.14, 8;
    %load/vec4 v000002405c23d400_0;
    %pad/u 32;
    %load/vec4 v000002405c23c6e0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_0.16, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002405c23d400_0, 0;
    %load/vec4 v000002405c29c7e0_0;
    %inv;
    %assign/vec4 v000002405c29c7e0_0, 0;
    %load/vec4 v000002405c23d4a0_0;
    %inv;
    %assign/vec4 v000002405c23d4a0_0, 0;
    %jmp T_0.17;
T_0.16 ;
    %load/vec4 v000002405c23d400_0;
    %addi 1, 0, 8;
    %assign/vec4 v000002405c23d400_0, 0;
T_0.17 ;
T_0.14 ;
T_0.11 ;
T_0.8 ;
T_0.5 ;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000002405c212af0;
T_1 ;
    %wait E_000002405c23b7d0;
    %load/vec4 v000002405c23ce60_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/1 T_1.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002405c29c6a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_or 4, 8;
T_1.2;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v000002405c29ce20_0;
    %store/vec4 v000002405c29c7e0_0, 0, 1;
T_1.0 ;
    %jmp T_1;
    .thread T_1, $push;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "ClkDiv.v";
