[
{ "directory": "C:/fpga/simon/asic_accelerator", "file": "C:/fpga/simon/asic_accelerator/overall_tb.cpp", "output": "C:\\fpga\\simon\\asic_accelerator\\asic_accelerator\\hls\\csim\\code_analyzer\\.internal\\build\\overall_tb.cpp.0.o", "arguments": ["c:/fpga/vitis/2024.2/vcxx/libexec/clang.exe", "-xc++", "C:/fpga/simon/asic_accelerator/overall_tb.cpp", "-c", "-fhls-tb", "-hls-sim-headers-dir=c:\\fpga\\vitis\\2024.2\\vcxx\\data\\include", "-vitis-hls=C:\\fpga\\Vitis\\2024.2", "--sysroot=C:\\fpga\\Vitis\\2024.2\\tps\\mingw\\10.0.0\\win64.o\\nt", "-fslxskipfunctionbody", "-fhlstoplevel=top_systolic_controller_flat", "-o", "C:\\fpga\\simon\\asic_accelerator\\asic_accelerator\\hls\\csim\\code_analyzer\\.internal\\build\\overall_tb.cpp.0.o", "--target=x86_64-w64-windows-gnu"]},
{ "directory": "C:/fpga/simon/asic_accelerator", "file": "systolic_array.cpp", "output": "C:\\fpga\\simon\\asic_accelerator\\asic_accelerator\\hls\\csim\\code_analyzer\\.internal\\build\\systolic_array.cpp.0.o", "arguments": ["c:/fpga/vitis/2024.2/vcxx/libexec/clang.exe", "-xc++", "systolic_array.cpp", "-c", "-fhls-tb", "-hls-sim-headers-dir=c:\\fpga\\vitis\\2024.2\\vcxx\\data\\include", "-vitis-hls=C:\\fpga\\Vitis\\2024.2", "--sysroot=C:\\fpga\\Vitis\\2024.2\\tps\\mingw\\10.0.0\\win64.o\\nt", "-fslxskipfunctionbody", "-fhlstoplevel=top_systolic_controller_flat", "-o", "C:\\fpga\\simon\\asic_accelerator\\asic_accelerator\\hls\\csim\\code_analyzer\\.internal\\build\\systolic_array.cpp.0.o", "--target=x86_64-w64-windows-gnu"]},
{ "directory": "C:/fpga/simon/asic_accelerator", "file": "top_systolic_controller.cpp", "output": "C:\\fpga\\simon\\asic_accelerator\\asic_accelerator\\hls\\csim\\code_analyzer\\.internal\\build\\top_systolic_controller.cpp.0.o", "arguments": ["c:/fpga/vitis/2024.2/vcxx/libexec/clang.exe", "-xc++", "top_systolic_controller.cpp", "-c", "-fhls-tb", "-hls-sim-headers-dir=c:\\fpga\\vitis\\2024.2\\vcxx\\data\\include", "-vitis-hls=C:\\fpga\\Vitis\\2024.2", "--sysroot=C:\\fpga\\Vitis\\2024.2\\tps\\mingw\\10.0.0\\win64.o\\nt", "-fslxskipfunctionbody", "-fhlstoplevel=top_systolic_controller_flat", "-o", "C:\\fpga\\simon\\asic_accelerator\\asic_accelerator\\hls\\csim\\code_analyzer\\.internal\\build\\top_systolic_controller.cpp.0.o", "--target=x86_64-w64-windows-gnu"]},
{ "directory": "C:/fpga/simon/asic_accelerator", "file": "systolic_array.cpp", "output": "C:\\fpga\\simon\\asic_accelerator\\asic_accelerator\\hls\\csim\\code_analyzer\\.internal\\build\\systolic_array.cpp.0.bc", "arguments": ["c:/fpga/vitis/2024.2/vcxx/libexec/clang.exe", "-xc++", "systolic_array.cpp", "-c", "-emit-llvm", "-fhls", "-hls-syn-headers-dir=c:\\fpga\\vitis\\2024.2\\vcxx\\data\\autopilot", "-vitis-hls=C:\\fpga\\Vitis\\2024.2", "--sysroot=C:\\fpga\\Vitis\\2024.2\\tps\\mingw\\10.0.0\\win64.o\\nt", "-hls-clock-period=10.0", "-fhlstoplevel=top_systolic_controller_flat", "-o", "C:\\fpga\\simon\\asic_accelerator\\asic_accelerator\\hls\\csim\\code_analyzer\\.internal\\build\\systolic_array.cpp.0.bc", "--target=x86_64-w64-windows-gnu"]},
{ "directory": "C:/fpga/simon/asic_accelerator", "file": "top_systolic_controller.cpp", "output": "C:\\fpga\\simon\\asic_accelerator\\asic_accelerator\\hls\\csim\\code_analyzer\\.internal\\build\\top_systolic_controller.cpp.0.bc", "arguments": ["c:/fpga/vitis/2024.2/vcxx/libexec/clang.exe", "-xc++", "top_systolic_controller.cpp", "-c", "-emit-llvm", "-fhls", "-hls-syn-headers-dir=c:\\fpga\\vitis\\2024.2\\vcxx\\data\\autopilot", "-vitis-hls=C:\\fpga\\Vitis\\2024.2", "--sysroot=C:\\fpga\\Vitis\\2024.2\\tps\\mingw\\10.0.0\\win64.o\\nt", "-hls-clock-period=10.0", "-fhlstoplevel=top_systolic_controller_flat", "-o", "C:\\fpga\\simon\\asic_accelerator\\asic_accelerator\\hls\\csim\\code_analyzer\\.internal\\build\\top_systolic_controller.cpp.0.bc", "--target=x86_64-w64-windows-gnu"]}
]
