<root><simulation><result_generated_time />2023-05-24 01:16:39<layer><layer_spec />{'B': 1, 'K': 24, 'C': 144, 'OY': 56, 'OX': 56, 'IY': 56, 'IX': 56, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />10838016<total_data_size_element />{'W': 3456, 'I': 451584, 'O': 75264}<total_data_reuse />{'W': 3136, 'I': 24.0, 'O': 144}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />greedy mapping with hint<spatial_utilization_threshold />0.0<unrolling_scheme_index />2/2</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />20160</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 8, 'Row': 16}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 8388608, 34359738368], 'I': [512, 8388608, 34359738368], 'O': [512, 8388608, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [128, 128], [2048, 2048]], 'I': [[64, 64], [128, 128], [2048, 2048]], 'O': [[64, 64], [128, 128], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 6.752825, 93.2871], 'I': [0.000693826, 6.752825, 93.2871], 'O': [0.000693826, 6.752825, 93.2871]}<mem_unroll />{'W': [128, 1, 1], 'I': [16, 1, 1], 'O': [8, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('K', 8)], [('C', 16)]], [], []]<I />[[[('K', 8)], []], [[], [('C', 16)]], [], []]<O />[[[], [('C', 16)]], [[('K', 8)], []], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OY', 8), ('C', 3), ('OX', 2)], [('K', 3), ('OX', 28), ('OY', 7), ('C', 3)], []]<I />[[('OY', 8), ('C', 3), ('OX', 2), ('K', 3)], [('OX', 28), ('OY', 7), ('C', 3)], []]<O />[[('OY', 8), ('C', 3)], [('OX', 2), ('K', 3), ('OX', 28), ('OY', 7), ('C', 3)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [1.0, 16, 196, 1], 'I': [8.0, 3.0, 1.0, 1.0], 'O': [16.0, 3, 3, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [24, 27648, 27648], 'I': [384, 3612672, 3612672], 'O': [64, 602112, 602112], 'O_partial': [64, 602112, 0], 'O_final': [0, 0, 602112]}<actual_mem_utilization_individual />{'W': [0.05, 0.0, 0.0], 'I': [0.75, 0.43, 0.0], 'O': [0.12, 0.07, 0.0]}<actual_mem_utilization_shared />{'W': [0.05, 0.51, 0.0], 'I': [0.75, 0.51, 0.0], 'O': [0.12, 0.51, 0.0]}<effective_mem_size_bit />{'W': [24, 9216, 27648], 'I': [384, 1204224, 3612672], 'O': [64, 602112, 602112], 'O_partial': [64, 602112, 0], 'O_final': [0, 0, 602112]}<total_unit_count />{'W': [128, 128, 1, 1], 'I': [128, 16, 1, 1], 'O': [128, 8, 1, 1]}<unique_unit_count />{'W': [128, 128, 1, 1], 'I': [16, 16, 1, 1], 'O': [8, 8, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [8.0, 1.0, 1.0, 1.0], 'O': [16.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[1354752, 677376], [677376, 3456], [3456, 0]]<I />[[1354752, 451584], [451584, 451584], [451584, 0]]<O />[[(602112, 677376), (225792, 150528)], [(150528, 225792), (75264, 0)], [(0, 75264), (0, 0)]]<O_partial />[[(602112, 677376), (225792, 150528)], [(150528, 225792), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (75264, 0)], [(0, 75264), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[169344, 84672], [42336, 216], [14, 0]]<I />[[169344, 56448], [28224, 28224], [1764, 0]]<O />[[(75264, 84672), (28224, 18816)], [(9408, 14112), (4704, 0)], [(0, 294), (0, 0)]]<O_partial />[([75264, 84672], [28224, 18816]), ([9408, 14112], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [4704, 0]), ([0, 294], [0, 0])]</mem_access_count_word><mac_count><active />10838016<idle />0</mac_count></basic_info><energy><total_energy />23698116.6<mem_energy_breakdown><W />[87.8, 1119.3, 18.0]<I />[77.5, 1398.4, 2349.4]<O />[72.5, 699.2, 391.6]</mem_energy_breakdown><MAC_energy><active_MAC />23691903.0<idle_MAC />0.0<total />23691903.0</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.7484<utilization_without_data_loading />1.0<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.7484<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />113136<latency_cycle_without_data_loading />84672<ideal_computing_cycle />84672<data_loading><load_cycle_total />28464<load_cycle_individual />{'W': [24, 216, 0], 'I': [48, 28224, 0]}<load_cycle_combined />{'W': 216, 'I': 28224}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-84671], [-84624, -42312], [-84672, -84672]], 'I': [[-84671], [-24654, 0], [-84672, -84672]], 'O': [[-84672], [-81144, -70560], [-79968, -84378]]}<mem_stall_cycle_shared />{'W': [[-84671], [-84624, 0], [0, 0]], 'I': [[-84671], [-24654, 0], [0, 0]], 'O': [[-84672], [-81144, -70560], [-79968, -84378]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [24, 27648, 27648], 'I': [384, 3612672, 3612672], 'O': [64, 602112, 602112], 'O_partial': [64, 602112, 0], 'O_final': [0, 0, 602112]}<data_size_each_level_total />{'W': [3072, 27648, 27648], 'I': [6144, 3612672, 3612672], 'O': [512, 602112, 602112]}<loop_cycles_each_level />{'W': [48, 84672, 84672], 'I': [144, 84672, 84672], 'O': [24, 84672, 84672]}<top_ir_loop_size />{'W': [2, 1, 1], 'I': [3, 1, 1], 'O': [3, 3, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.5], [64.0, 0.3], [0.3, 0.3]], 'I': [[8.0, 2.7], [42.7, 42.7], [42.7, 42.7]], 'O': [[8.0, 2.7], [21.3, 7.1], [7.1, 7.1]]}<req_inst_mem_bw />{'W': [[8.0, 1.0], [128.0, 0.3], [0.3, 0.3]], 'I': [[8.0, 8.0], [128.0, 42.7], [42.7, 42.7]], 'O': [[8.0, 8.0], [64.0, 21.3], [21.3, 7.1]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.5], [64.0, 0.3], [0.3, 0]], 'I': [[8.0, 8.0], [128.0, 42.7], [42.7, 0]], 'O': [[8.0, 2.7], [21.3, 7.1], [7.1, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.5], [220.4, 64.3], [43.0, 7.1]], 'I': [[8.0, 8.0], [220.4, 64.3], [43.0, 7.1]], 'O': [[8.0, 2.7], [220.4, 64.3], [43.0, 7.1]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 84672], [48, 48, 1764], [84672, 84672, 1]], 'I': [[1, 1, 84672], [48, 144, 588], [84672, 84672, 1]], 'O': [[1, 1, 84672], [24, 24, 3528], [84672, 84672, 1]]}<trans_time_real />{'W': [[0, 1, 84672], [[0, 48, 1764], [24, 48, 1764]], [[216, 84672, 1], [13, 84672, 1]]], 'I': [[0, 1, 84672], [[6, 144, 588], [48, 144, 588]], [[28224, 84672, 1], [1764, 84672, 1]]], 'O': [[0, 1, 84672], [[1, 24, 3528], [4, 24, 3528]], [[4704, 84672, 1], [294, 84672, 1]]]}<single_stall_cycle />{'W': [[-1], [-48, -24], [-84456, -84658]], 'I': [[-1], [-42, 0], [-56448, -82908]], 'O': [[-1], [-23, -20], [-79968, -84378]]}<single_stall_count />{'W': [84671, 1763, 0], 'I': [84671, 587, 0], 'O': [84672, 3528, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [4704, 0]}, 1: {'W': [42312, 0], 'I': [28176, 0], 'O': [14112, 4704]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-84672, -84672], [-79968, -84672]], 1: [[-72, -84672], [-70560, -79968]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />100.1<mem_area />100.1<mem_area_percentage />100.0 %</area></results><elapsed_time_second />13.983</simulation></root>