{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 157 04/27/2011 SJ Full Version " "Info: Version 11.0 Build 157 04/27/2011 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 04 10:56:23 2012 " "Info: Processing started: Tue Sep 04 10:56:23 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ds18b20_seg7 -c ds18b20_seg7 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ds18b20_seg7 -c ds18b20_seg7" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ds18b20_drive.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/ds18b20_drive.v" { { "Info" "ISGN_ENTITY_NAME" "1 ds18b20_drive " "Info: Found entity 1: ds18b20_drive" {  } { { "src/ds18b20_drive.v" "" { Text "E:/Program/EP4CE6/verilog/DS18B20/src/ds18b20_drive.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ds18b20_seg7.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/ds18b20_seg7.v" { { "Info" "ISGN_ENTITY_NAME" "1 ds18b20_seg7 " "Info: Found entity 1: ds18b20_seg7" {  } { { "src/ds18b20_seg7.v" "" { Text "E:/Program/EP4CE6/verilog/DS18B20/src/ds18b20_seg7.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "src/seg7x8_drive.v " "Warning: Can't analyze file -- file src/seg7x8_drive.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "src/sel_4.v " "Warning: Can't analyze file -- file src/sel_4.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "src/seg_7.v " "Warning: Can't analyze file -- file src/seg_7.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/seg_dynamic_drive.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/seg_dynamic_drive.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_dynamic_drive " "Info: Found entity 1: seg_dynamic_drive" {  } { { "src/seg_dynamic_drive.v" "" { Text "E:/Program/EP4CE6/verilog/DS18B20/src/seg_dynamic_drive.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "ds18b20_seg7 " "Info: Elaborating entity \"ds18b20_seg7\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ds18b20_drive ds18b20_drive:ds18b20_u0 " "Info: Elaborating entity \"ds18b20_drive\" for hierarchy \"ds18b20_drive:ds18b20_u0\"" {  } { { "src/ds18b20_seg7.v" "ds18b20_u0" { Text "E:/Program/EP4CE6/verilog/DS18B20/src/ds18b20_seg7.v" 19 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ds18b20_drive.v(507) " "Warning (10230): Verilog HDL assignment warning at ds18b20_drive.v(507): truncated value with size 32 to match size of target (4)" {  } { { "src/ds18b20_drive.v" "" { Text "E:/Program/EP4CE6/verilog/DS18B20/src/ds18b20_drive.v" 507 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ds18b20_drive.v(509) " "Warning (10230): Verilog HDL assignment warning at ds18b20_drive.v(509): truncated value with size 32 to match size of target (4)" {  } { { "src/ds18b20_drive.v" "" { Text "E:/Program/EP4CE6/verilog/DS18B20/src/ds18b20_drive.v" 509 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ds18b20_drive.v(511) " "Warning (10230): Verilog HDL assignment warning at ds18b20_drive.v(511): truncated value with size 32 to match size of target (4)" {  } { { "src/ds18b20_drive.v" "" { Text "E:/Program/EP4CE6/verilog/DS18B20/src/ds18b20_drive.v" 511 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ds18b20_drive.v(513) " "Warning (10230): Verilog HDL assignment warning at ds18b20_drive.v(513): truncated value with size 32 to match size of target (4)" {  } { { "src/ds18b20_drive.v" "" { Text "E:/Program/EP4CE6/verilog/DS18B20/src/ds18b20_drive.v" 513 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_dynamic_drive seg_dynamic_drive:seg7_u0 " "Info: Elaborating entity \"seg_dynamic_drive\" for hierarchy \"seg_dynamic_drive:seg7_u0\"" {  } { { "src/ds18b20_seg7.v" "seg7_u0" { Text "E:/Program/EP4CE6/verilog/DS18B20/src/ds18b20_seg7.v" 27 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 4 " "Info: 4 registers lost all their fanouts during netlist optimizations. The first 4 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ds18b20_drive:ds18b20_u0\|state~22 " "Info: Register \"ds18b20_drive:ds18b20_u0\|state~22\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ds18b20_drive:ds18b20_u0\|state~23 " "Info: Register \"ds18b20_drive:ds18b20_u0\|state~23\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ds18b20_drive:ds18b20_u0\|state~24 " "Info: Register \"ds18b20_drive:ds18b20_u0\|state~24\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ds18b20_drive:ds18b20_u0\|state~25 " "Info: Register \"ds18b20_drive:ds18b20_u0\|state~25\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "268 " "Info: Implemented 268 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Info: Implemented 12 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Info: Implemented 1 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "253 " "Info: Implemented 253 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "224 " "Info: Peak virtual memory: 224 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 04 10:56:25 2012 " "Info: Processing ended: Tue Sep 04 10:56:25 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
