{
  "name": "core_arch::x86_64::amx::_tile_cvtrowd2ps",
  "safe": false,
  "callees": {
    "core_arch::x86_64::amx::tcvtrowd2ps": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {}
    },
    "core_arch::x86::<impl core_arch::simd::f32x16>::as_m512": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {
        "core_arch::x86::__m512": "Constructor"
      }
    }
  },
  "adts": {
    "core_arch::simd::f32x16": [
      "Plain"
    ],
    "core_arch::x86::__m512": [
      "Plain"
    ]
  },
  "path": {
    "type": "Local",
    "path": "core::core_arch::x86_64::amx::_tile_cvtrowd2ps"
  },
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86_64/amx.rs:396:1: 399:2",
  "src": "pub unsafe fn _tile_cvtrowd2ps<const TILE: i32>(row: u32) -> __m512 {\n    static_assert_uimm_bits!(TILE, 3);\n    tcvtrowd2ps(TILE as i8, row).as_m512()\n}",
  "mir": "fn core_arch::x86_64::amx::_tile_cvtrowd2ps(_1: u32) -> core_arch::x86::__m512 {\n    let mut _0: core_arch::x86::__m512;\n    let mut _2: core_arch::simd::f32x16;\n    let mut _3: i8;\n    debug row => _1;\n    bb0: {\n        StorageLive(_2);\n        StorageLive(_3);\n        _3 = TILE as i8;\n        _2 = core_arch::x86_64::amx::tcvtrowd2ps(move _3, _1) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        StorageDead(_3);\n        _0 = core_arch::x86::<impl core_arch::simd::f32x16>::as_m512(move _2) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        StorageDead(_2);\n        return;\n    }\n}\n",
  "doc": " Moves a row from a tile register to a zmm register, converting the packed 32-bit signed integer\n elements to packed single-precision (32-bit) floating-point elements.\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}