#Build: Synplify Pro (R) Q-2020.03L-SP1, Build 182R, Oct 29 2020
#install: C:\lscc\diamond\3.12\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-BQ95DNMF

# Thu Feb 17 20:12:23 2022

#Implementation: xo3l_verilog


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: LAPTOP-BQ95DNMF

Implementation : xo3l_verilog
Synopsys HDL Compiler, Version comp202003synp2, Build 182R, Built Oct 29 2020 10:49:53, @

@N|Running in 64-bit mode
###########################################################[

Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: LAPTOP-BQ95DNMF

Implementation : xo3l_verilog
Synopsys Verilog Compiler, Version comp202003synp2, Build 182R, Built Oct 29 2020 10:49:53, @

@N|Running in 64-bit mode
@I::"C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo3l.v" (library work)
@I::"C:\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v" (library work)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\compiler_directives.v" (library work)
@I::"C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\colorbar_gen.v" (library work)
@I::"C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\top.v" (library work)
@I:"C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\top.v":"C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\../../source/verilog\compiler_directives.v" (library work)
@W: CG1249 :"C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\top.v":394:11:394:15|Redeclaration of implicit signal w_LP0
@I::"C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\xo3l\oddrx4.v" (library work)
@W: CG1337 :"C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\xo3l\oddrx4.v":99:11:99:14|Net clk0 is not declared.
@W: CG1337 :"C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\xo3l\oddrx4.v":100:11:100:14|Net clk2 is not declared.
@W: CG1337 :"C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\xo3l\oddrx4.v":101:11:101:14|Net clk4 is not declared.
@W: CG1337 :"C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\xo3l\oddrx4.v":102:11:102:14|Net clk6 is not declared.
@I::"C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\xo3l\ipexpress\pll_pix2byte_RGB888_2lane.v" (library work)
@I::"C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\lp_hs_dly_ctrl.v" (library work)
@I::"C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\io_controller_tx.v" (library work)
@I::"C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\dphy_tx_inst.v" (library work)
@W: CG1337 :"C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\dphy_tx_inst.v":126:18:126:24|Net bit_clk is not declared.
@W: CG1337 :"C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\dphy_tx_inst.v":127:15:127:24|Net bit_clk_90 is not declared.
@I::"C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\dcs_rom.v" (library work)
@I::"C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\dcs_encoder.v" (library work)
@W: CG1337 :"C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\dcs_encoder.v":68:12:68:21|Net start_data is not declared.
@W: CG1337 :"C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\dcs_encoder.v":69:12:69:23|Net start_escape is not declared.
@W: CG1337 :"C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\dcs_encoder.v":70:12:70:20|Net stop_data is not declared.
@I::"C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\byte_packetizer.v" (library work)
@I::"C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\crc16_2lane_bb.v" (library work)
@I::"C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\parallel2byte_bb.v" (library work)
@I::"C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\packetheader_bb.v" (library work)
@I::"C:\Users\Miguel Estrada\Documents\GitHub\project\xo3l\verilog\Commando_Inicial.v" (library work)
@I::"C:\Users\Miguel Estrada\Documents\GitHub\project\xo3l\verilog\DataFlow_Switch.v" (library work)
@I::"C:\Users\Miguel Estrada\Documents\GitHub\project\xo3l\verilog\Mux_mod.v" (library work)
@I::"C:\Users\Miguel Estrada\Documents\GitHub\project\xo3l\verilog\Serial_Protocol.v" (library work)
@I::"C:\Users\Miguel Estrada\Documents\GitHub\project\xo3l\verilog\PLL_12_24_100.v" (library work)
Verilog syntax check successful!
File C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo3l.v":1124:7:1124:9|Synthesizing module VLO in library work.
Running optimization stage 1 on VLO .......
@N: CG364 :"C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo3l.v":1696:7:1696:13|Synthesizing module EHXPLLJ in library work.
Running optimization stage 1 on EHXPLLJ .......
@N: CG364 :"C:\Users\Miguel Estrada\Documents\GitHub\project\xo3l\verilog\PLL_12_24_100.v":8:7:8:19|Synthesizing module PLL_12_24_100 in library work.
Running optimization stage 1 on PLL_12_24_100 .......
@N: CG364 :"C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\xo3l\ipexpress\pll_pix2byte_RGB888_2lane.v":8:7:8:31|Synthesizing module pll_pix2byte_RGB888_2lane in library work.
Running optimization stage 1 on pll_pix2byte_RGB888_2lane .......
@N: CG364 :"C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\parallel2byte_bb.v":49:7:49:19|Synthesizing module parallel2byte in library work.

	word_width=32'b00000000000000000000000000011000
	lane_width=32'b00000000000000000000000000000010
	dt=6'b111110
   Generated name = parallel2byte_24s_2s_62
@W: CG146 :"C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\parallel2byte_bb.v":49:7:49:19|Creating black box for empty module parallel2byte_24s_2s_62

@N: CG364 :"C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\packetheader_bb.v":49:7:49:18|Synthesizing module packetheader in library work.

	lane_width=32'b00000000000000000000000000000010
   Generated name = packetheader_2s
@W: CG146 :"C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\packetheader_bb.v":49:7:49:18|Creating black box for empty module packetheader_2s

@N: CG364 :"C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\byte_packetizer.v":49:7:49:21|Synthesizing module BYTE_PACKETIZER in library work.

	word_width=32'b00000000000000000000000000011000
	lane_width=32'b00000000000000000000000000000010
	dt=6'b111110
	crc16=32'b00000000000000000000000000000000
	version=32'b00000000000000000000000000000001
   Generated name = BYTE_PACKETIZER_24s_2s_62_0s_1s
@N: CG179 :"C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\byte_packetizer.v":117:53:117:56|Removing redundant assignment.
@N: CG179 :"C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\byte_packetizer.v":118:53:118:56|Removing redundant assignment.
@W: CG360 :"C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\byte_packetizer.v":83:12:83:14|Removing wire crc, as there is no assignment to it.
Running optimization stage 1 on BYTE_PACKETIZER_24s_2s_62_0s_1s .......
@N: CG364 :"C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\lp_hs_dly_ctrl.v":48:7:48:23|Synthesizing module LP_HS_DELAY_CNTRL in library work.
@N: CG179 :"C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\lp_hs_dly_ctrl.v":153:78:153:86|Removing redundant assignment.
@N: CG179 :"C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\lp_hs_dly_ctrl.v":156:78:156:88|Removing redundant assignment.
@N: CG179 :"C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\lp_hs_dly_ctrl.v":159:78:159:87|Removing redundant assignment.
@N: CG179 :"C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\lp_hs_dly_ctrl.v":163:78:163:83|Removing redundant assignment.
@N: CG179 :"C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\lp_hs_dly_ctrl.v":167:78:167:84|Removing redundant assignment.
Running optimization stage 1 on LP_HS_DELAY_CNTRL .......
@N: CG364 :"C:\Users\Miguel Estrada\Documents\GitHub\project\xo3l\verilog\Commando_Inicial.v":1:7:1:22|Synthesizing module Commando_Inicial in library work.
@W: CG360 :"C:\Users\Miguel Estrada\Documents\GitHub\project\xo3l\verilog\Commando_Inicial.v":4:8:4:22|Removing wire o_Global_Enable, as there is no assignment to it.
@W: CG133 :"C:\Users\Miguel Estrada\Documents\GitHub\project\xo3l\verilog\Commando_Inicial.v":32:12:32:20|Object r_byte_D1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Miguel Estrada\Documents\GitHub\project\xo3l\verilog\Commando_Inicial.v":33:12:33:20|Object r_byte_D0 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Miguel Estrada\Documents\GitHub\project\xo3l\verilog\Commando_Inicial.v":38:4:38:14|Object r_hs_clk_en is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Miguel Estrada\Documents\GitHub\project\xo3l\verilog\Commando_Inicial.v":39:4:39:15|Object r_hs_data_en is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Miguel Estrada\Documents\GitHub\project\xo3l\verilog\Commando_Inicial.v":40:4:40:16|Object r_hsxx_clk_en is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Miguel Estrada\Documents\GitHub\project\xo3l\verilog\Commando_Inicial.v":41:4:41:11|Object r_lp_clk is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on Commando_Inicial .......
@W: CL318 :"C:\Users\Miguel Estrada\Documents\GitHub\project\xo3l\verilog\Commando_Inicial.v":4:8:4:22|*Output o_Global_Enable has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@A: CL282 :"C:\Users\Miguel Estrada\Documents\GitHub\project\xo3l\verilog\Commando_Inicial.v":76:0:76:5|Feedback mux created for signal State_sd. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Miguel Estrada\Documents\GitHub\project\xo3l\verilog\Commando_Inicial.v":76:0:76:5|Feedback mux created for signal Start_sd. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CL189 :"C:\Users\Miguel Estrada\Documents\GitHub\project\xo3l\verilog\Commando_Inicial.v":49:0:49:5|Register bit r_lp0_dir is always 1.
@N: CL189 :"C:\Users\Miguel Estrada\Documents\GitHub\project\xo3l\verilog\Commando_Inicial.v":49:0:49:5|Register bit r_lp1_dir is always 1.
@W: CL177 :"C:\Users\Miguel Estrada\Documents\GitHub\project\xo3l\verilog\Commando_Inicial.v":49:0:49:5|Sharing sequential element r_lp1_out. Add a syn_preserve attribute to the element to prevent sharing.
@N: CG364 :"C:\Users\Miguel Estrada\Documents\GitHub\project\xo3l\verilog\Serial_Protocol.v":1:7:1:21|Synthesizing module Serial_Protocol in library work.
@W: CG1340 :"C:\Users\Miguel Estrada\Documents\GitHub\project\xo3l\verilog\Serial_Protocol.v":42:16:42:24|Index into variable buff1 could be out of range ; a simulation mismatch is possible.
@W: CG1340 :"C:\Users\Miguel Estrada\Documents\GitHub\project\xo3l\verilog\Serial_Protocol.v":44:16:44:24|Index into variable buff2 could be out of range ; a simulation mismatch is possible.
@W: CG1340 :"C:\Users\Miguel Estrada\Documents\GitHub\project\xo3l\verilog\Serial_Protocol.v":48:16:48:24|Index into variable buff3 could be out of range ; a simulation mismatch is possible.
@W: CG1340 :"C:\Users\Miguel Estrada\Documents\GitHub\project\xo3l\verilog\Serial_Protocol.v":50:16:50:24|Index into variable buff4 could be out of range ; a simulation mismatch is possible.
Running optimization stage 1 on Serial_Protocol .......
@A: CL291 :"C:\Users\Miguel Estrada\Documents\GitHub\project\xo3l\verilog\Serial_Protocol.v":24:0:24:5|Register eocd with asynchronous load is being synthesized in compatability mode. A synthesis/simulation mismatch is possible.
@A: CL291 :"C:\Users\Miguel Estrada\Documents\GitHub\project\xo3l\verilog\Serial_Protocol.v":24:0:24:5|Register o with asynchronous load is being synthesized in compatability mode. A synthesis/simulation mismatch is possible.
@A: CL291 :"C:\Users\Miguel Estrada\Documents\GitHub\project\xo3l\verilog\Serial_Protocol.v":24:0:24:5|Register pars with asynchronous load is being synthesized in compatability mode. A synthesis/simulation mismatch is possible.
@A: CL291 :"C:\Users\Miguel Estrada\Documents\GitHub\project\xo3l\verilog\Serial_Protocol.v":24:0:24:5|Register rst_d with asynchronous load is being synthesized in compatability mode. A synthesis/simulation mismatch is possible.
@N: CG364 :"C:\Users\Miguel Estrada\Documents\GitHub\project\xo3l\verilog\Mux_mod.v":1:7:1:13|Synthesizing module Mux_mod in library work.

	MuxWide=32'b00000000000000000000000000001000
   Generated name = Mux_mod_8s
@W: CG296 :"C:\Users\Miguel Estrada\Documents\GitHub\project\xo3l\verilog\Mux_mod.v":10:8:10:18|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\Miguel Estrada\Documents\GitHub\project\xo3l\verilog\Mux_mod.v":12:6:12:12|Referenced variable i_state is not in sensitivity list.
Running optimization stage 1 on Mux_mod_8s .......
@N: CG364 :"C:\Users\Miguel Estrada\Documents\GitHub\project\xo3l\verilog\Mux_mod.v":1:7:1:13|Synthesizing module Mux_mod in library work.

	MuxWide=32'b00000000000000000000000000000010
   Generated name = Mux_mod_2s
@W: CG296 :"C:\Users\Miguel Estrada\Documents\GitHub\project\xo3l\verilog\Mux_mod.v":10:8:10:18|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\Miguel Estrada\Documents\GitHub\project\xo3l\verilog\Mux_mod.v":12:6:12:12|Referenced variable i_state is not in sensitivity list.
Running optimization stage 1 on Mux_mod_2s .......
@N: CG364 :"C:\Users\Miguel Estrada\Documents\GitHub\project\xo3l\verilog\Mux_mod.v":1:7:1:13|Synthesizing module Mux_mod in library work.

	MuxWide=32'b00000000000000000000000000000001
   Generated name = Mux_mod_1s
@W: CG296 :"C:\Users\Miguel Estrada\Documents\GitHub\project\xo3l\verilog\Mux_mod.v":10:8:10:18|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\Miguel Estrada\Documents\GitHub\project\xo3l\verilog\Mux_mod.v":12:6:12:12|Referenced variable i_state is not in sensitivity list.
Running optimization stage 1 on Mux_mod_1s .......
@N: CG364 :"C:\Users\Miguel Estrada\Documents\GitHub\project\xo3l\verilog\DataFlow_Switch.v":1:7:1:21|Synthesizing module DataFlow_Switch in library work.
@W: CG360 :"C:\Users\Miguel Estrada\Documents\GitHub\project\xo3l\verilog\DataFlow_Switch.v":52:10:52:18|Removing wire lpclk_out, as there is no assignment to it.
Running optimization stage 1 on DataFlow_Switch .......
@W: CL318 :"C:\Users\Miguel Estrada\Documents\GitHub\project\xo3l\verilog\DataFlow_Switch.v":52:10:52:18|*Output lpclk_out has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@N: CG364 :"C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo3l.v":1051:7:1051:14|Synthesizing module ROM16X1A in library work.
Running optimization stage 1 on ROM16X1A .......
@N: CG364 :"C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo3l.v":176:7:176:13|Synthesizing module FD1P3BX in library work.
Running optimization stage 1 on FD1P3BX .......
@N: CG364 :"C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo3l.v":187:7:187:13|Synthesizing module FD1P3DX in library work.
Running optimization stage 1 on FD1P3DX .......
@N: CG364 :"C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo3l.v":1120:7:1120:9|Synthesizing module VHI in library work.
Running optimization stage 1 on VHI .......
@N: CG364 :"C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo3l.v":1608:7:1608:13|Synthesizing module ODDRX4B in library work.
Running optimization stage 1 on ODDRX4B .......
@N: CG364 :"C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo3l.v":1525:7:1525:15|Synthesizing module ECLKSYNCA in library work.
Running optimization stage 1 on ECLKSYNCA .......
@N: CG364 :"C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo3l.v":1512:7:1512:13|Synthesizing module CLKDIVC in library work.
Running optimization stage 1 on CLKDIVC .......
@N: CG364 :"C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\xo3l\oddrx4.v":8:7:8:12|Synthesizing module oDDRx4 in library work.
Running optimization stage 1 on oDDRx4 .......
@N: CG364 :"C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\io_controller_tx.v":49:7:49:22|Synthesizing module IO_Controller_TX in library work.
Running optimization stage 1 on IO_Controller_TX .......
@N: CG364 :"C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\dphy_tx_inst.v":51:7:51:18|Synthesizing module DPHY_TX_INST in library work.
@W: CS263 :"C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\dphy_tx_inst.v":131:162:131:196|Port-width mismatch for port dataout. The port definition is 32 bits, but the actual port connection bit width is 18. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\dphy_tx_inst.v":163:20:163:26|Port-width mismatch for port lp2_out. The port definition is 2 bits, but the actual port connection bit width is 1. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\dphy_tx_inst.v":164:20:164:26|Port-width mismatch for port lp3_out. The port definition is 2 bits, but the actual port connection bit width is 1. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\dphy_tx_inst.v":168:19:168:24|Port-width mismatch for port lp2_in. The port definition is 2 bits, but the actual port connection bit width is 1. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\dphy_tx_inst.v":169:19:169:24|Port-width mismatch for port lp3_in. The port definition is 2 bits, but the actual port connection bit width is 1. Adjust either the definition or the instantiation of this port.
Running optimization stage 1 on DPHY_TX_INST .......
@N: CG364 :"C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\dcs_rom.v":48:7:48:13|Synthesizing module DCS_ROM in library work.
@W: CG360 :"C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\dcs_rom.v":57:16:57:19|Removing wire data, as there is no assignment to it.
Running optimization stage 1 on DCS_ROM .......
@W: CL318 :"C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\dcs_rom.v":57:16:57:19|*Output data has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@N: CG364 :"C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\dcs_encoder.v":48:7:48:17|Synthesizing module DCS_Encoder in library work.
@N: CG179 :"C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\dcs_encoder.v":107:53:107:63|Removing redundant assignment.
@N: CG179 :"C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\dcs_encoder.v":115:41:115:46|Removing redundant assignment.
@W: CG1340 :"C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\dcs_encoder.v":113:53:113:64|Index into variable q_oneh_data could be out of range ; a simulation mismatch is possible.
@W: CG1340 :"C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\dcs_encoder.v":116:53:116:64|Index into variable q_oneh_data could be out of range ; a simulation mismatch is possible.
Running optimization stage 1 on DCS_Encoder .......
@W: CL190 :"C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\dcs_encoder.v":89:5:89:10|Optimizing register bit q_oneh_data[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\dcs_encoder.v":89:5:89:10|Optimizing register bit q_oneh_data[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\dcs_encoder.v":89:5:89:10|Optimizing register bit q_oneh_data[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\dcs_encoder.v":89:5:89:10|Optimizing register bit q_oneh_data[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\dcs_encoder.v":89:5:89:10|Pruning register bits 5 to 4 of q_oneh_data[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\dcs_encoder.v":89:5:89:10|Pruning register bits 1 to 0 of q_oneh_data[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CG364 :"C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\colorbar_gen.v":52:7:52:18|Synthesizing module colorbar_gen in library work.

	h_active=32'b00000000000000000000010101010110
	h_total=32'b00000000000000000000011100000000
	v_active=32'b00000000000000000000001100000000
	v_total=32'b00000000000000000000001100011110
	H_FRONT_PORCH=32'b00000000000000000000000000000000
	H_SYNCH=32'b00000000000000000000000000000000
	H_BACK_PORCH=32'b00000000000000000000000000101000
	V_FRONT_PORCH=32'b00000000000000000000000000000000
	V_SYNCH=32'b00000000000000000000000000000000
	mode=32'b00000000000000000000000000000001
   Generated name = colorbar_gen_1366_1792_768_798_0_0_40_0_0_1s
Running optimization stage 1 on colorbar_gen_1366_1792_768_798_0_0_40_0_0_1s .......
@W: CL169 :"C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\colorbar_gen.v":104:1:104:6|Pruning unused register color_cntr[11:0]. Make sure that there are no unused intermediate registers.
@W: CL207 :"C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\colorbar_gen.v":78:4:78:9|All reachable assignments to vsync assign 0, register removed by optimization.
@W: CL207 :"C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\colorbar_gen.v":78:4:78:9|All reachable assignments to hsync assign 0, register removed by optimization.
@N: CG364 :"C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\top.v":51:7:51:9|Synthesizing module top in library work.
@W: CS263 :"C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\top.v":205:19:205:20|Port-width mismatch for port VC. The port definition is 2 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\top.v":215:19:215:22|Port-width mismatch for port EoTp. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\top.v":295:19:295:24|Port-width mismatch for port lpclk_out_a. The port definition is 1 bits, but the actual port connection bit width is 2. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\top.v":362:28:362:39|Port-width mismatch for port lpclk_out. The port definition is 2 bits, but the actual port connection bit width is 1. Adjust either the definition or the instantiation of this port.
@W: CG360 :"C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\top.v":131:5:131:13|Removing wire w_reset_n, as there is no assignment to it.
Running optimization stage 1 on top .......
Running optimization stage 2 on top .......
@N: CL159 :"C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\top.v":102:28:102:29|Input DE is unused.
@N: CL159 :"C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\top.v":103:28:103:34|Input PIXDATA is unused.
Running optimization stage 2 on colorbar_gen_1366_1792_768_798_0_0_40_0_0_1s .......
@W: CL190 :"C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\colorbar_gen.v":78:4:78:9|Optimizing register bit pixcnt[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\colorbar_gen.v":78:4:78:9|Optimizing register bit linecnt[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\colorbar_gen.v":78:4:78:9|Optimizing register bit linecnt[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\colorbar_gen.v":78:4:78:9|Pruning register bits 11 to 10 of linecnt[11:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\colorbar_gen.v":78:4:78:9|Pruning register bit 11 of pixcnt[11:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Running optimization stage 2 on DCS_Encoder .......
@W: CL190 :"C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\dcs_encoder.v":89:5:89:10|Optimizing register bit bitcntr[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\dcs_encoder.v":89:5:89:10|Pruning register bit 5 of bitcntr[5:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\dcs_encoder.v":89:5:89:10|Pruning register bits 29 to 28 of q_oneh_data[31:6]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\dcs_encoder.v":89:5:89:10|Pruning register bits 25 to 24 of q_oneh_data[31:6]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\dcs_encoder.v":89:5:89:10|Pruning register bits 21 to 20 of q_oneh_data[31:6]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\dcs_encoder.v":89:5:89:10|Pruning register bits 17 to 16 of q_oneh_data[31:6]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\dcs_encoder.v":89:5:89:10|Pruning register bits 13 to 12 of q_oneh_data[31:6]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\dcs_encoder.v":89:5:89:10|Pruning register bit 9 of q_oneh_data[31:6]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Running optimization stage 2 on DCS_ROM .......
@W: CL190 :"C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\dcs_rom.v":67:3:67:8|Optimizing register bit wait_cnt[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\dcs_rom.v":67:3:67:8|Pruning register bit 15 of wait_cnt[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL190 :"C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\dcs_rom.v":67:3:67:8|Optimizing register bit wait_cnt[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\dcs_rom.v":67:3:67:8|Pruning register bit 14 of wait_cnt[14:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL190 :"C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\dcs_rom.v":67:3:67:8|Optimizing register bit wait_cnt[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\dcs_rom.v":67:3:67:8|Pruning register bit 13 of wait_cnt[13:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL190 :"C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\dcs_rom.v":67:3:67:8|Optimizing register bit wait_cnt[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\dcs_rom.v":67:3:67:8|Pruning register bit 12 of wait_cnt[12:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Running optimization stage 2 on DPHY_TX_INST .......
@W: CL156 :"C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\dphy_tx_inst.v":131:162:131:196|*Input un1_byte_D0[31:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\dphy_tx_inst.v":158:20:158:26|*Input lp2_dir to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\dphy_tx_inst.v":159:20:159:26|*Input lp3_dir to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\dphy_tx_inst.v":163:20:163:26|*Input un1_lp2_out[1:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\dphy_tx_inst.v":164:20:164:26|*Input un1_lp3_out[1:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
Running optimization stage 2 on IO_Controller_TX .......
@N: CL159 :"C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\io_controller_tx.v":50:11:50:17|Input reset_n is unused.
Running optimization stage 2 on oDDRx4 .......
Running optimization stage 2 on CLKDIVC .......
Running optimization stage 2 on ECLKSYNCA .......
Running optimization stage 2 on ODDRX4B .......
Running optimization stage 2 on VHI .......
Running optimization stage 2 on FD1P3DX .......
Running optimization stage 2 on FD1P3BX .......
Running optimization stage 2 on ROM16X1A .......
Running optimization stage 2 on DataFlow_Switch .......
@N: CL159 :"C:\Users\Miguel Estrada\Documents\GitHub\project\xo3l\verilog\DataFlow_Switch.v":18:9:18:19|Input lpclk_out_a is unused.
@N: CL159 :"C:\Users\Miguel Estrada\Documents\GitHub\project\xo3l\verilog\DataFlow_Switch.v":35:9:35:19|Input lpclk_out_b is unused.
Running optimization stage 2 on Mux_mod_1s .......
Running optimization stage 2 on Mux_mod_2s .......
Running optimization stage 2 on Mux_mod_8s .......
Running optimization stage 2 on Serial_Protocol .......
Running optimization stage 2 on Commando_Inicial .......
@A: CL153 :"C:\Users\Miguel Estrada\Documents\GitHub\project\xo3l\verilog\Commando_Inicial.v":32:12:32:20|*Unassigned bits of r_byte_D1[7:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\Miguel Estrada\Documents\GitHub\project\xo3l\verilog\Commando_Inicial.v":33:12:33:20|*Unassigned bits of r_byte_D0[7:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\Miguel Estrada\Documents\GitHub\project\xo3l\verilog\Commando_Inicial.v":38:4:38:14|*Unassigned bits of r_hs_clk_en are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\Miguel Estrada\Documents\GitHub\project\xo3l\verilog\Commando_Inicial.v":39:4:39:15|*Unassigned bits of r_hs_data_en are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\Miguel Estrada\Documents\GitHub\project\xo3l\verilog\Commando_Inicial.v":40:4:40:16|*Unassigned bits of r_hsxx_clk_en are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\Miguel Estrada\Documents\GitHub\project\xo3l\verilog\Commando_Inicial.v":41:4:41:11|*Unassigned bits of r_lp_clk are referenced and tied to 0 -- simulation mismatch possible.
@N: CL159 :"C:\Users\Miguel Estrada\Documents\GitHub\project\xo3l\verilog\Commando_Inicial.v":2:7:2:11|Input i_clk is unused.
@N: CL159 :"C:\Users\Miguel Estrada\Documents\GitHub\project\xo3l\verilog\Commando_Inicial.v":7:15:7:20|Input i_test is unused.
Running optimization stage 2 on LP_HS_DELAY_CNTRL .......
@N: CL135 :"C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\lp_hs_dly_ctrl.v":108:16:108:21|Found sequential shift data_dly[54].hold_data with address depth of 54 words and data bit width of 32.
@W: CL190 :"C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\lp_hs_dly_ctrl.v":119:4:119:9|Optimizing register bit hs_extended[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\lp_hs_dly_ctrl.v":119:4:119:9|Optimizing register bit hs_extended[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\lp_hs_dly_ctrl.v":119:4:119:9|Optimizing register bit hs_extended[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\lp_hs_dly_ctrl.v":119:4:119:9|Optimizing register bit hs_extended[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\lp_hs_dly_ctrl.v":119:4:119:9|Optimizing register bit hs_extended[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\lp_hs_dly_ctrl.v":119:4:119:9|Optimizing register bit hs_extended[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\lp_hs_dly_ctrl.v":119:4:119:9|Optimizing register bit hs_extended[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\lp_hs_dly_ctrl.v":119:4:119:9|Optimizing register bit hs_extended[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\lp_hs_dly_ctrl.v":119:4:119:9|Optimizing register bit hs_extended[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\lp_hs_dly_ctrl.v":119:4:119:9|Optimizing register bit hs_extended[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\lp_hs_dly_ctrl.v":119:4:119:9|Pruning register bits 15 to 6 of hs_extended[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Running optimization stage 2 on BYTE_PACKETIZER_24s_2s_62_0s_1s .......
@W: CL156 :"C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\byte_packetizer.v":134:21:134:30|*Input chksum_rdy to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\byte_packetizer.v":83:12:83:14|*Input crc[15:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
Running optimization stage 2 on pll_pix2byte_RGB888_2lane .......
Running optimization stage 2 on PLL_12_24_100 .......
Running optimization stage 2 on EHXPLLJ .......
Running optimization stage 2 on VLO .......

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
@L: C:\Users\Miguel Estrada\Documents\GitHub\project\xo3l\verilog\xo3l_verilog\synwork\layer0.rt.csv


At c_ver Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 98MB peak: 98MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime

Process completed successfully.
# Thu Feb 17 20:12:26 2022

###########################################################]
###########################################################[

Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: LAPTOP-BQ95DNMF

Implementation : xo3l_verilog
Synopsys Synopsys Netlist Linker, Version comp202003synp2, Build 182R, Built Oct 29 2020 10:49:53, @

@N|Running in 64-bit mode
File C:\Users\Miguel Estrada\Documents\GitHub\project\xo3l\verilog\xo3l_verilog\synwork\layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 92MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Feb 17 20:12:26 2022

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
@L: C:\Users\Miguel Estrada\Documents\GitHub\project\xo3l\verilog\xo3l_verilog\synwork\xo3l_verilog_xo3l_verilog_comp.rt.csv

@END

At c_hdl Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 23MB peak: 23MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime

Process completed successfully.
# Thu Feb 17 20:12:26 2022

###########################################################]
###########################################################[

Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: LAPTOP-BQ95DNMF

Implementation : xo3l_verilog
Synopsys Synopsys Netlist Linker, Version comp202003synp2, Build 182R, Built Oct 29 2020 10:49:53, @

@N|Running in 64-bit mode
File C:\Users\Miguel Estrada\Documents\GitHub\project\xo3l\verilog\xo3l_verilog\synwork\xo3l_verilog_xo3l_verilog_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 92MB peak: 92MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Feb 17 20:12:28 2022

###########################################################]
# Thu Feb 17 20:12:28 2022


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: LAPTOP-BQ95DNMF

Implementation : xo3l_verilog
Synopsys Lattice Technology Pre-mapping, Version map202003lat, Build 172R, Built Nov  2 2020 09:31:45, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 117MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Miguel Estrada\Documents\GitHub\project\xo3l\verilog\xo3l_verilog\xo3l_verilog_xo3l_verilog_scck.rpt 
See clock summary report "C:\Users\Miguel Estrada\Documents\GitHub\project\xo3l\verilog\xo3l_verilog\xo3l_verilog_xo3l_verilog_scck.rpt"
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 128MB peak: 129MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 128MB peak: 129MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 141MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 143MB)

@N: FX493 |Applying initial value "0" on instance r_init.
@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
@N: FX493 |Applying initial value "0" on instance Start_sd.
@W: BN288 :"c:\users\miguel estrada\documents\github\project\xo3l\verilog\serial_protocol.v":24:0:24:5|Register rst_d with set has an initial value of 0. Ignoring initial value.  
@W: BN288 :"c:\users\miguel estrada\documents\github\project\xo3l\verilog\serial_protocol.v":24:0:24:5|Register eocd with set has an initial value of 0. Ignoring initial value.  
@W: BN287 :"c:\users\miguel estrada\documents\github\project\xo3l\verilog\serial_protocol.v":24:0:24:5|Register o with reset has an initial value of 1. Ignoring initial value.  
@N: MO111 :"c:\users\miguel estrada\documents\github\project\xo3l\verilog\commando_inicial.v":4:8:4:22|Tristate driver o_Global_Enable (in view: work.Commando_Inicial(verilog)) on net o_Global_Enable (in view: work.Commando_Inicial(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\miguel estrada\documents\github\project\xo3l\verilog\dataflow_switch.v":52:10:52:18|Tristate driver lpclk_out (in view: work.DataFlow_Switch(verilog)) on net lpclk_out (in view: work.DataFlow_Switch(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\miguel estrada\documents\github\source\verilog\dcs_rom.v":57:16:57:19|Tristate driver data_1 (in view: work.DCS_ROM(verilog)) on net data_1 (in view: work.DCS_ROM(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\miguel estrada\documents\github\source\verilog\dcs_rom.v":57:16:57:19|Tristate driver data_2 (in view: work.DCS_ROM(verilog)) on net data_2 (in view: work.DCS_ROM(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\miguel estrada\documents\github\source\verilog\dcs_rom.v":57:16:57:19|Tristate driver data_3 (in view: work.DCS_ROM(verilog)) on net data_3 (in view: work.DCS_ROM(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\miguel estrada\documents\github\source\verilog\dcs_rom.v":57:16:57:19|Tristate driver data_4 (in view: work.DCS_ROM(verilog)) on net data_4 (in view: work.DCS_ROM(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\miguel estrada\documents\github\source\verilog\dcs_rom.v":57:16:57:19|Tristate driver data_5 (in view: work.DCS_ROM(verilog)) on net data_5 (in view: work.DCS_ROM(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\miguel estrada\documents\github\source\verilog\dcs_rom.v":57:16:57:19|Tristate driver data_6 (in view: work.DCS_ROM(verilog)) on net data_6 (in view: work.DCS_ROM(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\miguel estrada\documents\github\source\verilog\dcs_rom.v":57:16:57:19|Tristate driver data_7 (in view: work.DCS_ROM(verilog)) on net data_7 (in view: work.DCS_ROM(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\miguel estrada\documents\github\source\verilog\dcs_rom.v":57:16:57:19|Tristate driver data_8 (in view: work.DCS_ROM(verilog)) on net data_8 (in view: work.DCS_ROM(verilog)) has its enable tied to GND.
@N: BN115 :"c:\users\miguel estrada\documents\github\project\xo3l\verilog\dataflow_switch.v":83:24:83:34|Removing instance mux_lp1_dir (in view: work.DataFlow_Switch(verilog)) of type view:work.Mux_mod_1s_4(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\miguel estrada\documents\github\project\xo3l\verilog\dataflow_switch.v":90:24:90:34|Removing instance mux_lp0_dir (in view: work.DataFlow_Switch(verilog)) of type view:work.Mux_mod_1s_3(verilog) because it does not drive other instances.
@N: BN362 :"c:\users\miguel estrada\documents\github\source\verilog\colorbar_gen.v":78:4:78:9|Removing sequential instance fv (in view: work.colorbar_gen_1366_1792_768_798_0_0_40_0_0_1s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\miguel estrada\documents\github\source\verilog\lp_hs_dly_ctrl.v":142:4:142:9|Removing sequential instance hs_clk_en (in view: work.LP_HS_DELAY_CNTRL(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\miguel estrada\documents\github\source\verilog\lp_hs_dly_ctrl.v":142:4:142:9|Removing sequential instance hs_data_en (in view: work.LP_HS_DELAY_CNTRL(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\miguel estrada\documents\github\project\xo3l\verilog\serial_protocol.v":24:0:24:5|Removing sequential instance eocd (in view: work.Serial_Protocol_0(verilog)) of type view:PrimLib.dffrse(prim) because it does not drive other instances.

Starting clock optimization phase (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 173MB peak: 173MB)


Finished clock optimization phase (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 173MB peak: 173MB)


Starting clock optimization report phase (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 173MB peak: 174MB)


Finished clock optimization report phase (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 174MB peak: 174MB)

@N: FX1184 |Applying syn_allowed_resources blockrams=240 on top level netlist top 

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 174MB peak: 174MB)



Clock Summary
******************

          Start                                               Requested     Requested     Clock        Clock                   Clock
Level     Clock                                               Frequency     Period        Type         Group                   Load 
------------------------------------------------------------------------------------------------------------------------------------
0 -       System                                              200.0 MHz     5.000         system       system_clkgroup         0    
                                                                                                                                    
0 -       pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock     200.0 MHz     5.000         inferred     Inferred_clkgroup_3     177  
                                                                                                                                    
0 -       PLL_12_24_100|CLKOS_inferred_clock                  200.0 MHz     5.000         inferred     Inferred_clkgroup_5     30   
                                                                                                                                    
0 -       PLL_12_24_100|CLKOP_inferred_clock                  200.0 MHz     5.000         inferred     Inferred_clkgroup_2     22   
                                                                                                                                    
0 -       PLL_12_24_100|CLKOS2_inferred_clock                 200.0 MHz     5.000         inferred     Inferred_clkgroup_4     19   
                                                                                                                                    
0 -       oDDRx4|sclk_inferred_clock                          200.0 MHz     5.000         inferred     Inferred_clkgroup_1     4    
                                                                                                                                    
0 -       top|i_clk                                           200.0 MHz     5.000         inferred     Inferred_clkgroup_0     1    
====================================================================================================================================



Clock Load Summary
***********************

                                                    Clock     Source                                                    Clock Pin                           Non-clock Pin     Non-clock Pin                    
Clock                                               Load      Pin                                                       Seq Example                         Seq Example       Comb Example                     
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                              0         -                                                         -                                   -                 -                                
                                                                                                                                                                                                               
pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock     177       u_pll_pix2byte_RGB888_2lane.PLLInst_0.CLKOS2(EHXPLLJ)     u_DCS_Encoder.q_enable.C            -                 -                                
                                                                                                                                                                                                               
PLL_12_24_100|CLKOS_inferred_clock                  30        PLL_12_24_100_mod.PLLInst_0.CLKOS(EHXPLLJ)                Comand.r_lp0_out[1:0].C             -                 Comand.un1_i_CLK_100MHZ.I[0](inv)
                                                                                                                                                                                                               
PLL_12_24_100|CLKOP_inferred_clock                  22        PLL_12_24_100_mod.PLLInst_0.CLKOP(EHXPLLJ)                u_colorbar_gen.lv.C                 -                 -                                
                                                                                                                                                                                                               
PLL_12_24_100|CLKOS2_inferred_clock                 19        PLL_12_24_100_mod.PLLInst_0.CLKOS2(EHXPLLJ)               Serial_busN.rst_d.C                 -                 -                                
                                                                                                                                                                                                               
oDDRx4|sclk_inferred_clock                          4         u_DPHY_TX_INST.u_oDDRx4.Inst3_CLKDIVC.CDIVX(CLKDIVC)      u_DPHY_TX_INST.u_oDDRx4.FF_0.CK     -                 -                                
                                                                                                                                                                                                               
top|i_clk                                           1         i_clk(port)                                               r_globalRST.C                       -                 -                                
===============================================================================================================================================================================================================

@W: MT529 :"c:\users\miguel estrada\documents\github\source\verilog\top.v":161:0:161:5|Found inferred clock top|i_clk which controls 1 sequential elements including r_globalRST. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\miguel estrada\documents\github\source\verilog\xo3l\oddrx4.v":81:12:81:15|Found inferred clock oDDRx4|sclk_inferred_clock which controls 4 sequential elements including u_DPHY_TX_INST.u_oDDRx4.FF_3. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\miguel estrada\documents\github\source\verilog\colorbar_gen.v":78:4:78:9|Found inferred clock PLL_12_24_100|CLKOP_inferred_clock which controls 22 sequential elements including u_colorbar_gen.linecnt[9:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\miguel estrada\documents\github\source\verilog\byte_packetizer.v":109:5:109:10|Found inferred clock pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock which controls 177 sequential elements including u_BYTE_PACKETIZER.q_WC[15:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\miguel estrada\documents\github\project\xo3l\verilog\serial_protocol.v":24:0:24:5|Found inferred clock PLL_12_24_100|CLKOS2_inferred_clock which controls 19 sequential elements including Serial_busP.pars[6]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\miguel estrada\documents\github\project\xo3l\verilog\commando_inicial.v":76:0:76:5|Found inferred clock PLL_12_24_100|CLKOS_inferred_clock which controls 30 sequential elements including Comand.Start_sd. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0


@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

6 non-gated/non-generated clock tree(s) driving 238 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================================ Non-Gated/Non-Generated Clocks =================================================
Clock Tree ID     Driving Element                                  Drive Element Type     Fanout     Sample Instance             
---------------------------------------------------------------------------------------------------------------------------------
@KP:ckid0_0       u_DPHY_TX_INST.u_oDDRx4.Inst3_CLKDIVC.CDIVX      CLKDIVC                4          u_DPHY_TX_INST.u_oDDRx4.FF_3
@KP:ckid0_1       PLL_12_24_100_mod.PLLInst_0.CLKOP                EHXPLLJ                22         u_colorbar_gen.linecnt[9:0] 
@KP:ckid0_2       u_pll_pix2byte_RGB888_2lane.PLLInst_0.CLKOS2     EHXPLLJ                162        u_DCS_Encoder.LP[1:0]       
@KP:ckid0_3       PLL_12_24_100_mod.PLLInst_0.CLKOS2               EHXPLLJ                19         Serial_busN.pars[6]         
@KP:ckid0_4       PLL_12_24_100_mod.PLLInst_0.CLKOS                EHXPLLJ                30         Comand.Start_sd             
@KP:ckid0_5       i_clk                                            port                   1          r_globalRST                 
=================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 174MB peak: 174MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 174MB peak: 175MB)


Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 174MB peak: 175MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 90MB peak: 176MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Feb 17 20:12:29 2022

###########################################################]
# Thu Feb 17 20:12:29 2022


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: LAPTOP-BQ95DNMF

Implementation : xo3l_verilog
Synopsys Lattice Technology Mapper, Version map202003lat, Build 172R, Built Nov  2 2020 09:31:45, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 117MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 129MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 129MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 137MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 169MB peak: 169MB)

@N: MO111 :|Tristate driver w_lp_clk_out_t (in view: work.top(verilog)) on net w_lp_clk_out (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver dcs_data_t[0] (in view: work.top(verilog)) on net dcs_data[0] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver dcs_data_t[1] (in view: work.top(verilog)) on net dcs_data[1] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver dcs_data_t[2] (in view: work.top(verilog)) on net dcs_data[2] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver dcs_data_t[3] (in view: work.top(verilog)) on net dcs_data[3] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver dcs_data_t[4] (in view: work.top(verilog)) on net dcs_data[4] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver dcs_data_t[5] (in view: work.top(verilog)) on net dcs_data[5] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver dcs_data_t[6] (in view: work.top(verilog)) on net dcs_data[6] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver dcs_data_t[7] (in view: work.top(verilog)) on net dcs_data[7] (in view: work.top(verilog)) has its enable tied to GND.
@W: BN114 :"c:\users\miguel estrada\documents\github\source\verilog\xo3l\oddrx4.v":112:12:112:25|Removing instance u_oDDRx4.Inst5_ODDRX4B2 (in view: work.DPHY_TX_INST(verilog)) of black box view:work.ODDRX4B(verilog) because it does not drive other instances.
@W: BN114 :"c:\users\miguel estrada\documents\github\source\verilog\xo3l\oddrx4.v":108:12:108:25|Removing instance u_oDDRx4.Inst5_ODDRX4B3 (in view: work.DPHY_TX_INST(verilog)) of black box view:work.ODDRX4B(verilog) because it does not drive other instances.

Available hyper_sources - for debug and ip models
	None Found

@W: FA239 :"c:\users\miguel estrada\documents\github\source\verilog\dcs_rom.v":79:29:79:47|ROM current_data_2[7:0] (in view: work.DCS_ROM(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\miguel estrada\documents\github\source\verilog\dcs_rom.v":79:29:79:47|ROM current_data_2[7:0] (in view: work.DCS_ROM(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\miguel estrada\documents\github\source\verilog\dcs_rom.v":79:29:79:47|Found ROM current_data_2[7:0] (in view: work.DCS_ROM(verilog)) with 176 words by 8 bits.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 175MB peak: 175MB)

@W: BN132 :"c:\users\miguel estrada\documents\github\source\verilog\byte_packetizer.v":109:5:109:10|Removing instance u_BYTE_PACKETIZER.q_WC[1] because it is equivalent to instance u_BYTE_PACKETIZER.q_WC[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\miguel estrada\documents\github\source\verilog\byte_packetizer.v":109:5:109:10|Removing instance u_BYTE_PACKETIZER.q_WC[15] because it is equivalent to instance u_BYTE_PACKETIZER.q_WC[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\miguel estrada\documents\github\source\verilog\byte_packetizer.v":109:5:109:10|Removing instance u_BYTE_PACKETIZER.q_WC[14] because it is equivalent to instance u_BYTE_PACKETIZER.q_WC[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\miguel estrada\documents\github\source\verilog\byte_packetizer.v":109:5:109:10|Removing instance u_BYTE_PACKETIZER.q_WC[13] because it is equivalent to instance u_BYTE_PACKETIZER.q_WC[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\miguel estrada\documents\github\source\verilog\byte_packetizer.v":109:5:109:10|Removing instance u_BYTE_PACKETIZER.q_WC[11] because it is equivalent to instance u_BYTE_PACKETIZER.q_WC[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\miguel estrada\documents\github\source\verilog\byte_packetizer.v":109:5:109:10|Removing instance u_BYTE_PACKETIZER.q_WC[9] because it is equivalent to instance u_BYTE_PACKETIZER.q_WC[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\miguel estrada\documents\github\source\verilog\byte_packetizer.v":109:5:109:10|Removing instance u_BYTE_PACKETIZER.q_WC[8] because it is equivalent to instance u_BYTE_PACKETIZER.q_WC[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\miguel estrada\documents\github\source\verilog\byte_packetizer.v":109:5:109:10|Removing instance u_BYTE_PACKETIZER.q_WC[7] because it is equivalent to instance u_BYTE_PACKETIZER.q_WC[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\miguel estrada\documents\github\source\verilog\byte_packetizer.v":109:5:109:10|Removing instance u_BYTE_PACKETIZER.q_WC[6] because it is equivalent to instance u_BYTE_PACKETIZER.q_WC[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\miguel estrada\documents\github\source\verilog\byte_packetizer.v":109:5:109:10|Removing instance u_BYTE_PACKETIZER.q_WC[5] because it is equivalent to instance u_BYTE_PACKETIZER.q_WC[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\miguel estrada\documents\github\source\verilog\byte_packetizer.v":109:5:109:10|Removing instance u_BYTE_PACKETIZER.q_WC[4] because it is equivalent to instance u_BYTE_PACKETIZER.q_WC[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\miguel estrada\documents\github\source\verilog\byte_packetizer.v":109:5:109:10|Removing instance u_BYTE_PACKETIZER.q_WC[3] because it is equivalent to instance u_BYTE_PACKETIZER.q_WC[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\miguel estrada\documents\github\source\verilog\byte_packetizer.v":109:5:109:10|Removing instance u_BYTE_PACKETIZER.q_WC[2] because it is equivalent to instance u_BYTE_PACKETIZER.q_WC[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\miguel estrada\documents\github\source\verilog\byte_packetizer.v":109:5:109:10|Removing instance u_BYTE_PACKETIZER.q_WC[10] because it is equivalent to instance u_BYTE_PACKETIZER.q_WC[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO231 :"c:\users\miguel estrada\documents\github\project\xo3l\verilog\commando_inicial.v":76:0:76:5|Found counter in view:work.top(verilog) instance Comand.idle_start[24:0] 
@N: BN362 :"c:\users\miguel estrada\documents\github\source\verilog\byte_packetizer.v":109:5:109:10|Removing sequential instance u_BYTE_PACKETIZER.q_WC[0] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\miguel estrada\documents\github\source\verilog\byte_packetizer.v":109:5:109:10|Boundary register u_BYTE_PACKETIZER.q_WC[0] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\miguel estrada\documents\github\source\verilog\lp_hs_dly_ctrl.v":113:4:113:9|Removing sequential instance hold_data\[0\][31] (in view: work.LP_HS_DELAY_CNTRL(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\miguel estrada\documents\github\source\verilog\lp_hs_dly_ctrl.v":113:4:113:9|Removing sequential instance hold_data\[0\][30] (in view: work.LP_HS_DELAY_CNTRL(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\miguel estrada\documents\github\source\verilog\lp_hs_dly_ctrl.v":113:4:113:9|Removing sequential instance hold_data\[0\][29] (in view: work.LP_HS_DELAY_CNTRL(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\miguel estrada\documents\github\source\verilog\lp_hs_dly_ctrl.v":113:4:113:9|Removing sequential instance hold_data\[0\][28] (in view: work.LP_HS_DELAY_CNTRL(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\miguel estrada\documents\github\source\verilog\lp_hs_dly_ctrl.v":113:4:113:9|Removing sequential instance hold_data\[0\][27] (in view: work.LP_HS_DELAY_CNTRL(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\miguel estrada\documents\github\source\verilog\lp_hs_dly_ctrl.v":113:4:113:9|Removing sequential instance hold_data\[0\][26] (in view: work.LP_HS_DELAY_CNTRL(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\miguel estrada\documents\github\source\verilog\lp_hs_dly_ctrl.v":113:4:113:9|Removing sequential instance hold_data\[0\][25] (in view: work.LP_HS_DELAY_CNTRL(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\miguel estrada\documents\github\source\verilog\lp_hs_dly_ctrl.v":113:4:113:9|Removing sequential instance hold_data\[0\][24] (in view: work.LP_HS_DELAY_CNTRL(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\miguel estrada\documents\github\source\verilog\lp_hs_dly_ctrl.v":113:4:113:9|Removing sequential instance hold_data\[0\][23] (in view: work.LP_HS_DELAY_CNTRL(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\miguel estrada\documents\github\source\verilog\lp_hs_dly_ctrl.v":113:4:113:9|Removing sequential instance hold_data\[0\][22] (in view: work.LP_HS_DELAY_CNTRL(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\miguel estrada\documents\github\source\verilog\lp_hs_dly_ctrl.v":113:4:113:9|Removing sequential instance hold_data\[0\][21] (in view: work.LP_HS_DELAY_CNTRL(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\miguel estrada\documents\github\source\verilog\lp_hs_dly_ctrl.v":113:4:113:9|Removing sequential instance hold_data\[0\][20] (in view: work.LP_HS_DELAY_CNTRL(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\miguel estrada\documents\github\source\verilog\lp_hs_dly_ctrl.v":113:4:113:9|Removing sequential instance hold_data\[0\][19] (in view: work.LP_HS_DELAY_CNTRL(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\miguel estrada\documents\github\source\verilog\lp_hs_dly_ctrl.v":113:4:113:9|Removing sequential instance hold_data\[0\][18] (in view: work.LP_HS_DELAY_CNTRL(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\miguel estrada\documents\github\source\verilog\lp_hs_dly_ctrl.v":113:4:113:9|Removing sequential instance hold_data\[0\][17] (in view: work.LP_HS_DELAY_CNTRL(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\miguel estrada\documents\github\source\verilog\lp_hs_dly_ctrl.v":113:4:113:9|Removing sequential instance hold_data\[0\][16] (in view: work.LP_HS_DELAY_CNTRL(verilog)) because it does not drive other instances.
@N: MO231 :"c:\users\miguel estrada\documents\github\source\verilog\lp_hs_dly_ctrl.v":108:16:108:21|Found counter in view:work.LP_HS_DELAY_CNTRL(verilog) instance data_dly\[54\]\.hold_data_CF5[5:0] 
@N: MO231 :"c:\users\miguel estrada\documents\github\source\verilog\lp_hs_dly_ctrl.v":119:4:119:9|Found counter in view:work.LP_HS_DELAY_CNTRL(verilog) instance hs_en_low_cnt[15:0] 
@N: MO231 :"c:\users\miguel estrada\documents\github\source\verilog\lp_hs_dly_ctrl.v":119:4:119:9|Found counter in view:work.LP_HS_DELAY_CNTRL(verilog) instance hs_en_high_cnt[15:0] 
@N: MO231 :"c:\users\miguel estrada\documents\github\source\verilog\lp_hs_dly_ctrl.v":119:4:119:9|Found counter in view:work.LP_HS_DELAY_CNTRL(verilog) instance hs_extended[5:0] 
@N: MO231 :"c:\users\miguel estrada\documents\github\source\verilog\dcs_rom.v":67:3:67:8|Found counter in view:work.DCS_ROM(verilog) instance wait_cnt[11:0] 
@W: BN132 :"c:\users\miguel estrada\documents\github\source\verilog\dcs_rom.v":67:3:67:8|Removing instance u_DCS_ROM.current_data[7] because it is equivalent to instance u_DCS_ROM.current_data[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\miguel estrada\documents\github\source\verilog\dcs_rom.v":67:3:67:8|Removing instance u_DCS_ROM.current_data[2] because it is equivalent to instance u_DCS_ROM.current_data[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\miguel estrada\documents\github\source\verilog\dcs_rom.v":67:3:67:8|Removing instance u_DCS_ROM.current_data[1] because it is equivalent to instance u_DCS_ROM.current_data[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\miguel estrada\documents\github\source\verilog\dcs_rom.v":67:3:67:8|Removing instance u_DCS_ROM.current_data[6] because it is equivalent to instance u_DCS_ROM.current_data[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\miguel estrada\documents\github\source\verilog\dcs_rom.v":67:3:67:8|Removing instance u_DCS_ROM.current_data[5] because it is equivalent to instance u_DCS_ROM.current_data[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\miguel estrada\documents\github\source\verilog\dcs_rom.v":67:3:67:8|Removing instance u_DCS_ROM.current_data[4] because it is equivalent to instance u_DCS_ROM.current_data[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 176MB peak: 176MB)

@W: BN132 :"c:\users\miguel estrada\documents\github\project\xo3l\verilog\serial_protocol.v":24:0:24:5|Removing instance Serial_busP.rst_d because it is equivalent to instance Serial_busN.rst_d. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\miguel estrada\documents\github\source\verilog\dcs_encoder.v":89:5:89:10|Removing instance u_DCS_Encoder.q_oneh_data[10] because it is equivalent to instance u_DCS_Encoder.q_oneh_data[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\miguel estrada\documents\github\source\verilog\dcs_encoder.v":89:5:89:10|Removing instance u_DCS_Encoder.q_oneh_data[14] because it is equivalent to instance u_DCS_Encoder.q_oneh_data[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\miguel estrada\documents\github\source\verilog\dcs_encoder.v":89:5:89:10|Removing instance u_DCS_Encoder.q_oneh_data[18] because it is equivalent to instance u_DCS_Encoder.q_oneh_data[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\miguel estrada\documents\github\source\verilog\dcs_encoder.v":89:5:89:10|Removing instance u_DCS_Encoder.q_oneh_data[22] because it is equivalent to instance u_DCS_Encoder.q_oneh_data[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\miguel estrada\documents\github\source\verilog\dcs_encoder.v":89:5:89:10|Removing instance u_DCS_Encoder.q_oneh_data[26] because it is equivalent to instance u_DCS_Encoder.q_oneh_data[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\miguel estrada\documents\github\source\verilog\dcs_encoder.v":89:5:89:10|Removing instance u_DCS_Encoder.q_oneh_data[30] because it is equivalent to instance u_DCS_Encoder.q_oneh_data[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\miguel estrada\documents\github\source\verilog\dcs_encoder.v":89:5:89:10|Removing instance u_DCS_Encoder.q_oneh_data[19] because it is equivalent to instance u_DCS_Encoder.q_oneh_data[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\miguel estrada\documents\github\source\verilog\dcs_encoder.v":89:5:89:10|Removing instance u_DCS_Encoder.q_oneh_data[23] because it is equivalent to instance u_DCS_Encoder.q_oneh_data[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\miguel estrada\documents\github\source\verilog\dcs_encoder.v":89:5:89:10|Removing instance u_DCS_Encoder.q_oneh_data[27] because it is equivalent to instance u_DCS_Encoder.q_oneh_data[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\miguel estrada\documents\github\source\verilog\dcs_encoder.v":89:5:89:10|Removing instance u_DCS_Encoder.q_oneh_data[7] because it is equivalent to instance u_DCS_Encoder.q_oneh_data[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\miguel estrada\documents\github\source\verilog\dcs_encoder.v":89:5:89:10|Removing instance u_DCS_Encoder.q_oneh_data[8] because it is equivalent to instance u_DCS_Encoder.q_oneh_data[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\miguel estrada\documents\github\source\verilog\dcs_encoder.v":89:5:89:10|Removing instance u_DCS_Encoder.q_oneh_data[31] because it is equivalent to instance u_DCS_Encoder.q_oneh_data[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\miguel estrada\documents\github\source\verilog\dcs_encoder.v":89:5:89:10|Removing instance u_DCS_Encoder.q_oneh_data[15] because it is equivalent to instance u_DCS_Encoder.q_oneh_data[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"c:\users\miguel estrada\documents\github\source\verilog\dcs_encoder.v":89:5:89:10|Removing sequential instance u_DCS_Encoder.q_oneh_data[3] (in view: work.top(verilog)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 176MB peak: 176MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 177MB peak: 177MB)

@N: FA113 :"c:\users\miguel estrada\documents\github\source\verilog\dcs_encoder.v":113:53:113:64|Pipelining module un18_LP[7:1]. For more information, search for "pipelining" in Online Help.
@N: MF169 :"c:\users\miguel estrada\documents\github\source\verilog\dcs_encoder.v":89:5:89:10|Pushed in register bitcntr[4:0].
@N: MF169 :"c:\users\miguel estrada\documents\github\source\verilog\dcs_encoder.v":89:5:89:10|Pushed in register LP[1:0].
@N: MF169 :"c:\users\miguel estrada\documents\github\source\verilog\dcs_encoder.v":89:5:89:10|Pushed in register q_oneh_data[3:2].
@N: MF169 :"c:\users\miguel estrada\documents\github\source\verilog\dcs_encoder.v":89:5:89:10|Pushed in register q_oneh_data[8:6].

Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 178MB peak: 178MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 180MB peak: 180MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 180MB peak: 180MB)

@N: FO126 :"c:\users\miguel estrada\documents\github\source\verilog\lp_hs_dly_ctrl.v":108:16:108:21|Generating RAM u_LP_HS_DELAY_CNTRL.data_dly\[54\]\.hold_data_CR31[15:0]
@N: FX214 :"c:\users\miguel estrada\documents\github\project\xo3l\verilog\serial_protocol.v":50:10:50:25|Generating ROM Serial_busN.o_7 (in view: work.top(verilog)).
@N: FX214 :"c:\users\miguel estrada\documents\github\project\xo3l\verilog\serial_protocol.v":48:10:48:25|Generating ROM Serial_busN.o_6 (in view: work.top(verilog)).
@N: FX214 :"c:\users\miguel estrada\documents\github\project\xo3l\verilog\serial_protocol.v":44:10:44:25|Generating ROM Serial_busP.o_4 (in view: work.top(verilog)).
@N: FX214 :"c:\users\miguel estrada\documents\github\project\xo3l\verilog\serial_protocol.v":42:10:42:25|Generating ROM Serial_busP.o_3 (in view: work.top(verilog)).

Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 180MB peak: 180MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 186MB peak: 186MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    -2.72ns		 372 /       188
   2		0h:00m:01s		    -2.72ns		 370 /       188
   3		0h:00m:01s		    -2.72ns		 370 /       188
   4		0h:00m:01s		    -2.72ns		 370 /       188
   5		0h:00m:01s		    -2.72ns		 370 /       188
   6		0h:00m:01s		    -2.72ns		 370 /       188
@N: FX271 :"c:\users\miguel estrada\documents\github\source\verilog\colorbar_gen.v":78:4:78:9|Replicating instance u_colorbar_gen.pixcnt[10] (in view: work.top(verilog)) with 6 loads 1 time to improve timing.
@N: FX271 :"c:\users\miguel estrada\documents\github\source\verilog\colorbar_gen.v":78:4:78:9|Replicating instance u_colorbar_gen.pixcnt[6] (in view: work.top(verilog)) with 5 loads 1 time to improve timing.
@N: FX271 :"c:\users\miguel estrada\documents\github\source\verilog\colorbar_gen.v":78:4:78:9|Replicating instance u_colorbar_gen.pixcnt[0] (in view: work.top(verilog)) with 5 loads 1 time to improve timing.
@N: FX271 :"c:\users\miguel estrada\documents\github\source\verilog\colorbar_gen.v":78:4:78:9|Replicating instance u_colorbar_gen.pixcnt[7] (in view: work.top(verilog)) with 4 loads 1 time to improve timing.
@N: FX271 :"c:\users\miguel estrada\documents\github\source\verilog\colorbar_gen.v":78:4:78:9|Replicating instance u_colorbar_gen.pixcnt[2] (in view: work.top(verilog)) with 4 loads 1 time to improve timing.
@N: FX271 :"c:\users\miguel estrada\documents\github\source\verilog\colorbar_gen.v":78:4:78:9|Replicating instance u_colorbar_gen.pixcnt[5] (in view: work.top(verilog)) with 4 loads 1 time to improve timing.
@N: FX271 :"c:\users\miguel estrada\documents\github\source\verilog\colorbar_gen.v":78:4:78:9|Replicating instance u_colorbar_gen.pixcnt[4] (in view: work.top(verilog)) with 4 loads 1 time to improve timing.
@N: FX271 :"c:\users\miguel estrada\documents\github\source\verilog\colorbar_gen.v":78:4:78:9|Replicating instance u_colorbar_gen.pixcnt[3] (in view: work.top(verilog)) with 4 loads 1 time to improve timing.
@N: FX271 :"c:\users\miguel estrada\documents\github\source\verilog\colorbar_gen.v":78:4:78:9|Replicating instance u_colorbar_gen.pixcnt[1] (in view: work.top(verilog)) with 4 loads 1 time to improve timing.
@N: FX271 :"c:\users\miguel estrada\documents\github\source\verilog\colorbar_gen.v":78:4:78:9|Replicating instance u_colorbar_gen.pixcnt[9] (in view: work.top(verilog)) with 4 loads 1 time to improve timing.
Timing driven replication report
Added 10 Registers via timing driven replication
Added 3 LUTs via timing driven replication

   7		0h:00m:02s		    -2.59ns		 374 /       198
   8		0h:00m:02s		    -2.59ns		 376 /       198
   9		0h:00m:02s		    -2.59ns		 380 /       198
  10		0h:00m:02s		    -2.59ns		 382 /       198
  11		0h:00m:02s		    -2.59ns		 382 /       198


  12		0h:00m:02s		    -2.39ns		 391 /       198
  13		0h:00m:02s		    -2.79ns		 391 /       198
  14		0h:00m:02s		    -2.32ns		 392 /       198
  15		0h:00m:02s		    -1.98ns		 394 /       198

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 191MB peak: 191MB)

@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  

Warning: Forcing use of GSR for flip-flops and
latches that do not specify sets or resets
   Comand.Start_sd (in view: work.top(verilog))
   Comand.State_sd (in view: work.top(verilog))
   Comand.r_lp0_out[1] (in view: work.top(verilog))
   Comand.r_lp0_out[0] (in view: work.top(verilog))
   r_globalRST (in view: work.top(verilog))
   u_LP_HS_DELAY_CNTRL.data_dly\[54\]\.hold_data_CF5[5] (in view: work.top(verilog))
   u_LP_HS_DELAY_CNTRL.data_dly\[54\]\.hold_data_CF5[4] (in view: work.top(verilog))
   u_LP_HS_DELAY_CNTRL.data_dly\[54\]\.hold_data_CF5[3] (in view: work.top(verilog))
   u_LP_HS_DELAY_CNTRL.data_dly\[54\]\.hold_data_CF5[2] (in view: work.top(verilog))
   u_LP_HS_DELAY_CNTRL.data_dly\[54\]\.hold_data_CF5[1] (in view: work.top(verilog))
   u_LP_HS_DELAY_CNTRL.data_dly\[54\]\.hold_data_CF5[0] (in view: work.top(verilog))
   u_LP_HS_DELAY_CNTRL.hold_data\[0\][15] (in view: work.top(verilog))
   u_LP_HS_DELAY_CNTRL.hold_data\[0\][14] (in view: work.top(verilog))
   u_LP_HS_DELAY_CNTRL.hold_data\[0\][13] (in view: work.top(verilog))
   u_LP_HS_DELAY_CNTRL.hold_data\[0\][12] (in view: work.top(verilog))
   u_LP_HS_DELAY_CNTRL.hold_data\[0\][11] (in view: work.top(verilog))
   u_LP_HS_DELAY_CNTRL.hold_data\[0\][10] (in view: work.top(verilog))
   u_LP_HS_DELAY_CNTRL.hold_data\[0\][9] (in view: work.top(verilog))
   u_LP_HS_DELAY_CNTRL.hold_data\[0\][8] (in view: work.top(verilog))
   u_LP_HS_DELAY_CNTRL.hold_data\[0\][7] (in view: work.top(verilog))
   u_LP_HS_DELAY_CNTRL.hold_data\[0\][6] (in view: work.top(verilog))
   u_LP_HS_DELAY_CNTRL.hold_data\[0\][5] (in view: work.top(verilog))
   u_LP_HS_DELAY_CNTRL.hold_data\[0\][4] (in view: work.top(verilog))
   u_LP_HS_DELAY_CNTRL.hold_data\[0\][3] (in view: work.top(verilog))
   u_LP_HS_DELAY_CNTRL.hold_data\[0\][2] (in view: work.top(verilog))
   u_LP_HS_DELAY_CNTRL.hold_data\[0\][1] (in view: work.top(verilog))
   u_LP_HS_DELAY_CNTRL.hold_data\[0\][0] (in view: work.top(verilog))


Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 191MB peak: 191MB)


Start Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 155MB peak: 191MB)

Writing Analyst data base C:\Users\Miguel Estrada\Documents\GitHub\project\xo3l\verilog\xo3l_verilog\synwork\xo3l_verilog_xo3l_verilog_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 191MB peak: 191MB)

Writing EDIF Netlist and constraint files
@N: FX1056 |Writing EDF file: C:\Users\Miguel Estrada\Documents\GitHub\project\xo3l\verilog\xo3l_verilog\xo3l_verilog_xo3l_verilog.edi
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 196MB peak: 196MB)


Start final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 194MB peak: 197MB)

@W: MT246 :"c:\users\miguel estrada\documents\github\source\verilog\xo3l\oddrx4.v":132:14:132:28|Blackbox ECLKSYNCA is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\users\miguel estrada\documents\github\source\verilog\xo3l\oddrx4.v":129:12:129:24|Blackbox CLKDIVC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\users\miguel estrada\documents\github\source\verilog\xo3l\oddrx4.v":120:12:120:25|Blackbox ODDRX4B is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\users\miguel estrada\documents\github\source\verilog\byte_packetizer.v":123:8:123:21|Blackbox packetheader_2s is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\users\miguel estrada\documents\github\source\verilog\byte_packetizer.v":89:8:89:22|Blackbox parallel2byte_24s_2s_62 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\users\miguel estrada\documents\github\source\verilog\xo3l\ipexpress\pll_pix2byte_rgb888_2lane.v":69:12:69:20|Blackbox EHXPLLJ is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT420 |Found inferred clock top|i_clk with period 5.00ns. Please declare a user-defined clock on port i_clk.
@W: MT420 |Found inferred clock oDDRx4|sclk_inferred_clock with period 5.00ns. Please declare a user-defined clock on net u_DPHY_TX_INST.u_oDDRx4.sclk.
@W: MT420 |Found inferred clock PLL_12_24_100|CLKOP_inferred_clock with period 5.00ns. Please declare a user-defined clock on net PLL_12_24_100_mod.PIXCLK.
@W: MT420 |Found inferred clock pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock with period 5.00ns. Please declare a user-defined clock on net u_pll_pix2byte_RGB888_2lane.byte_clk.
@W: MT420 |Found inferred clock PLL_12_24_100|CLKOS2_inferred_clock with period 5.00ns. Please declare a user-defined clock on net PLL_12_24_100_mod.w_CLK_20MHZ.
@W: MT420 |Found inferred clock PLL_12_24_100|CLKOS_inferred_clock with period 5.00ns. Please declare a user-defined clock on net PLL_12_24_100_mod.w_CLK_100MHZ.


##### START OF TIMING REPORT #####[
# Timing report written on Thu Feb 17 20:12:32 2022
#


Top view:               top
Requested Frequency:    200.0 MHz
Wire load mode:         top
Paths requested:        3
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -3.584

                                                    Requested     Estimated     Requested     Estimated                Clock        Clock              
Starting Clock                                      Frequency     Frequency     Period        Period        Slack      Type         Group              
-------------------------------------------------------------------------------------------------------------------------------------------------------
PLL_12_24_100|CLKOP_inferred_clock                  200.0 MHz     119.7 MHz     5.000         8.351         -3.351     inferred     Inferred_clkgroup_2
PLL_12_24_100|CLKOS2_inferred_clock                 200.0 MHz     116.5 MHz     5.000         8.584         -3.584     inferred     Inferred_clkgroup_4
PLL_12_24_100|CLKOS_inferred_clock                  200.0 MHz     153.4 MHz     5.000         6.519         -1.519     inferred     Inferred_clkgroup_5
oDDRx4|sclk_inferred_clock                          200.0 MHz     360.7 MHz     5.000         2.772         2.228      inferred     Inferred_clkgroup_1
pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock     200.0 MHz     123.9 MHz     5.000         8.072         -3.072     inferred     Inferred_clkgroup_3
top|i_clk                                           200.0 MHz     573.2 MHz     5.000         1.745         3.255      inferred     Inferred_clkgroup_0
System                                              200.0 MHz     918.4 MHz     5.000         1.089         3.911      system       system_clkgroup    
=======================================================================================================================================================





Clock Relationships
*******************

Clocks                                                                                            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                         Ending                                           |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                           System                                           |  5.000       3.911   |  No paths    -      |  No paths    -      |  No paths    -    
System                                           pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock  |  5.000       0.267   |  No paths    -      |  No paths    -      |  No paths    -    
System                                           PLL_12_24_100|CLKOS2_inferred_clock              |  5.000       -3.584  |  No paths    -      |  No paths    -      |  No paths    -    
System                                           PLL_12_24_100|CLKOS_inferred_clock               |  5.000       0.730   |  No paths    -      |  5.000       2.730  |  No paths    -    
top|i_clk                                        System                                           |  5.000       3.255   |  No paths    -      |  No paths    -      |  No paths    -    
oDDRx4|sclk_inferred_clock                       System                                           |  5.000       2.875   |  No paths    -      |  No paths    -      |  No paths    -    
oDDRx4|sclk_inferred_clock                       oDDRx4|sclk_inferred_clock                       |  5.000       2.228   |  No paths    -      |  No paths    -      |  No paths    -    
PLL_12_24_100|CLKOP_inferred_clock               System                                           |  5.000       3.852   |  No paths    -      |  No paths    -      |  No paths    -    
PLL_12_24_100|CLKOP_inferred_clock               PLL_12_24_100|CLKOP_inferred_clock               |  5.000       -3.351  |  No paths    -      |  No paths    -      |  No paths    -    
PLL_12_24_100|CLKOP_inferred_clock               pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock  |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock  System                                           |  5.000       0.668   |  No paths    -      |  No paths    -      |  No paths    -    
pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock  pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock  |  5.000       -3.073  |  No paths    -      |  No paths    -      |  No paths    -    
PLL_12_24_100|CLKOS2_inferred_clock              PLL_12_24_100|CLKOS2_inferred_clock              |  5.000       -3.584  |  No paths    -      |  No paths    -      |  No paths    -    
PLL_12_24_100|CLKOS2_inferred_clock              PLL_12_24_100|CLKOS_inferred_clock               |  Diff grp    -       |  No paths    -      |  Diff grp    -      |  No paths    -    
PLL_12_24_100|CLKOS_inferred_clock               top|i_clk                                        |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
PLL_12_24_100|CLKOS_inferred_clock               PLL_12_24_100|CLKOS2_inferred_clock              |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
PLL_12_24_100|CLKOS_inferred_clock               PLL_12_24_100|CLKOS_inferred_clock               |  5.000       -1.519  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: PLL_12_24_100|CLKOP_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                  Starting                                                                      Arrival           
Instance                          Reference                              Type        Pin     Net                Time        Slack 
                                  Clock                                                                                           
----------------------------------------------------------------------------------------------------------------------------------
u_colorbar_gen.linecnt[0]         PLL_12_24_100|CLKOP_inferred_clock     FD1S3DX     Q       linecnt[0]         1.108       -3.351
u_colorbar_gen.linecnt[1]         PLL_12_24_100|CLKOP_inferred_clock     FD1S3DX     Q       linecnt[1]         1.108       -3.351
u_colorbar_gen.linecnt[2]         PLL_12_24_100|CLKOP_inferred_clock     FD1S3DX     Q       linecnt[2]         1.108       -3.351
u_colorbar_gen.linecnt[3]         PLL_12_24_100|CLKOP_inferred_clock     FD1S3DX     Q       linecnt[3]         1.108       -3.351
u_colorbar_gen.linecnt[5]         PLL_12_24_100|CLKOP_inferred_clock     FD1S3DX     Q       linecnt[5]         1.108       -3.351
u_colorbar_gen.linecnt[6]         PLL_12_24_100|CLKOP_inferred_clock     FD1S3DX     Q       linecnt[6]         1.108       -3.351
u_colorbar_gen.linecnt[7]         PLL_12_24_100|CLKOP_inferred_clock     FD1S3DX     Q       linecnt[7]         1.108       -3.351
u_colorbar_gen.pixcnt_fast[0]     PLL_12_24_100|CLKOP_inferred_clock     FD1S3DX     Q       pixcnt_fast[0]     1.108       -3.351
u_colorbar_gen.pixcnt_fast[1]     PLL_12_24_100|CLKOP_inferred_clock     FD1S3DX     Q       pixcnt_fast[1]     1.044       -3.287
u_colorbar_gen.pixcnt_fast[2]     PLL_12_24_100|CLKOP_inferred_clock     FD1S3DX     Q       pixcnt_fast[2]     1.044       -3.287
==================================================================================================================================


Ending Points with Worst Slack
******************************

                              Starting                                                                       Required           
Instance                      Reference                              Type        Pin     Net                 Time         Slack 
                              Clock                                                                                             
--------------------------------------------------------------------------------------------------------------------------------
u_colorbar_gen.linecnt[9]     PLL_12_24_100|CLKOP_inferred_clock     FD1S3DX     D       un65_linecnt[9]     5.089        -3.351
u_colorbar_gen.linecnt[8]     PLL_12_24_100|CLKOP_inferred_clock     FD1S3DX     D       un65_linecnt[8]     5.089        -3.208
u_colorbar_gen.linecnt[3]     PLL_12_24_100|CLKOP_inferred_clock     FD1S3DX     D       un65_linecnt[3]     5.089        -2.922
u_colorbar_gen.linecnt[4]     PLL_12_24_100|CLKOP_inferred_clock     FD1S3DX     D       un65_linecnt[4]     5.089        -2.922
u_colorbar_gen.linecnt[7]     PLL_12_24_100|CLKOP_inferred_clock     FD1S3DX     D       un2_linecnt[7]      4.894        -2.786
u_colorbar_gen.linecnt[2]     PLL_12_24_100|CLKOP_inferred_clock     FD1S3DX     D       un65_linecnt[2]     5.089        -2.780
u_colorbar_gen.linecnt[5]     PLL_12_24_100|CLKOP_inferred_clock     FD1S3DX     D       un2_linecnt[5]      4.894        -2.643
u_colorbar_gen.linecnt[6]     PLL_12_24_100|CLKOP_inferred_clock     FD1S3DX     D       un2_linecnt[6]      4.894        -2.643
u_colorbar_gen.linecnt[1]     PLL_12_24_100|CLKOP_inferred_clock     FD1S3DX     D       un2_linecnt[1]      4.894        -2.357
u_colorbar_gen.linecnt[0]     PLL_12_24_100|CLKOP_inferred_clock     FD1S3DX     D       un65_linecnt[0]     5.089        -0.896
================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            -0.089
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.089

    - Propagation time:                      8.440
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.351

    Number of logic level(s):                10
    Starting point:                          u_colorbar_gen.linecnt[0] / Q
    Ending point:                            u_colorbar_gen.linecnt[9] / D
    The start point is clocked by            PLL_12_24_100|CLKOP_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            PLL_12_24_100|CLKOP_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                         Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
u_colorbar_gen.linecnt[0]                    FD1S3DX      Q        Out     1.108     1.108 r     -         
linecnt[0]                                   Net          -        -       -         -           3         
u_colorbar_gen.un2_linecnt_cry_0_0_RNO_4     ORCALUT4     A        In      0.000     1.108 r     -         
u_colorbar_gen.un2_linecnt_cry_0_0_RNO_4     ORCALUT4     Z        Out     1.017     2.125 f     -         
un2_linecnt_cry_0_0_RNO_4                    Net          -        -       -         -           1         
u_colorbar_gen.un2_linecnt_cry_0_0_RNO_1     ORCALUT4     B        In      0.000     2.125 f     -         
u_colorbar_gen.un2_linecnt_cry_0_0_RNO_1     ORCALUT4     Z        Out     1.017     3.141 r     -         
un2_linecnt_cry_0_0_RNO_1                    Net          -        -       -         -           1         
u_colorbar_gen.un2_linecnt_cry_0_0_RNO       ORCALUT4     B        In      0.000     3.141 r     -         
u_colorbar_gen.un2_linecnt_cry_0_0_RNO       ORCALUT4     Z        Out     1.017     4.158 f     -         
un2_linecnt_cry_0_0_RNO                      Net          -        -       -         -           1         
u_colorbar_gen.un2_linecnt_cry_0_0           CCU2D        B0       In      0.000     4.158 f     -         
u_colorbar_gen.un2_linecnt_cry_0_0           CCU2D        COUT     Out     1.544     5.703 r     -         
un2_linecnt_cry_0                            Net          -        -       -         -           1         
u_colorbar_gen.un2_linecnt_cry_1_0           CCU2D        CIN      In      0.000     5.703 r     -         
u_colorbar_gen.un2_linecnt_cry_1_0           CCU2D        COUT     Out     0.143     5.846 r     -         
un2_linecnt_cry_2                            Net          -        -       -         -           1         
u_colorbar_gen.un2_linecnt_cry_3_0           CCU2D        CIN      In      0.000     5.846 r     -         
u_colorbar_gen.un2_linecnt_cry_3_0           CCU2D        COUT     Out     0.143     5.988 r     -         
un2_linecnt_cry_4                            Net          -        -       -         -           1         
u_colorbar_gen.un2_linecnt_cry_5_0           CCU2D        CIN      In      0.000     5.988 r     -         
u_colorbar_gen.un2_linecnt_cry_5_0           CCU2D        COUT     Out     0.143     6.131 r     -         
un2_linecnt_cry_6                            Net          -        -       -         -           1         
u_colorbar_gen.un2_linecnt_cry_7_0           CCU2D        CIN      In      0.000     6.131 r     -         
u_colorbar_gen.un2_linecnt_cry_7_0           CCU2D        COUT     Out     0.143     6.274 r     -         
un2_linecnt_cry_8                            Net          -        -       -         -           1         
u_colorbar_gen.un2_linecnt_s_9_0             CCU2D        CIN      In      0.000     6.274 r     -         
u_colorbar_gen.un2_linecnt_s_9_0             CCU2D        S0       Out     1.549     7.823 r     -         
un2_linecnt_s_9_0_S0                         Net          -        -       -         -           1         
u_colorbar_gen.un65_linecnt[9]               ORCALUT4     A        In      0.000     7.823 r     -         
u_colorbar_gen.un65_linecnt[9]               ORCALUT4     Z        Out     0.617     8.440 r     -         
un65_linecnt[9]                              Net          -        -       -         -           1         
u_colorbar_gen.linecnt[9]                    FD1S3DX      D        In      0.000     8.440 r     -         
===========================================================================================================


Path information for path number 2: 
      Requested Period:                      5.000
    - Setup time:                            -0.089
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.089

    - Propagation time:                      8.440
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.351

    Number of logic level(s):                10
    Starting point:                          u_colorbar_gen.linecnt[1] / Q
    Ending point:                            u_colorbar_gen.linecnt[9] / D
    The start point is clocked by            PLL_12_24_100|CLKOP_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            PLL_12_24_100|CLKOP_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                         Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
u_colorbar_gen.linecnt[1]                    FD1S3DX      Q        Out     1.108     1.108 r     -         
linecnt[1]                                   Net          -        -       -         -           3         
u_colorbar_gen.un2_linecnt_cry_0_0_RNO_4     ORCALUT4     B        In      0.000     1.108 r     -         
u_colorbar_gen.un2_linecnt_cry_0_0_RNO_4     ORCALUT4     Z        Out     1.017     2.125 f     -         
un2_linecnt_cry_0_0_RNO_4                    Net          -        -       -         -           1         
u_colorbar_gen.un2_linecnt_cry_0_0_RNO_1     ORCALUT4     B        In      0.000     2.125 f     -         
u_colorbar_gen.un2_linecnt_cry_0_0_RNO_1     ORCALUT4     Z        Out     1.017     3.141 r     -         
un2_linecnt_cry_0_0_RNO_1                    Net          -        -       -         -           1         
u_colorbar_gen.un2_linecnt_cry_0_0_RNO       ORCALUT4     B        In      0.000     3.141 r     -         
u_colorbar_gen.un2_linecnt_cry_0_0_RNO       ORCALUT4     Z        Out     1.017     4.158 f     -         
un2_linecnt_cry_0_0_RNO                      Net          -        -       -         -           1         
u_colorbar_gen.un2_linecnt_cry_0_0           CCU2D        B0       In      0.000     4.158 f     -         
u_colorbar_gen.un2_linecnt_cry_0_0           CCU2D        COUT     Out     1.544     5.703 r     -         
un2_linecnt_cry_0                            Net          -        -       -         -           1         
u_colorbar_gen.un2_linecnt_cry_1_0           CCU2D        CIN      In      0.000     5.703 r     -         
u_colorbar_gen.un2_linecnt_cry_1_0           CCU2D        COUT     Out     0.143     5.846 r     -         
un2_linecnt_cry_2                            Net          -        -       -         -           1         
u_colorbar_gen.un2_linecnt_cry_3_0           CCU2D        CIN      In      0.000     5.846 r     -         
u_colorbar_gen.un2_linecnt_cry_3_0           CCU2D        COUT     Out     0.143     5.988 r     -         
un2_linecnt_cry_4                            Net          -        -       -         -           1         
u_colorbar_gen.un2_linecnt_cry_5_0           CCU2D        CIN      In      0.000     5.988 r     -         
u_colorbar_gen.un2_linecnt_cry_5_0           CCU2D        COUT     Out     0.143     6.131 r     -         
un2_linecnt_cry_6                            Net          -        -       -         -           1         
u_colorbar_gen.un2_linecnt_cry_7_0           CCU2D        CIN      In      0.000     6.131 r     -         
u_colorbar_gen.un2_linecnt_cry_7_0           CCU2D        COUT     Out     0.143     6.274 r     -         
un2_linecnt_cry_8                            Net          -        -       -         -           1         
u_colorbar_gen.un2_linecnt_s_9_0             CCU2D        CIN      In      0.000     6.274 r     -         
u_colorbar_gen.un2_linecnt_s_9_0             CCU2D        S0       Out     1.549     7.823 r     -         
un2_linecnt_s_9_0_S0                         Net          -        -       -         -           1         
u_colorbar_gen.un65_linecnt[9]               ORCALUT4     A        In      0.000     7.823 r     -         
u_colorbar_gen.un65_linecnt[9]               ORCALUT4     Z        Out     0.617     8.440 r     -         
un65_linecnt[9]                              Net          -        -       -         -           1         
u_colorbar_gen.linecnt[9]                    FD1S3DX      D        In      0.000     8.440 r     -         
===========================================================================================================


Path information for path number 3: 
      Requested Period:                      5.000
    - Setup time:                            -0.089
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.089

    - Propagation time:                      8.440
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.351

    Number of logic level(s):                10
    Starting point:                          u_colorbar_gen.linecnt[2] / Q
    Ending point:                            u_colorbar_gen.linecnt[9] / D
    The start point is clocked by            PLL_12_24_100|CLKOP_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            PLL_12_24_100|CLKOP_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                         Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
u_colorbar_gen.linecnt[2]                    FD1S3DX      Q        Out     1.108     1.108 r     -         
linecnt[2]                                   Net          -        -       -         -           3         
u_colorbar_gen.un2_linecnt_cry_0_0_RNO_4     ORCALUT4     C        In      0.000     1.108 r     -         
u_colorbar_gen.un2_linecnt_cry_0_0_RNO_4     ORCALUT4     Z        Out     1.017     2.125 f     -         
un2_linecnt_cry_0_0_RNO_4                    Net          -        -       -         -           1         
u_colorbar_gen.un2_linecnt_cry_0_0_RNO_1     ORCALUT4     B        In      0.000     2.125 f     -         
u_colorbar_gen.un2_linecnt_cry_0_0_RNO_1     ORCALUT4     Z        Out     1.017     3.141 r     -         
un2_linecnt_cry_0_0_RNO_1                    Net          -        -       -         -           1         
u_colorbar_gen.un2_linecnt_cry_0_0_RNO       ORCALUT4     B        In      0.000     3.141 r     -         
u_colorbar_gen.un2_linecnt_cry_0_0_RNO       ORCALUT4     Z        Out     1.017     4.158 f     -         
un2_linecnt_cry_0_0_RNO                      Net          -        -       -         -           1         
u_colorbar_gen.un2_linecnt_cry_0_0           CCU2D        B0       In      0.000     4.158 f     -         
u_colorbar_gen.un2_linecnt_cry_0_0           CCU2D        COUT     Out     1.544     5.703 r     -         
un2_linecnt_cry_0                            Net          -        -       -         -           1         
u_colorbar_gen.un2_linecnt_cry_1_0           CCU2D        CIN      In      0.000     5.703 r     -         
u_colorbar_gen.un2_linecnt_cry_1_0           CCU2D        COUT     Out     0.143     5.846 r     -         
un2_linecnt_cry_2                            Net          -        -       -         -           1         
u_colorbar_gen.un2_linecnt_cry_3_0           CCU2D        CIN      In      0.000     5.846 r     -         
u_colorbar_gen.un2_linecnt_cry_3_0           CCU2D        COUT     Out     0.143     5.988 r     -         
un2_linecnt_cry_4                            Net          -        -       -         -           1         
u_colorbar_gen.un2_linecnt_cry_5_0           CCU2D        CIN      In      0.000     5.988 r     -         
u_colorbar_gen.un2_linecnt_cry_5_0           CCU2D        COUT     Out     0.143     6.131 r     -         
un2_linecnt_cry_6                            Net          -        -       -         -           1         
u_colorbar_gen.un2_linecnt_cry_7_0           CCU2D        CIN      In      0.000     6.131 r     -         
u_colorbar_gen.un2_linecnt_cry_7_0           CCU2D        COUT     Out     0.143     6.274 r     -         
un2_linecnt_cry_8                            Net          -        -       -         -           1         
u_colorbar_gen.un2_linecnt_s_9_0             CCU2D        CIN      In      0.000     6.274 r     -         
u_colorbar_gen.un2_linecnt_s_9_0             CCU2D        S0       Out     1.549     7.823 r     -         
un2_linecnt_s_9_0_S0                         Net          -        -       -         -           1         
u_colorbar_gen.un65_linecnt[9]               ORCALUT4     A        In      0.000     7.823 r     -         
u_colorbar_gen.un65_linecnt[9]               ORCALUT4     Z        Out     0.617     8.440 r     -         
un65_linecnt[9]                              Net          -        -       -         -           1         
u_colorbar_gen.linecnt[9]                    FD1S3DX      D        In      0.000     8.440 r     -         
===========================================================================================================




====================================
Detailed Report for Clock: PLL_12_24_100|CLKOS2_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                             Starting                                                             Arrival           
Instance                     Reference                               Type        Pin     Net      Time        Slack 
                             Clock                                                                                  
--------------------------------------------------------------------------------------------------------------------
Serial_busN.pars_1_.II_0     PLL_12_24_100|CLKOS2_inferred_clock     FD1S3DX     Q       o1_1     1.044       -3.584
Serial_busN.pars_1_.II_1     PLL_12_24_100|CLKOS2_inferred_clock     FD1S3BX     Q       o2_1     1.044       -3.584
Serial_busN.pars_2_.II_0     PLL_12_24_100|CLKOS2_inferred_clock     FD1S3DX     Q       o1_0     1.044       -3.584
Serial_busN.pars_2_.II_1     PLL_12_24_100|CLKOS2_inferred_clock     FD1S3BX     Q       o2_0     1.044       -3.584
Serial_busN.pars_3_.II_0     PLL_12_24_100|CLKOS2_inferred_clock     FD1S3DX     Q       o1_6     0.972       -3.500
Serial_busN.pars_3_.II_1     PLL_12_24_100|CLKOS2_inferred_clock     FD1S3BX     Q       o2_6     0.972       -3.500
Serial_busN.pars_4_.II_0     PLL_12_24_100|CLKOS2_inferred_clock     FD1S3DX     Q       o1_5     0.972       -3.496
Serial_busN.pars_4_.II_1     PLL_12_24_100|CLKOS2_inferred_clock     FD1S3BX     Q       o2_5     0.972       -3.496
Serial_busP.pars_1_.II_0     PLL_12_24_100|CLKOS2_inferred_clock     FD1S3DX     Q       o1       1.108       -3.072
Serial_busP.pars_1_.II_1     PLL_12_24_100|CLKOS2_inferred_clock     FD1S3BX     Q       o2       1.108       -3.072
====================================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                                                  Required           
Instance                     Reference                               Type        Pin     Net           Time         Slack 
                             Clock                                                                                        
--------------------------------------------------------------------------------------------------------------------------
Serial_busN.o.II_0           PLL_12_24_100|CLKOS2_inferred_clock     FD1S3DX     D       o_11          4.894        -3.584
Serial_busN.o.II_1           PLL_12_24_100|CLKOS2_inferred_clock     FD1S3BX     D       o_11          4.894        -3.584
Serial_busP.o.II_0           PLL_12_24_100|CLKOS2_inferred_clock     FD1S3DX     D       o_11          4.894        -3.072
Serial_busP.o.II_1           PLL_12_24_100|CLKOS2_inferred_clock     FD1S3BX     D       o_11          4.894        -3.072
Serial_busP.pars_2_.II_0     PLL_12_24_100|CLKOS2_inferred_clock     FD1S3DX     D       pars_5[2]     4.894        -1.817
Serial_busP.pars_2_.II_1     PLL_12_24_100|CLKOS2_inferred_clock     FD1S3BX     D       pars_5[2]     4.894        -1.817
Serial_busP.pars_6_.II_0     PLL_12_24_100|CLKOS2_inferred_clock     FD1S3DX     D       pars_5[6]     4.894        -1.817
Serial_busP.pars_6_.II_1     PLL_12_24_100|CLKOS2_inferred_clock     FD1S3BX     D       pars_5[6]     4.894        -1.817
Serial_busN.pars_2_.II_0     PLL_12_24_100|CLKOS2_inferred_clock     FD1S3DX     D       pars_5[2]     4.894        -1.741
Serial_busN.pars_2_.II_1     PLL_12_24_100|CLKOS2_inferred_clock     FD1S3BX     D       pars_5[2]     4.894        -1.741
==========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.894

    - Propagation time:                      8.479
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.584

    Number of logic level(s):                7
    Starting point:                          Serial_busN.pars_1_.II_0 / Q
    Ending point:                            Serial_busN.o.II_0 / D
    The start point is clocked by            PLL_12_24_100|CLKOS2_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            PLL_12_24_100|CLKOS2_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
Serial_busN.pars_1_.II_0             FD1S3DX      Q        Out     1.044     1.044 r     -         
o1_1                                 Net          -        -       -         -           2         
Serial_busN.pars_1_.II_0_RNILSJL     ORCALUT4     A        In      0.000     1.044 r     -         
Serial_busN.pars_1_.II_0_RNILSJL     ORCALUT4     Z        Out     1.289     2.333 r     -         
pars[1]                              Net          -        -       -         -           12        
Serial_busN.un3_o_axbxc5_N_2L1_0     ORCALUT4     A        In      0.000     2.333 r     -         
Serial_busN.un3_o_axbxc5_N_2L1_0     ORCALUT4     Z        Out     1.017     3.349 f     -         
un3_o_axbxc5_N_2L1_0                 Net          -        -       -         -           1         
Serial_busN.un3_o_axbxc5             ORCALUT4     D        In      0.000     3.349 f     -         
Serial_busN.un3_o_axbxc5             ORCALUT4     Z        Out     1.225     4.574 r     -         
un3_o_a[5]                           Net          -        -       -         -           5         
Serial_busN.o_60_0                   ROM64X1A     AD5      In      0.000     4.574 r     -         
Serial_busN.o_60_0                   ROM64X1A     DO0      Out     0.782     5.356 r     -         
o_60_0                               Net          -        -       -         -           1         
Serial_busN.o_11_u_1_N_2L1           ORCALUT4     B        In      0.000     5.356 r     -         
Serial_busN.o_11_u_1_N_2L1           ORCALUT4     Z        Out     1.017     6.373 r     -         
o_11_u_1_N_2L1                       Net          -        -       -         -           1         
Serial_busN.o_11_u_1                 ORCALUT4     A        In      0.000     6.373 r     -         
Serial_busN.o_11_u_1                 ORCALUT4     Z        Out     1.017     7.390 f     -         
o_11_u_1                             Net          -        -       -         -           1         
Serial_busN.o_11_u                   ORCALUT4     A        In      0.000     7.390 f     -         
Serial_busN.o_11_u                   ORCALUT4     Z        Out     1.089     8.479 r     -         
o_11                                 Net          -        -       -         -           2         
Serial_busN.o.II_0                   FD1S3DX      D        In      0.000     8.479 r     -         
===================================================================================================


Path information for path number 2: 
      Requested Period:                      5.000
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.894

    - Propagation time:                      8.479
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.584

    Number of logic level(s):                7
    Starting point:                          Serial_busN.pars_1_.II_1 / Q
    Ending point:                            Serial_busN.o.II_0 / D
    The start point is clocked by            PLL_12_24_100|CLKOS2_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            PLL_12_24_100|CLKOS2_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
Serial_busN.pars_1_.II_1             FD1S3BX      Q        Out     1.044     1.044 r     -         
o2_1                                 Net          -        -       -         -           2         
Serial_busN.pars_1_.II_0_RNILSJL     ORCALUT4     B        In      0.000     1.044 r     -         
Serial_busN.pars_1_.II_0_RNILSJL     ORCALUT4     Z        Out     1.289     2.333 r     -         
pars[1]                              Net          -        -       -         -           12        
Serial_busN.un3_o_axbxc5_N_2L1_0     ORCALUT4     A        In      0.000     2.333 r     -         
Serial_busN.un3_o_axbxc5_N_2L1_0     ORCALUT4     Z        Out     1.017     3.349 f     -         
un3_o_axbxc5_N_2L1_0                 Net          -        -       -         -           1         
Serial_busN.un3_o_axbxc5             ORCALUT4     D        In      0.000     3.349 f     -         
Serial_busN.un3_o_axbxc5             ORCALUT4     Z        Out     1.225     4.574 r     -         
un3_o_a[5]                           Net          -        -       -         -           5         
Serial_busN.o_60_0                   ROM64X1A     AD5      In      0.000     4.574 r     -         
Serial_busN.o_60_0                   ROM64X1A     DO0      Out     0.782     5.356 r     -         
o_60_0                               Net          -        -       -         -           1         
Serial_busN.o_11_u_1_N_2L1           ORCALUT4     B        In      0.000     5.356 r     -         
Serial_busN.o_11_u_1_N_2L1           ORCALUT4     Z        Out     1.017     6.373 r     -         
o_11_u_1_N_2L1                       Net          -        -       -         -           1         
Serial_busN.o_11_u_1                 ORCALUT4     A        In      0.000     6.373 r     -         
Serial_busN.o_11_u_1                 ORCALUT4     Z        Out     1.017     7.390 f     -         
o_11_u_1                             Net          -        -       -         -           1         
Serial_busN.o_11_u                   ORCALUT4     A        In      0.000     7.390 f     -         
Serial_busN.o_11_u                   ORCALUT4     Z        Out     1.089     8.479 r     -         
o_11                                 Net          -        -       -         -           2         
Serial_busN.o.II_0                   FD1S3DX      D        In      0.000     8.479 r     -         
===================================================================================================


Path information for path number 3: 
      Requested Period:                      5.000
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.894

    - Propagation time:                      8.479
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.584

    Number of logic level(s):                7
    Starting point:                          Serial_busN.pars_2_.II_0 / Q
    Ending point:                            Serial_busN.o.II_0 / D
    The start point is clocked by            PLL_12_24_100|CLKOS2_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            PLL_12_24_100|CLKOS2_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                    Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
Serial_busN.pars_2_.II_0                FD1S3DX      Q        Out     1.044     1.044 r     -         
o1_0                                    Net          -        -       -         -           2         
Serial_busN.pars_2_.res_lat_RNIOHMJ     ORCALUT4     A        In      0.000     1.044 r     -         
Serial_busN.pars_2_.res_lat_RNIOHMJ     ORCALUT4     Z        Out     1.289     2.333 r     -         
pars[2]                                 Net          -        -       -         -           12        
Serial_busN.un3_o_axbxc5_N_2L1_0        ORCALUT4     B        In      0.000     2.333 r     -         
Serial_busN.un3_o_axbxc5_N_2L1_0        ORCALUT4     Z        Out     1.017     3.349 f     -         
un3_o_axbxc5_N_2L1_0                    Net          -        -       -         -           1         
Serial_busN.un3_o_axbxc5                ORCALUT4     D        In      0.000     3.349 f     -         
Serial_busN.un3_o_axbxc5                ORCALUT4     Z        Out     1.225     4.574 r     -         
un3_o_a[5]                              Net          -        -       -         -           5         
Serial_busN.o_60_0                      ROM64X1A     AD5      In      0.000     4.574 r     -         
Serial_busN.o_60_0                      ROM64X1A     DO0      Out     0.782     5.356 r     -         
o_60_0                                  Net          -        -       -         -           1         
Serial_busN.o_11_u_1_N_2L1              ORCALUT4     B        In      0.000     5.356 r     -         
Serial_busN.o_11_u_1_N_2L1              ORCALUT4     Z        Out     1.017     6.373 r     -         
o_11_u_1_N_2L1                          Net          -        -       -         -           1         
Serial_busN.o_11_u_1                    ORCALUT4     A        In      0.000     6.373 r     -         
Serial_busN.o_11_u_1                    ORCALUT4     Z        Out     1.017     7.390 f     -         
o_11_u_1                                Net          -        -       -         -           1         
Serial_busN.o_11_u                      ORCALUT4     A        In      0.000     7.390 f     -         
Serial_busN.o_11_u                      ORCALUT4     Z        Out     1.089     8.479 r     -         
o_11                                    Net          -        -       -         -           2         
Serial_busN.o.II_0                      FD1S3DX      D        In      0.000     8.479 r     -         
======================================================================================================




====================================
Detailed Report for Clock: PLL_12_24_100|CLKOS_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                          Starting                                                                      Arrival           
Instance                  Reference                              Type        Pin     Net                Time        Slack 
                          Clock                                                                                           
--------------------------------------------------------------------------------------------------------------------------
Comand.idle_start[19]     PLL_12_24_100|CLKOS_inferred_clock     FD1P3AX     Q       idle_start[19]     1.220       -1.519
Comand.idle_start[20]     PLL_12_24_100|CLKOS_inferred_clock     FD1P3AX     Q       idle_start[20]     1.220       -1.519
Comand.idle_start[22]     PLL_12_24_100|CLKOS_inferred_clock     FD1P3AX     Q       idle_start[22]     1.220       -1.519
Comand.idle_start[11]     PLL_12_24_100|CLKOS_inferred_clock     FD1P3AX     Q       idle_start[11]     1.180       -1.479
Comand.idle_start[12]     PLL_12_24_100|CLKOS_inferred_clock     FD1P3AX     Q       idle_start[12]     1.180       -1.479
Comand.idle_start[14]     PLL_12_24_100|CLKOS_inferred_clock     FD1P3AX     Q       idle_start[14]     1.180       -1.479
Comand.idle_start[17]     PLL_12_24_100|CLKOS_inferred_clock     FD1P3AX     Q       idle_start[17]     1.180       -1.479
Comand.idle_start[18]     PLL_12_24_100|CLKOS_inferred_clock     FD1P3AX     Q       idle_start[18]     1.180       -1.479
Comand.idle_start[21]     PLL_12_24_100|CLKOS_inferred_clock     FD1P3AX     Q       idle_start[21]     1.180       -1.479
Comand.idle_start[23]     PLL_12_24_100|CLKOS_inferred_clock     FD1P3AX     Q       idle_start[23]     1.180       -1.479
==========================================================================================================================


Ending Points with Worst Slack
******************************

                          Starting                                                                           Required           
Instance                  Reference                              Type        Pin     Net                     Time         Slack 
                          Clock                                                                                                 
--------------------------------------------------------------------------------------------------------------------------------
Comand.Start_sd           PLL_12_24_100|CLKOS_inferred_clock     FD1P3AX     SP      Start_sd_1_sqmuxa_i     4.528        -1.519
Comand.State_sd           PLL_12_24_100|CLKOS_inferred_clock     FD1P3AX     SP      un1_N_3_mux_i           4.528        -1.519
Comand.Start_sd           PLL_12_24_100|CLKOS_inferred_clock     FD1P3AX     D       Start_sd_ldmx           5.089        -1.023
Comand.r_init             PLL_12_24_100|CLKOS_inferred_clock     FD1S3AX     D       N_760_0                 5.089        -0.887
Comand.idle_start[23]     PLL_12_24_100|CLKOS_inferred_clock     FD1P3AX     D       idle_start_s[23]        4.894        -0.878
Comand.idle_start[24]     PLL_12_24_100|CLKOS_inferred_clock     FD1P3AX     D       idle_start_s[24]        4.894        -0.878
Comand.idle_start[21]     PLL_12_24_100|CLKOS_inferred_clock     FD1P3AX     D       idle_start_s[21]        4.894        -0.735
Comand.idle_start[22]     PLL_12_24_100|CLKOS_inferred_clock     FD1P3AX     D       idle_start_s[22]        4.894        -0.735
Comand.idle_start[19]     PLL_12_24_100|CLKOS_inferred_clock     FD1P3AX     D       idle_start_s[19]        4.894        -0.592
Comand.idle_start[20]     PLL_12_24_100|CLKOS_inferred_clock     FD1P3AX     D       idle_start_s[20]        4.894        -0.592
================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.472
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.528

    - Propagation time:                      6.048
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.519

    Number of logic level(s):                5
    Starting point:                          Comand.idle_start[19] / Q
    Ending point:                            Comand.Start_sd / SP
    The start point is clocked by            PLL_12_24_100|CLKOS_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            PLL_12_24_100|CLKOS_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                            Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
Comand.idle_start[19]                           FD1P3AX      Q        Out     1.220     1.220 r     -         
idle_start[19]                                  Net          -        -       -         -           8         
Comand.idle_start_RNITQGO[11]                   ORCALUT4     C        In      0.000     1.220 r     -         
Comand.idle_start_RNITQGO[11]                   ORCALUT4     Z        Out     1.017     2.237 f     -         
un1_m7_0_a4_0_sx                                Net          -        -       -         -           1         
Comand.idle_start_RNI4PKU[13]                   ORCALUT4     B        In      0.000     2.237 f     -         
Comand.idle_start_RNI4PKU[13]                   ORCALUT4     Z        Out     1.089     3.325 r     -         
un1_N_6                                         Net          -        -       -         -           2         
Comand.un1_idle_start_20lto24_0_x0              ORCALUT4     B        In      0.000     3.325 r     -         
Comand.un1_idle_start_20lto24_0_x0              ORCALUT4     Z        Out     1.017     4.342 f     -         
un1_idle_start_20lto24_0_x0                     Net          -        -       -         -           1         
Comand.un1_idle_start_20lto24_0_x0_RNIU8LS2     ORCALUT4     B        In      0.000     4.342 f     -         
Comand.un1_idle_start_20lto24_0_x0_RNIU8LS2     ORCALUT4     Z        Out     1.089     5.431 f     -         
un1_idle_start_20                               Net          -        -       -         -           2         
Comand.Start_sd_RNO                             ORCALUT4     D        In      0.000     5.431 f     -         
Comand.Start_sd_RNO                             ORCALUT4     Z        Out     0.617     6.048 r     -         
Start_sd_1_sqmuxa_i                             Net          -        -       -         -           1         
Comand.Start_sd                                 FD1P3AX      SP       In      0.000     6.048 r     -         
==============================================================================================================


Path information for path number 2: 
      Requested Period:                      5.000
    - Setup time:                            0.472
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.528

    - Propagation time:                      6.048
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.519

    Number of logic level(s):                5
    Starting point:                          Comand.idle_start[20] / Q
    Ending point:                            Comand.Start_sd / SP
    The start point is clocked by            PLL_12_24_100|CLKOS_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            PLL_12_24_100|CLKOS_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                            Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
Comand.idle_start[20]                           FD1P3AX      Q        Out     1.220     1.220 r     -         
idle_start[20]                                  Net          -        -       -         -           8         
Comand.idle_start_RNITQGO[11]                   ORCALUT4     D        In      0.000     1.220 r     -         
Comand.idle_start_RNITQGO[11]                   ORCALUT4     Z        Out     1.017     2.237 f     -         
un1_m7_0_a4_0_sx                                Net          -        -       -         -           1         
Comand.idle_start_RNI4PKU[13]                   ORCALUT4     B        In      0.000     2.237 f     -         
Comand.idle_start_RNI4PKU[13]                   ORCALUT4     Z        Out     1.089     3.325 r     -         
un1_N_6                                         Net          -        -       -         -           2         
Comand.un1_idle_start_20lto24_0_x0              ORCALUT4     B        In      0.000     3.325 r     -         
Comand.un1_idle_start_20lto24_0_x0              ORCALUT4     Z        Out     1.017     4.342 f     -         
un1_idle_start_20lto24_0_x0                     Net          -        -       -         -           1         
Comand.un1_idle_start_20lto24_0_x0_RNIU8LS2     ORCALUT4     B        In      0.000     4.342 f     -         
Comand.un1_idle_start_20lto24_0_x0_RNIU8LS2     ORCALUT4     Z        Out     1.089     5.431 f     -         
un1_idle_start_20                               Net          -        -       -         -           2         
Comand.Start_sd_RNO                             ORCALUT4     D        In      0.000     5.431 f     -         
Comand.Start_sd_RNO                             ORCALUT4     Z        Out     0.617     6.048 r     -         
Start_sd_1_sqmuxa_i                             Net          -        -       -         -           1         
Comand.Start_sd                                 FD1P3AX      SP       In      0.000     6.048 r     -         
==============================================================================================================


Path information for path number 3: 
      Requested Period:                      5.000
    - Setup time:                            0.472
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.528

    - Propagation time:                      6.048
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.519

    Number of logic level(s):                5
    Starting point:                          Comand.idle_start[22] / Q
    Ending point:                            Comand.Start_sd / SP
    The start point is clocked by            PLL_12_24_100|CLKOS_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            PLL_12_24_100|CLKOS_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                            Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
Comand.idle_start[22]                           FD1P3AX      Q        Out     1.220     1.220 r     -         
idle_start[22]                                  Net          -        -       -         -           8         
Comand.idle_start_RNILTEI[21]                   ORCALUT4     B        In      0.000     1.220 r     -         
Comand.idle_start_RNILTEI[21]                   ORCALUT4     Z        Out     1.017     2.237 f     -         
idle_start_RNILTEI[21]                          Net          -        -       -         -           1         
Comand.idle_start_RNI644H1[19]                  ORCALUT4     D        In      0.000     2.237 f     -         
Comand.idle_start_RNI644H1[19]                  ORCALUT4     Z        Out     1.017     3.253 r     -         
idle_start_RNI644H1[19]                         Net          -        -       -         -           1         
Comand.idle_start_RNIB7L92[16]                  ORCALUT4     A        In      0.000     3.253 r     -         
Comand.idle_start_RNIB7L92[16]                  ORCALUT4     Z        Out     1.089     4.342 r     -         
r_N_5_mux                                       Net          -        -       -         -           2         
Comand.un1_idle_start_20lto24_0_x0_RNIU8LS2     ORCALUT4     C        In      0.000     4.342 r     -         
Comand.un1_idle_start_20lto24_0_x0_RNIU8LS2     ORCALUT4     Z        Out     1.089     5.431 r     -         
un1_idle_start_20                               Net          -        -       -         -           2         
Comand.Start_sd_RNO                             ORCALUT4     D        In      0.000     5.431 r     -         
Comand.Start_sd_RNO                             ORCALUT4     Z        Out     0.617     6.048 f     -         
Start_sd_1_sqmuxa_i                             Net          -        -       -         -           1         
Comand.Start_sd                                 FD1P3AX      SP       In      0.000     6.048 f     -         
==============================================================================================================




====================================
Detailed Report for Clock: oDDRx4|sclk_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                 Starting                                                          Arrival          
Instance                         Reference                      Type        Pin     Net            Time        Slack
                                 Clock                                                                              
--------------------------------------------------------------------------------------------------------------------
u_DPHY_TX_INST.u_oDDRx4.FF_3     oDDRx4|sclk_inferred_clock     FD1P3BX     Q       opensync_0     1.108       2.228
u_DPHY_TX_INST.u_oDDRx4.FF_0     oDDRx4|sclk_inferred_clock     FD1P3DX     Q       FF_0_Q         1.044       2.292
u_DPHY_TX_INST.u_oDDRx4.FF_2     oDDRx4|sclk_inferred_clock     FD1P3DX     Q       opensync_1     1.044       2.939
u_DPHY_TX_INST.u_oDDRx4.FF_1     oDDRx4|sclk_inferred_clock     FD1P3DX     Q       opensync_2     0.972       3.923
====================================================================================================================


Ending Points with Worst Slack
******************************

                                            Starting                                                                Required          
Instance                                    Reference                      Type          Pin      Net               Time         Slack
                                            Clock                                                                                     
--------------------------------------------------------------------------------------------------------------------------------------
u_DPHY_TX_INST.u_oDDRx4.FF_0                oDDRx4|sclk_inferred_clock     FD1P3DX       SP       opensync_cken     4.528        2.228
u_DPHY_TX_INST.u_oDDRx4.FF_1                oDDRx4|sclk_inferred_clock     FD1P3DX       SP       opensync_cken     4.528        2.228
u_DPHY_TX_INST.u_oDDRx4.FF_2                oDDRx4|sclk_inferred_clock     FD1P3DX       SP       opensync_cken     4.528        2.228
u_DPHY_TX_INST.u_oDDRx4.FF_3                oDDRx4|sclk_inferred_clock     FD1P3BX       SP       opensync_cken     4.528        2.228
u_DPHY_TX_INST.u_oDDRx4.Inst4_ECLKSYNCA     oDDRx4|sclk_inferred_clock     ECLKSYNCA     STOP     xstop             5.000        2.875
u_DPHY_TX_INST.u_oDDRx4.FF_2                oDDRx4|sclk_inferred_clock     FD1P3DX       D        opensync_0        4.894        3.787
u_DPHY_TX_INST.u_oDDRx4.FF_1                oDDRx4|sclk_inferred_clock     FD1P3DX       D        opensync_1        4.894        3.851
u_DPHY_TX_INST.u_oDDRx4.FF_3                oDDRx4|sclk_inferred_clock     FD1P3BX       D        FF_0_Q            4.894        3.851
u_DPHY_TX_INST.u_oDDRx4.FF_0                oDDRx4|sclk_inferred_clock     FD1P3DX       D        opensync_2        4.894        3.923
======================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.472
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.528

    - Propagation time:                      2.301
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.228

    Number of logic level(s):                1
    Starting point:                          u_DPHY_TX_INST.u_oDDRx4.FF_3 / Q
    Ending point:                            u_DPHY_TX_INST.u_oDDRx4.FF_0 / SP
    The start point is clocked by            oDDRx4|sclk_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            oDDRx4|sclk_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                               Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
u_DPHY_TX_INST.u_oDDRx4.FF_3       FD1P3BX      Q        Out     1.108     1.108 r     -         
opensync_0                         Net          -        -       -         -           3         
u_DPHY_TX_INST.u_oDDRx4.LUT4_1     ROM16X1A     AD3      In      0.000     1.108 r     -         
u_DPHY_TX_INST.u_oDDRx4.LUT4_1     ROM16X1A     DO0      Out     1.193     2.301 r     -         
opensync_cken                      Net          -        -       -         -           4         
u_DPHY_TX_INST.u_oDDRx4.FF_0       FD1P3DX      SP       In      0.000     2.301 r     -         
=================================================================================================


Path information for path number 2: 
      Requested Period:                      5.000
    - Setup time:                            0.472
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.528

    - Propagation time:                      2.301
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.228

    Number of logic level(s):                1
    Starting point:                          u_DPHY_TX_INST.u_oDDRx4.FF_3 / Q
    Ending point:                            u_DPHY_TX_INST.u_oDDRx4.FF_1 / SP
    The start point is clocked by            oDDRx4|sclk_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            oDDRx4|sclk_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                               Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
u_DPHY_TX_INST.u_oDDRx4.FF_3       FD1P3BX      Q        Out     1.108     1.108 r     -         
opensync_0                         Net          -        -       -         -           3         
u_DPHY_TX_INST.u_oDDRx4.LUT4_1     ROM16X1A     AD3      In      0.000     1.108 r     -         
u_DPHY_TX_INST.u_oDDRx4.LUT4_1     ROM16X1A     DO0      Out     1.193     2.301 r     -         
opensync_cken                      Net          -        -       -         -           4         
u_DPHY_TX_INST.u_oDDRx4.FF_1       FD1P3DX      SP       In      0.000     2.301 r     -         
=================================================================================================


Path information for path number 3: 
      Requested Period:                      5.000
    - Setup time:                            0.472
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.528

    - Propagation time:                      2.301
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.228

    Number of logic level(s):                1
    Starting point:                          u_DPHY_TX_INST.u_oDDRx4.FF_3 / Q
    Ending point:                            u_DPHY_TX_INST.u_oDDRx4.FF_2 / SP
    The start point is clocked by            oDDRx4|sclk_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            oDDRx4|sclk_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                               Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
u_DPHY_TX_INST.u_oDDRx4.FF_3       FD1P3BX      Q        Out     1.108     1.108 r     -         
opensync_0                         Net          -        -       -         -           3         
u_DPHY_TX_INST.u_oDDRx4.LUT4_1     ROM16X1A     AD3      In      0.000     1.108 r     -         
u_DPHY_TX_INST.u_oDDRx4.LUT4_1     ROM16X1A     DO0      Out     1.193     2.301 r     -         
opensync_cken                      Net          -        -       -         -           4         
u_DPHY_TX_INST.u_oDDRx4.FF_2       FD1P3DX      SP       In      0.000     2.301 r     -         
=================================================================================================




====================================
Detailed Report for Clock: pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                             Starting                                                                                  Arrival           
Instance                     Reference                                           Type        Pin     Net               Time        Slack 
                             Clock                                                                                                       
-----------------------------------------------------------------------------------------------------------------------------------------
u_DCS_ROM.escape_en          pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock     FD1S3IX     Q       dcs_escape_en     1.180       -3.072
u_DCS_ROM.data_en            pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock     FD1S3AX     Q       dcs_data_en       1.148       -3.041
u_DCS_ROM.wait_cnt[0]        pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock     FD1S3AX     Q       wait_cnt[0]       1.148       -3.041
u_DCS_Encoder.bitcntr[4]     pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock     FD1S3AX     Q       bitcntr[4]        1.108       -3.001
u_DCS_ROM.wait_cnt[2]        pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock     FD1S3AX     Q       wait_cnt[2]       1.108       -2.268
u_DCS_ROM.wait_cnt[5]        pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock     FD1S3AX     Q       wait_cnt[5]       1.108       -2.268
u_DCS_ROM.wait_cnt[10]       pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock     FD1S3AX     Q       wait_cnt[10]      1.108       -2.268
u_DCS_ROM.wait_cnt[11]       pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock     FD1S3AX     Q       wait_cnt[11]      1.108       -2.268
u_DCS_Encoder.bitcntr[0]     pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock     FD1S3AX     Q       bitcntr[0]        1.244       -2.120
u_DCS_Encoder.bitcntr[1]     pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock     FD1S3AX     Q       bitcntr[1]        1.232       -2.108
=========================================================================================================================================


Ending Points with Worst Slack
******************************

                           Starting                                                                                     Required           
Instance                   Reference                                           Type        Pin     Net                  Time         Slack 
                           Clock                                                                                                           
-------------------------------------------------------------------------------------------------------------------------------------------
u_DCS_ROM.byte_cnt[9]      pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock     FD1S3AX     D       un1_byte_cnt[9]      4.894        -3.072
u_DCS_ROM.byte_cnt[10]     pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock     FD1S3AX     D       un1_byte_cnt[10]     4.894        -3.072
u_DCS_ROM.byte_cnt[7]      pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock     FD1S3AX     D       un1_byte_cnt[7]      4.894        -2.930
u_DCS_ROM.byte_cnt[8]      pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock     FD1S3AX     D       un1_byte_cnt[8]      4.894        -2.930
u_DCS_ROM.byte_cnt[5]      pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock     FD1S3AX     D       un1_byte_cnt[5]      4.894        -2.787
u_DCS_ROM.byte_cnt[6]      pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock     FD1S3AX     D       un1_byte_cnt[6]      4.894        -2.787
u_DCS_ROM.byte_cnt[3]      pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock     FD1S3AX     D       un1_byte_cnt[3]      4.894        -2.644
u_DCS_ROM.byte_cnt[4]      pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock     FD1S3AX     D       un1_byte_cnt[4]      4.894        -2.644
u_DCS_ROM.byte_cnt[1]      pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock     FD1S3AX     D       un1_byte_cnt[1]      4.894        -2.501
u_DCS_ROM.byte_cnt[2]      pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock     FD1S3AX     D       un1_byte_cnt[2]      4.894        -2.501
===========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.894

    - Propagation time:                      7.967
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.072

    Number of logic level(s):                9
    Starting point:                          u_DCS_ROM.escape_en / Q
    Ending point:                            u_DCS_ROM.byte_cnt[10] / D
    The start point is clocked by            pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                               Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
u_DCS_ROM.escape_en                FD1S3IX      Q        Out     1.180     1.180 r     -         
dcs_escape_en                      Net          -        -       -         -           5         
u_DCS_ROM.un22_byte_cnt_0_a3_3     ORCALUT4     B        In      0.000     1.180 r     -         
u_DCS_ROM.un22_byte_cnt_0_a3_3     ORCALUT4     Z        Out     1.017     2.197 f     -         
un22_byte_cnt_0_a3_3               Net          -        -       -         -           1         
u_DCS_ROM.un22_byte_cnt_0_a3_1     ORCALUT4     A        In      0.000     2.197 f     -         
u_DCS_ROM.un22_byte_cnt_0_a3_1     ORCALUT4     Z        Out     1.017     3.213 f     -         
un22_byte_cnt_0_a3_1               Net          -        -       -         -           1         
u_DCS_ROM.un22_byte_cnt_0_a3       ORCALUT4     B        In      0.000     3.213 f     -         
u_DCS_ROM.un22_byte_cnt_0_a3       ORCALUT4     Z        Out     1.089     4.302 f     -         
un22_byte_cnt_0_a3                 Net          -        -       -         -           2         
u_DCS_ROM.un1_byte_cnt_cry_0_0     CCU2D        B0       In      0.000     4.302 f     -         
u_DCS_ROM.un1_byte_cnt_cry_0_0     CCU2D        COUT     Out     1.544     5.847 r     -         
un1_byte_cnt_cry_0                 Net          -        -       -         -           1         
u_DCS_ROM.un1_byte_cnt_cry_1_0     CCU2D        CIN      In      0.000     5.847 r     -         
u_DCS_ROM.un1_byte_cnt_cry_1_0     CCU2D        COUT     Out     0.143     5.989 r     -         
un1_byte_cnt_cry_2                 Net          -        -       -         -           1         
u_DCS_ROM.un1_byte_cnt_cry_3_0     CCU2D        CIN      In      0.000     5.989 r     -         
u_DCS_ROM.un1_byte_cnt_cry_3_0     CCU2D        COUT     Out     0.143     6.132 r     -         
un1_byte_cnt_cry_4                 Net          -        -       -         -           1         
u_DCS_ROM.un1_byte_cnt_cry_5_0     CCU2D        CIN      In      0.000     6.132 r     -         
u_DCS_ROM.un1_byte_cnt_cry_5_0     CCU2D        COUT     Out     0.143     6.275 r     -         
un1_byte_cnt_cry_6                 Net          -        -       -         -           1         
u_DCS_ROM.un1_byte_cnt_cry_7_0     CCU2D        CIN      In      0.000     6.275 r     -         
u_DCS_ROM.un1_byte_cnt_cry_7_0     CCU2D        COUT     Out     0.143     6.418 r     -         
un1_byte_cnt_cry_8                 Net          -        -       -         -           1         
u_DCS_ROM.un1_byte_cnt_cry_9_0     CCU2D        CIN      In      0.000     6.418 r     -         
u_DCS_ROM.un1_byte_cnt_cry_9_0     CCU2D        S1       Out     1.549     7.967 r     -         
un1_byte_cnt[10]                   Net          -        -       -         -           1         
u_DCS_ROM.byte_cnt[10]             FD1S3AX      D        In      0.000     7.967 r     -         
=================================================================================================


Path information for path number 2: 
      Requested Period:                      5.000
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.894

    - Propagation time:                      7.967
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.072

    Number of logic level(s):                9
    Starting point:                          u_DCS_ROM.escape_en / Q
    Ending point:                            u_DCS_ROM.byte_cnt[9] / D
    The start point is clocked by            pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                               Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
u_DCS_ROM.escape_en                FD1S3IX      Q        Out     1.180     1.180 r     -         
dcs_escape_en                      Net          -        -       -         -           5         
u_DCS_ROM.un22_byte_cnt_0_a3_3     ORCALUT4     B        In      0.000     1.180 r     -         
u_DCS_ROM.un22_byte_cnt_0_a3_3     ORCALUT4     Z        Out     1.017     2.197 f     -         
un22_byte_cnt_0_a3_3               Net          -        -       -         -           1         
u_DCS_ROM.un22_byte_cnt_0_a3_1     ORCALUT4     A        In      0.000     2.197 f     -         
u_DCS_ROM.un22_byte_cnt_0_a3_1     ORCALUT4     Z        Out     1.017     3.213 f     -         
un22_byte_cnt_0_a3_1               Net          -        -       -         -           1         
u_DCS_ROM.un22_byte_cnt_0_a3       ORCALUT4     B        In      0.000     3.213 f     -         
u_DCS_ROM.un22_byte_cnt_0_a3       ORCALUT4     Z        Out     1.089     4.302 f     -         
un22_byte_cnt_0_a3                 Net          -        -       -         -           2         
u_DCS_ROM.un1_byte_cnt_cry_0_0     CCU2D        B0       In      0.000     4.302 f     -         
u_DCS_ROM.un1_byte_cnt_cry_0_0     CCU2D        COUT     Out     1.544     5.847 r     -         
un1_byte_cnt_cry_0                 Net          -        -       -         -           1         
u_DCS_ROM.un1_byte_cnt_cry_1_0     CCU2D        CIN      In      0.000     5.847 r     -         
u_DCS_ROM.un1_byte_cnt_cry_1_0     CCU2D        COUT     Out     0.143     5.989 r     -         
un1_byte_cnt_cry_2                 Net          -        -       -         -           1         
u_DCS_ROM.un1_byte_cnt_cry_3_0     CCU2D        CIN      In      0.000     5.989 r     -         
u_DCS_ROM.un1_byte_cnt_cry_3_0     CCU2D        COUT     Out     0.143     6.132 r     -         
un1_byte_cnt_cry_4                 Net          -        -       -         -           1         
u_DCS_ROM.un1_byte_cnt_cry_5_0     CCU2D        CIN      In      0.000     6.132 r     -         
u_DCS_ROM.un1_byte_cnt_cry_5_0     CCU2D        COUT     Out     0.143     6.275 r     -         
un1_byte_cnt_cry_6                 Net          -        -       -         -           1         
u_DCS_ROM.un1_byte_cnt_cry_7_0     CCU2D        CIN      In      0.000     6.275 r     -         
u_DCS_ROM.un1_byte_cnt_cry_7_0     CCU2D        COUT     Out     0.143     6.418 r     -         
un1_byte_cnt_cry_8                 Net          -        -       -         -           1         
u_DCS_ROM.un1_byte_cnt_cry_9_0     CCU2D        CIN      In      0.000     6.418 r     -         
u_DCS_ROM.un1_byte_cnt_cry_9_0     CCU2D        S0       Out     1.549     7.967 r     -         
un1_byte_cnt[9]                    Net          -        -       -         -           1         
u_DCS_ROM.byte_cnt[9]              FD1S3AX      D        In      0.000     7.967 r     -         
=================================================================================================


Path information for path number 3: 
      Requested Period:                      5.000
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.894

    - Propagation time:                      7.935
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.040

    Number of logic level(s):                9
    Starting point:                          u_DCS_ROM.data_en / Q
    Ending point:                            u_DCS_ROM.byte_cnt[10] / D
    The start point is clocked by            pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                               Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
u_DCS_ROM.data_en                  FD1S3AX      Q        Out     1.148     1.148 r     -         
dcs_data_en                        Net          -        -       -         -           4         
u_DCS_ROM.un22_byte_cnt_0_a3_3     ORCALUT4     A        In      0.000     1.148 r     -         
u_DCS_ROM.un22_byte_cnt_0_a3_3     ORCALUT4     Z        Out     1.017     2.165 f     -         
un22_byte_cnt_0_a3_3               Net          -        -       -         -           1         
u_DCS_ROM.un22_byte_cnt_0_a3_1     ORCALUT4     A        In      0.000     2.165 f     -         
u_DCS_ROM.un22_byte_cnt_0_a3_1     ORCALUT4     Z        Out     1.017     3.181 f     -         
un22_byte_cnt_0_a3_1               Net          -        -       -         -           1         
u_DCS_ROM.un22_byte_cnt_0_a3       ORCALUT4     B        In      0.000     3.181 f     -         
u_DCS_ROM.un22_byte_cnt_0_a3       ORCALUT4     Z        Out     1.089     4.270 f     -         
un22_byte_cnt_0_a3                 Net          -        -       -         -           2         
u_DCS_ROM.un1_byte_cnt_cry_0_0     CCU2D        B0       In      0.000     4.270 f     -         
u_DCS_ROM.un1_byte_cnt_cry_0_0     CCU2D        COUT     Out     1.544     5.815 r     -         
un1_byte_cnt_cry_0                 Net          -        -       -         -           1         
u_DCS_ROM.un1_byte_cnt_cry_1_0     CCU2D        CIN      In      0.000     5.815 r     -         
u_DCS_ROM.un1_byte_cnt_cry_1_0     CCU2D        COUT     Out     0.143     5.957 r     -         
un1_byte_cnt_cry_2                 Net          -        -       -         -           1         
u_DCS_ROM.un1_byte_cnt_cry_3_0     CCU2D        CIN      In      0.000     5.957 r     -         
u_DCS_ROM.un1_byte_cnt_cry_3_0     CCU2D        COUT     Out     0.143     6.100 r     -         
un1_byte_cnt_cry_4                 Net          -        -       -         -           1         
u_DCS_ROM.un1_byte_cnt_cry_5_0     CCU2D        CIN      In      0.000     6.100 r     -         
u_DCS_ROM.un1_byte_cnt_cry_5_0     CCU2D        COUT     Out     0.143     6.243 r     -         
un1_byte_cnt_cry_6                 Net          -        -       -         -           1         
u_DCS_ROM.un1_byte_cnt_cry_7_0     CCU2D        CIN      In      0.000     6.243 r     -         
u_DCS_ROM.un1_byte_cnt_cry_7_0     CCU2D        COUT     Out     0.143     6.386 r     -         
un1_byte_cnt_cry_8                 Net          -        -       -         -           1         
u_DCS_ROM.un1_byte_cnt_cry_9_0     CCU2D        CIN      In      0.000     6.386 r     -         
u_DCS_ROM.un1_byte_cnt_cry_9_0     CCU2D        S1       Out     1.549     7.935 r     -         
un1_byte_cnt[10]                   Net          -        -       -         -           1         
u_DCS_ROM.byte_cnt[10]             FD1S3AX      D        In      0.000     7.935 r     -         
=================================================================================================




====================================
Detailed Report for Clock: top|i_clk
====================================



Starting Points with Worst Slack
********************************

                Starting                                          Arrival          
Instance        Reference     Type        Pin     Net             Time        Slack
                Clock                                                              
-----------------------------------------------------------------------------------
r_globalRST     top|i_clk     FD1S3AX     Q       r_globalRST     1.296       3.255
===================================================================================


Ending Points with Worst Slack
******************************

                                           Starting                                             Required          
Instance                                   Reference     Type        Pin     Net                Time         Slack
                                           Clock                                                                  
------------------------------------------------------------------------------------------------------------------
u_DPHY_TX_INST.u_oDDRx4.Inst5_ODDRX4B0     top|i_clk     ODDRX4B     D0      byte_D0_out[0]     5.000        3.255
u_DPHY_TX_INST.u_oDDRx4.Inst5_ODDRX4B0     top|i_clk     ODDRX4B     D1      byte_D0_out[1]     5.000        3.255
u_DPHY_TX_INST.u_oDDRx4.Inst5_ODDRX4B0     top|i_clk     ODDRX4B     D2      byte_D0_out[2]     5.000        3.255
u_DPHY_TX_INST.u_oDDRx4.Inst5_ODDRX4B0     top|i_clk     ODDRX4B     D3      byte_D0_out[3]     5.000        3.255
u_DPHY_TX_INST.u_oDDRx4.Inst5_ODDRX4B0     top|i_clk     ODDRX4B     D4      byte_D0_out[4]     5.000        3.255
u_DPHY_TX_INST.u_oDDRx4.Inst5_ODDRX4B0     top|i_clk     ODDRX4B     D5      byte_D0_out[5]     5.000        3.255
u_DPHY_TX_INST.u_oDDRx4.Inst5_ODDRX4B0     top|i_clk     ODDRX4B     D6      byte_D0_out[6]     5.000        3.255
u_DPHY_TX_INST.u_oDDRx4.Inst5_ODDRX4B0     top|i_clk     ODDRX4B     D7      byte_D0_out[7]     5.000        3.255
u_DPHY_TX_INST.u_oDDRx4.Inst5_ODDRX4B1     top|i_clk     ODDRX4B     D0      byte_D1_out[0]     5.000        3.255
u_DPHY_TX_INST.u_oDDRx4.Inst5_ODDRX4B1     top|i_clk     ODDRX4B     D1      byte_D1_out[1]     5.000        3.255
==================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.000

    - Propagation time:                      1.745
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 3.255

    Number of logic level(s):                1
    Starting point:                          r_globalRST / Q
    Ending point:                            u_DPHY_TX_INST.u_oDDRx4.Inst6_ODDRX4B / D0
    The start point is clocked by            top|i_clk [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            System [rising]

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                      Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
r_globalRST                               FD1S3AX      Q        Out     1.296     1.296 r     -         
r_globalRST                               Net          -        -       -         -           24        
DataSPDT.mux_hsxx_clk_en.o_x[0]           ORCALUT4     A        In      0.000     1.296 r     -         
DataSPDT.mux_hsxx_clk_en.o_x[0]           ORCALUT4     Z        Out     0.449     1.745 r     -         
hsxx_clk_en                               Net          -        -       -         -           4         
u_DPHY_TX_INST.u_oDDRx4.Inst6_ODDRX4B     ODDRX4B      D0       In      0.000     1.745 r     -         
========================================================================================================


Path information for path number 2: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.000

    - Propagation time:                      1.745
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 3.255

    Number of logic level(s):                1
    Starting point:                          r_globalRST / Q
    Ending point:                            u_DPHY_TX_INST.u_oDDRx4.Inst5_ODDRX4B0 / D0
    The start point is clocked by            top|i_clk [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            System [rising]

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                       Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
r_globalRST                                FD1S3AX      Q        Out     1.296     1.296 r     -         
r_globalRST                                Net          -        -       -         -           24        
DataSPDT.mux_byte_D0.o_x[0]                ORCALUT4     A        In      0.000     1.296 r     -         
DataSPDT.mux_byte_D0.o_x[0]                ORCALUT4     Z        Out     0.449     1.745 r     -         
byte_D0_out[0]                             Net          -        -       -         -           1         
u_DPHY_TX_INST.u_oDDRx4.Inst5_ODDRX4B0     ODDRX4B      D0       In      0.000     1.745 r     -         
=========================================================================================================


Path information for path number 3: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.000

    - Propagation time:                      1.745
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 3.255

    Number of logic level(s):                1
    Starting point:                          r_globalRST / Q
    Ending point:                            u_DPHY_TX_INST.u_oDDRx4.Inst5_ODDRX4B0 / D1
    The start point is clocked by            top|i_clk [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            System [rising]

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                       Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
r_globalRST                                FD1S3AX      Q        Out     1.296     1.296 r     -         
r_globalRST                                Net          -        -       -         -           24        
DataSPDT.mux_byte_D0.o_x[1]                ORCALUT4     A        In      0.000     1.296 r     -         
DataSPDT.mux_byte_D0.o_x[1]                ORCALUT4     Z        Out     0.449     1.745 r     -         
byte_D0_out[1]                             Net          -        -       -         -           1         
u_DPHY_TX_INST.u_oDDRx4.Inst5_ODDRX4B0     ODDRX4B      D1       In      0.000     1.745 r     -         
=========================================================================================================




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                Starting                                  Arrival           
Instance                        Reference     Type       Pin     Net      Time        Slack 
                                Clock                                                       
--------------------------------------------------------------------------------------------
Serial_busN.pars_1_.res_lat     System        FD1S1D     Q       o3_4     1.044       -3.584
Serial_busN.pars_2_.res_lat     System        FD1S1D     Q       o3_5     1.044       -3.584
Serial_busN.pars_3_.res_lat     System        FD1S1D     Q       o3_6     0.972       -3.500
Serial_busN.pars_4_.res_lat     System        FD1S1D     Q       o3       0.972       -3.496
Serial_busP.pars_1_.res_lat     System        FD1S1D     Q       o3_5     1.108       -3.072
Serial_busN.pars_0_.res_lat     System        FD1S1D     Q       o3_3     1.044       -3.052
Serial_busP.pars_0_.res_lat     System        FD1S1D     Q       o3_4     1.044       -3.040
Serial_busP.pars_2_.res_lat     System        FD1S1D     Q       o3_6     1.044       -3.016
Serial_busP.pars_3_.res_lat     System        FD1S1D     Q       o3_7     0.972       -2.928
Serial_busP.pars_4_.res_lat     System        FD1S1D     Q       o3       1.044       -2.742
============================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                        Required           
Instance                     Reference     Type        Pin     Net           Time         Slack 
                             Clock                                                              
------------------------------------------------------------------------------------------------
Serial_busN.o.II_0           System        FD1S3DX     D       o_11          4.894        -3.584
Serial_busN.o.II_1           System        FD1S3BX     D       o_11          4.894        -3.584
Serial_busP.o.II_0           System        FD1S3DX     D       o_11          4.894        -3.072
Serial_busP.o.II_1           System        FD1S3BX     D       o_11          4.894        -3.072
Serial_busP.pars_2_.II_0     System        FD1S3DX     D       pars_5[2]     4.894        -1.817
Serial_busP.pars_2_.II_1     System        FD1S3BX     D       pars_5[2]     4.894        -1.817
Serial_busP.pars_6_.II_0     System        FD1S3DX     D       pars_5[6]     4.894        -1.817
Serial_busP.pars_6_.II_1     System        FD1S3BX     D       pars_5[6]     4.894        -1.817
Serial_busN.pars_2_.II_0     System        FD1S3DX     D       pars_5[2]     4.894        -1.741
Serial_busN.pars_2_.II_1     System        FD1S3BX     D       pars_5[2]     4.894        -1.741
================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.894

    - Propagation time:                      8.479
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -3.584

    Number of logic level(s):                7
    Starting point:                          Serial_busN.pars_1_.res_lat / Q
    Ending point:                            Serial_busN.o.II_0 / D
    The start point is clocked by            System [rising] on pin CK
    The end   point is clocked by            PLL_12_24_100|CLKOS2_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
Serial_busN.pars_1_.res_lat          FD1S1D       Q        Out     1.044     1.044 r     -         
o3_4                                 Net          -        -       -         -           2         
Serial_busN.pars_1_.II_0_RNILSJL     ORCALUT4     C        In      0.000     1.044 r     -         
Serial_busN.pars_1_.II_0_RNILSJL     ORCALUT4     Z        Out     1.289     2.333 r     -         
pars[1]                              Net          -        -       -         -           12        
Serial_busN.un3_o_axbxc5_N_2L1_0     ORCALUT4     A        In      0.000     2.333 r     -         
Serial_busN.un3_o_axbxc5_N_2L1_0     ORCALUT4     Z        Out     1.017     3.349 f     -         
un3_o_axbxc5_N_2L1_0                 Net          -        -       -         -           1         
Serial_busN.un3_o_axbxc5             ORCALUT4     D        In      0.000     3.349 f     -         
Serial_busN.un3_o_axbxc5             ORCALUT4     Z        Out     1.225     4.574 r     -         
un3_o_a[5]                           Net          -        -       -         -           5         
Serial_busN.o_60_0                   ROM64X1A     AD5      In      0.000     4.574 r     -         
Serial_busN.o_60_0                   ROM64X1A     DO0      Out     0.782     5.356 r     -         
o_60_0                               Net          -        -       -         -           1         
Serial_busN.o_11_u_1_N_2L1           ORCALUT4     B        In      0.000     5.356 r     -         
Serial_busN.o_11_u_1_N_2L1           ORCALUT4     Z        Out     1.017     6.373 r     -         
o_11_u_1_N_2L1                       Net          -        -       -         -           1         
Serial_busN.o_11_u_1                 ORCALUT4     A        In      0.000     6.373 r     -         
Serial_busN.o_11_u_1                 ORCALUT4     Z        Out     1.017     7.390 f     -         
o_11_u_1                             Net          -        -       -         -           1         
Serial_busN.o_11_u                   ORCALUT4     A        In      0.000     7.390 f     -         
Serial_busN.o_11_u                   ORCALUT4     Z        Out     1.089     8.479 r     -         
o_11                                 Net          -        -       -         -           2         
Serial_busN.o.II_0                   FD1S3DX      D        In      0.000     8.479 r     -         
===================================================================================================


Path information for path number 2: 
      Requested Period:                      5.000
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.894

    - Propagation time:                      8.479
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -3.584

    Number of logic level(s):                7
    Starting point:                          Serial_busN.pars_2_.res_lat / Q
    Ending point:                            Serial_busN.o.II_0 / D
    The start point is clocked by            System [rising] on pin CK
    The end   point is clocked by            PLL_12_24_100|CLKOS2_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                    Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
Serial_busN.pars_2_.res_lat             FD1S1D       Q        Out     1.044     1.044 r     -         
o3_5                                    Net          -        -       -         -           2         
Serial_busN.pars_2_.res_lat_RNIOHMJ     ORCALUT4     C        In      0.000     1.044 r     -         
Serial_busN.pars_2_.res_lat_RNIOHMJ     ORCALUT4     Z        Out     1.289     2.333 r     -         
pars[2]                                 Net          -        -       -         -           12        
Serial_busN.un3_o_axbxc5_N_2L1_0        ORCALUT4     B        In      0.000     2.333 r     -         
Serial_busN.un3_o_axbxc5_N_2L1_0        ORCALUT4     Z        Out     1.017     3.349 f     -         
un3_o_axbxc5_N_2L1_0                    Net          -        -       -         -           1         
Serial_busN.un3_o_axbxc5                ORCALUT4     D        In      0.000     3.349 f     -         
Serial_busN.un3_o_axbxc5                ORCALUT4     Z        Out     1.225     4.574 r     -         
un3_o_a[5]                              Net          -        -       -         -           5         
Serial_busN.o_60_0                      ROM64X1A     AD5      In      0.000     4.574 r     -         
Serial_busN.o_60_0                      ROM64X1A     DO0      Out     0.782     5.356 r     -         
o_60_0                                  Net          -        -       -         -           1         
Serial_busN.o_11_u_1_N_2L1              ORCALUT4     B        In      0.000     5.356 r     -         
Serial_busN.o_11_u_1_N_2L1              ORCALUT4     Z        Out     1.017     6.373 r     -         
o_11_u_1_N_2L1                          Net          -        -       -         -           1         
Serial_busN.o_11_u_1                    ORCALUT4     A        In      0.000     6.373 r     -         
Serial_busN.o_11_u_1                    ORCALUT4     Z        Out     1.017     7.390 f     -         
o_11_u_1                                Net          -        -       -         -           1         
Serial_busN.o_11_u                      ORCALUT4     A        In      0.000     7.390 f     -         
Serial_busN.o_11_u                      ORCALUT4     Z        Out     1.089     8.479 r     -         
o_11                                    Net          -        -       -         -           2         
Serial_busN.o.II_0                      FD1S3DX      D        In      0.000     8.479 r     -         
======================================================================================================


Path information for path number 3: 
      Requested Period:                      5.000
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.894

    - Propagation time:                      8.479
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -3.584

    Number of logic level(s):                7
    Starting point:                          Serial_busN.pars_1_.res_lat / Q
    Ending point:                            Serial_busN.o.II_1 / D
    The start point is clocked by            System [rising] on pin CK
    The end   point is clocked by            PLL_12_24_100|CLKOS2_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
Serial_busN.pars_1_.res_lat          FD1S1D       Q        Out     1.044     1.044 r     -         
o3_4                                 Net          -        -       -         -           2         
Serial_busN.pars_1_.II_0_RNILSJL     ORCALUT4     C        In      0.000     1.044 r     -         
Serial_busN.pars_1_.II_0_RNILSJL     ORCALUT4     Z        Out     1.289     2.333 r     -         
pars[1]                              Net          -        -       -         -           12        
Serial_busN.un3_o_axbxc5_N_2L1_0     ORCALUT4     A        In      0.000     2.333 r     -         
Serial_busN.un3_o_axbxc5_N_2L1_0     ORCALUT4     Z        Out     1.017     3.349 f     -         
un3_o_axbxc5_N_2L1_0                 Net          -        -       -         -           1         
Serial_busN.un3_o_axbxc5             ORCALUT4     D        In      0.000     3.349 f     -         
Serial_busN.un3_o_axbxc5             ORCALUT4     Z        Out     1.225     4.574 r     -         
un3_o_a[5]                           Net          -        -       -         -           5         
Serial_busN.o_60_0                   ROM64X1A     AD5      In      0.000     4.574 r     -         
Serial_busN.o_60_0                   ROM64X1A     DO0      Out     0.782     5.356 r     -         
o_60_0                               Net          -        -       -         -           1         
Serial_busN.o_11_u_1_N_2L1           ORCALUT4     B        In      0.000     5.356 r     -         
Serial_busN.o_11_u_1_N_2L1           ORCALUT4     Z        Out     1.017     6.373 r     -         
o_11_u_1_N_2L1                       Net          -        -       -         -           1         
Serial_busN.o_11_u_1                 ORCALUT4     A        In      0.000     6.373 r     -         
Serial_busN.o_11_u_1                 ORCALUT4     Z        Out     1.017     7.390 f     -         
o_11_u_1                             Net          -        -       -         -           1         
Serial_busN.o_11_u                   ORCALUT4     A        In      0.000     7.390 f     -         
Serial_busN.o_11_u                   ORCALUT4     Z        Out     1.089     8.479 r     -         
o_11                                 Net          -        -       -         -           2         
Serial_busN.o.II_1                   FD1S3BX      D        In      0.000     8.479 r     -         
===================================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 195MB peak: 197MB)


Finished timing report (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 195MB peak: 197MB)

---------------------------------------
Resource Usage Report
Part: lcmxo3l_6900c-5

Register bits: 219 of 54912 (0%)
Latch bits:      17
PIC Latch:       0
I/O cells:       17


Details:
CCU2D:          64
CLKDIVC:        1
DPR16X4C:       16
ECLKSYNCA:      2
EHXPLLJ:        2
FD1P3AX:        53
FD1P3AY:        19
FD1P3BX:        1
FD1P3DX:        3
FD1S1D:         17
FD1S3AX:        51
FD1S3AY:        5
FD1S3BX:        17
FD1S3DX:        49
FD1S3IX:        21
GSR:            1
IB:             2
INV:            10
OB:             12
OBZ:            3
ODDRX4B:        3
ORCALUT4:       403
PFUMX:          19
PUR:            1
ROM16X1A:       5
ROM32X1A:       4
ROM64X1A:       4
VHI:            9
VLO:            17
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 70MB peak: 197MB)

Process took 0h:00m:03s realtime, 0h:00m:03s cputime
# Thu Feb 17 20:12:33 2022

###########################################################]
