vendor_name = ModelSim
source_file = 1, C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/MidiProcessor_verilog.v
source_file = 1, C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/MidiByteReader_verilog.v
source_file = 1, C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/MidiByteReader_tb.vhd
source_file = 1, C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/MidiProcessor_tb.vhd
source_file = 1, C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/WaveTable2Rom_bb.vhd
source_file = 1, C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/WaveTable1Rom_bb.vhd
source_file = 1, C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/WaveTable0Rom_bb.vhd
source_file = 1, C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/SampleMixer.vhd
source_file = 1, C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/MidiNoteNumberToSampleTicks.vhd
source_file = 1, C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/MidiByteReader.vhd
source_file = 1, C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/MidiProcessor.vhd
source_file = 1, C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/Synthesizer.vhd
source_file = 1, C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/Top_Level.vhd
source_file = 1, C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/SoundModule.vhd
source_file = 1, C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/SoundModule_tb.vhd
source_file = 1, C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/MidiNoteNumberToSampleTicks_tb.vhd
source_file = 1, C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/Synthesizer_tb.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/synth.sdc
source_file = 1, C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-convert/db/synth.cbx.xml
design_name = MidiProcessor_verilog
instance = comp, \isNoteOn~output\, isNoteOn~output, MidiProcessor_verilog, 1
instance = comp, \noteSampleTicks[0]~output\, noteSampleTicks[0]~output, MidiProcessor_verilog, 1
instance = comp, \noteSampleTicks[1]~output\, noteSampleTicks[1]~output, MidiProcessor_verilog, 1
instance = comp, \noteSampleTicks[2]~output\, noteSampleTicks[2]~output, MidiProcessor_verilog, 1
instance = comp, \noteSampleTicks[3]~output\, noteSampleTicks[3]~output, MidiProcessor_verilog, 1
instance = comp, \noteSampleTicks[4]~output\, noteSampleTicks[4]~output, MidiProcessor_verilog, 1
instance = comp, \noteSampleTicks[5]~output\, noteSampleTicks[5]~output, MidiProcessor_verilog, 1
instance = comp, \noteSampleTicks[6]~output\, noteSampleTicks[6]~output, MidiProcessor_verilog, 1
instance = comp, \noteSampleTicks[7]~output\, noteSampleTicks[7]~output, MidiProcessor_verilog, 1
instance = comp, \noteSampleTicks[8]~output\, noteSampleTicks[8]~output, MidiProcessor_verilog, 1
instance = comp, \noteSampleTicks[9]~output\, noteSampleTicks[9]~output, MidiProcessor_verilog, 1
instance = comp, \noteSampleTicks[10]~output\, noteSampleTicks[10]~output, MidiProcessor_verilog, 1
instance = comp, \noteSampleTicks[11]~output\, noteSampleTicks[11]~output, MidiProcessor_verilog, 1
instance = comp, \noteSampleTicks[12]~output\, noteSampleTicks[12]~output, MidiProcessor_verilog, 1
instance = comp, \noteSampleTicks[13]~output\, noteSampleTicks[13]~output, MidiProcessor_verilog, 1
instance = comp, \noteSampleTicks[14]~output\, noteSampleTicks[14]~output, MidiProcessor_verilog, 1
instance = comp, \noteSampleTicks[15]~output\, noteSampleTicks[15]~output, MidiProcessor_verilog, 1
instance = comp, \noteSampleTicks[16]~output\, noteSampleTicks[16]~output, MidiProcessor_verilog, 1
instance = comp, \noteSampleTicks[17]~output\, noteSampleTicks[17]~output, MidiProcessor_verilog, 1
instance = comp, \noteSampleTicks[18]~output\, noteSampleTicks[18]~output, MidiProcessor_verilog, 1
instance = comp, \noteSampleTicks[19]~output\, noteSampleTicks[19]~output, MidiProcessor_verilog, 1
instance = comp, \noteSampleTicks[20]~output\, noteSampleTicks[20]~output, MidiProcessor_verilog, 1
instance = comp, \noteSampleTicks[21]~output\, noteSampleTicks[21]~output, MidiProcessor_verilog, 1
instance = comp, \noteSampleTicks[22]~output\, noteSampleTicks[22]~output, MidiProcessor_verilog, 1
instance = comp, \noteSampleTicks[23]~output\, noteSampleTicks[23]~output, MidiProcessor_verilog, 1
instance = comp, \modulationValue[0]~output\, modulationValue[0]~output, MidiProcessor_verilog, 1
instance = comp, \modulationValue[1]~output\, modulationValue[1]~output, MidiProcessor_verilog, 1
instance = comp, \modulationValue[2]~output\, modulationValue[2]~output, MidiProcessor_verilog, 1
instance = comp, \modulationValue[3]~output\, modulationValue[3]~output, MidiProcessor_verilog, 1
instance = comp, \modulationValue[4]~output\, modulationValue[4]~output, MidiProcessor_verilog, 1
instance = comp, \modulationValue[5]~output\, modulationValue[5]~output, MidiProcessor_verilog, 1
instance = comp, \modulationValue[6]~output\, modulationValue[6]~output, MidiProcessor_verilog, 1
instance = comp, \modulationValue[7]~output\, modulationValue[7]~output, MidiProcessor_verilog, 1
instance = comp, \CLOCK_50~input\, CLOCK_50~input, MidiProcessor_verilog, 1
instance = comp, \MIDI_RX~input\, MIDI_RX~input, MidiProcessor_verilog, 1
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, MidiProcessor_verilog, 1
