

================================================================
== Vitis HLS Report for 'fir_Pipeline_loop'
================================================================
* Date:           Sun Feb 16 14:40:53 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        with_no_s_axi
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu5eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.264 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       62|       62|  0.620 us|  0.620 us|   57|   57|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop    |       60|       60|         5|          1|          1|    57|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.26>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i2 = alloca i32 1"   --->   Operation 8 'alloca' 'i2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%acc_014 = alloca i32 1"   --->   Operation 9 'alloca' 'acc_014' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln44_read = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %sext_ln44"   --->   Operation 10 'read' 'sext_ln44_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln44_cast = sext i25 %sext_ln44_read"   --->   Operation 11 'sext' 'sext_ln44_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.48ns)   --->   "%store_ln0 = store i37 %sext_ln44_cast, i37 %acc_014"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 13 [1/1] (0.48ns)   --->   "%store_ln0 = store i6 57, i6 %i2"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.split"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i2_load = load i6 %i2" [E:/robot/project/xilinx_fpga_class/hls/lab4/fir.c:49]   --->   Operation 15 'load' 'i2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i6 %i2_load" [E:/robot/project/xilinx_fpga_class/hls/lab4/fir.c:48]   --->   Operation 16 'zext' 'zext_ln48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.88ns)   --->   "%i = add i6 %i2_load, i6 63" [E:/robot/project/xilinx_fpga_class/hls/lab4/fir.c:49]   --->   Operation 17 'add' 'i' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i6 %i" [E:/robot/project/xilinx_fpga_class/hls/lab4/fir.c:49]   --->   Operation 18 'zext' 'zext_ln49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%shift_reg_addr = getelementptr i16 %shift_reg, i64 0, i64 %zext_ln49" [E:/robot/project/xilinx_fpga_class/hls/lab4/fir.c:49]   --->   Operation 19 'getelementptr' 'shift_reg_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (0.79ns)   --->   "%shift_reg_load = load i6 %shift_reg_addr" [E:/robot/project/xilinx_fpga_class/hls/lab4/fir.c:49]   --->   Operation 20 'load' 'shift_reg_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 58> <RAM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%c_addr = getelementptr i16 %c, i64 0, i64 %zext_ln48" [E:/robot/project/xilinx_fpga_class/hls/lab4/fir.c:49]   --->   Operation 21 'getelementptr' 'c_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (0.79ns)   --->   "%c_load = load i6 %c_addr" [E:/robot/project/xilinx_fpga_class/hls/lab4/fir.c:49]   --->   Operation 22 'load' 'c_load' <Predicate = true> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 59> <ROM>
ST_1 : Operation 23 [1/1] (0.88ns)   --->   "%icmp_ln48 = icmp_eq  i6 %i, i6 0" [E:/robot/project/xilinx_fpga_class/hls/lab4/fir.c:48]   --->   Operation 23 'icmp' 'icmp_ln48' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.48ns)   --->   "%store_ln49 = store i6 %i, i6 %i2" [E:/robot/project/xilinx_fpga_class/hls/lab4/fir.c:49]   --->   Operation 24 'store' 'store_ln49' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln48 = br i1 %icmp_ln48, void %for.inc.split, void %for.end.exitStub" [E:/robot/project/xilinx_fpga_class/hls/lab4/fir.c:48]   --->   Operation 25 'br' 'br_ln48' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.87>
ST_2 : Operation 26 [1/2] ( I:0.79ns O:0.79ns )   --->   "%shift_reg_load = load i6 %shift_reg_addr" [E:/robot/project/xilinx_fpga_class/hls/lab4/fir.c:49]   --->   Operation 26 'load' 'shift_reg_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 58> <RAM>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln49 = sext i16 %shift_reg_load" [E:/robot/project/xilinx_fpga_class/hls/lab4/fir.c:49]   --->   Operation 27 'sext' 'sext_ln49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/2] ( I:0.79ns O:0.79ns )   --->   "%c_load = load i6 %c_addr" [E:/robot/project/xilinx_fpga_class/hls/lab4/fir.c:49]   --->   Operation 28 'load' 'c_load' <Predicate = true> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 59> <ROM>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln49_1 = sext i16 %c_load" [E:/robot/project/xilinx_fpga_class/hls/lab4/fir.c:49]   --->   Operation 29 'sext' 'sext_ln49_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [3/3] (1.08ns) (grouped into DSP with root node acc)   --->   "%mul_ln49 = mul i32 %sext_ln49_1, i32 %sext_ln49" [E:/robot/project/xilinx_fpga_class/hls/lab4/fir.c:49]   --->   Operation 30 'mul' 'mul_ln49' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%shift_reg_addr_1 = getelementptr i16 %shift_reg, i64 0, i64 %zext_ln48" [E:/robot/project/xilinx_fpga_class/hls/lab4/fir.c:50]   --->   Operation 31 'getelementptr' 'shift_reg_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln50 = store i16 %shift_reg_load, i6 %shift_reg_addr_1" [E:/robot/project/xilinx_fpga_class/hls/lab4/fir.c:50]   --->   Operation 32 'store' 'store_ln50' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 58> <RAM>

State 3 <SV = 2> <Delay = 1.08>
ST_3 : Operation 33 [2/3] (1.08ns) (grouped into DSP with root node acc)   --->   "%mul_ln49 = mul i32 %sext_ln49_1, i32 %sext_ln49" [E:/robot/project/xilinx_fpga_class/hls/lab4/fir.c:49]   --->   Operation 33 'mul' 'mul_ln49' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.83>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%acc_014_load = load i37 %acc_014" [E:/robot/project/xilinx_fpga_class/hls/lab4/fir.c:49]   --->   Operation 34 'load' 'acc_014_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/3] (0.00ns) (grouped into DSP with root node acc)   --->   "%mul_ln49 = mul i32 %sext_ln49_1, i32 %sext_ln49" [E:/robot/project/xilinx_fpga_class/hls/lab4/fir.c:49]   --->   Operation 35 'mul' 'mul_ln49' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 36 [1/1] (0.00ns) (grouped into DSP with root node acc)   --->   "%sext_ln49_2 = sext i32 %mul_ln49" [E:/robot/project/xilinx_fpga_class/hls/lab4/fir.c:49]   --->   Operation 36 'sext' 'sext_ln49_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [2/2] (0.83ns) (root node of the DSP)   --->   "%acc = add i37 %sext_ln49_2, i37 %acc_014_load" [E:/robot/project/xilinx_fpga_class/hls/lab4/fir.c:49]   --->   Operation 37 'add' 'acc' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 1.32>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%specpipeline_ln44 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [E:/robot/project/xilinx_fpga_class/hls/lab4/fir.c:44]   --->   Operation 38 'specpipeline' 'specpipeline_ln44' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%speclooptripcount_ln44 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 57, i64 57, i64 57" [E:/robot/project/xilinx_fpga_class/hls/lab4/fir.c:44]   --->   Operation 39 'speclooptripcount' 'speclooptripcount_ln44' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%specloopname_ln48 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [E:/robot/project/xilinx_fpga_class/hls/lab4/fir.c:48]   --->   Operation 40 'specloopname' 'specloopname_ln48' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/2] (0.83ns) (root node of the DSP)   --->   "%acc = add i37 %sext_ln49_2, i37 %acc_014_load" [E:/robot/project/xilinx_fpga_class/hls/lab4/fir.c:49]   --->   Operation 41 'add' 'acc' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln50 = trunc i37 %acc" [E:/robot/project/xilinx_fpga_class/hls/lab4/fir.c:50]   --->   Operation 42 'trunc' 'trunc_ln50' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.48ns)   --->   "%store_ln49 = store i37 %acc, i37 %acc_014" [E:/robot/project/xilinx_fpga_class/hls/lab4/fir.c:49]   --->   Operation 43 'store' 'store_ln49' <Predicate = true> <Delay = 0.48>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%write_ln50 = write void @_ssdm_op_Write.ap_auto.i31P0A, i31 %acc_2_out, i31 %trunc_ln50" [E:/robot/project/xilinx_fpga_class/hls/lab4/fir.c:50]   --->   Operation 44 'write' 'write_ln50' <Predicate = (icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 45 'ret' 'ret_ln0' <Predicate = (icmp_ln48)> <Delay = 0.48>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sext_ln44]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ acc_2_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ shift_reg]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ c]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i2                     (alloca           ) [ 010000]
acc_014                (alloca           ) [ 011111]
sext_ln44_read         (read             ) [ 000000]
sext_ln44_cast         (sext             ) [ 000000]
store_ln0              (store            ) [ 000000]
store_ln0              (store            ) [ 000000]
br_ln0                 (br               ) [ 000000]
i2_load                (load             ) [ 000000]
zext_ln48              (zext             ) [ 011000]
i                      (add              ) [ 000000]
zext_ln49              (zext             ) [ 000000]
shift_reg_addr         (getelementptr    ) [ 011000]
c_addr                 (getelementptr    ) [ 011000]
icmp_ln48              (icmp             ) [ 011111]
store_ln49             (store            ) [ 000000]
br_ln48                (br               ) [ 000000]
shift_reg_load         (load             ) [ 000000]
sext_ln49              (sext             ) [ 010110]
c_load                 (load             ) [ 000000]
sext_ln49_1            (sext             ) [ 010110]
shift_reg_addr_1       (getelementptr    ) [ 000000]
store_ln50             (store            ) [ 000000]
acc_014_load           (load             ) [ 010001]
mul_ln49               (mul              ) [ 000000]
sext_ln49_2            (sext             ) [ 010001]
specpipeline_ln44      (specpipeline     ) [ 000000]
speclooptripcount_ln44 (speclooptripcount) [ 000000]
specloopname_ln48      (specloopname     ) [ 000000]
acc                    (add              ) [ 000000]
trunc_ln50             (trunc            ) [ 000000]
store_ln49             (store            ) [ 000000]
write_ln50             (write            ) [ 000000]
ret_ln0                (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sext_ln44">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln44"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="acc_2_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_2_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="shift_reg">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="c">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i25"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i31P0A"/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="i2_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i2/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="acc_014_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="acc_014/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="sext_ln44_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="25" slack="0"/>
<pin id="48" dir="0" index="1" bw="25" slack="0"/>
<pin id="49" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln44_read/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="write_ln50_write_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="0" slack="0"/>
<pin id="54" dir="0" index="1" bw="31" slack="0"/>
<pin id="55" dir="0" index="2" bw="31" slack="0"/>
<pin id="56" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln50/5 "/>
</bind>
</comp>

<comp id="59" class="1004" name="shift_reg_addr_gep_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="16" slack="0"/>
<pin id="61" dir="0" index="1" bw="1" slack="0"/>
<pin id="62" dir="0" index="2" bw="6" slack="0"/>
<pin id="63" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="shift_reg_addr/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="grp_access_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="6" slack="0"/>
<pin id="68" dir="0" index="1" bw="16" slack="0"/>
<pin id="69" dir="0" index="2" bw="0" slack="0"/>
<pin id="71" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="72" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="73" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="70" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="74" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="shift_reg_load/1 store_ln50/2 "/>
</bind>
</comp>

<comp id="76" class="1004" name="c_addr_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="16" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="6" slack="0"/>
<pin id="80" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="grp_access_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="6" slack="0"/>
<pin id="85" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="86" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="87" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_load/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="shift_reg_addr_1_gep_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="16" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="0" index="2" bw="6" slack="1"/>
<pin id="93" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="shift_reg_addr_1/2 "/>
</bind>
</comp>

<comp id="98" class="1004" name="sext_ln44_cast_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="25" slack="0"/>
<pin id="100" dir="1" index="1" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln44_cast/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="store_ln0_store_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="25" slack="0"/>
<pin id="104" dir="0" index="1" bw="37" slack="0"/>
<pin id="105" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="store_ln0_store_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="4" slack="0"/>
<pin id="109" dir="0" index="1" bw="6" slack="0"/>
<pin id="110" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="i2_load_load_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="6" slack="0"/>
<pin id="114" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i2_load/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="zext_ln48_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="6" slack="0"/>
<pin id="117" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="i_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="6" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="zext_ln49_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="6" slack="0"/>
<pin id="128" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln49/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="icmp_ln48_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="6" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln48/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="store_ln49_store_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="6" slack="0"/>
<pin id="139" dir="0" index="1" bw="6" slack="0"/>
<pin id="140" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln49/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="sext_ln49_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="16" slack="0"/>
<pin id="144" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln49/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="sext_ln49_1_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="16" slack="0"/>
<pin id="148" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln49_1/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="acc_014_load_load_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="37" slack="3"/>
<pin id="152" dir="1" index="1" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_014_load/4 "/>
</bind>
</comp>

<comp id="153" class="1004" name="trunc_ln50_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="37" slack="0"/>
<pin id="155" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln50/5 "/>
</bind>
</comp>

<comp id="157" class="1004" name="store_ln49_store_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="37" slack="0"/>
<pin id="159" dir="0" index="1" bw="37" slack="4"/>
<pin id="160" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln49/5 "/>
</bind>
</comp>

<comp id="161" class="1007" name="grp_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="16" slack="0"/>
<pin id="163" dir="0" index="1" bw="16" slack="0"/>
<pin id="164" dir="0" index="2" bw="37" slack="0"/>
<pin id="165" dir="1" index="3" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln49/2 sext_ln49_2/4 acc/4 "/>
</bind>
</comp>

<comp id="171" class="1005" name="i2_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="6" slack="0"/>
<pin id="173" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i2 "/>
</bind>
</comp>

<comp id="178" class="1005" name="acc_014_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="37" slack="0"/>
<pin id="180" dir="1" index="1" bw="37" slack="0"/>
</pin_list>
<bind>
<opset="acc_014 "/>
</bind>
</comp>

<comp id="185" class="1005" name="zext_ln48_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="64" slack="1"/>
<pin id="187" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln48 "/>
</bind>
</comp>

<comp id="190" class="1005" name="shift_reg_addr_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="6" slack="1"/>
<pin id="192" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="shift_reg_addr "/>
</bind>
</comp>

<comp id="195" class="1005" name="c_addr_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="6" slack="1"/>
<pin id="197" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="c_addr "/>
</bind>
</comp>

<comp id="200" class="1005" name="icmp_ln48_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="4"/>
<pin id="202" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln48 "/>
</bind>
</comp>

<comp id="204" class="1005" name="sext_ln49_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="1"/>
<pin id="206" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln49 "/>
</bind>
</comp>

<comp id="209" class="1005" name="sext_ln49_1_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="1"/>
<pin id="211" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln49_1 "/>
</bind>
</comp>

<comp id="214" class="1005" name="acc_014_load_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="37" slack="1"/>
<pin id="216" dir="1" index="1" bw="37" slack="1"/>
</pin_list>
<bind>
<opset="acc_014_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="41"><net_src comp="8" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="45"><net_src comp="8" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="50"><net_src comp="10" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="0" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="57"><net_src comp="36" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="2" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="64"><net_src comp="4" pin="0"/><net_sink comp="59" pin=0"/></net>

<net id="65"><net_src comp="16" pin="0"/><net_sink comp="59" pin=1"/></net>

<net id="75"><net_src comp="59" pin="3"/><net_sink comp="66" pin=2"/></net>

<net id="81"><net_src comp="6" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="16" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="76" pin="3"/><net_sink comp="83" pin=0"/></net>

<net id="94"><net_src comp="4" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="16" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="96"><net_src comp="66" pin="7"/><net_sink comp="66" pin=1"/></net>

<net id="97"><net_src comp="89" pin="3"/><net_sink comp="66" pin=0"/></net>

<net id="101"><net_src comp="46" pin="2"/><net_sink comp="98" pin=0"/></net>

<net id="106"><net_src comp="98" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="111"><net_src comp="12" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="118"><net_src comp="112" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="119"><net_src comp="115" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="124"><net_src comp="112" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="14" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="129"><net_src comp="120" pin="2"/><net_sink comp="126" pin=0"/></net>

<net id="130"><net_src comp="126" pin="1"/><net_sink comp="59" pin=2"/></net>

<net id="135"><net_src comp="120" pin="2"/><net_sink comp="131" pin=0"/></net>

<net id="136"><net_src comp="18" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="141"><net_src comp="120" pin="2"/><net_sink comp="137" pin=0"/></net>

<net id="145"><net_src comp="66" pin="7"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="83" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="156"><net_src comp="153" pin="1"/><net_sink comp="52" pin=2"/></net>

<net id="166"><net_src comp="146" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="142" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="168"><net_src comp="150" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="169"><net_src comp="161" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="170"><net_src comp="161" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="174"><net_src comp="38" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="175"><net_src comp="171" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="176"><net_src comp="171" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="177"><net_src comp="171" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="181"><net_src comp="42" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="182"><net_src comp="178" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="183"><net_src comp="178" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="184"><net_src comp="178" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="188"><net_src comp="115" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="189"><net_src comp="185" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="193"><net_src comp="59" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="198"><net_src comp="76" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="203"><net_src comp="131" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="142" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="212"><net_src comp="146" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="217"><net_src comp="150" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="161" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: acc_2_out | {5 }
	Port: shift_reg | {2 }
 - Input state : 
	Port: fir_Pipeline_loop : sext_ln44 | {1 }
	Port: fir_Pipeline_loop : shift_reg | {1 2 }
	Port: fir_Pipeline_loop : c | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		i2_load : 1
		zext_ln48 : 2
		i : 2
		zext_ln49 : 3
		shift_reg_addr : 4
		shift_reg_load : 5
		c_addr : 3
		c_load : 4
		icmp_ln48 : 3
		store_ln49 : 3
		br_ln48 : 4
	State 2
		sext_ln49 : 1
		sext_ln49_1 : 1
		mul_ln49 : 2
		store_ln50 : 1
	State 3
	State 4
		sext_ln49_2 : 1
		acc : 2
	State 5
		trunc_ln50 : 1
		store_ln49 : 1
		write_ln50 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|    add   |          i_fu_120         |    0    |    0    |    13   |
|----------|---------------------------|---------|---------|---------|
|   icmp   |      icmp_ln48_fu_131     |    0    |    0    |    13   |
|----------|---------------------------|---------|---------|---------|
|  muladd  |         grp_fu_161        |    1    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   read   | sext_ln44_read_read_fu_46 |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   write  |   write_ln50_write_fu_52  |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |    sext_ln44_cast_fu_98   |    0    |    0    |    0    |
|   sext   |      sext_ln49_fu_142     |    0    |    0    |    0    |
|          |     sext_ln49_1_fu_146    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   zext   |      zext_ln48_fu_115     |    0    |    0    |    0    |
|          |      zext_ln49_fu_126     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   trunc  |     trunc_ln50_fu_153     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |    1    |    0    |    26   |
|----------|---------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
| acc_014_load_reg_214 |   37   |
|    acc_014_reg_178   |   37   |
|    c_addr_reg_195    |    6   |
|      i2_reg_171      |    6   |
|   icmp_ln48_reg_200  |    1   |
|  sext_ln49_1_reg_209 |   32   |
|   sext_ln49_reg_204  |   32   |
|shift_reg_addr_reg_190|    6   |
|   zext_ln48_reg_185  |   64   |
+----------------------+--------+
|         Total        |   221  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_66 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
| grp_access_fu_83 |  p0  |   2  |   6  |   12   ||    0    ||    9    |
|    grp_fu_161    |  p0  |   2  |  16  |   32   ||    0    ||    9    |
|    grp_fu_161    |  p1  |   3  |  16  |   48   ||    0    ||    14   |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |   92   ||  2.014  ||    0    ||    41   |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   26   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    0   |   41   |
|  Register |    -   |    -   |   221  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    2   |   221  |   67   |
+-----------+--------+--------+--------+--------+
