m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/Cursos_youtube/VHDL/codes/Workspace/video_aulas_vhdl/vhdl6_quartus_prime/simulation/modelsim
Eand_gate
Z1 w1560004332
R0
Z2 8D:/Cursos_youtube/VHDL/codes/Workspace/video_aulas_vhdl/vhdl6_quartus_prime/and_gate.vhd
Z3 FD:/Cursos_youtube/VHDL/codes/Workspace/video_aulas_vhdl/vhdl6_quartus_prime/and_gate.vhd
l0
L10
Vm924[Pn]?2CM?X@Vg@dd02
!s100 O3>gZNJPOYEbe;MLIkiJM0
Z4 OV;C;10.5b;63
31
Z5 !s110 1560006260
!i10b 1
Z6 !s108 1560006260.000000
Z7 !s90 -reportprogress|300|-93|-work|work|D:/Cursos_youtube/VHDL/codes/Workspace/video_aulas_vhdl/vhdl6_quartus_prime/and_gate.vhd|
Z8 !s107 D:/Cursos_youtube/VHDL/codes/Workspace/video_aulas_vhdl/vhdl6_quartus_prime/and_gate.vhd|
!i113 1
Z9 o-93 -work work
Z10 tExplicit 1 CvgOpt 0
Amain
DEx4 work 8 and_gate 0 22 m924[Pn]?2CM?X@Vg@dd02
l19
L18
V3m_Ym8CN<^9?1W24iO05[1
!s100 cHWzZM<k^KGCH;eRU@Y@?2
R4
31
R5
!i10b 1
R6
R7
R8
!i113 1
R9
R10
