Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Feb 26 11:51:30 2025
| Host         : PHY-GXBK running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
| Design       : system_wrapper
| Device       : xc7z010
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   169 |
|    Minimum number of control sets                        |   169 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   475 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   169 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |    42 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |    23 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |    14 |
| >= 14 to < 16      |    19 |
| >= 16              |    66 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1387 |          371 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             688 |          261 |
| Yes          | No                    | No                     |            1793 |          590 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             721 |          257 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|          Clock Signal         |                                                                                                    Enable Signal                                                                                                   |                                                                      Set/Reset Signal                                                                      | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  system_i/pll_0/inst/clk_out1 | system_i/soc/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/load_s1                                                                            |                                                                                                                                                            |                1 |              3 |         3.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/soc/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/push                                                |                                                                                                                                                            |                1 |              3 |         3.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/soc/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                          | system_i/soc/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                  |                1 |              4 |         4.00 |
|  system_i/pll_0/inst/clk_out1 |                                                                                                                                                                                                                    | system_i/iir2nd/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt0                                                            |                2 |              4 |         2.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/soc/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[7].active_cnt_reg[57][0]  | system_i/soc/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |         2.00 |
|  system_i/pll_0/inst/clk_out1 |                                                                                                                                                                                                                    | system_i/iir2nd/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt0                                                            |                2 |              4 |         2.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/soc/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[49][0]  | system_i/soc/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |         2.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/soc/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[1].active_cnt_reg[9][0]   | system_i/soc/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |         2.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/soc/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[3].active_cnt_reg[25][0]  | system_i/soc/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |         2.00 |
|  system_i/pll_0/inst/clk_out1 |                                                                                                                                                                                                                    | system_i/iir2nd/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt0                                                            |                2 |              4 |         2.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/soc/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[2].active_cnt_reg[17][0]  | system_i/soc/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |         2.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/soc/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[5].active_cnt_reg[41][0]  | system_i/soc/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |         2.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/soc/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[4].active_cnt_reg[33][0]  | system_i/soc/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |         2.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/soc/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/E[0]                                                       | system_i/soc/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |         2.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/soc/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/E[0]                                                           | system_i/soc/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |         2.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/soc/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[8]_i_1_n_0                                                                                          |                                                                                                                                                            |                1 |              4 |         4.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/iir2nd/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                          | system_i/iir2nd/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                       |                2 |              4 |         2.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/soc/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[1].r_issuing_cnt_reg[10][0]                                                                                      | system_i/soc/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |         2.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/iir2nd/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                            | system_i/iir2nd/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                       |                1 |              4 |         4.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/soc/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/gen_master_slots[2].w_issuing_cnt_reg[19][0]                                                            | system_i/soc/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |         2.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/soc/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/gen_master_slots[1].w_issuing_cnt_reg[11][0]                                                            | system_i/soc/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |              4 |         1.33 |
|  system_i/pll_0/inst/clk_out1 | system_i/soc/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[7].active_cnt_reg[57][0] | system_i/soc/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |         2.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/soc/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/E[0]                                                          | system_i/soc/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |         4.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/soc/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[49][0] | system_i/soc/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |         2.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/soc/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/gen_master_slots[0].w_issuing_cnt_reg[3][0]                                                             | system_i/soc/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |         2.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/soc/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[5].active_cnt_reg[41][0] | system_i/soc/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |              4 |         1.33 |
|  system_i/pll_0/inst/clk_out1 | system_i/soc/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[1].active_cnt_reg[9][0]  | system_i/soc/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |              4 |         1.33 |
|  system_i/pll_0/inst/clk_out1 | system_i/soc/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[4].active_cnt_reg[33][0] | system_i/soc/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |         2.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/soc/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[2].active_cnt_reg[17][0] | system_i/soc/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |         2.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/soc/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[3].active_cnt_reg[25][0] | system_i/soc/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |         2.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/iir2nd/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                          |                                                                                                                                                            |                1 |              4 |         4.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/iir2nd/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                            | system_i/iir2nd/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                       |                1 |              4 |         4.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/soc/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[0].r_issuing_cnt_reg[2][0]                                                                                       | system_i/soc/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |         2.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/soc/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/E[0]                                                      | system_i/soc/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |         2.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/soc/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                              | system_i/soc/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |         2.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/soc/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_valid_i_reg_inv[0]                           |                                                                                                                                                            |                1 |              4 |         4.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/iir2nd/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                            | system_i/iir2nd/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                       |                1 |              4 |         4.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/iir2nd/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                          |                                                                                                                                                            |                2 |              4 |         2.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/soc/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                            | system_i/soc/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                   |                2 |              5 |         2.50 |
|  system_i/pll_0/inst/clk_out1 | system_i/soc/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                   | system_i/soc/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                   |                2 |              5 |         2.50 |
|  system_i/pll_0/inst/clk_out1 | system_i/soc/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                            | system_i/soc/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                   |                2 |              5 |         2.50 |
|  system_i/pll_0/inst/clk_out1 | system_i/soc/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                   | system_i/soc/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                   |                2 |              5 |         2.50 |
|  system_i/pll_0/inst/clk_out1 | system_i/soc/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                            | system_i/soc/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                   |                2 |              5 |         2.50 |
|  system_i/pll_0/inst/clk_out1 | system_i/soc/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                   | system_i/soc/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                   |                2 |              5 |         2.50 |
|  system_i/pll_0/inst/clk_out1 |                                                                                                                                                                                                                    | system_i/soc/rst_0/U0/EXT_LPF/lpf_int                                                                                                                      |                2 |              6 |         3.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/soc/rst_0/U0/SEQ/seq_cnt_en                                                                                                                                                                               | system_i/soc/rst_0/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1_n_0                                                                                                     |                2 |              6 |         3.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/soc/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                         | system_i/soc/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                             |                4 |              8 |         2.00 |
|  system_i/pll_0/inst/clk_out1 |                                                                                                                                                                                                                    | system_i/soc/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/SR[0]                                       |                3 |              8 |         2.67 |
|  system_i/pll_0/inst/clk_out1 | system_i/soc/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                    | system_i/soc/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |              8 |         2.67 |
|  system_i/pll_0/inst/clk_out1 |                                                                                                                                                                                                                    | system_i/soc/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/SR[0]                                       |                6 |              8 |         1.33 |
|  system_i/pll_0/inst/clk_out1 | system_i/soc/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                         | system_i/soc/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                             |                4 |              8 |         2.00 |
|  system_i/pll_0/inst/clk_out1 |                                                                                                                                                                                                                    | system_i/soc/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/SR[0]                                       |                2 |              8 |         4.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/soc/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                         | system_i/soc/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                             |                3 |              8 |         2.67 |
|  system_i/pll_0/inst/clk_out1 | system_i/soc/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_1                                                                                   |                                                                                                                                                            |                4 |              9 |         2.25 |
|  system_i/pll_0/inst/clk_out1 | system_i/soc/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg_1                                                                                   |                                                                                                                                                            |                5 |              9 |         1.80 |
|  system_i/pll_0/inst/clk_out1 | system_i/soc/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                   |                                                                                                                                                            |                3 |              9 |         3.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/soc/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_1__0_n_0                                               |                                                                                                                                                            |                4 |              9 |         2.25 |
|  system_i/pll_0/inst/clk_out1 | system_i/soc/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                   |                                                                                                                                                            |                3 |              9 |         3.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/soc/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg_1                                                                                   |                                                                                                                                                            |                4 |              9 |         2.25 |
|  system_i/pll_0/inst/clk_out1 | system_i/soc/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/need_arbitration                                               | system_i/soc/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |              9 |         3.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/soc/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                    | system_i/soc/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |              9 |         3.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/soc/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_1__0_n_0                                               |                                                                                                                                                            |                3 |              9 |         3.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/soc/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                   | system_i/soc/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              9 |         4.50 |
|  system_i/pll_0/inst/clk_out1 | system_i/soc/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                   |                                                                                                                                                            |                3 |              9 |         3.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/soc/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/need_arbitration                                              | system_i/soc/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |              9 |         2.25 |
|  system_i/pll_0/inst/clk_out1 | system_i/soc/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg_1                                                                                   |                                                                                                                                                            |                4 |              9 |         2.25 |
|  system_i/pll_0/inst/clk_out1 | system_i/soc/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_1                                                                                   |                                                                                                                                                            |                5 |              9 |         1.80 |
|  system_i/pll_0/inst/clk_out1 | system_i/soc/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_1                                                                                   |                                                                                                                                                            |                4 |              9 |         2.25 |
|  system_i/pll_0/inst/clk_out1 | system_i/soc/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_1__0_n_0                                               |                                                                                                                                                            |                3 |              9 |         3.00 |
|  system_i/pll_0/inst/clk_out1 |                                                                                                                                                                                                                    | system_i/iir2nd/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                       |                4 |             11 |         2.75 |
|  system_i/pll_0/inst/clk_out1 | system_i/soc/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                              |                                                                                                                                                            |                3 |             12 |         4.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/soc/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                              |                                                                                                                                                            |                3 |             12 |         4.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/soc/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/s_axi_rvalid_i                                                                                                 | system_i/soc/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             12 |         4.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/soc/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[8].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0                                                                                     |                                                                                                                                                            |                6 |             12 |         2.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/soc/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0                                                                                     |                                                                                                                                                            |                4 |             12 |         3.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/soc/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0                                                                                     |                                                                                                                                                            |                3 |             12 |         4.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/soc/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0                                                                                     |                                                                                                                                                            |                5 |             12 |         2.40 |
|  system_i/pll_0/inst/clk_out1 | system_i/soc/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                              |                                                                                                                                                            |                4 |             12 |         3.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/soc/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i[11]_i_1_n_0                                                                                | system_i/soc/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                5 |             12 |         2.40 |
|  system_i/pll_0/inst/clk_out1 | system_i/soc/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                             |                                                                                                                                                            |                4 |             13 |         3.25 |
|  system_i/pll_0/inst/clk_out1 | system_i/soc/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[8].reg_slice_mi/r.r_pipe/p_1_in                                                                                                  |                                                                                                                                                            |                6 |             13 |         2.17 |
|  system_i/pll_0/inst/clk_out1 | system_i/soc/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[8].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                         |                                                                                                                                                            |                6 |             13 |         2.17 |
|  system_i/pll_0/inst/clk_out1 | system_i/soc/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                             |                                                                                                                                                            |                4 |             13 |         3.25 |
|  system_i/pll_0/inst/clk_out1 | system_i/soc/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                             |                                                                                                                                                            |                4 |             13 |         3.25 |
|  system_i/pll_0/inst/clk_out1 |                                                                                                                                                                                                                    | system_i/soc/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                   |                6 |             14 |         2.33 |
|  system_i/pll_0/inst/clk_out1 |                                                                                                                                                                                                                    | system_i/soc/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                   |                6 |             14 |         2.33 |
|  system_i/pll_0/inst/clk_out1 |                                                                                                                                                                                                                    | system_i/soc/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                   |                7 |             14 |         2.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/soc/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_4                                                                       | system_i/soc/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             15 |         5.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/soc/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_7                                                                       | system_i/soc/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             15 |         3.75 |
|  system_i/pll_0/inst/clk_out1 | system_i/soc/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0                                                                       | system_i/soc/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             15 |         5.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/soc/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_6                                                                       | system_i/soc/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             15 |         3.75 |
|  system_i/pll_0/inst/clk_out1 | system_i/soc/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_3                                                                      | system_i/soc/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             15 |         5.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/soc/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_1                                                                       | system_i/soc/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             15 |         3.75 |
|  system_i/pll_0/inst/clk_out1 | system_i/soc/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_2                                                                       | system_i/soc/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |             15 |         7.50 |
|  system_i/pll_0/inst/clk_out1 | system_i/soc/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_3                                                                       | system_i/soc/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             15 |         3.75 |
|  system_i/pll_0/inst/clk_out1 | system_i/soc/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_7                                                                      | system_i/soc/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             15 |         3.75 |
|  system_i/pll_0/inst/clk_out1 | system_i/soc/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_5                                                                      | system_i/soc/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                5 |             15 |         3.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/soc/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_4                                                                      | system_i/soc/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             15 |         3.75 |
|  system_i/pll_0/inst/clk_out1 | system_i/soc/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_6                                                                      | system_i/soc/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                5 |             15 |         3.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/soc/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_2                                                                      | system_i/soc/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             15 |         3.75 |
|  system_i/pll_0/inst/clk_out1 | system_i/soc/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_1                                                                      | system_i/soc/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             15 |         3.75 |
|  system_i/pll_0/inst/clk_out1 | system_i/soc/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_0                                                                      | system_i/soc/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             15 |         3.75 |
|  system_i/pll_0/inst/clk_out1 | system_i/soc/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_5                                                                       | system_i/soc/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             15 |         3.75 |
|  system_i/pll_0/inst/clk_out1 | system_i/iir2nd/iir_filter_2nd_order_0/inst/counter_clk                                                                                                                                                            |                                                                                                                                                            |                5 |             18 |         3.60 |
|  system_i/pll_0/inst/clk_out1 |                                                                                                                                                                                                                    | system_i/soc/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |               12 |             19 |         1.58 |
|  system_i/pll_0/inst/clk_out1 | system_i/soc/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[8].reg_slice_mi/r.r_pipe/p_1_in                                                                                                  | system_i/soc/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[8].reg_slice_mi/r.r_pipe/m_payload_i[33]_i_1_n_0                         |               17 |             19 |         1.12 |
|  system_i/pll_0/inst/clk_out1 | system_i/soc/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_onehot_state_reg[1]_0[0]                                                           |                                                                                                                                                            |                9 |             23 |         2.56 |
|  system_i/pll_0/inst/clk_out1 | system_i/soc/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_onehot_state_reg[1]_0[0]                                                           |                                                                                                                                                            |                9 |             23 |         2.56 |
|  system_i/pll_0/inst/clk_out1 | system_i/soc/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                   |                                                                                                                                                            |                9 |             23 |         2.56 |
|  system_i/pll_0/inst/clk_out1 | system_i/soc/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                   |                                                                                                                                                            |                9 |             23 |         2.56 |
|  system_i/pll_0/inst/clk_out1 | system_i/soc/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_onehot_state_reg[1]_0[0]                                                           |                                                                                                                                                            |               11 |             23 |         2.09 |
|  system_i/pll_0/inst/clk_out1 | system_i/soc/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                   |                                                                                                                                                            |               10 |             23 |         2.30 |
|  system_i/pll_0/inst/clk_out1 |                                                                                                                                                                                                                    | system_i/iir2nd/iir_filter_2nd_order_0/inst/counter_clk                                                                                                    |                7 |             26 |         3.71 |
|  system_i/pll_0/inst/clk_out1 |                                                                                                                                                                                                                    | system_i/dac/dac_0/inst/int_rst_reg[0]_i_1_n_0                                                                                                             |                7 |             28 |         4.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/soc/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                   |                                                                                                                                                            |               10 |             29 |         2.90 |
|  system_i/pll_0/inst/clk_out1 | system_i/soc/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_onehot_state_reg[0]_1[0]                                                           |                                                                                                                                                            |               10 |             29 |         2.90 |
|  system_i/pll_0/inst/clk_out1 | system_i/soc/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                   |                                                                                                                                                            |               10 |             29 |         2.90 |
|  system_i/pll_0/inst/clk_out1 | system_i/soc/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                   |                                                                                                                                                            |               11 |             29 |         2.64 |
|  system_i/pll_0/inst/clk_out1 | system_i/soc/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                   |                                                                                                                                                            |                8 |             29 |         3.62 |
|  system_i/pll_0/inst/clk_out1 | system_i/soc/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_onehot_state_reg[0]_1[0]                                                           |                                                                                                                                                            |               10 |             29 |         2.90 |
|  system_i/pll_0/inst/clk_out1 | system_i/soc/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_1[0]                                                                     |                                                                                                                                                            |               13 |             29 |         2.23 |
|  system_i/pll_0/inst/clk_out1 | system_i/soc/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                   |                                                                                                                                                            |                9 |             29 |         3.22 |
|  system_i/pll_0/inst/clk_out1 | system_i/soc/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                            | system_i/soc/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                8 |             29 |         3.62 |
|  system_i/pll_0/inst/clk_out1 | system_i/soc/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                            | system_i/soc/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                7 |             29 |         4.14 |
|  system_i/pll_0/inst/clk_out1 | system_i/soc/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_1[0]                                                                     |                                                                                                                                                            |               11 |             29 |         2.64 |
|  system_i/pll_0/inst/clk_out1 | system_i/soc/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_onehot_state_reg[0]_1[0]                                                           |                                                                                                                                                            |                8 |             29 |         3.62 |
|  system_i/pll_0/inst/clk_out1 | system_i/soc/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_1[0]                                                                     |                                                                                                                                                            |                8 |             29 |         3.62 |
|  system_i/pll_0/inst/clk_out1 | system_i/soc/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                   |                                                                                                                                                            |                7 |             29 |         4.14 |
|  system_i/pll_0/inst/clk_out1 | system_i/iir2nd/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]                                                                                                                    |                                                                                                                                                            |               13 |             32 |         2.46 |
|  system_i/pll_0/inst/clk_out1 | system_i/iir2nd/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]                                                                                                                    |                                                                                                                                                            |               13 |             32 |         2.46 |
|  system_i/pll_0/inst/clk_out1 |                                                                                                                                                                                                                    | system_i/iir2nd/axi_gpio_0/U0/gpio_core_1/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]                                                                        |               16 |             32 |         2.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/iir2nd/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0[0]                                                                                                                   | system_i/iir2nd/axi_gpio_2/U0/bus2ip_reset                                                                                                                 |               15 |             32 |         2.13 |
|  system_i/pll_0/inst/clk_out1 | system_i/iir2nd/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[2]_0                                                                                                                  |                                                                                                                                                            |               14 |             32 |         2.29 |
|  system_i/pll_0/inst/clk_out1 | system_i/iir2nd/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                     | system_i/iir2nd/axi_gpio_2/U0/bus2ip_reset                                                                                                                 |                9 |             32 |         3.56 |
|  system_i/pll_0/inst/clk_out1 | system_i/iir2nd/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                    | system_i/iir2nd/axi_gpio_2/U0/bus2ip_reset                                                                                                                 |               15 |             32 |         2.13 |
|  system_i/pll_0/inst/clk_out1 | system_i/iir2nd/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                     | system_i/iir2nd/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                       |                9 |             32 |         3.56 |
|  system_i/pll_0/inst/clk_out1 | system_i/iir2nd/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_1[0]                                                                                                                   | system_i/iir2nd/axi_gpio_2/U0/bus2ip_reset                                                                                                                 |               12 |             32 |         2.67 |
|  system_i/pll_0/inst/clk_out1 | system_i/soc/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                |                                                                                                                                                            |                9 |             32 |         3.56 |
|  system_i/pll_0/inst/clk_out1 | system_i/soc/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                |                                                                                                                                                            |                9 |             32 |         3.56 |
|  system_i/pll_0/inst/clk_out1 | system_i/soc/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                |                                                                                                                                                            |                8 |             32 |         4.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/iir2nd/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[2]_1                                                                                                                  |                                                                                                                                                            |               11 |             32 |         2.91 |
|  system_i/pll_0/inst/clk_out1 |                                                                                                                                                                                                                    | system_i/iir2nd/axi_gpio_1/U0/gpio_core_1/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]                                                                        |               17 |             32 |         1.88 |
|  system_i/pll_0/inst/clk_out1 | system_i/iir2nd/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[2]_0                                                                                                                  |                                                                                                                                                            |               13 |             32 |         2.46 |
|  system_i/pll_0/inst/clk_out1 | system_i/iir2nd/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[2]                                                                                                                    |                                                                                                                                                            |               10 |             32 |         3.20 |
|  system_i/pll_0/inst/clk_out1 | system_i/iir2nd/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                     |                                                                                                                                                            |                6 |             32 |         5.33 |
|  system_i/pll_0/inst/clk_out1 | system_i/iir2nd/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[2]                                                                                                                    |                                                                                                                                                            |                9 |             32 |         3.56 |
|  system_i/pll_0/inst/clk_out1 | system_i/iir2nd/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[2]_1                                                                                                                  |                                                                                                                                                            |               15 |             32 |         2.13 |
|  system_i/pll_0/inst/clk_out1 | system_i/iir2nd/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                     |                                                                                                                                                            |                6 |             32 |         5.33 |
|  system_i/pll_0/inst/clk_out1 |                                                                                                                                                                                                                    | system_i/iir2nd/axi_gpio_2/U0/bus2ip_reset                                                                                                                 |               19 |             36 |         1.89 |
|  system_i/pll_0/inst/clk_out1 |                                                                                                                                                                                                                    | system_i/soc/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/b.b_pipe/SR[0]                                           |                9 |             36 |         4.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/soc/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                         |                                                                                                                                                            |               17 |             45 |         2.65 |
|  system_i/pll_0/inst/clk_out1 | system_i/soc/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                     |                                                                                                                                                            |               12 |             45 |         3.75 |
|  system_i/pll_0/inst/clk_out1 | system_i/soc/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                         |                                                                                                                                                            |               13 |             45 |         3.46 |
|  system_i/pll_0/inst/clk_out1 | system_i/soc/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[1]_0[0]                                             |                                                                                                                                                            |               16 |             45 |         2.81 |
|  system_i/pll_0/inst/clk_out1 | system_i/soc/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/p_1_in                                                                                                  |                                                                                                                                                            |               14 |             45 |         3.21 |
|  system_i/pll_0/inst/clk_out1 | system_i/soc/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                         |                                                                                                                                                            |               10 |             45 |         4.50 |
|  system_i/pll_0/inst/clk_out1 | system_i/soc/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[0]_0[0]                                             |                                                                                                                                                            |               16 |             45 |         2.81 |
|  system_i/pll_0/inst/clk_out1 | system_i/soc/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                     |                                                                                                                                                            |               11 |             45 |         4.09 |
|  system_i/pll_0/inst/clk_out1 | system_i/soc/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                              |                                                                                                                                                            |               14 |             45 |         3.21 |
|  system_i/pll_0/inst/clk_out1 | system_i/soc/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                              |                                                                                                                                                            |               13 |             45 |         3.46 |
|  system_i/pll_0/inst/clk_out1 | system_i/soc/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                              |                                                                                                                                                            |               15 |             45 |         3.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/soc/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                     |                                                                                                                                                            |               13 |             45 |         3.46 |
|  system_i/pll_0/inst/clk_out1 | system_i/soc/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_onehot_state_reg[0]_0                                                              |                                                                                                                                                            |               15 |             64 |         4.27 |
|  system_i/pll_0/inst/clk_out1 | system_i/soc/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_onehot_state_reg[0]_0                                                              |                                                                                                                                                            |               17 |             64 |         3.76 |
|  system_i/pll_0/inst/clk_out1 | system_i/soc/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_onehot_state_reg[0]_0                                                              |                                                                                                                                                            |               16 |             64 |         4.00 |
|  system_i/pll_0/inst/clk_out1 |                                                                                                                                                                                                                    | system_i/iir2nd/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_2                                                              |               47 |            128 |         2.72 |
|  system_i/pll_0/inst/clk_out1 |                                                                                                                                                                                                                    | system_i/iir2nd/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg                                                                |               42 |            128 |         3.05 |
|  system_i/pll_0/inst/clk_out1 |                                                                                                                                                                                                                    | system_i/iir2nd/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg                                                                |               43 |            128 |         2.98 |
|  system_i/pll_0/inst/clk_out1 |                                                                                                                                                                                                                    |                                                                                                                                                            |              372 |           1388 |         3.73 |
+-------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


