#-----------------------------------------------------------
# Vivado v2015.4.2 (64-bit)
# SW Build 1494164 on Fri Feb 26 04:18:56 MST 2016
# IP Build 1491208 on Wed Feb 24 03:25:39 MST 2016
# Start of session at: Thu Feb 08 14:31:10 2018
# Process ID: 10844
# Current directory: C:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1348 C:\cygwin64\home\Dr-Abbasfar\adi\hdl\projects\fmcomms1\zed\fmcomms1_zed.xpr
# Log file: C:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/vivado.log
# Journal file: C:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/cygwin64/home/Dr-Abbasfar/adi/hdl/library'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2015.4/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 797.371 ; gain = 212.051
update_compile_order -fileset sim_1
open_bd_design {C:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/system.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - sys_ps7
Adding component instance block -- xilinx.com:ip:axi_iic:2.0 - axi_iic_main
Adding component instance block -- analog.com:user:util_i2c_mixer:1.0 - sys_i2c_mixer
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - sys_concat_intc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - sys_rstgen
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - sys_logic_inv
Adding component instance block -- analog.com:user:axi_clkgen:1.0 - axi_hdmi_clkgen
Adding component instance block -- analog.com:user:axi_hdmi_tx:1.0 - axi_hdmi_core
Adding component instance block -- xilinx.com:ip:axi_vdma:6.2 - axi_hdmi_dma
Adding component instance block -- xilinx.com:ip:clk_wiz:5.2 - sys_audio_clkgen
Adding component instance block -- analog.com:user:axi_spdif_tx:1.0 - axi_spdif_tx_core
Adding component instance block -- analog.com:user:axi_i2s_adi:1.0 - axi_i2s_adi
Adding component instance block -- xilinx.com:ip:axi_iic:2.0 - axi_iic_fmc
Adding component instance block -- analog.com:user:axi_ad9122:1.0 - axi_ad9122
Adding component instance block -- analog.com:user:axi_dmac:1.0 - axi_ad9122_dma
Adding component instance block -- analog.com:user:util_upack:1.0 - util_upack_ad9122
Adding component instance block -- analog.com:user:axi_ad9643:1.0 - axi_ad9643
Adding component instance block -- analog.com:user:axi_dmac:1.0 - axi_ad9643_dma
Adding component instance block -- analog.com:user:util_cpack:1.0 - util_cpack_ad9643
Adding component instance block -- analog.com:user:util_wfifo:1.0 - util_ad9643_adc_fifo
Adding component instance block -- xilinx.com:ip:clk_wiz:5.2 - refclk_clkgen
WARNING: [IP_Flow 19-982] Invalid parameter order found. Parameter 'INPUT_MODE' with  order 14.40 tries to set value on parameter 'USE_PHASE_ALIGNMENT' of  order 8.00.
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <system> from BD file <C:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 980.031 ; gain = 130.250
exit
INFO: [Common 17-206] Exiting Vivado at Thu Feb 08 14:32:59 2018...
