
---------- Begin Simulation Statistics ----------
final_tick                               168503329000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 328576                       # Simulator instruction rate (inst/s)
host_mem_usage                                 684800                       # Number of bytes of host memory used
host_op_rate                                   329221                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   304.34                       # Real time elapsed on the host
host_tick_rate                              553660741                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.168503                       # Number of seconds simulated
sim_ticks                                168503329000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.694172                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2095407                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2101835                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81341                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3727732                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                291                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             809                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              518                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4477816                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65332                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.685033                       # CPI: cycles per instruction
system.cpu.discardedOps                        190730                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42610120                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43402399                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11001431                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        35567134                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.593460                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        168503329                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531400     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693601     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950624     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196363                       # Class of committed instruction
system.cpu.tickCycles                       132936195                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       277666                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        564028                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          238                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            6                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       874805                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         4422                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1750634                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           4428                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 168503329000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             109607                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       199099                       # Transaction distribution
system.membus.trans_dist::CleanEvict            78555                       # Transaction distribution
system.membus.trans_dist::ReadExReq            176767                       # Transaction distribution
system.membus.trans_dist::ReadExResp           176766                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        109607                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       850401                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 850401                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     31070208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                31070208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            286374                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  286374    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              286374                       # Request fanout histogram
system.membus.respLayer1.occupancy         1558905250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          1360424000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.8                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 168503329000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            534513                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       978002                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          245                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          178286                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           341317                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          341316                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           758                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       533755                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1761                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2624702                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2626463                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        64192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    105854336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              105918528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          281729                       # Total snoops (count)
system.tol2bus.snoopTraffic                  12742336                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1157559                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.004037                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.063490                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1152892     99.60%     99.60% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   4661      0.40%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      6      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1157559                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3308930000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2625216996                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2274000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 168503329000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   89                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               589363                       # number of demand (read+write) hits
system.l2.demand_hits::total                   589452                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  89                       # number of overall hits
system.l2.overall_hits::.cpu.data              589363                       # number of overall hits
system.l2.overall_hits::total                  589452                       # number of overall hits
system.l2.demand_misses::.cpu.inst                669                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             285709                       # number of demand (read+write) misses
system.l2.demand_misses::total                 286378                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               669                       # number of overall misses
system.l2.overall_misses::.cpu.data            285709                       # number of overall misses
system.l2.overall_misses::total                286378                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     66159000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  30488087000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      30554246000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     66159000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  30488087000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     30554246000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              758                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           875072                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               875830                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             758                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          875072                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              875830                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.882586                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.326498                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.326979                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.882586                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.326498                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.326979                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 98892.376682                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 106710.278640                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 106692.015448                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 98892.376682                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 106710.278640                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 106692.015448                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              199099                       # number of writebacks
system.l2.writebacks::total                    199099                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           669                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        285705                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            286374                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          669                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       285705                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           286374                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     52779000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  24773717000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  24826496000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     52779000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  24773717000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  24826496000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.882586                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.326493                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.326974                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.882586                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.326493                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.326974                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 78892.376682                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 86710.827602                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86692.562872                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 78892.376682                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 86710.827602                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86692.562872                       # average overall mshr miss latency
system.l2.replacements                         281729                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       778903                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           778903                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       778903                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       778903                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          233                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              233                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          233                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          233                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          353                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           353                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            164550                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                164550                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          176767                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              176767                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  19238156000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   19238156000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        341317                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            341317                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.517897                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.517897                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 108833.413476                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 108833.413476                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       176767                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         176767                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  15702836000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  15702836000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.517897                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.517897                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 88833.526620                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88833.526620                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             89                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 89                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          669                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              669                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     66159000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     66159000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          758                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            758                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.882586                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.882586                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 98892.376682                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 98892.376682                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          669                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          669                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     52779000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     52779000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.882586                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.882586                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 78892.376682                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78892.376682                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        424813                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            424813                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       108942                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          108942                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  11249931000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  11249931000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       533755                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        533755                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.204105                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.204105                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 103265.324668                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103265.324668                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       108938                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       108938                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   9070881000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   9070881000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.204097                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.204097                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 83266.454313                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83266.454313                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 168503329000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8087.288557                       # Cycle average of tags in use
system.l2.tags.total_refs                     1750038                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    289921                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.036258                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      47.491872                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        25.696118                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      8014.100566                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.005797                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003137                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.978284                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.987218                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          103                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          271                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2229                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4984                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          605                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3790713                       # Number of tag accesses
system.l2.tags.data_accesses                  3790713                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 168503329000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          42816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       18285120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           18327936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        42816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         42816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     12742336                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        12742336                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             669                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          285705                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              286374                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       199099                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             199099                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            254096                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         108514889                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             108768985                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       254096                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           254096                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       75620678                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             75620678                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       75620678                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           254096                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        108514889                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            184389663                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    199091.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       669.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    284829.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.008497190500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        11656                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        11656                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              800100                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             187730                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      286374                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     199099                       # Number of write requests accepted
system.mem_ctrls.readBursts                    286374                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   199099                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    876                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     8                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             18586                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             18449                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             17817                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             18130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             19090                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             18475                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             17065                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             17486                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             18000                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             17715                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            16951                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            16538                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            17677                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            18240                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            17322                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            17957                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             13011                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             12923                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             12222                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             12735                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             13918                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             13181                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             11745                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             12007                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             12544                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             12411                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            11710                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            11381                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            12223                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            12706                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            11790                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            12552                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.73                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4743310000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1427490000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             10096397500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16614.16                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35364.16                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   145226                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  101775                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 50.87                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                51.12                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                286374                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               199099                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  232095                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   53157                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     139                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     106                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  11348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  11757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  11823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  11719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  11684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  11697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  11697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  11667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       237548                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    130.546551                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    88.149874                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   188.888346                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       183328     77.18%     77.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        29107     12.25%     89.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         5901      2.48%     91.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1713      0.72%     92.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         9151      3.85%     96.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          657      0.28%     96.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          658      0.28%     97.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          591      0.25%     97.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         6442      2.71%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       237548                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        11656                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.491421                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.086042                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     25.307050                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          11446     98.20%     98.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          139      1.19%     99.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           30      0.26%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            7      0.06%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           26      0.22%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            2      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            2      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1471            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11656                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        11656                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.077814                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.043855                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.080160                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5614     48.16%     48.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              234      2.01%     50.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5145     44.14%     94.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              617      5.29%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               42      0.36%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11656                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               18271872                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   56064                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                12739776                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                18327936                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12742336                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       108.44                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        75.61                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    108.77                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     75.62                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.44                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.85                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.59                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  168503288000                       # Total gap between requests
system.mem_ctrls.avgGap                     347090.96                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        42816                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     18229056                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     12739776                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 254095.870117794519                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 108182171.285173833370                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 75605485.515363320708                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          669                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       285705                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       199099                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     18432500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  10077965000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 4018516971250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27552.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35274.02                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  20183511.58                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    50.97                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            825148380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            438561585                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1002456000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          507994740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     13301424240.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      41026605570                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      30156558240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        87258748755                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        517.845845                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  77970437250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   5626660000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  84906231750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            871001460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            462933075                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1035999720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          531093240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     13301424240.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      41717638230                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      29574636000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        87494725965                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        519.246275                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  76454956000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5626660000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  86421713000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    168503329000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 168503329000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      9662827                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9662827                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      9662827                       # number of overall hits
system.cpu.icache.overall_hits::total         9662827                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          758                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            758                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          758                       # number of overall misses
system.cpu.icache.overall_misses::total           758                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     71853000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     71853000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     71853000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     71853000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      9663585                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9663585                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      9663585                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9663585                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000078                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000078                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000078                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000078                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 94792.875989                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 94792.875989                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 94792.875989                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 94792.875989                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          245                       # number of writebacks
system.cpu.icache.writebacks::total               245                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          758                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          758                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          758                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          758                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     70337000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     70337000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     70337000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     70337000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000078                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000078                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000078                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000078                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 92792.875989                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 92792.875989                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 92792.875989                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 92792.875989                       # average overall mshr miss latency
system.cpu.icache.replacements                    245                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      9662827                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9662827                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          758                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           758                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     71853000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     71853000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      9663585                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9663585                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000078                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000078                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 94792.875989                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 94792.875989                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          758                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          758                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     70337000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     70337000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000078                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000078                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 92792.875989                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 92792.875989                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 168503329000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           422.704273                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9663585                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               758                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          12748.792876                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   422.704273                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.412797                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.412797                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          513                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          513                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.500977                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           9664343                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          9664343                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 168503329000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 168503329000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 168503329000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51155589                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51155589                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51156062                       # number of overall hits
system.cpu.dcache.overall_hits::total        51156062                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       920160                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         920160                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       928102                       # number of overall misses
system.cpu.dcache.overall_misses::total        928102                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  48074985000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  48074985000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  48074985000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  48074985000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52075749                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52075749                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52084164                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52084164                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.017670                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017670                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.017819                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017819                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 52246.332160                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 52246.332160                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 51799.247281                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 51799.247281                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        94447                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3274                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    28.847587                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       778903                       # number of writebacks
system.cpu.dcache.writebacks::total            778903                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        53025                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        53025                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        53025                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        53025                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       867135                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       867135                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       875072                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       875072                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  44722281000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  44722281000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  45520152999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  45520152999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.016651                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.016651                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.016801                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.016801                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 51574.761715                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 51574.761715                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 52018.751599                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 52018.751599                       # average overall mshr miss latency
system.cpu.dcache.replacements                 874559                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40599763                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40599763                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       525885                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        525885                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  22039929000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  22039929000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41125648                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41125648                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.012787                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012787                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 41910.168573                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 41910.168573                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           67                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           67                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       525818                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       525818                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  20985853000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  20985853000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.012786                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.012786                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 39910.868399                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 39910.868399                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10555826                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10555826                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       394275                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       394275                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  26035056000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  26035056000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950101                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950101                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.036007                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.036007                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 66032.733498                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 66032.733498                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        52958                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        52958                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       341317                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       341317                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  23736428000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  23736428000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.031170                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.031170                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 69543.644178                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 69543.644178                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          473                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           473                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7942                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7942                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8415                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8415                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.943791                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.943791                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7937                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7937                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    797871999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    797871999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.943197                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.943197                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 100525.639284                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 100525.639284                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 168503329000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           507.637511                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52031209                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            875071                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             59.459414                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   507.637511                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.991480                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.991480                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          115                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          239                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          157                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         105043551                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        105043551                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 168503329000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 168503329000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
