Author: Edwin Christian Yllanes Cucho(e.yllanescucho@ieee.org)
Project: Design processor MIPS with pipeline architecture
Date= November 2013
mips.vhd(Hierarchy Top)
	|-control.vhd
	|-ex_mem.vhd
	|-execute.vhd
	|-fu.vhd
	|-hdu.vhd
	|-id_ex.vhd
	|-idecode.vhd
	|-if_id.vhd
	|-ifetch.vhd
		|-program.mif
	|-mem_wb.vhd
	|-memory.vhd
		|-dmemory.mif
	|-writeback.vhd	
