{"top":"global.Main",
"namespaces":{
  "global":{
    "modules":{
      "DelayUnit":{
        "type":["Record",[
          ["INPUT",["Array",2,["Record",[["data",["Array",5,"BitIn"]],["valid","BitIn"],["ready","Bit"]]]]],
          ["OUTPUT",["Array",2,["Record",[["data",["Array",5,"Bit"]],["valid","Bit"],["ready","BitIn"]]]]],
          ["CLK",["Named","coreir.clkIn"]]
        ]],
        "instances":{
          "_magma_inline_wire2":{
            "modref":"corebit.wire"
          },
          "_magma_inline_wire3":{
            "modref":"corebit.wire"
          },
          "corebit_term_inst0":{
            "modref":"corebit.term"
          },
          "corebit_term_inst1":{
            "modref":"corebit.term"
          },
          "inner_delay":{
            "modref":"global.InnerDelayUnit"
          }
        },
        "connections":[
          ["inner_delay.OUTPUT.0.valid","_magma_inline_wire2.in"],
          ["corebit_term_inst0.in","_magma_inline_wire2.out"],
          ["inner_delay.INPUT.1.ready","_magma_inline_wire3.in"],
          ["corebit_term_inst1.in","_magma_inline_wire3.out"],
          ["self.CLK","inner_delay.CLK"],
          ["self.INPUT.1.data","inner_delay.INPUT.0.data"],
          ["self.INPUT.1.ready","inner_delay.INPUT.0.ready"],
          ["self.INPUT.1.valid","inner_delay.INPUT.0.valid"],
          ["self.INPUT.0.data","inner_delay.INPUT.1.data"],
          ["self.INPUT.0.ready","inner_delay.INPUT.1.ready"],
          ["self.INPUT.0.valid","inner_delay.INPUT.1.valid"],
          ["self.OUTPUT.1.data","inner_delay.OUTPUT.0.data"],
          ["self.OUTPUT.1.ready","inner_delay.OUTPUT.0.ready"],
          ["self.OUTPUT.1.valid","inner_delay.OUTPUT.0.valid"],
          ["self.OUTPUT.0.data","inner_delay.OUTPUT.1.data"],
          ["self.OUTPUT.0.ready","inner_delay.OUTPUT.1.ready"],
          ["self.OUTPUT.0.valid","inner_delay.OUTPUT.1.valid"]
        ]
      },
      "InnerDelayUnit":{
        "type":["Record",[
          ["INPUT",["Array",2,["Record",[["data",["Array",5,"BitIn"]],["valid","BitIn"],["ready","Bit"]]]]],
          ["OUTPUT",["Array",2,["Record",[["data",["Array",5,"Bit"]],["valid","Bit"],["ready","BitIn"]]]]],
          ["CLK",["Named","coreir.clkIn"]]
        ]],
        "instances":{
          "_magma_inline_wire4":{
            "modref":"corebit.wire"
          },
          "_magma_inline_wire5":{
            "modref":"corebit.wire"
          },
          "corebit_term_inst0":{
            "modref":"corebit.term"
          },
          "corebit_term_inst1":{
            "modref":"corebit.term"
          },
          "inner_inner_delay":{
            "modref":"global.InnerInnerDelayUnit"
          }
        },
        "connections":[
          ["inner_inner_delay.OUTPUT.0.valid","_magma_inline_wire4.in"],
          ["corebit_term_inst0.in","_magma_inline_wire4.out"],
          ["inner_inner_delay.INPUT.1.ready","_magma_inline_wire5.in"],
          ["corebit_term_inst1.in","_magma_inline_wire5.out"],
          ["self.INPUT.1.data","inner_inner_delay.INPUT.0.data"],
          ["self.INPUT.1.ready","inner_inner_delay.INPUT.0.ready"],
          ["self.INPUT.1.valid","inner_inner_delay.INPUT.0.valid"],
          ["self.INPUT.0.data","inner_inner_delay.INPUT.1.data"],
          ["self.INPUT.0.ready","inner_inner_delay.INPUT.1.ready"],
          ["self.INPUT.0.valid","inner_inner_delay.INPUT.1.valid"],
          ["self.OUTPUT.1.data","inner_inner_delay.OUTPUT.0.data"],
          ["self.OUTPUT.1.ready","inner_inner_delay.OUTPUT.0.ready"],
          ["self.OUTPUT.1.valid","inner_inner_delay.OUTPUT.0.valid"],
          ["self.OUTPUT.0.data","inner_inner_delay.OUTPUT.1.data"],
          ["self.OUTPUT.0.ready","inner_inner_delay.OUTPUT.1.ready"],
          ["self.OUTPUT.0.valid","inner_inner_delay.OUTPUT.1.valid"]
        ]
      },
      "InnerInnerDelayUnit":{
        "type":["Record",[
          ["INPUT",["Array",2,["Record",[["data",["Array",5,"BitIn"]],["valid","BitIn"],["ready","Bit"]]]]],
          ["OUTPUT",["Array",2,["Record",[["data",["Array",5,"Bit"]],["valid","Bit"],["ready","BitIn"]]]]]
        ]]
      },
      "Main":{
        "type":["Record",[
          ["I",["Array",2,["Record",[["data",["Array",5,"BitIn"]],["valid","BitIn"],["ready","Bit"]]]]],
          ["O",["Array",2,["Record",[["data",["Array",5,"Bit"]],["valid","Bit"],["ready","BitIn"]]]]],
          ["CLK",["Named","coreir.clkIn"]]
        ]],
        "instances":{
          "DelayUnit_inst0":{
            "modref":"global.DelayUnit"
          },
          "_magma_inline_wire0":{
            "modref":"corebit.wire"
          },
          "_magma_inline_wire1":{
            "modref":"corebit.wire"
          },
          "corebit_term_inst0":{
            "modref":"corebit.term"
          },
          "corebit_term_inst1":{
            "modref":"corebit.term"
          }
        },
        "connections":[
          ["self.CLK","DelayUnit_inst0.CLK"],
          ["self.I.1.data","DelayUnit_inst0.INPUT.0.data"],
          ["_magma_inline_wire1.in","DelayUnit_inst0.INPUT.0.ready"],
          ["self.I.1.ready","DelayUnit_inst0.INPUT.0.ready"],
          ["self.I.1.valid","DelayUnit_inst0.INPUT.0.valid"],
          ["self.I.0.data","DelayUnit_inst0.INPUT.1.data"],
          ["self.I.0.ready","DelayUnit_inst0.INPUT.1.ready"],
          ["self.I.0.valid","DelayUnit_inst0.INPUT.1.valid"],
          ["self.O.1.data","DelayUnit_inst0.OUTPUT.0.data"],
          ["self.O.1.ready","DelayUnit_inst0.OUTPUT.0.ready"],
          ["self.O.1.valid","DelayUnit_inst0.OUTPUT.0.valid"],
          ["self.O.0.data","DelayUnit_inst0.OUTPUT.1.data"],
          ["self.O.0.ready","DelayUnit_inst0.OUTPUT.1.ready"],
          ["_magma_inline_wire0.in","DelayUnit_inst0.OUTPUT.1.valid"],
          ["self.O.0.valid","DelayUnit_inst0.OUTPUT.1.valid"],
          ["corebit_term_inst0.in","_magma_inline_wire0.out"],
          ["corebit_term_inst1.in","_magma_inline_wire1.out"]
        ],
        "metadata":{"inline_verilog":"assert property (@(posedge CLK) I_0_valid |-> ##3 O_1_ready);\n\nassert property (@(posedge CLK) _magma_inline_wire0 |-> ##3 _magma_inline_wire1);\n\nassert property (@(posedge CLK) DelayUnit_inst0.inner_delay._magma_inline_wire2 |-> ##3 DelayUnit_inst0.inner_delay._magma_inline_wire3);\n\nassert property (@(posedge CLK) DelayUnit_inst0.inner_delay.inner_inner_delay._magma_inline_wire4 |-> ##3 DelayUnit_inst0.inner_delay.inner_inner_delay._magma_inline_wire5);"}
      }
    }
  }
}
}
