
BSC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000cc8c  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004dc  0800ce60  0800ce60  0001ce60  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d33c  0800d33c  00020244  2**0
                  CONTENTS
  4 .ARM          00000008  0800d33c  0800d33c  0001d33c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d344  0800d344  00020244  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d344  0800d344  0001d344  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800d348  0800d348  0001d348  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000244  20000000  0800d34c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000524  20000248  0800d590  00020248  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  2000076c  0800d590  0002076c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020244  2**0
                  CONTENTS, READONLY
 12 .debug_info   00018987  00000000  00000000  00020274  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003624  00000000  00000000  00038bfb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000012d0  00000000  00000000  0003c220  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001180  00000000  00000000  0003d4f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00029174  00000000  00000000  0003e670  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00017f72  00000000  00000000  000677e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000faf3b  00000000  00000000  0007f756  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0017a691  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005e0c  00000000  00000000  0017a6e4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000248 	.word	0x20000248
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800ce44 	.word	0x0800ce44

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	2000024c 	.word	0x2000024c
 800020c:	0800ce44 	.word	0x0800ce44

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_uldivmod>:
 8000c28:	b953      	cbnz	r3, 8000c40 <__aeabi_uldivmod+0x18>
 8000c2a:	b94a      	cbnz	r2, 8000c40 <__aeabi_uldivmod+0x18>
 8000c2c:	2900      	cmp	r1, #0
 8000c2e:	bf08      	it	eq
 8000c30:	2800      	cmpeq	r0, #0
 8000c32:	bf1c      	itt	ne
 8000c34:	f04f 31ff 	movne.w	r1, #4294967295
 8000c38:	f04f 30ff 	movne.w	r0, #4294967295
 8000c3c:	f000 b974 	b.w	8000f28 <__aeabi_idiv0>
 8000c40:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c44:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c48:	f000 f806 	bl	8000c58 <__udivmoddi4>
 8000c4c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c50:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c54:	b004      	add	sp, #16
 8000c56:	4770      	bx	lr

08000c58 <__udivmoddi4>:
 8000c58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c5c:	9d08      	ldr	r5, [sp, #32]
 8000c5e:	4604      	mov	r4, r0
 8000c60:	468e      	mov	lr, r1
 8000c62:	2b00      	cmp	r3, #0
 8000c64:	d14d      	bne.n	8000d02 <__udivmoddi4+0xaa>
 8000c66:	428a      	cmp	r2, r1
 8000c68:	4694      	mov	ip, r2
 8000c6a:	d969      	bls.n	8000d40 <__udivmoddi4+0xe8>
 8000c6c:	fab2 f282 	clz	r2, r2
 8000c70:	b152      	cbz	r2, 8000c88 <__udivmoddi4+0x30>
 8000c72:	fa01 f302 	lsl.w	r3, r1, r2
 8000c76:	f1c2 0120 	rsb	r1, r2, #32
 8000c7a:	fa20 f101 	lsr.w	r1, r0, r1
 8000c7e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c82:	ea41 0e03 	orr.w	lr, r1, r3
 8000c86:	4094      	lsls	r4, r2
 8000c88:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c8c:	0c21      	lsrs	r1, r4, #16
 8000c8e:	fbbe f6f8 	udiv	r6, lr, r8
 8000c92:	fa1f f78c 	uxth.w	r7, ip
 8000c96:	fb08 e316 	mls	r3, r8, r6, lr
 8000c9a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c9e:	fb06 f107 	mul.w	r1, r6, r7
 8000ca2:	4299      	cmp	r1, r3
 8000ca4:	d90a      	bls.n	8000cbc <__udivmoddi4+0x64>
 8000ca6:	eb1c 0303 	adds.w	r3, ip, r3
 8000caa:	f106 30ff 	add.w	r0, r6, #4294967295
 8000cae:	f080 811f 	bcs.w	8000ef0 <__udivmoddi4+0x298>
 8000cb2:	4299      	cmp	r1, r3
 8000cb4:	f240 811c 	bls.w	8000ef0 <__udivmoddi4+0x298>
 8000cb8:	3e02      	subs	r6, #2
 8000cba:	4463      	add	r3, ip
 8000cbc:	1a5b      	subs	r3, r3, r1
 8000cbe:	b2a4      	uxth	r4, r4
 8000cc0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000cc4:	fb08 3310 	mls	r3, r8, r0, r3
 8000cc8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ccc:	fb00 f707 	mul.w	r7, r0, r7
 8000cd0:	42a7      	cmp	r7, r4
 8000cd2:	d90a      	bls.n	8000cea <__udivmoddi4+0x92>
 8000cd4:	eb1c 0404 	adds.w	r4, ip, r4
 8000cd8:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cdc:	f080 810a 	bcs.w	8000ef4 <__udivmoddi4+0x29c>
 8000ce0:	42a7      	cmp	r7, r4
 8000ce2:	f240 8107 	bls.w	8000ef4 <__udivmoddi4+0x29c>
 8000ce6:	4464      	add	r4, ip
 8000ce8:	3802      	subs	r0, #2
 8000cea:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000cee:	1be4      	subs	r4, r4, r7
 8000cf0:	2600      	movs	r6, #0
 8000cf2:	b11d      	cbz	r5, 8000cfc <__udivmoddi4+0xa4>
 8000cf4:	40d4      	lsrs	r4, r2
 8000cf6:	2300      	movs	r3, #0
 8000cf8:	e9c5 4300 	strd	r4, r3, [r5]
 8000cfc:	4631      	mov	r1, r6
 8000cfe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d02:	428b      	cmp	r3, r1
 8000d04:	d909      	bls.n	8000d1a <__udivmoddi4+0xc2>
 8000d06:	2d00      	cmp	r5, #0
 8000d08:	f000 80ef 	beq.w	8000eea <__udivmoddi4+0x292>
 8000d0c:	2600      	movs	r6, #0
 8000d0e:	e9c5 0100 	strd	r0, r1, [r5]
 8000d12:	4630      	mov	r0, r6
 8000d14:	4631      	mov	r1, r6
 8000d16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d1a:	fab3 f683 	clz	r6, r3
 8000d1e:	2e00      	cmp	r6, #0
 8000d20:	d14a      	bne.n	8000db8 <__udivmoddi4+0x160>
 8000d22:	428b      	cmp	r3, r1
 8000d24:	d302      	bcc.n	8000d2c <__udivmoddi4+0xd4>
 8000d26:	4282      	cmp	r2, r0
 8000d28:	f200 80f9 	bhi.w	8000f1e <__udivmoddi4+0x2c6>
 8000d2c:	1a84      	subs	r4, r0, r2
 8000d2e:	eb61 0303 	sbc.w	r3, r1, r3
 8000d32:	2001      	movs	r0, #1
 8000d34:	469e      	mov	lr, r3
 8000d36:	2d00      	cmp	r5, #0
 8000d38:	d0e0      	beq.n	8000cfc <__udivmoddi4+0xa4>
 8000d3a:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d3e:	e7dd      	b.n	8000cfc <__udivmoddi4+0xa4>
 8000d40:	b902      	cbnz	r2, 8000d44 <__udivmoddi4+0xec>
 8000d42:	deff      	udf	#255	; 0xff
 8000d44:	fab2 f282 	clz	r2, r2
 8000d48:	2a00      	cmp	r2, #0
 8000d4a:	f040 8092 	bne.w	8000e72 <__udivmoddi4+0x21a>
 8000d4e:	eba1 010c 	sub.w	r1, r1, ip
 8000d52:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d56:	fa1f fe8c 	uxth.w	lr, ip
 8000d5a:	2601      	movs	r6, #1
 8000d5c:	0c20      	lsrs	r0, r4, #16
 8000d5e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000d62:	fb07 1113 	mls	r1, r7, r3, r1
 8000d66:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d6a:	fb0e f003 	mul.w	r0, lr, r3
 8000d6e:	4288      	cmp	r0, r1
 8000d70:	d908      	bls.n	8000d84 <__udivmoddi4+0x12c>
 8000d72:	eb1c 0101 	adds.w	r1, ip, r1
 8000d76:	f103 38ff 	add.w	r8, r3, #4294967295
 8000d7a:	d202      	bcs.n	8000d82 <__udivmoddi4+0x12a>
 8000d7c:	4288      	cmp	r0, r1
 8000d7e:	f200 80cb 	bhi.w	8000f18 <__udivmoddi4+0x2c0>
 8000d82:	4643      	mov	r3, r8
 8000d84:	1a09      	subs	r1, r1, r0
 8000d86:	b2a4      	uxth	r4, r4
 8000d88:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d8c:	fb07 1110 	mls	r1, r7, r0, r1
 8000d90:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d94:	fb0e fe00 	mul.w	lr, lr, r0
 8000d98:	45a6      	cmp	lr, r4
 8000d9a:	d908      	bls.n	8000dae <__udivmoddi4+0x156>
 8000d9c:	eb1c 0404 	adds.w	r4, ip, r4
 8000da0:	f100 31ff 	add.w	r1, r0, #4294967295
 8000da4:	d202      	bcs.n	8000dac <__udivmoddi4+0x154>
 8000da6:	45a6      	cmp	lr, r4
 8000da8:	f200 80bb 	bhi.w	8000f22 <__udivmoddi4+0x2ca>
 8000dac:	4608      	mov	r0, r1
 8000dae:	eba4 040e 	sub.w	r4, r4, lr
 8000db2:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000db6:	e79c      	b.n	8000cf2 <__udivmoddi4+0x9a>
 8000db8:	f1c6 0720 	rsb	r7, r6, #32
 8000dbc:	40b3      	lsls	r3, r6
 8000dbe:	fa22 fc07 	lsr.w	ip, r2, r7
 8000dc2:	ea4c 0c03 	orr.w	ip, ip, r3
 8000dc6:	fa20 f407 	lsr.w	r4, r0, r7
 8000dca:	fa01 f306 	lsl.w	r3, r1, r6
 8000dce:	431c      	orrs	r4, r3
 8000dd0:	40f9      	lsrs	r1, r7
 8000dd2:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000dd6:	fa00 f306 	lsl.w	r3, r0, r6
 8000dda:	fbb1 f8f9 	udiv	r8, r1, r9
 8000dde:	0c20      	lsrs	r0, r4, #16
 8000de0:	fa1f fe8c 	uxth.w	lr, ip
 8000de4:	fb09 1118 	mls	r1, r9, r8, r1
 8000de8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dec:	fb08 f00e 	mul.w	r0, r8, lr
 8000df0:	4288      	cmp	r0, r1
 8000df2:	fa02 f206 	lsl.w	r2, r2, r6
 8000df6:	d90b      	bls.n	8000e10 <__udivmoddi4+0x1b8>
 8000df8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dfc:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e00:	f080 8088 	bcs.w	8000f14 <__udivmoddi4+0x2bc>
 8000e04:	4288      	cmp	r0, r1
 8000e06:	f240 8085 	bls.w	8000f14 <__udivmoddi4+0x2bc>
 8000e0a:	f1a8 0802 	sub.w	r8, r8, #2
 8000e0e:	4461      	add	r1, ip
 8000e10:	1a09      	subs	r1, r1, r0
 8000e12:	b2a4      	uxth	r4, r4
 8000e14:	fbb1 f0f9 	udiv	r0, r1, r9
 8000e18:	fb09 1110 	mls	r1, r9, r0, r1
 8000e1c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000e20:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e24:	458e      	cmp	lr, r1
 8000e26:	d908      	bls.n	8000e3a <__udivmoddi4+0x1e2>
 8000e28:	eb1c 0101 	adds.w	r1, ip, r1
 8000e2c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e30:	d26c      	bcs.n	8000f0c <__udivmoddi4+0x2b4>
 8000e32:	458e      	cmp	lr, r1
 8000e34:	d96a      	bls.n	8000f0c <__udivmoddi4+0x2b4>
 8000e36:	3802      	subs	r0, #2
 8000e38:	4461      	add	r1, ip
 8000e3a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e3e:	fba0 9402 	umull	r9, r4, r0, r2
 8000e42:	eba1 010e 	sub.w	r1, r1, lr
 8000e46:	42a1      	cmp	r1, r4
 8000e48:	46c8      	mov	r8, r9
 8000e4a:	46a6      	mov	lr, r4
 8000e4c:	d356      	bcc.n	8000efc <__udivmoddi4+0x2a4>
 8000e4e:	d053      	beq.n	8000ef8 <__udivmoddi4+0x2a0>
 8000e50:	b15d      	cbz	r5, 8000e6a <__udivmoddi4+0x212>
 8000e52:	ebb3 0208 	subs.w	r2, r3, r8
 8000e56:	eb61 010e 	sbc.w	r1, r1, lr
 8000e5a:	fa01 f707 	lsl.w	r7, r1, r7
 8000e5e:	fa22 f306 	lsr.w	r3, r2, r6
 8000e62:	40f1      	lsrs	r1, r6
 8000e64:	431f      	orrs	r7, r3
 8000e66:	e9c5 7100 	strd	r7, r1, [r5]
 8000e6a:	2600      	movs	r6, #0
 8000e6c:	4631      	mov	r1, r6
 8000e6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e72:	f1c2 0320 	rsb	r3, r2, #32
 8000e76:	40d8      	lsrs	r0, r3
 8000e78:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e7c:	fa21 f303 	lsr.w	r3, r1, r3
 8000e80:	4091      	lsls	r1, r2
 8000e82:	4301      	orrs	r1, r0
 8000e84:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e88:	fa1f fe8c 	uxth.w	lr, ip
 8000e8c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e90:	fb07 3610 	mls	r6, r7, r0, r3
 8000e94:	0c0b      	lsrs	r3, r1, #16
 8000e96:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e9a:	fb00 f60e 	mul.w	r6, r0, lr
 8000e9e:	429e      	cmp	r6, r3
 8000ea0:	fa04 f402 	lsl.w	r4, r4, r2
 8000ea4:	d908      	bls.n	8000eb8 <__udivmoddi4+0x260>
 8000ea6:	eb1c 0303 	adds.w	r3, ip, r3
 8000eaa:	f100 38ff 	add.w	r8, r0, #4294967295
 8000eae:	d22f      	bcs.n	8000f10 <__udivmoddi4+0x2b8>
 8000eb0:	429e      	cmp	r6, r3
 8000eb2:	d92d      	bls.n	8000f10 <__udivmoddi4+0x2b8>
 8000eb4:	3802      	subs	r0, #2
 8000eb6:	4463      	add	r3, ip
 8000eb8:	1b9b      	subs	r3, r3, r6
 8000eba:	b289      	uxth	r1, r1
 8000ebc:	fbb3 f6f7 	udiv	r6, r3, r7
 8000ec0:	fb07 3316 	mls	r3, r7, r6, r3
 8000ec4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ec8:	fb06 f30e 	mul.w	r3, r6, lr
 8000ecc:	428b      	cmp	r3, r1
 8000ece:	d908      	bls.n	8000ee2 <__udivmoddi4+0x28a>
 8000ed0:	eb1c 0101 	adds.w	r1, ip, r1
 8000ed4:	f106 38ff 	add.w	r8, r6, #4294967295
 8000ed8:	d216      	bcs.n	8000f08 <__udivmoddi4+0x2b0>
 8000eda:	428b      	cmp	r3, r1
 8000edc:	d914      	bls.n	8000f08 <__udivmoddi4+0x2b0>
 8000ede:	3e02      	subs	r6, #2
 8000ee0:	4461      	add	r1, ip
 8000ee2:	1ac9      	subs	r1, r1, r3
 8000ee4:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000ee8:	e738      	b.n	8000d5c <__udivmoddi4+0x104>
 8000eea:	462e      	mov	r6, r5
 8000eec:	4628      	mov	r0, r5
 8000eee:	e705      	b.n	8000cfc <__udivmoddi4+0xa4>
 8000ef0:	4606      	mov	r6, r0
 8000ef2:	e6e3      	b.n	8000cbc <__udivmoddi4+0x64>
 8000ef4:	4618      	mov	r0, r3
 8000ef6:	e6f8      	b.n	8000cea <__udivmoddi4+0x92>
 8000ef8:	454b      	cmp	r3, r9
 8000efa:	d2a9      	bcs.n	8000e50 <__udivmoddi4+0x1f8>
 8000efc:	ebb9 0802 	subs.w	r8, r9, r2
 8000f00:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f04:	3801      	subs	r0, #1
 8000f06:	e7a3      	b.n	8000e50 <__udivmoddi4+0x1f8>
 8000f08:	4646      	mov	r6, r8
 8000f0a:	e7ea      	b.n	8000ee2 <__udivmoddi4+0x28a>
 8000f0c:	4620      	mov	r0, r4
 8000f0e:	e794      	b.n	8000e3a <__udivmoddi4+0x1e2>
 8000f10:	4640      	mov	r0, r8
 8000f12:	e7d1      	b.n	8000eb8 <__udivmoddi4+0x260>
 8000f14:	46d0      	mov	r8, sl
 8000f16:	e77b      	b.n	8000e10 <__udivmoddi4+0x1b8>
 8000f18:	3b02      	subs	r3, #2
 8000f1a:	4461      	add	r1, ip
 8000f1c:	e732      	b.n	8000d84 <__udivmoddi4+0x12c>
 8000f1e:	4630      	mov	r0, r6
 8000f20:	e709      	b.n	8000d36 <__udivmoddi4+0xde>
 8000f22:	4464      	add	r4, ip
 8000f24:	3802      	subs	r0, #2
 8000f26:	e742      	b.n	8000dae <__udivmoddi4+0x156>

08000f28 <__aeabi_idiv0>:
 8000f28:	4770      	bx	lr
 8000f2a:	bf00      	nop

08000f2c <ReceiverIR_init>:
 * Constructor.
 *
 * @param rxpin Pin for receive IR signal.
 */
	void ReceiverIR_init()
	{
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	af00      	add	r7, sp, #0
		init_state();
 8000f30:	f000 f85a 	bl	8000fe8 <init_state>
//		    evt.fall(this, &isr_fall);
//		    evt.rise(this, &isr_rise);
//		    evt.mode(PullUp);
//		    ticker.attach_us(this, &isr_wdt, 10 * 1000);
	}
 8000f34:	bf00      	nop
 8000f36:	bd80      	pop	{r7, pc}

08000f38 <getState>:
/**
 * Get state.
 *
 * @return Current state.
 */
State getState() {
 8000f38:	b480      	push	{r7}
 8000f3a:	b083      	sub	sp, #12
 8000f3c:	af00      	add	r7, sp, #0
    LOCK();
    State s = work.state;
 8000f3e:	4b05      	ldr	r3, [pc, #20]	; (8000f54 <getState+0x1c>)
 8000f40:	781b      	ldrb	r3, [r3, #0]
 8000f42:	71fb      	strb	r3, [r7, #7]
    UNLOCK();
    return s;
 8000f44:	79fb      	ldrb	r3, [r7, #7]
}
 8000f46:	4618      	mov	r0, r3
 8000f48:	370c      	adds	r7, #12
 8000f4a:	46bd      	mov	sp, r7
 8000f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f50:	4770      	bx	lr
 8000f52:	bf00      	nop
 8000f54:	200002ac 	.word	0x200002ac

08000f58 <getData>:
 * @param buf Buffer of a data.
 * @param bitlength Bit length of the buffer.
 *
 * @return Data bit length.
 */
int getData(Format *format, uint8_t *buf, int bitlength) {
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	b088      	sub	sp, #32
 8000f5c:	af00      	add	r7, sp, #0
 8000f5e:	60f8      	str	r0, [r7, #12]
 8000f60:	60b9      	str	r1, [r7, #8]
 8000f62:	607a      	str	r2, [r7, #4]
    LOCK();

    if (bitlength < data.bitcount) {
 8000f64:	4b1e      	ldr	r3, [pc, #120]	; (8000fe0 <getData+0x88>)
 8000f66:	685b      	ldr	r3, [r3, #4]
 8000f68:	687a      	ldr	r2, [r7, #4]
 8000f6a:	429a      	cmp	r2, r3
 8000f6c:	da02      	bge.n	8000f74 <getData+0x1c>
        UNLOCK();
        return -1;
 8000f6e:	f04f 33ff 	mov.w	r3, #4294967295
 8000f72:	e030      	b.n	8000fd6 <getData+0x7e>
    }

    const int nbits = data.bitcount;
 8000f74:	4b1a      	ldr	r3, [pc, #104]	; (8000fe0 <getData+0x88>)
 8000f76:	685b      	ldr	r3, [r3, #4]
 8000f78:	61bb      	str	r3, [r7, #24]
    const int nbytes = data.bitcount / 8 + (((data.bitcount % 8) != 0) ? 1 : 0);
 8000f7a:	4b19      	ldr	r3, [pc, #100]	; (8000fe0 <getData+0x88>)
 8000f7c:	685b      	ldr	r3, [r3, #4]
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	da00      	bge.n	8000f84 <getData+0x2c>
 8000f82:	3307      	adds	r3, #7
 8000f84:	10db      	asrs	r3, r3, #3
 8000f86:	461a      	mov	r2, r3
 8000f88:	4b15      	ldr	r3, [pc, #84]	; (8000fe0 <getData+0x88>)
 8000f8a:	685b      	ldr	r3, [r3, #4]
 8000f8c:	f003 0307 	and.w	r3, r3, #7
 8000f90:	2b00      	cmp	r3, #0
 8000f92:	bf14      	ite	ne
 8000f94:	2301      	movne	r3, #1
 8000f96:	2300      	moveq	r3, #0
 8000f98:	b2db      	uxtb	r3, r3
 8000f9a:	4413      	add	r3, r2
 8000f9c:	617b      	str	r3, [r7, #20]

    //*format = data.format;
    *format = NEC;
 8000f9e:	68fb      	ldr	r3, [r7, #12]
 8000fa0:	2201      	movs	r2, #1
 8000fa2:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < nbytes; i++) {
 8000fa4:	2300      	movs	r3, #0
 8000fa6:	61fb      	str	r3, [r7, #28]
 8000fa8:	e00b      	b.n	8000fc2 <getData+0x6a>
        buf[i] = data.buffer[i];
 8000faa:	69fb      	ldr	r3, [r7, #28]
 8000fac:	68ba      	ldr	r2, [r7, #8]
 8000fae:	4413      	add	r3, r2
 8000fb0:	490b      	ldr	r1, [pc, #44]	; (8000fe0 <getData+0x88>)
 8000fb2:	69fa      	ldr	r2, [r7, #28]
 8000fb4:	440a      	add	r2, r1
 8000fb6:	3208      	adds	r2, #8
 8000fb8:	7812      	ldrb	r2, [r2, #0]
 8000fba:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < nbytes; i++) {
 8000fbc:	69fb      	ldr	r3, [r7, #28]
 8000fbe:	3301      	adds	r3, #1
 8000fc0:	61fb      	str	r3, [r7, #28]
 8000fc2:	69fa      	ldr	r2, [r7, #28]
 8000fc4:	697b      	ldr	r3, [r7, #20]
 8000fc6:	429a      	cmp	r2, r3
 8000fc8:	dbef      	blt.n	8000faa <getData+0x52>
    }
    printf("getData init_state()getData init_state()getData init_state()");
 8000fca:	4806      	ldr	r0, [pc, #24]	; (8000fe4 <getData+0x8c>)
 8000fcc:	f009 fe00 	bl	800abd0 <iprintf>
    init_state();
 8000fd0:	f000 f80a 	bl	8000fe8 <init_state>

    UNLOCK();
    return nbits;
 8000fd4:	69bb      	ldr	r3, [r7, #24]
}
 8000fd6:	4618      	mov	r0, r3
 8000fd8:	3720      	adds	r7, #32
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	bd80      	pop	{r7, pc}
 8000fde:	bf00      	nop
 8000fe0:	20000264 	.word	0x20000264
 8000fe4:	0800ce60 	.word	0x0800ce60

08000fe8 <init_state>:

void init_state(void) {
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b082      	sub	sp, #8
 8000fec:	af00      	add	r7, sp, #0
    work.c1 = -1;
 8000fee:	4b1d      	ldr	r3, [pc, #116]	; (8001064 <init_state+0x7c>)
 8000ff0:	f04f 32ff 	mov.w	r2, #4294967295
 8000ff4:	605a      	str	r2, [r3, #4]
    work.c2 = -1;
 8000ff6:	4b1b      	ldr	r3, [pc, #108]	; (8001064 <init_state+0x7c>)
 8000ff8:	f04f 32ff 	mov.w	r2, #4294967295
 8000ffc:	609a      	str	r2, [r3, #8]
    work.c3 = -1;
 8000ffe:	4b19      	ldr	r3, [pc, #100]	; (8001064 <init_state+0x7c>)
 8001000:	f04f 32ff 	mov.w	r2, #4294967295
 8001004:	60da      	str	r2, [r3, #12]
    work.d1 = -1;
 8001006:	4b17      	ldr	r3, [pc, #92]	; (8001064 <init_state+0x7c>)
 8001008:	f04f 32ff 	mov.w	r2, #4294967295
 800100c:	611a      	str	r2, [r3, #16]
    work.d2 = -1;
 800100e:	4b15      	ldr	r3, [pc, #84]	; (8001064 <init_state+0x7c>)
 8001010:	f04f 32ff 	mov.w	r2, #4294967295
 8001014:	615a      	str	r2, [r3, #20]
    work.state = Idle;
 8001016:	4b13      	ldr	r3, [pc, #76]	; (8001064 <init_state+0x7c>)
 8001018:	2200      	movs	r2, #0
 800101a:	701a      	strb	r2, [r3, #0]
    data.format = UNKNOWN;
 800101c:	4b12      	ldr	r3, [pc, #72]	; (8001068 <init_state+0x80>)
 800101e:	2200      	movs	r2, #0
 8001020:	701a      	strb	r2, [r3, #0]
    data.bitcount = 0;
 8001022:	4b11      	ldr	r3, [pc, #68]	; (8001068 <init_state+0x80>)
 8001024:	2200      	movs	r2, #0
 8001026:	605a      	str	r2, [r3, #4]
    HAL_TIM_Base_Stop_IT(&htim14);printf("HAL_TIM_Base_Stop_IT(&htim14)\n");  //timer.stop();
 8001028:	4810      	ldr	r0, [pc, #64]	; (800106c <init_state+0x84>)
 800102a:	f007 faed 	bl	8008608 <HAL_TIM_Base_Stop_IT>
 800102e:	4810      	ldr	r0, [pc, #64]	; (8001070 <init_state+0x88>)
 8001030:	f009 fe54 	bl	800acdc <puts>
    //HAL_NVIC_DisableIRQ(EXTI0_IRQn); //input interrupt stop
    IR_NEC_Tick = 0;  //timer.reset();
 8001034:	4b0f      	ldr	r3, [pc, #60]	; (8001074 <init_state+0x8c>)
 8001036:	2200      	movs	r2, #0
 8001038:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < sizeof(data.buffer); i++) {
 800103a:	2300      	movs	r3, #0
 800103c:	607b      	str	r3, [r7, #4]
 800103e:	e008      	b.n	8001052 <init_state+0x6a>
        data.buffer[i] = 0;
 8001040:	4a09      	ldr	r2, [pc, #36]	; (8001068 <init_state+0x80>)
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	4413      	add	r3, r2
 8001046:	3308      	adds	r3, #8
 8001048:	2200      	movs	r2, #0
 800104a:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < sizeof(data.buffer); i++) {
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	3301      	adds	r3, #1
 8001050:	607b      	str	r3, [r7, #4]
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	2b3f      	cmp	r3, #63	; 0x3f
 8001056:	d9f3      	bls.n	8001040 <init_state+0x58>
    }
}
 8001058:	bf00      	nop
 800105a:	bf00      	nop
 800105c:	3708      	adds	r7, #8
 800105e:	46bd      	mov	sp, r7
 8001060:	bd80      	pop	{r7, pc}
 8001062:	bf00      	nop
 8001064:	200002ac 	.word	0x200002ac
 8001068:	20000264 	.word	0x20000264
 800106c:	20000654 	.word	0x20000654
 8001070:	0800cea0 	.word	0x0800cea0
 8001074:	200002e4 	.word	0x200002e4

08001078 <isr_fall>:
        cnt = 0;
    }
    UNLOCK();
}

void isr_fall(void) {
 8001078:	b5b0      	push	{r4, r5, r7, lr}
 800107a:	b084      	sub	sp, #16
 800107c:	af00      	add	r7, sp, #0
    LOCK();
    //printf("111: %d\n", work.state);
    switch (work.state) {
 800107e:	4b96      	ldr	r3, [pc, #600]	; (80012d8 <isr_fall+0x260>)
 8001080:	781b      	ldrb	r3, [r3, #0]
 8001082:	2b02      	cmp	r3, #2
 8001084:	f000 83cd 	beq.w	8001822 <isr_fall+0x7aa>
 8001088:	2b02      	cmp	r3, #2
 800108a:	f300 83cc 	bgt.w	8001826 <isr_fall+0x7ae>
 800108e:	2b00      	cmp	r3, #0
 8001090:	d003      	beq.n	800109a <isr_fall+0x22>
 8001092:	2b01      	cmp	r3, #1
 8001094:	f000 8224 	beq.w	80014e0 <isr_fall+0x468>
            }
            break;
        case Received:
            break;
        default:
            break;
 8001098:	e3c5      	b.n	8001826 <isr_fall+0x7ae>
            if (work.c1 < 0) {
 800109a:	4b8f      	ldr	r3, [pc, #572]	; (80012d8 <isr_fall+0x260>)
 800109c:	685b      	ldr	r3, [r3, #4]
 800109e:	2b00      	cmp	r3, #0
 80010a0:	da07      	bge.n	80010b2 <isr_fall+0x3a>
            	HAL_TIM_Base_Start_IT (&htim14);//printf("HAL_TIM_Base_Start_IT (&htim14)\n");  //timer.start();
 80010a2:	488e      	ldr	r0, [pc, #568]	; (80012dc <isr_fall+0x264>)
 80010a4:	f007 fa38 	bl	8008518 <HAL_TIM_Base_Start_IT>
                work.c1 = IR_NEC_Tick;  //timer.read_us();
 80010a8:	4b8d      	ldr	r3, [pc, #564]	; (80012e0 <isr_fall+0x268>)
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	4a8a      	ldr	r2, [pc, #552]	; (80012d8 <isr_fall+0x260>)
 80010ae:	6053      	str	r3, [r2, #4]
            break;
 80010b0:	e3bc      	b.n	800182c <isr_fall+0x7b4>
			work.c3 = IR_NEC_Tick;  //timer.read_us();
 80010b2:	4b8b      	ldr	r3, [pc, #556]	; (80012e0 <isr_fall+0x268>)
 80010b4:	681b      	ldr	r3, [r3, #0]
 80010b6:	4a88      	ldr	r2, [pc, #544]	; (80012d8 <isr_fall+0x260>)
 80010b8:	60d3      	str	r3, [r2, #12]
                int a = work.c2 - work.c1;
 80010ba:	4b87      	ldr	r3, [pc, #540]	; (80012d8 <isr_fall+0x260>)
 80010bc:	689a      	ldr	r2, [r3, #8]
 80010be:	4b86      	ldr	r3, [pc, #536]	; (80012d8 <isr_fall+0x260>)
 80010c0:	685b      	ldr	r3, [r3, #4]
 80010c2:	1ad3      	subs	r3, r2, r3
 80010c4:	607b      	str	r3, [r7, #4]
                int b = work.c3 - work.c2;
 80010c6:	4b84      	ldr	r3, [pc, #528]	; (80012d8 <isr_fall+0x260>)
 80010c8:	68da      	ldr	r2, [r3, #12]
 80010ca:	4b83      	ldr	r3, [pc, #524]	; (80012d8 <isr_fall+0x260>)
 80010cc:	689b      	ldr	r3, [r3, #8]
 80010ce:	1ad3      	subs	r3, r2, r3
 80010d0:	603b      	str	r3, [r7, #0]
                if (InRange(a, TUS_NEC * 16) && InRange(b, TUS_NEC * 8)) {
 80010d2:	f240 2332 	movw	r3, #562	; 0x232
 80010d6:	011b      	lsls	r3, r3, #4
 80010d8:	4618      	mov	r0, r3
 80010da:	f7ff fa43 	bl	8000564 <__aeabi_i2d>
 80010de:	a37a      	add	r3, pc, #488	; (adr r3, 80012c8 <isr_fall+0x250>)
 80010e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010e4:	f7ff faa8 	bl	8000638 <__aeabi_dmul>
 80010e8:	4602      	mov	r2, r0
 80010ea:	460b      	mov	r3, r1
 80010ec:	4614      	mov	r4, r2
 80010ee:	461d      	mov	r5, r3
 80010f0:	6878      	ldr	r0, [r7, #4]
 80010f2:	f7ff fa37 	bl	8000564 <__aeabi_i2d>
 80010f6:	4602      	mov	r2, r0
 80010f8:	460b      	mov	r3, r1
 80010fa:	4620      	mov	r0, r4
 80010fc:	4629      	mov	r1, r5
 80010fe:	f7ff fd0d 	bl	8000b1c <__aeabi_dcmplt>
 8001102:	4603      	mov	r3, r0
 8001104:	2b00      	cmp	r3, #0
 8001106:	d056      	beq.n	80011b6 <isr_fall+0x13e>
 8001108:	6878      	ldr	r0, [r7, #4]
 800110a:	f7ff fa2b 	bl	8000564 <__aeabi_i2d>
 800110e:	4604      	mov	r4, r0
 8001110:	460d      	mov	r5, r1
 8001112:	f240 2332 	movw	r3, #562	; 0x232
 8001116:	011b      	lsls	r3, r3, #4
 8001118:	4618      	mov	r0, r3
 800111a:	f7ff fa23 	bl	8000564 <__aeabi_i2d>
 800111e:	a36c      	add	r3, pc, #432	; (adr r3, 80012d0 <isr_fall+0x258>)
 8001120:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001124:	f7ff fa88 	bl	8000638 <__aeabi_dmul>
 8001128:	4602      	mov	r2, r0
 800112a:	460b      	mov	r3, r1
 800112c:	4620      	mov	r0, r4
 800112e:	4629      	mov	r1, r5
 8001130:	f7ff fcf4 	bl	8000b1c <__aeabi_dcmplt>
 8001134:	4603      	mov	r3, r0
 8001136:	2b00      	cmp	r3, #0
 8001138:	d03d      	beq.n	80011b6 <isr_fall+0x13e>
 800113a:	f240 2332 	movw	r3, #562	; 0x232
 800113e:	00db      	lsls	r3, r3, #3
 8001140:	4618      	mov	r0, r3
 8001142:	f7ff fa0f 	bl	8000564 <__aeabi_i2d>
 8001146:	a360      	add	r3, pc, #384	; (adr r3, 80012c8 <isr_fall+0x250>)
 8001148:	e9d3 2300 	ldrd	r2, r3, [r3]
 800114c:	f7ff fa74 	bl	8000638 <__aeabi_dmul>
 8001150:	4602      	mov	r2, r0
 8001152:	460b      	mov	r3, r1
 8001154:	4614      	mov	r4, r2
 8001156:	461d      	mov	r5, r3
 8001158:	6838      	ldr	r0, [r7, #0]
 800115a:	f7ff fa03 	bl	8000564 <__aeabi_i2d>
 800115e:	4602      	mov	r2, r0
 8001160:	460b      	mov	r3, r1
 8001162:	4620      	mov	r0, r4
 8001164:	4629      	mov	r1, r5
 8001166:	f7ff fcd9 	bl	8000b1c <__aeabi_dcmplt>
 800116a:	4603      	mov	r3, r0
 800116c:	2b00      	cmp	r3, #0
 800116e:	d022      	beq.n	80011b6 <isr_fall+0x13e>
 8001170:	6838      	ldr	r0, [r7, #0]
 8001172:	f7ff f9f7 	bl	8000564 <__aeabi_i2d>
 8001176:	4604      	mov	r4, r0
 8001178:	460d      	mov	r5, r1
 800117a:	f240 2332 	movw	r3, #562	; 0x232
 800117e:	00db      	lsls	r3, r3, #3
 8001180:	4618      	mov	r0, r3
 8001182:	f7ff f9ef 	bl	8000564 <__aeabi_i2d>
 8001186:	a352      	add	r3, pc, #328	; (adr r3, 80012d0 <isr_fall+0x258>)
 8001188:	e9d3 2300 	ldrd	r2, r3, [r3]
 800118c:	f7ff fa54 	bl	8000638 <__aeabi_dmul>
 8001190:	4602      	mov	r2, r0
 8001192:	460b      	mov	r3, r1
 8001194:	4620      	mov	r0, r4
 8001196:	4629      	mov	r1, r5
 8001198:	f7ff fcc0 	bl	8000b1c <__aeabi_dcmplt>
 800119c:	4603      	mov	r3, r0
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d009      	beq.n	80011b6 <isr_fall+0x13e>
                    data.format = NEC;
 80011a2:	4b50      	ldr	r3, [pc, #320]	; (80012e4 <isr_fall+0x26c>)
 80011a4:	2201      	movs	r2, #1
 80011a6:	701a      	strb	r2, [r3, #0]
                    work.state = Receiving;
 80011a8:	4b4b      	ldr	r3, [pc, #300]	; (80012d8 <isr_fall+0x260>)
 80011aa:	2201      	movs	r2, #1
 80011ac:	701a      	strb	r2, [r3, #0]
                    data.bitcount = 0;
 80011ae:	4b4d      	ldr	r3, [pc, #308]	; (80012e4 <isr_fall+0x26c>)
 80011b0:	2200      	movs	r2, #0
 80011b2:	605a      	str	r2, [r3, #4]
 80011b4:	e193      	b.n	80014de <isr_fall+0x466>
                } else if (InRange(a, TUS_NEC * 16) && InRange(b, TUS_NEC * 4)) {
 80011b6:	f240 2332 	movw	r3, #562	; 0x232
 80011ba:	011b      	lsls	r3, r3, #4
 80011bc:	4618      	mov	r0, r3
 80011be:	f7ff f9d1 	bl	8000564 <__aeabi_i2d>
 80011c2:	a341      	add	r3, pc, #260	; (adr r3, 80012c8 <isr_fall+0x250>)
 80011c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011c8:	f7ff fa36 	bl	8000638 <__aeabi_dmul>
 80011cc:	4602      	mov	r2, r0
 80011ce:	460b      	mov	r3, r1
 80011d0:	4614      	mov	r4, r2
 80011d2:	461d      	mov	r5, r3
 80011d4:	6878      	ldr	r0, [r7, #4]
 80011d6:	f7ff f9c5 	bl	8000564 <__aeabi_i2d>
 80011da:	4602      	mov	r2, r0
 80011dc:	460b      	mov	r3, r1
 80011de:	4620      	mov	r0, r4
 80011e0:	4629      	mov	r1, r5
 80011e2:	f7ff fc9b 	bl	8000b1c <__aeabi_dcmplt>
 80011e6:	4603      	mov	r3, r0
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	d07d      	beq.n	80012e8 <isr_fall+0x270>
 80011ec:	6878      	ldr	r0, [r7, #4]
 80011ee:	f7ff f9b9 	bl	8000564 <__aeabi_i2d>
 80011f2:	4604      	mov	r4, r0
 80011f4:	460d      	mov	r5, r1
 80011f6:	f240 2332 	movw	r3, #562	; 0x232
 80011fa:	011b      	lsls	r3, r3, #4
 80011fc:	4618      	mov	r0, r3
 80011fe:	f7ff f9b1 	bl	8000564 <__aeabi_i2d>
 8001202:	a333      	add	r3, pc, #204	; (adr r3, 80012d0 <isr_fall+0x258>)
 8001204:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001208:	f7ff fa16 	bl	8000638 <__aeabi_dmul>
 800120c:	4602      	mov	r2, r0
 800120e:	460b      	mov	r3, r1
 8001210:	4620      	mov	r0, r4
 8001212:	4629      	mov	r1, r5
 8001214:	f7ff fc82 	bl	8000b1c <__aeabi_dcmplt>
 8001218:	4603      	mov	r3, r0
 800121a:	2b00      	cmp	r3, #0
 800121c:	d064      	beq.n	80012e8 <isr_fall+0x270>
 800121e:	f240 2332 	movw	r3, #562	; 0x232
 8001222:	009b      	lsls	r3, r3, #2
 8001224:	4618      	mov	r0, r3
 8001226:	f7ff f99d 	bl	8000564 <__aeabi_i2d>
 800122a:	a327      	add	r3, pc, #156	; (adr r3, 80012c8 <isr_fall+0x250>)
 800122c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001230:	f7ff fa02 	bl	8000638 <__aeabi_dmul>
 8001234:	4602      	mov	r2, r0
 8001236:	460b      	mov	r3, r1
 8001238:	4614      	mov	r4, r2
 800123a:	461d      	mov	r5, r3
 800123c:	6838      	ldr	r0, [r7, #0]
 800123e:	f7ff f991 	bl	8000564 <__aeabi_i2d>
 8001242:	4602      	mov	r2, r0
 8001244:	460b      	mov	r3, r1
 8001246:	4620      	mov	r0, r4
 8001248:	4629      	mov	r1, r5
 800124a:	f7ff fc67 	bl	8000b1c <__aeabi_dcmplt>
 800124e:	4603      	mov	r3, r0
 8001250:	2b00      	cmp	r3, #0
 8001252:	d049      	beq.n	80012e8 <isr_fall+0x270>
 8001254:	6838      	ldr	r0, [r7, #0]
 8001256:	f7ff f985 	bl	8000564 <__aeabi_i2d>
 800125a:	4604      	mov	r4, r0
 800125c:	460d      	mov	r5, r1
 800125e:	f240 2332 	movw	r3, #562	; 0x232
 8001262:	009b      	lsls	r3, r3, #2
 8001264:	4618      	mov	r0, r3
 8001266:	f7ff f97d 	bl	8000564 <__aeabi_i2d>
 800126a:	a319      	add	r3, pc, #100	; (adr r3, 80012d0 <isr_fall+0x258>)
 800126c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001270:	f7ff f9e2 	bl	8000638 <__aeabi_dmul>
 8001274:	4602      	mov	r2, r0
 8001276:	460b      	mov	r3, r1
 8001278:	4620      	mov	r0, r4
 800127a:	4629      	mov	r1, r5
 800127c:	f7ff fc4e 	bl	8000b1c <__aeabi_dcmplt>
 8001280:	4603      	mov	r3, r0
 8001282:	2b00      	cmp	r3, #0
 8001284:	d030      	beq.n	80012e8 <isr_fall+0x270>
                    data.format = NEC_REPEAT;
 8001286:	4b17      	ldr	r3, [pc, #92]	; (80012e4 <isr_fall+0x26c>)
 8001288:	2202      	movs	r2, #2
 800128a:	701a      	strb	r2, [r3, #0]
                    work.state = Received;
 800128c:	4b12      	ldr	r3, [pc, #72]	; (80012d8 <isr_fall+0x260>)
 800128e:	2202      	movs	r2, #2
 8001290:	701a      	strb	r2, [r3, #0]
                    data.bitcount = 0;
 8001292:	4b14      	ldr	r3, [pc, #80]	; (80012e4 <isr_fall+0x26c>)
 8001294:	2200      	movs	r2, #0
 8001296:	605a      	str	r2, [r3, #4]
                    work.c1 = -1;
 8001298:	4b0f      	ldr	r3, [pc, #60]	; (80012d8 <isr_fall+0x260>)
 800129a:	f04f 32ff 	mov.w	r2, #4294967295
 800129e:	605a      	str	r2, [r3, #4]
                    work.c2 = -1;
 80012a0:	4b0d      	ldr	r3, [pc, #52]	; (80012d8 <isr_fall+0x260>)
 80012a2:	f04f 32ff 	mov.w	r2, #4294967295
 80012a6:	609a      	str	r2, [r3, #8]
                    work.c3 = -1;
 80012a8:	4b0b      	ldr	r3, [pc, #44]	; (80012d8 <isr_fall+0x260>)
 80012aa:	f04f 32ff 	mov.w	r2, #4294967295
 80012ae:	60da      	str	r2, [r3, #12]
                    work.d1 = -1;
 80012b0:	4b09      	ldr	r3, [pc, #36]	; (80012d8 <isr_fall+0x260>)
 80012b2:	f04f 32ff 	mov.w	r2, #4294967295
 80012b6:	611a      	str	r2, [r3, #16]
                    work.d2 = -1;
 80012b8:	4b07      	ldr	r3, [pc, #28]	; (80012d8 <isr_fall+0x260>)
 80012ba:	f04f 32ff 	mov.w	r2, #4294967295
 80012be:	615a      	str	r2, [r3, #20]
 80012c0:	e10d      	b.n	80014de <isr_fall+0x466>
 80012c2:	bf00      	nop
 80012c4:	f3af 8000 	nop.w
 80012c8:	66666666 	.word	0x66666666
 80012cc:	3fe66666 	.word	0x3fe66666
 80012d0:	cccccccd 	.word	0xcccccccd
 80012d4:	3ff4cccc 	.word	0x3ff4cccc
 80012d8:	200002ac 	.word	0x200002ac
 80012dc:	20000654 	.word	0x20000654
 80012e0:	200002e4 	.word	0x200002e4
 80012e4:	20000264 	.word	0x20000264
                } else if (InRange(a, TUS_AEHA * 8) && InRange(b, TUS_AEHA * 4)) {
 80012e8:	f240 13a9 	movw	r3, #425	; 0x1a9
 80012ec:	00db      	lsls	r3, r3, #3
 80012ee:	4618      	mov	r0, r3
 80012f0:	f7ff f938 	bl	8000564 <__aeabi_i2d>
 80012f4:	a3de      	add	r3, pc, #888	; (adr r3, 8001670 <isr_fall+0x5f8>)
 80012f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012fa:	f7ff f99d 	bl	8000638 <__aeabi_dmul>
 80012fe:	4602      	mov	r2, r0
 8001300:	460b      	mov	r3, r1
 8001302:	4614      	mov	r4, r2
 8001304:	461d      	mov	r5, r3
 8001306:	6878      	ldr	r0, [r7, #4]
 8001308:	f7ff f92c 	bl	8000564 <__aeabi_i2d>
 800130c:	4602      	mov	r2, r0
 800130e:	460b      	mov	r3, r1
 8001310:	4620      	mov	r0, r4
 8001312:	4629      	mov	r1, r5
 8001314:	f7ff fc02 	bl	8000b1c <__aeabi_dcmplt>
 8001318:	4603      	mov	r3, r0
 800131a:	2b00      	cmp	r3, #0
 800131c:	d056      	beq.n	80013cc <isr_fall+0x354>
 800131e:	6878      	ldr	r0, [r7, #4]
 8001320:	f7ff f920 	bl	8000564 <__aeabi_i2d>
 8001324:	4604      	mov	r4, r0
 8001326:	460d      	mov	r5, r1
 8001328:	f240 13a9 	movw	r3, #425	; 0x1a9
 800132c:	00db      	lsls	r3, r3, #3
 800132e:	4618      	mov	r0, r3
 8001330:	f7ff f918 	bl	8000564 <__aeabi_i2d>
 8001334:	a3d0      	add	r3, pc, #832	; (adr r3, 8001678 <isr_fall+0x600>)
 8001336:	e9d3 2300 	ldrd	r2, r3, [r3]
 800133a:	f7ff f97d 	bl	8000638 <__aeabi_dmul>
 800133e:	4602      	mov	r2, r0
 8001340:	460b      	mov	r3, r1
 8001342:	4620      	mov	r0, r4
 8001344:	4629      	mov	r1, r5
 8001346:	f7ff fbe9 	bl	8000b1c <__aeabi_dcmplt>
 800134a:	4603      	mov	r3, r0
 800134c:	2b00      	cmp	r3, #0
 800134e:	d03d      	beq.n	80013cc <isr_fall+0x354>
 8001350:	f240 13a9 	movw	r3, #425	; 0x1a9
 8001354:	009b      	lsls	r3, r3, #2
 8001356:	4618      	mov	r0, r3
 8001358:	f7ff f904 	bl	8000564 <__aeabi_i2d>
 800135c:	a3c4      	add	r3, pc, #784	; (adr r3, 8001670 <isr_fall+0x5f8>)
 800135e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001362:	f7ff f969 	bl	8000638 <__aeabi_dmul>
 8001366:	4602      	mov	r2, r0
 8001368:	460b      	mov	r3, r1
 800136a:	4614      	mov	r4, r2
 800136c:	461d      	mov	r5, r3
 800136e:	6838      	ldr	r0, [r7, #0]
 8001370:	f7ff f8f8 	bl	8000564 <__aeabi_i2d>
 8001374:	4602      	mov	r2, r0
 8001376:	460b      	mov	r3, r1
 8001378:	4620      	mov	r0, r4
 800137a:	4629      	mov	r1, r5
 800137c:	f7ff fbce 	bl	8000b1c <__aeabi_dcmplt>
 8001380:	4603      	mov	r3, r0
 8001382:	2b00      	cmp	r3, #0
 8001384:	d022      	beq.n	80013cc <isr_fall+0x354>
 8001386:	6838      	ldr	r0, [r7, #0]
 8001388:	f7ff f8ec 	bl	8000564 <__aeabi_i2d>
 800138c:	4604      	mov	r4, r0
 800138e:	460d      	mov	r5, r1
 8001390:	f240 13a9 	movw	r3, #425	; 0x1a9
 8001394:	009b      	lsls	r3, r3, #2
 8001396:	4618      	mov	r0, r3
 8001398:	f7ff f8e4 	bl	8000564 <__aeabi_i2d>
 800139c:	a3b6      	add	r3, pc, #728	; (adr r3, 8001678 <isr_fall+0x600>)
 800139e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013a2:	f7ff f949 	bl	8000638 <__aeabi_dmul>
 80013a6:	4602      	mov	r2, r0
 80013a8:	460b      	mov	r3, r1
 80013aa:	4620      	mov	r0, r4
 80013ac:	4629      	mov	r1, r5
 80013ae:	f7ff fbb5 	bl	8000b1c <__aeabi_dcmplt>
 80013b2:	4603      	mov	r3, r0
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d009      	beq.n	80013cc <isr_fall+0x354>
                    data.format = AEHA;
 80013b8:	4bb1      	ldr	r3, [pc, #708]	; (8001680 <isr_fall+0x608>)
 80013ba:	2203      	movs	r2, #3
 80013bc:	701a      	strb	r2, [r3, #0]
                    work.state = Receiving;
 80013be:	4bb1      	ldr	r3, [pc, #708]	; (8001684 <isr_fall+0x60c>)
 80013c0:	2201      	movs	r2, #1
 80013c2:	701a      	strb	r2, [r3, #0]
                    data.bitcount = 0;
 80013c4:	4bae      	ldr	r3, [pc, #696]	; (8001680 <isr_fall+0x608>)
 80013c6:	2200      	movs	r2, #0
 80013c8:	605a      	str	r2, [r3, #4]
 80013ca:	e088      	b.n	80014de <isr_fall+0x466>
                } else if (InRange(a, TUS_AEHA * 8) && InRange(b, TUS_AEHA * 8)) {
 80013cc:	f240 13a9 	movw	r3, #425	; 0x1a9
 80013d0:	00db      	lsls	r3, r3, #3
 80013d2:	4618      	mov	r0, r3
 80013d4:	f7ff f8c6 	bl	8000564 <__aeabi_i2d>
 80013d8:	a3a5      	add	r3, pc, #660	; (adr r3, 8001670 <isr_fall+0x5f8>)
 80013da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013de:	f7ff f92b 	bl	8000638 <__aeabi_dmul>
 80013e2:	4602      	mov	r2, r0
 80013e4:	460b      	mov	r3, r1
 80013e6:	4614      	mov	r4, r2
 80013e8:	461d      	mov	r5, r3
 80013ea:	6878      	ldr	r0, [r7, #4]
 80013ec:	f7ff f8ba 	bl	8000564 <__aeabi_i2d>
 80013f0:	4602      	mov	r2, r0
 80013f2:	460b      	mov	r3, r1
 80013f4:	4620      	mov	r0, r4
 80013f6:	4629      	mov	r1, r5
 80013f8:	f7ff fb90 	bl	8000b1c <__aeabi_dcmplt>
 80013fc:	4603      	mov	r3, r0
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d06a      	beq.n	80014d8 <isr_fall+0x460>
 8001402:	6878      	ldr	r0, [r7, #4]
 8001404:	f7ff f8ae 	bl	8000564 <__aeabi_i2d>
 8001408:	4604      	mov	r4, r0
 800140a:	460d      	mov	r5, r1
 800140c:	f240 13a9 	movw	r3, #425	; 0x1a9
 8001410:	00db      	lsls	r3, r3, #3
 8001412:	4618      	mov	r0, r3
 8001414:	f7ff f8a6 	bl	8000564 <__aeabi_i2d>
 8001418:	a397      	add	r3, pc, #604	; (adr r3, 8001678 <isr_fall+0x600>)
 800141a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800141e:	f7ff f90b 	bl	8000638 <__aeabi_dmul>
 8001422:	4602      	mov	r2, r0
 8001424:	460b      	mov	r3, r1
 8001426:	4620      	mov	r0, r4
 8001428:	4629      	mov	r1, r5
 800142a:	f7ff fb77 	bl	8000b1c <__aeabi_dcmplt>
 800142e:	4603      	mov	r3, r0
 8001430:	2b00      	cmp	r3, #0
 8001432:	d051      	beq.n	80014d8 <isr_fall+0x460>
 8001434:	f240 13a9 	movw	r3, #425	; 0x1a9
 8001438:	00db      	lsls	r3, r3, #3
 800143a:	4618      	mov	r0, r3
 800143c:	f7ff f892 	bl	8000564 <__aeabi_i2d>
 8001440:	a38b      	add	r3, pc, #556	; (adr r3, 8001670 <isr_fall+0x5f8>)
 8001442:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001446:	f7ff f8f7 	bl	8000638 <__aeabi_dmul>
 800144a:	4602      	mov	r2, r0
 800144c:	460b      	mov	r3, r1
 800144e:	4614      	mov	r4, r2
 8001450:	461d      	mov	r5, r3
 8001452:	6838      	ldr	r0, [r7, #0]
 8001454:	f7ff f886 	bl	8000564 <__aeabi_i2d>
 8001458:	4602      	mov	r2, r0
 800145a:	460b      	mov	r3, r1
 800145c:	4620      	mov	r0, r4
 800145e:	4629      	mov	r1, r5
 8001460:	f7ff fb5c 	bl	8000b1c <__aeabi_dcmplt>
 8001464:	4603      	mov	r3, r0
 8001466:	2b00      	cmp	r3, #0
 8001468:	d036      	beq.n	80014d8 <isr_fall+0x460>
 800146a:	6838      	ldr	r0, [r7, #0]
 800146c:	f7ff f87a 	bl	8000564 <__aeabi_i2d>
 8001470:	4604      	mov	r4, r0
 8001472:	460d      	mov	r5, r1
 8001474:	f240 13a9 	movw	r3, #425	; 0x1a9
 8001478:	00db      	lsls	r3, r3, #3
 800147a:	4618      	mov	r0, r3
 800147c:	f7ff f872 	bl	8000564 <__aeabi_i2d>
 8001480:	a37d      	add	r3, pc, #500	; (adr r3, 8001678 <isr_fall+0x600>)
 8001482:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001486:	f7ff f8d7 	bl	8000638 <__aeabi_dmul>
 800148a:	4602      	mov	r2, r0
 800148c:	460b      	mov	r3, r1
 800148e:	4620      	mov	r0, r4
 8001490:	4629      	mov	r1, r5
 8001492:	f7ff fb43 	bl	8000b1c <__aeabi_dcmplt>
 8001496:	4603      	mov	r3, r0
 8001498:	2b00      	cmp	r3, #0
 800149a:	d01d      	beq.n	80014d8 <isr_fall+0x460>
                    data.format = AEHA_REPEAT;
 800149c:	4b78      	ldr	r3, [pc, #480]	; (8001680 <isr_fall+0x608>)
 800149e:	2204      	movs	r2, #4
 80014a0:	701a      	strb	r2, [r3, #0]
                    work.state = Received;
 80014a2:	4b78      	ldr	r3, [pc, #480]	; (8001684 <isr_fall+0x60c>)
 80014a4:	2202      	movs	r2, #2
 80014a6:	701a      	strb	r2, [r3, #0]
                    data.bitcount = 0;
 80014a8:	4b75      	ldr	r3, [pc, #468]	; (8001680 <isr_fall+0x608>)
 80014aa:	2200      	movs	r2, #0
 80014ac:	605a      	str	r2, [r3, #4]
                    work.c1 = -1;
 80014ae:	4b75      	ldr	r3, [pc, #468]	; (8001684 <isr_fall+0x60c>)
 80014b0:	f04f 32ff 	mov.w	r2, #4294967295
 80014b4:	605a      	str	r2, [r3, #4]
                    work.c2 = -1;
 80014b6:	4b73      	ldr	r3, [pc, #460]	; (8001684 <isr_fall+0x60c>)
 80014b8:	f04f 32ff 	mov.w	r2, #4294967295
 80014bc:	609a      	str	r2, [r3, #8]
                    work.c3 = -1;
 80014be:	4b71      	ldr	r3, [pc, #452]	; (8001684 <isr_fall+0x60c>)
 80014c0:	f04f 32ff 	mov.w	r2, #4294967295
 80014c4:	60da      	str	r2, [r3, #12]
                    work.d1 = -1;
 80014c6:	4b6f      	ldr	r3, [pc, #444]	; (8001684 <isr_fall+0x60c>)
 80014c8:	f04f 32ff 	mov.w	r2, #4294967295
 80014cc:	611a      	str	r2, [r3, #16]
                    work.d2 = -1;
 80014ce:	4b6d      	ldr	r3, [pc, #436]	; (8001684 <isr_fall+0x60c>)
 80014d0:	f04f 32ff 	mov.w	r2, #4294967295
 80014d4:	615a      	str	r2, [r3, #20]
 80014d6:	e002      	b.n	80014de <isr_fall+0x466>
                    init_state();//HAL_GPIO_TogglePin(Rsig_GPIO_Port, Rsig_Pin);
 80014d8:	f7ff fd86 	bl	8000fe8 <init_state>
            break;
 80014dc:	e1a6      	b.n	800182c <isr_fall+0x7b4>
 80014de:	e1a5      	b.n	800182c <isr_fall+0x7b4>
            if (NEC == data.format) {
 80014e0:	4b67      	ldr	r3, [pc, #412]	; (8001680 <isr_fall+0x608>)
 80014e2:	781b      	ldrb	r3, [r3, #0]
 80014e4:	2b01      	cmp	r3, #1
 80014e6:	f040 80d3 	bne.w	8001690 <isr_fall+0x618>
                work.d2 = IR_NEC_Tick;  //timer.read_us();
 80014ea:	4b67      	ldr	r3, [pc, #412]	; (8001688 <isr_fall+0x610>)
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	4a65      	ldr	r2, [pc, #404]	; (8001684 <isr_fall+0x60c>)
 80014f0:	6153      	str	r3, [r2, #20]
                int a = work.d2 - work.d1;
 80014f2:	4b64      	ldr	r3, [pc, #400]	; (8001684 <isr_fall+0x60c>)
 80014f4:	695a      	ldr	r2, [r3, #20]
 80014f6:	4b63      	ldr	r3, [pc, #396]	; (8001684 <isr_fall+0x60c>)
 80014f8:	691b      	ldr	r3, [r3, #16]
 80014fa:	1ad3      	subs	r3, r2, r3
 80014fc:	60bb      	str	r3, [r7, #8]
                if (InRange(a, TUS_NEC * 3)) {
 80014fe:	f240 2232 	movw	r2, #562	; 0x232
 8001502:	4613      	mov	r3, r2
 8001504:	005b      	lsls	r3, r3, #1
 8001506:	4413      	add	r3, r2
 8001508:	4618      	mov	r0, r3
 800150a:	f7ff f82b 	bl	8000564 <__aeabi_i2d>
 800150e:	a358      	add	r3, pc, #352	; (adr r3, 8001670 <isr_fall+0x5f8>)
 8001510:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001514:	f7ff f890 	bl	8000638 <__aeabi_dmul>
 8001518:	4602      	mov	r2, r0
 800151a:	460b      	mov	r3, r1
 800151c:	4614      	mov	r4, r2
 800151e:	461d      	mov	r5, r3
 8001520:	68b8      	ldr	r0, [r7, #8]
 8001522:	f7ff f81f 	bl	8000564 <__aeabi_i2d>
 8001526:	4602      	mov	r2, r0
 8001528:	460b      	mov	r3, r1
 800152a:	4620      	mov	r0, r4
 800152c:	4629      	mov	r1, r5
 800152e:	f7ff faf5 	bl	8000b1c <__aeabi_dcmplt>
 8001532:	4603      	mov	r3, r0
 8001534:	2b00      	cmp	r3, #0
 8001536:	d03a      	beq.n	80015ae <isr_fall+0x536>
 8001538:	68b8      	ldr	r0, [r7, #8]
 800153a:	f7ff f813 	bl	8000564 <__aeabi_i2d>
 800153e:	4604      	mov	r4, r0
 8001540:	460d      	mov	r5, r1
 8001542:	f240 2232 	movw	r2, #562	; 0x232
 8001546:	4613      	mov	r3, r2
 8001548:	005b      	lsls	r3, r3, #1
 800154a:	4413      	add	r3, r2
 800154c:	4618      	mov	r0, r3
 800154e:	f7ff f809 	bl	8000564 <__aeabi_i2d>
 8001552:	a349      	add	r3, pc, #292	; (adr r3, 8001678 <isr_fall+0x600>)
 8001554:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001558:	f7ff f86e 	bl	8000638 <__aeabi_dmul>
 800155c:	4602      	mov	r2, r0
 800155e:	460b      	mov	r3, r1
 8001560:	4620      	mov	r0, r4
 8001562:	4629      	mov	r1, r5
 8001564:	f7ff fada 	bl	8000b1c <__aeabi_dcmplt>
 8001568:	4603      	mov	r3, r0
 800156a:	2b00      	cmp	r3, #0
 800156c:	d01f      	beq.n	80015ae <isr_fall+0x536>
                    data.buffer[data.bitcount / 8] |= (1 << (data.bitcount % 8));
 800156e:	4b44      	ldr	r3, [pc, #272]	; (8001680 <isr_fall+0x608>)
 8001570:	685b      	ldr	r3, [r3, #4]
 8001572:	2b00      	cmp	r3, #0
 8001574:	da00      	bge.n	8001578 <isr_fall+0x500>
 8001576:	3307      	adds	r3, #7
 8001578:	10db      	asrs	r3, r3, #3
 800157a:	461a      	mov	r2, r3
 800157c:	4b40      	ldr	r3, [pc, #256]	; (8001680 <isr_fall+0x608>)
 800157e:	4413      	add	r3, r2
 8001580:	7a1b      	ldrb	r3, [r3, #8]
 8001582:	b259      	sxtb	r1, r3
 8001584:	4b3e      	ldr	r3, [pc, #248]	; (8001680 <isr_fall+0x608>)
 8001586:	685b      	ldr	r3, [r3, #4]
 8001588:	4258      	negs	r0, r3
 800158a:	f003 0307 	and.w	r3, r3, #7
 800158e:	f000 0007 	and.w	r0, r0, #7
 8001592:	bf58      	it	pl
 8001594:	4243      	negpl	r3, r0
 8001596:	2001      	movs	r0, #1
 8001598:	fa00 f303 	lsl.w	r3, r0, r3
 800159c:	b25b      	sxtb	r3, r3
 800159e:	430b      	orrs	r3, r1
 80015a0:	b25b      	sxtb	r3, r3
 80015a2:	b2d9      	uxtb	r1, r3
 80015a4:	4b36      	ldr	r3, [pc, #216]	; (8001680 <isr_fall+0x608>)
 80015a6:	4413      	add	r3, r2
 80015a8:	460a      	mov	r2, r1
 80015aa:	721a      	strb	r2, [r3, #8]
 80015ac:	e052      	b.n	8001654 <isr_fall+0x5dc>
                } else if (InRange(a, TUS_NEC * 1)) {
 80015ae:	f240 2332 	movw	r3, #562	; 0x232
 80015b2:	4618      	mov	r0, r3
 80015b4:	f7fe ffd6 	bl	8000564 <__aeabi_i2d>
 80015b8:	a32d      	add	r3, pc, #180	; (adr r3, 8001670 <isr_fall+0x5f8>)
 80015ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015be:	f7ff f83b 	bl	8000638 <__aeabi_dmul>
 80015c2:	4602      	mov	r2, r0
 80015c4:	460b      	mov	r3, r1
 80015c6:	4614      	mov	r4, r2
 80015c8:	461d      	mov	r5, r3
 80015ca:	68b8      	ldr	r0, [r7, #8]
 80015cc:	f7fe ffca 	bl	8000564 <__aeabi_i2d>
 80015d0:	4602      	mov	r2, r0
 80015d2:	460b      	mov	r3, r1
 80015d4:	4620      	mov	r0, r4
 80015d6:	4629      	mov	r1, r5
 80015d8:	f7ff faa0 	bl	8000b1c <__aeabi_dcmplt>
 80015dc:	4603      	mov	r3, r0
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d038      	beq.n	8001654 <isr_fall+0x5dc>
 80015e2:	68b8      	ldr	r0, [r7, #8]
 80015e4:	f7fe ffbe 	bl	8000564 <__aeabi_i2d>
 80015e8:	4604      	mov	r4, r0
 80015ea:	460d      	mov	r5, r1
 80015ec:	f240 2332 	movw	r3, #562	; 0x232
 80015f0:	4618      	mov	r0, r3
 80015f2:	f7fe ffb7 	bl	8000564 <__aeabi_i2d>
 80015f6:	a320      	add	r3, pc, #128	; (adr r3, 8001678 <isr_fall+0x600>)
 80015f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015fc:	f7ff f81c 	bl	8000638 <__aeabi_dmul>
 8001600:	4602      	mov	r2, r0
 8001602:	460b      	mov	r3, r1
 8001604:	4620      	mov	r0, r4
 8001606:	4629      	mov	r1, r5
 8001608:	f7ff fa88 	bl	8000b1c <__aeabi_dcmplt>
 800160c:	4603      	mov	r3, r0
 800160e:	2b00      	cmp	r3, #0
 8001610:	d020      	beq.n	8001654 <isr_fall+0x5dc>
                    data.buffer[data.bitcount / 8] &= ~(1 << (data.bitcount % 8));
 8001612:	4b1b      	ldr	r3, [pc, #108]	; (8001680 <isr_fall+0x608>)
 8001614:	685b      	ldr	r3, [r3, #4]
 8001616:	2b00      	cmp	r3, #0
 8001618:	da00      	bge.n	800161c <isr_fall+0x5a4>
 800161a:	3307      	adds	r3, #7
 800161c:	10db      	asrs	r3, r3, #3
 800161e:	461a      	mov	r2, r3
 8001620:	4b17      	ldr	r3, [pc, #92]	; (8001680 <isr_fall+0x608>)
 8001622:	4413      	add	r3, r2
 8001624:	7a1b      	ldrb	r3, [r3, #8]
 8001626:	b259      	sxtb	r1, r3
 8001628:	4b15      	ldr	r3, [pc, #84]	; (8001680 <isr_fall+0x608>)
 800162a:	685b      	ldr	r3, [r3, #4]
 800162c:	4258      	negs	r0, r3
 800162e:	f003 0307 	and.w	r3, r3, #7
 8001632:	f000 0007 	and.w	r0, r0, #7
 8001636:	bf58      	it	pl
 8001638:	4243      	negpl	r3, r0
 800163a:	2001      	movs	r0, #1
 800163c:	fa00 f303 	lsl.w	r3, r0, r3
 8001640:	b25b      	sxtb	r3, r3
 8001642:	43db      	mvns	r3, r3
 8001644:	b25b      	sxtb	r3, r3
 8001646:	400b      	ands	r3, r1
 8001648:	b25b      	sxtb	r3, r3
 800164a:	b2d9      	uxtb	r1, r3
 800164c:	4b0c      	ldr	r3, [pc, #48]	; (8001680 <isr_fall+0x608>)
 800164e:	4413      	add	r3, r2
 8001650:	460a      	mov	r2, r1
 8001652:	721a      	strb	r2, [r3, #8]
                data.bitcount++;
 8001654:	4b0a      	ldr	r3, [pc, #40]	; (8001680 <isr_fall+0x608>)
 8001656:	685b      	ldr	r3, [r3, #4]
 8001658:	3301      	adds	r3, #1
 800165a:	4a09      	ldr	r2, [pc, #36]	; (8001680 <isr_fall+0x608>)
 800165c:	6053      	str	r3, [r2, #4]
                if(data.bitcount>=31){isr_timeout_flag = 1;}
 800165e:	4b08      	ldr	r3, [pc, #32]	; (8001680 <isr_fall+0x608>)
 8001660:	685b      	ldr	r3, [r3, #4]
 8001662:	2b1e      	cmp	r3, #30
 8001664:	f340 80e1 	ble.w	800182a <isr_fall+0x7b2>
 8001668:	4b08      	ldr	r3, [pc, #32]	; (800168c <isr_fall+0x614>)
 800166a:	2201      	movs	r2, #1
 800166c:	701a      	strb	r2, [r3, #0]
            break;
 800166e:	e0dc      	b.n	800182a <isr_fall+0x7b2>
 8001670:	66666666 	.word	0x66666666
 8001674:	3fe66666 	.word	0x3fe66666
 8001678:	cccccccd 	.word	0xcccccccd
 800167c:	3ff4cccc 	.word	0x3ff4cccc
 8001680:	20000264 	.word	0x20000264
 8001684:	200002ac 	.word	0x200002ac
 8001688:	200002e4 	.word	0x200002e4
 800168c:	200002e9 	.word	0x200002e9
            } else if (AEHA == data.format) {
 8001690:	4b6d      	ldr	r3, [pc, #436]	; (8001848 <isr_fall+0x7d0>)
 8001692:	781b      	ldrb	r3, [r3, #0]
 8001694:	2b03      	cmp	r3, #3
 8001696:	f040 80bb 	bne.w	8001810 <isr_fall+0x798>
                work.d2 = IR_NEC_Tick;  //timer.read_us();
 800169a:	4b6c      	ldr	r3, [pc, #432]	; (800184c <isr_fall+0x7d4>)
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	4a6c      	ldr	r2, [pc, #432]	; (8001850 <isr_fall+0x7d8>)
 80016a0:	6153      	str	r3, [r2, #20]
                int a = work.d2 - work.d1;
 80016a2:	4b6b      	ldr	r3, [pc, #428]	; (8001850 <isr_fall+0x7d8>)
 80016a4:	695a      	ldr	r2, [r3, #20]
 80016a6:	4b6a      	ldr	r3, [pc, #424]	; (8001850 <isr_fall+0x7d8>)
 80016a8:	691b      	ldr	r3, [r3, #16]
 80016aa:	1ad3      	subs	r3, r2, r3
 80016ac:	60fb      	str	r3, [r7, #12]
                if (InRange(a, TUS_AEHA * 3)) {
 80016ae:	f240 12a9 	movw	r2, #425	; 0x1a9
 80016b2:	4613      	mov	r3, r2
 80016b4:	005b      	lsls	r3, r3, #1
 80016b6:	4413      	add	r3, r2
 80016b8:	4618      	mov	r0, r3
 80016ba:	f7fe ff53 	bl	8000564 <__aeabi_i2d>
 80016be:	a35e      	add	r3, pc, #376	; (adr r3, 8001838 <isr_fall+0x7c0>)
 80016c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016c4:	f7fe ffb8 	bl	8000638 <__aeabi_dmul>
 80016c8:	4602      	mov	r2, r0
 80016ca:	460b      	mov	r3, r1
 80016cc:	4614      	mov	r4, r2
 80016ce:	461d      	mov	r5, r3
 80016d0:	68f8      	ldr	r0, [r7, #12]
 80016d2:	f7fe ff47 	bl	8000564 <__aeabi_i2d>
 80016d6:	4602      	mov	r2, r0
 80016d8:	460b      	mov	r3, r1
 80016da:	4620      	mov	r0, r4
 80016dc:	4629      	mov	r1, r5
 80016de:	f7ff fa1d 	bl	8000b1c <__aeabi_dcmplt>
 80016e2:	4603      	mov	r3, r0
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d03a      	beq.n	800175e <isr_fall+0x6e6>
 80016e8:	68f8      	ldr	r0, [r7, #12]
 80016ea:	f7fe ff3b 	bl	8000564 <__aeabi_i2d>
 80016ee:	4604      	mov	r4, r0
 80016f0:	460d      	mov	r5, r1
 80016f2:	f240 12a9 	movw	r2, #425	; 0x1a9
 80016f6:	4613      	mov	r3, r2
 80016f8:	005b      	lsls	r3, r3, #1
 80016fa:	4413      	add	r3, r2
 80016fc:	4618      	mov	r0, r3
 80016fe:	f7fe ff31 	bl	8000564 <__aeabi_i2d>
 8001702:	a34f      	add	r3, pc, #316	; (adr r3, 8001840 <isr_fall+0x7c8>)
 8001704:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001708:	f7fe ff96 	bl	8000638 <__aeabi_dmul>
 800170c:	4602      	mov	r2, r0
 800170e:	460b      	mov	r3, r1
 8001710:	4620      	mov	r0, r4
 8001712:	4629      	mov	r1, r5
 8001714:	f7ff fa02 	bl	8000b1c <__aeabi_dcmplt>
 8001718:	4603      	mov	r3, r0
 800171a:	2b00      	cmp	r3, #0
 800171c:	d01f      	beq.n	800175e <isr_fall+0x6e6>
                    data.buffer[data.bitcount / 8] |= (1 << (data.bitcount % 8));
 800171e:	4b4a      	ldr	r3, [pc, #296]	; (8001848 <isr_fall+0x7d0>)
 8001720:	685b      	ldr	r3, [r3, #4]
 8001722:	2b00      	cmp	r3, #0
 8001724:	da00      	bge.n	8001728 <isr_fall+0x6b0>
 8001726:	3307      	adds	r3, #7
 8001728:	10db      	asrs	r3, r3, #3
 800172a:	461a      	mov	r2, r3
 800172c:	4b46      	ldr	r3, [pc, #280]	; (8001848 <isr_fall+0x7d0>)
 800172e:	4413      	add	r3, r2
 8001730:	7a1b      	ldrb	r3, [r3, #8]
 8001732:	b259      	sxtb	r1, r3
 8001734:	4b44      	ldr	r3, [pc, #272]	; (8001848 <isr_fall+0x7d0>)
 8001736:	685b      	ldr	r3, [r3, #4]
 8001738:	4258      	negs	r0, r3
 800173a:	f003 0307 	and.w	r3, r3, #7
 800173e:	f000 0007 	and.w	r0, r0, #7
 8001742:	bf58      	it	pl
 8001744:	4243      	negpl	r3, r0
 8001746:	2001      	movs	r0, #1
 8001748:	fa00 f303 	lsl.w	r3, r0, r3
 800174c:	b25b      	sxtb	r3, r3
 800174e:	430b      	orrs	r3, r1
 8001750:	b25b      	sxtb	r3, r3
 8001752:	b2d9      	uxtb	r1, r3
 8001754:	4b3c      	ldr	r3, [pc, #240]	; (8001848 <isr_fall+0x7d0>)
 8001756:	4413      	add	r3, r2
 8001758:	460a      	mov	r2, r1
 800175a:	721a      	strb	r2, [r3, #8]
 800175c:	e052      	b.n	8001804 <isr_fall+0x78c>
                } else if (InRange(a, TUS_AEHA * 1)) {
 800175e:	f240 13a9 	movw	r3, #425	; 0x1a9
 8001762:	4618      	mov	r0, r3
 8001764:	f7fe fefe 	bl	8000564 <__aeabi_i2d>
 8001768:	a333      	add	r3, pc, #204	; (adr r3, 8001838 <isr_fall+0x7c0>)
 800176a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800176e:	f7fe ff63 	bl	8000638 <__aeabi_dmul>
 8001772:	4602      	mov	r2, r0
 8001774:	460b      	mov	r3, r1
 8001776:	4614      	mov	r4, r2
 8001778:	461d      	mov	r5, r3
 800177a:	68f8      	ldr	r0, [r7, #12]
 800177c:	f7fe fef2 	bl	8000564 <__aeabi_i2d>
 8001780:	4602      	mov	r2, r0
 8001782:	460b      	mov	r3, r1
 8001784:	4620      	mov	r0, r4
 8001786:	4629      	mov	r1, r5
 8001788:	f7ff f9c8 	bl	8000b1c <__aeabi_dcmplt>
 800178c:	4603      	mov	r3, r0
 800178e:	2b00      	cmp	r3, #0
 8001790:	d038      	beq.n	8001804 <isr_fall+0x78c>
 8001792:	68f8      	ldr	r0, [r7, #12]
 8001794:	f7fe fee6 	bl	8000564 <__aeabi_i2d>
 8001798:	4604      	mov	r4, r0
 800179a:	460d      	mov	r5, r1
 800179c:	f240 13a9 	movw	r3, #425	; 0x1a9
 80017a0:	4618      	mov	r0, r3
 80017a2:	f7fe fedf 	bl	8000564 <__aeabi_i2d>
 80017a6:	a326      	add	r3, pc, #152	; (adr r3, 8001840 <isr_fall+0x7c8>)
 80017a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017ac:	f7fe ff44 	bl	8000638 <__aeabi_dmul>
 80017b0:	4602      	mov	r2, r0
 80017b2:	460b      	mov	r3, r1
 80017b4:	4620      	mov	r0, r4
 80017b6:	4629      	mov	r1, r5
 80017b8:	f7ff f9b0 	bl	8000b1c <__aeabi_dcmplt>
 80017bc:	4603      	mov	r3, r0
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d020      	beq.n	8001804 <isr_fall+0x78c>
                    data.buffer[data.bitcount / 8] &= ~(1 << (data.bitcount % 8));
 80017c2:	4b21      	ldr	r3, [pc, #132]	; (8001848 <isr_fall+0x7d0>)
 80017c4:	685b      	ldr	r3, [r3, #4]
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	da00      	bge.n	80017cc <isr_fall+0x754>
 80017ca:	3307      	adds	r3, #7
 80017cc:	10db      	asrs	r3, r3, #3
 80017ce:	461a      	mov	r2, r3
 80017d0:	4b1d      	ldr	r3, [pc, #116]	; (8001848 <isr_fall+0x7d0>)
 80017d2:	4413      	add	r3, r2
 80017d4:	7a1b      	ldrb	r3, [r3, #8]
 80017d6:	b259      	sxtb	r1, r3
 80017d8:	4b1b      	ldr	r3, [pc, #108]	; (8001848 <isr_fall+0x7d0>)
 80017da:	685b      	ldr	r3, [r3, #4]
 80017dc:	4258      	negs	r0, r3
 80017de:	f003 0307 	and.w	r3, r3, #7
 80017e2:	f000 0007 	and.w	r0, r0, #7
 80017e6:	bf58      	it	pl
 80017e8:	4243      	negpl	r3, r0
 80017ea:	2001      	movs	r0, #1
 80017ec:	fa00 f303 	lsl.w	r3, r0, r3
 80017f0:	b25b      	sxtb	r3, r3
 80017f2:	43db      	mvns	r3, r3
 80017f4:	b25b      	sxtb	r3, r3
 80017f6:	400b      	ands	r3, r1
 80017f8:	b25b      	sxtb	r3, r3
 80017fa:	b2d9      	uxtb	r1, r3
 80017fc:	4b12      	ldr	r3, [pc, #72]	; (8001848 <isr_fall+0x7d0>)
 80017fe:	4413      	add	r3, r2
 8001800:	460a      	mov	r2, r1
 8001802:	721a      	strb	r2, [r3, #8]
                data.bitcount++;
 8001804:	4b10      	ldr	r3, [pc, #64]	; (8001848 <isr_fall+0x7d0>)
 8001806:	685b      	ldr	r3, [r3, #4]
 8001808:	3301      	adds	r3, #1
 800180a:	4a0f      	ldr	r2, [pc, #60]	; (8001848 <isr_fall+0x7d0>)
 800180c:	6053      	str	r3, [r2, #4]
            break;
 800180e:	e00c      	b.n	800182a <isr_fall+0x7b2>
            } else if (SONY == data.format) {
 8001810:	4b0d      	ldr	r3, [pc, #52]	; (8001848 <isr_fall+0x7d0>)
 8001812:	781b      	ldrb	r3, [r3, #0]
 8001814:	2b05      	cmp	r3, #5
 8001816:	d108      	bne.n	800182a <isr_fall+0x7b2>
                work.d1 = IR_NEC_Tick;  //timer.read_us();
 8001818:	4b0c      	ldr	r3, [pc, #48]	; (800184c <isr_fall+0x7d4>)
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	4a0c      	ldr	r2, [pc, #48]	; (8001850 <isr_fall+0x7d8>)
 800181e:	6113      	str	r3, [r2, #16]
            break;
 8001820:	e003      	b.n	800182a <isr_fall+0x7b2>
            break;
 8001822:	bf00      	nop
 8001824:	e002      	b.n	800182c <isr_fall+0x7b4>
            break;
 8001826:	bf00      	nop
 8001828:	e000      	b.n	800182c <isr_fall+0x7b4>
            break;
 800182a:	bf00      	nop
    }
    UNLOCK();
}
 800182c:	bf00      	nop
 800182e:	3710      	adds	r7, #16
 8001830:	46bd      	mov	sp, r7
 8001832:	bdb0      	pop	{r4, r5, r7, pc}
 8001834:	f3af 8000 	nop.w
 8001838:	66666666 	.word	0x66666666
 800183c:	3fe66666 	.word	0x3fe66666
 8001840:	cccccccd 	.word	0xcccccccd
 8001844:	3ff4cccc 	.word	0x3ff4cccc
 8001848:	20000264 	.word	0x20000264
 800184c:	200002e4 	.word	0x200002e4
 8001850:	200002ac 	.word	0x200002ac
 8001854:	00000000 	.word	0x00000000

08001858 <isr_rise>:

void isr_rise(void) {
 8001858:	b5b0      	push	{r4, r5, r7, lr}
 800185a:	b082      	sub	sp, #8
 800185c:	af00      	add	r7, sp, #0
    LOCK();
    switch (work.state) {
 800185e:	4ba4      	ldr	r3, [pc, #656]	; (8001af0 <isr_rise+0x298>)
 8001860:	781b      	ldrb	r3, [r3, #0]
 8001862:	2b02      	cmp	r3, #2
 8001864:	f000 812e 	beq.w	8001ac4 <isr_rise+0x26c>
 8001868:	2b02      	cmp	r3, #2
 800186a:	f300 812d 	bgt.w	8001ac8 <isr_rise+0x270>
 800186e:	2b00      	cmp	r3, #0
 8001870:	d002      	beq.n	8001878 <isr_rise+0x20>
 8001872:	2b01      	cmp	r3, #1
 8001874:	d058      	beq.n	8001928 <isr_rise+0xd0>
            }
            break;
        case Received:
            break;
        default:
            break;
 8001876:	e127      	b.n	8001ac8 <isr_rise+0x270>
            if (0 <= work.c1) {
 8001878:	4b9d      	ldr	r3, [pc, #628]	; (8001af0 <isr_rise+0x298>)
 800187a:	685b      	ldr	r3, [r3, #4]
 800187c:	2b00      	cmp	r3, #0
 800187e:	db50      	blt.n	8001922 <isr_rise+0xca>
                work.c2 = IR_NEC_Tick;  //timer.read_us();
 8001880:	4b9c      	ldr	r3, [pc, #624]	; (8001af4 <isr_rise+0x29c>)
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	4a9a      	ldr	r2, [pc, #616]	; (8001af0 <isr_rise+0x298>)
 8001886:	6093      	str	r3, [r2, #8]
                int a = work.c2 - work.c1;
 8001888:	4b99      	ldr	r3, [pc, #612]	; (8001af0 <isr_rise+0x298>)
 800188a:	689a      	ldr	r2, [r3, #8]
 800188c:	4b98      	ldr	r3, [pc, #608]	; (8001af0 <isr_rise+0x298>)
 800188e:	685b      	ldr	r3, [r3, #4]
 8001890:	1ad3      	subs	r3, r2, r3
 8001892:	603b      	str	r3, [r7, #0]
                if (InRange(a, TUS_SONY * 4)) {
 8001894:	f44f 7316 	mov.w	r3, #600	; 0x258
 8001898:	009b      	lsls	r3, r3, #2
 800189a:	4618      	mov	r0, r3
 800189c:	f7fe fe62 	bl	8000564 <__aeabi_i2d>
 80018a0:	a38f      	add	r3, pc, #572	; (adr r3, 8001ae0 <isr_rise+0x288>)
 80018a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018a6:	f7fe fec7 	bl	8000638 <__aeabi_dmul>
 80018aa:	4602      	mov	r2, r0
 80018ac:	460b      	mov	r3, r1
 80018ae:	4614      	mov	r4, r2
 80018b0:	461d      	mov	r5, r3
 80018b2:	6838      	ldr	r0, [r7, #0]
 80018b4:	f7fe fe56 	bl	8000564 <__aeabi_i2d>
 80018b8:	4602      	mov	r2, r0
 80018ba:	460b      	mov	r3, r1
 80018bc:	4620      	mov	r0, r4
 80018be:	4629      	mov	r1, r5
 80018c0:	f7ff f92c 	bl	8000b1c <__aeabi_dcmplt>
 80018c4:	4603      	mov	r3, r0
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d022      	beq.n	8001910 <isr_rise+0xb8>
 80018ca:	6838      	ldr	r0, [r7, #0]
 80018cc:	f7fe fe4a 	bl	8000564 <__aeabi_i2d>
 80018d0:	4604      	mov	r4, r0
 80018d2:	460d      	mov	r5, r1
 80018d4:	f44f 7316 	mov.w	r3, #600	; 0x258
 80018d8:	009b      	lsls	r3, r3, #2
 80018da:	4618      	mov	r0, r3
 80018dc:	f7fe fe42 	bl	8000564 <__aeabi_i2d>
 80018e0:	a381      	add	r3, pc, #516	; (adr r3, 8001ae8 <isr_rise+0x290>)
 80018e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018e6:	f7fe fea7 	bl	8000638 <__aeabi_dmul>
 80018ea:	4602      	mov	r2, r0
 80018ec:	460b      	mov	r3, r1
 80018ee:	4620      	mov	r0, r4
 80018f0:	4629      	mov	r1, r5
 80018f2:	f7ff f913 	bl	8000b1c <__aeabi_dcmplt>
 80018f6:	4603      	mov	r3, r0
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d009      	beq.n	8001910 <isr_rise+0xb8>
                    data.format = SONY;
 80018fc:	4b7e      	ldr	r3, [pc, #504]	; (8001af8 <isr_rise+0x2a0>)
 80018fe:	2205      	movs	r2, #5
 8001900:	701a      	strb	r2, [r3, #0]
                    work.state = Receiving;
 8001902:	4b7b      	ldr	r3, [pc, #492]	; (8001af0 <isr_rise+0x298>)
 8001904:	2201      	movs	r2, #1
 8001906:	701a      	strb	r2, [r3, #0]
                    data.bitcount = 0;
 8001908:	4b7b      	ldr	r3, [pc, #492]	; (8001af8 <isr_rise+0x2a0>)
 800190a:	2200      	movs	r2, #0
 800190c:	605a      	str	r2, [r3, #4]
            break;
 800190e:	e0dd      	b.n	8001acc <isr_rise+0x274>
                    if (a < MINIMUM_LEADER_WIDTH) {
 8001910:	4b7a      	ldr	r3, [pc, #488]	; (8001afc <isr_rise+0x2a4>)
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	683a      	ldr	r2, [r7, #0]
 8001916:	429a      	cmp	r2, r3
 8001918:	f280 80d8 	bge.w	8001acc <isr_rise+0x274>
                        init_state();//HAL_GPIO_TogglePin(Gsig_GPIO_Port, Gsig_Pin);
 800191c:	f7ff fb64 	bl	8000fe8 <init_state>
            break;
 8001920:	e0d4      	b.n	8001acc <isr_rise+0x274>
                init_state();//HAL_GPIO_TogglePin(Bsig_GPIO_Port, Bsig_Pin);
 8001922:	f7ff fb61 	bl	8000fe8 <init_state>
            break;
 8001926:	e0d1      	b.n	8001acc <isr_rise+0x274>
            if (NEC == data.format) {
 8001928:	4b73      	ldr	r3, [pc, #460]	; (8001af8 <isr_rise+0x2a0>)
 800192a:	781b      	ldrb	r3, [r3, #0]
 800192c:	2b01      	cmp	r3, #1
 800192e:	d104      	bne.n	800193a <isr_rise+0xe2>
                work.d1 = IR_NEC_Tick;  //timer.read_us();
 8001930:	4b70      	ldr	r3, [pc, #448]	; (8001af4 <isr_rise+0x29c>)
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	4a6e      	ldr	r2, [pc, #440]	; (8001af0 <isr_rise+0x298>)
 8001936:	6113      	str	r3, [r2, #16]
            break;
 8001938:	e0ca      	b.n	8001ad0 <isr_rise+0x278>
            } else if (AEHA == data.format) {
 800193a:	4b6f      	ldr	r3, [pc, #444]	; (8001af8 <isr_rise+0x2a0>)
 800193c:	781b      	ldrb	r3, [r3, #0]
 800193e:	2b03      	cmp	r3, #3
 8001940:	d104      	bne.n	800194c <isr_rise+0xf4>
                work.d1 = IR_NEC_Tick;  //timer.read_us();
 8001942:	4b6c      	ldr	r3, [pc, #432]	; (8001af4 <isr_rise+0x29c>)
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	4a6a      	ldr	r2, [pc, #424]	; (8001af0 <isr_rise+0x298>)
 8001948:	6113      	str	r3, [r2, #16]
            break;
 800194a:	e0c1      	b.n	8001ad0 <isr_rise+0x278>
            } else if (SONY == data.format) {
 800194c:	4b6a      	ldr	r3, [pc, #424]	; (8001af8 <isr_rise+0x2a0>)
 800194e:	781b      	ldrb	r3, [r3, #0]
 8001950:	2b05      	cmp	r3, #5
 8001952:	f040 80bd 	bne.w	8001ad0 <isr_rise+0x278>
                work.d2 = IR_NEC_Tick;  //timer.read_us();
 8001956:	4b67      	ldr	r3, [pc, #412]	; (8001af4 <isr_rise+0x29c>)
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	4a65      	ldr	r2, [pc, #404]	; (8001af0 <isr_rise+0x298>)
 800195c:	6153      	str	r3, [r2, #20]
                int a = work.d2 - work.d1;
 800195e:	4b64      	ldr	r3, [pc, #400]	; (8001af0 <isr_rise+0x298>)
 8001960:	695a      	ldr	r2, [r3, #20]
 8001962:	4b63      	ldr	r3, [pc, #396]	; (8001af0 <isr_rise+0x298>)
 8001964:	691b      	ldr	r3, [r3, #16]
 8001966:	1ad3      	subs	r3, r2, r3
 8001968:	607b      	str	r3, [r7, #4]
                if (InRange(a, TUS_SONY * 2)) {
 800196a:	f44f 7316 	mov.w	r3, #600	; 0x258
 800196e:	005b      	lsls	r3, r3, #1
 8001970:	4618      	mov	r0, r3
 8001972:	f7fe fdf7 	bl	8000564 <__aeabi_i2d>
 8001976:	a35a      	add	r3, pc, #360	; (adr r3, 8001ae0 <isr_rise+0x288>)
 8001978:	e9d3 2300 	ldrd	r2, r3, [r3]
 800197c:	f7fe fe5c 	bl	8000638 <__aeabi_dmul>
 8001980:	4602      	mov	r2, r0
 8001982:	460b      	mov	r3, r1
 8001984:	4614      	mov	r4, r2
 8001986:	461d      	mov	r5, r3
 8001988:	6878      	ldr	r0, [r7, #4]
 800198a:	f7fe fdeb 	bl	8000564 <__aeabi_i2d>
 800198e:	4602      	mov	r2, r0
 8001990:	460b      	mov	r3, r1
 8001992:	4620      	mov	r0, r4
 8001994:	4629      	mov	r1, r5
 8001996:	f7ff f8c1 	bl	8000b1c <__aeabi_dcmplt>
 800199a:	4603      	mov	r3, r0
 800199c:	2b00      	cmp	r3, #0
 800199e:	d038      	beq.n	8001a12 <isr_rise+0x1ba>
 80019a0:	6878      	ldr	r0, [r7, #4]
 80019a2:	f7fe fddf 	bl	8000564 <__aeabi_i2d>
 80019a6:	4604      	mov	r4, r0
 80019a8:	460d      	mov	r5, r1
 80019aa:	f44f 7316 	mov.w	r3, #600	; 0x258
 80019ae:	005b      	lsls	r3, r3, #1
 80019b0:	4618      	mov	r0, r3
 80019b2:	f7fe fdd7 	bl	8000564 <__aeabi_i2d>
 80019b6:	a34c      	add	r3, pc, #304	; (adr r3, 8001ae8 <isr_rise+0x290>)
 80019b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019bc:	f7fe fe3c 	bl	8000638 <__aeabi_dmul>
 80019c0:	4602      	mov	r2, r0
 80019c2:	460b      	mov	r3, r1
 80019c4:	4620      	mov	r0, r4
 80019c6:	4629      	mov	r1, r5
 80019c8:	f7ff f8a8 	bl	8000b1c <__aeabi_dcmplt>
 80019cc:	4603      	mov	r3, r0
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d01f      	beq.n	8001a12 <isr_rise+0x1ba>
                    data.buffer[data.bitcount / 8] |= (1 << (data.bitcount % 8));
 80019d2:	4b49      	ldr	r3, [pc, #292]	; (8001af8 <isr_rise+0x2a0>)
 80019d4:	685b      	ldr	r3, [r3, #4]
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	da00      	bge.n	80019dc <isr_rise+0x184>
 80019da:	3307      	adds	r3, #7
 80019dc:	10db      	asrs	r3, r3, #3
 80019de:	461a      	mov	r2, r3
 80019e0:	4b45      	ldr	r3, [pc, #276]	; (8001af8 <isr_rise+0x2a0>)
 80019e2:	4413      	add	r3, r2
 80019e4:	7a1b      	ldrb	r3, [r3, #8]
 80019e6:	b259      	sxtb	r1, r3
 80019e8:	4b43      	ldr	r3, [pc, #268]	; (8001af8 <isr_rise+0x2a0>)
 80019ea:	685b      	ldr	r3, [r3, #4]
 80019ec:	4258      	negs	r0, r3
 80019ee:	f003 0307 	and.w	r3, r3, #7
 80019f2:	f000 0007 	and.w	r0, r0, #7
 80019f6:	bf58      	it	pl
 80019f8:	4243      	negpl	r3, r0
 80019fa:	2001      	movs	r0, #1
 80019fc:	fa00 f303 	lsl.w	r3, r0, r3
 8001a00:	b25b      	sxtb	r3, r3
 8001a02:	430b      	orrs	r3, r1
 8001a04:	b25b      	sxtb	r3, r3
 8001a06:	b2d9      	uxtb	r1, r3
 8001a08:	4b3b      	ldr	r3, [pc, #236]	; (8001af8 <isr_rise+0x2a0>)
 8001a0a:	4413      	add	r3, r2
 8001a0c:	460a      	mov	r2, r1
 8001a0e:	721a      	strb	r2, [r3, #8]
 8001a10:	e052      	b.n	8001ab8 <isr_rise+0x260>
                } else if (InRange(a, TUS_SONY * 1)) {
 8001a12:	f44f 7316 	mov.w	r3, #600	; 0x258
 8001a16:	4618      	mov	r0, r3
 8001a18:	f7fe fda4 	bl	8000564 <__aeabi_i2d>
 8001a1c:	a330      	add	r3, pc, #192	; (adr r3, 8001ae0 <isr_rise+0x288>)
 8001a1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a22:	f7fe fe09 	bl	8000638 <__aeabi_dmul>
 8001a26:	4602      	mov	r2, r0
 8001a28:	460b      	mov	r3, r1
 8001a2a:	4614      	mov	r4, r2
 8001a2c:	461d      	mov	r5, r3
 8001a2e:	6878      	ldr	r0, [r7, #4]
 8001a30:	f7fe fd98 	bl	8000564 <__aeabi_i2d>
 8001a34:	4602      	mov	r2, r0
 8001a36:	460b      	mov	r3, r1
 8001a38:	4620      	mov	r0, r4
 8001a3a:	4629      	mov	r1, r5
 8001a3c:	f7ff f86e 	bl	8000b1c <__aeabi_dcmplt>
 8001a40:	4603      	mov	r3, r0
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d038      	beq.n	8001ab8 <isr_rise+0x260>
 8001a46:	6878      	ldr	r0, [r7, #4]
 8001a48:	f7fe fd8c 	bl	8000564 <__aeabi_i2d>
 8001a4c:	4604      	mov	r4, r0
 8001a4e:	460d      	mov	r5, r1
 8001a50:	f44f 7316 	mov.w	r3, #600	; 0x258
 8001a54:	4618      	mov	r0, r3
 8001a56:	f7fe fd85 	bl	8000564 <__aeabi_i2d>
 8001a5a:	a323      	add	r3, pc, #140	; (adr r3, 8001ae8 <isr_rise+0x290>)
 8001a5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a60:	f7fe fdea 	bl	8000638 <__aeabi_dmul>
 8001a64:	4602      	mov	r2, r0
 8001a66:	460b      	mov	r3, r1
 8001a68:	4620      	mov	r0, r4
 8001a6a:	4629      	mov	r1, r5
 8001a6c:	f7ff f856 	bl	8000b1c <__aeabi_dcmplt>
 8001a70:	4603      	mov	r3, r0
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d020      	beq.n	8001ab8 <isr_rise+0x260>
                    data.buffer[data.bitcount / 8] &= ~(1 << (data.bitcount % 8));
 8001a76:	4b20      	ldr	r3, [pc, #128]	; (8001af8 <isr_rise+0x2a0>)
 8001a78:	685b      	ldr	r3, [r3, #4]
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	da00      	bge.n	8001a80 <isr_rise+0x228>
 8001a7e:	3307      	adds	r3, #7
 8001a80:	10db      	asrs	r3, r3, #3
 8001a82:	461a      	mov	r2, r3
 8001a84:	4b1c      	ldr	r3, [pc, #112]	; (8001af8 <isr_rise+0x2a0>)
 8001a86:	4413      	add	r3, r2
 8001a88:	7a1b      	ldrb	r3, [r3, #8]
 8001a8a:	b259      	sxtb	r1, r3
 8001a8c:	4b1a      	ldr	r3, [pc, #104]	; (8001af8 <isr_rise+0x2a0>)
 8001a8e:	685b      	ldr	r3, [r3, #4]
 8001a90:	4258      	negs	r0, r3
 8001a92:	f003 0307 	and.w	r3, r3, #7
 8001a96:	f000 0007 	and.w	r0, r0, #7
 8001a9a:	bf58      	it	pl
 8001a9c:	4243      	negpl	r3, r0
 8001a9e:	2001      	movs	r0, #1
 8001aa0:	fa00 f303 	lsl.w	r3, r0, r3
 8001aa4:	b25b      	sxtb	r3, r3
 8001aa6:	43db      	mvns	r3, r3
 8001aa8:	b25b      	sxtb	r3, r3
 8001aaa:	400b      	ands	r3, r1
 8001aac:	b25b      	sxtb	r3, r3
 8001aae:	b2d9      	uxtb	r1, r3
 8001ab0:	4b11      	ldr	r3, [pc, #68]	; (8001af8 <isr_rise+0x2a0>)
 8001ab2:	4413      	add	r3, r2
 8001ab4:	460a      	mov	r2, r1
 8001ab6:	721a      	strb	r2, [r3, #8]
                data.bitcount++;
 8001ab8:	4b0f      	ldr	r3, [pc, #60]	; (8001af8 <isr_rise+0x2a0>)
 8001aba:	685b      	ldr	r3, [r3, #4]
 8001abc:	3301      	adds	r3, #1
 8001abe:	4a0e      	ldr	r2, [pc, #56]	; (8001af8 <isr_rise+0x2a0>)
 8001ac0:	6053      	str	r3, [r2, #4]
            break;
 8001ac2:	e005      	b.n	8001ad0 <isr_rise+0x278>
            break;
 8001ac4:	bf00      	nop
 8001ac6:	e004      	b.n	8001ad2 <isr_rise+0x27a>
            break;
 8001ac8:	bf00      	nop
 8001aca:	e002      	b.n	8001ad2 <isr_rise+0x27a>
            break;
 8001acc:	bf00      	nop
 8001ace:	e000      	b.n	8001ad2 <isr_rise+0x27a>
            break;
 8001ad0:	bf00      	nop
    }
    UNLOCK();
}
 8001ad2:	bf00      	nop
 8001ad4:	3708      	adds	r7, #8
 8001ad6:	46bd      	mov	sp, r7
 8001ad8:	bdb0      	pop	{r4, r5, r7, pc}
 8001ada:	bf00      	nop
 8001adc:	f3af 8000 	nop.w
 8001ae0:	66666666 	.word	0x66666666
 8001ae4:	3fe66666 	.word	0x3fe66666
 8001ae8:	cccccccd 	.word	0xcccccccd
 8001aec:	3ff4cccc 	.word	0x3ff4cccc
 8001af0:	200002ac 	.word	0x200002ac
 8001af4:	200002e4 	.word	0x200002e4
 8001af8:	20000264 	.word	0x20000264
 8001afc:	0800cf18 	.word	0x0800cf18

08001b00 <isr_timeout>:

void isr_timeout(void) {
 8001b00:	b580      	push	{r7, lr}
 8001b02:	af00      	add	r7, sp, #0
           work.d2,
           work.state,
           data.format,
           data.bitcount);
#endif
    if (work.state == Receiving) {
 8001b04:	4b12      	ldr	r3, [pc, #72]	; (8001b50 <isr_timeout+0x50>)
 8001b06:	781b      	ldrb	r3, [r3, #0]
 8001b08:	2b01      	cmp	r3, #1
 8001b0a:	d11f      	bne.n	8001b4c <isr_timeout+0x4c>
        work.state = Received;
 8001b0c:	4b10      	ldr	r3, [pc, #64]	; (8001b50 <isr_timeout+0x50>)
 8001b0e:	2202      	movs	r2, #2
 8001b10:	701a      	strb	r2, [r3, #0]
        HAL_NVIC_DisableIRQ(EXTI0_IRQn); //input interrupt stop
 8001b12:	2006      	movs	r0, #6
 8001b14:	f005 f973 	bl	8006dfe <HAL_NVIC_DisableIRQ>
        isr_timeout_flag = 0;
 8001b18:	4b0e      	ldr	r3, [pc, #56]	; (8001b54 <isr_timeout+0x54>)
 8001b1a:	2200      	movs	r2, #0
 8001b1c:	701a      	strb	r2, [r3, #0]
  		isr_timeout_counter = 0;
 8001b1e:	4b0e      	ldr	r3, [pc, #56]	; (8001b58 <isr_timeout+0x58>)
 8001b20:	2200      	movs	r2, #0
 8001b22:	701a      	strb	r2, [r3, #0]
        work.c1 = -1;
 8001b24:	4b0a      	ldr	r3, [pc, #40]	; (8001b50 <isr_timeout+0x50>)
 8001b26:	f04f 32ff 	mov.w	r2, #4294967295
 8001b2a:	605a      	str	r2, [r3, #4]
        work.c2 = -1;
 8001b2c:	4b08      	ldr	r3, [pc, #32]	; (8001b50 <isr_timeout+0x50>)
 8001b2e:	f04f 32ff 	mov.w	r2, #4294967295
 8001b32:	609a      	str	r2, [r3, #8]
        work.c3 = -1;
 8001b34:	4b06      	ldr	r3, [pc, #24]	; (8001b50 <isr_timeout+0x50>)
 8001b36:	f04f 32ff 	mov.w	r2, #4294967295
 8001b3a:	60da      	str	r2, [r3, #12]
        work.d1 = -1;
 8001b3c:	4b04      	ldr	r3, [pc, #16]	; (8001b50 <isr_timeout+0x50>)
 8001b3e:	f04f 32ff 	mov.w	r2, #4294967295
 8001b42:	611a      	str	r2, [r3, #16]
        work.d2 = -1;
 8001b44:	4b02      	ldr	r3, [pc, #8]	; (8001b50 <isr_timeout+0x50>)
 8001b46:	f04f 32ff 	mov.w	r2, #4294967295
 8001b4a:	615a      	str	r2, [r3, #20]
        //printf("what!!!!!");
    }
    UNLOCK();
}
 8001b4c:	bf00      	nop
 8001b4e:	bd80      	pop	{r7, pc}
 8001b50:	200002ac 	.word	0x200002ac
 8001b54:	200002e9 	.word	0x200002e9
 8001b58:	200002e8 	.word	0x200002e8

08001b5c <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8001b5c:	b480      	push	{r7}
 8001b5e:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001b60:	f3bf 8f4f 	dsb	sy
}
 8001b64:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8001b66:	4b06      	ldr	r3, [pc, #24]	; (8001b80 <__NVIC_SystemReset+0x24>)
 8001b68:	68db      	ldr	r3, [r3, #12]
 8001b6a:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8001b6e:	4904      	ldr	r1, [pc, #16]	; (8001b80 <__NVIC_SystemReset+0x24>)
 8001b70:	4b04      	ldr	r3, [pc, #16]	; (8001b84 <__NVIC_SystemReset+0x28>)
 8001b72:	4313      	orrs	r3, r2
 8001b74:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8001b76:	f3bf 8f4f 	dsb	sy
}
 8001b7a:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8001b7c:	bf00      	nop
 8001b7e:	e7fd      	b.n	8001b7c <__NVIC_SystemReset+0x20>
 8001b80:	e000ed00 	.word	0xe000ed00
 8001b84:	05fa0004 	.word	0x05fa0004

08001b88 <HAL_TIM_PeriodElapsedCallback>:

uint8_t inhome=0;
int ir_count_idle = 0;

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)//sequence timer. generate per 1ms
{
 8001b88:	b580      	push	{r7, lr}
 8001b8a:	b082      	sub	sp, #8
 8001b8c:	af00      	add	r7, sp, #0
 8001b8e:	6078      	str	r0, [r7, #4]
  if(htim->Instance == TIM5)//uss timer, 10khz
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	4a30      	ldr	r2, [pc, #192]	; (8001c58 <HAL_TIM_PeriodElapsedCallback+0xd0>)
 8001b96:	4293      	cmp	r3, r2
 8001b98:	d104      	bne.n	8001ba4 <HAL_TIM_PeriodElapsedCallback+0x1c>
  {
	  us_Tick++;
 8001b9a:	4b30      	ldr	r3, [pc, #192]	; (8001c5c <HAL_TIM_PeriodElapsedCallback+0xd4>)
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	3301      	adds	r3, #1
 8001ba0:	4a2e      	ldr	r2, [pc, #184]	; (8001c5c <HAL_TIM_PeriodElapsedCallback+0xd4>)
 8001ba2:	6013      	str	r3, [r2, #0]
//	  if(us_Tick>0xffff0000){us_Tick=0;}

  }

  if(htim->Instance == TIM6)//system timer, 100hz
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	4a2d      	ldr	r2, [pc, #180]	; (8001c60 <HAL_TIM_PeriodElapsedCallback+0xd8>)
 8001baa:	4293      	cmp	r3, r2
 8001bac:	d127      	bne.n	8001bfe <HAL_TIM_PeriodElapsedCallback+0x76>
  {
	  gTick++;
 8001bae:	4b2d      	ldr	r3, [pc, #180]	; (8001c64 <HAL_TIM_PeriodElapsedCallback+0xdc>)
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	3301      	adds	r3, #1
 8001bb4:	4a2b      	ldr	r2, [pc, #172]	; (8001c64 <HAL_TIM_PeriodElapsedCallback+0xdc>)
 8001bb6:	6013      	str	r3, [r2, #0]
	  if((gTick%10) == 0){Tick_100ms++;}
 8001bb8:	4b2a      	ldr	r3, [pc, #168]	; (8001c64 <HAL_TIM_PeriodElapsedCallback+0xdc>)
 8001bba:	6819      	ldr	r1, [r3, #0]
 8001bbc:	4b2a      	ldr	r3, [pc, #168]	; (8001c68 <HAL_TIM_PeriodElapsedCallback+0xe0>)
 8001bbe:	fba3 2301 	umull	r2, r3, r3, r1
 8001bc2:	08da      	lsrs	r2, r3, #3
 8001bc4:	4613      	mov	r3, r2
 8001bc6:	009b      	lsls	r3, r3, #2
 8001bc8:	4413      	add	r3, r2
 8001bca:	005b      	lsls	r3, r3, #1
 8001bcc:	1aca      	subs	r2, r1, r3
 8001bce:	2a00      	cmp	r2, #0
 8001bd0:	d104      	bne.n	8001bdc <HAL_TIM_PeriodElapsedCallback+0x54>
 8001bd2:	4b26      	ldr	r3, [pc, #152]	; (8001c6c <HAL_TIM_PeriodElapsedCallback+0xe4>)
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	3301      	adds	r3, #1
 8001bd8:	4a24      	ldr	r2, [pc, #144]	; (8001c6c <HAL_TIM_PeriodElapsedCallback+0xe4>)
 8001bda:	6013      	str	r3, [r2, #0]
	  if((gTick%50) == 0){Tick_500ms++;}
 8001bdc:	4b21      	ldr	r3, [pc, #132]	; (8001c64 <HAL_TIM_PeriodElapsedCallback+0xdc>)
 8001bde:	681a      	ldr	r2, [r3, #0]
 8001be0:	4b23      	ldr	r3, [pc, #140]	; (8001c70 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 8001be2:	fba3 1302 	umull	r1, r3, r3, r2
 8001be6:	091b      	lsrs	r3, r3, #4
 8001be8:	2132      	movs	r1, #50	; 0x32
 8001bea:	fb01 f303 	mul.w	r3, r1, r3
 8001bee:	1ad3      	subs	r3, r2, r3
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d104      	bne.n	8001bfe <HAL_TIM_PeriodElapsedCallback+0x76>
 8001bf4:	4b1f      	ldr	r3, [pc, #124]	; (8001c74 <HAL_TIM_PeriodElapsedCallback+0xec>)
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	3301      	adds	r3, #1
 8001bfa:	4a1e      	ldr	r2, [pc, #120]	; (8001c74 <HAL_TIM_PeriodElapsedCallback+0xec>)
 8001bfc:	6013      	str	r3, [r2, #0]
  {
//	  USS_tick++;
//	  if(USS_tick>0xffff0000){USS_tick=0;}
  }

  if(htim->Instance == TIM9)//uss timer, 1779hz
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	4a1d      	ldr	r2, [pc, #116]	; (8001c78 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 8001c04:	4293      	cmp	r3, r2
 8001c06:	d118      	bne.n	8001c3a <HAL_TIM_PeriodElapsedCallback+0xb2>
  {
	  if(TIR_setData_flag){tick();}
 8001c08:	4b1c      	ldr	r3, [pc, #112]	; (8001c7c <HAL_TIM_PeriodElapsedCallback+0xf4>)
 8001c0a:	781b      	ldrb	r3, [r3, #0]
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d001      	beq.n	8001c14 <HAL_TIM_PeriodElapsedCallback+0x8c>
 8001c10:	f001 f8d4 	bl	8002dbc <tick>
	  if(isr_timeout_flag){isr_timeout_counter++;}
 8001c14:	4b1a      	ldr	r3, [pc, #104]	; (8001c80 <HAL_TIM_PeriodElapsedCallback+0xf8>)
 8001c16:	781b      	ldrb	r3, [r3, #0]
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	d005      	beq.n	8001c28 <HAL_TIM_PeriodElapsedCallback+0xa0>
 8001c1c:	4b19      	ldr	r3, [pc, #100]	; (8001c84 <HAL_TIM_PeriodElapsedCallback+0xfc>)
 8001c1e:	781b      	ldrb	r3, [r3, #0]
 8001c20:	3301      	adds	r3, #1
 8001c22:	b2da      	uxtb	r2, r3
 8001c24:	4b17      	ldr	r3, [pc, #92]	; (8001c84 <HAL_TIM_PeriodElapsedCallback+0xfc>)
 8001c26:	701a      	strb	r2, [r3, #0]

	  if(isr_timeout_counter>1)//횟수 수정할 것
 8001c28:	4b16      	ldr	r3, [pc, #88]	; (8001c84 <HAL_TIM_PeriodElapsedCallback+0xfc>)
 8001c2a:	781b      	ldrb	r3, [r3, #0]
 8001c2c:	2b01      	cmp	r3, #1
 8001c2e:	d904      	bls.n	8001c3a <HAL_TIM_PeriodElapsedCallback+0xb2>
	  {
		  isr_timeout_counter = 0;
 8001c30:	4b14      	ldr	r3, [pc, #80]	; (8001c84 <HAL_TIM_PeriodElapsedCallback+0xfc>)
 8001c32:	2200      	movs	r2, #0
 8001c34:	701a      	strb	r2, [r3, #0]
		  isr_timeout();
 8001c36:	f7ff ff63 	bl	8001b00 <isr_timeout>
	  }
  }

  if(htim->Instance == TIM14)//IR NEC timer, 1Mhz
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	4a12      	ldr	r2, [pc, #72]	; (8001c88 <HAL_TIM_PeriodElapsedCallback+0x100>)
 8001c40:	4293      	cmp	r3, r2
 8001c42:	d104      	bne.n	8001c4e <HAL_TIM_PeriodElapsedCallback+0xc6>
  {
	  IR_NEC_Tick+=4;
 8001c44:	4b11      	ldr	r3, [pc, #68]	; (8001c8c <HAL_TIM_PeriodElapsedCallback+0x104>)
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	3304      	adds	r3, #4
 8001c4a:	4a10      	ldr	r2, [pc, #64]	; (8001c8c <HAL_TIM_PeriodElapsedCallback+0x104>)
 8001c4c:	6013      	str	r3, [r2, #0]
	  //HAL_GPIO_TogglePin(BLUEtest_GPIO_Port, BLUEtest_Pin);
  }
}
 8001c4e:	bf00      	nop
 8001c50:	3708      	adds	r7, #8
 8001c52:	46bd      	mov	sp, r7
 8001c54:	bd80      	pop	{r7, pc}
 8001c56:	bf00      	nop
 8001c58:	40000c00 	.word	0x40000c00
 8001c5c:	200002c4 	.word	0x200002c4
 8001c60:	40001000 	.word	0x40001000
 8001c64:	200002c8 	.word	0x200002c8
 8001c68:	cccccccd 	.word	0xcccccccd
 8001c6c:	200002d0 	.word	0x200002d0
 8001c70:	51eb851f 	.word	0x51eb851f
 8001c74:	200002d4 	.word	0x200002d4
 8001c78:	40014000 	.word	0x40014000
 8001c7c:	200002e0 	.word	0x200002e0
 8001c80:	200002e9 	.word	0x200002e9
 8001c84:	200002e8 	.word	0x200002e8
 8001c88:	40002000 	.word	0x40002000
 8001c8c:	200002e4 	.word	0x200002e4

08001c90 <HAL_GPIO_EXTI_Callback>:


void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001c90:	b580      	push	{r7, lr}
 8001c92:	b082      	sub	sp, #8
 8001c94:	af00      	add	r7, sp, #0
 8001c96:	4603      	mov	r3, r0
 8001c98:	80fb      	strh	r3, [r7, #6]
    if(GPIO_Pin == USS_Data1_Pin) {
 8001c9a:	88fb      	ldrh	r3, [r7, #6]
 8001c9c:	2b40      	cmp	r3, #64	; 0x40
 8001c9e:	d104      	bne.n	8001caa <HAL_GPIO_EXTI_Callback+0x1a>
    	USS_end[0] = us_Tick;
 8001ca0:	4b24      	ldr	r3, [pc, #144]	; (8001d34 <HAL_GPIO_EXTI_Callback+0xa4>)
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	461a      	mov	r2, r3
 8001ca6:	4b24      	ldr	r3, [pc, #144]	; (8001d38 <HAL_GPIO_EXTI_Callback+0xa8>)
 8001ca8:	601a      	str	r2, [r3, #0]
    	//printf("USS_end[0]: %d\n", USS_end[0]);
    	//printf("HAL_TIM_Base_Stop_IT (&htim5)\n");
    	//HAL_TIM_Base_Stop_IT (&htim5);//uss timer, 200khz
    }

    if(GPIO_Pin == USS_Data2_Pin) {
 8001caa:	88fb      	ldrh	r3, [r7, #6]
 8001cac:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001cb0:	d104      	bne.n	8001cbc <HAL_GPIO_EXTI_Callback+0x2c>
    	USS_end[1] = us_Tick;
 8001cb2:	4b20      	ldr	r3, [pc, #128]	; (8001d34 <HAL_GPIO_EXTI_Callback+0xa4>)
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	461a      	mov	r2, r3
 8001cb8:	4b1f      	ldr	r3, [pc, #124]	; (8001d38 <HAL_GPIO_EXTI_Callback+0xa8>)
 8001cba:	605a      	str	r2, [r3, #4]
    	//printf("USS_end[1]: %d\n", USS_end[1]);
    	//printf("HAL_TIM_Base_Stop_IT (&htim5)\n");
    	//HAL_TIM_Base_Stop_IT (&htim5);//uss timer, 200khz
    }

    if(GPIO_Pin == USS_Data3_Pin) {
 8001cbc:	88fb      	ldrh	r3, [r7, #6]
 8001cbe:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001cc2:	d104      	bne.n	8001cce <HAL_GPIO_EXTI_Callback+0x3e>
    	USS_end[2] = us_Tick;
 8001cc4:	4b1b      	ldr	r3, [pc, #108]	; (8001d34 <HAL_GPIO_EXTI_Callback+0xa4>)
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	461a      	mov	r2, r3
 8001cca:	4b1b      	ldr	r3, [pc, #108]	; (8001d38 <HAL_GPIO_EXTI_Callback+0xa8>)
 8001ccc:	609a      	str	r2, [r3, #8]
    	//printf("HAL_TIM_Base_Stop_IT (&htim5)\n");
    	//HAL_TIM_Base_Stop_IT (&htim5);//uss timer, 200khz
    }

    if(GPIO_Pin == USS_Data4_Pin) {
 8001cce:	88fb      	ldrh	r3, [r7, #6]
 8001cd0:	2b04      	cmp	r3, #4
 8001cd2:	d104      	bne.n	8001cde <HAL_GPIO_EXTI_Callback+0x4e>
    	USS_end[3] = us_Tick;
 8001cd4:	4b17      	ldr	r3, [pc, #92]	; (8001d34 <HAL_GPIO_EXTI_Callback+0xa4>)
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	461a      	mov	r2, r3
 8001cda:	4b17      	ldr	r3, [pc, #92]	; (8001d38 <HAL_GPIO_EXTI_Callback+0xa8>)
 8001cdc:	60da      	str	r2, [r3, #12]
    	//printf("HAL_TIM_Base_Stop_IT (&htim5)\n");
    	//HAL_TIM_Base_Stop_IT (&htim5);//uss timer, 200khz
    }

    if(GPIO_Pin == USS_Data5_Pin) {
 8001cde:	88fb      	ldrh	r3, [r7, #6]
 8001ce0:	2b80      	cmp	r3, #128	; 0x80
 8001ce2:	d104      	bne.n	8001cee <HAL_GPIO_EXTI_Callback+0x5e>
    	USS_end[4] = us_Tick;
 8001ce4:	4b13      	ldr	r3, [pc, #76]	; (8001d34 <HAL_GPIO_EXTI_Callback+0xa4>)
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	461a      	mov	r2, r3
 8001cea:	4b13      	ldr	r3, [pc, #76]	; (8001d38 <HAL_GPIO_EXTI_Callback+0xa8>)
 8001cec:	611a      	str	r2, [r3, #16]
    	//printf("HAL_TIM_Base_Stop_IT (&htim5)\n");
    	//HAL_TIM_Base_Stop_IT (&htim5);//uss timer, 200khz
    }

    if(GPIO_Pin == USS_Data6_Pin) {
 8001cee:	88fb      	ldrh	r3, [r7, #6]
 8001cf0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001cf4:	d104      	bne.n	8001d00 <HAL_GPIO_EXTI_Callback+0x70>
    	USS_end[5] = us_Tick;
 8001cf6:	4b0f      	ldr	r3, [pc, #60]	; (8001d34 <HAL_GPIO_EXTI_Callback+0xa4>)
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	461a      	mov	r2, r3
 8001cfc:	4b0e      	ldr	r3, [pc, #56]	; (8001d38 <HAL_GPIO_EXTI_Callback+0xa8>)
 8001cfe:	615a      	str	r2, [r3, #20]
    	//HAL_TIM_Base_Stop_IT (&htim5);//uss timer, 200khz
    }



    if(GPIO_Pin == evt_rxpin_Pin){ //check interrupt for specific pin
 8001d00:	88fb      	ldrh	r3, [r7, #6]
 8001d02:	2b01      	cmp	r3, #1
 8001d04:	d111      	bne.n	8001d2a <HAL_GPIO_EXTI_Callback+0x9a>
            if(HAL_GPIO_ReadPin(evt_rxpin_GPIO_Port, evt_rxpin_Pin)){	isr_rise(); }//high edge
 8001d06:	2101      	movs	r1, #1
 8001d08:	480c      	ldr	r0, [pc, #48]	; (8001d3c <HAL_GPIO_EXTI_Callback+0xac>)
 8001d0a:	f005 fa3f 	bl	800718c <HAL_GPIO_ReadPin>
 8001d0e:	4603      	mov	r3, r0
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d001      	beq.n	8001d18 <HAL_GPIO_EXTI_Callback+0x88>
 8001d14:	f7ff fda0 	bl	8001858 <isr_rise>
             if(!HAL_GPIO_ReadPin(evt_rxpin_GPIO_Port, evt_rxpin_Pin)){ isr_fall();}//low edge
 8001d18:	2101      	movs	r1, #1
 8001d1a:	4808      	ldr	r0, [pc, #32]	; (8001d3c <HAL_GPIO_EXTI_Callback+0xac>)
 8001d1c:	f005 fa36 	bl	800718c <HAL_GPIO_ReadPin>
 8001d20:	4603      	mov	r3, r0
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d101      	bne.n	8001d2a <HAL_GPIO_EXTI_Callback+0x9a>
 8001d26:	f7ff f9a7 	bl	8001078 <isr_fall>
        }
}
 8001d2a:	bf00      	nop
 8001d2c:	3708      	adds	r7, #8
 8001d2e:	46bd      	mov	sp, r7
 8001d30:	bd80      	pop	{r7, pc}
 8001d32:	bf00      	nop
 8001d34:	200002c4 	.word	0x200002c4
 8001d38:	20000740 	.word	0x20000740
 8001d3c:	40021000 	.word	0x40021000

08001d40 <startTTS>:


void startTTS()
{
 8001d40:	b580      	push	{r7, lr}
 8001d42:	b084      	sub	sp, #16
 8001d44:	af00      	add	r7, sp, #0
    char packit[8];
    int index=0;
 8001d46:	2300      	movs	r3, #0
 8001d48:	60fb      	str	r3, [r7, #12]

    packit[index++]= 0;
 8001d4a:	68fb      	ldr	r3, [r7, #12]
 8001d4c:	1c5a      	adds	r2, r3, #1
 8001d4e:	60fa      	str	r2, [r7, #12]
 8001d50:	3310      	adds	r3, #16
 8001d52:	443b      	add	r3, r7
 8001d54:	2200      	movs	r2, #0
 8001d56:	f803 2c0c 	strb.w	r2, [r3, #-12]
    packit[index++]= 0; // temporarily designated
 8001d5a:	68fb      	ldr	r3, [r7, #12]
 8001d5c:	1c5a      	adds	r2, r3, #1
 8001d5e:	60fa      	str	r2, [r7, #12]
 8001d60:	3310      	adds	r3, #16
 8001d62:	443b      	add	r3, r7
 8001d64:	2200      	movs	r2, #0
 8001d66:	f803 2c0c 	strb.w	r2, [r3, #-12]
    packit[index++]= 0;
 8001d6a:	68fb      	ldr	r3, [r7, #12]
 8001d6c:	1c5a      	adds	r2, r3, #1
 8001d6e:	60fa      	str	r2, [r7, #12]
 8001d70:	3310      	adds	r3, #16
 8001d72:	443b      	add	r3, r7
 8001d74:	2200      	movs	r2, #0
 8001d76:	f803 2c0c 	strb.w	r2, [r3, #-12]
    packit[index++]= 0;
 8001d7a:	68fb      	ldr	r3, [r7, #12]
 8001d7c:	1c5a      	adds	r2, r3, #1
 8001d7e:	60fa      	str	r2, [r7, #12]
 8001d80:	3310      	adds	r3, #16
 8001d82:	443b      	add	r3, r7
 8001d84:	2200      	movs	r2, #0
 8001d86:	f803 2c0c 	strb.w	r2, [r3, #-12]
    packit[index++]= 0;
 8001d8a:	68fb      	ldr	r3, [r7, #12]
 8001d8c:	1c5a      	adds	r2, r3, #1
 8001d8e:	60fa      	str	r2, [r7, #12]
 8001d90:	3310      	adds	r3, #16
 8001d92:	443b      	add	r3, r7
 8001d94:	2200      	movs	r2, #0
 8001d96:	f803 2c0c 	strb.w	r2, [r3, #-12]
    packit[index++]= 0;
 8001d9a:	68fb      	ldr	r3, [r7, #12]
 8001d9c:	1c5a      	adds	r2, r3, #1
 8001d9e:	60fa      	str	r2, [r7, #12]
 8001da0:	3310      	adds	r3, #16
 8001da2:	443b      	add	r3, r7
 8001da4:	2200      	movs	r2, #0
 8001da6:	f803 2c0c 	strb.w	r2, [r3, #-12]
    packit[index++]= 1;
 8001daa:	68fb      	ldr	r3, [r7, #12]
 8001dac:	1c5a      	adds	r2, r3, #1
 8001dae:	60fa      	str	r2, [r7, #12]
 8001db0:	3310      	adds	r3, #16
 8001db2:	443b      	add	r3, r7
 8001db4:	2201      	movs	r2, #1
 8001db6:	f803 2c0c 	strb.w	r2, [r3, #-12]
    packit[index++]= 0;
 8001dba:	68fb      	ldr	r3, [r7, #12]
 8001dbc:	1c5a      	adds	r2, r3, #1
 8001dbe:	60fa      	str	r2, [r7, #12]
 8001dc0:	3310      	adds	r3, #16
 8001dc2:	443b      	add	r3, r7
 8001dc4:	2200      	movs	r2, #0
 8001dc6:	f803 2c0c 	strb.w	r2, [r3, #-12]

//    if(!can->send8BytePackit(CANID8,packit))
//        can->reset();
    sendCan(5001, packit, 8, 1);
 8001dca:	1d39      	adds	r1, r7, #4
 8001dcc:	2301      	movs	r3, #1
 8001dce:	2208      	movs	r2, #8
 8001dd0:	f241 3089 	movw	r0, #5001	; 0x1389
 8001dd4:	f001 fa96 	bl	8003304 <sendCan>
}
 8001dd8:	bf00      	nop
 8001dda:	3710      	adds	r7, #16
 8001ddc:	46bd      	mov	sp, r7
 8001dde:	bd80      	pop	{r7, pc}

08001de0 <endTTS>:

void endTTS()
{
 8001de0:	b580      	push	{r7, lr}
 8001de2:	b084      	sub	sp, #16
 8001de4:	af00      	add	r7, sp, #0
    char packit[8];
    int index=0;
 8001de6:	2300      	movs	r3, #0
 8001de8:	60fb      	str	r3, [r7, #12]

    packit[index++]= 0;
 8001dea:	68fb      	ldr	r3, [r7, #12]
 8001dec:	1c5a      	adds	r2, r3, #1
 8001dee:	60fa      	str	r2, [r7, #12]
 8001df0:	3310      	adds	r3, #16
 8001df2:	443b      	add	r3, r7
 8001df4:	2200      	movs	r2, #0
 8001df6:	f803 2c0c 	strb.w	r2, [r3, #-12]
    packit[index++]= 0; // temporarily designated
 8001dfa:	68fb      	ldr	r3, [r7, #12]
 8001dfc:	1c5a      	adds	r2, r3, #1
 8001dfe:	60fa      	str	r2, [r7, #12]
 8001e00:	3310      	adds	r3, #16
 8001e02:	443b      	add	r3, r7
 8001e04:	2200      	movs	r2, #0
 8001e06:	f803 2c0c 	strb.w	r2, [r3, #-12]
    packit[index++]= 0;
 8001e0a:	68fb      	ldr	r3, [r7, #12]
 8001e0c:	1c5a      	adds	r2, r3, #1
 8001e0e:	60fa      	str	r2, [r7, #12]
 8001e10:	3310      	adds	r3, #16
 8001e12:	443b      	add	r3, r7
 8001e14:	2200      	movs	r2, #0
 8001e16:	f803 2c0c 	strb.w	r2, [r3, #-12]
    packit[index++]= 0;
 8001e1a:	68fb      	ldr	r3, [r7, #12]
 8001e1c:	1c5a      	adds	r2, r3, #1
 8001e1e:	60fa      	str	r2, [r7, #12]
 8001e20:	3310      	adds	r3, #16
 8001e22:	443b      	add	r3, r7
 8001e24:	2200      	movs	r2, #0
 8001e26:	f803 2c0c 	strb.w	r2, [r3, #-12]
    packit[index++]= 0;
 8001e2a:	68fb      	ldr	r3, [r7, #12]
 8001e2c:	1c5a      	adds	r2, r3, #1
 8001e2e:	60fa      	str	r2, [r7, #12]
 8001e30:	3310      	adds	r3, #16
 8001e32:	443b      	add	r3, r7
 8001e34:	2200      	movs	r2, #0
 8001e36:	f803 2c0c 	strb.w	r2, [r3, #-12]
    packit[index++]= 0;
 8001e3a:	68fb      	ldr	r3, [r7, #12]
 8001e3c:	1c5a      	adds	r2, r3, #1
 8001e3e:	60fa      	str	r2, [r7, #12]
 8001e40:	3310      	adds	r3, #16
 8001e42:	443b      	add	r3, r7
 8001e44:	2200      	movs	r2, #0
 8001e46:	f803 2c0c 	strb.w	r2, [r3, #-12]
    packit[index++]= 9;
 8001e4a:	68fb      	ldr	r3, [r7, #12]
 8001e4c:	1c5a      	adds	r2, r3, #1
 8001e4e:	60fa      	str	r2, [r7, #12]
 8001e50:	3310      	adds	r3, #16
 8001e52:	443b      	add	r3, r7
 8001e54:	2209      	movs	r2, #9
 8001e56:	f803 2c0c 	strb.w	r2, [r3, #-12]
    packit[index++]= 0;
 8001e5a:	68fb      	ldr	r3, [r7, #12]
 8001e5c:	1c5a      	adds	r2, r3, #1
 8001e5e:	60fa      	str	r2, [r7, #12]
 8001e60:	3310      	adds	r3, #16
 8001e62:	443b      	add	r3, r7
 8001e64:	2200      	movs	r2, #0
 8001e66:	f803 2c0c 	strb.w	r2, [r3, #-12]

//    if(!can->send8BytePackit(CANID8,packit))
//        can->reset();
    sendCan(5001, packit, 8, 1);
 8001e6a:	1d39      	adds	r1, r7, #4
 8001e6c:	2301      	movs	r3, #1
 8001e6e:	2208      	movs	r2, #8
 8001e70:	f241 3089 	movw	r0, #5001	; 0x1389
 8001e74:	f001 fa46 	bl	8003304 <sendCan>
}
 8001e78:	bf00      	nop
 8001e7a:	3710      	adds	r7, #16
 8001e7c:	46bd      	mov	sp, r7
 8001e7e:	bd80      	pop	{r7, pc}

08001e80 <parsePmm>:

void parsePmm(uint8_t *msg)
{
 8001e80:	b480      	push	{r7}
 8001e82:	b083      	sub	sp, #12
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	6078      	str	r0, [r7, #4]
    /* x / x / x / x / x / x / air,uv,relay state/ Battery */
    battery = msg[7];
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	3307      	adds	r3, #7
 8001e8c:	781b      	ldrb	r3, [r3, #0]
 8001e8e:	461a      	mov	r2, r3
 8001e90:	4b12      	ldr	r3, [pc, #72]	; (8001edc <parsePmm+0x5c>)
 8001e92:	601a      	str	r2, [r3, #0]
    sensor_state->air_purifier = (msg[6]&128)>>7;
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	3306      	adds	r3, #6
 8001e98:	781a      	ldrb	r2, [r3, #0]
 8001e9a:	4b11      	ldr	r3, [pc, #68]	; (8001ee0 <parsePmm+0x60>)
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	09d2      	lsrs	r2, r2, #7
 8001ea0:	b2d2      	uxtb	r2, r2
 8001ea2:	74da      	strb	r2, [r3, #19]
    sensor_state->uv = (msg[6]&64)>>6;
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	3306      	adds	r3, #6
 8001ea8:	781b      	ldrb	r3, [r3, #0]
 8001eaa:	119b      	asrs	r3, r3, #6
 8001eac:	b2da      	uxtb	r2, r3
 8001eae:	4b0c      	ldr	r3, [pc, #48]	; (8001ee0 <parsePmm+0x60>)
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	f002 0201 	and.w	r2, r2, #1
 8001eb6:	b2d2      	uxtb	r2, r2
 8001eb8:	749a      	strb	r2, [r3, #18]
    sensor_state->relay = (msg[6]&32)>>5;
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	3306      	adds	r3, #6
 8001ebe:	781b      	ldrb	r3, [r3, #0]
 8001ec0:	115b      	asrs	r3, r3, #5
 8001ec2:	b2da      	uxtb	r2, r3
 8001ec4:	4b06      	ldr	r3, [pc, #24]	; (8001ee0 <parsePmm+0x60>)
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	f002 0201 	and.w	r2, r2, #1
 8001ecc:	b2d2      	uxtb	r2, r2
 8001ece:	745a      	strb	r2, [r3, #17]
}
 8001ed0:	bf00      	nop
 8001ed2:	370c      	adds	r7, #12
 8001ed4:	46bd      	mov	sp, r7
 8001ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eda:	4770      	bx	lr
 8001edc:	20000320 	.word	0x20000320
 8001ee0:	2000031c 	.word	0x2000031c

08001ee4 <parseTop>:


void parseTop(uint8_t *msg)
{
 8001ee4:	b480      	push	{r7}
 8001ee6:	b085      	sub	sp, #20
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	6078      	str	r0, [r7, #4]
    /* x / x / x / x / x / x /touch sensor/PIR */
    for(int i=0; i<6; i++)
 8001eec:	2300      	movs	r3, #0
 8001eee:	60fb      	str	r3, [r7, #12]
 8001ef0:	e012      	b.n	8001f18 <parseTop+0x34>
        pir[i] = (msg[7]>>i)&1; // back is 0
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	3307      	adds	r3, #7
 8001ef6:	781b      	ldrb	r3, [r3, #0]
 8001ef8:	461a      	mov	r2, r3
 8001efa:	68fb      	ldr	r3, [r7, #12]
 8001efc:	fa42 f303 	asr.w	r3, r2, r3
 8001f00:	b2db      	uxtb	r3, r3
 8001f02:	f003 0301 	and.w	r3, r3, #1
 8001f06:	b2d9      	uxtb	r1, r3
 8001f08:	4a0a      	ldr	r2, [pc, #40]	; (8001f34 <parseTop+0x50>)
 8001f0a:	68fb      	ldr	r3, [r7, #12]
 8001f0c:	4413      	add	r3, r2
 8001f0e:	460a      	mov	r2, r1
 8001f10:	701a      	strb	r2, [r3, #0]
    for(int i=0; i<6; i++)
 8001f12:	68fb      	ldr	r3, [r7, #12]
 8001f14:	3301      	adds	r3, #1
 8001f16:	60fb      	str	r3, [r7, #12]
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	2b05      	cmp	r3, #5
 8001f1c:	dde9      	ble.n	8001ef2 <parseTop+0xe>
    touch = msg[6];
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	799a      	ldrb	r2, [r3, #6]
 8001f22:	4b05      	ldr	r3, [pc, #20]	; (8001f38 <parseTop+0x54>)
 8001f24:	701a      	strb	r2, [r3, #0]
}
 8001f26:	bf00      	nop
 8001f28:	3714      	adds	r7, #20
 8001f2a:	46bd      	mov	sp, r7
 8001f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f30:	4770      	bx	lr
 8001f32:	bf00      	nop
 8001f34:	20000314 	.word	0x20000314
 8001f38:	20000311 	.word	0x20000311

08001f3c <parseState>:


void parseState(uint8_t *msg)
{
 8001f3c:	b480      	push	{r7}
 8001f3e:	b083      	sub	sp, #12
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	6078      	str	r0, [r7, #4]
    /* x / x / x / x / charging relay / air,uv on off / speaker / robot state */
    robot_state = msg[7];
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	3307      	adds	r3, #7
 8001f48:	781b      	ldrb	r3, [r3, #0]
 8001f4a:	461a      	mov	r2, r3
 8001f4c:	4b19      	ldr	r3, [pc, #100]	; (8001fb4 <parseState+0x78>)
 8001f4e:	601a      	str	r2, [r3, #0]
    air_sw = (msg[5] & 128)>>7;
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	3305      	adds	r3, #5
 8001f54:	781b      	ldrb	r3, [r3, #0]
 8001f56:	09db      	lsrs	r3, r3, #7
 8001f58:	b2da      	uxtb	r2, r3
 8001f5a:	4b17      	ldr	r3, [pc, #92]	; (8001fb8 <parseState+0x7c>)
 8001f5c:	701a      	strb	r2, [r3, #0]
    uv_sw = (msg[5] & 64)>>6;
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	3305      	adds	r3, #5
 8001f62:	781b      	ldrb	r3, [r3, #0]
 8001f64:	119b      	asrs	r3, r3, #6
 8001f66:	b2db      	uxtb	r3, r3
 8001f68:	f003 0301 	and.w	r3, r3, #1
 8001f6c:	b2da      	uxtb	r2, r3
 8001f6e:	4b13      	ldr	r3, [pc, #76]	; (8001fbc <parseState+0x80>)
 8001f70:	701a      	strb	r2, [r3, #0]
    charge_relay_sw = (msg[4] & 128)>>7;
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	3304      	adds	r3, #4
 8001f76:	781b      	ldrb	r3, [r3, #0]
 8001f78:	09db      	lsrs	r3, r3, #7
 8001f7a:	b2da      	uxtb	r2, r3
 8001f7c:	4b10      	ldr	r3, [pc, #64]	; (8001fc0 <parseState+0x84>)
 8001f7e:	701a      	strb	r2, [r3, #0]
    charger_sw = (msg[4] & 64)>>6;
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	3304      	adds	r3, #4
 8001f84:	781b      	ldrb	r3, [r3, #0]
 8001f86:	119b      	asrs	r3, r3, #6
 8001f88:	b2db      	uxtb	r3, r3
 8001f8a:	f003 0301 	and.w	r3, r3, #1
 8001f8e:	b2da      	uxtb	r2, r3
 8001f90:	4b0c      	ldr	r3, [pc, #48]	; (8001fc4 <parseState+0x88>)
 8001f92:	701a      	strb	r2, [r3, #0]
    check_docking_sig = (msg[4] & 32)>>5;
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	3304      	adds	r3, #4
 8001f98:	781b      	ldrb	r3, [r3, #0]
 8001f9a:	115b      	asrs	r3, r3, #5
 8001f9c:	b2db      	uxtb	r3, r3
 8001f9e:	f003 0301 	and.w	r3, r3, #1
 8001fa2:	b2da      	uxtb	r2, r3
 8001fa4:	4b08      	ldr	r3, [pc, #32]	; (8001fc8 <parseState+0x8c>)
 8001fa6:	701a      	strb	r2, [r3, #0]
    //fan_duty = msg[3] / 100.0;
    //controlFan(air_sw);
}
 8001fa8:	bf00      	nop
 8001faa:	370c      	adds	r7, #12
 8001fac:	46bd      	mov	sp, r7
 8001fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb2:	4770      	bx	lr
 8001fb4:	20000308 	.word	0x20000308
 8001fb8:	2000030c 	.word	0x2000030c
 8001fbc:	2000030d 	.word	0x2000030d
 8001fc0:	2000030e 	.word	0x2000030e
 8001fc4:	2000030f 	.word	0x2000030f
 8001fc8:	20000310 	.word	0x20000310

08001fcc <controlMotor>:

void controlMotor()
{
 8001fcc:	b598      	push	{r3, r4, r7, lr}
 8001fce:	af00      	add	r7, sp, #0
    static int count = 0;
   // printf("motor_sw=%d, motor_break=%d\n", motor_sw, motor_break);
    //printf("cmd_motor_rpm_left=%d, cmd_motor_rpm_right=%d\n", (int)motor.cmd_motor_rpm_left, (int)motor.cmd_motor_rpm_right);
    if(motor_sw)
 8001fd0:	4b33      	ldr	r3, [pc, #204]	; (80020a0 <controlMotor+0xd4>)
 8001fd2:	781b      	ldrb	r3, [r3, #0]
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d05c      	beq.n	8002092 <controlMotor+0xc6>
    {
        if(motor_disable_flag)
 8001fd8:	4b32      	ldr	r3, [pc, #200]	; (80020a4 <controlMotor+0xd8>)
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d004      	beq.n	8001fea <controlMotor+0x1e>
        {
        	//printf("enable\n");
            enable();
 8001fe0:	f002 fad8 	bl	8004594 <enable>
            motor_disable_flag = 0;
 8001fe4:	4b2f      	ldr	r3, [pc, #188]	; (80020a4 <controlMotor+0xd8>)
 8001fe6:	2200      	movs	r2, #0
 8001fe8:	601a      	str	r2, [r3, #0]
        }
        if(motor_break == 1)
 8001fea:	4b2f      	ldr	r3, [pc, #188]	; (80020a8 <controlMotor+0xdc>)
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	2b01      	cmp	r3, #1
 8001ff0:	d11c      	bne.n	800202c <controlMotor+0x60>
        {
            control((int)motor.cmd_motor_rpm_left,(int)motor.cmd_motor_rpm_right);
 8001ff2:	4b2e      	ldr	r3, [pc, #184]	; (80020ac <controlMotor+0xe0>)
 8001ff4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ff8:	4610      	mov	r0, r2
 8001ffa:	4619      	mov	r1, r3
 8001ffc:	f7fe fdcc 	bl	8000b98 <__aeabi_d2iz>
 8002000:	4603      	mov	r3, r0
 8002002:	b21c      	sxth	r4, r3
 8002004:	4b29      	ldr	r3, [pc, #164]	; (80020ac <controlMotor+0xe0>)
 8002006:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 800200a:	4610      	mov	r0, r2
 800200c:	4619      	mov	r1, r3
 800200e:	f7fe fdc3 	bl	8000b98 <__aeabi_d2iz>
 8002012:	4603      	mov	r3, r0
 8002014:	b21b      	sxth	r3, r3
 8002016:	4619      	mov	r1, r3
 8002018:	4620      	mov	r0, r4
 800201a:	f002 fc5b 	bl	80048d4 <control>
            motor_break = 2;
 800201e:	4b22      	ldr	r3, [pc, #136]	; (80020a8 <controlMotor+0xdc>)
 8002020:	2202      	movs	r2, #2
 8002022:	601a      	str	r2, [r3, #0]
            count = 0;
 8002024:	4b22      	ldr	r3, [pc, #136]	; (80020b0 <controlMotor+0xe4>)
 8002026:	2200      	movs	r2, #0
 8002028:	601a      	str	r2, [r3, #0]
    {
        disable();
        motor_disable_flag = 1;
     //   printf("disable==1\n");
    }
}
 800202a:	e037      	b.n	800209c <controlMotor+0xd0>
        else if(motor_break == 2)
 800202c:	4b1e      	ldr	r3, [pc, #120]	; (80020a8 <controlMotor+0xdc>)
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	2b02      	cmp	r3, #2
 8002032:	d122      	bne.n	800207a <controlMotor+0xae>
            count++;
 8002034:	4b1e      	ldr	r3, [pc, #120]	; (80020b0 <controlMotor+0xe4>)
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	3301      	adds	r3, #1
 800203a:	4a1d      	ldr	r2, [pc, #116]	; (80020b0 <controlMotor+0xe4>)
 800203c:	6013      	str	r3, [r2, #0]
            control((int)motor.cmd_motor_rpm_left,(int)motor.cmd_motor_rpm_right);
 800203e:	4b1b      	ldr	r3, [pc, #108]	; (80020ac <controlMotor+0xe0>)
 8002040:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002044:	4610      	mov	r0, r2
 8002046:	4619      	mov	r1, r3
 8002048:	f7fe fda6 	bl	8000b98 <__aeabi_d2iz>
 800204c:	4603      	mov	r3, r0
 800204e:	b21c      	sxth	r4, r3
 8002050:	4b16      	ldr	r3, [pc, #88]	; (80020ac <controlMotor+0xe0>)
 8002052:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8002056:	4610      	mov	r0, r2
 8002058:	4619      	mov	r1, r3
 800205a:	f7fe fd9d 	bl	8000b98 <__aeabi_d2iz>
 800205e:	4603      	mov	r3, r0
 8002060:	b21b      	sxth	r3, r3
 8002062:	4619      	mov	r1, r3
 8002064:	4620      	mov	r0, r4
 8002066:	f002 fc35 	bl	80048d4 <control>
            if(count == 20)
 800206a:	4b11      	ldr	r3, [pc, #68]	; (80020b0 <controlMotor+0xe4>)
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	2b14      	cmp	r3, #20
 8002070:	d114      	bne.n	800209c <controlMotor+0xd0>
                motor_break = 3;
 8002072:	4b0d      	ldr	r3, [pc, #52]	; (80020a8 <controlMotor+0xdc>)
 8002074:	2203      	movs	r2, #3
 8002076:	601a      	str	r2, [r3, #0]
}
 8002078:	e010      	b.n	800209c <controlMotor+0xd0>
        else if(motor_break == 3)
 800207a:	4b0b      	ldr	r3, [pc, #44]	; (80020a8 <controlMotor+0xdc>)
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	2b03      	cmp	r3, #3
 8002080:	d10c      	bne.n	800209c <controlMotor+0xd0>
            control(0,0);
 8002082:	2100      	movs	r1, #0
 8002084:	2000      	movs	r0, #0
 8002086:	f002 fc25 	bl	80048d4 <control>
            count = 0;
 800208a:	4b09      	ldr	r3, [pc, #36]	; (80020b0 <controlMotor+0xe4>)
 800208c:	2200      	movs	r2, #0
 800208e:	601a      	str	r2, [r3, #0]
}
 8002090:	e004      	b.n	800209c <controlMotor+0xd0>
        disable();
 8002092:	f002 fae3 	bl	800465c <disable>
        motor_disable_flag = 1;
 8002096:	4b03      	ldr	r3, [pc, #12]	; (80020a4 <controlMotor+0xd8>)
 8002098:	2201      	movs	r2, #1
 800209a:	601a      	str	r2, [r3, #0]
}
 800209c:	bf00      	nop
 800209e:	bd98      	pop	{r3, r4, r7, pc}
 80020a0:	20000000 	.word	0x20000000
 80020a4:	20000304 	.word	0x20000304
 80020a8:	20000300 	.word	0x20000300
 80020ac:	20000330 	.word	0x20000330
 80020b0:	20000398 	.word	0x20000398
 80020b4:	00000000 	.word	0x00000000

080020b8 <toRPM>:


int toRPM()
{
 80020b8:	b5b0      	push	{r4, r5, r7, lr}
 80020ba:	af00      	add	r7, sp, #0
//    printf("toRPMtoRPMtoRPMtoRPMtoRPMtoRPMtoRPMtoRPMtoRPMtoRPM\n");
//	printf("toRPM left right: %f %f", motor.cmd_motor_rpm_left , motor.cmd_motor_rpm_right);
    motor.cmd_motor_rpm_right = (60/(2*Math_PI*WHEEL_RADIUS)) * (motor.cmd_v + (WHEEL_DISTANCE/2)*motor.cmd_w);
 80020bc:	4b24      	ldr	r3, [pc, #144]	; (8002150 <toRPM+0x98>)
 80020be:	e9d3 4508 	ldrd	r4, r5, [r3, #32]
 80020c2:	4b23      	ldr	r3, [pc, #140]	; (8002150 <toRPM+0x98>)
 80020c4:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 80020c8:	a31d      	add	r3, pc, #116	; (adr r3, 8002140 <toRPM+0x88>)
 80020ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020ce:	f7fe fab3 	bl	8000638 <__aeabi_dmul>
 80020d2:	4602      	mov	r2, r0
 80020d4:	460b      	mov	r3, r1
 80020d6:	4620      	mov	r0, r4
 80020d8:	4629      	mov	r1, r5
 80020da:	f7fe f8f7 	bl	80002cc <__adddf3>
 80020de:	4602      	mov	r2, r0
 80020e0:	460b      	mov	r3, r1
 80020e2:	4610      	mov	r0, r2
 80020e4:	4619      	mov	r1, r3
 80020e6:	a318      	add	r3, pc, #96	; (adr r3, 8002148 <toRPM+0x90>)
 80020e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020ec:	f7fe faa4 	bl	8000638 <__aeabi_dmul>
 80020f0:	4602      	mov	r2, r0
 80020f2:	460b      	mov	r3, r1
 80020f4:	4916      	ldr	r1, [pc, #88]	; (8002150 <toRPM+0x98>)
 80020f6:	e9c1 2302 	strd	r2, r3, [r1, #8]
    motor.cmd_motor_rpm_left = (60/(2*Math_PI*WHEEL_RADIUS)) * (motor.cmd_v - (WHEEL_DISTANCE/2)*motor.cmd_w);
 80020fa:	4b15      	ldr	r3, [pc, #84]	; (8002150 <toRPM+0x98>)
 80020fc:	e9d3 4508 	ldrd	r4, r5, [r3, #32]
 8002100:	4b13      	ldr	r3, [pc, #76]	; (8002150 <toRPM+0x98>)
 8002102:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 8002106:	a30e      	add	r3, pc, #56	; (adr r3, 8002140 <toRPM+0x88>)
 8002108:	e9d3 2300 	ldrd	r2, r3, [r3]
 800210c:	f7fe fa94 	bl	8000638 <__aeabi_dmul>
 8002110:	4602      	mov	r2, r0
 8002112:	460b      	mov	r3, r1
 8002114:	4620      	mov	r0, r4
 8002116:	4629      	mov	r1, r5
 8002118:	f7fe f8d6 	bl	80002c8 <__aeabi_dsub>
 800211c:	4602      	mov	r2, r0
 800211e:	460b      	mov	r3, r1
 8002120:	4610      	mov	r0, r2
 8002122:	4619      	mov	r1, r3
 8002124:	a308      	add	r3, pc, #32	; (adr r3, 8002148 <toRPM+0x90>)
 8002126:	e9d3 2300 	ldrd	r2, r3, [r3]
 800212a:	f7fe fa85 	bl	8000638 <__aeabi_dmul>
 800212e:	4602      	mov	r2, r0
 8002130:	460b      	mov	r3, r1
 8002132:	4907      	ldr	r1, [pc, #28]	; (8002150 <toRPM+0x98>)
 8002134:	e9c1 2300 	strd	r2, r3, [r1]
    return 0;
 8002138:	2300      	movs	r3, #0
}
 800213a:	4618      	mov	r0, r3
 800213c:	bdb0      	pop	{r4, r5, r7, pc}
 800213e:	bf00      	nop
 8002140:	0e560419 	.word	0x0e560419
 8002144:	3fcdb22d 	.word	0x3fcdb22d
 8002148:	31bcaa49 	.word	0x31bcaa49
 800214c:	40625d31 	.word	0x40625d31
 8002150:	20000330 	.word	0x20000330

08002154 <parseCmdvel>:

void parseCmdvel(uint8_t *msg)
{
 8002154:	b580      	push	{r7, lr}
 8002156:	b084      	sub	sp, #16
 8002158:	af00      	add	r7, sp, #0
 800215a:	6078      	str	r0, [r7, #4]
    /*cmd_v lower/cmd_v upper/cmd_w lower/cmd_w upper/ x / x / x / x */
    int16_t temp;
    temp = ((int16_t)msg[0]|(int16_t)msg[1]<<8);
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	781b      	ldrb	r3, [r3, #0]
 8002160:	b21a      	sxth	r2, r3
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	3301      	adds	r3, #1
 8002166:	781b      	ldrb	r3, [r3, #0]
 8002168:	021b      	lsls	r3, r3, #8
 800216a:	b21b      	sxth	r3, r3
 800216c:	4313      	orrs	r3, r2
 800216e:	81fb      	strh	r3, [r7, #14]
    motor.cmd_v = (double)temp/SIGNIFICANT_FIGURES;
 8002170:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002174:	4618      	mov	r0, r3
 8002176:	f7fe f9f5 	bl	8000564 <__aeabi_i2d>
 800217a:	f04f 0200 	mov.w	r2, #0
 800217e:	4b17      	ldr	r3, [pc, #92]	; (80021dc <parseCmdvel+0x88>)
 8002180:	f7fe fb84 	bl	800088c <__aeabi_ddiv>
 8002184:	4602      	mov	r2, r0
 8002186:	460b      	mov	r3, r1
 8002188:	4915      	ldr	r1, [pc, #84]	; (80021e0 <parseCmdvel+0x8c>)
 800218a:	e9c1 2308 	strd	r2, r3, [r1, #32]
    temp = ((int16_t)msg[2]|(int16_t)msg[3]<<8);
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	3302      	adds	r3, #2
 8002192:	781b      	ldrb	r3, [r3, #0]
 8002194:	b21a      	sxth	r2, r3
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	3303      	adds	r3, #3
 800219a:	781b      	ldrb	r3, [r3, #0]
 800219c:	021b      	lsls	r3, r3, #8
 800219e:	b21b      	sxth	r3, r3
 80021a0:	4313      	orrs	r3, r2
 80021a2:	81fb      	strh	r3, [r7, #14]
    motor.cmd_w = (double)temp/SIGNIFICANT_FIGURES;
 80021a4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80021a8:	4618      	mov	r0, r3
 80021aa:	f7fe f9db 	bl	8000564 <__aeabi_i2d>
 80021ae:	f04f 0200 	mov.w	r2, #0
 80021b2:	4b0a      	ldr	r3, [pc, #40]	; (80021dc <parseCmdvel+0x88>)
 80021b4:	f7fe fb6a 	bl	800088c <__aeabi_ddiv>
 80021b8:	4602      	mov	r2, r0
 80021ba:	460b      	mov	r3, r1
 80021bc:	4908      	ldr	r1, [pc, #32]	; (80021e0 <parseCmdvel+0x8c>)
 80021be:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
    motor_sw = msg[4];
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	791a      	ldrb	r2, [r3, #4]
 80021c6:	4b07      	ldr	r3, [pc, #28]	; (80021e4 <parseCmdvel+0x90>)
 80021c8:	701a      	strb	r2, [r3, #0]
    toRPM();
 80021ca:	f7ff ff75 	bl	80020b8 <toRPM>
    motor_break = 1;
 80021ce:	4b06      	ldr	r3, [pc, #24]	; (80021e8 <parseCmdvel+0x94>)
 80021d0:	2201      	movs	r2, #1
 80021d2:	601a      	str	r2, [r3, #0]
}
 80021d4:	bf00      	nop
 80021d6:	3710      	adds	r7, #16
 80021d8:	46bd      	mov	sp, r7
 80021da:	bd80      	pop	{r7, pc}
 80021dc:	40590000 	.word	0x40590000
 80021e0:	20000330 	.word	0x20000330
 80021e4:	20000000 	.word	0x20000000
 80021e8:	20000300 	.word	0x20000300

080021ec <sendEnc>:



void sendEnc(int id)
{
 80021ec:	b590      	push	{r4, r7, lr}
 80021ee:	b087      	sub	sp, #28
 80021f0:	af00      	add	r7, sp, #0
 80021f2:	6078      	str	r0, [r7, #4]
    /*enc_v lower/enc_v upper/enc_w lower/enc_w upper/Undefined/Undefined/Undefined/Undefined*/
    char packit[8];
    int index=0;
 80021f4:	2300      	movs	r3, #0
 80021f6:	617b      	str	r3, [r7, #20]

    packit[index++]= ((int16_t)(motor.real_v*SIGNIFICANT_FIGURES)) & 0xff;
 80021f8:	4b5c      	ldr	r3, [pc, #368]	; (800236c <sendEnc+0x180>)
 80021fa:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	; 0x30
 80021fe:	f04f 0200 	mov.w	r2, #0
 8002202:	4b5b      	ldr	r3, [pc, #364]	; (8002370 <sendEnc+0x184>)
 8002204:	f7fe fa18 	bl	8000638 <__aeabi_dmul>
 8002208:	4602      	mov	r2, r0
 800220a:	460b      	mov	r3, r1
 800220c:	4610      	mov	r0, r2
 800220e:	4619      	mov	r1, r3
 8002210:	f7fe fcc2 	bl	8000b98 <__aeabi_d2iz>
 8002214:	4603      	mov	r3, r0
 8002216:	b219      	sxth	r1, r3
 8002218:	697b      	ldr	r3, [r7, #20]
 800221a:	1c5a      	adds	r2, r3, #1
 800221c:	617a      	str	r2, [r7, #20]
 800221e:	b2ca      	uxtb	r2, r1
 8002220:	3318      	adds	r3, #24
 8002222:	443b      	add	r3, r7
 8002224:	f803 2c0c 	strb.w	r2, [r3, #-12]
    packit[index++]= ((int16_t)(motor.real_v*SIGNIFICANT_FIGURES))>>8 & 0xff;
 8002228:	4b50      	ldr	r3, [pc, #320]	; (800236c <sendEnc+0x180>)
 800222a:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	; 0x30
 800222e:	f04f 0200 	mov.w	r2, #0
 8002232:	4b4f      	ldr	r3, [pc, #316]	; (8002370 <sendEnc+0x184>)
 8002234:	f7fe fa00 	bl	8000638 <__aeabi_dmul>
 8002238:	4602      	mov	r2, r0
 800223a:	460b      	mov	r3, r1
 800223c:	4610      	mov	r0, r2
 800223e:	4619      	mov	r1, r3
 8002240:	f7fe fcaa 	bl	8000b98 <__aeabi_d2iz>
 8002244:	4603      	mov	r3, r0
 8002246:	b21b      	sxth	r3, r3
 8002248:	121b      	asrs	r3, r3, #8
 800224a:	b219      	sxth	r1, r3
 800224c:	697b      	ldr	r3, [r7, #20]
 800224e:	1c5a      	adds	r2, r3, #1
 8002250:	617a      	str	r2, [r7, #20]
 8002252:	b2ca      	uxtb	r2, r1
 8002254:	3318      	adds	r3, #24
 8002256:	443b      	add	r3, r7
 8002258:	f803 2c0c 	strb.w	r2, [r3, #-12]
    packit[index++]= ((int16_t)(motor.real_w*SIGNIFICANT_FIGURES)) & 0xff;
 800225c:	4b43      	ldr	r3, [pc, #268]	; (800236c <sendEnc+0x180>)
 800225e:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 8002262:	f04f 0200 	mov.w	r2, #0
 8002266:	4b42      	ldr	r3, [pc, #264]	; (8002370 <sendEnc+0x184>)
 8002268:	f7fe f9e6 	bl	8000638 <__aeabi_dmul>
 800226c:	4602      	mov	r2, r0
 800226e:	460b      	mov	r3, r1
 8002270:	4610      	mov	r0, r2
 8002272:	4619      	mov	r1, r3
 8002274:	f7fe fc90 	bl	8000b98 <__aeabi_d2iz>
 8002278:	4603      	mov	r3, r0
 800227a:	b219      	sxth	r1, r3
 800227c:	697b      	ldr	r3, [r7, #20]
 800227e:	1c5a      	adds	r2, r3, #1
 8002280:	617a      	str	r2, [r7, #20]
 8002282:	b2ca      	uxtb	r2, r1
 8002284:	3318      	adds	r3, #24
 8002286:	443b      	add	r3, r7
 8002288:	f803 2c0c 	strb.w	r2, [r3, #-12]
    packit[index++]= ((int16_t)(motor.real_w*SIGNIFICANT_FIGURES))>>8 & 0xff;
 800228c:	4b37      	ldr	r3, [pc, #220]	; (800236c <sendEnc+0x180>)
 800228e:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 8002292:	f04f 0200 	mov.w	r2, #0
 8002296:	4b36      	ldr	r3, [pc, #216]	; (8002370 <sendEnc+0x184>)
 8002298:	f7fe f9ce 	bl	8000638 <__aeabi_dmul>
 800229c:	4602      	mov	r2, r0
 800229e:	460b      	mov	r3, r1
 80022a0:	4610      	mov	r0, r2
 80022a2:	4619      	mov	r1, r3
 80022a4:	f7fe fc78 	bl	8000b98 <__aeabi_d2iz>
 80022a8:	4603      	mov	r3, r0
 80022aa:	b21b      	sxth	r3, r3
 80022ac:	121b      	asrs	r3, r3, #8
 80022ae:	b219      	sxth	r1, r3
 80022b0:	697b      	ldr	r3, [r7, #20]
 80022b2:	1c5a      	adds	r2, r3, #1
 80022b4:	617a      	str	r2, [r7, #20]
 80022b6:	b2ca      	uxtb	r2, r1
 80022b8:	3318      	adds	r3, #24
 80022ba:	443b      	add	r3, r7
 80022bc:	f803 2c0c 	strb.w	r2, [r3, #-12]
    packit[index++]= (sensor_state->motor[1]<<1) | sensor_state->motor[0];
 80022c0:	4b2c      	ldr	r3, [pc, #176]	; (8002374 <sendEnc+0x188>)
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	7c1b      	ldrb	r3, [r3, #16]
 80022c6:	005b      	lsls	r3, r3, #1
 80022c8:	b25a      	sxtb	r2, r3
 80022ca:	4b2a      	ldr	r3, [pc, #168]	; (8002374 <sendEnc+0x188>)
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	7bdb      	ldrb	r3, [r3, #15]
 80022d0:	b25b      	sxtb	r3, r3
 80022d2:	4313      	orrs	r3, r2
 80022d4:	b259      	sxtb	r1, r3
 80022d6:	697b      	ldr	r3, [r7, #20]
 80022d8:	1c5a      	adds	r2, r3, #1
 80022da:	617a      	str	r2, [r7, #20]
 80022dc:	b2ca      	uxtb	r2, r1
 80022de:	3318      	adds	r3, #24
 80022e0:	443b      	add	r3, r7
 80022e2:	f803 2c0c 	strb.w	r2, [r3, #-12]
    packit[index++]= motor.RCURR * 100;
 80022e6:	4b21      	ldr	r3, [pc, #132]	; (800236c <sendEnc+0x180>)
 80022e8:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	; 0x48
 80022ec:	f04f 0200 	mov.w	r2, #0
 80022f0:	4b1f      	ldr	r3, [pc, #124]	; (8002370 <sendEnc+0x184>)
 80022f2:	f7fe f9a1 	bl	8000638 <__aeabi_dmul>
 80022f6:	4602      	mov	r2, r0
 80022f8:	460b      	mov	r3, r1
 80022fa:	4610      	mov	r0, r2
 80022fc:	4619      	mov	r1, r3
 80022fe:	697c      	ldr	r4, [r7, #20]
 8002300:	1c63      	adds	r3, r4, #1
 8002302:	617b      	str	r3, [r7, #20]
 8002304:	f7fe fc70 	bl	8000be8 <__aeabi_d2uiz>
 8002308:	4603      	mov	r3, r0
 800230a:	b2da      	uxtb	r2, r3
 800230c:	f104 0318 	add.w	r3, r4, #24
 8002310:	443b      	add	r3, r7
 8002312:	f803 2c0c 	strb.w	r2, [r3, #-12]
    packit[index++]= motor.LCURR * 100;
 8002316:	4b15      	ldr	r3, [pc, #84]	; (800236c <sendEnc+0x180>)
 8002318:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	; 0x50
 800231c:	f04f 0200 	mov.w	r2, #0
 8002320:	4b13      	ldr	r3, [pc, #76]	; (8002370 <sendEnc+0x184>)
 8002322:	f7fe f989 	bl	8000638 <__aeabi_dmul>
 8002326:	4602      	mov	r2, r0
 8002328:	460b      	mov	r3, r1
 800232a:	4610      	mov	r0, r2
 800232c:	4619      	mov	r1, r3
 800232e:	697c      	ldr	r4, [r7, #20]
 8002330:	1c63      	adds	r3, r4, #1
 8002332:	617b      	str	r3, [r7, #20]
 8002334:	f7fe fc58 	bl	8000be8 <__aeabi_d2uiz>
 8002338:	4603      	mov	r3, r0
 800233a:	b2da      	uxtb	r2, r3
 800233c:	f104 0318 	add.w	r3, r4, #24
 8002340:	443b      	add	r3, r7
 8002342:	f803 2c0c 	strb.w	r2, [r3, #-12]
    packit[index++]=0;
 8002346:	697b      	ldr	r3, [r7, #20]
 8002348:	1c5a      	adds	r2, r3, #1
 800234a:	617a      	str	r2, [r7, #20]
 800234c:	3318      	adds	r3, #24
 800234e:	443b      	add	r3, r7
 8002350:	2200      	movs	r2, #0
 8002352:	f803 2c0c 	strb.w	r2, [r3, #-12]

    sendCan(id, packit, 8, 1);//test
 8002356:	6878      	ldr	r0, [r7, #4]
 8002358:	f107 010c 	add.w	r1, r7, #12
 800235c:	2301      	movs	r3, #1
 800235e:	2208      	movs	r2, #8
 8002360:	f000 ffd0 	bl	8003304 <sendCan>
}
 8002364:	bf00      	nop
 8002366:	371c      	adds	r7, #28
 8002368:	46bd      	mov	sp, r7
 800236a:	bd90      	pop	{r4, r7, pc}
 800236c:	20000330 	.word	0x20000330
 8002370:	40590000 	.word	0x40590000
 8002374:	2000031c 	.word	0x2000031c

08002378 <toVW>:


int toVW(void)
{
 8002378:	b580      	push	{r7, lr}
 800237a:	af00      	add	r7, sp, #0

    motor.real_motor_rpm_left=(double)motor.LRPM;
 800237c:	4b26      	ldr	r3, [pc, #152]	; (8002418 <toVW+0xa0>)
 800237e:	f9b3 3042 	ldrsh.w	r3, [r3, #66]	; 0x42
 8002382:	4618      	mov	r0, r3
 8002384:	f7fe f8ee 	bl	8000564 <__aeabi_i2d>
 8002388:	4602      	mov	r2, r0
 800238a:	460b      	mov	r3, r1
 800238c:	4922      	ldr	r1, [pc, #136]	; (8002418 <toVW+0xa0>)
 800238e:	e9c1 2304 	strd	r2, r3, [r1, #16]
    motor.real_motor_rpm_right=(double)motor.RRPM;
 8002392:	4b21      	ldr	r3, [pc, #132]	; (8002418 <toVW+0xa0>)
 8002394:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	; 0x40
 8002398:	4618      	mov	r0, r3
 800239a:	f7fe f8e3 	bl	8000564 <__aeabi_i2d>
 800239e:	4602      	mov	r2, r0
 80023a0:	460b      	mov	r3, r1
 80023a2:	491d      	ldr	r1, [pc, #116]	; (8002418 <toVW+0xa0>)
 80023a4:	e9c1 2306 	strd	r2, r3, [r1, #24]

    motor.real_v = (motor.real_motor_rpm_left+motor.real_motor_rpm_right)*(Math_PI*WHEEL_RADIUS/60);
 80023a8:	4b1b      	ldr	r3, [pc, #108]	; (8002418 <toVW+0xa0>)
 80023aa:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 80023ae:	4b1a      	ldr	r3, [pc, #104]	; (8002418 <toVW+0xa0>)
 80023b0:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 80023b4:	f7fd ff8a 	bl	80002cc <__adddf3>
 80023b8:	4602      	mov	r2, r0
 80023ba:	460b      	mov	r3, r1
 80023bc:	4610      	mov	r0, r2
 80023be:	4619      	mov	r1, r3
 80023c0:	a311      	add	r3, pc, #68	; (adr r3, 8002408 <toVW+0x90>)
 80023c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023c6:	f7fe f937 	bl	8000638 <__aeabi_dmul>
 80023ca:	4602      	mov	r2, r0
 80023cc:	460b      	mov	r3, r1
 80023ce:	4912      	ldr	r1, [pc, #72]	; (8002418 <toVW+0xa0>)
 80023d0:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
    motor.real_w = (motor.real_motor_rpm_right-motor.real_motor_rpm_left)*((Math_PI*WHEEL_RADIUS)/(30*WHEEL_DISTANCE));
 80023d4:	4b10      	ldr	r3, [pc, #64]	; (8002418 <toVW+0xa0>)
 80023d6:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 80023da:	4b0f      	ldr	r3, [pc, #60]	; (8002418 <toVW+0xa0>)
 80023dc:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 80023e0:	f7fd ff72 	bl	80002c8 <__aeabi_dsub>
 80023e4:	4602      	mov	r2, r0
 80023e6:	460b      	mov	r3, r1
 80023e8:	4610      	mov	r0, r2
 80023ea:	4619      	mov	r1, r3
 80023ec:	a308      	add	r3, pc, #32	; (adr r3, 8002410 <toVW+0x98>)
 80023ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023f2:	f7fe f921 	bl	8000638 <__aeabi_dmul>
 80023f6:	4602      	mov	r2, r0
 80023f8:	460b      	mov	r3, r1
 80023fa:	4907      	ldr	r1, [pc, #28]	; (8002418 <toVW+0xa0>)
 80023fc:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
    return 0;
 8002400:	2300      	movs	r3, #0
}
 8002402:	4618      	mov	r0, r3
 8002404:	bd80      	pop	{r7, pc}
 8002406:	bf00      	nop
 8002408:	306c65e9 	.word	0x306c65e9
 800240c:	3f6be16e 	.word	0x3f6be16e
 8002410:	5313b470 	.word	0x5313b470
 8002414:	3f8e0b32 	.word	0x3f8e0b32
 8002418:	20000330 	.word	0x20000330

0800241c <parseEnc>:


void parseEnc(uint8_t *msg)
{
 800241c:	b580      	push	{r7, lr}
 800241e:	b082      	sub	sp, #8
 8002420:	af00      	add	r7, sp, #0
 8002422:	6078      	str	r0, [r7, #4]
    /*PID(216)/Motor1 status/Motor1 rpm lower/Motor1 rpm upper/Motor2 status/Motor2 rpm lower/Motor2 rpm upper/temperature(deg)*/
    if(msg[0]==PID_PNT_MONITOR)
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	781b      	ldrb	r3, [r3, #0]
 8002428:	2bd8      	cmp	r3, #216	; 0xd8
 800242a:	d132      	bne.n	8002492 <parseEnc+0x76>
    {

        motor.LRPM=((int16_t)msg[2] | ((int16_t)msg[3]<<8));
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	3302      	adds	r3, #2
 8002430:	781b      	ldrb	r3, [r3, #0]
 8002432:	b21a      	sxth	r2, r3
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	3303      	adds	r3, #3
 8002438:	781b      	ldrb	r3, [r3, #0]
 800243a:	021b      	lsls	r3, r3, #8
 800243c:	b21b      	sxth	r3, r3
 800243e:	4313      	orrs	r3, r2
 8002440:	b21a      	sxth	r2, r3
 8002442:	4b30      	ldr	r3, [pc, #192]	; (8002504 <parseEnc+0xe8>)
 8002444:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42
        motor.RRPM=((int16_t)msg[5] | ((int16_t)msg[6]<<8));
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	3305      	adds	r3, #5
 800244c:	781b      	ldrb	r3, [r3, #0]
 800244e:	b21a      	sxth	r2, r3
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	3306      	adds	r3, #6
 8002454:	781b      	ldrb	r3, [r3, #0]
 8002456:	021b      	lsls	r3, r3, #8
 8002458:	b21b      	sxth	r3, r3
 800245a:	4313      	orrs	r3, r2
 800245c:	b21a      	sxth	r2, r3
 800245e:	4b29      	ldr	r3, [pc, #164]	; (8002504 <parseEnc+0xe8>)
 8002460:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
        motor.LRPM=-1*(motor.LRPM);
 8002464:	4b27      	ldr	r3, [pc, #156]	; (8002504 <parseEnc+0xe8>)
 8002466:	f9b3 3042 	ldrsh.w	r3, [r3, #66]	; 0x42
 800246a:	b29b      	uxth	r3, r3
 800246c:	425b      	negs	r3, r3
 800246e:	b29b      	uxth	r3, r3
 8002470:	b21a      	sxth	r2, r3
 8002472:	4b24      	ldr	r3, [pc, #144]	; (8002504 <parseEnc+0xe8>)
 8002474:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42
        sensor_state->motor[0] = msg[1];
 8002478:	4b23      	ldr	r3, [pc, #140]	; (8002508 <parseEnc+0xec>)
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	687a      	ldr	r2, [r7, #4]
 800247e:	7852      	ldrb	r2, [r2, #1]
 8002480:	73da      	strb	r2, [r3, #15]
        sensor_state->motor[1] = msg[4];
 8002482:	4b21      	ldr	r3, [pc, #132]	; (8002508 <parseEnc+0xec>)
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	687a      	ldr	r2, [r7, #4]
 8002488:	7912      	ldrb	r2, [r2, #4]
 800248a:	741a      	strb	r2, [r3, #16]

        toVW();
 800248c:	f7ff ff74 	bl	8002378 <toVW>
    }
    else if(msg[0]==PID_MAIN_DATA2)
    {
        motor.LCURR=((int16_t)msg[4] | ((int16_t)msg[5]<<8))/10.0;
    }
}
 8002490:	e034      	b.n	80024fc <parseEnc+0xe0>
    else if(msg[0]==PID_MAIN_DATA)
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	781b      	ldrb	r3, [r3, #0]
 8002496:	2bc1      	cmp	r3, #193	; 0xc1
 8002498:	d116      	bne.n	80024c8 <parseEnc+0xac>
        motor.RCURR=((int16_t)msg[4] | ((int16_t)msg[5]<<8))/10.0;
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	3304      	adds	r3, #4
 800249e:	781b      	ldrb	r3, [r3, #0]
 80024a0:	461a      	mov	r2, r3
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	3305      	adds	r3, #5
 80024a6:	781b      	ldrb	r3, [r3, #0]
 80024a8:	021b      	lsls	r3, r3, #8
 80024aa:	4313      	orrs	r3, r2
 80024ac:	4618      	mov	r0, r3
 80024ae:	f7fe f859 	bl	8000564 <__aeabi_i2d>
 80024b2:	f04f 0200 	mov.w	r2, #0
 80024b6:	4b15      	ldr	r3, [pc, #84]	; (800250c <parseEnc+0xf0>)
 80024b8:	f7fe f9e8 	bl	800088c <__aeabi_ddiv>
 80024bc:	4602      	mov	r2, r0
 80024be:	460b      	mov	r3, r1
 80024c0:	4910      	ldr	r1, [pc, #64]	; (8002504 <parseEnc+0xe8>)
 80024c2:	e9c1 2312 	strd	r2, r3, [r1, #72]	; 0x48
}
 80024c6:	e019      	b.n	80024fc <parseEnc+0xe0>
    else if(msg[0]==PID_MAIN_DATA2)
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	781b      	ldrb	r3, [r3, #0]
 80024cc:	2bc8      	cmp	r3, #200	; 0xc8
 80024ce:	d115      	bne.n	80024fc <parseEnc+0xe0>
        motor.LCURR=((int16_t)msg[4] | ((int16_t)msg[5]<<8))/10.0;
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	3304      	adds	r3, #4
 80024d4:	781b      	ldrb	r3, [r3, #0]
 80024d6:	461a      	mov	r2, r3
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	3305      	adds	r3, #5
 80024dc:	781b      	ldrb	r3, [r3, #0]
 80024de:	021b      	lsls	r3, r3, #8
 80024e0:	4313      	orrs	r3, r2
 80024e2:	4618      	mov	r0, r3
 80024e4:	f7fe f83e 	bl	8000564 <__aeabi_i2d>
 80024e8:	f04f 0200 	mov.w	r2, #0
 80024ec:	4b07      	ldr	r3, [pc, #28]	; (800250c <parseEnc+0xf0>)
 80024ee:	f7fe f9cd 	bl	800088c <__aeabi_ddiv>
 80024f2:	4602      	mov	r2, r0
 80024f4:	460b      	mov	r3, r1
 80024f6:	4903      	ldr	r1, [pc, #12]	; (8002504 <parseEnc+0xe8>)
 80024f8:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
}
 80024fc:	bf00      	nop
 80024fe:	3708      	adds	r7, #8
 8002500:	46bd      	mov	sp, r7
 8002502:	bd80      	pop	{r7, pc}
 8002504:	20000330 	.word	0x20000330
 8002508:	2000031c 	.word	0x2000031c
 800250c:	40240000 	.word	0x40240000

08002510 <parseEnc114>:

void parseEnc114(uint8_t *msg)
{
 8002510:	b580      	push	{r7, lr}
 8002512:	b084      	sub	sp, #16
 8002514:	af00      	add	r7, sp, #0
 8002516:	6078      	str	r0, [r7, #4]
        int16_t rrpm,lrpm;
        lrpm = (int16_t)msg[4] | ((int16_t)msg[5]<<8);
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	3304      	adds	r3, #4
 800251c:	781b      	ldrb	r3, [r3, #0]
 800251e:	b21a      	sxth	r2, r3
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	3305      	adds	r3, #5
 8002524:	781b      	ldrb	r3, [r3, #0]
 8002526:	021b      	lsls	r3, r3, #8
 8002528:	b21b      	sxth	r3, r3
 800252a:	4313      	orrs	r3, r2
 800252c:	81fb      	strh	r3, [r7, #14]
        rrpm = (int16_t)msg[6] | ((int16_t)msg[7]<<8);
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	3306      	adds	r3, #6
 8002532:	781b      	ldrb	r3, [r3, #0]
 8002534:	b21a      	sxth	r2, r3
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	3307      	adds	r3, #7
 800253a:	781b      	ldrb	r3, [r3, #0]
 800253c:	021b      	lsls	r3, r3, #8
 800253e:	b21b      	sxth	r3, r3
 8002540:	4313      	orrs	r3, r2
 8002542:	81bb      	strh	r3, [r7, #12]

        motor.LRPM = (-lrpm) / 10.0;
 8002544:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002548:	425b      	negs	r3, r3
 800254a:	4618      	mov	r0, r3
 800254c:	f7fe f80a 	bl	8000564 <__aeabi_i2d>
 8002550:	f04f 0200 	mov.w	r2, #0
 8002554:	4b14      	ldr	r3, [pc, #80]	; (80025a8 <parseEnc114+0x98>)
 8002556:	f7fe f999 	bl	800088c <__aeabi_ddiv>
 800255a:	4602      	mov	r2, r0
 800255c:	460b      	mov	r3, r1
 800255e:	4610      	mov	r0, r2
 8002560:	4619      	mov	r1, r3
 8002562:	f7fe fb19 	bl	8000b98 <__aeabi_d2iz>
 8002566:	4603      	mov	r3, r0
 8002568:	b21a      	sxth	r2, r3
 800256a:	4b10      	ldr	r3, [pc, #64]	; (80025ac <parseEnc114+0x9c>)
 800256c:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42
        motor.RRPM = (rrpm) / 10.0;
 8002570:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8002574:	4618      	mov	r0, r3
 8002576:	f7fd fff5 	bl	8000564 <__aeabi_i2d>
 800257a:	f04f 0200 	mov.w	r2, #0
 800257e:	4b0a      	ldr	r3, [pc, #40]	; (80025a8 <parseEnc114+0x98>)
 8002580:	f7fe f984 	bl	800088c <__aeabi_ddiv>
 8002584:	4602      	mov	r2, r0
 8002586:	460b      	mov	r3, r1
 8002588:	4610      	mov	r0, r2
 800258a:	4619      	mov	r1, r3
 800258c:	f7fe fb04 	bl	8000b98 <__aeabi_d2iz>
 8002590:	4603      	mov	r3, r0
 8002592:	b21a      	sxth	r2, r3
 8002594:	4b05      	ldr	r3, [pc, #20]	; (80025ac <parseEnc114+0x9c>)
 8002596:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

        toVW();
 800259a:	f7ff feed 	bl	8002378 <toVW>
}
 800259e:	bf00      	nop
 80025a0:	3710      	adds	r7, #16
 80025a2:	46bd      	mov	sp, r7
 80025a4:	bd80      	pop	{r7, pc}
 80025a6:	bf00      	nop
 80025a8:	40240000 	.word	0x40240000
 80025ac:	20000330 	.word	0x20000330

080025b0 <parseState114>:

void parseState114(uint8_t *msg)
{
 80025b0:	b580      	push	{r7, lr}
 80025b2:	b082      	sub	sp, #8
 80025b4:	af00      	add	r7, sp, #0
 80025b6:	6078      	str	r0, [r7, #4]
    sensor_state->motor[0] = (int16_t)msg[4] | ((int16_t)msg[5]<<8);
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	3304      	adds	r3, #4
 80025bc:	781b      	ldrb	r3, [r3, #0]
 80025be:	b25a      	sxtb	r2, r3
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	3305      	adds	r3, #5
 80025c4:	781b      	ldrb	r3, [r3, #0]
 80025c6:	021b      	lsls	r3, r3, #8
 80025c8:	b25b      	sxtb	r3, r3
 80025ca:	4313      	orrs	r3, r2
 80025cc:	b25a      	sxtb	r2, r3
 80025ce:	4b12      	ldr	r3, [pc, #72]	; (8002618 <parseState114+0x68>)
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	b2d2      	uxtb	r2, r2
 80025d4:	73da      	strb	r2, [r3, #15]
    sensor_state->motor[1] = (int16_t)msg[6] | ((int16_t)msg[7]<<8);
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	3306      	adds	r3, #6
 80025da:	781b      	ldrb	r3, [r3, #0]
 80025dc:	b25a      	sxtb	r2, r3
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	3307      	adds	r3, #7
 80025e2:	781b      	ldrb	r3, [r3, #0]
 80025e4:	021b      	lsls	r3, r3, #8
 80025e6:	b25b      	sxtb	r3, r3
 80025e8:	4313      	orrs	r3, r2
 80025ea:	b25a      	sxtb	r2, r3
 80025ec:	4b0a      	ldr	r3, [pc, #40]	; (8002618 <parseState114+0x68>)
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	b2d2      	uxtb	r2, r2
 80025f2:	741a      	strb	r2, [r3, #16]
    if(!(sensor_state->motor[0] == 0x00 && sensor_state->motor[1] == 0x00))
 80025f4:	4b08      	ldr	r3, [pc, #32]	; (8002618 <parseState114+0x68>)
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	7bdb      	ldrb	r3, [r3, #15]
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d104      	bne.n	8002608 <parseState114+0x58>
 80025fe:	4b06      	ldr	r3, [pc, #24]	; (8002618 <parseState114+0x68>)
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	7c1b      	ldrb	r3, [r3, #16]
 8002604:	2b00      	cmp	r3, #0
 8002606:	d003      	beq.n	8002610 <parseState114+0x60>
    {
        reset();
 8002608:	f002 f87a 	bl	8004700 <reset>
        startMotor();
 800260c:	f001 ffb8 	bl	8004580 <startMotor>
    }
}
 8002610:	bf00      	nop
 8002612:	3708      	adds	r7, #8
 8002614:	46bd      	mov	sp, r7
 8002616:	bd80      	pop	{r7, pc}
 8002618:	2000031c 	.word	0x2000031c

0800261c <stateReady>:


int stateReady()//이거 전에 ir통신을 받아야 겠는데?
{
 800261c:	b580      	push	{r7, lr}
 800261e:	af00      	add	r7, sp, #0
	for(inhome_check_cnt=0;inhome_check_cnt<73;inhome_check_cnt++)
 8002620:	4b30      	ldr	r3, [pc, #192]	; (80026e4 <stateReady+0xc8>)
 8002622:	2200      	movs	r2, #0
 8002624:	601a      	str	r2, [r3, #0]
 8002626:	e050      	b.n	80026ca <stateReady+0xae>
	{
		HAL_CAN_GetRxMessage(&hcan1, CAN_RX_FIFO0, &g_tCan_Rx_Header, g_uCAN_Rx_Data);
 8002628:	4b2f      	ldr	r3, [pc, #188]	; (80026e8 <stateReady+0xcc>)
 800262a:	4a30      	ldr	r2, [pc, #192]	; (80026ec <stateReady+0xd0>)
 800262c:	2100      	movs	r1, #0
 800262e:	4830      	ldr	r0, [pc, #192]	; (80026f0 <stateReady+0xd4>)
 8002630:	f003 ff54 	bl	80064dc <HAL_CAN_GetRxMessage>
		if(g_tCan_Rx_Header.ExtId == 6001){
 8002634:	4b2d      	ldr	r3, [pc, #180]	; (80026ec <stateReady+0xd0>)
 8002636:	685b      	ldr	r3, [r3, #4]
 8002638:	f241 7271 	movw	r2, #6001	; 0x1771
 800263c:	4293      	cmp	r3, r2
 800263e:	d102      	bne.n	8002646 <stateReady+0x2a>
			check_msg = 1;
 8002640:	4b2c      	ldr	r3, [pc, #176]	; (80026f4 <stateReady+0xd8>)
 8002642:	2201      	movs	r2, #1
 8002644:	601a      	str	r2, [r3, #0]
		}


		    //check_msg = charging->checkIRdata();
		if(check_msg == 1)
 8002646:	4b2b      	ldr	r3, [pc, #172]	; (80026f4 <stateReady+0xd8>)
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	2b01      	cmp	r3, #1
 800264c:	d102      	bne.n	8002654 <stateReady+0x38>
		{
			start_docking_flag = 1;
 800264e:	4b2a      	ldr	r3, [pc, #168]	; (80026f8 <stateReady+0xdc>)
 8002650:	2201      	movs	r2, #1
 8002652:	701a      	strb	r2, [r3, #0]
//			sendIRdata(robot_standby);
//			HAL_NVIC_EnableIRQ(EXTI0_IRQn);//이걸로 수신시작할 것
		}

		if(ir_count++ >= 2)
 8002654:	4b29      	ldr	r3, [pc, #164]	; (80026fc <stateReady+0xe0>)
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	1c5a      	adds	r2, r3, #1
 800265a:	4928      	ldr	r1, [pc, #160]	; (80026fc <stateReady+0xe0>)
 800265c:	600a      	str	r2, [r1, #0]
 800265e:	2b01      	cmp	r3, #1
 8002660:	dd08      	ble.n	8002674 <stateReady+0x58>
		{
			sendIRdata(robot_standby);
 8002662:	4827      	ldr	r0, [pc, #156]	; (8002700 <stateReady+0xe4>)
 8002664:	f000 fea8 	bl	80033b8 <sendIRdata>
			ir_count = 0;
 8002668:	4b24      	ldr	r3, [pc, #144]	; (80026fc <stateReady+0xe0>)
 800266a:	2200      	movs	r2, #0
 800266c:	601a      	str	r2, [r3, #0]
			HAL_NVIC_EnableIRQ(EXTI0_IRQn);//이걸로 수신시작할 것
 800266e:	2006      	movs	r0, #6
 8002670:	f004 fbb7 	bl	8006de2 <HAL_NVIC_EnableIRQ>
		}

		if(start_docking_flag)
 8002674:	4b20      	ldr	r3, [pc, #128]	; (80026f8 <stateReady+0xdc>)
 8002676:	781b      	ldrb	r3, [r3, #0]
 8002678:	2b00      	cmp	r3, #0
 800267a:	d014      	beq.n	80026a6 <stateReady+0x8a>
		{
		   startTTS();
 800267c:	f7ff fb60 	bl	8001d40 <startTTS>
		   //State_set(IDLE);
		   ready_flag = 1;
 8002680:	4b20      	ldr	r3, [pc, #128]	; (8002704 <stateReady+0xe8>)
 8002682:	2201      	movs	r2, #1
 8002684:	701a      	strb	r2, [r3, #0]
		   start_docking_flag = 0;
 8002686:	4b1c      	ldr	r3, [pc, #112]	; (80026f8 <stateReady+0xdc>)
 8002688:	2200      	movs	r2, #0
 800268a:	701a      	strb	r2, [r3, #0]
		   //mutex.lock();
		   check_msg = 0;
 800268c:	4b19      	ldr	r3, [pc, #100]	; (80026f4 <stateReady+0xd8>)
 800268e:	2200      	movs	r2, #0
 8002690:	601a      	str	r2, [r3, #0]
		   printf("init_state()\n");
 8002692:	481d      	ldr	r0, [pc, #116]	; (8002708 <stateReady+0xec>)
 8002694:	f008 fb22 	bl	800acdc <puts>
           init_state();
 8002698:	f7fe fca6 	bl	8000fe8 <init_state>
           HAL_NVIC_DisableIRQ(EXTI0_IRQn);
 800269c:	2006      	movs	r0, #6
 800269e:	f004 fbae 	bl	8006dfe <HAL_NVIC_DisableIRQ>
		   return 1;
 80026a2:	2301      	movs	r3, #1
 80026a4:	e01c      	b.n	80026e0 <stateReady+0xc4>
//			inhome_check_cnt = 0;
//			endTTS();
//			//ThisThread::sleep_for(50);
//			NVIC_SystemReset();
//		}
		HAL_GPIO_TogglePin(BLUEtest_GPIO_Port, BLUEtest_Pin);
 80026a6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80026aa:	4818      	ldr	r0, [pc, #96]	; (800270c <stateReady+0xf0>)
 80026ac:	f004 fd9f 	bl	80071ee <HAL_GPIO_TogglePin>
		check_msg = checkIRdata();
 80026b0:	f000 fe98 	bl	80033e4 <checkIRdata>
 80026b4:	4603      	mov	r3, r0
 80026b6:	4a0f      	ldr	r2, [pc, #60]	; (80026f4 <stateReady+0xd8>)
 80026b8:	6013      	str	r3, [r2, #0]
		HAL_Delay(100);
 80026ba:	2064      	movs	r0, #100	; 0x64
 80026bc:	f002 ff8c 	bl	80055d8 <HAL_Delay>
	for(inhome_check_cnt=0;inhome_check_cnt<73;inhome_check_cnt++)
 80026c0:	4b08      	ldr	r3, [pc, #32]	; (80026e4 <stateReady+0xc8>)
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	3301      	adds	r3, #1
 80026c6:	4a07      	ldr	r2, [pc, #28]	; (80026e4 <stateReady+0xc8>)
 80026c8:	6013      	str	r3, [r2, #0]
 80026ca:	4b06      	ldr	r3, [pc, #24]	; (80026e4 <stateReady+0xc8>)
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	2b48      	cmp	r3, #72	; 0x48
 80026d0:	ddaa      	ble.n	8002628 <stateReady+0xc>
	}
	endTTS();
 80026d2:	f7ff fb85 	bl	8001de0 <endTTS>
	HAL_Delay(100);
 80026d6:	2064      	movs	r0, #100	; 0x64
 80026d8:	f002 ff7e 	bl	80055d8 <HAL_Delay>
	//ThisThread::sleep_for(50);
	NVIC_SystemReset();
 80026dc:	f7ff fa3e 	bl	8001b5c <__NVIC_SystemReset>
    //inhome_check_cnt++;
}
 80026e0:	4618      	mov	r0, r3
 80026e2:	bd80      	pop	{r7, pc}
 80026e4:	2000038c 	.word	0x2000038c
 80026e8:	200003fc 	.word	0x200003fc
 80026ec:	20000404 	.word	0x20000404
 80026f0:	200004b0 	.word	0x200004b0
 80026f4:	20000328 	.word	0x20000328
 80026f8:	20000325 	.word	0x20000325
 80026fc:	20000388 	.word	0x20000388
 8002700:	20000004 	.word	0x20000004
 8002704:	20000324 	.word	0x20000324
 8002708:	0800cec0 	.word	0x0800cec0
 800270c:	40020400 	.word	0x40020400

08002710 <stateThread>:

void stateThread()
{
 8002710:	b580      	push	{r7, lr}
 8002712:	af00      	add	r7, sp, #0

	//printf("stateThread, robot_state: %d\n", robot_state);
        switch(robot_state)
 8002714:	4b45      	ldr	r3, [pc, #276]	; (800282c <stateThread+0x11c>)
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	2b0c      	cmp	r3, #12
 800271a:	f200 8085 	bhi.w	8002828 <stateThread+0x118>
 800271e:	a201      	add	r2, pc, #4	; (adr r2, 8002724 <stateThread+0x14>)
 8002720:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002724:	08002759 	.word	0x08002759
 8002728:	0800275f 	.word	0x0800275f
 800272c:	08002771 	.word	0x08002771
 8002730:	08002791 	.word	0x08002791
 8002734:	080027a3 	.word	0x080027a3
 8002738:	080027b5 	.word	0x080027b5
 800273c:	080027c1 	.word	0x080027c1
 8002740:	080027d3 	.word	0x080027d3
 8002744:	080027f9 	.word	0x080027f9
 8002748:	08002829 	.word	0x08002829
 800274c:	08002805 	.word	0x08002805
 8002750:	08002811 	.word	0x08002811
 8002754:	0800281d 	.word	0x0800281d
        {
            case INIT:
                turnOff();
 8002758:	f000 ff00 	bl	800355c <turnOff>
                break;
 800275c:	e064      	b.n	8002828 <stateThread+0x118>

            case DOCKING:
                turnOn(white);
 800275e:	4b34      	ldr	r3, [pc, #208]	; (8002830 <stateThread+0x120>)
 8002760:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8002764:	f000 febe 	bl	80034e4 <turnOn>
                inhome = 0;
 8002768:	4b32      	ldr	r3, [pc, #200]	; (8002834 <stateThread+0x124>)
 800276a:	2200      	movs	r2, #0
 800276c:	701a      	strb	r2, [r3, #0]
                break;
 800276e:	e05b      	b.n	8002828 <stateThread+0x118>

            case CHARGING:
                if(battery>95)
 8002770:	4b31      	ldr	r3, [pc, #196]	; (8002838 <stateThread+0x128>)
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	2b5f      	cmp	r3, #95	; 0x5f
 8002776:	dd05      	ble.n	8002784 <stateThread+0x74>
                {
                    turnOn(green);
 8002778:	4b30      	ldr	r3, [pc, #192]	; (800283c <stateThread+0x12c>)
 800277a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800277e:	f000 feb1 	bl	80034e4 <turnOn>
                }
                else
                {
                    turnOn(yellow);
                }
                break;
 8002782:	e051      	b.n	8002828 <stateThread+0x118>
                    turnOn(yellow);
 8002784:	4b2e      	ldr	r3, [pc, #184]	; (8002840 <stateThread+0x130>)
 8002786:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800278a:	f000 feab 	bl	80034e4 <turnOn>
                break;
 800278e:	e04b      	b.n	8002828 <stateThread+0x118>

            case WORKING:
                turnOn(white);
 8002790:	4b27      	ldr	r3, [pc, #156]	; (8002830 <stateThread+0x120>)
 8002792:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8002796:	f000 fea5 	bl	80034e4 <turnOn>
                inhome = 0;
 800279a:	4b26      	ldr	r3, [pc, #152]	; (8002834 <stateThread+0x124>)
 800279c:	2200      	movs	r2, #0
 800279e:	701a      	strb	r2, [r3, #0]
                break;
 80027a0:	e042      	b.n	8002828 <stateThread+0x118>

            case STOP:
                turnOn(purple);
 80027a2:	4b28      	ldr	r3, [pc, #160]	; (8002844 <stateThread+0x134>)
 80027a4:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80027a8:	f000 fe9c 	bl	80034e4 <turnOn>
                inhome = 0;
 80027ac:	4b21      	ldr	r3, [pc, #132]	; (8002834 <stateThread+0x124>)
 80027ae:	2200      	movs	r2, #0
 80027b0:	701a      	strb	r2, [r3, #0]
                break;
 80027b2:	e039      	b.n	8002828 <stateThread+0x118>

            case W_STOP:
                turnOn(purple);
 80027b4:	4b23      	ldr	r3, [pc, #140]	; (8002844 <stateThread+0x134>)
 80027b6:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80027ba:	f000 fe93 	bl	80034e4 <turnOn>
                break;
 80027be:	e033      	b.n	8002828 <stateThread+0x118>

            case EMERGENCY:
                turnOn(red);
 80027c0:	4b21      	ldr	r3, [pc, #132]	; (8002848 <stateThread+0x138>)
 80027c2:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80027c6:	f000 fe8d 	bl	80034e4 <turnOn>
                inhome = 0;
 80027ca:	4b1a      	ldr	r3, [pc, #104]	; (8002834 <stateThread+0x124>)
 80027cc:	2200      	movs	r2, #0
 80027ce:	701a      	strb	r2, [r3, #0]
                break;
 80027d0:	e02a      	b.n	8002828 <stateThread+0x118>

            case MANUAL:
                if(touch)
 80027d2:	4b1e      	ldr	r3, [pc, #120]	; (800284c <stateThread+0x13c>)
 80027d4:	781b      	ldrb	r3, [r3, #0]
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d005      	beq.n	80027e6 <stateThread+0xd6>
                    turnOn(blue);
 80027da:	4b1d      	ldr	r3, [pc, #116]	; (8002850 <stateThread+0x140>)
 80027dc:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80027e0:	f000 fe80 	bl	80034e4 <turnOn>
 80027e4:	e004      	b.n	80027f0 <stateThread+0xe0>
                else
                    turnOn(skyblue);
 80027e6:	4b1b      	ldr	r3, [pc, #108]	; (8002854 <stateThread+0x144>)
 80027e8:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80027ec:	f000 fe7a 	bl	80034e4 <turnOn>
                inhome = 0;
 80027f0:	4b10      	ldr	r3, [pc, #64]	; (8002834 <stateThread+0x124>)
 80027f2:	2200      	movs	r2, #0
 80027f4:	701a      	strb	r2, [r3, #0]
                break;
 80027f6:	e017      	b.n	8002828 <stateThread+0x118>

            case WALL_FOLLOWING:
                turnOn(white);
 80027f8:	4b0d      	ldr	r3, [pc, #52]	; (8002830 <stateThread+0x120>)
 80027fa:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80027fe:	f000 fe71 	bl	80034e4 <turnOn>
                break;
 8002802:	e011      	b.n	8002828 <stateThread+0x118>
            case 10: //debug
                turnOn(blue);
 8002804:	4b12      	ldr	r3, [pc, #72]	; (8002850 <stateThread+0x140>)
 8002806:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800280a:	f000 fe6b 	bl	80034e4 <turnOn>
                break;
 800280e:	e00b      	b.n	8002828 <stateThread+0x118>

			case 11: //for operation test
				turnOn(red);
 8002810:	4b0d      	ldr	r3, [pc, #52]	; (8002848 <stateThread+0x138>)
 8002812:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8002816:	f000 fe65 	bl	80034e4 <turnOn>
				break;
 800281a:	e005      	b.n	8002828 <stateThread+0x118>

			case 12: //for operation test
				turnOn(green);
 800281c:	4b07      	ldr	r3, [pc, #28]	; (800283c <stateThread+0x12c>)
 800281e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8002822:	f000 fe5f 	bl	80034e4 <turnOn>
				break;
 8002826:	bf00      	nop
//        mutex.lock();
//        check_msg = charging->checkIRdata();
//        mutex.unlock();
//        ThisThread::sleep_for(131);

}
 8002828:	bf00      	nop
 800282a:	bd80      	pop	{r7, pc}
 800282c:	20000308 	.word	0x20000308
 8002830:	20000050 	.word	0x20000050
 8002834:	20000390 	.word	0x20000390
 8002838:	20000320 	.word	0x20000320
 800283c:	20000014 	.word	0x20000014
 8002840:	2000002c 	.word	0x2000002c
 8002844:	20000044 	.word	0x20000044
 8002848:	20000038 	.word	0x20000038
 800284c:	20000311 	.word	0x20000311
 8002850:	2000005c 	.word	0x2000005c
 8002854:	20000020 	.word	0x20000020

08002858 <stateIdle>:


void stateIdle()
{
 8002858:	b580      	push	{r7, lr}
 800285a:	af00      	add	r7, sp, #0
    //int check_msg = 0;
    //check_msg = charging->checkIRdata();

    if(robot_state == CHARGING)
 800285c:	4b12      	ldr	r3, [pc, #72]	; (80028a8 <stateIdle+0x50>)
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	2b02      	cmp	r3, #2
 8002862:	d114      	bne.n	800288e <stateIdle+0x36>
    {
        if(ir_count_idle++ >= 2)
 8002864:	4b11      	ldr	r3, [pc, #68]	; (80028ac <stateIdle+0x54>)
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	1c5a      	adds	r2, r3, #1
 800286a:	4910      	ldr	r1, [pc, #64]	; (80028ac <stateIdle+0x54>)
 800286c:	600a      	str	r2, [r1, #0]
 800286e:	2b01      	cmp	r3, #1
 8002870:	dd10      	ble.n	8002894 <stateIdle+0x3c>
        {
            if(charger_sw == 1)
 8002872:	4b0f      	ldr	r3, [pc, #60]	; (80028b0 <stateIdle+0x58>)
 8002874:	781b      	ldrb	r3, [r3, #0]
 8002876:	2b01      	cmp	r3, #1
            else if(charger_sw == 0)
            {
                // charging->sendIRdata(charger_off);
            }

            if(battery>=95)
 8002878:	4b0e      	ldr	r3, [pc, #56]	; (80028b4 <stateIdle+0x5c>)
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	2b5e      	cmp	r3, #94	; 0x5e
 800287e:	dd02      	ble.n	8002886 <stateIdle+0x2e>
            {
                sendIRdata(battery_full);//나중에 타이머 잘 끄는지 꼭확인
 8002880:	480d      	ldr	r0, [pc, #52]	; (80028b8 <stateIdle+0x60>)
 8002882:	f000 fd99 	bl	80033b8 <sendIRdata>
            }
            ir_count_idle = 0;
 8002886:	4b09      	ldr	r3, [pc, #36]	; (80028ac <stateIdle+0x54>)
 8002888:	2200      	movs	r2, #0
 800288a:	601a      	str	r2, [r3, #0]
 800288c:	e002      	b.n	8002894 <stateIdle+0x3c>
        }
    }
    else
    {
        check_msg = 0;
 800288e:	4b0b      	ldr	r3, [pc, #44]	; (80028bc <stateIdle+0x64>)
 8002890:	2200      	movs	r2, #0
 8002892:	601a      	str	r2, [r3, #0]
    }

    if(check_msg == 2)
 8002894:	4b09      	ldr	r3, [pc, #36]	; (80028bc <stateIdle+0x64>)
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	2b02      	cmp	r3, #2
 800289a:	d102      	bne.n	80028a2 <stateIdle+0x4a>
    {
        inhome = 1;
 800289c:	4b08      	ldr	r3, [pc, #32]	; (80028c0 <stateIdle+0x68>)
 800289e:	2201      	movs	r2, #1
 80028a0:	701a      	strb	r2, [r3, #0]

    }

}
 80028a2:	bf00      	nop
 80028a4:	bd80      	pop	{r7, pc}
 80028a6:	bf00      	nop
 80028a8:	20000308 	.word	0x20000308
 80028ac:	20000394 	.word	0x20000394
 80028b0:	2000030f 	.word	0x2000030f
 80028b4:	20000320 	.word	0x20000320
 80028b8:	20000010 	.word	0x20000010
 80028bc:	20000328 	.word	0x20000328
 80028c0:	20000390 	.word	0x20000390

080028c4 <spinonce>:


void spinonce(void)
{
 80028c4:	b580      	push	{r7, lr}
 80028c6:	b08c      	sub	sp, #48	; 0x30
 80028c8:	af00      	add	r7, sp, #0

	uint8_t canbuf[8]={10, 20, 30, 40, 50, 60, 70, 80};
 80028ca:	4a95      	ldr	r2, [pc, #596]	; (8002b20 <spinonce+0x25c>)
 80028cc:	f107 0310 	add.w	r3, r7, #16
 80028d0:	e892 0003 	ldmia.w	r2, {r0, r1}
 80028d4:	e883 0003 	stmia.w	r3, {r0, r1}
	uint8_t buf[8];
    int index = 0;
 80028d8:	2300      	movs	r3, #0
 80028da:	61fb      	str	r3, [r7, #28]

    uint32_t CanId = 0;
 80028dc:	2300      	movs	r3, #0
 80028de:	62fb      	str	r3, [r7, #44]	; 0x2c
    uint16_t FDval[4]={0,};
 80028e0:	463b      	mov	r3, r7
 80028e2:	2200      	movs	r2, #0
 80028e4:	601a      	str	r2, [r3, #0]
 80028e6:	605a      	str	r2, [r3, #4]
	//CanInit(0x100,0x1104);//filter id, mask
    CanInit(0,0);//filter id, mask
 80028e8:	2100      	movs	r1, #0
 80028ea:	2000      	movs	r0, #0
 80028ec:	f000 fcbe 	bl	800326c <CanInit>


    HAL_Delay(4000);//must set more 4s
 80028f0:	f44f 607a 	mov.w	r0, #4000	; 0xfa0
 80028f4:	f002 fe70 	bl	80055d8 <HAL_Delay>

    //ready_flag = 1;
    start_docking_flag = 0;
 80028f8:	4b8a      	ldr	r3, [pc, #552]	; (8002b24 <spinonce+0x260>)
 80028fa:	2200      	movs	r2, #0
 80028fc:	701a      	strb	r2, [r3, #0]
    check_msg = 0;
 80028fe:	4b8a      	ldr	r3, [pc, #552]	; (8002b28 <spinonce+0x264>)
 8002900:	2200      	movs	r2, #0
 8002902:	601a      	str	r2, [r3, #0]

    Format format = NEC;
 8002904:	2301      	movs	r3, #1
 8002906:	76fb      	strb	r3, [r7, #27]

    settingMotor();
 8002908:	f002 f916 	bl	8004b38 <settingMotor>
    startMotor();
 800290c:	f001 fe38 	bl	8004580 <startMotor>

	TransmitterIR_init();
 8002910:	f000 f9b8 	bl	8002c84 <TransmitterIR_init>
    ReceiverIR_init();
 8002914:	f7fe fb0a 	bl	8000f2c <ReceiverIR_init>

#if debugging
    check_msg = 1;///must remove only debugging
 8002918:	4b83      	ldr	r3, [pc, #524]	; (8002b28 <spinonce+0x264>)
 800291a:	2201      	movs	r2, #1
 800291c:	601a      	str	r2, [r3, #0]
    ready_flag = 1;
 800291e:	4b83      	ldr	r3, [pc, #524]	; (8002b2c <spinonce+0x268>)
 8002920:	2201      	movs	r2, #1
 8002922:	701a      	strb	r2, [r3, #0]
#endif
    stateReady();
 8002924:	f7ff fe7a 	bl	800261c <stateReady>
    HAL_Delay(1000);
 8002928:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800292c:	f002 fe54 	bl	80055d8 <HAL_Delay>

	while(1)
	{


		if(Tick_100ms>FDsen_seq+10) {		//for monitor iteration.
 8002930:	4b7f      	ldr	r3, [pc, #508]	; (8002b30 <spinonce+0x26c>)
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	f103 020a 	add.w	r2, r3, #10
 8002938:	4b7e      	ldr	r3, [pc, #504]	; (8002b34 <spinonce+0x270>)
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	429a      	cmp	r2, r3
 800293e:	d221      	bcs.n	8002984 <spinonce+0xc0>
			FDsen_seq = Tick_100ms;
 8002940:	4b7c      	ldr	r3, [pc, #496]	; (8002b34 <spinonce+0x270>)
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	4a7a      	ldr	r2, [pc, #488]	; (8002b30 <spinonce+0x26c>)
 8002946:	6013      	str	r3, [r2, #0]
			//printf("flag8\n");
		    for(int i=0;i<4;i++){
 8002948:	2300      	movs	r3, #0
 800294a:	62bb      	str	r3, [r7, #40]	; 0x28
 800294c:	e014      	b.n	8002978 <spinonce+0xb4>
		    	HAL_ADC_Start(&hadc1);
 800294e:	487a      	ldr	r0, [pc, #488]	; (8002b38 <spinonce+0x274>)
 8002950:	f002 feaa 	bl	80056a8 <HAL_ADC_Start>
				HAL_ADC_PollForConversion(&hadc1, 100);
 8002954:	2164      	movs	r1, #100	; 0x64
 8002956:	4878      	ldr	r0, [pc, #480]	; (8002b38 <spinonce+0x274>)
 8002958:	f002 ffa8 	bl	80058ac <HAL_ADC_PollForConversion>
				FDval[i] = HAL_ADC_GetValue(&hadc1);
 800295c:	4876      	ldr	r0, [pc, #472]	; (8002b38 <spinonce+0x274>)
 800295e:	f003 f830 	bl	80059c2 <HAL_ADC_GetValue>
 8002962:	4603      	mov	r3, r0
 8002964:	b29a      	uxth	r2, r3
 8002966:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002968:	005b      	lsls	r3, r3, #1
 800296a:	3330      	adds	r3, #48	; 0x30
 800296c:	443b      	add	r3, r7
 800296e:	f823 2c30 	strh.w	r2, [r3, #-48]
		    for(int i=0;i<4;i++){
 8002972:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002974:	3301      	adds	r3, #1
 8002976:	62bb      	str	r3, [r7, #40]	; 0x28
 8002978:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800297a:	2b03      	cmp	r3, #3
 800297c:	dde7      	ble.n	800294e <spinonce+0x8a>
		    }
		    HAL_ADC_Stop(&hadc1);
 800297e:	486e      	ldr	r0, [pc, #440]	; (8002b38 <spinonce+0x274>)
 8002980:	f002 ff60 	bl	8005844 <HAL_ADC_Stop>
		  //HAL_Delay(100);


			}

		if(Tick_100ms>toggle_seq+5) {		//for monitor iteration.
 8002984:	4b6d      	ldr	r3, [pc, #436]	; (8002b3c <spinonce+0x278>)
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	1d5a      	adds	r2, r3, #5
 800298a:	4b6a      	ldr	r3, [pc, #424]	; (8002b34 <spinonce+0x270>)
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	429a      	cmp	r2, r3
 8002990:	d20c      	bcs.n	80029ac <spinonce+0xe8>
    		toggle_seq = Tick_100ms;
 8002992:	4b68      	ldr	r3, [pc, #416]	; (8002b34 <spinonce+0x270>)
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	4a69      	ldr	r2, [pc, #420]	; (8002b3c <spinonce+0x278>)
 8002998:	6013      	str	r3, [r2, #0]
    		HAL_GPIO_TogglePin(REDtest_GPIO_Port, REDtest_Pin);
 800299a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800299e:	4868      	ldr	r0, [pc, #416]	; (8002b40 <spinonce+0x27c>)
 80029a0:	f004 fc25 	bl	80071ee <HAL_GPIO_TogglePin>
    		stateIdle();
 80029a4:	f7ff ff58 	bl	8002858 <stateIdle>
    		stateThread();
 80029a8:	f7ff feb2 	bl	8002710 <stateThread>
    		//printf("redtest\n");
    	}

    	if(gTick>controlmotor_seq+4) {		//about controlmotor do it!!!!!
 80029ac:	4b65      	ldr	r3, [pc, #404]	; (8002b44 <spinonce+0x280>)
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	1d1a      	adds	r2, r3, #4
 80029b2:	4b65      	ldr	r3, [pc, #404]	; (8002b48 <spinonce+0x284>)
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	429a      	cmp	r2, r3
 80029b8:	d209      	bcs.n	80029ce <spinonce+0x10a>
    		controlmotor_seq = gTick;
 80029ba:	4b63      	ldr	r3, [pc, #396]	; (8002b48 <spinonce+0x284>)
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	4a61      	ldr	r2, [pc, #388]	; (8002b44 <spinonce+0x280>)
 80029c0:	6013      	str	r3, [r2, #0]
    		//printf("hihi");
    		controlMotor();
 80029c2:	f7ff fb03 	bl	8001fcc <controlMotor>
            sendEnc(CANID3);
 80029c6:	f240 70d1 	movw	r0, #2001	; 0x7d1
 80029ca:	f7ff fc0f 	bl	80021ec <sendEnc>
            //printf("controlmotor_seq%d\n", gTick);
    	}
    	if(gTick>reqmotor_seq+3) {		//REQ MOTOR
 80029ce:	4b5f      	ldr	r3, [pc, #380]	; (8002b4c <spinonce+0x288>)
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	1cda      	adds	r2, r3, #3
 80029d4:	4b5c      	ldr	r3, [pc, #368]	; (8002b48 <spinonce+0x284>)
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	429a      	cmp	r2, r3
 80029da:	d213      	bcs.n	8002a04 <spinonce+0x140>
    		reqmotor_seq = gTick;
 80029dc:	4b5a      	ldr	r3, [pc, #360]	; (8002b48 <spinonce+0x284>)
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	4a5a      	ldr	r2, [pc, #360]	; (8002b4c <spinonce+0x288>)
 80029e2:	6013      	str	r3, [r2, #0]
    		reqmotor_toggle ^= 1;
 80029e4:	4b5a      	ldr	r3, [pc, #360]	; (8002b50 <spinonce+0x28c>)
 80029e6:	781b      	ldrb	r3, [r3, #0]
 80029e8:	f083 0301 	eor.w	r3, r3, #1
 80029ec:	b2da      	uxtb	r2, r3
 80029ee:	4b58      	ldr	r3, [pc, #352]	; (8002b50 <spinonce+0x28c>)
 80029f0:	701a      	strb	r2, [r3, #0]
    		//printf("reqmotor_seq: %d\n", reqmotor_seq);
    		if(reqmotor_toggle){reqEnc();/*printf("reqEnc() ");*/}
 80029f2:	4b57      	ldr	r3, [pc, #348]	; (8002b50 <spinonce+0x28c>)
 80029f4:	781b      	ldrb	r3, [r3, #0]
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d002      	beq.n	8002a00 <spinonce+0x13c>
 80029fa:	f001 fed1 	bl	80047a0 <reqEnc>
 80029fe:	e001      	b.n	8002a04 <spinonce+0x140>
    		else{reqState();/*printf("reqState()\n");*/}
 8002a00:	f001 ff1b 	bl	800483a <reqState>
//    		stateThread();
//
//    	}


		if((Tick_100ms>sendsensor_seq+4)){
 8002a04:	4b53      	ldr	r3, [pc, #332]	; (8002b54 <spinonce+0x290>)
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	1d1a      	adds	r2, r3, #4
 8002a0a:	4b4a      	ldr	r3, [pc, #296]	; (8002b34 <spinonce+0x270>)
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	429a      	cmp	r2, r3
 8002a10:	d25f      	bcs.n	8002ad2 <spinonce+0x20e>
			sendsensor_seq = Tick_100ms;
 8002a12:	4b48      	ldr	r3, [pc, #288]	; (8002b34 <spinonce+0x270>)
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	4a4f      	ldr	r2, [pc, #316]	; (8002b54 <spinonce+0x290>)
 8002a18:	6013      	str	r3, [r2, #0]
			sensor_seq_count ^= 1;
 8002a1a:	4b4f      	ldr	r3, [pc, #316]	; (8002b58 <spinonce+0x294>)
 8002a1c:	781b      	ldrb	r3, [r3, #0]
 8002a1e:	f083 0301 	eor.w	r3, r3, #1
 8002a22:	b2da      	uxtb	r2, r3
 8002a24:	4b4c      	ldr	r3, [pc, #304]	; (8002b58 <spinonce+0x294>)
 8002a26:	701a      	strb	r2, [r3, #0]
//			pre_usTick = us_Tick;
//			while(us_Tick < pre_usTick+30){;}//wait 150us
//			HAL_GPIO_WritePin(USS_Trigger1_GPIO_Port, USS_Trigger1_Pin, RESET);

			//////////////////////////////////////////////
			if(sensor_seq_count){
 8002a28:	4b4b      	ldr	r3, [pc, #300]	; (8002b58 <spinonce+0x294>)
 8002a2a:	781b      	ldrb	r3, [r3, #0]
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d012      	beq.n	8002a56 <spinonce+0x192>
//				for(int i=1;i<7;i+=2){
//				buf[i-1] = USSn_DataRead(i);

//				}
				//printf("flag1111111111111\n");
				buf[0] = USSn_DataRead(1);
 8002a30:	2001      	movs	r0, #1
 8002a32:	f002 fc8d 	bl	8005350 <USSn_DataRead>
 8002a36:	4603      	mov	r3, r0
 8002a38:	b2db      	uxtb	r3, r3
 8002a3a:	723b      	strb	r3, [r7, #8]
				buf[2] = USSn_DataRead(3);
 8002a3c:	2003      	movs	r0, #3
 8002a3e:	f002 fc87 	bl	8005350 <USSn_DataRead>
 8002a42:	4603      	mov	r3, r0
 8002a44:	b2db      	uxtb	r3, r3
 8002a46:	72bb      	strb	r3, [r7, #10]
				buf[4] = USSn_DataRead(5);;
 8002a48:	2005      	movs	r0, #5
 8002a4a:	f002 fc81 	bl	8005350 <USSn_DataRead>
 8002a4e:	4603      	mov	r3, r0
 8002a50:	b2db      	uxtb	r3, r3
 8002a52:	733b      	strb	r3, [r7, #12]
 8002a54:	e011      	b.n	8002a7a <spinonce+0x1b6>
			else {
//					for(int i=2;i<7;i+=2){
//					buf[i-1] = USSn_DataRead(i);//printf("flag211\n");
//					}
				//printf("flag22222222222222\n");
				buf[1] = USSn_DataRead(2);
 8002a56:	2002      	movs	r0, #2
 8002a58:	f002 fc7a 	bl	8005350 <USSn_DataRead>
 8002a5c:	4603      	mov	r3, r0
 8002a5e:	b2db      	uxtb	r3, r3
 8002a60:	727b      	strb	r3, [r7, #9]
				buf[3] = USSn_DataRead(4);
 8002a62:	2004      	movs	r0, #4
 8002a64:	f002 fc74 	bl	8005350 <USSn_DataRead>
 8002a68:	4603      	mov	r3, r0
 8002a6a:	b2db      	uxtb	r3, r3
 8002a6c:	72fb      	strb	r3, [r7, #11]
				buf[5] = USSn_DataRead(6);
 8002a6e:	2006      	movs	r0, #6
 8002a70:	f002 fc6e 	bl	8005350 <USSn_DataRead>
 8002a74:	4603      	mov	r3, r0
 8002a76:	b2db      	uxtb	r3, r3
 8002a78:	737b      	strb	r3, [r7, #13]
//			buf[index++] = 0;
//			buf[index++] = 0;
//			buf[index++] = 0;
//			buf[index++] = 0;
//			buf[index++] = 0;
			buf[6] = inhome << 1;
 8002a7a:	4b38      	ldr	r3, [pc, #224]	; (8002b5c <spinonce+0x298>)
 8002a7c:	781b      	ldrb	r3, [r3, #0]
 8002a7e:	005b      	lsls	r3, r3, #1
 8002a80:	b2db      	uxtb	r3, r3
 8002a82:	73bb      	strb	r3, [r7, #14]
			//printf("flag11\n");
			//printf("FDval[1]: %d\n", FDval[1]);
			for(int i=0; i<4;i++){
 8002a84:	2300      	movs	r3, #0
 8002a86:	627b      	str	r3, [r7, #36]	; 0x24
 8002a88:	e016      	b.n	8002ab8 <spinonce+0x1f4>
				if(FDval[i]>150){
 8002a8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a8c:	005b      	lsls	r3, r3, #1
 8002a8e:	3330      	adds	r3, #48	; 0x30
 8002a90:	443b      	add	r3, r7
 8002a92:	f833 3c30 	ldrh.w	r3, [r3, #-48]
 8002a96:	2b96      	cmp	r3, #150	; 0x96
 8002a98:	d90b      	bls.n	8002ab2 <spinonce+0x1ee>
					buf[7] |= 1<<i+4;
 8002a9a:	7bfb      	ldrb	r3, [r7, #15]
 8002a9c:	b25a      	sxtb	r2, r3
 8002a9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002aa0:	3304      	adds	r3, #4
 8002aa2:	2101      	movs	r1, #1
 8002aa4:	fa01 f303 	lsl.w	r3, r1, r3
 8002aa8:	b25b      	sxtb	r3, r3
 8002aaa:	4313      	orrs	r3, r2
 8002aac:	b25b      	sxtb	r3, r3
 8002aae:	b2db      	uxtb	r3, r3
 8002ab0:	73fb      	strb	r3, [r7, #15]
			for(int i=0; i<4;i++){
 8002ab2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ab4:	3301      	adds	r3, #1
 8002ab6:	627b      	str	r3, [r7, #36]	; 0x24
 8002ab8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002aba:	2b03      	cmp	r3, #3
 8002abc:	dde5      	ble.n	8002a8a <spinonce+0x1c6>
				//else {buf[7] |= 0<<i+4;}
			}
			//buf[index] = 0;
			//printf("flag12\n");
			//printf("sendcan: %d %d %d %d %d %d %d %d \n", buf[0], buf[1], buf[2], buf[3], buf[4], buf[5], buf[6], buf[7] );
			sendCan(CANID4, buf, 8, 1);//test
 8002abe:	f107 0108 	add.w	r1, r7, #8
 8002ac2:	2301      	movs	r3, #1
 8002ac4:	2208      	movs	r2, #8
 8002ac6:	f240 70d2 	movw	r0, #2002	; 0x7d2
 8002aca:	f000 fc1b 	bl	8003304 <sendCan>
			//printf("flag13\n");
			//index = 0;
			buf[7]=0;
 8002ace:	2300      	movs	r3, #0
 8002ad0:	73fb      	strb	r3, [r7, #15]
			//printf("flag2\n");
		}

		if(FLAG_RxCplt>0){
 8002ad2:	4b23      	ldr	r3, [pc, #140]	; (8002b60 <spinonce+0x29c>)
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	f43f af2a 	beq.w	8002930 <spinonce+0x6c>
			//printf("flag3\n");
    		for(int i=0;i<8;i++){canbuf[i] = g_uCAN_Rx_Data[i];}
 8002adc:	2300      	movs	r3, #0
 8002ade:	623b      	str	r3, [r7, #32]
 8002ae0:	e00c      	b.n	8002afc <spinonce+0x238>
 8002ae2:	4a20      	ldr	r2, [pc, #128]	; (8002b64 <spinonce+0x2a0>)
 8002ae4:	6a3b      	ldr	r3, [r7, #32]
 8002ae6:	4413      	add	r3, r2
 8002ae8:	7819      	ldrb	r1, [r3, #0]
 8002aea:	f107 0210 	add.w	r2, r7, #16
 8002aee:	6a3b      	ldr	r3, [r7, #32]
 8002af0:	4413      	add	r3, r2
 8002af2:	460a      	mov	r2, r1
 8002af4:	701a      	strb	r2, [r3, #0]
 8002af6:	6a3b      	ldr	r3, [r7, #32]
 8002af8:	3301      	adds	r3, #1
 8002afa:	623b      	str	r3, [r7, #32]
 8002afc:	6a3b      	ldr	r3, [r7, #32]
 8002afe:	2b07      	cmp	r3, #7
 8002b00:	ddef      	ble.n	8002ae2 <spinonce+0x21e>
    		FLAG_RxCplt--;
 8002b02:	4b17      	ldr	r3, [pc, #92]	; (8002b60 <spinonce+0x29c>)
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	3b01      	subs	r3, #1
 8002b08:	4a15      	ldr	r2, [pc, #84]	; (8002b60 <spinonce+0x29c>)
 8002b0a:	6013      	str	r3, [r2, #0]
			if(g_tCan_Rx_Header.StdId>g_tCan_Rx_Header.ExtId){CanId = g_tCan_Rx_Header.StdId;}
 8002b0c:	4b16      	ldr	r3, [pc, #88]	; (8002b68 <spinonce+0x2a4>)
 8002b0e:	681a      	ldr	r2, [r3, #0]
 8002b10:	4b15      	ldr	r3, [pc, #84]	; (8002b68 <spinonce+0x2a4>)
 8002b12:	685b      	ldr	r3, [r3, #4]
 8002b14:	429a      	cmp	r2, r3
 8002b16:	d929      	bls.n	8002b6c <spinonce+0x2a8>
 8002b18:	4b13      	ldr	r3, [pc, #76]	; (8002b68 <spinonce+0x2a4>)
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002b1e:	e028      	b.n	8002b72 <spinonce+0x2ae>
 8002b20:	0800ced0 	.word	0x0800ced0
 8002b24:	20000325 	.word	0x20000325
 8002b28:	20000328 	.word	0x20000328
 8002b2c:	20000324 	.word	0x20000324
 8002b30:	200002dc 	.word	0x200002dc
 8002b34:	200002d0 	.word	0x200002d0
 8002b38:	20000468 	.word	0x20000468
 8002b3c:	200002d8 	.word	0x200002d8
 8002b40:	40020400 	.word	0x40020400
 8002b44:	200002f0 	.word	0x200002f0
 8002b48:	200002c8 	.word	0x200002c8
 8002b4c:	200002f8 	.word	0x200002f8
 8002b50:	200002fc 	.word	0x200002fc
 8002b54:	200002ec 	.word	0x200002ec
 8002b58:	200002f4 	.word	0x200002f4
 8002b5c:	20000390 	.word	0x20000390
 8002b60:	200003f8 	.word	0x200003f8
 8002b64:	200003fc 	.word	0x200003fc
 8002b68:	20000404 	.word	0x20000404
			else {CanId = g_tCan_Rx_Header.ExtId;}
 8002b6c:	4b42      	ldr	r3, [pc, #264]	; (8002c78 <spinonce+0x3b4>)
 8002b6e:	685b      	ldr	r3, [r3, #4]
 8002b70:	62fb      	str	r3, [r7, #44]	; 0x2c
			//if(CanId==1001){printf("canid1001 ready: %d\n", ready_flag);}
			//printf("canid ready: %d\n", ready_flag);
			if(ready_flag)
 8002b72:	4b42      	ldr	r3, [pc, #264]	; (8002c7c <spinonce+0x3b8>)
 8002b74:	781b      	ldrb	r3, [r3, #0]
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d072      	beq.n	8002c60 <spinonce+0x39c>
			{
				//printf("flag4\n");
				switch(CanId)
 8002b7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002b7c:	4a40      	ldr	r2, [pc, #256]	; (8002c80 <spinonce+0x3bc>)
 8002b7e:	4293      	cmp	r3, r2
 8002b80:	d04e      	beq.n	8002c20 <spinonce+0x35c>
 8002b82:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002b84:	4a3e      	ldr	r2, [pc, #248]	; (8002c80 <spinonce+0x3bc>)
 8002b86:	4293      	cmp	r3, r2
 8002b88:	d86d      	bhi.n	8002c66 <spinonce+0x3a2>
 8002b8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002b8c:	f640 72a1 	movw	r2, #4001	; 0xfa1
 8002b90:	4293      	cmp	r3, r2
 8002b92:	d03f      	beq.n	8002c14 <spinonce+0x350>
 8002b94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002b96:	f640 72a1 	movw	r2, #4001	; 0xfa1
 8002b9a:	4293      	cmp	r3, r2
 8002b9c:	d863      	bhi.n	8002c66 <spinonce+0x3a2>
 8002b9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ba0:	f640 32b9 	movw	r2, #3001	; 0xbb9
 8002ba4:	4293      	cmp	r3, r2
 8002ba6:	d02f      	beq.n	8002c08 <spinonce+0x344>
 8002ba8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002baa:	f640 32b9 	movw	r2, #3001	; 0xbb9
 8002bae:	4293      	cmp	r3, r2
 8002bb0:	d859      	bhi.n	8002c66 <spinonce+0x3a2>
 8002bb2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002bb4:	f240 7201 	movw	r2, #1793	; 0x701
 8002bb8:	4293      	cmp	r3, r2
 8002bba:	d04e      	beq.n	8002c5a <spinonce+0x396>
 8002bbc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002bbe:	f240 7201 	movw	r2, #1793	; 0x701
 8002bc2:	4293      	cmp	r3, r2
 8002bc4:	d84f      	bhi.n	8002c66 <spinonce+0x3a2>
 8002bc6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002bc8:	f240 5281 	movw	r2, #1409	; 0x581
 8002bcc:	4293      	cmp	r3, r2
 8002bce:	d02d      	beq.n	8002c2c <spinonce+0x368>
 8002bd0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002bd2:	f240 5281 	movw	r2, #1409	; 0x581
 8002bd6:	4293      	cmp	r3, r2
 8002bd8:	d845      	bhi.n	8002c66 <spinonce+0x3a2>
 8002bda:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002bdc:	f240 32e9 	movw	r2, #1001	; 0x3e9
 8002be0:	4293      	cmp	r3, r2
 8002be2:	d005      	beq.n	8002bf0 <spinonce+0x32c>
 8002be4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002be6:	f240 32ea 	movw	r2, #1002	; 0x3ea
 8002bea:	4293      	cmp	r3, r2
 8002bec:	d006      	beq.n	8002bfc <spinonce+0x338>
 8002bee:	e03a      	b.n	8002c66 <spinonce+0x3a2>
				{
				//printf("flag5\n");
				case CANID1:
					parseCmdvel(canbuf);
 8002bf0:	f107 0310 	add.w	r3, r7, #16
 8002bf4:	4618      	mov	r0, r3
 8002bf6:	f7ff faad 	bl	8002154 <parseCmdvel>
					//printf("parseCmdvel\n");
					break;
 8002bfa:	e034      	b.n	8002c66 <spinonce+0x3a2>

				case CANID2:
					parseState(canbuf);
 8002bfc:	f107 0310 	add.w	r3, r7, #16
 8002c00:	4618      	mov	r0, r3
 8002c02:	f7ff f99b 	bl	8001f3c <parseState>
					//printf("parseState\n");
					break;
 8002c06:	e02e      	b.n	8002c66 <spinonce+0x3a2>

				case CANID5:
					parseTop(canbuf);
 8002c08:	f107 0310 	add.w	r3, r7, #16
 8002c0c:	4618      	mov	r0, r3
 8002c0e:	f7ff f969 	bl	8001ee4 <parseTop>
					break;
 8002c12:	e028      	b.n	8002c66 <spinonce+0x3a2>

				case CANID6:
					parsePmm(canbuf);
 8002c14:	f107 0310 	add.w	r3, r7, #16
 8002c18:	4618      	mov	r0, r3
 8002c1a:	f7ff f931 	bl	8001e80 <parsePmm>
					break;
 8002c1e:	e022      	b.n	8002c66 <spinonce+0x3a2>

				case CANID7:
					parseEnc(canbuf);
 8002c20:	f107 0310 	add.w	r3, r7, #16
 8002c24:	4618      	mov	r0, r3
 8002c26:	f7ff fbf9 	bl	800241c <parseEnc>
					break;
 8002c2a:	e01c      	b.n	8002c66 <spinonce+0x3a2>

				case MOTOR114_RES_ID:

					if(canbuf[1] == 0x6c && canbuf[2] == 0x60)
 8002c2c:	7c7b      	ldrb	r3, [r7, #17]
 8002c2e:	2b6c      	cmp	r3, #108	; 0x6c
 8002c30:	d107      	bne.n	8002c42 <spinonce+0x37e>
 8002c32:	7cbb      	ldrb	r3, [r7, #18]
 8002c34:	2b60      	cmp	r3, #96	; 0x60
 8002c36:	d104      	bne.n	8002c42 <spinonce+0x37e>
						parseEnc114(canbuf);
 8002c38:	f107 0310 	add.w	r3, r7, #16
 8002c3c:	4618      	mov	r0, r3
 8002c3e:	f7ff fc67 	bl	8002510 <parseEnc114>
                        //printf("parseEnc114(canbuf)\n");
					if(canbuf[1] == 0x3f && canbuf[2] == 0x60)
 8002c42:	7c7b      	ldrb	r3, [r7, #17]
 8002c44:	2b3f      	cmp	r3, #63	; 0x3f
 8002c46:	d10d      	bne.n	8002c64 <spinonce+0x3a0>
 8002c48:	7cbb      	ldrb	r3, [r7, #18]
 8002c4a:	2b60      	cmp	r3, #96	; 0x60
 8002c4c:	d10a      	bne.n	8002c64 <spinonce+0x3a0>
						parseState114(canbuf);
 8002c4e:	f107 0310 	add.w	r3, r7, #16
 8002c52:	4618      	mov	r0, r3
 8002c54:	f7ff fcac 	bl	80025b0 <parseState114>
                        //printf("parseState114(canbuf)\n");
					break;
 8002c58:	e004      	b.n	8002c64 <spinonce+0x3a0>

				case MOTOR114_START_ID:
					startMotor();
 8002c5a:	f001 fc91 	bl	8004580 <startMotor>
					break;
 8002c5e:	e002      	b.n	8002c66 <spinonce+0x3a2>
					//printf("flag6\n");


				}

			}
 8002c60:	bf00      	nop
 8002c62:	e000      	b.n	8002c66 <spinonce+0x3a2>
					break;
 8002c64:	bf00      	nop

			//printf("flag7\n");
			g_tCan_Rx_Header.StdId=0;
 8002c66:	4b04      	ldr	r3, [pc, #16]	; (8002c78 <spinonce+0x3b4>)
 8002c68:	2200      	movs	r2, #0
 8002c6a:	601a      	str	r2, [r3, #0]
			g_tCan_Rx_Header.ExtId=0;
 8002c6c:	4b02      	ldr	r3, [pc, #8]	; (8002c78 <spinonce+0x3b4>)
 8002c6e:	2200      	movs	r2, #0
 8002c70:	605a      	str	r2, [r3, #4]
			CanId = 0;
 8002c72:	2300      	movs	r3, #0
 8002c74:	62fb      	str	r3, [r7, #44]	; 0x2c
		if(Tick_100ms>FDsen_seq+10) {		//for monitor iteration.
 8002c76:	e65b      	b.n	8002930 <spinonce+0x6c>
 8002c78:	20000404 	.word	0x20000404
 8002c7c:	20000324 	.word	0x20000324
 8002c80:	00b8b701 	.word	0x00b8b701

08002c84 <TransmitterIR_init>:
 *
 * @return Current state.
 */

void TransmitterIR_init()
{
 8002c84:	b480      	push	{r7}
 8002c86:	af00      	add	r7, sp, #0




	IRDUTY0;
 8002c88:	4b0e      	ldr	r3, [pc, #56]	; (8002cc4 <TransmitterIR_init+0x40>)
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	2200      	movs	r2, #0
 8002c8e:	635a      	str	r2, [r3, #52]	; 0x34
	//IRDUTY50;

	TIR_work.state = TIR_Idle;
 8002c90:	4b0d      	ldr	r3, [pc, #52]	; (8002cc8 <TransmitterIR_init+0x44>)
 8002c92:	2200      	movs	r2, #0
 8002c94:	701a      	strb	r2, [r3, #0]
	TIR_work.bitcount = 0;
 8002c96:	4b0c      	ldr	r3, [pc, #48]	; (8002cc8 <TransmitterIR_init+0x44>)
 8002c98:	2200      	movs	r2, #0
 8002c9a:	605a      	str	r2, [r3, #4]
	TIR_work.leader = 0;
 8002c9c:	4b0a      	ldr	r3, [pc, #40]	; (8002cc8 <TransmitterIR_init+0x44>)
 8002c9e:	2200      	movs	r2, #0
 8002ca0:	609a      	str	r2, [r3, #8]
	TIR_work.data = 0;
 8002ca2:	4b09      	ldr	r3, [pc, #36]	; (8002cc8 <TransmitterIR_init+0x44>)
 8002ca4:	2200      	movs	r2, #0
 8002ca6:	60da      	str	r2, [r3, #12]
	TIR_work.trailer = 0;
 8002ca8:	4b07      	ldr	r3, [pc, #28]	; (8002cc8 <TransmitterIR_init+0x44>)
 8002caa:	2200      	movs	r2, #0
 8002cac:	611a      	str	r2, [r3, #16]

	TIR_data.format = UNKNOWN;
 8002cae:	4b07      	ldr	r3, [pc, #28]	; (8002ccc <TransmitterIR_init+0x48>)
 8002cb0:	2200      	movs	r2, #0
 8002cb2:	701a      	strb	r2, [r3, #0]
	TIR_data.bitlength = 0;
 8002cb4:	4b05      	ldr	r3, [pc, #20]	; (8002ccc <TransmitterIR_init+0x48>)
 8002cb6:	2200      	movs	r2, #0
 8002cb8:	605a      	str	r2, [r3, #4]




}
 8002cba:	bf00      	nop
 8002cbc:	46bd      	mov	sp, r7
 8002cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc2:	4770      	bx	lr
 8002cc4:	200004d8 	.word	0x200004d8
 8002cc8:	200003e4 	.word	0x200003e4
 8002ccc:	2000039c 	.word	0x2000039c

08002cd0 <TIR_getState>:

TIR_State TIR_getState(void) {
 8002cd0:	b480      	push	{r7}
 8002cd2:	b083      	sub	sp, #12
 8002cd4:	af00      	add	r7, sp, #0
    LOCK();
    TIR_State s = TIR_work.state;
 8002cd6:	4b05      	ldr	r3, [pc, #20]	; (8002cec <TIR_getState+0x1c>)
 8002cd8:	781b      	ldrb	r3, [r3, #0]
 8002cda:	71fb      	strb	r3, [r7, #7]
    UNLOCK();
    return s;
 8002cdc:	79fb      	ldrb	r3, [r7, #7]
}
 8002cde:	4618      	mov	r0, r3
 8002ce0:	370c      	adds	r7, #12
 8002ce2:	46bd      	mov	sp, r7
 8002ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce8:	4770      	bx	lr
 8002cea:	bf00      	nop
 8002cec:	200003e4 	.word	0x200003e4

08002cf0 <setData>:
 * @param buf Buffer of a data.
 * @param bitlength Bit length of the data.
 *
 * @return Data bit length.
 */
int setData(Format format, uint8_t *buf, int bitlength) {
 8002cf0:	b580      	push	{r7, lr}
 8002cf2:	b086      	sub	sp, #24
 8002cf4:	af00      	add	r7, sp, #0
 8002cf6:	4603      	mov	r3, r0
 8002cf8:	60b9      	str	r1, [r7, #8]
 8002cfa:	607a      	str	r2, [r7, #4]
 8002cfc:	73fb      	strb	r3, [r7, #15]
    LOCK();
    if (TIR_work.state != TIR_Idle) {
 8002cfe:	4b2b      	ldr	r3, [pc, #172]	; (8002dac <setData+0xbc>)
 8002d00:	781b      	ldrb	r3, [r3, #0]
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d002      	beq.n	8002d0c <setData+0x1c>
        UNLOCK();
        return -1;
 8002d06:	f04f 33ff 	mov.w	r3, #4294967295
 8002d0a:	e04a      	b.n	8002da2 <setData+0xb2>
    }

    TIR_work.state = Leader;
 8002d0c:	4b27      	ldr	r3, [pc, #156]	; (8002dac <setData+0xbc>)
 8002d0e:	2201      	movs	r2, #1
 8002d10:	701a      	strb	r2, [r3, #0]
    TIR_work.bitcount = 0;
 8002d12:	4b26      	ldr	r3, [pc, #152]	; (8002dac <setData+0xbc>)
 8002d14:	2200      	movs	r2, #0
 8002d16:	605a      	str	r2, [r3, #4]
    TIR_work.leader = 0;
 8002d18:	4b24      	ldr	r3, [pc, #144]	; (8002dac <setData+0xbc>)
 8002d1a:	2200      	movs	r2, #0
 8002d1c:	609a      	str	r2, [r3, #8]
    TIR_work.data = 0;
 8002d1e:	4b23      	ldr	r3, [pc, #140]	; (8002dac <setData+0xbc>)
 8002d20:	2200      	movs	r2, #0
 8002d22:	60da      	str	r2, [r3, #12]
    TIR_work.trailer = 0;
 8002d24:	4b21      	ldr	r3, [pc, #132]	; (8002dac <setData+0xbc>)
 8002d26:	2200      	movs	r2, #0
 8002d28:	611a      	str	r2, [r3, #16]

    TIR_data.format = format;
 8002d2a:	4a21      	ldr	r2, [pc, #132]	; (8002db0 <setData+0xc0>)
 8002d2c:	7bfb      	ldrb	r3, [r7, #15]
 8002d2e:	7013      	strb	r3, [r2, #0]
    TIR_data.bitlength = bitlength;
 8002d30:	4a1f      	ldr	r2, [pc, #124]	; (8002db0 <setData+0xc0>)
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	6053      	str	r3, [r2, #4]
    const int n = bitlength / 8 + (((bitlength % 8) != 0) ? 1 : 0);
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	da00      	bge.n	8002d3e <setData+0x4e>
 8002d3c:	3307      	adds	r3, #7
 8002d3e:	10db      	asrs	r3, r3, #3
 8002d40:	461a      	mov	r2, r3
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	f003 0307 	and.w	r3, r3, #7
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	bf14      	ite	ne
 8002d4c:	2301      	movne	r3, #1
 8002d4e:	2300      	moveq	r3, #0
 8002d50:	b2db      	uxtb	r3, r3
 8002d52:	4413      	add	r3, r2
 8002d54:	613b      	str	r3, [r7, #16]
    for (int i = 0; i < n; i++) {
 8002d56:	2300      	movs	r3, #0
 8002d58:	617b      	str	r3, [r7, #20]
 8002d5a:	e00c      	b.n	8002d76 <setData+0x86>
        TIR_data.buffer[i] = buf[i];
 8002d5c:	697b      	ldr	r3, [r7, #20]
 8002d5e:	68ba      	ldr	r2, [r7, #8]
 8002d60:	4413      	add	r3, r2
 8002d62:	7819      	ldrb	r1, [r3, #0]
 8002d64:	4a12      	ldr	r2, [pc, #72]	; (8002db0 <setData+0xc0>)
 8002d66:	697b      	ldr	r3, [r7, #20]
 8002d68:	4413      	add	r3, r2
 8002d6a:	3308      	adds	r3, #8
 8002d6c:	460a      	mov	r2, r1
 8002d6e:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < n; i++) {
 8002d70:	697b      	ldr	r3, [r7, #20]
 8002d72:	3301      	adds	r3, #1
 8002d74:	617b      	str	r3, [r7, #20]
 8002d76:	697a      	ldr	r2, [r7, #20]
 8002d78:	693b      	ldr	r3, [r7, #16]
 8002d7a:	429a      	cmp	r2, r3
 8002d7c:	dbee      	blt.n	8002d5c <setData+0x6c>
    }

    switch (format) {
 8002d7e:	7bfb      	ldrb	r3, [r7, #15]
 8002d80:	2b05      	cmp	r3, #5
 8002d82:	d00c      	beq.n	8002d9e <setData+0xae>
 8002d84:	2b05      	cmp	r3, #5
 8002d86:	dc0b      	bgt.n	8002da0 <setData+0xb0>
 8002d88:	2b01      	cmp	r3, #1
 8002d8a:	d001      	beq.n	8002d90 <setData+0xa0>
 8002d8c:	2b03      	cmp	r3, #3

            break;
        case AEHA:
//            ticker.detach();
//            ticker.attach_us(callback(this, &tick), TUS_AEHA);
            break;
 8002d8e:	e007      	b.n	8002da0 <setData+0xb0>
        		HAL_TIM_Base_Start_IT (&htim9);//uss timer, 1779hz
 8002d90:	4808      	ldr	r0, [pc, #32]	; (8002db4 <setData+0xc4>)
 8002d92:	f005 fbc1 	bl	8008518 <HAL_TIM_Base_Start_IT>
        		TIR_setData_flag = 1;
 8002d96:	4b08      	ldr	r3, [pc, #32]	; (8002db8 <setData+0xc8>)
 8002d98:	2201      	movs	r2, #1
 8002d9a:	701a      	strb	r2, [r3, #0]
            break;
 8002d9c:	e000      	b.n	8002da0 <setData+0xb0>
        case SONY:
//            ticker.detach();
//            ticker.attach_us(callback(this, &tick), TUS_SONY);
            break;
 8002d9e:	bf00      	nop
    }

    UNLOCK();
    return bitlength;
 8002da0:	687b      	ldr	r3, [r7, #4]
}
 8002da2:	4618      	mov	r0, r3
 8002da4:	3718      	adds	r7, #24
 8002da6:	46bd      	mov	sp, r7
 8002da8:	bd80      	pop	{r7, pc}
 8002daa:	bf00      	nop
 8002dac:	200003e4 	.word	0x200003e4
 8002db0:	2000039c 	.word	0x2000039c
 8002db4:	20000608 	.word	0x20000608
 8002db8:	200002e0 	.word	0x200002e0

08002dbc <tick>:

void tick(void) {
 8002dbc:	b580      	push	{r7, lr}
 8002dbe:	af00      	add	r7, sp, #0
    LOCK();
    switch (TIR_work.state) {
 8002dc0:	4b80      	ldr	r3, [pc, #512]	; (8002fc4 <tick+0x208>)
 8002dc2:	781b      	ldrb	r3, [r3, #0]
 8002dc4:	2b03      	cmp	r3, #3
 8002dc6:	f200 8247 	bhi.w	8003258 <tick+0x49c>
 8002dca:	a201      	add	r2, pc, #4	; (adr r2, 8002dd0 <tick+0x14>)
 8002dcc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002dd0:	08002de1 	.word	0x08002de1
 8002dd4:	08002dfb 	.word	0x08002dfb
 8002dd8:	08002ee1 	.word	0x08002ee1
 8002ddc:	08003147 	.word	0x08003147
        case TIR_Idle:
            TIR_work.bitcount = 0;
 8002de0:	4b78      	ldr	r3, [pc, #480]	; (8002fc4 <tick+0x208>)
 8002de2:	2200      	movs	r2, #0
 8002de4:	605a      	str	r2, [r3, #4]
            TIR_work.leader = 0;
 8002de6:	4b77      	ldr	r3, [pc, #476]	; (8002fc4 <tick+0x208>)
 8002de8:	2200      	movs	r2, #0
 8002dea:	609a      	str	r2, [r3, #8]
            TIR_work.data = 0;
 8002dec:	4b75      	ldr	r3, [pc, #468]	; (8002fc4 <tick+0x208>)
 8002dee:	2200      	movs	r2, #0
 8002df0:	60da      	str	r2, [r3, #12]
            TIR_work.trailer = 0;
 8002df2:	4b74      	ldr	r3, [pc, #464]	; (8002fc4 <tick+0x208>)
 8002df4:	2200      	movs	r2, #0
 8002df6:	611a      	str	r2, [r3, #16]
            break;
 8002df8:	e235      	b.n	8003266 <tick+0x4aa>
        case Leader:
            if (TIR_data.format == NEC) {
 8002dfa:	4b73      	ldr	r3, [pc, #460]	; (8002fc8 <tick+0x20c>)
 8002dfc:	781b      	ldrb	r3, [r3, #0]
 8002dfe:	2b01      	cmp	r3, #1
 8002e00:	d121      	bne.n	8002e46 <tick+0x8a>
                /*
                 * NEC.
                 */
                static const int LEADER_NEC_HEAD = 16;
                static const int LEADER_NEC_TAIL = 8;
                if (TIR_work.leader < LEADER_NEC_HEAD) {
 8002e02:	4b70      	ldr	r3, [pc, #448]	; (8002fc4 <tick+0x208>)
 8002e04:	689a      	ldr	r2, [r3, #8]
 8002e06:	4b71      	ldr	r3, [pc, #452]	; (8002fcc <tick+0x210>)
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	429a      	cmp	r2, r3
 8002e0c:	da04      	bge.n	8002e18 <tick+0x5c>
                    IRDUTY50;
 8002e0e:	4b70      	ldr	r3, [pc, #448]	; (8002fd0 <tick+0x214>)
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	2234      	movs	r2, #52	; 0x34
 8002e14:	635a      	str	r2, [r3, #52]	; 0x34
 8002e16:	e003      	b.n	8002e20 <tick+0x64>
                } else {
                    IRDUTY0;
 8002e18:	4b6d      	ldr	r3, [pc, #436]	; (8002fd0 <tick+0x214>)
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	2200      	movs	r2, #0
 8002e1e:	635a      	str	r2, [r3, #52]	; 0x34
                }
                TIR_work.leader++;
 8002e20:	4b68      	ldr	r3, [pc, #416]	; (8002fc4 <tick+0x208>)
 8002e22:	689b      	ldr	r3, [r3, #8]
 8002e24:	3301      	adds	r3, #1
 8002e26:	4a67      	ldr	r2, [pc, #412]	; (8002fc4 <tick+0x208>)
 8002e28:	6093      	str	r3, [r2, #8]
                if ((LEADER_NEC_HEAD + LEADER_NEC_TAIL) <= TIR_work.leader) {
 8002e2a:	4b68      	ldr	r3, [pc, #416]	; (8002fcc <tick+0x210>)
 8002e2c:	681a      	ldr	r2, [r3, #0]
 8002e2e:	4b69      	ldr	r3, [pc, #420]	; (8002fd4 <tick+0x218>)
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	441a      	add	r2, r3
 8002e34:	4b63      	ldr	r3, [pc, #396]	; (8002fc4 <tick+0x208>)
 8002e36:	689b      	ldr	r3, [r3, #8]
 8002e38:	429a      	cmp	r2, r3
 8002e3a:	f300 820f 	bgt.w	800325c <tick+0x4a0>
                    TIR_work.state = Data;
 8002e3e:	4b61      	ldr	r3, [pc, #388]	; (8002fc4 <tick+0x208>)
 8002e40:	2202      	movs	r2, #2
 8002e42:	701a      	strb	r2, [r3, #0]
                if ((LEADER_SONY_HEAD + LEADER_SONY_TAIL) <= TIR_work.leader) {
                    TIR_work.state = Data;
                }
            } else {
            }
            break;
 8002e44:	e20a      	b.n	800325c <tick+0x4a0>
            } else if (TIR_data.format == AEHA) {
 8002e46:	4b60      	ldr	r3, [pc, #384]	; (8002fc8 <tick+0x20c>)
 8002e48:	781b      	ldrb	r3, [r3, #0]
 8002e4a:	2b03      	cmp	r3, #3
 8002e4c:	d121      	bne.n	8002e92 <tick+0xd6>
                if (TIR_work.leader < LEADER_AEHA_HEAD) {
 8002e4e:	4b5d      	ldr	r3, [pc, #372]	; (8002fc4 <tick+0x208>)
 8002e50:	689a      	ldr	r2, [r3, #8]
 8002e52:	4b61      	ldr	r3, [pc, #388]	; (8002fd8 <tick+0x21c>)
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	429a      	cmp	r2, r3
 8002e58:	da04      	bge.n	8002e64 <tick+0xa8>
                    IRDUTY50;
 8002e5a:	4b5d      	ldr	r3, [pc, #372]	; (8002fd0 <tick+0x214>)
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	2234      	movs	r2, #52	; 0x34
 8002e60:	635a      	str	r2, [r3, #52]	; 0x34
 8002e62:	e003      	b.n	8002e6c <tick+0xb0>
                    IRDUTY0;
 8002e64:	4b5a      	ldr	r3, [pc, #360]	; (8002fd0 <tick+0x214>)
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	2200      	movs	r2, #0
 8002e6a:	635a      	str	r2, [r3, #52]	; 0x34
                TIR_work.leader++;
 8002e6c:	4b55      	ldr	r3, [pc, #340]	; (8002fc4 <tick+0x208>)
 8002e6e:	689b      	ldr	r3, [r3, #8]
 8002e70:	3301      	adds	r3, #1
 8002e72:	4a54      	ldr	r2, [pc, #336]	; (8002fc4 <tick+0x208>)
 8002e74:	6093      	str	r3, [r2, #8]
                if ((LEADER_AEHA_HEAD + LEADER_AEHA_TAIL) <= TIR_work.leader) {
 8002e76:	4b58      	ldr	r3, [pc, #352]	; (8002fd8 <tick+0x21c>)
 8002e78:	681a      	ldr	r2, [r3, #0]
 8002e7a:	4b58      	ldr	r3, [pc, #352]	; (8002fdc <tick+0x220>)
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	441a      	add	r2, r3
 8002e80:	4b50      	ldr	r3, [pc, #320]	; (8002fc4 <tick+0x208>)
 8002e82:	689b      	ldr	r3, [r3, #8]
 8002e84:	429a      	cmp	r2, r3
 8002e86:	f300 81e9 	bgt.w	800325c <tick+0x4a0>
                    TIR_work.state = Data;
 8002e8a:	4b4e      	ldr	r3, [pc, #312]	; (8002fc4 <tick+0x208>)
 8002e8c:	2202      	movs	r2, #2
 8002e8e:	701a      	strb	r2, [r3, #0]
            break;
 8002e90:	e1e4      	b.n	800325c <tick+0x4a0>
            } else if (TIR_data.format == SONY) {
 8002e92:	4b4d      	ldr	r3, [pc, #308]	; (8002fc8 <tick+0x20c>)
 8002e94:	781b      	ldrb	r3, [r3, #0]
 8002e96:	2b05      	cmp	r3, #5
 8002e98:	f040 81e0 	bne.w	800325c <tick+0x4a0>
                if (TIR_work.leader < LEADER_SONY_HEAD) {
 8002e9c:	4b49      	ldr	r3, [pc, #292]	; (8002fc4 <tick+0x208>)
 8002e9e:	689a      	ldr	r2, [r3, #8]
 8002ea0:	4b4f      	ldr	r3, [pc, #316]	; (8002fe0 <tick+0x224>)
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	429a      	cmp	r2, r3
 8002ea6:	da04      	bge.n	8002eb2 <tick+0xf6>
                    IRDUTY50;
 8002ea8:	4b49      	ldr	r3, [pc, #292]	; (8002fd0 <tick+0x214>)
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	2234      	movs	r2, #52	; 0x34
 8002eae:	635a      	str	r2, [r3, #52]	; 0x34
 8002eb0:	e003      	b.n	8002eba <tick+0xfe>
                    IRDUTY0;
 8002eb2:	4b47      	ldr	r3, [pc, #284]	; (8002fd0 <tick+0x214>)
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	2200      	movs	r2, #0
 8002eb8:	635a      	str	r2, [r3, #52]	; 0x34
                TIR_work.leader++;
 8002eba:	4b42      	ldr	r3, [pc, #264]	; (8002fc4 <tick+0x208>)
 8002ebc:	689b      	ldr	r3, [r3, #8]
 8002ebe:	3301      	adds	r3, #1
 8002ec0:	4a40      	ldr	r2, [pc, #256]	; (8002fc4 <tick+0x208>)
 8002ec2:	6093      	str	r3, [r2, #8]
                if ((LEADER_SONY_HEAD + LEADER_SONY_TAIL) <= TIR_work.leader) {
 8002ec4:	4b46      	ldr	r3, [pc, #280]	; (8002fe0 <tick+0x224>)
 8002ec6:	681a      	ldr	r2, [r3, #0]
 8002ec8:	4b46      	ldr	r3, [pc, #280]	; (8002fe4 <tick+0x228>)
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	441a      	add	r2, r3
 8002ece:	4b3d      	ldr	r3, [pc, #244]	; (8002fc4 <tick+0x208>)
 8002ed0:	689b      	ldr	r3, [r3, #8]
 8002ed2:	429a      	cmp	r2, r3
 8002ed4:	f300 81c2 	bgt.w	800325c <tick+0x4a0>
                    TIR_work.state = Data;
 8002ed8:	4b3a      	ldr	r3, [pc, #232]	; (8002fc4 <tick+0x208>)
 8002eda:	2202      	movs	r2, #2
 8002edc:	701a      	strb	r2, [r3, #0]
            break;
 8002ede:	e1bd      	b.n	800325c <tick+0x4a0>
        case Data:
            if (TIR_data.format == NEC) {
 8002ee0:	4b39      	ldr	r3, [pc, #228]	; (8002fc8 <tick+0x20c>)
 8002ee2:	781b      	ldrb	r3, [r3, #0]
 8002ee4:	2b01      	cmp	r3, #1
 8002ee6:	d15b      	bne.n	8002fa0 <tick+0x1e4>
                /*
                 * NEC.
                 */
                if (TIR_work.data == 0) {
 8002ee8:	4b36      	ldr	r3, [pc, #216]	; (8002fc4 <tick+0x208>)
 8002eea:	68db      	ldr	r3, [r3, #12]
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d109      	bne.n	8002f04 <tick+0x148>
                    IRDUTY50;
 8002ef0:	4b37      	ldr	r3, [pc, #220]	; (8002fd0 <tick+0x214>)
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	2234      	movs	r2, #52	; 0x34
 8002ef6:	635a      	str	r2, [r3, #52]	; 0x34
                    TIR_work.data++;
 8002ef8:	4b32      	ldr	r3, [pc, #200]	; (8002fc4 <tick+0x208>)
 8002efa:	68db      	ldr	r3, [r3, #12]
 8002efc:	3301      	adds	r3, #1
 8002efe:	4a31      	ldr	r2, [pc, #196]	; (8002fc4 <tick+0x208>)
 8002f00:	60d3      	str	r3, [r2, #12]
 8002f02:	e042      	b.n	8002f8a <tick+0x1ce>
                } else {
                    IRDUTY0;
 8002f04:	4b32      	ldr	r3, [pc, #200]	; (8002fd0 <tick+0x214>)
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	2200      	movs	r2, #0
 8002f0a:	635a      	str	r2, [r3, #52]	; 0x34
                    if (0 != (TIR_data.buffer[TIR_work.bitcount / 8] & (1 << TIR_work.bitcount % 8))) {
 8002f0c:	4b2d      	ldr	r3, [pc, #180]	; (8002fc4 <tick+0x208>)
 8002f0e:	685b      	ldr	r3, [r3, #4]
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	da00      	bge.n	8002f16 <tick+0x15a>
 8002f14:	3307      	adds	r3, #7
 8002f16:	10db      	asrs	r3, r3, #3
 8002f18:	461a      	mov	r2, r3
 8002f1a:	4b2b      	ldr	r3, [pc, #172]	; (8002fc8 <tick+0x20c>)
 8002f1c:	4413      	add	r3, r2
 8002f1e:	7a1b      	ldrb	r3, [r3, #8]
 8002f20:	4619      	mov	r1, r3
 8002f22:	4b28      	ldr	r3, [pc, #160]	; (8002fc4 <tick+0x208>)
 8002f24:	685b      	ldr	r3, [r3, #4]
 8002f26:	425a      	negs	r2, r3
 8002f28:	f003 0307 	and.w	r3, r3, #7
 8002f2c:	f002 0207 	and.w	r2, r2, #7
 8002f30:	bf58      	it	pl
 8002f32:	4253      	negpl	r3, r2
 8002f34:	fa41 f303 	asr.w	r3, r1, r3
 8002f38:	f003 0301 	and.w	r3, r3, #1
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d012      	beq.n	8002f66 <tick+0x1aa>
                        if (3 <= TIR_work.data) {
 8002f40:	4b20      	ldr	r3, [pc, #128]	; (8002fc4 <tick+0x208>)
 8002f42:	68db      	ldr	r3, [r3, #12]
 8002f44:	2b02      	cmp	r3, #2
 8002f46:	dd08      	ble.n	8002f5a <tick+0x19e>
                            TIR_work.bitcount++;
 8002f48:	4b1e      	ldr	r3, [pc, #120]	; (8002fc4 <tick+0x208>)
 8002f4a:	685b      	ldr	r3, [r3, #4]
 8002f4c:	3301      	adds	r3, #1
 8002f4e:	4a1d      	ldr	r2, [pc, #116]	; (8002fc4 <tick+0x208>)
 8002f50:	6053      	str	r3, [r2, #4]
                            TIR_work.data = 0;
 8002f52:	4b1c      	ldr	r3, [pc, #112]	; (8002fc4 <tick+0x208>)
 8002f54:	2200      	movs	r2, #0
 8002f56:	60da      	str	r2, [r3, #12]
 8002f58:	e017      	b.n	8002f8a <tick+0x1ce>
                        } else {
                            TIR_work.data++;
 8002f5a:	4b1a      	ldr	r3, [pc, #104]	; (8002fc4 <tick+0x208>)
 8002f5c:	68db      	ldr	r3, [r3, #12]
 8002f5e:	3301      	adds	r3, #1
 8002f60:	4a18      	ldr	r2, [pc, #96]	; (8002fc4 <tick+0x208>)
 8002f62:	60d3      	str	r3, [r2, #12]
 8002f64:	e011      	b.n	8002f8a <tick+0x1ce>
                        }
                    } else {
                        if (1 <= TIR_work.data) {
 8002f66:	4b17      	ldr	r3, [pc, #92]	; (8002fc4 <tick+0x208>)
 8002f68:	68db      	ldr	r3, [r3, #12]
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	dd08      	ble.n	8002f80 <tick+0x1c4>
                            TIR_work.bitcount++;
 8002f6e:	4b15      	ldr	r3, [pc, #84]	; (8002fc4 <tick+0x208>)
 8002f70:	685b      	ldr	r3, [r3, #4]
 8002f72:	3301      	adds	r3, #1
 8002f74:	4a13      	ldr	r2, [pc, #76]	; (8002fc4 <tick+0x208>)
 8002f76:	6053      	str	r3, [r2, #4]
                            TIR_work.data = 0;
 8002f78:	4b12      	ldr	r3, [pc, #72]	; (8002fc4 <tick+0x208>)
 8002f7a:	2200      	movs	r2, #0
 8002f7c:	60da      	str	r2, [r3, #12]
 8002f7e:	e004      	b.n	8002f8a <tick+0x1ce>
                        } else {
                            TIR_work.data++;
 8002f80:	4b10      	ldr	r3, [pc, #64]	; (8002fc4 <tick+0x208>)
 8002f82:	68db      	ldr	r3, [r3, #12]
 8002f84:	3301      	adds	r3, #1
 8002f86:	4a0f      	ldr	r2, [pc, #60]	; (8002fc4 <tick+0x208>)
 8002f88:	60d3      	str	r3, [r2, #12]
                        }
                    }
                }
                if (TIR_data.bitlength <= TIR_work.bitcount) {
 8002f8a:	4b0f      	ldr	r3, [pc, #60]	; (8002fc8 <tick+0x20c>)
 8002f8c:	685a      	ldr	r2, [r3, #4]
 8002f8e:	4b0d      	ldr	r3, [pc, #52]	; (8002fc4 <tick+0x208>)
 8002f90:	685b      	ldr	r3, [r3, #4]
 8002f92:	429a      	cmp	r2, r3
 8002f94:	f300 8164 	bgt.w	8003260 <tick+0x4a4>
                    TIR_work.state = Trailer;
 8002f98:	4b0a      	ldr	r3, [pc, #40]	; (8002fc4 <tick+0x208>)
 8002f9a:	2203      	movs	r2, #3
 8002f9c:	701a      	strb	r2, [r3, #0]
                if (TIR_data.bitlength <= TIR_work.bitcount) {
                    TIR_work.state = Trailer;
                }
            } else {
            }
            break;
 8002f9e:	e15f      	b.n	8003260 <tick+0x4a4>
            } else if (TIR_data.format == AEHA) {
 8002fa0:	4b09      	ldr	r3, [pc, #36]	; (8002fc8 <tick+0x20c>)
 8002fa2:	781b      	ldrb	r3, [r3, #0]
 8002fa4:	2b03      	cmp	r3, #3
 8002fa6:	d16d      	bne.n	8003084 <tick+0x2c8>
                if (TIR_work.data == 0) {
 8002fa8:	4b06      	ldr	r3, [pc, #24]	; (8002fc4 <tick+0x208>)
 8002faa:	68db      	ldr	r3, [r3, #12]
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d11b      	bne.n	8002fe8 <tick+0x22c>
                    IRDUTY50;
 8002fb0:	4b07      	ldr	r3, [pc, #28]	; (8002fd0 <tick+0x214>)
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	2234      	movs	r2, #52	; 0x34
 8002fb6:	635a      	str	r2, [r3, #52]	; 0x34
                    TIR_work.data++;
 8002fb8:	4b02      	ldr	r3, [pc, #8]	; (8002fc4 <tick+0x208>)
 8002fba:	68db      	ldr	r3, [r3, #12]
 8002fbc:	3301      	adds	r3, #1
 8002fbe:	4a01      	ldr	r2, [pc, #4]	; (8002fc4 <tick+0x208>)
 8002fc0:	60d3      	str	r3, [r2, #12]
 8002fc2:	e054      	b.n	800306e <tick+0x2b2>
 8002fc4:	200003e4 	.word	0x200003e4
 8002fc8:	2000039c 	.word	0x2000039c
 8002fcc:	0800cf1c 	.word	0x0800cf1c
 8002fd0:	200004d8 	.word	0x200004d8
 8002fd4:	0800cf20 	.word	0x0800cf20
 8002fd8:	0800cf24 	.word	0x0800cf24
 8002fdc:	0800cf28 	.word	0x0800cf28
 8002fe0:	0800cf2c 	.word	0x0800cf2c
 8002fe4:	0800cf30 	.word	0x0800cf30
                    IRDUTY0;
 8002fe8:	4b91      	ldr	r3, [pc, #580]	; (8003230 <tick+0x474>)
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	2200      	movs	r2, #0
 8002fee:	635a      	str	r2, [r3, #52]	; 0x34
                    if (0 != (TIR_data.buffer[TIR_work.bitcount / 8] & (1 << TIR_work.bitcount % 8))) {
 8002ff0:	4b90      	ldr	r3, [pc, #576]	; (8003234 <tick+0x478>)
 8002ff2:	685b      	ldr	r3, [r3, #4]
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	da00      	bge.n	8002ffa <tick+0x23e>
 8002ff8:	3307      	adds	r3, #7
 8002ffa:	10db      	asrs	r3, r3, #3
 8002ffc:	461a      	mov	r2, r3
 8002ffe:	4b8e      	ldr	r3, [pc, #568]	; (8003238 <tick+0x47c>)
 8003000:	4413      	add	r3, r2
 8003002:	7a1b      	ldrb	r3, [r3, #8]
 8003004:	4619      	mov	r1, r3
 8003006:	4b8b      	ldr	r3, [pc, #556]	; (8003234 <tick+0x478>)
 8003008:	685b      	ldr	r3, [r3, #4]
 800300a:	425a      	negs	r2, r3
 800300c:	f003 0307 	and.w	r3, r3, #7
 8003010:	f002 0207 	and.w	r2, r2, #7
 8003014:	bf58      	it	pl
 8003016:	4253      	negpl	r3, r2
 8003018:	fa41 f303 	asr.w	r3, r1, r3
 800301c:	f003 0301 	and.w	r3, r3, #1
 8003020:	2b00      	cmp	r3, #0
 8003022:	d012      	beq.n	800304a <tick+0x28e>
                        if (3 <= TIR_work.data) {
 8003024:	4b83      	ldr	r3, [pc, #524]	; (8003234 <tick+0x478>)
 8003026:	68db      	ldr	r3, [r3, #12]
 8003028:	2b02      	cmp	r3, #2
 800302a:	dd08      	ble.n	800303e <tick+0x282>
                            TIR_work.bitcount++;
 800302c:	4b81      	ldr	r3, [pc, #516]	; (8003234 <tick+0x478>)
 800302e:	685b      	ldr	r3, [r3, #4]
 8003030:	3301      	adds	r3, #1
 8003032:	4a80      	ldr	r2, [pc, #512]	; (8003234 <tick+0x478>)
 8003034:	6053      	str	r3, [r2, #4]
                            TIR_work.data = 0;
 8003036:	4b7f      	ldr	r3, [pc, #508]	; (8003234 <tick+0x478>)
 8003038:	2200      	movs	r2, #0
 800303a:	60da      	str	r2, [r3, #12]
 800303c:	e017      	b.n	800306e <tick+0x2b2>
                            TIR_work.data++;
 800303e:	4b7d      	ldr	r3, [pc, #500]	; (8003234 <tick+0x478>)
 8003040:	68db      	ldr	r3, [r3, #12]
 8003042:	3301      	adds	r3, #1
 8003044:	4a7b      	ldr	r2, [pc, #492]	; (8003234 <tick+0x478>)
 8003046:	60d3      	str	r3, [r2, #12]
 8003048:	e011      	b.n	800306e <tick+0x2b2>
                        if (1 <= TIR_work.data) {
 800304a:	4b7a      	ldr	r3, [pc, #488]	; (8003234 <tick+0x478>)
 800304c:	68db      	ldr	r3, [r3, #12]
 800304e:	2b00      	cmp	r3, #0
 8003050:	dd08      	ble.n	8003064 <tick+0x2a8>
                            TIR_work.bitcount++;
 8003052:	4b78      	ldr	r3, [pc, #480]	; (8003234 <tick+0x478>)
 8003054:	685b      	ldr	r3, [r3, #4]
 8003056:	3301      	adds	r3, #1
 8003058:	4a76      	ldr	r2, [pc, #472]	; (8003234 <tick+0x478>)
 800305a:	6053      	str	r3, [r2, #4]
                            TIR_work.data = 0;
 800305c:	4b75      	ldr	r3, [pc, #468]	; (8003234 <tick+0x478>)
 800305e:	2200      	movs	r2, #0
 8003060:	60da      	str	r2, [r3, #12]
 8003062:	e004      	b.n	800306e <tick+0x2b2>
                            TIR_work.data++;
 8003064:	4b73      	ldr	r3, [pc, #460]	; (8003234 <tick+0x478>)
 8003066:	68db      	ldr	r3, [r3, #12]
 8003068:	3301      	adds	r3, #1
 800306a:	4a72      	ldr	r2, [pc, #456]	; (8003234 <tick+0x478>)
 800306c:	60d3      	str	r3, [r2, #12]
                if (TIR_data.bitlength <= TIR_work.bitcount) {
 800306e:	4b72      	ldr	r3, [pc, #456]	; (8003238 <tick+0x47c>)
 8003070:	685a      	ldr	r2, [r3, #4]
 8003072:	4b70      	ldr	r3, [pc, #448]	; (8003234 <tick+0x478>)
 8003074:	685b      	ldr	r3, [r3, #4]
 8003076:	429a      	cmp	r2, r3
 8003078:	f300 80f2 	bgt.w	8003260 <tick+0x4a4>
                    TIR_work.state = Trailer;
 800307c:	4b6d      	ldr	r3, [pc, #436]	; (8003234 <tick+0x478>)
 800307e:	2203      	movs	r2, #3
 8003080:	701a      	strb	r2, [r3, #0]
            break;
 8003082:	e0ed      	b.n	8003260 <tick+0x4a4>
            } else if (TIR_data.format == SONY) {
 8003084:	4b6c      	ldr	r3, [pc, #432]	; (8003238 <tick+0x47c>)
 8003086:	781b      	ldrb	r3, [r3, #0]
 8003088:	2b05      	cmp	r3, #5
 800308a:	f040 80e9 	bne.w	8003260 <tick+0x4a4>
                if (TIR_work.data == 0) {
 800308e:	4b69      	ldr	r3, [pc, #420]	; (8003234 <tick+0x478>)
 8003090:	68db      	ldr	r3, [r3, #12]
 8003092:	2b00      	cmp	r3, #0
 8003094:	d109      	bne.n	80030aa <tick+0x2ee>
                    IRDUTY0;
 8003096:	4b66      	ldr	r3, [pc, #408]	; (8003230 <tick+0x474>)
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	2200      	movs	r2, #0
 800309c:	635a      	str	r2, [r3, #52]	; 0x34
                    TIR_work.data++;
 800309e:	4b65      	ldr	r3, [pc, #404]	; (8003234 <tick+0x478>)
 80030a0:	68db      	ldr	r3, [r3, #12]
 80030a2:	3301      	adds	r3, #1
 80030a4:	4a63      	ldr	r2, [pc, #396]	; (8003234 <tick+0x478>)
 80030a6:	60d3      	str	r3, [r2, #12]
 80030a8:	e042      	b.n	8003130 <tick+0x374>
                    IRDUTY50;
 80030aa:	4b61      	ldr	r3, [pc, #388]	; (8003230 <tick+0x474>)
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	2234      	movs	r2, #52	; 0x34
 80030b0:	635a      	str	r2, [r3, #52]	; 0x34
                    if (0 != (TIR_data.buffer[TIR_work.bitcount / 8] & (1 << TIR_work.bitcount % 8))) {
 80030b2:	4b60      	ldr	r3, [pc, #384]	; (8003234 <tick+0x478>)
 80030b4:	685b      	ldr	r3, [r3, #4]
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	da00      	bge.n	80030bc <tick+0x300>
 80030ba:	3307      	adds	r3, #7
 80030bc:	10db      	asrs	r3, r3, #3
 80030be:	461a      	mov	r2, r3
 80030c0:	4b5d      	ldr	r3, [pc, #372]	; (8003238 <tick+0x47c>)
 80030c2:	4413      	add	r3, r2
 80030c4:	7a1b      	ldrb	r3, [r3, #8]
 80030c6:	4619      	mov	r1, r3
 80030c8:	4b5a      	ldr	r3, [pc, #360]	; (8003234 <tick+0x478>)
 80030ca:	685b      	ldr	r3, [r3, #4]
 80030cc:	425a      	negs	r2, r3
 80030ce:	f003 0307 	and.w	r3, r3, #7
 80030d2:	f002 0207 	and.w	r2, r2, #7
 80030d6:	bf58      	it	pl
 80030d8:	4253      	negpl	r3, r2
 80030da:	fa41 f303 	asr.w	r3, r1, r3
 80030de:	f003 0301 	and.w	r3, r3, #1
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d012      	beq.n	800310c <tick+0x350>
                        if (2 <= TIR_work.data) {
 80030e6:	4b53      	ldr	r3, [pc, #332]	; (8003234 <tick+0x478>)
 80030e8:	68db      	ldr	r3, [r3, #12]
 80030ea:	2b01      	cmp	r3, #1
 80030ec:	dd08      	ble.n	8003100 <tick+0x344>
                            TIR_work.bitcount++;
 80030ee:	4b51      	ldr	r3, [pc, #324]	; (8003234 <tick+0x478>)
 80030f0:	685b      	ldr	r3, [r3, #4]
 80030f2:	3301      	adds	r3, #1
 80030f4:	4a4f      	ldr	r2, [pc, #316]	; (8003234 <tick+0x478>)
 80030f6:	6053      	str	r3, [r2, #4]
                            TIR_work.data = 0;
 80030f8:	4b4e      	ldr	r3, [pc, #312]	; (8003234 <tick+0x478>)
 80030fa:	2200      	movs	r2, #0
 80030fc:	60da      	str	r2, [r3, #12]
 80030fe:	e017      	b.n	8003130 <tick+0x374>
                            TIR_work.data++;
 8003100:	4b4c      	ldr	r3, [pc, #304]	; (8003234 <tick+0x478>)
 8003102:	68db      	ldr	r3, [r3, #12]
 8003104:	3301      	adds	r3, #1
 8003106:	4a4b      	ldr	r2, [pc, #300]	; (8003234 <tick+0x478>)
 8003108:	60d3      	str	r3, [r2, #12]
 800310a:	e011      	b.n	8003130 <tick+0x374>
                        if (1 <= TIR_work.data) {
 800310c:	4b49      	ldr	r3, [pc, #292]	; (8003234 <tick+0x478>)
 800310e:	68db      	ldr	r3, [r3, #12]
 8003110:	2b00      	cmp	r3, #0
 8003112:	dd08      	ble.n	8003126 <tick+0x36a>
                            TIR_work.bitcount++;
 8003114:	4b47      	ldr	r3, [pc, #284]	; (8003234 <tick+0x478>)
 8003116:	685b      	ldr	r3, [r3, #4]
 8003118:	3301      	adds	r3, #1
 800311a:	4a46      	ldr	r2, [pc, #280]	; (8003234 <tick+0x478>)
 800311c:	6053      	str	r3, [r2, #4]
                            TIR_work.data = 0;
 800311e:	4b45      	ldr	r3, [pc, #276]	; (8003234 <tick+0x478>)
 8003120:	2200      	movs	r2, #0
 8003122:	60da      	str	r2, [r3, #12]
 8003124:	e004      	b.n	8003130 <tick+0x374>
                            TIR_work.data++;
 8003126:	4b43      	ldr	r3, [pc, #268]	; (8003234 <tick+0x478>)
 8003128:	68db      	ldr	r3, [r3, #12]
 800312a:	3301      	adds	r3, #1
 800312c:	4a41      	ldr	r2, [pc, #260]	; (8003234 <tick+0x478>)
 800312e:	60d3      	str	r3, [r2, #12]
                if (TIR_data.bitlength <= TIR_work.bitcount) {
 8003130:	4b41      	ldr	r3, [pc, #260]	; (8003238 <tick+0x47c>)
 8003132:	685a      	ldr	r2, [r3, #4]
 8003134:	4b3f      	ldr	r3, [pc, #252]	; (8003234 <tick+0x478>)
 8003136:	685b      	ldr	r3, [r3, #4]
 8003138:	429a      	cmp	r2, r3
 800313a:	f300 8091 	bgt.w	8003260 <tick+0x4a4>
                    TIR_work.state = Trailer;
 800313e:	4b3d      	ldr	r3, [pc, #244]	; (8003234 <tick+0x478>)
 8003140:	2203      	movs	r2, #3
 8003142:	701a      	strb	r2, [r3, #0]
            break;
 8003144:	e08c      	b.n	8003260 <tick+0x4a4>
        case Trailer:
            if (TIR_data.format == NEC) {
 8003146:	4b3c      	ldr	r3, [pc, #240]	; (8003238 <tick+0x47c>)
 8003148:	781b      	ldrb	r3, [r3, #0]
 800314a:	2b01      	cmp	r3, #1
 800314c:	d126      	bne.n	800319c <tick+0x3e0>
                /*
                 * NEC.
                 */
                static const int TRAILER_NEC_HEAD = 1;
                static const int TRAILER_NEC_TAIL = 2;
                if (TIR_work.trailer < TRAILER_NEC_HEAD) {
 800314e:	4b39      	ldr	r3, [pc, #228]	; (8003234 <tick+0x478>)
 8003150:	691a      	ldr	r2, [r3, #16]
 8003152:	4b3a      	ldr	r3, [pc, #232]	; (800323c <tick+0x480>)
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	429a      	cmp	r2, r3
 8003158:	da04      	bge.n	8003164 <tick+0x3a8>
                    IRDUTY50;
 800315a:	4b35      	ldr	r3, [pc, #212]	; (8003230 <tick+0x474>)
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	2234      	movs	r2, #52	; 0x34
 8003160:	635a      	str	r2, [r3, #52]	; 0x34
 8003162:	e003      	b.n	800316c <tick+0x3b0>
                } else {
                    IRDUTY0;
 8003164:	4b32      	ldr	r3, [pc, #200]	; (8003230 <tick+0x474>)
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	2200      	movs	r2, #0
 800316a:	635a      	str	r2, [r3, #52]	; 0x34
                }
                TIR_work.trailer++;
 800316c:	4b31      	ldr	r3, [pc, #196]	; (8003234 <tick+0x478>)
 800316e:	691b      	ldr	r3, [r3, #16]
 8003170:	3301      	adds	r3, #1
 8003172:	4a30      	ldr	r2, [pc, #192]	; (8003234 <tick+0x478>)
 8003174:	6113      	str	r3, [r2, #16]
                if ((TRAILER_NEC_HEAD + TRAILER_NEC_TAIL) <= TIR_work.trailer) {
 8003176:	4b31      	ldr	r3, [pc, #196]	; (800323c <tick+0x480>)
 8003178:	681a      	ldr	r2, [r3, #0]
 800317a:	4b31      	ldr	r3, [pc, #196]	; (8003240 <tick+0x484>)
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	441a      	add	r2, r3
 8003180:	4b2c      	ldr	r3, [pc, #176]	; (8003234 <tick+0x478>)
 8003182:	691b      	ldr	r3, [r3, #16]
 8003184:	429a      	cmp	r2, r3
 8003186:	dc6d      	bgt.n	8003264 <tick+0x4a8>
                    TIR_work.state = TIR_Idle;
 8003188:	4b2a      	ldr	r3, [pc, #168]	; (8003234 <tick+0x478>)
 800318a:	2200      	movs	r2, #0
 800318c:	701a      	strb	r2, [r3, #0]
                    //ticker.detach();
                    HAL_TIM_Base_Stop_IT (&htim9);//uss timer, 1779hz
 800318e:	482d      	ldr	r0, [pc, #180]	; (8003244 <tick+0x488>)
 8003190:	f005 fa3a 	bl	8008608 <HAL_TIM_Base_Stop_IT>
                    HAL_NVIC_EnableIRQ(EXTI0_IRQn);//이걸로 수신시작할 것
 8003194:	2006      	movs	r0, #6
 8003196:	f003 fe24 	bl	8006de2 <HAL_NVIC_EnableIRQ>
                    TIR_work.state = TIR_Idle;
                    //ticker.detach();
                }
            } else {
            }
            break;
 800319a:	e063      	b.n	8003264 <tick+0x4a8>
            } else if (TIR_data.format == AEHA) {
 800319c:	4b26      	ldr	r3, [pc, #152]	; (8003238 <tick+0x47c>)
 800319e:	781b      	ldrb	r3, [r3, #0]
 80031a0:	2b03      	cmp	r3, #3
 80031a2:	d120      	bne.n	80031e6 <tick+0x42a>
                if (TIR_work.trailer < TRAILER_AEHA_HEAD) {
 80031a4:	4b23      	ldr	r3, [pc, #140]	; (8003234 <tick+0x478>)
 80031a6:	691a      	ldr	r2, [r3, #16]
 80031a8:	4b27      	ldr	r3, [pc, #156]	; (8003248 <tick+0x48c>)
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	429a      	cmp	r2, r3
 80031ae:	da04      	bge.n	80031ba <tick+0x3fe>
                    IRDUTY50;
 80031b0:	4b1f      	ldr	r3, [pc, #124]	; (8003230 <tick+0x474>)
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	2234      	movs	r2, #52	; 0x34
 80031b6:	635a      	str	r2, [r3, #52]	; 0x34
 80031b8:	e003      	b.n	80031c2 <tick+0x406>
                    IRDUTY0;
 80031ba:	4b1d      	ldr	r3, [pc, #116]	; (8003230 <tick+0x474>)
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	2200      	movs	r2, #0
 80031c0:	635a      	str	r2, [r3, #52]	; 0x34
                TIR_work.trailer++;
 80031c2:	4b1c      	ldr	r3, [pc, #112]	; (8003234 <tick+0x478>)
 80031c4:	691b      	ldr	r3, [r3, #16]
 80031c6:	3301      	adds	r3, #1
 80031c8:	4a1a      	ldr	r2, [pc, #104]	; (8003234 <tick+0x478>)
 80031ca:	6113      	str	r3, [r2, #16]
                if ((TRAILER_AEHA_HEAD + TRAILER_AEHA_TAIL) <= TIR_work.trailer) {
 80031cc:	4b1e      	ldr	r3, [pc, #120]	; (8003248 <tick+0x48c>)
 80031ce:	681a      	ldr	r2, [r3, #0]
 80031d0:	4b1e      	ldr	r3, [pc, #120]	; (800324c <tick+0x490>)
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	441a      	add	r2, r3
 80031d6:	4b17      	ldr	r3, [pc, #92]	; (8003234 <tick+0x478>)
 80031d8:	691b      	ldr	r3, [r3, #16]
 80031da:	429a      	cmp	r2, r3
 80031dc:	dc42      	bgt.n	8003264 <tick+0x4a8>
                    TIR_work.state = TIR_Idle;
 80031de:	4b15      	ldr	r3, [pc, #84]	; (8003234 <tick+0x478>)
 80031e0:	2200      	movs	r2, #0
 80031e2:	701a      	strb	r2, [r3, #0]
            break;
 80031e4:	e03e      	b.n	8003264 <tick+0x4a8>
            } else if (TIR_data.format == SONY) {
 80031e6:	4b14      	ldr	r3, [pc, #80]	; (8003238 <tick+0x47c>)
 80031e8:	781b      	ldrb	r3, [r3, #0]
 80031ea:	2b05      	cmp	r3, #5
 80031ec:	d13a      	bne.n	8003264 <tick+0x4a8>
                if (TIR_work.trailer < TRAILER_SONY_HEAD) {
 80031ee:	4b11      	ldr	r3, [pc, #68]	; (8003234 <tick+0x478>)
 80031f0:	691a      	ldr	r2, [r3, #16]
 80031f2:	4b17      	ldr	r3, [pc, #92]	; (8003250 <tick+0x494>)
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	429a      	cmp	r2, r3
 80031f8:	da04      	bge.n	8003204 <tick+0x448>
                    IRDUTY50;
 80031fa:	4b0d      	ldr	r3, [pc, #52]	; (8003230 <tick+0x474>)
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	2234      	movs	r2, #52	; 0x34
 8003200:	635a      	str	r2, [r3, #52]	; 0x34
 8003202:	e003      	b.n	800320c <tick+0x450>
                    IRDUTY0;
 8003204:	4b0a      	ldr	r3, [pc, #40]	; (8003230 <tick+0x474>)
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	2200      	movs	r2, #0
 800320a:	635a      	str	r2, [r3, #52]	; 0x34
                TIR_work.trailer++;
 800320c:	4b09      	ldr	r3, [pc, #36]	; (8003234 <tick+0x478>)
 800320e:	691b      	ldr	r3, [r3, #16]
 8003210:	3301      	adds	r3, #1
 8003212:	4a08      	ldr	r2, [pc, #32]	; (8003234 <tick+0x478>)
 8003214:	6113      	str	r3, [r2, #16]
                if ((TRAILER_SONY_HEAD + TRAILER_SONY_TAIL) <= TIR_work.trailer) {
 8003216:	4b0e      	ldr	r3, [pc, #56]	; (8003250 <tick+0x494>)
 8003218:	681a      	ldr	r2, [r3, #0]
 800321a:	4b0e      	ldr	r3, [pc, #56]	; (8003254 <tick+0x498>)
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	441a      	add	r2, r3
 8003220:	4b04      	ldr	r3, [pc, #16]	; (8003234 <tick+0x478>)
 8003222:	691b      	ldr	r3, [r3, #16]
 8003224:	429a      	cmp	r2, r3
 8003226:	dc1d      	bgt.n	8003264 <tick+0x4a8>
                    TIR_work.state = TIR_Idle;
 8003228:	4b02      	ldr	r3, [pc, #8]	; (8003234 <tick+0x478>)
 800322a:	2200      	movs	r2, #0
 800322c:	701a      	strb	r2, [r3, #0]
            break;
 800322e:	e019      	b.n	8003264 <tick+0x4a8>
 8003230:	200004d8 	.word	0x200004d8
 8003234:	200003e4 	.word	0x200003e4
 8003238:	2000039c 	.word	0x2000039c
 800323c:	0800cf34 	.word	0x0800cf34
 8003240:	0800cf38 	.word	0x0800cf38
 8003244:	20000608 	.word	0x20000608
 8003248:	0800cf3c 	.word	0x0800cf3c
 800324c:	0800cf40 	.word	0x0800cf40
 8003250:	0800cf44 	.word	0x0800cf44
 8003254:	0800cf48 	.word	0x0800cf48
        default:
            break;
 8003258:	bf00      	nop
 800325a:	e004      	b.n	8003266 <tick+0x4aa>
            break;
 800325c:	bf00      	nop
 800325e:	e002      	b.n	8003266 <tick+0x4aa>
            break;
 8003260:	bf00      	nop
 8003262:	e000      	b.n	8003266 <tick+0x4aa>
            break;
 8003264:	bf00      	nop
    }
    UNLOCK();
}
 8003266:	bf00      	nop
 8003268:	bd80      	pop	{r7, pc}
 800326a:	bf00      	nop

0800326c <CanInit>:
CAN_RxHeaderTypeDef 	g_tCan_Rx_Header;

CAN_FilterTypeDef       sFilterConfig;

void CanInit(uint32_t id, uint32_t mask)
{
 800326c:	b580      	push	{r7, lr}
 800326e:	b082      	sub	sp, #8
 8003270:	af00      	add	r7, sp, #0
 8003272:	6078      	str	r0, [r7, #4]
 8003274:	6039      	str	r1, [r7, #0]
    sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
    sFilterConfig.FilterActivation = ENABLE;
    sFilterConfig.SlaveStartFilterBank = 0;

	#else//example idmask mode
    sFilterConfig.FilterBank = 0;
 8003276:	4b21      	ldr	r3, [pc, #132]	; (80032fc <CanInit+0x90>)
 8003278:	2200      	movs	r2, #0
 800327a:	615a      	str	r2, [r3, #20]
    sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 800327c:	4b1f      	ldr	r3, [pc, #124]	; (80032fc <CanInit+0x90>)
 800327e:	2200      	movs	r2, #0
 8003280:	619a      	str	r2, [r3, #24]
    sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 8003282:	4b1e      	ldr	r3, [pc, #120]	; (80032fc <CanInit+0x90>)
 8003284:	2201      	movs	r2, #1
 8003286:	61da      	str	r2, [r3, #28]
    sFilterConfig.FilterIdHigh = (id & 0xFFFF0000) >> 16;
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	0c1b      	lsrs	r3, r3, #16
 800328c:	4a1b      	ldr	r2, [pc, #108]	; (80032fc <CanInit+0x90>)
 800328e:	6013      	str	r3, [r2, #0]
    sFilterConfig.FilterIdLow = id  & 0x0000FFF8;
 8003290:	687a      	ldr	r2, [r7, #4]
 8003292:	f64f 73f8 	movw	r3, #65528	; 0xfff8
 8003296:	4013      	ands	r3, r2
 8003298:	4a18      	ldr	r2, [pc, #96]	; (80032fc <CanInit+0x90>)
 800329a:	6053      	str	r3, [r2, #4]
    sFilterConfig.FilterMaskIdHigh = (mask & 0xFFFF0000) >> 16;
 800329c:	683b      	ldr	r3, [r7, #0]
 800329e:	0c1b      	lsrs	r3, r3, #16
 80032a0:	4a16      	ldr	r2, [pc, #88]	; (80032fc <CanInit+0x90>)
 80032a2:	6093      	str	r3, [r2, #8]
    sFilterConfig.FilterMaskIdLow = mask  & 0x0000FFF8;
 80032a4:	683a      	ldr	r2, [r7, #0]
 80032a6:	f64f 73f8 	movw	r3, #65528	; 0xfff8
 80032aa:	4013      	ands	r3, r2
 80032ac:	4a13      	ldr	r2, [pc, #76]	; (80032fc <CanInit+0x90>)
 80032ae:	60d3      	str	r3, [r2, #12]
    sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 80032b0:	4b12      	ldr	r3, [pc, #72]	; (80032fc <CanInit+0x90>)
 80032b2:	2200      	movs	r2, #0
 80032b4:	611a      	str	r2, [r3, #16]
    sFilterConfig.FilterActivation = ENABLE;
 80032b6:	4b11      	ldr	r3, [pc, #68]	; (80032fc <CanInit+0x90>)
 80032b8:	2201      	movs	r2, #1
 80032ba:	621a      	str	r2, [r3, #32]
    sFilterConfig.SlaveStartFilterBank = 0;
 80032bc:	4b0f      	ldr	r3, [pc, #60]	; (80032fc <CanInit+0x90>)
 80032be:	2200      	movs	r2, #0
 80032c0:	625a      	str	r2, [r3, #36]	; 0x24
	#endif

    if (HAL_CAN_Start(&hcan1) != HAL_OK){Error_Handler();}/* Start Error */
 80032c2:	480f      	ldr	r0, [pc, #60]	; (8003300 <CanInit+0x94>)
 80032c4:	f002 ffb6 	bl	8006234 <HAL_CAN_Start>
 80032c8:	4603      	mov	r3, r0
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d001      	beq.n	80032d2 <CanInit+0x66>
 80032ce:	f000 fd9d 	bl	8003e0c <Error_Handler>
    if (HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK){while(1){;}}
 80032d2:	2102      	movs	r1, #2
 80032d4:	480a      	ldr	r0, [pc, #40]	; (8003300 <CanInit+0x94>)
 80032d6:	f003 fa13 	bl	8006700 <HAL_CAN_ActivateNotification>
 80032da:	4603      	mov	r3, r0
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d000      	beq.n	80032e2 <CanInit+0x76>
 80032e0:	e7fe      	b.n	80032e0 <CanInit+0x74>

    if (HAL_CAN_ConfigFilter(&hcan1, &sFilterConfig) != HAL_OK)
 80032e2:	4906      	ldr	r1, [pc, #24]	; (80032fc <CanInit+0x90>)
 80032e4:	4806      	ldr	r0, [pc, #24]	; (8003300 <CanInit+0x94>)
 80032e6:	f002 fec5 	bl	8006074 <HAL_CAN_ConfigFilter>
 80032ea:	4603      	mov	r3, r0
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d001      	beq.n	80032f4 <CanInit+0x88>
    {
		/* Filter configuration Error */
		Error_Handler();
 80032f0:	f000 fd8c 	bl	8003e0c <Error_Handler>
    }
}
 80032f4:	bf00      	nop
 80032f6:	3708      	adds	r7, #8
 80032f8:	46bd      	mov	sp, r7
 80032fa:	bd80      	pop	{r7, pc}
 80032fc:	20000420 	.word	0x20000420
 8003300:	200004b0 	.word	0x200004b0

08003304 <sendCan>:

void sendCan(uint32_t ID, uint8_t *buf, uint8_t len, uint8_t ext)
{
 8003304:	b580      	push	{r7, lr}
 8003306:	b08c      	sub	sp, #48	; 0x30
 8003308:	af00      	add	r7, sp, #0
 800330a:	60f8      	str	r0, [r7, #12]
 800330c:	60b9      	str	r1, [r7, #8]
 800330e:	4611      	mov	r1, r2
 8003310:	461a      	mov	r2, r3
 8003312:	460b      	mov	r3, r1
 8003314:	71fb      	strb	r3, [r7, #7]
 8003316:	4613      	mov	r3, r2
 8003318:	71bb      	strb	r3, [r7, #6]
	CAN_TxHeaderTypeDef tCan_Tx_Header;

    uint32_t dwTxMailBox;
    uint32_t dwCheck;

    tCan_Tx_Header.StdId = ID;//for send id 3001
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	617b      	str	r3, [r7, #20]
	tCan_Tx_Header.ExtId = ID;//for send id 3001
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	61bb      	str	r3, [r7, #24]
	tCan_Tx_Header.RTR = CAN_RTR_DATA;
 8003322:	2300      	movs	r3, #0
 8003324:	623b      	str	r3, [r7, #32]
	tCan_Tx_Header.IDE = ext ? CAN_ID_EXT : CAN_ID_STD;
 8003326:	79bb      	ldrb	r3, [r7, #6]
 8003328:	2b00      	cmp	r3, #0
 800332a:	d001      	beq.n	8003330 <sendCan+0x2c>
 800332c:	2304      	movs	r3, #4
 800332e:	e000      	b.n	8003332 <sendCan+0x2e>
 8003330:	2300      	movs	r3, #0
 8003332:	61fb      	str	r3, [r7, #28]
	tCan_Tx_Header.DLC = len;
 8003334:	79fb      	ldrb	r3, [r7, #7]
 8003336:	627b      	str	r3, [r7, #36]	; 0x24
	tCan_Tx_Header.TransmitGlobalTime = ENABLE;
 8003338:	2301      	movs	r3, #1
 800333a:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28

    dwTxMailBox = HAL_CAN_GetTxMailboxesFreeLevel(&hcan1);	//resolve the error situation
 800333e:	480d      	ldr	r0, [pc, #52]	; (8003374 <sendCan+0x70>)
 8003340:	f003 f897 	bl	8006472 <HAL_CAN_GetTxMailboxesFreeLevel>
 8003344:	4603      	mov	r3, r0
 8003346:	613b      	str	r3, [r7, #16]

    if(dwTxMailBox == 0){}
 8003348:	693b      	ldr	r3, [r7, #16]
 800334a:	2b00      	cmp	r3, #0
 800334c:	d00d      	beq.n	800336a <sendCan+0x66>
    else
    {
        dwCheck = HAL_CAN_AddTxMessage(&hcan1, &tCan_Tx_Header, buf, &dwTxMailBox);
 800334e:	f107 0310 	add.w	r3, r7, #16
 8003352:	f107 0114 	add.w	r1, r7, #20
 8003356:	68ba      	ldr	r2, [r7, #8]
 8003358:	4806      	ldr	r0, [pc, #24]	; (8003374 <sendCan+0x70>)
 800335a:	f002 ffaf 	bl	80062bc <HAL_CAN_AddTxMessage>
 800335e:	4603      	mov	r3, r0
 8003360:	62fb      	str	r3, [r7, #44]	; 0x2c
        if(dwCheck != HAL_OK){while(1){;}}
 8003362:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003364:	2b00      	cmp	r3, #0
 8003366:	d000      	beq.n	800336a <sendCan+0x66>
 8003368:	e7fe      	b.n	8003368 <sendCan+0x64>
//        printf("canid:%u  buf:%d %d %d %d %d %d %d %d \n",
//        		ID , buf[0], buf[1], buf[2], buf[3], buf[4], buf[5], buf[6], buf[7]);
    }
}
 800336a:	bf00      	nop
 800336c:	3730      	adds	r7, #48	; 0x30
 800336e:	46bd      	mov	sp, r7
 8003370:	bd80      	pop	{r7, pc}
 8003372:	bf00      	nop
 8003374:	200004b0 	.word	0x200004b0

08003378 <HAL_CAN_RxFifo0MsgPendingCallback>:


void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *CanHandle)
{
 8003378:	b580      	push	{r7, lr}
 800337a:	b082      	sub	sp, #8
 800337c:	af00      	add	r7, sp, #0
 800337e:	6078      	str	r0, [r7, #4]
  /* Get RX message */

	if (HAL_CAN_GetRxMessage(&hcan1, CAN_RX_FIFO0, &g_tCan_Rx_Header, g_uCAN_Rx_Data) != HAL_OK){while(1){;}}
 8003380:	4b09      	ldr	r3, [pc, #36]	; (80033a8 <HAL_CAN_RxFifo0MsgPendingCallback+0x30>)
 8003382:	4a0a      	ldr	r2, [pc, #40]	; (80033ac <HAL_CAN_RxFifo0MsgPendingCallback+0x34>)
 8003384:	2100      	movs	r1, #0
 8003386:	480a      	ldr	r0, [pc, #40]	; (80033b0 <HAL_CAN_RxFifo0MsgPendingCallback+0x38>)
 8003388:	f003 f8a8 	bl	80064dc <HAL_CAN_GetRxMessage>
 800338c:	4603      	mov	r3, r0
 800338e:	2b00      	cmp	r3, #0
 8003390:	d000      	beq.n	8003394 <HAL_CAN_RxFifo0MsgPendingCallback+0x1c>
 8003392:	e7fe      	b.n	8003392 <HAL_CAN_RxFifo0MsgPendingCallback+0x1a>
	FLAG_RxCplt++;
 8003394:	4b07      	ldr	r3, [pc, #28]	; (80033b4 <HAL_CAN_RxFifo0MsgPendingCallback+0x3c>)
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	3301      	adds	r3, #1
 800339a:	4a06      	ldr	r2, [pc, #24]	; (80033b4 <HAL_CAN_RxFifo0MsgPendingCallback+0x3c>)
 800339c:	6013      	str	r3, [r2, #0]

}
 800339e:	bf00      	nop
 80033a0:	3708      	adds	r7, #8
 80033a2:	46bd      	mov	sp, r7
 80033a4:	bd80      	pop	{r7, pc}
 80033a6:	bf00      	nop
 80033a8:	200003fc 	.word	0x200003fc
 80033ac:	20000404 	.word	0x20000404
 80033b0:	200004b0 	.word	0x200004b0
 80033b4:	200003f8 	.word	0x200003f8

080033b8 <sendIRdata>:
    uint8_t charger_on[4] = {0xCA, 0x35, 0x9E, 0x61};//
    uint8_t charger_off[4] = {0xCA, 0x35, 0x9F, 0x60};//
    uint8_t battery_full[4] = {0xCA, 0x35, 0xAA, 0x55};

void sendIRdata(uint8_t send_data[])
{
 80033b8:	b580      	push	{r7, lr}
 80033ba:	b082      	sub	sp, #8
 80033bc:	af00      	add	r7, sp, #0
 80033be:	6078      	str	r0, [r7, #4]
    if(TIR_getState() == Idle)
 80033c0:	f7ff fc86 	bl	8002cd0 <TIR_getState>
 80033c4:	4603      	mov	r3, r0
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d107      	bne.n	80033da <sendIRdata+0x22>
    {
        //ir_rx->evt.disable_irq();
    	HAL_NVIC_DisableIRQ(EXTI0_IRQn);
 80033ca:	2006      	movs	r0, #6
 80033cc:	f003 fd17 	bl	8006dfe <HAL_NVIC_DisableIRQ>
        setData(NEC, send_data, 32);
 80033d0:	2220      	movs	r2, #32
 80033d2:	6879      	ldr	r1, [r7, #4]
 80033d4:	2001      	movs	r0, #1
 80033d6:	f7ff fc8b 	bl	8002cf0 <setData>
        //ir_rx->evt.enable_irq();
    }
}
 80033da:	bf00      	nop
 80033dc:	3708      	adds	r7, #8
 80033de:	46bd      	mov	sp, r7
 80033e0:	bd80      	pop	{r7, pc}
	...

080033e4 <checkIRdata>:

int checkIRdata()
{
 80033e4:	b580      	push	{r7, lr}
 80033e6:	b086      	sub	sp, #24
 80033e8:	af00      	add	r7, sp, #0
    int bitcount = 0;
 80033ea:	2300      	movs	r3, #0
 80033ec:	607b      	str	r3, [r7, #4]
    int check_count = 0;
 80033ee:	2300      	movs	r3, #0
 80033f0:	603b      	str	r3, [r7, #0]
    int start_docking_count = 0;
 80033f2:	2300      	movs	r3, #0
 80033f4:	617b      	str	r3, [r7, #20]
    int finish_docking_count = 0;
 80033f6:	2300      	movs	r3, #0
 80033f8:	613b      	str	r3, [r7, #16]

    if(getState() == Received)
 80033fa:	f7fd fd9d 	bl	8000f38 <getState>
 80033fe:	4603      	mov	r3, r0
 8003400:	2b02      	cmp	r3, #2
 8003402:	d115      	bne.n	8003430 <checkIRdata+0x4c>
    {
        for(int i = 0; i < 32; i++)
 8003404:	2300      	movs	r3, #0
 8003406:	60fb      	str	r3, [r7, #12]
 8003408:	e007      	b.n	800341a <checkIRdata+0x36>
        {
            recv_buf[i] = '0';
 800340a:	4a30      	ldr	r2, [pc, #192]	; (80034cc <checkIRdata+0xe8>)
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	4413      	add	r3, r2
 8003410:	2230      	movs	r2, #48	; 0x30
 8003412:	701a      	strb	r2, [r3, #0]
        for(int i = 0; i < 32; i++)
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	3301      	adds	r3, #1
 8003418:	60fb      	str	r3, [r7, #12]
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	2b1f      	cmp	r3, #31
 800341e:	ddf4      	ble.n	800340a <checkIRdata+0x26>
        }
        bitcount = getData(NEC, recv_buf, sizeof(recv_buf)*8);
 8003420:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003424:	4929      	ldr	r1, [pc, #164]	; (80034cc <checkIRdata+0xe8>)
 8003426:	2001      	movs	r0, #1
 8003428:	f7fd fd96 	bl	8000f58 <getData>
 800342c:	6078      	str	r0, [r7, #4]
 800342e:	e009      	b.n	8003444 <checkIRdata+0x60>
    }
    else if(getState() != Received)
 8003430:	f7fd fd82 	bl	8000f38 <getState>
 8003434:	4603      	mov	r3, r0
 8003436:	2b02      	cmp	r3, #2
 8003438:	d004      	beq.n	8003444 <checkIRdata+0x60>
    {
    	printf("getState() != Received\n");
 800343a:	4825      	ldr	r0, [pc, #148]	; (80034d0 <checkIRdata+0xec>)
 800343c:	f007 fc4e 	bl	800acdc <puts>
        return 0;
 8003440:	2300      	movs	r3, #0
 8003442:	e03e      	b.n	80034c2 <checkIRdata+0xde>
    }

    for(int i = 0; i<4; i++)
 8003444:	2300      	movs	r3, #0
 8003446:	60bb      	str	r3, [r7, #8]
 8003448:	e02d      	b.n	80034a6 <checkIRdata+0xc2>
    {
        if(recv_buf[i] == start_docking[i]) {start_docking_count++;}
 800344a:	4a20      	ldr	r2, [pc, #128]	; (80034cc <checkIRdata+0xe8>)
 800344c:	68bb      	ldr	r3, [r7, #8]
 800344e:	4413      	add	r3, r2
 8003450:	781a      	ldrb	r2, [r3, #0]
 8003452:	4920      	ldr	r1, [pc, #128]	; (80034d4 <checkIRdata+0xf0>)
 8003454:	68bb      	ldr	r3, [r7, #8]
 8003456:	440b      	add	r3, r1
 8003458:	781b      	ldrb	r3, [r3, #0]
 800345a:	429a      	cmp	r2, r3
 800345c:	d102      	bne.n	8003464 <checkIRdata+0x80>
 800345e:	697b      	ldr	r3, [r7, #20]
 8003460:	3301      	adds	r3, #1
 8003462:	617b      	str	r3, [r7, #20]
        if(recv_buf[i] == finish_docking[i]) {finish_docking_count++;}
 8003464:	4a19      	ldr	r2, [pc, #100]	; (80034cc <checkIRdata+0xe8>)
 8003466:	68bb      	ldr	r3, [r7, #8]
 8003468:	4413      	add	r3, r2
 800346a:	781a      	ldrb	r2, [r3, #0]
 800346c:	491a      	ldr	r1, [pc, #104]	; (80034d8 <checkIRdata+0xf4>)
 800346e:	68bb      	ldr	r3, [r7, #8]
 8003470:	440b      	add	r3, r1
 8003472:	781b      	ldrb	r3, [r3, #0]
 8003474:	429a      	cmp	r2, r3
 8003476:	d102      	bne.n	800347e <checkIRdata+0x9a>
 8003478:	693b      	ldr	r3, [r7, #16]
 800347a:	3301      	adds	r3, #1
 800347c:	613b      	str	r3, [r7, #16]
        printf("%x : %x    ", recv_buf[i], start_docking[i]);
 800347e:	4a13      	ldr	r2, [pc, #76]	; (80034cc <checkIRdata+0xe8>)
 8003480:	68bb      	ldr	r3, [r7, #8]
 8003482:	4413      	add	r3, r2
 8003484:	781b      	ldrb	r3, [r3, #0]
 8003486:	4619      	mov	r1, r3
 8003488:	4a12      	ldr	r2, [pc, #72]	; (80034d4 <checkIRdata+0xf0>)
 800348a:	68bb      	ldr	r3, [r7, #8]
 800348c:	4413      	add	r3, r2
 800348e:	781b      	ldrb	r3, [r3, #0]
 8003490:	461a      	mov	r2, r3
 8003492:	4812      	ldr	r0, [pc, #72]	; (80034dc <checkIRdata+0xf8>)
 8003494:	f007 fb9c 	bl	800abd0 <iprintf>
        printf("!!start_docking_count: %d\n", start_docking_count);
 8003498:	6979      	ldr	r1, [r7, #20]
 800349a:	4811      	ldr	r0, [pc, #68]	; (80034e0 <checkIRdata+0xfc>)
 800349c:	f007 fb98 	bl	800abd0 <iprintf>
    for(int i = 0; i<4; i++)
 80034a0:	68bb      	ldr	r3, [r7, #8]
 80034a2:	3301      	adds	r3, #1
 80034a4:	60bb      	str	r3, [r7, #8]
 80034a6:	68bb      	ldr	r3, [r7, #8]
 80034a8:	2b03      	cmp	r3, #3
 80034aa:	ddce      	ble.n	800344a <checkIRdata+0x66>
    }


    if(start_docking_count == 4)
 80034ac:	697b      	ldr	r3, [r7, #20]
 80034ae:	2b04      	cmp	r3, #4
 80034b0:	d101      	bne.n	80034b6 <checkIRdata+0xd2>
    {
        return 1;
 80034b2:	2301      	movs	r3, #1
 80034b4:	e005      	b.n	80034c2 <checkIRdata+0xde>
    }
    else if(finish_docking_count == 4)
 80034b6:	693b      	ldr	r3, [r7, #16]
 80034b8:	2b04      	cmp	r3, #4
 80034ba:	d101      	bne.n	80034c0 <checkIRdata+0xdc>
    {
        return 2;
 80034bc:	2302      	movs	r3, #2
 80034be:	e000      	b.n	80034c2 <checkIRdata+0xde>
    }

        return 0;
 80034c0:	2300      	movs	r3, #0
}
 80034c2:	4618      	mov	r0, r3
 80034c4:	3718      	adds	r7, #24
 80034c6:	46bd      	mov	sp, r7
 80034c8:	bd80      	pop	{r7, pc}
 80034ca:	bf00      	nop
 80034cc:	20000448 	.word	0x20000448
 80034d0:	0800ced8 	.word	0x0800ced8
 80034d4:	20000008 	.word	0x20000008
 80034d8:	2000000c 	.word	0x2000000c
 80034dc:	0800cef0 	.word	0x0800cef0
 80034e0:	0800cefc 	.word	0x0800cefc

080034e4 <turnOn>:
RGB purple = {1.0,0.0,1.0};    //for DOCKING 1
RGB white = {1.0,1.0,1.0};      //for manual 7
RGB blue = {0.0,0.0,1.0};

void turnOn(RGB rgb)
{
 80034e4:	b580      	push	{r7, lr}
 80034e6:	b084      	sub	sp, #16
 80034e8:	af00      	add	r7, sp, #0
 80034ea:	1d3b      	adds	r3, r7, #4
 80034ec:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    if(rgb.red == 1) {HAL_GPIO_WritePin(Rsig_GPIO_Port, Rsig_Pin, SET);}
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	2b01      	cmp	r3, #1
 80034f4:	d106      	bne.n	8003504 <turnOn+0x20>
 80034f6:	2201      	movs	r2, #1
 80034f8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80034fc:	4816      	ldr	r0, [pc, #88]	; (8003558 <turnOn+0x74>)
 80034fe:	f003 fe5d 	bl	80071bc <HAL_GPIO_WritePin>
 8003502:	e005      	b.n	8003510 <turnOn+0x2c>
    else {HAL_GPIO_WritePin(Rsig_GPIO_Port, Rsig_Pin, RESET);}
 8003504:	2200      	movs	r2, #0
 8003506:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800350a:	4813      	ldr	r0, [pc, #76]	; (8003558 <turnOn+0x74>)
 800350c:	f003 fe56 	bl	80071bc <HAL_GPIO_WritePin>
    if(rgb.green == 1) {HAL_GPIO_WritePin(Gsig_GPIO_Port, Gsig_Pin, SET);}
 8003510:	68bb      	ldr	r3, [r7, #8]
 8003512:	2b01      	cmp	r3, #1
 8003514:	d106      	bne.n	8003524 <turnOn+0x40>
 8003516:	2201      	movs	r2, #1
 8003518:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800351c:	480e      	ldr	r0, [pc, #56]	; (8003558 <turnOn+0x74>)
 800351e:	f003 fe4d 	bl	80071bc <HAL_GPIO_WritePin>
 8003522:	e005      	b.n	8003530 <turnOn+0x4c>
    else {HAL_GPIO_WritePin(Gsig_GPIO_Port, Gsig_Pin, RESET);}
 8003524:	2200      	movs	r2, #0
 8003526:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800352a:	480b      	ldr	r0, [pc, #44]	; (8003558 <turnOn+0x74>)
 800352c:	f003 fe46 	bl	80071bc <HAL_GPIO_WritePin>
    if(rgb.blue == 1) {HAL_GPIO_WritePin(Bsig_GPIO_Port, Bsig_Pin, SET);}
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	2b01      	cmp	r3, #1
 8003534:	d106      	bne.n	8003544 <turnOn+0x60>
 8003536:	2201      	movs	r2, #1
 8003538:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800353c:	4806      	ldr	r0, [pc, #24]	; (8003558 <turnOn+0x74>)
 800353e:	f003 fe3d 	bl	80071bc <HAL_GPIO_WritePin>
    else {HAL_GPIO_WritePin(Bsig_GPIO_Port, Bsig_Pin, RESET);}
}
 8003542:	e005      	b.n	8003550 <turnOn+0x6c>
    else {HAL_GPIO_WritePin(Bsig_GPIO_Port, Bsig_Pin, RESET);}
 8003544:	2200      	movs	r2, #0
 8003546:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800354a:	4803      	ldr	r0, [pc, #12]	; (8003558 <turnOn+0x74>)
 800354c:	f003 fe36 	bl	80071bc <HAL_GPIO_WritePin>
}
 8003550:	bf00      	nop
 8003552:	3710      	adds	r7, #16
 8003554:	46bd      	mov	sp, r7
 8003556:	bd80      	pop	{r7, pc}
 8003558:	40020c00 	.word	0x40020c00

0800355c <turnOff>:

void turnOff()
{
 800355c:	b580      	push	{r7, lr}
 800355e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(Rsig_GPIO_Port, Rsig_Pin, RESET);
 8003560:	2200      	movs	r2, #0
 8003562:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003566:	4808      	ldr	r0, [pc, #32]	; (8003588 <turnOff+0x2c>)
 8003568:	f003 fe28 	bl	80071bc <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(Gsig_GPIO_Port, Gsig_Pin, RESET);
 800356c:	2200      	movs	r2, #0
 800356e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003572:	4805      	ldr	r0, [pc, #20]	; (8003588 <turnOff+0x2c>)
 8003574:	f003 fe22 	bl	80071bc <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(Bsig_GPIO_Port, Bsig_Pin, RESET);
 8003578:	2200      	movs	r2, #0
 800357a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800357e:	4802      	ldr	r0, [pc, #8]	; (8003588 <turnOff+0x2c>)
 8003580:	f003 fe1c 	bl	80071bc <HAL_GPIO_WritePin>
}
 8003584:	bf00      	nop
 8003586:	bd80      	pop	{r7, pc}
 8003588:	40020c00 	.word	0x40020c00

0800358c <_write>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
///for printf, must declare in main.c/////
int _write(int file, char *ptr, int len)
{
 800358c:	b580      	push	{r7, lr}
 800358e:	b084      	sub	sp, #16
 8003590:	af00      	add	r7, sp, #0
 8003592:	60f8      	str	r0, [r7, #12]
 8003594:	60b9      	str	r1, [r7, #8]
 8003596:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t *)ptr, (uint16_t)len, 100);
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	b29a      	uxth	r2, r3
 800359c:	2364      	movs	r3, #100	; 0x64
 800359e:	68b9      	ldr	r1, [r7, #8]
 80035a0:	4803      	ldr	r0, [pc, #12]	; (80035b0 <_write+0x24>)
 80035a2:	f006 f9e7 	bl	8009974 <HAL_UART_Transmit>
	return (len);
 80035a6:	687b      	ldr	r3, [r7, #4]
}
 80035a8:	4618      	mov	r0, r3
 80035aa:	3710      	adds	r7, #16
 80035ac:	46bd      	mov	sp, r7
 80035ae:	bd80      	pop	{r7, pc}
 80035b0:	200006a0 	.word	0x200006a0

080035b4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80035b4:	b580      	push	{r7, lr}
 80035b6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80035b8:	f001 ffb1 	bl	800551e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80035bc:	f000 f840 	bl	8003640 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80035c0:	f000 fb1c 	bl	8003bfc <MX_GPIO_Init>
  MX_USART1_UART_Init();
 80035c4:	f000 faea 	bl	8003b9c <MX_USART1_UART_Init>
  MX_CAN1_Init();
 80035c8:	f000 f926 	bl	8003818 <MX_CAN1_Init>
  MX_TIM2_Init();
 80035cc:	f000 f95a 	bl	8003884 <MX_TIM2_Init>
  MX_TIM6_Init();
 80035d0:	f000 fa1c 	bl	8003a0c <MX_TIM6_Init>
  MX_TIM7_Init();
 80035d4:	f000 fa50 	bl	8003a78 <MX_TIM7_Init>
  MX_TIM5_Init();
 80035d8:	f000 f9ca 	bl	8003970 <MX_TIM5_Init>
  MX_TIM14_Init();
 80035dc:	f000 fabc 	bl	8003b58 <MX_TIM14_Init>
  MX_TIM9_Init();
 80035e0:	f000 fa80 	bl	8003ae4 <MX_TIM9_Init>
  MX_ADC1_Init();
 80035e4:	f000 f898 	bl	8003718 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);//direct set
 80035e8:	2200      	movs	r2, #0
 80035ea:	2100      	movs	r1, #0
 80035ec:	2008      	movs	r0, #8
 80035ee:	f003 fbdc 	bl	8006daa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);//direct set
 80035f2:	2008      	movs	r0, #8
 80035f4:	f003 fbf5 	bl	8006de2 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);//direct set
 80035f8:	2200      	movs	r2, #0
 80035fa:	2100      	movs	r1, #0
 80035fc:	2006      	movs	r0, #6
 80035fe:	f003 fbd4 	bl	8006daa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);//direct set
 8003602:	2006      	movs	r0, #6
 8003604:	f003 fbed 	bl	8006de2 <HAL_NVIC_EnableIRQ>

  HAL_TIM_PWM_Start_IT(&htim2, TIM_CHANNEL_1);//38khz ir transmit pwm
 8003608:	2100      	movs	r1, #0
 800360a:	4809      	ldr	r0, [pc, #36]	; (8003630 <main+0x7c>)
 800360c:	f005 f88c 	bl	8008728 <HAL_TIM_PWM_Start_IT>
  htim2.Instance->CCR1 = 52;
 8003610:	4b07      	ldr	r3, [pc, #28]	; (8003630 <main+0x7c>)
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	2234      	movs	r2, #52	; 0x34
 8003616:	635a      	str	r2, [r3, #52]	; 0x34

  //HAL_TIM_Base_Start_IT (&htim3);//system timer
  HAL_TIM_Base_Start_IT (&htim5);//uss timer, 200khz
 8003618:	4806      	ldr	r0, [pc, #24]	; (8003634 <main+0x80>)
 800361a:	f004 ff7d 	bl	8008518 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT (&htim6);//system timer, 100hz
 800361e:	4806      	ldr	r0, [pc, #24]	; (8003638 <main+0x84>)
 8003620:	f004 ff7a 	bl	8008518 <HAL_TIM_Base_Start_IT>
  //HAL_TIM_Base_Start_IT (&htim7);//uss timer, 1khz
  HAL_TIM_Base_Start_IT (&htim9);//uss timer, 1779hz
 8003624:	4805      	ldr	r0, [pc, #20]	; (800363c <main+0x88>)
 8003626:	f004 ff77 	bl	8008518 <HAL_TIM_Base_Start_IT>
//	  printf("%d %d %d %d\n", adcval[0], adcval[1], adcval[2], adcval[3]);
	  //HAL_GPIO_TogglePin(REDtest_GPIO_Port, REDtest_Pin);
//	  if(testflag == 1){HAL_GPIO_TogglePin(BLUEtest_GPIO_Port, BLUEtest_Pin);testflag=0;}
	  //printf("SystemCoreClock is %d Hz\r\n", SystemCoreClock);
	  //HAL_Delay(200);
	  spinonce();
 800362a:	f7ff f94b 	bl	80028c4 <spinonce>
 800362e:	e7fc      	b.n	800362a <main+0x76>
 8003630:	200004d8 	.word	0x200004d8
 8003634:	20000524 	.word	0x20000524
 8003638:	20000570 	.word	0x20000570
 800363c:	20000608 	.word	0x20000608

08003640 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003640:	b580      	push	{r7, lr}
 8003642:	b094      	sub	sp, #80	; 0x50
 8003644:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003646:	f107 0320 	add.w	r3, r7, #32
 800364a:	2230      	movs	r2, #48	; 0x30
 800364c:	2100      	movs	r1, #0
 800364e:	4618      	mov	r0, r3
 8003650:	f006 fe4c 	bl	800a2ec <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003654:	f107 030c 	add.w	r3, r7, #12
 8003658:	2200      	movs	r2, #0
 800365a:	601a      	str	r2, [r3, #0]
 800365c:	605a      	str	r2, [r3, #4]
 800365e:	609a      	str	r2, [r3, #8]
 8003660:	60da      	str	r2, [r3, #12]
 8003662:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8003664:	4b2a      	ldr	r3, [pc, #168]	; (8003710 <SystemClock_Config+0xd0>)
 8003666:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003668:	4a29      	ldr	r2, [pc, #164]	; (8003710 <SystemClock_Config+0xd0>)
 800366a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800366e:	6413      	str	r3, [r2, #64]	; 0x40
 8003670:	4b27      	ldr	r3, [pc, #156]	; (8003710 <SystemClock_Config+0xd0>)
 8003672:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003674:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003678:	60bb      	str	r3, [r7, #8]
 800367a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800367c:	4b25      	ldr	r3, [pc, #148]	; (8003714 <SystemClock_Config+0xd4>)
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	4a24      	ldr	r2, [pc, #144]	; (8003714 <SystemClock_Config+0xd4>)
 8003682:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003686:	6013      	str	r3, [r2, #0]
 8003688:	4b22      	ldr	r3, [pc, #136]	; (8003714 <SystemClock_Config+0xd4>)
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8003690:	607b      	str	r3, [r7, #4]
 8003692:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8003694:	2301      	movs	r3, #1
 8003696:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8003698:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 800369c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800369e:	2302      	movs	r3, #2
 80036a0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80036a2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80036a6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80036a8:	2304      	movs	r3, #4
 80036aa:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 216;
 80036ac:	23d8      	movs	r3, #216	; 0xd8
 80036ae:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80036b0:	2302      	movs	r3, #2
 80036b2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80036b4:	2302      	movs	r3, #2
 80036b6:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80036b8:	f107 0320 	add.w	r3, r7, #32
 80036bc:	4618      	mov	r0, r3
 80036be:	f003 fe19 	bl	80072f4 <HAL_RCC_OscConfig>
 80036c2:	4603      	mov	r3, r0
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d001      	beq.n	80036cc <SystemClock_Config+0x8c>
  {
    Error_Handler();
 80036c8:	f000 fba0 	bl	8003e0c <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80036cc:	f003 fdc2 	bl	8007254 <HAL_PWREx_EnableOverDrive>
 80036d0:	4603      	mov	r3, r0
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d001      	beq.n	80036da <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80036d6:	f000 fb99 	bl	8003e0c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80036da:	230f      	movs	r3, #15
 80036dc:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80036de:	2302      	movs	r3, #2
 80036e0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80036e2:	2300      	movs	r3, #0
 80036e4:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80036e6:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80036ea:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80036ec:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80036f0:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 80036f2:	f107 030c 	add.w	r3, r7, #12
 80036f6:	2107      	movs	r1, #7
 80036f8:	4618      	mov	r0, r3
 80036fa:	f004 f89f 	bl	800783c <HAL_RCC_ClockConfig>
 80036fe:	4603      	mov	r3, r0
 8003700:	2b00      	cmp	r3, #0
 8003702:	d001      	beq.n	8003708 <SystemClock_Config+0xc8>
  {
    Error_Handler();
 8003704:	f000 fb82 	bl	8003e0c <Error_Handler>
  }
}
 8003708:	bf00      	nop
 800370a:	3750      	adds	r7, #80	; 0x50
 800370c:	46bd      	mov	sp, r7
 800370e:	bd80      	pop	{r7, pc}
 8003710:	40023800 	.word	0x40023800
 8003714:	40007000 	.word	0x40007000

08003718 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8003718:	b580      	push	{r7, lr}
 800371a:	b084      	sub	sp, #16
 800371c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800371e:	463b      	mov	r3, r7
 8003720:	2200      	movs	r2, #0
 8003722:	601a      	str	r2, [r3, #0]
 8003724:	605a      	str	r2, [r3, #4]
 8003726:	609a      	str	r2, [r3, #8]
 8003728:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800372a:	4b38      	ldr	r3, [pc, #224]	; (800380c <MX_ADC1_Init+0xf4>)
 800372c:	4a38      	ldr	r2, [pc, #224]	; (8003810 <MX_ADC1_Init+0xf8>)
 800372e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8003730:	4b36      	ldr	r3, [pc, #216]	; (800380c <MX_ADC1_Init+0xf4>)
 8003732:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8003736:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_8B;
 8003738:	4b34      	ldr	r3, [pc, #208]	; (800380c <MX_ADC1_Init+0xf4>)
 800373a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800373e:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8003740:	4b32      	ldr	r3, [pc, #200]	; (800380c <MX_ADC1_Init+0xf4>)
 8003742:	2201      	movs	r2, #1
 8003744:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8003746:	4b31      	ldr	r3, [pc, #196]	; (800380c <MX_ADC1_Init+0xf4>)
 8003748:	2200      	movs	r2, #0
 800374a:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = ENABLE;
 800374c:	4b2f      	ldr	r3, [pc, #188]	; (800380c <MX_ADC1_Init+0xf4>)
 800374e:	2201      	movs	r2, #1
 8003750:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.NbrOfDiscConversion = 1;
 8003754:	4b2d      	ldr	r3, [pc, #180]	; (800380c <MX_ADC1_Init+0xf4>)
 8003756:	2201      	movs	r2, #1
 8003758:	625a      	str	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800375a:	4b2c      	ldr	r3, [pc, #176]	; (800380c <MX_ADC1_Init+0xf4>)
 800375c:	2200      	movs	r2, #0
 800375e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003760:	4b2a      	ldr	r3, [pc, #168]	; (800380c <MX_ADC1_Init+0xf4>)
 8003762:	4a2c      	ldr	r2, [pc, #176]	; (8003814 <MX_ADC1_Init+0xfc>)
 8003764:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8003766:	4b29      	ldr	r3, [pc, #164]	; (800380c <MX_ADC1_Init+0xf4>)
 8003768:	2200      	movs	r2, #0
 800376a:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 4;
 800376c:	4b27      	ldr	r3, [pc, #156]	; (800380c <MX_ADC1_Init+0xf4>)
 800376e:	2204      	movs	r2, #4
 8003770:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8003772:	4b26      	ldr	r3, [pc, #152]	; (800380c <MX_ADC1_Init+0xf4>)
 8003774:	2200      	movs	r2, #0
 8003776:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800377a:	4b24      	ldr	r3, [pc, #144]	; (800380c <MX_ADC1_Init+0xf4>)
 800377c:	2201      	movs	r2, #1
 800377e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8003780:	4822      	ldr	r0, [pc, #136]	; (800380c <MX_ADC1_Init+0xf4>)
 8003782:	f001 ff4d 	bl	8005620 <HAL_ADC_Init>
 8003786:	4603      	mov	r3, r0
 8003788:	2b00      	cmp	r3, #0
 800378a:	d001      	beq.n	8003790 <MX_ADC1_Init+0x78>
  {
    Error_Handler();
 800378c:	f000 fb3e 	bl	8003e0c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8003790:	2301      	movs	r3, #1
 8003792:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8003794:	2301      	movs	r3, #1
 8003796:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 8003798:	2301      	movs	r3, #1
 800379a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800379c:	463b      	mov	r3, r7
 800379e:	4619      	mov	r1, r3
 80037a0:	481a      	ldr	r0, [pc, #104]	; (800380c <MX_ADC1_Init+0xf4>)
 80037a2:	f002 f91b 	bl	80059dc <HAL_ADC_ConfigChannel>
 80037a6:	4603      	mov	r3, r0
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d001      	beq.n	80037b0 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 80037ac:	f000 fb2e 	bl	8003e0c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 80037b0:	2302      	movs	r3, #2
 80037b2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80037b4:	2302      	movs	r3, #2
 80037b6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80037b8:	463b      	mov	r3, r7
 80037ba:	4619      	mov	r1, r3
 80037bc:	4813      	ldr	r0, [pc, #76]	; (800380c <MX_ADC1_Init+0xf4>)
 80037be:	f002 f90d 	bl	80059dc <HAL_ADC_ConfigChannel>
 80037c2:	4603      	mov	r3, r0
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d001      	beq.n	80037cc <MX_ADC1_Init+0xb4>
  {
    Error_Handler();
 80037c8:	f000 fb20 	bl	8003e0c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 80037cc:	2303      	movs	r3, #3
 80037ce:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 80037d0:	2303      	movs	r3, #3
 80037d2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80037d4:	463b      	mov	r3, r7
 80037d6:	4619      	mov	r1, r3
 80037d8:	480c      	ldr	r0, [pc, #48]	; (800380c <MX_ADC1_Init+0xf4>)
 80037da:	f002 f8ff 	bl	80059dc <HAL_ADC_ConfigChannel>
 80037de:	4603      	mov	r3, r0
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d001      	beq.n	80037e8 <MX_ADC1_Init+0xd0>
  {
    Error_Handler();
 80037e4:	f000 fb12 	bl	8003e0c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 80037e8:	2304      	movs	r3, #4
 80037ea:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 80037ec:	2304      	movs	r3, #4
 80037ee:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80037f0:	463b      	mov	r3, r7
 80037f2:	4619      	mov	r1, r3
 80037f4:	4805      	ldr	r0, [pc, #20]	; (800380c <MX_ADC1_Init+0xf4>)
 80037f6:	f002 f8f1 	bl	80059dc <HAL_ADC_ConfigChannel>
 80037fa:	4603      	mov	r3, r0
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d001      	beq.n	8003804 <MX_ADC1_Init+0xec>
  {
    Error_Handler();
 8003800:	f000 fb04 	bl	8003e0c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8003804:	bf00      	nop
 8003806:	3710      	adds	r7, #16
 8003808:	46bd      	mov	sp, r7
 800380a:	bd80      	pop	{r7, pc}
 800380c:	20000468 	.word	0x20000468
 8003810:	40012000 	.word	0x40012000
 8003814:	0f000001 	.word	0x0f000001

08003818 <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 8003818:	b580      	push	{r7, lr}
 800381a:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 800381c:	4b17      	ldr	r3, [pc, #92]	; (800387c <MX_CAN1_Init+0x64>)
 800381e:	4a18      	ldr	r2, [pc, #96]	; (8003880 <MX_CAN1_Init+0x68>)
 8003820:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 27;
 8003822:	4b16      	ldr	r3, [pc, #88]	; (800387c <MX_CAN1_Init+0x64>)
 8003824:	221b      	movs	r2, #27
 8003826:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8003828:	4b14      	ldr	r3, [pc, #80]	; (800387c <MX_CAN1_Init+0x64>)
 800382a:	2200      	movs	r2, #0
 800382c:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 800382e:	4b13      	ldr	r3, [pc, #76]	; (800387c <MX_CAN1_Init+0x64>)
 8003830:	2200      	movs	r2, #0
 8003832:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_2TQ;
 8003834:	4b11      	ldr	r3, [pc, #68]	; (800387c <MX_CAN1_Init+0x64>)
 8003836:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800383a:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 800383c:	4b0f      	ldr	r3, [pc, #60]	; (800387c <MX_CAN1_Init+0x64>)
 800383e:	2200      	movs	r2, #0
 8003840:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8003842:	4b0e      	ldr	r3, [pc, #56]	; (800387c <MX_CAN1_Init+0x64>)
 8003844:	2200      	movs	r2, #0
 8003846:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = ENABLE;
 8003848:	4b0c      	ldr	r3, [pc, #48]	; (800387c <MX_CAN1_Init+0x64>)
 800384a:	2201      	movs	r2, #1
 800384c:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 800384e:	4b0b      	ldr	r3, [pc, #44]	; (800387c <MX_CAN1_Init+0x64>)
 8003850:	2200      	movs	r2, #0
 8003852:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = ENABLE;
 8003854:	4b09      	ldr	r3, [pc, #36]	; (800387c <MX_CAN1_Init+0x64>)
 8003856:	2201      	movs	r2, #1
 8003858:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 800385a:	4b08      	ldr	r3, [pc, #32]	; (800387c <MX_CAN1_Init+0x64>)
 800385c:	2200      	movs	r2, #0
 800385e:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8003860:	4b06      	ldr	r3, [pc, #24]	; (800387c <MX_CAN1_Init+0x64>)
 8003862:	2200      	movs	r2, #0
 8003864:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8003866:	4805      	ldr	r0, [pc, #20]	; (800387c <MX_CAN1_Init+0x64>)
 8003868:	f002 fb08 	bl	8005e7c <HAL_CAN_Init>
 800386c:	4603      	mov	r3, r0
 800386e:	2b00      	cmp	r3, #0
 8003870:	d001      	beq.n	8003876 <MX_CAN1_Init+0x5e>
  {
    Error_Handler();
 8003872:	f000 facb 	bl	8003e0c <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8003876:	bf00      	nop
 8003878:	bd80      	pop	{r7, pc}
 800387a:	bf00      	nop
 800387c:	200004b0 	.word	0x200004b0
 8003880:	40006400 	.word	0x40006400

08003884 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8003884:	b580      	push	{r7, lr}
 8003886:	b08e      	sub	sp, #56	; 0x38
 8003888:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800388a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800388e:	2200      	movs	r2, #0
 8003890:	601a      	str	r2, [r3, #0]
 8003892:	605a      	str	r2, [r3, #4]
 8003894:	609a      	str	r2, [r3, #8]
 8003896:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003898:	f107 031c 	add.w	r3, r7, #28
 800389c:	2200      	movs	r2, #0
 800389e:	601a      	str	r2, [r3, #0]
 80038a0:	605a      	str	r2, [r3, #4]
 80038a2:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80038a4:	463b      	mov	r3, r7
 80038a6:	2200      	movs	r2, #0
 80038a8:	601a      	str	r2, [r3, #0]
 80038aa:	605a      	str	r2, [r3, #4]
 80038ac:	609a      	str	r2, [r3, #8]
 80038ae:	60da      	str	r2, [r3, #12]
 80038b0:	611a      	str	r2, [r3, #16]
 80038b2:	615a      	str	r2, [r3, #20]
 80038b4:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80038b6:	4b2d      	ldr	r3, [pc, #180]	; (800396c <MX_TIM2_Init+0xe8>)
 80038b8:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80038bc:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 27-1;
 80038be:	4b2b      	ldr	r3, [pc, #172]	; (800396c <MX_TIM2_Init+0xe8>)
 80038c0:	221a      	movs	r2, #26
 80038c2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80038c4:	4b29      	ldr	r3, [pc, #164]	; (800396c <MX_TIM2_Init+0xe8>)
 80038c6:	2200      	movs	r2, #0
 80038c8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 105-1;
 80038ca:	4b28      	ldr	r3, [pc, #160]	; (800396c <MX_TIM2_Init+0xe8>)
 80038cc:	2268      	movs	r2, #104	; 0x68
 80038ce:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80038d0:	4b26      	ldr	r3, [pc, #152]	; (800396c <MX_TIM2_Init+0xe8>)
 80038d2:	2200      	movs	r2, #0
 80038d4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80038d6:	4b25      	ldr	r3, [pc, #148]	; (800396c <MX_TIM2_Init+0xe8>)
 80038d8:	2200      	movs	r2, #0
 80038da:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80038dc:	4823      	ldr	r0, [pc, #140]	; (800396c <MX_TIM2_Init+0xe8>)
 80038de:	f004 fdc3 	bl	8008468 <HAL_TIM_Base_Init>
 80038e2:	4603      	mov	r3, r0
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d001      	beq.n	80038ec <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 80038e8:	f000 fa90 	bl	8003e0c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80038ec:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80038f0:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80038f2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80038f6:	4619      	mov	r1, r3
 80038f8:	481c      	ldr	r0, [pc, #112]	; (800396c <MX_TIM2_Init+0xe8>)
 80038fa:	f005 fa91 	bl	8008e20 <HAL_TIM_ConfigClockSource>
 80038fe:	4603      	mov	r3, r0
 8003900:	2b00      	cmp	r3, #0
 8003902:	d001      	beq.n	8003908 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8003904:	f000 fa82 	bl	8003e0c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8003908:	4818      	ldr	r0, [pc, #96]	; (800396c <MX_TIM2_Init+0xe8>)
 800390a:	f004 feac 	bl	8008666 <HAL_TIM_PWM_Init>
 800390e:	4603      	mov	r3, r0
 8003910:	2b00      	cmp	r3, #0
 8003912:	d001      	beq.n	8003918 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8003914:	f000 fa7a 	bl	8003e0c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003918:	2300      	movs	r3, #0
 800391a:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800391c:	2300      	movs	r3, #0
 800391e:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003920:	f107 031c 	add.w	r3, r7, #28
 8003924:	4619      	mov	r1, r3
 8003926:	4811      	ldr	r0, [pc, #68]	; (800396c <MX_TIM2_Init+0xe8>)
 8003928:	f005 ff2a 	bl	8009780 <HAL_TIMEx_MasterConfigSynchronization>
 800392c:	4603      	mov	r3, r0
 800392e:	2b00      	cmp	r3, #0
 8003930:	d001      	beq.n	8003936 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8003932:	f000 fa6b 	bl	8003e0c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003936:	2360      	movs	r3, #96	; 0x60
 8003938:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 52-1;
 800393a:	2333      	movs	r3, #51	; 0x33
 800393c:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800393e:	2300      	movs	r3, #0
 8003940:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003942:	2300      	movs	r3, #0
 8003944:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003946:	463b      	mov	r3, r7
 8003948:	2200      	movs	r2, #0
 800394a:	4619      	mov	r1, r3
 800394c:	4807      	ldr	r0, [pc, #28]	; (800396c <MX_TIM2_Init+0xe8>)
 800394e:	f005 f953 	bl	8008bf8 <HAL_TIM_PWM_ConfigChannel>
 8003952:	4603      	mov	r3, r0
 8003954:	2b00      	cmp	r3, #0
 8003956:	d001      	beq.n	800395c <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8003958:	f000 fa58 	bl	8003e0c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800395c:	4803      	ldr	r0, [pc, #12]	; (800396c <MX_TIM2_Init+0xe8>)
 800395e:	f001 fa73 	bl	8004e48 <HAL_TIM_MspPostInit>

}
 8003962:	bf00      	nop
 8003964:	3738      	adds	r7, #56	; 0x38
 8003966:	46bd      	mov	sp, r7
 8003968:	bd80      	pop	{r7, pc}
 800396a:	bf00      	nop
 800396c:	200004d8 	.word	0x200004d8

08003970 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8003970:	b580      	push	{r7, lr}
 8003972:	b088      	sub	sp, #32
 8003974:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003976:	f107 0310 	add.w	r3, r7, #16
 800397a:	2200      	movs	r2, #0
 800397c:	601a      	str	r2, [r3, #0]
 800397e:	605a      	str	r2, [r3, #4]
 8003980:	609a      	str	r2, [r3, #8]
 8003982:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003984:	1d3b      	adds	r3, r7, #4
 8003986:	2200      	movs	r2, #0
 8003988:	601a      	str	r2, [r3, #0]
 800398a:	605a      	str	r2, [r3, #4]
 800398c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 800398e:	4b1d      	ldr	r3, [pc, #116]	; (8003a04 <MX_TIM5_Init+0x94>)
 8003990:	4a1d      	ldr	r2, [pc, #116]	; (8003a08 <MX_TIM5_Init+0x98>)
 8003992:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 54-1;
 8003994:	4b1b      	ldr	r3, [pc, #108]	; (8003a04 <MX_TIM5_Init+0x94>)
 8003996:	2235      	movs	r2, #53	; 0x35
 8003998:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800399a:	4b1a      	ldr	r3, [pc, #104]	; (8003a04 <MX_TIM5_Init+0x94>)
 800399c:	2200      	movs	r2, #0
 800399e:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 100-1;
 80039a0:	4b18      	ldr	r3, [pc, #96]	; (8003a04 <MX_TIM5_Init+0x94>)
 80039a2:	2263      	movs	r2, #99	; 0x63
 80039a4:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80039a6:	4b17      	ldr	r3, [pc, #92]	; (8003a04 <MX_TIM5_Init+0x94>)
 80039a8:	2200      	movs	r2, #0
 80039aa:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80039ac:	4b15      	ldr	r3, [pc, #84]	; (8003a04 <MX_TIM5_Init+0x94>)
 80039ae:	2200      	movs	r2, #0
 80039b0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 80039b2:	4814      	ldr	r0, [pc, #80]	; (8003a04 <MX_TIM5_Init+0x94>)
 80039b4:	f004 fd58 	bl	8008468 <HAL_TIM_Base_Init>
 80039b8:	4603      	mov	r3, r0
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d001      	beq.n	80039c2 <MX_TIM5_Init+0x52>
  {
    Error_Handler();
 80039be:	f000 fa25 	bl	8003e0c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80039c2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80039c6:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 80039c8:	f107 0310 	add.w	r3, r7, #16
 80039cc:	4619      	mov	r1, r3
 80039ce:	480d      	ldr	r0, [pc, #52]	; (8003a04 <MX_TIM5_Init+0x94>)
 80039d0:	f005 fa26 	bl	8008e20 <HAL_TIM_ConfigClockSource>
 80039d4:	4603      	mov	r3, r0
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d001      	beq.n	80039de <MX_TIM5_Init+0x6e>
  {
    Error_Handler();
 80039da:	f000 fa17 	bl	8003e0c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80039de:	2300      	movs	r3, #0
 80039e0:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80039e2:	2300      	movs	r3, #0
 80039e4:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80039e6:	1d3b      	adds	r3, r7, #4
 80039e8:	4619      	mov	r1, r3
 80039ea:	4806      	ldr	r0, [pc, #24]	; (8003a04 <MX_TIM5_Init+0x94>)
 80039ec:	f005 fec8 	bl	8009780 <HAL_TIMEx_MasterConfigSynchronization>
 80039f0:	4603      	mov	r3, r0
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d001      	beq.n	80039fa <MX_TIM5_Init+0x8a>
  {
    Error_Handler();
 80039f6:	f000 fa09 	bl	8003e0c <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 80039fa:	bf00      	nop
 80039fc:	3720      	adds	r7, #32
 80039fe:	46bd      	mov	sp, r7
 8003a00:	bd80      	pop	{r7, pc}
 8003a02:	bf00      	nop
 8003a04:	20000524 	.word	0x20000524
 8003a08:	40000c00 	.word	0x40000c00

08003a0c <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8003a0c:	b580      	push	{r7, lr}
 8003a0e:	b084      	sub	sp, #16
 8003a10:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003a12:	1d3b      	adds	r3, r7, #4
 8003a14:	2200      	movs	r2, #0
 8003a16:	601a      	str	r2, [r3, #0]
 8003a18:	605a      	str	r2, [r3, #4]
 8003a1a:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8003a1c:	4b14      	ldr	r3, [pc, #80]	; (8003a70 <MX_TIM6_Init+0x64>)
 8003a1e:	4a15      	ldr	r2, [pc, #84]	; (8003a74 <MX_TIM6_Init+0x68>)
 8003a20:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 108-1;
 8003a22:	4b13      	ldr	r3, [pc, #76]	; (8003a70 <MX_TIM6_Init+0x64>)
 8003a24:	226b      	movs	r2, #107	; 0x6b
 8003a26:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003a28:	4b11      	ldr	r3, [pc, #68]	; (8003a70 <MX_TIM6_Init+0x64>)
 8003a2a:	2200      	movs	r2, #0
 8003a2c:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 10000-1;
 8003a2e:	4b10      	ldr	r3, [pc, #64]	; (8003a70 <MX_TIM6_Init+0x64>)
 8003a30:	f242 720f 	movw	r2, #9999	; 0x270f
 8003a34:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003a36:	4b0e      	ldr	r3, [pc, #56]	; (8003a70 <MX_TIM6_Init+0x64>)
 8003a38:	2200      	movs	r2, #0
 8003a3a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8003a3c:	480c      	ldr	r0, [pc, #48]	; (8003a70 <MX_TIM6_Init+0x64>)
 8003a3e:	f004 fd13 	bl	8008468 <HAL_TIM_Base_Init>
 8003a42:	4603      	mov	r3, r0
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d001      	beq.n	8003a4c <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8003a48:	f000 f9e0 	bl	8003e0c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003a4c:	2300      	movs	r3, #0
 8003a4e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003a50:	2300      	movs	r3, #0
 8003a52:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8003a54:	1d3b      	adds	r3, r7, #4
 8003a56:	4619      	mov	r1, r3
 8003a58:	4805      	ldr	r0, [pc, #20]	; (8003a70 <MX_TIM6_Init+0x64>)
 8003a5a:	f005 fe91 	bl	8009780 <HAL_TIMEx_MasterConfigSynchronization>
 8003a5e:	4603      	mov	r3, r0
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d001      	beq.n	8003a68 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8003a64:	f000 f9d2 	bl	8003e0c <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8003a68:	bf00      	nop
 8003a6a:	3710      	adds	r7, #16
 8003a6c:	46bd      	mov	sp, r7
 8003a6e:	bd80      	pop	{r7, pc}
 8003a70:	20000570 	.word	0x20000570
 8003a74:	40001000 	.word	0x40001000

08003a78 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8003a78:	b580      	push	{r7, lr}
 8003a7a:	b084      	sub	sp, #16
 8003a7c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003a7e:	1d3b      	adds	r3, r7, #4
 8003a80:	2200      	movs	r2, #0
 8003a82:	601a      	str	r2, [r3, #0]
 8003a84:	605a      	str	r2, [r3, #4]
 8003a86:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8003a88:	4b14      	ldr	r3, [pc, #80]	; (8003adc <MX_TIM7_Init+0x64>)
 8003a8a:	4a15      	ldr	r2, [pc, #84]	; (8003ae0 <MX_TIM7_Init+0x68>)
 8003a8c:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 108-1;
 8003a8e:	4b13      	ldr	r3, [pc, #76]	; (8003adc <MX_TIM7_Init+0x64>)
 8003a90:	226b      	movs	r2, #107	; 0x6b
 8003a92:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003a94:	4b11      	ldr	r3, [pc, #68]	; (8003adc <MX_TIM7_Init+0x64>)
 8003a96:	2200      	movs	r2, #0
 8003a98:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 1000-1;
 8003a9a:	4b10      	ldr	r3, [pc, #64]	; (8003adc <MX_TIM7_Init+0x64>)
 8003a9c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8003aa0:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003aa2:	4b0e      	ldr	r3, [pc, #56]	; (8003adc <MX_TIM7_Init+0x64>)
 8003aa4:	2200      	movs	r2, #0
 8003aa6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8003aa8:	480c      	ldr	r0, [pc, #48]	; (8003adc <MX_TIM7_Init+0x64>)
 8003aaa:	f004 fcdd 	bl	8008468 <HAL_TIM_Base_Init>
 8003aae:	4603      	mov	r3, r0
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d001      	beq.n	8003ab8 <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 8003ab4:	f000 f9aa 	bl	8003e0c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003ab8:	2300      	movs	r3, #0
 8003aba:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003abc:	2300      	movs	r3, #0
 8003abe:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8003ac0:	1d3b      	adds	r3, r7, #4
 8003ac2:	4619      	mov	r1, r3
 8003ac4:	4805      	ldr	r0, [pc, #20]	; (8003adc <MX_TIM7_Init+0x64>)
 8003ac6:	f005 fe5b 	bl	8009780 <HAL_TIMEx_MasterConfigSynchronization>
 8003aca:	4603      	mov	r3, r0
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d001      	beq.n	8003ad4 <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 8003ad0:	f000 f99c 	bl	8003e0c <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8003ad4:	bf00      	nop
 8003ad6:	3710      	adds	r7, #16
 8003ad8:	46bd      	mov	sp, r7
 8003ada:	bd80      	pop	{r7, pc}
 8003adc:	200005bc 	.word	0x200005bc
 8003ae0:	40001400 	.word	0x40001400

08003ae4 <MX_TIM9_Init>:
  * @brief TIM9 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM9_Init(void)
{
 8003ae4:	b580      	push	{r7, lr}
 8003ae6:	b084      	sub	sp, #16
 8003ae8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003aea:	463b      	mov	r3, r7
 8003aec:	2200      	movs	r2, #0
 8003aee:	601a      	str	r2, [r3, #0]
 8003af0:	605a      	str	r2, [r3, #4]
 8003af2:	609a      	str	r2, [r3, #8]
 8003af4:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 8003af6:	4b16      	ldr	r3, [pc, #88]	; (8003b50 <MX_TIM9_Init+0x6c>)
 8003af8:	4a16      	ldr	r2, [pc, #88]	; (8003b54 <MX_TIM9_Init+0x70>)
 8003afa:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 216-1;
 8003afc:	4b14      	ldr	r3, [pc, #80]	; (8003b50 <MX_TIM9_Init+0x6c>)
 8003afe:	22d7      	movs	r2, #215	; 0xd7
 8003b00:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003b02:	4b13      	ldr	r3, [pc, #76]	; (8003b50 <MX_TIM9_Init+0x6c>)
 8003b04:	2200      	movs	r2, #0
 8003b06:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 562-1;
 8003b08:	4b11      	ldr	r3, [pc, #68]	; (8003b50 <MX_TIM9_Init+0x6c>)
 8003b0a:	f240 2231 	movw	r2, #561	; 0x231
 8003b0e:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003b10:	4b0f      	ldr	r3, [pc, #60]	; (8003b50 <MX_TIM9_Init+0x6c>)
 8003b12:	2200      	movs	r2, #0
 8003b14:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003b16:	4b0e      	ldr	r3, [pc, #56]	; (8003b50 <MX_TIM9_Init+0x6c>)
 8003b18:	2200      	movs	r2, #0
 8003b1a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 8003b1c:	480c      	ldr	r0, [pc, #48]	; (8003b50 <MX_TIM9_Init+0x6c>)
 8003b1e:	f004 fca3 	bl	8008468 <HAL_TIM_Base_Init>
 8003b22:	4603      	mov	r3, r0
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d001      	beq.n	8003b2c <MX_TIM9_Init+0x48>
  {
    Error_Handler();
 8003b28:	f000 f970 	bl	8003e0c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003b2c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003b30:	603b      	str	r3, [r7, #0]
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 8003b32:	463b      	mov	r3, r7
 8003b34:	4619      	mov	r1, r3
 8003b36:	4806      	ldr	r0, [pc, #24]	; (8003b50 <MX_TIM9_Init+0x6c>)
 8003b38:	f005 f972 	bl	8008e20 <HAL_TIM_ConfigClockSource>
 8003b3c:	4603      	mov	r3, r0
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d001      	beq.n	8003b46 <MX_TIM9_Init+0x62>
  {
    Error_Handler();
 8003b42:	f000 f963 	bl	8003e0c <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */

}
 8003b46:	bf00      	nop
 8003b48:	3710      	adds	r7, #16
 8003b4a:	46bd      	mov	sp, r7
 8003b4c:	bd80      	pop	{r7, pc}
 8003b4e:	bf00      	nop
 8003b50:	20000608 	.word	0x20000608
 8003b54:	40014000 	.word	0x40014000

08003b58 <MX_TIM14_Init>:
  * @brief TIM14 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM14_Init(void)
{
 8003b58:	b580      	push	{r7, lr}
 8003b5a:	af00      	add	r7, sp, #0
  /* USER CODE END TIM14_Init 0 */

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 8003b5c:	4b0d      	ldr	r3, [pc, #52]	; (8003b94 <MX_TIM14_Init+0x3c>)
 8003b5e:	4a0e      	ldr	r2, [pc, #56]	; (8003b98 <MX_TIM14_Init+0x40>)
 8003b60:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 108-1;
 8003b62:	4b0c      	ldr	r3, [pc, #48]	; (8003b94 <MX_TIM14_Init+0x3c>)
 8003b64:	226b      	movs	r2, #107	; 0x6b
 8003b66:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003b68:	4b0a      	ldr	r3, [pc, #40]	; (8003b94 <MX_TIM14_Init+0x3c>)
 8003b6a:	2200      	movs	r2, #0
 8003b6c:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 4-1;
 8003b6e:	4b09      	ldr	r3, [pc, #36]	; (8003b94 <MX_TIM14_Init+0x3c>)
 8003b70:	2203      	movs	r2, #3
 8003b72:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003b74:	4b07      	ldr	r3, [pc, #28]	; (8003b94 <MX_TIM14_Init+0x3c>)
 8003b76:	2200      	movs	r2, #0
 8003b78:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003b7a:	4b06      	ldr	r3, [pc, #24]	; (8003b94 <MX_TIM14_Init+0x3c>)
 8003b7c:	2200      	movs	r2, #0
 8003b7e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8003b80:	4804      	ldr	r0, [pc, #16]	; (8003b94 <MX_TIM14_Init+0x3c>)
 8003b82:	f004 fc71 	bl	8008468 <HAL_TIM_Base_Init>
 8003b86:	4603      	mov	r3, r0
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d001      	beq.n	8003b90 <MX_TIM14_Init+0x38>
  {
    Error_Handler();
 8003b8c:	f000 f93e 	bl	8003e0c <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 8003b90:	bf00      	nop
 8003b92:	bd80      	pop	{r7, pc}
 8003b94:	20000654 	.word	0x20000654
 8003b98:	40002000 	.word	0x40002000

08003b9c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8003b9c:	b580      	push	{r7, lr}
 8003b9e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003ba0:	4b14      	ldr	r3, [pc, #80]	; (8003bf4 <MX_USART1_UART_Init+0x58>)
 8003ba2:	4a15      	ldr	r2, [pc, #84]	; (8003bf8 <MX_USART1_UART_Init+0x5c>)
 8003ba4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8003ba6:	4b13      	ldr	r3, [pc, #76]	; (8003bf4 <MX_USART1_UART_Init+0x58>)
 8003ba8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003bac:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003bae:	4b11      	ldr	r3, [pc, #68]	; (8003bf4 <MX_USART1_UART_Init+0x58>)
 8003bb0:	2200      	movs	r2, #0
 8003bb2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003bb4:	4b0f      	ldr	r3, [pc, #60]	; (8003bf4 <MX_USART1_UART_Init+0x58>)
 8003bb6:	2200      	movs	r2, #0
 8003bb8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003bba:	4b0e      	ldr	r3, [pc, #56]	; (8003bf4 <MX_USART1_UART_Init+0x58>)
 8003bbc:	2200      	movs	r2, #0
 8003bbe:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003bc0:	4b0c      	ldr	r3, [pc, #48]	; (8003bf4 <MX_USART1_UART_Init+0x58>)
 8003bc2:	220c      	movs	r2, #12
 8003bc4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003bc6:	4b0b      	ldr	r3, [pc, #44]	; (8003bf4 <MX_USART1_UART_Init+0x58>)
 8003bc8:	2200      	movs	r2, #0
 8003bca:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003bcc:	4b09      	ldr	r3, [pc, #36]	; (8003bf4 <MX_USART1_UART_Init+0x58>)
 8003bce:	2200      	movs	r2, #0
 8003bd0:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003bd2:	4b08      	ldr	r3, [pc, #32]	; (8003bf4 <MX_USART1_UART_Init+0x58>)
 8003bd4:	2200      	movs	r2, #0
 8003bd6:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003bd8:	4b06      	ldr	r3, [pc, #24]	; (8003bf4 <MX_USART1_UART_Init+0x58>)
 8003bda:	2200      	movs	r2, #0
 8003bdc:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003bde:	4805      	ldr	r0, [pc, #20]	; (8003bf4 <MX_USART1_UART_Init+0x58>)
 8003be0:	f005 fe7a 	bl	80098d8 <HAL_UART_Init>
 8003be4:	4603      	mov	r3, r0
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d001      	beq.n	8003bee <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8003bea:	f000 f90f 	bl	8003e0c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8003bee:	bf00      	nop
 8003bf0:	bd80      	pop	{r7, pc}
 8003bf2:	bf00      	nop
 8003bf4:	200006a0 	.word	0x200006a0
 8003bf8:	40011000 	.word	0x40011000

08003bfc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003bfc:	b580      	push	{r7, lr}
 8003bfe:	b08c      	sub	sp, #48	; 0x30
 8003c00:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003c02:	f107 031c 	add.w	r3, r7, #28
 8003c06:	2200      	movs	r2, #0
 8003c08:	601a      	str	r2, [r3, #0]
 8003c0a:	605a      	str	r2, [r3, #4]
 8003c0c:	609a      	str	r2, [r3, #8]
 8003c0e:	60da      	str	r2, [r3, #12]
 8003c10:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8003c12:	4b78      	ldr	r3, [pc, #480]	; (8003df4 <MX_GPIO_Init+0x1f8>)
 8003c14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c16:	4a77      	ldr	r2, [pc, #476]	; (8003df4 <MX_GPIO_Init+0x1f8>)
 8003c18:	f043 0320 	orr.w	r3, r3, #32
 8003c1c:	6313      	str	r3, [r2, #48]	; 0x30
 8003c1e:	4b75      	ldr	r3, [pc, #468]	; (8003df4 <MX_GPIO_Init+0x1f8>)
 8003c20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c22:	f003 0320 	and.w	r3, r3, #32
 8003c26:	61bb      	str	r3, [r7, #24]
 8003c28:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003c2a:	4b72      	ldr	r3, [pc, #456]	; (8003df4 <MX_GPIO_Init+0x1f8>)
 8003c2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c2e:	4a71      	ldr	r2, [pc, #452]	; (8003df4 <MX_GPIO_Init+0x1f8>)
 8003c30:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003c34:	6313      	str	r3, [r2, #48]	; 0x30
 8003c36:	4b6f      	ldr	r3, [pc, #444]	; (8003df4 <MX_GPIO_Init+0x1f8>)
 8003c38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c3a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c3e:	617b      	str	r3, [r7, #20]
 8003c40:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003c42:	4b6c      	ldr	r3, [pc, #432]	; (8003df4 <MX_GPIO_Init+0x1f8>)
 8003c44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c46:	4a6b      	ldr	r2, [pc, #428]	; (8003df4 <MX_GPIO_Init+0x1f8>)
 8003c48:	f043 0301 	orr.w	r3, r3, #1
 8003c4c:	6313      	str	r3, [r2, #48]	; 0x30
 8003c4e:	4b69      	ldr	r3, [pc, #420]	; (8003df4 <MX_GPIO_Init+0x1f8>)
 8003c50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c52:	f003 0301 	and.w	r3, r3, #1
 8003c56:	613b      	str	r3, [r7, #16]
 8003c58:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003c5a:	4b66      	ldr	r3, [pc, #408]	; (8003df4 <MX_GPIO_Init+0x1f8>)
 8003c5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c5e:	4a65      	ldr	r2, [pc, #404]	; (8003df4 <MX_GPIO_Init+0x1f8>)
 8003c60:	f043 0302 	orr.w	r3, r3, #2
 8003c64:	6313      	str	r3, [r2, #48]	; 0x30
 8003c66:	4b63      	ldr	r3, [pc, #396]	; (8003df4 <MX_GPIO_Init+0x1f8>)
 8003c68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c6a:	f003 0302 	and.w	r3, r3, #2
 8003c6e:	60fb      	str	r3, [r7, #12]
 8003c70:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003c72:	4b60      	ldr	r3, [pc, #384]	; (8003df4 <MX_GPIO_Init+0x1f8>)
 8003c74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c76:	4a5f      	ldr	r2, [pc, #380]	; (8003df4 <MX_GPIO_Init+0x1f8>)
 8003c78:	f043 0308 	orr.w	r3, r3, #8
 8003c7c:	6313      	str	r3, [r2, #48]	; 0x30
 8003c7e:	4b5d      	ldr	r3, [pc, #372]	; (8003df4 <MX_GPIO_Init+0x1f8>)
 8003c80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c82:	f003 0308 	and.w	r3, r3, #8
 8003c86:	60bb      	str	r3, [r7, #8]
 8003c88:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003c8a:	4b5a      	ldr	r3, [pc, #360]	; (8003df4 <MX_GPIO_Init+0x1f8>)
 8003c8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c8e:	4a59      	ldr	r2, [pc, #356]	; (8003df4 <MX_GPIO_Init+0x1f8>)
 8003c90:	f043 0304 	orr.w	r3, r3, #4
 8003c94:	6313      	str	r3, [r2, #48]	; 0x30
 8003c96:	4b57      	ldr	r3, [pc, #348]	; (8003df4 <MX_GPIO_Init+0x1f8>)
 8003c98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c9a:	f003 0304 	and.w	r3, r3, #4
 8003c9e:	607b      	str	r3, [r7, #4]
 8003ca0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8003ca2:	4b54      	ldr	r3, [pc, #336]	; (8003df4 <MX_GPIO_Init+0x1f8>)
 8003ca4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ca6:	4a53      	ldr	r2, [pc, #332]	; (8003df4 <MX_GPIO_Init+0x1f8>)
 8003ca8:	f043 0310 	orr.w	r3, r3, #16
 8003cac:	6313      	str	r3, [r2, #48]	; 0x30
 8003cae:	4b51      	ldr	r3, [pc, #324]	; (8003df4 <MX_GPIO_Init+0x1f8>)
 8003cb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cb2:	f003 0310 	and.w	r3, r3, #16
 8003cb6:	603b      	str	r3, [r7, #0]
 8003cb8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USS_Trigger6_GPIO_Port, USS_Trigger6_Pin, GPIO_PIN_RESET);
 8003cba:	2200      	movs	r2, #0
 8003cbc:	2180      	movs	r1, #128	; 0x80
 8003cbe:	484e      	ldr	r0, [pc, #312]	; (8003df8 <MX_GPIO_Init+0x1fc>)
 8003cc0:	f003 fa7c 	bl	80071bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, REDtest_Pin|BLUEtest_Pin, GPIO_PIN_RESET);
 8003cc4:	2200      	movs	r2, #0
 8003cc6:	f44f 4182 	mov.w	r1, #16640	; 0x4100
 8003cca:	484c      	ldr	r0, [pc, #304]	; (8003dfc <MX_GPIO_Init+0x200>)
 8003ccc:	f003 fa76 	bl	80071bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, USS_Trigger2_Pin|Gsig_Pin|Rsig_Pin|Bsig_Pin
 8003cd0:	2200      	movs	r2, #0
 8003cd2:	f247 1120 	movw	r1, #28960	; 0x7120
 8003cd6:	484a      	ldr	r0, [pc, #296]	; (8003e00 <MX_GPIO_Init+0x204>)
 8003cd8:	f003 fa70 	bl	80071bc <HAL_GPIO_WritePin>
                          |USS_Trigger1_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, USS_Trigger5_Pin|USS_Trigger3_Pin|USS_Trigger4_Pin, GPIO_PIN_RESET);
 8003cdc:	2200      	movs	r2, #0
 8003cde:	f44f 51a2 	mov.w	r1, #5184	; 0x1440
 8003ce2:	4848      	ldr	r0, [pc, #288]	; (8003e04 <MX_GPIO_Init+0x208>)
 8003ce4:	f003 fa6a 	bl	80071bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USS_Trigger6_Pin */
  GPIO_InitStruct.Pin = USS_Trigger6_Pin;
 8003ce8:	2380      	movs	r3, #128	; 0x80
 8003cea:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003cec:	2301      	movs	r3, #1
 8003cee:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003cf0:	2300      	movs	r3, #0
 8003cf2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003cf4:	2300      	movs	r3, #0
 8003cf6:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(USS_Trigger6_GPIO_Port, &GPIO_InitStruct);
 8003cf8:	f107 031c 	add.w	r3, r7, #28
 8003cfc:	4619      	mov	r1, r3
 8003cfe:	483e      	ldr	r0, [pc, #248]	; (8003df8 <MX_GPIO_Init+0x1fc>)
 8003d00:	f003 f898 	bl	8006e34 <HAL_GPIO_Init>

  /*Configure GPIO pin : USS_Data6_Pin */
  GPIO_InitStruct.Pin = USS_Data6_Pin;
 8003d04:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003d08:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003d0a:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8003d0e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003d10:	2301      	movs	r3, #1
 8003d12:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USS_Data6_GPIO_Port, &GPIO_InitStruct);
 8003d14:	f107 031c 	add.w	r3, r7, #28
 8003d18:	4619      	mov	r1, r3
 8003d1a:	4838      	ldr	r0, [pc, #224]	; (8003dfc <MX_GPIO_Init+0x200>)
 8003d1c:	f003 f88a 	bl	8006e34 <HAL_GPIO_Init>

  /*Configure GPIO pins : REDtest_Pin BLUEtest_Pin */
  GPIO_InitStruct.Pin = REDtest_Pin|BLUEtest_Pin;
 8003d20:	f44f 4382 	mov.w	r3, #16640	; 0x4100
 8003d24:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003d26:	2301      	movs	r3, #1
 8003d28:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d2a:	2300      	movs	r3, #0
 8003d2c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003d2e:	2300      	movs	r3, #0
 8003d30:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003d32:	f107 031c 	add.w	r3, r7, #28
 8003d36:	4619      	mov	r1, r3
 8003d38:	4830      	ldr	r0, [pc, #192]	; (8003dfc <MX_GPIO_Init+0x200>)
 8003d3a:	f003 f87b 	bl	8006e34 <HAL_GPIO_Init>

  /*Configure GPIO pins : USS_Trigger2_Pin Gsig_Pin Rsig_Pin Bsig_Pin
                           USS_Trigger1_Pin */
  GPIO_InitStruct.Pin = USS_Trigger2_Pin|Gsig_Pin|Rsig_Pin|Bsig_Pin
 8003d3e:	f247 1320 	movw	r3, #28960	; 0x7120
 8003d42:	61fb      	str	r3, [r7, #28]
                          |USS_Trigger1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003d44:	2301      	movs	r3, #1
 8003d46:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d48:	2300      	movs	r3, #0
 8003d4a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003d4c:	2300      	movs	r3, #0
 8003d4e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003d50:	f107 031c 	add.w	r3, r7, #28
 8003d54:	4619      	mov	r1, r3
 8003d56:	482a      	ldr	r0, [pc, #168]	; (8003e00 <MX_GPIO_Init+0x204>)
 8003d58:	f003 f86c 	bl	8006e34 <HAL_GPIO_Init>

  /*Configure GPIO pins : USS_Data2_Pin USS_Data4_Pin USS_Data1_Pin */
  GPIO_InitStruct.Pin = USS_Data2_Pin|USS_Data4_Pin|USS_Data1_Pin;
 8003d5c:	f44f 7311 	mov.w	r3, #580	; 0x244
 8003d60:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003d62:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8003d66:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003d68:	2301      	movs	r3, #1
 8003d6a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003d6c:	f107 031c 	add.w	r3, r7, #28
 8003d70:	4619      	mov	r1, r3
 8003d72:	4823      	ldr	r0, [pc, #140]	; (8003e00 <MX_GPIO_Init+0x204>)
 8003d74:	f003 f85e 	bl	8006e34 <HAL_GPIO_Init>

  /*Configure GPIO pins : USS_Trigger5_Pin USS_Trigger3_Pin USS_Trigger4_Pin */
  GPIO_InitStruct.Pin = USS_Trigger5_Pin|USS_Trigger3_Pin|USS_Trigger4_Pin;
 8003d78:	f44f 53a2 	mov.w	r3, #5184	; 0x1440
 8003d7c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003d7e:	2301      	movs	r3, #1
 8003d80:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d82:	2300      	movs	r3, #0
 8003d84:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003d86:	2300      	movs	r3, #0
 8003d88:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003d8a:	f107 031c 	add.w	r3, r7, #28
 8003d8e:	4619      	mov	r1, r3
 8003d90:	481c      	ldr	r0, [pc, #112]	; (8003e04 <MX_GPIO_Init+0x208>)
 8003d92:	f003 f84f 	bl	8006e34 <HAL_GPIO_Init>

  /*Configure GPIO pins : USS_Data5_Pin USS_Data3_Pin */
  GPIO_InitStruct.Pin = USS_Data5_Pin|USS_Data3_Pin;
 8003d96:	f44f 6308 	mov.w	r3, #2176	; 0x880
 8003d9a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003d9c:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8003da0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003da2:	2301      	movs	r3, #1
 8003da4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003da6:	f107 031c 	add.w	r3, r7, #28
 8003daa:	4619      	mov	r1, r3
 8003dac:	4815      	ldr	r0, [pc, #84]	; (8003e04 <MX_GPIO_Init+0x208>)
 8003dae:	f003 f841 	bl	8006e34 <HAL_GPIO_Init>

  /*Configure GPIO pin : evt_rxpin_Pin */
  GPIO_InitStruct.Pin = evt_rxpin_Pin;
 8003db2:	2301      	movs	r3, #1
 8003db4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8003db6:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 8003dba:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003dbc:	2301      	movs	r3, #1
 8003dbe:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(evt_rxpin_GPIO_Port, &GPIO_InitStruct);
 8003dc0:	f107 031c 	add.w	r3, r7, #28
 8003dc4:	4619      	mov	r1, r3
 8003dc6:	4810      	ldr	r0, [pc, #64]	; (8003e08 <MX_GPIO_Init+0x20c>)
 8003dc8:	f003 f834 	bl	8006e34 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8003dcc:	2200      	movs	r2, #0
 8003dce:	2100      	movs	r1, #0
 8003dd0:	2017      	movs	r0, #23
 8003dd2:	f002 ffea 	bl	8006daa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8003dd6:	2017      	movs	r0, #23
 8003dd8:	f003 f803 	bl	8006de2 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8003ddc:	2200      	movs	r2, #0
 8003dde:	2100      	movs	r1, #0
 8003de0:	2028      	movs	r0, #40	; 0x28
 8003de2:	f002 ffe2 	bl	8006daa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8003de6:	2028      	movs	r0, #40	; 0x28
 8003de8:	f002 fffb 	bl	8006de2 <HAL_NVIC_EnableIRQ>

}
 8003dec:	bf00      	nop
 8003dee:	3730      	adds	r7, #48	; 0x30
 8003df0:	46bd      	mov	sp, r7
 8003df2:	bd80      	pop	{r7, pc}
 8003df4:	40023800 	.word	0x40023800
 8003df8:	40021400 	.word	0x40021400
 8003dfc:	40020400 	.word	0x40020400
 8003e00:	40020c00 	.word	0x40020c00
 8003e04:	40020800 	.word	0x40020800
 8003e08:	40021000 	.word	0x40021000

08003e0c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003e0c:	b480      	push	{r7}
 8003e0e:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8003e10:	b672      	cpsid	i
}
 8003e12:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003e14:	e7fe      	b.n	8003e14 <Error_Handler+0x8>

08003e16 <velocityMode>:

#include "motor_driver_114.h"
#include "define.h"

void velocityMode()
{
 8003e16:	b580      	push	{r7, lr}
 8003e18:	b084      	sub	sp, #16
 8003e1a:	af00      	add	r7, sp, #0
    char buf[8];
    int index = 0;
 8003e1c:	2300      	movs	r3, #0
 8003e1e:	60fb      	str	r3, [r7, #12]
    buf[index++] = 0x2f;
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	1c5a      	adds	r2, r3, #1
 8003e24:	60fa      	str	r2, [r7, #12]
 8003e26:	3310      	adds	r3, #16
 8003e28:	443b      	add	r3, r7
 8003e2a:	222f      	movs	r2, #47	; 0x2f
 8003e2c:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x60;
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	1c5a      	adds	r2, r3, #1
 8003e34:	60fa      	str	r2, [r7, #12]
 8003e36:	3310      	adds	r3, #16
 8003e38:	443b      	add	r3, r7
 8003e3a:	2260      	movs	r2, #96	; 0x60
 8003e3c:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x60;
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	1c5a      	adds	r2, r3, #1
 8003e44:	60fa      	str	r2, [r7, #12]
 8003e46:	3310      	adds	r3, #16
 8003e48:	443b      	add	r3, r7
 8003e4a:	2260      	movs	r2, #96	; 0x60
 8003e4c:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x00;
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	1c5a      	adds	r2, r3, #1
 8003e54:	60fa      	str	r2, [r7, #12]
 8003e56:	3310      	adds	r3, #16
 8003e58:	443b      	add	r3, r7
 8003e5a:	2200      	movs	r2, #0
 8003e5c:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x03;
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	1c5a      	adds	r2, r3, #1
 8003e64:	60fa      	str	r2, [r7, #12]
 8003e66:	3310      	adds	r3, #16
 8003e68:	443b      	add	r3, r7
 8003e6a:	2203      	movs	r2, #3
 8003e6c:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x00;
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	1c5a      	adds	r2, r3, #1
 8003e74:	60fa      	str	r2, [r7, #12]
 8003e76:	3310      	adds	r3, #16
 8003e78:	443b      	add	r3, r7
 8003e7a:	2200      	movs	r2, #0
 8003e7c:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x00;
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	1c5a      	adds	r2, r3, #1
 8003e84:	60fa      	str	r2, [r7, #12]
 8003e86:	3310      	adds	r3, #16
 8003e88:	443b      	add	r3, r7
 8003e8a:	2200      	movs	r2, #0
 8003e8c:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index] = 0x00;
 8003e90:	1d3a      	adds	r2, r7, #4
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	4413      	add	r3, r2
 8003e96:	2200      	movs	r2, #0
 8003e98:	701a      	strb	r2, [r3, #0]
    sendCan(MOTOR114_REQ_ID, buf, 8, 0);
 8003e9a:	1d39      	adds	r1, r7, #4
 8003e9c:	2300      	movs	r3, #0
 8003e9e:	2208      	movs	r2, #8
 8003ea0:	f240 6001 	movw	r0, #1537	; 0x601
 8003ea4:	f7ff fa2e 	bl	8003304 <sendCan>
//    can->sendMsg(MOTOR114_REQ_ID,buf,false);
//    ThisThread::sleep_for(100);
    HAL_Delay(100);
 8003ea8:	2064      	movs	r0, #100	; 0x64
 8003eaa:	f001 fb95 	bl	80055d8 <HAL_Delay>
}
 8003eae:	bf00      	nop
 8003eb0:	3710      	adds	r7, #16
 8003eb2:	46bd      	mov	sp, r7
 8003eb4:	bd80      	pop	{r7, pc}

08003eb6 <synchronousMode>:

void synchronousMode()
{
 8003eb6:	b580      	push	{r7, lr}
 8003eb8:	b084      	sub	sp, #16
 8003eba:	af00      	add	r7, sp, #0
    char buf[8];
    int index = 0;
 8003ebc:	2300      	movs	r3, #0
 8003ebe:	60fb      	str	r3, [r7, #12]
    buf[index++] = 0x2b;
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	1c5a      	adds	r2, r3, #1
 8003ec4:	60fa      	str	r2, [r7, #12]
 8003ec6:	3310      	adds	r3, #16
 8003ec8:	443b      	add	r3, r7
 8003eca:	222b      	movs	r2, #43	; 0x2b
 8003ecc:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x0f;
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	1c5a      	adds	r2, r3, #1
 8003ed4:	60fa      	str	r2, [r7, #12]
 8003ed6:	3310      	adds	r3, #16
 8003ed8:	443b      	add	r3, r7
 8003eda:	220f      	movs	r2, #15
 8003edc:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x20;
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	1c5a      	adds	r2, r3, #1
 8003ee4:	60fa      	str	r2, [r7, #12]
 8003ee6:	3310      	adds	r3, #16
 8003ee8:	443b      	add	r3, r7
 8003eea:	2220      	movs	r2, #32
 8003eec:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x00;
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	1c5a      	adds	r2, r3, #1
 8003ef4:	60fa      	str	r2, [r7, #12]
 8003ef6:	3310      	adds	r3, #16
 8003ef8:	443b      	add	r3, r7
 8003efa:	2200      	movs	r2, #0
 8003efc:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x01;
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	1c5a      	adds	r2, r3, #1
 8003f04:	60fa      	str	r2, [r7, #12]
 8003f06:	3310      	adds	r3, #16
 8003f08:	443b      	add	r3, r7
 8003f0a:	2201      	movs	r2, #1
 8003f0c:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x00;
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	1c5a      	adds	r2, r3, #1
 8003f14:	60fa      	str	r2, [r7, #12]
 8003f16:	3310      	adds	r3, #16
 8003f18:	443b      	add	r3, r7
 8003f1a:	2200      	movs	r2, #0
 8003f1c:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x00;
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	1c5a      	adds	r2, r3, #1
 8003f24:	60fa      	str	r2, [r7, #12]
 8003f26:	3310      	adds	r3, #16
 8003f28:	443b      	add	r3, r7
 8003f2a:	2200      	movs	r2, #0
 8003f2c:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index] = 0x00;
 8003f30:	1d3a      	adds	r2, r7, #4
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	4413      	add	r3, r2
 8003f36:	2200      	movs	r2, #0
 8003f38:	701a      	strb	r2, [r3, #0]
    sendCan(MOTOR114_REQ_ID, buf, 8, 0);
 8003f3a:	1d39      	adds	r1, r7, #4
 8003f3c:	2300      	movs	r3, #0
 8003f3e:	2208      	movs	r2, #8
 8003f40:	f240 6001 	movw	r0, #1537	; 0x601
 8003f44:	f7ff f9de 	bl	8003304 <sendCan>
//    can->sendMsg(MOTOR114_REQ_ID,buf,false);
//    ThisThread::sleep_for(100);
    HAL_Delay(100);
 8003f48:	2064      	movs	r0, #100	; 0x64
 8003f4a:	f001 fb45 	bl	80055d8 <HAL_Delay>
}
 8003f4e:	bf00      	nop
 8003f50:	3710      	adds	r7, #16
 8003f52:	46bd      	mov	sp, r7
 8003f54:	bd80      	pop	{r7, pc}

08003f56 <settingEnc>:

void settingEnc(int16_t enc)
{
 8003f56:	b580      	push	{r7, lr}
 8003f58:	b086      	sub	sp, #24
 8003f5a:	af00      	add	r7, sp, #0
 8003f5c:	4603      	mov	r3, r0
 8003f5e:	80fb      	strh	r3, [r7, #6]
    char buf[8];
    for(int i=0;i<2;i++)
 8003f60:	2300      	movs	r3, #0
 8003f62:	617b      	str	r3, [r7, #20]
 8003f64:	e055      	b.n	8004012 <settingEnc+0xbc>
    {
        int index = 0;
 8003f66:	2300      	movs	r3, #0
 8003f68:	613b      	str	r3, [r7, #16]
        buf[index++] = 0x2b;
 8003f6a:	693b      	ldr	r3, [r7, #16]
 8003f6c:	1c5a      	adds	r2, r3, #1
 8003f6e:	613a      	str	r2, [r7, #16]
 8003f70:	3318      	adds	r3, #24
 8003f72:	443b      	add	r3, r7
 8003f74:	222b      	movs	r2, #43	; 0x2b
 8003f76:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x0e;
 8003f7a:	693b      	ldr	r3, [r7, #16]
 8003f7c:	1c5a      	adds	r2, r3, #1
 8003f7e:	613a      	str	r2, [r7, #16]
 8003f80:	3318      	adds	r3, #24
 8003f82:	443b      	add	r3, r7
 8003f84:	220e      	movs	r2, #14
 8003f86:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x20;
 8003f8a:	693b      	ldr	r3, [r7, #16]
 8003f8c:	1c5a      	adds	r2, r3, #1
 8003f8e:	613a      	str	r2, [r7, #16]
 8003f90:	3318      	adds	r3, #24
 8003f92:	443b      	add	r3, r7
 8003f94:	2220      	movs	r2, #32
 8003f96:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = i+1;
 8003f9a:	697b      	ldr	r3, [r7, #20]
 8003f9c:	b2da      	uxtb	r2, r3
 8003f9e:	693b      	ldr	r3, [r7, #16]
 8003fa0:	1c59      	adds	r1, r3, #1
 8003fa2:	6139      	str	r1, [r7, #16]
 8003fa4:	3201      	adds	r2, #1
 8003fa6:	b2d2      	uxtb	r2, r2
 8003fa8:	3318      	adds	r3, #24
 8003faa:	443b      	add	r3, r7
 8003fac:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = (enc & 0xff);
 8003fb0:	693b      	ldr	r3, [r7, #16]
 8003fb2:	1c5a      	adds	r2, r3, #1
 8003fb4:	613a      	str	r2, [r7, #16]
 8003fb6:	88fa      	ldrh	r2, [r7, #6]
 8003fb8:	b2d2      	uxtb	r2, r2
 8003fba:	3318      	adds	r3, #24
 8003fbc:	443b      	add	r3, r7
 8003fbe:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = (enc>>8) & 0xff;
 8003fc2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003fc6:	121b      	asrs	r3, r3, #8
 8003fc8:	b219      	sxth	r1, r3
 8003fca:	693b      	ldr	r3, [r7, #16]
 8003fcc:	1c5a      	adds	r2, r3, #1
 8003fce:	613a      	str	r2, [r7, #16]
 8003fd0:	b2ca      	uxtb	r2, r1
 8003fd2:	3318      	adds	r3, #24
 8003fd4:	443b      	add	r3, r7
 8003fd6:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x00;
 8003fda:	693b      	ldr	r3, [r7, #16]
 8003fdc:	1c5a      	adds	r2, r3, #1
 8003fde:	613a      	str	r2, [r7, #16]
 8003fe0:	3318      	adds	r3, #24
 8003fe2:	443b      	add	r3, r7
 8003fe4:	2200      	movs	r2, #0
 8003fe6:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index] = 0x00;
 8003fea:	f107 0208 	add.w	r2, r7, #8
 8003fee:	693b      	ldr	r3, [r7, #16]
 8003ff0:	4413      	add	r3, r2
 8003ff2:	2200      	movs	r2, #0
 8003ff4:	701a      	strb	r2, [r3, #0]
        sendCan(MOTOR114_REQ_ID, buf, 8, 0);
 8003ff6:	f107 0108 	add.w	r1, r7, #8
 8003ffa:	2300      	movs	r3, #0
 8003ffc:	2208      	movs	r2, #8
 8003ffe:	f240 6001 	movw	r0, #1537	; 0x601
 8004002:	f7ff f97f 	bl	8003304 <sendCan>
//        can->sendMsg(MOTOR114_REQ_ID,buf,false);
//        ThisThread::sleep_for(100);
        HAL_Delay(100);
 8004006:	2064      	movs	r0, #100	; 0x64
 8004008:	f001 fae6 	bl	80055d8 <HAL_Delay>
    for(int i=0;i<2;i++)
 800400c:	697b      	ldr	r3, [r7, #20]
 800400e:	3301      	adds	r3, #1
 8004010:	617b      	str	r3, [r7, #20]
 8004012:	697b      	ldr	r3, [r7, #20]
 8004014:	2b01      	cmp	r3, #1
 8004016:	dda6      	ble.n	8003f66 <settingEnc+0x10>
    }
}
 8004018:	bf00      	nop
 800401a:	bf00      	nop
 800401c:	3718      	adds	r7, #24
 800401e:	46bd      	mov	sp, r7
 8004020:	bd80      	pop	{r7, pc}

08004022 <settingPole>:

void settingPole(int16_t pole)
{
 8004022:	b580      	push	{r7, lr}
 8004024:	b086      	sub	sp, #24
 8004026:	af00      	add	r7, sp, #0
 8004028:	4603      	mov	r3, r0
 800402a:	80fb      	strh	r3, [r7, #6]
    char buf[8];
    for(int i=0;i<2;i++)
 800402c:	2300      	movs	r3, #0
 800402e:	617b      	str	r3, [r7, #20]
 8004030:	e055      	b.n	80040de <settingPole+0xbc>
    {
        int index = 0;
 8004032:	2300      	movs	r3, #0
 8004034:	613b      	str	r3, [r7, #16]
        buf[index++] = 0x2b;
 8004036:	693b      	ldr	r3, [r7, #16]
 8004038:	1c5a      	adds	r2, r3, #1
 800403a:	613a      	str	r2, [r7, #16]
 800403c:	3318      	adds	r3, #24
 800403e:	443b      	add	r3, r7
 8004040:	222b      	movs	r2, #43	; 0x2b
 8004042:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x0c;
 8004046:	693b      	ldr	r3, [r7, #16]
 8004048:	1c5a      	adds	r2, r3, #1
 800404a:	613a      	str	r2, [r7, #16]
 800404c:	3318      	adds	r3, #24
 800404e:	443b      	add	r3, r7
 8004050:	220c      	movs	r2, #12
 8004052:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x20;
 8004056:	693b      	ldr	r3, [r7, #16]
 8004058:	1c5a      	adds	r2, r3, #1
 800405a:	613a      	str	r2, [r7, #16]
 800405c:	3318      	adds	r3, #24
 800405e:	443b      	add	r3, r7
 8004060:	2220      	movs	r2, #32
 8004062:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = i+1;
 8004066:	697b      	ldr	r3, [r7, #20]
 8004068:	b2da      	uxtb	r2, r3
 800406a:	693b      	ldr	r3, [r7, #16]
 800406c:	1c59      	adds	r1, r3, #1
 800406e:	6139      	str	r1, [r7, #16]
 8004070:	3201      	adds	r2, #1
 8004072:	b2d2      	uxtb	r2, r2
 8004074:	3318      	adds	r3, #24
 8004076:	443b      	add	r3, r7
 8004078:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = (pole & 0xff);
 800407c:	693b      	ldr	r3, [r7, #16]
 800407e:	1c5a      	adds	r2, r3, #1
 8004080:	613a      	str	r2, [r7, #16]
 8004082:	88fa      	ldrh	r2, [r7, #6]
 8004084:	b2d2      	uxtb	r2, r2
 8004086:	3318      	adds	r3, #24
 8004088:	443b      	add	r3, r7
 800408a:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = (pole>>8) & 0xff;
 800408e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004092:	121b      	asrs	r3, r3, #8
 8004094:	b219      	sxth	r1, r3
 8004096:	693b      	ldr	r3, [r7, #16]
 8004098:	1c5a      	adds	r2, r3, #1
 800409a:	613a      	str	r2, [r7, #16]
 800409c:	b2ca      	uxtb	r2, r1
 800409e:	3318      	adds	r3, #24
 80040a0:	443b      	add	r3, r7
 80040a2:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x00;
 80040a6:	693b      	ldr	r3, [r7, #16]
 80040a8:	1c5a      	adds	r2, r3, #1
 80040aa:	613a      	str	r2, [r7, #16]
 80040ac:	3318      	adds	r3, #24
 80040ae:	443b      	add	r3, r7
 80040b0:	2200      	movs	r2, #0
 80040b2:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index] = 0x00;
 80040b6:	f107 0208 	add.w	r2, r7, #8
 80040ba:	693b      	ldr	r3, [r7, #16]
 80040bc:	4413      	add	r3, r2
 80040be:	2200      	movs	r2, #0
 80040c0:	701a      	strb	r2, [r3, #0]
        sendCan(MOTOR114_REQ_ID, buf, 8, 0);
 80040c2:	f107 0108 	add.w	r1, r7, #8
 80040c6:	2300      	movs	r3, #0
 80040c8:	2208      	movs	r2, #8
 80040ca:	f240 6001 	movw	r0, #1537	; 0x601
 80040ce:	f7ff f919 	bl	8003304 <sendCan>
//        can->sendMsg(MOTOR114_REQ_ID,buf,false);
//        ThisThread::sleep_for(100);
        HAL_Delay(100);
 80040d2:	2064      	movs	r0, #100	; 0x64
 80040d4:	f001 fa80 	bl	80055d8 <HAL_Delay>
    for(int i=0;i<2;i++)
 80040d8:	697b      	ldr	r3, [r7, #20]
 80040da:	3301      	adds	r3, #1
 80040dc:	617b      	str	r3, [r7, #20]
 80040de:	697b      	ldr	r3, [r7, #20]
 80040e0:	2b01      	cmp	r3, #1
 80040e2:	dda6      	ble.n	8004032 <settingPole+0x10>
    }
}
 80040e4:	bf00      	nop
 80040e6:	bf00      	nop
 80040e8:	3718      	adds	r7, #24
 80040ea:	46bd      	mov	sp, r7
 80040ec:	bd80      	pop	{r7, pc}

080040ee <settingBreak>:

void settingBreak(uint8_t enable)
{
 80040ee:	b580      	push	{r7, lr}
 80040f0:	b086      	sub	sp, #24
 80040f2:	af00      	add	r7, sp, #0
 80040f4:	4603      	mov	r3, r0
 80040f6:	71fb      	strb	r3, [r7, #7]
    char buf[8];
    int index = 0;
 80040f8:	2300      	movs	r3, #0
 80040fa:	617b      	str	r3, [r7, #20]
    buf[index++] = 0x2b;
 80040fc:	697b      	ldr	r3, [r7, #20]
 80040fe:	1c5a      	adds	r2, r3, #1
 8004100:	617a      	str	r2, [r7, #20]
 8004102:	3318      	adds	r3, #24
 8004104:	443b      	add	r3, r7
 8004106:	222b      	movs	r2, #43	; 0x2b
 8004108:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x07;
 800410c:	697b      	ldr	r3, [r7, #20]
 800410e:	1c5a      	adds	r2, r3, #1
 8004110:	617a      	str	r2, [r7, #20]
 8004112:	3318      	adds	r3, #24
 8004114:	443b      	add	r3, r7
 8004116:	2207      	movs	r2, #7
 8004118:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x20;
 800411c:	697b      	ldr	r3, [r7, #20]
 800411e:	1c5a      	adds	r2, r3, #1
 8004120:	617a      	str	r2, [r7, #20]
 8004122:	3318      	adds	r3, #24
 8004124:	443b      	add	r3, r7
 8004126:	2220      	movs	r2, #32
 8004128:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x00;
 800412c:	697b      	ldr	r3, [r7, #20]
 800412e:	1c5a      	adds	r2, r3, #1
 8004130:	617a      	str	r2, [r7, #20]
 8004132:	3318      	adds	r3, #24
 8004134:	443b      	add	r3, r7
 8004136:	2200      	movs	r2, #0
 8004138:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = (char)enable;
 800413c:	697b      	ldr	r3, [r7, #20]
 800413e:	1c5a      	adds	r2, r3, #1
 8004140:	617a      	str	r2, [r7, #20]
 8004142:	3318      	adds	r3, #24
 8004144:	443b      	add	r3, r7
 8004146:	79fa      	ldrb	r2, [r7, #7]
 8004148:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x00;
 800414c:	697b      	ldr	r3, [r7, #20]
 800414e:	1c5a      	adds	r2, r3, #1
 8004150:	617a      	str	r2, [r7, #20]
 8004152:	3318      	adds	r3, #24
 8004154:	443b      	add	r3, r7
 8004156:	2200      	movs	r2, #0
 8004158:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x00;
 800415c:	697b      	ldr	r3, [r7, #20]
 800415e:	1c5a      	adds	r2, r3, #1
 8004160:	617a      	str	r2, [r7, #20]
 8004162:	3318      	adds	r3, #24
 8004164:	443b      	add	r3, r7
 8004166:	2200      	movs	r2, #0
 8004168:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index] = 0x00;
 800416c:	f107 020c 	add.w	r2, r7, #12
 8004170:	697b      	ldr	r3, [r7, #20]
 8004172:	4413      	add	r3, r2
 8004174:	2200      	movs	r2, #0
 8004176:	701a      	strb	r2, [r3, #0]
    sendCan(MOTOR114_REQ_ID, buf, 8, 0);
 8004178:	f107 010c 	add.w	r1, r7, #12
 800417c:	2300      	movs	r3, #0
 800417e:	2208      	movs	r2, #8
 8004180:	f240 6001 	movw	r0, #1537	; 0x601
 8004184:	f7ff f8be 	bl	8003304 <sendCan>
//    can->sendMsg(MOTOR114_REQ_ID,buf,false);
//    ThisThread::sleep_for(100);
    HAL_Delay(100);
 8004188:	2064      	movs	r0, #100	; 0x64
 800418a:	f001 fa25 	bl	80055d8 <HAL_Delay>
}
 800418e:	bf00      	nop
 8004190:	3718      	adds	r7, #24
 8004192:	46bd      	mov	sp, r7
 8004194:	bd80      	pop	{r7, pc}

08004196 <settingMaxRPM>:

void settingMaxRPM(int16_t rpm)
{
 8004196:	b580      	push	{r7, lr}
 8004198:	b086      	sub	sp, #24
 800419a:	af00      	add	r7, sp, #0
 800419c:	4603      	mov	r3, r0
 800419e:	80fb      	strh	r3, [r7, #6]
    char buf[8];
    int index = 0;
 80041a0:	2300      	movs	r3, #0
 80041a2:	617b      	str	r3, [r7, #20]
    buf[index++] = 0x2b;
 80041a4:	697b      	ldr	r3, [r7, #20]
 80041a6:	1c5a      	adds	r2, r3, #1
 80041a8:	617a      	str	r2, [r7, #20]
 80041aa:	3318      	adds	r3, #24
 80041ac:	443b      	add	r3, r7
 80041ae:	222b      	movs	r2, #43	; 0x2b
 80041b0:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x08;
 80041b4:	697b      	ldr	r3, [r7, #20]
 80041b6:	1c5a      	adds	r2, r3, #1
 80041b8:	617a      	str	r2, [r7, #20]
 80041ba:	3318      	adds	r3, #24
 80041bc:	443b      	add	r3, r7
 80041be:	2208      	movs	r2, #8
 80041c0:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x20;
 80041c4:	697b      	ldr	r3, [r7, #20]
 80041c6:	1c5a      	adds	r2, r3, #1
 80041c8:	617a      	str	r2, [r7, #20]
 80041ca:	3318      	adds	r3, #24
 80041cc:	443b      	add	r3, r7
 80041ce:	2220      	movs	r2, #32
 80041d0:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x00;
 80041d4:	697b      	ldr	r3, [r7, #20]
 80041d6:	1c5a      	adds	r2, r3, #1
 80041d8:	617a      	str	r2, [r7, #20]
 80041da:	3318      	adds	r3, #24
 80041dc:	443b      	add	r3, r7
 80041de:	2200      	movs	r2, #0
 80041e0:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = (rpm & 0xff);
 80041e4:	697b      	ldr	r3, [r7, #20]
 80041e6:	1c5a      	adds	r2, r3, #1
 80041e8:	617a      	str	r2, [r7, #20]
 80041ea:	88fa      	ldrh	r2, [r7, #6]
 80041ec:	b2d2      	uxtb	r2, r2
 80041ee:	3318      	adds	r3, #24
 80041f0:	443b      	add	r3, r7
 80041f2:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = (rpm>>8) & 0xff;
 80041f6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80041fa:	121b      	asrs	r3, r3, #8
 80041fc:	b219      	sxth	r1, r3
 80041fe:	697b      	ldr	r3, [r7, #20]
 8004200:	1c5a      	adds	r2, r3, #1
 8004202:	617a      	str	r2, [r7, #20]
 8004204:	b2ca      	uxtb	r2, r1
 8004206:	3318      	adds	r3, #24
 8004208:	443b      	add	r3, r7
 800420a:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x00;
 800420e:	697b      	ldr	r3, [r7, #20]
 8004210:	1c5a      	adds	r2, r3, #1
 8004212:	617a      	str	r2, [r7, #20]
 8004214:	3318      	adds	r3, #24
 8004216:	443b      	add	r3, r7
 8004218:	2200      	movs	r2, #0
 800421a:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index] = 0x00;
 800421e:	f107 020c 	add.w	r2, r7, #12
 8004222:	697b      	ldr	r3, [r7, #20]
 8004224:	4413      	add	r3, r2
 8004226:	2200      	movs	r2, #0
 8004228:	701a      	strb	r2, [r3, #0]
    sendCan(MOTOR114_REQ_ID, buf, 8, 0);
 800422a:	f107 010c 	add.w	r1, r7, #12
 800422e:	2300      	movs	r3, #0
 8004230:	2208      	movs	r2, #8
 8004232:	f240 6001 	movw	r0, #1537	; 0x601
 8004236:	f7ff f865 	bl	8003304 <sendCan>
//    can->sendMsg(MOTOR114_REQ_ID,buf,false);
//    ThisThread::sleep_for(100);
    HAL_Delay(100);
 800423a:	2064      	movs	r0, #100	; 0x64
 800423c:	f001 f9cc 	bl	80055d8 <HAL_Delay>
}
 8004240:	bf00      	nop
 8004242:	3718      	adds	r7, #24
 8004244:	46bd      	mov	sp, r7
 8004246:	bd80      	pop	{r7, pc}

08004248 <settingRatedCurrent>:

void settingRatedCurrent(double curr)
{
 8004248:	b580      	push	{r7, lr}
 800424a:	b086      	sub	sp, #24
 800424c:	af00      	add	r7, sp, #0
 800424e:	ed87 0b00 	vstr	d0, [r7]
    char buf[8];
    for(int i=0;i<2;i++)
 8004252:	2300      	movs	r3, #0
 8004254:	617b      	str	r3, [r7, #20]
 8004256:	e05e      	b.n	8004316 <settingRatedCurrent+0xce>
    {
        int index = 0;
 8004258:	2300      	movs	r3, #0
 800425a:	613b      	str	r3, [r7, #16]
        buf[index++] = 0x2b;
 800425c:	693b      	ldr	r3, [r7, #16]
 800425e:	1c5a      	adds	r2, r3, #1
 8004260:	613a      	str	r2, [r7, #16]
 8004262:	3318      	adds	r3, #24
 8004264:	443b      	add	r3, r7
 8004266:	222b      	movs	r2, #43	; 0x2b
 8004268:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x14;
 800426c:	693b      	ldr	r3, [r7, #16]
 800426e:	1c5a      	adds	r2, r3, #1
 8004270:	613a      	str	r2, [r7, #16]
 8004272:	3318      	adds	r3, #24
 8004274:	443b      	add	r3, r7
 8004276:	2214      	movs	r2, #20
 8004278:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x20;
 800427c:	693b      	ldr	r3, [r7, #16]
 800427e:	1c5a      	adds	r2, r3, #1
 8004280:	613a      	str	r2, [r7, #16]
 8004282:	3318      	adds	r3, #24
 8004284:	443b      	add	r3, r7
 8004286:	2220      	movs	r2, #32
 8004288:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = i+1;
 800428c:	697b      	ldr	r3, [r7, #20]
 800428e:	b2da      	uxtb	r2, r3
 8004290:	693b      	ldr	r3, [r7, #16]
 8004292:	1c59      	adds	r1, r3, #1
 8004294:	6139      	str	r1, [r7, #16]
 8004296:	3201      	adds	r2, #1
 8004298:	b2d2      	uxtb	r2, r2
 800429a:	3318      	adds	r3, #24
 800429c:	443b      	add	r3, r7
 800429e:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = (int)(curr*10);
 80042a2:	f04f 0200 	mov.w	r2, #0
 80042a6:	4b20      	ldr	r3, [pc, #128]	; (8004328 <settingRatedCurrent+0xe0>)
 80042a8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80042ac:	f7fc f9c4 	bl	8000638 <__aeabi_dmul>
 80042b0:	4602      	mov	r2, r0
 80042b2:	460b      	mov	r3, r1
 80042b4:	4610      	mov	r0, r2
 80042b6:	4619      	mov	r1, r3
 80042b8:	f7fc fc6e 	bl	8000b98 <__aeabi_d2iz>
 80042bc:	4601      	mov	r1, r0
 80042be:	693b      	ldr	r3, [r7, #16]
 80042c0:	1c5a      	adds	r2, r3, #1
 80042c2:	613a      	str	r2, [r7, #16]
 80042c4:	b2ca      	uxtb	r2, r1
 80042c6:	3318      	adds	r3, #24
 80042c8:	443b      	add	r3, r7
 80042ca:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x00;
 80042ce:	693b      	ldr	r3, [r7, #16]
 80042d0:	1c5a      	adds	r2, r3, #1
 80042d2:	613a      	str	r2, [r7, #16]
 80042d4:	3318      	adds	r3, #24
 80042d6:	443b      	add	r3, r7
 80042d8:	2200      	movs	r2, #0
 80042da:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x00;
 80042de:	693b      	ldr	r3, [r7, #16]
 80042e0:	1c5a      	adds	r2, r3, #1
 80042e2:	613a      	str	r2, [r7, #16]
 80042e4:	3318      	adds	r3, #24
 80042e6:	443b      	add	r3, r7
 80042e8:	2200      	movs	r2, #0
 80042ea:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index] = 0x00;
 80042ee:	f107 0208 	add.w	r2, r7, #8
 80042f2:	693b      	ldr	r3, [r7, #16]
 80042f4:	4413      	add	r3, r2
 80042f6:	2200      	movs	r2, #0
 80042f8:	701a      	strb	r2, [r3, #0]
        sendCan(MOTOR114_REQ_ID, buf, 8, 0);
 80042fa:	f107 0108 	add.w	r1, r7, #8
 80042fe:	2300      	movs	r3, #0
 8004300:	2208      	movs	r2, #8
 8004302:	f240 6001 	movw	r0, #1537	; 0x601
 8004306:	f7fe fffd 	bl	8003304 <sendCan>
//        can->sendMsg(MOTOR114_REQ_ID,buf,false);
//        ThisThread::sleep_for(100);
        HAL_Delay(100);
 800430a:	2064      	movs	r0, #100	; 0x64
 800430c:	f001 f964 	bl	80055d8 <HAL_Delay>
    for(int i=0;i<2;i++)
 8004310:	697b      	ldr	r3, [r7, #20]
 8004312:	3301      	adds	r3, #1
 8004314:	617b      	str	r3, [r7, #20]
 8004316:	697b      	ldr	r3, [r7, #20]
 8004318:	2b01      	cmp	r3, #1
 800431a:	dd9d      	ble.n	8004258 <settingRatedCurrent+0x10>
    }
}
 800431c:	bf00      	nop
 800431e:	bf00      	nop
 8004320:	3718      	adds	r7, #24
 8004322:	46bd      	mov	sp, r7
 8004324:	bd80      	pop	{r7, pc}
 8004326:	bf00      	nop
 8004328:	40240000 	.word	0x40240000

0800432c <settingMaxCurrent>:

void settingMaxCurrent(double curr)
{
 800432c:	b580      	push	{r7, lr}
 800432e:	b086      	sub	sp, #24
 8004330:	af00      	add	r7, sp, #0
 8004332:	ed87 0b00 	vstr	d0, [r7]
    char buf[8];
    for(int i=0;i<2;i++)
 8004336:	2300      	movs	r3, #0
 8004338:	617b      	str	r3, [r7, #20]
 800433a:	e05e      	b.n	80043fa <settingMaxCurrent+0xce>
    {
        int index = 0;
 800433c:	2300      	movs	r3, #0
 800433e:	613b      	str	r3, [r7, #16]
        buf[index++] = 0x2b;
 8004340:	693b      	ldr	r3, [r7, #16]
 8004342:	1c5a      	adds	r2, r3, #1
 8004344:	613a      	str	r2, [r7, #16]
 8004346:	3318      	adds	r3, #24
 8004348:	443b      	add	r3, r7
 800434a:	222b      	movs	r2, #43	; 0x2b
 800434c:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x15;
 8004350:	693b      	ldr	r3, [r7, #16]
 8004352:	1c5a      	adds	r2, r3, #1
 8004354:	613a      	str	r2, [r7, #16]
 8004356:	3318      	adds	r3, #24
 8004358:	443b      	add	r3, r7
 800435a:	2215      	movs	r2, #21
 800435c:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x20;
 8004360:	693b      	ldr	r3, [r7, #16]
 8004362:	1c5a      	adds	r2, r3, #1
 8004364:	613a      	str	r2, [r7, #16]
 8004366:	3318      	adds	r3, #24
 8004368:	443b      	add	r3, r7
 800436a:	2220      	movs	r2, #32
 800436c:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = i+1;
 8004370:	697b      	ldr	r3, [r7, #20]
 8004372:	b2da      	uxtb	r2, r3
 8004374:	693b      	ldr	r3, [r7, #16]
 8004376:	1c59      	adds	r1, r3, #1
 8004378:	6139      	str	r1, [r7, #16]
 800437a:	3201      	adds	r2, #1
 800437c:	b2d2      	uxtb	r2, r2
 800437e:	3318      	adds	r3, #24
 8004380:	443b      	add	r3, r7
 8004382:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = (int)(curr*10);
 8004386:	f04f 0200 	mov.w	r2, #0
 800438a:	4b20      	ldr	r3, [pc, #128]	; (800440c <settingMaxCurrent+0xe0>)
 800438c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004390:	f7fc f952 	bl	8000638 <__aeabi_dmul>
 8004394:	4602      	mov	r2, r0
 8004396:	460b      	mov	r3, r1
 8004398:	4610      	mov	r0, r2
 800439a:	4619      	mov	r1, r3
 800439c:	f7fc fbfc 	bl	8000b98 <__aeabi_d2iz>
 80043a0:	4601      	mov	r1, r0
 80043a2:	693b      	ldr	r3, [r7, #16]
 80043a4:	1c5a      	adds	r2, r3, #1
 80043a6:	613a      	str	r2, [r7, #16]
 80043a8:	b2ca      	uxtb	r2, r1
 80043aa:	3318      	adds	r3, #24
 80043ac:	443b      	add	r3, r7
 80043ae:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x00;
 80043b2:	693b      	ldr	r3, [r7, #16]
 80043b4:	1c5a      	adds	r2, r3, #1
 80043b6:	613a      	str	r2, [r7, #16]
 80043b8:	3318      	adds	r3, #24
 80043ba:	443b      	add	r3, r7
 80043bc:	2200      	movs	r2, #0
 80043be:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x00;
 80043c2:	693b      	ldr	r3, [r7, #16]
 80043c4:	1c5a      	adds	r2, r3, #1
 80043c6:	613a      	str	r2, [r7, #16]
 80043c8:	3318      	adds	r3, #24
 80043ca:	443b      	add	r3, r7
 80043cc:	2200      	movs	r2, #0
 80043ce:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index] = 0x00;
 80043d2:	f107 0208 	add.w	r2, r7, #8
 80043d6:	693b      	ldr	r3, [r7, #16]
 80043d8:	4413      	add	r3, r2
 80043da:	2200      	movs	r2, #0
 80043dc:	701a      	strb	r2, [r3, #0]
        sendCan(MOTOR114_REQ_ID, buf, 8, 0);
 80043de:	f107 0108 	add.w	r1, r7, #8
 80043e2:	2300      	movs	r3, #0
 80043e4:	2208      	movs	r2, #8
 80043e6:	f240 6001 	movw	r0, #1537	; 0x601
 80043ea:	f7fe ff8b 	bl	8003304 <sendCan>
//        can->sendMsg(MOTOR114_REQ_ID,buf,false);
//        ThisThread::sleep_for(100);
        HAL_Delay(100);
 80043ee:	2064      	movs	r0, #100	; 0x64
 80043f0:	f001 f8f2 	bl	80055d8 <HAL_Delay>
    for(int i=0;i<2;i++)
 80043f4:	697b      	ldr	r3, [r7, #20]
 80043f6:	3301      	adds	r3, #1
 80043f8:	617b      	str	r3, [r7, #20]
 80043fa:	697b      	ldr	r3, [r7, #20]
 80043fc:	2b01      	cmp	r3, #1
 80043fe:	dd9d      	ble.n	800433c <settingMaxCurrent+0x10>
    }
}
 8004400:	bf00      	nop
 8004402:	bf00      	nop
 8004404:	3718      	adds	r7, #24
 8004406:	46bd      	mov	sp, r7
 8004408:	bd80      	pop	{r7, pc}
 800440a:	bf00      	nop
 800440c:	40240000 	.word	0x40240000

08004410 <settingHallOffset>:

void settingHallOffset(int16_t degree)
{
 8004410:	b580      	push	{r7, lr}
 8004412:	b086      	sub	sp, #24
 8004414:	af00      	add	r7, sp, #0
 8004416:	4603      	mov	r3, r0
 8004418:	80fb      	strh	r3, [r7, #6]
    char buf[8];
    for(int i=0;i<2;i++)
 800441a:	2300      	movs	r3, #0
 800441c:	617b      	str	r3, [r7, #20]
 800441e:	e055      	b.n	80044cc <settingHallOffset+0xbc>
    {
        int index = 0;
 8004420:	2300      	movs	r3, #0
 8004422:	613b      	str	r3, [r7, #16]
        buf[index++] = 0x2b;
 8004424:	693b      	ldr	r3, [r7, #16]
 8004426:	1c5a      	adds	r2, r3, #1
 8004428:	613a      	str	r2, [r7, #16]
 800442a:	3318      	adds	r3, #24
 800442c:	443b      	add	r3, r7
 800442e:	222b      	movs	r2, #43	; 0x2b
 8004430:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x11;
 8004434:	693b      	ldr	r3, [r7, #16]
 8004436:	1c5a      	adds	r2, r3, #1
 8004438:	613a      	str	r2, [r7, #16]
 800443a:	3318      	adds	r3, #24
 800443c:	443b      	add	r3, r7
 800443e:	2211      	movs	r2, #17
 8004440:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x20;
 8004444:	693b      	ldr	r3, [r7, #16]
 8004446:	1c5a      	adds	r2, r3, #1
 8004448:	613a      	str	r2, [r7, #16]
 800444a:	3318      	adds	r3, #24
 800444c:	443b      	add	r3, r7
 800444e:	2220      	movs	r2, #32
 8004450:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = i+1;
 8004454:	697b      	ldr	r3, [r7, #20]
 8004456:	b2da      	uxtb	r2, r3
 8004458:	693b      	ldr	r3, [r7, #16]
 800445a:	1c59      	adds	r1, r3, #1
 800445c:	6139      	str	r1, [r7, #16]
 800445e:	3201      	adds	r2, #1
 8004460:	b2d2      	uxtb	r2, r2
 8004462:	3318      	adds	r3, #24
 8004464:	443b      	add	r3, r7
 8004466:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = (degree & 0xff);
 800446a:	693b      	ldr	r3, [r7, #16]
 800446c:	1c5a      	adds	r2, r3, #1
 800446e:	613a      	str	r2, [r7, #16]
 8004470:	88fa      	ldrh	r2, [r7, #6]
 8004472:	b2d2      	uxtb	r2, r2
 8004474:	3318      	adds	r3, #24
 8004476:	443b      	add	r3, r7
 8004478:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = (degree>>8) & 0xff;
 800447c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004480:	121b      	asrs	r3, r3, #8
 8004482:	b219      	sxth	r1, r3
 8004484:	693b      	ldr	r3, [r7, #16]
 8004486:	1c5a      	adds	r2, r3, #1
 8004488:	613a      	str	r2, [r7, #16]
 800448a:	b2ca      	uxtb	r2, r1
 800448c:	3318      	adds	r3, #24
 800448e:	443b      	add	r3, r7
 8004490:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x00;
 8004494:	693b      	ldr	r3, [r7, #16]
 8004496:	1c5a      	adds	r2, r3, #1
 8004498:	613a      	str	r2, [r7, #16]
 800449a:	3318      	adds	r3, #24
 800449c:	443b      	add	r3, r7
 800449e:	2200      	movs	r2, #0
 80044a0:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index] = 0x00;
 80044a4:	f107 0208 	add.w	r2, r7, #8
 80044a8:	693b      	ldr	r3, [r7, #16]
 80044aa:	4413      	add	r3, r2
 80044ac:	2200      	movs	r2, #0
 80044ae:	701a      	strb	r2, [r3, #0]
        sendCan(MOTOR114_REQ_ID, buf, 8, 0);
 80044b0:	f107 0108 	add.w	r1, r7, #8
 80044b4:	2300      	movs	r3, #0
 80044b6:	2208      	movs	r2, #8
 80044b8:	f240 6001 	movw	r0, #1537	; 0x601
 80044bc:	f7fe ff22 	bl	8003304 <sendCan>
//        can->sendMsg(MOTOR114_REQ_ID,buf,false);
//        ThisThread::sleep_for(100);
        HAL_Delay(100);
 80044c0:	2064      	movs	r0, #100	; 0x64
 80044c2:	f001 f889 	bl	80055d8 <HAL_Delay>
    for(int i=0;i<2;i++)
 80044c6:	697b      	ldr	r3, [r7, #20]
 80044c8:	3301      	adds	r3, #1
 80044ca:	617b      	str	r3, [r7, #20]
 80044cc:	697b      	ldr	r3, [r7, #20]
 80044ce:	2b01      	cmp	r3, #1
 80044d0:	dda6      	ble.n	8004420 <settingHallOffset+0x10>
    }
}
 80044d2:	bf00      	nop
 80044d4:	bf00      	nop
 80044d6:	3718      	adds	r7, #24
 80044d8:	46bd      	mov	sp, r7
 80044da:	bd80      	pop	{r7, pc}

080044dc <save>:

void save()
{
 80044dc:	b580      	push	{r7, lr}
 80044de:	b084      	sub	sp, #16
 80044e0:	af00      	add	r7, sp, #0
    char buf[8];
    int index = 0;
 80044e2:	2300      	movs	r3, #0
 80044e4:	60fb      	str	r3, [r7, #12]
    buf[index++] = 0x2b;
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	1c5a      	adds	r2, r3, #1
 80044ea:	60fa      	str	r2, [r7, #12]
 80044ec:	3310      	adds	r3, #16
 80044ee:	443b      	add	r3, r7
 80044f0:	222b      	movs	r2, #43	; 0x2b
 80044f2:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x10;
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	1c5a      	adds	r2, r3, #1
 80044fa:	60fa      	str	r2, [r7, #12]
 80044fc:	3310      	adds	r3, #16
 80044fe:	443b      	add	r3, r7
 8004500:	2210      	movs	r2, #16
 8004502:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x20;
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	1c5a      	adds	r2, r3, #1
 800450a:	60fa      	str	r2, [r7, #12]
 800450c:	3310      	adds	r3, #16
 800450e:	443b      	add	r3, r7
 8004510:	2220      	movs	r2, #32
 8004512:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x00;
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	1c5a      	adds	r2, r3, #1
 800451a:	60fa      	str	r2, [r7, #12]
 800451c:	3310      	adds	r3, #16
 800451e:	443b      	add	r3, r7
 8004520:	2200      	movs	r2, #0
 8004522:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x01;
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	1c5a      	adds	r2, r3, #1
 800452a:	60fa      	str	r2, [r7, #12]
 800452c:	3310      	adds	r3, #16
 800452e:	443b      	add	r3, r7
 8004530:	2201      	movs	r2, #1
 8004532:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] =  0x00;
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	1c5a      	adds	r2, r3, #1
 800453a:	60fa      	str	r2, [r7, #12]
 800453c:	3310      	adds	r3, #16
 800453e:	443b      	add	r3, r7
 8004540:	2200      	movs	r2, #0
 8004542:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x00;
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	1c5a      	adds	r2, r3, #1
 800454a:	60fa      	str	r2, [r7, #12]
 800454c:	3310      	adds	r3, #16
 800454e:	443b      	add	r3, r7
 8004550:	2200      	movs	r2, #0
 8004552:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index] = 0x00;
 8004556:	1d3a      	adds	r2, r7, #4
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	4413      	add	r3, r2
 800455c:	2200      	movs	r2, #0
 800455e:	701a      	strb	r2, [r3, #0]
    index = 0;
 8004560:	2300      	movs	r3, #0
 8004562:	60fb      	str	r3, [r7, #12]
    sendCan(MOTOR114_REQ_ID, buf, 8, 0);
 8004564:	1d39      	adds	r1, r7, #4
 8004566:	2300      	movs	r3, #0
 8004568:	2208      	movs	r2, #8
 800456a:	f240 6001 	movw	r0, #1537	; 0x601
 800456e:	f7fe fec9 	bl	8003304 <sendCan>
//    can->sendMsg(MOTOR114_REQ_ID,buf,false);
//    ThisThread::sleep_for(100);
    HAL_Delay(100);
 8004572:	2064      	movs	r0, #100	; 0x64
 8004574:	f001 f830 	bl	80055d8 <HAL_Delay>
}
 8004578:	bf00      	nop
 800457a:	3710      	adds	r7, #16
 800457c:	46bd      	mov	sp, r7
 800457e:	bd80      	pop	{r7, pc}

08004580 <startMotor>:



void startMotor()
{
 8004580:	b580      	push	{r7, lr}
 8004582:	af00      	add	r7, sp, #0
    enable();
 8004584:	f000 f806 	bl	8004594 <enable>
    velocityMode();
 8004588:	f7ff fc45 	bl	8003e16 <velocityMode>
    synchronousMode();
 800458c:	f7ff fc93 	bl	8003eb6 <synchronousMode>
}
 8004590:	bf00      	nop
 8004592:	bd80      	pop	{r7, pc}

08004594 <enable>:

void enable()
{
 8004594:	b580      	push	{r7, lr}
 8004596:	b086      	sub	sp, #24
 8004598:	af00      	add	r7, sp, #0
    char buf[8];
    char seq[4] = {0x00,0x06,0x07,0x0f};
 800459a:	4b2f      	ldr	r3, [pc, #188]	; (8004658 <enable+0xc4>)
 800459c:	607b      	str	r3, [r7, #4]
    for(int i =0;i<4;i++)
 800459e:	2300      	movs	r3, #0
 80045a0:	617b      	str	r3, [r7, #20]
 80045a2:	e050      	b.n	8004646 <enable+0xb2>
    {
        int index = 0;
 80045a4:	2300      	movs	r3, #0
 80045a6:	613b      	str	r3, [r7, #16]
        buf[index++] = 0x2b;
 80045a8:	693b      	ldr	r3, [r7, #16]
 80045aa:	1c5a      	adds	r2, r3, #1
 80045ac:	613a      	str	r2, [r7, #16]
 80045ae:	3318      	adds	r3, #24
 80045b0:	443b      	add	r3, r7
 80045b2:	222b      	movs	r2, #43	; 0x2b
 80045b4:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x40;
 80045b8:	693b      	ldr	r3, [r7, #16]
 80045ba:	1c5a      	adds	r2, r3, #1
 80045bc:	613a      	str	r2, [r7, #16]
 80045be:	3318      	adds	r3, #24
 80045c0:	443b      	add	r3, r7
 80045c2:	2240      	movs	r2, #64	; 0x40
 80045c4:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x60;
 80045c8:	693b      	ldr	r3, [r7, #16]
 80045ca:	1c5a      	adds	r2, r3, #1
 80045cc:	613a      	str	r2, [r7, #16]
 80045ce:	3318      	adds	r3, #24
 80045d0:	443b      	add	r3, r7
 80045d2:	2260      	movs	r2, #96	; 0x60
 80045d4:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x00;
 80045d8:	693b      	ldr	r3, [r7, #16]
 80045da:	1c5a      	adds	r2, r3, #1
 80045dc:	613a      	str	r2, [r7, #16]
 80045de:	3318      	adds	r3, #24
 80045e0:	443b      	add	r3, r7
 80045e2:	2200      	movs	r2, #0
 80045e4:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = seq[i];
 80045e8:	693b      	ldr	r3, [r7, #16]
 80045ea:	1c5a      	adds	r2, r3, #1
 80045ec:	613a      	str	r2, [r7, #16]
 80045ee:	1d39      	adds	r1, r7, #4
 80045f0:	697a      	ldr	r2, [r7, #20]
 80045f2:	440a      	add	r2, r1
 80045f4:	7812      	ldrb	r2, [r2, #0]
 80045f6:	3318      	adds	r3, #24
 80045f8:	443b      	add	r3, r7
 80045fa:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x00;
 80045fe:	693b      	ldr	r3, [r7, #16]
 8004600:	1c5a      	adds	r2, r3, #1
 8004602:	613a      	str	r2, [r7, #16]
 8004604:	3318      	adds	r3, #24
 8004606:	443b      	add	r3, r7
 8004608:	2200      	movs	r2, #0
 800460a:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x00;
 800460e:	693b      	ldr	r3, [r7, #16]
 8004610:	1c5a      	adds	r2, r3, #1
 8004612:	613a      	str	r2, [r7, #16]
 8004614:	3318      	adds	r3, #24
 8004616:	443b      	add	r3, r7
 8004618:	2200      	movs	r2, #0
 800461a:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index] = 0x00;
 800461e:	f107 0208 	add.w	r2, r7, #8
 8004622:	693b      	ldr	r3, [r7, #16]
 8004624:	4413      	add	r3, r2
 8004626:	2200      	movs	r2, #0
 8004628:	701a      	strb	r2, [r3, #0]
        sendCan(MOTOR114_REQ_ID, buf, 8, 0);
 800462a:	f107 0108 	add.w	r1, r7, #8
 800462e:	2300      	movs	r3, #0
 8004630:	2208      	movs	r2, #8
 8004632:	f240 6001 	movw	r0, #1537	; 0x601
 8004636:	f7fe fe65 	bl	8003304 <sendCan>
//        can->sendMsg(MOTOR114_REQ_ID,buf,false);
//        ThisThread::sleep_for(100);
        HAL_Delay(100);
 800463a:	2064      	movs	r0, #100	; 0x64
 800463c:	f000 ffcc 	bl	80055d8 <HAL_Delay>
    for(int i =0;i<4;i++)
 8004640:	697b      	ldr	r3, [r7, #20]
 8004642:	3301      	adds	r3, #1
 8004644:	617b      	str	r3, [r7, #20]
 8004646:	697b      	ldr	r3, [r7, #20]
 8004648:	2b03      	cmp	r3, #3
 800464a:	ddab      	ble.n	80045a4 <enable+0x10>
    }
}
 800464c:	bf00      	nop
 800464e:	bf00      	nop
 8004650:	3718      	adds	r7, #24
 8004652:	46bd      	mov	sp, r7
 8004654:	bd80      	pop	{r7, pc}
 8004656:	bf00      	nop
 8004658:	0f070600 	.word	0x0f070600

0800465c <disable>:

void disable()
{
 800465c:	b580      	push	{r7, lr}
 800465e:	b084      	sub	sp, #16
 8004660:	af00      	add	r7, sp, #0
    char buf[8];
    int index = 0;
 8004662:	2300      	movs	r3, #0
 8004664:	60fb      	str	r3, [r7, #12]
    buf[index++] = 0x2b;
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	1c5a      	adds	r2, r3, #1
 800466a:	60fa      	str	r2, [r7, #12]
 800466c:	3310      	adds	r3, #16
 800466e:	443b      	add	r3, r7
 8004670:	222b      	movs	r2, #43	; 0x2b
 8004672:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x40;
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	1c5a      	adds	r2, r3, #1
 800467a:	60fa      	str	r2, [r7, #12]
 800467c:	3310      	adds	r3, #16
 800467e:	443b      	add	r3, r7
 8004680:	2240      	movs	r2, #64	; 0x40
 8004682:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x60;
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	1c5a      	adds	r2, r3, #1
 800468a:	60fa      	str	r2, [r7, #12]
 800468c:	3310      	adds	r3, #16
 800468e:	443b      	add	r3, r7
 8004690:	2260      	movs	r2, #96	; 0x60
 8004692:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x00;
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	1c5a      	adds	r2, r3, #1
 800469a:	60fa      	str	r2, [r7, #12]
 800469c:	3310      	adds	r3, #16
 800469e:	443b      	add	r3, r7
 80046a0:	2200      	movs	r2, #0
 80046a2:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x00;
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	1c5a      	adds	r2, r3, #1
 80046aa:	60fa      	str	r2, [r7, #12]
 80046ac:	3310      	adds	r3, #16
 80046ae:	443b      	add	r3, r7
 80046b0:	2200      	movs	r2, #0
 80046b2:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] =  0x00;
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	1c5a      	adds	r2, r3, #1
 80046ba:	60fa      	str	r2, [r7, #12]
 80046bc:	3310      	adds	r3, #16
 80046be:	443b      	add	r3, r7
 80046c0:	2200      	movs	r2, #0
 80046c2:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x00;
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	1c5a      	adds	r2, r3, #1
 80046ca:	60fa      	str	r2, [r7, #12]
 80046cc:	3310      	adds	r3, #16
 80046ce:	443b      	add	r3, r7
 80046d0:	2200      	movs	r2, #0
 80046d2:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index] = 0x00;
 80046d6:	1d3a      	adds	r2, r7, #4
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	4413      	add	r3, r2
 80046dc:	2200      	movs	r2, #0
 80046de:	701a      	strb	r2, [r3, #0]
    index = 0;
 80046e0:	2300      	movs	r3, #0
 80046e2:	60fb      	str	r3, [r7, #12]
    sendCan(MOTOR114_REQ_ID, buf, 8, 0);
 80046e4:	1d39      	adds	r1, r7, #4
 80046e6:	2300      	movs	r3, #0
 80046e8:	2208      	movs	r2, #8
 80046ea:	f240 6001 	movw	r0, #1537	; 0x601
 80046ee:	f7fe fe09 	bl	8003304 <sendCan>
//    can->sendMsg(MOTOR114_REQ_ID,buf,false);
//    ThisThread::sleep_for(100);
    HAL_Delay(100);
 80046f2:	2064      	movs	r0, #100	; 0x64
 80046f4:	f000 ff70 	bl	80055d8 <HAL_Delay>
}
 80046f8:	bf00      	nop
 80046fa:	3710      	adds	r7, #16
 80046fc:	46bd      	mov	sp, r7
 80046fe:	bd80      	pop	{r7, pc}

08004700 <reset>:

void reset()
{
 8004700:	b580      	push	{r7, lr}
 8004702:	b084      	sub	sp, #16
 8004704:	af00      	add	r7, sp, #0
    char buf[8];
    int index = 0;
 8004706:	2300      	movs	r3, #0
 8004708:	60fb      	str	r3, [r7, #12]
    buf[index++] = 0x2b;
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	1c5a      	adds	r2, r3, #1
 800470e:	60fa      	str	r2, [r7, #12]
 8004710:	3310      	adds	r3, #16
 8004712:	443b      	add	r3, r7
 8004714:	222b      	movs	r2, #43	; 0x2b
 8004716:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x40;
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	1c5a      	adds	r2, r3, #1
 800471e:	60fa      	str	r2, [r7, #12]
 8004720:	3310      	adds	r3, #16
 8004722:	443b      	add	r3, r7
 8004724:	2240      	movs	r2, #64	; 0x40
 8004726:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x60;
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	1c5a      	adds	r2, r3, #1
 800472e:	60fa      	str	r2, [r7, #12]
 8004730:	3310      	adds	r3, #16
 8004732:	443b      	add	r3, r7
 8004734:	2260      	movs	r2, #96	; 0x60
 8004736:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x00;
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	1c5a      	adds	r2, r3, #1
 800473e:	60fa      	str	r2, [r7, #12]
 8004740:	3310      	adds	r3, #16
 8004742:	443b      	add	r3, r7
 8004744:	2200      	movs	r2, #0
 8004746:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x80;
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	1c5a      	adds	r2, r3, #1
 800474e:	60fa      	str	r2, [r7, #12]
 8004750:	3310      	adds	r3, #16
 8004752:	443b      	add	r3, r7
 8004754:	2280      	movs	r2, #128	; 0x80
 8004756:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x00;
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	1c5a      	adds	r2, r3, #1
 800475e:	60fa      	str	r2, [r7, #12]
 8004760:	3310      	adds	r3, #16
 8004762:	443b      	add	r3, r7
 8004764:	2200      	movs	r2, #0
 8004766:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x00;
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	1c5a      	adds	r2, r3, #1
 800476e:	60fa      	str	r2, [r7, #12]
 8004770:	3310      	adds	r3, #16
 8004772:	443b      	add	r3, r7
 8004774:	2200      	movs	r2, #0
 8004776:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index] = 0x00;
 800477a:	1d3a      	adds	r2, r7, #4
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	4413      	add	r3, r2
 8004780:	2200      	movs	r2, #0
 8004782:	701a      	strb	r2, [r3, #0]
    sendCan(MOTOR114_REQ_ID, buf, 8, 0);
 8004784:	1d39      	adds	r1, r7, #4
 8004786:	2300      	movs	r3, #0
 8004788:	2208      	movs	r2, #8
 800478a:	f240 6001 	movw	r0, #1537	; 0x601
 800478e:	f7fe fdb9 	bl	8003304 <sendCan>
//    can->sendMsg(MOTOR114_REQ_ID,buf,false);
//    ThisThread::sleep_for(100);
    HAL_Delay(100);
 8004792:	2064      	movs	r0, #100	; 0x64
 8004794:	f000 ff20 	bl	80055d8 <HAL_Delay>
}
 8004798:	bf00      	nop
 800479a:	3710      	adds	r7, #16
 800479c:	46bd      	mov	sp, r7
 800479e:	bd80      	pop	{r7, pc}

080047a0 <reqEnc>:

void reqEnc()
{
 80047a0:	b580      	push	{r7, lr}
 80047a2:	b084      	sub	sp, #16
 80047a4:	af00      	add	r7, sp, #0
    char buf[8];
    int index = 0;
 80047a6:	2300      	movs	r3, #0
 80047a8:	60fb      	str	r3, [r7, #12]
    buf[index++] = 0x40;
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	1c5a      	adds	r2, r3, #1
 80047ae:	60fa      	str	r2, [r7, #12]
 80047b0:	3310      	adds	r3, #16
 80047b2:	443b      	add	r3, r7
 80047b4:	2240      	movs	r2, #64	; 0x40
 80047b6:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x6c;
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	1c5a      	adds	r2, r3, #1
 80047be:	60fa      	str	r2, [r7, #12]
 80047c0:	3310      	adds	r3, #16
 80047c2:	443b      	add	r3, r7
 80047c4:	226c      	movs	r2, #108	; 0x6c
 80047c6:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x60;
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	1c5a      	adds	r2, r3, #1
 80047ce:	60fa      	str	r2, [r7, #12]
 80047d0:	3310      	adds	r3, #16
 80047d2:	443b      	add	r3, r7
 80047d4:	2260      	movs	r2, #96	; 0x60
 80047d6:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x03;
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	1c5a      	adds	r2, r3, #1
 80047de:	60fa      	str	r2, [r7, #12]
 80047e0:	3310      	adds	r3, #16
 80047e2:	443b      	add	r3, r7
 80047e4:	2203      	movs	r2, #3
 80047e6:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x00;
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	1c5a      	adds	r2, r3, #1
 80047ee:	60fa      	str	r2, [r7, #12]
 80047f0:	3310      	adds	r3, #16
 80047f2:	443b      	add	r3, r7
 80047f4:	2200      	movs	r2, #0
 80047f6:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x00;
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	1c5a      	adds	r2, r3, #1
 80047fe:	60fa      	str	r2, [r7, #12]
 8004800:	3310      	adds	r3, #16
 8004802:	443b      	add	r3, r7
 8004804:	2200      	movs	r2, #0
 8004806:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x00;
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	1c5a      	adds	r2, r3, #1
 800480e:	60fa      	str	r2, [r7, #12]
 8004810:	3310      	adds	r3, #16
 8004812:	443b      	add	r3, r7
 8004814:	2200      	movs	r2, #0
 8004816:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index] = 0x00;
 800481a:	1d3a      	adds	r2, r7, #4
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	4413      	add	r3, r2
 8004820:	2200      	movs	r2, #0
 8004822:	701a      	strb	r2, [r3, #0]
    sendCan(MOTOR114_REQ_ID, buf, 8, 0);
 8004824:	1d39      	adds	r1, r7, #4
 8004826:	2300      	movs	r3, #0
 8004828:	2208      	movs	r2, #8
 800482a:	f240 6001 	movw	r0, #1537	; 0x601
 800482e:	f7fe fd69 	bl	8003304 <sendCan>
//    can->sendMsg(MOTOR114_REQ_ID,buf,false);
}
 8004832:	bf00      	nop
 8004834:	3710      	adds	r7, #16
 8004836:	46bd      	mov	sp, r7
 8004838:	bd80      	pop	{r7, pc}

0800483a <reqState>:

void reqState()
{
 800483a:	b580      	push	{r7, lr}
 800483c:	b084      	sub	sp, #16
 800483e:	af00      	add	r7, sp, #0
    char buf[8];
    int index = 0;
 8004840:	2300      	movs	r3, #0
 8004842:	60fb      	str	r3, [r7, #12]
    buf[index++] = 0x40;
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	1c5a      	adds	r2, r3, #1
 8004848:	60fa      	str	r2, [r7, #12]
 800484a:	3310      	adds	r3, #16
 800484c:	443b      	add	r3, r7
 800484e:	2240      	movs	r2, #64	; 0x40
 8004850:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x3f;
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	1c5a      	adds	r2, r3, #1
 8004858:	60fa      	str	r2, [r7, #12]
 800485a:	3310      	adds	r3, #16
 800485c:	443b      	add	r3, r7
 800485e:	223f      	movs	r2, #63	; 0x3f
 8004860:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x60;
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	1c5a      	adds	r2, r3, #1
 8004868:	60fa      	str	r2, [r7, #12]
 800486a:	3310      	adds	r3, #16
 800486c:	443b      	add	r3, r7
 800486e:	2260      	movs	r2, #96	; 0x60
 8004870:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x00;
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	1c5a      	adds	r2, r3, #1
 8004878:	60fa      	str	r2, [r7, #12]
 800487a:	3310      	adds	r3, #16
 800487c:	443b      	add	r3, r7
 800487e:	2200      	movs	r2, #0
 8004880:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x00;
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	1c5a      	adds	r2, r3, #1
 8004888:	60fa      	str	r2, [r7, #12]
 800488a:	3310      	adds	r3, #16
 800488c:	443b      	add	r3, r7
 800488e:	2200      	movs	r2, #0
 8004890:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x00;
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	1c5a      	adds	r2, r3, #1
 8004898:	60fa      	str	r2, [r7, #12]
 800489a:	3310      	adds	r3, #16
 800489c:	443b      	add	r3, r7
 800489e:	2200      	movs	r2, #0
 80048a0:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x00;
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	1c5a      	adds	r2, r3, #1
 80048a8:	60fa      	str	r2, [r7, #12]
 80048aa:	3310      	adds	r3, #16
 80048ac:	443b      	add	r3, r7
 80048ae:	2200      	movs	r2, #0
 80048b0:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index] = 0x00;
 80048b4:	1d3a      	adds	r2, r7, #4
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	4413      	add	r3, r2
 80048ba:	2200      	movs	r2, #0
 80048bc:	701a      	strb	r2, [r3, #0]
    sendCan(MOTOR114_REQ_ID, buf, 8, 0);
 80048be:	1d39      	adds	r1, r7, #4
 80048c0:	2300      	movs	r3, #0
 80048c2:	2208      	movs	r2, #8
 80048c4:	f240 6001 	movw	r0, #1537	; 0x601
 80048c8:	f7fe fd1c 	bl	8003304 <sendCan>
//    can->sendMsg(MOTOR114_REQ_ID,buf,false);
}
 80048cc:	bf00      	nop
 80048ce:	3710      	adds	r7, #16
 80048d0:	46bd      	mov	sp, r7
 80048d2:	bd80      	pop	{r7, pc}

080048d4 <control>:

void control(int16_t lrpm,int16_t rrpm)
{
 80048d4:	b580      	push	{r7, lr}
 80048d6:	b086      	sub	sp, #24
 80048d8:	af00      	add	r7, sp, #0
 80048da:	4603      	mov	r3, r0
 80048dc:	460a      	mov	r2, r1
 80048de:	80fb      	strh	r3, [r7, #6]
 80048e0:	4613      	mov	r3, r2
 80048e2:	80bb      	strh	r3, [r7, #4]
    lrpm = -1*lrpm;
 80048e4:	88fb      	ldrh	r3, [r7, #6]
 80048e6:	425b      	negs	r3, r3
 80048e8:	b29b      	uxth	r3, r3
 80048ea:	80fb      	strh	r3, [r7, #6]
    char buf[8];
    int index = 0;
 80048ec:	2300      	movs	r3, #0
 80048ee:	617b      	str	r3, [r7, #20]
    buf[index++] = 0x23;
 80048f0:	697b      	ldr	r3, [r7, #20]
 80048f2:	1c5a      	adds	r2, r3, #1
 80048f4:	617a      	str	r2, [r7, #20]
 80048f6:	3318      	adds	r3, #24
 80048f8:	443b      	add	r3, r7
 80048fa:	2223      	movs	r2, #35	; 0x23
 80048fc:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0xff;
 8004900:	697b      	ldr	r3, [r7, #20]
 8004902:	1c5a      	adds	r2, r3, #1
 8004904:	617a      	str	r2, [r7, #20]
 8004906:	3318      	adds	r3, #24
 8004908:	443b      	add	r3, r7
 800490a:	22ff      	movs	r2, #255	; 0xff
 800490c:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x60;
 8004910:	697b      	ldr	r3, [r7, #20]
 8004912:	1c5a      	adds	r2, r3, #1
 8004914:	617a      	str	r2, [r7, #20]
 8004916:	3318      	adds	r3, #24
 8004918:	443b      	add	r3, r7
 800491a:	2260      	movs	r2, #96	; 0x60
 800491c:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x03;
 8004920:	697b      	ldr	r3, [r7, #20]
 8004922:	1c5a      	adds	r2, r3, #1
 8004924:	617a      	str	r2, [r7, #20]
 8004926:	3318      	adds	r3, #24
 8004928:	443b      	add	r3, r7
 800492a:	2203      	movs	r2, #3
 800492c:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = (lrpm & 0xff);
 8004930:	697b      	ldr	r3, [r7, #20]
 8004932:	1c5a      	adds	r2, r3, #1
 8004934:	617a      	str	r2, [r7, #20]
 8004936:	88fa      	ldrh	r2, [r7, #6]
 8004938:	b2d2      	uxtb	r2, r2
 800493a:	3318      	adds	r3, #24
 800493c:	443b      	add	r3, r7
 800493e:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = (lrpm>>8) & 0xff;
 8004942:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004946:	121b      	asrs	r3, r3, #8
 8004948:	b219      	sxth	r1, r3
 800494a:	697b      	ldr	r3, [r7, #20]
 800494c:	1c5a      	adds	r2, r3, #1
 800494e:	617a      	str	r2, [r7, #20]
 8004950:	b2ca      	uxtb	r2, r1
 8004952:	3318      	adds	r3, #24
 8004954:	443b      	add	r3, r7
 8004956:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = rrpm & 0xff;
 800495a:	697b      	ldr	r3, [r7, #20]
 800495c:	1c5a      	adds	r2, r3, #1
 800495e:	617a      	str	r2, [r7, #20]
 8004960:	88ba      	ldrh	r2, [r7, #4]
 8004962:	b2d2      	uxtb	r2, r2
 8004964:	3318      	adds	r3, #24
 8004966:	443b      	add	r3, r7
 8004968:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index] = (rrpm>>8) & 0xff;
 800496c:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8004970:	121b      	asrs	r3, r3, #8
 8004972:	b21b      	sxth	r3, r3
 8004974:	b2d9      	uxtb	r1, r3
 8004976:	f107 020c 	add.w	r2, r7, #12
 800497a:	697b      	ldr	r3, [r7, #20]
 800497c:	4413      	add	r3, r2
 800497e:	460a      	mov	r2, r1
 8004980:	701a      	strb	r2, [r3, #0]
//    printf("hihi swv\n");
    sendCan(MOTOR114_REQ_ID, buf, 8, 0);
 8004982:	f107 010c 	add.w	r1, r7, #12
 8004986:	2300      	movs	r3, #0
 8004988:	2208      	movs	r2, #8
 800498a:	f240 6001 	movw	r0, #1537	; 0x601
 800498e:	f7fe fcb9 	bl	8003304 <sendCan>
//    can->sendMsg(MOTOR114_REQ_ID,buf,false);
}
 8004992:	bf00      	nop
 8004994:	3718      	adds	r7, #24
 8004996:	46bd      	mov	sp, r7
 8004998:	bd80      	pop	{r7, pc}

0800499a <settingKP>:

void settingKP(int16_t kp)
{
 800499a:	b580      	push	{r7, lr}
 800499c:	b086      	sub	sp, #24
 800499e:	af00      	add	r7, sp, #0
 80049a0:	4603      	mov	r3, r0
 80049a2:	80fb      	strh	r3, [r7, #6]
    char buf[8];
    for(int i=0;i<2;i++)
 80049a4:	2300      	movs	r3, #0
 80049a6:	617b      	str	r3, [r7, #20]
 80049a8:	e055      	b.n	8004a56 <settingKP+0xbc>
    {
        int index = 0;
 80049aa:	2300      	movs	r3, #0
 80049ac:	613b      	str	r3, [r7, #16]
        buf[index++] = 0x1d;
 80049ae:	693b      	ldr	r3, [r7, #16]
 80049b0:	1c5a      	adds	r2, r3, #1
 80049b2:	613a      	str	r2, [r7, #16]
 80049b4:	3318      	adds	r3, #24
 80049b6:	443b      	add	r3, r7
 80049b8:	221d      	movs	r2, #29
 80049ba:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x20;
 80049be:	693b      	ldr	r3, [r7, #16]
 80049c0:	1c5a      	adds	r2, r3, #1
 80049c2:	613a      	str	r2, [r7, #16]
 80049c4:	3318      	adds	r3, #24
 80049c6:	443b      	add	r3, r7
 80049c8:	2220      	movs	r2, #32
 80049ca:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x20;
 80049ce:	693b      	ldr	r3, [r7, #16]
 80049d0:	1c5a      	adds	r2, r3, #1
 80049d2:	613a      	str	r2, [r7, #16]
 80049d4:	3318      	adds	r3, #24
 80049d6:	443b      	add	r3, r7
 80049d8:	2220      	movs	r2, #32
 80049da:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = i+1;
 80049de:	697b      	ldr	r3, [r7, #20]
 80049e0:	b2da      	uxtb	r2, r3
 80049e2:	693b      	ldr	r3, [r7, #16]
 80049e4:	1c59      	adds	r1, r3, #1
 80049e6:	6139      	str	r1, [r7, #16]
 80049e8:	3201      	adds	r2, #1
 80049ea:	b2d2      	uxtb	r2, r2
 80049ec:	3318      	adds	r3, #24
 80049ee:	443b      	add	r3, r7
 80049f0:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = (kp & 0xff);
 80049f4:	693b      	ldr	r3, [r7, #16]
 80049f6:	1c5a      	adds	r2, r3, #1
 80049f8:	613a      	str	r2, [r7, #16]
 80049fa:	88fa      	ldrh	r2, [r7, #6]
 80049fc:	b2d2      	uxtb	r2, r2
 80049fe:	3318      	adds	r3, #24
 8004a00:	443b      	add	r3, r7
 8004a02:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = (kp>>8) & 0xff;
 8004a06:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004a0a:	121b      	asrs	r3, r3, #8
 8004a0c:	b219      	sxth	r1, r3
 8004a0e:	693b      	ldr	r3, [r7, #16]
 8004a10:	1c5a      	adds	r2, r3, #1
 8004a12:	613a      	str	r2, [r7, #16]
 8004a14:	b2ca      	uxtb	r2, r1
 8004a16:	3318      	adds	r3, #24
 8004a18:	443b      	add	r3, r7
 8004a1a:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x00;
 8004a1e:	693b      	ldr	r3, [r7, #16]
 8004a20:	1c5a      	adds	r2, r3, #1
 8004a22:	613a      	str	r2, [r7, #16]
 8004a24:	3318      	adds	r3, #24
 8004a26:	443b      	add	r3, r7
 8004a28:	2200      	movs	r2, #0
 8004a2a:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index] = 0x00;
 8004a2e:	f107 0208 	add.w	r2, r7, #8
 8004a32:	693b      	ldr	r3, [r7, #16]
 8004a34:	4413      	add	r3, r2
 8004a36:	2200      	movs	r2, #0
 8004a38:	701a      	strb	r2, [r3, #0]
        sendCan(MOTOR114_REQ_ID, buf, 8, 0);
 8004a3a:	f107 0108 	add.w	r1, r7, #8
 8004a3e:	2300      	movs	r3, #0
 8004a40:	2208      	movs	r2, #8
 8004a42:	f240 6001 	movw	r0, #1537	; 0x601
 8004a46:	f7fe fc5d 	bl	8003304 <sendCan>
//        can->sendMsg(MOTOR114_REQ_ID,buf,false);
//        ThisThread::sleep_for(1c0);
        HAL_Delay(100);
 8004a4a:	2064      	movs	r0, #100	; 0x64
 8004a4c:	f000 fdc4 	bl	80055d8 <HAL_Delay>
    for(int i=0;i<2;i++)
 8004a50:	697b      	ldr	r3, [r7, #20]
 8004a52:	3301      	adds	r3, #1
 8004a54:	617b      	str	r3, [r7, #20]
 8004a56:	697b      	ldr	r3, [r7, #20]
 8004a58:	2b01      	cmp	r3, #1
 8004a5a:	dda6      	ble.n	80049aa <settingKP+0x10>
    }
}
 8004a5c:	bf00      	nop
 8004a5e:	bf00      	nop
 8004a60:	3718      	adds	r7, #24
 8004a62:	46bd      	mov	sp, r7
 8004a64:	bd80      	pop	{r7, pc}

08004a66 <settingKI>:

void settingKI(int16_t ki)
{
 8004a66:	b580      	push	{r7, lr}
 8004a68:	b086      	sub	sp, #24
 8004a6a:	af00      	add	r7, sp, #0
 8004a6c:	4603      	mov	r3, r0
 8004a6e:	80fb      	strh	r3, [r7, #6]
    char buf[8];
    for(int i=0;i<2;i++)
 8004a70:	2300      	movs	r3, #0
 8004a72:	617b      	str	r3, [r7, #20]
 8004a74:	e055      	b.n	8004b22 <settingKI+0xbc>
    {
        int index = 0;
 8004a76:	2300      	movs	r3, #0
 8004a78:	613b      	str	r3, [r7, #16]
        buf[index++] = 0x1e;
 8004a7a:	693b      	ldr	r3, [r7, #16]
 8004a7c:	1c5a      	adds	r2, r3, #1
 8004a7e:	613a      	str	r2, [r7, #16]
 8004a80:	3318      	adds	r3, #24
 8004a82:	443b      	add	r3, r7
 8004a84:	221e      	movs	r2, #30
 8004a86:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x20;
 8004a8a:	693b      	ldr	r3, [r7, #16]
 8004a8c:	1c5a      	adds	r2, r3, #1
 8004a8e:	613a      	str	r2, [r7, #16]
 8004a90:	3318      	adds	r3, #24
 8004a92:	443b      	add	r3, r7
 8004a94:	2220      	movs	r2, #32
 8004a96:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x20;
 8004a9a:	693b      	ldr	r3, [r7, #16]
 8004a9c:	1c5a      	adds	r2, r3, #1
 8004a9e:	613a      	str	r2, [r7, #16]
 8004aa0:	3318      	adds	r3, #24
 8004aa2:	443b      	add	r3, r7
 8004aa4:	2220      	movs	r2, #32
 8004aa6:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = i+1;
 8004aaa:	697b      	ldr	r3, [r7, #20]
 8004aac:	b2da      	uxtb	r2, r3
 8004aae:	693b      	ldr	r3, [r7, #16]
 8004ab0:	1c59      	adds	r1, r3, #1
 8004ab2:	6139      	str	r1, [r7, #16]
 8004ab4:	3201      	adds	r2, #1
 8004ab6:	b2d2      	uxtb	r2, r2
 8004ab8:	3318      	adds	r3, #24
 8004aba:	443b      	add	r3, r7
 8004abc:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = (ki & 0xff);
 8004ac0:	693b      	ldr	r3, [r7, #16]
 8004ac2:	1c5a      	adds	r2, r3, #1
 8004ac4:	613a      	str	r2, [r7, #16]
 8004ac6:	88fa      	ldrh	r2, [r7, #6]
 8004ac8:	b2d2      	uxtb	r2, r2
 8004aca:	3318      	adds	r3, #24
 8004acc:	443b      	add	r3, r7
 8004ace:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = (ki>>8) & 0xff;
 8004ad2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004ad6:	121b      	asrs	r3, r3, #8
 8004ad8:	b219      	sxth	r1, r3
 8004ada:	693b      	ldr	r3, [r7, #16]
 8004adc:	1c5a      	adds	r2, r3, #1
 8004ade:	613a      	str	r2, [r7, #16]
 8004ae0:	b2ca      	uxtb	r2, r1
 8004ae2:	3318      	adds	r3, #24
 8004ae4:	443b      	add	r3, r7
 8004ae6:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x00;
 8004aea:	693b      	ldr	r3, [r7, #16]
 8004aec:	1c5a      	adds	r2, r3, #1
 8004aee:	613a      	str	r2, [r7, #16]
 8004af0:	3318      	adds	r3, #24
 8004af2:	443b      	add	r3, r7
 8004af4:	2200      	movs	r2, #0
 8004af6:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index] = 0x00;
 8004afa:	f107 0208 	add.w	r2, r7, #8
 8004afe:	693b      	ldr	r3, [r7, #16]
 8004b00:	4413      	add	r3, r2
 8004b02:	2200      	movs	r2, #0
 8004b04:	701a      	strb	r2, [r3, #0]
        sendCan(MOTOR114_REQ_ID, buf, 8, 0);
 8004b06:	f107 0108 	add.w	r1, r7, #8
 8004b0a:	2300      	movs	r3, #0
 8004b0c:	2208      	movs	r2, #8
 8004b0e:	f240 6001 	movw	r0, #1537	; 0x601
 8004b12:	f7fe fbf7 	bl	8003304 <sendCan>
//        can->sendMsg(MOTOR114_REQ_ID,buf,false);
//        ThisThread::sleep_for(100);
        HAL_Delay(100);
 8004b16:	2064      	movs	r0, #100	; 0x64
 8004b18:	f000 fd5e 	bl	80055d8 <HAL_Delay>
    for(int i=0;i<2;i++)
 8004b1c:	697b      	ldr	r3, [r7, #20]
 8004b1e:	3301      	adds	r3, #1
 8004b20:	617b      	str	r3, [r7, #20]
 8004b22:	697b      	ldr	r3, [r7, #20]
 8004b24:	2b01      	cmp	r3, #1
 8004b26:	dda6      	ble.n	8004a76 <settingKI+0x10>
    }
}
 8004b28:	bf00      	nop
 8004b2a:	bf00      	nop
 8004b2c:	3718      	adds	r7, #24
 8004b2e:	46bd      	mov	sp, r7
 8004b30:	bd80      	pop	{r7, pc}
 8004b32:	0000      	movs	r0, r0
 8004b34:	0000      	movs	r0, r0
	...

08004b38 <settingMotor>:
void settingMotor()
{
 8004b38:	b580      	push	{r7, lr}
 8004b3a:	af00      	add	r7, sp, #0
    settingEnc(ENC_RESOLUTION);
 8004b3c:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8004b40:	f7ff fa09 	bl	8003f56 <settingEnc>
    settingPole(POLE_PAIR);
 8004b44:	200a      	movs	r0, #10
 8004b46:	f7ff fa6c 	bl	8004022 <settingPole>
    settingBreak(BREAK_OPTION);
 8004b4a:	2001      	movs	r0, #1
 8004b4c:	f7ff facf 	bl	80040ee <settingBreak>
    settingMaxRPM(MAX_RPM);
 8004b50:	20c8      	movs	r0, #200	; 0xc8
 8004b52:	f7ff fb20 	bl	8004196 <settingMaxRPM>
    settingRatedCurrent(RATED_CURRENT);
 8004b56:	ed9f 0b0c 	vldr	d0, [pc, #48]	; 8004b88 <settingMotor+0x50>
 8004b5a:	f7ff fb75 	bl	8004248 <settingRatedCurrent>
    settingMaxCurrent(MAX_CURRENT);
 8004b5e:	ed9f 0b0c 	vldr	d0, [pc, #48]	; 8004b90 <settingMotor+0x58>
 8004b62:	f7ff fbe3 	bl	800432c <settingMaxCurrent>
    settingHallOffset(HALL_OFFSET);
 8004b66:	20f0      	movs	r0, #240	; 0xf0
 8004b68:	f7ff fc52 	bl	8004410 <settingHallOffset>
    settingKP(KP_GAIN);
 8004b6c:	f240 2026 	movw	r0, #550	; 0x226
 8004b70:	f7ff ff13 	bl	800499a <settingKP>
    settingKI(KI_GAIN);
 8004b74:	206e      	movs	r0, #110	; 0x6e
 8004b76:	f7ff ff76 	bl	8004a66 <settingKI>
    save();
 8004b7a:	f7ff fcaf 	bl	80044dc <save>
}
 8004b7e:	bf00      	nop
 8004b80:	bd80      	pop	{r7, pc}
 8004b82:	bf00      	nop
 8004b84:	f3af 8000 	nop.w
 8004b88:	00000000 	.word	0x00000000
 8004b8c:	40200000 	.word	0x40200000
 8004b90:	00000000 	.word	0x00000000
 8004b94:	40300000 	.word	0x40300000

08004b98 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004b98:	b480      	push	{r7}
 8004b9a:	b083      	sub	sp, #12
 8004b9c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8004b9e:	4b0f      	ldr	r3, [pc, #60]	; (8004bdc <HAL_MspInit+0x44>)
 8004ba0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ba2:	4a0e      	ldr	r2, [pc, #56]	; (8004bdc <HAL_MspInit+0x44>)
 8004ba4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004ba8:	6413      	str	r3, [r2, #64]	; 0x40
 8004baa:	4b0c      	ldr	r3, [pc, #48]	; (8004bdc <HAL_MspInit+0x44>)
 8004bac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004bb2:	607b      	str	r3, [r7, #4]
 8004bb4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004bb6:	4b09      	ldr	r3, [pc, #36]	; (8004bdc <HAL_MspInit+0x44>)
 8004bb8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004bba:	4a08      	ldr	r2, [pc, #32]	; (8004bdc <HAL_MspInit+0x44>)
 8004bbc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004bc0:	6453      	str	r3, [r2, #68]	; 0x44
 8004bc2:	4b06      	ldr	r3, [pc, #24]	; (8004bdc <HAL_MspInit+0x44>)
 8004bc4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004bc6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004bca:	603b      	str	r3, [r7, #0]
 8004bcc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004bce:	bf00      	nop
 8004bd0:	370c      	adds	r7, #12
 8004bd2:	46bd      	mov	sp, r7
 8004bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bd8:	4770      	bx	lr
 8004bda:	bf00      	nop
 8004bdc:	40023800 	.word	0x40023800

08004be0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8004be0:	b580      	push	{r7, lr}
 8004be2:	b08a      	sub	sp, #40	; 0x28
 8004be4:	af00      	add	r7, sp, #0
 8004be6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004be8:	f107 0314 	add.w	r3, r7, #20
 8004bec:	2200      	movs	r2, #0
 8004bee:	601a      	str	r2, [r3, #0]
 8004bf0:	605a      	str	r2, [r3, #4]
 8004bf2:	609a      	str	r2, [r3, #8]
 8004bf4:	60da      	str	r2, [r3, #12]
 8004bf6:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	4a15      	ldr	r2, [pc, #84]	; (8004c54 <HAL_ADC_MspInit+0x74>)
 8004bfe:	4293      	cmp	r3, r2
 8004c00:	d123      	bne.n	8004c4a <HAL_ADC_MspInit+0x6a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8004c02:	4b15      	ldr	r3, [pc, #84]	; (8004c58 <HAL_ADC_MspInit+0x78>)
 8004c04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c06:	4a14      	ldr	r2, [pc, #80]	; (8004c58 <HAL_ADC_MspInit+0x78>)
 8004c08:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004c0c:	6453      	str	r3, [r2, #68]	; 0x44
 8004c0e:	4b12      	ldr	r3, [pc, #72]	; (8004c58 <HAL_ADC_MspInit+0x78>)
 8004c10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c12:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c16:	613b      	str	r3, [r7, #16]
 8004c18:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004c1a:	4b0f      	ldr	r3, [pc, #60]	; (8004c58 <HAL_ADC_MspInit+0x78>)
 8004c1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c1e:	4a0e      	ldr	r2, [pc, #56]	; (8004c58 <HAL_ADC_MspInit+0x78>)
 8004c20:	f043 0301 	orr.w	r3, r3, #1
 8004c24:	6313      	str	r3, [r2, #48]	; 0x30
 8004c26:	4b0c      	ldr	r3, [pc, #48]	; (8004c58 <HAL_ADC_MspInit+0x78>)
 8004c28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c2a:	f003 0301 	and.w	r3, r3, #1
 8004c2e:	60fb      	str	r3, [r7, #12]
 8004c30:	68fb      	ldr	r3, [r7, #12]
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2
    PA3     ------> ADC1_IN3
    PA4     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4;
 8004c32:	231e      	movs	r3, #30
 8004c34:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004c36:	2303      	movs	r3, #3
 8004c38:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c3a:	2300      	movs	r3, #0
 8004c3c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004c3e:	f107 0314 	add.w	r3, r7, #20
 8004c42:	4619      	mov	r1, r3
 8004c44:	4805      	ldr	r0, [pc, #20]	; (8004c5c <HAL_ADC_MspInit+0x7c>)
 8004c46:	f002 f8f5 	bl	8006e34 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8004c4a:	bf00      	nop
 8004c4c:	3728      	adds	r7, #40	; 0x28
 8004c4e:	46bd      	mov	sp, r7
 8004c50:	bd80      	pop	{r7, pc}
 8004c52:	bf00      	nop
 8004c54:	40012000 	.word	0x40012000
 8004c58:	40023800 	.word	0x40023800
 8004c5c:	40020000 	.word	0x40020000

08004c60 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8004c60:	b580      	push	{r7, lr}
 8004c62:	b08a      	sub	sp, #40	; 0x28
 8004c64:	af00      	add	r7, sp, #0
 8004c66:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004c68:	f107 0314 	add.w	r3, r7, #20
 8004c6c:	2200      	movs	r2, #0
 8004c6e:	601a      	str	r2, [r3, #0]
 8004c70:	605a      	str	r2, [r3, #4]
 8004c72:	609a      	str	r2, [r3, #8]
 8004c74:	60da      	str	r2, [r3, #12]
 8004c76:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	4a1b      	ldr	r2, [pc, #108]	; (8004cec <HAL_CAN_MspInit+0x8c>)
 8004c7e:	4293      	cmp	r3, r2
 8004c80:	d12f      	bne.n	8004ce2 <HAL_CAN_MspInit+0x82>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8004c82:	4b1b      	ldr	r3, [pc, #108]	; (8004cf0 <HAL_CAN_MspInit+0x90>)
 8004c84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c86:	4a1a      	ldr	r2, [pc, #104]	; (8004cf0 <HAL_CAN_MspInit+0x90>)
 8004c88:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8004c8c:	6413      	str	r3, [r2, #64]	; 0x40
 8004c8e:	4b18      	ldr	r3, [pc, #96]	; (8004cf0 <HAL_CAN_MspInit+0x90>)
 8004c90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c92:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004c96:	613b      	str	r3, [r7, #16]
 8004c98:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8004c9a:	4b15      	ldr	r3, [pc, #84]	; (8004cf0 <HAL_CAN_MspInit+0x90>)
 8004c9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c9e:	4a14      	ldr	r2, [pc, #80]	; (8004cf0 <HAL_CAN_MspInit+0x90>)
 8004ca0:	f043 0308 	orr.w	r3, r3, #8
 8004ca4:	6313      	str	r3, [r2, #48]	; 0x30
 8004ca6:	4b12      	ldr	r3, [pc, #72]	; (8004cf0 <HAL_CAN_MspInit+0x90>)
 8004ca8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004caa:	f003 0308 	and.w	r3, r3, #8
 8004cae:	60fb      	str	r3, [r7, #12]
 8004cb0:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PD0     ------> CAN1_RX
    PD1     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8004cb2:	2303      	movs	r3, #3
 8004cb4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004cb6:	2302      	movs	r3, #2
 8004cb8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004cba:	2300      	movs	r3, #0
 8004cbc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004cbe:	2303      	movs	r3, #3
 8004cc0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8004cc2:	2309      	movs	r3, #9
 8004cc4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004cc6:	f107 0314 	add.w	r3, r7, #20
 8004cca:	4619      	mov	r1, r3
 8004ccc:	4809      	ldr	r0, [pc, #36]	; (8004cf4 <HAL_CAN_MspInit+0x94>)
 8004cce:	f002 f8b1 	bl	8006e34 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 8004cd2:	2200      	movs	r2, #0
 8004cd4:	2100      	movs	r1, #0
 8004cd6:	2014      	movs	r0, #20
 8004cd8:	f002 f867 	bl	8006daa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8004cdc:	2014      	movs	r0, #20
 8004cde:	f002 f880 	bl	8006de2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 8004ce2:	bf00      	nop
 8004ce4:	3728      	adds	r7, #40	; 0x28
 8004ce6:	46bd      	mov	sp, r7
 8004ce8:	bd80      	pop	{r7, pc}
 8004cea:	bf00      	nop
 8004cec:	40006400 	.word	0x40006400
 8004cf0:	40023800 	.word	0x40023800
 8004cf4:	40020c00 	.word	0x40020c00

08004cf8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004cf8:	b580      	push	{r7, lr}
 8004cfa:	b088      	sub	sp, #32
 8004cfc:	af00      	add	r7, sp, #0
 8004cfe:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004d08:	d10c      	bne.n	8004d24 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004d0a:	4b49      	ldr	r3, [pc, #292]	; (8004e30 <HAL_TIM_Base_MspInit+0x138>)
 8004d0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d0e:	4a48      	ldr	r2, [pc, #288]	; (8004e30 <HAL_TIM_Base_MspInit+0x138>)
 8004d10:	f043 0301 	orr.w	r3, r3, #1
 8004d14:	6413      	str	r3, [r2, #64]	; 0x40
 8004d16:	4b46      	ldr	r3, [pc, #280]	; (8004e30 <HAL_TIM_Base_MspInit+0x138>)
 8004d18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d1a:	f003 0301 	and.w	r3, r3, #1
 8004d1e:	61fb      	str	r3, [r7, #28]
 8004d20:	69fb      	ldr	r3, [r7, #28]
  /* USER CODE BEGIN TIM14_MspInit 1 */

  /* USER CODE END TIM14_MspInit 1 */
  }

}
 8004d22:	e080      	b.n	8004e26 <HAL_TIM_Base_MspInit+0x12e>
  else if(htim_base->Instance==TIM5)
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	4a42      	ldr	r2, [pc, #264]	; (8004e34 <HAL_TIM_Base_MspInit+0x13c>)
 8004d2a:	4293      	cmp	r3, r2
 8004d2c:	d114      	bne.n	8004d58 <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8004d2e:	4b40      	ldr	r3, [pc, #256]	; (8004e30 <HAL_TIM_Base_MspInit+0x138>)
 8004d30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d32:	4a3f      	ldr	r2, [pc, #252]	; (8004e30 <HAL_TIM_Base_MspInit+0x138>)
 8004d34:	f043 0308 	orr.w	r3, r3, #8
 8004d38:	6413      	str	r3, [r2, #64]	; 0x40
 8004d3a:	4b3d      	ldr	r3, [pc, #244]	; (8004e30 <HAL_TIM_Base_MspInit+0x138>)
 8004d3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d3e:	f003 0308 	and.w	r3, r3, #8
 8004d42:	61bb      	str	r3, [r7, #24]
 8004d44:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 8004d46:	2200      	movs	r2, #0
 8004d48:	2100      	movs	r1, #0
 8004d4a:	2032      	movs	r0, #50	; 0x32
 8004d4c:	f002 f82d 	bl	8006daa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8004d50:	2032      	movs	r0, #50	; 0x32
 8004d52:	f002 f846 	bl	8006de2 <HAL_NVIC_EnableIRQ>
}
 8004d56:	e066      	b.n	8004e26 <HAL_TIM_Base_MspInit+0x12e>
  else if(htim_base->Instance==TIM6)
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	4a36      	ldr	r2, [pc, #216]	; (8004e38 <HAL_TIM_Base_MspInit+0x140>)
 8004d5e:	4293      	cmp	r3, r2
 8004d60:	d114      	bne.n	8004d8c <HAL_TIM_Base_MspInit+0x94>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8004d62:	4b33      	ldr	r3, [pc, #204]	; (8004e30 <HAL_TIM_Base_MspInit+0x138>)
 8004d64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d66:	4a32      	ldr	r2, [pc, #200]	; (8004e30 <HAL_TIM_Base_MspInit+0x138>)
 8004d68:	f043 0310 	orr.w	r3, r3, #16
 8004d6c:	6413      	str	r3, [r2, #64]	; 0x40
 8004d6e:	4b30      	ldr	r3, [pc, #192]	; (8004e30 <HAL_TIM_Base_MspInit+0x138>)
 8004d70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d72:	f003 0310 	and.w	r3, r3, #16
 8004d76:	617b      	str	r3, [r7, #20]
 8004d78:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8004d7a:	2200      	movs	r2, #0
 8004d7c:	2100      	movs	r1, #0
 8004d7e:	2036      	movs	r0, #54	; 0x36
 8004d80:	f002 f813 	bl	8006daa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8004d84:	2036      	movs	r0, #54	; 0x36
 8004d86:	f002 f82c 	bl	8006de2 <HAL_NVIC_EnableIRQ>
}
 8004d8a:	e04c      	b.n	8004e26 <HAL_TIM_Base_MspInit+0x12e>
  else if(htim_base->Instance==TIM7)
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	4a2a      	ldr	r2, [pc, #168]	; (8004e3c <HAL_TIM_Base_MspInit+0x144>)
 8004d92:	4293      	cmp	r3, r2
 8004d94:	d114      	bne.n	8004dc0 <HAL_TIM_Base_MspInit+0xc8>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8004d96:	4b26      	ldr	r3, [pc, #152]	; (8004e30 <HAL_TIM_Base_MspInit+0x138>)
 8004d98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d9a:	4a25      	ldr	r2, [pc, #148]	; (8004e30 <HAL_TIM_Base_MspInit+0x138>)
 8004d9c:	f043 0320 	orr.w	r3, r3, #32
 8004da0:	6413      	str	r3, [r2, #64]	; 0x40
 8004da2:	4b23      	ldr	r3, [pc, #140]	; (8004e30 <HAL_TIM_Base_MspInit+0x138>)
 8004da4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004da6:	f003 0320 	and.w	r3, r3, #32
 8004daa:	613b      	str	r3, [r7, #16]
 8004dac:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8004dae:	2200      	movs	r2, #0
 8004db0:	2100      	movs	r1, #0
 8004db2:	2037      	movs	r0, #55	; 0x37
 8004db4:	f001 fff9 	bl	8006daa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8004db8:	2037      	movs	r0, #55	; 0x37
 8004dba:	f002 f812 	bl	8006de2 <HAL_NVIC_EnableIRQ>
}
 8004dbe:	e032      	b.n	8004e26 <HAL_TIM_Base_MspInit+0x12e>
  else if(htim_base->Instance==TIM9)
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	4a1e      	ldr	r2, [pc, #120]	; (8004e40 <HAL_TIM_Base_MspInit+0x148>)
 8004dc6:	4293      	cmp	r3, r2
 8004dc8:	d114      	bne.n	8004df4 <HAL_TIM_Base_MspInit+0xfc>
    __HAL_RCC_TIM9_CLK_ENABLE();
 8004dca:	4b19      	ldr	r3, [pc, #100]	; (8004e30 <HAL_TIM_Base_MspInit+0x138>)
 8004dcc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004dce:	4a18      	ldr	r2, [pc, #96]	; (8004e30 <HAL_TIM_Base_MspInit+0x138>)
 8004dd0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004dd4:	6453      	str	r3, [r2, #68]	; 0x44
 8004dd6:	4b16      	ldr	r3, [pc, #88]	; (8004e30 <HAL_TIM_Base_MspInit+0x138>)
 8004dd8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004dda:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004dde:	60fb      	str	r3, [r7, #12]
 8004de0:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 8004de2:	2200      	movs	r2, #0
 8004de4:	2100      	movs	r1, #0
 8004de6:	2018      	movs	r0, #24
 8004de8:	f001 ffdf 	bl	8006daa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8004dec:	2018      	movs	r0, #24
 8004dee:	f001 fff8 	bl	8006de2 <HAL_NVIC_EnableIRQ>
}
 8004df2:	e018      	b.n	8004e26 <HAL_TIM_Base_MspInit+0x12e>
  else if(htim_base->Instance==TIM14)
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	4a12      	ldr	r2, [pc, #72]	; (8004e44 <HAL_TIM_Base_MspInit+0x14c>)
 8004dfa:	4293      	cmp	r3, r2
 8004dfc:	d113      	bne.n	8004e26 <HAL_TIM_Base_MspInit+0x12e>
    __HAL_RCC_TIM14_CLK_ENABLE();
 8004dfe:	4b0c      	ldr	r3, [pc, #48]	; (8004e30 <HAL_TIM_Base_MspInit+0x138>)
 8004e00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e02:	4a0b      	ldr	r2, [pc, #44]	; (8004e30 <HAL_TIM_Base_MspInit+0x138>)
 8004e04:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004e08:	6413      	str	r3, [r2, #64]	; 0x40
 8004e0a:	4b09      	ldr	r3, [pc, #36]	; (8004e30 <HAL_TIM_Base_MspInit+0x138>)
 8004e0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e0e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e12:	60bb      	str	r3, [r7, #8]
 8004e14:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, 0, 0);
 8004e16:	2200      	movs	r2, #0
 8004e18:	2100      	movs	r1, #0
 8004e1a:	202d      	movs	r0, #45	; 0x2d
 8004e1c:	f001 ffc5 	bl	8006daa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 8004e20:	202d      	movs	r0, #45	; 0x2d
 8004e22:	f001 ffde 	bl	8006de2 <HAL_NVIC_EnableIRQ>
}
 8004e26:	bf00      	nop
 8004e28:	3720      	adds	r7, #32
 8004e2a:	46bd      	mov	sp, r7
 8004e2c:	bd80      	pop	{r7, pc}
 8004e2e:	bf00      	nop
 8004e30:	40023800 	.word	0x40023800
 8004e34:	40000c00 	.word	0x40000c00
 8004e38:	40001000 	.word	0x40001000
 8004e3c:	40001400 	.word	0x40001400
 8004e40:	40014000 	.word	0x40014000
 8004e44:	40002000 	.word	0x40002000

08004e48 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8004e48:	b580      	push	{r7, lr}
 8004e4a:	b088      	sub	sp, #32
 8004e4c:	af00      	add	r7, sp, #0
 8004e4e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004e50:	f107 030c 	add.w	r3, r7, #12
 8004e54:	2200      	movs	r2, #0
 8004e56:	601a      	str	r2, [r3, #0]
 8004e58:	605a      	str	r2, [r3, #4]
 8004e5a:	609a      	str	r2, [r3, #8]
 8004e5c:	60da      	str	r2, [r3, #12]
 8004e5e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004e68:	d11b      	bne.n	8004ea2 <HAL_TIM_MspPostInit+0x5a>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004e6a:	4b10      	ldr	r3, [pc, #64]	; (8004eac <HAL_TIM_MspPostInit+0x64>)
 8004e6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e6e:	4a0f      	ldr	r2, [pc, #60]	; (8004eac <HAL_TIM_MspPostInit+0x64>)
 8004e70:	f043 0301 	orr.w	r3, r3, #1
 8004e74:	6313      	str	r3, [r2, #48]	; 0x30
 8004e76:	4b0d      	ldr	r3, [pc, #52]	; (8004eac <HAL_TIM_MspPostInit+0x64>)
 8004e78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e7a:	f003 0301 	and.w	r3, r3, #1
 8004e7e:	60bb      	str	r3, [r7, #8]
 8004e80:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8004e82:	2320      	movs	r3, #32
 8004e84:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004e86:	2302      	movs	r3, #2
 8004e88:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004e8a:	2300      	movs	r3, #0
 8004e8c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004e8e:	2300      	movs	r3, #0
 8004e90:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8004e92:	2301      	movs	r3, #1
 8004e94:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004e96:	f107 030c 	add.w	r3, r7, #12
 8004e9a:	4619      	mov	r1, r3
 8004e9c:	4804      	ldr	r0, [pc, #16]	; (8004eb0 <HAL_TIM_MspPostInit+0x68>)
 8004e9e:	f001 ffc9 	bl	8006e34 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8004ea2:	bf00      	nop
 8004ea4:	3720      	adds	r7, #32
 8004ea6:	46bd      	mov	sp, r7
 8004ea8:	bd80      	pop	{r7, pc}
 8004eaa:	bf00      	nop
 8004eac:	40023800 	.word	0x40023800
 8004eb0:	40020000 	.word	0x40020000

08004eb4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004eb4:	b580      	push	{r7, lr}
 8004eb6:	b0aa      	sub	sp, #168	; 0xa8
 8004eb8:	af00      	add	r7, sp, #0
 8004eba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004ebc:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8004ec0:	2200      	movs	r2, #0
 8004ec2:	601a      	str	r2, [r3, #0]
 8004ec4:	605a      	str	r2, [r3, #4]
 8004ec6:	609a      	str	r2, [r3, #8]
 8004ec8:	60da      	str	r2, [r3, #12]
 8004eca:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004ecc:	f107 0310 	add.w	r3, r7, #16
 8004ed0:	2284      	movs	r2, #132	; 0x84
 8004ed2:	2100      	movs	r1, #0
 8004ed4:	4618      	mov	r0, r3
 8004ed6:	f005 fa09 	bl	800a2ec <memset>
  if(huart->Instance==USART1)
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	4a21      	ldr	r2, [pc, #132]	; (8004f64 <HAL_UART_MspInit+0xb0>)
 8004ee0:	4293      	cmp	r3, r2
 8004ee2:	d13a      	bne.n	8004f5a <HAL_UART_MspInit+0xa6>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8004ee4:	2340      	movs	r3, #64	; 0x40
 8004ee6:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8004ee8:	2300      	movs	r3, #0
 8004eea:	657b      	str	r3, [r7, #84]	; 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004eec:	f107 0310 	add.w	r3, r7, #16
 8004ef0:	4618      	mov	r0, r3
 8004ef2:	f002 fec9 	bl	8007c88 <HAL_RCCEx_PeriphCLKConfig>
 8004ef6:	4603      	mov	r3, r0
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d001      	beq.n	8004f00 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8004efc:	f7fe ff86 	bl	8003e0c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8004f00:	4b19      	ldr	r3, [pc, #100]	; (8004f68 <HAL_UART_MspInit+0xb4>)
 8004f02:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f04:	4a18      	ldr	r2, [pc, #96]	; (8004f68 <HAL_UART_MspInit+0xb4>)
 8004f06:	f043 0310 	orr.w	r3, r3, #16
 8004f0a:	6453      	str	r3, [r2, #68]	; 0x44
 8004f0c:	4b16      	ldr	r3, [pc, #88]	; (8004f68 <HAL_UART_MspInit+0xb4>)
 8004f0e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f10:	f003 0310 	and.w	r3, r3, #16
 8004f14:	60fb      	str	r3, [r7, #12]
 8004f16:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004f18:	4b13      	ldr	r3, [pc, #76]	; (8004f68 <HAL_UART_MspInit+0xb4>)
 8004f1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f1c:	4a12      	ldr	r2, [pc, #72]	; (8004f68 <HAL_UART_MspInit+0xb4>)
 8004f1e:	f043 0302 	orr.w	r3, r3, #2
 8004f22:	6313      	str	r3, [r2, #48]	; 0x30
 8004f24:	4b10      	ldr	r3, [pc, #64]	; (8004f68 <HAL_UART_MspInit+0xb4>)
 8004f26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f28:	f003 0302 	and.w	r3, r3, #2
 8004f2c:	60bb      	str	r3, [r7, #8]
 8004f2e:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8004f30:	23c0      	movs	r3, #192	; 0xc0
 8004f32:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004f36:	2302      	movs	r3, #2
 8004f38:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004f3c:	2300      	movs	r3, #0
 8004f3e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004f42:	2303      	movs	r3, #3
 8004f44:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8004f48:	2307      	movs	r3, #7
 8004f4a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004f4e:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8004f52:	4619      	mov	r1, r3
 8004f54:	4805      	ldr	r0, [pc, #20]	; (8004f6c <HAL_UART_MspInit+0xb8>)
 8004f56:	f001 ff6d 	bl	8006e34 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8004f5a:	bf00      	nop
 8004f5c:	37a8      	adds	r7, #168	; 0xa8
 8004f5e:	46bd      	mov	sp, r7
 8004f60:	bd80      	pop	{r7, pc}
 8004f62:	bf00      	nop
 8004f64:	40011000 	.word	0x40011000
 8004f68:	40023800 	.word	0x40023800
 8004f6c:	40020400 	.word	0x40020400

08004f70 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004f70:	b480      	push	{r7}
 8004f72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8004f74:	e7fe      	b.n	8004f74 <NMI_Handler+0x4>

08004f76 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004f76:	b480      	push	{r7}
 8004f78:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004f7a:	e7fe      	b.n	8004f7a <HardFault_Handler+0x4>

08004f7c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004f7c:	b480      	push	{r7}
 8004f7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004f80:	e7fe      	b.n	8004f80 <MemManage_Handler+0x4>

08004f82 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004f82:	b480      	push	{r7}
 8004f84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004f86:	e7fe      	b.n	8004f86 <BusFault_Handler+0x4>

08004f88 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004f88:	b480      	push	{r7}
 8004f8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004f8c:	e7fe      	b.n	8004f8c <UsageFault_Handler+0x4>

08004f8e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004f8e:	b480      	push	{r7}
 8004f90:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004f92:	bf00      	nop
 8004f94:	46bd      	mov	sp, r7
 8004f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f9a:	4770      	bx	lr

08004f9c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004f9c:	b480      	push	{r7}
 8004f9e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004fa0:	bf00      	nop
 8004fa2:	46bd      	mov	sp, r7
 8004fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fa8:	4770      	bx	lr

08004faa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004faa:	b480      	push	{r7}
 8004fac:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004fae:	bf00      	nop
 8004fb0:	46bd      	mov	sp, r7
 8004fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fb6:	4770      	bx	lr

08004fb8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004fb8:	b580      	push	{r7, lr}
 8004fba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004fbc:	f000 faec 	bl	8005598 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004fc0:	bf00      	nop
 8004fc2:	bd80      	pop	{r7, pc}

08004fc4 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 8004fc4:	b580      	push	{r7, lr}
 8004fc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8004fc8:	4802      	ldr	r0, [pc, #8]	; (8004fd4 <CAN1_RX0_IRQHandler+0x10>)
 8004fca:	f001 fbbf 	bl	800674c <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8004fce:	bf00      	nop
 8004fd0:	bd80      	pop	{r7, pc}
 8004fd2:	bf00      	nop
 8004fd4:	200004b0 	.word	0x200004b0

08004fd8 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8004fd8:	b580      	push	{r7, lr}
 8004fda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(USS_Data1_Pin);
 8004fdc:	2040      	movs	r0, #64	; 0x40
 8004fde:	f002 f921 	bl	8007224 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(USS_Data5_Pin);
 8004fe2:	2080      	movs	r0, #128	; 0x80
 8004fe4:	f002 f91e 	bl	8007224 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(USS_Data2_Pin);
 8004fe8:	f44f 7000 	mov.w	r0, #512	; 0x200
 8004fec:	f002 f91a 	bl	8007224 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8004ff0:	bf00      	nop
 8004ff2:	bd80      	pop	{r7, pc}

08004ff4 <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 8004ff4:	b580      	push	{r7, lr}
 8004ff6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim9);
 8004ff8:	4802      	ldr	r0, [pc, #8]	; (8005004 <TIM1_BRK_TIM9_IRQHandler+0x10>)
 8004ffa:	f003 fcdd 	bl	80089b8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 8004ffe:	bf00      	nop
 8005000:	bd80      	pop	{r7, pc}
 8005002:	bf00      	nop
 8005004:	20000608 	.word	0x20000608

08005008 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8005008:	b580      	push	{r7, lr}
 800500a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(USS_Data3_Pin);
 800500c:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8005010:	f002 f908 	bl	8007224 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(USS_Data6_Pin);
 8005014:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8005018:	f002 f904 	bl	8007224 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800501c:	bf00      	nop
 800501e:	bd80      	pop	{r7, pc}

08005020 <TIM8_TRG_COM_TIM14_IRQHandler>:

/**
  * @brief This function handles TIM8 trigger and commutation interrupts and TIM14 global interrupt.
  */
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
 8005020:	b580      	push	{r7, lr}
 8005022:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 8005024:	4802      	ldr	r0, [pc, #8]	; (8005030 <TIM8_TRG_COM_TIM14_IRQHandler+0x10>)
 8005026:	f003 fcc7 	bl	80089b8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 1 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 1 */
}
 800502a:	bf00      	nop
 800502c:	bd80      	pop	{r7, pc}
 800502e:	bf00      	nop
 8005030:	20000654 	.word	0x20000654

08005034 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8005034:	b580      	push	{r7, lr}
 8005036:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8005038:	4802      	ldr	r0, [pc, #8]	; (8005044 <TIM5_IRQHandler+0x10>)
 800503a:	f003 fcbd 	bl	80089b8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 800503e:	bf00      	nop
 8005040:	bd80      	pop	{r7, pc}
 8005042:	bf00      	nop
 8005044:	20000524 	.word	0x20000524

08005048 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8005048:	b580      	push	{r7, lr}
 800504a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 800504c:	4802      	ldr	r0, [pc, #8]	; (8005058 <TIM6_DAC_IRQHandler+0x10>)
 800504e:	f003 fcb3 	bl	80089b8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8005052:	bf00      	nop
 8005054:	bd80      	pop	{r7, pc}
 8005056:	bf00      	nop
 8005058:	20000570 	.word	0x20000570

0800505c <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 800505c:	b580      	push	{r7, lr}
 800505e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8005060:	4802      	ldr	r0, [pc, #8]	; (800506c <TIM7_IRQHandler+0x10>)
 8005062:	f003 fca9 	bl	80089b8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8005066:	bf00      	nop
 8005068:	bd80      	pop	{r7, pc}
 800506a:	bf00      	nop
 800506c:	200005bc 	.word	0x200005bc

08005070 <EXTI2_IRQHandler>:

/* USER CODE BEGIN 1 */
void EXTI2_IRQHandler(void)
{
 8005070:	b580      	push	{r7, lr}
 8005072:	af00      	add	r7, sp, #0
    HAL_GPIO_EXTI_IRQHandler(USS_Data4_Pin);
 8005074:	2004      	movs	r0, #4
 8005076:	f002 f8d5 	bl	8007224 <HAL_GPIO_EXTI_IRQHandler>
}
 800507a:	bf00      	nop
 800507c:	bd80      	pop	{r7, pc}

0800507e <EXTI0_IRQHandler>:
void EXTI0_IRQHandler(void)
{
 800507e:	b580      	push	{r7, lr}
 8005080:	af00      	add	r7, sp, #0
    HAL_GPIO_EXTI_IRQHandler(evt_rxpin_Pin);
 8005082:	2001      	movs	r0, #1
 8005084:	f002 f8ce 	bl	8007224 <HAL_GPIO_EXTI_IRQHandler>
}
 8005088:	bf00      	nop
 800508a:	bd80      	pop	{r7, pc}

0800508c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800508c:	b480      	push	{r7}
 800508e:	af00      	add	r7, sp, #0
	return 1;
 8005090:	2301      	movs	r3, #1
}
 8005092:	4618      	mov	r0, r3
 8005094:	46bd      	mov	sp, r7
 8005096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800509a:	4770      	bx	lr

0800509c <_kill>:

int _kill(int pid, int sig)
{
 800509c:	b580      	push	{r7, lr}
 800509e:	b082      	sub	sp, #8
 80050a0:	af00      	add	r7, sp, #0
 80050a2:	6078      	str	r0, [r7, #4]
 80050a4:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80050a6:	f005 f8f7 	bl	800a298 <__errno>
 80050aa:	4603      	mov	r3, r0
 80050ac:	2216      	movs	r2, #22
 80050ae:	601a      	str	r2, [r3, #0]
	return -1;
 80050b0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80050b4:	4618      	mov	r0, r3
 80050b6:	3708      	adds	r7, #8
 80050b8:	46bd      	mov	sp, r7
 80050ba:	bd80      	pop	{r7, pc}

080050bc <_exit>:

void _exit (int status)
{
 80050bc:	b580      	push	{r7, lr}
 80050be:	b082      	sub	sp, #8
 80050c0:	af00      	add	r7, sp, #0
 80050c2:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80050c4:	f04f 31ff 	mov.w	r1, #4294967295
 80050c8:	6878      	ldr	r0, [r7, #4]
 80050ca:	f7ff ffe7 	bl	800509c <_kill>
	while (1) {}		/* Make sure we hang here */
 80050ce:	e7fe      	b.n	80050ce <_exit+0x12>

080050d0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80050d0:	b580      	push	{r7, lr}
 80050d2:	b086      	sub	sp, #24
 80050d4:	af00      	add	r7, sp, #0
 80050d6:	60f8      	str	r0, [r7, #12]
 80050d8:	60b9      	str	r1, [r7, #8]
 80050da:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80050dc:	2300      	movs	r3, #0
 80050de:	617b      	str	r3, [r7, #20]
 80050e0:	e00a      	b.n	80050f8 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80050e2:	f3af 8000 	nop.w
 80050e6:	4601      	mov	r1, r0
 80050e8:	68bb      	ldr	r3, [r7, #8]
 80050ea:	1c5a      	adds	r2, r3, #1
 80050ec:	60ba      	str	r2, [r7, #8]
 80050ee:	b2ca      	uxtb	r2, r1
 80050f0:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80050f2:	697b      	ldr	r3, [r7, #20]
 80050f4:	3301      	adds	r3, #1
 80050f6:	617b      	str	r3, [r7, #20]
 80050f8:	697a      	ldr	r2, [r7, #20]
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	429a      	cmp	r2, r3
 80050fe:	dbf0      	blt.n	80050e2 <_read+0x12>
	}

return len;
 8005100:	687b      	ldr	r3, [r7, #4]
}
 8005102:	4618      	mov	r0, r3
 8005104:	3718      	adds	r7, #24
 8005106:	46bd      	mov	sp, r7
 8005108:	bd80      	pop	{r7, pc}

0800510a <_close>:
	}
	return len;
}

int _close(int file)
{
 800510a:	b480      	push	{r7}
 800510c:	b083      	sub	sp, #12
 800510e:	af00      	add	r7, sp, #0
 8005110:	6078      	str	r0, [r7, #4]
	return -1;
 8005112:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005116:	4618      	mov	r0, r3
 8005118:	370c      	adds	r7, #12
 800511a:	46bd      	mov	sp, r7
 800511c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005120:	4770      	bx	lr

08005122 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8005122:	b480      	push	{r7}
 8005124:	b083      	sub	sp, #12
 8005126:	af00      	add	r7, sp, #0
 8005128:	6078      	str	r0, [r7, #4]
 800512a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800512c:	683b      	ldr	r3, [r7, #0]
 800512e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8005132:	605a      	str	r2, [r3, #4]
	return 0;
 8005134:	2300      	movs	r3, #0
}
 8005136:	4618      	mov	r0, r3
 8005138:	370c      	adds	r7, #12
 800513a:	46bd      	mov	sp, r7
 800513c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005140:	4770      	bx	lr

08005142 <_isatty>:

int _isatty(int file)
{
 8005142:	b480      	push	{r7}
 8005144:	b083      	sub	sp, #12
 8005146:	af00      	add	r7, sp, #0
 8005148:	6078      	str	r0, [r7, #4]
	return 1;
 800514a:	2301      	movs	r3, #1
}
 800514c:	4618      	mov	r0, r3
 800514e:	370c      	adds	r7, #12
 8005150:	46bd      	mov	sp, r7
 8005152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005156:	4770      	bx	lr

08005158 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8005158:	b480      	push	{r7}
 800515a:	b085      	sub	sp, #20
 800515c:	af00      	add	r7, sp, #0
 800515e:	60f8      	str	r0, [r7, #12]
 8005160:	60b9      	str	r1, [r7, #8]
 8005162:	607a      	str	r2, [r7, #4]
	return 0;
 8005164:	2300      	movs	r3, #0
}
 8005166:	4618      	mov	r0, r3
 8005168:	3714      	adds	r7, #20
 800516a:	46bd      	mov	sp, r7
 800516c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005170:	4770      	bx	lr
	...

08005174 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8005174:	b580      	push	{r7, lr}
 8005176:	b086      	sub	sp, #24
 8005178:	af00      	add	r7, sp, #0
 800517a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800517c:	4a14      	ldr	r2, [pc, #80]	; (80051d0 <_sbrk+0x5c>)
 800517e:	4b15      	ldr	r3, [pc, #84]	; (80051d4 <_sbrk+0x60>)
 8005180:	1ad3      	subs	r3, r2, r3
 8005182:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8005184:	697b      	ldr	r3, [r7, #20]
 8005186:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8005188:	4b13      	ldr	r3, [pc, #76]	; (80051d8 <_sbrk+0x64>)
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	2b00      	cmp	r3, #0
 800518e:	d102      	bne.n	8005196 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8005190:	4b11      	ldr	r3, [pc, #68]	; (80051d8 <_sbrk+0x64>)
 8005192:	4a12      	ldr	r2, [pc, #72]	; (80051dc <_sbrk+0x68>)
 8005194:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8005196:	4b10      	ldr	r3, [pc, #64]	; (80051d8 <_sbrk+0x64>)
 8005198:	681a      	ldr	r2, [r3, #0]
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	4413      	add	r3, r2
 800519e:	693a      	ldr	r2, [r7, #16]
 80051a0:	429a      	cmp	r2, r3
 80051a2:	d207      	bcs.n	80051b4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80051a4:	f005 f878 	bl	800a298 <__errno>
 80051a8:	4603      	mov	r3, r0
 80051aa:	220c      	movs	r2, #12
 80051ac:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80051ae:	f04f 33ff 	mov.w	r3, #4294967295
 80051b2:	e009      	b.n	80051c8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80051b4:	4b08      	ldr	r3, [pc, #32]	; (80051d8 <_sbrk+0x64>)
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80051ba:	4b07      	ldr	r3, [pc, #28]	; (80051d8 <_sbrk+0x64>)
 80051bc:	681a      	ldr	r2, [r3, #0]
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	4413      	add	r3, r2
 80051c2:	4a05      	ldr	r2, [pc, #20]	; (80051d8 <_sbrk+0x64>)
 80051c4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80051c6:	68fb      	ldr	r3, [r7, #12]
}
 80051c8:	4618      	mov	r0, r3
 80051ca:	3718      	adds	r7, #24
 80051cc:	46bd      	mov	sp, r7
 80051ce:	bd80      	pop	{r7, pc}
 80051d0:	20050000 	.word	0x20050000
 80051d4:	00000400 	.word	0x00000400
 80051d8:	20000724 	.word	0x20000724
 80051dc:	20000770 	.word	0x20000770

080051e0 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80051e0:	b480      	push	{r7}
 80051e2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80051e4:	4b06      	ldr	r3, [pc, #24]	; (8005200 <SystemInit+0x20>)
 80051e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80051ea:	4a05      	ldr	r2, [pc, #20]	; (8005200 <SystemInit+0x20>)
 80051ec:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80051f0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80051f4:	bf00      	nop
 80051f6:	46bd      	mov	sp, r7
 80051f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051fc:	4770      	bx	lr
 80051fe:	bf00      	nop
 8005200:	e000ed00 	.word	0xe000ed00

08005204 <USSn_Trigger>:
extern uint32_t pre_usTick;



void USSn_Trigger(int USSn)
{
 8005204:	b580      	push	{r7, lr}
 8005206:	b084      	sub	sp, #16
 8005208:	af00      	add	r7, sp, #0
 800520a:	6078      	str	r0, [r7, #4]
	uint32_t tmp = 0;
 800520c:	2300      	movs	r3, #0
 800520e:	60bb      	str	r3, [r7, #8]
	//printf("flag11121\n");
	//printf("HAL_TIM_Base_Start_IT (&htim5)\n");
	//tmp=HAL_TIM_Base_Start_IT (&htim5);//uss timer, 200khz

	//printf("flag11122: %u\n", tmp);
	USS_start[USSn-1] = us_Tick;//start uss trigger
 8005210:	4b48      	ldr	r3, [pc, #288]	; (8005334 <USSn_Trigger+0x130>)
 8005212:	681a      	ldr	r2, [r3, #0]
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	3b01      	subs	r3, #1
 8005218:	4611      	mov	r1, r2
 800521a:	4a47      	ldr	r2, [pc, #284]	; (8005338 <USSn_Trigger+0x134>)
 800521c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	switch(USSn){
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	3b01      	subs	r3, #1
 8005224:	2b05      	cmp	r3, #5
 8005226:	d836      	bhi.n	8005296 <USSn_Trigger+0x92>
 8005228:	a201      	add	r2, pc, #4	; (adr r2, 8005230 <USSn_Trigger+0x2c>)
 800522a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800522e:	bf00      	nop
 8005230:	08005249 	.word	0x08005249
 8005234:	08005255 	.word	0x08005255
 8005238:	08005263 	.word	0x08005263
 800523c:	08005271 	.word	0x08005271
 8005240:	0800527f 	.word	0x0800527f
 8005244:	0800528b 	.word	0x0800528b
		case 1:
			USS1_Trigger_Set;
 8005248:	2201      	movs	r2, #1
 800524a:	2120      	movs	r1, #32
 800524c:	483b      	ldr	r0, [pc, #236]	; (800533c <USSn_Trigger+0x138>)
 800524e:	f001 ffb5 	bl	80071bc <HAL_GPIO_WritePin>
			break;
 8005252:	e020      	b.n	8005296 <USSn_Trigger+0x92>

		case 2:
			USS2_Trigger_Set;
 8005254:	2201      	movs	r2, #1
 8005256:	f44f 7180 	mov.w	r1, #256	; 0x100
 800525a:	4838      	ldr	r0, [pc, #224]	; (800533c <USSn_Trigger+0x138>)
 800525c:	f001 ffae 	bl	80071bc <HAL_GPIO_WritePin>
			break;
 8005260:	e019      	b.n	8005296 <USSn_Trigger+0x92>

		case 3:
			USS3_Trigger_Set;
 8005262:	2201      	movs	r2, #1
 8005264:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8005268:	4835      	ldr	r0, [pc, #212]	; (8005340 <USSn_Trigger+0x13c>)
 800526a:	f001 ffa7 	bl	80071bc <HAL_GPIO_WritePin>
			break;
 800526e:	e012      	b.n	8005296 <USSn_Trigger+0x92>

		case 4:
			USS4_Trigger_Set;
 8005270:	2201      	movs	r2, #1
 8005272:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8005276:	4832      	ldr	r0, [pc, #200]	; (8005340 <USSn_Trigger+0x13c>)
 8005278:	f001 ffa0 	bl	80071bc <HAL_GPIO_WritePin>
			break;
 800527c:	e00b      	b.n	8005296 <USSn_Trigger+0x92>

		case 5:
			USS5_Trigger_Set;
 800527e:	2201      	movs	r2, #1
 8005280:	2140      	movs	r1, #64	; 0x40
 8005282:	482f      	ldr	r0, [pc, #188]	; (8005340 <USSn_Trigger+0x13c>)
 8005284:	f001 ff9a 	bl	80071bc <HAL_GPIO_WritePin>
			break;
 8005288:	e005      	b.n	8005296 <USSn_Trigger+0x92>

		case 6:
			USS6_Trigger_Set;
 800528a:	2201      	movs	r2, #1
 800528c:	2180      	movs	r1, #128	; 0x80
 800528e:	482d      	ldr	r0, [pc, #180]	; (8005344 <USSn_Trigger+0x140>)
 8005290:	f001 ff94 	bl	80071bc <HAL_GPIO_WritePin>
			break;
 8005294:	bf00      	nop
	}



	//printf("USS_start%d: %d\n",USSn-1 ,USS_start[USSn-1]);
	pre_usTick = us_Tick;
 8005296:	4b27      	ldr	r3, [pc, #156]	; (8005334 <USSn_Trigger+0x130>)
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	4a2b      	ldr	r2, [pc, #172]	; (8005348 <USSn_Trigger+0x144>)
 800529c:	6013      	str	r3, [r2, #0]
	//printf("flag11123\n");
	for(int i=0;i<1500;i++){;}//wait about 200us
 800529e:	2300      	movs	r3, #0
 80052a0:	60fb      	str	r3, [r7, #12]
 80052a2:	e002      	b.n	80052aa <USSn_Trigger+0xa6>
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	3301      	adds	r3, #1
 80052a8:	60fb      	str	r3, [r7, #12]
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	f240 52db 	movw	r2, #1499	; 0x5db
 80052b0:	4293      	cmp	r3, r2
 80052b2:	ddf7      	ble.n	80052a4 <USSn_Trigger+0xa0>
	//printf("flag11124\n");
	switch(USSn){
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	3b01      	subs	r3, #1
 80052b8:	2b05      	cmp	r3, #5
 80052ba:	d836      	bhi.n	800532a <USSn_Trigger+0x126>
 80052bc:	a201      	add	r2, pc, #4	; (adr r2, 80052c4 <USSn_Trigger+0xc0>)
 80052be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80052c2:	bf00      	nop
 80052c4:	080052dd 	.word	0x080052dd
 80052c8:	080052e9 	.word	0x080052e9
 80052cc:	080052f7 	.word	0x080052f7
 80052d0:	08005305 	.word	0x08005305
 80052d4:	08005313 	.word	0x08005313
 80052d8:	0800531f 	.word	0x0800531f
		case 1:
			USS1_Trigger_ReSet;
 80052dc:	2200      	movs	r2, #0
 80052de:	2120      	movs	r1, #32
 80052e0:	4816      	ldr	r0, [pc, #88]	; (800533c <USSn_Trigger+0x138>)
 80052e2:	f001 ff6b 	bl	80071bc <HAL_GPIO_WritePin>
			break;
 80052e6:	e020      	b.n	800532a <USSn_Trigger+0x126>

		case 2:
			USS2_Trigger_ReSet;
 80052e8:	2200      	movs	r2, #0
 80052ea:	f44f 7180 	mov.w	r1, #256	; 0x100
 80052ee:	4813      	ldr	r0, [pc, #76]	; (800533c <USSn_Trigger+0x138>)
 80052f0:	f001 ff64 	bl	80071bc <HAL_GPIO_WritePin>
			break;
 80052f4:	e019      	b.n	800532a <USSn_Trigger+0x126>

		case 3:
			USS3_Trigger_ReSet;
 80052f6:	2200      	movs	r2, #0
 80052f8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80052fc:	4810      	ldr	r0, [pc, #64]	; (8005340 <USSn_Trigger+0x13c>)
 80052fe:	f001 ff5d 	bl	80071bc <HAL_GPIO_WritePin>
			break;
 8005302:	e012      	b.n	800532a <USSn_Trigger+0x126>

		case 4:
			USS4_Trigger_ReSet;
 8005304:	2200      	movs	r2, #0
 8005306:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800530a:	480d      	ldr	r0, [pc, #52]	; (8005340 <USSn_Trigger+0x13c>)
 800530c:	f001 ff56 	bl	80071bc <HAL_GPIO_WritePin>
			break;
 8005310:	e00b      	b.n	800532a <USSn_Trigger+0x126>

		case 5:
			USS5_Trigger_ReSet;
 8005312:	2200      	movs	r2, #0
 8005314:	2140      	movs	r1, #64	; 0x40
 8005316:	480a      	ldr	r0, [pc, #40]	; (8005340 <USSn_Trigger+0x13c>)
 8005318:	f001 ff50 	bl	80071bc <HAL_GPIO_WritePin>
			break;
 800531c:	e005      	b.n	800532a <USSn_Trigger+0x126>

		case 6:
			USS6_Trigger_ReSet;
 800531e:	2200      	movs	r2, #0
 8005320:	2180      	movs	r1, #128	; 0x80
 8005322:	4808      	ldr	r0, [pc, #32]	; (8005344 <USSn_Trigger+0x140>)
 8005324:	f001 ff4a 	bl	80071bc <HAL_GPIO_WritePin>
			break;
 8005328:	bf00      	nop

	}
	//printf("flag11125\n");
}
 800532a:	bf00      	nop
 800532c:	3710      	adds	r7, #16
 800532e:	46bd      	mov	sp, r7
 8005330:	bd80      	pop	{r7, pc}
 8005332:	bf00      	nop
 8005334:	200002c4 	.word	0x200002c4
 8005338:	20000728 	.word	0x20000728
 800533c:	40020c00 	.word	0x40020c00
 8005340:	40020800 	.word	0x40020800
 8005344:	40021400 	.word	0x40021400
 8005348:	200002cc 	.word	0x200002cc
 800534c:	00000000 	.word	0x00000000

08005350 <USSn_DataRead>:

uint8_t USSn_DataRead(int USSn)
{
 8005350:	b5b0      	push	{r4, r5, r7, lr}
 8005352:	b086      	sub	sp, #24
 8005354:	af00      	add	r7, sp, #0
 8005356:	6078      	str	r0, [r7, #4]
	int32_t USS_tmp = 0;
 8005358:	2300      	movs	r3, #0
 800535a:	617b      	str	r3, [r7, #20]
	double USS_calc = 0;
 800535c:	f04f 0200 	mov.w	r2, #0
 8005360:	f04f 0300 	mov.w	r3, #0
 8005364:	e9c7 2302 	strd	r2, r3, [r7, #8]
	//printf("flag1111\n");
	USSn_Trigger(USSn);
 8005368:	6878      	ldr	r0, [r7, #4]
 800536a:	f7ff ff4b 	bl	8005204 <USSn_Trigger>
	HAL_Delay(30);
 800536e:	201e      	movs	r0, #30
 8005370:	f000 f932 	bl	80055d8 <HAL_Delay>
	USS_tmp = USS_end[USSn-1]-USS_start[USSn-1];
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	3b01      	subs	r3, #1
 8005378:	4a51      	ldr	r2, [pc, #324]	; (80054c0 <USSn_DataRead+0x170>)
 800537a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	3b01      	subs	r3, #1
 8005382:	4950      	ldr	r1, [pc, #320]	; (80054c4 <USSn_DataRead+0x174>)
 8005384:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8005388:	1ad3      	subs	r3, r2, r3
 800538a:	617b      	str	r3, [r7, #20]




	//printf("x3[0]: %d \n", USS_calc[0]);
	USS_calc += (0.01*(double)USS_tmp)*(1*(double)USS_tmp);//x^2, (0.108*10^-3)*x^2
 800538c:	6978      	ldr	r0, [r7, #20]
 800538e:	f7fb f8e9 	bl	8000564 <__aeabi_i2d>
 8005392:	a341      	add	r3, pc, #260	; (adr r3, 8005498 <USSn_DataRead+0x148>)
 8005394:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005398:	f7fb f94e 	bl	8000638 <__aeabi_dmul>
 800539c:	4602      	mov	r2, r0
 800539e:	460b      	mov	r3, r1
 80053a0:	4614      	mov	r4, r2
 80053a2:	461d      	mov	r5, r3
 80053a4:	6978      	ldr	r0, [r7, #20]
 80053a6:	f7fb f8dd 	bl	8000564 <__aeabi_i2d>
 80053aa:	4602      	mov	r2, r0
 80053ac:	460b      	mov	r3, r1
 80053ae:	4620      	mov	r0, r4
 80053b0:	4629      	mov	r1, r5
 80053b2:	f7fb f941 	bl	8000638 <__aeabi_dmul>
 80053b6:	4602      	mov	r2, r0
 80053b8:	460b      	mov	r3, r1
 80053ba:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80053be:	f7fa ff85 	bl	80002cc <__adddf3>
 80053c2:	4602      	mov	r2, r0
 80053c4:	460b      	mov	r3, r1
 80053c6:	e9c7 2302 	strd	r2, r3, [r7, #8]
	//printf("1: %f \n", USS_calc);
	USS_calc += (0.182*(double)USS_tmp);//x^1, (0.933)*x^1
 80053ca:	6978      	ldr	r0, [r7, #20]
 80053cc:	f7fb f8ca 	bl	8000564 <__aeabi_i2d>
 80053d0:	a333      	add	r3, pc, #204	; (adr r3, 80054a0 <USSn_DataRead+0x150>)
 80053d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053d6:	f7fb f92f 	bl	8000638 <__aeabi_dmul>
 80053da:	4602      	mov	r2, r0
 80053dc:	460b      	mov	r3, r1
 80053de:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80053e2:	f7fa ff73 	bl	80002cc <__adddf3>
 80053e6:	4602      	mov	r2, r0
 80053e8:	460b      	mov	r3, r1
 80053ea:	e9c7 2302 	strd	r2, r3, [r7, #8]
	//printf("2: %f \n", USS_calc);
	USS_calc += 0.53;//x^0, constant
 80053ee:	a32e      	add	r3, pc, #184	; (adr r3, 80054a8 <USSn_DataRead+0x158>)
 80053f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053f4:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80053f8:	f7fa ff68 	bl	80002cc <__adddf3>
 80053fc:	4602      	mov	r2, r0
 80053fe:	460b      	mov	r3, r1
 8005400:	e9c7 2302 	strd	r2, r3, [r7, #8]
	//printf("3: %f \n", USS_calc);
	USS_calc -= (0.042*(double)USS_tmp)*(1*(double)USS_tmp)*(0.001*(double)USS_tmp);//x^3, (0.0361*10^-6)*x^3
 8005404:	6978      	ldr	r0, [r7, #20]
 8005406:	f7fb f8ad 	bl	8000564 <__aeabi_i2d>
 800540a:	a329      	add	r3, pc, #164	; (adr r3, 80054b0 <USSn_DataRead+0x160>)
 800540c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005410:	f7fb f912 	bl	8000638 <__aeabi_dmul>
 8005414:	4602      	mov	r2, r0
 8005416:	460b      	mov	r3, r1
 8005418:	4614      	mov	r4, r2
 800541a:	461d      	mov	r5, r3
 800541c:	6978      	ldr	r0, [r7, #20]
 800541e:	f7fb f8a1 	bl	8000564 <__aeabi_i2d>
 8005422:	4602      	mov	r2, r0
 8005424:	460b      	mov	r3, r1
 8005426:	4620      	mov	r0, r4
 8005428:	4629      	mov	r1, r5
 800542a:	f7fb f905 	bl	8000638 <__aeabi_dmul>
 800542e:	4602      	mov	r2, r0
 8005430:	460b      	mov	r3, r1
 8005432:	4614      	mov	r4, r2
 8005434:	461d      	mov	r5, r3
 8005436:	6978      	ldr	r0, [r7, #20]
 8005438:	f7fb f894 	bl	8000564 <__aeabi_i2d>
 800543c:	a31e      	add	r3, pc, #120	; (adr r3, 80054b8 <USSn_DataRead+0x168>)
 800543e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005442:	f7fb f8f9 	bl	8000638 <__aeabi_dmul>
 8005446:	4602      	mov	r2, r0
 8005448:	460b      	mov	r3, r1
 800544a:	4620      	mov	r0, r4
 800544c:	4629      	mov	r1, r5
 800544e:	f7fb f8f3 	bl	8000638 <__aeabi_dmul>
 8005452:	4602      	mov	r2, r0
 8005454:	460b      	mov	r3, r1
 8005456:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800545a:	f7fa ff35 	bl	80002c8 <__aeabi_dsub>
 800545e:	4602      	mov	r2, r0
 8005460:	460b      	mov	r3, r1
 8005462:	e9c7 2302 	strd	r2, r3, [r7, #8]
	//printf("sonic value start, end, diff: %d  %d  %d\n", USS_start[0], USS_end[0], (USS_end[0]-USS_start[0]));
	//printf("flag1112\n");
	//USSn_Trigger(USSn);
	//printf("flag1113\n");
	//printf("\nUSS_tmp:%d USS_calc:%d USSn:%d\n", USS_tmp, USS_calc, USSn);
	if(USS_calc>250) {return 0;}
 8005466:	f04f 0200 	mov.w	r2, #0
 800546a:	4b17      	ldr	r3, [pc, #92]	; (80054c8 <USSn_DataRead+0x178>)
 800546c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005470:	f7fb fb72 	bl	8000b58 <__aeabi_dcmpgt>
 8005474:	4603      	mov	r3, r0
 8005476:	2b00      	cmp	r3, #0
 8005478:	d001      	beq.n	800547e <USSn_DataRead+0x12e>
 800547a:	2300      	movs	r3, #0
 800547c:	e005      	b.n	800548a <USSn_DataRead+0x13a>

	return (uint8_t)USS_calc;
 800547e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005482:	f7fb fbb1 	bl	8000be8 <__aeabi_d2uiz>
 8005486:	4603      	mov	r3, r0
 8005488:	b2db      	uxtb	r3, r3
}
 800548a:	4618      	mov	r0, r3
 800548c:	3718      	adds	r7, #24
 800548e:	46bd      	mov	sp, r7
 8005490:	bdb0      	pop	{r4, r5, r7, pc}
 8005492:	bf00      	nop
 8005494:	f3af 8000 	nop.w
 8005498:	47ae147b 	.word	0x47ae147b
 800549c:	3f847ae1 	.word	0x3f847ae1
 80054a0:	a7ef9db2 	.word	0xa7ef9db2
 80054a4:	3fc74bc6 	.word	0x3fc74bc6
 80054a8:	8f5c28f6 	.word	0x8f5c28f6
 80054ac:	3fe0f5c2 	.word	0x3fe0f5c2
 80054b0:	24dd2f1b 	.word	0x24dd2f1b
 80054b4:	3fa58106 	.word	0x3fa58106
 80054b8:	d2f1a9fc 	.word	0xd2f1a9fc
 80054bc:	3f50624d 	.word	0x3f50624d
 80054c0:	20000740 	.word	0x20000740
 80054c4:	20000728 	.word	0x20000728
 80054c8:	406f4000 	.word	0x406f4000

080054cc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80054cc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8005504 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80054d0:	480d      	ldr	r0, [pc, #52]	; (8005508 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80054d2:	490e      	ldr	r1, [pc, #56]	; (800550c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80054d4:	4a0e      	ldr	r2, [pc, #56]	; (8005510 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80054d6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80054d8:	e002      	b.n	80054e0 <LoopCopyDataInit>

080054da <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80054da:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80054dc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80054de:	3304      	adds	r3, #4

080054e0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80054e0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80054e2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80054e4:	d3f9      	bcc.n	80054da <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80054e6:	4a0b      	ldr	r2, [pc, #44]	; (8005514 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80054e8:	4c0b      	ldr	r4, [pc, #44]	; (8005518 <LoopFillZerobss+0x26>)
  movs r3, #0
 80054ea:	2300      	movs	r3, #0
  b LoopFillZerobss
 80054ec:	e001      	b.n	80054f2 <LoopFillZerobss>

080054ee <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80054ee:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80054f0:	3204      	adds	r2, #4

080054f2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80054f2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80054f4:	d3fb      	bcc.n	80054ee <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80054f6:	f7ff fe73 	bl	80051e0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80054fa:	f004 fed3 	bl	800a2a4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80054fe:	f7fe f859 	bl	80035b4 <main>
  bx  lr    
 8005502:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8005504:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8005508:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800550c:	20000244 	.word	0x20000244
  ldr r2, =_sidata
 8005510:	0800d34c 	.word	0x0800d34c
  ldr r2, =_sbss
 8005514:	20000248 	.word	0x20000248
  ldr r4, =_ebss
 8005518:	2000076c 	.word	0x2000076c

0800551c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800551c:	e7fe      	b.n	800551c <ADC_IRQHandler>

0800551e <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800551e:	b580      	push	{r7, lr}
 8005520:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005522:	2003      	movs	r0, #3
 8005524:	f001 fc36 	bl	8006d94 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8005528:	200f      	movs	r0, #15
 800552a:	f000 f805 	bl	8005538 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800552e:	f7ff fb33 	bl	8004b98 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005532:	2300      	movs	r3, #0
}
 8005534:	4618      	mov	r0, r3
 8005536:	bd80      	pop	{r7, pc}

08005538 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005538:	b580      	push	{r7, lr}
 800553a:	b082      	sub	sp, #8
 800553c:	af00      	add	r7, sp, #0
 800553e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8005540:	4b12      	ldr	r3, [pc, #72]	; (800558c <HAL_InitTick+0x54>)
 8005542:	681a      	ldr	r2, [r3, #0]
 8005544:	4b12      	ldr	r3, [pc, #72]	; (8005590 <HAL_InitTick+0x58>)
 8005546:	781b      	ldrb	r3, [r3, #0]
 8005548:	4619      	mov	r1, r3
 800554a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800554e:	fbb3 f3f1 	udiv	r3, r3, r1
 8005552:	fbb2 f3f3 	udiv	r3, r2, r3
 8005556:	4618      	mov	r0, r3
 8005558:	f001 fc5f 	bl	8006e1a <HAL_SYSTICK_Config>
 800555c:	4603      	mov	r3, r0
 800555e:	2b00      	cmp	r3, #0
 8005560:	d001      	beq.n	8005566 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8005562:	2301      	movs	r3, #1
 8005564:	e00e      	b.n	8005584 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	2b0f      	cmp	r3, #15
 800556a:	d80a      	bhi.n	8005582 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800556c:	2200      	movs	r2, #0
 800556e:	6879      	ldr	r1, [r7, #4]
 8005570:	f04f 30ff 	mov.w	r0, #4294967295
 8005574:	f001 fc19 	bl	8006daa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8005578:	4a06      	ldr	r2, [pc, #24]	; (8005594 <HAL_InitTick+0x5c>)
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800557e:	2300      	movs	r3, #0
 8005580:	e000      	b.n	8005584 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8005582:	2301      	movs	r3, #1
}
 8005584:	4618      	mov	r0, r3
 8005586:	3708      	adds	r7, #8
 8005588:	46bd      	mov	sp, r7
 800558a:	bd80      	pop	{r7, pc}
 800558c:	20000068 	.word	0x20000068
 8005590:	20000070 	.word	0x20000070
 8005594:	2000006c 	.word	0x2000006c

08005598 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005598:	b480      	push	{r7}
 800559a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800559c:	4b06      	ldr	r3, [pc, #24]	; (80055b8 <HAL_IncTick+0x20>)
 800559e:	781b      	ldrb	r3, [r3, #0]
 80055a0:	461a      	mov	r2, r3
 80055a2:	4b06      	ldr	r3, [pc, #24]	; (80055bc <HAL_IncTick+0x24>)
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	4413      	add	r3, r2
 80055a8:	4a04      	ldr	r2, [pc, #16]	; (80055bc <HAL_IncTick+0x24>)
 80055aa:	6013      	str	r3, [r2, #0]
}
 80055ac:	bf00      	nop
 80055ae:	46bd      	mov	sp, r7
 80055b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055b4:	4770      	bx	lr
 80055b6:	bf00      	nop
 80055b8:	20000070 	.word	0x20000070
 80055bc:	20000758 	.word	0x20000758

080055c0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80055c0:	b480      	push	{r7}
 80055c2:	af00      	add	r7, sp, #0
  return uwTick;
 80055c4:	4b03      	ldr	r3, [pc, #12]	; (80055d4 <HAL_GetTick+0x14>)
 80055c6:	681b      	ldr	r3, [r3, #0]
}
 80055c8:	4618      	mov	r0, r3
 80055ca:	46bd      	mov	sp, r7
 80055cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055d0:	4770      	bx	lr
 80055d2:	bf00      	nop
 80055d4:	20000758 	.word	0x20000758

080055d8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80055d8:	b580      	push	{r7, lr}
 80055da:	b084      	sub	sp, #16
 80055dc:	af00      	add	r7, sp, #0
 80055de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80055e0:	f7ff ffee 	bl	80055c0 <HAL_GetTick>
 80055e4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055f0:	d005      	beq.n	80055fe <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80055f2:	4b0a      	ldr	r3, [pc, #40]	; (800561c <HAL_Delay+0x44>)
 80055f4:	781b      	ldrb	r3, [r3, #0]
 80055f6:	461a      	mov	r2, r3
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	4413      	add	r3, r2
 80055fc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80055fe:	bf00      	nop
 8005600:	f7ff ffde 	bl	80055c0 <HAL_GetTick>
 8005604:	4602      	mov	r2, r0
 8005606:	68bb      	ldr	r3, [r7, #8]
 8005608:	1ad3      	subs	r3, r2, r3
 800560a:	68fa      	ldr	r2, [r7, #12]
 800560c:	429a      	cmp	r2, r3
 800560e:	d8f7      	bhi.n	8005600 <HAL_Delay+0x28>
  {
  }
}
 8005610:	bf00      	nop
 8005612:	bf00      	nop
 8005614:	3710      	adds	r7, #16
 8005616:	46bd      	mov	sp, r7
 8005618:	bd80      	pop	{r7, pc}
 800561a:	bf00      	nop
 800561c:	20000070 	.word	0x20000070

08005620 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8005620:	b580      	push	{r7, lr}
 8005622:	b084      	sub	sp, #16
 8005624:	af00      	add	r7, sp, #0
 8005626:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005628:	2300      	movs	r3, #0
 800562a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	2b00      	cmp	r3, #0
 8005630:	d101      	bne.n	8005636 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8005632:	2301      	movs	r3, #1
 8005634:	e031      	b.n	800569a <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800563a:	2b00      	cmp	r3, #0
 800563c:	d109      	bne.n	8005652 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800563e:	6878      	ldr	r0, [r7, #4]
 8005640:	f7ff face 	bl	8004be0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	2200      	movs	r2, #0
 8005648:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	2200      	movs	r2, #0
 800564e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005656:	f003 0310 	and.w	r3, r3, #16
 800565a:	2b00      	cmp	r3, #0
 800565c:	d116      	bne.n	800568c <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005662:	4b10      	ldr	r3, [pc, #64]	; (80056a4 <HAL_ADC_Init+0x84>)
 8005664:	4013      	ands	r3, r2
 8005666:	f043 0202 	orr.w	r2, r3, #2
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800566e:	6878      	ldr	r0, [r7, #4]
 8005670:	f000 fb0a 	bl	8005c88 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	2200      	movs	r2, #0
 8005678:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800567e:	f023 0303 	bic.w	r3, r3, #3
 8005682:	f043 0201 	orr.w	r2, r3, #1
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	641a      	str	r2, [r3, #64]	; 0x40
 800568a:	e001      	b.n	8005690 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800568c:	2301      	movs	r3, #1
 800568e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	2200      	movs	r2, #0
 8005694:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8005698:	7bfb      	ldrb	r3, [r7, #15]
}
 800569a:	4618      	mov	r0, r3
 800569c:	3710      	adds	r7, #16
 800569e:	46bd      	mov	sp, r7
 80056a0:	bd80      	pop	{r7, pc}
 80056a2:	bf00      	nop
 80056a4:	ffffeefd 	.word	0xffffeefd

080056a8 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80056a8:	b480      	push	{r7}
 80056aa:	b085      	sub	sp, #20
 80056ac:	af00      	add	r7, sp, #0
 80056ae:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0;
 80056b0:	2300      	movs	r3, #0
 80056b2:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80056ba:	2b01      	cmp	r3, #1
 80056bc:	d101      	bne.n	80056c2 <HAL_ADC_Start+0x1a>
 80056be:	2302      	movs	r3, #2
 80056c0:	e0ad      	b.n	800581e <HAL_ADC_Start+0x176>
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	2201      	movs	r2, #1
 80056c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	689b      	ldr	r3, [r3, #8]
 80056d0:	f003 0301 	and.w	r3, r3, #1
 80056d4:	2b01      	cmp	r3, #1
 80056d6:	d018      	beq.n	800570a <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	689a      	ldr	r2, [r3, #8]
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	f042 0201 	orr.w	r2, r2, #1
 80056e6:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 80056e8:	4b50      	ldr	r3, [pc, #320]	; (800582c <HAL_ADC_Start+0x184>)
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	4a50      	ldr	r2, [pc, #320]	; (8005830 <HAL_ADC_Start+0x188>)
 80056ee:	fba2 2303 	umull	r2, r3, r2, r3
 80056f2:	0c9a      	lsrs	r2, r3, #18
 80056f4:	4613      	mov	r3, r2
 80056f6:	005b      	lsls	r3, r3, #1
 80056f8:	4413      	add	r3, r2
 80056fa:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 80056fc:	e002      	b.n	8005704 <HAL_ADC_Start+0x5c>
    {
      counter--;
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	3b01      	subs	r3, #1
 8005702:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	2b00      	cmp	r3, #0
 8005708:	d1f9      	bne.n	80056fe <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	689b      	ldr	r3, [r3, #8]
 8005710:	f003 0301 	and.w	r3, r3, #1
 8005714:	2b01      	cmp	r3, #1
 8005716:	d175      	bne.n	8005804 <HAL_ADC_Start+0x15c>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800571c:	4b45      	ldr	r3, [pc, #276]	; (8005834 <HAL_ADC_Start+0x18c>)
 800571e:	4013      	ands	r3, r2
 8005720:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	685b      	ldr	r3, [r3, #4]
 800572e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005732:	2b00      	cmp	r3, #0
 8005734:	d007      	beq.n	8005746 <HAL_ADC_Start+0x9e>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800573a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800573e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800574a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800574e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005752:	d106      	bne.n	8005762 <HAL_ADC_Start+0xba>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005758:	f023 0206 	bic.w	r2, r3, #6
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	645a      	str	r2, [r3, #68]	; 0x44
 8005760:	e002      	b.n	8005768 <HAL_ADC_Start+0xc0>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	2200      	movs	r2, #0
 8005766:	645a      	str	r2, [r3, #68]	; 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	2200      	movs	r2, #0
 800576c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8005778:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 800577a:	4b2f      	ldr	r3, [pc, #188]	; (8005838 <HAL_ADC_Start+0x190>)
 800577c:	685b      	ldr	r3, [r3, #4]
 800577e:	f003 031f 	and.w	r3, r3, #31
 8005782:	2b00      	cmp	r3, #0
 8005784:	d10f      	bne.n	80057a6 <HAL_ADC_Start+0xfe>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	689b      	ldr	r3, [r3, #8]
 800578c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8005790:	2b00      	cmp	r3, #0
 8005792:	d143      	bne.n	800581c <HAL_ADC_Start+0x174>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	689a      	ldr	r2, [r3, #8]
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80057a2:	609a      	str	r2, [r3, #8]
 80057a4:	e03a      	b.n	800581c <HAL_ADC_Start+0x174>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	4a24      	ldr	r2, [pc, #144]	; (800583c <HAL_ADC_Start+0x194>)
 80057ac:	4293      	cmp	r3, r2
 80057ae:	d10e      	bne.n	80057ce <HAL_ADC_Start+0x126>
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	689b      	ldr	r3, [r3, #8]
 80057b6:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d107      	bne.n	80057ce <HAL_ADC_Start+0x126>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	689a      	ldr	r2, [r3, #8]
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80057cc:	609a      	str	r2, [r3, #8]
      }

      /* if dual mode is selected, ADC3 works independently. */
      /* check if the mode selected is not triple */
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 80057ce:	4b1a      	ldr	r3, [pc, #104]	; (8005838 <HAL_ADC_Start+0x190>)
 80057d0:	685b      	ldr	r3, [r3, #4]
 80057d2:	f003 0310 	and.w	r3, r3, #16
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d120      	bne.n	800581c <HAL_ADC_Start+0x174>
      {
        /* if instance of handle correspond to ADC3 and no external trigger present enable software conversion of regular channels */
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	4a18      	ldr	r2, [pc, #96]	; (8005840 <HAL_ADC_Start+0x198>)
 80057e0:	4293      	cmp	r3, r2
 80057e2:	d11b      	bne.n	800581c <HAL_ADC_Start+0x174>
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	689b      	ldr	r3, [r3, #8]
 80057ea:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d114      	bne.n	800581c <HAL_ADC_Start+0x174>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	689a      	ldr	r2, [r3, #8]
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8005800:	609a      	str	r2, [r3, #8]
 8005802:	e00b      	b.n	800581c <HAL_ADC_Start+0x174>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005808:	f043 0210 	orr.w	r2, r3, #16
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005814:	f043 0201 	orr.w	r2, r3, #1
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 800581c:	2300      	movs	r3, #0
}
 800581e:	4618      	mov	r0, r3
 8005820:	3714      	adds	r7, #20
 8005822:	46bd      	mov	sp, r7
 8005824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005828:	4770      	bx	lr
 800582a:	bf00      	nop
 800582c:	20000068 	.word	0x20000068
 8005830:	431bde83 	.word	0x431bde83
 8005834:	fffff8fe 	.word	0xfffff8fe
 8005838:	40012300 	.word	0x40012300
 800583c:	40012000 	.word	0x40012000
 8005840:	40012200 	.word	0x40012200

08005844 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8005844:	b480      	push	{r7}
 8005846:	b083      	sub	sp, #12
 8005848:	af00      	add	r7, sp, #0
 800584a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005852:	2b01      	cmp	r3, #1
 8005854:	d101      	bne.n	800585a <HAL_ADC_Stop+0x16>
 8005856:	2302      	movs	r3, #2
 8005858:	e01f      	b.n	800589a <HAL_ADC_Stop+0x56>
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	2201      	movs	r2, #1
 800585e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	689a      	ldr	r2, [r3, #8]
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	f022 0201 	bic.w	r2, r2, #1
 8005870:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	689b      	ldr	r3, [r3, #8]
 8005878:	f003 0301 	and.w	r3, r3, #1
 800587c:	2b00      	cmp	r3, #0
 800587e:	d107      	bne.n	8005890 <HAL_ADC_Stop+0x4c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005884:	4b08      	ldr	r3, [pc, #32]	; (80058a8 <HAL_ADC_Stop+0x64>)
 8005886:	4013      	ands	r3, r2
 8005888:	f043 0201 	orr.w	r2, r3, #1
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	2200      	movs	r2, #0
 8005894:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8005898:	2300      	movs	r3, #0
}
 800589a:	4618      	mov	r0, r3
 800589c:	370c      	adds	r7, #12
 800589e:	46bd      	mov	sp, r7
 80058a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058a4:	4770      	bx	lr
 80058a6:	bf00      	nop
 80058a8:	ffffeefe 	.word	0xffffeefe

080058ac <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 80058ac:	b580      	push	{r7, lr}
 80058ae:	b084      	sub	sp, #16
 80058b0:	af00      	add	r7, sp, #0
 80058b2:	6078      	str	r0, [r7, #4]
 80058b4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80058b6:	2300      	movs	r3, #0
 80058b8:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	689b      	ldr	r3, [r3, #8]
 80058c0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80058c4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80058c8:	d113      	bne.n	80058f2 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	689b      	ldr	r3, [r3, #8]
 80058d0:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80058d4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80058d8:	d10b      	bne.n	80058f2 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058de:	f043 0220 	orr.w	r2, r3, #32
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	2200      	movs	r2, #0
 80058ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 80058ee:	2301      	movs	r3, #1
 80058f0:	e063      	b.n	80059ba <HAL_ADC_PollForConversion+0x10e>
  }
 
  /* Get tick */ 
  tickstart = HAL_GetTick();
 80058f2:	f7ff fe65 	bl	80055c0 <HAL_GetTick>
 80058f6:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80058f8:	e021      	b.n	800593e <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 80058fa:	683b      	ldr	r3, [r7, #0]
 80058fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005900:	d01d      	beq.n	800593e <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0) || ((HAL_GetTick() - tickstart ) > Timeout))
 8005902:	683b      	ldr	r3, [r7, #0]
 8005904:	2b00      	cmp	r3, #0
 8005906:	d007      	beq.n	8005918 <HAL_ADC_PollForConversion+0x6c>
 8005908:	f7ff fe5a 	bl	80055c0 <HAL_GetTick>
 800590c:	4602      	mov	r2, r0
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	1ad3      	subs	r3, r2, r3
 8005912:	683a      	ldr	r2, [r7, #0]
 8005914:	429a      	cmp	r2, r3
 8005916:	d212      	bcs.n	800593e <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	f003 0302 	and.w	r3, r3, #2
 8005922:	2b02      	cmp	r3, #2
 8005924:	d00b      	beq.n	800593e <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800592a:	f043 0204 	orr.w	r2, r3, #4
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	2200      	movs	r2, #0
 8005936:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 800593a:	2303      	movs	r3, #3
 800593c:	e03d      	b.n	80059ba <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	f003 0302 	and.w	r3, r3, #2
 8005948:	2b02      	cmp	r3, #2
 800594a:	d1d6      	bne.n	80058fa <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	f06f 0212 	mvn.w	r2, #18
 8005954:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800595a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F7, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	689b      	ldr	r3, [r3, #8]
 8005968:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800596c:	2b00      	cmp	r3, #0
 800596e:	d123      	bne.n	80059b8 <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	699b      	ldr	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8005974:	2b00      	cmp	r3, #0
 8005976:	d11f      	bne.n	80059b8 <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800597e:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8005982:	2b00      	cmp	r3, #0
 8005984:	d006      	beq.n	8005994 <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	689b      	ldr	r3, [r3, #8]
 800598c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8005990:	2b00      	cmp	r3, #0
 8005992:	d111      	bne.n	80059b8 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005998:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059a4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d105      	bne.n	80059b8 <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059b0:	f043 0201 	orr.w	r2, r3, #1
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 80059b8:	2300      	movs	r3, #0
}
 80059ba:	4618      	mov	r0, r3
 80059bc:	3710      	adds	r7, #16
 80059be:	46bd      	mov	sp, r7
 80059c0:	bd80      	pop	{r7, pc}

080059c2 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 80059c2:	b480      	push	{r7}
 80059c4:	b083      	sub	sp, #12
 80059c6:	af00      	add	r7, sp, #0
 80059c8:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 80059d0:	4618      	mov	r0, r3
 80059d2:	370c      	adds	r7, #12
 80059d4:	46bd      	mov	sp, r7
 80059d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059da:	4770      	bx	lr

080059dc <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80059dc:	b480      	push	{r7}
 80059de:	b085      	sub	sp, #20
 80059e0:	af00      	add	r7, sp, #0
 80059e2:	6078      	str	r0, [r7, #4]
 80059e4:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 80059e6:	2300      	movs	r3, #0
 80059e8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80059f0:	2b01      	cmp	r3, #1
 80059f2:	d101      	bne.n	80059f8 <HAL_ADC_ConfigChannel+0x1c>
 80059f4:	2302      	movs	r3, #2
 80059f6:	e136      	b.n	8005c66 <HAL_ADC_ConfigChannel+0x28a>
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	2201      	movs	r2, #1
 80059fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8005a00:	683b      	ldr	r3, [r7, #0]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	2b09      	cmp	r3, #9
 8005a06:	d93a      	bls.n	8005a7e <HAL_ADC_ConfigChannel+0xa2>
 8005a08:	683b      	ldr	r3, [r7, #0]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005a10:	d035      	beq.n	8005a7e <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	68d9      	ldr	r1, [r3, #12]
 8005a18:	683b      	ldr	r3, [r7, #0]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	b29b      	uxth	r3, r3
 8005a1e:	461a      	mov	r2, r3
 8005a20:	4613      	mov	r3, r2
 8005a22:	005b      	lsls	r3, r3, #1
 8005a24:	4413      	add	r3, r2
 8005a26:	3b1e      	subs	r3, #30
 8005a28:	2207      	movs	r2, #7
 8005a2a:	fa02 f303 	lsl.w	r3, r2, r3
 8005a2e:	43da      	mvns	r2, r3
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	400a      	ands	r2, r1
 8005a36:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005a38:	683b      	ldr	r3, [r7, #0]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	4a8d      	ldr	r2, [pc, #564]	; (8005c74 <HAL_ADC_ConfigChannel+0x298>)
 8005a3e:	4293      	cmp	r3, r2
 8005a40:	d10a      	bne.n	8005a58 <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	68d9      	ldr	r1, [r3, #12]
 8005a48:	683b      	ldr	r3, [r7, #0]
 8005a4a:	689b      	ldr	r3, [r3, #8]
 8005a4c:	061a      	lsls	r2, r3, #24
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	430a      	orrs	r2, r1
 8005a54:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005a56:	e035      	b.n	8005ac4 <HAL_ADC_ConfigChannel+0xe8>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	68d9      	ldr	r1, [r3, #12]
 8005a5e:	683b      	ldr	r3, [r7, #0]
 8005a60:	689a      	ldr	r2, [r3, #8]
 8005a62:	683b      	ldr	r3, [r7, #0]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	b29b      	uxth	r3, r3
 8005a68:	4618      	mov	r0, r3
 8005a6a:	4603      	mov	r3, r0
 8005a6c:	005b      	lsls	r3, r3, #1
 8005a6e:	4403      	add	r3, r0
 8005a70:	3b1e      	subs	r3, #30
 8005a72:	409a      	lsls	r2, r3
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	430a      	orrs	r2, r1
 8005a7a:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005a7c:	e022      	b.n	8005ac4 <HAL_ADC_ConfigChannel+0xe8>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	6919      	ldr	r1, [r3, #16]
 8005a84:	683b      	ldr	r3, [r7, #0]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	b29b      	uxth	r3, r3
 8005a8a:	461a      	mov	r2, r3
 8005a8c:	4613      	mov	r3, r2
 8005a8e:	005b      	lsls	r3, r3, #1
 8005a90:	4413      	add	r3, r2
 8005a92:	2207      	movs	r2, #7
 8005a94:	fa02 f303 	lsl.w	r3, r2, r3
 8005a98:	43da      	mvns	r2, r3
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	400a      	ands	r2, r1
 8005aa0:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	6919      	ldr	r1, [r3, #16]
 8005aa8:	683b      	ldr	r3, [r7, #0]
 8005aaa:	689a      	ldr	r2, [r3, #8]
 8005aac:	683b      	ldr	r3, [r7, #0]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	b29b      	uxth	r3, r3
 8005ab2:	4618      	mov	r0, r3
 8005ab4:	4603      	mov	r3, r0
 8005ab6:	005b      	lsls	r3, r3, #1
 8005ab8:	4403      	add	r3, r0
 8005aba:	409a      	lsls	r2, r3
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	430a      	orrs	r2, r1
 8005ac2:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8005ac4:	683b      	ldr	r3, [r7, #0]
 8005ac6:	685b      	ldr	r3, [r3, #4]
 8005ac8:	2b06      	cmp	r3, #6
 8005aca:	d824      	bhi.n	8005b16 <HAL_ADC_ConfigChannel+0x13a>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8005ad2:	683b      	ldr	r3, [r7, #0]
 8005ad4:	685a      	ldr	r2, [r3, #4]
 8005ad6:	4613      	mov	r3, r2
 8005ad8:	009b      	lsls	r3, r3, #2
 8005ada:	4413      	add	r3, r2
 8005adc:	3b05      	subs	r3, #5
 8005ade:	221f      	movs	r2, #31
 8005ae0:	fa02 f303 	lsl.w	r3, r2, r3
 8005ae4:	43da      	mvns	r2, r3
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	400a      	ands	r2, r1
 8005aec:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8005af4:	683b      	ldr	r3, [r7, #0]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	b29b      	uxth	r3, r3
 8005afa:	4618      	mov	r0, r3
 8005afc:	683b      	ldr	r3, [r7, #0]
 8005afe:	685a      	ldr	r2, [r3, #4]
 8005b00:	4613      	mov	r3, r2
 8005b02:	009b      	lsls	r3, r3, #2
 8005b04:	4413      	add	r3, r2
 8005b06:	3b05      	subs	r3, #5
 8005b08:	fa00 f203 	lsl.w	r2, r0, r3
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	430a      	orrs	r2, r1
 8005b12:	635a      	str	r2, [r3, #52]	; 0x34
 8005b14:	e04c      	b.n	8005bb0 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 8005b16:	683b      	ldr	r3, [r7, #0]
 8005b18:	685b      	ldr	r3, [r3, #4]
 8005b1a:	2b0c      	cmp	r3, #12
 8005b1c:	d824      	bhi.n	8005b68 <HAL_ADC_ConfigChannel+0x18c>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8005b24:	683b      	ldr	r3, [r7, #0]
 8005b26:	685a      	ldr	r2, [r3, #4]
 8005b28:	4613      	mov	r3, r2
 8005b2a:	009b      	lsls	r3, r3, #2
 8005b2c:	4413      	add	r3, r2
 8005b2e:	3b23      	subs	r3, #35	; 0x23
 8005b30:	221f      	movs	r2, #31
 8005b32:	fa02 f303 	lsl.w	r3, r2, r3
 8005b36:	43da      	mvns	r2, r3
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	400a      	ands	r2, r1
 8005b3e:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8005b46:	683b      	ldr	r3, [r7, #0]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	b29b      	uxth	r3, r3
 8005b4c:	4618      	mov	r0, r3
 8005b4e:	683b      	ldr	r3, [r7, #0]
 8005b50:	685a      	ldr	r2, [r3, #4]
 8005b52:	4613      	mov	r3, r2
 8005b54:	009b      	lsls	r3, r3, #2
 8005b56:	4413      	add	r3, r2
 8005b58:	3b23      	subs	r3, #35	; 0x23
 8005b5a:	fa00 f203 	lsl.w	r2, r0, r3
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	430a      	orrs	r2, r1
 8005b64:	631a      	str	r2, [r3, #48]	; 0x30
 8005b66:	e023      	b.n	8005bb0 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8005b6e:	683b      	ldr	r3, [r7, #0]
 8005b70:	685a      	ldr	r2, [r3, #4]
 8005b72:	4613      	mov	r3, r2
 8005b74:	009b      	lsls	r3, r3, #2
 8005b76:	4413      	add	r3, r2
 8005b78:	3b41      	subs	r3, #65	; 0x41
 8005b7a:	221f      	movs	r2, #31
 8005b7c:	fa02 f303 	lsl.w	r3, r2, r3
 8005b80:	43da      	mvns	r2, r3
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	400a      	ands	r2, r1
 8005b88:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8005b90:	683b      	ldr	r3, [r7, #0]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	b29b      	uxth	r3, r3
 8005b96:	4618      	mov	r0, r3
 8005b98:	683b      	ldr	r3, [r7, #0]
 8005b9a:	685a      	ldr	r2, [r3, #4]
 8005b9c:	4613      	mov	r3, r2
 8005b9e:	009b      	lsls	r3, r3, #2
 8005ba0:	4413      	add	r3, r2
 8005ba2:	3b41      	subs	r3, #65	; 0x41
 8005ba4:	fa00 f203 	lsl.w	r2, r0, r3
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	430a      	orrs	r2, r1
 8005bae:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	4a30      	ldr	r2, [pc, #192]	; (8005c78 <HAL_ADC_ConfigChannel+0x29c>)
 8005bb6:	4293      	cmp	r3, r2
 8005bb8:	d10a      	bne.n	8005bd0 <HAL_ADC_ConfigChannel+0x1f4>
 8005bba:	683b      	ldr	r3, [r7, #0]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005bc2:	d105      	bne.n	8005bd0 <HAL_ADC_ConfigChannel+0x1f4>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 8005bc4:	4b2d      	ldr	r3, [pc, #180]	; (8005c7c <HAL_ADC_ConfigChannel+0x2a0>)
 8005bc6:	685b      	ldr	r3, [r3, #4]
 8005bc8:	4a2c      	ldr	r2, [pc, #176]	; (8005c7c <HAL_ADC_ConfigChannel+0x2a0>)
 8005bca:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8005bce:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	4a28      	ldr	r2, [pc, #160]	; (8005c78 <HAL_ADC_ConfigChannel+0x29c>)
 8005bd6:	4293      	cmp	r3, r2
 8005bd8:	d10f      	bne.n	8005bfa <HAL_ADC_ConfigChannel+0x21e>
 8005bda:	683b      	ldr	r3, [r7, #0]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	2b12      	cmp	r3, #18
 8005be0:	d10b      	bne.n	8005bfa <HAL_ADC_ConfigChannel+0x21e>
  {
    /* Disable the TEMPSENSOR channel as it is multiplixed with the VBAT channel */
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 8005be2:	4b26      	ldr	r3, [pc, #152]	; (8005c7c <HAL_ADC_ConfigChannel+0x2a0>)
 8005be4:	685b      	ldr	r3, [r3, #4]
 8005be6:	4a25      	ldr	r2, [pc, #148]	; (8005c7c <HAL_ADC_ConfigChannel+0x2a0>)
 8005be8:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8005bec:	6053      	str	r3, [r2, #4]

    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8005bee:	4b23      	ldr	r3, [pc, #140]	; (8005c7c <HAL_ADC_ConfigChannel+0x2a0>)
 8005bf0:	685b      	ldr	r3, [r3, #4]
 8005bf2:	4a22      	ldr	r2, [pc, #136]	; (8005c7c <HAL_ADC_ConfigChannel+0x2a0>)
 8005bf4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8005bf8:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	4a1e      	ldr	r2, [pc, #120]	; (8005c78 <HAL_ADC_ConfigChannel+0x29c>)
 8005c00:	4293      	cmp	r3, r2
 8005c02:	d12b      	bne.n	8005c5c <HAL_ADC_ConfigChannel+0x280>
 8005c04:	683b      	ldr	r3, [r7, #0]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	4a1a      	ldr	r2, [pc, #104]	; (8005c74 <HAL_ADC_ConfigChannel+0x298>)
 8005c0a:	4293      	cmp	r3, r2
 8005c0c:	d003      	beq.n	8005c16 <HAL_ADC_ConfigChannel+0x23a>
 8005c0e:	683b      	ldr	r3, [r7, #0]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	2b11      	cmp	r3, #17
 8005c14:	d122      	bne.n	8005c5c <HAL_ADC_ConfigChannel+0x280>
  {
    /* Disable the VBAT channel as it is multiplixed with TEMPSENSOR channel */
    ADC->CCR &= ~ADC_CCR_VBATE;
 8005c16:	4b19      	ldr	r3, [pc, #100]	; (8005c7c <HAL_ADC_ConfigChannel+0x2a0>)
 8005c18:	685b      	ldr	r3, [r3, #4]
 8005c1a:	4a18      	ldr	r2, [pc, #96]	; (8005c7c <HAL_ADC_ConfigChannel+0x2a0>)
 8005c1c:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8005c20:	6053      	str	r3, [r2, #4]

    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 8005c22:	4b16      	ldr	r3, [pc, #88]	; (8005c7c <HAL_ADC_ConfigChannel+0x2a0>)
 8005c24:	685b      	ldr	r3, [r3, #4]
 8005c26:	4a15      	ldr	r2, [pc, #84]	; (8005c7c <HAL_ADC_ConfigChannel+0x2a0>)
 8005c28:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8005c2c:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005c2e:	683b      	ldr	r3, [r7, #0]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	4a10      	ldr	r2, [pc, #64]	; (8005c74 <HAL_ADC_ConfigChannel+0x298>)
 8005c34:	4293      	cmp	r3, r2
 8005c36:	d111      	bne.n	8005c5c <HAL_ADC_ConfigChannel+0x280>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8005c38:	4b11      	ldr	r3, [pc, #68]	; (8005c80 <HAL_ADC_ConfigChannel+0x2a4>)
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	4a11      	ldr	r2, [pc, #68]	; (8005c84 <HAL_ADC_ConfigChannel+0x2a8>)
 8005c3e:	fba2 2303 	umull	r2, r3, r2, r3
 8005c42:	0c9a      	lsrs	r2, r3, #18
 8005c44:	4613      	mov	r3, r2
 8005c46:	009b      	lsls	r3, r3, #2
 8005c48:	4413      	add	r3, r2
 8005c4a:	005b      	lsls	r3, r3, #1
 8005c4c:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8005c4e:	e002      	b.n	8005c56 <HAL_ADC_ConfigChannel+0x27a>
      {
        counter--;
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	3b01      	subs	r3, #1
 8005c54:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8005c56:	68fb      	ldr	r3, [r7, #12]
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	d1f9      	bne.n	8005c50 <HAL_ADC_ConfigChannel+0x274>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	2200      	movs	r2, #0
 8005c60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8005c64:	2300      	movs	r3, #0
}
 8005c66:	4618      	mov	r0, r3
 8005c68:	3714      	adds	r7, #20
 8005c6a:	46bd      	mov	sp, r7
 8005c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c70:	4770      	bx	lr
 8005c72:	bf00      	nop
 8005c74:	10000012 	.word	0x10000012
 8005c78:	40012000 	.word	0x40012000
 8005c7c:	40012300 	.word	0x40012300
 8005c80:	20000068 	.word	0x20000068
 8005c84:	431bde83 	.word	0x431bde83

08005c88 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8005c88:	b480      	push	{r7}
 8005c8a:	b083      	sub	sp, #12
 8005c8c:	af00      	add	r7, sp, #0
 8005c8e:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8005c90:	4b78      	ldr	r3, [pc, #480]	; (8005e74 <ADC_Init+0x1ec>)
 8005c92:	685b      	ldr	r3, [r3, #4]
 8005c94:	4a77      	ldr	r2, [pc, #476]	; (8005e74 <ADC_Init+0x1ec>)
 8005c96:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8005c9a:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8005c9c:	4b75      	ldr	r3, [pc, #468]	; (8005e74 <ADC_Init+0x1ec>)
 8005c9e:	685a      	ldr	r2, [r3, #4]
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	685b      	ldr	r3, [r3, #4]
 8005ca4:	4973      	ldr	r1, [pc, #460]	; (8005e74 <ADC_Init+0x1ec>)
 8005ca6:	4313      	orrs	r3, r2
 8005ca8:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	685a      	ldr	r2, [r3, #4]
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005cb8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	6859      	ldr	r1, [r3, #4]
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	691b      	ldr	r3, [r3, #16]
 8005cc4:	021a      	lsls	r2, r3, #8
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	430a      	orrs	r2, r1
 8005ccc:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	685a      	ldr	r2, [r3, #4]
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8005cdc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	6859      	ldr	r1, [r3, #4]
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	689a      	ldr	r2, [r3, #8]
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	430a      	orrs	r2, r1
 8005cee:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	689a      	ldr	r2, [r3, #8]
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005cfe:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	6899      	ldr	r1, [r3, #8]
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	68da      	ldr	r2, [r3, #12]
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	430a      	orrs	r2, r1
 8005d10:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d16:	4a58      	ldr	r2, [pc, #352]	; (8005e78 <ADC_Init+0x1f0>)
 8005d18:	4293      	cmp	r3, r2
 8005d1a:	d022      	beq.n	8005d62 <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	689a      	ldr	r2, [r3, #8]
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8005d2a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	6899      	ldr	r1, [r3, #8]
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	430a      	orrs	r2, r1
 8005d3c:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	689a      	ldr	r2, [r3, #8]
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8005d4c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	6899      	ldr	r1, [r3, #8]
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	430a      	orrs	r2, r1
 8005d5e:	609a      	str	r2, [r3, #8]
 8005d60:	e00f      	b.n	8005d82 <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	689a      	ldr	r2, [r3, #8]
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8005d70:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	689a      	ldr	r2, [r3, #8]
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8005d80:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	689a      	ldr	r2, [r3, #8]
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	f022 0202 	bic.w	r2, r2, #2
 8005d90:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	6899      	ldr	r1, [r3, #8]
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	699b      	ldr	r3, [r3, #24]
 8005d9c:	005a      	lsls	r2, r3, #1
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	430a      	orrs	r2, r1
 8005da4:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005dac:	2b00      	cmp	r3, #0
 8005dae:	d01b      	beq.n	8005de8 <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	685a      	ldr	r2, [r3, #4]
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005dbe:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	685a      	ldr	r2, [r3, #4]
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8005dce:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	6859      	ldr	r1, [r3, #4]
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005dda:	3b01      	subs	r3, #1
 8005ddc:	035a      	lsls	r2, r3, #13
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	430a      	orrs	r2, r1
 8005de4:	605a      	str	r2, [r3, #4]
 8005de6:	e007      	b.n	8005df8 <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	685a      	ldr	r2, [r3, #4]
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005df6:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8005e06:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	69db      	ldr	r3, [r3, #28]
 8005e12:	3b01      	subs	r3, #1
 8005e14:	051a      	lsls	r2, r3, #20
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	430a      	orrs	r2, r1
 8005e1c:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	689a      	ldr	r2, [r3, #8]
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8005e2c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	6899      	ldr	r1, [r3, #8]
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8005e3a:	025a      	lsls	r2, r3, #9
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	430a      	orrs	r2, r1
 8005e42:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	689a      	ldr	r2, [r3, #8]
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005e52:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	6899      	ldr	r1, [r3, #8]
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	695b      	ldr	r3, [r3, #20]
 8005e5e:	029a      	lsls	r2, r3, #10
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	430a      	orrs	r2, r1
 8005e66:	609a      	str	r2, [r3, #8]
}
 8005e68:	bf00      	nop
 8005e6a:	370c      	adds	r7, #12
 8005e6c:	46bd      	mov	sp, r7
 8005e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e72:	4770      	bx	lr
 8005e74:	40012300 	.word	0x40012300
 8005e78:	0f000001 	.word	0x0f000001

08005e7c <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8005e7c:	b580      	push	{r7, lr}
 8005e7e:	b084      	sub	sp, #16
 8005e80:	af00      	add	r7, sp, #0
 8005e82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	d101      	bne.n	8005e8e <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8005e8a:	2301      	movs	r3, #1
 8005e8c:	e0ed      	b.n	800606a <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005e94:	b2db      	uxtb	r3, r3
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	d102      	bne.n	8005ea0 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8005e9a:	6878      	ldr	r0, [r7, #4]
 8005e9c:	f7fe fee0 	bl	8004c60 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	681a      	ldr	r2, [r3, #0]
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	f042 0201 	orr.w	r2, r2, #1
 8005eae:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005eb0:	f7ff fb86 	bl	80055c0 <HAL_GetTick>
 8005eb4:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8005eb6:	e012      	b.n	8005ede <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8005eb8:	f7ff fb82 	bl	80055c0 <HAL_GetTick>
 8005ebc:	4602      	mov	r2, r0
 8005ebe:	68fb      	ldr	r3, [r7, #12]
 8005ec0:	1ad3      	subs	r3, r2, r3
 8005ec2:	2b0a      	cmp	r3, #10
 8005ec4:	d90b      	bls.n	8005ede <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005eca:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	2205      	movs	r2, #5
 8005ed6:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8005eda:	2301      	movs	r3, #1
 8005edc:	e0c5      	b.n	800606a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	685b      	ldr	r3, [r3, #4]
 8005ee4:	f003 0301 	and.w	r3, r3, #1
 8005ee8:	2b00      	cmp	r3, #0
 8005eea:	d0e5      	beq.n	8005eb8 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	681a      	ldr	r2, [r3, #0]
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	f022 0202 	bic.w	r2, r2, #2
 8005efa:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005efc:	f7ff fb60 	bl	80055c0 <HAL_GetTick>
 8005f00:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8005f02:	e012      	b.n	8005f2a <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8005f04:	f7ff fb5c 	bl	80055c0 <HAL_GetTick>
 8005f08:	4602      	mov	r2, r0
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	1ad3      	subs	r3, r2, r3
 8005f0e:	2b0a      	cmp	r3, #10
 8005f10:	d90b      	bls.n	8005f2a <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f16:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	2205      	movs	r2, #5
 8005f22:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8005f26:	2301      	movs	r3, #1
 8005f28:	e09f      	b.n	800606a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	685b      	ldr	r3, [r3, #4]
 8005f30:	f003 0302 	and.w	r3, r3, #2
 8005f34:	2b00      	cmp	r3, #0
 8005f36:	d1e5      	bne.n	8005f04 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	7e1b      	ldrb	r3, [r3, #24]
 8005f3c:	2b01      	cmp	r3, #1
 8005f3e:	d108      	bne.n	8005f52 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	681a      	ldr	r2, [r3, #0]
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8005f4e:	601a      	str	r2, [r3, #0]
 8005f50:	e007      	b.n	8005f62 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	681a      	ldr	r2, [r3, #0]
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005f60:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	7e5b      	ldrb	r3, [r3, #25]
 8005f66:	2b01      	cmp	r3, #1
 8005f68:	d108      	bne.n	8005f7c <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	681a      	ldr	r2, [r3, #0]
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005f78:	601a      	str	r2, [r3, #0]
 8005f7a:	e007      	b.n	8005f8c <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	681a      	ldr	r2, [r3, #0]
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005f8a:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	7e9b      	ldrb	r3, [r3, #26]
 8005f90:	2b01      	cmp	r3, #1
 8005f92:	d108      	bne.n	8005fa6 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	681a      	ldr	r2, [r3, #0]
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	f042 0220 	orr.w	r2, r2, #32
 8005fa2:	601a      	str	r2, [r3, #0]
 8005fa4:	e007      	b.n	8005fb6 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	681a      	ldr	r2, [r3, #0]
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	f022 0220 	bic.w	r2, r2, #32
 8005fb4:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	7edb      	ldrb	r3, [r3, #27]
 8005fba:	2b01      	cmp	r3, #1
 8005fbc:	d108      	bne.n	8005fd0 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	681a      	ldr	r2, [r3, #0]
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	f022 0210 	bic.w	r2, r2, #16
 8005fcc:	601a      	str	r2, [r3, #0]
 8005fce:	e007      	b.n	8005fe0 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	681a      	ldr	r2, [r3, #0]
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	f042 0210 	orr.w	r2, r2, #16
 8005fde:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	7f1b      	ldrb	r3, [r3, #28]
 8005fe4:	2b01      	cmp	r3, #1
 8005fe6:	d108      	bne.n	8005ffa <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	681a      	ldr	r2, [r3, #0]
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	f042 0208 	orr.w	r2, r2, #8
 8005ff6:	601a      	str	r2, [r3, #0]
 8005ff8:	e007      	b.n	800600a <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	681a      	ldr	r2, [r3, #0]
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	f022 0208 	bic.w	r2, r2, #8
 8006008:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	7f5b      	ldrb	r3, [r3, #29]
 800600e:	2b01      	cmp	r3, #1
 8006010:	d108      	bne.n	8006024 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	681a      	ldr	r2, [r3, #0]
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	f042 0204 	orr.w	r2, r2, #4
 8006020:	601a      	str	r2, [r3, #0]
 8006022:	e007      	b.n	8006034 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	681a      	ldr	r2, [r3, #0]
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	f022 0204 	bic.w	r2, r2, #4
 8006032:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	689a      	ldr	r2, [r3, #8]
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	68db      	ldr	r3, [r3, #12]
 800603c:	431a      	orrs	r2, r3
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	691b      	ldr	r3, [r3, #16]
 8006042:	431a      	orrs	r2, r3
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	695b      	ldr	r3, [r3, #20]
 8006048:	ea42 0103 	orr.w	r1, r2, r3
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	685b      	ldr	r3, [r3, #4]
 8006050:	1e5a      	subs	r2, r3, #1
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	430a      	orrs	r2, r1
 8006058:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	2200      	movs	r2, #0
 800605e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	2201      	movs	r2, #1
 8006064:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8006068:	2300      	movs	r3, #0
}
 800606a:	4618      	mov	r0, r3
 800606c:	3710      	adds	r7, #16
 800606e:	46bd      	mov	sp, r7
 8006070:	bd80      	pop	{r7, pc}
	...

08006074 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8006074:	b480      	push	{r7}
 8006076:	b087      	sub	sp, #28
 8006078:	af00      	add	r7, sp, #0
 800607a:	6078      	str	r0, [r7, #4]
 800607c:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	f893 3020 	ldrb.w	r3, [r3, #32]
 800608a:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 800608c:	7cfb      	ldrb	r3, [r7, #19]
 800608e:	2b01      	cmp	r3, #1
 8006090:	d003      	beq.n	800609a <HAL_CAN_ConfigFilter+0x26>
 8006092:	7cfb      	ldrb	r3, [r7, #19]
 8006094:	2b02      	cmp	r3, #2
 8006096:	f040 80be 	bne.w	8006216 <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 800609a:	4b65      	ldr	r3, [pc, #404]	; (8006230 <HAL_CAN_ConfigFilter+0x1bc>)
 800609c:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800609e:	697b      	ldr	r3, [r7, #20]
 80060a0:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80060a4:	f043 0201 	orr.w	r2, r3, #1
 80060a8:	697b      	ldr	r3, [r7, #20]
 80060aa:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 80060ae:	697b      	ldr	r3, [r7, #20]
 80060b0:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80060b4:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 80060b8:	697b      	ldr	r3, [r7, #20]
 80060ba:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 80060be:	697b      	ldr	r3, [r7, #20]
 80060c0:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80060c4:	683b      	ldr	r3, [r7, #0]
 80060c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060c8:	021b      	lsls	r3, r3, #8
 80060ca:	431a      	orrs	r2, r3
 80060cc:	697b      	ldr	r3, [r7, #20]
 80060ce:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 80060d2:	683b      	ldr	r3, [r7, #0]
 80060d4:	695b      	ldr	r3, [r3, #20]
 80060d6:	f003 031f 	and.w	r3, r3, #31
 80060da:	2201      	movs	r2, #1
 80060dc:	fa02 f303 	lsl.w	r3, r2, r3
 80060e0:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 80060e2:	697b      	ldr	r3, [r7, #20]
 80060e4:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	43db      	mvns	r3, r3
 80060ec:	401a      	ands	r2, r3
 80060ee:	697b      	ldr	r3, [r7, #20]
 80060f0:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 80060f4:	683b      	ldr	r3, [r7, #0]
 80060f6:	69db      	ldr	r3, [r3, #28]
 80060f8:	2b00      	cmp	r3, #0
 80060fa:	d123      	bne.n	8006144 <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 80060fc:	697b      	ldr	r3, [r7, #20]
 80060fe:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	43db      	mvns	r3, r3
 8006106:	401a      	ands	r2, r3
 8006108:	697b      	ldr	r3, [r7, #20]
 800610a:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800610e:	683b      	ldr	r3, [r7, #0]
 8006110:	68db      	ldr	r3, [r3, #12]
 8006112:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8006114:	683b      	ldr	r3, [r7, #0]
 8006116:	685b      	ldr	r3, [r3, #4]
 8006118:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800611a:	683a      	ldr	r2, [r7, #0]
 800611c:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800611e:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8006120:	697b      	ldr	r3, [r7, #20]
 8006122:	3248      	adds	r2, #72	; 0x48
 8006124:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8006128:	683b      	ldr	r3, [r7, #0]
 800612a:	689b      	ldr	r3, [r3, #8]
 800612c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 800612e:	683b      	ldr	r3, [r7, #0]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8006134:	683b      	ldr	r3, [r7, #0]
 8006136:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8006138:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800613a:	6979      	ldr	r1, [r7, #20]
 800613c:	3348      	adds	r3, #72	; 0x48
 800613e:	00db      	lsls	r3, r3, #3
 8006140:	440b      	add	r3, r1
 8006142:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8006144:	683b      	ldr	r3, [r7, #0]
 8006146:	69db      	ldr	r3, [r3, #28]
 8006148:	2b01      	cmp	r3, #1
 800614a:	d122      	bne.n	8006192 <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 800614c:	697b      	ldr	r3, [r7, #20]
 800614e:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	431a      	orrs	r2, r3
 8006156:	697b      	ldr	r3, [r7, #20]
 8006158:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800615c:	683b      	ldr	r3, [r7, #0]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8006162:	683b      	ldr	r3, [r7, #0]
 8006164:	685b      	ldr	r3, [r3, #4]
 8006166:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8006168:	683a      	ldr	r2, [r7, #0]
 800616a:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800616c:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800616e:	697b      	ldr	r3, [r7, #20]
 8006170:	3248      	adds	r2, #72	; 0x48
 8006172:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8006176:	683b      	ldr	r3, [r7, #0]
 8006178:	689b      	ldr	r3, [r3, #8]
 800617a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 800617c:	683b      	ldr	r3, [r7, #0]
 800617e:	68db      	ldr	r3, [r3, #12]
 8006180:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8006182:	683b      	ldr	r3, [r7, #0]
 8006184:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8006186:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8006188:	6979      	ldr	r1, [r7, #20]
 800618a:	3348      	adds	r3, #72	; 0x48
 800618c:	00db      	lsls	r3, r3, #3
 800618e:	440b      	add	r3, r1
 8006190:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8006192:	683b      	ldr	r3, [r7, #0]
 8006194:	699b      	ldr	r3, [r3, #24]
 8006196:	2b00      	cmp	r3, #0
 8006198:	d109      	bne.n	80061ae <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 800619a:	697b      	ldr	r3, [r7, #20]
 800619c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	43db      	mvns	r3, r3
 80061a4:	401a      	ands	r2, r3
 80061a6:	697b      	ldr	r3, [r7, #20]
 80061a8:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 80061ac:	e007      	b.n	80061be <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 80061ae:	697b      	ldr	r3, [r7, #20]
 80061b0:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	431a      	orrs	r2, r3
 80061b8:	697b      	ldr	r3, [r7, #20]
 80061ba:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 80061be:	683b      	ldr	r3, [r7, #0]
 80061c0:	691b      	ldr	r3, [r3, #16]
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d109      	bne.n	80061da <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 80061c6:	697b      	ldr	r3, [r7, #20]
 80061c8:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	43db      	mvns	r3, r3
 80061d0:	401a      	ands	r2, r3
 80061d2:	697b      	ldr	r3, [r7, #20]
 80061d4:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 80061d8:	e007      	b.n	80061ea <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 80061da:	697b      	ldr	r3, [r7, #20]
 80061dc:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	431a      	orrs	r2, r3
 80061e4:	697b      	ldr	r3, [r7, #20]
 80061e6:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 80061ea:	683b      	ldr	r3, [r7, #0]
 80061ec:	6a1b      	ldr	r3, [r3, #32]
 80061ee:	2b01      	cmp	r3, #1
 80061f0:	d107      	bne.n	8006202 <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 80061f2:	697b      	ldr	r3, [r7, #20]
 80061f4:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	431a      	orrs	r2, r3
 80061fc:	697b      	ldr	r3, [r7, #20]
 80061fe:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8006202:	697b      	ldr	r3, [r7, #20]
 8006204:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006208:	f023 0201 	bic.w	r2, r3, #1
 800620c:	697b      	ldr	r3, [r7, #20]
 800620e:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8006212:	2300      	movs	r3, #0
 8006214:	e006      	b.n	8006224 <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800621a:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8006222:	2301      	movs	r3, #1
  }
}
 8006224:	4618      	mov	r0, r3
 8006226:	371c      	adds	r7, #28
 8006228:	46bd      	mov	sp, r7
 800622a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800622e:	4770      	bx	lr
 8006230:	40006400 	.word	0x40006400

08006234 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8006234:	b580      	push	{r7, lr}
 8006236:	b084      	sub	sp, #16
 8006238:	af00      	add	r7, sp, #0
 800623a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006242:	b2db      	uxtb	r3, r3
 8006244:	2b01      	cmp	r3, #1
 8006246:	d12e      	bne.n	80062a6 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	2202      	movs	r2, #2
 800624c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	681a      	ldr	r2, [r3, #0]
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	f022 0201 	bic.w	r2, r2, #1
 800625e:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8006260:	f7ff f9ae 	bl	80055c0 <HAL_GetTick>
 8006264:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8006266:	e012      	b.n	800628e <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8006268:	f7ff f9aa 	bl	80055c0 <HAL_GetTick>
 800626c:	4602      	mov	r2, r0
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	1ad3      	subs	r3, r2, r3
 8006272:	2b0a      	cmp	r3, #10
 8006274:	d90b      	bls.n	800628e <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800627a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	2205      	movs	r2, #5
 8006286:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 800628a:	2301      	movs	r3, #1
 800628c:	e012      	b.n	80062b4 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	685b      	ldr	r3, [r3, #4]
 8006294:	f003 0301 	and.w	r3, r3, #1
 8006298:	2b00      	cmp	r3, #0
 800629a:	d1e5      	bne.n	8006268 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	2200      	movs	r2, #0
 80062a0:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 80062a2:	2300      	movs	r3, #0
 80062a4:	e006      	b.n	80062b4 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062aa:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80062b2:	2301      	movs	r3, #1
  }
}
 80062b4:	4618      	mov	r0, r3
 80062b6:	3710      	adds	r7, #16
 80062b8:	46bd      	mov	sp, r7
 80062ba:	bd80      	pop	{r7, pc}

080062bc <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 80062bc:	b480      	push	{r7}
 80062be:	b089      	sub	sp, #36	; 0x24
 80062c0:	af00      	add	r7, sp, #0
 80062c2:	60f8      	str	r0, [r7, #12]
 80062c4:	60b9      	str	r1, [r7, #8]
 80062c6:	607a      	str	r2, [r7, #4]
 80062c8:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80062d0:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	689b      	ldr	r3, [r3, #8]
 80062d8:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 80062da:	7ffb      	ldrb	r3, [r7, #31]
 80062dc:	2b01      	cmp	r3, #1
 80062de:	d003      	beq.n	80062e8 <HAL_CAN_AddTxMessage+0x2c>
 80062e0:	7ffb      	ldrb	r3, [r7, #31]
 80062e2:	2b02      	cmp	r3, #2
 80062e4:	f040 80b8 	bne.w	8006458 <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80062e8:	69bb      	ldr	r3, [r7, #24]
 80062ea:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d10a      	bne.n	8006308 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80062f2:	69bb      	ldr	r3, [r7, #24]
 80062f4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80062f8:	2b00      	cmp	r3, #0
 80062fa:	d105      	bne.n	8006308 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 80062fc:	69bb      	ldr	r3, [r7, #24]
 80062fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8006302:	2b00      	cmp	r3, #0
 8006304:	f000 80a0 	beq.w	8006448 <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8006308:	69bb      	ldr	r3, [r7, #24]
 800630a:	0e1b      	lsrs	r3, r3, #24
 800630c:	f003 0303 	and.w	r3, r3, #3
 8006310:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 8006312:	697b      	ldr	r3, [r7, #20]
 8006314:	2b02      	cmp	r3, #2
 8006316:	d907      	bls.n	8006328 <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800631c:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8006324:	2301      	movs	r3, #1
 8006326:	e09e      	b.n	8006466 <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8006328:	2201      	movs	r2, #1
 800632a:	697b      	ldr	r3, [r7, #20]
 800632c:	409a      	lsls	r2, r3
 800632e:	683b      	ldr	r3, [r7, #0]
 8006330:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8006332:	68bb      	ldr	r3, [r7, #8]
 8006334:	689b      	ldr	r3, [r3, #8]
 8006336:	2b00      	cmp	r3, #0
 8006338:	d10d      	bne.n	8006356 <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800633a:	68bb      	ldr	r3, [r7, #8]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8006340:	68bb      	ldr	r3, [r7, #8]
 8006342:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8006344:	68f9      	ldr	r1, [r7, #12]
 8006346:	6809      	ldr	r1, [r1, #0]
 8006348:	431a      	orrs	r2, r3
 800634a:	697b      	ldr	r3, [r7, #20]
 800634c:	3318      	adds	r3, #24
 800634e:	011b      	lsls	r3, r3, #4
 8006350:	440b      	add	r3, r1
 8006352:	601a      	str	r2, [r3, #0]
 8006354:	e00f      	b.n	8006376 <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8006356:	68bb      	ldr	r3, [r7, #8]
 8006358:	685b      	ldr	r3, [r3, #4]
 800635a:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 800635c:	68bb      	ldr	r3, [r7, #8]
 800635e:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8006360:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8006362:	68bb      	ldr	r3, [r7, #8]
 8006364:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8006366:	68f9      	ldr	r1, [r7, #12]
 8006368:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 800636a:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800636c:	697b      	ldr	r3, [r7, #20]
 800636e:	3318      	adds	r3, #24
 8006370:	011b      	lsls	r3, r3, #4
 8006372:	440b      	add	r3, r1
 8006374:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	6819      	ldr	r1, [r3, #0]
 800637a:	68bb      	ldr	r3, [r7, #8]
 800637c:	691a      	ldr	r2, [r3, #16]
 800637e:	697b      	ldr	r3, [r7, #20]
 8006380:	3318      	adds	r3, #24
 8006382:	011b      	lsls	r3, r3, #4
 8006384:	440b      	add	r3, r1
 8006386:	3304      	adds	r3, #4
 8006388:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 800638a:	68bb      	ldr	r3, [r7, #8]
 800638c:	7d1b      	ldrb	r3, [r3, #20]
 800638e:	2b01      	cmp	r3, #1
 8006390:	d111      	bne.n	80063b6 <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	681a      	ldr	r2, [r3, #0]
 8006396:	697b      	ldr	r3, [r7, #20]
 8006398:	3318      	adds	r3, #24
 800639a:	011b      	lsls	r3, r3, #4
 800639c:	4413      	add	r3, r2
 800639e:	3304      	adds	r3, #4
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	68fa      	ldr	r2, [r7, #12]
 80063a4:	6811      	ldr	r1, [r2, #0]
 80063a6:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80063aa:	697b      	ldr	r3, [r7, #20]
 80063ac:	3318      	adds	r3, #24
 80063ae:	011b      	lsls	r3, r3, #4
 80063b0:	440b      	add	r3, r1
 80063b2:	3304      	adds	r3, #4
 80063b4:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	3307      	adds	r3, #7
 80063ba:	781b      	ldrb	r3, [r3, #0]
 80063bc:	061a      	lsls	r2, r3, #24
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	3306      	adds	r3, #6
 80063c2:	781b      	ldrb	r3, [r3, #0]
 80063c4:	041b      	lsls	r3, r3, #16
 80063c6:	431a      	orrs	r2, r3
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	3305      	adds	r3, #5
 80063cc:	781b      	ldrb	r3, [r3, #0]
 80063ce:	021b      	lsls	r3, r3, #8
 80063d0:	4313      	orrs	r3, r2
 80063d2:	687a      	ldr	r2, [r7, #4]
 80063d4:	3204      	adds	r2, #4
 80063d6:	7812      	ldrb	r2, [r2, #0]
 80063d8:	4610      	mov	r0, r2
 80063da:	68fa      	ldr	r2, [r7, #12]
 80063dc:	6811      	ldr	r1, [r2, #0]
 80063de:	ea43 0200 	orr.w	r2, r3, r0
 80063e2:	697b      	ldr	r3, [r7, #20]
 80063e4:	011b      	lsls	r3, r3, #4
 80063e6:	440b      	add	r3, r1
 80063e8:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 80063ec:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	3303      	adds	r3, #3
 80063f2:	781b      	ldrb	r3, [r3, #0]
 80063f4:	061a      	lsls	r2, r3, #24
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	3302      	adds	r3, #2
 80063fa:	781b      	ldrb	r3, [r3, #0]
 80063fc:	041b      	lsls	r3, r3, #16
 80063fe:	431a      	orrs	r2, r3
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	3301      	adds	r3, #1
 8006404:	781b      	ldrb	r3, [r3, #0]
 8006406:	021b      	lsls	r3, r3, #8
 8006408:	4313      	orrs	r3, r2
 800640a:	687a      	ldr	r2, [r7, #4]
 800640c:	7812      	ldrb	r2, [r2, #0]
 800640e:	4610      	mov	r0, r2
 8006410:	68fa      	ldr	r2, [r7, #12]
 8006412:	6811      	ldr	r1, [r2, #0]
 8006414:	ea43 0200 	orr.w	r2, r3, r0
 8006418:	697b      	ldr	r3, [r7, #20]
 800641a:	011b      	lsls	r3, r3, #4
 800641c:	440b      	add	r3, r1
 800641e:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8006422:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	681a      	ldr	r2, [r3, #0]
 8006428:	697b      	ldr	r3, [r7, #20]
 800642a:	3318      	adds	r3, #24
 800642c:	011b      	lsls	r3, r3, #4
 800642e:	4413      	add	r3, r2
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	68fa      	ldr	r2, [r7, #12]
 8006434:	6811      	ldr	r1, [r2, #0]
 8006436:	f043 0201 	orr.w	r2, r3, #1
 800643a:	697b      	ldr	r3, [r7, #20]
 800643c:	3318      	adds	r3, #24
 800643e:	011b      	lsls	r3, r3, #4
 8006440:	440b      	add	r3, r1
 8006442:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8006444:	2300      	movs	r3, #0
 8006446:	e00e      	b.n	8006466 <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800644c:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8006454:	2301      	movs	r3, #1
 8006456:	e006      	b.n	8006466 <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800645c:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8006464:	2301      	movs	r3, #1
  }
}
 8006466:	4618      	mov	r0, r3
 8006468:	3724      	adds	r7, #36	; 0x24
 800646a:	46bd      	mov	sp, r7
 800646c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006470:	4770      	bx	lr

08006472 <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(CAN_HandleTypeDef *hcan)
{
 8006472:	b480      	push	{r7}
 8006474:	b085      	sub	sp, #20
 8006476:	af00      	add	r7, sp, #0
 8006478:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 800647a:	2300      	movs	r3, #0
 800647c:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006484:	72fb      	strb	r3, [r7, #11]

  if ((state == HAL_CAN_STATE_READY) ||
 8006486:	7afb      	ldrb	r3, [r7, #11]
 8006488:	2b01      	cmp	r3, #1
 800648a:	d002      	beq.n	8006492 <HAL_CAN_GetTxMailboxesFreeLevel+0x20>
 800648c:	7afb      	ldrb	r3, [r7, #11]
 800648e:	2b02      	cmp	r3, #2
 8006490:	d11d      	bne.n	80064ce <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	689b      	ldr	r3, [r3, #8]
 8006498:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800649c:	2b00      	cmp	r3, #0
 800649e:	d002      	beq.n	80064a6 <HAL_CAN_GetTxMailboxesFreeLevel+0x34>
    {
      freelevel++;
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	3301      	adds	r3, #1
 80064a4:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	689b      	ldr	r3, [r3, #8]
 80064ac:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80064b0:	2b00      	cmp	r3, #0
 80064b2:	d002      	beq.n	80064ba <HAL_CAN_GetTxMailboxesFreeLevel+0x48>
    {
      freelevel++;
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	3301      	adds	r3, #1
 80064b8:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	689b      	ldr	r3, [r3, #8]
 80064c0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80064c4:	2b00      	cmp	r3, #0
 80064c6:	d002      	beq.n	80064ce <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
    {
      freelevel++;
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	3301      	adds	r3, #1
 80064cc:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 80064ce:	68fb      	ldr	r3, [r7, #12]
}
 80064d0:	4618      	mov	r0, r3
 80064d2:	3714      	adds	r7, #20
 80064d4:	46bd      	mov	sp, r7
 80064d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064da:	4770      	bx	lr

080064dc <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 80064dc:	b480      	push	{r7}
 80064de:	b087      	sub	sp, #28
 80064e0:	af00      	add	r7, sp, #0
 80064e2:	60f8      	str	r0, [r7, #12]
 80064e4:	60b9      	str	r1, [r7, #8]
 80064e6:	607a      	str	r2, [r7, #4]
 80064e8:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	f893 3020 	ldrb.w	r3, [r3, #32]
 80064f0:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 80064f2:	7dfb      	ldrb	r3, [r7, #23]
 80064f4:	2b01      	cmp	r3, #1
 80064f6:	d003      	beq.n	8006500 <HAL_CAN_GetRxMessage+0x24>
 80064f8:	7dfb      	ldrb	r3, [r7, #23]
 80064fa:	2b02      	cmp	r3, #2
 80064fc:	f040 80f3 	bne.w	80066e6 <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8006500:	68bb      	ldr	r3, [r7, #8]
 8006502:	2b00      	cmp	r3, #0
 8006504:	d10e      	bne.n	8006524 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	68db      	ldr	r3, [r3, #12]
 800650c:	f003 0303 	and.w	r3, r3, #3
 8006510:	2b00      	cmp	r3, #0
 8006512:	d116      	bne.n	8006542 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006518:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8006520:	2301      	movs	r3, #1
 8006522:	e0e7      	b.n	80066f4 <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	691b      	ldr	r3, [r3, #16]
 800652a:	f003 0303 	and.w	r3, r3, #3
 800652e:	2b00      	cmp	r3, #0
 8006530:	d107      	bne.n	8006542 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006536:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 800653e:	2301      	movs	r3, #1
 8006540:	e0d8      	b.n	80066f4 <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	681a      	ldr	r2, [r3, #0]
 8006546:	68bb      	ldr	r3, [r7, #8]
 8006548:	331b      	adds	r3, #27
 800654a:	011b      	lsls	r3, r3, #4
 800654c:	4413      	add	r3, r2
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	f003 0204 	and.w	r2, r3, #4
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	689b      	ldr	r3, [r3, #8]
 800655c:	2b00      	cmp	r3, #0
 800655e:	d10c      	bne.n	800657a <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	681a      	ldr	r2, [r3, #0]
 8006564:	68bb      	ldr	r3, [r7, #8]
 8006566:	331b      	adds	r3, #27
 8006568:	011b      	lsls	r3, r3, #4
 800656a:	4413      	add	r3, r2
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	0d5b      	lsrs	r3, r3, #21
 8006570:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	601a      	str	r2, [r3, #0]
 8006578:	e00b      	b.n	8006592 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	681a      	ldr	r2, [r3, #0]
 800657e:	68bb      	ldr	r3, [r7, #8]
 8006580:	331b      	adds	r3, #27
 8006582:	011b      	lsls	r3, r3, #4
 8006584:	4413      	add	r3, r2
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	08db      	lsrs	r3, r3, #3
 800658a:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	681a      	ldr	r2, [r3, #0]
 8006596:	68bb      	ldr	r3, [r7, #8]
 8006598:	331b      	adds	r3, #27
 800659a:	011b      	lsls	r3, r3, #4
 800659c:	4413      	add	r3, r2
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	f003 0202 	and.w	r2, r3, #2
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 80065a8:	68fb      	ldr	r3, [r7, #12]
 80065aa:	681a      	ldr	r2, [r3, #0]
 80065ac:	68bb      	ldr	r3, [r7, #8]
 80065ae:	331b      	adds	r3, #27
 80065b0:	011b      	lsls	r3, r3, #4
 80065b2:	4413      	add	r3, r2
 80065b4:	3304      	adds	r3, #4
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	f003 020f 	and.w	r2, r3, #15
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	681a      	ldr	r2, [r3, #0]
 80065c4:	68bb      	ldr	r3, [r7, #8]
 80065c6:	331b      	adds	r3, #27
 80065c8:	011b      	lsls	r3, r3, #4
 80065ca:	4413      	add	r3, r2
 80065cc:	3304      	adds	r3, #4
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	0a1b      	lsrs	r3, r3, #8
 80065d2:	b2da      	uxtb	r2, r3
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	681a      	ldr	r2, [r3, #0]
 80065dc:	68bb      	ldr	r3, [r7, #8]
 80065de:	331b      	adds	r3, #27
 80065e0:	011b      	lsls	r3, r3, #4
 80065e2:	4413      	add	r3, r2
 80065e4:	3304      	adds	r3, #4
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	0c1b      	lsrs	r3, r3, #16
 80065ea:	b29a      	uxth	r2, r3
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	681a      	ldr	r2, [r3, #0]
 80065f4:	68bb      	ldr	r3, [r7, #8]
 80065f6:	011b      	lsls	r3, r3, #4
 80065f8:	4413      	add	r3, r2
 80065fa:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	b2da      	uxtb	r2, r3
 8006602:	683b      	ldr	r3, [r7, #0]
 8006604:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	681a      	ldr	r2, [r3, #0]
 800660a:	68bb      	ldr	r3, [r7, #8]
 800660c:	011b      	lsls	r3, r3, #4
 800660e:	4413      	add	r3, r2
 8006610:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	0a1a      	lsrs	r2, r3, #8
 8006618:	683b      	ldr	r3, [r7, #0]
 800661a:	3301      	adds	r3, #1
 800661c:	b2d2      	uxtb	r2, r2
 800661e:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	681a      	ldr	r2, [r3, #0]
 8006624:	68bb      	ldr	r3, [r7, #8]
 8006626:	011b      	lsls	r3, r3, #4
 8006628:	4413      	add	r3, r2
 800662a:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	0c1a      	lsrs	r2, r3, #16
 8006632:	683b      	ldr	r3, [r7, #0]
 8006634:	3302      	adds	r3, #2
 8006636:	b2d2      	uxtb	r2, r2
 8006638:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	681a      	ldr	r2, [r3, #0]
 800663e:	68bb      	ldr	r3, [r7, #8]
 8006640:	011b      	lsls	r3, r3, #4
 8006642:	4413      	add	r3, r2
 8006644:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	0e1a      	lsrs	r2, r3, #24
 800664c:	683b      	ldr	r3, [r7, #0]
 800664e:	3303      	adds	r3, #3
 8006650:	b2d2      	uxtb	r2, r2
 8006652:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	681a      	ldr	r2, [r3, #0]
 8006658:	68bb      	ldr	r3, [r7, #8]
 800665a:	011b      	lsls	r3, r3, #4
 800665c:	4413      	add	r3, r2
 800665e:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8006662:	681a      	ldr	r2, [r3, #0]
 8006664:	683b      	ldr	r3, [r7, #0]
 8006666:	3304      	adds	r3, #4
 8006668:	b2d2      	uxtb	r2, r2
 800666a:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	681a      	ldr	r2, [r3, #0]
 8006670:	68bb      	ldr	r3, [r7, #8]
 8006672:	011b      	lsls	r3, r3, #4
 8006674:	4413      	add	r3, r2
 8006676:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	0a1a      	lsrs	r2, r3, #8
 800667e:	683b      	ldr	r3, [r7, #0]
 8006680:	3305      	adds	r3, #5
 8006682:	b2d2      	uxtb	r2, r2
 8006684:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	681a      	ldr	r2, [r3, #0]
 800668a:	68bb      	ldr	r3, [r7, #8]
 800668c:	011b      	lsls	r3, r3, #4
 800668e:	4413      	add	r3, r2
 8006690:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	0c1a      	lsrs	r2, r3, #16
 8006698:	683b      	ldr	r3, [r7, #0]
 800669a:	3306      	adds	r3, #6
 800669c:	b2d2      	uxtb	r2, r2
 800669e:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	681a      	ldr	r2, [r3, #0]
 80066a4:	68bb      	ldr	r3, [r7, #8]
 80066a6:	011b      	lsls	r3, r3, #4
 80066a8:	4413      	add	r3, r2
 80066aa:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	0e1a      	lsrs	r2, r3, #24
 80066b2:	683b      	ldr	r3, [r7, #0]
 80066b4:	3307      	adds	r3, #7
 80066b6:	b2d2      	uxtb	r2, r2
 80066b8:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80066ba:	68bb      	ldr	r3, [r7, #8]
 80066bc:	2b00      	cmp	r3, #0
 80066be:	d108      	bne.n	80066d2 <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	68da      	ldr	r2, [r3, #12]
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	f042 0220 	orr.w	r2, r2, #32
 80066ce:	60da      	str	r2, [r3, #12]
 80066d0:	e007      	b.n	80066e2 <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 80066d2:	68fb      	ldr	r3, [r7, #12]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	691a      	ldr	r2, [r3, #16]
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	f042 0220 	orr.w	r2, r2, #32
 80066e0:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 80066e2:	2300      	movs	r3, #0
 80066e4:	e006      	b.n	80066f4 <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066ea:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80066f2:	2301      	movs	r3, #1
  }
}
 80066f4:	4618      	mov	r0, r3
 80066f6:	371c      	adds	r7, #28
 80066f8:	46bd      	mov	sp, r7
 80066fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066fe:	4770      	bx	lr

08006700 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8006700:	b480      	push	{r7}
 8006702:	b085      	sub	sp, #20
 8006704:	af00      	add	r7, sp, #0
 8006706:	6078      	str	r0, [r7, #4]
 8006708:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006710:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8006712:	7bfb      	ldrb	r3, [r7, #15]
 8006714:	2b01      	cmp	r3, #1
 8006716:	d002      	beq.n	800671e <HAL_CAN_ActivateNotification+0x1e>
 8006718:	7bfb      	ldrb	r3, [r7, #15]
 800671a:	2b02      	cmp	r3, #2
 800671c:	d109      	bne.n	8006732 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	6959      	ldr	r1, [r3, #20]
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	683a      	ldr	r2, [r7, #0]
 800672a:	430a      	orrs	r2, r1
 800672c:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 800672e:	2300      	movs	r3, #0
 8006730:	e006      	b.n	8006740 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006736:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800673e:	2301      	movs	r3, #1
  }
}
 8006740:	4618      	mov	r0, r3
 8006742:	3714      	adds	r7, #20
 8006744:	46bd      	mov	sp, r7
 8006746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800674a:	4770      	bx	lr

0800674c <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 800674c:	b580      	push	{r7, lr}
 800674e:	b08a      	sub	sp, #40	; 0x28
 8006750:	af00      	add	r7, sp, #0
 8006752:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8006754:	2300      	movs	r3, #0
 8006756:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	695b      	ldr	r3, [r3, #20]
 800675e:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	685b      	ldr	r3, [r3, #4]
 8006766:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	689b      	ldr	r3, [r3, #8]
 800676e:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	68db      	ldr	r3, [r3, #12]
 8006776:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	691b      	ldr	r3, [r3, #16]
 800677e:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	699b      	ldr	r3, [r3, #24]
 8006786:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8006788:	6a3b      	ldr	r3, [r7, #32]
 800678a:	f003 0301 	and.w	r3, r3, #1
 800678e:	2b00      	cmp	r3, #0
 8006790:	d07c      	beq.n	800688c <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8006792:	69bb      	ldr	r3, [r7, #24]
 8006794:	f003 0301 	and.w	r3, r3, #1
 8006798:	2b00      	cmp	r3, #0
 800679a:	d023      	beq.n	80067e4 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	2201      	movs	r2, #1
 80067a2:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80067a4:	69bb      	ldr	r3, [r7, #24]
 80067a6:	f003 0302 	and.w	r3, r3, #2
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	d003      	beq.n	80067b6 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 80067ae:	6878      	ldr	r0, [r7, #4]
 80067b0:	f000 f983 	bl	8006aba <HAL_CAN_TxMailbox0CompleteCallback>
 80067b4:	e016      	b.n	80067e4 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 80067b6:	69bb      	ldr	r3, [r7, #24]
 80067b8:	f003 0304 	and.w	r3, r3, #4
 80067bc:	2b00      	cmp	r3, #0
 80067be:	d004      	beq.n	80067ca <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 80067c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067c2:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80067c6:	627b      	str	r3, [r7, #36]	; 0x24
 80067c8:	e00c      	b.n	80067e4 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 80067ca:	69bb      	ldr	r3, [r7, #24]
 80067cc:	f003 0308 	and.w	r3, r3, #8
 80067d0:	2b00      	cmp	r3, #0
 80067d2:	d004      	beq.n	80067de <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 80067d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067d6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80067da:	627b      	str	r3, [r7, #36]	; 0x24
 80067dc:	e002      	b.n	80067e4 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 80067de:	6878      	ldr	r0, [r7, #4]
 80067e0:	f000 f989 	bl	8006af6 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 80067e4:	69bb      	ldr	r3, [r7, #24]
 80067e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d024      	beq.n	8006838 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80067f6:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 80067f8:	69bb      	ldr	r3, [r7, #24]
 80067fa:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80067fe:	2b00      	cmp	r3, #0
 8006800:	d003      	beq.n	800680a <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8006802:	6878      	ldr	r0, [r7, #4]
 8006804:	f000 f963 	bl	8006ace <HAL_CAN_TxMailbox1CompleteCallback>
 8006808:	e016      	b.n	8006838 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 800680a:	69bb      	ldr	r3, [r7, #24]
 800680c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006810:	2b00      	cmp	r3, #0
 8006812:	d004      	beq.n	800681e <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8006814:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006816:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800681a:	627b      	str	r3, [r7, #36]	; 0x24
 800681c:	e00c      	b.n	8006838 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 800681e:	69bb      	ldr	r3, [r7, #24]
 8006820:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006824:	2b00      	cmp	r3, #0
 8006826:	d004      	beq.n	8006832 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8006828:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800682a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800682e:	627b      	str	r3, [r7, #36]	; 0x24
 8006830:	e002      	b.n	8006838 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8006832:	6878      	ldr	r0, [r7, #4]
 8006834:	f000 f969 	bl	8006b0a <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8006838:	69bb      	ldr	r3, [r7, #24]
 800683a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800683e:	2b00      	cmp	r3, #0
 8006840:	d024      	beq.n	800688c <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800684a:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 800684c:	69bb      	ldr	r3, [r7, #24]
 800684e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006852:	2b00      	cmp	r3, #0
 8006854:	d003      	beq.n	800685e <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8006856:	6878      	ldr	r0, [r7, #4]
 8006858:	f000 f943 	bl	8006ae2 <HAL_CAN_TxMailbox2CompleteCallback>
 800685c:	e016      	b.n	800688c <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 800685e:	69bb      	ldr	r3, [r7, #24]
 8006860:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006864:	2b00      	cmp	r3, #0
 8006866:	d004      	beq.n	8006872 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8006868:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800686a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800686e:	627b      	str	r3, [r7, #36]	; 0x24
 8006870:	e00c      	b.n	800688c <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8006872:	69bb      	ldr	r3, [r7, #24]
 8006874:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006878:	2b00      	cmp	r3, #0
 800687a:	d004      	beq.n	8006886 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 800687c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800687e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006882:	627b      	str	r3, [r7, #36]	; 0x24
 8006884:	e002      	b.n	800688c <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8006886:	6878      	ldr	r0, [r7, #4]
 8006888:	f000 f949 	bl	8006b1e <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 800688c:	6a3b      	ldr	r3, [r7, #32]
 800688e:	f003 0308 	and.w	r3, r3, #8
 8006892:	2b00      	cmp	r3, #0
 8006894:	d00c      	beq.n	80068b0 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8006896:	697b      	ldr	r3, [r7, #20]
 8006898:	f003 0310 	and.w	r3, r3, #16
 800689c:	2b00      	cmp	r3, #0
 800689e:	d007      	beq.n	80068b0 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 80068a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068a2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80068a6:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	2210      	movs	r2, #16
 80068ae:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 80068b0:	6a3b      	ldr	r3, [r7, #32]
 80068b2:	f003 0304 	and.w	r3, r3, #4
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	d00b      	beq.n	80068d2 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 80068ba:	697b      	ldr	r3, [r7, #20]
 80068bc:	f003 0308 	and.w	r3, r3, #8
 80068c0:	2b00      	cmp	r3, #0
 80068c2:	d006      	beq.n	80068d2 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	2208      	movs	r2, #8
 80068ca:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 80068cc:	6878      	ldr	r0, [r7, #4]
 80068ce:	f000 f930 	bl	8006b32 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 80068d2:	6a3b      	ldr	r3, [r7, #32]
 80068d4:	f003 0302 	and.w	r3, r3, #2
 80068d8:	2b00      	cmp	r3, #0
 80068da:	d009      	beq.n	80068f0 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	68db      	ldr	r3, [r3, #12]
 80068e2:	f003 0303 	and.w	r3, r3, #3
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	d002      	beq.n	80068f0 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 80068ea:	6878      	ldr	r0, [r7, #4]
 80068ec:	f7fc fd44 	bl	8003378 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 80068f0:	6a3b      	ldr	r3, [r7, #32]
 80068f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	d00c      	beq.n	8006914 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 80068fa:	693b      	ldr	r3, [r7, #16]
 80068fc:	f003 0310 	and.w	r3, r3, #16
 8006900:	2b00      	cmp	r3, #0
 8006902:	d007      	beq.n	8006914 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8006904:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006906:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800690a:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	2210      	movs	r2, #16
 8006912:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8006914:	6a3b      	ldr	r3, [r7, #32]
 8006916:	f003 0320 	and.w	r3, r3, #32
 800691a:	2b00      	cmp	r3, #0
 800691c:	d00b      	beq.n	8006936 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 800691e:	693b      	ldr	r3, [r7, #16]
 8006920:	f003 0308 	and.w	r3, r3, #8
 8006924:	2b00      	cmp	r3, #0
 8006926:	d006      	beq.n	8006936 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	2208      	movs	r2, #8
 800692e:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8006930:	6878      	ldr	r0, [r7, #4]
 8006932:	f000 f912 	bl	8006b5a <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8006936:	6a3b      	ldr	r3, [r7, #32]
 8006938:	f003 0310 	and.w	r3, r3, #16
 800693c:	2b00      	cmp	r3, #0
 800693e:	d009      	beq.n	8006954 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	691b      	ldr	r3, [r3, #16]
 8006946:	f003 0303 	and.w	r3, r3, #3
 800694a:	2b00      	cmp	r3, #0
 800694c:	d002      	beq.n	8006954 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 800694e:	6878      	ldr	r0, [r7, #4]
 8006950:	f000 f8f9 	bl	8006b46 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8006954:	6a3b      	ldr	r3, [r7, #32]
 8006956:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800695a:	2b00      	cmp	r3, #0
 800695c:	d00b      	beq.n	8006976 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 800695e:	69fb      	ldr	r3, [r7, #28]
 8006960:	f003 0310 	and.w	r3, r3, #16
 8006964:	2b00      	cmp	r3, #0
 8006966:	d006      	beq.n	8006976 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	2210      	movs	r2, #16
 800696e:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8006970:	6878      	ldr	r0, [r7, #4]
 8006972:	f000 f8fc 	bl	8006b6e <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8006976:	6a3b      	ldr	r3, [r7, #32]
 8006978:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800697c:	2b00      	cmp	r3, #0
 800697e:	d00b      	beq.n	8006998 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8006980:	69fb      	ldr	r3, [r7, #28]
 8006982:	f003 0308 	and.w	r3, r3, #8
 8006986:	2b00      	cmp	r3, #0
 8006988:	d006      	beq.n	8006998 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	2208      	movs	r2, #8
 8006990:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8006992:	6878      	ldr	r0, [r7, #4]
 8006994:	f000 f8f5 	bl	8006b82 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8006998:	6a3b      	ldr	r3, [r7, #32]
 800699a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800699e:	2b00      	cmp	r3, #0
 80069a0:	d07b      	beq.n	8006a9a <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 80069a2:	69fb      	ldr	r3, [r7, #28]
 80069a4:	f003 0304 	and.w	r3, r3, #4
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	d072      	beq.n	8006a92 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80069ac:	6a3b      	ldr	r3, [r7, #32]
 80069ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	d008      	beq.n	80069c8 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 80069b6:	68fb      	ldr	r3, [r7, #12]
 80069b8:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80069bc:	2b00      	cmp	r3, #0
 80069be:	d003      	beq.n	80069c8 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 80069c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069c2:	f043 0301 	orr.w	r3, r3, #1
 80069c6:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80069c8:	6a3b      	ldr	r3, [r7, #32]
 80069ca:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	d008      	beq.n	80069e4 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 80069d2:	68fb      	ldr	r3, [r7, #12]
 80069d4:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80069d8:	2b00      	cmp	r3, #0
 80069da:	d003      	beq.n	80069e4 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 80069dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069de:	f043 0302 	orr.w	r3, r3, #2
 80069e2:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80069e4:	6a3b      	ldr	r3, [r7, #32]
 80069e6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80069ea:	2b00      	cmp	r3, #0
 80069ec:	d008      	beq.n	8006a00 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 80069ee:	68fb      	ldr	r3, [r7, #12]
 80069f0:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80069f4:	2b00      	cmp	r3, #0
 80069f6:	d003      	beq.n	8006a00 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 80069f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069fa:	f043 0304 	orr.w	r3, r3, #4
 80069fe:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8006a00:	6a3b      	ldr	r3, [r7, #32]
 8006a02:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	d043      	beq.n	8006a92 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8006a10:	2b00      	cmp	r3, #0
 8006a12:	d03e      	beq.n	8006a92 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8006a14:	68fb      	ldr	r3, [r7, #12]
 8006a16:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8006a1a:	2b60      	cmp	r3, #96	; 0x60
 8006a1c:	d02b      	beq.n	8006a76 <HAL_CAN_IRQHandler+0x32a>
 8006a1e:	2b60      	cmp	r3, #96	; 0x60
 8006a20:	d82e      	bhi.n	8006a80 <HAL_CAN_IRQHandler+0x334>
 8006a22:	2b50      	cmp	r3, #80	; 0x50
 8006a24:	d022      	beq.n	8006a6c <HAL_CAN_IRQHandler+0x320>
 8006a26:	2b50      	cmp	r3, #80	; 0x50
 8006a28:	d82a      	bhi.n	8006a80 <HAL_CAN_IRQHandler+0x334>
 8006a2a:	2b40      	cmp	r3, #64	; 0x40
 8006a2c:	d019      	beq.n	8006a62 <HAL_CAN_IRQHandler+0x316>
 8006a2e:	2b40      	cmp	r3, #64	; 0x40
 8006a30:	d826      	bhi.n	8006a80 <HAL_CAN_IRQHandler+0x334>
 8006a32:	2b30      	cmp	r3, #48	; 0x30
 8006a34:	d010      	beq.n	8006a58 <HAL_CAN_IRQHandler+0x30c>
 8006a36:	2b30      	cmp	r3, #48	; 0x30
 8006a38:	d822      	bhi.n	8006a80 <HAL_CAN_IRQHandler+0x334>
 8006a3a:	2b10      	cmp	r3, #16
 8006a3c:	d002      	beq.n	8006a44 <HAL_CAN_IRQHandler+0x2f8>
 8006a3e:	2b20      	cmp	r3, #32
 8006a40:	d005      	beq.n	8006a4e <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8006a42:	e01d      	b.n	8006a80 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8006a44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a46:	f043 0308 	orr.w	r3, r3, #8
 8006a4a:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8006a4c:	e019      	b.n	8006a82 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8006a4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a50:	f043 0310 	orr.w	r3, r3, #16
 8006a54:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8006a56:	e014      	b.n	8006a82 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8006a58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a5a:	f043 0320 	orr.w	r3, r3, #32
 8006a5e:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8006a60:	e00f      	b.n	8006a82 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8006a62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a64:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006a68:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8006a6a:	e00a      	b.n	8006a82 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8006a6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a6e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006a72:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8006a74:	e005      	b.n	8006a82 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8006a76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a78:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006a7c:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8006a7e:	e000      	b.n	8006a82 <HAL_CAN_IRQHandler+0x336>
            break;
 8006a80:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	699a      	ldr	r2, [r3, #24]
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8006a90:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	2204      	movs	r2, #4
 8006a98:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8006a9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a9c:	2b00      	cmp	r3, #0
 8006a9e:	d008      	beq.n	8006ab2 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006aa4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006aa6:	431a      	orrs	r2, r3
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8006aac:	6878      	ldr	r0, [r7, #4]
 8006aae:	f000 f872 	bl	8006b96 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8006ab2:	bf00      	nop
 8006ab4:	3728      	adds	r7, #40	; 0x28
 8006ab6:	46bd      	mov	sp, r7
 8006ab8:	bd80      	pop	{r7, pc}

08006aba <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8006aba:	b480      	push	{r7}
 8006abc:	b083      	sub	sp, #12
 8006abe:	af00      	add	r7, sp, #0
 8006ac0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8006ac2:	bf00      	nop
 8006ac4:	370c      	adds	r7, #12
 8006ac6:	46bd      	mov	sp, r7
 8006ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006acc:	4770      	bx	lr

08006ace <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8006ace:	b480      	push	{r7}
 8006ad0:	b083      	sub	sp, #12
 8006ad2:	af00      	add	r7, sp, #0
 8006ad4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8006ad6:	bf00      	nop
 8006ad8:	370c      	adds	r7, #12
 8006ada:	46bd      	mov	sp, r7
 8006adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ae0:	4770      	bx	lr

08006ae2 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8006ae2:	b480      	push	{r7}
 8006ae4:	b083      	sub	sp, #12
 8006ae6:	af00      	add	r7, sp, #0
 8006ae8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8006aea:	bf00      	nop
 8006aec:	370c      	adds	r7, #12
 8006aee:	46bd      	mov	sp, r7
 8006af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006af4:	4770      	bx	lr

08006af6 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8006af6:	b480      	push	{r7}
 8006af8:	b083      	sub	sp, #12
 8006afa:	af00      	add	r7, sp, #0
 8006afc:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8006afe:	bf00      	nop
 8006b00:	370c      	adds	r7, #12
 8006b02:	46bd      	mov	sp, r7
 8006b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b08:	4770      	bx	lr

08006b0a <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8006b0a:	b480      	push	{r7}
 8006b0c:	b083      	sub	sp, #12
 8006b0e:	af00      	add	r7, sp, #0
 8006b10:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8006b12:	bf00      	nop
 8006b14:	370c      	adds	r7, #12
 8006b16:	46bd      	mov	sp, r7
 8006b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b1c:	4770      	bx	lr

08006b1e <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8006b1e:	b480      	push	{r7}
 8006b20:	b083      	sub	sp, #12
 8006b22:	af00      	add	r7, sp, #0
 8006b24:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8006b26:	bf00      	nop
 8006b28:	370c      	adds	r7, #12
 8006b2a:	46bd      	mov	sp, r7
 8006b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b30:	4770      	bx	lr

08006b32 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8006b32:	b480      	push	{r7}
 8006b34:	b083      	sub	sp, #12
 8006b36:	af00      	add	r7, sp, #0
 8006b38:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8006b3a:	bf00      	nop
 8006b3c:	370c      	adds	r7, #12
 8006b3e:	46bd      	mov	sp, r7
 8006b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b44:	4770      	bx	lr

08006b46 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8006b46:	b480      	push	{r7}
 8006b48:	b083      	sub	sp, #12
 8006b4a:	af00      	add	r7, sp, #0
 8006b4c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8006b4e:	bf00      	nop
 8006b50:	370c      	adds	r7, #12
 8006b52:	46bd      	mov	sp, r7
 8006b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b58:	4770      	bx	lr

08006b5a <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8006b5a:	b480      	push	{r7}
 8006b5c:	b083      	sub	sp, #12
 8006b5e:	af00      	add	r7, sp, #0
 8006b60:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8006b62:	bf00      	nop
 8006b64:	370c      	adds	r7, #12
 8006b66:	46bd      	mov	sp, r7
 8006b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b6c:	4770      	bx	lr

08006b6e <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8006b6e:	b480      	push	{r7}
 8006b70:	b083      	sub	sp, #12
 8006b72:	af00      	add	r7, sp, #0
 8006b74:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8006b76:	bf00      	nop
 8006b78:	370c      	adds	r7, #12
 8006b7a:	46bd      	mov	sp, r7
 8006b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b80:	4770      	bx	lr

08006b82 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8006b82:	b480      	push	{r7}
 8006b84:	b083      	sub	sp, #12
 8006b86:	af00      	add	r7, sp, #0
 8006b88:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8006b8a:	bf00      	nop
 8006b8c:	370c      	adds	r7, #12
 8006b8e:	46bd      	mov	sp, r7
 8006b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b94:	4770      	bx	lr

08006b96 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8006b96:	b480      	push	{r7}
 8006b98:	b083      	sub	sp, #12
 8006b9a:	af00      	add	r7, sp, #0
 8006b9c:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8006b9e:	bf00      	nop
 8006ba0:	370c      	adds	r7, #12
 8006ba2:	46bd      	mov	sp, r7
 8006ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ba8:	4770      	bx	lr
	...

08006bac <__NVIC_SetPriorityGrouping>:
{
 8006bac:	b480      	push	{r7}
 8006bae:	b085      	sub	sp, #20
 8006bb0:	af00      	add	r7, sp, #0
 8006bb2:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	f003 0307 	and.w	r3, r3, #7
 8006bba:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006bbc:	4b0b      	ldr	r3, [pc, #44]	; (8006bec <__NVIC_SetPriorityGrouping+0x40>)
 8006bbe:	68db      	ldr	r3, [r3, #12]
 8006bc0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006bc2:	68ba      	ldr	r2, [r7, #8]
 8006bc4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8006bc8:	4013      	ands	r3, r2
 8006bca:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006bcc:	68fb      	ldr	r3, [r7, #12]
 8006bce:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006bd0:	68bb      	ldr	r3, [r7, #8]
 8006bd2:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8006bd4:	4b06      	ldr	r3, [pc, #24]	; (8006bf0 <__NVIC_SetPriorityGrouping+0x44>)
 8006bd6:	4313      	orrs	r3, r2
 8006bd8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8006bda:	4a04      	ldr	r2, [pc, #16]	; (8006bec <__NVIC_SetPriorityGrouping+0x40>)
 8006bdc:	68bb      	ldr	r3, [r7, #8]
 8006bde:	60d3      	str	r3, [r2, #12]
}
 8006be0:	bf00      	nop
 8006be2:	3714      	adds	r7, #20
 8006be4:	46bd      	mov	sp, r7
 8006be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bea:	4770      	bx	lr
 8006bec:	e000ed00 	.word	0xe000ed00
 8006bf0:	05fa0000 	.word	0x05fa0000

08006bf4 <__NVIC_GetPriorityGrouping>:
{
 8006bf4:	b480      	push	{r7}
 8006bf6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006bf8:	4b04      	ldr	r3, [pc, #16]	; (8006c0c <__NVIC_GetPriorityGrouping+0x18>)
 8006bfa:	68db      	ldr	r3, [r3, #12]
 8006bfc:	0a1b      	lsrs	r3, r3, #8
 8006bfe:	f003 0307 	and.w	r3, r3, #7
}
 8006c02:	4618      	mov	r0, r3
 8006c04:	46bd      	mov	sp, r7
 8006c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c0a:	4770      	bx	lr
 8006c0c:	e000ed00 	.word	0xe000ed00

08006c10 <__NVIC_EnableIRQ>:
{
 8006c10:	b480      	push	{r7}
 8006c12:	b083      	sub	sp, #12
 8006c14:	af00      	add	r7, sp, #0
 8006c16:	4603      	mov	r3, r0
 8006c18:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006c1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006c1e:	2b00      	cmp	r3, #0
 8006c20:	db0b      	blt.n	8006c3a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006c22:	79fb      	ldrb	r3, [r7, #7]
 8006c24:	f003 021f 	and.w	r2, r3, #31
 8006c28:	4907      	ldr	r1, [pc, #28]	; (8006c48 <__NVIC_EnableIRQ+0x38>)
 8006c2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006c2e:	095b      	lsrs	r3, r3, #5
 8006c30:	2001      	movs	r0, #1
 8006c32:	fa00 f202 	lsl.w	r2, r0, r2
 8006c36:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8006c3a:	bf00      	nop
 8006c3c:	370c      	adds	r7, #12
 8006c3e:	46bd      	mov	sp, r7
 8006c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c44:	4770      	bx	lr
 8006c46:	bf00      	nop
 8006c48:	e000e100 	.word	0xe000e100

08006c4c <__NVIC_DisableIRQ>:
{
 8006c4c:	b480      	push	{r7}
 8006c4e:	b083      	sub	sp, #12
 8006c50:	af00      	add	r7, sp, #0
 8006c52:	4603      	mov	r3, r0
 8006c54:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006c56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006c5a:	2b00      	cmp	r3, #0
 8006c5c:	db12      	blt.n	8006c84 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006c5e:	79fb      	ldrb	r3, [r7, #7]
 8006c60:	f003 021f 	and.w	r2, r3, #31
 8006c64:	490a      	ldr	r1, [pc, #40]	; (8006c90 <__NVIC_DisableIRQ+0x44>)
 8006c66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006c6a:	095b      	lsrs	r3, r3, #5
 8006c6c:	2001      	movs	r0, #1
 8006c6e:	fa00 f202 	lsl.w	r2, r0, r2
 8006c72:	3320      	adds	r3, #32
 8006c74:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8006c78:	f3bf 8f4f 	dsb	sy
}
 8006c7c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8006c7e:	f3bf 8f6f 	isb	sy
}
 8006c82:	bf00      	nop
}
 8006c84:	bf00      	nop
 8006c86:	370c      	adds	r7, #12
 8006c88:	46bd      	mov	sp, r7
 8006c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c8e:	4770      	bx	lr
 8006c90:	e000e100 	.word	0xe000e100

08006c94 <__NVIC_SetPriority>:
{
 8006c94:	b480      	push	{r7}
 8006c96:	b083      	sub	sp, #12
 8006c98:	af00      	add	r7, sp, #0
 8006c9a:	4603      	mov	r3, r0
 8006c9c:	6039      	str	r1, [r7, #0]
 8006c9e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006ca0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006ca4:	2b00      	cmp	r3, #0
 8006ca6:	db0a      	blt.n	8006cbe <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006ca8:	683b      	ldr	r3, [r7, #0]
 8006caa:	b2da      	uxtb	r2, r3
 8006cac:	490c      	ldr	r1, [pc, #48]	; (8006ce0 <__NVIC_SetPriority+0x4c>)
 8006cae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006cb2:	0112      	lsls	r2, r2, #4
 8006cb4:	b2d2      	uxtb	r2, r2
 8006cb6:	440b      	add	r3, r1
 8006cb8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8006cbc:	e00a      	b.n	8006cd4 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006cbe:	683b      	ldr	r3, [r7, #0]
 8006cc0:	b2da      	uxtb	r2, r3
 8006cc2:	4908      	ldr	r1, [pc, #32]	; (8006ce4 <__NVIC_SetPriority+0x50>)
 8006cc4:	79fb      	ldrb	r3, [r7, #7]
 8006cc6:	f003 030f 	and.w	r3, r3, #15
 8006cca:	3b04      	subs	r3, #4
 8006ccc:	0112      	lsls	r2, r2, #4
 8006cce:	b2d2      	uxtb	r2, r2
 8006cd0:	440b      	add	r3, r1
 8006cd2:	761a      	strb	r2, [r3, #24]
}
 8006cd4:	bf00      	nop
 8006cd6:	370c      	adds	r7, #12
 8006cd8:	46bd      	mov	sp, r7
 8006cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cde:	4770      	bx	lr
 8006ce0:	e000e100 	.word	0xe000e100
 8006ce4:	e000ed00 	.word	0xe000ed00

08006ce8 <NVIC_EncodePriority>:
{
 8006ce8:	b480      	push	{r7}
 8006cea:	b089      	sub	sp, #36	; 0x24
 8006cec:	af00      	add	r7, sp, #0
 8006cee:	60f8      	str	r0, [r7, #12]
 8006cf0:	60b9      	str	r1, [r7, #8]
 8006cf2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	f003 0307 	and.w	r3, r3, #7
 8006cfa:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006cfc:	69fb      	ldr	r3, [r7, #28]
 8006cfe:	f1c3 0307 	rsb	r3, r3, #7
 8006d02:	2b04      	cmp	r3, #4
 8006d04:	bf28      	it	cs
 8006d06:	2304      	movcs	r3, #4
 8006d08:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006d0a:	69fb      	ldr	r3, [r7, #28]
 8006d0c:	3304      	adds	r3, #4
 8006d0e:	2b06      	cmp	r3, #6
 8006d10:	d902      	bls.n	8006d18 <NVIC_EncodePriority+0x30>
 8006d12:	69fb      	ldr	r3, [r7, #28]
 8006d14:	3b03      	subs	r3, #3
 8006d16:	e000      	b.n	8006d1a <NVIC_EncodePriority+0x32>
 8006d18:	2300      	movs	r3, #0
 8006d1a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006d1c:	f04f 32ff 	mov.w	r2, #4294967295
 8006d20:	69bb      	ldr	r3, [r7, #24]
 8006d22:	fa02 f303 	lsl.w	r3, r2, r3
 8006d26:	43da      	mvns	r2, r3
 8006d28:	68bb      	ldr	r3, [r7, #8]
 8006d2a:	401a      	ands	r2, r3
 8006d2c:	697b      	ldr	r3, [r7, #20]
 8006d2e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006d30:	f04f 31ff 	mov.w	r1, #4294967295
 8006d34:	697b      	ldr	r3, [r7, #20]
 8006d36:	fa01 f303 	lsl.w	r3, r1, r3
 8006d3a:	43d9      	mvns	r1, r3
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006d40:	4313      	orrs	r3, r2
}
 8006d42:	4618      	mov	r0, r3
 8006d44:	3724      	adds	r7, #36	; 0x24
 8006d46:	46bd      	mov	sp, r7
 8006d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d4c:	4770      	bx	lr
	...

08006d50 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8006d50:	b580      	push	{r7, lr}
 8006d52:	b082      	sub	sp, #8
 8006d54:	af00      	add	r7, sp, #0
 8006d56:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	3b01      	subs	r3, #1
 8006d5c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006d60:	d301      	bcc.n	8006d66 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8006d62:	2301      	movs	r3, #1
 8006d64:	e00f      	b.n	8006d86 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006d66:	4a0a      	ldr	r2, [pc, #40]	; (8006d90 <SysTick_Config+0x40>)
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	3b01      	subs	r3, #1
 8006d6c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8006d6e:	210f      	movs	r1, #15
 8006d70:	f04f 30ff 	mov.w	r0, #4294967295
 8006d74:	f7ff ff8e 	bl	8006c94 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006d78:	4b05      	ldr	r3, [pc, #20]	; (8006d90 <SysTick_Config+0x40>)
 8006d7a:	2200      	movs	r2, #0
 8006d7c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006d7e:	4b04      	ldr	r3, [pc, #16]	; (8006d90 <SysTick_Config+0x40>)
 8006d80:	2207      	movs	r2, #7
 8006d82:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006d84:	2300      	movs	r3, #0
}
 8006d86:	4618      	mov	r0, r3
 8006d88:	3708      	adds	r7, #8
 8006d8a:	46bd      	mov	sp, r7
 8006d8c:	bd80      	pop	{r7, pc}
 8006d8e:	bf00      	nop
 8006d90:	e000e010 	.word	0xe000e010

08006d94 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006d94:	b580      	push	{r7, lr}
 8006d96:	b082      	sub	sp, #8
 8006d98:	af00      	add	r7, sp, #0
 8006d9a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006d9c:	6878      	ldr	r0, [r7, #4]
 8006d9e:	f7ff ff05 	bl	8006bac <__NVIC_SetPriorityGrouping>
}
 8006da2:	bf00      	nop
 8006da4:	3708      	adds	r7, #8
 8006da6:	46bd      	mov	sp, r7
 8006da8:	bd80      	pop	{r7, pc}

08006daa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8006daa:	b580      	push	{r7, lr}
 8006dac:	b086      	sub	sp, #24
 8006dae:	af00      	add	r7, sp, #0
 8006db0:	4603      	mov	r3, r0
 8006db2:	60b9      	str	r1, [r7, #8]
 8006db4:	607a      	str	r2, [r7, #4]
 8006db6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8006db8:	2300      	movs	r3, #0
 8006dba:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8006dbc:	f7ff ff1a 	bl	8006bf4 <__NVIC_GetPriorityGrouping>
 8006dc0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006dc2:	687a      	ldr	r2, [r7, #4]
 8006dc4:	68b9      	ldr	r1, [r7, #8]
 8006dc6:	6978      	ldr	r0, [r7, #20]
 8006dc8:	f7ff ff8e 	bl	8006ce8 <NVIC_EncodePriority>
 8006dcc:	4602      	mov	r2, r0
 8006dce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006dd2:	4611      	mov	r1, r2
 8006dd4:	4618      	mov	r0, r3
 8006dd6:	f7ff ff5d 	bl	8006c94 <__NVIC_SetPriority>
}
 8006dda:	bf00      	nop
 8006ddc:	3718      	adds	r7, #24
 8006dde:	46bd      	mov	sp, r7
 8006de0:	bd80      	pop	{r7, pc}

08006de2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006de2:	b580      	push	{r7, lr}
 8006de4:	b082      	sub	sp, #8
 8006de6:	af00      	add	r7, sp, #0
 8006de8:	4603      	mov	r3, r0
 8006dea:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006dec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006df0:	4618      	mov	r0, r3
 8006df2:	f7ff ff0d 	bl	8006c10 <__NVIC_EnableIRQ>
}
 8006df6:	bf00      	nop
 8006df8:	3708      	adds	r7, #8
 8006dfa:	46bd      	mov	sp, r7
 8006dfc:	bd80      	pop	{r7, pc}

08006dfe <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8006dfe:	b580      	push	{r7, lr}
 8006e00:	b082      	sub	sp, #8
 8006e02:	af00      	add	r7, sp, #0
 8006e04:	4603      	mov	r3, r0
 8006e06:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8006e08:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006e0c:	4618      	mov	r0, r3
 8006e0e:	f7ff ff1d 	bl	8006c4c <__NVIC_DisableIRQ>
}
 8006e12:	bf00      	nop
 8006e14:	3708      	adds	r7, #8
 8006e16:	46bd      	mov	sp, r7
 8006e18:	bd80      	pop	{r7, pc}

08006e1a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8006e1a:	b580      	push	{r7, lr}
 8006e1c:	b082      	sub	sp, #8
 8006e1e:	af00      	add	r7, sp, #0
 8006e20:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8006e22:	6878      	ldr	r0, [r7, #4]
 8006e24:	f7ff ff94 	bl	8006d50 <SysTick_Config>
 8006e28:	4603      	mov	r3, r0
}
 8006e2a:	4618      	mov	r0, r3
 8006e2c:	3708      	adds	r7, #8
 8006e2e:	46bd      	mov	sp, r7
 8006e30:	bd80      	pop	{r7, pc}
	...

08006e34 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006e34:	b480      	push	{r7}
 8006e36:	b089      	sub	sp, #36	; 0x24
 8006e38:	af00      	add	r7, sp, #0
 8006e3a:	6078      	str	r0, [r7, #4]
 8006e3c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8006e3e:	2300      	movs	r3, #0
 8006e40:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8006e42:	2300      	movs	r3, #0
 8006e44:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8006e46:	2300      	movs	r3, #0
 8006e48:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8006e4a:	2300      	movs	r3, #0
 8006e4c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8006e4e:	2300      	movs	r3, #0
 8006e50:	61fb      	str	r3, [r7, #28]
 8006e52:	e175      	b.n	8007140 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8006e54:	2201      	movs	r2, #1
 8006e56:	69fb      	ldr	r3, [r7, #28]
 8006e58:	fa02 f303 	lsl.w	r3, r2, r3
 8006e5c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8006e5e:	683b      	ldr	r3, [r7, #0]
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	697a      	ldr	r2, [r7, #20]
 8006e64:	4013      	ands	r3, r2
 8006e66:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8006e68:	693a      	ldr	r2, [r7, #16]
 8006e6a:	697b      	ldr	r3, [r7, #20]
 8006e6c:	429a      	cmp	r2, r3
 8006e6e:	f040 8164 	bne.w	800713a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8006e72:	683b      	ldr	r3, [r7, #0]
 8006e74:	685b      	ldr	r3, [r3, #4]
 8006e76:	f003 0303 	and.w	r3, r3, #3
 8006e7a:	2b01      	cmp	r3, #1
 8006e7c:	d005      	beq.n	8006e8a <HAL_GPIO_Init+0x56>
 8006e7e:	683b      	ldr	r3, [r7, #0]
 8006e80:	685b      	ldr	r3, [r3, #4]
 8006e82:	f003 0303 	and.w	r3, r3, #3
 8006e86:	2b02      	cmp	r3, #2
 8006e88:	d130      	bne.n	8006eec <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	689b      	ldr	r3, [r3, #8]
 8006e8e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8006e90:	69fb      	ldr	r3, [r7, #28]
 8006e92:	005b      	lsls	r3, r3, #1
 8006e94:	2203      	movs	r2, #3
 8006e96:	fa02 f303 	lsl.w	r3, r2, r3
 8006e9a:	43db      	mvns	r3, r3
 8006e9c:	69ba      	ldr	r2, [r7, #24]
 8006e9e:	4013      	ands	r3, r2
 8006ea0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8006ea2:	683b      	ldr	r3, [r7, #0]
 8006ea4:	68da      	ldr	r2, [r3, #12]
 8006ea6:	69fb      	ldr	r3, [r7, #28]
 8006ea8:	005b      	lsls	r3, r3, #1
 8006eaa:	fa02 f303 	lsl.w	r3, r2, r3
 8006eae:	69ba      	ldr	r2, [r7, #24]
 8006eb0:	4313      	orrs	r3, r2
 8006eb2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	69ba      	ldr	r2, [r7, #24]
 8006eb8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	685b      	ldr	r3, [r3, #4]
 8006ebe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8006ec0:	2201      	movs	r2, #1
 8006ec2:	69fb      	ldr	r3, [r7, #28]
 8006ec4:	fa02 f303 	lsl.w	r3, r2, r3
 8006ec8:	43db      	mvns	r3, r3
 8006eca:	69ba      	ldr	r2, [r7, #24]
 8006ecc:	4013      	ands	r3, r2
 8006ece:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006ed0:	683b      	ldr	r3, [r7, #0]
 8006ed2:	685b      	ldr	r3, [r3, #4]
 8006ed4:	091b      	lsrs	r3, r3, #4
 8006ed6:	f003 0201 	and.w	r2, r3, #1
 8006eda:	69fb      	ldr	r3, [r7, #28]
 8006edc:	fa02 f303 	lsl.w	r3, r2, r3
 8006ee0:	69ba      	ldr	r2, [r7, #24]
 8006ee2:	4313      	orrs	r3, r2
 8006ee4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	69ba      	ldr	r2, [r7, #24]
 8006eea:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006eec:	683b      	ldr	r3, [r7, #0]
 8006eee:	685b      	ldr	r3, [r3, #4]
 8006ef0:	f003 0303 	and.w	r3, r3, #3
 8006ef4:	2b03      	cmp	r3, #3
 8006ef6:	d017      	beq.n	8006f28 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	68db      	ldr	r3, [r3, #12]
 8006efc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8006efe:	69fb      	ldr	r3, [r7, #28]
 8006f00:	005b      	lsls	r3, r3, #1
 8006f02:	2203      	movs	r2, #3
 8006f04:	fa02 f303 	lsl.w	r3, r2, r3
 8006f08:	43db      	mvns	r3, r3
 8006f0a:	69ba      	ldr	r2, [r7, #24]
 8006f0c:	4013      	ands	r3, r2
 8006f0e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8006f10:	683b      	ldr	r3, [r7, #0]
 8006f12:	689a      	ldr	r2, [r3, #8]
 8006f14:	69fb      	ldr	r3, [r7, #28]
 8006f16:	005b      	lsls	r3, r3, #1
 8006f18:	fa02 f303 	lsl.w	r3, r2, r3
 8006f1c:	69ba      	ldr	r2, [r7, #24]
 8006f1e:	4313      	orrs	r3, r2
 8006f20:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	69ba      	ldr	r2, [r7, #24]
 8006f26:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006f28:	683b      	ldr	r3, [r7, #0]
 8006f2a:	685b      	ldr	r3, [r3, #4]
 8006f2c:	f003 0303 	and.w	r3, r3, #3
 8006f30:	2b02      	cmp	r3, #2
 8006f32:	d123      	bne.n	8006f7c <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8006f34:	69fb      	ldr	r3, [r7, #28]
 8006f36:	08da      	lsrs	r2, r3, #3
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	3208      	adds	r2, #8
 8006f3c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006f40:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8006f42:	69fb      	ldr	r3, [r7, #28]
 8006f44:	f003 0307 	and.w	r3, r3, #7
 8006f48:	009b      	lsls	r3, r3, #2
 8006f4a:	220f      	movs	r2, #15
 8006f4c:	fa02 f303 	lsl.w	r3, r2, r3
 8006f50:	43db      	mvns	r3, r3
 8006f52:	69ba      	ldr	r2, [r7, #24]
 8006f54:	4013      	ands	r3, r2
 8006f56:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8006f58:	683b      	ldr	r3, [r7, #0]
 8006f5a:	691a      	ldr	r2, [r3, #16]
 8006f5c:	69fb      	ldr	r3, [r7, #28]
 8006f5e:	f003 0307 	and.w	r3, r3, #7
 8006f62:	009b      	lsls	r3, r3, #2
 8006f64:	fa02 f303 	lsl.w	r3, r2, r3
 8006f68:	69ba      	ldr	r2, [r7, #24]
 8006f6a:	4313      	orrs	r3, r2
 8006f6c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8006f6e:	69fb      	ldr	r3, [r7, #28]
 8006f70:	08da      	lsrs	r2, r3, #3
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	3208      	adds	r2, #8
 8006f76:	69b9      	ldr	r1, [r7, #24]
 8006f78:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8006f82:	69fb      	ldr	r3, [r7, #28]
 8006f84:	005b      	lsls	r3, r3, #1
 8006f86:	2203      	movs	r2, #3
 8006f88:	fa02 f303 	lsl.w	r3, r2, r3
 8006f8c:	43db      	mvns	r3, r3
 8006f8e:	69ba      	ldr	r2, [r7, #24]
 8006f90:	4013      	ands	r3, r2
 8006f92:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8006f94:	683b      	ldr	r3, [r7, #0]
 8006f96:	685b      	ldr	r3, [r3, #4]
 8006f98:	f003 0203 	and.w	r2, r3, #3
 8006f9c:	69fb      	ldr	r3, [r7, #28]
 8006f9e:	005b      	lsls	r3, r3, #1
 8006fa0:	fa02 f303 	lsl.w	r3, r2, r3
 8006fa4:	69ba      	ldr	r2, [r7, #24]
 8006fa6:	4313      	orrs	r3, r2
 8006fa8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	69ba      	ldr	r2, [r7, #24]
 8006fae:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8006fb0:	683b      	ldr	r3, [r7, #0]
 8006fb2:	685b      	ldr	r3, [r3, #4]
 8006fb4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8006fb8:	2b00      	cmp	r3, #0
 8006fba:	f000 80be 	beq.w	800713a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006fbe:	4b66      	ldr	r3, [pc, #408]	; (8007158 <HAL_GPIO_Init+0x324>)
 8006fc0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006fc2:	4a65      	ldr	r2, [pc, #404]	; (8007158 <HAL_GPIO_Init+0x324>)
 8006fc4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006fc8:	6453      	str	r3, [r2, #68]	; 0x44
 8006fca:	4b63      	ldr	r3, [pc, #396]	; (8007158 <HAL_GPIO_Init+0x324>)
 8006fcc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006fce:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006fd2:	60fb      	str	r3, [r7, #12]
 8006fd4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8006fd6:	4a61      	ldr	r2, [pc, #388]	; (800715c <HAL_GPIO_Init+0x328>)
 8006fd8:	69fb      	ldr	r3, [r7, #28]
 8006fda:	089b      	lsrs	r3, r3, #2
 8006fdc:	3302      	adds	r3, #2
 8006fde:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006fe2:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8006fe4:	69fb      	ldr	r3, [r7, #28]
 8006fe6:	f003 0303 	and.w	r3, r3, #3
 8006fea:	009b      	lsls	r3, r3, #2
 8006fec:	220f      	movs	r2, #15
 8006fee:	fa02 f303 	lsl.w	r3, r2, r3
 8006ff2:	43db      	mvns	r3, r3
 8006ff4:	69ba      	ldr	r2, [r7, #24]
 8006ff6:	4013      	ands	r3, r2
 8006ff8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	4a58      	ldr	r2, [pc, #352]	; (8007160 <HAL_GPIO_Init+0x32c>)
 8006ffe:	4293      	cmp	r3, r2
 8007000:	d037      	beq.n	8007072 <HAL_GPIO_Init+0x23e>
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	4a57      	ldr	r2, [pc, #348]	; (8007164 <HAL_GPIO_Init+0x330>)
 8007006:	4293      	cmp	r3, r2
 8007008:	d031      	beq.n	800706e <HAL_GPIO_Init+0x23a>
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	4a56      	ldr	r2, [pc, #344]	; (8007168 <HAL_GPIO_Init+0x334>)
 800700e:	4293      	cmp	r3, r2
 8007010:	d02b      	beq.n	800706a <HAL_GPIO_Init+0x236>
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	4a55      	ldr	r2, [pc, #340]	; (800716c <HAL_GPIO_Init+0x338>)
 8007016:	4293      	cmp	r3, r2
 8007018:	d025      	beq.n	8007066 <HAL_GPIO_Init+0x232>
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	4a54      	ldr	r2, [pc, #336]	; (8007170 <HAL_GPIO_Init+0x33c>)
 800701e:	4293      	cmp	r3, r2
 8007020:	d01f      	beq.n	8007062 <HAL_GPIO_Init+0x22e>
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	4a53      	ldr	r2, [pc, #332]	; (8007174 <HAL_GPIO_Init+0x340>)
 8007026:	4293      	cmp	r3, r2
 8007028:	d019      	beq.n	800705e <HAL_GPIO_Init+0x22a>
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	4a52      	ldr	r2, [pc, #328]	; (8007178 <HAL_GPIO_Init+0x344>)
 800702e:	4293      	cmp	r3, r2
 8007030:	d013      	beq.n	800705a <HAL_GPIO_Init+0x226>
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	4a51      	ldr	r2, [pc, #324]	; (800717c <HAL_GPIO_Init+0x348>)
 8007036:	4293      	cmp	r3, r2
 8007038:	d00d      	beq.n	8007056 <HAL_GPIO_Init+0x222>
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	4a50      	ldr	r2, [pc, #320]	; (8007180 <HAL_GPIO_Init+0x34c>)
 800703e:	4293      	cmp	r3, r2
 8007040:	d007      	beq.n	8007052 <HAL_GPIO_Init+0x21e>
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	4a4f      	ldr	r2, [pc, #316]	; (8007184 <HAL_GPIO_Init+0x350>)
 8007046:	4293      	cmp	r3, r2
 8007048:	d101      	bne.n	800704e <HAL_GPIO_Init+0x21a>
 800704a:	2309      	movs	r3, #9
 800704c:	e012      	b.n	8007074 <HAL_GPIO_Init+0x240>
 800704e:	230a      	movs	r3, #10
 8007050:	e010      	b.n	8007074 <HAL_GPIO_Init+0x240>
 8007052:	2308      	movs	r3, #8
 8007054:	e00e      	b.n	8007074 <HAL_GPIO_Init+0x240>
 8007056:	2307      	movs	r3, #7
 8007058:	e00c      	b.n	8007074 <HAL_GPIO_Init+0x240>
 800705a:	2306      	movs	r3, #6
 800705c:	e00a      	b.n	8007074 <HAL_GPIO_Init+0x240>
 800705e:	2305      	movs	r3, #5
 8007060:	e008      	b.n	8007074 <HAL_GPIO_Init+0x240>
 8007062:	2304      	movs	r3, #4
 8007064:	e006      	b.n	8007074 <HAL_GPIO_Init+0x240>
 8007066:	2303      	movs	r3, #3
 8007068:	e004      	b.n	8007074 <HAL_GPIO_Init+0x240>
 800706a:	2302      	movs	r3, #2
 800706c:	e002      	b.n	8007074 <HAL_GPIO_Init+0x240>
 800706e:	2301      	movs	r3, #1
 8007070:	e000      	b.n	8007074 <HAL_GPIO_Init+0x240>
 8007072:	2300      	movs	r3, #0
 8007074:	69fa      	ldr	r2, [r7, #28]
 8007076:	f002 0203 	and.w	r2, r2, #3
 800707a:	0092      	lsls	r2, r2, #2
 800707c:	4093      	lsls	r3, r2
 800707e:	69ba      	ldr	r2, [r7, #24]
 8007080:	4313      	orrs	r3, r2
 8007082:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8007084:	4935      	ldr	r1, [pc, #212]	; (800715c <HAL_GPIO_Init+0x328>)
 8007086:	69fb      	ldr	r3, [r7, #28]
 8007088:	089b      	lsrs	r3, r3, #2
 800708a:	3302      	adds	r3, #2
 800708c:	69ba      	ldr	r2, [r7, #24]
 800708e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8007092:	4b3d      	ldr	r3, [pc, #244]	; (8007188 <HAL_GPIO_Init+0x354>)
 8007094:	689b      	ldr	r3, [r3, #8]
 8007096:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007098:	693b      	ldr	r3, [r7, #16]
 800709a:	43db      	mvns	r3, r3
 800709c:	69ba      	ldr	r2, [r7, #24]
 800709e:	4013      	ands	r3, r2
 80070a0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80070a2:	683b      	ldr	r3, [r7, #0]
 80070a4:	685b      	ldr	r3, [r3, #4]
 80070a6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80070aa:	2b00      	cmp	r3, #0
 80070ac:	d003      	beq.n	80070b6 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80070ae:	69ba      	ldr	r2, [r7, #24]
 80070b0:	693b      	ldr	r3, [r7, #16]
 80070b2:	4313      	orrs	r3, r2
 80070b4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80070b6:	4a34      	ldr	r2, [pc, #208]	; (8007188 <HAL_GPIO_Init+0x354>)
 80070b8:	69bb      	ldr	r3, [r7, #24]
 80070ba:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80070bc:	4b32      	ldr	r3, [pc, #200]	; (8007188 <HAL_GPIO_Init+0x354>)
 80070be:	68db      	ldr	r3, [r3, #12]
 80070c0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80070c2:	693b      	ldr	r3, [r7, #16]
 80070c4:	43db      	mvns	r3, r3
 80070c6:	69ba      	ldr	r2, [r7, #24]
 80070c8:	4013      	ands	r3, r2
 80070ca:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80070cc:	683b      	ldr	r3, [r7, #0]
 80070ce:	685b      	ldr	r3, [r3, #4]
 80070d0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80070d4:	2b00      	cmp	r3, #0
 80070d6:	d003      	beq.n	80070e0 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80070d8:	69ba      	ldr	r2, [r7, #24]
 80070da:	693b      	ldr	r3, [r7, #16]
 80070dc:	4313      	orrs	r3, r2
 80070de:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80070e0:	4a29      	ldr	r2, [pc, #164]	; (8007188 <HAL_GPIO_Init+0x354>)
 80070e2:	69bb      	ldr	r3, [r7, #24]
 80070e4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80070e6:	4b28      	ldr	r3, [pc, #160]	; (8007188 <HAL_GPIO_Init+0x354>)
 80070e8:	685b      	ldr	r3, [r3, #4]
 80070ea:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80070ec:	693b      	ldr	r3, [r7, #16]
 80070ee:	43db      	mvns	r3, r3
 80070f0:	69ba      	ldr	r2, [r7, #24]
 80070f2:	4013      	ands	r3, r2
 80070f4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80070f6:	683b      	ldr	r3, [r7, #0]
 80070f8:	685b      	ldr	r3, [r3, #4]
 80070fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80070fe:	2b00      	cmp	r3, #0
 8007100:	d003      	beq.n	800710a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8007102:	69ba      	ldr	r2, [r7, #24]
 8007104:	693b      	ldr	r3, [r7, #16]
 8007106:	4313      	orrs	r3, r2
 8007108:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800710a:	4a1f      	ldr	r2, [pc, #124]	; (8007188 <HAL_GPIO_Init+0x354>)
 800710c:	69bb      	ldr	r3, [r7, #24]
 800710e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8007110:	4b1d      	ldr	r3, [pc, #116]	; (8007188 <HAL_GPIO_Init+0x354>)
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007116:	693b      	ldr	r3, [r7, #16]
 8007118:	43db      	mvns	r3, r3
 800711a:	69ba      	ldr	r2, [r7, #24]
 800711c:	4013      	ands	r3, r2
 800711e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8007120:	683b      	ldr	r3, [r7, #0]
 8007122:	685b      	ldr	r3, [r3, #4]
 8007124:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007128:	2b00      	cmp	r3, #0
 800712a:	d003      	beq.n	8007134 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 800712c:	69ba      	ldr	r2, [r7, #24]
 800712e:	693b      	ldr	r3, [r7, #16]
 8007130:	4313      	orrs	r3, r2
 8007132:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8007134:	4a14      	ldr	r2, [pc, #80]	; (8007188 <HAL_GPIO_Init+0x354>)
 8007136:	69bb      	ldr	r3, [r7, #24]
 8007138:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 800713a:	69fb      	ldr	r3, [r7, #28]
 800713c:	3301      	adds	r3, #1
 800713e:	61fb      	str	r3, [r7, #28]
 8007140:	69fb      	ldr	r3, [r7, #28]
 8007142:	2b0f      	cmp	r3, #15
 8007144:	f67f ae86 	bls.w	8006e54 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8007148:	bf00      	nop
 800714a:	bf00      	nop
 800714c:	3724      	adds	r7, #36	; 0x24
 800714e:	46bd      	mov	sp, r7
 8007150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007154:	4770      	bx	lr
 8007156:	bf00      	nop
 8007158:	40023800 	.word	0x40023800
 800715c:	40013800 	.word	0x40013800
 8007160:	40020000 	.word	0x40020000
 8007164:	40020400 	.word	0x40020400
 8007168:	40020800 	.word	0x40020800
 800716c:	40020c00 	.word	0x40020c00
 8007170:	40021000 	.word	0x40021000
 8007174:	40021400 	.word	0x40021400
 8007178:	40021800 	.word	0x40021800
 800717c:	40021c00 	.word	0x40021c00
 8007180:	40022000 	.word	0x40022000
 8007184:	40022400 	.word	0x40022400
 8007188:	40013c00 	.word	0x40013c00

0800718c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800718c:	b480      	push	{r7}
 800718e:	b085      	sub	sp, #20
 8007190:	af00      	add	r7, sp, #0
 8007192:	6078      	str	r0, [r7, #4]
 8007194:	460b      	mov	r3, r1
 8007196:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	691a      	ldr	r2, [r3, #16]
 800719c:	887b      	ldrh	r3, [r7, #2]
 800719e:	4013      	ands	r3, r2
 80071a0:	2b00      	cmp	r3, #0
 80071a2:	d002      	beq.n	80071aa <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80071a4:	2301      	movs	r3, #1
 80071a6:	73fb      	strb	r3, [r7, #15]
 80071a8:	e001      	b.n	80071ae <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80071aa:	2300      	movs	r3, #0
 80071ac:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80071ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80071b0:	4618      	mov	r0, r3
 80071b2:	3714      	adds	r7, #20
 80071b4:	46bd      	mov	sp, r7
 80071b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071ba:	4770      	bx	lr

080071bc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80071bc:	b480      	push	{r7}
 80071be:	b083      	sub	sp, #12
 80071c0:	af00      	add	r7, sp, #0
 80071c2:	6078      	str	r0, [r7, #4]
 80071c4:	460b      	mov	r3, r1
 80071c6:	807b      	strh	r3, [r7, #2]
 80071c8:	4613      	mov	r3, r2
 80071ca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80071cc:	787b      	ldrb	r3, [r7, #1]
 80071ce:	2b00      	cmp	r3, #0
 80071d0:	d003      	beq.n	80071da <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80071d2:	887a      	ldrh	r2, [r7, #2]
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 80071d8:	e003      	b.n	80071e2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80071da:	887b      	ldrh	r3, [r7, #2]
 80071dc:	041a      	lsls	r2, r3, #16
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	619a      	str	r2, [r3, #24]
}
 80071e2:	bf00      	nop
 80071e4:	370c      	adds	r7, #12
 80071e6:	46bd      	mov	sp, r7
 80071e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071ec:	4770      	bx	lr

080071ee <HAL_GPIO_TogglePin>:
  * @param  GPIOx Where x can be (A..I) to select the GPIO peripheral.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80071ee:	b480      	push	{r7}
 80071f0:	b085      	sub	sp, #20
 80071f2:	af00      	add	r7, sp, #0
 80071f4:	6078      	str	r0, [r7, #4]
 80071f6:	460b      	mov	r3, r1
 80071f8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	695b      	ldr	r3, [r3, #20]
 80071fe:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8007200:	887a      	ldrh	r2, [r7, #2]
 8007202:	68fb      	ldr	r3, [r7, #12]
 8007204:	4013      	ands	r3, r2
 8007206:	041a      	lsls	r2, r3, #16
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	43d9      	mvns	r1, r3
 800720c:	887b      	ldrh	r3, [r7, #2]
 800720e:	400b      	ands	r3, r1
 8007210:	431a      	orrs	r2, r3
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	619a      	str	r2, [r3, #24]
}
 8007216:	bf00      	nop
 8007218:	3714      	adds	r7, #20
 800721a:	46bd      	mov	sp, r7
 800721c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007220:	4770      	bx	lr
	...

08007224 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8007224:	b580      	push	{r7, lr}
 8007226:	b082      	sub	sp, #8
 8007228:	af00      	add	r7, sp, #0
 800722a:	4603      	mov	r3, r0
 800722c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800722e:	4b08      	ldr	r3, [pc, #32]	; (8007250 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8007230:	695a      	ldr	r2, [r3, #20]
 8007232:	88fb      	ldrh	r3, [r7, #6]
 8007234:	4013      	ands	r3, r2
 8007236:	2b00      	cmp	r3, #0
 8007238:	d006      	beq.n	8007248 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800723a:	4a05      	ldr	r2, [pc, #20]	; (8007250 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800723c:	88fb      	ldrh	r3, [r7, #6]
 800723e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8007240:	88fb      	ldrh	r3, [r7, #6]
 8007242:	4618      	mov	r0, r3
 8007244:	f7fa fd24 	bl	8001c90 <HAL_GPIO_EXTI_Callback>
  }
}
 8007248:	bf00      	nop
 800724a:	3708      	adds	r7, #8
 800724c:	46bd      	mov	sp, r7
 800724e:	bd80      	pop	{r7, pc}
 8007250:	40013c00 	.word	0x40013c00

08007254 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8007254:	b580      	push	{r7, lr}
 8007256:	b082      	sub	sp, #8
 8007258:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 800725a:	2300      	movs	r3, #0
 800725c:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800725e:	4b23      	ldr	r3, [pc, #140]	; (80072ec <HAL_PWREx_EnableOverDrive+0x98>)
 8007260:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007262:	4a22      	ldr	r2, [pc, #136]	; (80072ec <HAL_PWREx_EnableOverDrive+0x98>)
 8007264:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007268:	6413      	str	r3, [r2, #64]	; 0x40
 800726a:	4b20      	ldr	r3, [pc, #128]	; (80072ec <HAL_PWREx_EnableOverDrive+0x98>)
 800726c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800726e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007272:	603b      	str	r3, [r7, #0]
 8007274:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8007276:	4b1e      	ldr	r3, [pc, #120]	; (80072f0 <HAL_PWREx_EnableOverDrive+0x9c>)
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	4a1d      	ldr	r2, [pc, #116]	; (80072f0 <HAL_PWREx_EnableOverDrive+0x9c>)
 800727c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007280:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007282:	f7fe f99d 	bl	80055c0 <HAL_GetTick>
 8007286:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8007288:	e009      	b.n	800729e <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800728a:	f7fe f999 	bl	80055c0 <HAL_GetTick>
 800728e:	4602      	mov	r2, r0
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	1ad3      	subs	r3, r2, r3
 8007294:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007298:	d901      	bls.n	800729e <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 800729a:	2303      	movs	r3, #3
 800729c:	e022      	b.n	80072e4 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800729e:	4b14      	ldr	r3, [pc, #80]	; (80072f0 <HAL_PWREx_EnableOverDrive+0x9c>)
 80072a0:	685b      	ldr	r3, [r3, #4]
 80072a2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80072a6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80072aa:	d1ee      	bne.n	800728a <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80072ac:	4b10      	ldr	r3, [pc, #64]	; (80072f0 <HAL_PWREx_EnableOverDrive+0x9c>)
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	4a0f      	ldr	r2, [pc, #60]	; (80072f0 <HAL_PWREx_EnableOverDrive+0x9c>)
 80072b2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80072b6:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80072b8:	f7fe f982 	bl	80055c0 <HAL_GetTick>
 80072bc:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80072be:	e009      	b.n	80072d4 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80072c0:	f7fe f97e 	bl	80055c0 <HAL_GetTick>
 80072c4:	4602      	mov	r2, r0
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	1ad3      	subs	r3, r2, r3
 80072ca:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80072ce:	d901      	bls.n	80072d4 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 80072d0:	2303      	movs	r3, #3
 80072d2:	e007      	b.n	80072e4 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80072d4:	4b06      	ldr	r3, [pc, #24]	; (80072f0 <HAL_PWREx_EnableOverDrive+0x9c>)
 80072d6:	685b      	ldr	r3, [r3, #4]
 80072d8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80072dc:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80072e0:	d1ee      	bne.n	80072c0 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 80072e2:	2300      	movs	r3, #0
}
 80072e4:	4618      	mov	r0, r3
 80072e6:	3708      	adds	r7, #8
 80072e8:	46bd      	mov	sp, r7
 80072ea:	bd80      	pop	{r7, pc}
 80072ec:	40023800 	.word	0x40023800
 80072f0:	40007000 	.word	0x40007000

080072f4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80072f4:	b580      	push	{r7, lr}
 80072f6:	b086      	sub	sp, #24
 80072f8:	af00      	add	r7, sp, #0
 80072fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 80072fc:	2300      	movs	r3, #0
 80072fe:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	2b00      	cmp	r3, #0
 8007304:	d101      	bne.n	800730a <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8007306:	2301      	movs	r3, #1
 8007308:	e291      	b.n	800782e <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	f003 0301 	and.w	r3, r3, #1
 8007312:	2b00      	cmp	r3, #0
 8007314:	f000 8087 	beq.w	8007426 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8007318:	4b96      	ldr	r3, [pc, #600]	; (8007574 <HAL_RCC_OscConfig+0x280>)
 800731a:	689b      	ldr	r3, [r3, #8]
 800731c:	f003 030c 	and.w	r3, r3, #12
 8007320:	2b04      	cmp	r3, #4
 8007322:	d00c      	beq.n	800733e <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007324:	4b93      	ldr	r3, [pc, #588]	; (8007574 <HAL_RCC_OscConfig+0x280>)
 8007326:	689b      	ldr	r3, [r3, #8]
 8007328:	f003 030c 	and.w	r3, r3, #12
 800732c:	2b08      	cmp	r3, #8
 800732e:	d112      	bne.n	8007356 <HAL_RCC_OscConfig+0x62>
 8007330:	4b90      	ldr	r3, [pc, #576]	; (8007574 <HAL_RCC_OscConfig+0x280>)
 8007332:	685b      	ldr	r3, [r3, #4]
 8007334:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007338:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800733c:	d10b      	bne.n	8007356 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800733e:	4b8d      	ldr	r3, [pc, #564]	; (8007574 <HAL_RCC_OscConfig+0x280>)
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007346:	2b00      	cmp	r3, #0
 8007348:	d06c      	beq.n	8007424 <HAL_RCC_OscConfig+0x130>
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	685b      	ldr	r3, [r3, #4]
 800734e:	2b00      	cmp	r3, #0
 8007350:	d168      	bne.n	8007424 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8007352:	2301      	movs	r3, #1
 8007354:	e26b      	b.n	800782e <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	685b      	ldr	r3, [r3, #4]
 800735a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800735e:	d106      	bne.n	800736e <HAL_RCC_OscConfig+0x7a>
 8007360:	4b84      	ldr	r3, [pc, #528]	; (8007574 <HAL_RCC_OscConfig+0x280>)
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	4a83      	ldr	r2, [pc, #524]	; (8007574 <HAL_RCC_OscConfig+0x280>)
 8007366:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800736a:	6013      	str	r3, [r2, #0]
 800736c:	e02e      	b.n	80073cc <HAL_RCC_OscConfig+0xd8>
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	685b      	ldr	r3, [r3, #4]
 8007372:	2b00      	cmp	r3, #0
 8007374:	d10c      	bne.n	8007390 <HAL_RCC_OscConfig+0x9c>
 8007376:	4b7f      	ldr	r3, [pc, #508]	; (8007574 <HAL_RCC_OscConfig+0x280>)
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	4a7e      	ldr	r2, [pc, #504]	; (8007574 <HAL_RCC_OscConfig+0x280>)
 800737c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007380:	6013      	str	r3, [r2, #0]
 8007382:	4b7c      	ldr	r3, [pc, #496]	; (8007574 <HAL_RCC_OscConfig+0x280>)
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	4a7b      	ldr	r2, [pc, #492]	; (8007574 <HAL_RCC_OscConfig+0x280>)
 8007388:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800738c:	6013      	str	r3, [r2, #0]
 800738e:	e01d      	b.n	80073cc <HAL_RCC_OscConfig+0xd8>
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	685b      	ldr	r3, [r3, #4]
 8007394:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007398:	d10c      	bne.n	80073b4 <HAL_RCC_OscConfig+0xc0>
 800739a:	4b76      	ldr	r3, [pc, #472]	; (8007574 <HAL_RCC_OscConfig+0x280>)
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	4a75      	ldr	r2, [pc, #468]	; (8007574 <HAL_RCC_OscConfig+0x280>)
 80073a0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80073a4:	6013      	str	r3, [r2, #0]
 80073a6:	4b73      	ldr	r3, [pc, #460]	; (8007574 <HAL_RCC_OscConfig+0x280>)
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	4a72      	ldr	r2, [pc, #456]	; (8007574 <HAL_RCC_OscConfig+0x280>)
 80073ac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80073b0:	6013      	str	r3, [r2, #0]
 80073b2:	e00b      	b.n	80073cc <HAL_RCC_OscConfig+0xd8>
 80073b4:	4b6f      	ldr	r3, [pc, #444]	; (8007574 <HAL_RCC_OscConfig+0x280>)
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	4a6e      	ldr	r2, [pc, #440]	; (8007574 <HAL_RCC_OscConfig+0x280>)
 80073ba:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80073be:	6013      	str	r3, [r2, #0]
 80073c0:	4b6c      	ldr	r3, [pc, #432]	; (8007574 <HAL_RCC_OscConfig+0x280>)
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	4a6b      	ldr	r2, [pc, #428]	; (8007574 <HAL_RCC_OscConfig+0x280>)
 80073c6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80073ca:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	685b      	ldr	r3, [r3, #4]
 80073d0:	2b00      	cmp	r3, #0
 80073d2:	d013      	beq.n	80073fc <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80073d4:	f7fe f8f4 	bl	80055c0 <HAL_GetTick>
 80073d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80073da:	e008      	b.n	80073ee <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80073dc:	f7fe f8f0 	bl	80055c0 <HAL_GetTick>
 80073e0:	4602      	mov	r2, r0
 80073e2:	693b      	ldr	r3, [r7, #16]
 80073e4:	1ad3      	subs	r3, r2, r3
 80073e6:	2b64      	cmp	r3, #100	; 0x64
 80073e8:	d901      	bls.n	80073ee <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80073ea:	2303      	movs	r3, #3
 80073ec:	e21f      	b.n	800782e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80073ee:	4b61      	ldr	r3, [pc, #388]	; (8007574 <HAL_RCC_OscConfig+0x280>)
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80073f6:	2b00      	cmp	r3, #0
 80073f8:	d0f0      	beq.n	80073dc <HAL_RCC_OscConfig+0xe8>
 80073fa:	e014      	b.n	8007426 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80073fc:	f7fe f8e0 	bl	80055c0 <HAL_GetTick>
 8007400:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007402:	e008      	b.n	8007416 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007404:	f7fe f8dc 	bl	80055c0 <HAL_GetTick>
 8007408:	4602      	mov	r2, r0
 800740a:	693b      	ldr	r3, [r7, #16]
 800740c:	1ad3      	subs	r3, r2, r3
 800740e:	2b64      	cmp	r3, #100	; 0x64
 8007410:	d901      	bls.n	8007416 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8007412:	2303      	movs	r3, #3
 8007414:	e20b      	b.n	800782e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007416:	4b57      	ldr	r3, [pc, #348]	; (8007574 <HAL_RCC_OscConfig+0x280>)
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800741e:	2b00      	cmp	r3, #0
 8007420:	d1f0      	bne.n	8007404 <HAL_RCC_OscConfig+0x110>
 8007422:	e000      	b.n	8007426 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007424:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	f003 0302 	and.w	r3, r3, #2
 800742e:	2b00      	cmp	r3, #0
 8007430:	d069      	beq.n	8007506 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8007432:	4b50      	ldr	r3, [pc, #320]	; (8007574 <HAL_RCC_OscConfig+0x280>)
 8007434:	689b      	ldr	r3, [r3, #8]
 8007436:	f003 030c 	and.w	r3, r3, #12
 800743a:	2b00      	cmp	r3, #0
 800743c:	d00b      	beq.n	8007456 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800743e:	4b4d      	ldr	r3, [pc, #308]	; (8007574 <HAL_RCC_OscConfig+0x280>)
 8007440:	689b      	ldr	r3, [r3, #8]
 8007442:	f003 030c 	and.w	r3, r3, #12
 8007446:	2b08      	cmp	r3, #8
 8007448:	d11c      	bne.n	8007484 <HAL_RCC_OscConfig+0x190>
 800744a:	4b4a      	ldr	r3, [pc, #296]	; (8007574 <HAL_RCC_OscConfig+0x280>)
 800744c:	685b      	ldr	r3, [r3, #4]
 800744e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007452:	2b00      	cmp	r3, #0
 8007454:	d116      	bne.n	8007484 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007456:	4b47      	ldr	r3, [pc, #284]	; (8007574 <HAL_RCC_OscConfig+0x280>)
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	f003 0302 	and.w	r3, r3, #2
 800745e:	2b00      	cmp	r3, #0
 8007460:	d005      	beq.n	800746e <HAL_RCC_OscConfig+0x17a>
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	68db      	ldr	r3, [r3, #12]
 8007466:	2b01      	cmp	r3, #1
 8007468:	d001      	beq.n	800746e <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800746a:	2301      	movs	r3, #1
 800746c:	e1df      	b.n	800782e <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800746e:	4b41      	ldr	r3, [pc, #260]	; (8007574 <HAL_RCC_OscConfig+0x280>)
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	691b      	ldr	r3, [r3, #16]
 800747a:	00db      	lsls	r3, r3, #3
 800747c:	493d      	ldr	r1, [pc, #244]	; (8007574 <HAL_RCC_OscConfig+0x280>)
 800747e:	4313      	orrs	r3, r2
 8007480:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007482:	e040      	b.n	8007506 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	68db      	ldr	r3, [r3, #12]
 8007488:	2b00      	cmp	r3, #0
 800748a:	d023      	beq.n	80074d4 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800748c:	4b39      	ldr	r3, [pc, #228]	; (8007574 <HAL_RCC_OscConfig+0x280>)
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	4a38      	ldr	r2, [pc, #224]	; (8007574 <HAL_RCC_OscConfig+0x280>)
 8007492:	f043 0301 	orr.w	r3, r3, #1
 8007496:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007498:	f7fe f892 	bl	80055c0 <HAL_GetTick>
 800749c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800749e:	e008      	b.n	80074b2 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80074a0:	f7fe f88e 	bl	80055c0 <HAL_GetTick>
 80074a4:	4602      	mov	r2, r0
 80074a6:	693b      	ldr	r3, [r7, #16]
 80074a8:	1ad3      	subs	r3, r2, r3
 80074aa:	2b02      	cmp	r3, #2
 80074ac:	d901      	bls.n	80074b2 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80074ae:	2303      	movs	r3, #3
 80074b0:	e1bd      	b.n	800782e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80074b2:	4b30      	ldr	r3, [pc, #192]	; (8007574 <HAL_RCC_OscConfig+0x280>)
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	f003 0302 	and.w	r3, r3, #2
 80074ba:	2b00      	cmp	r3, #0
 80074bc:	d0f0      	beq.n	80074a0 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80074be:	4b2d      	ldr	r3, [pc, #180]	; (8007574 <HAL_RCC_OscConfig+0x280>)
 80074c0:	681b      	ldr	r3, [r3, #0]
 80074c2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	691b      	ldr	r3, [r3, #16]
 80074ca:	00db      	lsls	r3, r3, #3
 80074cc:	4929      	ldr	r1, [pc, #164]	; (8007574 <HAL_RCC_OscConfig+0x280>)
 80074ce:	4313      	orrs	r3, r2
 80074d0:	600b      	str	r3, [r1, #0]
 80074d2:	e018      	b.n	8007506 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80074d4:	4b27      	ldr	r3, [pc, #156]	; (8007574 <HAL_RCC_OscConfig+0x280>)
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	4a26      	ldr	r2, [pc, #152]	; (8007574 <HAL_RCC_OscConfig+0x280>)
 80074da:	f023 0301 	bic.w	r3, r3, #1
 80074de:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80074e0:	f7fe f86e 	bl	80055c0 <HAL_GetTick>
 80074e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80074e6:	e008      	b.n	80074fa <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80074e8:	f7fe f86a 	bl	80055c0 <HAL_GetTick>
 80074ec:	4602      	mov	r2, r0
 80074ee:	693b      	ldr	r3, [r7, #16]
 80074f0:	1ad3      	subs	r3, r2, r3
 80074f2:	2b02      	cmp	r3, #2
 80074f4:	d901      	bls.n	80074fa <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80074f6:	2303      	movs	r3, #3
 80074f8:	e199      	b.n	800782e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80074fa:	4b1e      	ldr	r3, [pc, #120]	; (8007574 <HAL_RCC_OscConfig+0x280>)
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	f003 0302 	and.w	r3, r3, #2
 8007502:	2b00      	cmp	r3, #0
 8007504:	d1f0      	bne.n	80074e8 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	f003 0308 	and.w	r3, r3, #8
 800750e:	2b00      	cmp	r3, #0
 8007510:	d038      	beq.n	8007584 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	695b      	ldr	r3, [r3, #20]
 8007516:	2b00      	cmp	r3, #0
 8007518:	d019      	beq.n	800754e <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800751a:	4b16      	ldr	r3, [pc, #88]	; (8007574 <HAL_RCC_OscConfig+0x280>)
 800751c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800751e:	4a15      	ldr	r2, [pc, #84]	; (8007574 <HAL_RCC_OscConfig+0x280>)
 8007520:	f043 0301 	orr.w	r3, r3, #1
 8007524:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007526:	f7fe f84b 	bl	80055c0 <HAL_GetTick>
 800752a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800752c:	e008      	b.n	8007540 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800752e:	f7fe f847 	bl	80055c0 <HAL_GetTick>
 8007532:	4602      	mov	r2, r0
 8007534:	693b      	ldr	r3, [r7, #16]
 8007536:	1ad3      	subs	r3, r2, r3
 8007538:	2b02      	cmp	r3, #2
 800753a:	d901      	bls.n	8007540 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800753c:	2303      	movs	r3, #3
 800753e:	e176      	b.n	800782e <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007540:	4b0c      	ldr	r3, [pc, #48]	; (8007574 <HAL_RCC_OscConfig+0x280>)
 8007542:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007544:	f003 0302 	and.w	r3, r3, #2
 8007548:	2b00      	cmp	r3, #0
 800754a:	d0f0      	beq.n	800752e <HAL_RCC_OscConfig+0x23a>
 800754c:	e01a      	b.n	8007584 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800754e:	4b09      	ldr	r3, [pc, #36]	; (8007574 <HAL_RCC_OscConfig+0x280>)
 8007550:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007552:	4a08      	ldr	r2, [pc, #32]	; (8007574 <HAL_RCC_OscConfig+0x280>)
 8007554:	f023 0301 	bic.w	r3, r3, #1
 8007558:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800755a:	f7fe f831 	bl	80055c0 <HAL_GetTick>
 800755e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007560:	e00a      	b.n	8007578 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007562:	f7fe f82d 	bl	80055c0 <HAL_GetTick>
 8007566:	4602      	mov	r2, r0
 8007568:	693b      	ldr	r3, [r7, #16]
 800756a:	1ad3      	subs	r3, r2, r3
 800756c:	2b02      	cmp	r3, #2
 800756e:	d903      	bls.n	8007578 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8007570:	2303      	movs	r3, #3
 8007572:	e15c      	b.n	800782e <HAL_RCC_OscConfig+0x53a>
 8007574:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007578:	4b91      	ldr	r3, [pc, #580]	; (80077c0 <HAL_RCC_OscConfig+0x4cc>)
 800757a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800757c:	f003 0302 	and.w	r3, r3, #2
 8007580:	2b00      	cmp	r3, #0
 8007582:	d1ee      	bne.n	8007562 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	f003 0304 	and.w	r3, r3, #4
 800758c:	2b00      	cmp	r3, #0
 800758e:	f000 80a4 	beq.w	80076da <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007592:	4b8b      	ldr	r3, [pc, #556]	; (80077c0 <HAL_RCC_OscConfig+0x4cc>)
 8007594:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007596:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800759a:	2b00      	cmp	r3, #0
 800759c:	d10d      	bne.n	80075ba <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 800759e:	4b88      	ldr	r3, [pc, #544]	; (80077c0 <HAL_RCC_OscConfig+0x4cc>)
 80075a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80075a2:	4a87      	ldr	r2, [pc, #540]	; (80077c0 <HAL_RCC_OscConfig+0x4cc>)
 80075a4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80075a8:	6413      	str	r3, [r2, #64]	; 0x40
 80075aa:	4b85      	ldr	r3, [pc, #532]	; (80077c0 <HAL_RCC_OscConfig+0x4cc>)
 80075ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80075ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80075b2:	60bb      	str	r3, [r7, #8]
 80075b4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80075b6:	2301      	movs	r3, #1
 80075b8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80075ba:	4b82      	ldr	r3, [pc, #520]	; (80077c4 <HAL_RCC_OscConfig+0x4d0>)
 80075bc:	681b      	ldr	r3, [r3, #0]
 80075be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80075c2:	2b00      	cmp	r3, #0
 80075c4:	d118      	bne.n	80075f8 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 80075c6:	4b7f      	ldr	r3, [pc, #508]	; (80077c4 <HAL_RCC_OscConfig+0x4d0>)
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	4a7e      	ldr	r2, [pc, #504]	; (80077c4 <HAL_RCC_OscConfig+0x4d0>)
 80075cc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80075d0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80075d2:	f7fd fff5 	bl	80055c0 <HAL_GetTick>
 80075d6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80075d8:	e008      	b.n	80075ec <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80075da:	f7fd fff1 	bl	80055c0 <HAL_GetTick>
 80075de:	4602      	mov	r2, r0
 80075e0:	693b      	ldr	r3, [r7, #16]
 80075e2:	1ad3      	subs	r3, r2, r3
 80075e4:	2b64      	cmp	r3, #100	; 0x64
 80075e6:	d901      	bls.n	80075ec <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 80075e8:	2303      	movs	r3, #3
 80075ea:	e120      	b.n	800782e <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80075ec:	4b75      	ldr	r3, [pc, #468]	; (80077c4 <HAL_RCC_OscConfig+0x4d0>)
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80075f4:	2b00      	cmp	r3, #0
 80075f6:	d0f0      	beq.n	80075da <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	689b      	ldr	r3, [r3, #8]
 80075fc:	2b01      	cmp	r3, #1
 80075fe:	d106      	bne.n	800760e <HAL_RCC_OscConfig+0x31a>
 8007600:	4b6f      	ldr	r3, [pc, #444]	; (80077c0 <HAL_RCC_OscConfig+0x4cc>)
 8007602:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007604:	4a6e      	ldr	r2, [pc, #440]	; (80077c0 <HAL_RCC_OscConfig+0x4cc>)
 8007606:	f043 0301 	orr.w	r3, r3, #1
 800760a:	6713      	str	r3, [r2, #112]	; 0x70
 800760c:	e02d      	b.n	800766a <HAL_RCC_OscConfig+0x376>
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	689b      	ldr	r3, [r3, #8]
 8007612:	2b00      	cmp	r3, #0
 8007614:	d10c      	bne.n	8007630 <HAL_RCC_OscConfig+0x33c>
 8007616:	4b6a      	ldr	r3, [pc, #424]	; (80077c0 <HAL_RCC_OscConfig+0x4cc>)
 8007618:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800761a:	4a69      	ldr	r2, [pc, #420]	; (80077c0 <HAL_RCC_OscConfig+0x4cc>)
 800761c:	f023 0301 	bic.w	r3, r3, #1
 8007620:	6713      	str	r3, [r2, #112]	; 0x70
 8007622:	4b67      	ldr	r3, [pc, #412]	; (80077c0 <HAL_RCC_OscConfig+0x4cc>)
 8007624:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007626:	4a66      	ldr	r2, [pc, #408]	; (80077c0 <HAL_RCC_OscConfig+0x4cc>)
 8007628:	f023 0304 	bic.w	r3, r3, #4
 800762c:	6713      	str	r3, [r2, #112]	; 0x70
 800762e:	e01c      	b.n	800766a <HAL_RCC_OscConfig+0x376>
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	689b      	ldr	r3, [r3, #8]
 8007634:	2b05      	cmp	r3, #5
 8007636:	d10c      	bne.n	8007652 <HAL_RCC_OscConfig+0x35e>
 8007638:	4b61      	ldr	r3, [pc, #388]	; (80077c0 <HAL_RCC_OscConfig+0x4cc>)
 800763a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800763c:	4a60      	ldr	r2, [pc, #384]	; (80077c0 <HAL_RCC_OscConfig+0x4cc>)
 800763e:	f043 0304 	orr.w	r3, r3, #4
 8007642:	6713      	str	r3, [r2, #112]	; 0x70
 8007644:	4b5e      	ldr	r3, [pc, #376]	; (80077c0 <HAL_RCC_OscConfig+0x4cc>)
 8007646:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007648:	4a5d      	ldr	r2, [pc, #372]	; (80077c0 <HAL_RCC_OscConfig+0x4cc>)
 800764a:	f043 0301 	orr.w	r3, r3, #1
 800764e:	6713      	str	r3, [r2, #112]	; 0x70
 8007650:	e00b      	b.n	800766a <HAL_RCC_OscConfig+0x376>
 8007652:	4b5b      	ldr	r3, [pc, #364]	; (80077c0 <HAL_RCC_OscConfig+0x4cc>)
 8007654:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007656:	4a5a      	ldr	r2, [pc, #360]	; (80077c0 <HAL_RCC_OscConfig+0x4cc>)
 8007658:	f023 0301 	bic.w	r3, r3, #1
 800765c:	6713      	str	r3, [r2, #112]	; 0x70
 800765e:	4b58      	ldr	r3, [pc, #352]	; (80077c0 <HAL_RCC_OscConfig+0x4cc>)
 8007660:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007662:	4a57      	ldr	r2, [pc, #348]	; (80077c0 <HAL_RCC_OscConfig+0x4cc>)
 8007664:	f023 0304 	bic.w	r3, r3, #4
 8007668:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	689b      	ldr	r3, [r3, #8]
 800766e:	2b00      	cmp	r3, #0
 8007670:	d015      	beq.n	800769e <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007672:	f7fd ffa5 	bl	80055c0 <HAL_GetTick>
 8007676:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007678:	e00a      	b.n	8007690 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800767a:	f7fd ffa1 	bl	80055c0 <HAL_GetTick>
 800767e:	4602      	mov	r2, r0
 8007680:	693b      	ldr	r3, [r7, #16]
 8007682:	1ad3      	subs	r3, r2, r3
 8007684:	f241 3288 	movw	r2, #5000	; 0x1388
 8007688:	4293      	cmp	r3, r2
 800768a:	d901      	bls.n	8007690 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 800768c:	2303      	movs	r3, #3
 800768e:	e0ce      	b.n	800782e <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007690:	4b4b      	ldr	r3, [pc, #300]	; (80077c0 <HAL_RCC_OscConfig+0x4cc>)
 8007692:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007694:	f003 0302 	and.w	r3, r3, #2
 8007698:	2b00      	cmp	r3, #0
 800769a:	d0ee      	beq.n	800767a <HAL_RCC_OscConfig+0x386>
 800769c:	e014      	b.n	80076c8 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800769e:	f7fd ff8f 	bl	80055c0 <HAL_GetTick>
 80076a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80076a4:	e00a      	b.n	80076bc <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80076a6:	f7fd ff8b 	bl	80055c0 <HAL_GetTick>
 80076aa:	4602      	mov	r2, r0
 80076ac:	693b      	ldr	r3, [r7, #16]
 80076ae:	1ad3      	subs	r3, r2, r3
 80076b0:	f241 3288 	movw	r2, #5000	; 0x1388
 80076b4:	4293      	cmp	r3, r2
 80076b6:	d901      	bls.n	80076bc <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 80076b8:	2303      	movs	r3, #3
 80076ba:	e0b8      	b.n	800782e <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80076bc:	4b40      	ldr	r3, [pc, #256]	; (80077c0 <HAL_RCC_OscConfig+0x4cc>)
 80076be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80076c0:	f003 0302 	and.w	r3, r3, #2
 80076c4:	2b00      	cmp	r3, #0
 80076c6:	d1ee      	bne.n	80076a6 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80076c8:	7dfb      	ldrb	r3, [r7, #23]
 80076ca:	2b01      	cmp	r3, #1
 80076cc:	d105      	bne.n	80076da <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80076ce:	4b3c      	ldr	r3, [pc, #240]	; (80077c0 <HAL_RCC_OscConfig+0x4cc>)
 80076d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80076d2:	4a3b      	ldr	r2, [pc, #236]	; (80077c0 <HAL_RCC_OscConfig+0x4cc>)
 80076d4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80076d8:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	699b      	ldr	r3, [r3, #24]
 80076de:	2b00      	cmp	r3, #0
 80076e0:	f000 80a4 	beq.w	800782c <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80076e4:	4b36      	ldr	r3, [pc, #216]	; (80077c0 <HAL_RCC_OscConfig+0x4cc>)
 80076e6:	689b      	ldr	r3, [r3, #8]
 80076e8:	f003 030c 	and.w	r3, r3, #12
 80076ec:	2b08      	cmp	r3, #8
 80076ee:	d06b      	beq.n	80077c8 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	699b      	ldr	r3, [r3, #24]
 80076f4:	2b02      	cmp	r3, #2
 80076f6:	d149      	bne.n	800778c <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80076f8:	4b31      	ldr	r3, [pc, #196]	; (80077c0 <HAL_RCC_OscConfig+0x4cc>)
 80076fa:	681b      	ldr	r3, [r3, #0]
 80076fc:	4a30      	ldr	r2, [pc, #192]	; (80077c0 <HAL_RCC_OscConfig+0x4cc>)
 80076fe:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007702:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007704:	f7fd ff5c 	bl	80055c0 <HAL_GetTick>
 8007708:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800770a:	e008      	b.n	800771e <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800770c:	f7fd ff58 	bl	80055c0 <HAL_GetTick>
 8007710:	4602      	mov	r2, r0
 8007712:	693b      	ldr	r3, [r7, #16]
 8007714:	1ad3      	subs	r3, r2, r3
 8007716:	2b02      	cmp	r3, #2
 8007718:	d901      	bls.n	800771e <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 800771a:	2303      	movs	r3, #3
 800771c:	e087      	b.n	800782e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800771e:	4b28      	ldr	r3, [pc, #160]	; (80077c0 <HAL_RCC_OscConfig+0x4cc>)
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007726:	2b00      	cmp	r3, #0
 8007728:	d1f0      	bne.n	800770c <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	69da      	ldr	r2, [r3, #28]
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	6a1b      	ldr	r3, [r3, #32]
 8007732:	431a      	orrs	r2, r3
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007738:	019b      	lsls	r3, r3, #6
 800773a:	431a      	orrs	r2, r3
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007740:	085b      	lsrs	r3, r3, #1
 8007742:	3b01      	subs	r3, #1
 8007744:	041b      	lsls	r3, r3, #16
 8007746:	431a      	orrs	r2, r3
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800774c:	061b      	lsls	r3, r3, #24
 800774e:	4313      	orrs	r3, r2
 8007750:	4a1b      	ldr	r2, [pc, #108]	; (80077c0 <HAL_RCC_OscConfig+0x4cc>)
 8007752:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8007756:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007758:	4b19      	ldr	r3, [pc, #100]	; (80077c0 <HAL_RCC_OscConfig+0x4cc>)
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	4a18      	ldr	r2, [pc, #96]	; (80077c0 <HAL_RCC_OscConfig+0x4cc>)
 800775e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007762:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007764:	f7fd ff2c 	bl	80055c0 <HAL_GetTick>
 8007768:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800776a:	e008      	b.n	800777e <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800776c:	f7fd ff28 	bl	80055c0 <HAL_GetTick>
 8007770:	4602      	mov	r2, r0
 8007772:	693b      	ldr	r3, [r7, #16]
 8007774:	1ad3      	subs	r3, r2, r3
 8007776:	2b02      	cmp	r3, #2
 8007778:	d901      	bls.n	800777e <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 800777a:	2303      	movs	r3, #3
 800777c:	e057      	b.n	800782e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800777e:	4b10      	ldr	r3, [pc, #64]	; (80077c0 <HAL_RCC_OscConfig+0x4cc>)
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007786:	2b00      	cmp	r3, #0
 8007788:	d0f0      	beq.n	800776c <HAL_RCC_OscConfig+0x478>
 800778a:	e04f      	b.n	800782c <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800778c:	4b0c      	ldr	r3, [pc, #48]	; (80077c0 <HAL_RCC_OscConfig+0x4cc>)
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	4a0b      	ldr	r2, [pc, #44]	; (80077c0 <HAL_RCC_OscConfig+0x4cc>)
 8007792:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007796:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007798:	f7fd ff12 	bl	80055c0 <HAL_GetTick>
 800779c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800779e:	e008      	b.n	80077b2 <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80077a0:	f7fd ff0e 	bl	80055c0 <HAL_GetTick>
 80077a4:	4602      	mov	r2, r0
 80077a6:	693b      	ldr	r3, [r7, #16]
 80077a8:	1ad3      	subs	r3, r2, r3
 80077aa:	2b02      	cmp	r3, #2
 80077ac:	d901      	bls.n	80077b2 <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 80077ae:	2303      	movs	r3, #3
 80077b0:	e03d      	b.n	800782e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80077b2:	4b03      	ldr	r3, [pc, #12]	; (80077c0 <HAL_RCC_OscConfig+0x4cc>)
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80077ba:	2b00      	cmp	r3, #0
 80077bc:	d1f0      	bne.n	80077a0 <HAL_RCC_OscConfig+0x4ac>
 80077be:	e035      	b.n	800782c <HAL_RCC_OscConfig+0x538>
 80077c0:	40023800 	.word	0x40023800
 80077c4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 80077c8:	4b1b      	ldr	r3, [pc, #108]	; (8007838 <HAL_RCC_OscConfig+0x544>)
 80077ca:	685b      	ldr	r3, [r3, #4]
 80077cc:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	699b      	ldr	r3, [r3, #24]
 80077d2:	2b01      	cmp	r3, #1
 80077d4:	d028      	beq.n	8007828 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80077d6:	68fb      	ldr	r3, [r7, #12]
 80077d8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80077e0:	429a      	cmp	r2, r3
 80077e2:	d121      	bne.n	8007828 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80077e4:	68fb      	ldr	r3, [r7, #12]
 80077e6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80077ee:	429a      	cmp	r2, r3
 80077f0:	d11a      	bne.n	8007828 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80077f2:	68fa      	ldr	r2, [r7, #12]
 80077f4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80077f8:	4013      	ands	r3, r2
 80077fa:	687a      	ldr	r2, [r7, #4]
 80077fc:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80077fe:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8007800:	4293      	cmp	r3, r2
 8007802:	d111      	bne.n	8007828 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8007804:	68fb      	ldr	r3, [r7, #12]
 8007806:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800780e:	085b      	lsrs	r3, r3, #1
 8007810:	3b01      	subs	r3, #1
 8007812:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8007814:	429a      	cmp	r2, r3
 8007816:	d107      	bne.n	8007828 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8007818:	68fb      	ldr	r3, [r7, #12]
 800781a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007822:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8007824:	429a      	cmp	r2, r3
 8007826:	d001      	beq.n	800782c <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8007828:	2301      	movs	r3, #1
 800782a:	e000      	b.n	800782e <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 800782c:	2300      	movs	r3, #0
}
 800782e:	4618      	mov	r0, r3
 8007830:	3718      	adds	r7, #24
 8007832:	46bd      	mov	sp, r7
 8007834:	bd80      	pop	{r7, pc}
 8007836:	bf00      	nop
 8007838:	40023800 	.word	0x40023800

0800783c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800783c:	b580      	push	{r7, lr}
 800783e:	b084      	sub	sp, #16
 8007840:	af00      	add	r7, sp, #0
 8007842:	6078      	str	r0, [r7, #4]
 8007844:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8007846:	2300      	movs	r3, #0
 8007848:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	2b00      	cmp	r3, #0
 800784e:	d101      	bne.n	8007854 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8007850:	2301      	movs	r3, #1
 8007852:	e0d0      	b.n	80079f6 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007854:	4b6a      	ldr	r3, [pc, #424]	; (8007a00 <HAL_RCC_ClockConfig+0x1c4>)
 8007856:	681b      	ldr	r3, [r3, #0]
 8007858:	f003 030f 	and.w	r3, r3, #15
 800785c:	683a      	ldr	r2, [r7, #0]
 800785e:	429a      	cmp	r2, r3
 8007860:	d910      	bls.n	8007884 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007862:	4b67      	ldr	r3, [pc, #412]	; (8007a00 <HAL_RCC_ClockConfig+0x1c4>)
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	f023 020f 	bic.w	r2, r3, #15
 800786a:	4965      	ldr	r1, [pc, #404]	; (8007a00 <HAL_RCC_ClockConfig+0x1c4>)
 800786c:	683b      	ldr	r3, [r7, #0]
 800786e:	4313      	orrs	r3, r2
 8007870:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007872:	4b63      	ldr	r3, [pc, #396]	; (8007a00 <HAL_RCC_ClockConfig+0x1c4>)
 8007874:	681b      	ldr	r3, [r3, #0]
 8007876:	f003 030f 	and.w	r3, r3, #15
 800787a:	683a      	ldr	r2, [r7, #0]
 800787c:	429a      	cmp	r2, r3
 800787e:	d001      	beq.n	8007884 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8007880:	2301      	movs	r3, #1
 8007882:	e0b8      	b.n	80079f6 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	681b      	ldr	r3, [r3, #0]
 8007888:	f003 0302 	and.w	r3, r3, #2
 800788c:	2b00      	cmp	r3, #0
 800788e:	d020      	beq.n	80078d2 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	f003 0304 	and.w	r3, r3, #4
 8007898:	2b00      	cmp	r3, #0
 800789a:	d005      	beq.n	80078a8 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800789c:	4b59      	ldr	r3, [pc, #356]	; (8007a04 <HAL_RCC_ClockConfig+0x1c8>)
 800789e:	689b      	ldr	r3, [r3, #8]
 80078a0:	4a58      	ldr	r2, [pc, #352]	; (8007a04 <HAL_RCC_ClockConfig+0x1c8>)
 80078a2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80078a6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	f003 0308 	and.w	r3, r3, #8
 80078b0:	2b00      	cmp	r3, #0
 80078b2:	d005      	beq.n	80078c0 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80078b4:	4b53      	ldr	r3, [pc, #332]	; (8007a04 <HAL_RCC_ClockConfig+0x1c8>)
 80078b6:	689b      	ldr	r3, [r3, #8]
 80078b8:	4a52      	ldr	r2, [pc, #328]	; (8007a04 <HAL_RCC_ClockConfig+0x1c8>)
 80078ba:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80078be:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80078c0:	4b50      	ldr	r3, [pc, #320]	; (8007a04 <HAL_RCC_ClockConfig+0x1c8>)
 80078c2:	689b      	ldr	r3, [r3, #8]
 80078c4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	689b      	ldr	r3, [r3, #8]
 80078cc:	494d      	ldr	r1, [pc, #308]	; (8007a04 <HAL_RCC_ClockConfig+0x1c8>)
 80078ce:	4313      	orrs	r3, r2
 80078d0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	f003 0301 	and.w	r3, r3, #1
 80078da:	2b00      	cmp	r3, #0
 80078dc:	d040      	beq.n	8007960 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	685b      	ldr	r3, [r3, #4]
 80078e2:	2b01      	cmp	r3, #1
 80078e4:	d107      	bne.n	80078f6 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80078e6:	4b47      	ldr	r3, [pc, #284]	; (8007a04 <HAL_RCC_ClockConfig+0x1c8>)
 80078e8:	681b      	ldr	r3, [r3, #0]
 80078ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80078ee:	2b00      	cmp	r3, #0
 80078f0:	d115      	bne.n	800791e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80078f2:	2301      	movs	r3, #1
 80078f4:	e07f      	b.n	80079f6 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	685b      	ldr	r3, [r3, #4]
 80078fa:	2b02      	cmp	r3, #2
 80078fc:	d107      	bne.n	800790e <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80078fe:	4b41      	ldr	r3, [pc, #260]	; (8007a04 <HAL_RCC_ClockConfig+0x1c8>)
 8007900:	681b      	ldr	r3, [r3, #0]
 8007902:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007906:	2b00      	cmp	r3, #0
 8007908:	d109      	bne.n	800791e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800790a:	2301      	movs	r3, #1
 800790c:	e073      	b.n	80079f6 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800790e:	4b3d      	ldr	r3, [pc, #244]	; (8007a04 <HAL_RCC_ClockConfig+0x1c8>)
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	f003 0302 	and.w	r3, r3, #2
 8007916:	2b00      	cmp	r3, #0
 8007918:	d101      	bne.n	800791e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800791a:	2301      	movs	r3, #1
 800791c:	e06b      	b.n	80079f6 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800791e:	4b39      	ldr	r3, [pc, #228]	; (8007a04 <HAL_RCC_ClockConfig+0x1c8>)
 8007920:	689b      	ldr	r3, [r3, #8]
 8007922:	f023 0203 	bic.w	r2, r3, #3
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	685b      	ldr	r3, [r3, #4]
 800792a:	4936      	ldr	r1, [pc, #216]	; (8007a04 <HAL_RCC_ClockConfig+0x1c8>)
 800792c:	4313      	orrs	r3, r2
 800792e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007930:	f7fd fe46 	bl	80055c0 <HAL_GetTick>
 8007934:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007936:	e00a      	b.n	800794e <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007938:	f7fd fe42 	bl	80055c0 <HAL_GetTick>
 800793c:	4602      	mov	r2, r0
 800793e:	68fb      	ldr	r3, [r7, #12]
 8007940:	1ad3      	subs	r3, r2, r3
 8007942:	f241 3288 	movw	r2, #5000	; 0x1388
 8007946:	4293      	cmp	r3, r2
 8007948:	d901      	bls.n	800794e <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 800794a:	2303      	movs	r3, #3
 800794c:	e053      	b.n	80079f6 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800794e:	4b2d      	ldr	r3, [pc, #180]	; (8007a04 <HAL_RCC_ClockConfig+0x1c8>)
 8007950:	689b      	ldr	r3, [r3, #8]
 8007952:	f003 020c 	and.w	r2, r3, #12
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	685b      	ldr	r3, [r3, #4]
 800795a:	009b      	lsls	r3, r3, #2
 800795c:	429a      	cmp	r2, r3
 800795e:	d1eb      	bne.n	8007938 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007960:	4b27      	ldr	r3, [pc, #156]	; (8007a00 <HAL_RCC_ClockConfig+0x1c4>)
 8007962:	681b      	ldr	r3, [r3, #0]
 8007964:	f003 030f 	and.w	r3, r3, #15
 8007968:	683a      	ldr	r2, [r7, #0]
 800796a:	429a      	cmp	r2, r3
 800796c:	d210      	bcs.n	8007990 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800796e:	4b24      	ldr	r3, [pc, #144]	; (8007a00 <HAL_RCC_ClockConfig+0x1c4>)
 8007970:	681b      	ldr	r3, [r3, #0]
 8007972:	f023 020f 	bic.w	r2, r3, #15
 8007976:	4922      	ldr	r1, [pc, #136]	; (8007a00 <HAL_RCC_ClockConfig+0x1c4>)
 8007978:	683b      	ldr	r3, [r7, #0]
 800797a:	4313      	orrs	r3, r2
 800797c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800797e:	4b20      	ldr	r3, [pc, #128]	; (8007a00 <HAL_RCC_ClockConfig+0x1c4>)
 8007980:	681b      	ldr	r3, [r3, #0]
 8007982:	f003 030f 	and.w	r3, r3, #15
 8007986:	683a      	ldr	r2, [r7, #0]
 8007988:	429a      	cmp	r2, r3
 800798a:	d001      	beq.n	8007990 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 800798c:	2301      	movs	r3, #1
 800798e:	e032      	b.n	80079f6 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	f003 0304 	and.w	r3, r3, #4
 8007998:	2b00      	cmp	r3, #0
 800799a:	d008      	beq.n	80079ae <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800799c:	4b19      	ldr	r3, [pc, #100]	; (8007a04 <HAL_RCC_ClockConfig+0x1c8>)
 800799e:	689b      	ldr	r3, [r3, #8]
 80079a0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	68db      	ldr	r3, [r3, #12]
 80079a8:	4916      	ldr	r1, [pc, #88]	; (8007a04 <HAL_RCC_ClockConfig+0x1c8>)
 80079aa:	4313      	orrs	r3, r2
 80079ac:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	681b      	ldr	r3, [r3, #0]
 80079b2:	f003 0308 	and.w	r3, r3, #8
 80079b6:	2b00      	cmp	r3, #0
 80079b8:	d009      	beq.n	80079ce <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80079ba:	4b12      	ldr	r3, [pc, #72]	; (8007a04 <HAL_RCC_ClockConfig+0x1c8>)
 80079bc:	689b      	ldr	r3, [r3, #8]
 80079be:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	691b      	ldr	r3, [r3, #16]
 80079c6:	00db      	lsls	r3, r3, #3
 80079c8:	490e      	ldr	r1, [pc, #56]	; (8007a04 <HAL_RCC_ClockConfig+0x1c8>)
 80079ca:	4313      	orrs	r3, r2
 80079cc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80079ce:	f000 f821 	bl	8007a14 <HAL_RCC_GetSysClockFreq>
 80079d2:	4602      	mov	r2, r0
 80079d4:	4b0b      	ldr	r3, [pc, #44]	; (8007a04 <HAL_RCC_ClockConfig+0x1c8>)
 80079d6:	689b      	ldr	r3, [r3, #8]
 80079d8:	091b      	lsrs	r3, r3, #4
 80079da:	f003 030f 	and.w	r3, r3, #15
 80079de:	490a      	ldr	r1, [pc, #40]	; (8007a08 <HAL_RCC_ClockConfig+0x1cc>)
 80079e0:	5ccb      	ldrb	r3, [r1, r3]
 80079e2:	fa22 f303 	lsr.w	r3, r2, r3
 80079e6:	4a09      	ldr	r2, [pc, #36]	; (8007a0c <HAL_RCC_ClockConfig+0x1d0>)
 80079e8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80079ea:	4b09      	ldr	r3, [pc, #36]	; (8007a10 <HAL_RCC_ClockConfig+0x1d4>)
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	4618      	mov	r0, r3
 80079f0:	f7fd fda2 	bl	8005538 <HAL_InitTick>

  return HAL_OK;
 80079f4:	2300      	movs	r3, #0
}
 80079f6:	4618      	mov	r0, r3
 80079f8:	3710      	adds	r7, #16
 80079fa:	46bd      	mov	sp, r7
 80079fc:	bd80      	pop	{r7, pc}
 80079fe:	bf00      	nop
 8007a00:	40023c00 	.word	0x40023c00
 8007a04:	40023800 	.word	0x40023800
 8007a08:	0800cf4c 	.word	0x0800cf4c
 8007a0c:	20000068 	.word	0x20000068
 8007a10:	2000006c 	.word	0x2000006c

08007a14 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007a14:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007a18:	b094      	sub	sp, #80	; 0x50
 8007a1a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8007a1c:	2300      	movs	r3, #0
 8007a1e:	647b      	str	r3, [r7, #68]	; 0x44
 8007a20:	2300      	movs	r3, #0
 8007a22:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007a24:	2300      	movs	r3, #0
 8007a26:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0;
 8007a28:	2300      	movs	r3, #0
 8007a2a:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007a2c:	4b79      	ldr	r3, [pc, #484]	; (8007c14 <HAL_RCC_GetSysClockFreq+0x200>)
 8007a2e:	689b      	ldr	r3, [r3, #8]
 8007a30:	f003 030c 	and.w	r3, r3, #12
 8007a34:	2b08      	cmp	r3, #8
 8007a36:	d00d      	beq.n	8007a54 <HAL_RCC_GetSysClockFreq+0x40>
 8007a38:	2b08      	cmp	r3, #8
 8007a3a:	f200 80e1 	bhi.w	8007c00 <HAL_RCC_GetSysClockFreq+0x1ec>
 8007a3e:	2b00      	cmp	r3, #0
 8007a40:	d002      	beq.n	8007a48 <HAL_RCC_GetSysClockFreq+0x34>
 8007a42:	2b04      	cmp	r3, #4
 8007a44:	d003      	beq.n	8007a4e <HAL_RCC_GetSysClockFreq+0x3a>
 8007a46:	e0db      	b.n	8007c00 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007a48:	4b73      	ldr	r3, [pc, #460]	; (8007c18 <HAL_RCC_GetSysClockFreq+0x204>)
 8007a4a:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8007a4c:	e0db      	b.n	8007c06 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8007a4e:	4b73      	ldr	r3, [pc, #460]	; (8007c1c <HAL_RCC_GetSysClockFreq+0x208>)
 8007a50:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8007a52:	e0d8      	b.n	8007c06 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007a54:	4b6f      	ldr	r3, [pc, #444]	; (8007c14 <HAL_RCC_GetSysClockFreq+0x200>)
 8007a56:	685b      	ldr	r3, [r3, #4]
 8007a58:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007a5c:	647b      	str	r3, [r7, #68]	; 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8007a5e:	4b6d      	ldr	r3, [pc, #436]	; (8007c14 <HAL_RCC_GetSysClockFreq+0x200>)
 8007a60:	685b      	ldr	r3, [r3, #4]
 8007a62:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007a66:	2b00      	cmp	r3, #0
 8007a68:	d063      	beq.n	8007b32 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007a6a:	4b6a      	ldr	r3, [pc, #424]	; (8007c14 <HAL_RCC_GetSysClockFreq+0x200>)
 8007a6c:	685b      	ldr	r3, [r3, #4]
 8007a6e:	099b      	lsrs	r3, r3, #6
 8007a70:	2200      	movs	r2, #0
 8007a72:	63bb      	str	r3, [r7, #56]	; 0x38
 8007a74:	63fa      	str	r2, [r7, #60]	; 0x3c
 8007a76:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a78:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007a7c:	633b      	str	r3, [r7, #48]	; 0x30
 8007a7e:	2300      	movs	r3, #0
 8007a80:	637b      	str	r3, [r7, #52]	; 0x34
 8007a82:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8007a86:	4622      	mov	r2, r4
 8007a88:	462b      	mov	r3, r5
 8007a8a:	f04f 0000 	mov.w	r0, #0
 8007a8e:	f04f 0100 	mov.w	r1, #0
 8007a92:	0159      	lsls	r1, r3, #5
 8007a94:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007a98:	0150      	lsls	r0, r2, #5
 8007a9a:	4602      	mov	r2, r0
 8007a9c:	460b      	mov	r3, r1
 8007a9e:	4621      	mov	r1, r4
 8007aa0:	1a51      	subs	r1, r2, r1
 8007aa2:	6139      	str	r1, [r7, #16]
 8007aa4:	4629      	mov	r1, r5
 8007aa6:	eb63 0301 	sbc.w	r3, r3, r1
 8007aaa:	617b      	str	r3, [r7, #20]
 8007aac:	f04f 0200 	mov.w	r2, #0
 8007ab0:	f04f 0300 	mov.w	r3, #0
 8007ab4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007ab8:	4659      	mov	r1, fp
 8007aba:	018b      	lsls	r3, r1, #6
 8007abc:	4651      	mov	r1, sl
 8007abe:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8007ac2:	4651      	mov	r1, sl
 8007ac4:	018a      	lsls	r2, r1, #6
 8007ac6:	4651      	mov	r1, sl
 8007ac8:	ebb2 0801 	subs.w	r8, r2, r1
 8007acc:	4659      	mov	r1, fp
 8007ace:	eb63 0901 	sbc.w	r9, r3, r1
 8007ad2:	f04f 0200 	mov.w	r2, #0
 8007ad6:	f04f 0300 	mov.w	r3, #0
 8007ada:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007ade:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007ae2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007ae6:	4690      	mov	r8, r2
 8007ae8:	4699      	mov	r9, r3
 8007aea:	4623      	mov	r3, r4
 8007aec:	eb18 0303 	adds.w	r3, r8, r3
 8007af0:	60bb      	str	r3, [r7, #8]
 8007af2:	462b      	mov	r3, r5
 8007af4:	eb49 0303 	adc.w	r3, r9, r3
 8007af8:	60fb      	str	r3, [r7, #12]
 8007afa:	f04f 0200 	mov.w	r2, #0
 8007afe:	f04f 0300 	mov.w	r3, #0
 8007b02:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8007b06:	4629      	mov	r1, r5
 8007b08:	024b      	lsls	r3, r1, #9
 8007b0a:	4621      	mov	r1, r4
 8007b0c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8007b10:	4621      	mov	r1, r4
 8007b12:	024a      	lsls	r2, r1, #9
 8007b14:	4610      	mov	r0, r2
 8007b16:	4619      	mov	r1, r3
 8007b18:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007b1a:	2200      	movs	r2, #0
 8007b1c:	62bb      	str	r3, [r7, #40]	; 0x28
 8007b1e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007b20:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8007b24:	f7f9 f880 	bl	8000c28 <__aeabi_uldivmod>
 8007b28:	4602      	mov	r2, r0
 8007b2a:	460b      	mov	r3, r1
 8007b2c:	4613      	mov	r3, r2
 8007b2e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007b30:	e058      	b.n	8007be4 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007b32:	4b38      	ldr	r3, [pc, #224]	; (8007c14 <HAL_RCC_GetSysClockFreq+0x200>)
 8007b34:	685b      	ldr	r3, [r3, #4]
 8007b36:	099b      	lsrs	r3, r3, #6
 8007b38:	2200      	movs	r2, #0
 8007b3a:	4618      	mov	r0, r3
 8007b3c:	4611      	mov	r1, r2
 8007b3e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8007b42:	623b      	str	r3, [r7, #32]
 8007b44:	2300      	movs	r3, #0
 8007b46:	627b      	str	r3, [r7, #36]	; 0x24
 8007b48:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8007b4c:	4642      	mov	r2, r8
 8007b4e:	464b      	mov	r3, r9
 8007b50:	f04f 0000 	mov.w	r0, #0
 8007b54:	f04f 0100 	mov.w	r1, #0
 8007b58:	0159      	lsls	r1, r3, #5
 8007b5a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007b5e:	0150      	lsls	r0, r2, #5
 8007b60:	4602      	mov	r2, r0
 8007b62:	460b      	mov	r3, r1
 8007b64:	4641      	mov	r1, r8
 8007b66:	ebb2 0a01 	subs.w	sl, r2, r1
 8007b6a:	4649      	mov	r1, r9
 8007b6c:	eb63 0b01 	sbc.w	fp, r3, r1
 8007b70:	f04f 0200 	mov.w	r2, #0
 8007b74:	f04f 0300 	mov.w	r3, #0
 8007b78:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8007b7c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8007b80:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8007b84:	ebb2 040a 	subs.w	r4, r2, sl
 8007b88:	eb63 050b 	sbc.w	r5, r3, fp
 8007b8c:	f04f 0200 	mov.w	r2, #0
 8007b90:	f04f 0300 	mov.w	r3, #0
 8007b94:	00eb      	lsls	r3, r5, #3
 8007b96:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007b9a:	00e2      	lsls	r2, r4, #3
 8007b9c:	4614      	mov	r4, r2
 8007b9e:	461d      	mov	r5, r3
 8007ba0:	4643      	mov	r3, r8
 8007ba2:	18e3      	adds	r3, r4, r3
 8007ba4:	603b      	str	r3, [r7, #0]
 8007ba6:	464b      	mov	r3, r9
 8007ba8:	eb45 0303 	adc.w	r3, r5, r3
 8007bac:	607b      	str	r3, [r7, #4]
 8007bae:	f04f 0200 	mov.w	r2, #0
 8007bb2:	f04f 0300 	mov.w	r3, #0
 8007bb6:	e9d7 4500 	ldrd	r4, r5, [r7]
 8007bba:	4629      	mov	r1, r5
 8007bbc:	028b      	lsls	r3, r1, #10
 8007bbe:	4621      	mov	r1, r4
 8007bc0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8007bc4:	4621      	mov	r1, r4
 8007bc6:	028a      	lsls	r2, r1, #10
 8007bc8:	4610      	mov	r0, r2
 8007bca:	4619      	mov	r1, r3
 8007bcc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007bce:	2200      	movs	r2, #0
 8007bd0:	61bb      	str	r3, [r7, #24]
 8007bd2:	61fa      	str	r2, [r7, #28]
 8007bd4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007bd8:	f7f9 f826 	bl	8000c28 <__aeabi_uldivmod>
 8007bdc:	4602      	mov	r2, r0
 8007bde:	460b      	mov	r3, r1
 8007be0:	4613      	mov	r3, r2
 8007be2:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8007be4:	4b0b      	ldr	r3, [pc, #44]	; (8007c14 <HAL_RCC_GetSysClockFreq+0x200>)
 8007be6:	685b      	ldr	r3, [r3, #4]
 8007be8:	0c1b      	lsrs	r3, r3, #16
 8007bea:	f003 0303 	and.w	r3, r3, #3
 8007bee:	3301      	adds	r3, #1
 8007bf0:	005b      	lsls	r3, r3, #1
 8007bf2:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco / pllp;
 8007bf4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8007bf6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007bf8:	fbb2 f3f3 	udiv	r3, r2, r3
 8007bfc:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8007bfe:	e002      	b.n	8007c06 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007c00:	4b05      	ldr	r3, [pc, #20]	; (8007c18 <HAL_RCC_GetSysClockFreq+0x204>)
 8007c02:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8007c04:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007c06:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8007c08:	4618      	mov	r0, r3
 8007c0a:	3750      	adds	r7, #80	; 0x50
 8007c0c:	46bd      	mov	sp, r7
 8007c0e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007c12:	bf00      	nop
 8007c14:	40023800 	.word	0x40023800
 8007c18:	00f42400 	.word	0x00f42400
 8007c1c:	007a1200 	.word	0x007a1200

08007c20 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007c20:	b480      	push	{r7}
 8007c22:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007c24:	4b03      	ldr	r3, [pc, #12]	; (8007c34 <HAL_RCC_GetHCLKFreq+0x14>)
 8007c26:	681b      	ldr	r3, [r3, #0]
}
 8007c28:	4618      	mov	r0, r3
 8007c2a:	46bd      	mov	sp, r7
 8007c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c30:	4770      	bx	lr
 8007c32:	bf00      	nop
 8007c34:	20000068 	.word	0x20000068

08007c38 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007c38:	b580      	push	{r7, lr}
 8007c3a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8007c3c:	f7ff fff0 	bl	8007c20 <HAL_RCC_GetHCLKFreq>
 8007c40:	4602      	mov	r2, r0
 8007c42:	4b05      	ldr	r3, [pc, #20]	; (8007c58 <HAL_RCC_GetPCLK1Freq+0x20>)
 8007c44:	689b      	ldr	r3, [r3, #8]
 8007c46:	0a9b      	lsrs	r3, r3, #10
 8007c48:	f003 0307 	and.w	r3, r3, #7
 8007c4c:	4903      	ldr	r1, [pc, #12]	; (8007c5c <HAL_RCC_GetPCLK1Freq+0x24>)
 8007c4e:	5ccb      	ldrb	r3, [r1, r3]
 8007c50:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007c54:	4618      	mov	r0, r3
 8007c56:	bd80      	pop	{r7, pc}
 8007c58:	40023800 	.word	0x40023800
 8007c5c:	0800cf5c 	.word	0x0800cf5c

08007c60 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007c60:	b580      	push	{r7, lr}
 8007c62:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8007c64:	f7ff ffdc 	bl	8007c20 <HAL_RCC_GetHCLKFreq>
 8007c68:	4602      	mov	r2, r0
 8007c6a:	4b05      	ldr	r3, [pc, #20]	; (8007c80 <HAL_RCC_GetPCLK2Freq+0x20>)
 8007c6c:	689b      	ldr	r3, [r3, #8]
 8007c6e:	0b5b      	lsrs	r3, r3, #13
 8007c70:	f003 0307 	and.w	r3, r3, #7
 8007c74:	4903      	ldr	r1, [pc, #12]	; (8007c84 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007c76:	5ccb      	ldrb	r3, [r1, r3]
 8007c78:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007c7c:	4618      	mov	r0, r3
 8007c7e:	bd80      	pop	{r7, pc}
 8007c80:	40023800 	.word	0x40023800
 8007c84:	0800cf5c 	.word	0x0800cf5c

08007c88 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007c88:	b580      	push	{r7, lr}
 8007c8a:	b088      	sub	sp, #32
 8007c8c:	af00      	add	r7, sp, #0
 8007c8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8007c90:	2300      	movs	r3, #0
 8007c92:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8007c94:	2300      	movs	r3, #0
 8007c96:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8007c98:	2300      	movs	r3, #0
 8007c9a:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8007c9c:	2300      	movs	r3, #0
 8007c9e:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8007ca0:	2300      	movs	r3, #0
 8007ca2:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	f003 0301 	and.w	r3, r3, #1
 8007cac:	2b00      	cmp	r3, #0
 8007cae:	d012      	beq.n	8007cd6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8007cb0:	4b69      	ldr	r3, [pc, #420]	; (8007e58 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007cb2:	689b      	ldr	r3, [r3, #8]
 8007cb4:	4a68      	ldr	r2, [pc, #416]	; (8007e58 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007cb6:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8007cba:	6093      	str	r3, [r2, #8]
 8007cbc:	4b66      	ldr	r3, [pc, #408]	; (8007e58 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007cbe:	689a      	ldr	r2, [r3, #8]
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007cc4:	4964      	ldr	r1, [pc, #400]	; (8007e58 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007cc6:	4313      	orrs	r3, r2
 8007cc8:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007cce:	2b00      	cmp	r3, #0
 8007cd0:	d101      	bne.n	8007cd6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8007cd2:	2301      	movs	r3, #1
 8007cd4:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007cde:	2b00      	cmp	r3, #0
 8007ce0:	d017      	beq.n	8007d12 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007ce2:	4b5d      	ldr	r3, [pc, #372]	; (8007e58 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007ce4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007ce8:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007cf0:	4959      	ldr	r1, [pc, #356]	; (8007e58 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007cf2:	4313      	orrs	r3, r2
 8007cf4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007cfc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007d00:	d101      	bne.n	8007d06 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8007d02:	2301      	movs	r3, #1
 8007d04:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007d0a:	2b00      	cmp	r3, #0
 8007d0c:	d101      	bne.n	8007d12 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8007d0e:	2301      	movs	r3, #1
 8007d10:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007d1a:	2b00      	cmp	r3, #0
 8007d1c:	d017      	beq.n	8007d4e <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8007d1e:	4b4e      	ldr	r3, [pc, #312]	; (8007e58 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007d20:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007d24:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d2c:	494a      	ldr	r1, [pc, #296]	; (8007e58 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007d2e:	4313      	orrs	r3, r2
 8007d30:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d38:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007d3c:	d101      	bne.n	8007d42 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8007d3e:	2301      	movs	r3, #1
 8007d40:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d46:	2b00      	cmp	r3, #0
 8007d48:	d101      	bne.n	8007d4e <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8007d4a:	2301      	movs	r3, #1
 8007d4c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007d56:	2b00      	cmp	r3, #0
 8007d58:	d001      	beq.n	8007d5e <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8007d5a:	2301      	movs	r3, #1
 8007d5c:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	681b      	ldr	r3, [r3, #0]
 8007d62:	f003 0320 	and.w	r3, r3, #32
 8007d66:	2b00      	cmp	r3, #0
 8007d68:	f000 808b 	beq.w	8007e82 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8007d6c:	4b3a      	ldr	r3, [pc, #232]	; (8007e58 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007d6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d70:	4a39      	ldr	r2, [pc, #228]	; (8007e58 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007d72:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007d76:	6413      	str	r3, [r2, #64]	; 0x40
 8007d78:	4b37      	ldr	r3, [pc, #220]	; (8007e58 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007d7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d7c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007d80:	60bb      	str	r3, [r7, #8]
 8007d82:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8007d84:	4b35      	ldr	r3, [pc, #212]	; (8007e5c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8007d86:	681b      	ldr	r3, [r3, #0]
 8007d88:	4a34      	ldr	r2, [pc, #208]	; (8007e5c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8007d8a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007d8e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007d90:	f7fd fc16 	bl	80055c0 <HAL_GetTick>
 8007d94:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8007d96:	e008      	b.n	8007daa <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007d98:	f7fd fc12 	bl	80055c0 <HAL_GetTick>
 8007d9c:	4602      	mov	r2, r0
 8007d9e:	697b      	ldr	r3, [r7, #20]
 8007da0:	1ad3      	subs	r3, r2, r3
 8007da2:	2b64      	cmp	r3, #100	; 0x64
 8007da4:	d901      	bls.n	8007daa <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8007da6:	2303      	movs	r3, #3
 8007da8:	e357      	b.n	800845a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8007daa:	4b2c      	ldr	r3, [pc, #176]	; (8007e5c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007db2:	2b00      	cmp	r3, #0
 8007db4:	d0f0      	beq.n	8007d98 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8007db6:	4b28      	ldr	r3, [pc, #160]	; (8007e58 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007db8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007dba:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007dbe:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8007dc0:	693b      	ldr	r3, [r7, #16]
 8007dc2:	2b00      	cmp	r3, #0
 8007dc4:	d035      	beq.n	8007e32 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007dca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007dce:	693a      	ldr	r2, [r7, #16]
 8007dd0:	429a      	cmp	r2, r3
 8007dd2:	d02e      	beq.n	8007e32 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007dd4:	4b20      	ldr	r3, [pc, #128]	; (8007e58 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007dd6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007dd8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007ddc:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8007dde:	4b1e      	ldr	r3, [pc, #120]	; (8007e58 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007de0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007de2:	4a1d      	ldr	r2, [pc, #116]	; (8007e58 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007de4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007de8:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8007dea:	4b1b      	ldr	r3, [pc, #108]	; (8007e58 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007dec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007dee:	4a1a      	ldr	r2, [pc, #104]	; (8007e58 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007df0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007df4:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8007df6:	4a18      	ldr	r2, [pc, #96]	; (8007e58 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007df8:	693b      	ldr	r3, [r7, #16]
 8007dfa:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8007dfc:	4b16      	ldr	r3, [pc, #88]	; (8007e58 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007dfe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007e00:	f003 0301 	and.w	r3, r3, #1
 8007e04:	2b01      	cmp	r3, #1
 8007e06:	d114      	bne.n	8007e32 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007e08:	f7fd fbda 	bl	80055c0 <HAL_GetTick>
 8007e0c:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007e0e:	e00a      	b.n	8007e26 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007e10:	f7fd fbd6 	bl	80055c0 <HAL_GetTick>
 8007e14:	4602      	mov	r2, r0
 8007e16:	697b      	ldr	r3, [r7, #20]
 8007e18:	1ad3      	subs	r3, r2, r3
 8007e1a:	f241 3288 	movw	r2, #5000	; 0x1388
 8007e1e:	4293      	cmp	r3, r2
 8007e20:	d901      	bls.n	8007e26 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8007e22:	2303      	movs	r3, #3
 8007e24:	e319      	b.n	800845a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007e26:	4b0c      	ldr	r3, [pc, #48]	; (8007e58 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007e28:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007e2a:	f003 0302 	and.w	r3, r3, #2
 8007e2e:	2b00      	cmp	r3, #0
 8007e30:	d0ee      	beq.n	8007e10 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007e36:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007e3a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007e3e:	d111      	bne.n	8007e64 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8007e40:	4b05      	ldr	r3, [pc, #20]	; (8007e58 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007e42:	689b      	ldr	r3, [r3, #8]
 8007e44:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8007e4c:	4b04      	ldr	r3, [pc, #16]	; (8007e60 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8007e4e:	400b      	ands	r3, r1
 8007e50:	4901      	ldr	r1, [pc, #4]	; (8007e58 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007e52:	4313      	orrs	r3, r2
 8007e54:	608b      	str	r3, [r1, #8]
 8007e56:	e00b      	b.n	8007e70 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8007e58:	40023800 	.word	0x40023800
 8007e5c:	40007000 	.word	0x40007000
 8007e60:	0ffffcff 	.word	0x0ffffcff
 8007e64:	4baa      	ldr	r3, [pc, #680]	; (8008110 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007e66:	689b      	ldr	r3, [r3, #8]
 8007e68:	4aa9      	ldr	r2, [pc, #676]	; (8008110 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007e6a:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8007e6e:	6093      	str	r3, [r2, #8]
 8007e70:	4ba7      	ldr	r3, [pc, #668]	; (8008110 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007e72:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007e78:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007e7c:	49a4      	ldr	r1, [pc, #656]	; (8008110 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007e7e:	4313      	orrs	r3, r2
 8007e80:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	681b      	ldr	r3, [r3, #0]
 8007e86:	f003 0310 	and.w	r3, r3, #16
 8007e8a:	2b00      	cmp	r3, #0
 8007e8c:	d010      	beq.n	8007eb0 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8007e8e:	4ba0      	ldr	r3, [pc, #640]	; (8008110 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007e90:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007e94:	4a9e      	ldr	r2, [pc, #632]	; (8008110 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007e96:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007e9a:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8007e9e:	4b9c      	ldr	r3, [pc, #624]	; (8008110 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007ea0:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ea8:	4999      	ldr	r1, [pc, #612]	; (8008110 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007eaa:	4313      	orrs	r3, r2
 8007eac:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	681b      	ldr	r3, [r3, #0]
 8007eb4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007eb8:	2b00      	cmp	r3, #0
 8007eba:	d00a      	beq.n	8007ed2 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8007ebc:	4b94      	ldr	r3, [pc, #592]	; (8008110 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007ebe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007ec2:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007eca:	4991      	ldr	r1, [pc, #580]	; (8008110 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007ecc:	4313      	orrs	r3, r2
 8007ece:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	681b      	ldr	r3, [r3, #0]
 8007ed6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007eda:	2b00      	cmp	r3, #0
 8007edc:	d00a      	beq.n	8007ef4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8007ede:	4b8c      	ldr	r3, [pc, #560]	; (8008110 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007ee0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007ee4:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007eec:	4988      	ldr	r1, [pc, #544]	; (8008110 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007eee:	4313      	orrs	r3, r2
 8007ef0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	681b      	ldr	r3, [r3, #0]
 8007ef8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007efc:	2b00      	cmp	r3, #0
 8007efe:	d00a      	beq.n	8007f16 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8007f00:	4b83      	ldr	r3, [pc, #524]	; (8008110 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007f02:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007f06:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007f0e:	4980      	ldr	r1, [pc, #512]	; (8008110 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007f10:	4313      	orrs	r3, r2
 8007f12:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007f1e:	2b00      	cmp	r3, #0
 8007f20:	d00a      	beq.n	8007f38 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8007f22:	4b7b      	ldr	r3, [pc, #492]	; (8008110 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007f24:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007f28:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007f30:	4977      	ldr	r1, [pc, #476]	; (8008110 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007f32:	4313      	orrs	r3, r2
 8007f34:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	681b      	ldr	r3, [r3, #0]
 8007f3c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007f40:	2b00      	cmp	r3, #0
 8007f42:	d00a      	beq.n	8007f5a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8007f44:	4b72      	ldr	r3, [pc, #456]	; (8008110 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007f46:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007f4a:	f023 0203 	bic.w	r2, r3, #3
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007f52:	496f      	ldr	r1, [pc, #444]	; (8008110 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007f54:	4313      	orrs	r3, r2
 8007f56:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007f62:	2b00      	cmp	r3, #0
 8007f64:	d00a      	beq.n	8007f7c <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8007f66:	4b6a      	ldr	r3, [pc, #424]	; (8008110 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007f68:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007f6c:	f023 020c 	bic.w	r2, r3, #12
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007f74:	4966      	ldr	r1, [pc, #408]	; (8008110 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007f76:	4313      	orrs	r3, r2
 8007f78:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	681b      	ldr	r3, [r3, #0]
 8007f80:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007f84:	2b00      	cmp	r3, #0
 8007f86:	d00a      	beq.n	8007f9e <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8007f88:	4b61      	ldr	r3, [pc, #388]	; (8008110 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007f8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007f8e:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007f96:	495e      	ldr	r1, [pc, #376]	; (8008110 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007f98:	4313      	orrs	r3, r2
 8007f9a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	681b      	ldr	r3, [r3, #0]
 8007fa2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007fa6:	2b00      	cmp	r3, #0
 8007fa8:	d00a      	beq.n	8007fc0 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8007faa:	4b59      	ldr	r3, [pc, #356]	; (8008110 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007fac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007fb0:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007fb8:	4955      	ldr	r1, [pc, #340]	; (8008110 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007fba:	4313      	orrs	r3, r2
 8007fbc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	681b      	ldr	r3, [r3, #0]
 8007fc4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007fc8:	2b00      	cmp	r3, #0
 8007fca:	d00a      	beq.n	8007fe2 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8007fcc:	4b50      	ldr	r3, [pc, #320]	; (8008110 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007fce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007fd2:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007fda:	494d      	ldr	r1, [pc, #308]	; (8008110 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007fdc:	4313      	orrs	r3, r2
 8007fde:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	681b      	ldr	r3, [r3, #0]
 8007fe6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007fea:	2b00      	cmp	r3, #0
 8007fec:	d00a      	beq.n	8008004 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8007fee:	4b48      	ldr	r3, [pc, #288]	; (8008110 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007ff0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007ff4:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007ffc:	4944      	ldr	r1, [pc, #272]	; (8008110 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007ffe:	4313      	orrs	r3, r2
 8008000:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	681b      	ldr	r3, [r3, #0]
 8008008:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800800c:	2b00      	cmp	r3, #0
 800800e:	d00a      	beq.n	8008026 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8008010:	4b3f      	ldr	r3, [pc, #252]	; (8008110 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008012:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008016:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800801e:	493c      	ldr	r1, [pc, #240]	; (8008110 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008020:	4313      	orrs	r3, r2
 8008022:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	681b      	ldr	r3, [r3, #0]
 800802a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800802e:	2b00      	cmp	r3, #0
 8008030:	d00a      	beq.n	8008048 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8008032:	4b37      	ldr	r3, [pc, #220]	; (8008110 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008034:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008038:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008040:	4933      	ldr	r1, [pc, #204]	; (8008110 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008042:	4313      	orrs	r3, r2
 8008044:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	681b      	ldr	r3, [r3, #0]
 800804c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008050:	2b00      	cmp	r3, #0
 8008052:	d00a      	beq.n	800806a <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8008054:	4b2e      	ldr	r3, [pc, #184]	; (8008110 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008056:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800805a:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008062:	492b      	ldr	r1, [pc, #172]	; (8008110 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008064:	4313      	orrs	r3, r2
 8008066:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008072:	2b00      	cmp	r3, #0
 8008074:	d011      	beq.n	800809a <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8008076:	4b26      	ldr	r3, [pc, #152]	; (8008110 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008078:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800807c:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008084:	4922      	ldr	r1, [pc, #136]	; (8008110 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008086:	4313      	orrs	r3, r2
 8008088:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008090:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8008094:	d101      	bne.n	800809a <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8008096:	2301      	movs	r3, #1
 8008098:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	681b      	ldr	r3, [r3, #0]
 800809e:	f003 0308 	and.w	r3, r3, #8
 80080a2:	2b00      	cmp	r3, #0
 80080a4:	d001      	beq.n	80080aa <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 80080a6:	2301      	movs	r3, #1
 80080a8:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	681b      	ldr	r3, [r3, #0]
 80080ae:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80080b2:	2b00      	cmp	r3, #0
 80080b4:	d00a      	beq.n	80080cc <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80080b6:	4b16      	ldr	r3, [pc, #88]	; (8008110 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80080b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80080bc:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80080c4:	4912      	ldr	r1, [pc, #72]	; (8008110 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80080c6:	4313      	orrs	r3, r2
 80080c8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80080d4:	2b00      	cmp	r3, #0
 80080d6:	d00b      	beq.n	80080f0 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80080d8:	4b0d      	ldr	r3, [pc, #52]	; (8008110 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80080da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80080de:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80080e8:	4909      	ldr	r1, [pc, #36]	; (8008110 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80080ea:	4313      	orrs	r3, r2
 80080ec:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80080f0:	69fb      	ldr	r3, [r7, #28]
 80080f2:	2b01      	cmp	r3, #1
 80080f4:	d006      	beq.n	8008104 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	681b      	ldr	r3, [r3, #0]
 80080fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80080fe:	2b00      	cmp	r3, #0
 8008100:	f000 80d9 	beq.w	80082b6 <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8008104:	4b02      	ldr	r3, [pc, #8]	; (8008110 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008106:	681b      	ldr	r3, [r3, #0]
 8008108:	4a01      	ldr	r2, [pc, #4]	; (8008110 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800810a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800810e:	e001      	b.n	8008114 <HAL_RCCEx_PeriphCLKConfig+0x48c>
 8008110:	40023800 	.word	0x40023800
 8008114:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008116:	f7fd fa53 	bl	80055c0 <HAL_GetTick>
 800811a:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800811c:	e008      	b.n	8008130 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800811e:	f7fd fa4f 	bl	80055c0 <HAL_GetTick>
 8008122:	4602      	mov	r2, r0
 8008124:	697b      	ldr	r3, [r7, #20]
 8008126:	1ad3      	subs	r3, r2, r3
 8008128:	2b64      	cmp	r3, #100	; 0x64
 800812a:	d901      	bls.n	8008130 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800812c:	2303      	movs	r3, #3
 800812e:	e194      	b.n	800845a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8008130:	4b6c      	ldr	r3, [pc, #432]	; (80082e4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008132:	681b      	ldr	r3, [r3, #0]
 8008134:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008138:	2b00      	cmp	r3, #0
 800813a:	d1f0      	bne.n	800811e <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	f003 0301 	and.w	r3, r3, #1
 8008144:	2b00      	cmp	r3, #0
 8008146:	d021      	beq.n	800818c <HAL_RCCEx_PeriphCLKConfig+0x504>
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800814c:	2b00      	cmp	r3, #0
 800814e:	d11d      	bne.n	800818c <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8008150:	4b64      	ldr	r3, [pc, #400]	; (80082e4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008152:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008156:	0c1b      	lsrs	r3, r3, #16
 8008158:	f003 0303 	and.w	r3, r3, #3
 800815c:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800815e:	4b61      	ldr	r3, [pc, #388]	; (80082e4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008160:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008164:	0e1b      	lsrs	r3, r3, #24
 8008166:	f003 030f 	and.w	r3, r3, #15
 800816a:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	685b      	ldr	r3, [r3, #4]
 8008170:	019a      	lsls	r2, r3, #6
 8008172:	693b      	ldr	r3, [r7, #16]
 8008174:	041b      	lsls	r3, r3, #16
 8008176:	431a      	orrs	r2, r3
 8008178:	68fb      	ldr	r3, [r7, #12]
 800817a:	061b      	lsls	r3, r3, #24
 800817c:	431a      	orrs	r2, r3
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	689b      	ldr	r3, [r3, #8]
 8008182:	071b      	lsls	r3, r3, #28
 8008184:	4957      	ldr	r1, [pc, #348]	; (80082e4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008186:	4313      	orrs	r3, r2
 8008188:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	681b      	ldr	r3, [r3, #0]
 8008190:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8008194:	2b00      	cmp	r3, #0
 8008196:	d004      	beq.n	80081a2 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800819c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80081a0:	d00a      	beq.n	80081b8 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	681b      	ldr	r3, [r3, #0]
 80081a6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80081aa:	2b00      	cmp	r3, #0
 80081ac:	d02e      	beq.n	800820c <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80081b2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80081b6:	d129      	bne.n	800820c <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80081b8:	4b4a      	ldr	r3, [pc, #296]	; (80082e4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80081ba:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80081be:	0c1b      	lsrs	r3, r3, #16
 80081c0:	f003 0303 	and.w	r3, r3, #3
 80081c4:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80081c6:	4b47      	ldr	r3, [pc, #284]	; (80082e4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80081c8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80081cc:	0f1b      	lsrs	r3, r3, #28
 80081ce:	f003 0307 	and.w	r3, r3, #7
 80081d2:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	685b      	ldr	r3, [r3, #4]
 80081d8:	019a      	lsls	r2, r3, #6
 80081da:	693b      	ldr	r3, [r7, #16]
 80081dc:	041b      	lsls	r3, r3, #16
 80081de:	431a      	orrs	r2, r3
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	68db      	ldr	r3, [r3, #12]
 80081e4:	061b      	lsls	r3, r3, #24
 80081e6:	431a      	orrs	r2, r3
 80081e8:	68fb      	ldr	r3, [r7, #12]
 80081ea:	071b      	lsls	r3, r3, #28
 80081ec:	493d      	ldr	r1, [pc, #244]	; (80082e4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80081ee:	4313      	orrs	r3, r2
 80081f0:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80081f4:	4b3b      	ldr	r3, [pc, #236]	; (80082e4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80081f6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80081fa:	f023 021f 	bic.w	r2, r3, #31
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008202:	3b01      	subs	r3, #1
 8008204:	4937      	ldr	r1, [pc, #220]	; (80082e4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008206:	4313      	orrs	r3, r2
 8008208:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	681b      	ldr	r3, [r3, #0]
 8008210:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008214:	2b00      	cmp	r3, #0
 8008216:	d01d      	beq.n	8008254 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8008218:	4b32      	ldr	r3, [pc, #200]	; (80082e4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800821a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800821e:	0e1b      	lsrs	r3, r3, #24
 8008220:	f003 030f 	and.w	r3, r3, #15
 8008224:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8008226:	4b2f      	ldr	r3, [pc, #188]	; (80082e4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008228:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800822c:	0f1b      	lsrs	r3, r3, #28
 800822e:	f003 0307 	and.w	r3, r3, #7
 8008232:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	685b      	ldr	r3, [r3, #4]
 8008238:	019a      	lsls	r2, r3, #6
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	691b      	ldr	r3, [r3, #16]
 800823e:	041b      	lsls	r3, r3, #16
 8008240:	431a      	orrs	r2, r3
 8008242:	693b      	ldr	r3, [r7, #16]
 8008244:	061b      	lsls	r3, r3, #24
 8008246:	431a      	orrs	r2, r3
 8008248:	68fb      	ldr	r3, [r7, #12]
 800824a:	071b      	lsls	r3, r3, #28
 800824c:	4925      	ldr	r1, [pc, #148]	; (80082e4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800824e:	4313      	orrs	r3, r2
 8008250:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	681b      	ldr	r3, [r3, #0]
 8008258:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800825c:	2b00      	cmp	r3, #0
 800825e:	d011      	beq.n	8008284 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	685b      	ldr	r3, [r3, #4]
 8008264:	019a      	lsls	r2, r3, #6
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	691b      	ldr	r3, [r3, #16]
 800826a:	041b      	lsls	r3, r3, #16
 800826c:	431a      	orrs	r2, r3
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	68db      	ldr	r3, [r3, #12]
 8008272:	061b      	lsls	r3, r3, #24
 8008274:	431a      	orrs	r2, r3
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	689b      	ldr	r3, [r3, #8]
 800827a:	071b      	lsls	r3, r3, #28
 800827c:	4919      	ldr	r1, [pc, #100]	; (80082e4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800827e:	4313      	orrs	r3, r2
 8008280:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8008284:	4b17      	ldr	r3, [pc, #92]	; (80082e4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008286:	681b      	ldr	r3, [r3, #0]
 8008288:	4a16      	ldr	r2, [pc, #88]	; (80082e4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800828a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800828e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008290:	f7fd f996 	bl	80055c0 <HAL_GetTick>
 8008294:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8008296:	e008      	b.n	80082aa <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8008298:	f7fd f992 	bl	80055c0 <HAL_GetTick>
 800829c:	4602      	mov	r2, r0
 800829e:	697b      	ldr	r3, [r7, #20]
 80082a0:	1ad3      	subs	r3, r2, r3
 80082a2:	2b64      	cmp	r3, #100	; 0x64
 80082a4:	d901      	bls.n	80082aa <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80082a6:	2303      	movs	r3, #3
 80082a8:	e0d7      	b.n	800845a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80082aa:	4b0e      	ldr	r3, [pc, #56]	; (80082e4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80082ac:	681b      	ldr	r3, [r3, #0]
 80082ae:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80082b2:	2b00      	cmp	r3, #0
 80082b4:	d0f0      	beq.n	8008298 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 80082b6:	69bb      	ldr	r3, [r7, #24]
 80082b8:	2b01      	cmp	r3, #1
 80082ba:	f040 80cd 	bne.w	8008458 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80082be:	4b09      	ldr	r3, [pc, #36]	; (80082e4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80082c0:	681b      	ldr	r3, [r3, #0]
 80082c2:	4a08      	ldr	r2, [pc, #32]	; (80082e4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80082c4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80082c8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80082ca:	f7fd f979 	bl	80055c0 <HAL_GetTick>
 80082ce:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80082d0:	e00a      	b.n	80082e8 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80082d2:	f7fd f975 	bl	80055c0 <HAL_GetTick>
 80082d6:	4602      	mov	r2, r0
 80082d8:	697b      	ldr	r3, [r7, #20]
 80082da:	1ad3      	subs	r3, r2, r3
 80082dc:	2b64      	cmp	r3, #100	; 0x64
 80082de:	d903      	bls.n	80082e8 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80082e0:	2303      	movs	r3, #3
 80082e2:	e0ba      	b.n	800845a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 80082e4:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80082e8:	4b5e      	ldr	r3, [pc, #376]	; (8008464 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80082ea:	681b      	ldr	r3, [r3, #0]
 80082ec:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80082f0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80082f4:	d0ed      	beq.n	80082d2 <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	681b      	ldr	r3, [r3, #0]
 80082fa:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80082fe:	2b00      	cmp	r3, #0
 8008300:	d003      	beq.n	800830a <HAL_RCCEx_PeriphCLKConfig+0x682>
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008306:	2b00      	cmp	r3, #0
 8008308:	d009      	beq.n	800831e <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8008312:	2b00      	cmp	r3, #0
 8008314:	d02e      	beq.n	8008374 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800831a:	2b00      	cmp	r3, #0
 800831c:	d12a      	bne.n	8008374 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800831e:	4b51      	ldr	r3, [pc, #324]	; (8008464 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008320:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008324:	0c1b      	lsrs	r3, r3, #16
 8008326:	f003 0303 	and.w	r3, r3, #3
 800832a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800832c:	4b4d      	ldr	r3, [pc, #308]	; (8008464 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800832e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008332:	0f1b      	lsrs	r3, r3, #28
 8008334:	f003 0307 	and.w	r3, r3, #7
 8008338:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	695b      	ldr	r3, [r3, #20]
 800833e:	019a      	lsls	r2, r3, #6
 8008340:	693b      	ldr	r3, [r7, #16]
 8008342:	041b      	lsls	r3, r3, #16
 8008344:	431a      	orrs	r2, r3
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	699b      	ldr	r3, [r3, #24]
 800834a:	061b      	lsls	r3, r3, #24
 800834c:	431a      	orrs	r2, r3
 800834e:	68fb      	ldr	r3, [r7, #12]
 8008350:	071b      	lsls	r3, r3, #28
 8008352:	4944      	ldr	r1, [pc, #272]	; (8008464 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008354:	4313      	orrs	r3, r2
 8008356:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800835a:	4b42      	ldr	r3, [pc, #264]	; (8008464 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800835c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008360:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008368:	3b01      	subs	r3, #1
 800836a:	021b      	lsls	r3, r3, #8
 800836c:	493d      	ldr	r1, [pc, #244]	; (8008464 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800836e:	4313      	orrs	r3, r2
 8008370:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800837c:	2b00      	cmp	r3, #0
 800837e:	d022      	beq.n	80083c6 <HAL_RCCEx_PeriphCLKConfig+0x73e>
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008384:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8008388:	d11d      	bne.n	80083c6 <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800838a:	4b36      	ldr	r3, [pc, #216]	; (8008464 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800838c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008390:	0e1b      	lsrs	r3, r3, #24
 8008392:	f003 030f 	and.w	r3, r3, #15
 8008396:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8008398:	4b32      	ldr	r3, [pc, #200]	; (8008464 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800839a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800839e:	0f1b      	lsrs	r3, r3, #28
 80083a0:	f003 0307 	and.w	r3, r3, #7
 80083a4:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	695b      	ldr	r3, [r3, #20]
 80083aa:	019a      	lsls	r2, r3, #6
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	6a1b      	ldr	r3, [r3, #32]
 80083b0:	041b      	lsls	r3, r3, #16
 80083b2:	431a      	orrs	r2, r3
 80083b4:	693b      	ldr	r3, [r7, #16]
 80083b6:	061b      	lsls	r3, r3, #24
 80083b8:	431a      	orrs	r2, r3
 80083ba:	68fb      	ldr	r3, [r7, #12]
 80083bc:	071b      	lsls	r3, r3, #28
 80083be:	4929      	ldr	r1, [pc, #164]	; (8008464 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80083c0:	4313      	orrs	r3, r2
 80083c2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	681b      	ldr	r3, [r3, #0]
 80083ca:	f003 0308 	and.w	r3, r3, #8
 80083ce:	2b00      	cmp	r3, #0
 80083d0:	d028      	beq.n	8008424 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80083d2:	4b24      	ldr	r3, [pc, #144]	; (8008464 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80083d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80083d8:	0e1b      	lsrs	r3, r3, #24
 80083da:	f003 030f 	and.w	r3, r3, #15
 80083de:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80083e0:	4b20      	ldr	r3, [pc, #128]	; (8008464 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80083e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80083e6:	0c1b      	lsrs	r3, r3, #16
 80083e8:	f003 0303 	and.w	r3, r3, #3
 80083ec:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	695b      	ldr	r3, [r3, #20]
 80083f2:	019a      	lsls	r2, r3, #6
 80083f4:	68fb      	ldr	r3, [r7, #12]
 80083f6:	041b      	lsls	r3, r3, #16
 80083f8:	431a      	orrs	r2, r3
 80083fa:	693b      	ldr	r3, [r7, #16]
 80083fc:	061b      	lsls	r3, r3, #24
 80083fe:	431a      	orrs	r2, r3
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	69db      	ldr	r3, [r3, #28]
 8008404:	071b      	lsls	r3, r3, #28
 8008406:	4917      	ldr	r1, [pc, #92]	; (8008464 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008408:	4313      	orrs	r3, r2
 800840a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800840e:	4b15      	ldr	r3, [pc, #84]	; (8008464 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008410:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008414:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800841c:	4911      	ldr	r1, [pc, #68]	; (8008464 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800841e:	4313      	orrs	r3, r2
 8008420:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8008424:	4b0f      	ldr	r3, [pc, #60]	; (8008464 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	4a0e      	ldr	r2, [pc, #56]	; (8008464 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800842a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800842e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008430:	f7fd f8c6 	bl	80055c0 <HAL_GetTick>
 8008434:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8008436:	e008      	b.n	800844a <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8008438:	f7fd f8c2 	bl	80055c0 <HAL_GetTick>
 800843c:	4602      	mov	r2, r0
 800843e:	697b      	ldr	r3, [r7, #20]
 8008440:	1ad3      	subs	r3, r2, r3
 8008442:	2b64      	cmp	r3, #100	; 0x64
 8008444:	d901      	bls.n	800844a <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8008446:	2303      	movs	r3, #3
 8008448:	e007      	b.n	800845a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800844a:	4b06      	ldr	r3, [pc, #24]	; (8008464 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800844c:	681b      	ldr	r3, [r3, #0]
 800844e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008452:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008456:	d1ef      	bne.n	8008438 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 8008458:	2300      	movs	r3, #0
}
 800845a:	4618      	mov	r0, r3
 800845c:	3720      	adds	r7, #32
 800845e:	46bd      	mov	sp, r7
 8008460:	bd80      	pop	{r7, pc}
 8008462:	bf00      	nop
 8008464:	40023800 	.word	0x40023800

08008468 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008468:	b580      	push	{r7, lr}
 800846a:	b082      	sub	sp, #8
 800846c:	af00      	add	r7, sp, #0
 800846e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	2b00      	cmp	r3, #0
 8008474:	d101      	bne.n	800847a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008476:	2301      	movs	r3, #1
 8008478:	e049      	b.n	800850e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008480:	b2db      	uxtb	r3, r3
 8008482:	2b00      	cmp	r3, #0
 8008484:	d106      	bne.n	8008494 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	2200      	movs	r2, #0
 800848a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800848e:	6878      	ldr	r0, [r7, #4]
 8008490:	f7fc fc32 	bl	8004cf8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	2202      	movs	r2, #2
 8008498:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	681a      	ldr	r2, [r3, #0]
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	3304      	adds	r3, #4
 80084a4:	4619      	mov	r1, r3
 80084a6:	4610      	mov	r0, r2
 80084a8:	f000 fdac 	bl	8009004 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	2201      	movs	r2, #1
 80084b0:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	2201      	movs	r2, #1
 80084b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	2201      	movs	r2, #1
 80084c0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	2201      	movs	r2, #1
 80084c8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	2201      	movs	r2, #1
 80084d0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	2201      	movs	r2, #1
 80084d8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	2201      	movs	r2, #1
 80084e0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	2201      	movs	r2, #1
 80084e8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	2201      	movs	r2, #1
 80084f0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	2201      	movs	r2, #1
 80084f8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	2201      	movs	r2, #1
 8008500:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	2201      	movs	r2, #1
 8008508:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800850c:	2300      	movs	r3, #0
}
 800850e:	4618      	mov	r0, r3
 8008510:	3708      	adds	r7, #8
 8008512:	46bd      	mov	sp, r7
 8008514:	bd80      	pop	{r7, pc}
	...

08008518 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8008518:	b480      	push	{r7}
 800851a:	b085      	sub	sp, #20
 800851c:	af00      	add	r7, sp, #0
 800851e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008526:	b2db      	uxtb	r3, r3
 8008528:	2b01      	cmp	r3, #1
 800852a:	d001      	beq.n	8008530 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800852c:	2301      	movs	r3, #1
 800852e:	e054      	b.n	80085da <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	2202      	movs	r2, #2
 8008534:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	681b      	ldr	r3, [r3, #0]
 800853c:	68da      	ldr	r2, [r3, #12]
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	681b      	ldr	r3, [r3, #0]
 8008542:	f042 0201 	orr.w	r2, r2, #1
 8008546:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	681b      	ldr	r3, [r3, #0]
 800854c:	4a26      	ldr	r2, [pc, #152]	; (80085e8 <HAL_TIM_Base_Start_IT+0xd0>)
 800854e:	4293      	cmp	r3, r2
 8008550:	d022      	beq.n	8008598 <HAL_TIM_Base_Start_IT+0x80>
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	681b      	ldr	r3, [r3, #0]
 8008556:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800855a:	d01d      	beq.n	8008598 <HAL_TIM_Base_Start_IT+0x80>
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	681b      	ldr	r3, [r3, #0]
 8008560:	4a22      	ldr	r2, [pc, #136]	; (80085ec <HAL_TIM_Base_Start_IT+0xd4>)
 8008562:	4293      	cmp	r3, r2
 8008564:	d018      	beq.n	8008598 <HAL_TIM_Base_Start_IT+0x80>
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	681b      	ldr	r3, [r3, #0]
 800856a:	4a21      	ldr	r2, [pc, #132]	; (80085f0 <HAL_TIM_Base_Start_IT+0xd8>)
 800856c:	4293      	cmp	r3, r2
 800856e:	d013      	beq.n	8008598 <HAL_TIM_Base_Start_IT+0x80>
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	681b      	ldr	r3, [r3, #0]
 8008574:	4a1f      	ldr	r2, [pc, #124]	; (80085f4 <HAL_TIM_Base_Start_IT+0xdc>)
 8008576:	4293      	cmp	r3, r2
 8008578:	d00e      	beq.n	8008598 <HAL_TIM_Base_Start_IT+0x80>
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	681b      	ldr	r3, [r3, #0]
 800857e:	4a1e      	ldr	r2, [pc, #120]	; (80085f8 <HAL_TIM_Base_Start_IT+0xe0>)
 8008580:	4293      	cmp	r3, r2
 8008582:	d009      	beq.n	8008598 <HAL_TIM_Base_Start_IT+0x80>
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	681b      	ldr	r3, [r3, #0]
 8008588:	4a1c      	ldr	r2, [pc, #112]	; (80085fc <HAL_TIM_Base_Start_IT+0xe4>)
 800858a:	4293      	cmp	r3, r2
 800858c:	d004      	beq.n	8008598 <HAL_TIM_Base_Start_IT+0x80>
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	681b      	ldr	r3, [r3, #0]
 8008592:	4a1b      	ldr	r2, [pc, #108]	; (8008600 <HAL_TIM_Base_Start_IT+0xe8>)
 8008594:	4293      	cmp	r3, r2
 8008596:	d115      	bne.n	80085c4 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	681b      	ldr	r3, [r3, #0]
 800859c:	689a      	ldr	r2, [r3, #8]
 800859e:	4b19      	ldr	r3, [pc, #100]	; (8008604 <HAL_TIM_Base_Start_IT+0xec>)
 80085a0:	4013      	ands	r3, r2
 80085a2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80085a4:	68fb      	ldr	r3, [r7, #12]
 80085a6:	2b06      	cmp	r3, #6
 80085a8:	d015      	beq.n	80085d6 <HAL_TIM_Base_Start_IT+0xbe>
 80085aa:	68fb      	ldr	r3, [r7, #12]
 80085ac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80085b0:	d011      	beq.n	80085d6 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	681b      	ldr	r3, [r3, #0]
 80085b6:	681a      	ldr	r2, [r3, #0]
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	681b      	ldr	r3, [r3, #0]
 80085bc:	f042 0201 	orr.w	r2, r2, #1
 80085c0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80085c2:	e008      	b.n	80085d6 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	681b      	ldr	r3, [r3, #0]
 80085c8:	681a      	ldr	r2, [r3, #0]
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	681b      	ldr	r3, [r3, #0]
 80085ce:	f042 0201 	orr.w	r2, r2, #1
 80085d2:	601a      	str	r2, [r3, #0]
 80085d4:	e000      	b.n	80085d8 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80085d6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80085d8:	2300      	movs	r3, #0
}
 80085da:	4618      	mov	r0, r3
 80085dc:	3714      	adds	r7, #20
 80085de:	46bd      	mov	sp, r7
 80085e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085e4:	4770      	bx	lr
 80085e6:	bf00      	nop
 80085e8:	40010000 	.word	0x40010000
 80085ec:	40000400 	.word	0x40000400
 80085f0:	40000800 	.word	0x40000800
 80085f4:	40000c00 	.word	0x40000c00
 80085f8:	40010400 	.word	0x40010400
 80085fc:	40014000 	.word	0x40014000
 8008600:	40001800 	.word	0x40001800
 8008604:	00010007 	.word	0x00010007

08008608 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8008608:	b480      	push	{r7}
 800860a:	b083      	sub	sp, #12
 800860c:	af00      	add	r7, sp, #0
 800860e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	681b      	ldr	r3, [r3, #0]
 8008614:	68da      	ldr	r2, [r3, #12]
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	681b      	ldr	r3, [r3, #0]
 800861a:	f022 0201 	bic.w	r2, r2, #1
 800861e:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	6a1a      	ldr	r2, [r3, #32]
 8008626:	f241 1311 	movw	r3, #4369	; 0x1111
 800862a:	4013      	ands	r3, r2
 800862c:	2b00      	cmp	r3, #0
 800862e:	d10f      	bne.n	8008650 <HAL_TIM_Base_Stop_IT+0x48>
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	681b      	ldr	r3, [r3, #0]
 8008634:	6a1a      	ldr	r2, [r3, #32]
 8008636:	f240 4344 	movw	r3, #1092	; 0x444
 800863a:	4013      	ands	r3, r2
 800863c:	2b00      	cmp	r3, #0
 800863e:	d107      	bne.n	8008650 <HAL_TIM_Base_Stop_IT+0x48>
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	681b      	ldr	r3, [r3, #0]
 8008644:	681a      	ldr	r2, [r3, #0]
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	681b      	ldr	r3, [r3, #0]
 800864a:	f022 0201 	bic.w	r2, r2, #1
 800864e:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	2201      	movs	r2, #1
 8008654:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8008658:	2300      	movs	r3, #0
}
 800865a:	4618      	mov	r0, r3
 800865c:	370c      	adds	r7, #12
 800865e:	46bd      	mov	sp, r7
 8008660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008664:	4770      	bx	lr

08008666 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8008666:	b580      	push	{r7, lr}
 8008668:	b082      	sub	sp, #8
 800866a:	af00      	add	r7, sp, #0
 800866c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	2b00      	cmp	r3, #0
 8008672:	d101      	bne.n	8008678 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8008674:	2301      	movs	r3, #1
 8008676:	e049      	b.n	800870c <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800867e:	b2db      	uxtb	r3, r3
 8008680:	2b00      	cmp	r3, #0
 8008682:	d106      	bne.n	8008692 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	2200      	movs	r2, #0
 8008688:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800868c:	6878      	ldr	r0, [r7, #4]
 800868e:	f000 f841 	bl	8008714 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	2202      	movs	r2, #2
 8008696:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	681a      	ldr	r2, [r3, #0]
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	3304      	adds	r3, #4
 80086a2:	4619      	mov	r1, r3
 80086a4:	4610      	mov	r0, r2
 80086a6:	f000 fcad 	bl	8009004 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	2201      	movs	r2, #1
 80086ae:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	2201      	movs	r2, #1
 80086b6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	2201      	movs	r2, #1
 80086be:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	2201      	movs	r2, #1
 80086c6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	2201      	movs	r2, #1
 80086ce:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	2201      	movs	r2, #1
 80086d6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	2201      	movs	r2, #1
 80086de:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	2201      	movs	r2, #1
 80086e6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	2201      	movs	r2, #1
 80086ee:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	2201      	movs	r2, #1
 80086f6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	2201      	movs	r2, #1
 80086fe:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	2201      	movs	r2, #1
 8008706:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800870a:	2300      	movs	r3, #0
}
 800870c:	4618      	mov	r0, r3
 800870e:	3708      	adds	r7, #8
 8008710:	46bd      	mov	sp, r7
 8008712:	bd80      	pop	{r7, pc}

08008714 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8008714:	b480      	push	{r7}
 8008716:	b083      	sub	sp, #12
 8008718:	af00      	add	r7, sp, #0
 800871a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800871c:	bf00      	nop
 800871e:	370c      	adds	r7, #12
 8008720:	46bd      	mov	sp, r7
 8008722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008726:	4770      	bx	lr

08008728 <HAL_TIM_PWM_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008728:	b580      	push	{r7, lr}
 800872a:	b084      	sub	sp, #16
 800872c:	af00      	add	r7, sp, #0
 800872e:	6078      	str	r0, [r7, #4]
 8008730:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008732:	2300      	movs	r3, #0
 8008734:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8008736:	683b      	ldr	r3, [r7, #0]
 8008738:	2b00      	cmp	r3, #0
 800873a:	d109      	bne.n	8008750 <HAL_TIM_PWM_Start_IT+0x28>
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008742:	b2db      	uxtb	r3, r3
 8008744:	2b01      	cmp	r3, #1
 8008746:	bf14      	ite	ne
 8008748:	2301      	movne	r3, #1
 800874a:	2300      	moveq	r3, #0
 800874c:	b2db      	uxtb	r3, r3
 800874e:	e03c      	b.n	80087ca <HAL_TIM_PWM_Start_IT+0xa2>
 8008750:	683b      	ldr	r3, [r7, #0]
 8008752:	2b04      	cmp	r3, #4
 8008754:	d109      	bne.n	800876a <HAL_TIM_PWM_Start_IT+0x42>
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800875c:	b2db      	uxtb	r3, r3
 800875e:	2b01      	cmp	r3, #1
 8008760:	bf14      	ite	ne
 8008762:	2301      	movne	r3, #1
 8008764:	2300      	moveq	r3, #0
 8008766:	b2db      	uxtb	r3, r3
 8008768:	e02f      	b.n	80087ca <HAL_TIM_PWM_Start_IT+0xa2>
 800876a:	683b      	ldr	r3, [r7, #0]
 800876c:	2b08      	cmp	r3, #8
 800876e:	d109      	bne.n	8008784 <HAL_TIM_PWM_Start_IT+0x5c>
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008776:	b2db      	uxtb	r3, r3
 8008778:	2b01      	cmp	r3, #1
 800877a:	bf14      	ite	ne
 800877c:	2301      	movne	r3, #1
 800877e:	2300      	moveq	r3, #0
 8008780:	b2db      	uxtb	r3, r3
 8008782:	e022      	b.n	80087ca <HAL_TIM_PWM_Start_IT+0xa2>
 8008784:	683b      	ldr	r3, [r7, #0]
 8008786:	2b0c      	cmp	r3, #12
 8008788:	d109      	bne.n	800879e <HAL_TIM_PWM_Start_IT+0x76>
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008790:	b2db      	uxtb	r3, r3
 8008792:	2b01      	cmp	r3, #1
 8008794:	bf14      	ite	ne
 8008796:	2301      	movne	r3, #1
 8008798:	2300      	moveq	r3, #0
 800879a:	b2db      	uxtb	r3, r3
 800879c:	e015      	b.n	80087ca <HAL_TIM_PWM_Start_IT+0xa2>
 800879e:	683b      	ldr	r3, [r7, #0]
 80087a0:	2b10      	cmp	r3, #16
 80087a2:	d109      	bne.n	80087b8 <HAL_TIM_PWM_Start_IT+0x90>
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80087aa:	b2db      	uxtb	r3, r3
 80087ac:	2b01      	cmp	r3, #1
 80087ae:	bf14      	ite	ne
 80087b0:	2301      	movne	r3, #1
 80087b2:	2300      	moveq	r3, #0
 80087b4:	b2db      	uxtb	r3, r3
 80087b6:	e008      	b.n	80087ca <HAL_TIM_PWM_Start_IT+0xa2>
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80087be:	b2db      	uxtb	r3, r3
 80087c0:	2b01      	cmp	r3, #1
 80087c2:	bf14      	ite	ne
 80087c4:	2301      	movne	r3, #1
 80087c6:	2300      	moveq	r3, #0
 80087c8:	b2db      	uxtb	r3, r3
 80087ca:	2b00      	cmp	r3, #0
 80087cc:	d001      	beq.n	80087d2 <HAL_TIM_PWM_Start_IT+0xaa>
  {
    return HAL_ERROR;
 80087ce:	2301      	movs	r3, #1
 80087d0:	e0dd      	b.n	800898e <HAL_TIM_PWM_Start_IT+0x266>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80087d2:	683b      	ldr	r3, [r7, #0]
 80087d4:	2b00      	cmp	r3, #0
 80087d6:	d104      	bne.n	80087e2 <HAL_TIM_PWM_Start_IT+0xba>
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	2202      	movs	r2, #2
 80087dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80087e0:	e023      	b.n	800882a <HAL_TIM_PWM_Start_IT+0x102>
 80087e2:	683b      	ldr	r3, [r7, #0]
 80087e4:	2b04      	cmp	r3, #4
 80087e6:	d104      	bne.n	80087f2 <HAL_TIM_PWM_Start_IT+0xca>
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	2202      	movs	r2, #2
 80087ec:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80087f0:	e01b      	b.n	800882a <HAL_TIM_PWM_Start_IT+0x102>
 80087f2:	683b      	ldr	r3, [r7, #0]
 80087f4:	2b08      	cmp	r3, #8
 80087f6:	d104      	bne.n	8008802 <HAL_TIM_PWM_Start_IT+0xda>
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	2202      	movs	r2, #2
 80087fc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008800:	e013      	b.n	800882a <HAL_TIM_PWM_Start_IT+0x102>
 8008802:	683b      	ldr	r3, [r7, #0]
 8008804:	2b0c      	cmp	r3, #12
 8008806:	d104      	bne.n	8008812 <HAL_TIM_PWM_Start_IT+0xea>
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	2202      	movs	r2, #2
 800880c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8008810:	e00b      	b.n	800882a <HAL_TIM_PWM_Start_IT+0x102>
 8008812:	683b      	ldr	r3, [r7, #0]
 8008814:	2b10      	cmp	r3, #16
 8008816:	d104      	bne.n	8008822 <HAL_TIM_PWM_Start_IT+0xfa>
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	2202      	movs	r2, #2
 800881c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008820:	e003      	b.n	800882a <HAL_TIM_PWM_Start_IT+0x102>
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	2202      	movs	r2, #2
 8008826:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  switch (Channel)
 800882a:	683b      	ldr	r3, [r7, #0]
 800882c:	2b0c      	cmp	r3, #12
 800882e:	d841      	bhi.n	80088b4 <HAL_TIM_PWM_Start_IT+0x18c>
 8008830:	a201      	add	r2, pc, #4	; (adr r2, 8008838 <HAL_TIM_PWM_Start_IT+0x110>)
 8008832:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008836:	bf00      	nop
 8008838:	0800886d 	.word	0x0800886d
 800883c:	080088b5 	.word	0x080088b5
 8008840:	080088b5 	.word	0x080088b5
 8008844:	080088b5 	.word	0x080088b5
 8008848:	0800887f 	.word	0x0800887f
 800884c:	080088b5 	.word	0x080088b5
 8008850:	080088b5 	.word	0x080088b5
 8008854:	080088b5 	.word	0x080088b5
 8008858:	08008891 	.word	0x08008891
 800885c:	080088b5 	.word	0x080088b5
 8008860:	080088b5 	.word	0x080088b5
 8008864:	080088b5 	.word	0x080088b5
 8008868:	080088a3 	.word	0x080088a3
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	681b      	ldr	r3, [r3, #0]
 8008870:	68da      	ldr	r2, [r3, #12]
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	681b      	ldr	r3, [r3, #0]
 8008876:	f042 0202 	orr.w	r2, r2, #2
 800887a:	60da      	str	r2, [r3, #12]
      break;
 800887c:	e01d      	b.n	80088ba <HAL_TIM_PWM_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	681b      	ldr	r3, [r3, #0]
 8008882:	68da      	ldr	r2, [r3, #12]
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	681b      	ldr	r3, [r3, #0]
 8008888:	f042 0204 	orr.w	r2, r2, #4
 800888c:	60da      	str	r2, [r3, #12]
      break;
 800888e:	e014      	b.n	80088ba <HAL_TIM_PWM_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	681b      	ldr	r3, [r3, #0]
 8008894:	68da      	ldr	r2, [r3, #12]
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	681b      	ldr	r3, [r3, #0]
 800889a:	f042 0208 	orr.w	r2, r2, #8
 800889e:	60da      	str	r2, [r3, #12]
      break;
 80088a0:	e00b      	b.n	80088ba <HAL_TIM_PWM_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	681b      	ldr	r3, [r3, #0]
 80088a6:	68da      	ldr	r2, [r3, #12]
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	681b      	ldr	r3, [r3, #0]
 80088ac:	f042 0210 	orr.w	r2, r2, #16
 80088b0:	60da      	str	r2, [r3, #12]
      break;
 80088b2:	e002      	b.n	80088ba <HAL_TIM_PWM_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 80088b4:	2301      	movs	r3, #1
 80088b6:	73fb      	strb	r3, [r7, #15]
      break;
 80088b8:	bf00      	nop
  }

  if (status == HAL_OK)
 80088ba:	7bfb      	ldrb	r3, [r7, #15]
 80088bc:	2b00      	cmp	r3, #0
 80088be:	d165      	bne.n	800898c <HAL_TIM_PWM_Start_IT+0x264>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	681b      	ldr	r3, [r3, #0]
 80088c4:	2201      	movs	r2, #1
 80088c6:	6839      	ldr	r1, [r7, #0]
 80088c8:	4618      	mov	r0, r3
 80088ca:	f000 ff33 	bl	8009734 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	681b      	ldr	r3, [r3, #0]
 80088d2:	4a31      	ldr	r2, [pc, #196]	; (8008998 <HAL_TIM_PWM_Start_IT+0x270>)
 80088d4:	4293      	cmp	r3, r2
 80088d6:	d004      	beq.n	80088e2 <HAL_TIM_PWM_Start_IT+0x1ba>
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	681b      	ldr	r3, [r3, #0]
 80088dc:	4a2f      	ldr	r2, [pc, #188]	; (800899c <HAL_TIM_PWM_Start_IT+0x274>)
 80088de:	4293      	cmp	r3, r2
 80088e0:	d101      	bne.n	80088e6 <HAL_TIM_PWM_Start_IT+0x1be>
 80088e2:	2301      	movs	r3, #1
 80088e4:	e000      	b.n	80088e8 <HAL_TIM_PWM_Start_IT+0x1c0>
 80088e6:	2300      	movs	r3, #0
 80088e8:	2b00      	cmp	r3, #0
 80088ea:	d007      	beq.n	80088fc <HAL_TIM_PWM_Start_IT+0x1d4>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	681b      	ldr	r3, [r3, #0]
 80088f0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	681b      	ldr	r3, [r3, #0]
 80088f6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80088fa:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	4a25      	ldr	r2, [pc, #148]	; (8008998 <HAL_TIM_PWM_Start_IT+0x270>)
 8008902:	4293      	cmp	r3, r2
 8008904:	d022      	beq.n	800894c <HAL_TIM_PWM_Start_IT+0x224>
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	681b      	ldr	r3, [r3, #0]
 800890a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800890e:	d01d      	beq.n	800894c <HAL_TIM_PWM_Start_IT+0x224>
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	681b      	ldr	r3, [r3, #0]
 8008914:	4a22      	ldr	r2, [pc, #136]	; (80089a0 <HAL_TIM_PWM_Start_IT+0x278>)
 8008916:	4293      	cmp	r3, r2
 8008918:	d018      	beq.n	800894c <HAL_TIM_PWM_Start_IT+0x224>
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	681b      	ldr	r3, [r3, #0]
 800891e:	4a21      	ldr	r2, [pc, #132]	; (80089a4 <HAL_TIM_PWM_Start_IT+0x27c>)
 8008920:	4293      	cmp	r3, r2
 8008922:	d013      	beq.n	800894c <HAL_TIM_PWM_Start_IT+0x224>
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	681b      	ldr	r3, [r3, #0]
 8008928:	4a1f      	ldr	r2, [pc, #124]	; (80089a8 <HAL_TIM_PWM_Start_IT+0x280>)
 800892a:	4293      	cmp	r3, r2
 800892c:	d00e      	beq.n	800894c <HAL_TIM_PWM_Start_IT+0x224>
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	681b      	ldr	r3, [r3, #0]
 8008932:	4a1a      	ldr	r2, [pc, #104]	; (800899c <HAL_TIM_PWM_Start_IT+0x274>)
 8008934:	4293      	cmp	r3, r2
 8008936:	d009      	beq.n	800894c <HAL_TIM_PWM_Start_IT+0x224>
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	681b      	ldr	r3, [r3, #0]
 800893c:	4a1b      	ldr	r2, [pc, #108]	; (80089ac <HAL_TIM_PWM_Start_IT+0x284>)
 800893e:	4293      	cmp	r3, r2
 8008940:	d004      	beq.n	800894c <HAL_TIM_PWM_Start_IT+0x224>
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	681b      	ldr	r3, [r3, #0]
 8008946:	4a1a      	ldr	r2, [pc, #104]	; (80089b0 <HAL_TIM_PWM_Start_IT+0x288>)
 8008948:	4293      	cmp	r3, r2
 800894a:	d115      	bne.n	8008978 <HAL_TIM_PWM_Start_IT+0x250>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	681b      	ldr	r3, [r3, #0]
 8008950:	689a      	ldr	r2, [r3, #8]
 8008952:	4b18      	ldr	r3, [pc, #96]	; (80089b4 <HAL_TIM_PWM_Start_IT+0x28c>)
 8008954:	4013      	ands	r3, r2
 8008956:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008958:	68bb      	ldr	r3, [r7, #8]
 800895a:	2b06      	cmp	r3, #6
 800895c:	d015      	beq.n	800898a <HAL_TIM_PWM_Start_IT+0x262>
 800895e:	68bb      	ldr	r3, [r7, #8]
 8008960:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008964:	d011      	beq.n	800898a <HAL_TIM_PWM_Start_IT+0x262>
      {
        __HAL_TIM_ENABLE(htim);
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	681b      	ldr	r3, [r3, #0]
 800896a:	681a      	ldr	r2, [r3, #0]
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	681b      	ldr	r3, [r3, #0]
 8008970:	f042 0201 	orr.w	r2, r2, #1
 8008974:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008976:	e008      	b.n	800898a <HAL_TIM_PWM_Start_IT+0x262>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	681b      	ldr	r3, [r3, #0]
 800897c:	681a      	ldr	r2, [r3, #0]
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	681b      	ldr	r3, [r3, #0]
 8008982:	f042 0201 	orr.w	r2, r2, #1
 8008986:	601a      	str	r2, [r3, #0]
 8008988:	e000      	b.n	800898c <HAL_TIM_PWM_Start_IT+0x264>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800898a:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 800898c:	7bfb      	ldrb	r3, [r7, #15]
}
 800898e:	4618      	mov	r0, r3
 8008990:	3710      	adds	r7, #16
 8008992:	46bd      	mov	sp, r7
 8008994:	bd80      	pop	{r7, pc}
 8008996:	bf00      	nop
 8008998:	40010000 	.word	0x40010000
 800899c:	40010400 	.word	0x40010400
 80089a0:	40000400 	.word	0x40000400
 80089a4:	40000800 	.word	0x40000800
 80089a8:	40000c00 	.word	0x40000c00
 80089ac:	40014000 	.word	0x40014000
 80089b0:	40001800 	.word	0x40001800
 80089b4:	00010007 	.word	0x00010007

080089b8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80089b8:	b580      	push	{r7, lr}
 80089ba:	b082      	sub	sp, #8
 80089bc:	af00      	add	r7, sp, #0
 80089be:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	681b      	ldr	r3, [r3, #0]
 80089c4:	691b      	ldr	r3, [r3, #16]
 80089c6:	f003 0302 	and.w	r3, r3, #2
 80089ca:	2b02      	cmp	r3, #2
 80089cc:	d122      	bne.n	8008a14 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	681b      	ldr	r3, [r3, #0]
 80089d2:	68db      	ldr	r3, [r3, #12]
 80089d4:	f003 0302 	and.w	r3, r3, #2
 80089d8:	2b02      	cmp	r3, #2
 80089da:	d11b      	bne.n	8008a14 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	681b      	ldr	r3, [r3, #0]
 80089e0:	f06f 0202 	mvn.w	r2, #2
 80089e4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	2201      	movs	r2, #1
 80089ea:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	681b      	ldr	r3, [r3, #0]
 80089f0:	699b      	ldr	r3, [r3, #24]
 80089f2:	f003 0303 	and.w	r3, r3, #3
 80089f6:	2b00      	cmp	r3, #0
 80089f8:	d003      	beq.n	8008a02 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80089fa:	6878      	ldr	r0, [r7, #4]
 80089fc:	f000 fae4 	bl	8008fc8 <HAL_TIM_IC_CaptureCallback>
 8008a00:	e005      	b.n	8008a0e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008a02:	6878      	ldr	r0, [r7, #4]
 8008a04:	f000 fad6 	bl	8008fb4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008a08:	6878      	ldr	r0, [r7, #4]
 8008a0a:	f000 fae7 	bl	8008fdc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	2200      	movs	r2, #0
 8008a12:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	681b      	ldr	r3, [r3, #0]
 8008a18:	691b      	ldr	r3, [r3, #16]
 8008a1a:	f003 0304 	and.w	r3, r3, #4
 8008a1e:	2b04      	cmp	r3, #4
 8008a20:	d122      	bne.n	8008a68 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	681b      	ldr	r3, [r3, #0]
 8008a26:	68db      	ldr	r3, [r3, #12]
 8008a28:	f003 0304 	and.w	r3, r3, #4
 8008a2c:	2b04      	cmp	r3, #4
 8008a2e:	d11b      	bne.n	8008a68 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	681b      	ldr	r3, [r3, #0]
 8008a34:	f06f 0204 	mvn.w	r2, #4
 8008a38:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	2202      	movs	r2, #2
 8008a3e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	681b      	ldr	r3, [r3, #0]
 8008a44:	699b      	ldr	r3, [r3, #24]
 8008a46:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008a4a:	2b00      	cmp	r3, #0
 8008a4c:	d003      	beq.n	8008a56 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008a4e:	6878      	ldr	r0, [r7, #4]
 8008a50:	f000 faba 	bl	8008fc8 <HAL_TIM_IC_CaptureCallback>
 8008a54:	e005      	b.n	8008a62 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008a56:	6878      	ldr	r0, [r7, #4]
 8008a58:	f000 faac 	bl	8008fb4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008a5c:	6878      	ldr	r0, [r7, #4]
 8008a5e:	f000 fabd 	bl	8008fdc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	2200      	movs	r2, #0
 8008a66:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	681b      	ldr	r3, [r3, #0]
 8008a6c:	691b      	ldr	r3, [r3, #16]
 8008a6e:	f003 0308 	and.w	r3, r3, #8
 8008a72:	2b08      	cmp	r3, #8
 8008a74:	d122      	bne.n	8008abc <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	681b      	ldr	r3, [r3, #0]
 8008a7a:	68db      	ldr	r3, [r3, #12]
 8008a7c:	f003 0308 	and.w	r3, r3, #8
 8008a80:	2b08      	cmp	r3, #8
 8008a82:	d11b      	bne.n	8008abc <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	681b      	ldr	r3, [r3, #0]
 8008a88:	f06f 0208 	mvn.w	r2, #8
 8008a8c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	2204      	movs	r2, #4
 8008a92:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	681b      	ldr	r3, [r3, #0]
 8008a98:	69db      	ldr	r3, [r3, #28]
 8008a9a:	f003 0303 	and.w	r3, r3, #3
 8008a9e:	2b00      	cmp	r3, #0
 8008aa0:	d003      	beq.n	8008aaa <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008aa2:	6878      	ldr	r0, [r7, #4]
 8008aa4:	f000 fa90 	bl	8008fc8 <HAL_TIM_IC_CaptureCallback>
 8008aa8:	e005      	b.n	8008ab6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008aaa:	6878      	ldr	r0, [r7, #4]
 8008aac:	f000 fa82 	bl	8008fb4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008ab0:	6878      	ldr	r0, [r7, #4]
 8008ab2:	f000 fa93 	bl	8008fdc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	2200      	movs	r2, #0
 8008aba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	681b      	ldr	r3, [r3, #0]
 8008ac0:	691b      	ldr	r3, [r3, #16]
 8008ac2:	f003 0310 	and.w	r3, r3, #16
 8008ac6:	2b10      	cmp	r3, #16
 8008ac8:	d122      	bne.n	8008b10 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	681b      	ldr	r3, [r3, #0]
 8008ace:	68db      	ldr	r3, [r3, #12]
 8008ad0:	f003 0310 	and.w	r3, r3, #16
 8008ad4:	2b10      	cmp	r3, #16
 8008ad6:	d11b      	bne.n	8008b10 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	681b      	ldr	r3, [r3, #0]
 8008adc:	f06f 0210 	mvn.w	r2, #16
 8008ae0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	2208      	movs	r2, #8
 8008ae6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	681b      	ldr	r3, [r3, #0]
 8008aec:	69db      	ldr	r3, [r3, #28]
 8008aee:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008af2:	2b00      	cmp	r3, #0
 8008af4:	d003      	beq.n	8008afe <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008af6:	6878      	ldr	r0, [r7, #4]
 8008af8:	f000 fa66 	bl	8008fc8 <HAL_TIM_IC_CaptureCallback>
 8008afc:	e005      	b.n	8008b0a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008afe:	6878      	ldr	r0, [r7, #4]
 8008b00:	f000 fa58 	bl	8008fb4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008b04:	6878      	ldr	r0, [r7, #4]
 8008b06:	f000 fa69 	bl	8008fdc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	2200      	movs	r2, #0
 8008b0e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	681b      	ldr	r3, [r3, #0]
 8008b14:	691b      	ldr	r3, [r3, #16]
 8008b16:	f003 0301 	and.w	r3, r3, #1
 8008b1a:	2b01      	cmp	r3, #1
 8008b1c:	d10e      	bne.n	8008b3c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	681b      	ldr	r3, [r3, #0]
 8008b22:	68db      	ldr	r3, [r3, #12]
 8008b24:	f003 0301 	and.w	r3, r3, #1
 8008b28:	2b01      	cmp	r3, #1
 8008b2a:	d107      	bne.n	8008b3c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	681b      	ldr	r3, [r3, #0]
 8008b30:	f06f 0201 	mvn.w	r2, #1
 8008b34:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008b36:	6878      	ldr	r0, [r7, #4]
 8008b38:	f7f9 f826 	bl	8001b88 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	681b      	ldr	r3, [r3, #0]
 8008b40:	691b      	ldr	r3, [r3, #16]
 8008b42:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008b46:	2b80      	cmp	r3, #128	; 0x80
 8008b48:	d10e      	bne.n	8008b68 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	681b      	ldr	r3, [r3, #0]
 8008b4e:	68db      	ldr	r3, [r3, #12]
 8008b50:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008b54:	2b80      	cmp	r3, #128	; 0x80
 8008b56:	d107      	bne.n	8008b68 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	681b      	ldr	r3, [r3, #0]
 8008b5c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8008b60:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008b62:	6878      	ldr	r0, [r7, #4]
 8008b64:	f000 fea4 	bl	80098b0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	681b      	ldr	r3, [r3, #0]
 8008b6c:	691b      	ldr	r3, [r3, #16]
 8008b6e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008b72:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008b76:	d10e      	bne.n	8008b96 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	681b      	ldr	r3, [r3, #0]
 8008b7c:	68db      	ldr	r3, [r3, #12]
 8008b7e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008b82:	2b80      	cmp	r3, #128	; 0x80
 8008b84:	d107      	bne.n	8008b96 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	681b      	ldr	r3, [r3, #0]
 8008b8a:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8008b8e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8008b90:	6878      	ldr	r0, [r7, #4]
 8008b92:	f000 fe97 	bl	80098c4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	681b      	ldr	r3, [r3, #0]
 8008b9a:	691b      	ldr	r3, [r3, #16]
 8008b9c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008ba0:	2b40      	cmp	r3, #64	; 0x40
 8008ba2:	d10e      	bne.n	8008bc2 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	681b      	ldr	r3, [r3, #0]
 8008ba8:	68db      	ldr	r3, [r3, #12]
 8008baa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008bae:	2b40      	cmp	r3, #64	; 0x40
 8008bb0:	d107      	bne.n	8008bc2 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	681b      	ldr	r3, [r3, #0]
 8008bb6:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8008bba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008bbc:	6878      	ldr	r0, [r7, #4]
 8008bbe:	f000 fa17 	bl	8008ff0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	681b      	ldr	r3, [r3, #0]
 8008bc6:	691b      	ldr	r3, [r3, #16]
 8008bc8:	f003 0320 	and.w	r3, r3, #32
 8008bcc:	2b20      	cmp	r3, #32
 8008bce:	d10e      	bne.n	8008bee <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	681b      	ldr	r3, [r3, #0]
 8008bd4:	68db      	ldr	r3, [r3, #12]
 8008bd6:	f003 0320 	and.w	r3, r3, #32
 8008bda:	2b20      	cmp	r3, #32
 8008bdc:	d107      	bne.n	8008bee <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	681b      	ldr	r3, [r3, #0]
 8008be2:	f06f 0220 	mvn.w	r2, #32
 8008be6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008be8:	6878      	ldr	r0, [r7, #4]
 8008bea:	f000 fe57 	bl	800989c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008bee:	bf00      	nop
 8008bf0:	3708      	adds	r7, #8
 8008bf2:	46bd      	mov	sp, r7
 8008bf4:	bd80      	pop	{r7, pc}
	...

08008bf8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8008bf8:	b580      	push	{r7, lr}
 8008bfa:	b086      	sub	sp, #24
 8008bfc:	af00      	add	r7, sp, #0
 8008bfe:	60f8      	str	r0, [r7, #12]
 8008c00:	60b9      	str	r1, [r7, #8]
 8008c02:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008c04:	2300      	movs	r3, #0
 8008c06:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008c08:	68fb      	ldr	r3, [r7, #12]
 8008c0a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008c0e:	2b01      	cmp	r3, #1
 8008c10:	d101      	bne.n	8008c16 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8008c12:	2302      	movs	r3, #2
 8008c14:	e0ff      	b.n	8008e16 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8008c16:	68fb      	ldr	r3, [r7, #12]
 8008c18:	2201      	movs	r2, #1
 8008c1a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	2b14      	cmp	r3, #20
 8008c22:	f200 80f0 	bhi.w	8008e06 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8008c26:	a201      	add	r2, pc, #4	; (adr r2, 8008c2c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8008c28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008c2c:	08008c81 	.word	0x08008c81
 8008c30:	08008e07 	.word	0x08008e07
 8008c34:	08008e07 	.word	0x08008e07
 8008c38:	08008e07 	.word	0x08008e07
 8008c3c:	08008cc1 	.word	0x08008cc1
 8008c40:	08008e07 	.word	0x08008e07
 8008c44:	08008e07 	.word	0x08008e07
 8008c48:	08008e07 	.word	0x08008e07
 8008c4c:	08008d03 	.word	0x08008d03
 8008c50:	08008e07 	.word	0x08008e07
 8008c54:	08008e07 	.word	0x08008e07
 8008c58:	08008e07 	.word	0x08008e07
 8008c5c:	08008d43 	.word	0x08008d43
 8008c60:	08008e07 	.word	0x08008e07
 8008c64:	08008e07 	.word	0x08008e07
 8008c68:	08008e07 	.word	0x08008e07
 8008c6c:	08008d85 	.word	0x08008d85
 8008c70:	08008e07 	.word	0x08008e07
 8008c74:	08008e07 	.word	0x08008e07
 8008c78:	08008e07 	.word	0x08008e07
 8008c7c:	08008dc5 	.word	0x08008dc5
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008c80:	68fb      	ldr	r3, [r7, #12]
 8008c82:	681b      	ldr	r3, [r3, #0]
 8008c84:	68b9      	ldr	r1, [r7, #8]
 8008c86:	4618      	mov	r0, r3
 8008c88:	f000 fa5c 	bl	8009144 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008c8c:	68fb      	ldr	r3, [r7, #12]
 8008c8e:	681b      	ldr	r3, [r3, #0]
 8008c90:	699a      	ldr	r2, [r3, #24]
 8008c92:	68fb      	ldr	r3, [r7, #12]
 8008c94:	681b      	ldr	r3, [r3, #0]
 8008c96:	f042 0208 	orr.w	r2, r2, #8
 8008c9a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008c9c:	68fb      	ldr	r3, [r7, #12]
 8008c9e:	681b      	ldr	r3, [r3, #0]
 8008ca0:	699a      	ldr	r2, [r3, #24]
 8008ca2:	68fb      	ldr	r3, [r7, #12]
 8008ca4:	681b      	ldr	r3, [r3, #0]
 8008ca6:	f022 0204 	bic.w	r2, r2, #4
 8008caa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008cac:	68fb      	ldr	r3, [r7, #12]
 8008cae:	681b      	ldr	r3, [r3, #0]
 8008cb0:	6999      	ldr	r1, [r3, #24]
 8008cb2:	68bb      	ldr	r3, [r7, #8]
 8008cb4:	691a      	ldr	r2, [r3, #16]
 8008cb6:	68fb      	ldr	r3, [r7, #12]
 8008cb8:	681b      	ldr	r3, [r3, #0]
 8008cba:	430a      	orrs	r2, r1
 8008cbc:	619a      	str	r2, [r3, #24]
      break;
 8008cbe:	e0a5      	b.n	8008e0c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008cc0:	68fb      	ldr	r3, [r7, #12]
 8008cc2:	681b      	ldr	r3, [r3, #0]
 8008cc4:	68b9      	ldr	r1, [r7, #8]
 8008cc6:	4618      	mov	r0, r3
 8008cc8:	f000 faae 	bl	8009228 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008ccc:	68fb      	ldr	r3, [r7, #12]
 8008cce:	681b      	ldr	r3, [r3, #0]
 8008cd0:	699a      	ldr	r2, [r3, #24]
 8008cd2:	68fb      	ldr	r3, [r7, #12]
 8008cd4:	681b      	ldr	r3, [r3, #0]
 8008cd6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008cda:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008cdc:	68fb      	ldr	r3, [r7, #12]
 8008cde:	681b      	ldr	r3, [r3, #0]
 8008ce0:	699a      	ldr	r2, [r3, #24]
 8008ce2:	68fb      	ldr	r3, [r7, #12]
 8008ce4:	681b      	ldr	r3, [r3, #0]
 8008ce6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008cea:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008cec:	68fb      	ldr	r3, [r7, #12]
 8008cee:	681b      	ldr	r3, [r3, #0]
 8008cf0:	6999      	ldr	r1, [r3, #24]
 8008cf2:	68bb      	ldr	r3, [r7, #8]
 8008cf4:	691b      	ldr	r3, [r3, #16]
 8008cf6:	021a      	lsls	r2, r3, #8
 8008cf8:	68fb      	ldr	r3, [r7, #12]
 8008cfa:	681b      	ldr	r3, [r3, #0]
 8008cfc:	430a      	orrs	r2, r1
 8008cfe:	619a      	str	r2, [r3, #24]
      break;
 8008d00:	e084      	b.n	8008e0c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008d02:	68fb      	ldr	r3, [r7, #12]
 8008d04:	681b      	ldr	r3, [r3, #0]
 8008d06:	68b9      	ldr	r1, [r7, #8]
 8008d08:	4618      	mov	r0, r3
 8008d0a:	f000 fb05 	bl	8009318 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8008d0e:	68fb      	ldr	r3, [r7, #12]
 8008d10:	681b      	ldr	r3, [r3, #0]
 8008d12:	69da      	ldr	r2, [r3, #28]
 8008d14:	68fb      	ldr	r3, [r7, #12]
 8008d16:	681b      	ldr	r3, [r3, #0]
 8008d18:	f042 0208 	orr.w	r2, r2, #8
 8008d1c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8008d1e:	68fb      	ldr	r3, [r7, #12]
 8008d20:	681b      	ldr	r3, [r3, #0]
 8008d22:	69da      	ldr	r2, [r3, #28]
 8008d24:	68fb      	ldr	r3, [r7, #12]
 8008d26:	681b      	ldr	r3, [r3, #0]
 8008d28:	f022 0204 	bic.w	r2, r2, #4
 8008d2c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8008d2e:	68fb      	ldr	r3, [r7, #12]
 8008d30:	681b      	ldr	r3, [r3, #0]
 8008d32:	69d9      	ldr	r1, [r3, #28]
 8008d34:	68bb      	ldr	r3, [r7, #8]
 8008d36:	691a      	ldr	r2, [r3, #16]
 8008d38:	68fb      	ldr	r3, [r7, #12]
 8008d3a:	681b      	ldr	r3, [r3, #0]
 8008d3c:	430a      	orrs	r2, r1
 8008d3e:	61da      	str	r2, [r3, #28]
      break;
 8008d40:	e064      	b.n	8008e0c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008d42:	68fb      	ldr	r3, [r7, #12]
 8008d44:	681b      	ldr	r3, [r3, #0]
 8008d46:	68b9      	ldr	r1, [r7, #8]
 8008d48:	4618      	mov	r0, r3
 8008d4a:	f000 fb5b 	bl	8009404 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8008d4e:	68fb      	ldr	r3, [r7, #12]
 8008d50:	681b      	ldr	r3, [r3, #0]
 8008d52:	69da      	ldr	r2, [r3, #28]
 8008d54:	68fb      	ldr	r3, [r7, #12]
 8008d56:	681b      	ldr	r3, [r3, #0]
 8008d58:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008d5c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8008d5e:	68fb      	ldr	r3, [r7, #12]
 8008d60:	681b      	ldr	r3, [r3, #0]
 8008d62:	69da      	ldr	r2, [r3, #28]
 8008d64:	68fb      	ldr	r3, [r7, #12]
 8008d66:	681b      	ldr	r3, [r3, #0]
 8008d68:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008d6c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8008d6e:	68fb      	ldr	r3, [r7, #12]
 8008d70:	681b      	ldr	r3, [r3, #0]
 8008d72:	69d9      	ldr	r1, [r3, #28]
 8008d74:	68bb      	ldr	r3, [r7, #8]
 8008d76:	691b      	ldr	r3, [r3, #16]
 8008d78:	021a      	lsls	r2, r3, #8
 8008d7a:	68fb      	ldr	r3, [r7, #12]
 8008d7c:	681b      	ldr	r3, [r3, #0]
 8008d7e:	430a      	orrs	r2, r1
 8008d80:	61da      	str	r2, [r3, #28]
      break;
 8008d82:	e043      	b.n	8008e0c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8008d84:	68fb      	ldr	r3, [r7, #12]
 8008d86:	681b      	ldr	r3, [r3, #0]
 8008d88:	68b9      	ldr	r1, [r7, #8]
 8008d8a:	4618      	mov	r0, r3
 8008d8c:	f000 fb92 	bl	80094b4 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8008d90:	68fb      	ldr	r3, [r7, #12]
 8008d92:	681b      	ldr	r3, [r3, #0]
 8008d94:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8008d96:	68fb      	ldr	r3, [r7, #12]
 8008d98:	681b      	ldr	r3, [r3, #0]
 8008d9a:	f042 0208 	orr.w	r2, r2, #8
 8008d9e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8008da0:	68fb      	ldr	r3, [r7, #12]
 8008da2:	681b      	ldr	r3, [r3, #0]
 8008da4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8008da6:	68fb      	ldr	r3, [r7, #12]
 8008da8:	681b      	ldr	r3, [r3, #0]
 8008daa:	f022 0204 	bic.w	r2, r2, #4
 8008dae:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8008db0:	68fb      	ldr	r3, [r7, #12]
 8008db2:	681b      	ldr	r3, [r3, #0]
 8008db4:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8008db6:	68bb      	ldr	r3, [r7, #8]
 8008db8:	691a      	ldr	r2, [r3, #16]
 8008dba:	68fb      	ldr	r3, [r7, #12]
 8008dbc:	681b      	ldr	r3, [r3, #0]
 8008dbe:	430a      	orrs	r2, r1
 8008dc0:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8008dc2:	e023      	b.n	8008e0c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8008dc4:	68fb      	ldr	r3, [r7, #12]
 8008dc6:	681b      	ldr	r3, [r3, #0]
 8008dc8:	68b9      	ldr	r1, [r7, #8]
 8008dca:	4618      	mov	r0, r3
 8008dcc:	f000 fbc4 	bl	8009558 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8008dd0:	68fb      	ldr	r3, [r7, #12]
 8008dd2:	681b      	ldr	r3, [r3, #0]
 8008dd4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8008dd6:	68fb      	ldr	r3, [r7, #12]
 8008dd8:	681b      	ldr	r3, [r3, #0]
 8008dda:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008dde:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8008de0:	68fb      	ldr	r3, [r7, #12]
 8008de2:	681b      	ldr	r3, [r3, #0]
 8008de4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8008de6:	68fb      	ldr	r3, [r7, #12]
 8008de8:	681b      	ldr	r3, [r3, #0]
 8008dea:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008dee:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8008df0:	68fb      	ldr	r3, [r7, #12]
 8008df2:	681b      	ldr	r3, [r3, #0]
 8008df4:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8008df6:	68bb      	ldr	r3, [r7, #8]
 8008df8:	691b      	ldr	r3, [r3, #16]
 8008dfa:	021a      	lsls	r2, r3, #8
 8008dfc:	68fb      	ldr	r3, [r7, #12]
 8008dfe:	681b      	ldr	r3, [r3, #0]
 8008e00:	430a      	orrs	r2, r1
 8008e02:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8008e04:	e002      	b.n	8008e0c <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8008e06:	2301      	movs	r3, #1
 8008e08:	75fb      	strb	r3, [r7, #23]
      break;
 8008e0a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008e0c:	68fb      	ldr	r3, [r7, #12]
 8008e0e:	2200      	movs	r2, #0
 8008e10:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8008e14:	7dfb      	ldrb	r3, [r7, #23]
}
 8008e16:	4618      	mov	r0, r3
 8008e18:	3718      	adds	r7, #24
 8008e1a:	46bd      	mov	sp, r7
 8008e1c:	bd80      	pop	{r7, pc}
 8008e1e:	bf00      	nop

08008e20 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008e20:	b580      	push	{r7, lr}
 8008e22:	b084      	sub	sp, #16
 8008e24:	af00      	add	r7, sp, #0
 8008e26:	6078      	str	r0, [r7, #4]
 8008e28:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008e2a:	2300      	movs	r3, #0
 8008e2c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008e34:	2b01      	cmp	r3, #1
 8008e36:	d101      	bne.n	8008e3c <HAL_TIM_ConfigClockSource+0x1c>
 8008e38:	2302      	movs	r3, #2
 8008e3a:	e0b4      	b.n	8008fa6 <HAL_TIM_ConfigClockSource+0x186>
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	2201      	movs	r2, #1
 8008e40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	2202      	movs	r2, #2
 8008e48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	681b      	ldr	r3, [r3, #0]
 8008e50:	689b      	ldr	r3, [r3, #8]
 8008e52:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008e54:	68ba      	ldr	r2, [r7, #8]
 8008e56:	4b56      	ldr	r3, [pc, #344]	; (8008fb0 <HAL_TIM_ConfigClockSource+0x190>)
 8008e58:	4013      	ands	r3, r2
 8008e5a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008e5c:	68bb      	ldr	r3, [r7, #8]
 8008e5e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008e62:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	681b      	ldr	r3, [r3, #0]
 8008e68:	68ba      	ldr	r2, [r7, #8]
 8008e6a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008e6c:	683b      	ldr	r3, [r7, #0]
 8008e6e:	681b      	ldr	r3, [r3, #0]
 8008e70:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008e74:	d03e      	beq.n	8008ef4 <HAL_TIM_ConfigClockSource+0xd4>
 8008e76:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008e7a:	f200 8087 	bhi.w	8008f8c <HAL_TIM_ConfigClockSource+0x16c>
 8008e7e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008e82:	f000 8086 	beq.w	8008f92 <HAL_TIM_ConfigClockSource+0x172>
 8008e86:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008e8a:	d87f      	bhi.n	8008f8c <HAL_TIM_ConfigClockSource+0x16c>
 8008e8c:	2b70      	cmp	r3, #112	; 0x70
 8008e8e:	d01a      	beq.n	8008ec6 <HAL_TIM_ConfigClockSource+0xa6>
 8008e90:	2b70      	cmp	r3, #112	; 0x70
 8008e92:	d87b      	bhi.n	8008f8c <HAL_TIM_ConfigClockSource+0x16c>
 8008e94:	2b60      	cmp	r3, #96	; 0x60
 8008e96:	d050      	beq.n	8008f3a <HAL_TIM_ConfigClockSource+0x11a>
 8008e98:	2b60      	cmp	r3, #96	; 0x60
 8008e9a:	d877      	bhi.n	8008f8c <HAL_TIM_ConfigClockSource+0x16c>
 8008e9c:	2b50      	cmp	r3, #80	; 0x50
 8008e9e:	d03c      	beq.n	8008f1a <HAL_TIM_ConfigClockSource+0xfa>
 8008ea0:	2b50      	cmp	r3, #80	; 0x50
 8008ea2:	d873      	bhi.n	8008f8c <HAL_TIM_ConfigClockSource+0x16c>
 8008ea4:	2b40      	cmp	r3, #64	; 0x40
 8008ea6:	d058      	beq.n	8008f5a <HAL_TIM_ConfigClockSource+0x13a>
 8008ea8:	2b40      	cmp	r3, #64	; 0x40
 8008eaa:	d86f      	bhi.n	8008f8c <HAL_TIM_ConfigClockSource+0x16c>
 8008eac:	2b30      	cmp	r3, #48	; 0x30
 8008eae:	d064      	beq.n	8008f7a <HAL_TIM_ConfigClockSource+0x15a>
 8008eb0:	2b30      	cmp	r3, #48	; 0x30
 8008eb2:	d86b      	bhi.n	8008f8c <HAL_TIM_ConfigClockSource+0x16c>
 8008eb4:	2b20      	cmp	r3, #32
 8008eb6:	d060      	beq.n	8008f7a <HAL_TIM_ConfigClockSource+0x15a>
 8008eb8:	2b20      	cmp	r3, #32
 8008eba:	d867      	bhi.n	8008f8c <HAL_TIM_ConfigClockSource+0x16c>
 8008ebc:	2b00      	cmp	r3, #0
 8008ebe:	d05c      	beq.n	8008f7a <HAL_TIM_ConfigClockSource+0x15a>
 8008ec0:	2b10      	cmp	r3, #16
 8008ec2:	d05a      	beq.n	8008f7a <HAL_TIM_ConfigClockSource+0x15a>
 8008ec4:	e062      	b.n	8008f8c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	6818      	ldr	r0, [r3, #0]
 8008eca:	683b      	ldr	r3, [r7, #0]
 8008ecc:	6899      	ldr	r1, [r3, #8]
 8008ece:	683b      	ldr	r3, [r7, #0]
 8008ed0:	685a      	ldr	r2, [r3, #4]
 8008ed2:	683b      	ldr	r3, [r7, #0]
 8008ed4:	68db      	ldr	r3, [r3, #12]
 8008ed6:	f000 fc0d 	bl	80096f4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	681b      	ldr	r3, [r3, #0]
 8008ede:	689b      	ldr	r3, [r3, #8]
 8008ee0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008ee2:	68bb      	ldr	r3, [r7, #8]
 8008ee4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8008ee8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	681b      	ldr	r3, [r3, #0]
 8008eee:	68ba      	ldr	r2, [r7, #8]
 8008ef0:	609a      	str	r2, [r3, #8]
      break;
 8008ef2:	e04f      	b.n	8008f94 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	6818      	ldr	r0, [r3, #0]
 8008ef8:	683b      	ldr	r3, [r7, #0]
 8008efa:	6899      	ldr	r1, [r3, #8]
 8008efc:	683b      	ldr	r3, [r7, #0]
 8008efe:	685a      	ldr	r2, [r3, #4]
 8008f00:	683b      	ldr	r3, [r7, #0]
 8008f02:	68db      	ldr	r3, [r3, #12]
 8008f04:	f000 fbf6 	bl	80096f4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	681b      	ldr	r3, [r3, #0]
 8008f0c:	689a      	ldr	r2, [r3, #8]
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	681b      	ldr	r3, [r3, #0]
 8008f12:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008f16:	609a      	str	r2, [r3, #8]
      break;
 8008f18:	e03c      	b.n	8008f94 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	6818      	ldr	r0, [r3, #0]
 8008f1e:	683b      	ldr	r3, [r7, #0]
 8008f20:	6859      	ldr	r1, [r3, #4]
 8008f22:	683b      	ldr	r3, [r7, #0]
 8008f24:	68db      	ldr	r3, [r3, #12]
 8008f26:	461a      	mov	r2, r3
 8008f28:	f000 fb6a 	bl	8009600 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	681b      	ldr	r3, [r3, #0]
 8008f30:	2150      	movs	r1, #80	; 0x50
 8008f32:	4618      	mov	r0, r3
 8008f34:	f000 fbc3 	bl	80096be <TIM_ITRx_SetConfig>
      break;
 8008f38:	e02c      	b.n	8008f94 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	6818      	ldr	r0, [r3, #0]
 8008f3e:	683b      	ldr	r3, [r7, #0]
 8008f40:	6859      	ldr	r1, [r3, #4]
 8008f42:	683b      	ldr	r3, [r7, #0]
 8008f44:	68db      	ldr	r3, [r3, #12]
 8008f46:	461a      	mov	r2, r3
 8008f48:	f000 fb89 	bl	800965e <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	681b      	ldr	r3, [r3, #0]
 8008f50:	2160      	movs	r1, #96	; 0x60
 8008f52:	4618      	mov	r0, r3
 8008f54:	f000 fbb3 	bl	80096be <TIM_ITRx_SetConfig>
      break;
 8008f58:	e01c      	b.n	8008f94 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	6818      	ldr	r0, [r3, #0]
 8008f5e:	683b      	ldr	r3, [r7, #0]
 8008f60:	6859      	ldr	r1, [r3, #4]
 8008f62:	683b      	ldr	r3, [r7, #0]
 8008f64:	68db      	ldr	r3, [r3, #12]
 8008f66:	461a      	mov	r2, r3
 8008f68:	f000 fb4a 	bl	8009600 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	681b      	ldr	r3, [r3, #0]
 8008f70:	2140      	movs	r1, #64	; 0x40
 8008f72:	4618      	mov	r0, r3
 8008f74:	f000 fba3 	bl	80096be <TIM_ITRx_SetConfig>
      break;
 8008f78:	e00c      	b.n	8008f94 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	681a      	ldr	r2, [r3, #0]
 8008f7e:	683b      	ldr	r3, [r7, #0]
 8008f80:	681b      	ldr	r3, [r3, #0]
 8008f82:	4619      	mov	r1, r3
 8008f84:	4610      	mov	r0, r2
 8008f86:	f000 fb9a 	bl	80096be <TIM_ITRx_SetConfig>
      break;
 8008f8a:	e003      	b.n	8008f94 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8008f8c:	2301      	movs	r3, #1
 8008f8e:	73fb      	strb	r3, [r7, #15]
      break;
 8008f90:	e000      	b.n	8008f94 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8008f92:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	2201      	movs	r2, #1
 8008f98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	2200      	movs	r2, #0
 8008fa0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8008fa4:	7bfb      	ldrb	r3, [r7, #15]
}
 8008fa6:	4618      	mov	r0, r3
 8008fa8:	3710      	adds	r7, #16
 8008faa:	46bd      	mov	sp, r7
 8008fac:	bd80      	pop	{r7, pc}
 8008fae:	bf00      	nop
 8008fb0:	fffeff88 	.word	0xfffeff88

08008fb4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008fb4:	b480      	push	{r7}
 8008fb6:	b083      	sub	sp, #12
 8008fb8:	af00      	add	r7, sp, #0
 8008fba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008fbc:	bf00      	nop
 8008fbe:	370c      	adds	r7, #12
 8008fc0:	46bd      	mov	sp, r7
 8008fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fc6:	4770      	bx	lr

08008fc8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008fc8:	b480      	push	{r7}
 8008fca:	b083      	sub	sp, #12
 8008fcc:	af00      	add	r7, sp, #0
 8008fce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008fd0:	bf00      	nop
 8008fd2:	370c      	adds	r7, #12
 8008fd4:	46bd      	mov	sp, r7
 8008fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fda:	4770      	bx	lr

08008fdc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008fdc:	b480      	push	{r7}
 8008fde:	b083      	sub	sp, #12
 8008fe0:	af00      	add	r7, sp, #0
 8008fe2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008fe4:	bf00      	nop
 8008fe6:	370c      	adds	r7, #12
 8008fe8:	46bd      	mov	sp, r7
 8008fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fee:	4770      	bx	lr

08008ff0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008ff0:	b480      	push	{r7}
 8008ff2:	b083      	sub	sp, #12
 8008ff4:	af00      	add	r7, sp, #0
 8008ff6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008ff8:	bf00      	nop
 8008ffa:	370c      	adds	r7, #12
 8008ffc:	46bd      	mov	sp, r7
 8008ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009002:	4770      	bx	lr

08009004 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8009004:	b480      	push	{r7}
 8009006:	b085      	sub	sp, #20
 8009008:	af00      	add	r7, sp, #0
 800900a:	6078      	str	r0, [r7, #4]
 800900c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	681b      	ldr	r3, [r3, #0]
 8009012:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	4a40      	ldr	r2, [pc, #256]	; (8009118 <TIM_Base_SetConfig+0x114>)
 8009018:	4293      	cmp	r3, r2
 800901a:	d013      	beq.n	8009044 <TIM_Base_SetConfig+0x40>
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009022:	d00f      	beq.n	8009044 <TIM_Base_SetConfig+0x40>
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	4a3d      	ldr	r2, [pc, #244]	; (800911c <TIM_Base_SetConfig+0x118>)
 8009028:	4293      	cmp	r3, r2
 800902a:	d00b      	beq.n	8009044 <TIM_Base_SetConfig+0x40>
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	4a3c      	ldr	r2, [pc, #240]	; (8009120 <TIM_Base_SetConfig+0x11c>)
 8009030:	4293      	cmp	r3, r2
 8009032:	d007      	beq.n	8009044 <TIM_Base_SetConfig+0x40>
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	4a3b      	ldr	r2, [pc, #236]	; (8009124 <TIM_Base_SetConfig+0x120>)
 8009038:	4293      	cmp	r3, r2
 800903a:	d003      	beq.n	8009044 <TIM_Base_SetConfig+0x40>
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	4a3a      	ldr	r2, [pc, #232]	; (8009128 <TIM_Base_SetConfig+0x124>)
 8009040:	4293      	cmp	r3, r2
 8009042:	d108      	bne.n	8009056 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009044:	68fb      	ldr	r3, [r7, #12]
 8009046:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800904a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800904c:	683b      	ldr	r3, [r7, #0]
 800904e:	685b      	ldr	r3, [r3, #4]
 8009050:	68fa      	ldr	r2, [r7, #12]
 8009052:	4313      	orrs	r3, r2
 8009054:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	4a2f      	ldr	r2, [pc, #188]	; (8009118 <TIM_Base_SetConfig+0x114>)
 800905a:	4293      	cmp	r3, r2
 800905c:	d02b      	beq.n	80090b6 <TIM_Base_SetConfig+0xb2>
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009064:	d027      	beq.n	80090b6 <TIM_Base_SetConfig+0xb2>
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	4a2c      	ldr	r2, [pc, #176]	; (800911c <TIM_Base_SetConfig+0x118>)
 800906a:	4293      	cmp	r3, r2
 800906c:	d023      	beq.n	80090b6 <TIM_Base_SetConfig+0xb2>
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	4a2b      	ldr	r2, [pc, #172]	; (8009120 <TIM_Base_SetConfig+0x11c>)
 8009072:	4293      	cmp	r3, r2
 8009074:	d01f      	beq.n	80090b6 <TIM_Base_SetConfig+0xb2>
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	4a2a      	ldr	r2, [pc, #168]	; (8009124 <TIM_Base_SetConfig+0x120>)
 800907a:	4293      	cmp	r3, r2
 800907c:	d01b      	beq.n	80090b6 <TIM_Base_SetConfig+0xb2>
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	4a29      	ldr	r2, [pc, #164]	; (8009128 <TIM_Base_SetConfig+0x124>)
 8009082:	4293      	cmp	r3, r2
 8009084:	d017      	beq.n	80090b6 <TIM_Base_SetConfig+0xb2>
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	4a28      	ldr	r2, [pc, #160]	; (800912c <TIM_Base_SetConfig+0x128>)
 800908a:	4293      	cmp	r3, r2
 800908c:	d013      	beq.n	80090b6 <TIM_Base_SetConfig+0xb2>
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	4a27      	ldr	r2, [pc, #156]	; (8009130 <TIM_Base_SetConfig+0x12c>)
 8009092:	4293      	cmp	r3, r2
 8009094:	d00f      	beq.n	80090b6 <TIM_Base_SetConfig+0xb2>
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	4a26      	ldr	r2, [pc, #152]	; (8009134 <TIM_Base_SetConfig+0x130>)
 800909a:	4293      	cmp	r3, r2
 800909c:	d00b      	beq.n	80090b6 <TIM_Base_SetConfig+0xb2>
 800909e:	687b      	ldr	r3, [r7, #4]
 80090a0:	4a25      	ldr	r2, [pc, #148]	; (8009138 <TIM_Base_SetConfig+0x134>)
 80090a2:	4293      	cmp	r3, r2
 80090a4:	d007      	beq.n	80090b6 <TIM_Base_SetConfig+0xb2>
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	4a24      	ldr	r2, [pc, #144]	; (800913c <TIM_Base_SetConfig+0x138>)
 80090aa:	4293      	cmp	r3, r2
 80090ac:	d003      	beq.n	80090b6 <TIM_Base_SetConfig+0xb2>
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	4a23      	ldr	r2, [pc, #140]	; (8009140 <TIM_Base_SetConfig+0x13c>)
 80090b2:	4293      	cmp	r3, r2
 80090b4:	d108      	bne.n	80090c8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80090b6:	68fb      	ldr	r3, [r7, #12]
 80090b8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80090bc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80090be:	683b      	ldr	r3, [r7, #0]
 80090c0:	68db      	ldr	r3, [r3, #12]
 80090c2:	68fa      	ldr	r2, [r7, #12]
 80090c4:	4313      	orrs	r3, r2
 80090c6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80090c8:	68fb      	ldr	r3, [r7, #12]
 80090ca:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80090ce:	683b      	ldr	r3, [r7, #0]
 80090d0:	695b      	ldr	r3, [r3, #20]
 80090d2:	4313      	orrs	r3, r2
 80090d4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	68fa      	ldr	r2, [r7, #12]
 80090da:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80090dc:	683b      	ldr	r3, [r7, #0]
 80090de:	689a      	ldr	r2, [r3, #8]
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80090e4:	683b      	ldr	r3, [r7, #0]
 80090e6:	681a      	ldr	r2, [r3, #0]
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	4a0a      	ldr	r2, [pc, #40]	; (8009118 <TIM_Base_SetConfig+0x114>)
 80090f0:	4293      	cmp	r3, r2
 80090f2:	d003      	beq.n	80090fc <TIM_Base_SetConfig+0xf8>
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	4a0c      	ldr	r2, [pc, #48]	; (8009128 <TIM_Base_SetConfig+0x124>)
 80090f8:	4293      	cmp	r3, r2
 80090fa:	d103      	bne.n	8009104 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80090fc:	683b      	ldr	r3, [r7, #0]
 80090fe:	691a      	ldr	r2, [r3, #16]
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	2201      	movs	r2, #1
 8009108:	615a      	str	r2, [r3, #20]
}
 800910a:	bf00      	nop
 800910c:	3714      	adds	r7, #20
 800910e:	46bd      	mov	sp, r7
 8009110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009114:	4770      	bx	lr
 8009116:	bf00      	nop
 8009118:	40010000 	.word	0x40010000
 800911c:	40000400 	.word	0x40000400
 8009120:	40000800 	.word	0x40000800
 8009124:	40000c00 	.word	0x40000c00
 8009128:	40010400 	.word	0x40010400
 800912c:	40014000 	.word	0x40014000
 8009130:	40014400 	.word	0x40014400
 8009134:	40014800 	.word	0x40014800
 8009138:	40001800 	.word	0x40001800
 800913c:	40001c00 	.word	0x40001c00
 8009140:	40002000 	.word	0x40002000

08009144 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009144:	b480      	push	{r7}
 8009146:	b087      	sub	sp, #28
 8009148:	af00      	add	r7, sp, #0
 800914a:	6078      	str	r0, [r7, #4]
 800914c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	6a1b      	ldr	r3, [r3, #32]
 8009152:	f023 0201 	bic.w	r2, r3, #1
 8009156:	687b      	ldr	r3, [r7, #4]
 8009158:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	6a1b      	ldr	r3, [r3, #32]
 800915e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	685b      	ldr	r3, [r3, #4]
 8009164:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	699b      	ldr	r3, [r3, #24]
 800916a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800916c:	68fa      	ldr	r2, [r7, #12]
 800916e:	4b2b      	ldr	r3, [pc, #172]	; (800921c <TIM_OC1_SetConfig+0xd8>)
 8009170:	4013      	ands	r3, r2
 8009172:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8009174:	68fb      	ldr	r3, [r7, #12]
 8009176:	f023 0303 	bic.w	r3, r3, #3
 800917a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800917c:	683b      	ldr	r3, [r7, #0]
 800917e:	681b      	ldr	r3, [r3, #0]
 8009180:	68fa      	ldr	r2, [r7, #12]
 8009182:	4313      	orrs	r3, r2
 8009184:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8009186:	697b      	ldr	r3, [r7, #20]
 8009188:	f023 0302 	bic.w	r3, r3, #2
 800918c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800918e:	683b      	ldr	r3, [r7, #0]
 8009190:	689b      	ldr	r3, [r3, #8]
 8009192:	697a      	ldr	r2, [r7, #20]
 8009194:	4313      	orrs	r3, r2
 8009196:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	4a21      	ldr	r2, [pc, #132]	; (8009220 <TIM_OC1_SetConfig+0xdc>)
 800919c:	4293      	cmp	r3, r2
 800919e:	d003      	beq.n	80091a8 <TIM_OC1_SetConfig+0x64>
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	4a20      	ldr	r2, [pc, #128]	; (8009224 <TIM_OC1_SetConfig+0xe0>)
 80091a4:	4293      	cmp	r3, r2
 80091a6:	d10c      	bne.n	80091c2 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80091a8:	697b      	ldr	r3, [r7, #20]
 80091aa:	f023 0308 	bic.w	r3, r3, #8
 80091ae:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80091b0:	683b      	ldr	r3, [r7, #0]
 80091b2:	68db      	ldr	r3, [r3, #12]
 80091b4:	697a      	ldr	r2, [r7, #20]
 80091b6:	4313      	orrs	r3, r2
 80091b8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80091ba:	697b      	ldr	r3, [r7, #20]
 80091bc:	f023 0304 	bic.w	r3, r3, #4
 80091c0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	4a16      	ldr	r2, [pc, #88]	; (8009220 <TIM_OC1_SetConfig+0xdc>)
 80091c6:	4293      	cmp	r3, r2
 80091c8:	d003      	beq.n	80091d2 <TIM_OC1_SetConfig+0x8e>
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	4a15      	ldr	r2, [pc, #84]	; (8009224 <TIM_OC1_SetConfig+0xe0>)
 80091ce:	4293      	cmp	r3, r2
 80091d0:	d111      	bne.n	80091f6 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80091d2:	693b      	ldr	r3, [r7, #16]
 80091d4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80091d8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80091da:	693b      	ldr	r3, [r7, #16]
 80091dc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80091e0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80091e2:	683b      	ldr	r3, [r7, #0]
 80091e4:	695b      	ldr	r3, [r3, #20]
 80091e6:	693a      	ldr	r2, [r7, #16]
 80091e8:	4313      	orrs	r3, r2
 80091ea:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80091ec:	683b      	ldr	r3, [r7, #0]
 80091ee:	699b      	ldr	r3, [r3, #24]
 80091f0:	693a      	ldr	r2, [r7, #16]
 80091f2:	4313      	orrs	r3, r2
 80091f4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80091f6:	687b      	ldr	r3, [r7, #4]
 80091f8:	693a      	ldr	r2, [r7, #16]
 80091fa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	68fa      	ldr	r2, [r7, #12]
 8009200:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8009202:	683b      	ldr	r3, [r7, #0]
 8009204:	685a      	ldr	r2, [r3, #4]
 8009206:	687b      	ldr	r3, [r7, #4]
 8009208:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	697a      	ldr	r2, [r7, #20]
 800920e:	621a      	str	r2, [r3, #32]
}
 8009210:	bf00      	nop
 8009212:	371c      	adds	r7, #28
 8009214:	46bd      	mov	sp, r7
 8009216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800921a:	4770      	bx	lr
 800921c:	fffeff8f 	.word	0xfffeff8f
 8009220:	40010000 	.word	0x40010000
 8009224:	40010400 	.word	0x40010400

08009228 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009228:	b480      	push	{r7}
 800922a:	b087      	sub	sp, #28
 800922c:	af00      	add	r7, sp, #0
 800922e:	6078      	str	r0, [r7, #4]
 8009230:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	6a1b      	ldr	r3, [r3, #32]
 8009236:	f023 0210 	bic.w	r2, r3, #16
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	6a1b      	ldr	r3, [r3, #32]
 8009242:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	685b      	ldr	r3, [r3, #4]
 8009248:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	699b      	ldr	r3, [r3, #24]
 800924e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8009250:	68fa      	ldr	r2, [r7, #12]
 8009252:	4b2e      	ldr	r3, [pc, #184]	; (800930c <TIM_OC2_SetConfig+0xe4>)
 8009254:	4013      	ands	r3, r2
 8009256:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8009258:	68fb      	ldr	r3, [r7, #12]
 800925a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800925e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009260:	683b      	ldr	r3, [r7, #0]
 8009262:	681b      	ldr	r3, [r3, #0]
 8009264:	021b      	lsls	r3, r3, #8
 8009266:	68fa      	ldr	r2, [r7, #12]
 8009268:	4313      	orrs	r3, r2
 800926a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800926c:	697b      	ldr	r3, [r7, #20]
 800926e:	f023 0320 	bic.w	r3, r3, #32
 8009272:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8009274:	683b      	ldr	r3, [r7, #0]
 8009276:	689b      	ldr	r3, [r3, #8]
 8009278:	011b      	lsls	r3, r3, #4
 800927a:	697a      	ldr	r2, [r7, #20]
 800927c:	4313      	orrs	r3, r2
 800927e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	4a23      	ldr	r2, [pc, #140]	; (8009310 <TIM_OC2_SetConfig+0xe8>)
 8009284:	4293      	cmp	r3, r2
 8009286:	d003      	beq.n	8009290 <TIM_OC2_SetConfig+0x68>
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	4a22      	ldr	r2, [pc, #136]	; (8009314 <TIM_OC2_SetConfig+0xec>)
 800928c:	4293      	cmp	r3, r2
 800928e:	d10d      	bne.n	80092ac <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8009290:	697b      	ldr	r3, [r7, #20]
 8009292:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009296:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8009298:	683b      	ldr	r3, [r7, #0]
 800929a:	68db      	ldr	r3, [r3, #12]
 800929c:	011b      	lsls	r3, r3, #4
 800929e:	697a      	ldr	r2, [r7, #20]
 80092a0:	4313      	orrs	r3, r2
 80092a2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80092a4:	697b      	ldr	r3, [r7, #20]
 80092a6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80092aa:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	4a18      	ldr	r2, [pc, #96]	; (8009310 <TIM_OC2_SetConfig+0xe8>)
 80092b0:	4293      	cmp	r3, r2
 80092b2:	d003      	beq.n	80092bc <TIM_OC2_SetConfig+0x94>
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	4a17      	ldr	r2, [pc, #92]	; (8009314 <TIM_OC2_SetConfig+0xec>)
 80092b8:	4293      	cmp	r3, r2
 80092ba:	d113      	bne.n	80092e4 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80092bc:	693b      	ldr	r3, [r7, #16]
 80092be:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80092c2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80092c4:	693b      	ldr	r3, [r7, #16]
 80092c6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80092ca:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80092cc:	683b      	ldr	r3, [r7, #0]
 80092ce:	695b      	ldr	r3, [r3, #20]
 80092d0:	009b      	lsls	r3, r3, #2
 80092d2:	693a      	ldr	r2, [r7, #16]
 80092d4:	4313      	orrs	r3, r2
 80092d6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80092d8:	683b      	ldr	r3, [r7, #0]
 80092da:	699b      	ldr	r3, [r3, #24]
 80092dc:	009b      	lsls	r3, r3, #2
 80092de:	693a      	ldr	r2, [r7, #16]
 80092e0:	4313      	orrs	r3, r2
 80092e2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	693a      	ldr	r2, [r7, #16]
 80092e8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	68fa      	ldr	r2, [r7, #12]
 80092ee:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80092f0:	683b      	ldr	r3, [r7, #0]
 80092f2:	685a      	ldr	r2, [r3, #4]
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	697a      	ldr	r2, [r7, #20]
 80092fc:	621a      	str	r2, [r3, #32]
}
 80092fe:	bf00      	nop
 8009300:	371c      	adds	r7, #28
 8009302:	46bd      	mov	sp, r7
 8009304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009308:	4770      	bx	lr
 800930a:	bf00      	nop
 800930c:	feff8fff 	.word	0xfeff8fff
 8009310:	40010000 	.word	0x40010000
 8009314:	40010400 	.word	0x40010400

08009318 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009318:	b480      	push	{r7}
 800931a:	b087      	sub	sp, #28
 800931c:	af00      	add	r7, sp, #0
 800931e:	6078      	str	r0, [r7, #4]
 8009320:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	6a1b      	ldr	r3, [r3, #32]
 8009326:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	6a1b      	ldr	r3, [r3, #32]
 8009332:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009334:	687b      	ldr	r3, [r7, #4]
 8009336:	685b      	ldr	r3, [r3, #4]
 8009338:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	69db      	ldr	r3, [r3, #28]
 800933e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8009340:	68fa      	ldr	r2, [r7, #12]
 8009342:	4b2d      	ldr	r3, [pc, #180]	; (80093f8 <TIM_OC3_SetConfig+0xe0>)
 8009344:	4013      	ands	r3, r2
 8009346:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8009348:	68fb      	ldr	r3, [r7, #12]
 800934a:	f023 0303 	bic.w	r3, r3, #3
 800934e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009350:	683b      	ldr	r3, [r7, #0]
 8009352:	681b      	ldr	r3, [r3, #0]
 8009354:	68fa      	ldr	r2, [r7, #12]
 8009356:	4313      	orrs	r3, r2
 8009358:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800935a:	697b      	ldr	r3, [r7, #20]
 800935c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009360:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8009362:	683b      	ldr	r3, [r7, #0]
 8009364:	689b      	ldr	r3, [r3, #8]
 8009366:	021b      	lsls	r3, r3, #8
 8009368:	697a      	ldr	r2, [r7, #20]
 800936a:	4313      	orrs	r3, r2
 800936c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	4a22      	ldr	r2, [pc, #136]	; (80093fc <TIM_OC3_SetConfig+0xe4>)
 8009372:	4293      	cmp	r3, r2
 8009374:	d003      	beq.n	800937e <TIM_OC3_SetConfig+0x66>
 8009376:	687b      	ldr	r3, [r7, #4]
 8009378:	4a21      	ldr	r2, [pc, #132]	; (8009400 <TIM_OC3_SetConfig+0xe8>)
 800937a:	4293      	cmp	r3, r2
 800937c:	d10d      	bne.n	800939a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800937e:	697b      	ldr	r3, [r7, #20]
 8009380:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009384:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8009386:	683b      	ldr	r3, [r7, #0]
 8009388:	68db      	ldr	r3, [r3, #12]
 800938a:	021b      	lsls	r3, r3, #8
 800938c:	697a      	ldr	r2, [r7, #20]
 800938e:	4313      	orrs	r3, r2
 8009390:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8009392:	697b      	ldr	r3, [r7, #20]
 8009394:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009398:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	4a17      	ldr	r2, [pc, #92]	; (80093fc <TIM_OC3_SetConfig+0xe4>)
 800939e:	4293      	cmp	r3, r2
 80093a0:	d003      	beq.n	80093aa <TIM_OC3_SetConfig+0x92>
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	4a16      	ldr	r2, [pc, #88]	; (8009400 <TIM_OC3_SetConfig+0xe8>)
 80093a6:	4293      	cmp	r3, r2
 80093a8:	d113      	bne.n	80093d2 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80093aa:	693b      	ldr	r3, [r7, #16]
 80093ac:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80093b0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80093b2:	693b      	ldr	r3, [r7, #16]
 80093b4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80093b8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80093ba:	683b      	ldr	r3, [r7, #0]
 80093bc:	695b      	ldr	r3, [r3, #20]
 80093be:	011b      	lsls	r3, r3, #4
 80093c0:	693a      	ldr	r2, [r7, #16]
 80093c2:	4313      	orrs	r3, r2
 80093c4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80093c6:	683b      	ldr	r3, [r7, #0]
 80093c8:	699b      	ldr	r3, [r3, #24]
 80093ca:	011b      	lsls	r3, r3, #4
 80093cc:	693a      	ldr	r2, [r7, #16]
 80093ce:	4313      	orrs	r3, r2
 80093d0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	693a      	ldr	r2, [r7, #16]
 80093d6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	68fa      	ldr	r2, [r7, #12]
 80093dc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80093de:	683b      	ldr	r3, [r7, #0]
 80093e0:	685a      	ldr	r2, [r3, #4]
 80093e2:	687b      	ldr	r3, [r7, #4]
 80093e4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80093e6:	687b      	ldr	r3, [r7, #4]
 80093e8:	697a      	ldr	r2, [r7, #20]
 80093ea:	621a      	str	r2, [r3, #32]
}
 80093ec:	bf00      	nop
 80093ee:	371c      	adds	r7, #28
 80093f0:	46bd      	mov	sp, r7
 80093f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093f6:	4770      	bx	lr
 80093f8:	fffeff8f 	.word	0xfffeff8f
 80093fc:	40010000 	.word	0x40010000
 8009400:	40010400 	.word	0x40010400

08009404 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009404:	b480      	push	{r7}
 8009406:	b087      	sub	sp, #28
 8009408:	af00      	add	r7, sp, #0
 800940a:	6078      	str	r0, [r7, #4]
 800940c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	6a1b      	ldr	r3, [r3, #32]
 8009412:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8009416:	687b      	ldr	r3, [r7, #4]
 8009418:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800941a:	687b      	ldr	r3, [r7, #4]
 800941c:	6a1b      	ldr	r3, [r3, #32]
 800941e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	685b      	ldr	r3, [r3, #4]
 8009424:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	69db      	ldr	r3, [r3, #28]
 800942a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800942c:	68fa      	ldr	r2, [r7, #12]
 800942e:	4b1e      	ldr	r3, [pc, #120]	; (80094a8 <TIM_OC4_SetConfig+0xa4>)
 8009430:	4013      	ands	r3, r2
 8009432:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8009434:	68fb      	ldr	r3, [r7, #12]
 8009436:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800943a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800943c:	683b      	ldr	r3, [r7, #0]
 800943e:	681b      	ldr	r3, [r3, #0]
 8009440:	021b      	lsls	r3, r3, #8
 8009442:	68fa      	ldr	r2, [r7, #12]
 8009444:	4313      	orrs	r3, r2
 8009446:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8009448:	693b      	ldr	r3, [r7, #16]
 800944a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800944e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8009450:	683b      	ldr	r3, [r7, #0]
 8009452:	689b      	ldr	r3, [r3, #8]
 8009454:	031b      	lsls	r3, r3, #12
 8009456:	693a      	ldr	r2, [r7, #16]
 8009458:	4313      	orrs	r3, r2
 800945a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800945c:	687b      	ldr	r3, [r7, #4]
 800945e:	4a13      	ldr	r2, [pc, #76]	; (80094ac <TIM_OC4_SetConfig+0xa8>)
 8009460:	4293      	cmp	r3, r2
 8009462:	d003      	beq.n	800946c <TIM_OC4_SetConfig+0x68>
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	4a12      	ldr	r2, [pc, #72]	; (80094b0 <TIM_OC4_SetConfig+0xac>)
 8009468:	4293      	cmp	r3, r2
 800946a:	d109      	bne.n	8009480 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800946c:	697b      	ldr	r3, [r7, #20]
 800946e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009472:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8009474:	683b      	ldr	r3, [r7, #0]
 8009476:	695b      	ldr	r3, [r3, #20]
 8009478:	019b      	lsls	r3, r3, #6
 800947a:	697a      	ldr	r2, [r7, #20]
 800947c:	4313      	orrs	r3, r2
 800947e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	697a      	ldr	r2, [r7, #20]
 8009484:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	68fa      	ldr	r2, [r7, #12]
 800948a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800948c:	683b      	ldr	r3, [r7, #0]
 800948e:	685a      	ldr	r2, [r3, #4]
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	693a      	ldr	r2, [r7, #16]
 8009498:	621a      	str	r2, [r3, #32]
}
 800949a:	bf00      	nop
 800949c:	371c      	adds	r7, #28
 800949e:	46bd      	mov	sp, r7
 80094a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094a4:	4770      	bx	lr
 80094a6:	bf00      	nop
 80094a8:	feff8fff 	.word	0xfeff8fff
 80094ac:	40010000 	.word	0x40010000
 80094b0:	40010400 	.word	0x40010400

080094b4 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 80094b4:	b480      	push	{r7}
 80094b6:	b087      	sub	sp, #28
 80094b8:	af00      	add	r7, sp, #0
 80094ba:	6078      	str	r0, [r7, #4]
 80094bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80094be:	687b      	ldr	r3, [r7, #4]
 80094c0:	6a1b      	ldr	r3, [r3, #32]
 80094c2:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	6a1b      	ldr	r3, [r3, #32]
 80094ce:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	685b      	ldr	r3, [r3, #4]
 80094d4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80094da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80094dc:	68fa      	ldr	r2, [r7, #12]
 80094de:	4b1b      	ldr	r3, [pc, #108]	; (800954c <TIM_OC5_SetConfig+0x98>)
 80094e0:	4013      	ands	r3, r2
 80094e2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80094e4:	683b      	ldr	r3, [r7, #0]
 80094e6:	681b      	ldr	r3, [r3, #0]
 80094e8:	68fa      	ldr	r2, [r7, #12]
 80094ea:	4313      	orrs	r3, r2
 80094ec:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80094ee:	693b      	ldr	r3, [r7, #16]
 80094f0:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80094f4:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80094f6:	683b      	ldr	r3, [r7, #0]
 80094f8:	689b      	ldr	r3, [r3, #8]
 80094fa:	041b      	lsls	r3, r3, #16
 80094fc:	693a      	ldr	r2, [r7, #16]
 80094fe:	4313      	orrs	r3, r2
 8009500:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009502:	687b      	ldr	r3, [r7, #4]
 8009504:	4a12      	ldr	r2, [pc, #72]	; (8009550 <TIM_OC5_SetConfig+0x9c>)
 8009506:	4293      	cmp	r3, r2
 8009508:	d003      	beq.n	8009512 <TIM_OC5_SetConfig+0x5e>
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	4a11      	ldr	r2, [pc, #68]	; (8009554 <TIM_OC5_SetConfig+0xa0>)
 800950e:	4293      	cmp	r3, r2
 8009510:	d109      	bne.n	8009526 <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8009512:	697b      	ldr	r3, [r7, #20]
 8009514:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009518:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800951a:	683b      	ldr	r3, [r7, #0]
 800951c:	695b      	ldr	r3, [r3, #20]
 800951e:	021b      	lsls	r3, r3, #8
 8009520:	697a      	ldr	r2, [r7, #20]
 8009522:	4313      	orrs	r3, r2
 8009524:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	697a      	ldr	r2, [r7, #20]
 800952a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	68fa      	ldr	r2, [r7, #12]
 8009530:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8009532:	683b      	ldr	r3, [r7, #0]
 8009534:	685a      	ldr	r2, [r3, #4]
 8009536:	687b      	ldr	r3, [r7, #4]
 8009538:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	693a      	ldr	r2, [r7, #16]
 800953e:	621a      	str	r2, [r3, #32]
}
 8009540:	bf00      	nop
 8009542:	371c      	adds	r7, #28
 8009544:	46bd      	mov	sp, r7
 8009546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800954a:	4770      	bx	lr
 800954c:	fffeff8f 	.word	0xfffeff8f
 8009550:	40010000 	.word	0x40010000
 8009554:	40010400 	.word	0x40010400

08009558 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8009558:	b480      	push	{r7}
 800955a:	b087      	sub	sp, #28
 800955c:	af00      	add	r7, sp, #0
 800955e:	6078      	str	r0, [r7, #4]
 8009560:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8009562:	687b      	ldr	r3, [r7, #4]
 8009564:	6a1b      	ldr	r3, [r3, #32]
 8009566:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800956a:	687b      	ldr	r3, [r7, #4]
 800956c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	6a1b      	ldr	r3, [r3, #32]
 8009572:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	685b      	ldr	r3, [r3, #4]
 8009578:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800957e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8009580:	68fa      	ldr	r2, [r7, #12]
 8009582:	4b1c      	ldr	r3, [pc, #112]	; (80095f4 <TIM_OC6_SetConfig+0x9c>)
 8009584:	4013      	ands	r3, r2
 8009586:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009588:	683b      	ldr	r3, [r7, #0]
 800958a:	681b      	ldr	r3, [r3, #0]
 800958c:	021b      	lsls	r3, r3, #8
 800958e:	68fa      	ldr	r2, [r7, #12]
 8009590:	4313      	orrs	r3, r2
 8009592:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8009594:	693b      	ldr	r3, [r7, #16]
 8009596:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800959a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800959c:	683b      	ldr	r3, [r7, #0]
 800959e:	689b      	ldr	r3, [r3, #8]
 80095a0:	051b      	lsls	r3, r3, #20
 80095a2:	693a      	ldr	r2, [r7, #16]
 80095a4:	4313      	orrs	r3, r2
 80095a6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	4a13      	ldr	r2, [pc, #76]	; (80095f8 <TIM_OC6_SetConfig+0xa0>)
 80095ac:	4293      	cmp	r3, r2
 80095ae:	d003      	beq.n	80095b8 <TIM_OC6_SetConfig+0x60>
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	4a12      	ldr	r2, [pc, #72]	; (80095fc <TIM_OC6_SetConfig+0xa4>)
 80095b4:	4293      	cmp	r3, r2
 80095b6:	d109      	bne.n	80095cc <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80095b8:	697b      	ldr	r3, [r7, #20]
 80095ba:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80095be:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80095c0:	683b      	ldr	r3, [r7, #0]
 80095c2:	695b      	ldr	r3, [r3, #20]
 80095c4:	029b      	lsls	r3, r3, #10
 80095c6:	697a      	ldr	r2, [r7, #20]
 80095c8:	4313      	orrs	r3, r2
 80095ca:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	697a      	ldr	r2, [r7, #20]
 80095d0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80095d2:	687b      	ldr	r3, [r7, #4]
 80095d4:	68fa      	ldr	r2, [r7, #12]
 80095d6:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80095d8:	683b      	ldr	r3, [r7, #0]
 80095da:	685a      	ldr	r2, [r3, #4]
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	693a      	ldr	r2, [r7, #16]
 80095e4:	621a      	str	r2, [r3, #32]
}
 80095e6:	bf00      	nop
 80095e8:	371c      	adds	r7, #28
 80095ea:	46bd      	mov	sp, r7
 80095ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095f0:	4770      	bx	lr
 80095f2:	bf00      	nop
 80095f4:	feff8fff 	.word	0xfeff8fff
 80095f8:	40010000 	.word	0x40010000
 80095fc:	40010400 	.word	0x40010400

08009600 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009600:	b480      	push	{r7}
 8009602:	b087      	sub	sp, #28
 8009604:	af00      	add	r7, sp, #0
 8009606:	60f8      	str	r0, [r7, #12]
 8009608:	60b9      	str	r1, [r7, #8]
 800960a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800960c:	68fb      	ldr	r3, [r7, #12]
 800960e:	6a1b      	ldr	r3, [r3, #32]
 8009610:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009612:	68fb      	ldr	r3, [r7, #12]
 8009614:	6a1b      	ldr	r3, [r3, #32]
 8009616:	f023 0201 	bic.w	r2, r3, #1
 800961a:	68fb      	ldr	r3, [r7, #12]
 800961c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800961e:	68fb      	ldr	r3, [r7, #12]
 8009620:	699b      	ldr	r3, [r3, #24]
 8009622:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009624:	693b      	ldr	r3, [r7, #16]
 8009626:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800962a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	011b      	lsls	r3, r3, #4
 8009630:	693a      	ldr	r2, [r7, #16]
 8009632:	4313      	orrs	r3, r2
 8009634:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8009636:	697b      	ldr	r3, [r7, #20]
 8009638:	f023 030a 	bic.w	r3, r3, #10
 800963c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800963e:	697a      	ldr	r2, [r7, #20]
 8009640:	68bb      	ldr	r3, [r7, #8]
 8009642:	4313      	orrs	r3, r2
 8009644:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8009646:	68fb      	ldr	r3, [r7, #12]
 8009648:	693a      	ldr	r2, [r7, #16]
 800964a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800964c:	68fb      	ldr	r3, [r7, #12]
 800964e:	697a      	ldr	r2, [r7, #20]
 8009650:	621a      	str	r2, [r3, #32]
}
 8009652:	bf00      	nop
 8009654:	371c      	adds	r7, #28
 8009656:	46bd      	mov	sp, r7
 8009658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800965c:	4770      	bx	lr

0800965e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800965e:	b480      	push	{r7}
 8009660:	b087      	sub	sp, #28
 8009662:	af00      	add	r7, sp, #0
 8009664:	60f8      	str	r0, [r7, #12]
 8009666:	60b9      	str	r1, [r7, #8]
 8009668:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800966a:	68fb      	ldr	r3, [r7, #12]
 800966c:	6a1b      	ldr	r3, [r3, #32]
 800966e:	f023 0210 	bic.w	r2, r3, #16
 8009672:	68fb      	ldr	r3, [r7, #12]
 8009674:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009676:	68fb      	ldr	r3, [r7, #12]
 8009678:	699b      	ldr	r3, [r3, #24]
 800967a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800967c:	68fb      	ldr	r3, [r7, #12]
 800967e:	6a1b      	ldr	r3, [r3, #32]
 8009680:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009682:	697b      	ldr	r3, [r7, #20]
 8009684:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8009688:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	031b      	lsls	r3, r3, #12
 800968e:	697a      	ldr	r2, [r7, #20]
 8009690:	4313      	orrs	r3, r2
 8009692:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009694:	693b      	ldr	r3, [r7, #16]
 8009696:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800969a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800969c:	68bb      	ldr	r3, [r7, #8]
 800969e:	011b      	lsls	r3, r3, #4
 80096a0:	693a      	ldr	r2, [r7, #16]
 80096a2:	4313      	orrs	r3, r2
 80096a4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80096a6:	68fb      	ldr	r3, [r7, #12]
 80096a8:	697a      	ldr	r2, [r7, #20]
 80096aa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80096ac:	68fb      	ldr	r3, [r7, #12]
 80096ae:	693a      	ldr	r2, [r7, #16]
 80096b0:	621a      	str	r2, [r3, #32]
}
 80096b2:	bf00      	nop
 80096b4:	371c      	adds	r7, #28
 80096b6:	46bd      	mov	sp, r7
 80096b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096bc:	4770      	bx	lr

080096be <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80096be:	b480      	push	{r7}
 80096c0:	b085      	sub	sp, #20
 80096c2:	af00      	add	r7, sp, #0
 80096c4:	6078      	str	r0, [r7, #4]
 80096c6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	689b      	ldr	r3, [r3, #8]
 80096cc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80096ce:	68fb      	ldr	r3, [r7, #12]
 80096d0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80096d4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80096d6:	683a      	ldr	r2, [r7, #0]
 80096d8:	68fb      	ldr	r3, [r7, #12]
 80096da:	4313      	orrs	r3, r2
 80096dc:	f043 0307 	orr.w	r3, r3, #7
 80096e0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	68fa      	ldr	r2, [r7, #12]
 80096e6:	609a      	str	r2, [r3, #8]
}
 80096e8:	bf00      	nop
 80096ea:	3714      	adds	r7, #20
 80096ec:	46bd      	mov	sp, r7
 80096ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096f2:	4770      	bx	lr

080096f4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80096f4:	b480      	push	{r7}
 80096f6:	b087      	sub	sp, #28
 80096f8:	af00      	add	r7, sp, #0
 80096fa:	60f8      	str	r0, [r7, #12]
 80096fc:	60b9      	str	r1, [r7, #8]
 80096fe:	607a      	str	r2, [r7, #4]
 8009700:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8009702:	68fb      	ldr	r3, [r7, #12]
 8009704:	689b      	ldr	r3, [r3, #8]
 8009706:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009708:	697b      	ldr	r3, [r7, #20]
 800970a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800970e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009710:	683b      	ldr	r3, [r7, #0]
 8009712:	021a      	lsls	r2, r3, #8
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	431a      	orrs	r2, r3
 8009718:	68bb      	ldr	r3, [r7, #8]
 800971a:	4313      	orrs	r3, r2
 800971c:	697a      	ldr	r2, [r7, #20]
 800971e:	4313      	orrs	r3, r2
 8009720:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009722:	68fb      	ldr	r3, [r7, #12]
 8009724:	697a      	ldr	r2, [r7, #20]
 8009726:	609a      	str	r2, [r3, #8]
}
 8009728:	bf00      	nop
 800972a:	371c      	adds	r7, #28
 800972c:	46bd      	mov	sp, r7
 800972e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009732:	4770      	bx	lr

08009734 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8009734:	b480      	push	{r7}
 8009736:	b087      	sub	sp, #28
 8009738:	af00      	add	r7, sp, #0
 800973a:	60f8      	str	r0, [r7, #12]
 800973c:	60b9      	str	r1, [r7, #8]
 800973e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8009740:	68bb      	ldr	r3, [r7, #8]
 8009742:	f003 031f 	and.w	r3, r3, #31
 8009746:	2201      	movs	r2, #1
 8009748:	fa02 f303 	lsl.w	r3, r2, r3
 800974c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800974e:	68fb      	ldr	r3, [r7, #12]
 8009750:	6a1a      	ldr	r2, [r3, #32]
 8009752:	697b      	ldr	r3, [r7, #20]
 8009754:	43db      	mvns	r3, r3
 8009756:	401a      	ands	r2, r3
 8009758:	68fb      	ldr	r3, [r7, #12]
 800975a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800975c:	68fb      	ldr	r3, [r7, #12]
 800975e:	6a1a      	ldr	r2, [r3, #32]
 8009760:	68bb      	ldr	r3, [r7, #8]
 8009762:	f003 031f 	and.w	r3, r3, #31
 8009766:	6879      	ldr	r1, [r7, #4]
 8009768:	fa01 f303 	lsl.w	r3, r1, r3
 800976c:	431a      	orrs	r2, r3
 800976e:	68fb      	ldr	r3, [r7, #12]
 8009770:	621a      	str	r2, [r3, #32]
}
 8009772:	bf00      	nop
 8009774:	371c      	adds	r7, #28
 8009776:	46bd      	mov	sp, r7
 8009778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800977c:	4770      	bx	lr
	...

08009780 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009780:	b480      	push	{r7}
 8009782:	b085      	sub	sp, #20
 8009784:	af00      	add	r7, sp, #0
 8009786:	6078      	str	r0, [r7, #4]
 8009788:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009790:	2b01      	cmp	r3, #1
 8009792:	d101      	bne.n	8009798 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009794:	2302      	movs	r3, #2
 8009796:	e06d      	b.n	8009874 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	2201      	movs	r2, #1
 800979c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	2202      	movs	r2, #2
 80097a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80097a8:	687b      	ldr	r3, [r7, #4]
 80097aa:	681b      	ldr	r3, [r3, #0]
 80097ac:	685b      	ldr	r3, [r3, #4]
 80097ae:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80097b0:	687b      	ldr	r3, [r7, #4]
 80097b2:	681b      	ldr	r3, [r3, #0]
 80097b4:	689b      	ldr	r3, [r3, #8]
 80097b6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80097b8:	687b      	ldr	r3, [r7, #4]
 80097ba:	681b      	ldr	r3, [r3, #0]
 80097bc:	4a30      	ldr	r2, [pc, #192]	; (8009880 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80097be:	4293      	cmp	r3, r2
 80097c0:	d004      	beq.n	80097cc <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80097c2:	687b      	ldr	r3, [r7, #4]
 80097c4:	681b      	ldr	r3, [r3, #0]
 80097c6:	4a2f      	ldr	r2, [pc, #188]	; (8009884 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80097c8:	4293      	cmp	r3, r2
 80097ca:	d108      	bne.n	80097de <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80097cc:	68fb      	ldr	r3, [r7, #12]
 80097ce:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80097d2:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80097d4:	683b      	ldr	r3, [r7, #0]
 80097d6:	685b      	ldr	r3, [r3, #4]
 80097d8:	68fa      	ldr	r2, [r7, #12]
 80097da:	4313      	orrs	r3, r2
 80097dc:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80097de:	68fb      	ldr	r3, [r7, #12]
 80097e0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80097e4:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80097e6:	683b      	ldr	r3, [r7, #0]
 80097e8:	681b      	ldr	r3, [r3, #0]
 80097ea:	68fa      	ldr	r2, [r7, #12]
 80097ec:	4313      	orrs	r3, r2
 80097ee:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	681b      	ldr	r3, [r3, #0]
 80097f4:	68fa      	ldr	r2, [r7, #12]
 80097f6:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	681b      	ldr	r3, [r3, #0]
 80097fc:	4a20      	ldr	r2, [pc, #128]	; (8009880 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80097fe:	4293      	cmp	r3, r2
 8009800:	d022      	beq.n	8009848 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009802:	687b      	ldr	r3, [r7, #4]
 8009804:	681b      	ldr	r3, [r3, #0]
 8009806:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800980a:	d01d      	beq.n	8009848 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	681b      	ldr	r3, [r3, #0]
 8009810:	4a1d      	ldr	r2, [pc, #116]	; (8009888 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8009812:	4293      	cmp	r3, r2
 8009814:	d018      	beq.n	8009848 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009816:	687b      	ldr	r3, [r7, #4]
 8009818:	681b      	ldr	r3, [r3, #0]
 800981a:	4a1c      	ldr	r2, [pc, #112]	; (800988c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800981c:	4293      	cmp	r3, r2
 800981e:	d013      	beq.n	8009848 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	681b      	ldr	r3, [r3, #0]
 8009824:	4a1a      	ldr	r2, [pc, #104]	; (8009890 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8009826:	4293      	cmp	r3, r2
 8009828:	d00e      	beq.n	8009848 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	681b      	ldr	r3, [r3, #0]
 800982e:	4a15      	ldr	r2, [pc, #84]	; (8009884 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8009830:	4293      	cmp	r3, r2
 8009832:	d009      	beq.n	8009848 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	681b      	ldr	r3, [r3, #0]
 8009838:	4a16      	ldr	r2, [pc, #88]	; (8009894 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800983a:	4293      	cmp	r3, r2
 800983c:	d004      	beq.n	8009848 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800983e:	687b      	ldr	r3, [r7, #4]
 8009840:	681b      	ldr	r3, [r3, #0]
 8009842:	4a15      	ldr	r2, [pc, #84]	; (8009898 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8009844:	4293      	cmp	r3, r2
 8009846:	d10c      	bne.n	8009862 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009848:	68bb      	ldr	r3, [r7, #8]
 800984a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800984e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009850:	683b      	ldr	r3, [r7, #0]
 8009852:	689b      	ldr	r3, [r3, #8]
 8009854:	68ba      	ldr	r2, [r7, #8]
 8009856:	4313      	orrs	r3, r2
 8009858:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800985a:	687b      	ldr	r3, [r7, #4]
 800985c:	681b      	ldr	r3, [r3, #0]
 800985e:	68ba      	ldr	r2, [r7, #8]
 8009860:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	2201      	movs	r2, #1
 8009866:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	2200      	movs	r2, #0
 800986e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009872:	2300      	movs	r3, #0
}
 8009874:	4618      	mov	r0, r3
 8009876:	3714      	adds	r7, #20
 8009878:	46bd      	mov	sp, r7
 800987a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800987e:	4770      	bx	lr
 8009880:	40010000 	.word	0x40010000
 8009884:	40010400 	.word	0x40010400
 8009888:	40000400 	.word	0x40000400
 800988c:	40000800 	.word	0x40000800
 8009890:	40000c00 	.word	0x40000c00
 8009894:	40014000 	.word	0x40014000
 8009898:	40001800 	.word	0x40001800

0800989c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800989c:	b480      	push	{r7}
 800989e:	b083      	sub	sp, #12
 80098a0:	af00      	add	r7, sp, #0
 80098a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80098a4:	bf00      	nop
 80098a6:	370c      	adds	r7, #12
 80098a8:	46bd      	mov	sp, r7
 80098aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098ae:	4770      	bx	lr

080098b0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80098b0:	b480      	push	{r7}
 80098b2:	b083      	sub	sp, #12
 80098b4:	af00      	add	r7, sp, #0
 80098b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80098b8:	bf00      	nop
 80098ba:	370c      	adds	r7, #12
 80098bc:	46bd      	mov	sp, r7
 80098be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098c2:	4770      	bx	lr

080098c4 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80098c4:	b480      	push	{r7}
 80098c6:	b083      	sub	sp, #12
 80098c8:	af00      	add	r7, sp, #0
 80098ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80098cc:	bf00      	nop
 80098ce:	370c      	adds	r7, #12
 80098d0:	46bd      	mov	sp, r7
 80098d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098d6:	4770      	bx	lr

080098d8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80098d8:	b580      	push	{r7, lr}
 80098da:	b082      	sub	sp, #8
 80098dc:	af00      	add	r7, sp, #0
 80098de:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	2b00      	cmp	r3, #0
 80098e4:	d101      	bne.n	80098ea <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80098e6:	2301      	movs	r3, #1
 80098e8:	e040      	b.n	800996c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80098ea:	687b      	ldr	r3, [r7, #4]
 80098ec:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80098ee:	2b00      	cmp	r3, #0
 80098f0:	d106      	bne.n	8009900 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80098f2:	687b      	ldr	r3, [r7, #4]
 80098f4:	2200      	movs	r2, #0
 80098f6:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80098fa:	6878      	ldr	r0, [r7, #4]
 80098fc:	f7fb fada 	bl	8004eb4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	2224      	movs	r2, #36	; 0x24
 8009904:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8009906:	687b      	ldr	r3, [r7, #4]
 8009908:	681b      	ldr	r3, [r3, #0]
 800990a:	681a      	ldr	r2, [r3, #0]
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	681b      	ldr	r3, [r3, #0]
 8009910:	f022 0201 	bic.w	r2, r2, #1
 8009914:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8009916:	6878      	ldr	r0, [r7, #4]
 8009918:	f000 f8c0 	bl	8009a9c <UART_SetConfig>
 800991c:	4603      	mov	r3, r0
 800991e:	2b01      	cmp	r3, #1
 8009920:	d101      	bne.n	8009926 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8009922:	2301      	movs	r3, #1
 8009924:	e022      	b.n	800996c <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8009926:	687b      	ldr	r3, [r7, #4]
 8009928:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800992a:	2b00      	cmp	r3, #0
 800992c:	d002      	beq.n	8009934 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800992e:	6878      	ldr	r0, [r7, #4]
 8009930:	f000 fb18 	bl	8009f64 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	681b      	ldr	r3, [r3, #0]
 8009938:	685a      	ldr	r2, [r3, #4]
 800993a:	687b      	ldr	r3, [r7, #4]
 800993c:	681b      	ldr	r3, [r3, #0]
 800993e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8009942:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	681b      	ldr	r3, [r3, #0]
 8009948:	689a      	ldr	r2, [r3, #8]
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	681b      	ldr	r3, [r3, #0]
 800994e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8009952:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	681b      	ldr	r3, [r3, #0]
 8009958:	681a      	ldr	r2, [r3, #0]
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	681b      	ldr	r3, [r3, #0]
 800995e:	f042 0201 	orr.w	r2, r2, #1
 8009962:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8009964:	6878      	ldr	r0, [r7, #4]
 8009966:	f000 fb9f 	bl	800a0a8 <UART_CheckIdleState>
 800996a:	4603      	mov	r3, r0
}
 800996c:	4618      	mov	r0, r3
 800996e:	3708      	adds	r7, #8
 8009970:	46bd      	mov	sp, r7
 8009972:	bd80      	pop	{r7, pc}

08009974 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009974:	b580      	push	{r7, lr}
 8009976:	b08a      	sub	sp, #40	; 0x28
 8009978:	af02      	add	r7, sp, #8
 800997a:	60f8      	str	r0, [r7, #12]
 800997c:	60b9      	str	r1, [r7, #8]
 800997e:	603b      	str	r3, [r7, #0]
 8009980:	4613      	mov	r3, r2
 8009982:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009984:	68fb      	ldr	r3, [r7, #12]
 8009986:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8009988:	2b20      	cmp	r3, #32
 800998a:	f040 8081 	bne.w	8009a90 <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 800998e:	68bb      	ldr	r3, [r7, #8]
 8009990:	2b00      	cmp	r3, #0
 8009992:	d002      	beq.n	800999a <HAL_UART_Transmit+0x26>
 8009994:	88fb      	ldrh	r3, [r7, #6]
 8009996:	2b00      	cmp	r3, #0
 8009998:	d101      	bne.n	800999e <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800999a:	2301      	movs	r3, #1
 800999c:	e079      	b.n	8009a92 <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 800999e:	68fb      	ldr	r3, [r7, #12]
 80099a0:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 80099a4:	2b01      	cmp	r3, #1
 80099a6:	d101      	bne.n	80099ac <HAL_UART_Transmit+0x38>
 80099a8:	2302      	movs	r3, #2
 80099aa:	e072      	b.n	8009a92 <HAL_UART_Transmit+0x11e>
 80099ac:	68fb      	ldr	r3, [r7, #12]
 80099ae:	2201      	movs	r2, #1
 80099b0:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80099b4:	68fb      	ldr	r3, [r7, #12]
 80099b6:	2200      	movs	r2, #0
 80099b8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80099bc:	68fb      	ldr	r3, [r7, #12]
 80099be:	2221      	movs	r2, #33	; 0x21
 80099c0:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80099c2:	f7fb fdfd 	bl	80055c0 <HAL_GetTick>
 80099c6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80099c8:	68fb      	ldr	r3, [r7, #12]
 80099ca:	88fa      	ldrh	r2, [r7, #6]
 80099cc:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80099d0:	68fb      	ldr	r3, [r7, #12]
 80099d2:	88fa      	ldrh	r2, [r7, #6]
 80099d4:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80099d8:	68fb      	ldr	r3, [r7, #12]
 80099da:	689b      	ldr	r3, [r3, #8]
 80099dc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80099e0:	d108      	bne.n	80099f4 <HAL_UART_Transmit+0x80>
 80099e2:	68fb      	ldr	r3, [r7, #12]
 80099e4:	691b      	ldr	r3, [r3, #16]
 80099e6:	2b00      	cmp	r3, #0
 80099e8:	d104      	bne.n	80099f4 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 80099ea:	2300      	movs	r3, #0
 80099ec:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80099ee:	68bb      	ldr	r3, [r7, #8]
 80099f0:	61bb      	str	r3, [r7, #24]
 80099f2:	e003      	b.n	80099fc <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 80099f4:	68bb      	ldr	r3, [r7, #8]
 80099f6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80099f8:	2300      	movs	r3, #0
 80099fa:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80099fc:	68fb      	ldr	r3, [r7, #12]
 80099fe:	2200      	movs	r2, #0
 8009a00:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8009a04:	e02c      	b.n	8009a60 <HAL_UART_Transmit+0xec>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8009a06:	683b      	ldr	r3, [r7, #0]
 8009a08:	9300      	str	r3, [sp, #0]
 8009a0a:	697b      	ldr	r3, [r7, #20]
 8009a0c:	2200      	movs	r2, #0
 8009a0e:	2180      	movs	r1, #128	; 0x80
 8009a10:	68f8      	ldr	r0, [r7, #12]
 8009a12:	f000 fb7c 	bl	800a10e <UART_WaitOnFlagUntilTimeout>
 8009a16:	4603      	mov	r3, r0
 8009a18:	2b00      	cmp	r3, #0
 8009a1a:	d001      	beq.n	8009a20 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8009a1c:	2303      	movs	r3, #3
 8009a1e:	e038      	b.n	8009a92 <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 8009a20:	69fb      	ldr	r3, [r7, #28]
 8009a22:	2b00      	cmp	r3, #0
 8009a24:	d10b      	bne.n	8009a3e <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8009a26:	69bb      	ldr	r3, [r7, #24]
 8009a28:	881b      	ldrh	r3, [r3, #0]
 8009a2a:	461a      	mov	r2, r3
 8009a2c:	68fb      	ldr	r3, [r7, #12]
 8009a2e:	681b      	ldr	r3, [r3, #0]
 8009a30:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009a34:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8009a36:	69bb      	ldr	r3, [r7, #24]
 8009a38:	3302      	adds	r3, #2
 8009a3a:	61bb      	str	r3, [r7, #24]
 8009a3c:	e007      	b.n	8009a4e <HAL_UART_Transmit+0xda>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8009a3e:	69fb      	ldr	r3, [r7, #28]
 8009a40:	781a      	ldrb	r2, [r3, #0]
 8009a42:	68fb      	ldr	r3, [r7, #12]
 8009a44:	681b      	ldr	r3, [r3, #0]
 8009a46:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8009a48:	69fb      	ldr	r3, [r7, #28]
 8009a4a:	3301      	adds	r3, #1
 8009a4c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8009a4e:	68fb      	ldr	r3, [r7, #12]
 8009a50:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8009a54:	b29b      	uxth	r3, r3
 8009a56:	3b01      	subs	r3, #1
 8009a58:	b29a      	uxth	r2, r3
 8009a5a:	68fb      	ldr	r3, [r7, #12]
 8009a5c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8009a60:	68fb      	ldr	r3, [r7, #12]
 8009a62:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8009a66:	b29b      	uxth	r3, r3
 8009a68:	2b00      	cmp	r3, #0
 8009a6a:	d1cc      	bne.n	8009a06 <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8009a6c:	683b      	ldr	r3, [r7, #0]
 8009a6e:	9300      	str	r3, [sp, #0]
 8009a70:	697b      	ldr	r3, [r7, #20]
 8009a72:	2200      	movs	r2, #0
 8009a74:	2140      	movs	r1, #64	; 0x40
 8009a76:	68f8      	ldr	r0, [r7, #12]
 8009a78:	f000 fb49 	bl	800a10e <UART_WaitOnFlagUntilTimeout>
 8009a7c:	4603      	mov	r3, r0
 8009a7e:	2b00      	cmp	r3, #0
 8009a80:	d001      	beq.n	8009a86 <HAL_UART_Transmit+0x112>
    {
      return HAL_TIMEOUT;
 8009a82:	2303      	movs	r3, #3
 8009a84:	e005      	b.n	8009a92 <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8009a86:	68fb      	ldr	r3, [r7, #12]
 8009a88:	2220      	movs	r2, #32
 8009a8a:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8009a8c:	2300      	movs	r3, #0
 8009a8e:	e000      	b.n	8009a92 <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 8009a90:	2302      	movs	r3, #2
  }
}
 8009a92:	4618      	mov	r0, r3
 8009a94:	3720      	adds	r7, #32
 8009a96:	46bd      	mov	sp, r7
 8009a98:	bd80      	pop	{r7, pc}
	...

08009a9c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009a9c:	b580      	push	{r7, lr}
 8009a9e:	b088      	sub	sp, #32
 8009aa0:	af00      	add	r7, sp, #0
 8009aa2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8009aa4:	2300      	movs	r3, #0
 8009aa6:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	689a      	ldr	r2, [r3, #8]
 8009aac:	687b      	ldr	r3, [r7, #4]
 8009aae:	691b      	ldr	r3, [r3, #16]
 8009ab0:	431a      	orrs	r2, r3
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	695b      	ldr	r3, [r3, #20]
 8009ab6:	431a      	orrs	r2, r3
 8009ab8:	687b      	ldr	r3, [r7, #4]
 8009aba:	69db      	ldr	r3, [r3, #28]
 8009abc:	4313      	orrs	r3, r2
 8009abe:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	681b      	ldr	r3, [r3, #0]
 8009ac4:	681a      	ldr	r2, [r3, #0]
 8009ac6:	4ba6      	ldr	r3, [pc, #664]	; (8009d60 <UART_SetConfig+0x2c4>)
 8009ac8:	4013      	ands	r3, r2
 8009aca:	687a      	ldr	r2, [r7, #4]
 8009acc:	6812      	ldr	r2, [r2, #0]
 8009ace:	6979      	ldr	r1, [r7, #20]
 8009ad0:	430b      	orrs	r3, r1
 8009ad2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	681b      	ldr	r3, [r3, #0]
 8009ad8:	685b      	ldr	r3, [r3, #4]
 8009ada:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	68da      	ldr	r2, [r3, #12]
 8009ae2:	687b      	ldr	r3, [r7, #4]
 8009ae4:	681b      	ldr	r3, [r3, #0]
 8009ae6:	430a      	orrs	r2, r1
 8009ae8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8009aea:	687b      	ldr	r3, [r7, #4]
 8009aec:	699b      	ldr	r3, [r3, #24]
 8009aee:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8009af0:	687b      	ldr	r3, [r7, #4]
 8009af2:	6a1b      	ldr	r3, [r3, #32]
 8009af4:	697a      	ldr	r2, [r7, #20]
 8009af6:	4313      	orrs	r3, r2
 8009af8:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	681b      	ldr	r3, [r3, #0]
 8009afe:	689b      	ldr	r3, [r3, #8]
 8009b00:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8009b04:	687b      	ldr	r3, [r7, #4]
 8009b06:	681b      	ldr	r3, [r3, #0]
 8009b08:	697a      	ldr	r2, [r7, #20]
 8009b0a:	430a      	orrs	r2, r1
 8009b0c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009b0e:	687b      	ldr	r3, [r7, #4]
 8009b10:	681b      	ldr	r3, [r3, #0]
 8009b12:	4a94      	ldr	r2, [pc, #592]	; (8009d64 <UART_SetConfig+0x2c8>)
 8009b14:	4293      	cmp	r3, r2
 8009b16:	d120      	bne.n	8009b5a <UART_SetConfig+0xbe>
 8009b18:	4b93      	ldr	r3, [pc, #588]	; (8009d68 <UART_SetConfig+0x2cc>)
 8009b1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009b1e:	f003 0303 	and.w	r3, r3, #3
 8009b22:	2b03      	cmp	r3, #3
 8009b24:	d816      	bhi.n	8009b54 <UART_SetConfig+0xb8>
 8009b26:	a201      	add	r2, pc, #4	; (adr r2, 8009b2c <UART_SetConfig+0x90>)
 8009b28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009b2c:	08009b3d 	.word	0x08009b3d
 8009b30:	08009b49 	.word	0x08009b49
 8009b34:	08009b43 	.word	0x08009b43
 8009b38:	08009b4f 	.word	0x08009b4f
 8009b3c:	2301      	movs	r3, #1
 8009b3e:	77fb      	strb	r3, [r7, #31]
 8009b40:	e150      	b.n	8009de4 <UART_SetConfig+0x348>
 8009b42:	2302      	movs	r3, #2
 8009b44:	77fb      	strb	r3, [r7, #31]
 8009b46:	e14d      	b.n	8009de4 <UART_SetConfig+0x348>
 8009b48:	2304      	movs	r3, #4
 8009b4a:	77fb      	strb	r3, [r7, #31]
 8009b4c:	e14a      	b.n	8009de4 <UART_SetConfig+0x348>
 8009b4e:	2308      	movs	r3, #8
 8009b50:	77fb      	strb	r3, [r7, #31]
 8009b52:	e147      	b.n	8009de4 <UART_SetConfig+0x348>
 8009b54:	2310      	movs	r3, #16
 8009b56:	77fb      	strb	r3, [r7, #31]
 8009b58:	e144      	b.n	8009de4 <UART_SetConfig+0x348>
 8009b5a:	687b      	ldr	r3, [r7, #4]
 8009b5c:	681b      	ldr	r3, [r3, #0]
 8009b5e:	4a83      	ldr	r2, [pc, #524]	; (8009d6c <UART_SetConfig+0x2d0>)
 8009b60:	4293      	cmp	r3, r2
 8009b62:	d132      	bne.n	8009bca <UART_SetConfig+0x12e>
 8009b64:	4b80      	ldr	r3, [pc, #512]	; (8009d68 <UART_SetConfig+0x2cc>)
 8009b66:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009b6a:	f003 030c 	and.w	r3, r3, #12
 8009b6e:	2b0c      	cmp	r3, #12
 8009b70:	d828      	bhi.n	8009bc4 <UART_SetConfig+0x128>
 8009b72:	a201      	add	r2, pc, #4	; (adr r2, 8009b78 <UART_SetConfig+0xdc>)
 8009b74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009b78:	08009bad 	.word	0x08009bad
 8009b7c:	08009bc5 	.word	0x08009bc5
 8009b80:	08009bc5 	.word	0x08009bc5
 8009b84:	08009bc5 	.word	0x08009bc5
 8009b88:	08009bb9 	.word	0x08009bb9
 8009b8c:	08009bc5 	.word	0x08009bc5
 8009b90:	08009bc5 	.word	0x08009bc5
 8009b94:	08009bc5 	.word	0x08009bc5
 8009b98:	08009bb3 	.word	0x08009bb3
 8009b9c:	08009bc5 	.word	0x08009bc5
 8009ba0:	08009bc5 	.word	0x08009bc5
 8009ba4:	08009bc5 	.word	0x08009bc5
 8009ba8:	08009bbf 	.word	0x08009bbf
 8009bac:	2300      	movs	r3, #0
 8009bae:	77fb      	strb	r3, [r7, #31]
 8009bb0:	e118      	b.n	8009de4 <UART_SetConfig+0x348>
 8009bb2:	2302      	movs	r3, #2
 8009bb4:	77fb      	strb	r3, [r7, #31]
 8009bb6:	e115      	b.n	8009de4 <UART_SetConfig+0x348>
 8009bb8:	2304      	movs	r3, #4
 8009bba:	77fb      	strb	r3, [r7, #31]
 8009bbc:	e112      	b.n	8009de4 <UART_SetConfig+0x348>
 8009bbe:	2308      	movs	r3, #8
 8009bc0:	77fb      	strb	r3, [r7, #31]
 8009bc2:	e10f      	b.n	8009de4 <UART_SetConfig+0x348>
 8009bc4:	2310      	movs	r3, #16
 8009bc6:	77fb      	strb	r3, [r7, #31]
 8009bc8:	e10c      	b.n	8009de4 <UART_SetConfig+0x348>
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	681b      	ldr	r3, [r3, #0]
 8009bce:	4a68      	ldr	r2, [pc, #416]	; (8009d70 <UART_SetConfig+0x2d4>)
 8009bd0:	4293      	cmp	r3, r2
 8009bd2:	d120      	bne.n	8009c16 <UART_SetConfig+0x17a>
 8009bd4:	4b64      	ldr	r3, [pc, #400]	; (8009d68 <UART_SetConfig+0x2cc>)
 8009bd6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009bda:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8009bde:	2b30      	cmp	r3, #48	; 0x30
 8009be0:	d013      	beq.n	8009c0a <UART_SetConfig+0x16e>
 8009be2:	2b30      	cmp	r3, #48	; 0x30
 8009be4:	d814      	bhi.n	8009c10 <UART_SetConfig+0x174>
 8009be6:	2b20      	cmp	r3, #32
 8009be8:	d009      	beq.n	8009bfe <UART_SetConfig+0x162>
 8009bea:	2b20      	cmp	r3, #32
 8009bec:	d810      	bhi.n	8009c10 <UART_SetConfig+0x174>
 8009bee:	2b00      	cmp	r3, #0
 8009bf0:	d002      	beq.n	8009bf8 <UART_SetConfig+0x15c>
 8009bf2:	2b10      	cmp	r3, #16
 8009bf4:	d006      	beq.n	8009c04 <UART_SetConfig+0x168>
 8009bf6:	e00b      	b.n	8009c10 <UART_SetConfig+0x174>
 8009bf8:	2300      	movs	r3, #0
 8009bfa:	77fb      	strb	r3, [r7, #31]
 8009bfc:	e0f2      	b.n	8009de4 <UART_SetConfig+0x348>
 8009bfe:	2302      	movs	r3, #2
 8009c00:	77fb      	strb	r3, [r7, #31]
 8009c02:	e0ef      	b.n	8009de4 <UART_SetConfig+0x348>
 8009c04:	2304      	movs	r3, #4
 8009c06:	77fb      	strb	r3, [r7, #31]
 8009c08:	e0ec      	b.n	8009de4 <UART_SetConfig+0x348>
 8009c0a:	2308      	movs	r3, #8
 8009c0c:	77fb      	strb	r3, [r7, #31]
 8009c0e:	e0e9      	b.n	8009de4 <UART_SetConfig+0x348>
 8009c10:	2310      	movs	r3, #16
 8009c12:	77fb      	strb	r3, [r7, #31]
 8009c14:	e0e6      	b.n	8009de4 <UART_SetConfig+0x348>
 8009c16:	687b      	ldr	r3, [r7, #4]
 8009c18:	681b      	ldr	r3, [r3, #0]
 8009c1a:	4a56      	ldr	r2, [pc, #344]	; (8009d74 <UART_SetConfig+0x2d8>)
 8009c1c:	4293      	cmp	r3, r2
 8009c1e:	d120      	bne.n	8009c62 <UART_SetConfig+0x1c6>
 8009c20:	4b51      	ldr	r3, [pc, #324]	; (8009d68 <UART_SetConfig+0x2cc>)
 8009c22:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009c26:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8009c2a:	2bc0      	cmp	r3, #192	; 0xc0
 8009c2c:	d013      	beq.n	8009c56 <UART_SetConfig+0x1ba>
 8009c2e:	2bc0      	cmp	r3, #192	; 0xc0
 8009c30:	d814      	bhi.n	8009c5c <UART_SetConfig+0x1c0>
 8009c32:	2b80      	cmp	r3, #128	; 0x80
 8009c34:	d009      	beq.n	8009c4a <UART_SetConfig+0x1ae>
 8009c36:	2b80      	cmp	r3, #128	; 0x80
 8009c38:	d810      	bhi.n	8009c5c <UART_SetConfig+0x1c0>
 8009c3a:	2b00      	cmp	r3, #0
 8009c3c:	d002      	beq.n	8009c44 <UART_SetConfig+0x1a8>
 8009c3e:	2b40      	cmp	r3, #64	; 0x40
 8009c40:	d006      	beq.n	8009c50 <UART_SetConfig+0x1b4>
 8009c42:	e00b      	b.n	8009c5c <UART_SetConfig+0x1c0>
 8009c44:	2300      	movs	r3, #0
 8009c46:	77fb      	strb	r3, [r7, #31]
 8009c48:	e0cc      	b.n	8009de4 <UART_SetConfig+0x348>
 8009c4a:	2302      	movs	r3, #2
 8009c4c:	77fb      	strb	r3, [r7, #31]
 8009c4e:	e0c9      	b.n	8009de4 <UART_SetConfig+0x348>
 8009c50:	2304      	movs	r3, #4
 8009c52:	77fb      	strb	r3, [r7, #31]
 8009c54:	e0c6      	b.n	8009de4 <UART_SetConfig+0x348>
 8009c56:	2308      	movs	r3, #8
 8009c58:	77fb      	strb	r3, [r7, #31]
 8009c5a:	e0c3      	b.n	8009de4 <UART_SetConfig+0x348>
 8009c5c:	2310      	movs	r3, #16
 8009c5e:	77fb      	strb	r3, [r7, #31]
 8009c60:	e0c0      	b.n	8009de4 <UART_SetConfig+0x348>
 8009c62:	687b      	ldr	r3, [r7, #4]
 8009c64:	681b      	ldr	r3, [r3, #0]
 8009c66:	4a44      	ldr	r2, [pc, #272]	; (8009d78 <UART_SetConfig+0x2dc>)
 8009c68:	4293      	cmp	r3, r2
 8009c6a:	d125      	bne.n	8009cb8 <UART_SetConfig+0x21c>
 8009c6c:	4b3e      	ldr	r3, [pc, #248]	; (8009d68 <UART_SetConfig+0x2cc>)
 8009c6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009c72:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009c76:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009c7a:	d017      	beq.n	8009cac <UART_SetConfig+0x210>
 8009c7c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009c80:	d817      	bhi.n	8009cb2 <UART_SetConfig+0x216>
 8009c82:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009c86:	d00b      	beq.n	8009ca0 <UART_SetConfig+0x204>
 8009c88:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009c8c:	d811      	bhi.n	8009cb2 <UART_SetConfig+0x216>
 8009c8e:	2b00      	cmp	r3, #0
 8009c90:	d003      	beq.n	8009c9a <UART_SetConfig+0x1fe>
 8009c92:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009c96:	d006      	beq.n	8009ca6 <UART_SetConfig+0x20a>
 8009c98:	e00b      	b.n	8009cb2 <UART_SetConfig+0x216>
 8009c9a:	2300      	movs	r3, #0
 8009c9c:	77fb      	strb	r3, [r7, #31]
 8009c9e:	e0a1      	b.n	8009de4 <UART_SetConfig+0x348>
 8009ca0:	2302      	movs	r3, #2
 8009ca2:	77fb      	strb	r3, [r7, #31]
 8009ca4:	e09e      	b.n	8009de4 <UART_SetConfig+0x348>
 8009ca6:	2304      	movs	r3, #4
 8009ca8:	77fb      	strb	r3, [r7, #31]
 8009caa:	e09b      	b.n	8009de4 <UART_SetConfig+0x348>
 8009cac:	2308      	movs	r3, #8
 8009cae:	77fb      	strb	r3, [r7, #31]
 8009cb0:	e098      	b.n	8009de4 <UART_SetConfig+0x348>
 8009cb2:	2310      	movs	r3, #16
 8009cb4:	77fb      	strb	r3, [r7, #31]
 8009cb6:	e095      	b.n	8009de4 <UART_SetConfig+0x348>
 8009cb8:	687b      	ldr	r3, [r7, #4]
 8009cba:	681b      	ldr	r3, [r3, #0]
 8009cbc:	4a2f      	ldr	r2, [pc, #188]	; (8009d7c <UART_SetConfig+0x2e0>)
 8009cbe:	4293      	cmp	r3, r2
 8009cc0:	d125      	bne.n	8009d0e <UART_SetConfig+0x272>
 8009cc2:	4b29      	ldr	r3, [pc, #164]	; (8009d68 <UART_SetConfig+0x2cc>)
 8009cc4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009cc8:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8009ccc:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8009cd0:	d017      	beq.n	8009d02 <UART_SetConfig+0x266>
 8009cd2:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8009cd6:	d817      	bhi.n	8009d08 <UART_SetConfig+0x26c>
 8009cd8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009cdc:	d00b      	beq.n	8009cf6 <UART_SetConfig+0x25a>
 8009cde:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009ce2:	d811      	bhi.n	8009d08 <UART_SetConfig+0x26c>
 8009ce4:	2b00      	cmp	r3, #0
 8009ce6:	d003      	beq.n	8009cf0 <UART_SetConfig+0x254>
 8009ce8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009cec:	d006      	beq.n	8009cfc <UART_SetConfig+0x260>
 8009cee:	e00b      	b.n	8009d08 <UART_SetConfig+0x26c>
 8009cf0:	2301      	movs	r3, #1
 8009cf2:	77fb      	strb	r3, [r7, #31]
 8009cf4:	e076      	b.n	8009de4 <UART_SetConfig+0x348>
 8009cf6:	2302      	movs	r3, #2
 8009cf8:	77fb      	strb	r3, [r7, #31]
 8009cfa:	e073      	b.n	8009de4 <UART_SetConfig+0x348>
 8009cfc:	2304      	movs	r3, #4
 8009cfe:	77fb      	strb	r3, [r7, #31]
 8009d00:	e070      	b.n	8009de4 <UART_SetConfig+0x348>
 8009d02:	2308      	movs	r3, #8
 8009d04:	77fb      	strb	r3, [r7, #31]
 8009d06:	e06d      	b.n	8009de4 <UART_SetConfig+0x348>
 8009d08:	2310      	movs	r3, #16
 8009d0a:	77fb      	strb	r3, [r7, #31]
 8009d0c:	e06a      	b.n	8009de4 <UART_SetConfig+0x348>
 8009d0e:	687b      	ldr	r3, [r7, #4]
 8009d10:	681b      	ldr	r3, [r3, #0]
 8009d12:	4a1b      	ldr	r2, [pc, #108]	; (8009d80 <UART_SetConfig+0x2e4>)
 8009d14:	4293      	cmp	r3, r2
 8009d16:	d138      	bne.n	8009d8a <UART_SetConfig+0x2ee>
 8009d18:	4b13      	ldr	r3, [pc, #76]	; (8009d68 <UART_SetConfig+0x2cc>)
 8009d1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009d1e:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8009d22:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8009d26:	d017      	beq.n	8009d58 <UART_SetConfig+0x2bc>
 8009d28:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8009d2c:	d82a      	bhi.n	8009d84 <UART_SetConfig+0x2e8>
 8009d2e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009d32:	d00b      	beq.n	8009d4c <UART_SetConfig+0x2b0>
 8009d34:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009d38:	d824      	bhi.n	8009d84 <UART_SetConfig+0x2e8>
 8009d3a:	2b00      	cmp	r3, #0
 8009d3c:	d003      	beq.n	8009d46 <UART_SetConfig+0x2aa>
 8009d3e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009d42:	d006      	beq.n	8009d52 <UART_SetConfig+0x2b6>
 8009d44:	e01e      	b.n	8009d84 <UART_SetConfig+0x2e8>
 8009d46:	2300      	movs	r3, #0
 8009d48:	77fb      	strb	r3, [r7, #31]
 8009d4a:	e04b      	b.n	8009de4 <UART_SetConfig+0x348>
 8009d4c:	2302      	movs	r3, #2
 8009d4e:	77fb      	strb	r3, [r7, #31]
 8009d50:	e048      	b.n	8009de4 <UART_SetConfig+0x348>
 8009d52:	2304      	movs	r3, #4
 8009d54:	77fb      	strb	r3, [r7, #31]
 8009d56:	e045      	b.n	8009de4 <UART_SetConfig+0x348>
 8009d58:	2308      	movs	r3, #8
 8009d5a:	77fb      	strb	r3, [r7, #31]
 8009d5c:	e042      	b.n	8009de4 <UART_SetConfig+0x348>
 8009d5e:	bf00      	nop
 8009d60:	efff69f3 	.word	0xefff69f3
 8009d64:	40011000 	.word	0x40011000
 8009d68:	40023800 	.word	0x40023800
 8009d6c:	40004400 	.word	0x40004400
 8009d70:	40004800 	.word	0x40004800
 8009d74:	40004c00 	.word	0x40004c00
 8009d78:	40005000 	.word	0x40005000
 8009d7c:	40011400 	.word	0x40011400
 8009d80:	40007800 	.word	0x40007800
 8009d84:	2310      	movs	r3, #16
 8009d86:	77fb      	strb	r3, [r7, #31]
 8009d88:	e02c      	b.n	8009de4 <UART_SetConfig+0x348>
 8009d8a:	687b      	ldr	r3, [r7, #4]
 8009d8c:	681b      	ldr	r3, [r3, #0]
 8009d8e:	4a72      	ldr	r2, [pc, #456]	; (8009f58 <UART_SetConfig+0x4bc>)
 8009d90:	4293      	cmp	r3, r2
 8009d92:	d125      	bne.n	8009de0 <UART_SetConfig+0x344>
 8009d94:	4b71      	ldr	r3, [pc, #452]	; (8009f5c <UART_SetConfig+0x4c0>)
 8009d96:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009d9a:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8009d9e:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8009da2:	d017      	beq.n	8009dd4 <UART_SetConfig+0x338>
 8009da4:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8009da8:	d817      	bhi.n	8009dda <UART_SetConfig+0x33e>
 8009daa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009dae:	d00b      	beq.n	8009dc8 <UART_SetConfig+0x32c>
 8009db0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009db4:	d811      	bhi.n	8009dda <UART_SetConfig+0x33e>
 8009db6:	2b00      	cmp	r3, #0
 8009db8:	d003      	beq.n	8009dc2 <UART_SetConfig+0x326>
 8009dba:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8009dbe:	d006      	beq.n	8009dce <UART_SetConfig+0x332>
 8009dc0:	e00b      	b.n	8009dda <UART_SetConfig+0x33e>
 8009dc2:	2300      	movs	r3, #0
 8009dc4:	77fb      	strb	r3, [r7, #31]
 8009dc6:	e00d      	b.n	8009de4 <UART_SetConfig+0x348>
 8009dc8:	2302      	movs	r3, #2
 8009dca:	77fb      	strb	r3, [r7, #31]
 8009dcc:	e00a      	b.n	8009de4 <UART_SetConfig+0x348>
 8009dce:	2304      	movs	r3, #4
 8009dd0:	77fb      	strb	r3, [r7, #31]
 8009dd2:	e007      	b.n	8009de4 <UART_SetConfig+0x348>
 8009dd4:	2308      	movs	r3, #8
 8009dd6:	77fb      	strb	r3, [r7, #31]
 8009dd8:	e004      	b.n	8009de4 <UART_SetConfig+0x348>
 8009dda:	2310      	movs	r3, #16
 8009ddc:	77fb      	strb	r3, [r7, #31]
 8009dde:	e001      	b.n	8009de4 <UART_SetConfig+0x348>
 8009de0:	2310      	movs	r3, #16
 8009de2:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009de4:	687b      	ldr	r3, [r7, #4]
 8009de6:	69db      	ldr	r3, [r3, #28]
 8009de8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009dec:	d15b      	bne.n	8009ea6 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8009dee:	7ffb      	ldrb	r3, [r7, #31]
 8009df0:	2b08      	cmp	r3, #8
 8009df2:	d828      	bhi.n	8009e46 <UART_SetConfig+0x3aa>
 8009df4:	a201      	add	r2, pc, #4	; (adr r2, 8009dfc <UART_SetConfig+0x360>)
 8009df6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009dfa:	bf00      	nop
 8009dfc:	08009e21 	.word	0x08009e21
 8009e00:	08009e29 	.word	0x08009e29
 8009e04:	08009e31 	.word	0x08009e31
 8009e08:	08009e47 	.word	0x08009e47
 8009e0c:	08009e37 	.word	0x08009e37
 8009e10:	08009e47 	.word	0x08009e47
 8009e14:	08009e47 	.word	0x08009e47
 8009e18:	08009e47 	.word	0x08009e47
 8009e1c:	08009e3f 	.word	0x08009e3f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009e20:	f7fd ff0a 	bl	8007c38 <HAL_RCC_GetPCLK1Freq>
 8009e24:	61b8      	str	r0, [r7, #24]
        break;
 8009e26:	e013      	b.n	8009e50 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009e28:	f7fd ff1a 	bl	8007c60 <HAL_RCC_GetPCLK2Freq>
 8009e2c:	61b8      	str	r0, [r7, #24]
        break;
 8009e2e:	e00f      	b.n	8009e50 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009e30:	4b4b      	ldr	r3, [pc, #300]	; (8009f60 <UART_SetConfig+0x4c4>)
 8009e32:	61bb      	str	r3, [r7, #24]
        break;
 8009e34:	e00c      	b.n	8009e50 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009e36:	f7fd fded 	bl	8007a14 <HAL_RCC_GetSysClockFreq>
 8009e3a:	61b8      	str	r0, [r7, #24]
        break;
 8009e3c:	e008      	b.n	8009e50 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009e3e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009e42:	61bb      	str	r3, [r7, #24]
        break;
 8009e44:	e004      	b.n	8009e50 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8009e46:	2300      	movs	r3, #0
 8009e48:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8009e4a:	2301      	movs	r3, #1
 8009e4c:	77bb      	strb	r3, [r7, #30]
        break;
 8009e4e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8009e50:	69bb      	ldr	r3, [r7, #24]
 8009e52:	2b00      	cmp	r3, #0
 8009e54:	d074      	beq.n	8009f40 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8009e56:	69bb      	ldr	r3, [r7, #24]
 8009e58:	005a      	lsls	r2, r3, #1
 8009e5a:	687b      	ldr	r3, [r7, #4]
 8009e5c:	685b      	ldr	r3, [r3, #4]
 8009e5e:	085b      	lsrs	r3, r3, #1
 8009e60:	441a      	add	r2, r3
 8009e62:	687b      	ldr	r3, [r7, #4]
 8009e64:	685b      	ldr	r3, [r3, #4]
 8009e66:	fbb2 f3f3 	udiv	r3, r2, r3
 8009e6a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009e6c:	693b      	ldr	r3, [r7, #16]
 8009e6e:	2b0f      	cmp	r3, #15
 8009e70:	d916      	bls.n	8009ea0 <UART_SetConfig+0x404>
 8009e72:	693b      	ldr	r3, [r7, #16]
 8009e74:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009e78:	d212      	bcs.n	8009ea0 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009e7a:	693b      	ldr	r3, [r7, #16]
 8009e7c:	b29b      	uxth	r3, r3
 8009e7e:	f023 030f 	bic.w	r3, r3, #15
 8009e82:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009e84:	693b      	ldr	r3, [r7, #16]
 8009e86:	085b      	lsrs	r3, r3, #1
 8009e88:	b29b      	uxth	r3, r3
 8009e8a:	f003 0307 	and.w	r3, r3, #7
 8009e8e:	b29a      	uxth	r2, r3
 8009e90:	89fb      	ldrh	r3, [r7, #14]
 8009e92:	4313      	orrs	r3, r2
 8009e94:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8009e96:	687b      	ldr	r3, [r7, #4]
 8009e98:	681b      	ldr	r3, [r3, #0]
 8009e9a:	89fa      	ldrh	r2, [r7, #14]
 8009e9c:	60da      	str	r2, [r3, #12]
 8009e9e:	e04f      	b.n	8009f40 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8009ea0:	2301      	movs	r3, #1
 8009ea2:	77bb      	strb	r3, [r7, #30]
 8009ea4:	e04c      	b.n	8009f40 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8009ea6:	7ffb      	ldrb	r3, [r7, #31]
 8009ea8:	2b08      	cmp	r3, #8
 8009eaa:	d828      	bhi.n	8009efe <UART_SetConfig+0x462>
 8009eac:	a201      	add	r2, pc, #4	; (adr r2, 8009eb4 <UART_SetConfig+0x418>)
 8009eae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009eb2:	bf00      	nop
 8009eb4:	08009ed9 	.word	0x08009ed9
 8009eb8:	08009ee1 	.word	0x08009ee1
 8009ebc:	08009ee9 	.word	0x08009ee9
 8009ec0:	08009eff 	.word	0x08009eff
 8009ec4:	08009eef 	.word	0x08009eef
 8009ec8:	08009eff 	.word	0x08009eff
 8009ecc:	08009eff 	.word	0x08009eff
 8009ed0:	08009eff 	.word	0x08009eff
 8009ed4:	08009ef7 	.word	0x08009ef7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009ed8:	f7fd feae 	bl	8007c38 <HAL_RCC_GetPCLK1Freq>
 8009edc:	61b8      	str	r0, [r7, #24]
        break;
 8009ede:	e013      	b.n	8009f08 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009ee0:	f7fd febe 	bl	8007c60 <HAL_RCC_GetPCLK2Freq>
 8009ee4:	61b8      	str	r0, [r7, #24]
        break;
 8009ee6:	e00f      	b.n	8009f08 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009ee8:	4b1d      	ldr	r3, [pc, #116]	; (8009f60 <UART_SetConfig+0x4c4>)
 8009eea:	61bb      	str	r3, [r7, #24]
        break;
 8009eec:	e00c      	b.n	8009f08 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009eee:	f7fd fd91 	bl	8007a14 <HAL_RCC_GetSysClockFreq>
 8009ef2:	61b8      	str	r0, [r7, #24]
        break;
 8009ef4:	e008      	b.n	8009f08 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009ef6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009efa:	61bb      	str	r3, [r7, #24]
        break;
 8009efc:	e004      	b.n	8009f08 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8009efe:	2300      	movs	r3, #0
 8009f00:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8009f02:	2301      	movs	r3, #1
 8009f04:	77bb      	strb	r3, [r7, #30]
        break;
 8009f06:	bf00      	nop
    }

    if (pclk != 0U)
 8009f08:	69bb      	ldr	r3, [r7, #24]
 8009f0a:	2b00      	cmp	r3, #0
 8009f0c:	d018      	beq.n	8009f40 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8009f0e:	687b      	ldr	r3, [r7, #4]
 8009f10:	685b      	ldr	r3, [r3, #4]
 8009f12:	085a      	lsrs	r2, r3, #1
 8009f14:	69bb      	ldr	r3, [r7, #24]
 8009f16:	441a      	add	r2, r3
 8009f18:	687b      	ldr	r3, [r7, #4]
 8009f1a:	685b      	ldr	r3, [r3, #4]
 8009f1c:	fbb2 f3f3 	udiv	r3, r2, r3
 8009f20:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009f22:	693b      	ldr	r3, [r7, #16]
 8009f24:	2b0f      	cmp	r3, #15
 8009f26:	d909      	bls.n	8009f3c <UART_SetConfig+0x4a0>
 8009f28:	693b      	ldr	r3, [r7, #16]
 8009f2a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009f2e:	d205      	bcs.n	8009f3c <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8009f30:	693b      	ldr	r3, [r7, #16]
 8009f32:	b29a      	uxth	r2, r3
 8009f34:	687b      	ldr	r3, [r7, #4]
 8009f36:	681b      	ldr	r3, [r3, #0]
 8009f38:	60da      	str	r2, [r3, #12]
 8009f3a:	e001      	b.n	8009f40 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8009f3c:	2301      	movs	r3, #1
 8009f3e:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009f40:	687b      	ldr	r3, [r7, #4]
 8009f42:	2200      	movs	r2, #0
 8009f44:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8009f46:	687b      	ldr	r3, [r7, #4]
 8009f48:	2200      	movs	r2, #0
 8009f4a:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8009f4c:	7fbb      	ldrb	r3, [r7, #30]
}
 8009f4e:	4618      	mov	r0, r3
 8009f50:	3720      	adds	r7, #32
 8009f52:	46bd      	mov	sp, r7
 8009f54:	bd80      	pop	{r7, pc}
 8009f56:	bf00      	nop
 8009f58:	40007c00 	.word	0x40007c00
 8009f5c:	40023800 	.word	0x40023800
 8009f60:	00f42400 	.word	0x00f42400

08009f64 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009f64:	b480      	push	{r7}
 8009f66:	b083      	sub	sp, #12
 8009f68:	af00      	add	r7, sp, #0
 8009f6a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009f70:	f003 0301 	and.w	r3, r3, #1
 8009f74:	2b00      	cmp	r3, #0
 8009f76:	d00a      	beq.n	8009f8e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009f78:	687b      	ldr	r3, [r7, #4]
 8009f7a:	681b      	ldr	r3, [r3, #0]
 8009f7c:	685b      	ldr	r3, [r3, #4]
 8009f7e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8009f82:	687b      	ldr	r3, [r7, #4]
 8009f84:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	681b      	ldr	r3, [r3, #0]
 8009f8a:	430a      	orrs	r2, r1
 8009f8c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009f8e:	687b      	ldr	r3, [r7, #4]
 8009f90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009f92:	f003 0302 	and.w	r3, r3, #2
 8009f96:	2b00      	cmp	r3, #0
 8009f98:	d00a      	beq.n	8009fb0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009f9a:	687b      	ldr	r3, [r7, #4]
 8009f9c:	681b      	ldr	r3, [r3, #0]
 8009f9e:	685b      	ldr	r3, [r3, #4]
 8009fa0:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8009fa4:	687b      	ldr	r3, [r7, #4]
 8009fa6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009fa8:	687b      	ldr	r3, [r7, #4]
 8009faa:	681b      	ldr	r3, [r3, #0]
 8009fac:	430a      	orrs	r2, r1
 8009fae:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009fb0:	687b      	ldr	r3, [r7, #4]
 8009fb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009fb4:	f003 0304 	and.w	r3, r3, #4
 8009fb8:	2b00      	cmp	r3, #0
 8009fba:	d00a      	beq.n	8009fd2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009fbc:	687b      	ldr	r3, [r7, #4]
 8009fbe:	681b      	ldr	r3, [r3, #0]
 8009fc0:	685b      	ldr	r3, [r3, #4]
 8009fc2:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8009fc6:	687b      	ldr	r3, [r7, #4]
 8009fc8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009fca:	687b      	ldr	r3, [r7, #4]
 8009fcc:	681b      	ldr	r3, [r3, #0]
 8009fce:	430a      	orrs	r2, r1
 8009fd0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009fd2:	687b      	ldr	r3, [r7, #4]
 8009fd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009fd6:	f003 0308 	and.w	r3, r3, #8
 8009fda:	2b00      	cmp	r3, #0
 8009fdc:	d00a      	beq.n	8009ff4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009fde:	687b      	ldr	r3, [r7, #4]
 8009fe0:	681b      	ldr	r3, [r3, #0]
 8009fe2:	685b      	ldr	r3, [r3, #4]
 8009fe4:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8009fe8:	687b      	ldr	r3, [r7, #4]
 8009fea:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	681b      	ldr	r3, [r3, #0]
 8009ff0:	430a      	orrs	r2, r1
 8009ff2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009ff4:	687b      	ldr	r3, [r7, #4]
 8009ff6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009ff8:	f003 0310 	and.w	r3, r3, #16
 8009ffc:	2b00      	cmp	r3, #0
 8009ffe:	d00a      	beq.n	800a016 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800a000:	687b      	ldr	r3, [r7, #4]
 800a002:	681b      	ldr	r3, [r3, #0]
 800a004:	689b      	ldr	r3, [r3, #8]
 800a006:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800a00a:	687b      	ldr	r3, [r7, #4]
 800a00c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	681b      	ldr	r3, [r3, #0]
 800a012:	430a      	orrs	r2, r1
 800a014:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800a016:	687b      	ldr	r3, [r7, #4]
 800a018:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a01a:	f003 0320 	and.w	r3, r3, #32
 800a01e:	2b00      	cmp	r3, #0
 800a020:	d00a      	beq.n	800a038 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800a022:	687b      	ldr	r3, [r7, #4]
 800a024:	681b      	ldr	r3, [r3, #0]
 800a026:	689b      	ldr	r3, [r3, #8]
 800a028:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800a02c:	687b      	ldr	r3, [r7, #4]
 800a02e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	681b      	ldr	r3, [r3, #0]
 800a034:	430a      	orrs	r2, r1
 800a036:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800a038:	687b      	ldr	r3, [r7, #4]
 800a03a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a03c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a040:	2b00      	cmp	r3, #0
 800a042:	d01a      	beq.n	800a07a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800a044:	687b      	ldr	r3, [r7, #4]
 800a046:	681b      	ldr	r3, [r3, #0]
 800a048:	685b      	ldr	r3, [r3, #4]
 800a04a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800a04e:	687b      	ldr	r3, [r7, #4]
 800a050:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800a052:	687b      	ldr	r3, [r7, #4]
 800a054:	681b      	ldr	r3, [r3, #0]
 800a056:	430a      	orrs	r2, r1
 800a058:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800a05a:	687b      	ldr	r3, [r7, #4]
 800a05c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a05e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a062:	d10a      	bne.n	800a07a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800a064:	687b      	ldr	r3, [r7, #4]
 800a066:	681b      	ldr	r3, [r3, #0]
 800a068:	685b      	ldr	r3, [r3, #4]
 800a06a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a072:	687b      	ldr	r3, [r7, #4]
 800a074:	681b      	ldr	r3, [r3, #0]
 800a076:	430a      	orrs	r2, r1
 800a078:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800a07a:	687b      	ldr	r3, [r7, #4]
 800a07c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a07e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a082:	2b00      	cmp	r3, #0
 800a084:	d00a      	beq.n	800a09c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800a086:	687b      	ldr	r3, [r7, #4]
 800a088:	681b      	ldr	r3, [r3, #0]
 800a08a:	685b      	ldr	r3, [r3, #4]
 800a08c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800a094:	687b      	ldr	r3, [r7, #4]
 800a096:	681b      	ldr	r3, [r3, #0]
 800a098:	430a      	orrs	r2, r1
 800a09a:	605a      	str	r2, [r3, #4]
  }
}
 800a09c:	bf00      	nop
 800a09e:	370c      	adds	r7, #12
 800a0a0:	46bd      	mov	sp, r7
 800a0a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0a6:	4770      	bx	lr

0800a0a8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800a0a8:	b580      	push	{r7, lr}
 800a0aa:	b086      	sub	sp, #24
 800a0ac:	af02      	add	r7, sp, #8
 800a0ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a0b0:	687b      	ldr	r3, [r7, #4]
 800a0b2:	2200      	movs	r2, #0
 800a0b4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800a0b8:	f7fb fa82 	bl	80055c0 <HAL_GetTick>
 800a0bc:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800a0be:	687b      	ldr	r3, [r7, #4]
 800a0c0:	681b      	ldr	r3, [r3, #0]
 800a0c2:	681b      	ldr	r3, [r3, #0]
 800a0c4:	f003 0308 	and.w	r3, r3, #8
 800a0c8:	2b08      	cmp	r3, #8
 800a0ca:	d10e      	bne.n	800a0ea <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a0cc:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800a0d0:	9300      	str	r3, [sp, #0]
 800a0d2:	68fb      	ldr	r3, [r7, #12]
 800a0d4:	2200      	movs	r2, #0
 800a0d6:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800a0da:	6878      	ldr	r0, [r7, #4]
 800a0dc:	f000 f817 	bl	800a10e <UART_WaitOnFlagUntilTimeout>
 800a0e0:	4603      	mov	r3, r0
 800a0e2:	2b00      	cmp	r3, #0
 800a0e4:	d001      	beq.n	800a0ea <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a0e6:	2303      	movs	r3, #3
 800a0e8:	e00d      	b.n	800a106 <UART_CheckIdleState+0x5e>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800a0ea:	687b      	ldr	r3, [r7, #4]
 800a0ec:	2220      	movs	r2, #32
 800a0ee:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 800a0f0:	687b      	ldr	r3, [r7, #4]
 800a0f2:	2220      	movs	r2, #32
 800a0f4:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a0f6:	687b      	ldr	r3, [r7, #4]
 800a0f8:	2200      	movs	r2, #0
 800a0fa:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 800a0fc:	687b      	ldr	r3, [r7, #4]
 800a0fe:	2200      	movs	r2, #0
 800a100:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 800a104:	2300      	movs	r3, #0
}
 800a106:	4618      	mov	r0, r3
 800a108:	3710      	adds	r7, #16
 800a10a:	46bd      	mov	sp, r7
 800a10c:	bd80      	pop	{r7, pc}

0800a10e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800a10e:	b580      	push	{r7, lr}
 800a110:	b09c      	sub	sp, #112	; 0x70
 800a112:	af00      	add	r7, sp, #0
 800a114:	60f8      	str	r0, [r7, #12]
 800a116:	60b9      	str	r1, [r7, #8]
 800a118:	603b      	str	r3, [r7, #0]
 800a11a:	4613      	mov	r3, r2
 800a11c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a11e:	e0a5      	b.n	800a26c <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a120:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a122:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a126:	f000 80a1 	beq.w	800a26c <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a12a:	f7fb fa49 	bl	80055c0 <HAL_GetTick>
 800a12e:	4602      	mov	r2, r0
 800a130:	683b      	ldr	r3, [r7, #0]
 800a132:	1ad3      	subs	r3, r2, r3
 800a134:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800a136:	429a      	cmp	r2, r3
 800a138:	d302      	bcc.n	800a140 <UART_WaitOnFlagUntilTimeout+0x32>
 800a13a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a13c:	2b00      	cmp	r3, #0
 800a13e:	d13e      	bne.n	800a1be <UART_WaitOnFlagUntilTimeout+0xb0>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800a140:	68fb      	ldr	r3, [r7, #12]
 800a142:	681b      	ldr	r3, [r3, #0]
 800a144:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a146:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a148:	e853 3f00 	ldrex	r3, [r3]
 800a14c:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800a14e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a150:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800a154:	667b      	str	r3, [r7, #100]	; 0x64
 800a156:	68fb      	ldr	r3, [r7, #12]
 800a158:	681b      	ldr	r3, [r3, #0]
 800a15a:	461a      	mov	r2, r3
 800a15c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a15e:	65fb      	str	r3, [r7, #92]	; 0x5c
 800a160:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a162:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800a164:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800a166:	e841 2300 	strex	r3, r2, [r1]
 800a16a:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800a16c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a16e:	2b00      	cmp	r3, #0
 800a170:	d1e6      	bne.n	800a140 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a172:	68fb      	ldr	r3, [r7, #12]
 800a174:	681b      	ldr	r3, [r3, #0]
 800a176:	3308      	adds	r3, #8
 800a178:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a17a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a17c:	e853 3f00 	ldrex	r3, [r3]
 800a180:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800a182:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a184:	f023 0301 	bic.w	r3, r3, #1
 800a188:	663b      	str	r3, [r7, #96]	; 0x60
 800a18a:	68fb      	ldr	r3, [r7, #12]
 800a18c:	681b      	ldr	r3, [r3, #0]
 800a18e:	3308      	adds	r3, #8
 800a190:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800a192:	64ba      	str	r2, [r7, #72]	; 0x48
 800a194:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a196:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800a198:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a19a:	e841 2300 	strex	r3, r2, [r1]
 800a19e:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800a1a0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a1a2:	2b00      	cmp	r3, #0
 800a1a4:	d1e5      	bne.n	800a172 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800a1a6:	68fb      	ldr	r3, [r7, #12]
 800a1a8:	2220      	movs	r2, #32
 800a1aa:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 800a1ac:	68fb      	ldr	r3, [r7, #12]
 800a1ae:	2220      	movs	r2, #32
 800a1b0:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 800a1b2:	68fb      	ldr	r3, [r7, #12]
 800a1b4:	2200      	movs	r2, #0
 800a1b6:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 800a1ba:	2303      	movs	r3, #3
 800a1bc:	e067      	b.n	800a28e <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800a1be:	68fb      	ldr	r3, [r7, #12]
 800a1c0:	681b      	ldr	r3, [r3, #0]
 800a1c2:	681b      	ldr	r3, [r3, #0]
 800a1c4:	f003 0304 	and.w	r3, r3, #4
 800a1c8:	2b00      	cmp	r3, #0
 800a1ca:	d04f      	beq.n	800a26c <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800a1cc:	68fb      	ldr	r3, [r7, #12]
 800a1ce:	681b      	ldr	r3, [r3, #0]
 800a1d0:	69db      	ldr	r3, [r3, #28]
 800a1d2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800a1d6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a1da:	d147      	bne.n	800a26c <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a1dc:	68fb      	ldr	r3, [r7, #12]
 800a1de:	681b      	ldr	r3, [r3, #0]
 800a1e0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800a1e4:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800a1e6:	68fb      	ldr	r3, [r7, #12]
 800a1e8:	681b      	ldr	r3, [r3, #0]
 800a1ea:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a1ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a1ee:	e853 3f00 	ldrex	r3, [r3]
 800a1f2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800a1f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a1f6:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800a1fa:	66fb      	str	r3, [r7, #108]	; 0x6c
 800a1fc:	68fb      	ldr	r3, [r7, #12]
 800a1fe:	681b      	ldr	r3, [r3, #0]
 800a200:	461a      	mov	r2, r3
 800a202:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a204:	637b      	str	r3, [r7, #52]	; 0x34
 800a206:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a208:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800a20a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a20c:	e841 2300 	strex	r3, r2, [r1]
 800a210:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800a212:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a214:	2b00      	cmp	r3, #0
 800a216:	d1e6      	bne.n	800a1e6 <UART_WaitOnFlagUntilTimeout+0xd8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a218:	68fb      	ldr	r3, [r7, #12]
 800a21a:	681b      	ldr	r3, [r3, #0]
 800a21c:	3308      	adds	r3, #8
 800a21e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a220:	697b      	ldr	r3, [r7, #20]
 800a222:	e853 3f00 	ldrex	r3, [r3]
 800a226:	613b      	str	r3, [r7, #16]
   return(result);
 800a228:	693b      	ldr	r3, [r7, #16]
 800a22a:	f023 0301 	bic.w	r3, r3, #1
 800a22e:	66bb      	str	r3, [r7, #104]	; 0x68
 800a230:	68fb      	ldr	r3, [r7, #12]
 800a232:	681b      	ldr	r3, [r3, #0]
 800a234:	3308      	adds	r3, #8
 800a236:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800a238:	623a      	str	r2, [r7, #32]
 800a23a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a23c:	69f9      	ldr	r1, [r7, #28]
 800a23e:	6a3a      	ldr	r2, [r7, #32]
 800a240:	e841 2300 	strex	r3, r2, [r1]
 800a244:	61bb      	str	r3, [r7, #24]
   return(result);
 800a246:	69bb      	ldr	r3, [r7, #24]
 800a248:	2b00      	cmp	r3, #0
 800a24a:	d1e5      	bne.n	800a218 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 800a24c:	68fb      	ldr	r3, [r7, #12]
 800a24e:	2220      	movs	r2, #32
 800a250:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 800a252:	68fb      	ldr	r3, [r7, #12]
 800a254:	2220      	movs	r2, #32
 800a256:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800a258:	68fb      	ldr	r3, [r7, #12]
 800a25a:	2220      	movs	r2, #32
 800a25c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a260:	68fb      	ldr	r3, [r7, #12]
 800a262:	2200      	movs	r2, #0
 800a264:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 800a268:	2303      	movs	r3, #3
 800a26a:	e010      	b.n	800a28e <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a26c:	68fb      	ldr	r3, [r7, #12]
 800a26e:	681b      	ldr	r3, [r3, #0]
 800a270:	69da      	ldr	r2, [r3, #28]
 800a272:	68bb      	ldr	r3, [r7, #8]
 800a274:	4013      	ands	r3, r2
 800a276:	68ba      	ldr	r2, [r7, #8]
 800a278:	429a      	cmp	r2, r3
 800a27a:	bf0c      	ite	eq
 800a27c:	2301      	moveq	r3, #1
 800a27e:	2300      	movne	r3, #0
 800a280:	b2db      	uxtb	r3, r3
 800a282:	461a      	mov	r2, r3
 800a284:	79fb      	ldrb	r3, [r7, #7]
 800a286:	429a      	cmp	r2, r3
 800a288:	f43f af4a 	beq.w	800a120 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a28c:	2300      	movs	r3, #0
}
 800a28e:	4618      	mov	r0, r3
 800a290:	3770      	adds	r7, #112	; 0x70
 800a292:	46bd      	mov	sp, r7
 800a294:	bd80      	pop	{r7, pc}
	...

0800a298 <__errno>:
 800a298:	4b01      	ldr	r3, [pc, #4]	; (800a2a0 <__errno+0x8>)
 800a29a:	6818      	ldr	r0, [r3, #0]
 800a29c:	4770      	bx	lr
 800a29e:	bf00      	nop
 800a2a0:	20000074 	.word	0x20000074

0800a2a4 <__libc_init_array>:
 800a2a4:	b570      	push	{r4, r5, r6, lr}
 800a2a6:	4d0d      	ldr	r5, [pc, #52]	; (800a2dc <__libc_init_array+0x38>)
 800a2a8:	4c0d      	ldr	r4, [pc, #52]	; (800a2e0 <__libc_init_array+0x3c>)
 800a2aa:	1b64      	subs	r4, r4, r5
 800a2ac:	10a4      	asrs	r4, r4, #2
 800a2ae:	2600      	movs	r6, #0
 800a2b0:	42a6      	cmp	r6, r4
 800a2b2:	d109      	bne.n	800a2c8 <__libc_init_array+0x24>
 800a2b4:	4d0b      	ldr	r5, [pc, #44]	; (800a2e4 <__libc_init_array+0x40>)
 800a2b6:	4c0c      	ldr	r4, [pc, #48]	; (800a2e8 <__libc_init_array+0x44>)
 800a2b8:	f002 fdc4 	bl	800ce44 <_init>
 800a2bc:	1b64      	subs	r4, r4, r5
 800a2be:	10a4      	asrs	r4, r4, #2
 800a2c0:	2600      	movs	r6, #0
 800a2c2:	42a6      	cmp	r6, r4
 800a2c4:	d105      	bne.n	800a2d2 <__libc_init_array+0x2e>
 800a2c6:	bd70      	pop	{r4, r5, r6, pc}
 800a2c8:	f855 3b04 	ldr.w	r3, [r5], #4
 800a2cc:	4798      	blx	r3
 800a2ce:	3601      	adds	r6, #1
 800a2d0:	e7ee      	b.n	800a2b0 <__libc_init_array+0xc>
 800a2d2:	f855 3b04 	ldr.w	r3, [r5], #4
 800a2d6:	4798      	blx	r3
 800a2d8:	3601      	adds	r6, #1
 800a2da:	e7f2      	b.n	800a2c2 <__libc_init_array+0x1e>
 800a2dc:	0800d344 	.word	0x0800d344
 800a2e0:	0800d344 	.word	0x0800d344
 800a2e4:	0800d344 	.word	0x0800d344
 800a2e8:	0800d348 	.word	0x0800d348

0800a2ec <memset>:
 800a2ec:	4402      	add	r2, r0
 800a2ee:	4603      	mov	r3, r0
 800a2f0:	4293      	cmp	r3, r2
 800a2f2:	d100      	bne.n	800a2f6 <memset+0xa>
 800a2f4:	4770      	bx	lr
 800a2f6:	f803 1b01 	strb.w	r1, [r3], #1
 800a2fa:	e7f9      	b.n	800a2f0 <memset+0x4>

0800a2fc <__cvt>:
 800a2fc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a300:	ec55 4b10 	vmov	r4, r5, d0
 800a304:	2d00      	cmp	r5, #0
 800a306:	460e      	mov	r6, r1
 800a308:	4619      	mov	r1, r3
 800a30a:	462b      	mov	r3, r5
 800a30c:	bfbb      	ittet	lt
 800a30e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800a312:	461d      	movlt	r5, r3
 800a314:	2300      	movge	r3, #0
 800a316:	232d      	movlt	r3, #45	; 0x2d
 800a318:	700b      	strb	r3, [r1, #0]
 800a31a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a31c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800a320:	4691      	mov	r9, r2
 800a322:	f023 0820 	bic.w	r8, r3, #32
 800a326:	bfbc      	itt	lt
 800a328:	4622      	movlt	r2, r4
 800a32a:	4614      	movlt	r4, r2
 800a32c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800a330:	d005      	beq.n	800a33e <__cvt+0x42>
 800a332:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800a336:	d100      	bne.n	800a33a <__cvt+0x3e>
 800a338:	3601      	adds	r6, #1
 800a33a:	2102      	movs	r1, #2
 800a33c:	e000      	b.n	800a340 <__cvt+0x44>
 800a33e:	2103      	movs	r1, #3
 800a340:	ab03      	add	r3, sp, #12
 800a342:	9301      	str	r3, [sp, #4]
 800a344:	ab02      	add	r3, sp, #8
 800a346:	9300      	str	r3, [sp, #0]
 800a348:	ec45 4b10 	vmov	d0, r4, r5
 800a34c:	4653      	mov	r3, sl
 800a34e:	4632      	mov	r2, r6
 800a350:	f000 fe1a 	bl	800af88 <_dtoa_r>
 800a354:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800a358:	4607      	mov	r7, r0
 800a35a:	d102      	bne.n	800a362 <__cvt+0x66>
 800a35c:	f019 0f01 	tst.w	r9, #1
 800a360:	d022      	beq.n	800a3a8 <__cvt+0xac>
 800a362:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800a366:	eb07 0906 	add.w	r9, r7, r6
 800a36a:	d110      	bne.n	800a38e <__cvt+0x92>
 800a36c:	783b      	ldrb	r3, [r7, #0]
 800a36e:	2b30      	cmp	r3, #48	; 0x30
 800a370:	d10a      	bne.n	800a388 <__cvt+0x8c>
 800a372:	2200      	movs	r2, #0
 800a374:	2300      	movs	r3, #0
 800a376:	4620      	mov	r0, r4
 800a378:	4629      	mov	r1, r5
 800a37a:	f7f6 fbc5 	bl	8000b08 <__aeabi_dcmpeq>
 800a37e:	b918      	cbnz	r0, 800a388 <__cvt+0x8c>
 800a380:	f1c6 0601 	rsb	r6, r6, #1
 800a384:	f8ca 6000 	str.w	r6, [sl]
 800a388:	f8da 3000 	ldr.w	r3, [sl]
 800a38c:	4499      	add	r9, r3
 800a38e:	2200      	movs	r2, #0
 800a390:	2300      	movs	r3, #0
 800a392:	4620      	mov	r0, r4
 800a394:	4629      	mov	r1, r5
 800a396:	f7f6 fbb7 	bl	8000b08 <__aeabi_dcmpeq>
 800a39a:	b108      	cbz	r0, 800a3a0 <__cvt+0xa4>
 800a39c:	f8cd 900c 	str.w	r9, [sp, #12]
 800a3a0:	2230      	movs	r2, #48	; 0x30
 800a3a2:	9b03      	ldr	r3, [sp, #12]
 800a3a4:	454b      	cmp	r3, r9
 800a3a6:	d307      	bcc.n	800a3b8 <__cvt+0xbc>
 800a3a8:	9b03      	ldr	r3, [sp, #12]
 800a3aa:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a3ac:	1bdb      	subs	r3, r3, r7
 800a3ae:	4638      	mov	r0, r7
 800a3b0:	6013      	str	r3, [r2, #0]
 800a3b2:	b004      	add	sp, #16
 800a3b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a3b8:	1c59      	adds	r1, r3, #1
 800a3ba:	9103      	str	r1, [sp, #12]
 800a3bc:	701a      	strb	r2, [r3, #0]
 800a3be:	e7f0      	b.n	800a3a2 <__cvt+0xa6>

0800a3c0 <__exponent>:
 800a3c0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a3c2:	4603      	mov	r3, r0
 800a3c4:	2900      	cmp	r1, #0
 800a3c6:	bfb8      	it	lt
 800a3c8:	4249      	neglt	r1, r1
 800a3ca:	f803 2b02 	strb.w	r2, [r3], #2
 800a3ce:	bfb4      	ite	lt
 800a3d0:	222d      	movlt	r2, #45	; 0x2d
 800a3d2:	222b      	movge	r2, #43	; 0x2b
 800a3d4:	2909      	cmp	r1, #9
 800a3d6:	7042      	strb	r2, [r0, #1]
 800a3d8:	dd2a      	ble.n	800a430 <__exponent+0x70>
 800a3da:	f10d 0407 	add.w	r4, sp, #7
 800a3de:	46a4      	mov	ip, r4
 800a3e0:	270a      	movs	r7, #10
 800a3e2:	46a6      	mov	lr, r4
 800a3e4:	460a      	mov	r2, r1
 800a3e6:	fb91 f6f7 	sdiv	r6, r1, r7
 800a3ea:	fb07 1516 	mls	r5, r7, r6, r1
 800a3ee:	3530      	adds	r5, #48	; 0x30
 800a3f0:	2a63      	cmp	r2, #99	; 0x63
 800a3f2:	f104 34ff 	add.w	r4, r4, #4294967295
 800a3f6:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800a3fa:	4631      	mov	r1, r6
 800a3fc:	dcf1      	bgt.n	800a3e2 <__exponent+0x22>
 800a3fe:	3130      	adds	r1, #48	; 0x30
 800a400:	f1ae 0502 	sub.w	r5, lr, #2
 800a404:	f804 1c01 	strb.w	r1, [r4, #-1]
 800a408:	1c44      	adds	r4, r0, #1
 800a40a:	4629      	mov	r1, r5
 800a40c:	4561      	cmp	r1, ip
 800a40e:	d30a      	bcc.n	800a426 <__exponent+0x66>
 800a410:	f10d 0209 	add.w	r2, sp, #9
 800a414:	eba2 020e 	sub.w	r2, r2, lr
 800a418:	4565      	cmp	r5, ip
 800a41a:	bf88      	it	hi
 800a41c:	2200      	movhi	r2, #0
 800a41e:	4413      	add	r3, r2
 800a420:	1a18      	subs	r0, r3, r0
 800a422:	b003      	add	sp, #12
 800a424:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a426:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a42a:	f804 2f01 	strb.w	r2, [r4, #1]!
 800a42e:	e7ed      	b.n	800a40c <__exponent+0x4c>
 800a430:	2330      	movs	r3, #48	; 0x30
 800a432:	3130      	adds	r1, #48	; 0x30
 800a434:	7083      	strb	r3, [r0, #2]
 800a436:	70c1      	strb	r1, [r0, #3]
 800a438:	1d03      	adds	r3, r0, #4
 800a43a:	e7f1      	b.n	800a420 <__exponent+0x60>

0800a43c <_printf_float>:
 800a43c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a440:	ed2d 8b02 	vpush	{d8}
 800a444:	b08d      	sub	sp, #52	; 0x34
 800a446:	460c      	mov	r4, r1
 800a448:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800a44c:	4616      	mov	r6, r2
 800a44e:	461f      	mov	r7, r3
 800a450:	4605      	mov	r5, r0
 800a452:	f001 fd3f 	bl	800bed4 <_localeconv_r>
 800a456:	f8d0 a000 	ldr.w	sl, [r0]
 800a45a:	4650      	mov	r0, sl
 800a45c:	f7f5 fed8 	bl	8000210 <strlen>
 800a460:	2300      	movs	r3, #0
 800a462:	930a      	str	r3, [sp, #40]	; 0x28
 800a464:	6823      	ldr	r3, [r4, #0]
 800a466:	9305      	str	r3, [sp, #20]
 800a468:	f8d8 3000 	ldr.w	r3, [r8]
 800a46c:	f894 b018 	ldrb.w	fp, [r4, #24]
 800a470:	3307      	adds	r3, #7
 800a472:	f023 0307 	bic.w	r3, r3, #7
 800a476:	f103 0208 	add.w	r2, r3, #8
 800a47a:	f8c8 2000 	str.w	r2, [r8]
 800a47e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a482:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800a486:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800a48a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800a48e:	9307      	str	r3, [sp, #28]
 800a490:	f8cd 8018 	str.w	r8, [sp, #24]
 800a494:	ee08 0a10 	vmov	s16, r0
 800a498:	4b9f      	ldr	r3, [pc, #636]	; (800a718 <_printf_float+0x2dc>)
 800a49a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a49e:	f04f 32ff 	mov.w	r2, #4294967295
 800a4a2:	f7f6 fb63 	bl	8000b6c <__aeabi_dcmpun>
 800a4a6:	bb88      	cbnz	r0, 800a50c <_printf_float+0xd0>
 800a4a8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a4ac:	4b9a      	ldr	r3, [pc, #616]	; (800a718 <_printf_float+0x2dc>)
 800a4ae:	f04f 32ff 	mov.w	r2, #4294967295
 800a4b2:	f7f6 fb3d 	bl	8000b30 <__aeabi_dcmple>
 800a4b6:	bb48      	cbnz	r0, 800a50c <_printf_float+0xd0>
 800a4b8:	2200      	movs	r2, #0
 800a4ba:	2300      	movs	r3, #0
 800a4bc:	4640      	mov	r0, r8
 800a4be:	4649      	mov	r1, r9
 800a4c0:	f7f6 fb2c 	bl	8000b1c <__aeabi_dcmplt>
 800a4c4:	b110      	cbz	r0, 800a4cc <_printf_float+0x90>
 800a4c6:	232d      	movs	r3, #45	; 0x2d
 800a4c8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a4cc:	4b93      	ldr	r3, [pc, #588]	; (800a71c <_printf_float+0x2e0>)
 800a4ce:	4894      	ldr	r0, [pc, #592]	; (800a720 <_printf_float+0x2e4>)
 800a4d0:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800a4d4:	bf94      	ite	ls
 800a4d6:	4698      	movls	r8, r3
 800a4d8:	4680      	movhi	r8, r0
 800a4da:	2303      	movs	r3, #3
 800a4dc:	6123      	str	r3, [r4, #16]
 800a4de:	9b05      	ldr	r3, [sp, #20]
 800a4e0:	f023 0204 	bic.w	r2, r3, #4
 800a4e4:	6022      	str	r2, [r4, #0]
 800a4e6:	f04f 0900 	mov.w	r9, #0
 800a4ea:	9700      	str	r7, [sp, #0]
 800a4ec:	4633      	mov	r3, r6
 800a4ee:	aa0b      	add	r2, sp, #44	; 0x2c
 800a4f0:	4621      	mov	r1, r4
 800a4f2:	4628      	mov	r0, r5
 800a4f4:	f000 f9d8 	bl	800a8a8 <_printf_common>
 800a4f8:	3001      	adds	r0, #1
 800a4fa:	f040 8090 	bne.w	800a61e <_printf_float+0x1e2>
 800a4fe:	f04f 30ff 	mov.w	r0, #4294967295
 800a502:	b00d      	add	sp, #52	; 0x34
 800a504:	ecbd 8b02 	vpop	{d8}
 800a508:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a50c:	4642      	mov	r2, r8
 800a50e:	464b      	mov	r3, r9
 800a510:	4640      	mov	r0, r8
 800a512:	4649      	mov	r1, r9
 800a514:	f7f6 fb2a 	bl	8000b6c <__aeabi_dcmpun>
 800a518:	b140      	cbz	r0, 800a52c <_printf_float+0xf0>
 800a51a:	464b      	mov	r3, r9
 800a51c:	2b00      	cmp	r3, #0
 800a51e:	bfbc      	itt	lt
 800a520:	232d      	movlt	r3, #45	; 0x2d
 800a522:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800a526:	487f      	ldr	r0, [pc, #508]	; (800a724 <_printf_float+0x2e8>)
 800a528:	4b7f      	ldr	r3, [pc, #508]	; (800a728 <_printf_float+0x2ec>)
 800a52a:	e7d1      	b.n	800a4d0 <_printf_float+0x94>
 800a52c:	6863      	ldr	r3, [r4, #4]
 800a52e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800a532:	9206      	str	r2, [sp, #24]
 800a534:	1c5a      	adds	r2, r3, #1
 800a536:	d13f      	bne.n	800a5b8 <_printf_float+0x17c>
 800a538:	2306      	movs	r3, #6
 800a53a:	6063      	str	r3, [r4, #4]
 800a53c:	9b05      	ldr	r3, [sp, #20]
 800a53e:	6861      	ldr	r1, [r4, #4]
 800a540:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800a544:	2300      	movs	r3, #0
 800a546:	9303      	str	r3, [sp, #12]
 800a548:	ab0a      	add	r3, sp, #40	; 0x28
 800a54a:	e9cd b301 	strd	fp, r3, [sp, #4]
 800a54e:	ab09      	add	r3, sp, #36	; 0x24
 800a550:	ec49 8b10 	vmov	d0, r8, r9
 800a554:	9300      	str	r3, [sp, #0]
 800a556:	6022      	str	r2, [r4, #0]
 800a558:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800a55c:	4628      	mov	r0, r5
 800a55e:	f7ff fecd 	bl	800a2fc <__cvt>
 800a562:	9b06      	ldr	r3, [sp, #24]
 800a564:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a566:	2b47      	cmp	r3, #71	; 0x47
 800a568:	4680      	mov	r8, r0
 800a56a:	d108      	bne.n	800a57e <_printf_float+0x142>
 800a56c:	1cc8      	adds	r0, r1, #3
 800a56e:	db02      	blt.n	800a576 <_printf_float+0x13a>
 800a570:	6863      	ldr	r3, [r4, #4]
 800a572:	4299      	cmp	r1, r3
 800a574:	dd41      	ble.n	800a5fa <_printf_float+0x1be>
 800a576:	f1ab 0b02 	sub.w	fp, fp, #2
 800a57a:	fa5f fb8b 	uxtb.w	fp, fp
 800a57e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800a582:	d820      	bhi.n	800a5c6 <_printf_float+0x18a>
 800a584:	3901      	subs	r1, #1
 800a586:	465a      	mov	r2, fp
 800a588:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800a58c:	9109      	str	r1, [sp, #36]	; 0x24
 800a58e:	f7ff ff17 	bl	800a3c0 <__exponent>
 800a592:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a594:	1813      	adds	r3, r2, r0
 800a596:	2a01      	cmp	r2, #1
 800a598:	4681      	mov	r9, r0
 800a59a:	6123      	str	r3, [r4, #16]
 800a59c:	dc02      	bgt.n	800a5a4 <_printf_float+0x168>
 800a59e:	6822      	ldr	r2, [r4, #0]
 800a5a0:	07d2      	lsls	r2, r2, #31
 800a5a2:	d501      	bpl.n	800a5a8 <_printf_float+0x16c>
 800a5a4:	3301      	adds	r3, #1
 800a5a6:	6123      	str	r3, [r4, #16]
 800a5a8:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800a5ac:	2b00      	cmp	r3, #0
 800a5ae:	d09c      	beq.n	800a4ea <_printf_float+0xae>
 800a5b0:	232d      	movs	r3, #45	; 0x2d
 800a5b2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a5b6:	e798      	b.n	800a4ea <_printf_float+0xae>
 800a5b8:	9a06      	ldr	r2, [sp, #24]
 800a5ba:	2a47      	cmp	r2, #71	; 0x47
 800a5bc:	d1be      	bne.n	800a53c <_printf_float+0x100>
 800a5be:	2b00      	cmp	r3, #0
 800a5c0:	d1bc      	bne.n	800a53c <_printf_float+0x100>
 800a5c2:	2301      	movs	r3, #1
 800a5c4:	e7b9      	b.n	800a53a <_printf_float+0xfe>
 800a5c6:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800a5ca:	d118      	bne.n	800a5fe <_printf_float+0x1c2>
 800a5cc:	2900      	cmp	r1, #0
 800a5ce:	6863      	ldr	r3, [r4, #4]
 800a5d0:	dd0b      	ble.n	800a5ea <_printf_float+0x1ae>
 800a5d2:	6121      	str	r1, [r4, #16]
 800a5d4:	b913      	cbnz	r3, 800a5dc <_printf_float+0x1a0>
 800a5d6:	6822      	ldr	r2, [r4, #0]
 800a5d8:	07d0      	lsls	r0, r2, #31
 800a5da:	d502      	bpl.n	800a5e2 <_printf_float+0x1a6>
 800a5dc:	3301      	adds	r3, #1
 800a5de:	440b      	add	r3, r1
 800a5e0:	6123      	str	r3, [r4, #16]
 800a5e2:	65a1      	str	r1, [r4, #88]	; 0x58
 800a5e4:	f04f 0900 	mov.w	r9, #0
 800a5e8:	e7de      	b.n	800a5a8 <_printf_float+0x16c>
 800a5ea:	b913      	cbnz	r3, 800a5f2 <_printf_float+0x1b6>
 800a5ec:	6822      	ldr	r2, [r4, #0]
 800a5ee:	07d2      	lsls	r2, r2, #31
 800a5f0:	d501      	bpl.n	800a5f6 <_printf_float+0x1ba>
 800a5f2:	3302      	adds	r3, #2
 800a5f4:	e7f4      	b.n	800a5e0 <_printf_float+0x1a4>
 800a5f6:	2301      	movs	r3, #1
 800a5f8:	e7f2      	b.n	800a5e0 <_printf_float+0x1a4>
 800a5fa:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800a5fe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a600:	4299      	cmp	r1, r3
 800a602:	db05      	blt.n	800a610 <_printf_float+0x1d4>
 800a604:	6823      	ldr	r3, [r4, #0]
 800a606:	6121      	str	r1, [r4, #16]
 800a608:	07d8      	lsls	r0, r3, #31
 800a60a:	d5ea      	bpl.n	800a5e2 <_printf_float+0x1a6>
 800a60c:	1c4b      	adds	r3, r1, #1
 800a60e:	e7e7      	b.n	800a5e0 <_printf_float+0x1a4>
 800a610:	2900      	cmp	r1, #0
 800a612:	bfd4      	ite	le
 800a614:	f1c1 0202 	rsble	r2, r1, #2
 800a618:	2201      	movgt	r2, #1
 800a61a:	4413      	add	r3, r2
 800a61c:	e7e0      	b.n	800a5e0 <_printf_float+0x1a4>
 800a61e:	6823      	ldr	r3, [r4, #0]
 800a620:	055a      	lsls	r2, r3, #21
 800a622:	d407      	bmi.n	800a634 <_printf_float+0x1f8>
 800a624:	6923      	ldr	r3, [r4, #16]
 800a626:	4642      	mov	r2, r8
 800a628:	4631      	mov	r1, r6
 800a62a:	4628      	mov	r0, r5
 800a62c:	47b8      	blx	r7
 800a62e:	3001      	adds	r0, #1
 800a630:	d12c      	bne.n	800a68c <_printf_float+0x250>
 800a632:	e764      	b.n	800a4fe <_printf_float+0xc2>
 800a634:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800a638:	f240 80e0 	bls.w	800a7fc <_printf_float+0x3c0>
 800a63c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800a640:	2200      	movs	r2, #0
 800a642:	2300      	movs	r3, #0
 800a644:	f7f6 fa60 	bl	8000b08 <__aeabi_dcmpeq>
 800a648:	2800      	cmp	r0, #0
 800a64a:	d034      	beq.n	800a6b6 <_printf_float+0x27a>
 800a64c:	4a37      	ldr	r2, [pc, #220]	; (800a72c <_printf_float+0x2f0>)
 800a64e:	2301      	movs	r3, #1
 800a650:	4631      	mov	r1, r6
 800a652:	4628      	mov	r0, r5
 800a654:	47b8      	blx	r7
 800a656:	3001      	adds	r0, #1
 800a658:	f43f af51 	beq.w	800a4fe <_printf_float+0xc2>
 800a65c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a660:	429a      	cmp	r2, r3
 800a662:	db02      	blt.n	800a66a <_printf_float+0x22e>
 800a664:	6823      	ldr	r3, [r4, #0]
 800a666:	07d8      	lsls	r0, r3, #31
 800a668:	d510      	bpl.n	800a68c <_printf_float+0x250>
 800a66a:	ee18 3a10 	vmov	r3, s16
 800a66e:	4652      	mov	r2, sl
 800a670:	4631      	mov	r1, r6
 800a672:	4628      	mov	r0, r5
 800a674:	47b8      	blx	r7
 800a676:	3001      	adds	r0, #1
 800a678:	f43f af41 	beq.w	800a4fe <_printf_float+0xc2>
 800a67c:	f04f 0800 	mov.w	r8, #0
 800a680:	f104 091a 	add.w	r9, r4, #26
 800a684:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a686:	3b01      	subs	r3, #1
 800a688:	4543      	cmp	r3, r8
 800a68a:	dc09      	bgt.n	800a6a0 <_printf_float+0x264>
 800a68c:	6823      	ldr	r3, [r4, #0]
 800a68e:	079b      	lsls	r3, r3, #30
 800a690:	f100 8105 	bmi.w	800a89e <_printf_float+0x462>
 800a694:	68e0      	ldr	r0, [r4, #12]
 800a696:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a698:	4298      	cmp	r0, r3
 800a69a:	bfb8      	it	lt
 800a69c:	4618      	movlt	r0, r3
 800a69e:	e730      	b.n	800a502 <_printf_float+0xc6>
 800a6a0:	2301      	movs	r3, #1
 800a6a2:	464a      	mov	r2, r9
 800a6a4:	4631      	mov	r1, r6
 800a6a6:	4628      	mov	r0, r5
 800a6a8:	47b8      	blx	r7
 800a6aa:	3001      	adds	r0, #1
 800a6ac:	f43f af27 	beq.w	800a4fe <_printf_float+0xc2>
 800a6b0:	f108 0801 	add.w	r8, r8, #1
 800a6b4:	e7e6      	b.n	800a684 <_printf_float+0x248>
 800a6b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a6b8:	2b00      	cmp	r3, #0
 800a6ba:	dc39      	bgt.n	800a730 <_printf_float+0x2f4>
 800a6bc:	4a1b      	ldr	r2, [pc, #108]	; (800a72c <_printf_float+0x2f0>)
 800a6be:	2301      	movs	r3, #1
 800a6c0:	4631      	mov	r1, r6
 800a6c2:	4628      	mov	r0, r5
 800a6c4:	47b8      	blx	r7
 800a6c6:	3001      	adds	r0, #1
 800a6c8:	f43f af19 	beq.w	800a4fe <_printf_float+0xc2>
 800a6cc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a6d0:	4313      	orrs	r3, r2
 800a6d2:	d102      	bne.n	800a6da <_printf_float+0x29e>
 800a6d4:	6823      	ldr	r3, [r4, #0]
 800a6d6:	07d9      	lsls	r1, r3, #31
 800a6d8:	d5d8      	bpl.n	800a68c <_printf_float+0x250>
 800a6da:	ee18 3a10 	vmov	r3, s16
 800a6de:	4652      	mov	r2, sl
 800a6e0:	4631      	mov	r1, r6
 800a6e2:	4628      	mov	r0, r5
 800a6e4:	47b8      	blx	r7
 800a6e6:	3001      	adds	r0, #1
 800a6e8:	f43f af09 	beq.w	800a4fe <_printf_float+0xc2>
 800a6ec:	f04f 0900 	mov.w	r9, #0
 800a6f0:	f104 0a1a 	add.w	sl, r4, #26
 800a6f4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a6f6:	425b      	negs	r3, r3
 800a6f8:	454b      	cmp	r3, r9
 800a6fa:	dc01      	bgt.n	800a700 <_printf_float+0x2c4>
 800a6fc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a6fe:	e792      	b.n	800a626 <_printf_float+0x1ea>
 800a700:	2301      	movs	r3, #1
 800a702:	4652      	mov	r2, sl
 800a704:	4631      	mov	r1, r6
 800a706:	4628      	mov	r0, r5
 800a708:	47b8      	blx	r7
 800a70a:	3001      	adds	r0, #1
 800a70c:	f43f aef7 	beq.w	800a4fe <_printf_float+0xc2>
 800a710:	f109 0901 	add.w	r9, r9, #1
 800a714:	e7ee      	b.n	800a6f4 <_printf_float+0x2b8>
 800a716:	bf00      	nop
 800a718:	7fefffff 	.word	0x7fefffff
 800a71c:	0800cf68 	.word	0x0800cf68
 800a720:	0800cf6c 	.word	0x0800cf6c
 800a724:	0800cf74 	.word	0x0800cf74
 800a728:	0800cf70 	.word	0x0800cf70
 800a72c:	0800cf78 	.word	0x0800cf78
 800a730:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a732:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800a734:	429a      	cmp	r2, r3
 800a736:	bfa8      	it	ge
 800a738:	461a      	movge	r2, r3
 800a73a:	2a00      	cmp	r2, #0
 800a73c:	4691      	mov	r9, r2
 800a73e:	dc37      	bgt.n	800a7b0 <_printf_float+0x374>
 800a740:	f04f 0b00 	mov.w	fp, #0
 800a744:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a748:	f104 021a 	add.w	r2, r4, #26
 800a74c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800a74e:	9305      	str	r3, [sp, #20]
 800a750:	eba3 0309 	sub.w	r3, r3, r9
 800a754:	455b      	cmp	r3, fp
 800a756:	dc33      	bgt.n	800a7c0 <_printf_float+0x384>
 800a758:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a75c:	429a      	cmp	r2, r3
 800a75e:	db3b      	blt.n	800a7d8 <_printf_float+0x39c>
 800a760:	6823      	ldr	r3, [r4, #0]
 800a762:	07da      	lsls	r2, r3, #31
 800a764:	d438      	bmi.n	800a7d8 <_printf_float+0x39c>
 800a766:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a768:	9a05      	ldr	r2, [sp, #20]
 800a76a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a76c:	1a9a      	subs	r2, r3, r2
 800a76e:	eba3 0901 	sub.w	r9, r3, r1
 800a772:	4591      	cmp	r9, r2
 800a774:	bfa8      	it	ge
 800a776:	4691      	movge	r9, r2
 800a778:	f1b9 0f00 	cmp.w	r9, #0
 800a77c:	dc35      	bgt.n	800a7ea <_printf_float+0x3ae>
 800a77e:	f04f 0800 	mov.w	r8, #0
 800a782:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a786:	f104 0a1a 	add.w	sl, r4, #26
 800a78a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a78e:	1a9b      	subs	r3, r3, r2
 800a790:	eba3 0309 	sub.w	r3, r3, r9
 800a794:	4543      	cmp	r3, r8
 800a796:	f77f af79 	ble.w	800a68c <_printf_float+0x250>
 800a79a:	2301      	movs	r3, #1
 800a79c:	4652      	mov	r2, sl
 800a79e:	4631      	mov	r1, r6
 800a7a0:	4628      	mov	r0, r5
 800a7a2:	47b8      	blx	r7
 800a7a4:	3001      	adds	r0, #1
 800a7a6:	f43f aeaa 	beq.w	800a4fe <_printf_float+0xc2>
 800a7aa:	f108 0801 	add.w	r8, r8, #1
 800a7ae:	e7ec      	b.n	800a78a <_printf_float+0x34e>
 800a7b0:	4613      	mov	r3, r2
 800a7b2:	4631      	mov	r1, r6
 800a7b4:	4642      	mov	r2, r8
 800a7b6:	4628      	mov	r0, r5
 800a7b8:	47b8      	blx	r7
 800a7ba:	3001      	adds	r0, #1
 800a7bc:	d1c0      	bne.n	800a740 <_printf_float+0x304>
 800a7be:	e69e      	b.n	800a4fe <_printf_float+0xc2>
 800a7c0:	2301      	movs	r3, #1
 800a7c2:	4631      	mov	r1, r6
 800a7c4:	4628      	mov	r0, r5
 800a7c6:	9205      	str	r2, [sp, #20]
 800a7c8:	47b8      	blx	r7
 800a7ca:	3001      	adds	r0, #1
 800a7cc:	f43f ae97 	beq.w	800a4fe <_printf_float+0xc2>
 800a7d0:	9a05      	ldr	r2, [sp, #20]
 800a7d2:	f10b 0b01 	add.w	fp, fp, #1
 800a7d6:	e7b9      	b.n	800a74c <_printf_float+0x310>
 800a7d8:	ee18 3a10 	vmov	r3, s16
 800a7dc:	4652      	mov	r2, sl
 800a7de:	4631      	mov	r1, r6
 800a7e0:	4628      	mov	r0, r5
 800a7e2:	47b8      	blx	r7
 800a7e4:	3001      	adds	r0, #1
 800a7e6:	d1be      	bne.n	800a766 <_printf_float+0x32a>
 800a7e8:	e689      	b.n	800a4fe <_printf_float+0xc2>
 800a7ea:	9a05      	ldr	r2, [sp, #20]
 800a7ec:	464b      	mov	r3, r9
 800a7ee:	4442      	add	r2, r8
 800a7f0:	4631      	mov	r1, r6
 800a7f2:	4628      	mov	r0, r5
 800a7f4:	47b8      	blx	r7
 800a7f6:	3001      	adds	r0, #1
 800a7f8:	d1c1      	bne.n	800a77e <_printf_float+0x342>
 800a7fa:	e680      	b.n	800a4fe <_printf_float+0xc2>
 800a7fc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a7fe:	2a01      	cmp	r2, #1
 800a800:	dc01      	bgt.n	800a806 <_printf_float+0x3ca>
 800a802:	07db      	lsls	r3, r3, #31
 800a804:	d538      	bpl.n	800a878 <_printf_float+0x43c>
 800a806:	2301      	movs	r3, #1
 800a808:	4642      	mov	r2, r8
 800a80a:	4631      	mov	r1, r6
 800a80c:	4628      	mov	r0, r5
 800a80e:	47b8      	blx	r7
 800a810:	3001      	adds	r0, #1
 800a812:	f43f ae74 	beq.w	800a4fe <_printf_float+0xc2>
 800a816:	ee18 3a10 	vmov	r3, s16
 800a81a:	4652      	mov	r2, sl
 800a81c:	4631      	mov	r1, r6
 800a81e:	4628      	mov	r0, r5
 800a820:	47b8      	blx	r7
 800a822:	3001      	adds	r0, #1
 800a824:	f43f ae6b 	beq.w	800a4fe <_printf_float+0xc2>
 800a828:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800a82c:	2200      	movs	r2, #0
 800a82e:	2300      	movs	r3, #0
 800a830:	f7f6 f96a 	bl	8000b08 <__aeabi_dcmpeq>
 800a834:	b9d8      	cbnz	r0, 800a86e <_printf_float+0x432>
 800a836:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a838:	f108 0201 	add.w	r2, r8, #1
 800a83c:	3b01      	subs	r3, #1
 800a83e:	4631      	mov	r1, r6
 800a840:	4628      	mov	r0, r5
 800a842:	47b8      	blx	r7
 800a844:	3001      	adds	r0, #1
 800a846:	d10e      	bne.n	800a866 <_printf_float+0x42a>
 800a848:	e659      	b.n	800a4fe <_printf_float+0xc2>
 800a84a:	2301      	movs	r3, #1
 800a84c:	4652      	mov	r2, sl
 800a84e:	4631      	mov	r1, r6
 800a850:	4628      	mov	r0, r5
 800a852:	47b8      	blx	r7
 800a854:	3001      	adds	r0, #1
 800a856:	f43f ae52 	beq.w	800a4fe <_printf_float+0xc2>
 800a85a:	f108 0801 	add.w	r8, r8, #1
 800a85e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a860:	3b01      	subs	r3, #1
 800a862:	4543      	cmp	r3, r8
 800a864:	dcf1      	bgt.n	800a84a <_printf_float+0x40e>
 800a866:	464b      	mov	r3, r9
 800a868:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800a86c:	e6dc      	b.n	800a628 <_printf_float+0x1ec>
 800a86e:	f04f 0800 	mov.w	r8, #0
 800a872:	f104 0a1a 	add.w	sl, r4, #26
 800a876:	e7f2      	b.n	800a85e <_printf_float+0x422>
 800a878:	2301      	movs	r3, #1
 800a87a:	4642      	mov	r2, r8
 800a87c:	e7df      	b.n	800a83e <_printf_float+0x402>
 800a87e:	2301      	movs	r3, #1
 800a880:	464a      	mov	r2, r9
 800a882:	4631      	mov	r1, r6
 800a884:	4628      	mov	r0, r5
 800a886:	47b8      	blx	r7
 800a888:	3001      	adds	r0, #1
 800a88a:	f43f ae38 	beq.w	800a4fe <_printf_float+0xc2>
 800a88e:	f108 0801 	add.w	r8, r8, #1
 800a892:	68e3      	ldr	r3, [r4, #12]
 800a894:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a896:	1a5b      	subs	r3, r3, r1
 800a898:	4543      	cmp	r3, r8
 800a89a:	dcf0      	bgt.n	800a87e <_printf_float+0x442>
 800a89c:	e6fa      	b.n	800a694 <_printf_float+0x258>
 800a89e:	f04f 0800 	mov.w	r8, #0
 800a8a2:	f104 0919 	add.w	r9, r4, #25
 800a8a6:	e7f4      	b.n	800a892 <_printf_float+0x456>

0800a8a8 <_printf_common>:
 800a8a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a8ac:	4616      	mov	r6, r2
 800a8ae:	4699      	mov	r9, r3
 800a8b0:	688a      	ldr	r2, [r1, #8]
 800a8b2:	690b      	ldr	r3, [r1, #16]
 800a8b4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800a8b8:	4293      	cmp	r3, r2
 800a8ba:	bfb8      	it	lt
 800a8bc:	4613      	movlt	r3, r2
 800a8be:	6033      	str	r3, [r6, #0]
 800a8c0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800a8c4:	4607      	mov	r7, r0
 800a8c6:	460c      	mov	r4, r1
 800a8c8:	b10a      	cbz	r2, 800a8ce <_printf_common+0x26>
 800a8ca:	3301      	adds	r3, #1
 800a8cc:	6033      	str	r3, [r6, #0]
 800a8ce:	6823      	ldr	r3, [r4, #0]
 800a8d0:	0699      	lsls	r1, r3, #26
 800a8d2:	bf42      	ittt	mi
 800a8d4:	6833      	ldrmi	r3, [r6, #0]
 800a8d6:	3302      	addmi	r3, #2
 800a8d8:	6033      	strmi	r3, [r6, #0]
 800a8da:	6825      	ldr	r5, [r4, #0]
 800a8dc:	f015 0506 	ands.w	r5, r5, #6
 800a8e0:	d106      	bne.n	800a8f0 <_printf_common+0x48>
 800a8e2:	f104 0a19 	add.w	sl, r4, #25
 800a8e6:	68e3      	ldr	r3, [r4, #12]
 800a8e8:	6832      	ldr	r2, [r6, #0]
 800a8ea:	1a9b      	subs	r3, r3, r2
 800a8ec:	42ab      	cmp	r3, r5
 800a8ee:	dc26      	bgt.n	800a93e <_printf_common+0x96>
 800a8f0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800a8f4:	1e13      	subs	r3, r2, #0
 800a8f6:	6822      	ldr	r2, [r4, #0]
 800a8f8:	bf18      	it	ne
 800a8fa:	2301      	movne	r3, #1
 800a8fc:	0692      	lsls	r2, r2, #26
 800a8fe:	d42b      	bmi.n	800a958 <_printf_common+0xb0>
 800a900:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a904:	4649      	mov	r1, r9
 800a906:	4638      	mov	r0, r7
 800a908:	47c0      	blx	r8
 800a90a:	3001      	adds	r0, #1
 800a90c:	d01e      	beq.n	800a94c <_printf_common+0xa4>
 800a90e:	6823      	ldr	r3, [r4, #0]
 800a910:	68e5      	ldr	r5, [r4, #12]
 800a912:	6832      	ldr	r2, [r6, #0]
 800a914:	f003 0306 	and.w	r3, r3, #6
 800a918:	2b04      	cmp	r3, #4
 800a91a:	bf08      	it	eq
 800a91c:	1aad      	subeq	r5, r5, r2
 800a91e:	68a3      	ldr	r3, [r4, #8]
 800a920:	6922      	ldr	r2, [r4, #16]
 800a922:	bf0c      	ite	eq
 800a924:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a928:	2500      	movne	r5, #0
 800a92a:	4293      	cmp	r3, r2
 800a92c:	bfc4      	itt	gt
 800a92e:	1a9b      	subgt	r3, r3, r2
 800a930:	18ed      	addgt	r5, r5, r3
 800a932:	2600      	movs	r6, #0
 800a934:	341a      	adds	r4, #26
 800a936:	42b5      	cmp	r5, r6
 800a938:	d11a      	bne.n	800a970 <_printf_common+0xc8>
 800a93a:	2000      	movs	r0, #0
 800a93c:	e008      	b.n	800a950 <_printf_common+0xa8>
 800a93e:	2301      	movs	r3, #1
 800a940:	4652      	mov	r2, sl
 800a942:	4649      	mov	r1, r9
 800a944:	4638      	mov	r0, r7
 800a946:	47c0      	blx	r8
 800a948:	3001      	adds	r0, #1
 800a94a:	d103      	bne.n	800a954 <_printf_common+0xac>
 800a94c:	f04f 30ff 	mov.w	r0, #4294967295
 800a950:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a954:	3501      	adds	r5, #1
 800a956:	e7c6      	b.n	800a8e6 <_printf_common+0x3e>
 800a958:	18e1      	adds	r1, r4, r3
 800a95a:	1c5a      	adds	r2, r3, #1
 800a95c:	2030      	movs	r0, #48	; 0x30
 800a95e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800a962:	4422      	add	r2, r4
 800a964:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800a968:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800a96c:	3302      	adds	r3, #2
 800a96e:	e7c7      	b.n	800a900 <_printf_common+0x58>
 800a970:	2301      	movs	r3, #1
 800a972:	4622      	mov	r2, r4
 800a974:	4649      	mov	r1, r9
 800a976:	4638      	mov	r0, r7
 800a978:	47c0      	blx	r8
 800a97a:	3001      	adds	r0, #1
 800a97c:	d0e6      	beq.n	800a94c <_printf_common+0xa4>
 800a97e:	3601      	adds	r6, #1
 800a980:	e7d9      	b.n	800a936 <_printf_common+0x8e>
	...

0800a984 <_printf_i>:
 800a984:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a988:	7e0f      	ldrb	r7, [r1, #24]
 800a98a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800a98c:	2f78      	cmp	r7, #120	; 0x78
 800a98e:	4691      	mov	r9, r2
 800a990:	4680      	mov	r8, r0
 800a992:	460c      	mov	r4, r1
 800a994:	469a      	mov	sl, r3
 800a996:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800a99a:	d807      	bhi.n	800a9ac <_printf_i+0x28>
 800a99c:	2f62      	cmp	r7, #98	; 0x62
 800a99e:	d80a      	bhi.n	800a9b6 <_printf_i+0x32>
 800a9a0:	2f00      	cmp	r7, #0
 800a9a2:	f000 80d8 	beq.w	800ab56 <_printf_i+0x1d2>
 800a9a6:	2f58      	cmp	r7, #88	; 0x58
 800a9a8:	f000 80a3 	beq.w	800aaf2 <_printf_i+0x16e>
 800a9ac:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a9b0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800a9b4:	e03a      	b.n	800aa2c <_printf_i+0xa8>
 800a9b6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800a9ba:	2b15      	cmp	r3, #21
 800a9bc:	d8f6      	bhi.n	800a9ac <_printf_i+0x28>
 800a9be:	a101      	add	r1, pc, #4	; (adr r1, 800a9c4 <_printf_i+0x40>)
 800a9c0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a9c4:	0800aa1d 	.word	0x0800aa1d
 800a9c8:	0800aa31 	.word	0x0800aa31
 800a9cc:	0800a9ad 	.word	0x0800a9ad
 800a9d0:	0800a9ad 	.word	0x0800a9ad
 800a9d4:	0800a9ad 	.word	0x0800a9ad
 800a9d8:	0800a9ad 	.word	0x0800a9ad
 800a9dc:	0800aa31 	.word	0x0800aa31
 800a9e0:	0800a9ad 	.word	0x0800a9ad
 800a9e4:	0800a9ad 	.word	0x0800a9ad
 800a9e8:	0800a9ad 	.word	0x0800a9ad
 800a9ec:	0800a9ad 	.word	0x0800a9ad
 800a9f0:	0800ab3d 	.word	0x0800ab3d
 800a9f4:	0800aa61 	.word	0x0800aa61
 800a9f8:	0800ab1f 	.word	0x0800ab1f
 800a9fc:	0800a9ad 	.word	0x0800a9ad
 800aa00:	0800a9ad 	.word	0x0800a9ad
 800aa04:	0800ab5f 	.word	0x0800ab5f
 800aa08:	0800a9ad 	.word	0x0800a9ad
 800aa0c:	0800aa61 	.word	0x0800aa61
 800aa10:	0800a9ad 	.word	0x0800a9ad
 800aa14:	0800a9ad 	.word	0x0800a9ad
 800aa18:	0800ab27 	.word	0x0800ab27
 800aa1c:	682b      	ldr	r3, [r5, #0]
 800aa1e:	1d1a      	adds	r2, r3, #4
 800aa20:	681b      	ldr	r3, [r3, #0]
 800aa22:	602a      	str	r2, [r5, #0]
 800aa24:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800aa28:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800aa2c:	2301      	movs	r3, #1
 800aa2e:	e0a3      	b.n	800ab78 <_printf_i+0x1f4>
 800aa30:	6820      	ldr	r0, [r4, #0]
 800aa32:	6829      	ldr	r1, [r5, #0]
 800aa34:	0606      	lsls	r6, r0, #24
 800aa36:	f101 0304 	add.w	r3, r1, #4
 800aa3a:	d50a      	bpl.n	800aa52 <_printf_i+0xce>
 800aa3c:	680e      	ldr	r6, [r1, #0]
 800aa3e:	602b      	str	r3, [r5, #0]
 800aa40:	2e00      	cmp	r6, #0
 800aa42:	da03      	bge.n	800aa4c <_printf_i+0xc8>
 800aa44:	232d      	movs	r3, #45	; 0x2d
 800aa46:	4276      	negs	r6, r6
 800aa48:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800aa4c:	485e      	ldr	r0, [pc, #376]	; (800abc8 <_printf_i+0x244>)
 800aa4e:	230a      	movs	r3, #10
 800aa50:	e019      	b.n	800aa86 <_printf_i+0x102>
 800aa52:	680e      	ldr	r6, [r1, #0]
 800aa54:	602b      	str	r3, [r5, #0]
 800aa56:	f010 0f40 	tst.w	r0, #64	; 0x40
 800aa5a:	bf18      	it	ne
 800aa5c:	b236      	sxthne	r6, r6
 800aa5e:	e7ef      	b.n	800aa40 <_printf_i+0xbc>
 800aa60:	682b      	ldr	r3, [r5, #0]
 800aa62:	6820      	ldr	r0, [r4, #0]
 800aa64:	1d19      	adds	r1, r3, #4
 800aa66:	6029      	str	r1, [r5, #0]
 800aa68:	0601      	lsls	r1, r0, #24
 800aa6a:	d501      	bpl.n	800aa70 <_printf_i+0xec>
 800aa6c:	681e      	ldr	r6, [r3, #0]
 800aa6e:	e002      	b.n	800aa76 <_printf_i+0xf2>
 800aa70:	0646      	lsls	r6, r0, #25
 800aa72:	d5fb      	bpl.n	800aa6c <_printf_i+0xe8>
 800aa74:	881e      	ldrh	r6, [r3, #0]
 800aa76:	4854      	ldr	r0, [pc, #336]	; (800abc8 <_printf_i+0x244>)
 800aa78:	2f6f      	cmp	r7, #111	; 0x6f
 800aa7a:	bf0c      	ite	eq
 800aa7c:	2308      	moveq	r3, #8
 800aa7e:	230a      	movne	r3, #10
 800aa80:	2100      	movs	r1, #0
 800aa82:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800aa86:	6865      	ldr	r5, [r4, #4]
 800aa88:	60a5      	str	r5, [r4, #8]
 800aa8a:	2d00      	cmp	r5, #0
 800aa8c:	bfa2      	ittt	ge
 800aa8e:	6821      	ldrge	r1, [r4, #0]
 800aa90:	f021 0104 	bicge.w	r1, r1, #4
 800aa94:	6021      	strge	r1, [r4, #0]
 800aa96:	b90e      	cbnz	r6, 800aa9c <_printf_i+0x118>
 800aa98:	2d00      	cmp	r5, #0
 800aa9a:	d04d      	beq.n	800ab38 <_printf_i+0x1b4>
 800aa9c:	4615      	mov	r5, r2
 800aa9e:	fbb6 f1f3 	udiv	r1, r6, r3
 800aaa2:	fb03 6711 	mls	r7, r3, r1, r6
 800aaa6:	5dc7      	ldrb	r7, [r0, r7]
 800aaa8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800aaac:	4637      	mov	r7, r6
 800aaae:	42bb      	cmp	r3, r7
 800aab0:	460e      	mov	r6, r1
 800aab2:	d9f4      	bls.n	800aa9e <_printf_i+0x11a>
 800aab4:	2b08      	cmp	r3, #8
 800aab6:	d10b      	bne.n	800aad0 <_printf_i+0x14c>
 800aab8:	6823      	ldr	r3, [r4, #0]
 800aaba:	07de      	lsls	r6, r3, #31
 800aabc:	d508      	bpl.n	800aad0 <_printf_i+0x14c>
 800aabe:	6923      	ldr	r3, [r4, #16]
 800aac0:	6861      	ldr	r1, [r4, #4]
 800aac2:	4299      	cmp	r1, r3
 800aac4:	bfde      	ittt	le
 800aac6:	2330      	movle	r3, #48	; 0x30
 800aac8:	f805 3c01 	strble.w	r3, [r5, #-1]
 800aacc:	f105 35ff 	addle.w	r5, r5, #4294967295
 800aad0:	1b52      	subs	r2, r2, r5
 800aad2:	6122      	str	r2, [r4, #16]
 800aad4:	f8cd a000 	str.w	sl, [sp]
 800aad8:	464b      	mov	r3, r9
 800aada:	aa03      	add	r2, sp, #12
 800aadc:	4621      	mov	r1, r4
 800aade:	4640      	mov	r0, r8
 800aae0:	f7ff fee2 	bl	800a8a8 <_printf_common>
 800aae4:	3001      	adds	r0, #1
 800aae6:	d14c      	bne.n	800ab82 <_printf_i+0x1fe>
 800aae8:	f04f 30ff 	mov.w	r0, #4294967295
 800aaec:	b004      	add	sp, #16
 800aaee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aaf2:	4835      	ldr	r0, [pc, #212]	; (800abc8 <_printf_i+0x244>)
 800aaf4:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800aaf8:	6829      	ldr	r1, [r5, #0]
 800aafa:	6823      	ldr	r3, [r4, #0]
 800aafc:	f851 6b04 	ldr.w	r6, [r1], #4
 800ab00:	6029      	str	r1, [r5, #0]
 800ab02:	061d      	lsls	r5, r3, #24
 800ab04:	d514      	bpl.n	800ab30 <_printf_i+0x1ac>
 800ab06:	07df      	lsls	r7, r3, #31
 800ab08:	bf44      	itt	mi
 800ab0a:	f043 0320 	orrmi.w	r3, r3, #32
 800ab0e:	6023      	strmi	r3, [r4, #0]
 800ab10:	b91e      	cbnz	r6, 800ab1a <_printf_i+0x196>
 800ab12:	6823      	ldr	r3, [r4, #0]
 800ab14:	f023 0320 	bic.w	r3, r3, #32
 800ab18:	6023      	str	r3, [r4, #0]
 800ab1a:	2310      	movs	r3, #16
 800ab1c:	e7b0      	b.n	800aa80 <_printf_i+0xfc>
 800ab1e:	6823      	ldr	r3, [r4, #0]
 800ab20:	f043 0320 	orr.w	r3, r3, #32
 800ab24:	6023      	str	r3, [r4, #0]
 800ab26:	2378      	movs	r3, #120	; 0x78
 800ab28:	4828      	ldr	r0, [pc, #160]	; (800abcc <_printf_i+0x248>)
 800ab2a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800ab2e:	e7e3      	b.n	800aaf8 <_printf_i+0x174>
 800ab30:	0659      	lsls	r1, r3, #25
 800ab32:	bf48      	it	mi
 800ab34:	b2b6      	uxthmi	r6, r6
 800ab36:	e7e6      	b.n	800ab06 <_printf_i+0x182>
 800ab38:	4615      	mov	r5, r2
 800ab3a:	e7bb      	b.n	800aab4 <_printf_i+0x130>
 800ab3c:	682b      	ldr	r3, [r5, #0]
 800ab3e:	6826      	ldr	r6, [r4, #0]
 800ab40:	6961      	ldr	r1, [r4, #20]
 800ab42:	1d18      	adds	r0, r3, #4
 800ab44:	6028      	str	r0, [r5, #0]
 800ab46:	0635      	lsls	r5, r6, #24
 800ab48:	681b      	ldr	r3, [r3, #0]
 800ab4a:	d501      	bpl.n	800ab50 <_printf_i+0x1cc>
 800ab4c:	6019      	str	r1, [r3, #0]
 800ab4e:	e002      	b.n	800ab56 <_printf_i+0x1d2>
 800ab50:	0670      	lsls	r0, r6, #25
 800ab52:	d5fb      	bpl.n	800ab4c <_printf_i+0x1c8>
 800ab54:	8019      	strh	r1, [r3, #0]
 800ab56:	2300      	movs	r3, #0
 800ab58:	6123      	str	r3, [r4, #16]
 800ab5a:	4615      	mov	r5, r2
 800ab5c:	e7ba      	b.n	800aad4 <_printf_i+0x150>
 800ab5e:	682b      	ldr	r3, [r5, #0]
 800ab60:	1d1a      	adds	r2, r3, #4
 800ab62:	602a      	str	r2, [r5, #0]
 800ab64:	681d      	ldr	r5, [r3, #0]
 800ab66:	6862      	ldr	r2, [r4, #4]
 800ab68:	2100      	movs	r1, #0
 800ab6a:	4628      	mov	r0, r5
 800ab6c:	f7f5 fb58 	bl	8000220 <memchr>
 800ab70:	b108      	cbz	r0, 800ab76 <_printf_i+0x1f2>
 800ab72:	1b40      	subs	r0, r0, r5
 800ab74:	6060      	str	r0, [r4, #4]
 800ab76:	6863      	ldr	r3, [r4, #4]
 800ab78:	6123      	str	r3, [r4, #16]
 800ab7a:	2300      	movs	r3, #0
 800ab7c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ab80:	e7a8      	b.n	800aad4 <_printf_i+0x150>
 800ab82:	6923      	ldr	r3, [r4, #16]
 800ab84:	462a      	mov	r2, r5
 800ab86:	4649      	mov	r1, r9
 800ab88:	4640      	mov	r0, r8
 800ab8a:	47d0      	blx	sl
 800ab8c:	3001      	adds	r0, #1
 800ab8e:	d0ab      	beq.n	800aae8 <_printf_i+0x164>
 800ab90:	6823      	ldr	r3, [r4, #0]
 800ab92:	079b      	lsls	r3, r3, #30
 800ab94:	d413      	bmi.n	800abbe <_printf_i+0x23a>
 800ab96:	68e0      	ldr	r0, [r4, #12]
 800ab98:	9b03      	ldr	r3, [sp, #12]
 800ab9a:	4298      	cmp	r0, r3
 800ab9c:	bfb8      	it	lt
 800ab9e:	4618      	movlt	r0, r3
 800aba0:	e7a4      	b.n	800aaec <_printf_i+0x168>
 800aba2:	2301      	movs	r3, #1
 800aba4:	4632      	mov	r2, r6
 800aba6:	4649      	mov	r1, r9
 800aba8:	4640      	mov	r0, r8
 800abaa:	47d0      	blx	sl
 800abac:	3001      	adds	r0, #1
 800abae:	d09b      	beq.n	800aae8 <_printf_i+0x164>
 800abb0:	3501      	adds	r5, #1
 800abb2:	68e3      	ldr	r3, [r4, #12]
 800abb4:	9903      	ldr	r1, [sp, #12]
 800abb6:	1a5b      	subs	r3, r3, r1
 800abb8:	42ab      	cmp	r3, r5
 800abba:	dcf2      	bgt.n	800aba2 <_printf_i+0x21e>
 800abbc:	e7eb      	b.n	800ab96 <_printf_i+0x212>
 800abbe:	2500      	movs	r5, #0
 800abc0:	f104 0619 	add.w	r6, r4, #25
 800abc4:	e7f5      	b.n	800abb2 <_printf_i+0x22e>
 800abc6:	bf00      	nop
 800abc8:	0800cf7a 	.word	0x0800cf7a
 800abcc:	0800cf8b 	.word	0x0800cf8b

0800abd0 <iprintf>:
 800abd0:	b40f      	push	{r0, r1, r2, r3}
 800abd2:	4b0a      	ldr	r3, [pc, #40]	; (800abfc <iprintf+0x2c>)
 800abd4:	b513      	push	{r0, r1, r4, lr}
 800abd6:	681c      	ldr	r4, [r3, #0]
 800abd8:	b124      	cbz	r4, 800abe4 <iprintf+0x14>
 800abda:	69a3      	ldr	r3, [r4, #24]
 800abdc:	b913      	cbnz	r3, 800abe4 <iprintf+0x14>
 800abde:	4620      	mov	r0, r4
 800abe0:	f001 f8da 	bl	800bd98 <__sinit>
 800abe4:	ab05      	add	r3, sp, #20
 800abe6:	9a04      	ldr	r2, [sp, #16]
 800abe8:	68a1      	ldr	r1, [r4, #8]
 800abea:	9301      	str	r3, [sp, #4]
 800abec:	4620      	mov	r0, r4
 800abee:	f001 fe97 	bl	800c920 <_vfiprintf_r>
 800abf2:	b002      	add	sp, #8
 800abf4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800abf8:	b004      	add	sp, #16
 800abfa:	4770      	bx	lr
 800abfc:	20000074 	.word	0x20000074

0800ac00 <_puts_r>:
 800ac00:	b570      	push	{r4, r5, r6, lr}
 800ac02:	460e      	mov	r6, r1
 800ac04:	4605      	mov	r5, r0
 800ac06:	b118      	cbz	r0, 800ac10 <_puts_r+0x10>
 800ac08:	6983      	ldr	r3, [r0, #24]
 800ac0a:	b90b      	cbnz	r3, 800ac10 <_puts_r+0x10>
 800ac0c:	f001 f8c4 	bl	800bd98 <__sinit>
 800ac10:	69ab      	ldr	r3, [r5, #24]
 800ac12:	68ac      	ldr	r4, [r5, #8]
 800ac14:	b913      	cbnz	r3, 800ac1c <_puts_r+0x1c>
 800ac16:	4628      	mov	r0, r5
 800ac18:	f001 f8be 	bl	800bd98 <__sinit>
 800ac1c:	4b2c      	ldr	r3, [pc, #176]	; (800acd0 <_puts_r+0xd0>)
 800ac1e:	429c      	cmp	r4, r3
 800ac20:	d120      	bne.n	800ac64 <_puts_r+0x64>
 800ac22:	686c      	ldr	r4, [r5, #4]
 800ac24:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ac26:	07db      	lsls	r3, r3, #31
 800ac28:	d405      	bmi.n	800ac36 <_puts_r+0x36>
 800ac2a:	89a3      	ldrh	r3, [r4, #12]
 800ac2c:	0598      	lsls	r0, r3, #22
 800ac2e:	d402      	bmi.n	800ac36 <_puts_r+0x36>
 800ac30:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ac32:	f001 f954 	bl	800bede <__retarget_lock_acquire_recursive>
 800ac36:	89a3      	ldrh	r3, [r4, #12]
 800ac38:	0719      	lsls	r1, r3, #28
 800ac3a:	d51d      	bpl.n	800ac78 <_puts_r+0x78>
 800ac3c:	6923      	ldr	r3, [r4, #16]
 800ac3e:	b1db      	cbz	r3, 800ac78 <_puts_r+0x78>
 800ac40:	3e01      	subs	r6, #1
 800ac42:	68a3      	ldr	r3, [r4, #8]
 800ac44:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800ac48:	3b01      	subs	r3, #1
 800ac4a:	60a3      	str	r3, [r4, #8]
 800ac4c:	bb39      	cbnz	r1, 800ac9e <_puts_r+0x9e>
 800ac4e:	2b00      	cmp	r3, #0
 800ac50:	da38      	bge.n	800acc4 <_puts_r+0xc4>
 800ac52:	4622      	mov	r2, r4
 800ac54:	210a      	movs	r1, #10
 800ac56:	4628      	mov	r0, r5
 800ac58:	f000 f848 	bl	800acec <__swbuf_r>
 800ac5c:	3001      	adds	r0, #1
 800ac5e:	d011      	beq.n	800ac84 <_puts_r+0x84>
 800ac60:	250a      	movs	r5, #10
 800ac62:	e011      	b.n	800ac88 <_puts_r+0x88>
 800ac64:	4b1b      	ldr	r3, [pc, #108]	; (800acd4 <_puts_r+0xd4>)
 800ac66:	429c      	cmp	r4, r3
 800ac68:	d101      	bne.n	800ac6e <_puts_r+0x6e>
 800ac6a:	68ac      	ldr	r4, [r5, #8]
 800ac6c:	e7da      	b.n	800ac24 <_puts_r+0x24>
 800ac6e:	4b1a      	ldr	r3, [pc, #104]	; (800acd8 <_puts_r+0xd8>)
 800ac70:	429c      	cmp	r4, r3
 800ac72:	bf08      	it	eq
 800ac74:	68ec      	ldreq	r4, [r5, #12]
 800ac76:	e7d5      	b.n	800ac24 <_puts_r+0x24>
 800ac78:	4621      	mov	r1, r4
 800ac7a:	4628      	mov	r0, r5
 800ac7c:	f000 f888 	bl	800ad90 <__swsetup_r>
 800ac80:	2800      	cmp	r0, #0
 800ac82:	d0dd      	beq.n	800ac40 <_puts_r+0x40>
 800ac84:	f04f 35ff 	mov.w	r5, #4294967295
 800ac88:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ac8a:	07da      	lsls	r2, r3, #31
 800ac8c:	d405      	bmi.n	800ac9a <_puts_r+0x9a>
 800ac8e:	89a3      	ldrh	r3, [r4, #12]
 800ac90:	059b      	lsls	r3, r3, #22
 800ac92:	d402      	bmi.n	800ac9a <_puts_r+0x9a>
 800ac94:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ac96:	f001 f923 	bl	800bee0 <__retarget_lock_release_recursive>
 800ac9a:	4628      	mov	r0, r5
 800ac9c:	bd70      	pop	{r4, r5, r6, pc}
 800ac9e:	2b00      	cmp	r3, #0
 800aca0:	da04      	bge.n	800acac <_puts_r+0xac>
 800aca2:	69a2      	ldr	r2, [r4, #24]
 800aca4:	429a      	cmp	r2, r3
 800aca6:	dc06      	bgt.n	800acb6 <_puts_r+0xb6>
 800aca8:	290a      	cmp	r1, #10
 800acaa:	d004      	beq.n	800acb6 <_puts_r+0xb6>
 800acac:	6823      	ldr	r3, [r4, #0]
 800acae:	1c5a      	adds	r2, r3, #1
 800acb0:	6022      	str	r2, [r4, #0]
 800acb2:	7019      	strb	r1, [r3, #0]
 800acb4:	e7c5      	b.n	800ac42 <_puts_r+0x42>
 800acb6:	4622      	mov	r2, r4
 800acb8:	4628      	mov	r0, r5
 800acba:	f000 f817 	bl	800acec <__swbuf_r>
 800acbe:	3001      	adds	r0, #1
 800acc0:	d1bf      	bne.n	800ac42 <_puts_r+0x42>
 800acc2:	e7df      	b.n	800ac84 <_puts_r+0x84>
 800acc4:	6823      	ldr	r3, [r4, #0]
 800acc6:	250a      	movs	r5, #10
 800acc8:	1c5a      	adds	r2, r3, #1
 800acca:	6022      	str	r2, [r4, #0]
 800accc:	701d      	strb	r5, [r3, #0]
 800acce:	e7db      	b.n	800ac88 <_puts_r+0x88>
 800acd0:	0800d04c 	.word	0x0800d04c
 800acd4:	0800d06c 	.word	0x0800d06c
 800acd8:	0800d02c 	.word	0x0800d02c

0800acdc <puts>:
 800acdc:	4b02      	ldr	r3, [pc, #8]	; (800ace8 <puts+0xc>)
 800acde:	4601      	mov	r1, r0
 800ace0:	6818      	ldr	r0, [r3, #0]
 800ace2:	f7ff bf8d 	b.w	800ac00 <_puts_r>
 800ace6:	bf00      	nop
 800ace8:	20000074 	.word	0x20000074

0800acec <__swbuf_r>:
 800acec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800acee:	460e      	mov	r6, r1
 800acf0:	4614      	mov	r4, r2
 800acf2:	4605      	mov	r5, r0
 800acf4:	b118      	cbz	r0, 800acfe <__swbuf_r+0x12>
 800acf6:	6983      	ldr	r3, [r0, #24]
 800acf8:	b90b      	cbnz	r3, 800acfe <__swbuf_r+0x12>
 800acfa:	f001 f84d 	bl	800bd98 <__sinit>
 800acfe:	4b21      	ldr	r3, [pc, #132]	; (800ad84 <__swbuf_r+0x98>)
 800ad00:	429c      	cmp	r4, r3
 800ad02:	d12b      	bne.n	800ad5c <__swbuf_r+0x70>
 800ad04:	686c      	ldr	r4, [r5, #4]
 800ad06:	69a3      	ldr	r3, [r4, #24]
 800ad08:	60a3      	str	r3, [r4, #8]
 800ad0a:	89a3      	ldrh	r3, [r4, #12]
 800ad0c:	071a      	lsls	r2, r3, #28
 800ad0e:	d52f      	bpl.n	800ad70 <__swbuf_r+0x84>
 800ad10:	6923      	ldr	r3, [r4, #16]
 800ad12:	b36b      	cbz	r3, 800ad70 <__swbuf_r+0x84>
 800ad14:	6923      	ldr	r3, [r4, #16]
 800ad16:	6820      	ldr	r0, [r4, #0]
 800ad18:	1ac0      	subs	r0, r0, r3
 800ad1a:	6963      	ldr	r3, [r4, #20]
 800ad1c:	b2f6      	uxtb	r6, r6
 800ad1e:	4283      	cmp	r3, r0
 800ad20:	4637      	mov	r7, r6
 800ad22:	dc04      	bgt.n	800ad2e <__swbuf_r+0x42>
 800ad24:	4621      	mov	r1, r4
 800ad26:	4628      	mov	r0, r5
 800ad28:	f000 ffa2 	bl	800bc70 <_fflush_r>
 800ad2c:	bb30      	cbnz	r0, 800ad7c <__swbuf_r+0x90>
 800ad2e:	68a3      	ldr	r3, [r4, #8]
 800ad30:	3b01      	subs	r3, #1
 800ad32:	60a3      	str	r3, [r4, #8]
 800ad34:	6823      	ldr	r3, [r4, #0]
 800ad36:	1c5a      	adds	r2, r3, #1
 800ad38:	6022      	str	r2, [r4, #0]
 800ad3a:	701e      	strb	r6, [r3, #0]
 800ad3c:	6963      	ldr	r3, [r4, #20]
 800ad3e:	3001      	adds	r0, #1
 800ad40:	4283      	cmp	r3, r0
 800ad42:	d004      	beq.n	800ad4e <__swbuf_r+0x62>
 800ad44:	89a3      	ldrh	r3, [r4, #12]
 800ad46:	07db      	lsls	r3, r3, #31
 800ad48:	d506      	bpl.n	800ad58 <__swbuf_r+0x6c>
 800ad4a:	2e0a      	cmp	r6, #10
 800ad4c:	d104      	bne.n	800ad58 <__swbuf_r+0x6c>
 800ad4e:	4621      	mov	r1, r4
 800ad50:	4628      	mov	r0, r5
 800ad52:	f000 ff8d 	bl	800bc70 <_fflush_r>
 800ad56:	b988      	cbnz	r0, 800ad7c <__swbuf_r+0x90>
 800ad58:	4638      	mov	r0, r7
 800ad5a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ad5c:	4b0a      	ldr	r3, [pc, #40]	; (800ad88 <__swbuf_r+0x9c>)
 800ad5e:	429c      	cmp	r4, r3
 800ad60:	d101      	bne.n	800ad66 <__swbuf_r+0x7a>
 800ad62:	68ac      	ldr	r4, [r5, #8]
 800ad64:	e7cf      	b.n	800ad06 <__swbuf_r+0x1a>
 800ad66:	4b09      	ldr	r3, [pc, #36]	; (800ad8c <__swbuf_r+0xa0>)
 800ad68:	429c      	cmp	r4, r3
 800ad6a:	bf08      	it	eq
 800ad6c:	68ec      	ldreq	r4, [r5, #12]
 800ad6e:	e7ca      	b.n	800ad06 <__swbuf_r+0x1a>
 800ad70:	4621      	mov	r1, r4
 800ad72:	4628      	mov	r0, r5
 800ad74:	f000 f80c 	bl	800ad90 <__swsetup_r>
 800ad78:	2800      	cmp	r0, #0
 800ad7a:	d0cb      	beq.n	800ad14 <__swbuf_r+0x28>
 800ad7c:	f04f 37ff 	mov.w	r7, #4294967295
 800ad80:	e7ea      	b.n	800ad58 <__swbuf_r+0x6c>
 800ad82:	bf00      	nop
 800ad84:	0800d04c 	.word	0x0800d04c
 800ad88:	0800d06c 	.word	0x0800d06c
 800ad8c:	0800d02c 	.word	0x0800d02c

0800ad90 <__swsetup_r>:
 800ad90:	4b32      	ldr	r3, [pc, #200]	; (800ae5c <__swsetup_r+0xcc>)
 800ad92:	b570      	push	{r4, r5, r6, lr}
 800ad94:	681d      	ldr	r5, [r3, #0]
 800ad96:	4606      	mov	r6, r0
 800ad98:	460c      	mov	r4, r1
 800ad9a:	b125      	cbz	r5, 800ada6 <__swsetup_r+0x16>
 800ad9c:	69ab      	ldr	r3, [r5, #24]
 800ad9e:	b913      	cbnz	r3, 800ada6 <__swsetup_r+0x16>
 800ada0:	4628      	mov	r0, r5
 800ada2:	f000 fff9 	bl	800bd98 <__sinit>
 800ada6:	4b2e      	ldr	r3, [pc, #184]	; (800ae60 <__swsetup_r+0xd0>)
 800ada8:	429c      	cmp	r4, r3
 800adaa:	d10f      	bne.n	800adcc <__swsetup_r+0x3c>
 800adac:	686c      	ldr	r4, [r5, #4]
 800adae:	89a3      	ldrh	r3, [r4, #12]
 800adb0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800adb4:	0719      	lsls	r1, r3, #28
 800adb6:	d42c      	bmi.n	800ae12 <__swsetup_r+0x82>
 800adb8:	06dd      	lsls	r5, r3, #27
 800adba:	d411      	bmi.n	800ade0 <__swsetup_r+0x50>
 800adbc:	2309      	movs	r3, #9
 800adbe:	6033      	str	r3, [r6, #0]
 800adc0:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800adc4:	81a3      	strh	r3, [r4, #12]
 800adc6:	f04f 30ff 	mov.w	r0, #4294967295
 800adca:	e03e      	b.n	800ae4a <__swsetup_r+0xba>
 800adcc:	4b25      	ldr	r3, [pc, #148]	; (800ae64 <__swsetup_r+0xd4>)
 800adce:	429c      	cmp	r4, r3
 800add0:	d101      	bne.n	800add6 <__swsetup_r+0x46>
 800add2:	68ac      	ldr	r4, [r5, #8]
 800add4:	e7eb      	b.n	800adae <__swsetup_r+0x1e>
 800add6:	4b24      	ldr	r3, [pc, #144]	; (800ae68 <__swsetup_r+0xd8>)
 800add8:	429c      	cmp	r4, r3
 800adda:	bf08      	it	eq
 800addc:	68ec      	ldreq	r4, [r5, #12]
 800adde:	e7e6      	b.n	800adae <__swsetup_r+0x1e>
 800ade0:	0758      	lsls	r0, r3, #29
 800ade2:	d512      	bpl.n	800ae0a <__swsetup_r+0x7a>
 800ade4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ade6:	b141      	cbz	r1, 800adfa <__swsetup_r+0x6a>
 800ade8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800adec:	4299      	cmp	r1, r3
 800adee:	d002      	beq.n	800adf6 <__swsetup_r+0x66>
 800adf0:	4630      	mov	r0, r6
 800adf2:	f001 fc8b 	bl	800c70c <_free_r>
 800adf6:	2300      	movs	r3, #0
 800adf8:	6363      	str	r3, [r4, #52]	; 0x34
 800adfa:	89a3      	ldrh	r3, [r4, #12]
 800adfc:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800ae00:	81a3      	strh	r3, [r4, #12]
 800ae02:	2300      	movs	r3, #0
 800ae04:	6063      	str	r3, [r4, #4]
 800ae06:	6923      	ldr	r3, [r4, #16]
 800ae08:	6023      	str	r3, [r4, #0]
 800ae0a:	89a3      	ldrh	r3, [r4, #12]
 800ae0c:	f043 0308 	orr.w	r3, r3, #8
 800ae10:	81a3      	strh	r3, [r4, #12]
 800ae12:	6923      	ldr	r3, [r4, #16]
 800ae14:	b94b      	cbnz	r3, 800ae2a <__swsetup_r+0x9a>
 800ae16:	89a3      	ldrh	r3, [r4, #12]
 800ae18:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800ae1c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ae20:	d003      	beq.n	800ae2a <__swsetup_r+0x9a>
 800ae22:	4621      	mov	r1, r4
 800ae24:	4630      	mov	r0, r6
 800ae26:	f001 f881 	bl	800bf2c <__smakebuf_r>
 800ae2a:	89a0      	ldrh	r0, [r4, #12]
 800ae2c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800ae30:	f010 0301 	ands.w	r3, r0, #1
 800ae34:	d00a      	beq.n	800ae4c <__swsetup_r+0xbc>
 800ae36:	2300      	movs	r3, #0
 800ae38:	60a3      	str	r3, [r4, #8]
 800ae3a:	6963      	ldr	r3, [r4, #20]
 800ae3c:	425b      	negs	r3, r3
 800ae3e:	61a3      	str	r3, [r4, #24]
 800ae40:	6923      	ldr	r3, [r4, #16]
 800ae42:	b943      	cbnz	r3, 800ae56 <__swsetup_r+0xc6>
 800ae44:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800ae48:	d1ba      	bne.n	800adc0 <__swsetup_r+0x30>
 800ae4a:	bd70      	pop	{r4, r5, r6, pc}
 800ae4c:	0781      	lsls	r1, r0, #30
 800ae4e:	bf58      	it	pl
 800ae50:	6963      	ldrpl	r3, [r4, #20]
 800ae52:	60a3      	str	r3, [r4, #8]
 800ae54:	e7f4      	b.n	800ae40 <__swsetup_r+0xb0>
 800ae56:	2000      	movs	r0, #0
 800ae58:	e7f7      	b.n	800ae4a <__swsetup_r+0xba>
 800ae5a:	bf00      	nop
 800ae5c:	20000074 	.word	0x20000074
 800ae60:	0800d04c 	.word	0x0800d04c
 800ae64:	0800d06c 	.word	0x0800d06c
 800ae68:	0800d02c 	.word	0x0800d02c

0800ae6c <quorem>:
 800ae6c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ae70:	6903      	ldr	r3, [r0, #16]
 800ae72:	690c      	ldr	r4, [r1, #16]
 800ae74:	42a3      	cmp	r3, r4
 800ae76:	4607      	mov	r7, r0
 800ae78:	f2c0 8081 	blt.w	800af7e <quorem+0x112>
 800ae7c:	3c01      	subs	r4, #1
 800ae7e:	f101 0814 	add.w	r8, r1, #20
 800ae82:	f100 0514 	add.w	r5, r0, #20
 800ae86:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ae8a:	9301      	str	r3, [sp, #4]
 800ae8c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800ae90:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ae94:	3301      	adds	r3, #1
 800ae96:	429a      	cmp	r2, r3
 800ae98:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800ae9c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800aea0:	fbb2 f6f3 	udiv	r6, r2, r3
 800aea4:	d331      	bcc.n	800af0a <quorem+0x9e>
 800aea6:	f04f 0e00 	mov.w	lr, #0
 800aeaa:	4640      	mov	r0, r8
 800aeac:	46ac      	mov	ip, r5
 800aeae:	46f2      	mov	sl, lr
 800aeb0:	f850 2b04 	ldr.w	r2, [r0], #4
 800aeb4:	b293      	uxth	r3, r2
 800aeb6:	fb06 e303 	mla	r3, r6, r3, lr
 800aeba:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800aebe:	b29b      	uxth	r3, r3
 800aec0:	ebaa 0303 	sub.w	r3, sl, r3
 800aec4:	f8dc a000 	ldr.w	sl, [ip]
 800aec8:	0c12      	lsrs	r2, r2, #16
 800aeca:	fa13 f38a 	uxtah	r3, r3, sl
 800aece:	fb06 e202 	mla	r2, r6, r2, lr
 800aed2:	9300      	str	r3, [sp, #0]
 800aed4:	9b00      	ldr	r3, [sp, #0]
 800aed6:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800aeda:	b292      	uxth	r2, r2
 800aedc:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800aee0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800aee4:	f8bd 3000 	ldrh.w	r3, [sp]
 800aee8:	4581      	cmp	r9, r0
 800aeea:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800aeee:	f84c 3b04 	str.w	r3, [ip], #4
 800aef2:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800aef6:	d2db      	bcs.n	800aeb0 <quorem+0x44>
 800aef8:	f855 300b 	ldr.w	r3, [r5, fp]
 800aefc:	b92b      	cbnz	r3, 800af0a <quorem+0x9e>
 800aefe:	9b01      	ldr	r3, [sp, #4]
 800af00:	3b04      	subs	r3, #4
 800af02:	429d      	cmp	r5, r3
 800af04:	461a      	mov	r2, r3
 800af06:	d32e      	bcc.n	800af66 <quorem+0xfa>
 800af08:	613c      	str	r4, [r7, #16]
 800af0a:	4638      	mov	r0, r7
 800af0c:	f001 fae6 	bl	800c4dc <__mcmp>
 800af10:	2800      	cmp	r0, #0
 800af12:	db24      	blt.n	800af5e <quorem+0xf2>
 800af14:	3601      	adds	r6, #1
 800af16:	4628      	mov	r0, r5
 800af18:	f04f 0c00 	mov.w	ip, #0
 800af1c:	f858 2b04 	ldr.w	r2, [r8], #4
 800af20:	f8d0 e000 	ldr.w	lr, [r0]
 800af24:	b293      	uxth	r3, r2
 800af26:	ebac 0303 	sub.w	r3, ip, r3
 800af2a:	0c12      	lsrs	r2, r2, #16
 800af2c:	fa13 f38e 	uxtah	r3, r3, lr
 800af30:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800af34:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800af38:	b29b      	uxth	r3, r3
 800af3a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800af3e:	45c1      	cmp	r9, r8
 800af40:	f840 3b04 	str.w	r3, [r0], #4
 800af44:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800af48:	d2e8      	bcs.n	800af1c <quorem+0xb0>
 800af4a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800af4e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800af52:	b922      	cbnz	r2, 800af5e <quorem+0xf2>
 800af54:	3b04      	subs	r3, #4
 800af56:	429d      	cmp	r5, r3
 800af58:	461a      	mov	r2, r3
 800af5a:	d30a      	bcc.n	800af72 <quorem+0x106>
 800af5c:	613c      	str	r4, [r7, #16]
 800af5e:	4630      	mov	r0, r6
 800af60:	b003      	add	sp, #12
 800af62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800af66:	6812      	ldr	r2, [r2, #0]
 800af68:	3b04      	subs	r3, #4
 800af6a:	2a00      	cmp	r2, #0
 800af6c:	d1cc      	bne.n	800af08 <quorem+0x9c>
 800af6e:	3c01      	subs	r4, #1
 800af70:	e7c7      	b.n	800af02 <quorem+0x96>
 800af72:	6812      	ldr	r2, [r2, #0]
 800af74:	3b04      	subs	r3, #4
 800af76:	2a00      	cmp	r2, #0
 800af78:	d1f0      	bne.n	800af5c <quorem+0xf0>
 800af7a:	3c01      	subs	r4, #1
 800af7c:	e7eb      	b.n	800af56 <quorem+0xea>
 800af7e:	2000      	movs	r0, #0
 800af80:	e7ee      	b.n	800af60 <quorem+0xf4>
 800af82:	0000      	movs	r0, r0
 800af84:	0000      	movs	r0, r0
	...

0800af88 <_dtoa_r>:
 800af88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800af8c:	ed2d 8b04 	vpush	{d8-d9}
 800af90:	ec57 6b10 	vmov	r6, r7, d0
 800af94:	b093      	sub	sp, #76	; 0x4c
 800af96:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800af98:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800af9c:	9106      	str	r1, [sp, #24]
 800af9e:	ee10 aa10 	vmov	sl, s0
 800afa2:	4604      	mov	r4, r0
 800afa4:	9209      	str	r2, [sp, #36]	; 0x24
 800afa6:	930c      	str	r3, [sp, #48]	; 0x30
 800afa8:	46bb      	mov	fp, r7
 800afaa:	b975      	cbnz	r5, 800afca <_dtoa_r+0x42>
 800afac:	2010      	movs	r0, #16
 800afae:	f000 fffd 	bl	800bfac <malloc>
 800afb2:	4602      	mov	r2, r0
 800afb4:	6260      	str	r0, [r4, #36]	; 0x24
 800afb6:	b920      	cbnz	r0, 800afc2 <_dtoa_r+0x3a>
 800afb8:	4ba7      	ldr	r3, [pc, #668]	; (800b258 <_dtoa_r+0x2d0>)
 800afba:	21ea      	movs	r1, #234	; 0xea
 800afbc:	48a7      	ldr	r0, [pc, #668]	; (800b25c <_dtoa_r+0x2d4>)
 800afbe:	f001 fe45 	bl	800cc4c <__assert_func>
 800afc2:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800afc6:	6005      	str	r5, [r0, #0]
 800afc8:	60c5      	str	r5, [r0, #12]
 800afca:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800afcc:	6819      	ldr	r1, [r3, #0]
 800afce:	b151      	cbz	r1, 800afe6 <_dtoa_r+0x5e>
 800afd0:	685a      	ldr	r2, [r3, #4]
 800afd2:	604a      	str	r2, [r1, #4]
 800afd4:	2301      	movs	r3, #1
 800afd6:	4093      	lsls	r3, r2
 800afd8:	608b      	str	r3, [r1, #8]
 800afda:	4620      	mov	r0, r4
 800afdc:	f001 f83c 	bl	800c058 <_Bfree>
 800afe0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800afe2:	2200      	movs	r2, #0
 800afe4:	601a      	str	r2, [r3, #0]
 800afe6:	1e3b      	subs	r3, r7, #0
 800afe8:	bfaa      	itet	ge
 800afea:	2300      	movge	r3, #0
 800afec:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800aff0:	f8c8 3000 	strge.w	r3, [r8]
 800aff4:	4b9a      	ldr	r3, [pc, #616]	; (800b260 <_dtoa_r+0x2d8>)
 800aff6:	bfbc      	itt	lt
 800aff8:	2201      	movlt	r2, #1
 800affa:	f8c8 2000 	strlt.w	r2, [r8]
 800affe:	ea33 030b 	bics.w	r3, r3, fp
 800b002:	d11b      	bne.n	800b03c <_dtoa_r+0xb4>
 800b004:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b006:	f242 730f 	movw	r3, #9999	; 0x270f
 800b00a:	6013      	str	r3, [r2, #0]
 800b00c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b010:	4333      	orrs	r3, r6
 800b012:	f000 8592 	beq.w	800bb3a <_dtoa_r+0xbb2>
 800b016:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b018:	b963      	cbnz	r3, 800b034 <_dtoa_r+0xac>
 800b01a:	4b92      	ldr	r3, [pc, #584]	; (800b264 <_dtoa_r+0x2dc>)
 800b01c:	e022      	b.n	800b064 <_dtoa_r+0xdc>
 800b01e:	4b92      	ldr	r3, [pc, #584]	; (800b268 <_dtoa_r+0x2e0>)
 800b020:	9301      	str	r3, [sp, #4]
 800b022:	3308      	adds	r3, #8
 800b024:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800b026:	6013      	str	r3, [r2, #0]
 800b028:	9801      	ldr	r0, [sp, #4]
 800b02a:	b013      	add	sp, #76	; 0x4c
 800b02c:	ecbd 8b04 	vpop	{d8-d9}
 800b030:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b034:	4b8b      	ldr	r3, [pc, #556]	; (800b264 <_dtoa_r+0x2dc>)
 800b036:	9301      	str	r3, [sp, #4]
 800b038:	3303      	adds	r3, #3
 800b03a:	e7f3      	b.n	800b024 <_dtoa_r+0x9c>
 800b03c:	2200      	movs	r2, #0
 800b03e:	2300      	movs	r3, #0
 800b040:	4650      	mov	r0, sl
 800b042:	4659      	mov	r1, fp
 800b044:	f7f5 fd60 	bl	8000b08 <__aeabi_dcmpeq>
 800b048:	ec4b ab19 	vmov	d9, sl, fp
 800b04c:	4680      	mov	r8, r0
 800b04e:	b158      	cbz	r0, 800b068 <_dtoa_r+0xe0>
 800b050:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b052:	2301      	movs	r3, #1
 800b054:	6013      	str	r3, [r2, #0]
 800b056:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b058:	2b00      	cmp	r3, #0
 800b05a:	f000 856b 	beq.w	800bb34 <_dtoa_r+0xbac>
 800b05e:	4883      	ldr	r0, [pc, #524]	; (800b26c <_dtoa_r+0x2e4>)
 800b060:	6018      	str	r0, [r3, #0]
 800b062:	1e43      	subs	r3, r0, #1
 800b064:	9301      	str	r3, [sp, #4]
 800b066:	e7df      	b.n	800b028 <_dtoa_r+0xa0>
 800b068:	ec4b ab10 	vmov	d0, sl, fp
 800b06c:	aa10      	add	r2, sp, #64	; 0x40
 800b06e:	a911      	add	r1, sp, #68	; 0x44
 800b070:	4620      	mov	r0, r4
 800b072:	f001 fad9 	bl	800c628 <__d2b>
 800b076:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800b07a:	ee08 0a10 	vmov	s16, r0
 800b07e:	2d00      	cmp	r5, #0
 800b080:	f000 8084 	beq.w	800b18c <_dtoa_r+0x204>
 800b084:	ee19 3a90 	vmov	r3, s19
 800b088:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b08c:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800b090:	4656      	mov	r6, sl
 800b092:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800b096:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800b09a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800b09e:	4b74      	ldr	r3, [pc, #464]	; (800b270 <_dtoa_r+0x2e8>)
 800b0a0:	2200      	movs	r2, #0
 800b0a2:	4630      	mov	r0, r6
 800b0a4:	4639      	mov	r1, r7
 800b0a6:	f7f5 f90f 	bl	80002c8 <__aeabi_dsub>
 800b0aa:	a365      	add	r3, pc, #404	; (adr r3, 800b240 <_dtoa_r+0x2b8>)
 800b0ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b0b0:	f7f5 fac2 	bl	8000638 <__aeabi_dmul>
 800b0b4:	a364      	add	r3, pc, #400	; (adr r3, 800b248 <_dtoa_r+0x2c0>)
 800b0b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b0ba:	f7f5 f907 	bl	80002cc <__adddf3>
 800b0be:	4606      	mov	r6, r0
 800b0c0:	4628      	mov	r0, r5
 800b0c2:	460f      	mov	r7, r1
 800b0c4:	f7f5 fa4e 	bl	8000564 <__aeabi_i2d>
 800b0c8:	a361      	add	r3, pc, #388	; (adr r3, 800b250 <_dtoa_r+0x2c8>)
 800b0ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b0ce:	f7f5 fab3 	bl	8000638 <__aeabi_dmul>
 800b0d2:	4602      	mov	r2, r0
 800b0d4:	460b      	mov	r3, r1
 800b0d6:	4630      	mov	r0, r6
 800b0d8:	4639      	mov	r1, r7
 800b0da:	f7f5 f8f7 	bl	80002cc <__adddf3>
 800b0de:	4606      	mov	r6, r0
 800b0e0:	460f      	mov	r7, r1
 800b0e2:	f7f5 fd59 	bl	8000b98 <__aeabi_d2iz>
 800b0e6:	2200      	movs	r2, #0
 800b0e8:	9000      	str	r0, [sp, #0]
 800b0ea:	2300      	movs	r3, #0
 800b0ec:	4630      	mov	r0, r6
 800b0ee:	4639      	mov	r1, r7
 800b0f0:	f7f5 fd14 	bl	8000b1c <__aeabi_dcmplt>
 800b0f4:	b150      	cbz	r0, 800b10c <_dtoa_r+0x184>
 800b0f6:	9800      	ldr	r0, [sp, #0]
 800b0f8:	f7f5 fa34 	bl	8000564 <__aeabi_i2d>
 800b0fc:	4632      	mov	r2, r6
 800b0fe:	463b      	mov	r3, r7
 800b100:	f7f5 fd02 	bl	8000b08 <__aeabi_dcmpeq>
 800b104:	b910      	cbnz	r0, 800b10c <_dtoa_r+0x184>
 800b106:	9b00      	ldr	r3, [sp, #0]
 800b108:	3b01      	subs	r3, #1
 800b10a:	9300      	str	r3, [sp, #0]
 800b10c:	9b00      	ldr	r3, [sp, #0]
 800b10e:	2b16      	cmp	r3, #22
 800b110:	d85a      	bhi.n	800b1c8 <_dtoa_r+0x240>
 800b112:	9a00      	ldr	r2, [sp, #0]
 800b114:	4b57      	ldr	r3, [pc, #348]	; (800b274 <_dtoa_r+0x2ec>)
 800b116:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b11a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b11e:	ec51 0b19 	vmov	r0, r1, d9
 800b122:	f7f5 fcfb 	bl	8000b1c <__aeabi_dcmplt>
 800b126:	2800      	cmp	r0, #0
 800b128:	d050      	beq.n	800b1cc <_dtoa_r+0x244>
 800b12a:	9b00      	ldr	r3, [sp, #0]
 800b12c:	3b01      	subs	r3, #1
 800b12e:	9300      	str	r3, [sp, #0]
 800b130:	2300      	movs	r3, #0
 800b132:	930b      	str	r3, [sp, #44]	; 0x2c
 800b134:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b136:	1b5d      	subs	r5, r3, r5
 800b138:	1e6b      	subs	r3, r5, #1
 800b13a:	9305      	str	r3, [sp, #20]
 800b13c:	bf45      	ittet	mi
 800b13e:	f1c5 0301 	rsbmi	r3, r5, #1
 800b142:	9304      	strmi	r3, [sp, #16]
 800b144:	2300      	movpl	r3, #0
 800b146:	2300      	movmi	r3, #0
 800b148:	bf4c      	ite	mi
 800b14a:	9305      	strmi	r3, [sp, #20]
 800b14c:	9304      	strpl	r3, [sp, #16]
 800b14e:	9b00      	ldr	r3, [sp, #0]
 800b150:	2b00      	cmp	r3, #0
 800b152:	db3d      	blt.n	800b1d0 <_dtoa_r+0x248>
 800b154:	9b05      	ldr	r3, [sp, #20]
 800b156:	9a00      	ldr	r2, [sp, #0]
 800b158:	920a      	str	r2, [sp, #40]	; 0x28
 800b15a:	4413      	add	r3, r2
 800b15c:	9305      	str	r3, [sp, #20]
 800b15e:	2300      	movs	r3, #0
 800b160:	9307      	str	r3, [sp, #28]
 800b162:	9b06      	ldr	r3, [sp, #24]
 800b164:	2b09      	cmp	r3, #9
 800b166:	f200 8089 	bhi.w	800b27c <_dtoa_r+0x2f4>
 800b16a:	2b05      	cmp	r3, #5
 800b16c:	bfc4      	itt	gt
 800b16e:	3b04      	subgt	r3, #4
 800b170:	9306      	strgt	r3, [sp, #24]
 800b172:	9b06      	ldr	r3, [sp, #24]
 800b174:	f1a3 0302 	sub.w	r3, r3, #2
 800b178:	bfcc      	ite	gt
 800b17a:	2500      	movgt	r5, #0
 800b17c:	2501      	movle	r5, #1
 800b17e:	2b03      	cmp	r3, #3
 800b180:	f200 8087 	bhi.w	800b292 <_dtoa_r+0x30a>
 800b184:	e8df f003 	tbb	[pc, r3]
 800b188:	59383a2d 	.word	0x59383a2d
 800b18c:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800b190:	441d      	add	r5, r3
 800b192:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800b196:	2b20      	cmp	r3, #32
 800b198:	bfc1      	itttt	gt
 800b19a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800b19e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800b1a2:	fa0b f303 	lslgt.w	r3, fp, r3
 800b1a6:	fa26 f000 	lsrgt.w	r0, r6, r0
 800b1aa:	bfda      	itte	le
 800b1ac:	f1c3 0320 	rsble	r3, r3, #32
 800b1b0:	fa06 f003 	lslle.w	r0, r6, r3
 800b1b4:	4318      	orrgt	r0, r3
 800b1b6:	f7f5 f9c5 	bl	8000544 <__aeabi_ui2d>
 800b1ba:	2301      	movs	r3, #1
 800b1bc:	4606      	mov	r6, r0
 800b1be:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800b1c2:	3d01      	subs	r5, #1
 800b1c4:	930e      	str	r3, [sp, #56]	; 0x38
 800b1c6:	e76a      	b.n	800b09e <_dtoa_r+0x116>
 800b1c8:	2301      	movs	r3, #1
 800b1ca:	e7b2      	b.n	800b132 <_dtoa_r+0x1aa>
 800b1cc:	900b      	str	r0, [sp, #44]	; 0x2c
 800b1ce:	e7b1      	b.n	800b134 <_dtoa_r+0x1ac>
 800b1d0:	9b04      	ldr	r3, [sp, #16]
 800b1d2:	9a00      	ldr	r2, [sp, #0]
 800b1d4:	1a9b      	subs	r3, r3, r2
 800b1d6:	9304      	str	r3, [sp, #16]
 800b1d8:	4253      	negs	r3, r2
 800b1da:	9307      	str	r3, [sp, #28]
 800b1dc:	2300      	movs	r3, #0
 800b1de:	930a      	str	r3, [sp, #40]	; 0x28
 800b1e0:	e7bf      	b.n	800b162 <_dtoa_r+0x1da>
 800b1e2:	2300      	movs	r3, #0
 800b1e4:	9308      	str	r3, [sp, #32]
 800b1e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b1e8:	2b00      	cmp	r3, #0
 800b1ea:	dc55      	bgt.n	800b298 <_dtoa_r+0x310>
 800b1ec:	2301      	movs	r3, #1
 800b1ee:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800b1f2:	461a      	mov	r2, r3
 800b1f4:	9209      	str	r2, [sp, #36]	; 0x24
 800b1f6:	e00c      	b.n	800b212 <_dtoa_r+0x28a>
 800b1f8:	2301      	movs	r3, #1
 800b1fa:	e7f3      	b.n	800b1e4 <_dtoa_r+0x25c>
 800b1fc:	2300      	movs	r3, #0
 800b1fe:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b200:	9308      	str	r3, [sp, #32]
 800b202:	9b00      	ldr	r3, [sp, #0]
 800b204:	4413      	add	r3, r2
 800b206:	9302      	str	r3, [sp, #8]
 800b208:	3301      	adds	r3, #1
 800b20a:	2b01      	cmp	r3, #1
 800b20c:	9303      	str	r3, [sp, #12]
 800b20e:	bfb8      	it	lt
 800b210:	2301      	movlt	r3, #1
 800b212:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800b214:	2200      	movs	r2, #0
 800b216:	6042      	str	r2, [r0, #4]
 800b218:	2204      	movs	r2, #4
 800b21a:	f102 0614 	add.w	r6, r2, #20
 800b21e:	429e      	cmp	r6, r3
 800b220:	6841      	ldr	r1, [r0, #4]
 800b222:	d93d      	bls.n	800b2a0 <_dtoa_r+0x318>
 800b224:	4620      	mov	r0, r4
 800b226:	f000 fed7 	bl	800bfd8 <_Balloc>
 800b22a:	9001      	str	r0, [sp, #4]
 800b22c:	2800      	cmp	r0, #0
 800b22e:	d13b      	bne.n	800b2a8 <_dtoa_r+0x320>
 800b230:	4b11      	ldr	r3, [pc, #68]	; (800b278 <_dtoa_r+0x2f0>)
 800b232:	4602      	mov	r2, r0
 800b234:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800b238:	e6c0      	b.n	800afbc <_dtoa_r+0x34>
 800b23a:	2301      	movs	r3, #1
 800b23c:	e7df      	b.n	800b1fe <_dtoa_r+0x276>
 800b23e:	bf00      	nop
 800b240:	636f4361 	.word	0x636f4361
 800b244:	3fd287a7 	.word	0x3fd287a7
 800b248:	8b60c8b3 	.word	0x8b60c8b3
 800b24c:	3fc68a28 	.word	0x3fc68a28
 800b250:	509f79fb 	.word	0x509f79fb
 800b254:	3fd34413 	.word	0x3fd34413
 800b258:	0800cfa9 	.word	0x0800cfa9
 800b25c:	0800cfc0 	.word	0x0800cfc0
 800b260:	7ff00000 	.word	0x7ff00000
 800b264:	0800cfa5 	.word	0x0800cfa5
 800b268:	0800cf9c 	.word	0x0800cf9c
 800b26c:	0800cf79 	.word	0x0800cf79
 800b270:	3ff80000 	.word	0x3ff80000
 800b274:	0800d110 	.word	0x0800d110
 800b278:	0800d01b 	.word	0x0800d01b
 800b27c:	2501      	movs	r5, #1
 800b27e:	2300      	movs	r3, #0
 800b280:	9306      	str	r3, [sp, #24]
 800b282:	9508      	str	r5, [sp, #32]
 800b284:	f04f 33ff 	mov.w	r3, #4294967295
 800b288:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800b28c:	2200      	movs	r2, #0
 800b28e:	2312      	movs	r3, #18
 800b290:	e7b0      	b.n	800b1f4 <_dtoa_r+0x26c>
 800b292:	2301      	movs	r3, #1
 800b294:	9308      	str	r3, [sp, #32]
 800b296:	e7f5      	b.n	800b284 <_dtoa_r+0x2fc>
 800b298:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b29a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800b29e:	e7b8      	b.n	800b212 <_dtoa_r+0x28a>
 800b2a0:	3101      	adds	r1, #1
 800b2a2:	6041      	str	r1, [r0, #4]
 800b2a4:	0052      	lsls	r2, r2, #1
 800b2a6:	e7b8      	b.n	800b21a <_dtoa_r+0x292>
 800b2a8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b2aa:	9a01      	ldr	r2, [sp, #4]
 800b2ac:	601a      	str	r2, [r3, #0]
 800b2ae:	9b03      	ldr	r3, [sp, #12]
 800b2b0:	2b0e      	cmp	r3, #14
 800b2b2:	f200 809d 	bhi.w	800b3f0 <_dtoa_r+0x468>
 800b2b6:	2d00      	cmp	r5, #0
 800b2b8:	f000 809a 	beq.w	800b3f0 <_dtoa_r+0x468>
 800b2bc:	9b00      	ldr	r3, [sp, #0]
 800b2be:	2b00      	cmp	r3, #0
 800b2c0:	dd32      	ble.n	800b328 <_dtoa_r+0x3a0>
 800b2c2:	4ab7      	ldr	r2, [pc, #732]	; (800b5a0 <_dtoa_r+0x618>)
 800b2c4:	f003 030f 	and.w	r3, r3, #15
 800b2c8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800b2cc:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b2d0:	9b00      	ldr	r3, [sp, #0]
 800b2d2:	05d8      	lsls	r0, r3, #23
 800b2d4:	ea4f 1723 	mov.w	r7, r3, asr #4
 800b2d8:	d516      	bpl.n	800b308 <_dtoa_r+0x380>
 800b2da:	4bb2      	ldr	r3, [pc, #712]	; (800b5a4 <_dtoa_r+0x61c>)
 800b2dc:	ec51 0b19 	vmov	r0, r1, d9
 800b2e0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800b2e4:	f7f5 fad2 	bl	800088c <__aeabi_ddiv>
 800b2e8:	f007 070f 	and.w	r7, r7, #15
 800b2ec:	4682      	mov	sl, r0
 800b2ee:	468b      	mov	fp, r1
 800b2f0:	2503      	movs	r5, #3
 800b2f2:	4eac      	ldr	r6, [pc, #688]	; (800b5a4 <_dtoa_r+0x61c>)
 800b2f4:	b957      	cbnz	r7, 800b30c <_dtoa_r+0x384>
 800b2f6:	4642      	mov	r2, r8
 800b2f8:	464b      	mov	r3, r9
 800b2fa:	4650      	mov	r0, sl
 800b2fc:	4659      	mov	r1, fp
 800b2fe:	f7f5 fac5 	bl	800088c <__aeabi_ddiv>
 800b302:	4682      	mov	sl, r0
 800b304:	468b      	mov	fp, r1
 800b306:	e028      	b.n	800b35a <_dtoa_r+0x3d2>
 800b308:	2502      	movs	r5, #2
 800b30a:	e7f2      	b.n	800b2f2 <_dtoa_r+0x36a>
 800b30c:	07f9      	lsls	r1, r7, #31
 800b30e:	d508      	bpl.n	800b322 <_dtoa_r+0x39a>
 800b310:	4640      	mov	r0, r8
 800b312:	4649      	mov	r1, r9
 800b314:	e9d6 2300 	ldrd	r2, r3, [r6]
 800b318:	f7f5 f98e 	bl	8000638 <__aeabi_dmul>
 800b31c:	3501      	adds	r5, #1
 800b31e:	4680      	mov	r8, r0
 800b320:	4689      	mov	r9, r1
 800b322:	107f      	asrs	r7, r7, #1
 800b324:	3608      	adds	r6, #8
 800b326:	e7e5      	b.n	800b2f4 <_dtoa_r+0x36c>
 800b328:	f000 809b 	beq.w	800b462 <_dtoa_r+0x4da>
 800b32c:	9b00      	ldr	r3, [sp, #0]
 800b32e:	4f9d      	ldr	r7, [pc, #628]	; (800b5a4 <_dtoa_r+0x61c>)
 800b330:	425e      	negs	r6, r3
 800b332:	4b9b      	ldr	r3, [pc, #620]	; (800b5a0 <_dtoa_r+0x618>)
 800b334:	f006 020f 	and.w	r2, r6, #15
 800b338:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b33c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b340:	ec51 0b19 	vmov	r0, r1, d9
 800b344:	f7f5 f978 	bl	8000638 <__aeabi_dmul>
 800b348:	1136      	asrs	r6, r6, #4
 800b34a:	4682      	mov	sl, r0
 800b34c:	468b      	mov	fp, r1
 800b34e:	2300      	movs	r3, #0
 800b350:	2502      	movs	r5, #2
 800b352:	2e00      	cmp	r6, #0
 800b354:	d17a      	bne.n	800b44c <_dtoa_r+0x4c4>
 800b356:	2b00      	cmp	r3, #0
 800b358:	d1d3      	bne.n	800b302 <_dtoa_r+0x37a>
 800b35a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b35c:	2b00      	cmp	r3, #0
 800b35e:	f000 8082 	beq.w	800b466 <_dtoa_r+0x4de>
 800b362:	4b91      	ldr	r3, [pc, #580]	; (800b5a8 <_dtoa_r+0x620>)
 800b364:	2200      	movs	r2, #0
 800b366:	4650      	mov	r0, sl
 800b368:	4659      	mov	r1, fp
 800b36a:	f7f5 fbd7 	bl	8000b1c <__aeabi_dcmplt>
 800b36e:	2800      	cmp	r0, #0
 800b370:	d079      	beq.n	800b466 <_dtoa_r+0x4de>
 800b372:	9b03      	ldr	r3, [sp, #12]
 800b374:	2b00      	cmp	r3, #0
 800b376:	d076      	beq.n	800b466 <_dtoa_r+0x4de>
 800b378:	9b02      	ldr	r3, [sp, #8]
 800b37a:	2b00      	cmp	r3, #0
 800b37c:	dd36      	ble.n	800b3ec <_dtoa_r+0x464>
 800b37e:	9b00      	ldr	r3, [sp, #0]
 800b380:	4650      	mov	r0, sl
 800b382:	4659      	mov	r1, fp
 800b384:	1e5f      	subs	r7, r3, #1
 800b386:	2200      	movs	r2, #0
 800b388:	4b88      	ldr	r3, [pc, #544]	; (800b5ac <_dtoa_r+0x624>)
 800b38a:	f7f5 f955 	bl	8000638 <__aeabi_dmul>
 800b38e:	9e02      	ldr	r6, [sp, #8]
 800b390:	4682      	mov	sl, r0
 800b392:	468b      	mov	fp, r1
 800b394:	3501      	adds	r5, #1
 800b396:	4628      	mov	r0, r5
 800b398:	f7f5 f8e4 	bl	8000564 <__aeabi_i2d>
 800b39c:	4652      	mov	r2, sl
 800b39e:	465b      	mov	r3, fp
 800b3a0:	f7f5 f94a 	bl	8000638 <__aeabi_dmul>
 800b3a4:	4b82      	ldr	r3, [pc, #520]	; (800b5b0 <_dtoa_r+0x628>)
 800b3a6:	2200      	movs	r2, #0
 800b3a8:	f7f4 ff90 	bl	80002cc <__adddf3>
 800b3ac:	46d0      	mov	r8, sl
 800b3ae:	46d9      	mov	r9, fp
 800b3b0:	4682      	mov	sl, r0
 800b3b2:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800b3b6:	2e00      	cmp	r6, #0
 800b3b8:	d158      	bne.n	800b46c <_dtoa_r+0x4e4>
 800b3ba:	4b7e      	ldr	r3, [pc, #504]	; (800b5b4 <_dtoa_r+0x62c>)
 800b3bc:	2200      	movs	r2, #0
 800b3be:	4640      	mov	r0, r8
 800b3c0:	4649      	mov	r1, r9
 800b3c2:	f7f4 ff81 	bl	80002c8 <__aeabi_dsub>
 800b3c6:	4652      	mov	r2, sl
 800b3c8:	465b      	mov	r3, fp
 800b3ca:	4680      	mov	r8, r0
 800b3cc:	4689      	mov	r9, r1
 800b3ce:	f7f5 fbc3 	bl	8000b58 <__aeabi_dcmpgt>
 800b3d2:	2800      	cmp	r0, #0
 800b3d4:	f040 8295 	bne.w	800b902 <_dtoa_r+0x97a>
 800b3d8:	4652      	mov	r2, sl
 800b3da:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800b3de:	4640      	mov	r0, r8
 800b3e0:	4649      	mov	r1, r9
 800b3e2:	f7f5 fb9b 	bl	8000b1c <__aeabi_dcmplt>
 800b3e6:	2800      	cmp	r0, #0
 800b3e8:	f040 8289 	bne.w	800b8fe <_dtoa_r+0x976>
 800b3ec:	ec5b ab19 	vmov	sl, fp, d9
 800b3f0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b3f2:	2b00      	cmp	r3, #0
 800b3f4:	f2c0 8148 	blt.w	800b688 <_dtoa_r+0x700>
 800b3f8:	9a00      	ldr	r2, [sp, #0]
 800b3fa:	2a0e      	cmp	r2, #14
 800b3fc:	f300 8144 	bgt.w	800b688 <_dtoa_r+0x700>
 800b400:	4b67      	ldr	r3, [pc, #412]	; (800b5a0 <_dtoa_r+0x618>)
 800b402:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b406:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b40a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b40c:	2b00      	cmp	r3, #0
 800b40e:	f280 80d5 	bge.w	800b5bc <_dtoa_r+0x634>
 800b412:	9b03      	ldr	r3, [sp, #12]
 800b414:	2b00      	cmp	r3, #0
 800b416:	f300 80d1 	bgt.w	800b5bc <_dtoa_r+0x634>
 800b41a:	f040 826f 	bne.w	800b8fc <_dtoa_r+0x974>
 800b41e:	4b65      	ldr	r3, [pc, #404]	; (800b5b4 <_dtoa_r+0x62c>)
 800b420:	2200      	movs	r2, #0
 800b422:	4640      	mov	r0, r8
 800b424:	4649      	mov	r1, r9
 800b426:	f7f5 f907 	bl	8000638 <__aeabi_dmul>
 800b42a:	4652      	mov	r2, sl
 800b42c:	465b      	mov	r3, fp
 800b42e:	f7f5 fb89 	bl	8000b44 <__aeabi_dcmpge>
 800b432:	9e03      	ldr	r6, [sp, #12]
 800b434:	4637      	mov	r7, r6
 800b436:	2800      	cmp	r0, #0
 800b438:	f040 8245 	bne.w	800b8c6 <_dtoa_r+0x93e>
 800b43c:	9d01      	ldr	r5, [sp, #4]
 800b43e:	2331      	movs	r3, #49	; 0x31
 800b440:	f805 3b01 	strb.w	r3, [r5], #1
 800b444:	9b00      	ldr	r3, [sp, #0]
 800b446:	3301      	adds	r3, #1
 800b448:	9300      	str	r3, [sp, #0]
 800b44a:	e240      	b.n	800b8ce <_dtoa_r+0x946>
 800b44c:	07f2      	lsls	r2, r6, #31
 800b44e:	d505      	bpl.n	800b45c <_dtoa_r+0x4d4>
 800b450:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b454:	f7f5 f8f0 	bl	8000638 <__aeabi_dmul>
 800b458:	3501      	adds	r5, #1
 800b45a:	2301      	movs	r3, #1
 800b45c:	1076      	asrs	r6, r6, #1
 800b45e:	3708      	adds	r7, #8
 800b460:	e777      	b.n	800b352 <_dtoa_r+0x3ca>
 800b462:	2502      	movs	r5, #2
 800b464:	e779      	b.n	800b35a <_dtoa_r+0x3d2>
 800b466:	9f00      	ldr	r7, [sp, #0]
 800b468:	9e03      	ldr	r6, [sp, #12]
 800b46a:	e794      	b.n	800b396 <_dtoa_r+0x40e>
 800b46c:	9901      	ldr	r1, [sp, #4]
 800b46e:	4b4c      	ldr	r3, [pc, #304]	; (800b5a0 <_dtoa_r+0x618>)
 800b470:	4431      	add	r1, r6
 800b472:	910d      	str	r1, [sp, #52]	; 0x34
 800b474:	9908      	ldr	r1, [sp, #32]
 800b476:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800b47a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800b47e:	2900      	cmp	r1, #0
 800b480:	d043      	beq.n	800b50a <_dtoa_r+0x582>
 800b482:	494d      	ldr	r1, [pc, #308]	; (800b5b8 <_dtoa_r+0x630>)
 800b484:	2000      	movs	r0, #0
 800b486:	f7f5 fa01 	bl	800088c <__aeabi_ddiv>
 800b48a:	4652      	mov	r2, sl
 800b48c:	465b      	mov	r3, fp
 800b48e:	f7f4 ff1b 	bl	80002c8 <__aeabi_dsub>
 800b492:	9d01      	ldr	r5, [sp, #4]
 800b494:	4682      	mov	sl, r0
 800b496:	468b      	mov	fp, r1
 800b498:	4649      	mov	r1, r9
 800b49a:	4640      	mov	r0, r8
 800b49c:	f7f5 fb7c 	bl	8000b98 <__aeabi_d2iz>
 800b4a0:	4606      	mov	r6, r0
 800b4a2:	f7f5 f85f 	bl	8000564 <__aeabi_i2d>
 800b4a6:	4602      	mov	r2, r0
 800b4a8:	460b      	mov	r3, r1
 800b4aa:	4640      	mov	r0, r8
 800b4ac:	4649      	mov	r1, r9
 800b4ae:	f7f4 ff0b 	bl	80002c8 <__aeabi_dsub>
 800b4b2:	3630      	adds	r6, #48	; 0x30
 800b4b4:	f805 6b01 	strb.w	r6, [r5], #1
 800b4b8:	4652      	mov	r2, sl
 800b4ba:	465b      	mov	r3, fp
 800b4bc:	4680      	mov	r8, r0
 800b4be:	4689      	mov	r9, r1
 800b4c0:	f7f5 fb2c 	bl	8000b1c <__aeabi_dcmplt>
 800b4c4:	2800      	cmp	r0, #0
 800b4c6:	d163      	bne.n	800b590 <_dtoa_r+0x608>
 800b4c8:	4642      	mov	r2, r8
 800b4ca:	464b      	mov	r3, r9
 800b4cc:	4936      	ldr	r1, [pc, #216]	; (800b5a8 <_dtoa_r+0x620>)
 800b4ce:	2000      	movs	r0, #0
 800b4d0:	f7f4 fefa 	bl	80002c8 <__aeabi_dsub>
 800b4d4:	4652      	mov	r2, sl
 800b4d6:	465b      	mov	r3, fp
 800b4d8:	f7f5 fb20 	bl	8000b1c <__aeabi_dcmplt>
 800b4dc:	2800      	cmp	r0, #0
 800b4de:	f040 80b5 	bne.w	800b64c <_dtoa_r+0x6c4>
 800b4e2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b4e4:	429d      	cmp	r5, r3
 800b4e6:	d081      	beq.n	800b3ec <_dtoa_r+0x464>
 800b4e8:	4b30      	ldr	r3, [pc, #192]	; (800b5ac <_dtoa_r+0x624>)
 800b4ea:	2200      	movs	r2, #0
 800b4ec:	4650      	mov	r0, sl
 800b4ee:	4659      	mov	r1, fp
 800b4f0:	f7f5 f8a2 	bl	8000638 <__aeabi_dmul>
 800b4f4:	4b2d      	ldr	r3, [pc, #180]	; (800b5ac <_dtoa_r+0x624>)
 800b4f6:	4682      	mov	sl, r0
 800b4f8:	468b      	mov	fp, r1
 800b4fa:	4640      	mov	r0, r8
 800b4fc:	4649      	mov	r1, r9
 800b4fe:	2200      	movs	r2, #0
 800b500:	f7f5 f89a 	bl	8000638 <__aeabi_dmul>
 800b504:	4680      	mov	r8, r0
 800b506:	4689      	mov	r9, r1
 800b508:	e7c6      	b.n	800b498 <_dtoa_r+0x510>
 800b50a:	4650      	mov	r0, sl
 800b50c:	4659      	mov	r1, fp
 800b50e:	f7f5 f893 	bl	8000638 <__aeabi_dmul>
 800b512:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b514:	9d01      	ldr	r5, [sp, #4]
 800b516:	930f      	str	r3, [sp, #60]	; 0x3c
 800b518:	4682      	mov	sl, r0
 800b51a:	468b      	mov	fp, r1
 800b51c:	4649      	mov	r1, r9
 800b51e:	4640      	mov	r0, r8
 800b520:	f7f5 fb3a 	bl	8000b98 <__aeabi_d2iz>
 800b524:	4606      	mov	r6, r0
 800b526:	f7f5 f81d 	bl	8000564 <__aeabi_i2d>
 800b52a:	3630      	adds	r6, #48	; 0x30
 800b52c:	4602      	mov	r2, r0
 800b52e:	460b      	mov	r3, r1
 800b530:	4640      	mov	r0, r8
 800b532:	4649      	mov	r1, r9
 800b534:	f7f4 fec8 	bl	80002c8 <__aeabi_dsub>
 800b538:	f805 6b01 	strb.w	r6, [r5], #1
 800b53c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b53e:	429d      	cmp	r5, r3
 800b540:	4680      	mov	r8, r0
 800b542:	4689      	mov	r9, r1
 800b544:	f04f 0200 	mov.w	r2, #0
 800b548:	d124      	bne.n	800b594 <_dtoa_r+0x60c>
 800b54a:	4b1b      	ldr	r3, [pc, #108]	; (800b5b8 <_dtoa_r+0x630>)
 800b54c:	4650      	mov	r0, sl
 800b54e:	4659      	mov	r1, fp
 800b550:	f7f4 febc 	bl	80002cc <__adddf3>
 800b554:	4602      	mov	r2, r0
 800b556:	460b      	mov	r3, r1
 800b558:	4640      	mov	r0, r8
 800b55a:	4649      	mov	r1, r9
 800b55c:	f7f5 fafc 	bl	8000b58 <__aeabi_dcmpgt>
 800b560:	2800      	cmp	r0, #0
 800b562:	d173      	bne.n	800b64c <_dtoa_r+0x6c4>
 800b564:	4652      	mov	r2, sl
 800b566:	465b      	mov	r3, fp
 800b568:	4913      	ldr	r1, [pc, #76]	; (800b5b8 <_dtoa_r+0x630>)
 800b56a:	2000      	movs	r0, #0
 800b56c:	f7f4 feac 	bl	80002c8 <__aeabi_dsub>
 800b570:	4602      	mov	r2, r0
 800b572:	460b      	mov	r3, r1
 800b574:	4640      	mov	r0, r8
 800b576:	4649      	mov	r1, r9
 800b578:	f7f5 fad0 	bl	8000b1c <__aeabi_dcmplt>
 800b57c:	2800      	cmp	r0, #0
 800b57e:	f43f af35 	beq.w	800b3ec <_dtoa_r+0x464>
 800b582:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800b584:	1e6b      	subs	r3, r5, #1
 800b586:	930f      	str	r3, [sp, #60]	; 0x3c
 800b588:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800b58c:	2b30      	cmp	r3, #48	; 0x30
 800b58e:	d0f8      	beq.n	800b582 <_dtoa_r+0x5fa>
 800b590:	9700      	str	r7, [sp, #0]
 800b592:	e049      	b.n	800b628 <_dtoa_r+0x6a0>
 800b594:	4b05      	ldr	r3, [pc, #20]	; (800b5ac <_dtoa_r+0x624>)
 800b596:	f7f5 f84f 	bl	8000638 <__aeabi_dmul>
 800b59a:	4680      	mov	r8, r0
 800b59c:	4689      	mov	r9, r1
 800b59e:	e7bd      	b.n	800b51c <_dtoa_r+0x594>
 800b5a0:	0800d110 	.word	0x0800d110
 800b5a4:	0800d0e8 	.word	0x0800d0e8
 800b5a8:	3ff00000 	.word	0x3ff00000
 800b5ac:	40240000 	.word	0x40240000
 800b5b0:	401c0000 	.word	0x401c0000
 800b5b4:	40140000 	.word	0x40140000
 800b5b8:	3fe00000 	.word	0x3fe00000
 800b5bc:	9d01      	ldr	r5, [sp, #4]
 800b5be:	4656      	mov	r6, sl
 800b5c0:	465f      	mov	r7, fp
 800b5c2:	4642      	mov	r2, r8
 800b5c4:	464b      	mov	r3, r9
 800b5c6:	4630      	mov	r0, r6
 800b5c8:	4639      	mov	r1, r7
 800b5ca:	f7f5 f95f 	bl	800088c <__aeabi_ddiv>
 800b5ce:	f7f5 fae3 	bl	8000b98 <__aeabi_d2iz>
 800b5d2:	4682      	mov	sl, r0
 800b5d4:	f7f4 ffc6 	bl	8000564 <__aeabi_i2d>
 800b5d8:	4642      	mov	r2, r8
 800b5da:	464b      	mov	r3, r9
 800b5dc:	f7f5 f82c 	bl	8000638 <__aeabi_dmul>
 800b5e0:	4602      	mov	r2, r0
 800b5e2:	460b      	mov	r3, r1
 800b5e4:	4630      	mov	r0, r6
 800b5e6:	4639      	mov	r1, r7
 800b5e8:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800b5ec:	f7f4 fe6c 	bl	80002c8 <__aeabi_dsub>
 800b5f0:	f805 6b01 	strb.w	r6, [r5], #1
 800b5f4:	9e01      	ldr	r6, [sp, #4]
 800b5f6:	9f03      	ldr	r7, [sp, #12]
 800b5f8:	1bae      	subs	r6, r5, r6
 800b5fa:	42b7      	cmp	r7, r6
 800b5fc:	4602      	mov	r2, r0
 800b5fe:	460b      	mov	r3, r1
 800b600:	d135      	bne.n	800b66e <_dtoa_r+0x6e6>
 800b602:	f7f4 fe63 	bl	80002cc <__adddf3>
 800b606:	4642      	mov	r2, r8
 800b608:	464b      	mov	r3, r9
 800b60a:	4606      	mov	r6, r0
 800b60c:	460f      	mov	r7, r1
 800b60e:	f7f5 faa3 	bl	8000b58 <__aeabi_dcmpgt>
 800b612:	b9d0      	cbnz	r0, 800b64a <_dtoa_r+0x6c2>
 800b614:	4642      	mov	r2, r8
 800b616:	464b      	mov	r3, r9
 800b618:	4630      	mov	r0, r6
 800b61a:	4639      	mov	r1, r7
 800b61c:	f7f5 fa74 	bl	8000b08 <__aeabi_dcmpeq>
 800b620:	b110      	cbz	r0, 800b628 <_dtoa_r+0x6a0>
 800b622:	f01a 0f01 	tst.w	sl, #1
 800b626:	d110      	bne.n	800b64a <_dtoa_r+0x6c2>
 800b628:	4620      	mov	r0, r4
 800b62a:	ee18 1a10 	vmov	r1, s16
 800b62e:	f000 fd13 	bl	800c058 <_Bfree>
 800b632:	2300      	movs	r3, #0
 800b634:	9800      	ldr	r0, [sp, #0]
 800b636:	702b      	strb	r3, [r5, #0]
 800b638:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b63a:	3001      	adds	r0, #1
 800b63c:	6018      	str	r0, [r3, #0]
 800b63e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b640:	2b00      	cmp	r3, #0
 800b642:	f43f acf1 	beq.w	800b028 <_dtoa_r+0xa0>
 800b646:	601d      	str	r5, [r3, #0]
 800b648:	e4ee      	b.n	800b028 <_dtoa_r+0xa0>
 800b64a:	9f00      	ldr	r7, [sp, #0]
 800b64c:	462b      	mov	r3, r5
 800b64e:	461d      	mov	r5, r3
 800b650:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b654:	2a39      	cmp	r2, #57	; 0x39
 800b656:	d106      	bne.n	800b666 <_dtoa_r+0x6de>
 800b658:	9a01      	ldr	r2, [sp, #4]
 800b65a:	429a      	cmp	r2, r3
 800b65c:	d1f7      	bne.n	800b64e <_dtoa_r+0x6c6>
 800b65e:	9901      	ldr	r1, [sp, #4]
 800b660:	2230      	movs	r2, #48	; 0x30
 800b662:	3701      	adds	r7, #1
 800b664:	700a      	strb	r2, [r1, #0]
 800b666:	781a      	ldrb	r2, [r3, #0]
 800b668:	3201      	adds	r2, #1
 800b66a:	701a      	strb	r2, [r3, #0]
 800b66c:	e790      	b.n	800b590 <_dtoa_r+0x608>
 800b66e:	4ba6      	ldr	r3, [pc, #664]	; (800b908 <_dtoa_r+0x980>)
 800b670:	2200      	movs	r2, #0
 800b672:	f7f4 ffe1 	bl	8000638 <__aeabi_dmul>
 800b676:	2200      	movs	r2, #0
 800b678:	2300      	movs	r3, #0
 800b67a:	4606      	mov	r6, r0
 800b67c:	460f      	mov	r7, r1
 800b67e:	f7f5 fa43 	bl	8000b08 <__aeabi_dcmpeq>
 800b682:	2800      	cmp	r0, #0
 800b684:	d09d      	beq.n	800b5c2 <_dtoa_r+0x63a>
 800b686:	e7cf      	b.n	800b628 <_dtoa_r+0x6a0>
 800b688:	9a08      	ldr	r2, [sp, #32]
 800b68a:	2a00      	cmp	r2, #0
 800b68c:	f000 80d7 	beq.w	800b83e <_dtoa_r+0x8b6>
 800b690:	9a06      	ldr	r2, [sp, #24]
 800b692:	2a01      	cmp	r2, #1
 800b694:	f300 80ba 	bgt.w	800b80c <_dtoa_r+0x884>
 800b698:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b69a:	2a00      	cmp	r2, #0
 800b69c:	f000 80b2 	beq.w	800b804 <_dtoa_r+0x87c>
 800b6a0:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800b6a4:	9e07      	ldr	r6, [sp, #28]
 800b6a6:	9d04      	ldr	r5, [sp, #16]
 800b6a8:	9a04      	ldr	r2, [sp, #16]
 800b6aa:	441a      	add	r2, r3
 800b6ac:	9204      	str	r2, [sp, #16]
 800b6ae:	9a05      	ldr	r2, [sp, #20]
 800b6b0:	2101      	movs	r1, #1
 800b6b2:	441a      	add	r2, r3
 800b6b4:	4620      	mov	r0, r4
 800b6b6:	9205      	str	r2, [sp, #20]
 800b6b8:	f000 fd86 	bl	800c1c8 <__i2b>
 800b6bc:	4607      	mov	r7, r0
 800b6be:	2d00      	cmp	r5, #0
 800b6c0:	dd0c      	ble.n	800b6dc <_dtoa_r+0x754>
 800b6c2:	9b05      	ldr	r3, [sp, #20]
 800b6c4:	2b00      	cmp	r3, #0
 800b6c6:	dd09      	ble.n	800b6dc <_dtoa_r+0x754>
 800b6c8:	42ab      	cmp	r3, r5
 800b6ca:	9a04      	ldr	r2, [sp, #16]
 800b6cc:	bfa8      	it	ge
 800b6ce:	462b      	movge	r3, r5
 800b6d0:	1ad2      	subs	r2, r2, r3
 800b6d2:	9204      	str	r2, [sp, #16]
 800b6d4:	9a05      	ldr	r2, [sp, #20]
 800b6d6:	1aed      	subs	r5, r5, r3
 800b6d8:	1ad3      	subs	r3, r2, r3
 800b6da:	9305      	str	r3, [sp, #20]
 800b6dc:	9b07      	ldr	r3, [sp, #28]
 800b6de:	b31b      	cbz	r3, 800b728 <_dtoa_r+0x7a0>
 800b6e0:	9b08      	ldr	r3, [sp, #32]
 800b6e2:	2b00      	cmp	r3, #0
 800b6e4:	f000 80af 	beq.w	800b846 <_dtoa_r+0x8be>
 800b6e8:	2e00      	cmp	r6, #0
 800b6ea:	dd13      	ble.n	800b714 <_dtoa_r+0x78c>
 800b6ec:	4639      	mov	r1, r7
 800b6ee:	4632      	mov	r2, r6
 800b6f0:	4620      	mov	r0, r4
 800b6f2:	f000 fe29 	bl	800c348 <__pow5mult>
 800b6f6:	ee18 2a10 	vmov	r2, s16
 800b6fa:	4601      	mov	r1, r0
 800b6fc:	4607      	mov	r7, r0
 800b6fe:	4620      	mov	r0, r4
 800b700:	f000 fd78 	bl	800c1f4 <__multiply>
 800b704:	ee18 1a10 	vmov	r1, s16
 800b708:	4680      	mov	r8, r0
 800b70a:	4620      	mov	r0, r4
 800b70c:	f000 fca4 	bl	800c058 <_Bfree>
 800b710:	ee08 8a10 	vmov	s16, r8
 800b714:	9b07      	ldr	r3, [sp, #28]
 800b716:	1b9a      	subs	r2, r3, r6
 800b718:	d006      	beq.n	800b728 <_dtoa_r+0x7a0>
 800b71a:	ee18 1a10 	vmov	r1, s16
 800b71e:	4620      	mov	r0, r4
 800b720:	f000 fe12 	bl	800c348 <__pow5mult>
 800b724:	ee08 0a10 	vmov	s16, r0
 800b728:	2101      	movs	r1, #1
 800b72a:	4620      	mov	r0, r4
 800b72c:	f000 fd4c 	bl	800c1c8 <__i2b>
 800b730:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b732:	2b00      	cmp	r3, #0
 800b734:	4606      	mov	r6, r0
 800b736:	f340 8088 	ble.w	800b84a <_dtoa_r+0x8c2>
 800b73a:	461a      	mov	r2, r3
 800b73c:	4601      	mov	r1, r0
 800b73e:	4620      	mov	r0, r4
 800b740:	f000 fe02 	bl	800c348 <__pow5mult>
 800b744:	9b06      	ldr	r3, [sp, #24]
 800b746:	2b01      	cmp	r3, #1
 800b748:	4606      	mov	r6, r0
 800b74a:	f340 8081 	ble.w	800b850 <_dtoa_r+0x8c8>
 800b74e:	f04f 0800 	mov.w	r8, #0
 800b752:	6933      	ldr	r3, [r6, #16]
 800b754:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800b758:	6918      	ldr	r0, [r3, #16]
 800b75a:	f000 fce5 	bl	800c128 <__hi0bits>
 800b75e:	f1c0 0020 	rsb	r0, r0, #32
 800b762:	9b05      	ldr	r3, [sp, #20]
 800b764:	4418      	add	r0, r3
 800b766:	f010 001f 	ands.w	r0, r0, #31
 800b76a:	f000 8092 	beq.w	800b892 <_dtoa_r+0x90a>
 800b76e:	f1c0 0320 	rsb	r3, r0, #32
 800b772:	2b04      	cmp	r3, #4
 800b774:	f340 808a 	ble.w	800b88c <_dtoa_r+0x904>
 800b778:	f1c0 001c 	rsb	r0, r0, #28
 800b77c:	9b04      	ldr	r3, [sp, #16]
 800b77e:	4403      	add	r3, r0
 800b780:	9304      	str	r3, [sp, #16]
 800b782:	9b05      	ldr	r3, [sp, #20]
 800b784:	4403      	add	r3, r0
 800b786:	4405      	add	r5, r0
 800b788:	9305      	str	r3, [sp, #20]
 800b78a:	9b04      	ldr	r3, [sp, #16]
 800b78c:	2b00      	cmp	r3, #0
 800b78e:	dd07      	ble.n	800b7a0 <_dtoa_r+0x818>
 800b790:	ee18 1a10 	vmov	r1, s16
 800b794:	461a      	mov	r2, r3
 800b796:	4620      	mov	r0, r4
 800b798:	f000 fe30 	bl	800c3fc <__lshift>
 800b79c:	ee08 0a10 	vmov	s16, r0
 800b7a0:	9b05      	ldr	r3, [sp, #20]
 800b7a2:	2b00      	cmp	r3, #0
 800b7a4:	dd05      	ble.n	800b7b2 <_dtoa_r+0x82a>
 800b7a6:	4631      	mov	r1, r6
 800b7a8:	461a      	mov	r2, r3
 800b7aa:	4620      	mov	r0, r4
 800b7ac:	f000 fe26 	bl	800c3fc <__lshift>
 800b7b0:	4606      	mov	r6, r0
 800b7b2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b7b4:	2b00      	cmp	r3, #0
 800b7b6:	d06e      	beq.n	800b896 <_dtoa_r+0x90e>
 800b7b8:	ee18 0a10 	vmov	r0, s16
 800b7bc:	4631      	mov	r1, r6
 800b7be:	f000 fe8d 	bl	800c4dc <__mcmp>
 800b7c2:	2800      	cmp	r0, #0
 800b7c4:	da67      	bge.n	800b896 <_dtoa_r+0x90e>
 800b7c6:	9b00      	ldr	r3, [sp, #0]
 800b7c8:	3b01      	subs	r3, #1
 800b7ca:	ee18 1a10 	vmov	r1, s16
 800b7ce:	9300      	str	r3, [sp, #0]
 800b7d0:	220a      	movs	r2, #10
 800b7d2:	2300      	movs	r3, #0
 800b7d4:	4620      	mov	r0, r4
 800b7d6:	f000 fc61 	bl	800c09c <__multadd>
 800b7da:	9b08      	ldr	r3, [sp, #32]
 800b7dc:	ee08 0a10 	vmov	s16, r0
 800b7e0:	2b00      	cmp	r3, #0
 800b7e2:	f000 81b1 	beq.w	800bb48 <_dtoa_r+0xbc0>
 800b7e6:	2300      	movs	r3, #0
 800b7e8:	4639      	mov	r1, r7
 800b7ea:	220a      	movs	r2, #10
 800b7ec:	4620      	mov	r0, r4
 800b7ee:	f000 fc55 	bl	800c09c <__multadd>
 800b7f2:	9b02      	ldr	r3, [sp, #8]
 800b7f4:	2b00      	cmp	r3, #0
 800b7f6:	4607      	mov	r7, r0
 800b7f8:	f300 808e 	bgt.w	800b918 <_dtoa_r+0x990>
 800b7fc:	9b06      	ldr	r3, [sp, #24]
 800b7fe:	2b02      	cmp	r3, #2
 800b800:	dc51      	bgt.n	800b8a6 <_dtoa_r+0x91e>
 800b802:	e089      	b.n	800b918 <_dtoa_r+0x990>
 800b804:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b806:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800b80a:	e74b      	b.n	800b6a4 <_dtoa_r+0x71c>
 800b80c:	9b03      	ldr	r3, [sp, #12]
 800b80e:	1e5e      	subs	r6, r3, #1
 800b810:	9b07      	ldr	r3, [sp, #28]
 800b812:	42b3      	cmp	r3, r6
 800b814:	bfbf      	itttt	lt
 800b816:	9b07      	ldrlt	r3, [sp, #28]
 800b818:	9607      	strlt	r6, [sp, #28]
 800b81a:	1af2      	sublt	r2, r6, r3
 800b81c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800b81e:	bfb6      	itet	lt
 800b820:	189b      	addlt	r3, r3, r2
 800b822:	1b9e      	subge	r6, r3, r6
 800b824:	930a      	strlt	r3, [sp, #40]	; 0x28
 800b826:	9b03      	ldr	r3, [sp, #12]
 800b828:	bfb8      	it	lt
 800b82a:	2600      	movlt	r6, #0
 800b82c:	2b00      	cmp	r3, #0
 800b82e:	bfb7      	itett	lt
 800b830:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800b834:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800b838:	1a9d      	sublt	r5, r3, r2
 800b83a:	2300      	movlt	r3, #0
 800b83c:	e734      	b.n	800b6a8 <_dtoa_r+0x720>
 800b83e:	9e07      	ldr	r6, [sp, #28]
 800b840:	9d04      	ldr	r5, [sp, #16]
 800b842:	9f08      	ldr	r7, [sp, #32]
 800b844:	e73b      	b.n	800b6be <_dtoa_r+0x736>
 800b846:	9a07      	ldr	r2, [sp, #28]
 800b848:	e767      	b.n	800b71a <_dtoa_r+0x792>
 800b84a:	9b06      	ldr	r3, [sp, #24]
 800b84c:	2b01      	cmp	r3, #1
 800b84e:	dc18      	bgt.n	800b882 <_dtoa_r+0x8fa>
 800b850:	f1ba 0f00 	cmp.w	sl, #0
 800b854:	d115      	bne.n	800b882 <_dtoa_r+0x8fa>
 800b856:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b85a:	b993      	cbnz	r3, 800b882 <_dtoa_r+0x8fa>
 800b85c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800b860:	0d1b      	lsrs	r3, r3, #20
 800b862:	051b      	lsls	r3, r3, #20
 800b864:	b183      	cbz	r3, 800b888 <_dtoa_r+0x900>
 800b866:	9b04      	ldr	r3, [sp, #16]
 800b868:	3301      	adds	r3, #1
 800b86a:	9304      	str	r3, [sp, #16]
 800b86c:	9b05      	ldr	r3, [sp, #20]
 800b86e:	3301      	adds	r3, #1
 800b870:	9305      	str	r3, [sp, #20]
 800b872:	f04f 0801 	mov.w	r8, #1
 800b876:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b878:	2b00      	cmp	r3, #0
 800b87a:	f47f af6a 	bne.w	800b752 <_dtoa_r+0x7ca>
 800b87e:	2001      	movs	r0, #1
 800b880:	e76f      	b.n	800b762 <_dtoa_r+0x7da>
 800b882:	f04f 0800 	mov.w	r8, #0
 800b886:	e7f6      	b.n	800b876 <_dtoa_r+0x8ee>
 800b888:	4698      	mov	r8, r3
 800b88a:	e7f4      	b.n	800b876 <_dtoa_r+0x8ee>
 800b88c:	f43f af7d 	beq.w	800b78a <_dtoa_r+0x802>
 800b890:	4618      	mov	r0, r3
 800b892:	301c      	adds	r0, #28
 800b894:	e772      	b.n	800b77c <_dtoa_r+0x7f4>
 800b896:	9b03      	ldr	r3, [sp, #12]
 800b898:	2b00      	cmp	r3, #0
 800b89a:	dc37      	bgt.n	800b90c <_dtoa_r+0x984>
 800b89c:	9b06      	ldr	r3, [sp, #24]
 800b89e:	2b02      	cmp	r3, #2
 800b8a0:	dd34      	ble.n	800b90c <_dtoa_r+0x984>
 800b8a2:	9b03      	ldr	r3, [sp, #12]
 800b8a4:	9302      	str	r3, [sp, #8]
 800b8a6:	9b02      	ldr	r3, [sp, #8]
 800b8a8:	b96b      	cbnz	r3, 800b8c6 <_dtoa_r+0x93e>
 800b8aa:	4631      	mov	r1, r6
 800b8ac:	2205      	movs	r2, #5
 800b8ae:	4620      	mov	r0, r4
 800b8b0:	f000 fbf4 	bl	800c09c <__multadd>
 800b8b4:	4601      	mov	r1, r0
 800b8b6:	4606      	mov	r6, r0
 800b8b8:	ee18 0a10 	vmov	r0, s16
 800b8bc:	f000 fe0e 	bl	800c4dc <__mcmp>
 800b8c0:	2800      	cmp	r0, #0
 800b8c2:	f73f adbb 	bgt.w	800b43c <_dtoa_r+0x4b4>
 800b8c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b8c8:	9d01      	ldr	r5, [sp, #4]
 800b8ca:	43db      	mvns	r3, r3
 800b8cc:	9300      	str	r3, [sp, #0]
 800b8ce:	f04f 0800 	mov.w	r8, #0
 800b8d2:	4631      	mov	r1, r6
 800b8d4:	4620      	mov	r0, r4
 800b8d6:	f000 fbbf 	bl	800c058 <_Bfree>
 800b8da:	2f00      	cmp	r7, #0
 800b8dc:	f43f aea4 	beq.w	800b628 <_dtoa_r+0x6a0>
 800b8e0:	f1b8 0f00 	cmp.w	r8, #0
 800b8e4:	d005      	beq.n	800b8f2 <_dtoa_r+0x96a>
 800b8e6:	45b8      	cmp	r8, r7
 800b8e8:	d003      	beq.n	800b8f2 <_dtoa_r+0x96a>
 800b8ea:	4641      	mov	r1, r8
 800b8ec:	4620      	mov	r0, r4
 800b8ee:	f000 fbb3 	bl	800c058 <_Bfree>
 800b8f2:	4639      	mov	r1, r7
 800b8f4:	4620      	mov	r0, r4
 800b8f6:	f000 fbaf 	bl	800c058 <_Bfree>
 800b8fa:	e695      	b.n	800b628 <_dtoa_r+0x6a0>
 800b8fc:	2600      	movs	r6, #0
 800b8fe:	4637      	mov	r7, r6
 800b900:	e7e1      	b.n	800b8c6 <_dtoa_r+0x93e>
 800b902:	9700      	str	r7, [sp, #0]
 800b904:	4637      	mov	r7, r6
 800b906:	e599      	b.n	800b43c <_dtoa_r+0x4b4>
 800b908:	40240000 	.word	0x40240000
 800b90c:	9b08      	ldr	r3, [sp, #32]
 800b90e:	2b00      	cmp	r3, #0
 800b910:	f000 80ca 	beq.w	800baa8 <_dtoa_r+0xb20>
 800b914:	9b03      	ldr	r3, [sp, #12]
 800b916:	9302      	str	r3, [sp, #8]
 800b918:	2d00      	cmp	r5, #0
 800b91a:	dd05      	ble.n	800b928 <_dtoa_r+0x9a0>
 800b91c:	4639      	mov	r1, r7
 800b91e:	462a      	mov	r2, r5
 800b920:	4620      	mov	r0, r4
 800b922:	f000 fd6b 	bl	800c3fc <__lshift>
 800b926:	4607      	mov	r7, r0
 800b928:	f1b8 0f00 	cmp.w	r8, #0
 800b92c:	d05b      	beq.n	800b9e6 <_dtoa_r+0xa5e>
 800b92e:	6879      	ldr	r1, [r7, #4]
 800b930:	4620      	mov	r0, r4
 800b932:	f000 fb51 	bl	800bfd8 <_Balloc>
 800b936:	4605      	mov	r5, r0
 800b938:	b928      	cbnz	r0, 800b946 <_dtoa_r+0x9be>
 800b93a:	4b87      	ldr	r3, [pc, #540]	; (800bb58 <_dtoa_r+0xbd0>)
 800b93c:	4602      	mov	r2, r0
 800b93e:	f240 21ea 	movw	r1, #746	; 0x2ea
 800b942:	f7ff bb3b 	b.w	800afbc <_dtoa_r+0x34>
 800b946:	693a      	ldr	r2, [r7, #16]
 800b948:	3202      	adds	r2, #2
 800b94a:	0092      	lsls	r2, r2, #2
 800b94c:	f107 010c 	add.w	r1, r7, #12
 800b950:	300c      	adds	r0, #12
 800b952:	f000 fb33 	bl	800bfbc <memcpy>
 800b956:	2201      	movs	r2, #1
 800b958:	4629      	mov	r1, r5
 800b95a:	4620      	mov	r0, r4
 800b95c:	f000 fd4e 	bl	800c3fc <__lshift>
 800b960:	9b01      	ldr	r3, [sp, #4]
 800b962:	f103 0901 	add.w	r9, r3, #1
 800b966:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800b96a:	4413      	add	r3, r2
 800b96c:	9305      	str	r3, [sp, #20]
 800b96e:	f00a 0301 	and.w	r3, sl, #1
 800b972:	46b8      	mov	r8, r7
 800b974:	9304      	str	r3, [sp, #16]
 800b976:	4607      	mov	r7, r0
 800b978:	4631      	mov	r1, r6
 800b97a:	ee18 0a10 	vmov	r0, s16
 800b97e:	f7ff fa75 	bl	800ae6c <quorem>
 800b982:	4641      	mov	r1, r8
 800b984:	9002      	str	r0, [sp, #8]
 800b986:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800b98a:	ee18 0a10 	vmov	r0, s16
 800b98e:	f000 fda5 	bl	800c4dc <__mcmp>
 800b992:	463a      	mov	r2, r7
 800b994:	9003      	str	r0, [sp, #12]
 800b996:	4631      	mov	r1, r6
 800b998:	4620      	mov	r0, r4
 800b99a:	f000 fdbb 	bl	800c514 <__mdiff>
 800b99e:	68c2      	ldr	r2, [r0, #12]
 800b9a0:	f109 3bff 	add.w	fp, r9, #4294967295
 800b9a4:	4605      	mov	r5, r0
 800b9a6:	bb02      	cbnz	r2, 800b9ea <_dtoa_r+0xa62>
 800b9a8:	4601      	mov	r1, r0
 800b9aa:	ee18 0a10 	vmov	r0, s16
 800b9ae:	f000 fd95 	bl	800c4dc <__mcmp>
 800b9b2:	4602      	mov	r2, r0
 800b9b4:	4629      	mov	r1, r5
 800b9b6:	4620      	mov	r0, r4
 800b9b8:	9207      	str	r2, [sp, #28]
 800b9ba:	f000 fb4d 	bl	800c058 <_Bfree>
 800b9be:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800b9c2:	ea43 0102 	orr.w	r1, r3, r2
 800b9c6:	9b04      	ldr	r3, [sp, #16]
 800b9c8:	430b      	orrs	r3, r1
 800b9ca:	464d      	mov	r5, r9
 800b9cc:	d10f      	bne.n	800b9ee <_dtoa_r+0xa66>
 800b9ce:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800b9d2:	d02a      	beq.n	800ba2a <_dtoa_r+0xaa2>
 800b9d4:	9b03      	ldr	r3, [sp, #12]
 800b9d6:	2b00      	cmp	r3, #0
 800b9d8:	dd02      	ble.n	800b9e0 <_dtoa_r+0xa58>
 800b9da:	9b02      	ldr	r3, [sp, #8]
 800b9dc:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800b9e0:	f88b a000 	strb.w	sl, [fp]
 800b9e4:	e775      	b.n	800b8d2 <_dtoa_r+0x94a>
 800b9e6:	4638      	mov	r0, r7
 800b9e8:	e7ba      	b.n	800b960 <_dtoa_r+0x9d8>
 800b9ea:	2201      	movs	r2, #1
 800b9ec:	e7e2      	b.n	800b9b4 <_dtoa_r+0xa2c>
 800b9ee:	9b03      	ldr	r3, [sp, #12]
 800b9f0:	2b00      	cmp	r3, #0
 800b9f2:	db04      	blt.n	800b9fe <_dtoa_r+0xa76>
 800b9f4:	9906      	ldr	r1, [sp, #24]
 800b9f6:	430b      	orrs	r3, r1
 800b9f8:	9904      	ldr	r1, [sp, #16]
 800b9fa:	430b      	orrs	r3, r1
 800b9fc:	d122      	bne.n	800ba44 <_dtoa_r+0xabc>
 800b9fe:	2a00      	cmp	r2, #0
 800ba00:	ddee      	ble.n	800b9e0 <_dtoa_r+0xa58>
 800ba02:	ee18 1a10 	vmov	r1, s16
 800ba06:	2201      	movs	r2, #1
 800ba08:	4620      	mov	r0, r4
 800ba0a:	f000 fcf7 	bl	800c3fc <__lshift>
 800ba0e:	4631      	mov	r1, r6
 800ba10:	ee08 0a10 	vmov	s16, r0
 800ba14:	f000 fd62 	bl	800c4dc <__mcmp>
 800ba18:	2800      	cmp	r0, #0
 800ba1a:	dc03      	bgt.n	800ba24 <_dtoa_r+0xa9c>
 800ba1c:	d1e0      	bne.n	800b9e0 <_dtoa_r+0xa58>
 800ba1e:	f01a 0f01 	tst.w	sl, #1
 800ba22:	d0dd      	beq.n	800b9e0 <_dtoa_r+0xa58>
 800ba24:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800ba28:	d1d7      	bne.n	800b9da <_dtoa_r+0xa52>
 800ba2a:	2339      	movs	r3, #57	; 0x39
 800ba2c:	f88b 3000 	strb.w	r3, [fp]
 800ba30:	462b      	mov	r3, r5
 800ba32:	461d      	mov	r5, r3
 800ba34:	3b01      	subs	r3, #1
 800ba36:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800ba3a:	2a39      	cmp	r2, #57	; 0x39
 800ba3c:	d071      	beq.n	800bb22 <_dtoa_r+0xb9a>
 800ba3e:	3201      	adds	r2, #1
 800ba40:	701a      	strb	r2, [r3, #0]
 800ba42:	e746      	b.n	800b8d2 <_dtoa_r+0x94a>
 800ba44:	2a00      	cmp	r2, #0
 800ba46:	dd07      	ble.n	800ba58 <_dtoa_r+0xad0>
 800ba48:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800ba4c:	d0ed      	beq.n	800ba2a <_dtoa_r+0xaa2>
 800ba4e:	f10a 0301 	add.w	r3, sl, #1
 800ba52:	f88b 3000 	strb.w	r3, [fp]
 800ba56:	e73c      	b.n	800b8d2 <_dtoa_r+0x94a>
 800ba58:	9b05      	ldr	r3, [sp, #20]
 800ba5a:	f809 ac01 	strb.w	sl, [r9, #-1]
 800ba5e:	4599      	cmp	r9, r3
 800ba60:	d047      	beq.n	800baf2 <_dtoa_r+0xb6a>
 800ba62:	ee18 1a10 	vmov	r1, s16
 800ba66:	2300      	movs	r3, #0
 800ba68:	220a      	movs	r2, #10
 800ba6a:	4620      	mov	r0, r4
 800ba6c:	f000 fb16 	bl	800c09c <__multadd>
 800ba70:	45b8      	cmp	r8, r7
 800ba72:	ee08 0a10 	vmov	s16, r0
 800ba76:	f04f 0300 	mov.w	r3, #0
 800ba7a:	f04f 020a 	mov.w	r2, #10
 800ba7e:	4641      	mov	r1, r8
 800ba80:	4620      	mov	r0, r4
 800ba82:	d106      	bne.n	800ba92 <_dtoa_r+0xb0a>
 800ba84:	f000 fb0a 	bl	800c09c <__multadd>
 800ba88:	4680      	mov	r8, r0
 800ba8a:	4607      	mov	r7, r0
 800ba8c:	f109 0901 	add.w	r9, r9, #1
 800ba90:	e772      	b.n	800b978 <_dtoa_r+0x9f0>
 800ba92:	f000 fb03 	bl	800c09c <__multadd>
 800ba96:	4639      	mov	r1, r7
 800ba98:	4680      	mov	r8, r0
 800ba9a:	2300      	movs	r3, #0
 800ba9c:	220a      	movs	r2, #10
 800ba9e:	4620      	mov	r0, r4
 800baa0:	f000 fafc 	bl	800c09c <__multadd>
 800baa4:	4607      	mov	r7, r0
 800baa6:	e7f1      	b.n	800ba8c <_dtoa_r+0xb04>
 800baa8:	9b03      	ldr	r3, [sp, #12]
 800baaa:	9302      	str	r3, [sp, #8]
 800baac:	9d01      	ldr	r5, [sp, #4]
 800baae:	ee18 0a10 	vmov	r0, s16
 800bab2:	4631      	mov	r1, r6
 800bab4:	f7ff f9da 	bl	800ae6c <quorem>
 800bab8:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800babc:	9b01      	ldr	r3, [sp, #4]
 800babe:	f805 ab01 	strb.w	sl, [r5], #1
 800bac2:	1aea      	subs	r2, r5, r3
 800bac4:	9b02      	ldr	r3, [sp, #8]
 800bac6:	4293      	cmp	r3, r2
 800bac8:	dd09      	ble.n	800bade <_dtoa_r+0xb56>
 800baca:	ee18 1a10 	vmov	r1, s16
 800bace:	2300      	movs	r3, #0
 800bad0:	220a      	movs	r2, #10
 800bad2:	4620      	mov	r0, r4
 800bad4:	f000 fae2 	bl	800c09c <__multadd>
 800bad8:	ee08 0a10 	vmov	s16, r0
 800badc:	e7e7      	b.n	800baae <_dtoa_r+0xb26>
 800bade:	9b02      	ldr	r3, [sp, #8]
 800bae0:	2b00      	cmp	r3, #0
 800bae2:	bfc8      	it	gt
 800bae4:	461d      	movgt	r5, r3
 800bae6:	9b01      	ldr	r3, [sp, #4]
 800bae8:	bfd8      	it	le
 800baea:	2501      	movle	r5, #1
 800baec:	441d      	add	r5, r3
 800baee:	f04f 0800 	mov.w	r8, #0
 800baf2:	ee18 1a10 	vmov	r1, s16
 800baf6:	2201      	movs	r2, #1
 800baf8:	4620      	mov	r0, r4
 800bafa:	f000 fc7f 	bl	800c3fc <__lshift>
 800bafe:	4631      	mov	r1, r6
 800bb00:	ee08 0a10 	vmov	s16, r0
 800bb04:	f000 fcea 	bl	800c4dc <__mcmp>
 800bb08:	2800      	cmp	r0, #0
 800bb0a:	dc91      	bgt.n	800ba30 <_dtoa_r+0xaa8>
 800bb0c:	d102      	bne.n	800bb14 <_dtoa_r+0xb8c>
 800bb0e:	f01a 0f01 	tst.w	sl, #1
 800bb12:	d18d      	bne.n	800ba30 <_dtoa_r+0xaa8>
 800bb14:	462b      	mov	r3, r5
 800bb16:	461d      	mov	r5, r3
 800bb18:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800bb1c:	2a30      	cmp	r2, #48	; 0x30
 800bb1e:	d0fa      	beq.n	800bb16 <_dtoa_r+0xb8e>
 800bb20:	e6d7      	b.n	800b8d2 <_dtoa_r+0x94a>
 800bb22:	9a01      	ldr	r2, [sp, #4]
 800bb24:	429a      	cmp	r2, r3
 800bb26:	d184      	bne.n	800ba32 <_dtoa_r+0xaaa>
 800bb28:	9b00      	ldr	r3, [sp, #0]
 800bb2a:	3301      	adds	r3, #1
 800bb2c:	9300      	str	r3, [sp, #0]
 800bb2e:	2331      	movs	r3, #49	; 0x31
 800bb30:	7013      	strb	r3, [r2, #0]
 800bb32:	e6ce      	b.n	800b8d2 <_dtoa_r+0x94a>
 800bb34:	4b09      	ldr	r3, [pc, #36]	; (800bb5c <_dtoa_r+0xbd4>)
 800bb36:	f7ff ba95 	b.w	800b064 <_dtoa_r+0xdc>
 800bb3a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800bb3c:	2b00      	cmp	r3, #0
 800bb3e:	f47f aa6e 	bne.w	800b01e <_dtoa_r+0x96>
 800bb42:	4b07      	ldr	r3, [pc, #28]	; (800bb60 <_dtoa_r+0xbd8>)
 800bb44:	f7ff ba8e 	b.w	800b064 <_dtoa_r+0xdc>
 800bb48:	9b02      	ldr	r3, [sp, #8]
 800bb4a:	2b00      	cmp	r3, #0
 800bb4c:	dcae      	bgt.n	800baac <_dtoa_r+0xb24>
 800bb4e:	9b06      	ldr	r3, [sp, #24]
 800bb50:	2b02      	cmp	r3, #2
 800bb52:	f73f aea8 	bgt.w	800b8a6 <_dtoa_r+0x91e>
 800bb56:	e7a9      	b.n	800baac <_dtoa_r+0xb24>
 800bb58:	0800d01b 	.word	0x0800d01b
 800bb5c:	0800cf78 	.word	0x0800cf78
 800bb60:	0800cf9c 	.word	0x0800cf9c

0800bb64 <__sflush_r>:
 800bb64:	898a      	ldrh	r2, [r1, #12]
 800bb66:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bb6a:	4605      	mov	r5, r0
 800bb6c:	0710      	lsls	r0, r2, #28
 800bb6e:	460c      	mov	r4, r1
 800bb70:	d458      	bmi.n	800bc24 <__sflush_r+0xc0>
 800bb72:	684b      	ldr	r3, [r1, #4]
 800bb74:	2b00      	cmp	r3, #0
 800bb76:	dc05      	bgt.n	800bb84 <__sflush_r+0x20>
 800bb78:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800bb7a:	2b00      	cmp	r3, #0
 800bb7c:	dc02      	bgt.n	800bb84 <__sflush_r+0x20>
 800bb7e:	2000      	movs	r0, #0
 800bb80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bb84:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800bb86:	2e00      	cmp	r6, #0
 800bb88:	d0f9      	beq.n	800bb7e <__sflush_r+0x1a>
 800bb8a:	2300      	movs	r3, #0
 800bb8c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800bb90:	682f      	ldr	r7, [r5, #0]
 800bb92:	602b      	str	r3, [r5, #0]
 800bb94:	d032      	beq.n	800bbfc <__sflush_r+0x98>
 800bb96:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800bb98:	89a3      	ldrh	r3, [r4, #12]
 800bb9a:	075a      	lsls	r2, r3, #29
 800bb9c:	d505      	bpl.n	800bbaa <__sflush_r+0x46>
 800bb9e:	6863      	ldr	r3, [r4, #4]
 800bba0:	1ac0      	subs	r0, r0, r3
 800bba2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800bba4:	b10b      	cbz	r3, 800bbaa <__sflush_r+0x46>
 800bba6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800bba8:	1ac0      	subs	r0, r0, r3
 800bbaa:	2300      	movs	r3, #0
 800bbac:	4602      	mov	r2, r0
 800bbae:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800bbb0:	6a21      	ldr	r1, [r4, #32]
 800bbb2:	4628      	mov	r0, r5
 800bbb4:	47b0      	blx	r6
 800bbb6:	1c43      	adds	r3, r0, #1
 800bbb8:	89a3      	ldrh	r3, [r4, #12]
 800bbba:	d106      	bne.n	800bbca <__sflush_r+0x66>
 800bbbc:	6829      	ldr	r1, [r5, #0]
 800bbbe:	291d      	cmp	r1, #29
 800bbc0:	d82c      	bhi.n	800bc1c <__sflush_r+0xb8>
 800bbc2:	4a2a      	ldr	r2, [pc, #168]	; (800bc6c <__sflush_r+0x108>)
 800bbc4:	40ca      	lsrs	r2, r1
 800bbc6:	07d6      	lsls	r6, r2, #31
 800bbc8:	d528      	bpl.n	800bc1c <__sflush_r+0xb8>
 800bbca:	2200      	movs	r2, #0
 800bbcc:	6062      	str	r2, [r4, #4]
 800bbce:	04d9      	lsls	r1, r3, #19
 800bbd0:	6922      	ldr	r2, [r4, #16]
 800bbd2:	6022      	str	r2, [r4, #0]
 800bbd4:	d504      	bpl.n	800bbe0 <__sflush_r+0x7c>
 800bbd6:	1c42      	adds	r2, r0, #1
 800bbd8:	d101      	bne.n	800bbde <__sflush_r+0x7a>
 800bbda:	682b      	ldr	r3, [r5, #0]
 800bbdc:	b903      	cbnz	r3, 800bbe0 <__sflush_r+0x7c>
 800bbde:	6560      	str	r0, [r4, #84]	; 0x54
 800bbe0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800bbe2:	602f      	str	r7, [r5, #0]
 800bbe4:	2900      	cmp	r1, #0
 800bbe6:	d0ca      	beq.n	800bb7e <__sflush_r+0x1a>
 800bbe8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800bbec:	4299      	cmp	r1, r3
 800bbee:	d002      	beq.n	800bbf6 <__sflush_r+0x92>
 800bbf0:	4628      	mov	r0, r5
 800bbf2:	f000 fd8b 	bl	800c70c <_free_r>
 800bbf6:	2000      	movs	r0, #0
 800bbf8:	6360      	str	r0, [r4, #52]	; 0x34
 800bbfa:	e7c1      	b.n	800bb80 <__sflush_r+0x1c>
 800bbfc:	6a21      	ldr	r1, [r4, #32]
 800bbfe:	2301      	movs	r3, #1
 800bc00:	4628      	mov	r0, r5
 800bc02:	47b0      	blx	r6
 800bc04:	1c41      	adds	r1, r0, #1
 800bc06:	d1c7      	bne.n	800bb98 <__sflush_r+0x34>
 800bc08:	682b      	ldr	r3, [r5, #0]
 800bc0a:	2b00      	cmp	r3, #0
 800bc0c:	d0c4      	beq.n	800bb98 <__sflush_r+0x34>
 800bc0e:	2b1d      	cmp	r3, #29
 800bc10:	d001      	beq.n	800bc16 <__sflush_r+0xb2>
 800bc12:	2b16      	cmp	r3, #22
 800bc14:	d101      	bne.n	800bc1a <__sflush_r+0xb6>
 800bc16:	602f      	str	r7, [r5, #0]
 800bc18:	e7b1      	b.n	800bb7e <__sflush_r+0x1a>
 800bc1a:	89a3      	ldrh	r3, [r4, #12]
 800bc1c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bc20:	81a3      	strh	r3, [r4, #12]
 800bc22:	e7ad      	b.n	800bb80 <__sflush_r+0x1c>
 800bc24:	690f      	ldr	r7, [r1, #16]
 800bc26:	2f00      	cmp	r7, #0
 800bc28:	d0a9      	beq.n	800bb7e <__sflush_r+0x1a>
 800bc2a:	0793      	lsls	r3, r2, #30
 800bc2c:	680e      	ldr	r6, [r1, #0]
 800bc2e:	bf08      	it	eq
 800bc30:	694b      	ldreq	r3, [r1, #20]
 800bc32:	600f      	str	r7, [r1, #0]
 800bc34:	bf18      	it	ne
 800bc36:	2300      	movne	r3, #0
 800bc38:	eba6 0807 	sub.w	r8, r6, r7
 800bc3c:	608b      	str	r3, [r1, #8]
 800bc3e:	f1b8 0f00 	cmp.w	r8, #0
 800bc42:	dd9c      	ble.n	800bb7e <__sflush_r+0x1a>
 800bc44:	6a21      	ldr	r1, [r4, #32]
 800bc46:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800bc48:	4643      	mov	r3, r8
 800bc4a:	463a      	mov	r2, r7
 800bc4c:	4628      	mov	r0, r5
 800bc4e:	47b0      	blx	r6
 800bc50:	2800      	cmp	r0, #0
 800bc52:	dc06      	bgt.n	800bc62 <__sflush_r+0xfe>
 800bc54:	89a3      	ldrh	r3, [r4, #12]
 800bc56:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bc5a:	81a3      	strh	r3, [r4, #12]
 800bc5c:	f04f 30ff 	mov.w	r0, #4294967295
 800bc60:	e78e      	b.n	800bb80 <__sflush_r+0x1c>
 800bc62:	4407      	add	r7, r0
 800bc64:	eba8 0800 	sub.w	r8, r8, r0
 800bc68:	e7e9      	b.n	800bc3e <__sflush_r+0xda>
 800bc6a:	bf00      	nop
 800bc6c:	20400001 	.word	0x20400001

0800bc70 <_fflush_r>:
 800bc70:	b538      	push	{r3, r4, r5, lr}
 800bc72:	690b      	ldr	r3, [r1, #16]
 800bc74:	4605      	mov	r5, r0
 800bc76:	460c      	mov	r4, r1
 800bc78:	b913      	cbnz	r3, 800bc80 <_fflush_r+0x10>
 800bc7a:	2500      	movs	r5, #0
 800bc7c:	4628      	mov	r0, r5
 800bc7e:	bd38      	pop	{r3, r4, r5, pc}
 800bc80:	b118      	cbz	r0, 800bc8a <_fflush_r+0x1a>
 800bc82:	6983      	ldr	r3, [r0, #24]
 800bc84:	b90b      	cbnz	r3, 800bc8a <_fflush_r+0x1a>
 800bc86:	f000 f887 	bl	800bd98 <__sinit>
 800bc8a:	4b14      	ldr	r3, [pc, #80]	; (800bcdc <_fflush_r+0x6c>)
 800bc8c:	429c      	cmp	r4, r3
 800bc8e:	d11b      	bne.n	800bcc8 <_fflush_r+0x58>
 800bc90:	686c      	ldr	r4, [r5, #4]
 800bc92:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bc96:	2b00      	cmp	r3, #0
 800bc98:	d0ef      	beq.n	800bc7a <_fflush_r+0xa>
 800bc9a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800bc9c:	07d0      	lsls	r0, r2, #31
 800bc9e:	d404      	bmi.n	800bcaa <_fflush_r+0x3a>
 800bca0:	0599      	lsls	r1, r3, #22
 800bca2:	d402      	bmi.n	800bcaa <_fflush_r+0x3a>
 800bca4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bca6:	f000 f91a 	bl	800bede <__retarget_lock_acquire_recursive>
 800bcaa:	4628      	mov	r0, r5
 800bcac:	4621      	mov	r1, r4
 800bcae:	f7ff ff59 	bl	800bb64 <__sflush_r>
 800bcb2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800bcb4:	07da      	lsls	r2, r3, #31
 800bcb6:	4605      	mov	r5, r0
 800bcb8:	d4e0      	bmi.n	800bc7c <_fflush_r+0xc>
 800bcba:	89a3      	ldrh	r3, [r4, #12]
 800bcbc:	059b      	lsls	r3, r3, #22
 800bcbe:	d4dd      	bmi.n	800bc7c <_fflush_r+0xc>
 800bcc0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bcc2:	f000 f90d 	bl	800bee0 <__retarget_lock_release_recursive>
 800bcc6:	e7d9      	b.n	800bc7c <_fflush_r+0xc>
 800bcc8:	4b05      	ldr	r3, [pc, #20]	; (800bce0 <_fflush_r+0x70>)
 800bcca:	429c      	cmp	r4, r3
 800bccc:	d101      	bne.n	800bcd2 <_fflush_r+0x62>
 800bcce:	68ac      	ldr	r4, [r5, #8]
 800bcd0:	e7df      	b.n	800bc92 <_fflush_r+0x22>
 800bcd2:	4b04      	ldr	r3, [pc, #16]	; (800bce4 <_fflush_r+0x74>)
 800bcd4:	429c      	cmp	r4, r3
 800bcd6:	bf08      	it	eq
 800bcd8:	68ec      	ldreq	r4, [r5, #12]
 800bcda:	e7da      	b.n	800bc92 <_fflush_r+0x22>
 800bcdc:	0800d04c 	.word	0x0800d04c
 800bce0:	0800d06c 	.word	0x0800d06c
 800bce4:	0800d02c 	.word	0x0800d02c

0800bce8 <std>:
 800bce8:	2300      	movs	r3, #0
 800bcea:	b510      	push	{r4, lr}
 800bcec:	4604      	mov	r4, r0
 800bcee:	e9c0 3300 	strd	r3, r3, [r0]
 800bcf2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800bcf6:	6083      	str	r3, [r0, #8]
 800bcf8:	8181      	strh	r1, [r0, #12]
 800bcfa:	6643      	str	r3, [r0, #100]	; 0x64
 800bcfc:	81c2      	strh	r2, [r0, #14]
 800bcfe:	6183      	str	r3, [r0, #24]
 800bd00:	4619      	mov	r1, r3
 800bd02:	2208      	movs	r2, #8
 800bd04:	305c      	adds	r0, #92	; 0x5c
 800bd06:	f7fe faf1 	bl	800a2ec <memset>
 800bd0a:	4b05      	ldr	r3, [pc, #20]	; (800bd20 <std+0x38>)
 800bd0c:	6263      	str	r3, [r4, #36]	; 0x24
 800bd0e:	4b05      	ldr	r3, [pc, #20]	; (800bd24 <std+0x3c>)
 800bd10:	62a3      	str	r3, [r4, #40]	; 0x28
 800bd12:	4b05      	ldr	r3, [pc, #20]	; (800bd28 <std+0x40>)
 800bd14:	62e3      	str	r3, [r4, #44]	; 0x2c
 800bd16:	4b05      	ldr	r3, [pc, #20]	; (800bd2c <std+0x44>)
 800bd18:	6224      	str	r4, [r4, #32]
 800bd1a:	6323      	str	r3, [r4, #48]	; 0x30
 800bd1c:	bd10      	pop	{r4, pc}
 800bd1e:	bf00      	nop
 800bd20:	0800cba1 	.word	0x0800cba1
 800bd24:	0800cbc3 	.word	0x0800cbc3
 800bd28:	0800cbfb 	.word	0x0800cbfb
 800bd2c:	0800cc1f 	.word	0x0800cc1f

0800bd30 <_cleanup_r>:
 800bd30:	4901      	ldr	r1, [pc, #4]	; (800bd38 <_cleanup_r+0x8>)
 800bd32:	f000 b8af 	b.w	800be94 <_fwalk_reent>
 800bd36:	bf00      	nop
 800bd38:	0800bc71 	.word	0x0800bc71

0800bd3c <__sfmoreglue>:
 800bd3c:	b570      	push	{r4, r5, r6, lr}
 800bd3e:	2268      	movs	r2, #104	; 0x68
 800bd40:	1e4d      	subs	r5, r1, #1
 800bd42:	4355      	muls	r5, r2
 800bd44:	460e      	mov	r6, r1
 800bd46:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800bd4a:	f000 fd4b 	bl	800c7e4 <_malloc_r>
 800bd4e:	4604      	mov	r4, r0
 800bd50:	b140      	cbz	r0, 800bd64 <__sfmoreglue+0x28>
 800bd52:	2100      	movs	r1, #0
 800bd54:	e9c0 1600 	strd	r1, r6, [r0]
 800bd58:	300c      	adds	r0, #12
 800bd5a:	60a0      	str	r0, [r4, #8]
 800bd5c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800bd60:	f7fe fac4 	bl	800a2ec <memset>
 800bd64:	4620      	mov	r0, r4
 800bd66:	bd70      	pop	{r4, r5, r6, pc}

0800bd68 <__sfp_lock_acquire>:
 800bd68:	4801      	ldr	r0, [pc, #4]	; (800bd70 <__sfp_lock_acquire+0x8>)
 800bd6a:	f000 b8b8 	b.w	800bede <__retarget_lock_acquire_recursive>
 800bd6e:	bf00      	nop
 800bd70:	2000075d 	.word	0x2000075d

0800bd74 <__sfp_lock_release>:
 800bd74:	4801      	ldr	r0, [pc, #4]	; (800bd7c <__sfp_lock_release+0x8>)
 800bd76:	f000 b8b3 	b.w	800bee0 <__retarget_lock_release_recursive>
 800bd7a:	bf00      	nop
 800bd7c:	2000075d 	.word	0x2000075d

0800bd80 <__sinit_lock_acquire>:
 800bd80:	4801      	ldr	r0, [pc, #4]	; (800bd88 <__sinit_lock_acquire+0x8>)
 800bd82:	f000 b8ac 	b.w	800bede <__retarget_lock_acquire_recursive>
 800bd86:	bf00      	nop
 800bd88:	2000075e 	.word	0x2000075e

0800bd8c <__sinit_lock_release>:
 800bd8c:	4801      	ldr	r0, [pc, #4]	; (800bd94 <__sinit_lock_release+0x8>)
 800bd8e:	f000 b8a7 	b.w	800bee0 <__retarget_lock_release_recursive>
 800bd92:	bf00      	nop
 800bd94:	2000075e 	.word	0x2000075e

0800bd98 <__sinit>:
 800bd98:	b510      	push	{r4, lr}
 800bd9a:	4604      	mov	r4, r0
 800bd9c:	f7ff fff0 	bl	800bd80 <__sinit_lock_acquire>
 800bda0:	69a3      	ldr	r3, [r4, #24]
 800bda2:	b11b      	cbz	r3, 800bdac <__sinit+0x14>
 800bda4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bda8:	f7ff bff0 	b.w	800bd8c <__sinit_lock_release>
 800bdac:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800bdb0:	6523      	str	r3, [r4, #80]	; 0x50
 800bdb2:	4b13      	ldr	r3, [pc, #76]	; (800be00 <__sinit+0x68>)
 800bdb4:	4a13      	ldr	r2, [pc, #76]	; (800be04 <__sinit+0x6c>)
 800bdb6:	681b      	ldr	r3, [r3, #0]
 800bdb8:	62a2      	str	r2, [r4, #40]	; 0x28
 800bdba:	42a3      	cmp	r3, r4
 800bdbc:	bf04      	itt	eq
 800bdbe:	2301      	moveq	r3, #1
 800bdc0:	61a3      	streq	r3, [r4, #24]
 800bdc2:	4620      	mov	r0, r4
 800bdc4:	f000 f820 	bl	800be08 <__sfp>
 800bdc8:	6060      	str	r0, [r4, #4]
 800bdca:	4620      	mov	r0, r4
 800bdcc:	f000 f81c 	bl	800be08 <__sfp>
 800bdd0:	60a0      	str	r0, [r4, #8]
 800bdd2:	4620      	mov	r0, r4
 800bdd4:	f000 f818 	bl	800be08 <__sfp>
 800bdd8:	2200      	movs	r2, #0
 800bdda:	60e0      	str	r0, [r4, #12]
 800bddc:	2104      	movs	r1, #4
 800bdde:	6860      	ldr	r0, [r4, #4]
 800bde0:	f7ff ff82 	bl	800bce8 <std>
 800bde4:	68a0      	ldr	r0, [r4, #8]
 800bde6:	2201      	movs	r2, #1
 800bde8:	2109      	movs	r1, #9
 800bdea:	f7ff ff7d 	bl	800bce8 <std>
 800bdee:	68e0      	ldr	r0, [r4, #12]
 800bdf0:	2202      	movs	r2, #2
 800bdf2:	2112      	movs	r1, #18
 800bdf4:	f7ff ff78 	bl	800bce8 <std>
 800bdf8:	2301      	movs	r3, #1
 800bdfa:	61a3      	str	r3, [r4, #24]
 800bdfc:	e7d2      	b.n	800bda4 <__sinit+0xc>
 800bdfe:	bf00      	nop
 800be00:	0800cf64 	.word	0x0800cf64
 800be04:	0800bd31 	.word	0x0800bd31

0800be08 <__sfp>:
 800be08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800be0a:	4607      	mov	r7, r0
 800be0c:	f7ff ffac 	bl	800bd68 <__sfp_lock_acquire>
 800be10:	4b1e      	ldr	r3, [pc, #120]	; (800be8c <__sfp+0x84>)
 800be12:	681e      	ldr	r6, [r3, #0]
 800be14:	69b3      	ldr	r3, [r6, #24]
 800be16:	b913      	cbnz	r3, 800be1e <__sfp+0x16>
 800be18:	4630      	mov	r0, r6
 800be1a:	f7ff ffbd 	bl	800bd98 <__sinit>
 800be1e:	3648      	adds	r6, #72	; 0x48
 800be20:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800be24:	3b01      	subs	r3, #1
 800be26:	d503      	bpl.n	800be30 <__sfp+0x28>
 800be28:	6833      	ldr	r3, [r6, #0]
 800be2a:	b30b      	cbz	r3, 800be70 <__sfp+0x68>
 800be2c:	6836      	ldr	r6, [r6, #0]
 800be2e:	e7f7      	b.n	800be20 <__sfp+0x18>
 800be30:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800be34:	b9d5      	cbnz	r5, 800be6c <__sfp+0x64>
 800be36:	4b16      	ldr	r3, [pc, #88]	; (800be90 <__sfp+0x88>)
 800be38:	60e3      	str	r3, [r4, #12]
 800be3a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800be3e:	6665      	str	r5, [r4, #100]	; 0x64
 800be40:	f000 f84c 	bl	800bedc <__retarget_lock_init_recursive>
 800be44:	f7ff ff96 	bl	800bd74 <__sfp_lock_release>
 800be48:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800be4c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800be50:	6025      	str	r5, [r4, #0]
 800be52:	61a5      	str	r5, [r4, #24]
 800be54:	2208      	movs	r2, #8
 800be56:	4629      	mov	r1, r5
 800be58:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800be5c:	f7fe fa46 	bl	800a2ec <memset>
 800be60:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800be64:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800be68:	4620      	mov	r0, r4
 800be6a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800be6c:	3468      	adds	r4, #104	; 0x68
 800be6e:	e7d9      	b.n	800be24 <__sfp+0x1c>
 800be70:	2104      	movs	r1, #4
 800be72:	4638      	mov	r0, r7
 800be74:	f7ff ff62 	bl	800bd3c <__sfmoreglue>
 800be78:	4604      	mov	r4, r0
 800be7a:	6030      	str	r0, [r6, #0]
 800be7c:	2800      	cmp	r0, #0
 800be7e:	d1d5      	bne.n	800be2c <__sfp+0x24>
 800be80:	f7ff ff78 	bl	800bd74 <__sfp_lock_release>
 800be84:	230c      	movs	r3, #12
 800be86:	603b      	str	r3, [r7, #0]
 800be88:	e7ee      	b.n	800be68 <__sfp+0x60>
 800be8a:	bf00      	nop
 800be8c:	0800cf64 	.word	0x0800cf64
 800be90:	ffff0001 	.word	0xffff0001

0800be94 <_fwalk_reent>:
 800be94:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800be98:	4606      	mov	r6, r0
 800be9a:	4688      	mov	r8, r1
 800be9c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800bea0:	2700      	movs	r7, #0
 800bea2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800bea6:	f1b9 0901 	subs.w	r9, r9, #1
 800beaa:	d505      	bpl.n	800beb8 <_fwalk_reent+0x24>
 800beac:	6824      	ldr	r4, [r4, #0]
 800beae:	2c00      	cmp	r4, #0
 800beb0:	d1f7      	bne.n	800bea2 <_fwalk_reent+0xe>
 800beb2:	4638      	mov	r0, r7
 800beb4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800beb8:	89ab      	ldrh	r3, [r5, #12]
 800beba:	2b01      	cmp	r3, #1
 800bebc:	d907      	bls.n	800bece <_fwalk_reent+0x3a>
 800bebe:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800bec2:	3301      	adds	r3, #1
 800bec4:	d003      	beq.n	800bece <_fwalk_reent+0x3a>
 800bec6:	4629      	mov	r1, r5
 800bec8:	4630      	mov	r0, r6
 800beca:	47c0      	blx	r8
 800becc:	4307      	orrs	r7, r0
 800bece:	3568      	adds	r5, #104	; 0x68
 800bed0:	e7e9      	b.n	800bea6 <_fwalk_reent+0x12>
	...

0800bed4 <_localeconv_r>:
 800bed4:	4800      	ldr	r0, [pc, #0]	; (800bed8 <_localeconv_r+0x4>)
 800bed6:	4770      	bx	lr
 800bed8:	200001c8 	.word	0x200001c8

0800bedc <__retarget_lock_init_recursive>:
 800bedc:	4770      	bx	lr

0800bede <__retarget_lock_acquire_recursive>:
 800bede:	4770      	bx	lr

0800bee0 <__retarget_lock_release_recursive>:
 800bee0:	4770      	bx	lr

0800bee2 <__swhatbuf_r>:
 800bee2:	b570      	push	{r4, r5, r6, lr}
 800bee4:	460e      	mov	r6, r1
 800bee6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800beea:	2900      	cmp	r1, #0
 800beec:	b096      	sub	sp, #88	; 0x58
 800beee:	4614      	mov	r4, r2
 800bef0:	461d      	mov	r5, r3
 800bef2:	da08      	bge.n	800bf06 <__swhatbuf_r+0x24>
 800bef4:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800bef8:	2200      	movs	r2, #0
 800befa:	602a      	str	r2, [r5, #0]
 800befc:	061a      	lsls	r2, r3, #24
 800befe:	d410      	bmi.n	800bf22 <__swhatbuf_r+0x40>
 800bf00:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800bf04:	e00e      	b.n	800bf24 <__swhatbuf_r+0x42>
 800bf06:	466a      	mov	r2, sp
 800bf08:	f000 fee0 	bl	800cccc <_fstat_r>
 800bf0c:	2800      	cmp	r0, #0
 800bf0e:	dbf1      	blt.n	800bef4 <__swhatbuf_r+0x12>
 800bf10:	9a01      	ldr	r2, [sp, #4]
 800bf12:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800bf16:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800bf1a:	425a      	negs	r2, r3
 800bf1c:	415a      	adcs	r2, r3
 800bf1e:	602a      	str	r2, [r5, #0]
 800bf20:	e7ee      	b.n	800bf00 <__swhatbuf_r+0x1e>
 800bf22:	2340      	movs	r3, #64	; 0x40
 800bf24:	2000      	movs	r0, #0
 800bf26:	6023      	str	r3, [r4, #0]
 800bf28:	b016      	add	sp, #88	; 0x58
 800bf2a:	bd70      	pop	{r4, r5, r6, pc}

0800bf2c <__smakebuf_r>:
 800bf2c:	898b      	ldrh	r3, [r1, #12]
 800bf2e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800bf30:	079d      	lsls	r5, r3, #30
 800bf32:	4606      	mov	r6, r0
 800bf34:	460c      	mov	r4, r1
 800bf36:	d507      	bpl.n	800bf48 <__smakebuf_r+0x1c>
 800bf38:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800bf3c:	6023      	str	r3, [r4, #0]
 800bf3e:	6123      	str	r3, [r4, #16]
 800bf40:	2301      	movs	r3, #1
 800bf42:	6163      	str	r3, [r4, #20]
 800bf44:	b002      	add	sp, #8
 800bf46:	bd70      	pop	{r4, r5, r6, pc}
 800bf48:	ab01      	add	r3, sp, #4
 800bf4a:	466a      	mov	r2, sp
 800bf4c:	f7ff ffc9 	bl	800bee2 <__swhatbuf_r>
 800bf50:	9900      	ldr	r1, [sp, #0]
 800bf52:	4605      	mov	r5, r0
 800bf54:	4630      	mov	r0, r6
 800bf56:	f000 fc45 	bl	800c7e4 <_malloc_r>
 800bf5a:	b948      	cbnz	r0, 800bf70 <__smakebuf_r+0x44>
 800bf5c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bf60:	059a      	lsls	r2, r3, #22
 800bf62:	d4ef      	bmi.n	800bf44 <__smakebuf_r+0x18>
 800bf64:	f023 0303 	bic.w	r3, r3, #3
 800bf68:	f043 0302 	orr.w	r3, r3, #2
 800bf6c:	81a3      	strh	r3, [r4, #12]
 800bf6e:	e7e3      	b.n	800bf38 <__smakebuf_r+0xc>
 800bf70:	4b0d      	ldr	r3, [pc, #52]	; (800bfa8 <__smakebuf_r+0x7c>)
 800bf72:	62b3      	str	r3, [r6, #40]	; 0x28
 800bf74:	89a3      	ldrh	r3, [r4, #12]
 800bf76:	6020      	str	r0, [r4, #0]
 800bf78:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bf7c:	81a3      	strh	r3, [r4, #12]
 800bf7e:	9b00      	ldr	r3, [sp, #0]
 800bf80:	6163      	str	r3, [r4, #20]
 800bf82:	9b01      	ldr	r3, [sp, #4]
 800bf84:	6120      	str	r0, [r4, #16]
 800bf86:	b15b      	cbz	r3, 800bfa0 <__smakebuf_r+0x74>
 800bf88:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bf8c:	4630      	mov	r0, r6
 800bf8e:	f000 feaf 	bl	800ccf0 <_isatty_r>
 800bf92:	b128      	cbz	r0, 800bfa0 <__smakebuf_r+0x74>
 800bf94:	89a3      	ldrh	r3, [r4, #12]
 800bf96:	f023 0303 	bic.w	r3, r3, #3
 800bf9a:	f043 0301 	orr.w	r3, r3, #1
 800bf9e:	81a3      	strh	r3, [r4, #12]
 800bfa0:	89a0      	ldrh	r0, [r4, #12]
 800bfa2:	4305      	orrs	r5, r0
 800bfa4:	81a5      	strh	r5, [r4, #12]
 800bfa6:	e7cd      	b.n	800bf44 <__smakebuf_r+0x18>
 800bfa8:	0800bd31 	.word	0x0800bd31

0800bfac <malloc>:
 800bfac:	4b02      	ldr	r3, [pc, #8]	; (800bfb8 <malloc+0xc>)
 800bfae:	4601      	mov	r1, r0
 800bfb0:	6818      	ldr	r0, [r3, #0]
 800bfb2:	f000 bc17 	b.w	800c7e4 <_malloc_r>
 800bfb6:	bf00      	nop
 800bfb8:	20000074 	.word	0x20000074

0800bfbc <memcpy>:
 800bfbc:	440a      	add	r2, r1
 800bfbe:	4291      	cmp	r1, r2
 800bfc0:	f100 33ff 	add.w	r3, r0, #4294967295
 800bfc4:	d100      	bne.n	800bfc8 <memcpy+0xc>
 800bfc6:	4770      	bx	lr
 800bfc8:	b510      	push	{r4, lr}
 800bfca:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bfce:	f803 4f01 	strb.w	r4, [r3, #1]!
 800bfd2:	4291      	cmp	r1, r2
 800bfd4:	d1f9      	bne.n	800bfca <memcpy+0xe>
 800bfd6:	bd10      	pop	{r4, pc}

0800bfd8 <_Balloc>:
 800bfd8:	b570      	push	{r4, r5, r6, lr}
 800bfda:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800bfdc:	4604      	mov	r4, r0
 800bfde:	460d      	mov	r5, r1
 800bfe0:	b976      	cbnz	r6, 800c000 <_Balloc+0x28>
 800bfe2:	2010      	movs	r0, #16
 800bfe4:	f7ff ffe2 	bl	800bfac <malloc>
 800bfe8:	4602      	mov	r2, r0
 800bfea:	6260      	str	r0, [r4, #36]	; 0x24
 800bfec:	b920      	cbnz	r0, 800bff8 <_Balloc+0x20>
 800bfee:	4b18      	ldr	r3, [pc, #96]	; (800c050 <_Balloc+0x78>)
 800bff0:	4818      	ldr	r0, [pc, #96]	; (800c054 <_Balloc+0x7c>)
 800bff2:	2166      	movs	r1, #102	; 0x66
 800bff4:	f000 fe2a 	bl	800cc4c <__assert_func>
 800bff8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800bffc:	6006      	str	r6, [r0, #0]
 800bffe:	60c6      	str	r6, [r0, #12]
 800c000:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800c002:	68f3      	ldr	r3, [r6, #12]
 800c004:	b183      	cbz	r3, 800c028 <_Balloc+0x50>
 800c006:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c008:	68db      	ldr	r3, [r3, #12]
 800c00a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800c00e:	b9b8      	cbnz	r0, 800c040 <_Balloc+0x68>
 800c010:	2101      	movs	r1, #1
 800c012:	fa01 f605 	lsl.w	r6, r1, r5
 800c016:	1d72      	adds	r2, r6, #5
 800c018:	0092      	lsls	r2, r2, #2
 800c01a:	4620      	mov	r0, r4
 800c01c:	f000 fb60 	bl	800c6e0 <_calloc_r>
 800c020:	b160      	cbz	r0, 800c03c <_Balloc+0x64>
 800c022:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800c026:	e00e      	b.n	800c046 <_Balloc+0x6e>
 800c028:	2221      	movs	r2, #33	; 0x21
 800c02a:	2104      	movs	r1, #4
 800c02c:	4620      	mov	r0, r4
 800c02e:	f000 fb57 	bl	800c6e0 <_calloc_r>
 800c032:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c034:	60f0      	str	r0, [r6, #12]
 800c036:	68db      	ldr	r3, [r3, #12]
 800c038:	2b00      	cmp	r3, #0
 800c03a:	d1e4      	bne.n	800c006 <_Balloc+0x2e>
 800c03c:	2000      	movs	r0, #0
 800c03e:	bd70      	pop	{r4, r5, r6, pc}
 800c040:	6802      	ldr	r2, [r0, #0]
 800c042:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800c046:	2300      	movs	r3, #0
 800c048:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800c04c:	e7f7      	b.n	800c03e <_Balloc+0x66>
 800c04e:	bf00      	nop
 800c050:	0800cfa9 	.word	0x0800cfa9
 800c054:	0800d08c 	.word	0x0800d08c

0800c058 <_Bfree>:
 800c058:	b570      	push	{r4, r5, r6, lr}
 800c05a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800c05c:	4605      	mov	r5, r0
 800c05e:	460c      	mov	r4, r1
 800c060:	b976      	cbnz	r6, 800c080 <_Bfree+0x28>
 800c062:	2010      	movs	r0, #16
 800c064:	f7ff ffa2 	bl	800bfac <malloc>
 800c068:	4602      	mov	r2, r0
 800c06a:	6268      	str	r0, [r5, #36]	; 0x24
 800c06c:	b920      	cbnz	r0, 800c078 <_Bfree+0x20>
 800c06e:	4b09      	ldr	r3, [pc, #36]	; (800c094 <_Bfree+0x3c>)
 800c070:	4809      	ldr	r0, [pc, #36]	; (800c098 <_Bfree+0x40>)
 800c072:	218a      	movs	r1, #138	; 0x8a
 800c074:	f000 fdea 	bl	800cc4c <__assert_func>
 800c078:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c07c:	6006      	str	r6, [r0, #0]
 800c07e:	60c6      	str	r6, [r0, #12]
 800c080:	b13c      	cbz	r4, 800c092 <_Bfree+0x3a>
 800c082:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800c084:	6862      	ldr	r2, [r4, #4]
 800c086:	68db      	ldr	r3, [r3, #12]
 800c088:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800c08c:	6021      	str	r1, [r4, #0]
 800c08e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800c092:	bd70      	pop	{r4, r5, r6, pc}
 800c094:	0800cfa9 	.word	0x0800cfa9
 800c098:	0800d08c 	.word	0x0800d08c

0800c09c <__multadd>:
 800c09c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c0a0:	690d      	ldr	r5, [r1, #16]
 800c0a2:	4607      	mov	r7, r0
 800c0a4:	460c      	mov	r4, r1
 800c0a6:	461e      	mov	r6, r3
 800c0a8:	f101 0c14 	add.w	ip, r1, #20
 800c0ac:	2000      	movs	r0, #0
 800c0ae:	f8dc 3000 	ldr.w	r3, [ip]
 800c0b2:	b299      	uxth	r1, r3
 800c0b4:	fb02 6101 	mla	r1, r2, r1, r6
 800c0b8:	0c1e      	lsrs	r6, r3, #16
 800c0ba:	0c0b      	lsrs	r3, r1, #16
 800c0bc:	fb02 3306 	mla	r3, r2, r6, r3
 800c0c0:	b289      	uxth	r1, r1
 800c0c2:	3001      	adds	r0, #1
 800c0c4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800c0c8:	4285      	cmp	r5, r0
 800c0ca:	f84c 1b04 	str.w	r1, [ip], #4
 800c0ce:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800c0d2:	dcec      	bgt.n	800c0ae <__multadd+0x12>
 800c0d4:	b30e      	cbz	r6, 800c11a <__multadd+0x7e>
 800c0d6:	68a3      	ldr	r3, [r4, #8]
 800c0d8:	42ab      	cmp	r3, r5
 800c0da:	dc19      	bgt.n	800c110 <__multadd+0x74>
 800c0dc:	6861      	ldr	r1, [r4, #4]
 800c0de:	4638      	mov	r0, r7
 800c0e0:	3101      	adds	r1, #1
 800c0e2:	f7ff ff79 	bl	800bfd8 <_Balloc>
 800c0e6:	4680      	mov	r8, r0
 800c0e8:	b928      	cbnz	r0, 800c0f6 <__multadd+0x5a>
 800c0ea:	4602      	mov	r2, r0
 800c0ec:	4b0c      	ldr	r3, [pc, #48]	; (800c120 <__multadd+0x84>)
 800c0ee:	480d      	ldr	r0, [pc, #52]	; (800c124 <__multadd+0x88>)
 800c0f0:	21b5      	movs	r1, #181	; 0xb5
 800c0f2:	f000 fdab 	bl	800cc4c <__assert_func>
 800c0f6:	6922      	ldr	r2, [r4, #16]
 800c0f8:	3202      	adds	r2, #2
 800c0fa:	f104 010c 	add.w	r1, r4, #12
 800c0fe:	0092      	lsls	r2, r2, #2
 800c100:	300c      	adds	r0, #12
 800c102:	f7ff ff5b 	bl	800bfbc <memcpy>
 800c106:	4621      	mov	r1, r4
 800c108:	4638      	mov	r0, r7
 800c10a:	f7ff ffa5 	bl	800c058 <_Bfree>
 800c10e:	4644      	mov	r4, r8
 800c110:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800c114:	3501      	adds	r5, #1
 800c116:	615e      	str	r6, [r3, #20]
 800c118:	6125      	str	r5, [r4, #16]
 800c11a:	4620      	mov	r0, r4
 800c11c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c120:	0800d01b 	.word	0x0800d01b
 800c124:	0800d08c 	.word	0x0800d08c

0800c128 <__hi0bits>:
 800c128:	0c03      	lsrs	r3, r0, #16
 800c12a:	041b      	lsls	r3, r3, #16
 800c12c:	b9d3      	cbnz	r3, 800c164 <__hi0bits+0x3c>
 800c12e:	0400      	lsls	r0, r0, #16
 800c130:	2310      	movs	r3, #16
 800c132:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800c136:	bf04      	itt	eq
 800c138:	0200      	lsleq	r0, r0, #8
 800c13a:	3308      	addeq	r3, #8
 800c13c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800c140:	bf04      	itt	eq
 800c142:	0100      	lsleq	r0, r0, #4
 800c144:	3304      	addeq	r3, #4
 800c146:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800c14a:	bf04      	itt	eq
 800c14c:	0080      	lsleq	r0, r0, #2
 800c14e:	3302      	addeq	r3, #2
 800c150:	2800      	cmp	r0, #0
 800c152:	db05      	blt.n	800c160 <__hi0bits+0x38>
 800c154:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800c158:	f103 0301 	add.w	r3, r3, #1
 800c15c:	bf08      	it	eq
 800c15e:	2320      	moveq	r3, #32
 800c160:	4618      	mov	r0, r3
 800c162:	4770      	bx	lr
 800c164:	2300      	movs	r3, #0
 800c166:	e7e4      	b.n	800c132 <__hi0bits+0xa>

0800c168 <__lo0bits>:
 800c168:	6803      	ldr	r3, [r0, #0]
 800c16a:	f013 0207 	ands.w	r2, r3, #7
 800c16e:	4601      	mov	r1, r0
 800c170:	d00b      	beq.n	800c18a <__lo0bits+0x22>
 800c172:	07da      	lsls	r2, r3, #31
 800c174:	d423      	bmi.n	800c1be <__lo0bits+0x56>
 800c176:	0798      	lsls	r0, r3, #30
 800c178:	bf49      	itett	mi
 800c17a:	085b      	lsrmi	r3, r3, #1
 800c17c:	089b      	lsrpl	r3, r3, #2
 800c17e:	2001      	movmi	r0, #1
 800c180:	600b      	strmi	r3, [r1, #0]
 800c182:	bf5c      	itt	pl
 800c184:	600b      	strpl	r3, [r1, #0]
 800c186:	2002      	movpl	r0, #2
 800c188:	4770      	bx	lr
 800c18a:	b298      	uxth	r0, r3
 800c18c:	b9a8      	cbnz	r0, 800c1ba <__lo0bits+0x52>
 800c18e:	0c1b      	lsrs	r3, r3, #16
 800c190:	2010      	movs	r0, #16
 800c192:	b2da      	uxtb	r2, r3
 800c194:	b90a      	cbnz	r2, 800c19a <__lo0bits+0x32>
 800c196:	3008      	adds	r0, #8
 800c198:	0a1b      	lsrs	r3, r3, #8
 800c19a:	071a      	lsls	r2, r3, #28
 800c19c:	bf04      	itt	eq
 800c19e:	091b      	lsreq	r3, r3, #4
 800c1a0:	3004      	addeq	r0, #4
 800c1a2:	079a      	lsls	r2, r3, #30
 800c1a4:	bf04      	itt	eq
 800c1a6:	089b      	lsreq	r3, r3, #2
 800c1a8:	3002      	addeq	r0, #2
 800c1aa:	07da      	lsls	r2, r3, #31
 800c1ac:	d403      	bmi.n	800c1b6 <__lo0bits+0x4e>
 800c1ae:	085b      	lsrs	r3, r3, #1
 800c1b0:	f100 0001 	add.w	r0, r0, #1
 800c1b4:	d005      	beq.n	800c1c2 <__lo0bits+0x5a>
 800c1b6:	600b      	str	r3, [r1, #0]
 800c1b8:	4770      	bx	lr
 800c1ba:	4610      	mov	r0, r2
 800c1bc:	e7e9      	b.n	800c192 <__lo0bits+0x2a>
 800c1be:	2000      	movs	r0, #0
 800c1c0:	4770      	bx	lr
 800c1c2:	2020      	movs	r0, #32
 800c1c4:	4770      	bx	lr
	...

0800c1c8 <__i2b>:
 800c1c8:	b510      	push	{r4, lr}
 800c1ca:	460c      	mov	r4, r1
 800c1cc:	2101      	movs	r1, #1
 800c1ce:	f7ff ff03 	bl	800bfd8 <_Balloc>
 800c1d2:	4602      	mov	r2, r0
 800c1d4:	b928      	cbnz	r0, 800c1e2 <__i2b+0x1a>
 800c1d6:	4b05      	ldr	r3, [pc, #20]	; (800c1ec <__i2b+0x24>)
 800c1d8:	4805      	ldr	r0, [pc, #20]	; (800c1f0 <__i2b+0x28>)
 800c1da:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800c1de:	f000 fd35 	bl	800cc4c <__assert_func>
 800c1e2:	2301      	movs	r3, #1
 800c1e4:	6144      	str	r4, [r0, #20]
 800c1e6:	6103      	str	r3, [r0, #16]
 800c1e8:	bd10      	pop	{r4, pc}
 800c1ea:	bf00      	nop
 800c1ec:	0800d01b 	.word	0x0800d01b
 800c1f0:	0800d08c 	.word	0x0800d08c

0800c1f4 <__multiply>:
 800c1f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c1f8:	4691      	mov	r9, r2
 800c1fa:	690a      	ldr	r2, [r1, #16]
 800c1fc:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800c200:	429a      	cmp	r2, r3
 800c202:	bfb8      	it	lt
 800c204:	460b      	movlt	r3, r1
 800c206:	460c      	mov	r4, r1
 800c208:	bfbc      	itt	lt
 800c20a:	464c      	movlt	r4, r9
 800c20c:	4699      	movlt	r9, r3
 800c20e:	6927      	ldr	r7, [r4, #16]
 800c210:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800c214:	68a3      	ldr	r3, [r4, #8]
 800c216:	6861      	ldr	r1, [r4, #4]
 800c218:	eb07 060a 	add.w	r6, r7, sl
 800c21c:	42b3      	cmp	r3, r6
 800c21e:	b085      	sub	sp, #20
 800c220:	bfb8      	it	lt
 800c222:	3101      	addlt	r1, #1
 800c224:	f7ff fed8 	bl	800bfd8 <_Balloc>
 800c228:	b930      	cbnz	r0, 800c238 <__multiply+0x44>
 800c22a:	4602      	mov	r2, r0
 800c22c:	4b44      	ldr	r3, [pc, #272]	; (800c340 <__multiply+0x14c>)
 800c22e:	4845      	ldr	r0, [pc, #276]	; (800c344 <__multiply+0x150>)
 800c230:	f240 115d 	movw	r1, #349	; 0x15d
 800c234:	f000 fd0a 	bl	800cc4c <__assert_func>
 800c238:	f100 0514 	add.w	r5, r0, #20
 800c23c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800c240:	462b      	mov	r3, r5
 800c242:	2200      	movs	r2, #0
 800c244:	4543      	cmp	r3, r8
 800c246:	d321      	bcc.n	800c28c <__multiply+0x98>
 800c248:	f104 0314 	add.w	r3, r4, #20
 800c24c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800c250:	f109 0314 	add.w	r3, r9, #20
 800c254:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800c258:	9202      	str	r2, [sp, #8]
 800c25a:	1b3a      	subs	r2, r7, r4
 800c25c:	3a15      	subs	r2, #21
 800c25e:	f022 0203 	bic.w	r2, r2, #3
 800c262:	3204      	adds	r2, #4
 800c264:	f104 0115 	add.w	r1, r4, #21
 800c268:	428f      	cmp	r7, r1
 800c26a:	bf38      	it	cc
 800c26c:	2204      	movcc	r2, #4
 800c26e:	9201      	str	r2, [sp, #4]
 800c270:	9a02      	ldr	r2, [sp, #8]
 800c272:	9303      	str	r3, [sp, #12]
 800c274:	429a      	cmp	r2, r3
 800c276:	d80c      	bhi.n	800c292 <__multiply+0x9e>
 800c278:	2e00      	cmp	r6, #0
 800c27a:	dd03      	ble.n	800c284 <__multiply+0x90>
 800c27c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800c280:	2b00      	cmp	r3, #0
 800c282:	d05a      	beq.n	800c33a <__multiply+0x146>
 800c284:	6106      	str	r6, [r0, #16]
 800c286:	b005      	add	sp, #20
 800c288:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c28c:	f843 2b04 	str.w	r2, [r3], #4
 800c290:	e7d8      	b.n	800c244 <__multiply+0x50>
 800c292:	f8b3 a000 	ldrh.w	sl, [r3]
 800c296:	f1ba 0f00 	cmp.w	sl, #0
 800c29a:	d024      	beq.n	800c2e6 <__multiply+0xf2>
 800c29c:	f104 0e14 	add.w	lr, r4, #20
 800c2a0:	46a9      	mov	r9, r5
 800c2a2:	f04f 0c00 	mov.w	ip, #0
 800c2a6:	f85e 2b04 	ldr.w	r2, [lr], #4
 800c2aa:	f8d9 1000 	ldr.w	r1, [r9]
 800c2ae:	fa1f fb82 	uxth.w	fp, r2
 800c2b2:	b289      	uxth	r1, r1
 800c2b4:	fb0a 110b 	mla	r1, sl, fp, r1
 800c2b8:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800c2bc:	f8d9 2000 	ldr.w	r2, [r9]
 800c2c0:	4461      	add	r1, ip
 800c2c2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800c2c6:	fb0a c20b 	mla	r2, sl, fp, ip
 800c2ca:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800c2ce:	b289      	uxth	r1, r1
 800c2d0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800c2d4:	4577      	cmp	r7, lr
 800c2d6:	f849 1b04 	str.w	r1, [r9], #4
 800c2da:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800c2de:	d8e2      	bhi.n	800c2a6 <__multiply+0xb2>
 800c2e0:	9a01      	ldr	r2, [sp, #4]
 800c2e2:	f845 c002 	str.w	ip, [r5, r2]
 800c2e6:	9a03      	ldr	r2, [sp, #12]
 800c2e8:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800c2ec:	3304      	adds	r3, #4
 800c2ee:	f1b9 0f00 	cmp.w	r9, #0
 800c2f2:	d020      	beq.n	800c336 <__multiply+0x142>
 800c2f4:	6829      	ldr	r1, [r5, #0]
 800c2f6:	f104 0c14 	add.w	ip, r4, #20
 800c2fa:	46ae      	mov	lr, r5
 800c2fc:	f04f 0a00 	mov.w	sl, #0
 800c300:	f8bc b000 	ldrh.w	fp, [ip]
 800c304:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800c308:	fb09 220b 	mla	r2, r9, fp, r2
 800c30c:	4492      	add	sl, r2
 800c30e:	b289      	uxth	r1, r1
 800c310:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800c314:	f84e 1b04 	str.w	r1, [lr], #4
 800c318:	f85c 2b04 	ldr.w	r2, [ip], #4
 800c31c:	f8be 1000 	ldrh.w	r1, [lr]
 800c320:	0c12      	lsrs	r2, r2, #16
 800c322:	fb09 1102 	mla	r1, r9, r2, r1
 800c326:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800c32a:	4567      	cmp	r7, ip
 800c32c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800c330:	d8e6      	bhi.n	800c300 <__multiply+0x10c>
 800c332:	9a01      	ldr	r2, [sp, #4]
 800c334:	50a9      	str	r1, [r5, r2]
 800c336:	3504      	adds	r5, #4
 800c338:	e79a      	b.n	800c270 <__multiply+0x7c>
 800c33a:	3e01      	subs	r6, #1
 800c33c:	e79c      	b.n	800c278 <__multiply+0x84>
 800c33e:	bf00      	nop
 800c340:	0800d01b 	.word	0x0800d01b
 800c344:	0800d08c 	.word	0x0800d08c

0800c348 <__pow5mult>:
 800c348:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c34c:	4615      	mov	r5, r2
 800c34e:	f012 0203 	ands.w	r2, r2, #3
 800c352:	4606      	mov	r6, r0
 800c354:	460f      	mov	r7, r1
 800c356:	d007      	beq.n	800c368 <__pow5mult+0x20>
 800c358:	4c25      	ldr	r4, [pc, #148]	; (800c3f0 <__pow5mult+0xa8>)
 800c35a:	3a01      	subs	r2, #1
 800c35c:	2300      	movs	r3, #0
 800c35e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c362:	f7ff fe9b 	bl	800c09c <__multadd>
 800c366:	4607      	mov	r7, r0
 800c368:	10ad      	asrs	r5, r5, #2
 800c36a:	d03d      	beq.n	800c3e8 <__pow5mult+0xa0>
 800c36c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800c36e:	b97c      	cbnz	r4, 800c390 <__pow5mult+0x48>
 800c370:	2010      	movs	r0, #16
 800c372:	f7ff fe1b 	bl	800bfac <malloc>
 800c376:	4602      	mov	r2, r0
 800c378:	6270      	str	r0, [r6, #36]	; 0x24
 800c37a:	b928      	cbnz	r0, 800c388 <__pow5mult+0x40>
 800c37c:	4b1d      	ldr	r3, [pc, #116]	; (800c3f4 <__pow5mult+0xac>)
 800c37e:	481e      	ldr	r0, [pc, #120]	; (800c3f8 <__pow5mult+0xb0>)
 800c380:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800c384:	f000 fc62 	bl	800cc4c <__assert_func>
 800c388:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c38c:	6004      	str	r4, [r0, #0]
 800c38e:	60c4      	str	r4, [r0, #12]
 800c390:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800c394:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800c398:	b94c      	cbnz	r4, 800c3ae <__pow5mult+0x66>
 800c39a:	f240 2171 	movw	r1, #625	; 0x271
 800c39e:	4630      	mov	r0, r6
 800c3a0:	f7ff ff12 	bl	800c1c8 <__i2b>
 800c3a4:	2300      	movs	r3, #0
 800c3a6:	f8c8 0008 	str.w	r0, [r8, #8]
 800c3aa:	4604      	mov	r4, r0
 800c3ac:	6003      	str	r3, [r0, #0]
 800c3ae:	f04f 0900 	mov.w	r9, #0
 800c3b2:	07eb      	lsls	r3, r5, #31
 800c3b4:	d50a      	bpl.n	800c3cc <__pow5mult+0x84>
 800c3b6:	4639      	mov	r1, r7
 800c3b8:	4622      	mov	r2, r4
 800c3ba:	4630      	mov	r0, r6
 800c3bc:	f7ff ff1a 	bl	800c1f4 <__multiply>
 800c3c0:	4639      	mov	r1, r7
 800c3c2:	4680      	mov	r8, r0
 800c3c4:	4630      	mov	r0, r6
 800c3c6:	f7ff fe47 	bl	800c058 <_Bfree>
 800c3ca:	4647      	mov	r7, r8
 800c3cc:	106d      	asrs	r5, r5, #1
 800c3ce:	d00b      	beq.n	800c3e8 <__pow5mult+0xa0>
 800c3d0:	6820      	ldr	r0, [r4, #0]
 800c3d2:	b938      	cbnz	r0, 800c3e4 <__pow5mult+0x9c>
 800c3d4:	4622      	mov	r2, r4
 800c3d6:	4621      	mov	r1, r4
 800c3d8:	4630      	mov	r0, r6
 800c3da:	f7ff ff0b 	bl	800c1f4 <__multiply>
 800c3de:	6020      	str	r0, [r4, #0]
 800c3e0:	f8c0 9000 	str.w	r9, [r0]
 800c3e4:	4604      	mov	r4, r0
 800c3e6:	e7e4      	b.n	800c3b2 <__pow5mult+0x6a>
 800c3e8:	4638      	mov	r0, r7
 800c3ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c3ee:	bf00      	nop
 800c3f0:	0800d1d8 	.word	0x0800d1d8
 800c3f4:	0800cfa9 	.word	0x0800cfa9
 800c3f8:	0800d08c 	.word	0x0800d08c

0800c3fc <__lshift>:
 800c3fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c400:	460c      	mov	r4, r1
 800c402:	6849      	ldr	r1, [r1, #4]
 800c404:	6923      	ldr	r3, [r4, #16]
 800c406:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800c40a:	68a3      	ldr	r3, [r4, #8]
 800c40c:	4607      	mov	r7, r0
 800c40e:	4691      	mov	r9, r2
 800c410:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800c414:	f108 0601 	add.w	r6, r8, #1
 800c418:	42b3      	cmp	r3, r6
 800c41a:	db0b      	blt.n	800c434 <__lshift+0x38>
 800c41c:	4638      	mov	r0, r7
 800c41e:	f7ff fddb 	bl	800bfd8 <_Balloc>
 800c422:	4605      	mov	r5, r0
 800c424:	b948      	cbnz	r0, 800c43a <__lshift+0x3e>
 800c426:	4602      	mov	r2, r0
 800c428:	4b2a      	ldr	r3, [pc, #168]	; (800c4d4 <__lshift+0xd8>)
 800c42a:	482b      	ldr	r0, [pc, #172]	; (800c4d8 <__lshift+0xdc>)
 800c42c:	f240 11d9 	movw	r1, #473	; 0x1d9
 800c430:	f000 fc0c 	bl	800cc4c <__assert_func>
 800c434:	3101      	adds	r1, #1
 800c436:	005b      	lsls	r3, r3, #1
 800c438:	e7ee      	b.n	800c418 <__lshift+0x1c>
 800c43a:	2300      	movs	r3, #0
 800c43c:	f100 0114 	add.w	r1, r0, #20
 800c440:	f100 0210 	add.w	r2, r0, #16
 800c444:	4618      	mov	r0, r3
 800c446:	4553      	cmp	r3, sl
 800c448:	db37      	blt.n	800c4ba <__lshift+0xbe>
 800c44a:	6920      	ldr	r0, [r4, #16]
 800c44c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c450:	f104 0314 	add.w	r3, r4, #20
 800c454:	f019 091f 	ands.w	r9, r9, #31
 800c458:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800c45c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800c460:	d02f      	beq.n	800c4c2 <__lshift+0xc6>
 800c462:	f1c9 0e20 	rsb	lr, r9, #32
 800c466:	468a      	mov	sl, r1
 800c468:	f04f 0c00 	mov.w	ip, #0
 800c46c:	681a      	ldr	r2, [r3, #0]
 800c46e:	fa02 f209 	lsl.w	r2, r2, r9
 800c472:	ea42 020c 	orr.w	r2, r2, ip
 800c476:	f84a 2b04 	str.w	r2, [sl], #4
 800c47a:	f853 2b04 	ldr.w	r2, [r3], #4
 800c47e:	4298      	cmp	r0, r3
 800c480:	fa22 fc0e 	lsr.w	ip, r2, lr
 800c484:	d8f2      	bhi.n	800c46c <__lshift+0x70>
 800c486:	1b03      	subs	r3, r0, r4
 800c488:	3b15      	subs	r3, #21
 800c48a:	f023 0303 	bic.w	r3, r3, #3
 800c48e:	3304      	adds	r3, #4
 800c490:	f104 0215 	add.w	r2, r4, #21
 800c494:	4290      	cmp	r0, r2
 800c496:	bf38      	it	cc
 800c498:	2304      	movcc	r3, #4
 800c49a:	f841 c003 	str.w	ip, [r1, r3]
 800c49e:	f1bc 0f00 	cmp.w	ip, #0
 800c4a2:	d001      	beq.n	800c4a8 <__lshift+0xac>
 800c4a4:	f108 0602 	add.w	r6, r8, #2
 800c4a8:	3e01      	subs	r6, #1
 800c4aa:	4638      	mov	r0, r7
 800c4ac:	612e      	str	r6, [r5, #16]
 800c4ae:	4621      	mov	r1, r4
 800c4b0:	f7ff fdd2 	bl	800c058 <_Bfree>
 800c4b4:	4628      	mov	r0, r5
 800c4b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c4ba:	f842 0f04 	str.w	r0, [r2, #4]!
 800c4be:	3301      	adds	r3, #1
 800c4c0:	e7c1      	b.n	800c446 <__lshift+0x4a>
 800c4c2:	3904      	subs	r1, #4
 800c4c4:	f853 2b04 	ldr.w	r2, [r3], #4
 800c4c8:	f841 2f04 	str.w	r2, [r1, #4]!
 800c4cc:	4298      	cmp	r0, r3
 800c4ce:	d8f9      	bhi.n	800c4c4 <__lshift+0xc8>
 800c4d0:	e7ea      	b.n	800c4a8 <__lshift+0xac>
 800c4d2:	bf00      	nop
 800c4d4:	0800d01b 	.word	0x0800d01b
 800c4d8:	0800d08c 	.word	0x0800d08c

0800c4dc <__mcmp>:
 800c4dc:	b530      	push	{r4, r5, lr}
 800c4de:	6902      	ldr	r2, [r0, #16]
 800c4e0:	690c      	ldr	r4, [r1, #16]
 800c4e2:	1b12      	subs	r2, r2, r4
 800c4e4:	d10e      	bne.n	800c504 <__mcmp+0x28>
 800c4e6:	f100 0314 	add.w	r3, r0, #20
 800c4ea:	3114      	adds	r1, #20
 800c4ec:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800c4f0:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800c4f4:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800c4f8:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800c4fc:	42a5      	cmp	r5, r4
 800c4fe:	d003      	beq.n	800c508 <__mcmp+0x2c>
 800c500:	d305      	bcc.n	800c50e <__mcmp+0x32>
 800c502:	2201      	movs	r2, #1
 800c504:	4610      	mov	r0, r2
 800c506:	bd30      	pop	{r4, r5, pc}
 800c508:	4283      	cmp	r3, r0
 800c50a:	d3f3      	bcc.n	800c4f4 <__mcmp+0x18>
 800c50c:	e7fa      	b.n	800c504 <__mcmp+0x28>
 800c50e:	f04f 32ff 	mov.w	r2, #4294967295
 800c512:	e7f7      	b.n	800c504 <__mcmp+0x28>

0800c514 <__mdiff>:
 800c514:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c518:	460c      	mov	r4, r1
 800c51a:	4606      	mov	r6, r0
 800c51c:	4611      	mov	r1, r2
 800c51e:	4620      	mov	r0, r4
 800c520:	4690      	mov	r8, r2
 800c522:	f7ff ffdb 	bl	800c4dc <__mcmp>
 800c526:	1e05      	subs	r5, r0, #0
 800c528:	d110      	bne.n	800c54c <__mdiff+0x38>
 800c52a:	4629      	mov	r1, r5
 800c52c:	4630      	mov	r0, r6
 800c52e:	f7ff fd53 	bl	800bfd8 <_Balloc>
 800c532:	b930      	cbnz	r0, 800c542 <__mdiff+0x2e>
 800c534:	4b3a      	ldr	r3, [pc, #232]	; (800c620 <__mdiff+0x10c>)
 800c536:	4602      	mov	r2, r0
 800c538:	f240 2132 	movw	r1, #562	; 0x232
 800c53c:	4839      	ldr	r0, [pc, #228]	; (800c624 <__mdiff+0x110>)
 800c53e:	f000 fb85 	bl	800cc4c <__assert_func>
 800c542:	2301      	movs	r3, #1
 800c544:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800c548:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c54c:	bfa4      	itt	ge
 800c54e:	4643      	movge	r3, r8
 800c550:	46a0      	movge	r8, r4
 800c552:	4630      	mov	r0, r6
 800c554:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800c558:	bfa6      	itte	ge
 800c55a:	461c      	movge	r4, r3
 800c55c:	2500      	movge	r5, #0
 800c55e:	2501      	movlt	r5, #1
 800c560:	f7ff fd3a 	bl	800bfd8 <_Balloc>
 800c564:	b920      	cbnz	r0, 800c570 <__mdiff+0x5c>
 800c566:	4b2e      	ldr	r3, [pc, #184]	; (800c620 <__mdiff+0x10c>)
 800c568:	4602      	mov	r2, r0
 800c56a:	f44f 7110 	mov.w	r1, #576	; 0x240
 800c56e:	e7e5      	b.n	800c53c <__mdiff+0x28>
 800c570:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800c574:	6926      	ldr	r6, [r4, #16]
 800c576:	60c5      	str	r5, [r0, #12]
 800c578:	f104 0914 	add.w	r9, r4, #20
 800c57c:	f108 0514 	add.w	r5, r8, #20
 800c580:	f100 0e14 	add.w	lr, r0, #20
 800c584:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800c588:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800c58c:	f108 0210 	add.w	r2, r8, #16
 800c590:	46f2      	mov	sl, lr
 800c592:	2100      	movs	r1, #0
 800c594:	f859 3b04 	ldr.w	r3, [r9], #4
 800c598:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800c59c:	fa1f f883 	uxth.w	r8, r3
 800c5a0:	fa11 f18b 	uxtah	r1, r1, fp
 800c5a4:	0c1b      	lsrs	r3, r3, #16
 800c5a6:	eba1 0808 	sub.w	r8, r1, r8
 800c5aa:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800c5ae:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800c5b2:	fa1f f888 	uxth.w	r8, r8
 800c5b6:	1419      	asrs	r1, r3, #16
 800c5b8:	454e      	cmp	r6, r9
 800c5ba:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800c5be:	f84a 3b04 	str.w	r3, [sl], #4
 800c5c2:	d8e7      	bhi.n	800c594 <__mdiff+0x80>
 800c5c4:	1b33      	subs	r3, r6, r4
 800c5c6:	3b15      	subs	r3, #21
 800c5c8:	f023 0303 	bic.w	r3, r3, #3
 800c5cc:	3304      	adds	r3, #4
 800c5ce:	3415      	adds	r4, #21
 800c5d0:	42a6      	cmp	r6, r4
 800c5d2:	bf38      	it	cc
 800c5d4:	2304      	movcc	r3, #4
 800c5d6:	441d      	add	r5, r3
 800c5d8:	4473      	add	r3, lr
 800c5da:	469e      	mov	lr, r3
 800c5dc:	462e      	mov	r6, r5
 800c5de:	4566      	cmp	r6, ip
 800c5e0:	d30e      	bcc.n	800c600 <__mdiff+0xec>
 800c5e2:	f10c 0203 	add.w	r2, ip, #3
 800c5e6:	1b52      	subs	r2, r2, r5
 800c5e8:	f022 0203 	bic.w	r2, r2, #3
 800c5ec:	3d03      	subs	r5, #3
 800c5ee:	45ac      	cmp	ip, r5
 800c5f0:	bf38      	it	cc
 800c5f2:	2200      	movcc	r2, #0
 800c5f4:	441a      	add	r2, r3
 800c5f6:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800c5fa:	b17b      	cbz	r3, 800c61c <__mdiff+0x108>
 800c5fc:	6107      	str	r7, [r0, #16]
 800c5fe:	e7a3      	b.n	800c548 <__mdiff+0x34>
 800c600:	f856 8b04 	ldr.w	r8, [r6], #4
 800c604:	fa11 f288 	uxtah	r2, r1, r8
 800c608:	1414      	asrs	r4, r2, #16
 800c60a:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800c60e:	b292      	uxth	r2, r2
 800c610:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800c614:	f84e 2b04 	str.w	r2, [lr], #4
 800c618:	1421      	asrs	r1, r4, #16
 800c61a:	e7e0      	b.n	800c5de <__mdiff+0xca>
 800c61c:	3f01      	subs	r7, #1
 800c61e:	e7ea      	b.n	800c5f6 <__mdiff+0xe2>
 800c620:	0800d01b 	.word	0x0800d01b
 800c624:	0800d08c 	.word	0x0800d08c

0800c628 <__d2b>:
 800c628:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c62c:	4689      	mov	r9, r1
 800c62e:	2101      	movs	r1, #1
 800c630:	ec57 6b10 	vmov	r6, r7, d0
 800c634:	4690      	mov	r8, r2
 800c636:	f7ff fccf 	bl	800bfd8 <_Balloc>
 800c63a:	4604      	mov	r4, r0
 800c63c:	b930      	cbnz	r0, 800c64c <__d2b+0x24>
 800c63e:	4602      	mov	r2, r0
 800c640:	4b25      	ldr	r3, [pc, #148]	; (800c6d8 <__d2b+0xb0>)
 800c642:	4826      	ldr	r0, [pc, #152]	; (800c6dc <__d2b+0xb4>)
 800c644:	f240 310a 	movw	r1, #778	; 0x30a
 800c648:	f000 fb00 	bl	800cc4c <__assert_func>
 800c64c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800c650:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800c654:	bb35      	cbnz	r5, 800c6a4 <__d2b+0x7c>
 800c656:	2e00      	cmp	r6, #0
 800c658:	9301      	str	r3, [sp, #4]
 800c65a:	d028      	beq.n	800c6ae <__d2b+0x86>
 800c65c:	4668      	mov	r0, sp
 800c65e:	9600      	str	r6, [sp, #0]
 800c660:	f7ff fd82 	bl	800c168 <__lo0bits>
 800c664:	9900      	ldr	r1, [sp, #0]
 800c666:	b300      	cbz	r0, 800c6aa <__d2b+0x82>
 800c668:	9a01      	ldr	r2, [sp, #4]
 800c66a:	f1c0 0320 	rsb	r3, r0, #32
 800c66e:	fa02 f303 	lsl.w	r3, r2, r3
 800c672:	430b      	orrs	r3, r1
 800c674:	40c2      	lsrs	r2, r0
 800c676:	6163      	str	r3, [r4, #20]
 800c678:	9201      	str	r2, [sp, #4]
 800c67a:	9b01      	ldr	r3, [sp, #4]
 800c67c:	61a3      	str	r3, [r4, #24]
 800c67e:	2b00      	cmp	r3, #0
 800c680:	bf14      	ite	ne
 800c682:	2202      	movne	r2, #2
 800c684:	2201      	moveq	r2, #1
 800c686:	6122      	str	r2, [r4, #16]
 800c688:	b1d5      	cbz	r5, 800c6c0 <__d2b+0x98>
 800c68a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800c68e:	4405      	add	r5, r0
 800c690:	f8c9 5000 	str.w	r5, [r9]
 800c694:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800c698:	f8c8 0000 	str.w	r0, [r8]
 800c69c:	4620      	mov	r0, r4
 800c69e:	b003      	add	sp, #12
 800c6a0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c6a4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800c6a8:	e7d5      	b.n	800c656 <__d2b+0x2e>
 800c6aa:	6161      	str	r1, [r4, #20]
 800c6ac:	e7e5      	b.n	800c67a <__d2b+0x52>
 800c6ae:	a801      	add	r0, sp, #4
 800c6b0:	f7ff fd5a 	bl	800c168 <__lo0bits>
 800c6b4:	9b01      	ldr	r3, [sp, #4]
 800c6b6:	6163      	str	r3, [r4, #20]
 800c6b8:	2201      	movs	r2, #1
 800c6ba:	6122      	str	r2, [r4, #16]
 800c6bc:	3020      	adds	r0, #32
 800c6be:	e7e3      	b.n	800c688 <__d2b+0x60>
 800c6c0:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800c6c4:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800c6c8:	f8c9 0000 	str.w	r0, [r9]
 800c6cc:	6918      	ldr	r0, [r3, #16]
 800c6ce:	f7ff fd2b 	bl	800c128 <__hi0bits>
 800c6d2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800c6d6:	e7df      	b.n	800c698 <__d2b+0x70>
 800c6d8:	0800d01b 	.word	0x0800d01b
 800c6dc:	0800d08c 	.word	0x0800d08c

0800c6e0 <_calloc_r>:
 800c6e0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c6e2:	fba1 2402 	umull	r2, r4, r1, r2
 800c6e6:	b94c      	cbnz	r4, 800c6fc <_calloc_r+0x1c>
 800c6e8:	4611      	mov	r1, r2
 800c6ea:	9201      	str	r2, [sp, #4]
 800c6ec:	f000 f87a 	bl	800c7e4 <_malloc_r>
 800c6f0:	9a01      	ldr	r2, [sp, #4]
 800c6f2:	4605      	mov	r5, r0
 800c6f4:	b930      	cbnz	r0, 800c704 <_calloc_r+0x24>
 800c6f6:	4628      	mov	r0, r5
 800c6f8:	b003      	add	sp, #12
 800c6fa:	bd30      	pop	{r4, r5, pc}
 800c6fc:	220c      	movs	r2, #12
 800c6fe:	6002      	str	r2, [r0, #0]
 800c700:	2500      	movs	r5, #0
 800c702:	e7f8      	b.n	800c6f6 <_calloc_r+0x16>
 800c704:	4621      	mov	r1, r4
 800c706:	f7fd fdf1 	bl	800a2ec <memset>
 800c70a:	e7f4      	b.n	800c6f6 <_calloc_r+0x16>

0800c70c <_free_r>:
 800c70c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c70e:	2900      	cmp	r1, #0
 800c710:	d044      	beq.n	800c79c <_free_r+0x90>
 800c712:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c716:	9001      	str	r0, [sp, #4]
 800c718:	2b00      	cmp	r3, #0
 800c71a:	f1a1 0404 	sub.w	r4, r1, #4
 800c71e:	bfb8      	it	lt
 800c720:	18e4      	addlt	r4, r4, r3
 800c722:	f000 fb19 	bl	800cd58 <__malloc_lock>
 800c726:	4a1e      	ldr	r2, [pc, #120]	; (800c7a0 <_free_r+0x94>)
 800c728:	9801      	ldr	r0, [sp, #4]
 800c72a:	6813      	ldr	r3, [r2, #0]
 800c72c:	b933      	cbnz	r3, 800c73c <_free_r+0x30>
 800c72e:	6063      	str	r3, [r4, #4]
 800c730:	6014      	str	r4, [r2, #0]
 800c732:	b003      	add	sp, #12
 800c734:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800c738:	f000 bb14 	b.w	800cd64 <__malloc_unlock>
 800c73c:	42a3      	cmp	r3, r4
 800c73e:	d908      	bls.n	800c752 <_free_r+0x46>
 800c740:	6825      	ldr	r5, [r4, #0]
 800c742:	1961      	adds	r1, r4, r5
 800c744:	428b      	cmp	r3, r1
 800c746:	bf01      	itttt	eq
 800c748:	6819      	ldreq	r1, [r3, #0]
 800c74a:	685b      	ldreq	r3, [r3, #4]
 800c74c:	1949      	addeq	r1, r1, r5
 800c74e:	6021      	streq	r1, [r4, #0]
 800c750:	e7ed      	b.n	800c72e <_free_r+0x22>
 800c752:	461a      	mov	r2, r3
 800c754:	685b      	ldr	r3, [r3, #4]
 800c756:	b10b      	cbz	r3, 800c75c <_free_r+0x50>
 800c758:	42a3      	cmp	r3, r4
 800c75a:	d9fa      	bls.n	800c752 <_free_r+0x46>
 800c75c:	6811      	ldr	r1, [r2, #0]
 800c75e:	1855      	adds	r5, r2, r1
 800c760:	42a5      	cmp	r5, r4
 800c762:	d10b      	bne.n	800c77c <_free_r+0x70>
 800c764:	6824      	ldr	r4, [r4, #0]
 800c766:	4421      	add	r1, r4
 800c768:	1854      	adds	r4, r2, r1
 800c76a:	42a3      	cmp	r3, r4
 800c76c:	6011      	str	r1, [r2, #0]
 800c76e:	d1e0      	bne.n	800c732 <_free_r+0x26>
 800c770:	681c      	ldr	r4, [r3, #0]
 800c772:	685b      	ldr	r3, [r3, #4]
 800c774:	6053      	str	r3, [r2, #4]
 800c776:	4421      	add	r1, r4
 800c778:	6011      	str	r1, [r2, #0]
 800c77a:	e7da      	b.n	800c732 <_free_r+0x26>
 800c77c:	d902      	bls.n	800c784 <_free_r+0x78>
 800c77e:	230c      	movs	r3, #12
 800c780:	6003      	str	r3, [r0, #0]
 800c782:	e7d6      	b.n	800c732 <_free_r+0x26>
 800c784:	6825      	ldr	r5, [r4, #0]
 800c786:	1961      	adds	r1, r4, r5
 800c788:	428b      	cmp	r3, r1
 800c78a:	bf04      	itt	eq
 800c78c:	6819      	ldreq	r1, [r3, #0]
 800c78e:	685b      	ldreq	r3, [r3, #4]
 800c790:	6063      	str	r3, [r4, #4]
 800c792:	bf04      	itt	eq
 800c794:	1949      	addeq	r1, r1, r5
 800c796:	6021      	streq	r1, [r4, #0]
 800c798:	6054      	str	r4, [r2, #4]
 800c79a:	e7ca      	b.n	800c732 <_free_r+0x26>
 800c79c:	b003      	add	sp, #12
 800c79e:	bd30      	pop	{r4, r5, pc}
 800c7a0:	20000760 	.word	0x20000760

0800c7a4 <sbrk_aligned>:
 800c7a4:	b570      	push	{r4, r5, r6, lr}
 800c7a6:	4e0e      	ldr	r6, [pc, #56]	; (800c7e0 <sbrk_aligned+0x3c>)
 800c7a8:	460c      	mov	r4, r1
 800c7aa:	6831      	ldr	r1, [r6, #0]
 800c7ac:	4605      	mov	r5, r0
 800c7ae:	b911      	cbnz	r1, 800c7b6 <sbrk_aligned+0x12>
 800c7b0:	f000 f9e6 	bl	800cb80 <_sbrk_r>
 800c7b4:	6030      	str	r0, [r6, #0]
 800c7b6:	4621      	mov	r1, r4
 800c7b8:	4628      	mov	r0, r5
 800c7ba:	f000 f9e1 	bl	800cb80 <_sbrk_r>
 800c7be:	1c43      	adds	r3, r0, #1
 800c7c0:	d00a      	beq.n	800c7d8 <sbrk_aligned+0x34>
 800c7c2:	1cc4      	adds	r4, r0, #3
 800c7c4:	f024 0403 	bic.w	r4, r4, #3
 800c7c8:	42a0      	cmp	r0, r4
 800c7ca:	d007      	beq.n	800c7dc <sbrk_aligned+0x38>
 800c7cc:	1a21      	subs	r1, r4, r0
 800c7ce:	4628      	mov	r0, r5
 800c7d0:	f000 f9d6 	bl	800cb80 <_sbrk_r>
 800c7d4:	3001      	adds	r0, #1
 800c7d6:	d101      	bne.n	800c7dc <sbrk_aligned+0x38>
 800c7d8:	f04f 34ff 	mov.w	r4, #4294967295
 800c7dc:	4620      	mov	r0, r4
 800c7de:	bd70      	pop	{r4, r5, r6, pc}
 800c7e0:	20000764 	.word	0x20000764

0800c7e4 <_malloc_r>:
 800c7e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c7e8:	1ccd      	adds	r5, r1, #3
 800c7ea:	f025 0503 	bic.w	r5, r5, #3
 800c7ee:	3508      	adds	r5, #8
 800c7f0:	2d0c      	cmp	r5, #12
 800c7f2:	bf38      	it	cc
 800c7f4:	250c      	movcc	r5, #12
 800c7f6:	2d00      	cmp	r5, #0
 800c7f8:	4607      	mov	r7, r0
 800c7fa:	db01      	blt.n	800c800 <_malloc_r+0x1c>
 800c7fc:	42a9      	cmp	r1, r5
 800c7fe:	d905      	bls.n	800c80c <_malloc_r+0x28>
 800c800:	230c      	movs	r3, #12
 800c802:	603b      	str	r3, [r7, #0]
 800c804:	2600      	movs	r6, #0
 800c806:	4630      	mov	r0, r6
 800c808:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c80c:	4e2e      	ldr	r6, [pc, #184]	; (800c8c8 <_malloc_r+0xe4>)
 800c80e:	f000 faa3 	bl	800cd58 <__malloc_lock>
 800c812:	6833      	ldr	r3, [r6, #0]
 800c814:	461c      	mov	r4, r3
 800c816:	bb34      	cbnz	r4, 800c866 <_malloc_r+0x82>
 800c818:	4629      	mov	r1, r5
 800c81a:	4638      	mov	r0, r7
 800c81c:	f7ff ffc2 	bl	800c7a4 <sbrk_aligned>
 800c820:	1c43      	adds	r3, r0, #1
 800c822:	4604      	mov	r4, r0
 800c824:	d14d      	bne.n	800c8c2 <_malloc_r+0xde>
 800c826:	6834      	ldr	r4, [r6, #0]
 800c828:	4626      	mov	r6, r4
 800c82a:	2e00      	cmp	r6, #0
 800c82c:	d140      	bne.n	800c8b0 <_malloc_r+0xcc>
 800c82e:	6823      	ldr	r3, [r4, #0]
 800c830:	4631      	mov	r1, r6
 800c832:	4638      	mov	r0, r7
 800c834:	eb04 0803 	add.w	r8, r4, r3
 800c838:	f000 f9a2 	bl	800cb80 <_sbrk_r>
 800c83c:	4580      	cmp	r8, r0
 800c83e:	d13a      	bne.n	800c8b6 <_malloc_r+0xd2>
 800c840:	6821      	ldr	r1, [r4, #0]
 800c842:	3503      	adds	r5, #3
 800c844:	1a6d      	subs	r5, r5, r1
 800c846:	f025 0503 	bic.w	r5, r5, #3
 800c84a:	3508      	adds	r5, #8
 800c84c:	2d0c      	cmp	r5, #12
 800c84e:	bf38      	it	cc
 800c850:	250c      	movcc	r5, #12
 800c852:	4629      	mov	r1, r5
 800c854:	4638      	mov	r0, r7
 800c856:	f7ff ffa5 	bl	800c7a4 <sbrk_aligned>
 800c85a:	3001      	adds	r0, #1
 800c85c:	d02b      	beq.n	800c8b6 <_malloc_r+0xd2>
 800c85e:	6823      	ldr	r3, [r4, #0]
 800c860:	442b      	add	r3, r5
 800c862:	6023      	str	r3, [r4, #0]
 800c864:	e00e      	b.n	800c884 <_malloc_r+0xa0>
 800c866:	6822      	ldr	r2, [r4, #0]
 800c868:	1b52      	subs	r2, r2, r5
 800c86a:	d41e      	bmi.n	800c8aa <_malloc_r+0xc6>
 800c86c:	2a0b      	cmp	r2, #11
 800c86e:	d916      	bls.n	800c89e <_malloc_r+0xba>
 800c870:	1961      	adds	r1, r4, r5
 800c872:	42a3      	cmp	r3, r4
 800c874:	6025      	str	r5, [r4, #0]
 800c876:	bf18      	it	ne
 800c878:	6059      	strne	r1, [r3, #4]
 800c87a:	6863      	ldr	r3, [r4, #4]
 800c87c:	bf08      	it	eq
 800c87e:	6031      	streq	r1, [r6, #0]
 800c880:	5162      	str	r2, [r4, r5]
 800c882:	604b      	str	r3, [r1, #4]
 800c884:	4638      	mov	r0, r7
 800c886:	f104 060b 	add.w	r6, r4, #11
 800c88a:	f000 fa6b 	bl	800cd64 <__malloc_unlock>
 800c88e:	f026 0607 	bic.w	r6, r6, #7
 800c892:	1d23      	adds	r3, r4, #4
 800c894:	1af2      	subs	r2, r6, r3
 800c896:	d0b6      	beq.n	800c806 <_malloc_r+0x22>
 800c898:	1b9b      	subs	r3, r3, r6
 800c89a:	50a3      	str	r3, [r4, r2]
 800c89c:	e7b3      	b.n	800c806 <_malloc_r+0x22>
 800c89e:	6862      	ldr	r2, [r4, #4]
 800c8a0:	42a3      	cmp	r3, r4
 800c8a2:	bf0c      	ite	eq
 800c8a4:	6032      	streq	r2, [r6, #0]
 800c8a6:	605a      	strne	r2, [r3, #4]
 800c8a8:	e7ec      	b.n	800c884 <_malloc_r+0xa0>
 800c8aa:	4623      	mov	r3, r4
 800c8ac:	6864      	ldr	r4, [r4, #4]
 800c8ae:	e7b2      	b.n	800c816 <_malloc_r+0x32>
 800c8b0:	4634      	mov	r4, r6
 800c8b2:	6876      	ldr	r6, [r6, #4]
 800c8b4:	e7b9      	b.n	800c82a <_malloc_r+0x46>
 800c8b6:	230c      	movs	r3, #12
 800c8b8:	603b      	str	r3, [r7, #0]
 800c8ba:	4638      	mov	r0, r7
 800c8bc:	f000 fa52 	bl	800cd64 <__malloc_unlock>
 800c8c0:	e7a1      	b.n	800c806 <_malloc_r+0x22>
 800c8c2:	6025      	str	r5, [r4, #0]
 800c8c4:	e7de      	b.n	800c884 <_malloc_r+0xa0>
 800c8c6:	bf00      	nop
 800c8c8:	20000760 	.word	0x20000760

0800c8cc <__sfputc_r>:
 800c8cc:	6893      	ldr	r3, [r2, #8]
 800c8ce:	3b01      	subs	r3, #1
 800c8d0:	2b00      	cmp	r3, #0
 800c8d2:	b410      	push	{r4}
 800c8d4:	6093      	str	r3, [r2, #8]
 800c8d6:	da08      	bge.n	800c8ea <__sfputc_r+0x1e>
 800c8d8:	6994      	ldr	r4, [r2, #24]
 800c8da:	42a3      	cmp	r3, r4
 800c8dc:	db01      	blt.n	800c8e2 <__sfputc_r+0x16>
 800c8de:	290a      	cmp	r1, #10
 800c8e0:	d103      	bne.n	800c8ea <__sfputc_r+0x1e>
 800c8e2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c8e6:	f7fe ba01 	b.w	800acec <__swbuf_r>
 800c8ea:	6813      	ldr	r3, [r2, #0]
 800c8ec:	1c58      	adds	r0, r3, #1
 800c8ee:	6010      	str	r0, [r2, #0]
 800c8f0:	7019      	strb	r1, [r3, #0]
 800c8f2:	4608      	mov	r0, r1
 800c8f4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c8f8:	4770      	bx	lr

0800c8fa <__sfputs_r>:
 800c8fa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c8fc:	4606      	mov	r6, r0
 800c8fe:	460f      	mov	r7, r1
 800c900:	4614      	mov	r4, r2
 800c902:	18d5      	adds	r5, r2, r3
 800c904:	42ac      	cmp	r4, r5
 800c906:	d101      	bne.n	800c90c <__sfputs_r+0x12>
 800c908:	2000      	movs	r0, #0
 800c90a:	e007      	b.n	800c91c <__sfputs_r+0x22>
 800c90c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c910:	463a      	mov	r2, r7
 800c912:	4630      	mov	r0, r6
 800c914:	f7ff ffda 	bl	800c8cc <__sfputc_r>
 800c918:	1c43      	adds	r3, r0, #1
 800c91a:	d1f3      	bne.n	800c904 <__sfputs_r+0xa>
 800c91c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800c920 <_vfiprintf_r>:
 800c920:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c924:	460d      	mov	r5, r1
 800c926:	b09d      	sub	sp, #116	; 0x74
 800c928:	4614      	mov	r4, r2
 800c92a:	4698      	mov	r8, r3
 800c92c:	4606      	mov	r6, r0
 800c92e:	b118      	cbz	r0, 800c938 <_vfiprintf_r+0x18>
 800c930:	6983      	ldr	r3, [r0, #24]
 800c932:	b90b      	cbnz	r3, 800c938 <_vfiprintf_r+0x18>
 800c934:	f7ff fa30 	bl	800bd98 <__sinit>
 800c938:	4b89      	ldr	r3, [pc, #548]	; (800cb60 <_vfiprintf_r+0x240>)
 800c93a:	429d      	cmp	r5, r3
 800c93c:	d11b      	bne.n	800c976 <_vfiprintf_r+0x56>
 800c93e:	6875      	ldr	r5, [r6, #4]
 800c940:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c942:	07d9      	lsls	r1, r3, #31
 800c944:	d405      	bmi.n	800c952 <_vfiprintf_r+0x32>
 800c946:	89ab      	ldrh	r3, [r5, #12]
 800c948:	059a      	lsls	r2, r3, #22
 800c94a:	d402      	bmi.n	800c952 <_vfiprintf_r+0x32>
 800c94c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c94e:	f7ff fac6 	bl	800bede <__retarget_lock_acquire_recursive>
 800c952:	89ab      	ldrh	r3, [r5, #12]
 800c954:	071b      	lsls	r3, r3, #28
 800c956:	d501      	bpl.n	800c95c <_vfiprintf_r+0x3c>
 800c958:	692b      	ldr	r3, [r5, #16]
 800c95a:	b9eb      	cbnz	r3, 800c998 <_vfiprintf_r+0x78>
 800c95c:	4629      	mov	r1, r5
 800c95e:	4630      	mov	r0, r6
 800c960:	f7fe fa16 	bl	800ad90 <__swsetup_r>
 800c964:	b1c0      	cbz	r0, 800c998 <_vfiprintf_r+0x78>
 800c966:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c968:	07dc      	lsls	r4, r3, #31
 800c96a:	d50e      	bpl.n	800c98a <_vfiprintf_r+0x6a>
 800c96c:	f04f 30ff 	mov.w	r0, #4294967295
 800c970:	b01d      	add	sp, #116	; 0x74
 800c972:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c976:	4b7b      	ldr	r3, [pc, #492]	; (800cb64 <_vfiprintf_r+0x244>)
 800c978:	429d      	cmp	r5, r3
 800c97a:	d101      	bne.n	800c980 <_vfiprintf_r+0x60>
 800c97c:	68b5      	ldr	r5, [r6, #8]
 800c97e:	e7df      	b.n	800c940 <_vfiprintf_r+0x20>
 800c980:	4b79      	ldr	r3, [pc, #484]	; (800cb68 <_vfiprintf_r+0x248>)
 800c982:	429d      	cmp	r5, r3
 800c984:	bf08      	it	eq
 800c986:	68f5      	ldreq	r5, [r6, #12]
 800c988:	e7da      	b.n	800c940 <_vfiprintf_r+0x20>
 800c98a:	89ab      	ldrh	r3, [r5, #12]
 800c98c:	0598      	lsls	r0, r3, #22
 800c98e:	d4ed      	bmi.n	800c96c <_vfiprintf_r+0x4c>
 800c990:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c992:	f7ff faa5 	bl	800bee0 <__retarget_lock_release_recursive>
 800c996:	e7e9      	b.n	800c96c <_vfiprintf_r+0x4c>
 800c998:	2300      	movs	r3, #0
 800c99a:	9309      	str	r3, [sp, #36]	; 0x24
 800c99c:	2320      	movs	r3, #32
 800c99e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c9a2:	f8cd 800c 	str.w	r8, [sp, #12]
 800c9a6:	2330      	movs	r3, #48	; 0x30
 800c9a8:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800cb6c <_vfiprintf_r+0x24c>
 800c9ac:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c9b0:	f04f 0901 	mov.w	r9, #1
 800c9b4:	4623      	mov	r3, r4
 800c9b6:	469a      	mov	sl, r3
 800c9b8:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c9bc:	b10a      	cbz	r2, 800c9c2 <_vfiprintf_r+0xa2>
 800c9be:	2a25      	cmp	r2, #37	; 0x25
 800c9c0:	d1f9      	bne.n	800c9b6 <_vfiprintf_r+0x96>
 800c9c2:	ebba 0b04 	subs.w	fp, sl, r4
 800c9c6:	d00b      	beq.n	800c9e0 <_vfiprintf_r+0xc0>
 800c9c8:	465b      	mov	r3, fp
 800c9ca:	4622      	mov	r2, r4
 800c9cc:	4629      	mov	r1, r5
 800c9ce:	4630      	mov	r0, r6
 800c9d0:	f7ff ff93 	bl	800c8fa <__sfputs_r>
 800c9d4:	3001      	adds	r0, #1
 800c9d6:	f000 80aa 	beq.w	800cb2e <_vfiprintf_r+0x20e>
 800c9da:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c9dc:	445a      	add	r2, fp
 800c9de:	9209      	str	r2, [sp, #36]	; 0x24
 800c9e0:	f89a 3000 	ldrb.w	r3, [sl]
 800c9e4:	2b00      	cmp	r3, #0
 800c9e6:	f000 80a2 	beq.w	800cb2e <_vfiprintf_r+0x20e>
 800c9ea:	2300      	movs	r3, #0
 800c9ec:	f04f 32ff 	mov.w	r2, #4294967295
 800c9f0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c9f4:	f10a 0a01 	add.w	sl, sl, #1
 800c9f8:	9304      	str	r3, [sp, #16]
 800c9fa:	9307      	str	r3, [sp, #28]
 800c9fc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800ca00:	931a      	str	r3, [sp, #104]	; 0x68
 800ca02:	4654      	mov	r4, sl
 800ca04:	2205      	movs	r2, #5
 800ca06:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ca0a:	4858      	ldr	r0, [pc, #352]	; (800cb6c <_vfiprintf_r+0x24c>)
 800ca0c:	f7f3 fc08 	bl	8000220 <memchr>
 800ca10:	9a04      	ldr	r2, [sp, #16]
 800ca12:	b9d8      	cbnz	r0, 800ca4c <_vfiprintf_r+0x12c>
 800ca14:	06d1      	lsls	r1, r2, #27
 800ca16:	bf44      	itt	mi
 800ca18:	2320      	movmi	r3, #32
 800ca1a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ca1e:	0713      	lsls	r3, r2, #28
 800ca20:	bf44      	itt	mi
 800ca22:	232b      	movmi	r3, #43	; 0x2b
 800ca24:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ca28:	f89a 3000 	ldrb.w	r3, [sl]
 800ca2c:	2b2a      	cmp	r3, #42	; 0x2a
 800ca2e:	d015      	beq.n	800ca5c <_vfiprintf_r+0x13c>
 800ca30:	9a07      	ldr	r2, [sp, #28]
 800ca32:	4654      	mov	r4, sl
 800ca34:	2000      	movs	r0, #0
 800ca36:	f04f 0c0a 	mov.w	ip, #10
 800ca3a:	4621      	mov	r1, r4
 800ca3c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ca40:	3b30      	subs	r3, #48	; 0x30
 800ca42:	2b09      	cmp	r3, #9
 800ca44:	d94e      	bls.n	800cae4 <_vfiprintf_r+0x1c4>
 800ca46:	b1b0      	cbz	r0, 800ca76 <_vfiprintf_r+0x156>
 800ca48:	9207      	str	r2, [sp, #28]
 800ca4a:	e014      	b.n	800ca76 <_vfiprintf_r+0x156>
 800ca4c:	eba0 0308 	sub.w	r3, r0, r8
 800ca50:	fa09 f303 	lsl.w	r3, r9, r3
 800ca54:	4313      	orrs	r3, r2
 800ca56:	9304      	str	r3, [sp, #16]
 800ca58:	46a2      	mov	sl, r4
 800ca5a:	e7d2      	b.n	800ca02 <_vfiprintf_r+0xe2>
 800ca5c:	9b03      	ldr	r3, [sp, #12]
 800ca5e:	1d19      	adds	r1, r3, #4
 800ca60:	681b      	ldr	r3, [r3, #0]
 800ca62:	9103      	str	r1, [sp, #12]
 800ca64:	2b00      	cmp	r3, #0
 800ca66:	bfbb      	ittet	lt
 800ca68:	425b      	neglt	r3, r3
 800ca6a:	f042 0202 	orrlt.w	r2, r2, #2
 800ca6e:	9307      	strge	r3, [sp, #28]
 800ca70:	9307      	strlt	r3, [sp, #28]
 800ca72:	bfb8      	it	lt
 800ca74:	9204      	strlt	r2, [sp, #16]
 800ca76:	7823      	ldrb	r3, [r4, #0]
 800ca78:	2b2e      	cmp	r3, #46	; 0x2e
 800ca7a:	d10c      	bne.n	800ca96 <_vfiprintf_r+0x176>
 800ca7c:	7863      	ldrb	r3, [r4, #1]
 800ca7e:	2b2a      	cmp	r3, #42	; 0x2a
 800ca80:	d135      	bne.n	800caee <_vfiprintf_r+0x1ce>
 800ca82:	9b03      	ldr	r3, [sp, #12]
 800ca84:	1d1a      	adds	r2, r3, #4
 800ca86:	681b      	ldr	r3, [r3, #0]
 800ca88:	9203      	str	r2, [sp, #12]
 800ca8a:	2b00      	cmp	r3, #0
 800ca8c:	bfb8      	it	lt
 800ca8e:	f04f 33ff 	movlt.w	r3, #4294967295
 800ca92:	3402      	adds	r4, #2
 800ca94:	9305      	str	r3, [sp, #20]
 800ca96:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800cb7c <_vfiprintf_r+0x25c>
 800ca9a:	7821      	ldrb	r1, [r4, #0]
 800ca9c:	2203      	movs	r2, #3
 800ca9e:	4650      	mov	r0, sl
 800caa0:	f7f3 fbbe 	bl	8000220 <memchr>
 800caa4:	b140      	cbz	r0, 800cab8 <_vfiprintf_r+0x198>
 800caa6:	2340      	movs	r3, #64	; 0x40
 800caa8:	eba0 000a 	sub.w	r0, r0, sl
 800caac:	fa03 f000 	lsl.w	r0, r3, r0
 800cab0:	9b04      	ldr	r3, [sp, #16]
 800cab2:	4303      	orrs	r3, r0
 800cab4:	3401      	adds	r4, #1
 800cab6:	9304      	str	r3, [sp, #16]
 800cab8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cabc:	482c      	ldr	r0, [pc, #176]	; (800cb70 <_vfiprintf_r+0x250>)
 800cabe:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800cac2:	2206      	movs	r2, #6
 800cac4:	f7f3 fbac 	bl	8000220 <memchr>
 800cac8:	2800      	cmp	r0, #0
 800caca:	d03f      	beq.n	800cb4c <_vfiprintf_r+0x22c>
 800cacc:	4b29      	ldr	r3, [pc, #164]	; (800cb74 <_vfiprintf_r+0x254>)
 800cace:	bb1b      	cbnz	r3, 800cb18 <_vfiprintf_r+0x1f8>
 800cad0:	9b03      	ldr	r3, [sp, #12]
 800cad2:	3307      	adds	r3, #7
 800cad4:	f023 0307 	bic.w	r3, r3, #7
 800cad8:	3308      	adds	r3, #8
 800cada:	9303      	str	r3, [sp, #12]
 800cadc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cade:	443b      	add	r3, r7
 800cae0:	9309      	str	r3, [sp, #36]	; 0x24
 800cae2:	e767      	b.n	800c9b4 <_vfiprintf_r+0x94>
 800cae4:	fb0c 3202 	mla	r2, ip, r2, r3
 800cae8:	460c      	mov	r4, r1
 800caea:	2001      	movs	r0, #1
 800caec:	e7a5      	b.n	800ca3a <_vfiprintf_r+0x11a>
 800caee:	2300      	movs	r3, #0
 800caf0:	3401      	adds	r4, #1
 800caf2:	9305      	str	r3, [sp, #20]
 800caf4:	4619      	mov	r1, r3
 800caf6:	f04f 0c0a 	mov.w	ip, #10
 800cafa:	4620      	mov	r0, r4
 800cafc:	f810 2b01 	ldrb.w	r2, [r0], #1
 800cb00:	3a30      	subs	r2, #48	; 0x30
 800cb02:	2a09      	cmp	r2, #9
 800cb04:	d903      	bls.n	800cb0e <_vfiprintf_r+0x1ee>
 800cb06:	2b00      	cmp	r3, #0
 800cb08:	d0c5      	beq.n	800ca96 <_vfiprintf_r+0x176>
 800cb0a:	9105      	str	r1, [sp, #20]
 800cb0c:	e7c3      	b.n	800ca96 <_vfiprintf_r+0x176>
 800cb0e:	fb0c 2101 	mla	r1, ip, r1, r2
 800cb12:	4604      	mov	r4, r0
 800cb14:	2301      	movs	r3, #1
 800cb16:	e7f0      	b.n	800cafa <_vfiprintf_r+0x1da>
 800cb18:	ab03      	add	r3, sp, #12
 800cb1a:	9300      	str	r3, [sp, #0]
 800cb1c:	462a      	mov	r2, r5
 800cb1e:	4b16      	ldr	r3, [pc, #88]	; (800cb78 <_vfiprintf_r+0x258>)
 800cb20:	a904      	add	r1, sp, #16
 800cb22:	4630      	mov	r0, r6
 800cb24:	f7fd fc8a 	bl	800a43c <_printf_float>
 800cb28:	4607      	mov	r7, r0
 800cb2a:	1c78      	adds	r0, r7, #1
 800cb2c:	d1d6      	bne.n	800cadc <_vfiprintf_r+0x1bc>
 800cb2e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800cb30:	07d9      	lsls	r1, r3, #31
 800cb32:	d405      	bmi.n	800cb40 <_vfiprintf_r+0x220>
 800cb34:	89ab      	ldrh	r3, [r5, #12]
 800cb36:	059a      	lsls	r2, r3, #22
 800cb38:	d402      	bmi.n	800cb40 <_vfiprintf_r+0x220>
 800cb3a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800cb3c:	f7ff f9d0 	bl	800bee0 <__retarget_lock_release_recursive>
 800cb40:	89ab      	ldrh	r3, [r5, #12]
 800cb42:	065b      	lsls	r3, r3, #25
 800cb44:	f53f af12 	bmi.w	800c96c <_vfiprintf_r+0x4c>
 800cb48:	9809      	ldr	r0, [sp, #36]	; 0x24
 800cb4a:	e711      	b.n	800c970 <_vfiprintf_r+0x50>
 800cb4c:	ab03      	add	r3, sp, #12
 800cb4e:	9300      	str	r3, [sp, #0]
 800cb50:	462a      	mov	r2, r5
 800cb52:	4b09      	ldr	r3, [pc, #36]	; (800cb78 <_vfiprintf_r+0x258>)
 800cb54:	a904      	add	r1, sp, #16
 800cb56:	4630      	mov	r0, r6
 800cb58:	f7fd ff14 	bl	800a984 <_printf_i>
 800cb5c:	e7e4      	b.n	800cb28 <_vfiprintf_r+0x208>
 800cb5e:	bf00      	nop
 800cb60:	0800d04c 	.word	0x0800d04c
 800cb64:	0800d06c 	.word	0x0800d06c
 800cb68:	0800d02c 	.word	0x0800d02c
 800cb6c:	0800d1e4 	.word	0x0800d1e4
 800cb70:	0800d1ee 	.word	0x0800d1ee
 800cb74:	0800a43d 	.word	0x0800a43d
 800cb78:	0800c8fb 	.word	0x0800c8fb
 800cb7c:	0800d1ea 	.word	0x0800d1ea

0800cb80 <_sbrk_r>:
 800cb80:	b538      	push	{r3, r4, r5, lr}
 800cb82:	4d06      	ldr	r5, [pc, #24]	; (800cb9c <_sbrk_r+0x1c>)
 800cb84:	2300      	movs	r3, #0
 800cb86:	4604      	mov	r4, r0
 800cb88:	4608      	mov	r0, r1
 800cb8a:	602b      	str	r3, [r5, #0]
 800cb8c:	f7f8 faf2 	bl	8005174 <_sbrk>
 800cb90:	1c43      	adds	r3, r0, #1
 800cb92:	d102      	bne.n	800cb9a <_sbrk_r+0x1a>
 800cb94:	682b      	ldr	r3, [r5, #0]
 800cb96:	b103      	cbz	r3, 800cb9a <_sbrk_r+0x1a>
 800cb98:	6023      	str	r3, [r4, #0]
 800cb9a:	bd38      	pop	{r3, r4, r5, pc}
 800cb9c:	20000768 	.word	0x20000768

0800cba0 <__sread>:
 800cba0:	b510      	push	{r4, lr}
 800cba2:	460c      	mov	r4, r1
 800cba4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cba8:	f000 f8e2 	bl	800cd70 <_read_r>
 800cbac:	2800      	cmp	r0, #0
 800cbae:	bfab      	itete	ge
 800cbb0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800cbb2:	89a3      	ldrhlt	r3, [r4, #12]
 800cbb4:	181b      	addge	r3, r3, r0
 800cbb6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800cbba:	bfac      	ite	ge
 800cbbc:	6563      	strge	r3, [r4, #84]	; 0x54
 800cbbe:	81a3      	strhlt	r3, [r4, #12]
 800cbc0:	bd10      	pop	{r4, pc}

0800cbc2 <__swrite>:
 800cbc2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cbc6:	461f      	mov	r7, r3
 800cbc8:	898b      	ldrh	r3, [r1, #12]
 800cbca:	05db      	lsls	r3, r3, #23
 800cbcc:	4605      	mov	r5, r0
 800cbce:	460c      	mov	r4, r1
 800cbd0:	4616      	mov	r6, r2
 800cbd2:	d505      	bpl.n	800cbe0 <__swrite+0x1e>
 800cbd4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cbd8:	2302      	movs	r3, #2
 800cbda:	2200      	movs	r2, #0
 800cbdc:	f000 f898 	bl	800cd10 <_lseek_r>
 800cbe0:	89a3      	ldrh	r3, [r4, #12]
 800cbe2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800cbe6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800cbea:	81a3      	strh	r3, [r4, #12]
 800cbec:	4632      	mov	r2, r6
 800cbee:	463b      	mov	r3, r7
 800cbf0:	4628      	mov	r0, r5
 800cbf2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800cbf6:	f000 b817 	b.w	800cc28 <_write_r>

0800cbfa <__sseek>:
 800cbfa:	b510      	push	{r4, lr}
 800cbfc:	460c      	mov	r4, r1
 800cbfe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cc02:	f000 f885 	bl	800cd10 <_lseek_r>
 800cc06:	1c43      	adds	r3, r0, #1
 800cc08:	89a3      	ldrh	r3, [r4, #12]
 800cc0a:	bf15      	itete	ne
 800cc0c:	6560      	strne	r0, [r4, #84]	; 0x54
 800cc0e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800cc12:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800cc16:	81a3      	strheq	r3, [r4, #12]
 800cc18:	bf18      	it	ne
 800cc1a:	81a3      	strhne	r3, [r4, #12]
 800cc1c:	bd10      	pop	{r4, pc}

0800cc1e <__sclose>:
 800cc1e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cc22:	f000 b831 	b.w	800cc88 <_close_r>
	...

0800cc28 <_write_r>:
 800cc28:	b538      	push	{r3, r4, r5, lr}
 800cc2a:	4d07      	ldr	r5, [pc, #28]	; (800cc48 <_write_r+0x20>)
 800cc2c:	4604      	mov	r4, r0
 800cc2e:	4608      	mov	r0, r1
 800cc30:	4611      	mov	r1, r2
 800cc32:	2200      	movs	r2, #0
 800cc34:	602a      	str	r2, [r5, #0]
 800cc36:	461a      	mov	r2, r3
 800cc38:	f7f6 fca8 	bl	800358c <_write>
 800cc3c:	1c43      	adds	r3, r0, #1
 800cc3e:	d102      	bne.n	800cc46 <_write_r+0x1e>
 800cc40:	682b      	ldr	r3, [r5, #0]
 800cc42:	b103      	cbz	r3, 800cc46 <_write_r+0x1e>
 800cc44:	6023      	str	r3, [r4, #0]
 800cc46:	bd38      	pop	{r3, r4, r5, pc}
 800cc48:	20000768 	.word	0x20000768

0800cc4c <__assert_func>:
 800cc4c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800cc4e:	4614      	mov	r4, r2
 800cc50:	461a      	mov	r2, r3
 800cc52:	4b09      	ldr	r3, [pc, #36]	; (800cc78 <__assert_func+0x2c>)
 800cc54:	681b      	ldr	r3, [r3, #0]
 800cc56:	4605      	mov	r5, r0
 800cc58:	68d8      	ldr	r0, [r3, #12]
 800cc5a:	b14c      	cbz	r4, 800cc70 <__assert_func+0x24>
 800cc5c:	4b07      	ldr	r3, [pc, #28]	; (800cc7c <__assert_func+0x30>)
 800cc5e:	9100      	str	r1, [sp, #0]
 800cc60:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800cc64:	4906      	ldr	r1, [pc, #24]	; (800cc80 <__assert_func+0x34>)
 800cc66:	462b      	mov	r3, r5
 800cc68:	f000 f81e 	bl	800cca8 <fiprintf>
 800cc6c:	f000 f89f 	bl	800cdae <abort>
 800cc70:	4b04      	ldr	r3, [pc, #16]	; (800cc84 <__assert_func+0x38>)
 800cc72:	461c      	mov	r4, r3
 800cc74:	e7f3      	b.n	800cc5e <__assert_func+0x12>
 800cc76:	bf00      	nop
 800cc78:	20000074 	.word	0x20000074
 800cc7c:	0800d1f5 	.word	0x0800d1f5
 800cc80:	0800d202 	.word	0x0800d202
 800cc84:	0800d230 	.word	0x0800d230

0800cc88 <_close_r>:
 800cc88:	b538      	push	{r3, r4, r5, lr}
 800cc8a:	4d06      	ldr	r5, [pc, #24]	; (800cca4 <_close_r+0x1c>)
 800cc8c:	2300      	movs	r3, #0
 800cc8e:	4604      	mov	r4, r0
 800cc90:	4608      	mov	r0, r1
 800cc92:	602b      	str	r3, [r5, #0]
 800cc94:	f7f8 fa39 	bl	800510a <_close>
 800cc98:	1c43      	adds	r3, r0, #1
 800cc9a:	d102      	bne.n	800cca2 <_close_r+0x1a>
 800cc9c:	682b      	ldr	r3, [r5, #0]
 800cc9e:	b103      	cbz	r3, 800cca2 <_close_r+0x1a>
 800cca0:	6023      	str	r3, [r4, #0]
 800cca2:	bd38      	pop	{r3, r4, r5, pc}
 800cca4:	20000768 	.word	0x20000768

0800cca8 <fiprintf>:
 800cca8:	b40e      	push	{r1, r2, r3}
 800ccaa:	b503      	push	{r0, r1, lr}
 800ccac:	4601      	mov	r1, r0
 800ccae:	ab03      	add	r3, sp, #12
 800ccb0:	4805      	ldr	r0, [pc, #20]	; (800ccc8 <fiprintf+0x20>)
 800ccb2:	f853 2b04 	ldr.w	r2, [r3], #4
 800ccb6:	6800      	ldr	r0, [r0, #0]
 800ccb8:	9301      	str	r3, [sp, #4]
 800ccba:	f7ff fe31 	bl	800c920 <_vfiprintf_r>
 800ccbe:	b002      	add	sp, #8
 800ccc0:	f85d eb04 	ldr.w	lr, [sp], #4
 800ccc4:	b003      	add	sp, #12
 800ccc6:	4770      	bx	lr
 800ccc8:	20000074 	.word	0x20000074

0800cccc <_fstat_r>:
 800cccc:	b538      	push	{r3, r4, r5, lr}
 800ccce:	4d07      	ldr	r5, [pc, #28]	; (800ccec <_fstat_r+0x20>)
 800ccd0:	2300      	movs	r3, #0
 800ccd2:	4604      	mov	r4, r0
 800ccd4:	4608      	mov	r0, r1
 800ccd6:	4611      	mov	r1, r2
 800ccd8:	602b      	str	r3, [r5, #0]
 800ccda:	f7f8 fa22 	bl	8005122 <_fstat>
 800ccde:	1c43      	adds	r3, r0, #1
 800cce0:	d102      	bne.n	800cce8 <_fstat_r+0x1c>
 800cce2:	682b      	ldr	r3, [r5, #0]
 800cce4:	b103      	cbz	r3, 800cce8 <_fstat_r+0x1c>
 800cce6:	6023      	str	r3, [r4, #0]
 800cce8:	bd38      	pop	{r3, r4, r5, pc}
 800ccea:	bf00      	nop
 800ccec:	20000768 	.word	0x20000768

0800ccf0 <_isatty_r>:
 800ccf0:	b538      	push	{r3, r4, r5, lr}
 800ccf2:	4d06      	ldr	r5, [pc, #24]	; (800cd0c <_isatty_r+0x1c>)
 800ccf4:	2300      	movs	r3, #0
 800ccf6:	4604      	mov	r4, r0
 800ccf8:	4608      	mov	r0, r1
 800ccfa:	602b      	str	r3, [r5, #0]
 800ccfc:	f7f8 fa21 	bl	8005142 <_isatty>
 800cd00:	1c43      	adds	r3, r0, #1
 800cd02:	d102      	bne.n	800cd0a <_isatty_r+0x1a>
 800cd04:	682b      	ldr	r3, [r5, #0]
 800cd06:	b103      	cbz	r3, 800cd0a <_isatty_r+0x1a>
 800cd08:	6023      	str	r3, [r4, #0]
 800cd0a:	bd38      	pop	{r3, r4, r5, pc}
 800cd0c:	20000768 	.word	0x20000768

0800cd10 <_lseek_r>:
 800cd10:	b538      	push	{r3, r4, r5, lr}
 800cd12:	4d07      	ldr	r5, [pc, #28]	; (800cd30 <_lseek_r+0x20>)
 800cd14:	4604      	mov	r4, r0
 800cd16:	4608      	mov	r0, r1
 800cd18:	4611      	mov	r1, r2
 800cd1a:	2200      	movs	r2, #0
 800cd1c:	602a      	str	r2, [r5, #0]
 800cd1e:	461a      	mov	r2, r3
 800cd20:	f7f8 fa1a 	bl	8005158 <_lseek>
 800cd24:	1c43      	adds	r3, r0, #1
 800cd26:	d102      	bne.n	800cd2e <_lseek_r+0x1e>
 800cd28:	682b      	ldr	r3, [r5, #0]
 800cd2a:	b103      	cbz	r3, 800cd2e <_lseek_r+0x1e>
 800cd2c:	6023      	str	r3, [r4, #0]
 800cd2e:	bd38      	pop	{r3, r4, r5, pc}
 800cd30:	20000768 	.word	0x20000768

0800cd34 <__ascii_mbtowc>:
 800cd34:	b082      	sub	sp, #8
 800cd36:	b901      	cbnz	r1, 800cd3a <__ascii_mbtowc+0x6>
 800cd38:	a901      	add	r1, sp, #4
 800cd3a:	b142      	cbz	r2, 800cd4e <__ascii_mbtowc+0x1a>
 800cd3c:	b14b      	cbz	r3, 800cd52 <__ascii_mbtowc+0x1e>
 800cd3e:	7813      	ldrb	r3, [r2, #0]
 800cd40:	600b      	str	r3, [r1, #0]
 800cd42:	7812      	ldrb	r2, [r2, #0]
 800cd44:	1e10      	subs	r0, r2, #0
 800cd46:	bf18      	it	ne
 800cd48:	2001      	movne	r0, #1
 800cd4a:	b002      	add	sp, #8
 800cd4c:	4770      	bx	lr
 800cd4e:	4610      	mov	r0, r2
 800cd50:	e7fb      	b.n	800cd4a <__ascii_mbtowc+0x16>
 800cd52:	f06f 0001 	mvn.w	r0, #1
 800cd56:	e7f8      	b.n	800cd4a <__ascii_mbtowc+0x16>

0800cd58 <__malloc_lock>:
 800cd58:	4801      	ldr	r0, [pc, #4]	; (800cd60 <__malloc_lock+0x8>)
 800cd5a:	f7ff b8c0 	b.w	800bede <__retarget_lock_acquire_recursive>
 800cd5e:	bf00      	nop
 800cd60:	2000075c 	.word	0x2000075c

0800cd64 <__malloc_unlock>:
 800cd64:	4801      	ldr	r0, [pc, #4]	; (800cd6c <__malloc_unlock+0x8>)
 800cd66:	f7ff b8bb 	b.w	800bee0 <__retarget_lock_release_recursive>
 800cd6a:	bf00      	nop
 800cd6c:	2000075c 	.word	0x2000075c

0800cd70 <_read_r>:
 800cd70:	b538      	push	{r3, r4, r5, lr}
 800cd72:	4d07      	ldr	r5, [pc, #28]	; (800cd90 <_read_r+0x20>)
 800cd74:	4604      	mov	r4, r0
 800cd76:	4608      	mov	r0, r1
 800cd78:	4611      	mov	r1, r2
 800cd7a:	2200      	movs	r2, #0
 800cd7c:	602a      	str	r2, [r5, #0]
 800cd7e:	461a      	mov	r2, r3
 800cd80:	f7f8 f9a6 	bl	80050d0 <_read>
 800cd84:	1c43      	adds	r3, r0, #1
 800cd86:	d102      	bne.n	800cd8e <_read_r+0x1e>
 800cd88:	682b      	ldr	r3, [r5, #0]
 800cd8a:	b103      	cbz	r3, 800cd8e <_read_r+0x1e>
 800cd8c:	6023      	str	r3, [r4, #0]
 800cd8e:	bd38      	pop	{r3, r4, r5, pc}
 800cd90:	20000768 	.word	0x20000768

0800cd94 <__ascii_wctomb>:
 800cd94:	b149      	cbz	r1, 800cdaa <__ascii_wctomb+0x16>
 800cd96:	2aff      	cmp	r2, #255	; 0xff
 800cd98:	bf85      	ittet	hi
 800cd9a:	238a      	movhi	r3, #138	; 0x8a
 800cd9c:	6003      	strhi	r3, [r0, #0]
 800cd9e:	700a      	strbls	r2, [r1, #0]
 800cda0:	f04f 30ff 	movhi.w	r0, #4294967295
 800cda4:	bf98      	it	ls
 800cda6:	2001      	movls	r0, #1
 800cda8:	4770      	bx	lr
 800cdaa:	4608      	mov	r0, r1
 800cdac:	4770      	bx	lr

0800cdae <abort>:
 800cdae:	b508      	push	{r3, lr}
 800cdb0:	2006      	movs	r0, #6
 800cdb2:	f000 f82b 	bl	800ce0c <raise>
 800cdb6:	2001      	movs	r0, #1
 800cdb8:	f7f8 f980 	bl	80050bc <_exit>

0800cdbc <_raise_r>:
 800cdbc:	291f      	cmp	r1, #31
 800cdbe:	b538      	push	{r3, r4, r5, lr}
 800cdc0:	4604      	mov	r4, r0
 800cdc2:	460d      	mov	r5, r1
 800cdc4:	d904      	bls.n	800cdd0 <_raise_r+0x14>
 800cdc6:	2316      	movs	r3, #22
 800cdc8:	6003      	str	r3, [r0, #0]
 800cdca:	f04f 30ff 	mov.w	r0, #4294967295
 800cdce:	bd38      	pop	{r3, r4, r5, pc}
 800cdd0:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800cdd2:	b112      	cbz	r2, 800cdda <_raise_r+0x1e>
 800cdd4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800cdd8:	b94b      	cbnz	r3, 800cdee <_raise_r+0x32>
 800cdda:	4620      	mov	r0, r4
 800cddc:	f000 f830 	bl	800ce40 <_getpid_r>
 800cde0:	462a      	mov	r2, r5
 800cde2:	4601      	mov	r1, r0
 800cde4:	4620      	mov	r0, r4
 800cde6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800cdea:	f000 b817 	b.w	800ce1c <_kill_r>
 800cdee:	2b01      	cmp	r3, #1
 800cdf0:	d00a      	beq.n	800ce08 <_raise_r+0x4c>
 800cdf2:	1c59      	adds	r1, r3, #1
 800cdf4:	d103      	bne.n	800cdfe <_raise_r+0x42>
 800cdf6:	2316      	movs	r3, #22
 800cdf8:	6003      	str	r3, [r0, #0]
 800cdfa:	2001      	movs	r0, #1
 800cdfc:	e7e7      	b.n	800cdce <_raise_r+0x12>
 800cdfe:	2400      	movs	r4, #0
 800ce00:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800ce04:	4628      	mov	r0, r5
 800ce06:	4798      	blx	r3
 800ce08:	2000      	movs	r0, #0
 800ce0a:	e7e0      	b.n	800cdce <_raise_r+0x12>

0800ce0c <raise>:
 800ce0c:	4b02      	ldr	r3, [pc, #8]	; (800ce18 <raise+0xc>)
 800ce0e:	4601      	mov	r1, r0
 800ce10:	6818      	ldr	r0, [r3, #0]
 800ce12:	f7ff bfd3 	b.w	800cdbc <_raise_r>
 800ce16:	bf00      	nop
 800ce18:	20000074 	.word	0x20000074

0800ce1c <_kill_r>:
 800ce1c:	b538      	push	{r3, r4, r5, lr}
 800ce1e:	4d07      	ldr	r5, [pc, #28]	; (800ce3c <_kill_r+0x20>)
 800ce20:	2300      	movs	r3, #0
 800ce22:	4604      	mov	r4, r0
 800ce24:	4608      	mov	r0, r1
 800ce26:	4611      	mov	r1, r2
 800ce28:	602b      	str	r3, [r5, #0]
 800ce2a:	f7f8 f937 	bl	800509c <_kill>
 800ce2e:	1c43      	adds	r3, r0, #1
 800ce30:	d102      	bne.n	800ce38 <_kill_r+0x1c>
 800ce32:	682b      	ldr	r3, [r5, #0]
 800ce34:	b103      	cbz	r3, 800ce38 <_kill_r+0x1c>
 800ce36:	6023      	str	r3, [r4, #0]
 800ce38:	bd38      	pop	{r3, r4, r5, pc}
 800ce3a:	bf00      	nop
 800ce3c:	20000768 	.word	0x20000768

0800ce40 <_getpid_r>:
 800ce40:	f7f8 b924 	b.w	800508c <_getpid>

0800ce44 <_init>:
 800ce44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ce46:	bf00      	nop
 800ce48:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ce4a:	bc08      	pop	{r3}
 800ce4c:	469e      	mov	lr, r3
 800ce4e:	4770      	bx	lr

0800ce50 <_fini>:
 800ce50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ce52:	bf00      	nop
 800ce54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ce56:	bc08      	pop	{r3}
 800ce58:	469e      	mov	lr, r3
 800ce5a:	4770      	bx	lr
