{
  "DESIGN_NAME": "sha256",
  "VERILOG_FILES": ["dir::src/sha256.sv", "dir::src/message_controller.sv",
    "dir::src/compression_loop.sv", "dir::src/k_rom.sv",
    "dir::src/msg_ram.sv", "dir::src/w_ram.sv"],
  "CLOCK_PERIOD": 5,
  "CLOCK_PORT": "clk",

  "RUN_ANTENNA_REPAIR": true,
  "RUN_HEURISTIC_DIODE_INSERTION": true,


  "RUN_POST_CTS_RESIZER_TIMING": 1,
  "RUN_POST_GRT_RESIZER_TIMING": 1,

  "MAX_FANOUT_CONSTRAINT": 10,
  "DESIGN_REPAIR_MAX_SLEW_PCT": 1.5,
  "GRT_DESIGN_REPAIR_MAX_SLEW_PCT": 1.5,
  "GRT_DESIGN_REPAIR_MAX_CAP_PCT": 0.2,
  "DESIGN_REPAIR_BUFFER_INPUT_PORTS": 1,
  "DESIGN_REPAIR_BUFFER_OUTPUT_PORTS": 1,

  "CTS_CLK_BUFFERS": ["sky130_fd_sc_hd__clkbuf_4", "sky130_fd_sc_hd__clkbuf_8"],
  "CTS_MAX_CAP": 1.53169,
  "CTS_SINK_CLUSTERING_SIZE": 25
}

