{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 14 03:38:57 2019 " "Info: Processing started: Tue May 14 03:38:57 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off KP -c KP --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off KP -c KP --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Stack/ST.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/Stack/ST.bdf" { { 176 288 456 192 "clk" "" } { 1096 968 1016 1112 "clk" "" } { 1192 968 1016 1208 "clk" "" } { 1288 968 1016 1304 "clk" "" } { 1512 968 1016 1528 "clk" "" } { 1608 968 1016 1624 "clk" "" } { 1416 968 1016 1432 "clk" "" } { 1096 1296 1344 1112 "clk" "" } { 1192 1296 1344 1208 "clk" "" } { 1288 1296 1344 1304 "clk" "" } { 1416 1296 1344 1432 "clk" "" } { 1512 1296 1344 1528 "clk" "" } { 1608 1296 1344 1624 "clk" "" } { 472 472 504 488 "clk" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register lpm_counter1:inst7\|lpm_counter:lpm_counter_component\|cntr_3pi:auto_generated\|safe_q\[1\] register lpm_dff0:inst29\|lpm_ff:lpm_ff_component\|dffs\[1\] 183.22 MHz 5.458 ns Internal " "Info: Clock \"clk\" has Internal fmax of 183.22 MHz between source register \"lpm_counter1:inst7\|lpm_counter:lpm_counter_component\|cntr_3pi:auto_generated\|safe_q\[1\]\" and destination register \"lpm_dff0:inst29\|lpm_ff:lpm_ff_component\|dffs\[1\]\" (period= 5.458 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.553 ns + Longest register register " "Info: + Longest register to register delay is 2.553 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter1:inst7\|lpm_counter:lpm_counter_component\|cntr_3pi:auto_generated\|safe_q\[1\] 1 REG LCFF_X33_Y7_N23 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y7_N23; Fanout = 2; REG Node = 'lpm_counter1:inst7\|lpm_counter:lpm_counter_component\|cntr_3pi:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter1:inst7|lpm_counter:lpm_counter_component|cntr_3pi:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_3pi.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cntr_3pi.tdf" 55 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.308 ns) + CELL(0.225 ns) 0.533 ns lpm_decode6:inst8\|lpm_decode:lpm_decode_component\|decode_8bf:auto_generated\|w_anode63w\[2\] 2 COMB LCCOMB_X34_Y7_N18 15 " "Info: 2: + IC(0.308 ns) + CELL(0.225 ns) = 0.533 ns; Loc. = LCCOMB_X34_Y7_N18; Fanout = 15; COMB Node = 'lpm_decode6:inst8\|lpm_decode:lpm_decode_component\|decode_8bf:auto_generated\|w_anode63w\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.533 ns" { lpm_counter1:inst7|lpm_counter:lpm_counter_component|cntr_3pi:auto_generated|safe_q[1] lpm_decode6:inst8|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode63w[2] } "NODE_NAME" } } { "db/decode_8bf.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/decode_8bf.tdf" 285 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.287 ns) + CELL(0.272 ns) 1.092 ns lpm_decode0:inst3\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode129w\[3\]~0 3 COMB LCCOMB_X34_Y7_N12 11 " "Info: 3: + IC(0.287 ns) + CELL(0.272 ns) = 1.092 ns; Loc. = LCCOMB_X34_Y7_N12; Fanout = 11; COMB Node = 'lpm_decode0:inst3\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode129w\[3\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.559 ns" { lpm_decode6:inst8|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode63w[2] lpm_decode0:inst3|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode129w[3]~0 } "NODE_NAME" } } { "db/decode_ltf.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/decode_ltf.tdf" 36 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.715 ns) + CELL(0.746 ns) 2.553 ns lpm_dff0:inst29\|lpm_ff:lpm_ff_component\|dffs\[1\] 4 REG LCFF_X37_Y8_N19 1 " "Info: 4: + IC(0.715 ns) + CELL(0.746 ns) = 2.553 ns; Loc. = LCFF_X37_Y8_N19; Fanout = 1; REG Node = 'lpm_dff0:inst29\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.461 ns" { lpm_decode0:inst3|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode129w[3]~0 lpm_dff0:inst29|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.243 ns ( 48.69 % ) " "Info: Total cell delay = 1.243 ns ( 48.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.310 ns ( 51.31 % ) " "Info: Total interconnect delay = 1.310 ns ( 51.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.553 ns" { lpm_counter1:inst7|lpm_counter:lpm_counter_component|cntr_3pi:auto_generated|safe_q[1] lpm_decode6:inst8|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode63w[2] lpm_decode0:inst3|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode129w[3]~0 lpm_dff0:inst29|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.553 ns" { lpm_counter1:inst7|lpm_counter:lpm_counter_component|cntr_3pi:auto_generated|safe_q[1] {} lpm_decode6:inst8|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode63w[2] {} lpm_decode0:inst3|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode129w[3]~0 {} lpm_dff0:inst29|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.308ns 0.287ns 0.715ns } { 0.000ns 0.225ns 0.272ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.008 ns - Smallest " "Info: - Smallest clock skew is 0.008 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.484 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.484 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Stack/ST.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/Stack/ST.bdf" { { 176 288 456 192 "clk" "" } { 1096 968 1016 1112 "clk" "" } { 1192 968 1016 1208 "clk" "" } { 1288 968 1016 1304 "clk" "" } { 1512 968 1016 1528 "clk" "" } { 1608 968 1016 1624 "clk" "" } { 1416 968 1016 1432 "clk" "" } { 1096 1296 1344 1112 "clk" "" } { 1192 1296 1344 1208 "clk" "" } { 1288 1296 1344 1304 "clk" "" } { 1416 1296 1344 1432 "clk" "" } { 1512 1296 1344 1528 "clk" "" } { 1608 1296 1344 1624 "clk" "" } { 472 472 504 488 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 129 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 129; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Stack/ST.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/Stack/ST.bdf" { { 176 288 456 192 "clk" "" } { 1096 968 1016 1112 "clk" "" } { 1192 968 1016 1208 "clk" "" } { 1288 968 1016 1304 "clk" "" } { 1512 968 1016 1528 "clk" "" } { 1608 968 1016 1624 "clk" "" } { 1416 968 1016 1432 "clk" "" } { 1096 1296 1344 1112 "clk" "" } { 1192 1296 1344 1208 "clk" "" } { 1288 1296 1344 1304 "clk" "" } { 1416 1296 1344 1432 "clk" "" } { 1512 1296 1344 1528 "clk" "" } { 1608 1296 1344 1624 "clk" "" } { 472 472 504 488 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.669 ns) + CELL(0.618 ns) 2.484 ns lpm_dff0:inst29\|lpm_ff:lpm_ff_component\|dffs\[1\] 3 REG LCFF_X37_Y8_N19 1 " "Info: 3: + IC(0.669 ns) + CELL(0.618 ns) = 2.484 ns; Loc. = LCFF_X37_Y8_N19; Fanout = 1; REG Node = 'lpm_dff0:inst29\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.287 ns" { clk~clkctrl lpm_dff0:inst29|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.26 % ) " "Info: Total cell delay = 1.472 ns ( 59.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.012 ns ( 40.74 % ) " "Info: Total interconnect delay = 1.012 ns ( 40.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.484 ns" { clk clk~clkctrl lpm_dff0:inst29|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.484 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff0:inst29|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 0.343ns 0.669ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.476 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.476 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Stack/ST.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/Stack/ST.bdf" { { 176 288 456 192 "clk" "" } { 1096 968 1016 1112 "clk" "" } { 1192 968 1016 1208 "clk" "" } { 1288 968 1016 1304 "clk" "" } { 1512 968 1016 1528 "clk" "" } { 1608 968 1016 1624 "clk" "" } { 1416 968 1016 1432 "clk" "" } { 1096 1296 1344 1112 "clk" "" } { 1192 1296 1344 1208 "clk" "" } { 1288 1296 1344 1304 "clk" "" } { 1416 1296 1344 1432 "clk" "" } { 1512 1296 1344 1528 "clk" "" } { 1608 1296 1344 1624 "clk" "" } { 472 472 504 488 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 129 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 129; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Stack/ST.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/Stack/ST.bdf" { { 176 288 456 192 "clk" "" } { 1096 968 1016 1112 "clk" "" } { 1192 968 1016 1208 "clk" "" } { 1288 968 1016 1304 "clk" "" } { 1512 968 1016 1528 "clk" "" } { 1608 968 1016 1624 "clk" "" } { 1416 968 1016 1432 "clk" "" } { 1096 1296 1344 1112 "clk" "" } { 1192 1296 1344 1208 "clk" "" } { 1288 1296 1344 1304 "clk" "" } { 1416 1296 1344 1432 "clk" "" } { 1512 1296 1344 1528 "clk" "" } { 1608 1296 1344 1624 "clk" "" } { 472 472 504 488 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.661 ns) + CELL(0.618 ns) 2.476 ns lpm_counter1:inst7\|lpm_counter:lpm_counter_component\|cntr_3pi:auto_generated\|safe_q\[1\] 3 REG LCFF_X33_Y7_N23 2 " "Info: 3: + IC(0.661 ns) + CELL(0.618 ns) = 2.476 ns; Loc. = LCFF_X33_Y7_N23; Fanout = 2; REG Node = 'lpm_counter1:inst7\|lpm_counter:lpm_counter_component\|cntr_3pi:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.279 ns" { clk~clkctrl lpm_counter1:inst7|lpm_counter:lpm_counter_component|cntr_3pi:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_3pi.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cntr_3pi.tdf" 55 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.45 % ) " "Info: Total cell delay = 1.472 ns ( 59.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.004 ns ( 40.55 % ) " "Info: Total interconnect delay = 1.004 ns ( 40.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { clk clk~clkctrl lpm_counter1:inst7|lpm_counter:lpm_counter_component|cntr_3pi:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.476 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_counter1:inst7|lpm_counter:lpm_counter_component|cntr_3pi:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.343ns 0.661ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.484 ns" { clk clk~clkctrl lpm_dff0:inst29|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.484 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff0:inst29|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 0.343ns 0.669ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { clk clk~clkctrl lpm_counter1:inst7|lpm_counter:lpm_counter_component|cntr_3pi:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.476 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_counter1:inst7|lpm_counter:lpm_counter_component|cntr_3pi:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.343ns 0.661ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_3pi.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cntr_3pi.tdf" 55 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "db/cntr_3pi.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cntr_3pi.tdf" 55 8 0 } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.553 ns" { lpm_counter1:inst7|lpm_counter:lpm_counter_component|cntr_3pi:auto_generated|safe_q[1] lpm_decode6:inst8|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode63w[2] lpm_decode0:inst3|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode129w[3]~0 lpm_dff0:inst29|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.553 ns" { lpm_counter1:inst7|lpm_counter:lpm_counter_component|cntr_3pi:auto_generated|safe_q[1] {} lpm_decode6:inst8|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode63w[2] {} lpm_decode0:inst3|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode129w[3]~0 {} lpm_dff0:inst29|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.308ns 0.287ns 0.715ns } { 0.000ns 0.225ns 0.272ns 0.746ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.484 ns" { clk clk~clkctrl lpm_dff0:inst29|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.484 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff0:inst29|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 0.343ns 0.669ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { clk clk~clkctrl lpm_counter1:inst7|lpm_counter:lpm_counter_component|cntr_3pi:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.476 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_counter1:inst7|lpm_counter:lpm_counter_component|cntr_3pi:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.343ns 0.661ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_dff0:inst29\|lpm_ff:lpm_ff_component\|dffs\[1\] push clk 4.884 ns register " "Info: tsu for register \"lpm_dff0:inst29\|lpm_ff:lpm_ff_component\|dffs\[1\]\" (data pin = \"push\", clock pin = \"clk\") is 4.884 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.278 ns + Longest pin register " "Info: + Longest pin to register delay is 7.278 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns push 1 PIN PIN_E8 21 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_E8; Fanout = 21; PIN Node = 'push'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { push } "NODE_NAME" } } { "Stack/ST.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/Stack/ST.bdf" { { 192 288 456 208 "push" "" } { 504 696 744 520 "push" "" } { 560 888 944 576 "push" "" } { 416 280 305 432 "push" "" } { 688 320 368 704 "push" "" } { 184 456 496 200 "push" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.612 ns) + CELL(0.378 ns) 5.817 ns lpm_decode0:inst3\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode129w\[3\]~0 2 COMB LCCOMB_X34_Y7_N12 11 " "Info: 2: + IC(4.612 ns) + CELL(0.378 ns) = 5.817 ns; Loc. = LCCOMB_X34_Y7_N12; Fanout = 11; COMB Node = 'lpm_decode0:inst3\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode129w\[3\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.990 ns" { push lpm_decode0:inst3|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode129w[3]~0 } "NODE_NAME" } } { "db/decode_ltf.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/decode_ltf.tdf" 36 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.715 ns) + CELL(0.746 ns) 7.278 ns lpm_dff0:inst29\|lpm_ff:lpm_ff_component\|dffs\[1\] 3 REG LCFF_X37_Y8_N19 1 " "Info: 3: + IC(0.715 ns) + CELL(0.746 ns) = 7.278 ns; Loc. = LCFF_X37_Y8_N19; Fanout = 1; REG Node = 'lpm_dff0:inst29\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.461 ns" { lpm_decode0:inst3|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode129w[3]~0 lpm_dff0:inst29|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.951 ns ( 26.81 % ) " "Info: Total cell delay = 1.951 ns ( 26.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.327 ns ( 73.19 % ) " "Info: Total interconnect delay = 5.327 ns ( 73.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.278 ns" { push lpm_decode0:inst3|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode129w[3]~0 lpm_dff0:inst29|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.278 ns" { push {} push~combout {} lpm_decode0:inst3|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode129w[3]~0 {} lpm_dff0:inst29|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 4.612ns 0.715ns } { 0.000ns 0.827ns 0.378ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.484 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.484 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Stack/ST.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/Stack/ST.bdf" { { 176 288 456 192 "clk" "" } { 1096 968 1016 1112 "clk" "" } { 1192 968 1016 1208 "clk" "" } { 1288 968 1016 1304 "clk" "" } { 1512 968 1016 1528 "clk" "" } { 1608 968 1016 1624 "clk" "" } { 1416 968 1016 1432 "clk" "" } { 1096 1296 1344 1112 "clk" "" } { 1192 1296 1344 1208 "clk" "" } { 1288 1296 1344 1304 "clk" "" } { 1416 1296 1344 1432 "clk" "" } { 1512 1296 1344 1528 "clk" "" } { 1608 1296 1344 1624 "clk" "" } { 472 472 504 488 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 129 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 129; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Stack/ST.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/Stack/ST.bdf" { { 176 288 456 192 "clk" "" } { 1096 968 1016 1112 "clk" "" } { 1192 968 1016 1208 "clk" "" } { 1288 968 1016 1304 "clk" "" } { 1512 968 1016 1528 "clk" "" } { 1608 968 1016 1624 "clk" "" } { 1416 968 1016 1432 "clk" "" } { 1096 1296 1344 1112 "clk" "" } { 1192 1296 1344 1208 "clk" "" } { 1288 1296 1344 1304 "clk" "" } { 1416 1296 1344 1432 "clk" "" } { 1512 1296 1344 1528 "clk" "" } { 1608 1296 1344 1624 "clk" "" } { 472 472 504 488 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.669 ns) + CELL(0.618 ns) 2.484 ns lpm_dff0:inst29\|lpm_ff:lpm_ff_component\|dffs\[1\] 3 REG LCFF_X37_Y8_N19 1 " "Info: 3: + IC(0.669 ns) + CELL(0.618 ns) = 2.484 ns; Loc. = LCFF_X37_Y8_N19; Fanout = 1; REG Node = 'lpm_dff0:inst29\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.287 ns" { clk~clkctrl lpm_dff0:inst29|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.26 % ) " "Info: Total cell delay = 1.472 ns ( 59.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.012 ns ( 40.74 % ) " "Info: Total interconnect delay = 1.012 ns ( 40.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.484 ns" { clk clk~clkctrl lpm_dff0:inst29|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.484 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff0:inst29|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 0.343ns 0.669ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.278 ns" { push lpm_decode0:inst3|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode129w[3]~0 lpm_dff0:inst29|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.278 ns" { push {} push~combout {} lpm_decode0:inst3|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode129w[3]~0 {} lpm_dff0:inst29|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 4.612ns 0.715ns } { 0.000ns 0.827ns 0.378ns 0.746ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.484 ns" { clk clk~clkctrl lpm_dff0:inst29|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.484 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff0:inst29|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 0.343ns 0.669ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk out_data\[10\] lpm_counter1:inst7\|lpm_counter:lpm_counter_component\|cntr_3pi:auto_generated\|safe_q\[1\]~DUPLICATE 10.081 ns register " "Info: tco from clock \"clk\" to destination pin \"out_data\[10\]\" through register \"lpm_counter1:inst7\|lpm_counter:lpm_counter_component\|cntr_3pi:auto_generated\|safe_q\[1\]~DUPLICATE\" is 10.081 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.476 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.476 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Stack/ST.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/Stack/ST.bdf" { { 176 288 456 192 "clk" "" } { 1096 968 1016 1112 "clk" "" } { 1192 968 1016 1208 "clk" "" } { 1288 968 1016 1304 "clk" "" } { 1512 968 1016 1528 "clk" "" } { 1608 968 1016 1624 "clk" "" } { 1416 968 1016 1432 "clk" "" } { 1096 1296 1344 1112 "clk" "" } { 1192 1296 1344 1208 "clk" "" } { 1288 1296 1344 1304 "clk" "" } { 1416 1296 1344 1432 "clk" "" } { 1512 1296 1344 1528 "clk" "" } { 1608 1296 1344 1624 "clk" "" } { 472 472 504 488 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 129 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 129; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Stack/ST.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/Stack/ST.bdf" { { 176 288 456 192 "clk" "" } { 1096 968 1016 1112 "clk" "" } { 1192 968 1016 1208 "clk" "" } { 1288 968 1016 1304 "clk" "" } { 1512 968 1016 1528 "clk" "" } { 1608 968 1016 1624 "clk" "" } { 1416 968 1016 1432 "clk" "" } { 1096 1296 1344 1112 "clk" "" } { 1192 1296 1344 1208 "clk" "" } { 1288 1296 1344 1304 "clk" "" } { 1416 1296 1344 1432 "clk" "" } { 1512 1296 1344 1528 "clk" "" } { 1608 1296 1344 1624 "clk" "" } { 472 472 504 488 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.661 ns) + CELL(0.618 ns) 2.476 ns lpm_counter1:inst7\|lpm_counter:lpm_counter_component\|cntr_3pi:auto_generated\|safe_q\[1\]~DUPLICATE 3 REG LCFF_X33_Y7_N21 10 " "Info: 3: + IC(0.661 ns) + CELL(0.618 ns) = 2.476 ns; Loc. = LCFF_X33_Y7_N21; Fanout = 10; REG Node = 'lpm_counter1:inst7\|lpm_counter:lpm_counter_component\|cntr_3pi:auto_generated\|safe_q\[1\]~DUPLICATE'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.279 ns" { clk~clkctrl lpm_counter1:inst7|lpm_counter:lpm_counter_component|cntr_3pi:auto_generated|safe_q[1]~DUPLICATE } "NODE_NAME" } } { "db/cntr_3pi.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cntr_3pi.tdf" 55 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.45 % ) " "Info: Total cell delay = 1.472 ns ( 59.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.004 ns ( 40.55 % ) " "Info: Total interconnect delay = 1.004 ns ( 40.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { clk clk~clkctrl lpm_counter1:inst7|lpm_counter:lpm_counter_component|cntr_3pi:auto_generated|safe_q[1]~DUPLICATE } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.476 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_counter1:inst7|lpm_counter:lpm_counter_component|cntr_3pi:auto_generated|safe_q[1]~DUPLICATE {} } { 0.000ns 0.000ns 0.343ns 0.661ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_3pi.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cntr_3pi.tdf" 55 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.511 ns + Longest register pin " "Info: + Longest register to pin delay is 7.511 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter1:inst7\|lpm_counter:lpm_counter_component\|cntr_3pi:auto_generated\|safe_q\[1\]~DUPLICATE 1 REG LCFF_X33_Y7_N21 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y7_N21; Fanout = 10; REG Node = 'lpm_counter1:inst7\|lpm_counter:lpm_counter_component\|cntr_3pi:auto_generated\|safe_q\[1\]~DUPLICATE'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter1:inst7|lpm_counter:lpm_counter_component|cntr_3pi:auto_generated|safe_q[1]~DUPLICATE } "NODE_NAME" } } { "db/cntr_3pi.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cntr_3pi.tdf" 55 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.791 ns) + CELL(0.225 ns) 1.016 ns inst28~0 2 COMB LCCOMB_X34_Y6_N16 16 " "Info: 2: + IC(0.791 ns) + CELL(0.225 ns) = 1.016 ns; Loc. = LCCOMB_X34_Y6_N16; Fanout = 16; COMB Node = 'inst28~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.016 ns" { lpm_counter1:inst7|lpm_counter:lpm_counter_component|cntr_3pi:auto_generated|safe_q[1]~DUPLICATE inst28~0 } "NODE_NAME" } } { "Stack/ST.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/Stack/ST.bdf" { { 664 1000 1064 712 "inst28" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.013 ns) + CELL(0.346 ns) 2.375 ns inst28~1 3 COMB LCCOMB_X35_Y7_N0 11 " "Info: 3: + IC(1.013 ns) + CELL(0.346 ns) = 2.375 ns; Loc. = LCCOMB_X35_Y7_N0; Fanout = 11; COMB Node = 'inst28~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.359 ns" { inst28~0 inst28~1 } "NODE_NAME" } } { "Stack/ST.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/Stack/ST.bdf" { { 664 1000 1064 712 "inst28" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.762 ns) + CELL(0.357 ns) 3.494 ns lpm_bustri1:inst10\|lpm_bustri:lpm_bustri_component\|dout\[10\]~12 4 COMB LCCOMB_X34_Y7_N6 1 " "Info: 4: + IC(0.762 ns) + CELL(0.357 ns) = 3.494 ns; Loc. = LCCOMB_X34_Y7_N6; Fanout = 1; COMB Node = 'lpm_bustri1:inst10\|lpm_bustri:lpm_bustri_component\|dout\[10\]~12'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.119 ns" { inst28~1 lpm_bustri1:inst10|lpm_bustri:lpm_bustri_component|dout[10]~12 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.035 ns) + CELL(1.982 ns) 7.511 ns out_data\[10\] 5 PIN PIN_B6 0 " "Info: 5: + IC(2.035 ns) + CELL(1.982 ns) = 7.511 ns; Loc. = PIN_B6; Fanout = 0; PIN Node = 'out_data\[10\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.017 ns" { lpm_bustri1:inst10|lpm_bustri:lpm_bustri_component|dout[10]~12 out_data[10] } "NODE_NAME" } } { "Stack/ST.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/Stack/ST.bdf" { { 408 2720 2896 424 "out_data\[10..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.910 ns ( 38.74 % ) " "Info: Total cell delay = 2.910 ns ( 38.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.601 ns ( 61.26 % ) " "Info: Total interconnect delay = 4.601 ns ( 61.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.511 ns" { lpm_counter1:inst7|lpm_counter:lpm_counter_component|cntr_3pi:auto_generated|safe_q[1]~DUPLICATE inst28~0 inst28~1 lpm_bustri1:inst10|lpm_bustri:lpm_bustri_component|dout[10]~12 out_data[10] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.511 ns" { lpm_counter1:inst7|lpm_counter:lpm_counter_component|cntr_3pi:auto_generated|safe_q[1]~DUPLICATE {} inst28~0 {} inst28~1 {} lpm_bustri1:inst10|lpm_bustri:lpm_bustri_component|dout[10]~12 {} out_data[10] {} } { 0.000ns 0.791ns 1.013ns 0.762ns 2.035ns } { 0.000ns 0.225ns 0.346ns 0.357ns 1.982ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { clk clk~clkctrl lpm_counter1:inst7|lpm_counter:lpm_counter_component|cntr_3pi:auto_generated|safe_q[1]~DUPLICATE } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.476 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_counter1:inst7|lpm_counter:lpm_counter_component|cntr_3pi:auto_generated|safe_q[1]~DUPLICATE {} } { 0.000ns 0.000ns 0.343ns 0.661ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.511 ns" { lpm_counter1:inst7|lpm_counter:lpm_counter_component|cntr_3pi:auto_generated|safe_q[1]~DUPLICATE inst28~0 inst28~1 lpm_bustri1:inst10|lpm_bustri:lpm_bustri_component|dout[10]~12 out_data[10] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.511 ns" { lpm_counter1:inst7|lpm_counter:lpm_counter_component|cntr_3pi:auto_generated|safe_q[1]~DUPLICATE {} inst28~0 {} inst28~1 {} lpm_bustri1:inst10|lpm_bustri:lpm_bustri_component|dout[10]~12 {} out_data[10] {} } { 0.000ns 0.791ns 1.013ns 0.762ns 2.035ns } { 0.000ns 0.225ns 0.346ns 0.357ns 1.982ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "pop out_data\[10\] 11.567 ns Longest " "Info: Longest tpd from source pin \"pop\" to destination pin \"out_data\[10\]\" is 11.567 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.800 ns) 0.800 ns pop 1 PIN PIN_R5 10 " "Info: 1: + IC(0.000 ns) + CELL(0.800 ns) = 0.800 ns; Loc. = PIN_R5; Fanout = 10; PIN Node = 'pop'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pop } "NODE_NAME" } } { "Stack/ST.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/Stack/ST.bdf" { { 208 288 456 224 "pop" "" } { 752 872 936 768 "pop" "" } { 576 672 736 592 "pop" "" } { 672 960 1000 688 "pop" "" } { 704 336 368 720 "pop" "" } { 200 456 496 216 "pop" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.906 ns) + CELL(0.366 ns) 5.072 ns inst28~0 2 COMB LCCOMB_X34_Y6_N16 16 " "Info: 2: + IC(3.906 ns) + CELL(0.366 ns) = 5.072 ns; Loc. = LCCOMB_X34_Y6_N16; Fanout = 16; COMB Node = 'inst28~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.272 ns" { pop inst28~0 } "NODE_NAME" } } { "Stack/ST.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/Stack/ST.bdf" { { 664 1000 1064 712 "inst28" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.013 ns) + CELL(0.346 ns) 6.431 ns inst28~1 3 COMB LCCOMB_X35_Y7_N0 11 " "Info: 3: + IC(1.013 ns) + CELL(0.346 ns) = 6.431 ns; Loc. = LCCOMB_X35_Y7_N0; Fanout = 11; COMB Node = 'inst28~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.359 ns" { inst28~0 inst28~1 } "NODE_NAME" } } { "Stack/ST.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/Stack/ST.bdf" { { 664 1000 1064 712 "inst28" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.762 ns) + CELL(0.357 ns) 7.550 ns lpm_bustri1:inst10\|lpm_bustri:lpm_bustri_component\|dout\[10\]~12 4 COMB LCCOMB_X34_Y7_N6 1 " "Info: 4: + IC(0.762 ns) + CELL(0.357 ns) = 7.550 ns; Loc. = LCCOMB_X34_Y7_N6; Fanout = 1; COMB Node = 'lpm_bustri1:inst10\|lpm_bustri:lpm_bustri_component\|dout\[10\]~12'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.119 ns" { inst28~1 lpm_bustri1:inst10|lpm_bustri:lpm_bustri_component|dout[10]~12 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.035 ns) + CELL(1.982 ns) 11.567 ns out_data\[10\] 5 PIN PIN_B6 0 " "Info: 5: + IC(2.035 ns) + CELL(1.982 ns) = 11.567 ns; Loc. = PIN_B6; Fanout = 0; PIN Node = 'out_data\[10\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.017 ns" { lpm_bustri1:inst10|lpm_bustri:lpm_bustri_component|dout[10]~12 out_data[10] } "NODE_NAME" } } { "Stack/ST.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/Stack/ST.bdf" { { 408 2720 2896 424 "out_data\[10..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.851 ns ( 33.29 % ) " "Info: Total cell delay = 3.851 ns ( 33.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.716 ns ( 66.71 % ) " "Info: Total interconnect delay = 7.716 ns ( 66.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.567 ns" { pop inst28~0 inst28~1 lpm_bustri1:inst10|lpm_bustri:lpm_bustri_component|dout[10]~12 out_data[10] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "11.567 ns" { pop {} pop~combout {} inst28~0 {} inst28~1 {} lpm_bustri1:inst10|lpm_bustri:lpm_bustri_component|dout[10]~12 {} out_data[10] {} } { 0.000ns 0.000ns 3.906ns 1.013ns 0.762ns 2.035ns } { 0.000ns 0.800ns 0.366ns 0.346ns 0.357ns 1.982ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lpm_dff0:inst33\|lpm_ff:lpm_ff_component\|dffs\[8\] data\[8\] clk -1.922 ns register " "Info: th for register \"lpm_dff0:inst33\|lpm_ff:lpm_ff_component\|dffs\[8\]\" (data pin = \"data\[8\]\", clock pin = \"clk\") is -1.922 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.480 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.480 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Stack/ST.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/Stack/ST.bdf" { { 176 288 456 192 "clk" "" } { 1096 968 1016 1112 "clk" "" } { 1192 968 1016 1208 "clk" "" } { 1288 968 1016 1304 "clk" "" } { 1512 968 1016 1528 "clk" "" } { 1608 968 1016 1624 "clk" "" } { 1416 968 1016 1432 "clk" "" } { 1096 1296 1344 1112 "clk" "" } { 1192 1296 1344 1208 "clk" "" } { 1288 1296 1344 1304 "clk" "" } { 1416 1296 1344 1432 "clk" "" } { 1512 1296 1344 1528 "clk" "" } { 1608 1296 1344 1624 "clk" "" } { 472 472 504 488 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 129 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 129; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Stack/ST.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/Stack/ST.bdf" { { 176 288 456 192 "clk" "" } { 1096 968 1016 1112 "clk" "" } { 1192 968 1016 1208 "clk" "" } { 1288 968 1016 1304 "clk" "" } { 1512 968 1016 1528 "clk" "" } { 1608 968 1016 1624 "clk" "" } { 1416 968 1016 1432 "clk" "" } { 1096 1296 1344 1112 "clk" "" } { 1192 1296 1344 1208 "clk" "" } { 1288 1296 1344 1304 "clk" "" } { 1416 1296 1344 1432 "clk" "" } { 1512 1296 1344 1528 "clk" "" } { 1608 1296 1344 1624 "clk" "" } { 472 472 504 488 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.665 ns) + CELL(0.618 ns) 2.480 ns lpm_dff0:inst33\|lpm_ff:lpm_ff_component\|dffs\[8\] 3 REG LCFF_X39_Y7_N17 1 " "Info: 3: + IC(0.665 ns) + CELL(0.618 ns) = 2.480 ns; Loc. = LCFF_X39_Y7_N17; Fanout = 1; REG Node = 'lpm_dff0:inst33\|lpm_ff:lpm_ff_component\|dffs\[8\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.283 ns" { clk~clkctrl lpm_dff0:inst33|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.35 % ) " "Info: Total cell delay = 1.472 ns ( 59.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.008 ns ( 40.65 % ) " "Info: Total interconnect delay = 1.008 ns ( 40.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.480 ns" { clk clk~clkctrl lpm_dff0:inst33|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.480 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff0:inst33|lpm_ff:lpm_ff_component|dffs[8] {} } { 0.000ns 0.000ns 0.343ns 0.665ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.551 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.551 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.780 ns) 0.780 ns data\[8\] 1 PIN PIN_P8 11 " "Info: 1: + IC(0.000 ns) + CELL(0.780 ns) = 0.780 ns; Loc. = PIN_P8; Fanout = 11; PIN Node = 'data\[8\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[8] } "NODE_NAME" } } { "Stack/ST.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/Stack/ST.bdf" { { 160 728 896 176 "data\[10..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.462 ns) + CELL(0.309 ns) 4.551 ns lpm_dff0:inst33\|lpm_ff:lpm_ff_component\|dffs\[8\] 2 REG LCFF_X39_Y7_N17 1 " "Info: 2: + IC(3.462 ns) + CELL(0.309 ns) = 4.551 ns; Loc. = LCFF_X39_Y7_N17; Fanout = 1; REG Node = 'lpm_dff0:inst33\|lpm_ff:lpm_ff_component\|dffs\[8\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.771 ns" { data[8] lpm_dff0:inst33|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.089 ns ( 23.93 % ) " "Info: Total cell delay = 1.089 ns ( 23.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.462 ns ( 76.07 % ) " "Info: Total interconnect delay = 3.462 ns ( 76.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.551 ns" { data[8] lpm_dff0:inst33|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.551 ns" { data[8] {} data[8]~combout {} lpm_dff0:inst33|lpm_ff:lpm_ff_component|dffs[8] {} } { 0.000ns 0.000ns 3.462ns } { 0.000ns 0.780ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.480 ns" { clk clk~clkctrl lpm_dff0:inst33|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.480 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff0:inst33|lpm_ff:lpm_ff_component|dffs[8] {} } { 0.000ns 0.000ns 0.343ns 0.665ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.551 ns" { data[8] lpm_dff0:inst33|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.551 ns" { data[8] {} data[8]~combout {} lpm_dff0:inst33|lpm_ff:lpm_ff_component|dffs[8] {} } { 0.000ns 0.000ns 3.462ns } { 0.000ns 0.780ns 0.309ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "173 " "Info: Peak virtual memory: 173 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 14 03:38:57 2019 " "Info: Processing ended: Tue May 14 03:38:57 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
