
Display Test 02112025.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000518c  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001900  0800532c  0800532c  0000632c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006c2c  08006c2c  00008080  2**0
                  CONTENTS
  4 .ARM          00000008  08006c2c  08006c2c  00007c2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006c34  08006c34  00008080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006c34  08006c34  00007c34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006c38  08006c38  00007c38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000080  20000000  08006c3c  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000228  20000080  08006cbc  00008080  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200002a8  08006cbc  000082a8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00008080  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b3ff  00000000  00000000  000080b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000020f5  00000000  00000000  000134af  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a90  00000000  00000000  000155a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000007d0  00000000  00000000  00016038  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017959  00000000  00000000  00016808  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000eb3a  00000000  00000000  0002e161  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008a76d  00000000  00000000  0003cc9b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c7408  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000031c0  00000000  00000000  000c744c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000071  00000000  00000000  000ca60c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000080 	.word	0x20000080
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08005314 	.word	0x08005314

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000084 	.word	0x20000084
 80001dc:	08005314 	.word	0x08005314

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_d2iz>:
 80005f8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80005fc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000600:	d215      	bcs.n	800062e <__aeabi_d2iz+0x36>
 8000602:	d511      	bpl.n	8000628 <__aeabi_d2iz+0x30>
 8000604:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000608:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 800060c:	d912      	bls.n	8000634 <__aeabi_d2iz+0x3c>
 800060e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000612:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000616:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800061a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800061e:	fa23 f002 	lsr.w	r0, r3, r2
 8000622:	bf18      	it	ne
 8000624:	4240      	negne	r0, r0
 8000626:	4770      	bx	lr
 8000628:	f04f 0000 	mov.w	r0, #0
 800062c:	4770      	bx	lr
 800062e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000632:	d105      	bne.n	8000640 <__aeabi_d2iz+0x48>
 8000634:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000638:	bf08      	it	eq
 800063a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 800063e:	4770      	bx	lr
 8000640:	f04f 0000 	mov.w	r0, #0
 8000644:	4770      	bx	lr
 8000646:	bf00      	nop

08000648 <__aeabi_d2f>:
 8000648:	ea4f 0241 	mov.w	r2, r1, lsl #1
 800064c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000650:	bf24      	itt	cs
 8000652:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000656:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 800065a:	d90d      	bls.n	8000678 <__aeabi_d2f+0x30>
 800065c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000660:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000664:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000668:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 800066c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000670:	bf08      	it	eq
 8000672:	f020 0001 	biceq.w	r0, r0, #1
 8000676:	4770      	bx	lr
 8000678:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 800067c:	d121      	bne.n	80006c2 <__aeabi_d2f+0x7a>
 800067e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000682:	bfbc      	itt	lt
 8000684:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000688:	4770      	bxlt	lr
 800068a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800068e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000692:	f1c2 0218 	rsb	r2, r2, #24
 8000696:	f1c2 0c20 	rsb	ip, r2, #32
 800069a:	fa10 f30c 	lsls.w	r3, r0, ip
 800069e:	fa20 f002 	lsr.w	r0, r0, r2
 80006a2:	bf18      	it	ne
 80006a4:	f040 0001 	orrne.w	r0, r0, #1
 80006a8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80006ac:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80006b0:	fa03 fc0c 	lsl.w	ip, r3, ip
 80006b4:	ea40 000c 	orr.w	r0, r0, ip
 80006b8:	fa23 f302 	lsr.w	r3, r3, r2
 80006bc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80006c0:	e7cc      	b.n	800065c <__aeabi_d2f+0x14>
 80006c2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 80006c6:	d107      	bne.n	80006d8 <__aeabi_d2f+0x90>
 80006c8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 80006cc:	bf1e      	ittt	ne
 80006ce:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 80006d2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 80006d6:	4770      	bxne	lr
 80006d8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 80006dc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80006e0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80006e4:	4770      	bx	lr
 80006e6:	bf00      	nop

080006e8 <__aeabi_uldivmod>:
 80006e8:	b953      	cbnz	r3, 8000700 <__aeabi_uldivmod+0x18>
 80006ea:	b94a      	cbnz	r2, 8000700 <__aeabi_uldivmod+0x18>
 80006ec:	2900      	cmp	r1, #0
 80006ee:	bf08      	it	eq
 80006f0:	2800      	cmpeq	r0, #0
 80006f2:	bf1c      	itt	ne
 80006f4:	f04f 31ff 	movne.w	r1, #4294967295
 80006f8:	f04f 30ff 	movne.w	r0, #4294967295
 80006fc:	f000 b96a 	b.w	80009d4 <__aeabi_idiv0>
 8000700:	f1ad 0c08 	sub.w	ip, sp, #8
 8000704:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000708:	f000 f806 	bl	8000718 <__udivmoddi4>
 800070c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000710:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000714:	b004      	add	sp, #16
 8000716:	4770      	bx	lr

08000718 <__udivmoddi4>:
 8000718:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800071c:	9d08      	ldr	r5, [sp, #32]
 800071e:	460c      	mov	r4, r1
 8000720:	2b00      	cmp	r3, #0
 8000722:	d14e      	bne.n	80007c2 <__udivmoddi4+0xaa>
 8000724:	4694      	mov	ip, r2
 8000726:	458c      	cmp	ip, r1
 8000728:	4686      	mov	lr, r0
 800072a:	fab2 f282 	clz	r2, r2
 800072e:	d962      	bls.n	80007f6 <__udivmoddi4+0xde>
 8000730:	b14a      	cbz	r2, 8000746 <__udivmoddi4+0x2e>
 8000732:	f1c2 0320 	rsb	r3, r2, #32
 8000736:	4091      	lsls	r1, r2
 8000738:	fa20 f303 	lsr.w	r3, r0, r3
 800073c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000740:	4319      	orrs	r1, r3
 8000742:	fa00 fe02 	lsl.w	lr, r0, r2
 8000746:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800074a:	fa1f f68c 	uxth.w	r6, ip
 800074e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000752:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000756:	fb07 1114 	mls	r1, r7, r4, r1
 800075a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800075e:	fb04 f106 	mul.w	r1, r4, r6
 8000762:	4299      	cmp	r1, r3
 8000764:	d90a      	bls.n	800077c <__udivmoddi4+0x64>
 8000766:	eb1c 0303 	adds.w	r3, ip, r3
 800076a:	f104 30ff 	add.w	r0, r4, #4294967295
 800076e:	f080 8112 	bcs.w	8000996 <__udivmoddi4+0x27e>
 8000772:	4299      	cmp	r1, r3
 8000774:	f240 810f 	bls.w	8000996 <__udivmoddi4+0x27e>
 8000778:	3c02      	subs	r4, #2
 800077a:	4463      	add	r3, ip
 800077c:	1a59      	subs	r1, r3, r1
 800077e:	fa1f f38e 	uxth.w	r3, lr
 8000782:	fbb1 f0f7 	udiv	r0, r1, r7
 8000786:	fb07 1110 	mls	r1, r7, r0, r1
 800078a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800078e:	fb00 f606 	mul.w	r6, r0, r6
 8000792:	429e      	cmp	r6, r3
 8000794:	d90a      	bls.n	80007ac <__udivmoddi4+0x94>
 8000796:	eb1c 0303 	adds.w	r3, ip, r3
 800079a:	f100 31ff 	add.w	r1, r0, #4294967295
 800079e:	f080 80fc 	bcs.w	800099a <__udivmoddi4+0x282>
 80007a2:	429e      	cmp	r6, r3
 80007a4:	f240 80f9 	bls.w	800099a <__udivmoddi4+0x282>
 80007a8:	4463      	add	r3, ip
 80007aa:	3802      	subs	r0, #2
 80007ac:	1b9b      	subs	r3, r3, r6
 80007ae:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80007b2:	2100      	movs	r1, #0
 80007b4:	b11d      	cbz	r5, 80007be <__udivmoddi4+0xa6>
 80007b6:	40d3      	lsrs	r3, r2
 80007b8:	2200      	movs	r2, #0
 80007ba:	e9c5 3200 	strd	r3, r2, [r5]
 80007be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80007c2:	428b      	cmp	r3, r1
 80007c4:	d905      	bls.n	80007d2 <__udivmoddi4+0xba>
 80007c6:	b10d      	cbz	r5, 80007cc <__udivmoddi4+0xb4>
 80007c8:	e9c5 0100 	strd	r0, r1, [r5]
 80007cc:	2100      	movs	r1, #0
 80007ce:	4608      	mov	r0, r1
 80007d0:	e7f5      	b.n	80007be <__udivmoddi4+0xa6>
 80007d2:	fab3 f183 	clz	r1, r3
 80007d6:	2900      	cmp	r1, #0
 80007d8:	d146      	bne.n	8000868 <__udivmoddi4+0x150>
 80007da:	42a3      	cmp	r3, r4
 80007dc:	d302      	bcc.n	80007e4 <__udivmoddi4+0xcc>
 80007de:	4290      	cmp	r0, r2
 80007e0:	f0c0 80f0 	bcc.w	80009c4 <__udivmoddi4+0x2ac>
 80007e4:	1a86      	subs	r6, r0, r2
 80007e6:	eb64 0303 	sbc.w	r3, r4, r3
 80007ea:	2001      	movs	r0, #1
 80007ec:	2d00      	cmp	r5, #0
 80007ee:	d0e6      	beq.n	80007be <__udivmoddi4+0xa6>
 80007f0:	e9c5 6300 	strd	r6, r3, [r5]
 80007f4:	e7e3      	b.n	80007be <__udivmoddi4+0xa6>
 80007f6:	2a00      	cmp	r2, #0
 80007f8:	f040 8090 	bne.w	800091c <__udivmoddi4+0x204>
 80007fc:	eba1 040c 	sub.w	r4, r1, ip
 8000800:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000804:	fa1f f78c 	uxth.w	r7, ip
 8000808:	2101      	movs	r1, #1
 800080a:	fbb4 f6f8 	udiv	r6, r4, r8
 800080e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000812:	fb08 4416 	mls	r4, r8, r6, r4
 8000816:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800081a:	fb07 f006 	mul.w	r0, r7, r6
 800081e:	4298      	cmp	r0, r3
 8000820:	d908      	bls.n	8000834 <__udivmoddi4+0x11c>
 8000822:	eb1c 0303 	adds.w	r3, ip, r3
 8000826:	f106 34ff 	add.w	r4, r6, #4294967295
 800082a:	d202      	bcs.n	8000832 <__udivmoddi4+0x11a>
 800082c:	4298      	cmp	r0, r3
 800082e:	f200 80cd 	bhi.w	80009cc <__udivmoddi4+0x2b4>
 8000832:	4626      	mov	r6, r4
 8000834:	1a1c      	subs	r4, r3, r0
 8000836:	fa1f f38e 	uxth.w	r3, lr
 800083a:	fbb4 f0f8 	udiv	r0, r4, r8
 800083e:	fb08 4410 	mls	r4, r8, r0, r4
 8000842:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000846:	fb00 f707 	mul.w	r7, r0, r7
 800084a:	429f      	cmp	r7, r3
 800084c:	d908      	bls.n	8000860 <__udivmoddi4+0x148>
 800084e:	eb1c 0303 	adds.w	r3, ip, r3
 8000852:	f100 34ff 	add.w	r4, r0, #4294967295
 8000856:	d202      	bcs.n	800085e <__udivmoddi4+0x146>
 8000858:	429f      	cmp	r7, r3
 800085a:	f200 80b0 	bhi.w	80009be <__udivmoddi4+0x2a6>
 800085e:	4620      	mov	r0, r4
 8000860:	1bdb      	subs	r3, r3, r7
 8000862:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000866:	e7a5      	b.n	80007b4 <__udivmoddi4+0x9c>
 8000868:	f1c1 0620 	rsb	r6, r1, #32
 800086c:	408b      	lsls	r3, r1
 800086e:	fa22 f706 	lsr.w	r7, r2, r6
 8000872:	431f      	orrs	r7, r3
 8000874:	fa20 fc06 	lsr.w	ip, r0, r6
 8000878:	fa04 f301 	lsl.w	r3, r4, r1
 800087c:	ea43 030c 	orr.w	r3, r3, ip
 8000880:	40f4      	lsrs	r4, r6
 8000882:	fa00 f801 	lsl.w	r8, r0, r1
 8000886:	0c38      	lsrs	r0, r7, #16
 8000888:	ea4f 4913 	mov.w	r9, r3, lsr #16
 800088c:	fbb4 fef0 	udiv	lr, r4, r0
 8000890:	fa1f fc87 	uxth.w	ip, r7
 8000894:	fb00 441e 	mls	r4, r0, lr, r4
 8000898:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800089c:	fb0e f90c 	mul.w	r9, lr, ip
 80008a0:	45a1      	cmp	r9, r4
 80008a2:	fa02 f201 	lsl.w	r2, r2, r1
 80008a6:	d90a      	bls.n	80008be <__udivmoddi4+0x1a6>
 80008a8:	193c      	adds	r4, r7, r4
 80008aa:	f10e 3aff 	add.w	sl, lr, #4294967295
 80008ae:	f080 8084 	bcs.w	80009ba <__udivmoddi4+0x2a2>
 80008b2:	45a1      	cmp	r9, r4
 80008b4:	f240 8081 	bls.w	80009ba <__udivmoddi4+0x2a2>
 80008b8:	f1ae 0e02 	sub.w	lr, lr, #2
 80008bc:	443c      	add	r4, r7
 80008be:	eba4 0409 	sub.w	r4, r4, r9
 80008c2:	fa1f f983 	uxth.w	r9, r3
 80008c6:	fbb4 f3f0 	udiv	r3, r4, r0
 80008ca:	fb00 4413 	mls	r4, r0, r3, r4
 80008ce:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80008d2:	fb03 fc0c 	mul.w	ip, r3, ip
 80008d6:	45a4      	cmp	ip, r4
 80008d8:	d907      	bls.n	80008ea <__udivmoddi4+0x1d2>
 80008da:	193c      	adds	r4, r7, r4
 80008dc:	f103 30ff 	add.w	r0, r3, #4294967295
 80008e0:	d267      	bcs.n	80009b2 <__udivmoddi4+0x29a>
 80008e2:	45a4      	cmp	ip, r4
 80008e4:	d965      	bls.n	80009b2 <__udivmoddi4+0x29a>
 80008e6:	3b02      	subs	r3, #2
 80008e8:	443c      	add	r4, r7
 80008ea:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80008ee:	fba0 9302 	umull	r9, r3, r0, r2
 80008f2:	eba4 040c 	sub.w	r4, r4, ip
 80008f6:	429c      	cmp	r4, r3
 80008f8:	46ce      	mov	lr, r9
 80008fa:	469c      	mov	ip, r3
 80008fc:	d351      	bcc.n	80009a2 <__udivmoddi4+0x28a>
 80008fe:	d04e      	beq.n	800099e <__udivmoddi4+0x286>
 8000900:	b155      	cbz	r5, 8000918 <__udivmoddi4+0x200>
 8000902:	ebb8 030e 	subs.w	r3, r8, lr
 8000906:	eb64 040c 	sbc.w	r4, r4, ip
 800090a:	fa04 f606 	lsl.w	r6, r4, r6
 800090e:	40cb      	lsrs	r3, r1
 8000910:	431e      	orrs	r6, r3
 8000912:	40cc      	lsrs	r4, r1
 8000914:	e9c5 6400 	strd	r6, r4, [r5]
 8000918:	2100      	movs	r1, #0
 800091a:	e750      	b.n	80007be <__udivmoddi4+0xa6>
 800091c:	f1c2 0320 	rsb	r3, r2, #32
 8000920:	fa20 f103 	lsr.w	r1, r0, r3
 8000924:	fa0c fc02 	lsl.w	ip, ip, r2
 8000928:	fa24 f303 	lsr.w	r3, r4, r3
 800092c:	4094      	lsls	r4, r2
 800092e:	430c      	orrs	r4, r1
 8000930:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000934:	fa00 fe02 	lsl.w	lr, r0, r2
 8000938:	fa1f f78c 	uxth.w	r7, ip
 800093c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000940:	fb08 3110 	mls	r1, r8, r0, r3
 8000944:	0c23      	lsrs	r3, r4, #16
 8000946:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800094a:	fb00 f107 	mul.w	r1, r0, r7
 800094e:	4299      	cmp	r1, r3
 8000950:	d908      	bls.n	8000964 <__udivmoddi4+0x24c>
 8000952:	eb1c 0303 	adds.w	r3, ip, r3
 8000956:	f100 36ff 	add.w	r6, r0, #4294967295
 800095a:	d22c      	bcs.n	80009b6 <__udivmoddi4+0x29e>
 800095c:	4299      	cmp	r1, r3
 800095e:	d92a      	bls.n	80009b6 <__udivmoddi4+0x29e>
 8000960:	3802      	subs	r0, #2
 8000962:	4463      	add	r3, ip
 8000964:	1a5b      	subs	r3, r3, r1
 8000966:	b2a4      	uxth	r4, r4
 8000968:	fbb3 f1f8 	udiv	r1, r3, r8
 800096c:	fb08 3311 	mls	r3, r8, r1, r3
 8000970:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000974:	fb01 f307 	mul.w	r3, r1, r7
 8000978:	42a3      	cmp	r3, r4
 800097a:	d908      	bls.n	800098e <__udivmoddi4+0x276>
 800097c:	eb1c 0404 	adds.w	r4, ip, r4
 8000980:	f101 36ff 	add.w	r6, r1, #4294967295
 8000984:	d213      	bcs.n	80009ae <__udivmoddi4+0x296>
 8000986:	42a3      	cmp	r3, r4
 8000988:	d911      	bls.n	80009ae <__udivmoddi4+0x296>
 800098a:	3902      	subs	r1, #2
 800098c:	4464      	add	r4, ip
 800098e:	1ae4      	subs	r4, r4, r3
 8000990:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000994:	e739      	b.n	800080a <__udivmoddi4+0xf2>
 8000996:	4604      	mov	r4, r0
 8000998:	e6f0      	b.n	800077c <__udivmoddi4+0x64>
 800099a:	4608      	mov	r0, r1
 800099c:	e706      	b.n	80007ac <__udivmoddi4+0x94>
 800099e:	45c8      	cmp	r8, r9
 80009a0:	d2ae      	bcs.n	8000900 <__udivmoddi4+0x1e8>
 80009a2:	ebb9 0e02 	subs.w	lr, r9, r2
 80009a6:	eb63 0c07 	sbc.w	ip, r3, r7
 80009aa:	3801      	subs	r0, #1
 80009ac:	e7a8      	b.n	8000900 <__udivmoddi4+0x1e8>
 80009ae:	4631      	mov	r1, r6
 80009b0:	e7ed      	b.n	800098e <__udivmoddi4+0x276>
 80009b2:	4603      	mov	r3, r0
 80009b4:	e799      	b.n	80008ea <__udivmoddi4+0x1d2>
 80009b6:	4630      	mov	r0, r6
 80009b8:	e7d4      	b.n	8000964 <__udivmoddi4+0x24c>
 80009ba:	46d6      	mov	lr, sl
 80009bc:	e77f      	b.n	80008be <__udivmoddi4+0x1a6>
 80009be:	4463      	add	r3, ip
 80009c0:	3802      	subs	r0, #2
 80009c2:	e74d      	b.n	8000860 <__udivmoddi4+0x148>
 80009c4:	4606      	mov	r6, r0
 80009c6:	4623      	mov	r3, r4
 80009c8:	4608      	mov	r0, r1
 80009ca:	e70f      	b.n	80007ec <__udivmoddi4+0xd4>
 80009cc:	3e02      	subs	r6, #2
 80009ce:	4463      	add	r3, ip
 80009d0:	e730      	b.n	8000834 <__udivmoddi4+0x11c>
 80009d2:	bf00      	nop

080009d4 <__aeabi_idiv0>:
 80009d4:	4770      	bx	lr
 80009d6:	bf00      	nop

080009d8 <__io_putchar>:
// Retarget printf to UART2
#ifdef __GNUC__
/* With GCC, small printf (option LD Linker->Libraries->Small printf
   set to 'Yes') calls __io_putchar() */
int __io_putchar(int ch)
{
 80009d8:	b580      	push	{r7, lr}
 80009da:	b082      	sub	sp, #8
 80009dc:	af00      	add	r7, sp, #0
 80009de:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 80009e0:	1d39      	adds	r1, r7, #4
 80009e2:	f04f 33ff 	mov.w	r3, #4294967295
 80009e6:	2201      	movs	r2, #1
 80009e8:	4803      	ldr	r0, [pc, #12]	@ (80009f8 <__io_putchar+0x20>)
 80009ea:	f003 f939 	bl	8003c60 <HAL_UART_Transmit>
  return ch;
 80009ee:	687b      	ldr	r3, [r7, #4]
}
 80009f0:	4618      	mov	r0, r3
 80009f2:	3708      	adds	r7, #8
 80009f4:	46bd      	mov	sp, r7
 80009f6:	bd80      	pop	{r7, pc}
 80009f8:	200000f4 	.word	0x200000f4

080009fc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80009fc:	b580      	push	{r7, lr}
 80009fe:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000a00:	f001 fe82 	bl	8002708 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a04:	f000 f80e 	bl	8000a24 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000a08:	f000 f8d6 	bl	8000bb8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000a0c:	f000 f8aa 	bl	8000b64 <MX_USART2_UART_Init>
  MX_SPI2_Init();
 8000a10:	f000 f872 	bl	8000af8 <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */
  // OLED display test
  OLED_2in42_test();
 8000a14:	f000 fb88 	bl	8001128 <OLED_2in42_test>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    HAL_Delay(1000);
 8000a18:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000a1c:	f001 fee6 	bl	80027ec <HAL_Delay>
 8000a20:	e7fa      	b.n	8000a18 <main+0x1c>
	...

08000a24 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a24:	b580      	push	{r7, lr}
 8000a26:	b094      	sub	sp, #80	@ 0x50
 8000a28:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a2a:	f107 0320 	add.w	r3, r7, #32
 8000a2e:	2230      	movs	r2, #48	@ 0x30
 8000a30:	2100      	movs	r1, #0
 8000a32:	4618      	mov	r0, r3
 8000a34:	f003 ff98 	bl	8004968 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a38:	f107 030c 	add.w	r3, r7, #12
 8000a3c:	2200      	movs	r2, #0
 8000a3e:	601a      	str	r2, [r3, #0]
 8000a40:	605a      	str	r2, [r3, #4]
 8000a42:	609a      	str	r2, [r3, #8]
 8000a44:	60da      	str	r2, [r3, #12]
 8000a46:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a48:	2300      	movs	r3, #0
 8000a4a:	60bb      	str	r3, [r7, #8]
 8000a4c:	4b28      	ldr	r3, [pc, #160]	@ (8000af0 <SystemClock_Config+0xcc>)
 8000a4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a50:	4a27      	ldr	r2, [pc, #156]	@ (8000af0 <SystemClock_Config+0xcc>)
 8000a52:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000a56:	6413      	str	r3, [r2, #64]	@ 0x40
 8000a58:	4b25      	ldr	r3, [pc, #148]	@ (8000af0 <SystemClock_Config+0xcc>)
 8000a5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a5c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000a60:	60bb      	str	r3, [r7, #8]
 8000a62:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000a64:	2300      	movs	r3, #0
 8000a66:	607b      	str	r3, [r7, #4]
 8000a68:	4b22      	ldr	r3, [pc, #136]	@ (8000af4 <SystemClock_Config+0xd0>)
 8000a6a:	681b      	ldr	r3, [r3, #0]
 8000a6c:	4a21      	ldr	r2, [pc, #132]	@ (8000af4 <SystemClock_Config+0xd0>)
 8000a6e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000a72:	6013      	str	r3, [r2, #0]
 8000a74:	4b1f      	ldr	r3, [pc, #124]	@ (8000af4 <SystemClock_Config+0xd0>)
 8000a76:	681b      	ldr	r3, [r3, #0]
 8000a78:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000a7c:	607b      	str	r3, [r7, #4]
 8000a7e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000a80:	2302      	movs	r3, #2
 8000a82:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000a84:	2301      	movs	r3, #1
 8000a86:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000a88:	2310      	movs	r3, #16
 8000a8a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000a8c:	2302      	movs	r3, #2
 8000a8e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000a90:	2300      	movs	r3, #0
 8000a92:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000a94:	2310      	movs	r3, #16
 8000a96:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000a98:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8000a9c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000a9e:	2304      	movs	r3, #4
 8000aa0:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000aa2:	2304      	movs	r3, #4
 8000aa4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000aa6:	f107 0320 	add.w	r3, r7, #32
 8000aaa:	4618      	mov	r0, r3
 8000aac:	f002 f946 	bl	8002d3c <HAL_RCC_OscConfig>
 8000ab0:	4603      	mov	r3, r0
 8000ab2:	2b00      	cmp	r3, #0
 8000ab4:	d001      	beq.n	8000aba <SystemClock_Config+0x96>
  {
    Error_Handler();
 8000ab6:	f000 f90f 	bl	8000cd8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000aba:	230f      	movs	r3, #15
 8000abc:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000abe:	2302      	movs	r3, #2
 8000ac0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ac2:	2300      	movs	r3, #0
 8000ac4:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000ac6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000aca:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000acc:	2300      	movs	r3, #0
 8000ace:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000ad0:	f107 030c 	add.w	r3, r7, #12
 8000ad4:	2102      	movs	r1, #2
 8000ad6:	4618      	mov	r0, r3
 8000ad8:	f002 fba8 	bl	800322c <HAL_RCC_ClockConfig>
 8000adc:	4603      	mov	r3, r0
 8000ade:	2b00      	cmp	r3, #0
 8000ae0:	d001      	beq.n	8000ae6 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000ae2:	f000 f8f9 	bl	8000cd8 <Error_Handler>
  }
}
 8000ae6:	bf00      	nop
 8000ae8:	3750      	adds	r7, #80	@ 0x50
 8000aea:	46bd      	mov	sp, r7
 8000aec:	bd80      	pop	{r7, pc}
 8000aee:	bf00      	nop
 8000af0:	40023800 	.word	0x40023800
 8000af4:	40007000 	.word	0x40007000

08000af8 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000af8:	b580      	push	{r7, lr}
 8000afa:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000afc:	4b17      	ldr	r3, [pc, #92]	@ (8000b5c <MX_SPI2_Init+0x64>)
 8000afe:	4a18      	ldr	r2, [pc, #96]	@ (8000b60 <MX_SPI2_Init+0x68>)
 8000b00:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000b02:	4b16      	ldr	r3, [pc, #88]	@ (8000b5c <MX_SPI2_Init+0x64>)
 8000b04:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000b08:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000b0a:	4b14      	ldr	r3, [pc, #80]	@ (8000b5c <MX_SPI2_Init+0x64>)
 8000b0c:	2200      	movs	r2, #0
 8000b0e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000b10:	4b12      	ldr	r3, [pc, #72]	@ (8000b5c <MX_SPI2_Init+0x64>)
 8000b12:	2200      	movs	r2, #0
 8000b14:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;  // SPI Mode 3: CPOL=1
 8000b16:	4b11      	ldr	r3, [pc, #68]	@ (8000b5c <MX_SPI2_Init+0x64>)
 8000b18:	2202      	movs	r2, #2
 8000b1a:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;        // SPI Mode 3: CPHA=1
 8000b1c:	4b0f      	ldr	r3, [pc, #60]	@ (8000b5c <MX_SPI2_Init+0x64>)
 8000b1e:	2201      	movs	r2, #1
 8000b20:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000b22:	4b0e      	ldr	r3, [pc, #56]	@ (8000b5c <MX_SPI2_Init+0x64>)
 8000b24:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000b28:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8000b2a:	4b0c      	ldr	r3, [pc, #48]	@ (8000b5c <MX_SPI2_Init+0x64>)
 8000b2c:	2210      	movs	r2, #16
 8000b2e:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000b30:	4b0a      	ldr	r3, [pc, #40]	@ (8000b5c <MX_SPI2_Init+0x64>)
 8000b32:	2200      	movs	r2, #0
 8000b34:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000b36:	4b09      	ldr	r3, [pc, #36]	@ (8000b5c <MX_SPI2_Init+0x64>)
 8000b38:	2200      	movs	r2, #0
 8000b3a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000b3c:	4b07      	ldr	r3, [pc, #28]	@ (8000b5c <MX_SPI2_Init+0x64>)
 8000b3e:	2200      	movs	r2, #0
 8000b40:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 8000b42:	4b06      	ldr	r3, [pc, #24]	@ (8000b5c <MX_SPI2_Init+0x64>)
 8000b44:	220a      	movs	r2, #10
 8000b46:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000b48:	4804      	ldr	r0, [pc, #16]	@ (8000b5c <MX_SPI2_Init+0x64>)
 8000b4a:	f002 fd8f 	bl	800366c <HAL_SPI_Init>
 8000b4e:	4603      	mov	r3, r0
 8000b50:	2b00      	cmp	r3, #0
 8000b52:	d001      	beq.n	8000b58 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8000b54:	f000 f8c0 	bl	8000cd8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000b58:	bf00      	nop
 8000b5a:	bd80      	pop	{r7, pc}
 8000b5c:	2000009c 	.word	0x2000009c
 8000b60:	40003800 	.word	0x40003800

08000b64 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000b64:	b580      	push	{r7, lr}
 8000b66:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000b68:	4b11      	ldr	r3, [pc, #68]	@ (8000bb0 <MX_USART2_UART_Init+0x4c>)
 8000b6a:	4a12      	ldr	r2, [pc, #72]	@ (8000bb4 <MX_USART2_UART_Init+0x50>)
 8000b6c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000b6e:	4b10      	ldr	r3, [pc, #64]	@ (8000bb0 <MX_USART2_UART_Init+0x4c>)
 8000b70:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000b74:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000b76:	4b0e      	ldr	r3, [pc, #56]	@ (8000bb0 <MX_USART2_UART_Init+0x4c>)
 8000b78:	2200      	movs	r2, #0
 8000b7a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000b7c:	4b0c      	ldr	r3, [pc, #48]	@ (8000bb0 <MX_USART2_UART_Init+0x4c>)
 8000b7e:	2200      	movs	r2, #0
 8000b80:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000b82:	4b0b      	ldr	r3, [pc, #44]	@ (8000bb0 <MX_USART2_UART_Init+0x4c>)
 8000b84:	2200      	movs	r2, #0
 8000b86:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000b88:	4b09      	ldr	r3, [pc, #36]	@ (8000bb0 <MX_USART2_UART_Init+0x4c>)
 8000b8a:	220c      	movs	r2, #12
 8000b8c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b8e:	4b08      	ldr	r3, [pc, #32]	@ (8000bb0 <MX_USART2_UART_Init+0x4c>)
 8000b90:	2200      	movs	r2, #0
 8000b92:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b94:	4b06      	ldr	r3, [pc, #24]	@ (8000bb0 <MX_USART2_UART_Init+0x4c>)
 8000b96:	2200      	movs	r2, #0
 8000b98:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000b9a:	4805      	ldr	r0, [pc, #20]	@ (8000bb0 <MX_USART2_UART_Init+0x4c>)
 8000b9c:	f003 f810 	bl	8003bc0 <HAL_UART_Init>
 8000ba0:	4603      	mov	r3, r0
 8000ba2:	2b00      	cmp	r3, #0
 8000ba4:	d001      	beq.n	8000baa <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000ba6:	f000 f897 	bl	8000cd8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000baa:	bf00      	nop
 8000bac:	bd80      	pop	{r7, pc}
 8000bae:	bf00      	nop
 8000bb0:	200000f4 	.word	0x200000f4
 8000bb4:	40004400 	.word	0x40004400

08000bb8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000bb8:	b580      	push	{r7, lr}
 8000bba:	b08a      	sub	sp, #40	@ 0x28
 8000bbc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bbe:	f107 0314 	add.w	r3, r7, #20
 8000bc2:	2200      	movs	r2, #0
 8000bc4:	601a      	str	r2, [r3, #0]
 8000bc6:	605a      	str	r2, [r3, #4]
 8000bc8:	609a      	str	r2, [r3, #8]
 8000bca:	60da      	str	r2, [r3, #12]
 8000bcc:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000bce:	2300      	movs	r3, #0
 8000bd0:	613b      	str	r3, [r7, #16]
 8000bd2:	4b3d      	ldr	r3, [pc, #244]	@ (8000cc8 <MX_GPIO_Init+0x110>)
 8000bd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bd6:	4a3c      	ldr	r2, [pc, #240]	@ (8000cc8 <MX_GPIO_Init+0x110>)
 8000bd8:	f043 0304 	orr.w	r3, r3, #4
 8000bdc:	6313      	str	r3, [r2, #48]	@ 0x30
 8000bde:	4b3a      	ldr	r3, [pc, #232]	@ (8000cc8 <MX_GPIO_Init+0x110>)
 8000be0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000be2:	f003 0304 	and.w	r3, r3, #4
 8000be6:	613b      	str	r3, [r7, #16]
 8000be8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000bea:	2300      	movs	r3, #0
 8000bec:	60fb      	str	r3, [r7, #12]
 8000bee:	4b36      	ldr	r3, [pc, #216]	@ (8000cc8 <MX_GPIO_Init+0x110>)
 8000bf0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bf2:	4a35      	ldr	r2, [pc, #212]	@ (8000cc8 <MX_GPIO_Init+0x110>)
 8000bf4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000bf8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000bfa:	4b33      	ldr	r3, [pc, #204]	@ (8000cc8 <MX_GPIO_Init+0x110>)
 8000bfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bfe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000c02:	60fb      	str	r3, [r7, #12]
 8000c04:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c06:	2300      	movs	r3, #0
 8000c08:	60bb      	str	r3, [r7, #8]
 8000c0a:	4b2f      	ldr	r3, [pc, #188]	@ (8000cc8 <MX_GPIO_Init+0x110>)
 8000c0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c0e:	4a2e      	ldr	r2, [pc, #184]	@ (8000cc8 <MX_GPIO_Init+0x110>)
 8000c10:	f043 0301 	orr.w	r3, r3, #1
 8000c14:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c16:	4b2c      	ldr	r3, [pc, #176]	@ (8000cc8 <MX_GPIO_Init+0x110>)
 8000c18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c1a:	f003 0301 	and.w	r3, r3, #1
 8000c1e:	60bb      	str	r3, [r7, #8]
 8000c20:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c22:	2300      	movs	r3, #0
 8000c24:	607b      	str	r3, [r7, #4]
 8000c26:	4b28      	ldr	r3, [pc, #160]	@ (8000cc8 <MX_GPIO_Init+0x110>)
 8000c28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c2a:	4a27      	ldr	r2, [pc, #156]	@ (8000cc8 <MX_GPIO_Init+0x110>)
 8000c2c:	f043 0302 	orr.w	r3, r3, #2
 8000c30:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c32:	4b25      	ldr	r3, [pc, #148]	@ (8000cc8 <MX_GPIO_Init+0x110>)
 8000c34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c36:	f003 0302 	and.w	r3, r3, #2
 8000c3a:	607b      	str	r3, [r7, #4]
 8000c3c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000c3e:	2200      	movs	r2, #0
 8000c40:	2120      	movs	r1, #32
 8000c42:	4822      	ldr	r0, [pc, #136]	@ (8000ccc <MX_GPIO_Init+0x114>)
 8000c44:	f002 f860 	bl	8002d08 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(OLED_CS_GPIO_Port, OLED_CS_Pin, GPIO_PIN_SET);
 8000c48:	2201      	movs	r2, #1
 8000c4a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000c4e:	4820      	ldr	r0, [pc, #128]	@ (8000cd0 <MX_GPIO_Init+0x118>)
 8000c50:	f002 f85a 	bl	8002d08 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(OLED_DC_GPIO_Port, OLED_DC_Pin, GPIO_PIN_RESET);
 8000c54:	2200      	movs	r2, #0
 8000c56:	2102      	movs	r1, #2
 8000c58:	481d      	ldr	r0, [pc, #116]	@ (8000cd0 <MX_GPIO_Init+0x118>)
 8000c5a:	f002 f855 	bl	8002d08 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(OLED_RST_GPIO_Port, OLED_RST_Pin, GPIO_PIN_SET);
 8000c5e:	2201      	movs	r2, #1
 8000c60:	2101      	movs	r1, #1
 8000c62:	481b      	ldr	r0, [pc, #108]	@ (8000cd0 <MX_GPIO_Init+0x118>)
 8000c64:	f002 f850 	bl	8002d08 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000c68:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000c6c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000c6e:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000c72:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c74:	2300      	movs	r3, #0
 8000c76:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000c78:	f107 0314 	add.w	r3, r7, #20
 8000c7c:	4619      	mov	r1, r3
 8000c7e:	4815      	ldr	r0, [pc, #84]	@ (8000cd4 <MX_GPIO_Init+0x11c>)
 8000c80:	f001 febe 	bl	8002a00 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000c84:	2320      	movs	r3, #32
 8000c86:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c88:	2301      	movs	r3, #1
 8000c8a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c8c:	2300      	movs	r3, #0
 8000c8e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c90:	2300      	movs	r3, #0
 8000c92:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000c94:	f107 0314 	add.w	r3, r7, #20
 8000c98:	4619      	mov	r1, r3
 8000c9a:	480c      	ldr	r0, [pc, #48]	@ (8000ccc <MX_GPIO_Init+0x114>)
 8000c9c:	f001 feb0 	bl	8002a00 <HAL_GPIO_Init>

  /*Configure GPIO pins : OLED_CS_Pin OLED_DC_Pin OLED_RST_Pin */
  GPIO_InitStruct.Pin = OLED_CS_Pin|OLED_DC_Pin|OLED_RST_Pin;
 8000ca0:	f241 0303 	movw	r3, #4099	@ 0x1003
 8000ca4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ca6:	2301      	movs	r3, #1
 8000ca8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000caa:	2300      	movs	r3, #0
 8000cac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cae:	2300      	movs	r3, #0
 8000cb0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000cb2:	f107 0314 	add.w	r3, r7, #20
 8000cb6:	4619      	mov	r1, r3
 8000cb8:	4805      	ldr	r0, [pc, #20]	@ (8000cd0 <MX_GPIO_Init+0x118>)
 8000cba:	f001 fea1 	bl	8002a00 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000cbe:	bf00      	nop
 8000cc0:	3728      	adds	r7, #40	@ 0x28
 8000cc2:	46bd      	mov	sp, r7
 8000cc4:	bd80      	pop	{r7, pc}
 8000cc6:	bf00      	nop
 8000cc8:	40023800 	.word	0x40023800
 8000ccc:	40020000 	.word	0x40020000
 8000cd0:	40020400 	.word	0x40020400
 8000cd4:	40020800 	.word	0x40020800

08000cd8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000cd8:	b480      	push	{r7}
 8000cda:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000cdc:	b672      	cpsid	i
}
 8000cde:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ce0:	bf00      	nop
 8000ce2:	e7fd      	b.n	8000ce0 <Error_Handler+0x8>

08000ce4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ce4:	b580      	push	{r7, lr}
 8000ce6:	b082      	sub	sp, #8
 8000ce8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000cea:	2300      	movs	r3, #0
 8000cec:	607b      	str	r3, [r7, #4]
 8000cee:	4b10      	ldr	r3, [pc, #64]	@ (8000d30 <HAL_MspInit+0x4c>)
 8000cf0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000cf2:	4a0f      	ldr	r2, [pc, #60]	@ (8000d30 <HAL_MspInit+0x4c>)
 8000cf4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000cf8:	6453      	str	r3, [r2, #68]	@ 0x44
 8000cfa:	4b0d      	ldr	r3, [pc, #52]	@ (8000d30 <HAL_MspInit+0x4c>)
 8000cfc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000cfe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000d02:	607b      	str	r3, [r7, #4]
 8000d04:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d06:	2300      	movs	r3, #0
 8000d08:	603b      	str	r3, [r7, #0]
 8000d0a:	4b09      	ldr	r3, [pc, #36]	@ (8000d30 <HAL_MspInit+0x4c>)
 8000d0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d0e:	4a08      	ldr	r2, [pc, #32]	@ (8000d30 <HAL_MspInit+0x4c>)
 8000d10:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000d14:	6413      	str	r3, [r2, #64]	@ 0x40
 8000d16:	4b06      	ldr	r3, [pc, #24]	@ (8000d30 <HAL_MspInit+0x4c>)
 8000d18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d1a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000d1e:	603b      	str	r3, [r7, #0]
 8000d20:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000d22:	2007      	movs	r0, #7
 8000d24:	f001 fe38 	bl	8002998 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d28:	bf00      	nop
 8000d2a:	3708      	adds	r7, #8
 8000d2c:	46bd      	mov	sp, r7
 8000d2e:	bd80      	pop	{r7, pc}
 8000d30:	40023800 	.word	0x40023800

08000d34 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000d34:	b580      	push	{r7, lr}
 8000d36:	b08a      	sub	sp, #40	@ 0x28
 8000d38:	af00      	add	r7, sp, #0
 8000d3a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d3c:	f107 0314 	add.w	r3, r7, #20
 8000d40:	2200      	movs	r2, #0
 8000d42:	601a      	str	r2, [r3, #0]
 8000d44:	605a      	str	r2, [r3, #4]
 8000d46:	609a      	str	r2, [r3, #8]
 8000d48:	60da      	str	r2, [r3, #12]
 8000d4a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	681b      	ldr	r3, [r3, #0]
 8000d50:	4a30      	ldr	r2, [pc, #192]	@ (8000e14 <HAL_SPI_MspInit+0xe0>)
 8000d52:	4293      	cmp	r3, r2
 8000d54:	d15a      	bne.n	8000e0c <HAL_SPI_MspInit+0xd8>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000d56:	2300      	movs	r3, #0
 8000d58:	613b      	str	r3, [r7, #16]
 8000d5a:	4b2f      	ldr	r3, [pc, #188]	@ (8000e18 <HAL_SPI_MspInit+0xe4>)
 8000d5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d5e:	4a2e      	ldr	r2, [pc, #184]	@ (8000e18 <HAL_SPI_MspInit+0xe4>)
 8000d60:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000d64:	6413      	str	r3, [r2, #64]	@ 0x40
 8000d66:	4b2c      	ldr	r3, [pc, #176]	@ (8000e18 <HAL_SPI_MspInit+0xe4>)
 8000d68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d6a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000d6e:	613b      	str	r3, [r7, #16]
 8000d70:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d72:	2300      	movs	r3, #0
 8000d74:	60fb      	str	r3, [r7, #12]
 8000d76:	4b28      	ldr	r3, [pc, #160]	@ (8000e18 <HAL_SPI_MspInit+0xe4>)
 8000d78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d7a:	4a27      	ldr	r2, [pc, #156]	@ (8000e18 <HAL_SPI_MspInit+0xe4>)
 8000d7c:	f043 0304 	orr.w	r3, r3, #4
 8000d80:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d82:	4b25      	ldr	r3, [pc, #148]	@ (8000e18 <HAL_SPI_MspInit+0xe4>)
 8000d84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d86:	f003 0304 	and.w	r3, r3, #4
 8000d8a:	60fb      	str	r3, [r7, #12]
 8000d8c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d8e:	2300      	movs	r3, #0
 8000d90:	60bb      	str	r3, [r7, #8]
 8000d92:	4b21      	ldr	r3, [pc, #132]	@ (8000e18 <HAL_SPI_MspInit+0xe4>)
 8000d94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d96:	4a20      	ldr	r2, [pc, #128]	@ (8000e18 <HAL_SPI_MspInit+0xe4>)
 8000d98:	f043 0302 	orr.w	r3, r3, #2
 8000d9c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d9e:	4b1e      	ldr	r3, [pc, #120]	@ (8000e18 <HAL_SPI_MspInit+0xe4>)
 8000da0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000da2:	f003 0302 	and.w	r3, r3, #2
 8000da6:	60bb      	str	r3, [r7, #8]
 8000da8:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC2     ------> SPI2_MISO
    PC3     ------> SPI2_MOSI
    PB10     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000daa:	2304      	movs	r3, #4
 8000dac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dae:	2302      	movs	r3, #2
 8000db0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000db2:	2302      	movs	r3, #2
 8000db4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000db6:	2303      	movs	r3, #3
 8000db8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000dba:	2305      	movs	r3, #5
 8000dbc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000dbe:	f107 0314 	add.w	r3, r7, #20
 8000dc2:	4619      	mov	r1, r3
 8000dc4:	4815      	ldr	r0, [pc, #84]	@ (8000e1c <HAL_SPI_MspInit+0xe8>)
 8000dc6:	f001 fe1b 	bl	8002a00 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000dca:	2308      	movs	r3, #8
 8000dcc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dce:	2302      	movs	r3, #2
 8000dd0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dd2:	2300      	movs	r3, #0
 8000dd4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000dd6:	2303      	movs	r3, #3
 8000dd8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000dda:	2305      	movs	r3, #5
 8000ddc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000dde:	f107 0314 	add.w	r3, r7, #20
 8000de2:	4619      	mov	r1, r3
 8000de4:	480d      	ldr	r0, [pc, #52]	@ (8000e1c <HAL_SPI_MspInit+0xe8>)
 8000de6:	f001 fe0b 	bl	8002a00 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000dea:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000dee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000df0:	2302      	movs	r3, #2
 8000df2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000df4:	2300      	movs	r3, #0
 8000df6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000df8:	2303      	movs	r3, #3
 8000dfa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000dfc:	2305      	movs	r3, #5
 8000dfe:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e00:	f107 0314 	add.w	r3, r7, #20
 8000e04:	4619      	mov	r1, r3
 8000e06:	4806      	ldr	r0, [pc, #24]	@ (8000e20 <HAL_SPI_MspInit+0xec>)
 8000e08:	f001 fdfa 	bl	8002a00 <HAL_GPIO_Init>

  /* USER CODE END SPI2_MspInit 1 */

  }

}
 8000e0c:	bf00      	nop
 8000e0e:	3728      	adds	r7, #40	@ 0x28
 8000e10:	46bd      	mov	sp, r7
 8000e12:	bd80      	pop	{r7, pc}
 8000e14:	40003800 	.word	0x40003800
 8000e18:	40023800 	.word	0x40023800
 8000e1c:	40020800 	.word	0x40020800
 8000e20:	40020400 	.word	0x40020400

08000e24 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000e24:	b580      	push	{r7, lr}
 8000e26:	b08a      	sub	sp, #40	@ 0x28
 8000e28:	af00      	add	r7, sp, #0
 8000e2a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e2c:	f107 0314 	add.w	r3, r7, #20
 8000e30:	2200      	movs	r2, #0
 8000e32:	601a      	str	r2, [r3, #0]
 8000e34:	605a      	str	r2, [r3, #4]
 8000e36:	609a      	str	r2, [r3, #8]
 8000e38:	60da      	str	r2, [r3, #12]
 8000e3a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	681b      	ldr	r3, [r3, #0]
 8000e40:	4a19      	ldr	r2, [pc, #100]	@ (8000ea8 <HAL_UART_MspInit+0x84>)
 8000e42:	4293      	cmp	r3, r2
 8000e44:	d12b      	bne.n	8000e9e <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000e46:	2300      	movs	r3, #0
 8000e48:	613b      	str	r3, [r7, #16]
 8000e4a:	4b18      	ldr	r3, [pc, #96]	@ (8000eac <HAL_UART_MspInit+0x88>)
 8000e4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e4e:	4a17      	ldr	r2, [pc, #92]	@ (8000eac <HAL_UART_MspInit+0x88>)
 8000e50:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000e54:	6413      	str	r3, [r2, #64]	@ 0x40
 8000e56:	4b15      	ldr	r3, [pc, #84]	@ (8000eac <HAL_UART_MspInit+0x88>)
 8000e58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e5a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000e5e:	613b      	str	r3, [r7, #16]
 8000e60:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e62:	2300      	movs	r3, #0
 8000e64:	60fb      	str	r3, [r7, #12]
 8000e66:	4b11      	ldr	r3, [pc, #68]	@ (8000eac <HAL_UART_MspInit+0x88>)
 8000e68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e6a:	4a10      	ldr	r2, [pc, #64]	@ (8000eac <HAL_UART_MspInit+0x88>)
 8000e6c:	f043 0301 	orr.w	r3, r3, #1
 8000e70:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e72:	4b0e      	ldr	r3, [pc, #56]	@ (8000eac <HAL_UART_MspInit+0x88>)
 8000e74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e76:	f003 0301 	and.w	r3, r3, #1
 8000e7a:	60fb      	str	r3, [r7, #12]
 8000e7c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000e7e:	230c      	movs	r3, #12
 8000e80:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e82:	2302      	movs	r3, #2
 8000e84:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e86:	2300      	movs	r3, #0
 8000e88:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e8a:	2303      	movs	r3, #3
 8000e8c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000e8e:	2307      	movs	r3, #7
 8000e90:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e92:	f107 0314 	add.w	r3, r7, #20
 8000e96:	4619      	mov	r1, r3
 8000e98:	4805      	ldr	r0, [pc, #20]	@ (8000eb0 <HAL_UART_MspInit+0x8c>)
 8000e9a:	f001 fdb1 	bl	8002a00 <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8000e9e:	bf00      	nop
 8000ea0:	3728      	adds	r7, #40	@ 0x28
 8000ea2:	46bd      	mov	sp, r7
 8000ea4:	bd80      	pop	{r7, pc}
 8000ea6:	bf00      	nop
 8000ea8:	40004400 	.word	0x40004400
 8000eac:	40023800 	.word	0x40023800
 8000eb0:	40020000 	.word	0x40020000

08000eb4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000eb4:	b480      	push	{r7}
 8000eb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000eb8:	bf00      	nop
 8000eba:	e7fd      	b.n	8000eb8 <NMI_Handler+0x4>

08000ebc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ebc:	b480      	push	{r7}
 8000ebe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ec0:	bf00      	nop
 8000ec2:	e7fd      	b.n	8000ec0 <HardFault_Handler+0x4>

08000ec4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000ec4:	b480      	push	{r7}
 8000ec6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ec8:	bf00      	nop
 8000eca:	e7fd      	b.n	8000ec8 <MemManage_Handler+0x4>

08000ecc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ecc:	b480      	push	{r7}
 8000ece:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ed0:	bf00      	nop
 8000ed2:	e7fd      	b.n	8000ed0 <BusFault_Handler+0x4>

08000ed4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ed4:	b480      	push	{r7}
 8000ed6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ed8:	bf00      	nop
 8000eda:	e7fd      	b.n	8000ed8 <UsageFault_Handler+0x4>

08000edc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000edc:	b480      	push	{r7}
 8000ede:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000ee0:	bf00      	nop
 8000ee2:	46bd      	mov	sp, r7
 8000ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee8:	4770      	bx	lr

08000eea <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000eea:	b480      	push	{r7}
 8000eec:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000eee:	bf00      	nop
 8000ef0:	46bd      	mov	sp, r7
 8000ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef6:	4770      	bx	lr

08000ef8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000ef8:	b480      	push	{r7}
 8000efa:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000efc:	bf00      	nop
 8000efe:	46bd      	mov	sp, r7
 8000f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f04:	4770      	bx	lr

08000f06 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000f06:	b580      	push	{r7, lr}
 8000f08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000f0a:	f001 fc4f 	bl	80027ac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000f0e:	bf00      	nop
 8000f10:	bd80      	pop	{r7, pc}

08000f12 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000f12:	b580      	push	{r7, lr}
 8000f14:	b086      	sub	sp, #24
 8000f16:	af00      	add	r7, sp, #0
 8000f18:	60f8      	str	r0, [r7, #12]
 8000f1a:	60b9      	str	r1, [r7, #8]
 8000f1c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f1e:	2300      	movs	r3, #0
 8000f20:	617b      	str	r3, [r7, #20]
 8000f22:	e00a      	b.n	8000f3a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000f24:	f3af 8000 	nop.w
 8000f28:	4601      	mov	r1, r0
 8000f2a:	68bb      	ldr	r3, [r7, #8]
 8000f2c:	1c5a      	adds	r2, r3, #1
 8000f2e:	60ba      	str	r2, [r7, #8]
 8000f30:	b2ca      	uxtb	r2, r1
 8000f32:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f34:	697b      	ldr	r3, [r7, #20]
 8000f36:	3301      	adds	r3, #1
 8000f38:	617b      	str	r3, [r7, #20]
 8000f3a:	697a      	ldr	r2, [r7, #20]
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	429a      	cmp	r2, r3
 8000f40:	dbf0      	blt.n	8000f24 <_read+0x12>
  }

  return len;
 8000f42:	687b      	ldr	r3, [r7, #4]
}
 8000f44:	4618      	mov	r0, r3
 8000f46:	3718      	adds	r7, #24
 8000f48:	46bd      	mov	sp, r7
 8000f4a:	bd80      	pop	{r7, pc}

08000f4c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	b086      	sub	sp, #24
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	60f8      	str	r0, [r7, #12]
 8000f54:	60b9      	str	r1, [r7, #8]
 8000f56:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f58:	2300      	movs	r3, #0
 8000f5a:	617b      	str	r3, [r7, #20]
 8000f5c:	e009      	b.n	8000f72 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000f5e:	68bb      	ldr	r3, [r7, #8]
 8000f60:	1c5a      	adds	r2, r3, #1
 8000f62:	60ba      	str	r2, [r7, #8]
 8000f64:	781b      	ldrb	r3, [r3, #0]
 8000f66:	4618      	mov	r0, r3
 8000f68:	f7ff fd36 	bl	80009d8 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f6c:	697b      	ldr	r3, [r7, #20]
 8000f6e:	3301      	adds	r3, #1
 8000f70:	617b      	str	r3, [r7, #20]
 8000f72:	697a      	ldr	r2, [r7, #20]
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	429a      	cmp	r2, r3
 8000f78:	dbf1      	blt.n	8000f5e <_write+0x12>
  }
  return len;
 8000f7a:	687b      	ldr	r3, [r7, #4]
}
 8000f7c:	4618      	mov	r0, r3
 8000f7e:	3718      	adds	r7, #24
 8000f80:	46bd      	mov	sp, r7
 8000f82:	bd80      	pop	{r7, pc}

08000f84 <_close>:

int _close(int file)
{
 8000f84:	b480      	push	{r7}
 8000f86:	b083      	sub	sp, #12
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000f8c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000f90:	4618      	mov	r0, r3
 8000f92:	370c      	adds	r7, #12
 8000f94:	46bd      	mov	sp, r7
 8000f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f9a:	4770      	bx	lr

08000f9c <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000f9c:	b480      	push	{r7}
 8000f9e:	b083      	sub	sp, #12
 8000fa0:	af00      	add	r7, sp, #0
 8000fa2:	6078      	str	r0, [r7, #4]
 8000fa4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000fa6:	683b      	ldr	r3, [r7, #0]
 8000fa8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000fac:	605a      	str	r2, [r3, #4]
  return 0;
 8000fae:	2300      	movs	r3, #0
}
 8000fb0:	4618      	mov	r0, r3
 8000fb2:	370c      	adds	r7, #12
 8000fb4:	46bd      	mov	sp, r7
 8000fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fba:	4770      	bx	lr

08000fbc <_isatty>:

int _isatty(int file)
{
 8000fbc:	b480      	push	{r7}
 8000fbe:	b083      	sub	sp, #12
 8000fc0:	af00      	add	r7, sp, #0
 8000fc2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000fc4:	2301      	movs	r3, #1
}
 8000fc6:	4618      	mov	r0, r3
 8000fc8:	370c      	adds	r7, #12
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd0:	4770      	bx	lr

08000fd2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000fd2:	b480      	push	{r7}
 8000fd4:	b085      	sub	sp, #20
 8000fd6:	af00      	add	r7, sp, #0
 8000fd8:	60f8      	str	r0, [r7, #12]
 8000fda:	60b9      	str	r1, [r7, #8]
 8000fdc:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000fde:	2300      	movs	r3, #0
}
 8000fe0:	4618      	mov	r0, r3
 8000fe2:	3714      	adds	r7, #20
 8000fe4:	46bd      	mov	sp, r7
 8000fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fea:	4770      	bx	lr

08000fec <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000fec:	b580      	push	{r7, lr}
 8000fee:	b086      	sub	sp, #24
 8000ff0:	af00      	add	r7, sp, #0
 8000ff2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000ff4:	4a14      	ldr	r2, [pc, #80]	@ (8001048 <_sbrk+0x5c>)
 8000ff6:	4b15      	ldr	r3, [pc, #84]	@ (800104c <_sbrk+0x60>)
 8000ff8:	1ad3      	subs	r3, r2, r3
 8000ffa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000ffc:	697b      	ldr	r3, [r7, #20]
 8000ffe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001000:	4b13      	ldr	r3, [pc, #76]	@ (8001050 <_sbrk+0x64>)
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	2b00      	cmp	r3, #0
 8001006:	d102      	bne.n	800100e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001008:	4b11      	ldr	r3, [pc, #68]	@ (8001050 <_sbrk+0x64>)
 800100a:	4a12      	ldr	r2, [pc, #72]	@ (8001054 <_sbrk+0x68>)
 800100c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800100e:	4b10      	ldr	r3, [pc, #64]	@ (8001050 <_sbrk+0x64>)
 8001010:	681a      	ldr	r2, [r3, #0]
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	4413      	add	r3, r2
 8001016:	693a      	ldr	r2, [r7, #16]
 8001018:	429a      	cmp	r2, r3
 800101a:	d207      	bcs.n	800102c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800101c:	f003 fd02 	bl	8004a24 <__errno>
 8001020:	4603      	mov	r3, r0
 8001022:	220c      	movs	r2, #12
 8001024:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001026:	f04f 33ff 	mov.w	r3, #4294967295
 800102a:	e009      	b.n	8001040 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800102c:	4b08      	ldr	r3, [pc, #32]	@ (8001050 <_sbrk+0x64>)
 800102e:	681b      	ldr	r3, [r3, #0]
 8001030:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001032:	4b07      	ldr	r3, [pc, #28]	@ (8001050 <_sbrk+0x64>)
 8001034:	681a      	ldr	r2, [r3, #0]
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	4413      	add	r3, r2
 800103a:	4a05      	ldr	r2, [pc, #20]	@ (8001050 <_sbrk+0x64>)
 800103c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800103e:	68fb      	ldr	r3, [r7, #12]
}
 8001040:	4618      	mov	r0, r3
 8001042:	3718      	adds	r7, #24
 8001044:	46bd      	mov	sp, r7
 8001046:	bd80      	pop	{r7, pc}
 8001048:	20020000 	.word	0x20020000
 800104c:	00000400 	.word	0x00000400
 8001050:	2000013c 	.word	0x2000013c
 8001054:	200002a8 	.word	0x200002a8

08001058 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001058:	b480      	push	{r7}
 800105a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800105c:	4b06      	ldr	r3, [pc, #24]	@ (8001078 <SystemInit+0x20>)
 800105e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001062:	4a05      	ldr	r2, [pc, #20]	@ (8001078 <SystemInit+0x20>)
 8001064:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001068:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800106c:	bf00      	nop
 800106e:	46bd      	mov	sp, r7
 8001070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001074:	4770      	bx	lr
 8001076:	bf00      	nop
 8001078:	e000ed00 	.word	0xe000ed00

0800107c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 800107c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80010b4 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001080:	f7ff ffea 	bl	8001058 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001084:	480c      	ldr	r0, [pc, #48]	@ (80010b8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001086:	490d      	ldr	r1, [pc, #52]	@ (80010bc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001088:	4a0d      	ldr	r2, [pc, #52]	@ (80010c0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800108a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800108c:	e002      	b.n	8001094 <LoopCopyDataInit>

0800108e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800108e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001090:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001092:	3304      	adds	r3, #4

08001094 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001094:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001096:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001098:	d3f9      	bcc.n	800108e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800109a:	4a0a      	ldr	r2, [pc, #40]	@ (80010c4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800109c:	4c0a      	ldr	r4, [pc, #40]	@ (80010c8 <LoopFillZerobss+0x22>)
  movs r3, #0
 800109e:	2300      	movs	r3, #0
  b LoopFillZerobss
 80010a0:	e001      	b.n	80010a6 <LoopFillZerobss>

080010a2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80010a2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80010a4:	3204      	adds	r2, #4

080010a6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80010a6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80010a8:	d3fb      	bcc.n	80010a2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80010aa:	f003 fcc1 	bl	8004a30 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80010ae:	f7ff fca5 	bl	80009fc <main>
  bx  lr    
 80010b2:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80010b4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80010b8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80010bc:	20000080 	.word	0x20000080
  ldr r2, =_sidata
 80010c0:	08006c3c 	.word	0x08006c3c
  ldr r2, =_sbss
 80010c4:	20000080 	.word	0x20000080
  ldr r4, =_ebss
 80010c8:	200002a8 	.word	0x200002a8

080010cc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80010cc:	e7fe      	b.n	80010cc <ADC_IRQHandler>
	...

080010d0 <System_Init>:
function:	System Init
note:
	Initialize the communication method
********************************************************************************/
uint8_t System_Init(void)
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	af00      	add	r7, sp, #0
#if USE_SPI_4W
	printf("USE_SPI_4W\r\n");
 80010d4:	4802      	ldr	r0, [pc, #8]	@ (80010e0 <System_Init+0x10>)
 80010d6:	f003 fb67 	bl	80047a8 <puts>
	printf("USEI_IIC_SOFT\r\n");
	OLED_CS_0;
	OLED_DC_1;
	// iic_init(); - Not needed for SPI mode
#endif
  return 0;
 80010da:	2300      	movs	r3, #0
}
 80010dc:	4618      	mov	r0, r3
 80010de:	bd80      	pop	{r7, pc}
 80010e0:	0800532c 	.word	0x0800532c

080010e4 <SPI4W_Write_Byte>:
note:
	SPI4W_Write_Byte(value) : 
		HAL library hardware SPI for STM32F4xx
********************************************************************************/
uint8_t SPI4W_Write_Byte(uint8_t value)
{
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b082      	sub	sp, #8
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	4603      	mov	r3, r0
 80010ec:	71fb      	strb	r3, [r7, #7]
	// Use HAL_SPI_Transmit for STM32F4xx (SPI2)
	HAL_SPI_Transmit(&hspi2, &value, 1, 500);
 80010ee:	1df9      	adds	r1, r7, #7
 80010f0:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 80010f4:	2201      	movs	r2, #1
 80010f6:	4804      	ldr	r0, [pc, #16]	@ (8001108 <SPI4W_Write_Byte+0x24>)
 80010f8:	f002 fb41 	bl	800377e <HAL_SPI_Transmit>
	return 0;
 80010fc:	2300      	movs	r3, #0
}
 80010fe:	4618      	mov	r0, r3
 8001100:	3708      	adds	r7, #8
 8001102:	46bd      	mov	sp, r7
 8001104:	bd80      	pop	{r7, pc}
 8001106:	bf00      	nop
 8001108:	2000009c 	.word	0x2000009c

0800110c <Driver_Delay_ms>:
note:
	Driver_Delay_ms(xms) : Delay x ms
	Driver_Delay_us(xus) : Delay x us
********************************************************************************/
void Driver_Delay_ms(uint32_t xms)
{
 800110c:	b580      	push	{r7, lr}
 800110e:	b082      	sub	sp, #8
 8001110:	af00      	add	r7, sp, #0
 8001112:	6078      	str	r0, [r7, #4]
    HAL_Delay(xms);
 8001114:	6878      	ldr	r0, [r7, #4]
 8001116:	f001 fb69 	bl	80027ec <HAL_Delay>
}
 800111a:	bf00      	nop
 800111c:	3708      	adds	r7, #8
 800111e:	46bd      	mov	sp, r7
 8001120:	bd80      	pop	{r7, pc}
 8001122:	0000      	movs	r0, r0
 8001124:	0000      	movs	r0, r0
	...

08001128 <OLED_2in42_test>:
#include "test.h"
#include "../OLED/OLED_2in42.h"
#include "math.h"

int OLED_2in42_test(void)
{
 8001128:	b580      	push	{r7, lr}
 800112a:	b086      	sub	sp, #24
 800112c:	af04      	add	r7, sp, #16
	printf("2.42inch OLED test demo\n");
 800112e:	48c0      	ldr	r0, [pc, #768]	@ (8001430 <OLED_2in42_test+0x308>)
 8001130:	f003 fb3a 	bl	80047a8 <puts>
	if(System_Init() != 0) {
 8001134:	f7ff ffcc 	bl	80010d0 <System_Init>
 8001138:	4603      	mov	r3, r0
 800113a:	2b00      	cmp	r3, #0
 800113c:	d002      	beq.n	8001144 <OLED_2in42_test+0x1c>
		return -1;
 800113e:	f04f 33ff 	mov.w	r3, #4294967295
 8001142:	e169      	b.n	8001418 <OLED_2in42_test+0x2f0>
	if(USE_IIC) {
		printf("Only USE_SPI_4W or USE_IIC_SOFT, Please revise DEV_Config.h !!!\r\n");
		return -1;
	}
	
	printf("OLED Init...\r\n");
 8001144:	48bb      	ldr	r0, [pc, #748]	@ (8001434 <OLED_2in42_test+0x30c>)
 8001146:	f003 fb2f 	bl	80047a8 <puts>
	OLED_2in42_Init();
 800114a:	f001 fa96 	bl	800267a <OLED_2in42_Init>
	Driver_Delay_ms(500);	
 800114e:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001152:	f7ff ffdb 	bl	800110c <Driver_Delay_ms>
	// 0.Create a new image cache
	UBYTE *BlackImage;
	UWORD Imagesize = ((OLED_2IN42_WIDTH%8==0)? (OLED_2IN42_WIDTH/8): (OLED_2IN42_WIDTH/8+1)) * OLED_2IN42_HEIGHT;
 8001156:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800115a:	80fb      	strh	r3, [r7, #6]
	if((BlackImage = (UBYTE *)malloc(Imagesize)) == NULL) {
 800115c:	88fb      	ldrh	r3, [r7, #6]
 800115e:	4618      	mov	r0, r3
 8001160:	f003 f93a 	bl	80043d8 <malloc>
 8001164:	4603      	mov	r3, r0
 8001166:	603b      	str	r3, [r7, #0]
 8001168:	683b      	ldr	r3, [r7, #0]
 800116a:	2b00      	cmp	r3, #0
 800116c:	d105      	bne.n	800117a <OLED_2in42_test+0x52>
			printf("Failed to apply for black memory...\r\n");
 800116e:	48b2      	ldr	r0, [pc, #712]	@ (8001438 <OLED_2in42_test+0x310>)
 8001170:	f003 fb1a 	bl	80047a8 <puts>
			return -1;
 8001174:	f04f 33ff 	mov.w	r3, #4294967295
 8001178:	e14e      	b.n	8001418 <OLED_2in42_test+0x2f0>
	}
	printf("Paint_NewImage\r\n");
 800117a:	48b0      	ldr	r0, [pc, #704]	@ (800143c <OLED_2in42_test+0x314>)
 800117c:	f003 fb14 	bl	80047a8 <puts>
	Paint_NewImage(BlackImage, OLED_2IN42_WIDTH, OLED_2IN42_HEIGHT, 270, BLACK);	
 8001180:	2300      	movs	r3, #0
 8001182:	9300      	str	r3, [sp, #0]
 8001184:	f44f 7387 	mov.w	r3, #270	@ 0x10e
 8001188:	2280      	movs	r2, #128	@ 0x80
 800118a:	2140      	movs	r1, #64	@ 0x40
 800118c:	6838      	ldr	r0, [r7, #0]
 800118e:	f000 f979 	bl	8001484 <Paint_NewImage>

	printf("Drawing\r\n");
 8001192:	48ab      	ldr	r0, [pc, #684]	@ (8001440 <OLED_2in42_test+0x318>)
 8001194:	f003 fb08 	bl	80047a8 <puts>
	//1.Select Image
	Paint_SelectImage(BlackImage);
 8001198:	6838      	ldr	r0, [r7, #0]
 800119a:	f000 f9c9 	bl	8001530 <Paint_SelectImage>
	Driver_Delay_ms(500);
 800119e:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80011a2:	f7ff ffb3 	bl	800110c <Driver_Delay_ms>
	Paint_Clear(BLACK);
 80011a6:	2000      	movs	r0, #0
 80011a8:	f000 fb46 	bl	8001838 <Paint_Clear>
	
		// 2.Drawing on the image		
		printf("Drawing:page 1\r\n");
 80011ac:	48a5      	ldr	r0, [pc, #660]	@ (8001444 <OLED_2in42_test+0x31c>)
 80011ae:	f003 fafb 	bl	80047a8 <puts>
		Paint_DrawPoint(20, 10, WHITE, DOT_PIXEL_1X1, DOT_STYLE_DFT);
 80011b2:	2301      	movs	r3, #1
 80011b4:	9300      	str	r3, [sp, #0]
 80011b6:	2301      	movs	r3, #1
 80011b8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80011bc:	210a      	movs	r1, #10
 80011be:	2014      	movs	r0, #20
 80011c0:	f000 fbe4 	bl	800198c <Paint_DrawPoint>
		Paint_DrawPoint(30, 10, WHITE, DOT_PIXEL_2X2, DOT_STYLE_DFT);
 80011c4:	2301      	movs	r3, #1
 80011c6:	9300      	str	r3, [sp, #0]
 80011c8:	2302      	movs	r3, #2
 80011ca:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80011ce:	210a      	movs	r1, #10
 80011d0:	201e      	movs	r0, #30
 80011d2:	f000 fbdb 	bl	800198c <Paint_DrawPoint>
		Paint_DrawPoint(40, 10, WHITE, DOT_PIXEL_3X3, DOT_STYLE_DFT);
 80011d6:	2301      	movs	r3, #1
 80011d8:	9300      	str	r3, [sp, #0]
 80011da:	2303      	movs	r3, #3
 80011dc:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80011e0:	210a      	movs	r1, #10
 80011e2:	2028      	movs	r0, #40	@ 0x28
 80011e4:	f000 fbd2 	bl	800198c <Paint_DrawPoint>
		Paint_DrawLine(10, 10, 10, 20, WHITE, DOT_PIXEL_1X1, LINE_STYLE_SOLID);
 80011e8:	2300      	movs	r3, #0
 80011ea:	9302      	str	r3, [sp, #8]
 80011ec:	2301      	movs	r3, #1
 80011ee:	9301      	str	r3, [sp, #4]
 80011f0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80011f4:	9300      	str	r3, [sp, #0]
 80011f6:	2314      	movs	r3, #20
 80011f8:	220a      	movs	r2, #10
 80011fa:	210a      	movs	r1, #10
 80011fc:	200a      	movs	r0, #10
 80011fe:	f000 fc71 	bl	8001ae4 <Paint_DrawLine>
		Paint_DrawLine(20, 20, 20, 30, WHITE, DOT_PIXEL_1X1, LINE_STYLE_SOLID);
 8001202:	2300      	movs	r3, #0
 8001204:	9302      	str	r3, [sp, #8]
 8001206:	2301      	movs	r3, #1
 8001208:	9301      	str	r3, [sp, #4]
 800120a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800120e:	9300      	str	r3, [sp, #0]
 8001210:	231e      	movs	r3, #30
 8001212:	2214      	movs	r2, #20
 8001214:	2114      	movs	r1, #20
 8001216:	2014      	movs	r0, #20
 8001218:	f000 fc64 	bl	8001ae4 <Paint_DrawLine>
		Paint_DrawLine(30, 30, 30, 40, WHITE, DOT_PIXEL_1X1, LINE_STYLE_DOTTED);
 800121c:	2301      	movs	r3, #1
 800121e:	9302      	str	r3, [sp, #8]
 8001220:	2301      	movs	r3, #1
 8001222:	9301      	str	r3, [sp, #4]
 8001224:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001228:	9300      	str	r3, [sp, #0]
 800122a:	2328      	movs	r3, #40	@ 0x28
 800122c:	221e      	movs	r2, #30
 800122e:	211e      	movs	r1, #30
 8001230:	201e      	movs	r0, #30
 8001232:	f000 fc57 	bl	8001ae4 <Paint_DrawLine>
		Paint_DrawLine(40, 40, 40, 50, WHITE, DOT_PIXEL_1X1, LINE_STYLE_DOTTED);
 8001236:	2301      	movs	r3, #1
 8001238:	9302      	str	r3, [sp, #8]
 800123a:	2301      	movs	r3, #1
 800123c:	9301      	str	r3, [sp, #4]
 800123e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001242:	9300      	str	r3, [sp, #0]
 8001244:	2332      	movs	r3, #50	@ 0x32
 8001246:	2228      	movs	r2, #40	@ 0x28
 8001248:	2128      	movs	r1, #40	@ 0x28
 800124a:	2028      	movs	r0, #40	@ 0x28
 800124c:	f000 fc4a 	bl	8001ae4 <Paint_DrawLine>
		Paint_DrawCircle(60, 30, 15, WHITE, DOT_PIXEL_1X1, DRAW_FILL_EMPTY);
 8001250:	2300      	movs	r3, #0
 8001252:	9301      	str	r3, [sp, #4]
 8001254:	2301      	movs	r3, #1
 8001256:	9300      	str	r3, [sp, #0]
 8001258:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800125c:	220f      	movs	r2, #15
 800125e:	211e      	movs	r1, #30
 8001260:	203c      	movs	r0, #60	@ 0x3c
 8001262:	f000 fd7d 	bl	8001d60 <Paint_DrawCircle>
		Paint_DrawCircle(100, 40, 20, WHITE, DOT_PIXEL_1X1, DRAW_FILL_FULL);			
 8001266:	2301      	movs	r3, #1
 8001268:	9301      	str	r3, [sp, #4]
 800126a:	2301      	movs	r3, #1
 800126c:	9300      	str	r3, [sp, #0]
 800126e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001272:	2214      	movs	r2, #20
 8001274:	2128      	movs	r1, #40	@ 0x28
 8001276:	2064      	movs	r0, #100	@ 0x64
 8001278:	f000 fd72 	bl	8001d60 <Paint_DrawCircle>
		Paint_DrawRectangle(50, 30, 60, 40, WHITE, DOT_PIXEL_1X1, DRAW_FILL_EMPTY);
 800127c:	2300      	movs	r3, #0
 800127e:	9302      	str	r3, [sp, #8]
 8001280:	2301      	movs	r3, #1
 8001282:	9301      	str	r3, [sp, #4]
 8001284:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001288:	9300      	str	r3, [sp, #0]
 800128a:	2328      	movs	r3, #40	@ 0x28
 800128c:	223c      	movs	r2, #60	@ 0x3c
 800128e:	211e      	movs	r1, #30
 8001290:	2032      	movs	r0, #50	@ 0x32
 8001292:	f000 fce1 	bl	8001c58 <Paint_DrawRectangle>
		Paint_DrawRectangle(90, 30, 110, 50, BLACK, DOT_PIXEL_1X1, DRAW_FILL_FULL);		
 8001296:	2301      	movs	r3, #1
 8001298:	9302      	str	r3, [sp, #8]
 800129a:	2301      	movs	r3, #1
 800129c:	9301      	str	r3, [sp, #4]
 800129e:	2300      	movs	r3, #0
 80012a0:	9300      	str	r3, [sp, #0]
 80012a2:	2332      	movs	r3, #50	@ 0x32
 80012a4:	226e      	movs	r2, #110	@ 0x6e
 80012a6:	211e      	movs	r1, #30
 80012a8:	205a      	movs	r0, #90	@ 0x5a
 80012aa:	f000 fcd5 	bl	8001c58 <Paint_DrawRectangle>
		// 3.Show image on page1
		OLED_2in42_Display(BlackImage);
 80012ae:	6838      	ldr	r0, [r7, #0]
 80012b0:	f001 f9f1 	bl	8002696 <OLED_2in42_Display>
		Driver_Delay_ms(2000);			
 80012b4:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80012b8:	f7ff ff28 	bl	800110c <Driver_Delay_ms>
		Paint_Clear(BLACK);
 80012bc:	2000      	movs	r0, #0
 80012be:	f000 fabb 	bl	8001838 <Paint_Clear>
		
		// Drawing on the image
		printf("Drawing:page 2\r\n");
 80012c2:	4861      	ldr	r0, [pc, #388]	@ (8001448 <OLED_2in42_test+0x320>)
 80012c4:	f003 fa70 	bl	80047a8 <puts>
		// Verify fonts are accessible
		printf("Font12: ptr=%p, Width=%d, Height=%d\r\n", (void*)&Font12, Font12.Width, Font12.Height);
 80012c8:	4b60      	ldr	r3, [pc, #384]	@ (800144c <OLED_2in42_test+0x324>)
 80012ca:	889b      	ldrh	r3, [r3, #4]
 80012cc:	461a      	mov	r2, r3
 80012ce:	4b5f      	ldr	r3, [pc, #380]	@ (800144c <OLED_2in42_test+0x324>)
 80012d0:	88db      	ldrh	r3, [r3, #6]
 80012d2:	495e      	ldr	r1, [pc, #376]	@ (800144c <OLED_2in42_test+0x324>)
 80012d4:	485e      	ldr	r0, [pc, #376]	@ (8001450 <OLED_2in42_test+0x328>)
 80012d6:	f003 f9ff 	bl	80046d8 <iprintf>
		printf("Font8: ptr=%p, Width=%d, Height=%d\r\n", (void*)&Font8, Font8.Width, Font8.Height);
 80012da:	4b5e      	ldr	r3, [pc, #376]	@ (8001454 <OLED_2in42_test+0x32c>)
 80012dc:	889b      	ldrh	r3, [r3, #4]
 80012de:	461a      	mov	r2, r3
 80012e0:	4b5c      	ldr	r3, [pc, #368]	@ (8001454 <OLED_2in42_test+0x32c>)
 80012e2:	88db      	ldrh	r3, [r3, #6]
 80012e4:	495b      	ldr	r1, [pc, #364]	@ (8001454 <OLED_2in42_test+0x32c>)
 80012e6:	485c      	ldr	r0, [pc, #368]	@ (8001458 <OLED_2in42_test+0x330>)
 80012e8:	f003 f9f6 	bl	80046d8 <iprintf>
		printf("Font12: ptr=%p, Width=%d, Height=%d\r\n", (void*)&Font12, Font12.Width, Font12.Height);
 80012ec:	4b57      	ldr	r3, [pc, #348]	@ (800144c <OLED_2in42_test+0x324>)
 80012ee:	889b      	ldrh	r3, [r3, #4]
 80012f0:	461a      	mov	r2, r3
 80012f2:	4b56      	ldr	r3, [pc, #344]	@ (800144c <OLED_2in42_test+0x324>)
 80012f4:	88db      	ldrh	r3, [r3, #6]
 80012f6:	4955      	ldr	r1, [pc, #340]	@ (800144c <OLED_2in42_test+0x324>)
 80012f8:	4855      	ldr	r0, [pc, #340]	@ (8001450 <OLED_2in42_test+0x328>)
 80012fa:	f003 f9ed 	bl	80046d8 <iprintf>
		if(Font8.table == NULL || Font12.table == NULL) {
 80012fe:	4b55      	ldr	r3, [pc, #340]	@ (8001454 <OLED_2in42_test+0x32c>)
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	2b00      	cmp	r3, #0
 8001304:	d003      	beq.n	800130e <OLED_2in42_test+0x1e6>
 8001306:	4b51      	ldr	r3, [pc, #324]	@ (800144c <OLED_2in42_test+0x324>)
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	2b00      	cmp	r3, #0
 800130c:	d103      	bne.n	8001316 <OLED_2in42_test+0x1ee>
			printf("ERROR: Font table is NULL! Fonts not linked!\r\n");
 800130e:	4853      	ldr	r0, [pc, #332]	@ (800145c <OLED_2in42_test+0x334>)
 8001310:	f003 fa4a 	bl	80047a8 <puts>
 8001314:	e007      	b.n	8001326 <OLED_2in42_test+0x1fe>
		} else {
			printf("Fonts OK, table addresses: Font8=%p, Font12=%p\r\n",
					(void*)Font8.table, (void*)Font12.table);
 8001316:	4b4f      	ldr	r3, [pc, #316]	@ (8001454 <OLED_2in42_test+0x32c>)
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	4a4c      	ldr	r2, [pc, #304]	@ (800144c <OLED_2in42_test+0x324>)
 800131c:	6812      	ldr	r2, [r2, #0]
			printf("Fonts OK, table addresses: Font8=%p, Font12=%p\r\n",
 800131e:	4619      	mov	r1, r3
 8001320:	484f      	ldr	r0, [pc, #316]	@ (8001460 <OLED_2in42_test+0x338>)
 8001322:	f003 f9d9 	bl	80046d8 <iprintf>
		}
		// Use WHITE foreground on BLACK background for proper text visibility
		Paint_DrawString_EN(10, 0, "waveshare", &Font16, WHITE, BLACK);
 8001326:	2300      	movs	r3, #0
 8001328:	9301      	str	r3, [sp, #4]
 800132a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800132e:	9300      	str	r3, [sp, #0]
 8001330:	4b4c      	ldr	r3, [pc, #304]	@ (8001464 <OLED_2in42_test+0x33c>)
 8001332:	4a4d      	ldr	r2, [pc, #308]	@ (8001468 <OLED_2in42_test+0x340>)
 8001334:	2100      	movs	r1, #0
 8001336:	200a      	movs	r0, #10
 8001338:	f000 ff42 	bl	80021c0 <Paint_DrawString_EN>
		Paint_DrawString_EN(10, 17, "hello world", &Font8, WHITE, BLACK);
 800133c:	2300      	movs	r3, #0
 800133e:	9301      	str	r3, [sp, #4]
 8001340:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001344:	9300      	str	r3, [sp, #0]
 8001346:	4b43      	ldr	r3, [pc, #268]	@ (8001454 <OLED_2in42_test+0x32c>)
 8001348:	4a48      	ldr	r2, [pc, #288]	@ (800146c <OLED_2in42_test+0x344>)
 800134a:	2111      	movs	r1, #17
 800134c:	200a      	movs	r0, #10
 800134e:	f000 ff37 	bl	80021c0 <Paint_DrawString_EN>
		Paint_DrawNum(10, 30, 123.456789, &Font8, 4, WHITE, BLACK);
 8001352:	2300      	movs	r3, #0
 8001354:	9301      	str	r3, [sp, #4]
 8001356:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800135a:	9300      	str	r3, [sp, #0]
 800135c:	2304      	movs	r3, #4
 800135e:	4a3d      	ldr	r2, [pc, #244]	@ (8001454 <OLED_2in42_test+0x32c>)
 8001360:	ed9f 0b2f 	vldr	d0, [pc, #188]	@ 8001420 <OLED_2in42_test+0x2f8>
 8001364:	211e      	movs	r1, #30
 8001366:	200a      	movs	r0, #10
 8001368:	f000 ff7e 	bl	8002268 <Paint_DrawNum>
		Paint_DrawNum(10, 43, 987654, &Font12, 5, WHITE, BLACK);
 800136c:	2300      	movs	r3, #0
 800136e:	9301      	str	r3, [sp, #4]
 8001370:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001374:	9300      	str	r3, [sp, #0]
 8001376:	2305      	movs	r3, #5
 8001378:	4a34      	ldr	r2, [pc, #208]	@ (800144c <OLED_2in42_test+0x324>)
 800137a:	ed9f 0b2b 	vldr	d0, [pc, #172]	@ 8001428 <OLED_2in42_test+0x300>
 800137e:	212b      	movs	r1, #43	@ 0x2b
 8001380:	200a      	movs	r0, #10
 8001382:	f000 ff71 	bl	8002268 <Paint_DrawNum>
		// Show image on page2
		OLED_2in42_Display(BlackImage);
 8001386:	6838      	ldr	r0, [r7, #0]
 8001388:	f001 f985 	bl	8002696 <OLED_2in42_Display>
		Driver_Delay_ms(2000);	
 800138c:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001390:	f7ff febc 	bl	800110c <Driver_Delay_ms>
		Paint_Clear(BLACK);		
 8001394:	2000      	movs	r0, #0
 8001396:	f000 fa4f 	bl	8001838 <Paint_Clear>
		
		// Drawing on the image
		printf("Drawing:page 3\r\n");
 800139a:	4835      	ldr	r0, [pc, #212]	@ (8001470 <OLED_2in42_test+0x348>)
 800139c:	f003 fa04 	bl	80047a8 <puts>
		// Commented out Chinese characters as they may not display correctly without proper font data
		// Paint_DrawString_CN(10, 0,"Abc", &Font12CN, WHITE, WHITE);
		// Paint_DrawString_CN(0, 20, "", &Font24CN, WHITE, WHITE);
		// Show image on page3
		OLED_2in42_Display(BlackImage);
 80013a0:	6838      	ldr	r0, [r7, #0]
 80013a2:	f001 f978 	bl	8002696 <OLED_2in42_Display>
		Driver_Delay_ms(2000);		
 80013a6:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80013aa:	f7ff feaf 	bl	800110c <Driver_Delay_ms>
		Paint_Clear(BLACK);	
 80013ae:	2000      	movs	r0, #0
 80013b0:	f000 fa42 	bl	8001838 <Paint_Clear>

		// Drawing on the image - Display test pattern
		printf("Drawing:page 4\r\n");
 80013b4:	482f      	ldr	r0, [pc, #188]	@ (8001474 <OLED_2in42_test+0x34c>)
 80013b6:	f003 f9f7 	bl	80047a8 <puts>
		Paint_DrawString_EN(10, 0, "STM32F411RE", &Font12, WHITE, BLACK);
 80013ba:	2300      	movs	r3, #0
 80013bc:	9301      	str	r3, [sp, #4]
 80013be:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80013c2:	9300      	str	r3, [sp, #0]
 80013c4:	4b21      	ldr	r3, [pc, #132]	@ (800144c <OLED_2in42_test+0x324>)
 80013c6:	4a2c      	ldr	r2, [pc, #176]	@ (8001478 <OLED_2in42_test+0x350>)
 80013c8:	2100      	movs	r1, #0
 80013ca:	200a      	movs	r0, #10
 80013cc:	f000 fef8 	bl	80021c0 <Paint_DrawString_EN>
		Paint_DrawString_EN(10, 17, "OLED 2.42 Test", &Font8, WHITE, BLACK);
 80013d0:	2300      	movs	r3, #0
 80013d2:	9301      	str	r3, [sp, #4]
 80013d4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80013d8:	9300      	str	r3, [sp, #0]
 80013da:	4b1e      	ldr	r3, [pc, #120]	@ (8001454 <OLED_2in42_test+0x32c>)
 80013dc:	4a27      	ldr	r2, [pc, #156]	@ (800147c <OLED_2in42_test+0x354>)
 80013de:	2111      	movs	r1, #17
 80013e0:	200a      	movs	r0, #10
 80013e2:	f000 feed 	bl	80021c0 <Paint_DrawString_EN>
		Paint_DrawString_EN(10, 30, "Display OK!", &Font12, WHITE, BLACK);
 80013e6:	2300      	movs	r3, #0
 80013e8:	9301      	str	r3, [sp, #4]
 80013ea:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80013ee:	9300      	str	r3, [sp, #0]
 80013f0:	4b16      	ldr	r3, [pc, #88]	@ (800144c <OLED_2in42_test+0x324>)
 80013f2:	4a23      	ldr	r2, [pc, #140]	@ (8001480 <OLED_2in42_test+0x358>)
 80013f4:	211e      	movs	r1, #30
 80013f6:	200a      	movs	r0, #10
 80013f8:	f000 fee2 	bl	80021c0 <Paint_DrawString_EN>
		OLED_2in42_Display(BlackImage);
 80013fc:	6838      	ldr	r0, [r7, #0]
 80013fe:	f001 f94a 	bl	8002696 <OLED_2in42_Display>
		Driver_Delay_ms(2000);		
 8001402:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001406:	f7ff fe81 	bl	800110c <Driver_Delay_ms>
		Paint_Clear(BLACK);	
 800140a:	2000      	movs	r0, #0
 800140c:	f000 fa14 	bl	8001838 <Paint_Clear>
		
		free(BlackImage);
 8001410:	6838      	ldr	r0, [r7, #0]
 8001412:	f002 ffe9 	bl	80043e8 <free>
		return 0;
 8001416:	2300      	movs	r3, #0
}
 8001418:	4618      	mov	r0, r3
 800141a:	3708      	adds	r7, #8
 800141c:	46bd      	mov	sp, r7
 800141e:	bd80      	pop	{r7, pc}
 8001420:	07ee0b0b 	.word	0x07ee0b0b
 8001424:	405edd3c 	.word	0x405edd3c
 8001428:	00000000 	.word	0x00000000
 800142c:	412e240c 	.word	0x412e240c
 8001430:	08005338 	.word	0x08005338
 8001434:	08005350 	.word	0x08005350
 8001438:	08005360 	.word	0x08005360
 800143c:	08005388 	.word	0x08005388
 8001440:	08005398 	.word	0x08005398
 8001444:	080053a4 	.word	0x080053a4
 8001448:	080053b4 	.word	0x080053b4
 800144c:	20000004 	.word	0x20000004
 8001450:	080053c4 	.word	0x080053c4
 8001454:	20000014 	.word	0x20000014
 8001458:	080053ec 	.word	0x080053ec
 800145c:	08005414 	.word	0x08005414
 8001460:	08005444 	.word	0x08005444
 8001464:	2000000c 	.word	0x2000000c
 8001468:	08005478 	.word	0x08005478
 800146c:	08005484 	.word	0x08005484
 8001470:	08005490 	.word	0x08005490
 8001474:	080054a0 	.word	0x080054a0
 8001478:	080054b0 	.word	0x080054b0
 800147c:	080054bc 	.word	0x080054bc
 8001480:	080054cc 	.word	0x080054cc

08001484 <Paint_NewImage>:
    width   :   The width of the picture
    Height  :   The height of the picture
    Color   :   Whether the picture is inverted
******************************************************************************/
void Paint_NewImage(UBYTE *image, UWORD Width, UWORD Height, UWORD Rotate, UWORD Color)
{
 8001484:	b480      	push	{r7}
 8001486:	b085      	sub	sp, #20
 8001488:	af00      	add	r7, sp, #0
 800148a:	60f8      	str	r0, [r7, #12]
 800148c:	4608      	mov	r0, r1
 800148e:	4611      	mov	r1, r2
 8001490:	461a      	mov	r2, r3
 8001492:	4603      	mov	r3, r0
 8001494:	817b      	strh	r3, [r7, #10]
 8001496:	460b      	mov	r3, r1
 8001498:	813b      	strh	r3, [r7, #8]
 800149a:	4613      	mov	r3, r2
 800149c:	80fb      	strh	r3, [r7, #6]
    Paint.Image = NULL;
 800149e:	4b23      	ldr	r3, [pc, #140]	@ (800152c <Paint_NewImage+0xa8>)
 80014a0:	2200      	movs	r2, #0
 80014a2:	601a      	str	r2, [r3, #0]
    Paint.Image = image;
 80014a4:	4a21      	ldr	r2, [pc, #132]	@ (800152c <Paint_NewImage+0xa8>)
 80014a6:	68fb      	ldr	r3, [r7, #12]
 80014a8:	6013      	str	r3, [r2, #0]

    Paint.WidthMemory = Width;
 80014aa:	4a20      	ldr	r2, [pc, #128]	@ (800152c <Paint_NewImage+0xa8>)
 80014ac:	897b      	ldrh	r3, [r7, #10]
 80014ae:	8113      	strh	r3, [r2, #8]
    Paint.HeightMemory = Height;
 80014b0:	4a1e      	ldr	r2, [pc, #120]	@ (800152c <Paint_NewImage+0xa8>)
 80014b2:	893b      	ldrh	r3, [r7, #8]
 80014b4:	8153      	strh	r3, [r2, #10]
    Paint.Color = Color;    
 80014b6:	4a1d      	ldr	r2, [pc, #116]	@ (800152c <Paint_NewImage+0xa8>)
 80014b8:	8b3b      	ldrh	r3, [r7, #24]
 80014ba:	8193      	strh	r3, [r2, #12]
		Paint.Scale = 2;
 80014bc:	4b1b      	ldr	r3, [pc, #108]	@ (800152c <Paint_NewImage+0xa8>)
 80014be:	2202      	movs	r2, #2
 80014c0:	82da      	strh	r2, [r3, #22]
		
    Paint.WidthByte = (Width % 8 == 0)? (Width / 8 ): (Width / 8 + 1);
 80014c2:	897b      	ldrh	r3, [r7, #10]
 80014c4:	f003 0307 	and.w	r3, r3, #7
 80014c8:	b29b      	uxth	r3, r3
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d103      	bne.n	80014d6 <Paint_NewImage+0x52>
 80014ce:	897b      	ldrh	r3, [r7, #10]
 80014d0:	08db      	lsrs	r3, r3, #3
 80014d2:	b29b      	uxth	r3, r3
 80014d4:	e004      	b.n	80014e0 <Paint_NewImage+0x5c>
 80014d6:	897b      	ldrh	r3, [r7, #10]
 80014d8:	08db      	lsrs	r3, r3, #3
 80014da:	b29b      	uxth	r3, r3
 80014dc:	3301      	adds	r3, #1
 80014de:	b29b      	uxth	r3, r3
 80014e0:	4a12      	ldr	r2, [pc, #72]	@ (800152c <Paint_NewImage+0xa8>)
 80014e2:	8253      	strh	r3, [r2, #18]
    Paint.HeightByte = Height;    
 80014e4:	4a11      	ldr	r2, [pc, #68]	@ (800152c <Paint_NewImage+0xa8>)
 80014e6:	893b      	ldrh	r3, [r7, #8]
 80014e8:	8293      	strh	r3, [r2, #20]
//    printf("WidthByte = %d, HeightByte = %d\r\n", Paint.WidthByte, Paint.HeightByte);
//    printf(" EPD_WIDTH / 8 = %d\r\n",  122 / 8);
   
    Paint.Rotate = Rotate;
 80014ea:	4a10      	ldr	r2, [pc, #64]	@ (800152c <Paint_NewImage+0xa8>)
 80014ec:	88fb      	ldrh	r3, [r7, #6]
 80014ee:	81d3      	strh	r3, [r2, #14]
    Paint.Mirror = MIRROR_NONE;
 80014f0:	4b0e      	ldr	r3, [pc, #56]	@ (800152c <Paint_NewImage+0xa8>)
 80014f2:	2200      	movs	r2, #0
 80014f4:	821a      	strh	r2, [r3, #16]
    
    if(Rotate == ROTATE_0 || Rotate == ROTATE_180) {
 80014f6:	88fb      	ldrh	r3, [r7, #6]
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	d002      	beq.n	8001502 <Paint_NewImage+0x7e>
 80014fc:	88fb      	ldrh	r3, [r7, #6]
 80014fe:	2bb4      	cmp	r3, #180	@ 0xb4
 8001500:	d106      	bne.n	8001510 <Paint_NewImage+0x8c>
        Paint.Width = Width;
 8001502:	4a0a      	ldr	r2, [pc, #40]	@ (800152c <Paint_NewImage+0xa8>)
 8001504:	897b      	ldrh	r3, [r7, #10]
 8001506:	8093      	strh	r3, [r2, #4]
        Paint.Height = Height;
 8001508:	4a08      	ldr	r2, [pc, #32]	@ (800152c <Paint_NewImage+0xa8>)
 800150a:	893b      	ldrh	r3, [r7, #8]
 800150c:	80d3      	strh	r3, [r2, #6]
 800150e:	e006      	b.n	800151e <Paint_NewImage+0x9a>
    } else {
        Paint.Width = Height;
 8001510:	4a06      	ldr	r2, [pc, #24]	@ (800152c <Paint_NewImage+0xa8>)
 8001512:	893b      	ldrh	r3, [r7, #8]
 8001514:	8093      	strh	r3, [r2, #4]
        Paint.Height = Width;
 8001516:	4a05      	ldr	r2, [pc, #20]	@ (800152c <Paint_NewImage+0xa8>)
 8001518:	897b      	ldrh	r3, [r7, #10]
 800151a:	80d3      	strh	r3, [r2, #6]
    }
}
 800151c:	bf00      	nop
 800151e:	bf00      	nop
 8001520:	3714      	adds	r7, #20
 8001522:	46bd      	mov	sp, r7
 8001524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001528:	4770      	bx	lr
 800152a:	bf00      	nop
 800152c:	20000140 	.word	0x20000140

08001530 <Paint_SelectImage>:
function: Select Image
parameter:
    image : Pointer to the image cache
******************************************************************************/
void Paint_SelectImage(UBYTE *image)
{
 8001530:	b480      	push	{r7}
 8001532:	b083      	sub	sp, #12
 8001534:	af00      	add	r7, sp, #0
 8001536:	6078      	str	r0, [r7, #4]
    Paint.Image = image;
 8001538:	4a04      	ldr	r2, [pc, #16]	@ (800154c <Paint_SelectImage+0x1c>)
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	6013      	str	r3, [r2, #0]
}
 800153e:	bf00      	nop
 8001540:	370c      	adds	r7, #12
 8001542:	46bd      	mov	sp, r7
 8001544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001548:	4770      	bx	lr
 800154a:	bf00      	nop
 800154c:	20000140 	.word	0x20000140

08001550 <Paint_SetPixel>:
    Xpoint : At point X
    Ypoint : At point Y
    Color  : Painted colors
******************************************************************************/
void Paint_SetPixel(UWORD Xpoint, UWORD Ypoint, UWORD Color)
{
 8001550:	b580      	push	{r7, lr}
 8001552:	b08a      	sub	sp, #40	@ 0x28
 8001554:	af00      	add	r7, sp, #0
 8001556:	4603      	mov	r3, r0
 8001558:	80fb      	strh	r3, [r7, #6]
 800155a:	460b      	mov	r3, r1
 800155c:	80bb      	strh	r3, [r7, #4]
 800155e:	4613      	mov	r3, r2
 8001560:	807b      	strh	r3, [r7, #2]
    if(Xpoint > Paint.Width || Ypoint > Paint.Height){
 8001562:	4b9f      	ldr	r3, [pc, #636]	@ (80017e0 <Paint_SetPixel+0x290>)
 8001564:	889b      	ldrh	r3, [r3, #4]
 8001566:	88fa      	ldrh	r2, [r7, #6]
 8001568:	429a      	cmp	r2, r3
 800156a:	d804      	bhi.n	8001576 <Paint_SetPixel+0x26>
 800156c:	4b9c      	ldr	r3, [pc, #624]	@ (80017e0 <Paint_SetPixel+0x290>)
 800156e:	88db      	ldrh	r3, [r3, #6]
 8001570:	88ba      	ldrh	r2, [r7, #4]
 8001572:	429a      	cmp	r2, r3
 8001574:	d903      	bls.n	800157e <Paint_SetPixel+0x2e>
        Debug("Exceeding display boundaries\r\n");
 8001576:	489b      	ldr	r0, [pc, #620]	@ (80017e4 <Paint_SetPixel+0x294>)
 8001578:	f003 f916 	bl	80047a8 <puts>
        return;
 800157c:	e156      	b.n	800182c <Paint_SetPixel+0x2dc>
    }      
    UWORD X, Y;

    switch(Paint.Rotate) {
 800157e:	4b98      	ldr	r3, [pc, #608]	@ (80017e0 <Paint_SetPixel+0x290>)
 8001580:	89db      	ldrh	r3, [r3, #14]
 8001582:	f5b3 7f87 	cmp.w	r3, #270	@ 0x10e
 8001586:	d02b      	beq.n	80015e0 <Paint_SetPixel+0x90>
 8001588:	f5b3 7f87 	cmp.w	r3, #270	@ 0x10e
 800158c:	f300 814b 	bgt.w	8001826 <Paint_SetPixel+0x2d6>
 8001590:	2bb4      	cmp	r3, #180	@ 0xb4
 8001592:	d016      	beq.n	80015c2 <Paint_SetPixel+0x72>
 8001594:	2bb4      	cmp	r3, #180	@ 0xb4
 8001596:	f300 8146 	bgt.w	8001826 <Paint_SetPixel+0x2d6>
 800159a:	2b00      	cmp	r3, #0
 800159c:	d002      	beq.n	80015a4 <Paint_SetPixel+0x54>
 800159e:	2b5a      	cmp	r3, #90	@ 0x5a
 80015a0:	d005      	beq.n	80015ae <Paint_SetPixel+0x5e>
    case 270:
        X = Ypoint;
        Y = Paint.HeightMemory - Xpoint - 1;
        break;
    default:
        return;
 80015a2:	e140      	b.n	8001826 <Paint_SetPixel+0x2d6>
        X = Xpoint;
 80015a4:	88fb      	ldrh	r3, [r7, #6]
 80015a6:	84fb      	strh	r3, [r7, #38]	@ 0x26
        Y = Ypoint;  
 80015a8:	88bb      	ldrh	r3, [r7, #4]
 80015aa:	84bb      	strh	r3, [r7, #36]	@ 0x24
        break;
 80015ac:	e022      	b.n	80015f4 <Paint_SetPixel+0xa4>
        X = Paint.WidthMemory - Ypoint - 1;
 80015ae:	4b8c      	ldr	r3, [pc, #560]	@ (80017e0 <Paint_SetPixel+0x290>)
 80015b0:	891a      	ldrh	r2, [r3, #8]
 80015b2:	88bb      	ldrh	r3, [r7, #4]
 80015b4:	1ad3      	subs	r3, r2, r3
 80015b6:	b29b      	uxth	r3, r3
 80015b8:	3b01      	subs	r3, #1
 80015ba:	84fb      	strh	r3, [r7, #38]	@ 0x26
        Y = Xpoint;
 80015bc:	88fb      	ldrh	r3, [r7, #6]
 80015be:	84bb      	strh	r3, [r7, #36]	@ 0x24
        break;
 80015c0:	e018      	b.n	80015f4 <Paint_SetPixel+0xa4>
        X = Paint.WidthMemory - Xpoint - 1;
 80015c2:	4b87      	ldr	r3, [pc, #540]	@ (80017e0 <Paint_SetPixel+0x290>)
 80015c4:	891a      	ldrh	r2, [r3, #8]
 80015c6:	88fb      	ldrh	r3, [r7, #6]
 80015c8:	1ad3      	subs	r3, r2, r3
 80015ca:	b29b      	uxth	r3, r3
 80015cc:	3b01      	subs	r3, #1
 80015ce:	84fb      	strh	r3, [r7, #38]	@ 0x26
        Y = Paint.HeightMemory - Ypoint - 1;
 80015d0:	4b83      	ldr	r3, [pc, #524]	@ (80017e0 <Paint_SetPixel+0x290>)
 80015d2:	895a      	ldrh	r2, [r3, #10]
 80015d4:	88bb      	ldrh	r3, [r7, #4]
 80015d6:	1ad3      	subs	r3, r2, r3
 80015d8:	b29b      	uxth	r3, r3
 80015da:	3b01      	subs	r3, #1
 80015dc:	84bb      	strh	r3, [r7, #36]	@ 0x24
        break;
 80015de:	e009      	b.n	80015f4 <Paint_SetPixel+0xa4>
        X = Ypoint;
 80015e0:	88bb      	ldrh	r3, [r7, #4]
 80015e2:	84fb      	strh	r3, [r7, #38]	@ 0x26
        Y = Paint.HeightMemory - Xpoint - 1;
 80015e4:	4b7e      	ldr	r3, [pc, #504]	@ (80017e0 <Paint_SetPixel+0x290>)
 80015e6:	895a      	ldrh	r2, [r3, #10]
 80015e8:	88fb      	ldrh	r3, [r7, #6]
 80015ea:	1ad3      	subs	r3, r2, r3
 80015ec:	b29b      	uxth	r3, r3
 80015ee:	3b01      	subs	r3, #1
 80015f0:	84bb      	strh	r3, [r7, #36]	@ 0x24
        break;
 80015f2:	bf00      	nop
    }
    
    switch(Paint.Mirror) {
 80015f4:	4b7a      	ldr	r3, [pc, #488]	@ (80017e0 <Paint_SetPixel+0x290>)
 80015f6:	8a1b      	ldrh	r3, [r3, #16]
 80015f8:	2b03      	cmp	r3, #3
 80015fa:	f200 8116 	bhi.w	800182a <Paint_SetPixel+0x2da>
 80015fe:	a201      	add	r2, pc, #4	@ (adr r2, 8001604 <Paint_SetPixel+0xb4>)
 8001600:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001604:	08001653 	.word	0x08001653
 8001608:	08001615 	.word	0x08001615
 800160c:	08001625 	.word	0x08001625
 8001610:	08001635 	.word	0x08001635
    case MIRROR_NONE:
        break;
    case MIRROR_HORIZONTAL:
        X = Paint.WidthMemory - X - 1;
 8001614:	4b72      	ldr	r3, [pc, #456]	@ (80017e0 <Paint_SetPixel+0x290>)
 8001616:	891a      	ldrh	r2, [r3, #8]
 8001618:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800161a:	1ad3      	subs	r3, r2, r3
 800161c:	b29b      	uxth	r3, r3
 800161e:	3b01      	subs	r3, #1
 8001620:	84fb      	strh	r3, [r7, #38]	@ 0x26
        break;
 8001622:	e017      	b.n	8001654 <Paint_SetPixel+0x104>
    case MIRROR_VERTICAL:
        Y = Paint.HeightMemory - Y - 1;
 8001624:	4b6e      	ldr	r3, [pc, #440]	@ (80017e0 <Paint_SetPixel+0x290>)
 8001626:	895a      	ldrh	r2, [r3, #10]
 8001628:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800162a:	1ad3      	subs	r3, r2, r3
 800162c:	b29b      	uxth	r3, r3
 800162e:	3b01      	subs	r3, #1
 8001630:	84bb      	strh	r3, [r7, #36]	@ 0x24
        break;
 8001632:	e00f      	b.n	8001654 <Paint_SetPixel+0x104>
    case MIRROR_ORIGIN:
        X = Paint.WidthMemory - X - 1;
 8001634:	4b6a      	ldr	r3, [pc, #424]	@ (80017e0 <Paint_SetPixel+0x290>)
 8001636:	891a      	ldrh	r2, [r3, #8]
 8001638:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800163a:	1ad3      	subs	r3, r2, r3
 800163c:	b29b      	uxth	r3, r3
 800163e:	3b01      	subs	r3, #1
 8001640:	84fb      	strh	r3, [r7, #38]	@ 0x26
        Y = Paint.HeightMemory - Y - 1;
 8001642:	4b67      	ldr	r3, [pc, #412]	@ (80017e0 <Paint_SetPixel+0x290>)
 8001644:	895a      	ldrh	r2, [r3, #10]
 8001646:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001648:	1ad3      	subs	r3, r2, r3
 800164a:	b29b      	uxth	r3, r3
 800164c:	3b01      	subs	r3, #1
 800164e:	84bb      	strh	r3, [r7, #36]	@ 0x24
        break;
 8001650:	e000      	b.n	8001654 <Paint_SetPixel+0x104>
        break;
 8001652:	bf00      	nop
    default:
        return;
    }

    if(X > Paint.WidthMemory || Y > Paint.HeightMemory){
 8001654:	4b62      	ldr	r3, [pc, #392]	@ (80017e0 <Paint_SetPixel+0x290>)
 8001656:	891b      	ldrh	r3, [r3, #8]
 8001658:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800165a:	429a      	cmp	r2, r3
 800165c:	d804      	bhi.n	8001668 <Paint_SetPixel+0x118>
 800165e:	4b60      	ldr	r3, [pc, #384]	@ (80017e0 <Paint_SetPixel+0x290>)
 8001660:	895b      	ldrh	r3, [r3, #10]
 8001662:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8001664:	429a      	cmp	r2, r3
 8001666:	d903      	bls.n	8001670 <Paint_SetPixel+0x120>
        Debug("Exceeding display boundaries\r\n");
 8001668:	485e      	ldr	r0, [pc, #376]	@ (80017e4 <Paint_SetPixel+0x294>)
 800166a:	f003 f89d 	bl	80047a8 <puts>
        return;
 800166e:	e0dd      	b.n	800182c <Paint_SetPixel+0x2dc>
    }
    
    if(Paint.Scale == 2){
 8001670:	4b5b      	ldr	r3, [pc, #364]	@ (80017e0 <Paint_SetPixel+0x290>)
 8001672:	8adb      	ldrh	r3, [r3, #22]
 8001674:	2b02      	cmp	r3, #2
 8001676:	d13a      	bne.n	80016ee <Paint_SetPixel+0x19e>
        UDOUBLE Addr = X / 8 + Y * Paint.WidthByte;
 8001678:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800167a:	08db      	lsrs	r3, r3, #3
 800167c:	b29b      	uxth	r3, r3
 800167e:	4619      	mov	r1, r3
 8001680:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001682:	4a57      	ldr	r2, [pc, #348]	@ (80017e0 <Paint_SetPixel+0x290>)
 8001684:	8a52      	ldrh	r2, [r2, #18]
 8001686:	fb02 f303 	mul.w	r3, r2, r3
 800168a:	440b      	add	r3, r1
 800168c:	60fb      	str	r3, [r7, #12]
        UBYTE Rdata = Paint.Image[Addr];
 800168e:	4b54      	ldr	r3, [pc, #336]	@ (80017e0 <Paint_SetPixel+0x290>)
 8001690:	681a      	ldr	r2, [r3, #0]
 8001692:	68fb      	ldr	r3, [r7, #12]
 8001694:	4413      	add	r3, r2
 8001696:	781b      	ldrb	r3, [r3, #0]
 8001698:	72fb      	strb	r3, [r7, #11]
        if((Color & 0Xff) == BLACK)
 800169a:	887b      	ldrh	r3, [r7, #2]
 800169c:	b2db      	uxtb	r3, r3
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d113      	bne.n	80016ca <Paint_SetPixel+0x17a>
            Paint.Image[Addr] = Rdata & ~(0x80 >> (X % 8));
 80016a2:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80016a4:	f003 0307 	and.w	r3, r3, #7
 80016a8:	2280      	movs	r2, #128	@ 0x80
 80016aa:	fa42 f303 	asr.w	r3, r2, r3
 80016ae:	b25b      	sxtb	r3, r3
 80016b0:	43db      	mvns	r3, r3
 80016b2:	b25a      	sxtb	r2, r3
 80016b4:	f997 300b 	ldrsb.w	r3, [r7, #11]
 80016b8:	4013      	ands	r3, r2
 80016ba:	b259      	sxtb	r1, r3
 80016bc:	4b48      	ldr	r3, [pc, #288]	@ (80017e0 <Paint_SetPixel+0x290>)
 80016be:	681a      	ldr	r2, [r3, #0]
 80016c0:	68fb      	ldr	r3, [r7, #12]
 80016c2:	4413      	add	r3, r2
 80016c4:	b2ca      	uxtb	r2, r1
 80016c6:	701a      	strb	r2, [r3, #0]
 80016c8:	e0b0      	b.n	800182c <Paint_SetPixel+0x2dc>
        else
            Paint.Image[Addr] = Rdata | (0x80 >> (X % 8));
 80016ca:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80016cc:	f003 0307 	and.w	r3, r3, #7
 80016d0:	2280      	movs	r2, #128	@ 0x80
 80016d2:	fa42 f303 	asr.w	r3, r2, r3
 80016d6:	b25a      	sxtb	r2, r3
 80016d8:	f997 300b 	ldrsb.w	r3, [r7, #11]
 80016dc:	4313      	orrs	r3, r2
 80016de:	b259      	sxtb	r1, r3
 80016e0:	4b3f      	ldr	r3, [pc, #252]	@ (80017e0 <Paint_SetPixel+0x290>)
 80016e2:	681a      	ldr	r2, [r3, #0]
 80016e4:	68fb      	ldr	r3, [r7, #12]
 80016e6:	4413      	add	r3, r2
 80016e8:	b2ca      	uxtb	r2, r1
 80016ea:	701a      	strb	r2, [r3, #0]
 80016ec:	e09e      	b.n	800182c <Paint_SetPixel+0x2dc>
    }else if(Paint.Scale == 4){
 80016ee:	4b3c      	ldr	r3, [pc, #240]	@ (80017e0 <Paint_SetPixel+0x290>)
 80016f0:	8adb      	ldrh	r3, [r3, #22]
 80016f2:	2b04      	cmp	r3, #4
 80016f4:	d137      	bne.n	8001766 <Paint_SetPixel+0x216>
        UDOUBLE Addr = X / 4 + Y * Paint.WidthByte;
 80016f6:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80016f8:	089b      	lsrs	r3, r3, #2
 80016fa:	b29b      	uxth	r3, r3
 80016fc:	4619      	mov	r1, r3
 80016fe:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001700:	4a37      	ldr	r2, [pc, #220]	@ (80017e0 <Paint_SetPixel+0x290>)
 8001702:	8a52      	ldrh	r2, [r2, #18]
 8001704:	fb02 f303 	mul.w	r3, r2, r3
 8001708:	440b      	add	r3, r1
 800170a:	617b      	str	r3, [r7, #20]
        Color = Color % 4;//Guaranteed color scale is 4  --- 0~3
 800170c:	887b      	ldrh	r3, [r7, #2]
 800170e:	f003 0303 	and.w	r3, r3, #3
 8001712:	807b      	strh	r3, [r7, #2]
        UBYTE Rdata = Paint.Image[Addr];
 8001714:	4b32      	ldr	r3, [pc, #200]	@ (80017e0 <Paint_SetPixel+0x290>)
 8001716:	681a      	ldr	r2, [r3, #0]
 8001718:	697b      	ldr	r3, [r7, #20]
 800171a:	4413      	add	r3, r2
 800171c:	781b      	ldrb	r3, [r3, #0]
 800171e:	74fb      	strb	r3, [r7, #19]
        
        Rdata = Rdata & (~(0xC0 >> ((X % 4)*2)));
 8001720:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001722:	f003 0303 	and.w	r3, r3, #3
 8001726:	005b      	lsls	r3, r3, #1
 8001728:	22c0      	movs	r2, #192	@ 0xc0
 800172a:	fa42 f303 	asr.w	r3, r2, r3
 800172e:	b25b      	sxtb	r3, r3
 8001730:	43db      	mvns	r3, r3
 8001732:	b25a      	sxtb	r2, r3
 8001734:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8001738:	4013      	ands	r3, r2
 800173a:	b25b      	sxtb	r3, r3
 800173c:	74fb      	strb	r3, [r7, #19]
        Paint.Image[Addr] = Rdata | ((Color << 6) >> ((X % 4)*2));
 800173e:	887b      	ldrh	r3, [r7, #2]
 8001740:	019a      	lsls	r2, r3, #6
 8001742:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001744:	f003 0303 	and.w	r3, r3, #3
 8001748:	005b      	lsls	r3, r3, #1
 800174a:	fa42 f303 	asr.w	r3, r2, r3
 800174e:	b25a      	sxtb	r2, r3
 8001750:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8001754:	4313      	orrs	r3, r2
 8001756:	b259      	sxtb	r1, r3
 8001758:	4b21      	ldr	r3, [pc, #132]	@ (80017e0 <Paint_SetPixel+0x290>)
 800175a:	681a      	ldr	r2, [r3, #0]
 800175c:	697b      	ldr	r3, [r7, #20]
 800175e:	4413      	add	r3, r2
 8001760:	b2ca      	uxtb	r2, r1
 8001762:	701a      	strb	r2, [r3, #0]
 8001764:	e062      	b.n	800182c <Paint_SetPixel+0x2dc>
    }else if(Paint.Scale == 16) {
 8001766:	4b1e      	ldr	r3, [pc, #120]	@ (80017e0 <Paint_SetPixel+0x290>)
 8001768:	8adb      	ldrh	r3, [r3, #22]
 800176a:	2b10      	cmp	r3, #16
 800176c:	d13c      	bne.n	80017e8 <Paint_SetPixel+0x298>
        UDOUBLE Addr = X / 2 + Y * Paint.WidthByte;
 800176e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001770:	085b      	lsrs	r3, r3, #1
 8001772:	b29b      	uxth	r3, r3
 8001774:	4619      	mov	r1, r3
 8001776:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001778:	4a19      	ldr	r2, [pc, #100]	@ (80017e0 <Paint_SetPixel+0x290>)
 800177a:	8a52      	ldrh	r2, [r2, #18]
 800177c:	fb02 f303 	mul.w	r3, r2, r3
 8001780:	440b      	add	r3, r1
 8001782:	61fb      	str	r3, [r7, #28]
        UBYTE Rdata = Paint.Image[Addr];
 8001784:	4b16      	ldr	r3, [pc, #88]	@ (80017e0 <Paint_SetPixel+0x290>)
 8001786:	681a      	ldr	r2, [r3, #0]
 8001788:	69fb      	ldr	r3, [r7, #28]
 800178a:	4413      	add	r3, r2
 800178c:	781b      	ldrb	r3, [r3, #0]
 800178e:	76fb      	strb	r3, [r7, #27]
        Color = Color % 16;
 8001790:	887b      	ldrh	r3, [r7, #2]
 8001792:	f003 030f 	and.w	r3, r3, #15
 8001796:	807b      	strh	r3, [r7, #2]
        Rdata = Rdata & (~(0xf0 >> ((X % 2)*4)));
 8001798:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800179a:	f003 0301 	and.w	r3, r3, #1
 800179e:	009b      	lsls	r3, r3, #2
 80017a0:	22f0      	movs	r2, #240	@ 0xf0
 80017a2:	fa42 f303 	asr.w	r3, r2, r3
 80017a6:	b25b      	sxtb	r3, r3
 80017a8:	43db      	mvns	r3, r3
 80017aa:	b25a      	sxtb	r2, r3
 80017ac:	f997 301b 	ldrsb.w	r3, [r7, #27]
 80017b0:	4013      	ands	r3, r2
 80017b2:	b25b      	sxtb	r3, r3
 80017b4:	76fb      	strb	r3, [r7, #27]
        Paint.Image[Addr] = Rdata | ((Color << 4) >> ((X % 2)*4));
 80017b6:	887b      	ldrh	r3, [r7, #2]
 80017b8:	011a      	lsls	r2, r3, #4
 80017ba:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80017bc:	f003 0301 	and.w	r3, r3, #1
 80017c0:	009b      	lsls	r3, r3, #2
 80017c2:	fa42 f303 	asr.w	r3, r2, r3
 80017c6:	b25a      	sxtb	r2, r3
 80017c8:	f997 301b 	ldrsb.w	r3, [r7, #27]
 80017cc:	4313      	orrs	r3, r2
 80017ce:	b259      	sxtb	r1, r3
 80017d0:	4b03      	ldr	r3, [pc, #12]	@ (80017e0 <Paint_SetPixel+0x290>)
 80017d2:	681a      	ldr	r2, [r3, #0]
 80017d4:	69fb      	ldr	r3, [r7, #28]
 80017d6:	4413      	add	r3, r2
 80017d8:	b2ca      	uxtb	r2, r1
 80017da:	701a      	strb	r2, [r3, #0]
 80017dc:	e026      	b.n	800182c <Paint_SetPixel+0x2dc>
 80017de:	bf00      	nop
 80017e0:	20000140 	.word	0x20000140
 80017e4:	08005604 	.word	0x08005604
    }else if(Paint.Scale == 65) {
 80017e8:	4b12      	ldr	r3, [pc, #72]	@ (8001834 <Paint_SetPixel+0x2e4>)
 80017ea:	8adb      	ldrh	r3, [r3, #22]
 80017ec:	2b41      	cmp	r3, #65	@ 0x41
 80017ee:	d11d      	bne.n	800182c <Paint_SetPixel+0x2dc>
        UDOUBLE Addr = X*2 + Y*Paint.WidthByte;
 80017f0:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80017f2:	005a      	lsls	r2, r3, #1
 80017f4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80017f6:	490f      	ldr	r1, [pc, #60]	@ (8001834 <Paint_SetPixel+0x2e4>)
 80017f8:	8a49      	ldrh	r1, [r1, #18]
 80017fa:	fb01 f303 	mul.w	r3, r1, r3
 80017fe:	4413      	add	r3, r2
 8001800:	623b      	str	r3, [r7, #32]
        Paint.Image[Addr] = 0xff & (Color>>8);
 8001802:	887b      	ldrh	r3, [r7, #2]
 8001804:	0a1b      	lsrs	r3, r3, #8
 8001806:	b299      	uxth	r1, r3
 8001808:	4b0a      	ldr	r3, [pc, #40]	@ (8001834 <Paint_SetPixel+0x2e4>)
 800180a:	681a      	ldr	r2, [r3, #0]
 800180c:	6a3b      	ldr	r3, [r7, #32]
 800180e:	4413      	add	r3, r2
 8001810:	b2ca      	uxtb	r2, r1
 8001812:	701a      	strb	r2, [r3, #0]
        Paint.Image[Addr+1] = 0xff & Color;
 8001814:	4b07      	ldr	r3, [pc, #28]	@ (8001834 <Paint_SetPixel+0x2e4>)
 8001816:	681a      	ldr	r2, [r3, #0]
 8001818:	6a3b      	ldr	r3, [r7, #32]
 800181a:	3301      	adds	r3, #1
 800181c:	4413      	add	r3, r2
 800181e:	887a      	ldrh	r2, [r7, #2]
 8001820:	b2d2      	uxtb	r2, r2
 8001822:	701a      	strb	r2, [r3, #0]
 8001824:	e002      	b.n	800182c <Paint_SetPixel+0x2dc>
        return;
 8001826:	bf00      	nop
 8001828:	e000      	b.n	800182c <Paint_SetPixel+0x2dc>
        return;
 800182a:	bf00      	nop
    }
}
 800182c:	3728      	adds	r7, #40	@ 0x28
 800182e:	46bd      	mov	sp, r7
 8001830:	bd80      	pop	{r7, pc}
 8001832:	bf00      	nop
 8001834:	20000140 	.word	0x20000140

08001838 <Paint_Clear>:
function: Clear the color of the picture
parameter:
    Color : Painted colors
******************************************************************************/
void Paint_Clear(UWORD Color)
{
 8001838:	b480      	push	{r7}
 800183a:	b089      	sub	sp, #36	@ 0x24
 800183c:	af00      	add	r7, sp, #0
 800183e:	4603      	mov	r3, r0
 8001840:	80fb      	strh	r3, [r7, #6]
    if(Paint.Scale == 2 || Paint.Scale == 4) {
 8001842:	4b51      	ldr	r3, [pc, #324]	@ (8001988 <Paint_Clear+0x150>)
 8001844:	8adb      	ldrh	r3, [r3, #22]
 8001846:	2b02      	cmp	r3, #2
 8001848:	d003      	beq.n	8001852 <Paint_Clear+0x1a>
 800184a:	4b4f      	ldr	r3, [pc, #316]	@ (8001988 <Paint_Clear+0x150>)
 800184c:	8adb      	ldrh	r3, [r3, #22]
 800184e:	2b04      	cmp	r3, #4
 8001850:	d125      	bne.n	800189e <Paint_Clear+0x66>
        for (UWORD Y = 0; Y < Paint.HeightByte; Y++) {
 8001852:	2300      	movs	r3, #0
 8001854:	83fb      	strh	r3, [r7, #30]
 8001856:	e01c      	b.n	8001892 <Paint_Clear+0x5a>
            for (UWORD X = 0; X < Paint.WidthByte; X++ ) {//8 pixel =  1 byte
 8001858:	2300      	movs	r3, #0
 800185a:	83bb      	strh	r3, [r7, #28]
 800185c:	e011      	b.n	8001882 <Paint_Clear+0x4a>
                UDOUBLE Addr = X + Y*Paint.WidthByte;
 800185e:	8bba      	ldrh	r2, [r7, #28]
 8001860:	8bfb      	ldrh	r3, [r7, #30]
 8001862:	4949      	ldr	r1, [pc, #292]	@ (8001988 <Paint_Clear+0x150>)
 8001864:	8a49      	ldrh	r1, [r1, #18]
 8001866:	fb01 f303 	mul.w	r3, r1, r3
 800186a:	4413      	add	r3, r2
 800186c:	60bb      	str	r3, [r7, #8]
                Paint.Image[Addr] = Color;
 800186e:	4b46      	ldr	r3, [pc, #280]	@ (8001988 <Paint_Clear+0x150>)
 8001870:	681a      	ldr	r2, [r3, #0]
 8001872:	68bb      	ldr	r3, [r7, #8]
 8001874:	4413      	add	r3, r2
 8001876:	88fa      	ldrh	r2, [r7, #6]
 8001878:	b2d2      	uxtb	r2, r2
 800187a:	701a      	strb	r2, [r3, #0]
            for (UWORD X = 0; X < Paint.WidthByte; X++ ) {//8 pixel =  1 byte
 800187c:	8bbb      	ldrh	r3, [r7, #28]
 800187e:	3301      	adds	r3, #1
 8001880:	83bb      	strh	r3, [r7, #28]
 8001882:	4b41      	ldr	r3, [pc, #260]	@ (8001988 <Paint_Clear+0x150>)
 8001884:	8a5b      	ldrh	r3, [r3, #18]
 8001886:	8bba      	ldrh	r2, [r7, #28]
 8001888:	429a      	cmp	r2, r3
 800188a:	d3e8      	bcc.n	800185e <Paint_Clear+0x26>
        for (UWORD Y = 0; Y < Paint.HeightByte; Y++) {
 800188c:	8bfb      	ldrh	r3, [r7, #30]
 800188e:	3301      	adds	r3, #1
 8001890:	83fb      	strh	r3, [r7, #30]
 8001892:	4b3d      	ldr	r3, [pc, #244]	@ (8001988 <Paint_Clear+0x150>)
 8001894:	8a9b      	ldrh	r3, [r3, #20]
 8001896:	8bfa      	ldrh	r2, [r7, #30]
 8001898:	429a      	cmp	r2, r3
 800189a:	d3dd      	bcc.n	8001858 <Paint_Clear+0x20>
 800189c:	e06e      	b.n	800197c <Paint_Clear+0x144>
            }
        }
    }else if(Paint.Scale == 16) {
 800189e:	4b3a      	ldr	r3, [pc, #232]	@ (8001988 <Paint_Clear+0x150>)
 80018a0:	8adb      	ldrh	r3, [r3, #22]
 80018a2:	2b10      	cmp	r3, #16
 80018a4:	d12f      	bne.n	8001906 <Paint_Clear+0xce>
        for (UWORD Y = 0; Y < Paint.HeightByte; Y++) {
 80018a6:	2300      	movs	r3, #0
 80018a8:	837b      	strh	r3, [r7, #26]
 80018aa:	e026      	b.n	80018fa <Paint_Clear+0xc2>
            for (UWORD X = 0; X < Paint.WidthByte; X++ ) {//8 pixel =  1 byte
 80018ac:	2300      	movs	r3, #0
 80018ae:	833b      	strh	r3, [r7, #24]
 80018b0:	e01b      	b.n	80018ea <Paint_Clear+0xb2>
                UDOUBLE Addr = X + Y*Paint.WidthByte;
 80018b2:	8b3a      	ldrh	r2, [r7, #24]
 80018b4:	8b7b      	ldrh	r3, [r7, #26]
 80018b6:	4934      	ldr	r1, [pc, #208]	@ (8001988 <Paint_Clear+0x150>)
 80018b8:	8a49      	ldrh	r1, [r1, #18]
 80018ba:	fb01 f303 	mul.w	r3, r1, r3
 80018be:	4413      	add	r3, r2
 80018c0:	60fb      	str	r3, [r7, #12]
                Color = Color & 0x0f;
 80018c2:	88fb      	ldrh	r3, [r7, #6]
 80018c4:	f003 030f 	and.w	r3, r3, #15
 80018c8:	80fb      	strh	r3, [r7, #6]
                Paint.Image[Addr] = (Color<<4) | Color;
 80018ca:	88fb      	ldrh	r3, [r7, #6]
 80018cc:	011b      	lsls	r3, r3, #4
 80018ce:	b25a      	sxtb	r2, r3
 80018d0:	88fb      	ldrh	r3, [r7, #6]
 80018d2:	b25b      	sxtb	r3, r3
 80018d4:	4313      	orrs	r3, r2
 80018d6:	b259      	sxtb	r1, r3
 80018d8:	4b2b      	ldr	r3, [pc, #172]	@ (8001988 <Paint_Clear+0x150>)
 80018da:	681a      	ldr	r2, [r3, #0]
 80018dc:	68fb      	ldr	r3, [r7, #12]
 80018de:	4413      	add	r3, r2
 80018e0:	b2ca      	uxtb	r2, r1
 80018e2:	701a      	strb	r2, [r3, #0]
            for (UWORD X = 0; X < Paint.WidthByte; X++ ) {//8 pixel =  1 byte
 80018e4:	8b3b      	ldrh	r3, [r7, #24]
 80018e6:	3301      	adds	r3, #1
 80018e8:	833b      	strh	r3, [r7, #24]
 80018ea:	4b27      	ldr	r3, [pc, #156]	@ (8001988 <Paint_Clear+0x150>)
 80018ec:	8a5b      	ldrh	r3, [r3, #18]
 80018ee:	8b3a      	ldrh	r2, [r7, #24]
 80018f0:	429a      	cmp	r2, r3
 80018f2:	d3de      	bcc.n	80018b2 <Paint_Clear+0x7a>
        for (UWORD Y = 0; Y < Paint.HeightByte; Y++) {
 80018f4:	8b7b      	ldrh	r3, [r7, #26]
 80018f6:	3301      	adds	r3, #1
 80018f8:	837b      	strh	r3, [r7, #26]
 80018fa:	4b23      	ldr	r3, [pc, #140]	@ (8001988 <Paint_Clear+0x150>)
 80018fc:	8a9b      	ldrh	r3, [r3, #20]
 80018fe:	8b7a      	ldrh	r2, [r7, #26]
 8001900:	429a      	cmp	r2, r3
 8001902:	d3d3      	bcc.n	80018ac <Paint_Clear+0x74>
                Paint.Image[Addr] = 0x0f & (Color>>8);
                Paint.Image[Addr+1] = 0x0f & Color;
            }
        }
    }
}
 8001904:	e03a      	b.n	800197c <Paint_Clear+0x144>
    }else if(Paint.Scale == 65) {
 8001906:	4b20      	ldr	r3, [pc, #128]	@ (8001988 <Paint_Clear+0x150>)
 8001908:	8adb      	ldrh	r3, [r3, #22]
 800190a:	2b41      	cmp	r3, #65	@ 0x41
 800190c:	d136      	bne.n	800197c <Paint_Clear+0x144>
        for (UWORD Y = 0; Y < Paint.HeightByte; Y++) {
 800190e:	2300      	movs	r3, #0
 8001910:	82fb      	strh	r3, [r7, #22]
 8001912:	e02d      	b.n	8001970 <Paint_Clear+0x138>
            for (UWORD X = 0; X < Paint.WidthByte; X++ ) {//8 pixel =  1 byte
 8001914:	2300      	movs	r3, #0
 8001916:	82bb      	strh	r3, [r7, #20]
 8001918:	e022      	b.n	8001960 <Paint_Clear+0x128>
                UDOUBLE Addr = X*2 + Y*Paint.WidthByte;
 800191a:	8abb      	ldrh	r3, [r7, #20]
 800191c:	005a      	lsls	r2, r3, #1
 800191e:	8afb      	ldrh	r3, [r7, #22]
 8001920:	4919      	ldr	r1, [pc, #100]	@ (8001988 <Paint_Clear+0x150>)
 8001922:	8a49      	ldrh	r1, [r1, #18]
 8001924:	fb01 f303 	mul.w	r3, r1, r3
 8001928:	4413      	add	r3, r2
 800192a:	613b      	str	r3, [r7, #16]
                Paint.Image[Addr] = 0x0f & (Color>>8);
 800192c:	88fb      	ldrh	r3, [r7, #6]
 800192e:	0a1b      	lsrs	r3, r3, #8
 8001930:	b29b      	uxth	r3, r3
 8001932:	b2da      	uxtb	r2, r3
 8001934:	4b14      	ldr	r3, [pc, #80]	@ (8001988 <Paint_Clear+0x150>)
 8001936:	6819      	ldr	r1, [r3, #0]
 8001938:	693b      	ldr	r3, [r7, #16]
 800193a:	440b      	add	r3, r1
 800193c:	f002 020f 	and.w	r2, r2, #15
 8001940:	b2d2      	uxtb	r2, r2
 8001942:	701a      	strb	r2, [r3, #0]
                Paint.Image[Addr+1] = 0x0f & Color;
 8001944:	88fb      	ldrh	r3, [r7, #6]
 8001946:	b2da      	uxtb	r2, r3
 8001948:	4b0f      	ldr	r3, [pc, #60]	@ (8001988 <Paint_Clear+0x150>)
 800194a:	6819      	ldr	r1, [r3, #0]
 800194c:	693b      	ldr	r3, [r7, #16]
 800194e:	3301      	adds	r3, #1
 8001950:	440b      	add	r3, r1
 8001952:	f002 020f 	and.w	r2, r2, #15
 8001956:	b2d2      	uxtb	r2, r2
 8001958:	701a      	strb	r2, [r3, #0]
            for (UWORD X = 0; X < Paint.WidthByte; X++ ) {//8 pixel =  1 byte
 800195a:	8abb      	ldrh	r3, [r7, #20]
 800195c:	3301      	adds	r3, #1
 800195e:	82bb      	strh	r3, [r7, #20]
 8001960:	4b09      	ldr	r3, [pc, #36]	@ (8001988 <Paint_Clear+0x150>)
 8001962:	8a5b      	ldrh	r3, [r3, #18]
 8001964:	8aba      	ldrh	r2, [r7, #20]
 8001966:	429a      	cmp	r2, r3
 8001968:	d3d7      	bcc.n	800191a <Paint_Clear+0xe2>
        for (UWORD Y = 0; Y < Paint.HeightByte; Y++) {
 800196a:	8afb      	ldrh	r3, [r7, #22]
 800196c:	3301      	adds	r3, #1
 800196e:	82fb      	strh	r3, [r7, #22]
 8001970:	4b05      	ldr	r3, [pc, #20]	@ (8001988 <Paint_Clear+0x150>)
 8001972:	8a9b      	ldrh	r3, [r3, #20]
 8001974:	8afa      	ldrh	r2, [r7, #22]
 8001976:	429a      	cmp	r2, r3
 8001978:	d3cc      	bcc.n	8001914 <Paint_Clear+0xdc>
}
 800197a:	e7ff      	b.n	800197c <Paint_Clear+0x144>
 800197c:	bf00      	nop
 800197e:	3724      	adds	r7, #36	@ 0x24
 8001980:	46bd      	mov	sp, r7
 8001982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001986:	4770      	bx	lr
 8001988:	20000140 	.word	0x20000140

0800198c <Paint_DrawPoint>:
    Dot_Pixel	: point size
    Dot_Style	: point Style
******************************************************************************/
void Paint_DrawPoint(UWORD Xpoint, UWORD Ypoint, UWORD Color,
                     DOT_PIXEL Dot_Pixel, DOT_STYLE Dot_Style)
{
 800198c:	b590      	push	{r4, r7, lr}
 800198e:	b085      	sub	sp, #20
 8001990:	af00      	add	r7, sp, #0
 8001992:	4604      	mov	r4, r0
 8001994:	4608      	mov	r0, r1
 8001996:	4611      	mov	r1, r2
 8001998:	461a      	mov	r2, r3
 800199a:	4623      	mov	r3, r4
 800199c:	80fb      	strh	r3, [r7, #6]
 800199e:	4603      	mov	r3, r0
 80019a0:	80bb      	strh	r3, [r7, #4]
 80019a2:	460b      	mov	r3, r1
 80019a4:	807b      	strh	r3, [r7, #2]
 80019a6:	4613      	mov	r3, r2
 80019a8:	707b      	strb	r3, [r7, #1]
    if (Xpoint > Paint.Width || Ypoint > Paint.Height) {
 80019aa:	4b4a      	ldr	r3, [pc, #296]	@ (8001ad4 <Paint_DrawPoint+0x148>)
 80019ac:	889b      	ldrh	r3, [r3, #4]
 80019ae:	88fa      	ldrh	r2, [r7, #6]
 80019b0:	429a      	cmp	r2, r3
 80019b2:	d804      	bhi.n	80019be <Paint_DrawPoint+0x32>
 80019b4:	4b47      	ldr	r3, [pc, #284]	@ (8001ad4 <Paint_DrawPoint+0x148>)
 80019b6:	88db      	ldrh	r3, [r3, #6]
 80019b8:	88ba      	ldrh	r2, [r7, #4]
 80019ba:	429a      	cmp	r2, r3
 80019bc:	d911      	bls.n	80019e2 <Paint_DrawPoint+0x56>
        Debug("Paint_DrawPoint Input exceeds the normal display range\r\n");
 80019be:	4846      	ldr	r0, [pc, #280]	@ (8001ad8 <Paint_DrawPoint+0x14c>)
 80019c0:	f002 fef2 	bl	80047a8 <puts>
				printf("Xpoint = %d , Paint.Width = %d  \r\n ",Xpoint,Paint.Width);
 80019c4:	88fb      	ldrh	r3, [r7, #6]
 80019c6:	4a43      	ldr	r2, [pc, #268]	@ (8001ad4 <Paint_DrawPoint+0x148>)
 80019c8:	8892      	ldrh	r2, [r2, #4]
 80019ca:	4619      	mov	r1, r3
 80019cc:	4843      	ldr	r0, [pc, #268]	@ (8001adc <Paint_DrawPoint+0x150>)
 80019ce:	f002 fe83 	bl	80046d8 <iprintf>
				printf("Ypoint = %d , Paint.Height = %d  \r\n ",Ypoint,Paint.Height);
 80019d2:	88bb      	ldrh	r3, [r7, #4]
 80019d4:	4a3f      	ldr	r2, [pc, #252]	@ (8001ad4 <Paint_DrawPoint+0x148>)
 80019d6:	88d2      	ldrh	r2, [r2, #6]
 80019d8:	4619      	mov	r1, r3
 80019da:	4841      	ldr	r0, [pc, #260]	@ (8001ae0 <Paint_DrawPoint+0x154>)
 80019dc:	f002 fe7c 	bl	80046d8 <iprintf>
        return;
 80019e0:	e074      	b.n	8001acc <Paint_DrawPoint+0x140>
    }

    int16_t XDir_Num , YDir_Num;
    if (Dot_Style == DOT_FILL_AROUND) {
 80019e2:	f897 3020 	ldrb.w	r3, [r7, #32]
 80019e6:	2b01      	cmp	r3, #1
 80019e8:	d144      	bne.n	8001a74 <Paint_DrawPoint+0xe8>
        for (XDir_Num = 0; XDir_Num < 2 * Dot_Pixel - 1; XDir_Num++) {
 80019ea:	2300      	movs	r3, #0
 80019ec:	81fb      	strh	r3, [r7, #14]
 80019ee:	e039      	b.n	8001a64 <Paint_DrawPoint+0xd8>
            for (YDir_Num = 0; YDir_Num < 2 * Dot_Pixel - 1; YDir_Num++) {
 80019f0:	2300      	movs	r3, #0
 80019f2:	81bb      	strh	r3, [r7, #12]
 80019f4:	e029      	b.n	8001a4a <Paint_DrawPoint+0xbe>
                if(Xpoint + XDir_Num - Dot_Pixel < 0 || Ypoint + YDir_Num - Dot_Pixel < 0)
 80019f6:	88fa      	ldrh	r2, [r7, #6]
 80019f8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80019fc:	441a      	add	r2, r3
 80019fe:	787b      	ldrb	r3, [r7, #1]
 8001a00:	1ad3      	subs	r3, r2, r3
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	db28      	blt.n	8001a58 <Paint_DrawPoint+0xcc>
 8001a06:	88ba      	ldrh	r2, [r7, #4]
 8001a08:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8001a0c:	441a      	add	r2, r3
 8001a0e:	787b      	ldrb	r3, [r7, #1]
 8001a10:	1ad3      	subs	r3, r2, r3
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	db20      	blt.n	8001a58 <Paint_DrawPoint+0xcc>
                    break;
                // printf("x = %d, y = %d\r\n", Xpoint + XDir_Num - Dot_Pixel, Ypoint + YDir_Num - Dot_Pixel);
                Paint_SetPixel(Xpoint + XDir_Num - Dot_Pixel, Ypoint + YDir_Num - Dot_Pixel, Color);
 8001a16:	89fa      	ldrh	r2, [r7, #14]
 8001a18:	88fb      	ldrh	r3, [r7, #6]
 8001a1a:	4413      	add	r3, r2
 8001a1c:	b29a      	uxth	r2, r3
 8001a1e:	787b      	ldrb	r3, [r7, #1]
 8001a20:	b29b      	uxth	r3, r3
 8001a22:	1ad3      	subs	r3, r2, r3
 8001a24:	b298      	uxth	r0, r3
 8001a26:	89ba      	ldrh	r2, [r7, #12]
 8001a28:	88bb      	ldrh	r3, [r7, #4]
 8001a2a:	4413      	add	r3, r2
 8001a2c:	b29a      	uxth	r2, r3
 8001a2e:	787b      	ldrb	r3, [r7, #1]
 8001a30:	b29b      	uxth	r3, r3
 8001a32:	1ad3      	subs	r3, r2, r3
 8001a34:	b29b      	uxth	r3, r3
 8001a36:	887a      	ldrh	r2, [r7, #2]
 8001a38:	4619      	mov	r1, r3
 8001a3a:	f7ff fd89 	bl	8001550 <Paint_SetPixel>
            for (YDir_Num = 0; YDir_Num < 2 * Dot_Pixel - 1; YDir_Num++) {
 8001a3e:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8001a42:	b29b      	uxth	r3, r3
 8001a44:	3301      	adds	r3, #1
 8001a46:	b29b      	uxth	r3, r3
 8001a48:	81bb      	strh	r3, [r7, #12]
 8001a4a:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8001a4e:	787b      	ldrb	r3, [r7, #1]
 8001a50:	005b      	lsls	r3, r3, #1
 8001a52:	3b01      	subs	r3, #1
 8001a54:	429a      	cmp	r2, r3
 8001a56:	dbce      	blt.n	80019f6 <Paint_DrawPoint+0x6a>
        for (XDir_Num = 0; XDir_Num < 2 * Dot_Pixel - 1; XDir_Num++) {
 8001a58:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001a5c:	b29b      	uxth	r3, r3
 8001a5e:	3301      	adds	r3, #1
 8001a60:	b29b      	uxth	r3, r3
 8001a62:	81fb      	strh	r3, [r7, #14]
 8001a64:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8001a68:	787b      	ldrb	r3, [r7, #1]
 8001a6a:	005b      	lsls	r3, r3, #1
 8001a6c:	3b01      	subs	r3, #1
 8001a6e:	429a      	cmp	r2, r3
 8001a70:	dbbe      	blt.n	80019f0 <Paint_DrawPoint+0x64>
 8001a72:	e02b      	b.n	8001acc <Paint_DrawPoint+0x140>
            }
        }
    } else {
        for (XDir_Num = 0; XDir_Num <  Dot_Pixel; XDir_Num++) {
 8001a74:	2300      	movs	r3, #0
 8001a76:	81fb      	strh	r3, [r7, #14]
 8001a78:	e023      	b.n	8001ac2 <Paint_DrawPoint+0x136>
            for (YDir_Num = 0; YDir_Num <  Dot_Pixel; YDir_Num++) {
 8001a7a:	2300      	movs	r3, #0
 8001a7c:	81bb      	strh	r3, [r7, #12]
 8001a7e:	e015      	b.n	8001aac <Paint_DrawPoint+0x120>
                Paint_SetPixel(Xpoint + XDir_Num - 1, Ypoint + YDir_Num - 1, Color);
 8001a80:	89fa      	ldrh	r2, [r7, #14]
 8001a82:	88fb      	ldrh	r3, [r7, #6]
 8001a84:	4413      	add	r3, r2
 8001a86:	b29b      	uxth	r3, r3
 8001a88:	3b01      	subs	r3, #1
 8001a8a:	b298      	uxth	r0, r3
 8001a8c:	89ba      	ldrh	r2, [r7, #12]
 8001a8e:	88bb      	ldrh	r3, [r7, #4]
 8001a90:	4413      	add	r3, r2
 8001a92:	b29b      	uxth	r3, r3
 8001a94:	3b01      	subs	r3, #1
 8001a96:	b29b      	uxth	r3, r3
 8001a98:	887a      	ldrh	r2, [r7, #2]
 8001a9a:	4619      	mov	r1, r3
 8001a9c:	f7ff fd58 	bl	8001550 <Paint_SetPixel>
            for (YDir_Num = 0; YDir_Num <  Dot_Pixel; YDir_Num++) {
 8001aa0:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8001aa4:	b29b      	uxth	r3, r3
 8001aa6:	3301      	adds	r3, #1
 8001aa8:	b29b      	uxth	r3, r3
 8001aaa:	81bb      	strh	r3, [r7, #12]
 8001aac:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8001ab0:	787b      	ldrb	r3, [r7, #1]
 8001ab2:	429a      	cmp	r2, r3
 8001ab4:	dbe4      	blt.n	8001a80 <Paint_DrawPoint+0xf4>
        for (XDir_Num = 0; XDir_Num <  Dot_Pixel; XDir_Num++) {
 8001ab6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001aba:	b29b      	uxth	r3, r3
 8001abc:	3301      	adds	r3, #1
 8001abe:	b29b      	uxth	r3, r3
 8001ac0:	81fb      	strh	r3, [r7, #14]
 8001ac2:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8001ac6:	787b      	ldrb	r3, [r7, #1]
 8001ac8:	429a      	cmp	r2, r3
 8001aca:	dbd6      	blt.n	8001a7a <Paint_DrawPoint+0xee>
            }
        }
    }
}
 8001acc:	3714      	adds	r7, #20
 8001ace:	46bd      	mov	sp, r7
 8001ad0:	bd90      	pop	{r4, r7, pc}
 8001ad2:	bf00      	nop
 8001ad4:	20000140 	.word	0x20000140
 8001ad8:	0800562c 	.word	0x0800562c
 8001adc:	0800566c 	.word	0x0800566c
 8001ae0:	08005690 	.word	0x08005690

08001ae4 <Paint_DrawLine>:
    Line_width : Line width
    Line_Style: Solid and dotted lines
******************************************************************************/
void Paint_DrawLine(UWORD Xstart, UWORD Ystart, UWORD Xend, UWORD Yend,
                    UWORD Color, DOT_PIXEL Line_width, LINE_STYLE Line_Style)
{
 8001ae4:	b590      	push	{r4, r7, lr}
 8001ae6:	b08d      	sub	sp, #52	@ 0x34
 8001ae8:	af02      	add	r7, sp, #8
 8001aea:	4604      	mov	r4, r0
 8001aec:	4608      	mov	r0, r1
 8001aee:	4611      	mov	r1, r2
 8001af0:	461a      	mov	r2, r3
 8001af2:	4623      	mov	r3, r4
 8001af4:	80fb      	strh	r3, [r7, #6]
 8001af6:	4603      	mov	r3, r0
 8001af8:	80bb      	strh	r3, [r7, #4]
 8001afa:	460b      	mov	r3, r1
 8001afc:	807b      	strh	r3, [r7, #2]
 8001afe:	4613      	mov	r3, r2
 8001b00:	803b      	strh	r3, [r7, #0]
    if (Xstart > Paint.Width || Ystart > Paint.Height ||
 8001b02:	4b52      	ldr	r3, [pc, #328]	@ (8001c4c <Paint_DrawLine+0x168>)
 8001b04:	889b      	ldrh	r3, [r3, #4]
 8001b06:	88fa      	ldrh	r2, [r7, #6]
 8001b08:	429a      	cmp	r2, r3
 8001b0a:	d80e      	bhi.n	8001b2a <Paint_DrawLine+0x46>
 8001b0c:	4b4f      	ldr	r3, [pc, #316]	@ (8001c4c <Paint_DrawLine+0x168>)
 8001b0e:	88db      	ldrh	r3, [r3, #6]
 8001b10:	88ba      	ldrh	r2, [r7, #4]
 8001b12:	429a      	cmp	r2, r3
 8001b14:	d809      	bhi.n	8001b2a <Paint_DrawLine+0x46>
        Xend > Paint.Width || Yend > Paint.Height) {
 8001b16:	4b4d      	ldr	r3, [pc, #308]	@ (8001c4c <Paint_DrawLine+0x168>)
 8001b18:	889b      	ldrh	r3, [r3, #4]
    if (Xstart > Paint.Width || Ystart > Paint.Height ||
 8001b1a:	887a      	ldrh	r2, [r7, #2]
 8001b1c:	429a      	cmp	r2, r3
 8001b1e:	d804      	bhi.n	8001b2a <Paint_DrawLine+0x46>
        Xend > Paint.Width || Yend > Paint.Height) {
 8001b20:	4b4a      	ldr	r3, [pc, #296]	@ (8001c4c <Paint_DrawLine+0x168>)
 8001b22:	88db      	ldrh	r3, [r3, #6]
 8001b24:	883a      	ldrh	r2, [r7, #0]
 8001b26:	429a      	cmp	r2, r3
 8001b28:	d903      	bls.n	8001b32 <Paint_DrawLine+0x4e>
        Debug("Paint_DrawLine Input exceeds the normal display range\r\n");
 8001b2a:	4849      	ldr	r0, [pc, #292]	@ (8001c50 <Paint_DrawLine+0x16c>)
 8001b2c:	f002 fe3c 	bl	80047a8 <puts>
        return;
 8001b30:	e088      	b.n	8001c44 <Paint_DrawLine+0x160>
    }

    UWORD Xpoint = Xstart;
 8001b32:	88fb      	ldrh	r3, [r7, #6]
 8001b34:	84fb      	strh	r3, [r7, #38]	@ 0x26
    UWORD Ypoint = Ystart;
 8001b36:	88bb      	ldrh	r3, [r7, #4]
 8001b38:	84bb      	strh	r3, [r7, #36]	@ 0x24
    int dx = (int)Xend - (int)Xstart >= 0 ? Xend - Xstart : Xstart - Xend;
 8001b3a:	887a      	ldrh	r2, [r7, #2]
 8001b3c:	88fb      	ldrh	r3, [r7, #6]
 8001b3e:	1ad3      	subs	r3, r2, r3
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	bfb8      	it	lt
 8001b44:	425b      	neglt	r3, r3
 8001b46:	61bb      	str	r3, [r7, #24]
    int dy = (int)Yend - (int)Ystart <= 0 ? Yend - Ystart : Ystart - Yend;
 8001b48:	883a      	ldrh	r2, [r7, #0]
 8001b4a:	88bb      	ldrh	r3, [r7, #4]
 8001b4c:	1ad3      	subs	r3, r2, r3
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	bfb8      	it	lt
 8001b52:	425b      	neglt	r3, r3
 8001b54:	425b      	negs	r3, r3
 8001b56:	617b      	str	r3, [r7, #20]

    // Increment direction, 1 is positive, -1 is counter;
    int XAddway = Xstart < Xend ? 1 : -1;
 8001b58:	88fa      	ldrh	r2, [r7, #6]
 8001b5a:	887b      	ldrh	r3, [r7, #2]
 8001b5c:	429a      	cmp	r2, r3
 8001b5e:	d201      	bcs.n	8001b64 <Paint_DrawLine+0x80>
 8001b60:	2301      	movs	r3, #1
 8001b62:	e001      	b.n	8001b68 <Paint_DrawLine+0x84>
 8001b64:	f04f 33ff 	mov.w	r3, #4294967295
 8001b68:	613b      	str	r3, [r7, #16]
    int YAddway = Ystart < Yend ? 1 : -1;
 8001b6a:	88ba      	ldrh	r2, [r7, #4]
 8001b6c:	883b      	ldrh	r3, [r7, #0]
 8001b6e:	429a      	cmp	r2, r3
 8001b70:	d201      	bcs.n	8001b76 <Paint_DrawLine+0x92>
 8001b72:	2301      	movs	r3, #1
 8001b74:	e001      	b.n	8001b7a <Paint_DrawLine+0x96>
 8001b76:	f04f 33ff 	mov.w	r3, #4294967295
 8001b7a:	60fb      	str	r3, [r7, #12]

    //Cumulative error
    int Esp = dx + dy;
 8001b7c:	69ba      	ldr	r2, [r7, #24]
 8001b7e:	697b      	ldr	r3, [r7, #20]
 8001b80:	4413      	add	r3, r2
 8001b82:	623b      	str	r3, [r7, #32]
    char Dotted_Len = 0;
 8001b84:	2300      	movs	r3, #0
 8001b86:	77fb      	strb	r3, [r7, #31]

    for (;;) {
        Dotted_Len++;
 8001b88:	7ffb      	ldrb	r3, [r7, #31]
 8001b8a:	3301      	adds	r3, #1
 8001b8c:	77fb      	strb	r3, [r7, #31]
        //Painted dotted line, 2 point is really virtual
        if (Line_Style == LINE_STYLE_DOTTED && Dotted_Len % 3 == 0) {
 8001b8e:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 8001b92:	2b01      	cmp	r3, #1
 8001b94:	d125      	bne.n	8001be2 <Paint_DrawLine+0xfe>
 8001b96:	7ffa      	ldrb	r2, [r7, #31]
 8001b98:	4b2e      	ldr	r3, [pc, #184]	@ (8001c54 <Paint_DrawLine+0x170>)
 8001b9a:	fba3 1302 	umull	r1, r3, r3, r2
 8001b9e:	0859      	lsrs	r1, r3, #1
 8001ba0:	460b      	mov	r3, r1
 8001ba2:	005b      	lsls	r3, r3, #1
 8001ba4:	440b      	add	r3, r1
 8001ba6:	1ad3      	subs	r3, r2, r3
 8001ba8:	b2db      	uxtb	r3, r3
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d119      	bne.n	8001be2 <Paint_DrawLine+0xfe>
            //Debug("LINE_DOTTED\r\n");
						if(Color)
 8001bae:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d009      	beq.n	8001bc8 <Paint_DrawLine+0xe4>
							Paint_DrawPoint(Xpoint, Ypoint, BLACK, Line_width, DOT_STYLE_DFT);
 8001bb4:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 8001bb8:	8cb9      	ldrh	r1, [r7, #36]	@ 0x24
 8001bba:	8cf8      	ldrh	r0, [r7, #38]	@ 0x26
 8001bbc:	2201      	movs	r2, #1
 8001bbe:	9200      	str	r2, [sp, #0]
 8001bc0:	2200      	movs	r2, #0
 8001bc2:	f7ff fee3 	bl	800198c <Paint_DrawPoint>
 8001bc6:	e009      	b.n	8001bdc <Paint_DrawLine+0xf8>
            else
							Paint_DrawPoint(Xpoint, Ypoint, WHITE, Line_width, DOT_STYLE_DFT);
 8001bc8:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 8001bcc:	8cb9      	ldrh	r1, [r7, #36]	@ 0x24
 8001bce:	8cf8      	ldrh	r0, [r7, #38]	@ 0x26
 8001bd0:	2201      	movs	r2, #1
 8001bd2:	9200      	str	r2, [sp, #0]
 8001bd4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001bd8:	f7ff fed8 	bl	800198c <Paint_DrawPoint>
            Dotted_Len = 0;
 8001bdc:	2300      	movs	r3, #0
 8001bde:	77fb      	strb	r3, [r7, #31]
 8001be0:	e008      	b.n	8001bf4 <Paint_DrawLine+0x110>
        } else {
            Paint_DrawPoint(Xpoint, Ypoint, Color, Line_width, DOT_STYLE_DFT);
 8001be2:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 8001be6:	8f3a      	ldrh	r2, [r7, #56]	@ 0x38
 8001be8:	8cb9      	ldrh	r1, [r7, #36]	@ 0x24
 8001bea:	8cf8      	ldrh	r0, [r7, #38]	@ 0x26
 8001bec:	2401      	movs	r4, #1
 8001bee:	9400      	str	r4, [sp, #0]
 8001bf0:	f7ff fecc 	bl	800198c <Paint_DrawPoint>
        }
        if (2 * Esp >= dy) {
 8001bf4:	6a3b      	ldr	r3, [r7, #32]
 8001bf6:	005b      	lsls	r3, r3, #1
 8001bf8:	697a      	ldr	r2, [r7, #20]
 8001bfa:	429a      	cmp	r2, r3
 8001bfc:	dc0c      	bgt.n	8001c18 <Paint_DrawLine+0x134>
            if (Xpoint == Xend)
 8001bfe:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8001c00:	887b      	ldrh	r3, [r7, #2]
 8001c02:	429a      	cmp	r2, r3
 8001c04:	d01b      	beq.n	8001c3e <Paint_DrawLine+0x15a>
                break;
            Esp += dy;
 8001c06:	6a3a      	ldr	r2, [r7, #32]
 8001c08:	697b      	ldr	r3, [r7, #20]
 8001c0a:	4413      	add	r3, r2
 8001c0c:	623b      	str	r3, [r7, #32]
            Xpoint += XAddway;
 8001c0e:	693b      	ldr	r3, [r7, #16]
 8001c10:	b29a      	uxth	r2, r3
 8001c12:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001c14:	4413      	add	r3, r2
 8001c16:	84fb      	strh	r3, [r7, #38]	@ 0x26
        }
        if (2 * Esp <= dx) {
 8001c18:	6a3b      	ldr	r3, [r7, #32]
 8001c1a:	005b      	lsls	r3, r3, #1
 8001c1c:	69ba      	ldr	r2, [r7, #24]
 8001c1e:	429a      	cmp	r2, r3
 8001c20:	dbb2      	blt.n	8001b88 <Paint_DrawLine+0xa4>
            if (Ypoint == Yend)
 8001c22:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8001c24:	883b      	ldrh	r3, [r7, #0]
 8001c26:	429a      	cmp	r2, r3
 8001c28:	d00b      	beq.n	8001c42 <Paint_DrawLine+0x15e>
                break;
            Esp += dx;
 8001c2a:	6a3a      	ldr	r2, [r7, #32]
 8001c2c:	69bb      	ldr	r3, [r7, #24]
 8001c2e:	4413      	add	r3, r2
 8001c30:	623b      	str	r3, [r7, #32]
            Ypoint += YAddway;
 8001c32:	68fb      	ldr	r3, [r7, #12]
 8001c34:	b29a      	uxth	r2, r3
 8001c36:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001c38:	4413      	add	r3, r2
 8001c3a:	84bb      	strh	r3, [r7, #36]	@ 0x24
        Dotted_Len++;
 8001c3c:	e7a4      	b.n	8001b88 <Paint_DrawLine+0xa4>
                break;
 8001c3e:	bf00      	nop
 8001c40:	e000      	b.n	8001c44 <Paint_DrawLine+0x160>
                break;
 8001c42:	bf00      	nop
        }
    }
}
 8001c44:	372c      	adds	r7, #44	@ 0x2c
 8001c46:	46bd      	mov	sp, r7
 8001c48:	bd90      	pop	{r4, r7, pc}
 8001c4a:	bf00      	nop
 8001c4c:	20000140 	.word	0x20000140
 8001c50:	080056b8 	.word	0x080056b8
 8001c54:	aaaaaaab 	.word	0xaaaaaaab

08001c58 <Paint_DrawRectangle>:
    Line_width: Line width
    Draw_Fill : Whether to fill the inside of the rectangle
******************************************************************************/
void Paint_DrawRectangle(UWORD Xstart, UWORD Ystart, UWORD Xend, UWORD Yend,
                         UWORD Color, DOT_PIXEL Line_width, DRAW_FILL Draw_Fill)
{
 8001c58:	b590      	push	{r4, r7, lr}
 8001c5a:	b089      	sub	sp, #36	@ 0x24
 8001c5c:	af04      	add	r7, sp, #16
 8001c5e:	4604      	mov	r4, r0
 8001c60:	4608      	mov	r0, r1
 8001c62:	4611      	mov	r1, r2
 8001c64:	461a      	mov	r2, r3
 8001c66:	4623      	mov	r3, r4
 8001c68:	80fb      	strh	r3, [r7, #6]
 8001c6a:	4603      	mov	r3, r0
 8001c6c:	80bb      	strh	r3, [r7, #4]
 8001c6e:	460b      	mov	r3, r1
 8001c70:	807b      	strh	r3, [r7, #2]
 8001c72:	4613      	mov	r3, r2
 8001c74:	803b      	strh	r3, [r7, #0]
    if (Xstart > Paint.Width || Ystart > Paint.Height ||
 8001c76:	4b38      	ldr	r3, [pc, #224]	@ (8001d58 <Paint_DrawRectangle+0x100>)
 8001c78:	889b      	ldrh	r3, [r3, #4]
 8001c7a:	88fa      	ldrh	r2, [r7, #6]
 8001c7c:	429a      	cmp	r2, r3
 8001c7e:	d80e      	bhi.n	8001c9e <Paint_DrawRectangle+0x46>
 8001c80:	4b35      	ldr	r3, [pc, #212]	@ (8001d58 <Paint_DrawRectangle+0x100>)
 8001c82:	88db      	ldrh	r3, [r3, #6]
 8001c84:	88ba      	ldrh	r2, [r7, #4]
 8001c86:	429a      	cmp	r2, r3
 8001c88:	d809      	bhi.n	8001c9e <Paint_DrawRectangle+0x46>
        Xend > Paint.Width || Yend > Paint.Height) {
 8001c8a:	4b33      	ldr	r3, [pc, #204]	@ (8001d58 <Paint_DrawRectangle+0x100>)
 8001c8c:	889b      	ldrh	r3, [r3, #4]
    if (Xstart > Paint.Width || Ystart > Paint.Height ||
 8001c8e:	887a      	ldrh	r2, [r7, #2]
 8001c90:	429a      	cmp	r2, r3
 8001c92:	d804      	bhi.n	8001c9e <Paint_DrawRectangle+0x46>
        Xend > Paint.Width || Yend > Paint.Height) {
 8001c94:	4b30      	ldr	r3, [pc, #192]	@ (8001d58 <Paint_DrawRectangle+0x100>)
 8001c96:	88db      	ldrh	r3, [r3, #6]
 8001c98:	883a      	ldrh	r2, [r7, #0]
 8001c9a:	429a      	cmp	r2, r3
 8001c9c:	d903      	bls.n	8001ca6 <Paint_DrawRectangle+0x4e>
        Debug("Input exceeds the normal display range\r\n");
 8001c9e:	482f      	ldr	r0, [pc, #188]	@ (8001d5c <Paint_DrawRectangle+0x104>)
 8001ca0:	f002 fd82 	bl	80047a8 <puts>
        return;
 8001ca4:	e054      	b.n	8001d50 <Paint_DrawRectangle+0xf8>
    }

    if (Draw_Fill) {
 8001ca6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d018      	beq.n	8001ce0 <Paint_DrawRectangle+0x88>
        UWORD Ypoint;
        for(Ypoint = Ystart; Ypoint < Yend; Ypoint++) {
 8001cae:	88bb      	ldrh	r3, [r7, #4]
 8001cb0:	81fb      	strh	r3, [r7, #14]
 8001cb2:	e010      	b.n	8001cd6 <Paint_DrawRectangle+0x7e>
            Paint_DrawLine(Xstart, Ypoint, Xend, Ypoint, Color , Line_width, LINE_STYLE_SOLID);
 8001cb4:	89fc      	ldrh	r4, [r7, #14]
 8001cb6:	887a      	ldrh	r2, [r7, #2]
 8001cb8:	89f9      	ldrh	r1, [r7, #14]
 8001cba:	88f8      	ldrh	r0, [r7, #6]
 8001cbc:	2300      	movs	r3, #0
 8001cbe:	9302      	str	r3, [sp, #8]
 8001cc0:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001cc4:	9301      	str	r3, [sp, #4]
 8001cc6:	8c3b      	ldrh	r3, [r7, #32]
 8001cc8:	9300      	str	r3, [sp, #0]
 8001cca:	4623      	mov	r3, r4
 8001ccc:	f7ff ff0a 	bl	8001ae4 <Paint_DrawLine>
        for(Ypoint = Ystart; Ypoint < Yend; Ypoint++) {
 8001cd0:	89fb      	ldrh	r3, [r7, #14]
 8001cd2:	3301      	adds	r3, #1
 8001cd4:	81fb      	strh	r3, [r7, #14]
 8001cd6:	89fa      	ldrh	r2, [r7, #14]
 8001cd8:	883b      	ldrh	r3, [r7, #0]
 8001cda:	429a      	cmp	r2, r3
 8001cdc:	d3ea      	bcc.n	8001cb4 <Paint_DrawRectangle+0x5c>
 8001cde:	e037      	b.n	8001d50 <Paint_DrawRectangle+0xf8>
        }
    } else {
        Paint_DrawLine(Xstart, Ystart, Xend, Ystart, Color, Line_width, LINE_STYLE_SOLID);
 8001ce0:	88bc      	ldrh	r4, [r7, #4]
 8001ce2:	887a      	ldrh	r2, [r7, #2]
 8001ce4:	88b9      	ldrh	r1, [r7, #4]
 8001ce6:	88f8      	ldrh	r0, [r7, #6]
 8001ce8:	2300      	movs	r3, #0
 8001cea:	9302      	str	r3, [sp, #8]
 8001cec:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001cf0:	9301      	str	r3, [sp, #4]
 8001cf2:	8c3b      	ldrh	r3, [r7, #32]
 8001cf4:	9300      	str	r3, [sp, #0]
 8001cf6:	4623      	mov	r3, r4
 8001cf8:	f7ff fef4 	bl	8001ae4 <Paint_DrawLine>
        Paint_DrawLine(Xstart, Ystart, Xstart, Yend, Color, Line_width, LINE_STYLE_SOLID);
 8001cfc:	883c      	ldrh	r4, [r7, #0]
 8001cfe:	88fa      	ldrh	r2, [r7, #6]
 8001d00:	88b9      	ldrh	r1, [r7, #4]
 8001d02:	88f8      	ldrh	r0, [r7, #6]
 8001d04:	2300      	movs	r3, #0
 8001d06:	9302      	str	r3, [sp, #8]
 8001d08:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001d0c:	9301      	str	r3, [sp, #4]
 8001d0e:	8c3b      	ldrh	r3, [r7, #32]
 8001d10:	9300      	str	r3, [sp, #0]
 8001d12:	4623      	mov	r3, r4
 8001d14:	f7ff fee6 	bl	8001ae4 <Paint_DrawLine>
        Paint_DrawLine(Xend, Yend, Xend, Ystart, Color, Line_width, LINE_STYLE_SOLID);
 8001d18:	88bc      	ldrh	r4, [r7, #4]
 8001d1a:	887a      	ldrh	r2, [r7, #2]
 8001d1c:	8839      	ldrh	r1, [r7, #0]
 8001d1e:	8878      	ldrh	r0, [r7, #2]
 8001d20:	2300      	movs	r3, #0
 8001d22:	9302      	str	r3, [sp, #8]
 8001d24:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001d28:	9301      	str	r3, [sp, #4]
 8001d2a:	8c3b      	ldrh	r3, [r7, #32]
 8001d2c:	9300      	str	r3, [sp, #0]
 8001d2e:	4623      	mov	r3, r4
 8001d30:	f7ff fed8 	bl	8001ae4 <Paint_DrawLine>
        Paint_DrawLine(Xend, Yend, Xstart, Yend, Color, Line_width, LINE_STYLE_SOLID);
 8001d34:	883c      	ldrh	r4, [r7, #0]
 8001d36:	88fa      	ldrh	r2, [r7, #6]
 8001d38:	8839      	ldrh	r1, [r7, #0]
 8001d3a:	8878      	ldrh	r0, [r7, #2]
 8001d3c:	2300      	movs	r3, #0
 8001d3e:	9302      	str	r3, [sp, #8]
 8001d40:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001d44:	9301      	str	r3, [sp, #4]
 8001d46:	8c3b      	ldrh	r3, [r7, #32]
 8001d48:	9300      	str	r3, [sp, #0]
 8001d4a:	4623      	mov	r3, r4
 8001d4c:	f7ff feca 	bl	8001ae4 <Paint_DrawLine>
    }
}
 8001d50:	3714      	adds	r7, #20
 8001d52:	46bd      	mov	sp, r7
 8001d54:	bd90      	pop	{r4, r7, pc}
 8001d56:	bf00      	nop
 8001d58:	20000140 	.word	0x20000140
 8001d5c:	080056f8 	.word	0x080056f8

08001d60 <Paint_DrawCircle>:
    Line_width: Line width
    Draw_Fill : Whether to fill the inside of the Circle
******************************************************************************/
void Paint_DrawCircle(UWORD X_Center, UWORD Y_Center, UWORD Radius,
                      UWORD Color, DOT_PIXEL Line_width, DRAW_FILL Draw_Fill)
{
 8001d60:	b590      	push	{r4, r7, lr}
 8001d62:	b087      	sub	sp, #28
 8001d64:	af02      	add	r7, sp, #8
 8001d66:	4604      	mov	r4, r0
 8001d68:	4608      	mov	r0, r1
 8001d6a:	4611      	mov	r1, r2
 8001d6c:	461a      	mov	r2, r3
 8001d6e:	4623      	mov	r3, r4
 8001d70:	80fb      	strh	r3, [r7, #6]
 8001d72:	4603      	mov	r3, r0
 8001d74:	80bb      	strh	r3, [r7, #4]
 8001d76:	460b      	mov	r3, r1
 8001d78:	807b      	strh	r3, [r7, #2]
 8001d7a:	4613      	mov	r3, r2
 8001d7c:	803b      	strh	r3, [r7, #0]
    if (X_Center > Paint.Width || Y_Center >= Paint.Height) {
 8001d7e:	4b67      	ldr	r3, [pc, #412]	@ (8001f1c <Paint_DrawCircle+0x1bc>)
 8001d80:	889b      	ldrh	r3, [r3, #4]
 8001d82:	88fa      	ldrh	r2, [r7, #6]
 8001d84:	429a      	cmp	r2, r3
 8001d86:	d804      	bhi.n	8001d92 <Paint_DrawCircle+0x32>
 8001d88:	4b64      	ldr	r3, [pc, #400]	@ (8001f1c <Paint_DrawCircle+0x1bc>)
 8001d8a:	88db      	ldrh	r3, [r3, #6]
 8001d8c:	88ba      	ldrh	r2, [r7, #4]
 8001d8e:	429a      	cmp	r2, r3
 8001d90:	d303      	bcc.n	8001d9a <Paint_DrawCircle+0x3a>
        Debug("Paint_DrawCircle Input exceeds the normal display range\r\n");
 8001d92:	4863      	ldr	r0, [pc, #396]	@ (8001f20 <Paint_DrawCircle+0x1c0>)
 8001d94:	f002 fd08 	bl	80047a8 <puts>
        return;
 8001d98:	e16b      	b.n	8002072 <Paint_DrawCircle+0x312>
    }

    //Draw a circle from(0, R) as a starting point
    int16_t XCurrent, YCurrent;
    XCurrent = 0;
 8001d9a:	2300      	movs	r3, #0
 8001d9c:	81fb      	strh	r3, [r7, #14]
    YCurrent = Radius;
 8001d9e:	887b      	ldrh	r3, [r7, #2]
 8001da0:	81bb      	strh	r3, [r7, #12]

    //Cumulative error,judge the next point of the logo
    int16_t Esp = 3 - (Radius << 1 );
 8001da2:	887b      	ldrh	r3, [r7, #2]
 8001da4:	005b      	lsls	r3, r3, #1
 8001da6:	b29b      	uxth	r3, r3
 8001da8:	f1c3 0303 	rsb	r3, r3, #3
 8001dac:	b29b      	uxth	r3, r3
 8001dae:	817b      	strh	r3, [r7, #10]

    int16_t sCountY;
    if (Draw_Fill == DRAW_FILL_FULL) {
 8001db0:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001db4:	2b01      	cmp	r3, #1
 8001db6:	f040 8155 	bne.w	8002064 <Paint_DrawCircle+0x304>
        while (XCurrent <= YCurrent ) { //Realistic circles
 8001dba:	e0a6      	b.n	8001f0a <Paint_DrawCircle+0x1aa>
            for (sCountY = XCurrent; sCountY <= YCurrent; sCountY ++ ) {
 8001dbc:	89fb      	ldrh	r3, [r7, #14]
 8001dbe:	813b      	strh	r3, [r7, #8]
 8001dc0:	e075      	b.n	8001eae <Paint_DrawCircle+0x14e>
                Paint_DrawPoint(X_Center + XCurrent, Y_Center + sCountY, Color, DOT_PIXEL_DFT, DOT_STYLE_DFT);//1
 8001dc2:	89fa      	ldrh	r2, [r7, #14]
 8001dc4:	88fb      	ldrh	r3, [r7, #6]
 8001dc6:	4413      	add	r3, r2
 8001dc8:	b298      	uxth	r0, r3
 8001dca:	893a      	ldrh	r2, [r7, #8]
 8001dcc:	88bb      	ldrh	r3, [r7, #4]
 8001dce:	4413      	add	r3, r2
 8001dd0:	b299      	uxth	r1, r3
 8001dd2:	883a      	ldrh	r2, [r7, #0]
 8001dd4:	2301      	movs	r3, #1
 8001dd6:	9300      	str	r3, [sp, #0]
 8001dd8:	2301      	movs	r3, #1
 8001dda:	f7ff fdd7 	bl	800198c <Paint_DrawPoint>
                Paint_DrawPoint(X_Center - XCurrent, Y_Center + sCountY, Color, DOT_PIXEL_DFT, DOT_STYLE_DFT);//2
 8001dde:	89fb      	ldrh	r3, [r7, #14]
 8001de0:	88fa      	ldrh	r2, [r7, #6]
 8001de2:	1ad3      	subs	r3, r2, r3
 8001de4:	b298      	uxth	r0, r3
 8001de6:	893a      	ldrh	r2, [r7, #8]
 8001de8:	88bb      	ldrh	r3, [r7, #4]
 8001dea:	4413      	add	r3, r2
 8001dec:	b299      	uxth	r1, r3
 8001dee:	883a      	ldrh	r2, [r7, #0]
 8001df0:	2301      	movs	r3, #1
 8001df2:	9300      	str	r3, [sp, #0]
 8001df4:	2301      	movs	r3, #1
 8001df6:	f7ff fdc9 	bl	800198c <Paint_DrawPoint>
                Paint_DrawPoint(X_Center - sCountY, Y_Center + XCurrent, Color, DOT_PIXEL_DFT, DOT_STYLE_DFT);//3
 8001dfa:	893b      	ldrh	r3, [r7, #8]
 8001dfc:	88fa      	ldrh	r2, [r7, #6]
 8001dfe:	1ad3      	subs	r3, r2, r3
 8001e00:	b298      	uxth	r0, r3
 8001e02:	89fa      	ldrh	r2, [r7, #14]
 8001e04:	88bb      	ldrh	r3, [r7, #4]
 8001e06:	4413      	add	r3, r2
 8001e08:	b299      	uxth	r1, r3
 8001e0a:	883a      	ldrh	r2, [r7, #0]
 8001e0c:	2301      	movs	r3, #1
 8001e0e:	9300      	str	r3, [sp, #0]
 8001e10:	2301      	movs	r3, #1
 8001e12:	f7ff fdbb 	bl	800198c <Paint_DrawPoint>
                Paint_DrawPoint(X_Center - sCountY, Y_Center - XCurrent, Color, DOT_PIXEL_DFT, DOT_STYLE_DFT);//4
 8001e16:	893b      	ldrh	r3, [r7, #8]
 8001e18:	88fa      	ldrh	r2, [r7, #6]
 8001e1a:	1ad3      	subs	r3, r2, r3
 8001e1c:	b298      	uxth	r0, r3
 8001e1e:	89fb      	ldrh	r3, [r7, #14]
 8001e20:	88ba      	ldrh	r2, [r7, #4]
 8001e22:	1ad3      	subs	r3, r2, r3
 8001e24:	b299      	uxth	r1, r3
 8001e26:	883a      	ldrh	r2, [r7, #0]
 8001e28:	2301      	movs	r3, #1
 8001e2a:	9300      	str	r3, [sp, #0]
 8001e2c:	2301      	movs	r3, #1
 8001e2e:	f7ff fdad 	bl	800198c <Paint_DrawPoint>
                Paint_DrawPoint(X_Center - XCurrent, Y_Center - sCountY, Color, DOT_PIXEL_DFT, DOT_STYLE_DFT);//5
 8001e32:	89fb      	ldrh	r3, [r7, #14]
 8001e34:	88fa      	ldrh	r2, [r7, #6]
 8001e36:	1ad3      	subs	r3, r2, r3
 8001e38:	b298      	uxth	r0, r3
 8001e3a:	893b      	ldrh	r3, [r7, #8]
 8001e3c:	88ba      	ldrh	r2, [r7, #4]
 8001e3e:	1ad3      	subs	r3, r2, r3
 8001e40:	b299      	uxth	r1, r3
 8001e42:	883a      	ldrh	r2, [r7, #0]
 8001e44:	2301      	movs	r3, #1
 8001e46:	9300      	str	r3, [sp, #0]
 8001e48:	2301      	movs	r3, #1
 8001e4a:	f7ff fd9f 	bl	800198c <Paint_DrawPoint>
                Paint_DrawPoint(X_Center + XCurrent, Y_Center - sCountY, Color, DOT_PIXEL_DFT, DOT_STYLE_DFT);//6
 8001e4e:	89fa      	ldrh	r2, [r7, #14]
 8001e50:	88fb      	ldrh	r3, [r7, #6]
 8001e52:	4413      	add	r3, r2
 8001e54:	b298      	uxth	r0, r3
 8001e56:	893b      	ldrh	r3, [r7, #8]
 8001e58:	88ba      	ldrh	r2, [r7, #4]
 8001e5a:	1ad3      	subs	r3, r2, r3
 8001e5c:	b299      	uxth	r1, r3
 8001e5e:	883a      	ldrh	r2, [r7, #0]
 8001e60:	2301      	movs	r3, #1
 8001e62:	9300      	str	r3, [sp, #0]
 8001e64:	2301      	movs	r3, #1
 8001e66:	f7ff fd91 	bl	800198c <Paint_DrawPoint>
                Paint_DrawPoint(X_Center + sCountY, Y_Center - XCurrent, Color, DOT_PIXEL_DFT, DOT_STYLE_DFT);//7
 8001e6a:	893a      	ldrh	r2, [r7, #8]
 8001e6c:	88fb      	ldrh	r3, [r7, #6]
 8001e6e:	4413      	add	r3, r2
 8001e70:	b298      	uxth	r0, r3
 8001e72:	89fb      	ldrh	r3, [r7, #14]
 8001e74:	88ba      	ldrh	r2, [r7, #4]
 8001e76:	1ad3      	subs	r3, r2, r3
 8001e78:	b299      	uxth	r1, r3
 8001e7a:	883a      	ldrh	r2, [r7, #0]
 8001e7c:	2301      	movs	r3, #1
 8001e7e:	9300      	str	r3, [sp, #0]
 8001e80:	2301      	movs	r3, #1
 8001e82:	f7ff fd83 	bl	800198c <Paint_DrawPoint>
                Paint_DrawPoint(X_Center + sCountY, Y_Center + XCurrent, Color, DOT_PIXEL_DFT, DOT_STYLE_DFT);
 8001e86:	893a      	ldrh	r2, [r7, #8]
 8001e88:	88fb      	ldrh	r3, [r7, #6]
 8001e8a:	4413      	add	r3, r2
 8001e8c:	b298      	uxth	r0, r3
 8001e8e:	89fa      	ldrh	r2, [r7, #14]
 8001e90:	88bb      	ldrh	r3, [r7, #4]
 8001e92:	4413      	add	r3, r2
 8001e94:	b299      	uxth	r1, r3
 8001e96:	883a      	ldrh	r2, [r7, #0]
 8001e98:	2301      	movs	r3, #1
 8001e9a:	9300      	str	r3, [sp, #0]
 8001e9c:	2301      	movs	r3, #1
 8001e9e:	f7ff fd75 	bl	800198c <Paint_DrawPoint>
            for (sCountY = XCurrent; sCountY <= YCurrent; sCountY ++ ) {
 8001ea2:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8001ea6:	b29b      	uxth	r3, r3
 8001ea8:	3301      	adds	r3, #1
 8001eaa:	b29b      	uxth	r3, r3
 8001eac:	813b      	strh	r3, [r7, #8]
 8001eae:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8001eb2:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8001eb6:	429a      	cmp	r2, r3
 8001eb8:	dd83      	ble.n	8001dc2 <Paint_DrawCircle+0x62>
            }
            if (Esp < 0 )
 8001eba:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	da09      	bge.n	8001ed6 <Paint_DrawCircle+0x176>
                Esp += 4 * XCurrent + 6;
 8001ec2:	89fb      	ldrh	r3, [r7, #14]
 8001ec4:	009b      	lsls	r3, r3, #2
 8001ec6:	b29a      	uxth	r2, r3
 8001ec8:	897b      	ldrh	r3, [r7, #10]
 8001eca:	4413      	add	r3, r2
 8001ecc:	b29b      	uxth	r3, r3
 8001ece:	3306      	adds	r3, #6
 8001ed0:	b29b      	uxth	r3, r3
 8001ed2:	817b      	strh	r3, [r7, #10]
 8001ed4:	e013      	b.n	8001efe <Paint_DrawCircle+0x19e>
            else {
                Esp += 10 + 4 * (XCurrent - YCurrent );
 8001ed6:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8001eda:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8001ede:	1ad3      	subs	r3, r2, r3
 8001ee0:	b29b      	uxth	r3, r3
 8001ee2:	009b      	lsls	r3, r3, #2
 8001ee4:	b29a      	uxth	r2, r3
 8001ee6:	897b      	ldrh	r3, [r7, #10]
 8001ee8:	4413      	add	r3, r2
 8001eea:	b29b      	uxth	r3, r3
 8001eec:	330a      	adds	r3, #10
 8001eee:	b29b      	uxth	r3, r3
 8001ef0:	817b      	strh	r3, [r7, #10]
                YCurrent --;
 8001ef2:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8001ef6:	b29b      	uxth	r3, r3
 8001ef8:	3b01      	subs	r3, #1
 8001efa:	b29b      	uxth	r3, r3
 8001efc:	81bb      	strh	r3, [r7, #12]
            }
            XCurrent ++;
 8001efe:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001f02:	b29b      	uxth	r3, r3
 8001f04:	3301      	adds	r3, #1
 8001f06:	b29b      	uxth	r3, r3
 8001f08:	81fb      	strh	r3, [r7, #14]
        while (XCurrent <= YCurrent ) { //Realistic circles
 8001f0a:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8001f0e:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8001f12:	429a      	cmp	r2, r3
 8001f14:	f77f af52 	ble.w	8001dbc <Paint_DrawCircle+0x5c>
 8001f18:	e0ab      	b.n	8002072 <Paint_DrawCircle+0x312>
 8001f1a:	bf00      	nop
 8001f1c:	20000140 	.word	0x20000140
 8001f20:	08005728 	.word	0x08005728
        }
    } else { //Draw a hollow circle
        while (XCurrent <= YCurrent ) {
            Paint_DrawPoint(X_Center + XCurrent, Y_Center + YCurrent, Color, Line_width, DOT_STYLE_DFT);//1
 8001f24:	89fa      	ldrh	r2, [r7, #14]
 8001f26:	88fb      	ldrh	r3, [r7, #6]
 8001f28:	4413      	add	r3, r2
 8001f2a:	b298      	uxth	r0, r3
 8001f2c:	89ba      	ldrh	r2, [r7, #12]
 8001f2e:	88bb      	ldrh	r3, [r7, #4]
 8001f30:	4413      	add	r3, r2
 8001f32:	b299      	uxth	r1, r3
 8001f34:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001f38:	883a      	ldrh	r2, [r7, #0]
 8001f3a:	2401      	movs	r4, #1
 8001f3c:	9400      	str	r4, [sp, #0]
 8001f3e:	f7ff fd25 	bl	800198c <Paint_DrawPoint>
            Paint_DrawPoint(X_Center - XCurrent, Y_Center + YCurrent, Color, Line_width, DOT_STYLE_DFT);//2
 8001f42:	89fb      	ldrh	r3, [r7, #14]
 8001f44:	88fa      	ldrh	r2, [r7, #6]
 8001f46:	1ad3      	subs	r3, r2, r3
 8001f48:	b298      	uxth	r0, r3
 8001f4a:	89ba      	ldrh	r2, [r7, #12]
 8001f4c:	88bb      	ldrh	r3, [r7, #4]
 8001f4e:	4413      	add	r3, r2
 8001f50:	b299      	uxth	r1, r3
 8001f52:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001f56:	883a      	ldrh	r2, [r7, #0]
 8001f58:	2401      	movs	r4, #1
 8001f5a:	9400      	str	r4, [sp, #0]
 8001f5c:	f7ff fd16 	bl	800198c <Paint_DrawPoint>
            Paint_DrawPoint(X_Center - YCurrent, Y_Center + XCurrent, Color, Line_width, DOT_STYLE_DFT);//3
 8001f60:	89bb      	ldrh	r3, [r7, #12]
 8001f62:	88fa      	ldrh	r2, [r7, #6]
 8001f64:	1ad3      	subs	r3, r2, r3
 8001f66:	b298      	uxth	r0, r3
 8001f68:	89fa      	ldrh	r2, [r7, #14]
 8001f6a:	88bb      	ldrh	r3, [r7, #4]
 8001f6c:	4413      	add	r3, r2
 8001f6e:	b299      	uxth	r1, r3
 8001f70:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001f74:	883a      	ldrh	r2, [r7, #0]
 8001f76:	2401      	movs	r4, #1
 8001f78:	9400      	str	r4, [sp, #0]
 8001f7a:	f7ff fd07 	bl	800198c <Paint_DrawPoint>
            Paint_DrawPoint(X_Center - YCurrent, Y_Center - XCurrent, Color, Line_width, DOT_STYLE_DFT);//4
 8001f7e:	89bb      	ldrh	r3, [r7, #12]
 8001f80:	88fa      	ldrh	r2, [r7, #6]
 8001f82:	1ad3      	subs	r3, r2, r3
 8001f84:	b298      	uxth	r0, r3
 8001f86:	89fb      	ldrh	r3, [r7, #14]
 8001f88:	88ba      	ldrh	r2, [r7, #4]
 8001f8a:	1ad3      	subs	r3, r2, r3
 8001f8c:	b299      	uxth	r1, r3
 8001f8e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001f92:	883a      	ldrh	r2, [r7, #0]
 8001f94:	2401      	movs	r4, #1
 8001f96:	9400      	str	r4, [sp, #0]
 8001f98:	f7ff fcf8 	bl	800198c <Paint_DrawPoint>
            Paint_DrawPoint(X_Center - XCurrent, Y_Center - YCurrent, Color, Line_width, DOT_STYLE_DFT);//5
 8001f9c:	89fb      	ldrh	r3, [r7, #14]
 8001f9e:	88fa      	ldrh	r2, [r7, #6]
 8001fa0:	1ad3      	subs	r3, r2, r3
 8001fa2:	b298      	uxth	r0, r3
 8001fa4:	89bb      	ldrh	r3, [r7, #12]
 8001fa6:	88ba      	ldrh	r2, [r7, #4]
 8001fa8:	1ad3      	subs	r3, r2, r3
 8001faa:	b299      	uxth	r1, r3
 8001fac:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001fb0:	883a      	ldrh	r2, [r7, #0]
 8001fb2:	2401      	movs	r4, #1
 8001fb4:	9400      	str	r4, [sp, #0]
 8001fb6:	f7ff fce9 	bl	800198c <Paint_DrawPoint>
            Paint_DrawPoint(X_Center + XCurrent, Y_Center - YCurrent, Color, Line_width, DOT_STYLE_DFT);//6
 8001fba:	89fa      	ldrh	r2, [r7, #14]
 8001fbc:	88fb      	ldrh	r3, [r7, #6]
 8001fbe:	4413      	add	r3, r2
 8001fc0:	b298      	uxth	r0, r3
 8001fc2:	89bb      	ldrh	r3, [r7, #12]
 8001fc4:	88ba      	ldrh	r2, [r7, #4]
 8001fc6:	1ad3      	subs	r3, r2, r3
 8001fc8:	b299      	uxth	r1, r3
 8001fca:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001fce:	883a      	ldrh	r2, [r7, #0]
 8001fd0:	2401      	movs	r4, #1
 8001fd2:	9400      	str	r4, [sp, #0]
 8001fd4:	f7ff fcda 	bl	800198c <Paint_DrawPoint>
            Paint_DrawPoint(X_Center + YCurrent, Y_Center - XCurrent, Color, Line_width, DOT_STYLE_DFT);//7
 8001fd8:	89ba      	ldrh	r2, [r7, #12]
 8001fda:	88fb      	ldrh	r3, [r7, #6]
 8001fdc:	4413      	add	r3, r2
 8001fde:	b298      	uxth	r0, r3
 8001fe0:	89fb      	ldrh	r3, [r7, #14]
 8001fe2:	88ba      	ldrh	r2, [r7, #4]
 8001fe4:	1ad3      	subs	r3, r2, r3
 8001fe6:	b299      	uxth	r1, r3
 8001fe8:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001fec:	883a      	ldrh	r2, [r7, #0]
 8001fee:	2401      	movs	r4, #1
 8001ff0:	9400      	str	r4, [sp, #0]
 8001ff2:	f7ff fccb 	bl	800198c <Paint_DrawPoint>
            Paint_DrawPoint(X_Center + YCurrent, Y_Center + XCurrent, Color, Line_width, DOT_STYLE_DFT);//0
 8001ff6:	89ba      	ldrh	r2, [r7, #12]
 8001ff8:	88fb      	ldrh	r3, [r7, #6]
 8001ffa:	4413      	add	r3, r2
 8001ffc:	b298      	uxth	r0, r3
 8001ffe:	89fa      	ldrh	r2, [r7, #14]
 8002000:	88bb      	ldrh	r3, [r7, #4]
 8002002:	4413      	add	r3, r2
 8002004:	b299      	uxth	r1, r3
 8002006:	f897 3020 	ldrb.w	r3, [r7, #32]
 800200a:	883a      	ldrh	r2, [r7, #0]
 800200c:	2401      	movs	r4, #1
 800200e:	9400      	str	r4, [sp, #0]
 8002010:	f7ff fcbc 	bl	800198c <Paint_DrawPoint>

            if (Esp < 0 )
 8002014:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002018:	2b00      	cmp	r3, #0
 800201a:	da09      	bge.n	8002030 <Paint_DrawCircle+0x2d0>
                Esp += 4 * XCurrent + 6;
 800201c:	89fb      	ldrh	r3, [r7, #14]
 800201e:	009b      	lsls	r3, r3, #2
 8002020:	b29a      	uxth	r2, r3
 8002022:	897b      	ldrh	r3, [r7, #10]
 8002024:	4413      	add	r3, r2
 8002026:	b29b      	uxth	r3, r3
 8002028:	3306      	adds	r3, #6
 800202a:	b29b      	uxth	r3, r3
 800202c:	817b      	strh	r3, [r7, #10]
 800202e:	e013      	b.n	8002058 <Paint_DrawCircle+0x2f8>
            else {
                Esp += 10 + 4 * (XCurrent - YCurrent );
 8002030:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8002034:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8002038:	1ad3      	subs	r3, r2, r3
 800203a:	b29b      	uxth	r3, r3
 800203c:	009b      	lsls	r3, r3, #2
 800203e:	b29a      	uxth	r2, r3
 8002040:	897b      	ldrh	r3, [r7, #10]
 8002042:	4413      	add	r3, r2
 8002044:	b29b      	uxth	r3, r3
 8002046:	330a      	adds	r3, #10
 8002048:	b29b      	uxth	r3, r3
 800204a:	817b      	strh	r3, [r7, #10]
                YCurrent --;
 800204c:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8002050:	b29b      	uxth	r3, r3
 8002052:	3b01      	subs	r3, #1
 8002054:	b29b      	uxth	r3, r3
 8002056:	81bb      	strh	r3, [r7, #12]
            }
            XCurrent ++;
 8002058:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800205c:	b29b      	uxth	r3, r3
 800205e:	3301      	adds	r3, #1
 8002060:	b29b      	uxth	r3, r3
 8002062:	81fb      	strh	r3, [r7, #14]
        while (XCurrent <= YCurrent ) {
 8002064:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8002068:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800206c:	429a      	cmp	r2, r3
 800206e:	f77f af59 	ble.w	8001f24 <Paint_DrawCircle+0x1c4>
        }
    }
}
 8002072:	3714      	adds	r7, #20
 8002074:	46bd      	mov	sp, r7
 8002076:	bd90      	pop	{r4, r7, pc}

08002078 <Paint_DrawChar>:
    Color_Foreground : Select the foreground color
    Color_Background : Select the background color
******************************************************************************/
void Paint_DrawChar(UWORD Xpoint, UWORD Ypoint, const char Acsii_Char,
                    sFONT* Font, UWORD Color_Foreground, UWORD Color_Background)
{
 8002078:	b580      	push	{r7, lr}
 800207a:	b088      	sub	sp, #32
 800207c:	af00      	add	r7, sp, #0
 800207e:	607b      	str	r3, [r7, #4]
 8002080:	4603      	mov	r3, r0
 8002082:	81fb      	strh	r3, [r7, #14]
 8002084:	460b      	mov	r3, r1
 8002086:	81bb      	strh	r3, [r7, #12]
 8002088:	4613      	mov	r3, r2
 800208a:	72fb      	strb	r3, [r7, #11]
    UWORD Page, Column;

    if (Xpoint > Paint.Width || Ypoint > Paint.Height) {
 800208c:	4b48      	ldr	r3, [pc, #288]	@ (80021b0 <Paint_DrawChar+0x138>)
 800208e:	889b      	ldrh	r3, [r3, #4]
 8002090:	89fa      	ldrh	r2, [r7, #14]
 8002092:	429a      	cmp	r2, r3
 8002094:	d804      	bhi.n	80020a0 <Paint_DrawChar+0x28>
 8002096:	4b46      	ldr	r3, [pc, #280]	@ (80021b0 <Paint_DrawChar+0x138>)
 8002098:	88db      	ldrh	r3, [r3, #6]
 800209a:	89ba      	ldrh	r2, [r7, #12]
 800209c:	429a      	cmp	r2, r3
 800209e:	d903      	bls.n	80020a8 <Paint_DrawChar+0x30>
        Debug("Paint_DrawChar Input exceeds the normal display range\r\n");
 80020a0:	4844      	ldr	r0, [pc, #272]	@ (80021b4 <Paint_DrawChar+0x13c>)
 80020a2:	f002 fb81 	bl	80047a8 <puts>
        return;
 80020a6:	e080      	b.n	80021aa <Paint_DrawChar+0x132>
    }

    // Safety check: ensure Font and Font->table are valid
    if (Font == NULL || Font->table == NULL) {
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d003      	beq.n	80020b6 <Paint_DrawChar+0x3e>
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d103      	bne.n	80020be <Paint_DrawChar+0x46>
        Debug("Paint_DrawChar: Invalid font pointer!\r\n");
 80020b6:	4840      	ldr	r0, [pc, #256]	@ (80021b8 <Paint_DrawChar+0x140>)
 80020b8:	f002 fb76 	bl	80047a8 <puts>
        return;
 80020bc:	e075      	b.n	80021aa <Paint_DrawChar+0x132>
    }

    // Safety check: ensure character is in valid range (ASCII 32-126)
    if (Acsii_Char < ' ' || Acsii_Char > '~') {
 80020be:	7afb      	ldrb	r3, [r7, #11]
 80020c0:	2b1f      	cmp	r3, #31
 80020c2:	d902      	bls.n	80020ca <Paint_DrawChar+0x52>
 80020c4:	7afb      	ldrb	r3, [r7, #11]
 80020c6:	2b7e      	cmp	r3, #126	@ 0x7e
 80020c8:	d903      	bls.n	80020d2 <Paint_DrawChar+0x5a>
        Debug("Paint_DrawChar: Character out of range!\r\n");
 80020ca:	483c      	ldr	r0, [pc, #240]	@ (80021bc <Paint_DrawChar+0x144>)
 80020cc:	f002 fb6c 	bl	80047a8 <puts>
        return;
 80020d0:	e06b      	b.n	80021aa <Paint_DrawChar+0x132>
    }

    uint32_t Char_Offset = (Acsii_Char - ' ') * Font->Height * (Font->Width / 8 + (Font->Width % 8 ? 1 : 0));
 80020d2:	7afb      	ldrb	r3, [r7, #11]
 80020d4:	3b20      	subs	r3, #32
 80020d6:	687a      	ldr	r2, [r7, #4]
 80020d8:	88d2      	ldrh	r2, [r2, #6]
 80020da:	fb02 f303 	mul.w	r3, r2, r3
 80020de:	687a      	ldr	r2, [r7, #4]
 80020e0:	8892      	ldrh	r2, [r2, #4]
 80020e2:	08d2      	lsrs	r2, r2, #3
 80020e4:	b292      	uxth	r2, r2
 80020e6:	4611      	mov	r1, r2
 80020e8:	687a      	ldr	r2, [r7, #4]
 80020ea:	8892      	ldrh	r2, [r2, #4]
 80020ec:	f002 0207 	and.w	r2, r2, #7
 80020f0:	b292      	uxth	r2, r2
 80020f2:	2a00      	cmp	r2, #0
 80020f4:	bf14      	ite	ne
 80020f6:	2201      	movne	r2, #1
 80020f8:	2200      	moveq	r2, #0
 80020fa:	b2d2      	uxtb	r2, r2
 80020fc:	440a      	add	r2, r1
 80020fe:	fb02 f303 	mul.w	r3, r2, r3
 8002102:	617b      	str	r3, [r7, #20]
    const unsigned char *ptr = &Font->table[Char_Offset];
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681a      	ldr	r2, [r3, #0]
 8002108:	697b      	ldr	r3, [r7, #20]
 800210a:	4413      	add	r3, r2
 800210c:	61fb      	str	r3, [r7, #28]

    for (Page = 0; Page < Font->Height; Page ++ ) {
 800210e:	2300      	movs	r3, #0
 8002110:	837b      	strh	r3, [r7, #26]
 8002112:	e045      	b.n	80021a0 <Paint_DrawChar+0x128>
        for (Column = 0; Column < Font->Width; Column ++ ) {
 8002114:	2300      	movs	r3, #0
 8002116:	833b      	strh	r3, [r7, #24]
 8002118:	e030      	b.n	800217c <Paint_DrawChar+0x104>

            //To determine whether the font background color and screen background color is consistent
        	if (WHITE == FONT_BACKGROUND) { //this process is to speed up the scan
				if (*ptr & (0x80 >> (Column % 8))){
 800211a:	69fb      	ldr	r3, [r7, #28]
 800211c:	781b      	ldrb	r3, [r3, #0]
 800211e:	4619      	mov	r1, r3
 8002120:	8b3b      	ldrh	r3, [r7, #24]
 8002122:	f003 0307 	and.w	r3, r3, #7
 8002126:	2280      	movs	r2, #128	@ 0x80
 8002128:	fa42 f303 	asr.w	r3, r2, r3
 800212c:	400b      	ands	r3, r1
 800212e:	2b00      	cmp	r3, #0
 8002130:	d00c      	beq.n	800214c <Paint_DrawChar+0xd4>
					Paint_SetPixel(Xpoint + Column, Ypoint + Page, Color_Foreground);
 8002132:	89fa      	ldrh	r2, [r7, #14]
 8002134:	8b3b      	ldrh	r3, [r7, #24]
 8002136:	4413      	add	r3, r2
 8002138:	b298      	uxth	r0, r3
 800213a:	89ba      	ldrh	r2, [r7, #12]
 800213c:	8b7b      	ldrh	r3, [r7, #26]
 800213e:	4413      	add	r3, r2
 8002140:	b29b      	uxth	r3, r3
 8002142:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8002144:	4619      	mov	r1, r3
 8002146:	f7ff fa03 	bl	8001550 <Paint_SetPixel>
 800214a:	e00b      	b.n	8002164 <Paint_DrawChar+0xec>
					// Paint_DrawPoint(Xpoint + Column, Ypoint + Page, Color_Foreground, DOT_PIXEL_DFT, DOT_STYLE_DFT);
				}
				else{
					Paint_SetPixel(Xpoint + Column, Ypoint + Page, Color_Background);
 800214c:	89fa      	ldrh	r2, [r7, #14]
 800214e:	8b3b      	ldrh	r3, [r7, #24]
 8002150:	4413      	add	r3, r2
 8002152:	b298      	uxth	r0, r3
 8002154:	89ba      	ldrh	r2, [r7, #12]
 8002156:	8b7b      	ldrh	r3, [r7, #26]
 8002158:	4413      	add	r3, r2
 800215a:	b29b      	uxth	r3, r3
 800215c:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 800215e:	4619      	mov	r1, r3
 8002160:	f7ff f9f6 	bl	8001550 <Paint_SetPixel>
					Paint_SetPixel(Xpoint + Column, Ypoint + Page, Color_Foreground);
					// Paint_DrawPoint(Xpoint + Column, Ypoint + Page, Color_Background, DOT_PIXEL_DFT, DOT_STYLE_DFT);
				}
			}
            //One pixel is 8 bits
            if (Column % 8 == 7)
 8002164:	8b3b      	ldrh	r3, [r7, #24]
 8002166:	f003 0307 	and.w	r3, r3, #7
 800216a:	b29b      	uxth	r3, r3
 800216c:	2b07      	cmp	r3, #7
 800216e:	d102      	bne.n	8002176 <Paint_DrawChar+0xfe>
                ptr++;
 8002170:	69fb      	ldr	r3, [r7, #28]
 8002172:	3301      	adds	r3, #1
 8002174:	61fb      	str	r3, [r7, #28]
        for (Column = 0; Column < Font->Width; Column ++ ) {
 8002176:	8b3b      	ldrh	r3, [r7, #24]
 8002178:	3301      	adds	r3, #1
 800217a:	833b      	strh	r3, [r7, #24]
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	889b      	ldrh	r3, [r3, #4]
 8002180:	8b3a      	ldrh	r2, [r7, #24]
 8002182:	429a      	cmp	r2, r3
 8002184:	d3c9      	bcc.n	800211a <Paint_DrawChar+0xa2>
        }// Write a line
        if (Font->Width % 8 != 0)
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	889b      	ldrh	r3, [r3, #4]
 800218a:	f003 0307 	and.w	r3, r3, #7
 800218e:	b29b      	uxth	r3, r3
 8002190:	2b00      	cmp	r3, #0
 8002192:	d002      	beq.n	800219a <Paint_DrawChar+0x122>
            ptr++;
 8002194:	69fb      	ldr	r3, [r7, #28]
 8002196:	3301      	adds	r3, #1
 8002198:	61fb      	str	r3, [r7, #28]
    for (Page = 0; Page < Font->Height; Page ++ ) {
 800219a:	8b7b      	ldrh	r3, [r7, #26]
 800219c:	3301      	adds	r3, #1
 800219e:	837b      	strh	r3, [r7, #26]
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	88db      	ldrh	r3, [r3, #6]
 80021a4:	8b7a      	ldrh	r2, [r7, #26]
 80021a6:	429a      	cmp	r2, r3
 80021a8:	d3b4      	bcc.n	8002114 <Paint_DrawChar+0x9c>
    }// Write all
}
 80021aa:	3720      	adds	r7, #32
 80021ac:	46bd      	mov	sp, r7
 80021ae:	bd80      	pop	{r7, pc}
 80021b0:	20000140 	.word	0x20000140
 80021b4:	08005768 	.word	0x08005768
 80021b8:	080057a8 	.word	0x080057a8
 80021bc:	080057d8 	.word	0x080057d8

080021c0 <Paint_DrawString_EN>:
    Color_Foreground : Select the foreground color
    Color_Background : Select the background color
******************************************************************************/
void Paint_DrawString_EN(UWORD Xstart, UWORD Ystart, const char * pString,
                         sFONT* Font, UWORD Color_Foreground, UWORD Color_Background)
{
 80021c0:	b580      	push	{r7, lr}
 80021c2:	b088      	sub	sp, #32
 80021c4:	af02      	add	r7, sp, #8
 80021c6:	60ba      	str	r2, [r7, #8]
 80021c8:	607b      	str	r3, [r7, #4]
 80021ca:	4603      	mov	r3, r0
 80021cc:	81fb      	strh	r3, [r7, #14]
 80021ce:	460b      	mov	r3, r1
 80021d0:	81bb      	strh	r3, [r7, #12]
    UWORD Xpoint = Xstart;
 80021d2:	89fb      	ldrh	r3, [r7, #14]
 80021d4:	82fb      	strh	r3, [r7, #22]
    UWORD Ypoint = Ystart;
 80021d6:	89bb      	ldrh	r3, [r7, #12]
 80021d8:	82bb      	strh	r3, [r7, #20]
    if (Xstart > Paint.Width || Ystart > Paint.Height) {
 80021da:	4b21      	ldr	r3, [pc, #132]	@ (8002260 <Paint_DrawString_EN+0xa0>)
 80021dc:	889b      	ldrh	r3, [r3, #4]
 80021de:	89fa      	ldrh	r2, [r7, #14]
 80021e0:	429a      	cmp	r2, r3
 80021e2:	d804      	bhi.n	80021ee <Paint_DrawString_EN+0x2e>
 80021e4:	4b1e      	ldr	r3, [pc, #120]	@ (8002260 <Paint_DrawString_EN+0xa0>)
 80021e6:	88db      	ldrh	r3, [r3, #6]
 80021e8:	89ba      	ldrh	r2, [r7, #12]
 80021ea:	429a      	cmp	r2, r3
 80021ec:	d931      	bls.n	8002252 <Paint_DrawString_EN+0x92>
        Debug("Paint_DrawString_EN Input exceeds the normal display range\r\n");
 80021ee:	481d      	ldr	r0, [pc, #116]	@ (8002264 <Paint_DrawString_EN+0xa4>)
 80021f0:	f002 fada 	bl	80047a8 <puts>
        return;
 80021f4:	e031      	b.n	800225a <Paint_DrawString_EN+0x9a>
    }

    while (* pString != '\0') {
        //if X direction filled , reposition to(Xstart,Ypoint),Ypoint is Y direction plus the Height of the character
        if ((Xpoint + Font->Width ) > Paint.Width ) {
 80021f6:	8afb      	ldrh	r3, [r7, #22]
 80021f8:	687a      	ldr	r2, [r7, #4]
 80021fa:	8892      	ldrh	r2, [r2, #4]
 80021fc:	4413      	add	r3, r2
 80021fe:	4a18      	ldr	r2, [pc, #96]	@ (8002260 <Paint_DrawString_EN+0xa0>)
 8002200:	8892      	ldrh	r2, [r2, #4]
 8002202:	4293      	cmp	r3, r2
 8002204:	dd06      	ble.n	8002214 <Paint_DrawString_EN+0x54>
            Xpoint = Xstart;
 8002206:	89fb      	ldrh	r3, [r7, #14]
 8002208:	82fb      	strh	r3, [r7, #22]
            Ypoint += Font->Height;
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	88da      	ldrh	r2, [r3, #6]
 800220e:	8abb      	ldrh	r3, [r7, #20]
 8002210:	4413      	add	r3, r2
 8002212:	82bb      	strh	r3, [r7, #20]
        }

        // If the Y direction is full, reposition to(Xstart, Ystart)
        if ((Ypoint  + Font->Height ) > Paint.Height ) {
 8002214:	8abb      	ldrh	r3, [r7, #20]
 8002216:	687a      	ldr	r2, [r7, #4]
 8002218:	88d2      	ldrh	r2, [r2, #6]
 800221a:	4413      	add	r3, r2
 800221c:	4a10      	ldr	r2, [pc, #64]	@ (8002260 <Paint_DrawString_EN+0xa0>)
 800221e:	88d2      	ldrh	r2, [r2, #6]
 8002220:	4293      	cmp	r3, r2
 8002222:	dd03      	ble.n	800222c <Paint_DrawString_EN+0x6c>
            Xpoint = Xstart;
 8002224:	89fb      	ldrh	r3, [r7, #14]
 8002226:	82fb      	strh	r3, [r7, #22]
            Ypoint = Ystart;
 8002228:	89bb      	ldrh	r3, [r7, #12]
 800222a:	82bb      	strh	r3, [r7, #20]
        }
        Paint_DrawChar(Xpoint, Ypoint, * pString, Font, Color_Foreground, Color_Background);
 800222c:	68bb      	ldr	r3, [r7, #8]
 800222e:	781a      	ldrb	r2, [r3, #0]
 8002230:	8ab9      	ldrh	r1, [r7, #20]
 8002232:	8af8      	ldrh	r0, [r7, #22]
 8002234:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8002236:	9301      	str	r3, [sp, #4]
 8002238:	8c3b      	ldrh	r3, [r7, #32]
 800223a:	9300      	str	r3, [sp, #0]
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	f7ff ff1b 	bl	8002078 <Paint_DrawChar>

        //The next character of the address
        pString ++;
 8002242:	68bb      	ldr	r3, [r7, #8]
 8002244:	3301      	adds	r3, #1
 8002246:	60bb      	str	r3, [r7, #8]

        //The next word of the abscissa increases the font of the broadband
        Xpoint += Font->Width;
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	889a      	ldrh	r2, [r3, #4]
 800224c:	8afb      	ldrh	r3, [r7, #22]
 800224e:	4413      	add	r3, r2
 8002250:	82fb      	strh	r3, [r7, #22]
    while (* pString != '\0') {
 8002252:	68bb      	ldr	r3, [r7, #8]
 8002254:	781b      	ldrb	r3, [r3, #0]
 8002256:	2b00      	cmp	r3, #0
 8002258:	d1cd      	bne.n	80021f6 <Paint_DrawString_EN+0x36>
    }
}
 800225a:	3718      	adds	r7, #24
 800225c:	46bd      	mov	sp, r7
 800225e:	bd80      	pop	{r7, pc}
 8002260:	20000140 	.word	0x20000140
 8002264:	08005808 	.word	0x08005808

08002268 <Paint_DrawNum>:
    Color_Background : Select the background color
******************************************************************************/
#define  ARRAY_LEN 255
void Paint_DrawNum(UWORD Xpoint, UWORD Ypoint, double Nummber,
                   sFONT* Font, UWORD Digit,UWORD Color_Foreground, UWORD Color_Background)
{
 8002268:	b590      	push	{r4, r7, lr}
 800226a:	f5ad 7d0f 	sub.w	sp, sp, #572	@ 0x23c
 800226e:	af02      	add	r7, sp, #8
 8002270:	4604      	mov	r4, r0
 8002272:	4608      	mov	r0, r1
 8002274:	f107 0110 	add.w	r1, r7, #16
 8002278:	ed01 0b02 	vstr	d0, [r1, #-8]
 800227c:	f507 710c 	add.w	r1, r7, #560	@ 0x230
 8002280:	f5a1 7108 	sub.w	r1, r1, #544	@ 0x220
 8002284:	600a      	str	r2, [r1, #0]
 8002286:	4619      	mov	r1, r3
 8002288:	f507 730c 	add.w	r3, r7, #560	@ 0x230
 800228c:	f2a3 231a 	subw	r3, r3, #538	@ 0x21a
 8002290:	4622      	mov	r2, r4
 8002292:	801a      	strh	r2, [r3, #0]
 8002294:	f507 730c 	add.w	r3, r7, #560	@ 0x230
 8002298:	f5a3 7307 	sub.w	r3, r3, #540	@ 0x21c
 800229c:	4602      	mov	r2, r0
 800229e:	801a      	strh	r2, [r3, #0]
 80022a0:	f507 730c 	add.w	r3, r7, #560	@ 0x230
 80022a4:	f2a3 232a 	subw	r3, r3, #554	@ 0x22a
 80022a8:	460a      	mov	r2, r1
 80022aa:	801a      	strh	r2, [r3, #0]
		Color_Foreground=~Color_Foreground;
 80022ac:	f8b7 3240 	ldrh.w	r3, [r7, #576]	@ 0x240
 80022b0:	43db      	mvns	r3, r3
 80022b2:	f8a7 3240 	strh.w	r3, [r7, #576]	@ 0x240
		Color_Background=~Color_Background;
 80022b6:	f8b7 3244 	ldrh.w	r3, [r7, #580]	@ 0x244
 80022ba:	43db      	mvns	r3, r3
 80022bc:	f8a7 3244 	strh.w	r3, [r7, #580]	@ 0x244
    int16_t Num_Bit = 0, Str_Bit = 0;
 80022c0:	2300      	movs	r3, #0
 80022c2:	f8a7 322e 	strh.w	r3, [r7, #558]	@ 0x22e
 80022c6:	2300      	movs	r3, #0
 80022c8:	f8a7 322c 	strh.w	r3, [r7, #556]	@ 0x22c
    uint8_t Str_Array[ARRAY_LEN] = {0}, Num_Array[ARRAY_LEN] = {0};
 80022cc:	f507 730c 	add.w	r3, r7, #560	@ 0x230
 80022d0:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80022d4:	2200      	movs	r2, #0
 80022d6:	601a      	str	r2, [r3, #0]
 80022d8:	3304      	adds	r3, #4
 80022da:	22fb      	movs	r2, #251	@ 0xfb
 80022dc:	2100      	movs	r1, #0
 80022de:	4618      	mov	r0, r3
 80022e0:	f002 fb42 	bl	8004968 <memset>
 80022e4:	f507 730c 	add.w	r3, r7, #560	@ 0x230
 80022e8:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 80022ec:	2200      	movs	r2, #0
 80022ee:	601a      	str	r2, [r3, #0]
 80022f0:	3304      	adds	r3, #4
 80022f2:	22fb      	movs	r2, #251	@ 0xfb
 80022f4:	2100      	movs	r1, #0
 80022f6:	4618      	mov	r0, r3
 80022f8:	f002 fb36 	bl	8004968 <memset>
    uint8_t *pStr = Str_Array;
 80022fc:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 8002300:	f8c7 321c 	str.w	r3, [r7, #540]	@ 0x21c
		int temp = Nummber;
 8002304:	f107 0310 	add.w	r3, r7, #16
 8002308:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 800230c:	f7fe f974 	bl	80005f8 <__aeabi_d2iz>
 8002310:	4603      	mov	r3, r0
 8002312:	f8c7 3228 	str.w	r3, [r7, #552]	@ 0x228
		float decimals;
		uint8_t i;
    if (Xpoint > Paint.Width || Ypoint > Paint.Height) {
 8002316:	4b88      	ldr	r3, [pc, #544]	@ (8002538 <Paint_DrawNum+0x2d0>)
 8002318:	889b      	ldrh	r3, [r3, #4]
 800231a:	f507 720c 	add.w	r2, r7, #560	@ 0x230
 800231e:	f2a2 221a 	subw	r2, r2, #538	@ 0x21a
 8002322:	8812      	ldrh	r2, [r2, #0]
 8002324:	429a      	cmp	r2, r3
 8002326:	d808      	bhi.n	800233a <Paint_DrawNum+0xd2>
 8002328:	4b83      	ldr	r3, [pc, #524]	@ (8002538 <Paint_DrawNum+0x2d0>)
 800232a:	88db      	ldrh	r3, [r3, #6]
 800232c:	f507 720c 	add.w	r2, r7, #560	@ 0x230
 8002330:	f5a2 7207 	sub.w	r2, r2, #540	@ 0x21c
 8002334:	8812      	ldrh	r2, [r2, #0]
 8002336:	429a      	cmp	r2, r3
 8002338:	d903      	bls.n	8002342 <Paint_DrawNum+0xda>
        Debug("Paint_DisNum Input exceeds the normal display range\r\n");
 800233a:	4880      	ldr	r0, [pc, #512]	@ (800253c <Paint_DrawNum+0x2d4>)
 800233c:	f002 fa34 	bl	80047a8 <puts>
 8002340:	e0f5      	b.n	800252e <Paint_DrawNum+0x2c6>
        return;
    }

		if(Digit > 0) {				
 8002342:	f507 730c 	add.w	r3, r7, #560	@ 0x230
 8002346:	f2a3 232a 	subw	r3, r3, #554	@ 0x22a
 800234a:	881b      	ldrh	r3, [r3, #0]
 800234c:	2b00      	cmp	r3, #0
 800234e:	d07d      	beq.n	800244c <Paint_DrawNum+0x1e4>
		decimals = Nummber - temp;
 8002350:	f8d7 0228 	ldr.w	r0, [r7, #552]	@ 0x228
 8002354:	f7fe f8e6 	bl	8000524 <__aeabi_i2d>
 8002358:	4602      	mov	r2, r0
 800235a:	460b      	mov	r3, r1
 800235c:	f107 0110 	add.w	r1, r7, #16
 8002360:	e951 0102 	ldrd	r0, r1, [r1, #-8]
 8002364:	f7fd ff90 	bl	8000288 <__aeabi_dsub>
 8002368:	4602      	mov	r2, r0
 800236a:	460b      	mov	r3, r1
 800236c:	4610      	mov	r0, r2
 800236e:	4619      	mov	r1, r3
 8002370:	f7fe f96a 	bl	8000648 <__aeabi_d2f>
 8002374:	4603      	mov	r3, r0
 8002376:	f8c7 3224 	str.w	r3, [r7, #548]	@ 0x224
		for(i=Digit; i > 0; i--) {
 800237a:	f507 730c 	add.w	r3, r7, #560	@ 0x230
 800237e:	f2a3 232a 	subw	r3, r3, #554	@ 0x22a
 8002382:	881b      	ldrh	r3, [r3, #0]
 8002384:	f887 3223 	strb.w	r3, [r7, #547]	@ 0x223
 8002388:	e00c      	b.n	80023a4 <Paint_DrawNum+0x13c>
			decimals*=10;
 800238a:	edd7 7a89 	vldr	s15, [r7, #548]	@ 0x224
 800238e:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8002392:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002396:	edc7 7a89 	vstr	s15, [r7, #548]	@ 0x224
		for(i=Digit; i > 0; i--) {
 800239a:	f897 3223 	ldrb.w	r3, [r7, #547]	@ 0x223
 800239e:	3b01      	subs	r3, #1
 80023a0:	f887 3223 	strb.w	r3, [r7, #547]	@ 0x223
 80023a4:	f897 3223 	ldrb.w	r3, [r7, #547]	@ 0x223
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d1ee      	bne.n	800238a <Paint_DrawNum+0x122>
		}
		temp = decimals;
 80023ac:	edd7 7a89 	vldr	s15, [r7, #548]	@ 0x224
 80023b0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80023b4:	ee17 3a90 	vmov	r3, s15
 80023b8:	f8c7 3228 	str.w	r3, [r7, #552]	@ 0x228
		//Converts a number to a string
		for(i=Digit; i>0; i--) {
 80023bc:	f507 730c 	add.w	r3, r7, #560	@ 0x230
 80023c0:	f2a3 232a 	subw	r3, r3, #554	@ 0x22a
 80023c4:	881b      	ldrh	r3, [r3, #0]
 80023c6:	f887 3223 	strb.w	r3, [r7, #547]	@ 0x223
 80023ca:	e02c      	b.n	8002426 <Paint_DrawNum+0x1be>
			Num_Array[Num_Bit] = temp % 10 + '0';
 80023cc:	f8d7 2228 	ldr.w	r2, [r7, #552]	@ 0x228
 80023d0:	4b5b      	ldr	r3, [pc, #364]	@ (8002540 <Paint_DrawNum+0x2d8>)
 80023d2:	fb83 1302 	smull	r1, r3, r3, r2
 80023d6:	1099      	asrs	r1, r3, #2
 80023d8:	17d3      	asrs	r3, r2, #31
 80023da:	1ac9      	subs	r1, r1, r3
 80023dc:	460b      	mov	r3, r1
 80023de:	009b      	lsls	r3, r3, #2
 80023e0:	440b      	add	r3, r1
 80023e2:	005b      	lsls	r3, r3, #1
 80023e4:	1ad1      	subs	r1, r2, r3
 80023e6:	b2ca      	uxtb	r2, r1
 80023e8:	f9b7 322e 	ldrsh.w	r3, [r7, #558]	@ 0x22e
 80023ec:	3230      	adds	r2, #48	@ 0x30
 80023ee:	b2d1      	uxtb	r1, r2
 80023f0:	f507 720c 	add.w	r2, r7, #560	@ 0x230
 80023f4:	f5a2 7205 	sub.w	r2, r2, #532	@ 0x214
 80023f8:	54d1      	strb	r1, [r2, r3]
			Num_Bit++;
 80023fa:	f9b7 322e 	ldrsh.w	r3, [r7, #558]	@ 0x22e
 80023fe:	b29b      	uxth	r3, r3
 8002400:	3301      	adds	r3, #1
 8002402:	b29b      	uxth	r3, r3
 8002404:	f8a7 322e 	strh.w	r3, [r7, #558]	@ 0x22e
			temp /= 10;						
 8002408:	f8d7 3228 	ldr.w	r3, [r7, #552]	@ 0x228
 800240c:	4a4c      	ldr	r2, [pc, #304]	@ (8002540 <Paint_DrawNum+0x2d8>)
 800240e:	fb82 1203 	smull	r1, r2, r2, r3
 8002412:	1092      	asrs	r2, r2, #2
 8002414:	17db      	asrs	r3, r3, #31
 8002416:	1ad3      	subs	r3, r2, r3
 8002418:	f8c7 3228 	str.w	r3, [r7, #552]	@ 0x228
		for(i=Digit; i>0; i--) {
 800241c:	f897 3223 	ldrb.w	r3, [r7, #547]	@ 0x223
 8002420:	3b01      	subs	r3, #1
 8002422:	f887 3223 	strb.w	r3, [r7, #547]	@ 0x223
 8002426:	f897 3223 	ldrb.w	r3, [r7, #547]	@ 0x223
 800242a:	2b00      	cmp	r3, #0
 800242c:	d1ce      	bne.n	80023cc <Paint_DrawNum+0x164>
		}	
		Num_Array[Num_Bit] = '.';
 800242e:	f9b7 322e 	ldrsh.w	r3, [r7, #558]	@ 0x22e
 8002432:	f507 720c 	add.w	r2, r7, #560	@ 0x230
 8002436:	f5a2 7205 	sub.w	r2, r2, #532	@ 0x214
 800243a:	212e      	movs	r1, #46	@ 0x2e
 800243c:	54d1      	strb	r1, [r2, r3]
		Num_Bit++;
 800243e:	f9b7 322e 	ldrsh.w	r3, [r7, #558]	@ 0x22e
 8002442:	b29b      	uxth	r3, r3
 8002444:	3301      	adds	r3, #1
 8002446:	b29b      	uxth	r3, r3
 8002448:	f8a7 322e 	strh.w	r3, [r7, #558]	@ 0x22e
		}
	
		temp = Nummber;
 800244c:	f107 0310 	add.w	r3, r7, #16
 8002450:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8002454:	f7fe f8d0 	bl	80005f8 <__aeabi_d2iz>
 8002458:	4603      	mov	r3, r0
 800245a:	f8c7 3228 	str.w	r3, [r7, #552]	@ 0x228
    //Converts a number to a string
    while (temp) {
 800245e:	e027      	b.n	80024b0 <Paint_DrawNum+0x248>
        Num_Array[Num_Bit] = temp % 10 + '0';
 8002460:	f8d7 2228 	ldr.w	r2, [r7, #552]	@ 0x228
 8002464:	4b36      	ldr	r3, [pc, #216]	@ (8002540 <Paint_DrawNum+0x2d8>)
 8002466:	fb83 1302 	smull	r1, r3, r3, r2
 800246a:	1099      	asrs	r1, r3, #2
 800246c:	17d3      	asrs	r3, r2, #31
 800246e:	1ac9      	subs	r1, r1, r3
 8002470:	460b      	mov	r3, r1
 8002472:	009b      	lsls	r3, r3, #2
 8002474:	440b      	add	r3, r1
 8002476:	005b      	lsls	r3, r3, #1
 8002478:	1ad1      	subs	r1, r2, r3
 800247a:	b2ca      	uxtb	r2, r1
 800247c:	f9b7 322e 	ldrsh.w	r3, [r7, #558]	@ 0x22e
 8002480:	3230      	adds	r2, #48	@ 0x30
 8002482:	b2d1      	uxtb	r1, r2
 8002484:	f507 720c 	add.w	r2, r7, #560	@ 0x230
 8002488:	f5a2 7205 	sub.w	r2, r2, #532	@ 0x214
 800248c:	54d1      	strb	r1, [r2, r3]
        Num_Bit++;
 800248e:	f9b7 322e 	ldrsh.w	r3, [r7, #558]	@ 0x22e
 8002492:	b29b      	uxth	r3, r3
 8002494:	3301      	adds	r3, #1
 8002496:	b29b      	uxth	r3, r3
 8002498:	f8a7 322e 	strh.w	r3, [r7, #558]	@ 0x22e
        temp /= 10;
 800249c:	f8d7 3228 	ldr.w	r3, [r7, #552]	@ 0x228
 80024a0:	4a27      	ldr	r2, [pc, #156]	@ (8002540 <Paint_DrawNum+0x2d8>)
 80024a2:	fb82 1203 	smull	r1, r2, r2, r3
 80024a6:	1092      	asrs	r2, r2, #2
 80024a8:	17db      	asrs	r3, r3, #31
 80024aa:	1ad3      	subs	r3, r2, r3
 80024ac:	f8c7 3228 	str.w	r3, [r7, #552]	@ 0x228
    while (temp) {
 80024b0:	f8d7 3228 	ldr.w	r3, [r7, #552]	@ 0x228
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d1d3      	bne.n	8002460 <Paint_DrawNum+0x1f8>
    }
		
    //The string is inverted
    while (Num_Bit > 0) {
 80024b8:	e01c      	b.n	80024f4 <Paint_DrawNum+0x28c>
        Str_Array[Str_Bit] = Num_Array[Num_Bit - 1];
 80024ba:	f9b7 322e 	ldrsh.w	r3, [r7, #558]	@ 0x22e
 80024be:	1e5a      	subs	r2, r3, #1
 80024c0:	f9b7 322c 	ldrsh.w	r3, [r7, #556]	@ 0x22c
 80024c4:	f507 710c 	add.w	r1, r7, #560	@ 0x230
 80024c8:	f5a1 7105 	sub.w	r1, r1, #532	@ 0x214
 80024cc:	5c89      	ldrb	r1, [r1, r2]
 80024ce:	f507 720c 	add.w	r2, r7, #560	@ 0x230
 80024d2:	f5a2 728a 	sub.w	r2, r2, #276	@ 0x114
 80024d6:	54d1      	strb	r1, [r2, r3]
        Str_Bit ++;
 80024d8:	f9b7 322c 	ldrsh.w	r3, [r7, #556]	@ 0x22c
 80024dc:	b29b      	uxth	r3, r3
 80024de:	3301      	adds	r3, #1
 80024e0:	b29b      	uxth	r3, r3
 80024e2:	f8a7 322c 	strh.w	r3, [r7, #556]	@ 0x22c
        Num_Bit --;
 80024e6:	f9b7 322e 	ldrsh.w	r3, [r7, #558]	@ 0x22e
 80024ea:	b29b      	uxth	r3, r3
 80024ec:	3b01      	subs	r3, #1
 80024ee:	b29b      	uxth	r3, r3
 80024f0:	f8a7 322e 	strh.w	r3, [r7, #558]	@ 0x22e
    while (Num_Bit > 0) {
 80024f4:	f9b7 322e 	ldrsh.w	r3, [r7, #558]	@ 0x22e
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	dcde      	bgt.n	80024ba <Paint_DrawNum+0x252>
    }

    //show
    Paint_DrawString_EN(Xpoint, Ypoint, (const char*)pStr, Font, Color_Background, Color_Foreground);
 80024fc:	f507 730c 	add.w	r3, r7, #560	@ 0x230
 8002500:	f5a3 7308 	sub.w	r3, r3, #544	@ 0x220
 8002504:	f507 720c 	add.w	r2, r7, #560	@ 0x230
 8002508:	f5a2 7207 	sub.w	r2, r2, #540	@ 0x21c
 800250c:	8811      	ldrh	r1, [r2, #0]
 800250e:	f507 720c 	add.w	r2, r7, #560	@ 0x230
 8002512:	f2a2 221a 	subw	r2, r2, #538	@ 0x21a
 8002516:	8810      	ldrh	r0, [r2, #0]
 8002518:	f8b7 2240 	ldrh.w	r2, [r7, #576]	@ 0x240
 800251c:	9201      	str	r2, [sp, #4]
 800251e:	f8b7 2244 	ldrh.w	r2, [r7, #580]	@ 0x244
 8002522:	9200      	str	r2, [sp, #0]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	f8d7 221c 	ldr.w	r2, [r7, #540]	@ 0x21c
 800252a:	f7ff fe49 	bl	80021c0 <Paint_DrawString_EN>
}
 800252e:	f507 770d 	add.w	r7, r7, #564	@ 0x234
 8002532:	46bd      	mov	sp, r7
 8002534:	bd90      	pop	{r4, r7, pc}
 8002536:	bf00      	nop
 8002538:	20000140 	.word	0x20000140
 800253c:	0800584c 	.word	0x0800584c
 8002540:	66666667 	.word	0x66666667

08002544 <OLED_2in42_Reset>:
/*******************************************************************************
function:
            Hardware reset
*******************************************************************************/
static void OLED_2in42_Reset(void)
{
 8002544:	b580      	push	{r7, lr}
 8002546:	af00      	add	r7, sp, #0
    OLED_RST_1;
 8002548:	2201      	movs	r2, #1
 800254a:	2101      	movs	r1, #1
 800254c:	480b      	ldr	r0, [pc, #44]	@ (800257c <OLED_2in42_Reset+0x38>)
 800254e:	f000 fbdb 	bl	8002d08 <HAL_GPIO_WritePin>
    Driver_Delay_ms(100);
 8002552:	2064      	movs	r0, #100	@ 0x64
 8002554:	f7fe fdda 	bl	800110c <Driver_Delay_ms>
    OLED_RST_0;
 8002558:	2200      	movs	r2, #0
 800255a:	2101      	movs	r1, #1
 800255c:	4807      	ldr	r0, [pc, #28]	@ (800257c <OLED_2in42_Reset+0x38>)
 800255e:	f000 fbd3 	bl	8002d08 <HAL_GPIO_WritePin>
    Driver_Delay_ms(100);
 8002562:	2064      	movs	r0, #100	@ 0x64
 8002564:	f7fe fdd2 	bl	800110c <Driver_Delay_ms>
    OLED_RST_1;
 8002568:	2201      	movs	r2, #1
 800256a:	2101      	movs	r1, #1
 800256c:	4803      	ldr	r0, [pc, #12]	@ (800257c <OLED_2in42_Reset+0x38>)
 800256e:	f000 fbcb 	bl	8002d08 <HAL_GPIO_WritePin>
    Driver_Delay_ms(100);
 8002572:	2064      	movs	r0, #100	@ 0x64
 8002574:	f7fe fdca 	bl	800110c <Driver_Delay_ms>
}
 8002578:	bf00      	nop
 800257a:	bd80      	pop	{r7, pc}
 800257c:	40020400 	.word	0x40020400

08002580 <OLED_2in42_WriteReg>:
/*******************************************************************************
function:
            Write register address and data
*******************************************************************************/
static void OLED_2in42_WriteReg(uint8_t Reg)
{
 8002580:	b580      	push	{r7, lr}
 8002582:	b082      	sub	sp, #8
 8002584:	af00      	add	r7, sp, #0
 8002586:	4603      	mov	r3, r0
 8002588:	71fb      	strb	r3, [r7, #7]

#if USE_SPI_4W
    OLED_DC_0;
 800258a:	2200      	movs	r2, #0
 800258c:	2102      	movs	r1, #2
 800258e:	480b      	ldr	r0, [pc, #44]	@ (80025bc <OLED_2in42_WriteReg+0x3c>)
 8002590:	f000 fbba 	bl	8002d08 <HAL_GPIO_WritePin>
    OLED_CS_0;
 8002594:	2200      	movs	r2, #0
 8002596:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800259a:	4808      	ldr	r0, [pc, #32]	@ (80025bc <OLED_2in42_WriteReg+0x3c>)
 800259c:	f000 fbb4 	bl	8002d08 <HAL_GPIO_WritePin>
    SPI4W_Write_Byte(Reg);
 80025a0:	79fb      	ldrb	r3, [r7, #7]
 80025a2:	4618      	mov	r0, r3
 80025a4:	f7fe fd9e 	bl	80010e4 <SPI4W_Write_Byte>
    OLED_CS_1;
 80025a8:	2201      	movs	r2, #1
 80025aa:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80025ae:	4803      	ldr	r0, [pc, #12]	@ (80025bc <OLED_2in42_WriteReg+0x3c>)
 80025b0:	f000 fbaa 	bl	8002d08 <HAL_GPIO_WritePin>
#endif
}
 80025b4:	bf00      	nop
 80025b6:	3708      	adds	r7, #8
 80025b8:	46bd      	mov	sp, r7
 80025ba:	bd80      	pop	{r7, pc}
 80025bc:	40020400 	.word	0x40020400

080025c0 <OLED_2in42_WriteData>:

static void OLED_2in42_WriteData(uint8_t Data)
{
 80025c0:	b580      	push	{r7, lr}
 80025c2:	b082      	sub	sp, #8
 80025c4:	af00      	add	r7, sp, #0
 80025c6:	4603      	mov	r3, r0
 80025c8:	71fb      	strb	r3, [r7, #7]
    
#if USE_SPI_4W
    OLED_DC_1;
 80025ca:	2201      	movs	r2, #1
 80025cc:	2102      	movs	r1, #2
 80025ce:	480b      	ldr	r0, [pc, #44]	@ (80025fc <OLED_2in42_WriteData+0x3c>)
 80025d0:	f000 fb9a 	bl	8002d08 <HAL_GPIO_WritePin>
    OLED_CS_0;
 80025d4:	2200      	movs	r2, #0
 80025d6:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80025da:	4808      	ldr	r0, [pc, #32]	@ (80025fc <OLED_2in42_WriteData+0x3c>)
 80025dc:	f000 fb94 	bl	8002d08 <HAL_GPIO_WritePin>
    SPI4W_Write_Byte(Data);
 80025e0:	79fb      	ldrb	r3, [r7, #7]
 80025e2:	4618      	mov	r0, r3
 80025e4:	f7fe fd7e 	bl	80010e4 <SPI4W_Write_Byte>
    OLED_CS_1;
 80025e8:	2201      	movs	r2, #1
 80025ea:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80025ee:	4803      	ldr	r0, [pc, #12]	@ (80025fc <OLED_2in42_WriteData+0x3c>)
 80025f0:	f000 fb8a 	bl	8002d08 <HAL_GPIO_WritePin>
#endif
}
 80025f4:	bf00      	nop
 80025f6:	3708      	adds	r7, #8
 80025f8:	46bd      	mov	sp, r7
 80025fa:	bd80      	pop	{r7, pc}
 80025fc:	40020400 	.word	0x40020400

08002600 <OLED_2in42_InitReg>:
/*******************************************************************************
function:
		Common register initialization
*******************************************************************************/
static void OLED_2in42_InitReg(void)
{
 8002600:	b580      	push	{r7, lr}
 8002602:	af00      	add	r7, sp, #0
    OLED_2in42_WriteReg(0xAE);//--turn off oled panel
 8002604:	20ae      	movs	r0, #174	@ 0xae
 8002606:	f7ff ffbb 	bl	8002580 <OLED_2in42_WriteReg>

    OLED_2in42_WriteReg(0x00);//---set low column address
 800260a:	2000      	movs	r0, #0
 800260c:	f7ff ffb8 	bl	8002580 <OLED_2in42_WriteReg>
    OLED_2in42_WriteReg(0x10);//---set high column address
 8002610:	2010      	movs	r0, #16
 8002612:	f7ff ffb5 	bl	8002580 <OLED_2in42_WriteReg>

	  OLED_2in42_WriteReg(0x20);
 8002616:	2020      	movs	r0, #32
 8002618:	f7ff ffb2 	bl	8002580 <OLED_2in42_WriteReg>
    OLED_2in42_WriteReg(0x00);
 800261c:	2000      	movs	r0, #0
 800261e:	f7ff ffaf 	bl	8002580 <OLED_2in42_WriteReg>
        
    OLED_2in42_WriteReg(0xFF);
 8002622:	20ff      	movs	r0, #255	@ 0xff
 8002624:	f7ff ffac 	bl	8002580 <OLED_2in42_WriteReg>
    
    OLED_2in42_WriteReg(0xA6);
 8002628:	20a6      	movs	r0, #166	@ 0xa6
 800262a:	f7ff ffa9 	bl	8002580 <OLED_2in42_WriteReg>
    
    OLED_2in42_WriteReg(0xA8); 
 800262e:	20a8      	movs	r0, #168	@ 0xa8
 8002630:	f7ff ffa6 	bl	8002580 <OLED_2in42_WriteReg>
    OLED_2in42_WriteReg(0x3F);
 8002634:	203f      	movs	r0, #63	@ 0x3f
 8002636:	f7ff ffa3 	bl	8002580 <OLED_2in42_WriteReg>
    
    OLED_2in42_WriteReg(0xD3);
 800263a:	20d3      	movs	r0, #211	@ 0xd3
 800263c:	f7ff ffa0 	bl	8002580 <OLED_2in42_WriteReg>
    OLED_2in42_WriteReg(0x00);
 8002640:	2000      	movs	r0, #0
 8002642:	f7ff ff9d 	bl	8002580 <OLED_2in42_WriteReg>
    
    OLED_2in42_WriteReg(0xD5);
 8002646:	20d5      	movs	r0, #213	@ 0xd5
 8002648:	f7ff ff9a 	bl	8002580 <OLED_2in42_WriteReg>
    OLED_2in42_WriteReg(0x80);
 800264c:	2080      	movs	r0, #128	@ 0x80
 800264e:	f7ff ff97 	bl	8002580 <OLED_2in42_WriteReg>
    
    OLED_2in42_WriteReg(0xD9);
 8002652:	20d9      	movs	r0, #217	@ 0xd9
 8002654:	f7ff ff94 	bl	8002580 <OLED_2in42_WriteReg>
    OLED_2in42_WriteReg(0x22);
 8002658:	2022      	movs	r0, #34	@ 0x22
 800265a:	f7ff ff91 	bl	8002580 <OLED_2in42_WriteReg>

    OLED_2in42_WriteReg(0xDA);
 800265e:	20da      	movs	r0, #218	@ 0xda
 8002660:	f7ff ff8e 	bl	8002580 <OLED_2in42_WriteReg>
    OLED_2in42_WriteReg(0x12);
 8002664:	2012      	movs	r0, #18
 8002666:	f7ff ff8b 	bl	8002580 <OLED_2in42_WriteReg>
    
    OLED_2in42_WriteReg(0xDB);
 800266a:	20db      	movs	r0, #219	@ 0xdb
 800266c:	f7ff ff88 	bl	8002580 <OLED_2in42_WriteReg>
    OLED_2in42_WriteReg(0x40);
 8002670:	2040      	movs	r0, #64	@ 0x40
 8002672:	f7ff ff85 	bl	8002580 <OLED_2in42_WriteReg>

}
 8002676:	bf00      	nop
 8002678:	bd80      	pop	{r7, pc}

0800267a <OLED_2in42_Init>:
/********************************************************************************
function:
            initialization
********************************************************************************/
void OLED_2in42_Init()
{
 800267a:	b580      	push	{r7, lr}
 800267c:	af00      	add	r7, sp, #0
    //Hardware reset
    OLED_2in42_Reset();
 800267e:	f7ff ff61 	bl	8002544 <OLED_2in42_Reset>

    //Set the initialization register
    OLED_2in42_InitReg();
 8002682:	f7ff ffbd 	bl	8002600 <OLED_2in42_InitReg>
    Driver_Delay_ms(200);
 8002686:	20c8      	movs	r0, #200	@ 0xc8
 8002688:	f7fe fd40 	bl	800110c <Driver_Delay_ms>

    //Turn on the OLED display
    OLED_2in42_WriteReg(0xaf);
 800268c:	20af      	movs	r0, #175	@ 0xaf
 800268e:	f7ff ff77 	bl	8002580 <OLED_2in42_WriteReg>
}
 8002692:	bf00      	nop
 8002694:	bd80      	pop	{r7, pc}

08002696 <OLED_2in42_Display>:

/********************************************************************************
function:	Update memory to OLED
********************************************************************************/
void OLED_2in42_Display(const UBYTE *Image)
{
 8002696:	b580      	push	{r7, lr}
 8002698:	b084      	sub	sp, #16
 800269a:	af00      	add	r7, sp, #0
 800269c:	6078      	str	r0, [r7, #4]
    UWORD page, column, temp;

    for (page=0; page<8; page++) {
 800269e:	2300      	movs	r3, #0
 80026a0:	81fb      	strh	r3, [r7, #14]
 80026a2:	e028      	b.n	80026f6 <OLED_2in42_Display+0x60>
        /* set page address */
        OLED_2in42_WriteReg(0xB0 + page);
 80026a4:	89fb      	ldrh	r3, [r7, #14]
 80026a6:	b2db      	uxtb	r3, r3
 80026a8:	3b50      	subs	r3, #80	@ 0x50
 80026aa:	b2db      	uxtb	r3, r3
 80026ac:	4618      	mov	r0, r3
 80026ae:	f7ff ff67 	bl	8002580 <OLED_2in42_WriteReg>
        /* set low column address */
        OLED_2in42_WriteReg(0x00);
 80026b2:	2000      	movs	r0, #0
 80026b4:	f7ff ff64 	bl	8002580 <OLED_2in42_WriteReg>
        /* set high column address */
        OLED_2in42_WriteReg(0x10);
 80026b8:	2010      	movs	r0, #16
 80026ba:	f7ff ff61 	bl	8002580 <OLED_2in42_WriteReg>

        /* write data */
        for(column=0; column<128; column++) {
 80026be:	2300      	movs	r3, #0
 80026c0:	81bb      	strh	r3, [r7, #12]
 80026c2:	e012      	b.n	80026ea <OLED_2in42_Display+0x54>
            temp = Image[(7-page) + column*8];
 80026c4:	89fb      	ldrh	r3, [r7, #14]
 80026c6:	f1c3 0207 	rsb	r2, r3, #7
 80026ca:	89bb      	ldrh	r3, [r7, #12]
 80026cc:	00db      	lsls	r3, r3, #3
 80026ce:	4413      	add	r3, r2
 80026d0:	461a      	mov	r2, r3
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	4413      	add	r3, r2
 80026d6:	781b      	ldrb	r3, [r3, #0]
 80026d8:	817b      	strh	r3, [r7, #10]
            OLED_2in42_WriteData(temp);
 80026da:	897b      	ldrh	r3, [r7, #10]
 80026dc:	b2db      	uxtb	r3, r3
 80026de:	4618      	mov	r0, r3
 80026e0:	f7ff ff6e 	bl	80025c0 <OLED_2in42_WriteData>
        for(column=0; column<128; column++) {
 80026e4:	89bb      	ldrh	r3, [r7, #12]
 80026e6:	3301      	adds	r3, #1
 80026e8:	81bb      	strh	r3, [r7, #12]
 80026ea:	89bb      	ldrh	r3, [r7, #12]
 80026ec:	2b7f      	cmp	r3, #127	@ 0x7f
 80026ee:	d9e9      	bls.n	80026c4 <OLED_2in42_Display+0x2e>
    for (page=0; page<8; page++) {
 80026f0:	89fb      	ldrh	r3, [r7, #14]
 80026f2:	3301      	adds	r3, #1
 80026f4:	81fb      	strh	r3, [r7, #14]
 80026f6:	89fb      	ldrh	r3, [r7, #14]
 80026f8:	2b07      	cmp	r3, #7
 80026fa:	d9d3      	bls.n	80026a4 <OLED_2in42_Display+0xe>
        }       
    }
}
 80026fc:	bf00      	nop
 80026fe:	bf00      	nop
 8002700:	3710      	adds	r7, #16
 8002702:	46bd      	mov	sp, r7
 8002704:	bd80      	pop	{r7, pc}
	...

08002708 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002708:	b580      	push	{r7, lr}
 800270a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800270c:	4b0e      	ldr	r3, [pc, #56]	@ (8002748 <HAL_Init+0x40>)
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	4a0d      	ldr	r2, [pc, #52]	@ (8002748 <HAL_Init+0x40>)
 8002712:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002716:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002718:	4b0b      	ldr	r3, [pc, #44]	@ (8002748 <HAL_Init+0x40>)
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	4a0a      	ldr	r2, [pc, #40]	@ (8002748 <HAL_Init+0x40>)
 800271e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002722:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002724:	4b08      	ldr	r3, [pc, #32]	@ (8002748 <HAL_Init+0x40>)
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	4a07      	ldr	r2, [pc, #28]	@ (8002748 <HAL_Init+0x40>)
 800272a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800272e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002730:	2003      	movs	r0, #3
 8002732:	f000 f931 	bl	8002998 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002736:	2000      	movs	r0, #0
 8002738:	f000 f808 	bl	800274c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800273c:	f7fe fad2 	bl	8000ce4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002740:	2300      	movs	r3, #0
}
 8002742:	4618      	mov	r0, r3
 8002744:	bd80      	pop	{r7, pc}
 8002746:	bf00      	nop
 8002748:	40023c00 	.word	0x40023c00

0800274c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800274c:	b580      	push	{r7, lr}
 800274e:	b082      	sub	sp, #8
 8002750:	af00      	add	r7, sp, #0
 8002752:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002754:	4b12      	ldr	r3, [pc, #72]	@ (80027a0 <HAL_InitTick+0x54>)
 8002756:	681a      	ldr	r2, [r3, #0]
 8002758:	4b12      	ldr	r3, [pc, #72]	@ (80027a4 <HAL_InitTick+0x58>)
 800275a:	781b      	ldrb	r3, [r3, #0]
 800275c:	4619      	mov	r1, r3
 800275e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002762:	fbb3 f3f1 	udiv	r3, r3, r1
 8002766:	fbb2 f3f3 	udiv	r3, r2, r3
 800276a:	4618      	mov	r0, r3
 800276c:	f000 f93b 	bl	80029e6 <HAL_SYSTICK_Config>
 8002770:	4603      	mov	r3, r0
 8002772:	2b00      	cmp	r3, #0
 8002774:	d001      	beq.n	800277a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002776:	2301      	movs	r3, #1
 8002778:	e00e      	b.n	8002798 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	2b0f      	cmp	r3, #15
 800277e:	d80a      	bhi.n	8002796 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002780:	2200      	movs	r2, #0
 8002782:	6879      	ldr	r1, [r7, #4]
 8002784:	f04f 30ff 	mov.w	r0, #4294967295
 8002788:	f000 f911 	bl	80029ae <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800278c:	4a06      	ldr	r2, [pc, #24]	@ (80027a8 <HAL_InitTick+0x5c>)
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002792:	2300      	movs	r3, #0
 8002794:	e000      	b.n	8002798 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002796:	2301      	movs	r3, #1
}
 8002798:	4618      	mov	r0, r3
 800279a:	3708      	adds	r7, #8
 800279c:	46bd      	mov	sp, r7
 800279e:	bd80      	pop	{r7, pc}
 80027a0:	20000000 	.word	0x20000000
 80027a4:	20000020 	.word	0x20000020
 80027a8:	2000001c 	.word	0x2000001c

080027ac <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80027ac:	b480      	push	{r7}
 80027ae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80027b0:	4b06      	ldr	r3, [pc, #24]	@ (80027cc <HAL_IncTick+0x20>)
 80027b2:	781b      	ldrb	r3, [r3, #0]
 80027b4:	461a      	mov	r2, r3
 80027b6:	4b06      	ldr	r3, [pc, #24]	@ (80027d0 <HAL_IncTick+0x24>)
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	4413      	add	r3, r2
 80027bc:	4a04      	ldr	r2, [pc, #16]	@ (80027d0 <HAL_IncTick+0x24>)
 80027be:	6013      	str	r3, [r2, #0]
}
 80027c0:	bf00      	nop
 80027c2:	46bd      	mov	sp, r7
 80027c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c8:	4770      	bx	lr
 80027ca:	bf00      	nop
 80027cc:	20000020 	.word	0x20000020
 80027d0:	20000158 	.word	0x20000158

080027d4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80027d4:	b480      	push	{r7}
 80027d6:	af00      	add	r7, sp, #0
  return uwTick;
 80027d8:	4b03      	ldr	r3, [pc, #12]	@ (80027e8 <HAL_GetTick+0x14>)
 80027da:	681b      	ldr	r3, [r3, #0]
}
 80027dc:	4618      	mov	r0, r3
 80027de:	46bd      	mov	sp, r7
 80027e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e4:	4770      	bx	lr
 80027e6:	bf00      	nop
 80027e8:	20000158 	.word	0x20000158

080027ec <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80027ec:	b580      	push	{r7, lr}
 80027ee:	b084      	sub	sp, #16
 80027f0:	af00      	add	r7, sp, #0
 80027f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80027f4:	f7ff ffee 	bl	80027d4 <HAL_GetTick>
 80027f8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002804:	d005      	beq.n	8002812 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002806:	4b0a      	ldr	r3, [pc, #40]	@ (8002830 <HAL_Delay+0x44>)
 8002808:	781b      	ldrb	r3, [r3, #0]
 800280a:	461a      	mov	r2, r3
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	4413      	add	r3, r2
 8002810:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002812:	bf00      	nop
 8002814:	f7ff ffde 	bl	80027d4 <HAL_GetTick>
 8002818:	4602      	mov	r2, r0
 800281a:	68bb      	ldr	r3, [r7, #8]
 800281c:	1ad3      	subs	r3, r2, r3
 800281e:	68fa      	ldr	r2, [r7, #12]
 8002820:	429a      	cmp	r2, r3
 8002822:	d8f7      	bhi.n	8002814 <HAL_Delay+0x28>
  {
  }
}
 8002824:	bf00      	nop
 8002826:	bf00      	nop
 8002828:	3710      	adds	r7, #16
 800282a:	46bd      	mov	sp, r7
 800282c:	bd80      	pop	{r7, pc}
 800282e:	bf00      	nop
 8002830:	20000020 	.word	0x20000020

08002834 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002834:	b480      	push	{r7}
 8002836:	b085      	sub	sp, #20
 8002838:	af00      	add	r7, sp, #0
 800283a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	f003 0307 	and.w	r3, r3, #7
 8002842:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002844:	4b0c      	ldr	r3, [pc, #48]	@ (8002878 <__NVIC_SetPriorityGrouping+0x44>)
 8002846:	68db      	ldr	r3, [r3, #12]
 8002848:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800284a:	68ba      	ldr	r2, [r7, #8]
 800284c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002850:	4013      	ands	r3, r2
 8002852:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002858:	68bb      	ldr	r3, [r7, #8]
 800285a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800285c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002860:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002864:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002866:	4a04      	ldr	r2, [pc, #16]	@ (8002878 <__NVIC_SetPriorityGrouping+0x44>)
 8002868:	68bb      	ldr	r3, [r7, #8]
 800286a:	60d3      	str	r3, [r2, #12]
}
 800286c:	bf00      	nop
 800286e:	3714      	adds	r7, #20
 8002870:	46bd      	mov	sp, r7
 8002872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002876:	4770      	bx	lr
 8002878:	e000ed00 	.word	0xe000ed00

0800287c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800287c:	b480      	push	{r7}
 800287e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002880:	4b04      	ldr	r3, [pc, #16]	@ (8002894 <__NVIC_GetPriorityGrouping+0x18>)
 8002882:	68db      	ldr	r3, [r3, #12]
 8002884:	0a1b      	lsrs	r3, r3, #8
 8002886:	f003 0307 	and.w	r3, r3, #7
}
 800288a:	4618      	mov	r0, r3
 800288c:	46bd      	mov	sp, r7
 800288e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002892:	4770      	bx	lr
 8002894:	e000ed00 	.word	0xe000ed00

08002898 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002898:	b480      	push	{r7}
 800289a:	b083      	sub	sp, #12
 800289c:	af00      	add	r7, sp, #0
 800289e:	4603      	mov	r3, r0
 80028a0:	6039      	str	r1, [r7, #0]
 80028a2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80028a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	db0a      	blt.n	80028c2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80028ac:	683b      	ldr	r3, [r7, #0]
 80028ae:	b2da      	uxtb	r2, r3
 80028b0:	490c      	ldr	r1, [pc, #48]	@ (80028e4 <__NVIC_SetPriority+0x4c>)
 80028b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028b6:	0112      	lsls	r2, r2, #4
 80028b8:	b2d2      	uxtb	r2, r2
 80028ba:	440b      	add	r3, r1
 80028bc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80028c0:	e00a      	b.n	80028d8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80028c2:	683b      	ldr	r3, [r7, #0]
 80028c4:	b2da      	uxtb	r2, r3
 80028c6:	4908      	ldr	r1, [pc, #32]	@ (80028e8 <__NVIC_SetPriority+0x50>)
 80028c8:	79fb      	ldrb	r3, [r7, #7]
 80028ca:	f003 030f 	and.w	r3, r3, #15
 80028ce:	3b04      	subs	r3, #4
 80028d0:	0112      	lsls	r2, r2, #4
 80028d2:	b2d2      	uxtb	r2, r2
 80028d4:	440b      	add	r3, r1
 80028d6:	761a      	strb	r2, [r3, #24]
}
 80028d8:	bf00      	nop
 80028da:	370c      	adds	r7, #12
 80028dc:	46bd      	mov	sp, r7
 80028de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e2:	4770      	bx	lr
 80028e4:	e000e100 	.word	0xe000e100
 80028e8:	e000ed00 	.word	0xe000ed00

080028ec <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80028ec:	b480      	push	{r7}
 80028ee:	b089      	sub	sp, #36	@ 0x24
 80028f0:	af00      	add	r7, sp, #0
 80028f2:	60f8      	str	r0, [r7, #12]
 80028f4:	60b9      	str	r1, [r7, #8]
 80028f6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	f003 0307 	and.w	r3, r3, #7
 80028fe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002900:	69fb      	ldr	r3, [r7, #28]
 8002902:	f1c3 0307 	rsb	r3, r3, #7
 8002906:	2b04      	cmp	r3, #4
 8002908:	bf28      	it	cs
 800290a:	2304      	movcs	r3, #4
 800290c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800290e:	69fb      	ldr	r3, [r7, #28]
 8002910:	3304      	adds	r3, #4
 8002912:	2b06      	cmp	r3, #6
 8002914:	d902      	bls.n	800291c <NVIC_EncodePriority+0x30>
 8002916:	69fb      	ldr	r3, [r7, #28]
 8002918:	3b03      	subs	r3, #3
 800291a:	e000      	b.n	800291e <NVIC_EncodePriority+0x32>
 800291c:	2300      	movs	r3, #0
 800291e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002920:	f04f 32ff 	mov.w	r2, #4294967295
 8002924:	69bb      	ldr	r3, [r7, #24]
 8002926:	fa02 f303 	lsl.w	r3, r2, r3
 800292a:	43da      	mvns	r2, r3
 800292c:	68bb      	ldr	r3, [r7, #8]
 800292e:	401a      	ands	r2, r3
 8002930:	697b      	ldr	r3, [r7, #20]
 8002932:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002934:	f04f 31ff 	mov.w	r1, #4294967295
 8002938:	697b      	ldr	r3, [r7, #20]
 800293a:	fa01 f303 	lsl.w	r3, r1, r3
 800293e:	43d9      	mvns	r1, r3
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002944:	4313      	orrs	r3, r2
         );
}
 8002946:	4618      	mov	r0, r3
 8002948:	3724      	adds	r7, #36	@ 0x24
 800294a:	46bd      	mov	sp, r7
 800294c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002950:	4770      	bx	lr
	...

08002954 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002954:	b580      	push	{r7, lr}
 8002956:	b082      	sub	sp, #8
 8002958:	af00      	add	r7, sp, #0
 800295a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	3b01      	subs	r3, #1
 8002960:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002964:	d301      	bcc.n	800296a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002966:	2301      	movs	r3, #1
 8002968:	e00f      	b.n	800298a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800296a:	4a0a      	ldr	r2, [pc, #40]	@ (8002994 <SysTick_Config+0x40>)
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	3b01      	subs	r3, #1
 8002970:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002972:	210f      	movs	r1, #15
 8002974:	f04f 30ff 	mov.w	r0, #4294967295
 8002978:	f7ff ff8e 	bl	8002898 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800297c:	4b05      	ldr	r3, [pc, #20]	@ (8002994 <SysTick_Config+0x40>)
 800297e:	2200      	movs	r2, #0
 8002980:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002982:	4b04      	ldr	r3, [pc, #16]	@ (8002994 <SysTick_Config+0x40>)
 8002984:	2207      	movs	r2, #7
 8002986:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002988:	2300      	movs	r3, #0
}
 800298a:	4618      	mov	r0, r3
 800298c:	3708      	adds	r7, #8
 800298e:	46bd      	mov	sp, r7
 8002990:	bd80      	pop	{r7, pc}
 8002992:	bf00      	nop
 8002994:	e000e010 	.word	0xe000e010

08002998 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002998:	b580      	push	{r7, lr}
 800299a:	b082      	sub	sp, #8
 800299c:	af00      	add	r7, sp, #0
 800299e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80029a0:	6878      	ldr	r0, [r7, #4]
 80029a2:	f7ff ff47 	bl	8002834 <__NVIC_SetPriorityGrouping>
}
 80029a6:	bf00      	nop
 80029a8:	3708      	adds	r7, #8
 80029aa:	46bd      	mov	sp, r7
 80029ac:	bd80      	pop	{r7, pc}

080029ae <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80029ae:	b580      	push	{r7, lr}
 80029b0:	b086      	sub	sp, #24
 80029b2:	af00      	add	r7, sp, #0
 80029b4:	4603      	mov	r3, r0
 80029b6:	60b9      	str	r1, [r7, #8]
 80029b8:	607a      	str	r2, [r7, #4]
 80029ba:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80029bc:	2300      	movs	r3, #0
 80029be:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80029c0:	f7ff ff5c 	bl	800287c <__NVIC_GetPriorityGrouping>
 80029c4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80029c6:	687a      	ldr	r2, [r7, #4]
 80029c8:	68b9      	ldr	r1, [r7, #8]
 80029ca:	6978      	ldr	r0, [r7, #20]
 80029cc:	f7ff ff8e 	bl	80028ec <NVIC_EncodePriority>
 80029d0:	4602      	mov	r2, r0
 80029d2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80029d6:	4611      	mov	r1, r2
 80029d8:	4618      	mov	r0, r3
 80029da:	f7ff ff5d 	bl	8002898 <__NVIC_SetPriority>
}
 80029de:	bf00      	nop
 80029e0:	3718      	adds	r7, #24
 80029e2:	46bd      	mov	sp, r7
 80029e4:	bd80      	pop	{r7, pc}

080029e6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80029e6:	b580      	push	{r7, lr}
 80029e8:	b082      	sub	sp, #8
 80029ea:	af00      	add	r7, sp, #0
 80029ec:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80029ee:	6878      	ldr	r0, [r7, #4]
 80029f0:	f7ff ffb0 	bl	8002954 <SysTick_Config>
 80029f4:	4603      	mov	r3, r0
}
 80029f6:	4618      	mov	r0, r3
 80029f8:	3708      	adds	r7, #8
 80029fa:	46bd      	mov	sp, r7
 80029fc:	bd80      	pop	{r7, pc}
	...

08002a00 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002a00:	b480      	push	{r7}
 8002a02:	b089      	sub	sp, #36	@ 0x24
 8002a04:	af00      	add	r7, sp, #0
 8002a06:	6078      	str	r0, [r7, #4]
 8002a08:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002a0a:	2300      	movs	r3, #0
 8002a0c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002a0e:	2300      	movs	r3, #0
 8002a10:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002a12:	2300      	movs	r3, #0
 8002a14:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002a16:	2300      	movs	r3, #0
 8002a18:	61fb      	str	r3, [r7, #28]
 8002a1a:	e159      	b.n	8002cd0 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002a1c:	2201      	movs	r2, #1
 8002a1e:	69fb      	ldr	r3, [r7, #28]
 8002a20:	fa02 f303 	lsl.w	r3, r2, r3
 8002a24:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002a26:	683b      	ldr	r3, [r7, #0]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	697a      	ldr	r2, [r7, #20]
 8002a2c:	4013      	ands	r3, r2
 8002a2e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002a30:	693a      	ldr	r2, [r7, #16]
 8002a32:	697b      	ldr	r3, [r7, #20]
 8002a34:	429a      	cmp	r2, r3
 8002a36:	f040 8148 	bne.w	8002cca <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002a3a:	683b      	ldr	r3, [r7, #0]
 8002a3c:	685b      	ldr	r3, [r3, #4]
 8002a3e:	f003 0303 	and.w	r3, r3, #3
 8002a42:	2b01      	cmp	r3, #1
 8002a44:	d005      	beq.n	8002a52 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002a46:	683b      	ldr	r3, [r7, #0]
 8002a48:	685b      	ldr	r3, [r3, #4]
 8002a4a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002a4e:	2b02      	cmp	r3, #2
 8002a50:	d130      	bne.n	8002ab4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	689b      	ldr	r3, [r3, #8]
 8002a56:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002a58:	69fb      	ldr	r3, [r7, #28]
 8002a5a:	005b      	lsls	r3, r3, #1
 8002a5c:	2203      	movs	r2, #3
 8002a5e:	fa02 f303 	lsl.w	r3, r2, r3
 8002a62:	43db      	mvns	r3, r3
 8002a64:	69ba      	ldr	r2, [r7, #24]
 8002a66:	4013      	ands	r3, r2
 8002a68:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002a6a:	683b      	ldr	r3, [r7, #0]
 8002a6c:	68da      	ldr	r2, [r3, #12]
 8002a6e:	69fb      	ldr	r3, [r7, #28]
 8002a70:	005b      	lsls	r3, r3, #1
 8002a72:	fa02 f303 	lsl.w	r3, r2, r3
 8002a76:	69ba      	ldr	r2, [r7, #24]
 8002a78:	4313      	orrs	r3, r2
 8002a7a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	69ba      	ldr	r2, [r7, #24]
 8002a80:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	685b      	ldr	r3, [r3, #4]
 8002a86:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002a88:	2201      	movs	r2, #1
 8002a8a:	69fb      	ldr	r3, [r7, #28]
 8002a8c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a90:	43db      	mvns	r3, r3
 8002a92:	69ba      	ldr	r2, [r7, #24]
 8002a94:	4013      	ands	r3, r2
 8002a96:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002a98:	683b      	ldr	r3, [r7, #0]
 8002a9a:	685b      	ldr	r3, [r3, #4]
 8002a9c:	091b      	lsrs	r3, r3, #4
 8002a9e:	f003 0201 	and.w	r2, r3, #1
 8002aa2:	69fb      	ldr	r3, [r7, #28]
 8002aa4:	fa02 f303 	lsl.w	r3, r2, r3
 8002aa8:	69ba      	ldr	r2, [r7, #24]
 8002aaa:	4313      	orrs	r3, r2
 8002aac:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	69ba      	ldr	r2, [r7, #24]
 8002ab2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002ab4:	683b      	ldr	r3, [r7, #0]
 8002ab6:	685b      	ldr	r3, [r3, #4]
 8002ab8:	f003 0303 	and.w	r3, r3, #3
 8002abc:	2b03      	cmp	r3, #3
 8002abe:	d017      	beq.n	8002af0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	68db      	ldr	r3, [r3, #12]
 8002ac4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002ac6:	69fb      	ldr	r3, [r7, #28]
 8002ac8:	005b      	lsls	r3, r3, #1
 8002aca:	2203      	movs	r2, #3
 8002acc:	fa02 f303 	lsl.w	r3, r2, r3
 8002ad0:	43db      	mvns	r3, r3
 8002ad2:	69ba      	ldr	r2, [r7, #24]
 8002ad4:	4013      	ands	r3, r2
 8002ad6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002ad8:	683b      	ldr	r3, [r7, #0]
 8002ada:	689a      	ldr	r2, [r3, #8]
 8002adc:	69fb      	ldr	r3, [r7, #28]
 8002ade:	005b      	lsls	r3, r3, #1
 8002ae0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ae4:	69ba      	ldr	r2, [r7, #24]
 8002ae6:	4313      	orrs	r3, r2
 8002ae8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	69ba      	ldr	r2, [r7, #24]
 8002aee:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002af0:	683b      	ldr	r3, [r7, #0]
 8002af2:	685b      	ldr	r3, [r3, #4]
 8002af4:	f003 0303 	and.w	r3, r3, #3
 8002af8:	2b02      	cmp	r3, #2
 8002afa:	d123      	bne.n	8002b44 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002afc:	69fb      	ldr	r3, [r7, #28]
 8002afe:	08da      	lsrs	r2, r3, #3
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	3208      	adds	r2, #8
 8002b04:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002b08:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002b0a:	69fb      	ldr	r3, [r7, #28]
 8002b0c:	f003 0307 	and.w	r3, r3, #7
 8002b10:	009b      	lsls	r3, r3, #2
 8002b12:	220f      	movs	r2, #15
 8002b14:	fa02 f303 	lsl.w	r3, r2, r3
 8002b18:	43db      	mvns	r3, r3
 8002b1a:	69ba      	ldr	r2, [r7, #24]
 8002b1c:	4013      	ands	r3, r2
 8002b1e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002b20:	683b      	ldr	r3, [r7, #0]
 8002b22:	691a      	ldr	r2, [r3, #16]
 8002b24:	69fb      	ldr	r3, [r7, #28]
 8002b26:	f003 0307 	and.w	r3, r3, #7
 8002b2a:	009b      	lsls	r3, r3, #2
 8002b2c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b30:	69ba      	ldr	r2, [r7, #24]
 8002b32:	4313      	orrs	r3, r2
 8002b34:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002b36:	69fb      	ldr	r3, [r7, #28]
 8002b38:	08da      	lsrs	r2, r3, #3
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	3208      	adds	r2, #8
 8002b3e:	69b9      	ldr	r1, [r7, #24]
 8002b40:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002b4a:	69fb      	ldr	r3, [r7, #28]
 8002b4c:	005b      	lsls	r3, r3, #1
 8002b4e:	2203      	movs	r2, #3
 8002b50:	fa02 f303 	lsl.w	r3, r2, r3
 8002b54:	43db      	mvns	r3, r3
 8002b56:	69ba      	ldr	r2, [r7, #24]
 8002b58:	4013      	ands	r3, r2
 8002b5a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002b5c:	683b      	ldr	r3, [r7, #0]
 8002b5e:	685b      	ldr	r3, [r3, #4]
 8002b60:	f003 0203 	and.w	r2, r3, #3
 8002b64:	69fb      	ldr	r3, [r7, #28]
 8002b66:	005b      	lsls	r3, r3, #1
 8002b68:	fa02 f303 	lsl.w	r3, r2, r3
 8002b6c:	69ba      	ldr	r2, [r7, #24]
 8002b6e:	4313      	orrs	r3, r2
 8002b70:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	69ba      	ldr	r2, [r7, #24]
 8002b76:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002b78:	683b      	ldr	r3, [r7, #0]
 8002b7a:	685b      	ldr	r3, [r3, #4]
 8002b7c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	f000 80a2 	beq.w	8002cca <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002b86:	2300      	movs	r3, #0
 8002b88:	60fb      	str	r3, [r7, #12]
 8002b8a:	4b57      	ldr	r3, [pc, #348]	@ (8002ce8 <HAL_GPIO_Init+0x2e8>)
 8002b8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b8e:	4a56      	ldr	r2, [pc, #344]	@ (8002ce8 <HAL_GPIO_Init+0x2e8>)
 8002b90:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002b94:	6453      	str	r3, [r2, #68]	@ 0x44
 8002b96:	4b54      	ldr	r3, [pc, #336]	@ (8002ce8 <HAL_GPIO_Init+0x2e8>)
 8002b98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b9a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002b9e:	60fb      	str	r3, [r7, #12]
 8002ba0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002ba2:	4a52      	ldr	r2, [pc, #328]	@ (8002cec <HAL_GPIO_Init+0x2ec>)
 8002ba4:	69fb      	ldr	r3, [r7, #28]
 8002ba6:	089b      	lsrs	r3, r3, #2
 8002ba8:	3302      	adds	r3, #2
 8002baa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002bae:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002bb0:	69fb      	ldr	r3, [r7, #28]
 8002bb2:	f003 0303 	and.w	r3, r3, #3
 8002bb6:	009b      	lsls	r3, r3, #2
 8002bb8:	220f      	movs	r2, #15
 8002bba:	fa02 f303 	lsl.w	r3, r2, r3
 8002bbe:	43db      	mvns	r3, r3
 8002bc0:	69ba      	ldr	r2, [r7, #24]
 8002bc2:	4013      	ands	r3, r2
 8002bc4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	4a49      	ldr	r2, [pc, #292]	@ (8002cf0 <HAL_GPIO_Init+0x2f0>)
 8002bca:	4293      	cmp	r3, r2
 8002bcc:	d019      	beq.n	8002c02 <HAL_GPIO_Init+0x202>
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	4a48      	ldr	r2, [pc, #288]	@ (8002cf4 <HAL_GPIO_Init+0x2f4>)
 8002bd2:	4293      	cmp	r3, r2
 8002bd4:	d013      	beq.n	8002bfe <HAL_GPIO_Init+0x1fe>
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	4a47      	ldr	r2, [pc, #284]	@ (8002cf8 <HAL_GPIO_Init+0x2f8>)
 8002bda:	4293      	cmp	r3, r2
 8002bdc:	d00d      	beq.n	8002bfa <HAL_GPIO_Init+0x1fa>
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	4a46      	ldr	r2, [pc, #280]	@ (8002cfc <HAL_GPIO_Init+0x2fc>)
 8002be2:	4293      	cmp	r3, r2
 8002be4:	d007      	beq.n	8002bf6 <HAL_GPIO_Init+0x1f6>
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	4a45      	ldr	r2, [pc, #276]	@ (8002d00 <HAL_GPIO_Init+0x300>)
 8002bea:	4293      	cmp	r3, r2
 8002bec:	d101      	bne.n	8002bf2 <HAL_GPIO_Init+0x1f2>
 8002bee:	2304      	movs	r3, #4
 8002bf0:	e008      	b.n	8002c04 <HAL_GPIO_Init+0x204>
 8002bf2:	2307      	movs	r3, #7
 8002bf4:	e006      	b.n	8002c04 <HAL_GPIO_Init+0x204>
 8002bf6:	2303      	movs	r3, #3
 8002bf8:	e004      	b.n	8002c04 <HAL_GPIO_Init+0x204>
 8002bfa:	2302      	movs	r3, #2
 8002bfc:	e002      	b.n	8002c04 <HAL_GPIO_Init+0x204>
 8002bfe:	2301      	movs	r3, #1
 8002c00:	e000      	b.n	8002c04 <HAL_GPIO_Init+0x204>
 8002c02:	2300      	movs	r3, #0
 8002c04:	69fa      	ldr	r2, [r7, #28]
 8002c06:	f002 0203 	and.w	r2, r2, #3
 8002c0a:	0092      	lsls	r2, r2, #2
 8002c0c:	4093      	lsls	r3, r2
 8002c0e:	69ba      	ldr	r2, [r7, #24]
 8002c10:	4313      	orrs	r3, r2
 8002c12:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002c14:	4935      	ldr	r1, [pc, #212]	@ (8002cec <HAL_GPIO_Init+0x2ec>)
 8002c16:	69fb      	ldr	r3, [r7, #28]
 8002c18:	089b      	lsrs	r3, r3, #2
 8002c1a:	3302      	adds	r3, #2
 8002c1c:	69ba      	ldr	r2, [r7, #24]
 8002c1e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002c22:	4b38      	ldr	r3, [pc, #224]	@ (8002d04 <HAL_GPIO_Init+0x304>)
 8002c24:	689b      	ldr	r3, [r3, #8]
 8002c26:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002c28:	693b      	ldr	r3, [r7, #16]
 8002c2a:	43db      	mvns	r3, r3
 8002c2c:	69ba      	ldr	r2, [r7, #24]
 8002c2e:	4013      	ands	r3, r2
 8002c30:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002c32:	683b      	ldr	r3, [r7, #0]
 8002c34:	685b      	ldr	r3, [r3, #4]
 8002c36:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d003      	beq.n	8002c46 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002c3e:	69ba      	ldr	r2, [r7, #24]
 8002c40:	693b      	ldr	r3, [r7, #16]
 8002c42:	4313      	orrs	r3, r2
 8002c44:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002c46:	4a2f      	ldr	r2, [pc, #188]	@ (8002d04 <HAL_GPIO_Init+0x304>)
 8002c48:	69bb      	ldr	r3, [r7, #24]
 8002c4a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002c4c:	4b2d      	ldr	r3, [pc, #180]	@ (8002d04 <HAL_GPIO_Init+0x304>)
 8002c4e:	68db      	ldr	r3, [r3, #12]
 8002c50:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002c52:	693b      	ldr	r3, [r7, #16]
 8002c54:	43db      	mvns	r3, r3
 8002c56:	69ba      	ldr	r2, [r7, #24]
 8002c58:	4013      	ands	r3, r2
 8002c5a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002c5c:	683b      	ldr	r3, [r7, #0]
 8002c5e:	685b      	ldr	r3, [r3, #4]
 8002c60:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d003      	beq.n	8002c70 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002c68:	69ba      	ldr	r2, [r7, #24]
 8002c6a:	693b      	ldr	r3, [r7, #16]
 8002c6c:	4313      	orrs	r3, r2
 8002c6e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002c70:	4a24      	ldr	r2, [pc, #144]	@ (8002d04 <HAL_GPIO_Init+0x304>)
 8002c72:	69bb      	ldr	r3, [r7, #24]
 8002c74:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002c76:	4b23      	ldr	r3, [pc, #140]	@ (8002d04 <HAL_GPIO_Init+0x304>)
 8002c78:	685b      	ldr	r3, [r3, #4]
 8002c7a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002c7c:	693b      	ldr	r3, [r7, #16]
 8002c7e:	43db      	mvns	r3, r3
 8002c80:	69ba      	ldr	r2, [r7, #24]
 8002c82:	4013      	ands	r3, r2
 8002c84:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002c86:	683b      	ldr	r3, [r7, #0]
 8002c88:	685b      	ldr	r3, [r3, #4]
 8002c8a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d003      	beq.n	8002c9a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002c92:	69ba      	ldr	r2, [r7, #24]
 8002c94:	693b      	ldr	r3, [r7, #16]
 8002c96:	4313      	orrs	r3, r2
 8002c98:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002c9a:	4a1a      	ldr	r2, [pc, #104]	@ (8002d04 <HAL_GPIO_Init+0x304>)
 8002c9c:	69bb      	ldr	r3, [r7, #24]
 8002c9e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002ca0:	4b18      	ldr	r3, [pc, #96]	@ (8002d04 <HAL_GPIO_Init+0x304>)
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ca6:	693b      	ldr	r3, [r7, #16]
 8002ca8:	43db      	mvns	r3, r3
 8002caa:	69ba      	ldr	r2, [r7, #24]
 8002cac:	4013      	ands	r3, r2
 8002cae:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002cb0:	683b      	ldr	r3, [r7, #0]
 8002cb2:	685b      	ldr	r3, [r3, #4]
 8002cb4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d003      	beq.n	8002cc4 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002cbc:	69ba      	ldr	r2, [r7, #24]
 8002cbe:	693b      	ldr	r3, [r7, #16]
 8002cc0:	4313      	orrs	r3, r2
 8002cc2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002cc4:	4a0f      	ldr	r2, [pc, #60]	@ (8002d04 <HAL_GPIO_Init+0x304>)
 8002cc6:	69bb      	ldr	r3, [r7, #24]
 8002cc8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002cca:	69fb      	ldr	r3, [r7, #28]
 8002ccc:	3301      	adds	r3, #1
 8002cce:	61fb      	str	r3, [r7, #28]
 8002cd0:	69fb      	ldr	r3, [r7, #28]
 8002cd2:	2b0f      	cmp	r3, #15
 8002cd4:	f67f aea2 	bls.w	8002a1c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002cd8:	bf00      	nop
 8002cda:	bf00      	nop
 8002cdc:	3724      	adds	r7, #36	@ 0x24
 8002cde:	46bd      	mov	sp, r7
 8002ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce4:	4770      	bx	lr
 8002ce6:	bf00      	nop
 8002ce8:	40023800 	.word	0x40023800
 8002cec:	40013800 	.word	0x40013800
 8002cf0:	40020000 	.word	0x40020000
 8002cf4:	40020400 	.word	0x40020400
 8002cf8:	40020800 	.word	0x40020800
 8002cfc:	40020c00 	.word	0x40020c00
 8002d00:	40021000 	.word	0x40021000
 8002d04:	40013c00 	.word	0x40013c00

08002d08 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002d08:	b480      	push	{r7}
 8002d0a:	b083      	sub	sp, #12
 8002d0c:	af00      	add	r7, sp, #0
 8002d0e:	6078      	str	r0, [r7, #4]
 8002d10:	460b      	mov	r3, r1
 8002d12:	807b      	strh	r3, [r7, #2]
 8002d14:	4613      	mov	r3, r2
 8002d16:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002d18:	787b      	ldrb	r3, [r7, #1]
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d003      	beq.n	8002d26 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002d1e:	887a      	ldrh	r2, [r7, #2]
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002d24:	e003      	b.n	8002d2e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002d26:	887b      	ldrh	r3, [r7, #2]
 8002d28:	041a      	lsls	r2, r3, #16
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	619a      	str	r2, [r3, #24]
}
 8002d2e:	bf00      	nop
 8002d30:	370c      	adds	r7, #12
 8002d32:	46bd      	mov	sp, r7
 8002d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d38:	4770      	bx	lr
	...

08002d3c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002d3c:	b580      	push	{r7, lr}
 8002d3e:	b086      	sub	sp, #24
 8002d40:	af00      	add	r7, sp, #0
 8002d42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d101      	bne.n	8002d4e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002d4a:	2301      	movs	r3, #1
 8002d4c:	e267      	b.n	800321e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	f003 0301 	and.w	r3, r3, #1
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d075      	beq.n	8002e46 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002d5a:	4b88      	ldr	r3, [pc, #544]	@ (8002f7c <HAL_RCC_OscConfig+0x240>)
 8002d5c:	689b      	ldr	r3, [r3, #8]
 8002d5e:	f003 030c 	and.w	r3, r3, #12
 8002d62:	2b04      	cmp	r3, #4
 8002d64:	d00c      	beq.n	8002d80 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002d66:	4b85      	ldr	r3, [pc, #532]	@ (8002f7c <HAL_RCC_OscConfig+0x240>)
 8002d68:	689b      	ldr	r3, [r3, #8]
 8002d6a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002d6e:	2b08      	cmp	r3, #8
 8002d70:	d112      	bne.n	8002d98 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002d72:	4b82      	ldr	r3, [pc, #520]	@ (8002f7c <HAL_RCC_OscConfig+0x240>)
 8002d74:	685b      	ldr	r3, [r3, #4]
 8002d76:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002d7a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002d7e:	d10b      	bne.n	8002d98 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d80:	4b7e      	ldr	r3, [pc, #504]	@ (8002f7c <HAL_RCC_OscConfig+0x240>)
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d05b      	beq.n	8002e44 <HAL_RCC_OscConfig+0x108>
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	685b      	ldr	r3, [r3, #4]
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d157      	bne.n	8002e44 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002d94:	2301      	movs	r3, #1
 8002d96:	e242      	b.n	800321e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	685b      	ldr	r3, [r3, #4]
 8002d9c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002da0:	d106      	bne.n	8002db0 <HAL_RCC_OscConfig+0x74>
 8002da2:	4b76      	ldr	r3, [pc, #472]	@ (8002f7c <HAL_RCC_OscConfig+0x240>)
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	4a75      	ldr	r2, [pc, #468]	@ (8002f7c <HAL_RCC_OscConfig+0x240>)
 8002da8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002dac:	6013      	str	r3, [r2, #0]
 8002dae:	e01d      	b.n	8002dec <HAL_RCC_OscConfig+0xb0>
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	685b      	ldr	r3, [r3, #4]
 8002db4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002db8:	d10c      	bne.n	8002dd4 <HAL_RCC_OscConfig+0x98>
 8002dba:	4b70      	ldr	r3, [pc, #448]	@ (8002f7c <HAL_RCC_OscConfig+0x240>)
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	4a6f      	ldr	r2, [pc, #444]	@ (8002f7c <HAL_RCC_OscConfig+0x240>)
 8002dc0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002dc4:	6013      	str	r3, [r2, #0]
 8002dc6:	4b6d      	ldr	r3, [pc, #436]	@ (8002f7c <HAL_RCC_OscConfig+0x240>)
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	4a6c      	ldr	r2, [pc, #432]	@ (8002f7c <HAL_RCC_OscConfig+0x240>)
 8002dcc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002dd0:	6013      	str	r3, [r2, #0]
 8002dd2:	e00b      	b.n	8002dec <HAL_RCC_OscConfig+0xb0>
 8002dd4:	4b69      	ldr	r3, [pc, #420]	@ (8002f7c <HAL_RCC_OscConfig+0x240>)
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	4a68      	ldr	r2, [pc, #416]	@ (8002f7c <HAL_RCC_OscConfig+0x240>)
 8002dda:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002dde:	6013      	str	r3, [r2, #0]
 8002de0:	4b66      	ldr	r3, [pc, #408]	@ (8002f7c <HAL_RCC_OscConfig+0x240>)
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	4a65      	ldr	r2, [pc, #404]	@ (8002f7c <HAL_RCC_OscConfig+0x240>)
 8002de6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002dea:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	685b      	ldr	r3, [r3, #4]
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d013      	beq.n	8002e1c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002df4:	f7ff fcee 	bl	80027d4 <HAL_GetTick>
 8002df8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002dfa:	e008      	b.n	8002e0e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002dfc:	f7ff fcea 	bl	80027d4 <HAL_GetTick>
 8002e00:	4602      	mov	r2, r0
 8002e02:	693b      	ldr	r3, [r7, #16]
 8002e04:	1ad3      	subs	r3, r2, r3
 8002e06:	2b64      	cmp	r3, #100	@ 0x64
 8002e08:	d901      	bls.n	8002e0e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002e0a:	2303      	movs	r3, #3
 8002e0c:	e207      	b.n	800321e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002e0e:	4b5b      	ldr	r3, [pc, #364]	@ (8002f7c <HAL_RCC_OscConfig+0x240>)
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d0f0      	beq.n	8002dfc <HAL_RCC_OscConfig+0xc0>
 8002e1a:	e014      	b.n	8002e46 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e1c:	f7ff fcda 	bl	80027d4 <HAL_GetTick>
 8002e20:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002e22:	e008      	b.n	8002e36 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002e24:	f7ff fcd6 	bl	80027d4 <HAL_GetTick>
 8002e28:	4602      	mov	r2, r0
 8002e2a:	693b      	ldr	r3, [r7, #16]
 8002e2c:	1ad3      	subs	r3, r2, r3
 8002e2e:	2b64      	cmp	r3, #100	@ 0x64
 8002e30:	d901      	bls.n	8002e36 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002e32:	2303      	movs	r3, #3
 8002e34:	e1f3      	b.n	800321e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002e36:	4b51      	ldr	r3, [pc, #324]	@ (8002f7c <HAL_RCC_OscConfig+0x240>)
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d1f0      	bne.n	8002e24 <HAL_RCC_OscConfig+0xe8>
 8002e42:	e000      	b.n	8002e46 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e44:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	f003 0302 	and.w	r3, r3, #2
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d063      	beq.n	8002f1a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002e52:	4b4a      	ldr	r3, [pc, #296]	@ (8002f7c <HAL_RCC_OscConfig+0x240>)
 8002e54:	689b      	ldr	r3, [r3, #8]
 8002e56:	f003 030c 	and.w	r3, r3, #12
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d00b      	beq.n	8002e76 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002e5e:	4b47      	ldr	r3, [pc, #284]	@ (8002f7c <HAL_RCC_OscConfig+0x240>)
 8002e60:	689b      	ldr	r3, [r3, #8]
 8002e62:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002e66:	2b08      	cmp	r3, #8
 8002e68:	d11c      	bne.n	8002ea4 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002e6a:	4b44      	ldr	r3, [pc, #272]	@ (8002f7c <HAL_RCC_OscConfig+0x240>)
 8002e6c:	685b      	ldr	r3, [r3, #4]
 8002e6e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d116      	bne.n	8002ea4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002e76:	4b41      	ldr	r3, [pc, #260]	@ (8002f7c <HAL_RCC_OscConfig+0x240>)
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	f003 0302 	and.w	r3, r3, #2
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d005      	beq.n	8002e8e <HAL_RCC_OscConfig+0x152>
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	68db      	ldr	r3, [r3, #12]
 8002e86:	2b01      	cmp	r3, #1
 8002e88:	d001      	beq.n	8002e8e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002e8a:	2301      	movs	r3, #1
 8002e8c:	e1c7      	b.n	800321e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e8e:	4b3b      	ldr	r3, [pc, #236]	@ (8002f7c <HAL_RCC_OscConfig+0x240>)
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	691b      	ldr	r3, [r3, #16]
 8002e9a:	00db      	lsls	r3, r3, #3
 8002e9c:	4937      	ldr	r1, [pc, #220]	@ (8002f7c <HAL_RCC_OscConfig+0x240>)
 8002e9e:	4313      	orrs	r3, r2
 8002ea0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002ea2:	e03a      	b.n	8002f1a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	68db      	ldr	r3, [r3, #12]
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d020      	beq.n	8002eee <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002eac:	4b34      	ldr	r3, [pc, #208]	@ (8002f80 <HAL_RCC_OscConfig+0x244>)
 8002eae:	2201      	movs	r2, #1
 8002eb0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002eb2:	f7ff fc8f 	bl	80027d4 <HAL_GetTick>
 8002eb6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002eb8:	e008      	b.n	8002ecc <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002eba:	f7ff fc8b 	bl	80027d4 <HAL_GetTick>
 8002ebe:	4602      	mov	r2, r0
 8002ec0:	693b      	ldr	r3, [r7, #16]
 8002ec2:	1ad3      	subs	r3, r2, r3
 8002ec4:	2b02      	cmp	r3, #2
 8002ec6:	d901      	bls.n	8002ecc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002ec8:	2303      	movs	r3, #3
 8002eca:	e1a8      	b.n	800321e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ecc:	4b2b      	ldr	r3, [pc, #172]	@ (8002f7c <HAL_RCC_OscConfig+0x240>)
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	f003 0302 	and.w	r3, r3, #2
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d0f0      	beq.n	8002eba <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002ed8:	4b28      	ldr	r3, [pc, #160]	@ (8002f7c <HAL_RCC_OscConfig+0x240>)
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	691b      	ldr	r3, [r3, #16]
 8002ee4:	00db      	lsls	r3, r3, #3
 8002ee6:	4925      	ldr	r1, [pc, #148]	@ (8002f7c <HAL_RCC_OscConfig+0x240>)
 8002ee8:	4313      	orrs	r3, r2
 8002eea:	600b      	str	r3, [r1, #0]
 8002eec:	e015      	b.n	8002f1a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002eee:	4b24      	ldr	r3, [pc, #144]	@ (8002f80 <HAL_RCC_OscConfig+0x244>)
 8002ef0:	2200      	movs	r2, #0
 8002ef2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ef4:	f7ff fc6e 	bl	80027d4 <HAL_GetTick>
 8002ef8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002efa:	e008      	b.n	8002f0e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002efc:	f7ff fc6a 	bl	80027d4 <HAL_GetTick>
 8002f00:	4602      	mov	r2, r0
 8002f02:	693b      	ldr	r3, [r7, #16]
 8002f04:	1ad3      	subs	r3, r2, r3
 8002f06:	2b02      	cmp	r3, #2
 8002f08:	d901      	bls.n	8002f0e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002f0a:	2303      	movs	r3, #3
 8002f0c:	e187      	b.n	800321e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002f0e:	4b1b      	ldr	r3, [pc, #108]	@ (8002f7c <HAL_RCC_OscConfig+0x240>)
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	f003 0302 	and.w	r3, r3, #2
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d1f0      	bne.n	8002efc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	f003 0308 	and.w	r3, r3, #8
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d036      	beq.n	8002f94 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	695b      	ldr	r3, [r3, #20]
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d016      	beq.n	8002f5c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002f2e:	4b15      	ldr	r3, [pc, #84]	@ (8002f84 <HAL_RCC_OscConfig+0x248>)
 8002f30:	2201      	movs	r2, #1
 8002f32:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f34:	f7ff fc4e 	bl	80027d4 <HAL_GetTick>
 8002f38:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002f3a:	e008      	b.n	8002f4e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002f3c:	f7ff fc4a 	bl	80027d4 <HAL_GetTick>
 8002f40:	4602      	mov	r2, r0
 8002f42:	693b      	ldr	r3, [r7, #16]
 8002f44:	1ad3      	subs	r3, r2, r3
 8002f46:	2b02      	cmp	r3, #2
 8002f48:	d901      	bls.n	8002f4e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002f4a:	2303      	movs	r3, #3
 8002f4c:	e167      	b.n	800321e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002f4e:	4b0b      	ldr	r3, [pc, #44]	@ (8002f7c <HAL_RCC_OscConfig+0x240>)
 8002f50:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002f52:	f003 0302 	and.w	r3, r3, #2
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d0f0      	beq.n	8002f3c <HAL_RCC_OscConfig+0x200>
 8002f5a:	e01b      	b.n	8002f94 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002f5c:	4b09      	ldr	r3, [pc, #36]	@ (8002f84 <HAL_RCC_OscConfig+0x248>)
 8002f5e:	2200      	movs	r2, #0
 8002f60:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002f62:	f7ff fc37 	bl	80027d4 <HAL_GetTick>
 8002f66:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002f68:	e00e      	b.n	8002f88 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002f6a:	f7ff fc33 	bl	80027d4 <HAL_GetTick>
 8002f6e:	4602      	mov	r2, r0
 8002f70:	693b      	ldr	r3, [r7, #16]
 8002f72:	1ad3      	subs	r3, r2, r3
 8002f74:	2b02      	cmp	r3, #2
 8002f76:	d907      	bls.n	8002f88 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002f78:	2303      	movs	r3, #3
 8002f7a:	e150      	b.n	800321e <HAL_RCC_OscConfig+0x4e2>
 8002f7c:	40023800 	.word	0x40023800
 8002f80:	42470000 	.word	0x42470000
 8002f84:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002f88:	4b88      	ldr	r3, [pc, #544]	@ (80031ac <HAL_RCC_OscConfig+0x470>)
 8002f8a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002f8c:	f003 0302 	and.w	r3, r3, #2
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d1ea      	bne.n	8002f6a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	f003 0304 	and.w	r3, r3, #4
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	f000 8097 	beq.w	80030d0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002fa2:	2300      	movs	r3, #0
 8002fa4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002fa6:	4b81      	ldr	r3, [pc, #516]	@ (80031ac <HAL_RCC_OscConfig+0x470>)
 8002fa8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002faa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d10f      	bne.n	8002fd2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002fb2:	2300      	movs	r3, #0
 8002fb4:	60bb      	str	r3, [r7, #8]
 8002fb6:	4b7d      	ldr	r3, [pc, #500]	@ (80031ac <HAL_RCC_OscConfig+0x470>)
 8002fb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fba:	4a7c      	ldr	r2, [pc, #496]	@ (80031ac <HAL_RCC_OscConfig+0x470>)
 8002fbc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002fc0:	6413      	str	r3, [r2, #64]	@ 0x40
 8002fc2:	4b7a      	ldr	r3, [pc, #488]	@ (80031ac <HAL_RCC_OscConfig+0x470>)
 8002fc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fc6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002fca:	60bb      	str	r3, [r7, #8]
 8002fcc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002fce:	2301      	movs	r3, #1
 8002fd0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002fd2:	4b77      	ldr	r3, [pc, #476]	@ (80031b0 <HAL_RCC_OscConfig+0x474>)
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d118      	bne.n	8003010 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002fde:	4b74      	ldr	r3, [pc, #464]	@ (80031b0 <HAL_RCC_OscConfig+0x474>)
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	4a73      	ldr	r2, [pc, #460]	@ (80031b0 <HAL_RCC_OscConfig+0x474>)
 8002fe4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002fe8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002fea:	f7ff fbf3 	bl	80027d4 <HAL_GetTick>
 8002fee:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ff0:	e008      	b.n	8003004 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002ff2:	f7ff fbef 	bl	80027d4 <HAL_GetTick>
 8002ff6:	4602      	mov	r2, r0
 8002ff8:	693b      	ldr	r3, [r7, #16]
 8002ffa:	1ad3      	subs	r3, r2, r3
 8002ffc:	2b02      	cmp	r3, #2
 8002ffe:	d901      	bls.n	8003004 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003000:	2303      	movs	r3, #3
 8003002:	e10c      	b.n	800321e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003004:	4b6a      	ldr	r3, [pc, #424]	@ (80031b0 <HAL_RCC_OscConfig+0x474>)
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800300c:	2b00      	cmp	r3, #0
 800300e:	d0f0      	beq.n	8002ff2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	689b      	ldr	r3, [r3, #8]
 8003014:	2b01      	cmp	r3, #1
 8003016:	d106      	bne.n	8003026 <HAL_RCC_OscConfig+0x2ea>
 8003018:	4b64      	ldr	r3, [pc, #400]	@ (80031ac <HAL_RCC_OscConfig+0x470>)
 800301a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800301c:	4a63      	ldr	r2, [pc, #396]	@ (80031ac <HAL_RCC_OscConfig+0x470>)
 800301e:	f043 0301 	orr.w	r3, r3, #1
 8003022:	6713      	str	r3, [r2, #112]	@ 0x70
 8003024:	e01c      	b.n	8003060 <HAL_RCC_OscConfig+0x324>
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	689b      	ldr	r3, [r3, #8]
 800302a:	2b05      	cmp	r3, #5
 800302c:	d10c      	bne.n	8003048 <HAL_RCC_OscConfig+0x30c>
 800302e:	4b5f      	ldr	r3, [pc, #380]	@ (80031ac <HAL_RCC_OscConfig+0x470>)
 8003030:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003032:	4a5e      	ldr	r2, [pc, #376]	@ (80031ac <HAL_RCC_OscConfig+0x470>)
 8003034:	f043 0304 	orr.w	r3, r3, #4
 8003038:	6713      	str	r3, [r2, #112]	@ 0x70
 800303a:	4b5c      	ldr	r3, [pc, #368]	@ (80031ac <HAL_RCC_OscConfig+0x470>)
 800303c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800303e:	4a5b      	ldr	r2, [pc, #364]	@ (80031ac <HAL_RCC_OscConfig+0x470>)
 8003040:	f043 0301 	orr.w	r3, r3, #1
 8003044:	6713      	str	r3, [r2, #112]	@ 0x70
 8003046:	e00b      	b.n	8003060 <HAL_RCC_OscConfig+0x324>
 8003048:	4b58      	ldr	r3, [pc, #352]	@ (80031ac <HAL_RCC_OscConfig+0x470>)
 800304a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800304c:	4a57      	ldr	r2, [pc, #348]	@ (80031ac <HAL_RCC_OscConfig+0x470>)
 800304e:	f023 0301 	bic.w	r3, r3, #1
 8003052:	6713      	str	r3, [r2, #112]	@ 0x70
 8003054:	4b55      	ldr	r3, [pc, #340]	@ (80031ac <HAL_RCC_OscConfig+0x470>)
 8003056:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003058:	4a54      	ldr	r2, [pc, #336]	@ (80031ac <HAL_RCC_OscConfig+0x470>)
 800305a:	f023 0304 	bic.w	r3, r3, #4
 800305e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	689b      	ldr	r3, [r3, #8]
 8003064:	2b00      	cmp	r3, #0
 8003066:	d015      	beq.n	8003094 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003068:	f7ff fbb4 	bl	80027d4 <HAL_GetTick>
 800306c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800306e:	e00a      	b.n	8003086 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003070:	f7ff fbb0 	bl	80027d4 <HAL_GetTick>
 8003074:	4602      	mov	r2, r0
 8003076:	693b      	ldr	r3, [r7, #16]
 8003078:	1ad3      	subs	r3, r2, r3
 800307a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800307e:	4293      	cmp	r3, r2
 8003080:	d901      	bls.n	8003086 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003082:	2303      	movs	r3, #3
 8003084:	e0cb      	b.n	800321e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003086:	4b49      	ldr	r3, [pc, #292]	@ (80031ac <HAL_RCC_OscConfig+0x470>)
 8003088:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800308a:	f003 0302 	and.w	r3, r3, #2
 800308e:	2b00      	cmp	r3, #0
 8003090:	d0ee      	beq.n	8003070 <HAL_RCC_OscConfig+0x334>
 8003092:	e014      	b.n	80030be <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003094:	f7ff fb9e 	bl	80027d4 <HAL_GetTick>
 8003098:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800309a:	e00a      	b.n	80030b2 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800309c:	f7ff fb9a 	bl	80027d4 <HAL_GetTick>
 80030a0:	4602      	mov	r2, r0
 80030a2:	693b      	ldr	r3, [r7, #16]
 80030a4:	1ad3      	subs	r3, r2, r3
 80030a6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80030aa:	4293      	cmp	r3, r2
 80030ac:	d901      	bls.n	80030b2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80030ae:	2303      	movs	r3, #3
 80030b0:	e0b5      	b.n	800321e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80030b2:	4b3e      	ldr	r3, [pc, #248]	@ (80031ac <HAL_RCC_OscConfig+0x470>)
 80030b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80030b6:	f003 0302 	and.w	r3, r3, #2
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d1ee      	bne.n	800309c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80030be:	7dfb      	ldrb	r3, [r7, #23]
 80030c0:	2b01      	cmp	r3, #1
 80030c2:	d105      	bne.n	80030d0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80030c4:	4b39      	ldr	r3, [pc, #228]	@ (80031ac <HAL_RCC_OscConfig+0x470>)
 80030c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030c8:	4a38      	ldr	r2, [pc, #224]	@ (80031ac <HAL_RCC_OscConfig+0x470>)
 80030ca:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80030ce:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	699b      	ldr	r3, [r3, #24]
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	f000 80a1 	beq.w	800321c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80030da:	4b34      	ldr	r3, [pc, #208]	@ (80031ac <HAL_RCC_OscConfig+0x470>)
 80030dc:	689b      	ldr	r3, [r3, #8]
 80030de:	f003 030c 	and.w	r3, r3, #12
 80030e2:	2b08      	cmp	r3, #8
 80030e4:	d05c      	beq.n	80031a0 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	699b      	ldr	r3, [r3, #24]
 80030ea:	2b02      	cmp	r3, #2
 80030ec:	d141      	bne.n	8003172 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80030ee:	4b31      	ldr	r3, [pc, #196]	@ (80031b4 <HAL_RCC_OscConfig+0x478>)
 80030f0:	2200      	movs	r2, #0
 80030f2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030f4:	f7ff fb6e 	bl	80027d4 <HAL_GetTick>
 80030f8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80030fa:	e008      	b.n	800310e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80030fc:	f7ff fb6a 	bl	80027d4 <HAL_GetTick>
 8003100:	4602      	mov	r2, r0
 8003102:	693b      	ldr	r3, [r7, #16]
 8003104:	1ad3      	subs	r3, r2, r3
 8003106:	2b02      	cmp	r3, #2
 8003108:	d901      	bls.n	800310e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800310a:	2303      	movs	r3, #3
 800310c:	e087      	b.n	800321e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800310e:	4b27      	ldr	r3, [pc, #156]	@ (80031ac <HAL_RCC_OscConfig+0x470>)
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003116:	2b00      	cmp	r3, #0
 8003118:	d1f0      	bne.n	80030fc <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	69da      	ldr	r2, [r3, #28]
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	6a1b      	ldr	r3, [r3, #32]
 8003122:	431a      	orrs	r2, r3
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003128:	019b      	lsls	r3, r3, #6
 800312a:	431a      	orrs	r2, r3
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003130:	085b      	lsrs	r3, r3, #1
 8003132:	3b01      	subs	r3, #1
 8003134:	041b      	lsls	r3, r3, #16
 8003136:	431a      	orrs	r2, r3
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800313c:	061b      	lsls	r3, r3, #24
 800313e:	491b      	ldr	r1, [pc, #108]	@ (80031ac <HAL_RCC_OscConfig+0x470>)
 8003140:	4313      	orrs	r3, r2
 8003142:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003144:	4b1b      	ldr	r3, [pc, #108]	@ (80031b4 <HAL_RCC_OscConfig+0x478>)
 8003146:	2201      	movs	r2, #1
 8003148:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800314a:	f7ff fb43 	bl	80027d4 <HAL_GetTick>
 800314e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003150:	e008      	b.n	8003164 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003152:	f7ff fb3f 	bl	80027d4 <HAL_GetTick>
 8003156:	4602      	mov	r2, r0
 8003158:	693b      	ldr	r3, [r7, #16]
 800315a:	1ad3      	subs	r3, r2, r3
 800315c:	2b02      	cmp	r3, #2
 800315e:	d901      	bls.n	8003164 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003160:	2303      	movs	r3, #3
 8003162:	e05c      	b.n	800321e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003164:	4b11      	ldr	r3, [pc, #68]	@ (80031ac <HAL_RCC_OscConfig+0x470>)
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800316c:	2b00      	cmp	r3, #0
 800316e:	d0f0      	beq.n	8003152 <HAL_RCC_OscConfig+0x416>
 8003170:	e054      	b.n	800321c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003172:	4b10      	ldr	r3, [pc, #64]	@ (80031b4 <HAL_RCC_OscConfig+0x478>)
 8003174:	2200      	movs	r2, #0
 8003176:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003178:	f7ff fb2c 	bl	80027d4 <HAL_GetTick>
 800317c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800317e:	e008      	b.n	8003192 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003180:	f7ff fb28 	bl	80027d4 <HAL_GetTick>
 8003184:	4602      	mov	r2, r0
 8003186:	693b      	ldr	r3, [r7, #16]
 8003188:	1ad3      	subs	r3, r2, r3
 800318a:	2b02      	cmp	r3, #2
 800318c:	d901      	bls.n	8003192 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800318e:	2303      	movs	r3, #3
 8003190:	e045      	b.n	800321e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003192:	4b06      	ldr	r3, [pc, #24]	@ (80031ac <HAL_RCC_OscConfig+0x470>)
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800319a:	2b00      	cmp	r3, #0
 800319c:	d1f0      	bne.n	8003180 <HAL_RCC_OscConfig+0x444>
 800319e:	e03d      	b.n	800321c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	699b      	ldr	r3, [r3, #24]
 80031a4:	2b01      	cmp	r3, #1
 80031a6:	d107      	bne.n	80031b8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80031a8:	2301      	movs	r3, #1
 80031aa:	e038      	b.n	800321e <HAL_RCC_OscConfig+0x4e2>
 80031ac:	40023800 	.word	0x40023800
 80031b0:	40007000 	.word	0x40007000
 80031b4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80031b8:	4b1b      	ldr	r3, [pc, #108]	@ (8003228 <HAL_RCC_OscConfig+0x4ec>)
 80031ba:	685b      	ldr	r3, [r3, #4]
 80031bc:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	699b      	ldr	r3, [r3, #24]
 80031c2:	2b01      	cmp	r3, #1
 80031c4:	d028      	beq.n	8003218 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80031d0:	429a      	cmp	r2, r3
 80031d2:	d121      	bne.n	8003218 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80031de:	429a      	cmp	r2, r3
 80031e0:	d11a      	bne.n	8003218 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80031e2:	68fa      	ldr	r2, [r7, #12]
 80031e4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80031e8:	4013      	ands	r3, r2
 80031ea:	687a      	ldr	r2, [r7, #4]
 80031ec:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80031ee:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80031f0:	4293      	cmp	r3, r2
 80031f2:	d111      	bne.n	8003218 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031fe:	085b      	lsrs	r3, r3, #1
 8003200:	3b01      	subs	r3, #1
 8003202:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003204:	429a      	cmp	r2, r3
 8003206:	d107      	bne.n	8003218 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003212:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003214:	429a      	cmp	r2, r3
 8003216:	d001      	beq.n	800321c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003218:	2301      	movs	r3, #1
 800321a:	e000      	b.n	800321e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800321c:	2300      	movs	r3, #0
}
 800321e:	4618      	mov	r0, r3
 8003220:	3718      	adds	r7, #24
 8003222:	46bd      	mov	sp, r7
 8003224:	bd80      	pop	{r7, pc}
 8003226:	bf00      	nop
 8003228:	40023800 	.word	0x40023800

0800322c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800322c:	b580      	push	{r7, lr}
 800322e:	b084      	sub	sp, #16
 8003230:	af00      	add	r7, sp, #0
 8003232:	6078      	str	r0, [r7, #4]
 8003234:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	2b00      	cmp	r3, #0
 800323a:	d101      	bne.n	8003240 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800323c:	2301      	movs	r3, #1
 800323e:	e0cc      	b.n	80033da <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003240:	4b68      	ldr	r3, [pc, #416]	@ (80033e4 <HAL_RCC_ClockConfig+0x1b8>)
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	f003 0307 	and.w	r3, r3, #7
 8003248:	683a      	ldr	r2, [r7, #0]
 800324a:	429a      	cmp	r2, r3
 800324c:	d90c      	bls.n	8003268 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800324e:	4b65      	ldr	r3, [pc, #404]	@ (80033e4 <HAL_RCC_ClockConfig+0x1b8>)
 8003250:	683a      	ldr	r2, [r7, #0]
 8003252:	b2d2      	uxtb	r2, r2
 8003254:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003256:	4b63      	ldr	r3, [pc, #396]	@ (80033e4 <HAL_RCC_ClockConfig+0x1b8>)
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	f003 0307 	and.w	r3, r3, #7
 800325e:	683a      	ldr	r2, [r7, #0]
 8003260:	429a      	cmp	r2, r3
 8003262:	d001      	beq.n	8003268 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003264:	2301      	movs	r3, #1
 8003266:	e0b8      	b.n	80033da <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	f003 0302 	and.w	r3, r3, #2
 8003270:	2b00      	cmp	r3, #0
 8003272:	d020      	beq.n	80032b6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	f003 0304 	and.w	r3, r3, #4
 800327c:	2b00      	cmp	r3, #0
 800327e:	d005      	beq.n	800328c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003280:	4b59      	ldr	r3, [pc, #356]	@ (80033e8 <HAL_RCC_ClockConfig+0x1bc>)
 8003282:	689b      	ldr	r3, [r3, #8]
 8003284:	4a58      	ldr	r2, [pc, #352]	@ (80033e8 <HAL_RCC_ClockConfig+0x1bc>)
 8003286:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800328a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	f003 0308 	and.w	r3, r3, #8
 8003294:	2b00      	cmp	r3, #0
 8003296:	d005      	beq.n	80032a4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003298:	4b53      	ldr	r3, [pc, #332]	@ (80033e8 <HAL_RCC_ClockConfig+0x1bc>)
 800329a:	689b      	ldr	r3, [r3, #8]
 800329c:	4a52      	ldr	r2, [pc, #328]	@ (80033e8 <HAL_RCC_ClockConfig+0x1bc>)
 800329e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80032a2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80032a4:	4b50      	ldr	r3, [pc, #320]	@ (80033e8 <HAL_RCC_ClockConfig+0x1bc>)
 80032a6:	689b      	ldr	r3, [r3, #8]
 80032a8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	689b      	ldr	r3, [r3, #8]
 80032b0:	494d      	ldr	r1, [pc, #308]	@ (80033e8 <HAL_RCC_ClockConfig+0x1bc>)
 80032b2:	4313      	orrs	r3, r2
 80032b4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	f003 0301 	and.w	r3, r3, #1
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d044      	beq.n	800334c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	685b      	ldr	r3, [r3, #4]
 80032c6:	2b01      	cmp	r3, #1
 80032c8:	d107      	bne.n	80032da <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80032ca:	4b47      	ldr	r3, [pc, #284]	@ (80033e8 <HAL_RCC_ClockConfig+0x1bc>)
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d119      	bne.n	800330a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80032d6:	2301      	movs	r3, #1
 80032d8:	e07f      	b.n	80033da <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	685b      	ldr	r3, [r3, #4]
 80032de:	2b02      	cmp	r3, #2
 80032e0:	d003      	beq.n	80032ea <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80032e6:	2b03      	cmp	r3, #3
 80032e8:	d107      	bne.n	80032fa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80032ea:	4b3f      	ldr	r3, [pc, #252]	@ (80033e8 <HAL_RCC_ClockConfig+0x1bc>)
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d109      	bne.n	800330a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80032f6:	2301      	movs	r3, #1
 80032f8:	e06f      	b.n	80033da <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80032fa:	4b3b      	ldr	r3, [pc, #236]	@ (80033e8 <HAL_RCC_ClockConfig+0x1bc>)
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	f003 0302 	and.w	r3, r3, #2
 8003302:	2b00      	cmp	r3, #0
 8003304:	d101      	bne.n	800330a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003306:	2301      	movs	r3, #1
 8003308:	e067      	b.n	80033da <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800330a:	4b37      	ldr	r3, [pc, #220]	@ (80033e8 <HAL_RCC_ClockConfig+0x1bc>)
 800330c:	689b      	ldr	r3, [r3, #8]
 800330e:	f023 0203 	bic.w	r2, r3, #3
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	685b      	ldr	r3, [r3, #4]
 8003316:	4934      	ldr	r1, [pc, #208]	@ (80033e8 <HAL_RCC_ClockConfig+0x1bc>)
 8003318:	4313      	orrs	r3, r2
 800331a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800331c:	f7ff fa5a 	bl	80027d4 <HAL_GetTick>
 8003320:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003322:	e00a      	b.n	800333a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003324:	f7ff fa56 	bl	80027d4 <HAL_GetTick>
 8003328:	4602      	mov	r2, r0
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	1ad3      	subs	r3, r2, r3
 800332e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003332:	4293      	cmp	r3, r2
 8003334:	d901      	bls.n	800333a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003336:	2303      	movs	r3, #3
 8003338:	e04f      	b.n	80033da <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800333a:	4b2b      	ldr	r3, [pc, #172]	@ (80033e8 <HAL_RCC_ClockConfig+0x1bc>)
 800333c:	689b      	ldr	r3, [r3, #8]
 800333e:	f003 020c 	and.w	r2, r3, #12
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	685b      	ldr	r3, [r3, #4]
 8003346:	009b      	lsls	r3, r3, #2
 8003348:	429a      	cmp	r2, r3
 800334a:	d1eb      	bne.n	8003324 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800334c:	4b25      	ldr	r3, [pc, #148]	@ (80033e4 <HAL_RCC_ClockConfig+0x1b8>)
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	f003 0307 	and.w	r3, r3, #7
 8003354:	683a      	ldr	r2, [r7, #0]
 8003356:	429a      	cmp	r2, r3
 8003358:	d20c      	bcs.n	8003374 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800335a:	4b22      	ldr	r3, [pc, #136]	@ (80033e4 <HAL_RCC_ClockConfig+0x1b8>)
 800335c:	683a      	ldr	r2, [r7, #0]
 800335e:	b2d2      	uxtb	r2, r2
 8003360:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003362:	4b20      	ldr	r3, [pc, #128]	@ (80033e4 <HAL_RCC_ClockConfig+0x1b8>)
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	f003 0307 	and.w	r3, r3, #7
 800336a:	683a      	ldr	r2, [r7, #0]
 800336c:	429a      	cmp	r2, r3
 800336e:	d001      	beq.n	8003374 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003370:	2301      	movs	r3, #1
 8003372:	e032      	b.n	80033da <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	f003 0304 	and.w	r3, r3, #4
 800337c:	2b00      	cmp	r3, #0
 800337e:	d008      	beq.n	8003392 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003380:	4b19      	ldr	r3, [pc, #100]	@ (80033e8 <HAL_RCC_ClockConfig+0x1bc>)
 8003382:	689b      	ldr	r3, [r3, #8]
 8003384:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	68db      	ldr	r3, [r3, #12]
 800338c:	4916      	ldr	r1, [pc, #88]	@ (80033e8 <HAL_RCC_ClockConfig+0x1bc>)
 800338e:	4313      	orrs	r3, r2
 8003390:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	f003 0308 	and.w	r3, r3, #8
 800339a:	2b00      	cmp	r3, #0
 800339c:	d009      	beq.n	80033b2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800339e:	4b12      	ldr	r3, [pc, #72]	@ (80033e8 <HAL_RCC_ClockConfig+0x1bc>)
 80033a0:	689b      	ldr	r3, [r3, #8]
 80033a2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	691b      	ldr	r3, [r3, #16]
 80033aa:	00db      	lsls	r3, r3, #3
 80033ac:	490e      	ldr	r1, [pc, #56]	@ (80033e8 <HAL_RCC_ClockConfig+0x1bc>)
 80033ae:	4313      	orrs	r3, r2
 80033b0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80033b2:	f000 f821 	bl	80033f8 <HAL_RCC_GetSysClockFreq>
 80033b6:	4602      	mov	r2, r0
 80033b8:	4b0b      	ldr	r3, [pc, #44]	@ (80033e8 <HAL_RCC_ClockConfig+0x1bc>)
 80033ba:	689b      	ldr	r3, [r3, #8]
 80033bc:	091b      	lsrs	r3, r3, #4
 80033be:	f003 030f 	and.w	r3, r3, #15
 80033c2:	490a      	ldr	r1, [pc, #40]	@ (80033ec <HAL_RCC_ClockConfig+0x1c0>)
 80033c4:	5ccb      	ldrb	r3, [r1, r3]
 80033c6:	fa22 f303 	lsr.w	r3, r2, r3
 80033ca:	4a09      	ldr	r2, [pc, #36]	@ (80033f0 <HAL_RCC_ClockConfig+0x1c4>)
 80033cc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80033ce:	4b09      	ldr	r3, [pc, #36]	@ (80033f4 <HAL_RCC_ClockConfig+0x1c8>)
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	4618      	mov	r0, r3
 80033d4:	f7ff f9ba 	bl	800274c <HAL_InitTick>

  return HAL_OK;
 80033d8:	2300      	movs	r3, #0
}
 80033da:	4618      	mov	r0, r3
 80033dc:	3710      	adds	r7, #16
 80033de:	46bd      	mov	sp, r7
 80033e0:	bd80      	pop	{r7, pc}
 80033e2:	bf00      	nop
 80033e4:	40023c00 	.word	0x40023c00
 80033e8:	40023800 	.word	0x40023800
 80033ec:	08005894 	.word	0x08005894
 80033f0:	20000000 	.word	0x20000000
 80033f4:	2000001c 	.word	0x2000001c

080033f8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80033f8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80033fc:	b094      	sub	sp, #80	@ 0x50
 80033fe:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003400:	2300      	movs	r3, #0
 8003402:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8003404:	2300      	movs	r3, #0
 8003406:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8003408:	2300      	movs	r3, #0
 800340a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 800340c:	2300      	movs	r3, #0
 800340e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003410:	4b79      	ldr	r3, [pc, #484]	@ (80035f8 <HAL_RCC_GetSysClockFreq+0x200>)
 8003412:	689b      	ldr	r3, [r3, #8]
 8003414:	f003 030c 	and.w	r3, r3, #12
 8003418:	2b08      	cmp	r3, #8
 800341a:	d00d      	beq.n	8003438 <HAL_RCC_GetSysClockFreq+0x40>
 800341c:	2b08      	cmp	r3, #8
 800341e:	f200 80e1 	bhi.w	80035e4 <HAL_RCC_GetSysClockFreq+0x1ec>
 8003422:	2b00      	cmp	r3, #0
 8003424:	d002      	beq.n	800342c <HAL_RCC_GetSysClockFreq+0x34>
 8003426:	2b04      	cmp	r3, #4
 8003428:	d003      	beq.n	8003432 <HAL_RCC_GetSysClockFreq+0x3a>
 800342a:	e0db      	b.n	80035e4 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800342c:	4b73      	ldr	r3, [pc, #460]	@ (80035fc <HAL_RCC_GetSysClockFreq+0x204>)
 800342e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003430:	e0db      	b.n	80035ea <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003432:	4b73      	ldr	r3, [pc, #460]	@ (8003600 <HAL_RCC_GetSysClockFreq+0x208>)
 8003434:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003436:	e0d8      	b.n	80035ea <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003438:	4b6f      	ldr	r3, [pc, #444]	@ (80035f8 <HAL_RCC_GetSysClockFreq+0x200>)
 800343a:	685b      	ldr	r3, [r3, #4]
 800343c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003440:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003442:	4b6d      	ldr	r3, [pc, #436]	@ (80035f8 <HAL_RCC_GetSysClockFreq+0x200>)
 8003444:	685b      	ldr	r3, [r3, #4]
 8003446:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800344a:	2b00      	cmp	r3, #0
 800344c:	d063      	beq.n	8003516 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800344e:	4b6a      	ldr	r3, [pc, #424]	@ (80035f8 <HAL_RCC_GetSysClockFreq+0x200>)
 8003450:	685b      	ldr	r3, [r3, #4]
 8003452:	099b      	lsrs	r3, r3, #6
 8003454:	2200      	movs	r2, #0
 8003456:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003458:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800345a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800345c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003460:	633b      	str	r3, [r7, #48]	@ 0x30
 8003462:	2300      	movs	r3, #0
 8003464:	637b      	str	r3, [r7, #52]	@ 0x34
 8003466:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800346a:	4622      	mov	r2, r4
 800346c:	462b      	mov	r3, r5
 800346e:	f04f 0000 	mov.w	r0, #0
 8003472:	f04f 0100 	mov.w	r1, #0
 8003476:	0159      	lsls	r1, r3, #5
 8003478:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800347c:	0150      	lsls	r0, r2, #5
 800347e:	4602      	mov	r2, r0
 8003480:	460b      	mov	r3, r1
 8003482:	4621      	mov	r1, r4
 8003484:	1a51      	subs	r1, r2, r1
 8003486:	6139      	str	r1, [r7, #16]
 8003488:	4629      	mov	r1, r5
 800348a:	eb63 0301 	sbc.w	r3, r3, r1
 800348e:	617b      	str	r3, [r7, #20]
 8003490:	f04f 0200 	mov.w	r2, #0
 8003494:	f04f 0300 	mov.w	r3, #0
 8003498:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800349c:	4659      	mov	r1, fp
 800349e:	018b      	lsls	r3, r1, #6
 80034a0:	4651      	mov	r1, sl
 80034a2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80034a6:	4651      	mov	r1, sl
 80034a8:	018a      	lsls	r2, r1, #6
 80034aa:	4651      	mov	r1, sl
 80034ac:	ebb2 0801 	subs.w	r8, r2, r1
 80034b0:	4659      	mov	r1, fp
 80034b2:	eb63 0901 	sbc.w	r9, r3, r1
 80034b6:	f04f 0200 	mov.w	r2, #0
 80034ba:	f04f 0300 	mov.w	r3, #0
 80034be:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80034c2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80034c6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80034ca:	4690      	mov	r8, r2
 80034cc:	4699      	mov	r9, r3
 80034ce:	4623      	mov	r3, r4
 80034d0:	eb18 0303 	adds.w	r3, r8, r3
 80034d4:	60bb      	str	r3, [r7, #8]
 80034d6:	462b      	mov	r3, r5
 80034d8:	eb49 0303 	adc.w	r3, r9, r3
 80034dc:	60fb      	str	r3, [r7, #12]
 80034de:	f04f 0200 	mov.w	r2, #0
 80034e2:	f04f 0300 	mov.w	r3, #0
 80034e6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80034ea:	4629      	mov	r1, r5
 80034ec:	024b      	lsls	r3, r1, #9
 80034ee:	4621      	mov	r1, r4
 80034f0:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80034f4:	4621      	mov	r1, r4
 80034f6:	024a      	lsls	r2, r1, #9
 80034f8:	4610      	mov	r0, r2
 80034fa:	4619      	mov	r1, r3
 80034fc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80034fe:	2200      	movs	r2, #0
 8003500:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003502:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003504:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003508:	f7fd f8ee 	bl	80006e8 <__aeabi_uldivmod>
 800350c:	4602      	mov	r2, r0
 800350e:	460b      	mov	r3, r1
 8003510:	4613      	mov	r3, r2
 8003512:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003514:	e058      	b.n	80035c8 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003516:	4b38      	ldr	r3, [pc, #224]	@ (80035f8 <HAL_RCC_GetSysClockFreq+0x200>)
 8003518:	685b      	ldr	r3, [r3, #4]
 800351a:	099b      	lsrs	r3, r3, #6
 800351c:	2200      	movs	r2, #0
 800351e:	4618      	mov	r0, r3
 8003520:	4611      	mov	r1, r2
 8003522:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003526:	623b      	str	r3, [r7, #32]
 8003528:	2300      	movs	r3, #0
 800352a:	627b      	str	r3, [r7, #36]	@ 0x24
 800352c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003530:	4642      	mov	r2, r8
 8003532:	464b      	mov	r3, r9
 8003534:	f04f 0000 	mov.w	r0, #0
 8003538:	f04f 0100 	mov.w	r1, #0
 800353c:	0159      	lsls	r1, r3, #5
 800353e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003542:	0150      	lsls	r0, r2, #5
 8003544:	4602      	mov	r2, r0
 8003546:	460b      	mov	r3, r1
 8003548:	4641      	mov	r1, r8
 800354a:	ebb2 0a01 	subs.w	sl, r2, r1
 800354e:	4649      	mov	r1, r9
 8003550:	eb63 0b01 	sbc.w	fp, r3, r1
 8003554:	f04f 0200 	mov.w	r2, #0
 8003558:	f04f 0300 	mov.w	r3, #0
 800355c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003560:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003564:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003568:	ebb2 040a 	subs.w	r4, r2, sl
 800356c:	eb63 050b 	sbc.w	r5, r3, fp
 8003570:	f04f 0200 	mov.w	r2, #0
 8003574:	f04f 0300 	mov.w	r3, #0
 8003578:	00eb      	lsls	r3, r5, #3
 800357a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800357e:	00e2      	lsls	r2, r4, #3
 8003580:	4614      	mov	r4, r2
 8003582:	461d      	mov	r5, r3
 8003584:	4643      	mov	r3, r8
 8003586:	18e3      	adds	r3, r4, r3
 8003588:	603b      	str	r3, [r7, #0]
 800358a:	464b      	mov	r3, r9
 800358c:	eb45 0303 	adc.w	r3, r5, r3
 8003590:	607b      	str	r3, [r7, #4]
 8003592:	f04f 0200 	mov.w	r2, #0
 8003596:	f04f 0300 	mov.w	r3, #0
 800359a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800359e:	4629      	mov	r1, r5
 80035a0:	028b      	lsls	r3, r1, #10
 80035a2:	4621      	mov	r1, r4
 80035a4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80035a8:	4621      	mov	r1, r4
 80035aa:	028a      	lsls	r2, r1, #10
 80035ac:	4610      	mov	r0, r2
 80035ae:	4619      	mov	r1, r3
 80035b0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80035b2:	2200      	movs	r2, #0
 80035b4:	61bb      	str	r3, [r7, #24]
 80035b6:	61fa      	str	r2, [r7, #28]
 80035b8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80035bc:	f7fd f894 	bl	80006e8 <__aeabi_uldivmod>
 80035c0:	4602      	mov	r2, r0
 80035c2:	460b      	mov	r3, r1
 80035c4:	4613      	mov	r3, r2
 80035c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80035c8:	4b0b      	ldr	r3, [pc, #44]	@ (80035f8 <HAL_RCC_GetSysClockFreq+0x200>)
 80035ca:	685b      	ldr	r3, [r3, #4]
 80035cc:	0c1b      	lsrs	r3, r3, #16
 80035ce:	f003 0303 	and.w	r3, r3, #3
 80035d2:	3301      	adds	r3, #1
 80035d4:	005b      	lsls	r3, r3, #1
 80035d6:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80035d8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80035da:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80035dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80035e0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80035e2:	e002      	b.n	80035ea <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80035e4:	4b05      	ldr	r3, [pc, #20]	@ (80035fc <HAL_RCC_GetSysClockFreq+0x204>)
 80035e6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80035e8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80035ea:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80035ec:	4618      	mov	r0, r3
 80035ee:	3750      	adds	r7, #80	@ 0x50
 80035f0:	46bd      	mov	sp, r7
 80035f2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80035f6:	bf00      	nop
 80035f8:	40023800 	.word	0x40023800
 80035fc:	00f42400 	.word	0x00f42400
 8003600:	007a1200 	.word	0x007a1200

08003604 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003604:	b480      	push	{r7}
 8003606:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003608:	4b03      	ldr	r3, [pc, #12]	@ (8003618 <HAL_RCC_GetHCLKFreq+0x14>)
 800360a:	681b      	ldr	r3, [r3, #0]
}
 800360c:	4618      	mov	r0, r3
 800360e:	46bd      	mov	sp, r7
 8003610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003614:	4770      	bx	lr
 8003616:	bf00      	nop
 8003618:	20000000 	.word	0x20000000

0800361c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800361c:	b580      	push	{r7, lr}
 800361e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003620:	f7ff fff0 	bl	8003604 <HAL_RCC_GetHCLKFreq>
 8003624:	4602      	mov	r2, r0
 8003626:	4b05      	ldr	r3, [pc, #20]	@ (800363c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003628:	689b      	ldr	r3, [r3, #8]
 800362a:	0a9b      	lsrs	r3, r3, #10
 800362c:	f003 0307 	and.w	r3, r3, #7
 8003630:	4903      	ldr	r1, [pc, #12]	@ (8003640 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003632:	5ccb      	ldrb	r3, [r1, r3]
 8003634:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003638:	4618      	mov	r0, r3
 800363a:	bd80      	pop	{r7, pc}
 800363c:	40023800 	.word	0x40023800
 8003640:	080058a4 	.word	0x080058a4

08003644 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003644:	b580      	push	{r7, lr}
 8003646:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003648:	f7ff ffdc 	bl	8003604 <HAL_RCC_GetHCLKFreq>
 800364c:	4602      	mov	r2, r0
 800364e:	4b05      	ldr	r3, [pc, #20]	@ (8003664 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003650:	689b      	ldr	r3, [r3, #8]
 8003652:	0b5b      	lsrs	r3, r3, #13
 8003654:	f003 0307 	and.w	r3, r3, #7
 8003658:	4903      	ldr	r1, [pc, #12]	@ (8003668 <HAL_RCC_GetPCLK2Freq+0x24>)
 800365a:	5ccb      	ldrb	r3, [r1, r3]
 800365c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003660:	4618      	mov	r0, r3
 8003662:	bd80      	pop	{r7, pc}
 8003664:	40023800 	.word	0x40023800
 8003668:	080058a4 	.word	0x080058a4

0800366c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800366c:	b580      	push	{r7, lr}
 800366e:	b082      	sub	sp, #8
 8003670:	af00      	add	r7, sp, #0
 8003672:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	2b00      	cmp	r3, #0
 8003678:	d101      	bne.n	800367e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800367a:	2301      	movs	r3, #1
 800367c:	e07b      	b.n	8003776 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003682:	2b00      	cmp	r3, #0
 8003684:	d108      	bne.n	8003698 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	685b      	ldr	r3, [r3, #4]
 800368a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800368e:	d009      	beq.n	80036a4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	2200      	movs	r2, #0
 8003694:	61da      	str	r2, [r3, #28]
 8003696:	e005      	b.n	80036a4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	2200      	movs	r2, #0
 800369c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	2200      	movs	r2, #0
 80036a2:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	2200      	movs	r2, #0
 80036a8:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80036b0:	b2db      	uxtb	r3, r3
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d106      	bne.n	80036c4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	2200      	movs	r2, #0
 80036ba:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80036be:	6878      	ldr	r0, [r7, #4]
 80036c0:	f7fd fb38 	bl	8000d34 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	2202      	movs	r2, #2
 80036c8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	681a      	ldr	r2, [r3, #0]
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80036da:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	685b      	ldr	r3, [r3, #4]
 80036e0:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	689b      	ldr	r3, [r3, #8]
 80036e8:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80036ec:	431a      	orrs	r2, r3
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	68db      	ldr	r3, [r3, #12]
 80036f2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80036f6:	431a      	orrs	r2, r3
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	691b      	ldr	r3, [r3, #16]
 80036fc:	f003 0302 	and.w	r3, r3, #2
 8003700:	431a      	orrs	r2, r3
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	695b      	ldr	r3, [r3, #20]
 8003706:	f003 0301 	and.w	r3, r3, #1
 800370a:	431a      	orrs	r2, r3
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	699b      	ldr	r3, [r3, #24]
 8003710:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003714:	431a      	orrs	r2, r3
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	69db      	ldr	r3, [r3, #28]
 800371a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800371e:	431a      	orrs	r2, r3
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	6a1b      	ldr	r3, [r3, #32]
 8003724:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003728:	ea42 0103 	orr.w	r1, r2, r3
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003730:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	430a      	orrs	r2, r1
 800373a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	699b      	ldr	r3, [r3, #24]
 8003740:	0c1b      	lsrs	r3, r3, #16
 8003742:	f003 0104 	and.w	r1, r3, #4
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800374a:	f003 0210 	and.w	r2, r3, #16
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	430a      	orrs	r2, r1
 8003754:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	69da      	ldr	r2, [r3, #28]
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003764:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	2200      	movs	r2, #0
 800376a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	2201      	movs	r2, #1
 8003770:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8003774:	2300      	movs	r3, #0
}
 8003776:	4618      	mov	r0, r3
 8003778:	3708      	adds	r7, #8
 800377a:	46bd      	mov	sp, r7
 800377c:	bd80      	pop	{r7, pc}

0800377e <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800377e:	b580      	push	{r7, lr}
 8003780:	b088      	sub	sp, #32
 8003782:	af00      	add	r7, sp, #0
 8003784:	60f8      	str	r0, [r7, #12]
 8003786:	60b9      	str	r1, [r7, #8]
 8003788:	603b      	str	r3, [r7, #0]
 800378a:	4613      	mov	r3, r2
 800378c:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800378e:	f7ff f821 	bl	80027d4 <HAL_GetTick>
 8003792:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8003794:	88fb      	ldrh	r3, [r7, #6]
 8003796:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800379e:	b2db      	uxtb	r3, r3
 80037a0:	2b01      	cmp	r3, #1
 80037a2:	d001      	beq.n	80037a8 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80037a4:	2302      	movs	r3, #2
 80037a6:	e12a      	b.n	80039fe <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 80037a8:	68bb      	ldr	r3, [r7, #8]
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d002      	beq.n	80037b4 <HAL_SPI_Transmit+0x36>
 80037ae:	88fb      	ldrh	r3, [r7, #6]
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d101      	bne.n	80037b8 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80037b4:	2301      	movs	r3, #1
 80037b6:	e122      	b.n	80039fe <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80037be:	2b01      	cmp	r3, #1
 80037c0:	d101      	bne.n	80037c6 <HAL_SPI_Transmit+0x48>
 80037c2:	2302      	movs	r3, #2
 80037c4:	e11b      	b.n	80039fe <HAL_SPI_Transmit+0x280>
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	2201      	movs	r2, #1
 80037ca:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	2203      	movs	r2, #3
 80037d2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	2200      	movs	r2, #0
 80037da:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	68ba      	ldr	r2, [r7, #8]
 80037e0:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	88fa      	ldrh	r2, [r7, #6]
 80037e6:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	88fa      	ldrh	r2, [r7, #6]
 80037ec:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	2200      	movs	r2, #0
 80037f2:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	2200      	movs	r2, #0
 80037f8:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	2200      	movs	r2, #0
 80037fe:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	2200      	movs	r2, #0
 8003804:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	2200      	movs	r2, #0
 800380a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	689b      	ldr	r3, [r3, #8]
 8003810:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003814:	d10f      	bne.n	8003836 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	681a      	ldr	r2, [r3, #0]
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003824:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	681a      	ldr	r2, [r3, #0]
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003834:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003840:	2b40      	cmp	r3, #64	@ 0x40
 8003842:	d007      	beq.n	8003854 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	681a      	ldr	r2, [r3, #0]
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003852:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	68db      	ldr	r3, [r3, #12]
 8003858:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800385c:	d152      	bne.n	8003904 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	685b      	ldr	r3, [r3, #4]
 8003862:	2b00      	cmp	r3, #0
 8003864:	d002      	beq.n	800386c <HAL_SPI_Transmit+0xee>
 8003866:	8b7b      	ldrh	r3, [r7, #26]
 8003868:	2b01      	cmp	r3, #1
 800386a:	d145      	bne.n	80038f8 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003870:	881a      	ldrh	r2, [r3, #0]
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800387c:	1c9a      	adds	r2, r3, #2
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003886:	b29b      	uxth	r3, r3
 8003888:	3b01      	subs	r3, #1
 800388a:	b29a      	uxth	r2, r3
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003890:	e032      	b.n	80038f8 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	689b      	ldr	r3, [r3, #8]
 8003898:	f003 0302 	and.w	r3, r3, #2
 800389c:	2b02      	cmp	r3, #2
 800389e:	d112      	bne.n	80038c6 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038a4:	881a      	ldrh	r2, [r3, #0]
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038b0:	1c9a      	adds	r2, r3, #2
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80038ba:	b29b      	uxth	r3, r3
 80038bc:	3b01      	subs	r3, #1
 80038be:	b29a      	uxth	r2, r3
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	86da      	strh	r2, [r3, #54]	@ 0x36
 80038c4:	e018      	b.n	80038f8 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80038c6:	f7fe ff85 	bl	80027d4 <HAL_GetTick>
 80038ca:	4602      	mov	r2, r0
 80038cc:	69fb      	ldr	r3, [r7, #28]
 80038ce:	1ad3      	subs	r3, r2, r3
 80038d0:	683a      	ldr	r2, [r7, #0]
 80038d2:	429a      	cmp	r2, r3
 80038d4:	d803      	bhi.n	80038de <HAL_SPI_Transmit+0x160>
 80038d6:	683b      	ldr	r3, [r7, #0]
 80038d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80038dc:	d102      	bne.n	80038e4 <HAL_SPI_Transmit+0x166>
 80038de:	683b      	ldr	r3, [r7, #0]
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d109      	bne.n	80038f8 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	2201      	movs	r2, #1
 80038e8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	2200      	movs	r2, #0
 80038f0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80038f4:	2303      	movs	r3, #3
 80038f6:	e082      	b.n	80039fe <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80038fc:	b29b      	uxth	r3, r3
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d1c7      	bne.n	8003892 <HAL_SPI_Transmit+0x114>
 8003902:	e053      	b.n	80039ac <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	685b      	ldr	r3, [r3, #4]
 8003908:	2b00      	cmp	r3, #0
 800390a:	d002      	beq.n	8003912 <HAL_SPI_Transmit+0x194>
 800390c:	8b7b      	ldrh	r3, [r7, #26]
 800390e:	2b01      	cmp	r3, #1
 8003910:	d147      	bne.n	80039a2 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	330c      	adds	r3, #12
 800391c:	7812      	ldrb	r2, [r2, #0]
 800391e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003924:	1c5a      	adds	r2, r3, #1
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800392e:	b29b      	uxth	r3, r3
 8003930:	3b01      	subs	r3, #1
 8003932:	b29a      	uxth	r2, r3
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8003938:	e033      	b.n	80039a2 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	689b      	ldr	r3, [r3, #8]
 8003940:	f003 0302 	and.w	r3, r3, #2
 8003944:	2b02      	cmp	r3, #2
 8003946:	d113      	bne.n	8003970 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	330c      	adds	r3, #12
 8003952:	7812      	ldrb	r2, [r2, #0]
 8003954:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800395a:	1c5a      	adds	r2, r3, #1
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003964:	b29b      	uxth	r3, r3
 8003966:	3b01      	subs	r3, #1
 8003968:	b29a      	uxth	r2, r3
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	86da      	strh	r2, [r3, #54]	@ 0x36
 800396e:	e018      	b.n	80039a2 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003970:	f7fe ff30 	bl	80027d4 <HAL_GetTick>
 8003974:	4602      	mov	r2, r0
 8003976:	69fb      	ldr	r3, [r7, #28]
 8003978:	1ad3      	subs	r3, r2, r3
 800397a:	683a      	ldr	r2, [r7, #0]
 800397c:	429a      	cmp	r2, r3
 800397e:	d803      	bhi.n	8003988 <HAL_SPI_Transmit+0x20a>
 8003980:	683b      	ldr	r3, [r7, #0]
 8003982:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003986:	d102      	bne.n	800398e <HAL_SPI_Transmit+0x210>
 8003988:	683b      	ldr	r3, [r7, #0]
 800398a:	2b00      	cmp	r3, #0
 800398c:	d109      	bne.n	80039a2 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	2201      	movs	r2, #1
 8003992:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	2200      	movs	r2, #0
 800399a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800399e:	2303      	movs	r3, #3
 80039a0:	e02d      	b.n	80039fe <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80039a6:	b29b      	uxth	r3, r3
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d1c6      	bne.n	800393a <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80039ac:	69fa      	ldr	r2, [r7, #28]
 80039ae:	6839      	ldr	r1, [r7, #0]
 80039b0:	68f8      	ldr	r0, [r7, #12]
 80039b2:	f000 f8b1 	bl	8003b18 <SPI_EndRxTxTransaction>
 80039b6:	4603      	mov	r3, r0
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d002      	beq.n	80039c2 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	2220      	movs	r2, #32
 80039c0:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	689b      	ldr	r3, [r3, #8]
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d10a      	bne.n	80039e0 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80039ca:	2300      	movs	r3, #0
 80039cc:	617b      	str	r3, [r7, #20]
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	68db      	ldr	r3, [r3, #12]
 80039d4:	617b      	str	r3, [r7, #20]
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	689b      	ldr	r3, [r3, #8]
 80039dc:	617b      	str	r3, [r7, #20]
 80039de:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	2201      	movs	r2, #1
 80039e4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	2200      	movs	r2, #0
 80039ec:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d001      	beq.n	80039fc <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 80039f8:	2301      	movs	r3, #1
 80039fa:	e000      	b.n	80039fe <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 80039fc:	2300      	movs	r3, #0
  }
}
 80039fe:	4618      	mov	r0, r3
 8003a00:	3720      	adds	r7, #32
 8003a02:	46bd      	mov	sp, r7
 8003a04:	bd80      	pop	{r7, pc}
	...

08003a08 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003a08:	b580      	push	{r7, lr}
 8003a0a:	b088      	sub	sp, #32
 8003a0c:	af00      	add	r7, sp, #0
 8003a0e:	60f8      	str	r0, [r7, #12]
 8003a10:	60b9      	str	r1, [r7, #8]
 8003a12:	603b      	str	r3, [r7, #0]
 8003a14:	4613      	mov	r3, r2
 8003a16:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003a18:	f7fe fedc 	bl	80027d4 <HAL_GetTick>
 8003a1c:	4602      	mov	r2, r0
 8003a1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a20:	1a9b      	subs	r3, r3, r2
 8003a22:	683a      	ldr	r2, [r7, #0]
 8003a24:	4413      	add	r3, r2
 8003a26:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003a28:	f7fe fed4 	bl	80027d4 <HAL_GetTick>
 8003a2c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003a2e:	4b39      	ldr	r3, [pc, #228]	@ (8003b14 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	015b      	lsls	r3, r3, #5
 8003a34:	0d1b      	lsrs	r3, r3, #20
 8003a36:	69fa      	ldr	r2, [r7, #28]
 8003a38:	fb02 f303 	mul.w	r3, r2, r3
 8003a3c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003a3e:	e055      	b.n	8003aec <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003a40:	683b      	ldr	r3, [r7, #0]
 8003a42:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a46:	d051      	beq.n	8003aec <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003a48:	f7fe fec4 	bl	80027d4 <HAL_GetTick>
 8003a4c:	4602      	mov	r2, r0
 8003a4e:	69bb      	ldr	r3, [r7, #24]
 8003a50:	1ad3      	subs	r3, r2, r3
 8003a52:	69fa      	ldr	r2, [r7, #28]
 8003a54:	429a      	cmp	r2, r3
 8003a56:	d902      	bls.n	8003a5e <SPI_WaitFlagStateUntilTimeout+0x56>
 8003a58:	69fb      	ldr	r3, [r7, #28]
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d13d      	bne.n	8003ada <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	685a      	ldr	r2, [r3, #4]
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003a6c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	685b      	ldr	r3, [r3, #4]
 8003a72:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003a76:	d111      	bne.n	8003a9c <SPI_WaitFlagStateUntilTimeout+0x94>
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	689b      	ldr	r3, [r3, #8]
 8003a7c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003a80:	d004      	beq.n	8003a8c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	689b      	ldr	r3, [r3, #8]
 8003a86:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003a8a:	d107      	bne.n	8003a9c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	681a      	ldr	r2, [r3, #0]
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003a9a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003aa0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003aa4:	d10f      	bne.n	8003ac6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	681a      	ldr	r2, [r3, #0]
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003ab4:	601a      	str	r2, [r3, #0]
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	681a      	ldr	r2, [r3, #0]
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003ac4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	2201      	movs	r2, #1
 8003aca:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	2200      	movs	r2, #0
 8003ad2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8003ad6:	2303      	movs	r3, #3
 8003ad8:	e018      	b.n	8003b0c <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003ada:	697b      	ldr	r3, [r7, #20]
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d102      	bne.n	8003ae6 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8003ae0:	2300      	movs	r3, #0
 8003ae2:	61fb      	str	r3, [r7, #28]
 8003ae4:	e002      	b.n	8003aec <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8003ae6:	697b      	ldr	r3, [r7, #20]
 8003ae8:	3b01      	subs	r3, #1
 8003aea:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	689a      	ldr	r2, [r3, #8]
 8003af2:	68bb      	ldr	r3, [r7, #8]
 8003af4:	4013      	ands	r3, r2
 8003af6:	68ba      	ldr	r2, [r7, #8]
 8003af8:	429a      	cmp	r2, r3
 8003afa:	bf0c      	ite	eq
 8003afc:	2301      	moveq	r3, #1
 8003afe:	2300      	movne	r3, #0
 8003b00:	b2db      	uxtb	r3, r3
 8003b02:	461a      	mov	r2, r3
 8003b04:	79fb      	ldrb	r3, [r7, #7]
 8003b06:	429a      	cmp	r2, r3
 8003b08:	d19a      	bne.n	8003a40 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8003b0a:	2300      	movs	r3, #0
}
 8003b0c:	4618      	mov	r0, r3
 8003b0e:	3720      	adds	r7, #32
 8003b10:	46bd      	mov	sp, r7
 8003b12:	bd80      	pop	{r7, pc}
 8003b14:	20000000 	.word	0x20000000

08003b18 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003b18:	b580      	push	{r7, lr}
 8003b1a:	b088      	sub	sp, #32
 8003b1c:	af02      	add	r7, sp, #8
 8003b1e:	60f8      	str	r0, [r7, #12]
 8003b20:	60b9      	str	r1, [r7, #8]
 8003b22:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	9300      	str	r3, [sp, #0]
 8003b28:	68bb      	ldr	r3, [r7, #8]
 8003b2a:	2201      	movs	r2, #1
 8003b2c:	2102      	movs	r1, #2
 8003b2e:	68f8      	ldr	r0, [r7, #12]
 8003b30:	f7ff ff6a 	bl	8003a08 <SPI_WaitFlagStateUntilTimeout>
 8003b34:	4603      	mov	r3, r0
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d007      	beq.n	8003b4a <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b3e:	f043 0220 	orr.w	r2, r3, #32
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8003b46:	2303      	movs	r3, #3
 8003b48:	e032      	b.n	8003bb0 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8003b4a:	4b1b      	ldr	r3, [pc, #108]	@ (8003bb8 <SPI_EndRxTxTransaction+0xa0>)
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	4a1b      	ldr	r2, [pc, #108]	@ (8003bbc <SPI_EndRxTxTransaction+0xa4>)
 8003b50:	fba2 2303 	umull	r2, r3, r2, r3
 8003b54:	0d5b      	lsrs	r3, r3, #21
 8003b56:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003b5a:	fb02 f303 	mul.w	r3, r2, r3
 8003b5e:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	685b      	ldr	r3, [r3, #4]
 8003b64:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003b68:	d112      	bne.n	8003b90 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	9300      	str	r3, [sp, #0]
 8003b6e:	68bb      	ldr	r3, [r7, #8]
 8003b70:	2200      	movs	r2, #0
 8003b72:	2180      	movs	r1, #128	@ 0x80
 8003b74:	68f8      	ldr	r0, [r7, #12]
 8003b76:	f7ff ff47 	bl	8003a08 <SPI_WaitFlagStateUntilTimeout>
 8003b7a:	4603      	mov	r3, r0
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d016      	beq.n	8003bae <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b84:	f043 0220 	orr.w	r2, r3, #32
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8003b8c:	2303      	movs	r3, #3
 8003b8e:	e00f      	b.n	8003bb0 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8003b90:	697b      	ldr	r3, [r7, #20]
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d00a      	beq.n	8003bac <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8003b96:	697b      	ldr	r3, [r7, #20]
 8003b98:	3b01      	subs	r3, #1
 8003b9a:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	689b      	ldr	r3, [r3, #8]
 8003ba2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003ba6:	2b80      	cmp	r3, #128	@ 0x80
 8003ba8:	d0f2      	beq.n	8003b90 <SPI_EndRxTxTransaction+0x78>
 8003baa:	e000      	b.n	8003bae <SPI_EndRxTxTransaction+0x96>
        break;
 8003bac:	bf00      	nop
  }

  return HAL_OK;
 8003bae:	2300      	movs	r3, #0
}
 8003bb0:	4618      	mov	r0, r3
 8003bb2:	3718      	adds	r7, #24
 8003bb4:	46bd      	mov	sp, r7
 8003bb6:	bd80      	pop	{r7, pc}
 8003bb8:	20000000 	.word	0x20000000
 8003bbc:	165e9f81 	.word	0x165e9f81

08003bc0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003bc0:	b580      	push	{r7, lr}
 8003bc2:	b082      	sub	sp, #8
 8003bc4:	af00      	add	r7, sp, #0
 8003bc6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d101      	bne.n	8003bd2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003bce:	2301      	movs	r3, #1
 8003bd0:	e042      	b.n	8003c58 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003bd8:	b2db      	uxtb	r3, r3
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d106      	bne.n	8003bec <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	2200      	movs	r2, #0
 8003be2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003be6:	6878      	ldr	r0, [r7, #4]
 8003be8:	f7fd f91c 	bl	8000e24 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	2224      	movs	r2, #36	@ 0x24
 8003bf0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	68da      	ldr	r2, [r3, #12]
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003c02:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003c04:	6878      	ldr	r0, [r7, #4]
 8003c06:	f000 f973 	bl	8003ef0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	691a      	ldr	r2, [r3, #16]
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003c18:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	695a      	ldr	r2, [r3, #20]
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003c28:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	68da      	ldr	r2, [r3, #12]
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003c38:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	2200      	movs	r2, #0
 8003c3e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	2220      	movs	r2, #32
 8003c44:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	2220      	movs	r2, #32
 8003c4c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	2200      	movs	r2, #0
 8003c54:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003c56:	2300      	movs	r3, #0
}
 8003c58:	4618      	mov	r0, r3
 8003c5a:	3708      	adds	r7, #8
 8003c5c:	46bd      	mov	sp, r7
 8003c5e:	bd80      	pop	{r7, pc}

08003c60 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003c60:	b580      	push	{r7, lr}
 8003c62:	b08a      	sub	sp, #40	@ 0x28
 8003c64:	af02      	add	r7, sp, #8
 8003c66:	60f8      	str	r0, [r7, #12]
 8003c68:	60b9      	str	r1, [r7, #8]
 8003c6a:	603b      	str	r3, [r7, #0]
 8003c6c:	4613      	mov	r3, r2
 8003c6e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003c70:	2300      	movs	r3, #0
 8003c72:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003c7a:	b2db      	uxtb	r3, r3
 8003c7c:	2b20      	cmp	r3, #32
 8003c7e:	d175      	bne.n	8003d6c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003c80:	68bb      	ldr	r3, [r7, #8]
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d002      	beq.n	8003c8c <HAL_UART_Transmit+0x2c>
 8003c86:	88fb      	ldrh	r3, [r7, #6]
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d101      	bne.n	8003c90 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003c8c:	2301      	movs	r3, #1
 8003c8e:	e06e      	b.n	8003d6e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	2200      	movs	r2, #0
 8003c94:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	2221      	movs	r2, #33	@ 0x21
 8003c9a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003c9e:	f7fe fd99 	bl	80027d4 <HAL_GetTick>
 8003ca2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	88fa      	ldrh	r2, [r7, #6]
 8003ca8:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	88fa      	ldrh	r2, [r7, #6]
 8003cae:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	689b      	ldr	r3, [r3, #8]
 8003cb4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003cb8:	d108      	bne.n	8003ccc <HAL_UART_Transmit+0x6c>
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	691b      	ldr	r3, [r3, #16]
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d104      	bne.n	8003ccc <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003cc2:	2300      	movs	r3, #0
 8003cc4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003cc6:	68bb      	ldr	r3, [r7, #8]
 8003cc8:	61bb      	str	r3, [r7, #24]
 8003cca:	e003      	b.n	8003cd4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003ccc:	68bb      	ldr	r3, [r7, #8]
 8003cce:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003cd0:	2300      	movs	r3, #0
 8003cd2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003cd4:	e02e      	b.n	8003d34 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003cd6:	683b      	ldr	r3, [r7, #0]
 8003cd8:	9300      	str	r3, [sp, #0]
 8003cda:	697b      	ldr	r3, [r7, #20]
 8003cdc:	2200      	movs	r2, #0
 8003cde:	2180      	movs	r1, #128	@ 0x80
 8003ce0:	68f8      	ldr	r0, [r7, #12]
 8003ce2:	f000 f848 	bl	8003d76 <UART_WaitOnFlagUntilTimeout>
 8003ce6:	4603      	mov	r3, r0
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d005      	beq.n	8003cf8 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	2220      	movs	r2, #32
 8003cf0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8003cf4:	2303      	movs	r3, #3
 8003cf6:	e03a      	b.n	8003d6e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003cf8:	69fb      	ldr	r3, [r7, #28]
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d10b      	bne.n	8003d16 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003cfe:	69bb      	ldr	r3, [r7, #24]
 8003d00:	881b      	ldrh	r3, [r3, #0]
 8003d02:	461a      	mov	r2, r3
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003d0c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003d0e:	69bb      	ldr	r3, [r7, #24]
 8003d10:	3302      	adds	r3, #2
 8003d12:	61bb      	str	r3, [r7, #24]
 8003d14:	e007      	b.n	8003d26 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003d16:	69fb      	ldr	r3, [r7, #28]
 8003d18:	781a      	ldrb	r2, [r3, #0]
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003d20:	69fb      	ldr	r3, [r7, #28]
 8003d22:	3301      	adds	r3, #1
 8003d24:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003d2a:	b29b      	uxth	r3, r3
 8003d2c:	3b01      	subs	r3, #1
 8003d2e:	b29a      	uxth	r2, r3
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003d38:	b29b      	uxth	r3, r3
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d1cb      	bne.n	8003cd6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003d3e:	683b      	ldr	r3, [r7, #0]
 8003d40:	9300      	str	r3, [sp, #0]
 8003d42:	697b      	ldr	r3, [r7, #20]
 8003d44:	2200      	movs	r2, #0
 8003d46:	2140      	movs	r1, #64	@ 0x40
 8003d48:	68f8      	ldr	r0, [r7, #12]
 8003d4a:	f000 f814 	bl	8003d76 <UART_WaitOnFlagUntilTimeout>
 8003d4e:	4603      	mov	r3, r0
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d005      	beq.n	8003d60 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	2220      	movs	r2, #32
 8003d58:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8003d5c:	2303      	movs	r3, #3
 8003d5e:	e006      	b.n	8003d6e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	2220      	movs	r2, #32
 8003d64:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8003d68:	2300      	movs	r3, #0
 8003d6a:	e000      	b.n	8003d6e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003d6c:	2302      	movs	r3, #2
  }
}
 8003d6e:	4618      	mov	r0, r3
 8003d70:	3720      	adds	r7, #32
 8003d72:	46bd      	mov	sp, r7
 8003d74:	bd80      	pop	{r7, pc}

08003d76 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003d76:	b580      	push	{r7, lr}
 8003d78:	b086      	sub	sp, #24
 8003d7a:	af00      	add	r7, sp, #0
 8003d7c:	60f8      	str	r0, [r7, #12]
 8003d7e:	60b9      	str	r1, [r7, #8]
 8003d80:	603b      	str	r3, [r7, #0]
 8003d82:	4613      	mov	r3, r2
 8003d84:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003d86:	e03b      	b.n	8003e00 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003d88:	6a3b      	ldr	r3, [r7, #32]
 8003d8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d8e:	d037      	beq.n	8003e00 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003d90:	f7fe fd20 	bl	80027d4 <HAL_GetTick>
 8003d94:	4602      	mov	r2, r0
 8003d96:	683b      	ldr	r3, [r7, #0]
 8003d98:	1ad3      	subs	r3, r2, r3
 8003d9a:	6a3a      	ldr	r2, [r7, #32]
 8003d9c:	429a      	cmp	r2, r3
 8003d9e:	d302      	bcc.n	8003da6 <UART_WaitOnFlagUntilTimeout+0x30>
 8003da0:	6a3b      	ldr	r3, [r7, #32]
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d101      	bne.n	8003daa <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003da6:	2303      	movs	r3, #3
 8003da8:	e03a      	b.n	8003e20 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	68db      	ldr	r3, [r3, #12]
 8003db0:	f003 0304 	and.w	r3, r3, #4
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d023      	beq.n	8003e00 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003db8:	68bb      	ldr	r3, [r7, #8]
 8003dba:	2b80      	cmp	r3, #128	@ 0x80
 8003dbc:	d020      	beq.n	8003e00 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003dbe:	68bb      	ldr	r3, [r7, #8]
 8003dc0:	2b40      	cmp	r3, #64	@ 0x40
 8003dc2:	d01d      	beq.n	8003e00 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	f003 0308 	and.w	r3, r3, #8
 8003dce:	2b08      	cmp	r3, #8
 8003dd0:	d116      	bne.n	8003e00 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8003dd2:	2300      	movs	r3, #0
 8003dd4:	617b      	str	r3, [r7, #20]
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	617b      	str	r3, [r7, #20]
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	685b      	ldr	r3, [r3, #4]
 8003de4:	617b      	str	r3, [r7, #20]
 8003de6:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003de8:	68f8      	ldr	r0, [r7, #12]
 8003dea:	f000 f81d 	bl	8003e28 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	2208      	movs	r2, #8
 8003df2:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	2200      	movs	r2, #0
 8003df8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003dfc:	2301      	movs	r3, #1
 8003dfe:	e00f      	b.n	8003e20 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	681a      	ldr	r2, [r3, #0]
 8003e06:	68bb      	ldr	r3, [r7, #8]
 8003e08:	4013      	ands	r3, r2
 8003e0a:	68ba      	ldr	r2, [r7, #8]
 8003e0c:	429a      	cmp	r2, r3
 8003e0e:	bf0c      	ite	eq
 8003e10:	2301      	moveq	r3, #1
 8003e12:	2300      	movne	r3, #0
 8003e14:	b2db      	uxtb	r3, r3
 8003e16:	461a      	mov	r2, r3
 8003e18:	79fb      	ldrb	r3, [r7, #7]
 8003e1a:	429a      	cmp	r2, r3
 8003e1c:	d0b4      	beq.n	8003d88 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003e1e:	2300      	movs	r3, #0
}
 8003e20:	4618      	mov	r0, r3
 8003e22:	3718      	adds	r7, #24
 8003e24:	46bd      	mov	sp, r7
 8003e26:	bd80      	pop	{r7, pc}

08003e28 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003e28:	b480      	push	{r7}
 8003e2a:	b095      	sub	sp, #84	@ 0x54
 8003e2c:	af00      	add	r7, sp, #0
 8003e2e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	330c      	adds	r3, #12
 8003e36:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e38:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003e3a:	e853 3f00 	ldrex	r3, [r3]
 8003e3e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003e40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e42:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003e46:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	330c      	adds	r3, #12
 8003e4e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003e50:	643a      	str	r2, [r7, #64]	@ 0x40
 8003e52:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e54:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003e56:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003e58:	e841 2300 	strex	r3, r2, [r1]
 8003e5c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003e5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d1e5      	bne.n	8003e30 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	3314      	adds	r3, #20
 8003e6a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e6c:	6a3b      	ldr	r3, [r7, #32]
 8003e6e:	e853 3f00 	ldrex	r3, [r3]
 8003e72:	61fb      	str	r3, [r7, #28]
   return(result);
 8003e74:	69fb      	ldr	r3, [r7, #28]
 8003e76:	f023 0301 	bic.w	r3, r3, #1
 8003e7a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	3314      	adds	r3, #20
 8003e82:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003e84:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003e86:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e88:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003e8a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003e8c:	e841 2300 	strex	r3, r2, [r1]
 8003e90:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003e92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d1e5      	bne.n	8003e64 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e9c:	2b01      	cmp	r3, #1
 8003e9e:	d119      	bne.n	8003ed4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	330c      	adds	r3, #12
 8003ea6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	e853 3f00 	ldrex	r3, [r3]
 8003eae:	60bb      	str	r3, [r7, #8]
   return(result);
 8003eb0:	68bb      	ldr	r3, [r7, #8]
 8003eb2:	f023 0310 	bic.w	r3, r3, #16
 8003eb6:	647b      	str	r3, [r7, #68]	@ 0x44
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	330c      	adds	r3, #12
 8003ebe:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003ec0:	61ba      	str	r2, [r7, #24]
 8003ec2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ec4:	6979      	ldr	r1, [r7, #20]
 8003ec6:	69ba      	ldr	r2, [r7, #24]
 8003ec8:	e841 2300 	strex	r3, r2, [r1]
 8003ecc:	613b      	str	r3, [r7, #16]
   return(result);
 8003ece:	693b      	ldr	r3, [r7, #16]
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d1e5      	bne.n	8003ea0 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	2220      	movs	r2, #32
 8003ed8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	2200      	movs	r2, #0
 8003ee0:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003ee2:	bf00      	nop
 8003ee4:	3754      	adds	r7, #84	@ 0x54
 8003ee6:	46bd      	mov	sp, r7
 8003ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eec:	4770      	bx	lr
	...

08003ef0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003ef0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003ef4:	b0c0      	sub	sp, #256	@ 0x100
 8003ef6:	af00      	add	r7, sp, #0
 8003ef8:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003efc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	691b      	ldr	r3, [r3, #16]
 8003f04:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8003f08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f0c:	68d9      	ldr	r1, [r3, #12]
 8003f0e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f12:	681a      	ldr	r2, [r3, #0]
 8003f14:	ea40 0301 	orr.w	r3, r0, r1
 8003f18:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003f1a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f1e:	689a      	ldr	r2, [r3, #8]
 8003f20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f24:	691b      	ldr	r3, [r3, #16]
 8003f26:	431a      	orrs	r2, r3
 8003f28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f2c:	695b      	ldr	r3, [r3, #20]
 8003f2e:	431a      	orrs	r2, r3
 8003f30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f34:	69db      	ldr	r3, [r3, #28]
 8003f36:	4313      	orrs	r3, r2
 8003f38:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003f3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	68db      	ldr	r3, [r3, #12]
 8003f44:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8003f48:	f021 010c 	bic.w	r1, r1, #12
 8003f4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f50:	681a      	ldr	r2, [r3, #0]
 8003f52:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8003f56:	430b      	orrs	r3, r1
 8003f58:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003f5a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	695b      	ldr	r3, [r3, #20]
 8003f62:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8003f66:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f6a:	6999      	ldr	r1, [r3, #24]
 8003f6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f70:	681a      	ldr	r2, [r3, #0]
 8003f72:	ea40 0301 	orr.w	r3, r0, r1
 8003f76:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003f78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f7c:	681a      	ldr	r2, [r3, #0]
 8003f7e:	4b8f      	ldr	r3, [pc, #572]	@ (80041bc <UART_SetConfig+0x2cc>)
 8003f80:	429a      	cmp	r2, r3
 8003f82:	d005      	beq.n	8003f90 <UART_SetConfig+0xa0>
 8003f84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f88:	681a      	ldr	r2, [r3, #0]
 8003f8a:	4b8d      	ldr	r3, [pc, #564]	@ (80041c0 <UART_SetConfig+0x2d0>)
 8003f8c:	429a      	cmp	r2, r3
 8003f8e:	d104      	bne.n	8003f9a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003f90:	f7ff fb58 	bl	8003644 <HAL_RCC_GetPCLK2Freq>
 8003f94:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8003f98:	e003      	b.n	8003fa2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003f9a:	f7ff fb3f 	bl	800361c <HAL_RCC_GetPCLK1Freq>
 8003f9e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003fa2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003fa6:	69db      	ldr	r3, [r3, #28]
 8003fa8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003fac:	f040 810c 	bne.w	80041c8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003fb0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003fb4:	2200      	movs	r2, #0
 8003fb6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003fba:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8003fbe:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8003fc2:	4622      	mov	r2, r4
 8003fc4:	462b      	mov	r3, r5
 8003fc6:	1891      	adds	r1, r2, r2
 8003fc8:	65b9      	str	r1, [r7, #88]	@ 0x58
 8003fca:	415b      	adcs	r3, r3
 8003fcc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003fce:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003fd2:	4621      	mov	r1, r4
 8003fd4:	eb12 0801 	adds.w	r8, r2, r1
 8003fd8:	4629      	mov	r1, r5
 8003fda:	eb43 0901 	adc.w	r9, r3, r1
 8003fde:	f04f 0200 	mov.w	r2, #0
 8003fe2:	f04f 0300 	mov.w	r3, #0
 8003fe6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003fea:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003fee:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003ff2:	4690      	mov	r8, r2
 8003ff4:	4699      	mov	r9, r3
 8003ff6:	4623      	mov	r3, r4
 8003ff8:	eb18 0303 	adds.w	r3, r8, r3
 8003ffc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004000:	462b      	mov	r3, r5
 8004002:	eb49 0303 	adc.w	r3, r9, r3
 8004006:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800400a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800400e:	685b      	ldr	r3, [r3, #4]
 8004010:	2200      	movs	r2, #0
 8004012:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004016:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800401a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800401e:	460b      	mov	r3, r1
 8004020:	18db      	adds	r3, r3, r3
 8004022:	653b      	str	r3, [r7, #80]	@ 0x50
 8004024:	4613      	mov	r3, r2
 8004026:	eb42 0303 	adc.w	r3, r2, r3
 800402a:	657b      	str	r3, [r7, #84]	@ 0x54
 800402c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8004030:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8004034:	f7fc fb58 	bl	80006e8 <__aeabi_uldivmod>
 8004038:	4602      	mov	r2, r0
 800403a:	460b      	mov	r3, r1
 800403c:	4b61      	ldr	r3, [pc, #388]	@ (80041c4 <UART_SetConfig+0x2d4>)
 800403e:	fba3 2302 	umull	r2, r3, r3, r2
 8004042:	095b      	lsrs	r3, r3, #5
 8004044:	011c      	lsls	r4, r3, #4
 8004046:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800404a:	2200      	movs	r2, #0
 800404c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004050:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8004054:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8004058:	4642      	mov	r2, r8
 800405a:	464b      	mov	r3, r9
 800405c:	1891      	adds	r1, r2, r2
 800405e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8004060:	415b      	adcs	r3, r3
 8004062:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004064:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004068:	4641      	mov	r1, r8
 800406a:	eb12 0a01 	adds.w	sl, r2, r1
 800406e:	4649      	mov	r1, r9
 8004070:	eb43 0b01 	adc.w	fp, r3, r1
 8004074:	f04f 0200 	mov.w	r2, #0
 8004078:	f04f 0300 	mov.w	r3, #0
 800407c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004080:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004084:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004088:	4692      	mov	sl, r2
 800408a:	469b      	mov	fp, r3
 800408c:	4643      	mov	r3, r8
 800408e:	eb1a 0303 	adds.w	r3, sl, r3
 8004092:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004096:	464b      	mov	r3, r9
 8004098:	eb4b 0303 	adc.w	r3, fp, r3
 800409c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80040a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80040a4:	685b      	ldr	r3, [r3, #4]
 80040a6:	2200      	movs	r2, #0
 80040a8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80040ac:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80040b0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80040b4:	460b      	mov	r3, r1
 80040b6:	18db      	adds	r3, r3, r3
 80040b8:	643b      	str	r3, [r7, #64]	@ 0x40
 80040ba:	4613      	mov	r3, r2
 80040bc:	eb42 0303 	adc.w	r3, r2, r3
 80040c0:	647b      	str	r3, [r7, #68]	@ 0x44
 80040c2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80040c6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80040ca:	f7fc fb0d 	bl	80006e8 <__aeabi_uldivmod>
 80040ce:	4602      	mov	r2, r0
 80040d0:	460b      	mov	r3, r1
 80040d2:	4611      	mov	r1, r2
 80040d4:	4b3b      	ldr	r3, [pc, #236]	@ (80041c4 <UART_SetConfig+0x2d4>)
 80040d6:	fba3 2301 	umull	r2, r3, r3, r1
 80040da:	095b      	lsrs	r3, r3, #5
 80040dc:	2264      	movs	r2, #100	@ 0x64
 80040de:	fb02 f303 	mul.w	r3, r2, r3
 80040e2:	1acb      	subs	r3, r1, r3
 80040e4:	00db      	lsls	r3, r3, #3
 80040e6:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80040ea:	4b36      	ldr	r3, [pc, #216]	@ (80041c4 <UART_SetConfig+0x2d4>)
 80040ec:	fba3 2302 	umull	r2, r3, r3, r2
 80040f0:	095b      	lsrs	r3, r3, #5
 80040f2:	005b      	lsls	r3, r3, #1
 80040f4:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80040f8:	441c      	add	r4, r3
 80040fa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80040fe:	2200      	movs	r2, #0
 8004100:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004104:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8004108:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800410c:	4642      	mov	r2, r8
 800410e:	464b      	mov	r3, r9
 8004110:	1891      	adds	r1, r2, r2
 8004112:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004114:	415b      	adcs	r3, r3
 8004116:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004118:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800411c:	4641      	mov	r1, r8
 800411e:	1851      	adds	r1, r2, r1
 8004120:	6339      	str	r1, [r7, #48]	@ 0x30
 8004122:	4649      	mov	r1, r9
 8004124:	414b      	adcs	r3, r1
 8004126:	637b      	str	r3, [r7, #52]	@ 0x34
 8004128:	f04f 0200 	mov.w	r2, #0
 800412c:	f04f 0300 	mov.w	r3, #0
 8004130:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8004134:	4659      	mov	r1, fp
 8004136:	00cb      	lsls	r3, r1, #3
 8004138:	4651      	mov	r1, sl
 800413a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800413e:	4651      	mov	r1, sl
 8004140:	00ca      	lsls	r2, r1, #3
 8004142:	4610      	mov	r0, r2
 8004144:	4619      	mov	r1, r3
 8004146:	4603      	mov	r3, r0
 8004148:	4642      	mov	r2, r8
 800414a:	189b      	adds	r3, r3, r2
 800414c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004150:	464b      	mov	r3, r9
 8004152:	460a      	mov	r2, r1
 8004154:	eb42 0303 	adc.w	r3, r2, r3
 8004158:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800415c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004160:	685b      	ldr	r3, [r3, #4]
 8004162:	2200      	movs	r2, #0
 8004164:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004168:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800416c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004170:	460b      	mov	r3, r1
 8004172:	18db      	adds	r3, r3, r3
 8004174:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004176:	4613      	mov	r3, r2
 8004178:	eb42 0303 	adc.w	r3, r2, r3
 800417c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800417e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004182:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8004186:	f7fc faaf 	bl	80006e8 <__aeabi_uldivmod>
 800418a:	4602      	mov	r2, r0
 800418c:	460b      	mov	r3, r1
 800418e:	4b0d      	ldr	r3, [pc, #52]	@ (80041c4 <UART_SetConfig+0x2d4>)
 8004190:	fba3 1302 	umull	r1, r3, r3, r2
 8004194:	095b      	lsrs	r3, r3, #5
 8004196:	2164      	movs	r1, #100	@ 0x64
 8004198:	fb01 f303 	mul.w	r3, r1, r3
 800419c:	1ad3      	subs	r3, r2, r3
 800419e:	00db      	lsls	r3, r3, #3
 80041a0:	3332      	adds	r3, #50	@ 0x32
 80041a2:	4a08      	ldr	r2, [pc, #32]	@ (80041c4 <UART_SetConfig+0x2d4>)
 80041a4:	fba2 2303 	umull	r2, r3, r2, r3
 80041a8:	095b      	lsrs	r3, r3, #5
 80041aa:	f003 0207 	and.w	r2, r3, #7
 80041ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	4422      	add	r2, r4
 80041b6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80041b8:	e106      	b.n	80043c8 <UART_SetConfig+0x4d8>
 80041ba:	bf00      	nop
 80041bc:	40011000 	.word	0x40011000
 80041c0:	40011400 	.word	0x40011400
 80041c4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80041c8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80041cc:	2200      	movs	r2, #0
 80041ce:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80041d2:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80041d6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80041da:	4642      	mov	r2, r8
 80041dc:	464b      	mov	r3, r9
 80041de:	1891      	adds	r1, r2, r2
 80041e0:	6239      	str	r1, [r7, #32]
 80041e2:	415b      	adcs	r3, r3
 80041e4:	627b      	str	r3, [r7, #36]	@ 0x24
 80041e6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80041ea:	4641      	mov	r1, r8
 80041ec:	1854      	adds	r4, r2, r1
 80041ee:	4649      	mov	r1, r9
 80041f0:	eb43 0501 	adc.w	r5, r3, r1
 80041f4:	f04f 0200 	mov.w	r2, #0
 80041f8:	f04f 0300 	mov.w	r3, #0
 80041fc:	00eb      	lsls	r3, r5, #3
 80041fe:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004202:	00e2      	lsls	r2, r4, #3
 8004204:	4614      	mov	r4, r2
 8004206:	461d      	mov	r5, r3
 8004208:	4643      	mov	r3, r8
 800420a:	18e3      	adds	r3, r4, r3
 800420c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004210:	464b      	mov	r3, r9
 8004212:	eb45 0303 	adc.w	r3, r5, r3
 8004216:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800421a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800421e:	685b      	ldr	r3, [r3, #4]
 8004220:	2200      	movs	r2, #0
 8004222:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004226:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800422a:	f04f 0200 	mov.w	r2, #0
 800422e:	f04f 0300 	mov.w	r3, #0
 8004232:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8004236:	4629      	mov	r1, r5
 8004238:	008b      	lsls	r3, r1, #2
 800423a:	4621      	mov	r1, r4
 800423c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004240:	4621      	mov	r1, r4
 8004242:	008a      	lsls	r2, r1, #2
 8004244:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8004248:	f7fc fa4e 	bl	80006e8 <__aeabi_uldivmod>
 800424c:	4602      	mov	r2, r0
 800424e:	460b      	mov	r3, r1
 8004250:	4b60      	ldr	r3, [pc, #384]	@ (80043d4 <UART_SetConfig+0x4e4>)
 8004252:	fba3 2302 	umull	r2, r3, r3, r2
 8004256:	095b      	lsrs	r3, r3, #5
 8004258:	011c      	lsls	r4, r3, #4
 800425a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800425e:	2200      	movs	r2, #0
 8004260:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004264:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004268:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800426c:	4642      	mov	r2, r8
 800426e:	464b      	mov	r3, r9
 8004270:	1891      	adds	r1, r2, r2
 8004272:	61b9      	str	r1, [r7, #24]
 8004274:	415b      	adcs	r3, r3
 8004276:	61fb      	str	r3, [r7, #28]
 8004278:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800427c:	4641      	mov	r1, r8
 800427e:	1851      	adds	r1, r2, r1
 8004280:	6139      	str	r1, [r7, #16]
 8004282:	4649      	mov	r1, r9
 8004284:	414b      	adcs	r3, r1
 8004286:	617b      	str	r3, [r7, #20]
 8004288:	f04f 0200 	mov.w	r2, #0
 800428c:	f04f 0300 	mov.w	r3, #0
 8004290:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004294:	4659      	mov	r1, fp
 8004296:	00cb      	lsls	r3, r1, #3
 8004298:	4651      	mov	r1, sl
 800429a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800429e:	4651      	mov	r1, sl
 80042a0:	00ca      	lsls	r2, r1, #3
 80042a2:	4610      	mov	r0, r2
 80042a4:	4619      	mov	r1, r3
 80042a6:	4603      	mov	r3, r0
 80042a8:	4642      	mov	r2, r8
 80042aa:	189b      	adds	r3, r3, r2
 80042ac:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80042b0:	464b      	mov	r3, r9
 80042b2:	460a      	mov	r2, r1
 80042b4:	eb42 0303 	adc.w	r3, r2, r3
 80042b8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80042bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80042c0:	685b      	ldr	r3, [r3, #4]
 80042c2:	2200      	movs	r2, #0
 80042c4:	67bb      	str	r3, [r7, #120]	@ 0x78
 80042c6:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80042c8:	f04f 0200 	mov.w	r2, #0
 80042cc:	f04f 0300 	mov.w	r3, #0
 80042d0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80042d4:	4649      	mov	r1, r9
 80042d6:	008b      	lsls	r3, r1, #2
 80042d8:	4641      	mov	r1, r8
 80042da:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80042de:	4641      	mov	r1, r8
 80042e0:	008a      	lsls	r2, r1, #2
 80042e2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80042e6:	f7fc f9ff 	bl	80006e8 <__aeabi_uldivmod>
 80042ea:	4602      	mov	r2, r0
 80042ec:	460b      	mov	r3, r1
 80042ee:	4611      	mov	r1, r2
 80042f0:	4b38      	ldr	r3, [pc, #224]	@ (80043d4 <UART_SetConfig+0x4e4>)
 80042f2:	fba3 2301 	umull	r2, r3, r3, r1
 80042f6:	095b      	lsrs	r3, r3, #5
 80042f8:	2264      	movs	r2, #100	@ 0x64
 80042fa:	fb02 f303 	mul.w	r3, r2, r3
 80042fe:	1acb      	subs	r3, r1, r3
 8004300:	011b      	lsls	r3, r3, #4
 8004302:	3332      	adds	r3, #50	@ 0x32
 8004304:	4a33      	ldr	r2, [pc, #204]	@ (80043d4 <UART_SetConfig+0x4e4>)
 8004306:	fba2 2303 	umull	r2, r3, r2, r3
 800430a:	095b      	lsrs	r3, r3, #5
 800430c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004310:	441c      	add	r4, r3
 8004312:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004316:	2200      	movs	r2, #0
 8004318:	673b      	str	r3, [r7, #112]	@ 0x70
 800431a:	677a      	str	r2, [r7, #116]	@ 0x74
 800431c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8004320:	4642      	mov	r2, r8
 8004322:	464b      	mov	r3, r9
 8004324:	1891      	adds	r1, r2, r2
 8004326:	60b9      	str	r1, [r7, #8]
 8004328:	415b      	adcs	r3, r3
 800432a:	60fb      	str	r3, [r7, #12]
 800432c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004330:	4641      	mov	r1, r8
 8004332:	1851      	adds	r1, r2, r1
 8004334:	6039      	str	r1, [r7, #0]
 8004336:	4649      	mov	r1, r9
 8004338:	414b      	adcs	r3, r1
 800433a:	607b      	str	r3, [r7, #4]
 800433c:	f04f 0200 	mov.w	r2, #0
 8004340:	f04f 0300 	mov.w	r3, #0
 8004344:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004348:	4659      	mov	r1, fp
 800434a:	00cb      	lsls	r3, r1, #3
 800434c:	4651      	mov	r1, sl
 800434e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004352:	4651      	mov	r1, sl
 8004354:	00ca      	lsls	r2, r1, #3
 8004356:	4610      	mov	r0, r2
 8004358:	4619      	mov	r1, r3
 800435a:	4603      	mov	r3, r0
 800435c:	4642      	mov	r2, r8
 800435e:	189b      	adds	r3, r3, r2
 8004360:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004362:	464b      	mov	r3, r9
 8004364:	460a      	mov	r2, r1
 8004366:	eb42 0303 	adc.w	r3, r2, r3
 800436a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800436c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004370:	685b      	ldr	r3, [r3, #4]
 8004372:	2200      	movs	r2, #0
 8004374:	663b      	str	r3, [r7, #96]	@ 0x60
 8004376:	667a      	str	r2, [r7, #100]	@ 0x64
 8004378:	f04f 0200 	mov.w	r2, #0
 800437c:	f04f 0300 	mov.w	r3, #0
 8004380:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8004384:	4649      	mov	r1, r9
 8004386:	008b      	lsls	r3, r1, #2
 8004388:	4641      	mov	r1, r8
 800438a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800438e:	4641      	mov	r1, r8
 8004390:	008a      	lsls	r2, r1, #2
 8004392:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8004396:	f7fc f9a7 	bl	80006e8 <__aeabi_uldivmod>
 800439a:	4602      	mov	r2, r0
 800439c:	460b      	mov	r3, r1
 800439e:	4b0d      	ldr	r3, [pc, #52]	@ (80043d4 <UART_SetConfig+0x4e4>)
 80043a0:	fba3 1302 	umull	r1, r3, r3, r2
 80043a4:	095b      	lsrs	r3, r3, #5
 80043a6:	2164      	movs	r1, #100	@ 0x64
 80043a8:	fb01 f303 	mul.w	r3, r1, r3
 80043ac:	1ad3      	subs	r3, r2, r3
 80043ae:	011b      	lsls	r3, r3, #4
 80043b0:	3332      	adds	r3, #50	@ 0x32
 80043b2:	4a08      	ldr	r2, [pc, #32]	@ (80043d4 <UART_SetConfig+0x4e4>)
 80043b4:	fba2 2303 	umull	r2, r3, r2, r3
 80043b8:	095b      	lsrs	r3, r3, #5
 80043ba:	f003 020f 	and.w	r2, r3, #15
 80043be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	4422      	add	r2, r4
 80043c6:	609a      	str	r2, [r3, #8]
}
 80043c8:	bf00      	nop
 80043ca:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80043ce:	46bd      	mov	sp, r7
 80043d0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80043d4:	51eb851f 	.word	0x51eb851f

080043d8 <malloc>:
 80043d8:	4b02      	ldr	r3, [pc, #8]	@ (80043e4 <malloc+0xc>)
 80043da:	4601      	mov	r1, r0
 80043dc:	6818      	ldr	r0, [r3, #0]
 80043de:	f000 b82d 	b.w	800443c <_malloc_r>
 80043e2:	bf00      	nop
 80043e4:	20000030 	.word	0x20000030

080043e8 <free>:
 80043e8:	4b02      	ldr	r3, [pc, #8]	@ (80043f4 <free+0xc>)
 80043ea:	4601      	mov	r1, r0
 80043ec:	6818      	ldr	r0, [r3, #0]
 80043ee:	f000 bb47 	b.w	8004a80 <_free_r>
 80043f2:	bf00      	nop
 80043f4:	20000030 	.word	0x20000030

080043f8 <sbrk_aligned>:
 80043f8:	b570      	push	{r4, r5, r6, lr}
 80043fa:	4e0f      	ldr	r6, [pc, #60]	@ (8004438 <sbrk_aligned+0x40>)
 80043fc:	460c      	mov	r4, r1
 80043fe:	6831      	ldr	r1, [r6, #0]
 8004400:	4605      	mov	r5, r0
 8004402:	b911      	cbnz	r1, 800440a <sbrk_aligned+0x12>
 8004404:	f000 faec 	bl	80049e0 <_sbrk_r>
 8004408:	6030      	str	r0, [r6, #0]
 800440a:	4621      	mov	r1, r4
 800440c:	4628      	mov	r0, r5
 800440e:	f000 fae7 	bl	80049e0 <_sbrk_r>
 8004412:	1c43      	adds	r3, r0, #1
 8004414:	d103      	bne.n	800441e <sbrk_aligned+0x26>
 8004416:	f04f 34ff 	mov.w	r4, #4294967295
 800441a:	4620      	mov	r0, r4
 800441c:	bd70      	pop	{r4, r5, r6, pc}
 800441e:	1cc4      	adds	r4, r0, #3
 8004420:	f024 0403 	bic.w	r4, r4, #3
 8004424:	42a0      	cmp	r0, r4
 8004426:	d0f8      	beq.n	800441a <sbrk_aligned+0x22>
 8004428:	1a21      	subs	r1, r4, r0
 800442a:	4628      	mov	r0, r5
 800442c:	f000 fad8 	bl	80049e0 <_sbrk_r>
 8004430:	3001      	adds	r0, #1
 8004432:	d1f2      	bne.n	800441a <sbrk_aligned+0x22>
 8004434:	e7ef      	b.n	8004416 <sbrk_aligned+0x1e>
 8004436:	bf00      	nop
 8004438:	2000015c 	.word	0x2000015c

0800443c <_malloc_r>:
 800443c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004440:	1ccd      	adds	r5, r1, #3
 8004442:	f025 0503 	bic.w	r5, r5, #3
 8004446:	3508      	adds	r5, #8
 8004448:	2d0c      	cmp	r5, #12
 800444a:	bf38      	it	cc
 800444c:	250c      	movcc	r5, #12
 800444e:	2d00      	cmp	r5, #0
 8004450:	4606      	mov	r6, r0
 8004452:	db01      	blt.n	8004458 <_malloc_r+0x1c>
 8004454:	42a9      	cmp	r1, r5
 8004456:	d904      	bls.n	8004462 <_malloc_r+0x26>
 8004458:	230c      	movs	r3, #12
 800445a:	6033      	str	r3, [r6, #0]
 800445c:	2000      	movs	r0, #0
 800445e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004462:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004538 <_malloc_r+0xfc>
 8004466:	f000 f869 	bl	800453c <__malloc_lock>
 800446a:	f8d8 3000 	ldr.w	r3, [r8]
 800446e:	461c      	mov	r4, r3
 8004470:	bb44      	cbnz	r4, 80044c4 <_malloc_r+0x88>
 8004472:	4629      	mov	r1, r5
 8004474:	4630      	mov	r0, r6
 8004476:	f7ff ffbf 	bl	80043f8 <sbrk_aligned>
 800447a:	1c43      	adds	r3, r0, #1
 800447c:	4604      	mov	r4, r0
 800447e:	d158      	bne.n	8004532 <_malloc_r+0xf6>
 8004480:	f8d8 4000 	ldr.w	r4, [r8]
 8004484:	4627      	mov	r7, r4
 8004486:	2f00      	cmp	r7, #0
 8004488:	d143      	bne.n	8004512 <_malloc_r+0xd6>
 800448a:	2c00      	cmp	r4, #0
 800448c:	d04b      	beq.n	8004526 <_malloc_r+0xea>
 800448e:	6823      	ldr	r3, [r4, #0]
 8004490:	4639      	mov	r1, r7
 8004492:	4630      	mov	r0, r6
 8004494:	eb04 0903 	add.w	r9, r4, r3
 8004498:	f000 faa2 	bl	80049e0 <_sbrk_r>
 800449c:	4581      	cmp	r9, r0
 800449e:	d142      	bne.n	8004526 <_malloc_r+0xea>
 80044a0:	6821      	ldr	r1, [r4, #0]
 80044a2:	1a6d      	subs	r5, r5, r1
 80044a4:	4629      	mov	r1, r5
 80044a6:	4630      	mov	r0, r6
 80044a8:	f7ff ffa6 	bl	80043f8 <sbrk_aligned>
 80044ac:	3001      	adds	r0, #1
 80044ae:	d03a      	beq.n	8004526 <_malloc_r+0xea>
 80044b0:	6823      	ldr	r3, [r4, #0]
 80044b2:	442b      	add	r3, r5
 80044b4:	6023      	str	r3, [r4, #0]
 80044b6:	f8d8 3000 	ldr.w	r3, [r8]
 80044ba:	685a      	ldr	r2, [r3, #4]
 80044bc:	bb62      	cbnz	r2, 8004518 <_malloc_r+0xdc>
 80044be:	f8c8 7000 	str.w	r7, [r8]
 80044c2:	e00f      	b.n	80044e4 <_malloc_r+0xa8>
 80044c4:	6822      	ldr	r2, [r4, #0]
 80044c6:	1b52      	subs	r2, r2, r5
 80044c8:	d420      	bmi.n	800450c <_malloc_r+0xd0>
 80044ca:	2a0b      	cmp	r2, #11
 80044cc:	d917      	bls.n	80044fe <_malloc_r+0xc2>
 80044ce:	1961      	adds	r1, r4, r5
 80044d0:	42a3      	cmp	r3, r4
 80044d2:	6025      	str	r5, [r4, #0]
 80044d4:	bf18      	it	ne
 80044d6:	6059      	strne	r1, [r3, #4]
 80044d8:	6863      	ldr	r3, [r4, #4]
 80044da:	bf08      	it	eq
 80044dc:	f8c8 1000 	streq.w	r1, [r8]
 80044e0:	5162      	str	r2, [r4, r5]
 80044e2:	604b      	str	r3, [r1, #4]
 80044e4:	4630      	mov	r0, r6
 80044e6:	f000 f82f 	bl	8004548 <__malloc_unlock>
 80044ea:	f104 000b 	add.w	r0, r4, #11
 80044ee:	1d23      	adds	r3, r4, #4
 80044f0:	f020 0007 	bic.w	r0, r0, #7
 80044f4:	1ac2      	subs	r2, r0, r3
 80044f6:	bf1c      	itt	ne
 80044f8:	1a1b      	subne	r3, r3, r0
 80044fa:	50a3      	strne	r3, [r4, r2]
 80044fc:	e7af      	b.n	800445e <_malloc_r+0x22>
 80044fe:	6862      	ldr	r2, [r4, #4]
 8004500:	42a3      	cmp	r3, r4
 8004502:	bf0c      	ite	eq
 8004504:	f8c8 2000 	streq.w	r2, [r8]
 8004508:	605a      	strne	r2, [r3, #4]
 800450a:	e7eb      	b.n	80044e4 <_malloc_r+0xa8>
 800450c:	4623      	mov	r3, r4
 800450e:	6864      	ldr	r4, [r4, #4]
 8004510:	e7ae      	b.n	8004470 <_malloc_r+0x34>
 8004512:	463c      	mov	r4, r7
 8004514:	687f      	ldr	r7, [r7, #4]
 8004516:	e7b6      	b.n	8004486 <_malloc_r+0x4a>
 8004518:	461a      	mov	r2, r3
 800451a:	685b      	ldr	r3, [r3, #4]
 800451c:	42a3      	cmp	r3, r4
 800451e:	d1fb      	bne.n	8004518 <_malloc_r+0xdc>
 8004520:	2300      	movs	r3, #0
 8004522:	6053      	str	r3, [r2, #4]
 8004524:	e7de      	b.n	80044e4 <_malloc_r+0xa8>
 8004526:	230c      	movs	r3, #12
 8004528:	6033      	str	r3, [r6, #0]
 800452a:	4630      	mov	r0, r6
 800452c:	f000 f80c 	bl	8004548 <__malloc_unlock>
 8004530:	e794      	b.n	800445c <_malloc_r+0x20>
 8004532:	6005      	str	r5, [r0, #0]
 8004534:	e7d6      	b.n	80044e4 <_malloc_r+0xa8>
 8004536:	bf00      	nop
 8004538:	20000160 	.word	0x20000160

0800453c <__malloc_lock>:
 800453c:	4801      	ldr	r0, [pc, #4]	@ (8004544 <__malloc_lock+0x8>)
 800453e:	f000 ba9c 	b.w	8004a7a <__retarget_lock_acquire_recursive>
 8004542:	bf00      	nop
 8004544:	200002a4 	.word	0x200002a4

08004548 <__malloc_unlock>:
 8004548:	4801      	ldr	r0, [pc, #4]	@ (8004550 <__malloc_unlock+0x8>)
 800454a:	f000 ba97 	b.w	8004a7c <__retarget_lock_release_recursive>
 800454e:	bf00      	nop
 8004550:	200002a4 	.word	0x200002a4

08004554 <std>:
 8004554:	2300      	movs	r3, #0
 8004556:	b510      	push	{r4, lr}
 8004558:	4604      	mov	r4, r0
 800455a:	e9c0 3300 	strd	r3, r3, [r0]
 800455e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004562:	6083      	str	r3, [r0, #8]
 8004564:	8181      	strh	r1, [r0, #12]
 8004566:	6643      	str	r3, [r0, #100]	@ 0x64
 8004568:	81c2      	strh	r2, [r0, #14]
 800456a:	6183      	str	r3, [r0, #24]
 800456c:	4619      	mov	r1, r3
 800456e:	2208      	movs	r2, #8
 8004570:	305c      	adds	r0, #92	@ 0x5c
 8004572:	f000 f9f9 	bl	8004968 <memset>
 8004576:	4b0d      	ldr	r3, [pc, #52]	@ (80045ac <std+0x58>)
 8004578:	6263      	str	r3, [r4, #36]	@ 0x24
 800457a:	4b0d      	ldr	r3, [pc, #52]	@ (80045b0 <std+0x5c>)
 800457c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800457e:	4b0d      	ldr	r3, [pc, #52]	@ (80045b4 <std+0x60>)
 8004580:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004582:	4b0d      	ldr	r3, [pc, #52]	@ (80045b8 <std+0x64>)
 8004584:	6323      	str	r3, [r4, #48]	@ 0x30
 8004586:	4b0d      	ldr	r3, [pc, #52]	@ (80045bc <std+0x68>)
 8004588:	6224      	str	r4, [r4, #32]
 800458a:	429c      	cmp	r4, r3
 800458c:	d006      	beq.n	800459c <std+0x48>
 800458e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8004592:	4294      	cmp	r4, r2
 8004594:	d002      	beq.n	800459c <std+0x48>
 8004596:	33d0      	adds	r3, #208	@ 0xd0
 8004598:	429c      	cmp	r4, r3
 800459a:	d105      	bne.n	80045a8 <std+0x54>
 800459c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80045a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80045a4:	f000 ba68 	b.w	8004a78 <__retarget_lock_init_recursive>
 80045a8:	bd10      	pop	{r4, pc}
 80045aa:	bf00      	nop
 80045ac:	080047b9 	.word	0x080047b9
 80045b0:	080047db 	.word	0x080047db
 80045b4:	08004813 	.word	0x08004813
 80045b8:	08004837 	.word	0x08004837
 80045bc:	20000164 	.word	0x20000164

080045c0 <stdio_exit_handler>:
 80045c0:	4a02      	ldr	r2, [pc, #8]	@ (80045cc <stdio_exit_handler+0xc>)
 80045c2:	4903      	ldr	r1, [pc, #12]	@ (80045d0 <stdio_exit_handler+0x10>)
 80045c4:	4803      	ldr	r0, [pc, #12]	@ (80045d4 <stdio_exit_handler+0x14>)
 80045c6:	f000 b869 	b.w	800469c <_fwalk_sglue>
 80045ca:	bf00      	nop
 80045cc:	20000024 	.word	0x20000024
 80045d0:	080051bd 	.word	0x080051bd
 80045d4:	20000034 	.word	0x20000034

080045d8 <cleanup_stdio>:
 80045d8:	6841      	ldr	r1, [r0, #4]
 80045da:	4b0c      	ldr	r3, [pc, #48]	@ (800460c <cleanup_stdio+0x34>)
 80045dc:	4299      	cmp	r1, r3
 80045de:	b510      	push	{r4, lr}
 80045e0:	4604      	mov	r4, r0
 80045e2:	d001      	beq.n	80045e8 <cleanup_stdio+0x10>
 80045e4:	f000 fdea 	bl	80051bc <_fflush_r>
 80045e8:	68a1      	ldr	r1, [r4, #8]
 80045ea:	4b09      	ldr	r3, [pc, #36]	@ (8004610 <cleanup_stdio+0x38>)
 80045ec:	4299      	cmp	r1, r3
 80045ee:	d002      	beq.n	80045f6 <cleanup_stdio+0x1e>
 80045f0:	4620      	mov	r0, r4
 80045f2:	f000 fde3 	bl	80051bc <_fflush_r>
 80045f6:	68e1      	ldr	r1, [r4, #12]
 80045f8:	4b06      	ldr	r3, [pc, #24]	@ (8004614 <cleanup_stdio+0x3c>)
 80045fa:	4299      	cmp	r1, r3
 80045fc:	d004      	beq.n	8004608 <cleanup_stdio+0x30>
 80045fe:	4620      	mov	r0, r4
 8004600:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004604:	f000 bdda 	b.w	80051bc <_fflush_r>
 8004608:	bd10      	pop	{r4, pc}
 800460a:	bf00      	nop
 800460c:	20000164 	.word	0x20000164
 8004610:	200001cc 	.word	0x200001cc
 8004614:	20000234 	.word	0x20000234

08004618 <global_stdio_init.part.0>:
 8004618:	b510      	push	{r4, lr}
 800461a:	4b0b      	ldr	r3, [pc, #44]	@ (8004648 <global_stdio_init.part.0+0x30>)
 800461c:	4c0b      	ldr	r4, [pc, #44]	@ (800464c <global_stdio_init.part.0+0x34>)
 800461e:	4a0c      	ldr	r2, [pc, #48]	@ (8004650 <global_stdio_init.part.0+0x38>)
 8004620:	601a      	str	r2, [r3, #0]
 8004622:	4620      	mov	r0, r4
 8004624:	2200      	movs	r2, #0
 8004626:	2104      	movs	r1, #4
 8004628:	f7ff ff94 	bl	8004554 <std>
 800462c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8004630:	2201      	movs	r2, #1
 8004632:	2109      	movs	r1, #9
 8004634:	f7ff ff8e 	bl	8004554 <std>
 8004638:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800463c:	2202      	movs	r2, #2
 800463e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004642:	2112      	movs	r1, #18
 8004644:	f7ff bf86 	b.w	8004554 <std>
 8004648:	2000029c 	.word	0x2000029c
 800464c:	20000164 	.word	0x20000164
 8004650:	080045c1 	.word	0x080045c1

08004654 <__sfp_lock_acquire>:
 8004654:	4801      	ldr	r0, [pc, #4]	@ (800465c <__sfp_lock_acquire+0x8>)
 8004656:	f000 ba10 	b.w	8004a7a <__retarget_lock_acquire_recursive>
 800465a:	bf00      	nop
 800465c:	200002a5 	.word	0x200002a5

08004660 <__sfp_lock_release>:
 8004660:	4801      	ldr	r0, [pc, #4]	@ (8004668 <__sfp_lock_release+0x8>)
 8004662:	f000 ba0b 	b.w	8004a7c <__retarget_lock_release_recursive>
 8004666:	bf00      	nop
 8004668:	200002a5 	.word	0x200002a5

0800466c <__sinit>:
 800466c:	b510      	push	{r4, lr}
 800466e:	4604      	mov	r4, r0
 8004670:	f7ff fff0 	bl	8004654 <__sfp_lock_acquire>
 8004674:	6a23      	ldr	r3, [r4, #32]
 8004676:	b11b      	cbz	r3, 8004680 <__sinit+0x14>
 8004678:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800467c:	f7ff bff0 	b.w	8004660 <__sfp_lock_release>
 8004680:	4b04      	ldr	r3, [pc, #16]	@ (8004694 <__sinit+0x28>)
 8004682:	6223      	str	r3, [r4, #32]
 8004684:	4b04      	ldr	r3, [pc, #16]	@ (8004698 <__sinit+0x2c>)
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	2b00      	cmp	r3, #0
 800468a:	d1f5      	bne.n	8004678 <__sinit+0xc>
 800468c:	f7ff ffc4 	bl	8004618 <global_stdio_init.part.0>
 8004690:	e7f2      	b.n	8004678 <__sinit+0xc>
 8004692:	bf00      	nop
 8004694:	080045d9 	.word	0x080045d9
 8004698:	2000029c 	.word	0x2000029c

0800469c <_fwalk_sglue>:
 800469c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80046a0:	4607      	mov	r7, r0
 80046a2:	4688      	mov	r8, r1
 80046a4:	4614      	mov	r4, r2
 80046a6:	2600      	movs	r6, #0
 80046a8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80046ac:	f1b9 0901 	subs.w	r9, r9, #1
 80046b0:	d505      	bpl.n	80046be <_fwalk_sglue+0x22>
 80046b2:	6824      	ldr	r4, [r4, #0]
 80046b4:	2c00      	cmp	r4, #0
 80046b6:	d1f7      	bne.n	80046a8 <_fwalk_sglue+0xc>
 80046b8:	4630      	mov	r0, r6
 80046ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80046be:	89ab      	ldrh	r3, [r5, #12]
 80046c0:	2b01      	cmp	r3, #1
 80046c2:	d907      	bls.n	80046d4 <_fwalk_sglue+0x38>
 80046c4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80046c8:	3301      	adds	r3, #1
 80046ca:	d003      	beq.n	80046d4 <_fwalk_sglue+0x38>
 80046cc:	4629      	mov	r1, r5
 80046ce:	4638      	mov	r0, r7
 80046d0:	47c0      	blx	r8
 80046d2:	4306      	orrs	r6, r0
 80046d4:	3568      	adds	r5, #104	@ 0x68
 80046d6:	e7e9      	b.n	80046ac <_fwalk_sglue+0x10>

080046d8 <iprintf>:
 80046d8:	b40f      	push	{r0, r1, r2, r3}
 80046da:	b507      	push	{r0, r1, r2, lr}
 80046dc:	4906      	ldr	r1, [pc, #24]	@ (80046f8 <iprintf+0x20>)
 80046de:	ab04      	add	r3, sp, #16
 80046e0:	6808      	ldr	r0, [r1, #0]
 80046e2:	f853 2b04 	ldr.w	r2, [r3], #4
 80046e6:	6881      	ldr	r1, [r0, #8]
 80046e8:	9301      	str	r3, [sp, #4]
 80046ea:	f000 fa3d 	bl	8004b68 <_vfiprintf_r>
 80046ee:	b003      	add	sp, #12
 80046f0:	f85d eb04 	ldr.w	lr, [sp], #4
 80046f4:	b004      	add	sp, #16
 80046f6:	4770      	bx	lr
 80046f8:	20000030 	.word	0x20000030

080046fc <_puts_r>:
 80046fc:	6a03      	ldr	r3, [r0, #32]
 80046fe:	b570      	push	{r4, r5, r6, lr}
 8004700:	6884      	ldr	r4, [r0, #8]
 8004702:	4605      	mov	r5, r0
 8004704:	460e      	mov	r6, r1
 8004706:	b90b      	cbnz	r3, 800470c <_puts_r+0x10>
 8004708:	f7ff ffb0 	bl	800466c <__sinit>
 800470c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800470e:	07db      	lsls	r3, r3, #31
 8004710:	d405      	bmi.n	800471e <_puts_r+0x22>
 8004712:	89a3      	ldrh	r3, [r4, #12]
 8004714:	0598      	lsls	r0, r3, #22
 8004716:	d402      	bmi.n	800471e <_puts_r+0x22>
 8004718:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800471a:	f000 f9ae 	bl	8004a7a <__retarget_lock_acquire_recursive>
 800471e:	89a3      	ldrh	r3, [r4, #12]
 8004720:	0719      	lsls	r1, r3, #28
 8004722:	d502      	bpl.n	800472a <_puts_r+0x2e>
 8004724:	6923      	ldr	r3, [r4, #16]
 8004726:	2b00      	cmp	r3, #0
 8004728:	d135      	bne.n	8004796 <_puts_r+0x9a>
 800472a:	4621      	mov	r1, r4
 800472c:	4628      	mov	r0, r5
 800472e:	f000 f8c5 	bl	80048bc <__swsetup_r>
 8004732:	b380      	cbz	r0, 8004796 <_puts_r+0x9a>
 8004734:	f04f 35ff 	mov.w	r5, #4294967295
 8004738:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800473a:	07da      	lsls	r2, r3, #31
 800473c:	d405      	bmi.n	800474a <_puts_r+0x4e>
 800473e:	89a3      	ldrh	r3, [r4, #12]
 8004740:	059b      	lsls	r3, r3, #22
 8004742:	d402      	bmi.n	800474a <_puts_r+0x4e>
 8004744:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004746:	f000 f999 	bl	8004a7c <__retarget_lock_release_recursive>
 800474a:	4628      	mov	r0, r5
 800474c:	bd70      	pop	{r4, r5, r6, pc}
 800474e:	2b00      	cmp	r3, #0
 8004750:	da04      	bge.n	800475c <_puts_r+0x60>
 8004752:	69a2      	ldr	r2, [r4, #24]
 8004754:	429a      	cmp	r2, r3
 8004756:	dc17      	bgt.n	8004788 <_puts_r+0x8c>
 8004758:	290a      	cmp	r1, #10
 800475a:	d015      	beq.n	8004788 <_puts_r+0x8c>
 800475c:	6823      	ldr	r3, [r4, #0]
 800475e:	1c5a      	adds	r2, r3, #1
 8004760:	6022      	str	r2, [r4, #0]
 8004762:	7019      	strb	r1, [r3, #0]
 8004764:	68a3      	ldr	r3, [r4, #8]
 8004766:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800476a:	3b01      	subs	r3, #1
 800476c:	60a3      	str	r3, [r4, #8]
 800476e:	2900      	cmp	r1, #0
 8004770:	d1ed      	bne.n	800474e <_puts_r+0x52>
 8004772:	2b00      	cmp	r3, #0
 8004774:	da11      	bge.n	800479a <_puts_r+0x9e>
 8004776:	4622      	mov	r2, r4
 8004778:	210a      	movs	r1, #10
 800477a:	4628      	mov	r0, r5
 800477c:	f000 f85f 	bl	800483e <__swbuf_r>
 8004780:	3001      	adds	r0, #1
 8004782:	d0d7      	beq.n	8004734 <_puts_r+0x38>
 8004784:	250a      	movs	r5, #10
 8004786:	e7d7      	b.n	8004738 <_puts_r+0x3c>
 8004788:	4622      	mov	r2, r4
 800478a:	4628      	mov	r0, r5
 800478c:	f000 f857 	bl	800483e <__swbuf_r>
 8004790:	3001      	adds	r0, #1
 8004792:	d1e7      	bne.n	8004764 <_puts_r+0x68>
 8004794:	e7ce      	b.n	8004734 <_puts_r+0x38>
 8004796:	3e01      	subs	r6, #1
 8004798:	e7e4      	b.n	8004764 <_puts_r+0x68>
 800479a:	6823      	ldr	r3, [r4, #0]
 800479c:	1c5a      	adds	r2, r3, #1
 800479e:	6022      	str	r2, [r4, #0]
 80047a0:	220a      	movs	r2, #10
 80047a2:	701a      	strb	r2, [r3, #0]
 80047a4:	e7ee      	b.n	8004784 <_puts_r+0x88>
	...

080047a8 <puts>:
 80047a8:	4b02      	ldr	r3, [pc, #8]	@ (80047b4 <puts+0xc>)
 80047aa:	4601      	mov	r1, r0
 80047ac:	6818      	ldr	r0, [r3, #0]
 80047ae:	f7ff bfa5 	b.w	80046fc <_puts_r>
 80047b2:	bf00      	nop
 80047b4:	20000030 	.word	0x20000030

080047b8 <__sread>:
 80047b8:	b510      	push	{r4, lr}
 80047ba:	460c      	mov	r4, r1
 80047bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80047c0:	f000 f8fc 	bl	80049bc <_read_r>
 80047c4:	2800      	cmp	r0, #0
 80047c6:	bfab      	itete	ge
 80047c8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80047ca:	89a3      	ldrhlt	r3, [r4, #12]
 80047cc:	181b      	addge	r3, r3, r0
 80047ce:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80047d2:	bfac      	ite	ge
 80047d4:	6563      	strge	r3, [r4, #84]	@ 0x54
 80047d6:	81a3      	strhlt	r3, [r4, #12]
 80047d8:	bd10      	pop	{r4, pc}

080047da <__swrite>:
 80047da:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80047de:	461f      	mov	r7, r3
 80047e0:	898b      	ldrh	r3, [r1, #12]
 80047e2:	05db      	lsls	r3, r3, #23
 80047e4:	4605      	mov	r5, r0
 80047e6:	460c      	mov	r4, r1
 80047e8:	4616      	mov	r6, r2
 80047ea:	d505      	bpl.n	80047f8 <__swrite+0x1e>
 80047ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80047f0:	2302      	movs	r3, #2
 80047f2:	2200      	movs	r2, #0
 80047f4:	f000 f8d0 	bl	8004998 <_lseek_r>
 80047f8:	89a3      	ldrh	r3, [r4, #12]
 80047fa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80047fe:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004802:	81a3      	strh	r3, [r4, #12]
 8004804:	4632      	mov	r2, r6
 8004806:	463b      	mov	r3, r7
 8004808:	4628      	mov	r0, r5
 800480a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800480e:	f000 b8f7 	b.w	8004a00 <_write_r>

08004812 <__sseek>:
 8004812:	b510      	push	{r4, lr}
 8004814:	460c      	mov	r4, r1
 8004816:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800481a:	f000 f8bd 	bl	8004998 <_lseek_r>
 800481e:	1c43      	adds	r3, r0, #1
 8004820:	89a3      	ldrh	r3, [r4, #12]
 8004822:	bf15      	itete	ne
 8004824:	6560      	strne	r0, [r4, #84]	@ 0x54
 8004826:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800482a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800482e:	81a3      	strheq	r3, [r4, #12]
 8004830:	bf18      	it	ne
 8004832:	81a3      	strhne	r3, [r4, #12]
 8004834:	bd10      	pop	{r4, pc}

08004836 <__sclose>:
 8004836:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800483a:	f000 b89d 	b.w	8004978 <_close_r>

0800483e <__swbuf_r>:
 800483e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004840:	460e      	mov	r6, r1
 8004842:	4614      	mov	r4, r2
 8004844:	4605      	mov	r5, r0
 8004846:	b118      	cbz	r0, 8004850 <__swbuf_r+0x12>
 8004848:	6a03      	ldr	r3, [r0, #32]
 800484a:	b90b      	cbnz	r3, 8004850 <__swbuf_r+0x12>
 800484c:	f7ff ff0e 	bl	800466c <__sinit>
 8004850:	69a3      	ldr	r3, [r4, #24]
 8004852:	60a3      	str	r3, [r4, #8]
 8004854:	89a3      	ldrh	r3, [r4, #12]
 8004856:	071a      	lsls	r2, r3, #28
 8004858:	d501      	bpl.n	800485e <__swbuf_r+0x20>
 800485a:	6923      	ldr	r3, [r4, #16]
 800485c:	b943      	cbnz	r3, 8004870 <__swbuf_r+0x32>
 800485e:	4621      	mov	r1, r4
 8004860:	4628      	mov	r0, r5
 8004862:	f000 f82b 	bl	80048bc <__swsetup_r>
 8004866:	b118      	cbz	r0, 8004870 <__swbuf_r+0x32>
 8004868:	f04f 37ff 	mov.w	r7, #4294967295
 800486c:	4638      	mov	r0, r7
 800486e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004870:	6823      	ldr	r3, [r4, #0]
 8004872:	6922      	ldr	r2, [r4, #16]
 8004874:	1a98      	subs	r0, r3, r2
 8004876:	6963      	ldr	r3, [r4, #20]
 8004878:	b2f6      	uxtb	r6, r6
 800487a:	4283      	cmp	r3, r0
 800487c:	4637      	mov	r7, r6
 800487e:	dc05      	bgt.n	800488c <__swbuf_r+0x4e>
 8004880:	4621      	mov	r1, r4
 8004882:	4628      	mov	r0, r5
 8004884:	f000 fc9a 	bl	80051bc <_fflush_r>
 8004888:	2800      	cmp	r0, #0
 800488a:	d1ed      	bne.n	8004868 <__swbuf_r+0x2a>
 800488c:	68a3      	ldr	r3, [r4, #8]
 800488e:	3b01      	subs	r3, #1
 8004890:	60a3      	str	r3, [r4, #8]
 8004892:	6823      	ldr	r3, [r4, #0]
 8004894:	1c5a      	adds	r2, r3, #1
 8004896:	6022      	str	r2, [r4, #0]
 8004898:	701e      	strb	r6, [r3, #0]
 800489a:	6962      	ldr	r2, [r4, #20]
 800489c:	1c43      	adds	r3, r0, #1
 800489e:	429a      	cmp	r2, r3
 80048a0:	d004      	beq.n	80048ac <__swbuf_r+0x6e>
 80048a2:	89a3      	ldrh	r3, [r4, #12]
 80048a4:	07db      	lsls	r3, r3, #31
 80048a6:	d5e1      	bpl.n	800486c <__swbuf_r+0x2e>
 80048a8:	2e0a      	cmp	r6, #10
 80048aa:	d1df      	bne.n	800486c <__swbuf_r+0x2e>
 80048ac:	4621      	mov	r1, r4
 80048ae:	4628      	mov	r0, r5
 80048b0:	f000 fc84 	bl	80051bc <_fflush_r>
 80048b4:	2800      	cmp	r0, #0
 80048b6:	d0d9      	beq.n	800486c <__swbuf_r+0x2e>
 80048b8:	e7d6      	b.n	8004868 <__swbuf_r+0x2a>
	...

080048bc <__swsetup_r>:
 80048bc:	b538      	push	{r3, r4, r5, lr}
 80048be:	4b29      	ldr	r3, [pc, #164]	@ (8004964 <__swsetup_r+0xa8>)
 80048c0:	4605      	mov	r5, r0
 80048c2:	6818      	ldr	r0, [r3, #0]
 80048c4:	460c      	mov	r4, r1
 80048c6:	b118      	cbz	r0, 80048d0 <__swsetup_r+0x14>
 80048c8:	6a03      	ldr	r3, [r0, #32]
 80048ca:	b90b      	cbnz	r3, 80048d0 <__swsetup_r+0x14>
 80048cc:	f7ff fece 	bl	800466c <__sinit>
 80048d0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80048d4:	0719      	lsls	r1, r3, #28
 80048d6:	d422      	bmi.n	800491e <__swsetup_r+0x62>
 80048d8:	06da      	lsls	r2, r3, #27
 80048da:	d407      	bmi.n	80048ec <__swsetup_r+0x30>
 80048dc:	2209      	movs	r2, #9
 80048de:	602a      	str	r2, [r5, #0]
 80048e0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80048e4:	81a3      	strh	r3, [r4, #12]
 80048e6:	f04f 30ff 	mov.w	r0, #4294967295
 80048ea:	e033      	b.n	8004954 <__swsetup_r+0x98>
 80048ec:	0758      	lsls	r0, r3, #29
 80048ee:	d512      	bpl.n	8004916 <__swsetup_r+0x5a>
 80048f0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80048f2:	b141      	cbz	r1, 8004906 <__swsetup_r+0x4a>
 80048f4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80048f8:	4299      	cmp	r1, r3
 80048fa:	d002      	beq.n	8004902 <__swsetup_r+0x46>
 80048fc:	4628      	mov	r0, r5
 80048fe:	f000 f8bf 	bl	8004a80 <_free_r>
 8004902:	2300      	movs	r3, #0
 8004904:	6363      	str	r3, [r4, #52]	@ 0x34
 8004906:	89a3      	ldrh	r3, [r4, #12]
 8004908:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800490c:	81a3      	strh	r3, [r4, #12]
 800490e:	2300      	movs	r3, #0
 8004910:	6063      	str	r3, [r4, #4]
 8004912:	6923      	ldr	r3, [r4, #16]
 8004914:	6023      	str	r3, [r4, #0]
 8004916:	89a3      	ldrh	r3, [r4, #12]
 8004918:	f043 0308 	orr.w	r3, r3, #8
 800491c:	81a3      	strh	r3, [r4, #12]
 800491e:	6923      	ldr	r3, [r4, #16]
 8004920:	b94b      	cbnz	r3, 8004936 <__swsetup_r+0x7a>
 8004922:	89a3      	ldrh	r3, [r4, #12]
 8004924:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8004928:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800492c:	d003      	beq.n	8004936 <__swsetup_r+0x7a>
 800492e:	4621      	mov	r1, r4
 8004930:	4628      	mov	r0, r5
 8004932:	f000 fc91 	bl	8005258 <__smakebuf_r>
 8004936:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800493a:	f013 0201 	ands.w	r2, r3, #1
 800493e:	d00a      	beq.n	8004956 <__swsetup_r+0x9a>
 8004940:	2200      	movs	r2, #0
 8004942:	60a2      	str	r2, [r4, #8]
 8004944:	6962      	ldr	r2, [r4, #20]
 8004946:	4252      	negs	r2, r2
 8004948:	61a2      	str	r2, [r4, #24]
 800494a:	6922      	ldr	r2, [r4, #16]
 800494c:	b942      	cbnz	r2, 8004960 <__swsetup_r+0xa4>
 800494e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8004952:	d1c5      	bne.n	80048e0 <__swsetup_r+0x24>
 8004954:	bd38      	pop	{r3, r4, r5, pc}
 8004956:	0799      	lsls	r1, r3, #30
 8004958:	bf58      	it	pl
 800495a:	6962      	ldrpl	r2, [r4, #20]
 800495c:	60a2      	str	r2, [r4, #8]
 800495e:	e7f4      	b.n	800494a <__swsetup_r+0x8e>
 8004960:	2000      	movs	r0, #0
 8004962:	e7f7      	b.n	8004954 <__swsetup_r+0x98>
 8004964:	20000030 	.word	0x20000030

08004968 <memset>:
 8004968:	4402      	add	r2, r0
 800496a:	4603      	mov	r3, r0
 800496c:	4293      	cmp	r3, r2
 800496e:	d100      	bne.n	8004972 <memset+0xa>
 8004970:	4770      	bx	lr
 8004972:	f803 1b01 	strb.w	r1, [r3], #1
 8004976:	e7f9      	b.n	800496c <memset+0x4>

08004978 <_close_r>:
 8004978:	b538      	push	{r3, r4, r5, lr}
 800497a:	4d06      	ldr	r5, [pc, #24]	@ (8004994 <_close_r+0x1c>)
 800497c:	2300      	movs	r3, #0
 800497e:	4604      	mov	r4, r0
 8004980:	4608      	mov	r0, r1
 8004982:	602b      	str	r3, [r5, #0]
 8004984:	f7fc fafe 	bl	8000f84 <_close>
 8004988:	1c43      	adds	r3, r0, #1
 800498a:	d102      	bne.n	8004992 <_close_r+0x1a>
 800498c:	682b      	ldr	r3, [r5, #0]
 800498e:	b103      	cbz	r3, 8004992 <_close_r+0x1a>
 8004990:	6023      	str	r3, [r4, #0]
 8004992:	bd38      	pop	{r3, r4, r5, pc}
 8004994:	200002a0 	.word	0x200002a0

08004998 <_lseek_r>:
 8004998:	b538      	push	{r3, r4, r5, lr}
 800499a:	4d07      	ldr	r5, [pc, #28]	@ (80049b8 <_lseek_r+0x20>)
 800499c:	4604      	mov	r4, r0
 800499e:	4608      	mov	r0, r1
 80049a0:	4611      	mov	r1, r2
 80049a2:	2200      	movs	r2, #0
 80049a4:	602a      	str	r2, [r5, #0]
 80049a6:	461a      	mov	r2, r3
 80049a8:	f7fc fb13 	bl	8000fd2 <_lseek>
 80049ac:	1c43      	adds	r3, r0, #1
 80049ae:	d102      	bne.n	80049b6 <_lseek_r+0x1e>
 80049b0:	682b      	ldr	r3, [r5, #0]
 80049b2:	b103      	cbz	r3, 80049b6 <_lseek_r+0x1e>
 80049b4:	6023      	str	r3, [r4, #0]
 80049b6:	bd38      	pop	{r3, r4, r5, pc}
 80049b8:	200002a0 	.word	0x200002a0

080049bc <_read_r>:
 80049bc:	b538      	push	{r3, r4, r5, lr}
 80049be:	4d07      	ldr	r5, [pc, #28]	@ (80049dc <_read_r+0x20>)
 80049c0:	4604      	mov	r4, r0
 80049c2:	4608      	mov	r0, r1
 80049c4:	4611      	mov	r1, r2
 80049c6:	2200      	movs	r2, #0
 80049c8:	602a      	str	r2, [r5, #0]
 80049ca:	461a      	mov	r2, r3
 80049cc:	f7fc faa1 	bl	8000f12 <_read>
 80049d0:	1c43      	adds	r3, r0, #1
 80049d2:	d102      	bne.n	80049da <_read_r+0x1e>
 80049d4:	682b      	ldr	r3, [r5, #0]
 80049d6:	b103      	cbz	r3, 80049da <_read_r+0x1e>
 80049d8:	6023      	str	r3, [r4, #0]
 80049da:	bd38      	pop	{r3, r4, r5, pc}
 80049dc:	200002a0 	.word	0x200002a0

080049e0 <_sbrk_r>:
 80049e0:	b538      	push	{r3, r4, r5, lr}
 80049e2:	4d06      	ldr	r5, [pc, #24]	@ (80049fc <_sbrk_r+0x1c>)
 80049e4:	2300      	movs	r3, #0
 80049e6:	4604      	mov	r4, r0
 80049e8:	4608      	mov	r0, r1
 80049ea:	602b      	str	r3, [r5, #0]
 80049ec:	f7fc fafe 	bl	8000fec <_sbrk>
 80049f0:	1c43      	adds	r3, r0, #1
 80049f2:	d102      	bne.n	80049fa <_sbrk_r+0x1a>
 80049f4:	682b      	ldr	r3, [r5, #0]
 80049f6:	b103      	cbz	r3, 80049fa <_sbrk_r+0x1a>
 80049f8:	6023      	str	r3, [r4, #0]
 80049fa:	bd38      	pop	{r3, r4, r5, pc}
 80049fc:	200002a0 	.word	0x200002a0

08004a00 <_write_r>:
 8004a00:	b538      	push	{r3, r4, r5, lr}
 8004a02:	4d07      	ldr	r5, [pc, #28]	@ (8004a20 <_write_r+0x20>)
 8004a04:	4604      	mov	r4, r0
 8004a06:	4608      	mov	r0, r1
 8004a08:	4611      	mov	r1, r2
 8004a0a:	2200      	movs	r2, #0
 8004a0c:	602a      	str	r2, [r5, #0]
 8004a0e:	461a      	mov	r2, r3
 8004a10:	f7fc fa9c 	bl	8000f4c <_write>
 8004a14:	1c43      	adds	r3, r0, #1
 8004a16:	d102      	bne.n	8004a1e <_write_r+0x1e>
 8004a18:	682b      	ldr	r3, [r5, #0]
 8004a1a:	b103      	cbz	r3, 8004a1e <_write_r+0x1e>
 8004a1c:	6023      	str	r3, [r4, #0]
 8004a1e:	bd38      	pop	{r3, r4, r5, pc}
 8004a20:	200002a0 	.word	0x200002a0

08004a24 <__errno>:
 8004a24:	4b01      	ldr	r3, [pc, #4]	@ (8004a2c <__errno+0x8>)
 8004a26:	6818      	ldr	r0, [r3, #0]
 8004a28:	4770      	bx	lr
 8004a2a:	bf00      	nop
 8004a2c:	20000030 	.word	0x20000030

08004a30 <__libc_init_array>:
 8004a30:	b570      	push	{r4, r5, r6, lr}
 8004a32:	4d0d      	ldr	r5, [pc, #52]	@ (8004a68 <__libc_init_array+0x38>)
 8004a34:	4c0d      	ldr	r4, [pc, #52]	@ (8004a6c <__libc_init_array+0x3c>)
 8004a36:	1b64      	subs	r4, r4, r5
 8004a38:	10a4      	asrs	r4, r4, #2
 8004a3a:	2600      	movs	r6, #0
 8004a3c:	42a6      	cmp	r6, r4
 8004a3e:	d109      	bne.n	8004a54 <__libc_init_array+0x24>
 8004a40:	4d0b      	ldr	r5, [pc, #44]	@ (8004a70 <__libc_init_array+0x40>)
 8004a42:	4c0c      	ldr	r4, [pc, #48]	@ (8004a74 <__libc_init_array+0x44>)
 8004a44:	f000 fc66 	bl	8005314 <_init>
 8004a48:	1b64      	subs	r4, r4, r5
 8004a4a:	10a4      	asrs	r4, r4, #2
 8004a4c:	2600      	movs	r6, #0
 8004a4e:	42a6      	cmp	r6, r4
 8004a50:	d105      	bne.n	8004a5e <__libc_init_array+0x2e>
 8004a52:	bd70      	pop	{r4, r5, r6, pc}
 8004a54:	f855 3b04 	ldr.w	r3, [r5], #4
 8004a58:	4798      	blx	r3
 8004a5a:	3601      	adds	r6, #1
 8004a5c:	e7ee      	b.n	8004a3c <__libc_init_array+0xc>
 8004a5e:	f855 3b04 	ldr.w	r3, [r5], #4
 8004a62:	4798      	blx	r3
 8004a64:	3601      	adds	r6, #1
 8004a66:	e7f2      	b.n	8004a4e <__libc_init_array+0x1e>
 8004a68:	08006c34 	.word	0x08006c34
 8004a6c:	08006c34 	.word	0x08006c34
 8004a70:	08006c34 	.word	0x08006c34
 8004a74:	08006c38 	.word	0x08006c38

08004a78 <__retarget_lock_init_recursive>:
 8004a78:	4770      	bx	lr

08004a7a <__retarget_lock_acquire_recursive>:
 8004a7a:	4770      	bx	lr

08004a7c <__retarget_lock_release_recursive>:
 8004a7c:	4770      	bx	lr
	...

08004a80 <_free_r>:
 8004a80:	b538      	push	{r3, r4, r5, lr}
 8004a82:	4605      	mov	r5, r0
 8004a84:	2900      	cmp	r1, #0
 8004a86:	d041      	beq.n	8004b0c <_free_r+0x8c>
 8004a88:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004a8c:	1f0c      	subs	r4, r1, #4
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	bfb8      	it	lt
 8004a92:	18e4      	addlt	r4, r4, r3
 8004a94:	f7ff fd52 	bl	800453c <__malloc_lock>
 8004a98:	4a1d      	ldr	r2, [pc, #116]	@ (8004b10 <_free_r+0x90>)
 8004a9a:	6813      	ldr	r3, [r2, #0]
 8004a9c:	b933      	cbnz	r3, 8004aac <_free_r+0x2c>
 8004a9e:	6063      	str	r3, [r4, #4]
 8004aa0:	6014      	str	r4, [r2, #0]
 8004aa2:	4628      	mov	r0, r5
 8004aa4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004aa8:	f7ff bd4e 	b.w	8004548 <__malloc_unlock>
 8004aac:	42a3      	cmp	r3, r4
 8004aae:	d908      	bls.n	8004ac2 <_free_r+0x42>
 8004ab0:	6820      	ldr	r0, [r4, #0]
 8004ab2:	1821      	adds	r1, r4, r0
 8004ab4:	428b      	cmp	r3, r1
 8004ab6:	bf01      	itttt	eq
 8004ab8:	6819      	ldreq	r1, [r3, #0]
 8004aba:	685b      	ldreq	r3, [r3, #4]
 8004abc:	1809      	addeq	r1, r1, r0
 8004abe:	6021      	streq	r1, [r4, #0]
 8004ac0:	e7ed      	b.n	8004a9e <_free_r+0x1e>
 8004ac2:	461a      	mov	r2, r3
 8004ac4:	685b      	ldr	r3, [r3, #4]
 8004ac6:	b10b      	cbz	r3, 8004acc <_free_r+0x4c>
 8004ac8:	42a3      	cmp	r3, r4
 8004aca:	d9fa      	bls.n	8004ac2 <_free_r+0x42>
 8004acc:	6811      	ldr	r1, [r2, #0]
 8004ace:	1850      	adds	r0, r2, r1
 8004ad0:	42a0      	cmp	r0, r4
 8004ad2:	d10b      	bne.n	8004aec <_free_r+0x6c>
 8004ad4:	6820      	ldr	r0, [r4, #0]
 8004ad6:	4401      	add	r1, r0
 8004ad8:	1850      	adds	r0, r2, r1
 8004ada:	4283      	cmp	r3, r0
 8004adc:	6011      	str	r1, [r2, #0]
 8004ade:	d1e0      	bne.n	8004aa2 <_free_r+0x22>
 8004ae0:	6818      	ldr	r0, [r3, #0]
 8004ae2:	685b      	ldr	r3, [r3, #4]
 8004ae4:	6053      	str	r3, [r2, #4]
 8004ae6:	4408      	add	r0, r1
 8004ae8:	6010      	str	r0, [r2, #0]
 8004aea:	e7da      	b.n	8004aa2 <_free_r+0x22>
 8004aec:	d902      	bls.n	8004af4 <_free_r+0x74>
 8004aee:	230c      	movs	r3, #12
 8004af0:	602b      	str	r3, [r5, #0]
 8004af2:	e7d6      	b.n	8004aa2 <_free_r+0x22>
 8004af4:	6820      	ldr	r0, [r4, #0]
 8004af6:	1821      	adds	r1, r4, r0
 8004af8:	428b      	cmp	r3, r1
 8004afa:	bf04      	itt	eq
 8004afc:	6819      	ldreq	r1, [r3, #0]
 8004afe:	685b      	ldreq	r3, [r3, #4]
 8004b00:	6063      	str	r3, [r4, #4]
 8004b02:	bf04      	itt	eq
 8004b04:	1809      	addeq	r1, r1, r0
 8004b06:	6021      	streq	r1, [r4, #0]
 8004b08:	6054      	str	r4, [r2, #4]
 8004b0a:	e7ca      	b.n	8004aa2 <_free_r+0x22>
 8004b0c:	bd38      	pop	{r3, r4, r5, pc}
 8004b0e:	bf00      	nop
 8004b10:	20000160 	.word	0x20000160

08004b14 <__sfputc_r>:
 8004b14:	6893      	ldr	r3, [r2, #8]
 8004b16:	3b01      	subs	r3, #1
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	b410      	push	{r4}
 8004b1c:	6093      	str	r3, [r2, #8]
 8004b1e:	da08      	bge.n	8004b32 <__sfputc_r+0x1e>
 8004b20:	6994      	ldr	r4, [r2, #24]
 8004b22:	42a3      	cmp	r3, r4
 8004b24:	db01      	blt.n	8004b2a <__sfputc_r+0x16>
 8004b26:	290a      	cmp	r1, #10
 8004b28:	d103      	bne.n	8004b32 <__sfputc_r+0x1e>
 8004b2a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004b2e:	f7ff be86 	b.w	800483e <__swbuf_r>
 8004b32:	6813      	ldr	r3, [r2, #0]
 8004b34:	1c58      	adds	r0, r3, #1
 8004b36:	6010      	str	r0, [r2, #0]
 8004b38:	7019      	strb	r1, [r3, #0]
 8004b3a:	4608      	mov	r0, r1
 8004b3c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004b40:	4770      	bx	lr

08004b42 <__sfputs_r>:
 8004b42:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004b44:	4606      	mov	r6, r0
 8004b46:	460f      	mov	r7, r1
 8004b48:	4614      	mov	r4, r2
 8004b4a:	18d5      	adds	r5, r2, r3
 8004b4c:	42ac      	cmp	r4, r5
 8004b4e:	d101      	bne.n	8004b54 <__sfputs_r+0x12>
 8004b50:	2000      	movs	r0, #0
 8004b52:	e007      	b.n	8004b64 <__sfputs_r+0x22>
 8004b54:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004b58:	463a      	mov	r2, r7
 8004b5a:	4630      	mov	r0, r6
 8004b5c:	f7ff ffda 	bl	8004b14 <__sfputc_r>
 8004b60:	1c43      	adds	r3, r0, #1
 8004b62:	d1f3      	bne.n	8004b4c <__sfputs_r+0xa>
 8004b64:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004b68 <_vfiprintf_r>:
 8004b68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004b6c:	460d      	mov	r5, r1
 8004b6e:	b09d      	sub	sp, #116	@ 0x74
 8004b70:	4614      	mov	r4, r2
 8004b72:	4698      	mov	r8, r3
 8004b74:	4606      	mov	r6, r0
 8004b76:	b118      	cbz	r0, 8004b80 <_vfiprintf_r+0x18>
 8004b78:	6a03      	ldr	r3, [r0, #32]
 8004b7a:	b90b      	cbnz	r3, 8004b80 <_vfiprintf_r+0x18>
 8004b7c:	f7ff fd76 	bl	800466c <__sinit>
 8004b80:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004b82:	07d9      	lsls	r1, r3, #31
 8004b84:	d405      	bmi.n	8004b92 <_vfiprintf_r+0x2a>
 8004b86:	89ab      	ldrh	r3, [r5, #12]
 8004b88:	059a      	lsls	r2, r3, #22
 8004b8a:	d402      	bmi.n	8004b92 <_vfiprintf_r+0x2a>
 8004b8c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004b8e:	f7ff ff74 	bl	8004a7a <__retarget_lock_acquire_recursive>
 8004b92:	89ab      	ldrh	r3, [r5, #12]
 8004b94:	071b      	lsls	r3, r3, #28
 8004b96:	d501      	bpl.n	8004b9c <_vfiprintf_r+0x34>
 8004b98:	692b      	ldr	r3, [r5, #16]
 8004b9a:	b99b      	cbnz	r3, 8004bc4 <_vfiprintf_r+0x5c>
 8004b9c:	4629      	mov	r1, r5
 8004b9e:	4630      	mov	r0, r6
 8004ba0:	f7ff fe8c 	bl	80048bc <__swsetup_r>
 8004ba4:	b170      	cbz	r0, 8004bc4 <_vfiprintf_r+0x5c>
 8004ba6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004ba8:	07dc      	lsls	r4, r3, #31
 8004baa:	d504      	bpl.n	8004bb6 <_vfiprintf_r+0x4e>
 8004bac:	f04f 30ff 	mov.w	r0, #4294967295
 8004bb0:	b01d      	add	sp, #116	@ 0x74
 8004bb2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004bb6:	89ab      	ldrh	r3, [r5, #12]
 8004bb8:	0598      	lsls	r0, r3, #22
 8004bba:	d4f7      	bmi.n	8004bac <_vfiprintf_r+0x44>
 8004bbc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004bbe:	f7ff ff5d 	bl	8004a7c <__retarget_lock_release_recursive>
 8004bc2:	e7f3      	b.n	8004bac <_vfiprintf_r+0x44>
 8004bc4:	2300      	movs	r3, #0
 8004bc6:	9309      	str	r3, [sp, #36]	@ 0x24
 8004bc8:	2320      	movs	r3, #32
 8004bca:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004bce:	f8cd 800c 	str.w	r8, [sp, #12]
 8004bd2:	2330      	movs	r3, #48	@ 0x30
 8004bd4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8004d84 <_vfiprintf_r+0x21c>
 8004bd8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004bdc:	f04f 0901 	mov.w	r9, #1
 8004be0:	4623      	mov	r3, r4
 8004be2:	469a      	mov	sl, r3
 8004be4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004be8:	b10a      	cbz	r2, 8004bee <_vfiprintf_r+0x86>
 8004bea:	2a25      	cmp	r2, #37	@ 0x25
 8004bec:	d1f9      	bne.n	8004be2 <_vfiprintf_r+0x7a>
 8004bee:	ebba 0b04 	subs.w	fp, sl, r4
 8004bf2:	d00b      	beq.n	8004c0c <_vfiprintf_r+0xa4>
 8004bf4:	465b      	mov	r3, fp
 8004bf6:	4622      	mov	r2, r4
 8004bf8:	4629      	mov	r1, r5
 8004bfa:	4630      	mov	r0, r6
 8004bfc:	f7ff ffa1 	bl	8004b42 <__sfputs_r>
 8004c00:	3001      	adds	r0, #1
 8004c02:	f000 80a7 	beq.w	8004d54 <_vfiprintf_r+0x1ec>
 8004c06:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004c08:	445a      	add	r2, fp
 8004c0a:	9209      	str	r2, [sp, #36]	@ 0x24
 8004c0c:	f89a 3000 	ldrb.w	r3, [sl]
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	f000 809f 	beq.w	8004d54 <_vfiprintf_r+0x1ec>
 8004c16:	2300      	movs	r3, #0
 8004c18:	f04f 32ff 	mov.w	r2, #4294967295
 8004c1c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004c20:	f10a 0a01 	add.w	sl, sl, #1
 8004c24:	9304      	str	r3, [sp, #16]
 8004c26:	9307      	str	r3, [sp, #28]
 8004c28:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004c2c:	931a      	str	r3, [sp, #104]	@ 0x68
 8004c2e:	4654      	mov	r4, sl
 8004c30:	2205      	movs	r2, #5
 8004c32:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004c36:	4853      	ldr	r0, [pc, #332]	@ (8004d84 <_vfiprintf_r+0x21c>)
 8004c38:	f7fb fad2 	bl	80001e0 <memchr>
 8004c3c:	9a04      	ldr	r2, [sp, #16]
 8004c3e:	b9d8      	cbnz	r0, 8004c78 <_vfiprintf_r+0x110>
 8004c40:	06d1      	lsls	r1, r2, #27
 8004c42:	bf44      	itt	mi
 8004c44:	2320      	movmi	r3, #32
 8004c46:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004c4a:	0713      	lsls	r3, r2, #28
 8004c4c:	bf44      	itt	mi
 8004c4e:	232b      	movmi	r3, #43	@ 0x2b
 8004c50:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004c54:	f89a 3000 	ldrb.w	r3, [sl]
 8004c58:	2b2a      	cmp	r3, #42	@ 0x2a
 8004c5a:	d015      	beq.n	8004c88 <_vfiprintf_r+0x120>
 8004c5c:	9a07      	ldr	r2, [sp, #28]
 8004c5e:	4654      	mov	r4, sl
 8004c60:	2000      	movs	r0, #0
 8004c62:	f04f 0c0a 	mov.w	ip, #10
 8004c66:	4621      	mov	r1, r4
 8004c68:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004c6c:	3b30      	subs	r3, #48	@ 0x30
 8004c6e:	2b09      	cmp	r3, #9
 8004c70:	d94b      	bls.n	8004d0a <_vfiprintf_r+0x1a2>
 8004c72:	b1b0      	cbz	r0, 8004ca2 <_vfiprintf_r+0x13a>
 8004c74:	9207      	str	r2, [sp, #28]
 8004c76:	e014      	b.n	8004ca2 <_vfiprintf_r+0x13a>
 8004c78:	eba0 0308 	sub.w	r3, r0, r8
 8004c7c:	fa09 f303 	lsl.w	r3, r9, r3
 8004c80:	4313      	orrs	r3, r2
 8004c82:	9304      	str	r3, [sp, #16]
 8004c84:	46a2      	mov	sl, r4
 8004c86:	e7d2      	b.n	8004c2e <_vfiprintf_r+0xc6>
 8004c88:	9b03      	ldr	r3, [sp, #12]
 8004c8a:	1d19      	adds	r1, r3, #4
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	9103      	str	r1, [sp, #12]
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	bfbb      	ittet	lt
 8004c94:	425b      	neglt	r3, r3
 8004c96:	f042 0202 	orrlt.w	r2, r2, #2
 8004c9a:	9307      	strge	r3, [sp, #28]
 8004c9c:	9307      	strlt	r3, [sp, #28]
 8004c9e:	bfb8      	it	lt
 8004ca0:	9204      	strlt	r2, [sp, #16]
 8004ca2:	7823      	ldrb	r3, [r4, #0]
 8004ca4:	2b2e      	cmp	r3, #46	@ 0x2e
 8004ca6:	d10a      	bne.n	8004cbe <_vfiprintf_r+0x156>
 8004ca8:	7863      	ldrb	r3, [r4, #1]
 8004caa:	2b2a      	cmp	r3, #42	@ 0x2a
 8004cac:	d132      	bne.n	8004d14 <_vfiprintf_r+0x1ac>
 8004cae:	9b03      	ldr	r3, [sp, #12]
 8004cb0:	1d1a      	adds	r2, r3, #4
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	9203      	str	r2, [sp, #12]
 8004cb6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004cba:	3402      	adds	r4, #2
 8004cbc:	9305      	str	r3, [sp, #20]
 8004cbe:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8004d94 <_vfiprintf_r+0x22c>
 8004cc2:	7821      	ldrb	r1, [r4, #0]
 8004cc4:	2203      	movs	r2, #3
 8004cc6:	4650      	mov	r0, sl
 8004cc8:	f7fb fa8a 	bl	80001e0 <memchr>
 8004ccc:	b138      	cbz	r0, 8004cde <_vfiprintf_r+0x176>
 8004cce:	9b04      	ldr	r3, [sp, #16]
 8004cd0:	eba0 000a 	sub.w	r0, r0, sl
 8004cd4:	2240      	movs	r2, #64	@ 0x40
 8004cd6:	4082      	lsls	r2, r0
 8004cd8:	4313      	orrs	r3, r2
 8004cda:	3401      	adds	r4, #1
 8004cdc:	9304      	str	r3, [sp, #16]
 8004cde:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004ce2:	4829      	ldr	r0, [pc, #164]	@ (8004d88 <_vfiprintf_r+0x220>)
 8004ce4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004ce8:	2206      	movs	r2, #6
 8004cea:	f7fb fa79 	bl	80001e0 <memchr>
 8004cee:	2800      	cmp	r0, #0
 8004cf0:	d03f      	beq.n	8004d72 <_vfiprintf_r+0x20a>
 8004cf2:	4b26      	ldr	r3, [pc, #152]	@ (8004d8c <_vfiprintf_r+0x224>)
 8004cf4:	bb1b      	cbnz	r3, 8004d3e <_vfiprintf_r+0x1d6>
 8004cf6:	9b03      	ldr	r3, [sp, #12]
 8004cf8:	3307      	adds	r3, #7
 8004cfa:	f023 0307 	bic.w	r3, r3, #7
 8004cfe:	3308      	adds	r3, #8
 8004d00:	9303      	str	r3, [sp, #12]
 8004d02:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004d04:	443b      	add	r3, r7
 8004d06:	9309      	str	r3, [sp, #36]	@ 0x24
 8004d08:	e76a      	b.n	8004be0 <_vfiprintf_r+0x78>
 8004d0a:	fb0c 3202 	mla	r2, ip, r2, r3
 8004d0e:	460c      	mov	r4, r1
 8004d10:	2001      	movs	r0, #1
 8004d12:	e7a8      	b.n	8004c66 <_vfiprintf_r+0xfe>
 8004d14:	2300      	movs	r3, #0
 8004d16:	3401      	adds	r4, #1
 8004d18:	9305      	str	r3, [sp, #20]
 8004d1a:	4619      	mov	r1, r3
 8004d1c:	f04f 0c0a 	mov.w	ip, #10
 8004d20:	4620      	mov	r0, r4
 8004d22:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004d26:	3a30      	subs	r2, #48	@ 0x30
 8004d28:	2a09      	cmp	r2, #9
 8004d2a:	d903      	bls.n	8004d34 <_vfiprintf_r+0x1cc>
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d0c6      	beq.n	8004cbe <_vfiprintf_r+0x156>
 8004d30:	9105      	str	r1, [sp, #20]
 8004d32:	e7c4      	b.n	8004cbe <_vfiprintf_r+0x156>
 8004d34:	fb0c 2101 	mla	r1, ip, r1, r2
 8004d38:	4604      	mov	r4, r0
 8004d3a:	2301      	movs	r3, #1
 8004d3c:	e7f0      	b.n	8004d20 <_vfiprintf_r+0x1b8>
 8004d3e:	ab03      	add	r3, sp, #12
 8004d40:	9300      	str	r3, [sp, #0]
 8004d42:	462a      	mov	r2, r5
 8004d44:	4b12      	ldr	r3, [pc, #72]	@ (8004d90 <_vfiprintf_r+0x228>)
 8004d46:	a904      	add	r1, sp, #16
 8004d48:	4630      	mov	r0, r6
 8004d4a:	f3af 8000 	nop.w
 8004d4e:	4607      	mov	r7, r0
 8004d50:	1c78      	adds	r0, r7, #1
 8004d52:	d1d6      	bne.n	8004d02 <_vfiprintf_r+0x19a>
 8004d54:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004d56:	07d9      	lsls	r1, r3, #31
 8004d58:	d405      	bmi.n	8004d66 <_vfiprintf_r+0x1fe>
 8004d5a:	89ab      	ldrh	r3, [r5, #12]
 8004d5c:	059a      	lsls	r2, r3, #22
 8004d5e:	d402      	bmi.n	8004d66 <_vfiprintf_r+0x1fe>
 8004d60:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004d62:	f7ff fe8b 	bl	8004a7c <__retarget_lock_release_recursive>
 8004d66:	89ab      	ldrh	r3, [r5, #12]
 8004d68:	065b      	lsls	r3, r3, #25
 8004d6a:	f53f af1f 	bmi.w	8004bac <_vfiprintf_r+0x44>
 8004d6e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004d70:	e71e      	b.n	8004bb0 <_vfiprintf_r+0x48>
 8004d72:	ab03      	add	r3, sp, #12
 8004d74:	9300      	str	r3, [sp, #0]
 8004d76:	462a      	mov	r2, r5
 8004d78:	4b05      	ldr	r3, [pc, #20]	@ (8004d90 <_vfiprintf_r+0x228>)
 8004d7a:	a904      	add	r1, sp, #16
 8004d7c:	4630      	mov	r0, r6
 8004d7e:	f000 f879 	bl	8004e74 <_printf_i>
 8004d82:	e7e4      	b.n	8004d4e <_vfiprintf_r+0x1e6>
 8004d84:	08006bf8 	.word	0x08006bf8
 8004d88:	08006c02 	.word	0x08006c02
 8004d8c:	00000000 	.word	0x00000000
 8004d90:	08004b43 	.word	0x08004b43
 8004d94:	08006bfe 	.word	0x08006bfe

08004d98 <_printf_common>:
 8004d98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004d9c:	4616      	mov	r6, r2
 8004d9e:	4698      	mov	r8, r3
 8004da0:	688a      	ldr	r2, [r1, #8]
 8004da2:	690b      	ldr	r3, [r1, #16]
 8004da4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004da8:	4293      	cmp	r3, r2
 8004daa:	bfb8      	it	lt
 8004dac:	4613      	movlt	r3, r2
 8004dae:	6033      	str	r3, [r6, #0]
 8004db0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004db4:	4607      	mov	r7, r0
 8004db6:	460c      	mov	r4, r1
 8004db8:	b10a      	cbz	r2, 8004dbe <_printf_common+0x26>
 8004dba:	3301      	adds	r3, #1
 8004dbc:	6033      	str	r3, [r6, #0]
 8004dbe:	6823      	ldr	r3, [r4, #0]
 8004dc0:	0699      	lsls	r1, r3, #26
 8004dc2:	bf42      	ittt	mi
 8004dc4:	6833      	ldrmi	r3, [r6, #0]
 8004dc6:	3302      	addmi	r3, #2
 8004dc8:	6033      	strmi	r3, [r6, #0]
 8004dca:	6825      	ldr	r5, [r4, #0]
 8004dcc:	f015 0506 	ands.w	r5, r5, #6
 8004dd0:	d106      	bne.n	8004de0 <_printf_common+0x48>
 8004dd2:	f104 0a19 	add.w	sl, r4, #25
 8004dd6:	68e3      	ldr	r3, [r4, #12]
 8004dd8:	6832      	ldr	r2, [r6, #0]
 8004dda:	1a9b      	subs	r3, r3, r2
 8004ddc:	42ab      	cmp	r3, r5
 8004dde:	dc26      	bgt.n	8004e2e <_printf_common+0x96>
 8004de0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004de4:	6822      	ldr	r2, [r4, #0]
 8004de6:	3b00      	subs	r3, #0
 8004de8:	bf18      	it	ne
 8004dea:	2301      	movne	r3, #1
 8004dec:	0692      	lsls	r2, r2, #26
 8004dee:	d42b      	bmi.n	8004e48 <_printf_common+0xb0>
 8004df0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004df4:	4641      	mov	r1, r8
 8004df6:	4638      	mov	r0, r7
 8004df8:	47c8      	blx	r9
 8004dfa:	3001      	adds	r0, #1
 8004dfc:	d01e      	beq.n	8004e3c <_printf_common+0xa4>
 8004dfe:	6823      	ldr	r3, [r4, #0]
 8004e00:	6922      	ldr	r2, [r4, #16]
 8004e02:	f003 0306 	and.w	r3, r3, #6
 8004e06:	2b04      	cmp	r3, #4
 8004e08:	bf02      	ittt	eq
 8004e0a:	68e5      	ldreq	r5, [r4, #12]
 8004e0c:	6833      	ldreq	r3, [r6, #0]
 8004e0e:	1aed      	subeq	r5, r5, r3
 8004e10:	68a3      	ldr	r3, [r4, #8]
 8004e12:	bf0c      	ite	eq
 8004e14:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004e18:	2500      	movne	r5, #0
 8004e1a:	4293      	cmp	r3, r2
 8004e1c:	bfc4      	itt	gt
 8004e1e:	1a9b      	subgt	r3, r3, r2
 8004e20:	18ed      	addgt	r5, r5, r3
 8004e22:	2600      	movs	r6, #0
 8004e24:	341a      	adds	r4, #26
 8004e26:	42b5      	cmp	r5, r6
 8004e28:	d11a      	bne.n	8004e60 <_printf_common+0xc8>
 8004e2a:	2000      	movs	r0, #0
 8004e2c:	e008      	b.n	8004e40 <_printf_common+0xa8>
 8004e2e:	2301      	movs	r3, #1
 8004e30:	4652      	mov	r2, sl
 8004e32:	4641      	mov	r1, r8
 8004e34:	4638      	mov	r0, r7
 8004e36:	47c8      	blx	r9
 8004e38:	3001      	adds	r0, #1
 8004e3a:	d103      	bne.n	8004e44 <_printf_common+0xac>
 8004e3c:	f04f 30ff 	mov.w	r0, #4294967295
 8004e40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004e44:	3501      	adds	r5, #1
 8004e46:	e7c6      	b.n	8004dd6 <_printf_common+0x3e>
 8004e48:	18e1      	adds	r1, r4, r3
 8004e4a:	1c5a      	adds	r2, r3, #1
 8004e4c:	2030      	movs	r0, #48	@ 0x30
 8004e4e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004e52:	4422      	add	r2, r4
 8004e54:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004e58:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004e5c:	3302      	adds	r3, #2
 8004e5e:	e7c7      	b.n	8004df0 <_printf_common+0x58>
 8004e60:	2301      	movs	r3, #1
 8004e62:	4622      	mov	r2, r4
 8004e64:	4641      	mov	r1, r8
 8004e66:	4638      	mov	r0, r7
 8004e68:	47c8      	blx	r9
 8004e6a:	3001      	adds	r0, #1
 8004e6c:	d0e6      	beq.n	8004e3c <_printf_common+0xa4>
 8004e6e:	3601      	adds	r6, #1
 8004e70:	e7d9      	b.n	8004e26 <_printf_common+0x8e>
	...

08004e74 <_printf_i>:
 8004e74:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004e78:	7e0f      	ldrb	r7, [r1, #24]
 8004e7a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004e7c:	2f78      	cmp	r7, #120	@ 0x78
 8004e7e:	4691      	mov	r9, r2
 8004e80:	4680      	mov	r8, r0
 8004e82:	460c      	mov	r4, r1
 8004e84:	469a      	mov	sl, r3
 8004e86:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004e8a:	d807      	bhi.n	8004e9c <_printf_i+0x28>
 8004e8c:	2f62      	cmp	r7, #98	@ 0x62
 8004e8e:	d80a      	bhi.n	8004ea6 <_printf_i+0x32>
 8004e90:	2f00      	cmp	r7, #0
 8004e92:	f000 80d2 	beq.w	800503a <_printf_i+0x1c6>
 8004e96:	2f58      	cmp	r7, #88	@ 0x58
 8004e98:	f000 80b9 	beq.w	800500e <_printf_i+0x19a>
 8004e9c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004ea0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004ea4:	e03a      	b.n	8004f1c <_printf_i+0xa8>
 8004ea6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004eaa:	2b15      	cmp	r3, #21
 8004eac:	d8f6      	bhi.n	8004e9c <_printf_i+0x28>
 8004eae:	a101      	add	r1, pc, #4	@ (adr r1, 8004eb4 <_printf_i+0x40>)
 8004eb0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004eb4:	08004f0d 	.word	0x08004f0d
 8004eb8:	08004f21 	.word	0x08004f21
 8004ebc:	08004e9d 	.word	0x08004e9d
 8004ec0:	08004e9d 	.word	0x08004e9d
 8004ec4:	08004e9d 	.word	0x08004e9d
 8004ec8:	08004e9d 	.word	0x08004e9d
 8004ecc:	08004f21 	.word	0x08004f21
 8004ed0:	08004e9d 	.word	0x08004e9d
 8004ed4:	08004e9d 	.word	0x08004e9d
 8004ed8:	08004e9d 	.word	0x08004e9d
 8004edc:	08004e9d 	.word	0x08004e9d
 8004ee0:	08005021 	.word	0x08005021
 8004ee4:	08004f4b 	.word	0x08004f4b
 8004ee8:	08004fdb 	.word	0x08004fdb
 8004eec:	08004e9d 	.word	0x08004e9d
 8004ef0:	08004e9d 	.word	0x08004e9d
 8004ef4:	08005043 	.word	0x08005043
 8004ef8:	08004e9d 	.word	0x08004e9d
 8004efc:	08004f4b 	.word	0x08004f4b
 8004f00:	08004e9d 	.word	0x08004e9d
 8004f04:	08004e9d 	.word	0x08004e9d
 8004f08:	08004fe3 	.word	0x08004fe3
 8004f0c:	6833      	ldr	r3, [r6, #0]
 8004f0e:	1d1a      	adds	r2, r3, #4
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	6032      	str	r2, [r6, #0]
 8004f14:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004f18:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004f1c:	2301      	movs	r3, #1
 8004f1e:	e09d      	b.n	800505c <_printf_i+0x1e8>
 8004f20:	6833      	ldr	r3, [r6, #0]
 8004f22:	6820      	ldr	r0, [r4, #0]
 8004f24:	1d19      	adds	r1, r3, #4
 8004f26:	6031      	str	r1, [r6, #0]
 8004f28:	0606      	lsls	r6, r0, #24
 8004f2a:	d501      	bpl.n	8004f30 <_printf_i+0xbc>
 8004f2c:	681d      	ldr	r5, [r3, #0]
 8004f2e:	e003      	b.n	8004f38 <_printf_i+0xc4>
 8004f30:	0645      	lsls	r5, r0, #25
 8004f32:	d5fb      	bpl.n	8004f2c <_printf_i+0xb8>
 8004f34:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004f38:	2d00      	cmp	r5, #0
 8004f3a:	da03      	bge.n	8004f44 <_printf_i+0xd0>
 8004f3c:	232d      	movs	r3, #45	@ 0x2d
 8004f3e:	426d      	negs	r5, r5
 8004f40:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004f44:	4859      	ldr	r0, [pc, #356]	@ (80050ac <_printf_i+0x238>)
 8004f46:	230a      	movs	r3, #10
 8004f48:	e011      	b.n	8004f6e <_printf_i+0xfa>
 8004f4a:	6821      	ldr	r1, [r4, #0]
 8004f4c:	6833      	ldr	r3, [r6, #0]
 8004f4e:	0608      	lsls	r0, r1, #24
 8004f50:	f853 5b04 	ldr.w	r5, [r3], #4
 8004f54:	d402      	bmi.n	8004f5c <_printf_i+0xe8>
 8004f56:	0649      	lsls	r1, r1, #25
 8004f58:	bf48      	it	mi
 8004f5a:	b2ad      	uxthmi	r5, r5
 8004f5c:	2f6f      	cmp	r7, #111	@ 0x6f
 8004f5e:	4853      	ldr	r0, [pc, #332]	@ (80050ac <_printf_i+0x238>)
 8004f60:	6033      	str	r3, [r6, #0]
 8004f62:	bf14      	ite	ne
 8004f64:	230a      	movne	r3, #10
 8004f66:	2308      	moveq	r3, #8
 8004f68:	2100      	movs	r1, #0
 8004f6a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004f6e:	6866      	ldr	r6, [r4, #4]
 8004f70:	60a6      	str	r6, [r4, #8]
 8004f72:	2e00      	cmp	r6, #0
 8004f74:	bfa2      	ittt	ge
 8004f76:	6821      	ldrge	r1, [r4, #0]
 8004f78:	f021 0104 	bicge.w	r1, r1, #4
 8004f7c:	6021      	strge	r1, [r4, #0]
 8004f7e:	b90d      	cbnz	r5, 8004f84 <_printf_i+0x110>
 8004f80:	2e00      	cmp	r6, #0
 8004f82:	d04b      	beq.n	800501c <_printf_i+0x1a8>
 8004f84:	4616      	mov	r6, r2
 8004f86:	fbb5 f1f3 	udiv	r1, r5, r3
 8004f8a:	fb03 5711 	mls	r7, r3, r1, r5
 8004f8e:	5dc7      	ldrb	r7, [r0, r7]
 8004f90:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004f94:	462f      	mov	r7, r5
 8004f96:	42bb      	cmp	r3, r7
 8004f98:	460d      	mov	r5, r1
 8004f9a:	d9f4      	bls.n	8004f86 <_printf_i+0x112>
 8004f9c:	2b08      	cmp	r3, #8
 8004f9e:	d10b      	bne.n	8004fb8 <_printf_i+0x144>
 8004fa0:	6823      	ldr	r3, [r4, #0]
 8004fa2:	07df      	lsls	r7, r3, #31
 8004fa4:	d508      	bpl.n	8004fb8 <_printf_i+0x144>
 8004fa6:	6923      	ldr	r3, [r4, #16]
 8004fa8:	6861      	ldr	r1, [r4, #4]
 8004faa:	4299      	cmp	r1, r3
 8004fac:	bfde      	ittt	le
 8004fae:	2330      	movle	r3, #48	@ 0x30
 8004fb0:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004fb4:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004fb8:	1b92      	subs	r2, r2, r6
 8004fba:	6122      	str	r2, [r4, #16]
 8004fbc:	f8cd a000 	str.w	sl, [sp]
 8004fc0:	464b      	mov	r3, r9
 8004fc2:	aa03      	add	r2, sp, #12
 8004fc4:	4621      	mov	r1, r4
 8004fc6:	4640      	mov	r0, r8
 8004fc8:	f7ff fee6 	bl	8004d98 <_printf_common>
 8004fcc:	3001      	adds	r0, #1
 8004fce:	d14a      	bne.n	8005066 <_printf_i+0x1f2>
 8004fd0:	f04f 30ff 	mov.w	r0, #4294967295
 8004fd4:	b004      	add	sp, #16
 8004fd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004fda:	6823      	ldr	r3, [r4, #0]
 8004fdc:	f043 0320 	orr.w	r3, r3, #32
 8004fe0:	6023      	str	r3, [r4, #0]
 8004fe2:	4833      	ldr	r0, [pc, #204]	@ (80050b0 <_printf_i+0x23c>)
 8004fe4:	2778      	movs	r7, #120	@ 0x78
 8004fe6:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004fea:	6823      	ldr	r3, [r4, #0]
 8004fec:	6831      	ldr	r1, [r6, #0]
 8004fee:	061f      	lsls	r7, r3, #24
 8004ff0:	f851 5b04 	ldr.w	r5, [r1], #4
 8004ff4:	d402      	bmi.n	8004ffc <_printf_i+0x188>
 8004ff6:	065f      	lsls	r7, r3, #25
 8004ff8:	bf48      	it	mi
 8004ffa:	b2ad      	uxthmi	r5, r5
 8004ffc:	6031      	str	r1, [r6, #0]
 8004ffe:	07d9      	lsls	r1, r3, #31
 8005000:	bf44      	itt	mi
 8005002:	f043 0320 	orrmi.w	r3, r3, #32
 8005006:	6023      	strmi	r3, [r4, #0]
 8005008:	b11d      	cbz	r5, 8005012 <_printf_i+0x19e>
 800500a:	2310      	movs	r3, #16
 800500c:	e7ac      	b.n	8004f68 <_printf_i+0xf4>
 800500e:	4827      	ldr	r0, [pc, #156]	@ (80050ac <_printf_i+0x238>)
 8005010:	e7e9      	b.n	8004fe6 <_printf_i+0x172>
 8005012:	6823      	ldr	r3, [r4, #0]
 8005014:	f023 0320 	bic.w	r3, r3, #32
 8005018:	6023      	str	r3, [r4, #0]
 800501a:	e7f6      	b.n	800500a <_printf_i+0x196>
 800501c:	4616      	mov	r6, r2
 800501e:	e7bd      	b.n	8004f9c <_printf_i+0x128>
 8005020:	6833      	ldr	r3, [r6, #0]
 8005022:	6825      	ldr	r5, [r4, #0]
 8005024:	6961      	ldr	r1, [r4, #20]
 8005026:	1d18      	adds	r0, r3, #4
 8005028:	6030      	str	r0, [r6, #0]
 800502a:	062e      	lsls	r6, r5, #24
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	d501      	bpl.n	8005034 <_printf_i+0x1c0>
 8005030:	6019      	str	r1, [r3, #0]
 8005032:	e002      	b.n	800503a <_printf_i+0x1c6>
 8005034:	0668      	lsls	r0, r5, #25
 8005036:	d5fb      	bpl.n	8005030 <_printf_i+0x1bc>
 8005038:	8019      	strh	r1, [r3, #0]
 800503a:	2300      	movs	r3, #0
 800503c:	6123      	str	r3, [r4, #16]
 800503e:	4616      	mov	r6, r2
 8005040:	e7bc      	b.n	8004fbc <_printf_i+0x148>
 8005042:	6833      	ldr	r3, [r6, #0]
 8005044:	1d1a      	adds	r2, r3, #4
 8005046:	6032      	str	r2, [r6, #0]
 8005048:	681e      	ldr	r6, [r3, #0]
 800504a:	6862      	ldr	r2, [r4, #4]
 800504c:	2100      	movs	r1, #0
 800504e:	4630      	mov	r0, r6
 8005050:	f7fb f8c6 	bl	80001e0 <memchr>
 8005054:	b108      	cbz	r0, 800505a <_printf_i+0x1e6>
 8005056:	1b80      	subs	r0, r0, r6
 8005058:	6060      	str	r0, [r4, #4]
 800505a:	6863      	ldr	r3, [r4, #4]
 800505c:	6123      	str	r3, [r4, #16]
 800505e:	2300      	movs	r3, #0
 8005060:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005064:	e7aa      	b.n	8004fbc <_printf_i+0x148>
 8005066:	6923      	ldr	r3, [r4, #16]
 8005068:	4632      	mov	r2, r6
 800506a:	4649      	mov	r1, r9
 800506c:	4640      	mov	r0, r8
 800506e:	47d0      	blx	sl
 8005070:	3001      	adds	r0, #1
 8005072:	d0ad      	beq.n	8004fd0 <_printf_i+0x15c>
 8005074:	6823      	ldr	r3, [r4, #0]
 8005076:	079b      	lsls	r3, r3, #30
 8005078:	d413      	bmi.n	80050a2 <_printf_i+0x22e>
 800507a:	68e0      	ldr	r0, [r4, #12]
 800507c:	9b03      	ldr	r3, [sp, #12]
 800507e:	4298      	cmp	r0, r3
 8005080:	bfb8      	it	lt
 8005082:	4618      	movlt	r0, r3
 8005084:	e7a6      	b.n	8004fd4 <_printf_i+0x160>
 8005086:	2301      	movs	r3, #1
 8005088:	4632      	mov	r2, r6
 800508a:	4649      	mov	r1, r9
 800508c:	4640      	mov	r0, r8
 800508e:	47d0      	blx	sl
 8005090:	3001      	adds	r0, #1
 8005092:	d09d      	beq.n	8004fd0 <_printf_i+0x15c>
 8005094:	3501      	adds	r5, #1
 8005096:	68e3      	ldr	r3, [r4, #12]
 8005098:	9903      	ldr	r1, [sp, #12]
 800509a:	1a5b      	subs	r3, r3, r1
 800509c:	42ab      	cmp	r3, r5
 800509e:	dcf2      	bgt.n	8005086 <_printf_i+0x212>
 80050a0:	e7eb      	b.n	800507a <_printf_i+0x206>
 80050a2:	2500      	movs	r5, #0
 80050a4:	f104 0619 	add.w	r6, r4, #25
 80050a8:	e7f5      	b.n	8005096 <_printf_i+0x222>
 80050aa:	bf00      	nop
 80050ac:	08006c09 	.word	0x08006c09
 80050b0:	08006c1a 	.word	0x08006c1a

080050b4 <__sflush_r>:
 80050b4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80050b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80050bc:	0716      	lsls	r6, r2, #28
 80050be:	4605      	mov	r5, r0
 80050c0:	460c      	mov	r4, r1
 80050c2:	d454      	bmi.n	800516e <__sflush_r+0xba>
 80050c4:	684b      	ldr	r3, [r1, #4]
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	dc02      	bgt.n	80050d0 <__sflush_r+0x1c>
 80050ca:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	dd48      	ble.n	8005162 <__sflush_r+0xae>
 80050d0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80050d2:	2e00      	cmp	r6, #0
 80050d4:	d045      	beq.n	8005162 <__sflush_r+0xae>
 80050d6:	2300      	movs	r3, #0
 80050d8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80050dc:	682f      	ldr	r7, [r5, #0]
 80050de:	6a21      	ldr	r1, [r4, #32]
 80050e0:	602b      	str	r3, [r5, #0]
 80050e2:	d030      	beq.n	8005146 <__sflush_r+0x92>
 80050e4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80050e6:	89a3      	ldrh	r3, [r4, #12]
 80050e8:	0759      	lsls	r1, r3, #29
 80050ea:	d505      	bpl.n	80050f8 <__sflush_r+0x44>
 80050ec:	6863      	ldr	r3, [r4, #4]
 80050ee:	1ad2      	subs	r2, r2, r3
 80050f0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80050f2:	b10b      	cbz	r3, 80050f8 <__sflush_r+0x44>
 80050f4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80050f6:	1ad2      	subs	r2, r2, r3
 80050f8:	2300      	movs	r3, #0
 80050fa:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80050fc:	6a21      	ldr	r1, [r4, #32]
 80050fe:	4628      	mov	r0, r5
 8005100:	47b0      	blx	r6
 8005102:	1c43      	adds	r3, r0, #1
 8005104:	89a3      	ldrh	r3, [r4, #12]
 8005106:	d106      	bne.n	8005116 <__sflush_r+0x62>
 8005108:	6829      	ldr	r1, [r5, #0]
 800510a:	291d      	cmp	r1, #29
 800510c:	d82b      	bhi.n	8005166 <__sflush_r+0xb2>
 800510e:	4a2a      	ldr	r2, [pc, #168]	@ (80051b8 <__sflush_r+0x104>)
 8005110:	410a      	asrs	r2, r1
 8005112:	07d6      	lsls	r6, r2, #31
 8005114:	d427      	bmi.n	8005166 <__sflush_r+0xb2>
 8005116:	2200      	movs	r2, #0
 8005118:	6062      	str	r2, [r4, #4]
 800511a:	04d9      	lsls	r1, r3, #19
 800511c:	6922      	ldr	r2, [r4, #16]
 800511e:	6022      	str	r2, [r4, #0]
 8005120:	d504      	bpl.n	800512c <__sflush_r+0x78>
 8005122:	1c42      	adds	r2, r0, #1
 8005124:	d101      	bne.n	800512a <__sflush_r+0x76>
 8005126:	682b      	ldr	r3, [r5, #0]
 8005128:	b903      	cbnz	r3, 800512c <__sflush_r+0x78>
 800512a:	6560      	str	r0, [r4, #84]	@ 0x54
 800512c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800512e:	602f      	str	r7, [r5, #0]
 8005130:	b1b9      	cbz	r1, 8005162 <__sflush_r+0xae>
 8005132:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005136:	4299      	cmp	r1, r3
 8005138:	d002      	beq.n	8005140 <__sflush_r+0x8c>
 800513a:	4628      	mov	r0, r5
 800513c:	f7ff fca0 	bl	8004a80 <_free_r>
 8005140:	2300      	movs	r3, #0
 8005142:	6363      	str	r3, [r4, #52]	@ 0x34
 8005144:	e00d      	b.n	8005162 <__sflush_r+0xae>
 8005146:	2301      	movs	r3, #1
 8005148:	4628      	mov	r0, r5
 800514a:	47b0      	blx	r6
 800514c:	4602      	mov	r2, r0
 800514e:	1c50      	adds	r0, r2, #1
 8005150:	d1c9      	bne.n	80050e6 <__sflush_r+0x32>
 8005152:	682b      	ldr	r3, [r5, #0]
 8005154:	2b00      	cmp	r3, #0
 8005156:	d0c6      	beq.n	80050e6 <__sflush_r+0x32>
 8005158:	2b1d      	cmp	r3, #29
 800515a:	d001      	beq.n	8005160 <__sflush_r+0xac>
 800515c:	2b16      	cmp	r3, #22
 800515e:	d11e      	bne.n	800519e <__sflush_r+0xea>
 8005160:	602f      	str	r7, [r5, #0]
 8005162:	2000      	movs	r0, #0
 8005164:	e022      	b.n	80051ac <__sflush_r+0xf8>
 8005166:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800516a:	b21b      	sxth	r3, r3
 800516c:	e01b      	b.n	80051a6 <__sflush_r+0xf2>
 800516e:	690f      	ldr	r7, [r1, #16]
 8005170:	2f00      	cmp	r7, #0
 8005172:	d0f6      	beq.n	8005162 <__sflush_r+0xae>
 8005174:	0793      	lsls	r3, r2, #30
 8005176:	680e      	ldr	r6, [r1, #0]
 8005178:	bf08      	it	eq
 800517a:	694b      	ldreq	r3, [r1, #20]
 800517c:	600f      	str	r7, [r1, #0]
 800517e:	bf18      	it	ne
 8005180:	2300      	movne	r3, #0
 8005182:	eba6 0807 	sub.w	r8, r6, r7
 8005186:	608b      	str	r3, [r1, #8]
 8005188:	f1b8 0f00 	cmp.w	r8, #0
 800518c:	dde9      	ble.n	8005162 <__sflush_r+0xae>
 800518e:	6a21      	ldr	r1, [r4, #32]
 8005190:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8005192:	4643      	mov	r3, r8
 8005194:	463a      	mov	r2, r7
 8005196:	4628      	mov	r0, r5
 8005198:	47b0      	blx	r6
 800519a:	2800      	cmp	r0, #0
 800519c:	dc08      	bgt.n	80051b0 <__sflush_r+0xfc>
 800519e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80051a2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80051a6:	81a3      	strh	r3, [r4, #12]
 80051a8:	f04f 30ff 	mov.w	r0, #4294967295
 80051ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80051b0:	4407      	add	r7, r0
 80051b2:	eba8 0800 	sub.w	r8, r8, r0
 80051b6:	e7e7      	b.n	8005188 <__sflush_r+0xd4>
 80051b8:	dfbffffe 	.word	0xdfbffffe

080051bc <_fflush_r>:
 80051bc:	b538      	push	{r3, r4, r5, lr}
 80051be:	690b      	ldr	r3, [r1, #16]
 80051c0:	4605      	mov	r5, r0
 80051c2:	460c      	mov	r4, r1
 80051c4:	b913      	cbnz	r3, 80051cc <_fflush_r+0x10>
 80051c6:	2500      	movs	r5, #0
 80051c8:	4628      	mov	r0, r5
 80051ca:	bd38      	pop	{r3, r4, r5, pc}
 80051cc:	b118      	cbz	r0, 80051d6 <_fflush_r+0x1a>
 80051ce:	6a03      	ldr	r3, [r0, #32]
 80051d0:	b90b      	cbnz	r3, 80051d6 <_fflush_r+0x1a>
 80051d2:	f7ff fa4b 	bl	800466c <__sinit>
 80051d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d0f3      	beq.n	80051c6 <_fflush_r+0xa>
 80051de:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80051e0:	07d0      	lsls	r0, r2, #31
 80051e2:	d404      	bmi.n	80051ee <_fflush_r+0x32>
 80051e4:	0599      	lsls	r1, r3, #22
 80051e6:	d402      	bmi.n	80051ee <_fflush_r+0x32>
 80051e8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80051ea:	f7ff fc46 	bl	8004a7a <__retarget_lock_acquire_recursive>
 80051ee:	4628      	mov	r0, r5
 80051f0:	4621      	mov	r1, r4
 80051f2:	f7ff ff5f 	bl	80050b4 <__sflush_r>
 80051f6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80051f8:	07da      	lsls	r2, r3, #31
 80051fa:	4605      	mov	r5, r0
 80051fc:	d4e4      	bmi.n	80051c8 <_fflush_r+0xc>
 80051fe:	89a3      	ldrh	r3, [r4, #12]
 8005200:	059b      	lsls	r3, r3, #22
 8005202:	d4e1      	bmi.n	80051c8 <_fflush_r+0xc>
 8005204:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005206:	f7ff fc39 	bl	8004a7c <__retarget_lock_release_recursive>
 800520a:	e7dd      	b.n	80051c8 <_fflush_r+0xc>

0800520c <__swhatbuf_r>:
 800520c:	b570      	push	{r4, r5, r6, lr}
 800520e:	460c      	mov	r4, r1
 8005210:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005214:	2900      	cmp	r1, #0
 8005216:	b096      	sub	sp, #88	@ 0x58
 8005218:	4615      	mov	r5, r2
 800521a:	461e      	mov	r6, r3
 800521c:	da0d      	bge.n	800523a <__swhatbuf_r+0x2e>
 800521e:	89a3      	ldrh	r3, [r4, #12]
 8005220:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8005224:	f04f 0100 	mov.w	r1, #0
 8005228:	bf14      	ite	ne
 800522a:	2340      	movne	r3, #64	@ 0x40
 800522c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8005230:	2000      	movs	r0, #0
 8005232:	6031      	str	r1, [r6, #0]
 8005234:	602b      	str	r3, [r5, #0]
 8005236:	b016      	add	sp, #88	@ 0x58
 8005238:	bd70      	pop	{r4, r5, r6, pc}
 800523a:	466a      	mov	r2, sp
 800523c:	f000 f848 	bl	80052d0 <_fstat_r>
 8005240:	2800      	cmp	r0, #0
 8005242:	dbec      	blt.n	800521e <__swhatbuf_r+0x12>
 8005244:	9901      	ldr	r1, [sp, #4]
 8005246:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800524a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800524e:	4259      	negs	r1, r3
 8005250:	4159      	adcs	r1, r3
 8005252:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005256:	e7eb      	b.n	8005230 <__swhatbuf_r+0x24>

08005258 <__smakebuf_r>:
 8005258:	898b      	ldrh	r3, [r1, #12]
 800525a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800525c:	079d      	lsls	r5, r3, #30
 800525e:	4606      	mov	r6, r0
 8005260:	460c      	mov	r4, r1
 8005262:	d507      	bpl.n	8005274 <__smakebuf_r+0x1c>
 8005264:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8005268:	6023      	str	r3, [r4, #0]
 800526a:	6123      	str	r3, [r4, #16]
 800526c:	2301      	movs	r3, #1
 800526e:	6163      	str	r3, [r4, #20]
 8005270:	b003      	add	sp, #12
 8005272:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005274:	ab01      	add	r3, sp, #4
 8005276:	466a      	mov	r2, sp
 8005278:	f7ff ffc8 	bl	800520c <__swhatbuf_r>
 800527c:	9f00      	ldr	r7, [sp, #0]
 800527e:	4605      	mov	r5, r0
 8005280:	4639      	mov	r1, r7
 8005282:	4630      	mov	r0, r6
 8005284:	f7ff f8da 	bl	800443c <_malloc_r>
 8005288:	b948      	cbnz	r0, 800529e <__smakebuf_r+0x46>
 800528a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800528e:	059a      	lsls	r2, r3, #22
 8005290:	d4ee      	bmi.n	8005270 <__smakebuf_r+0x18>
 8005292:	f023 0303 	bic.w	r3, r3, #3
 8005296:	f043 0302 	orr.w	r3, r3, #2
 800529a:	81a3      	strh	r3, [r4, #12]
 800529c:	e7e2      	b.n	8005264 <__smakebuf_r+0xc>
 800529e:	89a3      	ldrh	r3, [r4, #12]
 80052a0:	6020      	str	r0, [r4, #0]
 80052a2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80052a6:	81a3      	strh	r3, [r4, #12]
 80052a8:	9b01      	ldr	r3, [sp, #4]
 80052aa:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80052ae:	b15b      	cbz	r3, 80052c8 <__smakebuf_r+0x70>
 80052b0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80052b4:	4630      	mov	r0, r6
 80052b6:	f000 f81d 	bl	80052f4 <_isatty_r>
 80052ba:	b128      	cbz	r0, 80052c8 <__smakebuf_r+0x70>
 80052bc:	89a3      	ldrh	r3, [r4, #12]
 80052be:	f023 0303 	bic.w	r3, r3, #3
 80052c2:	f043 0301 	orr.w	r3, r3, #1
 80052c6:	81a3      	strh	r3, [r4, #12]
 80052c8:	89a3      	ldrh	r3, [r4, #12]
 80052ca:	431d      	orrs	r5, r3
 80052cc:	81a5      	strh	r5, [r4, #12]
 80052ce:	e7cf      	b.n	8005270 <__smakebuf_r+0x18>

080052d0 <_fstat_r>:
 80052d0:	b538      	push	{r3, r4, r5, lr}
 80052d2:	4d07      	ldr	r5, [pc, #28]	@ (80052f0 <_fstat_r+0x20>)
 80052d4:	2300      	movs	r3, #0
 80052d6:	4604      	mov	r4, r0
 80052d8:	4608      	mov	r0, r1
 80052da:	4611      	mov	r1, r2
 80052dc:	602b      	str	r3, [r5, #0]
 80052de:	f7fb fe5d 	bl	8000f9c <_fstat>
 80052e2:	1c43      	adds	r3, r0, #1
 80052e4:	d102      	bne.n	80052ec <_fstat_r+0x1c>
 80052e6:	682b      	ldr	r3, [r5, #0]
 80052e8:	b103      	cbz	r3, 80052ec <_fstat_r+0x1c>
 80052ea:	6023      	str	r3, [r4, #0]
 80052ec:	bd38      	pop	{r3, r4, r5, pc}
 80052ee:	bf00      	nop
 80052f0:	200002a0 	.word	0x200002a0

080052f4 <_isatty_r>:
 80052f4:	b538      	push	{r3, r4, r5, lr}
 80052f6:	4d06      	ldr	r5, [pc, #24]	@ (8005310 <_isatty_r+0x1c>)
 80052f8:	2300      	movs	r3, #0
 80052fa:	4604      	mov	r4, r0
 80052fc:	4608      	mov	r0, r1
 80052fe:	602b      	str	r3, [r5, #0]
 8005300:	f7fb fe5c 	bl	8000fbc <_isatty>
 8005304:	1c43      	adds	r3, r0, #1
 8005306:	d102      	bne.n	800530e <_isatty_r+0x1a>
 8005308:	682b      	ldr	r3, [r5, #0]
 800530a:	b103      	cbz	r3, 800530e <_isatty_r+0x1a>
 800530c:	6023      	str	r3, [r4, #0]
 800530e:	bd38      	pop	{r3, r4, r5, pc}
 8005310:	200002a0 	.word	0x200002a0

08005314 <_init>:
 8005314:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005316:	bf00      	nop
 8005318:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800531a:	bc08      	pop	{r3}
 800531c:	469e      	mov	lr, r3
 800531e:	4770      	bx	lr

08005320 <_fini>:
 8005320:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005322:	bf00      	nop
 8005324:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005326:	bc08      	pop	{r3}
 8005328:	469e      	mov	lr, r3
 800532a:	4770      	bx	lr
