

================================================================
== Vitis HLS Report for 'soft_max'
================================================================
* Date:           Wed Jul  9 03:32:56 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        BACKPROP
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.531 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      122|      122|  0.976 us|  0.976 us|  122|  122|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- soft_max_loop1  |       45|       45|        15|          -|          -|     3|        no|
        |- soft_max_loop2  |       75|       75|        25|          -|          -|     3|        no|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 41
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 17 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 2 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 17 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%sum = alloca i32 1" [data/benchmarks/backprop/backprop.c:18]   --->   Operation 42 'alloca' 'sum' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [data/benchmarks/backprop/backprop.c:17]   --->   Operation 43 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specpipeline_ln43 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_42" [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_directives/backprop.tcl:43]   --->   Operation 44 'specpipeline' 'specpipeline_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%p_read_10 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read5" [data/benchmarks/backprop/backprop.c:22]   --->   Operation 45 'read' 'p_read_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%p_read410 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read4" [data/benchmarks/backprop/backprop.c:22]   --->   Operation 46 'read' 'p_read410' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%p_read39 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read3" [data/benchmarks/backprop/backprop.c:22]   --->   Operation 47 'read' 'p_read39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%p_read28 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read2" [data/benchmarks/backprop/backprop.c:22]   --->   Operation 48 'read' 'p_read28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%p_read17 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read1" [data/benchmarks/backprop/backprop.c:22]   --->   Operation 49 'read' 'p_read17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%p_read_11 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read" [data/benchmarks/backprop/backprop.c:22]   --->   Operation 50 'read' 'p_read_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.38ns)   --->   "%store_ln17 = store i2 0, i2 %i" [data/benchmarks/backprop/backprop.c:17]   --->   Operation 51 'store' 'store_ln17' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 52 [1/1] (0.38ns)   --->   "%store_ln18 = store i64 0, i64 %sum" [data/benchmarks/backprop/backprop.c:18]   --->   Operation 52 'store' 'store_ln18' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln22 = br void %for.inc" [data/benchmarks/backprop/backprop.c:22]   --->   Operation 53 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.82>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%i_25 = load i2 %i" [data/benchmarks/backprop/backprop.c:22]   --->   Operation 54 'load' 'i_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.43ns)   --->   "%icmp_ln22 = icmp_eq  i2 %i_25, i2 3" [data/benchmarks/backprop/backprop.c:22]   --->   Operation 55 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.43ns)   --->   "%add_ln22 = add i2 %i_25, i2 1" [data/benchmarks/backprop/backprop.c:22]   --->   Operation 56 'add' 'add_ln22' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %icmp_ln22, void %for.inc.split, void %for.inc9.preheader" [data/benchmarks/backprop/backprop.c:22]   --->   Operation 57 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.41ns)   --->   "%tmp_2 = mux i64 @_ssdm_op_Mux.ap_auto.3double.i2, i64 %p_read39, i64 %p_read410, i64 %p_read_10, i2 %i_25" [data/benchmarks/backprop/backprop.c:24]   --->   Operation 58 'mux' 'tmp_2' <Predicate = (!icmp_ln22)> <Delay = 0.41> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.38ns)   --->   "%store_ln17 = store i2 %add_ln22, i2 %i" [data/benchmarks/backprop/backprop.c:17]   --->   Operation 59 'store' 'store_ln17' <Predicate = (!icmp_ln22)> <Delay = 0.38>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%i_12 = alloca i32 1" [data/benchmarks/backprop/backprop.c:17]   --->   Operation 60 'alloca' 'i_12' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%net_outputs2_03 = alloca i32 1"   --->   Operation 61 'alloca' 'net_outputs2_03' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%write_flag_0 = alloca i32 1"   --->   Operation 62 'alloca' 'write_flag_0' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%write_flag8_0 = alloca i32 1"   --->   Operation 63 'alloca' 'write_flag8_0' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%net_outputs16_04 = alloca i32 1"   --->   Operation 64 'alloca' 'net_outputs16_04' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%net_outputs_05 = alloca i32 1"   --->   Operation 65 'alloca' 'net_outputs_05' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%write_flag4_0 = alloca i32 1"   --->   Operation 66 'alloca' 'write_flag4_0' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.38ns)   --->   "%store_ln0 = store i1 0, i1 %write_flag4_0"   --->   Operation 67 'store' 'store_ln0' <Predicate = (icmp_ln22)> <Delay = 0.38>
ST_2 : Operation 68 [1/1] (0.38ns)   --->   "%store_ln0 = store i1 0, i1 %write_flag8_0"   --->   Operation 68 'store' 'store_ln0' <Predicate = (icmp_ln22)> <Delay = 0.38>
ST_2 : Operation 69 [1/1] (0.38ns)   --->   "%store_ln0 = store i1 0, i1 %write_flag_0"   --->   Operation 69 'store' 'store_ln0' <Predicate = (icmp_ln22)> <Delay = 0.38>
ST_2 : Operation 70 [1/1] (0.38ns)   --->   "%store_ln17 = store i2 0, i2 %i_12" [data/benchmarks/backprop/backprop.c:17]   --->   Operation 70 'store' 'store_ln17' <Predicate = (icmp_ln22)> <Delay = 0.38>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln27 = br void %for.inc9" [data/benchmarks/backprop/backprop.c:27]   --->   Operation 71 'br' 'br_ln27' <Predicate = (icmp_ln22)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.53>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%bitcast_ln24 = bitcast i64 %tmp_2" [data/benchmarks/backprop/backprop.c:24]   --->   Operation 72 'bitcast' 'bitcast_ln24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.28ns)   --->   "%xor_ln24 = xor i64 %bitcast_ln24, i64 9223372036854775808" [data/benchmarks/backprop/backprop.c:24]   --->   Operation 73 'xor' 'xor_ln24' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%bitcast_ln24_1 = bitcast i64 %xor_ln24" [data/benchmarks/backprop/backprop.c:24]   --->   Operation 74 'bitcast' 'bitcast_ln24_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [10/10] (5.24ns)   --->   "%tmp = dexp i64 @llvm.exp.f64, i64 %bitcast_ln24_1" [data/benchmarks/backprop/backprop.c:24]   --->   Operation 75 'dexp' 'tmp' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.24>
ST_4 : Operation 76 [9/10] (5.24ns)   --->   "%tmp = dexp i64 @llvm.exp.f64, i64 %bitcast_ln24_1" [data/benchmarks/backprop/backprop.c:24]   --->   Operation 76 'dexp' 'tmp' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.24>
ST_5 : Operation 77 [8/10] (5.24ns)   --->   "%tmp = dexp i64 @llvm.exp.f64, i64 %bitcast_ln24_1" [data/benchmarks/backprop/backprop.c:24]   --->   Operation 77 'dexp' 'tmp' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.24>
ST_6 : Operation 78 [7/10] (5.24ns)   --->   "%tmp = dexp i64 @llvm.exp.f64, i64 %bitcast_ln24_1" [data/benchmarks/backprop/backprop.c:24]   --->   Operation 78 'dexp' 'tmp' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.24>
ST_7 : Operation 79 [6/10] (5.24ns)   --->   "%tmp = dexp i64 @llvm.exp.f64, i64 %bitcast_ln24_1" [data/benchmarks/backprop/backprop.c:24]   --->   Operation 79 'dexp' 'tmp' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.24>
ST_8 : Operation 80 [5/10] (5.24ns)   --->   "%tmp = dexp i64 @llvm.exp.f64, i64 %bitcast_ln24_1" [data/benchmarks/backprop/backprop.c:24]   --->   Operation 80 'dexp' 'tmp' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.24>
ST_9 : Operation 81 [4/10] (5.24ns)   --->   "%tmp = dexp i64 @llvm.exp.f64, i64 %bitcast_ln24_1" [data/benchmarks/backprop/backprop.c:24]   --->   Operation 81 'dexp' 'tmp' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.24>
ST_10 : Operation 82 [3/10] (5.24ns)   --->   "%tmp = dexp i64 @llvm.exp.f64, i64 %bitcast_ln24_1" [data/benchmarks/backprop/backprop.c:24]   --->   Operation 82 'dexp' 'tmp' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.24>
ST_11 : Operation 83 [2/10] (5.24ns)   --->   "%tmp = dexp i64 @llvm.exp.f64, i64 %bitcast_ln24_1" [data/benchmarks/backprop/backprop.c:24]   --->   Operation 83 'dexp' 'tmp' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.24>
ST_12 : Operation 84 [1/10] (5.24ns)   --->   "%tmp = dexp i64 @llvm.exp.f64, i64 %bitcast_ln24_1" [data/benchmarks/backprop/backprop.c:24]   --->   Operation 84 'dexp' 'tmp' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.33>
ST_13 : Operation 85 [1/1] (0.00ns)   --->   "%sum_load = load i64 %sum" [data/benchmarks/backprop/backprop.c:24]   --->   Operation 85 'load' 'sum_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 86 [4/4] (4.33ns)   --->   "%sum_1 = dadd i64 %sum_load, i64 %tmp" [data/benchmarks/backprop/backprop.c:24]   --->   Operation 86 'dadd' 'sum_1' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 4.33>
ST_14 : Operation 87 [3/4] (4.33ns)   --->   "%sum_1 = dadd i64 %sum_load, i64 %tmp" [data/benchmarks/backprop/backprop.c:24]   --->   Operation 87 'dadd' 'sum_1' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.33>
ST_15 : Operation 88 [2/4] (4.33ns)   --->   "%sum_1 = dadd i64 %sum_load, i64 %tmp" [data/benchmarks/backprop/backprop.c:24]   --->   Operation 88 'dadd' 'sum_1' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 4.72>
ST_16 : Operation 89 [1/1] (0.00ns)   --->   "%speclooptripcount_ln23 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [data/benchmarks/backprop/backprop.c:23]   --->   Operation 89 'speclooptripcount' 'speclooptripcount_ln23' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 90 [1/1] (0.00ns)   --->   "%specloopname_ln25 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [data/benchmarks/backprop/backprop.c:25]   --->   Operation 90 'specloopname' 'specloopname_ln25' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 91 [1/4] (4.33ns)   --->   "%sum_1 = dadd i64 %sum_load, i64 %tmp" [data/benchmarks/backprop/backprop.c:24]   --->   Operation 91 'dadd' 'sum_1' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 92 [1/1] (0.38ns)   --->   "%store_ln18 = store i64 %sum_1, i64 %sum" [data/benchmarks/backprop/backprop.c:18]   --->   Operation 92 'store' 'store_ln18' <Predicate = true> <Delay = 0.38>
ST_16 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln22 = br void %for.inc" [data/benchmarks/backprop/backprop.c:22]   --->   Operation 93 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>

State 17 <SV = 2> <Delay = 0.43>
ST_17 : Operation 94 [1/1] (0.00ns)   --->   "%i_26 = load i2 %i_12" [data/benchmarks/backprop/backprop.c:27]   --->   Operation 94 'load' 'i_26' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 95 [1/1] (0.43ns)   --->   "%icmp_ln27 = icmp_eq  i2 %i_26, i2 3" [data/benchmarks/backprop/backprop.c:27]   --->   Operation 95 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 96 [1/1] (0.43ns)   --->   "%add_ln27 = add i2 %i_26, i2 1" [data/benchmarks/backprop/backprop.c:27]   --->   Operation 96 'add' 'add_ln27' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %icmp_ln27, void %for.inc9.split, void %for.end11" [data/benchmarks/backprop/backprop.c:27]   --->   Operation 97 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 98 [1/1] (0.41ns)   --->   "%tmp_3 = mux i64 @_ssdm_op_Mux.ap_auto.3double.i2, i64 %p_read39, i64 %p_read410, i64 %p_read_10, i2 %i_26" [data/benchmarks/backprop/backprop.c:29]   --->   Operation 98 'mux' 'tmp_3' <Predicate = (!icmp_ln27)> <Delay = 0.41> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 99 [1/1] (0.00ns)   --->   "%net_outputs2_03_load = load i64 %net_outputs2_03" [data/benchmarks/backprop/backprop.c:31]   --->   Operation 99 'load' 'net_outputs2_03_load' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_17 : Operation 100 [1/1] (0.00ns)   --->   "%write_flag_0_load = load i1 %write_flag_0" [data/benchmarks/backprop/backprop.c:31]   --->   Operation 100 'load' 'write_flag_0_load' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_17 : Operation 101 [1/1] (0.00ns)   --->   "%write_flag8_0_load = load i1 %write_flag8_0" [data/benchmarks/backprop/backprop.c:31]   --->   Operation 101 'load' 'write_flag8_0_load' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_17 : Operation 102 [1/1] (0.00ns)   --->   "%net_outputs16_04_load = load i64 %net_outputs16_04" [data/benchmarks/backprop/backprop.c:31]   --->   Operation 102 'load' 'net_outputs16_04_load' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_17 : Operation 103 [1/1] (0.00ns)   --->   "%net_outputs_05_load = load i64 %net_outputs_05" [data/benchmarks/backprop/backprop.c:31]   --->   Operation 103 'load' 'net_outputs_05_load' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_17 : Operation 104 [1/1] (0.00ns)   --->   "%write_flag4_0_load = load i1 %write_flag4_0" [data/benchmarks/backprop/backprop.c:31]   --->   Operation 104 'load' 'write_flag4_0_load' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_17 : Operation 105 [1/1] (0.41ns)   --->   "%select_ln31 = select i1 %write_flag_0_load, i64 %net_outputs_05_load, i64 %p_read_11" [data/benchmarks/backprop/backprop.c:31]   --->   Operation 105 'select' 'select_ln31' <Predicate = (icmp_ln27)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 106 [1/1] (0.41ns)   --->   "%select_ln31_1 = select i1 %write_flag4_0_load, i64 %net_outputs16_04_load, i64 %p_read17" [data/benchmarks/backprop/backprop.c:31]   --->   Operation 106 'select' 'select_ln31_1' <Predicate = (icmp_ln27)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 107 [1/1] (0.41ns)   --->   "%select_ln31_2 = select i1 %write_flag8_0_load, i64 %net_outputs2_03_load, i64 %p_read28" [data/benchmarks/backprop/backprop.c:31]   --->   Operation 107 'select' 'select_ln31_2' <Predicate = (icmp_ln27)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 108 [1/1] (0.00ns)   --->   "%mrv = insertvalue i192 <undef>, i64 %select_ln31" [data/benchmarks/backprop/backprop.c:31]   --->   Operation 108 'insertvalue' 'mrv' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_17 : Operation 109 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i192 %mrv, i64 %select_ln31_1" [data/benchmarks/backprop/backprop.c:31]   --->   Operation 109 'insertvalue' 'mrv_1' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_17 : Operation 110 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i192 %mrv_1, i64 %select_ln31_2" [data/benchmarks/backprop/backprop.c:31]   --->   Operation 110 'insertvalue' 'mrv_2' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_17 : Operation 111 [1/1] (0.00ns)   --->   "%ret_ln31 = ret i192 %mrv_2" [data/benchmarks/backprop/backprop.c:31]   --->   Operation 111 'ret' 'ret_ln31' <Predicate = (icmp_ln27)> <Delay = 0.00>

State 18 <SV = 3> <Delay = 5.53>
ST_18 : Operation 112 [1/1] (0.00ns)   --->   "%bitcast_ln29 = bitcast i64 %tmp_3" [data/benchmarks/backprop/backprop.c:29]   --->   Operation 112 'bitcast' 'bitcast_ln29' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 113 [1/1] (0.28ns)   --->   "%xor_ln29 = xor i64 %bitcast_ln29, i64 9223372036854775808" [data/benchmarks/backprop/backprop.c:29]   --->   Operation 113 'xor' 'xor_ln29' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 114 [1/1] (0.00ns)   --->   "%bitcast_ln29_1 = bitcast i64 %xor_ln29" [data/benchmarks/backprop/backprop.c:29]   --->   Operation 114 'bitcast' 'bitcast_ln29_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 115 [10/10] (5.24ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln29_1" [data/benchmarks/backprop/backprop.c:29]   --->   Operation 115 'dexp' 'tmp_1' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 19 <SV = 4> <Delay = 5.24>
ST_19 : Operation 116 [9/10] (5.24ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln29_1" [data/benchmarks/backprop/backprop.c:29]   --->   Operation 116 'dexp' 'tmp_1' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 20 <SV = 5> <Delay = 5.24>
ST_20 : Operation 117 [8/10] (5.24ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln29_1" [data/benchmarks/backprop/backprop.c:29]   --->   Operation 117 'dexp' 'tmp_1' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 21 <SV = 6> <Delay = 5.24>
ST_21 : Operation 118 [7/10] (5.24ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln29_1" [data/benchmarks/backprop/backprop.c:29]   --->   Operation 118 'dexp' 'tmp_1' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 22 <SV = 7> <Delay = 5.24>
ST_22 : Operation 119 [6/10] (5.24ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln29_1" [data/benchmarks/backprop/backprop.c:29]   --->   Operation 119 'dexp' 'tmp_1' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 23 <SV = 8> <Delay = 5.24>
ST_23 : Operation 120 [5/10] (5.24ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln29_1" [data/benchmarks/backprop/backprop.c:29]   --->   Operation 120 'dexp' 'tmp_1' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 24 <SV = 9> <Delay = 5.24>
ST_24 : Operation 121 [4/10] (5.24ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln29_1" [data/benchmarks/backprop/backprop.c:29]   --->   Operation 121 'dexp' 'tmp_1' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 25 <SV = 10> <Delay = 5.24>
ST_25 : Operation 122 [3/10] (5.24ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln29_1" [data/benchmarks/backprop/backprop.c:29]   --->   Operation 122 'dexp' 'tmp_1' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 26 <SV = 11> <Delay = 5.24>
ST_26 : Operation 123 [2/10] (5.24ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln29_1" [data/benchmarks/backprop/backprop.c:29]   --->   Operation 123 'dexp' 'tmp_1' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 27 <SV = 12> <Delay = 5.24>
ST_27 : Operation 124 [1/10] (5.24ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln29_1" [data/benchmarks/backprop/backprop.c:29]   --->   Operation 124 'dexp' 'tmp_1' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 28 <SV = 13> <Delay = 5.22>
ST_28 : Operation 125 [1/1] (0.00ns)   --->   "%sum_load_1 = load i64 %sum" [data/benchmarks/backprop/backprop.c:29]   --->   Operation 125 'load' 'sum_load_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 126 [14/14] (5.22ns)   --->   "%net_outputs = ddiv i64 %tmp_1, i64 %sum_load_1" [data/benchmarks/backprop/backprop.c:29]   --->   Operation 126 'ddiv' 'net_outputs' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 14> <Delay = 5.22>
ST_29 : Operation 127 [13/14] (5.22ns)   --->   "%net_outputs = ddiv i64 %tmp_1, i64 %sum_load_1" [data/benchmarks/backprop/backprop.c:29]   --->   Operation 127 'ddiv' 'net_outputs' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 15> <Delay = 5.22>
ST_30 : Operation 128 [12/14] (5.22ns)   --->   "%net_outputs = ddiv i64 %tmp_1, i64 %sum_load_1" [data/benchmarks/backprop/backprop.c:29]   --->   Operation 128 'ddiv' 'net_outputs' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 16> <Delay = 5.22>
ST_31 : Operation 129 [11/14] (5.22ns)   --->   "%net_outputs = ddiv i64 %tmp_1, i64 %sum_load_1" [data/benchmarks/backprop/backprop.c:29]   --->   Operation 129 'ddiv' 'net_outputs' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 17> <Delay = 5.22>
ST_32 : Operation 130 [10/14] (5.22ns)   --->   "%net_outputs = ddiv i64 %tmp_1, i64 %sum_load_1" [data/benchmarks/backprop/backprop.c:29]   --->   Operation 130 'ddiv' 'net_outputs' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 18> <Delay = 5.22>
ST_33 : Operation 131 [9/14] (5.22ns)   --->   "%net_outputs = ddiv i64 %tmp_1, i64 %sum_load_1" [data/benchmarks/backprop/backprop.c:29]   --->   Operation 131 'ddiv' 'net_outputs' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 19> <Delay = 5.22>
ST_34 : Operation 132 [8/14] (5.22ns)   --->   "%net_outputs = ddiv i64 %tmp_1, i64 %sum_load_1" [data/benchmarks/backprop/backprop.c:29]   --->   Operation 132 'ddiv' 'net_outputs' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 20> <Delay = 5.22>
ST_35 : Operation 133 [7/14] (5.22ns)   --->   "%net_outputs = ddiv i64 %tmp_1, i64 %sum_load_1" [data/benchmarks/backprop/backprop.c:29]   --->   Operation 133 'ddiv' 'net_outputs' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 21> <Delay = 5.22>
ST_36 : Operation 134 [6/14] (5.22ns)   --->   "%net_outputs = ddiv i64 %tmp_1, i64 %sum_load_1" [data/benchmarks/backprop/backprop.c:29]   --->   Operation 134 'ddiv' 'net_outputs' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 22> <Delay = 5.22>
ST_37 : Operation 135 [5/14] (5.22ns)   --->   "%net_outputs = ddiv i64 %tmp_1, i64 %sum_load_1" [data/benchmarks/backprop/backprop.c:29]   --->   Operation 135 'ddiv' 'net_outputs' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 23> <Delay = 5.22>
ST_38 : Operation 136 [4/14] (5.22ns)   --->   "%net_outputs = ddiv i64 %tmp_1, i64 %sum_load_1" [data/benchmarks/backprop/backprop.c:29]   --->   Operation 136 'ddiv' 'net_outputs' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 24> <Delay = 5.22>
ST_39 : Operation 137 [3/14] (5.22ns)   --->   "%net_outputs = ddiv i64 %tmp_1, i64 %sum_load_1" [data/benchmarks/backprop/backprop.c:29]   --->   Operation 137 'ddiv' 'net_outputs' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 25> <Delay = 5.22>
ST_40 : Operation 138 [2/14] (5.22ns)   --->   "%net_outputs = ddiv i64 %tmp_1, i64 %sum_load_1" [data/benchmarks/backprop/backprop.c:29]   --->   Operation 138 'ddiv' 'net_outputs' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 26> <Delay = 5.22>
ST_41 : Operation 139 [1/1] (0.00ns)   --->   "%speclooptripcount_ln28 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [data/benchmarks/backprop/backprop.c:28]   --->   Operation 139 'speclooptripcount' 'speclooptripcount_ln28' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 140 [1/1] (0.00ns)   --->   "%specloopname_ln30 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [data/benchmarks/backprop/backprop.c:30]   --->   Operation 140 'specloopname' 'specloopname_ln30' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 141 [1/14] (5.22ns)   --->   "%net_outputs = ddiv i64 %tmp_1, i64 %sum_load_1" [data/benchmarks/backprop/backprop.c:29]   --->   Operation 141 'ddiv' 'net_outputs' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 142 [1/1] (0.66ns)   --->   "%switch_ln29 = switch i2 %i_26, void %branch2, i2 0, void %for.inc9.split.for.inc9.split7_crit_edge, i2 1, void %branch1" [data/benchmarks/backprop/backprop.c:29]   --->   Operation 142 'switch' 'switch_ln29' <Predicate = true> <Delay = 0.66>
ST_41 : Operation 143 [1/1] (0.38ns)   --->   "%store_ln0 = store i1 1, i1 %write_flag4_0"   --->   Operation 143 'store' 'store_ln0' <Predicate = (i_26 == 1)> <Delay = 0.38>
ST_41 : Operation 144 [1/1] (0.00ns)   --->   "%store_ln29 = store i64 %net_outputs, i64 %net_outputs16_04" [data/benchmarks/backprop/backprop.c:29]   --->   Operation 144 'store' 'store_ln29' <Predicate = (i_26 == 1)> <Delay = 0.00>
ST_41 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln29 = br void %for.inc9.split7" [data/benchmarks/backprop/backprop.c:29]   --->   Operation 145 'br' 'br_ln29' <Predicate = (i_26 == 1)> <Delay = 0.00>
ST_41 : Operation 146 [1/1] (0.00ns)   --->   "%store_ln29 = store i64 %net_outputs, i64 %net_outputs_05" [data/benchmarks/backprop/backprop.c:29]   --->   Operation 146 'store' 'store_ln29' <Predicate = (i_26 == 0)> <Delay = 0.00>
ST_41 : Operation 147 [1/1] (0.38ns)   --->   "%store_ln0 = store i1 1, i1 %write_flag_0"   --->   Operation 147 'store' 'store_ln0' <Predicate = (i_26 == 0)> <Delay = 0.38>
ST_41 : Operation 148 [1/1] (0.00ns)   --->   "%br_ln29 = br void %for.inc9.split7" [data/benchmarks/backprop/backprop.c:29]   --->   Operation 148 'br' 'br_ln29' <Predicate = (i_26 == 0)> <Delay = 0.00>
ST_41 : Operation 149 [1/1] (0.38ns)   --->   "%store_ln0 = store i1 1, i1 %write_flag8_0"   --->   Operation 149 'store' 'store_ln0' <Predicate = (i_26 != 0 & i_26 != 1)> <Delay = 0.38>
ST_41 : Operation 150 [1/1] (0.00ns)   --->   "%store_ln29 = store i64 %net_outputs, i64 %net_outputs2_03" [data/benchmarks/backprop/backprop.c:29]   --->   Operation 150 'store' 'store_ln29' <Predicate = (i_26 != 0 & i_26 != 1)> <Delay = 0.00>
ST_41 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln29 = br void %for.inc9.split7" [data/benchmarks/backprop/backprop.c:29]   --->   Operation 151 'br' 'br_ln29' <Predicate = (i_26 != 0 & i_26 != 1)> <Delay = 0.00>
ST_41 : Operation 152 [1/1] (0.38ns)   --->   "%store_ln17 = store i2 %add_ln27, i2 %i_12" [data/benchmarks/backprop/backprop.c:17]   --->   Operation 152 'store' 'store_ln17' <Predicate = true> <Delay = 0.38>
ST_41 : Operation 153 [1/1] (0.00ns)   --->   "%br_ln27 = br void %for.inc9" [data/benchmarks/backprop/backprop.c:27]   --->   Operation 153 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.000ns, clock uncertainty: 2.160ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation 2 bit ('i', data/benchmarks/backprop/backprop.c:17) [8]  (0.000 ns)
	'store' operation 0 bit ('store_ln17', data/benchmarks/backprop/backprop.c:17) of constant 0 on local variable 'i', data/benchmarks/backprop/backprop.c:17 [16]  (0.387 ns)

 <State 2>: 0.823ns
The critical path consists of the following:
	'load' operation 2 bit ('i', data/benchmarks/backprop/backprop.c:22) on local variable 'i', data/benchmarks/backprop/backprop.c:17 [20]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln22', data/benchmarks/backprop/backprop.c:22) [21]  (0.436 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'write_flag4_0' [45]  (0.387 ns)

 <State 3>: 5.531ns
The critical path consists of the following:
	'xor' operation 64 bit ('xor_ln24', data/benchmarks/backprop/backprop.c:24) [30]  (0.289 ns)
	'dexp' operation 64 bit ('tmp', data/benchmarks/backprop/backprop.c:24) [32]  (5.242 ns)

 <State 4>: 5.242ns
The critical path consists of the following:
	'dexp' operation 64 bit ('tmp', data/benchmarks/backprop/backprop.c:24) [32]  (5.242 ns)

 <State 5>: 5.242ns
The critical path consists of the following:
	'dexp' operation 64 bit ('tmp', data/benchmarks/backprop/backprop.c:24) [32]  (5.242 ns)

 <State 6>: 5.242ns
The critical path consists of the following:
	'dexp' operation 64 bit ('tmp', data/benchmarks/backprop/backprop.c:24) [32]  (5.242 ns)

 <State 7>: 5.242ns
The critical path consists of the following:
	'dexp' operation 64 bit ('tmp', data/benchmarks/backprop/backprop.c:24) [32]  (5.242 ns)

 <State 8>: 5.242ns
The critical path consists of the following:
	'dexp' operation 64 bit ('tmp', data/benchmarks/backprop/backprop.c:24) [32]  (5.242 ns)

 <State 9>: 5.242ns
The critical path consists of the following:
	'dexp' operation 64 bit ('tmp', data/benchmarks/backprop/backprop.c:24) [32]  (5.242 ns)

 <State 10>: 5.242ns
The critical path consists of the following:
	'dexp' operation 64 bit ('tmp', data/benchmarks/backprop/backprop.c:24) [32]  (5.242 ns)

 <State 11>: 5.242ns
The critical path consists of the following:
	'dexp' operation 64 bit ('tmp', data/benchmarks/backprop/backprop.c:24) [32]  (5.242 ns)

 <State 12>: 5.242ns
The critical path consists of the following:
	'dexp' operation 64 bit ('tmp', data/benchmarks/backprop/backprop.c:24) [32]  (5.242 ns)

 <State 13>: 4.334ns
The critical path consists of the following:
	'load' operation 64 bit ('sum_load', data/benchmarks/backprop/backprop.c:24) on local variable 'sum', data/benchmarks/backprop/backprop.c:18 [25]  (0.000 ns)
	'dadd' operation 64 bit ('sum', data/benchmarks/backprop/backprop.c:24) [33]  (4.334 ns)

 <State 14>: 4.334ns
The critical path consists of the following:
	'dadd' operation 64 bit ('sum', data/benchmarks/backprop/backprop.c:24) [33]  (4.334 ns)

 <State 15>: 4.334ns
The critical path consists of the following:
	'dadd' operation 64 bit ('sum', data/benchmarks/backprop/backprop.c:24) [33]  (4.334 ns)

 <State 16>: 4.721ns
The critical path consists of the following:
	'dadd' operation 64 bit ('sum', data/benchmarks/backprop/backprop.c:24) [33]  (4.334 ns)
	'store' operation 0 bit ('store_ln18', data/benchmarks/backprop/backprop.c:18) of variable 'sum', data/benchmarks/backprop/backprop.c:24 on local variable 'sum', data/benchmarks/backprop/backprop.c:18 [35]  (0.387 ns)

 <State 17>: 0.436ns
The critical path consists of the following:
	'load' operation 2 bit ('i', data/benchmarks/backprop/backprop.c:27) on local variable 'i', data/benchmarks/backprop/backprop.c:17 [51]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln27', data/benchmarks/backprop/backprop.c:27) [52]  (0.436 ns)

 <State 18>: 5.531ns
The critical path consists of the following:
	'xor' operation 64 bit ('xor_ln29', data/benchmarks/backprop/backprop.c:29) [61]  (0.289 ns)
	'dexp' operation 64 bit ('tmp_1', data/benchmarks/backprop/backprop.c:29) [63]  (5.242 ns)

 <State 19>: 5.242ns
The critical path consists of the following:
	'dexp' operation 64 bit ('tmp_1', data/benchmarks/backprop/backprop.c:29) [63]  (5.242 ns)

 <State 20>: 5.242ns
The critical path consists of the following:
	'dexp' operation 64 bit ('tmp_1', data/benchmarks/backprop/backprop.c:29) [63]  (5.242 ns)

 <State 21>: 5.242ns
The critical path consists of the following:
	'dexp' operation 64 bit ('tmp_1', data/benchmarks/backprop/backprop.c:29) [63]  (5.242 ns)

 <State 22>: 5.242ns
The critical path consists of the following:
	'dexp' operation 64 bit ('tmp_1', data/benchmarks/backprop/backprop.c:29) [63]  (5.242 ns)

 <State 23>: 5.242ns
The critical path consists of the following:
	'dexp' operation 64 bit ('tmp_1', data/benchmarks/backprop/backprop.c:29) [63]  (5.242 ns)

 <State 24>: 5.242ns
The critical path consists of the following:
	'dexp' operation 64 bit ('tmp_1', data/benchmarks/backprop/backprop.c:29) [63]  (5.242 ns)

 <State 25>: 5.242ns
The critical path consists of the following:
	'dexp' operation 64 bit ('tmp_1', data/benchmarks/backprop/backprop.c:29) [63]  (5.242 ns)

 <State 26>: 5.242ns
The critical path consists of the following:
	'dexp' operation 64 bit ('tmp_1', data/benchmarks/backprop/backprop.c:29) [63]  (5.242 ns)

 <State 27>: 5.242ns
The critical path consists of the following:
	'dexp' operation 64 bit ('tmp_1', data/benchmarks/backprop/backprop.c:29) [63]  (5.242 ns)

 <State 28>: 5.222ns
The critical path consists of the following:
	'load' operation 64 bit ('sum_load_1', data/benchmarks/backprop/backprop.c:29) on local variable 'sum', data/benchmarks/backprop/backprop.c:18 [56]  (0.000 ns)
	'ddiv' operation 64 bit ('net_outputs', data/benchmarks/backprop/backprop.c:29) [64]  (5.222 ns)

 <State 29>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('net_outputs', data/benchmarks/backprop/backprop.c:29) [64]  (5.222 ns)

 <State 30>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('net_outputs', data/benchmarks/backprop/backprop.c:29) [64]  (5.222 ns)

 <State 31>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('net_outputs', data/benchmarks/backprop/backprop.c:29) [64]  (5.222 ns)

 <State 32>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('net_outputs', data/benchmarks/backprop/backprop.c:29) [64]  (5.222 ns)

 <State 33>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('net_outputs', data/benchmarks/backprop/backprop.c:29) [64]  (5.222 ns)

 <State 34>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('net_outputs', data/benchmarks/backprop/backprop.c:29) [64]  (5.222 ns)

 <State 35>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('net_outputs', data/benchmarks/backprop/backprop.c:29) [64]  (5.222 ns)

 <State 36>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('net_outputs', data/benchmarks/backprop/backprop.c:29) [64]  (5.222 ns)

 <State 37>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('net_outputs', data/benchmarks/backprop/backprop.c:29) [64]  (5.222 ns)

 <State 38>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('net_outputs', data/benchmarks/backprop/backprop.c:29) [64]  (5.222 ns)

 <State 39>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('net_outputs', data/benchmarks/backprop/backprop.c:29) [64]  (5.222 ns)

 <State 40>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('net_outputs', data/benchmarks/backprop/backprop.c:29) [64]  (5.222 ns)

 <State 41>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('net_outputs', data/benchmarks/backprop/backprop.c:29) [64]  (5.222 ns)
	'store' operation 0 bit ('store_ln29', data/benchmarks/backprop/backprop.c:29) of variable 'net_outputs', data/benchmarks/backprop/backprop.c:29 on local variable 'net_outputs_05' [71]  (0.000 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
