 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 10
        -transition_time
Design : sub_8bit_ds
Version: T-2022.03-SP2
Date   : Mon May 12 14:07:37 2025
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: b[5] (input port)
  Endpoint: overflow (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sub_8bit_ds        5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 r
  b[5] (in)                                0.00      0.00       0.00 r
  b[5] (net)                     4                   0.00       0.00 r
  sub_7_U19/ZN (INV_X1)                    0.00      0.02       0.02 f
  sub_7_n13 (net)                1                   0.00       0.02 f
  sub_7_U28/ZN (OAI211_X1)                 0.02      0.04       0.06 r
  sub_7_n78 (net)                1                   0.00       0.06 r
  sub_7_U95/ZN (NAND2_X1)                  0.01      0.03       0.09 f
  sub_7_n55 (net)                2                   0.00       0.09 f
  sub_7_U97/ZN (AOI21_X1)                  0.02      0.04       0.13 r
  sub_7_n42 (net)                1                   0.00       0.13 r
  sub_7_U109/ZN (NAND4_X1)                 0.02      0.05       0.18 f
  sub_7_n39 (net)                1                   0.00       0.18 f
  sub_7_U108/ZN (XNOR2_X1)                 0.01      0.06       0.24 f
  diff[7] (net)                  2                   0.00       0.24 f
  U8/ZN (XNOR2_X1)                         0.01      0.06       0.30 f
  n6 (net)                       1                   0.00       0.30 f
  U7/ZN (NOR2_X1)                          0.01      0.03       0.32 r
  overflow (net)                 1                   0.00       0.32 r
  overflow (out)                           0.01      0.00       0.33 r
  data arrival time                                             0.33

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.33
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.23


  Startpoint: a[1] (input port)
  Endpoint: diff[6] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sub_8bit_ds        5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 r
  a[1] (in)                                0.00      0.00       0.00 r
  a[1] (net)                     4                   0.00       0.00 r
  sub_7_U91/ZN (INV_X1)                    0.00      0.02       0.02 f
  sub_7_n36 (net)                1                   0.00       0.02 f
  sub_7_U51/ZN (NAND2_X1)                  0.02      0.03       0.05 r
  sub_7_n96 (net)                3                   0.00       0.05 r
  sub_7_U115/ZN (NAND3_X1)                 0.01      0.04       0.09 f
  sub_7_n95 (net)                1                   0.00       0.09 f
  sub_7_U78/ZN (NOR2_X1)                   0.02      0.04       0.13 r
  sub_7_n93 (net)                1                   0.00       0.13 r
  sub_7_U99/ZN (NOR2_X1)                   0.01      0.02       0.15 f
  sub_7_n87 (net)                1                   0.00       0.15 f
  sub_7_U98/ZN (NAND2_X1)                  0.02      0.04       0.19 r
  sub_7_n77 (net)                3                   0.00       0.19 r
  sub_7_U105/ZN (NAND2_X1)                 0.01      0.03       0.22 f
  sub_7_n76 (net)                1                   0.00       0.22 f
  sub_7_U80/ZN (NAND2_X1)                  0.01      0.03       0.25 r
  sub_7_n72 (net)                1                   0.00       0.25 r
  sub_7_U30/ZN (XNOR2_X1)                  0.01      0.05       0.30 r
  diff[6] (net)                  1                   0.00       0.30 r
  diff[6] (out)                            0.01      0.00       0.30 r
  data arrival time                                             0.30

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.30
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.20


  Startpoint: a[1] (input port)
  Endpoint: diff[5] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sub_8bit_ds        5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 r
  a[1] (in)                                0.00      0.00       0.00 r
  a[1] (net)                     4                   0.00       0.00 r
  sub_7_U91/ZN (INV_X1)                    0.00      0.02       0.02 f
  sub_7_n36 (net)                1                   0.00       0.02 f
  sub_7_U51/ZN (NAND2_X1)                  0.02      0.03       0.05 r
  sub_7_n96 (net)                3                   0.00       0.05 r
  sub_7_U115/ZN (NAND3_X1)                 0.01      0.04       0.09 f
  sub_7_n95 (net)                1                   0.00       0.09 f
  sub_7_U78/ZN (NOR2_X1)                   0.02      0.04       0.13 r
  sub_7_n93 (net)                1                   0.00       0.13 r
  sub_7_U99/ZN (NOR2_X1)                   0.01      0.02       0.15 f
  sub_7_n87 (net)                1                   0.00       0.15 f
  sub_7_U98/ZN (NAND2_X1)                  0.02      0.04       0.19 r
  sub_7_n77 (net)                3                   0.00       0.19 r
  sub_7_U104/ZN (NAND2_X1)                 0.01      0.03       0.22 f
  sub_7_n83 (net)                1                   0.00       0.22 f
  sub_7_U61/ZN (NAND2_X1)                  0.01      0.03       0.25 r
  sub_7_n81 (net)                1                   0.00       0.25 r
  sub_7_U7/ZN (XNOR2_X1)                   0.01      0.05       0.30 r
  diff[5] (net)                  1                   0.00       0.30 r
  diff[5] (out)                            0.01      0.00       0.30 r
  data arrival time                                             0.30

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.30
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.20


  Startpoint: b[0] (input port)
  Endpoint: diff[3] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sub_8bit_ds        5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 f
  b[0] (in)                                0.00      0.00       0.00 f
  b[0] (net)                     4                   0.00       0.00 f
  sub_7_U50/ZN (INV_X1)                    0.01      0.03       0.03 r
  sub_7_n109 (net)               2                   0.00       0.03 r
  sub_7_U65/ZN (NAND2_X1)                  0.01      0.03       0.06 f
  sub_7_n52 (net)                2                   0.00       0.06 f
  sub_7_U64/ZN (NAND2_X1)                  0.02      0.04       0.10 r
  sub_7_n106 (net)               2                   0.00       0.10 r
  sub_7_U35/ZN (NAND2_X1)                  0.01      0.03       0.13 f
  sub_7_n105 (net)               1                   0.00       0.13 f
  sub_7_U34/ZN (NAND2_X1)                  0.02      0.03       0.16 r
  sub_7_n103 (net)               2                   0.00       0.16 r
  sub_7_U119/ZN (INV_X1)                   0.01      0.02       0.18 f
  sub_7_n101 (net)               1                   0.00       0.18 f
  sub_7_U117/ZN (OAI21_X1)                 0.02      0.04       0.22 r
  sub_7_n98 (net)                1                   0.00       0.22 r
  sub_7_U116/ZN (XNOR2_X1)                 0.01      0.05       0.28 r
  diff[3] (net)                  1                   0.00       0.28 r
  diff[3] (out)                            0.01      0.00       0.28 r
  data arrival time                                             0.28

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.28
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.18


  Startpoint: a[1] (input port)
  Endpoint: diff[4] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sub_8bit_ds        5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 r
  a[1] (in)                                0.00      0.00       0.00 r
  a[1] (net)                     4                   0.00       0.00 r
  sub_7_U91/ZN (INV_X1)                    0.00      0.02       0.02 f
  sub_7_n36 (net)                1                   0.00       0.02 f
  sub_7_U51/ZN (NAND2_X1)                  0.02      0.03       0.05 r
  sub_7_n96 (net)                3                   0.00       0.05 r
  sub_7_U115/ZN (NAND3_X1)                 0.01      0.04       0.09 f
  sub_7_n95 (net)                1                   0.00       0.09 f
  sub_7_U78/ZN (NOR2_X1)                   0.02      0.04       0.13 r
  sub_7_n93 (net)                1                   0.00       0.13 r
  sub_7_U99/ZN (NOR2_X1)                   0.01      0.02       0.15 f
  sub_7_n87 (net)                1                   0.00       0.15 f
  sub_7_U98/ZN (NAND2_X1)                  0.02      0.04       0.19 r
  sub_7_n77 (net)                3                   0.00       0.19 r
  sub_7_U102/ZN (XNOR2_X1)                 0.01      0.06       0.25 r
  diff[4] (net)                  1                   0.00       0.25 r
  diff[4] (out)                            0.01      0.00       0.25 r
  data arrival time                                             0.25

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.25
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.15


  Startpoint: a[6] (input port)
  Endpoint: diff[7] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sub_8bit_ds        5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 r
  a[6] (in)                                0.00      0.00       0.00 r
  a[6] (net)                     5                   0.00       0.00 r
  sub_7_U68/ZN (INV_X1)                    0.00      0.02       0.02 f
  sub_7_n26 (net)                1                   0.00       0.02 f
  sub_7_U86/ZN (NAND2_X1)                  0.01      0.03       0.05 r
  sub_7_n33 (net)                2                   0.00       0.05 r
  sub_7_U79/ZN (NAND2_X1)                  0.01      0.03       0.08 f
  sub_7_n60 (net)                1                   0.00       0.08 f
  sub_7_U60/ZN (NOR2_X1)                   0.02      0.04       0.12 r
  sub_7_n59 (net)                1                   0.00       0.12 r
  sub_7_U112/ZN (NAND2_X1)                 0.01      0.03       0.15 f
  sub_7_n41 (net)                1                   0.00       0.15 f
  sub_7_U109/ZN (NAND4_X1)                 0.02      0.03       0.18 r
  sub_7_n39 (net)                1                   0.00       0.18 r
  sub_7_U108/ZN (XNOR2_X1)                 0.02      0.06       0.24 r
  diff[7] (net)                  2                   0.00       0.24 r
  diff[7] (out)                            0.02      0.00       0.25 r
  data arrival time                                             0.25

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.25
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.15


  Startpoint: b[0] (input port)
  Endpoint: diff[2] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sub_8bit_ds        5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 f
  b[0] (in)                                0.00      0.00       0.00 f
  b[0] (net)                     4                   0.00       0.00 f
  sub_7_U50/ZN (INV_X1)                    0.01      0.03       0.03 r
  sub_7_n109 (net)               2                   0.00       0.03 r
  sub_7_U65/ZN (NAND2_X1)                  0.01      0.03       0.06 f
  sub_7_n52 (net)                2                   0.00       0.06 f
  sub_7_U64/ZN (NAND2_X1)                  0.02      0.04       0.10 r
  sub_7_n106 (net)               2                   0.00       0.10 r
  sub_7_U35/ZN (NAND2_X1)                  0.01      0.03       0.13 f
  sub_7_n105 (net)               1                   0.00       0.13 f
  sub_7_U34/ZN (NAND2_X1)                  0.02      0.03       0.16 r
  sub_7_n103 (net)               2                   0.00       0.16 r
  sub_7_U36/ZN (XNOR2_X1)                  0.01      0.05       0.21 r
  diff[2] (net)                  1                   0.00       0.21 r
  diff[2] (out)                            0.01      0.00       0.22 r
  data arrival time                                             0.22

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.22
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.12


  Startpoint: b[1] (input port)
  Endpoint: diff[1] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sub_8bit_ds        5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 f
  b[1] (in)                                0.00      0.00       0.00 f
  b[1] (net)                     5                   0.00       0.00 f
  sub_7_U43/ZN (INV_X1)                    0.01      0.03       0.03 r
  sub_7_n107 (net)               1                   0.00       0.03 r
  sub_7_U42/ZN (NAND2_X1)                  0.02      0.04       0.06 f
  sub_7_n51 (net)                4                   0.00       0.06 f
  sub_7_U33/ZN (AND2_X1)                   0.01      0.05       0.11 f
  sub_7_n21 (net)                1                   0.00       0.11 f
  sub_7_U32/Z (XOR2_X1)                    0.01      0.07       0.18 f
  diff[1] (net)                  1                   0.00       0.18 f
  diff[1] (out)                            0.01      0.00       0.18 f
  data arrival time                                             0.18

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.18
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.08


  Startpoint: b[0] (input port)
  Endpoint: diff[0] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sub_8bit_ds        5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 f
  b[0] (in)                                0.00      0.00       0.00 f
  b[0] (net)                     4                   0.00       0.00 f
  sub_7_U50/ZN (INV_X1)                    0.01      0.03       0.03 r
  sub_7_n109 (net)               2                   0.00       0.03 r
  sub_7_U11/ZN (NAND2_X1)                  0.01      0.03       0.06 f
  sub_7_n7 (net)                 2                   0.00       0.06 f
  sub_7_U82/ZN (NAND2_X1)                  0.01      0.03       0.09 r
  diff[0] (net)                  1                   0.00       0.09 r
  diff[0] (out)                            0.01      0.00       0.09 r
  data arrival time                                             0.09

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.09
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.01


1
