Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Nov  4 12:02:42 2025
| Host         : CHlaptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 230 register/latch pins with no clock driven by root clock pin: div6_25/slow_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 456 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.707        0.000                      0                  254        0.103        0.000                      0                  254        4.500        0.000                       0                   191  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.707        0.000                      0                  254        0.103        0.000                      0                  254        4.500        0.000                       0                   191  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.707ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.707ns  (required time - arrival time)
  Source:                 game/lfsr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/coin_y_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.247ns  (logic 4.814ns (52.058%)  route 4.433ns (47.942%))
  Logic Levels:           14  (CARRY4=8 LUT2=2 LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.567     5.088    game/clk_IBUF_BUFG
    SLICE_X45Y43         FDRE                                         r  game/lfsr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y43         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  game/lfsr_reg[15]/Q
                         net (fo=6, routed)           0.657     6.201    game/base[7]
    SLICE_X45Y43         LUT2 (Prop_lut2_I1_O)        0.124     6.325 r  game/coin_y[5]_i_43/O
                         net (fo=1, routed)           0.000     6.325    game/coin_y[5]_i_43_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.905 r  game/coin_y_reg[5]_i_35/O[2]
                         net (fo=1, routed)           0.646     7.551    game/coin_y_reg[5]_i_35_n_5
    SLICE_X44Y43         LUT2 (Prop_lut2_I1_O)        0.302     7.853 r  game/coin_y[5]_i_24/O
                         net (fo=1, routed)           0.000     7.853    game/coin_y[5]_i_24_n_0
    SLICE_X44Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.251 r  game/coin_y_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.251    game/coin_y_reg[5]_i_13_n_0
    SLICE_X44Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.473 r  game/coin_y_reg[5]_i_15/O[0]
                         net (fo=3, routed)           0.635     9.108    game/coin_y_reg[5]_i_15_n_7
    SLICE_X44Y45         LUT5 (Prop_lut5_I0_O)        0.299     9.407 r  game/coin_y[5]_i_14/O
                         net (fo=4, routed)           0.290     9.697    game/coin_y[5]_i_14_n_0
    SLICE_X44Y45         LUT4 (Prop_lut4_I1_O)        0.119     9.816 r  game/coin_y[2]_i_10/O
                         net (fo=3, routed)           0.696    10.513    game/coin_y[2]_i_10_n_0
    SLICE_X43Y45         LUT4 (Prop_lut4_I3_O)        0.332    10.845 r  game/coin_y[2]_i_9/O
                         net (fo=1, routed)           0.000    10.845    game/coin_y[2]_i_9_n_0
    SLICE_X43Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.395 r  game/coin_y_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.395    game/coin_y_reg[2]_i_2_n_0
    SLICE_X43Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.623 r  game/coin_y_reg[5]_i_3/CO[2]
                         net (fo=30, routed)          0.597    12.220    game/coin_y_reg[5]_i_3_n_1
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.846    13.066 r  game/coin_y_reg[5]_i_18/CO[3]
                         net (fo=1, routed)           0.000    13.066    game/coin_y_reg[5]_i_18_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.183 r  game/coin_y_reg[5]_i_9/CO[3]
                         net (fo=1, routed)           0.000    13.183    game/coin_y_reg[5]_i_9_n_0
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.300 r  game/coin_y_reg[5]_i_4/CO[3]
                         net (fo=5, routed)           0.912    14.212    game/coin_y_reg[5]_i_4_n_0
    SLICE_X43Y47         LUT3 (Prop_lut3_I2_O)        0.124    14.336 r  game/coin_y[1]_i_1/O
                         net (fo=1, routed)           0.000    14.336    game/coin_y[1]_i_1_n_0
    SLICE_X43Y47         FDRE                                         r  game/coin_y_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.448    14.789    game/clk_IBUF_BUFG
    SLICE_X43Y47         FDRE                                         r  game/coin_y_reg[1]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X43Y47         FDRE (Setup_fdre_C_D)        0.029    15.043    game/coin_y_reg[1]
  -------------------------------------------------------------------
                         required time                         15.043    
                         arrival time                         -14.336    
  -------------------------------------------------------------------
                         slack                                  0.707    

Slack (MET) :             0.727ns  (required time - arrival time)
  Source:                 game/lfsr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/coin_y_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.273ns  (logic 4.840ns (52.193%)  route 4.433ns (47.807%))
  Logic Levels:           14  (CARRY4=8 LUT2=2 LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.567     5.088    game/clk_IBUF_BUFG
    SLICE_X45Y43         FDRE                                         r  game/lfsr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y43         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  game/lfsr_reg[15]/Q
                         net (fo=6, routed)           0.657     6.201    game/base[7]
    SLICE_X45Y43         LUT2 (Prop_lut2_I1_O)        0.124     6.325 r  game/coin_y[5]_i_43/O
                         net (fo=1, routed)           0.000     6.325    game/coin_y[5]_i_43_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.905 r  game/coin_y_reg[5]_i_35/O[2]
                         net (fo=1, routed)           0.646     7.551    game/coin_y_reg[5]_i_35_n_5
    SLICE_X44Y43         LUT2 (Prop_lut2_I1_O)        0.302     7.853 r  game/coin_y[5]_i_24/O
                         net (fo=1, routed)           0.000     7.853    game/coin_y[5]_i_24_n_0
    SLICE_X44Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.251 r  game/coin_y_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.251    game/coin_y_reg[5]_i_13_n_0
    SLICE_X44Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.473 r  game/coin_y_reg[5]_i_15/O[0]
                         net (fo=3, routed)           0.635     9.108    game/coin_y_reg[5]_i_15_n_7
    SLICE_X44Y45         LUT5 (Prop_lut5_I0_O)        0.299     9.407 r  game/coin_y[5]_i_14/O
                         net (fo=4, routed)           0.290     9.697    game/coin_y[5]_i_14_n_0
    SLICE_X44Y45         LUT4 (Prop_lut4_I1_O)        0.119     9.816 r  game/coin_y[2]_i_10/O
                         net (fo=3, routed)           0.696    10.513    game/coin_y[2]_i_10_n_0
    SLICE_X43Y45         LUT4 (Prop_lut4_I3_O)        0.332    10.845 r  game/coin_y[2]_i_9/O
                         net (fo=1, routed)           0.000    10.845    game/coin_y[2]_i_9_n_0
    SLICE_X43Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.395 r  game/coin_y_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.395    game/coin_y_reg[2]_i_2_n_0
    SLICE_X43Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.623 r  game/coin_y_reg[5]_i_3/CO[2]
                         net (fo=30, routed)          0.597    12.220    game/coin_y_reg[5]_i_3_n_1
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.846    13.066 r  game/coin_y_reg[5]_i_18/CO[3]
                         net (fo=1, routed)           0.000    13.066    game/coin_y_reg[5]_i_18_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.183 r  game/coin_y_reg[5]_i_9/CO[3]
                         net (fo=1, routed)           0.000    13.183    game/coin_y_reg[5]_i_9_n_0
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.300 f  game/coin_y_reg[5]_i_4/CO[3]
                         net (fo=5, routed)           0.912    14.212    game/coin_y_reg[5]_i_4_n_0
    SLICE_X43Y47         LUT3 (Prop_lut3_I1_O)        0.150    14.362 r  game/coin_y[2]_i_1/O
                         net (fo=1, routed)           0.000    14.362    game/coin_y[2]_i_1_n_0
    SLICE_X43Y47         FDRE                                         r  game/coin_y_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.448    14.789    game/clk_IBUF_BUFG
    SLICE_X43Y47         FDRE                                         r  game/coin_y_reg[2]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X43Y47         FDRE (Setup_fdre_C_D)        0.075    15.089    game/coin_y_reg[2]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                         -14.362    
  -------------------------------------------------------------------
                         slack                                  0.727    

Slack (MET) :             0.989ns  (required time - arrival time)
  Source:                 game/lfsr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/coin_y_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.968ns  (logic 4.814ns (53.678%)  route 4.154ns (46.322%))
  Logic Levels:           14  (CARRY4=8 LUT2=2 LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.567     5.088    game/clk_IBUF_BUFG
    SLICE_X45Y43         FDRE                                         r  game/lfsr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y43         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  game/lfsr_reg[15]/Q
                         net (fo=6, routed)           0.657     6.201    game/base[7]
    SLICE_X45Y43         LUT2 (Prop_lut2_I1_O)        0.124     6.325 r  game/coin_y[5]_i_43/O
                         net (fo=1, routed)           0.000     6.325    game/coin_y[5]_i_43_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.905 r  game/coin_y_reg[5]_i_35/O[2]
                         net (fo=1, routed)           0.646     7.551    game/coin_y_reg[5]_i_35_n_5
    SLICE_X44Y43         LUT2 (Prop_lut2_I1_O)        0.302     7.853 r  game/coin_y[5]_i_24/O
                         net (fo=1, routed)           0.000     7.853    game/coin_y[5]_i_24_n_0
    SLICE_X44Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.251 r  game/coin_y_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.251    game/coin_y_reg[5]_i_13_n_0
    SLICE_X44Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.473 r  game/coin_y_reg[5]_i_15/O[0]
                         net (fo=3, routed)           0.635     9.108    game/coin_y_reg[5]_i_15_n_7
    SLICE_X44Y45         LUT5 (Prop_lut5_I0_O)        0.299     9.407 r  game/coin_y[5]_i_14/O
                         net (fo=4, routed)           0.290     9.697    game/coin_y[5]_i_14_n_0
    SLICE_X44Y45         LUT4 (Prop_lut4_I1_O)        0.119     9.816 r  game/coin_y[2]_i_10/O
                         net (fo=3, routed)           0.696    10.513    game/coin_y[2]_i_10_n_0
    SLICE_X43Y45         LUT4 (Prop_lut4_I3_O)        0.332    10.845 r  game/coin_y[2]_i_9/O
                         net (fo=1, routed)           0.000    10.845    game/coin_y[2]_i_9_n_0
    SLICE_X43Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.395 r  game/coin_y_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.395    game/coin_y_reg[2]_i_2_n_0
    SLICE_X43Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.623 r  game/coin_y_reg[5]_i_3/CO[2]
                         net (fo=30, routed)          0.597    12.220    game/coin_y_reg[5]_i_3_n_1
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.846    13.066 r  game/coin_y_reg[5]_i_18/CO[3]
                         net (fo=1, routed)           0.000    13.066    game/coin_y_reg[5]_i_18_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.183 r  game/coin_y_reg[5]_i_9/CO[3]
                         net (fo=1, routed)           0.000    13.183    game/coin_y_reg[5]_i_9_n_0
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.300 r  game/coin_y_reg[5]_i_4/CO[3]
                         net (fo=5, routed)           0.633    13.933    game/coin_y_reg[5]_i_4_n_0
    SLICE_X43Y47         LUT3 (Prop_lut3_I2_O)        0.124    14.057 r  game/coin_y[5]_i_2/O
                         net (fo=1, routed)           0.000    14.057    game/coin_y[5]_i_2_n_0
    SLICE_X43Y47         FDRE                                         r  game/coin_y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.448    14.789    game/clk_IBUF_BUFG
    SLICE_X43Y47         FDRE                                         r  game/coin_y_reg[5]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X43Y47         FDRE (Setup_fdre_C_D)        0.032    15.046    game/coin_y_reg[5]
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                         -14.057    
  -------------------------------------------------------------------
                         slack                                  0.989    

Slack (MET) :             0.993ns  (required time - arrival time)
  Source:                 game/lfsr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/coin_y_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.963ns  (logic 4.814ns (53.708%)  route 4.149ns (46.292%))
  Logic Levels:           14  (CARRY4=8 LUT2=2 LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.567     5.088    game/clk_IBUF_BUFG
    SLICE_X45Y43         FDRE                                         r  game/lfsr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y43         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  game/lfsr_reg[15]/Q
                         net (fo=6, routed)           0.657     6.201    game/base[7]
    SLICE_X45Y43         LUT2 (Prop_lut2_I1_O)        0.124     6.325 r  game/coin_y[5]_i_43/O
                         net (fo=1, routed)           0.000     6.325    game/coin_y[5]_i_43_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.905 r  game/coin_y_reg[5]_i_35/O[2]
                         net (fo=1, routed)           0.646     7.551    game/coin_y_reg[5]_i_35_n_5
    SLICE_X44Y43         LUT2 (Prop_lut2_I1_O)        0.302     7.853 r  game/coin_y[5]_i_24/O
                         net (fo=1, routed)           0.000     7.853    game/coin_y[5]_i_24_n_0
    SLICE_X44Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.251 r  game/coin_y_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.251    game/coin_y_reg[5]_i_13_n_0
    SLICE_X44Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.473 r  game/coin_y_reg[5]_i_15/O[0]
                         net (fo=3, routed)           0.635     9.108    game/coin_y_reg[5]_i_15_n_7
    SLICE_X44Y45         LUT5 (Prop_lut5_I0_O)        0.299     9.407 r  game/coin_y[5]_i_14/O
                         net (fo=4, routed)           0.290     9.697    game/coin_y[5]_i_14_n_0
    SLICE_X44Y45         LUT4 (Prop_lut4_I1_O)        0.119     9.816 r  game/coin_y[2]_i_10/O
                         net (fo=3, routed)           0.696    10.513    game/coin_y[2]_i_10_n_0
    SLICE_X43Y45         LUT4 (Prop_lut4_I3_O)        0.332    10.845 r  game/coin_y[2]_i_9/O
                         net (fo=1, routed)           0.000    10.845    game/coin_y[2]_i_9_n_0
    SLICE_X43Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.395 r  game/coin_y_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.395    game/coin_y_reg[2]_i_2_n_0
    SLICE_X43Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.623 r  game/coin_y_reg[5]_i_3/CO[2]
                         net (fo=30, routed)          0.597    12.220    game/coin_y_reg[5]_i_3_n_1
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.846    13.066 r  game/coin_y_reg[5]_i_18/CO[3]
                         net (fo=1, routed)           0.000    13.066    game/coin_y_reg[5]_i_18_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.183 r  game/coin_y_reg[5]_i_9/CO[3]
                         net (fo=1, routed)           0.000    13.183    game/coin_y_reg[5]_i_9_n_0
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.300 r  game/coin_y_reg[5]_i_4/CO[3]
                         net (fo=5, routed)           0.628    13.928    game/coin_y_reg[5]_i_4_n_0
    SLICE_X43Y47         LUT3 (Prop_lut3_I2_O)        0.124    14.052 r  game/coin_y[3]_i_1/O
                         net (fo=1, routed)           0.000    14.052    game/coin_y[3]_i_1_n_0
    SLICE_X43Y47         FDSE                                         r  game/coin_y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.448    14.789    game/clk_IBUF_BUFG
    SLICE_X43Y47         FDSE                                         r  game/coin_y_reg[3]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X43Y47         FDSE (Setup_fdse_C_D)        0.031    15.045    game/coin_y_reg[3]
  -------------------------------------------------------------------
                         required time                         15.045    
                         arrival time                         -14.052    
  -------------------------------------------------------------------
                         slack                                  0.993    

Slack (MET) :             1.000ns  (required time - arrival time)
  Source:                 game/lfsr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/coin_y_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.956ns  (logic 4.814ns (53.750%)  route 4.142ns (46.250%))
  Logic Levels:           14  (CARRY4=8 LUT2=2 LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.567     5.088    game/clk_IBUF_BUFG
    SLICE_X45Y43         FDRE                                         r  game/lfsr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y43         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  game/lfsr_reg[15]/Q
                         net (fo=6, routed)           0.657     6.201    game/base[7]
    SLICE_X45Y43         LUT2 (Prop_lut2_I1_O)        0.124     6.325 r  game/coin_y[5]_i_43/O
                         net (fo=1, routed)           0.000     6.325    game/coin_y[5]_i_43_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.905 r  game/coin_y_reg[5]_i_35/O[2]
                         net (fo=1, routed)           0.646     7.551    game/coin_y_reg[5]_i_35_n_5
    SLICE_X44Y43         LUT2 (Prop_lut2_I1_O)        0.302     7.853 r  game/coin_y[5]_i_24/O
                         net (fo=1, routed)           0.000     7.853    game/coin_y[5]_i_24_n_0
    SLICE_X44Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.251 r  game/coin_y_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.251    game/coin_y_reg[5]_i_13_n_0
    SLICE_X44Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.473 r  game/coin_y_reg[5]_i_15/O[0]
                         net (fo=3, routed)           0.635     9.108    game/coin_y_reg[5]_i_15_n_7
    SLICE_X44Y45         LUT5 (Prop_lut5_I0_O)        0.299     9.407 r  game/coin_y[5]_i_14/O
                         net (fo=4, routed)           0.290     9.697    game/coin_y[5]_i_14_n_0
    SLICE_X44Y45         LUT4 (Prop_lut4_I1_O)        0.119     9.816 r  game/coin_y[2]_i_10/O
                         net (fo=3, routed)           0.696    10.513    game/coin_y[2]_i_10_n_0
    SLICE_X43Y45         LUT4 (Prop_lut4_I3_O)        0.332    10.845 r  game/coin_y[2]_i_9/O
                         net (fo=1, routed)           0.000    10.845    game/coin_y[2]_i_9_n_0
    SLICE_X43Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.395 r  game/coin_y_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.395    game/coin_y_reg[2]_i_2_n_0
    SLICE_X43Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.623 r  game/coin_y_reg[5]_i_3/CO[2]
                         net (fo=30, routed)          0.597    12.220    game/coin_y_reg[5]_i_3_n_1
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.846    13.066 r  game/coin_y_reg[5]_i_18/CO[3]
                         net (fo=1, routed)           0.000    13.066    game/coin_y_reg[5]_i_18_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.183 r  game/coin_y_reg[5]_i_9/CO[3]
                         net (fo=1, routed)           0.000    13.183    game/coin_y_reg[5]_i_9_n_0
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.300 r  game/coin_y_reg[5]_i_4/CO[3]
                         net (fo=5, routed)           0.621    13.920    game/coin_y_reg[5]_i_4_n_0
    SLICE_X43Y47         LUT3 (Prop_lut3_I2_O)        0.124    14.044 r  game/coin_y[4]_i_1/O
                         net (fo=1, routed)           0.000    14.044    game/coin_y[4]_i_1_n_0
    SLICE_X43Y47         FDSE                                         r  game/coin_y_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.448    14.789    game/clk_IBUF_BUFG
    SLICE_X43Y47         FDSE                                         r  game/coin_y_reg[4]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X43Y47         FDSE (Setup_fdse_C_D)        0.031    15.045    game/coin_y_reg[4]
  -------------------------------------------------------------------
                         required time                         15.045    
                         arrival time                         -14.044    
  -------------------------------------------------------------------
                         slack                                  1.000    

Slack (MET) :             2.040ns  (required time - arrival time)
  Source:                 game/lfsr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/coin_x_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.916ns  (logic 3.381ns (42.712%)  route 4.535ns (57.288%))
  Logic Levels:           12  (CARRY4=6 LUT2=2 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.566     5.087    game/clk_IBUF_BUFG
    SLICE_X46Y41         FDRE                                         r  game/lfsr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y41         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  game/lfsr_reg[1]/Q
                         net (fo=3, routed)           0.531     6.137    game/lfsr_reg_n_0_[1]
    SLICE_X46Y41         LUT2 (Prop_lut2_I0_O)        0.124     6.261 r  game/coin_x[6]_i_27/O
                         net (fo=1, routed)           0.000     6.261    game/coin_x[6]_i_27_n_0
    SLICE_X46Y41         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     6.904 r  game/coin_x_reg[6]_i_14/O[3]
                         net (fo=6, routed)           0.819     7.722    game/coin_x_reg[6]_i_14_n_4
    SLICE_X44Y41         LUT6 (Prop_lut6_I0_O)        0.307     8.029 r  game/coin_x[6]_i_15/O
                         net (fo=3, routed)           0.324     8.353    game/coin_x[6]_i_15_n_0
    SLICE_X43Y41         LUT3 (Prop_lut3_I0_O)        0.124     8.477 r  game/coin_x[6]_i_18/O
                         net (fo=8, routed)           0.453     8.930    game/coin_x[6]_i_18_n_0
    SLICE_X43Y41         LUT6 (Prop_lut6_I4_O)        0.124     9.054 r  game/coin_x[6]_i_6/O
                         net (fo=1, routed)           0.568     9.622    game/snap_return0[4]
    SLICE_X42Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.172 r  game/coin_x_reg[6]_i_2/CO[3]
                         net (fo=31, routed)          0.958    11.130    game/coin_x_reg[6]_i_2_n_0
    SLICE_X40Y40         LUT2 (Prop_lut2_I1_O)        0.124    11.254 r  game/coin_x[6]_i_41/O
                         net (fo=1, routed)           0.000    11.254    game/coin_x[6]_i_41_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.655 r  game/coin_x_reg[6]_i_33/CO[3]
                         net (fo=1, routed)           0.000    11.655    game/coin_x_reg[6]_i_33_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.769 r  game/coin_x_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    11.769    game/coin_x_reg[6]_i_20_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.883 r  game/coin_x_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.883    game/coin_x_reg[6]_i_10_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.997 r  game/coin_x_reg[6]_i_3/CO[3]
                         net (fo=6, routed)           0.882    12.879    game/coin_x_reg[6]_i_3_n_0
    SLICE_X41Y42         LUT3 (Prop_lut3_I2_O)        0.124    13.003 r  game/coin_x[3]_i_1/O
                         net (fo=1, routed)           0.000    13.003    game/coin_x[3]_i_1_n_0
    SLICE_X41Y42         FDRE                                         r  game/coin_x_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.446    14.787    game/clk_IBUF_BUFG
    SLICE_X41Y42         FDRE                                         r  game/coin_x_reg[3]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X41Y42         FDRE (Setup_fdre_C_D)        0.031    15.043    game/coin_x_reg[3]
  -------------------------------------------------------------------
                         required time                         15.043    
                         arrival time                         -13.003    
  -------------------------------------------------------------------
                         slack                                  2.040    

Slack (MET) :             2.042ns  (required time - arrival time)
  Source:                 game/lfsr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/coin_x_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.912ns  (logic 3.381ns (42.734%)  route 4.531ns (57.266%))
  Logic Levels:           12  (CARRY4=6 LUT2=2 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.566     5.087    game/clk_IBUF_BUFG
    SLICE_X46Y41         FDRE                                         r  game/lfsr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y41         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  game/lfsr_reg[1]/Q
                         net (fo=3, routed)           0.531     6.137    game/lfsr_reg_n_0_[1]
    SLICE_X46Y41         LUT2 (Prop_lut2_I0_O)        0.124     6.261 r  game/coin_x[6]_i_27/O
                         net (fo=1, routed)           0.000     6.261    game/coin_x[6]_i_27_n_0
    SLICE_X46Y41         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     6.904 r  game/coin_x_reg[6]_i_14/O[3]
                         net (fo=6, routed)           0.819     7.722    game/coin_x_reg[6]_i_14_n_4
    SLICE_X44Y41         LUT6 (Prop_lut6_I0_O)        0.307     8.029 r  game/coin_x[6]_i_15/O
                         net (fo=3, routed)           0.324     8.353    game/coin_x[6]_i_15_n_0
    SLICE_X43Y41         LUT3 (Prop_lut3_I0_O)        0.124     8.477 r  game/coin_x[6]_i_18/O
                         net (fo=8, routed)           0.453     8.930    game/coin_x[6]_i_18_n_0
    SLICE_X43Y41         LUT6 (Prop_lut6_I4_O)        0.124     9.054 r  game/coin_x[6]_i_6/O
                         net (fo=1, routed)           0.568     9.622    game/snap_return0[4]
    SLICE_X42Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.172 r  game/coin_x_reg[6]_i_2/CO[3]
                         net (fo=31, routed)          0.958    11.130    game/coin_x_reg[6]_i_2_n_0
    SLICE_X40Y40         LUT2 (Prop_lut2_I1_O)        0.124    11.254 r  game/coin_x[6]_i_41/O
                         net (fo=1, routed)           0.000    11.254    game/coin_x[6]_i_41_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.655 r  game/coin_x_reg[6]_i_33/CO[3]
                         net (fo=1, routed)           0.000    11.655    game/coin_x_reg[6]_i_33_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.769 r  game/coin_x_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    11.769    game/coin_x_reg[6]_i_20_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.883 r  game/coin_x_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.883    game/coin_x_reg[6]_i_10_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.997 r  game/coin_x_reg[6]_i_3/CO[3]
                         net (fo=6, routed)           0.878    12.875    game/coin_x_reg[6]_i_3_n_0
    SLICE_X41Y42         LUT3 (Prop_lut3_I2_O)        0.124    12.999 r  game/coin_x[1]_i_1/O
                         net (fo=1, routed)           0.000    12.999    game/coin_x[1]_i_1_n_0
    SLICE_X41Y42         FDSE                                         r  game/coin_x_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.446    14.787    game/clk_IBUF_BUFG
    SLICE_X41Y42         FDSE                                         r  game/coin_x_reg[1]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X41Y42         FDSE (Setup_fdse_C_D)        0.029    15.041    game/coin_x_reg[1]
  -------------------------------------------------------------------
                         required time                         15.041    
                         arrival time                         -12.999    
  -------------------------------------------------------------------
                         slack                                  2.042    

Slack (MET) :             2.089ns  (required time - arrival time)
  Source:                 game/lfsr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/coin_x_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.911ns  (logic 3.376ns (42.676%)  route 4.535ns (57.324%))
  Logic Levels:           12  (CARRY4=6 LUT2=2 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.566     5.087    game/clk_IBUF_BUFG
    SLICE_X46Y41         FDRE                                         r  game/lfsr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y41         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  game/lfsr_reg[1]/Q
                         net (fo=3, routed)           0.531     6.137    game/lfsr_reg_n_0_[1]
    SLICE_X46Y41         LUT2 (Prop_lut2_I0_O)        0.124     6.261 r  game/coin_x[6]_i_27/O
                         net (fo=1, routed)           0.000     6.261    game/coin_x[6]_i_27_n_0
    SLICE_X46Y41         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     6.904 r  game/coin_x_reg[6]_i_14/O[3]
                         net (fo=6, routed)           0.819     7.722    game/coin_x_reg[6]_i_14_n_4
    SLICE_X44Y41         LUT6 (Prop_lut6_I0_O)        0.307     8.029 r  game/coin_x[6]_i_15/O
                         net (fo=3, routed)           0.324     8.353    game/coin_x[6]_i_15_n_0
    SLICE_X43Y41         LUT3 (Prop_lut3_I0_O)        0.124     8.477 r  game/coin_x[6]_i_18/O
                         net (fo=8, routed)           0.453     8.930    game/coin_x[6]_i_18_n_0
    SLICE_X43Y41         LUT6 (Prop_lut6_I4_O)        0.124     9.054 r  game/coin_x[6]_i_6/O
                         net (fo=1, routed)           0.568     9.622    game/snap_return0[4]
    SLICE_X42Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.172 r  game/coin_x_reg[6]_i_2/CO[3]
                         net (fo=31, routed)          0.958    11.130    game/coin_x_reg[6]_i_2_n_0
    SLICE_X40Y40         LUT2 (Prop_lut2_I1_O)        0.124    11.254 r  game/coin_x[6]_i_41/O
                         net (fo=1, routed)           0.000    11.254    game/coin_x[6]_i_41_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.655 r  game/coin_x_reg[6]_i_33/CO[3]
                         net (fo=1, routed)           0.000    11.655    game/coin_x_reg[6]_i_33_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.769 r  game/coin_x_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    11.769    game/coin_x_reg[6]_i_20_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.883 r  game/coin_x_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.883    game/coin_x_reg[6]_i_10_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.997 r  game/coin_x_reg[6]_i_3/CO[3]
                         net (fo=6, routed)           0.882    12.879    game/coin_x_reg[6]_i_3_n_0
    SLICE_X41Y42         LUT3 (Prop_lut3_I2_O)        0.119    12.998 r  game/coin_x[6]_i_1/O
                         net (fo=1, routed)           0.000    12.998    game/coin_x[6]_i_1_n_0
    SLICE_X41Y42         FDRE                                         r  game/coin_x_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.446    14.787    game/clk_IBUF_BUFG
    SLICE_X41Y42         FDRE                                         r  game/coin_x_reg[6]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X41Y42         FDRE (Setup_fdre_C_D)        0.075    15.087    game/coin_x_reg[6]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                         -12.998    
  -------------------------------------------------------------------
                         slack                                  2.089    

Slack (MET) :             2.094ns  (required time - arrival time)
  Source:                 game/lfsr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/coin_x_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.906ns  (logic 3.375ns (42.691%)  route 4.531ns (57.309%))
  Logic Levels:           12  (CARRY4=6 LUT2=2 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.566     5.087    game/clk_IBUF_BUFG
    SLICE_X46Y41         FDRE                                         r  game/lfsr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y41         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  game/lfsr_reg[1]/Q
                         net (fo=3, routed)           0.531     6.137    game/lfsr_reg_n_0_[1]
    SLICE_X46Y41         LUT2 (Prop_lut2_I0_O)        0.124     6.261 r  game/coin_x[6]_i_27/O
                         net (fo=1, routed)           0.000     6.261    game/coin_x[6]_i_27_n_0
    SLICE_X46Y41         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     6.904 r  game/coin_x_reg[6]_i_14/O[3]
                         net (fo=6, routed)           0.819     7.722    game/coin_x_reg[6]_i_14_n_4
    SLICE_X44Y41         LUT6 (Prop_lut6_I0_O)        0.307     8.029 r  game/coin_x[6]_i_15/O
                         net (fo=3, routed)           0.324     8.353    game/coin_x[6]_i_15_n_0
    SLICE_X43Y41         LUT3 (Prop_lut3_I0_O)        0.124     8.477 r  game/coin_x[6]_i_18/O
                         net (fo=8, routed)           0.453     8.930    game/coin_x[6]_i_18_n_0
    SLICE_X43Y41         LUT6 (Prop_lut6_I4_O)        0.124     9.054 r  game/coin_x[6]_i_6/O
                         net (fo=1, routed)           0.568     9.622    game/snap_return0[4]
    SLICE_X42Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.172 r  game/coin_x_reg[6]_i_2/CO[3]
                         net (fo=31, routed)          0.958    11.130    game/coin_x_reg[6]_i_2_n_0
    SLICE_X40Y40         LUT2 (Prop_lut2_I1_O)        0.124    11.254 r  game/coin_x[6]_i_41/O
                         net (fo=1, routed)           0.000    11.254    game/coin_x[6]_i_41_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.655 r  game/coin_x_reg[6]_i_33/CO[3]
                         net (fo=1, routed)           0.000    11.655    game/coin_x_reg[6]_i_33_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.769 r  game/coin_x_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    11.769    game/coin_x_reg[6]_i_20_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.883 r  game/coin_x_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.883    game/coin_x_reg[6]_i_10_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.997 f  game/coin_x_reg[6]_i_3/CO[3]
                         net (fo=6, routed)           0.878    12.875    game/coin_x_reg[6]_i_3_n_0
    SLICE_X41Y42         LUT3 (Prop_lut3_I1_O)        0.118    12.993 r  game/coin_x[2]_i_1/O
                         net (fo=1, routed)           0.000    12.993    game/coin_x[2]_i_1_n_0
    SLICE_X41Y42         FDSE                                         r  game/coin_x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.446    14.787    game/clk_IBUF_BUFG
    SLICE_X41Y42         FDSE                                         r  game/coin_x_reg[2]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X41Y42         FDSE (Setup_fdse_C_D)        0.075    15.087    game/coin_x_reg[2]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                         -12.993    
  -------------------------------------------------------------------
                         slack                                  2.094    

Slack (MET) :             2.182ns  (required time - arrival time)
  Source:                 game/lfsr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/coin_x_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.774ns  (logic 3.381ns (43.493%)  route 4.393ns (56.507%))
  Logic Levels:           12  (CARRY4=6 LUT2=2 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.566     5.087    game/clk_IBUF_BUFG
    SLICE_X46Y41         FDRE                                         r  game/lfsr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y41         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  game/lfsr_reg[1]/Q
                         net (fo=3, routed)           0.531     6.137    game/lfsr_reg_n_0_[1]
    SLICE_X46Y41         LUT2 (Prop_lut2_I0_O)        0.124     6.261 r  game/coin_x[6]_i_27/O
                         net (fo=1, routed)           0.000     6.261    game/coin_x[6]_i_27_n_0
    SLICE_X46Y41         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     6.904 r  game/coin_x_reg[6]_i_14/O[3]
                         net (fo=6, routed)           0.819     7.722    game/coin_x_reg[6]_i_14_n_4
    SLICE_X44Y41         LUT6 (Prop_lut6_I0_O)        0.307     8.029 r  game/coin_x[6]_i_15/O
                         net (fo=3, routed)           0.324     8.353    game/coin_x[6]_i_15_n_0
    SLICE_X43Y41         LUT3 (Prop_lut3_I0_O)        0.124     8.477 r  game/coin_x[6]_i_18/O
                         net (fo=8, routed)           0.453     8.930    game/coin_x[6]_i_18_n_0
    SLICE_X43Y41         LUT6 (Prop_lut6_I4_O)        0.124     9.054 r  game/coin_x[6]_i_6/O
                         net (fo=1, routed)           0.568     9.622    game/snap_return0[4]
    SLICE_X42Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.172 r  game/coin_x_reg[6]_i_2/CO[3]
                         net (fo=31, routed)          0.958    11.130    game/coin_x_reg[6]_i_2_n_0
    SLICE_X40Y40         LUT2 (Prop_lut2_I1_O)        0.124    11.254 r  game/coin_x[6]_i_41/O
                         net (fo=1, routed)           0.000    11.254    game/coin_x[6]_i_41_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.655 r  game/coin_x_reg[6]_i_33/CO[3]
                         net (fo=1, routed)           0.000    11.655    game/coin_x_reg[6]_i_33_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.769 r  game/coin_x_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    11.769    game/coin_x_reg[6]_i_20_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.883 r  game/coin_x_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.883    game/coin_x_reg[6]_i_10_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.997 r  game/coin_x_reg[6]_i_3/CO[3]
                         net (fo=6, routed)           0.740    12.737    game/coin_x_reg[6]_i_3_n_0
    SLICE_X41Y42         LUT3 (Prop_lut3_I2_O)        0.124    12.861 r  game/coin_x[4]_i_1/O
                         net (fo=1, routed)           0.000    12.861    game/coin_x[4]_i_1_n_0
    SLICE_X41Y42         FDSE                                         r  game/coin_x_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.446    14.787    game/clk_IBUF_BUFG
    SLICE_X41Y42         FDSE                                         r  game/coin_x_reg[4]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X41Y42         FDSE (Setup_fdse_C_D)        0.031    15.043    game/coin_x_reg[4]
  -------------------------------------------------------------------
                         required time                         15.043    
                         arrival time                         -12.861    
  -------------------------------------------------------------------
                         slack                                  2.182    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 div6_25/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div6_25/count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.564     1.447    div6_25/clk_IBUF_BUFG
    SLICE_X29Y49         FDRE                                         r  div6_25/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  div6_25/count_reg[28]/Q
                         net (fo=2, routed)           0.120     1.708    div6_25/count[28]
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  div6_25/count_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.869    div6_25/count_reg[28]_i_1_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.923 r  div6_25/count_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.923    div6_25/data0[29]
    SLICE_X29Y50         FDRE                                         r  div6_25/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.832     1.959    div6_25/clk_IBUF_BUFG
    SLICE_X29Y50         FDRE                                         r  div6_25/count_reg[29]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    div6_25/count_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 div6_25/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div6_25/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.564     1.447    div6_25/clk_IBUF_BUFG
    SLICE_X29Y49         FDRE                                         r  div6_25/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  div6_25/count_reg[28]/Q
                         net (fo=2, routed)           0.120     1.708    div6_25/count[28]
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  div6_25/count_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.869    div6_25/count_reg[28]_i_1_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.934 r  div6_25/count_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.934    div6_25/data0[31]
    SLICE_X29Y50         FDRE                                         r  div6_25/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.832     1.959    div6_25/clk_IBUF_BUFG
    SLICE_X29Y50         FDRE                                         r  div6_25/count_reg[31]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    div6_25/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 div6_25/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div6_25/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.564     1.447    div6_25/clk_IBUF_BUFG
    SLICE_X29Y49         FDRE                                         r  div6_25/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  div6_25/count_reg[28]/Q
                         net (fo=2, routed)           0.120     1.708    div6_25/count[28]
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  div6_25/count_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.869    div6_25/count_reg[28]_i_1_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.959 r  div6_25/count_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000     1.959    div6_25/data0[30]
    SLICE_X29Y50         FDRE                                         r  div6_25/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.832     1.959    div6_25/clk_IBUF_BUFG
    SLICE_X29Y50         FDRE                                         r  div6_25/count_reg[30]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    div6_25/count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 game7/scan_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game7/an_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.206ns (39.753%)  route 0.312ns (60.247%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.552     1.435    game7/clk_IBUF_BUFG
    SLICE_X34Y28         FDRE                                         r  game7/scan_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y28         FDRE (Prop_fdre_C_Q)         0.164     1.599 f  game7/scan_reg[14]/Q
                         net (fo=19, routed)          0.312     1.911    game7/idx[0]
    SLICE_X36Y28         LUT2 (Prop_lut2_I0_O)        0.042     1.953 r  game7/an[1]_i_1/O
                         net (fo=1, routed)           0.000     1.953    game7/an[1]_i_1_n_0
    SLICE_X36Y28         FDRE                                         r  game7/an_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.820     1.947    game7/clk_IBUF_BUFG
    SLICE_X36Y28         FDRE                                         r  game7/an_reg[1]/C
                         clock pessimism             -0.249     1.698    
    SLICE_X36Y28         FDRE (Hold_fdre_C_D)         0.107     1.805    game7/an_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 game7/scan_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game7/an_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.209ns (40.100%)  route 0.312ns (59.900%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.552     1.435    game7/clk_IBUF_BUFG
    SLICE_X34Y28         FDRE                                         r  game7/scan_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y28         FDRE (Prop_fdre_C_Q)         0.164     1.599 r  game7/scan_reg[14]/Q
                         net (fo=19, routed)          0.312     1.911    game7/idx[0]
    SLICE_X36Y28         LUT2 (Prop_lut2_I0_O)        0.045     1.956 r  game7/an[0]_i_1/O
                         net (fo=1, routed)           0.000     1.956    game7/an[0]_i_1_n_0
    SLICE_X36Y28         FDRE                                         r  game7/an_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.820     1.947    game7/clk_IBUF_BUFG
    SLICE_X36Y28         FDRE                                         r  game7/an_reg[0]/C
                         clock pessimism             -0.249     1.698    
    SLICE_X36Y28         FDRE (Hold_fdre_C_D)         0.091     1.789    game7/an_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 game/lfsr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/lfsr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (59.038%)  route 0.129ns (40.962%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.564     1.447    game/clk_IBUF_BUFG
    SLICE_X44Y43         FDRE                                         r  game/lfsr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y43         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  game/lfsr_reg[10]/Q
                         net (fo=4, routed)           0.129     1.717    game/base[2]
    SLICE_X46Y43         LUT4 (Prop_lut4_I3_O)        0.045     1.762 r  game/lfsr[0]_i_1/O
                         net (fo=1, routed)           0.000     1.762    game/p_0_out[0]
    SLICE_X46Y43         FDRE                                         r  game/lfsr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.834     1.961    game/clk_IBUF_BUFG
    SLICE_X46Y43         FDRE                                         r  game/lfsr_reg[0]/C
                         clock pessimism             -0.498     1.463    
    SLICE_X46Y43         FDRE (Hold_fdre_C_D)         0.120     1.583    game/lfsr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 game7/scan_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game7/an_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.206ns (35.446%)  route 0.375ns (64.554%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.552     1.435    game7/clk_IBUF_BUFG
    SLICE_X34Y28         FDRE                                         r  game7/scan_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y28         FDRE (Prop_fdre_C_Q)         0.164     1.599 f  game7/scan_reg[14]/Q
                         net (fo=19, routed)          0.375     1.974    game7/idx[0]
    SLICE_X36Y27         LUT2 (Prop_lut2_I0_O)        0.042     2.016 r  game7/an[3]_i_1/O
                         net (fo=1, routed)           0.000     2.016    game7/an[3]_i_1_n_0
    SLICE_X36Y27         FDRE                                         r  game7/an_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.819     1.946    game7/clk_IBUF_BUFG
    SLICE_X36Y27         FDRE                                         r  game7/an_reg[3]/C
                         clock pessimism             -0.249     1.697    
    SLICE_X36Y27         FDRE (Hold_fdre_C_D)         0.107     1.804    game7/an_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 game/lfsr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/lfsr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.691%)  route 0.125ns (43.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.564     1.447    game/clk_IBUF_BUFG
    SLICE_X46Y43         FDRE                                         r  game/lfsr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  game/lfsr_reg[0]/Q
                         net (fo=3, routed)           0.125     1.736    game/lfsr_reg_n_0_[0]
    SLICE_X46Y41         FDRE                                         r  game/lfsr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.833     1.960    game/clk_IBUF_BUFG
    SLICE_X46Y41         FDRE                                         r  game/lfsr_reg[1]/C
                         clock pessimism             -0.498     1.462    
    SLICE_X46Y41         FDRE (Hold_fdre_C_D)         0.059     1.521    game/lfsr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.521    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 game7/scan_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game7/an_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.209ns (35.778%)  route 0.375ns (64.222%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.552     1.435    game7/clk_IBUF_BUFG
    SLICE_X34Y28         FDRE                                         r  game7/scan_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y28         FDRE (Prop_fdre_C_Q)         0.164     1.599 r  game7/scan_reg[14]/Q
                         net (fo=19, routed)          0.375     1.974    game7/idx[0]
    SLICE_X36Y27         LUT2 (Prop_lut2_I0_O)        0.045     2.019 r  game7/an[2]_i_1/O
                         net (fo=1, routed)           0.000     2.019    game7/an[2]_i_1_n_0
    SLICE_X36Y27         FDRE                                         r  game7/an_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.819     1.946    game7/clk_IBUF_BUFG
    SLICE_X36Y27         FDRE                                         r  game7/an_reg[2]/C
                         clock pessimism             -0.249     1.697    
    SLICE_X36Y27         FDRE (Hold_fdre_C_D)         0.091     1.788    game7/an_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.788    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 game/player_x_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/player_x_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.209ns (58.186%)  route 0.150ns (41.814%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.562     1.445    game/clk_IBUF_BUFG
    SLICE_X38Y40         FDSE                                         r  game/player_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDSE (Prop_fdse_C_Q)         0.164     1.609 r  game/player_x_reg[0]/Q
                         net (fo=13, routed)          0.150     1.759    game/player_x[0]
    SLICE_X38Y40         LUT5 (Prop_lut5_I4_O)        0.045     1.804 r  game/player_x[0]_i_1/O
                         net (fo=1, routed)           0.000     1.804    game/player_x[0]_i_1_n_0
    SLICE_X38Y40         FDSE                                         r  game/player_x_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.831     1.958    game/clk_IBUF_BUFG
    SLICE_X38Y40         FDSE                                         r  game/player_x_reg[0]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X38Y40         FDSE (Hold_fdse_C_D)         0.121     1.566    game/player_x_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.238    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X38Y44   game/coin_x_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X41Y42   game/coin_x_reg[1]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X41Y42   game/coin_x_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y42   game/coin_x_reg[3]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X41Y42   game/coin_x_reg[4]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X41Y42   game/coin_x_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y42   game/coin_x_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y38   game/div_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y40   game/secdiv_reg[21]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X38Y44   game/coin_x_reg[0]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X41Y42   game/coin_x_reg[1]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X41Y42   game/coin_x_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y42   game/coin_x_reg[3]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X41Y42   game/coin_x_reg[4]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X41Y42   game/coin_x_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y42   game/coin_x_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y25   game7/scan_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y44   div6_25/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y45   div6_25/count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y38   game/div_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y35   game/secdiv_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y35   game/secdiv_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y36   game/secdiv_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y36   game/secdiv_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y36   game/secdiv_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y36   game/secdiv_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y28   game7/scan_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y47   div6_25/count_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y47   div6_25/count_reg[18]/C



