{
 "builder": {
  "_version": "2020.2",
  "_logger": "hdl_checker.builders.xvhdl",
  "_work_folder": "/home/nick/ECEC472/.hdl_checker",
  "_builtin_libraries": [
   {
    "name": "synopsis",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "unisim",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "std",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "maxii",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "xilinxcorelib",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "family_support",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "synplify",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "ieee",
    "case_sensitive": false,
    "__class__": "Identifier"
   }
  ],
  "_added_libraries": [],
  "_xvhdlini": "/home/nick/ECEC472/.hdl_checker/.xvhdl.init",
  "__class__": "XVHDL"
 },
 "config_file": [
  {
   "name": "/tmp/hdl_checker_project_pid278674.json",
   "__class__": "Path"
  },
  1614545507.1030018,
  "generated"
 ],
 "database": {
  "sources": [],
  "inferred_libraries": [],
  "design_units": [
   {
    "owner": {
     "name": "/home/nick/ECEC472/s_p_converter.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "s_p_converter",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/nick/ECEC472/shift_reg.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "shift_reg",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/nick/ECEC472/ring_counter.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "ring_counter",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   }
  ],
  "__class__": "Database"
 },
 "__version__": "0.7.2"
}