hp93000,timing,0.1
EQSP TIM,EQN,#900003780
EQNSET 70 "saf4_ext_if_lpg0_logic_X1_para"
DEFINES ppara_LOGIC_Port
SPECS

TIMINGSET 1 "Time_set_1"
period = 100.0/1
PINS ref_clk_pad_i io_clk_pad_i dft_1500_capturewr_pad_i dft_1500_selectwr_pad_i dft_1500_shiftwr_pad_i dft_1500_updatewr_pad_i dft_1500_wrstn_pad_i dft_1500_wso_ret_pad_o dft_1500_ws_pad_i dft_opcg_load_en_pad_i dft_opcg_trigger_pad_i dft_pmbist_pmbist_mode_pad_i dft_pmbist_pmda_rst_pad_i dft_pmbist_pmda_tck_pad_i dft_pmbist_pmda_tdi_pad_i dft_pmbist_ret_pause_continue_pad_i dft_scan_cmle_pad_i dft_scan_lpg1_pad_i dft_scan_lpg2_pad_i dft_scan_misr_rst_pad_i dft_scan_misr_select_pad_i dft_scan_rst_n_pad_i dft_scan_scan_en_pad_i dft_scan_ss1_pad_i global_chip_reset_pad_i interrupt_req_pad_o_ack io_ddr_enable_pad_i machine_init_ctrl_pad_i_0 machine_init_ctrl_pad_i_1 pllset_pad_i_0 pllset_pad_i_1 pllset_pad_i_2 pllset_pad_i_3 pll_async_reset_n_pad_i pll_config_select_pad_i pll_d_clk_pad_o pll_fail_pad_o pll_ref_select_pad_i pll_reg_async_reset_n_pad_i tap_rstn_pad_i tap_tdi_pad_i tap_tdo_pad_o tap_tms_pad_i tsen_test_o_pad_o drive_pad_i_0 drive_pad_i_1 vsen_test0_pad_o vsen_test1_pad_o pll_a_out_pad_ao tsen_iref_o_pad_ao reserved_in_pad_i_0
d1 = 0.0-100.0/1*0
PINS dft_1500_wrck_pad_i
d1 = 30.000000000000004-100.0/1*0
d2 = 80.0-100.0/1*0
d3 = 0.0-100.0/1*0
PINS dft_opcg_shift_clk_pad_i
d1 = 30.000000000000004-100.0/1*0
d2 = 80.0-100.0/1*0
PINS dft_pmbist_pmda_done_pad_o dft_pmbist_pmda_fail_pad_o dft_pmbist_pmda_ovfl_pad_o dft_pmbist_pmda_tdo_pad_o dft_pmbist_ret_pause_active_pad_o machine_init_done_pad_o pll_lock_pad_o reserved_out_pad_o_0
r1 = 29.0-100.0/1*0
d1 = 0.0-100.0/1*0
PINS dft_scan_elastic_rst_pad_i
d1 = 0.0-100.0/1*0
d2 = 50.0-100.0/1*0
PINS tap_tck_pad_i
d1 = 50.0-100.0/1*0
d2 = 100.0-100.0/1*0
d3 = 0.0-100.0/1*0
@
