.include "macros.inc"

.section .text, "ax" # 8004A3AC


.global func_8004A3AC
func_8004A3AC:
/* 8004A3AC 000472EC  94 21 FF B0 */	stwu r1, -0x50(r1)
/* 8004A3B0 000472F0  7C 08 02 A6 */	mflr r0
/* 8004A3B4 000472F4  90 01 00 54 */	stw r0, 0x54(r1)
/* 8004A3B8 000472F8  93 E1 00 4C */	stw r31, 0x4c(r1)
/* 8004A3BC 000472FC  7C 7F 1B 78 */	mr r31, r3
/* 8004A3C0 00047300  C0 03 00 18 */	lfs f0, 0x18(r3)
/* 8004A3C4 00047304  D0 01 00 30 */	stfs f0, 0x30(r1)
/* 8004A3C8 00047308  C0 03 00 1C */	lfs f0, 0x1c(r3)
/* 8004A3CC 0004730C  D0 01 00 34 */	stfs f0, 0x34(r1)
/* 8004A3D0 00047310  C0 03 00 20 */	lfs f0, 0x20(r3)
/* 8004A3D4 00047314  D0 01 00 38 */	stfs f0, 0x38(r1)
/* 8004A3D8 00047318  38 61 00 30 */	addi r3, r1, 0x30
/* 8004A3DC 0004731C  38 81 00 24 */	addi r4, r1, 0x24
/* 8004A3E0 00047320  38 A1 00 08 */	addi r5, r1, 8
/* 8004A3E4 00047324  48 01 0F 15 */	bl func_8005B2F8
/* 8004A3E8 00047328  C0 02 85 54 */	lfs f0, lbl_80451F54-_SDA2_BASE_(r2)
/* 8004A3EC 0004732C  D0 01 00 28 */	stfs f0, 0x28(r1)
/* 8004A3F0 00047330  38 61 00 0C */	addi r3, r1, 0xc
/* 8004A3F4 00047334  38 81 00 24 */	addi r4, r1, 0x24
/* 8004A3F8 00047338  C0 22 85 58 */	lfs f1, lbl_80451F58-_SDA2_BASE_(r2)
/* 8004A3FC 0004733C  C0 01 00 08 */	lfs f0, 8(r1)
/* 8004A400 00047340  EC 21 00 32 */	fmuls f1, f1, f0
/* 8004A404 00047344  48 21 C7 81 */	bl func_80266B84
/* 8004A408 00047348  E0 21 00 0C */	psq_l f1, 12(r1), 0, qr0
/* 8004A40C 0004734C  C0 01 00 14 */	lfs f0, 0x14(r1)
/* 8004A410 00047350  F0 21 00 18 */	psq_st f1, 24(r1), 0, qr0
/* 8004A414 00047354  D0 01 00 20 */	stfs f0, 0x20(r1)
/* 8004A418 00047358  E0 01 00 30 */	psq_l f0, 48(r1), 0, qr0
/* 8004A41C 0004735C  10 00 08 2A */	ps_add f0, f0, f1
/* 8004A420 00047360  F0 01 00 30 */	psq_st f0, 48(r1), 0, qr0
/* 8004A424 00047364  E0 21 80 38 */	psq_l f1, 56(r1), 1, qr0
/* 8004A428 00047368  E0 01 80 20 */	psq_l f0, 32(r1), 1, qr0
/* 8004A42C 0004736C  10 01 00 2A */	ps_add f0, f1, f0
/* 8004A430 00047370  F0 01 80 38 */	psq_st f0, 56(r1), 1, qr0
/* 8004A434 00047374  C0 01 00 30 */	lfs f0, 0x30(r1)
/* 8004A438 00047378  D0 1F 00 18 */	stfs f0, 0x18(r31)
/* 8004A43C 0004737C  C0 01 00 34 */	lfs f0, 0x34(r1)
/* 8004A440 00047380  D0 1F 00 1C */	stfs f0, 0x1c(r31)
/* 8004A444 00047384  C0 01 00 38 */	lfs f0, 0x38(r1)
/* 8004A448 00047388  D0 1F 00 20 */	stfs f0, 0x20(r31)
/* 8004A44C 0004738C  83 E1 00 4C */	lwz r31, 0x4c(r1)
/* 8004A450 00047390  80 01 00 54 */	lwz r0, 0x54(r1)
/* 8004A454 00047394  7C 08 03 A6 */	mtlr r0
/* 8004A458 00047398  38 21 00 50 */	addi r1, r1, 0x50
/* 8004A45C 0004739C  4E 80 00 20 */	blr 
/* 8004A460 000473A0  94 21 FF 30 */	stwu r1, -0xd0(r1)
/* 8004A464 000473A4  7C 08 02 A6 */	mflr r0
/* 8004A468 000473A8  90 01 00 D4 */	stw r0, 0xd4(r1)
/* 8004A46C 000473AC  DB E1 00 C0 */	stfd f31, 0xc0(r1)
/* 8004A470 000473B0  F3 E1 00 C8 */	psq_st f31, 200(r1), 0, qr0
/* 8004A474 000473B4  93 E1 00 BC */	stw r31, 0xbc(r1)
/* 8004A478 000473B8  93 C1 00 B8 */	stw r30, 0xb8(r1)
/* 8004A47C 000473BC  7C 9E 23 78 */	mr r30, r4
/* 8004A480 000473C0  7C BF 2B 78 */	mr r31, r5
/* 8004A484 000473C4  38 61 00 74 */	addi r3, r1, 0x74
/* 8004A488 000473C8  48 2F BF FD */	bl func_80346484
/* 8004A48C 000473CC  38 61 00 44 */	addi r3, r1, 0x44
/* 8004A490 000473D0  48 2F BF F5 */	bl func_80346484
/* 8004A494 000473D4  C0 42 85 5C */	lfs f2, lbl_80451F5C-_SDA2_BASE_(r2)
/* 8004A498 000473D8  A0 1F 00 88 */	lhz r0, 0x88(r31)
/* 8004A49C 000473DC  C8 22 85 68 */	lfd f1, lbl_80451F68-_SDA2_BASE_(r2)
/* 8004A4A0 000473E0  90 01 00 AC */	stw r0, 0xac(r1)
/* 8004A4A4 000473E4  3C 00 43 30 */	lis r0, 0x4330
/* 8004A4A8 000473E8  90 01 00 A8 */	stw r0, 0xa8(r1)
/* 8004A4AC 000473EC  C8 01 00 A8 */	lfd f0, 0xa8(r1)
/* 8004A4B0 000473F0  EC 00 08 28 */	fsubs f0, f0, f1
/* 8004A4B4 000473F4  EF E2 00 32 */	fmuls f31, f2, f0
/* 8004A4B8 000473F8  C0 02 85 50 */	lfs f0, lbl_80451F50-_SDA2_BASE_(r2)
/* 8004A4BC 000473FC  FC 1F 00 00 */	fcmpu cr0, f31, f0
/* 8004A4C0 00047400  41 82 00 C4 */	beq lbl_8004A584
/* 8004A4C4 00047404  7F C3 F3 78 */	mr r3, r30
/* 8004A4C8 00047408  48 00 08 C9 */	bl func_8004AD90
/* 8004A4CC 0004740C  54 60 06 3E */	clrlwi r0, r3, 0x18
/* 8004A4D0 00047410  2C 00 00 02 */	cmpwi r0, 2
/* 8004A4D4 00047414  41 82 00 54 */	beq lbl_8004A528
/* 8004A4D8 00047418  40 80 00 14 */	bge lbl_8004A4EC
/* 8004A4DC 0004741C  2C 00 00 00 */	cmpwi r0, 0
/* 8004A4E0 00047420  41 82 00 18 */	beq lbl_8004A4F8
/* 8004A4E4 00047424  40 80 00 2C */	bge lbl_8004A510
/* 8004A4E8 00047428  48 00 00 8C */	b lbl_8004A574
.global lbl_8004A4EC
lbl_8004A4EC:
/* 8004A4EC 0004742C  2C 00 00 04 */	cmpwi r0, 4
/* 8004A4F0 00047430  40 80 00 84 */	bge lbl_8004A574
/* 8004A4F4 00047434  48 00 00 4C */	b lbl_8004A540
.global lbl_8004A4F8
lbl_8004A4F8:
/* 8004A4F8 00047438  38 61 00 44 */	addi r3, r1, 0x44
/* 8004A4FC 0004743C  38 80 00 79 */	li r4, 0x79
/* 8004A500 00047440  C0 02 85 60 */	lfs f0, lbl_80451F60-_SDA2_BASE_(r2)
/* 8004A504 00047444  EC 20 07 F2 */	fmuls f1, f0, f31
/* 8004A508 00047448  48 2F C1 A1 */	bl func_803466A8
/* 8004A50C 0004744C  48 00 00 68 */	b lbl_8004A574
.global lbl_8004A510
lbl_8004A510:
/* 8004A510 00047450  38 61 00 44 */	addi r3, r1, 0x44
/* 8004A514 00047454  38 80 00 78 */	li r4, 0x78
/* 8004A518 00047458  C0 02 85 60 */	lfs f0, lbl_80451F60-_SDA2_BASE_(r2)
/* 8004A51C 0004745C  EC 20 07 F2 */	fmuls f1, f0, f31
/* 8004A520 00047460  48 2F C1 89 */	bl func_803466A8
/* 8004A524 00047464  48 00 00 50 */	b lbl_8004A574
.global lbl_8004A528
lbl_8004A528:
/* 8004A528 00047468  38 61 00 44 */	addi r3, r1, 0x44
/* 8004A52C 0004746C  38 80 00 7A */	li r4, 0x7a
/* 8004A530 00047470  C0 02 85 60 */	lfs f0, lbl_80451F60-_SDA2_BASE_(r2)
/* 8004A534 00047474  EC 20 07 F2 */	fmuls f1, f0, f31
/* 8004A538 00047478  48 2F C1 71 */	bl func_803466A8
/* 8004A53C 0004747C  48 00 00 38 */	b lbl_8004A574
.global lbl_8004A540
lbl_8004A540:
/* 8004A540 00047480  3C 60 80 38 */	lis r3, lbl_8037A108@ha
/* 8004A544 00047484  38 83 A1 08 */	addi r4, r3, lbl_8037A108@l
/* 8004A548 00047488  80 64 00 00 */	lwz r3, 0(r4)
/* 8004A54C 0004748C  80 04 00 04 */	lwz r0, 4(r4)
/* 8004A550 00047490  90 61 00 08 */	stw r3, 8(r1)
/* 8004A554 00047494  90 01 00 0C */	stw r0, 0xc(r1)
/* 8004A558 00047498  80 04 00 08 */	lwz r0, 8(r4)
/* 8004A55C 0004749C  90 01 00 10 */	stw r0, 0x10(r1)
/* 8004A560 000474A0  38 61 00 44 */	addi r3, r1, 0x44
/* 8004A564 000474A4  38 81 00 08 */	addi r4, r1, 8
/* 8004A568 000474A8  C0 02 85 60 */	lfs f0, lbl_80451F60-_SDA2_BASE_(r2)
/* 8004A56C 000474AC  EC 20 07 F2 */	fmuls f1, f0, f31
/* 8004A570 000474B0  48 2F C3 09 */	bl func_80346878
.global lbl_8004A574
lbl_8004A574:
/* 8004A574 000474B4  38 61 00 74 */	addi r3, r1, 0x74
/* 8004A578 000474B8  38 81 00 44 */	addi r4, r1, 0x44
/* 8004A57C 000474BC  7C 65 1B 78 */	mr r5, r3
/* 8004A580 000474C0  48 2F BF 65 */	bl func_803464E4
.global lbl_8004A584
lbl_8004A584:
/* 8004A584 000474C4  C0 3F 00 04 */	lfs f1, 4(r31)
/* 8004A588 000474C8  C0 5F 00 08 */	lfs f2, 8(r31)
/* 8004A58C 000474CC  C0 1F 00 00 */	lfs f0, 0(r31)
/* 8004A590 000474D0  D0 01 00 80 */	stfs f0, 0x80(r1)
/* 8004A594 000474D4  D0 21 00 90 */	stfs f1, 0x90(r1)
/* 8004A598 000474D8  D0 41 00 A0 */	stfs f2, 0xa0(r1)
/* 8004A59C 000474DC  C0 3E 00 B0 */	lfs f1, 0xb0(r30)
/* 8004A5A0 000474E0  C0 5E 00 B4 */	lfs f2, 0xb4(r30)
/* 8004A5A4 000474E4  C0 1F 00 60 */	lfs f0, 0x60(r31)
/* 8004A5A8 000474E8  EC 21 00 32 */	fmuls f1, f1, f0
/* 8004A5AC 000474EC  C0 1F 00 64 */	lfs f0, 0x64(r31)
/* 8004A5B0 000474F0  EC 42 00 32 */	fmuls f2, f2, f0
/* 8004A5B4 000474F4  38 61 00 14 */	addi r3, r1, 0x14
/* 8004A5B8 000474F8  FC 60 08 90 */	fmr f3, f1
/* 8004A5BC 000474FC  48 2F C3 AD */	bl func_80346968
/* 8004A5C0 00047500  38 61 00 74 */	addi r3, r1, 0x74
/* 8004A5C4 00047504  38 81 00 14 */	addi r4, r1, 0x14
/* 8004A5C8 00047508  7C 65 1B 78 */	mr r5, r3
/* 8004A5CC 0004750C  48 2F BF 19 */	bl func_803464E4
/* 8004A5D0 00047510  7F C3 F3 78 */	mr r3, r30
/* 8004A5D4 00047514  38 81 00 74 */	addi r4, r1, 0x74
/* 8004A5D8 00047518  48 00 07 15 */	bl func_8004ACEC
/* 8004A5DC 0004751C  80 1F 00 7C */	lwz r0, 0x7c(r31)
/* 8004A5E0 00047520  60 00 00 08 */	ori r0, r0, 8
/* 8004A5E4 00047524  90 1F 00 7C */	stw r0, 0x7c(r31)
/* 8004A5E8 00047528  E3 E1 00 C8 */	psq_l f31, 200(r1), 0, qr0
/* 8004A5EC 0004752C  CB E1 00 C0 */	lfd f31, 0xc0(r1)
/* 8004A5F0 00047530  83 E1 00 BC */	lwz r31, 0xbc(r1)
/* 8004A5F4 00047534  83 C1 00 B8 */	lwz r30, 0xb8(r1)
/* 8004A5F8 00047538  80 01 00 D4 */	lwz r0, 0xd4(r1)
/* 8004A5FC 0004753C  7C 08 03 A6 */	mtlr r0
/* 8004A600 00047540  38 21 00 D0 */	addi r1, r1, 0xd0
/* 8004A604 00047544  4E 80 00 20 */	blr 
