Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Feb 17 22:06:56 2025
| Host         : LAPTOP-DUUNQKAE running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file HDMI_wrapper_control_sets_placed.rpt
| Design       : HDMI_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     6 |
|    Minimum number of control sets                        |     6 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    27 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     6 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              47 |            8 |
| No           | No                    | Yes                    |             142 |           50 |
| No           | Yes                   | No                     |               5 |            1 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              19 |           10 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------+--------------------------------------------+-------------------------------------------------------+------------------+----------------+--------------+
|          Clock Signal         |                Enable Signal               |                    Set/Reset Signal                   | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------+--------------------------------------------+-------------------------------------------------------+------------------+----------------+--------------+
|  HDMI_i/clk_wiz_0/inst/clk_1x |                                            |                                                       |                1 |              2 |         2.00 |
|  HDMI_i/clk_wiz_0/inst/clk_5x |                                            | HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst3/p_4_in |                1 |              5 |         5.00 |
|  HDMI_i/clk_wiz_0/inst/clk_1x | HDMI_i/vga_pic_0/inst/rgb_data[23]_i_1_n_0 | HDMI_i/util_vector_logic_1/Res[0]                     |                6 |              9 |         1.50 |
|  HDMI_i/clk_wiz_0/inst/clk_1x | HDMI_i/vga_ctrl_0/inst/v_count[9]_i_1_n_0  | HDMI_i/util_vector_logic_1/Res[0]                     |                4 |             10 |         2.50 |
|  HDMI_i/clk_wiz_0/inst/clk_5x |                                            |                                                       |                7 |             45 |         6.43 |
|  HDMI_i/clk_wiz_0/inst/clk_1x |                                            | HDMI_i/util_vector_logic_1/Res[0]                     |               50 |            142 |         2.84 |
+-------------------------------+--------------------------------------------+-------------------------------------------------------+------------------+----------------+--------------+


