verilog xil_defaultlib --include "/tools/Xilinx/Vivado/2024.1/data/xilinx_vip/include" --include "../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/0bd1/hdl/verilog" --include "../../../../pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_gesture_model_0_2/drivers/gesture_model_v1_0/src" --include "../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/a317/hdl" \
"../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/0bd1/hdl/ip/gesture_model_fadd_32ns_32ns_32_4_full_dsp_1_ip.v" \
"../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/0bd1/hdl/ip/gesture_model_fcmp_32ns_32ns_1_2_no_dsp_1_ip.v" \
"../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/0bd1/hdl/ip/gesture_model_fdiv_32ns_32ns_32_9_no_dsp_1_ip.v" \
"../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/0bd1/hdl/ip/gesture_model_fexp_32ns_32ns_32_8_full_dsp_1_ip.v" \
"../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/0bd1/hdl/ip/gesture_model_fmul_32ns_32ns_32_3_max_dsp_1_ip.v" \
"../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/0bd1/hdl/ip/gesture_model_fsqrt_32ns_32ns_32_8_no_dsp_1_ip.v" \
"../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/0bd1/hdl/ip/gesture_model_fsub_32ns_32ns_32_4_full_dsp_1_ip.v" \
"../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/0bd1/hdl/verilog/gesture_model_batch_norm_out_0_RAM_AUTO_1R1W.v" \
"../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/0bd1/hdl/verilog/gesture_model_batch_norm_out_1_RAM_AUTO_1R1W.v" \
"../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/0bd1/hdl/verilog/gesture_model_batch_norm_out_2_RAM_AUTO_1R1W.v" \
"../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/0bd1/hdl/verilog/gesture_model_control_s_axi.v" \
"../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/0bd1/hdl/verilog/gesture_model_conv1d_1_biases_ROM_AUTO_1R.v" \
"../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/0bd1/hdl/verilog/gesture_model_conv1d_1_weights_ROM_AUTO_1R.v" \
"../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/0bd1/hdl/verilog/gesture_model_conv1d_2_biases_ROM_AUTO_1R.v" \
"../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/0bd1/hdl/verilog/gesture_model_conv1d_2_weights_ROM_AUTO_1R.v" \
"../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/0bd1/hdl/verilog/gesture_model_conv1d_out_0_RAM_AUTO_1R1W.v" \
"../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/0bd1/hdl/verilog/gesture_model_conv1d_out_1_RAM_AUTO_1R1W.v" \
"../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/0bd1/hdl/verilog/gesture_model_conv1d_out_2_RAM_AUTO_1R1W.v" \
"../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/0bd1/hdl/verilog/gesture_model_dense_out_0_RAM_AUTO_1R1W.v" \
"../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/0bd1/hdl/verilog/gesture_model_fadd_32ns_32ns_32_4_full_dsp_1.v" \
"../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/0bd1/hdl/verilog/gesture_model_fcmp_32ns_32ns_1_2_no_dsp_1.v" \
"../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/0bd1/hdl/verilog/gesture_model_fdiv_32ns_32ns_32_9_no_dsp_1.v" \
"../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/0bd1/hdl/verilog/gesture_model_fexp_32ns_32ns_32_8_full_dsp_1.v" \
"../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/0bd1/hdl/verilog/gesture_model_flatten_out_0_RAM_AUTO_1R1W.v" \
"../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/0bd1/hdl/verilog/gesture_model_flow_control_loop_pipe_sequential_init.v" \
"../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/0bd1/hdl/verilog/gesture_model_fmul_32ns_32ns_32_3_max_dsp_1.v" \
"../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/0bd1/hdl/verilog/gesture_model_fsqrt_32ns_32ns_32_8_no_dsp_1.v" \
"../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/0bd1/hdl/verilog/gesture_model_fsub_32ns_32ns_32_4_full_dsp_1.v" \
"../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/0bd1/hdl/verilog/gesture_model_gesture_model_Pipeline_VITIS_LOOP_25_3.v" \
"../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/0bd1/hdl/verilog/gesture_model_gesture_model_Pipeline_VITIS_LOOP_25_3_conv1d_0_weights_0_ROM_AUTO_1R.v" \
"../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/0bd1/hdl/verilog/gesture_model_gesture_model_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2.v" \
"../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/0bd1/hdl/verilog/gesture_model_gesture_model_Pipeline_VITIS_LOOP_54_1_VITIS_LOOP_56_2.v" \
"../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/0bd1/hdl/verilog/gesture_model_gesture_model_Pipeline_VITIS_LOOP_83_4.v" \
"../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/0bd1/hdl/verilog/gesture_model_gesture_model_Pipeline_VITIS_LOOP_83_41.v" \
"../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/0bd1/hdl/verilog/gesture_model_gesture_model_Pipeline_VITIS_LOOP_96_1_VITIS_LOOP_98_2.v" \
"../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/0bd1/hdl/verilog/gesture_model_gesture_model_Pipeline_VITIS_LOOP_96_1_VITIS_LOOP_98_2_batch_norm_1_beta_ROM_eOg.v" \
"../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/0bd1/hdl/verilog/gesture_model_gesture_model_Pipeline_VITIS_LOOP_96_1_VITIS_LOOP_98_2_batch_norm_1_gamma_ROMcud.v" \
"../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/0bd1/hdl/verilog/gesture_model_gesture_model_Pipeline_VITIS_LOOP_96_1_VITIS_LOOP_98_2_batch_norm_1_mean_ROM_dEe.v" \
"../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/0bd1/hdl/verilog/gesture_model_gesture_model_Pipeline_VITIS_LOOP_96_1_VITIS_LOOP_98_2_batch_norm_1_variance_bkb.v" \
"../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/0bd1/hdl/verilog/gesture_model_gesture_model_Pipeline_VITIS_LOOP_114_3.v" \
"../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/0bd1/hdl/verilog/gesture_model_gesture_model_Pipeline_VITIS_LOOP_138_4.v" \
"../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/0bd1/hdl/verilog/gesture_model_gesture_model_Pipeline_VITIS_LOOP_138_42.v" \
"../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/0bd1/hdl/verilog/gesture_model_gesture_model_Pipeline_VITIS_LOOP_151_1_VITIS_LOOP_153_2.v" \
"../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/0bd1/hdl/verilog/gesture_model_gesture_model_Pipeline_VITIS_LOOP_151_1_VITIS_LOOP_153_2_batch_norm_2_beta_ROibs.v" \
"../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/0bd1/hdl/verilog/gesture_model_gesture_model_Pipeline_VITIS_LOOP_151_1_VITIS_LOOP_153_2_batch_norm_2_gamma_Rg8j.v" \
"../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/0bd1/hdl/verilog/gesture_model_gesture_model_Pipeline_VITIS_LOOP_151_1_VITIS_LOOP_153_2_batch_norm_2_mean_ROhbi.v" \
"../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/0bd1/hdl/verilog/gesture_model_gesture_model_Pipeline_VITIS_LOOP_151_1_VITIS_LOOP_153_2_batch_norm_2_variancfYi.v" \
"../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/0bd1/hdl/verilog/gesture_model_gesture_model_Pipeline_VITIS_LOOP_164_1_VITIS_LOOP_166_2.v" \
"../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/0bd1/hdl/verilog/gesture_model_gesture_model_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_189_2.v" \
"../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/0bd1/hdl/verilog/gesture_model_gesture_model_Pipeline_VITIS_LOOP_198_1_VITIS_LOOP_201_2.v" \
"../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/0bd1/hdl/verilog/gesture_model_gesture_model_Pipeline_VITIS_LOOP_198_1_VITIS_LOOP_201_2_dense_0_biases_ROM_AkbM.v" \
"../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/0bd1/hdl/verilog/gesture_model_gesture_model_Pipeline_VITIS_LOOP_198_1_VITIS_LOOP_201_2_dense_0_weights_ROM_jbC.v" \
"../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/0bd1/hdl/verilog/gesture_model_gesture_model_Pipeline_VITIS_LOOP_212_1_VITIS_LOOP_215_2.v" \
"../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/0bd1/hdl/verilog/gesture_model_gesture_model_Pipeline_VITIS_LOOP_212_1_VITIS_LOOP_215_2_dense_1_biases_ROM_Amb6.v" \
"../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/0bd1/hdl/verilog/gesture_model_gesture_model_Pipeline_VITIS_LOOP_212_1_VITIS_LOOP_215_2_dense_1_weights_ROM_lbW.v" \
"../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/0bd1/hdl/verilog/gesture_model_gesture_model_Pipeline_VITIS_LOOP_224_3.v" \
"../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/0bd1/hdl/verilog/gesture_model_gesture_model_Pipeline_VITIS_LOOP_230_4.v" \
"../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/0bd1/hdl/verilog/gesture_model_gesture_model_Pipeline_VITIS_LOOP_260_1.v" \
"../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/0bd1/hdl/verilog/gesture_model_gesture_model_Pipeline_VITIS_LOOP_287_3.v" \
"../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/0bd1/hdl/verilog/gesture_model_hls_deadlock_idx0_monitor.v" \
"../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/0bd1/hdl/verilog/gesture_model_input_0_RAM_AUTO_1R1W.v" \
"../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/0bd1/hdl/verilog/gesture_model_max_pool_out_0_RAM_AUTO_1R1W.v" \
"../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/0bd1/hdl/verilog/gesture_model_max_pool_out_1_RAM_AUTO_1R1W.v" \
"../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/0bd1/hdl/verilog/gesture_model_max_pool_out_2_RAM_AUTO_1R1W.v" \
"../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/0bd1/hdl/verilog/gesture_model_mul_9ns_11ns_19_1_1.v" \
"../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/0bd1/hdl/verilog/gesture_model_output_RAM_AUTO_1R1W.v" \
"../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/0bd1/hdl/verilog/gesture_model_regslice_both.v" \
"../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/0bd1/hdl/verilog/gesture_model_sparsemux_9_2_32_1_1.v" \
"../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/0bd1/hdl/verilog/gesture_model_urem_9ns_3ns_2_13_1.v" \
"../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/0bd1/hdl/verilog/gesture_model.v" \
"../../../bd/design_1/ip/design_1_gesture_model_0_2/sim/design_1_gesture_model_0_2.v" \
"../../../bd/design_1/ip/design_1_zynq_ultra_ps_e_0_1/sim/design_1_zynq_ultra_ps_e_0_1_vip_wrapper.v" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../bd/design_1/ip/design_1_auto_us_0/sim/design_1_auto_us_0.v" \
"../../../bd/design_1/ip/design_1_auto_us_1/sim/design_1_auto_us_1.v" \
"../../../bd/design_1/ip/design_1_auto_us_2/sim/design_1_auto_us_2.v" \
"../../../bd/design_1/ip/design_1_auto_ds_0/sim/design_1_auto_ds_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/ip/design_1_auto_ds_1/sim/design_1_auto_ds_1.v" \
"../../../bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v" \
"../../../bd/design_1/ip/design_1_s00_mmu_0/sim/design_1_s00_mmu_0.v" \
"../../../bd/design_1/ip/design_1_s01_mmu_0/sim/design_1_s01_mmu_0.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
