$date
	Sun Oct 23 04:40:47 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#351449
b101 !
1"
#351450
b101 &
b101 %
1$
#351451
0"
#351454
b10000 &
b10000 %
#351458
b1000 &
b1000 %
#351462
b100 &
b100 %
#351466
b10 &
b10 %
#351470
b1 &
1#
b1 %
#351474
b0 &
b0 %
0#
0$
#1418702
b11110 &
b11110 %
1$
b11110 !
1"
#1418703
0"
#1418706
b1111 &
b1111 %
#1418710
b101110 &
b101110 %
#1418714
b10111 &
b10111 %
#1418718
b1000110 &
b1000110 %
#1418722
b100011 &
b100011 %
#1418726
b1101010 &
b1101010 %
#1418730
b110101 &
b110101 %
#1418734
b10100000 &
b10100000 %
#1418738
b1010000 &
b1010000 %
#1418742
b101000 &
b101000 %
#1418746
b10100 &
b10100 %
#1418750
b1010 &
b1010 %
#1418754
b101 &
b101 %
#1418758
b10000 &
b10000 %
#1418762
b1000 &
b1000 %
#1418766
b100 &
b100 %
#1418770
b10 &
b10 %
#1418774
b1 &
1#
b1 %
#1418778
b0 &
b0 %
0#
0$
#2347881
b1101 !
1"
#2347882
b1101 &
b1101 %
1$
#2347883
0"
#2347886
b101000 &
b101000 %
#2347890
b10100 &
b10100 %
#2347894
b1010 &
b1010 %
#2347898
b101 &
b101 %
#2347902
b10000 &
b10000 %
#2347906
b1000 &
b1000 %
#2347910
b100 &
b100 %
#2347914
b10 &
b10 %
#2347918
b1 &
1#
b1 %
#2347922
b0 &
b0 %
0#
0$
#4500012
