

================================================================
== Vitis HLS Report for 'block_mm'
================================================================
* Date:           Mon Jul 28 11:58:59 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        block_mm
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.891 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       43|       54|  0.215 us|  0.270 us|   44|   55|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 3 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%it_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %it"   --->   Operation 10 'read' 'it_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_partset4_loc = alloca i64 1"   --->   Operation 11 'alloca' 'p_partset4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_loc = alloca i64 1"   --->   Operation 12 'alloca' 'p_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%add_12961_loc = alloca i64 1"   --->   Operation 13 'alloca' 'add_12961_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%add_23462_loc = alloca i64 1"   --->   Operation 14 'alloca' 'add_23462_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%add_33963_loc = alloca i64 1"   --->   Operation 15 'alloca' 'add_33963_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%add_164_loc = alloca i64 1"   --->   Operation 16 'alloca' 'add_164_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%add_1_165_loc = alloca i64 1"   --->   Operation 17 'alloca' 'add_1_165_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%add_1_266_loc = alloca i64 1"   --->   Operation 18 'alloca' 'add_1_266_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%add_1_367_loc = alloca i64 1"   --->   Operation 19 'alloca' 'add_1_367_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%add_268_loc = alloca i64 1"   --->   Operation 20 'alloca' 'add_268_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%add_2_169_loc = alloca i64 1"   --->   Operation 21 'alloca' 'add_2_169_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%add_2_270_loc = alloca i64 1"   --->   Operation 22 'alloca' 'add_2_270_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%add_2_371_loc = alloca i64 1"   --->   Operation 23 'alloca' 'add_2_371_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%add_372_loc = alloca i64 1"   --->   Operation 24 'alloca' 'add_372_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%add_3_173_loc = alloca i64 1"   --->   Operation 25 'alloca' 'add_3_173_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%add_3_274_loc = alloca i64 1"   --->   Operation 26 'alloca' 'add_3_274_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%add_3_375_loc = alloca i64 1"   --->   Operation 27 'alloca' 'add_3_375_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%AB_loc = alloca i64 1"   --->   Operation 28 'alloca' 'AB_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%AB_1_loc = alloca i64 1"   --->   Operation 29 'alloca' 'AB_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%AB_2_loc = alloca i64 1"   --->   Operation 30 'alloca' 'AB_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%AB_3_loc = alloca i64 1"   --->   Operation 31 'alloca' 'AB_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%AB_4_loc = alloca i64 1"   --->   Operation 32 'alloca' 'AB_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%AB_5_loc = alloca i64 1"   --->   Operation 33 'alloca' 'AB_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%AB_6_loc = alloca i64 1"   --->   Operation 34 'alloca' 'AB_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%AB_7_loc = alloca i64 1"   --->   Operation 35 'alloca' 'AB_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%AB_8_loc = alloca i64 1"   --->   Operation 36 'alloca' 'AB_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%AB_9_loc = alloca i64 1"   --->   Operation 37 'alloca' 'AB_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%AB_10_loc = alloca i64 1"   --->   Operation 38 'alloca' 'AB_10_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%AB_11_loc = alloca i64 1"   --->   Operation 39 'alloca' 'AB_11_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%AB_12_loc = alloca i64 1"   --->   Operation 40 'alloca' 'AB_12_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%AB_13_loc = alloca i64 1"   --->   Operation 41 'alloca' 'AB_13_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%AB_14_loc = alloca i64 1"   --->   Operation 42 'alloca' 'AB_14_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%AB_15_loc = alloca i64 1"   --->   Operation 43 'alloca' 'AB_15_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln20 = trunc i32 %it_read" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:20]   --->   Operation 44 'trunc' 'trunc_ln20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%spectopmodule_ln20 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:20]   --->   Operation 45 'spectopmodule' 'spectopmodule_ln20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %Arows, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %Arows"   --->   Operation 47 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %Bcols, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %Bcols"   --->   Operation 49 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %ABpartial"   --->   Operation 50 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %ABpartial, void @empty_1, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %it"   --->   Operation 52 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %it, void @empty_1, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %trunc_ln20, void %for.inc.preheader, void %if.end" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:26]   --->   Operation 54 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 55 'wait' 'empty' <Predicate = (!trunc_ln20)> <Delay = 0.00>
ST_1 : Operation 56 [2/2] (0.00ns)   --->   "%call_ln0 = call void @block_mm_Pipeline_loadA, i128 %Arows, i32 %block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A, i32 %block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1, i32 %block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2, i32 %block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3"   --->   Operation 56 'call' 'call_ln0' <Predicate = (!trunc_ln20)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 57 [1/2] (0.00ns)   --->   "%call_ln0 = call void @block_mm_Pipeline_loadA, i128 %Arows, i32 %block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A, i32 %block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1, i32 %block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2, i32 %block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3"   --->   Operation 57 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%empty_19 = wait i32 @_ssdm_op_Wait"   --->   Operation 58 'wait' 'empty_19' <Predicate = (!trunc_ln20)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end"   --->   Operation 59 'br' 'br_ln0' <Predicate = (!trunc_ln20)> <Delay = 0.00>
ST_3 : Operation 60 [2/2] (0.00ns)   --->   "%call_ln0 = call void @block_mm_Pipeline_2, i32 %AB_15_loc, i32 %AB_14_loc, i32 %AB_13_loc, i32 %AB_12_loc, i32 %AB_11_loc, i32 %AB_10_loc, i32 %AB_9_loc, i32 %AB_8_loc, i32 %AB_7_loc, i32 %AB_6_loc, i32 %AB_5_loc, i32 %AB_4_loc, i32 %AB_3_loc, i32 %AB_2_loc, i32 %AB_1_loc, i32 %AB_loc"   --->   Operation 60 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 1.02>
ST_4 : Operation 61 [1/2] (1.02ns)   --->   "%call_ln0 = call void @block_mm_Pipeline_2, i32 %AB_15_loc, i32 %AB_14_loc, i32 %AB_13_loc, i32 %AB_12_loc, i32 %AB_11_loc, i32 %AB_10_loc, i32 %AB_9_loc, i32 %AB_8_loc, i32 %AB_7_loc, i32 %AB_6_loc, i32 %AB_5_loc, i32 %AB_4_loc, i32 %AB_3_loc, i32 %AB_2_loc, i32 %AB_1_loc, i32 %AB_loc"   --->   Operation 61 'call' 'call_ln0' <Predicate = true> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%empty_20 = wait i32 @_ssdm_op_Wait"   --->   Operation 62 'wait' 'empty_20' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.38>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%AB_15_loc_load = load i32 %AB_15_loc"   --->   Operation 63 'load' 'AB_15_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%AB_14_loc_load = load i32 %AB_14_loc"   --->   Operation 64 'load' 'AB_14_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%AB_13_loc_load = load i32 %AB_13_loc"   --->   Operation 65 'load' 'AB_13_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%AB_12_loc_load = load i32 %AB_12_loc"   --->   Operation 66 'load' 'AB_12_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%AB_11_loc_load = load i32 %AB_11_loc"   --->   Operation 67 'load' 'AB_11_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%AB_10_loc_load = load i32 %AB_10_loc"   --->   Operation 68 'load' 'AB_10_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%AB_9_loc_load = load i32 %AB_9_loc"   --->   Operation 69 'load' 'AB_9_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%AB_8_loc_load = load i32 %AB_8_loc"   --->   Operation 70 'load' 'AB_8_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%AB_7_loc_load = load i32 %AB_7_loc"   --->   Operation 71 'load' 'AB_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%AB_6_loc_load = load i32 %AB_6_loc"   --->   Operation 72 'load' 'AB_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%AB_5_loc_load = load i32 %AB_5_loc"   --->   Operation 73 'load' 'AB_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%AB_4_loc_load = load i32 %AB_4_loc"   --->   Operation 74 'load' 'AB_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%AB_3_loc_load = load i32 %AB_3_loc"   --->   Operation 75 'load' 'AB_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%AB_2_loc_load = load i32 %AB_2_loc"   --->   Operation 76 'load' 'AB_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%AB_1_loc_load = load i32 %AB_1_loc"   --->   Operation 77 'load' 'AB_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%AB_loc_load = load i32 %AB_loc"   --->   Operation 78 'load' 'AB_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [2/2] (0.38ns)   --->   "%call_ln0 = call void @block_mm_Pipeline_partialsum, i32 %AB_15_loc_load, i32 %AB_14_loc_load, i32 %AB_13_loc_load, i32 %AB_12_loc_load, i32 %AB_11_loc_load, i32 %AB_10_loc_load, i32 %AB_9_loc_load, i32 %AB_8_loc_load, i32 %AB_7_loc_load, i32 %AB_6_loc_load, i32 %AB_5_loc_load, i32 %AB_4_loc_load, i32 %AB_3_loc_load, i32 %AB_2_loc_load, i32 %AB_1_loc_load, i32 %AB_loc_load, i128 %Bcols, i32 %add_3_375_loc, i32 %add_3_274_loc, i32 %add_3_173_loc, i32 %add_372_loc, i32 %add_2_371_loc, i32 %add_2_270_loc, i32 %add_2_169_loc, i32 %add_268_loc, i32 %add_1_367_loc, i32 %add_1_266_loc, i32 %add_1_165_loc, i32 %add_164_loc, i32 %add_33963_loc, i32 %add_23462_loc, i32 %add_12961_loc, i32 %p_loc, i32 %block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A, i32 %block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1, i32 %block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2, i32 %block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3"   --->   Operation 79 'call' 'call_ln0' <Predicate = true> <Delay = 0.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 80 [1/2] (0.00ns)   --->   "%call_ln0 = call void @block_mm_Pipeline_partialsum, i32 %AB_15_loc_load, i32 %AB_14_loc_load, i32 %AB_13_loc_load, i32 %AB_12_loc_load, i32 %AB_11_loc_load, i32 %AB_10_loc_load, i32 %AB_9_loc_load, i32 %AB_8_loc_load, i32 %AB_7_loc_load, i32 %AB_6_loc_load, i32 %AB_5_loc_load, i32 %AB_4_loc_load, i32 %AB_3_loc_load, i32 %AB_2_loc_load, i32 %AB_1_loc_load, i32 %AB_loc_load, i128 %Bcols, i32 %add_3_375_loc, i32 %add_3_274_loc, i32 %add_3_173_loc, i32 %add_372_loc, i32 %add_2_371_loc, i32 %add_2_270_loc, i32 %add_2_169_loc, i32 %add_268_loc, i32 %add_1_367_loc, i32 %add_1_266_loc, i32 %add_1_165_loc, i32 %add_164_loc, i32 %add_33963_loc, i32 %add_23462_loc, i32 %add_12961_loc, i32 %p_loc, i32 %block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A, i32 %block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1, i32 %block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2, i32 %block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3"   --->   Operation 80 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.45>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%add_3_375_loc_load = load i32 %add_3_375_loc"   --->   Operation 81 'load' 'add_3_375_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%add_3_274_loc_load = load i32 %add_3_274_loc"   --->   Operation 82 'load' 'add_3_274_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%add_3_173_loc_load = load i32 %add_3_173_loc"   --->   Operation 83 'load' 'add_3_173_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%add_372_loc_load = load i32 %add_372_loc"   --->   Operation 84 'load' 'add_372_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%add_2_371_loc_load = load i32 %add_2_371_loc"   --->   Operation 85 'load' 'add_2_371_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%add_2_270_loc_load = load i32 %add_2_270_loc"   --->   Operation 86 'load' 'add_2_270_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%add_2_169_loc_load = load i32 %add_2_169_loc"   --->   Operation 87 'load' 'add_2_169_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%add_268_loc_load = load i32 %add_268_loc"   --->   Operation 88 'load' 'add_268_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%add_1_367_loc_load = load i32 %add_1_367_loc"   --->   Operation 89 'load' 'add_1_367_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%add_1_266_loc_load = load i32 %add_1_266_loc"   --->   Operation 90 'load' 'add_1_266_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%add_1_165_loc_load = load i32 %add_1_165_loc"   --->   Operation 91 'load' 'add_1_165_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%add_164_loc_load = load i32 %add_164_loc"   --->   Operation 92 'load' 'add_164_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%add_33963_loc_load = load i32 %add_33963_loc"   --->   Operation 93 'load' 'add_33963_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%add_23462_loc_load = load i32 %add_23462_loc"   --->   Operation 94 'load' 'add_23462_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%add_12961_loc_load = load i32 %add_12961_loc"   --->   Operation 95 'load' 'add_12961_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%p_loc_load = load i32 %p_loc"   --->   Operation 96 'load' 'p_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%ABpartial_read = read i512 @_ssdm_op_Read.ap_auto.i512P0A, i512 %ABpartial" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:57]   --->   Operation 97 'read' 'ABpartial_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 98 [2/2] (0.45ns)   --->   "%call_ln57 = call void @block_mm_Pipeline_writeoutput, i512 %ABpartial_read, i32 %p_loc_load, i32 %add_164_loc_load, i32 %add_268_loc_load, i32 %add_372_loc_load, i32 %add_12961_loc_load, i32 %add_1_165_loc_load, i32 %add_2_169_loc_load, i32 %add_3_173_loc_load, i32 %add_23462_loc_load, i32 %add_1_266_loc_load, i32 %add_2_270_loc_load, i32 %add_3_274_loc_load, i32 %add_33963_loc_load, i32 %add_1_367_loc_load, i32 %add_2_371_loc_load, i32 %add_3_375_loc_load, i512 %p_partset4_loc" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:57]   --->   Operation 98 'call' 'call_ln57' <Predicate = true> <Delay = 0.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.88>
ST_8 : Operation 99 [1/2] (0.88ns)   --->   "%call_ln57 = call void @block_mm_Pipeline_writeoutput, i512 %ABpartial_read, i32 %p_loc_load, i32 %add_164_loc_load, i32 %add_268_loc_load, i32 %add_372_loc_load, i32 %add_12961_loc_load, i32 %add_1_165_loc_load, i32 %add_2_169_loc_load, i32 %add_3_173_loc_load, i32 %add_23462_loc_load, i32 %add_1_266_loc_load, i32 %add_2_270_loc_load, i32 %add_3_274_loc_load, i32 %add_33963_loc_load, i32 %add_1_367_loc_load, i32 %add_2_371_loc_load, i32 %add_3_375_loc_load, i512 %p_partset4_loc" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:57]   --->   Operation 99 'call' 'call_ln57' <Predicate = true> <Delay = 0.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 100 [1/1] (0.00ns)   --->   "%p_partset4_loc_load = load i512 %p_partset4_loc"   --->   Operation 100 'load' 'p_partset4_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 101 [1/1] (0.00ns)   --->   "%write_ln57 = write void @_ssdm_op_Write.ap_auto.i512P0A, i512 %ABpartial, i512 %p_partset4_loc_load" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:57]   --->   Operation 101 'write' 'write_ln57' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "%ret_ln60 = ret" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:60]   --->   Operation 102 'ret' 'ret_ln60' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 1.02ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'block_mm_Pipeline_2' [60]  (1.02 ns)

 <State 5>: 0.387ns
The critical path consists of the following:
	'load' operation ('AB_15_loc_load') on local variable 'AB_15_loc' [61]  (0 ns)
	'call' operation ('call_ln0') to 'block_mm_Pipeline_partialsum' [78]  (0.387 ns)

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 0.453ns
The critical path consists of the following:
	'load' operation ('add_3_375_loc_load') on local variable 'add_3_375_loc' [79]  (0 ns)
	'call' operation ('call_ln57', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:57) to 'block_mm_Pipeline_writeoutput' [96]  (0.453 ns)

 <State 8>: 0.887ns
The critical path consists of the following:
	'call' operation ('call_ln57', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:57) to 'block_mm_Pipeline_writeoutput' [96]  (0.887 ns)

 <State 9>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
