Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.2 (lin64) Build 2348494 Mon Oct  1 18:25:39 MDT 2018
| Date         : Wed Feb 20 21:21:20 2019
| Host         : elsa running 64-bit Antergos Linux
| Command      : report_timing_summary -max_paths 10 -file GrayCounter_System_timing_summary_routed.rpt -pb GrayCounter_System_timing_summary_routed.pb -rpx GrayCounter_System_timing_summary_routed.rpx -warn_on_violation
| Design       : GrayCounter_System
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.256        0.000                      0                   46        0.179        0.000                      0                   46        4.500        0.000                       0                    38  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 6.256        0.000                      0                   46        0.179        0.000                      0                   46        4.500        0.000                       0                    38  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        6.256ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.256ns  (required time - arrival time)
  Source:                 pulse_inst/counter_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_inst/counter_reg[21]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.758ns  (logic 1.984ns (52.791%)  route 1.774ns (47.210%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.180ns = ( 15.180 - 10.000 ) 
    Source Clock Delay      (SCD):    5.640ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.878     5.640    pulse_inst/clk_IBUF_BUFG
    SLICE_X109Y46        FDPE                                         r  pulse_inst/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y46        FDPE (Prop_fdpe_C_Q)         0.419     6.059 r  pulse_inst/counter_reg[8]/Q
                         net (fo=2, routed)           0.841     6.901    pulse_inst/counter[8]
    SLICE_X108Y44        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.672     7.573 r  pulse_inst/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.573    pulse_inst/counter0_carry__0_n_0
    SLICE_X108Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.690 r  pulse_inst/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.690    pulse_inst/counter0_carry__1_n_0
    SLICE_X108Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.807 r  pulse_inst/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.807    pulse_inst/counter0_carry__2_n_0
    SLICE_X108Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.924 r  pulse_inst/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.924    pulse_inst/counter0_carry__3_n_0
    SLICE_X108Y48        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.143 r  pulse_inst/counter0_carry__4/O[0]
                         net (fo=1, routed)           0.933     9.076    pulse_inst/data0[21]
    SLICE_X107Y46        LUT3 (Prop_lut3_I2_O)        0.323     9.399 r  pulse_inst/counter[21]_i_1/O
                         net (fo=1, routed)           0.000     9.399    pulse_inst/counter_0[21]
    SLICE_X107Y46        FDPE                                         r  pulse_inst/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.697    15.180    pulse_inst/clk_IBUF_BUFG
    SLICE_X107Y46        FDPE                                         r  pulse_inst/counter_reg[21]/C
                         clock pessimism              0.435    15.615    
                         clock uncertainty           -0.035    15.580    
    SLICE_X107Y46        FDPE (Setup_fdpe_C_D)        0.075    15.655    pulse_inst/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.655    
                         arrival time                          -9.399    
  -------------------------------------------------------------------
                         slack                                  6.256    

Slack (MET) :             6.261ns  (required time - arrival time)
  Source:                 pulse_inst/counter_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_inst/counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.754ns  (logic 2.101ns (55.962%)  route 1.653ns (44.038%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.181ns = ( 15.181 - 10.000 ) 
    Source Clock Delay      (SCD):    5.640ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.878     5.640    pulse_inst/clk_IBUF_BUFG
    SLICE_X109Y46        FDPE                                         r  pulse_inst/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y46        FDPE (Prop_fdpe_C_Q)         0.419     6.059 r  pulse_inst/counter_reg[8]/Q
                         net (fo=2, routed)           0.841     6.901    pulse_inst/counter[8]
    SLICE_X108Y44        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.672     7.573 r  pulse_inst/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.573    pulse_inst/counter0_carry__0_n_0
    SLICE_X108Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.690 r  pulse_inst/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.690    pulse_inst/counter0_carry__1_n_0
    SLICE_X108Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.807 r  pulse_inst/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.807    pulse_inst/counter0_carry__2_n_0
    SLICE_X108Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.924 r  pulse_inst/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.924    pulse_inst/counter0_carry__3_n_0
    SLICE_X108Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.041 r  pulse_inst/counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.041    pulse_inst/counter0_carry__4_n_0
    SLICE_X108Y49        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.260 r  pulse_inst/counter0_carry__5/O[0]
                         net (fo=1, routed)           0.812     9.072    pulse_inst/data0[25]
    SLICE_X109Y47        LUT3 (Prop_lut3_I2_O)        0.323     9.395 r  pulse_inst/counter[25]_i_1/O
                         net (fo=1, routed)           0.000     9.395    pulse_inst/counter_0[25]
    SLICE_X109Y47        FDCE                                         r  pulse_inst/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.698    15.181    pulse_inst/clk_IBUF_BUFG
    SLICE_X109Y47        FDCE                                         r  pulse_inst/counter_reg[25]/C
                         clock pessimism              0.435    15.616    
                         clock uncertainty           -0.035    15.581    
    SLICE_X109Y47        FDCE (Setup_fdce_C_D)        0.075    15.656    pulse_inst/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.656    
                         arrival time                          -9.395    
  -------------------------------------------------------------------
                         slack                                  6.261    

Slack (MET) :             6.302ns  (required time - arrival time)
  Source:                 pulse_inst/counter_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_inst/counter_reg[24]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.738ns  (logic 2.092ns (55.972%)  route 1.646ns (44.028%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.180ns = ( 15.180 - 10.000 ) 
    Source Clock Delay      (SCD):    5.640ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.878     5.640    pulse_inst/clk_IBUF_BUFG
    SLICE_X109Y46        FDPE                                         r  pulse_inst/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y46        FDPE (Prop_fdpe_C_Q)         0.419     6.059 r  pulse_inst/counter_reg[8]/Q
                         net (fo=2, routed)           0.841     6.901    pulse_inst/counter[8]
    SLICE_X108Y44        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.672     7.573 r  pulse_inst/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.573    pulse_inst/counter0_carry__0_n_0
    SLICE_X108Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.690 r  pulse_inst/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.690    pulse_inst/counter0_carry__1_n_0
    SLICE_X108Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.807 r  pulse_inst/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.807    pulse_inst/counter0_carry__2_n_0
    SLICE_X108Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.924 r  pulse_inst/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.924    pulse_inst/counter0_carry__3_n_0
    SLICE_X108Y48        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.239 r  pulse_inst/counter0_carry__4/O[3]
                         net (fo=1, routed)           0.804     9.043    pulse_inst/data0[24]
    SLICE_X109Y46        LUT3 (Prop_lut3_I2_O)        0.335     9.378 r  pulse_inst/counter[24]_i_1/O
                         net (fo=1, routed)           0.000     9.378    pulse_inst/counter_0[24]
    SLICE_X109Y46        FDPE                                         r  pulse_inst/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.697    15.180    pulse_inst/clk_IBUF_BUFG
    SLICE_X109Y46        FDPE                                         r  pulse_inst/counter_reg[24]/C
                         clock pessimism              0.460    15.640    
                         clock uncertainty           -0.035    15.605    
    SLICE_X109Y46        FDPE (Setup_fdpe_C_D)        0.075    15.680    pulse_inst/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         15.680    
                         arrival time                          -9.378    
  -------------------------------------------------------------------
                         slack                                  6.302    

Slack (MET) :             6.321ns  (required time - arrival time)
  Source:                 pulse_inst/counter_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_inst/counter_reg[26]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.695ns  (logic 2.213ns (59.893%)  route 1.482ns (40.107%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.181ns = ( 15.181 - 10.000 ) 
    Source Clock Delay      (SCD):    5.640ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.878     5.640    pulse_inst/clk_IBUF_BUFG
    SLICE_X109Y46        FDPE                                         r  pulse_inst/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y46        FDPE (Prop_fdpe_C_Q)         0.419     6.059 r  pulse_inst/counter_reg[8]/Q
                         net (fo=2, routed)           0.841     6.901    pulse_inst/counter[8]
    SLICE_X108Y44        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.672     7.573 r  pulse_inst/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.573    pulse_inst/counter0_carry__0_n_0
    SLICE_X108Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.690 r  pulse_inst/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.690    pulse_inst/counter0_carry__1_n_0
    SLICE_X108Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.807 r  pulse_inst/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.807    pulse_inst/counter0_carry__2_n_0
    SLICE_X108Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.924 r  pulse_inst/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.924    pulse_inst/counter0_carry__3_n_0
    SLICE_X108Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.041 r  pulse_inst/counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.041    pulse_inst/counter0_carry__4_n_0
    SLICE_X108Y49        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.364 r  pulse_inst/counter0_carry__5/O[1]
                         net (fo=1, routed)           0.640     9.004    pulse_inst/data0[26]
    SLICE_X109Y47        LUT3 (Prop_lut3_I2_O)        0.331     9.335 r  pulse_inst/counter[26]_i_1/O
                         net (fo=1, routed)           0.000     9.335    pulse_inst/counter_0[26]
    SLICE_X109Y47        FDPE                                         r  pulse_inst/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.698    15.181    pulse_inst/clk_IBUF_BUFG
    SLICE_X109Y47        FDPE                                         r  pulse_inst/counter_reg[26]/C
                         clock pessimism              0.435    15.616    
                         clock uncertainty           -0.035    15.581    
    SLICE_X109Y47        FDPE (Setup_fdpe_C_D)        0.075    15.656    pulse_inst/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         15.656    
                         arrival time                          -9.335    
  -------------------------------------------------------------------
                         slack                                  6.321    

Slack (MET) :             6.363ns  (required time - arrival time)
  Source:                 pulse_inst/counter_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_inst/counter_reg[23]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.653ns  (logic 2.010ns (55.022%)  route 1.643ns (44.978%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.181ns = ( 15.181 - 10.000 ) 
    Source Clock Delay      (SCD):    5.640ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.878     5.640    pulse_inst/clk_IBUF_BUFG
    SLICE_X109Y46        FDPE                                         r  pulse_inst/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y46        FDPE (Prop_fdpe_C_Q)         0.419     6.059 r  pulse_inst/counter_reg[8]/Q
                         net (fo=2, routed)           0.841     6.901    pulse_inst/counter[8]
    SLICE_X108Y44        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.672     7.573 r  pulse_inst/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.573    pulse_inst/counter0_carry__0_n_0
    SLICE_X108Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.690 r  pulse_inst/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.690    pulse_inst/counter0_carry__1_n_0
    SLICE_X108Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.807 r  pulse_inst/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.807    pulse_inst/counter0_carry__2_n_0
    SLICE_X108Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.924 r  pulse_inst/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.924    pulse_inst/counter0_carry__3_n_0
    SLICE_X108Y48        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.163 r  pulse_inst/counter0_carry__4/O[2]
                         net (fo=1, routed)           0.802     8.965    pulse_inst/data0[23]
    SLICE_X109Y47        LUT3 (Prop_lut3_I2_O)        0.329     9.294 r  pulse_inst/counter[23]_i_1/O
                         net (fo=1, routed)           0.000     9.294    pulse_inst/counter_0[23]
    SLICE_X109Y47        FDPE                                         r  pulse_inst/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.698    15.181    pulse_inst/clk_IBUF_BUFG
    SLICE_X109Y47        FDPE                                         r  pulse_inst/counter_reg[23]/C
                         clock pessimism              0.435    15.616    
                         clock uncertainty           -0.035    15.581    
    SLICE_X109Y47        FDPE (Setup_fdpe_C_D)        0.075    15.656    pulse_inst/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.656    
                         arrival time                          -9.293    
  -------------------------------------------------------------------
                         slack                                  6.363    

Slack (MET) :             6.486ns  (required time - arrival time)
  Source:                 pulse_inst/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_inst/counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.485ns  (logic 0.966ns (27.720%)  route 2.519ns (72.280%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.180ns = ( 15.180 - 10.000 ) 
    Source Clock Delay      (SCD):    5.640ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.878     5.640    pulse_inst/clk_IBUF_BUFG
    SLICE_X109Y43        FDCE                                         r  pulse_inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y43        FDCE (Prop_fdce_C_Q)         0.419     6.059 r  pulse_inst/counter_reg[3]/Q
                         net (fo=2, routed)           0.829     6.888    pulse_inst/counter[3]
    SLICE_X109Y44        LUT4 (Prop_lut4_I1_O)        0.299     7.187 r  pulse_inst/counter[26]_i_7/O
                         net (fo=1, routed)           0.796     7.983    pulse_inst/counter[26]_i_7_n_0
    SLICE_X109Y45        LUT6 (Prop_lut6_I4_O)        0.124     8.107 r  pulse_inst/counter[26]_i_2/O
                         net (fo=28, routed)          0.894     9.001    pulse_inst/counter[26]_i_2_n_0
    SLICE_X109Y44        LUT3 (Prop_lut3_I1_O)        0.124     9.125 r  pulse_inst/counter[12]_i_1/O
                         net (fo=1, routed)           0.000     9.125    pulse_inst/counter_0[12]
    SLICE_X109Y44        FDCE                                         r  pulse_inst/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.697    15.180    pulse_inst/clk_IBUF_BUFG
    SLICE_X109Y44        FDCE                                         r  pulse_inst/counter_reg[12]/C
                         clock pessimism              0.435    15.615    
                         clock uncertainty           -0.035    15.580    
    SLICE_X109Y44        FDCE (Setup_fdce_C_D)        0.031    15.611    pulse_inst/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.611    
                         arrival time                          -9.125    
  -------------------------------------------------------------------
                         slack                                  6.486    

Slack (MET) :             6.486ns  (required time - arrival time)
  Source:                 pulse_inst/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_inst/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.483ns  (logic 0.966ns (27.736%)  route 2.517ns (72.264%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.180ns = ( 15.180 - 10.000 ) 
    Source Clock Delay      (SCD):    5.640ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.878     5.640    pulse_inst/clk_IBUF_BUFG
    SLICE_X109Y43        FDCE                                         r  pulse_inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y43        FDCE (Prop_fdce_C_Q)         0.419     6.059 r  pulse_inst/counter_reg[3]/Q
                         net (fo=2, routed)           0.829     6.888    pulse_inst/counter[3]
    SLICE_X109Y44        LUT4 (Prop_lut4_I1_O)        0.299     7.187 r  pulse_inst/counter[26]_i_7/O
                         net (fo=1, routed)           0.796     7.983    pulse_inst/counter[26]_i_7_n_0
    SLICE_X109Y45        LUT6 (Prop_lut6_I4_O)        0.124     8.107 r  pulse_inst/counter[26]_i_2/O
                         net (fo=28, routed)          0.892     8.999    pulse_inst/counter[26]_i_2_n_0
    SLICE_X109Y44        LUT2 (Prop_lut2_I0_O)        0.124     9.123 r  pulse_inst/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     9.123    pulse_inst/counter_0[0]
    SLICE_X109Y44        FDCE                                         r  pulse_inst/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.697    15.180    pulse_inst/clk_IBUF_BUFG
    SLICE_X109Y44        FDCE                                         r  pulse_inst/counter_reg[0]/C
                         clock pessimism              0.435    15.615    
                         clock uncertainty           -0.035    15.580    
    SLICE_X109Y44        FDCE (Setup_fdce_C_D)        0.029    15.609    pulse_inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         15.609    
                         arrival time                          -9.123    
  -------------------------------------------------------------------
                         slack                                  6.486    

Slack (MET) :             6.491ns  (required time - arrival time)
  Source:                 pulse_inst/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_inst/counter_reg[20]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.481ns  (logic 0.966ns (27.748%)  route 2.515ns (72.252%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.181ns = ( 15.181 - 10.000 ) 
    Source Clock Delay      (SCD):    5.640ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.878     5.640    pulse_inst/clk_IBUF_BUFG
    SLICE_X109Y43        FDCE                                         r  pulse_inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y43        FDCE (Prop_fdce_C_Q)         0.419     6.059 r  pulse_inst/counter_reg[3]/Q
                         net (fo=2, routed)           0.829     6.888    pulse_inst/counter[3]
    SLICE_X109Y44        LUT4 (Prop_lut4_I1_O)        0.299     7.187 r  pulse_inst/counter[26]_i_7/O
                         net (fo=1, routed)           0.796     7.983    pulse_inst/counter[26]_i_7_n_0
    SLICE_X109Y45        LUT6 (Prop_lut6_I4_O)        0.124     8.107 r  pulse_inst/counter[26]_i_2/O
                         net (fo=28, routed)          0.890     8.998    pulse_inst/counter[26]_i_2_n_0
    SLICE_X109Y47        LUT3 (Prop_lut3_I1_O)        0.124     9.122 r  pulse_inst/counter[20]_i_1/O
                         net (fo=1, routed)           0.000     9.122    pulse_inst/counter_0[20]
    SLICE_X109Y47        FDPE                                         r  pulse_inst/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.698    15.181    pulse_inst/clk_IBUF_BUFG
    SLICE_X109Y47        FDPE                                         r  pulse_inst/counter_reg[20]/C
                         clock pessimism              0.435    15.616    
                         clock uncertainty           -0.035    15.581    
    SLICE_X109Y47        FDPE (Setup_fdpe_C_D)        0.032    15.613    pulse_inst/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.613    
                         arrival time                          -9.122    
  -------------------------------------------------------------------
                         slack                                  6.491    

Slack (MET) :             6.495ns  (required time - arrival time)
  Source:                 pulse_inst/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_inst/counter_reg[18]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.476ns  (logic 0.966ns (27.788%)  route 2.510ns (72.212%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.181ns = ( 15.181 - 10.000 ) 
    Source Clock Delay      (SCD):    5.640ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.878     5.640    pulse_inst/clk_IBUF_BUFG
    SLICE_X109Y43        FDCE                                         r  pulse_inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y43        FDCE (Prop_fdce_C_Q)         0.419     6.059 r  pulse_inst/counter_reg[3]/Q
                         net (fo=2, routed)           0.829     6.888    pulse_inst/counter[3]
    SLICE_X109Y44        LUT4 (Prop_lut4_I1_O)        0.299     7.187 r  pulse_inst/counter[26]_i_7/O
                         net (fo=1, routed)           0.796     7.983    pulse_inst/counter[26]_i_7_n_0
    SLICE_X109Y45        LUT6 (Prop_lut6_I4_O)        0.124     8.107 r  pulse_inst/counter[26]_i_2/O
                         net (fo=28, routed)          0.885     8.993    pulse_inst/counter[26]_i_2_n_0
    SLICE_X109Y47        LUT3 (Prop_lut3_I1_O)        0.124     9.117 r  pulse_inst/counter[18]_i_1/O
                         net (fo=1, routed)           0.000     9.117    pulse_inst/counter_0[18]
    SLICE_X109Y47        FDPE                                         r  pulse_inst/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.698    15.181    pulse_inst/clk_IBUF_BUFG
    SLICE_X109Y47        FDPE                                         r  pulse_inst/counter_reg[18]/C
                         clock pessimism              0.435    15.616    
                         clock uncertainty           -0.035    15.581    
    SLICE_X109Y47        FDPE (Setup_fdpe_C_D)        0.031    15.612    pulse_inst/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.612    
                         arrival time                          -9.117    
  -------------------------------------------------------------------
                         slack                                  6.495    

Slack (MET) :             6.502ns  (required time - arrival time)
  Source:                 pulse_inst/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_inst/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.513ns  (logic 0.994ns (28.296%)  route 2.519ns (71.704%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.180ns = ( 15.180 - 10.000 ) 
    Source Clock Delay      (SCD):    5.640ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.878     5.640    pulse_inst/clk_IBUF_BUFG
    SLICE_X109Y43        FDCE                                         r  pulse_inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y43        FDCE (Prop_fdce_C_Q)         0.419     6.059 r  pulse_inst/counter_reg[3]/Q
                         net (fo=2, routed)           0.829     6.888    pulse_inst/counter[3]
    SLICE_X109Y44        LUT4 (Prop_lut4_I1_O)        0.299     7.187 r  pulse_inst/counter[26]_i_7/O
                         net (fo=1, routed)           0.796     7.983    pulse_inst/counter[26]_i_7_n_0
    SLICE_X109Y45        LUT6 (Prop_lut6_I4_O)        0.124     8.107 r  pulse_inst/counter[26]_i_2/O
                         net (fo=28, routed)          0.894     9.001    pulse_inst/counter[26]_i_2_n_0
    SLICE_X109Y44        LUT3 (Prop_lut3_I1_O)        0.152     9.153 r  pulse_inst/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     9.153    pulse_inst/counter_0[6]
    SLICE_X109Y44        FDCE                                         r  pulse_inst/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.697    15.180    pulse_inst/clk_IBUF_BUFG
    SLICE_X109Y44        FDCE                                         r  pulse_inst/counter_reg[6]/C
                         clock pessimism              0.435    15.615    
                         clock uncertainty           -0.035    15.580    
    SLICE_X109Y44        FDCE (Setup_fdce_C_D)        0.075    15.655    pulse_inst/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         15.655    
                         arrival time                          -9.153    
  -------------------------------------------------------------------
                         slack                                  6.502    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 graycounter_inst/state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graycounter_inst/state_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.209ns (73.702%)  route 0.075ns (26.298%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.640     1.587    graycounter_inst/clk_IBUF_BUFG
    SLICE_X112Y45        FDCE                                         r  graycounter_inst/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y45        FDCE (Prop_fdce_C_Q)         0.164     1.751 r  graycounter_inst/state_reg[2]/Q
                         net (fo=6, routed)           0.075     1.825    graycounter_inst/Q[1]
    SLICE_X113Y45        LUT6 (Prop_lut6_I1_O)        0.045     1.870 r  graycounter_inst/state[5]_i_1/O
                         net (fo=1, routed)           0.000     1.870    graycounter_inst/p_16_out[5]
    SLICE_X113Y45        FDCE                                         r  graycounter_inst/state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.911     2.105    graycounter_inst/clk_IBUF_BUFG
    SLICE_X113Y45        FDCE                                         r  graycounter_inst/state_reg[5]/C
                         clock pessimism             -0.505     1.600    
    SLICE_X113Y45        FDCE (Hold_fdce_C_D)         0.092     1.692    graycounter_inst/state_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 graycounter_inst/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graycounter_inst/state_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.213ns (64.660%)  route 0.116ns (35.340%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.640     1.587    graycounter_inst/clk_IBUF_BUFG
    SLICE_X112Y45        FDCE                                         r  graycounter_inst/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y45        FDCE (Prop_fdce_C_Q)         0.164     1.751 r  graycounter_inst/state_reg[0]/Q
                         net (fo=7, routed)           0.116     1.867    graycounter_inst/p_2_in
    SLICE_X113Y45        LUT5 (Prop_lut5_I2_O)        0.049     1.916 r  graycounter_inst/state[4]_i_1/O
                         net (fo=1, routed)           0.000     1.916    graycounter_inst/p_16_out[4]
    SLICE_X113Y45        FDCE                                         r  graycounter_inst/state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.911     2.105    graycounter_inst/clk_IBUF_BUFG
    SLICE_X113Y45        FDCE                                         r  graycounter_inst/state_reg[4]/C
                         clock pessimism             -0.505     1.600    
    SLICE_X113Y45        FDCE (Hold_fdce_C_D)         0.104     1.704    graycounter_inst/state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 graycounter_inst/state_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graycounter_inst/state_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.640     1.587    graycounter_inst/clk_IBUF_BUFG
    SLICE_X113Y45        FDCE                                         r  graycounter_inst/state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y45        FDCE (Prop_fdce_C_Q)         0.141     1.728 r  graycounter_inst/state_reg[6]/Q
                         net (fo=4, routed)           0.168     1.896    graycounter_inst/Q[5]
    SLICE_X113Y45        LUT5 (Prop_lut5_I2_O)        0.042     1.938 r  graycounter_inst/state[7]_i_1/O
                         net (fo=1, routed)           0.000     1.938    graycounter_inst/p_16_out[7]
    SLICE_X113Y45        FDCE                                         r  graycounter_inst/state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.911     2.105    graycounter_inst/clk_IBUF_BUFG
    SLICE_X113Y45        FDCE                                         r  graycounter_inst/state_reg[7]/C
                         clock pessimism             -0.518     1.587    
    SLICE_X113Y45        FDCE (Hold_fdce_C_D)         0.107     1.694    graycounter_inst/state_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 graycounter_inst/state_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graycounter_inst/state_reg[8]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.195%)  route 0.157ns (45.805%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.640     1.587    graycounter_inst/clk_IBUF_BUFG
    SLICE_X113Y45        FDCE                                         r  graycounter_inst/state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y45        FDCE (Prop_fdce_C_Q)         0.141     1.728 r  graycounter_inst/state_reg[6]/Q
                         net (fo=4, routed)           0.157     1.885    graycounter_inst/Q[5]
    SLICE_X113Y45        LUT5 (Prop_lut5_I1_O)        0.045     1.930 r  graycounter_inst/state[8]_i_1/O
                         net (fo=1, routed)           0.000     1.930    graycounter_inst/p_16_out[8]
    SLICE_X113Y45        FDPE                                         r  graycounter_inst/state_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.911     2.105    graycounter_inst/clk_IBUF_BUFG
    SLICE_X113Y45        FDPE                                         r  graycounter_inst/state_reg[8]/C
                         clock pessimism             -0.518     1.587    
    SLICE_X113Y45        FDPE (Hold_fdpe_C_D)         0.092     1.679    graycounter_inst/state_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 graycounter_inst/state_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graycounter_inst/state_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.640     1.587    graycounter_inst/clk_IBUF_BUFG
    SLICE_X113Y45        FDCE                                         r  graycounter_inst/state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y45        FDCE (Prop_fdce_C_Q)         0.141     1.728 r  graycounter_inst/state_reg[6]/Q
                         net (fo=4, routed)           0.168     1.896    graycounter_inst/Q[5]
    SLICE_X113Y45        LUT4 (Prop_lut4_I3_O)        0.045     1.941 r  graycounter_inst/state[6]_i_1/O
                         net (fo=1, routed)           0.000     1.941    graycounter_inst/p_16_out[6]
    SLICE_X113Y45        FDCE                                         r  graycounter_inst/state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.911     2.105    graycounter_inst/clk_IBUF_BUFG
    SLICE_X113Y45        FDCE                                         r  graycounter_inst/state_reg[6]/C
                         clock pessimism             -0.518     1.587    
    SLICE_X113Y45        FDCE (Hold_fdce_C_D)         0.091     1.678    graycounter_inst/state_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 pulse_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_inst/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.189ns (48.517%)  route 0.201ns (51.483%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.639     1.586    pulse_inst/clk_IBUF_BUFG
    SLICE_X109Y44        FDCE                                         r  pulse_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y44        FDCE (Prop_fdce_C_Q)         0.141     1.727 r  pulse_inst/counter_reg[0]/Q
                         net (fo=29, routed)          0.201     1.927    pulse_inst/counter[0]
    SLICE_X109Y43        LUT3 (Prop_lut3_I0_O)        0.048     1.975 r  pulse_inst/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.975    pulse_inst/counter_0[3]
    SLICE_X109Y43        FDCE                                         r  pulse_inst/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.910     2.104    pulse_inst/clk_IBUF_BUFG
    SLICE_X109Y43        FDCE                                         r  pulse_inst/counter_reg[3]/C
                         clock pessimism             -0.502     1.602    
    SLICE_X109Y43        FDCE (Hold_fdce_C_D)         0.107     1.709    pulse_inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.709    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 pulse_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_inst/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.192ns (51.248%)  route 0.183ns (48.752%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.639     1.586    pulse_inst/clk_IBUF_BUFG
    SLICE_X109Y44        FDCE                                         r  pulse_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y44        FDCE (Prop_fdce_C_Q)         0.141     1.727 r  pulse_inst/counter_reg[0]/Q
                         net (fo=29, routed)          0.183     1.909    pulse_inst/counter[0]
    SLICE_X109Y44        LUT3 (Prop_lut3_I0_O)        0.051     1.960 r  pulse_inst/counter[9]_i_1/O
                         net (fo=1, routed)           0.000     1.960    pulse_inst/counter_0[9]
    SLICE_X109Y44        FDCE                                         r  pulse_inst/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.910     2.104    pulse_inst/clk_IBUF_BUFG
    SLICE_X109Y44        FDCE                                         r  pulse_inst/counter_reg[9]/C
                         clock pessimism             -0.518     1.586    
    SLICE_X109Y44        FDCE (Hold_fdce_C_D)         0.107     1.693    pulse_inst/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 pulse_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_inst/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.189ns (48.036%)  route 0.204ns (51.964%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.639     1.586    pulse_inst/clk_IBUF_BUFG
    SLICE_X109Y44        FDCE                                         r  pulse_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y44        FDCE (Prop_fdce_C_Q)         0.141     1.727 r  pulse_inst/counter_reg[0]/Q
                         net (fo=29, routed)          0.204     1.931    pulse_inst/counter[0]
    SLICE_X109Y45        LUT3 (Prop_lut3_I0_O)        0.048     1.979 r  pulse_inst/counter[7]_i_1/O
                         net (fo=1, routed)           0.000     1.979    pulse_inst/counter_0[7]
    SLICE_X109Y45        FDCE                                         r  pulse_inst/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.910     2.104    pulse_inst/clk_IBUF_BUFG
    SLICE_X109Y45        FDCE                                         r  pulse_inst/counter_reg[7]/C
                         clock pessimism             -0.502     1.602    
    SLICE_X109Y45        FDCE (Hold_fdce_C_D)         0.107     1.709    pulse_inst/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.709    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 graycounter_inst/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graycounter_inst/state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.207ns (51.312%)  route 0.196ns (48.688%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.640     1.587    graycounter_inst/clk_IBUF_BUFG
    SLICE_X112Y45        FDCE                                         r  graycounter_inst/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y45        FDCE (Prop_fdce_C_Q)         0.164     1.751 r  graycounter_inst/state_reg[0]/Q
                         net (fo=7, routed)           0.196     1.947    graycounter_inst/p_2_in
    SLICE_X112Y45        LUT2 (Prop_lut2_I0_O)        0.043     1.990 r  graycounter_inst/state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.990    graycounter_inst/p_16_out[1]
    SLICE_X112Y45        FDCE                                         r  graycounter_inst/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.911     2.105    graycounter_inst/clk_IBUF_BUFG
    SLICE_X112Y45        FDCE                                         r  graycounter_inst/state_reg[1]/C
                         clock pessimism             -0.518     1.587    
    SLICE_X112Y45        FDCE (Hold_fdce_C_D)         0.131     1.718    graycounter_inst/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 graycounter_inst/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graycounter_inst/state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.207ns (51.312%)  route 0.196ns (48.688%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.640     1.587    graycounter_inst/clk_IBUF_BUFG
    SLICE_X112Y45        FDCE                                         r  graycounter_inst/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y45        FDCE (Prop_fdce_C_Q)         0.164     1.751 r  graycounter_inst/state_reg[0]/Q
                         net (fo=7, routed)           0.196     1.947    graycounter_inst/p_2_in
    SLICE_X112Y45        LUT4 (Prop_lut4_I1_O)        0.043     1.990 r  graycounter_inst/state[3]_i_1/O
                         net (fo=1, routed)           0.000     1.990    graycounter_inst/p_16_out[3]
    SLICE_X112Y45        FDCE                                         r  graycounter_inst/state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.911     2.105    graycounter_inst/clk_IBUF_BUFG
    SLICE_X112Y45        FDCE                                         r  graycounter_inst/state_reg[3]/C
                         clock pessimism             -0.518     1.587    
    SLICE_X112Y45        FDCE (Hold_fdce_C_D)         0.131     1.718    graycounter_inst/state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.272    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X112Y45  graycounter_inst/state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X112Y45  graycounter_inst/state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X112Y45  graycounter_inst/state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X112Y45  graycounter_inst/state_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X113Y45  graycounter_inst/state_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X113Y45  graycounter_inst/state_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X113Y45  graycounter_inst/state_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X113Y45  graycounter_inst/state_reg[7]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X113Y45  graycounter_inst/state_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X112Y45  graycounter_inst/state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X112Y45  graycounter_inst/state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X112Y45  graycounter_inst/state_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X112Y45  graycounter_inst/state_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X113Y45  graycounter_inst/state_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X113Y45  graycounter_inst/state_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X113Y45  graycounter_inst/state_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X113Y45  graycounter_inst/state_reg[7]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X113Y45  graycounter_inst/state_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X109Y44  pulse_inst/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X112Y45  graycounter_inst/state_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X112Y45  graycounter_inst/state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X112Y45  graycounter_inst/state_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X112Y45  graycounter_inst/state_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X113Y45  graycounter_inst/state_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X113Y45  graycounter_inst/state_reg[5]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X113Y45  graycounter_inst/state_reg[6]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X113Y45  graycounter_inst/state_reg[7]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X113Y45  graycounter_inst/state_reg[8]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X109Y44  pulse_inst/counter_reg[0]/C



