{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 20 17:13:04 2022 " "Info: Processing started: Sun Nov 20 17:13:04 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off dotmatric -c dotmatric " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off dotmatric -c dotmatric" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Info: Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "bicolor_dot_matrix:u2\|r\[0\] " "Warning: Node \"bicolor_dot_matrix:u2\|r\[0\]\" is a latch" {  } { { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 61 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bicolor_dot_matrix:u2\|r\[2\] " "Warning: Node \"bicolor_dot_matrix:u2\|r\[2\]\" is a latch" {  } { { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 61 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bicolor_dot_matrix:u2\|r\[4\] " "Warning: Node \"bicolor_dot_matrix:u2\|r\[4\]\" is a latch" {  } { { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 61 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bicolor_dot_matrix:u2\|r\[6\] " "Warning: Node \"bicolor_dot_matrix:u2\|r\[6\]\" is a latch" {  } { { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 61 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bicolor_dot_matrix:u2\|g\[0\] " "Warning: Node \"bicolor_dot_matrix:u2\|g\[0\]\" is a latch" {  } { { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 61 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bicolor_dot_matrix:u2\|g\[2\] " "Warning: Node \"bicolor_dot_matrix:u2\|g\[2\]\" is a latch" {  } { { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 61 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bicolor_dot_matrix:u2\|g\[4\] " "Warning: Node \"bicolor_dot_matrix:u2\|g\[4\]\" is a latch" {  } { { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 61 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bicolor_dot_matrix:u2\|g\[6\] " "Warning: Node \"bicolor_dot_matrix:u2\|g\[6\]\" is a latch" {  } { { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 61 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk1khz " "Info: Assuming node \"clk1khz\" is an undefined clock" {  } { { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 10 -1 0 } } { "d:/alterquartus9/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alterquartus9/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk1khz" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "off " "Info: Assuming node \"off\" is a latch enable. Will not compute fmax for this pin." {  } { { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 11 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "5 " "Warning: Found 5 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "bicolor_dot_matrix:u2\|r\[7\]~0 " "Info: Detected gated clock \"bicolor_dot_matrix:u2\|r\[7\]~0\" as buffer" {  } { { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 61 -1 0 } } { "d:/alterquartus9/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alterquartus9/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bicolor_dot_matrix:u2\|r\[7\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divide:u4\|clkp " "Info: Detected ripple clock \"divide:u4\|clkp\" as buffer" {  } { { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 136 -1 0 } } { "d:/alterquartus9/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alterquartus9/quartus/bin64/Assignment Editor.qase" 1 { { 0 "divide:u4\|clkp" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cnt8:u1\|cnt\[0\] " "Info: Detected ripple clock \"cnt8:u1\|cnt\[0\]\" as buffer" {  } { { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 46 -1 0 } } { "d:/alterquartus9/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alterquartus9/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cnt8:u1\|cnt\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cnt8:u1\|cnt\[1\] " "Info: Detected ripple clock \"cnt8:u1\|cnt\[1\]\" as buffer" {  } { { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 46 -1 0 } } { "d:/alterquartus9/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alterquartus9/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cnt8:u1\|cnt\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cnt8:u1\|cnt\[2\] " "Info: Detected ripple clock \"cnt8:u1\|cnt\[2\]\" as buffer" {  } { { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 46 -1 0 } } { "d:/alterquartus9/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alterquartus9/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cnt8:u1\|cnt\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk1khz register cnt8:u1\|cnt\[0\] register divide:u4\|cntp\[4\] 120.89 MHz 8.272 ns Internal " "Info: Clock \"clk1khz\" has Internal fmax of 120.89 MHz between source register \"cnt8:u1\|cnt\[0\]\" and destination register \"divide:u4\|cntp\[4\]\" (period= 8.272 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.563 ns + Longest register register " "Info: + Longest register to register delay is 7.563 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cnt8:u1\|cnt\[0\] 1 REG LC_X12_Y4_N4 15 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y4_N4; Fanout = 15; REG Node = 'cnt8:u1\|cnt\[0\]'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cnt8:u1|cnt[0] } "NODE_NAME" } } { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.708 ns) + CELL(0.978 ns) 3.686 ns divide:u4\|Add0~2 2 COMB LC_X13_Y8_N0 2 " "Info: 2: + IC(2.708 ns) + CELL(0.978 ns) = 3.686 ns; Loc. = LC_X13_Y8_N0; Fanout = 2; COMB Node = 'divide:u4\|Add0~2'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "3.686 ns" { cnt8:u1|cnt[0] divide:u4|Add0~2 } "NODE_NAME" } } { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 132 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 3.809 ns divide:u4\|Add0~7 3 COMB LC_X13_Y8_N1 2 " "Info: 3: + IC(0.000 ns) + CELL(0.123 ns) = 3.809 ns; Loc. = LC_X13_Y8_N1; Fanout = 2; COMB Node = 'divide:u4\|Add0~7'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "0.123 ns" { divide:u4|Add0~2 divide:u4|Add0~7 } "NODE_NAME" } } { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 132 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 3.932 ns divide:u4\|Add0~12 4 COMB LC_X13_Y8_N2 2 " "Info: 4: + IC(0.000 ns) + CELL(0.123 ns) = 3.932 ns; Loc. = LC_X13_Y8_N2; Fanout = 2; COMB Node = 'divide:u4\|Add0~12'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "0.123 ns" { divide:u4|Add0~7 divide:u4|Add0~12 } "NODE_NAME" } } { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 132 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 4.747 ns divide:u4\|Add0~30 5 COMB LC_X13_Y8_N3 1 " "Info: 5: + IC(0.000 ns) + CELL(0.815 ns) = 4.747 ns; Loc. = LC_X13_Y8_N3; Fanout = 1; COMB Node = 'divide:u4\|Add0~30'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "0.815 ns" { divide:u4|Add0~12 divide:u4|Add0~30 } "NODE_NAME" } } { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 132 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.225 ns) + CELL(0.591 ns) 7.563 ns divide:u4\|cntp\[4\] 6 REG LC_X15_Y9_N2 4 " "Info: 6: + IC(2.225 ns) + CELL(0.591 ns) = 7.563 ns; Loc. = LC_X15_Y9_N2; Fanout = 4; REG Node = 'divide:u4\|cntp\[4\]'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "2.816 ns" { divide:u4|Add0~30 divide:u4|cntp[4] } "NODE_NAME" } } { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.630 ns ( 34.77 % ) " "Info: Total cell delay = 2.630 ns ( 34.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.933 ns ( 65.23 % ) " "Info: Total interconnect delay = 4.933 ns ( 65.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "7.563 ns" { cnt8:u1|cnt[0] divide:u4|Add0~2 divide:u4|Add0~7 divide:u4|Add0~12 divide:u4|Add0~30 divide:u4|cntp[4] } "NODE_NAME" } } { "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "7.563 ns" { cnt8:u1|cnt[0] {} divide:u4|Add0~2 {} divide:u4|Add0~7 {} divide:u4|Add0~12 {} divide:u4|Add0~30 {} divide:u4|cntp[4] {} } { 0.000ns 2.708ns 0.000ns 0.000ns 0.000ns 2.225ns } { 0.000ns 0.978ns 0.123ns 0.123ns 0.815ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk1khz destination 3.819 ns + Shortest register " "Info: + Shortest clock path from clock \"clk1khz\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk1khz 1 CLK PIN_18 12 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 12; CLK Node = 'clk1khz'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk1khz } "NODE_NAME" } } { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns divide:u4\|cntp\[4\] 2 REG LC_X15_Y9_N2 4 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X15_Y9_N2; Fanout = 4; REG Node = 'divide:u4\|cntp\[4\]'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "2.656 ns" { clk1khz divide:u4|cntp[4] } "NODE_NAME" } } { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk1khz divide:u4|cntp[4] } "NODE_NAME" } } { "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk1khz {} clk1khz~combout {} divide:u4|cntp[4] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk1khz source 3.819 ns - Longest register " "Info: - Longest clock path from clock \"clk1khz\" to source register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk1khz 1 CLK PIN_18 12 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 12; CLK Node = 'clk1khz'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk1khz } "NODE_NAME" } } { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns cnt8:u1\|cnt\[0\] 2 REG LC_X12_Y4_N4 15 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X12_Y4_N4; Fanout = 15; REG Node = 'cnt8:u1\|cnt\[0\]'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "2.656 ns" { clk1khz cnt8:u1|cnt[0] } "NODE_NAME" } } { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk1khz cnt8:u1|cnt[0] } "NODE_NAME" } } { "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk1khz {} clk1khz~combout {} cnt8:u1|cnt[0] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk1khz divide:u4|cntp[4] } "NODE_NAME" } } { "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk1khz {} clk1khz~combout {} divide:u4|cntp[4] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk1khz cnt8:u1|cnt[0] } "NODE_NAME" } } { "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk1khz {} clk1khz~combout {} cnt8:u1|cnt[0] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 46 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 128 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "7.563 ns" { cnt8:u1|cnt[0] divide:u4|Add0~2 divide:u4|Add0~7 divide:u4|Add0~12 divide:u4|Add0~30 divide:u4|cntp[4] } "NODE_NAME" } } { "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "7.563 ns" { cnt8:u1|cnt[0] {} divide:u4|Add0~2 {} divide:u4|Add0~7 {} divide:u4|Add0~12 {} divide:u4|Add0~30 {} divide:u4|cntp[4] {} } { 0.000ns 2.708ns 0.000ns 0.000ns 0.000ns 2.225ns } { 0.000ns 0.978ns 0.123ns 0.123ns 0.815ns 0.591ns } "" } } { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk1khz divide:u4|cntp[4] } "NODE_NAME" } } { "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk1khz {} clk1khz~combout {} divide:u4|cntp[4] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk1khz cnt8:u1|cnt[0] } "NODE_NAME" } } { "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk1khz {} clk1khz~combout {} cnt8:u1|cnt[0] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk1khz 7 " "Warning: Circuit may not operate. Detected 7 non-operational path(s) clocked by clock \"clk1khz\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "cnt8:u1\|cnt\[1\] bicolor_dot_matrix:u2\|r\[4\] clk1khz 1.406 ns " "Info: Found hold time violation between source  pin or register \"cnt8:u1\|cnt\[1\]\" and destination pin or register \"bicolor_dot_matrix:u2\|r\[4\]\" for clock \"clk1khz\" (Hold time is 1.406 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "8.146 ns + Largest " "Info: + Largest clock skew is 8.146 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk1khz destination 11.965 ns + Longest register " "Info: + Longest clock path from clock \"clk1khz\" to destination register is 11.965 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk1khz 1 CLK PIN_18 12 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 12; CLK Node = 'clk1khz'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk1khz } "NODE_NAME" } } { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns cnt8:u1\|cnt\[1\] 2 REG LC_X13_Y8_N9 21 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X13_Y8_N9; Fanout = 21; REG Node = 'cnt8:u1\|cnt\[1\]'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "3.032 ns" { clk1khz cnt8:u1|cnt[1] } "NODE_NAME" } } { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.341 ns) + CELL(0.740 ns) 7.276 ns bicolor_dot_matrix:u2\|r\[7\]~0 3 COMB LC_X12_Y4_N9 4 " "Info: 3: + IC(2.341 ns) + CELL(0.740 ns) = 7.276 ns; Loc. = LC_X12_Y4_N9; Fanout = 4; COMB Node = 'bicolor_dot_matrix:u2\|r\[7\]~0'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "3.081 ns" { cnt8:u1|cnt[1] bicolor_dot_matrix:u2|r[7]~0 } "NODE_NAME" } } { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.489 ns) + CELL(0.200 ns) 11.965 ns bicolor_dot_matrix:u2\|r\[4\] 4 REG LC_X2_Y9_N2 2 " "Info: 4: + IC(4.489 ns) + CELL(0.200 ns) = 11.965 ns; Loc. = LC_X2_Y9_N2; Fanout = 2; REG Node = 'bicolor_dot_matrix:u2\|r\[4\]'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "4.689 ns" { bicolor_dot_matrix:u2|r[7]~0 bicolor_dot_matrix:u2|r[4] } "NODE_NAME" } } { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.397 ns ( 28.39 % ) " "Info: Total cell delay = 3.397 ns ( 28.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.568 ns ( 71.61 % ) " "Info: Total interconnect delay = 8.568 ns ( 71.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "11.965 ns" { clk1khz cnt8:u1|cnt[1] bicolor_dot_matrix:u2|r[7]~0 bicolor_dot_matrix:u2|r[4] } "NODE_NAME" } } { "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "11.965 ns" { clk1khz {} clk1khz~combout {} cnt8:u1|cnt[1] {} bicolor_dot_matrix:u2|r[7]~0 {} bicolor_dot_matrix:u2|r[4] {} } { 0.000ns 0.000ns 1.738ns 2.341ns 4.489ns } { 0.000ns 1.163ns 1.294ns 0.740ns 0.200ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk1khz source 3.819 ns - Shortest register " "Info: - Shortest clock path from clock \"clk1khz\" to source register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk1khz 1 CLK PIN_18 12 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 12; CLK Node = 'clk1khz'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk1khz } "NODE_NAME" } } { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns cnt8:u1\|cnt\[1\] 2 REG LC_X13_Y8_N9 21 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X13_Y8_N9; Fanout = 21; REG Node = 'cnt8:u1\|cnt\[1\]'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "2.656 ns" { clk1khz cnt8:u1|cnt[1] } "NODE_NAME" } } { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk1khz cnt8:u1|cnt[1] } "NODE_NAME" } } { "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk1khz {} clk1khz~combout {} cnt8:u1|cnt[1] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "11.965 ns" { clk1khz cnt8:u1|cnt[1] bicolor_dot_matrix:u2|r[7]~0 bicolor_dot_matrix:u2|r[4] } "NODE_NAME" } } { "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "11.965 ns" { clk1khz {} clk1khz~combout {} cnt8:u1|cnt[1] {} bicolor_dot_matrix:u2|r[7]~0 {} bicolor_dot_matrix:u2|r[4] {} } { 0.000ns 0.000ns 1.738ns 2.341ns 4.489ns } { 0.000ns 1.163ns 1.294ns 0.740ns 0.200ns } "" } } { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk1khz cnt8:u1|cnt[1] } "NODE_NAME" } } { "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk1khz {} clk1khz~combout {} cnt8:u1|cnt[1] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 46 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.364 ns - Shortest register register " "Info: - Shortest register to register delay is 6.364 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cnt8:u1\|cnt\[1\] 1 REG LC_X13_Y8_N9 21 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X13_Y8_N9; Fanout = 21; REG Node = 'cnt8:u1\|cnt\[1\]'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cnt8:u1|cnt[1] } "NODE_NAME" } } { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.582 ns) + CELL(0.511 ns) 5.093 ns bicolor_dot_matrix:u2\|Mux12~0 2 COMB LC_X2_Y9_N6 1 " "Info: 2: + IC(4.582 ns) + CELL(0.511 ns) = 5.093 ns; Loc. = LC_X2_Y9_N6; Fanout = 1; COMB Node = 'bicolor_dot_matrix:u2\|Mux12~0'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "5.093 ns" { cnt8:u1|cnt[1] bicolor_dot_matrix:u2|Mux12~0 } "NODE_NAME" } } { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.760 ns) + CELL(0.511 ns) 6.364 ns bicolor_dot_matrix:u2\|r\[4\] 3 REG LC_X2_Y9_N2 2 " "Info: 3: + IC(0.760 ns) + CELL(0.511 ns) = 6.364 ns; Loc. = LC_X2_Y9_N2; Fanout = 2; REG Node = 'bicolor_dot_matrix:u2\|r\[4\]'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "1.271 ns" { bicolor_dot_matrix:u2|Mux12~0 bicolor_dot_matrix:u2|r[4] } "NODE_NAME" } } { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.022 ns ( 16.06 % ) " "Info: Total cell delay = 1.022 ns ( 16.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.342 ns ( 83.94 % ) " "Info: Total interconnect delay = 5.342 ns ( 83.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "6.364 ns" { cnt8:u1|cnt[1] bicolor_dot_matrix:u2|Mux12~0 bicolor_dot_matrix:u2|r[4] } "NODE_NAME" } } { "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "6.364 ns" { cnt8:u1|cnt[1] {} bicolor_dot_matrix:u2|Mux12~0 {} bicolor_dot_matrix:u2|r[4] {} } { 0.000ns 4.582ns 0.760ns } { 0.000ns 0.511ns 0.511ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 61 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "11.965 ns" { clk1khz cnt8:u1|cnt[1] bicolor_dot_matrix:u2|r[7]~0 bicolor_dot_matrix:u2|r[4] } "NODE_NAME" } } { "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "11.965 ns" { clk1khz {} clk1khz~combout {} cnt8:u1|cnt[1] {} bicolor_dot_matrix:u2|r[7]~0 {} bicolor_dot_matrix:u2|r[4] {} } { 0.000ns 0.000ns 1.738ns 2.341ns 4.489ns } { 0.000ns 1.163ns 1.294ns 0.740ns 0.200ns } "" } } { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk1khz cnt8:u1|cnt[1] } "NODE_NAME" } } { "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk1khz {} clk1khz~combout {} cnt8:u1|cnt[1] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "6.364 ns" { cnt8:u1|cnt[1] bicolor_dot_matrix:u2|Mux12~0 bicolor_dot_matrix:u2|r[4] } "NODE_NAME" } } { "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "6.364 ns" { cnt8:u1|cnt[1] {} bicolor_dot_matrix:u2|Mux12~0 {} bicolor_dot_matrix:u2|r[4] {} } { 0.000ns 4.582ns 0.760ns } { 0.000ns 0.511ns 0.511ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "changemode:u3\|mouse\[0\] mode\[2\] clk1khz -1.411 ns register " "Info: tsu for register \"changemode:u3\|mouse\[0\]\" (data pin = \"mode\[2\]\", clock pin = \"clk1khz\") is -1.411 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.475 ns + Longest pin register " "Info: + Longest pin to register delay is 8.475 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns mode\[2\] 1 PIN PIN_125 6 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_125; Fanout = 6; PIN Node = 'mode\[2\]'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mode[2] } "NODE_NAME" } } { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.671 ns) + CELL(0.740 ns) 6.543 ns changemode:u3\|mouse\[5\]~0 2 COMB LC_X7_Y7_N3 3 " "Info: 2: + IC(4.671 ns) + CELL(0.740 ns) = 6.543 ns; Loc. = LC_X7_Y7_N3; Fanout = 3; COMB Node = 'changemode:u3\|mouse\[5\]~0'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "5.411 ns" { mode[2] changemode:u3|mouse[5]~0 } "NODE_NAME" } } { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.689 ns) + CELL(1.243 ns) 8.475 ns changemode:u3\|mouse\[0\] 3 REG LC_X7_Y7_N0 2 " "Info: 3: + IC(0.689 ns) + CELL(1.243 ns) = 8.475 ns; Loc. = LC_X7_Y7_N0; Fanout = 2; REG Node = 'changemode:u3\|mouse\[0\]'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "1.932 ns" { changemode:u3|mouse[5]~0 changemode:u3|mouse[0] } "NODE_NAME" } } { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.115 ns ( 36.76 % ) " "Info: Total cell delay = 3.115 ns ( 36.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.360 ns ( 63.24 % ) " "Info: Total interconnect delay = 5.360 ns ( 63.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "8.475 ns" { mode[2] changemode:u3|mouse[5]~0 changemode:u3|mouse[0] } "NODE_NAME" } } { "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "8.475 ns" { mode[2] {} mode[2]~combout {} changemode:u3|mouse[5]~0 {} changemode:u3|mouse[0] {} } { 0.000ns 0.000ns 4.671ns 0.689ns } { 0.000ns 1.132ns 0.740ns 1.243ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 100 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk1khz destination 10.219 ns - Shortest register " "Info: - Shortest clock path from clock \"clk1khz\" to destination register is 10.219 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk1khz 1 CLK PIN_18 12 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 12; CLK Node = 'clk1khz'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk1khz } "NODE_NAME" } } { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns divide:u4\|clkp 2 REG LC_X14_Y8_N5 12 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X14_Y8_N5; Fanout = 12; REG Node = 'divide:u4\|clkp'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "3.032 ns" { clk1khz divide:u4|clkp } "NODE_NAME" } } { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.106 ns) + CELL(0.918 ns) 10.219 ns changemode:u3\|mouse\[0\] 3 REG LC_X7_Y7_N0 2 " "Info: 3: + IC(5.106 ns) + CELL(0.918 ns) = 10.219 ns; Loc. = LC_X7_Y7_N0; Fanout = 2; REG Node = 'changemode:u3\|mouse\[0\]'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "6.024 ns" { divide:u4|clkp changemode:u3|mouse[0] } "NODE_NAME" } } { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 33.03 % ) " "Info: Total cell delay = 3.375 ns ( 33.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.844 ns ( 66.97 % ) " "Info: Total interconnect delay = 6.844 ns ( 66.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "10.219 ns" { clk1khz divide:u4|clkp changemode:u3|mouse[0] } "NODE_NAME" } } { "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "10.219 ns" { clk1khz {} clk1khz~combout {} divide:u4|clkp {} changemode:u3|mouse[0] {} } { 0.000ns 0.000ns 1.738ns 5.106ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "8.475 ns" { mode[2] changemode:u3|mouse[5]~0 changemode:u3|mouse[0] } "NODE_NAME" } } { "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "8.475 ns" { mode[2] {} mode[2]~combout {} changemode:u3|mouse[5]~0 {} changemode:u3|mouse[0] {} } { 0.000ns 0.000ns 4.671ns 0.689ns } { 0.000ns 1.132ns 0.740ns 1.243ns } "" } } { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "10.219 ns" { clk1khz divide:u4|clkp changemode:u3|mouse[0] } "NODE_NAME" } } { "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "10.219 ns" { clk1khz {} clk1khz~combout {} divide:u4|clkp {} changemode:u3|mouse[0] {} } { 0.000ns 0.000ns 1.738ns 5.106ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk1khz colr\[5\] bicolor_dot_matrix:u2\|r\[4\] 16.714 ns register " "Info: tco from clock \"clk1khz\" to destination pin \"colr\[5\]\" through register \"bicolor_dot_matrix:u2\|r\[4\]\" is 16.714 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk1khz source 11.965 ns + Longest register " "Info: + Longest clock path from clock \"clk1khz\" to source register is 11.965 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk1khz 1 CLK PIN_18 12 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 12; CLK Node = 'clk1khz'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk1khz } "NODE_NAME" } } { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns cnt8:u1\|cnt\[1\] 2 REG LC_X13_Y8_N9 21 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X13_Y8_N9; Fanout = 21; REG Node = 'cnt8:u1\|cnt\[1\]'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "3.032 ns" { clk1khz cnt8:u1|cnt[1] } "NODE_NAME" } } { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.341 ns) + CELL(0.740 ns) 7.276 ns bicolor_dot_matrix:u2\|r\[7\]~0 3 COMB LC_X12_Y4_N9 4 " "Info: 3: + IC(2.341 ns) + CELL(0.740 ns) = 7.276 ns; Loc. = LC_X12_Y4_N9; Fanout = 4; COMB Node = 'bicolor_dot_matrix:u2\|r\[7\]~0'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "3.081 ns" { cnt8:u1|cnt[1] bicolor_dot_matrix:u2|r[7]~0 } "NODE_NAME" } } { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.489 ns) + CELL(0.200 ns) 11.965 ns bicolor_dot_matrix:u2\|r\[4\] 4 REG LC_X2_Y9_N2 2 " "Info: 4: + IC(4.489 ns) + CELL(0.200 ns) = 11.965 ns; Loc. = LC_X2_Y9_N2; Fanout = 2; REG Node = 'bicolor_dot_matrix:u2\|r\[4\]'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "4.689 ns" { bicolor_dot_matrix:u2|r[7]~0 bicolor_dot_matrix:u2|r[4] } "NODE_NAME" } } { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.397 ns ( 28.39 % ) " "Info: Total cell delay = 3.397 ns ( 28.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.568 ns ( 71.61 % ) " "Info: Total interconnect delay = 8.568 ns ( 71.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "11.965 ns" { clk1khz cnt8:u1|cnt[1] bicolor_dot_matrix:u2|r[7]~0 bicolor_dot_matrix:u2|r[4] } "NODE_NAME" } } { "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "11.965 ns" { clk1khz {} clk1khz~combout {} cnt8:u1|cnt[1] {} bicolor_dot_matrix:u2|r[7]~0 {} bicolor_dot_matrix:u2|r[4] {} } { 0.000ns 0.000ns 1.738ns 2.341ns 4.489ns } { 0.000ns 1.163ns 1.294ns 0.740ns 0.200ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 61 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.749 ns + Longest register pin " "Info: + Longest register to pin delay is 4.749 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns bicolor_dot_matrix:u2\|r\[4\] 1 REG LC_X2_Y9_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X2_Y9_N2; Fanout = 2; REG Node = 'bicolor_dot_matrix:u2\|r\[4\]'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bicolor_dot_matrix:u2|r[4] } "NODE_NAME" } } { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.427 ns) + CELL(2.322 ns) 4.749 ns colr\[5\] 2 PIN PIN_14 0 " "Info: 2: + IC(2.427 ns) + CELL(2.322 ns) = 4.749 ns; Loc. = PIN_14; Fanout = 0; PIN Node = 'colr\[5\]'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "4.749 ns" { bicolor_dot_matrix:u2|r[4] colr[5] } "NODE_NAME" } } { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 48.89 % ) " "Info: Total cell delay = 2.322 ns ( 48.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.427 ns ( 51.11 % ) " "Info: Total interconnect delay = 2.427 ns ( 51.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "4.749 ns" { bicolor_dot_matrix:u2|r[4] colr[5] } "NODE_NAME" } } { "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "4.749 ns" { bicolor_dot_matrix:u2|r[4] {} colr[5] {} } { 0.000ns 2.427ns } { 0.000ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "11.965 ns" { clk1khz cnt8:u1|cnt[1] bicolor_dot_matrix:u2|r[7]~0 bicolor_dot_matrix:u2|r[4] } "NODE_NAME" } } { "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "11.965 ns" { clk1khz {} clk1khz~combout {} cnt8:u1|cnt[1] {} bicolor_dot_matrix:u2|r[7]~0 {} bicolor_dot_matrix:u2|r[4] {} } { 0.000ns 0.000ns 1.738ns 2.341ns 4.489ns } { 0.000ns 1.163ns 1.294ns 0.740ns 0.200ns } "" } } { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "4.749 ns" { bicolor_dot_matrix:u2|r[4] colr[5] } "NODE_NAME" } } { "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "4.749 ns" { bicolor_dot_matrix:u2|r[4] {} colr[5] {} } { 0.000ns 2.427ns } { 0.000ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "off row\[6\] 11.785 ns Longest " "Info: Longest tpd from source pin \"off\" to destination pin \"row\[6\]\" is 11.785 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns off 1 CLK PIN_20 13 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_20; Fanout = 13; CLK Node = 'off'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { off } "NODE_NAME" } } { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.794 ns) + CELL(0.914 ns) 5.871 ns bicolor_dot_matrix:u2\|row\[6\]~6 2 COMB LC_X12_Y4_N2 1 " "Info: 2: + IC(3.794 ns) + CELL(0.914 ns) = 5.871 ns; Loc. = LC_X12_Y4_N2; Fanout = 1; COMB Node = 'bicolor_dot_matrix:u2\|row\[6\]~6'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "4.708 ns" { off bicolor_dot_matrix:u2|row[6]~6 } "NODE_NAME" } } { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.592 ns) + CELL(2.322 ns) 11.785 ns row\[6\] 3 PIN PIN_31 0 " "Info: 3: + IC(3.592 ns) + CELL(2.322 ns) = 11.785 ns; Loc. = PIN_31; Fanout = 0; PIN Node = 'row\[6\]'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "5.914 ns" { bicolor_dot_matrix:u2|row[6]~6 row[6] } "NODE_NAME" } } { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.399 ns ( 37.33 % ) " "Info: Total cell delay = 4.399 ns ( 37.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.386 ns ( 62.67 % ) " "Info: Total interconnect delay = 7.386 ns ( 62.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "11.785 ns" { off bicolor_dot_matrix:u2|row[6]~6 row[6] } "NODE_NAME" } } { "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "11.785 ns" { off {} off~combout {} bicolor_dot_matrix:u2|row[6]~6 {} row[6] {} } { 0.000ns 0.000ns 3.794ns 3.592ns } { 0.000ns 1.163ns 0.914ns 2.322ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "changemode:u3\|mouse\[3\] mode\[0\] clk1khz 4.377 ns register " "Info: th for register \"changemode:u3\|mouse\[3\]\" (data pin = \"mode\[0\]\", clock pin = \"clk1khz\") is 4.377 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk1khz destination 10.219 ns + Longest register " "Info: + Longest clock path from clock \"clk1khz\" to destination register is 10.219 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk1khz 1 CLK PIN_18 12 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 12; CLK Node = 'clk1khz'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk1khz } "NODE_NAME" } } { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns divide:u4\|clkp 2 REG LC_X14_Y8_N5 12 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X14_Y8_N5; Fanout = 12; REG Node = 'divide:u4\|clkp'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "3.032 ns" { clk1khz divide:u4|clkp } "NODE_NAME" } } { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.106 ns) + CELL(0.918 ns) 10.219 ns changemode:u3\|mouse\[3\] 3 REG LC_X7_Y7_N7 2 " "Info: 3: + IC(5.106 ns) + CELL(0.918 ns) = 10.219 ns; Loc. = LC_X7_Y7_N7; Fanout = 2; REG Node = 'changemode:u3\|mouse\[3\]'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "6.024 ns" { divide:u4|clkp changemode:u3|mouse[3] } "NODE_NAME" } } { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 33.03 % ) " "Info: Total cell delay = 3.375 ns ( 33.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.844 ns ( 66.97 % ) " "Info: Total interconnect delay = 6.844 ns ( 66.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "10.219 ns" { clk1khz divide:u4|clkp changemode:u3|mouse[3] } "NODE_NAME" } } { "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "10.219 ns" { clk1khz {} clk1khz~combout {} divide:u4|clkp {} changemode:u3|mouse[3] {} } { 0.000ns 0.000ns 1.738ns 5.106ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 100 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.063 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.063 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns mode\[0\] 1 PIN PIN_133 6 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_133; Fanout = 6; PIN Node = 'mode\[0\]'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mode[0] } "NODE_NAME" } } { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.127 ns) + CELL(0.804 ns) 6.063 ns changemode:u3\|mouse\[3\] 2 REG LC_X7_Y7_N7 2 " "Info: 2: + IC(4.127 ns) + CELL(0.804 ns) = 6.063 ns; Loc. = LC_X7_Y7_N7; Fanout = 2; REG Node = 'changemode:u3\|mouse\[3\]'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "4.931 ns" { mode[0] changemode:u3|mouse[3] } "NODE_NAME" } } { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.936 ns ( 31.93 % ) " "Info: Total cell delay = 1.936 ns ( 31.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.127 ns ( 68.07 % ) " "Info: Total interconnect delay = 4.127 ns ( 68.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "6.063 ns" { mode[0] changemode:u3|mouse[3] } "NODE_NAME" } } { "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "6.063 ns" { mode[0] {} mode[0]~combout {} changemode:u3|mouse[3] {} } { 0.000ns 0.000ns 4.127ns } { 0.000ns 1.132ns 0.804ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "10.219 ns" { clk1khz divide:u4|clkp changemode:u3|mouse[3] } "NODE_NAME" } } { "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "10.219 ns" { clk1khz {} clk1khz~combout {} divide:u4|clkp {} changemode:u3|mouse[3] {} } { 0.000ns 0.000ns 1.738ns 5.106ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "6.063 ns" { mode[0] changemode:u3|mouse[3] } "NODE_NAME" } } { "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "6.063 ns" { mode[0] {} mode[0]~combout {} changemode:u3|mouse[3] {} } { 0.000ns 0.000ns 4.127ns } { 0.000ns 1.132ns 0.804ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 12 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4361 " "Info: Peak virtual memory: 4361 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 20 17:13:04 2022 " "Info: Processing ended: Sun Nov 20 17:13:04 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
