-- -------------------------------------------------------------
--
-- Generated Architecture Declaration for struct of clkgen
--
-- Generated
--  by:  wig
--  on:  Wed Aug  6 13:50:14 2003
--  cmd: H:\work\mix\mix_0.pl -nodelta ..\ramd20030717.xls
--
-- !!! Do not edit this file! Autogenerated by MIX !!!
-- $Author: wig $
-- $Id: clkgen-struct-a.vhd,v 1.1 2004/04/06 11:15:48 wig Exp $
-- $Date: 2004/04/06 11:15:48 $
-- $Log: clkgen-struct-a.vhd,v $
-- Revision 1.1  2004/04/06 11:15:48  wig
-- Adding result/bugver
--
--
-- Based on Mix Architecture Template built into RCSfile: MixWriter.pm,v 
-- Id: MixWriter.pm,v 1.22 2003/07/23 13:34:40 wig Exp 
--
-- Generator: mix_0.pl Revision: 1.14 , wilfried.gaensheimer@micronas.com
-- (C) 2003 Micronas GmbH
--
-- --------------------------------------------------------------
library IEEE;
use IEEE.std_logic_1164.all;

-- No project specific VHDL libraries/arch


--
--
-- Start of Generated Architecture struct of clkgen
--
architecture struct of clkgen is 
	--
	-- Components
	--

	-- Generated Components
	component clkgen_sc	-- 
		-- No Generated Generics
		-- No Generated Port
	end component;
	-- ---------



	--
	-- Nets
	--

		--
		-- Generated Signal List
		--
		--
		-- End of Generated Signal List
		--


	-- Generated Constant Declarations


begin

	--
	-- Generated Concurrent Statements
	--

	-- Generated Signal Assignments


	--
	-- Generated Instances
	--

	-- Generated Instances and Port Mappings
		-- Generated Instance Port Map for i_clkgen_sc
		i_clkgen_sc: clkgen_sc
		;
		-- End of Generated Instance Port Map for i_clkgen_sc



end struct;

--
--!End of Architecture/s
-- --------------------------------------------------------------
