
---------- Begin Simulation Statistics ----------
host_inst_rate                                 301337                       # Simulator instruction rate (inst/s)
host_mem_usage                                 311344                       # Number of bytes of host memory used
host_seconds                                    66.37                       # Real time elapsed on the host
host_tick_rate                              511049785                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000005                       # Number of instructions simulated
sim_seconds                                  0.033919                       # Number of seconds simulated
sim_ticks                                 33918919500                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            5452081                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 34752.614220                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 30206.587232                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                5007589                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    15447259000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.081527                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses               444492                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            120031                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency   9800859500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.059511                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses          324461                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1474218                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 62258.526896                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 61638.450050                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               1253425                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   13746246929                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.149770                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              220793                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits            80302                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency   8659647486                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.095299                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses         140491                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs         7250                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 47693.033541                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                  16.555724                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           15712                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs        14500                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets    749352943                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             6926299                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 43881.202686                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 39704.113513                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 6261014                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     29193505929                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.096052                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                665285                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             200333                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency  18460506986                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.067128                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           464952                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.996588                       # Average percentage of cache occupancy
system.cpu.dcache.occ_%::1                  -0.002434                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1020.505689                       # Average occupied blocks per context
system.cpu.dcache.occ_blocks::1             -2.492567                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            6926299                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 43881.202686                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 39704.113513                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                6261014                       # number of overall hits
system.cpu.dcache.overall_miss_latency    29193505929                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.096052                       # miss rate for overall accesses
system.cpu.dcache.overall_misses               665285                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            200333                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency  18460506986                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.067128                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          464952                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                 384498                       # number of replacements
system.cpu.dcache.sampled_refs                 385522                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1019.269803                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  6382596                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           501861340000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                   145162                       # number of writebacks
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13271971                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 14369.067103                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 11411.513410                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13230423                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency      597006000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.003131                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                41548                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits              1168                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency    460785500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.003042                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses           40379                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs                 327.647920                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13271971                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 14369.067103                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 11411.513410                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13230423                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency       597006000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.003131                       # miss rate for demand accesses
system.cpu.icache.demand_misses                 41548                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits               1168                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency    460785500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.003042                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses            40379                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.435681                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            223.068458                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13271971                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 14369.067103                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 11411.513410                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13230423                       # number of overall hits
system.cpu.icache.overall_miss_latency      597006000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.003131                       # miss rate for overall accesses
system.cpu.icache.overall_misses                41548                       # number of overall misses
system.cpu.icache.overall_mshr_hits              1168                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency    460785500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.003042                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses           40379                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                  40149                       # number of replacements
system.cpu.icache.sampled_refs                  40380                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                223.068458                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13230423                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 0                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 53717.896509                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency       738621077                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                 13750                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    63855                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     59483.755288                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 43838.626316                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                          973                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency           3740457500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.984762                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                      62882                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency      2756660500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.984762                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 62882                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                     362047                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       59327.074978                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  43535.032185                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                         239624                       # number of ReadReq hits
system.l2.ReadReq_miss_latency             7262998500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.338141                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                       122423                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                         6                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency        5329384500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.338122                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                  122416                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                   81690                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    59358.183376                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 43661.280450                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency          4848970000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                     81690                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency     3566690000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                81690                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                   145162                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                       145162                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           2.294776                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      425902                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        59380.243383                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   43638.058695                       # average overall mshr miss latency
system.l2.demand_hits                          240597                       # number of demand (read+write) hits
system.l2.demand_miss_latency             11003456000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.435088                       # miss rate for demand accesses
system.l2.demand_misses                        185305                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                          6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency         8086045000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.435072                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                   185298                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.357330                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.283696                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   5854.495762                       # Average occupied blocks per context
system.l2.occ_blocks::1                   4648.071058                       # Average occupied blocks per context
system.l2.overall_accesses                     425902                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       59380.243383                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  44334.361948                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                         240597                       # number of overall hits
system.l2.overall_miss_latency            11003456000                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.435088                       # miss rate for overall accesses
system.l2.overall_misses                       185305                       # number of overall misses
system.l2.overall_mshr_hits                         6                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency        8824666077                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.467356                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                  199048                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.451055                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                          6202                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher          246                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified        14031                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued            13750                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit           35                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                         142285                       # number of replacements
system.l2.sampled_refs                         153038                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      10502.566820                       # Cycle average of tags in use
system.l2.total_refs                           351188                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                            62973                       # number of writebacks
system.switch_cpus.dtb.data_accesses          2977476                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              2924876                       # DTB hits
system.switch_cpus.dtb.data_misses              52600                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2262604                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2211989                       # DTB read hits
system.switch_cpus.dtb.read_misses              50615                       # DTB read misses
system.switch_cpus.dtb.write_accesses          714872                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              712887                       # DTB write hits
system.switch_cpus.dtb.write_misses              1985                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10052614                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10052602                       # ITB hits
system.switch_cpus.itb.fetch_misses                12                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 44678140                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   2978102                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        2424182                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      3226746                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect           15                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect       284956                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      3265243                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        3865112                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS         172066                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches      1305010                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       331856                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     17101280                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.622233                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.526005                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     12878027     75.30%     75.30% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1      2071298     12.11%     87.42% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       797412      4.66%     92.08% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       397036      2.32%     94.40% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       282901      1.65%     96.06% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       137913      0.81%     96.86% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       126119      0.74%     97.60% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        78718      0.46%     98.06% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       331856      1.94%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     17101280                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10640987                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         2359224                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          3120555                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts       284756                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10640987                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts     13337989                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000002                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     2.315969                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               2.315969                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      4621456                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred          206                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved       417078                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     28230838                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      7200201                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      5175308                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      1989177                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts          632                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles       104314                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        4624273                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            4469456                       # DTB hits
system.switch_cpus_1.dtb.data_misses           154817                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        3726919                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            3576511                       # DTB read hits
system.switch_cpus_1.dtb.read_misses           150408                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        897354                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            892945                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            4409                       # DTB write misses
system.switch_cpus_1.fetch.Branches           3865112                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3219367                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             8699324                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        75138                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             29398729                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        527028                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.166890                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3219367                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      2596248                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.269392                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     19090457                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.539970                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.755727                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       13610564     71.30%     71.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1         491015      2.57%     73.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2         308904      1.62%     75.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3         412348      2.16%     77.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        1328643      6.96%     84.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5         256574      1.34%     85.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         259925      1.36%     87.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         484002      2.54%     89.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        1938482     10.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     19090457                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles               4069241                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        2038608                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop             1534783                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.663475                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            4625260                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores           897354                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers        12984516                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            14770766                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.731613                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         9499645                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.637779                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             14987109                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts       331656                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles       2816153                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      5748591                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       405448                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1831717                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     24737006                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      3727906                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       396544                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     15365889                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents       129078                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents         5774                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      1989177                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       167150                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked       235589                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads       103902                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses          280                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation        20517                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      3389351                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores      1070380                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        20517                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect        61839                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       269817                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.431785                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.431785                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu     10414130     66.07%     66.07% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult        46804      0.30%     66.37% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     66.37% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd       230753      1.46%     67.83% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp         7201      0.05%     67.88% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt       204336      1.30%     69.17% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult        19534      0.12%     69.30% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv        64757      0.41%     69.71% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     69.71% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      3852907     24.44%     94.15% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite       922012      5.85%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     15762434                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       146965                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.009324                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu        21903     14.90%     14.90% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%     14.90% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%     14.90% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd            0      0.00%     14.90% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%     14.90% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt          409      0.28%     15.18% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult            4      0.00%     15.18% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv        69658     47.40%     62.58% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     62.58% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead        48175     32.78%     95.36% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite         6816      4.64%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     19090457                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     0.825671                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.352683                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0     11915642     62.42%     62.42% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      3072937     16.10%     78.51% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1659951      8.70%     87.21% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3      1115497      5.84%     93.05% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       826167      4.33%     97.38% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       316258      1.66%     99.04% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       157549      0.83%     99.86% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7        19796      0.10%     99.97% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8         6660      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     19090457                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.680598                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         23202223                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        15762434                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined     12995610                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        47918                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined     11403987                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3219431                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3219367                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              64                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads      2637108                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       834558                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      5748591                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1831717                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               23159698                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles      3832103                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      8004544                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents       339435                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      7509941                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents       414505                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents        13558                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     35054569                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     27291308                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     20244149                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      4966122                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      1989177                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles       793113                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps     12239549                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      1968997                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 94737                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
