module top_module (input a, input b, output q);

	// Declare internal wires or variables
	
	// Implement the AND gate logic
	assign q = a & b;
	
endmodule
