Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: DataPath.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "DataPath.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "DataPath"
Output Format                      : NGC
Target Device                      : xc5vlx110t-2-ff1136

---- Source Options
Top Module Name                    : DataPath
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "../SequenceCounter_Section.v" in library work
Compiling verilog file "ipcore_dir/Ind_Data.v" in library work
Module <SequenceCounter> compiled
Compiling verilog file "../Decoder_Section.v" in library work
Module <Ind_Data> compiled
Compiling verilog file "../Register_Section.v" in library work
Module <decoder> compiled
Compiling verilog file "../Opcode_Section.v" in library work
Module <Register> compiled
Compiling verilog file "../Memory_Section.v" in library work
Module <Opcode_Section> compiled
Compiling verilog file "../FilipFlop_Section.v" in library work
Module <memory> compiled
Compiling verilog file "../Control_Section.v" in library work
Module <FilipFlop> compiled
Compiling verilog file "../call_Section.v" in library work
Module <Control_Section> compiled
Compiling verilog file "../ALU_Section.v" in library work
Module <Call> compiled
Compiling verilog file "../DataPath_Section.v" in library work
Module <ALU> compiled
Module <DataPath> compiled
No errors in compilation
Analysis of file <"DataPath.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <DataPath> in library <work>.

Analyzing hierarchy for module <memory> in library <work>.

Analyzing hierarchy for module <Call> in library <work>.

Analyzing hierarchy for module <Register> in library <work> with parameters.
	WIDTH = "00000000000000000000000000001100"

Analyzing hierarchy for module <Register> in library <work> with parameters.
	WIDTH = "00000000000000000000000000010000"

Analyzing hierarchy for module <ALU> in library <work>.

Analyzing hierarchy for module <FilipFlop> in library <work>.

Analyzing hierarchy for module <Opcode_Section> in library <work>.

Analyzing hierarchy for module <Control_Section> in library <work>.

Analyzing hierarchy for module <SequenceCounter> in library <work>.

Analyzing hierarchy for module <decoder> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <DataPath>.
Module <DataPath> is correct for synthesis.
 
Analyzing module <memory> in library <work>.
WARNING:Xst:2211 - "ipcore_dir/Ind_Data.v" line 8: Instantiating black box module <Ind_Data>.
Module <memory> is correct for synthesis.
 
Analyzing module <Call> in library <work>.
Module <Call> is correct for synthesis.
 
Analyzing module <SequenceCounter> in library <work>.
Module <SequenceCounter> is correct for synthesis.
 
Analyzing module <decoder> in library <work>.
Module <decoder> is correct for synthesis.
 
Analyzing module <Register.1> in library <work>.
	WIDTH = 32'sb00000000000000000000000000001100
Module <Register.1> is correct for synthesis.
 
Analyzing module <Register.2> in library <work>.
	WIDTH = 32'sb00000000000000000000000000010000
Module <Register.2> is correct for synthesis.
 
Analyzing module <ALU> in library <work>.
WARNING:Xst:863 - "../ALU_Section.v" line 8: Name conflict (<Data> and <data>, renaming Data as data_rnm0).
Module <ALU> is correct for synthesis.
 
Analyzing module <FilipFlop> in library <work>.
Module <FilipFlop> is correct for synthesis.
 
Analyzing module <Opcode_Section> in library <work>.
Module <Opcode_Section> is correct for synthesis.
 
Analyzing module <Control_Section> in library <work>.
Module <Control_Section> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Register_1>.
    Related source file is "../Register_Section.v".
    Found 12-bit up counter for signal <register_data>.
    Summary:
	inferred   1 Counter(s).
Unit <Register_1> synthesized.


Synthesizing Unit <Register_2>.
    Related source file is "../Register_Section.v".
    Found 16-bit up counter for signal <register_data>.
    Summary:
	inferred   1 Counter(s).
Unit <Register_2> synthesized.


Synthesizing Unit <ALU>.
    Related source file is "../ALU_Section.v".
    Found 16-bit tristate buffer for signal <data_rnm0>.
    Found 16-bit adder for signal <data_rnm0$share0000>.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  16 Tristate(s).
Unit <ALU> synthesized.


Synthesizing Unit <FilipFlop>.
    Related source file is "../FilipFlop_Section.v".
    Found 1-bit register for signal <Q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <FilipFlop> synthesized.


Synthesizing Unit <Opcode_Section>.
    Related source file is "../Opcode_Section.v".
    Found 1-of-8 decoder for signal <temp>.
    Summary:
	inferred   1 Decoder(s).
Unit <Opcode_Section> synthesized.


Synthesizing Unit <Control_Section>.
    Related source file is "../Control_Section.v".
WARNING:Xst:647 - Input <InstraDt<14:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <decoderDt<15:11>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <decoderDt<9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <decoderDt<7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <decoderDt<5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <decoderDt<3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <decoderDt<1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <curntd<6:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <Control_Section> synthesized.


Synthesizing Unit <SequenceCounter>.
    Related source file is "../SequenceCounter_Section.v".
    Found 4-bit up counter for signal <temp_out>.
    Summary:
	inferred   1 Counter(s).
Unit <SequenceCounter> synthesized.


Synthesizing Unit <decoder>.
    Related source file is "../Decoder_Section.v".
    Found 1-of-16 decoder for signal <temp>.
    Summary:
	inferred   1 Decoder(s).
Unit <decoder> synthesized.


Synthesizing Unit <memory>.
    Related source file is "../Memory_Section.v".
Unit <memory> synthesized.


Synthesizing Unit <Call>.
    Related source file is "../call_Section.v".
Unit <Call> synthesized.


Synthesizing Unit <DataPath>.
    Related source file is "../DataPath_Section.v".
WARNING:Xst:653 - Signal <cPc_data> is used but never assigned. This sourceless signal will be automatically connected to value 000000000000.
WARNING:Xst:653 - Signal <Pce> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <IncrIR> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <IncrDr> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <IncrAr> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <IncrAc> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <DataPath> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 16-bit adder                                          : 1
# Counters                                             : 6
 12-bit up counter                                     : 2
 16-bit up counter                                     : 3
 4-bit up counter                                      : 1
# Registers                                            : 1
 1-bit register                                        : 1
# Decoders                                             : 2
 1-of-16 decoder                                       : 1
 1-of-8 decoder                                        : 1
# Tristates                                            : 1
 16-bit tristate buffer                                : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/Ind_Data.ngc>.
Loading core <Ind_Data> for timing and area information for instance <mm>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 16-bit adder                                          : 1
# Counters                                             : 6
 12-bit up counter                                     : 2
 16-bit up counter                                     : 3
 4-bit up counter                                      : 1
# Registers                                            : 1
 Flip-Flops                                            : 1
# Decoders                                             : 2
 1-of-16 decoder                                       : 1
 1-of-8 decoder                                        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2042 - Unit ALU: 16 internal tristates are replaced by logic (pull-up yes): data_rnm0<0>, data_rnm0<10>, data_rnm0<11>, data_rnm0<12>, data_rnm0<13>, data_rnm0<14>, data_rnm0<15>, data_rnm0<1>, data_rnm0<2>, data_rnm0<3>, data_rnm0<4>, data_rnm0<5>, data_rnm0<6>, data_rnm0<7>, data_rnm0<8>, data_rnm0<9>.

Optimizing unit <DataPath> ...

Optimizing unit <ALU> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block DataPath, actual ratio is 0.
FlipFlop sig/sq/temp_out_0 has been replicated 1 time(s)
FlipFlop sig/sq/temp_out_1 has been replicated 1 time(s)
FlipFlop sig/sq/temp_out_3 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 80
 Flip-Flops                                            : 80

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : DataPath.ngr
Top Level Output File Name         : DataPath
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 19

Cell Usage :
# BELS                             : 421
#      GND                         : 2
#      INV                         : 1
#      LUT1                        : 12
#      LUT2                        : 6
#      LUT3                        : 29
#      LUT4                        : 61
#      LUT5                        : 25
#      LUT6                        : 112
#      MUXCY                       : 82
#      MUXF7                       : 1
#      VCC                         : 2
#      XORCY                       : 88
# FlipFlops/Latches                : 80
#      FDCE                        : 80
# RAMS                             : 2
#      RAMB36_EXP                  : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 18
#      IBUF                        : 2
#      OBUF                        : 16
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vlx110tff1136-2 


Slice Logic Utilization: 
 Number of Slice Registers:              80  out of  69120     0%  
 Number of Slice LUTs:                  246  out of  69120     0%  
    Number used as Logic:               246  out of  69120     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    248
   Number with an unused Flip Flop:     168  out of    248    67%  
   Number with an unused LUT:             2  out of    248     0%  
   Number of fully used LUT-FF pairs:    78  out of    248    31%  
   Number of unique control sets:         7

IO Utilization: 
 Number of IOs:                          19
 Number of bonded IOBs:                  19  out of    640     2%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                2  out of    148     1%  
    Number using Block RAM only:          2
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 82    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                     | Buffer(FF name)                                                                                                                   | Load  |
-----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-------+
reset                              | IBUF                                                                                                                              | 73    |
mmry/mm/N1(mmry/mm/XST_GND:G)      | NONE(mmry/mm/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP)| 8     |
sig/clr(sig/clr1:O)                | NONE(sig/sq/temp_out_0)                                                                                                           | 7     |
-----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 5.089ns (Maximum Frequency: 196.496MHz)
   Minimum input arrival time before clock: 1.193ns
   Maximum output required time after clock: 2.882ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.089ns (frequency: 196.496MHz)
  Total number of paths / destination ports: 121566 / 281
-------------------------------------------------------------------------
Delay:               5.089ns (Levels of Logic = 21)
  Source:            ir/register_data_4 (FF)
  Destination:       ac/register_data_15 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: ir/register_data_4 to ac/register_data_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.396   0.837  ir/register_data_4 (ir/register_data_4)
     LUT5:I0->O            1   0.086   0.412  ctrl/Control_of_Alu<1>29 (ctrl/Control_of_Alu<1>29)
     LUT5:I4->O            1   0.086   0.412  ctrl/Control_of_Alu<1>55 (ctrl/Control_of_Alu<1>55)
     LUT6:I5->O           68   0.086   0.600  ctrl/Control_of_Alu<1>96 (AluControl<1>)
     LUT6:I4->O            2   0.086   0.416  ctrl/AcIdat<1>_SW0 (N53)
     LUT4:I3->O            1   0.086   0.600  ctrl/AcIdat<1>_SW4 (N154)
     LUT5:I2->O            1   0.086   0.000  ac/Mcount_register_data_lut<1> (ac/Mcount_register_data_lut<1>)
     MUXCY:S->O            1   0.305   0.000  ac/Mcount_register_data_cy<1> (ac/Mcount_register_data_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  ac/Mcount_register_data_cy<2> (ac/Mcount_register_data_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ac/Mcount_register_data_cy<3> (ac/Mcount_register_data_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  ac/Mcount_register_data_cy<4> (ac/Mcount_register_data_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  ac/Mcount_register_data_cy<5> (ac/Mcount_register_data_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  ac/Mcount_register_data_cy<6> (ac/Mcount_register_data_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  ac/Mcount_register_data_cy<7> (ac/Mcount_register_data_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  ac/Mcount_register_data_cy<8> (ac/Mcount_register_data_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  ac/Mcount_register_data_cy<9> (ac/Mcount_register_data_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  ac/Mcount_register_data_cy<10> (ac/Mcount_register_data_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  ac/Mcount_register_data_cy<11> (ac/Mcount_register_data_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  ac/Mcount_register_data_cy<12> (ac/Mcount_register_data_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  ac/Mcount_register_data_cy<13> (ac/Mcount_register_data_cy<13>)
     MUXCY:CI->O           0   0.023   0.000  ac/Mcount_register_data_cy<14> (ac/Mcount_register_data_cy<14>)
     XORCY:CI->O           1   0.300   0.000  ac/Mcount_register_data_xor<15> (ac/Mcount_register_data15)
     FDCE:D                   -0.022          ac/register_data_15
    ----------------------------------------
    Total                      5.089ns (1.813ns logic, 3.276ns route)
                                       (35.6% logic, 64.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              1.193ns (Levels of Logic = 1)
  Source:            Enable (PAD)
  Destination:       sig/sq/temp_out_0 (FF)
  Destination Clock: clk rising

  Data Path: Enable to sig/sq/temp_out_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   0.694   0.314  Enable_IBUF (Enable_IBUF)
     FDCE:CE                   0.185          sig/sq/temp_out_0
    ----------------------------------------
    Total                      1.193ns (0.879ns logic, 0.314ns route)
                                       (73.7% logic, 26.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              2.882ns (Levels of Logic = 1)
  Source:            ac/register_data_15 (FF)
  Destination:       Ac<15> (PAD)
  Source Clock:      clk rising

  Data Path: ac/register_data_15 to Ac<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            13   0.396   0.342  ac/register_data_15 (ac/register_data_15)
     OBUF:I->O                 2.144          Ac_15_OBUF (Ac<15>)
    ----------------------------------------
    Total                      2.882ns (2.540ns logic, 0.342ns route)
                                       (88.1% logic, 11.9% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.36 secs
 
--> 

Total memory usage is 4580276 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   17 (   0 filtered)
Number of infos    :    1 (   0 filtered)

