$date
	Mon Aug 30 23:12:45 2021
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module fulladder_tb $end
$scope module uut $end
$var wire 1 ! a $end
$var wire 1 " b $end
$var wire 1 # cin $end
$var wire 1 $ cout $end
$var wire 1 % s $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#100
1%
1!
#200
0!
1"
#300
1$
0%
1!
#400
0$
1%
1#
0!
0"
#500
0%
1$
1!
#600
0!
1"
#700
1%
1!
#800
0$
0%
0#
0!
0"
