# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_TP_VGA.srcs/sources_1/imports/Architecture Soc-FPGA/project_vga/project_vga.srcs/sources_1/new/clk_div.vhd" \
"../../../../project_TP_VGA.srcs/sources_1/imports/new/vga_640x480.vhd" \
"../../../../project_TP_VGA.srcs/sources_1/imports/Architecture Soc-FPGA/vga code/vga_stripes.vhd" \

vhdl work  \
"../../../../project_TP_VGA.srcs/sources_1/imports/vga code/vga_stripes_top.vhd" \

# Do not sort compile order
nosort
