

================================================================
== Vivado HLS Report for 'parta1_4'
================================================================
* Date:           Thu Oct  4 15:19:29 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        PartA
* Solution:       solution4
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.510|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- for_c_row      |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + for_c_col     |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |  ++ for_common  |    ?|    ?|         4|          -|          -|     ?|    no    |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      3|       0|    380|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     86|
|Register         |        -|      -|     517|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      3|     517|    466|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      1|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |tmp_7_fu_282_p2      |     *    |      3|  0|  20|          32|          32|
    |C_d0                 |     +    |      0|  0|  39|          32|          32|
    |i_1_fu_198_p2        |     +    |      0|  0|  38|           1|          31|
    |j_1_fu_213_p2        |     +    |      0|  0|  38|          31|           1|
    |k_1_fu_246_p2        |     +    |      0|  0|  38|           1|          31|
    |next_mul2_fu_183_p2  |     +    |      0|  0|  45|           7|          38|
    |next_mul_fu_266_p2   |     +    |      0|  0|  45|           7|          38|
    |tmp_11_fu_256_p2     |     +    |      0|  0|  21|          15|          15|
    |tmp_12_fu_272_p2     |     +    |      0|  0|  21|          15|          15|
    |tmp_s_fu_223_p2      |     +    |      0|  0|  21|          15|          15|
    |tmp_2_fu_208_p2      |   icmp   |      0|  0|  18|          32|          32|
    |tmp_5_fu_241_p2      |   icmp   |      0|  0|  18|          32|          32|
    |tmp_fu_193_p2        |   icmp   |      0|  0|  18|          32|          32|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      3|  0| 380|         252|         344|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  41|          8|    1|          8|
    |i_reg_119         |   9|          2|   31|         62|
    |j_reg_141         |   9|          2|   31|         62|
    |k_reg_152         |   9|          2|   31|         62|
    |phi_mul1_reg_130  |   9|          2|   38|         76|
    |phi_mul_reg_163   |   9|          2|   38|         76|
    +------------------+----+-----------+-----+-----------+
    |Total             |  86|         18|  170|        346|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |A_load_reg_370     |  32|   0|   32|          0|
    |B_load_reg_375     |  32|   0|   32|          0|
    |C_addr_reg_342     |  14|   0|   14|          0|
    |C_load_reg_385     |  32|   0|   32|          0|
    |ap_CS_fsm          |   7|   0|    7|          0|
    |i_1_reg_320        |  31|   0|   31|          0|
    |i_reg_119          |  31|   0|   31|          0|
    |j_1_reg_332        |  31|   0|   31|          0|
    |j_reg_141          |  31|   0|   31|          0|
    |k_1_reg_350        |  31|   0|   31|          0|
    |k_reg_152          |  31|   0|   31|          0|
    |next_mul2_reg_312  |  38|   0|   38|          0|
    |next_mul_reg_360   |  38|   0|   38|          0|
    |phi_mul1_reg_130   |  38|   0|   38|          0|
    |phi_mul_reg_163    |  38|   0|   38|          0|
    |tmp_1_reg_306      |  15|   0|   15|          0|
    |tmp_3_reg_337      |  15|   0|   15|          0|
    |tmp_7_reg_380      |  32|   0|   32|          0|
    +-------------------+----+----+-----+-----------+
    |Total              | 517|   0|  517|          0|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |   parta1_4   | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |   parta1_4   | return value |
|ap_start    |  in |    1| ap_ctrl_hs |   parta1_4   | return value |
|ap_done     | out |    1| ap_ctrl_hs |   parta1_4   | return value |
|ap_idle     | out |    1| ap_ctrl_hs |   parta1_4   | return value |
|ap_ready    | out |    1| ap_ctrl_hs |   parta1_4   | return value |
|A_address0  | out |   14|  ap_memory |       A      |     array    |
|A_ce0       | out |    1|  ap_memory |       A      |     array    |
|A_q0        |  in |   32|  ap_memory |       A      |     array    |
|B_address0  | out |   14|  ap_memory |       B      |     array    |
|B_ce0       | out |    1|  ap_memory |       B      |     array    |
|B_q0        |  in |   32|  ap_memory |       B      |     array    |
|C_address0  | out |   14|  ap_memory |       C      |     array    |
|C_ce0       | out |    1|  ap_memory |       C      |     array    |
|C_we0       | out |    1|  ap_memory |       C      |     array    |
|C_d0        | out |   32|  ap_memory |       C      |     array    |
|C_q0        |  in |   32|  ap_memory |       C      |     array    |
|mA          |  in |   32|   ap_none  |      mA      |    scalar    |
|nA          |  in |   32|   ap_none  |      nA      |    scalar    |
|mB          |  in |   32|   ap_none  |      mB      |    scalar    |
|nB          |  in |   32|   ap_none  |      nB      |    scalar    |
|mC          |  in |   32|   ap_none  |      mC      |    scalar    |
|nC          |  in |   32|   ap_none  |      nC      |    scalar    |
+------------+-----+-----+------------+--------------+--------------+

