`timescale 1ns / 1ps

`define clockFreq 10            //is dit in MHz of ns?

module tb(

    );
                                    
 reg clk;
 reg reset;
 reg [15:0] pwm_inputvalue;
 wire pwm_outputhigh;
 wire pwm_outputlow;
 
 initial
 begin
    clk = 0;
    forever
    begin
        clk = !clk;
        #((`clockFreq)/2);
    end
 end
 
  
 initial
 begin
    reset = 0;
    #100;
    reset = 1;
 end
 
 initial
 begin 
    pwm_inputvalue = 2000;
 end 

center_aligned_PWM #('d12) PWM
(
  .i_clk(clk),
  .i_reset_n(reset),
  .pwm_input_value(pwm_inputvalue),
  .pwm_output_high(pwm_outputhigh),
  .pwm_output_low(pwm_outputlow)
);
 
endmodule
