verilog xil_defaultlib --include "../../../../HDMI_AXI_FULL.srcs/sources_1/bd/HDMI_AXI_FULL/ipshared/ec67/hdl" --include "../../../../HDMI_AXI_FULL.srcs/sources_1/bd/HDMI_AXI_FULL/ipshared/5bb9/hdl/verilog" --include "../../../../HDMI_AXI_FULL.srcs/sources_1/bd/HDMI_AXI_FULL/ipshared/70fd/hdl" --include "../../../../HDMI_AXI_FULL.srcs/sources_1/bd/HDMI_AXI_FULL/ipshared/f90c/hdl/verilog" \
"../../../../HDMI_AXI_FULL.srcs/sources_1/bd/HDMI_AXI_FULL/ip/HDMI_AXI_FULL_HDMI_AXI_FULL_0_0/src/bram_cacheline_1/sim/bram_cacheline.v" \
"../../../../HDMI_AXI_FULL.srcs/sources_1/bd/HDMI_AXI_FULL/ipshared/fa5d/hdl/HDMI_AXI_FULL_v2_0_M00_AXI.v" \
"../../../../HDMI_AXI_FULL.srcs/sources_1/bd/HDMI_AXI_FULL/ipshared/fa5d/hdl/HDMI_AXI_FULL_v2_0_S01_AXI.v" \
"../../../../HDMI_AXI_FULL.srcs/sources_1/bd/HDMI_AXI_FULL/ipshared/fa5d/src/i2c_sender.v" \
"../../../../HDMI_AXI_FULL.srcs/sources_1/bd/HDMI_AXI_FULL/ipshared/fa5d/src/zynq_hdmi_1080p.v" \
"../../../../HDMI_AXI_FULL.srcs/sources_1/bd/HDMI_AXI_FULL/ipshared/fa5d/hdl/HDMI_AXI_FULL_v2_0.v" \
"../../../../HDMI_AXI_FULL.srcs/sources_1/bd/HDMI_AXI_FULL/ip/HDMI_AXI_FULL_HDMI_AXI_FULL_0_0/sim/HDMI_AXI_FULL_HDMI_AXI_FULL_0_0.v" \
"../../../../HDMI_AXI_FULL.srcs/sources_1/bd/HDMI_AXI_FULL/ip/HDMI_AXI_FULL_processing_system7_0_0/sim/HDMI_AXI_FULL_processing_system7_0_0.v" \
"../../../../HDMI_AXI_FULL.srcs/sources_1/bd/HDMI_AXI_FULL/ip/HDMI_AXI_FULL_axi_smc_0/bd_0/sim/bd_98c6.v" \

sv xil_defaultlib --include "../../../../HDMI_AXI_FULL.srcs/sources_1/bd/HDMI_AXI_FULL/ipshared/ec67/hdl" --include "../../../../HDMI_AXI_FULL.srcs/sources_1/bd/HDMI_AXI_FULL/ipshared/5bb9/hdl/verilog" --include "../../../../HDMI_AXI_FULL.srcs/sources_1/bd/HDMI_AXI_FULL/ipshared/70fd/hdl" --include "../../../../HDMI_AXI_FULL.srcs/sources_1/bd/HDMI_AXI_FULL/ipshared/f90c/hdl/verilog" \
"../../../../HDMI_AXI_FULL.srcs/sources_1/bd/HDMI_AXI_FULL/ip/HDMI_AXI_FULL_axi_smc_0/bd_0/ip/ip_5/sim/bd_98c6_s00a2s_0.sv" \
"../../../../HDMI_AXI_FULL.srcs/sources_1/bd/HDMI_AXI_FULL/ip/HDMI_AXI_FULL_axi_smc_0/bd_0/ip/ip_11/sim/bd_98c6_m00s2a_0.sv" \
"../../../../HDMI_AXI_FULL.srcs/sources_1/bd/HDMI_AXI_FULL/ip/HDMI_AXI_FULL_axi_smc_0/bd_0/ip/ip_12/sim/bd_98c6_m00e_0.sv" \
"../../../../HDMI_AXI_FULL.srcs/sources_1/bd/HDMI_AXI_FULL/ip/HDMI_AXI_FULL_axi_smc_0/bd_0/ip/ip_6/sim/bd_98c6_sarn_0.sv" \
"../../../../HDMI_AXI_FULL.srcs/sources_1/bd/HDMI_AXI_FULL/ip/HDMI_AXI_FULL_axi_smc_0/bd_0/ip/ip_7/sim/bd_98c6_srn_0.sv" \
"../../../../HDMI_AXI_FULL.srcs/sources_1/bd/HDMI_AXI_FULL/ip/HDMI_AXI_FULL_axi_smc_0/bd_0/ip/ip_8/sim/bd_98c6_sawn_0.sv" \
"../../../../HDMI_AXI_FULL.srcs/sources_1/bd/HDMI_AXI_FULL/ip/HDMI_AXI_FULL_axi_smc_0/bd_0/ip/ip_9/sim/bd_98c6_swn_0.sv" \
"../../../../HDMI_AXI_FULL.srcs/sources_1/bd/HDMI_AXI_FULL/ip/HDMI_AXI_FULL_axi_smc_0/bd_0/ip/ip_10/sim/bd_98c6_sbn_0.sv" \
"../../../../HDMI_AXI_FULL.srcs/sources_1/bd/HDMI_AXI_FULL/ip/HDMI_AXI_FULL_axi_smc_0/bd_0/ip/ip_2/sim/bd_98c6_s00mmu_0.sv" \
"../../../../HDMI_AXI_FULL.srcs/sources_1/bd/HDMI_AXI_FULL/ip/HDMI_AXI_FULL_axi_smc_0/bd_0/ip/ip_3/sim/bd_98c6_s00tr_0.sv" \
"../../../../HDMI_AXI_FULL.srcs/sources_1/bd/HDMI_AXI_FULL/ip/HDMI_AXI_FULL_axi_smc_0/bd_0/ip/ip_4/sim/bd_98c6_s00sic_0.sv" \

verilog xil_defaultlib --include "../../../../HDMI_AXI_FULL.srcs/sources_1/bd/HDMI_AXI_FULL/ipshared/ec67/hdl" --include "../../../../HDMI_AXI_FULL.srcs/sources_1/bd/HDMI_AXI_FULL/ipshared/5bb9/hdl/verilog" --include "../../../../HDMI_AXI_FULL.srcs/sources_1/bd/HDMI_AXI_FULL/ipshared/70fd/hdl" --include "../../../../HDMI_AXI_FULL.srcs/sources_1/bd/HDMI_AXI_FULL/ipshared/f90c/hdl/verilog" \
"../../../../HDMI_AXI_FULL.srcs/sources_1/bd/HDMI_AXI_FULL/ip/HDMI_AXI_FULL_axi_smc_0/bd_0/ip/ip_0/sim/bd_98c6_one_0.v" \
"../../../../HDMI_AXI_FULL.srcs/sources_1/bd/HDMI_AXI_FULL/ip/HDMI_AXI_FULL_axi_smc_0/sim/HDMI_AXI_FULL_axi_smc_0.v" \
"../../../../HDMI_AXI_FULL.srcs/sources_1/bd/HDMI_AXI_FULL/ip/HDMI_AXI_FULL_xbar_0/sim/HDMI_AXI_FULL_xbar_0.v" \
"../../../../HDMI_AXI_FULL.srcs/sources_1/bd/HDMI_AXI_FULL/sim/HDMI_AXI_FULL.v" \
"../../../../HDMI_AXI_FULL.srcs/sources_1/bd/HDMI_AXI_FULL/ip/HDMI_AXI_FULL_auto_pc_0/sim/HDMI_AXI_FULL_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
