Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Dec  7 15:57:46 2022
| Host         : LAPTOP-INGD5AP4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     71          
TIMING-16  Warning           Large setup violation           11          
TIMING-18  Warning           Missing input or output delay   23          
TIMING-20  Warning           Non-clocked latch               18          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (253)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (132)
5. checking no_input_delay (2)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (253)
--------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line53/fdivTarget/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line53/genblk1[0].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line53/genblk1[10].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line53/genblk1[11].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line53/genblk1[12].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line53/genblk1[13].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line53/genblk1[14].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line53/genblk1[15].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line53/genblk1[16].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line53/genblk1[17].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line53/genblk1[1].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line53/genblk1[2].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line53/genblk1[3].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line53/genblk1[4].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line53/genblk1[5].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line53/genblk1[6].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line53/genblk1[7].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line53/genblk1[8].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line53/genblk1[9].fDiv/clkDiv_reg/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uart/baudrate_gen/baud_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: vga_control/cdr/addr_reg_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: vga_control/cdr/addr_reg_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: vga_control/cdr/addr_reg_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: vga_control/cdr/addr_reg_reg[7]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: vga_sync/h_count_reg_reg[6]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: vga_sync/h_count_reg_reg[7]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: vga_sync/h_count_reg_reg[8]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: vga_sync/h_count_reg_reg[9]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: vga_sync/v_count_reg_reg[0]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: vga_sync/v_count_reg_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: vga_sync/v_count_reg_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: vga_sync/v_count_reg_reg[3]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: vga_sync/v_count_reg_reg[4]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: vga_sync/v_count_reg_reg[5]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: vga_sync/v_count_reg_reg[6]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: vga_sync/v_count_reg_reg[7]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: vga_sync/v_count_reg_reg[8]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: vga_sync/v_count_reg_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (132)
--------------------------------------------------
 There are 132 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -23.396     -147.352                     12                  446        0.103        0.000                      0                  446        4.500        0.000                       0                   195  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -23.396     -147.352                     12                  446        0.103        0.000                      0                  446        4.500        0.000                       0                   195  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           12  Failing Endpoints,  Worst Slack      -23.396ns,  Total Violation     -147.352ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -23.396ns  (required time - arrival time)
  Source:                 inputControl/A_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALU/ALU_Result_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        33.257ns  (logic 21.965ns (66.046%)  route 11.292ns (33.954%))
  Logic Levels:           88  (CARRY4=79 LUT2=1 LUT3=7 LUT5=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.572     5.093    inputControl/clk_IBUF_BUFG
    SLICE_X57Y0          FDRE                                         r  inputControl/A_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y0          FDRE (Prop_fdre_C_Q)         0.456     5.549 r  inputControl/A_reg_reg[15]/Q
                         net (fo=7, routed)           0.437     5.986    inputControl/Q[15]
    SLICE_X54Y0          LUT2 (Prop_lut2_I1_O)        0.124     6.110 r  inputControl/ALU_Result0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.110    ALU/S[0]
    SLICE_X54Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.623 r  ALU/ALU_Result0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.623    ALU/ALU_Result0_carry_n_0
    SLICE_X54Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.740 r  ALU/ALU_Result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.740    ALU/ALU_Result0_carry__0_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.857 r  ALU/ALU_Result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.857    ALU/ALU_Result0_carry__1_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.974 r  ALU/ALU_Result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.974    inputControl/CO[0]
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.228 r  inputControl/ALU_Result_reg[15]_i_2/CO[0]
                         net (fo=20, routed)          0.547     7.775    inputControl/ALU_Result0_carry__2[14]
    SLICE_X54Y5          LUT3 (Prop_lut3_I0_O)        0.367     8.142 r  inputControl/ALU_Result[14]_i_21/O
                         net (fo=1, routed)           0.000     8.142    inputControl/ALU_Result[14]_i_21_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.518 r  inputControl/ALU_Result_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.518    inputControl/ALU_Result_reg[14]_i_16_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.635 r  inputControl/ALU_Result_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.635    inputControl/ALU_Result_reg[14]_i_11_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.752 r  inputControl/ALU_Result_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.752    inputControl/ALU_Result_reg[14]_i_6_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.869 r  inputControl/ALU_Result_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.869    inputControl/ALU_Result_reg[14]_i_3_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.026 r  inputControl/ALU_Result_reg[14]_i_2/CO[1]
                         net (fo=20, routed)          0.673     9.699    inputControl/ALU_Result0_carry__2[13]
    SLICE_X54Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    10.502 r  inputControl/ALU_Result_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.502    inputControl/ALU_Result_reg[13]_i_16_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.619 r  inputControl/ALU_Result_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.619    inputControl/ALU_Result_reg[13]_i_11_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.736 r  inputControl/ALU_Result_reg[13]_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.736    inputControl/ALU_Result_reg[13]_i_6_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.853 r  inputControl/ALU_Result_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.853    inputControl/ALU_Result_reg[13]_i_3_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.010 r  inputControl/ALU_Result_reg[13]_i_2/CO[1]
                         net (fo=20, routed)          0.646    11.656    inputControl/ALU_Result0_carry__2[12]
    SLICE_X54Y15         LUT3 (Prop_lut3_I0_O)        0.332    11.988 r  inputControl/ALU_Result[12]_i_23/O
                         net (fo=1, routed)           0.000    11.988    inputControl/ALU_Result[12]_i_23_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.521 r  inputControl/ALU_Result_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    12.521    inputControl/ALU_Result_reg[12]_i_16_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.638 r  inputControl/ALU_Result_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    12.638    inputControl/ALU_Result_reg[12]_i_11_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.755 r  inputControl/ALU_Result_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.755    inputControl/ALU_Result_reg[12]_i_6_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.872 r  inputControl/ALU_Result_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.872    inputControl/ALU_Result_reg[12]_i_3_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.029 r  inputControl/ALU_Result_reg[12]_i_2/CO[1]
                         net (fo=20, routed)          0.781    13.811    inputControl/ALU_Result0_carry__2[11]
    SLICE_X54Y21         LUT3 (Prop_lut3_I0_O)        0.332    14.143 r  inputControl/ALU_Result[11]_i_20/O
                         net (fo=1, routed)           0.000    14.143    inputControl/ALU_Result[11]_i_20_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.656 r  inputControl/ALU_Result_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.656    inputControl/ALU_Result_reg[11]_i_11_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.773 r  inputControl/ALU_Result_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.773    inputControl/ALU_Result_reg[11]_i_6_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.890 r  inputControl/ALU_Result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.890    inputControl/ALU_Result_reg[11]_i_3_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.047 r  inputControl/ALU_Result_reg[11]_i_2/CO[1]
                         net (fo=20, routed)          0.929    15.975    inputControl/ALU_Result0_carry__2[10]
    SLICE_X53Y14         LUT3 (Prop_lut3_I0_O)        0.332    16.307 r  inputControl/ALU_Result[10]_i_23/O
                         net (fo=1, routed)           0.000    16.307    inputControl/ALU_Result[10]_i_23_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.857 r  inputControl/ALU_Result_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    16.857    inputControl/ALU_Result_reg[10]_i_16_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.971 r  inputControl/ALU_Result_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    16.971    inputControl/ALU_Result_reg[10]_i_11_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.085 r  inputControl/ALU_Result_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.085    inputControl/ALU_Result_reg[10]_i_6_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.199 r  inputControl/ALU_Result_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.199    inputControl/ALU_Result_reg[10]_i_3_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.356 r  inputControl/ALU_Result_reg[10]_i_2/CO[1]
                         net (fo=20, routed)          0.570    17.926    inputControl/ALU_Result0_carry__2[9]
    SLICE_X53Y19         LUT3 (Prop_lut3_I0_O)        0.329    18.255 r  inputControl/ALU_Result[9]_i_23/O
                         net (fo=1, routed)           0.000    18.255    inputControl/ALU_Result[9]_i_23_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.805 r  inputControl/ALU_Result_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    18.805    inputControl/ALU_Result_reg[9]_i_16_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.919 r  inputControl/ALU_Result_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.919    inputControl/ALU_Result_reg[9]_i_11_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.033 r  inputControl/ALU_Result_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.033    inputControl/ALU_Result_reg[9]_i_6_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.147 r  inputControl/ALU_Result_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.147    inputControl/ALU_Result_reg[9]_i_3_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.304 r  inputControl/ALU_Result_reg[9]_i_2/CO[1]
                         net (fo=20, routed)          0.699    20.004    inputControl/ALU_Result0_carry__2[8]
    SLICE_X53Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    20.789 r  inputControl/ALU_Result_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.009    20.798    inputControl/ALU_Result_reg[8]_i_16_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.912 r  inputControl/ALU_Result_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    20.912    inputControl/ALU_Result_reg[8]_i_11_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.026 r  inputControl/ALU_Result_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.026    inputControl/ALU_Result_reg[8]_i_6_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.140 r  inputControl/ALU_Result_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.140    inputControl/ALU_Result_reg[8]_i_3_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.297 r  inputControl/ALU_Result_reg[8]_i_2/CO[1]
                         net (fo=20, routed)          0.893    22.189    inputControl/ALU_Result0_carry__2[7]
    SLICE_X54Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    22.989 r  inputControl/ALU_Result_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.989    inputControl/ALU_Result_reg[7]_i_16_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.106 r  inputControl/ALU_Result_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    23.106    inputControl/ALU_Result_reg[7]_i_11_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.223 r  inputControl/ALU_Result_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.223    inputControl/ALU_Result_reg[7]_i_6_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.340 r  inputControl/ALU_Result_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.340    inputControl/ALU_Result_reg[7]_i_3_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.497 r  inputControl/ALU_Result_reg[7]_i_2/CO[1]
                         net (fo=20, routed)          0.701    24.199    inputControl/ALU_Result0_carry__2[6]
    SLICE_X54Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    25.002 r  inputControl/ALU_Result_reg[6]_i_16/CO[3]
                         net (fo=1, routed)           0.000    25.002    inputControl/ALU_Result_reg[6]_i_16_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.119 r  inputControl/ALU_Result_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.119    inputControl/ALU_Result_reg[6]_i_11_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.236 r  inputControl/ALU_Result_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.236    inputControl/ALU_Result_reg[6]_i_6_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.353 r  inputControl/ALU_Result_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    25.353    inputControl/ALU_Result_reg[6]_i_3_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.510 r  inputControl/ALU_Result_reg[6]_i_2/CO[1]
                         net (fo=20, routed)          0.701    26.211    inputControl/ALU_Result0_carry__2[5]
    SLICE_X54Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    27.014 r  inputControl/ALU_Result0__972_carry_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.014    inputControl/ALU_Result0__972_carry_i_32_n_0
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.131 r  inputControl/ALU_Result_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000    27.131    inputControl/ALU_Result_reg[5]_i_11_n_0
    SLICE_X54Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.248 r  inputControl/ALU_Result_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000    27.248    inputControl/ALU_Result_reg[5]_i_6_n_0
    SLICE_X54Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.365 r  inputControl/ALU_Result_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    27.365    inputControl/ALU_Result_reg[5]_i_3_n_0
    SLICE_X54Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.522 r  inputControl/ALU_Result_reg[5]_i_2/CO[1]
                         net (fo=20, routed)          0.685    28.207    inputControl/ALU_Result0_carry__2[4]
    SLICE_X54Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    29.010 r  inputControl/ALU_Result0__972_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    29.010    inputControl/ALU_Result0__972_carry_i_28_n_0
    SLICE_X54Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.127 r  inputControl/ALU_Result0__972_carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    29.127    inputControl/ALU_Result0__972_carry_i_23_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.244 r  inputControl/ALU_Result_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000    29.244    inputControl/ALU_Result_reg[4]_i_6_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.361 r  inputControl/ALU_Result_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    29.361    inputControl/ALU_Result_reg[4]_i_3_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.518 r  inputControl/ALU_Result_reg[4]_i_2/CO[1]
                         net (fo=20, routed)          0.725    30.243    inputControl/ALU_Result0_carry__2[3]
    SLICE_X54Y45         LUT3 (Prop_lut3_I0_O)        0.332    30.575 r  inputControl/ALU_Result0__972_carry_i_31/O
                         net (fo=1, routed)           0.000    30.575    inputControl/ALU_Result0__972_carry_i_31_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.108 r  inputControl/ALU_Result0__972_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000    31.108    inputControl/ALU_Result0__972_carry_i_19_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.225 r  inputControl/ALU_Result0__972_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    31.225    inputControl/ALU_Result0__972_carry__0_i_11_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.342 r  inputControl/ALU_Result0__972_carry_i_14/CO[3]
                         net (fo=1, routed)           0.000    31.342    inputControl/ALU_Result0__972_carry_i_14_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.459 r  inputControl/ALU_Result_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    31.459    inputControl/ALU_Result_reg[3]_i_3_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.616 r  inputControl/ALU_Result_reg[3]_i_2/CO[1]
                         net (fo=20, routed)          0.680    32.296    inputControl/ALU_Result0_carry__2[2]
    SLICE_X54Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    33.099 r  inputControl/ALU_Result0__972_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    33.099    inputControl/ALU_Result0__972_carry_i_10_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.216 r  inputControl/ALU_Result0__972_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.216    inputControl/ALU_Result0__972_carry__0_i_6_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.333 r  inputControl/ALU_Result0__972_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.333    inputControl/ALU_Result0__972_carry__1_i_6_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.450 r  inputControl/ALU_Result0__972_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000    33.450    inputControl/ALU_Result0__972_carry_i_7_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.607 r  inputControl/ALU_Result_reg[2]_i_2/CO[1]
                         net (fo=20, routed)          0.635    34.242    inputControl/ALU_Result0_carry__2[1]
    SLICE_X54Y55         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    35.045 r  inputControl/ALU_Result0__972_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.045    inputControl/ALU_Result0__972_carry_i_2_n_0
    SLICE_X54Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.162 r  inputControl/ALU_Result0__972_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.162    inputControl/ALU_Result0__972_carry__0_i_1_n_0
    SLICE_X54Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.279 r  inputControl/ALU_Result0__972_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.279    inputControl/ALU_Result0__972_carry__1_i_1_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.396 r  inputControl/ALU_Result0__972_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.396    inputControl/ALU_Result0__972_carry__2_i_1_n_0
    SLICE_X54Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.553 r  inputControl/ALU_Result0__972_carry_i_1/CO[1]
                         net (fo=20, routed)          0.682    36.235    inputControl/ALU_Result0_carry__2[0]
    SLICE_X54Y60         LUT3 (Prop_lut3_I0_O)        0.332    36.567 r  inputControl/ALU_Result0__972_carry_i_6/O
                         net (fo=1, routed)           0.000    36.567    ALU/ALU_Result0__972_carry__0_1[0]
    SLICE_X54Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    37.080 r  ALU/ALU_Result0__972_carry/CO[3]
                         net (fo=1, routed)           0.000    37.080    ALU/ALU_Result0__972_carry_n_0
    SLICE_X54Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.197 r  ALU/ALU_Result0__972_carry__0/CO[3]
                         net (fo=1, routed)           0.000    37.197    ALU/ALU_Result0__972_carry__0_n_0
    SLICE_X54Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.314 r  ALU/ALU_Result0__972_carry__1/CO[3]
                         net (fo=1, routed)           0.000    37.314    ALU/ALU_Result0__972_carry__1_n_0
    SLICE_X54Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.431 r  ALU/ALU_Result0__972_carry__2/CO[3]
                         net (fo=1, routed)           0.000    37.431    ALU/ALU_Result0__972_carry__2_n_0
    SLICE_X54Y64         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    37.685 r  ALU/ALU_Result0__972_carry__3/CO[0]
                         net (fo=1, routed)           0.299    37.983    ALU/ALU_Result0__0[0]
    SLICE_X57Y64         LUT5 (Prop_lut5_I2_O)        0.367    38.350 r  ALU/ALU_Result[0]_i_1/O
                         net (fo=1, routed)           0.000    38.350    ALU/p_0_in[0]
    SLICE_X57Y64         FDRE                                         r  ALU/ALU_Result_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.438    14.779    ALU/clk_IBUF_BUFG
    SLICE_X57Y64         FDRE                                         r  ALU/ALU_Result_reg[0]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X57Y64         FDRE (Setup_fdre_C_D)        0.031    14.954    ALU/ALU_Result_reg[0]
  -------------------------------------------------------------------
                         required time                         14.954    
                         arrival time                         -38.350    
  -------------------------------------------------------------------
                         slack                                -23.396    

Slack (VIOLATED) :        -21.273ns  (required time - arrival time)
  Source:                 inputControl/A_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALU/ALU_Result_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        31.135ns  (logic 20.480ns (65.777%)  route 10.655ns (34.223%))
  Logic Levels:           82  (CARRY4=74 LUT2=1 LUT3=6 LUT5=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.572     5.093    inputControl/clk_IBUF_BUFG
    SLICE_X57Y0          FDRE                                         r  inputControl/A_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y0          FDRE (Prop_fdre_C_Q)         0.456     5.549 r  inputControl/A_reg_reg[15]/Q
                         net (fo=7, routed)           0.437     5.986    inputControl/Q[15]
    SLICE_X54Y0          LUT2 (Prop_lut2_I1_O)        0.124     6.110 r  inputControl/ALU_Result0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.110    ALU/S[0]
    SLICE_X54Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.623 r  ALU/ALU_Result0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.623    ALU/ALU_Result0_carry_n_0
    SLICE_X54Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.740 r  ALU/ALU_Result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.740    ALU/ALU_Result0_carry__0_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.857 r  ALU/ALU_Result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.857    ALU/ALU_Result0_carry__1_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.974 r  ALU/ALU_Result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.974    inputControl/CO[0]
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.228 r  inputControl/ALU_Result_reg[15]_i_2/CO[0]
                         net (fo=20, routed)          0.547     7.775    inputControl/ALU_Result0_carry__2[14]
    SLICE_X54Y5          LUT3 (Prop_lut3_I0_O)        0.367     8.142 r  inputControl/ALU_Result[14]_i_21/O
                         net (fo=1, routed)           0.000     8.142    inputControl/ALU_Result[14]_i_21_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.518 r  inputControl/ALU_Result_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.518    inputControl/ALU_Result_reg[14]_i_16_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.635 r  inputControl/ALU_Result_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.635    inputControl/ALU_Result_reg[14]_i_11_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.752 r  inputControl/ALU_Result_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.752    inputControl/ALU_Result_reg[14]_i_6_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.869 r  inputControl/ALU_Result_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.869    inputControl/ALU_Result_reg[14]_i_3_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.026 r  inputControl/ALU_Result_reg[14]_i_2/CO[1]
                         net (fo=20, routed)          0.673     9.699    inputControl/ALU_Result0_carry__2[13]
    SLICE_X54Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    10.502 r  inputControl/ALU_Result_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.502    inputControl/ALU_Result_reg[13]_i_16_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.619 r  inputControl/ALU_Result_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.619    inputControl/ALU_Result_reg[13]_i_11_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.736 r  inputControl/ALU_Result_reg[13]_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.736    inputControl/ALU_Result_reg[13]_i_6_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.853 r  inputControl/ALU_Result_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.853    inputControl/ALU_Result_reg[13]_i_3_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.010 r  inputControl/ALU_Result_reg[13]_i_2/CO[1]
                         net (fo=20, routed)          0.646    11.656    inputControl/ALU_Result0_carry__2[12]
    SLICE_X54Y15         LUT3 (Prop_lut3_I0_O)        0.332    11.988 r  inputControl/ALU_Result[12]_i_23/O
                         net (fo=1, routed)           0.000    11.988    inputControl/ALU_Result[12]_i_23_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.521 r  inputControl/ALU_Result_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    12.521    inputControl/ALU_Result_reg[12]_i_16_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.638 r  inputControl/ALU_Result_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    12.638    inputControl/ALU_Result_reg[12]_i_11_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.755 r  inputControl/ALU_Result_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.755    inputControl/ALU_Result_reg[12]_i_6_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.872 r  inputControl/ALU_Result_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.872    inputControl/ALU_Result_reg[12]_i_3_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.029 r  inputControl/ALU_Result_reg[12]_i_2/CO[1]
                         net (fo=20, routed)          0.781    13.811    inputControl/ALU_Result0_carry__2[11]
    SLICE_X54Y21         LUT3 (Prop_lut3_I0_O)        0.332    14.143 r  inputControl/ALU_Result[11]_i_20/O
                         net (fo=1, routed)           0.000    14.143    inputControl/ALU_Result[11]_i_20_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.656 r  inputControl/ALU_Result_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.656    inputControl/ALU_Result_reg[11]_i_11_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.773 r  inputControl/ALU_Result_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.773    inputControl/ALU_Result_reg[11]_i_6_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.890 r  inputControl/ALU_Result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.890    inputControl/ALU_Result_reg[11]_i_3_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.047 r  inputControl/ALU_Result_reg[11]_i_2/CO[1]
                         net (fo=20, routed)          0.929    15.975    inputControl/ALU_Result0_carry__2[10]
    SLICE_X53Y14         LUT3 (Prop_lut3_I0_O)        0.332    16.307 r  inputControl/ALU_Result[10]_i_23/O
                         net (fo=1, routed)           0.000    16.307    inputControl/ALU_Result[10]_i_23_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.857 r  inputControl/ALU_Result_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    16.857    inputControl/ALU_Result_reg[10]_i_16_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.971 r  inputControl/ALU_Result_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    16.971    inputControl/ALU_Result_reg[10]_i_11_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.085 r  inputControl/ALU_Result_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.085    inputControl/ALU_Result_reg[10]_i_6_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.199 r  inputControl/ALU_Result_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.199    inputControl/ALU_Result_reg[10]_i_3_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.356 r  inputControl/ALU_Result_reg[10]_i_2/CO[1]
                         net (fo=20, routed)          0.570    17.926    inputControl/ALU_Result0_carry__2[9]
    SLICE_X53Y19         LUT3 (Prop_lut3_I0_O)        0.329    18.255 r  inputControl/ALU_Result[9]_i_23/O
                         net (fo=1, routed)           0.000    18.255    inputControl/ALU_Result[9]_i_23_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.805 r  inputControl/ALU_Result_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    18.805    inputControl/ALU_Result_reg[9]_i_16_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.919 r  inputControl/ALU_Result_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.919    inputControl/ALU_Result_reg[9]_i_11_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.033 r  inputControl/ALU_Result_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.033    inputControl/ALU_Result_reg[9]_i_6_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.147 r  inputControl/ALU_Result_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.147    inputControl/ALU_Result_reg[9]_i_3_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.304 r  inputControl/ALU_Result_reg[9]_i_2/CO[1]
                         net (fo=20, routed)          0.699    20.004    inputControl/ALU_Result0_carry__2[8]
    SLICE_X53Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    20.789 r  inputControl/ALU_Result_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.009    20.798    inputControl/ALU_Result_reg[8]_i_16_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.912 r  inputControl/ALU_Result_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    20.912    inputControl/ALU_Result_reg[8]_i_11_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.026 r  inputControl/ALU_Result_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.026    inputControl/ALU_Result_reg[8]_i_6_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.140 r  inputControl/ALU_Result_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.140    inputControl/ALU_Result_reg[8]_i_3_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.297 r  inputControl/ALU_Result_reg[8]_i_2/CO[1]
                         net (fo=20, routed)          0.893    22.189    inputControl/ALU_Result0_carry__2[7]
    SLICE_X54Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    22.989 r  inputControl/ALU_Result_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.989    inputControl/ALU_Result_reg[7]_i_16_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.106 r  inputControl/ALU_Result_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    23.106    inputControl/ALU_Result_reg[7]_i_11_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.223 r  inputControl/ALU_Result_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.223    inputControl/ALU_Result_reg[7]_i_6_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.340 r  inputControl/ALU_Result_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.340    inputControl/ALU_Result_reg[7]_i_3_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.497 r  inputControl/ALU_Result_reg[7]_i_2/CO[1]
                         net (fo=20, routed)          0.701    24.199    inputControl/ALU_Result0_carry__2[6]
    SLICE_X54Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    25.002 r  inputControl/ALU_Result_reg[6]_i_16/CO[3]
                         net (fo=1, routed)           0.000    25.002    inputControl/ALU_Result_reg[6]_i_16_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.119 r  inputControl/ALU_Result_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.119    inputControl/ALU_Result_reg[6]_i_11_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.236 r  inputControl/ALU_Result_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.236    inputControl/ALU_Result_reg[6]_i_6_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.353 r  inputControl/ALU_Result_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    25.353    inputControl/ALU_Result_reg[6]_i_3_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.510 r  inputControl/ALU_Result_reg[6]_i_2/CO[1]
                         net (fo=20, routed)          0.701    26.211    inputControl/ALU_Result0_carry__2[5]
    SLICE_X54Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    27.014 r  inputControl/ALU_Result0__972_carry_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.014    inputControl/ALU_Result0__972_carry_i_32_n_0
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.131 r  inputControl/ALU_Result_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000    27.131    inputControl/ALU_Result_reg[5]_i_11_n_0
    SLICE_X54Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.248 r  inputControl/ALU_Result_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000    27.248    inputControl/ALU_Result_reg[5]_i_6_n_0
    SLICE_X54Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.365 r  inputControl/ALU_Result_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    27.365    inputControl/ALU_Result_reg[5]_i_3_n_0
    SLICE_X54Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.522 r  inputControl/ALU_Result_reg[5]_i_2/CO[1]
                         net (fo=20, routed)          0.685    28.207    inputControl/ALU_Result0_carry__2[4]
    SLICE_X54Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    29.010 r  inputControl/ALU_Result0__972_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    29.010    inputControl/ALU_Result0__972_carry_i_28_n_0
    SLICE_X54Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.127 r  inputControl/ALU_Result0__972_carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    29.127    inputControl/ALU_Result0__972_carry_i_23_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.244 r  inputControl/ALU_Result_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000    29.244    inputControl/ALU_Result_reg[4]_i_6_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.361 r  inputControl/ALU_Result_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    29.361    inputControl/ALU_Result_reg[4]_i_3_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.518 r  inputControl/ALU_Result_reg[4]_i_2/CO[1]
                         net (fo=20, routed)          0.725    30.243    inputControl/ALU_Result0_carry__2[3]
    SLICE_X54Y45         LUT3 (Prop_lut3_I0_O)        0.332    30.575 r  inputControl/ALU_Result0__972_carry_i_31/O
                         net (fo=1, routed)           0.000    30.575    inputControl/ALU_Result0__972_carry_i_31_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.108 r  inputControl/ALU_Result0__972_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000    31.108    inputControl/ALU_Result0__972_carry_i_19_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.225 r  inputControl/ALU_Result0__972_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    31.225    inputControl/ALU_Result0__972_carry__0_i_11_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.342 r  inputControl/ALU_Result0__972_carry_i_14/CO[3]
                         net (fo=1, routed)           0.000    31.342    inputControl/ALU_Result0__972_carry_i_14_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.459 r  inputControl/ALU_Result_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    31.459    inputControl/ALU_Result_reg[3]_i_3_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.616 r  inputControl/ALU_Result_reg[3]_i_2/CO[1]
                         net (fo=20, routed)          0.680    32.296    inputControl/ALU_Result0_carry__2[2]
    SLICE_X54Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    33.099 r  inputControl/ALU_Result0__972_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    33.099    inputControl/ALU_Result0__972_carry_i_10_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.216 r  inputControl/ALU_Result0__972_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.216    inputControl/ALU_Result0__972_carry__0_i_6_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.333 r  inputControl/ALU_Result0__972_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.333    inputControl/ALU_Result0__972_carry__1_i_6_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.450 r  inputControl/ALU_Result0__972_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000    33.450    inputControl/ALU_Result0__972_carry_i_7_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.607 r  inputControl/ALU_Result_reg[2]_i_2/CO[1]
                         net (fo=20, routed)          0.635    34.242    inputControl/ALU_Result0_carry__2[1]
    SLICE_X54Y55         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    35.045 r  inputControl/ALU_Result0__972_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.045    inputControl/ALU_Result0__972_carry_i_2_n_0
    SLICE_X54Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.162 r  inputControl/ALU_Result0__972_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.162    inputControl/ALU_Result0__972_carry__0_i_1_n_0
    SLICE_X54Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.279 r  inputControl/ALU_Result0__972_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.279    inputControl/ALU_Result0__972_carry__1_i_1_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.396 r  inputControl/ALU_Result0__972_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.396    inputControl/ALU_Result0__972_carry__2_i_1_n_0
    SLICE_X54Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.553 r  inputControl/ALU_Result0__972_carry_i_1/CO[1]
                         net (fo=20, routed)          0.344    35.897    ALU/ALU_Result_reg[15]_0[0]
    SLICE_X55Y59         LUT5 (Prop_lut5_I2_O)        0.332    36.229 r  ALU/ALU_Result[1]_i_1/O
                         net (fo=1, routed)           0.000    36.229    ALU/p_0_in[1]
    SLICE_X55Y59         FDRE                                         r  ALU/ALU_Result_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.440    14.781    ALU/clk_IBUF_BUFG
    SLICE_X55Y59         FDRE                                         r  ALU/ALU_Result_reg[1]/C
                         clock pessimism              0.180    14.961    
                         clock uncertainty           -0.035    14.925    
    SLICE_X55Y59         FDRE (Setup_fdre_C_D)        0.031    14.956    ALU/ALU_Result_reg[1]
  -------------------------------------------------------------------
                         required time                         14.956    
                         arrival time                         -36.229    
  -------------------------------------------------------------------
                         slack                                -21.273    

Slack (VIOLATED) :        -19.360ns  (required time - arrival time)
  Source:                 inputControl/A_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALU/ALU_Result_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        29.225ns  (logic 19.169ns (65.592%)  route 10.056ns (34.408%))
  Logic Levels:           77  (CARRY4=69 LUT2=1 LUT3=6 LUT5=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.572     5.093    inputControl/clk_IBUF_BUFG
    SLICE_X57Y0          FDRE                                         r  inputControl/A_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y0          FDRE (Prop_fdre_C_Q)         0.456     5.549 r  inputControl/A_reg_reg[15]/Q
                         net (fo=7, routed)           0.437     5.986    inputControl/Q[15]
    SLICE_X54Y0          LUT2 (Prop_lut2_I1_O)        0.124     6.110 r  inputControl/ALU_Result0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.110    ALU/S[0]
    SLICE_X54Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.623 r  ALU/ALU_Result0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.623    ALU/ALU_Result0_carry_n_0
    SLICE_X54Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.740 r  ALU/ALU_Result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.740    ALU/ALU_Result0_carry__0_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.857 r  ALU/ALU_Result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.857    ALU/ALU_Result0_carry__1_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.974 r  ALU/ALU_Result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.974    inputControl/CO[0]
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.228 r  inputControl/ALU_Result_reg[15]_i_2/CO[0]
                         net (fo=20, routed)          0.547     7.775    inputControl/ALU_Result0_carry__2[14]
    SLICE_X54Y5          LUT3 (Prop_lut3_I0_O)        0.367     8.142 r  inputControl/ALU_Result[14]_i_21/O
                         net (fo=1, routed)           0.000     8.142    inputControl/ALU_Result[14]_i_21_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.518 r  inputControl/ALU_Result_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.518    inputControl/ALU_Result_reg[14]_i_16_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.635 r  inputControl/ALU_Result_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.635    inputControl/ALU_Result_reg[14]_i_11_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.752 r  inputControl/ALU_Result_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.752    inputControl/ALU_Result_reg[14]_i_6_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.869 r  inputControl/ALU_Result_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.869    inputControl/ALU_Result_reg[14]_i_3_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.026 r  inputControl/ALU_Result_reg[14]_i_2/CO[1]
                         net (fo=20, routed)          0.673     9.699    inputControl/ALU_Result0_carry__2[13]
    SLICE_X54Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    10.502 r  inputControl/ALU_Result_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.502    inputControl/ALU_Result_reg[13]_i_16_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.619 r  inputControl/ALU_Result_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.619    inputControl/ALU_Result_reg[13]_i_11_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.736 r  inputControl/ALU_Result_reg[13]_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.736    inputControl/ALU_Result_reg[13]_i_6_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.853 r  inputControl/ALU_Result_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.853    inputControl/ALU_Result_reg[13]_i_3_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.010 r  inputControl/ALU_Result_reg[13]_i_2/CO[1]
                         net (fo=20, routed)          0.646    11.656    inputControl/ALU_Result0_carry__2[12]
    SLICE_X54Y15         LUT3 (Prop_lut3_I0_O)        0.332    11.988 r  inputControl/ALU_Result[12]_i_23/O
                         net (fo=1, routed)           0.000    11.988    inputControl/ALU_Result[12]_i_23_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.521 r  inputControl/ALU_Result_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    12.521    inputControl/ALU_Result_reg[12]_i_16_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.638 r  inputControl/ALU_Result_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    12.638    inputControl/ALU_Result_reg[12]_i_11_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.755 r  inputControl/ALU_Result_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.755    inputControl/ALU_Result_reg[12]_i_6_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.872 r  inputControl/ALU_Result_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.872    inputControl/ALU_Result_reg[12]_i_3_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.029 r  inputControl/ALU_Result_reg[12]_i_2/CO[1]
                         net (fo=20, routed)          0.781    13.811    inputControl/ALU_Result0_carry__2[11]
    SLICE_X54Y21         LUT3 (Prop_lut3_I0_O)        0.332    14.143 r  inputControl/ALU_Result[11]_i_20/O
                         net (fo=1, routed)           0.000    14.143    inputControl/ALU_Result[11]_i_20_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.656 r  inputControl/ALU_Result_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.656    inputControl/ALU_Result_reg[11]_i_11_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.773 r  inputControl/ALU_Result_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.773    inputControl/ALU_Result_reg[11]_i_6_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.890 r  inputControl/ALU_Result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.890    inputControl/ALU_Result_reg[11]_i_3_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.047 r  inputControl/ALU_Result_reg[11]_i_2/CO[1]
                         net (fo=20, routed)          0.929    15.975    inputControl/ALU_Result0_carry__2[10]
    SLICE_X53Y14         LUT3 (Prop_lut3_I0_O)        0.332    16.307 r  inputControl/ALU_Result[10]_i_23/O
                         net (fo=1, routed)           0.000    16.307    inputControl/ALU_Result[10]_i_23_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.857 r  inputControl/ALU_Result_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    16.857    inputControl/ALU_Result_reg[10]_i_16_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.971 r  inputControl/ALU_Result_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    16.971    inputControl/ALU_Result_reg[10]_i_11_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.085 r  inputControl/ALU_Result_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.085    inputControl/ALU_Result_reg[10]_i_6_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.199 r  inputControl/ALU_Result_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.199    inputControl/ALU_Result_reg[10]_i_3_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.356 r  inputControl/ALU_Result_reg[10]_i_2/CO[1]
                         net (fo=20, routed)          0.570    17.926    inputControl/ALU_Result0_carry__2[9]
    SLICE_X53Y19         LUT3 (Prop_lut3_I0_O)        0.329    18.255 r  inputControl/ALU_Result[9]_i_23/O
                         net (fo=1, routed)           0.000    18.255    inputControl/ALU_Result[9]_i_23_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.805 r  inputControl/ALU_Result_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    18.805    inputControl/ALU_Result_reg[9]_i_16_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.919 r  inputControl/ALU_Result_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.919    inputControl/ALU_Result_reg[9]_i_11_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.033 r  inputControl/ALU_Result_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.033    inputControl/ALU_Result_reg[9]_i_6_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.147 r  inputControl/ALU_Result_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.147    inputControl/ALU_Result_reg[9]_i_3_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.304 r  inputControl/ALU_Result_reg[9]_i_2/CO[1]
                         net (fo=20, routed)          0.699    20.004    inputControl/ALU_Result0_carry__2[8]
    SLICE_X53Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    20.789 r  inputControl/ALU_Result_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.009    20.798    inputControl/ALU_Result_reg[8]_i_16_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.912 r  inputControl/ALU_Result_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    20.912    inputControl/ALU_Result_reg[8]_i_11_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.026 r  inputControl/ALU_Result_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.026    inputControl/ALU_Result_reg[8]_i_6_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.140 r  inputControl/ALU_Result_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.140    inputControl/ALU_Result_reg[8]_i_3_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.297 r  inputControl/ALU_Result_reg[8]_i_2/CO[1]
                         net (fo=20, routed)          0.893    22.189    inputControl/ALU_Result0_carry__2[7]
    SLICE_X54Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    22.989 r  inputControl/ALU_Result_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.989    inputControl/ALU_Result_reg[7]_i_16_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.106 r  inputControl/ALU_Result_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    23.106    inputControl/ALU_Result_reg[7]_i_11_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.223 r  inputControl/ALU_Result_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.223    inputControl/ALU_Result_reg[7]_i_6_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.340 r  inputControl/ALU_Result_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.340    inputControl/ALU_Result_reg[7]_i_3_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.497 r  inputControl/ALU_Result_reg[7]_i_2/CO[1]
                         net (fo=20, routed)          0.701    24.199    inputControl/ALU_Result0_carry__2[6]
    SLICE_X54Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    25.002 r  inputControl/ALU_Result_reg[6]_i_16/CO[3]
                         net (fo=1, routed)           0.000    25.002    inputControl/ALU_Result_reg[6]_i_16_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.119 r  inputControl/ALU_Result_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.119    inputControl/ALU_Result_reg[6]_i_11_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.236 r  inputControl/ALU_Result_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.236    inputControl/ALU_Result_reg[6]_i_6_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.353 r  inputControl/ALU_Result_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    25.353    inputControl/ALU_Result_reg[6]_i_3_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.510 r  inputControl/ALU_Result_reg[6]_i_2/CO[1]
                         net (fo=20, routed)          0.701    26.211    inputControl/ALU_Result0_carry__2[5]
    SLICE_X54Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    27.014 r  inputControl/ALU_Result0__972_carry_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.014    inputControl/ALU_Result0__972_carry_i_32_n_0
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.131 r  inputControl/ALU_Result_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000    27.131    inputControl/ALU_Result_reg[5]_i_11_n_0
    SLICE_X54Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.248 r  inputControl/ALU_Result_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000    27.248    inputControl/ALU_Result_reg[5]_i_6_n_0
    SLICE_X54Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.365 r  inputControl/ALU_Result_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    27.365    inputControl/ALU_Result_reg[5]_i_3_n_0
    SLICE_X54Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.522 r  inputControl/ALU_Result_reg[5]_i_2/CO[1]
                         net (fo=20, routed)          0.685    28.207    inputControl/ALU_Result0_carry__2[4]
    SLICE_X54Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    29.010 r  inputControl/ALU_Result0__972_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    29.010    inputControl/ALU_Result0__972_carry_i_28_n_0
    SLICE_X54Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.127 r  inputControl/ALU_Result0__972_carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    29.127    inputControl/ALU_Result0__972_carry_i_23_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.244 r  inputControl/ALU_Result_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000    29.244    inputControl/ALU_Result_reg[4]_i_6_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.361 r  inputControl/ALU_Result_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    29.361    inputControl/ALU_Result_reg[4]_i_3_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.518 r  inputControl/ALU_Result_reg[4]_i_2/CO[1]
                         net (fo=20, routed)          0.725    30.243    inputControl/ALU_Result0_carry__2[3]
    SLICE_X54Y45         LUT3 (Prop_lut3_I0_O)        0.332    30.575 r  inputControl/ALU_Result0__972_carry_i_31/O
                         net (fo=1, routed)           0.000    30.575    inputControl/ALU_Result0__972_carry_i_31_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.108 r  inputControl/ALU_Result0__972_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000    31.108    inputControl/ALU_Result0__972_carry_i_19_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.225 r  inputControl/ALU_Result0__972_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    31.225    inputControl/ALU_Result0__972_carry__0_i_11_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.342 r  inputControl/ALU_Result0__972_carry_i_14/CO[3]
                         net (fo=1, routed)           0.000    31.342    inputControl/ALU_Result0__972_carry_i_14_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.459 r  inputControl/ALU_Result_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    31.459    inputControl/ALU_Result_reg[3]_i_3_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.616 r  inputControl/ALU_Result_reg[3]_i_2/CO[1]
                         net (fo=20, routed)          0.680    32.296    inputControl/ALU_Result0_carry__2[2]
    SLICE_X54Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    33.099 r  inputControl/ALU_Result0__972_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    33.099    inputControl/ALU_Result0__972_carry_i_10_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.216 r  inputControl/ALU_Result0__972_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.216    inputControl/ALU_Result0__972_carry__0_i_6_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.333 r  inputControl/ALU_Result0__972_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.333    inputControl/ALU_Result0__972_carry__1_i_6_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.450 r  inputControl/ALU_Result0__972_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000    33.450    inputControl/ALU_Result0__972_carry_i_7_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.607 r  inputControl/ALU_Result_reg[2]_i_2/CO[1]
                         net (fo=20, routed)          0.379    33.986    ALU/ALU_Result_reg[15]_0[1]
    SLICE_X55Y54         LUT5 (Prop_lut5_I2_O)        0.332    34.318 r  ALU/ALU_Result[2]_i_1/O
                         net (fo=1, routed)           0.000    34.318    ALU/p_0_in[2]
    SLICE_X55Y54         FDRE                                         r  ALU/ALU_Result_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.442    14.783    ALU/clk_IBUF_BUFG
    SLICE_X55Y54         FDRE                                         r  ALU/ALU_Result_reg[2]/C
                         clock pessimism              0.180    14.963    
                         clock uncertainty           -0.035    14.927    
    SLICE_X55Y54         FDRE (Setup_fdre_C_D)        0.031    14.958    ALU/ALU_Result_reg[2]
  -------------------------------------------------------------------
                         required time                         14.958    
                         arrival time                         -34.318    
  -------------------------------------------------------------------
                         slack                                -19.360    

Slack (VIOLATED) :        -17.275ns  (required time - arrival time)
  Source:                 inputControl/A_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALU/ALU_Result_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        27.232ns  (logic 17.858ns (65.578%)  route 9.374ns (34.422%))
  Logic Levels:           72  (CARRY4=64 LUT2=1 LUT3=6 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.572     5.093    inputControl/clk_IBUF_BUFG
    SLICE_X57Y0          FDRE                                         r  inputControl/A_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y0          FDRE (Prop_fdre_C_Q)         0.456     5.549 r  inputControl/A_reg_reg[15]/Q
                         net (fo=7, routed)           0.437     5.986    inputControl/Q[15]
    SLICE_X54Y0          LUT2 (Prop_lut2_I1_O)        0.124     6.110 r  inputControl/ALU_Result0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.110    ALU/S[0]
    SLICE_X54Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.623 r  ALU/ALU_Result0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.623    ALU/ALU_Result0_carry_n_0
    SLICE_X54Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.740 r  ALU/ALU_Result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.740    ALU/ALU_Result0_carry__0_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.857 r  ALU/ALU_Result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.857    ALU/ALU_Result0_carry__1_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.974 r  ALU/ALU_Result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.974    inputControl/CO[0]
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.228 r  inputControl/ALU_Result_reg[15]_i_2/CO[0]
                         net (fo=20, routed)          0.547     7.775    inputControl/ALU_Result0_carry__2[14]
    SLICE_X54Y5          LUT3 (Prop_lut3_I0_O)        0.367     8.142 r  inputControl/ALU_Result[14]_i_21/O
                         net (fo=1, routed)           0.000     8.142    inputControl/ALU_Result[14]_i_21_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.518 r  inputControl/ALU_Result_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.518    inputControl/ALU_Result_reg[14]_i_16_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.635 r  inputControl/ALU_Result_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.635    inputControl/ALU_Result_reg[14]_i_11_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.752 r  inputControl/ALU_Result_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.752    inputControl/ALU_Result_reg[14]_i_6_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.869 r  inputControl/ALU_Result_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.869    inputControl/ALU_Result_reg[14]_i_3_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.026 r  inputControl/ALU_Result_reg[14]_i_2/CO[1]
                         net (fo=20, routed)          0.673     9.699    inputControl/ALU_Result0_carry__2[13]
    SLICE_X54Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    10.502 r  inputControl/ALU_Result_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.502    inputControl/ALU_Result_reg[13]_i_16_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.619 r  inputControl/ALU_Result_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.619    inputControl/ALU_Result_reg[13]_i_11_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.736 r  inputControl/ALU_Result_reg[13]_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.736    inputControl/ALU_Result_reg[13]_i_6_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.853 r  inputControl/ALU_Result_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.853    inputControl/ALU_Result_reg[13]_i_3_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.010 r  inputControl/ALU_Result_reg[13]_i_2/CO[1]
                         net (fo=20, routed)          0.646    11.656    inputControl/ALU_Result0_carry__2[12]
    SLICE_X54Y15         LUT3 (Prop_lut3_I0_O)        0.332    11.988 r  inputControl/ALU_Result[12]_i_23/O
                         net (fo=1, routed)           0.000    11.988    inputControl/ALU_Result[12]_i_23_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.521 r  inputControl/ALU_Result_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    12.521    inputControl/ALU_Result_reg[12]_i_16_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.638 r  inputControl/ALU_Result_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    12.638    inputControl/ALU_Result_reg[12]_i_11_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.755 r  inputControl/ALU_Result_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.755    inputControl/ALU_Result_reg[12]_i_6_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.872 r  inputControl/ALU_Result_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.872    inputControl/ALU_Result_reg[12]_i_3_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.029 r  inputControl/ALU_Result_reg[12]_i_2/CO[1]
                         net (fo=20, routed)          0.781    13.811    inputControl/ALU_Result0_carry__2[11]
    SLICE_X54Y21         LUT3 (Prop_lut3_I0_O)        0.332    14.143 r  inputControl/ALU_Result[11]_i_20/O
                         net (fo=1, routed)           0.000    14.143    inputControl/ALU_Result[11]_i_20_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.656 r  inputControl/ALU_Result_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.656    inputControl/ALU_Result_reg[11]_i_11_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.773 r  inputControl/ALU_Result_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.773    inputControl/ALU_Result_reg[11]_i_6_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.890 r  inputControl/ALU_Result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.890    inputControl/ALU_Result_reg[11]_i_3_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.047 r  inputControl/ALU_Result_reg[11]_i_2/CO[1]
                         net (fo=20, routed)          0.929    15.975    inputControl/ALU_Result0_carry__2[10]
    SLICE_X53Y14         LUT3 (Prop_lut3_I0_O)        0.332    16.307 r  inputControl/ALU_Result[10]_i_23/O
                         net (fo=1, routed)           0.000    16.307    inputControl/ALU_Result[10]_i_23_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.857 r  inputControl/ALU_Result_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    16.857    inputControl/ALU_Result_reg[10]_i_16_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.971 r  inputControl/ALU_Result_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    16.971    inputControl/ALU_Result_reg[10]_i_11_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.085 r  inputControl/ALU_Result_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.085    inputControl/ALU_Result_reg[10]_i_6_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.199 r  inputControl/ALU_Result_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.199    inputControl/ALU_Result_reg[10]_i_3_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.356 r  inputControl/ALU_Result_reg[10]_i_2/CO[1]
                         net (fo=20, routed)          0.570    17.926    inputControl/ALU_Result0_carry__2[9]
    SLICE_X53Y19         LUT3 (Prop_lut3_I0_O)        0.329    18.255 r  inputControl/ALU_Result[9]_i_23/O
                         net (fo=1, routed)           0.000    18.255    inputControl/ALU_Result[9]_i_23_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.805 r  inputControl/ALU_Result_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    18.805    inputControl/ALU_Result_reg[9]_i_16_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.919 r  inputControl/ALU_Result_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.919    inputControl/ALU_Result_reg[9]_i_11_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.033 r  inputControl/ALU_Result_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.033    inputControl/ALU_Result_reg[9]_i_6_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.147 r  inputControl/ALU_Result_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.147    inputControl/ALU_Result_reg[9]_i_3_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.304 r  inputControl/ALU_Result_reg[9]_i_2/CO[1]
                         net (fo=20, routed)          0.699    20.004    inputControl/ALU_Result0_carry__2[8]
    SLICE_X53Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    20.789 r  inputControl/ALU_Result_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.009    20.798    inputControl/ALU_Result_reg[8]_i_16_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.912 r  inputControl/ALU_Result_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    20.912    inputControl/ALU_Result_reg[8]_i_11_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.026 r  inputControl/ALU_Result_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.026    inputControl/ALU_Result_reg[8]_i_6_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.140 r  inputControl/ALU_Result_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.140    inputControl/ALU_Result_reg[8]_i_3_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.297 r  inputControl/ALU_Result_reg[8]_i_2/CO[1]
                         net (fo=20, routed)          0.893    22.189    inputControl/ALU_Result0_carry__2[7]
    SLICE_X54Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    22.989 r  inputControl/ALU_Result_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.989    inputControl/ALU_Result_reg[7]_i_16_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.106 r  inputControl/ALU_Result_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    23.106    inputControl/ALU_Result_reg[7]_i_11_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.223 r  inputControl/ALU_Result_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.223    inputControl/ALU_Result_reg[7]_i_6_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.340 r  inputControl/ALU_Result_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.340    inputControl/ALU_Result_reg[7]_i_3_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.497 r  inputControl/ALU_Result_reg[7]_i_2/CO[1]
                         net (fo=20, routed)          0.701    24.199    inputControl/ALU_Result0_carry__2[6]
    SLICE_X54Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    25.002 r  inputControl/ALU_Result_reg[6]_i_16/CO[3]
                         net (fo=1, routed)           0.000    25.002    inputControl/ALU_Result_reg[6]_i_16_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.119 r  inputControl/ALU_Result_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.119    inputControl/ALU_Result_reg[6]_i_11_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.236 r  inputControl/ALU_Result_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.236    inputControl/ALU_Result_reg[6]_i_6_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.353 r  inputControl/ALU_Result_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    25.353    inputControl/ALU_Result_reg[6]_i_3_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.510 r  inputControl/ALU_Result_reg[6]_i_2/CO[1]
                         net (fo=20, routed)          0.701    26.211    inputControl/ALU_Result0_carry__2[5]
    SLICE_X54Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    27.014 r  inputControl/ALU_Result0__972_carry_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.014    inputControl/ALU_Result0__972_carry_i_32_n_0
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.131 r  inputControl/ALU_Result_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000    27.131    inputControl/ALU_Result_reg[5]_i_11_n_0
    SLICE_X54Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.248 r  inputControl/ALU_Result_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000    27.248    inputControl/ALU_Result_reg[5]_i_6_n_0
    SLICE_X54Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.365 r  inputControl/ALU_Result_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    27.365    inputControl/ALU_Result_reg[5]_i_3_n_0
    SLICE_X54Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.522 r  inputControl/ALU_Result_reg[5]_i_2/CO[1]
                         net (fo=20, routed)          0.685    28.207    inputControl/ALU_Result0_carry__2[4]
    SLICE_X54Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    29.010 r  inputControl/ALU_Result0__972_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    29.010    inputControl/ALU_Result0__972_carry_i_28_n_0
    SLICE_X54Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.127 r  inputControl/ALU_Result0__972_carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    29.127    inputControl/ALU_Result0__972_carry_i_23_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.244 r  inputControl/ALU_Result_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000    29.244    inputControl/ALU_Result_reg[4]_i_6_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.361 r  inputControl/ALU_Result_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    29.361    inputControl/ALU_Result_reg[4]_i_3_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.518 r  inputControl/ALU_Result_reg[4]_i_2/CO[1]
                         net (fo=20, routed)          0.725    30.243    inputControl/ALU_Result0_carry__2[3]
    SLICE_X54Y45         LUT3 (Prop_lut3_I0_O)        0.332    30.575 r  inputControl/ALU_Result0__972_carry_i_31/O
                         net (fo=1, routed)           0.000    30.575    inputControl/ALU_Result0__972_carry_i_31_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.108 r  inputControl/ALU_Result0__972_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000    31.108    inputControl/ALU_Result0__972_carry_i_19_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.225 r  inputControl/ALU_Result0__972_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    31.225    inputControl/ALU_Result0__972_carry__0_i_11_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.342 r  inputControl/ALU_Result0__972_carry_i_14/CO[3]
                         net (fo=1, routed)           0.000    31.342    inputControl/ALU_Result0__972_carry_i_14_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.459 r  inputControl/ALU_Result_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    31.459    inputControl/ALU_Result_reg[3]_i_3_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.616 r  inputControl/ALU_Result_reg[3]_i_2/CO[1]
                         net (fo=20, routed)          0.377    31.993    ALU/ALU_Result_reg[15]_0[2]
    SLICE_X55Y49         LUT5 (Prop_lut5_I2_O)        0.332    32.325 r  ALU/ALU_Result[3]_i_1/O
                         net (fo=1, routed)           0.000    32.325    ALU/p_0_in[3]
    SLICE_X55Y49         FDRE                                         r  ALU/ALU_Result_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.453    14.794    ALU/clk_IBUF_BUFG
    SLICE_X55Y49         FDRE                                         r  ALU/ALU_Result_reg[3]/C
                         clock pessimism              0.260    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X55Y49         FDRE (Setup_fdre_C_D)        0.031    15.050    ALU/ALU_Result_reg[3]
  -------------------------------------------------------------------
                         required time                         15.050    
                         arrival time                         -32.325    
  -------------------------------------------------------------------
                         slack                                -17.275    

Slack (VIOLATED) :        -15.180ns  (required time - arrival time)
  Source:                 inputControl/A_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALU/ALU_Result_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        25.136ns  (logic 16.485ns (65.584%)  route 8.651ns (34.416%))
  Logic Levels:           66  (CARRY4=59 LUT2=1 LUT3=5 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.572     5.093    inputControl/clk_IBUF_BUFG
    SLICE_X57Y0          FDRE                                         r  inputControl/A_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y0          FDRE (Prop_fdre_C_Q)         0.456     5.549 r  inputControl/A_reg_reg[15]/Q
                         net (fo=7, routed)           0.437     5.986    inputControl/Q[15]
    SLICE_X54Y0          LUT2 (Prop_lut2_I1_O)        0.124     6.110 r  inputControl/ALU_Result0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.110    ALU/S[0]
    SLICE_X54Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.623 r  ALU/ALU_Result0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.623    ALU/ALU_Result0_carry_n_0
    SLICE_X54Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.740 r  ALU/ALU_Result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.740    ALU/ALU_Result0_carry__0_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.857 r  ALU/ALU_Result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.857    ALU/ALU_Result0_carry__1_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.974 r  ALU/ALU_Result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.974    inputControl/CO[0]
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.228 r  inputControl/ALU_Result_reg[15]_i_2/CO[0]
                         net (fo=20, routed)          0.547     7.775    inputControl/ALU_Result0_carry__2[14]
    SLICE_X54Y5          LUT3 (Prop_lut3_I0_O)        0.367     8.142 r  inputControl/ALU_Result[14]_i_21/O
                         net (fo=1, routed)           0.000     8.142    inputControl/ALU_Result[14]_i_21_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.518 r  inputControl/ALU_Result_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.518    inputControl/ALU_Result_reg[14]_i_16_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.635 r  inputControl/ALU_Result_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.635    inputControl/ALU_Result_reg[14]_i_11_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.752 r  inputControl/ALU_Result_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.752    inputControl/ALU_Result_reg[14]_i_6_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.869 r  inputControl/ALU_Result_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.869    inputControl/ALU_Result_reg[14]_i_3_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.026 r  inputControl/ALU_Result_reg[14]_i_2/CO[1]
                         net (fo=20, routed)          0.673     9.699    inputControl/ALU_Result0_carry__2[13]
    SLICE_X54Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    10.502 r  inputControl/ALU_Result_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.502    inputControl/ALU_Result_reg[13]_i_16_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.619 r  inputControl/ALU_Result_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.619    inputControl/ALU_Result_reg[13]_i_11_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.736 r  inputControl/ALU_Result_reg[13]_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.736    inputControl/ALU_Result_reg[13]_i_6_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.853 r  inputControl/ALU_Result_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.853    inputControl/ALU_Result_reg[13]_i_3_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.010 r  inputControl/ALU_Result_reg[13]_i_2/CO[1]
                         net (fo=20, routed)          0.646    11.656    inputControl/ALU_Result0_carry__2[12]
    SLICE_X54Y15         LUT3 (Prop_lut3_I0_O)        0.332    11.988 r  inputControl/ALU_Result[12]_i_23/O
                         net (fo=1, routed)           0.000    11.988    inputControl/ALU_Result[12]_i_23_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.521 r  inputControl/ALU_Result_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    12.521    inputControl/ALU_Result_reg[12]_i_16_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.638 r  inputControl/ALU_Result_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    12.638    inputControl/ALU_Result_reg[12]_i_11_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.755 r  inputControl/ALU_Result_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.755    inputControl/ALU_Result_reg[12]_i_6_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.872 r  inputControl/ALU_Result_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.872    inputControl/ALU_Result_reg[12]_i_3_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.029 r  inputControl/ALU_Result_reg[12]_i_2/CO[1]
                         net (fo=20, routed)          0.781    13.811    inputControl/ALU_Result0_carry__2[11]
    SLICE_X54Y21         LUT3 (Prop_lut3_I0_O)        0.332    14.143 r  inputControl/ALU_Result[11]_i_20/O
                         net (fo=1, routed)           0.000    14.143    inputControl/ALU_Result[11]_i_20_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.656 r  inputControl/ALU_Result_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.656    inputControl/ALU_Result_reg[11]_i_11_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.773 r  inputControl/ALU_Result_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.773    inputControl/ALU_Result_reg[11]_i_6_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.890 r  inputControl/ALU_Result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.890    inputControl/ALU_Result_reg[11]_i_3_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.047 r  inputControl/ALU_Result_reg[11]_i_2/CO[1]
                         net (fo=20, routed)          0.929    15.975    inputControl/ALU_Result0_carry__2[10]
    SLICE_X53Y14         LUT3 (Prop_lut3_I0_O)        0.332    16.307 r  inputControl/ALU_Result[10]_i_23/O
                         net (fo=1, routed)           0.000    16.307    inputControl/ALU_Result[10]_i_23_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.857 r  inputControl/ALU_Result_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    16.857    inputControl/ALU_Result_reg[10]_i_16_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.971 r  inputControl/ALU_Result_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    16.971    inputControl/ALU_Result_reg[10]_i_11_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.085 r  inputControl/ALU_Result_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.085    inputControl/ALU_Result_reg[10]_i_6_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.199 r  inputControl/ALU_Result_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.199    inputControl/ALU_Result_reg[10]_i_3_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.356 r  inputControl/ALU_Result_reg[10]_i_2/CO[1]
                         net (fo=20, routed)          0.570    17.926    inputControl/ALU_Result0_carry__2[9]
    SLICE_X53Y19         LUT3 (Prop_lut3_I0_O)        0.329    18.255 r  inputControl/ALU_Result[9]_i_23/O
                         net (fo=1, routed)           0.000    18.255    inputControl/ALU_Result[9]_i_23_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.805 r  inputControl/ALU_Result_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    18.805    inputControl/ALU_Result_reg[9]_i_16_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.919 r  inputControl/ALU_Result_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.919    inputControl/ALU_Result_reg[9]_i_11_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.033 r  inputControl/ALU_Result_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.033    inputControl/ALU_Result_reg[9]_i_6_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.147 r  inputControl/ALU_Result_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.147    inputControl/ALU_Result_reg[9]_i_3_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.304 r  inputControl/ALU_Result_reg[9]_i_2/CO[1]
                         net (fo=20, routed)          0.699    20.004    inputControl/ALU_Result0_carry__2[8]
    SLICE_X53Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    20.789 r  inputControl/ALU_Result_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.009    20.798    inputControl/ALU_Result_reg[8]_i_16_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.912 r  inputControl/ALU_Result_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    20.912    inputControl/ALU_Result_reg[8]_i_11_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.026 r  inputControl/ALU_Result_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.026    inputControl/ALU_Result_reg[8]_i_6_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.140 r  inputControl/ALU_Result_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.140    inputControl/ALU_Result_reg[8]_i_3_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.297 r  inputControl/ALU_Result_reg[8]_i_2/CO[1]
                         net (fo=20, routed)          0.893    22.189    inputControl/ALU_Result0_carry__2[7]
    SLICE_X54Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    22.989 r  inputControl/ALU_Result_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.989    inputControl/ALU_Result_reg[7]_i_16_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.106 r  inputControl/ALU_Result_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    23.106    inputControl/ALU_Result_reg[7]_i_11_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.223 r  inputControl/ALU_Result_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.223    inputControl/ALU_Result_reg[7]_i_6_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.340 r  inputControl/ALU_Result_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.340    inputControl/ALU_Result_reg[7]_i_3_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.497 r  inputControl/ALU_Result_reg[7]_i_2/CO[1]
                         net (fo=20, routed)          0.701    24.199    inputControl/ALU_Result0_carry__2[6]
    SLICE_X54Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    25.002 r  inputControl/ALU_Result_reg[6]_i_16/CO[3]
                         net (fo=1, routed)           0.000    25.002    inputControl/ALU_Result_reg[6]_i_16_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.119 r  inputControl/ALU_Result_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.119    inputControl/ALU_Result_reg[6]_i_11_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.236 r  inputControl/ALU_Result_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.236    inputControl/ALU_Result_reg[6]_i_6_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.353 r  inputControl/ALU_Result_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    25.353    inputControl/ALU_Result_reg[6]_i_3_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.510 r  inputControl/ALU_Result_reg[6]_i_2/CO[1]
                         net (fo=20, routed)          0.701    26.211    inputControl/ALU_Result0_carry__2[5]
    SLICE_X54Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    27.014 r  inputControl/ALU_Result0__972_carry_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.014    inputControl/ALU_Result0__972_carry_i_32_n_0
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.131 r  inputControl/ALU_Result_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000    27.131    inputControl/ALU_Result_reg[5]_i_11_n_0
    SLICE_X54Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.248 r  inputControl/ALU_Result_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000    27.248    inputControl/ALU_Result_reg[5]_i_6_n_0
    SLICE_X54Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.365 r  inputControl/ALU_Result_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    27.365    inputControl/ALU_Result_reg[5]_i_3_n_0
    SLICE_X54Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.522 r  inputControl/ALU_Result_reg[5]_i_2/CO[1]
                         net (fo=20, routed)          0.685    28.207    inputControl/ALU_Result0_carry__2[4]
    SLICE_X54Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    29.010 r  inputControl/ALU_Result0__972_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    29.010    inputControl/ALU_Result0__972_carry_i_28_n_0
    SLICE_X54Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.127 r  inputControl/ALU_Result0__972_carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    29.127    inputControl/ALU_Result0__972_carry_i_23_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.244 r  inputControl/ALU_Result_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000    29.244    inputControl/ALU_Result_reg[4]_i_6_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.361 r  inputControl/ALU_Result_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    29.361    inputControl/ALU_Result_reg[4]_i_3_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.518 r  inputControl/ALU_Result_reg[4]_i_2/CO[1]
                         net (fo=20, routed)          0.379    29.897    ALU/ALU_Result_reg[15]_0[3]
    SLICE_X55Y44         LUT5 (Prop_lut5_I2_O)        0.332    30.229 r  ALU/ALU_Result[4]_i_1/O
                         net (fo=1, routed)           0.000    30.229    ALU/p_0_in[4]
    SLICE_X55Y44         FDRE                                         r  ALU/ALU_Result_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.452    14.793    ALU/clk_IBUF_BUFG
    SLICE_X55Y44         FDRE                                         r  ALU/ALU_Result_reg[4]/C
                         clock pessimism              0.260    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X55Y44         FDRE (Setup_fdre_C_D)        0.031    15.049    ALU/ALU_Result_reg[4]
  -------------------------------------------------------------------
                         required time                         15.049    
                         arrival time                         -30.229    
  -------------------------------------------------------------------
                         slack                                -15.180    

Slack (VIOLATED) :        -13.394ns  (required time - arrival time)
  Source:                 inputControl/A_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALU/ALU_Result_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        23.348ns  (logic 15.174ns (64.990%)  route 8.174ns (35.010%))
  Logic Levels:           61  (CARRY4=54 LUT2=1 LUT3=5 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.572     5.093    inputControl/clk_IBUF_BUFG
    SLICE_X57Y0          FDRE                                         r  inputControl/A_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y0          FDRE (Prop_fdre_C_Q)         0.456     5.549 r  inputControl/A_reg_reg[15]/Q
                         net (fo=7, routed)           0.437     5.986    inputControl/Q[15]
    SLICE_X54Y0          LUT2 (Prop_lut2_I1_O)        0.124     6.110 r  inputControl/ALU_Result0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.110    ALU/S[0]
    SLICE_X54Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.623 r  ALU/ALU_Result0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.623    ALU/ALU_Result0_carry_n_0
    SLICE_X54Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.740 r  ALU/ALU_Result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.740    ALU/ALU_Result0_carry__0_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.857 r  ALU/ALU_Result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.857    ALU/ALU_Result0_carry__1_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.974 r  ALU/ALU_Result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.974    inputControl/CO[0]
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.228 r  inputControl/ALU_Result_reg[15]_i_2/CO[0]
                         net (fo=20, routed)          0.547     7.775    inputControl/ALU_Result0_carry__2[14]
    SLICE_X54Y5          LUT3 (Prop_lut3_I0_O)        0.367     8.142 r  inputControl/ALU_Result[14]_i_21/O
                         net (fo=1, routed)           0.000     8.142    inputControl/ALU_Result[14]_i_21_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.518 r  inputControl/ALU_Result_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.518    inputControl/ALU_Result_reg[14]_i_16_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.635 r  inputControl/ALU_Result_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.635    inputControl/ALU_Result_reg[14]_i_11_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.752 r  inputControl/ALU_Result_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.752    inputControl/ALU_Result_reg[14]_i_6_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.869 r  inputControl/ALU_Result_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.869    inputControl/ALU_Result_reg[14]_i_3_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.026 r  inputControl/ALU_Result_reg[14]_i_2/CO[1]
                         net (fo=20, routed)          0.673     9.699    inputControl/ALU_Result0_carry__2[13]
    SLICE_X54Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    10.502 r  inputControl/ALU_Result_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.502    inputControl/ALU_Result_reg[13]_i_16_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.619 r  inputControl/ALU_Result_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.619    inputControl/ALU_Result_reg[13]_i_11_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.736 r  inputControl/ALU_Result_reg[13]_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.736    inputControl/ALU_Result_reg[13]_i_6_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.853 r  inputControl/ALU_Result_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.853    inputControl/ALU_Result_reg[13]_i_3_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.010 r  inputControl/ALU_Result_reg[13]_i_2/CO[1]
                         net (fo=20, routed)          0.646    11.656    inputControl/ALU_Result0_carry__2[12]
    SLICE_X54Y15         LUT3 (Prop_lut3_I0_O)        0.332    11.988 r  inputControl/ALU_Result[12]_i_23/O
                         net (fo=1, routed)           0.000    11.988    inputControl/ALU_Result[12]_i_23_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.521 r  inputControl/ALU_Result_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    12.521    inputControl/ALU_Result_reg[12]_i_16_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.638 r  inputControl/ALU_Result_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    12.638    inputControl/ALU_Result_reg[12]_i_11_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.755 r  inputControl/ALU_Result_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.755    inputControl/ALU_Result_reg[12]_i_6_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.872 r  inputControl/ALU_Result_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.872    inputControl/ALU_Result_reg[12]_i_3_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.029 r  inputControl/ALU_Result_reg[12]_i_2/CO[1]
                         net (fo=20, routed)          0.781    13.811    inputControl/ALU_Result0_carry__2[11]
    SLICE_X54Y21         LUT3 (Prop_lut3_I0_O)        0.332    14.143 r  inputControl/ALU_Result[11]_i_20/O
                         net (fo=1, routed)           0.000    14.143    inputControl/ALU_Result[11]_i_20_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.656 r  inputControl/ALU_Result_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.656    inputControl/ALU_Result_reg[11]_i_11_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.773 r  inputControl/ALU_Result_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.773    inputControl/ALU_Result_reg[11]_i_6_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.890 r  inputControl/ALU_Result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.890    inputControl/ALU_Result_reg[11]_i_3_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.047 r  inputControl/ALU_Result_reg[11]_i_2/CO[1]
                         net (fo=20, routed)          0.929    15.975    inputControl/ALU_Result0_carry__2[10]
    SLICE_X53Y14         LUT3 (Prop_lut3_I0_O)        0.332    16.307 r  inputControl/ALU_Result[10]_i_23/O
                         net (fo=1, routed)           0.000    16.307    inputControl/ALU_Result[10]_i_23_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.857 r  inputControl/ALU_Result_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    16.857    inputControl/ALU_Result_reg[10]_i_16_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.971 r  inputControl/ALU_Result_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    16.971    inputControl/ALU_Result_reg[10]_i_11_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.085 r  inputControl/ALU_Result_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.085    inputControl/ALU_Result_reg[10]_i_6_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.199 r  inputControl/ALU_Result_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.199    inputControl/ALU_Result_reg[10]_i_3_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.356 r  inputControl/ALU_Result_reg[10]_i_2/CO[1]
                         net (fo=20, routed)          0.570    17.926    inputControl/ALU_Result0_carry__2[9]
    SLICE_X53Y19         LUT3 (Prop_lut3_I0_O)        0.329    18.255 r  inputControl/ALU_Result[9]_i_23/O
                         net (fo=1, routed)           0.000    18.255    inputControl/ALU_Result[9]_i_23_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.805 r  inputControl/ALU_Result_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    18.805    inputControl/ALU_Result_reg[9]_i_16_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.919 r  inputControl/ALU_Result_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.919    inputControl/ALU_Result_reg[9]_i_11_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.033 r  inputControl/ALU_Result_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.033    inputControl/ALU_Result_reg[9]_i_6_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.147 r  inputControl/ALU_Result_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.147    inputControl/ALU_Result_reg[9]_i_3_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.304 r  inputControl/ALU_Result_reg[9]_i_2/CO[1]
                         net (fo=20, routed)          0.699    20.004    inputControl/ALU_Result0_carry__2[8]
    SLICE_X53Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    20.789 r  inputControl/ALU_Result_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.009    20.798    inputControl/ALU_Result_reg[8]_i_16_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.912 r  inputControl/ALU_Result_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    20.912    inputControl/ALU_Result_reg[8]_i_11_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.026 r  inputControl/ALU_Result_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.026    inputControl/ALU_Result_reg[8]_i_6_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.140 r  inputControl/ALU_Result_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.140    inputControl/ALU_Result_reg[8]_i_3_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.297 r  inputControl/ALU_Result_reg[8]_i_2/CO[1]
                         net (fo=20, routed)          0.893    22.189    inputControl/ALU_Result0_carry__2[7]
    SLICE_X54Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    22.989 r  inputControl/ALU_Result_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.989    inputControl/ALU_Result_reg[7]_i_16_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.106 r  inputControl/ALU_Result_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    23.106    inputControl/ALU_Result_reg[7]_i_11_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.223 r  inputControl/ALU_Result_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.223    inputControl/ALU_Result_reg[7]_i_6_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.340 r  inputControl/ALU_Result_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.340    inputControl/ALU_Result_reg[7]_i_3_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.497 r  inputControl/ALU_Result_reg[7]_i_2/CO[1]
                         net (fo=20, routed)          0.701    24.199    inputControl/ALU_Result0_carry__2[6]
    SLICE_X54Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    25.002 r  inputControl/ALU_Result_reg[6]_i_16/CO[3]
                         net (fo=1, routed)           0.000    25.002    inputControl/ALU_Result_reg[6]_i_16_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.119 r  inputControl/ALU_Result_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.119    inputControl/ALU_Result_reg[6]_i_11_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.236 r  inputControl/ALU_Result_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.236    inputControl/ALU_Result_reg[6]_i_6_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.353 r  inputControl/ALU_Result_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    25.353    inputControl/ALU_Result_reg[6]_i_3_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.510 r  inputControl/ALU_Result_reg[6]_i_2/CO[1]
                         net (fo=20, routed)          0.701    26.211    inputControl/ALU_Result0_carry__2[5]
    SLICE_X54Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    27.014 r  inputControl/ALU_Result0__972_carry_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.014    inputControl/ALU_Result0__972_carry_i_32_n_0
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.131 r  inputControl/ALU_Result_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000    27.131    inputControl/ALU_Result_reg[5]_i_11_n_0
    SLICE_X54Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.248 r  inputControl/ALU_Result_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000    27.248    inputControl/ALU_Result_reg[5]_i_6_n_0
    SLICE_X54Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.365 r  inputControl/ALU_Result_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    27.365    inputControl/ALU_Result_reg[5]_i_3_n_0
    SLICE_X54Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.522 r  inputControl/ALU_Result_reg[5]_i_2/CO[1]
                         net (fo=20, routed)          0.587    28.109    ALU/ALU_Result_reg[15]_0[4]
    SLICE_X55Y39         LUT5 (Prop_lut5_I2_O)        0.332    28.441 r  ALU/ALU_Result[5]_i_1/O
                         net (fo=1, routed)           0.000    28.441    ALU/p_0_in[5]
    SLICE_X55Y39         FDRE                                         r  ALU/ALU_Result_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.450    14.791    ALU/clk_IBUF_BUFG
    SLICE_X55Y39         FDRE                                         r  ALU/ALU_Result_reg[5]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X55Y39         FDRE (Setup_fdre_C_D)        0.031    15.047    ALU/ALU_Result_reg[5]
  -------------------------------------------------------------------
                         required time                         15.047    
                         arrival time                         -28.441    
  -------------------------------------------------------------------
                         slack                                -13.394    

Slack (VIOLATED) :        -11.402ns  (required time - arrival time)
  Source:                 inputControl/A_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALU/ALU_Result_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.352ns  (logic 13.863ns (64.926%)  route 7.489ns (35.074%))
  Logic Levels:           56  (CARRY4=49 LUT2=1 LUT3=5 LUT5=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.572     5.093    inputControl/clk_IBUF_BUFG
    SLICE_X57Y0          FDRE                                         r  inputControl/A_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y0          FDRE (Prop_fdre_C_Q)         0.456     5.549 r  inputControl/A_reg_reg[15]/Q
                         net (fo=7, routed)           0.437     5.986    inputControl/Q[15]
    SLICE_X54Y0          LUT2 (Prop_lut2_I1_O)        0.124     6.110 r  inputControl/ALU_Result0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.110    ALU/S[0]
    SLICE_X54Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.623 r  ALU/ALU_Result0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.623    ALU/ALU_Result0_carry_n_0
    SLICE_X54Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.740 r  ALU/ALU_Result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.740    ALU/ALU_Result0_carry__0_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.857 r  ALU/ALU_Result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.857    ALU/ALU_Result0_carry__1_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.974 r  ALU/ALU_Result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.974    inputControl/CO[0]
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.228 r  inputControl/ALU_Result_reg[15]_i_2/CO[0]
                         net (fo=20, routed)          0.547     7.775    inputControl/ALU_Result0_carry__2[14]
    SLICE_X54Y5          LUT3 (Prop_lut3_I0_O)        0.367     8.142 r  inputControl/ALU_Result[14]_i_21/O
                         net (fo=1, routed)           0.000     8.142    inputControl/ALU_Result[14]_i_21_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.518 r  inputControl/ALU_Result_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.518    inputControl/ALU_Result_reg[14]_i_16_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.635 r  inputControl/ALU_Result_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.635    inputControl/ALU_Result_reg[14]_i_11_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.752 r  inputControl/ALU_Result_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.752    inputControl/ALU_Result_reg[14]_i_6_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.869 r  inputControl/ALU_Result_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.869    inputControl/ALU_Result_reg[14]_i_3_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.026 r  inputControl/ALU_Result_reg[14]_i_2/CO[1]
                         net (fo=20, routed)          0.673     9.699    inputControl/ALU_Result0_carry__2[13]
    SLICE_X54Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    10.502 r  inputControl/ALU_Result_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.502    inputControl/ALU_Result_reg[13]_i_16_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.619 r  inputControl/ALU_Result_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.619    inputControl/ALU_Result_reg[13]_i_11_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.736 r  inputControl/ALU_Result_reg[13]_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.736    inputControl/ALU_Result_reg[13]_i_6_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.853 r  inputControl/ALU_Result_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.853    inputControl/ALU_Result_reg[13]_i_3_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.010 r  inputControl/ALU_Result_reg[13]_i_2/CO[1]
                         net (fo=20, routed)          0.646    11.656    inputControl/ALU_Result0_carry__2[12]
    SLICE_X54Y15         LUT3 (Prop_lut3_I0_O)        0.332    11.988 r  inputControl/ALU_Result[12]_i_23/O
                         net (fo=1, routed)           0.000    11.988    inputControl/ALU_Result[12]_i_23_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.521 r  inputControl/ALU_Result_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    12.521    inputControl/ALU_Result_reg[12]_i_16_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.638 r  inputControl/ALU_Result_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    12.638    inputControl/ALU_Result_reg[12]_i_11_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.755 r  inputControl/ALU_Result_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.755    inputControl/ALU_Result_reg[12]_i_6_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.872 r  inputControl/ALU_Result_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.872    inputControl/ALU_Result_reg[12]_i_3_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.029 r  inputControl/ALU_Result_reg[12]_i_2/CO[1]
                         net (fo=20, routed)          0.781    13.811    inputControl/ALU_Result0_carry__2[11]
    SLICE_X54Y21         LUT3 (Prop_lut3_I0_O)        0.332    14.143 r  inputControl/ALU_Result[11]_i_20/O
                         net (fo=1, routed)           0.000    14.143    inputControl/ALU_Result[11]_i_20_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.656 r  inputControl/ALU_Result_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.656    inputControl/ALU_Result_reg[11]_i_11_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.773 r  inputControl/ALU_Result_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.773    inputControl/ALU_Result_reg[11]_i_6_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.890 r  inputControl/ALU_Result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.890    inputControl/ALU_Result_reg[11]_i_3_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.047 r  inputControl/ALU_Result_reg[11]_i_2/CO[1]
                         net (fo=20, routed)          0.929    15.975    inputControl/ALU_Result0_carry__2[10]
    SLICE_X53Y14         LUT3 (Prop_lut3_I0_O)        0.332    16.307 r  inputControl/ALU_Result[10]_i_23/O
                         net (fo=1, routed)           0.000    16.307    inputControl/ALU_Result[10]_i_23_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.857 r  inputControl/ALU_Result_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    16.857    inputControl/ALU_Result_reg[10]_i_16_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.971 r  inputControl/ALU_Result_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    16.971    inputControl/ALU_Result_reg[10]_i_11_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.085 r  inputControl/ALU_Result_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.085    inputControl/ALU_Result_reg[10]_i_6_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.199 r  inputControl/ALU_Result_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.199    inputControl/ALU_Result_reg[10]_i_3_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.356 r  inputControl/ALU_Result_reg[10]_i_2/CO[1]
                         net (fo=20, routed)          0.570    17.926    inputControl/ALU_Result0_carry__2[9]
    SLICE_X53Y19         LUT3 (Prop_lut3_I0_O)        0.329    18.255 r  inputControl/ALU_Result[9]_i_23/O
                         net (fo=1, routed)           0.000    18.255    inputControl/ALU_Result[9]_i_23_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.805 r  inputControl/ALU_Result_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    18.805    inputControl/ALU_Result_reg[9]_i_16_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.919 r  inputControl/ALU_Result_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.919    inputControl/ALU_Result_reg[9]_i_11_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.033 r  inputControl/ALU_Result_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.033    inputControl/ALU_Result_reg[9]_i_6_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.147 r  inputControl/ALU_Result_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.147    inputControl/ALU_Result_reg[9]_i_3_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.304 r  inputControl/ALU_Result_reg[9]_i_2/CO[1]
                         net (fo=20, routed)          0.699    20.004    inputControl/ALU_Result0_carry__2[8]
    SLICE_X53Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    20.789 r  inputControl/ALU_Result_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.009    20.798    inputControl/ALU_Result_reg[8]_i_16_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.912 r  inputControl/ALU_Result_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    20.912    inputControl/ALU_Result_reg[8]_i_11_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.026 r  inputControl/ALU_Result_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.026    inputControl/ALU_Result_reg[8]_i_6_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.140 r  inputControl/ALU_Result_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.140    inputControl/ALU_Result_reg[8]_i_3_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.297 r  inputControl/ALU_Result_reg[8]_i_2/CO[1]
                         net (fo=20, routed)          0.893    22.189    inputControl/ALU_Result0_carry__2[7]
    SLICE_X54Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    22.989 r  inputControl/ALU_Result_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.989    inputControl/ALU_Result_reg[7]_i_16_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.106 r  inputControl/ALU_Result_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    23.106    inputControl/ALU_Result_reg[7]_i_11_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.223 r  inputControl/ALU_Result_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.223    inputControl/ALU_Result_reg[7]_i_6_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.340 r  inputControl/ALU_Result_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.340    inputControl/ALU_Result_reg[7]_i_3_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.497 r  inputControl/ALU_Result_reg[7]_i_2/CO[1]
                         net (fo=20, routed)          0.701    24.199    inputControl/ALU_Result0_carry__2[6]
    SLICE_X54Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    25.002 r  inputControl/ALU_Result_reg[6]_i_16/CO[3]
                         net (fo=1, routed)           0.000    25.002    inputControl/ALU_Result_reg[6]_i_16_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.119 r  inputControl/ALU_Result_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.119    inputControl/ALU_Result_reg[6]_i_11_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.236 r  inputControl/ALU_Result_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.236    inputControl/ALU_Result_reg[6]_i_6_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.353 r  inputControl/ALU_Result_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    25.353    inputControl/ALU_Result_reg[6]_i_3_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.510 r  inputControl/ALU_Result_reg[6]_i_2/CO[1]
                         net (fo=20, routed)          0.604    26.113    ALU/ALU_Result_reg[15]_0[5]
    SLICE_X55Y34         LUT5 (Prop_lut5_I2_O)        0.332    26.445 r  ALU/ALU_Result[6]_i_1/O
                         net (fo=1, routed)           0.000    26.445    ALU/p_0_in[6]
    SLICE_X55Y34         FDRE                                         r  ALU/ALU_Result_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.446    14.787    ALU/clk_IBUF_BUFG
    SLICE_X55Y34         FDRE                                         r  ALU/ALU_Result_reg[6]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X55Y34         FDRE (Setup_fdre_C_D)        0.031    15.043    ALU/ALU_Result_reg[6]
  -------------------------------------------------------------------
                         required time                         15.043    
                         arrival time                         -26.445    
  -------------------------------------------------------------------
                         slack                                -11.402    

Slack (VIOLATED) :        -9.395ns  (required time - arrival time)
  Source:                 inputControl/A_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALU/ALU_Result_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.340ns  (logic 12.552ns (64.903%)  route 6.788ns (35.097%))
  Logic Levels:           51  (CARRY4=44 LUT2=1 LUT3=5 LUT5=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.572     5.093    inputControl/clk_IBUF_BUFG
    SLICE_X57Y0          FDRE                                         r  inputControl/A_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y0          FDRE (Prop_fdre_C_Q)         0.456     5.549 r  inputControl/A_reg_reg[15]/Q
                         net (fo=7, routed)           0.437     5.986    inputControl/Q[15]
    SLICE_X54Y0          LUT2 (Prop_lut2_I1_O)        0.124     6.110 r  inputControl/ALU_Result0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.110    ALU/S[0]
    SLICE_X54Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.623 r  ALU/ALU_Result0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.623    ALU/ALU_Result0_carry_n_0
    SLICE_X54Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.740 r  ALU/ALU_Result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.740    ALU/ALU_Result0_carry__0_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.857 r  ALU/ALU_Result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.857    ALU/ALU_Result0_carry__1_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.974 r  ALU/ALU_Result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.974    inputControl/CO[0]
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.228 r  inputControl/ALU_Result_reg[15]_i_2/CO[0]
                         net (fo=20, routed)          0.547     7.775    inputControl/ALU_Result0_carry__2[14]
    SLICE_X54Y5          LUT3 (Prop_lut3_I0_O)        0.367     8.142 r  inputControl/ALU_Result[14]_i_21/O
                         net (fo=1, routed)           0.000     8.142    inputControl/ALU_Result[14]_i_21_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.518 r  inputControl/ALU_Result_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.518    inputControl/ALU_Result_reg[14]_i_16_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.635 r  inputControl/ALU_Result_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.635    inputControl/ALU_Result_reg[14]_i_11_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.752 r  inputControl/ALU_Result_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.752    inputControl/ALU_Result_reg[14]_i_6_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.869 r  inputControl/ALU_Result_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.869    inputControl/ALU_Result_reg[14]_i_3_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.026 r  inputControl/ALU_Result_reg[14]_i_2/CO[1]
                         net (fo=20, routed)          0.673     9.699    inputControl/ALU_Result0_carry__2[13]
    SLICE_X54Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    10.502 r  inputControl/ALU_Result_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.502    inputControl/ALU_Result_reg[13]_i_16_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.619 r  inputControl/ALU_Result_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.619    inputControl/ALU_Result_reg[13]_i_11_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.736 r  inputControl/ALU_Result_reg[13]_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.736    inputControl/ALU_Result_reg[13]_i_6_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.853 r  inputControl/ALU_Result_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.853    inputControl/ALU_Result_reg[13]_i_3_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.010 r  inputControl/ALU_Result_reg[13]_i_2/CO[1]
                         net (fo=20, routed)          0.646    11.656    inputControl/ALU_Result0_carry__2[12]
    SLICE_X54Y15         LUT3 (Prop_lut3_I0_O)        0.332    11.988 r  inputControl/ALU_Result[12]_i_23/O
                         net (fo=1, routed)           0.000    11.988    inputControl/ALU_Result[12]_i_23_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.521 r  inputControl/ALU_Result_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    12.521    inputControl/ALU_Result_reg[12]_i_16_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.638 r  inputControl/ALU_Result_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    12.638    inputControl/ALU_Result_reg[12]_i_11_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.755 r  inputControl/ALU_Result_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.755    inputControl/ALU_Result_reg[12]_i_6_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.872 r  inputControl/ALU_Result_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.872    inputControl/ALU_Result_reg[12]_i_3_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.029 r  inputControl/ALU_Result_reg[12]_i_2/CO[1]
                         net (fo=20, routed)          0.781    13.811    inputControl/ALU_Result0_carry__2[11]
    SLICE_X54Y21         LUT3 (Prop_lut3_I0_O)        0.332    14.143 r  inputControl/ALU_Result[11]_i_20/O
                         net (fo=1, routed)           0.000    14.143    inputControl/ALU_Result[11]_i_20_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.656 r  inputControl/ALU_Result_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.656    inputControl/ALU_Result_reg[11]_i_11_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.773 r  inputControl/ALU_Result_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.773    inputControl/ALU_Result_reg[11]_i_6_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.890 r  inputControl/ALU_Result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.890    inputControl/ALU_Result_reg[11]_i_3_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.047 r  inputControl/ALU_Result_reg[11]_i_2/CO[1]
                         net (fo=20, routed)          0.929    15.975    inputControl/ALU_Result0_carry__2[10]
    SLICE_X53Y14         LUT3 (Prop_lut3_I0_O)        0.332    16.307 r  inputControl/ALU_Result[10]_i_23/O
                         net (fo=1, routed)           0.000    16.307    inputControl/ALU_Result[10]_i_23_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.857 r  inputControl/ALU_Result_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    16.857    inputControl/ALU_Result_reg[10]_i_16_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.971 r  inputControl/ALU_Result_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    16.971    inputControl/ALU_Result_reg[10]_i_11_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.085 r  inputControl/ALU_Result_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.085    inputControl/ALU_Result_reg[10]_i_6_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.199 r  inputControl/ALU_Result_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.199    inputControl/ALU_Result_reg[10]_i_3_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.356 r  inputControl/ALU_Result_reg[10]_i_2/CO[1]
                         net (fo=20, routed)          0.570    17.926    inputControl/ALU_Result0_carry__2[9]
    SLICE_X53Y19         LUT3 (Prop_lut3_I0_O)        0.329    18.255 r  inputControl/ALU_Result[9]_i_23/O
                         net (fo=1, routed)           0.000    18.255    inputControl/ALU_Result[9]_i_23_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.805 r  inputControl/ALU_Result_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    18.805    inputControl/ALU_Result_reg[9]_i_16_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.919 r  inputControl/ALU_Result_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.919    inputControl/ALU_Result_reg[9]_i_11_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.033 r  inputControl/ALU_Result_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.033    inputControl/ALU_Result_reg[9]_i_6_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.147 r  inputControl/ALU_Result_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.147    inputControl/ALU_Result_reg[9]_i_3_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.304 r  inputControl/ALU_Result_reg[9]_i_2/CO[1]
                         net (fo=20, routed)          0.699    20.004    inputControl/ALU_Result0_carry__2[8]
    SLICE_X53Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    20.789 r  inputControl/ALU_Result_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.009    20.798    inputControl/ALU_Result_reg[8]_i_16_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.912 r  inputControl/ALU_Result_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    20.912    inputControl/ALU_Result_reg[8]_i_11_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.026 r  inputControl/ALU_Result_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.026    inputControl/ALU_Result_reg[8]_i_6_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.140 r  inputControl/ALU_Result_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.140    inputControl/ALU_Result_reg[8]_i_3_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.297 r  inputControl/ALU_Result_reg[8]_i_2/CO[1]
                         net (fo=20, routed)          0.893    22.189    inputControl/ALU_Result0_carry__2[7]
    SLICE_X54Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    22.989 r  inputControl/ALU_Result_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.989    inputControl/ALU_Result_reg[7]_i_16_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.106 r  inputControl/ALU_Result_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    23.106    inputControl/ALU_Result_reg[7]_i_11_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.223 r  inputControl/ALU_Result_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.223    inputControl/ALU_Result_reg[7]_i_6_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.340 r  inputControl/ALU_Result_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.340    inputControl/ALU_Result_reg[7]_i_3_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.497 r  inputControl/ALU_Result_reg[7]_i_2/CO[1]
                         net (fo=20, routed)          0.604    24.101    ALU/ALU_Result_reg[15]_0[6]
    SLICE_X55Y29         LUT5 (Prop_lut5_I2_O)        0.332    24.433 r  ALU/ALU_Result[7]_i_1/O
                         net (fo=1, routed)           0.000    24.433    ALU/p_0_in[7]
    SLICE_X55Y29         FDRE                                         r  ALU/ALU_Result_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.441    14.782    ALU/clk_IBUF_BUFG
    SLICE_X55Y29         FDRE                                         r  ALU/ALU_Result_reg[7]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X55Y29         FDRE (Setup_fdre_C_D)        0.031    15.038    ALU/ALU_Result_reg[7]
  -------------------------------------------------------------------
                         required time                         15.038    
                         arrival time                         -24.433    
  -------------------------------------------------------------------
                         slack                                 -9.395    

Slack (VIOLATED) :        -6.973ns  (required time - arrival time)
  Source:                 inputControl/A_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALU/ALU_Result_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.917ns  (logic 11.241ns (66.448%)  route 5.676ns (33.552%))
  Logic Levels:           46  (CARRY4=39 LUT2=1 LUT3=5 LUT5=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.572     5.093    inputControl/clk_IBUF_BUFG
    SLICE_X57Y0          FDRE                                         r  inputControl/A_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y0          FDRE (Prop_fdre_C_Q)         0.456     5.549 r  inputControl/A_reg_reg[15]/Q
                         net (fo=7, routed)           0.437     5.986    inputControl/Q[15]
    SLICE_X54Y0          LUT2 (Prop_lut2_I1_O)        0.124     6.110 r  inputControl/ALU_Result0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.110    ALU/S[0]
    SLICE_X54Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.623 r  ALU/ALU_Result0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.623    ALU/ALU_Result0_carry_n_0
    SLICE_X54Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.740 r  ALU/ALU_Result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.740    ALU/ALU_Result0_carry__0_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.857 r  ALU/ALU_Result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.857    ALU/ALU_Result0_carry__1_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.974 r  ALU/ALU_Result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.974    inputControl/CO[0]
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.228 r  inputControl/ALU_Result_reg[15]_i_2/CO[0]
                         net (fo=20, routed)          0.547     7.775    inputControl/ALU_Result0_carry__2[14]
    SLICE_X54Y5          LUT3 (Prop_lut3_I0_O)        0.367     8.142 r  inputControl/ALU_Result[14]_i_21/O
                         net (fo=1, routed)           0.000     8.142    inputControl/ALU_Result[14]_i_21_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.518 r  inputControl/ALU_Result_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.518    inputControl/ALU_Result_reg[14]_i_16_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.635 r  inputControl/ALU_Result_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.635    inputControl/ALU_Result_reg[14]_i_11_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.752 r  inputControl/ALU_Result_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.752    inputControl/ALU_Result_reg[14]_i_6_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.869 r  inputControl/ALU_Result_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.869    inputControl/ALU_Result_reg[14]_i_3_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.026 r  inputControl/ALU_Result_reg[14]_i_2/CO[1]
                         net (fo=20, routed)          0.673     9.699    inputControl/ALU_Result0_carry__2[13]
    SLICE_X54Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    10.502 r  inputControl/ALU_Result_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.502    inputControl/ALU_Result_reg[13]_i_16_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.619 r  inputControl/ALU_Result_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.619    inputControl/ALU_Result_reg[13]_i_11_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.736 r  inputControl/ALU_Result_reg[13]_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.736    inputControl/ALU_Result_reg[13]_i_6_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.853 r  inputControl/ALU_Result_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.853    inputControl/ALU_Result_reg[13]_i_3_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.010 r  inputControl/ALU_Result_reg[13]_i_2/CO[1]
                         net (fo=20, routed)          0.646    11.656    inputControl/ALU_Result0_carry__2[12]
    SLICE_X54Y15         LUT3 (Prop_lut3_I0_O)        0.332    11.988 r  inputControl/ALU_Result[12]_i_23/O
                         net (fo=1, routed)           0.000    11.988    inputControl/ALU_Result[12]_i_23_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.521 r  inputControl/ALU_Result_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    12.521    inputControl/ALU_Result_reg[12]_i_16_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.638 r  inputControl/ALU_Result_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    12.638    inputControl/ALU_Result_reg[12]_i_11_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.755 r  inputControl/ALU_Result_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.755    inputControl/ALU_Result_reg[12]_i_6_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.872 r  inputControl/ALU_Result_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.872    inputControl/ALU_Result_reg[12]_i_3_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.029 r  inputControl/ALU_Result_reg[12]_i_2/CO[1]
                         net (fo=20, routed)          0.781    13.811    inputControl/ALU_Result0_carry__2[11]
    SLICE_X54Y21         LUT3 (Prop_lut3_I0_O)        0.332    14.143 r  inputControl/ALU_Result[11]_i_20/O
                         net (fo=1, routed)           0.000    14.143    inputControl/ALU_Result[11]_i_20_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.656 r  inputControl/ALU_Result_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.656    inputControl/ALU_Result_reg[11]_i_11_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.773 r  inputControl/ALU_Result_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.773    inputControl/ALU_Result_reg[11]_i_6_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.890 r  inputControl/ALU_Result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.890    inputControl/ALU_Result_reg[11]_i_3_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.047 r  inputControl/ALU_Result_reg[11]_i_2/CO[1]
                         net (fo=20, routed)          0.929    15.975    inputControl/ALU_Result0_carry__2[10]
    SLICE_X53Y14         LUT3 (Prop_lut3_I0_O)        0.332    16.307 r  inputControl/ALU_Result[10]_i_23/O
                         net (fo=1, routed)           0.000    16.307    inputControl/ALU_Result[10]_i_23_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.857 r  inputControl/ALU_Result_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    16.857    inputControl/ALU_Result_reg[10]_i_16_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.971 r  inputControl/ALU_Result_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    16.971    inputControl/ALU_Result_reg[10]_i_11_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.085 r  inputControl/ALU_Result_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.085    inputControl/ALU_Result_reg[10]_i_6_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.199 r  inputControl/ALU_Result_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.199    inputControl/ALU_Result_reg[10]_i_3_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.356 r  inputControl/ALU_Result_reg[10]_i_2/CO[1]
                         net (fo=20, routed)          0.570    17.926    inputControl/ALU_Result0_carry__2[9]
    SLICE_X53Y19         LUT3 (Prop_lut3_I0_O)        0.329    18.255 r  inputControl/ALU_Result[9]_i_23/O
                         net (fo=1, routed)           0.000    18.255    inputControl/ALU_Result[9]_i_23_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.805 r  inputControl/ALU_Result_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    18.805    inputControl/ALU_Result_reg[9]_i_16_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.919 r  inputControl/ALU_Result_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.919    inputControl/ALU_Result_reg[9]_i_11_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.033 r  inputControl/ALU_Result_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.033    inputControl/ALU_Result_reg[9]_i_6_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.147 r  inputControl/ALU_Result_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.147    inputControl/ALU_Result_reg[9]_i_3_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.304 r  inputControl/ALU_Result_reg[9]_i_2/CO[1]
                         net (fo=20, routed)          0.699    20.004    inputControl/ALU_Result0_carry__2[8]
    SLICE_X53Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    20.789 r  inputControl/ALU_Result_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.009    20.798    inputControl/ALU_Result_reg[8]_i_16_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.912 r  inputControl/ALU_Result_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    20.912    inputControl/ALU_Result_reg[8]_i_11_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.026 r  inputControl/ALU_Result_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.026    inputControl/ALU_Result_reg[8]_i_6_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.140 r  inputControl/ALU_Result_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.140    inputControl/ALU_Result_reg[8]_i_3_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.297 r  inputControl/ALU_Result_reg[8]_i_2/CO[1]
                         net (fo=20, routed)          0.385    21.681    ALU/ALU_Result_reg[15]_0[7]
    SLICE_X51Y28         LUT5 (Prop_lut5_I2_O)        0.329    22.010 r  ALU/ALU_Result[8]_i_1/O
                         net (fo=1, routed)           0.000    22.010    ALU/p_0_in[8]
    SLICE_X51Y28         FDRE                                         r  ALU/ALU_Result_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.440    14.781    ALU/clk_IBUF_BUFG
    SLICE_X51Y28         FDRE                                         r  ALU/ALU_Result_reg[8]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X51Y28         FDRE (Setup_fdre_C_D)        0.031    15.037    ALU/ALU_Result_reg[8]
  -------------------------------------------------------------------
                         required time                         15.037    
                         arrival time                         -22.010    
  -------------------------------------------------------------------
                         slack                                 -6.973    

Slack (VIOLATED) :        -5.797ns  (required time - arrival time)
  Source:                 inputControl/A_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALU/ALU_Result_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.737ns  (logic 9.957ns (63.273%)  route 5.780ns (36.727%))
  Logic Levels:           41  (CARRY4=34 LUT2=1 LUT3=5 LUT5=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.572     5.093    inputControl/clk_IBUF_BUFG
    SLICE_X57Y0          FDRE                                         r  inputControl/A_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y0          FDRE (Prop_fdre_C_Q)         0.456     5.549 r  inputControl/A_reg_reg[15]/Q
                         net (fo=7, routed)           0.437     5.986    inputControl/Q[15]
    SLICE_X54Y0          LUT2 (Prop_lut2_I1_O)        0.124     6.110 r  inputControl/ALU_Result0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.110    ALU/S[0]
    SLICE_X54Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.623 r  ALU/ALU_Result0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.623    ALU/ALU_Result0_carry_n_0
    SLICE_X54Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.740 r  ALU/ALU_Result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.740    ALU/ALU_Result0_carry__0_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.857 r  ALU/ALU_Result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.857    ALU/ALU_Result0_carry__1_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.974 r  ALU/ALU_Result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.974    inputControl/CO[0]
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.228 r  inputControl/ALU_Result_reg[15]_i_2/CO[0]
                         net (fo=20, routed)          0.547     7.775    inputControl/ALU_Result0_carry__2[14]
    SLICE_X54Y5          LUT3 (Prop_lut3_I0_O)        0.367     8.142 r  inputControl/ALU_Result[14]_i_21/O
                         net (fo=1, routed)           0.000     8.142    inputControl/ALU_Result[14]_i_21_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.518 r  inputControl/ALU_Result_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.518    inputControl/ALU_Result_reg[14]_i_16_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.635 r  inputControl/ALU_Result_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.635    inputControl/ALU_Result_reg[14]_i_11_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.752 r  inputControl/ALU_Result_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.752    inputControl/ALU_Result_reg[14]_i_6_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.869 r  inputControl/ALU_Result_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.869    inputControl/ALU_Result_reg[14]_i_3_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.026 r  inputControl/ALU_Result_reg[14]_i_2/CO[1]
                         net (fo=20, routed)          0.673     9.699    inputControl/ALU_Result0_carry__2[13]
    SLICE_X54Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    10.502 r  inputControl/ALU_Result_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.502    inputControl/ALU_Result_reg[13]_i_16_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.619 r  inputControl/ALU_Result_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.619    inputControl/ALU_Result_reg[13]_i_11_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.736 r  inputControl/ALU_Result_reg[13]_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.736    inputControl/ALU_Result_reg[13]_i_6_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.853 r  inputControl/ALU_Result_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.853    inputControl/ALU_Result_reg[13]_i_3_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.010 r  inputControl/ALU_Result_reg[13]_i_2/CO[1]
                         net (fo=20, routed)          0.646    11.656    inputControl/ALU_Result0_carry__2[12]
    SLICE_X54Y15         LUT3 (Prop_lut3_I0_O)        0.332    11.988 r  inputControl/ALU_Result[12]_i_23/O
                         net (fo=1, routed)           0.000    11.988    inputControl/ALU_Result[12]_i_23_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.521 r  inputControl/ALU_Result_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    12.521    inputControl/ALU_Result_reg[12]_i_16_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.638 r  inputControl/ALU_Result_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    12.638    inputControl/ALU_Result_reg[12]_i_11_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.755 r  inputControl/ALU_Result_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.755    inputControl/ALU_Result_reg[12]_i_6_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.872 r  inputControl/ALU_Result_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.872    inputControl/ALU_Result_reg[12]_i_3_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.029 r  inputControl/ALU_Result_reg[12]_i_2/CO[1]
                         net (fo=20, routed)          0.781    13.811    inputControl/ALU_Result0_carry__2[11]
    SLICE_X54Y21         LUT3 (Prop_lut3_I0_O)        0.332    14.143 r  inputControl/ALU_Result[11]_i_20/O
                         net (fo=1, routed)           0.000    14.143    inputControl/ALU_Result[11]_i_20_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.656 r  inputControl/ALU_Result_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.656    inputControl/ALU_Result_reg[11]_i_11_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.773 r  inputControl/ALU_Result_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.773    inputControl/ALU_Result_reg[11]_i_6_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.890 r  inputControl/ALU_Result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.890    inputControl/ALU_Result_reg[11]_i_3_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.047 r  inputControl/ALU_Result_reg[11]_i_2/CO[1]
                         net (fo=20, routed)          0.929    15.975    inputControl/ALU_Result0_carry__2[10]
    SLICE_X53Y14         LUT3 (Prop_lut3_I0_O)        0.332    16.307 r  inputControl/ALU_Result[10]_i_23/O
                         net (fo=1, routed)           0.000    16.307    inputControl/ALU_Result[10]_i_23_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.857 r  inputControl/ALU_Result_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    16.857    inputControl/ALU_Result_reg[10]_i_16_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.971 r  inputControl/ALU_Result_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    16.971    inputControl/ALU_Result_reg[10]_i_11_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.085 r  inputControl/ALU_Result_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.085    inputControl/ALU_Result_reg[10]_i_6_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.199 r  inputControl/ALU_Result_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.199    inputControl/ALU_Result_reg[10]_i_3_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.356 r  inputControl/ALU_Result_reg[10]_i_2/CO[1]
                         net (fo=20, routed)          0.570    17.926    inputControl/ALU_Result0_carry__2[9]
    SLICE_X53Y19         LUT3 (Prop_lut3_I0_O)        0.329    18.255 r  inputControl/ALU_Result[9]_i_23/O
                         net (fo=1, routed)           0.000    18.255    inputControl/ALU_Result[9]_i_23_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.805 r  inputControl/ALU_Result_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    18.805    inputControl/ALU_Result_reg[9]_i_16_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.919 r  inputControl/ALU_Result_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.919    inputControl/ALU_Result_reg[9]_i_11_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.033 r  inputControl/ALU_Result_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.033    inputControl/ALU_Result_reg[9]_i_6_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.147 r  inputControl/ALU_Result_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.147    inputControl/ALU_Result_reg[9]_i_3_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.304 r  inputControl/ALU_Result_reg[9]_i_2/CO[1]
                         net (fo=20, routed)          1.196    20.501    ALU/ALU_Result_reg[15]_0[8]
    SLICE_X55Y24         LUT5 (Prop_lut5_I2_O)        0.329    20.830 r  ALU/ALU_Result[9]_i_1/O
                         net (fo=1, routed)           0.000    20.830    ALU/p_0_in[9]
    SLICE_X55Y24         FDRE                                         r  ALU/ALU_Result_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.435    14.776    ALU/clk_IBUF_BUFG
    SLICE_X55Y24         FDRE                                         r  ALU/ALU_Result_reg[9]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X55Y24         FDRE (Setup_fdre_C_D)        0.032    15.033    ALU/ALU_Result_reg[9]
  -------------------------------------------------------------------
                         required time                         15.033    
                         arrival time                         -20.830    
  -------------------------------------------------------------------
                         slack                                 -5.797    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 uart/baudrate_gen/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.774%)  route 0.120ns (25.226%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.564     1.447    uart/baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  uart/baudrate_gen/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  uart/baudrate_gen/counter_reg[23]/Q
                         net (fo=2, routed)           0.119     1.707    uart/baudrate_gen/counter_reg[23]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  uart/baudrate_gen/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.868    uart/baudrate_gen/counter_reg[20]_i_1_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.922 r  uart/baudrate_gen/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.922    uart/baudrate_gen/counter_reg[24]_i_1_n_7
    SLICE_X37Y50         FDRE                                         r  uart/baudrate_gen/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.830     1.958    uart/baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y50         FDRE                                         r  uart/baudrate_gen/counter_reg[24]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    uart/baudrate_gen/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 uart/baudrate_gen/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.366ns (75.345%)  route 0.120ns (24.655%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.564     1.447    uart/baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  uart/baudrate_gen/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  uart/baudrate_gen/counter_reg[23]/Q
                         net (fo=2, routed)           0.119     1.707    uart/baudrate_gen/counter_reg[23]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  uart/baudrate_gen/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.868    uart/baudrate_gen/counter_reg[20]_i_1_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.933 r  uart/baudrate_gen/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.933    uart/baudrate_gen/counter_reg[24]_i_1_n_5
    SLICE_X37Y50         FDRE                                         r  uart/baudrate_gen/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.830     1.958    uart/baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y50         FDRE                                         r  uart/baudrate_gen/counter_reg[26]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    uart/baudrate_gen/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 uart/baudrate_gen/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.552%)  route 0.120ns (23.448%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.564     1.447    uart/baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  uart/baudrate_gen/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  uart/baudrate_gen/counter_reg[23]/Q
                         net (fo=2, routed)           0.119     1.707    uart/baudrate_gen/counter_reg[23]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  uart/baudrate_gen/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.868    uart/baudrate_gen/counter_reg[20]_i_1_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.958 r  uart/baudrate_gen/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.958    uart/baudrate_gen/counter_reg[24]_i_1_n_6
    SLICE_X37Y50         FDRE                                         r  uart/baudrate_gen/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.830     1.958    uart/baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y50         FDRE                                         r  uart/baudrate_gen/counter_reg[25]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    uart/baudrate_gen/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 uart/baudrate_gen/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.552%)  route 0.120ns (23.448%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.564     1.447    uart/baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  uart/baudrate_gen/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  uart/baudrate_gen/counter_reg[23]/Q
                         net (fo=2, routed)           0.119     1.707    uart/baudrate_gen/counter_reg[23]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  uart/baudrate_gen/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.868    uart/baudrate_gen/counter_reg[20]_i_1_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.958 r  uart/baudrate_gen/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.958    uart/baudrate_gen/counter_reg[24]_i_1_n_4
    SLICE_X37Y50         FDRE                                         r  uart/baudrate_gen/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.830     1.958    uart/baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y50         FDRE                                         r  uart/baudrate_gen/counter_reg[27]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    uart/baudrate_gen/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 uart/baudrate_gen/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.394ns (76.689%)  route 0.120ns (23.311%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.564     1.447    uart/baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  uart/baudrate_gen/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  uart/baudrate_gen/counter_reg[23]/Q
                         net (fo=2, routed)           0.119     1.707    uart/baudrate_gen/counter_reg[23]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  uart/baudrate_gen/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.868    uart/baudrate_gen/counter_reg[20]_i_1_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.907 r  uart/baudrate_gen/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.907    uart/baudrate_gen/counter_reg[24]_i_1_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.961 r  uart/baudrate_gen/counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.961    uart/baudrate_gen/counter_reg[28]_i_1_n_7
    SLICE_X37Y51         FDRE                                         r  uart/baudrate_gen/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.830     1.958    uart/baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y51         FDRE                                         r  uart/baudrate_gen/counter_reg[28]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    uart/baudrate_gen/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 uart/baudrate_gen/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.405ns (77.178%)  route 0.120ns (22.822%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.564     1.447    uart/baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  uart/baudrate_gen/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  uart/baudrate_gen/counter_reg[23]/Q
                         net (fo=2, routed)           0.119     1.707    uart/baudrate_gen/counter_reg[23]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  uart/baudrate_gen/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.868    uart/baudrate_gen/counter_reg[20]_i_1_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.907 r  uart/baudrate_gen/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.907    uart/baudrate_gen/counter_reg[24]_i_1_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.972 r  uart/baudrate_gen/counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.972    uart/baudrate_gen/counter_reg[28]_i_1_n_5
    SLICE_X37Y51         FDRE                                         r  uart/baudrate_gen/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.830     1.958    uart/baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y51         FDRE                                         r  uart/baudrate_gen/counter_reg[30]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    uart/baudrate_gen/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 vga_sync/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync/h_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.861%)  route 0.088ns (32.139%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.588     1.471    vga_sync/clk_IBUF_BUFG
    SLICE_X58Y17         FDCE                                         r  vga_sync/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y17         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  vga_sync/h_count_reg_reg[0]/Q
                         net (fo=9, routed)           0.088     1.700    vga_sync/x[0]
    SLICE_X59Y17         LUT6 (Prop_lut6_I5_O)        0.045     1.745 r  vga_sync/h_count_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.745    vga_sync/h_count_reg[2]_i_1_n_0
    SLICE_X59Y17         FDCE                                         r  vga_sync/h_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.856     1.983    vga_sync/clk_IBUF_BUFG
    SLICE_X59Y17         FDCE                                         r  vga_sync/h_count_reg_reg[2]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X59Y17         FDCE (Hold_fdce_C_D)         0.091     1.575    vga_sync/h_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 binary2DIG/numberCounter/ones_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binary2DIG/numberCounter/ones_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.189ns (63.484%)  route 0.109ns (36.516%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.588     1.471    binary2DIG/numberCounter/clk_IBUF_BUFG
    SLICE_X62Y18         FDRE                                         r  binary2DIG/numberCounter/ones_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  binary2DIG/numberCounter/ones_reg[1]/Q
                         net (fo=7, routed)           0.109     1.721    binary2DIG/numberCounter/Q[1]
    SLICE_X63Y18         LUT3 (Prop_lut3_I0_O)        0.048     1.769 r  binary2DIG/numberCounter/ones[2]_i_1/O
                         net (fo=1, routed)           0.000     1.769    binary2DIG/numberCounter/ones[2]_i_1_n_0
    SLICE_X63Y18         FDRE                                         r  binary2DIG/numberCounter/ones_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.857     1.984    binary2DIG/numberCounter/clk_IBUF_BUFG
    SLICE_X63Y18         FDRE                                         r  binary2DIG/numberCounter/ones_reg[2]/C
                         clock pessimism             -0.500     1.484    
    SLICE_X63Y18         FDRE (Hold_fdre_C_D)         0.107     1.591    binary2DIG/numberCounter/ones_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 uart/baudrate_gen/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.430ns (78.215%)  route 0.120ns (21.785%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.564     1.447    uart/baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  uart/baudrate_gen/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  uart/baudrate_gen/counter_reg[23]/Q
                         net (fo=2, routed)           0.119     1.707    uart/baudrate_gen/counter_reg[23]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  uart/baudrate_gen/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.868    uart/baudrate_gen/counter_reg[20]_i_1_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.907 r  uart/baudrate_gen/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.907    uart/baudrate_gen/counter_reg[24]_i_1_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.997 r  uart/baudrate_gen/counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.997    uart/baudrate_gen/counter_reg[28]_i_1_n_6
    SLICE_X37Y51         FDRE                                         r  uart/baudrate_gen/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.830     1.958    uart/baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y51         FDRE                                         r  uart/baudrate_gen/counter_reg[29]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    uart/baudrate_gen/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 uart/baudrate_gen/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.430ns (78.215%)  route 0.120ns (21.785%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.564     1.447    uart/baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  uart/baudrate_gen/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  uart/baudrate_gen/counter_reg[23]/Q
                         net (fo=2, routed)           0.119     1.707    uart/baudrate_gen/counter_reg[23]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  uart/baudrate_gen/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.868    uart/baudrate_gen/counter_reg[20]_i_1_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.907 r  uart/baudrate_gen/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.907    uart/baudrate_gen/counter_reg[24]_i_1_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.997 r  uart/baudrate_gen/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.997    uart/baudrate_gen/counter_reg[28]_i_1_n_4
    SLICE_X37Y51         FDRE                                         r  uart/baudrate_gen/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.830     1.958    uart/baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y51         FDRE                                         r  uart/baudrate_gen/counter_reg[31]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    uart/baudrate_gen/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.178    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y6    vga_control/cdr/addr_reg_reg_rep/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X57Y64   ALU/ALU_Result_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X51Y18   ALU/ALU_Result_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X55Y24   ALU/ALU_Result_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X55Y20   ALU/ALU_Result_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X55Y19   ALU/ALU_Result_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X55Y19   ALU/ALU_Result_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X55Y19   ALU/ALU_Result_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X55Y59   ALU/ALU_Result_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y64   ALU/ALU_Result_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y64   ALU/ALU_Result_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y18   ALU/ALU_Result_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y18   ALU/ALU_Result_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y24   ALU/ALU_Result_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y24   ALU/ALU_Result_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y20   ALU/ALU_Result_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y20   ALU/ALU_Result_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y19   ALU/ALU_Result_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y19   ALU/ALU_Result_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y64   ALU/ALU_Result_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y64   ALU/ALU_Result_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y18   ALU/ALU_Result_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y18   ALU/ALU_Result_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y24   ALU/ALU_Result_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y24   ALU/ALU_Result_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y20   ALU/ALU_Result_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y20   ALU/ALU_Result_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y19   ALU/ALU_Result_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y19   ALU/ALU_Result_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           132 Endpoints
Min Delay           132 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_control/cdr/data_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.950ns  (logic 4.337ns (39.611%)  route 6.613ns (60.389%))
  Logic Levels:           4  (LDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y16         LDCE                         0.000     0.000 r  vga_control/cdr/data_reg[1]/G
    SLICE_X57Y16         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  vga_control/cdr/data_reg[1]/Q
                         net (fo=1, routed)           1.048     1.607    vga_control/cdr/digit_word[1]
    SLICE_X58Y16         LUT6 (Prop_lut6_I3_O)        0.124     1.731 r  vga_control/cdr/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.670     2.402    vga_control/cdr/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X58Y16         LUT4 (Prop_lut4_I0_O)        0.124     2.526 r  vga_control/cdr/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=6, routed)           4.894     7.420    vgaBlue_OBUF[2]
    D17                  OBUF (Prop_obuf_I_O)         3.530    10.950 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.950    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_control/cdr/data_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.470ns  (logic 4.336ns (41.414%)  route 6.134ns (58.586%))
  Logic Levels:           4  (LDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y16         LDCE                         0.000     0.000 r  vga_control/cdr/data_reg[1]/G
    SLICE_X57Y16         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  vga_control/cdr/data_reg[1]/Q
                         net (fo=1, routed)           1.048     1.607    vga_control/cdr/digit_word[1]
    SLICE_X58Y16         LUT6 (Prop_lut6_I3_O)        0.124     1.731 r  vga_control/cdr/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.670     2.402    vga_control/cdr/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X58Y16         LUT4 (Prop_lut4_I0_O)        0.124     2.526 r  vga_control/cdr/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=6, routed)           4.415     6.941    vgaBlue_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         3.529    10.470 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.470    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_control/cdr/data_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.314ns  (logic 4.331ns (41.992%)  route 5.983ns (58.008%))
  Logic Levels:           4  (LDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y16         LDCE                         0.000     0.000 r  vga_control/cdr/data_reg[1]/G
    SLICE_X57Y16         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  vga_control/cdr/data_reg[1]/Q
                         net (fo=1, routed)           1.048     1.607    vga_control/cdr/digit_word[1]
    SLICE_X58Y16         LUT6 (Prop_lut6_I3_O)        0.124     1.731 r  vga_control/cdr/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.670     2.402    vga_control/cdr/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X58Y16         LUT4 (Prop_lut4_I0_O)        0.124     2.526 r  vga_control/cdr/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=6, routed)           4.264     6.790    vgaBlue_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         3.524    10.314 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.314    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_control/cdr/data_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.163ns  (logic 4.332ns (42.622%)  route 5.831ns (57.378%))
  Logic Levels:           4  (LDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y16         LDCE                         0.000     0.000 r  vga_control/cdr/data_reg[1]/G
    SLICE_X57Y16         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  vga_control/cdr/data_reg[1]/Q
                         net (fo=1, routed)           1.048     1.607    vga_control/cdr/digit_word[1]
    SLICE_X58Y16         LUT6 (Prop_lut6_I3_O)        0.124     1.731 r  vga_control/cdr/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.670     2.402    vga_control/cdr/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X58Y16         LUT4 (Prop_lut4_I0_O)        0.124     2.526 r  vga_control/cdr/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=6, routed)           4.113     6.638    vgaBlue_OBUF[2]
    J18                  OBUF (Prop_obuf_I_O)         3.525    10.163 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.163    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_control/cdr/data_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.135ns  (logic 4.309ns (42.522%)  route 5.825ns (57.478%))
  Logic Levels:           4  (LDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y16         LDCE                         0.000     0.000 r  vga_control/cdr/data_reg[1]/G
    SLICE_X57Y16         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  vga_control/cdr/data_reg[1]/Q
                         net (fo=1, routed)           1.048     1.607    vga_control/cdr/digit_word[1]
    SLICE_X58Y16         LUT6 (Prop_lut6_I3_O)        0.124     1.731 r  vga_control/cdr/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.670     2.402    vga_control/cdr/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X58Y16         LUT4 (Prop_lut4_I0_O)        0.124     2.526 r  vga_control/cdr/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=6, routed)           4.107     6.632    vgaBlue_OBUF[2]
    N19                  OBUF (Prop_obuf_I_O)         3.502    10.135 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.135    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_control/cdr/data_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.006ns  (logic 4.326ns (43.233%)  route 5.680ns (56.767%))
  Logic Levels:           4  (LDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y16         LDCE                         0.000     0.000 r  vga_control/cdr/data_reg[1]/G
    SLICE_X57Y16         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  vga_control/cdr/data_reg[1]/Q
                         net (fo=1, routed)           1.048     1.607    vga_control/cdr/digit_word[1]
    SLICE_X58Y16         LUT6 (Prop_lut6_I3_O)        0.124     1.731 r  vga_control/cdr/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.670     2.402    vga_control/cdr/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X58Y16         LUT4 (Prop_lut4_I0_O)        0.124     2.526 r  vga_control/cdr/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=6, routed)           3.961     6.487    vgaBlue_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         3.519    10.006 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.006    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/transmitter/bit_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            RsTx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.827ns  (logic 3.974ns (45.019%)  route 4.853ns (54.981%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y20         FDRE                         0.000     0.000 r  uart/transmitter/bit_out_reg/C
    SLICE_X48Y20         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uart/transmitter/bit_out_reg/Q
                         net (fo=1, routed)           4.853     5.309    RsTx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518     8.827 r  RsTx_OBUF_inst/O
                         net (fo=0)                   0.000     8.827    RsTx
    A18                                                               r  RsTx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.713ns  (logic 4.537ns (52.071%)  route 4.176ns (47.929%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE                         0.000     0.000 r  q7seg/ps_reg[1]/C
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  q7seg/ps_reg[1]/Q
                         net (fo=9, routed)           1.265     1.783    binary2DIG/numberCounter/seg_OBUF[2]_inst_i_1_0[1]
    SLICE_X63Y18         LUT6 (Prop_lut6_I3_O)        0.124     1.907 f  binary2DIG/numberCounter/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.006     2.913    binary2DIG/numberCounter/q7seg/sel0[0]
    SLICE_X65Y18         LUT4 (Prop_lut4_I3_O)        0.152     3.065 r  binary2DIG/numberCounter/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.905     4.970    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.743     8.713 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.713    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.515ns  (logic 4.519ns (53.069%)  route 3.996ns (46.931%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE                         0.000     0.000 r  q7seg/ps_reg[1]/C
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  q7seg/ps_reg[1]/Q
                         net (fo=9, routed)           1.104     1.622    binary2DIG/numberCounter/seg_OBUF[2]_inst_i_1_0[1]
    SLICE_X62Y18         LUT6 (Prop_lut6_I3_O)        0.124     1.746 f  binary2DIG/numberCounter/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.224     2.970    binary2DIG/numberCounter/q7seg/sel0[3]
    SLICE_X65Y18         LUT4 (Prop_lut4_I2_O)        0.154     3.124 r  binary2DIG/numberCounter/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.669     4.792    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.723     8.515 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.515    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.450ns  (logic 4.500ns (53.256%)  route 3.950ns (46.744%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE                         0.000     0.000 r  q7seg/ps_reg[1]/C
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  q7seg/ps_reg[1]/Q
                         net (fo=9, routed)           1.265     1.783    binary2DIG/numberCounter/seg_OBUF[2]_inst_i_1_0[1]
    SLICE_X63Y18         LUT6 (Prop_lut6_I3_O)        0.124     1.907 r  binary2DIG/numberCounter/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.007     2.914    binary2DIG/numberCounter/q7seg/sel0[0]
    SLICE_X65Y18         LUT4 (Prop_lut4_I3_O)        0.152     3.066 r  binary2DIG/numberCounter/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.678     4.744    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.706     8.450 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.450    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart/receiver/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/data_in_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y23         FDRE                         0.000     0.000 r  uart/receiver/data_out_reg[3]/C
    SLICE_X49Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/receiver/data_out_reg[3]/Q
                         net (fo=1, routed)           0.112     0.253    uart/receiver_n_6
    SLICE_X49Y22         FDRE                                         r  uart/data_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/receiver/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/data_in_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.592%)  route 0.122ns (46.408%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y24         FDRE                         0.000     0.000 r  uart/receiver/data_out_reg[0]/C
    SLICE_X49Y24         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/receiver/data_out_reg[0]/Q
                         net (fo=1, routed)           0.122     0.263    uart/receiver_n_9
    SLICE_X48Y22         FDRE                                         r  uart/data_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/receiver/received_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/last_rec_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.141ns (50.402%)  route 0.139ns (49.598%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23         FDRE                         0.000     0.000 r  uart/receiver/received_reg/C
    SLICE_X51Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/receiver/received_reg/Q
                         net (fo=3, routed)           0.139     0.280    uart/received_w
    SLICE_X51Y23         FDRE                                         r  uart/last_rec_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/receiver/data_out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/data_in_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.164ns (58.309%)  route 0.117ns (41.691%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y23         FDRE                         0.000     0.000 r  uart/receiver/data_out_reg[1]/C
    SLICE_X50Y23         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uart/receiver/data_out_reg[1]/Q
                         net (fo=1, routed)           0.117     0.281    uart/receiver_n_8
    SLICE_X49Y22         FDRE                                         r  uart/data_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/receiver/data_out_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/data_in_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.290ns  (logic 0.141ns (48.668%)  route 0.149ns (51.332%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y23         FDRE                         0.000     0.000 r  uart/receiver/data_out_reg[4]/C
    SLICE_X48Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/receiver/data_out_reg[4]/Q
                         net (fo=1, routed)           0.149     0.290    uart/receiver_n_5
    SLICE_X48Y22         FDRE                                         r  uart/data_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 singlePulser/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            singlePulser/d_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.209ns (69.158%)  route 0.093ns (30.842%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDRE                         0.000     0.000 r  singlePulser/state_reg/C
    SLICE_X60Y18         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  singlePulser/state_reg/Q
                         net (fo=2, routed)           0.093     0.257    singlePulser/p_0_in[0]
    SLICE_X61Y18         LUT2 (Prop_lut2_I1_O)        0.045     0.302 r  singlePulser/d_i_1/O
                         net (fo=1, routed)           0.000     0.302    singlePulser/d_i_1_n_0
    SLICE_X61Y18         FDRE                                         r  singlePulser/d_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/receiver/data_out_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/data_in_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.141ns (45.117%)  route 0.172ns (54.883%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y22         FDRE                         0.000     0.000 r  uart/receiver/data_out_reg[5]/C
    SLICE_X51Y22         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/receiver/data_out_reg[5]/Q
                         net (fo=1, routed)           0.172     0.313    uart/receiver_n_4
    SLICE_X48Y22         FDRE                                         r  uart/data_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/transmitter/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/transmitter/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.186ns (58.579%)  route 0.132ns (41.421%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y21         FDRE                         0.000     0.000 r  uart/transmitter/count_reg[0]/C
    SLICE_X47Y21         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/transmitter/count_reg[0]/Q
                         net (fo=8, routed)           0.132     0.273    uart/transmitter/count_reg[0]
    SLICE_X46Y21         LUT3 (Prop_lut3_I1_O)        0.045     0.318 r  uart/transmitter/count[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.318    uart/transmitter/p_0_in__1[2]
    SLICE_X46Y21         FDRE                                         r  uart/transmitter/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/data_in_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/transmitter/temp_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.141ns (44.234%)  route 0.178ns (55.766%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y22         FDRE                         0.000     0.000 r  uart/data_in_reg[6]/C
    SLICE_X49Y22         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/data_in_reg[6]/Q
                         net (fo=5, routed)           0.178     0.319    uart/transmitter/Q[6]
    SLICE_X49Y21         FDRE                                         r  uart/transmitter/temp_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/transmitter/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/transmitter/count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.186ns (57.850%)  route 0.136ns (42.150%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y21         FDRE                         0.000     0.000 r  uart/transmitter/count_reg[0]/C
    SLICE_X47Y21         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/transmitter/count_reg[0]/Q
                         net (fo=8, routed)           0.136     0.277    uart/transmitter/count_reg[0]
    SLICE_X46Y21         LUT4 (Prop_lut4_I1_O)        0.045     0.322 r  uart/transmitter/count[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.322    uart/transmitter/p_0_in__1[3]
    SLICE_X46Y21         FDRE                                         r  uart/transmitter/count_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            34 Endpoints
Min Delay            34 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_sync/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.041ns  (logic 5.006ns (38.390%)  route 8.035ns (61.610%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.632     5.153    vga_sync/clk_IBUF_BUFG
    SLICE_X60Y14         FDCE                                         r  vga_sync/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y14         FDCE (Prop_fdce_C_Q)         0.518     5.671 f  vga_sync/v_count_reg_reg[6]/Q
                         net (fo=7, routed)           0.880     6.551    vga_sync/y[6]
    SLICE_X61Y14         LUT3 (Prop_lut3_I0_O)        0.152     6.703 f  vga_sync/vsync_reg_i_3/O
                         net (fo=3, routed)           0.831     7.534    vga_sync/vsync_reg_i_3_n_0
    SLICE_X60Y15         LUT6 (Prop_lut6_I1_O)        0.332     7.866 r  vga_sync/bit_addr_reg[2]_i_2/O
                         net (fo=6, routed)           0.812     8.679    vga_sync/bit_addr_reg[2]_i_2_n_0
    SLICE_X60Y17         LUT5 (Prop_lut5_I4_O)        0.146     8.825 r  vga_sync/bit_addr_reg[2]_i_1/O
                         net (fo=12, routed)          0.617     9.442    vga_control/cdr/E[0]
    SLICE_X58Y16         LUT4 (Prop_lut4_I1_O)        0.328     9.770 r  vga_control/cdr/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=6, routed)           4.894    14.664    vgaBlue_OBUF[2]
    D17                  OBUF (Prop_obuf_I_O)         3.530    18.194 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000    18.194    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.561ns  (logic 5.005ns (39.847%)  route 7.556ns (60.153%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.632     5.153    vga_sync/clk_IBUF_BUFG
    SLICE_X60Y14         FDCE                                         r  vga_sync/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y14         FDCE (Prop_fdce_C_Q)         0.518     5.671 f  vga_sync/v_count_reg_reg[6]/Q
                         net (fo=7, routed)           0.880     6.551    vga_sync/y[6]
    SLICE_X61Y14         LUT3 (Prop_lut3_I0_O)        0.152     6.703 f  vga_sync/vsync_reg_i_3/O
                         net (fo=3, routed)           0.831     7.534    vga_sync/vsync_reg_i_3_n_0
    SLICE_X60Y15         LUT6 (Prop_lut6_I1_O)        0.332     7.866 r  vga_sync/bit_addr_reg[2]_i_2/O
                         net (fo=6, routed)           0.812     8.679    vga_sync/bit_addr_reg[2]_i_2_n_0
    SLICE_X60Y17         LUT5 (Prop_lut5_I4_O)        0.146     8.825 r  vga_sync/bit_addr_reg[2]_i_1/O
                         net (fo=12, routed)          0.617     9.442    vga_control/cdr/E[0]
    SLICE_X58Y16         LUT4 (Prop_lut4_I1_O)        0.328     9.770 r  vga_control/cdr/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=6, routed)           4.415    14.185    vgaBlue_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         3.529    17.714 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.714    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.404ns  (logic 5.000ns (40.307%)  route 7.405ns (59.693%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.632     5.153    vga_sync/clk_IBUF_BUFG
    SLICE_X60Y14         FDCE                                         r  vga_sync/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y14         FDCE (Prop_fdce_C_Q)         0.518     5.671 f  vga_sync/v_count_reg_reg[6]/Q
                         net (fo=7, routed)           0.880     6.551    vga_sync/y[6]
    SLICE_X61Y14         LUT3 (Prop_lut3_I0_O)        0.152     6.703 f  vga_sync/vsync_reg_i_3/O
                         net (fo=3, routed)           0.831     7.534    vga_sync/vsync_reg_i_3_n_0
    SLICE_X60Y15         LUT6 (Prop_lut6_I1_O)        0.332     7.866 r  vga_sync/bit_addr_reg[2]_i_2/O
                         net (fo=6, routed)           0.812     8.679    vga_sync/bit_addr_reg[2]_i_2_n_0
    SLICE_X60Y17         LUT5 (Prop_lut5_I4_O)        0.146     8.825 r  vga_sync/bit_addr_reg[2]_i_1/O
                         net (fo=12, routed)          0.617     9.442    vga_control/cdr/E[0]
    SLICE_X58Y16         LUT4 (Prop_lut4_I1_O)        0.328     9.770 r  vga_control/cdr/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=6, routed)           4.264    14.034    vgaBlue_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         3.524    17.558 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.558    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.254ns  (logic 5.001ns (40.809%)  route 7.253ns (59.191%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.632     5.153    vga_sync/clk_IBUF_BUFG
    SLICE_X60Y14         FDCE                                         r  vga_sync/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y14         FDCE (Prop_fdce_C_Q)         0.518     5.671 f  vga_sync/v_count_reg_reg[6]/Q
                         net (fo=7, routed)           0.880     6.551    vga_sync/y[6]
    SLICE_X61Y14         LUT3 (Prop_lut3_I0_O)        0.152     6.703 f  vga_sync/vsync_reg_i_3/O
                         net (fo=3, routed)           0.831     7.534    vga_sync/vsync_reg_i_3_n_0
    SLICE_X60Y15         LUT6 (Prop_lut6_I1_O)        0.332     7.866 r  vga_sync/bit_addr_reg[2]_i_2/O
                         net (fo=6, routed)           0.812     8.679    vga_sync/bit_addr_reg[2]_i_2_n_0
    SLICE_X60Y17         LUT5 (Prop_lut5_I4_O)        0.146     8.825 r  vga_sync/bit_addr_reg[2]_i_1/O
                         net (fo=12, routed)          0.617     9.442    vga_control/cdr/E[0]
    SLICE_X58Y16         LUT4 (Prop_lut4_I1_O)        0.328     9.770 r  vga_control/cdr/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=6, routed)           4.113    13.882    vgaBlue_OBUF[2]
    J18                  OBUF (Prop_obuf_I_O)         3.525    17.407 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.407    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.225ns  (logic 4.978ns (40.722%)  route 7.247ns (59.278%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.632     5.153    vga_sync/clk_IBUF_BUFG
    SLICE_X60Y14         FDCE                                         r  vga_sync/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y14         FDCE (Prop_fdce_C_Q)         0.518     5.671 f  vga_sync/v_count_reg_reg[6]/Q
                         net (fo=7, routed)           0.880     6.551    vga_sync/y[6]
    SLICE_X61Y14         LUT3 (Prop_lut3_I0_O)        0.152     6.703 f  vga_sync/vsync_reg_i_3/O
                         net (fo=3, routed)           0.831     7.534    vga_sync/vsync_reg_i_3_n_0
    SLICE_X60Y15         LUT6 (Prop_lut6_I1_O)        0.332     7.866 r  vga_sync/bit_addr_reg[2]_i_2/O
                         net (fo=6, routed)           0.812     8.679    vga_sync/bit_addr_reg[2]_i_2_n_0
    SLICE_X60Y17         LUT5 (Prop_lut5_I4_O)        0.146     8.825 r  vga_sync/bit_addr_reg[2]_i_1/O
                         net (fo=12, routed)          0.617     9.442    vga_control/cdr/E[0]
    SLICE_X58Y16         LUT4 (Prop_lut4_I1_O)        0.328     9.770 r  vga_control/cdr/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=6, routed)           4.107    13.876    vgaBlue_OBUF[2]
    N19                  OBUF (Prop_obuf_I_O)         3.502    17.379 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.379    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.097ns  (logic 4.995ns (41.291%)  route 7.102ns (58.709%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.632     5.153    vga_sync/clk_IBUF_BUFG
    SLICE_X60Y14         FDCE                                         r  vga_sync/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y14         FDCE (Prop_fdce_C_Q)         0.518     5.671 f  vga_sync/v_count_reg_reg[6]/Q
                         net (fo=7, routed)           0.880     6.551    vga_sync/y[6]
    SLICE_X61Y14         LUT3 (Prop_lut3_I0_O)        0.152     6.703 f  vga_sync/vsync_reg_i_3/O
                         net (fo=3, routed)           0.831     7.534    vga_sync/vsync_reg_i_3_n_0
    SLICE_X60Y15         LUT6 (Prop_lut6_I1_O)        0.332     7.866 r  vga_sync/bit_addr_reg[2]_i_2/O
                         net (fo=6, routed)           0.812     8.679    vga_sync/bit_addr_reg[2]_i_2_n_0
    SLICE_X60Y17         LUT5 (Prop_lut5_I4_O)        0.146     8.825 r  vga_sync/bit_addr_reg[2]_i_1/O
                         net (fo=12, routed)          0.617     9.442    vga_control/cdr/E[0]
    SLICE_X58Y16         LUT4 (Prop_lut4_I1_O)        0.328     9.770 r  vga_control/cdr/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=6, routed)           3.961    13.731    vgaBlue_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         3.519    17.250 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.250    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputControl/B_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.952ns  (logic 5.126ns (42.886%)  route 6.826ns (57.114%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.572     5.093    inputControl/clk_IBUF_BUFG
    SLICE_X55Y0          FDRE                                         r  inputControl/B_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y0          FDRE (Prop_fdre_C_Q)         0.456     5.549 r  inputControl/B_reg_reg[1]/Q
                         net (fo=23, routed)          2.301     7.850    ALU/led_OBUF[1]_inst_i_5[1]
    SLICE_X51Y19         LUT2 (Prop_lut2_I1_O)        0.124     7.974 r  ALU/led_OBUF[1]_inst_i_25/O
                         net (fo=1, routed)           0.000     7.974    inputControl/led_OBUF[1]_inst_i_13_0[1]
    SLICE_X51Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.524 r  inputControl/led_OBUF[1]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.524    inputControl/led_OBUF[1]_inst_i_18_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.638 r  inputControl/led_OBUF[1]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.638    inputControl/led_OBUF[1]_inst_i_13_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.752 r  inputControl/led_OBUF[1]_inst_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.752    inputControl/led_OBUF[1]_inst_i_8_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.866 r  inputControl/led_OBUF[1]_inst_i_5/CO[3]
                         net (fo=1, routed)           0.868     9.734    inputControl/ALU/tmp[16]
    SLICE_X52Y24         LUT6 (Prop_lut6_I5_O)        0.124     9.858 r  inputControl/led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.658    13.516    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530    17.045 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.045    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary2DIG/numberCounter/tens_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.671ns  (logic 4.650ns (53.626%)  route 4.021ns (46.374%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.629     5.150    binary2DIG/numberCounter/clk_IBUF_BUFG
    SLICE_X64Y17         FDRE                                         r  binary2DIG/numberCounter/tens_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDRE (Prop_fdre_C_Q)         0.478     5.628 f  binary2DIG/numberCounter/tens_reg[3]/Q
                         net (fo=5, routed)           1.129     6.757    binary2DIG/numberCounter/tens_reg[3]_0[3]
    SLICE_X62Y18         LUT6 (Prop_lut6_I5_O)        0.295     7.052 f  binary2DIG/numberCounter/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.224     8.276    binary2DIG/numberCounter/q7seg/sel0[3]
    SLICE_X65Y18         LUT4 (Prop_lut4_I2_O)        0.154     8.430 r  binary2DIG/numberCounter/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.669    10.098    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.723    13.821 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.821    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary2DIG/numberCounter/tens_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.589ns  (logic 4.433ns (51.607%)  route 4.157ns (48.393%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.629     5.150    binary2DIG/numberCounter/clk_IBUF_BUFG
    SLICE_X64Y17         FDRE                                         r  binary2DIG/numberCounter/tens_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDRE (Prop_fdre_C_Q)         0.478     5.628 r  binary2DIG/numberCounter/tens_reg[3]/Q
                         net (fo=5, routed)           1.129     6.757    binary2DIG/numberCounter/tens_reg[3]_0[3]
    SLICE_X62Y18         LUT6 (Prop_lut6_I5_O)        0.295     7.052 r  binary2DIG/numberCounter/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.224     8.276    binary2DIG/numberCounter/q7seg/sel0[3]
    SLICE_X65Y18         LUT4 (Prop_lut4_I3_O)        0.124     8.400 r  binary2DIG/numberCounter/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.804    10.204    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    13.739 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.739    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary2DIG/numberCounter/tens_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.578ns  (logic 4.668ns (54.420%)  route 3.910ns (45.580%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.629     5.150    binary2DIG/numberCounter/clk_IBUF_BUFG
    SLICE_X64Y17         FDRE                                         r  binary2DIG/numberCounter/tens_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDRE (Prop_fdre_C_Q)         0.478     5.628 r  binary2DIG/numberCounter/tens_reg[3]/Q
                         net (fo=5, routed)           1.129     6.757    binary2DIG/numberCounter/tens_reg[3]_0[3]
    SLICE_X62Y18         LUT6 (Prop_lut6_I5_O)        0.295     7.052 r  binary2DIG/numberCounter/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.876     7.928    binary2DIG/numberCounter/q7seg/sel0[3]
    SLICE_X65Y18         LUT4 (Prop_lut4_I2_O)        0.152     8.080 r  binary2DIG/numberCounter/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.905     9.985    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.743    13.728 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.728    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_sync/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_control/row_addr_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.141ns (51.061%)  route 0.135ns (48.939%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.590     1.473    vga_sync/clk_IBUF_BUFG
    SLICE_X61Y15         FDCE                                         r  vga_sync/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y15         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  vga_sync/v_count_reg_reg[4]/Q
                         net (fo=9, routed)           0.135     1.749    vga_control/addr_reg_reg_rep[2]
    SLICE_X58Y15         LDCE                                         r  vga_control/row_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_control/row_addr_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.298ns  (logic 0.141ns (47.249%)  route 0.157ns (52.751%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.590     1.473    vga_sync/clk_IBUF_BUFG
    SLICE_X61Y15         FDCE                                         r  vga_sync/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y15         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  vga_sync/v_count_reg_reg[3]/Q
                         net (fo=8, routed)           0.157     1.772    vga_control/addr_reg_reg_rep[1]
    SLICE_X58Y15         LDCE                                         r  vga_control/row_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_control/bit_addr_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.141ns (45.648%)  route 0.168ns (54.352%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.588     1.471    vga_sync/clk_IBUF_BUFG
    SLICE_X59Y17         FDCE                                         r  vga_sync/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y17         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  vga_sync/h_count_reg_reg[2]/Q
                         net (fo=9, routed)           0.168     1.780    vga_control/Q[0]
    SLICE_X58Y16         LDCE                                         r  vga_control/bit_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_control/bit_addr_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.141ns (39.053%)  route 0.220ns (60.947%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.587     1.470    vga_sync/clk_IBUF_BUFG
    SLICE_X58Y18         FDCE                                         r  vga_sync/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y18         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  vga_sync/h_count_reg_reg[4]/Q
                         net (fo=9, routed)           0.220     1.831    vga_control/Q[2]
    SLICE_X58Y16         LDCE                                         r  vga_control/bit_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_control/row_addr_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.141ns (38.689%)  route 0.223ns (61.311%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.590     1.473    vga_sync/clk_IBUF_BUFG
    SLICE_X59Y14         FDCE                                         r  vga_sync/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y14         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  vga_sync/v_count_reg_reg[2]/Q
                         net (fo=9, routed)           0.223     1.838    vga_control/addr_reg_reg_rep[0]
    SLICE_X58Y15         LDCE                                         r  vga_control/row_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_control/bit_addr_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.141ns (37.847%)  route 0.232ns (62.153%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.588     1.471    vga_sync/clk_IBUF_BUFG
    SLICE_X58Y17         FDCE                                         r  vga_sync/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y17         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  vga_sync/h_count_reg_reg[3]/Q
                         net (fo=8, routed)           0.232     1.844    vga_control/Q[1]
    SLICE_X58Y16         LDCE                                         r  vga_control/bit_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary2DIG/numberCounter/hundreds_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_control/char_addr_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.422ns  (logic 0.186ns (44.125%)  route 0.236ns (55.875%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.589     1.472    binary2DIG/numberCounter/clk_IBUF_BUFG
    SLICE_X62Y17         FDRE                                         r  binary2DIG/numberCounter/hundreds_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y17         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  binary2DIG/numberCounter/hundreds_reg[0]/Q
                         net (fo=7, routed)           0.120     1.733    vga_sync/addr_reg_reg[7][0]
    SLICE_X63Y17         LUT5 (Prop_lut5_I2_O)        0.045     1.778 r  vga_sync/char_addr_reg[0]_i_1/O
                         net (fo=1, routed)           0.116     1.894    vga_control/D[0]
    SLICE_X60Y17         LDCE                                         r  vga_control/char_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary2DIG/numberCounter/thousands_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_control/char_addr_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.437ns  (logic 0.186ns (42.557%)  route 0.251ns (57.443%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.587     1.470    binary2DIG/numberCounter/clk_IBUF_BUFG
    SLICE_X62Y19         FDRE                                         r  binary2DIG/numberCounter/thousands_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  binary2DIG/numberCounter/thousands_reg[2]/Q
                         net (fo=4, routed)           0.134     1.746    vga_sync/addr_reg_reg[7]_0[2]
    SLICE_X63Y17         LUT5 (Prop_lut5_I3_O)        0.045     1.791 r  vga_sync/char_addr_reg[2]_i_1/O
                         net (fo=1, routed)           0.117     1.907    vga_control/D[2]
    SLICE_X60Y17         LDCE                                         r  vga_control/char_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary2DIG/numberCounter/hundreds_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_control/char_addr_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.545ns  (logic 0.186ns (34.143%)  route 0.359ns (65.857%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.589     1.472    binary2DIG/numberCounter/clk_IBUF_BUFG
    SLICE_X62Y17         FDRE                                         r  binary2DIG/numberCounter/hundreds_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y17         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  binary2DIG/numberCounter/hundreds_reg[1]/Q
                         net (fo=6, routed)           0.159     1.772    vga_sync/addr_reg_reg[7][1]
    SLICE_X61Y17         LUT5 (Prop_lut5_I2_O)        0.045     1.817 r  vga_sync/char_addr_reg[1]_i_1/O
                         net (fo=1, routed)           0.200     2.017    vga_control/D[1]
    SLICE_X60Y17         LDCE                                         r  vga_control/char_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_control/row_addr_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.652ns  (logic 0.164ns (25.158%)  route 0.488ns (74.842%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.590     1.473    vga_sync/clk_IBUF_BUFG
    SLICE_X60Y15         FDCE                                         r  vga_sync/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y15         FDCE (Prop_fdce_C_Q)         0.164     1.637 r  vga_sync/v_count_reg_reg[5]/Q
                         net (fo=8, routed)           0.488     2.125    vga_control/addr_reg_reg_rep[3]
    SLICE_X58Y15         LDCE                                         r  vga_control/row_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           195 Endpoints
Min Delay           195 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart/data_in_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inputControl/A_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.710ns  (logic 0.980ns (12.710%)  route 6.730ns (87.290%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y22         FDRE                         0.000     0.000 r  uart/data_in_reg[6]/C
    SLICE_X49Y22         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  uart/data_in_reg[6]/Q
                         net (fo=5, routed)           1.110     1.566    uart/transmitter/Q[6]
    SLICE_X48Y20         LUT4 (Prop_lut4_I1_O)        0.124     1.690 f  uart/transmitter/pos[1]_i_4/O
                         net (fo=2, routed)           0.950     2.641    uart/transmitter/pos[1]_i_4_n_0
    SLICE_X49Y19         LUT6 (Prop_lut6_I5_O)        0.124     2.765 f  uart/transmitter/oped_i_2/O
                         net (fo=5, routed)           0.455     3.220    inputControl/neg_reg_0
    SLICE_X50Y19         LUT4 (Prop_lut4_I3_O)        0.124     3.344 r  inputControl/A_reg0_i_18/O
                         net (fo=17, routed)          1.515     4.858    inputControl/A_reg0_i_18_n_0
    SLICE_X55Y15         LUT3 (Prop_lut3_I0_O)        0.152     5.010 r  inputControl/A_reg0_i_1/O
                         net (fo=18, routed)          2.700     7.710    inputControl/E[0]
    SLICE_X54Y45         FDRE                                         r  inputControl/A_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.452     4.793    inputControl/clk_IBUF_BUFG
    SLICE_X54Y45         FDRE                                         r  inputControl/A_reg_reg[3]/C

Slack:                    inf
  Source:                 uart/data_in_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inputControl/B_reg_reg[0]_replica/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.663ns  (logic 1.176ns (15.346%)  route 6.487ns (84.654%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y22         FDRE                         0.000     0.000 r  uart/data_in_reg[6]/C
    SLICE_X49Y22         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  uart/data_in_reg[6]/Q
                         net (fo=5, routed)           1.110     1.566    uart/transmitter/Q[6]
    SLICE_X48Y20         LUT4 (Prop_lut4_I1_O)        0.124     1.690 f  uart/transmitter/pos[1]_i_4/O
                         net (fo=2, routed)           0.950     2.641    uart/transmitter/pos[1]_i_4_n_0
    SLICE_X49Y19         LUT6 (Prop_lut6_I5_O)        0.124     2.765 f  uart/transmitter/oped_i_2/O
                         net (fo=5, routed)           0.455     3.220    inputControl/neg_reg_0
    SLICE_X50Y19         LUT4 (Prop_lut4_I3_O)        0.116     3.336 r  inputControl/B_reg0_i_18/O
                         net (fo=17, routed)          1.661     4.996    inputControl/B_reg0_i_18_n_0
    SLICE_X55Y11         LUT3 (Prop_lut3_I0_O)        0.356     5.352 r  inputControl/B_reg0_i_1/O
                         net (fo=27, routed)          2.311     7.663    inputControl/d_reg[0]
    SLICE_X55Y31         FDRE                                         r  inputControl/B_reg_reg[0]_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.442     4.783    inputControl/clk_IBUF_BUFG
    SLICE_X55Y31         FDRE                                         r  inputControl/B_reg_reg[0]_replica/C

Slack:                    inf
  Source:                 uart/data_in_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inputControl/B_reg_reg[0]_replica_8/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.329ns  (logic 1.176ns (16.046%)  route 6.153ns (83.954%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y22         FDRE                         0.000     0.000 r  uart/data_in_reg[6]/C
    SLICE_X49Y22         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  uart/data_in_reg[6]/Q
                         net (fo=5, routed)           1.110     1.566    uart/transmitter/Q[6]
    SLICE_X48Y20         LUT4 (Prop_lut4_I1_O)        0.124     1.690 f  uart/transmitter/pos[1]_i_4/O
                         net (fo=2, routed)           0.950     2.641    uart/transmitter/pos[1]_i_4_n_0
    SLICE_X49Y19         LUT6 (Prop_lut6_I5_O)        0.124     2.765 f  uart/transmitter/oped_i_2/O
                         net (fo=5, routed)           0.455     3.220    inputControl/neg_reg_0
    SLICE_X50Y19         LUT4 (Prop_lut4_I3_O)        0.116     3.336 r  inputControl/B_reg0_i_18/O
                         net (fo=17, routed)          1.661     4.996    inputControl/B_reg0_i_18_n_0
    SLICE_X55Y11         LUT3 (Prop_lut3_I0_O)        0.356     5.352 r  inputControl/B_reg0_i_1/O
                         net (fo=27, routed)          1.976     7.329    inputControl/d_reg[0]
    SLICE_X55Y26         FDRE                                         r  inputControl/B_reg_reg[0]_replica_8/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.437     4.778    inputControl/clk_IBUF_BUFG
    SLICE_X55Y26         FDRE                                         r  inputControl/B_reg_reg[0]_replica_8/C

Slack:                    inf
  Source:                 uart/data_in_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inputControl/A_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.206ns  (logic 0.980ns (13.601%)  route 6.226ns (86.399%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y22         FDRE                         0.000     0.000 r  uart/data_in_reg[6]/C
    SLICE_X49Y22         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  uart/data_in_reg[6]/Q
                         net (fo=5, routed)           1.110     1.566    uart/transmitter/Q[6]
    SLICE_X48Y20         LUT4 (Prop_lut4_I1_O)        0.124     1.690 f  uart/transmitter/pos[1]_i_4/O
                         net (fo=2, routed)           0.950     2.641    uart/transmitter/pos[1]_i_4_n_0
    SLICE_X49Y19         LUT6 (Prop_lut6_I5_O)        0.124     2.765 f  uart/transmitter/oped_i_2/O
                         net (fo=5, routed)           0.455     3.220    inputControl/neg_reg_0
    SLICE_X50Y19         LUT4 (Prop_lut4_I3_O)        0.124     3.344 r  inputControl/A_reg0_i_18/O
                         net (fo=17, routed)          1.515     4.858    inputControl/A_reg0_i_18_n_0
    SLICE_X55Y15         LUT3 (Prop_lut3_I0_O)        0.152     5.010 r  inputControl/A_reg0_i_1/O
                         net (fo=18, routed)          2.195     7.206    inputControl/E[0]
    SLICE_X55Y40         FDRE                                         r  inputControl/A_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.450     4.791    inputControl/clk_IBUF_BUFG
    SLICE_X55Y40         FDRE                                         r  inputControl/A_reg_reg[4]/C

Slack:                    inf
  Source:                 uart/data_in_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inputControl/B_reg_reg[0]_replica_7/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.177ns  (logic 1.176ns (16.385%)  route 6.001ns (83.615%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y22         FDRE                         0.000     0.000 r  uart/data_in_reg[6]/C
    SLICE_X49Y22         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  uart/data_in_reg[6]/Q
                         net (fo=5, routed)           1.110     1.566    uart/transmitter/Q[6]
    SLICE_X48Y20         LUT4 (Prop_lut4_I1_O)        0.124     1.690 f  uart/transmitter/pos[1]_i_4/O
                         net (fo=2, routed)           0.950     2.641    uart/transmitter/pos[1]_i_4_n_0
    SLICE_X49Y19         LUT6 (Prop_lut6_I5_O)        0.124     2.765 f  uart/transmitter/oped_i_2/O
                         net (fo=5, routed)           0.455     3.220    inputControl/neg_reg_0
    SLICE_X50Y19         LUT4 (Prop_lut4_I3_O)        0.116     3.336 r  inputControl/B_reg0_i_18/O
                         net (fo=17, routed)          1.661     4.996    inputControl/B_reg0_i_18_n_0
    SLICE_X55Y11         LUT3 (Prop_lut3_I0_O)        0.356     5.352 r  inputControl/B_reg0_i_1/O
                         net (fo=27, routed)          1.825     7.177    inputControl/d_reg[0]
    SLICE_X51Y24         FDRE                                         r  inputControl/B_reg_reg[0]_replica_7/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.435     4.776    inputControl/clk_IBUF_BUFG
    SLICE_X51Y24         FDRE                                         r  inputControl/B_reg_reg[0]_replica_7/C

Slack:                    inf
  Source:                 uart/data_in_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inputControl/B_reg_reg[0]_replica_4/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.130ns  (logic 1.176ns (16.494%)  route 5.954ns (83.506%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y22         FDRE                         0.000     0.000 r  uart/data_in_reg[6]/C
    SLICE_X49Y22         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  uart/data_in_reg[6]/Q
                         net (fo=5, routed)           1.110     1.566    uart/transmitter/Q[6]
    SLICE_X48Y20         LUT4 (Prop_lut4_I1_O)        0.124     1.690 f  uart/transmitter/pos[1]_i_4/O
                         net (fo=2, routed)           0.950     2.641    uart/transmitter/pos[1]_i_4_n_0
    SLICE_X49Y19         LUT6 (Prop_lut6_I5_O)        0.124     2.765 f  uart/transmitter/oped_i_2/O
                         net (fo=5, routed)           0.455     3.220    inputControl/neg_reg_0
    SLICE_X50Y19         LUT4 (Prop_lut4_I3_O)        0.116     3.336 r  inputControl/B_reg0_i_18/O
                         net (fo=17, routed)          1.661     4.996    inputControl/B_reg0_i_18_n_0
    SLICE_X55Y11         LUT3 (Prop_lut3_I0_O)        0.356     5.352 r  inputControl/B_reg0_i_1/O
                         net (fo=27, routed)          1.778     7.130    inputControl/d_reg[0]
    SLICE_X55Y22         FDRE                                         r  inputControl/B_reg_reg[0]_replica_4/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.438     4.779    inputControl/clk_IBUF_BUFG
    SLICE_X55Y22         FDRE                                         r  inputControl/B_reg_reg[0]_replica_4/C

Slack:                    inf
  Source:                 uart/data_in_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inputControl/A_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.987ns  (logic 0.980ns (14.026%)  route 6.007ns (85.974%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y22         FDRE                         0.000     0.000 r  uart/data_in_reg[6]/C
    SLICE_X49Y22         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  uart/data_in_reg[6]/Q
                         net (fo=5, routed)           1.110     1.566    uart/transmitter/Q[6]
    SLICE_X48Y20         LUT4 (Prop_lut4_I1_O)        0.124     1.690 f  uart/transmitter/pos[1]_i_4/O
                         net (fo=2, routed)           0.950     2.641    uart/transmitter/pos[1]_i_4_n_0
    SLICE_X49Y19         LUT6 (Prop_lut6_I5_O)        0.124     2.765 f  uart/transmitter/oped_i_2/O
                         net (fo=5, routed)           0.455     3.220    inputControl/neg_reg_0
    SLICE_X50Y19         LUT4 (Prop_lut4_I3_O)        0.124     3.344 r  inputControl/A_reg0_i_18/O
                         net (fo=17, routed)          1.515     4.858    inputControl/A_reg0_i_18_n_0
    SLICE_X55Y15         LUT3 (Prop_lut3_I0_O)        0.152     5.010 r  inputControl/A_reg0_i_1/O
                         net (fo=18, routed)          1.977     6.987    inputControl/E[0]
    SLICE_X55Y35         FDRE                                         r  inputControl/A_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.447     4.788    inputControl/clk_IBUF_BUFG
    SLICE_X55Y35         FDRE                                         r  inputControl/A_reg_reg[5]/C

Slack:                    inf
  Source:                 uart/data_in_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inputControl/B_reg_reg[0]_replica_8/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.981ns  (logic 1.148ns (16.446%)  route 5.833ns (83.554%))
  Logic Levels:           5  (FDRE=1 LUT4=3 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y22         FDRE                         0.000     0.000 r  uart/data_in_reg[6]/C
    SLICE_X49Y22         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  uart/data_in_reg[6]/Q
                         net (fo=5, routed)           1.110     1.566    uart/transmitter/Q[6]
    SLICE_X48Y20         LUT4 (Prop_lut4_I1_O)        0.124     1.690 f  uart/transmitter/pos[1]_i_4/O
                         net (fo=2, routed)           0.950     2.641    uart/transmitter/pos[1]_i_4_n_0
    SLICE_X49Y19         LUT6 (Prop_lut6_I5_O)        0.124     2.765 f  uart/transmitter/oped_i_2/O
                         net (fo=5, routed)           0.455     3.220    inputControl/neg_reg_0
    SLICE_X50Y19         LUT4 (Prop_lut4_I3_O)        0.116     3.336 r  inputControl/B_reg0_i_18/O
                         net (fo=17, routed)          1.661     4.996    inputControl/B_reg0_i_18_n_0
    SLICE_X55Y11         LUT4 (Prop_lut4_I1_O)        0.328     5.324 r  inputControl/B_reg0_i_17/O
                         net (fo=12, routed)          1.656     6.981    inputControl/B_reg0_0[0]
    SLICE_X55Y26         FDRE                                         r  inputControl/B_reg_reg[0]_replica_8/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.437     4.778    inputControl/clk_IBUF_BUFG
    SLICE_X55Y26         FDRE                                         r  inputControl/B_reg_reg[0]_replica_8/C

Slack:                    inf
  Source:                 uart/data_in_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inputControl/B_reg_reg[0]_replica_7/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.823ns  (logic 1.148ns (16.825%)  route 5.675ns (83.175%))
  Logic Levels:           5  (FDRE=1 LUT4=3 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y22         FDRE                         0.000     0.000 r  uart/data_in_reg[6]/C
    SLICE_X49Y22         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  uart/data_in_reg[6]/Q
                         net (fo=5, routed)           1.110     1.566    uart/transmitter/Q[6]
    SLICE_X48Y20         LUT4 (Prop_lut4_I1_O)        0.124     1.690 f  uart/transmitter/pos[1]_i_4/O
                         net (fo=2, routed)           0.950     2.641    uart/transmitter/pos[1]_i_4_n_0
    SLICE_X49Y19         LUT6 (Prop_lut6_I5_O)        0.124     2.765 f  uart/transmitter/oped_i_2/O
                         net (fo=5, routed)           0.455     3.220    inputControl/neg_reg_0
    SLICE_X50Y19         LUT4 (Prop_lut4_I3_O)        0.116     3.336 r  inputControl/B_reg0_i_18/O
                         net (fo=17, routed)          1.661     4.996    inputControl/B_reg0_i_18_n_0
    SLICE_X55Y11         LUT4 (Prop_lut4_I1_O)        0.328     5.324 r  inputControl/B_reg0_i_17/O
                         net (fo=12, routed)          1.499     6.823    inputControl/B_reg0_0[0]
    SLICE_X51Y24         FDRE                                         r  inputControl/B_reg_reg[0]_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.435     4.776    inputControl/clk_IBUF_BUFG
    SLICE_X51Y24         FDRE                                         r  inputControl/B_reg_reg[0]_replica_7/C

Slack:                    inf
  Source:                 uart/data_in_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inputControl/A_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.815ns  (logic 0.952ns (13.970%)  route 5.863ns (86.030%))
  Logic Levels:           5  (FDRE=1 LUT4=3 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y22         FDRE                         0.000     0.000 r  uart/data_in_reg[6]/C
    SLICE_X49Y22         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  uart/data_in_reg[6]/Q
                         net (fo=5, routed)           1.110     1.566    uart/transmitter/Q[6]
    SLICE_X48Y20         LUT4 (Prop_lut4_I1_O)        0.124     1.690 f  uart/transmitter/pos[1]_i_4/O
                         net (fo=2, routed)           0.950     2.641    uart/transmitter/pos[1]_i_4_n_0
    SLICE_X49Y19         LUT6 (Prop_lut6_I5_O)        0.124     2.765 f  uart/transmitter/oped_i_2/O
                         net (fo=5, routed)           0.455     3.220    inputControl/neg_reg_0
    SLICE_X50Y19         LUT4 (Prop_lut4_I3_O)        0.124     3.344 r  inputControl/A_reg0_i_18/O
                         net (fo=17, routed)          1.517     4.860    inputControl/A_reg0_i_18_n_0
    SLICE_X55Y15         LUT4 (Prop_lut4_I1_O)        0.124     4.984 r  inputControl/A_reg0_i_14/O
                         net (fo=3, routed)           1.830     6.815    inputControl/D[3]
    SLICE_X54Y45         FDRE                                         r  inputControl/A_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.452     4.793    inputControl/clk_IBUF_BUFG
    SLICE_X54Y45         FDRE                                         r  inputControl/A_reg_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 singlePulser/d_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_sync/hsync_reg_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.123%)  route 0.186ns (56.877%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDRE                         0.000     0.000 r  singlePulser/d_reg/C
    SLICE_X61Y18         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  singlePulser/d_reg/Q
                         net (fo=31, routed)          0.186     0.327    vga_sync/reset
    SLICE_X59Y18         FDCE                                         f  vga_sync/hsync_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.855     1.982    vga_sync/clk_IBUF_BUFG
    SLICE_X59Y18         FDCE                                         r  vga_sync/hsync_reg_reg/C

Slack:                    inf
  Source:                 singlePulser/d_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_sync/pixel_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.123%)  route 0.186ns (56.877%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDRE                         0.000     0.000 r  singlePulser/d_reg/C
    SLICE_X61Y18         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  singlePulser/d_reg/Q
                         net (fo=31, routed)          0.186     0.327    vga_sync/reset
    SLICE_X59Y18         FDCE                                         f  vga_sync/pixel_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.855     1.982    vga_sync/clk_IBUF_BUFG
    SLICE_X59Y18         FDCE                                         r  vga_sync/pixel_reg_reg[0]/C

Slack:                    inf
  Source:                 singlePulser/d_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_sync/pixel_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.123%)  route 0.186ns (56.877%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDRE                         0.000     0.000 r  singlePulser/d_reg/C
    SLICE_X61Y18         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  singlePulser/d_reg/Q
                         net (fo=31, routed)          0.186     0.327    vga_sync/reset
    SLICE_X59Y18         FDCE                                         f  vga_sync/pixel_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.855     1.982    vga_sync/clk_IBUF_BUFG
    SLICE_X59Y18         FDCE                                         r  vga_sync/pixel_reg_reg[1]/C

Slack:                    inf
  Source:                 singlePulser/d_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_sync/h_count_reg_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.557%)  route 0.190ns (57.443%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDRE                         0.000     0.000 r  singlePulser/d_reg/C
    SLICE_X61Y18         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  singlePulser/d_reg/Q
                         net (fo=31, routed)          0.190     0.331    vga_sync/reset
    SLICE_X58Y18         FDCE                                         f  vga_sync/h_count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.855     1.982    vga_sync/clk_IBUF_BUFG
    SLICE_X58Y18         FDCE                                         r  vga_sync/h_count_reg_reg[4]/C

Slack:                    inf
  Source:                 singlePulser/d_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_sync/h_count_reg_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.557%)  route 0.190ns (57.443%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDRE                         0.000     0.000 r  singlePulser/d_reg/C
    SLICE_X61Y18         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  singlePulser/d_reg/Q
                         net (fo=31, routed)          0.190     0.331    vga_sync/reset
    SLICE_X58Y18         FDCE                                         f  vga_sync/h_count_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.855     1.982    vga_sync/clk_IBUF_BUFG
    SLICE_X58Y18         FDCE                                         r  vga_sync/h_count_reg_reg[8]/C

Slack:                    inf
  Source:                 singlePulser/d_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_sync/h_count_reg_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.557%)  route 0.190ns (57.443%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDRE                         0.000     0.000 r  singlePulser/d_reg/C
    SLICE_X61Y18         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  singlePulser/d_reg/Q
                         net (fo=31, routed)          0.190     0.331    vga_sync/reset
    SLICE_X58Y18         FDCE                                         f  vga_sync/h_count_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.855     1.982    vga_sync/clk_IBUF_BUFG
    SLICE_X58Y18         FDCE                                         r  vga_sync/h_count_reg_reg[9]/C

Slack:                    inf
  Source:                 singlePulser/d_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_sync/vsync_reg_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.827%)  route 0.204ns (59.173%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDRE                         0.000     0.000 r  singlePulser/d_reg/C
    SLICE_X61Y18         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  singlePulser/d_reg/Q
                         net (fo=31, routed)          0.204     0.345    vga_sync/reset
    SLICE_X61Y16         FDCE                                         f  vga_sync/vsync_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.857     1.984    vga_sync/clk_IBUF_BUFG
    SLICE_X61Y16         FDCE                                         r  vga_sync/vsync_reg_reg/C

Slack:                    inf
  Source:                 vga_control/char_addr_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            vga_control/cdr/addr_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.431ns  (logic 0.244ns (56.678%)  route 0.187ns (43.322%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y17         LDCE                         0.000     0.000 r  vga_control/char_addr_reg[3]/G
    SLICE_X60Y17         LDCE (EnToQ_ldce_G_Q)        0.244     0.244 r  vga_control/char_addr_reg[3]/Q
                         net (fo=2, routed)           0.187     0.431    vga_control/cdr/ADDRARDADDR[7]
    SLICE_X60Y13         FDRE                                         r  vga_control/cdr/addr_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.859     1.986    vga_control/cdr/clk_IBUF_BUFG
    SLICE_X60Y13         FDRE                                         r  vga_control/cdr/addr_reg_reg[7]/C

Slack:                    inf
  Source:                 vga_control/char_addr_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            vga_control/cdr/addr_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.433ns  (logic 0.244ns (56.416%)  route 0.189ns (43.584%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y17         LDCE                         0.000     0.000 r  vga_control/char_addr_reg[1]/G
    SLICE_X60Y17         LDCE (EnToQ_ldce_G_Q)        0.244     0.244 r  vga_control/char_addr_reg[1]/Q
                         net (fo=2, routed)           0.189     0.433    vga_control/cdr/ADDRARDADDR[5]
    SLICE_X60Y13         FDRE                                         r  vga_control/cdr/addr_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.859     1.986    vga_control/cdr/clk_IBUF_BUFG
    SLICE_X60Y13         FDRE                                         r  vga_control/cdr/addr_reg_reg[5]/C

Slack:                    inf
  Source:                 vga_control/char_addr_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            vga_control/cdr/addr_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.433ns  (logic 0.244ns (56.408%)  route 0.189ns (43.592%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y17         LDCE                         0.000     0.000 r  vga_control/char_addr_reg[0]/G
    SLICE_X60Y17         LDCE (EnToQ_ldce_G_Q)        0.244     0.244 r  vga_control/char_addr_reg[0]/Q
                         net (fo=2, routed)           0.189     0.433    vga_control/cdr/ADDRARDADDR[4]
    SLICE_X60Y13         FDRE                                         r  vga_control/cdr/addr_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.859     1.986    vga_control/cdr/clk_IBUF_BUFG
    SLICE_X60Y13         FDRE                                         r  vga_control/cdr/addr_reg_reg[4]/C





