#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Apr 19 03:33:47 2020
# Process ID: 984
# Current directory: D:/CSE125/cse125/Lab2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12296 D:\CSE125\cse125\Lab2\Lab2.xpr
# Log file: D:/CSE125/cse125/Lab2/vivado.log
# Journal file: D:/CSE125/cse125/Lab2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/CSE125/cse125/Lab2/Lab2.xpr
INFO: [Project 1-313] Project file moved from 'D:/Programming/Git/cse125/Lab2' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/Users/atenl/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store'.
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'D:/CSE125/cse125/Lab2/Lab2.ip_user_files', nor could it be found using path 'D:/Programming/Git/cse125/Lab2/Lab2.ip_user_files'.
CRITICAL WARNING: [Board 49-67] The board_part definition was not found for digilentinc.com:nexys_video:part0:1.1. This can happen sometimes when you use custom board part. You can resolve this issue by setting 'board.repoPaths' parameter, pointing to the location of custom board files. Valid board_part values can be retrieved with the 'get_board_parts' Tcl command.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xl/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CSE125/cse125/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'regex_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CSE125/cse125/Lab2/Lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj regex_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CSE125/cse125/Lab2/Lab2.srcs/sources_1/new/regex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CSE125/cse125/Lab2/Lab2.srcs/sim_1/imports/Part1/regex_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regex_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CSE125/cse125/Lab2/Lab2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CSE125/cse125/Lab2/Lab2.sim/sim_1/behav/xsim'
"xelab -wto 55d8fe584c0a42ada672f0e2d9d8735e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot regex_tb_behav xil_defaultlib.regex_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/xl/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 55d8fe584c0a42ada672f0e2d9d8735e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot regex_tb_behav xil_defaultlib.regex_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.regex
Compiling module xil_defaultlib.regex_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot regex_tb_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/CSE125/cse125/Lab2/Lab2.sim/sim_1/behav/xsim/xsim.dir/regex_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/CSE125/cse125/Lab2/Lab2.sim/sim_1/behav/xsim/xsim.dir/regex_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun Apr 19 03:34:47 2020. For additional details about this file, please refer to the WebTalk help file at D:/xl/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun Apr 19 03:34:47 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 795.508 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CSE125/cse125/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "regex_tb_behav -key {Behavioral:sim_1:Functional:regex_tb} -tclbatch {regex_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source regex_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Regex correctly identified first case.
Regex correctly identified second case.
Regex failed to correctly identify third case
Regex correctly identified fourth case.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'regex_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 822.887 ; gain = 27.379
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CSE125/cse125/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'regex_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CSE125/cse125/Lab2/Lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj regex_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CSE125/cse125/Lab2/Lab2.srcs/sources_1/new/regex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CSE125/cse125/Lab2/Lab2.srcs/sim_1/imports/Part1/regex_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regex_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CSE125/cse125/Lab2/Lab2.sim/sim_1/behav/xsim'
"xelab -wto 55d8fe584c0a42ada672f0e2d9d8735e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot regex_tb_behav xil_defaultlib.regex_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/xl/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 55d8fe584c0a42ada672f0e2d9d8735e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot regex_tb_behav xil_defaultlib.regex_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.regex
Compiling module xil_defaultlib.regex_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot regex_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CSE125/cse125/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "regex_tb_behav -key {Behavioral:sim_1:Functional:regex_tb} -tclbatch {regex_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source regex_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Regex correctly identified first case.
Regex correctly identified second case.
Regex failed to correctly identify third case
Regex correctly identified fourth case.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'regex_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CSE125/cse125/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'regex_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CSE125/cse125/Lab2/Lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj regex_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CSE125/cse125/Lab2/Lab2.srcs/sources_1/new/regex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CSE125/cse125/Lab2/Lab2.srcs/sim_1/imports/Part1/regex_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regex_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CSE125/cse125/Lab2/Lab2.sim/sim_1/behav/xsim'
"xelab -wto 55d8fe584c0a42ada672f0e2d9d8735e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot regex_tb_behav xil_defaultlib.regex_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/xl/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 55d8fe584c0a42ada672f0e2d9d8735e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot regex_tb_behav xil_defaultlib.regex_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.regex
Compiling module xil_defaultlib.regex_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot regex_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CSE125/cse125/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "regex_tb_behav -key {Behavioral:sim_1:Functional:regex_tb} -tclbatch {regex_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source regex_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Regex correctly identified first case.
Regex correctly identified second case.
Regex failed to correctly identify third case
Regex correctly identified fourth case.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'regex_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CSE125/cse125/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'regex_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CSE125/cse125/Lab2/Lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj regex_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CSE125/cse125/Lab2/Lab2.srcs/sources_1/new/regex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CSE125/cse125/Lab2/Lab2.srcs/sim_1/imports/Part1/regex_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regex_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CSE125/cse125/Lab2/Lab2.sim/sim_1/behav/xsim'
"xelab -wto 55d8fe584c0a42ada672f0e2d9d8735e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot regex_tb_behav xil_defaultlib.regex_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/xl/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 55d8fe584c0a42ada672f0e2d9d8735e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot regex_tb_behav xil_defaultlib.regex_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.regex
Compiling module xil_defaultlib.regex_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot regex_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CSE125/cse125/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "regex_tb_behav -key {Behavioral:sim_1:Functional:regex_tb} -tclbatch {regex_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source regex_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Regex correctly identified first case.
Regex correctly identified second case.
Regex correctly identified third case.
Regex correctly identified fourth case.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'regex_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Apr 19 03:46:56 2020...
