<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\impl\gwsynthesis\TangcartMSX.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\TangcartMSX.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\TangcartMSX.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9.03 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Nov 17 21:06:38 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>28880</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>10449</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>176</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>tclock</td>
<td>Base</td>
<td>279.408</td>
<td>3.579
<td>0.000</td>
<td>139.704</td>
<td></td>
<td></td>
<td>tclock_ibuf/I </td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>46.568</td>
<td>21.474
<td>0.000</td>
<td>23.284</td>
<td>tclock_ibuf/I</td>
<td>tclock</td>
<td>u_pll/pll_inst/CLKOUT </td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>46.568</td>
<td>21.474
<td>0.000</td>
<td>23.284</td>
<td>tclock_ibuf/I</td>
<td>tclock</td>
<td>u_pll/pll_inst/CLKOUTP </td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>93.136</td>
<td>10.737
<td>0.000</td>
<td>46.568</td>
<td>tclock_ibuf/I</td>
<td>tclock</td>
<td>u_pll/pll_inst/CLKOUTD </td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>139.704</td>
<td>7.158
<td>0.000</td>
<td>69.852</td>
<td>tclock_ibuf/I</td>
<td>tclock</td>
<td>u_pll/pll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>21.474(MHz)</td>
<td>37.284(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of tclock!</h4>
<h4>No timing paths to get frequency of u_pll/pll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll/pll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll/pll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>tclock</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tclock</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>9.873</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0/Q</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_2_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>23.284</td>
<td>-0.019</td>
<td>13.029</td>
</tr>
<tr>
<td>2</td>
<td>19.764</td>
<td>u_opll/u_ikaopll/u_REG/rhythm_reg_5_s0/Q</td>
<td>u_opll/u_ikaopll/u_OP/cyc19r_lswave_raw_11_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>46.568</td>
<td>0.000</td>
<td>26.404</td>
</tr>
<tr>
<td>3</td>
<td>10.070</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0/Q</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/ramstyle_block.wavedata_ram_1_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>23.284</td>
<td>-0.019</td>
<td>12.832</td>
</tr>
<tr>
<td>4</td>
<td>10.070</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0/Q</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/ramstyle_block.wavedata_ram_3_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>23.284</td>
<td>-0.019</td>
<td>12.832</td>
</tr>
<tr>
<td>5</td>
<td>10.137</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0/Q</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/ramstyle_block.wavedata_ram_0_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>23.284</td>
<td>-0.019</td>
<td>12.765</td>
</tr>
<tr>
<td>6</td>
<td>20.337</td>
<td>u_opll/u_ikaopll/u_REG/rhythm_reg_5_s0/Q</td>
<td>u_opll/u_ikaopll/u_OP/u_cyc19c_logsinrom/o_DATA_27_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>46.568</td>
<td>0.000</td>
<td>25.831</td>
</tr>
<tr>
<td>7</td>
<td>20.435</td>
<td>u_opll/u_ikaopll/u_REG/rhythm_reg_5_s0/Q</td>
<td>u_opll/u_ikaopll/u_OP/u_cyc19c_logsinrom/o_DATA_12_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>46.568</td>
<td>0.000</td>
<td>25.733</td>
</tr>
<tr>
<td>8</td>
<td>20.574</td>
<td>u_opll/u_ikaopll/u_REG/rhythm_reg_5_s0/Q</td>
<td>u_opll/u_ikaopll/u_OP/u_cyc19c_logsinrom/o_DATA_19_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>46.568</td>
<td>0.000</td>
<td>25.594</td>
</tr>
<tr>
<td>9</td>
<td>10.304</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0/Q</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_0_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>23.284</td>
<td>-0.019</td>
<td>12.599</td>
</tr>
<tr>
<td>10</td>
<td>20.625</td>
<td>u_opll/u_ikaopll/u_REG/rhythm_reg_5_s0/Q</td>
<td>u_opll/u_ikaopll/u_OP/cyc19r_lswave_raw_10_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>46.568</td>
<td>0.000</td>
<td>25.542</td>
</tr>
<tr>
<td>11</td>
<td>20.682</td>
<td>u_opll/u_ikaopll/u_REG/rhythm_reg_5_s0/Q</td>
<td>u_opll/u_ikaopll/u_OP/cyc19r_lswave_raw_9_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>46.568</td>
<td>0.000</td>
<td>25.485</td>
</tr>
<tr>
<td>12</td>
<td>10.347</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0/Q</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/ramstyle_block.wavedata_ram_2_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>23.284</td>
<td>-0.019</td>
<td>12.555</td>
</tr>
<tr>
<td>13</td>
<td>10.352</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0/Q</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_7_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>23.284</td>
<td>-0.019</td>
<td>12.551</td>
</tr>
<tr>
<td>14</td>
<td>10.352</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0/Q</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_4_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>23.284</td>
<td>-0.019</td>
<td>12.551</td>
</tr>
<tr>
<td>15</td>
<td>10.364</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0/Q</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/ramstyle_block.wavedata_ram_7_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>23.284</td>
<td>-0.019</td>
<td>12.539</td>
</tr>
<tr>
<td>16</td>
<td>20.739</td>
<td>u_opll/u_ikaopll/u_REG/rhythm_reg_5_s0/Q</td>
<td>u_opll/u_ikaopll/u_OP/cyc19r_lswave_raw_8_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>46.568</td>
<td>0.000</td>
<td>25.428</td>
</tr>
<tr>
<td>17</td>
<td>20.796</td>
<td>u_opll/u_ikaopll/u_REG/rhythm_reg_5_s0/Q</td>
<td>u_opll/u_ikaopll/u_OP/cyc19r_lswave_raw_7_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>46.568</td>
<td>0.000</td>
<td>25.371</td>
</tr>
<tr>
<td>18</td>
<td>20.853</td>
<td>u_opll/u_ikaopll/u_REG/rhythm_reg_5_s0/Q</td>
<td>u_opll/u_ikaopll/u_OP/cyc19r_lswave_raw_6_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>46.568</td>
<td>0.000</td>
<td>25.314</td>
</tr>
<tr>
<td>19</td>
<td>20.910</td>
<td>u_opll/u_ikaopll/u_REG/rhythm_reg_5_s0/Q</td>
<td>u_opll/u_ikaopll/u_OP/cyc19r_lswave_raw_5_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>46.568</td>
<td>0.000</td>
<td>25.257</td>
</tr>
<tr>
<td>20</td>
<td>20.967</td>
<td>u_opll/u_ikaopll/u_REG/rhythm_reg_5_s0/Q</td>
<td>u_opll/u_ikaopll/u_OP/cyc19r_lswave_raw_4_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>46.568</td>
<td>0.000</td>
<td>25.200</td>
</tr>
<tr>
<td>21</td>
<td>21.024</td>
<td>u_opll/u_ikaopll/u_REG/rhythm_reg_5_s0/Q</td>
<td>u_opll/u_ikaopll/u_OP/cyc19r_lswave_raw_3_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>46.568</td>
<td>0.000</td>
<td>25.143</td>
</tr>
<tr>
<td>22</td>
<td>21.081</td>
<td>u_opll/u_ikaopll/u_REG/rhythm_reg_5_s0/Q</td>
<td>u_opll/u_ikaopll/u_OP/cyc19r_lswave_raw_2_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>46.568</td>
<td>0.000</td>
<td>25.086</td>
</tr>
<tr>
<td>23</td>
<td>10.562</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0/Q</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_5_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>23.284</td>
<td>-0.019</td>
<td>12.341</td>
</tr>
<tr>
<td>24</td>
<td>10.562</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0/Q</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_6_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>23.284</td>
<td>-0.019</td>
<td>12.341</td>
</tr>
<tr>
<td>25</td>
<td>21.138</td>
<td>u_opll/u_ikaopll/u_REG/rhythm_reg_5_s0/Q</td>
<td>u_opll/u_ikaopll/u_OP/cyc19r_lswave_raw_1_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>46.568</td>
<td>0.000</td>
<td>25.029</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.479</td>
<td>u_opm/u_ym2151/OP/u_cyc46r_cyc53r_M1_zz/sr[0]_13_s0/Q</td>
<td>u_opm/u_ym2151/OP/cyc42r_level_fp_sign_cyc42r_level_fp_sign_0_1_s/DI[10]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>2</td>
<td>0.512</td>
<td>u_opll/u_ikaopll/u_PG/u_cyc4r_cyc18r_phase_sr/sr[0]_1_s0/Q</td>
<td>u_opll/u_ikaopll/u_EG/hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s/DI[2]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.598</td>
</tr>
<tr>
<td>3</td>
<td>0.552</td>
<td>u_opll/u_ikaopll/u_REG/u_inst/u_d9reg/sr[4]_1_s0/Q</td>
<td>u_opll/u_ikaopll/u_REG/u_inst/u_d9reg/sr[5]_0_s5/DI[1]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>4</td>
<td>0.552</td>
<td>u_opll/u_ikaopll/u_REG/u_vol/u_d9reg/sr[4]_3_s0/Q</td>
<td>u_opll/u_ikaopll/u_REG/u_vol/u_d9reg/sr[5]_0_s5/DI[3]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>5</td>
<td>0.555</td>
<td>u_opm/u_ym2151/PG/cyc18r_current_phase_15_s0/Q</td>
<td>u_opm/u_ym2151/PG/phasesr_mode_bram.u_cyc19r_cyc40r_phase_sr/sr_bram_sr_bram_0_3_s/DI[3]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.568</td>
</tr>
<tr>
<td>6</td>
<td>0.555</td>
<td>u_opm/u_ym2151/PG/cyc18r_current_phase_12_s0/Q</td>
<td>u_opm/u_ym2151/PG/phasesr_mode_bram.u_cyc19r_cyc40r_phase_sr/sr_bram_sr_bram_0_3_s/DI[0]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.568</td>
</tr>
<tr>
<td>7</td>
<td>0.555</td>
<td>u_opll/u_ikaopll/u_REG/u_inst/u_d9reg/sr[4]_3_s0/Q</td>
<td>u_opll/u_ikaopll/u_REG/u_inst/u_d9reg/sr[5]_0_s5/DI[3]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.568</td>
</tr>
<tr>
<td>8</td>
<td>0.555</td>
<td>u_opll/u_ikaopll/u_REG/u_inst/u_d9reg/sr[4]_2_s0/Q</td>
<td>u_opll/u_ikaopll/u_REG/u_inst/u_d9reg/sr[5]_0_s5/DI[2]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.568</td>
</tr>
<tr>
<td>9</td>
<td>0.555</td>
<td>u_opll/u_ikaopll/u_REG/u_vol/u_d9reg/sr[4]_2_s0/Q</td>
<td>u_opll/u_ikaopll/u_REG/u_vol/u_d9reg/sr[5]_0_s5/DI[2]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.568</td>
</tr>
<tr>
<td>10</td>
<td>0.555</td>
<td>u_opll/u_ikaopll/u_REG/u_vol/u_d9reg/sr[4]_1_s0/Q</td>
<td>u_opll/u_ikaopll/u_REG/u_vol/u_d9reg/sr[5]_0_s5/DI[1]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.568</td>
</tr>
<tr>
<td>11</td>
<td>0.555</td>
<td>u_opll/u_ikaopll/u_REG/u_vol/u_d9reg/sr[4]_0_s0/Q</td>
<td>u_opll/u_ikaopll/u_REG/u_vol/u_d9reg/sr[5]_0_s5/DI[0]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.568</td>
</tr>
<tr>
<td>12</td>
<td>0.559</td>
<td>u_opll/u_ikaopll/u_REG/u_inst/u_d9reg/sr[4]_0_s0/Q</td>
<td>u_opll/u_ikaopll/u_REG/u_inst/u_d9reg/sr[5]_0_s5/DI[0]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.572</td>
</tr>
<tr>
<td>13</td>
<td>0.561</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_control2/ff_wr_lsb_s0/Q</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter1_latch_0_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.573</td>
</tr>
<tr>
<td>14</td>
<td>0.561</td>
<td>u_ssg/u_ssg_0/ff_rdata_en_s0/Q</td>
<td>u_ssg/ff_rdata_0_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.573</td>
</tr>
<tr>
<td>15</td>
<td>0.562</td>
<td>u_opm/u_ym2151/REG/d32reg_mode_bram.u_amen_reg/wrcntr_3_s0/Q</td>
<td>u_opm/u_ym2151/REG/d32reg_mode_bram.u_amen_reg/sr_bram_sr_bram_1_0_s/WAD[3]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.574</td>
</tr>
<tr>
<td>16</td>
<td>0.570</td>
<td>u_opm/u_ym2151/OP/cyc51r_level_signed_5_s0/Q</td>
<td>u_opm/u_ym2151/OP/cyc52r_level_signed_5_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>17</td>
<td>0.570</td>
<td>u_opm/u_ym2151/OP/cyc51r_level_signed_9_s0/Q</td>
<td>u_opm/u_ym2151/OP/cyc52r_level_signed_9_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>18</td>
<td>0.570</td>
<td>u_opm/u_ym2151/OP/cyc50r_level_signed_2_s0/Q</td>
<td>u_opm/u_ym2151/OP/cyc51r_level_signed_2_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>19</td>
<td>0.570</td>
<td>u_opm/u_ym2151/OP/cyc50r_level_signed_10_s0/Q</td>
<td>u_opm/u_ym2151/OP/cyc51r_level_signed_10_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>20</td>
<td>0.570</td>
<td>u_opm/u_ym2151/OP/cyc49r_level_signed_2_s0/Q</td>
<td>u_opm/u_ym2151/OP/cyc50r_level_signed_2_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>21</td>
<td>0.570</td>
<td>u_opm/u_ym2151/OP/cyc49r_level_signed_5_s0/Q</td>
<td>u_opm/u_ym2151/OP/cyc50r_level_signed_5_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>22</td>
<td>0.570</td>
<td>u_opm/u_ym2151/OP/cyc49r_level_signed_8_s0/Q</td>
<td>u_opm/u_ym2151/OP/cyc50r_level_signed_8_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>23</td>
<td>0.570</td>
<td>u_opm/u_ym2151/OP/cyc45r_logsin_saturated_6_s0/Q</td>
<td>u_opm/u_ym2151/OP/cyc46r_exprom_bitsel_0_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>24</td>
<td>0.570</td>
<td>u_opm/u_ym2151/OP/cyc44r_logsin_attenuated_0_s0/Q</td>
<td>u_opm/u_ym2151/OP/cyc45r_logsin_saturated_0_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>25</td>
<td>0.570</td>
<td>u_opm/u_ym2151/OP/cyc44r_logsin_attenuated_1_s0/Q</td>
<td>u_opm/u_ym2151/OP/cyc45r_logsin_saturated_1_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>38.725</td>
<td>ff_reset_6_s0/Q</td>
<td>u_opm/u_ym2151/LFO/multiplier_prev_carry_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>46.568</td>
<td>0.000</td>
<td>7.800</td>
</tr>
<tr>
<td>2</td>
<td>38.725</td>
<td>ff_reset_6_s0/Q</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_0_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>46.568</td>
<td>0.000</td>
<td>7.800</td>
</tr>
<tr>
<td>3</td>
<td>38.725</td>
<td>ff_reset_6_s0/Q</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_1_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>46.568</td>
<td>0.000</td>
<td>7.800</td>
</tr>
<tr>
<td>4</td>
<td>38.725</td>
<td>ff_reset_6_s0/Q</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_2_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>46.568</td>
<td>0.000</td>
<td>7.800</td>
</tr>
<tr>
<td>5</td>
<td>38.725</td>
<td>ff_reset_6_s0/Q</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_3_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>46.568</td>
<td>0.000</td>
<td>7.800</td>
</tr>
<tr>
<td>6</td>
<td>38.725</td>
<td>ff_reset_6_s0/Q</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_4_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>46.568</td>
<td>0.000</td>
<td>7.800</td>
</tr>
<tr>
<td>7</td>
<td>38.725</td>
<td>ff_reset_6_s0/Q</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_5_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>46.568</td>
<td>0.000</td>
<td>7.800</td>
</tr>
<tr>
<td>8</td>
<td>38.725</td>
<td>ff_reset_6_s0/Q</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_6_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>46.568</td>
<td>0.000</td>
<td>7.800</td>
</tr>
<tr>
<td>9</td>
<td>38.725</td>
<td>ff_reset_6_s0/Q</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_7_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>46.568</td>
<td>0.000</td>
<td>7.800</td>
</tr>
<tr>
<td>10</td>
<td>38.725</td>
<td>ff_reset_6_s0/Q</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_8_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>46.568</td>
<td>0.000</td>
<td>7.800</td>
</tr>
<tr>
<td>11</td>
<td>38.725</td>
<td>ff_reset_6_s0/Q</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_9_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>46.568</td>
<td>0.000</td>
<td>7.800</td>
</tr>
<tr>
<td>12</td>
<td>38.725</td>
<td>ff_reset_6_s0/Q</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_10_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>46.568</td>
<td>0.000</td>
<td>7.800</td>
</tr>
<tr>
<td>13</td>
<td>38.725</td>
<td>ff_reset_6_s0/Q</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_11_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>46.568</td>
<td>0.000</td>
<td>7.800</td>
</tr>
<tr>
<td>14</td>
<td>38.725</td>
<td>ff_reset_6_s0/Q</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_12_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>46.568</td>
<td>0.000</td>
<td>7.800</td>
</tr>
<tr>
<td>15</td>
<td>38.725</td>
<td>ff_reset_6_s0/Q</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_13_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>46.568</td>
<td>0.000</td>
<td>7.800</td>
</tr>
<tr>
<td>16</td>
<td>38.725</td>
<td>ff_reset_6_s0/Q</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_14_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>46.568</td>
<td>0.000</td>
<td>7.800</td>
</tr>
<tr>
<td>17</td>
<td>38.725</td>
<td>ff_reset_6_s0/Q</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_15_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>46.568</td>
<td>0.000</td>
<td>7.800</td>
</tr>
<tr>
<td>18</td>
<td>38.725</td>
<td>ff_reset_6_s0/Q</td>
<td>u_opm/u_ym2151/LFO/base_value_sr_0_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>46.568</td>
<td>0.000</td>
<td>7.800</td>
</tr>
<tr>
<td>19</td>
<td>38.725</td>
<td>ff_reset_6_s0/Q</td>
<td>u_opm/u_ym2151/LFO/base_value_sr_1_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>46.568</td>
<td>0.000</td>
<td>7.800</td>
</tr>
<tr>
<td>20</td>
<td>38.725</td>
<td>ff_reset_6_s0/Q</td>
<td>u_opm/u_ym2151/LFO/base_value_sr_2_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>46.568</td>
<td>0.000</td>
<td>7.800</td>
</tr>
<tr>
<td>21</td>
<td>38.725</td>
<td>ff_reset_6_s0/Q</td>
<td>u_opm/u_ym2151/LFO/base_value_sr_3_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>46.568</td>
<td>0.000</td>
<td>7.800</td>
</tr>
<tr>
<td>22</td>
<td>38.725</td>
<td>ff_reset_6_s0/Q</td>
<td>u_opm/u_ym2151/LFO/base_value_sr_4_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>46.568</td>
<td>0.000</td>
<td>7.800</td>
</tr>
<tr>
<td>23</td>
<td>38.725</td>
<td>ff_reset_6_s0/Q</td>
<td>u_opm/u_ym2151/LFO/base_value_sr_5_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>46.568</td>
<td>0.000</td>
<td>7.800</td>
</tr>
<tr>
<td>24</td>
<td>38.725</td>
<td>ff_reset_6_s0/Q</td>
<td>u_opm/u_ym2151/LFO/base_value_sr_6_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>46.568</td>
<td>0.000</td>
<td>7.800</td>
</tr>
<tr>
<td>25</td>
<td>38.725</td>
<td>ff_reset_6_s0/Q</td>
<td>u_opm/u_ym2151/LFO/phase_acc_0_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>46.568</td>
<td>0.000</td>
<td>7.800</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.884</td>
<td>ff_reset_6_s0/Q</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_out0_s1/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.897</td>
</tr>
<tr>
<td>2</td>
<td>1.884</td>
<td>ff_reset_6_s0/Q</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_count_en_s1/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.897</td>
</tr>
<tr>
<td>3</td>
<td>1.884</td>
<td>ff_reset_6_s0/Q</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter3_0_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.897</td>
</tr>
<tr>
<td>4</td>
<td>1.884</td>
<td>ff_reset_6_s0/Q</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter3_1_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.897</td>
</tr>
<tr>
<td>5</td>
<td>1.884</td>
<td>ff_reset_6_s0/Q</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter3_2_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.897</td>
</tr>
<tr>
<td>6</td>
<td>1.884</td>
<td>ff_reset_6_s0/Q</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter3_3_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.897</td>
</tr>
<tr>
<td>7</td>
<td>1.884</td>
<td>ff_reset_6_s0/Q</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter2_0_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.897</td>
</tr>
<tr>
<td>8</td>
<td>1.884</td>
<td>ff_reset_6_s0/Q</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter2_1_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.897</td>
</tr>
<tr>
<td>9</td>
<td>1.884</td>
<td>ff_reset_6_s0/Q</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter2_2_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.897</td>
</tr>
<tr>
<td>10</td>
<td>1.884</td>
<td>ff_reset_6_s0/Q</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter2_3_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.897</td>
</tr>
<tr>
<td>11</td>
<td>1.884</td>
<td>ff_reset_6_s0/Q</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter1_0_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.897</td>
</tr>
<tr>
<td>12</td>
<td>1.884</td>
<td>ff_reset_6_s0/Q</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter1_1_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.897</td>
</tr>
<tr>
<td>13</td>
<td>1.884</td>
<td>ff_reset_6_s0/Q</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter1_2_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.897</td>
</tr>
<tr>
<td>14</td>
<td>1.884</td>
<td>ff_reset_6_s0/Q</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter1_3_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.897</td>
</tr>
<tr>
<td>15</td>
<td>1.884</td>
<td>ff_reset_6_s0/Q</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter0_0_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.897</td>
</tr>
<tr>
<td>16</td>
<td>1.884</td>
<td>ff_reset_6_s0/Q</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter0_1_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.897</td>
</tr>
<tr>
<td>17</td>
<td>1.884</td>
<td>ff_reset_6_s0/Q</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter0_2_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.897</td>
</tr>
<tr>
<td>18</td>
<td>1.884</td>
<td>ff_reset_6_s0/Q</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter0_3_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.897</td>
</tr>
<tr>
<td>19</td>
<td>1.884</td>
<td>ff_reset_6_s0/Q</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter3_latch_0_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.897</td>
</tr>
<tr>
<td>20</td>
<td>1.884</td>
<td>ff_reset_6_s0/Q</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter3_latch_1_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.897</td>
</tr>
<tr>
<td>21</td>
<td>1.884</td>
<td>ff_reset_6_s0/Q</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter3_latch_2_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.897</td>
</tr>
<tr>
<td>22</td>
<td>1.884</td>
<td>ff_reset_6_s0/Q</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter3_latch_3_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.897</td>
</tr>
<tr>
<td>23</td>
<td>1.884</td>
<td>ff_reset_6_s0/Q</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter2_latch_0_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.897</td>
</tr>
<tr>
<td>24</td>
<td>1.884</td>
<td>ff_reset_6_s0/Q</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter2_latch_1_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.897</td>
</tr>
<tr>
<td>25</td>
<td>1.884</td>
<td>ff_reset_6_s0/Q</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter2_latch_2_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.897</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>21.956</td>
<td>23.206</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>ff_reset_5_s0</td>
</tr>
<tr>
<td>2</td>
<td>21.956</td>
<td>23.206</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>ff_reset_3_s0</td>
</tr>
<tr>
<td>3</td>
<td>21.956</td>
<td>23.206</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>ff_int_s0</td>
</tr>
<tr>
<td>4</td>
<td>21.956</td>
<td>23.206</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>ff_sound_13_s0</td>
</tr>
<tr>
<td>5</td>
<td>21.956</td>
<td>23.206</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>ff_wait_3_s2</td>
</tr>
<tr>
<td>6</td>
<td>21.956</td>
<td>23.206</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_2_s0</td>
</tr>
<tr>
<td>7</td>
<td>21.956</td>
<td>23.206</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/freq_0_s0</td>
</tr>
<tr>
<td>8</td>
<td>21.956</td>
<td>23.206</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch3/mute_s0</td>
</tr>
<tr>
<td>9</td>
<td>21.956</td>
<td>23.206</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>u_opll/u_ikaopll/u_REG/sl_reg[0]_1_s0</td>
</tr>
<tr>
<td>10</td>
<td>21.956</td>
<td>23.206</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>u_opll/u_ikaopll/u_EG/envcntr_sr_16_s5</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.873</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.753</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.626</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C27[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R23C27[0][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0/Q</td>
</tr>
<tr>
<td>4.989</td>
<td>0.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C28[3][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_4_s10/I3</td>
</tr>
<tr>
<td>6.021</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R23C28[3][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_4_s10/F</td>
</tr>
<tr>
<td>7.315</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[3][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s6/I0</td>
</tr>
<tr>
<td>8.341</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R16C27[3][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s6/F</td>
</tr>
<tr>
<td>8.770</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[3][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s16/I1</td>
</tr>
<tr>
<td>9.396</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R16C26[3][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s16/F</td>
</tr>
<tr>
<td>9.423</td>
<td>0.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[2][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_2_s7/I2</td>
</tr>
<tr>
<td>10.245</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C26[2][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_2_s7/F</td>
</tr>
<tr>
<td>11.066</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C26[0][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_2_s6/I0</td>
</tr>
<tr>
<td>12.165</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R17C26[0][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_2_s6/F</td>
</tr>
<tr>
<td>14.156</td>
<td>1.991</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C21</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_0_0_s/AD[2]</td>
</tr>
<tr>
<td>14.415</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_0_0_s/DO[2]</td>
</tr>
<tr>
<td>15.721</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C23[0][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_DOL_2_G[0]_s0/I0</td>
</tr>
<tr>
<td>16.753</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C23[0][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_DOL_2_G[0]_s0/F</td>
</tr>
<tr>
<td>16.753</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C23[0][B]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C23[0][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_2_s0/CLK</td>
</tr>
<tr>
<td>26.626</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C23[0][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.284</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.896, 45.253%; route: 6.675, 51.229%; tC2Q: 0.458, 3.518%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>19.764</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.127</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>49.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opll/u_ikaopll/u_REG/rhythm_reg_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opll/u_ikaopll/u_OP/cyc19r_lswave_raw_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C42[2][A]</td>
<td>u_opll/u_ikaopll/u_REG/rhythm_reg_5_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R9C42[2][A]</td>
<td style=" font-weight:bold;">u_opll/u_ikaopll/u_REG/rhythm_reg_5_s0/Q</td>
</tr>
<tr>
<td>6.302</td>
<td>2.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C39[1][B]</td>
<td>u_opll/u_ikaopll/u_TIMINGGEN/n158_s2/I2</td>
</tr>
<tr>
<td>7.401</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R12C39[1][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_TIMINGGEN/n158_s2/F</td>
</tr>
<tr>
<td>9.354</td>
<td>1.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C36[3][A]</td>
<td>u_opll/u_ikaopll/u_PG/op_phase_4_s2/I3</td>
</tr>
<tr>
<td>9.980</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C36[3][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_PG/op_phase_4_s2/F</td>
</tr>
<tr>
<td>10.801</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C36[3][A]</td>
<td>u_opll/u_ikaopll/u_PG/op_phase_0_s1/I3</td>
</tr>
<tr>
<td>11.427</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R9C36[3][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_PG/op_phase_0_s1/F</td>
</tr>
<tr>
<td>13.068</td>
<td>1.641</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C35[3][A]</td>
<td>u_opll/u_ikaopll/u_PG/op_phase_0_s/I1</td>
</tr>
<tr>
<td>14.167</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[3][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_PG/op_phase_0_s/F</td>
</tr>
<tr>
<td>16.270</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C36[0][A]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_0_s/I0</td>
</tr>
<tr>
<td>17.315</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C36[0][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_0_s/COUT</td>
</tr>
<tr>
<td>17.315</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C36[0][B]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_1_s/CIN</td>
</tr>
<tr>
<td>17.372</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C36[0][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_1_s/COUT</td>
</tr>
<tr>
<td>17.372</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C36[1][A]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_2_s/CIN</td>
</tr>
<tr>
<td>17.429</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C36[1][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_2_s/COUT</td>
</tr>
<tr>
<td>17.429</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C36[1][B]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_3_s/CIN</td>
</tr>
<tr>
<td>17.486</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C36[1][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_3_s/COUT</td>
</tr>
<tr>
<td>17.486</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C36[2][A]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_4_s/CIN</td>
</tr>
<tr>
<td>17.543</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C36[2][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_4_s/COUT</td>
</tr>
<tr>
<td>17.543</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C36[2][B]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_5_s/CIN</td>
</tr>
<tr>
<td>17.600</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C36[2][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_5_s/COUT</td>
</tr>
<tr>
<td>17.600</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C37[0][A]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_6_s/CIN</td>
</tr>
<tr>
<td>17.657</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_6_s/COUT</td>
</tr>
<tr>
<td>17.657</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C37[0][B]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_7_s/CIN</td>
</tr>
<tr>
<td>17.714</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_7_s/COUT</td>
</tr>
<tr>
<td>17.714</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C37[1][A]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_8_s/CIN</td>
</tr>
<tr>
<td>18.277</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>77</td>
<td>R27C37[1][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_8_s/SUM</td>
</tr>
<tr>
<td>19.450</td>
<td>1.173</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C46[1][B]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_logsin_addr_6_s0/I0</td>
</tr>
<tr>
<td>20.549</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R27C46[1][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_logsin_addr_6_s0/F</td>
</tr>
<tr>
<td>22.360</td>
<td>1.811</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C40[2][B]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_logsin_op1_0_s5/I3</td>
</tr>
<tr>
<td>23.386</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C40[2][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_logsin_op1_0_s5/F</td>
</tr>
<tr>
<td>23.805</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C41[1][A]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_logsin_op1_0_s4/I3</td>
</tr>
<tr>
<td>24.904</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C41[1][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_logsin_op1_0_s4/F</td>
</tr>
<tr>
<td>25.709</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C43[0][B]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_logsin_op1_0_s3/I0</td>
</tr>
<tr>
<td>26.335</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C43[0][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_logsin_op1_0_s3/F</td>
</tr>
<tr>
<td>27.640</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C43[0][B]</td>
<td>u_opll/u_ikaopll/u_OP/n192_s/I1</td>
</tr>
<tr>
<td>28.190</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C43[0][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/n192_s/COUT</td>
</tr>
<tr>
<td>28.190</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C43[1][A]</td>
<td>u_opll/u_ikaopll/u_OP/n191_s/CIN</td>
</tr>
<tr>
<td>28.247</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C43[1][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/n191_s/COUT</td>
</tr>
<tr>
<td>28.247</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C43[1][B]</td>
<td>u_opll/u_ikaopll/u_OP/n190_s/CIN</td>
</tr>
<tr>
<td>28.304</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C43[1][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/n190_s/COUT</td>
</tr>
<tr>
<td>28.304</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C43[2][A]</td>
<td>u_opll/u_ikaopll/u_OP/n189_s/CIN</td>
</tr>
<tr>
<td>28.361</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C43[2][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/n189_s/COUT</td>
</tr>
<tr>
<td>28.361</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C43[2][B]</td>
<td>u_opll/u_ikaopll/u_OP/n188_s/CIN</td>
</tr>
<tr>
<td>28.418</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C43[2][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/n188_s/COUT</td>
</tr>
<tr>
<td>28.418</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C44[0][A]</td>
<td>u_opll/u_ikaopll/u_OP/n187_s/CIN</td>
</tr>
<tr>
<td>28.475</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C44[0][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/n187_s/COUT</td>
</tr>
<tr>
<td>28.475</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C44[0][B]</td>
<td>u_opll/u_ikaopll/u_OP/n186_s/CIN</td>
</tr>
<tr>
<td>28.532</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C44[0][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/n186_s/COUT</td>
</tr>
<tr>
<td>28.532</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C44[1][A]</td>
<td>u_opll/u_ikaopll/u_OP/n185_s/CIN</td>
</tr>
<tr>
<td>28.589</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C44[1][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/n185_s/COUT</td>
</tr>
<tr>
<td>28.589</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C44[1][B]</td>
<td>u_opll/u_ikaopll/u_OP/n184_s/CIN</td>
</tr>
<tr>
<td>28.646</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C44[1][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/n184_s/COUT</td>
</tr>
<tr>
<td>28.646</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C44[2][A]</td>
<td>u_opll/u_ikaopll/u_OP/n183_s/CIN</td>
</tr>
<tr>
<td>28.703</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C44[2][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/n183_s/COUT</td>
</tr>
<tr>
<td>28.703</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C44[2][B]</td>
<td>u_opll/u_ikaopll/u_OP/n182_s/CIN</td>
</tr>
<tr>
<td>28.760</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C44[2][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/n182_s/COUT</td>
</tr>
<tr>
<td>30.127</td>
<td>1.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C44[2][A]</td>
<td style=" font-weight:bold;">u_opll/u_ikaopll/u_OP/cyc19r_lswave_raw_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>46.568</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.291</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C44[2][A]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19r_lswave_raw_11_s0/CLK</td>
</tr>
<tr>
<td>49.891</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C44[2][A]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19r_lswave_raw_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>46.568</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.427, 39.490%; route: 15.519, 58.774%; tC2Q: 0.458, 1.736%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.070</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.556</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.626</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/ramstyle_block.wavedata_ram_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C27[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R23C27[0][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0/Q</td>
</tr>
<tr>
<td>4.989</td>
<td>0.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C28[3][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_4_s10/I3</td>
</tr>
<tr>
<td>6.021</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R23C28[3][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_4_s10/F</td>
</tr>
<tr>
<td>7.662</td>
<td>1.641</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[3][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch3_ram_addr_4_s12/I0</td>
</tr>
<tr>
<td>8.288</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R15C26[3][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch3_ram_addr_4_s12/F</td>
</tr>
<tr>
<td>11.383</td>
<td>3.096</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C23[1][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch3_ram_addr_0_s2/I2</td>
</tr>
<tr>
<td>12.415</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R18C23[1][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch3_ram_addr_0_s2/F</td>
</tr>
<tr>
<td>14.390</td>
<td>1.974</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R23C21</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/wavetable_ram_wavetable_ram_0_0_s/AD[0]</td>
</tr>
<tr>
<td>14.670</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C21</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/wavetable_ram_wavetable_ram_0_0_s/DO[1]</td>
</tr>
<tr>
<td>15.457</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C23[2][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/wavetable_ram_DOL_1_G[0]_s0/I0</td>
</tr>
<tr>
<td>16.556</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C23[2][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/wavetable_ram_DOL_1_G[0]_s0/F</td>
</tr>
<tr>
<td>16.556</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C23[2][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/ramstyle_block.wavedata_ram_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C23[2][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/ramstyle_block.wavedata_ram_1_s0/CLK</td>
</tr>
<tr>
<td>26.626</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C23[2][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/ramstyle_block.wavedata_ram_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.284</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.070, 31.715%; route: 8.304, 64.713%; tC2Q: 0.458, 3.572%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.070</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.556</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.626</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/ramstyle_block.wavedata_ram_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C27[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R23C27[0][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0/Q</td>
</tr>
<tr>
<td>4.989</td>
<td>0.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C28[3][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_4_s10/I3</td>
</tr>
<tr>
<td>6.021</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R23C28[3][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_4_s10/F</td>
</tr>
<tr>
<td>7.662</td>
<td>1.641</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[3][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch3_ram_addr_4_s12/I0</td>
</tr>
<tr>
<td>8.288</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R15C26[3][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch3_ram_addr_4_s12/F</td>
</tr>
<tr>
<td>11.383</td>
<td>3.096</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C23[1][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch3_ram_addr_0_s2/I2</td>
</tr>
<tr>
<td>12.415</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R18C23[1][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch3_ram_addr_0_s2/F</td>
</tr>
<tr>
<td>14.390</td>
<td>1.974</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R23C21</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/wavetable_ram_wavetable_ram_0_0_s/AD[0]</td>
</tr>
<tr>
<td>14.670</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C21</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/wavetable_ram_wavetable_ram_0_0_s/DO[3]</td>
</tr>
<tr>
<td>15.457</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C23[1][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/wavetable_ram_DOL_3_G[0]_s0/I0</td>
</tr>
<tr>
<td>16.556</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C23[1][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/wavetable_ram_DOL_3_G[0]_s0/F</td>
</tr>
<tr>
<td>16.556</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C23[1][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/ramstyle_block.wavedata_ram_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C23[1][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/ramstyle_block.wavedata_ram_3_s0/CLK</td>
</tr>
<tr>
<td>26.626</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C23[1][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/ramstyle_block.wavedata_ram_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.284</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.070, 31.715%; route: 8.304, 64.713%; tC2Q: 0.458, 3.572%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.137</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.489</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.626</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/ramstyle_block.wavedata_ram_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C27[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R23C27[0][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0/Q</td>
</tr>
<tr>
<td>4.989</td>
<td>0.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C28[3][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_4_s10/I3</td>
</tr>
<tr>
<td>6.021</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R23C28[3][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_4_s10/F</td>
</tr>
<tr>
<td>7.662</td>
<td>1.641</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[3][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch3_ram_addr_4_s12/I0</td>
</tr>
<tr>
<td>8.288</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R15C26[3][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch3_ram_addr_4_s12/F</td>
</tr>
<tr>
<td>11.383</td>
<td>3.096</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C23[1][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch3_ram_addr_0_s2/I2</td>
</tr>
<tr>
<td>12.415</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R18C23[1][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch3_ram_addr_0_s2/F</td>
</tr>
<tr>
<td>14.390</td>
<td>1.974</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R23C21</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/wavetable_ram_wavetable_ram_0_0_s/AD[0]</td>
</tr>
<tr>
<td>14.670</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C21</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/wavetable_ram_wavetable_ram_0_0_s/DO[0]</td>
</tr>
<tr>
<td>15.457</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C22[2][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/wavetable_ram_DOL_0_G[0]_s0/I0</td>
</tr>
<tr>
<td>16.489</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C22[2][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/wavetable_ram_DOL_0_G[0]_s0/F</td>
</tr>
<tr>
<td>16.489</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[2][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/ramstyle_block.wavedata_ram_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[2][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/ramstyle_block.wavedata_ram_0_s0/CLK</td>
</tr>
<tr>
<td>26.626</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C22[2][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/ramstyle_block.wavedata_ram_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.284</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.003, 31.357%; route: 8.304, 65.053%; tC2Q: 0.458, 3.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.337</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.555</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>49.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opll/u_ikaopll/u_REG/rhythm_reg_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opll/u_ikaopll/u_OP/u_cyc19c_logsinrom/o_DATA_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C42[2][A]</td>
<td>u_opll/u_ikaopll/u_REG/rhythm_reg_5_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R9C42[2][A]</td>
<td style=" font-weight:bold;">u_opll/u_ikaopll/u_REG/rhythm_reg_5_s0/Q</td>
</tr>
<tr>
<td>6.302</td>
<td>2.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C39[1][B]</td>
<td>u_opll/u_ikaopll/u_TIMINGGEN/n158_s2/I2</td>
</tr>
<tr>
<td>7.401</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R12C39[1][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_TIMINGGEN/n158_s2/F</td>
</tr>
<tr>
<td>9.354</td>
<td>1.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C36[3][A]</td>
<td>u_opll/u_ikaopll/u_PG/op_phase_4_s2/I3</td>
</tr>
<tr>
<td>9.980</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C36[3][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_PG/op_phase_4_s2/F</td>
</tr>
<tr>
<td>10.801</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C36[3][A]</td>
<td>u_opll/u_ikaopll/u_PG/op_phase_0_s1/I3</td>
</tr>
<tr>
<td>11.427</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R9C36[3][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_PG/op_phase_0_s1/F</td>
</tr>
<tr>
<td>13.068</td>
<td>1.641</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C35[3][A]</td>
<td>u_opll/u_ikaopll/u_PG/op_phase_0_s/I1</td>
</tr>
<tr>
<td>14.167</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[3][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_PG/op_phase_0_s/F</td>
</tr>
<tr>
<td>16.270</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C36[0][A]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_0_s/I0</td>
</tr>
<tr>
<td>17.315</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C36[0][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_0_s/COUT</td>
</tr>
<tr>
<td>17.315</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C36[0][B]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_1_s/CIN</td>
</tr>
<tr>
<td>17.372</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C36[0][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_1_s/COUT</td>
</tr>
<tr>
<td>17.372</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C36[1][A]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_2_s/CIN</td>
</tr>
<tr>
<td>17.429</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C36[1][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_2_s/COUT</td>
</tr>
<tr>
<td>17.429</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C36[1][B]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_3_s/CIN</td>
</tr>
<tr>
<td>17.486</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C36[1][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_3_s/COUT</td>
</tr>
<tr>
<td>17.486</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C36[2][A]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_4_s/CIN</td>
</tr>
<tr>
<td>17.543</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C36[2][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_4_s/COUT</td>
</tr>
<tr>
<td>17.543</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C36[2][B]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_5_s/CIN</td>
</tr>
<tr>
<td>17.600</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C36[2][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_5_s/COUT</td>
</tr>
<tr>
<td>17.600</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C37[0][A]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_6_s/CIN</td>
</tr>
<tr>
<td>17.657</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_6_s/COUT</td>
</tr>
<tr>
<td>17.657</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C37[0][B]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_7_s/CIN</td>
</tr>
<tr>
<td>17.714</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_7_s/COUT</td>
</tr>
<tr>
<td>17.714</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C37[1][A]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_8_s/CIN</td>
</tr>
<tr>
<td>18.277</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>77</td>
<td>R27C37[1][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_8_s/SUM</td>
</tr>
<tr>
<td>21.098</td>
<td>2.822</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C46[0][B]</td>
<td>u_opll/u_ikaopll/u_OP/u_cyc19c_logsinrom/n42_s125/I0</td>
</tr>
<tr>
<td>22.130</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R25C46[0][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/u_cyc19c_logsinrom/n42_s125/F</td>
</tr>
<tr>
<td>24.927</td>
<td>2.797</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C38[2][B]</td>
<td>u_opll/u_ikaopll/u_OP/u_cyc19c_logsinrom/n24_s124/I3</td>
</tr>
<tr>
<td>25.959</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C38[2][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/u_cyc19c_logsinrom/n24_s124/F</td>
</tr>
<tr>
<td>25.965</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C38[2][A]</td>
<td>u_opll/u_ikaopll/u_OP/u_cyc19c_logsinrom/n24_s125/I3</td>
</tr>
<tr>
<td>26.997</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C38[2][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/u_cyc19c_logsinrom/n24_s125/F</td>
</tr>
<tr>
<td>28.456</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C43[1][A]</td>
<td>u_opll/u_ikaopll/u_OP/u_cyc19c_logsinrom/n24_s118/I0</td>
</tr>
<tr>
<td>29.555</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C43[1][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/u_cyc19c_logsinrom/n24_s118/F</td>
</tr>
<tr>
<td>29.555</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C43[1][A]</td>
<td style=" font-weight:bold;">u_opll/u_ikaopll/u_OP/u_cyc19c_logsinrom/o_DATA_27_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>46.568</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.291</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C43[1][A]</td>
<td>u_opll/u_ikaopll/u_OP/u_cyc19c_logsinrom/o_DATA_27_s0/CLK</td>
</tr>
<tr>
<td>49.891</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C43[1][A]</td>
<td>u_opll/u_ikaopll/u_OP/u_cyc19c_logsinrom/o_DATA_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>46.568</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.652, 37.366%; route: 15.721, 60.860%; tC2Q: 0.458, 1.774%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.435</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.456</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>49.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opll/u_ikaopll/u_REG/rhythm_reg_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opll/u_ikaopll/u_OP/u_cyc19c_logsinrom/o_DATA_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C42[2][A]</td>
<td>u_opll/u_ikaopll/u_REG/rhythm_reg_5_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R9C42[2][A]</td>
<td style=" font-weight:bold;">u_opll/u_ikaopll/u_REG/rhythm_reg_5_s0/Q</td>
</tr>
<tr>
<td>6.302</td>
<td>2.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C39[1][B]</td>
<td>u_opll/u_ikaopll/u_TIMINGGEN/n158_s2/I2</td>
</tr>
<tr>
<td>7.401</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R12C39[1][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_TIMINGGEN/n158_s2/F</td>
</tr>
<tr>
<td>9.354</td>
<td>1.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C36[3][A]</td>
<td>u_opll/u_ikaopll/u_PG/op_phase_4_s2/I3</td>
</tr>
<tr>
<td>9.980</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C36[3][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_PG/op_phase_4_s2/F</td>
</tr>
<tr>
<td>10.801</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C36[3][A]</td>
<td>u_opll/u_ikaopll/u_PG/op_phase_0_s1/I3</td>
</tr>
<tr>
<td>11.427</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R9C36[3][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_PG/op_phase_0_s1/F</td>
</tr>
<tr>
<td>13.068</td>
<td>1.641</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C35[3][A]</td>
<td>u_opll/u_ikaopll/u_PG/op_phase_0_s/I1</td>
</tr>
<tr>
<td>14.167</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[3][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_PG/op_phase_0_s/F</td>
</tr>
<tr>
<td>16.270</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C36[0][A]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_0_s/I0</td>
</tr>
<tr>
<td>17.315</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C36[0][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_0_s/COUT</td>
</tr>
<tr>
<td>17.315</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C36[0][B]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_1_s/CIN</td>
</tr>
<tr>
<td>17.372</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C36[0][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_1_s/COUT</td>
</tr>
<tr>
<td>17.372</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C36[1][A]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_2_s/CIN</td>
</tr>
<tr>
<td>17.429</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C36[1][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_2_s/COUT</td>
</tr>
<tr>
<td>17.429</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C36[1][B]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_3_s/CIN</td>
</tr>
<tr>
<td>17.486</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C36[1][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_3_s/COUT</td>
</tr>
<tr>
<td>17.486</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C36[2][A]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_4_s/CIN</td>
</tr>
<tr>
<td>17.543</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C36[2][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_4_s/COUT</td>
</tr>
<tr>
<td>17.543</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C36[2][B]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_5_s/CIN</td>
</tr>
<tr>
<td>17.600</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C36[2][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_5_s/COUT</td>
</tr>
<tr>
<td>17.600</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C37[0][A]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_6_s/CIN</td>
</tr>
<tr>
<td>17.657</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_6_s/COUT</td>
</tr>
<tr>
<td>17.657</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C37[0][B]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_7_s/CIN</td>
</tr>
<tr>
<td>17.714</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_7_s/COUT</td>
</tr>
<tr>
<td>17.714</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C37[1][A]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_8_s/CIN</td>
</tr>
<tr>
<td>18.277</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>77</td>
<td>R27C37[1][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_8_s/SUM</td>
</tr>
<tr>
<td>21.098</td>
<td>2.822</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C46[0][B]</td>
<td>u_opll/u_ikaopll/u_OP/u_cyc19c_logsinrom/n42_s125/I0</td>
</tr>
<tr>
<td>22.130</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R25C46[0][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/u_cyc19c_logsinrom/n42_s125/F</td>
</tr>
<tr>
<td>24.932</td>
<td>2.802</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C38[0][B]</td>
<td>u_opll/u_ikaopll/u_OP/u_cyc19c_logsinrom/n39_s122/I3</td>
</tr>
<tr>
<td>26.031</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C38[0][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/u_cyc19c_logsinrom/n39_s122/F</td>
</tr>
<tr>
<td>26.036</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C38[3][B]</td>
<td>u_opll/u_ikaopll/u_OP/u_cyc19c_logsinrom/n39_s121/I1</td>
</tr>
<tr>
<td>27.135</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C38[3][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/u_cyc19c_logsinrom/n39_s121/F</td>
</tr>
<tr>
<td>28.424</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C41[2][B]</td>
<td>u_opll/u_ikaopll/u_OP/u_cyc19c_logsinrom/n39_s123/I1</td>
</tr>
<tr>
<td>29.456</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C41[2][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/u_cyc19c_logsinrom/n39_s123/F</td>
</tr>
<tr>
<td>29.456</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C41[2][B]</td>
<td style=" font-weight:bold;">u_opll/u_ikaopll/u_OP/u_cyc19c_logsinrom/o_DATA_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>46.568</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.291</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[2][B]</td>
<td>u_opll/u_ikaopll/u_OP/u_cyc19c_logsinrom/o_DATA_12_s0/CLK</td>
</tr>
<tr>
<td>49.891</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C41[2][B]</td>
<td>u_opll/u_ikaopll/u_OP/u_cyc19c_logsinrom/o_DATA_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>46.568</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.719, 37.769%; route: 15.555, 60.450%; tC2Q: 0.458, 1.781%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.574</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.318</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>49.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opll/u_ikaopll/u_REG/rhythm_reg_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opll/u_ikaopll/u_OP/u_cyc19c_logsinrom/o_DATA_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C42[2][A]</td>
<td>u_opll/u_ikaopll/u_REG/rhythm_reg_5_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R9C42[2][A]</td>
<td style=" font-weight:bold;">u_opll/u_ikaopll/u_REG/rhythm_reg_5_s0/Q</td>
</tr>
<tr>
<td>6.302</td>
<td>2.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C39[1][B]</td>
<td>u_opll/u_ikaopll/u_TIMINGGEN/n158_s2/I2</td>
</tr>
<tr>
<td>7.401</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R12C39[1][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_TIMINGGEN/n158_s2/F</td>
</tr>
<tr>
<td>9.354</td>
<td>1.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C36[3][A]</td>
<td>u_opll/u_ikaopll/u_PG/op_phase_4_s2/I3</td>
</tr>
<tr>
<td>9.980</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C36[3][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_PG/op_phase_4_s2/F</td>
</tr>
<tr>
<td>10.801</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C36[3][A]</td>
<td>u_opll/u_ikaopll/u_PG/op_phase_0_s1/I3</td>
</tr>
<tr>
<td>11.427</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R9C36[3][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_PG/op_phase_0_s1/F</td>
</tr>
<tr>
<td>13.068</td>
<td>1.641</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C35[3][A]</td>
<td>u_opll/u_ikaopll/u_PG/op_phase_0_s/I1</td>
</tr>
<tr>
<td>14.167</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[3][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_PG/op_phase_0_s/F</td>
</tr>
<tr>
<td>16.270</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C36[0][A]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_0_s/I0</td>
</tr>
<tr>
<td>17.315</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C36[0][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_0_s/COUT</td>
</tr>
<tr>
<td>17.315</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C36[0][B]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_1_s/CIN</td>
</tr>
<tr>
<td>17.372</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C36[0][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_1_s/COUT</td>
</tr>
<tr>
<td>17.372</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C36[1][A]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_2_s/CIN</td>
</tr>
<tr>
<td>17.429</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C36[1][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_2_s/COUT</td>
</tr>
<tr>
<td>17.429</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C36[1][B]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_3_s/CIN</td>
</tr>
<tr>
<td>17.486</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C36[1][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_3_s/COUT</td>
</tr>
<tr>
<td>17.486</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C36[2][A]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_4_s/CIN</td>
</tr>
<tr>
<td>17.543</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C36[2][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_4_s/COUT</td>
</tr>
<tr>
<td>17.543</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C36[2][B]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_5_s/CIN</td>
</tr>
<tr>
<td>17.600</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C36[2][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_5_s/COUT</td>
</tr>
<tr>
<td>17.600</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C37[0][A]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_6_s/CIN</td>
</tr>
<tr>
<td>17.657</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_6_s/COUT</td>
</tr>
<tr>
<td>17.657</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C37[0][B]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_7_s/CIN</td>
</tr>
<tr>
<td>17.714</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_7_s/COUT</td>
</tr>
<tr>
<td>17.714</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C37[1][A]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_8_s/CIN</td>
</tr>
<tr>
<td>18.277</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>77</td>
<td>R27C37[1][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_8_s/SUM</td>
</tr>
<tr>
<td>20.490</td>
<td>2.213</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C44[2][B]</td>
<td>u_opll/u_ikaopll/u_OP/u_cyc19c_logsinrom/n7_s127/I0</td>
</tr>
<tr>
<td>21.589</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>38</td>
<td>R25C44[2][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/u_cyc19c_logsinrom/n7_s127/F</td>
</tr>
<tr>
<td>24.576</td>
<td>2.987</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C38[2][A]</td>
<td>u_opll/u_ikaopll/u_OP/u_cyc19c_logsinrom/n19_s123/I3</td>
</tr>
<tr>
<td>25.398</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R26C38[2][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/u_cyc19c_logsinrom/n19_s123/F</td>
</tr>
<tr>
<td>26.382</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C42[1][A]</td>
<td>u_opll/u_ikaopll/u_OP/u_cyc19c_logsinrom/n32_s116/I1</td>
</tr>
<tr>
<td>27.414</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C42[1][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/u_cyc19c_logsinrom/n32_s116/F</td>
</tr>
<tr>
<td>28.219</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C45[0][A]</td>
<td>u_opll/u_ikaopll/u_OP/u_cyc19c_logsinrom/n32_s114/I1</td>
</tr>
<tr>
<td>29.318</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C45[0][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/u_cyc19c_logsinrom/n32_s114/F</td>
</tr>
<tr>
<td>29.318</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C45[0][A]</td>
<td style=" font-weight:bold;">u_opll/u_ikaopll/u_OP/u_cyc19c_logsinrom/o_DATA_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>46.568</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.291</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C45[0][A]</td>
<td>u_opll/u_ikaopll/u_OP/u_cyc19c_logsinrom/o_DATA_19_s0/CLK</td>
</tr>
<tr>
<td>49.891</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C45[0][A]</td>
<td>u_opll/u_ikaopll/u_OP/u_cyc19c_logsinrom/o_DATA_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>46.568</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.509, 37.153%; route: 15.627, 61.056%; tC2Q: 0.458, 1.791%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.304</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.322</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.626</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C27[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R23C27[0][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0/Q</td>
</tr>
<tr>
<td>4.989</td>
<td>0.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C28[3][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_4_s10/I3</td>
</tr>
<tr>
<td>6.021</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R23C28[3][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_4_s10/F</td>
</tr>
<tr>
<td>7.315</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[3][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s6/I0</td>
</tr>
<tr>
<td>8.341</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R16C27[3][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s6/F</td>
</tr>
<tr>
<td>8.770</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[3][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s16/I1</td>
</tr>
<tr>
<td>9.396</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R16C26[3][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s16/F</td>
</tr>
<tr>
<td>9.423</td>
<td>0.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[2][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_2_s7/I2</td>
</tr>
<tr>
<td>10.245</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C26[2][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_2_s7/F</td>
</tr>
<tr>
<td>11.066</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C26[0][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_2_s6/I0</td>
</tr>
<tr>
<td>12.165</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R17C26[0][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_2_s6/F</td>
</tr>
<tr>
<td>14.156</td>
<td>1.991</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C21</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_0_0_s/AD[2]</td>
</tr>
<tr>
<td>14.437</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C21</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_0_0_s/DO[0]</td>
</tr>
<tr>
<td>15.223</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[0][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_DOL_0_G[0]_s0/I0</td>
</tr>
<tr>
<td>16.322</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C23[0][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_DOL_0_G[0]_s0/F</td>
</tr>
<tr>
<td>16.322</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[0][B]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[0][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_0_s0/CLK</td>
</tr>
<tr>
<td>26.626</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C23[0][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.284</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.985, 47.503%; route: 6.156, 48.860%; tC2Q: 0.458, 3.638%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.625</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.266</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>49.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opll/u_ikaopll/u_REG/rhythm_reg_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opll/u_ikaopll/u_OP/cyc19r_lswave_raw_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C42[2][A]</td>
<td>u_opll/u_ikaopll/u_REG/rhythm_reg_5_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R9C42[2][A]</td>
<td style=" font-weight:bold;">u_opll/u_ikaopll/u_REG/rhythm_reg_5_s0/Q</td>
</tr>
<tr>
<td>6.302</td>
<td>2.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C39[1][B]</td>
<td>u_opll/u_ikaopll/u_TIMINGGEN/n158_s2/I2</td>
</tr>
<tr>
<td>7.401</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R12C39[1][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_TIMINGGEN/n158_s2/F</td>
</tr>
<tr>
<td>9.354</td>
<td>1.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C36[3][A]</td>
<td>u_opll/u_ikaopll/u_PG/op_phase_4_s2/I3</td>
</tr>
<tr>
<td>9.980</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C36[3][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_PG/op_phase_4_s2/F</td>
</tr>
<tr>
<td>10.801</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C36[3][A]</td>
<td>u_opll/u_ikaopll/u_PG/op_phase_0_s1/I3</td>
</tr>
<tr>
<td>11.427</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R9C36[3][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_PG/op_phase_0_s1/F</td>
</tr>
<tr>
<td>13.068</td>
<td>1.641</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C35[3][A]</td>
<td>u_opll/u_ikaopll/u_PG/op_phase_0_s/I1</td>
</tr>
<tr>
<td>14.167</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[3][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_PG/op_phase_0_s/F</td>
</tr>
<tr>
<td>16.270</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C36[0][A]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_0_s/I0</td>
</tr>
<tr>
<td>17.315</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C36[0][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_0_s/COUT</td>
</tr>
<tr>
<td>17.315</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C36[0][B]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_1_s/CIN</td>
</tr>
<tr>
<td>17.372</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C36[0][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_1_s/COUT</td>
</tr>
<tr>
<td>17.372</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C36[1][A]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_2_s/CIN</td>
</tr>
<tr>
<td>17.429</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C36[1][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_2_s/COUT</td>
</tr>
<tr>
<td>17.429</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C36[1][B]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_3_s/CIN</td>
</tr>
<tr>
<td>17.486</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C36[1][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_3_s/COUT</td>
</tr>
<tr>
<td>17.486</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C36[2][A]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_4_s/CIN</td>
</tr>
<tr>
<td>17.543</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C36[2][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_4_s/COUT</td>
</tr>
<tr>
<td>17.543</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C36[2][B]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_5_s/CIN</td>
</tr>
<tr>
<td>17.600</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C36[2][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_5_s/COUT</td>
</tr>
<tr>
<td>17.600</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C37[0][A]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_6_s/CIN</td>
</tr>
<tr>
<td>17.657</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_6_s/COUT</td>
</tr>
<tr>
<td>17.657</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C37[0][B]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_7_s/CIN</td>
</tr>
<tr>
<td>17.714</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_7_s/COUT</td>
</tr>
<tr>
<td>17.714</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C37[1][A]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_8_s/CIN</td>
</tr>
<tr>
<td>18.277</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>77</td>
<td>R27C37[1][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_8_s/SUM</td>
</tr>
<tr>
<td>19.450</td>
<td>1.173</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C46[1][B]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_logsin_addr_6_s0/I0</td>
</tr>
<tr>
<td>20.549</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R27C46[1][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_logsin_addr_6_s0/F</td>
</tr>
<tr>
<td>22.360</td>
<td>1.811</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C40[2][B]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_logsin_op1_0_s5/I3</td>
</tr>
<tr>
<td>23.386</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C40[2][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_logsin_op1_0_s5/F</td>
</tr>
<tr>
<td>23.805</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C41[1][A]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_logsin_op1_0_s4/I3</td>
</tr>
<tr>
<td>24.904</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C41[1][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_logsin_op1_0_s4/F</td>
</tr>
<tr>
<td>25.709</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C43[0][B]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_logsin_op1_0_s3/I0</td>
</tr>
<tr>
<td>26.335</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C43[0][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_logsin_op1_0_s3/F</td>
</tr>
<tr>
<td>27.640</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C43[0][B]</td>
<td>u_opll/u_ikaopll/u_OP/n192_s/I1</td>
</tr>
<tr>
<td>28.190</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C43[0][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/n192_s/COUT</td>
</tr>
<tr>
<td>28.190</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C43[1][A]</td>
<td>u_opll/u_ikaopll/u_OP/n191_s/CIN</td>
</tr>
<tr>
<td>28.247</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C43[1][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/n191_s/COUT</td>
</tr>
<tr>
<td>28.247</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C43[1][B]</td>
<td>u_opll/u_ikaopll/u_OP/n190_s/CIN</td>
</tr>
<tr>
<td>28.304</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C43[1][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/n190_s/COUT</td>
</tr>
<tr>
<td>28.304</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C43[2][A]</td>
<td>u_opll/u_ikaopll/u_OP/n189_s/CIN</td>
</tr>
<tr>
<td>28.361</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C43[2][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/n189_s/COUT</td>
</tr>
<tr>
<td>28.361</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C43[2][B]</td>
<td>u_opll/u_ikaopll/u_OP/n188_s/CIN</td>
</tr>
<tr>
<td>28.418</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C43[2][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/n188_s/COUT</td>
</tr>
<tr>
<td>28.418</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C44[0][A]</td>
<td>u_opll/u_ikaopll/u_OP/n187_s/CIN</td>
</tr>
<tr>
<td>28.475</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C44[0][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/n187_s/COUT</td>
</tr>
<tr>
<td>28.475</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C44[0][B]</td>
<td>u_opll/u_ikaopll/u_OP/n186_s/CIN</td>
</tr>
<tr>
<td>28.532</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C44[0][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/n186_s/COUT</td>
</tr>
<tr>
<td>28.532</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C44[1][A]</td>
<td>u_opll/u_ikaopll/u_OP/n185_s/CIN</td>
</tr>
<tr>
<td>28.589</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C44[1][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/n185_s/COUT</td>
</tr>
<tr>
<td>28.589</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C44[1][B]</td>
<td>u_opll/u_ikaopll/u_OP/n184_s/CIN</td>
</tr>
<tr>
<td>28.646</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C44[1][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/n184_s/COUT</td>
</tr>
<tr>
<td>28.646</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C44[2][A]</td>
<td>u_opll/u_ikaopll/u_OP/n183_s/CIN</td>
</tr>
<tr>
<td>28.703</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C44[2][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/n183_s/COUT</td>
</tr>
<tr>
<td>28.703</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C44[2][B]</td>
<td>u_opll/u_ikaopll/u_OP/n182_s/CIN</td>
</tr>
<tr>
<td>29.266</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C44[2][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/n182_s/SUM</td>
</tr>
<tr>
<td>29.266</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C44[2][B]</td>
<td style=" font-weight:bold;">u_opll/u_ikaopll/u_OP/cyc19r_lswave_raw_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>46.568</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.291</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C44[2][B]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19r_lswave_raw_10_s0/CLK</td>
</tr>
<tr>
<td>49.891</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C44[2][B]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19r_lswave_raw_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>46.568</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.933, 42.803%; route: 14.151, 55.402%; tC2Q: 0.458, 1.794%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.682</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.209</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>49.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opll/u_ikaopll/u_REG/rhythm_reg_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opll/u_ikaopll/u_OP/cyc19r_lswave_raw_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C42[2][A]</td>
<td>u_opll/u_ikaopll/u_REG/rhythm_reg_5_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R9C42[2][A]</td>
<td style=" font-weight:bold;">u_opll/u_ikaopll/u_REG/rhythm_reg_5_s0/Q</td>
</tr>
<tr>
<td>6.302</td>
<td>2.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C39[1][B]</td>
<td>u_opll/u_ikaopll/u_TIMINGGEN/n158_s2/I2</td>
</tr>
<tr>
<td>7.401</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R12C39[1][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_TIMINGGEN/n158_s2/F</td>
</tr>
<tr>
<td>9.354</td>
<td>1.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C36[3][A]</td>
<td>u_opll/u_ikaopll/u_PG/op_phase_4_s2/I3</td>
</tr>
<tr>
<td>9.980</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C36[3][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_PG/op_phase_4_s2/F</td>
</tr>
<tr>
<td>10.801</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C36[3][A]</td>
<td>u_opll/u_ikaopll/u_PG/op_phase_0_s1/I3</td>
</tr>
<tr>
<td>11.427</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R9C36[3][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_PG/op_phase_0_s1/F</td>
</tr>
<tr>
<td>13.068</td>
<td>1.641</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C35[3][A]</td>
<td>u_opll/u_ikaopll/u_PG/op_phase_0_s/I1</td>
</tr>
<tr>
<td>14.167</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[3][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_PG/op_phase_0_s/F</td>
</tr>
<tr>
<td>16.270</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C36[0][A]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_0_s/I0</td>
</tr>
<tr>
<td>17.315</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C36[0][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_0_s/COUT</td>
</tr>
<tr>
<td>17.315</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C36[0][B]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_1_s/CIN</td>
</tr>
<tr>
<td>17.372</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C36[0][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_1_s/COUT</td>
</tr>
<tr>
<td>17.372</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C36[1][A]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_2_s/CIN</td>
</tr>
<tr>
<td>17.429</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C36[1][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_2_s/COUT</td>
</tr>
<tr>
<td>17.429</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C36[1][B]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_3_s/CIN</td>
</tr>
<tr>
<td>17.486</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C36[1][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_3_s/COUT</td>
</tr>
<tr>
<td>17.486</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C36[2][A]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_4_s/CIN</td>
</tr>
<tr>
<td>17.543</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C36[2][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_4_s/COUT</td>
</tr>
<tr>
<td>17.543</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C36[2][B]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_5_s/CIN</td>
</tr>
<tr>
<td>17.600</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C36[2][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_5_s/COUT</td>
</tr>
<tr>
<td>17.600</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C37[0][A]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_6_s/CIN</td>
</tr>
<tr>
<td>17.657</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_6_s/COUT</td>
</tr>
<tr>
<td>17.657</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C37[0][B]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_7_s/CIN</td>
</tr>
<tr>
<td>17.714</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_7_s/COUT</td>
</tr>
<tr>
<td>17.714</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C37[1][A]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_8_s/CIN</td>
</tr>
<tr>
<td>18.277</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>77</td>
<td>R27C37[1][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_8_s/SUM</td>
</tr>
<tr>
<td>19.450</td>
<td>1.173</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C46[1][B]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_logsin_addr_6_s0/I0</td>
</tr>
<tr>
<td>20.549</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R27C46[1][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_logsin_addr_6_s0/F</td>
</tr>
<tr>
<td>22.360</td>
<td>1.811</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C40[2][B]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_logsin_op1_0_s5/I3</td>
</tr>
<tr>
<td>23.386</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C40[2][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_logsin_op1_0_s5/F</td>
</tr>
<tr>
<td>23.805</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C41[1][A]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_logsin_op1_0_s4/I3</td>
</tr>
<tr>
<td>24.904</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C41[1][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_logsin_op1_0_s4/F</td>
</tr>
<tr>
<td>25.709</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C43[0][B]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_logsin_op1_0_s3/I0</td>
</tr>
<tr>
<td>26.335</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C43[0][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_logsin_op1_0_s3/F</td>
</tr>
<tr>
<td>27.640</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C43[0][B]</td>
<td>u_opll/u_ikaopll/u_OP/n192_s/I1</td>
</tr>
<tr>
<td>28.190</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C43[0][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/n192_s/COUT</td>
</tr>
<tr>
<td>28.190</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C43[1][A]</td>
<td>u_opll/u_ikaopll/u_OP/n191_s/CIN</td>
</tr>
<tr>
<td>28.247</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C43[1][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/n191_s/COUT</td>
</tr>
<tr>
<td>28.247</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C43[1][B]</td>
<td>u_opll/u_ikaopll/u_OP/n190_s/CIN</td>
</tr>
<tr>
<td>28.304</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C43[1][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/n190_s/COUT</td>
</tr>
<tr>
<td>28.304</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C43[2][A]</td>
<td>u_opll/u_ikaopll/u_OP/n189_s/CIN</td>
</tr>
<tr>
<td>28.361</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C43[2][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/n189_s/COUT</td>
</tr>
<tr>
<td>28.361</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C43[2][B]</td>
<td>u_opll/u_ikaopll/u_OP/n188_s/CIN</td>
</tr>
<tr>
<td>28.418</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C43[2][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/n188_s/COUT</td>
</tr>
<tr>
<td>28.418</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C44[0][A]</td>
<td>u_opll/u_ikaopll/u_OP/n187_s/CIN</td>
</tr>
<tr>
<td>28.475</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C44[0][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/n187_s/COUT</td>
</tr>
<tr>
<td>28.475</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C44[0][B]</td>
<td>u_opll/u_ikaopll/u_OP/n186_s/CIN</td>
</tr>
<tr>
<td>28.532</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C44[0][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/n186_s/COUT</td>
</tr>
<tr>
<td>28.532</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C44[1][A]</td>
<td>u_opll/u_ikaopll/u_OP/n185_s/CIN</td>
</tr>
<tr>
<td>28.589</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C44[1][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/n185_s/COUT</td>
</tr>
<tr>
<td>28.589</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C44[1][B]</td>
<td>u_opll/u_ikaopll/u_OP/n184_s/CIN</td>
</tr>
<tr>
<td>28.646</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C44[1][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/n184_s/COUT</td>
</tr>
<tr>
<td>28.646</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C44[2][A]</td>
<td>u_opll/u_ikaopll/u_OP/n183_s/CIN</td>
</tr>
<tr>
<td>29.209</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C44[2][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/n183_s/SUM</td>
</tr>
<tr>
<td>29.209</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C44[2][A]</td>
<td style=" font-weight:bold;">u_opll/u_ikaopll/u_OP/cyc19r_lswave_raw_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>46.568</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.291</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C44[2][A]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19r_lswave_raw_9_s0/CLK</td>
</tr>
<tr>
<td>49.891</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C44[2][A]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19r_lswave_raw_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>46.568</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.876, 42.675%; route: 14.151, 55.526%; tC2Q: 0.458, 1.798%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.347</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.279</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.626</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/ramstyle_block.wavedata_ram_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C27[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R23C27[0][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0/Q</td>
</tr>
<tr>
<td>4.989</td>
<td>0.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C28[3][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_4_s10/I3</td>
</tr>
<tr>
<td>6.021</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R23C28[3][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_4_s10/F</td>
</tr>
<tr>
<td>7.662</td>
<td>1.641</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[3][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch3_ram_addr_4_s12/I0</td>
</tr>
<tr>
<td>8.288</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R15C26[3][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch3_ram_addr_4_s12/F</td>
</tr>
<tr>
<td>11.383</td>
<td>3.096</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C23[1][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch3_ram_addr_0_s2/I2</td>
</tr>
<tr>
<td>12.415</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R18C23[1][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch3_ram_addr_0_s2/F</td>
</tr>
<tr>
<td>14.390</td>
<td>1.974</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R23C21</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/wavetable_ram_wavetable_ram_0_0_s/AD[0]</td>
</tr>
<tr>
<td>14.670</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C21</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/wavetable_ram_wavetable_ram_0_0_s/DO[2]</td>
</tr>
<tr>
<td>15.457</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C23[2][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/wavetable_ram_DOL_2_G[0]_s0/I0</td>
</tr>
<tr>
<td>16.279</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C23[2][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/wavetable_ram_DOL_2_G[0]_s0/F</td>
</tr>
<tr>
<td>16.279</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C23[2][B]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/ramstyle_block.wavedata_ram_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C23[2][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/ramstyle_block.wavedata_ram_2_s0/CLK</td>
</tr>
<tr>
<td>26.626</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C23[2][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/ramstyle_block.wavedata_ram_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.284</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.793, 30.209%; route: 8.304, 66.141%; tC2Q: 0.458, 3.650%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.352</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.274</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.626</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C27[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R23C27[0][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0/Q</td>
</tr>
<tr>
<td>4.989</td>
<td>0.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C28[3][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_4_s10/I3</td>
</tr>
<tr>
<td>6.021</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R23C28[3][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_4_s10/F</td>
</tr>
<tr>
<td>7.315</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[3][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s6/I0</td>
</tr>
<tr>
<td>8.341</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R16C27[3][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s6/F</td>
</tr>
<tr>
<td>8.770</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[3][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s16/I1</td>
</tr>
<tr>
<td>9.396</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R16C26[3][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s16/F</td>
</tr>
<tr>
<td>9.423</td>
<td>0.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[2][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_2_s7/I2</td>
</tr>
<tr>
<td>10.245</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C26[2][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_2_s7/F</td>
</tr>
<tr>
<td>11.066</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C26[0][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_2_s6/I0</td>
</tr>
<tr>
<td>12.165</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R17C26[0][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_2_s6/F</td>
</tr>
<tr>
<td>14.175</td>
<td>2.010</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C20</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_1_1_s/AD[2]</td>
</tr>
<tr>
<td>14.456</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C20</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_1_1_s/DO[3]</td>
</tr>
<tr>
<td>15.242</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_DOL_7_G[0]_s0/I1</td>
</tr>
<tr>
<td>16.274</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C21[0][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_DOL_7_G[0]_s0/F</td>
</tr>
<tr>
<td>16.274</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[0][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_7_s0/CLK</td>
</tr>
<tr>
<td>26.626</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C21[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.284</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.918, 47.150%; route: 6.175, 49.198%; tC2Q: 0.458, 3.652%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.352</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.274</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.626</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C27[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R23C27[0][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0/Q</td>
</tr>
<tr>
<td>4.989</td>
<td>0.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C28[3][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_4_s10/I3</td>
</tr>
<tr>
<td>6.021</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R23C28[3][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_4_s10/F</td>
</tr>
<tr>
<td>7.315</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[3][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s6/I0</td>
</tr>
<tr>
<td>8.341</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R16C27[3][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s6/F</td>
</tr>
<tr>
<td>8.770</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[3][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s16/I1</td>
</tr>
<tr>
<td>9.396</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R16C26[3][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s16/F</td>
</tr>
<tr>
<td>9.423</td>
<td>0.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[2][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_2_s7/I2</td>
</tr>
<tr>
<td>10.245</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C26[2][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_2_s7/F</td>
</tr>
<tr>
<td>11.066</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C26[0][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_2_s6/I0</td>
</tr>
<tr>
<td>12.165</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R17C26[0][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_2_s6/F</td>
</tr>
<tr>
<td>14.175</td>
<td>2.010</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C20</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_1_1_s/AD[2]</td>
</tr>
<tr>
<td>14.456</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C20</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_1_1_s/DO[0]</td>
</tr>
<tr>
<td>15.242</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[2][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_DOL_4_G[0]_s0/I1</td>
</tr>
<tr>
<td>16.274</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C21[2][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_DOL_4_G[0]_s0/F</td>
</tr>
<tr>
<td>16.274</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[2][B]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[2][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_4_s0/CLK</td>
</tr>
<tr>
<td>26.626</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C21[2][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.284</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.918, 47.150%; route: 6.175, 49.198%; tC2Q: 0.458, 3.652%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.364</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.262</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.626</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/ramstyle_block.wavedata_ram_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C27[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R23C27[0][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0/Q</td>
</tr>
<tr>
<td>4.989</td>
<td>0.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C28[3][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_4_s10/I3</td>
</tr>
<tr>
<td>6.021</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R23C28[3][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_4_s10/F</td>
</tr>
<tr>
<td>7.662</td>
<td>1.641</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[3][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch3_ram_addr_4_s12/I0</td>
</tr>
<tr>
<td>8.288</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R15C26[3][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch3_ram_addr_4_s12/F</td>
</tr>
<tr>
<td>11.383</td>
<td>3.096</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C23[1][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch3_ram_addr_0_s2/I2</td>
</tr>
<tr>
<td>12.415</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R18C23[1][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch3_ram_addr_0_s2/F</td>
</tr>
<tr>
<td>14.235</td>
<td>1.819</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R23C22</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/wavetable_ram_wavetable_ram_0_1_s/AD[0]</td>
</tr>
<tr>
<td>14.516</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C22</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/wavetable_ram_wavetable_ram_0_1_s/DO[3]</td>
</tr>
<tr>
<td>15.636</td>
<td>1.121</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C22[1][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/wavetable_ram_DOL_7_G[0]_s0/I0</td>
</tr>
<tr>
<td>16.262</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C22[1][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/wavetable_ram_DOL_7_G[0]_s0/F</td>
</tr>
<tr>
<td>16.262</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[1][B]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/ramstyle_block.wavedata_ram_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[1][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/ramstyle_block.wavedata_ram_7_s0/CLK</td>
</tr>
<tr>
<td>26.626</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C22[1][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/ramstyle_block.wavedata_ram_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.284</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.597, 28.685%; route: 8.484, 67.659%; tC2Q: 0.458, 3.655%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.739</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.152</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>49.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opll/u_ikaopll/u_REG/rhythm_reg_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opll/u_ikaopll/u_OP/cyc19r_lswave_raw_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C42[2][A]</td>
<td>u_opll/u_ikaopll/u_REG/rhythm_reg_5_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R9C42[2][A]</td>
<td style=" font-weight:bold;">u_opll/u_ikaopll/u_REG/rhythm_reg_5_s0/Q</td>
</tr>
<tr>
<td>6.302</td>
<td>2.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C39[1][B]</td>
<td>u_opll/u_ikaopll/u_TIMINGGEN/n158_s2/I2</td>
</tr>
<tr>
<td>7.401</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R12C39[1][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_TIMINGGEN/n158_s2/F</td>
</tr>
<tr>
<td>9.354</td>
<td>1.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C36[3][A]</td>
<td>u_opll/u_ikaopll/u_PG/op_phase_4_s2/I3</td>
</tr>
<tr>
<td>9.980</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C36[3][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_PG/op_phase_4_s2/F</td>
</tr>
<tr>
<td>10.801</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C36[3][A]</td>
<td>u_opll/u_ikaopll/u_PG/op_phase_0_s1/I3</td>
</tr>
<tr>
<td>11.427</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R9C36[3][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_PG/op_phase_0_s1/F</td>
</tr>
<tr>
<td>13.068</td>
<td>1.641</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C35[3][A]</td>
<td>u_opll/u_ikaopll/u_PG/op_phase_0_s/I1</td>
</tr>
<tr>
<td>14.167</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[3][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_PG/op_phase_0_s/F</td>
</tr>
<tr>
<td>16.270</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C36[0][A]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_0_s/I0</td>
</tr>
<tr>
<td>17.315</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C36[0][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_0_s/COUT</td>
</tr>
<tr>
<td>17.315</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C36[0][B]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_1_s/CIN</td>
</tr>
<tr>
<td>17.372</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C36[0][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_1_s/COUT</td>
</tr>
<tr>
<td>17.372</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C36[1][A]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_2_s/CIN</td>
</tr>
<tr>
<td>17.429</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C36[1][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_2_s/COUT</td>
</tr>
<tr>
<td>17.429</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C36[1][B]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_3_s/CIN</td>
</tr>
<tr>
<td>17.486</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C36[1][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_3_s/COUT</td>
</tr>
<tr>
<td>17.486</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C36[2][A]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_4_s/CIN</td>
</tr>
<tr>
<td>17.543</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C36[2][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_4_s/COUT</td>
</tr>
<tr>
<td>17.543</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C36[2][B]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_5_s/CIN</td>
</tr>
<tr>
<td>17.600</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C36[2][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_5_s/COUT</td>
</tr>
<tr>
<td>17.600</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C37[0][A]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_6_s/CIN</td>
</tr>
<tr>
<td>17.657</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_6_s/COUT</td>
</tr>
<tr>
<td>17.657</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C37[0][B]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_7_s/CIN</td>
</tr>
<tr>
<td>17.714</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_7_s/COUT</td>
</tr>
<tr>
<td>17.714</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C37[1][A]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_8_s/CIN</td>
</tr>
<tr>
<td>18.277</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>77</td>
<td>R27C37[1][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_8_s/SUM</td>
</tr>
<tr>
<td>19.450</td>
<td>1.173</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C46[1][B]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_logsin_addr_6_s0/I0</td>
</tr>
<tr>
<td>20.549</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R27C46[1][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_logsin_addr_6_s0/F</td>
</tr>
<tr>
<td>22.360</td>
<td>1.811</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C40[2][B]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_logsin_op1_0_s5/I3</td>
</tr>
<tr>
<td>23.386</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C40[2][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_logsin_op1_0_s5/F</td>
</tr>
<tr>
<td>23.805</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C41[1][A]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_logsin_op1_0_s4/I3</td>
</tr>
<tr>
<td>24.904</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C41[1][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_logsin_op1_0_s4/F</td>
</tr>
<tr>
<td>25.709</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C43[0][B]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_logsin_op1_0_s3/I0</td>
</tr>
<tr>
<td>26.335</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C43[0][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_logsin_op1_0_s3/F</td>
</tr>
<tr>
<td>27.640</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C43[0][B]</td>
<td>u_opll/u_ikaopll/u_OP/n192_s/I1</td>
</tr>
<tr>
<td>28.190</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C43[0][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/n192_s/COUT</td>
</tr>
<tr>
<td>28.190</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C43[1][A]</td>
<td>u_opll/u_ikaopll/u_OP/n191_s/CIN</td>
</tr>
<tr>
<td>28.247</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C43[1][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/n191_s/COUT</td>
</tr>
<tr>
<td>28.247</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C43[1][B]</td>
<td>u_opll/u_ikaopll/u_OP/n190_s/CIN</td>
</tr>
<tr>
<td>28.304</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C43[1][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/n190_s/COUT</td>
</tr>
<tr>
<td>28.304</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C43[2][A]</td>
<td>u_opll/u_ikaopll/u_OP/n189_s/CIN</td>
</tr>
<tr>
<td>28.361</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C43[2][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/n189_s/COUT</td>
</tr>
<tr>
<td>28.361</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C43[2][B]</td>
<td>u_opll/u_ikaopll/u_OP/n188_s/CIN</td>
</tr>
<tr>
<td>28.418</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C43[2][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/n188_s/COUT</td>
</tr>
<tr>
<td>28.418</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C44[0][A]</td>
<td>u_opll/u_ikaopll/u_OP/n187_s/CIN</td>
</tr>
<tr>
<td>28.475</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C44[0][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/n187_s/COUT</td>
</tr>
<tr>
<td>28.475</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C44[0][B]</td>
<td>u_opll/u_ikaopll/u_OP/n186_s/CIN</td>
</tr>
<tr>
<td>28.532</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C44[0][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/n186_s/COUT</td>
</tr>
<tr>
<td>28.532</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C44[1][A]</td>
<td>u_opll/u_ikaopll/u_OP/n185_s/CIN</td>
</tr>
<tr>
<td>28.589</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C44[1][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/n185_s/COUT</td>
</tr>
<tr>
<td>28.589</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C44[1][B]</td>
<td>u_opll/u_ikaopll/u_OP/n184_s/CIN</td>
</tr>
<tr>
<td>29.152</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C44[1][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/n184_s/SUM</td>
</tr>
<tr>
<td>29.152</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C44[1][B]</td>
<td style=" font-weight:bold;">u_opll/u_ikaopll/u_OP/cyc19r_lswave_raw_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>46.568</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.291</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C44[1][B]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19r_lswave_raw_8_s0/CLK</td>
</tr>
<tr>
<td>49.891</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C44[1][B]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19r_lswave_raw_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>46.568</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.819, 42.547%; route: 14.151, 55.651%; tC2Q: 0.458, 1.802%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.796</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.095</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>49.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opll/u_ikaopll/u_REG/rhythm_reg_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opll/u_ikaopll/u_OP/cyc19r_lswave_raw_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C42[2][A]</td>
<td>u_opll/u_ikaopll/u_REG/rhythm_reg_5_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R9C42[2][A]</td>
<td style=" font-weight:bold;">u_opll/u_ikaopll/u_REG/rhythm_reg_5_s0/Q</td>
</tr>
<tr>
<td>6.302</td>
<td>2.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C39[1][B]</td>
<td>u_opll/u_ikaopll/u_TIMINGGEN/n158_s2/I2</td>
</tr>
<tr>
<td>7.401</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R12C39[1][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_TIMINGGEN/n158_s2/F</td>
</tr>
<tr>
<td>9.354</td>
<td>1.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C36[3][A]</td>
<td>u_opll/u_ikaopll/u_PG/op_phase_4_s2/I3</td>
</tr>
<tr>
<td>9.980</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C36[3][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_PG/op_phase_4_s2/F</td>
</tr>
<tr>
<td>10.801</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C36[3][A]</td>
<td>u_opll/u_ikaopll/u_PG/op_phase_0_s1/I3</td>
</tr>
<tr>
<td>11.427</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R9C36[3][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_PG/op_phase_0_s1/F</td>
</tr>
<tr>
<td>13.068</td>
<td>1.641</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C35[3][A]</td>
<td>u_opll/u_ikaopll/u_PG/op_phase_0_s/I1</td>
</tr>
<tr>
<td>14.167</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[3][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_PG/op_phase_0_s/F</td>
</tr>
<tr>
<td>16.270</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C36[0][A]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_0_s/I0</td>
</tr>
<tr>
<td>17.315</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C36[0][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_0_s/COUT</td>
</tr>
<tr>
<td>17.315</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C36[0][B]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_1_s/CIN</td>
</tr>
<tr>
<td>17.372</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C36[0][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_1_s/COUT</td>
</tr>
<tr>
<td>17.372</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C36[1][A]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_2_s/CIN</td>
</tr>
<tr>
<td>17.429</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C36[1][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_2_s/COUT</td>
</tr>
<tr>
<td>17.429</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C36[1][B]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_3_s/CIN</td>
</tr>
<tr>
<td>17.486</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C36[1][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_3_s/COUT</td>
</tr>
<tr>
<td>17.486</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C36[2][A]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_4_s/CIN</td>
</tr>
<tr>
<td>17.543</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C36[2][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_4_s/COUT</td>
</tr>
<tr>
<td>17.543</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C36[2][B]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_5_s/CIN</td>
</tr>
<tr>
<td>17.600</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C36[2][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_5_s/COUT</td>
</tr>
<tr>
<td>17.600</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C37[0][A]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_6_s/CIN</td>
</tr>
<tr>
<td>17.657</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_6_s/COUT</td>
</tr>
<tr>
<td>17.657</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C37[0][B]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_7_s/CIN</td>
</tr>
<tr>
<td>17.714</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_7_s/COUT</td>
</tr>
<tr>
<td>17.714</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C37[1][A]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_8_s/CIN</td>
</tr>
<tr>
<td>18.277</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>77</td>
<td>R27C37[1][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_8_s/SUM</td>
</tr>
<tr>
<td>19.450</td>
<td>1.173</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C46[1][B]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_logsin_addr_6_s0/I0</td>
</tr>
<tr>
<td>20.549</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R27C46[1][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_logsin_addr_6_s0/F</td>
</tr>
<tr>
<td>22.360</td>
<td>1.811</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C40[2][B]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_logsin_op1_0_s5/I3</td>
</tr>
<tr>
<td>23.386</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C40[2][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_logsin_op1_0_s5/F</td>
</tr>
<tr>
<td>23.805</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C41[1][A]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_logsin_op1_0_s4/I3</td>
</tr>
<tr>
<td>24.904</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C41[1][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_logsin_op1_0_s4/F</td>
</tr>
<tr>
<td>25.709</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C43[0][B]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_logsin_op1_0_s3/I0</td>
</tr>
<tr>
<td>26.335</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C43[0][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_logsin_op1_0_s3/F</td>
</tr>
<tr>
<td>27.640</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C43[0][B]</td>
<td>u_opll/u_ikaopll/u_OP/n192_s/I1</td>
</tr>
<tr>
<td>28.190</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C43[0][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/n192_s/COUT</td>
</tr>
<tr>
<td>28.190</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C43[1][A]</td>
<td>u_opll/u_ikaopll/u_OP/n191_s/CIN</td>
</tr>
<tr>
<td>28.247</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C43[1][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/n191_s/COUT</td>
</tr>
<tr>
<td>28.247</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C43[1][B]</td>
<td>u_opll/u_ikaopll/u_OP/n190_s/CIN</td>
</tr>
<tr>
<td>28.304</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C43[1][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/n190_s/COUT</td>
</tr>
<tr>
<td>28.304</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C43[2][A]</td>
<td>u_opll/u_ikaopll/u_OP/n189_s/CIN</td>
</tr>
<tr>
<td>28.361</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C43[2][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/n189_s/COUT</td>
</tr>
<tr>
<td>28.361</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C43[2][B]</td>
<td>u_opll/u_ikaopll/u_OP/n188_s/CIN</td>
</tr>
<tr>
<td>28.418</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C43[2][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/n188_s/COUT</td>
</tr>
<tr>
<td>28.418</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C44[0][A]</td>
<td>u_opll/u_ikaopll/u_OP/n187_s/CIN</td>
</tr>
<tr>
<td>28.475</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C44[0][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/n187_s/COUT</td>
</tr>
<tr>
<td>28.475</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C44[0][B]</td>
<td>u_opll/u_ikaopll/u_OP/n186_s/CIN</td>
</tr>
<tr>
<td>28.532</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C44[0][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/n186_s/COUT</td>
</tr>
<tr>
<td>28.532</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C44[1][A]</td>
<td>u_opll/u_ikaopll/u_OP/n185_s/CIN</td>
</tr>
<tr>
<td>29.095</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C44[1][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/n185_s/SUM</td>
</tr>
<tr>
<td>29.095</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C44[1][A]</td>
<td style=" font-weight:bold;">u_opll/u_ikaopll/u_OP/cyc19r_lswave_raw_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>46.568</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.291</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C44[1][A]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19r_lswave_raw_7_s0/CLK</td>
</tr>
<tr>
<td>49.891</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C44[1][A]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19r_lswave_raw_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>46.568</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.762, 42.418%; route: 14.151, 55.776%; tC2Q: 0.458, 1.806%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.853</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.038</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>49.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opll/u_ikaopll/u_REG/rhythm_reg_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opll/u_ikaopll/u_OP/cyc19r_lswave_raw_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C42[2][A]</td>
<td>u_opll/u_ikaopll/u_REG/rhythm_reg_5_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R9C42[2][A]</td>
<td style=" font-weight:bold;">u_opll/u_ikaopll/u_REG/rhythm_reg_5_s0/Q</td>
</tr>
<tr>
<td>6.302</td>
<td>2.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C39[1][B]</td>
<td>u_opll/u_ikaopll/u_TIMINGGEN/n158_s2/I2</td>
</tr>
<tr>
<td>7.401</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R12C39[1][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_TIMINGGEN/n158_s2/F</td>
</tr>
<tr>
<td>9.354</td>
<td>1.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C36[3][A]</td>
<td>u_opll/u_ikaopll/u_PG/op_phase_4_s2/I3</td>
</tr>
<tr>
<td>9.980</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C36[3][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_PG/op_phase_4_s2/F</td>
</tr>
<tr>
<td>10.801</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C36[3][A]</td>
<td>u_opll/u_ikaopll/u_PG/op_phase_0_s1/I3</td>
</tr>
<tr>
<td>11.427</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R9C36[3][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_PG/op_phase_0_s1/F</td>
</tr>
<tr>
<td>13.068</td>
<td>1.641</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C35[3][A]</td>
<td>u_opll/u_ikaopll/u_PG/op_phase_0_s/I1</td>
</tr>
<tr>
<td>14.167</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[3][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_PG/op_phase_0_s/F</td>
</tr>
<tr>
<td>16.270</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C36[0][A]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_0_s/I0</td>
</tr>
<tr>
<td>17.315</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C36[0][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_0_s/COUT</td>
</tr>
<tr>
<td>17.315</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C36[0][B]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_1_s/CIN</td>
</tr>
<tr>
<td>17.372</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C36[0][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_1_s/COUT</td>
</tr>
<tr>
<td>17.372</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C36[1][A]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_2_s/CIN</td>
</tr>
<tr>
<td>17.429</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C36[1][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_2_s/COUT</td>
</tr>
<tr>
<td>17.429</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C36[1][B]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_3_s/CIN</td>
</tr>
<tr>
<td>17.486</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C36[1][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_3_s/COUT</td>
</tr>
<tr>
<td>17.486</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C36[2][A]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_4_s/CIN</td>
</tr>
<tr>
<td>17.543</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C36[2][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_4_s/COUT</td>
</tr>
<tr>
<td>17.543</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C36[2][B]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_5_s/CIN</td>
</tr>
<tr>
<td>17.600</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C36[2][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_5_s/COUT</td>
</tr>
<tr>
<td>17.600</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C37[0][A]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_6_s/CIN</td>
</tr>
<tr>
<td>17.657</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_6_s/COUT</td>
</tr>
<tr>
<td>17.657</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C37[0][B]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_7_s/CIN</td>
</tr>
<tr>
<td>17.714</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_7_s/COUT</td>
</tr>
<tr>
<td>17.714</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C37[1][A]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_8_s/CIN</td>
</tr>
<tr>
<td>18.277</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>77</td>
<td>R27C37[1][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_8_s/SUM</td>
</tr>
<tr>
<td>19.450</td>
<td>1.173</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C46[1][B]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_logsin_addr_6_s0/I0</td>
</tr>
<tr>
<td>20.549</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R27C46[1][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_logsin_addr_6_s0/F</td>
</tr>
<tr>
<td>22.360</td>
<td>1.811</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C40[2][B]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_logsin_op1_0_s5/I3</td>
</tr>
<tr>
<td>23.386</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C40[2][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_logsin_op1_0_s5/F</td>
</tr>
<tr>
<td>23.805</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C41[1][A]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_logsin_op1_0_s4/I3</td>
</tr>
<tr>
<td>24.904</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C41[1][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_logsin_op1_0_s4/F</td>
</tr>
<tr>
<td>25.709</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C43[0][B]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_logsin_op1_0_s3/I0</td>
</tr>
<tr>
<td>26.335</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C43[0][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_logsin_op1_0_s3/F</td>
</tr>
<tr>
<td>27.640</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C43[0][B]</td>
<td>u_opll/u_ikaopll/u_OP/n192_s/I1</td>
</tr>
<tr>
<td>28.190</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C43[0][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/n192_s/COUT</td>
</tr>
<tr>
<td>28.190</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C43[1][A]</td>
<td>u_opll/u_ikaopll/u_OP/n191_s/CIN</td>
</tr>
<tr>
<td>28.247</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C43[1][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/n191_s/COUT</td>
</tr>
<tr>
<td>28.247</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C43[1][B]</td>
<td>u_opll/u_ikaopll/u_OP/n190_s/CIN</td>
</tr>
<tr>
<td>28.304</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C43[1][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/n190_s/COUT</td>
</tr>
<tr>
<td>28.304</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C43[2][A]</td>
<td>u_opll/u_ikaopll/u_OP/n189_s/CIN</td>
</tr>
<tr>
<td>28.361</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C43[2][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/n189_s/COUT</td>
</tr>
<tr>
<td>28.361</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C43[2][B]</td>
<td>u_opll/u_ikaopll/u_OP/n188_s/CIN</td>
</tr>
<tr>
<td>28.418</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C43[2][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/n188_s/COUT</td>
</tr>
<tr>
<td>28.418</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C44[0][A]</td>
<td>u_opll/u_ikaopll/u_OP/n187_s/CIN</td>
</tr>
<tr>
<td>28.475</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C44[0][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/n187_s/COUT</td>
</tr>
<tr>
<td>28.475</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C44[0][B]</td>
<td>u_opll/u_ikaopll/u_OP/n186_s/CIN</td>
</tr>
<tr>
<td>29.038</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C44[0][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/n186_s/SUM</td>
</tr>
<tr>
<td>29.038</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C44[0][B]</td>
<td style=" font-weight:bold;">u_opll/u_ikaopll/u_OP/cyc19r_lswave_raw_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>46.568</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.291</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C44[0][B]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19r_lswave_raw_6_s0/CLK</td>
</tr>
<tr>
<td>49.891</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C44[0][B]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19r_lswave_raw_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>46.568</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.705, 42.288%; route: 14.151, 55.901%; tC2Q: 0.458, 1.811%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.910</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.981</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>49.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opll/u_ikaopll/u_REG/rhythm_reg_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opll/u_ikaopll/u_OP/cyc19r_lswave_raw_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C42[2][A]</td>
<td>u_opll/u_ikaopll/u_REG/rhythm_reg_5_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R9C42[2][A]</td>
<td style=" font-weight:bold;">u_opll/u_ikaopll/u_REG/rhythm_reg_5_s0/Q</td>
</tr>
<tr>
<td>6.302</td>
<td>2.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C39[1][B]</td>
<td>u_opll/u_ikaopll/u_TIMINGGEN/n158_s2/I2</td>
</tr>
<tr>
<td>7.401</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R12C39[1][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_TIMINGGEN/n158_s2/F</td>
</tr>
<tr>
<td>9.354</td>
<td>1.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C36[3][A]</td>
<td>u_opll/u_ikaopll/u_PG/op_phase_4_s2/I3</td>
</tr>
<tr>
<td>9.980</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C36[3][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_PG/op_phase_4_s2/F</td>
</tr>
<tr>
<td>10.801</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C36[3][A]</td>
<td>u_opll/u_ikaopll/u_PG/op_phase_0_s1/I3</td>
</tr>
<tr>
<td>11.427</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R9C36[3][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_PG/op_phase_0_s1/F</td>
</tr>
<tr>
<td>13.068</td>
<td>1.641</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C35[3][A]</td>
<td>u_opll/u_ikaopll/u_PG/op_phase_0_s/I1</td>
</tr>
<tr>
<td>14.167</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[3][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_PG/op_phase_0_s/F</td>
</tr>
<tr>
<td>16.270</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C36[0][A]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_0_s/I0</td>
</tr>
<tr>
<td>17.315</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C36[0][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_0_s/COUT</td>
</tr>
<tr>
<td>17.315</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C36[0][B]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_1_s/CIN</td>
</tr>
<tr>
<td>17.372</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C36[0][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_1_s/COUT</td>
</tr>
<tr>
<td>17.372</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C36[1][A]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_2_s/CIN</td>
</tr>
<tr>
<td>17.429</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C36[1][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_2_s/COUT</td>
</tr>
<tr>
<td>17.429</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C36[1][B]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_3_s/CIN</td>
</tr>
<tr>
<td>17.486</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C36[1][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_3_s/COUT</td>
</tr>
<tr>
<td>17.486</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C36[2][A]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_4_s/CIN</td>
</tr>
<tr>
<td>17.543</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C36[2][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_4_s/COUT</td>
</tr>
<tr>
<td>17.543</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C36[2][B]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_5_s/CIN</td>
</tr>
<tr>
<td>17.600</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C36[2][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_5_s/COUT</td>
</tr>
<tr>
<td>17.600</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C37[0][A]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_6_s/CIN</td>
</tr>
<tr>
<td>17.657</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_6_s/COUT</td>
</tr>
<tr>
<td>17.657</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C37[0][B]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_7_s/CIN</td>
</tr>
<tr>
<td>17.714</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_7_s/COUT</td>
</tr>
<tr>
<td>17.714</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C37[1][A]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_8_s/CIN</td>
</tr>
<tr>
<td>18.277</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>77</td>
<td>R27C37[1][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_8_s/SUM</td>
</tr>
<tr>
<td>19.450</td>
<td>1.173</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C46[1][B]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_logsin_addr_6_s0/I0</td>
</tr>
<tr>
<td>20.549</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R27C46[1][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_logsin_addr_6_s0/F</td>
</tr>
<tr>
<td>22.360</td>
<td>1.811</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C40[2][B]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_logsin_op1_0_s5/I3</td>
</tr>
<tr>
<td>23.386</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C40[2][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_logsin_op1_0_s5/F</td>
</tr>
<tr>
<td>23.805</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C41[1][A]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_logsin_op1_0_s4/I3</td>
</tr>
<tr>
<td>24.904</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C41[1][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_logsin_op1_0_s4/F</td>
</tr>
<tr>
<td>25.709</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C43[0][B]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_logsin_op1_0_s3/I0</td>
</tr>
<tr>
<td>26.335</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C43[0][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_logsin_op1_0_s3/F</td>
</tr>
<tr>
<td>27.640</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C43[0][B]</td>
<td>u_opll/u_ikaopll/u_OP/n192_s/I1</td>
</tr>
<tr>
<td>28.190</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C43[0][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/n192_s/COUT</td>
</tr>
<tr>
<td>28.190</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C43[1][A]</td>
<td>u_opll/u_ikaopll/u_OP/n191_s/CIN</td>
</tr>
<tr>
<td>28.247</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C43[1][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/n191_s/COUT</td>
</tr>
<tr>
<td>28.247</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C43[1][B]</td>
<td>u_opll/u_ikaopll/u_OP/n190_s/CIN</td>
</tr>
<tr>
<td>28.304</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C43[1][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/n190_s/COUT</td>
</tr>
<tr>
<td>28.304</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C43[2][A]</td>
<td>u_opll/u_ikaopll/u_OP/n189_s/CIN</td>
</tr>
<tr>
<td>28.361</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C43[2][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/n189_s/COUT</td>
</tr>
<tr>
<td>28.361</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C43[2][B]</td>
<td>u_opll/u_ikaopll/u_OP/n188_s/CIN</td>
</tr>
<tr>
<td>28.418</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C43[2][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/n188_s/COUT</td>
</tr>
<tr>
<td>28.418</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C44[0][A]</td>
<td>u_opll/u_ikaopll/u_OP/n187_s/CIN</td>
</tr>
<tr>
<td>28.981</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C44[0][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/n187_s/SUM</td>
</tr>
<tr>
<td>28.981</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C44[0][A]</td>
<td style=" font-weight:bold;">u_opll/u_ikaopll/u_OP/cyc19r_lswave_raw_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>46.568</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.291</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C44[0][A]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19r_lswave_raw_5_s0/CLK</td>
</tr>
<tr>
<td>49.891</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C44[0][A]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19r_lswave_raw_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>46.568</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.648, 42.158%; route: 14.151, 56.028%; tC2Q: 0.458, 1.815%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.967</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.924</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>49.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opll/u_ikaopll/u_REG/rhythm_reg_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opll/u_ikaopll/u_OP/cyc19r_lswave_raw_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C42[2][A]</td>
<td>u_opll/u_ikaopll/u_REG/rhythm_reg_5_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R9C42[2][A]</td>
<td style=" font-weight:bold;">u_opll/u_ikaopll/u_REG/rhythm_reg_5_s0/Q</td>
</tr>
<tr>
<td>6.302</td>
<td>2.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C39[1][B]</td>
<td>u_opll/u_ikaopll/u_TIMINGGEN/n158_s2/I2</td>
</tr>
<tr>
<td>7.401</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R12C39[1][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_TIMINGGEN/n158_s2/F</td>
</tr>
<tr>
<td>9.354</td>
<td>1.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C36[3][A]</td>
<td>u_opll/u_ikaopll/u_PG/op_phase_4_s2/I3</td>
</tr>
<tr>
<td>9.980</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C36[3][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_PG/op_phase_4_s2/F</td>
</tr>
<tr>
<td>10.801</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C36[3][A]</td>
<td>u_opll/u_ikaopll/u_PG/op_phase_0_s1/I3</td>
</tr>
<tr>
<td>11.427</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R9C36[3][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_PG/op_phase_0_s1/F</td>
</tr>
<tr>
<td>13.068</td>
<td>1.641</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C35[3][A]</td>
<td>u_opll/u_ikaopll/u_PG/op_phase_0_s/I1</td>
</tr>
<tr>
<td>14.167</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[3][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_PG/op_phase_0_s/F</td>
</tr>
<tr>
<td>16.270</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C36[0][A]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_0_s/I0</td>
</tr>
<tr>
<td>17.315</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C36[0][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_0_s/COUT</td>
</tr>
<tr>
<td>17.315</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C36[0][B]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_1_s/CIN</td>
</tr>
<tr>
<td>17.372</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C36[0][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_1_s/COUT</td>
</tr>
<tr>
<td>17.372</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C36[1][A]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_2_s/CIN</td>
</tr>
<tr>
<td>17.429</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C36[1][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_2_s/COUT</td>
</tr>
<tr>
<td>17.429</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C36[1][B]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_3_s/CIN</td>
</tr>
<tr>
<td>17.486</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C36[1][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_3_s/COUT</td>
</tr>
<tr>
<td>17.486</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C36[2][A]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_4_s/CIN</td>
</tr>
<tr>
<td>17.543</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C36[2][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_4_s/COUT</td>
</tr>
<tr>
<td>17.543</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C36[2][B]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_5_s/CIN</td>
</tr>
<tr>
<td>17.600</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C36[2][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_5_s/COUT</td>
</tr>
<tr>
<td>17.600</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C37[0][A]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_6_s/CIN</td>
</tr>
<tr>
<td>17.657</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_6_s/COUT</td>
</tr>
<tr>
<td>17.657</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C37[0][B]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_7_s/CIN</td>
</tr>
<tr>
<td>17.714</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_7_s/COUT</td>
</tr>
<tr>
<td>17.714</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C37[1][A]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_8_s/CIN</td>
</tr>
<tr>
<td>18.277</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>77</td>
<td>R27C37[1][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_8_s/SUM</td>
</tr>
<tr>
<td>19.450</td>
<td>1.173</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C46[1][B]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_logsin_addr_6_s0/I0</td>
</tr>
<tr>
<td>20.549</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R27C46[1][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_logsin_addr_6_s0/F</td>
</tr>
<tr>
<td>22.360</td>
<td>1.811</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C40[2][B]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_logsin_op1_0_s5/I3</td>
</tr>
<tr>
<td>23.386</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C40[2][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_logsin_op1_0_s5/F</td>
</tr>
<tr>
<td>23.805</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C41[1][A]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_logsin_op1_0_s4/I3</td>
</tr>
<tr>
<td>24.904</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C41[1][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_logsin_op1_0_s4/F</td>
</tr>
<tr>
<td>25.709</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C43[0][B]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_logsin_op1_0_s3/I0</td>
</tr>
<tr>
<td>26.335</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C43[0][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_logsin_op1_0_s3/F</td>
</tr>
<tr>
<td>27.640</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C43[0][B]</td>
<td>u_opll/u_ikaopll/u_OP/n192_s/I1</td>
</tr>
<tr>
<td>28.190</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C43[0][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/n192_s/COUT</td>
</tr>
<tr>
<td>28.190</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C43[1][A]</td>
<td>u_opll/u_ikaopll/u_OP/n191_s/CIN</td>
</tr>
<tr>
<td>28.247</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C43[1][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/n191_s/COUT</td>
</tr>
<tr>
<td>28.247</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C43[1][B]</td>
<td>u_opll/u_ikaopll/u_OP/n190_s/CIN</td>
</tr>
<tr>
<td>28.304</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C43[1][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/n190_s/COUT</td>
</tr>
<tr>
<td>28.304</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C43[2][A]</td>
<td>u_opll/u_ikaopll/u_OP/n189_s/CIN</td>
</tr>
<tr>
<td>28.361</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C43[2][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/n189_s/COUT</td>
</tr>
<tr>
<td>28.361</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C43[2][B]</td>
<td>u_opll/u_ikaopll/u_OP/n188_s/CIN</td>
</tr>
<tr>
<td>28.924</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C43[2][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/n188_s/SUM</td>
</tr>
<tr>
<td>28.924</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C43[2][B]</td>
<td style=" font-weight:bold;">u_opll/u_ikaopll/u_OP/cyc19r_lswave_raw_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>46.568</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.291</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C43[2][B]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19r_lswave_raw_4_s0/CLK</td>
</tr>
<tr>
<td>49.891</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C43[2][B]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19r_lswave_raw_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>46.568</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.591, 42.027%; route: 14.151, 56.154%; tC2Q: 0.458, 1.819%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.024</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.867</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>49.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opll/u_ikaopll/u_REG/rhythm_reg_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opll/u_ikaopll/u_OP/cyc19r_lswave_raw_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C42[2][A]</td>
<td>u_opll/u_ikaopll/u_REG/rhythm_reg_5_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R9C42[2][A]</td>
<td style=" font-weight:bold;">u_opll/u_ikaopll/u_REG/rhythm_reg_5_s0/Q</td>
</tr>
<tr>
<td>6.302</td>
<td>2.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C39[1][B]</td>
<td>u_opll/u_ikaopll/u_TIMINGGEN/n158_s2/I2</td>
</tr>
<tr>
<td>7.401</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R12C39[1][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_TIMINGGEN/n158_s2/F</td>
</tr>
<tr>
<td>9.354</td>
<td>1.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C36[3][A]</td>
<td>u_opll/u_ikaopll/u_PG/op_phase_4_s2/I3</td>
</tr>
<tr>
<td>9.980</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C36[3][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_PG/op_phase_4_s2/F</td>
</tr>
<tr>
<td>10.801</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C36[3][A]</td>
<td>u_opll/u_ikaopll/u_PG/op_phase_0_s1/I3</td>
</tr>
<tr>
<td>11.427</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R9C36[3][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_PG/op_phase_0_s1/F</td>
</tr>
<tr>
<td>13.068</td>
<td>1.641</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C35[3][A]</td>
<td>u_opll/u_ikaopll/u_PG/op_phase_0_s/I1</td>
</tr>
<tr>
<td>14.167</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[3][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_PG/op_phase_0_s/F</td>
</tr>
<tr>
<td>16.270</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C36[0][A]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_0_s/I0</td>
</tr>
<tr>
<td>17.315</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C36[0][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_0_s/COUT</td>
</tr>
<tr>
<td>17.315</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C36[0][B]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_1_s/CIN</td>
</tr>
<tr>
<td>17.372</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C36[0][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_1_s/COUT</td>
</tr>
<tr>
<td>17.372</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C36[1][A]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_2_s/CIN</td>
</tr>
<tr>
<td>17.429</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C36[1][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_2_s/COUT</td>
</tr>
<tr>
<td>17.429</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C36[1][B]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_3_s/CIN</td>
</tr>
<tr>
<td>17.486</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C36[1][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_3_s/COUT</td>
</tr>
<tr>
<td>17.486</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C36[2][A]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_4_s/CIN</td>
</tr>
<tr>
<td>17.543</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C36[2][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_4_s/COUT</td>
</tr>
<tr>
<td>17.543</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C36[2][B]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_5_s/CIN</td>
</tr>
<tr>
<td>17.600</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C36[2][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_5_s/COUT</td>
</tr>
<tr>
<td>17.600</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C37[0][A]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_6_s/CIN</td>
</tr>
<tr>
<td>17.657</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_6_s/COUT</td>
</tr>
<tr>
<td>17.657</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C37[0][B]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_7_s/CIN</td>
</tr>
<tr>
<td>17.714</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_7_s/COUT</td>
</tr>
<tr>
<td>17.714</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C37[1][A]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_8_s/CIN</td>
</tr>
<tr>
<td>18.277</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>77</td>
<td>R27C37[1][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_8_s/SUM</td>
</tr>
<tr>
<td>19.450</td>
<td>1.173</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C46[1][B]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_logsin_addr_6_s0/I0</td>
</tr>
<tr>
<td>20.549</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R27C46[1][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_logsin_addr_6_s0/F</td>
</tr>
<tr>
<td>22.360</td>
<td>1.811</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C40[2][B]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_logsin_op1_0_s5/I3</td>
</tr>
<tr>
<td>23.386</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C40[2][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_logsin_op1_0_s5/F</td>
</tr>
<tr>
<td>23.805</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C41[1][A]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_logsin_op1_0_s4/I3</td>
</tr>
<tr>
<td>24.904</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C41[1][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_logsin_op1_0_s4/F</td>
</tr>
<tr>
<td>25.709</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C43[0][B]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_logsin_op1_0_s3/I0</td>
</tr>
<tr>
<td>26.335</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C43[0][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_logsin_op1_0_s3/F</td>
</tr>
<tr>
<td>27.640</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C43[0][B]</td>
<td>u_opll/u_ikaopll/u_OP/n192_s/I1</td>
</tr>
<tr>
<td>28.190</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C43[0][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/n192_s/COUT</td>
</tr>
<tr>
<td>28.190</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C43[1][A]</td>
<td>u_opll/u_ikaopll/u_OP/n191_s/CIN</td>
</tr>
<tr>
<td>28.247</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C43[1][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/n191_s/COUT</td>
</tr>
<tr>
<td>28.247</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C43[1][B]</td>
<td>u_opll/u_ikaopll/u_OP/n190_s/CIN</td>
</tr>
<tr>
<td>28.304</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C43[1][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/n190_s/COUT</td>
</tr>
<tr>
<td>28.304</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C43[2][A]</td>
<td>u_opll/u_ikaopll/u_OP/n189_s/CIN</td>
</tr>
<tr>
<td>28.867</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C43[2][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/n189_s/SUM</td>
</tr>
<tr>
<td>28.867</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C43[2][A]</td>
<td style=" font-weight:bold;">u_opll/u_ikaopll/u_OP/cyc19r_lswave_raw_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>46.568</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.291</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C43[2][A]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19r_lswave_raw_3_s0/CLK</td>
</tr>
<tr>
<td>49.891</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C43[2][A]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19r_lswave_raw_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>46.568</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.534, 41.896%; route: 14.151, 56.282%; tC2Q: 0.458, 1.823%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.081</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.810</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>49.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opll/u_ikaopll/u_REG/rhythm_reg_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opll/u_ikaopll/u_OP/cyc19r_lswave_raw_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C42[2][A]</td>
<td>u_opll/u_ikaopll/u_REG/rhythm_reg_5_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R9C42[2][A]</td>
<td style=" font-weight:bold;">u_opll/u_ikaopll/u_REG/rhythm_reg_5_s0/Q</td>
</tr>
<tr>
<td>6.302</td>
<td>2.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C39[1][B]</td>
<td>u_opll/u_ikaopll/u_TIMINGGEN/n158_s2/I2</td>
</tr>
<tr>
<td>7.401</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R12C39[1][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_TIMINGGEN/n158_s2/F</td>
</tr>
<tr>
<td>9.354</td>
<td>1.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C36[3][A]</td>
<td>u_opll/u_ikaopll/u_PG/op_phase_4_s2/I3</td>
</tr>
<tr>
<td>9.980</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C36[3][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_PG/op_phase_4_s2/F</td>
</tr>
<tr>
<td>10.801</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C36[3][A]</td>
<td>u_opll/u_ikaopll/u_PG/op_phase_0_s1/I3</td>
</tr>
<tr>
<td>11.427</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R9C36[3][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_PG/op_phase_0_s1/F</td>
</tr>
<tr>
<td>13.068</td>
<td>1.641</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C35[3][A]</td>
<td>u_opll/u_ikaopll/u_PG/op_phase_0_s/I1</td>
</tr>
<tr>
<td>14.167</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[3][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_PG/op_phase_0_s/F</td>
</tr>
<tr>
<td>16.270</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C36[0][A]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_0_s/I0</td>
</tr>
<tr>
<td>17.315</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C36[0][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_0_s/COUT</td>
</tr>
<tr>
<td>17.315</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C36[0][B]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_1_s/CIN</td>
</tr>
<tr>
<td>17.372</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C36[0][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_1_s/COUT</td>
</tr>
<tr>
<td>17.372</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C36[1][A]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_2_s/CIN</td>
</tr>
<tr>
<td>17.429</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C36[1][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_2_s/COUT</td>
</tr>
<tr>
<td>17.429</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C36[1][B]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_3_s/CIN</td>
</tr>
<tr>
<td>17.486</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C36[1][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_3_s/COUT</td>
</tr>
<tr>
<td>17.486</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C36[2][A]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_4_s/CIN</td>
</tr>
<tr>
<td>17.543</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C36[2][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_4_s/COUT</td>
</tr>
<tr>
<td>17.543</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C36[2][B]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_5_s/CIN</td>
</tr>
<tr>
<td>17.600</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C36[2][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_5_s/COUT</td>
</tr>
<tr>
<td>17.600</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C37[0][A]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_6_s/CIN</td>
</tr>
<tr>
<td>17.657</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_6_s/COUT</td>
</tr>
<tr>
<td>17.657</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C37[0][B]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_7_s/CIN</td>
</tr>
<tr>
<td>17.714</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_7_s/COUT</td>
</tr>
<tr>
<td>17.714</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C37[1][A]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_8_s/CIN</td>
</tr>
<tr>
<td>18.277</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>77</td>
<td>R27C37[1][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_8_s/SUM</td>
</tr>
<tr>
<td>19.450</td>
<td>1.173</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C46[1][B]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_logsin_addr_6_s0/I0</td>
</tr>
<tr>
<td>20.549</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R27C46[1][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_logsin_addr_6_s0/F</td>
</tr>
<tr>
<td>22.360</td>
<td>1.811</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C40[2][B]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_logsin_op1_0_s5/I3</td>
</tr>
<tr>
<td>23.386</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C40[2][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_logsin_op1_0_s5/F</td>
</tr>
<tr>
<td>23.805</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C41[1][A]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_logsin_op1_0_s4/I3</td>
</tr>
<tr>
<td>24.904</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C41[1][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_logsin_op1_0_s4/F</td>
</tr>
<tr>
<td>25.709</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C43[0][B]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_logsin_op1_0_s3/I0</td>
</tr>
<tr>
<td>26.335</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C43[0][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_logsin_op1_0_s3/F</td>
</tr>
<tr>
<td>27.640</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C43[0][B]</td>
<td>u_opll/u_ikaopll/u_OP/n192_s/I1</td>
</tr>
<tr>
<td>28.190</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C43[0][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/n192_s/COUT</td>
</tr>
<tr>
<td>28.190</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C43[1][A]</td>
<td>u_opll/u_ikaopll/u_OP/n191_s/CIN</td>
</tr>
<tr>
<td>28.247</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C43[1][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/n191_s/COUT</td>
</tr>
<tr>
<td>28.247</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C43[1][B]</td>
<td>u_opll/u_ikaopll/u_OP/n190_s/CIN</td>
</tr>
<tr>
<td>28.810</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C43[1][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/n190_s/SUM</td>
</tr>
<tr>
<td>28.810</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C43[1][B]</td>
<td style=" font-weight:bold;">u_opll/u_ikaopll/u_OP/cyc19r_lswave_raw_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>46.568</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.291</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C43[1][B]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19r_lswave_raw_2_s0/CLK</td>
</tr>
<tr>
<td>49.891</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C43[1][B]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19r_lswave_raw_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>46.568</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.477, 41.764%; route: 14.151, 56.409%; tC2Q: 0.458, 1.827%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.562</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.064</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.626</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C27[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R23C27[0][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0/Q</td>
</tr>
<tr>
<td>4.989</td>
<td>0.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C28[3][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_4_s10/I3</td>
</tr>
<tr>
<td>6.021</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R23C28[3][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_4_s10/F</td>
</tr>
<tr>
<td>7.315</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[3][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s6/I0</td>
</tr>
<tr>
<td>8.341</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R16C27[3][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s6/F</td>
</tr>
<tr>
<td>8.770</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[3][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s16/I1</td>
</tr>
<tr>
<td>9.396</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R16C26[3][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s16/F</td>
</tr>
<tr>
<td>9.423</td>
<td>0.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[2][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_2_s7/I2</td>
</tr>
<tr>
<td>10.245</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C26[2][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_2_s7/F</td>
</tr>
<tr>
<td>11.066</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C26[0][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_2_s6/I0</td>
</tr>
<tr>
<td>12.165</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R17C26[0][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_2_s6/F</td>
</tr>
<tr>
<td>14.175</td>
<td>2.010</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C20</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_1_1_s/AD[2]</td>
</tr>
<tr>
<td>14.456</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C20</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_1_1_s/DO[1]</td>
</tr>
<tr>
<td>15.242</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[1][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_DOL_5_G[0]_s0/I1</td>
</tr>
<tr>
<td>16.064</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C21[1][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_DOL_5_G[0]_s0/F</td>
</tr>
<tr>
<td>16.064</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[1][B]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[1][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_5_s0/CLK</td>
</tr>
<tr>
<td>26.626</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C21[1][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.284</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.708, 46.251%; route: 6.175, 50.035%; tC2Q: 0.458, 3.714%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.562</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.064</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.626</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C27[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R23C27[0][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0/Q</td>
</tr>
<tr>
<td>4.989</td>
<td>0.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C28[3][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_4_s10/I3</td>
</tr>
<tr>
<td>6.021</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R23C28[3][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_4_s10/F</td>
</tr>
<tr>
<td>7.315</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[3][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s6/I0</td>
</tr>
<tr>
<td>8.341</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R16C27[3][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s6/F</td>
</tr>
<tr>
<td>8.770</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[3][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s16/I1</td>
</tr>
<tr>
<td>9.396</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R16C26[3][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s16/F</td>
</tr>
<tr>
<td>9.423</td>
<td>0.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[2][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_2_s7/I2</td>
</tr>
<tr>
<td>10.245</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C26[2][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_2_s7/F</td>
</tr>
<tr>
<td>11.066</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C26[0][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_2_s6/I0</td>
</tr>
<tr>
<td>12.165</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R17C26[0][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_2_s6/F</td>
</tr>
<tr>
<td>14.175</td>
<td>2.010</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C20</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_1_1_s/AD[2]</td>
</tr>
<tr>
<td>14.456</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C20</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_1_1_s/DO[2]</td>
</tr>
<tr>
<td>15.242</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[0][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_DOL_6_G[0]_s0/I1</td>
</tr>
<tr>
<td>16.064</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C21[0][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_DOL_6_G[0]_s0/F</td>
</tr>
<tr>
<td>16.064</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[0][B]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[0][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_6_s0/CLK</td>
</tr>
<tr>
<td>26.626</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C21[0][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.284</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.708, 46.251%; route: 6.175, 50.035%; tC2Q: 0.458, 3.714%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.138</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.753</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>49.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opll/u_ikaopll/u_REG/rhythm_reg_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opll/u_ikaopll/u_OP/cyc19r_lswave_raw_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C42[2][A]</td>
<td>u_opll/u_ikaopll/u_REG/rhythm_reg_5_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R9C42[2][A]</td>
<td style=" font-weight:bold;">u_opll/u_ikaopll/u_REG/rhythm_reg_5_s0/Q</td>
</tr>
<tr>
<td>6.302</td>
<td>2.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C39[1][B]</td>
<td>u_opll/u_ikaopll/u_TIMINGGEN/n158_s2/I2</td>
</tr>
<tr>
<td>7.401</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R12C39[1][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_TIMINGGEN/n158_s2/F</td>
</tr>
<tr>
<td>9.354</td>
<td>1.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C36[3][A]</td>
<td>u_opll/u_ikaopll/u_PG/op_phase_4_s2/I3</td>
</tr>
<tr>
<td>9.980</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C36[3][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_PG/op_phase_4_s2/F</td>
</tr>
<tr>
<td>10.801</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C36[3][A]</td>
<td>u_opll/u_ikaopll/u_PG/op_phase_0_s1/I3</td>
</tr>
<tr>
<td>11.427</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R9C36[3][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_PG/op_phase_0_s1/F</td>
</tr>
<tr>
<td>13.068</td>
<td>1.641</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C35[3][A]</td>
<td>u_opll/u_ikaopll/u_PG/op_phase_0_s/I1</td>
</tr>
<tr>
<td>14.167</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[3][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_PG/op_phase_0_s/F</td>
</tr>
<tr>
<td>16.270</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C36[0][A]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_0_s/I0</td>
</tr>
<tr>
<td>17.315</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C36[0][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_0_s/COUT</td>
</tr>
<tr>
<td>17.315</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C36[0][B]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_1_s/CIN</td>
</tr>
<tr>
<td>17.372</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C36[0][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_1_s/COUT</td>
</tr>
<tr>
<td>17.372</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C36[1][A]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_2_s/CIN</td>
</tr>
<tr>
<td>17.429</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C36[1][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_2_s/COUT</td>
</tr>
<tr>
<td>17.429</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C36[1][B]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_3_s/CIN</td>
</tr>
<tr>
<td>17.486</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C36[1][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_3_s/COUT</td>
</tr>
<tr>
<td>17.486</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C36[2][A]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_4_s/CIN</td>
</tr>
<tr>
<td>17.543</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C36[2][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_4_s/COUT</td>
</tr>
<tr>
<td>17.543</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C36[2][B]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_5_s/CIN</td>
</tr>
<tr>
<td>17.600</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C36[2][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_5_s/COUT</td>
</tr>
<tr>
<td>17.600</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C37[0][A]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_6_s/CIN</td>
</tr>
<tr>
<td>17.657</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_6_s/COUT</td>
</tr>
<tr>
<td>17.657</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C37[0][B]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_7_s/CIN</td>
</tr>
<tr>
<td>17.714</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_7_s/COUT</td>
</tr>
<tr>
<td>17.714</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C37[1][A]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_8_s/CIN</td>
</tr>
<tr>
<td>18.277</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>77</td>
<td>R27C37[1][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_phase_modded_8_s/SUM</td>
</tr>
<tr>
<td>19.450</td>
<td>1.173</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C46[1][B]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_logsin_addr_6_s0/I0</td>
</tr>
<tr>
<td>20.549</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R27C46[1][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_logsin_addr_6_s0/F</td>
</tr>
<tr>
<td>22.360</td>
<td>1.811</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C40[2][B]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_logsin_op1_0_s5/I3</td>
</tr>
<tr>
<td>23.386</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C40[2][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_logsin_op1_0_s5/F</td>
</tr>
<tr>
<td>23.805</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C41[1][A]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_logsin_op1_0_s4/I3</td>
</tr>
<tr>
<td>24.904</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C41[1][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_logsin_op1_0_s4/F</td>
</tr>
<tr>
<td>25.709</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C43[0][B]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19c_logsin_op1_0_s3/I0</td>
</tr>
<tr>
<td>26.335</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C43[0][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/cyc19c_logsin_op1_0_s3/F</td>
</tr>
<tr>
<td>27.640</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C43[0][B]</td>
<td>u_opll/u_ikaopll/u_OP/n192_s/I1</td>
</tr>
<tr>
<td>28.190</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C43[0][B]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/n192_s/COUT</td>
</tr>
<tr>
<td>28.190</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C43[1][A]</td>
<td>u_opll/u_ikaopll/u_OP/n191_s/CIN</td>
</tr>
<tr>
<td>28.753</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C43[1][A]</td>
<td style=" background: #97FFFF;">u_opll/u_ikaopll/u_OP/n191_s/SUM</td>
</tr>
<tr>
<td>28.753</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C43[1][A]</td>
<td style=" font-weight:bold;">u_opll/u_ikaopll/u_OP/cyc19r_lswave_raw_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>46.568</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.291</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C43[1][A]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19r_lswave_raw_1_s0/CLK</td>
</tr>
<tr>
<td>49.891</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C43[1][A]</td>
<td>u_opll/u_ikaopll/u_OP/cyc19r_lswave_raw_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>46.568</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.420, 41.631%; route: 14.151, 56.538%; tC2Q: 0.458, 1.831%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.479</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.229</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.750</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opm/u_ym2151/OP/u_cyc46r_cyc53r_M1_zz/sr[0]_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opm/u_ym2151/OP/cyc42r_level_fp_sign_cyc42r_level_fp_sign_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C9[1][B]</td>
<td>u_opm/u_ym2151/OP/u_cyc46r_cyc53r_M1_zz/sr[0]_13_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C9[1][B]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/OP/u_cyc46r_cyc53r_M1_zz/sr[0]_13_s0/Q</td>
</tr>
<tr>
<td>4.229</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/OP/cyc42r_level_fp_sign_cyc42r_level_fp_sign_0_1_s/DI[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td>u_opm/u_ym2151/OP/cyc42r_level_fp_sign_cyc42r_level_fp_sign_0_1_s/CLKA</td>
</tr>
<tr>
<td>3.750</td>
<td>0.086</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td>u_opm/u_ym2151/OP/cyc42r_level_fp_sign_cyc42r_level_fp_sign_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 40.960%; tC2Q: 0.333, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.512</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.262</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.750</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opll/u_ikaopll/u_PG/u_cyc4r_cyc18r_phase_sr/sr[0]_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opll/u_ikaopll/u_EG/hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C35[1][A]</td>
<td>u_opll/u_ikaopll/u_PG/u_cyc4r_cyc18r_phase_sr/sr[0]_1_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R12C35[1][A]</td>
<td style=" font-weight:bold;">u_opll/u_ikaopll/u_PG/u_cyc4r_cyc18r_phase_sr/sr[0]_1_s0/Q</td>
</tr>
<tr>
<td>4.262</td>
<td>0.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td style=" font-weight:bold;">u_opll/u_ikaopll/u_EG/hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>u_opll/u_ikaopll/u_EG/hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s/CLKA</td>
</tr>
<tr>
<td>3.750</td>
<td>0.086</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>u_opll/u_ikaopll/u_EG/hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.265, 44.283%; tC2Q: 0.333, 55.717%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.552</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.229</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opll/u_ikaopll/u_REG/u_inst/u_d9reg/sr[4]_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opll/u_ikaopll/u_REG/u_inst/u_d9reg/sr[5]_0_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C39[0][B]</td>
<td>u_opll/u_ikaopll/u_REG/u_inst/u_d9reg/sr[4]_1_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R6C39[0][B]</td>
<td style=" font-weight:bold;">u_opll/u_ikaopll/u_REG/u_inst/u_d9reg/sr[4]_1_s0/Q</td>
</tr>
<tr>
<td>4.229</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C38</td>
<td style=" font-weight:bold;">u_opll/u_ikaopll/u_REG/u_inst/u_d9reg/sr[5]_0_s5/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C38</td>
<td>u_opll/u_ikaopll/u_REG/u_inst/u_d9reg/sr[5]_0_s5/CLK</td>
</tr>
<tr>
<td>3.677</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C38</td>
<td>u_opll/u_ikaopll/u_REG/u_inst/u_d9reg/sr[5]_0_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 40.960%; tC2Q: 0.333, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.552</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.229</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opll/u_ikaopll/u_REG/u_vol/u_d9reg/sr[4]_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opll/u_ikaopll/u_REG/u_vol/u_d9reg/sr[5]_0_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C44[1][B]</td>
<td>u_opll/u_ikaopll/u_REG/u_vol/u_d9reg/sr[4]_3_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R5C44[1][B]</td>
<td style=" font-weight:bold;">u_opll/u_ikaopll/u_REG/u_vol/u_d9reg/sr[4]_3_s0/Q</td>
</tr>
<tr>
<td>4.229</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C43</td>
<td style=" font-weight:bold;">u_opll/u_ikaopll/u_REG/u_vol/u_d9reg/sr[5]_0_s5/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C43</td>
<td>u_opll/u_ikaopll/u_REG/u_vol/u_d9reg/sr[5]_0_s5/CLK</td>
</tr>
<tr>
<td>3.677</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C43</td>
<td>u_opll/u_ikaopll/u_REG/u_vol/u_d9reg/sr[5]_0_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 40.960%; tC2Q: 0.333, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.555</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.232</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opm/u_ym2151/PG/cyc18r_current_phase_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opm/u_ym2151/PG/phasesr_mode_bram.u_cyc19r_cyc40r_phase_sr/sr_bram_sr_bram_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[0][A]</td>
<td>u_opm/u_ym2151/PG/cyc18r_current_phase_15_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R7C16[0][A]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/PG/cyc18r_current_phase_15_s0/Q</td>
</tr>
<tr>
<td>4.232</td>
<td>0.234</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C16</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/PG/phasesr_mode_bram.u_cyc19r_cyc40r_phase_sr/sr_bram_sr_bram_0_3_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C16</td>
<td>u_opm/u_ym2151/PG/phasesr_mode_bram.u_cyc19r_cyc40r_phase_sr/sr_bram_sr_bram_0_3_s/CLK</td>
</tr>
<tr>
<td>3.677</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C16</td>
<td>u_opm/u_ym2151/PG/phasesr_mode_bram.u_cyc19r_cyc40r_phase_sr/sr_bram_sr_bram_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.234, 41.295%; tC2Q: 0.333, 58.705%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.555</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.232</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opm/u_ym2151/PG/cyc18r_current_phase_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opm/u_ym2151/PG/phasesr_mode_bram.u_cyc19r_cyc40r_phase_sr/sr_bram_sr_bram_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[1][B]</td>
<td>u_opm/u_ym2151/PG/cyc18r_current_phase_12_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R7C16[1][B]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/PG/cyc18r_current_phase_12_s0/Q</td>
</tr>
<tr>
<td>4.232</td>
<td>0.234</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C16</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/PG/phasesr_mode_bram.u_cyc19r_cyc40r_phase_sr/sr_bram_sr_bram_0_3_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C16</td>
<td>u_opm/u_ym2151/PG/phasesr_mode_bram.u_cyc19r_cyc40r_phase_sr/sr_bram_sr_bram_0_3_s/CLK</td>
</tr>
<tr>
<td>3.677</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C16</td>
<td>u_opm/u_ym2151/PG/phasesr_mode_bram.u_cyc19r_cyc40r_phase_sr/sr_bram_sr_bram_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.234, 41.295%; tC2Q: 0.333, 58.705%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.555</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.232</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opll/u_ikaopll/u_REG/u_inst/u_d9reg/sr[4]_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opll/u_ikaopll/u_REG/u_inst/u_d9reg/sr[5]_0_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C39[1][B]</td>
<td>u_opll/u_ikaopll/u_REG/u_inst/u_d9reg/sr[4]_3_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R6C39[1][B]</td>
<td style=" font-weight:bold;">u_opll/u_ikaopll/u_REG/u_inst/u_d9reg/sr[4]_3_s0/Q</td>
</tr>
<tr>
<td>4.232</td>
<td>0.234</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C38</td>
<td style=" font-weight:bold;">u_opll/u_ikaopll/u_REG/u_inst/u_d9reg/sr[5]_0_s5/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C38</td>
<td>u_opll/u_ikaopll/u_REG/u_inst/u_d9reg/sr[5]_0_s5/CLK</td>
</tr>
<tr>
<td>3.677</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C38</td>
<td>u_opll/u_ikaopll/u_REG/u_inst/u_d9reg/sr[5]_0_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.234, 41.295%; tC2Q: 0.333, 58.705%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.555</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.232</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opll/u_ikaopll/u_REG/u_inst/u_d9reg/sr[4]_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opll/u_ikaopll/u_REG/u_inst/u_d9reg/sr[5]_0_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C39[1][A]</td>
<td>u_opll/u_ikaopll/u_REG/u_inst/u_d9reg/sr[4]_2_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R6C39[1][A]</td>
<td style=" font-weight:bold;">u_opll/u_ikaopll/u_REG/u_inst/u_d9reg/sr[4]_2_s0/Q</td>
</tr>
<tr>
<td>4.232</td>
<td>0.234</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C38</td>
<td style=" font-weight:bold;">u_opll/u_ikaopll/u_REG/u_inst/u_d9reg/sr[5]_0_s5/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C38</td>
<td>u_opll/u_ikaopll/u_REG/u_inst/u_d9reg/sr[5]_0_s5/CLK</td>
</tr>
<tr>
<td>3.677</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C38</td>
<td>u_opll/u_ikaopll/u_REG/u_inst/u_d9reg/sr[5]_0_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.234, 41.295%; tC2Q: 0.333, 58.705%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.555</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.232</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opll/u_ikaopll/u_REG/u_vol/u_d9reg/sr[4]_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opll/u_ikaopll/u_REG/u_vol/u_d9reg/sr[5]_0_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C44[1][A]</td>
<td>u_opll/u_ikaopll/u_REG/u_vol/u_d9reg/sr[4]_2_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R5C44[1][A]</td>
<td style=" font-weight:bold;">u_opll/u_ikaopll/u_REG/u_vol/u_d9reg/sr[4]_2_s0/Q</td>
</tr>
<tr>
<td>4.232</td>
<td>0.234</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C43</td>
<td style=" font-weight:bold;">u_opll/u_ikaopll/u_REG/u_vol/u_d9reg/sr[5]_0_s5/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C43</td>
<td>u_opll/u_ikaopll/u_REG/u_vol/u_d9reg/sr[5]_0_s5/CLK</td>
</tr>
<tr>
<td>3.677</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C43</td>
<td>u_opll/u_ikaopll/u_REG/u_vol/u_d9reg/sr[5]_0_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.234, 41.295%; tC2Q: 0.333, 58.705%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.555</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.232</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opll/u_ikaopll/u_REG/u_vol/u_d9reg/sr[4]_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opll/u_ikaopll/u_REG/u_vol/u_d9reg/sr[5]_0_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C44[0][B]</td>
<td>u_opll/u_ikaopll/u_REG/u_vol/u_d9reg/sr[4]_1_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R5C44[0][B]</td>
<td style=" font-weight:bold;">u_opll/u_ikaopll/u_REG/u_vol/u_d9reg/sr[4]_1_s0/Q</td>
</tr>
<tr>
<td>4.232</td>
<td>0.234</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C43</td>
<td style=" font-weight:bold;">u_opll/u_ikaopll/u_REG/u_vol/u_d9reg/sr[5]_0_s5/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C43</td>
<td>u_opll/u_ikaopll/u_REG/u_vol/u_d9reg/sr[5]_0_s5/CLK</td>
</tr>
<tr>
<td>3.677</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C43</td>
<td>u_opll/u_ikaopll/u_REG/u_vol/u_d9reg/sr[5]_0_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.234, 41.295%; tC2Q: 0.333, 58.705%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.555</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.232</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opll/u_ikaopll/u_REG/u_vol/u_d9reg/sr[4]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opll/u_ikaopll/u_REG/u_vol/u_d9reg/sr[5]_0_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C44[0][A]</td>
<td>u_opll/u_ikaopll/u_REG/u_vol/u_d9reg/sr[4]_0_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R5C44[0][A]</td>
<td style=" font-weight:bold;">u_opll/u_ikaopll/u_REG/u_vol/u_d9reg/sr[4]_0_s0/Q</td>
</tr>
<tr>
<td>4.232</td>
<td>0.234</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C43</td>
<td style=" font-weight:bold;">u_opll/u_ikaopll/u_REG/u_vol/u_d9reg/sr[5]_0_s5/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C43</td>
<td>u_opll/u_ikaopll/u_REG/u_vol/u_d9reg/sr[5]_0_s5/CLK</td>
</tr>
<tr>
<td>3.677</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C43</td>
<td>u_opll/u_ikaopll/u_REG/u_vol/u_d9reg/sr[5]_0_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.234, 41.295%; tC2Q: 0.333, 58.705%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.559</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.236</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opll/u_ikaopll/u_REG/u_inst/u_d9reg/sr[4]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opll/u_ikaopll/u_REG/u_inst/u_d9reg/sr[5]_0_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C39[0][A]</td>
<td>u_opll/u_ikaopll/u_REG/u_inst/u_d9reg/sr[4]_0_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R6C39[0][A]</td>
<td style=" font-weight:bold;">u_opll/u_ikaopll/u_REG/u_inst/u_d9reg/sr[4]_0_s0/Q</td>
</tr>
<tr>
<td>4.236</td>
<td>0.238</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C38</td>
<td style=" font-weight:bold;">u_opll/u_ikaopll/u_REG/u_inst/u_d9reg/sr[5]_0_s5/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C38</td>
<td>u_opll/u_ikaopll/u_REG/u_inst/u_d9reg/sr[5]_0_s5/CLK</td>
</tr>
<tr>
<td>3.677</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C38</td>
<td>u_opll/u_ikaopll/u_REG/u_inst/u_d9reg/sr[5]_0_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.685%; tC2Q: 0.333, 58.315%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.561</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.237</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_control2/ff_wr_lsb_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter1_latch_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C34[2][B]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_control2/ff_wr_lsb_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R2C34[2][B]</td>
<td style=" font-weight:bold;">u_msx_midi/u_tr_midi/u_8253/u_control2/ff_wr_lsb_s0/Q</td>
</tr>
<tr>
<td>4.237</td>
<td>0.240</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C34[1][A]</td>
<td style=" font-weight:bold;">u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter1_latch_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C34[1][A]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter1_latch_0_s0/CLK</td>
</tr>
<tr>
<td>3.677</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C34[1][A]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter1_latch_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.240, 41.854%; tC2Q: 0.333, 58.146%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.561</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.237</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ssg/u_ssg_0/ff_rdata_en_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ssg/ff_rdata_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C24[0][B]</td>
<td>u_ssg/u_ssg_0/ff_rdata_en_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R7C24[0][B]</td>
<td style=" font-weight:bold;">u_ssg/u_ssg_0/ff_rdata_en_s0/Q</td>
</tr>
<tr>
<td>4.237</td>
<td>0.240</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C24[1][B]</td>
<td style=" font-weight:bold;">u_ssg/ff_rdata_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C24[1][B]</td>
<td>u_ssg/ff_rdata_0_s0/CLK</td>
</tr>
<tr>
<td>3.677</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C24[1][B]</td>
<td>u_ssg/ff_rdata_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.240, 41.854%; tC2Q: 0.333, 58.146%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.562</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.238</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opm/u_ym2151/REG/d32reg_mode_bram.u_amen_reg/wrcntr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opm/u_ym2151/REG/d32reg_mode_bram.u_amen_reg/sr_bram_sr_bram_1_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C8[1][A]</td>
<td>u_opm/u_ym2151/REG/d32reg_mode_bram.u_amen_reg/wrcntr_3_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R16C8[1][A]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/REG/d32reg_mode_bram.u_amen_reg/wrcntr_3_s0/Q</td>
</tr>
<tr>
<td>4.238</td>
<td>0.241</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C8</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/REG/d32reg_mode_bram.u_amen_reg/sr_bram_sr_bram_1_0_s/WAD[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C8</td>
<td>u_opm/u_ym2151/REG/d32reg_mode_bram.u_amen_reg/sr_bram_sr_bram_1_0_s/CLK</td>
</tr>
<tr>
<td>3.677</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C8</td>
<td>u_opm/u_ym2151/REG/d32reg_mode_bram.u_amen_reg/sr_bram_sr_bram_1_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.241, 41.956%; tC2Q: 0.333, 58.044%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.234</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opm/u_ym2151/OP/cyc51r_level_signed_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opm/u_ym2151/OP/cyc52r_level_signed_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C5[1][A]</td>
<td>u_opm/u_ym2151/OP/cyc51r_level_signed_5_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R8C5[1][A]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/OP/cyc51r_level_signed_5_s0/Q</td>
</tr>
<tr>
<td>4.234</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C5[0][B]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/OP/cyc52r_level_signed_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C5[0][B]</td>
<td>u_opm/u_ym2151/OP/cyc52r_level_signed_5_s0/CLK</td>
</tr>
<tr>
<td>3.664</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C5[0][B]</td>
<td>u_opm/u_ym2151/OP/cyc52r_level_signed_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.234</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opm/u_ym2151/OP/cyc51r_level_signed_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opm/u_ym2151/OP/cyc52r_level_signed_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C2[0][A]</td>
<td>u_opm/u_ym2151/OP/cyc51r_level_signed_9_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C2[0][A]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/OP/cyc51r_level_signed_9_s0/Q</td>
</tr>
<tr>
<td>4.234</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C2[2][B]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/OP/cyc52r_level_signed_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C2[2][B]</td>
<td>u_opm/u_ym2151/OP/cyc52r_level_signed_9_s0/CLK</td>
</tr>
<tr>
<td>3.664</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C2[2][B]</td>
<td>u_opm/u_ym2151/OP/cyc52r_level_signed_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.234</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opm/u_ym2151/OP/cyc50r_level_signed_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opm/u_ym2151/OP/cyc51r_level_signed_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C5[2][B]</td>
<td>u_opm/u_ym2151/OP/cyc50r_level_signed_2_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R6C5[2][B]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/OP/cyc50r_level_signed_2_s0/Q</td>
</tr>
<tr>
<td>4.234</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C5[2][A]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/OP/cyc51r_level_signed_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C5[2][A]</td>
<td>u_opm/u_ym2151/OP/cyc51r_level_signed_2_s0/CLK</td>
</tr>
<tr>
<td>3.664</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C5[2][A]</td>
<td>u_opm/u_ym2151/OP/cyc51r_level_signed_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.234</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opm/u_ym2151/OP/cyc50r_level_signed_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opm/u_ym2151/OP/cyc51r_level_signed_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[2][B]</td>
<td>u_opm/u_ym2151/OP/cyc50r_level_signed_10_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C5[2][B]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/OP/cyc50r_level_signed_10_s0/Q</td>
</tr>
<tr>
<td>4.234</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[2][A]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/OP/cyc51r_level_signed_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[2][A]</td>
<td>u_opm/u_ym2151/OP/cyc51r_level_signed_10_s0/CLK</td>
</tr>
<tr>
<td>3.664</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C5[2][A]</td>
<td>u_opm/u_ym2151/OP/cyc51r_level_signed_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.234</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opm/u_ym2151/OP/cyc49r_level_signed_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opm/u_ym2151/OP/cyc50r_level_signed_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C5[0][A]</td>
<td>u_opm/u_ym2151/OP/cyc49r_level_signed_2_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R6C5[0][A]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/OP/cyc49r_level_signed_2_s0/Q</td>
</tr>
<tr>
<td>4.234</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C5[2][B]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/OP/cyc50r_level_signed_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C5[2][B]</td>
<td>u_opm/u_ym2151/OP/cyc50r_level_signed_2_s0/CLK</td>
</tr>
<tr>
<td>3.664</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C5[2][B]</td>
<td>u_opm/u_ym2151/OP/cyc50r_level_signed_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.234</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opm/u_ym2151/OP/cyc49r_level_signed_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opm/u_ym2151/OP/cyc50r_level_signed_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C3[1][B]</td>
<td>u_opm/u_ym2151/OP/cyc49r_level_signed_5_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R7C3[1][B]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/OP/cyc49r_level_signed_5_s0/Q</td>
</tr>
<tr>
<td>4.234</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C3[1][A]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/OP/cyc50r_level_signed_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C3[1][A]</td>
<td>u_opm/u_ym2151/OP/cyc50r_level_signed_5_s0/CLK</td>
</tr>
<tr>
<td>3.664</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C3[1][A]</td>
<td>u_opm/u_ym2151/OP/cyc50r_level_signed_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.234</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opm/u_ym2151/OP/cyc49r_level_signed_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opm/u_ym2151/OP/cyc50r_level_signed_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C3[1][A]</td>
<td>u_opm/u_ym2151/OP/cyc49r_level_signed_8_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R8C3[1][A]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/OP/cyc49r_level_signed_8_s0/Q</td>
</tr>
<tr>
<td>4.234</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C3[1][B]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/OP/cyc50r_level_signed_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C3[1][B]</td>
<td>u_opm/u_ym2151/OP/cyc50r_level_signed_8_s0/CLK</td>
</tr>
<tr>
<td>3.664</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C3[1][B]</td>
<td>u_opm/u_ym2151/OP/cyc50r_level_signed_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.234</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opm/u_ym2151/OP/cyc45r_logsin_saturated_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opm/u_ym2151/OP/cyc46r_exprom_bitsel_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[0][A]</td>
<td>u_opm/u_ym2151/OP/cyc45r_logsin_saturated_6_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R3C5[0][A]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/OP/cyc45r_logsin_saturated_6_s0/Q</td>
</tr>
<tr>
<td>4.234</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[2][B]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/OP/cyc46r_exprom_bitsel_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[2][B]</td>
<td>u_opm/u_ym2151/OP/cyc46r_exprom_bitsel_0_s0/CLK</td>
</tr>
<tr>
<td>3.664</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C5[2][B]</td>
<td>u_opm/u_ym2151/OP/cyc46r_exprom_bitsel_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.234</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opm/u_ym2151/OP/cyc44r_logsin_attenuated_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opm/u_ym2151/OP/cyc45r_logsin_saturated_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[2][A]</td>
<td>u_opm/u_ym2151/OP/cyc44r_logsin_attenuated_0_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R5C5[2][A]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/OP/cyc44r_logsin_attenuated_0_s0/Q</td>
</tr>
<tr>
<td>4.234</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[1][A]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/OP/cyc45r_logsin_saturated_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[1][A]</td>
<td>u_opm/u_ym2151/OP/cyc45r_logsin_saturated_0_s0/CLK</td>
</tr>
<tr>
<td>3.664</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C5[1][A]</td>
<td>u_opm/u_ym2151/OP/cyc45r_logsin_saturated_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.234</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opm/u_ym2151/OP/cyc44r_logsin_attenuated_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opm/u_ym2151/OP/cyc45r_logsin_saturated_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C3[1][A]</td>
<td>u_opm/u_ym2151/OP/cyc44r_logsin_attenuated_1_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R5C3[1][A]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/OP/cyc44r_logsin_attenuated_1_s0/Q</td>
</tr>
<tr>
<td>4.234</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C3[2][A]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/OP/cyc45r_logsin_saturated_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C3[2][A]</td>
<td>u_opm/u_ym2151/OP/cyc45r_logsin_saturated_1_s0/CLK</td>
</tr>
<tr>
<td>3.664</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C3[2][A]</td>
<td>u_opm/u_ym2151/OP/cyc45r_logsin_saturated_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>38.725</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.523</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>50.248</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opm/u_ym2151/LFO/multiplier_prev_carry_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[0][A]</td>
<td>ff_reset_6_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>715</td>
<td>R17C20[0][A]</td>
<td style=" font-weight:bold;">ff_reset_6_s0/Q</td>
</tr>
<tr>
<td>7.137</td>
<td>2.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C14[3][B]</td>
<td>u_opm/u_ym2151/REG/n360_s4/I0</td>
</tr>
<tr>
<td>7.763</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>107</td>
<td>R21C14[3][B]</td>
<td style=" background: #97FFFF;">u_opm/u_ym2151/REG/n360_s4/F</td>
</tr>
<tr>
<td>11.523</td>
<td>3.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[1][B]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/LFO/multiplier_prev_carry_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>46.568</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.291</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C16[1][B]</td>
<td>u_opm/u_ym2151/LFO/multiplier_prev_carry_s0/CLK</td>
</tr>
<tr>
<td>50.248</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C16[1][B]</td>
<td>u_opm/u_ym2151/LFO/multiplier_prev_carry_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>46.568</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 8.026%; route: 6.715, 86.098%; tC2Q: 0.458, 5.876%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>38.725</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.523</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>50.248</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[0][A]</td>
<td>ff_reset_6_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>715</td>
<td>R17C20[0][A]</td>
<td style=" font-weight:bold;">ff_reset_6_s0/Q</td>
</tr>
<tr>
<td>7.137</td>
<td>2.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C14[3][B]</td>
<td>u_opm/u_ym2151/REG/n360_s4/I0</td>
</tr>
<tr>
<td>7.763</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>107</td>
<td>R21C14[3][B]</td>
<td style=" background: #97FFFF;">u_opm/u_ym2151/REG/n360_s4/F</td>
</tr>
<tr>
<td>11.523</td>
<td>3.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C16[2][B]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/LFO/multiplier_sr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>46.568</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.291</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C16[2][B]</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_0_s0/CLK</td>
</tr>
<tr>
<td>50.248</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C16[2][B]</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>46.568</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 8.026%; route: 6.715, 86.098%; tC2Q: 0.458, 5.876%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>38.725</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.523</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>50.248</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[0][A]</td>
<td>ff_reset_6_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>715</td>
<td>R17C20[0][A]</td>
<td style=" font-weight:bold;">ff_reset_6_s0/Q</td>
</tr>
<tr>
<td>7.137</td>
<td>2.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C14[3][B]</td>
<td>u_opm/u_ym2151/REG/n360_s4/I0</td>
</tr>
<tr>
<td>7.763</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>107</td>
<td>R21C14[3][B]</td>
<td style=" background: #97FFFF;">u_opm/u_ym2151/REG/n360_s4/F</td>
</tr>
<tr>
<td>11.523</td>
<td>3.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C15[0][A]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/LFO/multiplier_sr_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>46.568</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.291</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C15[0][A]</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_1_s0/CLK</td>
</tr>
<tr>
<td>50.248</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C15[0][A]</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>46.568</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 8.026%; route: 6.715, 86.098%; tC2Q: 0.458, 5.876%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>38.725</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.523</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>50.248</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[0][A]</td>
<td>ff_reset_6_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>715</td>
<td>R17C20[0][A]</td>
<td style=" font-weight:bold;">ff_reset_6_s0/Q</td>
</tr>
<tr>
<td>7.137</td>
<td>2.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C14[3][B]</td>
<td>u_opm/u_ym2151/REG/n360_s4/I0</td>
</tr>
<tr>
<td>7.763</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>107</td>
<td>R21C14[3][B]</td>
<td style=" background: #97FFFF;">u_opm/u_ym2151/REG/n360_s4/F</td>
</tr>
<tr>
<td>11.523</td>
<td>3.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[2][A]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/LFO/multiplier_sr_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>46.568</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.291</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C14[2][A]</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_2_s0/CLK</td>
</tr>
<tr>
<td>50.248</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C14[2][A]</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>46.568</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 8.026%; route: 6.715, 86.098%; tC2Q: 0.458, 5.876%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>38.725</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.523</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>50.248</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[0][A]</td>
<td>ff_reset_6_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>715</td>
<td>R17C20[0][A]</td>
<td style=" font-weight:bold;">ff_reset_6_s0/Q</td>
</tr>
<tr>
<td>7.137</td>
<td>2.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C14[3][B]</td>
<td>u_opm/u_ym2151/REG/n360_s4/I0</td>
</tr>
<tr>
<td>7.763</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>107</td>
<td>R21C14[3][B]</td>
<td style=" background: #97FFFF;">u_opm/u_ym2151/REG/n360_s4/F</td>
</tr>
<tr>
<td>11.523</td>
<td>3.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C15[0][B]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/LFO/multiplier_sr_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>46.568</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.291</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C15[0][B]</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_3_s0/CLK</td>
</tr>
<tr>
<td>50.248</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C15[0][B]</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>46.568</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 8.026%; route: 6.715, 86.098%; tC2Q: 0.458, 5.876%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>38.725</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.523</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>50.248</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[0][A]</td>
<td>ff_reset_6_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>715</td>
<td>R17C20[0][A]</td>
<td style=" font-weight:bold;">ff_reset_6_s0/Q</td>
</tr>
<tr>
<td>7.137</td>
<td>2.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C14[3][B]</td>
<td>u_opm/u_ym2151/REG/n360_s4/I0</td>
</tr>
<tr>
<td>7.763</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>107</td>
<td>R21C14[3][B]</td>
<td style=" background: #97FFFF;">u_opm/u_ym2151/REG/n360_s4/F</td>
</tr>
<tr>
<td>11.523</td>
<td>3.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C15[1][A]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/LFO/multiplier_sr_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>46.568</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.291</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C15[1][A]</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_4_s0/CLK</td>
</tr>
<tr>
<td>50.248</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C15[1][A]</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>46.568</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 8.026%; route: 6.715, 86.098%; tC2Q: 0.458, 5.876%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>38.725</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.523</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>50.248</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[0][A]</td>
<td>ff_reset_6_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>715</td>
<td>R17C20[0][A]</td>
<td style=" font-weight:bold;">ff_reset_6_s0/Q</td>
</tr>
<tr>
<td>7.137</td>
<td>2.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C14[3][B]</td>
<td>u_opm/u_ym2151/REG/n360_s4/I0</td>
</tr>
<tr>
<td>7.763</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>107</td>
<td>R21C14[3][B]</td>
<td style=" background: #97FFFF;">u_opm/u_ym2151/REG/n360_s4/F</td>
</tr>
<tr>
<td>11.523</td>
<td>3.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C15[1][B]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/LFO/multiplier_sr_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>46.568</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.291</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C15[1][B]</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_5_s0/CLK</td>
</tr>
<tr>
<td>50.248</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C15[1][B]</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>46.568</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 8.026%; route: 6.715, 86.098%; tC2Q: 0.458, 5.876%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>38.725</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.523</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>50.248</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[0][A]</td>
<td>ff_reset_6_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>715</td>
<td>R17C20[0][A]</td>
<td style=" font-weight:bold;">ff_reset_6_s0/Q</td>
</tr>
<tr>
<td>7.137</td>
<td>2.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C14[3][B]</td>
<td>u_opm/u_ym2151/REG/n360_s4/I0</td>
</tr>
<tr>
<td>7.763</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>107</td>
<td>R21C14[3][B]</td>
<td style=" background: #97FFFF;">u_opm/u_ym2151/REG/n360_s4/F</td>
</tr>
<tr>
<td>11.523</td>
<td>3.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C15[2][A]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/LFO/multiplier_sr_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>46.568</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.291</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C15[2][A]</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_6_s0/CLK</td>
</tr>
<tr>
<td>50.248</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C15[2][A]</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>46.568</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 8.026%; route: 6.715, 86.098%; tC2Q: 0.458, 5.876%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>38.725</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.523</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>50.248</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[0][A]</td>
<td>ff_reset_6_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>715</td>
<td>R17C20[0][A]</td>
<td style=" font-weight:bold;">ff_reset_6_s0/Q</td>
</tr>
<tr>
<td>7.137</td>
<td>2.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C14[3][B]</td>
<td>u_opm/u_ym2151/REG/n360_s4/I0</td>
</tr>
<tr>
<td>7.763</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>107</td>
<td>R21C14[3][B]</td>
<td style=" background: #97FFFF;">u_opm/u_ym2151/REG/n360_s4/F</td>
</tr>
<tr>
<td>11.523</td>
<td>3.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C15[2][B]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/LFO/multiplier_sr_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>46.568</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.291</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C15[2][B]</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_7_s0/CLK</td>
</tr>
<tr>
<td>50.248</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C15[2][B]</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>46.568</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 8.026%; route: 6.715, 86.098%; tC2Q: 0.458, 5.876%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>38.725</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.523</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>50.248</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[0][A]</td>
<td>ff_reset_6_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>715</td>
<td>R17C20[0][A]</td>
<td style=" font-weight:bold;">ff_reset_6_s0/Q</td>
</tr>
<tr>
<td>7.137</td>
<td>2.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C14[3][B]</td>
<td>u_opm/u_ym2151/REG/n360_s4/I0</td>
</tr>
<tr>
<td>7.763</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>107</td>
<td>R21C14[3][B]</td>
<td style=" background: #97FFFF;">u_opm/u_ym2151/REG/n360_s4/F</td>
</tr>
<tr>
<td>11.523</td>
<td>3.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C16[2][A]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/LFO/multiplier_sr_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>46.568</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.291</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C16[2][A]</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_8_s0/CLK</td>
</tr>
<tr>
<td>50.248</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C16[2][A]</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>46.568</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 8.026%; route: 6.715, 86.098%; tC2Q: 0.458, 5.876%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>38.725</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.523</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>50.248</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[0][A]</td>
<td>ff_reset_6_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>715</td>
<td>R17C20[0][A]</td>
<td style=" font-weight:bold;">ff_reset_6_s0/Q</td>
</tr>
<tr>
<td>7.137</td>
<td>2.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C14[3][B]</td>
<td>u_opm/u_ym2151/REG/n360_s4/I0</td>
</tr>
<tr>
<td>7.763</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>107</td>
<td>R21C14[3][B]</td>
<td style=" background: #97FFFF;">u_opm/u_ym2151/REG/n360_s4/F</td>
</tr>
<tr>
<td>11.523</td>
<td>3.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C17[2][A]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/LFO/multiplier_sr_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>46.568</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.291</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C17[2][A]</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_9_s0/CLK</td>
</tr>
<tr>
<td>50.248</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C17[2][A]</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>46.568</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 8.026%; route: 6.715, 86.098%; tC2Q: 0.458, 5.876%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>38.725</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.523</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>50.248</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[0][A]</td>
<td>ff_reset_6_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>715</td>
<td>R17C20[0][A]</td>
<td style=" font-weight:bold;">ff_reset_6_s0/Q</td>
</tr>
<tr>
<td>7.137</td>
<td>2.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C14[3][B]</td>
<td>u_opm/u_ym2151/REG/n360_s4/I0</td>
</tr>
<tr>
<td>7.763</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>107</td>
<td>R21C14[3][B]</td>
<td style=" background: #97FFFF;">u_opm/u_ym2151/REG/n360_s4/F</td>
</tr>
<tr>
<td>11.523</td>
<td>3.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C17[2][B]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/LFO/multiplier_sr_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>46.568</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.291</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C17[2][B]</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_10_s0/CLK</td>
</tr>
<tr>
<td>50.248</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C17[2][B]</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>46.568</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 8.026%; route: 6.715, 86.098%; tC2Q: 0.458, 5.876%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>38.725</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.523</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>50.248</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[0][A]</td>
<td>ff_reset_6_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>715</td>
<td>R17C20[0][A]</td>
<td style=" font-weight:bold;">ff_reset_6_s0/Q</td>
</tr>
<tr>
<td>7.137</td>
<td>2.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C14[3][B]</td>
<td>u_opm/u_ym2151/REG/n360_s4/I0</td>
</tr>
<tr>
<td>7.763</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>107</td>
<td>R21C14[3][B]</td>
<td style=" background: #97FFFF;">u_opm/u_ym2151/REG/n360_s4/F</td>
</tr>
<tr>
<td>11.523</td>
<td>3.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[2][B]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/LFO/multiplier_sr_11_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>46.568</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.291</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C17[2][B]</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_11_s0/CLK</td>
</tr>
<tr>
<td>50.248</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C17[2][B]</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>46.568</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 8.026%; route: 6.715, 86.098%; tC2Q: 0.458, 5.876%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>38.725</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.523</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>50.248</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[0][A]</td>
<td>ff_reset_6_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>715</td>
<td>R17C20[0][A]</td>
<td style=" font-weight:bold;">ff_reset_6_s0/Q</td>
</tr>
<tr>
<td>7.137</td>
<td>2.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C14[3][B]</td>
<td>u_opm/u_ym2151/REG/n360_s4/I0</td>
</tr>
<tr>
<td>7.763</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>107</td>
<td>R21C14[3][B]</td>
<td style=" background: #97FFFF;">u_opm/u_ym2151/REG/n360_s4/F</td>
</tr>
<tr>
<td>11.523</td>
<td>3.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[1][A]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/LFO/multiplier_sr_12_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>46.568</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.291</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C17[1][A]</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_12_s0/CLK</td>
</tr>
<tr>
<td>50.248</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C17[1][A]</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>46.568</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 8.026%; route: 6.715, 86.098%; tC2Q: 0.458, 5.876%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>38.725</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.523</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>50.248</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[0][A]</td>
<td>ff_reset_6_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>715</td>
<td>R17C20[0][A]</td>
<td style=" font-weight:bold;">ff_reset_6_s0/Q</td>
</tr>
<tr>
<td>7.137</td>
<td>2.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C14[3][B]</td>
<td>u_opm/u_ym2151/REG/n360_s4/I0</td>
</tr>
<tr>
<td>7.763</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>107</td>
<td>R21C14[3][B]</td>
<td style=" background: #97FFFF;">u_opm/u_ym2151/REG/n360_s4/F</td>
</tr>
<tr>
<td>11.523</td>
<td>3.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[1][B]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/LFO/multiplier_sr_13_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>46.568</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.291</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C17[1][B]</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_13_s0/CLK</td>
</tr>
<tr>
<td>50.248</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C17[1][B]</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>46.568</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 8.026%; route: 6.715, 86.098%; tC2Q: 0.458, 5.876%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>38.725</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.523</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>50.248</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[0][A]</td>
<td>ff_reset_6_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>715</td>
<td>R17C20[0][A]</td>
<td style=" font-weight:bold;">ff_reset_6_s0/Q</td>
</tr>
<tr>
<td>7.137</td>
<td>2.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C14[3][B]</td>
<td>u_opm/u_ym2151/REG/n360_s4/I0</td>
</tr>
<tr>
<td>7.763</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>107</td>
<td>R21C14[3][B]</td>
<td style=" background: #97FFFF;">u_opm/u_ym2151/REG/n360_s4/F</td>
</tr>
<tr>
<td>11.523</td>
<td>3.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[2][A]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/LFO/multiplier_sr_14_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>46.568</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.291</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C17[2][A]</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_14_s0/CLK</td>
</tr>
<tr>
<td>50.248</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C17[2][A]</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>46.568</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 8.026%; route: 6.715, 86.098%; tC2Q: 0.458, 5.876%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>38.725</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.523</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>50.248</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[0][A]</td>
<td>ff_reset_6_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>715</td>
<td>R17C20[0][A]</td>
<td style=" font-weight:bold;">ff_reset_6_s0/Q</td>
</tr>
<tr>
<td>7.137</td>
<td>2.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C14[3][B]</td>
<td>u_opm/u_ym2151/REG/n360_s4/I0</td>
</tr>
<tr>
<td>7.763</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>107</td>
<td>R21C14[3][B]</td>
<td style=" background: #97FFFF;">u_opm/u_ym2151/REG/n360_s4/F</td>
</tr>
<tr>
<td>11.523</td>
<td>3.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[1][A]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/LFO/multiplier_sr_15_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>46.568</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.291</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C16[1][A]</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_15_s0/CLK</td>
</tr>
<tr>
<td>50.248</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C16[1][A]</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>46.568</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 8.026%; route: 6.715, 86.098%; tC2Q: 0.458, 5.876%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>38.725</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.523</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>50.248</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opm/u_ym2151/LFO/base_value_sr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[0][A]</td>
<td>ff_reset_6_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>715</td>
<td>R17C20[0][A]</td>
<td style=" font-weight:bold;">ff_reset_6_s0/Q</td>
</tr>
<tr>
<td>7.137</td>
<td>2.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C14[3][B]</td>
<td>u_opm/u_ym2151/REG/n360_s4/I0</td>
</tr>
<tr>
<td>7.763</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>107</td>
<td>R21C14[3][B]</td>
<td style=" background: #97FFFF;">u_opm/u_ym2151/REG/n360_s4/F</td>
</tr>
<tr>
<td>11.523</td>
<td>3.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C2[2][A]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/LFO/base_value_sr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>46.568</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.291</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C2[2][A]</td>
<td>u_opm/u_ym2151/LFO/base_value_sr_0_s0/CLK</td>
</tr>
<tr>
<td>50.248</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C2[2][A]</td>
<td>u_opm/u_ym2151/LFO/base_value_sr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>46.568</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 8.026%; route: 6.715, 86.098%; tC2Q: 0.458, 5.876%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>38.725</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.523</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>50.248</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opm/u_ym2151/LFO/base_value_sr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[0][A]</td>
<td>ff_reset_6_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>715</td>
<td>R17C20[0][A]</td>
<td style=" font-weight:bold;">ff_reset_6_s0/Q</td>
</tr>
<tr>
<td>7.137</td>
<td>2.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C14[3][B]</td>
<td>u_opm/u_ym2151/REG/n360_s4/I0</td>
</tr>
<tr>
<td>7.763</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>107</td>
<td>R21C14[3][B]</td>
<td style=" background: #97FFFF;">u_opm/u_ym2151/REG/n360_s4/F</td>
</tr>
<tr>
<td>11.523</td>
<td>3.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C2[2][B]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/LFO/base_value_sr_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>46.568</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.291</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C2[2][B]</td>
<td>u_opm/u_ym2151/LFO/base_value_sr_1_s0/CLK</td>
</tr>
<tr>
<td>50.248</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C2[2][B]</td>
<td>u_opm/u_ym2151/LFO/base_value_sr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>46.568</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 8.026%; route: 6.715, 86.098%; tC2Q: 0.458, 5.876%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>38.725</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.523</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>50.248</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opm/u_ym2151/LFO/base_value_sr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[0][A]</td>
<td>ff_reset_6_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>715</td>
<td>R17C20[0][A]</td>
<td style=" font-weight:bold;">ff_reset_6_s0/Q</td>
</tr>
<tr>
<td>7.137</td>
<td>2.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C14[3][B]</td>
<td>u_opm/u_ym2151/REG/n360_s4/I0</td>
</tr>
<tr>
<td>7.763</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>107</td>
<td>R21C14[3][B]</td>
<td style=" background: #97FFFF;">u_opm/u_ym2151/REG/n360_s4/F</td>
</tr>
<tr>
<td>11.523</td>
<td>3.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C2[1][B]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/LFO/base_value_sr_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>46.568</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.291</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C2[1][B]</td>
<td>u_opm/u_ym2151/LFO/base_value_sr_2_s0/CLK</td>
</tr>
<tr>
<td>50.248</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C2[1][B]</td>
<td>u_opm/u_ym2151/LFO/base_value_sr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>46.568</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 8.026%; route: 6.715, 86.098%; tC2Q: 0.458, 5.876%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>38.725</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.523</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>50.248</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opm/u_ym2151/LFO/base_value_sr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[0][A]</td>
<td>ff_reset_6_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>715</td>
<td>R17C20[0][A]</td>
<td style=" font-weight:bold;">ff_reset_6_s0/Q</td>
</tr>
<tr>
<td>7.137</td>
<td>2.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C14[3][B]</td>
<td>u_opm/u_ym2151/REG/n360_s4/I0</td>
</tr>
<tr>
<td>7.763</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>107</td>
<td>R21C14[3][B]</td>
<td style=" background: #97FFFF;">u_opm/u_ym2151/REG/n360_s4/F</td>
</tr>
<tr>
<td>11.523</td>
<td>3.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C2[1][A]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/LFO/base_value_sr_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>46.568</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.291</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C2[1][A]</td>
<td>u_opm/u_ym2151/LFO/base_value_sr_3_s0/CLK</td>
</tr>
<tr>
<td>50.248</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C2[1][A]</td>
<td>u_opm/u_ym2151/LFO/base_value_sr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>46.568</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 8.026%; route: 6.715, 86.098%; tC2Q: 0.458, 5.876%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>38.725</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.523</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>50.248</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opm/u_ym2151/LFO/base_value_sr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[0][A]</td>
<td>ff_reset_6_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>715</td>
<td>R17C20[0][A]</td>
<td style=" font-weight:bold;">ff_reset_6_s0/Q</td>
</tr>
<tr>
<td>7.137</td>
<td>2.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C14[3][B]</td>
<td>u_opm/u_ym2151/REG/n360_s4/I0</td>
</tr>
<tr>
<td>7.763</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>107</td>
<td>R21C14[3][B]</td>
<td style=" background: #97FFFF;">u_opm/u_ym2151/REG/n360_s4/F</td>
</tr>
<tr>
<td>11.523</td>
<td>3.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C2[2][A]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/LFO/base_value_sr_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>46.568</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.291</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C2[2][A]</td>
<td>u_opm/u_ym2151/LFO/base_value_sr_4_s0/CLK</td>
</tr>
<tr>
<td>50.248</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C2[2][A]</td>
<td>u_opm/u_ym2151/LFO/base_value_sr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>46.568</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 8.026%; route: 6.715, 86.098%; tC2Q: 0.458, 5.876%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>38.725</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.523</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>50.248</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opm/u_ym2151/LFO/base_value_sr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[0][A]</td>
<td>ff_reset_6_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>715</td>
<td>R17C20[0][A]</td>
<td style=" font-weight:bold;">ff_reset_6_s0/Q</td>
</tr>
<tr>
<td>7.137</td>
<td>2.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C14[3][B]</td>
<td>u_opm/u_ym2151/REG/n360_s4/I0</td>
</tr>
<tr>
<td>7.763</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>107</td>
<td>R21C14[3][B]</td>
<td style=" background: #97FFFF;">u_opm/u_ym2151/REG/n360_s4/F</td>
</tr>
<tr>
<td>11.523</td>
<td>3.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C2[2][B]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/LFO/base_value_sr_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>46.568</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.291</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C2[2][B]</td>
<td>u_opm/u_ym2151/LFO/base_value_sr_5_s0/CLK</td>
</tr>
<tr>
<td>50.248</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C2[2][B]</td>
<td>u_opm/u_ym2151/LFO/base_value_sr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>46.568</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 8.026%; route: 6.715, 86.098%; tC2Q: 0.458, 5.876%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>38.725</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.523</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>50.248</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opm/u_ym2151/LFO/base_value_sr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[0][A]</td>
<td>ff_reset_6_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>715</td>
<td>R17C20[0][A]</td>
<td style=" font-weight:bold;">ff_reset_6_s0/Q</td>
</tr>
<tr>
<td>7.137</td>
<td>2.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C14[3][B]</td>
<td>u_opm/u_ym2151/REG/n360_s4/I0</td>
</tr>
<tr>
<td>7.763</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>107</td>
<td>R21C14[3][B]</td>
<td style=" background: #97FFFF;">u_opm/u_ym2151/REG/n360_s4/F</td>
</tr>
<tr>
<td>11.523</td>
<td>3.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C2[0][B]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/LFO/base_value_sr_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>46.568</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.291</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C2[0][B]</td>
<td>u_opm/u_ym2151/LFO/base_value_sr_6_s0/CLK</td>
</tr>
<tr>
<td>50.248</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C2[0][B]</td>
<td>u_opm/u_ym2151/LFO/base_value_sr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>46.568</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 8.026%; route: 6.715, 86.098%; tC2Q: 0.458, 5.876%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>38.725</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.523</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>50.248</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opm/u_ym2151/LFO/phase_acc_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[0][A]</td>
<td>ff_reset_6_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>715</td>
<td>R17C20[0][A]</td>
<td style=" font-weight:bold;">ff_reset_6_s0/Q</td>
</tr>
<tr>
<td>7.137</td>
<td>2.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C14[3][B]</td>
<td>u_opm/u_ym2151/REG/n360_s4/I0</td>
</tr>
<tr>
<td>7.763</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>107</td>
<td>R21C14[3][B]</td>
<td style=" background: #97FFFF;">u_opm/u_ym2151/REG/n360_s4/F</td>
</tr>
<tr>
<td>11.523</td>
<td>3.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C17[2][B]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/LFO/phase_acc_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>46.568</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.291</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C17[2][B]</td>
<td>u_opm/u_ym2151/LFO/phase_acc_0_s0/CLK</td>
</tr>
<tr>
<td>50.248</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C17[2][B]</td>
<td>u_opm/u_ym2151/LFO/phase_acc_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>46.568</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 8.026%; route: 6.715, 86.098%; tC2Q: 0.458, 5.876%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.561</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_out0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[0][A]</td>
<td>ff_reset_6_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>715</td>
<td>R17C20[0][A]</td>
<td style=" font-weight:bold;">ff_reset_6_s0/Q</td>
</tr>
<tr>
<td>5.561</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C32[2][A]</td>
<td style=" font-weight:bold;">u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_out0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C32[2][A]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_out0_s1/CLK</td>
</tr>
<tr>
<td>3.677</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C32[2][A]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_out0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.561</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_count_en_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[0][A]</td>
<td>ff_reset_6_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>715</td>
<td>R17C20[0][A]</td>
<td style=" font-weight:bold;">ff_reset_6_s0/Q</td>
</tr>
<tr>
<td>5.561</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C32[1][A]</td>
<td style=" font-weight:bold;">u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_count_en_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C32[1][A]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_count_en_s1/CLK</td>
</tr>
<tr>
<td>3.677</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C32[1][A]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_count_en_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.561</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter3_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[0][A]</td>
<td>ff_reset_6_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>715</td>
<td>R17C20[0][A]</td>
<td style=" font-weight:bold;">ff_reset_6_s0/Q</td>
</tr>
<tr>
<td>5.561</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C32[0][B]</td>
<td style=" font-weight:bold;">u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter3_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C32[0][B]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter3_0_s0/CLK</td>
</tr>
<tr>
<td>3.677</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C32[0][B]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter3_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.561</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter3_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[0][A]</td>
<td>ff_reset_6_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>715</td>
<td>R17C20[0][A]</td>
<td style=" font-weight:bold;">ff_reset_6_s0/Q</td>
</tr>
<tr>
<td>5.561</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C31[1][A]</td>
<td style=" font-weight:bold;">u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter3_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C31[1][A]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter3_1_s0/CLK</td>
</tr>
<tr>
<td>3.677</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C31[1][A]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter3_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.561</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter3_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[0][A]</td>
<td>ff_reset_6_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>715</td>
<td>R17C20[0][A]</td>
<td style=" font-weight:bold;">ff_reset_6_s0/Q</td>
</tr>
<tr>
<td>5.561</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C32[0][A]</td>
<td style=" font-weight:bold;">u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter3_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C32[0][A]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter3_2_s0/CLK</td>
</tr>
<tr>
<td>3.677</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C32[0][A]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter3_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.561</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter3_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[0][A]</td>
<td>ff_reset_6_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>715</td>
<td>R17C20[0][A]</td>
<td style=" font-weight:bold;">ff_reset_6_s0/Q</td>
</tr>
<tr>
<td>5.561</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C29[1][A]</td>
<td style=" font-weight:bold;">u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter3_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C29[1][A]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter3_3_s0/CLK</td>
</tr>
<tr>
<td>3.677</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C29[1][A]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter3_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.561</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter2_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[0][A]</td>
<td>ff_reset_6_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>715</td>
<td>R17C20[0][A]</td>
<td style=" font-weight:bold;">ff_reset_6_s0/Q</td>
</tr>
<tr>
<td>5.561</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C32[1][A]</td>
<td style=" font-weight:bold;">u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter2_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C32[1][A]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter2_0_s0/CLK</td>
</tr>
<tr>
<td>3.677</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C32[1][A]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter2_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.561</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter2_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[0][A]</td>
<td>ff_reset_6_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>715</td>
<td>R17C20[0][A]</td>
<td style=" font-weight:bold;">ff_reset_6_s0/Q</td>
</tr>
<tr>
<td>5.561</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C32[1][B]</td>
<td style=" font-weight:bold;">u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter2_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C32[1][B]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter2_1_s0/CLK</td>
</tr>
<tr>
<td>3.677</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C32[1][B]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter2_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.561</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter2_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[0][A]</td>
<td>ff_reset_6_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>715</td>
<td>R17C20[0][A]</td>
<td style=" font-weight:bold;">ff_reset_6_s0/Q</td>
</tr>
<tr>
<td>5.561</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C31[0][B]</td>
<td style=" font-weight:bold;">u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter2_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C31[0][B]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter2_2_s0/CLK</td>
</tr>
<tr>
<td>3.677</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C31[0][B]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter2_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.561</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter2_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[0][A]</td>
<td>ff_reset_6_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>715</td>
<td>R17C20[0][A]</td>
<td style=" font-weight:bold;">ff_reset_6_s0/Q</td>
</tr>
<tr>
<td>5.561</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C31[0][A]</td>
<td style=" font-weight:bold;">u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter2_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C31[0][A]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter2_3_s0/CLK</td>
</tr>
<tr>
<td>3.677</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C31[0][A]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter2_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.561</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter1_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[0][A]</td>
<td>ff_reset_6_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>715</td>
<td>R17C20[0][A]</td>
<td style=" font-weight:bold;">ff_reset_6_s0/Q</td>
</tr>
<tr>
<td>5.561</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C32[0][B]</td>
<td style=" font-weight:bold;">u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter1_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C32[0][B]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter1_0_s0/CLK</td>
</tr>
<tr>
<td>3.677</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C32[0][B]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter1_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.561</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter1_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[0][A]</td>
<td>ff_reset_6_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>715</td>
<td>R17C20[0][A]</td>
<td style=" font-weight:bold;">ff_reset_6_s0/Q</td>
</tr>
<tr>
<td>5.561</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C32[1][A]</td>
<td style=" font-weight:bold;">u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter1_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C32[1][A]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter1_1_s0/CLK</td>
</tr>
<tr>
<td>3.677</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C32[1][A]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter1_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.561</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter1_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[0][A]</td>
<td>ff_reset_6_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>715</td>
<td>R17C20[0][A]</td>
<td style=" font-weight:bold;">ff_reset_6_s0/Q</td>
</tr>
<tr>
<td>5.561</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C32[2][A]</td>
<td style=" font-weight:bold;">u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter1_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C32[2][A]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter1_2_s0/CLK</td>
</tr>
<tr>
<td>3.677</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C32[2][A]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter1_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.561</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter1_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[0][A]</td>
<td>ff_reset_6_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>715</td>
<td>R17C20[0][A]</td>
<td style=" font-weight:bold;">ff_reset_6_s0/Q</td>
</tr>
<tr>
<td>5.561</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C32[0][A]</td>
<td style=" font-weight:bold;">u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter1_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C32[0][A]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter1_3_s0/CLK</td>
</tr>
<tr>
<td>3.677</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C32[0][A]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter1_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.561</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[0][A]</td>
<td>ff_reset_6_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>715</td>
<td>R17C20[0][A]</td>
<td style=" font-weight:bold;">ff_reset_6_s0/Q</td>
</tr>
<tr>
<td>5.561</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C30[1][A]</td>
<td style=" font-weight:bold;">u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter0_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C30[1][A]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter0_0_s0/CLK</td>
</tr>
<tr>
<td>3.677</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C30[1][A]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.561</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter0_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[0][A]</td>
<td>ff_reset_6_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>715</td>
<td>R17C20[0][A]</td>
<td style=" font-weight:bold;">ff_reset_6_s0/Q</td>
</tr>
<tr>
<td>5.561</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C30[0][A]</td>
<td style=" font-weight:bold;">u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter0_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C30[0][A]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter0_1_s0/CLK</td>
</tr>
<tr>
<td>3.677</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C30[0][A]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter0_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.561</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter0_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[0][A]</td>
<td>ff_reset_6_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>715</td>
<td>R17C20[0][A]</td>
<td style=" font-weight:bold;">ff_reset_6_s0/Q</td>
</tr>
<tr>
<td>5.561</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C31[0][A]</td>
<td style=" font-weight:bold;">u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter0_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C31[0][A]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter0_2_s0/CLK</td>
</tr>
<tr>
<td>3.677</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C31[0][A]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter0_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.561</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter0_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[0][A]</td>
<td>ff_reset_6_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>715</td>
<td>R17C20[0][A]</td>
<td style=" font-weight:bold;">ff_reset_6_s0/Q</td>
</tr>
<tr>
<td>5.561</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C30[0][B]</td>
<td style=" font-weight:bold;">u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter0_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C30[0][B]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter0_3_s0/CLK</td>
</tr>
<tr>
<td>3.677</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C30[0][B]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter0_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.561</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter3_latch_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[0][A]</td>
<td>ff_reset_6_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>715</td>
<td>R17C20[0][A]</td>
<td style=" font-weight:bold;">ff_reset_6_s0/Q</td>
</tr>
<tr>
<td>5.561</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C31[2][A]</td>
<td style=" font-weight:bold;">u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter3_latch_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C31[2][A]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter3_latch_0_s0/CLK</td>
</tr>
<tr>
<td>3.677</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C31[2][A]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter3_latch_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.561</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter3_latch_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[0][A]</td>
<td>ff_reset_6_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>715</td>
<td>R17C20[0][A]</td>
<td style=" font-weight:bold;">ff_reset_6_s0/Q</td>
</tr>
<tr>
<td>5.561</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C31[2][A]</td>
<td style=" font-weight:bold;">u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter3_latch_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C31[2][A]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter3_latch_1_s0/CLK</td>
</tr>
<tr>
<td>3.677</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C31[2][A]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter3_latch_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.561</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter3_latch_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[0][A]</td>
<td>ff_reset_6_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>715</td>
<td>R17C20[0][A]</td>
<td style=" font-weight:bold;">ff_reset_6_s0/Q</td>
</tr>
<tr>
<td>5.561</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C31[1][B]</td>
<td style=" font-weight:bold;">u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter3_latch_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C31[1][B]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter3_latch_2_s0/CLK</td>
</tr>
<tr>
<td>3.677</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C31[1][B]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter3_latch_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.561</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter3_latch_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[0][A]</td>
<td>ff_reset_6_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>715</td>
<td>R17C20[0][A]</td>
<td style=" font-weight:bold;">ff_reset_6_s0/Q</td>
</tr>
<tr>
<td>5.561</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C30[2][B]</td>
<td style=" font-weight:bold;">u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter3_latch_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C30[2][B]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter3_latch_3_s0/CLK</td>
</tr>
<tr>
<td>3.677</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C30[2][B]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter3_latch_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.561</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter2_latch_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[0][A]</td>
<td>ff_reset_6_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>715</td>
<td>R17C20[0][A]</td>
<td style=" font-weight:bold;">ff_reset_6_s0/Q</td>
</tr>
<tr>
<td>5.561</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C31[2][B]</td>
<td style=" font-weight:bold;">u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter2_latch_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C31[2][B]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter2_latch_0_s0/CLK</td>
</tr>
<tr>
<td>3.677</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C31[2][B]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter2_latch_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.561</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter2_latch_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[0][A]</td>
<td>ff_reset_6_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>715</td>
<td>R17C20[0][A]</td>
<td style=" font-weight:bold;">ff_reset_6_s0/Q</td>
</tr>
<tr>
<td>5.561</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C30[0][A]</td>
<td style=" font-weight:bold;">u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter2_latch_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C30[0][A]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter2_latch_1_s0/CLK</td>
</tr>
<tr>
<td>3.677</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C30[0][A]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter2_latch_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.561</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter2_latch_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[0][A]</td>
<td>ff_reset_6_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>715</td>
<td>R17C20[0][A]</td>
<td style=" font-weight:bold;">ff_reset_6_s0/Q</td>
</tr>
<tr>
<td>5.561</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C31[1][A]</td>
<td style=" font-weight:bold;">u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter2_latch_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3855</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C31[1][A]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter2_latch_2_s0/CLK</td>
</tr>
<tr>
<td>3.677</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C31[1][A]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter2_latch_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>21.956</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>23.206</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ff_reset_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>ff_reset_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.232</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>ff_reset_5_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>21.956</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>23.206</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ff_reset_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>ff_reset_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.232</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>ff_reset_3_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>21.956</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>23.206</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ff_int_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>ff_int_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.232</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>ff_int_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>21.956</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>23.206</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ff_sound_13_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>ff_sound_13_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.232</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>ff_sound_13_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>21.956</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>23.206</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ff_wait_3_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>ff_wait_3_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.232</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>ff_wait_3_s2/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>21.956</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>23.206</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.232</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_2_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>21.956</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>23.206</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/freq_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/freq_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.232</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/freq_0_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>21.956</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>23.206</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch3/mute_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch3/mute_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.232</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch3/mute_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>21.956</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>23.206</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_opll/u_ikaopll/u_REG/sl_reg[0]_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>u_opll/u_ikaopll/u_REG/sl_reg[0]_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.232</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>u_opll/u_ikaopll/u_REG/sl_reg[0]_1_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>21.956</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>23.206</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_opll/u_ikaopll/u_EG/envcntr_sr_16_s5</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>u_opll/u_ikaopll/u_EG/envcntr_sr_16_s5/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.232</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>u_opll/u_ikaopll/u_EG/envcntr_sr_16_s5/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>3855</td>
<td>clk</td>
<td>9.873</td>
<td>0.262</td>
</tr>
<tr>
<td>1350</td>
<td>synced_mrst_n_60</td>
<td>32.151</td>
<td>2.541</td>
</tr>
<tr>
<td>715</td>
<td>ff_reset[6]</td>
<td>30.707</td>
<td>3.576</td>
</tr>
<tr>
<td>571</td>
<td>n86_4</td>
<td>33.155</td>
<td>3.307</td>
</tr>
<tr>
<td>274</td>
<td>n105_11</td>
<td>32.559</td>
<td>2.813</td>
</tr>
<tr>
<td>216</td>
<td>n16_10</td>
<td>37.386</td>
<td>2.797</td>
</tr>
<tr>
<td>170</td>
<td>m_nc_sel_z_6</td>
<td>32.559</td>
<td>4.281</td>
</tr>
<tr>
<td>114</td>
<td>n672_5</td>
<td>38.230</td>
<td>3.739</td>
</tr>
<tr>
<td>113</td>
<td>n26_8</td>
<td>30.707</td>
<td>3.459</td>
</tr>
<tr>
<td>107</td>
<td>n360_10</td>
<td>30.707</td>
<td>4.576</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R5C5</td>
<td>94.44%</td>
</tr>
<tr>
<td>R13C13</td>
<td>94.44%</td>
</tr>
<tr>
<td>R21C44</td>
<td>93.06%</td>
</tr>
<tr>
<td>R13C15</td>
<td>93.06%</td>
</tr>
<tr>
<td>R4C34</td>
<td>91.67%</td>
</tr>
<tr>
<td>R4C3</td>
<td>91.67%</td>
</tr>
<tr>
<td>R6C34</td>
<td>91.67%</td>
</tr>
<tr>
<td>R12C11</td>
<td>91.67%</td>
</tr>
<tr>
<td>R5C33</td>
<td>90.28%</td>
</tr>
<tr>
<td>R20C39</td>
<td>90.28%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
