<stg><name>myproject_axi</name>


<trans_list>

<trans id="49" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="50" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="51" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="52" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="53" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="54" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="55" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="56" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="57" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="11" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="1" op_0_bw="64">
<![CDATA[
codeRepl:0  %is_last_0_i_loc_c = alloca i1, align 1

]]></Node>
<StgValue><ssdm name="is_last_0_i_loc_c"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:7  %in_local_V_data_0_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="in_local_V_data_0_V"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:10  %out_local_V_data_0_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="out_local_V_data_0_V"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:13  %out_local_V_data_1_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="out_local_V_data_1_V"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:16  %out_local_V_data_2_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="out_local_V_data_2_V"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:19  %tmp_data_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="tmp_data_V"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="17" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="16" op_3_bw="32" op_4_bw="1">
<![CDATA[
codeRepl:27  call fastcc void @Loop_1_proc714(i1* %in_last_V, i16* %in_local_V_data_0_V, float* %in_data, i1* %is_last_0_i_loc_c)

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="18" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="16" op_3_bw="32" op_4_bw="1">
<![CDATA[
codeRepl:27  call fastcc void @Loop_1_proc714(i1* %in_last_V, i16* %in_local_V_data_0_V, float* %in_data, i1* %is_last_0_i_loc_c)

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="19" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="1" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="24" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="16" op_21_bw="16" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="6" op_27_bw="6" op_28_bw="6" op_29_bw="6" op_30_bw="6" op_31_bw="6" op_32_bw="6" op_33_bw="6" op_34_bw="6" op_35_bw="6" op_36_bw="6" op_37_bw="6" op_38_bw="6" op_39_bw="6" op_40_bw="6" op_41_bw="6" op_42_bw="6" op_43_bw="6" op_44_bw="6" op_45_bw="6" op_46_bw="6" op_47_bw="6" op_48_bw="6" op_49_bw="6" op_50_bw="239" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="16" op_130_bw="16" op_131_bw="16" op_132_bw="16" op_133_bw="16" op_134_bw="16" op_135_bw="16" op_136_bw="16" op_137_bw="16" op_138_bw="16" op_139_bw="16" op_140_bw="16" op_141_bw="16" op_142_bw="16" op_143_bw="32" op_144_bw="32" op_145_bw="32" op_146_bw="32" op_147_bw="6" op_148_bw="6" op_149_bw="6" op_150_bw="6" op_151_bw="6" op_152_bw="6" op_153_bw="6" op_154_bw="6" op_155_bw="6" op_156_bw="6" op_157_bw="6" op_158_bw="6" op_159_bw="6" op_160_bw="6" op_161_bw="6" op_162_bw="6" op_163_bw="6" op_164_bw="6" op_165_bw="6" op_166_bw="6" op_167_bw="6" op_168_bw="6" op_169_bw="6" op_170_bw="6" op_171_bw="6" op_172_bw="6" op_173_bw="6" op_174_bw="6" op_175_bw="6" op_176_bw="6" op_177_bw="360" op_178_bw="32" op_179_bw="32" op_180_bw="32" op_181_bw="32" op_182_bw="16" op_183_bw="16" op_184_bw="16" op_185_bw="16" op_186_bw="16" op_187_bw="16" op_188_bw="16" op_189_bw="16" op_190_bw="16" op_191_bw="16" op_192_bw="16" op_193_bw="16" op_194_bw="16" op_195_bw="16" op_196_bw="16" op_197_bw="16" op_198_bw="16" op_199_bw="16" op_200_bw="16" op_201_bw="16" op_202_bw="16" op_203_bw="16" op_204_bw="16" op_205_bw="16" op_206_bw="16" op_207_bw="16" op_208_bw="16" op_209_bw="16" op_210_bw="16" op_211_bw="16" op_212_bw="16" op_213_bw="16" op_214_bw="16" op_215_bw="16" op_216_bw="16" op_217_bw="16" op_218_bw="16" op_219_bw="16" op_220_bw="16" op_221_bw="16" op_222_bw="16" op_223_bw="16" op_224_bw="16" op_225_bw="16" op_226_bw="16" op_227_bw="16" op_228_bw="16" op_229_bw="16" op_230_bw="16" op_231_bw="16" op_232_bw="16" op_233_bw="16" op_234_bw="16" op_235_bw="16" op_236_bw="16" op_237_bw="16" op_238_bw="16" op_239_bw="16" op_240_bw="16" op_241_bw="16" op_242_bw="16" op_243_bw="16" op_244_bw="16" op_245_bw="16" op_246_bw="16" op_247_bw="16" op_248_bw="16" op_249_bw="16" op_250_bw="16" op_251_bw="16" op_252_bw="16" op_253_bw="16" op_254_bw="16" op_255_bw="16" op_256_bw="16" op_257_bw="16" op_258_bw="16" op_259_bw="16" op_260_bw="16" op_261_bw="16" op_262_bw="16" op_263_bw="16" op_264_bw="16" op_265_bw="16" op_266_bw="16" op_267_bw="16" op_268_bw="16" op_269_bw="16" op_270_bw="16" op_271_bw="16" op_272_bw="16" op_273_bw="16" op_274_bw="16" op_275_bw="16" op_276_bw="16" op_277_bw="16" op_278_bw="16" op_279_bw="16" op_280_bw="16" op_281_bw="16" op_282_bw="16" op_283_bw="16" op_284_bw="16" op_285_bw="16" op_286_bw="16" op_287_bw="16" op_288_bw="16" op_289_bw="16" op_290_bw="16" op_291_bw="16" op_292_bw="432" op_293_bw="32" op_294_bw="32" op_295_bw="32" op_296_bw="32" op_297_bw="6" op_298_bw="6" op_299_bw="6" op_300_bw="6" op_301_bw="6" op_302_bw="6" op_303_bw="6" op_304_bw="6" op_305_bw="6" op_306_bw="6" op_307_bw="6" op_308_bw="6" op_309_bw="6" op_310_bw="6" op_311_bw="6" op_312_bw="6" op_313_bw="6" op_314_bw="6" op_315_bw="6" op_316_bw="6" op_317_bw="6" op_318_bw="6" op_319_bw="6" op_320_bw="6" op_321_bw="6" op_322_bw="6" op_323_bw="6" op_324_bw="6" op_325_bw="6" op_326_bw="6" op_327_bw="6" op_328_bw="6" op_329_bw="6" op_330_bw="6" op_331_bw="6" op_332_bw="6" op_333_bw="6" op_334_bw="6" op_335_bw="6" op_336_bw="6" op_337_bw="6" op_338_bw="6" op_339_bw="6" op_340_bw="6" op_341_bw="6" op_342_bw="6" op_343_bw="6" op_344_bw="6" op_345_bw="6" op_346_bw="6" op_347_bw="6" op_348_bw="6" op_349_bw="6" op_350_bw="6" op_351_bw="6" op_352_bw="6" op_353_bw="6" op_354_bw="6" op_355_bw="6" op_356_bw="6" op_357_bw="6" op_358_bw="6" op_359_bw="6" op_360_bw="6" op_361_bw="6" op_362_bw="6" op_363_bw="6" op_364_bw="6" op_365_bw="6" op_366_bw="6" op_367_bw="6" op_368_bw="6" op_369_bw="6" op_370_bw="6" op_371_bw="6" op_372_bw="6" op_373_bw="6" op_374_bw="6" op_375_bw="6" op_376_bw="6" op_377_bw="6" op_378_bw="6" op_379_bw="6" op_380_bw="6" op_381_bw="6" op_382_bw="6" op_383_bw="6" op_384_bw="6" op_385_bw="6" op_386_bw="6" op_387_bw="6" op_388_bw="6" op_389_bw="6" op_390_bw="6" op_391_bw="6" op_392_bw="6" op_393_bw="6" op_394_bw="6" op_395_bw="6" op_396_bw="6" op_397_bw="6" op_398_bw="6" op_399_bw="6" op_400_bw="6" op_401_bw="6" op_402_bw="6" op_403_bw="6" op_404_bw="6" op_405_bw="6" op_406_bw="6" op_407_bw="32" op_408_bw="32" op_409_bw="32" op_410_bw="32" op_411_bw="6" op_412_bw="6" op_413_bw="6" op_414_bw="6" op_415_bw="6" op_416_bw="6" op_417_bw="6" op_418_bw="6" op_419_bw="6" op_420_bw="6" op_421_bw="6" op_422_bw="6" op_423_bw="6" op_424_bw="6" op_425_bw="6" op_426_bw="6" op_427_bw="6" op_428_bw="6" op_429_bw="6" op_430_bw="6" op_431_bw="6" op_432_bw="6" op_433_bw="6" op_434_bw="6" op_435_bw="6" op_436_bw="6" op_437_bw="6" op_438_bw="6" op_439_bw="6" op_440_bw="6" op_441_bw="6" op_442_bw="6" op_443_bw="6" op_444_bw="6" op_445_bw="6" op_446_bw="6" op_447_bw="6" op_448_bw="6" op_449_bw="6" op_450_bw="6" op_451_bw="6" op_452_bw="6" op_453_bw="6" op_454_bw="6" op_455_bw="6" op_456_bw="6" op_457_bw="6" op_458_bw="6" op_459_bw="6" op_460_bw="6" op_461_bw="6" op_462_bw="6" op_463_bw="6" op_464_bw="6" op_465_bw="6" op_466_bw="6" op_467_bw="6" op_468_bw="6" op_469_bw="6" op_470_bw="6" op_471_bw="6" op_472_bw="6" op_473_bw="6" op_474_bw="6" op_475_bw="6" op_476_bw="6" op_477_bw="6" op_478_bw="6" op_479_bw="6" op_480_bw="6" op_481_bw="6" op_482_bw="6" op_483_bw="6" op_484_bw="6" op_485_bw="6" op_486_bw="6" op_487_bw="6" op_488_bw="6" op_489_bw="6" op_490_bw="6" op_491_bw="6" op_492_bw="6" op_493_bw="6" op_494_bw="6" op_495_bw="6" op_496_bw="6" op_497_bw="6" op_498_bw="6" op_499_bw="6" op_500_bw="6" op_501_bw="6" op_502_bw="6" op_503_bw="6" op_504_bw="6" op_505_bw="6" op_506_bw="6" op_507_bw="6" op_508_bw="6" op_509_bw="6" op_510_bw="6" op_511_bw="6" op_512_bw="6" op_513_bw="6" op_514_bw="6" op_515_bw="6" op_516_bw="6" op_517_bw="6" op_518_bw="6" op_519_bw="6" op_520_bw="6" op_521_bw="6" op_522_bw="6" op_523_bw="6" op_524_bw="6" op_525_bw="6" op_526_bw="6" op_527_bw="6" op_528_bw="6" op_529_bw="6" op_530_bw="6" op_531_bw="6" op_532_bw="6" op_533_bw="6" op_534_bw="6" op_535_bw="6" op_536_bw="6" op_537_bw="6" op_538_bw="6" op_539_bw="6" op_540_bw="6" op_541_bw="6" op_542_bw="6" op_543_bw="6" op_544_bw="6" op_545_bw="6" op_546_bw="6" op_547_bw="6" op_548_bw="6" op_549_bw="6" op_550_bw="6" op_551_bw="6" op_552_bw="6" op_553_bw="6" op_554_bw="6" op_555_bw="6" op_556_bw="6" op_557_bw="6" op_558_bw="6" op_559_bw="6" op_560_bw="6" op_561_bw="6" op_562_bw="6" op_563_bw="6" op_564_bw="6" op_565_bw="6" op_566_bw="6" op_567_bw="6" op_568_bw="6" op_569_bw="6" op_570_bw="6" op_571_bw="6" op_572_bw="6" op_573_bw="6" op_574_bw="6" op_575_bw="6" op_576_bw="6" op_577_bw="6" op_578_bw="6" op_579_bw="6" op_580_bw="6" op_581_bw="6" op_582_bw="6" op_583_bw="6" op_584_bw="6" op_585_bw="6" op_586_bw="6" op_587_bw="6" op_588_bw="6" op_589_bw="6" op_590_bw="6" op_591_bw="719" op_592_bw="2" op_593_bw="24" op_594_bw="45" op_595_bw="17" op_596_bw="18" op_597_bw="0" op_598_bw="0">
<![CDATA[
codeRepl:28  call fastcc void @myproject(i16* %in_local_V_data_0_V, i16* %out_local_V_data_0_V, i16* %out_local_V_data_1_V, i16* %out_local_V_data_2_V)

]]></Node>
<StgValue><ssdm name="call_ln33"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="20" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="1" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="24" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="16" op_21_bw="16" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="6" op_27_bw="6" op_28_bw="6" op_29_bw="6" op_30_bw="6" op_31_bw="6" op_32_bw="6" op_33_bw="6" op_34_bw="6" op_35_bw="6" op_36_bw="6" op_37_bw="6" op_38_bw="6" op_39_bw="6" op_40_bw="6" op_41_bw="6" op_42_bw="6" op_43_bw="6" op_44_bw="6" op_45_bw="6" op_46_bw="6" op_47_bw="6" op_48_bw="6" op_49_bw="6" op_50_bw="239" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="16" op_130_bw="16" op_131_bw="16" op_132_bw="16" op_133_bw="16" op_134_bw="16" op_135_bw="16" op_136_bw="16" op_137_bw="16" op_138_bw="16" op_139_bw="16" op_140_bw="16" op_141_bw="16" op_142_bw="16" op_143_bw="32" op_144_bw="32" op_145_bw="32" op_146_bw="32" op_147_bw="6" op_148_bw="6" op_149_bw="6" op_150_bw="6" op_151_bw="6" op_152_bw="6" op_153_bw="6" op_154_bw="6" op_155_bw="6" op_156_bw="6" op_157_bw="6" op_158_bw="6" op_159_bw="6" op_160_bw="6" op_161_bw="6" op_162_bw="6" op_163_bw="6" op_164_bw="6" op_165_bw="6" op_166_bw="6" op_167_bw="6" op_168_bw="6" op_169_bw="6" op_170_bw="6" op_171_bw="6" op_172_bw="6" op_173_bw="6" op_174_bw="6" op_175_bw="6" op_176_bw="6" op_177_bw="360" op_178_bw="32" op_179_bw="32" op_180_bw="32" op_181_bw="32" op_182_bw="16" op_183_bw="16" op_184_bw="16" op_185_bw="16" op_186_bw="16" op_187_bw="16" op_188_bw="16" op_189_bw="16" op_190_bw="16" op_191_bw="16" op_192_bw="16" op_193_bw="16" op_194_bw="16" op_195_bw="16" op_196_bw="16" op_197_bw="16" op_198_bw="16" op_199_bw="16" op_200_bw="16" op_201_bw="16" op_202_bw="16" op_203_bw="16" op_204_bw="16" op_205_bw="16" op_206_bw="16" op_207_bw="16" op_208_bw="16" op_209_bw="16" op_210_bw="16" op_211_bw="16" op_212_bw="16" op_213_bw="16" op_214_bw="16" op_215_bw="16" op_216_bw="16" op_217_bw="16" op_218_bw="16" op_219_bw="16" op_220_bw="16" op_221_bw="16" op_222_bw="16" op_223_bw="16" op_224_bw="16" op_225_bw="16" op_226_bw="16" op_227_bw="16" op_228_bw="16" op_229_bw="16" op_230_bw="16" op_231_bw="16" op_232_bw="16" op_233_bw="16" op_234_bw="16" op_235_bw="16" op_236_bw="16" op_237_bw="16" op_238_bw="16" op_239_bw="16" op_240_bw="16" op_241_bw="16" op_242_bw="16" op_243_bw="16" op_244_bw="16" op_245_bw="16" op_246_bw="16" op_247_bw="16" op_248_bw="16" op_249_bw="16" op_250_bw="16" op_251_bw="16" op_252_bw="16" op_253_bw="16" op_254_bw="16" op_255_bw="16" op_256_bw="16" op_257_bw="16" op_258_bw="16" op_259_bw="16" op_260_bw="16" op_261_bw="16" op_262_bw="16" op_263_bw="16" op_264_bw="16" op_265_bw="16" op_266_bw="16" op_267_bw="16" op_268_bw="16" op_269_bw="16" op_270_bw="16" op_271_bw="16" op_272_bw="16" op_273_bw="16" op_274_bw="16" op_275_bw="16" op_276_bw="16" op_277_bw="16" op_278_bw="16" op_279_bw="16" op_280_bw="16" op_281_bw="16" op_282_bw="16" op_283_bw="16" op_284_bw="16" op_285_bw="16" op_286_bw="16" op_287_bw="16" op_288_bw="16" op_289_bw="16" op_290_bw="16" op_291_bw="16" op_292_bw="432" op_293_bw="32" op_294_bw="32" op_295_bw="32" op_296_bw="32" op_297_bw="6" op_298_bw="6" op_299_bw="6" op_300_bw="6" op_301_bw="6" op_302_bw="6" op_303_bw="6" op_304_bw="6" op_305_bw="6" op_306_bw="6" op_307_bw="6" op_308_bw="6" op_309_bw="6" op_310_bw="6" op_311_bw="6" op_312_bw="6" op_313_bw="6" op_314_bw="6" op_315_bw="6" op_316_bw="6" op_317_bw="6" op_318_bw="6" op_319_bw="6" op_320_bw="6" op_321_bw="6" op_322_bw="6" op_323_bw="6" op_324_bw="6" op_325_bw="6" op_326_bw="6" op_327_bw="6" op_328_bw="6" op_329_bw="6" op_330_bw="6" op_331_bw="6" op_332_bw="6" op_333_bw="6" op_334_bw="6" op_335_bw="6" op_336_bw="6" op_337_bw="6" op_338_bw="6" op_339_bw="6" op_340_bw="6" op_341_bw="6" op_342_bw="6" op_343_bw="6" op_344_bw="6" op_345_bw="6" op_346_bw="6" op_347_bw="6" op_348_bw="6" op_349_bw="6" op_350_bw="6" op_351_bw="6" op_352_bw="6" op_353_bw="6" op_354_bw="6" op_355_bw="6" op_356_bw="6" op_357_bw="6" op_358_bw="6" op_359_bw="6" op_360_bw="6" op_361_bw="6" op_362_bw="6" op_363_bw="6" op_364_bw="6" op_365_bw="6" op_366_bw="6" op_367_bw="6" op_368_bw="6" op_369_bw="6" op_370_bw="6" op_371_bw="6" op_372_bw="6" op_373_bw="6" op_374_bw="6" op_375_bw="6" op_376_bw="6" op_377_bw="6" op_378_bw="6" op_379_bw="6" op_380_bw="6" op_381_bw="6" op_382_bw="6" op_383_bw="6" op_384_bw="6" op_385_bw="6" op_386_bw="6" op_387_bw="6" op_388_bw="6" op_389_bw="6" op_390_bw="6" op_391_bw="6" op_392_bw="6" op_393_bw="6" op_394_bw="6" op_395_bw="6" op_396_bw="6" op_397_bw="6" op_398_bw="6" op_399_bw="6" op_400_bw="6" op_401_bw="6" op_402_bw="6" op_403_bw="6" op_404_bw="6" op_405_bw="6" op_406_bw="6" op_407_bw="32" op_408_bw="32" op_409_bw="32" op_410_bw="32" op_411_bw="6" op_412_bw="6" op_413_bw="6" op_414_bw="6" op_415_bw="6" op_416_bw="6" op_417_bw="6" op_418_bw="6" op_419_bw="6" op_420_bw="6" op_421_bw="6" op_422_bw="6" op_423_bw="6" op_424_bw="6" op_425_bw="6" op_426_bw="6" op_427_bw="6" op_428_bw="6" op_429_bw="6" op_430_bw="6" op_431_bw="6" op_432_bw="6" op_433_bw="6" op_434_bw="6" op_435_bw="6" op_436_bw="6" op_437_bw="6" op_438_bw="6" op_439_bw="6" op_440_bw="6" op_441_bw="6" op_442_bw="6" op_443_bw="6" op_444_bw="6" op_445_bw="6" op_446_bw="6" op_447_bw="6" op_448_bw="6" op_449_bw="6" op_450_bw="6" op_451_bw="6" op_452_bw="6" op_453_bw="6" op_454_bw="6" op_455_bw="6" op_456_bw="6" op_457_bw="6" op_458_bw="6" op_459_bw="6" op_460_bw="6" op_461_bw="6" op_462_bw="6" op_463_bw="6" op_464_bw="6" op_465_bw="6" op_466_bw="6" op_467_bw="6" op_468_bw="6" op_469_bw="6" op_470_bw="6" op_471_bw="6" op_472_bw="6" op_473_bw="6" op_474_bw="6" op_475_bw="6" op_476_bw="6" op_477_bw="6" op_478_bw="6" op_479_bw="6" op_480_bw="6" op_481_bw="6" op_482_bw="6" op_483_bw="6" op_484_bw="6" op_485_bw="6" op_486_bw="6" op_487_bw="6" op_488_bw="6" op_489_bw="6" op_490_bw="6" op_491_bw="6" op_492_bw="6" op_493_bw="6" op_494_bw="6" op_495_bw="6" op_496_bw="6" op_497_bw="6" op_498_bw="6" op_499_bw="6" op_500_bw="6" op_501_bw="6" op_502_bw="6" op_503_bw="6" op_504_bw="6" op_505_bw="6" op_506_bw="6" op_507_bw="6" op_508_bw="6" op_509_bw="6" op_510_bw="6" op_511_bw="6" op_512_bw="6" op_513_bw="6" op_514_bw="6" op_515_bw="6" op_516_bw="6" op_517_bw="6" op_518_bw="6" op_519_bw="6" op_520_bw="6" op_521_bw="6" op_522_bw="6" op_523_bw="6" op_524_bw="6" op_525_bw="6" op_526_bw="6" op_527_bw="6" op_528_bw="6" op_529_bw="6" op_530_bw="6" op_531_bw="6" op_532_bw="6" op_533_bw="6" op_534_bw="6" op_535_bw="6" op_536_bw="6" op_537_bw="6" op_538_bw="6" op_539_bw="6" op_540_bw="6" op_541_bw="6" op_542_bw="6" op_543_bw="6" op_544_bw="6" op_545_bw="6" op_546_bw="6" op_547_bw="6" op_548_bw="6" op_549_bw="6" op_550_bw="6" op_551_bw="6" op_552_bw="6" op_553_bw="6" op_554_bw="6" op_555_bw="6" op_556_bw="6" op_557_bw="6" op_558_bw="6" op_559_bw="6" op_560_bw="6" op_561_bw="6" op_562_bw="6" op_563_bw="6" op_564_bw="6" op_565_bw="6" op_566_bw="6" op_567_bw="6" op_568_bw="6" op_569_bw="6" op_570_bw="6" op_571_bw="6" op_572_bw="6" op_573_bw="6" op_574_bw="6" op_575_bw="6" op_576_bw="6" op_577_bw="6" op_578_bw="6" op_579_bw="6" op_580_bw="6" op_581_bw="6" op_582_bw="6" op_583_bw="6" op_584_bw="6" op_585_bw="6" op_586_bw="6" op_587_bw="6" op_588_bw="6" op_589_bw="6" op_590_bw="6" op_591_bw="719" op_592_bw="2" op_593_bw="24" op_594_bw="45" op_595_bw="17" op_596_bw="18" op_597_bw="0" op_598_bw="0">
<![CDATA[
codeRepl:28  call fastcc void @myproject(i16* %in_local_V_data_0_V, i16* %out_local_V_data_0_V, i16* %out_local_V_data_1_V, i16* %out_local_V_data_2_V)

]]></Node>
<StgValue><ssdm name="call_ln33"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="21" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="0" op_6_bw="0">
<![CDATA[
codeRepl:29  call fastcc void @Block_myproject_axi_.exit38_proc715(i16* %out_local_V_data_0_V, i16* %out_local_V_data_1_V, i16* %out_local_V_data_2_V, i16* %tmp_data_V)

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="22" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="0" op_6_bw="0">
<![CDATA[
codeRepl:29  call fastcc void @Block_myproject_axi_.exit38_proc715(i16* %out_local_V_data_0_V, i16* %out_local_V_data_1_V, i16* %out_local_V_data_2_V, i16* %tmp_data_V)

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="23" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="16" op_5_bw="0" op_6_bw="0">
<![CDATA[
codeRepl:32  call fastcc void @Loop_2_proc(float* %out_data, i1* %out_last_V, i1* %is_last_0_i_loc_c, i16* %tmp_data_V)

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="24" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="16" op_5_bw="0" op_6_bw="0">
<![CDATA[
codeRepl:32  call fastcc void @Loop_2_proc(float* %out_data, i1* %out_last_V, i1* %is_last_0_i_loc_c, i16* %tmp_data_V)

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="25" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
codeRepl:1  call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specdataflowpipeline_ln11"/></StgValue>
</operation>

<operation id="26" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
codeRepl:2  call void (...)* @_ssdm_op_SpecBitsMap(float* %in_data), !map !466

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="27" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:3  call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_last_V), !map !472

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="28" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
codeRepl:4  call void (...)* @_ssdm_op_SpecBitsMap(float* %out_data), !map !476

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="29" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:5  call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_last_V), !map !482

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="30" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
codeRepl:6  call void (...)* @_ssdm_op_SpecTopModule([14 x i8]* @myproject_axi_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="31" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:8  %empty = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @in_local_OC_V_OC_data_LF_0_NF_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 8192, i32 8192, i16* %in_local_V_data_0_V, i16* %in_local_V_data_0_V)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="32" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:9  call void (...)* @_ssdm_op_SpecInterface(i16* %in_local_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="33" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:11  %empty_94 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @out_local_OC_V_OC_data_LF_0_NF_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 3, i32 3, i16* %out_local_V_data_0_V, i16* %out_local_V_data_0_V)

]]></Node>
<StgValue><ssdm name="empty_94"/></StgValue>
</operation>

<operation id="34" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:12  call void (...)* @_ssdm_op_SpecInterface(i16* %out_local_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="35" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:14  %empty_95 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @out_local_OC_V_OC_data_LF_1_NF_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 3, i32 3, i16* %out_local_V_data_1_V, i16* %out_local_V_data_1_V)

]]></Node>
<StgValue><ssdm name="empty_95"/></StgValue>
</operation>

<operation id="36" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:15  call void (...)* @_ssdm_op_SpecInterface(i16* %out_local_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="37" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:17  %empty_96 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @out_local_OC_V_OC_data_LF_2_NF_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 3, i32 3, i16* %out_local_V_data_2_V, i16* %out_local_V_data_2_V)

]]></Node>
<StgValue><ssdm name="empty_96"/></StgValue>
</operation>

<operation id="38" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:18  call void (...)* @_ssdm_op_SpecInterface(i16* %out_local_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="39" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:20  %empty_97 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @tmp_OC_data_OC_V_OC_channel_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 3, i32 3, i16* %tmp_data_V, i16* %tmp_data_V)

]]></Node>
<StgValue><ssdm name="empty_97"/></StgValue>
</operation>

<operation id="40" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:21  call void (...)* @_ssdm_op_SpecInterface(i16* %tmp_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="41" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="0" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="32" op_8_bw="32" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="0" op_17_bw="0">
<![CDATA[
codeRepl:22  call void (...)* @_ssdm_op_SpecInterface(float* %in_data, i1* %in_last_V, [5 x i8]* @p_str4, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)

]]></Node>
<StgValue><ssdm name="specinterface_ln8"/></StgValue>
</operation>

<operation id="42" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="0" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="32" op_8_bw="32" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="0" op_17_bw="0">
<![CDATA[
codeRepl:23  call void (...)* @_ssdm_op_SpecInterface(float* %out_data, i1* %out_last_V, [5 x i8]* @p_str4, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)

]]></Node>
<StgValue><ssdm name="specinterface_ln9"/></StgValue>
</operation>

<operation id="43" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:24  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln10"/></StgValue>
</operation>

<operation id="44" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1" op_8_bw="1">
<![CDATA[
codeRepl:25  %empty_98 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @is_last_OC_0_OC_i_OC_loc_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 4, i32 0, i1* %is_last_0_i_loc_c, i1* %is_last_0_i_loc_c)

]]></Node>
<StgValue><ssdm name="empty_98"/></StgValue>
</operation>

<operation id="45" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:26  call void (...)* @_ssdm_op_SpecInterface(i1* %is_last_0_i_loc_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="46" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:30  %empty_99 = call i32 (...)* @_ssdm_op_SpecChannel([11 x i8]* @tmp_OC_data_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 3, i32 3, i16* %tmp_data_V, i16* %tmp_data_V)

]]></Node>
<StgValue><ssdm name="empty_99"/></StgValue>
</operation>

<operation id="47" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:31  call void (...)* @_ssdm_op_SpecInterface(i16* %tmp_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="48" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="0">
<![CDATA[
codeRepl:33  ret void

]]></Node>
<StgValue><ssdm name="ret_ln42"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
