// Seed: 3470440690
module module_0 (
    input  wor   id_0,
    output logic id_1
);
  always @(posedge ~{id_0 + 1{1}}) begin
    #id_3;
    id_1 <= id_3 !== 1;
    id_1 <= 1;
  end
endmodule
module module_1 (
    input supply0 id_0,
    input tri1 id_1,
    output logic id_2,
    output supply0 id_3,
    input logic id_4,
    input supply0 id_5,
    output logic id_6,
    input supply1 id_7,
    input supply1 id_8,
    input uwire id_9
);
  initial begin
    id_6 <= 1;
    if (1) begin : id_11
      id_2 <= id_4;
    end else id_6 = 1;
  end
  module_0(
      id_7, id_6
  );
endmodule
