remark: C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:40:0: Inlining function 'dct_1d(short*, short*)' into 'dct_2d(short (*) [8], short (*) [8])'
remark: C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:94:0: Inlining function 'read_data(short*, short (*) [8])' into 'dct'
remark: C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:94:0: Inlining function 'dct_2d(short (*) [8], short (*) [8])' into 'dct'
remark: C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:94:0: Inlining function 'write_data(short (*) [8], short*)' into 'dct'
remark: C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:74:4: Sequential read of length 64 has been inferred _XLX_SEP_ OldID=for.inc.i.load.6,  _XLX_SEP_ inputseq input gmem RD_Loop_Row C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:74:4 dct 
remark: C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:87:4: Sequential write of length 64 has been inferred _XLX_SEP_ OldID=for.inc.i14.store.8,  _XLX_SEP_ outputseq output gmem WR_Loop_Row C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:87:4 dct 
remark: C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:87:4: Sequential write of 64 x 16bit words has been widened by 8: 8 x 128bit words _XLX_SEP_ OldID=outputseq,  _XLX_SEP_ wseq output gmem WR_Loop_Col C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:89:7 dct 
remark: C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:74:4: Sequential read of 64 x 16bit words has been widened by 8: 8 x 128bit words _XLX_SEP_ OldID=inputseq,  _XLX_SEP_ wseq69 input gmem RD_Loop_Col C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:76:7 dct 
remark: C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:74:4: Sequential read of 8 x 128bit words has been widened by 4: 2 x 512bit words _XLX_SEP_ OldID=wseq69,  _XLX_SEP_ wseq71 input gmem RD_Loop_Row C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:74:4 dct 
remark: C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:87:4: Sequential write of 8 x 128bit words has been widened by 4: 2 x 512bit words _XLX_SEP_ OldID=wseq,  _XLX_SEP_ wseq73 output gmem WR_Loop_Row C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:87:4 dct 
warning: C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:94:0: interface mode 'ap_none' with wrong type 'i16*'
warning: C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:94:0: interface mode 'ap_none' with wrong type 'i16*'
remark: C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:74:4: Multiple burst reads of length 2 and bit width 512 has been inferred. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. _XLX_SEP_ seq  gmem dct 
remark: C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:74:4: Multiple burst reads of length 2 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
remark: C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:87:4: Multiple burst writes of length 2 and bit width 512 has been inferred. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. _XLX_SEP_ seq1  gmem dct 
remark: C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:87:4: Multiple burst writes of length 2 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
