
*** Running vivado
    with args -log red_pitaya_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source red_pitaya_top.tcl -notrace


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source red_pitaya_top.tcl -notrace
WARNING: [IP_Flow 19-3664] IP 'system_processing_system7_0' generated file not found 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/bd/system/ip/system_processing_system7_0/sim/libps7.so'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_processing_system7_0' generated file not found 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/bd/system/ip/system_processing_system7_0/sim/libps7.dll'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_processing_system7_0' generated file not found 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/bd/system/ip/system_processing_system7_0/sim/libremoteport.so'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_processing_system7_0' generated file not found 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/bd/system/ip/system_processing_system7_0/sim/libremoteport.dll'. Please regenerate to continue.
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/bd/system/ip/system_axi_protocol_converter_0_0/system_axi_protocol_converter_0_0.dcp' for cell 'ps/system_i/axi_protocol_converter_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0/system_proc_sys_reset_0.dcp' for cell 'ps/system_i/proc_sys_reset'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/bd/system/ip/system_processing_system7_0/system_processing_system7_0.dcp' for cell 'ps/system_i/processing_system7'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/bd/system/ip/system_xadc_0/system_xadc_0.dcp' for cell 'ps/system_i/xadc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/bd/system/ip/system_xlconstant_0/system_xlconstant_0.dcp' for cell 'ps/system_i/xlconstant'
INFO: [Netlist 29-17] Analyzing 4354 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0/system_proc_sys_reset_0_board.xdc] for cell 'ps/system_i/proc_sys_reset/U0'
Finished Parsing XDC File [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0/system_proc_sys_reset_0_board.xdc] for cell 'ps/system_i/proc_sys_reset/U0'
Parsing XDC File [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0/system_proc_sys_reset_0.xdc] for cell 'ps/system_i/proc_sys_reset/U0'
Finished Parsing XDC File [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0/system_proc_sys_reset_0.xdc] for cell 'ps/system_i/proc_sys_reset/U0'
Parsing XDC File [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/bd/system/ip/system_processing_system7_0/system_processing_system7_0.xdc] for cell 'ps/system_i/processing_system7/inst'
Finished Parsing XDC File [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/bd/system/ip/system_processing_system7_0/system_processing_system7_0.xdc] for cell 'ps/system_i/processing_system7/inst'
Parsing XDC File [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/bd/system/ip/system_xadc_0/system_xadc_0.xdc] for cell 'ps/system_i/xadc/inst'
Finished Parsing XDC File [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/bd/system/ip/system_xadc_0/system_xadc_0.xdc] for cell 'ps/system_i/xadc/inst'
Parsing XDC File [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:212]
INFO: [Timing 38-2] Deriving generated clocks [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:212]
WARNING: [Vivado 12-627] No clocks matched 'dac_clk_o'. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:212]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:212]
get_clocks: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1233.531 ; gain = 525.965
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_clocks dac_clk_o]'. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:212]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'dac_clk_2x'. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:213]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:213]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_clocks dac_clk_2x]'. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:213]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'dac_clk_2p'. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:214]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:214]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_clocks dac_clk_2p]'. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:214]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'dac_clk_1x'. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:216]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:216]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_clocks dac_clk_1x]'. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:216]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'dac_clk_2x'. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:217]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:217]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_clocks dac_clk_2x]'. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:217]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'dac_clk_2p'. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:218]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:218]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_clocks dac_clk_2p]'. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:218]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'ser_clk'. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:219]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:219]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_clocks ser_clk]'. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:219]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'pdm_clk'. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:220]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:220]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_clocks pdm_clk]'. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:220]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'dac_clk_o'. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:221]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:221]
WARNING: [Vivado 12-627] No clocks matched 'dac_clk_2x'. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:221]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:221]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_clocks dac_clk_o]'. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:221]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'dac_clk_o'. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:222]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:222]
WARNING: [Vivado 12-627] No clocks matched 'dac_clk_2p'. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:222]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:222]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_clocks dac_clk_o]'. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:222]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 53 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 23 instances
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 30 instances

link_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 1233.531 ; gain = 961.363
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.799 . Memory (MB): peak = 1233.531 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 65 inverter(s) to 3199 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1cc79f053

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1233.531 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 335 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 19a32a721

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1233.531 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 5890 cells and removed 7724 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1766488a6

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1233.531 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 11095 cells

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG ladder_start_strobe_reg_n_0_BUFG_inst to drive 133 load(s) on clock net ladder_start_strobe_reg_n_0_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 1b91d2841

Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 1233.531 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 1 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1b91d2841

Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 1233.531 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 1233.531 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1b91d2841

Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 1233.531 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 119f6cf67

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.087 . Memory (MB): peak = 1233.531 ; gain = 0.000
42 Infos, 16 Warnings, 10 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 1233.531 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.080 . Memory (MB): peak = 1233.531 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/impl_1/red_pitaya_top_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1233.531 ; gain = 0.000
Command: report_drc -file red_pitaya_top_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/impl_1/red_pitaya_top_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 1233.531 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 6538d133

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.080 . Memory (MB): peak = 1233.531 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 1233.531 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
CRITICAL WARNING: [Place 30-722] Terminal 'dac_pwm_o[0]' has IOB constraint set to TRUE, but it is either not connected to a FLOP element or the connected FLOP element could not be brought into the I/O
CRITICAL WARNING: [Place 30-722] Terminal 'dac_pwm_o[1]' has IOB constraint set to TRUE, but it is either not connected to a FLOP element or the connected FLOP element could not be brought into the I/O
CRITICAL WARNING: [Place 30-722] Terminal 'dac_pwm_o[2]' has IOB constraint set to TRUE, but it is either not connected to a FLOP element or the connected FLOP element could not be brought into the I/O
CRITICAL WARNING: [Place 30-722] Terminal 'dac_pwm_o[3]' has IOB constraint set to TRUE, but it is either not connected to a FLOP element or the connected FLOP element could not be brought into the I/O
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: cede003e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1233.531 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 146e0da40

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 1278.281 ; gain = 44.750

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 146e0da40

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 1278.281 ; gain = 44.750
Phase 1 Placer Initialization | Checksum: 146e0da40

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 1278.281 ; gain = 44.750

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 12519c00d

Time (s): cpu = 00:00:53 ; elapsed = 00:00:35 . Memory (MB): peak = 1278.281 ; gain = 44.750

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 12519c00d

Time (s): cpu = 00:00:54 ; elapsed = 00:00:35 . Memory (MB): peak = 1278.281 ; gain = 44.750

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 142fd811d

Time (s): cpu = 00:01:29 ; elapsed = 00:01:06 . Memory (MB): peak = 1278.281 ; gain = 44.750

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 13f50a238

Time (s): cpu = 00:01:30 ; elapsed = 00:01:07 . Memory (MB): peak = 1278.281 ; gain = 44.750

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: c2305dee

Time (s): cpu = 00:01:30 ; elapsed = 00:01:07 . Memory (MB): peak = 1278.281 ; gain = 44.750

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 12fb3bc44

Time (s): cpu = 00:01:31 ; elapsed = 00:01:08 . Memory (MB): peak = 1278.281 ; gain = 44.750

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: c85a2a3d

Time (s): cpu = 00:01:34 ; elapsed = 00:01:10 . Memory (MB): peak = 1278.281 ; gain = 44.750

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 1dfa2017e

Time (s): cpu = 00:01:38 ; elapsed = 00:01:14 . Memory (MB): peak = 1278.281 ; gain = 44.750

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1d051a84d

Time (s): cpu = 00:01:39 ; elapsed = 00:01:15 . Memory (MB): peak = 1278.281 ; gain = 44.750

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 158372c2f

Time (s): cpu = 00:01:39 ; elapsed = 00:01:16 . Memory (MB): peak = 1278.281 ; gain = 44.750

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 11c4d0672

Time (s): cpu = 00:01:45 ; elapsed = 00:01:20 . Memory (MB): peak = 1278.281 ; gain = 44.750
Phase 3 Detail Placement | Checksum: 11c4d0672

Time (s): cpu = 00:01:45 ; elapsed = 00:01:20 . Memory (MB): peak = 1278.281 ; gain = 44.750

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: d43ed45e

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-41] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: d43ed45e

Time (s): cpu = 00:01:52 ; elapsed = 00:01:25 . Memory (MB): peak = 1278.281 ; gain = 44.750
INFO: [Place 30-746] Post Placement Timing Summary WNS=-23.363. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1269f59a4

Time (s): cpu = 00:02:34 ; elapsed = 00:02:06 . Memory (MB): peak = 1278.281 ; gain = 44.750
Phase 4.1 Post Commit Optimization | Checksum: 1269f59a4

Time (s): cpu = 00:02:34 ; elapsed = 00:02:06 . Memory (MB): peak = 1278.281 ; gain = 44.750

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1269f59a4

Time (s): cpu = 00:02:35 ; elapsed = 00:02:07 . Memory (MB): peak = 1278.281 ; gain = 44.750

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1269f59a4

Time (s): cpu = 00:02:35 ; elapsed = 00:02:07 . Memory (MB): peak = 1278.281 ; gain = 44.750

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: c074259f

Time (s): cpu = 00:02:35 ; elapsed = 00:02:07 . Memory (MB): peak = 1278.281 ; gain = 44.750
Phase 4 Post Placement Optimization and Clean-Up | Checksum: c074259f

Time (s): cpu = 00:02:35 ; elapsed = 00:02:07 . Memory (MB): peak = 1278.281 ; gain = 44.750
Ending Placer Task | Checksum: 80d0e4ba

Time (s): cpu = 00:02:35 ; elapsed = 00:02:07 . Memory (MB): peak = 1278.281 ; gain = 44.750
61 Infos, 16 Warnings, 14 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:39 ; elapsed = 00:02:11 . Memory (MB): peak = 1278.281 ; gain = 44.750
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 1288.852 ; gain = 10.570
INFO: [Common 17-1381] The checkpoint 'C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/impl_1/red_pitaya_top_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 1288.852 ; gain = 10.570
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.100 . Memory (MB): peak = 1288.852 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.191 . Memory (MB): peak = 1288.852 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1288.852 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC PLIO-8] Placement Constraints Check for IO constraints: Terminal dac_pwm_o[0] has IOB constraint set to TRUE, but it is either not connected to a FLOP element or the connected FLOP element could not be brought into the I/O.
WARNING: [DRC PLIO-8] Placement Constraints Check for IO constraints: Terminal dac_pwm_o[1] has IOB constraint set to TRUE, but it is either not connected to a FLOP element or the connected FLOP element could not be brought into the I/O.
WARNING: [DRC PLIO-8] Placement Constraints Check for IO constraints: Terminal dac_pwm_o[2] has IOB constraint set to TRUE, but it is either not connected to a FLOP element or the connected FLOP element could not be brought into the I/O.
WARNING: [DRC PLIO-8] Placement Constraints Check for IO constraints: Terminal dac_pwm_o[3] has IOB constraint set to TRUE, but it is either not connected to a FLOP element or the connected FLOP element could not be brought into the I/O.
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 4 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 4b92a117 ConstDB: 0 ShapeSum: 353e43a3 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 7cb74b14

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1349.125 ; gain = 47.578

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 7cb74b14

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1349.125 ; gain = 47.578

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 7cb74b14

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1349.125 ; gain = 47.578

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 7cb74b14

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1349.125 ; gain = 47.578
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 28de2bb86

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 1364.941 ; gain = 63.395
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-22.627| TNS=-16113.363| WHS=-0.338 | THS=-106.484|

Phase 2 Router Initialization | Checksum: 1b8dd0de5

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 1368.363 ; gain = 66.816

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 166fe0291

Time (s): cpu = 00:00:33 ; elapsed = 00:00:22 . Memory (MB): peak = 1368.363 ; gain = 66.816

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1439
 Number of Nodes with overlaps = 88
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-23.680| TNS=-23339.623| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 4c8d2cfd

Time (s): cpu = 00:00:49 ; elapsed = 00:00:31 . Memory (MB): peak = 1371.137 ; gain = 69.590

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 50
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-23.672| TNS=-23316.547| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 22295fbf3

Time (s): cpu = 00:00:51 ; elapsed = 00:00:33 . Memory (MB): peak = 1371.137 ; gain = 69.590
Phase 4 Rip-up And Reroute | Checksum: 22295fbf3

Time (s): cpu = 00:00:51 ; elapsed = 00:00:33 . Memory (MB): peak = 1371.137 ; gain = 69.590

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1ba08fc51

Time (s): cpu = 00:00:52 ; elapsed = 00:00:33 . Memory (MB): peak = 1371.137 ; gain = 69.590
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-23.672| TNS=-23141.563| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 2118a3184

Time (s): cpu = 00:00:58 ; elapsed = 00:00:37 . Memory (MB): peak = 1385.418 ; gain = 83.871

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2118a3184

Time (s): cpu = 00:00:58 ; elapsed = 00:00:37 . Memory (MB): peak = 1385.418 ; gain = 83.871
Phase 5 Delay and Skew Optimization | Checksum: 2118a3184

Time (s): cpu = 00:00:58 ; elapsed = 00:00:37 . Memory (MB): peak = 1385.418 ; gain = 83.871

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 188eb07f0

Time (s): cpu = 00:01:00 ; elapsed = 00:00:38 . Memory (MB): peak = 1385.418 ; gain = 83.871
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-23.549| TNS=-23063.580| WHS=-2.164 | THS=-29.831|

Phase 6.1 Hold Fix Iter | Checksum: acec403c

Time (s): cpu = 00:01:00 ; elapsed = 00:00:38 . Memory (MB): peak = 1385.418 ; gain = 83.871
Phase 6 Post Hold Fix | Checksum: 5371afca

Time (s): cpu = 00:01:00 ; elapsed = 00:00:38 . Memory (MB): peak = 1385.418 ; gain = 83.871

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 26.8452 %
  Global Horizontal Routing Utilization  = 27.0269 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 94.5946%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X10Y75 -> INT_L_X10Y75
   INT_L_X14Y72 -> INT_L_X14Y72
   INT_L_X10Y71 -> INT_L_X10Y71
   INT_R_X21Y46 -> INT_R_X21Y46
   INT_L_X12Y44 -> INT_L_X12Y44
South Dir 1x1 Area, Max Cong = 86.4865%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X17Y55 -> INT_R_X17Y55
   INT_R_X21Y50 -> INT_R_X21Y50
East Dir 1x1 Area, Max Cong = 89.7059%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X10Y67 -> INT_L_X10Y67
   INT_L_X8Y66 -> INT_L_X8Y66
   INT_L_X10Y66 -> INT_L_X10Y66
   INT_L_X12Y64 -> INT_L_X12Y64
   INT_R_X9Y40 -> INT_R_X9Y40
West Dir 1x1 Area, Max Cong = 86.7647%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X17Y76 -> INT_R_X17Y76
   INT_R_X17Y62 -> INT_R_X17Y62
Phase 7 Route finalize | Checksum: f5588d2e

Time (s): cpu = 00:01:00 ; elapsed = 00:00:38 . Memory (MB): peak = 1385.418 ; gain = 83.871

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: f5588d2e

Time (s): cpu = 00:01:00 ; elapsed = 00:00:38 . Memory (MB): peak = 1385.418 ; gain = 83.871

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 14a232f94

Time (s): cpu = 00:01:02 ; elapsed = 00:00:40 . Memory (MB): peak = 1385.418 ; gain = 83.871

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 134973b3a

Time (s): cpu = 00:01:03 ; elapsed = 00:00:41 . Memory (MB): peak = 1385.418 ; gain = 83.871
INFO: [Route 35-57] Estimated Timing Summary | WNS=-23.549| TNS=-23063.580| WHS=-2.164 | THS=-29.831|

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 134973b3a

Time (s): cpu = 00:01:04 ; elapsed = 00:00:41 . Memory (MB): peak = 1385.418 ; gain = 83.871
WARNING: [Route 35-426] Router was unable to fix hold violation on unroutable pins. The router cannot add routing detours to improve hold time because the pins are part of one or more of the following unroutable types: partition pins, fixed routes and intra-site connections.
Resolution: Run report_timing_summary to analyze the hold violations.
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:04 ; elapsed = 00:00:41 . Memory (MB): peak = 1385.418 ; gain = 83.871

Routing Is Done.
74 Infos, 22 Warnings, 14 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:09 ; elapsed = 00:00:44 . Memory (MB): peak = 1385.418 ; gain = 96.566
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 1386.063 ; gain = 0.645
INFO: [Common 17-1381] The checkpoint 'C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/impl_1/red_pitaya_top_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 1386.063 ; gain = 0.645
Command: report_drc -file red_pitaya_top_drc_routed.rpt -pb red_pitaya_top_drc_routed.pb -rpx red_pitaya_top_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/impl_1/red_pitaya_top_drc_routed.rpt.
report_drc completed successfully
Command: report_methodology -file red_pitaya_top_methodology_drc_routed.rpt -rpx red_pitaya_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/impl_1/red_pitaya_top_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1404.664 ; gain = 0.000
Command: report_power -file red_pitaya_top_power_routed.rpt -pb red_pitaya_top_power_summary_routed.pb -rpx red_pitaya_top_power_routed.rpx
INFO: [Power 33-23] Power model is not available for i_DNA
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
82 Infos, 23 Warnings, 14 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1483.621 ; gain = 78.957
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
Command: write_bitstream -force red_pitaya_top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Running DRC as a precondition to command write_bitstream
Command: report_drc (run_mandatory_drcs) for: bitstream_checks
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port exp_n_io[0] expects both input and output buffering but the buffers are incomplete.
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./red_pitaya_top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
92 Infos, 24 Warnings, 15 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 1874.391 ; gain = 390.770
INFO: [Common 17-206] Exiting Vivado at Fri Feb 21 15:46:00 2020...
