$date
	Fri Nov 16 00:08:44 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module main_tb $end
$var wire 1 ! out $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$var reg 1 % d $end
$scope module MAIN $end
$var wire 1 % v343bc5 $end
$var wire 1 # v6d9635 $end
$var wire 1 $ vc75b73 $end
$var wire 1 ! vdbf484 $end
$var wire 1 " vfad476 $end
$var wire 8 & vinit [0:7] $end
$var wire 1 ' w3 $end
$var wire 1 ( w4 $end
$var wire 1 ) w5 $end
$var wire 1 * w6 $end
$var wire 1 + w2 $end
$var wire 1 , w1 $end
$var wire 1 - w0 $end
$scope module v0d0f35 $end
$var wire 1 ) v0e28cb $end
$var wire 1 * v3ca442 $end
$var wire 1 , vcbab45 $end
$var wire 1 . w0 $end
$var wire 1 / w1 $end
$var wire 1 0 w2 $end
$scope module vf4938a $end
$var wire 1 . a $end
$var wire 1 / b $end
$var wire 1 0 c $end
$upscope $end
$upscope $end
$scope module v7a2694 $end
$var wire 1 , v3ca442 $end
$var wire 1 + vcbab45 $end
$var wire 1 1 w0 $end
$var wire 1 2 w1 $end
$var wire 1 3 w2 $end
$var wire 1 - v0e28cb $end
$scope module vf4938a $end
$var wire 1 1 a $end
$var wire 1 2 b $end
$var wire 1 3 c $end
$upscope $end
$upscope $end
$scope module v97f5fb $end
$var wire 1 ' v0e28cb $end
$var wire 1 ( v3ca442 $end
$var wire 1 - vcbab45 $end
$var wire 1 4 w0 $end
$var wire 1 5 w1 $end
$var wire 1 6 w2 $end
$scope module vf4938a $end
$var wire 1 4 a $end
$var wire 1 5 b $end
$var wire 1 6 c $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
06
05
04
03
02
01
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
b0 &
0%
0$
0#
0"
0!
$end
#20
12
1,
10
1/
1*
1%
#60
0/
0*
0%
1.
1)
1$
#80
1/
1*
1%
#100
02
0,
00
11
1-
16
0/
0*
0%
0.
0)
0$
15
1(
1#
#120
1!
1+
13
12
1,
10
1/
1*
1%
#140
0/
0*
0%
1.
1)
1$
#160
1/
1*
1%
#180
0!
0+
03
02
0,
00
0/
0*
0%
0.
0)
0$
05
0(
0#
14
1'
1"
#200
1!
1+
13
12
1,
10
1/
1*
1%
#220
0/
0*
0%
1.
1)
1$
#240
1/
1*
1%
#260
0!
0+
03
02
0,
00
0/
0*
0%
0.
0)
0$
15
1(
1#
#280
1!
1+
13
12
1,
10
1/
1*
1%
#300
0/
0*
0%
1.
1)
1$
#320
1/
1*
1%
#5320
