<?xml version="1.0" encoding="UTF-8"?>
<BaliMessageLog>
    <Task name="Synplify_Synthesis">
        <Message>
            <ID>2011000</ID>
            <Severity>Info</Severity>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD638 :&quot;E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Trecias Laboras scrap\impl1\sch.vhd&quot;:30:10:30:12|Signal gnd is undriven. Either assign the signal a value or remove the signal declaration.</Dynamic>
            <Navigation>CD638</Navigation>
            <Navigation>E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Trecias Laboras scrap\impl1\sch.vhd</Navigation>
            <Navigation>30</Navigation>
            <Navigation>10</Navigation>
            <Navigation>30</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Signal gnd is undriven. Either assign the signal a value or remove the signal declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD638 :&quot;E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Trecias Laboras scrap\impl1\sch.vhd&quot;:31:10:31:12|Signal vcc is undriven. Either assign the signal a value or remove the signal declaration.</Dynamic>
            <Navigation>CD638</Navigation>
            <Navigation>E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Trecias Laboras scrap\impl1\sch.vhd</Navigation>
            <Navigation>31</Navigation>
            <Navigation>10</Navigation>
            <Navigation>31</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Signal vcc is undriven. Either assign the signal a value or remove the signal declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT529 :&quot;e:\ktu pirmi metai\pavasario semestras\skaitmenine logika\trecias laboras scrap\impl1\sch.vhd&quot;:79:3:79:5|Found inferred clock SCH|clk which controls 5 sequential elements including I21. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance.</Dynamic>
            <Navigation>MT529</Navigation>
            <Navigation>e:\ktu pirmi metai\pavasario semestras\skaitmenine logika\trecias laboras scrap\impl1\sch.vhd</Navigation>
            <Navigation>79</Navigation>
            <Navigation>3</Navigation>
            <Navigation>79</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Found inferred clock SCH|clk which controls 5 sequential elements including I21. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT420 |Found inferred clock SCH|clk with period 5.00ns. Please declare a user-defined clock on port clk.</Dynamic>
            <Navigation>MT420</Navigation>
            <Navigation>Found inferred clock SCH|clk with period 5.00ns. Please declare a user-defined clock on port clk.</Navigation>
        </Message>
    </Task>
</BaliMessageLog>