<annotationInfo>
<annotationInfo>
<item  id="19" filename="conv.cpp" linenumber="8" name="icmp_ln8" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln8_fu_978_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="20" filename="conv.cpp" linenumber="8" name="add_ln8" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln8_fu_984_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="25" filename="conv.cpp" linenumber="11" name="icmp_ln11" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln11_fu_990_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="26" filename="conv.cpp" linenumber="34" name="select_ln34" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_fu_996_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="27" filename="conv.cpp" linenumber="26" name="add_ln26_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_1_fu_1004_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="28" filename="conv.cpp" linenumber="34" name="select_ln34_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_1_fu_1010_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="29" filename="conv.cpp" linenumber="26" name="zext_ln26_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_1_fu_1163_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="30" filename="conv.cpp" linenumber="26" name="tmp" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_fu_1018_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="31" filename="conv.cpp" linenumber="26" name="zext_ln26_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_2_fu_1026_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="33" filename="conv.cpp" linenumber="26" name="or_ln26_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln26_3_fu_1034_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="34" filename="conv.cpp" linenumber="26" name="or_ln" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln_fu_1040_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="35" filename="conv.cpp" linenumber="26" name="zext_ln26_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_3_fu_1048_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="43" filename="conv.cpp" linenumber="34" name="p_shl_cast" contextFuncName="conv_1" moduleName="conv_1" rtlName="p_shl_cast_fu_1166_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="44" filename="conv.cpp" linenumber="34" name="sub_ln34" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln34_fu_1173_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="45" filename="conv.cpp" linenumber="34" name="zext_ln34" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln34_fu_1179_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="46" filename="conv.cpp" linenumber="34" name="add_ln34" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln34_fu_1300_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="47" filename="conv.cpp" linenumber="34" name="zext_ln34_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln34_1_fu_1305_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="49" filename="conv.cpp" linenumber="34" name="add_ln34_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln34_1_fu_1237_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="50" filename="conv.cpp" linenumber="34" name="zext_ln34_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln34_2_fu_1242_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="56" filename="conv.cpp" linenumber="26" name="xor_ln26" contextFuncName="conv_1" moduleName="conv_1" rtlName="xor_ln26_fu_1056_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="57" filename="conv.cpp" linenumber="34" name="select_ln34_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_2_fu_1062_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="58" filename="conv.cpp" linenumber="26" name="tmp_8" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_8_fu_1088_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="59" filename="conv.cpp" linenumber="26" name="zext_ln26_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_4_fu_1095_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="61" filename="conv.cpp" linenumber="26" name="or_ln26" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln26_fu_1103_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="62" filename="conv.cpp" linenumber="26" name="or_ln26_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln26_1_fu_1109_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="63" filename="conv.cpp" linenumber="26" name="zext_ln26_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_5_fu_1117_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="71" filename="conv.cpp" linenumber="26" name="add_ln26" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_fu_1070_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="72" filename="conv.cpp" linenumber="34" name="select_ln34_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_3_fu_1076_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="73" filename="conv.cpp" linenumber="26" name="tmp_s" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_s_fu_1125_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="74" filename="conv.cpp" linenumber="26" name="zext_ln26" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_fu_1132_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="76" filename="conv.cpp" linenumber="26" name="or_ln26_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln26_2_fu_1140_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="77" filename="conv.cpp" linenumber="26" name="tmp_9" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_9_fu_1146_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="88" filename="conv.cpp" linenumber="26" name="trunc_ln26" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln26_fu_1084_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="91" filename="conv.cpp" linenumber="26" name="select_ln26" contextFuncName="conv_1" moduleName="conv_1" rtlName="grp_fu_770_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="92" filename="conv.cpp" linenumber="26" name="tmp_10" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U20" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="93" filename="conv.cpp" linenumber="26" name="w_sum_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="96" filename="conv.cpp" linenumber="26" name="select_ln26_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="grp_fu_780_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="97" filename="conv.cpp" linenumber="26" name="tmp_1_0_0_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U21" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="98" filename="conv.cpp" linenumber="26" name="w_sum_3_0_0_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="99" filename="conv.cpp" linenumber="26" name="c" contextFuncName="conv_1" moduleName="conv_1" rtlName="c_fu_1158_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="101" filename="conv.cpp" linenumber="26" name="select_ln26_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="grp_fu_790_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="102" filename="conv.cpp" linenumber="26" name="tmp_1_0_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U22" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="103" filename="conv.cpp" linenumber="26" name="w_sum_3_0_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="105" filename="conv.cpp" linenumber="26" name="select_ln26_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="grp_fu_800_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="106" filename="conv.cpp" linenumber="26" name="tmp_1_0_0_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U23" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="107" filename="conv.cpp" linenumber="26" name="w_sum_3_0_0_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="109" filename="conv.cpp" linenumber="26" name="select_ln26_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="grp_fu_810_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="110" filename="conv.cpp" linenumber="26" name="tmp_1_0_0_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U24" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="111" filename="conv.cpp" linenumber="26" name="w_sum_3_0_0_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="113" filename="conv.cpp" linenumber="26" name="select_ln26_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="grp_fu_820_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="114" filename="conv.cpp" linenumber="26" name="tmp_1_0_0_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U25" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="115" filename="conv.cpp" linenumber="26" name="w_sum_3_0_0_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="118" filename="conv.cpp" linenumber="26" name="select_ln26_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="grp_fu_770_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="119" filename="conv.cpp" linenumber="26" name="tmp_1_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U20" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="120" filename="conv.cpp" linenumber="26" name="w_sum_3_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U7" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="123" filename="conv.cpp" linenumber="26" name="select_ln26_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="grp_fu_780_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="124" filename="conv.cpp" linenumber="26" name="tmp_1_0_1_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U21" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="125" filename="conv.cpp" linenumber="26" name="w_sum_3_0_1_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U7" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="127" filename="conv.cpp" linenumber="26" name="select_ln26_8" contextFuncName="conv_1" moduleName="conv_1" rtlName="grp_fu_790_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="128" filename="conv.cpp" linenumber="26" name="tmp_1_0_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U22" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="129" filename="conv.cpp" linenumber="26" name="w_sum_3_0_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U7" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="131" filename="conv.cpp" linenumber="26" name="select_ln26_9" contextFuncName="conv_1" moduleName="conv_1" rtlName="grp_fu_800_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="132" filename="conv.cpp" linenumber="26" name="tmp_1_0_1_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U23" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="133" filename="conv.cpp" linenumber="26" name="w_sum_3_0_1_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U10" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="135" filename="conv.cpp" linenumber="26" name="select_ln26_10" contextFuncName="conv_1" moduleName="conv_1" rtlName="grp_fu_810_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="136" filename="conv.cpp" linenumber="26" name="tmp_1_0_1_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U24" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="137" filename="conv.cpp" linenumber="26" name="w_sum_3_0_1_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U10" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="139" filename="conv.cpp" linenumber="26" name="select_ln26_11" contextFuncName="conv_1" moduleName="conv_1" rtlName="grp_fu_820_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="140" filename="conv.cpp" linenumber="26" name="tmp_1_0_1_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U25" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="141" filename="conv.cpp" linenumber="26" name="w_sum_3_0_1_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U10" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="144" filename="conv.cpp" linenumber="26" name="select_ln26_12" contextFuncName="conv_1" moduleName="conv_1" rtlName="grp_fu_770_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="145" filename="conv.cpp" linenumber="26" name="tmp_1_0_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U20" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="146" filename="conv.cpp" linenumber="26" name="w_sum_3_0_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U13" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="149" filename="conv.cpp" linenumber="26" name="select_ln26_13" contextFuncName="conv_1" moduleName="conv_1" rtlName="grp_fu_780_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="150" filename="conv.cpp" linenumber="26" name="tmp_1_0_2_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U21" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="151" filename="conv.cpp" linenumber="26" name="w_sum_3_0_2_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U13" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="153" filename="conv.cpp" linenumber="26" name="select_ln26_14" contextFuncName="conv_1" moduleName="conv_1" rtlName="grp_fu_790_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="154" filename="conv.cpp" linenumber="26" name="tmp_1_0_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U22" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="155" filename="conv.cpp" linenumber="26" name="w_sum_3_0_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U13" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="157" filename="conv.cpp" linenumber="26" name="select_ln26_15" contextFuncName="conv_1" moduleName="conv_1" rtlName="grp_fu_800_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="158" filename="conv.cpp" linenumber="26" name="tmp_1_0_2_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U23" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="159" filename="conv.cpp" linenumber="26" name="w_sum_3_0_2_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U16" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="161" filename="conv.cpp" linenumber="26" name="select_ln26_16" contextFuncName="conv_1" moduleName="conv_1" rtlName="grp_fu_810_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="162" filename="conv.cpp" linenumber="26" name="tmp_1_0_2_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U24" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="163" filename="conv.cpp" linenumber="26" name="w_sum_3_0_2_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U16" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="165" filename="conv.cpp" linenumber="26" name="select_ln26_17" contextFuncName="conv_1" moduleName="conv_1" rtlName="grp_fu_820_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="166" filename="conv.cpp" linenumber="26" name="tmp_1_0_2_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U25" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="167" filename="conv.cpp" linenumber="26" name="w_sum_3_0_2_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U16" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="168" filename="conv.cpp" linenumber="30" name="w_sum_s" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U19" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="169" filename="conv.cpp" linenumber="33" name="bitcast_ln33" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln33_fu_1185_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="170" filename="conv.cpp" linenumber="33" name="tmp_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_2_fu_1189_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="171" filename="conv.cpp" linenumber="33" name="trunc_ln33" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln33_fu_1199_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="172" filename="conv.cpp" linenumber="33" name="icmp_ln33" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln33_fu_1203_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="173" filename="conv.cpp" linenumber="33" name="icmp_ln33_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln33_1_fu_1209_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="174" filename="conv.cpp" linenumber="33" name="or_ln33" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln33_fu_1215_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="175" filename="conv.cpp" linenumber="33" name="tmp_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_dEe_U38" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="176" filename="conv.cpp" linenumber="33" name="and_ln33" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln33_fu_1221_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="177" filename="conv.cpp" linenumber="33" name="select_ln33" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln33_fu_1227_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="186" filename="conv.cpp" linenumber="26" name="tmp_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U26" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="187" filename="conv.cpp" linenumber="26" name="w_sum_3_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="188" filename="conv.cpp" linenumber="26" name="tmp_1_1_0_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U27" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="189" filename="conv.cpp" linenumber="26" name="w_sum_3_1_0_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="190" filename="conv.cpp" linenumber="26" name="tmp_1_1_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U28" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="191" filename="conv.cpp" linenumber="26" name="w_sum_3_1_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="192" filename="conv.cpp" linenumber="26" name="tmp_1_1_0_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U29" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="193" filename="conv.cpp" linenumber="26" name="w_sum_3_1_0_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="194" filename="conv.cpp" linenumber="26" name="tmp_1_1_0_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U30" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="195" filename="conv.cpp" linenumber="26" name="w_sum_3_1_0_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="196" filename="conv.cpp" linenumber="26" name="tmp_1_1_0_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U31" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="197" filename="conv.cpp" linenumber="26" name="w_sum_3_1_0_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="198" filename="conv.cpp" linenumber="26" name="tmp_1_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U26" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="199" filename="conv.cpp" linenumber="26" name="w_sum_3_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U8" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="200" filename="conv.cpp" linenumber="26" name="tmp_1_1_1_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U27" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="201" filename="conv.cpp" linenumber="26" name="w_sum_3_1_1_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U8" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="202" filename="conv.cpp" linenumber="26" name="tmp_1_1_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U28" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="203" filename="conv.cpp" linenumber="26" name="w_sum_3_1_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U8" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="204" filename="conv.cpp" linenumber="26" name="tmp_1_1_1_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U29" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="205" filename="conv.cpp" linenumber="26" name="w_sum_3_1_1_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U11" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="206" filename="conv.cpp" linenumber="26" name="tmp_1_1_1_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U30" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="207" filename="conv.cpp" linenumber="26" name="w_sum_3_1_1_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U11" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="208" filename="conv.cpp" linenumber="26" name="tmp_1_1_1_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U31" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="209" filename="conv.cpp" linenumber="26" name="w_sum_3_1_1_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U11" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="210" filename="conv.cpp" linenumber="26" name="tmp_1_1_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U26" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="211" filename="conv.cpp" linenumber="26" name="w_sum_3_1_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U14" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="212" filename="conv.cpp" linenumber="26" name="tmp_1_1_2_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U27" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="213" filename="conv.cpp" linenumber="26" name="w_sum_3_1_2_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U14" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="214" filename="conv.cpp" linenumber="26" name="tmp_1_1_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U28" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="215" filename="conv.cpp" linenumber="26" name="w_sum_3_1_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U14" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="216" filename="conv.cpp" linenumber="26" name="tmp_1_1_2_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U29" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="217" filename="conv.cpp" linenumber="26" name="w_sum_3_1_2_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U17" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="218" filename="conv.cpp" linenumber="26" name="tmp_1_1_2_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U30" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="219" filename="conv.cpp" linenumber="26" name="w_sum_3_1_2_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U17" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="220" filename="conv.cpp" linenumber="26" name="tmp_1_1_2_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U31" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="221" filename="conv.cpp" linenumber="26" name="w_sum_3_1_2_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U17" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="222" filename="conv.cpp" linenumber="30" name="w_sum_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U19" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="223" filename="conv.cpp" linenumber="33" name="bitcast_ln33_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln33_1_fu_1248_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="224" filename="conv.cpp" linenumber="33" name="tmp_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_4_fu_1252_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="225" filename="conv.cpp" linenumber="33" name="trunc_ln33_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln33_1_fu_1262_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="226" filename="conv.cpp" linenumber="33" name="icmp_ln33_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln33_2_fu_1266_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="227" filename="conv.cpp" linenumber="33" name="icmp_ln33_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln33_3_fu_1272_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="228" filename="conv.cpp" linenumber="33" name="or_ln33_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln33_1_fu_1278_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="229" filename="conv.cpp" linenumber="33" name="tmp_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_dEe_U38" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="230" filename="conv.cpp" linenumber="33" name="and_ln33_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln33_1_fu_1284_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="231" filename="conv.cpp" linenumber="33" name="select_ln33_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln33_1_fu_1290_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="240" filename="conv.cpp" linenumber="26" name="tmp_1_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U32" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="241" filename="conv.cpp" linenumber="26" name="w_sum_3_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U3" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="242" filename="conv.cpp" linenumber="26" name="tmp_1_2_0_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U33" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="243" filename="conv.cpp" linenumber="26" name="w_sum_3_2_0_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U3" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="244" filename="conv.cpp" linenumber="26" name="tmp_1_2_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U34" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="245" filename="conv.cpp" linenumber="26" name="w_sum_3_2_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U3" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="246" filename="conv.cpp" linenumber="26" name="tmp_1_2_0_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U35" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="247" filename="conv.cpp" linenumber="26" name="w_sum_3_2_0_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U6" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="248" filename="conv.cpp" linenumber="26" name="tmp_1_2_0_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U36" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="249" filename="conv.cpp" linenumber="26" name="w_sum_3_2_0_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U6" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="250" filename="conv.cpp" linenumber="26" name="tmp_1_2_0_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U37" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="251" filename="conv.cpp" linenumber="26" name="w_sum_3_2_0_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U6" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="252" filename="conv.cpp" linenumber="26" name="tmp_1_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U32" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="253" filename="conv.cpp" linenumber="26" name="w_sum_3_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U9" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="254" filename="conv.cpp" linenumber="26" name="tmp_1_2_1_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U33" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="255" filename="conv.cpp" linenumber="26" name="w_sum_3_2_1_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U9" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="256" filename="conv.cpp" linenumber="26" name="tmp_1_2_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U34" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="257" filename="conv.cpp" linenumber="26" name="w_sum_3_2_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U9" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="258" filename="conv.cpp" linenumber="26" name="tmp_1_2_1_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U35" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="259" filename="conv.cpp" linenumber="26" name="w_sum_3_2_1_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U12" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="260" filename="conv.cpp" linenumber="26" name="tmp_1_2_1_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U36" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="261" filename="conv.cpp" linenumber="26" name="w_sum_3_2_1_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U12" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="262" filename="conv.cpp" linenumber="26" name="tmp_1_2_1_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U37" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="263" filename="conv.cpp" linenumber="26" name="w_sum_3_2_1_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U12" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="264" filename="conv.cpp" linenumber="26" name="tmp_1_2_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U32" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="265" filename="conv.cpp" linenumber="26" name="w_sum_3_2_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U15" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="266" filename="conv.cpp" linenumber="26" name="tmp_1_2_2_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U33" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="267" filename="conv.cpp" linenumber="26" name="w_sum_3_2_2_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U15" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="268" filename="conv.cpp" linenumber="26" name="tmp_1_2_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U34" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="269" filename="conv.cpp" linenumber="26" name="w_sum_3_2_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U15" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="270" filename="conv.cpp" linenumber="26" name="tmp_1_2_2_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U35" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="271" filename="conv.cpp" linenumber="26" name="w_sum_3_2_2_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U18" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="272" filename="conv.cpp" linenumber="26" name="tmp_1_2_2_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U36" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="273" filename="conv.cpp" linenumber="26" name="w_sum_3_2_2_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U18" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="274" filename="conv.cpp" linenumber="26" name="tmp_1_2_2_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U37" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="275" filename="conv.cpp" linenumber="26" name="w_sum_3_2_2_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U18" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="276" filename="conv.cpp" linenumber="30" name="w_sum_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U19" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="277" filename="conv.cpp" linenumber="33" name="bitcast_ln33_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln33_2_fu_1311_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="278" filename="conv.cpp" linenumber="33" name="tmp_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_6_fu_1315_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="279" filename="conv.cpp" linenumber="33" name="trunc_ln33_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln33_2_fu_1325_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="280" filename="conv.cpp" linenumber="33" name="icmp_ln33_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln33_4_fu_1329_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="281" filename="conv.cpp" linenumber="33" name="icmp_ln33_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln33_5_fu_1335_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="282" filename="conv.cpp" linenumber="33" name="or_ln33_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln33_2_fu_1341_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="283" filename="conv.cpp" linenumber="33" name="tmp_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_dEe_U38" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="284" filename="conv.cpp" linenumber="33" name="and_ln33_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln33_2_fu_1347_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="285" filename="conv.cpp" linenumber="33" name="select_ln33_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln33_2_fu_1353_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<\/annotationInfo>
</annotationInfo>
