{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1659053673875 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1659053673875 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 28 21:14:33 2022 " "Processing started: Thu Jul 28 21:14:33 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1659053673875 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659053673875 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off central -c central " "Command: quartus_map --read_settings_files=on --write_settings_files=off central -c central" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659053673875 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1659053674157 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1659053674157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_i2c.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_i2c.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_i2c-behavioral " "Found design unit 1: tb_i2c-behavioral" {  } { { "tb_i2c.vhd" "" { Text "C:/Users/Saint/OneDrive/Documentos/I2C/central/tb_i2c.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659053683015 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_i2c " "Found entity 1: tb_i2c" {  } { { "tb_i2c.vhd" "" { Text "C:/Users/Saint/OneDrive/Documentos/I2C/central/tb_i2c.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659053683015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659053683015 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "LED.vhd " "Can't analyze file -- file LED.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1659053683018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/saint/onedrive/documentos/i2c/slave/ser2par.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/saint/onedrive/documentos/i2c/slave/ser2par.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SER2PAR-Behavioral " "Found design unit 1: SER2PAR-Behavioral" {  } { { "../slave/SER2PAR.vhd" "" { Text "C:/Users/Saint/OneDrive/Documentos/I2C/slave/SER2PAR.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659053683019 ""} { "Info" "ISGN_ENTITY_NAME" "1 SER2PAR " "Found entity 1: SER2PAR" {  } { { "../slave/SER2PAR.vhd" "" { Text "C:/Users/Saint/OneDrive/Documentos/I2C/slave/SER2PAR.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659053683019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659053683019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/saint/onedrive/documentos/i2c/slave/slave.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/saint/onedrive/documentos/i2c/slave/slave.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 slave-behavioral " "Found design unit 1: slave-behavioral" {  } { { "../slave/slave.vhd" "" { Text "C:/Users/Saint/OneDrive/Documentos/I2C/slave/slave.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659053683023 ""} { "Info" "ISGN_ENTITY_NAME" "1 slave " "Found entity 1: slave" {  } { { "../slave/slave.vhd" "" { Text "C:/Users/Saint/OneDrive/Documentos/I2C/slave/slave.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659053683023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659053683023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/saint/onedrive/documentos/i2c/detector/detector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/saint/onedrive/documentos/i2c/detector/detector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DETECTOR-Behavioral " "Found design unit 1: DETECTOR-Behavioral" {  } { { "../detector/detector.vhd" "" { Text "C:/Users/Saint/OneDrive/Documentos/I2C/detector/detector.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659053683025 ""} { "Info" "ISGN_ENTITY_NAME" "1 DETECTOR " "Found entity 1: DETECTOR" {  } { { "../detector/detector.vhd" "" { Text "C:/Users/Saint/OneDrive/Documentos/I2C/detector/detector.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659053683025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659053683025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/saint/onedrive/documentos/i2c/master/master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/saint/onedrive/documentos/i2c/master/master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 master-behavioral " "Found design unit 1: master-behavioral" {  } { { "../MASTER/MASTER.vhd" "" { Text "C:/Users/Saint/OneDrive/Documentos/I2C/MASTER/MASTER.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659053683027 ""} { "Info" "ISGN_ENTITY_NAME" "1 master " "Found entity 1: master" {  } { { "../MASTER/MASTER.vhd" "" { Text "C:/Users/Saint/OneDrive/Documentos/I2C/MASTER/MASTER.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659053683027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659053683027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "central.vhd 2 1 " "Found 2 design units, including 1 entities, in source file central.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 central-behavioral " "Found design unit 1: central-behavioral" {  } { { "central.vhd" "" { Text "C:/Users/Saint/OneDrive/Documentos/I2C/central/central.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659053683028 ""} { "Info" "ISGN_ENTITY_NAME" "1 central " "Found entity 1: central" {  } { { "central.vhd" "" { Text "C:/Users/Saint/OneDrive/Documentos/I2C/central/central.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659053683028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659053683028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "PLL.vhd" "" { Text "C:/Users/Saint/OneDrive/Documentos/I2C/central/PLL.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659053683031 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.vhd" "" { Text "C:/Users/Saint/OneDrive/Documentos/I2C/central/PLL.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659053683031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659053683031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pa2se.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pa2se.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Pa2Se-behavioral " "Found design unit 1: Pa2Se-behavioral" {  } { { "Pa2Se.vhd" "" { Text "C:/Users/Saint/OneDrive/Documentos/I2C/central/Pa2Se.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659053683032 ""} { "Info" "ISGN_ENTITY_NAME" "1 Pa2Se " "Found entity 1: Pa2Se" {  } { { "Pa2Se.vhd" "" { Text "C:/Users/Saint/OneDrive/Documentos/I2C/central/Pa2Se.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659053683032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659053683032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/saint/onedrive/documentos/i2c/counter/counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/saint/onedrive/documentos/i2c/counter/counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COUNTER-Behavioral " "Found design unit 1: COUNTER-Behavioral" {  } { { "../counter/counter.vhd" "" { Text "C:/Users/Saint/OneDrive/Documentos/I2C/counter/counter.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659053683034 ""} { "Info" "ISGN_ENTITY_NAME" "1 COUNTER " "Found entity 1: COUNTER" {  } { { "../counter/counter.vhd" "" { Text "C:/Users/Saint/OneDrive/Documentos/I2C/counter/counter.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659053683034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659053683034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sete_segmentos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sete_segmentos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SETE_SEGMENTOS-Behavioral " "Found design unit 1: SETE_SEGMENTOS-Behavioral" {  } { { "SETE_SEGMENTOS.vhd" "" { Text "C:/Users/Saint/OneDrive/Documentos/I2C/central/SETE_SEGMENTOS.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659053683036 ""} { "Info" "ISGN_ENTITY_NAME" "1 SETE_SEGMENTOS " "Found entity 1: SETE_SEGMENTOS" {  } { { "SETE_SEGMENTOS.vhd" "" { Text "C:/Users/Saint/OneDrive/Documentos/I2C/central/SETE_SEGMENTOS.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659053683036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659053683036 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "central " "Elaborating entity \"central\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1659053683079 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_EDGE_DOWN central.vhd(87) " "Verilog HDL or VHDL warning at central.vhd(87): object \"w_EDGE_DOWN\" assigned a value but never read" {  } { { "central.vhd" "" { Text "C:/Users/Saint/OneDrive/Documentos/I2C/central/central.vhd" 87 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1659053683079 "|central"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_RST_NOT central.vhd(91) " "Verilog HDL or VHDL warning at central.vhd(91): object \"w_RST_NOT\" assigned a value but never read" {  } { { "central.vhd" "" { Text "C:/Users/Saint/OneDrive/Documentos/I2C/central/central.vhd" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1659053683080 "|central"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pa2Se Pa2Se:P2S " "Elaborating entity \"Pa2Se\" for hierarchy \"Pa2Se:P2S\"" {  } { { "central.vhd" "P2S" { Text "C:/Users/Saint/OneDrive/Documentos/I2C/central/central.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659053683080 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_ND Pa2Se.vhd(22) " "Verilog HDL or VHDL warning at Pa2Se.vhd(22): object \"w_ND\" assigned a value but never read" {  } { { "Pa2Se.vhd" "" { Text "C:/Users/Saint/OneDrive/Documentos/I2C/central/Pa2Se.vhd" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1659053683081 "|central|Pa2Se:P2S"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COUNTER COUNTER:COUNTERA " "Elaborating entity \"COUNTER\" for hierarchy \"COUNTER:COUNTERA\"" {  } { { "central.vhd" "COUNTERA" { Text "C:/Users/Saint/OneDrive/Documentos/I2C/central/central.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659053683096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DETECTOR DETECTOR:DETECT " "Elaborating entity \"DETECTOR\" for hierarchy \"DETECTOR:DETECT\"" {  } { { "central.vhd" "DETECT" { Text "C:/Users/Saint/OneDrive/Documentos/I2C/central/central.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659053683101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master master:MASTERA " "Elaborating entity \"master\" for hierarchy \"master:MASTERA\"" {  } { { "central.vhd" "MASTERA" { Text "C:/Users/Saint/OneDrive/Documentos/I2C/central/central.vhd" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659053683106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave slave:slv " "Elaborating entity \"slave\" for hierarchy \"slave:slv\"" {  } { { "central.vhd" "slv" { Text "C:/Users/Saint/OneDrive/Documentos/I2C/central/central.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659053683110 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_number_to_display slave.vhd(52) " "Verilog HDL or VHDL warning at slave.vhd(52): object \"w_number_to_display\" assigned a value but never read" {  } { { "../slave/slave.vhd" "" { Text "C:/Users/Saint/OneDrive/Documentos/I2C/slave/slave.vhd" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1659053683111 "|central|slave:slv"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SER2PAR slave:slv\|SER2PAR:S2P " "Elaborating entity \"SER2PAR\" for hierarchy \"slave:slv\|SER2PAR:S2P\"" {  } { { "../slave/slave.vhd" "S2P" { Text "C:/Users/Saint/OneDrive/Documentos/I2C/slave/slave.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659053683116 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|central\|slave:slv\|w_state " "State machine \"\|central\|slave:slv\|w_state\" will be implemented as a safe state machine." {  } { { "../slave/slave.vhd" "" { Text "C:/Users/Saint/OneDrive/Documentos/I2C/slave/slave.vhd" 26 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1659053683273 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|central\|master:MASTERA\|w_state " "State machine \"\|central\|master:MASTERA\|w_state\" will be implemented as a safe state machine." {  } { { "../MASTER/MASTER.vhd" "" { Text "C:/Users/Saint/OneDrive/Documentos/I2C/MASTER/MASTER.vhd" 26 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1659053683274 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "24 " "24 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1659053683450 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1659053683548 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659053683548 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_CLK_100 " "No output dependent on input pin \"i_CLK_100\"" {  } { { "central.vhd" "" { Text "C:/Users/Saint/OneDrive/Documentos/I2C/central/central.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1659053683575 "|central|i_CLK_100"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_RST " "No output dependent on input pin \"i_RST\"" {  } { { "central.vhd" "" { Text "C:/Users/Saint/OneDrive/Documentos/I2C/central/central.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1659053683575 "|central|i_RST"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_CLK_50 " "No output dependent on input pin \"i_CLK_50\"" {  } { { "central.vhd" "" { Text "C:/Users/Saint/OneDrive/Documentos/I2C/central/central.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1659053683575 "|central|i_CLK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_START " "No output dependent on input pin \"i_START\"" {  } { { "central.vhd" "" { Text "C:/Users/Saint/OneDrive/Documentos/I2C/central/central.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1659053683575 "|central|i_START"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1659053683575 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4 " "Implemented 4 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1659053683575 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1659053683575 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1659053683575 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4804 " "Peak virtual memory: 4804 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1659053683586 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 28 21:14:43 2022 " "Processing ended: Thu Jul 28 21:14:43 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1659053683586 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1659053683586 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1659053683586 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1659053683586 ""}
