****************************************
Report : design
Design : dut_toplevel
Version: V-2023.12
Date   : Wed Jun  4 12:19:29 2025
****************************************

Total number of std cells in library : 881
Total number of dont_use lib cells   : 18
Total number of dont_touch lib cells : 18
Total number of buffers              : 59
Total number of inverters            : 51
Total number of flip-flops           : 175
Total number of latches              : 45
Total number of ICGs                 : 30

Cell Instance Type  Count         Area
--------------------------------------
TOTAL LEAF CELLS     1174      904.250
unit                 1174      904.250
Standard cells       1174      904.250
unit                 1174      904.250
Hard macro cells        0        0.000
unit                 1174      904.250
Soft macro cells        0        0.000
unit                 1174      904.250
Always on cells         0        0.000
unit                 1174      904.250
Physical only           0        0.000
unit                 1174      904.250
Fixed cells             0        0.000
unit                 1174      904.250
Moveable cells       1174      904.250
unit                 1174      904.250
Placed cells         1174      904.250
unit                 1174      904.250
Sequential            339      431.124
unit                 1174      904.250
Buffer/inverter        21        3.730
unit                 1174      904.250
ICG cells              11        8.791
unit                 1174      904.250

Logic Hierarchies                    : 0
Design Masters count                 : 40
Total Flat nets count                : 1605
Total FloatingNets count             : 1
Total no of Ports                    : 170
Number of Master Clocks in design    : 2
Number of Generated Clocks in design : 0
Number of Path Groups in design      : 14 (2 of them Non Default)
Number of Scan Chains in design      : 0
List of Modes                        : Normal, PowerSave
List of Corners                      : Fast, Typical, Slow
List of Scenarios                    : Normal_Fast, Normal_Slow, Normal_Typical, PowerSave_Fast, PowerSave_Slow, PowerSave_Typical

Core Area                            : 1270.506
Chip Area                            : 1270.506
Total Site Row Area                  : 1270.506
Number of Blockages                  : 0
Total area of Blockages              : 0.000
Number of Power Domains              : 1
Number of Voltage Areas              : 1
Number of Group Bounds               : 0
Number of Exclusive MoveBounds       : 0
Number of Hard or Soft MoveBounds    : 0
Number of Multibit Registers         : 0
Number of Multibit LS/ISO Cells      : 0
Number of Top Level RP Groups        : 0
Number of Tech Layers                : 64 (54 of them have unknown routing dir.)

Total wire length                    : 0.00 micron
Total number of wires                : 0
Total number of contacts             : 0
1
