v 20081231 1
C 40000 40000 0 0 0 title-B.sym
C 40700 47400 0 0 0 vdc-1.sym
{
T 41400 48050 5 10 1 1 0 0 1
refdes=V1
T 41400 48250 5 10 0 0 0 0 1
device=VOLTAGE_SOURCE
T 41400 48450 5 10 0 0 0 0 1
footprint=none
T 41400 47850 5 10 1 1 0 0 1
value=DC 5V
}
C 49500 50300 0 180 0 gnd-1.sym
C 54600 49900 0 0 0 spice-include-1.sym
{
T 54700 50200 5 10 0 1 0 0 1
device=include
T 54700 50300 5 10 1 1 0 0 1
refdes=A1
T 55100 50000 5 10 1 1 0 0 1
file=simul.cmd
}
C 49700 50000 0 180 0 inverter.sym
{
T 10305 -18195 5 10 0 1 180 0 1
device=cmos_inverter
T 49105 49005 5 10 1 1 180 0 1
refdes=X1
T 49700 50000 5 10 0 0 180 0 1
model-name=cmos_inverter
T 49700 50000 5 10 0 0 180 0 1
file=model/inverter.sch.cir
}
C 44100 47400 0 0 0 vpulse-1.sym
{
T 44800 48050 5 10 1 1 0 0 1
refdes=V2
T 44800 48250 5 10 0 0 0 0 1
device=vpulse
T 44800 48450 5 10 0 0 0 0 1
footprint=none
T 44800 47850 5 10 1 1 0 0 1
value=pulse 0 5 1u 1u 1u 5u 10u
}
C 53900 46000 0 0 0 2i_nand.sym
{
T 54075 46095 5 10 1 1 0 0 1
refdes=X4
T 54975 46090 5 10 1 1 0 0 1
device=2NAND1-model
T 53900 46000 5 10 0 0 0 0 1
model-name=2nand1
T 53900 46000 5 10 0 0 0 0 1
file=model/2i_nand.sch.cir
}
C 50400 44300 0 180 0 4i_nand.sym
{
T 50225 44205 5 10 1 1 180 0 1
refdes=X3
T 49325 44210 5 10 1 1 180 0 1
device=4NAND1-model
T 50400 44300 5 10 0 0 0 0 1
model-name=4nand1
T 50400 44300 5 10 0 0 0 0 1
file=model/4i_nand.sch.cir
}
C 50400 47600 0 180 0 5i_nand.sym
{
T 50225 47505 5 10 1 1 180 0 1
refdes=X2
T 49325 47510 5 10 1 1 180 0 1
device=5NAND1-model
T 50400 47600 5 10 0 0 0 0 1
model-name=5nand1
T 50400 47600 5 10 0 0 0 0 1
file=model/5i_nand.sch.cir
}
C 53900 42200 0 0 0 7i_nand.sym
{
T 54075 42295 5 10 1 1 0 0 1
refdes=X5
T 54975 42290 5 10 1 1 0 0 1
device=7NAND1-model
T 53900 42200 5 10 0 0 0 0 1
model-name=7nand1
T 53900 42200 5 10 0 0 0 0 1
file=model/7i_nand.sch.cir
}
C 54800 45800 0 0 0 gnd-1.sym
C 49500 44500 0 180 0 gnd-1.sym
C 54800 42000 0 0 0 gnd-1.sym
C 49500 47800 0 180 0 gnd-1.sym
C 49600 45600 0 180 0 vcc-2.sym
C 49600 42500 0 180 0 vcc-2.sym
C 54700 44800 0 0 0 vcc-2.sym
C 54700 47400 0 0 0 vcc-2.sym
C 49600 48800 0 180 0 vcc-2.sym
C 44100 45300 0 0 0 vpulse-1.sym
{
T 44800 45950 5 10 1 1 0 0 1
refdes=V4
T 44800 46150 5 10 0 0 0 0 1
device=vpulse
T 44800 46350 5 10 0 0 0 0 1
footprint=none
T 44800 45750 5 10 1 1 0 0 1
value=pulse 0 5 1u 1u 1u 5u 10u
}
C 44100 43200 0 0 0 vpulse-1.sym
{
T 44800 43850 5 10 1 1 0 0 1
refdes=V6
T 44800 44050 5 10 0 0 0 0 1
device=vpulse
T 44800 44250 5 10 0 0 0 0 1
footprint=none
T 44800 43650 5 10 1 1 0 0 1
value=pulse 0 5 1u 1u 1u 5u 10u
}
C 40700 45400 0 0 0 vpulse-1.sym
{
T 41400 46050 5 10 1 1 0 0 1
refdes=V3
T 41400 46250 5 10 0 0 0 0 1
device=vpulse
T 41400 46450 5 10 0 0 0 0 1
footprint=none
T 41400 45850 5 10 1 1 0 0 1
value=pulse 0 5 1u 1u 1u 5u 10u
}
C 40700 43200 0 0 0 vpulse-1.sym
{
T 41400 43850 5 10 1 1 0 0 1
refdes=V5
T 41400 44050 5 10 0 0 0 0 1
device=vpulse
T 41400 44250 5 10 0 0 0 0 1
footprint=none
T 41400 43650 5 10 1 1 0 0 1
value=pulse 0 5 1u 1u 1u 5u 10u
}
C 44100 41000 0 0 0 vpulse-1.sym
{
T 44800 41650 5 10 1 1 0 0 1
refdes=V8
T 44800 41850 5 10 0 0 0 0 1
device=vpulse
T 44800 42050 5 10 0 0 0 0 1
footprint=none
T 44800 41450 5 10 1 1 0 0 1
value=pulse 0 5 1u 1u 1u 5u 10u
}
C 40700 41000 0 0 0 vpulse-1.sym
{
T 41400 41650 5 10 1 1 0 0 1
refdes=V7
T 41400 41850 5 10 0 0 0 0 1
device=vpulse
T 41400 42050 5 10 0 0 0 0 1
footprint=none
T 41400 41450 5 10 1 1 0 0 1
value=pulse 0 5 1u 1u 1u 5u 10u
}
C 40900 47100 0 0 0 gnd-1.sym
C 44300 47100 0 0 0 gnd-1.sym
C 44300 45000 0 0 0 gnd-1.sym
C 44300 42900 0 0 0 gnd-1.sym
C 44300 40700 0 0 0 gnd-1.sym
C 40900 40700 0 0 0 gnd-1.sym
C 40900 42900 0 0 0 gnd-1.sym
C 40900 45100 0 0 0 gnd-1.sym
C 40800 48600 0 0 0 vcc-2.sym
C 44200 48600 0 0 0 generic-power.sym
{
T 44400 48850 5 10 1 1 0 3 1
net=Vcc:2
}
C 40800 46600 0 0 0 generic-power.sym
{
T 41000 46850 5 10 1 1 0 3 1
net=Vcc:3
}
C 44200 46500 0 0 0 generic-power.sym
{
T 44400 46750 5 10 1 1 0 3 1
net=Vcc:4
}
C 40800 44400 0 0 0 generic-power.sym
{
T 41000 44650 5 10 1 1 0 3 1
net=Vcc:5
}
C 44200 44400 0 0 0 generic-power.sym
{
T 44400 44650 5 10 1 1 0 3 1
net=Vcc:6
}
C 40800 42200 0 0 0 generic-power.sym
{
T 41000 42450 5 10 1 1 0 3 1
net=Vcc:7
}
C 44200 42200 0 0 0 generic-power.sym
{
T 44400 42450 5 10 1 1 0 3 1
net=Vcc:8
}
C 50400 50200 0 0 0 generic-power.sym
{
T 50600 50450 5 10 1 1 0 3 1
net=Vcc:1
}
C 52900 50200 0 0 0 generic-power.sym
{
T 53100 50450 5 10 1 1 0 3 1
net=Vcc:6
}
C 51900 50200 0 0 0 generic-power.sym
{
T 52100 50450 5 10 1 1 0 3 1
net=Vcc:4
}
C 50900 50200 0 0 0 generic-power.sym
{
T 51100 50450 5 10 1 1 0 3 1
net=Vcc:2
}
C 52400 50200 0 0 0 generic-power.sym
{
T 52600 50450 5 10 1 1 0 3 1
net=Vcc:5
}
C 53400 50200 0 0 0 generic-power.sym
{
T 53600 50450 5 10 1 1 0 3 1
net=Vcc:7
}
C 51400 50200 0 0 0 generic-power.sym
{
T 51600 50450 5 10 1 1 0 3 1
net=Vcc:3
}
N 50600 49400 49700 49400 4
N 50600 43000 50600 50200 4
{
T 50600 48900 5 10 1 1 0 0 1
netname=input1
}
N 50600 43000 50200 43000 4
N 54100 44400 50600 44400 4
N 50200 46000 50600 46000 4
N 54100 47000 50600 47000 4
N 53600 50200 53600 42600 4
{
T 53600 47700 5 10 1 1 0 0 1
netname=input7
}
N 53600 42600 54100 42600 4
N 53100 50200 53100 42900 4
{
T 53100 47900 5 10 1 1 0 0 1
netname=input6
}
N 53100 42900 54100 42900 4
N 54100 43200 52600 43200 4
N 52600 43200 52600 50200 4
{
T 52600 48100 5 10 1 1 0 0 1
netname=input5
}
N 52100 50200 52100 43500 4
{
T 52100 48300 5 10 1 1 0 0 1
netname=input4
}
N 52100 43500 54100 43500 4
N 54100 43800 51600 43800 4
N 51100 44100 54100 44100 4
N 54100 46400 51100 46400 4
N 50200 46300 51100 46300 4
N 50200 46600 51600 46600 4
N 50200 46900 52100 46900 4
N 50200 47200 52600 47200 4
N 50200 43300 51100 43300 4
N 51100 43300 51100 50200 4
{
T 51100 48700 5 10 1 1 0 0 1
netname=input2
}
N 51600 43600 51600 50200 4
{
T 51600 48500 5 10 1 1 0 0 1
netname=input3
}
N 51600 43600 50200 43600 4
N 50200 43900 52100 43900 4
C 41000 49600 0 90 0 capacitor-1.sym
{
T 40300 49800 5 10 0 0 90 0 1
device=CAPACITOR
T 40500 49800 5 10 1 1 90 0 1
refdes=C1
T 40100 49800 5 10 0 0 90 0 1
symversion=0.1
T 41000 49600 5 10 1 1 0 0 1
value=47pF
}
C 42600 49600 0 90 0 capacitor-1.sym
{
T 41900 49800 5 10 0 0 90 0 1
device=CAPACITOR
T 42100 49800 5 10 1 1 90 0 1
refdes=C3
T 41700 49800 5 10 0 0 90 0 1
symversion=0.1
T 42600 49600 5 10 1 1 0 0 1
value=47pF
}
C 41800 49600 0 90 0 capacitor-1.sym
{
T 41100 49800 5 10 0 0 90 0 1
device=CAPACITOR
T 41300 49800 5 10 1 1 90 0 1
refdes=C2
T 40900 49800 5 10 0 0 90 0 1
symversion=0.1
T 41800 49600 5 10 1 1 0 0 1
value=47pF
}
C 43400 49600 0 90 0 capacitor-1.sym
{
T 42700 49800 5 10 0 0 90 0 1
device=CAPACITOR
T 42900 49800 5 10 1 1 90 0 1
refdes=C4
T 42500 49800 5 10 0 0 90 0 1
symversion=0.1
T 43400 49600 5 10 1 1 0 0 1
value=47pF
}
C 44200 49600 0 90 0 capacitor-1.sym
{
T 43500 49800 5 10 0 0 90 0 1
device=CAPACITOR
T 43700 49800 5 10 1 1 90 0 1
refdes=C5
T 43300 49800 5 10 0 0 90 0 1
symversion=0.1
T 44200 49600 5 10 1 1 0 0 1
value=47pF
}
C 44900 49600 0 90 0 resistor-1.sym
{
T 44500 49900 5 10 0 0 90 0 1
device=RESISTOR
T 44600 49800 5 10 1 1 90 0 1
refdes=R1
T 44900 49600 5 10 1 1 0 0 1
value=1Meg
}
C 45700 49600 0 90 0 resistor-1.sym
{
T 45300 49900 5 10 0 0 90 0 1
device=RESISTOR
T 45400 49800 5 10 1 1 90 0 1
refdes=R2
T 45700 49600 5 10 1 1 0 0 1
value=1Meg
}
C 48100 49600 0 90 0 resistor-1.sym
{
T 47700 49900 5 10 0 0 90 0 1
device=RESISTOR
T 47800 49800 5 10 1 1 90 0 1
refdes=R5
T 48100 49600 5 10 1 1 0 0 1
value=1Meg
}
C 46500 49600 0 90 0 resistor-1.sym
{
T 46100 49900 5 10 0 0 90 0 1
device=RESISTOR
T 46200 49800 5 10 1 1 90 0 1
refdes=R3
T 46500 49600 5 10 1 1 0 0 1
value=1Meg
}
C 47300 49600 0 90 0 resistor-1.sym
{
T 46900 49900 5 10 0 0 90 0 1
device=RESISTOR
T 47000 49800 5 10 1 1 90 0 1
refdes=R4
T 47300 49600 5 10 1 1 0 0 1
value=1Meg
}
N 48000 49600 40800 49600 4
C 44200 49300 0 0 0 gnd-1.sym
C 40200 50500 0 0 0 in-1.sym
{
T 40200 50800 5 10 0 0 0 0 1
device=INPUT
T 40200 50800 5 10 1 1 0 0 1
refdes=cout-1
}
C 41000 50500 0 0 0 in-1.sym
{
T 41000 50800 5 10 0 0 0 0 1
device=INPUT
T 41000 50800 5 10 1 1 0 0 1
refdes=cout-2
}
C 41800 50500 0 0 0 in-1.sym
{
T 41800 50800 5 10 0 0 0 0 1
device=INPUT
T 41800 50800 5 10 1 1 0 0 1
refdes=cout-3
}
C 42600 50500 0 0 0 in-1.sym
{
T 42600 50800 5 10 0 0 0 0 1
device=INPUT
T 42600 50800 5 10 1 1 0 0 1
refdes=cout-4
}
C 43400 50500 0 0 0 in-1.sym
{
T 43400 50800 5 10 0 0 0 0 1
device=INPUT
T 43400 50800 5 10 1 1 0 0 1
refdes=cout-5
}
C 44200 50500 1 0 0 in-1.sym
{
T 44200 50800 5 10 0 0 0 0 1
device=INPUT
T 44200 50800 5 10 1 1 0 0 1
refdes=rout-1i
}
C 45000 50500 1 0 0 in-1.sym
{
T 45000 50800 5 10 0 0 0 0 1
device=INPUT
T 45000 50800 5 10 1 1 0 0 1
refdes=rout-2i
}
C 45800 50500 1 0 0 in-1.sym
{
T 45800 50800 5 10 0 0 0 0 1
device=INPUT
T 45800 50800 5 10 1 1 0 0 1
refdes=rout-3i
}
C 46600 50500 1 0 0 in-1.sym
{
T 46600 50800 5 10 0 0 0 0 1
device=INPUT
T 46600 50800 5 10 1 1 0 0 1
refdes=rout-4i
}
C 47400 50500 1 0 0 in-1.sym
{
T 47400 50800 5 10 0 0 0 0 1
device=INPUT
T 47400 50800 5 10 1 1 0 0 1
refdes=rout-5i
}
N 40800 50500 40800 50600 4
N 41600 50600 41600 50500 4
N 42400 50500 42400 50600 4
N 43200 50600 43200 50500 4
N 44000 50500 44000 50600 4
N 44800 50500 44800 50600 4
N 45600 50600 45600 50500 4
N 46400 50500 46400 50600 4
N 47200 50600 47200 50500 4
N 48000 50600 48000 50500 4
C 55700 42900 0 0 0 out-1.sym
{
T 55700 43200 5 10 0 0 0 0 1
device=OUTPUT
T 55700 43200 5 10 1 1 0 0 1
refdes=rout-5
}
C 55700 46700 0 0 0 out-1.sym
{
T 55700 47000 5 10 0 0 0 0 1
device=OUTPUT
T 55700 47000 5 10 1 1 0 0 1
refdes=rout-4
}
C 48600 46900 0 180 0 out-1.sym
{
T 48600 46600 5 10 0 0 180 0 1
device=OUTPUT
T 48600 46600 5 10 1 1 180 0 1
refdes=rout-2
}
C 48600 43600 0 180 0 out-1.sym
{
T 48600 43300 5 10 0 0 180 0 1
device=OUTPUT
T 48600 43300 5 10 1 1 180 0 1
refdes=rout-3
}
C 48500 49500 0 180 0 out-1.sym
{
T 48500 49200 5 10 0 0 180 0 1
device=OUTPUT
T 48500 49200 5 10 1 1 180 0 1
refdes=rout-1
}
