// Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus II License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition"

// DATE "03/02/2017 08:35:39"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 10 ns/ 1 ps

module slc3 (
	S,
	Clk,
	Reset,
	Run,
	\Continue ,
	LED,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	CE,
	UB,
	LB,
	OE,
	WE,
	ADDR,
	Data);
input 	[15:0] S;
input 	Clk;
input 	Reset;
input 	Run;
input 	\Continue ;
output 	[11:0] LED;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	CE;
output 	UB;
output 	LB;
output 	OE;
output 	WE;
output 	[19:0] ADDR;
output 	[15:0] Data;

// Design Ports Information
// LED[0]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[1]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[2]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[3]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[4]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[5]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[6]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[7]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[8]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[9]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[10]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[11]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[3]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[4]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[5]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CE	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// UB	=>  Location: PIN_AC4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LB	=>  Location: PIN_AD4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OE	=>  Location: PIN_AD5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WE	=>  Location: PIN_AE8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[0]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[1]	=>  Location: PIN_AD7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[2]	=>  Location: PIN_AE7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[3]	=>  Location: PIN_AC7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[4]	=>  Location: PIN_AB6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[5]	=>  Location: PIN_AE6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[6]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[7]	=>  Location: PIN_AC5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[8]	=>  Location: PIN_AF5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[9]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[10]	=>  Location: PIN_AF2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[11]	=>  Location: PIN_AD3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[12]	=>  Location: PIN_AB4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[13]	=>  Location: PIN_AC3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[14]	=>  Location: PIN_AA4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[15]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[16]	=>  Location: PIN_AC11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[17]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[18]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[19]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[0]	=>  Location: PIN_AH3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[1]	=>  Location: PIN_AF4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[2]	=>  Location: PIN_AG4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[3]	=>  Location: PIN_AH4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[4]	=>  Location: PIN_AF6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[5]	=>  Location: PIN_AG6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[6]	=>  Location: PIN_AH6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[7]	=>  Location: PIN_AF7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[8]	=>  Location: PIN_AD1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[9]	=>  Location: PIN_AD2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[10]	=>  Location: PIN_AE2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[11]	=>  Location: PIN_AE1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[12]	=>  Location: PIN_AE3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[13]	=>  Location: PIN_AE4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[14]	=>  Location: PIN_AF3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[15]	=>  Location: PIN_AG3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Reset	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Clk	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Continue	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Run	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[0]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[1]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[2]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[3]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[4]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[5]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[6]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[7]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[8]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[9]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[10]	=>  Location: PIN_AC24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[11]	=>  Location: PIN_AB24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[12]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[13]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[14]	=>  Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[15]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("SLC3_7_1200mv_0c_v_slow.sdo");
// synopsys translate_on

wire \Data[0]~output_o ;
wire \Data[1]~output_o ;
wire \Data[2]~output_o ;
wire \Data[3]~output_o ;
wire \Data[4]~output_o ;
wire \Data[5]~output_o ;
wire \Data[6]~output_o ;
wire \Data[7]~output_o ;
wire \Data[8]~output_o ;
wire \Data[9]~output_o ;
wire \Data[10]~output_o ;
wire \Data[11]~output_o ;
wire \Data[12]~output_o ;
wire \Data[13]~output_o ;
wire \Data[14]~output_o ;
wire \Data[15]~output_o ;
wire \LED[0]~output_o ;
wire \LED[1]~output_o ;
wire \LED[2]~output_o ;
wire \LED[3]~output_o ;
wire \LED[4]~output_o ;
wire \LED[5]~output_o ;
wire \LED[6]~output_o ;
wire \LED[7]~output_o ;
wire \LED[8]~output_o ;
wire \LED[9]~output_o ;
wire \LED[10]~output_o ;
wire \LED[11]~output_o ;
wire \HEX0[0]~output_o ;
wire \HEX0[1]~output_o ;
wire \HEX0[2]~output_o ;
wire \HEX0[3]~output_o ;
wire \HEX0[4]~output_o ;
wire \HEX0[5]~output_o ;
wire \HEX0[6]~output_o ;
wire \HEX1[0]~output_o ;
wire \HEX1[1]~output_o ;
wire \HEX1[2]~output_o ;
wire \HEX1[3]~output_o ;
wire \HEX1[4]~output_o ;
wire \HEX1[5]~output_o ;
wire \HEX1[6]~output_o ;
wire \HEX2[0]~output_o ;
wire \HEX2[1]~output_o ;
wire \HEX2[2]~output_o ;
wire \HEX2[3]~output_o ;
wire \HEX2[4]~output_o ;
wire \HEX2[5]~output_o ;
wire \HEX2[6]~output_o ;
wire \HEX3[0]~output_o ;
wire \HEX3[1]~output_o ;
wire \HEX3[2]~output_o ;
wire \HEX3[3]~output_o ;
wire \HEX3[4]~output_o ;
wire \HEX3[5]~output_o ;
wire \HEX3[6]~output_o ;
wire \CE~output_o ;
wire \UB~output_o ;
wire \LB~output_o ;
wire \OE~output_o ;
wire \WE~output_o ;
wire \ADDR[0]~output_o ;
wire \ADDR[1]~output_o ;
wire \ADDR[2]~output_o ;
wire \ADDR[3]~output_o ;
wire \ADDR[4]~output_o ;
wire \ADDR[5]~output_o ;
wire \ADDR[6]~output_o ;
wire \ADDR[7]~output_o ;
wire \ADDR[8]~output_o ;
wire \ADDR[9]~output_o ;
wire \ADDR[10]~output_o ;
wire \ADDR[11]~output_o ;
wire \ADDR[12]~output_o ;
wire \ADDR[13]~output_o ;
wire \ADDR[14]~output_o ;
wire \ADDR[15]~output_o ;
wire \ADDR[16]~output_o ;
wire \ADDR[17]~output_o ;
wire \ADDR[18]~output_o ;
wire \ADDR[19]~output_o ;
wire \Clk~input_o ;
wire \Clk~inputclkctrl_outclk ;
wire \Reset~input_o ;
wire \Program_Counter|PC_new[0]~16_combout ;
wire \Run~input_o ;
wire \state_controller|State~52_combout ;
wire \state_controller|State.Halted~q ;
wire \Program_Counter|PC_new[12]~43 ;
wire \Program_Counter|PC_new[13]~44_combout ;
wire \S[14]~input_o ;
wire \state_controller|State~42_combout ;
wire \state_controller|State.S_23~q ;
wire \state_controller|State~36_combout ;
wire \state_controller|State.S_16_1~q ;
wire \state_controller|State~37_combout ;
wire \state_controller|State.S_16_2~q ;
wire \Memory_Data_Reg|MDR[0]~0_combout ;
wire \Data[14]~input_o ;
wire \S[11]~input_o ;
wire \Data[11]~input_o ;
wire \Memory_Data_Reg|MDR[11]~23_combout ;
wire \Memory_Data_Reg|MDR[11]~24_combout ;
wire \Memory_Data_Reg|MDR_out[12]~0_combout ;
wire \state_controller|Decoder0~4_combout ;
wire \state_controller|State~44_combout ;
wire \state_controller|State.S_09~q ;
wire \state_controller|Decoder0~3_combout ;
wire \state_controller|State~43_combout ;
wire \state_controller|State.S_05_1~q ;
wire \ALU_Unit|Add0~34_combout ;
wire \state_controller|Decoder0~5_combout ;
wire \state_controller|State~45_combout ;
wire \state_controller|State.S_01~q ;
wire \state_controller|State~47_combout ;
wire \state_controller|State.S_27~q ;
wire \Connectors|Datapath[4]~0_combout ;
wire \Connectors|Datapath[4]~1_combout ;
wire \S[5]~input_o ;
wire \Data[5]~input_o ;
wire \Memory_Data_Reg|MDR[5]~11_combout ;
wire \Memory_Data_Reg|MDR[5]~12_combout ;
wire \RegUnits|R3[5]~feeder_combout ;
wire \S[9]~input_o ;
wire \Data[9]~input_o ;
wire \Memory_Data_Reg|MDR[9]~19_combout ;
wire \Memory_Data_Reg|MDR[9]~20_combout ;
wire \RegUnits|R5[9]~feeder_combout ;
wire \Instruction_Reg|IR[8]~0_combout ;
wire \RegUnits|Decoder0~6_combout ;
wire \RegUnits|Decoder0~3_combout ;
wire \RegUnits|Decoder0~128_combout ;
wire \state_controller|WideOr27~combout ;
wire \state_controller|ADDR1MUX~0_combout ;
wire \AddrUnit|ADDR2_outt[6]~6_combout ;
wire \RegUnits|Decoder0~131_combout ;
wire \S[7]~input_o ;
wire \Data[7]~input_o ;
wire \Memory_Data_Reg|MDR[7]~15_combout ;
wire \Memory_Data_Reg|MDR[7]~16_combout ;
wire \AddrUnit|ADDR2_outt[7]~7_combout ;
wire \RegUnits|R3[7]~feeder_combout ;
wire \RegUnits|R0[7]~feeder_combout ;
wire \RegUnits|Decoder0~67_combout ;
wire \RegUnits|Decoder0~134_combout ;
wire \RegUnits|Decoder0~133_combout ;
wire \RegUnits|Mux8~2_combout ;
wire \RegUnits|Decoder0~132_combout ;
wire \RegUnits|Mux8~3_combout ;
wire \RegUnits|Decoder0~130_combout ;
wire \RegUnits|Decoder0~129_combout ;
wire \RegUnits|Mux8~0_combout ;
wire \RegUnits|Mux8~1_combout ;
wire \RegUnits|Mux8~4_combout ;
wire \AddrUnit|ADDR1_outt[7]~40_combout ;
wire \AddrUnit|ADDR2_outt[5]~5_combout ;
wire \RegUnits|Mux11~2_combout ;
wire \RegUnits|Mux11~3_combout ;
wire \RegUnits|Mux11~0_combout ;
wire \RegUnits|Mux11~1_combout ;
wire \RegUnits|Mux11~4_combout ;
wire \AddrUnit|ADDR1_outt[4]~37_combout ;
wire \S[3]~input_o ;
wire \Data[3]~input_o ;
wire \Memory_Data_Reg|MDR[3]~7_combout ;
wire \Memory_Data_Reg|MDR[3]~8_combout ;
wire \RegUnits|Mux12~2_combout ;
wire \RegUnits|Mux12~3_combout ;
wire \RegUnits|R4[3]~feeder_combout ;
wire \RegUnits|Mux12~0_combout ;
wire \RegUnits|Mux12~1_combout ;
wire \RegUnits|Mux12~4_combout ;
wire \AddrUnit|ADDR1_outt[3]~36_combout ;
wire \RegUnits|Mux13~2_combout ;
wire \RegUnits|Mux13~3_combout ;
wire \RegUnits|R4[2]~feeder_combout ;
wire \RegUnits|Mux13~0_combout ;
wire \RegUnits|Mux13~1_combout ;
wire \RegUnits|Mux13~4_combout ;
wire \AddrUnit|ADDR1_outt[2]~35_combout ;
wire \state_controller|SR2MUX~0_combout ;
wire \Instruction_Reg|IR_temp[1]~1_combout ;
wire \RegUnits|R1[1]~feeder_combout ;
wire \RegUnits|Mux15~2_combout ;
wire \RegUnits|Mux15~3_combout ;
wire \RegUnits|R4[0]~feeder_combout ;
wire \RegUnits|Mux15~0_combout ;
wire \RegUnits|Mux15~1_combout ;
wire \RegUnits|Mux15~4_combout ;
wire \ALU_Unit|Add0~37_combout ;
wire \ALU_Unit|tmp[0]~2_combout ;
wire \ALU_Unit|tmp[0]~3_combout ;
wire \ALU_Unit|tmp[0]~0_combout ;
wire \ALU_Unit|tmp[0]~1_combout ;
wire \ALU_Unit|tmp[0]~4_combout ;
wire \ALU_Unit|tmp[0]~5_combout ;
wire \ALU_Unit|Add0~35_combout ;
wire \ALU_Unit|Add0~85_combout ;
wire \ALU_Unit|Add0~38_combout ;
wire \Connectors|Datapath[0]~4_combout ;
wire \Connectors|Datapath[0]~5_combout ;
wire \Instruction_Reg|IR_temp[0]~0_combout ;
wire \ALU_Unit|tmp[1]~8_combout ;
wire \ALU_Unit|tmp[1]~9_combout ;
wire \RegUnits|R6[1]~feeder_combout ;
wire \ALU_Unit|tmp[1]~6_combout ;
wire \ALU_Unit|tmp[1]~7_combout ;
wire \ALU_Unit|tmp[1]~10_combout ;
wire \ALU_Unit|tmp[1]~11_combout ;
wire \ALU_Unit|Add0~36 ;
wire \ALU_Unit|Add0~39_combout ;
wire \ALU_Unit|Add0~86_combout ;
wire \ALU_Unit|Add0~41_combout ;
wire \AddrUnit|ADDR2_outt[1]~1_combout ;
wire \AddrUnit|ADDR2_outt[0]~0_combout ;
wire \AddrUnit|Adder_out[0]~1 ;
wire \AddrUnit|Adder_out[1]~2_combout ;
wire \S[1]~input_o ;
wire \Data[1]~input_o ;
wire \Memory_Data_Reg|MDR[1]~3_combout ;
wire \Memory_Data_Reg|MDR[1]~4_combout ;
wire \Connectors|Datapath[1]~6_combout ;
wire \Connectors|Datapath[1]~7_combout ;
wire \RegUnits|Mux14~2_combout ;
wire \RegUnits|Mux14~3_combout ;
wire \RegUnits|Mux14~0_combout ;
wire \RegUnits|Mux14~1_combout ;
wire \RegUnits|Mux14~4_combout ;
wire \AddrUnit|ADDR1_outt[1]~34_combout ;
wire \AddrUnit|Adder_out[1]~3 ;
wire \AddrUnit|Adder_out[2]~4_combout ;
wire \S[2]~input_o ;
wire \Data[2]~input_o ;
wire \Memory_Data_Reg|MDR[2]~5_combout ;
wire \Memory_Data_Reg|MDR[2]~6_combout ;
wire \ALU_Unit|tmp[2]~14_combout ;
wire \ALU_Unit|tmp[2]~15_combout ;
wire \ALU_Unit|tmp[2]~12_combout ;
wire \ALU_Unit|tmp[2]~13_combout ;
wire \ALU_Unit|tmp[2]~16_combout ;
wire \ALU_Unit|tmp[2]~17_combout ;
wire \ALU_Unit|Add0~40 ;
wire \ALU_Unit|Add0~42_combout ;
wire \ALU_Unit|Add0~87_combout ;
wire \ALU_Unit|Add0~44_combout ;
wire \Connectors|Datapath[2]~8_combout ;
wire \Connectors|Datapath[2]~9_combout ;
wire \Instruction_Reg|IR_temp[2]~2_combout ;
wire \AddrUnit|ADDR2_outt[2]~2_combout ;
wire \AddrUnit|Adder_out[2]~5 ;
wire \AddrUnit|Adder_out[3]~6_combout ;
wire \Connectors|Datapath[3]~10_combout ;
wire \ALU_Unit|tmp[3]~20_combout ;
wire \ALU_Unit|tmp[3]~21_combout ;
wire \ALU_Unit|tmp[3]~18_combout ;
wire \ALU_Unit|tmp[3]~19_combout ;
wire \ALU_Unit|tmp[3]~22_combout ;
wire \ALU_Unit|tmp[3]~23_combout ;
wire \ALU_Unit|Add0~43 ;
wire \ALU_Unit|Add0~45_combout ;
wire \ALU_Unit|Add0~88_combout ;
wire \ALU_Unit|Add0~47_combout ;
wire \Connectors|Datapath[3]~11_combout ;
wire \Instruction_Reg|IR_temp[3]~3_combout ;
wire \AddrUnit|ADDR2_outt[3]~3_combout ;
wire \AddrUnit|Adder_out[3]~7 ;
wire \AddrUnit|Adder_out[4]~8_combout ;
wire \S[4]~input_o ;
wire \Data[4]~input_o ;
wire \Memory_Data_Reg|MDR[4]~9_combout ;
wire \Memory_Data_Reg|MDR[4]~10_combout ;
wire \ALU_Unit|tmp[4]~24_combout ;
wire \ALU_Unit|tmp[4]~25_combout ;
wire \ALU_Unit|tmp[4]~26_combout ;
wire \ALU_Unit|tmp[4]~27_combout ;
wire \ALU_Unit|tmp[4]~28_combout ;
wire \ALU_Unit|tmp[4]~29_combout ;
wire \ALU_Unit|Add0~46 ;
wire \ALU_Unit|Add0~48_combout ;
wire \ALU_Unit|Add0~89_combout ;
wire \ALU_Unit|Add0~50_combout ;
wire \Connectors|Datapath[4]~12_combout ;
wire \Connectors|Datapath[4]~13_combout ;
wire \Instruction_Reg|IR_temp[4]~4_combout ;
wire \Instruction_Reg|IR[4]~feeder_combout ;
wire \AddrUnit|ADDR2_outt[4]~4_combout ;
wire \AddrUnit|Adder_out[4]~9 ;
wire \AddrUnit|Adder_out[5]~11 ;
wire \AddrUnit|Adder_out[6]~13 ;
wire \AddrUnit|Adder_out[7]~14_combout ;
wire \Connectors|Datapath[7]~18_combout ;
wire \ALU_Unit|tmp[7]~42_combout ;
wire \ALU_Unit|tmp[7]~43_combout ;
wire \ALU_Unit|tmp[7]~44_combout ;
wire \ALU_Unit|tmp[7]~45_combout ;
wire \ALU_Unit|tmp[7]~46_combout ;
wire \ALU_Unit|tmp[7]~47_combout ;
wire \ALU_Unit|tmp[6]~36_combout ;
wire \ALU_Unit|tmp[6]~37_combout ;
wire \ALU_Unit|tmp[6]~38_combout ;
wire \ALU_Unit|tmp[6]~39_combout ;
wire \ALU_Unit|tmp[6]~40_combout ;
wire \ALU_Unit|tmp[6]~41_combout ;
wire \RegUnits|R0[5]~feeder_combout ;
wire \RegUnits|R1[5]~feeder_combout ;
wire \ALU_Unit|tmp[5]~32_combout ;
wire \ALU_Unit|tmp[5]~33_combout ;
wire \RegUnits|R7[5]~feeder_combout ;
wire \RegUnits|R4[5]~feeder_combout ;
wire \ALU_Unit|tmp[5]~30_combout ;
wire \ALU_Unit|tmp[5]~31_combout ;
wire \ALU_Unit|tmp[5]~34_combout ;
wire \ALU_Unit|tmp[5]~35_combout ;
wire \ALU_Unit|Add0~49 ;
wire \ALU_Unit|Add0~52 ;
wire \ALU_Unit|Add0~55 ;
wire \ALU_Unit|Add0~57_combout ;
wire \ALU_Unit|Add0~92_combout ;
wire \ALU_Unit|Add0~59_combout ;
wire \Connectors|Datapath[7]~19_combout ;
wire \Instruction_Reg|IR_temp[7]~7_combout ;
wire \RegUnits|SR1_MUX[1]~1_combout ;
wire \RegUnits|Mux9~0_combout ;
wire \RegUnits|Mux9~1_combout ;
wire \RegUnits|Mux9~2_combout ;
wire \RegUnits|Mux9~3_combout ;
wire \RegUnits|Mux9~4_combout ;
wire \AddrUnit|ADDR1_outt[6]~39_combout ;
wire \AddrUnit|Adder_out[6]~12_combout ;
wire \S[6]~input_o ;
wire \Data[6]~input_o ;
wire \Memory_Data_Reg|MDR[6]~13_combout ;
wire \Memory_Data_Reg|MDR[6]~14_combout ;
wire \ALU_Unit|Add0~54_combout ;
wire \ALU_Unit|Add0~91_combout ;
wire \ALU_Unit|Add0~56_combout ;
wire \Connectors|Datapath[6]~16_combout ;
wire \Connectors|Datapath[6]~17_combout ;
wire \Instruction_Reg|IR_temp[6]~6_combout ;
wire \RegUnits|SR1_MUX[0]~0_combout ;
wire \RegUnits|R6[9]~feeder_combout ;
wire \RegUnits|R4[9]~feeder_combout ;
wire \RegUnits|Mux6~0_combout ;
wire \RegUnits|Mux6~1_combout ;
wire \RegUnits|Mux6~2_combout ;
wire \RegUnits|Mux6~3_combout ;
wire \RegUnits|Mux6~4_combout ;
wire \AddrUnit|ADDR1_outt[9]~42_combout ;
wire \AddrUnit|ADDR2_outt[9]~9_combout ;
wire \AddrUnit|ADDR2_outt[9]~10_combout ;
wire \RegUnits|Mux7~2_combout ;
wire \RegUnits|Mux7~3_combout ;
wire \RegUnits|Mux7~0_combout ;
wire \RegUnits|Mux7~1_combout ;
wire \RegUnits|Mux7~4_combout ;
wire \AddrUnit|ADDR1_outt[8]~41_combout ;
wire \AddrUnit|Adder_out[7]~15 ;
wire \AddrUnit|Adder_out[8]~17 ;
wire \AddrUnit|Adder_out[9]~18_combout ;
wire \Connectors|Datapath[9]~22_combout ;
wire \ALU_Unit|tmp[9]~56_combout ;
wire \ALU_Unit|tmp[9]~57_combout ;
wire \ALU_Unit|tmp[9]~54_combout ;
wire \ALU_Unit|tmp[9]~55_combout ;
wire \ALU_Unit|tmp[9]~58_combout ;
wire \ALU_Unit|tmp[9]~59_combout ;
wire \ALU_Unit|tmp[8]~50_combout ;
wire \ALU_Unit|tmp[8]~51_combout ;
wire \ALU_Unit|tmp[8]~48_combout ;
wire \ALU_Unit|tmp[8]~49_combout ;
wire \ALU_Unit|tmp[8]~52_combout ;
wire \ALU_Unit|tmp[8]~53_combout ;
wire \ALU_Unit|Add0~58 ;
wire \ALU_Unit|Add0~61 ;
wire \ALU_Unit|Add0~63_combout ;
wire \ALU_Unit|Add0~94_combout ;
wire \ALU_Unit|Add0~65_combout ;
wire \Connectors|Datapath[9]~23_combout ;
wire \Instruction_Reg|IR_temp[9]~9_combout ;
wire \Instruction_Reg|IR[9]~feeder_combout ;
wire \RegUnits|Decoder0~135_combout ;
wire \RegUnits|Mux10~2_combout ;
wire \RegUnits|Mux10~3_combout ;
wire \RegUnits|Mux10~0_combout ;
wire \RegUnits|Mux10~1_combout ;
wire \RegUnits|Mux10~4_combout ;
wire \AddrUnit|ADDR1_outt[5]~38_combout ;
wire \AddrUnit|Adder_out[5]~10_combout ;
wire \Connectors|Datapath[5]~14_combout ;
wire \ALU_Unit|Add0~51_combout ;
wire \ALU_Unit|Add0~90_combout ;
wire \ALU_Unit|Add0~53_combout ;
wire \Connectors|Datapath[5]~15_combout ;
wire \Instruction_Reg|IR_temp[5]~5_combout ;
wire \AddrUnit|ADDR2_outt[8]~8_combout ;
wire \AddrUnit|Adder_out[8]~16_combout ;
wire \S[8]~input_o ;
wire \Data[8]~input_o ;
wire \Memory_Data_Reg|MDR[8]~17_combout ;
wire \Memory_Data_Reg|MDR[8]~18_combout ;
wire \ALU_Unit|Add0~60_combout ;
wire \ALU_Unit|Add0~93_combout ;
wire \ALU_Unit|Add0~62_combout ;
wire \Connectors|Datapath[8]~20_combout ;
wire \Connectors|Datapath[8]~21_combout ;
wire \Instruction_Reg|IR_temp[8]~8_combout ;
wire \AddrUnit|ADDR2_outt[15]~11_combout ;
wire \AddrUnit|ADDR2_outt[15]~12_combout ;
wire \RegUnits|R6[11]~feeder_combout ;
wire \RegUnits|Mux4~0_combout ;
wire \RegUnits|Mux4~1_combout ;
wire \RegUnits|R2[11]~feeder_combout ;
wire \RegUnits|Mux4~2_combout ;
wire \RegUnits|Mux4~3_combout ;
wire \RegUnits|Mux4~4_combout ;
wire \AddrUnit|ADDR1_outt[11]~44_combout ;
wire \AddrUnit|Adder_out[9]~19 ;
wire \AddrUnit|Adder_out[10]~21 ;
wire \AddrUnit|Adder_out[11]~22_combout ;
wire \Connectors|Datapath[11]~26_combout ;
wire \ALU_Unit|tmp[11]~68_combout ;
wire \ALU_Unit|tmp[11]~69_combout ;
wire \ALU_Unit|tmp[11]~66_combout ;
wire \ALU_Unit|tmp[11]~67_combout ;
wire \ALU_Unit|tmp[11]~70_combout ;
wire \ALU_Unit|tmp[11]~71_combout ;
wire \ALU_Unit|tmp[10]~62_combout ;
wire \ALU_Unit|tmp[10]~63_combout ;
wire \RegUnits|R6[10]~feeder_combout ;
wire \ALU_Unit|tmp[10]~60_combout ;
wire \RegUnits|R5[10]~feeder_combout ;
wire \ALU_Unit|tmp[10]~61_combout ;
wire \ALU_Unit|tmp[10]~64_combout ;
wire \ALU_Unit|tmp[10]~65_combout ;
wire \ALU_Unit|Add0~64 ;
wire \ALU_Unit|Add0~67 ;
wire \ALU_Unit|Add0~69_combout ;
wire \ALU_Unit|Add0~96_combout ;
wire \ALU_Unit|Add0~71_combout ;
wire \Connectors|Datapath[11]~27_combout ;
wire \Instruction_Reg|IR_temp[11]~11_combout ;
wire \RegUnits|SR1_MUX[2]~2_combout ;
wire \RegUnits|Mux5~2_combout ;
wire \RegUnits|Mux5~3_combout ;
wire \RegUnits|Mux5~0_combout ;
wire \RegUnits|Mux5~1_combout ;
wire \RegUnits|Mux5~4_combout ;
wire \AddrUnit|ADDR1_outt[10]~43_combout ;
wire \AddrUnit|Adder_out[10]~20_combout ;
wire \S[10]~input_o ;
wire \Data[10]~input_o ;
wire \Memory_Data_Reg|MDR[10]~21_combout ;
wire \Memory_Data_Reg|MDR[10]~22_combout ;
wire \ALU_Unit|Add0~66_combout ;
wire \ALU_Unit|Add0~95_combout ;
wire \ALU_Unit|Add0~68_combout ;
wire \Connectors|Datapath[10]~24_combout ;
wire \Connectors|Datapath[10]~25_combout ;
wire \Instruction_Reg|IR_temp[10]~10_combout ;
wire \Memory_Addr_Reg|MAR_out[4]~0_combout ;
wire \memory_subsystem|Equal0~2_combout ;
wire \memory_subsystem|Equal0~0_combout ;
wire \Memory_Addr_Reg|MAR_out[13]~feeder_combout ;
wire \Memory_Addr_Reg|MAR_out[14]~feeder_combout ;
wire \Memory_Addr_Reg|MAR_out[12]~feeder_combout ;
wire \memory_subsystem|Equal0~3_combout ;
wire \memory_subsystem|Equal0~1_combout ;
wire \memory_subsystem|Equal0~4_combout ;
wire \Memory_Data_Reg|MDR[14]~29_combout ;
wire \Memory_Data_Reg|MDR[14]~30_combout ;
wire \RegUnits|R1[14]~feeder_combout ;
wire \ALU_Unit|tmp[14]~86_combout ;
wire \ALU_Unit|tmp[14]~87_combout ;
wire \RegUnits|R4[14]~feeder_combout ;
wire \ALU_Unit|tmp[14]~84_combout ;
wire \ALU_Unit|tmp[14]~85_combout ;
wire \ALU_Unit|tmp[14]~88_combout ;
wire \ALU_Unit|tmp[14]~89_combout ;
wire \RegUnits|Mux1~0_combout ;
wire \RegUnits|Mux1~1_combout ;
wire \RegUnits|Mux1~2_combout ;
wire \RegUnits|Mux1~3_combout ;
wire \RegUnits|Mux1~4_combout ;
wire \ALU_Unit|Add0~100_combout ;
wire \ALU_Unit|Add0~78_combout ;
wire \RegUnits|R4[13]~feeder_combout ;
wire \ALU_Unit|tmp[13]~78_combout ;
wire \ALU_Unit|tmp[13]~79_combout ;
wire \RegUnits|R1[13]~feeder_combout ;
wire \ALU_Unit|tmp[13]~80_combout ;
wire \ALU_Unit|tmp[13]~81_combout ;
wire \ALU_Unit|tmp[13]~82_combout ;
wire \ALU_Unit|tmp[13]~83_combout ;
wire \RegUnits|Mux2~0_combout ;
wire \RegUnits|Mux2~1_combout ;
wire \RegUnits|Mux2~2_combout ;
wire \RegUnits|Mux2~3_combout ;
wire \RegUnits|Mux2~4_combout ;
wire \RegUnits|R5[12]~feeder_combout ;
wire \RegUnits|R4[12]~feeder_combout ;
wire \RegUnits|R6[12]~feeder_combout ;
wire \RegUnits|Mux3~0_combout ;
wire \RegUnits|R7[12]~feeder_combout ;
wire \RegUnits|Mux3~1_combout ;
wire \RegUnits|R1[12]~feeder_combout ;
wire \RegUnits|Mux3~2_combout ;
wire \RegUnits|Mux3~3_combout ;
wire \RegUnits|Mux3~4_combout ;
wire \ALU_Unit|tmp[12]~72_combout ;
wire \ALU_Unit|tmp[12]~73_combout ;
wire \ALU_Unit|tmp[12]~74_combout ;
wire \ALU_Unit|tmp[12]~75_combout ;
wire \ALU_Unit|tmp[12]~76_combout ;
wire \ALU_Unit|tmp[12]~77_combout ;
wire \ALU_Unit|Add0~70 ;
wire \ALU_Unit|Add0~73 ;
wire \ALU_Unit|Add0~76 ;
wire \ALU_Unit|Add0~79_combout ;
wire \Connectors|Datapath[14]~32_combout ;
wire \AddrUnit|ADDR1_outt[14]~47_combout ;
wire \AddrUnit|ADDR1_outt[12]~45_combout ;
wire \AddrUnit|Adder_out[11]~23 ;
wire \AddrUnit|Adder_out[12]~25 ;
wire \AddrUnit|Adder_out[13]~27 ;
wire \AddrUnit|Adder_out[14]~28_combout ;
wire \Connectors|Datapath[14]~33_combout ;
wire \Connectors|Datapath[14]~34_combout ;
wire \Memory_Addr_Reg|MAR[14]~2_combout ;
wire \state_controller|Decoder0~6_combout ;
wire \state_controller|State~48_combout ;
wire \state_controller|State.S_04~q ;
wire \state_controller|State~41_combout ;
wire \state_controller|State.S_21~q ;
wire \AddrUnit|ADDR1_outt[13]~46_combout ;
wire \AddrUnit|Adder_out[13]~26_combout ;
wire \state_controller|Decoder0~8_combout ;
wire \state_controller|State~51_combout ;
wire \state_controller|State.S_12~q ;
wire \Program_Counter|PC_new[15]~18_combout ;
wire \Program_Counter|PC_new[15]~19_combout ;
wire \Program_Counter|PC_new[13]~45 ;
wire \Program_Counter|PC_new[14]~46_combout ;
wire \Program_Counter|PC_new[14]~47 ;
wire \Program_Counter|PC_new[15]~48_combout ;
wire \RegUnits|Mux0~0_combout ;
wire \RegUnits|Mux0~1_combout ;
wire \RegUnits|R3[15]~feeder_combout ;
wire \RegUnits|R2[15]~feeder_combout ;
wire \RegUnits|R1[15]~feeder_combout ;
wire \RegUnits|Mux0~2_combout ;
wire \RegUnits|Mux0~3_combout ;
wire \RegUnits|Mux0~4_combout ;
wire \AddrUnit|ADDR1_outt[15]~48_combout ;
wire \AddrUnit|Adder_out[14]~29 ;
wire \AddrUnit|Adder_out[15]~30_combout ;
wire \ALU_Unit|Add0~81_combout ;
wire \ALU_Unit|tmp[15]~90_combout ;
wire \ALU_Unit|tmp[15]~91_combout ;
wire \ALU_Unit|tmp[15]~92_combout ;
wire \ALU_Unit|tmp[15]~93_combout ;
wire \ALU_Unit|tmp[15]~94_combout ;
wire \ALU_Unit|tmp[15]~95_combout ;
wire \ALU_Unit|Add0~101_combout ;
wire \ALU_Unit|Add0~80 ;
wire \ALU_Unit|Add0~82_combout ;
wire \ALU_Unit|Add0~84_combout ;
wire \S[15]~input_o ;
wire \Data[15]~input_o ;
wire \Memory_Data_Reg|MDR[15]~31_combout ;
wire \Memory_Data_Reg|MDR[15]~32_combout ;
wire \Memory_Data_Reg|MDR[15]~33_combout ;
wire \Connectors|Datapath[15]~35_combout ;
wire \Connectors|Datapath[15]~36_combout ;
wire \Memory_Addr_Reg|MAR[15]~3_combout ;
wire \state_controller|WideOr0~0_combout ;
wire \state_controller|Selector2~2_combout ;
wire \Continue~input_o ;
wire \state_controller|Decoder0~0_combout ;
wire \state_controller|Selector0~0_combout ;
wire \state_controller|State.PauseIR1~q ;
wire \state_controller|State~31_combout ;
wire \state_controller|State.PauseIR2~q ;
wire \state_controller|Decoder0~7_combout ;
wire \state_controller|State~50_combout ;
wire \state_controller|State.S_00~q ;
wire \state_controller|Selector2~0_combout ;
wire \state_controller|Selector2~1_combout ;
wire \state_controller|WideOr25~0_combout ;
wire \state_controller|Selector2~3_combout ;
wire \state_controller|State.S_18~q ;
wire \state_controller|State~34_combout ;
wire \state_controller|State.S_33_1~q ;
wire \state_controller|State~32_combout ;
wire \state_controller|State.S_33_2~q ;
wire \state_controller|State~46_combout ;
wire \state_controller|State.S_35~q ;
wire \state_controller|State~49_combout ;
wire \state_controller|State.S_32~q ;
wire \ALU_Unit|Add0~99_combout ;
wire \ALU_Unit|Add0~75_combout ;
wire \ALU_Unit|Add0~74_combout ;
wire \ALU_Unit|Add0~77_combout ;
wire \ALU_Unit|Add0~97_combout ;
wire \ALU_Unit|Add0~72_combout ;
wire \ALU_Unit|Add0~98_combout ;
wire \ALU_Unit|Equal2~0_combout ;
wire \ALU_Unit|Equal2~1_combout ;
wire \ALU_Unit|Equal2~2_combout ;
wire \ALU_Unit|Equal2~3_combout ;
wire \ALU_Unit|P~2_combout ;
wire \ALU_Unit|P~q ;
wire \ALU_Unit|N~feeder_combout ;
wire \ALU_Unit|N~q ;
wire \ALU_Unit|Equal2~4_combout ;
wire \ALU_Unit|Z~q ;
wire \Codes|Add1~0_combout ;
wire \Codes|BEN~1_combout ;
wire \Codes|BEN~2_combout ;
wire \state_controller|State~40_combout ;
wire \state_controller|State.S_22~q ;
wire \AddrUnit|ADDR1_outt[0]~33_combout ;
wire \AddrUnit|ADDR1_outt[0]~32_combout ;
wire \AddrUnit|Adder_out[0]~0_combout ;
wire \Program_Counter|PC_new[0]~17 ;
wire \Program_Counter|PC_new[1]~20_combout ;
wire \Program_Counter|PC_new[1]~21 ;
wire \Program_Counter|PC_new[2]~22_combout ;
wire \Program_Counter|PC_new[2]~23 ;
wire \Program_Counter|PC_new[3]~24_combout ;
wire \Program_Counter|PC_new[3]~25 ;
wire \Program_Counter|PC_new[4]~26_combout ;
wire \Program_Counter|PC_new[4]~27 ;
wire \Program_Counter|PC_new[5]~28_combout ;
wire \Program_Counter|PC_new[5]~29 ;
wire \Program_Counter|PC_new[6]~30_combout ;
wire \Program_Counter|PC_new[6]~31 ;
wire \Program_Counter|PC_new[7]~32_combout ;
wire \Program_Counter|PC_new[7]~33 ;
wire \Program_Counter|PC_new[8]~34_combout ;
wire \Program_Counter|PC_new[8]~35 ;
wire \Program_Counter|PC_new[9]~36_combout ;
wire \Program_Counter|PC_new[9]~37 ;
wire \Program_Counter|PC_new[10]~38_combout ;
wire \Program_Counter|PC_new[10]~39 ;
wire \Program_Counter|PC_new[11]~40_combout ;
wire \Program_Counter|PC_new[11]~41 ;
wire \Program_Counter|PC_new[12]~42_combout ;
wire \AddrUnit|Adder_out[12]~24_combout ;
wire \S[12]~input_o ;
wire \Data[12]~input_o ;
wire \Memory_Data_Reg|MDR[12]~25_combout ;
wire \Memory_Data_Reg|MDR[12]~26_combout ;
wire \Connectors|Datapath[12]~28_combout ;
wire \Connectors|Datapath[12]~29_combout ;
wire \Memory_Addr_Reg|MAR[12]~0_combout ;
wire \state_controller|Decoder0~2_combout ;
wire \state_controller|State~39_combout ;
wire \state_controller|State.S_07~feeder_combout ;
wire \state_controller|State.S_07~q ;
wire \state_controller|WideOr24~combout ;
wire \Connectors|Datapath[4]~2_combout ;
wire \Connectors|Datapath[4]~3_combout ;
wire \S[13]~input_o ;
wire \Data[13]~input_o ;
wire \Memory_Data_Reg|MDR[13]~27_combout ;
wire \Memory_Data_Reg|MDR[13]~28_combout ;
wire \Connectors|Datapath[13]~30_combout ;
wire \Connectors|Datapath[13]~31_combout ;
wire \Memory_Addr_Reg|MAR[13]~1_combout ;
wire \state_controller|Decoder0~1_combout ;
wire \state_controller|State~38_combout ;
wire \state_controller|State.S_06~q ;
wire \state_controller|State~35_combout ;
wire \state_controller|State.S_25_1~q ;
wire \state_controller|State~33_combout ;
wire \state_controller|State.S_25_2~q ;
wire \state_controller|WideOr21~0_combout ;
wire \S[0]~input_o ;
wire \Data[0]~input_o ;
wire \Memory_Data_Reg|MDR[0]~1_combout ;
wire \Memory_Data_Reg|MDR[0]~2_combout ;
wire \tr0|Data_write_buffer[0]~feeder_combout ;
wire \state_controller|Mem_WE~0_combout ;
wire \tr0|Data_write_buffer[1]~feeder_combout ;
wire \tr0|Data_write_buffer[2]~feeder_combout ;
wire \tr0|Data_write_buffer[3]~feeder_combout ;
wire \tr0|Data_write_buffer[4]~feeder_combout ;
wire \tr0|Data_write_buffer[5]~feeder_combout ;
wire \tr0|Data_write_buffer[6]~feeder_combout ;
wire \tr0|Data_write_buffer[7]~feeder_combout ;
wire \tr0|Data_write_buffer[8]~feeder_combout ;
wire \tr0|Data_write_buffer[10]~feeder_combout ;
wire \tr0|Data_write_buffer[11]~feeder_combout ;
wire \tr0|Data_write_buffer[12]~feeder_combout ;
wire \tr0|Data_write_buffer[13]~feeder_combout ;
wire \tr0|Data_write_buffer[15]~feeder_combout ;
wire \LEDs|LED[0]~0_combout ;
wire \LEDs|LED[1]~1_combout ;
wire \LEDs|LED[2]~2_combout ;
wire \LEDs|LED[3]~3_combout ;
wire \LEDs|LED[4]~4_combout ;
wire \LEDs|LED[5]~5_combout ;
wire \LEDs|LED[6]~6_combout ;
wire \LEDs|LED[7]~7_combout ;
wire \LEDs|LED[8]~8_combout ;
wire \LEDs|LED[9]~9_combout ;
wire \LEDs|LED[10]~10_combout ;
wire \LEDs|LED[11]~11_combout ;
wire \memory_subsystem|hex_data~2_combout ;
wire \memory_subsystem|hex_data[10]~1_combout ;
wire \memory_subsystem|hex_data~3_combout ;
wire \memory_subsystem|hex_data~4_combout ;
wire \memory_subsystem|hex_data~0_combout ;
wire \hex_driver0|WideOr6~0_combout ;
wire \hex_driver0|WideOr5~0_combout ;
wire \hex_driver0|WideOr4~0_combout ;
wire \hex_driver0|WideOr3~0_combout ;
wire \hex_driver0|WideOr2~0_combout ;
wire \hex_driver0|WideOr1~0_combout ;
wire \hex_driver0|WideOr0~0_combout ;
wire \memory_subsystem|hex_data~8_combout ;
wire \memory_subsystem|hex_data~5_combout ;
wire \memory_subsystem|hex_data~7_combout ;
wire \memory_subsystem|hex_data~6_combout ;
wire \hex_driver1|WideOr6~0_combout ;
wire \hex_driver1|WideOr5~0_combout ;
wire \hex_driver1|WideOr4~0_combout ;
wire \hex_driver1|WideOr3~0_combout ;
wire \hex_driver1|WideOr2~0_combout ;
wire \hex_driver1|WideOr1~0_combout ;
wire \hex_driver1|WideOr0~0_combout ;
wire \memory_subsystem|hex_data~11_combout ;
wire \memory_subsystem|hex_data~10_combout ;
wire \memory_subsystem|hex_data~12_combout ;
wire \memory_subsystem|hex_data~9_combout ;
wire \hex_driver2|WideOr6~0_combout ;
wire \hex_driver2|WideOr5~0_combout ;
wire \hex_driver2|WideOr4~0_combout ;
wire \hex_driver2|WideOr3~0_combout ;
wire \hex_driver2|WideOr2~0_combout ;
wire \hex_driver2|WideOr1~0_combout ;
wire \hex_driver2|WideOr0~0_combout ;
wire \memory_subsystem|hex_data~16_combout ;
wire \memory_subsystem|hex_data~14_combout ;
wire \memory_subsystem|hex_data~15_combout ;
wire \memory_subsystem|hex_data~13_combout ;
wire \hex_driver3|WideOr6~0_combout ;
wire \hex_driver3|WideOr5~0_combout ;
wire \hex_driver3|WideOr4~0_combout ;
wire \hex_driver3|WideOr3~0_combout ;
wire \hex_driver3|WideOr2~0_combout ;
wire \hex_driver3|WideOr1~0_combout ;
wire \hex_driver3|WideOr0~0_combout ;
wire [15:0] \Program_Counter|PC_new ;
wire [15:0] \RegUnits|R7 ;
wire [15:0] \Instruction_Reg|IR ;
wire [15:0] \RegUnits|R6 ;
wire [15:0] \memory_subsystem|hex_data ;
wire [15:0] \Memory_Addr_Reg|MAR_out ;
wire [15:0] \RegUnits|R5 ;
wire [15:0] \RegUnits|R4 ;
wire [15:0] \RegUnits|R2 ;
wire [15:0] \RegUnits|R1 ;
wire [15:0] \RegUnits|R0 ;
wire [15:0] \RegUnits|R3 ;
wire [15:0] \ALU_Unit|data|data_out ;
wire [15:0] \Memory_Data_Reg|MDR_out ;
wire [15:0] \tr0|Data_read_buffer ;
wire [15:0] \tr0|Data_write_buffer ;


// Location: IOOBUF_X5_Y0_N9
cycloneive_io_obuf \Data[0]~output (
	.i(\tr0|Data_write_buffer [0]),
	.oe(\state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[0]~output .bus_hold = "false";
defparam \Data[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N2
cycloneive_io_obuf \Data[1]~output (
	.i(\tr0|Data_write_buffer [1]),
	.oe(\state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[1]~output .bus_hold = "false";
defparam \Data[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N23
cycloneive_io_obuf \Data[2]~output (
	.i(\tr0|Data_write_buffer [2]),
	.oe(\state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[2]~output .bus_hold = "false";
defparam \Data[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N16
cycloneive_io_obuf \Data[3]~output (
	.i(\tr0|Data_write_buffer [3]),
	.oe(\state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[3]~output .bus_hold = "false";
defparam \Data[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N16
cycloneive_io_obuf \Data[4]~output (
	.i(\tr0|Data_write_buffer [4]),
	.oe(\state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[4]~output .bus_hold = "false";
defparam \Data[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N23
cycloneive_io_obuf \Data[5]~output (
	.i(\tr0|Data_write_buffer [5]),
	.oe(\state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[5]~output .bus_hold = "false";
defparam \Data[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N16
cycloneive_io_obuf \Data[6]~output (
	.i(\tr0|Data_write_buffer [6]),
	.oe(\state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[6]~output .bus_hold = "false";
defparam \Data[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N9
cycloneive_io_obuf \Data[7]~output (
	.i(\tr0|Data_write_buffer [7]),
	.oe(\state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[7]~output .bus_hold = "false";
defparam \Data[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N16
cycloneive_io_obuf \Data[8]~output (
	.i(\tr0|Data_write_buffer [8]),
	.oe(\state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[8]~output .bus_hold = "false";
defparam \Data[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N23
cycloneive_io_obuf \Data[9]~output (
	.i(\tr0|Data_write_buffer [9]),
	.oe(\state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[9]~output .bus_hold = "false";
defparam \Data[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y17_N16
cycloneive_io_obuf \Data[10]~output (
	.i(\tr0|Data_write_buffer [10]),
	.oe(\state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[10]~output .bus_hold = "false";
defparam \Data[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N16
cycloneive_io_obuf \Data[11]~output (
	.i(\tr0|Data_write_buffer [11]),
	.oe(\state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[11]~output .bus_hold = "false";
defparam \Data[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N9
cycloneive_io_obuf \Data[12]~output (
	.i(\tr0|Data_write_buffer [12]),
	.oe(\state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[12]~output .bus_hold = "false";
defparam \Data[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N23
cycloneive_io_obuf \Data[13]~output (
	.i(\tr0|Data_write_buffer [13]),
	.oe(\state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[13]~output .bus_hold = "false";
defparam \Data[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N23
cycloneive_io_obuf \Data[14]~output (
	.i(\tr0|Data_write_buffer [14]),
	.oe(\state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[14]~output .bus_hold = "false";
defparam \Data[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N16
cycloneive_io_obuf \Data[15]~output (
	.i(\tr0|Data_write_buffer [15]),
	.oe(\state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[15]~output .bus_hold = "false";
defparam \Data[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \LED[0]~output (
	.i(\LEDs|LED[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[0]~output .bus_hold = "false";
defparam \LED[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N2
cycloneive_io_obuf \LED[1]~output (
	.i(\LEDs|LED[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[1]~output .bus_hold = "false";
defparam \LED[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N9
cycloneive_io_obuf \LED[2]~output (
	.i(\LEDs|LED[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[2]~output .bus_hold = "false";
defparam \LED[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N16
cycloneive_io_obuf \LED[3]~output (
	.i(\LEDs|LED[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[3]~output .bus_hold = "false";
defparam \LED[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N16
cycloneive_io_obuf \LED[4]~output (
	.i(\LEDs|LED[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[4]~output .bus_hold = "false";
defparam \LED[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N9
cycloneive_io_obuf \LED[5]~output (
	.i(\LEDs|LED[5]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[5]~output .bus_hold = "false";
defparam \LED[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \LED[6]~output (
	.i(\LEDs|LED[6]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[6]~output .bus_hold = "false";
defparam \LED[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N2
cycloneive_io_obuf \LED[7]~output (
	.i(\LEDs|LED[7]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[7]~output .bus_hold = "false";
defparam \LED[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N2
cycloneive_io_obuf \LED[8]~output (
	.i(\LEDs|LED[8]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[8]~output .bus_hold = "false";
defparam \LED[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N23
cycloneive_io_obuf \LED[9]~output (
	.i(\LEDs|LED[9]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[9]~output .bus_hold = "false";
defparam \LED[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \LED[10]~output (
	.i(\LEDs|LED[10]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[10]~output .bus_hold = "false";
defparam \LED[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \LED[11]~output (
	.i(\LEDs|LED[11]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[11]~output .bus_hold = "false";
defparam \LED[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \HEX0[0]~output (
	.i(\hex_driver0|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N23
cycloneive_io_obuf \HEX0[1]~output (
	.i(\hex_driver0|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \HEX0[2]~output (
	.i(\hex_driver0|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N2
cycloneive_io_obuf \HEX0[3]~output (
	.i(\hex_driver0|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y54_N16
cycloneive_io_obuf \HEX0[4]~output (
	.i(\hex_driver0|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y67_N16
cycloneive_io_obuf \HEX0[5]~output (
	.i(\hex_driver0|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N2
cycloneive_io_obuf \HEX0[6]~output (
	.i(!\hex_driver0|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N2
cycloneive_io_obuf \HEX1[0]~output (
	.i(\hex_driver1|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N9
cycloneive_io_obuf \HEX1[1]~output (
	.i(\hex_driver1|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N23
cycloneive_io_obuf \HEX1[2]~output (
	.i(\hex_driver1|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N2
cycloneive_io_obuf \HEX1[3]~output (
	.i(\hex_driver1|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N9
cycloneive_io_obuf \HEX1[4]~output (
	.i(\hex_driver1|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N2
cycloneive_io_obuf \HEX1[5]~output (
	.i(\hex_driver1|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N9
cycloneive_io_obuf \HEX1[6]~output (
	.i(!\hex_driver1|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N9
cycloneive_io_obuf \HEX2[0]~output (
	.i(\hex_driver2|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y16_N2
cycloneive_io_obuf \HEX2[1]~output (
	.i(\hex_driver2|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N9
cycloneive_io_obuf \HEX2[2]~output (
	.i(\hex_driver2|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N2
cycloneive_io_obuf \HEX2[3]~output (
	.i(\hex_driver2|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y18_N2
cycloneive_io_obuf \HEX2[4]~output (
	.i(\hex_driver2|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N2
cycloneive_io_obuf \HEX2[5]~output (
	.i(\hex_driver2|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y21_N16
cycloneive_io_obuf \HEX2[6]~output (
	.i(!\hex_driver2|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N16
cycloneive_io_obuf \HEX3[0]~output (
	.i(\hex_driver3|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N2
cycloneive_io_obuf \HEX3[1]~output (
	.i(\hex_driver3|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N2
cycloneive_io_obuf \HEX3[2]~output (
	.i(\hex_driver3|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N2
cycloneive_io_obuf \HEX3[3]~output (
	.i(\hex_driver3|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N23
cycloneive_io_obuf \HEX3[4]~output (
	.i(\hex_driver3|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N9
cycloneive_io_obuf \HEX3[5]~output (
	.i(\hex_driver3|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N2
cycloneive_io_obuf \HEX3[6]~output (
	.i(!\hex_driver3|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N16
cycloneive_io_obuf \CE~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CE~output_o ),
	.obar());
// synopsys translate_off
defparam \CE~output .bus_hold = "false";
defparam \CE~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N2
cycloneive_io_obuf \UB~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\UB~output_o ),
	.obar());
// synopsys translate_off
defparam \UB~output .bus_hold = "false";
defparam \UB~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N9
cycloneive_io_obuf \LB~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LB~output_o ),
	.obar());
// synopsys translate_off
defparam \LB~output .bus_hold = "false";
defparam \LB~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N23
cycloneive_io_obuf \OE~output (
	.i(!\state_controller|WideOr21~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OE~output_o ),
	.obar());
// synopsys translate_off
defparam \OE~output .bus_hold = "false";
defparam \OE~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N23
cycloneive_io_obuf \WE~output (
	.i(!\state_controller|Mem_WE~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WE~output_o ),
	.obar());
// synopsys translate_off
defparam \WE~output .bus_hold = "false";
defparam \WE~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneive_io_obuf \ADDR[0]~output (
	.i(\Memory_Addr_Reg|MAR_out [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[0]~output .bus_hold = "false";
defparam \ADDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N2
cycloneive_io_obuf \ADDR[1]~output (
	.i(\Memory_Addr_Reg|MAR_out [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[1]~output .bus_hold = "false";
defparam \ADDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N16
cycloneive_io_obuf \ADDR[2]~output (
	.i(\Memory_Addr_Reg|MAR_out [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[2]~output .bus_hold = "false";
defparam \ADDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N2
cycloneive_io_obuf \ADDR[3]~output (
	.i(\Memory_Addr_Reg|MAR_out [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[3]~output .bus_hold = "false";
defparam \ADDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N9
cycloneive_io_obuf \ADDR[4]~output (
	.i(\Memory_Addr_Reg|MAR_out [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[4]~output .bus_hold = "false";
defparam \ADDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N16
cycloneive_io_obuf \ADDR[5]~output (
	.i(\Memory_Addr_Reg|MAR_out [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[5]~output .bus_hold = "false";
defparam \ADDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N23
cycloneive_io_obuf \ADDR[6]~output (
	.i(\Memory_Addr_Reg|MAR_out [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[6]~output .bus_hold = "false";
defparam \ADDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N16
cycloneive_io_obuf \ADDR[7]~output (
	.i(\Memory_Addr_Reg|MAR_out [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[7]~output .bus_hold = "false";
defparam \ADDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N16
cycloneive_io_obuf \ADDR[8]~output (
	.i(\Memory_Addr_Reg|MAR_out [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[8]~output .bus_hold = "false";
defparam \ADDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y31_N16
cycloneive_io_obuf \ADDR[9]~output (
	.i(\Memory_Addr_Reg|MAR_out [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[9]~output .bus_hold = "false";
defparam \ADDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N2
cycloneive_io_obuf \ADDR[10]~output (
	.i(\Memory_Addr_Reg|MAR_out [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[10]~output .bus_hold = "false";
defparam \ADDR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N16
cycloneive_io_obuf \ADDR[11]~output (
	.i(\Memory_Addr_Reg|MAR_out [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[11]~output .bus_hold = "false";
defparam \ADDR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N23
cycloneive_io_obuf \ADDR[12]~output (
	.i(\Memory_Addr_Reg|MAR_out [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[12]~output .bus_hold = "false";
defparam \ADDR[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N23
cycloneive_io_obuf \ADDR[13]~output (
	.i(\Memory_Addr_Reg|MAR_out [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[13]~output .bus_hold = "false";
defparam \ADDR[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N2
cycloneive_io_obuf \ADDR[14]~output (
	.i(\Memory_Addr_Reg|MAR_out [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[14]~output .bus_hold = "false";
defparam \ADDR[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N9
cycloneive_io_obuf \ADDR[15]~output (
	.i(\Memory_Addr_Reg|MAR_out [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[15]~output .bus_hold = "false";
defparam \ADDR[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N9
cycloneive_io_obuf \ADDR[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[16]~output .bus_hold = "false";
defparam \ADDR[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N9
cycloneive_io_obuf \ADDR[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[17]~output .bus_hold = "false";
defparam \ADDR[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cycloneive_io_obuf \ADDR[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[18]~output .bus_hold = "false";
defparam \ADDR[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N16
cycloneive_io_obuf \ADDR[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[19]~output .bus_hold = "false";
defparam \ADDR[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \Clk~input (
	.i(Clk),
	.ibar(gnd),
	.o(\Clk~input_o ));
// synopsys translate_off
defparam \Clk~input .bus_hold = "false";
defparam \Clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \Clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \Clk~inputclkctrl .clock_type = "global clock";
defparam \Clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \Reset~input (
	.i(Reset),
	.ibar(gnd),
	.o(\Reset~input_o ));
// synopsys translate_off
defparam \Reset~input .bus_hold = "false";
defparam \Reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X81_Y30_N0
cycloneive_lcell_comb \Program_Counter|PC_new[0]~16 (
// Equation(s):
// \Program_Counter|PC_new[0]~16_combout  = \Program_Counter|PC_new [0] $ (VCC)
// \Program_Counter|PC_new[0]~17  = CARRY(\Program_Counter|PC_new [0])

	.dataa(gnd),
	.datab(\Program_Counter|PC_new [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Program_Counter|PC_new[0]~16_combout ),
	.cout(\Program_Counter|PC_new[0]~17 ));
// synopsys translate_off
defparam \Program_Counter|PC_new[0]~16 .lut_mask = 16'h33CC;
defparam \Program_Counter|PC_new[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y35_N22
cycloneive_io_ibuf \Run~input (
	.i(Run),
	.ibar(gnd),
	.o(\Run~input_o ));
// synopsys translate_off
defparam \Run~input .bus_hold = "false";
defparam \Run~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X85_Y29_N20
cycloneive_lcell_comb \state_controller|State~52 (
// Equation(s):
// \state_controller|State~52_combout  = (\Reset~input_o  & ((\state_controller|State.Halted~q ) # (!\Run~input_o )))

	.dataa(\Run~input_o ),
	.datab(\Reset~input_o ),
	.datac(\state_controller|State.Halted~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\state_controller|State~52_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|State~52 .lut_mask = 16'hC4C4;
defparam \state_controller|State~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y29_N21
dffeas \state_controller|State.Halted (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\state_controller|State~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_controller|State.Halted~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_controller|State.Halted .is_wysiwyg = "true";
defparam \state_controller|State.Halted .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y30_N24
cycloneive_lcell_comb \Program_Counter|PC_new[12]~42 (
// Equation(s):
// \Program_Counter|PC_new[12]~42_combout  = (\Program_Counter|PC_new [12] & (\Program_Counter|PC_new[11]~41  $ (GND))) # (!\Program_Counter|PC_new [12] & (!\Program_Counter|PC_new[11]~41  & VCC))
// \Program_Counter|PC_new[12]~43  = CARRY((\Program_Counter|PC_new [12] & !\Program_Counter|PC_new[11]~41 ))

	.dataa(gnd),
	.datab(\Program_Counter|PC_new [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Program_Counter|PC_new[11]~41 ),
	.combout(\Program_Counter|PC_new[12]~42_combout ),
	.cout(\Program_Counter|PC_new[12]~43 ));
// synopsys translate_off
defparam \Program_Counter|PC_new[12]~42 .lut_mask = 16'hC30C;
defparam \Program_Counter|PC_new[12]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X81_Y30_N26
cycloneive_lcell_comb \Program_Counter|PC_new[13]~44 (
// Equation(s):
// \Program_Counter|PC_new[13]~44_combout  = (\Program_Counter|PC_new [13] & (!\Program_Counter|PC_new[12]~43 )) # (!\Program_Counter|PC_new [13] & ((\Program_Counter|PC_new[12]~43 ) # (GND)))
// \Program_Counter|PC_new[13]~45  = CARRY((!\Program_Counter|PC_new[12]~43 ) # (!\Program_Counter|PC_new [13]))

	.dataa(\Program_Counter|PC_new [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Program_Counter|PC_new[12]~43 ),
	.combout(\Program_Counter|PC_new[13]~44_combout ),
	.cout(\Program_Counter|PC_new[13]~45 ));
// synopsys translate_off
defparam \Program_Counter|PC_new[13]~44 .lut_mask = 16'h5A5F;
defparam \Program_Counter|PC_new[13]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N8
cycloneive_io_ibuf \S[14]~input (
	.i(S[14]),
	.ibar(gnd),
	.o(\S[14]~input_o ));
// synopsys translate_off
defparam \S[14]~input .bus_hold = "false";
defparam \S[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X84_Y32_N22
cycloneive_lcell_comb \state_controller|State~42 (
// Equation(s):
// \state_controller|State~42_combout  = (\state_controller|State.S_07~q  & \Reset~input_o )

	.dataa(\state_controller|State.S_07~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\state_controller|State~42_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|State~42 .lut_mask = 16'hAA00;
defparam \state_controller|State~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y32_N23
dffeas \state_controller|State.S_23 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\state_controller|State~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_controller|State.S_23~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_controller|State.S_23 .is_wysiwyg = "true";
defparam \state_controller|State.S_23 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y31_N20
cycloneive_lcell_comb \state_controller|State~36 (
// Equation(s):
// \state_controller|State~36_combout  = (\Reset~input_o  & \state_controller|State.S_23~q )

	.dataa(gnd),
	.datab(\Reset~input_o ),
	.datac(\state_controller|State.S_23~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\state_controller|State~36_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|State~36 .lut_mask = 16'hC0C0;
defparam \state_controller|State~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y31_N21
dffeas \state_controller|State.S_16_1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\state_controller|State~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_controller|State.S_16_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_controller|State.S_16_1 .is_wysiwyg = "true";
defparam \state_controller|State.S_16_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y31_N10
cycloneive_lcell_comb \state_controller|State~37 (
// Equation(s):
// \state_controller|State~37_combout  = (\state_controller|State.S_16_1~q  & \Reset~input_o )

	.dataa(gnd),
	.datab(\state_controller|State.S_16_1~q ),
	.datac(\Reset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\state_controller|State~37_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|State~37 .lut_mask = 16'hC0C0;
defparam \state_controller|State~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y31_N11
dffeas \state_controller|State.S_16_2 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\state_controller|State~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_controller|State.S_16_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_controller|State.S_16_2 .is_wysiwyg = "true";
defparam \state_controller|State.S_16_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y28_N26
cycloneive_lcell_comb \Memory_Data_Reg|MDR[0]~0 (
// Equation(s):
// \Memory_Data_Reg|MDR[0]~0_combout  = (\Reset~input_o  & (!\state_controller|State.S_16_2~q  & (!\state_controller|State.S_16_1~q  & \state_controller|WideOr21~0_combout )))

	.dataa(\Reset~input_o ),
	.datab(\state_controller|State.S_16_2~q ),
	.datac(\state_controller|State.S_16_1~q ),
	.datad(\state_controller|WideOr21~0_combout ),
	.cin(gnd),
	.combout(\Memory_Data_Reg|MDR[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Memory_Data_Reg|MDR[0]~0 .lut_mask = 16'h0200;
defparam \Memory_Data_Reg|MDR[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N22
cycloneive_io_ibuf \Data[14]~input (
	.i(Data[14]),
	.ibar(gnd),
	.o(\Data[14]~input_o ));
// synopsys translate_off
defparam \Data[14]~input .bus_hold = "false";
defparam \Data[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X83_Y17_N5
dffeas \tr0|Data_read_buffer[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|Data_read_buffer [14]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|Data_read_buffer[14] .is_wysiwyg = "true";
defparam \tr0|Data_read_buffer[14] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y5_N15
cycloneive_io_ibuf \S[11]~input (
	.i(S[11]),
	.ibar(gnd),
	.o(\S[11]~input_o ));
// synopsys translate_off
defparam \S[11]~input .bus_hold = "false";
defparam \S[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N15
cycloneive_io_ibuf \Data[11]~input (
	.i(Data[11]),
	.ibar(gnd),
	.o(\Data[11]~input_o ));
// synopsys translate_off
defparam \Data[11]~input .bus_hold = "false";
defparam \Data[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X83_Y17_N19
dffeas \tr0|Data_read_buffer[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|Data_read_buffer [11]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|Data_read_buffer[11] .is_wysiwyg = "true";
defparam \tr0|Data_read_buffer[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y17_N18
cycloneive_lcell_comb \Memory_Data_Reg|MDR[11]~23 (
// Equation(s):
// \Memory_Data_Reg|MDR[11]~23_combout  = (\Memory_Data_Reg|MDR[0]~0_combout  & ((\memory_subsystem|Equal0~4_combout  & (\S[11]~input_o )) # (!\memory_subsystem|Equal0~4_combout  & ((\tr0|Data_read_buffer [11])))))

	.dataa(\Memory_Data_Reg|MDR[0]~0_combout ),
	.datab(\S[11]~input_o ),
	.datac(\tr0|Data_read_buffer [11]),
	.datad(\memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\Memory_Data_Reg|MDR[11]~23_combout ),
	.cout());
// synopsys translate_off
defparam \Memory_Data_Reg|MDR[11]~23 .lut_mask = 16'h88A0;
defparam \Memory_Data_Reg|MDR[11]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y28_N26
cycloneive_lcell_comb \Memory_Data_Reg|MDR[11]~24 (
// Equation(s):
// \Memory_Data_Reg|MDR[11]~24_combout  = (\Memory_Data_Reg|MDR[11]~23_combout ) # ((\Reset~input_o  & (!\state_controller|WideOr21~0_combout  & \Connectors|Datapath[11]~27_combout )))

	.dataa(\Reset~input_o ),
	.datab(\Memory_Data_Reg|MDR[11]~23_combout ),
	.datac(\state_controller|WideOr21~0_combout ),
	.datad(\Connectors|Datapath[11]~27_combout ),
	.cin(gnd),
	.combout(\Memory_Data_Reg|MDR[11]~24_combout ),
	.cout());
// synopsys translate_off
defparam \Memory_Data_Reg|MDR[11]~24 .lut_mask = 16'hCECC;
defparam \Memory_Data_Reg|MDR[11]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y35_N12
cycloneive_lcell_comb \Memory_Data_Reg|MDR_out[12]~0 (
// Equation(s):
// \Memory_Data_Reg|MDR_out[12]~0_combout  = (\state_controller|State.S_25_2~q ) # ((\state_controller|State.S_23~q ) # ((\state_controller|State.S_33_2~q ) # (!\Reset~input_o )))

	.dataa(\state_controller|State.S_25_2~q ),
	.datab(\state_controller|State.S_23~q ),
	.datac(\Reset~input_o ),
	.datad(\state_controller|State.S_33_2~q ),
	.cin(gnd),
	.combout(\Memory_Data_Reg|MDR_out[12]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Memory_Data_Reg|MDR_out[12]~0 .lut_mask = 16'hFFEF;
defparam \Memory_Data_Reg|MDR_out[12]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y28_N27
dffeas \Memory_Data_Reg|MDR_out[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Memory_Data_Reg|MDR[11]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Memory_Data_Reg|MDR_out[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Memory_Data_Reg|MDR_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Memory_Data_Reg|MDR_out[11] .is_wysiwyg = "true";
defparam \Memory_Data_Reg|MDR_out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y33_N14
cycloneive_lcell_comb \state_controller|Decoder0~4 (
// Equation(s):
// \state_controller|Decoder0~4_combout  = (!\Instruction_Reg|IR [13] & (\Instruction_Reg|IR [12] & (!\Instruction_Reg|IR [14] & \Instruction_Reg|IR [15])))

	.dataa(\Instruction_Reg|IR [13]),
	.datab(\Instruction_Reg|IR [12]),
	.datac(\Instruction_Reg|IR [14]),
	.datad(\Instruction_Reg|IR [15]),
	.cin(gnd),
	.combout(\state_controller|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|Decoder0~4 .lut_mask = 16'h0400;
defparam \state_controller|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y35_N0
cycloneive_lcell_comb \state_controller|State~44 (
// Equation(s):
// \state_controller|State~44_combout  = (\state_controller|State.S_32~q  & (\Reset~input_o  & \state_controller|Decoder0~4_combout ))

	.dataa(\state_controller|State.S_32~q ),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\state_controller|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\state_controller|State~44_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|State~44 .lut_mask = 16'hA000;
defparam \state_controller|State~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y35_N1
dffeas \state_controller|State.S_09 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\state_controller|State~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_controller|State.S_09~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_controller|State.S_09 .is_wysiwyg = "true";
defparam \state_controller|State.S_09 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y29_N2
cycloneive_lcell_comb \state_controller|Decoder0~3 (
// Equation(s):
// \state_controller|Decoder0~3_combout  = (\Instruction_Reg|IR [12] & (!\Instruction_Reg|IR [15] & (!\Instruction_Reg|IR [13] & \Instruction_Reg|IR [14])))

	.dataa(\Instruction_Reg|IR [12]),
	.datab(\Instruction_Reg|IR [15]),
	.datac(\Instruction_Reg|IR [13]),
	.datad(\Instruction_Reg|IR [14]),
	.cin(gnd),
	.combout(\state_controller|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|Decoder0~3 .lut_mask = 16'h0200;
defparam \state_controller|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y31_N0
cycloneive_lcell_comb \state_controller|State~43 (
// Equation(s):
// \state_controller|State~43_combout  = (\state_controller|Decoder0~3_combout  & (\Reset~input_o  & \state_controller|State.S_32~q ))

	.dataa(gnd),
	.datab(\state_controller|Decoder0~3_combout ),
	.datac(\Reset~input_o ),
	.datad(\state_controller|State.S_32~q ),
	.cin(gnd),
	.combout(\state_controller|State~43_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|State~43 .lut_mask = 16'hC000;
defparam \state_controller|State~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y31_N1
dffeas \state_controller|State.S_05_1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\state_controller|State~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_controller|State.S_05_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_controller|State.S_05_1 .is_wysiwyg = "true";
defparam \state_controller|State.S_05_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y35_N6
cycloneive_lcell_comb \ALU_Unit|Add0~34 (
// Equation(s):
// \ALU_Unit|Add0~34_combout  = (!\state_controller|State.S_09~q  & !\state_controller|State.S_05_1~q )

	.dataa(gnd),
	.datab(\state_controller|State.S_09~q ),
	.datac(\state_controller|State.S_05_1~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALU_Unit|Add0~34_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|Add0~34 .lut_mask = 16'h0303;
defparam \ALU_Unit|Add0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y33_N16
cycloneive_lcell_comb \state_controller|Decoder0~5 (
// Equation(s):
// \state_controller|Decoder0~5_combout  = (!\Instruction_Reg|IR [13] & (\Instruction_Reg|IR [12] & (!\Instruction_Reg|IR [14] & !\Instruction_Reg|IR [15])))

	.dataa(\Instruction_Reg|IR [13]),
	.datab(\Instruction_Reg|IR [12]),
	.datac(\Instruction_Reg|IR [14]),
	.datad(\Instruction_Reg|IR [15]),
	.cin(gnd),
	.combout(\state_controller|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|Decoder0~5 .lut_mask = 16'h0004;
defparam \state_controller|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y35_N28
cycloneive_lcell_comb \state_controller|State~45 (
// Equation(s):
// \state_controller|State~45_combout  = (\state_controller|Decoder0~5_combout  & (\Reset~input_o  & \state_controller|State.S_32~q ))

	.dataa(\state_controller|Decoder0~5_combout ),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\state_controller|State.S_32~q ),
	.cin(gnd),
	.combout(\state_controller|State~45_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|State~45 .lut_mask = 16'hA000;
defparam \state_controller|State~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y35_N29
dffeas \state_controller|State.S_01 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\state_controller|State~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_controller|State.S_01~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_controller|State.S_01 .is_wysiwyg = "true";
defparam \state_controller|State.S_01 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y35_N4
cycloneive_lcell_comb \state_controller|State~47 (
// Equation(s):
// \state_controller|State~47_combout  = (\state_controller|State.S_25_2~q  & \Reset~input_o )

	.dataa(gnd),
	.datab(\state_controller|State.S_25_2~q ),
	.datac(\Reset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\state_controller|State~47_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|State~47 .lut_mask = 16'hC0C0;
defparam \state_controller|State~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y35_N5
dffeas \state_controller|State.S_27 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\state_controller|State~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_controller|State.S_27~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_controller|State.S_27 .is_wysiwyg = "true";
defparam \state_controller|State.S_27 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y35_N18
cycloneive_lcell_comb \Connectors|Datapath[4]~0 (
// Equation(s):
// \Connectors|Datapath[4]~0_combout  = (\ALU_Unit|Add0~34_combout  & (!\state_controller|State.S_01~q  & (!\state_controller|State.S_27~q  & !\state_controller|State.S_35~q )))

	.dataa(\ALU_Unit|Add0~34_combout ),
	.datab(\state_controller|State.S_01~q ),
	.datac(\state_controller|State.S_27~q ),
	.datad(\state_controller|State.S_35~q ),
	.cin(gnd),
	.combout(\Connectors|Datapath[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Connectors|Datapath[4]~0 .lut_mask = 16'h0002;
defparam \Connectors|Datapath[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y35_N20
cycloneive_lcell_comb \Connectors|Datapath[4]~1 (
// Equation(s):
// \Connectors|Datapath[4]~1_combout  = (\Connectors|Datapath[4]~0_combout  & (\state_controller|WideOr24~combout  $ (((\state_controller|State.S_04~q ) # (\state_controller|State.S_18~q )))))

	.dataa(\state_controller|WideOr24~combout ),
	.datab(\Connectors|Datapath[4]~0_combout ),
	.datac(\state_controller|State.S_04~q ),
	.datad(\state_controller|State.S_18~q ),
	.cin(gnd),
	.combout(\Connectors|Datapath[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Connectors|Datapath[4]~1 .lut_mask = 16'h4448;
defparam \Connectors|Datapath[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y11_N8
cycloneive_io_ibuf \S[5]~input (
	.i(S[5]),
	.ibar(gnd),
	.o(\S[5]~input_o ));
// synopsys translate_off
defparam \S[5]~input .bus_hold = "false";
defparam \S[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N22
cycloneive_io_ibuf \Data[5]~input (
	.i(Data[5]),
	.ibar(gnd),
	.o(\Data[5]~input_o ));
// synopsys translate_off
defparam \Data[5]~input .bus_hold = "false";
defparam \Data[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X83_Y17_N27
dffeas \tr0|Data_read_buffer[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|Data_read_buffer [5]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|Data_read_buffer[5] .is_wysiwyg = "true";
defparam \tr0|Data_read_buffer[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y17_N26
cycloneive_lcell_comb \Memory_Data_Reg|MDR[5]~11 (
// Equation(s):
// \Memory_Data_Reg|MDR[5]~11_combout  = (\Memory_Data_Reg|MDR[0]~0_combout  & ((\memory_subsystem|Equal0~4_combout  & (\S[5]~input_o )) # (!\memory_subsystem|Equal0~4_combout  & ((\tr0|Data_read_buffer [5])))))

	.dataa(\S[5]~input_o ),
	.datab(\Memory_Data_Reg|MDR[0]~0_combout ),
	.datac(\tr0|Data_read_buffer [5]),
	.datad(\memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\Memory_Data_Reg|MDR[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \Memory_Data_Reg|MDR[5]~11 .lut_mask = 16'h88C0;
defparam \Memory_Data_Reg|MDR[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y28_N4
cycloneive_lcell_comb \Memory_Data_Reg|MDR[5]~12 (
// Equation(s):
// \Memory_Data_Reg|MDR[5]~12_combout  = (\Memory_Data_Reg|MDR[5]~11_combout ) # ((\Reset~input_o  & (!\state_controller|WideOr21~0_combout  & \Connectors|Datapath[5]~15_combout )))

	.dataa(\Reset~input_o ),
	.datab(\state_controller|WideOr21~0_combout ),
	.datac(\Memory_Data_Reg|MDR[5]~11_combout ),
	.datad(\Connectors|Datapath[5]~15_combout ),
	.cin(gnd),
	.combout(\Memory_Data_Reg|MDR[5]~12_combout ),
	.cout());
// synopsys translate_off
defparam \Memory_Data_Reg|MDR[5]~12 .lut_mask = 16'hF2F0;
defparam \Memory_Data_Reg|MDR[5]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y28_N5
dffeas \Memory_Data_Reg|MDR_out[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Memory_Data_Reg|MDR[5]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Memory_Data_Reg|MDR_out[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Memory_Data_Reg|MDR_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Memory_Data_Reg|MDR_out[5] .is_wysiwyg = "true";
defparam \Memory_Data_Reg|MDR_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y30_N12
cycloneive_lcell_comb \RegUnits|R3[5]~feeder (
// Equation(s):
// \RegUnits|R3[5]~feeder_combout  = \Connectors|Datapath[5]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Connectors|Datapath[5]~15_combout ),
	.cin(gnd),
	.combout(\RegUnits|R3[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegUnits|R3[5]~feeder .lut_mask = 16'hFF00;
defparam \RegUnits|R3[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y16_N8
cycloneive_io_ibuf \S[9]~input (
	.i(S[9]),
	.ibar(gnd),
	.o(\S[9]~input_o ));
// synopsys translate_off
defparam \S[9]~input .bus_hold = "false";
defparam \S[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y22_N22
cycloneive_io_ibuf \Data[9]~input (
	.i(Data[9]),
	.ibar(gnd),
	.o(\Data[9]~input_o ));
// synopsys translate_off
defparam \Data[9]~input .bus_hold = "false";
defparam \Data[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X83_Y17_N3
dffeas \tr0|Data_read_buffer[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|Data_read_buffer [9]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|Data_read_buffer[9] .is_wysiwyg = "true";
defparam \tr0|Data_read_buffer[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y17_N2
cycloneive_lcell_comb \Memory_Data_Reg|MDR[9]~19 (
// Equation(s):
// \Memory_Data_Reg|MDR[9]~19_combout  = (\Memory_Data_Reg|MDR[0]~0_combout  & ((\memory_subsystem|Equal0~4_combout  & (\S[9]~input_o )) # (!\memory_subsystem|Equal0~4_combout  & ((\tr0|Data_read_buffer [9])))))

	.dataa(\Memory_Data_Reg|MDR[0]~0_combout ),
	.datab(\S[9]~input_o ),
	.datac(\tr0|Data_read_buffer [9]),
	.datad(\memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\Memory_Data_Reg|MDR[9]~19_combout ),
	.cout());
// synopsys translate_off
defparam \Memory_Data_Reg|MDR[9]~19 .lut_mask = 16'h88A0;
defparam \Memory_Data_Reg|MDR[9]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y28_N22
cycloneive_lcell_comb \Memory_Data_Reg|MDR[9]~20 (
// Equation(s):
// \Memory_Data_Reg|MDR[9]~20_combout  = (\Memory_Data_Reg|MDR[9]~19_combout ) # ((!\state_controller|WideOr21~0_combout  & (\Reset~input_o  & \Connectors|Datapath[9]~23_combout )))

	.dataa(\state_controller|WideOr21~0_combout ),
	.datab(\Memory_Data_Reg|MDR[9]~19_combout ),
	.datac(\Reset~input_o ),
	.datad(\Connectors|Datapath[9]~23_combout ),
	.cin(gnd),
	.combout(\Memory_Data_Reg|MDR[9]~20_combout ),
	.cout());
// synopsys translate_off
defparam \Memory_Data_Reg|MDR[9]~20 .lut_mask = 16'hDCCC;
defparam \Memory_Data_Reg|MDR[9]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y28_N23
dffeas \Memory_Data_Reg|MDR_out[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Memory_Data_Reg|MDR[9]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Memory_Data_Reg|MDR_out[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Memory_Data_Reg|MDR_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Memory_Data_Reg|MDR_out[9] .is_wysiwyg = "true";
defparam \Memory_Data_Reg|MDR_out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y30_N24
cycloneive_lcell_comb \RegUnits|R5[9]~feeder (
// Equation(s):
// \RegUnits|R5[9]~feeder_combout  = \Connectors|Datapath[9]~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Connectors|Datapath[9]~23_combout ),
	.cin(gnd),
	.combout(\RegUnits|R5[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegUnits|R5[9]~feeder .lut_mask = 16'hFF00;
defparam \RegUnits|R5[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y35_N10
cycloneive_lcell_comb \Instruction_Reg|IR[8]~0 (
// Equation(s):
// \Instruction_Reg|IR[8]~0_combout  = (\state_controller|State.S_35~q ) # (!\Reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\state_controller|State.S_35~q ),
	.cin(gnd),
	.combout(\Instruction_Reg|IR[8]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Instruction_Reg|IR[8]~0 .lut_mask = 16'hFF0F;
defparam \Instruction_Reg|IR[8]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y32_N29
dffeas \Instruction_Reg|IR[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Instruction_Reg|IR_temp[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Instruction_Reg|IR[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Instruction_Reg|IR [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Instruction_Reg|IR[10] .is_wysiwyg = "true";
defparam \Instruction_Reg|IR[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y35_N16
cycloneive_lcell_comb \RegUnits|Decoder0~6 (
// Equation(s):
// \RegUnits|Decoder0~6_combout  = (\state_controller|State.S_09~q ) # (\state_controller|State.S_05_1~q )

	.dataa(gnd),
	.datab(\state_controller|State.S_09~q ),
	.datac(\state_controller|State.S_05_1~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RegUnits|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \RegUnits|Decoder0~6 .lut_mask = 16'hFCFC;
defparam \RegUnits|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y35_N30
cycloneive_lcell_comb \RegUnits|Decoder0~3 (
// Equation(s):
// \RegUnits|Decoder0~3_combout  = (\Instruction_Reg|IR [11] & ((\state_controller|State.S_01~q ) # ((\state_controller|State.S_27~q ) # (\RegUnits|Decoder0~6_combout ))))

	.dataa(\Instruction_Reg|IR [11]),
	.datab(\state_controller|State.S_01~q ),
	.datac(\state_controller|State.S_27~q ),
	.datad(\RegUnits|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\RegUnits|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegUnits|Decoder0~3 .lut_mask = 16'hAAA8;
defparam \RegUnits|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y34_N14
cycloneive_lcell_comb \RegUnits|Decoder0~128 (
// Equation(s):
// \RegUnits|Decoder0~128_combout  = (!\Instruction_Reg|IR [10] & (!\state_controller|State.S_04~q  & (\RegUnits|Decoder0~3_combout  & \Instruction_Reg|IR [9])))

	.dataa(\Instruction_Reg|IR [10]),
	.datab(\state_controller|State.S_04~q ),
	.datac(\RegUnits|Decoder0~3_combout ),
	.datad(\Instruction_Reg|IR [9]),
	.cin(gnd),
	.combout(\RegUnits|Decoder0~128_combout ),
	.cout());
// synopsys translate_off
defparam \RegUnits|Decoder0~128 .lut_mask = 16'h1000;
defparam \RegUnits|Decoder0~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y30_N25
dffeas \RegUnits|R5[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\RegUnits|R5[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegUnits|Decoder0~128_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegUnits|R5 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \RegUnits|R5[9] .is_wysiwyg = "true";
defparam \RegUnits|R5[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y32_N6
cycloneive_lcell_comb \state_controller|WideOr27 (
// Equation(s):
// \state_controller|WideOr27~combout  = (\state_controller|State.S_06~q ) # ((\state_controller|State.S_21~q ) # (\state_controller|State.S_07~q ))

	.dataa(\state_controller|State.S_06~q ),
	.datab(\state_controller|State.S_21~q ),
	.datac(gnd),
	.datad(\state_controller|State.S_07~q ),
	.cin(gnd),
	.combout(\state_controller|WideOr27~combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|WideOr27 .lut_mask = 16'hFFEE;
defparam \state_controller|WideOr27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y32_N14
cycloneive_lcell_comb \state_controller|ADDR1MUX~0 (
// Equation(s):
// \state_controller|ADDR1MUX~0_combout  = (!\state_controller|State.S_21~q  & !\state_controller|State.S_22~q )

	.dataa(gnd),
	.datab(\state_controller|State.S_21~q ),
	.datac(gnd),
	.datad(\state_controller|State.S_22~q ),
	.cin(gnd),
	.combout(\state_controller|ADDR1MUX~0_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|ADDR1MUX~0 .lut_mask = 16'h0033;
defparam \state_controller|ADDR1MUX~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y32_N10
cycloneive_lcell_comb \AddrUnit|ADDR2_outt[6]~6 (
// Equation(s):
// \AddrUnit|ADDR2_outt[6]~6_combout  = (\state_controller|ADDR1MUX~0_combout  & (\Instruction_Reg|IR [5] & (\state_controller|WideOr27~combout ))) # (!\state_controller|ADDR1MUX~0_combout  & (((\Instruction_Reg|IR [6]))))

	.dataa(\Instruction_Reg|IR [5]),
	.datab(\state_controller|WideOr27~combout ),
	.datac(\state_controller|ADDR1MUX~0_combout ),
	.datad(\Instruction_Reg|IR [6]),
	.cin(gnd),
	.combout(\AddrUnit|ADDR2_outt[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \AddrUnit|ADDR2_outt[6]~6 .lut_mask = 16'h8F80;
defparam \AddrUnit|ADDR2_outt[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y31_N21
dffeas \RegUnits|R5[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Connectors|Datapath[6]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegUnits|Decoder0~128_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegUnits|R5 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \RegUnits|R5[6] .is_wysiwyg = "true";
defparam \RegUnits|R5[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y34_N10
cycloneive_lcell_comb \RegUnits|Decoder0~131 (
// Equation(s):
// \RegUnits|Decoder0~131_combout  = (\state_controller|State.S_04~q ) # ((\Instruction_Reg|IR [10] & (\RegUnits|Decoder0~3_combout  & \Instruction_Reg|IR [9])))

	.dataa(\Instruction_Reg|IR [10]),
	.datab(\state_controller|State.S_04~q ),
	.datac(\RegUnits|Decoder0~3_combout ),
	.datad(\Instruction_Reg|IR [9]),
	.cin(gnd),
	.combout(\RegUnits|Decoder0~131_combout ),
	.cout());
// synopsys translate_off
defparam \RegUnits|Decoder0~131 .lut_mask = 16'hECCC;
defparam \RegUnits|Decoder0~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y32_N29
dffeas \RegUnits|R7[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Connectors|Datapath[6]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegUnits|Decoder0~131_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegUnits|R7 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \RegUnits|R7[6] .is_wysiwyg = "true";
defparam \RegUnits|R7[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N1
cycloneive_io_ibuf \S[7]~input (
	.i(S[7]),
	.ibar(gnd),
	.o(\S[7]~input_o ));
// synopsys translate_off
defparam \S[7]~input .bus_hold = "false";
defparam \S[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N8
cycloneive_io_ibuf \Data[7]~input (
	.i(Data[7]),
	.ibar(gnd),
	.o(\Data[7]~input_o ));
// synopsys translate_off
defparam \Data[7]~input .bus_hold = "false";
defparam \Data[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X83_Y17_N11
dffeas \tr0|Data_read_buffer[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|Data_read_buffer [7]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|Data_read_buffer[7] .is_wysiwyg = "true";
defparam \tr0|Data_read_buffer[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y17_N10
cycloneive_lcell_comb \Memory_Data_Reg|MDR[7]~15 (
// Equation(s):
// \Memory_Data_Reg|MDR[7]~15_combout  = (\Memory_Data_Reg|MDR[0]~0_combout  & ((\memory_subsystem|Equal0~4_combout  & (\S[7]~input_o )) # (!\memory_subsystem|Equal0~4_combout  & ((\tr0|Data_read_buffer [7])))))

	.dataa(\Memory_Data_Reg|MDR[0]~0_combout ),
	.datab(\S[7]~input_o ),
	.datac(\tr0|Data_read_buffer [7]),
	.datad(\memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\Memory_Data_Reg|MDR[7]~15_combout ),
	.cout());
// synopsys translate_off
defparam \Memory_Data_Reg|MDR[7]~15 .lut_mask = 16'h88A0;
defparam \Memory_Data_Reg|MDR[7]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y28_N14
cycloneive_lcell_comb \Memory_Data_Reg|MDR[7]~16 (
// Equation(s):
// \Memory_Data_Reg|MDR[7]~16_combout  = (\Memory_Data_Reg|MDR[7]~15_combout ) # ((\Reset~input_o  & (!\state_controller|WideOr21~0_combout  & \Connectors|Datapath[7]~19_combout )))

	.dataa(\Reset~input_o ),
	.datab(\state_controller|WideOr21~0_combout ),
	.datac(\Memory_Data_Reg|MDR[7]~15_combout ),
	.datad(\Connectors|Datapath[7]~19_combout ),
	.cin(gnd),
	.combout(\Memory_Data_Reg|MDR[7]~16_combout ),
	.cout());
// synopsys translate_off
defparam \Memory_Data_Reg|MDR[7]~16 .lut_mask = 16'hF2F0;
defparam \Memory_Data_Reg|MDR[7]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y28_N15
dffeas \Memory_Data_Reg|MDR_out[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Memory_Data_Reg|MDR[7]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Memory_Data_Reg|MDR_out[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Memory_Data_Reg|MDR_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Memory_Data_Reg|MDR_out[7] .is_wysiwyg = "true";
defparam \Memory_Data_Reg|MDR_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y32_N4
cycloneive_lcell_comb \AddrUnit|ADDR2_outt[7]~7 (
// Equation(s):
// \AddrUnit|ADDR2_outt[7]~7_combout  = (\state_controller|ADDR1MUX~0_combout  & (((\state_controller|WideOr27~combout  & \Instruction_Reg|IR [5])))) # (!\state_controller|ADDR1MUX~0_combout  & (\Instruction_Reg|IR [7]))

	.dataa(\Instruction_Reg|IR [7]),
	.datab(\state_controller|ADDR1MUX~0_combout ),
	.datac(\state_controller|WideOr27~combout ),
	.datad(\Instruction_Reg|IR [5]),
	.cin(gnd),
	.combout(\AddrUnit|ADDR2_outt[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \AddrUnit|ADDR2_outt[7]~7 .lut_mask = 16'hE222;
defparam \AddrUnit|ADDR2_outt[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y30_N8
cycloneive_lcell_comb \RegUnits|R3[7]~feeder (
// Equation(s):
// \RegUnits|R3[7]~feeder_combout  = \Connectors|Datapath[7]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Connectors|Datapath[7]~19_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RegUnits|R3[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegUnits|R3[7]~feeder .lut_mask = 16'hF0F0;
defparam \RegUnits|R3[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y30_N9
dffeas \RegUnits|R3[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\RegUnits|R3[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegUnits|Decoder0~135_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegUnits|R3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \RegUnits|R3[7] .is_wysiwyg = "true";
defparam \RegUnits|R3[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y29_N30
cycloneive_lcell_comb \RegUnits|R0[7]~feeder (
// Equation(s):
// \RegUnits|R0[7]~feeder_combout  = \Connectors|Datapath[7]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Connectors|Datapath[7]~19_combout ),
	.cin(gnd),
	.combout(\RegUnits|R0[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegUnits|R0[7]~feeder .lut_mask = 16'hFF00;
defparam \RegUnits|R0[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y35_N14
cycloneive_lcell_comb \RegUnits|Decoder0~67 (
// Equation(s):
// \RegUnits|Decoder0~67_combout  = (!\Instruction_Reg|IR [11] & ((\state_controller|State.S_01~q ) # ((\state_controller|State.S_27~q ) # (\RegUnits|Decoder0~6_combout ))))

	.dataa(\Instruction_Reg|IR [11]),
	.datab(\state_controller|State.S_01~q ),
	.datac(\state_controller|State.S_27~q ),
	.datad(\RegUnits|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\RegUnits|Decoder0~67_combout ),
	.cout());
// synopsys translate_off
defparam \RegUnits|Decoder0~67 .lut_mask = 16'h5554;
defparam \RegUnits|Decoder0~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y33_N28
cycloneive_lcell_comb \RegUnits|Decoder0~134 (
// Equation(s):
// \RegUnits|Decoder0~134_combout  = (!\Instruction_Reg|IR [9] & (!\state_controller|State.S_04~q  & (!\Instruction_Reg|IR [10] & \RegUnits|Decoder0~67_combout )))

	.dataa(\Instruction_Reg|IR [9]),
	.datab(\state_controller|State.S_04~q ),
	.datac(\Instruction_Reg|IR [10]),
	.datad(\RegUnits|Decoder0~67_combout ),
	.cin(gnd),
	.combout(\RegUnits|Decoder0~134_combout ),
	.cout());
// synopsys translate_off
defparam \RegUnits|Decoder0~134 .lut_mask = 16'h0100;
defparam \RegUnits|Decoder0~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y29_N31
dffeas \RegUnits|R0[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\RegUnits|R0[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegUnits|Decoder0~134_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegUnits|R0 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \RegUnits|R0[7] .is_wysiwyg = "true";
defparam \RegUnits|R0[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y33_N14
cycloneive_lcell_comb \RegUnits|Decoder0~133 (
// Equation(s):
// \RegUnits|Decoder0~133_combout  = (\Instruction_Reg|IR [9] & (!\state_controller|State.S_04~q  & (!\Instruction_Reg|IR [10] & \RegUnits|Decoder0~67_combout )))

	.dataa(\Instruction_Reg|IR [9]),
	.datab(\state_controller|State.S_04~q ),
	.datac(\Instruction_Reg|IR [10]),
	.datad(\RegUnits|Decoder0~67_combout ),
	.cin(gnd),
	.combout(\RegUnits|Decoder0~133_combout ),
	.cout());
// synopsys translate_off
defparam \RegUnits|Decoder0~133 .lut_mask = 16'h0200;
defparam \RegUnits|Decoder0~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y29_N1
dffeas \RegUnits|R1[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Connectors|Datapath[7]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegUnits|Decoder0~133_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegUnits|R1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \RegUnits|R1[7] .is_wysiwyg = "true";
defparam \RegUnits|R1[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y29_N0
cycloneive_lcell_comb \RegUnits|Mux8~2 (
// Equation(s):
// \RegUnits|Mux8~2_combout  = (\RegUnits|SR1_MUX[1]~1_combout  & (((\RegUnits|SR1_MUX[0]~0_combout )))) # (!\RegUnits|SR1_MUX[1]~1_combout  & ((\RegUnits|SR1_MUX[0]~0_combout  & ((\RegUnits|R1 [7]))) # (!\RegUnits|SR1_MUX[0]~0_combout  & (\RegUnits|R0 
// [7]))))

	.dataa(\RegUnits|R0 [7]),
	.datab(\RegUnits|SR1_MUX[1]~1_combout ),
	.datac(\RegUnits|R1 [7]),
	.datad(\RegUnits|SR1_MUX[0]~0_combout ),
	.cin(gnd),
	.combout(\RegUnits|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegUnits|Mux8~2 .lut_mask = 16'hFC22;
defparam \RegUnits|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y33_N8
cycloneive_lcell_comb \RegUnits|Decoder0~132 (
// Equation(s):
// \RegUnits|Decoder0~132_combout  = (!\Instruction_Reg|IR [9] & (!\state_controller|State.S_04~q  & (\Instruction_Reg|IR [10] & \RegUnits|Decoder0~67_combout )))

	.dataa(\Instruction_Reg|IR [9]),
	.datab(\state_controller|State.S_04~q ),
	.datac(\Instruction_Reg|IR [10]),
	.datad(\RegUnits|Decoder0~67_combout ),
	.cin(gnd),
	.combout(\RegUnits|Decoder0~132_combout ),
	.cout());
// synopsys translate_off
defparam \RegUnits|Decoder0~132 .lut_mask = 16'h1000;
defparam \RegUnits|Decoder0~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y29_N25
dffeas \RegUnits|R2[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Connectors|Datapath[7]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegUnits|Decoder0~132_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegUnits|R2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \RegUnits|R2[7] .is_wysiwyg = "true";
defparam \RegUnits|R2[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y30_N22
cycloneive_lcell_comb \RegUnits|Mux8~3 (
// Equation(s):
// \RegUnits|Mux8~3_combout  = (\RegUnits|SR1_MUX[1]~1_combout  & ((\RegUnits|Mux8~2_combout  & (\RegUnits|R3 [7])) # (!\RegUnits|Mux8~2_combout  & ((\RegUnits|R2 [7]))))) # (!\RegUnits|SR1_MUX[1]~1_combout  & (((\RegUnits|Mux8~2_combout ))))

	.dataa(\RegUnits|SR1_MUX[1]~1_combout ),
	.datab(\RegUnits|R3 [7]),
	.datac(\RegUnits|Mux8~2_combout ),
	.datad(\RegUnits|R2 [7]),
	.cin(gnd),
	.combout(\RegUnits|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegUnits|Mux8~3 .lut_mask = 16'hDAD0;
defparam \RegUnits|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y31_N29
dffeas \RegUnits|R5[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Connectors|Datapath[7]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegUnits|Decoder0~128_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegUnits|R5 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \RegUnits|R5[7] .is_wysiwyg = "true";
defparam \RegUnits|R5[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y30_N11
dffeas \RegUnits|R7[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Connectors|Datapath[7]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegUnits|Decoder0~131_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegUnits|R7 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \RegUnits|R7[7] .is_wysiwyg = "true";
defparam \RegUnits|R7[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y34_N12
cycloneive_lcell_comb \RegUnits|Decoder0~130 (
// Equation(s):
// \RegUnits|Decoder0~130_combout  = (!\Instruction_Reg|IR [10] & (!\state_controller|State.S_04~q  & (\RegUnits|Decoder0~3_combout  & !\Instruction_Reg|IR [9])))

	.dataa(\Instruction_Reg|IR [10]),
	.datab(\state_controller|State.S_04~q ),
	.datac(\RegUnits|Decoder0~3_combout ),
	.datad(\Instruction_Reg|IR [9]),
	.cin(gnd),
	.combout(\RegUnits|Decoder0~130_combout ),
	.cout());
// synopsys translate_off
defparam \RegUnits|Decoder0~130 .lut_mask = 16'h0010;
defparam \RegUnits|Decoder0~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y31_N21
dffeas \RegUnits|R4[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Connectors|Datapath[7]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegUnits|Decoder0~130_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegUnits|R4 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \RegUnits|R4[7] .is_wysiwyg = "true";
defparam \RegUnits|R4[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y35_N8
cycloneive_lcell_comb \RegUnits|Decoder0~129 (
// Equation(s):
// \RegUnits|Decoder0~129_combout  = (!\state_controller|State.S_04~q  & (!\Instruction_Reg|IR [9] & (\RegUnits|Decoder0~3_combout  & \Instruction_Reg|IR [10])))

	.dataa(\state_controller|State.S_04~q ),
	.datab(\Instruction_Reg|IR [9]),
	.datac(\RegUnits|Decoder0~3_combout ),
	.datad(\Instruction_Reg|IR [10]),
	.cin(gnd),
	.combout(\RegUnits|Decoder0~129_combout ),
	.cout());
// synopsys translate_off
defparam \RegUnits|Decoder0~129 .lut_mask = 16'h1000;
defparam \RegUnits|Decoder0~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y31_N23
dffeas \RegUnits|R6[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Connectors|Datapath[7]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegUnits|Decoder0~129_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegUnits|R6 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \RegUnits|R6[7] .is_wysiwyg = "true";
defparam \RegUnits|R6[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y31_N22
cycloneive_lcell_comb \RegUnits|Mux8~0 (
// Equation(s):
// \RegUnits|Mux8~0_combout  = (\RegUnits|SR1_MUX[1]~1_combout  & (((\RegUnits|R6 [7]) # (\RegUnits|SR1_MUX[0]~0_combout )))) # (!\RegUnits|SR1_MUX[1]~1_combout  & (\RegUnits|R4 [7] & ((!\RegUnits|SR1_MUX[0]~0_combout ))))

	.dataa(\RegUnits|SR1_MUX[1]~1_combout ),
	.datab(\RegUnits|R4 [7]),
	.datac(\RegUnits|R6 [7]),
	.datad(\RegUnits|SR1_MUX[0]~0_combout ),
	.cin(gnd),
	.combout(\RegUnits|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegUnits|Mux8~0 .lut_mask = 16'hAAE4;
defparam \RegUnits|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y30_N10
cycloneive_lcell_comb \RegUnits|Mux8~1 (
// Equation(s):
// \RegUnits|Mux8~1_combout  = (\RegUnits|SR1_MUX[0]~0_combout  & ((\RegUnits|Mux8~0_combout  & ((\RegUnits|R7 [7]))) # (!\RegUnits|Mux8~0_combout  & (\RegUnits|R5 [7])))) # (!\RegUnits|SR1_MUX[0]~0_combout  & (((\RegUnits|Mux8~0_combout ))))

	.dataa(\RegUnits|R5 [7]),
	.datab(\RegUnits|SR1_MUX[0]~0_combout ),
	.datac(\RegUnits|R7 [7]),
	.datad(\RegUnits|Mux8~0_combout ),
	.cin(gnd),
	.combout(\RegUnits|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegUnits|Mux8~1 .lut_mask = 16'hF388;
defparam \RegUnits|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y30_N28
cycloneive_lcell_comb \RegUnits|Mux8~4 (
// Equation(s):
// \RegUnits|Mux8~4_combout  = (\RegUnits|SR1_MUX[2]~2_combout  & ((\RegUnits|Mux8~1_combout ))) # (!\RegUnits|SR1_MUX[2]~2_combout  & (\RegUnits|Mux8~3_combout ))

	.dataa(gnd),
	.datab(\RegUnits|SR1_MUX[2]~2_combout ),
	.datac(\RegUnits|Mux8~3_combout ),
	.datad(\RegUnits|Mux8~1_combout ),
	.cin(gnd),
	.combout(\RegUnits|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegUnits|Mux8~4 .lut_mask = 16'hFC30;
defparam \RegUnits|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y30_N20
cycloneive_lcell_comb \AddrUnit|ADDR1_outt[7]~40 (
// Equation(s):
// \AddrUnit|ADDR1_outt[7]~40_combout  = (\state_controller|State.S_21~q  & (\Program_Counter|PC_new [7])) # (!\state_controller|State.S_21~q  & ((\state_controller|State.S_22~q  & (\Program_Counter|PC_new [7])) # (!\state_controller|State.S_22~q  & 
// ((\RegUnits|Mux8~4_combout )))))

	.dataa(\Program_Counter|PC_new [7]),
	.datab(\state_controller|State.S_21~q ),
	.datac(\state_controller|State.S_22~q ),
	.datad(\RegUnits|Mux8~4_combout ),
	.cin(gnd),
	.combout(\AddrUnit|ADDR1_outt[7]~40_combout ),
	.cout());
// synopsys translate_off
defparam \AddrUnit|ADDR1_outt[7]~40 .lut_mask = 16'hABA8;
defparam \AddrUnit|ADDR1_outt[7]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y32_N24
cycloneive_lcell_comb \AddrUnit|ADDR2_outt[5]~5 (
// Equation(s):
// \AddrUnit|ADDR2_outt[5]~5_combout  = (\Instruction_Reg|IR [5] & ((\state_controller|State.S_06~q ) # ((\state_controller|State.S_07~q ) # (!\state_controller|ADDR1MUX~0_combout ))))

	.dataa(\state_controller|State.S_06~q ),
	.datab(\state_controller|State.S_07~q ),
	.datac(\state_controller|ADDR1MUX~0_combout ),
	.datad(\Instruction_Reg|IR [5]),
	.cin(gnd),
	.combout(\AddrUnit|ADDR2_outt[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \AddrUnit|ADDR2_outt[5]~5 .lut_mask = 16'hEF00;
defparam \AddrUnit|ADDR2_outt[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y29_N17
dffeas \RegUnits|R2[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Connectors|Datapath[4]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegUnits|Decoder0~132_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegUnits|R2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \RegUnits|R2[4] .is_wysiwyg = "true";
defparam \RegUnits|R2[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y32_N27
dffeas \RegUnits|R0[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Connectors|Datapath[4]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegUnits|Decoder0~134_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegUnits|R0 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \RegUnits|R0[4] .is_wysiwyg = "true";
defparam \RegUnits|R0[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y32_N13
dffeas \RegUnits|R1[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Connectors|Datapath[4]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegUnits|Decoder0~133_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegUnits|R1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \RegUnits|R1[4] .is_wysiwyg = "true";
defparam \RegUnits|R1[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y32_N26
cycloneive_lcell_comb \RegUnits|Mux11~2 (
// Equation(s):
// \RegUnits|Mux11~2_combout  = (\RegUnits|SR1_MUX[1]~1_combout  & (\RegUnits|SR1_MUX[0]~0_combout )) # (!\RegUnits|SR1_MUX[1]~1_combout  & ((\RegUnits|SR1_MUX[0]~0_combout  & ((\RegUnits|R1 [4]))) # (!\RegUnits|SR1_MUX[0]~0_combout  & (\RegUnits|R0 [4]))))

	.dataa(\RegUnits|SR1_MUX[1]~1_combout ),
	.datab(\RegUnits|SR1_MUX[0]~0_combout ),
	.datac(\RegUnits|R0 [4]),
	.datad(\RegUnits|R1 [4]),
	.cin(gnd),
	.combout(\RegUnits|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegUnits|Mux11~2 .lut_mask = 16'hDC98;
defparam \RegUnits|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y31_N23
dffeas \RegUnits|R3[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Connectors|Datapath[4]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegUnits|Decoder0~135_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegUnits|R3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \RegUnits|R3[4] .is_wysiwyg = "true";
defparam \RegUnits|R3[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y32_N4
cycloneive_lcell_comb \RegUnits|Mux11~3 (
// Equation(s):
// \RegUnits|Mux11~3_combout  = (\RegUnits|SR1_MUX[1]~1_combout  & ((\RegUnits|Mux11~2_combout  & ((\RegUnits|R3 [4]))) # (!\RegUnits|Mux11~2_combout  & (\RegUnits|R2 [4])))) # (!\RegUnits|SR1_MUX[1]~1_combout  & (((\RegUnits|Mux11~2_combout ))))

	.dataa(\RegUnits|SR1_MUX[1]~1_combout ),
	.datab(\RegUnits|R2 [4]),
	.datac(\RegUnits|Mux11~2_combout ),
	.datad(\RegUnits|R3 [4]),
	.cin(gnd),
	.combout(\RegUnits|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegUnits|Mux11~3 .lut_mask = 16'hF858;
defparam \RegUnits|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y31_N17
dffeas \RegUnits|R7[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Connectors|Datapath[4]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegUnits|Decoder0~131_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegUnits|R7 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \RegUnits|R7[4] .is_wysiwyg = "true";
defparam \RegUnits|R7[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y31_N13
dffeas \RegUnits|R5[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Connectors|Datapath[4]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegUnits|Decoder0~128_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegUnits|R5 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \RegUnits|R5[4] .is_wysiwyg = "true";
defparam \RegUnits|R5[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y31_N13
dffeas \RegUnits|R4[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Connectors|Datapath[4]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegUnits|Decoder0~130_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegUnits|R4 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \RegUnits|R4[4] .is_wysiwyg = "true";
defparam \RegUnits|R4[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y31_N19
dffeas \RegUnits|R6[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Connectors|Datapath[4]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegUnits|Decoder0~129_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegUnits|R6 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \RegUnits|R6[4] .is_wysiwyg = "true";
defparam \RegUnits|R6[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y31_N18
cycloneive_lcell_comb \RegUnits|Mux11~0 (
// Equation(s):
// \RegUnits|Mux11~0_combout  = (\RegUnits|SR1_MUX[1]~1_combout  & (((\RegUnits|R6 [4]) # (\RegUnits|SR1_MUX[0]~0_combout )))) # (!\RegUnits|SR1_MUX[1]~1_combout  & (\RegUnits|R4 [4] & ((!\RegUnits|SR1_MUX[0]~0_combout ))))

	.dataa(\RegUnits|SR1_MUX[1]~1_combout ),
	.datab(\RegUnits|R4 [4]),
	.datac(\RegUnits|R6 [4]),
	.datad(\RegUnits|SR1_MUX[0]~0_combout ),
	.cin(gnd),
	.combout(\RegUnits|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegUnits|Mux11~0 .lut_mask = 16'hAAE4;
defparam \RegUnits|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y31_N12
cycloneive_lcell_comb \RegUnits|Mux11~1 (
// Equation(s):
// \RegUnits|Mux11~1_combout  = (\RegUnits|SR1_MUX[0]~0_combout  & ((\RegUnits|Mux11~0_combout  & (\RegUnits|R7 [4])) # (!\RegUnits|Mux11~0_combout  & ((\RegUnits|R5 [4]))))) # (!\RegUnits|SR1_MUX[0]~0_combout  & (((\RegUnits|Mux11~0_combout ))))

	.dataa(\RegUnits|SR1_MUX[0]~0_combout ),
	.datab(\RegUnits|R7 [4]),
	.datac(\RegUnits|R5 [4]),
	.datad(\RegUnits|Mux11~0_combout ),
	.cin(gnd),
	.combout(\RegUnits|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegUnits|Mux11~1 .lut_mask = 16'hDDA0;
defparam \RegUnits|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y32_N6
cycloneive_lcell_comb \RegUnits|Mux11~4 (
// Equation(s):
// \RegUnits|Mux11~4_combout  = (\RegUnits|SR1_MUX[2]~2_combout  & ((\RegUnits|Mux11~1_combout ))) # (!\RegUnits|SR1_MUX[2]~2_combout  & (\RegUnits|Mux11~3_combout ))

	.dataa(\RegUnits|SR1_MUX[2]~2_combout ),
	.datab(gnd),
	.datac(\RegUnits|Mux11~3_combout ),
	.datad(\RegUnits|Mux11~1_combout ),
	.cin(gnd),
	.combout(\RegUnits|Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegUnits|Mux11~4 .lut_mask = 16'hFA50;
defparam \RegUnits|Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y32_N22
cycloneive_lcell_comb \AddrUnit|ADDR1_outt[4]~37 (
// Equation(s):
// \AddrUnit|ADDR1_outt[4]~37_combout  = (\state_controller|State.S_22~q  & (((\Program_Counter|PC_new [4])))) # (!\state_controller|State.S_22~q  & ((\state_controller|State.S_21~q  & (\Program_Counter|PC_new [4])) # (!\state_controller|State.S_21~q  & 
// ((\RegUnits|Mux11~4_combout )))))

	.dataa(\state_controller|State.S_22~q ),
	.datab(\state_controller|State.S_21~q ),
	.datac(\Program_Counter|PC_new [4]),
	.datad(\RegUnits|Mux11~4_combout ),
	.cin(gnd),
	.combout(\AddrUnit|ADDR1_outt[4]~37_combout ),
	.cout());
// synopsys translate_off
defparam \AddrUnit|ADDR1_outt[4]~37 .lut_mask = 16'hF1E0;
defparam \AddrUnit|ADDR1_outt[4]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N8
cycloneive_io_ibuf \S[3]~input (
	.i(S[3]),
	.ibar(gnd),
	.o(\S[3]~input_o ));
// synopsys translate_off
defparam \S[3]~input .bus_hold = "false";
defparam \S[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N15
cycloneive_io_ibuf \Data[3]~input (
	.i(Data[3]),
	.ibar(gnd),
	.o(\Data[3]~input_o ));
// synopsys translate_off
defparam \Data[3]~input .bus_hold = "false";
defparam \Data[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X83_Y17_N15
dffeas \tr0|Data_read_buffer[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|Data_read_buffer [3]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|Data_read_buffer[3] .is_wysiwyg = "true";
defparam \tr0|Data_read_buffer[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y17_N14
cycloneive_lcell_comb \Memory_Data_Reg|MDR[3]~7 (
// Equation(s):
// \Memory_Data_Reg|MDR[3]~7_combout  = (\Memory_Data_Reg|MDR[0]~0_combout  & ((\memory_subsystem|Equal0~4_combout  & (\S[3]~input_o )) # (!\memory_subsystem|Equal0~4_combout  & ((\tr0|Data_read_buffer [3])))))

	.dataa(\S[3]~input_o ),
	.datab(\Memory_Data_Reg|MDR[0]~0_combout ),
	.datac(\tr0|Data_read_buffer [3]),
	.datad(\memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\Memory_Data_Reg|MDR[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \Memory_Data_Reg|MDR[3]~7 .lut_mask = 16'h88C0;
defparam \Memory_Data_Reg|MDR[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y33_N30
cycloneive_lcell_comb \Memory_Data_Reg|MDR[3]~8 (
// Equation(s):
// \Memory_Data_Reg|MDR[3]~8_combout  = (\Memory_Data_Reg|MDR[3]~7_combout ) # ((\Reset~input_o  & (!\state_controller|WideOr21~0_combout  & \Connectors|Datapath[3]~11_combout )))

	.dataa(\Reset~input_o ),
	.datab(\state_controller|WideOr21~0_combout ),
	.datac(\Memory_Data_Reg|MDR[3]~7_combout ),
	.datad(\Connectors|Datapath[3]~11_combout ),
	.cin(gnd),
	.combout(\Memory_Data_Reg|MDR[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Memory_Data_Reg|MDR[3]~8 .lut_mask = 16'hF2F0;
defparam \Memory_Data_Reg|MDR[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y33_N31
dffeas \Memory_Data_Reg|MDR_out[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Memory_Data_Reg|MDR[3]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Memory_Data_Reg|MDR_out[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Memory_Data_Reg|MDR_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Memory_Data_Reg|MDR_out[3] .is_wysiwyg = "true";
defparam \Memory_Data_Reg|MDR_out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y31_N29
dffeas \RegUnits|R2[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Connectors|Datapath[3]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegUnits|Decoder0~132_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegUnits|R2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RegUnits|R2[3] .is_wysiwyg = "true";
defparam \RegUnits|R2[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y32_N9
dffeas \RegUnits|R1[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Connectors|Datapath[3]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegUnits|Decoder0~133_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegUnits|R1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RegUnits|R1[3] .is_wysiwyg = "true";
defparam \RegUnits|R1[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y32_N11
dffeas \RegUnits|R0[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Connectors|Datapath[3]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegUnits|Decoder0~134_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegUnits|R0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RegUnits|R0[3] .is_wysiwyg = "true";
defparam \RegUnits|R0[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y32_N10
cycloneive_lcell_comb \RegUnits|Mux12~2 (
// Equation(s):
// \RegUnits|Mux12~2_combout  = (\RegUnits|SR1_MUX[1]~1_combout  & (((\RegUnits|SR1_MUX[0]~0_combout )))) # (!\RegUnits|SR1_MUX[1]~1_combout  & ((\RegUnits|SR1_MUX[0]~0_combout  & (\RegUnits|R1 [3])) # (!\RegUnits|SR1_MUX[0]~0_combout  & ((\RegUnits|R0 
// [3])))))

	.dataa(\RegUnits|SR1_MUX[1]~1_combout ),
	.datab(\RegUnits|R1 [3]),
	.datac(\RegUnits|R0 [3]),
	.datad(\RegUnits|SR1_MUX[0]~0_combout ),
	.cin(gnd),
	.combout(\RegUnits|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegUnits|Mux12~2 .lut_mask = 16'hEE50;
defparam \RegUnits|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y31_N5
dffeas \RegUnits|R3[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Connectors|Datapath[3]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegUnits|Decoder0~135_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegUnits|R3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RegUnits|R3[3] .is_wysiwyg = "true";
defparam \RegUnits|R3[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y32_N28
cycloneive_lcell_comb \RegUnits|Mux12~3 (
// Equation(s):
// \RegUnits|Mux12~3_combout  = (\RegUnits|Mux12~2_combout  & (((\RegUnits|R3 [3]) # (!\RegUnits|SR1_MUX[1]~1_combout )))) # (!\RegUnits|Mux12~2_combout  & (\RegUnits|R2 [3] & (\RegUnits|SR1_MUX[1]~1_combout )))

	.dataa(\RegUnits|R2 [3]),
	.datab(\RegUnits|Mux12~2_combout ),
	.datac(\RegUnits|SR1_MUX[1]~1_combout ),
	.datad(\RegUnits|R3 [3]),
	.cin(gnd),
	.combout(\RegUnits|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegUnits|Mux12~3 .lut_mask = 16'hEC2C;
defparam \RegUnits|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y31_N15
dffeas \RegUnits|R7[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Connectors|Datapath[3]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegUnits|Decoder0~131_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegUnits|R7 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RegUnits|R7[3] .is_wysiwyg = "true";
defparam \RegUnits|R7[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y31_N1
dffeas \RegUnits|R5[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Connectors|Datapath[3]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegUnits|Decoder0~128_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegUnits|R5 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RegUnits|R5[3] .is_wysiwyg = "true";
defparam \RegUnits|R5[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y31_N4
cycloneive_lcell_comb \RegUnits|R4[3]~feeder (
// Equation(s):
// \RegUnits|R4[3]~feeder_combout  = \Connectors|Datapath[3]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Connectors|Datapath[3]~11_combout ),
	.cin(gnd),
	.combout(\RegUnits|R4[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegUnits|R4[3]~feeder .lut_mask = 16'hFF00;
defparam \RegUnits|R4[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y31_N5
dffeas \RegUnits|R4[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\RegUnits|R4[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegUnits|Decoder0~130_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegUnits|R4 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RegUnits|R4[3] .is_wysiwyg = "true";
defparam \RegUnits|R4[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y31_N7
dffeas \RegUnits|R6[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Connectors|Datapath[3]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegUnits|Decoder0~129_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegUnits|R6 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RegUnits|R6[3] .is_wysiwyg = "true";
defparam \RegUnits|R6[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y31_N6
cycloneive_lcell_comb \RegUnits|Mux12~0 (
// Equation(s):
// \RegUnits|Mux12~0_combout  = (\RegUnits|SR1_MUX[1]~1_combout  & (((\RegUnits|R6 [3]) # (\RegUnits|SR1_MUX[0]~0_combout )))) # (!\RegUnits|SR1_MUX[1]~1_combout  & (\RegUnits|R4 [3] & ((!\RegUnits|SR1_MUX[0]~0_combout ))))

	.dataa(\RegUnits|SR1_MUX[1]~1_combout ),
	.datab(\RegUnits|R4 [3]),
	.datac(\RegUnits|R6 [3]),
	.datad(\RegUnits|SR1_MUX[0]~0_combout ),
	.cin(gnd),
	.combout(\RegUnits|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegUnits|Mux12~0 .lut_mask = 16'hAAE4;
defparam \RegUnits|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y31_N0
cycloneive_lcell_comb \RegUnits|Mux12~1 (
// Equation(s):
// \RegUnits|Mux12~1_combout  = (\RegUnits|SR1_MUX[0]~0_combout  & ((\RegUnits|Mux12~0_combout  & (\RegUnits|R7 [3])) # (!\RegUnits|Mux12~0_combout  & ((\RegUnits|R5 [3]))))) # (!\RegUnits|SR1_MUX[0]~0_combout  & (((\RegUnits|Mux12~0_combout ))))

	.dataa(\RegUnits|SR1_MUX[0]~0_combout ),
	.datab(\RegUnits|R7 [3]),
	.datac(\RegUnits|R5 [3]),
	.datad(\RegUnits|Mux12~0_combout ),
	.cin(gnd),
	.combout(\RegUnits|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegUnits|Mux12~1 .lut_mask = 16'hDDA0;
defparam \RegUnits|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y32_N2
cycloneive_lcell_comb \RegUnits|Mux12~4 (
// Equation(s):
// \RegUnits|Mux12~4_combout  = (\RegUnits|SR1_MUX[2]~2_combout  & ((\RegUnits|Mux12~1_combout ))) # (!\RegUnits|SR1_MUX[2]~2_combout  & (\RegUnits|Mux12~3_combout ))

	.dataa(gnd),
	.datab(\RegUnits|Mux12~3_combout ),
	.datac(\RegUnits|SR1_MUX[2]~2_combout ),
	.datad(\RegUnits|Mux12~1_combout ),
	.cin(gnd),
	.combout(\RegUnits|Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegUnits|Mux12~4 .lut_mask = 16'hFC0C;
defparam \RegUnits|Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y32_N16
cycloneive_lcell_comb \AddrUnit|ADDR1_outt[3]~36 (
// Equation(s):
// \AddrUnit|ADDR1_outt[3]~36_combout  = (\state_controller|State.S_22~q  & (((\Program_Counter|PC_new [3])))) # (!\state_controller|State.S_22~q  & ((\state_controller|State.S_21~q  & (\Program_Counter|PC_new [3])) # (!\state_controller|State.S_21~q  & 
// ((\RegUnits|Mux12~4_combout )))))

	.dataa(\state_controller|State.S_22~q ),
	.datab(\state_controller|State.S_21~q ),
	.datac(\Program_Counter|PC_new [3]),
	.datad(\RegUnits|Mux12~4_combout ),
	.cin(gnd),
	.combout(\AddrUnit|ADDR1_outt[3]~36_combout ),
	.cout());
// synopsys translate_off
defparam \AddrUnit|ADDR1_outt[3]~36 .lut_mask = 16'hF1E0;
defparam \AddrUnit|ADDR1_outt[3]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y32_N19
dffeas \RegUnits|R1[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Connectors|Datapath[2]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegUnits|Decoder0~133_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegUnits|R1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RegUnits|R1[2] .is_wysiwyg = "true";
defparam \RegUnits|R1[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y32_N1
dffeas \RegUnits|R0[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Connectors|Datapath[2]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegUnits|Decoder0~134_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegUnits|R0 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RegUnits|R0[2] .is_wysiwyg = "true";
defparam \RegUnits|R0[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y32_N2
cycloneive_lcell_comb \RegUnits|Mux13~2 (
// Equation(s):
// \RegUnits|Mux13~2_combout  = (\RegUnits|SR1_MUX[1]~1_combout  & (\RegUnits|SR1_MUX[0]~0_combout )) # (!\RegUnits|SR1_MUX[1]~1_combout  & ((\RegUnits|SR1_MUX[0]~0_combout  & (\RegUnits|R1 [2])) # (!\RegUnits|SR1_MUX[0]~0_combout  & ((\RegUnits|R0 [2])))))

	.dataa(\RegUnits|SR1_MUX[1]~1_combout ),
	.datab(\RegUnits|SR1_MUX[0]~0_combout ),
	.datac(\RegUnits|R1 [2]),
	.datad(\RegUnits|R0 [2]),
	.cin(gnd),
	.combout(\RegUnits|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegUnits|Mux13~2 .lut_mask = 16'hD9C8;
defparam \RegUnits|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y31_N9
dffeas \RegUnits|R2[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Connectors|Datapath[2]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegUnits|Decoder0~132_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegUnits|R2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RegUnits|R2[2] .is_wysiwyg = "true";
defparam \RegUnits|R2[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y31_N27
dffeas \RegUnits|R3[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Connectors|Datapath[2]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegUnits|Decoder0~135_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegUnits|R3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RegUnits|R3[2] .is_wysiwyg = "true";
defparam \RegUnits|R3[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y32_N8
cycloneive_lcell_comb \RegUnits|Mux13~3 (
// Equation(s):
// \RegUnits|Mux13~3_combout  = (\RegUnits|SR1_MUX[1]~1_combout  & ((\RegUnits|Mux13~2_combout  & ((\RegUnits|R3 [2]))) # (!\RegUnits|Mux13~2_combout  & (\RegUnits|R2 [2])))) # (!\RegUnits|SR1_MUX[1]~1_combout  & (\RegUnits|Mux13~2_combout ))

	.dataa(\RegUnits|SR1_MUX[1]~1_combout ),
	.datab(\RegUnits|Mux13~2_combout ),
	.datac(\RegUnits|R2 [2]),
	.datad(\RegUnits|R3 [2]),
	.cin(gnd),
	.combout(\RegUnits|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegUnits|Mux13~3 .lut_mask = 16'hEC64;
defparam \RegUnits|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y31_N24
cycloneive_lcell_comb \RegUnits|R4[2]~feeder (
// Equation(s):
// \RegUnits|R4[2]~feeder_combout  = \Connectors|Datapath[2]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Connectors|Datapath[2]~9_combout ),
	.cin(gnd),
	.combout(\RegUnits|R4[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegUnits|R4[2]~feeder .lut_mask = 16'hFF00;
defparam \RegUnits|R4[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y31_N25
dffeas \RegUnits|R4[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\RegUnits|R4[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegUnits|Decoder0~130_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegUnits|R4 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RegUnits|R4[2] .is_wysiwyg = "true";
defparam \RegUnits|R4[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y31_N27
dffeas \RegUnits|R6[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Connectors|Datapath[2]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegUnits|Decoder0~129_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegUnits|R6 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RegUnits|R6[2] .is_wysiwyg = "true";
defparam \RegUnits|R6[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y31_N26
cycloneive_lcell_comb \RegUnits|Mux13~0 (
// Equation(s):
// \RegUnits|Mux13~0_combout  = (\RegUnits|SR1_MUX[1]~1_combout  & (((\RegUnits|R6 [2]) # (\RegUnits|SR1_MUX[0]~0_combout )))) # (!\RegUnits|SR1_MUX[1]~1_combout  & (\RegUnits|R4 [2] & ((!\RegUnits|SR1_MUX[0]~0_combout ))))

	.dataa(\RegUnits|SR1_MUX[1]~1_combout ),
	.datab(\RegUnits|R4 [2]),
	.datac(\RegUnits|R6 [2]),
	.datad(\RegUnits|SR1_MUX[0]~0_combout ),
	.cin(gnd),
	.combout(\RegUnits|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegUnits|Mux13~0 .lut_mask = 16'hAAE4;
defparam \RegUnits|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y31_N13
dffeas \RegUnits|R7[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Connectors|Datapath[2]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegUnits|Decoder0~131_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegUnits|R7 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RegUnits|R7[2] .is_wysiwyg = "true";
defparam \RegUnits|R7[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y31_N25
dffeas \RegUnits|R5[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Connectors|Datapath[2]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegUnits|Decoder0~128_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegUnits|R5 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RegUnits|R5[2] .is_wysiwyg = "true";
defparam \RegUnits|R5[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y31_N24
cycloneive_lcell_comb \RegUnits|Mux13~1 (
// Equation(s):
// \RegUnits|Mux13~1_combout  = (\RegUnits|Mux13~0_combout  & ((\RegUnits|R7 [2]) # ((!\RegUnits|SR1_MUX[0]~0_combout )))) # (!\RegUnits|Mux13~0_combout  & (((\RegUnits|R5 [2] & \RegUnits|SR1_MUX[0]~0_combout ))))

	.dataa(\RegUnits|Mux13~0_combout ),
	.datab(\RegUnits|R7 [2]),
	.datac(\RegUnits|R5 [2]),
	.datad(\RegUnits|SR1_MUX[0]~0_combout ),
	.cin(gnd),
	.combout(\RegUnits|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegUnits|Mux13~1 .lut_mask = 16'hD8AA;
defparam \RegUnits|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y32_N16
cycloneive_lcell_comb \RegUnits|Mux13~4 (
// Equation(s):
// \RegUnits|Mux13~4_combout  = (\RegUnits|SR1_MUX[2]~2_combout  & ((\RegUnits|Mux13~1_combout ))) # (!\RegUnits|SR1_MUX[2]~2_combout  & (\RegUnits|Mux13~3_combout ))

	.dataa(\RegUnits|SR1_MUX[2]~2_combout ),
	.datab(\RegUnits|Mux13~3_combout ),
	.datac(gnd),
	.datad(\RegUnits|Mux13~1_combout ),
	.cin(gnd),
	.combout(\RegUnits|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegUnits|Mux13~4 .lut_mask = 16'hEE44;
defparam \RegUnits|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y30_N10
cycloneive_lcell_comb \AddrUnit|ADDR1_outt[2]~35 (
// Equation(s):
// \AddrUnit|ADDR1_outt[2]~35_combout  = (\state_controller|State.S_21~q  & (\Program_Counter|PC_new [2])) # (!\state_controller|State.S_21~q  & ((\state_controller|State.S_22~q  & (\Program_Counter|PC_new [2])) # (!\state_controller|State.S_22~q  & 
// ((\RegUnits|Mux13~4_combout )))))

	.dataa(\Program_Counter|PC_new [2]),
	.datab(\state_controller|State.S_21~q ),
	.datac(\RegUnits|Mux13~4_combout ),
	.datad(\state_controller|State.S_22~q ),
	.cin(gnd),
	.combout(\AddrUnit|ADDR1_outt[2]~35_combout ),
	.cout());
// synopsys translate_off
defparam \AddrUnit|ADDR1_outt[2]~35 .lut_mask = 16'hAAB8;
defparam \AddrUnit|ADDR1_outt[2]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y31_N14
cycloneive_lcell_comb \state_controller|SR2MUX~0 (
// Equation(s):
// \state_controller|SR2MUX~0_combout  = (\Instruction_Reg|IR [5] & ((\state_controller|State.S_01~q ) # (\state_controller|State.S_05_1~q )))

	.dataa(gnd),
	.datab(\state_controller|State.S_01~q ),
	.datac(\Instruction_Reg|IR [5]),
	.datad(\state_controller|State.S_05_1~q ),
	.cin(gnd),
	.combout(\state_controller|SR2MUX~0_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|SR2MUX~0 .lut_mask = 16'hF0C0;
defparam \state_controller|SR2MUX~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y30_N10
cycloneive_lcell_comb \Instruction_Reg|IR_temp[1]~1 (
// Equation(s):
// \Instruction_Reg|IR_temp[1]~1_combout  = (\Reset~input_o  & \Connectors|Datapath[1]~7_combout )

	.dataa(\Reset~input_o ),
	.datab(gnd),
	.datac(\Connectors|Datapath[1]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Instruction_Reg|IR_temp[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Instruction_Reg|IR_temp[1]~1 .lut_mask = 16'hA0A0;
defparam \Instruction_Reg|IR_temp[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y31_N31
dffeas \Instruction_Reg|IR[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Instruction_Reg|IR_temp[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Instruction_Reg|IR[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Instruction_Reg|IR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Instruction_Reg|IR[1] .is_wysiwyg = "true";
defparam \Instruction_Reg|IR[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y34_N9
dffeas \ALU_Unit|data|data_out[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Instruction_Reg|IR [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALU_Unit|data|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ALU_Unit|data|data_out[1] .is_wysiwyg = "true";
defparam \ALU_Unit|data|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y31_N27
dffeas \RegUnits|R2[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Connectors|Datapath[1]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegUnits|Decoder0~132_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegUnits|R2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RegUnits|R2[1] .is_wysiwyg = "true";
defparam \RegUnits|R2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y32_N30
cycloneive_lcell_comb \RegUnits|R1[1]~feeder (
// Equation(s):
// \RegUnits|R1[1]~feeder_combout  = \Connectors|Datapath[1]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Connectors|Datapath[1]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RegUnits|R1[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegUnits|R1[1]~feeder .lut_mask = 16'hF0F0;
defparam \RegUnits|R1[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y32_N31
dffeas \RegUnits|R1[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\RegUnits|R1[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegUnits|Decoder0~133_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegUnits|R1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RegUnits|R1[1] .is_wysiwyg = "true";
defparam \RegUnits|R1[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y30_N25
dffeas \RegUnits|R3[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Connectors|Datapath[0]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegUnits|Decoder0~135_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegUnits|R3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RegUnits|R3[0] .is_wysiwyg = "true";
defparam \RegUnits|R3[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y31_N21
dffeas \RegUnits|R2[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Connectors|Datapath[0]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegUnits|Decoder0~132_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegUnits|R2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RegUnits|R2[0] .is_wysiwyg = "true";
defparam \RegUnits|R2[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y32_N25
dffeas \RegUnits|R0[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Connectors|Datapath[0]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegUnits|Decoder0~134_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegUnits|R0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RegUnits|R0[0] .is_wysiwyg = "true";
defparam \RegUnits|R0[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y32_N15
dffeas \RegUnits|R1[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Connectors|Datapath[0]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegUnits|Decoder0~133_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegUnits|R1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RegUnits|R1[0] .is_wysiwyg = "true";
defparam \RegUnits|R1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y32_N14
cycloneive_lcell_comb \RegUnits|Mux15~2 (
// Equation(s):
// \RegUnits|Mux15~2_combout  = (\RegUnits|SR1_MUX[1]~1_combout  & (((\RegUnits|SR1_MUX[0]~0_combout )))) # (!\RegUnits|SR1_MUX[1]~1_combout  & ((\RegUnits|SR1_MUX[0]~0_combout  & ((\RegUnits|R1 [0]))) # (!\RegUnits|SR1_MUX[0]~0_combout  & (\RegUnits|R0 
// [0]))))

	.dataa(\RegUnits|SR1_MUX[1]~1_combout ),
	.datab(\RegUnits|R0 [0]),
	.datac(\RegUnits|R1 [0]),
	.datad(\RegUnits|SR1_MUX[0]~0_combout ),
	.cin(gnd),
	.combout(\RegUnits|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegUnits|Mux15~2 .lut_mask = 16'hFA44;
defparam \RegUnits|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y32_N0
cycloneive_lcell_comb \RegUnits|Mux15~3 (
// Equation(s):
// \RegUnits|Mux15~3_combout  = (\RegUnits|SR1_MUX[1]~1_combout  & ((\RegUnits|Mux15~2_combout  & (\RegUnits|R3 [0])) # (!\RegUnits|Mux15~2_combout  & ((\RegUnits|R2 [0]))))) # (!\RegUnits|SR1_MUX[1]~1_combout  & (((\RegUnits|Mux15~2_combout ))))

	.dataa(\RegUnits|SR1_MUX[1]~1_combout ),
	.datab(\RegUnits|R3 [0]),
	.datac(\RegUnits|R2 [0]),
	.datad(\RegUnits|Mux15~2_combout ),
	.cin(gnd),
	.combout(\RegUnits|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegUnits|Mux15~3 .lut_mask = 16'hDDA0;
defparam \RegUnits|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y31_N25
dffeas \RegUnits|R7[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Connectors|Datapath[0]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegUnits|Decoder0~131_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegUnits|R7 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RegUnits|R7[0] .is_wysiwyg = "true";
defparam \RegUnits|R7[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y31_N13
dffeas \RegUnits|R5[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Connectors|Datapath[0]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegUnits|Decoder0~128_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegUnits|R5 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RegUnits|R5[0] .is_wysiwyg = "true";
defparam \RegUnits|R5[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y31_N8
cycloneive_lcell_comb \RegUnits|R4[0]~feeder (
// Equation(s):
// \RegUnits|R4[0]~feeder_combout  = \Connectors|Datapath[0]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Connectors|Datapath[0]~5_combout ),
	.cin(gnd),
	.combout(\RegUnits|R4[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegUnits|R4[0]~feeder .lut_mask = 16'hFF00;
defparam \RegUnits|R4[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y31_N9
dffeas \RegUnits|R4[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\RegUnits|R4[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegUnits|Decoder0~130_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegUnits|R4 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RegUnits|R4[0] .is_wysiwyg = "true";
defparam \RegUnits|R4[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y31_N5
dffeas \RegUnits|R6[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Connectors|Datapath[0]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegUnits|Decoder0~129_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegUnits|R6 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RegUnits|R6[0] .is_wysiwyg = "true";
defparam \RegUnits|R6[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y31_N4
cycloneive_lcell_comb \RegUnits|Mux15~0 (
// Equation(s):
// \RegUnits|Mux15~0_combout  = (\RegUnits|SR1_MUX[1]~1_combout  & (((\RegUnits|R6 [0]) # (\RegUnits|SR1_MUX[0]~0_combout )))) # (!\RegUnits|SR1_MUX[1]~1_combout  & (\RegUnits|R4 [0] & ((!\RegUnits|SR1_MUX[0]~0_combout ))))

	.dataa(\RegUnits|SR1_MUX[1]~1_combout ),
	.datab(\RegUnits|R4 [0]),
	.datac(\RegUnits|R6 [0]),
	.datad(\RegUnits|SR1_MUX[0]~0_combout ),
	.cin(gnd),
	.combout(\RegUnits|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegUnits|Mux15~0 .lut_mask = 16'hAAE4;
defparam \RegUnits|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y31_N12
cycloneive_lcell_comb \RegUnits|Mux15~1 (
// Equation(s):
// \RegUnits|Mux15~1_combout  = (\RegUnits|SR1_MUX[0]~0_combout  & ((\RegUnits|Mux15~0_combout  & (\RegUnits|R7 [0])) # (!\RegUnits|Mux15~0_combout  & ((\RegUnits|R5 [0]))))) # (!\RegUnits|SR1_MUX[0]~0_combout  & (((\RegUnits|Mux15~0_combout ))))

	.dataa(\RegUnits|SR1_MUX[0]~0_combout ),
	.datab(\RegUnits|R7 [0]),
	.datac(\RegUnits|R5 [0]),
	.datad(\RegUnits|Mux15~0_combout ),
	.cin(gnd),
	.combout(\RegUnits|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegUnits|Mux15~1 .lut_mask = 16'hDDA0;
defparam \RegUnits|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y31_N6
cycloneive_lcell_comb \RegUnits|Mux15~4 (
// Equation(s):
// \RegUnits|Mux15~4_combout  = (\RegUnits|SR1_MUX[2]~2_combout  & ((\RegUnits|Mux15~1_combout ))) # (!\RegUnits|SR1_MUX[2]~2_combout  & (\RegUnits|Mux15~3_combout ))

	.dataa(gnd),
	.datab(\RegUnits|SR1_MUX[2]~2_combout ),
	.datac(\RegUnits|Mux15~3_combout ),
	.datad(\RegUnits|Mux15~1_combout ),
	.cin(gnd),
	.combout(\RegUnits|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegUnits|Mux15~4 .lut_mask = 16'hFC30;
defparam \RegUnits|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y31_N22
cycloneive_lcell_comb \ALU_Unit|Add0~37 (
// Equation(s):
// \ALU_Unit|Add0~37_combout  = (\state_controller|State.S_05_1~q  & !\state_controller|State.S_09~q )

	.dataa(\state_controller|State.S_05_1~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\state_controller|State.S_09~q ),
	.cin(gnd),
	.combout(\ALU_Unit|Add0~37_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|Add0~37 .lut_mask = 16'h00AA;
defparam \ALU_Unit|Add0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y31_N17
dffeas \ALU_Unit|data|data_out[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Instruction_Reg|IR [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALU_Unit|data|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ALU_Unit|data|data_out[0] .is_wysiwyg = "true";
defparam \ALU_Unit|data|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y32_N24
cycloneive_lcell_comb \ALU_Unit|tmp[0]~2 (
// Equation(s):
// \ALU_Unit|tmp[0]~2_combout  = (\Instruction_Reg|IR [0] & ((\RegUnits|R1 [0]) # ((\Instruction_Reg|IR [1])))) # (!\Instruction_Reg|IR [0] & (((\RegUnits|R0 [0] & !\Instruction_Reg|IR [1]))))

	.dataa(\RegUnits|R1 [0]),
	.datab(\Instruction_Reg|IR [0]),
	.datac(\RegUnits|R0 [0]),
	.datad(\Instruction_Reg|IR [1]),
	.cin(gnd),
	.combout(\ALU_Unit|tmp[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|tmp[0]~2 .lut_mask = 16'hCCB8;
defparam \ALU_Unit|tmp[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y31_N20
cycloneive_lcell_comb \ALU_Unit|tmp[0]~3 (
// Equation(s):
// \ALU_Unit|tmp[0]~3_combout  = (\Instruction_Reg|IR [1] & ((\ALU_Unit|tmp[0]~2_combout  & (\RegUnits|R3 [0])) # (!\ALU_Unit|tmp[0]~2_combout  & ((\RegUnits|R2 [0]))))) # (!\Instruction_Reg|IR [1] & (((\ALU_Unit|tmp[0]~2_combout ))))

	.dataa(\Instruction_Reg|IR [1]),
	.datab(\RegUnits|R3 [0]),
	.datac(\RegUnits|R2 [0]),
	.datad(\ALU_Unit|tmp[0]~2_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|tmp[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|tmp[0]~3 .lut_mask = 16'hDDA0;
defparam \ALU_Unit|tmp[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y31_N14
cycloneive_lcell_comb \ALU_Unit|tmp[0]~0 (
// Equation(s):
// \ALU_Unit|tmp[0]~0_combout  = (\Instruction_Reg|IR [0] & (((\Instruction_Reg|IR [1])))) # (!\Instruction_Reg|IR [0] & ((\Instruction_Reg|IR [1] & ((\RegUnits|R6 [0]))) # (!\Instruction_Reg|IR [1] & (\RegUnits|R4 [0]))))

	.dataa(\Instruction_Reg|IR [0]),
	.datab(\RegUnits|R4 [0]),
	.datac(\RegUnits|R6 [0]),
	.datad(\Instruction_Reg|IR [1]),
	.cin(gnd),
	.combout(\ALU_Unit|tmp[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|tmp[0]~0 .lut_mask = 16'hFA44;
defparam \ALU_Unit|tmp[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y31_N24
cycloneive_lcell_comb \ALU_Unit|tmp[0]~1 (
// Equation(s):
// \ALU_Unit|tmp[0]~1_combout  = (\Instruction_Reg|IR [0] & ((\ALU_Unit|tmp[0]~0_combout  & ((\RegUnits|R7 [0]))) # (!\ALU_Unit|tmp[0]~0_combout  & (\RegUnits|R5 [0])))) # (!\Instruction_Reg|IR [0] & (((\ALU_Unit|tmp[0]~0_combout ))))

	.dataa(\RegUnits|R5 [0]),
	.datab(\Instruction_Reg|IR [0]),
	.datac(\RegUnits|R7 [0]),
	.datad(\ALU_Unit|tmp[0]~0_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|tmp[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|tmp[0]~1 .lut_mask = 16'hF388;
defparam \ALU_Unit|tmp[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y31_N4
cycloneive_lcell_comb \ALU_Unit|tmp[0]~4 (
// Equation(s):
// \ALU_Unit|tmp[0]~4_combout  = (!\state_controller|SR2MUX~0_combout  & ((\Instruction_Reg|IR [2] & ((\ALU_Unit|tmp[0]~1_combout ))) # (!\Instruction_Reg|IR [2] & (\ALU_Unit|tmp[0]~3_combout ))))

	.dataa(\state_controller|SR2MUX~0_combout ),
	.datab(\ALU_Unit|tmp[0]~3_combout ),
	.datac(\Instruction_Reg|IR [2]),
	.datad(\ALU_Unit|tmp[0]~1_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|tmp[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|tmp[0]~4 .lut_mask = 16'h5404;
defparam \ALU_Unit|tmp[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y31_N16
cycloneive_lcell_comb \ALU_Unit|tmp[0]~5 (
// Equation(s):
// \ALU_Unit|tmp[0]~5_combout  = (\ALU_Unit|tmp[0]~4_combout ) # ((\state_controller|SR2MUX~0_combout  & \ALU_Unit|data|data_out [0]))

	.dataa(\state_controller|SR2MUX~0_combout ),
	.datab(gnd),
	.datac(\ALU_Unit|data|data_out [0]),
	.datad(\ALU_Unit|tmp[0]~4_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|tmp[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|tmp[0]~5 .lut_mask = 16'hFFA0;
defparam \ALU_Unit|tmp[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y34_N0
cycloneive_lcell_comb \ALU_Unit|Add0~35 (
// Equation(s):
// \ALU_Unit|Add0~35_combout  = (\ALU_Unit|tmp[0]~5_combout  & (\RegUnits|Mux15~4_combout  $ (VCC))) # (!\ALU_Unit|tmp[0]~5_combout  & (\RegUnits|Mux15~4_combout  & VCC))
// \ALU_Unit|Add0~36  = CARRY((\ALU_Unit|tmp[0]~5_combout  & \RegUnits|Mux15~4_combout ))

	.dataa(\ALU_Unit|tmp[0]~5_combout ),
	.datab(\RegUnits|Mux15~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\ALU_Unit|Add0~35_combout ),
	.cout(\ALU_Unit|Add0~36 ));
// synopsys translate_off
defparam \ALU_Unit|Add0~35 .lut_mask = 16'h6688;
defparam \ALU_Unit|Add0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y34_N14
cycloneive_lcell_comb \ALU_Unit|Add0~85 (
// Equation(s):
// \ALU_Unit|Add0~85_combout  = (\state_controller|State.S_09~q  & (((!\RegUnits|Mux15~4_combout )))) # (!\state_controller|State.S_09~q  & (!\state_controller|State.S_05_1~q  & (\ALU_Unit|Add0~35_combout )))

	.dataa(\state_controller|State.S_09~q ),
	.datab(\state_controller|State.S_05_1~q ),
	.datac(\ALU_Unit|Add0~35_combout ),
	.datad(\RegUnits|Mux15~4_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|Add0~85_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|Add0~85 .lut_mask = 16'h10BA;
defparam \ALU_Unit|Add0~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y34_N16
cycloneive_lcell_comb \ALU_Unit|Add0~38 (
// Equation(s):
// \ALU_Unit|Add0~38_combout  = (\ALU_Unit|Add0~85_combout ) # ((\RegUnits|Mux15~4_combout  & (\ALU_Unit|Add0~37_combout  & \ALU_Unit|tmp[0]~5_combout )))

	.dataa(\RegUnits|Mux15~4_combout ),
	.datab(\ALU_Unit|Add0~37_combout ),
	.datac(\ALU_Unit|Add0~85_combout ),
	.datad(\ALU_Unit|tmp[0]~5_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|Add0~38_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|Add0~38 .lut_mask = 16'hF8F0;
defparam \ALU_Unit|Add0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y34_N16
cycloneive_lcell_comb \Connectors|Datapath[0]~4 (
// Equation(s):
// \Connectors|Datapath[0]~4_combout  = (\Connectors|Datapath[4]~3_combout  & (((\Connectors|Datapath[4]~1_combout ) # (\ALU_Unit|Add0~38_combout )))) # (!\Connectors|Datapath[4]~3_combout  & (\Memory_Data_Reg|MDR_out [0] & 
// (!\Connectors|Datapath[4]~1_combout )))

	.dataa(\Connectors|Datapath[4]~3_combout ),
	.datab(\Memory_Data_Reg|MDR_out [0]),
	.datac(\Connectors|Datapath[4]~1_combout ),
	.datad(\ALU_Unit|Add0~38_combout ),
	.cin(gnd),
	.combout(\Connectors|Datapath[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Connectors|Datapath[0]~4 .lut_mask = 16'hAEA4;
defparam \Connectors|Datapath[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y30_N24
cycloneive_lcell_comb \Connectors|Datapath[0]~5 (
// Equation(s):
// \Connectors|Datapath[0]~5_combout  = (\Connectors|Datapath[4]~1_combout  & ((\Connectors|Datapath[0]~4_combout  & (\Program_Counter|PC_new [0])) # (!\Connectors|Datapath[0]~4_combout  & ((\AddrUnit|Adder_out[0]~0_combout ))))) # 
// (!\Connectors|Datapath[4]~1_combout  & (((\Connectors|Datapath[0]~4_combout ))))

	.dataa(\Program_Counter|PC_new [0]),
	.datab(\Connectors|Datapath[4]~1_combout ),
	.datac(\AddrUnit|Adder_out[0]~0_combout ),
	.datad(\Connectors|Datapath[0]~4_combout ),
	.cin(gnd),
	.combout(\Connectors|Datapath[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Connectors|Datapath[0]~5 .lut_mask = 16'hBBC0;
defparam \Connectors|Datapath[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y30_N0
cycloneive_lcell_comb \Instruction_Reg|IR_temp[0]~0 (
// Equation(s):
// \Instruction_Reg|IR_temp[0]~0_combout  = (\Reset~input_o  & \Connectors|Datapath[0]~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\Connectors|Datapath[0]~5_combout ),
	.cin(gnd),
	.combout(\Instruction_Reg|IR_temp[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Instruction_Reg|IR_temp[0]~0 .lut_mask = 16'hF000;
defparam \Instruction_Reg|IR_temp[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y31_N1
dffeas \Instruction_Reg|IR[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Instruction_Reg|IR_temp[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Instruction_Reg|IR[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Instruction_Reg|IR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Instruction_Reg|IR[0] .is_wysiwyg = "true";
defparam \Instruction_Reg|IR[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y32_N21
dffeas \RegUnits|R0[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Connectors|Datapath[1]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegUnits|Decoder0~134_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegUnits|R0 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RegUnits|R0[1] .is_wysiwyg = "true";
defparam \RegUnits|R0[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y31_N0
cycloneive_lcell_comb \ALU_Unit|tmp[1]~8 (
// Equation(s):
// \ALU_Unit|tmp[1]~8_combout  = (\Instruction_Reg|IR [1] & (((\Instruction_Reg|IR [0])))) # (!\Instruction_Reg|IR [1] & ((\Instruction_Reg|IR [0] & (\RegUnits|R1 [1])) # (!\Instruction_Reg|IR [0] & ((\RegUnits|R0 [1])))))

	.dataa(\Instruction_Reg|IR [1]),
	.datab(\RegUnits|R1 [1]),
	.datac(\Instruction_Reg|IR [0]),
	.datad(\RegUnits|R0 [1]),
	.cin(gnd),
	.combout(\ALU_Unit|tmp[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|tmp[1]~8 .lut_mask = 16'hE5E0;
defparam \ALU_Unit|tmp[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y31_N26
cycloneive_lcell_comb \ALU_Unit|tmp[1]~9 (
// Equation(s):
// \ALU_Unit|tmp[1]~9_combout  = (\Instruction_Reg|IR [1] & ((\ALU_Unit|tmp[1]~8_combout  & (\RegUnits|R3 [1])) # (!\ALU_Unit|tmp[1]~8_combout  & ((\RegUnits|R2 [1]))))) # (!\Instruction_Reg|IR [1] & (((\ALU_Unit|tmp[1]~8_combout ))))

	.dataa(\Instruction_Reg|IR [1]),
	.datab(\RegUnits|R3 [1]),
	.datac(\RegUnits|R2 [1]),
	.datad(\ALU_Unit|tmp[1]~8_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|tmp[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|tmp[1]~9 .lut_mask = 16'hDDA0;
defparam \ALU_Unit|tmp[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y34_N1
dffeas \RegUnits|R7[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Connectors|Datapath[1]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegUnits|Decoder0~131_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegUnits|R7 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RegUnits|R7[1] .is_wysiwyg = "true";
defparam \RegUnits|R7[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y34_N21
dffeas \RegUnits|R5[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Connectors|Datapath[1]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegUnits|Decoder0~128_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegUnits|R5 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RegUnits|R5[1] .is_wysiwyg = "true";
defparam \RegUnits|R5[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y31_N14
cycloneive_lcell_comb \RegUnits|R6[1]~feeder (
// Equation(s):
// \RegUnits|R6[1]~feeder_combout  = \Connectors|Datapath[1]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Connectors|Datapath[1]~7_combout ),
	.cin(gnd),
	.combout(\RegUnits|R6[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegUnits|R6[1]~feeder .lut_mask = 16'hFF00;
defparam \RegUnits|R6[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y31_N15
dffeas \RegUnits|R6[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\RegUnits|R6[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegUnits|Decoder0~129_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegUnits|R6 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RegUnits|R6[1] .is_wysiwyg = "true";
defparam \RegUnits|R6[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y34_N17
dffeas \RegUnits|R4[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Connectors|Datapath[1]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegUnits|Decoder0~130_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegUnits|R4 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RegUnits|R4[1] .is_wysiwyg = "true";
defparam \RegUnits|R4[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y31_N30
cycloneive_lcell_comb \ALU_Unit|tmp[1]~6 (
// Equation(s):
// \ALU_Unit|tmp[1]~6_combout  = (\Instruction_Reg|IR [0] & (((\Instruction_Reg|IR [1])))) # (!\Instruction_Reg|IR [0] & ((\Instruction_Reg|IR [1] & (\RegUnits|R6 [1])) # (!\Instruction_Reg|IR [1] & ((\RegUnits|R4 [1])))))

	.dataa(\Instruction_Reg|IR [0]),
	.datab(\RegUnits|R6 [1]),
	.datac(\Instruction_Reg|IR [1]),
	.datad(\RegUnits|R4 [1]),
	.cin(gnd),
	.combout(\ALU_Unit|tmp[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|tmp[1]~6 .lut_mask = 16'hE5E0;
defparam \ALU_Unit|tmp[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y34_N20
cycloneive_lcell_comb \ALU_Unit|tmp[1]~7 (
// Equation(s):
// \ALU_Unit|tmp[1]~7_combout  = (\Instruction_Reg|IR [0] & ((\ALU_Unit|tmp[1]~6_combout  & (\RegUnits|R7 [1])) # (!\ALU_Unit|tmp[1]~6_combout  & ((\RegUnits|R5 [1]))))) # (!\Instruction_Reg|IR [0] & (((\ALU_Unit|tmp[1]~6_combout ))))

	.dataa(\Instruction_Reg|IR [0]),
	.datab(\RegUnits|R7 [1]),
	.datac(\RegUnits|R5 [1]),
	.datad(\ALU_Unit|tmp[1]~6_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|tmp[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|tmp[1]~7 .lut_mask = 16'hDDA0;
defparam \ALU_Unit|tmp[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y34_N18
cycloneive_lcell_comb \ALU_Unit|tmp[1]~10 (
// Equation(s):
// \ALU_Unit|tmp[1]~10_combout  = (!\state_controller|SR2MUX~0_combout  & ((\Instruction_Reg|IR [2] & ((\ALU_Unit|tmp[1]~7_combout ))) # (!\Instruction_Reg|IR [2] & (\ALU_Unit|tmp[1]~9_combout ))))

	.dataa(\Instruction_Reg|IR [2]),
	.datab(\state_controller|SR2MUX~0_combout ),
	.datac(\ALU_Unit|tmp[1]~9_combout ),
	.datad(\ALU_Unit|tmp[1]~7_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|tmp[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|tmp[1]~10 .lut_mask = 16'h3210;
defparam \ALU_Unit|tmp[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y34_N8
cycloneive_lcell_comb \ALU_Unit|tmp[1]~11 (
// Equation(s):
// \ALU_Unit|tmp[1]~11_combout  = (\ALU_Unit|tmp[1]~10_combout ) # ((\state_controller|SR2MUX~0_combout  & \ALU_Unit|data|data_out [1]))

	.dataa(gnd),
	.datab(\state_controller|SR2MUX~0_combout ),
	.datac(\ALU_Unit|data|data_out [1]),
	.datad(\ALU_Unit|tmp[1]~10_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|tmp[1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|tmp[1]~11 .lut_mask = 16'hFFC0;
defparam \ALU_Unit|tmp[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y34_N2
cycloneive_lcell_comb \ALU_Unit|Add0~39 (
// Equation(s):
// \ALU_Unit|Add0~39_combout  = (\ALU_Unit|tmp[1]~11_combout  & ((\RegUnits|Mux14~4_combout  & (\ALU_Unit|Add0~36  & VCC)) # (!\RegUnits|Mux14~4_combout  & (!\ALU_Unit|Add0~36 )))) # (!\ALU_Unit|tmp[1]~11_combout  & ((\RegUnits|Mux14~4_combout  & 
// (!\ALU_Unit|Add0~36 )) # (!\RegUnits|Mux14~4_combout  & ((\ALU_Unit|Add0~36 ) # (GND)))))
// \ALU_Unit|Add0~40  = CARRY((\ALU_Unit|tmp[1]~11_combout  & (!\RegUnits|Mux14~4_combout  & !\ALU_Unit|Add0~36 )) # (!\ALU_Unit|tmp[1]~11_combout  & ((!\ALU_Unit|Add0~36 ) # (!\RegUnits|Mux14~4_combout ))))

	.dataa(\ALU_Unit|tmp[1]~11_combout ),
	.datab(\RegUnits|Mux14~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_Unit|Add0~36 ),
	.combout(\ALU_Unit|Add0~39_combout ),
	.cout(\ALU_Unit|Add0~40 ));
// synopsys translate_off
defparam \ALU_Unit|Add0~39 .lut_mask = 16'h9617;
defparam \ALU_Unit|Add0~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X82_Y34_N20
cycloneive_lcell_comb \ALU_Unit|Add0~86 (
// Equation(s):
// \ALU_Unit|Add0~86_combout  = (\state_controller|State.S_09~q  & (((!\RegUnits|Mux14~4_combout )))) # (!\state_controller|State.S_09~q  & (!\state_controller|State.S_05_1~q  & ((\ALU_Unit|Add0~39_combout ))))

	.dataa(\state_controller|State.S_09~q ),
	.datab(\state_controller|State.S_05_1~q ),
	.datac(\RegUnits|Mux14~4_combout ),
	.datad(\ALU_Unit|Add0~39_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|Add0~86_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|Add0~86 .lut_mask = 16'h1B0A;
defparam \ALU_Unit|Add0~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y34_N22
cycloneive_lcell_comb \ALU_Unit|Add0~41 (
// Equation(s):
// \ALU_Unit|Add0~41_combout  = (\ALU_Unit|Add0~86_combout ) # ((\ALU_Unit|tmp[1]~11_combout  & (\ALU_Unit|Add0~37_combout  & \RegUnits|Mux14~4_combout )))

	.dataa(\ALU_Unit|tmp[1]~11_combout ),
	.datab(\ALU_Unit|Add0~37_combout ),
	.datac(\RegUnits|Mux14~4_combout ),
	.datad(\ALU_Unit|Add0~86_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|Add0~41_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|Add0~41 .lut_mask = 16'hFF80;
defparam \ALU_Unit|Add0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y29_N14
cycloneive_lcell_comb \AddrUnit|ADDR2_outt[1]~1 (
// Equation(s):
// \AddrUnit|ADDR2_outt[1]~1_combout  = (\Instruction_Reg|IR [1] & ((\state_controller|State.S_06~q ) # ((\state_controller|State.S_07~q ) # (!\state_controller|ADDR1MUX~0_combout ))))

	.dataa(\state_controller|State.S_06~q ),
	.datab(\state_controller|ADDR1MUX~0_combout ),
	.datac(\state_controller|State.S_07~q ),
	.datad(\Instruction_Reg|IR [1]),
	.cin(gnd),
	.combout(\AddrUnit|ADDR2_outt[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \AddrUnit|ADDR2_outt[1]~1 .lut_mask = 16'hFB00;
defparam \AddrUnit|ADDR2_outt[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y29_N0
cycloneive_lcell_comb \AddrUnit|ADDR2_outt[0]~0 (
// Equation(s):
// \AddrUnit|ADDR2_outt[0]~0_combout  = (\Instruction_Reg|IR [0] & ((\state_controller|State.S_06~q ) # ((\state_controller|State.S_07~q ) # (!\state_controller|ADDR1MUX~0_combout ))))

	.dataa(\state_controller|State.S_06~q ),
	.datab(\state_controller|ADDR1MUX~0_combout ),
	.datac(\state_controller|State.S_07~q ),
	.datad(\Instruction_Reg|IR [0]),
	.cin(gnd),
	.combout(\AddrUnit|ADDR2_outt[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \AddrUnit|ADDR2_outt[0]~0 .lut_mask = 16'hFB00;
defparam \AddrUnit|ADDR2_outt[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y30_N0
cycloneive_lcell_comb \AddrUnit|Adder_out[0]~0 (
// Equation(s):
// \AddrUnit|Adder_out[0]~0_combout  = (\AddrUnit|ADDR1_outt[0]~32_combout  & (\AddrUnit|ADDR2_outt[0]~0_combout  $ (VCC))) # (!\AddrUnit|ADDR1_outt[0]~32_combout  & (\AddrUnit|ADDR2_outt[0]~0_combout  & VCC))
// \AddrUnit|Adder_out[0]~1  = CARRY((\AddrUnit|ADDR1_outt[0]~32_combout  & \AddrUnit|ADDR2_outt[0]~0_combout ))

	.dataa(\AddrUnit|ADDR1_outt[0]~32_combout ),
	.datab(\AddrUnit|ADDR2_outt[0]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\AddrUnit|Adder_out[0]~0_combout ),
	.cout(\AddrUnit|Adder_out[0]~1 ));
// synopsys translate_off
defparam \AddrUnit|Adder_out[0]~0 .lut_mask = 16'h6688;
defparam \AddrUnit|Adder_out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y30_N2
cycloneive_lcell_comb \AddrUnit|Adder_out[1]~2 (
// Equation(s):
// \AddrUnit|Adder_out[1]~2_combout  = (\AddrUnit|ADDR1_outt[1]~34_combout  & ((\AddrUnit|ADDR2_outt[1]~1_combout  & (\AddrUnit|Adder_out[0]~1  & VCC)) # (!\AddrUnit|ADDR2_outt[1]~1_combout  & (!\AddrUnit|Adder_out[0]~1 )))) # 
// (!\AddrUnit|ADDR1_outt[1]~34_combout  & ((\AddrUnit|ADDR2_outt[1]~1_combout  & (!\AddrUnit|Adder_out[0]~1 )) # (!\AddrUnit|ADDR2_outt[1]~1_combout  & ((\AddrUnit|Adder_out[0]~1 ) # (GND)))))
// \AddrUnit|Adder_out[1]~3  = CARRY((\AddrUnit|ADDR1_outt[1]~34_combout  & (!\AddrUnit|ADDR2_outt[1]~1_combout  & !\AddrUnit|Adder_out[0]~1 )) # (!\AddrUnit|ADDR1_outt[1]~34_combout  & ((!\AddrUnit|Adder_out[0]~1 ) # (!\AddrUnit|ADDR2_outt[1]~1_combout ))))

	.dataa(\AddrUnit|ADDR1_outt[1]~34_combout ),
	.datab(\AddrUnit|ADDR2_outt[1]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\AddrUnit|Adder_out[0]~1 ),
	.combout(\AddrUnit|Adder_out[1]~2_combout ),
	.cout(\AddrUnit|Adder_out[1]~3 ));
// synopsys translate_off
defparam \AddrUnit|Adder_out[1]~2 .lut_mask = 16'h9617;
defparam \AddrUnit|Adder_out[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N1
cycloneive_io_ibuf \S[1]~input (
	.i(S[1]),
	.ibar(gnd),
	.o(\S[1]~input_o ));
// synopsys translate_off
defparam \S[1]~input .bus_hold = "false";
defparam \S[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N1
cycloneive_io_ibuf \Data[1]~input (
	.i(Data[1]),
	.ibar(gnd),
	.o(\Data[1]~input_o ));
// synopsys translate_off
defparam \Data[1]~input .bus_hold = "false";
defparam \Data[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X83_Y17_N31
dffeas \tr0|Data_read_buffer[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|Data_read_buffer [1]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|Data_read_buffer[1] .is_wysiwyg = "true";
defparam \tr0|Data_read_buffer[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y17_N30
cycloneive_lcell_comb \Memory_Data_Reg|MDR[1]~3 (
// Equation(s):
// \Memory_Data_Reg|MDR[1]~3_combout  = (\Memory_Data_Reg|MDR[0]~0_combout  & ((\memory_subsystem|Equal0~4_combout  & (\S[1]~input_o )) # (!\memory_subsystem|Equal0~4_combout  & ((\tr0|Data_read_buffer [1])))))

	.dataa(\S[1]~input_o ),
	.datab(\Memory_Data_Reg|MDR[0]~0_combout ),
	.datac(\tr0|Data_read_buffer [1]),
	.datad(\memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\Memory_Data_Reg|MDR[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Memory_Data_Reg|MDR[1]~3 .lut_mask = 16'h88C0;
defparam \Memory_Data_Reg|MDR[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y33_N28
cycloneive_lcell_comb \Memory_Data_Reg|MDR[1]~4 (
// Equation(s):
// \Memory_Data_Reg|MDR[1]~4_combout  = (\Memory_Data_Reg|MDR[1]~3_combout ) # ((\Reset~input_o  & (!\state_controller|WideOr21~0_combout  & \Connectors|Datapath[1]~7_combout )))

	.dataa(\Reset~input_o ),
	.datab(\Memory_Data_Reg|MDR[1]~3_combout ),
	.datac(\state_controller|WideOr21~0_combout ),
	.datad(\Connectors|Datapath[1]~7_combout ),
	.cin(gnd),
	.combout(\Memory_Data_Reg|MDR[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Memory_Data_Reg|MDR[1]~4 .lut_mask = 16'hCECC;
defparam \Memory_Data_Reg|MDR[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y33_N29
dffeas \Memory_Data_Reg|MDR_out[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Memory_Data_Reg|MDR[1]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Memory_Data_Reg|MDR_out[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Memory_Data_Reg|MDR_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Memory_Data_Reg|MDR_out[1] .is_wysiwyg = "true";
defparam \Memory_Data_Reg|MDR_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y30_N20
cycloneive_lcell_comb \Connectors|Datapath[1]~6 (
// Equation(s):
// \Connectors|Datapath[1]~6_combout  = (\Connectors|Datapath[4]~3_combout  & (\Connectors|Datapath[4]~1_combout )) # (!\Connectors|Datapath[4]~3_combout  & ((\Connectors|Datapath[4]~1_combout  & (\AddrUnit|Adder_out[1]~2_combout )) # 
// (!\Connectors|Datapath[4]~1_combout  & ((\Memory_Data_Reg|MDR_out [1])))))

	.dataa(\Connectors|Datapath[4]~3_combout ),
	.datab(\Connectors|Datapath[4]~1_combout ),
	.datac(\AddrUnit|Adder_out[1]~2_combout ),
	.datad(\Memory_Data_Reg|MDR_out [1]),
	.cin(gnd),
	.combout(\Connectors|Datapath[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Connectors|Datapath[1]~6 .lut_mask = 16'hD9C8;
defparam \Connectors|Datapath[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y30_N22
cycloneive_lcell_comb \Connectors|Datapath[1]~7 (
// Equation(s):
// \Connectors|Datapath[1]~7_combout  = (\Connectors|Datapath[4]~3_combout  & ((\Connectors|Datapath[1]~6_combout  & (\Program_Counter|PC_new [1])) # (!\Connectors|Datapath[1]~6_combout  & ((\ALU_Unit|Add0~41_combout ))))) # 
// (!\Connectors|Datapath[4]~3_combout  & (((\Connectors|Datapath[1]~6_combout ))))

	.dataa(\Program_Counter|PC_new [1]),
	.datab(\Connectors|Datapath[4]~3_combout ),
	.datac(\ALU_Unit|Add0~41_combout ),
	.datad(\Connectors|Datapath[1]~6_combout ),
	.cin(gnd),
	.combout(\Connectors|Datapath[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \Connectors|Datapath[1]~7 .lut_mask = 16'hBBC0;
defparam \Connectors|Datapath[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y30_N23
dffeas \RegUnits|R3[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Connectors|Datapath[1]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegUnits|Decoder0~135_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegUnits|R3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RegUnits|R3[1] .is_wysiwyg = "true";
defparam \RegUnits|R3[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y32_N20
cycloneive_lcell_comb \RegUnits|Mux14~2 (
// Equation(s):
// \RegUnits|Mux14~2_combout  = (\RegUnits|SR1_MUX[1]~1_combout  & (((\RegUnits|SR1_MUX[0]~0_combout )))) # (!\RegUnits|SR1_MUX[1]~1_combout  & ((\RegUnits|SR1_MUX[0]~0_combout  & (\RegUnits|R1 [1])) # (!\RegUnits|SR1_MUX[0]~0_combout  & ((\RegUnits|R0 
// [1])))))

	.dataa(\RegUnits|SR1_MUX[1]~1_combout ),
	.datab(\RegUnits|R1 [1]),
	.datac(\RegUnits|R0 [1]),
	.datad(\RegUnits|SR1_MUX[0]~0_combout ),
	.cin(gnd),
	.combout(\RegUnits|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegUnits|Mux14~2 .lut_mask = 16'hEE50;
defparam \RegUnits|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y32_N26
cycloneive_lcell_comb \RegUnits|Mux14~3 (
// Equation(s):
// \RegUnits|Mux14~3_combout  = (\RegUnits|SR1_MUX[1]~1_combout  & ((\RegUnits|Mux14~2_combout  & (\RegUnits|R3 [1])) # (!\RegUnits|Mux14~2_combout  & ((\RegUnits|R2 [1]))))) # (!\RegUnits|SR1_MUX[1]~1_combout  & (((\RegUnits|Mux14~2_combout ))))

	.dataa(\RegUnits|SR1_MUX[1]~1_combout ),
	.datab(\RegUnits|R3 [1]),
	.datac(\RegUnits|R2 [1]),
	.datad(\RegUnits|Mux14~2_combout ),
	.cin(gnd),
	.combout(\RegUnits|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegUnits|Mux14~3 .lut_mask = 16'hDDA0;
defparam \RegUnits|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y34_N6
cycloneive_lcell_comb \RegUnits|Mux14~0 (
// Equation(s):
// \RegUnits|Mux14~0_combout  = (\RegUnits|SR1_MUX[1]~1_combout  & (((\RegUnits|R6 [1]) # (\RegUnits|SR1_MUX[0]~0_combout )))) # (!\RegUnits|SR1_MUX[1]~1_combout  & (\RegUnits|R4 [1] & ((!\RegUnits|SR1_MUX[0]~0_combout ))))

	.dataa(\RegUnits|R4 [1]),
	.datab(\RegUnits|R6 [1]),
	.datac(\RegUnits|SR1_MUX[1]~1_combout ),
	.datad(\RegUnits|SR1_MUX[0]~0_combout ),
	.cin(gnd),
	.combout(\RegUnits|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegUnits|Mux14~0 .lut_mask = 16'hF0CA;
defparam \RegUnits|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y34_N0
cycloneive_lcell_comb \RegUnits|Mux14~1 (
// Equation(s):
// \RegUnits|Mux14~1_combout  = (\RegUnits|SR1_MUX[0]~0_combout  & ((\RegUnits|Mux14~0_combout  & ((\RegUnits|R7 [1]))) # (!\RegUnits|Mux14~0_combout  & (\RegUnits|R5 [1])))) # (!\RegUnits|SR1_MUX[0]~0_combout  & (((\RegUnits|Mux14~0_combout ))))

	.dataa(\RegUnits|SR1_MUX[0]~0_combout ),
	.datab(\RegUnits|R5 [1]),
	.datac(\RegUnits|R7 [1]),
	.datad(\RegUnits|Mux14~0_combout ),
	.cin(gnd),
	.combout(\RegUnits|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegUnits|Mux14~1 .lut_mask = 16'hF588;
defparam \RegUnits|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y32_N24
cycloneive_lcell_comb \RegUnits|Mux14~4 (
// Equation(s):
// \RegUnits|Mux14~4_combout  = (\RegUnits|SR1_MUX[2]~2_combout  & ((\RegUnits|Mux14~1_combout ))) # (!\RegUnits|SR1_MUX[2]~2_combout  & (\RegUnits|Mux14~3_combout ))

	.dataa(\RegUnits|Mux14~3_combout ),
	.datab(\RegUnits|SR1_MUX[2]~2_combout ),
	.datac(gnd),
	.datad(\RegUnits|Mux14~1_combout ),
	.cin(gnd),
	.combout(\RegUnits|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegUnits|Mux14~4 .lut_mask = 16'hEE22;
defparam \RegUnits|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y32_N18
cycloneive_lcell_comb \AddrUnit|ADDR1_outt[1]~34 (
// Equation(s):
// \AddrUnit|ADDR1_outt[1]~34_combout  = (\state_controller|State.S_22~q  & (\Program_Counter|PC_new [1])) # (!\state_controller|State.S_22~q  & ((\state_controller|State.S_21~q  & (\Program_Counter|PC_new [1])) # (!\state_controller|State.S_21~q  & 
// ((\RegUnits|Mux14~4_combout )))))

	.dataa(\state_controller|State.S_22~q ),
	.datab(\Program_Counter|PC_new [1]),
	.datac(\state_controller|State.S_21~q ),
	.datad(\RegUnits|Mux14~4_combout ),
	.cin(gnd),
	.combout(\AddrUnit|ADDR1_outt[1]~34_combout ),
	.cout());
// synopsys translate_off
defparam \AddrUnit|ADDR1_outt[1]~34 .lut_mask = 16'hCDC8;
defparam \AddrUnit|ADDR1_outt[1]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y30_N4
cycloneive_lcell_comb \AddrUnit|Adder_out[2]~4 (
// Equation(s):
// \AddrUnit|Adder_out[2]~4_combout  = ((\AddrUnit|ADDR2_outt[2]~2_combout  $ (\AddrUnit|ADDR1_outt[2]~35_combout  $ (!\AddrUnit|Adder_out[1]~3 )))) # (GND)
// \AddrUnit|Adder_out[2]~5  = CARRY((\AddrUnit|ADDR2_outt[2]~2_combout  & ((\AddrUnit|ADDR1_outt[2]~35_combout ) # (!\AddrUnit|Adder_out[1]~3 ))) # (!\AddrUnit|ADDR2_outt[2]~2_combout  & (\AddrUnit|ADDR1_outt[2]~35_combout  & !\AddrUnit|Adder_out[1]~3 )))

	.dataa(\AddrUnit|ADDR2_outt[2]~2_combout ),
	.datab(\AddrUnit|ADDR1_outt[2]~35_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\AddrUnit|Adder_out[1]~3 ),
	.combout(\AddrUnit|Adder_out[2]~4_combout ),
	.cout(\AddrUnit|Adder_out[2]~5 ));
// synopsys translate_off
defparam \AddrUnit|Adder_out[2]~4 .lut_mask = 16'h698E;
defparam \AddrUnit|Adder_out[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N8
cycloneive_io_ibuf \S[2]~input (
	.i(S[2]),
	.ibar(gnd),
	.o(\S[2]~input_o ));
// synopsys translate_off
defparam \S[2]~input .bus_hold = "false";
defparam \S[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N22
cycloneive_io_ibuf \Data[2]~input (
	.i(Data[2]),
	.ibar(gnd),
	.o(\Data[2]~input_o ));
// synopsys translate_off
defparam \Data[2]~input .bus_hold = "false";
defparam \Data[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X83_Y17_N29
dffeas \tr0|Data_read_buffer[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|Data_read_buffer [2]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|Data_read_buffer[2] .is_wysiwyg = "true";
defparam \tr0|Data_read_buffer[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y17_N28
cycloneive_lcell_comb \Memory_Data_Reg|MDR[2]~5 (
// Equation(s):
// \Memory_Data_Reg|MDR[2]~5_combout  = (\Memory_Data_Reg|MDR[0]~0_combout  & ((\memory_subsystem|Equal0~4_combout  & (\S[2]~input_o )) # (!\memory_subsystem|Equal0~4_combout  & ((\tr0|Data_read_buffer [2])))))

	.dataa(\S[2]~input_o ),
	.datab(\Memory_Data_Reg|MDR[0]~0_combout ),
	.datac(\tr0|Data_read_buffer [2]),
	.datad(\memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\Memory_Data_Reg|MDR[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Memory_Data_Reg|MDR[2]~5 .lut_mask = 16'h88C0;
defparam \Memory_Data_Reg|MDR[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y28_N14
cycloneive_lcell_comb \Memory_Data_Reg|MDR[2]~6 (
// Equation(s):
// \Memory_Data_Reg|MDR[2]~6_combout  = (\Memory_Data_Reg|MDR[2]~5_combout ) # ((\Reset~input_o  & (!\state_controller|WideOr21~0_combout  & \Connectors|Datapath[2]~9_combout )))

	.dataa(\Reset~input_o ),
	.datab(\state_controller|WideOr21~0_combout ),
	.datac(\Memory_Data_Reg|MDR[2]~5_combout ),
	.datad(\Connectors|Datapath[2]~9_combout ),
	.cin(gnd),
	.combout(\Memory_Data_Reg|MDR[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Memory_Data_Reg|MDR[2]~6 .lut_mask = 16'hF2F0;
defparam \Memory_Data_Reg|MDR[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y28_N15
dffeas \Memory_Data_Reg|MDR_out[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Memory_Data_Reg|MDR[2]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Memory_Data_Reg|MDR_out[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Memory_Data_Reg|MDR_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Memory_Data_Reg|MDR_out[2] .is_wysiwyg = "true";
defparam \Memory_Data_Reg|MDR_out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y31_N25
dffeas \ALU_Unit|data|data_out[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Instruction_Reg|IR [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALU_Unit|data|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ALU_Unit|data|data_out[2] .is_wysiwyg = "true";
defparam \ALU_Unit|data|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y32_N18
cycloneive_lcell_comb \ALU_Unit|tmp[2]~14 (
// Equation(s):
// \ALU_Unit|tmp[2]~14_combout  = (\Instruction_Reg|IR [0] & (((\RegUnits|R1 [2]) # (\Instruction_Reg|IR [1])))) # (!\Instruction_Reg|IR [0] & (\RegUnits|R0 [2] & ((!\Instruction_Reg|IR [1]))))

	.dataa(\RegUnits|R0 [2]),
	.datab(\Instruction_Reg|IR [0]),
	.datac(\RegUnits|R1 [2]),
	.datad(\Instruction_Reg|IR [1]),
	.cin(gnd),
	.combout(\ALU_Unit|tmp[2]~14_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|tmp[2]~14 .lut_mask = 16'hCCE2;
defparam \ALU_Unit|tmp[2]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y31_N8
cycloneive_lcell_comb \ALU_Unit|tmp[2]~15 (
// Equation(s):
// \ALU_Unit|tmp[2]~15_combout  = (\Instruction_Reg|IR [1] & ((\ALU_Unit|tmp[2]~14_combout  & (\RegUnits|R3 [2])) # (!\ALU_Unit|tmp[2]~14_combout  & ((\RegUnits|R2 [2]))))) # (!\Instruction_Reg|IR [1] & (((\ALU_Unit|tmp[2]~14_combout ))))

	.dataa(\Instruction_Reg|IR [1]),
	.datab(\RegUnits|R3 [2]),
	.datac(\RegUnits|R2 [2]),
	.datad(\ALU_Unit|tmp[2]~14_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|tmp[2]~15_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|tmp[2]~15 .lut_mask = 16'hDDA0;
defparam \ALU_Unit|tmp[2]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y31_N2
cycloneive_lcell_comb \ALU_Unit|tmp[2]~12 (
// Equation(s):
// \ALU_Unit|tmp[2]~12_combout  = (\Instruction_Reg|IR [1] & ((\RegUnits|R6 [2]) # ((\Instruction_Reg|IR [0])))) # (!\Instruction_Reg|IR [1] & (((\RegUnits|R4 [2] & !\Instruction_Reg|IR [0]))))

	.dataa(\RegUnits|R6 [2]),
	.datab(\RegUnits|R4 [2]),
	.datac(\Instruction_Reg|IR [1]),
	.datad(\Instruction_Reg|IR [0]),
	.cin(gnd),
	.combout(\ALU_Unit|tmp[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|tmp[2]~12 .lut_mask = 16'hF0AC;
defparam \ALU_Unit|tmp[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y31_N12
cycloneive_lcell_comb \ALU_Unit|tmp[2]~13 (
// Equation(s):
// \ALU_Unit|tmp[2]~13_combout  = (\ALU_Unit|tmp[2]~12_combout  & (((\RegUnits|R7 [2])) # (!\Instruction_Reg|IR [0]))) # (!\ALU_Unit|tmp[2]~12_combout  & (\Instruction_Reg|IR [0] & ((\RegUnits|R5 [2]))))

	.dataa(\ALU_Unit|tmp[2]~12_combout ),
	.datab(\Instruction_Reg|IR [0]),
	.datac(\RegUnits|R7 [2]),
	.datad(\RegUnits|R5 [2]),
	.cin(gnd),
	.combout(\ALU_Unit|tmp[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|tmp[2]~13 .lut_mask = 16'hE6A2;
defparam \ALU_Unit|tmp[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y31_N6
cycloneive_lcell_comb \ALU_Unit|tmp[2]~16 (
// Equation(s):
// \ALU_Unit|tmp[2]~16_combout  = (!\state_controller|SR2MUX~0_combout  & ((\Instruction_Reg|IR [2] & ((\ALU_Unit|tmp[2]~13_combout ))) # (!\Instruction_Reg|IR [2] & (\ALU_Unit|tmp[2]~15_combout ))))

	.dataa(\state_controller|SR2MUX~0_combout ),
	.datab(\Instruction_Reg|IR [2]),
	.datac(\ALU_Unit|tmp[2]~15_combout ),
	.datad(\ALU_Unit|tmp[2]~13_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|tmp[2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|tmp[2]~16 .lut_mask = 16'h5410;
defparam \ALU_Unit|tmp[2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y31_N24
cycloneive_lcell_comb \ALU_Unit|tmp[2]~17 (
// Equation(s):
// \ALU_Unit|tmp[2]~17_combout  = (\ALU_Unit|tmp[2]~16_combout ) # ((\state_controller|SR2MUX~0_combout  & \ALU_Unit|data|data_out [2]))

	.dataa(\state_controller|SR2MUX~0_combout ),
	.datab(gnd),
	.datac(\ALU_Unit|data|data_out [2]),
	.datad(\ALU_Unit|tmp[2]~16_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|tmp[2]~17_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|tmp[2]~17 .lut_mask = 16'hFFA0;
defparam \ALU_Unit|tmp[2]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y34_N4
cycloneive_lcell_comb \ALU_Unit|Add0~42 (
// Equation(s):
// \ALU_Unit|Add0~42_combout  = ((\ALU_Unit|tmp[2]~17_combout  $ (\RegUnits|Mux13~4_combout  $ (!\ALU_Unit|Add0~40 )))) # (GND)
// \ALU_Unit|Add0~43  = CARRY((\ALU_Unit|tmp[2]~17_combout  & ((\RegUnits|Mux13~4_combout ) # (!\ALU_Unit|Add0~40 ))) # (!\ALU_Unit|tmp[2]~17_combout  & (\RegUnits|Mux13~4_combout  & !\ALU_Unit|Add0~40 )))

	.dataa(\ALU_Unit|tmp[2]~17_combout ),
	.datab(\RegUnits|Mux13~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_Unit|Add0~40 ),
	.combout(\ALU_Unit|Add0~42_combout ),
	.cout(\ALU_Unit|Add0~43 ));
// synopsys translate_off
defparam \ALU_Unit|Add0~42 .lut_mask = 16'h698E;
defparam \ALU_Unit|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X82_Y31_N28
cycloneive_lcell_comb \ALU_Unit|Add0~87 (
// Equation(s):
// \ALU_Unit|Add0~87_combout  = (\state_controller|State.S_09~q  & (((!\RegUnits|Mux13~4_combout )))) # (!\state_controller|State.S_09~q  & (!\state_controller|State.S_05_1~q  & ((\ALU_Unit|Add0~42_combout ))))

	.dataa(\state_controller|State.S_09~q ),
	.datab(\state_controller|State.S_05_1~q ),
	.datac(\RegUnits|Mux13~4_combout ),
	.datad(\ALU_Unit|Add0~42_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|Add0~87_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|Add0~87 .lut_mask = 16'h1B0A;
defparam \ALU_Unit|Add0~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y31_N14
cycloneive_lcell_comb \ALU_Unit|Add0~44 (
// Equation(s):
// \ALU_Unit|Add0~44_combout  = (\ALU_Unit|Add0~87_combout ) # ((\ALU_Unit|Add0~37_combout  & (\ALU_Unit|tmp[2]~17_combout  & \RegUnits|Mux13~4_combout )))

	.dataa(\ALU_Unit|Add0~37_combout ),
	.datab(\ALU_Unit|tmp[2]~17_combout ),
	.datac(\RegUnits|Mux13~4_combout ),
	.datad(\ALU_Unit|Add0~87_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|Add0~44_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|Add0~44 .lut_mask = 16'hFF80;
defparam \ALU_Unit|Add0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y31_N0
cycloneive_lcell_comb \Connectors|Datapath[2]~8 (
// Equation(s):
// \Connectors|Datapath[2]~8_combout  = (\Connectors|Datapath[4]~1_combout  & (((\Connectors|Datapath[4]~3_combout )))) # (!\Connectors|Datapath[4]~1_combout  & ((\Connectors|Datapath[4]~3_combout  & ((\ALU_Unit|Add0~44_combout ))) # 
// (!\Connectors|Datapath[4]~3_combout  & (\Memory_Data_Reg|MDR_out [2]))))

	.dataa(\Memory_Data_Reg|MDR_out [2]),
	.datab(\Connectors|Datapath[4]~1_combout ),
	.datac(\Connectors|Datapath[4]~3_combout ),
	.datad(\ALU_Unit|Add0~44_combout ),
	.cin(gnd),
	.combout(\Connectors|Datapath[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Connectors|Datapath[2]~8 .lut_mask = 16'hF2C2;
defparam \Connectors|Datapath[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y31_N26
cycloneive_lcell_comb \Connectors|Datapath[2]~9 (
// Equation(s):
// \Connectors|Datapath[2]~9_combout  = (\Connectors|Datapath[4]~1_combout  & ((\Connectors|Datapath[2]~8_combout  & ((\Program_Counter|PC_new [2]))) # (!\Connectors|Datapath[2]~8_combout  & (\AddrUnit|Adder_out[2]~4_combout )))) # 
// (!\Connectors|Datapath[4]~1_combout  & (((\Connectors|Datapath[2]~8_combout ))))

	.dataa(\AddrUnit|Adder_out[2]~4_combout ),
	.datab(\Connectors|Datapath[4]~1_combout ),
	.datac(\Program_Counter|PC_new [2]),
	.datad(\Connectors|Datapath[2]~8_combout ),
	.cin(gnd),
	.combout(\Connectors|Datapath[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \Connectors|Datapath[2]~9 .lut_mask = 16'hF388;
defparam \Connectors|Datapath[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y29_N8
cycloneive_lcell_comb \Instruction_Reg|IR_temp[2]~2 (
// Equation(s):
// \Instruction_Reg|IR_temp[2]~2_combout  = (\Reset~input_o  & \Connectors|Datapath[2]~9_combout )

	.dataa(gnd),
	.datab(\Reset~input_o ),
	.datac(\Connectors|Datapath[2]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Instruction_Reg|IR_temp[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Instruction_Reg|IR_temp[2]~2 .lut_mask = 16'hC0C0;
defparam \Instruction_Reg|IR_temp[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y31_N5
dffeas \Instruction_Reg|IR[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Instruction_Reg|IR_temp[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Instruction_Reg|IR[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Instruction_Reg|IR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Instruction_Reg|IR[2] .is_wysiwyg = "true";
defparam \Instruction_Reg|IR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y31_N26
cycloneive_lcell_comb \AddrUnit|ADDR2_outt[2]~2 (
// Equation(s):
// \AddrUnit|ADDR2_outt[2]~2_combout  = (\Instruction_Reg|IR [2] & ((\state_controller|State.S_06~q ) # ((\state_controller|State.S_07~q ) # (!\state_controller|ADDR1MUX~0_combout ))))

	.dataa(\state_controller|State.S_06~q ),
	.datab(\Instruction_Reg|IR [2]),
	.datac(\state_controller|ADDR1MUX~0_combout ),
	.datad(\state_controller|State.S_07~q ),
	.cin(gnd),
	.combout(\AddrUnit|ADDR2_outt[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \AddrUnit|ADDR2_outt[2]~2 .lut_mask = 16'hCC8C;
defparam \AddrUnit|ADDR2_outt[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y30_N6
cycloneive_lcell_comb \AddrUnit|Adder_out[3]~6 (
// Equation(s):
// \AddrUnit|Adder_out[3]~6_combout  = (\AddrUnit|ADDR2_outt[3]~3_combout  & ((\AddrUnit|ADDR1_outt[3]~36_combout  & (\AddrUnit|Adder_out[2]~5  & VCC)) # (!\AddrUnit|ADDR1_outt[3]~36_combout  & (!\AddrUnit|Adder_out[2]~5 )))) # 
// (!\AddrUnit|ADDR2_outt[3]~3_combout  & ((\AddrUnit|ADDR1_outt[3]~36_combout  & (!\AddrUnit|Adder_out[2]~5 )) # (!\AddrUnit|ADDR1_outt[3]~36_combout  & ((\AddrUnit|Adder_out[2]~5 ) # (GND)))))
// \AddrUnit|Adder_out[3]~7  = CARRY((\AddrUnit|ADDR2_outt[3]~3_combout  & (!\AddrUnit|ADDR1_outt[3]~36_combout  & !\AddrUnit|Adder_out[2]~5 )) # (!\AddrUnit|ADDR2_outt[3]~3_combout  & ((!\AddrUnit|Adder_out[2]~5 ) # (!\AddrUnit|ADDR1_outt[3]~36_combout ))))

	.dataa(\AddrUnit|ADDR2_outt[3]~3_combout ),
	.datab(\AddrUnit|ADDR1_outt[3]~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\AddrUnit|Adder_out[2]~5 ),
	.combout(\AddrUnit|Adder_out[3]~6_combout ),
	.cout(\AddrUnit|Adder_out[3]~7 ));
// synopsys translate_off
defparam \AddrUnit|Adder_out[3]~6 .lut_mask = 16'h9617;
defparam \AddrUnit|Adder_out[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X83_Y31_N10
cycloneive_lcell_comb \Connectors|Datapath[3]~10 (
// Equation(s):
// \Connectors|Datapath[3]~10_combout  = (\Connectors|Datapath[4]~3_combout  & (((\Connectors|Datapath[4]~1_combout )))) # (!\Connectors|Datapath[4]~3_combout  & ((\Connectors|Datapath[4]~1_combout  & ((\AddrUnit|Adder_out[3]~6_combout ))) # 
// (!\Connectors|Datapath[4]~1_combout  & (\Memory_Data_Reg|MDR_out [3]))))

	.dataa(\Memory_Data_Reg|MDR_out [3]),
	.datab(\Connectors|Datapath[4]~3_combout ),
	.datac(\AddrUnit|Adder_out[3]~6_combout ),
	.datad(\Connectors|Datapath[4]~1_combout ),
	.cin(gnd),
	.combout(\Connectors|Datapath[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Connectors|Datapath[3]~10 .lut_mask = 16'hFC22;
defparam \Connectors|Datapath[3]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y34_N23
dffeas \ALU_Unit|data|data_out[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Instruction_Reg|IR [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALU_Unit|data|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ALU_Unit|data|data_out[3] .is_wysiwyg = "true";
defparam \ALU_Unit|data|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y32_N8
cycloneive_lcell_comb \ALU_Unit|tmp[3]~20 (
// Equation(s):
// \ALU_Unit|tmp[3]~20_combout  = (\Instruction_Reg|IR [0] & (((\RegUnits|R1 [3]) # (\Instruction_Reg|IR [1])))) # (!\Instruction_Reg|IR [0] & (\RegUnits|R0 [3] & ((!\Instruction_Reg|IR [1]))))

	.dataa(\RegUnits|R0 [3]),
	.datab(\Instruction_Reg|IR [0]),
	.datac(\RegUnits|R1 [3]),
	.datad(\Instruction_Reg|IR [1]),
	.cin(gnd),
	.combout(\ALU_Unit|tmp[3]~20_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|tmp[3]~20 .lut_mask = 16'hCCE2;
defparam \ALU_Unit|tmp[3]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y31_N28
cycloneive_lcell_comb \ALU_Unit|tmp[3]~21 (
// Equation(s):
// \ALU_Unit|tmp[3]~21_combout  = (\Instruction_Reg|IR [1] & ((\ALU_Unit|tmp[3]~20_combout  & (\RegUnits|R3 [3])) # (!\ALU_Unit|tmp[3]~20_combout  & ((\RegUnits|R2 [3]))))) # (!\Instruction_Reg|IR [1] & (((\ALU_Unit|tmp[3]~20_combout ))))

	.dataa(\Instruction_Reg|IR [1]),
	.datab(\RegUnits|R3 [3]),
	.datac(\RegUnits|R2 [3]),
	.datad(\ALU_Unit|tmp[3]~20_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|tmp[3]~21_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|tmp[3]~21 .lut_mask = 16'hDDA0;
defparam \ALU_Unit|tmp[3]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y31_N10
cycloneive_lcell_comb \ALU_Unit|tmp[3]~18 (
// Equation(s):
// \ALU_Unit|tmp[3]~18_combout  = (\Instruction_Reg|IR [1] & (((\RegUnits|R6 [3]) # (\Instruction_Reg|IR [0])))) # (!\Instruction_Reg|IR [1] & (\RegUnits|R4 [3] & ((!\Instruction_Reg|IR [0]))))

	.dataa(\RegUnits|R4 [3]),
	.datab(\RegUnits|R6 [3]),
	.datac(\Instruction_Reg|IR [1]),
	.datad(\Instruction_Reg|IR [0]),
	.cin(gnd),
	.combout(\ALU_Unit|tmp[3]~18_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|tmp[3]~18 .lut_mask = 16'hF0CA;
defparam \ALU_Unit|tmp[3]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y31_N14
cycloneive_lcell_comb \ALU_Unit|tmp[3]~19 (
// Equation(s):
// \ALU_Unit|tmp[3]~19_combout  = (\Instruction_Reg|IR [0] & ((\ALU_Unit|tmp[3]~18_combout  & ((\RegUnits|R7 [3]))) # (!\ALU_Unit|tmp[3]~18_combout  & (\RegUnits|R5 [3])))) # (!\Instruction_Reg|IR [0] & (((\ALU_Unit|tmp[3]~18_combout ))))

	.dataa(\RegUnits|R5 [3]),
	.datab(\Instruction_Reg|IR [0]),
	.datac(\RegUnits|R7 [3]),
	.datad(\ALU_Unit|tmp[3]~18_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|tmp[3]~19_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|tmp[3]~19 .lut_mask = 16'hF388;
defparam \ALU_Unit|tmp[3]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y31_N18
cycloneive_lcell_comb \ALU_Unit|tmp[3]~22 (
// Equation(s):
// \ALU_Unit|tmp[3]~22_combout  = (!\state_controller|SR2MUX~0_combout  & ((\Instruction_Reg|IR [2] & ((\ALU_Unit|tmp[3]~19_combout ))) # (!\Instruction_Reg|IR [2] & (\ALU_Unit|tmp[3]~21_combout ))))

	.dataa(\state_controller|SR2MUX~0_combout ),
	.datab(\ALU_Unit|tmp[3]~21_combout ),
	.datac(\Instruction_Reg|IR [2]),
	.datad(\ALU_Unit|tmp[3]~19_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|tmp[3]~22_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|tmp[3]~22 .lut_mask = 16'h5404;
defparam \ALU_Unit|tmp[3]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y34_N22
cycloneive_lcell_comb \ALU_Unit|tmp[3]~23 (
// Equation(s):
// \ALU_Unit|tmp[3]~23_combout  = (\ALU_Unit|tmp[3]~22_combout ) # ((\state_controller|SR2MUX~0_combout  & \ALU_Unit|data|data_out [3]))

	.dataa(gnd),
	.datab(\state_controller|SR2MUX~0_combout ),
	.datac(\ALU_Unit|data|data_out [3]),
	.datad(\ALU_Unit|tmp[3]~22_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|tmp[3]~23_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|tmp[3]~23 .lut_mask = 16'hFFC0;
defparam \ALU_Unit|tmp[3]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y34_N6
cycloneive_lcell_comb \ALU_Unit|Add0~45 (
// Equation(s):
// \ALU_Unit|Add0~45_combout  = (\ALU_Unit|tmp[3]~23_combout  & ((\RegUnits|Mux12~4_combout  & (\ALU_Unit|Add0~43  & VCC)) # (!\RegUnits|Mux12~4_combout  & (!\ALU_Unit|Add0~43 )))) # (!\ALU_Unit|tmp[3]~23_combout  & ((\RegUnits|Mux12~4_combout  & 
// (!\ALU_Unit|Add0~43 )) # (!\RegUnits|Mux12~4_combout  & ((\ALU_Unit|Add0~43 ) # (GND)))))
// \ALU_Unit|Add0~46  = CARRY((\ALU_Unit|tmp[3]~23_combout  & (!\RegUnits|Mux12~4_combout  & !\ALU_Unit|Add0~43 )) # (!\ALU_Unit|tmp[3]~23_combout  & ((!\ALU_Unit|Add0~43 ) # (!\RegUnits|Mux12~4_combout ))))

	.dataa(\ALU_Unit|tmp[3]~23_combout ),
	.datab(\RegUnits|Mux12~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_Unit|Add0~43 ),
	.combout(\ALU_Unit|Add0~45_combout ),
	.cout(\ALU_Unit|Add0~46 ));
// synopsys translate_off
defparam \ALU_Unit|Add0~45 .lut_mask = 16'h9617;
defparam \ALU_Unit|Add0~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X82_Y34_N10
cycloneive_lcell_comb \ALU_Unit|Add0~88 (
// Equation(s):
// \ALU_Unit|Add0~88_combout  = (\state_controller|State.S_09~q  & (!\RegUnits|Mux12~4_combout )) # (!\state_controller|State.S_09~q  & (((!\state_controller|State.S_05_1~q  & \ALU_Unit|Add0~45_combout ))))

	.dataa(\state_controller|State.S_09~q ),
	.datab(\RegUnits|Mux12~4_combout ),
	.datac(\state_controller|State.S_05_1~q ),
	.datad(\ALU_Unit|Add0~45_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|Add0~88_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|Add0~88 .lut_mask = 16'h2722;
defparam \ALU_Unit|Add0~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y34_N4
cycloneive_lcell_comb \ALU_Unit|Add0~47 (
// Equation(s):
// \ALU_Unit|Add0~47_combout  = (\ALU_Unit|Add0~88_combout ) # ((\ALU_Unit|tmp[3]~23_combout  & (\RegUnits|Mux12~4_combout  & \ALU_Unit|Add0~37_combout )))

	.dataa(\ALU_Unit|tmp[3]~23_combout ),
	.datab(\RegUnits|Mux12~4_combout ),
	.datac(\ALU_Unit|Add0~37_combout ),
	.datad(\ALU_Unit|Add0~88_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|Add0~47_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|Add0~47 .lut_mask = 16'hFF80;
defparam \ALU_Unit|Add0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y31_N4
cycloneive_lcell_comb \Connectors|Datapath[3]~11 (
// Equation(s):
// \Connectors|Datapath[3]~11_combout  = (\Connectors|Datapath[3]~10_combout  & (((\Program_Counter|PC_new [3])) # (!\Connectors|Datapath[4]~3_combout ))) # (!\Connectors|Datapath[3]~10_combout  & (\Connectors|Datapath[4]~3_combout  & 
// ((\ALU_Unit|Add0~47_combout ))))

	.dataa(\Connectors|Datapath[3]~10_combout ),
	.datab(\Connectors|Datapath[4]~3_combout ),
	.datac(\Program_Counter|PC_new [3]),
	.datad(\ALU_Unit|Add0~47_combout ),
	.cin(gnd),
	.combout(\Connectors|Datapath[3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \Connectors|Datapath[3]~11 .lut_mask = 16'hE6A2;
defparam \Connectors|Datapath[3]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y30_N16
cycloneive_lcell_comb \Instruction_Reg|IR_temp[3]~3 (
// Equation(s):
// \Instruction_Reg|IR_temp[3]~3_combout  = (\Reset~input_o  & \Connectors|Datapath[3]~11_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\Connectors|Datapath[3]~11_combout ),
	.cin(gnd),
	.combout(\Instruction_Reg|IR_temp[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Instruction_Reg|IR_temp[3]~3 .lut_mask = 16'hF000;
defparam \Instruction_Reg|IR_temp[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y30_N19
dffeas \Instruction_Reg|IR[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Instruction_Reg|IR_temp[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Instruction_Reg|IR[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Instruction_Reg|IR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Instruction_Reg|IR[3] .is_wysiwyg = "true";
defparam \Instruction_Reg|IR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y31_N4
cycloneive_lcell_comb \AddrUnit|ADDR2_outt[3]~3 (
// Equation(s):
// \AddrUnit|ADDR2_outt[3]~3_combout  = (\Instruction_Reg|IR [3] & ((\state_controller|State.S_06~q ) # ((\state_controller|State.S_07~q ) # (!\state_controller|ADDR1MUX~0_combout ))))

	.dataa(\state_controller|State.S_06~q ),
	.datab(\state_controller|State.S_07~q ),
	.datac(\state_controller|ADDR1MUX~0_combout ),
	.datad(\Instruction_Reg|IR [3]),
	.cin(gnd),
	.combout(\AddrUnit|ADDR2_outt[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \AddrUnit|ADDR2_outt[3]~3 .lut_mask = 16'hEF00;
defparam \AddrUnit|ADDR2_outt[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y30_N8
cycloneive_lcell_comb \AddrUnit|Adder_out[4]~8 (
// Equation(s):
// \AddrUnit|Adder_out[4]~8_combout  = ((\AddrUnit|ADDR2_outt[4]~4_combout  $ (\AddrUnit|ADDR1_outt[4]~37_combout  $ (!\AddrUnit|Adder_out[3]~7 )))) # (GND)
// \AddrUnit|Adder_out[4]~9  = CARRY((\AddrUnit|ADDR2_outt[4]~4_combout  & ((\AddrUnit|ADDR1_outt[4]~37_combout ) # (!\AddrUnit|Adder_out[3]~7 ))) # (!\AddrUnit|ADDR2_outt[4]~4_combout  & (\AddrUnit|ADDR1_outt[4]~37_combout  & !\AddrUnit|Adder_out[3]~7 )))

	.dataa(\AddrUnit|ADDR2_outt[4]~4_combout ),
	.datab(\AddrUnit|ADDR1_outt[4]~37_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\AddrUnit|Adder_out[3]~7 ),
	.combout(\AddrUnit|Adder_out[4]~8_combout ),
	.cout(\AddrUnit|Adder_out[4]~9 ));
// synopsys translate_off
defparam \AddrUnit|Adder_out[4]~8 .lut_mask = 16'h698E;
defparam \AddrUnit|Adder_out[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X115_Y18_N8
cycloneive_io_ibuf \S[4]~input (
	.i(S[4]),
	.ibar(gnd),
	.o(\S[4]~input_o ));
// synopsys translate_off
defparam \S[4]~input .bus_hold = "false";
defparam \S[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N15
cycloneive_io_ibuf \Data[4]~input (
	.i(Data[4]),
	.ibar(gnd),
	.o(\Data[4]~input_o ));
// synopsys translate_off
defparam \Data[4]~input .bus_hold = "false";
defparam \Data[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X83_Y17_N1
dffeas \tr0|Data_read_buffer[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|Data_read_buffer [4]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|Data_read_buffer[4] .is_wysiwyg = "true";
defparam \tr0|Data_read_buffer[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y17_N0
cycloneive_lcell_comb \Memory_Data_Reg|MDR[4]~9 (
// Equation(s):
// \Memory_Data_Reg|MDR[4]~9_combout  = (\Memory_Data_Reg|MDR[0]~0_combout  & ((\memory_subsystem|Equal0~4_combout  & (\S[4]~input_o )) # (!\memory_subsystem|Equal0~4_combout  & ((\tr0|Data_read_buffer [4])))))

	.dataa(\S[4]~input_o ),
	.datab(\Memory_Data_Reg|MDR[0]~0_combout ),
	.datac(\tr0|Data_read_buffer [4]),
	.datad(\memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\Memory_Data_Reg|MDR[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \Memory_Data_Reg|MDR[4]~9 .lut_mask = 16'h88C0;
defparam \Memory_Data_Reg|MDR[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y28_N30
cycloneive_lcell_comb \Memory_Data_Reg|MDR[4]~10 (
// Equation(s):
// \Memory_Data_Reg|MDR[4]~10_combout  = (\Memory_Data_Reg|MDR[4]~9_combout ) # ((\Reset~input_o  & (!\state_controller|WideOr21~0_combout  & \Connectors|Datapath[4]~13_combout )))

	.dataa(\Reset~input_o ),
	.datab(\state_controller|WideOr21~0_combout ),
	.datac(\Memory_Data_Reg|MDR[4]~9_combout ),
	.datad(\Connectors|Datapath[4]~13_combout ),
	.cin(gnd),
	.combout(\Memory_Data_Reg|MDR[4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Memory_Data_Reg|MDR[4]~10 .lut_mask = 16'hF2F0;
defparam \Memory_Data_Reg|MDR[4]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y28_N31
dffeas \Memory_Data_Reg|MDR_out[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Memory_Data_Reg|MDR[4]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Memory_Data_Reg|MDR_out[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Memory_Data_Reg|MDR_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Memory_Data_Reg|MDR_out[4] .is_wysiwyg = "true";
defparam \Memory_Data_Reg|MDR_out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y33_N29
dffeas \ALU_Unit|data|data_out[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Instruction_Reg|IR [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALU_Unit|data|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ALU_Unit|data|data_out[4] .is_wysiwyg = "true";
defparam \ALU_Unit|data|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y31_N12
cycloneive_lcell_comb \ALU_Unit|tmp[4]~24 (
// Equation(s):
// \ALU_Unit|tmp[4]~24_combout  = (\Instruction_Reg|IR [1] & ((\RegUnits|R6 [4]) # ((\Instruction_Reg|IR [0])))) # (!\Instruction_Reg|IR [1] & (((\RegUnits|R4 [4] & !\Instruction_Reg|IR [0]))))

	.dataa(\Instruction_Reg|IR [1]),
	.datab(\RegUnits|R6 [4]),
	.datac(\RegUnits|R4 [4]),
	.datad(\Instruction_Reg|IR [0]),
	.cin(gnd),
	.combout(\ALU_Unit|tmp[4]~24_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|tmp[4]~24 .lut_mask = 16'hAAD8;
defparam \ALU_Unit|tmp[4]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y31_N16
cycloneive_lcell_comb \ALU_Unit|tmp[4]~25 (
// Equation(s):
// \ALU_Unit|tmp[4]~25_combout  = (\Instruction_Reg|IR [0] & ((\ALU_Unit|tmp[4]~24_combout  & ((\RegUnits|R7 [4]))) # (!\ALU_Unit|tmp[4]~24_combout  & (\RegUnits|R5 [4])))) # (!\Instruction_Reg|IR [0] & (((\ALU_Unit|tmp[4]~24_combout ))))

	.dataa(\RegUnits|R5 [4]),
	.datab(\Instruction_Reg|IR [0]),
	.datac(\RegUnits|R7 [4]),
	.datad(\ALU_Unit|tmp[4]~24_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|tmp[4]~25_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|tmp[4]~25 .lut_mask = 16'hF388;
defparam \ALU_Unit|tmp[4]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y32_N12
cycloneive_lcell_comb \ALU_Unit|tmp[4]~26 (
// Equation(s):
// \ALU_Unit|tmp[4]~26_combout  = (\Instruction_Reg|IR [0] & (((\RegUnits|R1 [4]) # (\Instruction_Reg|IR [1])))) # (!\Instruction_Reg|IR [0] & (\RegUnits|R0 [4] & ((!\Instruction_Reg|IR [1]))))

	.dataa(\RegUnits|R0 [4]),
	.datab(\Instruction_Reg|IR [0]),
	.datac(\RegUnits|R1 [4]),
	.datad(\Instruction_Reg|IR [1]),
	.cin(gnd),
	.combout(\ALU_Unit|tmp[4]~26_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|tmp[4]~26 .lut_mask = 16'hCCE2;
defparam \ALU_Unit|tmp[4]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y29_N16
cycloneive_lcell_comb \ALU_Unit|tmp[4]~27 (
// Equation(s):
// \ALU_Unit|tmp[4]~27_combout  = (\Instruction_Reg|IR [1] & ((\ALU_Unit|tmp[4]~26_combout  & (\RegUnits|R3 [4])) # (!\ALU_Unit|tmp[4]~26_combout  & ((\RegUnits|R2 [4]))))) # (!\Instruction_Reg|IR [1] & (((\ALU_Unit|tmp[4]~26_combout ))))

	.dataa(\RegUnits|R3 [4]),
	.datab(\Instruction_Reg|IR [1]),
	.datac(\RegUnits|R2 [4]),
	.datad(\ALU_Unit|tmp[4]~26_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|tmp[4]~27_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|tmp[4]~27 .lut_mask = 16'hBBC0;
defparam \ALU_Unit|tmp[4]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y31_N16
cycloneive_lcell_comb \ALU_Unit|tmp[4]~28 (
// Equation(s):
// \ALU_Unit|tmp[4]~28_combout  = (!\state_controller|SR2MUX~0_combout  & ((\Instruction_Reg|IR [2] & (\ALU_Unit|tmp[4]~25_combout )) # (!\Instruction_Reg|IR [2] & ((\ALU_Unit|tmp[4]~27_combout )))))

	.dataa(\ALU_Unit|tmp[4]~25_combout ),
	.datab(\Instruction_Reg|IR [2]),
	.datac(\state_controller|SR2MUX~0_combout ),
	.datad(\ALU_Unit|tmp[4]~27_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|tmp[4]~28_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|tmp[4]~28 .lut_mask = 16'h0B08;
defparam \ALU_Unit|tmp[4]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y31_N10
cycloneive_lcell_comb \ALU_Unit|tmp[4]~29 (
// Equation(s):
// \ALU_Unit|tmp[4]~29_combout  = (\ALU_Unit|tmp[4]~28_combout ) # ((\ALU_Unit|data|data_out [4] & \state_controller|SR2MUX~0_combout ))

	.dataa(gnd),
	.datab(\ALU_Unit|data|data_out [4]),
	.datac(\state_controller|SR2MUX~0_combout ),
	.datad(\ALU_Unit|tmp[4]~28_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|tmp[4]~29_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|tmp[4]~29 .lut_mask = 16'hFFC0;
defparam \ALU_Unit|tmp[4]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y34_N8
cycloneive_lcell_comb \ALU_Unit|Add0~48 (
// Equation(s):
// \ALU_Unit|Add0~48_combout  = ((\RegUnits|Mux11~4_combout  $ (\ALU_Unit|tmp[4]~29_combout  $ (!\ALU_Unit|Add0~46 )))) # (GND)
// \ALU_Unit|Add0~49  = CARRY((\RegUnits|Mux11~4_combout  & ((\ALU_Unit|tmp[4]~29_combout ) # (!\ALU_Unit|Add0~46 ))) # (!\RegUnits|Mux11~4_combout  & (\ALU_Unit|tmp[4]~29_combout  & !\ALU_Unit|Add0~46 )))

	.dataa(\RegUnits|Mux11~4_combout ),
	.datab(\ALU_Unit|tmp[4]~29_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_Unit|Add0~46 ),
	.combout(\ALU_Unit|Add0~48_combout ),
	.cout(\ALU_Unit|Add0~49 ));
// synopsys translate_off
defparam \ALU_Unit|Add0~48 .lut_mask = 16'h698E;
defparam \ALU_Unit|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X82_Y34_N24
cycloneive_lcell_comb \ALU_Unit|Add0~89 (
// Equation(s):
// \ALU_Unit|Add0~89_combout  = (\state_controller|State.S_09~q  & (((!\RegUnits|Mux11~4_combout )))) # (!\state_controller|State.S_09~q  & (!\state_controller|State.S_05_1~q  & (\ALU_Unit|Add0~48_combout )))

	.dataa(\state_controller|State.S_09~q ),
	.datab(\state_controller|State.S_05_1~q ),
	.datac(\ALU_Unit|Add0~48_combout ),
	.datad(\RegUnits|Mux11~4_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|Add0~89_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|Add0~89 .lut_mask = 16'h10BA;
defparam \ALU_Unit|Add0~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y34_N26
cycloneive_lcell_comb \ALU_Unit|Add0~50 (
// Equation(s):
// \ALU_Unit|Add0~50_combout  = (\ALU_Unit|Add0~89_combout ) # ((\ALU_Unit|Add0~37_combout  & (\RegUnits|Mux11~4_combout  & \ALU_Unit|tmp[4]~29_combout )))

	.dataa(\ALU_Unit|Add0~37_combout ),
	.datab(\RegUnits|Mux11~4_combout ),
	.datac(\ALU_Unit|tmp[4]~29_combout ),
	.datad(\ALU_Unit|Add0~89_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|Add0~50_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|Add0~50 .lut_mask = 16'hFF80;
defparam \ALU_Unit|Add0~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y31_N6
cycloneive_lcell_comb \Connectors|Datapath[4]~12 (
// Equation(s):
// \Connectors|Datapath[4]~12_combout  = (\Connectors|Datapath[4]~1_combout  & (((\Connectors|Datapath[4]~3_combout )))) # (!\Connectors|Datapath[4]~1_combout  & ((\Connectors|Datapath[4]~3_combout  & ((\ALU_Unit|Add0~50_combout ))) # 
// (!\Connectors|Datapath[4]~3_combout  & (\Memory_Data_Reg|MDR_out [4]))))

	.dataa(\Memory_Data_Reg|MDR_out [4]),
	.datab(\Connectors|Datapath[4]~1_combout ),
	.datac(\Connectors|Datapath[4]~3_combout ),
	.datad(\ALU_Unit|Add0~50_combout ),
	.cin(gnd),
	.combout(\Connectors|Datapath[4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \Connectors|Datapath[4]~12 .lut_mask = 16'hF2C2;
defparam \Connectors|Datapath[4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y31_N8
cycloneive_lcell_comb \Connectors|Datapath[4]~13 (
// Equation(s):
// \Connectors|Datapath[4]~13_combout  = (\Connectors|Datapath[4]~1_combout  & ((\Connectors|Datapath[4]~12_combout  & (\Program_Counter|PC_new [4])) # (!\Connectors|Datapath[4]~12_combout  & ((\AddrUnit|Adder_out[4]~8_combout ))))) # 
// (!\Connectors|Datapath[4]~1_combout  & (((\Connectors|Datapath[4]~12_combout ))))

	.dataa(\Program_Counter|PC_new [4]),
	.datab(\Connectors|Datapath[4]~1_combout ),
	.datac(\AddrUnit|Adder_out[4]~8_combout ),
	.datad(\Connectors|Datapath[4]~12_combout ),
	.cin(gnd),
	.combout(\Connectors|Datapath[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \Connectors|Datapath[4]~13 .lut_mask = 16'hBBC0;
defparam \Connectors|Datapath[4]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y29_N26
cycloneive_lcell_comb \Instruction_Reg|IR_temp[4]~4 (
// Equation(s):
// \Instruction_Reg|IR_temp[4]~4_combout  = (\Reset~input_o  & \Connectors|Datapath[4]~13_combout )

	.dataa(gnd),
	.datab(\Reset~input_o ),
	.datac(gnd),
	.datad(\Connectors|Datapath[4]~13_combout ),
	.cin(gnd),
	.combout(\Instruction_Reg|IR_temp[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Instruction_Reg|IR_temp[4]~4 .lut_mask = 16'hCC00;
defparam \Instruction_Reg|IR_temp[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y29_N12
cycloneive_lcell_comb \Instruction_Reg|IR[4]~feeder (
// Equation(s):
// \Instruction_Reg|IR[4]~feeder_combout  = \Instruction_Reg|IR_temp[4]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Instruction_Reg|IR_temp[4]~4_combout ),
	.cin(gnd),
	.combout(\Instruction_Reg|IR[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Instruction_Reg|IR[4]~feeder .lut_mask = 16'hFF00;
defparam \Instruction_Reg|IR[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y29_N13
dffeas \Instruction_Reg|IR[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Instruction_Reg|IR[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Instruction_Reg|IR[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Instruction_Reg|IR [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Instruction_Reg|IR[4] .is_wysiwyg = "true";
defparam \Instruction_Reg|IR[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y29_N28
cycloneive_lcell_comb \AddrUnit|ADDR2_outt[4]~4 (
// Equation(s):
// \AddrUnit|ADDR2_outt[4]~4_combout  = (\Instruction_Reg|IR [4] & (((\state_controller|State.S_07~q ) # (\state_controller|State.S_06~q )) # (!\state_controller|ADDR1MUX~0_combout )))

	.dataa(\Instruction_Reg|IR [4]),
	.datab(\state_controller|ADDR1MUX~0_combout ),
	.datac(\state_controller|State.S_07~q ),
	.datad(\state_controller|State.S_06~q ),
	.cin(gnd),
	.combout(\AddrUnit|ADDR2_outt[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \AddrUnit|ADDR2_outt[4]~4 .lut_mask = 16'hAAA2;
defparam \AddrUnit|ADDR2_outt[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y30_N10
cycloneive_lcell_comb \AddrUnit|Adder_out[5]~10 (
// Equation(s):
// \AddrUnit|Adder_out[5]~10_combout  = (\AddrUnit|ADDR1_outt[5]~38_combout  & ((\AddrUnit|ADDR2_outt[5]~5_combout  & (\AddrUnit|Adder_out[4]~9  & VCC)) # (!\AddrUnit|ADDR2_outt[5]~5_combout  & (!\AddrUnit|Adder_out[4]~9 )))) # 
// (!\AddrUnit|ADDR1_outt[5]~38_combout  & ((\AddrUnit|ADDR2_outt[5]~5_combout  & (!\AddrUnit|Adder_out[4]~9 )) # (!\AddrUnit|ADDR2_outt[5]~5_combout  & ((\AddrUnit|Adder_out[4]~9 ) # (GND)))))
// \AddrUnit|Adder_out[5]~11  = CARRY((\AddrUnit|ADDR1_outt[5]~38_combout  & (!\AddrUnit|ADDR2_outt[5]~5_combout  & !\AddrUnit|Adder_out[4]~9 )) # (!\AddrUnit|ADDR1_outt[5]~38_combout  & ((!\AddrUnit|Adder_out[4]~9 ) # (!\AddrUnit|ADDR2_outt[5]~5_combout 
// ))))

	.dataa(\AddrUnit|ADDR1_outt[5]~38_combout ),
	.datab(\AddrUnit|ADDR2_outt[5]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\AddrUnit|Adder_out[4]~9 ),
	.combout(\AddrUnit|Adder_out[5]~10_combout ),
	.cout(\AddrUnit|Adder_out[5]~11 ));
// synopsys translate_off
defparam \AddrUnit|Adder_out[5]~10 .lut_mask = 16'h9617;
defparam \AddrUnit|Adder_out[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X82_Y30_N12
cycloneive_lcell_comb \AddrUnit|Adder_out[6]~12 (
// Equation(s):
// \AddrUnit|Adder_out[6]~12_combout  = ((\AddrUnit|ADDR2_outt[6]~6_combout  $ (\AddrUnit|ADDR1_outt[6]~39_combout  $ (!\AddrUnit|Adder_out[5]~11 )))) # (GND)
// \AddrUnit|Adder_out[6]~13  = CARRY((\AddrUnit|ADDR2_outt[6]~6_combout  & ((\AddrUnit|ADDR1_outt[6]~39_combout ) # (!\AddrUnit|Adder_out[5]~11 ))) # (!\AddrUnit|ADDR2_outt[6]~6_combout  & (\AddrUnit|ADDR1_outt[6]~39_combout  & !\AddrUnit|Adder_out[5]~11 
// )))

	.dataa(\AddrUnit|ADDR2_outt[6]~6_combout ),
	.datab(\AddrUnit|ADDR1_outt[6]~39_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\AddrUnit|Adder_out[5]~11 ),
	.combout(\AddrUnit|Adder_out[6]~12_combout ),
	.cout(\AddrUnit|Adder_out[6]~13 ));
// synopsys translate_off
defparam \AddrUnit|Adder_out[6]~12 .lut_mask = 16'h698E;
defparam \AddrUnit|Adder_out[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X82_Y30_N14
cycloneive_lcell_comb \AddrUnit|Adder_out[7]~14 (
// Equation(s):
// \AddrUnit|Adder_out[7]~14_combout  = (\AddrUnit|ADDR2_outt[7]~7_combout  & ((\AddrUnit|ADDR1_outt[7]~40_combout  & (\AddrUnit|Adder_out[6]~13  & VCC)) # (!\AddrUnit|ADDR1_outt[7]~40_combout  & (!\AddrUnit|Adder_out[6]~13 )))) # 
// (!\AddrUnit|ADDR2_outt[7]~7_combout  & ((\AddrUnit|ADDR1_outt[7]~40_combout  & (!\AddrUnit|Adder_out[6]~13 )) # (!\AddrUnit|ADDR1_outt[7]~40_combout  & ((\AddrUnit|Adder_out[6]~13 ) # (GND)))))
// \AddrUnit|Adder_out[7]~15  = CARRY((\AddrUnit|ADDR2_outt[7]~7_combout  & (!\AddrUnit|ADDR1_outt[7]~40_combout  & !\AddrUnit|Adder_out[6]~13 )) # (!\AddrUnit|ADDR2_outt[7]~7_combout  & ((!\AddrUnit|Adder_out[6]~13 ) # (!\AddrUnit|ADDR1_outt[7]~40_combout 
// ))))

	.dataa(\AddrUnit|ADDR2_outt[7]~7_combout ),
	.datab(\AddrUnit|ADDR1_outt[7]~40_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\AddrUnit|Adder_out[6]~13 ),
	.combout(\AddrUnit|Adder_out[7]~14_combout ),
	.cout(\AddrUnit|Adder_out[7]~15 ));
// synopsys translate_off
defparam \AddrUnit|Adder_out[7]~14 .lut_mask = 16'h9617;
defparam \AddrUnit|Adder_out[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y30_N6
cycloneive_lcell_comb \Connectors|Datapath[7]~18 (
// Equation(s):
// \Connectors|Datapath[7]~18_combout  = (\Connectors|Datapath[4]~3_combout  & (((\Connectors|Datapath[4]~1_combout )))) # (!\Connectors|Datapath[4]~3_combout  & ((\Connectors|Datapath[4]~1_combout  & ((\AddrUnit|Adder_out[7]~14_combout ))) # 
// (!\Connectors|Datapath[4]~1_combout  & (\Memory_Data_Reg|MDR_out [7]))))

	.dataa(\Memory_Data_Reg|MDR_out [7]),
	.datab(\Connectors|Datapath[4]~3_combout ),
	.datac(\AddrUnit|Adder_out[7]~14_combout ),
	.datad(\Connectors|Datapath[4]~1_combout ),
	.cin(gnd),
	.combout(\Connectors|Datapath[7]~18_combout ),
	.cout());
// synopsys translate_off
defparam \Connectors|Datapath[7]~18 .lut_mask = 16'hFC22;
defparam \Connectors|Datapath[7]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y31_N20
cycloneive_lcell_comb \ALU_Unit|tmp[7]~42 (
// Equation(s):
// \ALU_Unit|tmp[7]~42_combout  = (\Instruction_Reg|IR [0] & (\Instruction_Reg|IR [1])) # (!\Instruction_Reg|IR [0] & ((\Instruction_Reg|IR [1] & ((\RegUnits|R6 [7]))) # (!\Instruction_Reg|IR [1] & (\RegUnits|R4 [7]))))

	.dataa(\Instruction_Reg|IR [0]),
	.datab(\Instruction_Reg|IR [1]),
	.datac(\RegUnits|R4 [7]),
	.datad(\RegUnits|R6 [7]),
	.cin(gnd),
	.combout(\ALU_Unit|tmp[7]~42_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|tmp[7]~42 .lut_mask = 16'hDC98;
defparam \ALU_Unit|tmp[7]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y31_N28
cycloneive_lcell_comb \ALU_Unit|tmp[7]~43 (
// Equation(s):
// \ALU_Unit|tmp[7]~43_combout  = (\Instruction_Reg|IR [0] & ((\ALU_Unit|tmp[7]~42_combout  & (\RegUnits|R7 [7])) # (!\ALU_Unit|tmp[7]~42_combout  & ((\RegUnits|R5 [7]))))) # (!\Instruction_Reg|IR [0] & (((\ALU_Unit|tmp[7]~42_combout ))))

	.dataa(\Instruction_Reg|IR [0]),
	.datab(\RegUnits|R7 [7]),
	.datac(\RegUnits|R5 [7]),
	.datad(\ALU_Unit|tmp[7]~42_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|tmp[7]~43_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|tmp[7]~43 .lut_mask = 16'hDDA0;
defparam \ALU_Unit|tmp[7]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y29_N20
cycloneive_lcell_comb \ALU_Unit|tmp[7]~44 (
// Equation(s):
// \ALU_Unit|tmp[7]~44_combout  = (\Instruction_Reg|IR [1] & (((\Instruction_Reg|IR [0])))) # (!\Instruction_Reg|IR [1] & ((\Instruction_Reg|IR [0] & ((\RegUnits|R1 [7]))) # (!\Instruction_Reg|IR [0] & (\RegUnits|R0 [7]))))

	.dataa(\RegUnits|R0 [7]),
	.datab(\RegUnits|R1 [7]),
	.datac(\Instruction_Reg|IR [1]),
	.datad(\Instruction_Reg|IR [0]),
	.cin(gnd),
	.combout(\ALU_Unit|tmp[7]~44_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|tmp[7]~44 .lut_mask = 16'hFC0A;
defparam \ALU_Unit|tmp[7]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y29_N24
cycloneive_lcell_comb \ALU_Unit|tmp[7]~45 (
// Equation(s):
// \ALU_Unit|tmp[7]~45_combout  = (\Instruction_Reg|IR [1] & ((\ALU_Unit|tmp[7]~44_combout  & (\RegUnits|R3 [7])) # (!\ALU_Unit|tmp[7]~44_combout  & ((\RegUnits|R2 [7]))))) # (!\Instruction_Reg|IR [1] & (((\ALU_Unit|tmp[7]~44_combout ))))

	.dataa(\Instruction_Reg|IR [1]),
	.datab(\RegUnits|R3 [7]),
	.datac(\RegUnits|R2 [7]),
	.datad(\ALU_Unit|tmp[7]~44_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|tmp[7]~45_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|tmp[7]~45 .lut_mask = 16'hDDA0;
defparam \ALU_Unit|tmp[7]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y31_N16
cycloneive_lcell_comb \ALU_Unit|tmp[7]~46 (
// Equation(s):
// \ALU_Unit|tmp[7]~46_combout  = (!\state_controller|SR2MUX~0_combout  & ((\Instruction_Reg|IR [2] & (\ALU_Unit|tmp[7]~43_combout )) # (!\Instruction_Reg|IR [2] & ((\ALU_Unit|tmp[7]~45_combout )))))

	.dataa(\state_controller|SR2MUX~0_combout ),
	.datab(\ALU_Unit|tmp[7]~43_combout ),
	.datac(\Instruction_Reg|IR [2]),
	.datad(\ALU_Unit|tmp[7]~45_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|tmp[7]~46_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|tmp[7]~46 .lut_mask = 16'h4540;
defparam \ALU_Unit|tmp[7]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y34_N30
cycloneive_lcell_comb \ALU_Unit|tmp[7]~47 (
// Equation(s):
// \ALU_Unit|tmp[7]~47_combout  = (\ALU_Unit|tmp[7]~46_combout ) # ((\state_controller|SR2MUX~0_combout  & \ALU_Unit|data|data_out [4]))

	.dataa(\state_controller|SR2MUX~0_combout ),
	.datab(gnd),
	.datac(\ALU_Unit|data|data_out [4]),
	.datad(\ALU_Unit|tmp[7]~46_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|tmp[7]~47_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|tmp[7]~47 .lut_mask = 16'hFFA0;
defparam \ALU_Unit|tmp[7]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y31_N3
dffeas \RegUnits|R6[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Connectors|Datapath[6]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegUnits|Decoder0~129_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegUnits|R6 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \RegUnits|R6[6] .is_wysiwyg = "true";
defparam \RegUnits|R6[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y31_N19
dffeas \RegUnits|R4[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Connectors|Datapath[6]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegUnits|Decoder0~130_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegUnits|R4 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \RegUnits|R4[6] .is_wysiwyg = "true";
defparam \RegUnits|R4[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y31_N18
cycloneive_lcell_comb \ALU_Unit|tmp[6]~36 (
// Equation(s):
// \ALU_Unit|tmp[6]~36_combout  = (\Instruction_Reg|IR [0] & (((\Instruction_Reg|IR [1])))) # (!\Instruction_Reg|IR [0] & ((\Instruction_Reg|IR [1] & (\RegUnits|R6 [6])) # (!\Instruction_Reg|IR [1] & ((\RegUnits|R4 [6])))))

	.dataa(\Instruction_Reg|IR [0]),
	.datab(\RegUnits|R6 [6]),
	.datac(\RegUnits|R4 [6]),
	.datad(\Instruction_Reg|IR [1]),
	.cin(gnd),
	.combout(\ALU_Unit|tmp[6]~36_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|tmp[6]~36 .lut_mask = 16'hEE50;
defparam \ALU_Unit|tmp[6]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y31_N20
cycloneive_lcell_comb \ALU_Unit|tmp[6]~37 (
// Equation(s):
// \ALU_Unit|tmp[6]~37_combout  = (\ALU_Unit|tmp[6]~36_combout  & ((\RegUnits|R7 [6]) # ((!\Instruction_Reg|IR [0])))) # (!\ALU_Unit|tmp[6]~36_combout  & (((\RegUnits|R5 [6] & \Instruction_Reg|IR [0]))))

	.dataa(\ALU_Unit|tmp[6]~36_combout ),
	.datab(\RegUnits|R7 [6]),
	.datac(\RegUnits|R5 [6]),
	.datad(\Instruction_Reg|IR [0]),
	.cin(gnd),
	.combout(\ALU_Unit|tmp[6]~37_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|tmp[6]~37 .lut_mask = 16'hD8AA;
defparam \ALU_Unit|tmp[6]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y32_N15
dffeas \RegUnits|R3[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Connectors|Datapath[6]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegUnits|Decoder0~135_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegUnits|R3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \RegUnits|R3[6] .is_wysiwyg = "true";
defparam \RegUnits|R3[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y29_N31
dffeas \RegUnits|R2[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Connectors|Datapath[6]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegUnits|Decoder0~132_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegUnits|R2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \RegUnits|R2[6] .is_wysiwyg = "true";
defparam \RegUnits|R2[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y29_N7
dffeas \RegUnits|R0[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Connectors|Datapath[6]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegUnits|Decoder0~134_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegUnits|R0 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \RegUnits|R0[6] .is_wysiwyg = "true";
defparam \RegUnits|R0[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y29_N5
dffeas \RegUnits|R1[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Connectors|Datapath[6]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegUnits|Decoder0~133_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegUnits|R1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \RegUnits|R1[6] .is_wysiwyg = "true";
defparam \RegUnits|R1[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y29_N6
cycloneive_lcell_comb \ALU_Unit|tmp[6]~38 (
// Equation(s):
// \ALU_Unit|tmp[6]~38_combout  = (\Instruction_Reg|IR [0] & ((\Instruction_Reg|IR [1]) # ((\RegUnits|R1 [6])))) # (!\Instruction_Reg|IR [0] & (!\Instruction_Reg|IR [1] & (\RegUnits|R0 [6])))

	.dataa(\Instruction_Reg|IR [0]),
	.datab(\Instruction_Reg|IR [1]),
	.datac(\RegUnits|R0 [6]),
	.datad(\RegUnits|R1 [6]),
	.cin(gnd),
	.combout(\ALU_Unit|tmp[6]~38_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|tmp[6]~38 .lut_mask = 16'hBA98;
defparam \ALU_Unit|tmp[6]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y29_N30
cycloneive_lcell_comb \ALU_Unit|tmp[6]~39 (
// Equation(s):
// \ALU_Unit|tmp[6]~39_combout  = (\Instruction_Reg|IR [1] & ((\ALU_Unit|tmp[6]~38_combout  & (\RegUnits|R3 [6])) # (!\ALU_Unit|tmp[6]~38_combout  & ((\RegUnits|R2 [6]))))) # (!\Instruction_Reg|IR [1] & (((\ALU_Unit|tmp[6]~38_combout ))))

	.dataa(\RegUnits|R3 [6]),
	.datab(\Instruction_Reg|IR [1]),
	.datac(\RegUnits|R2 [6]),
	.datad(\ALU_Unit|tmp[6]~38_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|tmp[6]~39_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|tmp[6]~39 .lut_mask = 16'hBBC0;
defparam \ALU_Unit|tmp[6]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y31_N12
cycloneive_lcell_comb \ALU_Unit|tmp[6]~40 (
// Equation(s):
// \ALU_Unit|tmp[6]~40_combout  = (!\state_controller|SR2MUX~0_combout  & ((\Instruction_Reg|IR [2] & (\ALU_Unit|tmp[6]~37_combout )) # (!\Instruction_Reg|IR [2] & ((\ALU_Unit|tmp[6]~39_combout )))))

	.dataa(\ALU_Unit|tmp[6]~37_combout ),
	.datab(\Instruction_Reg|IR [2]),
	.datac(\state_controller|SR2MUX~0_combout ),
	.datad(\ALU_Unit|tmp[6]~39_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|tmp[6]~40_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|tmp[6]~40 .lut_mask = 16'h0B08;
defparam \ALU_Unit|tmp[6]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y31_N22
cycloneive_lcell_comb \ALU_Unit|tmp[6]~41 (
// Equation(s):
// \ALU_Unit|tmp[6]~41_combout  = (\ALU_Unit|tmp[6]~40_combout ) # ((\ALU_Unit|data|data_out [4] & \state_controller|SR2MUX~0_combout ))

	.dataa(gnd),
	.datab(\ALU_Unit|data|data_out [4]),
	.datac(\state_controller|SR2MUX~0_combout ),
	.datad(\ALU_Unit|tmp[6]~40_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|tmp[6]~41_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|tmp[6]~41 .lut_mask = 16'hFFC0;
defparam \ALU_Unit|tmp[6]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y31_N25
dffeas \RegUnits|R2[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Connectors|Datapath[5]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegUnits|Decoder0~132_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegUnits|R2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \RegUnits|R2[5] .is_wysiwyg = "true";
defparam \RegUnits|R2[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y31_N10
cycloneive_lcell_comb \RegUnits|R0[5]~feeder (
// Equation(s):
// \RegUnits|R0[5]~feeder_combout  = \Connectors|Datapath[5]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Connectors|Datapath[5]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RegUnits|R0[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegUnits|R0[5]~feeder .lut_mask = 16'hF0F0;
defparam \RegUnits|R0[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y31_N11
dffeas \RegUnits|R0[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\RegUnits|R0[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegUnits|Decoder0~134_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegUnits|R0 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \RegUnits|R0[5] .is_wysiwyg = "true";
defparam \RegUnits|R0[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y31_N24
cycloneive_lcell_comb \RegUnits|R1[5]~feeder (
// Equation(s):
// \RegUnits|R1[5]~feeder_combout  = \Connectors|Datapath[5]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Connectors|Datapath[5]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RegUnits|R1[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegUnits|R1[5]~feeder .lut_mask = 16'hF0F0;
defparam \RegUnits|R1[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y31_N25
dffeas \RegUnits|R1[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\RegUnits|R1[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegUnits|Decoder0~133_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegUnits|R1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \RegUnits|R1[5] .is_wysiwyg = "true";
defparam \RegUnits|R1[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y31_N8
cycloneive_lcell_comb \ALU_Unit|tmp[5]~32 (
// Equation(s):
// \ALU_Unit|tmp[5]~32_combout  = (\Instruction_Reg|IR [0] & (((\RegUnits|R1 [5]) # (\Instruction_Reg|IR [1])))) # (!\Instruction_Reg|IR [0] & (\RegUnits|R0 [5] & ((!\Instruction_Reg|IR [1]))))

	.dataa(\RegUnits|R0 [5]),
	.datab(\RegUnits|R1 [5]),
	.datac(\Instruction_Reg|IR [0]),
	.datad(\Instruction_Reg|IR [1]),
	.cin(gnd),
	.combout(\ALU_Unit|tmp[5]~32_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|tmp[5]~32 .lut_mask = 16'hF0CA;
defparam \ALU_Unit|tmp[5]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y31_N24
cycloneive_lcell_comb \ALU_Unit|tmp[5]~33 (
// Equation(s):
// \ALU_Unit|tmp[5]~33_combout  = (\Instruction_Reg|IR [1] & ((\ALU_Unit|tmp[5]~32_combout  & (\RegUnits|R3 [5])) # (!\ALU_Unit|tmp[5]~32_combout  & ((\RegUnits|R2 [5]))))) # (!\Instruction_Reg|IR [1] & (((\ALU_Unit|tmp[5]~32_combout ))))

	.dataa(\Instruction_Reg|IR [1]),
	.datab(\RegUnits|R3 [5]),
	.datac(\RegUnits|R2 [5]),
	.datad(\ALU_Unit|tmp[5]~32_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|tmp[5]~33_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|tmp[5]~33 .lut_mask = 16'hDDA0;
defparam \ALU_Unit|tmp[5]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y30_N0
cycloneive_lcell_comb \RegUnits|R7[5]~feeder (
// Equation(s):
// \RegUnits|R7[5]~feeder_combout  = \Connectors|Datapath[5]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Connectors|Datapath[5]~15_combout ),
	.cin(gnd),
	.combout(\RegUnits|R7[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegUnits|R7[5]~feeder .lut_mask = 16'hFF00;
defparam \RegUnits|R7[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y30_N1
dffeas \RegUnits|R7[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\RegUnits|R7[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegUnits|Decoder0~131_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegUnits|R7 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \RegUnits|R7[5] .is_wysiwyg = "true";
defparam \RegUnits|R7[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y31_N9
dffeas \RegUnits|R5[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Connectors|Datapath[5]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegUnits|Decoder0~128_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegUnits|R5 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \RegUnits|R5[5] .is_wysiwyg = "true";
defparam \RegUnits|R5[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y31_N30
cycloneive_lcell_comb \RegUnits|R4[5]~feeder (
// Equation(s):
// \RegUnits|R4[5]~feeder_combout  = \Connectors|Datapath[5]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Connectors|Datapath[5]~15_combout ),
	.cin(gnd),
	.combout(\RegUnits|R4[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegUnits|R4[5]~feeder .lut_mask = 16'hFF00;
defparam \RegUnits|R4[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y31_N31
dffeas \RegUnits|R4[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\RegUnits|R4[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegUnits|Decoder0~130_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegUnits|R4 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \RegUnits|R4[5] .is_wysiwyg = "true";
defparam \RegUnits|R4[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y31_N31
dffeas \RegUnits|R6[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Connectors|Datapath[5]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegUnits|Decoder0~129_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegUnits|R6 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \RegUnits|R6[5] .is_wysiwyg = "true";
defparam \RegUnits|R6[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y31_N28
cycloneive_lcell_comb \ALU_Unit|tmp[5]~30 (
// Equation(s):
// \ALU_Unit|tmp[5]~30_combout  = (\Instruction_Reg|IR [1] & (((\RegUnits|R6 [5]) # (\Instruction_Reg|IR [0])))) # (!\Instruction_Reg|IR [1] & (\RegUnits|R4 [5] & ((!\Instruction_Reg|IR [0]))))

	.dataa(\RegUnits|R4 [5]),
	.datab(\RegUnits|R6 [5]),
	.datac(\Instruction_Reg|IR [1]),
	.datad(\Instruction_Reg|IR [0]),
	.cin(gnd),
	.combout(\ALU_Unit|tmp[5]~30_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|tmp[5]~30 .lut_mask = 16'hF0CA;
defparam \ALU_Unit|tmp[5]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y31_N8
cycloneive_lcell_comb \ALU_Unit|tmp[5]~31 (
// Equation(s):
// \ALU_Unit|tmp[5]~31_combout  = (\Instruction_Reg|IR [0] & ((\ALU_Unit|tmp[5]~30_combout  & (\RegUnits|R7 [5])) # (!\ALU_Unit|tmp[5]~30_combout  & ((\RegUnits|R5 [5]))))) # (!\Instruction_Reg|IR [0] & (((\ALU_Unit|tmp[5]~30_combout ))))

	.dataa(\Instruction_Reg|IR [0]),
	.datab(\RegUnits|R7 [5]),
	.datac(\RegUnits|R5 [5]),
	.datad(\ALU_Unit|tmp[5]~30_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|tmp[5]~31_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|tmp[5]~31 .lut_mask = 16'hDDA0;
defparam \ALU_Unit|tmp[5]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y31_N2
cycloneive_lcell_comb \ALU_Unit|tmp[5]~34 (
// Equation(s):
// \ALU_Unit|tmp[5]~34_combout  = (!\state_controller|SR2MUX~0_combout  & ((\Instruction_Reg|IR [2] & ((\ALU_Unit|tmp[5]~31_combout ))) # (!\Instruction_Reg|IR [2] & (\ALU_Unit|tmp[5]~33_combout ))))

	.dataa(\ALU_Unit|tmp[5]~33_combout ),
	.datab(\Instruction_Reg|IR [2]),
	.datac(\state_controller|SR2MUX~0_combout ),
	.datad(\ALU_Unit|tmp[5]~31_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|tmp[5]~34_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|tmp[5]~34 .lut_mask = 16'h0E02;
defparam \ALU_Unit|tmp[5]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y33_N10
cycloneive_lcell_comb \ALU_Unit|tmp[5]~35 (
// Equation(s):
// \ALU_Unit|tmp[5]~35_combout  = (\ALU_Unit|tmp[5]~34_combout ) # ((\ALU_Unit|data|data_out [4] & \state_controller|SR2MUX~0_combout ))

	.dataa(gnd),
	.datab(\ALU_Unit|data|data_out [4]),
	.datac(\state_controller|SR2MUX~0_combout ),
	.datad(\ALU_Unit|tmp[5]~34_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|tmp[5]~35_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|tmp[5]~35 .lut_mask = 16'hFFC0;
defparam \ALU_Unit|tmp[5]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y34_N10
cycloneive_lcell_comb \ALU_Unit|Add0~51 (
// Equation(s):
// \ALU_Unit|Add0~51_combout  = (\RegUnits|Mux10~4_combout  & ((\ALU_Unit|tmp[5]~35_combout  & (\ALU_Unit|Add0~49  & VCC)) # (!\ALU_Unit|tmp[5]~35_combout  & (!\ALU_Unit|Add0~49 )))) # (!\RegUnits|Mux10~4_combout  & ((\ALU_Unit|tmp[5]~35_combout  & 
// (!\ALU_Unit|Add0~49 )) # (!\ALU_Unit|tmp[5]~35_combout  & ((\ALU_Unit|Add0~49 ) # (GND)))))
// \ALU_Unit|Add0~52  = CARRY((\RegUnits|Mux10~4_combout  & (!\ALU_Unit|tmp[5]~35_combout  & !\ALU_Unit|Add0~49 )) # (!\RegUnits|Mux10~4_combout  & ((!\ALU_Unit|Add0~49 ) # (!\ALU_Unit|tmp[5]~35_combout ))))

	.dataa(\RegUnits|Mux10~4_combout ),
	.datab(\ALU_Unit|tmp[5]~35_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_Unit|Add0~49 ),
	.combout(\ALU_Unit|Add0~51_combout ),
	.cout(\ALU_Unit|Add0~52 ));
// synopsys translate_off
defparam \ALU_Unit|Add0~51 .lut_mask = 16'h9617;
defparam \ALU_Unit|Add0~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X83_Y34_N12
cycloneive_lcell_comb \ALU_Unit|Add0~54 (
// Equation(s):
// \ALU_Unit|Add0~54_combout  = ((\ALU_Unit|tmp[6]~41_combout  $ (\RegUnits|Mux9~4_combout  $ (!\ALU_Unit|Add0~52 )))) # (GND)
// \ALU_Unit|Add0~55  = CARRY((\ALU_Unit|tmp[6]~41_combout  & ((\RegUnits|Mux9~4_combout ) # (!\ALU_Unit|Add0~52 ))) # (!\ALU_Unit|tmp[6]~41_combout  & (\RegUnits|Mux9~4_combout  & !\ALU_Unit|Add0~52 )))

	.dataa(\ALU_Unit|tmp[6]~41_combout ),
	.datab(\RegUnits|Mux9~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_Unit|Add0~52 ),
	.combout(\ALU_Unit|Add0~54_combout ),
	.cout(\ALU_Unit|Add0~55 ));
// synopsys translate_off
defparam \ALU_Unit|Add0~54 .lut_mask = 16'h698E;
defparam \ALU_Unit|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X83_Y34_N14
cycloneive_lcell_comb \ALU_Unit|Add0~57 (
// Equation(s):
// \ALU_Unit|Add0~57_combout  = (\ALU_Unit|tmp[7]~47_combout  & ((\RegUnits|Mux8~4_combout  & (\ALU_Unit|Add0~55  & VCC)) # (!\RegUnits|Mux8~4_combout  & (!\ALU_Unit|Add0~55 )))) # (!\ALU_Unit|tmp[7]~47_combout  & ((\RegUnits|Mux8~4_combout  & 
// (!\ALU_Unit|Add0~55 )) # (!\RegUnits|Mux8~4_combout  & ((\ALU_Unit|Add0~55 ) # (GND)))))
// \ALU_Unit|Add0~58  = CARRY((\ALU_Unit|tmp[7]~47_combout  & (!\RegUnits|Mux8~4_combout  & !\ALU_Unit|Add0~55 )) # (!\ALU_Unit|tmp[7]~47_combout  & ((!\ALU_Unit|Add0~55 ) # (!\RegUnits|Mux8~4_combout ))))

	.dataa(\ALU_Unit|tmp[7]~47_combout ),
	.datab(\RegUnits|Mux8~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_Unit|Add0~55 ),
	.combout(\ALU_Unit|Add0~57_combout ),
	.cout(\ALU_Unit|Add0~58 ));
// synopsys translate_off
defparam \ALU_Unit|Add0~57 .lut_mask = 16'h9617;
defparam \ALU_Unit|Add0~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X84_Y34_N18
cycloneive_lcell_comb \ALU_Unit|Add0~92 (
// Equation(s):
// \ALU_Unit|Add0~92_combout  = (\state_controller|State.S_09~q  & (!\RegUnits|Mux8~4_combout )) # (!\state_controller|State.S_09~q  & (((!\state_controller|State.S_05_1~q  & \ALU_Unit|Add0~57_combout ))))

	.dataa(\state_controller|State.S_09~q ),
	.datab(\RegUnits|Mux8~4_combout ),
	.datac(\state_controller|State.S_05_1~q ),
	.datad(\ALU_Unit|Add0~57_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|Add0~92_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|Add0~92 .lut_mask = 16'h2722;
defparam \ALU_Unit|Add0~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y34_N28
cycloneive_lcell_comb \ALU_Unit|Add0~59 (
// Equation(s):
// \ALU_Unit|Add0~59_combout  = (\ALU_Unit|Add0~92_combout ) # ((\ALU_Unit|Add0~37_combout  & (\RegUnits|Mux8~4_combout  & \ALU_Unit|tmp[7]~47_combout )))

	.dataa(\ALU_Unit|Add0~37_combout ),
	.datab(\RegUnits|Mux8~4_combout ),
	.datac(\ALU_Unit|tmp[7]~47_combout ),
	.datad(\ALU_Unit|Add0~92_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|Add0~59_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|Add0~59 .lut_mask = 16'hFF80;
defparam \ALU_Unit|Add0~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y30_N4
cycloneive_lcell_comb \Connectors|Datapath[7]~19 (
// Equation(s):
// \Connectors|Datapath[7]~19_combout  = (\Connectors|Datapath[7]~18_combout  & (((\Program_Counter|PC_new [7])) # (!\Connectors|Datapath[4]~3_combout ))) # (!\Connectors|Datapath[7]~18_combout  & (\Connectors|Datapath[4]~3_combout  & 
// ((\ALU_Unit|Add0~59_combout ))))

	.dataa(\Connectors|Datapath[7]~18_combout ),
	.datab(\Connectors|Datapath[4]~3_combout ),
	.datac(\Program_Counter|PC_new [7]),
	.datad(\ALU_Unit|Add0~59_combout ),
	.cin(gnd),
	.combout(\Connectors|Datapath[7]~19_combout ),
	.cout());
// synopsys translate_off
defparam \Connectors|Datapath[7]~19 .lut_mask = 16'hE6A2;
defparam \Connectors|Datapath[7]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y30_N12
cycloneive_lcell_comb \Instruction_Reg|IR_temp[7]~7 (
// Equation(s):
// \Instruction_Reg|IR_temp[7]~7_combout  = (\Reset~input_o  & \Connectors|Datapath[7]~19_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\Connectors|Datapath[7]~19_combout ),
	.cin(gnd),
	.combout(\Instruction_Reg|IR_temp[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \Instruction_Reg|IR_temp[7]~7 .lut_mask = 16'hF000;
defparam \Instruction_Reg|IR_temp[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y32_N17
dffeas \Instruction_Reg|IR[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Instruction_Reg|IR_temp[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Instruction_Reg|IR[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Instruction_Reg|IR [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Instruction_Reg|IR[7] .is_wysiwyg = "true";
defparam \Instruction_Reg|IR[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y32_N30
cycloneive_lcell_comb \RegUnits|SR1_MUX[1]~1 (
// Equation(s):
// \RegUnits|SR1_MUX[1]~1_combout  = (\state_controller|State.S_23~q  & (\Instruction_Reg|IR [10])) # (!\state_controller|State.S_23~q  & ((\Instruction_Reg|IR [7])))

	.dataa(gnd),
	.datab(\Instruction_Reg|IR [10]),
	.datac(\state_controller|State.S_23~q ),
	.datad(\Instruction_Reg|IR [7]),
	.cin(gnd),
	.combout(\RegUnits|SR1_MUX[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegUnits|SR1_MUX[1]~1 .lut_mask = 16'hCFC0;
defparam \RegUnits|SR1_MUX[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y31_N2
cycloneive_lcell_comb \RegUnits|Mux9~0 (
// Equation(s):
// \RegUnits|Mux9~0_combout  = (\RegUnits|SR1_MUX[1]~1_combout  & (((\RegUnits|R6 [6]) # (\RegUnits|SR1_MUX[0]~0_combout )))) # (!\RegUnits|SR1_MUX[1]~1_combout  & (\RegUnits|R4 [6] & ((!\RegUnits|SR1_MUX[0]~0_combout ))))

	.dataa(\RegUnits|SR1_MUX[1]~1_combout ),
	.datab(\RegUnits|R4 [6]),
	.datac(\RegUnits|R6 [6]),
	.datad(\RegUnits|SR1_MUX[0]~0_combout ),
	.cin(gnd),
	.combout(\RegUnits|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegUnits|Mux9~0 .lut_mask = 16'hAAE4;
defparam \RegUnits|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y32_N28
cycloneive_lcell_comb \RegUnits|Mux9~1 (
// Equation(s):
// \RegUnits|Mux9~1_combout  = (\RegUnits|SR1_MUX[0]~0_combout  & ((\RegUnits|Mux9~0_combout  & ((\RegUnits|R7 [6]))) # (!\RegUnits|Mux9~0_combout  & (\RegUnits|R5 [6])))) # (!\RegUnits|SR1_MUX[0]~0_combout  & (((\RegUnits|Mux9~0_combout ))))

	.dataa(\RegUnits|SR1_MUX[0]~0_combout ),
	.datab(\RegUnits|R5 [6]),
	.datac(\RegUnits|R7 [6]),
	.datad(\RegUnits|Mux9~0_combout ),
	.cin(gnd),
	.combout(\RegUnits|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegUnits|Mux9~1 .lut_mask = 16'hF588;
defparam \RegUnits|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y29_N4
cycloneive_lcell_comb \RegUnits|Mux9~2 (
// Equation(s):
// \RegUnits|Mux9~2_combout  = (\RegUnits|SR1_MUX[1]~1_combout  & (((\RegUnits|SR1_MUX[0]~0_combout )))) # (!\RegUnits|SR1_MUX[1]~1_combout  & ((\RegUnits|SR1_MUX[0]~0_combout  & ((\RegUnits|R1 [6]))) # (!\RegUnits|SR1_MUX[0]~0_combout  & (\RegUnits|R0 
// [6]))))

	.dataa(\RegUnits|R0 [6]),
	.datab(\RegUnits|SR1_MUX[1]~1_combout ),
	.datac(\RegUnits|R1 [6]),
	.datad(\RegUnits|SR1_MUX[0]~0_combout ),
	.cin(gnd),
	.combout(\RegUnits|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegUnits|Mux9~2 .lut_mask = 16'hFC22;
defparam \RegUnits|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y32_N12
cycloneive_lcell_comb \RegUnits|Mux9~3 (
// Equation(s):
// \RegUnits|Mux9~3_combout  = (\RegUnits|SR1_MUX[1]~1_combout  & ((\RegUnits|Mux9~2_combout  & ((\RegUnits|R3 [6]))) # (!\RegUnits|Mux9~2_combout  & (\RegUnits|R2 [6])))) # (!\RegUnits|SR1_MUX[1]~1_combout  & (((\RegUnits|Mux9~2_combout ))))

	.dataa(\RegUnits|R2 [6]),
	.datab(\RegUnits|SR1_MUX[1]~1_combout ),
	.datac(\RegUnits|R3 [6]),
	.datad(\RegUnits|Mux9~2_combout ),
	.cin(gnd),
	.combout(\RegUnits|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegUnits|Mux9~3 .lut_mask = 16'hF388;
defparam \RegUnits|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y32_N18
cycloneive_lcell_comb \RegUnits|Mux9~4 (
// Equation(s):
// \RegUnits|Mux9~4_combout  = (\RegUnits|SR1_MUX[2]~2_combout  & (\RegUnits|Mux9~1_combout )) # (!\RegUnits|SR1_MUX[2]~2_combout  & ((\RegUnits|Mux9~3_combout )))

	.dataa(\RegUnits|SR1_MUX[2]~2_combout ),
	.datab(gnd),
	.datac(\RegUnits|Mux9~1_combout ),
	.datad(\RegUnits|Mux9~3_combout ),
	.cin(gnd),
	.combout(\RegUnits|Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegUnits|Mux9~4 .lut_mask = 16'hF5A0;
defparam \RegUnits|Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y32_N8
cycloneive_lcell_comb \AddrUnit|ADDR1_outt[6]~39 (
// Equation(s):
// \AddrUnit|ADDR1_outt[6]~39_combout  = (\state_controller|State.S_21~q  & (\Program_Counter|PC_new [6])) # (!\state_controller|State.S_21~q  & ((\state_controller|State.S_22~q  & (\Program_Counter|PC_new [6])) # (!\state_controller|State.S_22~q  & 
// ((\RegUnits|Mux9~4_combout )))))

	.dataa(\state_controller|State.S_21~q ),
	.datab(\Program_Counter|PC_new [6]),
	.datac(\state_controller|State.S_22~q ),
	.datad(\RegUnits|Mux9~4_combout ),
	.cin(gnd),
	.combout(\AddrUnit|ADDR1_outt[6]~39_combout ),
	.cout());
// synopsys translate_off
defparam \AddrUnit|ADDR1_outt[6]~39 .lut_mask = 16'hCDC8;
defparam \AddrUnit|ADDR1_outt[6]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N1
cycloneive_io_ibuf \S[6]~input (
	.i(S[6]),
	.ibar(gnd),
	.o(\S[6]~input_o ));
// synopsys translate_off
defparam \S[6]~input .bus_hold = "false";
defparam \S[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N15
cycloneive_io_ibuf \Data[6]~input (
	.i(Data[6]),
	.ibar(gnd),
	.o(\Data[6]~input_o ));
// synopsys translate_off
defparam \Data[6]~input .bus_hold = "false";
defparam \Data[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X83_Y17_N9
dffeas \tr0|Data_read_buffer[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|Data_read_buffer [6]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|Data_read_buffer[6] .is_wysiwyg = "true";
defparam \tr0|Data_read_buffer[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y17_N8
cycloneive_lcell_comb \Memory_Data_Reg|MDR[6]~13 (
// Equation(s):
// \Memory_Data_Reg|MDR[6]~13_combout  = (\Memory_Data_Reg|MDR[0]~0_combout  & ((\memory_subsystem|Equal0~4_combout  & (\S[6]~input_o )) # (!\memory_subsystem|Equal0~4_combout  & ((\tr0|Data_read_buffer [6])))))

	.dataa(\S[6]~input_o ),
	.datab(\Memory_Data_Reg|MDR[0]~0_combout ),
	.datac(\tr0|Data_read_buffer [6]),
	.datad(\memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\Memory_Data_Reg|MDR[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \Memory_Data_Reg|MDR[6]~13 .lut_mask = 16'h88C0;
defparam \Memory_Data_Reg|MDR[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y32_N22
cycloneive_lcell_comb \Memory_Data_Reg|MDR[6]~14 (
// Equation(s):
// \Memory_Data_Reg|MDR[6]~14_combout  = (\Memory_Data_Reg|MDR[6]~13_combout ) # ((\Connectors|Datapath[6]~17_combout  & (\Reset~input_o  & !\state_controller|WideOr21~0_combout )))

	.dataa(\Connectors|Datapath[6]~17_combout ),
	.datab(\Reset~input_o ),
	.datac(\Memory_Data_Reg|MDR[6]~13_combout ),
	.datad(\state_controller|WideOr21~0_combout ),
	.cin(gnd),
	.combout(\Memory_Data_Reg|MDR[6]~14_combout ),
	.cout());
// synopsys translate_off
defparam \Memory_Data_Reg|MDR[6]~14 .lut_mask = 16'hF0F8;
defparam \Memory_Data_Reg|MDR[6]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y32_N23
dffeas \Memory_Data_Reg|MDR_out[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Memory_Data_Reg|MDR[6]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Memory_Data_Reg|MDR_out[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Memory_Data_Reg|MDR_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Memory_Data_Reg|MDR_out[6] .is_wysiwyg = "true";
defparam \Memory_Data_Reg|MDR_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y32_N6
cycloneive_lcell_comb \ALU_Unit|Add0~91 (
// Equation(s):
// \ALU_Unit|Add0~91_combout  = (\state_controller|State.S_09~q  & (!\RegUnits|Mux9~4_combout )) # (!\state_controller|State.S_09~q  & (((!\state_controller|State.S_05_1~q  & \ALU_Unit|Add0~54_combout ))))

	.dataa(\RegUnits|Mux9~4_combout ),
	.datab(\state_controller|State.S_05_1~q ),
	.datac(\state_controller|State.S_09~q ),
	.datad(\ALU_Unit|Add0~54_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|Add0~91_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|Add0~91 .lut_mask = 16'h5350;
defparam \ALU_Unit|Add0~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y32_N20
cycloneive_lcell_comb \ALU_Unit|Add0~56 (
// Equation(s):
// \ALU_Unit|Add0~56_combout  = (\ALU_Unit|Add0~91_combout ) # ((\ALU_Unit|tmp[6]~41_combout  & (\RegUnits|Mux9~4_combout  & \ALU_Unit|Add0~37_combout )))

	.dataa(\ALU_Unit|tmp[6]~41_combout ),
	.datab(\RegUnits|Mux9~4_combout ),
	.datac(\ALU_Unit|Add0~37_combout ),
	.datad(\ALU_Unit|Add0~91_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|Add0~56_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|Add0~56 .lut_mask = 16'hFF80;
defparam \ALU_Unit|Add0~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y32_N0
cycloneive_lcell_comb \Connectors|Datapath[6]~16 (
// Equation(s):
// \Connectors|Datapath[6]~16_combout  = (\Connectors|Datapath[4]~1_combout  & (\Connectors|Datapath[4]~3_combout )) # (!\Connectors|Datapath[4]~1_combout  & ((\Connectors|Datapath[4]~3_combout  & ((\ALU_Unit|Add0~56_combout ))) # 
// (!\Connectors|Datapath[4]~3_combout  & (\Memory_Data_Reg|MDR_out [6]))))

	.dataa(\Connectors|Datapath[4]~1_combout ),
	.datab(\Connectors|Datapath[4]~3_combout ),
	.datac(\Memory_Data_Reg|MDR_out [6]),
	.datad(\ALU_Unit|Add0~56_combout ),
	.cin(gnd),
	.combout(\Connectors|Datapath[6]~16_combout ),
	.cout());
// synopsys translate_off
defparam \Connectors|Datapath[6]~16 .lut_mask = 16'hDC98;
defparam \Connectors|Datapath[6]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y32_N14
cycloneive_lcell_comb \Connectors|Datapath[6]~17 (
// Equation(s):
// \Connectors|Datapath[6]~17_combout  = (\Connectors|Datapath[4]~1_combout  & ((\Connectors|Datapath[6]~16_combout  & (\Program_Counter|PC_new [6])) # (!\Connectors|Datapath[6]~16_combout  & ((\AddrUnit|Adder_out[6]~12_combout ))))) # 
// (!\Connectors|Datapath[4]~1_combout  & (((\Connectors|Datapath[6]~16_combout ))))

	.dataa(\Connectors|Datapath[4]~1_combout ),
	.datab(\Program_Counter|PC_new [6]),
	.datac(\AddrUnit|Adder_out[6]~12_combout ),
	.datad(\Connectors|Datapath[6]~16_combout ),
	.cin(gnd),
	.combout(\Connectors|Datapath[6]~17_combout ),
	.cout());
// synopsys translate_off
defparam \Connectors|Datapath[6]~17 .lut_mask = 16'hDDA0;
defparam \Connectors|Datapath[6]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y29_N0
cycloneive_lcell_comb \Instruction_Reg|IR_temp[6]~6 (
// Equation(s):
// \Instruction_Reg|IR_temp[6]~6_combout  = (\Reset~input_o  & \Connectors|Datapath[6]~17_combout )

	.dataa(gnd),
	.datab(\Reset~input_o ),
	.datac(gnd),
	.datad(\Connectors|Datapath[6]~17_combout ),
	.cin(gnd),
	.combout(\Instruction_Reg|IR_temp[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Instruction_Reg|IR_temp[6]~6 .lut_mask = 16'hCC00;
defparam \Instruction_Reg|IR_temp[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y32_N13
dffeas \Instruction_Reg|IR[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Instruction_Reg|IR_temp[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Instruction_Reg|IR[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Instruction_Reg|IR [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Instruction_Reg|IR[6] .is_wysiwyg = "true";
defparam \Instruction_Reg|IR[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y32_N20
cycloneive_lcell_comb \RegUnits|SR1_MUX[0]~0 (
// Equation(s):
// \RegUnits|SR1_MUX[0]~0_combout  = (\state_controller|State.S_23~q  & (\Instruction_Reg|IR [9])) # (!\state_controller|State.S_23~q  & ((\Instruction_Reg|IR [6])))

	.dataa(gnd),
	.datab(\Instruction_Reg|IR [9]),
	.datac(\state_controller|State.S_23~q ),
	.datad(\Instruction_Reg|IR [6]),
	.cin(gnd),
	.combout(\RegUnits|SR1_MUX[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegUnits|SR1_MUX[0]~0 .lut_mask = 16'hCFC0;
defparam \RegUnits|SR1_MUX[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y30_N27
dffeas \RegUnits|R7[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Connectors|Datapath[9]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegUnits|Decoder0~131_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegUnits|R7 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \RegUnits|R7[9] .is_wysiwyg = "true";
defparam \RegUnits|R7[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y32_N20
cycloneive_lcell_comb \RegUnits|R6[9]~feeder (
// Equation(s):
// \RegUnits|R6[9]~feeder_combout  = \Connectors|Datapath[9]~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Connectors|Datapath[9]~23_combout ),
	.cin(gnd),
	.combout(\RegUnits|R6[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegUnits|R6[9]~feeder .lut_mask = 16'hFF00;
defparam \RegUnits|R6[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y32_N21
dffeas \RegUnits|R6[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\RegUnits|R6[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegUnits|Decoder0~129_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegUnits|R6 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \RegUnits|R6[9] .is_wysiwyg = "true";
defparam \RegUnits|R6[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y30_N10
cycloneive_lcell_comb \RegUnits|R4[9]~feeder (
// Equation(s):
// \RegUnits|R4[9]~feeder_combout  = \Connectors|Datapath[9]~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Connectors|Datapath[9]~23_combout ),
	.cin(gnd),
	.combout(\RegUnits|R4[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegUnits|R4[9]~feeder .lut_mask = 16'hFF00;
defparam \RegUnits|R4[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y30_N11
dffeas \RegUnits|R4[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\RegUnits|R4[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegUnits|Decoder0~130_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegUnits|R4 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \RegUnits|R4[9] .is_wysiwyg = "true";
defparam \RegUnits|R4[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y32_N26
cycloneive_lcell_comb \RegUnits|Mux6~0 (
// Equation(s):
// \RegUnits|Mux6~0_combout  = (\RegUnits|SR1_MUX[0]~0_combout  & (((\RegUnits|SR1_MUX[1]~1_combout )))) # (!\RegUnits|SR1_MUX[0]~0_combout  & ((\RegUnits|SR1_MUX[1]~1_combout  & (\RegUnits|R6 [9])) # (!\RegUnits|SR1_MUX[1]~1_combout  & ((\RegUnits|R4 
// [9])))))

	.dataa(\RegUnits|R6 [9]),
	.datab(\RegUnits|SR1_MUX[0]~0_combout ),
	.datac(\RegUnits|R4 [9]),
	.datad(\RegUnits|SR1_MUX[1]~1_combout ),
	.cin(gnd),
	.combout(\RegUnits|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegUnits|Mux6~0 .lut_mask = 16'hEE30;
defparam \RegUnits|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y30_N26
cycloneive_lcell_comb \RegUnits|Mux6~1 (
// Equation(s):
// \RegUnits|Mux6~1_combout  = (\RegUnits|SR1_MUX[0]~0_combout  & ((\RegUnits|Mux6~0_combout  & ((\RegUnits|R7 [9]))) # (!\RegUnits|Mux6~0_combout  & (\RegUnits|R5 [9])))) # (!\RegUnits|SR1_MUX[0]~0_combout  & (((\RegUnits|Mux6~0_combout ))))

	.dataa(\RegUnits|R5 [9]),
	.datab(\RegUnits|SR1_MUX[0]~0_combout ),
	.datac(\RegUnits|R7 [9]),
	.datad(\RegUnits|Mux6~0_combout ),
	.cin(gnd),
	.combout(\RegUnits|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegUnits|Mux6~1 .lut_mask = 16'hF388;
defparam \RegUnits|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y30_N15
dffeas \RegUnits|R3[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Connectors|Datapath[9]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegUnits|Decoder0~135_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegUnits|R3 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \RegUnits|R3[9] .is_wysiwyg = "true";
defparam \RegUnits|R3[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y30_N23
dffeas \RegUnits|R2[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Connectors|Datapath[9]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegUnits|Decoder0~132_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegUnits|R2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \RegUnits|R2[9] .is_wysiwyg = "true";
defparam \RegUnits|R2[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y29_N13
dffeas \RegUnits|R0[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Connectors|Datapath[9]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegUnits|Decoder0~134_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegUnits|R0 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \RegUnits|R0[9] .is_wysiwyg = "true";
defparam \RegUnits|R0[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y29_N3
dffeas \RegUnits|R1[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Connectors|Datapath[9]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegUnits|Decoder0~133_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegUnits|R1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \RegUnits|R1[9] .is_wysiwyg = "true";
defparam \RegUnits|R1[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y29_N2
cycloneive_lcell_comb \RegUnits|Mux6~2 (
// Equation(s):
// \RegUnits|Mux6~2_combout  = (\RegUnits|SR1_MUX[1]~1_combout  & (((\RegUnits|SR1_MUX[0]~0_combout )))) # (!\RegUnits|SR1_MUX[1]~1_combout  & ((\RegUnits|SR1_MUX[0]~0_combout  & ((\RegUnits|R1 [9]))) # (!\RegUnits|SR1_MUX[0]~0_combout  & (\RegUnits|R0 
// [9]))))

	.dataa(\RegUnits|R0 [9]),
	.datab(\RegUnits|SR1_MUX[1]~1_combout ),
	.datac(\RegUnits|R1 [9]),
	.datad(\RegUnits|SR1_MUX[0]~0_combout ),
	.cin(gnd),
	.combout(\RegUnits|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegUnits|Mux6~2 .lut_mask = 16'hFC22;
defparam \RegUnits|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y30_N20
cycloneive_lcell_comb \RegUnits|Mux6~3 (
// Equation(s):
// \RegUnits|Mux6~3_combout  = (\RegUnits|SR1_MUX[1]~1_combout  & ((\RegUnits|Mux6~2_combout  & (\RegUnits|R3 [9])) # (!\RegUnits|Mux6~2_combout  & ((\RegUnits|R2 [9]))))) # (!\RegUnits|SR1_MUX[1]~1_combout  & (((\RegUnits|Mux6~2_combout ))))

	.dataa(\RegUnits|R3 [9]),
	.datab(\RegUnits|R2 [9]),
	.datac(\RegUnits|SR1_MUX[1]~1_combout ),
	.datad(\RegUnits|Mux6~2_combout ),
	.cin(gnd),
	.combout(\RegUnits|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegUnits|Mux6~3 .lut_mask = 16'hAFC0;
defparam \RegUnits|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y30_N24
cycloneive_lcell_comb \RegUnits|Mux6~4 (
// Equation(s):
// \RegUnits|Mux6~4_combout  = (\RegUnits|SR1_MUX[2]~2_combout  & (\RegUnits|Mux6~1_combout )) # (!\RegUnits|SR1_MUX[2]~2_combout  & ((\RegUnits|Mux6~3_combout )))

	.dataa(gnd),
	.datab(\RegUnits|SR1_MUX[2]~2_combout ),
	.datac(\RegUnits|Mux6~1_combout ),
	.datad(\RegUnits|Mux6~3_combout ),
	.cin(gnd),
	.combout(\RegUnits|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegUnits|Mux6~4 .lut_mask = 16'hF3C0;
defparam \RegUnits|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y30_N18
cycloneive_lcell_comb \AddrUnit|ADDR1_outt[9]~42 (
// Equation(s):
// \AddrUnit|ADDR1_outt[9]~42_combout  = (\state_controller|State.S_21~q  & (\Program_Counter|PC_new [9])) # (!\state_controller|State.S_21~q  & ((\state_controller|State.S_22~q  & (\Program_Counter|PC_new [9])) # (!\state_controller|State.S_22~q  & 
// ((\RegUnits|Mux6~4_combout )))))

	.dataa(\Program_Counter|PC_new [9]),
	.datab(\state_controller|State.S_21~q ),
	.datac(\state_controller|State.S_22~q ),
	.datad(\RegUnits|Mux6~4_combout ),
	.cin(gnd),
	.combout(\AddrUnit|ADDR1_outt[9]~42_combout ),
	.cout());
// synopsys translate_off
defparam \AddrUnit|ADDR1_outt[9]~42 .lut_mask = 16'hABA8;
defparam \AddrUnit|ADDR1_outt[9]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y32_N28
cycloneive_lcell_comb \AddrUnit|ADDR2_outt[9]~9 (
// Equation(s):
// \AddrUnit|ADDR2_outt[9]~9_combout  = (\state_controller|State.S_22~q  & (((\Instruction_Reg|IR [9])))) # (!\state_controller|State.S_22~q  & ((\state_controller|State.S_21~q  & ((\Instruction_Reg|IR [9]))) # (!\state_controller|State.S_21~q  & 
// (\Instruction_Reg|IR [5]))))

	.dataa(\state_controller|State.S_22~q ),
	.datab(\Instruction_Reg|IR [5]),
	.datac(\state_controller|State.S_21~q ),
	.datad(\Instruction_Reg|IR [9]),
	.cin(gnd),
	.combout(\AddrUnit|ADDR2_outt[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \AddrUnit|ADDR2_outt[9]~9 .lut_mask = 16'hFE04;
defparam \AddrUnit|ADDR2_outt[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y32_N18
cycloneive_lcell_comb \AddrUnit|ADDR2_outt[9]~10 (
// Equation(s):
// \AddrUnit|ADDR2_outt[9]~10_combout  = (\state_controller|WideOr27~combout  & (\AddrUnit|ADDR2_outt[9]~9_combout )) # (!\state_controller|WideOr27~combout  & (((!\state_controller|ADDR1MUX~0_combout  & \Instruction_Reg|IR [8]))))

	.dataa(\state_controller|WideOr27~combout ),
	.datab(\AddrUnit|ADDR2_outt[9]~9_combout ),
	.datac(\state_controller|ADDR1MUX~0_combout ),
	.datad(\Instruction_Reg|IR [8]),
	.cin(gnd),
	.combout(\AddrUnit|ADDR2_outt[9]~10_combout ),
	.cout());
// synopsys translate_off
defparam \AddrUnit|ADDR2_outt[9]~10 .lut_mask = 16'h8D88;
defparam \AddrUnit|ADDR2_outt[9]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y30_N29
dffeas \RegUnits|R3[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Connectors|Datapath[8]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegUnits|Decoder0~135_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegUnits|R3 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \RegUnits|R3[8] .is_wysiwyg = "true";
defparam \RegUnits|R3[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y33_N27
dffeas \RegUnits|R2[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Connectors|Datapath[8]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegUnits|Decoder0~132_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegUnits|R2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \RegUnits|R2[8] .is_wysiwyg = "true";
defparam \RegUnits|R2[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y29_N25
dffeas \RegUnits|R0[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Connectors|Datapath[8]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegUnits|Decoder0~134_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegUnits|R0 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \RegUnits|R0[8] .is_wysiwyg = "true";
defparam \RegUnits|R0[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y29_N23
dffeas \RegUnits|R1[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Connectors|Datapath[8]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegUnits|Decoder0~133_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegUnits|R1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \RegUnits|R1[8] .is_wysiwyg = "true";
defparam \RegUnits|R1[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y29_N22
cycloneive_lcell_comb \RegUnits|Mux7~2 (
// Equation(s):
// \RegUnits|Mux7~2_combout  = (\RegUnits|SR1_MUX[1]~1_combout  & (((\RegUnits|SR1_MUX[0]~0_combout )))) # (!\RegUnits|SR1_MUX[1]~1_combout  & ((\RegUnits|SR1_MUX[0]~0_combout  & ((\RegUnits|R1 [8]))) # (!\RegUnits|SR1_MUX[0]~0_combout  & (\RegUnits|R0 
// [8]))))

	.dataa(\RegUnits|R0 [8]),
	.datab(\RegUnits|SR1_MUX[1]~1_combout ),
	.datac(\RegUnits|R1 [8]),
	.datad(\RegUnits|SR1_MUX[0]~0_combout ),
	.cin(gnd),
	.combout(\RegUnits|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegUnits|Mux7~2 .lut_mask = 16'hFC22;
defparam \RegUnits|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y34_N26
cycloneive_lcell_comb \RegUnits|Mux7~3 (
// Equation(s):
// \RegUnits|Mux7~3_combout  = (\RegUnits|SR1_MUX[1]~1_combout  & ((\RegUnits|Mux7~2_combout  & (\RegUnits|R3 [8])) # (!\RegUnits|Mux7~2_combout  & ((\RegUnits|R2 [8]))))) # (!\RegUnits|SR1_MUX[1]~1_combout  & (((\RegUnits|Mux7~2_combout ))))

	.dataa(\RegUnits|SR1_MUX[1]~1_combout ),
	.datab(\RegUnits|R3 [8]),
	.datac(\RegUnits|R2 [8]),
	.datad(\RegUnits|Mux7~2_combout ),
	.cin(gnd),
	.combout(\RegUnits|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegUnits|Mux7~3 .lut_mask = 16'hDDA0;
defparam \RegUnits|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y34_N15
dffeas \RegUnits|R5[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Connectors|Datapath[8]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegUnits|Decoder0~128_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegUnits|R5 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \RegUnits|R5[8] .is_wysiwyg = "true";
defparam \RegUnits|R5[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y34_N13
dffeas \RegUnits|R7[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Connectors|Datapath[8]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegUnits|Decoder0~131_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegUnits|R7 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \RegUnits|R7[8] .is_wysiwyg = "true";
defparam \RegUnits|R7[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y34_N27
dffeas \RegUnits|R4[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Connectors|Datapath[8]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegUnits|Decoder0~130_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegUnits|R4 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \RegUnits|R4[8] .is_wysiwyg = "true";
defparam \RegUnits|R4[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y32_N7
dffeas \RegUnits|R6[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Connectors|Datapath[8]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegUnits|Decoder0~129_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegUnits|R6 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \RegUnits|R6[8] .is_wysiwyg = "true";
defparam \RegUnits|R6[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y32_N6
cycloneive_lcell_comb \RegUnits|Mux7~0 (
// Equation(s):
// \RegUnits|Mux7~0_combout  = (\RegUnits|SR1_MUX[1]~1_combout  & (((\RegUnits|R6 [8]) # (\RegUnits|SR1_MUX[0]~0_combout )))) # (!\RegUnits|SR1_MUX[1]~1_combout  & (\RegUnits|R4 [8] & ((!\RegUnits|SR1_MUX[0]~0_combout ))))

	.dataa(\RegUnits|R4 [8]),
	.datab(\RegUnits|SR1_MUX[1]~1_combout ),
	.datac(\RegUnits|R6 [8]),
	.datad(\RegUnits|SR1_MUX[0]~0_combout ),
	.cin(gnd),
	.combout(\RegUnits|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegUnits|Mux7~0 .lut_mask = 16'hCCE2;
defparam \RegUnits|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y34_N12
cycloneive_lcell_comb \RegUnits|Mux7~1 (
// Equation(s):
// \RegUnits|Mux7~1_combout  = (\RegUnits|SR1_MUX[0]~0_combout  & ((\RegUnits|Mux7~0_combout  & ((\RegUnits|R7 [8]))) # (!\RegUnits|Mux7~0_combout  & (\RegUnits|R5 [8])))) # (!\RegUnits|SR1_MUX[0]~0_combout  & (((\RegUnits|Mux7~0_combout ))))

	.dataa(\RegUnits|SR1_MUX[0]~0_combout ),
	.datab(\RegUnits|R5 [8]),
	.datac(\RegUnits|R7 [8]),
	.datad(\RegUnits|Mux7~0_combout ),
	.cin(gnd),
	.combout(\RegUnits|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegUnits|Mux7~1 .lut_mask = 16'hF588;
defparam \RegUnits|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y34_N24
cycloneive_lcell_comb \RegUnits|Mux7~4 (
// Equation(s):
// \RegUnits|Mux7~4_combout  = (\RegUnits|SR1_MUX[2]~2_combout  & ((\RegUnits|Mux7~1_combout ))) # (!\RegUnits|SR1_MUX[2]~2_combout  & (\RegUnits|Mux7~3_combout ))

	.dataa(gnd),
	.datab(\RegUnits|SR1_MUX[2]~2_combout ),
	.datac(\RegUnits|Mux7~3_combout ),
	.datad(\RegUnits|Mux7~1_combout ),
	.cin(gnd),
	.combout(\RegUnits|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegUnits|Mux7~4 .lut_mask = 16'hFC30;
defparam \RegUnits|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y34_N16
cycloneive_lcell_comb \AddrUnit|ADDR1_outt[8]~41 (
// Equation(s):
// \AddrUnit|ADDR1_outt[8]~41_combout  = (\state_controller|State.S_22~q  & (((\Program_Counter|PC_new [8])))) # (!\state_controller|State.S_22~q  & ((\state_controller|State.S_21~q  & (\Program_Counter|PC_new [8])) # (!\state_controller|State.S_21~q  & 
// ((\RegUnits|Mux7~4_combout )))))

	.dataa(\state_controller|State.S_22~q ),
	.datab(\state_controller|State.S_21~q ),
	.datac(\Program_Counter|PC_new [8]),
	.datad(\RegUnits|Mux7~4_combout ),
	.cin(gnd),
	.combout(\AddrUnit|ADDR1_outt[8]~41_combout ),
	.cout());
// synopsys translate_off
defparam \AddrUnit|ADDR1_outt[8]~41 .lut_mask = 16'hF1E0;
defparam \AddrUnit|ADDR1_outt[8]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y30_N16
cycloneive_lcell_comb \AddrUnit|Adder_out[8]~16 (
// Equation(s):
// \AddrUnit|Adder_out[8]~16_combout  = ((\AddrUnit|ADDR2_outt[8]~8_combout  $ (\AddrUnit|ADDR1_outt[8]~41_combout  $ (!\AddrUnit|Adder_out[7]~15 )))) # (GND)
// \AddrUnit|Adder_out[8]~17  = CARRY((\AddrUnit|ADDR2_outt[8]~8_combout  & ((\AddrUnit|ADDR1_outt[8]~41_combout ) # (!\AddrUnit|Adder_out[7]~15 ))) # (!\AddrUnit|ADDR2_outt[8]~8_combout  & (\AddrUnit|ADDR1_outt[8]~41_combout  & !\AddrUnit|Adder_out[7]~15 
// )))

	.dataa(\AddrUnit|ADDR2_outt[8]~8_combout ),
	.datab(\AddrUnit|ADDR1_outt[8]~41_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\AddrUnit|Adder_out[7]~15 ),
	.combout(\AddrUnit|Adder_out[8]~16_combout ),
	.cout(\AddrUnit|Adder_out[8]~17 ));
// synopsys translate_off
defparam \AddrUnit|Adder_out[8]~16 .lut_mask = 16'h698E;
defparam \AddrUnit|Adder_out[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X82_Y30_N18
cycloneive_lcell_comb \AddrUnit|Adder_out[9]~18 (
// Equation(s):
// \AddrUnit|Adder_out[9]~18_combout  = (\AddrUnit|ADDR1_outt[9]~42_combout  & ((\AddrUnit|ADDR2_outt[9]~10_combout  & (\AddrUnit|Adder_out[8]~17  & VCC)) # (!\AddrUnit|ADDR2_outt[9]~10_combout  & (!\AddrUnit|Adder_out[8]~17 )))) # 
// (!\AddrUnit|ADDR1_outt[9]~42_combout  & ((\AddrUnit|ADDR2_outt[9]~10_combout  & (!\AddrUnit|Adder_out[8]~17 )) # (!\AddrUnit|ADDR2_outt[9]~10_combout  & ((\AddrUnit|Adder_out[8]~17 ) # (GND)))))
// \AddrUnit|Adder_out[9]~19  = CARRY((\AddrUnit|ADDR1_outt[9]~42_combout  & (!\AddrUnit|ADDR2_outt[9]~10_combout  & !\AddrUnit|Adder_out[8]~17 )) # (!\AddrUnit|ADDR1_outt[9]~42_combout  & ((!\AddrUnit|Adder_out[8]~17 ) # (!\AddrUnit|ADDR2_outt[9]~10_combout 
// ))))

	.dataa(\AddrUnit|ADDR1_outt[9]~42_combout ),
	.datab(\AddrUnit|ADDR2_outt[9]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\AddrUnit|Adder_out[8]~17 ),
	.combout(\AddrUnit|Adder_out[9]~18_combout ),
	.cout(\AddrUnit|Adder_out[9]~19 ));
// synopsys translate_off
defparam \AddrUnit|Adder_out[9]~18 .lut_mask = 16'h9617;
defparam \AddrUnit|Adder_out[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X83_Y30_N6
cycloneive_lcell_comb \Connectors|Datapath[9]~22 (
// Equation(s):
// \Connectors|Datapath[9]~22_combout  = (\Connectors|Datapath[4]~3_combout  & (((\Connectors|Datapath[4]~1_combout )))) # (!\Connectors|Datapath[4]~3_combout  & ((\Connectors|Datapath[4]~1_combout  & ((\AddrUnit|Adder_out[9]~18_combout ))) # 
// (!\Connectors|Datapath[4]~1_combout  & (\Memory_Data_Reg|MDR_out [9]))))

	.dataa(\Connectors|Datapath[4]~3_combout ),
	.datab(\Memory_Data_Reg|MDR_out [9]),
	.datac(\Connectors|Datapath[4]~1_combout ),
	.datad(\AddrUnit|Adder_out[9]~18_combout ),
	.cin(gnd),
	.combout(\Connectors|Datapath[9]~22_combout ),
	.cout());
// synopsys translate_off
defparam \Connectors|Datapath[9]~22 .lut_mask = 16'hF4A4;
defparam \Connectors|Datapath[9]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y29_N12
cycloneive_lcell_comb \ALU_Unit|tmp[9]~56 (
// Equation(s):
// \ALU_Unit|tmp[9]~56_combout  = (\Instruction_Reg|IR [0] & ((\Instruction_Reg|IR [1]) # ((\RegUnits|R1 [9])))) # (!\Instruction_Reg|IR [0] & (!\Instruction_Reg|IR [1] & (\RegUnits|R0 [9])))

	.dataa(\Instruction_Reg|IR [0]),
	.datab(\Instruction_Reg|IR [1]),
	.datac(\RegUnits|R0 [9]),
	.datad(\RegUnits|R1 [9]),
	.cin(gnd),
	.combout(\ALU_Unit|tmp[9]~56_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|tmp[9]~56 .lut_mask = 16'hBA98;
defparam \ALU_Unit|tmp[9]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y30_N22
cycloneive_lcell_comb \ALU_Unit|tmp[9]~57 (
// Equation(s):
// \ALU_Unit|tmp[9]~57_combout  = (\Instruction_Reg|IR [1] & ((\ALU_Unit|tmp[9]~56_combout  & (\RegUnits|R3 [9])) # (!\ALU_Unit|tmp[9]~56_combout  & ((\RegUnits|R2 [9]))))) # (!\Instruction_Reg|IR [1] & (((\ALU_Unit|tmp[9]~56_combout ))))

	.dataa(\RegUnits|R3 [9]),
	.datab(\Instruction_Reg|IR [1]),
	.datac(\RegUnits|R2 [9]),
	.datad(\ALU_Unit|tmp[9]~56_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|tmp[9]~57_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|tmp[9]~57 .lut_mask = 16'hBBC0;
defparam \ALU_Unit|tmp[9]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y30_N28
cycloneive_lcell_comb \ALU_Unit|tmp[9]~54 (
// Equation(s):
// \ALU_Unit|tmp[9]~54_combout  = (\Instruction_Reg|IR [1] & (((\RegUnits|R6 [9]) # (\Instruction_Reg|IR [0])))) # (!\Instruction_Reg|IR [1] & (\RegUnits|R4 [9] & ((!\Instruction_Reg|IR [0]))))

	.dataa(\RegUnits|R4 [9]),
	.datab(\Instruction_Reg|IR [1]),
	.datac(\RegUnits|R6 [9]),
	.datad(\Instruction_Reg|IR [0]),
	.cin(gnd),
	.combout(\ALU_Unit|tmp[9]~54_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|tmp[9]~54 .lut_mask = 16'hCCE2;
defparam \ALU_Unit|tmp[9]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y30_N14
cycloneive_lcell_comb \ALU_Unit|tmp[9]~55 (
// Equation(s):
// \ALU_Unit|tmp[9]~55_combout  = (\Instruction_Reg|IR [0] & ((\ALU_Unit|tmp[9]~54_combout  & (\RegUnits|R7 [9])) # (!\ALU_Unit|tmp[9]~54_combout  & ((\RegUnits|R5 [9]))))) # (!\Instruction_Reg|IR [0] & (((\ALU_Unit|tmp[9]~54_combout ))))

	.dataa(\RegUnits|R7 [9]),
	.datab(\Instruction_Reg|IR [0]),
	.datac(\RegUnits|R5 [9]),
	.datad(\ALU_Unit|tmp[9]~54_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|tmp[9]~55_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|tmp[9]~55 .lut_mask = 16'hBBC0;
defparam \ALU_Unit|tmp[9]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y30_N28
cycloneive_lcell_comb \ALU_Unit|tmp[9]~58 (
// Equation(s):
// \ALU_Unit|tmp[9]~58_combout  = (!\state_controller|SR2MUX~0_combout  & ((\Instruction_Reg|IR [2] & ((\ALU_Unit|tmp[9]~55_combout ))) # (!\Instruction_Reg|IR [2] & (\ALU_Unit|tmp[9]~57_combout ))))

	.dataa(\ALU_Unit|tmp[9]~57_combout ),
	.datab(\state_controller|SR2MUX~0_combout ),
	.datac(\ALU_Unit|tmp[9]~55_combout ),
	.datad(\Instruction_Reg|IR [2]),
	.cin(gnd),
	.combout(\ALU_Unit|tmp[9]~58_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|tmp[9]~58 .lut_mask = 16'h3022;
defparam \ALU_Unit|tmp[9]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y30_N14
cycloneive_lcell_comb \ALU_Unit|tmp[9]~59 (
// Equation(s):
// \ALU_Unit|tmp[9]~59_combout  = (\ALU_Unit|tmp[9]~58_combout ) # ((\ALU_Unit|data|data_out [4] & \state_controller|SR2MUX~0_combout ))

	.dataa(\ALU_Unit|data|data_out [4]),
	.datab(\state_controller|SR2MUX~0_combout ),
	.datac(gnd),
	.datad(\ALU_Unit|tmp[9]~58_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|tmp[9]~59_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|tmp[9]~59 .lut_mask = 16'hFF88;
defparam \ALU_Unit|tmp[9]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y29_N24
cycloneive_lcell_comb \ALU_Unit|tmp[8]~50 (
// Equation(s):
// \ALU_Unit|tmp[8]~50_combout  = (\Instruction_Reg|IR [0] & ((\Instruction_Reg|IR [1]) # ((\RegUnits|R1 [8])))) # (!\Instruction_Reg|IR [0] & (!\Instruction_Reg|IR [1] & (\RegUnits|R0 [8])))

	.dataa(\Instruction_Reg|IR [0]),
	.datab(\Instruction_Reg|IR [1]),
	.datac(\RegUnits|R0 [8]),
	.datad(\RegUnits|R1 [8]),
	.cin(gnd),
	.combout(\ALU_Unit|tmp[8]~50_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|tmp[8]~50 .lut_mask = 16'hBA98;
defparam \ALU_Unit|tmp[8]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y33_N0
cycloneive_lcell_comb \ALU_Unit|tmp[8]~51 (
// Equation(s):
// \ALU_Unit|tmp[8]~51_combout  = (\Instruction_Reg|IR [1] & ((\ALU_Unit|tmp[8]~50_combout  & ((\RegUnits|R3 [8]))) # (!\ALU_Unit|tmp[8]~50_combout  & (\RegUnits|R2 [8])))) # (!\Instruction_Reg|IR [1] & (((\ALU_Unit|tmp[8]~50_combout ))))

	.dataa(\Instruction_Reg|IR [1]),
	.datab(\RegUnits|R2 [8]),
	.datac(\RegUnits|R3 [8]),
	.datad(\ALU_Unit|tmp[8]~50_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|tmp[8]~51_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|tmp[8]~51 .lut_mask = 16'hF588;
defparam \ALU_Unit|tmp[8]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y34_N28
cycloneive_lcell_comb \ALU_Unit|tmp[8]~48 (
// Equation(s):
// \ALU_Unit|tmp[8]~48_combout  = (\Instruction_Reg|IR [0] & (((\Instruction_Reg|IR [1])))) # (!\Instruction_Reg|IR [0] & ((\Instruction_Reg|IR [1] & ((\RegUnits|R6 [8]))) # (!\Instruction_Reg|IR [1] & (\RegUnits|R4 [8]))))

	.dataa(\RegUnits|R4 [8]),
	.datab(\Instruction_Reg|IR [0]),
	.datac(\Instruction_Reg|IR [1]),
	.datad(\RegUnits|R6 [8]),
	.cin(gnd),
	.combout(\ALU_Unit|tmp[8]~48_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|tmp[8]~48 .lut_mask = 16'hF2C2;
defparam \ALU_Unit|tmp[8]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y34_N14
cycloneive_lcell_comb \ALU_Unit|tmp[8]~49 (
// Equation(s):
// \ALU_Unit|tmp[8]~49_combout  = (\Instruction_Reg|IR [0] & ((\ALU_Unit|tmp[8]~48_combout  & (\RegUnits|R7 [8])) # (!\ALU_Unit|tmp[8]~48_combout  & ((\RegUnits|R5 [8]))))) # (!\Instruction_Reg|IR [0] & (((\ALU_Unit|tmp[8]~48_combout ))))

	.dataa(\Instruction_Reg|IR [0]),
	.datab(\RegUnits|R7 [8]),
	.datac(\RegUnits|R5 [8]),
	.datad(\ALU_Unit|tmp[8]~48_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|tmp[8]~49_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|tmp[8]~49 .lut_mask = 16'hDDA0;
defparam \ALU_Unit|tmp[8]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y34_N22
cycloneive_lcell_comb \ALU_Unit|tmp[8]~52 (
// Equation(s):
// \ALU_Unit|tmp[8]~52_combout  = (!\state_controller|SR2MUX~0_combout  & ((\Instruction_Reg|IR [2] & ((\ALU_Unit|tmp[8]~49_combout ))) # (!\Instruction_Reg|IR [2] & (\ALU_Unit|tmp[8]~51_combout ))))

	.dataa(\Instruction_Reg|IR [2]),
	.datab(\ALU_Unit|tmp[8]~51_combout ),
	.datac(\ALU_Unit|tmp[8]~49_combout ),
	.datad(\state_controller|SR2MUX~0_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|tmp[8]~52_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|tmp[8]~52 .lut_mask = 16'h00E4;
defparam \ALU_Unit|tmp[8]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y34_N4
cycloneive_lcell_comb \ALU_Unit|tmp[8]~53 (
// Equation(s):
// \ALU_Unit|tmp[8]~53_combout  = (\ALU_Unit|tmp[8]~52_combout ) # ((\ALU_Unit|data|data_out [4] & \state_controller|SR2MUX~0_combout ))

	.dataa(gnd),
	.datab(\ALU_Unit|data|data_out [4]),
	.datac(\ALU_Unit|tmp[8]~52_combout ),
	.datad(\state_controller|SR2MUX~0_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|tmp[8]~53_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|tmp[8]~53 .lut_mask = 16'hFCF0;
defparam \ALU_Unit|tmp[8]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y34_N16
cycloneive_lcell_comb \ALU_Unit|Add0~60 (
// Equation(s):
// \ALU_Unit|Add0~60_combout  = ((\ALU_Unit|tmp[8]~53_combout  $ (\RegUnits|Mux7~4_combout  $ (!\ALU_Unit|Add0~58 )))) # (GND)
// \ALU_Unit|Add0~61  = CARRY((\ALU_Unit|tmp[8]~53_combout  & ((\RegUnits|Mux7~4_combout ) # (!\ALU_Unit|Add0~58 ))) # (!\ALU_Unit|tmp[8]~53_combout  & (\RegUnits|Mux7~4_combout  & !\ALU_Unit|Add0~58 )))

	.dataa(\ALU_Unit|tmp[8]~53_combout ),
	.datab(\RegUnits|Mux7~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_Unit|Add0~58 ),
	.combout(\ALU_Unit|Add0~60_combout ),
	.cout(\ALU_Unit|Add0~61 ));
// synopsys translate_off
defparam \ALU_Unit|Add0~60 .lut_mask = 16'h698E;
defparam \ALU_Unit|Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X83_Y34_N18
cycloneive_lcell_comb \ALU_Unit|Add0~63 (
// Equation(s):
// \ALU_Unit|Add0~63_combout  = (\ALU_Unit|tmp[9]~59_combout  & ((\RegUnits|Mux6~4_combout  & (\ALU_Unit|Add0~61  & VCC)) # (!\RegUnits|Mux6~4_combout  & (!\ALU_Unit|Add0~61 )))) # (!\ALU_Unit|tmp[9]~59_combout  & ((\RegUnits|Mux6~4_combout  & 
// (!\ALU_Unit|Add0~61 )) # (!\RegUnits|Mux6~4_combout  & ((\ALU_Unit|Add0~61 ) # (GND)))))
// \ALU_Unit|Add0~64  = CARRY((\ALU_Unit|tmp[9]~59_combout  & (!\RegUnits|Mux6~4_combout  & !\ALU_Unit|Add0~61 )) # (!\ALU_Unit|tmp[9]~59_combout  & ((!\ALU_Unit|Add0~61 ) # (!\RegUnits|Mux6~4_combout ))))

	.dataa(\ALU_Unit|tmp[9]~59_combout ),
	.datab(\RegUnits|Mux6~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_Unit|Add0~61 ),
	.combout(\ALU_Unit|Add0~63_combout ),
	.cout(\ALU_Unit|Add0~64 ));
// synopsys translate_off
defparam \ALU_Unit|Add0~63 .lut_mask = 16'h9617;
defparam \ALU_Unit|Add0~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X83_Y30_N0
cycloneive_lcell_comb \ALU_Unit|Add0~94 (
// Equation(s):
// \ALU_Unit|Add0~94_combout  = (\state_controller|State.S_09~q  & (!\RegUnits|Mux6~4_combout )) # (!\state_controller|State.S_09~q  & (((!\state_controller|State.S_05_1~q  & \ALU_Unit|Add0~63_combout ))))

	.dataa(\state_controller|State.S_09~q ),
	.datab(\RegUnits|Mux6~4_combout ),
	.datac(\state_controller|State.S_05_1~q ),
	.datad(\ALU_Unit|Add0~63_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|Add0~94_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|Add0~94 .lut_mask = 16'h2722;
defparam \ALU_Unit|Add0~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y30_N24
cycloneive_lcell_comb \ALU_Unit|Add0~65 (
// Equation(s):
// \ALU_Unit|Add0~65_combout  = (\ALU_Unit|Add0~94_combout ) # ((\ALU_Unit|Add0~37_combout  & (\RegUnits|Mux6~4_combout  & \ALU_Unit|tmp[9]~59_combout )))

	.dataa(\ALU_Unit|Add0~37_combout ),
	.datab(\RegUnits|Mux6~4_combout ),
	.datac(\ALU_Unit|tmp[9]~59_combout ),
	.datad(\ALU_Unit|Add0~94_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|Add0~65_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|Add0~65 .lut_mask = 16'hFF80;
defparam \ALU_Unit|Add0~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y30_N14
cycloneive_lcell_comb \Connectors|Datapath[9]~23 (
// Equation(s):
// \Connectors|Datapath[9]~23_combout  = (\Connectors|Datapath[4]~3_combout  & ((\Connectors|Datapath[9]~22_combout  & (\Program_Counter|PC_new [9])) # (!\Connectors|Datapath[9]~22_combout  & ((\ALU_Unit|Add0~65_combout ))))) # 
// (!\Connectors|Datapath[4]~3_combout  & (((\Connectors|Datapath[9]~22_combout ))))

	.dataa(\Program_Counter|PC_new [9]),
	.datab(\Connectors|Datapath[4]~3_combout ),
	.datac(\Connectors|Datapath[9]~22_combout ),
	.datad(\ALU_Unit|Add0~65_combout ),
	.cin(gnd),
	.combout(\Connectors|Datapath[9]~23_combout ),
	.cout());
// synopsys translate_off
defparam \Connectors|Datapath[9]~23 .lut_mask = 16'hBCB0;
defparam \Connectors|Datapath[9]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y30_N8
cycloneive_lcell_comb \Instruction_Reg|IR_temp[9]~9 (
// Equation(s):
// \Instruction_Reg|IR_temp[9]~9_combout  = (\Reset~input_o  & \Connectors|Datapath[9]~23_combout )

	.dataa(\Reset~input_o ),
	.datab(gnd),
	.datac(\Connectors|Datapath[9]~23_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Instruction_Reg|IR_temp[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \Instruction_Reg|IR_temp[9]~9 .lut_mask = 16'hA0A0;
defparam \Instruction_Reg|IR_temp[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y32_N4
cycloneive_lcell_comb \Instruction_Reg|IR[9]~feeder (
// Equation(s):
// \Instruction_Reg|IR[9]~feeder_combout  = \Instruction_Reg|IR_temp[9]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Instruction_Reg|IR_temp[9]~9_combout ),
	.cin(gnd),
	.combout(\Instruction_Reg|IR[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Instruction_Reg|IR[9]~feeder .lut_mask = 16'hFF00;
defparam \Instruction_Reg|IR[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y32_N5
dffeas \Instruction_Reg|IR[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Instruction_Reg|IR[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Instruction_Reg|IR[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Instruction_Reg|IR [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Instruction_Reg|IR[9] .is_wysiwyg = "true";
defparam \Instruction_Reg|IR[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y33_N30
cycloneive_lcell_comb \RegUnits|Decoder0~135 (
// Equation(s):
// \RegUnits|Decoder0~135_combout  = (\Instruction_Reg|IR [9] & (!\state_controller|State.S_04~q  & (\Instruction_Reg|IR [10] & \RegUnits|Decoder0~67_combout )))

	.dataa(\Instruction_Reg|IR [9]),
	.datab(\state_controller|State.S_04~q ),
	.datac(\Instruction_Reg|IR [10]),
	.datad(\RegUnits|Decoder0~67_combout ),
	.cin(gnd),
	.combout(\RegUnits|Decoder0~135_combout ),
	.cout());
// synopsys translate_off
defparam \RegUnits|Decoder0~135 .lut_mask = 16'h2000;
defparam \RegUnits|Decoder0~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y30_N13
dffeas \RegUnits|R3[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\RegUnits|R3[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegUnits|Decoder0~135_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegUnits|R3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \RegUnits|R3[5] .is_wysiwyg = "true";
defparam \RegUnits|R3[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y31_N18
cycloneive_lcell_comb \RegUnits|Mux10~2 (
// Equation(s):
// \RegUnits|Mux10~2_combout  = (\RegUnits|SR1_MUX[1]~1_combout  & (((\RegUnits|SR1_MUX[0]~0_combout )))) # (!\RegUnits|SR1_MUX[1]~1_combout  & ((\RegUnits|SR1_MUX[0]~0_combout  & ((\RegUnits|R1 [5]))) # (!\RegUnits|SR1_MUX[0]~0_combout  & (\RegUnits|R0 
// [5]))))

	.dataa(\RegUnits|R0 [5]),
	.datab(\RegUnits|R1 [5]),
	.datac(\RegUnits|SR1_MUX[1]~1_combout ),
	.datad(\RegUnits|SR1_MUX[0]~0_combout ),
	.cin(gnd),
	.combout(\RegUnits|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegUnits|Mux10~2 .lut_mask = 16'hFC0A;
defparam \RegUnits|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y31_N8
cycloneive_lcell_comb \RegUnits|Mux10~3 (
// Equation(s):
// \RegUnits|Mux10~3_combout  = (\RegUnits|SR1_MUX[1]~1_combout  & ((\RegUnits|Mux10~2_combout  & (\RegUnits|R3 [5])) # (!\RegUnits|Mux10~2_combout  & ((\RegUnits|R2 [5]))))) # (!\RegUnits|SR1_MUX[1]~1_combout  & (((\RegUnits|Mux10~2_combout ))))

	.dataa(\RegUnits|R3 [5]),
	.datab(\RegUnits|R2 [5]),
	.datac(\RegUnits|SR1_MUX[1]~1_combout ),
	.datad(\RegUnits|Mux10~2_combout ),
	.cin(gnd),
	.combout(\RegUnits|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegUnits|Mux10~3 .lut_mask = 16'hAFC0;
defparam \RegUnits|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y31_N30
cycloneive_lcell_comb \RegUnits|Mux10~0 (
// Equation(s):
// \RegUnits|Mux10~0_combout  = (\RegUnits|SR1_MUX[1]~1_combout  & (((\RegUnits|R6 [5]) # (\RegUnits|SR1_MUX[0]~0_combout )))) # (!\RegUnits|SR1_MUX[1]~1_combout  & (\RegUnits|R4 [5] & ((!\RegUnits|SR1_MUX[0]~0_combout ))))

	.dataa(\RegUnits|SR1_MUX[1]~1_combout ),
	.datab(\RegUnits|R4 [5]),
	.datac(\RegUnits|R6 [5]),
	.datad(\RegUnits|SR1_MUX[0]~0_combout ),
	.cin(gnd),
	.combout(\RegUnits|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegUnits|Mux10~0 .lut_mask = 16'hAAE4;
defparam \RegUnits|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y30_N2
cycloneive_lcell_comb \RegUnits|Mux10~1 (
// Equation(s):
// \RegUnits|Mux10~1_combout  = (\RegUnits|Mux10~0_combout  & (((\RegUnits|R7 [5]) # (!\RegUnits|SR1_MUX[0]~0_combout )))) # (!\RegUnits|Mux10~0_combout  & (\RegUnits|R5 [5] & ((\RegUnits|SR1_MUX[0]~0_combout ))))

	.dataa(\RegUnits|R5 [5]),
	.datab(\RegUnits|R7 [5]),
	.datac(\RegUnits|Mux10~0_combout ),
	.datad(\RegUnits|SR1_MUX[0]~0_combout ),
	.cin(gnd),
	.combout(\RegUnits|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegUnits|Mux10~1 .lut_mask = 16'hCAF0;
defparam \RegUnits|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y31_N2
cycloneive_lcell_comb \RegUnits|Mux10~4 (
// Equation(s):
// \RegUnits|Mux10~4_combout  = (\RegUnits|SR1_MUX[2]~2_combout  & ((\RegUnits|Mux10~1_combout ))) # (!\RegUnits|SR1_MUX[2]~2_combout  & (\RegUnits|Mux10~3_combout ))

	.dataa(gnd),
	.datab(\RegUnits|SR1_MUX[2]~2_combout ),
	.datac(\RegUnits|Mux10~3_combout ),
	.datad(\RegUnits|Mux10~1_combout ),
	.cin(gnd),
	.combout(\RegUnits|Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegUnits|Mux10~4 .lut_mask = 16'hFC30;
defparam \RegUnits|Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y31_N30
cycloneive_lcell_comb \AddrUnit|ADDR1_outt[5]~38 (
// Equation(s):
// \AddrUnit|ADDR1_outt[5]~38_combout  = (\state_controller|State.S_21~q  & (((\Program_Counter|PC_new [5])))) # (!\state_controller|State.S_21~q  & ((\state_controller|State.S_22~q  & (\Program_Counter|PC_new [5])) # (!\state_controller|State.S_22~q  & 
// ((\RegUnits|Mux10~4_combout )))))

	.dataa(\state_controller|State.S_21~q ),
	.datab(\state_controller|State.S_22~q ),
	.datac(\Program_Counter|PC_new [5]),
	.datad(\RegUnits|Mux10~4_combout ),
	.cin(gnd),
	.combout(\AddrUnit|ADDR1_outt[5]~38_combout ),
	.cout());
// synopsys translate_off
defparam \AddrUnit|ADDR1_outt[5]~38 .lut_mask = 16'hF1E0;
defparam \AddrUnit|ADDR1_outt[5]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y30_N30
cycloneive_lcell_comb \Connectors|Datapath[5]~14 (
// Equation(s):
// \Connectors|Datapath[5]~14_combout  = (\Connectors|Datapath[4]~1_combout  & (((\Connectors|Datapath[4]~3_combout ) # (\AddrUnit|Adder_out[5]~10_combout )))) # (!\Connectors|Datapath[4]~1_combout  & (\Memory_Data_Reg|MDR_out [5] & 
// (!\Connectors|Datapath[4]~3_combout )))

	.dataa(\Connectors|Datapath[4]~1_combout ),
	.datab(\Memory_Data_Reg|MDR_out [5]),
	.datac(\Connectors|Datapath[4]~3_combout ),
	.datad(\AddrUnit|Adder_out[5]~10_combout ),
	.cin(gnd),
	.combout(\Connectors|Datapath[5]~14_combout ),
	.cout());
// synopsys translate_off
defparam \Connectors|Datapath[5]~14 .lut_mask = 16'hAEA4;
defparam \Connectors|Datapath[5]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y34_N6
cycloneive_lcell_comb \ALU_Unit|Add0~90 (
// Equation(s):
// \ALU_Unit|Add0~90_combout  = (\state_controller|State.S_09~q  & (!\RegUnits|Mux10~4_combout )) # (!\state_controller|State.S_09~q  & (((\ALU_Unit|Add0~51_combout  & !\state_controller|State.S_05_1~q ))))

	.dataa(\state_controller|State.S_09~q ),
	.datab(\RegUnits|Mux10~4_combout ),
	.datac(\ALU_Unit|Add0~51_combout ),
	.datad(\state_controller|State.S_05_1~q ),
	.cin(gnd),
	.combout(\ALU_Unit|Add0~90_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|Add0~90 .lut_mask = 16'h2272;
defparam \ALU_Unit|Add0~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y34_N0
cycloneive_lcell_comb \ALU_Unit|Add0~53 (
// Equation(s):
// \ALU_Unit|Add0~53_combout  = (\ALU_Unit|Add0~90_combout ) # ((\ALU_Unit|tmp[5]~35_combout  & (\ALU_Unit|Add0~37_combout  & \RegUnits|Mux10~4_combout )))

	.dataa(\ALU_Unit|tmp[5]~35_combout ),
	.datab(\ALU_Unit|Add0~37_combout ),
	.datac(\RegUnits|Mux10~4_combout ),
	.datad(\ALU_Unit|Add0~90_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|Add0~53_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|Add0~53 .lut_mask = 16'hFF80;
defparam \ALU_Unit|Add0~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y30_N16
cycloneive_lcell_comb \Connectors|Datapath[5]~15 (
// Equation(s):
// \Connectors|Datapath[5]~15_combout  = (\Connectors|Datapath[4]~3_combout  & ((\Connectors|Datapath[5]~14_combout  & (\Program_Counter|PC_new [5])) # (!\Connectors|Datapath[5]~14_combout  & ((\ALU_Unit|Add0~53_combout ))))) # 
// (!\Connectors|Datapath[4]~3_combout  & (((\Connectors|Datapath[5]~14_combout ))))

	.dataa(\Program_Counter|PC_new [5]),
	.datab(\Connectors|Datapath[4]~3_combout ),
	.datac(\Connectors|Datapath[5]~14_combout ),
	.datad(\ALU_Unit|Add0~53_combout ),
	.cin(gnd),
	.combout(\Connectors|Datapath[5]~15_combout ),
	.cout());
// synopsys translate_off
defparam \Connectors|Datapath[5]~15 .lut_mask = 16'hBCB0;
defparam \Connectors|Datapath[5]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y30_N30
cycloneive_lcell_comb \Instruction_Reg|IR_temp[5]~5 (
// Equation(s):
// \Instruction_Reg|IR_temp[5]~5_combout  = (\Reset~input_o  & \Connectors|Datapath[5]~15_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\Connectors|Datapath[5]~15_combout ),
	.cin(gnd),
	.combout(\Instruction_Reg|IR_temp[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Instruction_Reg|IR_temp[5]~5 .lut_mask = 16'hF000;
defparam \Instruction_Reg|IR_temp[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y31_N15
dffeas \Instruction_Reg|IR[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Instruction_Reg|IR_temp[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Instruction_Reg|IR[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Instruction_Reg|IR [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Instruction_Reg|IR[5] .is_wysiwyg = "true";
defparam \Instruction_Reg|IR[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y32_N30
cycloneive_lcell_comb \AddrUnit|ADDR2_outt[8]~8 (
// Equation(s):
// \AddrUnit|ADDR2_outt[8]~8_combout  = (\state_controller|ADDR1MUX~0_combout  & (\Instruction_Reg|IR [5] & (\state_controller|WideOr27~combout ))) # (!\state_controller|ADDR1MUX~0_combout  & (((\Instruction_Reg|IR [8]))))

	.dataa(\Instruction_Reg|IR [5]),
	.datab(\state_controller|WideOr27~combout ),
	.datac(\state_controller|ADDR1MUX~0_combout ),
	.datad(\Instruction_Reg|IR [8]),
	.cin(gnd),
	.combout(\AddrUnit|ADDR2_outt[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \AddrUnit|ADDR2_outt[8]~8 .lut_mask = 16'h8F80;
defparam \AddrUnit|ADDR2_outt[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N22
cycloneive_io_ibuf \S[8]~input (
	.i(S[8]),
	.ibar(gnd),
	.o(\S[8]~input_o ));
// synopsys translate_off
defparam \S[8]~input .bus_hold = "false";
defparam \S[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N15
cycloneive_io_ibuf \Data[8]~input (
	.i(Data[8]),
	.ibar(gnd),
	.o(\Data[8]~input_o ));
// synopsys translate_off
defparam \Data[8]~input .bus_hold = "false";
defparam \Data[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X83_Y17_N25
dffeas \tr0|Data_read_buffer[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|Data_read_buffer [8]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|Data_read_buffer[8] .is_wysiwyg = "true";
defparam \tr0|Data_read_buffer[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y17_N24
cycloneive_lcell_comb \Memory_Data_Reg|MDR[8]~17 (
// Equation(s):
// \Memory_Data_Reg|MDR[8]~17_combout  = (\Memory_Data_Reg|MDR[0]~0_combout  & ((\memory_subsystem|Equal0~4_combout  & (\S[8]~input_o )) # (!\memory_subsystem|Equal0~4_combout  & ((\tr0|Data_read_buffer [8])))))

	.dataa(\S[8]~input_o ),
	.datab(\Memory_Data_Reg|MDR[0]~0_combout ),
	.datac(\tr0|Data_read_buffer [8]),
	.datad(\memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\Memory_Data_Reg|MDR[8]~17_combout ),
	.cout());
// synopsys translate_off
defparam \Memory_Data_Reg|MDR[8]~17 .lut_mask = 16'h88C0;
defparam \Memory_Data_Reg|MDR[8]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y28_N4
cycloneive_lcell_comb \Memory_Data_Reg|MDR[8]~18 (
// Equation(s):
// \Memory_Data_Reg|MDR[8]~18_combout  = (\Memory_Data_Reg|MDR[8]~17_combout ) # ((\Reset~input_o  & (!\state_controller|WideOr21~0_combout  & \Connectors|Datapath[8]~21_combout )))

	.dataa(\Reset~input_o ),
	.datab(\state_controller|WideOr21~0_combout ),
	.datac(\Memory_Data_Reg|MDR[8]~17_combout ),
	.datad(\Connectors|Datapath[8]~21_combout ),
	.cin(gnd),
	.combout(\Memory_Data_Reg|MDR[8]~18_combout ),
	.cout());
// synopsys translate_off
defparam \Memory_Data_Reg|MDR[8]~18 .lut_mask = 16'hF2F0;
defparam \Memory_Data_Reg|MDR[8]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y28_N5
dffeas \Memory_Data_Reg|MDR_out[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Memory_Data_Reg|MDR[8]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Memory_Data_Reg|MDR_out[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Memory_Data_Reg|MDR_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Memory_Data_Reg|MDR_out[8] .is_wysiwyg = "true";
defparam \Memory_Data_Reg|MDR_out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y34_N2
cycloneive_lcell_comb \ALU_Unit|Add0~93 (
// Equation(s):
// \ALU_Unit|Add0~93_combout  = (\state_controller|State.S_09~q  & (((!\RegUnits|Mux7~4_combout )))) # (!\state_controller|State.S_09~q  & (!\state_controller|State.S_05_1~q  & (\ALU_Unit|Add0~60_combout )))

	.dataa(\state_controller|State.S_09~q ),
	.datab(\state_controller|State.S_05_1~q ),
	.datac(\ALU_Unit|Add0~60_combout ),
	.datad(\RegUnits|Mux7~4_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|Add0~93_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|Add0~93 .lut_mask = 16'h10BA;
defparam \ALU_Unit|Add0~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y34_N10
cycloneive_lcell_comb \ALU_Unit|Add0~62 (
// Equation(s):
// \ALU_Unit|Add0~62_combout  = (\ALU_Unit|Add0~93_combout ) # ((\ALU_Unit|Add0~37_combout  & (\RegUnits|Mux7~4_combout  & \ALU_Unit|tmp[8]~53_combout )))

	.dataa(\ALU_Unit|Add0~37_combout ),
	.datab(\RegUnits|Mux7~4_combout ),
	.datac(\ALU_Unit|tmp[8]~53_combout ),
	.datad(\ALU_Unit|Add0~93_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|Add0~62_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|Add0~62 .lut_mask = 16'hFF80;
defparam \ALU_Unit|Add0~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y34_N8
cycloneive_lcell_comb \Connectors|Datapath[8]~20 (
// Equation(s):
// \Connectors|Datapath[8]~20_combout  = (\Connectors|Datapath[4]~1_combout  & (((\Connectors|Datapath[4]~3_combout )))) # (!\Connectors|Datapath[4]~1_combout  & ((\Connectors|Datapath[4]~3_combout  & ((\ALU_Unit|Add0~62_combout ))) # 
// (!\Connectors|Datapath[4]~3_combout  & (\Memory_Data_Reg|MDR_out [8]))))

	.dataa(\Memory_Data_Reg|MDR_out [8]),
	.datab(\Connectors|Datapath[4]~1_combout ),
	.datac(\Connectors|Datapath[4]~3_combout ),
	.datad(\ALU_Unit|Add0~62_combout ),
	.cin(gnd),
	.combout(\Connectors|Datapath[8]~20_combout ),
	.cout());
// synopsys translate_off
defparam \Connectors|Datapath[8]~20 .lut_mask = 16'hF2C2;
defparam \Connectors|Datapath[8]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y30_N28
cycloneive_lcell_comb \Connectors|Datapath[8]~21 (
// Equation(s):
// \Connectors|Datapath[8]~21_combout  = (\Connectors|Datapath[4]~1_combout  & ((\Connectors|Datapath[8]~20_combout  & (\Program_Counter|PC_new [8])) # (!\Connectors|Datapath[8]~20_combout  & ((\AddrUnit|Adder_out[8]~16_combout ))))) # 
// (!\Connectors|Datapath[4]~1_combout  & (((\Connectors|Datapath[8]~20_combout ))))

	.dataa(\Program_Counter|PC_new [8]),
	.datab(\Connectors|Datapath[4]~1_combout ),
	.datac(\AddrUnit|Adder_out[8]~16_combout ),
	.datad(\Connectors|Datapath[8]~20_combout ),
	.cin(gnd),
	.combout(\Connectors|Datapath[8]~21_combout ),
	.cout());
// synopsys translate_off
defparam \Connectors|Datapath[8]~21 .lut_mask = 16'hBBC0;
defparam \Connectors|Datapath[8]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y30_N6
cycloneive_lcell_comb \Instruction_Reg|IR_temp[8]~8 (
// Equation(s):
// \Instruction_Reg|IR_temp[8]~8_combout  = (\Reset~input_o  & \Connectors|Datapath[8]~21_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\Connectors|Datapath[8]~21_combout ),
	.cin(gnd),
	.combout(\Instruction_Reg|IR_temp[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Instruction_Reg|IR_temp[8]~8 .lut_mask = 16'hF000;
defparam \Instruction_Reg|IR_temp[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y32_N25
dffeas \Instruction_Reg|IR[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Instruction_Reg|IR_temp[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Instruction_Reg|IR[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Instruction_Reg|IR [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Instruction_Reg|IR[8] .is_wysiwyg = "true";
defparam \Instruction_Reg|IR[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y32_N20
cycloneive_lcell_comb \AddrUnit|ADDR2_outt[15]~11 (
// Equation(s):
// \AddrUnit|ADDR2_outt[15]~11_combout  = (\state_controller|State.S_22~q  & (((\Instruction_Reg|IR [10])))) # (!\state_controller|State.S_22~q  & ((\state_controller|State.S_21~q  & ((\Instruction_Reg|IR [10]))) # (!\state_controller|State.S_21~q  & 
// (\Instruction_Reg|IR [5]))))

	.dataa(\state_controller|State.S_22~q ),
	.datab(\Instruction_Reg|IR [5]),
	.datac(\state_controller|State.S_21~q ),
	.datad(\Instruction_Reg|IR [10]),
	.cin(gnd),
	.combout(\AddrUnit|ADDR2_outt[15]~11_combout ),
	.cout());
// synopsys translate_off
defparam \AddrUnit|ADDR2_outt[15]~11 .lut_mask = 16'hFE04;
defparam \AddrUnit|ADDR2_outt[15]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y32_N2
cycloneive_lcell_comb \AddrUnit|ADDR2_outt[15]~12 (
// Equation(s):
// \AddrUnit|ADDR2_outt[15]~12_combout  = (\state_controller|WideOr27~combout  & (((\AddrUnit|ADDR2_outt[15]~11_combout )))) # (!\state_controller|WideOr27~combout  & (\Instruction_Reg|IR [8] & (!\state_controller|ADDR1MUX~0_combout )))

	.dataa(\Instruction_Reg|IR [8]),
	.datab(\state_controller|WideOr27~combout ),
	.datac(\state_controller|ADDR1MUX~0_combout ),
	.datad(\AddrUnit|ADDR2_outt[15]~11_combout ),
	.cin(gnd),
	.combout(\AddrUnit|ADDR2_outt[15]~12_combout ),
	.cout());
// synopsys translate_off
defparam \AddrUnit|ADDR2_outt[15]~12 .lut_mask = 16'hCE02;
defparam \AddrUnit|ADDR2_outt[15]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y31_N11
dffeas \RegUnits|R5[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Connectors|Datapath[11]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegUnits|Decoder0~128_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegUnits|R5 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \RegUnits|R5[11] .is_wysiwyg = "true";
defparam \RegUnits|R5[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y32_N25
dffeas \RegUnits|R7[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Connectors|Datapath[11]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegUnits|Decoder0~131_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegUnits|R7 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \RegUnits|R7[11] .is_wysiwyg = "true";
defparam \RegUnits|R7[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y32_N4
cycloneive_lcell_comb \RegUnits|R6[11]~feeder (
// Equation(s):
// \RegUnits|R6[11]~feeder_combout  = \Connectors|Datapath[11]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Connectors|Datapath[11]~27_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RegUnits|R6[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegUnits|R6[11]~feeder .lut_mask = 16'hF0F0;
defparam \RegUnits|R6[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y32_N5
dffeas \RegUnits|R6[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\RegUnits|R6[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegUnits|Decoder0~129_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegUnits|R6 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \RegUnits|R6[11] .is_wysiwyg = "true";
defparam \RegUnits|R6[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y31_N7
dffeas \RegUnits|R4[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Connectors|Datapath[11]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegUnits|Decoder0~130_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegUnits|R4 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \RegUnits|R4[11] .is_wysiwyg = "true";
defparam \RegUnits|R4[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y32_N2
cycloneive_lcell_comb \RegUnits|Mux4~0 (
// Equation(s):
// \RegUnits|Mux4~0_combout  = (\RegUnits|SR1_MUX[0]~0_combout  & (((\RegUnits|SR1_MUX[1]~1_combout )))) # (!\RegUnits|SR1_MUX[0]~0_combout  & ((\RegUnits|SR1_MUX[1]~1_combout  & (\RegUnits|R6 [11])) # (!\RegUnits|SR1_MUX[1]~1_combout  & ((\RegUnits|R4 
// [11])))))

	.dataa(\RegUnits|R6 [11]),
	.datab(\RegUnits|SR1_MUX[0]~0_combout ),
	.datac(\RegUnits|R4 [11]),
	.datad(\RegUnits|SR1_MUX[1]~1_combout ),
	.cin(gnd),
	.combout(\RegUnits|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegUnits|Mux4~0 .lut_mask = 16'hEE30;
defparam \RegUnits|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y32_N24
cycloneive_lcell_comb \RegUnits|Mux4~1 (
// Equation(s):
// \RegUnits|Mux4~1_combout  = (\RegUnits|SR1_MUX[0]~0_combout  & ((\RegUnits|Mux4~0_combout  & ((\RegUnits|R7 [11]))) # (!\RegUnits|Mux4~0_combout  & (\RegUnits|R5 [11])))) # (!\RegUnits|SR1_MUX[0]~0_combout  & (((\RegUnits|Mux4~0_combout ))))

	.dataa(\RegUnits|R5 [11]),
	.datab(\RegUnits|SR1_MUX[0]~0_combout ),
	.datac(\RegUnits|R7 [11]),
	.datad(\RegUnits|Mux4~0_combout ),
	.cin(gnd),
	.combout(\RegUnits|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegUnits|Mux4~1 .lut_mask = 16'hF388;
defparam \RegUnits|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y33_N14
cycloneive_lcell_comb \RegUnits|R2[11]~feeder (
// Equation(s):
// \RegUnits|R2[11]~feeder_combout  = \Connectors|Datapath[11]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Connectors|Datapath[11]~27_combout ),
	.cin(gnd),
	.combout(\RegUnits|R2[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegUnits|R2[11]~feeder .lut_mask = 16'hFF00;
defparam \RegUnits|R2[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y33_N15
dffeas \RegUnits|R2[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\RegUnits|R2[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegUnits|Decoder0~132_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegUnits|R2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \RegUnits|R2[11] .is_wysiwyg = "true";
defparam \RegUnits|R2[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y29_N9
dffeas \RegUnits|R0[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Connectors|Datapath[11]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegUnits|Decoder0~134_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegUnits|R0 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \RegUnits|R0[11] .is_wysiwyg = "true";
defparam \RegUnits|R0[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y29_N15
dffeas \RegUnits|R1[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Connectors|Datapath[11]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegUnits|Decoder0~133_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegUnits|R1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \RegUnits|R1[11] .is_wysiwyg = "true";
defparam \RegUnits|R1[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y29_N14
cycloneive_lcell_comb \RegUnits|Mux4~2 (
// Equation(s):
// \RegUnits|Mux4~2_combout  = (\RegUnits|SR1_MUX[1]~1_combout  & (((\RegUnits|SR1_MUX[0]~0_combout )))) # (!\RegUnits|SR1_MUX[1]~1_combout  & ((\RegUnits|SR1_MUX[0]~0_combout  & ((\RegUnits|R1 [11]))) # (!\RegUnits|SR1_MUX[0]~0_combout  & (\RegUnits|R0 
// [11]))))

	.dataa(\RegUnits|R0 [11]),
	.datab(\RegUnits|SR1_MUX[1]~1_combout ),
	.datac(\RegUnits|R1 [11]),
	.datad(\RegUnits|SR1_MUX[0]~0_combout ),
	.cin(gnd),
	.combout(\RegUnits|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegUnits|Mux4~2 .lut_mask = 16'hFC22;
defparam \RegUnits|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y30_N27
dffeas \RegUnits|R3[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Connectors|Datapath[11]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegUnits|Decoder0~135_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegUnits|R3 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \RegUnits|R3[11] .is_wysiwyg = "true";
defparam \RegUnits|R3[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y29_N10
cycloneive_lcell_comb \RegUnits|Mux4~3 (
// Equation(s):
// \RegUnits|Mux4~3_combout  = (\RegUnits|SR1_MUX[1]~1_combout  & ((\RegUnits|Mux4~2_combout  & ((\RegUnits|R3 [11]))) # (!\RegUnits|Mux4~2_combout  & (\RegUnits|R2 [11])))) # (!\RegUnits|SR1_MUX[1]~1_combout  & (((\RegUnits|Mux4~2_combout ))))

	.dataa(\RegUnits|R2 [11]),
	.datab(\RegUnits|SR1_MUX[1]~1_combout ),
	.datac(\RegUnits|Mux4~2_combout ),
	.datad(\RegUnits|R3 [11]),
	.cin(gnd),
	.combout(\RegUnits|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegUnits|Mux4~3 .lut_mask = 16'hF838;
defparam \RegUnits|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y29_N16
cycloneive_lcell_comb \RegUnits|Mux4~4 (
// Equation(s):
// \RegUnits|Mux4~4_combout  = (\RegUnits|SR1_MUX[2]~2_combout  & (\RegUnits|Mux4~1_combout )) # (!\RegUnits|SR1_MUX[2]~2_combout  & ((\RegUnits|Mux4~3_combout )))

	.dataa(gnd),
	.datab(\RegUnits|Mux4~1_combout ),
	.datac(\RegUnits|SR1_MUX[2]~2_combout ),
	.datad(\RegUnits|Mux4~3_combout ),
	.cin(gnd),
	.combout(\RegUnits|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegUnits|Mux4~4 .lut_mask = 16'hCFC0;
defparam \RegUnits|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y29_N18
cycloneive_lcell_comb \AddrUnit|ADDR1_outt[11]~44 (
// Equation(s):
// \AddrUnit|ADDR1_outt[11]~44_combout  = (\state_controller|State.S_22~q  & (((\Program_Counter|PC_new [11])))) # (!\state_controller|State.S_22~q  & ((\state_controller|State.S_21~q  & (\Program_Counter|PC_new [11])) # (!\state_controller|State.S_21~q  & 
// ((\RegUnits|Mux4~4_combout )))))

	.dataa(\state_controller|State.S_22~q ),
	.datab(\state_controller|State.S_21~q ),
	.datac(\Program_Counter|PC_new [11]),
	.datad(\RegUnits|Mux4~4_combout ),
	.cin(gnd),
	.combout(\AddrUnit|ADDR1_outt[11]~44_combout ),
	.cout());
// synopsys translate_off
defparam \AddrUnit|ADDR1_outt[11]~44 .lut_mask = 16'hF1E0;
defparam \AddrUnit|ADDR1_outt[11]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y30_N20
cycloneive_lcell_comb \AddrUnit|Adder_out[10]~20 (
// Equation(s):
// \AddrUnit|Adder_out[10]~20_combout  = ((\AddrUnit|ADDR1_outt[10]~43_combout  $ (\AddrUnit|ADDR2_outt[15]~12_combout  $ (!\AddrUnit|Adder_out[9]~19 )))) # (GND)
// \AddrUnit|Adder_out[10]~21  = CARRY((\AddrUnit|ADDR1_outt[10]~43_combout  & ((\AddrUnit|ADDR2_outt[15]~12_combout ) # (!\AddrUnit|Adder_out[9]~19 ))) # (!\AddrUnit|ADDR1_outt[10]~43_combout  & (\AddrUnit|ADDR2_outt[15]~12_combout  & 
// !\AddrUnit|Adder_out[9]~19 )))

	.dataa(\AddrUnit|ADDR1_outt[10]~43_combout ),
	.datab(\AddrUnit|ADDR2_outt[15]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\AddrUnit|Adder_out[9]~19 ),
	.combout(\AddrUnit|Adder_out[10]~20_combout ),
	.cout(\AddrUnit|Adder_out[10]~21 ));
// synopsys translate_off
defparam \AddrUnit|Adder_out[10]~20 .lut_mask = 16'h698E;
defparam \AddrUnit|Adder_out[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X82_Y30_N22
cycloneive_lcell_comb \AddrUnit|Adder_out[11]~22 (
// Equation(s):
// \AddrUnit|Adder_out[11]~22_combout  = (\AddrUnit|ADDR2_outt[15]~12_combout  & ((\AddrUnit|ADDR1_outt[11]~44_combout  & (\AddrUnit|Adder_out[10]~21  & VCC)) # (!\AddrUnit|ADDR1_outt[11]~44_combout  & (!\AddrUnit|Adder_out[10]~21 )))) # 
// (!\AddrUnit|ADDR2_outt[15]~12_combout  & ((\AddrUnit|ADDR1_outt[11]~44_combout  & (!\AddrUnit|Adder_out[10]~21 )) # (!\AddrUnit|ADDR1_outt[11]~44_combout  & ((\AddrUnit|Adder_out[10]~21 ) # (GND)))))
// \AddrUnit|Adder_out[11]~23  = CARRY((\AddrUnit|ADDR2_outt[15]~12_combout  & (!\AddrUnit|ADDR1_outt[11]~44_combout  & !\AddrUnit|Adder_out[10]~21 )) # (!\AddrUnit|ADDR2_outt[15]~12_combout  & ((!\AddrUnit|Adder_out[10]~21 ) # 
// (!\AddrUnit|ADDR1_outt[11]~44_combout ))))

	.dataa(\AddrUnit|ADDR2_outt[15]~12_combout ),
	.datab(\AddrUnit|ADDR1_outt[11]~44_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\AddrUnit|Adder_out[10]~21 ),
	.combout(\AddrUnit|Adder_out[11]~22_combout ),
	.cout(\AddrUnit|Adder_out[11]~23 ));
// synopsys translate_off
defparam \AddrUnit|Adder_out[11]~22 .lut_mask = 16'h9617;
defparam \AddrUnit|Adder_out[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X83_Y30_N26
cycloneive_lcell_comb \Connectors|Datapath[11]~26 (
// Equation(s):
// \Connectors|Datapath[11]~26_combout  = (\Connectors|Datapath[4]~3_combout  & (((\Connectors|Datapath[4]~1_combout )))) # (!\Connectors|Datapath[4]~3_combout  & ((\Connectors|Datapath[4]~1_combout  & ((\AddrUnit|Adder_out[11]~22_combout ))) # 
// (!\Connectors|Datapath[4]~1_combout  & (\Memory_Data_Reg|MDR_out [11]))))

	.dataa(\Connectors|Datapath[4]~3_combout ),
	.datab(\Memory_Data_Reg|MDR_out [11]),
	.datac(\Connectors|Datapath[4]~1_combout ),
	.datad(\AddrUnit|Adder_out[11]~22_combout ),
	.cin(gnd),
	.combout(\Connectors|Datapath[11]~26_combout ),
	.cout());
// synopsys translate_off
defparam \Connectors|Datapath[11]~26 .lut_mask = 16'hF4A4;
defparam \Connectors|Datapath[11]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y29_N8
cycloneive_lcell_comb \ALU_Unit|tmp[11]~68 (
// Equation(s):
// \ALU_Unit|tmp[11]~68_combout  = (\Instruction_Reg|IR [1] & (((\Instruction_Reg|IR [0])))) # (!\Instruction_Reg|IR [1] & ((\Instruction_Reg|IR [0] & (\RegUnits|R1 [11])) # (!\Instruction_Reg|IR [0] & ((\RegUnits|R0 [11])))))

	.dataa(\RegUnits|R1 [11]),
	.datab(\Instruction_Reg|IR [1]),
	.datac(\RegUnits|R0 [11]),
	.datad(\Instruction_Reg|IR [0]),
	.cin(gnd),
	.combout(\ALU_Unit|tmp[11]~68_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|tmp[11]~68 .lut_mask = 16'hEE30;
defparam \ALU_Unit|tmp[11]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y33_N4
cycloneive_lcell_comb \ALU_Unit|tmp[11]~69 (
// Equation(s):
// \ALU_Unit|tmp[11]~69_combout  = (\Instruction_Reg|IR [1] & ((\ALU_Unit|tmp[11]~68_combout  & (\RegUnits|R3 [11])) # (!\ALU_Unit|tmp[11]~68_combout  & ((\RegUnits|R2 [11]))))) # (!\Instruction_Reg|IR [1] & (((\ALU_Unit|tmp[11]~68_combout ))))

	.dataa(\Instruction_Reg|IR [1]),
	.datab(\RegUnits|R3 [11]),
	.datac(\RegUnits|R2 [11]),
	.datad(\ALU_Unit|tmp[11]~68_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|tmp[11]~69_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|tmp[11]~69 .lut_mask = 16'hDDA0;
defparam \ALU_Unit|tmp[11]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y31_N6
cycloneive_lcell_comb \ALU_Unit|tmp[11]~66 (
// Equation(s):
// \ALU_Unit|tmp[11]~66_combout  = (\Instruction_Reg|IR [1] & ((\RegUnits|R6 [11]) # ((\Instruction_Reg|IR [0])))) # (!\Instruction_Reg|IR [1] & (((\RegUnits|R4 [11] & !\Instruction_Reg|IR [0]))))

	.dataa(\RegUnits|R6 [11]),
	.datab(\Instruction_Reg|IR [1]),
	.datac(\RegUnits|R4 [11]),
	.datad(\Instruction_Reg|IR [0]),
	.cin(gnd),
	.combout(\ALU_Unit|tmp[11]~66_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|tmp[11]~66 .lut_mask = 16'hCCB8;
defparam \ALU_Unit|tmp[11]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y31_N10
cycloneive_lcell_comb \ALU_Unit|tmp[11]~67 (
// Equation(s):
// \ALU_Unit|tmp[11]~67_combout  = (\Instruction_Reg|IR [0] & ((\ALU_Unit|tmp[11]~66_combout  & (\RegUnits|R7 [11])) # (!\ALU_Unit|tmp[11]~66_combout  & ((\RegUnits|R5 [11]))))) # (!\Instruction_Reg|IR [0] & (((\ALU_Unit|tmp[11]~66_combout ))))

	.dataa(\Instruction_Reg|IR [0]),
	.datab(\RegUnits|R7 [11]),
	.datac(\RegUnits|R5 [11]),
	.datad(\ALU_Unit|tmp[11]~66_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|tmp[11]~67_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|tmp[11]~67 .lut_mask = 16'hDDA0;
defparam \ALU_Unit|tmp[11]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y33_N2
cycloneive_lcell_comb \ALU_Unit|tmp[11]~70 (
// Equation(s):
// \ALU_Unit|tmp[11]~70_combout  = (!\state_controller|SR2MUX~0_combout  & ((\Instruction_Reg|IR [2] & ((\ALU_Unit|tmp[11]~67_combout ))) # (!\Instruction_Reg|IR [2] & (\ALU_Unit|tmp[11]~69_combout ))))

	.dataa(\Instruction_Reg|IR [2]),
	.datab(\state_controller|SR2MUX~0_combout ),
	.datac(\ALU_Unit|tmp[11]~69_combout ),
	.datad(\ALU_Unit|tmp[11]~67_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|tmp[11]~70_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|tmp[11]~70 .lut_mask = 16'h3210;
defparam \ALU_Unit|tmp[11]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y33_N12
cycloneive_lcell_comb \ALU_Unit|tmp[11]~71 (
// Equation(s):
// \ALU_Unit|tmp[11]~71_combout  = (\ALU_Unit|tmp[11]~70_combout ) # ((\ALU_Unit|data|data_out [4] & \state_controller|SR2MUX~0_combout ))

	.dataa(gnd),
	.datab(\ALU_Unit|data|data_out [4]),
	.datac(\state_controller|SR2MUX~0_combout ),
	.datad(\ALU_Unit|tmp[11]~70_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|tmp[11]~71_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|tmp[11]~71 .lut_mask = 16'hFFC0;
defparam \ALU_Unit|tmp[11]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y31_N21
dffeas \RegUnits|R3[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Connectors|Datapath[10]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegUnits|Decoder0~135_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegUnits|R3 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \RegUnits|R3[10] .is_wysiwyg = "true";
defparam \RegUnits|R3[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y30_N13
dffeas \RegUnits|R2[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Connectors|Datapath[10]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegUnits|Decoder0~132_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegUnits|R2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \RegUnits|R2[10] .is_wysiwyg = "true";
defparam \RegUnits|R2[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y29_N27
dffeas \RegUnits|R1[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Connectors|Datapath[10]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegUnits|Decoder0~133_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegUnits|R1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \RegUnits|R1[10] .is_wysiwyg = "true";
defparam \RegUnits|R1[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y29_N29
dffeas \RegUnits|R0[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Connectors|Datapath[10]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegUnits|Decoder0~134_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegUnits|R0 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \RegUnits|R0[10] .is_wysiwyg = "true";
defparam \RegUnits|R0[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y29_N28
cycloneive_lcell_comb \ALU_Unit|tmp[10]~62 (
// Equation(s):
// \ALU_Unit|tmp[10]~62_combout  = (\Instruction_Reg|IR [1] & (((\Instruction_Reg|IR [0])))) # (!\Instruction_Reg|IR [1] & ((\Instruction_Reg|IR [0] & (\RegUnits|R1 [10])) # (!\Instruction_Reg|IR [0] & ((\RegUnits|R0 [10])))))

	.dataa(\RegUnits|R1 [10]),
	.datab(\Instruction_Reg|IR [1]),
	.datac(\RegUnits|R0 [10]),
	.datad(\Instruction_Reg|IR [0]),
	.cin(gnd),
	.combout(\ALU_Unit|tmp[10]~62_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|tmp[10]~62 .lut_mask = 16'hEE30;
defparam \ALU_Unit|tmp[10]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y30_N12
cycloneive_lcell_comb \ALU_Unit|tmp[10]~63 (
// Equation(s):
// \ALU_Unit|tmp[10]~63_combout  = (\Instruction_Reg|IR [1] & ((\ALU_Unit|tmp[10]~62_combout  & (\RegUnits|R3 [10])) # (!\ALU_Unit|tmp[10]~62_combout  & ((\RegUnits|R2 [10]))))) # (!\Instruction_Reg|IR [1] & (((\ALU_Unit|tmp[10]~62_combout ))))

	.dataa(\RegUnits|R3 [10]),
	.datab(\Instruction_Reg|IR [1]),
	.datac(\RegUnits|R2 [10]),
	.datad(\ALU_Unit|tmp[10]~62_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|tmp[10]~63_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|tmp[10]~63 .lut_mask = 16'hBBC0;
defparam \ALU_Unit|tmp[10]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y32_N12
cycloneive_lcell_comb \RegUnits|R6[10]~feeder (
// Equation(s):
// \RegUnits|R6[10]~feeder_combout  = \Connectors|Datapath[10]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Connectors|Datapath[10]~25_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RegUnits|R6[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegUnits|R6[10]~feeder .lut_mask = 16'hF0F0;
defparam \RegUnits|R6[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y32_N13
dffeas \RegUnits|R6[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\RegUnits|R6[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegUnits|Decoder0~129_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegUnits|R6 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \RegUnits|R6[10] .is_wysiwyg = "true";
defparam \RegUnits|R6[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y31_N1
dffeas \RegUnits|R4[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Connectors|Datapath[10]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegUnits|Decoder0~130_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegUnits|R4 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \RegUnits|R4[10] .is_wysiwyg = "true";
defparam \RegUnits|R4[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y31_N0
cycloneive_lcell_comb \ALU_Unit|tmp[10]~60 (
// Equation(s):
// \ALU_Unit|tmp[10]~60_combout  = (\Instruction_Reg|IR [1] & ((\RegUnits|R6 [10]) # ((\Instruction_Reg|IR [0])))) # (!\Instruction_Reg|IR [1] & (((\RegUnits|R4 [10] & !\Instruction_Reg|IR [0]))))

	.dataa(\RegUnits|R6 [10]),
	.datab(\Instruction_Reg|IR [1]),
	.datac(\RegUnits|R4 [10]),
	.datad(\Instruction_Reg|IR [0]),
	.cin(gnd),
	.combout(\ALU_Unit|tmp[10]~60_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|tmp[10]~60 .lut_mask = 16'hCCB8;
defparam \ALU_Unit|tmp[10]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y31_N31
dffeas \RegUnits|R7[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Connectors|Datapath[10]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegUnits|Decoder0~131_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegUnits|R7 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \RegUnits|R7[10] .is_wysiwyg = "true";
defparam \RegUnits|R7[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y31_N26
cycloneive_lcell_comb \RegUnits|R5[10]~feeder (
// Equation(s):
// \RegUnits|R5[10]~feeder_combout  = \Connectors|Datapath[10]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Connectors|Datapath[10]~25_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RegUnits|R5[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegUnits|R5[10]~feeder .lut_mask = 16'hF0F0;
defparam \RegUnits|R5[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y31_N27
dffeas \RegUnits|R5[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\RegUnits|R5[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegUnits|Decoder0~128_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegUnits|R5 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \RegUnits|R5[10] .is_wysiwyg = "true";
defparam \RegUnits|R5[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y31_N30
cycloneive_lcell_comb \ALU_Unit|tmp[10]~61 (
// Equation(s):
// \ALU_Unit|tmp[10]~61_combout  = (\ALU_Unit|tmp[10]~60_combout  & (((\RegUnits|R7 [10])) # (!\Instruction_Reg|IR [0]))) # (!\ALU_Unit|tmp[10]~60_combout  & (\Instruction_Reg|IR [0] & ((\RegUnits|R5 [10]))))

	.dataa(\ALU_Unit|tmp[10]~60_combout ),
	.datab(\Instruction_Reg|IR [0]),
	.datac(\RegUnits|R7 [10]),
	.datad(\RegUnits|R5 [10]),
	.cin(gnd),
	.combout(\ALU_Unit|tmp[10]~61_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|tmp[10]~61 .lut_mask = 16'hE6A2;
defparam \ALU_Unit|tmp[10]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y30_N18
cycloneive_lcell_comb \ALU_Unit|tmp[10]~64 (
// Equation(s):
// \ALU_Unit|tmp[10]~64_combout  = (!\state_controller|SR2MUX~0_combout  & ((\Instruction_Reg|IR [2] & ((\ALU_Unit|tmp[10]~61_combout ))) # (!\Instruction_Reg|IR [2] & (\ALU_Unit|tmp[10]~63_combout ))))

	.dataa(\ALU_Unit|tmp[10]~63_combout ),
	.datab(\state_controller|SR2MUX~0_combout ),
	.datac(\ALU_Unit|tmp[10]~61_combout ),
	.datad(\Instruction_Reg|IR [2]),
	.cin(gnd),
	.combout(\ALU_Unit|tmp[10]~64_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|tmp[10]~64 .lut_mask = 16'h3022;
defparam \ALU_Unit|tmp[10]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y30_N16
cycloneive_lcell_comb \ALU_Unit|tmp[10]~65 (
// Equation(s):
// \ALU_Unit|tmp[10]~65_combout  = (\ALU_Unit|tmp[10]~64_combout ) # ((\ALU_Unit|data|data_out [4] & \state_controller|SR2MUX~0_combout ))

	.dataa(\ALU_Unit|data|data_out [4]),
	.datab(\state_controller|SR2MUX~0_combout ),
	.datac(gnd),
	.datad(\ALU_Unit|tmp[10]~64_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|tmp[10]~65_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|tmp[10]~65 .lut_mask = 16'hFF88;
defparam \ALU_Unit|tmp[10]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y34_N20
cycloneive_lcell_comb \ALU_Unit|Add0~66 (
// Equation(s):
// \ALU_Unit|Add0~66_combout  = ((\RegUnits|Mux5~4_combout  $ (\ALU_Unit|tmp[10]~65_combout  $ (!\ALU_Unit|Add0~64 )))) # (GND)
// \ALU_Unit|Add0~67  = CARRY((\RegUnits|Mux5~4_combout  & ((\ALU_Unit|tmp[10]~65_combout ) # (!\ALU_Unit|Add0~64 ))) # (!\RegUnits|Mux5~4_combout  & (\ALU_Unit|tmp[10]~65_combout  & !\ALU_Unit|Add0~64 )))

	.dataa(\RegUnits|Mux5~4_combout ),
	.datab(\ALU_Unit|tmp[10]~65_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_Unit|Add0~64 ),
	.combout(\ALU_Unit|Add0~66_combout ),
	.cout(\ALU_Unit|Add0~67 ));
// synopsys translate_off
defparam \ALU_Unit|Add0~66 .lut_mask = 16'h698E;
defparam \ALU_Unit|Add0~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X83_Y34_N22
cycloneive_lcell_comb \ALU_Unit|Add0~69 (
// Equation(s):
// \ALU_Unit|Add0~69_combout  = (\ALU_Unit|tmp[11]~71_combout  & ((\RegUnits|Mux4~4_combout  & (\ALU_Unit|Add0~67  & VCC)) # (!\RegUnits|Mux4~4_combout  & (!\ALU_Unit|Add0~67 )))) # (!\ALU_Unit|tmp[11]~71_combout  & ((\RegUnits|Mux4~4_combout  & 
// (!\ALU_Unit|Add0~67 )) # (!\RegUnits|Mux4~4_combout  & ((\ALU_Unit|Add0~67 ) # (GND)))))
// \ALU_Unit|Add0~70  = CARRY((\ALU_Unit|tmp[11]~71_combout  & (!\RegUnits|Mux4~4_combout  & !\ALU_Unit|Add0~67 )) # (!\ALU_Unit|tmp[11]~71_combout  & ((!\ALU_Unit|Add0~67 ) # (!\RegUnits|Mux4~4_combout ))))

	.dataa(\ALU_Unit|tmp[11]~71_combout ),
	.datab(\RegUnits|Mux4~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_Unit|Add0~67 ),
	.combout(\ALU_Unit|Add0~69_combout ),
	.cout(\ALU_Unit|Add0~70 ));
// synopsys translate_off
defparam \ALU_Unit|Add0~69 .lut_mask = 16'h9617;
defparam \ALU_Unit|Add0~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X84_Y30_N18
cycloneive_lcell_comb \ALU_Unit|Add0~96 (
// Equation(s):
// \ALU_Unit|Add0~96_combout  = (\state_controller|State.S_09~q  & (((!\RegUnits|Mux4~4_combout )))) # (!\state_controller|State.S_09~q  & (!\state_controller|State.S_05_1~q  & (\ALU_Unit|Add0~69_combout )))

	.dataa(\state_controller|State.S_09~q ),
	.datab(\state_controller|State.S_05_1~q ),
	.datac(\ALU_Unit|Add0~69_combout ),
	.datad(\RegUnits|Mux4~4_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|Add0~96_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|Add0~96 .lut_mask = 16'h10BA;
defparam \ALU_Unit|Add0~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y30_N4
cycloneive_lcell_comb \ALU_Unit|Add0~71 (
// Equation(s):
// \ALU_Unit|Add0~71_combout  = (\ALU_Unit|Add0~96_combout ) # ((\ALU_Unit|Add0~37_combout  & (\RegUnits|Mux4~4_combout  & \ALU_Unit|tmp[11]~71_combout )))

	.dataa(\ALU_Unit|Add0~37_combout ),
	.datab(\RegUnits|Mux4~4_combout ),
	.datac(\ALU_Unit|tmp[11]~71_combout ),
	.datad(\ALU_Unit|Add0~96_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|Add0~71_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|Add0~71 .lut_mask = 16'hFF80;
defparam \ALU_Unit|Add0~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y30_N26
cycloneive_lcell_comb \Connectors|Datapath[11]~27 (
// Equation(s):
// \Connectors|Datapath[11]~27_combout  = (\Connectors|Datapath[11]~26_combout  & (((\Program_Counter|PC_new [11])) # (!\Connectors|Datapath[4]~3_combout ))) # (!\Connectors|Datapath[11]~26_combout  & (\Connectors|Datapath[4]~3_combout  & 
// (\ALU_Unit|Add0~71_combout )))

	.dataa(\Connectors|Datapath[11]~26_combout ),
	.datab(\Connectors|Datapath[4]~3_combout ),
	.datac(\ALU_Unit|Add0~71_combout ),
	.datad(\Program_Counter|PC_new [11]),
	.cin(gnd),
	.combout(\Connectors|Datapath[11]~27_combout ),
	.cout());
// synopsys translate_off
defparam \Connectors|Datapath[11]~27 .lut_mask = 16'hEA62;
defparam \Connectors|Datapath[11]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y30_N2
cycloneive_lcell_comb \Instruction_Reg|IR_temp[11]~11 (
// Equation(s):
// \Instruction_Reg|IR_temp[11]~11_combout  = (\Reset~input_o  & \Connectors|Datapath[11]~27_combout )

	.dataa(\Reset~input_o ),
	.datab(gnd),
	.datac(\Connectors|Datapath[11]~27_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Instruction_Reg|IR_temp[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \Instruction_Reg|IR_temp[11]~11 .lut_mask = 16'hA0A0;
defparam \Instruction_Reg|IR_temp[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y32_N11
dffeas \Instruction_Reg|IR[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Instruction_Reg|IR_temp[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Instruction_Reg|IR[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Instruction_Reg|IR [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Instruction_Reg|IR[11] .is_wysiwyg = "true";
defparam \Instruction_Reg|IR[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y32_N12
cycloneive_lcell_comb \RegUnits|SR1_MUX[2]~2 (
// Equation(s):
// \RegUnits|SR1_MUX[2]~2_combout  = (\state_controller|State.S_23~q  & (\Instruction_Reg|IR [11])) # (!\state_controller|State.S_23~q  & ((\Instruction_Reg|IR [8])))

	.dataa(\state_controller|State.S_23~q ),
	.datab(\Instruction_Reg|IR [11]),
	.datac(gnd),
	.datad(\Instruction_Reg|IR [8]),
	.cin(gnd),
	.combout(\RegUnits|SR1_MUX[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegUnits|SR1_MUX[2]~2 .lut_mask = 16'hDD88;
defparam \RegUnits|SR1_MUX[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y29_N26
cycloneive_lcell_comb \RegUnits|Mux5~2 (
// Equation(s):
// \RegUnits|Mux5~2_combout  = (\RegUnits|SR1_MUX[1]~1_combout  & (((\RegUnits|SR1_MUX[0]~0_combout )))) # (!\RegUnits|SR1_MUX[1]~1_combout  & ((\RegUnits|SR1_MUX[0]~0_combout  & ((\RegUnits|R1 [10]))) # (!\RegUnits|SR1_MUX[0]~0_combout  & (\RegUnits|R0 
// [10]))))

	.dataa(\RegUnits|R0 [10]),
	.datab(\RegUnits|SR1_MUX[1]~1_combout ),
	.datac(\RegUnits|R1 [10]),
	.datad(\RegUnits|SR1_MUX[0]~0_combout ),
	.cin(gnd),
	.combout(\RegUnits|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegUnits|Mux5~2 .lut_mask = 16'hFC22;
defparam \RegUnits|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y30_N30
cycloneive_lcell_comb \RegUnits|Mux5~3 (
// Equation(s):
// \RegUnits|Mux5~3_combout  = (\RegUnits|Mux5~2_combout  & ((\RegUnits|R3 [10]) # ((!\RegUnits|SR1_MUX[1]~1_combout )))) # (!\RegUnits|Mux5~2_combout  & (((\RegUnits|R2 [10] & \RegUnits|SR1_MUX[1]~1_combout ))))

	.dataa(\RegUnits|R3 [10]),
	.datab(\RegUnits|R2 [10]),
	.datac(\RegUnits|Mux5~2_combout ),
	.datad(\RegUnits|SR1_MUX[1]~1_combout ),
	.cin(gnd),
	.combout(\RegUnits|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegUnits|Mux5~3 .lut_mask = 16'hACF0;
defparam \RegUnits|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y32_N30
cycloneive_lcell_comb \RegUnits|Mux5~0 (
// Equation(s):
// \RegUnits|Mux5~0_combout  = (\RegUnits|SR1_MUX[1]~1_combout  & (((\RegUnits|SR1_MUX[0]~0_combout ) # (\RegUnits|R6 [10])))) # (!\RegUnits|SR1_MUX[1]~1_combout  & (\RegUnits|R4 [10] & (!\RegUnits|SR1_MUX[0]~0_combout )))

	.dataa(\RegUnits|R4 [10]),
	.datab(\RegUnits|SR1_MUX[1]~1_combout ),
	.datac(\RegUnits|SR1_MUX[0]~0_combout ),
	.datad(\RegUnits|R6 [10]),
	.cin(gnd),
	.combout(\RegUnits|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegUnits|Mux5~0 .lut_mask = 16'hCEC2;
defparam \RegUnits|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y30_N14
cycloneive_lcell_comb \RegUnits|Mux5~1 (
// Equation(s):
// \RegUnits|Mux5~1_combout  = (\RegUnits|Mux5~0_combout  & (((\RegUnits|R7 [10]) # (!\RegUnits|SR1_MUX[0]~0_combout )))) # (!\RegUnits|Mux5~0_combout  & (\RegUnits|R5 [10] & ((\RegUnits|SR1_MUX[0]~0_combout ))))

	.dataa(\RegUnits|R5 [10]),
	.datab(\RegUnits|R7 [10]),
	.datac(\RegUnits|Mux5~0_combout ),
	.datad(\RegUnits|SR1_MUX[0]~0_combout ),
	.cin(gnd),
	.combout(\RegUnits|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegUnits|Mux5~1 .lut_mask = 16'hCAF0;
defparam \RegUnits|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y30_N8
cycloneive_lcell_comb \RegUnits|Mux5~4 (
// Equation(s):
// \RegUnits|Mux5~4_combout  = (\RegUnits|SR1_MUX[2]~2_combout  & ((\RegUnits|Mux5~1_combout ))) # (!\RegUnits|SR1_MUX[2]~2_combout  & (\RegUnits|Mux5~3_combout ))

	.dataa(gnd),
	.datab(\RegUnits|SR1_MUX[2]~2_combout ),
	.datac(\RegUnits|Mux5~3_combout ),
	.datad(\RegUnits|Mux5~1_combout ),
	.cin(gnd),
	.combout(\RegUnits|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegUnits|Mux5~4 .lut_mask = 16'hFC30;
defparam \RegUnits|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y30_N2
cycloneive_lcell_comb \AddrUnit|ADDR1_outt[10]~43 (
// Equation(s):
// \AddrUnit|ADDR1_outt[10]~43_combout  = (\state_controller|State.S_22~q  & (((\Program_Counter|PC_new [10])))) # (!\state_controller|State.S_22~q  & ((\state_controller|State.S_21~q  & ((\Program_Counter|PC_new [10]))) # (!\state_controller|State.S_21~q  & 
// (\RegUnits|Mux5~4_combout ))))

	.dataa(\state_controller|State.S_22~q ),
	.datab(\state_controller|State.S_21~q ),
	.datac(\RegUnits|Mux5~4_combout ),
	.datad(\Program_Counter|PC_new [10]),
	.cin(gnd),
	.combout(\AddrUnit|ADDR1_outt[10]~43_combout ),
	.cout());
// synopsys translate_off
defparam \AddrUnit|ADDR1_outt[10]~43 .lut_mask = 16'hFE10;
defparam \AddrUnit|ADDR1_outt[10]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N15
cycloneive_io_ibuf \S[10]~input (
	.i(S[10]),
	.ibar(gnd),
	.o(\S[10]~input_o ));
// synopsys translate_off
defparam \S[10]~input .bus_hold = "false";
defparam \S[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y17_N15
cycloneive_io_ibuf \Data[10]~input (
	.i(Data[10]),
	.ibar(gnd),
	.o(\Data[10]~input_o ));
// synopsys translate_off
defparam \Data[10]~input .bus_hold = "false";
defparam \Data[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X83_Y17_N21
dffeas \tr0|Data_read_buffer[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|Data_read_buffer [10]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|Data_read_buffer[10] .is_wysiwyg = "true";
defparam \tr0|Data_read_buffer[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y17_N20
cycloneive_lcell_comb \Memory_Data_Reg|MDR[10]~21 (
// Equation(s):
// \Memory_Data_Reg|MDR[10]~21_combout  = (\Memory_Data_Reg|MDR[0]~0_combout  & ((\memory_subsystem|Equal0~4_combout  & (\S[10]~input_o )) # (!\memory_subsystem|Equal0~4_combout  & ((\tr0|Data_read_buffer [10])))))

	.dataa(\Memory_Data_Reg|MDR[0]~0_combout ),
	.datab(\S[10]~input_o ),
	.datac(\tr0|Data_read_buffer [10]),
	.datad(\memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\Memory_Data_Reg|MDR[10]~21_combout ),
	.cout());
// synopsys translate_off
defparam \Memory_Data_Reg|MDR[10]~21 .lut_mask = 16'h88A0;
defparam \Memory_Data_Reg|MDR[10]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y28_N8
cycloneive_lcell_comb \Memory_Data_Reg|MDR[10]~22 (
// Equation(s):
// \Memory_Data_Reg|MDR[10]~22_combout  = (\Memory_Data_Reg|MDR[10]~21_combout ) # ((!\state_controller|WideOr21~0_combout  & (\Connectors|Datapath[10]~25_combout  & \Reset~input_o )))

	.dataa(\state_controller|WideOr21~0_combout ),
	.datab(\Memory_Data_Reg|MDR[10]~21_combout ),
	.datac(\Connectors|Datapath[10]~25_combout ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\Memory_Data_Reg|MDR[10]~22_combout ),
	.cout());
// synopsys translate_off
defparam \Memory_Data_Reg|MDR[10]~22 .lut_mask = 16'hDCCC;
defparam \Memory_Data_Reg|MDR[10]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y28_N9
dffeas \Memory_Data_Reg|MDR_out[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Memory_Data_Reg|MDR[10]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Memory_Data_Reg|MDR_out[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Memory_Data_Reg|MDR_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Memory_Data_Reg|MDR_out[10] .is_wysiwyg = "true";
defparam \Memory_Data_Reg|MDR_out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y31_N18
cycloneive_lcell_comb \ALU_Unit|Add0~95 (
// Equation(s):
// \ALU_Unit|Add0~95_combout  = (\state_controller|State.S_09~q  & (((!\RegUnits|Mux5~4_combout )))) # (!\state_controller|State.S_09~q  & (!\state_controller|State.S_05_1~q  & ((\ALU_Unit|Add0~66_combout ))))

	.dataa(\state_controller|State.S_05_1~q ),
	.datab(\state_controller|State.S_09~q ),
	.datac(\RegUnits|Mux5~4_combout ),
	.datad(\ALU_Unit|Add0~66_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|Add0~95_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|Add0~95 .lut_mask = 16'h1D0C;
defparam \ALU_Unit|Add0~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y31_N2
cycloneive_lcell_comb \ALU_Unit|Add0~68 (
// Equation(s):
// \ALU_Unit|Add0~68_combout  = (\ALU_Unit|Add0~95_combout ) # ((\ALU_Unit|Add0~37_combout  & (\ALU_Unit|tmp[10]~65_combout  & \RegUnits|Mux5~4_combout )))

	.dataa(\ALU_Unit|Add0~37_combout ),
	.datab(\ALU_Unit|tmp[10]~65_combout ),
	.datac(\RegUnits|Mux5~4_combout ),
	.datad(\ALU_Unit|Add0~95_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|Add0~68_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|Add0~68 .lut_mask = 16'hFF80;
defparam \ALU_Unit|Add0~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y31_N28
cycloneive_lcell_comb \Connectors|Datapath[10]~24 (
// Equation(s):
// \Connectors|Datapath[10]~24_combout  = (\Connectors|Datapath[4]~1_combout  & (((\Connectors|Datapath[4]~3_combout )))) # (!\Connectors|Datapath[4]~1_combout  & ((\Connectors|Datapath[4]~3_combout  & ((\ALU_Unit|Add0~68_combout ))) # 
// (!\Connectors|Datapath[4]~3_combout  & (\Memory_Data_Reg|MDR_out [10]))))

	.dataa(\Memory_Data_Reg|MDR_out [10]),
	.datab(\Connectors|Datapath[4]~1_combout ),
	.datac(\Connectors|Datapath[4]~3_combout ),
	.datad(\ALU_Unit|Add0~68_combout ),
	.cin(gnd),
	.combout(\Connectors|Datapath[10]~24_combout ),
	.cout());
// synopsys translate_off
defparam \Connectors|Datapath[10]~24 .lut_mask = 16'hF2C2;
defparam \Connectors|Datapath[10]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y31_N20
cycloneive_lcell_comb \Connectors|Datapath[10]~25 (
// Equation(s):
// \Connectors|Datapath[10]~25_combout  = (\Connectors|Datapath[4]~1_combout  & ((\Connectors|Datapath[10]~24_combout  & ((\Program_Counter|PC_new [10]))) # (!\Connectors|Datapath[10]~24_combout  & (\AddrUnit|Adder_out[10]~20_combout )))) # 
// (!\Connectors|Datapath[4]~1_combout  & (((\Connectors|Datapath[10]~24_combout ))))

	.dataa(\AddrUnit|Adder_out[10]~20_combout ),
	.datab(\Connectors|Datapath[4]~1_combout ),
	.datac(\Program_Counter|PC_new [10]),
	.datad(\Connectors|Datapath[10]~24_combout ),
	.cin(gnd),
	.combout(\Connectors|Datapath[10]~25_combout ),
	.cout());
// synopsys translate_off
defparam \Connectors|Datapath[10]~25 .lut_mask = 16'hF388;
defparam \Connectors|Datapath[10]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y29_N18
cycloneive_lcell_comb \Instruction_Reg|IR_temp[10]~10 (
// Equation(s):
// \Instruction_Reg|IR_temp[10]~10_combout  = (\Reset~input_o  & \Connectors|Datapath[10]~25_combout )

	.dataa(gnd),
	.datab(\Reset~input_o ),
	.datac(gnd),
	.datad(\Connectors|Datapath[10]~25_combout ),
	.cin(gnd),
	.combout(\Instruction_Reg|IR_temp[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Instruction_Reg|IR_temp[10]~10 .lut_mask = 16'hCC00;
defparam \Instruction_Reg|IR_temp[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y29_N10
cycloneive_lcell_comb \Memory_Addr_Reg|MAR_out[4]~0 (
// Equation(s):
// \Memory_Addr_Reg|MAR_out[4]~0_combout  = (\state_controller|State.S_07~q ) # ((\state_controller|State.S_06~q ) # ((\state_controller|State.S_18~q ) # (!\Reset~input_o )))

	.dataa(\state_controller|State.S_07~q ),
	.datab(\state_controller|State.S_06~q ),
	.datac(\state_controller|State.S_18~q ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\Memory_Addr_Reg|MAR_out[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Memory_Addr_Reg|MAR_out[4]~0 .lut_mask = 16'hFEFF;
defparam \Memory_Addr_Reg|MAR_out[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y29_N19
dffeas \Memory_Addr_Reg|MAR_out[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Instruction_Reg|IR_temp[10]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Memory_Addr_Reg|MAR_out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Memory_Addr_Reg|MAR_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Memory_Addr_Reg|MAR_out[10] .is_wysiwyg = "true";
defparam \Memory_Addr_Reg|MAR_out[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y30_N3
dffeas \Memory_Addr_Reg|MAR_out[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Instruction_Reg|IR_temp[11]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Memory_Addr_Reg|MAR_out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Memory_Addr_Reg|MAR_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Memory_Addr_Reg|MAR_out[11] .is_wysiwyg = "true";
defparam \Memory_Addr_Reg|MAR_out[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y30_N7
dffeas \Memory_Addr_Reg|MAR_out[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Instruction_Reg|IR_temp[8]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Memory_Addr_Reg|MAR_out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Memory_Addr_Reg|MAR_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Memory_Addr_Reg|MAR_out[8] .is_wysiwyg = "true";
defparam \Memory_Addr_Reg|MAR_out[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y30_N9
dffeas \Memory_Addr_Reg|MAR_out[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Instruction_Reg|IR_temp[9]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Memory_Addr_Reg|MAR_out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Memory_Addr_Reg|MAR_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Memory_Addr_Reg|MAR_out[9] .is_wysiwyg = "true";
defparam \Memory_Addr_Reg|MAR_out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y29_N6
cycloneive_lcell_comb \memory_subsystem|Equal0~2 (
// Equation(s):
// \memory_subsystem|Equal0~2_combout  = (\Memory_Addr_Reg|MAR_out [10] & (\Memory_Addr_Reg|MAR_out [11] & (\Memory_Addr_Reg|MAR_out [8] & \Memory_Addr_Reg|MAR_out [9])))

	.dataa(\Memory_Addr_Reg|MAR_out [10]),
	.datab(\Memory_Addr_Reg|MAR_out [11]),
	.datac(\Memory_Addr_Reg|MAR_out [8]),
	.datad(\Memory_Addr_Reg|MAR_out [9]),
	.cin(gnd),
	.combout(\memory_subsystem|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \memory_subsystem|Equal0~2 .lut_mask = 16'h8000;
defparam \memory_subsystem|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y30_N17
dffeas \Memory_Addr_Reg|MAR_out[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Instruction_Reg|IR_temp[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Memory_Addr_Reg|MAR_out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Memory_Addr_Reg|MAR_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Memory_Addr_Reg|MAR_out[3] .is_wysiwyg = "true";
defparam \Memory_Addr_Reg|MAR_out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y29_N9
dffeas \Memory_Addr_Reg|MAR_out[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Instruction_Reg|IR_temp[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Memory_Addr_Reg|MAR_out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Memory_Addr_Reg|MAR_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Memory_Addr_Reg|MAR_out[2] .is_wysiwyg = "true";
defparam \Memory_Addr_Reg|MAR_out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y30_N11
dffeas \Memory_Addr_Reg|MAR_out[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Instruction_Reg|IR_temp[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Memory_Addr_Reg|MAR_out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Memory_Addr_Reg|MAR_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Memory_Addr_Reg|MAR_out[1] .is_wysiwyg = "true";
defparam \Memory_Addr_Reg|MAR_out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y30_N1
dffeas \Memory_Addr_Reg|MAR_out[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Instruction_Reg|IR_temp[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Memory_Addr_Reg|MAR_out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Memory_Addr_Reg|MAR_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Memory_Addr_Reg|MAR_out[0] .is_wysiwyg = "true";
defparam \Memory_Addr_Reg|MAR_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y29_N2
cycloneive_lcell_comb \memory_subsystem|Equal0~0 (
// Equation(s):
// \memory_subsystem|Equal0~0_combout  = (\Memory_Addr_Reg|MAR_out [3] & (\Memory_Addr_Reg|MAR_out [2] & (\Memory_Addr_Reg|MAR_out [1] & \Memory_Addr_Reg|MAR_out [0])))

	.dataa(\Memory_Addr_Reg|MAR_out [3]),
	.datab(\Memory_Addr_Reg|MAR_out [2]),
	.datac(\Memory_Addr_Reg|MAR_out [1]),
	.datad(\Memory_Addr_Reg|MAR_out [0]),
	.cin(gnd),
	.combout(\memory_subsystem|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory_subsystem|Equal0~0 .lut_mask = 16'h8000;
defparam \memory_subsystem|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y29_N22
cycloneive_lcell_comb \Memory_Addr_Reg|MAR_out[13]~feeder (
// Equation(s):
// \Memory_Addr_Reg|MAR_out[13]~feeder_combout  = \Memory_Addr_Reg|MAR[13]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Memory_Addr_Reg|MAR[13]~1_combout ),
	.cin(gnd),
	.combout(\Memory_Addr_Reg|MAR_out[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Memory_Addr_Reg|MAR_out[13]~feeder .lut_mask = 16'hFF00;
defparam \Memory_Addr_Reg|MAR_out[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y29_N23
dffeas \Memory_Addr_Reg|MAR_out[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Memory_Addr_Reg|MAR_out[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Memory_Addr_Reg|MAR_out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Memory_Addr_Reg|MAR_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Memory_Addr_Reg|MAR_out[13] .is_wysiwyg = "true";
defparam \Memory_Addr_Reg|MAR_out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y29_N4
cycloneive_lcell_comb \Memory_Addr_Reg|MAR_out[14]~feeder (
// Equation(s):
// \Memory_Addr_Reg|MAR_out[14]~feeder_combout  = \Memory_Addr_Reg|MAR[14]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Memory_Addr_Reg|MAR[14]~2_combout ),
	.cin(gnd),
	.combout(\Memory_Addr_Reg|MAR_out[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Memory_Addr_Reg|MAR_out[14]~feeder .lut_mask = 16'hFF00;
defparam \Memory_Addr_Reg|MAR_out[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y29_N5
dffeas \Memory_Addr_Reg|MAR_out[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Memory_Addr_Reg|MAR_out[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Memory_Addr_Reg|MAR_out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Memory_Addr_Reg|MAR_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Memory_Addr_Reg|MAR_out[14] .is_wysiwyg = "true";
defparam \Memory_Addr_Reg|MAR_out[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y29_N15
dffeas \Memory_Addr_Reg|MAR_out[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Memory_Addr_Reg|MAR[15]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Memory_Addr_Reg|MAR_out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Memory_Addr_Reg|MAR_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Memory_Addr_Reg|MAR_out[15] .is_wysiwyg = "true";
defparam \Memory_Addr_Reg|MAR_out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y29_N28
cycloneive_lcell_comb \Memory_Addr_Reg|MAR_out[12]~feeder (
// Equation(s):
// \Memory_Addr_Reg|MAR_out[12]~feeder_combout  = \Memory_Addr_Reg|MAR[12]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Memory_Addr_Reg|MAR[12]~0_combout ),
	.cin(gnd),
	.combout(\Memory_Addr_Reg|MAR_out[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Memory_Addr_Reg|MAR_out[12]~feeder .lut_mask = 16'hFF00;
defparam \Memory_Addr_Reg|MAR_out[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y29_N29
dffeas \Memory_Addr_Reg|MAR_out[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Memory_Addr_Reg|MAR_out[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Memory_Addr_Reg|MAR_out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Memory_Addr_Reg|MAR_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Memory_Addr_Reg|MAR_out[12] .is_wysiwyg = "true";
defparam \Memory_Addr_Reg|MAR_out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y29_N14
cycloneive_lcell_comb \memory_subsystem|Equal0~3 (
// Equation(s):
// \memory_subsystem|Equal0~3_combout  = (\Memory_Addr_Reg|MAR_out [13] & (\Memory_Addr_Reg|MAR_out [14] & (\Memory_Addr_Reg|MAR_out [15] & \Memory_Addr_Reg|MAR_out [12])))

	.dataa(\Memory_Addr_Reg|MAR_out [13]),
	.datab(\Memory_Addr_Reg|MAR_out [14]),
	.datac(\Memory_Addr_Reg|MAR_out [15]),
	.datad(\Memory_Addr_Reg|MAR_out [12]),
	.cin(gnd),
	.combout(\memory_subsystem|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \memory_subsystem|Equal0~3 .lut_mask = 16'h8000;
defparam \memory_subsystem|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y30_N31
dffeas \Memory_Addr_Reg|MAR_out[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Instruction_Reg|IR_temp[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Memory_Addr_Reg|MAR_out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Memory_Addr_Reg|MAR_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Memory_Addr_Reg|MAR_out[5] .is_wysiwyg = "true";
defparam \Memory_Addr_Reg|MAR_out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y29_N27
dffeas \Memory_Addr_Reg|MAR_out[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Instruction_Reg|IR_temp[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Memory_Addr_Reg|MAR_out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Memory_Addr_Reg|MAR_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Memory_Addr_Reg|MAR_out[4] .is_wysiwyg = "true";
defparam \Memory_Addr_Reg|MAR_out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y30_N13
dffeas \Memory_Addr_Reg|MAR_out[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Instruction_Reg|IR_temp[7]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Memory_Addr_Reg|MAR_out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Memory_Addr_Reg|MAR_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Memory_Addr_Reg|MAR_out[7] .is_wysiwyg = "true";
defparam \Memory_Addr_Reg|MAR_out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y29_N1
dffeas \Memory_Addr_Reg|MAR_out[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Instruction_Reg|IR_temp[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Memory_Addr_Reg|MAR_out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Memory_Addr_Reg|MAR_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Memory_Addr_Reg|MAR_out[6] .is_wysiwyg = "true";
defparam \Memory_Addr_Reg|MAR_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y29_N12
cycloneive_lcell_comb \memory_subsystem|Equal0~1 (
// Equation(s):
// \memory_subsystem|Equal0~1_combout  = (\Memory_Addr_Reg|MAR_out [5] & (\Memory_Addr_Reg|MAR_out [4] & (\Memory_Addr_Reg|MAR_out [7] & \Memory_Addr_Reg|MAR_out [6])))

	.dataa(\Memory_Addr_Reg|MAR_out [5]),
	.datab(\Memory_Addr_Reg|MAR_out [4]),
	.datac(\Memory_Addr_Reg|MAR_out [7]),
	.datad(\Memory_Addr_Reg|MAR_out [6]),
	.cin(gnd),
	.combout(\memory_subsystem|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \memory_subsystem|Equal0~1 .lut_mask = 16'h8000;
defparam \memory_subsystem|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y29_N20
cycloneive_lcell_comb \memory_subsystem|Equal0~4 (
// Equation(s):
// \memory_subsystem|Equal0~4_combout  = (\memory_subsystem|Equal0~2_combout  & (\memory_subsystem|Equal0~0_combout  & (\memory_subsystem|Equal0~3_combout  & \memory_subsystem|Equal0~1_combout )))

	.dataa(\memory_subsystem|Equal0~2_combout ),
	.datab(\memory_subsystem|Equal0~0_combout ),
	.datac(\memory_subsystem|Equal0~3_combout ),
	.datad(\memory_subsystem|Equal0~1_combout ),
	.cin(gnd),
	.combout(\memory_subsystem|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \memory_subsystem|Equal0~4 .lut_mask = 16'h8000;
defparam \memory_subsystem|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y17_N4
cycloneive_lcell_comb \Memory_Data_Reg|MDR[14]~29 (
// Equation(s):
// \Memory_Data_Reg|MDR[14]~29_combout  = (\Memory_Data_Reg|MDR[0]~0_combout  & ((\memory_subsystem|Equal0~4_combout  & (\S[14]~input_o )) # (!\memory_subsystem|Equal0~4_combout  & ((\tr0|Data_read_buffer [14])))))

	.dataa(\S[14]~input_o ),
	.datab(\Memory_Data_Reg|MDR[0]~0_combout ),
	.datac(\tr0|Data_read_buffer [14]),
	.datad(\memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\Memory_Data_Reg|MDR[14]~29_combout ),
	.cout());
// synopsys translate_off
defparam \Memory_Data_Reg|MDR[14]~29 .lut_mask = 16'h88C0;
defparam \Memory_Data_Reg|MDR[14]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y33_N22
cycloneive_lcell_comb \Memory_Data_Reg|MDR[14]~30 (
// Equation(s):
// \Memory_Data_Reg|MDR[14]~30_combout  = (\Memory_Data_Reg|MDR[14]~29_combout ) # ((\Reset~input_o  & (!\state_controller|WideOr21~0_combout  & \Connectors|Datapath[14]~34_combout )))

	.dataa(\Reset~input_o ),
	.datab(\state_controller|WideOr21~0_combout ),
	.datac(\Connectors|Datapath[14]~34_combout ),
	.datad(\Memory_Data_Reg|MDR[14]~29_combout ),
	.cin(gnd),
	.combout(\Memory_Data_Reg|MDR[14]~30_combout ),
	.cout());
// synopsys translate_off
defparam \Memory_Data_Reg|MDR[14]~30 .lut_mask = 16'hFF20;
defparam \Memory_Data_Reg|MDR[14]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y33_N23
dffeas \Memory_Data_Reg|MDR_out[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Memory_Data_Reg|MDR[14]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Memory_Data_Reg|MDR_out[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Memory_Data_Reg|MDR_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Memory_Data_Reg|MDR_out[14] .is_wysiwyg = "true";
defparam \Memory_Data_Reg|MDR_out[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y33_N17
dffeas \RegUnits|R3[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Connectors|Datapath[14]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegUnits|Decoder0~135_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegUnits|R3 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \RegUnits|R3[14] .is_wysiwyg = "true";
defparam \RegUnits|R3[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y33_N11
dffeas \RegUnits|R2[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Connectors|Datapath[14]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegUnits|Decoder0~132_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegUnits|R2 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \RegUnits|R2[14] .is_wysiwyg = "true";
defparam \RegUnits|R2[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y33_N2
cycloneive_lcell_comb \RegUnits|R1[14]~feeder (
// Equation(s):
// \RegUnits|R1[14]~feeder_combout  = \Connectors|Datapath[14]~34_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Connectors|Datapath[14]~34_combout ),
	.cin(gnd),
	.combout(\RegUnits|R1[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegUnits|R1[14]~feeder .lut_mask = 16'hFF00;
defparam \RegUnits|R1[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y33_N3
dffeas \RegUnits|R1[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\RegUnits|R1[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegUnits|Decoder0~133_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegUnits|R1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \RegUnits|R1[14] .is_wysiwyg = "true";
defparam \RegUnits|R1[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y33_N13
dffeas \RegUnits|R0[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Connectors|Datapath[14]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegUnits|Decoder0~134_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegUnits|R0 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \RegUnits|R0[14] .is_wysiwyg = "true";
defparam \RegUnits|R0[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y33_N12
cycloneive_lcell_comb \ALU_Unit|tmp[14]~86 (
// Equation(s):
// \ALU_Unit|tmp[14]~86_combout  = (\Instruction_Reg|IR [1] & (((\Instruction_Reg|IR [0])))) # (!\Instruction_Reg|IR [1] & ((\Instruction_Reg|IR [0] & (\RegUnits|R1 [14])) # (!\Instruction_Reg|IR [0] & ((\RegUnits|R0 [14])))))

	.dataa(\RegUnits|R1 [14]),
	.datab(\Instruction_Reg|IR [1]),
	.datac(\RegUnits|R0 [14]),
	.datad(\Instruction_Reg|IR [0]),
	.cin(gnd),
	.combout(\ALU_Unit|tmp[14]~86_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|tmp[14]~86 .lut_mask = 16'hEE30;
defparam \ALU_Unit|tmp[14]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y33_N10
cycloneive_lcell_comb \ALU_Unit|tmp[14]~87 (
// Equation(s):
// \ALU_Unit|tmp[14]~87_combout  = (\Instruction_Reg|IR [1] & ((\ALU_Unit|tmp[14]~86_combout  & (\RegUnits|R3 [14])) # (!\ALU_Unit|tmp[14]~86_combout  & ((\RegUnits|R2 [14]))))) # (!\Instruction_Reg|IR [1] & (((\ALU_Unit|tmp[14]~86_combout ))))

	.dataa(\RegUnits|R3 [14]),
	.datab(\Instruction_Reg|IR [1]),
	.datac(\RegUnits|R2 [14]),
	.datad(\ALU_Unit|tmp[14]~86_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|tmp[14]~87_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|tmp[14]~87 .lut_mask = 16'hBBC0;
defparam \ALU_Unit|tmp[14]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y32_N1
dffeas \RegUnits|R5[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Connectors|Datapath[14]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegUnits|Decoder0~128_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegUnits|R5 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \RegUnits|R5[14] .is_wysiwyg = "true";
defparam \RegUnits|R5[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y32_N17
dffeas \RegUnits|R7[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Connectors|Datapath[14]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegUnits|Decoder0~131_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegUnits|R7 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \RegUnits|R7[14] .is_wysiwyg = "true";
defparam \RegUnits|R7[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y32_N28
cycloneive_lcell_comb \RegUnits|R4[14]~feeder (
// Equation(s):
// \RegUnits|R4[14]~feeder_combout  = \Connectors|Datapath[14]~34_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Connectors|Datapath[14]~34_combout ),
	.cin(gnd),
	.combout(\RegUnits|R4[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegUnits|R4[14]~feeder .lut_mask = 16'hFF00;
defparam \RegUnits|R4[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y32_N29
dffeas \RegUnits|R4[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\RegUnits|R4[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegUnits|Decoder0~130_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegUnits|R4 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \RegUnits|R4[14] .is_wysiwyg = "true";
defparam \RegUnits|R4[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y32_N15
dffeas \RegUnits|R6[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Connectors|Datapath[14]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegUnits|Decoder0~129_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegUnits|R6 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \RegUnits|R6[14] .is_wysiwyg = "true";
defparam \RegUnits|R6[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y32_N10
cycloneive_lcell_comb \ALU_Unit|tmp[14]~84 (
// Equation(s):
// \ALU_Unit|tmp[14]~84_combout  = (\Instruction_Reg|IR [0] & (((\Instruction_Reg|IR [1])))) # (!\Instruction_Reg|IR [0] & ((\Instruction_Reg|IR [1] & ((\RegUnits|R6 [14]))) # (!\Instruction_Reg|IR [1] & (\RegUnits|R4 [14]))))

	.dataa(\Instruction_Reg|IR [0]),
	.datab(\RegUnits|R4 [14]),
	.datac(\RegUnits|R6 [14]),
	.datad(\Instruction_Reg|IR [1]),
	.cin(gnd),
	.combout(\ALU_Unit|tmp[14]~84_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|tmp[14]~84 .lut_mask = 16'hFA44;
defparam \ALU_Unit|tmp[14]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y32_N16
cycloneive_lcell_comb \ALU_Unit|tmp[14]~85 (
// Equation(s):
// \ALU_Unit|tmp[14]~85_combout  = (\Instruction_Reg|IR [0] & ((\ALU_Unit|tmp[14]~84_combout  & ((\RegUnits|R7 [14]))) # (!\ALU_Unit|tmp[14]~84_combout  & (\RegUnits|R5 [14])))) # (!\Instruction_Reg|IR [0] & (((\ALU_Unit|tmp[14]~84_combout ))))

	.dataa(\Instruction_Reg|IR [0]),
	.datab(\RegUnits|R5 [14]),
	.datac(\RegUnits|R7 [14]),
	.datad(\ALU_Unit|tmp[14]~84_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|tmp[14]~85_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|tmp[14]~85 .lut_mask = 16'hF588;
defparam \ALU_Unit|tmp[14]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y33_N22
cycloneive_lcell_comb \ALU_Unit|tmp[14]~88 (
// Equation(s):
// \ALU_Unit|tmp[14]~88_combout  = (!\state_controller|SR2MUX~0_combout  & ((\Instruction_Reg|IR [2] & ((\ALU_Unit|tmp[14]~85_combout ))) # (!\Instruction_Reg|IR [2] & (\ALU_Unit|tmp[14]~87_combout ))))

	.dataa(\ALU_Unit|tmp[14]~87_combout ),
	.datab(\Instruction_Reg|IR [2]),
	.datac(\state_controller|SR2MUX~0_combout ),
	.datad(\ALU_Unit|tmp[14]~85_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|tmp[14]~88_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|tmp[14]~88 .lut_mask = 16'h0E02;
defparam \ALU_Unit|tmp[14]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y33_N8
cycloneive_lcell_comb \ALU_Unit|tmp[14]~89 (
// Equation(s):
// \ALU_Unit|tmp[14]~89_combout  = (\ALU_Unit|tmp[14]~88_combout ) # ((\state_controller|SR2MUX~0_combout  & \ALU_Unit|data|data_out [4]))

	.dataa(gnd),
	.datab(\state_controller|SR2MUX~0_combout ),
	.datac(\ALU_Unit|tmp[14]~88_combout ),
	.datad(\ALU_Unit|data|data_out [4]),
	.cin(gnd),
	.combout(\ALU_Unit|tmp[14]~89_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|tmp[14]~89 .lut_mask = 16'hFCF0;
defparam \ALU_Unit|tmp[14]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y32_N14
cycloneive_lcell_comb \RegUnits|Mux1~0 (
// Equation(s):
// \RegUnits|Mux1~0_combout  = (\RegUnits|SR1_MUX[0]~0_combout  & (((\RegUnits|SR1_MUX[1]~1_combout )))) # (!\RegUnits|SR1_MUX[0]~0_combout  & ((\RegUnits|SR1_MUX[1]~1_combout  & ((\RegUnits|R6 [14]))) # (!\RegUnits|SR1_MUX[1]~1_combout  & (\RegUnits|R4 
// [14]))))

	.dataa(\RegUnits|R4 [14]),
	.datab(\RegUnits|SR1_MUX[0]~0_combout ),
	.datac(\RegUnits|R6 [14]),
	.datad(\RegUnits|SR1_MUX[1]~1_combout ),
	.cin(gnd),
	.combout(\RegUnits|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegUnits|Mux1~0 .lut_mask = 16'hFC22;
defparam \RegUnits|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y32_N0
cycloneive_lcell_comb \RegUnits|Mux1~1 (
// Equation(s):
// \RegUnits|Mux1~1_combout  = (\RegUnits|SR1_MUX[0]~0_combout  & ((\RegUnits|Mux1~0_combout  & (\RegUnits|R7 [14])) # (!\RegUnits|Mux1~0_combout  & ((\RegUnits|R5 [14]))))) # (!\RegUnits|SR1_MUX[0]~0_combout  & (((\RegUnits|Mux1~0_combout ))))

	.dataa(\RegUnits|SR1_MUX[0]~0_combout ),
	.datab(\RegUnits|R7 [14]),
	.datac(\RegUnits|R5 [14]),
	.datad(\RegUnits|Mux1~0_combout ),
	.cin(gnd),
	.combout(\RegUnits|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegUnits|Mux1~1 .lut_mask = 16'hDDA0;
defparam \RegUnits|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y33_N16
cycloneive_lcell_comb \RegUnits|Mux1~2 (
// Equation(s):
// \RegUnits|Mux1~2_combout  = (\RegUnits|SR1_MUX[1]~1_combout  & (((\RegUnits|SR1_MUX[0]~0_combout )))) # (!\RegUnits|SR1_MUX[1]~1_combout  & ((\RegUnits|SR1_MUX[0]~0_combout  & ((\RegUnits|R1 [14]))) # (!\RegUnits|SR1_MUX[0]~0_combout  & (\RegUnits|R0 
// [14]))))

	.dataa(\RegUnits|R0 [14]),
	.datab(\RegUnits|R1 [14]),
	.datac(\RegUnits|SR1_MUX[1]~1_combout ),
	.datad(\RegUnits|SR1_MUX[0]~0_combout ),
	.cin(gnd),
	.combout(\RegUnits|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegUnits|Mux1~2 .lut_mask = 16'hFC0A;
defparam \RegUnits|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y33_N26
cycloneive_lcell_comb \RegUnits|Mux1~3 (
// Equation(s):
// \RegUnits|Mux1~3_combout  = (\RegUnits|Mux1~2_combout  & ((\RegUnits|R3 [14]) # ((!\RegUnits|SR1_MUX[1]~1_combout )))) # (!\RegUnits|Mux1~2_combout  & (((\RegUnits|R2 [14] & \RegUnits|SR1_MUX[1]~1_combout ))))

	.dataa(\RegUnits|Mux1~2_combout ),
	.datab(\RegUnits|R3 [14]),
	.datac(\RegUnits|R2 [14]),
	.datad(\RegUnits|SR1_MUX[1]~1_combout ),
	.cin(gnd),
	.combout(\RegUnits|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegUnits|Mux1~3 .lut_mask = 16'hD8AA;
defparam \RegUnits|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y33_N24
cycloneive_lcell_comb \RegUnits|Mux1~4 (
// Equation(s):
// \RegUnits|Mux1~4_combout  = (\RegUnits|SR1_MUX[2]~2_combout  & (\RegUnits|Mux1~1_combout )) # (!\RegUnits|SR1_MUX[2]~2_combout  & ((\RegUnits|Mux1~3_combout )))

	.dataa(\RegUnits|Mux1~1_combout ),
	.datab(\RegUnits|SR1_MUX[2]~2_combout ),
	.datac(\RegUnits|Mux1~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RegUnits|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegUnits|Mux1~4 .lut_mask = 16'hB8B8;
defparam \RegUnits|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y33_N8
cycloneive_lcell_comb \ALU_Unit|Add0~100 (
// Equation(s):
// \ALU_Unit|Add0~100_combout  = (\state_controller|State.S_05_1~q  & (!\state_controller|State.S_09~q  & (\ALU_Unit|tmp[14]~89_combout  & \RegUnits|Mux1~4_combout )))

	.dataa(\state_controller|State.S_05_1~q ),
	.datab(\state_controller|State.S_09~q ),
	.datac(\ALU_Unit|tmp[14]~89_combout ),
	.datad(\RegUnits|Mux1~4_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|Add0~100_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|Add0~100 .lut_mask = 16'h2000;
defparam \ALU_Unit|Add0~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y33_N14
cycloneive_lcell_comb \ALU_Unit|Add0~78 (
// Equation(s):
// \ALU_Unit|Add0~78_combout  = (\state_controller|State.S_09~q  & ((\RegUnits|SR1_MUX[2]~2_combout  & (!\RegUnits|Mux1~1_combout )) # (!\RegUnits|SR1_MUX[2]~2_combout  & ((!\RegUnits|Mux1~3_combout )))))

	.dataa(\RegUnits|Mux1~1_combout ),
	.datab(\RegUnits|SR1_MUX[2]~2_combout ),
	.datac(\RegUnits|Mux1~3_combout ),
	.datad(\state_controller|State.S_09~q ),
	.cin(gnd),
	.combout(\ALU_Unit|Add0~78_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|Add0~78 .lut_mask = 16'h4700;
defparam \ALU_Unit|Add0~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y32_N15
dffeas \RegUnits|R5[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Connectors|Datapath[13]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegUnits|Decoder0~128_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegUnits|R5 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \RegUnits|R5[13] .is_wysiwyg = "true";
defparam \RegUnits|R5[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y32_N1
dffeas \RegUnits|R7[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Connectors|Datapath[13]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegUnits|Decoder0~131_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegUnits|R7 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \RegUnits|R7[13] .is_wysiwyg = "true";
defparam \RegUnits|R7[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y32_N20
cycloneive_lcell_comb \RegUnits|R4[13]~feeder (
// Equation(s):
// \RegUnits|R4[13]~feeder_combout  = \Connectors|Datapath[13]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Connectors|Datapath[13]~31_combout ),
	.cin(gnd),
	.combout(\RegUnits|R4[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegUnits|R4[13]~feeder .lut_mask = 16'hFF00;
defparam \RegUnits|R4[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y32_N21
dffeas \RegUnits|R4[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\RegUnits|R4[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegUnits|Decoder0~130_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegUnits|R4 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \RegUnits|R4[13] .is_wysiwyg = "true";
defparam \RegUnits|R4[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y32_N19
dffeas \RegUnits|R6[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Connectors|Datapath[13]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegUnits|Decoder0~129_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegUnits|R6 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \RegUnits|R6[13] .is_wysiwyg = "true";
defparam \RegUnits|R6[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y32_N18
cycloneive_lcell_comb \ALU_Unit|tmp[13]~78 (
// Equation(s):
// \ALU_Unit|tmp[13]~78_combout  = (\Instruction_Reg|IR [1] & (((\RegUnits|R6 [13]) # (\Instruction_Reg|IR [0])))) # (!\Instruction_Reg|IR [1] & (\RegUnits|R4 [13] & ((!\Instruction_Reg|IR [0]))))

	.dataa(\RegUnits|R4 [13]),
	.datab(\Instruction_Reg|IR [1]),
	.datac(\RegUnits|R6 [13]),
	.datad(\Instruction_Reg|IR [0]),
	.cin(gnd),
	.combout(\ALU_Unit|tmp[13]~78_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|tmp[13]~78 .lut_mask = 16'hCCE2;
defparam \ALU_Unit|tmp[13]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y32_N0
cycloneive_lcell_comb \ALU_Unit|tmp[13]~79 (
// Equation(s):
// \ALU_Unit|tmp[13]~79_combout  = (\Instruction_Reg|IR [0] & ((\ALU_Unit|tmp[13]~78_combout  & ((\RegUnits|R7 [13]))) # (!\ALU_Unit|tmp[13]~78_combout  & (\RegUnits|R5 [13])))) # (!\Instruction_Reg|IR [0] & (((\ALU_Unit|tmp[13]~78_combout ))))

	.dataa(\RegUnits|R5 [13]),
	.datab(\Instruction_Reg|IR [0]),
	.datac(\RegUnits|R7 [13]),
	.datad(\ALU_Unit|tmp[13]~78_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|tmp[13]~79_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|tmp[13]~79 .lut_mask = 16'hF388;
defparam \ALU_Unit|tmp[13]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y32_N17
dffeas \RegUnits|R3[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Connectors|Datapath[13]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegUnits|Decoder0~135_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegUnits|R3 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \RegUnits|R3[13] .is_wysiwyg = "true";
defparam \RegUnits|R3[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y33_N17
dffeas \RegUnits|R2[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Connectors|Datapath[13]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegUnits|Decoder0~132_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegUnits|R2 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \RegUnits|R2[13] .is_wysiwyg = "true";
defparam \RegUnits|R2[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y33_N22
cycloneive_lcell_comb \RegUnits|R1[13]~feeder (
// Equation(s):
// \RegUnits|R1[13]~feeder_combout  = \Connectors|Datapath[13]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Connectors|Datapath[13]~31_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RegUnits|R1[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegUnits|R1[13]~feeder .lut_mask = 16'hF0F0;
defparam \RegUnits|R1[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y33_N23
dffeas \RegUnits|R1[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\RegUnits|R1[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegUnits|Decoder0~133_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegUnits|R1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \RegUnits|R1[13] .is_wysiwyg = "true";
defparam \RegUnits|R1[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y33_N7
dffeas \RegUnits|R0[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Connectors|Datapath[13]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegUnits|Decoder0~134_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegUnits|R0 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \RegUnits|R0[13] .is_wysiwyg = "true";
defparam \RegUnits|R0[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y33_N12
cycloneive_lcell_comb \ALU_Unit|tmp[13]~80 (
// Equation(s):
// \ALU_Unit|tmp[13]~80_combout  = (\Instruction_Reg|IR [1] & (((\Instruction_Reg|IR [0])))) # (!\Instruction_Reg|IR [1] & ((\Instruction_Reg|IR [0] & (\RegUnits|R1 [13])) # (!\Instruction_Reg|IR [0] & ((\RegUnits|R0 [13])))))

	.dataa(\RegUnits|R1 [13]),
	.datab(\RegUnits|R0 [13]),
	.datac(\Instruction_Reg|IR [1]),
	.datad(\Instruction_Reg|IR [0]),
	.cin(gnd),
	.combout(\ALU_Unit|tmp[13]~80_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|tmp[13]~80 .lut_mask = 16'hFA0C;
defparam \ALU_Unit|tmp[13]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y33_N20
cycloneive_lcell_comb \ALU_Unit|tmp[13]~81 (
// Equation(s):
// \ALU_Unit|tmp[13]~81_combout  = (\ALU_Unit|tmp[13]~80_combout  & ((\RegUnits|R3 [13]) # ((!\Instruction_Reg|IR [1])))) # (!\ALU_Unit|tmp[13]~80_combout  & (((\RegUnits|R2 [13] & \Instruction_Reg|IR [1]))))

	.dataa(\RegUnits|R3 [13]),
	.datab(\RegUnits|R2 [13]),
	.datac(\ALU_Unit|tmp[13]~80_combout ),
	.datad(\Instruction_Reg|IR [1]),
	.cin(gnd),
	.combout(\ALU_Unit|tmp[13]~81_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|tmp[13]~81 .lut_mask = 16'hACF0;
defparam \ALU_Unit|tmp[13]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y33_N22
cycloneive_lcell_comb \ALU_Unit|tmp[13]~82 (
// Equation(s):
// \ALU_Unit|tmp[13]~82_combout  = (!\state_controller|SR2MUX~0_combout  & ((\Instruction_Reg|IR [2] & (\ALU_Unit|tmp[13]~79_combout )) # (!\Instruction_Reg|IR [2] & ((\ALU_Unit|tmp[13]~81_combout )))))

	.dataa(\ALU_Unit|tmp[13]~79_combout ),
	.datab(\Instruction_Reg|IR [2]),
	.datac(\state_controller|SR2MUX~0_combout ),
	.datad(\ALU_Unit|tmp[13]~81_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|tmp[13]~82_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|tmp[13]~82 .lut_mask = 16'h0B08;
defparam \ALU_Unit|tmp[13]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y33_N24
cycloneive_lcell_comb \ALU_Unit|tmp[13]~83 (
// Equation(s):
// \ALU_Unit|tmp[13]~83_combout  = (\ALU_Unit|tmp[13]~82_combout ) # ((\ALU_Unit|data|data_out [4] & \state_controller|SR2MUX~0_combout ))

	.dataa(\ALU_Unit|tmp[13]~82_combout ),
	.datab(\ALU_Unit|data|data_out [4]),
	.datac(\state_controller|SR2MUX~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALU_Unit|tmp[13]~83_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|tmp[13]~83 .lut_mask = 16'hEAEA;
defparam \ALU_Unit|tmp[13]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y32_N14
cycloneive_lcell_comb \RegUnits|Mux2~0 (
// Equation(s):
// \RegUnits|Mux2~0_combout  = (\RegUnits|SR1_MUX[1]~1_combout  & (((\RegUnits|SR1_MUX[0]~0_combout ) # (\RegUnits|R6 [13])))) # (!\RegUnits|SR1_MUX[1]~1_combout  & (\RegUnits|R4 [13] & (!\RegUnits|SR1_MUX[0]~0_combout )))

	.dataa(\RegUnits|SR1_MUX[1]~1_combout ),
	.datab(\RegUnits|R4 [13]),
	.datac(\RegUnits|SR1_MUX[0]~0_combout ),
	.datad(\RegUnits|R6 [13]),
	.cin(gnd),
	.combout(\RegUnits|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegUnits|Mux2~0 .lut_mask = 16'hAEA4;
defparam \RegUnits|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y32_N16
cycloneive_lcell_comb \RegUnits|Mux2~1 (
// Equation(s):
// \RegUnits|Mux2~1_combout  = (\RegUnits|Mux2~0_combout  & (((\RegUnits|R7 [13]) # (!\RegUnits|SR1_MUX[0]~0_combout )))) # (!\RegUnits|Mux2~0_combout  & (\RegUnits|R5 [13] & ((\RegUnits|SR1_MUX[0]~0_combout ))))

	.dataa(\RegUnits|R5 [13]),
	.datab(\RegUnits|R7 [13]),
	.datac(\RegUnits|Mux2~0_combout ),
	.datad(\RegUnits|SR1_MUX[0]~0_combout ),
	.cin(gnd),
	.combout(\RegUnits|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegUnits|Mux2~1 .lut_mask = 16'hCAF0;
defparam \RegUnits|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y33_N6
cycloneive_lcell_comb \RegUnits|Mux2~2 (
// Equation(s):
// \RegUnits|Mux2~2_combout  = (\RegUnits|SR1_MUX[0]~0_combout  & ((\RegUnits|R1 [13]) # ((\RegUnits|SR1_MUX[1]~1_combout )))) # (!\RegUnits|SR1_MUX[0]~0_combout  & (((\RegUnits|R0 [13] & !\RegUnits|SR1_MUX[1]~1_combout ))))

	.dataa(\RegUnits|SR1_MUX[0]~0_combout ),
	.datab(\RegUnits|R1 [13]),
	.datac(\RegUnits|R0 [13]),
	.datad(\RegUnits|SR1_MUX[1]~1_combout ),
	.cin(gnd),
	.combout(\RegUnits|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegUnits|Mux2~2 .lut_mask = 16'hAAD8;
defparam \RegUnits|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y33_N16
cycloneive_lcell_comb \RegUnits|Mux2~3 (
// Equation(s):
// \RegUnits|Mux2~3_combout  = (\RegUnits|SR1_MUX[1]~1_combout  & ((\RegUnits|Mux2~2_combout  & (\RegUnits|R3 [13])) # (!\RegUnits|Mux2~2_combout  & ((\RegUnits|R2 [13]))))) # (!\RegUnits|SR1_MUX[1]~1_combout  & (((\RegUnits|Mux2~2_combout ))))

	.dataa(\RegUnits|R3 [13]),
	.datab(\RegUnits|SR1_MUX[1]~1_combout ),
	.datac(\RegUnits|R2 [13]),
	.datad(\RegUnits|Mux2~2_combout ),
	.cin(gnd),
	.combout(\RegUnits|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegUnits|Mux2~3 .lut_mask = 16'hBBC0;
defparam \RegUnits|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y32_N26
cycloneive_lcell_comb \RegUnits|Mux2~4 (
// Equation(s):
// \RegUnits|Mux2~4_combout  = (\RegUnits|SR1_MUX[2]~2_combout  & (\RegUnits|Mux2~1_combout )) # (!\RegUnits|SR1_MUX[2]~2_combout  & ((\RegUnits|Mux2~3_combout )))

	.dataa(\RegUnits|SR1_MUX[2]~2_combout ),
	.datab(gnd),
	.datac(\RegUnits|Mux2~1_combout ),
	.datad(\RegUnits|Mux2~3_combout ),
	.cin(gnd),
	.combout(\RegUnits|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegUnits|Mux2~4 .lut_mask = 16'hF5A0;
defparam \RegUnits|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y34_N30
cycloneive_lcell_comb \RegUnits|R5[12]~feeder (
// Equation(s):
// \RegUnits|R5[12]~feeder_combout  = \Connectors|Datapath[12]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Connectors|Datapath[12]~29_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RegUnits|R5[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegUnits|R5[12]~feeder .lut_mask = 16'hF0F0;
defparam \RegUnits|R5[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y34_N31
dffeas \RegUnits|R5[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\RegUnits|R5[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegUnits|Decoder0~128_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegUnits|R5 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \RegUnits|R5[12] .is_wysiwyg = "true";
defparam \RegUnits|R5[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y33_N4
cycloneive_lcell_comb \RegUnits|R4[12]~feeder (
// Equation(s):
// \RegUnits|R4[12]~feeder_combout  = \Connectors|Datapath[12]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Connectors|Datapath[12]~29_combout ),
	.cin(gnd),
	.combout(\RegUnits|R4[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegUnits|R4[12]~feeder .lut_mask = 16'hFF00;
defparam \RegUnits|R4[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y33_N5
dffeas \RegUnits|R4[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\RegUnits|R4[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegUnits|Decoder0~130_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegUnits|R4 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \RegUnits|R4[12] .is_wysiwyg = "true";
defparam \RegUnits|R4[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y33_N0
cycloneive_lcell_comb \RegUnits|R6[12]~feeder (
// Equation(s):
// \RegUnits|R6[12]~feeder_combout  = \Connectors|Datapath[12]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Connectors|Datapath[12]~29_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RegUnits|R6[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegUnits|R6[12]~feeder .lut_mask = 16'hF0F0;
defparam \RegUnits|R6[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y33_N1
dffeas \RegUnits|R6[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\RegUnits|R6[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegUnits|Decoder0~129_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegUnits|R6 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \RegUnits|R6[12] .is_wysiwyg = "true";
defparam \RegUnits|R6[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y34_N24
cycloneive_lcell_comb \RegUnits|Mux3~0 (
// Equation(s):
// \RegUnits|Mux3~0_combout  = (\RegUnits|SR1_MUX[1]~1_combout  & (((\RegUnits|R6 [12]) # (\RegUnits|SR1_MUX[0]~0_combout )))) # (!\RegUnits|SR1_MUX[1]~1_combout  & (\RegUnits|R4 [12] & ((!\RegUnits|SR1_MUX[0]~0_combout ))))

	.dataa(\RegUnits|R4 [12]),
	.datab(\RegUnits|R6 [12]),
	.datac(\RegUnits|SR1_MUX[1]~1_combout ),
	.datad(\RegUnits|SR1_MUX[0]~0_combout ),
	.cin(gnd),
	.combout(\RegUnits|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegUnits|Mux3~0 .lut_mask = 16'hF0CA;
defparam \RegUnits|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y33_N6
cycloneive_lcell_comb \RegUnits|R7[12]~feeder (
// Equation(s):
// \RegUnits|R7[12]~feeder_combout  = \Connectors|Datapath[12]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Connectors|Datapath[12]~29_combout ),
	.cin(gnd),
	.combout(\RegUnits|R7[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegUnits|R7[12]~feeder .lut_mask = 16'hFF00;
defparam \RegUnits|R7[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y33_N7
dffeas \RegUnits|R7[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\RegUnits|R7[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegUnits|Decoder0~131_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegUnits|R7 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \RegUnits|R7[12] .is_wysiwyg = "true";
defparam \RegUnits|R7[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y34_N22
cycloneive_lcell_comb \RegUnits|Mux3~1 (
// Equation(s):
// \RegUnits|Mux3~1_combout  = (\RegUnits|Mux3~0_combout  & (((\RegUnits|R7 [12]) # (!\RegUnits|SR1_MUX[0]~0_combout )))) # (!\RegUnits|Mux3~0_combout  & (\RegUnits|R5 [12] & ((\RegUnits|SR1_MUX[0]~0_combout ))))

	.dataa(\RegUnits|R5 [12]),
	.datab(\RegUnits|Mux3~0_combout ),
	.datac(\RegUnits|R7 [12]),
	.datad(\RegUnits|SR1_MUX[0]~0_combout ),
	.cin(gnd),
	.combout(\RegUnits|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegUnits|Mux3~1 .lut_mask = 16'hE2CC;
defparam \RegUnits|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y33_N1
dffeas \RegUnits|R2[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Connectors|Datapath[12]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegUnits|Decoder0~132_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegUnits|R2 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \RegUnits|R2[12] .is_wysiwyg = "true";
defparam \RegUnits|R2[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y33_N1
dffeas \RegUnits|R3[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Connectors|Datapath[12]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegUnits|Decoder0~135_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegUnits|R3 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \RegUnits|R3[12] .is_wysiwyg = "true";
defparam \RegUnits|R3[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y33_N3
dffeas \RegUnits|R0[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Connectors|Datapath[12]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegUnits|Decoder0~134_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegUnits|R0 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \RegUnits|R0[12] .is_wysiwyg = "true";
defparam \RegUnits|R0[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y34_N28
cycloneive_lcell_comb \RegUnits|R1[12]~feeder (
// Equation(s):
// \RegUnits|R1[12]~feeder_combout  = \Connectors|Datapath[12]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Connectors|Datapath[12]~29_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RegUnits|R1[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegUnits|R1[12]~feeder .lut_mask = 16'hF0F0;
defparam \RegUnits|R1[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y34_N29
dffeas \RegUnits|R1[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\RegUnits|R1[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegUnits|Decoder0~133_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegUnits|R1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \RegUnits|R1[12] .is_wysiwyg = "true";
defparam \RegUnits|R1[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y34_N18
cycloneive_lcell_comb \RegUnits|Mux3~2 (
// Equation(s):
// \RegUnits|Mux3~2_combout  = (\RegUnits|SR1_MUX[1]~1_combout  & (((\RegUnits|SR1_MUX[0]~0_combout )))) # (!\RegUnits|SR1_MUX[1]~1_combout  & ((\RegUnits|SR1_MUX[0]~0_combout  & ((\RegUnits|R1 [12]))) # (!\RegUnits|SR1_MUX[0]~0_combout  & (\RegUnits|R0 
// [12]))))

	.dataa(\RegUnits|R0 [12]),
	.datab(\RegUnits|R1 [12]),
	.datac(\RegUnits|SR1_MUX[1]~1_combout ),
	.datad(\RegUnits|SR1_MUX[0]~0_combout ),
	.cin(gnd),
	.combout(\RegUnits|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegUnits|Mux3~2 .lut_mask = 16'hFC0A;
defparam \RegUnits|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y34_N20
cycloneive_lcell_comb \RegUnits|Mux3~3 (
// Equation(s):
// \RegUnits|Mux3~3_combout  = (\RegUnits|SR1_MUX[1]~1_combout  & ((\RegUnits|Mux3~2_combout  & ((\RegUnits|R3 [12]))) # (!\RegUnits|Mux3~2_combout  & (\RegUnits|R2 [12])))) # (!\RegUnits|SR1_MUX[1]~1_combout  & (((\RegUnits|Mux3~2_combout ))))

	.dataa(\RegUnits|R2 [12]),
	.datab(\RegUnits|R3 [12]),
	.datac(\RegUnits|SR1_MUX[1]~1_combout ),
	.datad(\RegUnits|Mux3~2_combout ),
	.cin(gnd),
	.combout(\RegUnits|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegUnits|Mux3~3 .lut_mask = 16'hCFA0;
defparam \RegUnits|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y34_N10
cycloneive_lcell_comb \RegUnits|Mux3~4 (
// Equation(s):
// \RegUnits|Mux3~4_combout  = (\RegUnits|SR1_MUX[2]~2_combout  & (\RegUnits|Mux3~1_combout )) # (!\RegUnits|SR1_MUX[2]~2_combout  & ((\RegUnits|Mux3~3_combout )))

	.dataa(gnd),
	.datab(\RegUnits|SR1_MUX[2]~2_combout ),
	.datac(\RegUnits|Mux3~1_combout ),
	.datad(\RegUnits|Mux3~3_combout ),
	.cin(gnd),
	.combout(\RegUnits|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegUnits|Mux3~4 .lut_mask = 16'hF3C0;
defparam \RegUnits|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y33_N16
cycloneive_lcell_comb \ALU_Unit|tmp[12]~72 (
// Equation(s):
// \ALU_Unit|tmp[12]~72_combout  = (\Instruction_Reg|IR [1] & ((\RegUnits|R6 [12]) # ((\Instruction_Reg|IR [0])))) # (!\Instruction_Reg|IR [1] & (((\RegUnits|R4 [12] & !\Instruction_Reg|IR [0]))))

	.dataa(\Instruction_Reg|IR [1]),
	.datab(\RegUnits|R6 [12]),
	.datac(\RegUnits|R4 [12]),
	.datad(\Instruction_Reg|IR [0]),
	.cin(gnd),
	.combout(\ALU_Unit|tmp[12]~72_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|tmp[12]~72 .lut_mask = 16'hAAD8;
defparam \ALU_Unit|tmp[12]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y33_N10
cycloneive_lcell_comb \ALU_Unit|tmp[12]~73 (
// Equation(s):
// \ALU_Unit|tmp[12]~73_combout  = (\Instruction_Reg|IR [0] & ((\ALU_Unit|tmp[12]~72_combout  & (\RegUnits|R7 [12])) # (!\ALU_Unit|tmp[12]~72_combout  & ((\RegUnits|R5 [12]))))) # (!\Instruction_Reg|IR [0] & (((\ALU_Unit|tmp[12]~72_combout ))))

	.dataa(\RegUnits|R7 [12]),
	.datab(\Instruction_Reg|IR [0]),
	.datac(\RegUnits|R5 [12]),
	.datad(\ALU_Unit|tmp[12]~72_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|tmp[12]~73_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|tmp[12]~73 .lut_mask = 16'hBBC0;
defparam \ALU_Unit|tmp[12]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y33_N2
cycloneive_lcell_comb \ALU_Unit|tmp[12]~74 (
// Equation(s):
// \ALU_Unit|tmp[12]~74_combout  = (\Instruction_Reg|IR [1] & (((\Instruction_Reg|IR [0])))) # (!\Instruction_Reg|IR [1] & ((\Instruction_Reg|IR [0] & (\RegUnits|R1 [12])) # (!\Instruction_Reg|IR [0] & ((\RegUnits|R0 [12])))))

	.dataa(\RegUnits|R1 [12]),
	.datab(\Instruction_Reg|IR [1]),
	.datac(\RegUnits|R0 [12]),
	.datad(\Instruction_Reg|IR [0]),
	.cin(gnd),
	.combout(\ALU_Unit|tmp[12]~74_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|tmp[12]~74 .lut_mask = 16'hEE30;
defparam \ALU_Unit|tmp[12]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y33_N0
cycloneive_lcell_comb \ALU_Unit|tmp[12]~75 (
// Equation(s):
// \ALU_Unit|tmp[12]~75_combout  = (\Instruction_Reg|IR [1] & ((\ALU_Unit|tmp[12]~74_combout  & (\RegUnits|R3 [12])) # (!\ALU_Unit|tmp[12]~74_combout  & ((\RegUnits|R2 [12]))))) # (!\Instruction_Reg|IR [1] & (((\ALU_Unit|tmp[12]~74_combout ))))

	.dataa(\RegUnits|R3 [12]),
	.datab(\Instruction_Reg|IR [1]),
	.datac(\RegUnits|R2 [12]),
	.datad(\ALU_Unit|tmp[12]~74_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|tmp[12]~75_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|tmp[12]~75 .lut_mask = 16'hBBC0;
defparam \ALU_Unit|tmp[12]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y33_N4
cycloneive_lcell_comb \ALU_Unit|tmp[12]~76 (
// Equation(s):
// \ALU_Unit|tmp[12]~76_combout  = (!\state_controller|SR2MUX~0_combout  & ((\Instruction_Reg|IR [2] & (\ALU_Unit|tmp[12]~73_combout )) # (!\Instruction_Reg|IR [2] & ((\ALU_Unit|tmp[12]~75_combout )))))

	.dataa(\ALU_Unit|tmp[12]~73_combout ),
	.datab(\Instruction_Reg|IR [2]),
	.datac(\state_controller|SR2MUX~0_combout ),
	.datad(\ALU_Unit|tmp[12]~75_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|tmp[12]~76_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|tmp[12]~76 .lut_mask = 16'h0B08;
defparam \ALU_Unit|tmp[12]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y33_N26
cycloneive_lcell_comb \ALU_Unit|tmp[12]~77 (
// Equation(s):
// \ALU_Unit|tmp[12]~77_combout  = (\ALU_Unit|tmp[12]~76_combout ) # ((\state_controller|SR2MUX~0_combout  & \ALU_Unit|data|data_out [4]))

	.dataa(gnd),
	.datab(\state_controller|SR2MUX~0_combout ),
	.datac(\ALU_Unit|tmp[12]~76_combout ),
	.datad(\ALU_Unit|data|data_out [4]),
	.cin(gnd),
	.combout(\ALU_Unit|tmp[12]~77_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|tmp[12]~77 .lut_mask = 16'hFCF0;
defparam \ALU_Unit|tmp[12]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y34_N24
cycloneive_lcell_comb \ALU_Unit|Add0~72 (
// Equation(s):
// \ALU_Unit|Add0~72_combout  = ((\RegUnits|Mux3~4_combout  $ (\ALU_Unit|tmp[12]~77_combout  $ (!\ALU_Unit|Add0~70 )))) # (GND)
// \ALU_Unit|Add0~73  = CARRY((\RegUnits|Mux3~4_combout  & ((\ALU_Unit|tmp[12]~77_combout ) # (!\ALU_Unit|Add0~70 ))) # (!\RegUnits|Mux3~4_combout  & (\ALU_Unit|tmp[12]~77_combout  & !\ALU_Unit|Add0~70 )))

	.dataa(\RegUnits|Mux3~4_combout ),
	.datab(\ALU_Unit|tmp[12]~77_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_Unit|Add0~70 ),
	.combout(\ALU_Unit|Add0~72_combout ),
	.cout(\ALU_Unit|Add0~73 ));
// synopsys translate_off
defparam \ALU_Unit|Add0~72 .lut_mask = 16'h698E;
defparam \ALU_Unit|Add0~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X83_Y34_N26
cycloneive_lcell_comb \ALU_Unit|Add0~75 (
// Equation(s):
// \ALU_Unit|Add0~75_combout  = (\ALU_Unit|tmp[13]~83_combout  & ((\RegUnits|Mux2~4_combout  & (\ALU_Unit|Add0~73  & VCC)) # (!\RegUnits|Mux2~4_combout  & (!\ALU_Unit|Add0~73 )))) # (!\ALU_Unit|tmp[13]~83_combout  & ((\RegUnits|Mux2~4_combout  & 
// (!\ALU_Unit|Add0~73 )) # (!\RegUnits|Mux2~4_combout  & ((\ALU_Unit|Add0~73 ) # (GND)))))
// \ALU_Unit|Add0~76  = CARRY((\ALU_Unit|tmp[13]~83_combout  & (!\RegUnits|Mux2~4_combout  & !\ALU_Unit|Add0~73 )) # (!\ALU_Unit|tmp[13]~83_combout  & ((!\ALU_Unit|Add0~73 ) # (!\RegUnits|Mux2~4_combout ))))

	.dataa(\ALU_Unit|tmp[13]~83_combout ),
	.datab(\RegUnits|Mux2~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_Unit|Add0~73 ),
	.combout(\ALU_Unit|Add0~75_combout ),
	.cout(\ALU_Unit|Add0~76 ));
// synopsys translate_off
defparam \ALU_Unit|Add0~75 .lut_mask = 16'h9617;
defparam \ALU_Unit|Add0~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X83_Y34_N28
cycloneive_lcell_comb \ALU_Unit|Add0~79 (
// Equation(s):
// \ALU_Unit|Add0~79_combout  = ((\RegUnits|Mux1~4_combout  $ (\ALU_Unit|tmp[14]~89_combout  $ (!\ALU_Unit|Add0~76 )))) # (GND)
// \ALU_Unit|Add0~80  = CARRY((\RegUnits|Mux1~4_combout  & ((\ALU_Unit|tmp[14]~89_combout ) # (!\ALU_Unit|Add0~76 ))) # (!\RegUnits|Mux1~4_combout  & (\ALU_Unit|tmp[14]~89_combout  & !\ALU_Unit|Add0~76 )))

	.dataa(\RegUnits|Mux1~4_combout ),
	.datab(\ALU_Unit|tmp[14]~89_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_Unit|Add0~76 ),
	.combout(\ALU_Unit|Add0~79_combout ),
	.cout(\ALU_Unit|Add0~80 ));
// synopsys translate_off
defparam \ALU_Unit|Add0~79 .lut_mask = 16'h698E;
defparam \ALU_Unit|Add0~79 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X82_Y33_N4
cycloneive_lcell_comb \Connectors|Datapath[14]~32 (
// Equation(s):
// \Connectors|Datapath[14]~32_combout  = (\ALU_Unit|Add0~100_combout ) # ((\ALU_Unit|Add0~78_combout ) # ((\ALU_Unit|Add0~34_combout  & \ALU_Unit|Add0~79_combout )))

	.dataa(\ALU_Unit|Add0~34_combout ),
	.datab(\ALU_Unit|Add0~100_combout ),
	.datac(\ALU_Unit|Add0~78_combout ),
	.datad(\ALU_Unit|Add0~79_combout ),
	.cin(gnd),
	.combout(\Connectors|Datapath[14]~32_combout ),
	.cout());
// synopsys translate_off
defparam \Connectors|Datapath[14]~32 .lut_mask = 16'hFEFC;
defparam \Connectors|Datapath[14]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y33_N6
cycloneive_lcell_comb \AddrUnit|ADDR1_outt[14]~47 (
// Equation(s):
// \AddrUnit|ADDR1_outt[14]~47_combout  = (\state_controller|State.S_21~q  & (((\Program_Counter|PC_new [14])))) # (!\state_controller|State.S_21~q  & ((\state_controller|State.S_22~q  & (\Program_Counter|PC_new [14])) # (!\state_controller|State.S_22~q  & 
// ((\RegUnits|Mux1~4_combout )))))

	.dataa(\state_controller|State.S_21~q ),
	.datab(\state_controller|State.S_22~q ),
	.datac(\Program_Counter|PC_new [14]),
	.datad(\RegUnits|Mux1~4_combout ),
	.cin(gnd),
	.combout(\AddrUnit|ADDR1_outt[14]~47_combout ),
	.cout());
// synopsys translate_off
defparam \AddrUnit|ADDR1_outt[14]~47 .lut_mask = 16'hF1E0;
defparam \AddrUnit|ADDR1_outt[14]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y34_N0
cycloneive_lcell_comb \AddrUnit|ADDR1_outt[12]~45 (
// Equation(s):
// \AddrUnit|ADDR1_outt[12]~45_combout  = (\state_controller|State.S_21~q  & (\Program_Counter|PC_new [12])) # (!\state_controller|State.S_21~q  & ((\state_controller|State.S_22~q  & (\Program_Counter|PC_new [12])) # (!\state_controller|State.S_22~q  & 
// ((\RegUnits|Mux3~4_combout )))))

	.dataa(\Program_Counter|PC_new [12]),
	.datab(\state_controller|State.S_21~q ),
	.datac(\state_controller|State.S_22~q ),
	.datad(\RegUnits|Mux3~4_combout ),
	.cin(gnd),
	.combout(\AddrUnit|ADDR1_outt[12]~45_combout ),
	.cout());
// synopsys translate_off
defparam \AddrUnit|ADDR1_outt[12]~45 .lut_mask = 16'hABA8;
defparam \AddrUnit|ADDR1_outt[12]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y30_N24
cycloneive_lcell_comb \AddrUnit|Adder_out[12]~24 (
// Equation(s):
// \AddrUnit|Adder_out[12]~24_combout  = ((\AddrUnit|ADDR2_outt[15]~12_combout  $ (\AddrUnit|ADDR1_outt[12]~45_combout  $ (!\AddrUnit|Adder_out[11]~23 )))) # (GND)
// \AddrUnit|Adder_out[12]~25  = CARRY((\AddrUnit|ADDR2_outt[15]~12_combout  & ((\AddrUnit|ADDR1_outt[12]~45_combout ) # (!\AddrUnit|Adder_out[11]~23 ))) # (!\AddrUnit|ADDR2_outt[15]~12_combout  & (\AddrUnit|ADDR1_outt[12]~45_combout  & 
// !\AddrUnit|Adder_out[11]~23 )))

	.dataa(\AddrUnit|ADDR2_outt[15]~12_combout ),
	.datab(\AddrUnit|ADDR1_outt[12]~45_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\AddrUnit|Adder_out[11]~23 ),
	.combout(\AddrUnit|Adder_out[12]~24_combout ),
	.cout(\AddrUnit|Adder_out[12]~25 ));
// synopsys translate_off
defparam \AddrUnit|Adder_out[12]~24 .lut_mask = 16'h698E;
defparam \AddrUnit|Adder_out[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X82_Y30_N26
cycloneive_lcell_comb \AddrUnit|Adder_out[13]~26 (
// Equation(s):
// \AddrUnit|Adder_out[13]~26_combout  = (\AddrUnit|ADDR1_outt[13]~46_combout  & ((\AddrUnit|ADDR2_outt[15]~12_combout  & (\AddrUnit|Adder_out[12]~25  & VCC)) # (!\AddrUnit|ADDR2_outt[15]~12_combout  & (!\AddrUnit|Adder_out[12]~25 )))) # 
// (!\AddrUnit|ADDR1_outt[13]~46_combout  & ((\AddrUnit|ADDR2_outt[15]~12_combout  & (!\AddrUnit|Adder_out[12]~25 )) # (!\AddrUnit|ADDR2_outt[15]~12_combout  & ((\AddrUnit|Adder_out[12]~25 ) # (GND)))))
// \AddrUnit|Adder_out[13]~27  = CARRY((\AddrUnit|ADDR1_outt[13]~46_combout  & (!\AddrUnit|ADDR2_outt[15]~12_combout  & !\AddrUnit|Adder_out[12]~25 )) # (!\AddrUnit|ADDR1_outt[13]~46_combout  & ((!\AddrUnit|Adder_out[12]~25 ) # 
// (!\AddrUnit|ADDR2_outt[15]~12_combout ))))

	.dataa(\AddrUnit|ADDR1_outt[13]~46_combout ),
	.datab(\AddrUnit|ADDR2_outt[15]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\AddrUnit|Adder_out[12]~25 ),
	.combout(\AddrUnit|Adder_out[13]~26_combout ),
	.cout(\AddrUnit|Adder_out[13]~27 ));
// synopsys translate_off
defparam \AddrUnit|Adder_out[13]~26 .lut_mask = 16'h9617;
defparam \AddrUnit|Adder_out[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X82_Y30_N28
cycloneive_lcell_comb \AddrUnit|Adder_out[14]~28 (
// Equation(s):
// \AddrUnit|Adder_out[14]~28_combout  = ((\AddrUnit|ADDR1_outt[14]~47_combout  $ (\AddrUnit|ADDR2_outt[15]~12_combout  $ (!\AddrUnit|Adder_out[13]~27 )))) # (GND)
// \AddrUnit|Adder_out[14]~29  = CARRY((\AddrUnit|ADDR1_outt[14]~47_combout  & ((\AddrUnit|ADDR2_outt[15]~12_combout ) # (!\AddrUnit|Adder_out[13]~27 ))) # (!\AddrUnit|ADDR1_outt[14]~47_combout  & (\AddrUnit|ADDR2_outt[15]~12_combout  & 
// !\AddrUnit|Adder_out[13]~27 )))

	.dataa(\AddrUnit|ADDR1_outt[14]~47_combout ),
	.datab(\AddrUnit|ADDR2_outt[15]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\AddrUnit|Adder_out[13]~27 ),
	.combout(\AddrUnit|Adder_out[14]~28_combout ),
	.cout(\AddrUnit|Adder_out[14]~29 ));
// synopsys translate_off
defparam \AddrUnit|Adder_out[14]~28 .lut_mask = 16'h698E;
defparam \AddrUnit|Adder_out[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X82_Y33_N10
cycloneive_lcell_comb \Connectors|Datapath[14]~33 (
// Equation(s):
// \Connectors|Datapath[14]~33_combout  = (\Connectors|Datapath[4]~3_combout  & ((\Program_Counter|PC_new [14]) # ((!\Connectors|Datapath[4]~1_combout )))) # (!\Connectors|Datapath[4]~3_combout  & (((\AddrUnit|Adder_out[14]~28_combout  & 
// \Connectors|Datapath[4]~1_combout ))))

	.dataa(\Connectors|Datapath[4]~3_combout ),
	.datab(\Program_Counter|PC_new [14]),
	.datac(\AddrUnit|Adder_out[14]~28_combout ),
	.datad(\Connectors|Datapath[4]~1_combout ),
	.cin(gnd),
	.combout(\Connectors|Datapath[14]~33_combout ),
	.cout());
// synopsys translate_off
defparam \Connectors|Datapath[14]~33 .lut_mask = 16'hD8AA;
defparam \Connectors|Datapath[14]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y33_N16
cycloneive_lcell_comb \Connectors|Datapath[14]~34 (
// Equation(s):
// \Connectors|Datapath[14]~34_combout  = (\Connectors|Datapath[4]~1_combout  & (((\Connectors|Datapath[14]~33_combout )))) # (!\Connectors|Datapath[4]~1_combout  & ((\Connectors|Datapath[14]~33_combout  & ((\Connectors|Datapath[14]~32_combout ))) # 
// (!\Connectors|Datapath[14]~33_combout  & (\Memory_Data_Reg|MDR_out [14]))))

	.dataa(\Memory_Data_Reg|MDR_out [14]),
	.datab(\Connectors|Datapath[4]~1_combout ),
	.datac(\Connectors|Datapath[14]~32_combout ),
	.datad(\Connectors|Datapath[14]~33_combout ),
	.cin(gnd),
	.combout(\Connectors|Datapath[14]~34_combout ),
	.cout());
// synopsys translate_off
defparam \Connectors|Datapath[14]~34 .lut_mask = 16'hFC22;
defparam \Connectors|Datapath[14]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y33_N26
cycloneive_lcell_comb \Memory_Addr_Reg|MAR[14]~2 (
// Equation(s):
// \Memory_Addr_Reg|MAR[14]~2_combout  = (\Reset~input_o  & \Connectors|Datapath[14]~34_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\Connectors|Datapath[14]~34_combout ),
	.cin(gnd),
	.combout(\Memory_Addr_Reg|MAR[14]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Memory_Addr_Reg|MAR[14]~2 .lut_mask = 16'hF000;
defparam \Memory_Addr_Reg|MAR[14]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y33_N27
dffeas \Instruction_Reg|IR[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Memory_Addr_Reg|MAR[14]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Instruction_Reg|IR[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Instruction_Reg|IR [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Instruction_Reg|IR[14] .is_wysiwyg = "true";
defparam \Instruction_Reg|IR[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y33_N2
cycloneive_lcell_comb \state_controller|Decoder0~6 (
// Equation(s):
// \state_controller|Decoder0~6_combout  = (!\Instruction_Reg|IR [13] & (!\Instruction_Reg|IR [12] & (\Instruction_Reg|IR [14] & !\Instruction_Reg|IR [15])))

	.dataa(\Instruction_Reg|IR [13]),
	.datab(\Instruction_Reg|IR [12]),
	.datac(\Instruction_Reg|IR [14]),
	.datad(\Instruction_Reg|IR [15]),
	.cin(gnd),
	.combout(\state_controller|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|Decoder0~6 .lut_mask = 16'h0010;
defparam \state_controller|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y33_N24
cycloneive_lcell_comb \state_controller|State~48 (
// Equation(s):
// \state_controller|State~48_combout  = (\state_controller|Decoder0~6_combout  & (\Reset~input_o  & \state_controller|State.S_32~q ))

	.dataa(\state_controller|Decoder0~6_combout ),
	.datab(\Reset~input_o ),
	.datac(gnd),
	.datad(\state_controller|State.S_32~q ),
	.cin(gnd),
	.combout(\state_controller|State~48_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|State~48 .lut_mask = 16'h8800;
defparam \state_controller|State~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y33_N25
dffeas \state_controller|State.S_04 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\state_controller|State~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_controller|State.S_04~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_controller|State.S_04 .is_wysiwyg = "true";
defparam \state_controller|State.S_04 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y32_N8
cycloneive_lcell_comb \state_controller|State~41 (
// Equation(s):
// \state_controller|State~41_combout  = (\state_controller|State.S_04~q  & \Reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\state_controller|State.S_04~q ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\state_controller|State~41_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|State~41 .lut_mask = 16'hF000;
defparam \state_controller|State~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y32_N9
dffeas \state_controller|State.S_21 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\state_controller|State~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_controller|State.S_21~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_controller|State.S_21 .is_wysiwyg = "true";
defparam \state_controller|State.S_21 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y32_N2
cycloneive_lcell_comb \AddrUnit|ADDR1_outt[13]~46 (
// Equation(s):
// \AddrUnit|ADDR1_outt[13]~46_combout  = (\state_controller|State.S_21~q  & (((\Program_Counter|PC_new [13])))) # (!\state_controller|State.S_21~q  & ((\state_controller|State.S_22~q  & ((\Program_Counter|PC_new [13]))) # (!\state_controller|State.S_22~q  & 
// (\RegUnits|Mux2~4_combout ))))

	.dataa(\state_controller|State.S_21~q ),
	.datab(\state_controller|State.S_22~q ),
	.datac(\RegUnits|Mux2~4_combout ),
	.datad(\Program_Counter|PC_new [13]),
	.cin(gnd),
	.combout(\AddrUnit|ADDR1_outt[13]~46_combout ),
	.cout());
// synopsys translate_off
defparam \AddrUnit|ADDR1_outt[13]~46 .lut_mask = 16'hFE10;
defparam \AddrUnit|ADDR1_outt[13]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y29_N22
cycloneive_lcell_comb \state_controller|Decoder0~8 (
// Equation(s):
// \state_controller|Decoder0~8_combout  = (!\Instruction_Reg|IR [12] & (\Instruction_Reg|IR [15] & (!\Instruction_Reg|IR [13] & \Instruction_Reg|IR [14])))

	.dataa(\Instruction_Reg|IR [12]),
	.datab(\Instruction_Reg|IR [15]),
	.datac(\Instruction_Reg|IR [13]),
	.datad(\Instruction_Reg|IR [14]),
	.cin(gnd),
	.combout(\state_controller|Decoder0~8_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|Decoder0~8 .lut_mask = 16'h0400;
defparam \state_controller|Decoder0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y29_N4
cycloneive_lcell_comb \state_controller|State~51 (
// Equation(s):
// \state_controller|State~51_combout  = (\Reset~input_o  & (\state_controller|State.S_32~q  & \state_controller|Decoder0~8_combout ))

	.dataa(gnd),
	.datab(\Reset~input_o ),
	.datac(\state_controller|State.S_32~q ),
	.datad(\state_controller|Decoder0~8_combout ),
	.cin(gnd),
	.combout(\state_controller|State~51_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|State~51 .lut_mask = 16'hC000;
defparam \state_controller|State~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y29_N5
dffeas \state_controller|State.S_12 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\state_controller|State~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_controller|State.S_12~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_controller|State.S_12 .is_wysiwyg = "true";
defparam \state_controller|State.S_12 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y29_N2
cycloneive_lcell_comb \Program_Counter|PC_new[15]~18 (
// Equation(s):
// \Program_Counter|PC_new[15]~18_combout  = (\state_controller|State.S_12~q ) # ((\state_controller|State.S_22~q ) # (\state_controller|State.S_21~q ))

	.dataa(\state_controller|State.S_12~q ),
	.datab(\state_controller|State.S_22~q ),
	.datac(gnd),
	.datad(\state_controller|State.S_21~q ),
	.cin(gnd),
	.combout(\Program_Counter|PC_new[15]~18_combout ),
	.cout());
// synopsys translate_off
defparam \Program_Counter|PC_new[15]~18 .lut_mask = 16'hFFEE;
defparam \Program_Counter|PC_new[15]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y29_N8
cycloneive_lcell_comb \Program_Counter|PC_new[15]~19 (
// Equation(s):
// \Program_Counter|PC_new[15]~19_combout  = (((\state_controller|State.S_12~q ) # (\state_controller|State.S_18~q )) # (!\state_controller|ADDR1MUX~0_combout )) # (!\Reset~input_o )

	.dataa(\Reset~input_o ),
	.datab(\state_controller|ADDR1MUX~0_combout ),
	.datac(\state_controller|State.S_12~q ),
	.datad(\state_controller|State.S_18~q ),
	.cin(gnd),
	.combout(\Program_Counter|PC_new[15]~19_combout ),
	.cout());
// synopsys translate_off
defparam \Program_Counter|PC_new[15]~19 .lut_mask = 16'hFFF7;
defparam \Program_Counter|PC_new[15]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y30_N27
dffeas \Program_Counter|PC_new[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Program_Counter|PC_new[13]~44_combout ),
	.asdata(\AddrUnit|Adder_out[13]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(\Program_Counter|PC_new[15]~18_combout ),
	.ena(\Program_Counter|PC_new[15]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Program_Counter|PC_new [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Program_Counter|PC_new[13] .is_wysiwyg = "true";
defparam \Program_Counter|PC_new[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y30_N28
cycloneive_lcell_comb \Program_Counter|PC_new[14]~46 (
// Equation(s):
// \Program_Counter|PC_new[14]~46_combout  = (\Program_Counter|PC_new [14] & (\Program_Counter|PC_new[13]~45  $ (GND))) # (!\Program_Counter|PC_new [14] & (!\Program_Counter|PC_new[13]~45  & VCC))
// \Program_Counter|PC_new[14]~47  = CARRY((\Program_Counter|PC_new [14] & !\Program_Counter|PC_new[13]~45 ))

	.dataa(gnd),
	.datab(\Program_Counter|PC_new [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Program_Counter|PC_new[13]~45 ),
	.combout(\Program_Counter|PC_new[14]~46_combout ),
	.cout(\Program_Counter|PC_new[14]~47 ));
// synopsys translate_off
defparam \Program_Counter|PC_new[14]~46 .lut_mask = 16'hC30C;
defparam \Program_Counter|PC_new[14]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y30_N29
dffeas \Program_Counter|PC_new[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Program_Counter|PC_new[14]~46_combout ),
	.asdata(\AddrUnit|Adder_out[14]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(\Program_Counter|PC_new[15]~18_combout ),
	.ena(\Program_Counter|PC_new[15]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Program_Counter|PC_new [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Program_Counter|PC_new[14] .is_wysiwyg = "true";
defparam \Program_Counter|PC_new[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y30_N30
cycloneive_lcell_comb \Program_Counter|PC_new[15]~48 (
// Equation(s):
// \Program_Counter|PC_new[15]~48_combout  = \Program_Counter|PC_new [15] $ (\Program_Counter|PC_new[14]~47 )

	.dataa(\Program_Counter|PC_new [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Program_Counter|PC_new[14]~47 ),
	.combout(\Program_Counter|PC_new[15]~48_combout ),
	.cout());
// synopsys translate_off
defparam \Program_Counter|PC_new[15]~48 .lut_mask = 16'h5A5A;
defparam \Program_Counter|PC_new[15]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X85_Y32_N9
dffeas \RegUnits|R6[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Connectors|Datapath[15]~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegUnits|Decoder0~129_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegUnits|R6 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \RegUnits|R6[15] .is_wysiwyg = "true";
defparam \RegUnits|R6[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y31_N23
dffeas \RegUnits|R4[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Connectors|Datapath[15]~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegUnits|Decoder0~130_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegUnits|R4 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \RegUnits|R4[15] .is_wysiwyg = "true";
defparam \RegUnits|R4[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y32_N8
cycloneive_lcell_comb \RegUnits|Mux0~0 (
// Equation(s):
// \RegUnits|Mux0~0_combout  = (\RegUnits|SR1_MUX[0]~0_combout  & (\RegUnits|SR1_MUX[1]~1_combout )) # (!\RegUnits|SR1_MUX[0]~0_combout  & ((\RegUnits|SR1_MUX[1]~1_combout  & (\RegUnits|R6 [15])) # (!\RegUnits|SR1_MUX[1]~1_combout  & ((\RegUnits|R4 [15])))))

	.dataa(\RegUnits|SR1_MUX[0]~0_combout ),
	.datab(\RegUnits|SR1_MUX[1]~1_combout ),
	.datac(\RegUnits|R6 [15]),
	.datad(\RegUnits|R4 [15]),
	.cin(gnd),
	.combout(\RegUnits|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegUnits|Mux0~0 .lut_mask = 16'hD9C8;
defparam \RegUnits|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y32_N23
dffeas \RegUnits|R7[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Connectors|Datapath[15]~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegUnits|Decoder0~131_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegUnits|R7 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \RegUnits|R7[15] .is_wysiwyg = "true";
defparam \RegUnits|R7[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y31_N17
dffeas \RegUnits|R5[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Connectors|Datapath[15]~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegUnits|Decoder0~128_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegUnits|R5 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \RegUnits|R5[15] .is_wysiwyg = "true";
defparam \RegUnits|R5[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y32_N22
cycloneive_lcell_comb \RegUnits|Mux0~1 (
// Equation(s):
// \RegUnits|Mux0~1_combout  = (\RegUnits|Mux0~0_combout  & (((\RegUnits|R7 [15])) # (!\RegUnits|SR1_MUX[0]~0_combout ))) # (!\RegUnits|Mux0~0_combout  & (\RegUnits|SR1_MUX[0]~0_combout  & ((\RegUnits|R5 [15]))))

	.dataa(\RegUnits|Mux0~0_combout ),
	.datab(\RegUnits|SR1_MUX[0]~0_combout ),
	.datac(\RegUnits|R7 [15]),
	.datad(\RegUnits|R5 [15]),
	.cin(gnd),
	.combout(\RegUnits|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegUnits|Mux0~1 .lut_mask = 16'hE6A2;
defparam \RegUnits|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y33_N10
cycloneive_lcell_comb \RegUnits|R3[15]~feeder (
// Equation(s):
// \RegUnits|R3[15]~feeder_combout  = \Connectors|Datapath[15]~36_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Connectors|Datapath[15]~36_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RegUnits|R3[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegUnits|R3[15]~feeder .lut_mask = 16'hF0F0;
defparam \RegUnits|R3[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y33_N11
dffeas \RegUnits|R3[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\RegUnits|R3[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegUnits|Decoder0~135_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegUnits|R3 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \RegUnits|R3[15] .is_wysiwyg = "true";
defparam \RegUnits|R3[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y33_N30
cycloneive_lcell_comb \RegUnits|R2[15]~feeder (
// Equation(s):
// \RegUnits|R2[15]~feeder_combout  = \Connectors|Datapath[15]~36_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Connectors|Datapath[15]~36_combout ),
	.cin(gnd),
	.combout(\RegUnits|R2[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegUnits|R2[15]~feeder .lut_mask = 16'hFF00;
defparam \RegUnits|R2[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y33_N31
dffeas \RegUnits|R2[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\RegUnits|R2[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegUnits|Decoder0~132_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegUnits|R2 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \RegUnits|R2[15] .is_wysiwyg = "true";
defparam \RegUnits|R2[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y33_N10
cycloneive_lcell_comb \RegUnits|R1[15]~feeder (
// Equation(s):
// \RegUnits|R1[15]~feeder_combout  = \Connectors|Datapath[15]~36_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Connectors|Datapath[15]~36_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RegUnits|R1[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegUnits|R1[15]~feeder .lut_mask = 16'hF0F0;
defparam \RegUnits|R1[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y33_N11
dffeas \RegUnits|R1[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\RegUnits|R1[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegUnits|Decoder0~133_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegUnits|R1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \RegUnits|R1[15] .is_wysiwyg = "true";
defparam \RegUnits|R1[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y33_N19
dffeas \RegUnits|R0[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Connectors|Datapath[15]~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegUnits|Decoder0~134_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegUnits|R0 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \RegUnits|R0[15] .is_wysiwyg = "true";
defparam \RegUnits|R0[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y33_N8
cycloneive_lcell_comb \RegUnits|Mux0~2 (
// Equation(s):
// \RegUnits|Mux0~2_combout  = (\RegUnits|SR1_MUX[1]~1_combout  & (((\RegUnits|SR1_MUX[0]~0_combout )))) # (!\RegUnits|SR1_MUX[1]~1_combout  & ((\RegUnits|SR1_MUX[0]~0_combout  & (\RegUnits|R1 [15])) # (!\RegUnits|SR1_MUX[0]~0_combout  & ((\RegUnits|R0 
// [15])))))

	.dataa(\RegUnits|R1 [15]),
	.datab(\RegUnits|R0 [15]),
	.datac(\RegUnits|SR1_MUX[1]~1_combout ),
	.datad(\RegUnits|SR1_MUX[0]~0_combout ),
	.cin(gnd),
	.combout(\RegUnits|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegUnits|Mux0~2 .lut_mask = 16'hFA0C;
defparam \RegUnits|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y33_N24
cycloneive_lcell_comb \RegUnits|Mux0~3 (
// Equation(s):
// \RegUnits|Mux0~3_combout  = (\RegUnits|SR1_MUX[1]~1_combout  & ((\RegUnits|Mux0~2_combout  & (\RegUnits|R3 [15])) # (!\RegUnits|Mux0~2_combout  & ((\RegUnits|R2 [15]))))) # (!\RegUnits|SR1_MUX[1]~1_combout  & (((\RegUnits|Mux0~2_combout ))))

	.dataa(\RegUnits|R3 [15]),
	.datab(\RegUnits|R2 [15]),
	.datac(\RegUnits|SR1_MUX[1]~1_combout ),
	.datad(\RegUnits|Mux0~2_combout ),
	.cin(gnd),
	.combout(\RegUnits|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegUnits|Mux0~3 .lut_mask = 16'hAFC0;
defparam \RegUnits|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y33_N18
cycloneive_lcell_comb \RegUnits|Mux0~4 (
// Equation(s):
// \RegUnits|Mux0~4_combout  = (\RegUnits|SR1_MUX[2]~2_combout  & (\RegUnits|Mux0~1_combout )) # (!\RegUnits|SR1_MUX[2]~2_combout  & ((\RegUnits|Mux0~3_combout )))

	.dataa(\RegUnits|SR1_MUX[2]~2_combout ),
	.datab(gnd),
	.datac(\RegUnits|Mux0~1_combout ),
	.datad(\RegUnits|Mux0~3_combout ),
	.cin(gnd),
	.combout(\RegUnits|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegUnits|Mux0~4 .lut_mask = 16'hF5A0;
defparam \RegUnits|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y33_N6
cycloneive_lcell_comb \AddrUnit|ADDR1_outt[15]~48 (
// Equation(s):
// \AddrUnit|ADDR1_outt[15]~48_combout  = (\state_controller|State.S_22~q  & (\Program_Counter|PC_new [15])) # (!\state_controller|State.S_22~q  & ((\state_controller|State.S_21~q  & (\Program_Counter|PC_new [15])) # (!\state_controller|State.S_21~q  & 
// ((\RegUnits|Mux0~4_combout )))))

	.dataa(\Program_Counter|PC_new [15]),
	.datab(\state_controller|State.S_22~q ),
	.datac(\state_controller|State.S_21~q ),
	.datad(\RegUnits|Mux0~4_combout ),
	.cin(gnd),
	.combout(\AddrUnit|ADDR1_outt[15]~48_combout ),
	.cout());
// synopsys translate_off
defparam \AddrUnit|ADDR1_outt[15]~48 .lut_mask = 16'hABA8;
defparam \AddrUnit|ADDR1_outt[15]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y30_N30
cycloneive_lcell_comb \AddrUnit|Adder_out[15]~30 (
// Equation(s):
// \AddrUnit|Adder_out[15]~30_combout  = \AddrUnit|ADDR2_outt[15]~12_combout  $ (\AddrUnit|Adder_out[14]~29  $ (\AddrUnit|ADDR1_outt[15]~48_combout ))

	.dataa(gnd),
	.datab(\AddrUnit|ADDR2_outt[15]~12_combout ),
	.datac(gnd),
	.datad(\AddrUnit|ADDR1_outt[15]~48_combout ),
	.cin(\AddrUnit|Adder_out[14]~29 ),
	.combout(\AddrUnit|Adder_out[15]~30_combout ),
	.cout());
// synopsys translate_off
defparam \AddrUnit|Adder_out[15]~30 .lut_mask = 16'hC33C;
defparam \AddrUnit|Adder_out[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y30_N31
dffeas \Program_Counter|PC_new[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Program_Counter|PC_new[15]~48_combout ),
	.asdata(\AddrUnit|Adder_out[15]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(\Program_Counter|PC_new[15]~18_combout ),
	.ena(\Program_Counter|PC_new[15]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Program_Counter|PC_new [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Program_Counter|PC_new[15] .is_wysiwyg = "true";
defparam \Program_Counter|PC_new[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y33_N8
cycloneive_lcell_comb \ALU_Unit|Add0~81 (
// Equation(s):
// \ALU_Unit|Add0~81_combout  = (\state_controller|State.S_09~q  & ((\RegUnits|SR1_MUX[2]~2_combout  & ((!\RegUnits|Mux0~1_combout ))) # (!\RegUnits|SR1_MUX[2]~2_combout  & (!\RegUnits|Mux0~3_combout ))))

	.dataa(\state_controller|State.S_09~q ),
	.datab(\RegUnits|Mux0~3_combout ),
	.datac(\RegUnits|Mux0~1_combout ),
	.datad(\RegUnits|SR1_MUX[2]~2_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|Add0~81_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|Add0~81 .lut_mask = 16'h0A22;
defparam \ALU_Unit|Add0~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y31_N22
cycloneive_lcell_comb \ALU_Unit|tmp[15]~90 (
// Equation(s):
// \ALU_Unit|tmp[15]~90_combout  = (\Instruction_Reg|IR [1] & ((\RegUnits|R6 [15]) # ((\Instruction_Reg|IR [0])))) # (!\Instruction_Reg|IR [1] & (((\RegUnits|R4 [15] & !\Instruction_Reg|IR [0]))))

	.dataa(\RegUnits|R6 [15]),
	.datab(\Instruction_Reg|IR [1]),
	.datac(\RegUnits|R4 [15]),
	.datad(\Instruction_Reg|IR [0]),
	.cin(gnd),
	.combout(\ALU_Unit|tmp[15]~90_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|tmp[15]~90 .lut_mask = 16'hCCB8;
defparam \ALU_Unit|tmp[15]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y31_N16
cycloneive_lcell_comb \ALU_Unit|tmp[15]~91 (
// Equation(s):
// \ALU_Unit|tmp[15]~91_combout  = (\Instruction_Reg|IR [0] & ((\ALU_Unit|tmp[15]~90_combout  & (\RegUnits|R7 [15])) # (!\ALU_Unit|tmp[15]~90_combout  & ((\RegUnits|R5 [15]))))) # (!\Instruction_Reg|IR [0] & (((\ALU_Unit|tmp[15]~90_combout ))))

	.dataa(\Instruction_Reg|IR [0]),
	.datab(\RegUnits|R7 [15]),
	.datac(\RegUnits|R5 [15]),
	.datad(\ALU_Unit|tmp[15]~90_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|tmp[15]~91_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|tmp[15]~91 .lut_mask = 16'hDDA0;
defparam \ALU_Unit|tmp[15]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y33_N18
cycloneive_lcell_comb \ALU_Unit|tmp[15]~92 (
// Equation(s):
// \ALU_Unit|tmp[15]~92_combout  = (\Instruction_Reg|IR [1] & (((\Instruction_Reg|IR [0])))) # (!\Instruction_Reg|IR [1] & ((\Instruction_Reg|IR [0] & (\RegUnits|R1 [15])) # (!\Instruction_Reg|IR [0] & ((\RegUnits|R0 [15])))))

	.dataa(\RegUnits|R1 [15]),
	.datab(\Instruction_Reg|IR [1]),
	.datac(\RegUnits|R0 [15]),
	.datad(\Instruction_Reg|IR [0]),
	.cin(gnd),
	.combout(\ALU_Unit|tmp[15]~92_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|tmp[15]~92 .lut_mask = 16'hEE30;
defparam \ALU_Unit|tmp[15]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y33_N20
cycloneive_lcell_comb \ALU_Unit|tmp[15]~93 (
// Equation(s):
// \ALU_Unit|tmp[15]~93_combout  = (\Instruction_Reg|IR [1] & ((\ALU_Unit|tmp[15]~92_combout  & (\RegUnits|R3 [15])) # (!\ALU_Unit|tmp[15]~92_combout  & ((\RegUnits|R2 [15]))))) # (!\Instruction_Reg|IR [1] & (((\ALU_Unit|tmp[15]~92_combout ))))

	.dataa(\Instruction_Reg|IR [1]),
	.datab(\RegUnits|R3 [15]),
	.datac(\RegUnits|R2 [15]),
	.datad(\ALU_Unit|tmp[15]~92_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|tmp[15]~93_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|tmp[15]~93 .lut_mask = 16'hDDA0;
defparam \ALU_Unit|tmp[15]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y33_N18
cycloneive_lcell_comb \ALU_Unit|tmp[15]~94 (
// Equation(s):
// \ALU_Unit|tmp[15]~94_combout  = (!\state_controller|SR2MUX~0_combout  & ((\Instruction_Reg|IR [2] & (\ALU_Unit|tmp[15]~91_combout )) # (!\Instruction_Reg|IR [2] & ((\ALU_Unit|tmp[15]~93_combout )))))

	.dataa(\ALU_Unit|tmp[15]~91_combout ),
	.datab(\state_controller|SR2MUX~0_combout ),
	.datac(\Instruction_Reg|IR [2]),
	.datad(\ALU_Unit|tmp[15]~93_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|tmp[15]~94_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|tmp[15]~94 .lut_mask = 16'h2320;
defparam \ALU_Unit|tmp[15]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y33_N16
cycloneive_lcell_comb \ALU_Unit|tmp[15]~95 (
// Equation(s):
// \ALU_Unit|tmp[15]~95_combout  = (\ALU_Unit|tmp[15]~94_combout ) # ((\ALU_Unit|data|data_out [4] & \state_controller|SR2MUX~0_combout ))

	.dataa(gnd),
	.datab(\ALU_Unit|data|data_out [4]),
	.datac(\state_controller|SR2MUX~0_combout ),
	.datad(\ALU_Unit|tmp[15]~94_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|tmp[15]~95_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|tmp[15]~95 .lut_mask = 16'hFFC0;
defparam \ALU_Unit|tmp[15]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y33_N6
cycloneive_lcell_comb \ALU_Unit|Add0~101 (
// Equation(s):
// \ALU_Unit|Add0~101_combout  = (\state_controller|State.S_05_1~q  & (\RegUnits|Mux0~4_combout  & (!\state_controller|State.S_09~q  & \ALU_Unit|tmp[15]~95_combout )))

	.dataa(\state_controller|State.S_05_1~q ),
	.datab(\RegUnits|Mux0~4_combout ),
	.datac(\state_controller|State.S_09~q ),
	.datad(\ALU_Unit|tmp[15]~95_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|Add0~101_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|Add0~101 .lut_mask = 16'h0800;
defparam \ALU_Unit|Add0~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y34_N30
cycloneive_lcell_comb \ALU_Unit|Add0~82 (
// Equation(s):
// \ALU_Unit|Add0~82_combout  = \ALU_Unit|tmp[15]~95_combout  $ (\ALU_Unit|Add0~80  $ (\RegUnits|Mux0~4_combout ))

	.dataa(gnd),
	.datab(\ALU_Unit|tmp[15]~95_combout ),
	.datac(gnd),
	.datad(\RegUnits|Mux0~4_combout ),
	.cin(\ALU_Unit|Add0~80 ),
	.combout(\ALU_Unit|Add0~82_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|Add0~82 .lut_mask = 16'hC33C;
defparam \ALU_Unit|Add0~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y33_N22
cycloneive_lcell_comb \ALU_Unit|Add0~84 (
// Equation(s):
// \ALU_Unit|Add0~84_combout  = (\ALU_Unit|Add0~81_combout ) # ((\ALU_Unit|Add0~101_combout ) # ((\ALU_Unit|Add0~34_combout  & \ALU_Unit|Add0~82_combout )))

	.dataa(\ALU_Unit|Add0~34_combout ),
	.datab(\ALU_Unit|Add0~81_combout ),
	.datac(\ALU_Unit|Add0~101_combout ),
	.datad(\ALU_Unit|Add0~82_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|Add0~84_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|Add0~84 .lut_mask = 16'hFEFC;
defparam \ALU_Unit|Add0~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y6_N15
cycloneive_io_ibuf \S[15]~input (
	.i(S[15]),
	.ibar(gnd),
	.o(\S[15]~input_o ));
// synopsys translate_off
defparam \S[15]~input .bus_hold = "false";
defparam \S[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N15
cycloneive_io_ibuf \Data[15]~input (
	.i(Data[15]),
	.ibar(gnd),
	.o(\Data[15]~input_o ));
// synopsys translate_off
defparam \Data[15]~input .bus_hold = "false";
defparam \Data[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X83_Y17_N7
dffeas \tr0|Data_read_buffer[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|Data_read_buffer [15]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|Data_read_buffer[15] .is_wysiwyg = "true";
defparam \tr0|Data_read_buffer[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y17_N6
cycloneive_lcell_comb \Memory_Data_Reg|MDR[15]~31 (
// Equation(s):
// \Memory_Data_Reg|MDR[15]~31_combout  = (\Memory_Data_Reg|MDR[0]~0_combout  & ((\memory_subsystem|Equal0~4_combout  & (\S[15]~input_o )) # (!\memory_subsystem|Equal0~4_combout  & ((\tr0|Data_read_buffer [15])))))

	.dataa(\S[15]~input_o ),
	.datab(\Memory_Data_Reg|MDR[0]~0_combout ),
	.datac(\tr0|Data_read_buffer [15]),
	.datad(\memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\Memory_Data_Reg|MDR[15]~31_combout ),
	.cout());
// synopsys translate_off
defparam \Memory_Data_Reg|MDR[15]~31 .lut_mask = 16'h88C0;
defparam \Memory_Data_Reg|MDR[15]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y33_N28
cycloneive_lcell_comb \Memory_Data_Reg|MDR[15]~32 (
// Equation(s):
// \Memory_Data_Reg|MDR[15]~32_combout  = (\Connectors|Datapath[4]~3_combout  & ((\Connectors|Datapath[15]~35_combout  & (\Program_Counter|PC_new [15])) # (!\Connectors|Datapath[15]~35_combout  & ((\ALU_Unit|Add0~84_combout ))))) # 
// (!\Connectors|Datapath[4]~3_combout  & (((\Connectors|Datapath[15]~35_combout ))))

	.dataa(\Connectors|Datapath[4]~3_combout ),
	.datab(\Program_Counter|PC_new [15]),
	.datac(\ALU_Unit|Add0~84_combout ),
	.datad(\Connectors|Datapath[15]~35_combout ),
	.cin(gnd),
	.combout(\Memory_Data_Reg|MDR[15]~32_combout ),
	.cout());
// synopsys translate_off
defparam \Memory_Data_Reg|MDR[15]~32 .lut_mask = 16'hDDA0;
defparam \Memory_Data_Reg|MDR[15]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y33_N22
cycloneive_lcell_comb \Memory_Data_Reg|MDR[15]~33 (
// Equation(s):
// \Memory_Data_Reg|MDR[15]~33_combout  = (\Memory_Data_Reg|MDR[15]~31_combout ) # ((!\state_controller|WideOr21~0_combout  & (\Reset~input_o  & \Memory_Data_Reg|MDR[15]~32_combout )))

	.dataa(\state_controller|WideOr21~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\Memory_Data_Reg|MDR[15]~31_combout ),
	.datad(\Memory_Data_Reg|MDR[15]~32_combout ),
	.cin(gnd),
	.combout(\Memory_Data_Reg|MDR[15]~33_combout ),
	.cout());
// synopsys translate_off
defparam \Memory_Data_Reg|MDR[15]~33 .lut_mask = 16'hF4F0;
defparam \Memory_Data_Reg|MDR[15]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y33_N23
dffeas \Memory_Data_Reg|MDR_out[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Memory_Data_Reg|MDR[15]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Memory_Data_Reg|MDR_out[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Memory_Data_Reg|MDR_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Memory_Data_Reg|MDR_out[15] .is_wysiwyg = "true";
defparam \Memory_Data_Reg|MDR_out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y33_N20
cycloneive_lcell_comb \Connectors|Datapath[15]~35 (
// Equation(s):
// \Connectors|Datapath[15]~35_combout  = (\Connectors|Datapath[4]~3_combout  & (((\Connectors|Datapath[4]~1_combout )))) # (!\Connectors|Datapath[4]~3_combout  & ((\Connectors|Datapath[4]~1_combout  & ((\AddrUnit|Adder_out[15]~30_combout ))) # 
// (!\Connectors|Datapath[4]~1_combout  & (\Memory_Data_Reg|MDR_out [15]))))

	.dataa(\Connectors|Datapath[4]~3_combout ),
	.datab(\Memory_Data_Reg|MDR_out [15]),
	.datac(\Connectors|Datapath[4]~1_combout ),
	.datad(\AddrUnit|Adder_out[15]~30_combout ),
	.cin(gnd),
	.combout(\Connectors|Datapath[15]~35_combout ),
	.cout());
// synopsys translate_off
defparam \Connectors|Datapath[15]~35 .lut_mask = 16'hF4A4;
defparam \Connectors|Datapath[15]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y33_N30
cycloneive_lcell_comb \Connectors|Datapath[15]~36 (
// Equation(s):
// \Connectors|Datapath[15]~36_combout  = (\Connectors|Datapath[4]~3_combout  & ((\Connectors|Datapath[15]~35_combout  & (\Program_Counter|PC_new [15])) # (!\Connectors|Datapath[15]~35_combout  & ((\ALU_Unit|Add0~84_combout ))))) # 
// (!\Connectors|Datapath[4]~3_combout  & (((\Connectors|Datapath[15]~35_combout ))))

	.dataa(\Connectors|Datapath[4]~3_combout ),
	.datab(\Program_Counter|PC_new [15]),
	.datac(\ALU_Unit|Add0~84_combout ),
	.datad(\Connectors|Datapath[15]~35_combout ),
	.cin(gnd),
	.combout(\Connectors|Datapath[15]~36_combout ),
	.cout());
// synopsys translate_off
defparam \Connectors|Datapath[15]~36 .lut_mask = 16'hDDA0;
defparam \Connectors|Datapath[15]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y33_N0
cycloneive_lcell_comb \Memory_Addr_Reg|MAR[15]~3 (
// Equation(s):
// \Memory_Addr_Reg|MAR[15]~3_combout  = (\Reset~input_o  & \Connectors|Datapath[15]~36_combout )

	.dataa(gnd),
	.datab(\Reset~input_o ),
	.datac(\Connectors|Datapath[15]~36_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Memory_Addr_Reg|MAR[15]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Memory_Addr_Reg|MAR[15]~3 .lut_mask = 16'hC0C0;
defparam \Memory_Addr_Reg|MAR[15]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y33_N1
dffeas \Instruction_Reg|IR[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Memory_Addr_Reg|MAR[15]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Instruction_Reg|IR[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Instruction_Reg|IR [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Instruction_Reg|IR[15] .is_wysiwyg = "true";
defparam \Instruction_Reg|IR[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y29_N30
cycloneive_lcell_comb \state_controller|WideOr0~0 (
// Equation(s):
// \state_controller|WideOr0~0_combout  = (\Instruction_Reg|IR [15] & ((\Instruction_Reg|IR [13]) # ((!\Instruction_Reg|IR [12] & !\Instruction_Reg|IR [14])))) # (!\Instruction_Reg|IR [15] & (((\Instruction_Reg|IR [13] & !\Instruction_Reg|IR [14]))))

	.dataa(\Instruction_Reg|IR [12]),
	.datab(\Instruction_Reg|IR [15]),
	.datac(\Instruction_Reg|IR [13]),
	.datad(\Instruction_Reg|IR [14]),
	.cin(gnd),
	.combout(\state_controller|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|WideOr0~0 .lut_mask = 16'hC0F4;
defparam \state_controller|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y29_N6
cycloneive_lcell_comb \state_controller|Selector2~2 (
// Equation(s):
// \state_controller|Selector2~2_combout  = (\Run~input_o  & (((\state_controller|State.S_32~q  & \state_controller|WideOr0~0_combout )))) # (!\Run~input_o  & (((\state_controller|State.S_32~q  & \state_controller|WideOr0~0_combout )) # 
// (!\state_controller|State.Halted~q )))

	.dataa(\Run~input_o ),
	.datab(\state_controller|State.Halted~q ),
	.datac(\state_controller|State.S_32~q ),
	.datad(\state_controller|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\state_controller|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|Selector2~2 .lut_mask = 16'hF111;
defparam \state_controller|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y42_N15
cycloneive_io_ibuf \Continue~input (
	.i(\Continue ),
	.ibar(gnd),
	.o(\Continue~input_o ));
// synopsys translate_off
defparam \Continue~input .bus_hold = "false";
defparam \Continue~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X85_Y29_N24
cycloneive_lcell_comb \state_controller|Decoder0~0 (
// Equation(s):
// \state_controller|Decoder0~0_combout  = (\Instruction_Reg|IR [12] & (\Instruction_Reg|IR [15] & (!\Instruction_Reg|IR [13] & \Instruction_Reg|IR [14])))

	.dataa(\Instruction_Reg|IR [12]),
	.datab(\Instruction_Reg|IR [15]),
	.datac(\Instruction_Reg|IR [13]),
	.datad(\Instruction_Reg|IR [14]),
	.cin(gnd),
	.combout(\state_controller|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|Decoder0~0 .lut_mask = 16'h0800;
defparam \state_controller|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y29_N16
cycloneive_lcell_comb \state_controller|Selector0~0 (
// Equation(s):
// \state_controller|Selector0~0_combout  = (\Continue~input_o  & ((\state_controller|State.PauseIR1~q ) # ((\state_controller|Decoder0~0_combout  & \state_controller|State.S_32~q )))) # (!\Continue~input_o  & (\state_controller|Decoder0~0_combout  & 
// ((\state_controller|State.S_32~q ))))

	.dataa(\Continue~input_o ),
	.datab(\state_controller|Decoder0~0_combout ),
	.datac(\state_controller|State.PauseIR1~q ),
	.datad(\state_controller|State.S_32~q ),
	.cin(gnd),
	.combout(\state_controller|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|Selector0~0 .lut_mask = 16'hECA0;
defparam \state_controller|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y29_N17
dffeas \state_controller|State.PauseIR1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\state_controller|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_controller|State.PauseIR1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_controller|State.PauseIR1 .is_wysiwyg = "true";
defparam \state_controller|State.PauseIR1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y29_N8
cycloneive_lcell_comb \state_controller|State~31 (
// Equation(s):
// \state_controller|State~31_combout  = (!\Continue~input_o  & (\Reset~input_o  & ((\state_controller|State.PauseIR2~q ) # (\state_controller|State.PauseIR1~q ))))

	.dataa(\Continue~input_o ),
	.datab(\Reset~input_o ),
	.datac(\state_controller|State.PauseIR2~q ),
	.datad(\state_controller|State.PauseIR1~q ),
	.cin(gnd),
	.combout(\state_controller|State~31_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|State~31 .lut_mask = 16'h4440;
defparam \state_controller|State~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y29_N9
dffeas \state_controller|State.PauseIR2 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\state_controller|State~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_controller|State.PauseIR2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_controller|State.PauseIR2 .is_wysiwyg = "true";
defparam \state_controller|State.PauseIR2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y29_N28
cycloneive_lcell_comb \state_controller|Decoder0~7 (
// Equation(s):
// \state_controller|Decoder0~7_combout  = (!\Instruction_Reg|IR [12] & (!\Instruction_Reg|IR [15] & (!\Instruction_Reg|IR [13] & !\Instruction_Reg|IR [14])))

	.dataa(\Instruction_Reg|IR [12]),
	.datab(\Instruction_Reg|IR [15]),
	.datac(\Instruction_Reg|IR [13]),
	.datad(\Instruction_Reg|IR [14]),
	.cin(gnd),
	.combout(\state_controller|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|Decoder0~7 .lut_mask = 16'h0001;
defparam \state_controller|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y29_N26
cycloneive_lcell_comb \state_controller|State~50 (
// Equation(s):
// \state_controller|State~50_combout  = (\Reset~input_o  & (\state_controller|State.S_32~q  & \state_controller|Decoder0~7_combout ))

	.dataa(gnd),
	.datab(\Reset~input_o ),
	.datac(\state_controller|State.S_32~q ),
	.datad(\state_controller|Decoder0~7_combout ),
	.cin(gnd),
	.combout(\state_controller|State~50_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|State~50 .lut_mask = 16'hC000;
defparam \state_controller|State~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y29_N27
dffeas \state_controller|State.S_00 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\state_controller|State~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_controller|State.S_00~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_controller|State.S_00 .is_wysiwyg = "true";
defparam \state_controller|State.S_00 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y29_N0
cycloneive_lcell_comb \state_controller|Selector2~0 (
// Equation(s):
// \state_controller|Selector2~0_combout  = (\Codes|BEN~2_combout  & (\state_controller|State.PauseIR2~q  & ((\Continue~input_o )))) # (!\Codes|BEN~2_combout  & ((\state_controller|State.S_00~q ) # ((\state_controller|State.PauseIR2~q  & \Continue~input_o 
// ))))

	.dataa(\Codes|BEN~2_combout ),
	.datab(\state_controller|State.PauseIR2~q ),
	.datac(\state_controller|State.S_00~q ),
	.datad(\Continue~input_o ),
	.cin(gnd),
	.combout(\state_controller|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|Selector2~0 .lut_mask = 16'hDC50;
defparam \state_controller|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y29_N26
cycloneive_lcell_comb \state_controller|Selector2~1 (
// Equation(s):
// \state_controller|Selector2~1_combout  = (\state_controller|State.S_16_2~q ) # ((\state_controller|State.S_22~q ) # ((\state_controller|State.S_12~q ) # (\state_controller|State.S_21~q )))

	.dataa(\state_controller|State.S_16_2~q ),
	.datab(\state_controller|State.S_22~q ),
	.datac(\state_controller|State.S_12~q ),
	.datad(\state_controller|State.S_21~q ),
	.cin(gnd),
	.combout(\state_controller|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|Selector2~1 .lut_mask = 16'hFFFE;
defparam \state_controller|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y35_N12
cycloneive_lcell_comb \state_controller|WideOr25~0 (
// Equation(s):
// \state_controller|WideOr25~0_combout  = (\state_controller|State.S_01~q ) # ((\state_controller|State.S_05_1~q ) # ((\state_controller|State.S_27~q ) # (\state_controller|State.S_09~q )))

	.dataa(\state_controller|State.S_01~q ),
	.datab(\state_controller|State.S_05_1~q ),
	.datac(\state_controller|State.S_27~q ),
	.datad(\state_controller|State.S_09~q ),
	.cin(gnd),
	.combout(\state_controller|WideOr25~0_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|WideOr25~0 .lut_mask = 16'hFFFE;
defparam \state_controller|WideOr25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y29_N10
cycloneive_lcell_comb \state_controller|Selector2~3 (
// Equation(s):
// \state_controller|Selector2~3_combout  = (\state_controller|Selector2~2_combout ) # ((\state_controller|Selector2~0_combout ) # ((\state_controller|Selector2~1_combout ) # (\state_controller|WideOr25~0_combout )))

	.dataa(\state_controller|Selector2~2_combout ),
	.datab(\state_controller|Selector2~0_combout ),
	.datac(\state_controller|Selector2~1_combout ),
	.datad(\state_controller|WideOr25~0_combout ),
	.cin(gnd),
	.combout(\state_controller|Selector2~3_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|Selector2~3 .lut_mask = 16'hFFFE;
defparam \state_controller|Selector2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y29_N11
dffeas \state_controller|State.S_18 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\state_controller|Selector2~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_controller|State.S_18~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_controller|State.S_18 .is_wysiwyg = "true";
defparam \state_controller|State.S_18 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y35_N16
cycloneive_lcell_comb \state_controller|State~34 (
// Equation(s):
// \state_controller|State~34_combout  = (\Reset~input_o  & \state_controller|State.S_18~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\state_controller|State.S_18~q ),
	.cin(gnd),
	.combout(\state_controller|State~34_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|State~34 .lut_mask = 16'hF000;
defparam \state_controller|State~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y35_N17
dffeas \state_controller|State.S_33_1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\state_controller|State~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_controller|State.S_33_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_controller|State.S_33_1 .is_wysiwyg = "true";
defparam \state_controller|State.S_33_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y35_N24
cycloneive_lcell_comb \state_controller|State~32 (
// Equation(s):
// \state_controller|State~32_combout  = (\Reset~input_o  & \state_controller|State.S_33_1~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\state_controller|State.S_33_1~q ),
	.cin(gnd),
	.combout(\state_controller|State~32_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|State~32 .lut_mask = 16'hF000;
defparam \state_controller|State~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y35_N25
dffeas \state_controller|State.S_33_2 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\state_controller|State~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_controller|State.S_33_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_controller|State.S_33_2 .is_wysiwyg = "true";
defparam \state_controller|State.S_33_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y35_N2
cycloneive_lcell_comb \state_controller|State~46 (
// Equation(s):
// \state_controller|State~46_combout  = (\Reset~input_o  & \state_controller|State.S_33_2~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\state_controller|State.S_33_2~q ),
	.cin(gnd),
	.combout(\state_controller|State~46_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|State~46 .lut_mask = 16'hF000;
defparam \state_controller|State~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y35_N3
dffeas \state_controller|State.S_35 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\state_controller|State~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_controller|State.S_35~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_controller|State.S_35 .is_wysiwyg = "true";
defparam \state_controller|State.S_35 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y35_N26
cycloneive_lcell_comb \state_controller|State~49 (
// Equation(s):
// \state_controller|State~49_combout  = (\Reset~input_o  & \state_controller|State.S_35~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\state_controller|State.S_35~q ),
	.cin(gnd),
	.combout(\state_controller|State~49_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|State~49 .lut_mask = 16'hF000;
defparam \state_controller|State~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y32_N15
dffeas \state_controller|State.S_32 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\state_controller|State~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_controller|State.S_32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_controller|State.S_32 .is_wysiwyg = "true";
defparam \state_controller|State.S_32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y32_N4
cycloneive_lcell_comb \ALU_Unit|Add0~99 (
// Equation(s):
// \ALU_Unit|Add0~99_combout  = (\RegUnits|Mux2~4_combout  & (\state_controller|State.S_05_1~q  & (!\state_controller|State.S_09~q  & \ALU_Unit|tmp[13]~83_combout )))

	.dataa(\RegUnits|Mux2~4_combout ),
	.datab(\state_controller|State.S_05_1~q ),
	.datac(\state_controller|State.S_09~q ),
	.datad(\ALU_Unit|tmp[13]~83_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|Add0~99_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|Add0~99 .lut_mask = 16'h0800;
defparam \ALU_Unit|Add0~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y32_N22
cycloneive_lcell_comb \ALU_Unit|Add0~74 (
// Equation(s):
// \ALU_Unit|Add0~74_combout  = (\state_controller|State.S_09~q  & ((\RegUnits|SR1_MUX[2]~2_combout  & ((!\RegUnits|Mux2~1_combout ))) # (!\RegUnits|SR1_MUX[2]~2_combout  & (!\RegUnits|Mux2~3_combout ))))

	.dataa(\RegUnits|SR1_MUX[2]~2_combout ),
	.datab(\state_controller|State.S_09~q ),
	.datac(\RegUnits|Mux2~3_combout ),
	.datad(\RegUnits|Mux2~1_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|Add0~74_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|Add0~74 .lut_mask = 16'h048C;
defparam \ALU_Unit|Add0~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y32_N24
cycloneive_lcell_comb \ALU_Unit|Add0~77 (
// Equation(s):
// \ALU_Unit|Add0~77_combout  = (\ALU_Unit|Add0~99_combout ) # ((\ALU_Unit|Add0~74_combout ) # ((\ALU_Unit|Add0~34_combout  & \ALU_Unit|Add0~75_combout )))

	.dataa(\ALU_Unit|Add0~34_combout ),
	.datab(\ALU_Unit|Add0~99_combout ),
	.datac(\ALU_Unit|Add0~75_combout ),
	.datad(\ALU_Unit|Add0~74_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|Add0~77_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|Add0~77 .lut_mask = 16'hFFEC;
defparam \ALU_Unit|Add0~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y33_N20
cycloneive_lcell_comb \ALU_Unit|Add0~97 (
// Equation(s):
// \ALU_Unit|Add0~97_combout  = (\RegUnits|Mux3~4_combout  & (\state_controller|State.S_05_1~q  & (!\state_controller|State.S_09~q  & \ALU_Unit|tmp[12]~77_combout ))) # (!\RegUnits|Mux3~4_combout  & (((\state_controller|State.S_09~q ))))

	.dataa(\state_controller|State.S_05_1~q ),
	.datab(\RegUnits|Mux3~4_combout ),
	.datac(\state_controller|State.S_09~q ),
	.datad(\ALU_Unit|tmp[12]~77_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|Add0~97_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|Add0~97 .lut_mask = 16'h3830;
defparam \ALU_Unit|Add0~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y33_N2
cycloneive_lcell_comb \ALU_Unit|Add0~98 (
// Equation(s):
// \ALU_Unit|Add0~98_combout  = (\ALU_Unit|Add0~97_combout ) # ((!\state_controller|State.S_05_1~q  & (!\state_controller|State.S_09~q  & \ALU_Unit|Add0~72_combout )))

	.dataa(\state_controller|State.S_05_1~q ),
	.datab(\ALU_Unit|Add0~97_combout ),
	.datac(\state_controller|State.S_09~q ),
	.datad(\ALU_Unit|Add0~72_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|Add0~98_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|Add0~98 .lut_mask = 16'hCDCC;
defparam \ALU_Unit|Add0~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y34_N18
cycloneive_lcell_comb \ALU_Unit|Equal2~0 (
// Equation(s):
// \ALU_Unit|Equal2~0_combout  = (!\ALU_Unit|Add0~41_combout  & (!\ALU_Unit|Add0~38_combout  & (!\ALU_Unit|Add0~47_combout  & !\ALU_Unit|Add0~44_combout )))

	.dataa(\ALU_Unit|Add0~41_combout ),
	.datab(\ALU_Unit|Add0~38_combout ),
	.datac(\ALU_Unit|Add0~47_combout ),
	.datad(\ALU_Unit|Add0~44_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|Equal2~0 .lut_mask = 16'h0001;
defparam \ALU_Unit|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y34_N8
cycloneive_lcell_comb \ALU_Unit|Equal2~1 (
// Equation(s):
// \ALU_Unit|Equal2~1_combout  = (!\ALU_Unit|Add0~50_combout  & (!\ALU_Unit|Add0~53_combout  & (!\ALU_Unit|Add0~56_combout  & \ALU_Unit|Equal2~0_combout )))

	.dataa(\ALU_Unit|Add0~50_combout ),
	.datab(\ALU_Unit|Add0~53_combout ),
	.datac(\ALU_Unit|Add0~56_combout ),
	.datad(\ALU_Unit|Equal2~0_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|Equal2~1 .lut_mask = 16'h0100;
defparam \ALU_Unit|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y34_N30
cycloneive_lcell_comb \ALU_Unit|Equal2~2 (
// Equation(s):
// \ALU_Unit|Equal2~2_combout  = (!\ALU_Unit|Add0~62_combout  & (!\ALU_Unit|Add0~59_combout  & (\ALU_Unit|Equal2~1_combout  & !\ALU_Unit|Add0~65_combout )))

	.dataa(\ALU_Unit|Add0~62_combout ),
	.datab(\ALU_Unit|Add0~59_combout ),
	.datac(\ALU_Unit|Equal2~1_combout ),
	.datad(\ALU_Unit|Add0~65_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|Equal2~2 .lut_mask = 16'h0010;
defparam \ALU_Unit|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y34_N28
cycloneive_lcell_comb \ALU_Unit|Equal2~3 (
// Equation(s):
// \ALU_Unit|Equal2~3_combout  = (!\ALU_Unit|Add0~68_combout  & (!\ALU_Unit|Add0~98_combout  & (\ALU_Unit|Equal2~2_combout  & !\ALU_Unit|Add0~71_combout )))

	.dataa(\ALU_Unit|Add0~68_combout ),
	.datab(\ALU_Unit|Add0~98_combout ),
	.datac(\ALU_Unit|Equal2~2_combout ),
	.datad(\ALU_Unit|Add0~71_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|Equal2~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|Equal2~3 .lut_mask = 16'h0010;
defparam \ALU_Unit|Equal2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y34_N12
cycloneive_lcell_comb \ALU_Unit|P~2 (
// Equation(s):
// \ALU_Unit|P~2_combout  = (!\ALU_Unit|Add0~84_combout  & ((\Connectors|Datapath[14]~32_combout ) # ((\ALU_Unit|Add0~77_combout ) # (!\ALU_Unit|Equal2~3_combout ))))

	.dataa(\Connectors|Datapath[14]~32_combout ),
	.datab(\ALU_Unit|Add0~77_combout ),
	.datac(\ALU_Unit|Add0~84_combout ),
	.datad(\ALU_Unit|Equal2~3_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|P~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|P~2 .lut_mask = 16'h0E0F;
defparam \ALU_Unit|P~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y34_N13
dffeas \ALU_Unit|P (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ALU_Unit|P~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\state_controller|WideOr25~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALU_Unit|P~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ALU_Unit|P .is_wysiwyg = "true";
defparam \ALU_Unit|P .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y32_N22
cycloneive_lcell_comb \ALU_Unit|N~feeder (
// Equation(s):
// \ALU_Unit|N~feeder_combout  = \ALU_Unit|Add0~84_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\ALU_Unit|Add0~84_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALU_Unit|N~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|N~feeder .lut_mask = 16'hF0F0;
defparam \ALU_Unit|N~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y32_N23
dffeas \ALU_Unit|N (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ALU_Unit|N~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\state_controller|WideOr25~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALU_Unit|N~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ALU_Unit|N .is_wysiwyg = "true";
defparam \ALU_Unit|N .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y34_N2
cycloneive_lcell_comb \ALU_Unit|Equal2~4 (
// Equation(s):
// \ALU_Unit|Equal2~4_combout  = (!\Connectors|Datapath[14]~32_combout  & (!\ALU_Unit|Add0~77_combout  & (!\ALU_Unit|Add0~84_combout  & \ALU_Unit|Equal2~3_combout )))

	.dataa(\Connectors|Datapath[14]~32_combout ),
	.datab(\ALU_Unit|Add0~77_combout ),
	.datac(\ALU_Unit|Add0~84_combout ),
	.datad(\ALU_Unit|Equal2~3_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|Equal2~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|Equal2~4 .lut_mask = 16'h0100;
defparam \ALU_Unit|Equal2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y34_N3
dffeas \ALU_Unit|Z (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ALU_Unit|Equal2~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\state_controller|WideOr25~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALU_Unit|Z~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ALU_Unit|Z .is_wysiwyg = "true";
defparam \ALU_Unit|Z .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y32_N10
cycloneive_lcell_comb \Codes|Add1~0 (
// Equation(s):
// \Codes|Add1~0_combout  = (\ALU_Unit|N~q  & (\Instruction_Reg|IR [11] $ (((\Instruction_Reg|IR [10] & \ALU_Unit|Z~q ))))) # (!\ALU_Unit|N~q  & (\Instruction_Reg|IR [10] & ((\ALU_Unit|Z~q ))))

	.dataa(\ALU_Unit|N~q ),
	.datab(\Instruction_Reg|IR [10]),
	.datac(\Instruction_Reg|IR [11]),
	.datad(\ALU_Unit|Z~q ),
	.cin(gnd),
	.combout(\Codes|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Codes|Add1~0 .lut_mask = 16'h6CA0;
defparam \Codes|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y32_N6
cycloneive_lcell_comb \Codes|BEN~1 (
// Equation(s):
// \Codes|BEN~1_combout  = (\state_controller|State.S_32~q  & (\Codes|Add1~0_combout  $ (((\ALU_Unit|P~q  & \Instruction_Reg|IR [9])))))

	.dataa(\ALU_Unit|P~q ),
	.datab(\Instruction_Reg|IR [9]),
	.datac(\state_controller|State.S_32~q ),
	.datad(\Codes|Add1~0_combout ),
	.cin(gnd),
	.combout(\Codes|BEN~1_combout ),
	.cout());
// synopsys translate_off
defparam \Codes|BEN~1 .lut_mask = 16'h7080;
defparam \Codes|BEN~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y32_N14
cycloneive_lcell_comb \Codes|BEN~2 (
// Equation(s):
// \Codes|BEN~2_combout  = (\Reset~input_o  & ((\Codes|BEN~1_combout ) # ((\Codes|BEN~2_combout  & !\state_controller|State.S_32~q ))))

	.dataa(\Codes|BEN~2_combout ),
	.datab(\Reset~input_o ),
	.datac(\state_controller|State.S_32~q ),
	.datad(\Codes|BEN~1_combout ),
	.cin(gnd),
	.combout(\Codes|BEN~2_combout ),
	.cout());
// synopsys translate_off
defparam \Codes|BEN~2 .lut_mask = 16'hCC08;
defparam \Codes|BEN~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y32_N28
cycloneive_lcell_comb \state_controller|State~40 (
// Equation(s):
// \state_controller|State~40_combout  = (\Reset~input_o  & (\Codes|BEN~2_combout  & \state_controller|State.S_00~q ))

	.dataa(\Reset~input_o ),
	.datab(\Codes|BEN~2_combout ),
	.datac(gnd),
	.datad(\state_controller|State.S_00~q ),
	.cin(gnd),
	.combout(\state_controller|State~40_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|State~40 .lut_mask = 16'h8800;
defparam \state_controller|State~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y32_N7
dffeas \state_controller|State.S_22 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\state_controller|State~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_controller|State.S_22~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_controller|State.S_22 .is_wysiwyg = "true";
defparam \state_controller|State.S_22 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y32_N26
cycloneive_lcell_comb \AddrUnit|ADDR1_outt[0]~33 (
// Equation(s):
// \AddrUnit|ADDR1_outt[0]~33_combout  = (\state_controller|State.S_22~q  & (((\Program_Counter|PC_new [0])))) # (!\state_controller|State.S_22~q  & ((\state_controller|State.S_21~q  & ((\Program_Counter|PC_new [0]))) # (!\state_controller|State.S_21~q  & 
// (!\RegUnits|SR1_MUX[2]~2_combout ))))

	.dataa(\state_controller|State.S_22~q ),
	.datab(\state_controller|State.S_21~q ),
	.datac(\RegUnits|SR1_MUX[2]~2_combout ),
	.datad(\Program_Counter|PC_new [0]),
	.cin(gnd),
	.combout(\AddrUnit|ADDR1_outt[0]~33_combout ),
	.cout());
// synopsys translate_off
defparam \AddrUnit|ADDR1_outt[0]~33 .lut_mask = 16'hEF01;
defparam \AddrUnit|ADDR1_outt[0]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y31_N22
cycloneive_lcell_comb \AddrUnit|ADDR1_outt[0]~32 (
// Equation(s):
// \AddrUnit|ADDR1_outt[0]~32_combout  = (\AddrUnit|ADDR1_outt[0]~33_combout  & (((\RegUnits|Mux15~3_combout )) # (!\state_controller|ADDR1MUX~0_combout ))) # (!\AddrUnit|ADDR1_outt[0]~33_combout  & (\state_controller|ADDR1MUX~0_combout  & 
// ((\RegUnits|Mux15~1_combout ))))

	.dataa(\AddrUnit|ADDR1_outt[0]~33_combout ),
	.datab(\state_controller|ADDR1MUX~0_combout ),
	.datac(\RegUnits|Mux15~3_combout ),
	.datad(\RegUnits|Mux15~1_combout ),
	.cin(gnd),
	.combout(\AddrUnit|ADDR1_outt[0]~32_combout ),
	.cout());
// synopsys translate_off
defparam \AddrUnit|ADDR1_outt[0]~32 .lut_mask = 16'hE6A2;
defparam \AddrUnit|ADDR1_outt[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y30_N1
dffeas \Program_Counter|PC_new[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Program_Counter|PC_new[0]~16_combout ),
	.asdata(\AddrUnit|Adder_out[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(\Program_Counter|PC_new[15]~18_combout ),
	.ena(\Program_Counter|PC_new[15]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Program_Counter|PC_new [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Program_Counter|PC_new[0] .is_wysiwyg = "true";
defparam \Program_Counter|PC_new[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y30_N2
cycloneive_lcell_comb \Program_Counter|PC_new[1]~20 (
// Equation(s):
// \Program_Counter|PC_new[1]~20_combout  = (\Program_Counter|PC_new [1] & (!\Program_Counter|PC_new[0]~17 )) # (!\Program_Counter|PC_new [1] & ((\Program_Counter|PC_new[0]~17 ) # (GND)))
// \Program_Counter|PC_new[1]~21  = CARRY((!\Program_Counter|PC_new[0]~17 ) # (!\Program_Counter|PC_new [1]))

	.dataa(gnd),
	.datab(\Program_Counter|PC_new [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Program_Counter|PC_new[0]~17 ),
	.combout(\Program_Counter|PC_new[1]~20_combout ),
	.cout(\Program_Counter|PC_new[1]~21 ));
// synopsys translate_off
defparam \Program_Counter|PC_new[1]~20 .lut_mask = 16'h3C3F;
defparam \Program_Counter|PC_new[1]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y30_N3
dffeas \Program_Counter|PC_new[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Program_Counter|PC_new[1]~20_combout ),
	.asdata(\AddrUnit|Adder_out[1]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(\Program_Counter|PC_new[15]~18_combout ),
	.ena(\Program_Counter|PC_new[15]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Program_Counter|PC_new [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Program_Counter|PC_new[1] .is_wysiwyg = "true";
defparam \Program_Counter|PC_new[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y30_N4
cycloneive_lcell_comb \Program_Counter|PC_new[2]~22 (
// Equation(s):
// \Program_Counter|PC_new[2]~22_combout  = (\Program_Counter|PC_new [2] & (\Program_Counter|PC_new[1]~21  $ (GND))) # (!\Program_Counter|PC_new [2] & (!\Program_Counter|PC_new[1]~21  & VCC))
// \Program_Counter|PC_new[2]~23  = CARRY((\Program_Counter|PC_new [2] & !\Program_Counter|PC_new[1]~21 ))

	.dataa(gnd),
	.datab(\Program_Counter|PC_new [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Program_Counter|PC_new[1]~21 ),
	.combout(\Program_Counter|PC_new[2]~22_combout ),
	.cout(\Program_Counter|PC_new[2]~23 ));
// synopsys translate_off
defparam \Program_Counter|PC_new[2]~22 .lut_mask = 16'hC30C;
defparam \Program_Counter|PC_new[2]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y30_N5
dffeas \Program_Counter|PC_new[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Program_Counter|PC_new[2]~22_combout ),
	.asdata(\AddrUnit|Adder_out[2]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(\Program_Counter|PC_new[15]~18_combout ),
	.ena(\Program_Counter|PC_new[15]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Program_Counter|PC_new [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Program_Counter|PC_new[2] .is_wysiwyg = "true";
defparam \Program_Counter|PC_new[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y30_N6
cycloneive_lcell_comb \Program_Counter|PC_new[3]~24 (
// Equation(s):
// \Program_Counter|PC_new[3]~24_combout  = (\Program_Counter|PC_new [3] & (!\Program_Counter|PC_new[2]~23 )) # (!\Program_Counter|PC_new [3] & ((\Program_Counter|PC_new[2]~23 ) # (GND)))
// \Program_Counter|PC_new[3]~25  = CARRY((!\Program_Counter|PC_new[2]~23 ) # (!\Program_Counter|PC_new [3]))

	.dataa(\Program_Counter|PC_new [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Program_Counter|PC_new[2]~23 ),
	.combout(\Program_Counter|PC_new[3]~24_combout ),
	.cout(\Program_Counter|PC_new[3]~25 ));
// synopsys translate_off
defparam \Program_Counter|PC_new[3]~24 .lut_mask = 16'h5A5F;
defparam \Program_Counter|PC_new[3]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y30_N7
dffeas \Program_Counter|PC_new[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Program_Counter|PC_new[3]~24_combout ),
	.asdata(\AddrUnit|Adder_out[3]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(\Program_Counter|PC_new[15]~18_combout ),
	.ena(\Program_Counter|PC_new[15]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Program_Counter|PC_new [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Program_Counter|PC_new[3] .is_wysiwyg = "true";
defparam \Program_Counter|PC_new[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y30_N8
cycloneive_lcell_comb \Program_Counter|PC_new[4]~26 (
// Equation(s):
// \Program_Counter|PC_new[4]~26_combout  = (\Program_Counter|PC_new [4] & (\Program_Counter|PC_new[3]~25  $ (GND))) # (!\Program_Counter|PC_new [4] & (!\Program_Counter|PC_new[3]~25  & VCC))
// \Program_Counter|PC_new[4]~27  = CARRY((\Program_Counter|PC_new [4] & !\Program_Counter|PC_new[3]~25 ))

	.dataa(gnd),
	.datab(\Program_Counter|PC_new [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Program_Counter|PC_new[3]~25 ),
	.combout(\Program_Counter|PC_new[4]~26_combout ),
	.cout(\Program_Counter|PC_new[4]~27 ));
// synopsys translate_off
defparam \Program_Counter|PC_new[4]~26 .lut_mask = 16'hC30C;
defparam \Program_Counter|PC_new[4]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y30_N9
dffeas \Program_Counter|PC_new[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Program_Counter|PC_new[4]~26_combout ),
	.asdata(\AddrUnit|Adder_out[4]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(\Program_Counter|PC_new[15]~18_combout ),
	.ena(\Program_Counter|PC_new[15]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Program_Counter|PC_new [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Program_Counter|PC_new[4] .is_wysiwyg = "true";
defparam \Program_Counter|PC_new[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y30_N10
cycloneive_lcell_comb \Program_Counter|PC_new[5]~28 (
// Equation(s):
// \Program_Counter|PC_new[5]~28_combout  = (\Program_Counter|PC_new [5] & (!\Program_Counter|PC_new[4]~27 )) # (!\Program_Counter|PC_new [5] & ((\Program_Counter|PC_new[4]~27 ) # (GND)))
// \Program_Counter|PC_new[5]~29  = CARRY((!\Program_Counter|PC_new[4]~27 ) # (!\Program_Counter|PC_new [5]))

	.dataa(\Program_Counter|PC_new [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Program_Counter|PC_new[4]~27 ),
	.combout(\Program_Counter|PC_new[5]~28_combout ),
	.cout(\Program_Counter|PC_new[5]~29 ));
// synopsys translate_off
defparam \Program_Counter|PC_new[5]~28 .lut_mask = 16'h5A5F;
defparam \Program_Counter|PC_new[5]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y30_N11
dffeas \Program_Counter|PC_new[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Program_Counter|PC_new[5]~28_combout ),
	.asdata(\AddrUnit|Adder_out[5]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(\Program_Counter|PC_new[15]~18_combout ),
	.ena(\Program_Counter|PC_new[15]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Program_Counter|PC_new [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Program_Counter|PC_new[5] .is_wysiwyg = "true";
defparam \Program_Counter|PC_new[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y30_N12
cycloneive_lcell_comb \Program_Counter|PC_new[6]~30 (
// Equation(s):
// \Program_Counter|PC_new[6]~30_combout  = (\Program_Counter|PC_new [6] & (\Program_Counter|PC_new[5]~29  $ (GND))) # (!\Program_Counter|PC_new [6] & (!\Program_Counter|PC_new[5]~29  & VCC))
// \Program_Counter|PC_new[6]~31  = CARRY((\Program_Counter|PC_new [6] & !\Program_Counter|PC_new[5]~29 ))

	.dataa(\Program_Counter|PC_new [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Program_Counter|PC_new[5]~29 ),
	.combout(\Program_Counter|PC_new[6]~30_combout ),
	.cout(\Program_Counter|PC_new[6]~31 ));
// synopsys translate_off
defparam \Program_Counter|PC_new[6]~30 .lut_mask = 16'hA50A;
defparam \Program_Counter|PC_new[6]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y30_N13
dffeas \Program_Counter|PC_new[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Program_Counter|PC_new[6]~30_combout ),
	.asdata(\AddrUnit|Adder_out[6]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(\Program_Counter|PC_new[15]~18_combout ),
	.ena(\Program_Counter|PC_new[15]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Program_Counter|PC_new [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Program_Counter|PC_new[6] .is_wysiwyg = "true";
defparam \Program_Counter|PC_new[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y30_N14
cycloneive_lcell_comb \Program_Counter|PC_new[7]~32 (
// Equation(s):
// \Program_Counter|PC_new[7]~32_combout  = (\Program_Counter|PC_new [7] & (!\Program_Counter|PC_new[6]~31 )) # (!\Program_Counter|PC_new [7] & ((\Program_Counter|PC_new[6]~31 ) # (GND)))
// \Program_Counter|PC_new[7]~33  = CARRY((!\Program_Counter|PC_new[6]~31 ) # (!\Program_Counter|PC_new [7]))

	.dataa(gnd),
	.datab(\Program_Counter|PC_new [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Program_Counter|PC_new[6]~31 ),
	.combout(\Program_Counter|PC_new[7]~32_combout ),
	.cout(\Program_Counter|PC_new[7]~33 ));
// synopsys translate_off
defparam \Program_Counter|PC_new[7]~32 .lut_mask = 16'h3C3F;
defparam \Program_Counter|PC_new[7]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y30_N15
dffeas \Program_Counter|PC_new[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Program_Counter|PC_new[7]~32_combout ),
	.asdata(\AddrUnit|Adder_out[7]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(\Program_Counter|PC_new[15]~18_combout ),
	.ena(\Program_Counter|PC_new[15]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Program_Counter|PC_new [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Program_Counter|PC_new[7] .is_wysiwyg = "true";
defparam \Program_Counter|PC_new[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y30_N16
cycloneive_lcell_comb \Program_Counter|PC_new[8]~34 (
// Equation(s):
// \Program_Counter|PC_new[8]~34_combout  = (\Program_Counter|PC_new [8] & (\Program_Counter|PC_new[7]~33  $ (GND))) # (!\Program_Counter|PC_new [8] & (!\Program_Counter|PC_new[7]~33  & VCC))
// \Program_Counter|PC_new[8]~35  = CARRY((\Program_Counter|PC_new [8] & !\Program_Counter|PC_new[7]~33 ))

	.dataa(gnd),
	.datab(\Program_Counter|PC_new [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Program_Counter|PC_new[7]~33 ),
	.combout(\Program_Counter|PC_new[8]~34_combout ),
	.cout(\Program_Counter|PC_new[8]~35 ));
// synopsys translate_off
defparam \Program_Counter|PC_new[8]~34 .lut_mask = 16'hC30C;
defparam \Program_Counter|PC_new[8]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y30_N17
dffeas \Program_Counter|PC_new[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Program_Counter|PC_new[8]~34_combout ),
	.asdata(\AddrUnit|Adder_out[8]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(\Program_Counter|PC_new[15]~18_combout ),
	.ena(\Program_Counter|PC_new[15]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Program_Counter|PC_new [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Program_Counter|PC_new[8] .is_wysiwyg = "true";
defparam \Program_Counter|PC_new[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y30_N18
cycloneive_lcell_comb \Program_Counter|PC_new[9]~36 (
// Equation(s):
// \Program_Counter|PC_new[9]~36_combout  = (\Program_Counter|PC_new [9] & (!\Program_Counter|PC_new[8]~35 )) # (!\Program_Counter|PC_new [9] & ((\Program_Counter|PC_new[8]~35 ) # (GND)))
// \Program_Counter|PC_new[9]~37  = CARRY((!\Program_Counter|PC_new[8]~35 ) # (!\Program_Counter|PC_new [9]))

	.dataa(gnd),
	.datab(\Program_Counter|PC_new [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Program_Counter|PC_new[8]~35 ),
	.combout(\Program_Counter|PC_new[9]~36_combout ),
	.cout(\Program_Counter|PC_new[9]~37 ));
// synopsys translate_off
defparam \Program_Counter|PC_new[9]~36 .lut_mask = 16'h3C3F;
defparam \Program_Counter|PC_new[9]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y30_N19
dffeas \Program_Counter|PC_new[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Program_Counter|PC_new[9]~36_combout ),
	.asdata(\AddrUnit|Adder_out[9]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(\Program_Counter|PC_new[15]~18_combout ),
	.ena(\Program_Counter|PC_new[15]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Program_Counter|PC_new [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Program_Counter|PC_new[9] .is_wysiwyg = "true";
defparam \Program_Counter|PC_new[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y30_N20
cycloneive_lcell_comb \Program_Counter|PC_new[10]~38 (
// Equation(s):
// \Program_Counter|PC_new[10]~38_combout  = (\Program_Counter|PC_new [10] & (\Program_Counter|PC_new[9]~37  $ (GND))) # (!\Program_Counter|PC_new [10] & (!\Program_Counter|PC_new[9]~37  & VCC))
// \Program_Counter|PC_new[10]~39  = CARRY((\Program_Counter|PC_new [10] & !\Program_Counter|PC_new[9]~37 ))

	.dataa(gnd),
	.datab(\Program_Counter|PC_new [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Program_Counter|PC_new[9]~37 ),
	.combout(\Program_Counter|PC_new[10]~38_combout ),
	.cout(\Program_Counter|PC_new[10]~39 ));
// synopsys translate_off
defparam \Program_Counter|PC_new[10]~38 .lut_mask = 16'hC30C;
defparam \Program_Counter|PC_new[10]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y30_N21
dffeas \Program_Counter|PC_new[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Program_Counter|PC_new[10]~38_combout ),
	.asdata(\AddrUnit|Adder_out[10]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(\Program_Counter|PC_new[15]~18_combout ),
	.ena(\Program_Counter|PC_new[15]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Program_Counter|PC_new [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Program_Counter|PC_new[10] .is_wysiwyg = "true";
defparam \Program_Counter|PC_new[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y30_N22
cycloneive_lcell_comb \Program_Counter|PC_new[11]~40 (
// Equation(s):
// \Program_Counter|PC_new[11]~40_combout  = (\Program_Counter|PC_new [11] & (!\Program_Counter|PC_new[10]~39 )) # (!\Program_Counter|PC_new [11] & ((\Program_Counter|PC_new[10]~39 ) # (GND)))
// \Program_Counter|PC_new[11]~41  = CARRY((!\Program_Counter|PC_new[10]~39 ) # (!\Program_Counter|PC_new [11]))

	.dataa(\Program_Counter|PC_new [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Program_Counter|PC_new[10]~39 ),
	.combout(\Program_Counter|PC_new[11]~40_combout ),
	.cout(\Program_Counter|PC_new[11]~41 ));
// synopsys translate_off
defparam \Program_Counter|PC_new[11]~40 .lut_mask = 16'h5A5F;
defparam \Program_Counter|PC_new[11]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y30_N23
dffeas \Program_Counter|PC_new[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Program_Counter|PC_new[11]~40_combout ),
	.asdata(\AddrUnit|Adder_out[11]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(\Program_Counter|PC_new[15]~18_combout ),
	.ena(\Program_Counter|PC_new[15]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Program_Counter|PC_new [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Program_Counter|PC_new[11] .is_wysiwyg = "true";
defparam \Program_Counter|PC_new[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y30_N25
dffeas \Program_Counter|PC_new[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Program_Counter|PC_new[12]~42_combout ),
	.asdata(\AddrUnit|Adder_out[12]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(\Program_Counter|PC_new[15]~18_combout ),
	.ena(\Program_Counter|PC_new[15]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Program_Counter|PC_new [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Program_Counter|PC_new[12] .is_wysiwyg = "true";
defparam \Program_Counter|PC_new[12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y7_N15
cycloneive_io_ibuf \S[12]~input (
	.i(S[12]),
	.ibar(gnd),
	.o(\S[12]~input_o ));
// synopsys translate_off
defparam \S[12]~input .bus_hold = "false";
defparam \S[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y7_N8
cycloneive_io_ibuf \Data[12]~input (
	.i(Data[12]),
	.ibar(gnd),
	.o(\Data[12]~input_o ));
// synopsys translate_off
defparam \Data[12]~input .bus_hold = "false";
defparam \Data[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X83_Y17_N13
dffeas \tr0|Data_read_buffer[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|Data_read_buffer [12]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|Data_read_buffer[12] .is_wysiwyg = "true";
defparam \tr0|Data_read_buffer[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y17_N12
cycloneive_lcell_comb \Memory_Data_Reg|MDR[12]~25 (
// Equation(s):
// \Memory_Data_Reg|MDR[12]~25_combout  = (\Memory_Data_Reg|MDR[0]~0_combout  & ((\memory_subsystem|Equal0~4_combout  & (\S[12]~input_o )) # (!\memory_subsystem|Equal0~4_combout  & ((\tr0|Data_read_buffer [12])))))

	.dataa(\S[12]~input_o ),
	.datab(\Memory_Data_Reg|MDR[0]~0_combout ),
	.datac(\tr0|Data_read_buffer [12]),
	.datad(\memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\Memory_Data_Reg|MDR[12]~25_combout ),
	.cout());
// synopsys translate_off
defparam \Memory_Data_Reg|MDR[12]~25 .lut_mask = 16'h88C0;
defparam \Memory_Data_Reg|MDR[12]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y33_N12
cycloneive_lcell_comb \Memory_Data_Reg|MDR[12]~26 (
// Equation(s):
// \Memory_Data_Reg|MDR[12]~26_combout  = (\Memory_Data_Reg|MDR[12]~25_combout ) # ((\Reset~input_o  & (!\state_controller|WideOr21~0_combout  & \Connectors|Datapath[12]~29_combout )))

	.dataa(\Reset~input_o ),
	.datab(\Memory_Data_Reg|MDR[12]~25_combout ),
	.datac(\state_controller|WideOr21~0_combout ),
	.datad(\Connectors|Datapath[12]~29_combout ),
	.cin(gnd),
	.combout(\Memory_Data_Reg|MDR[12]~26_combout ),
	.cout());
// synopsys translate_off
defparam \Memory_Data_Reg|MDR[12]~26 .lut_mask = 16'hCECC;
defparam \Memory_Data_Reg|MDR[12]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y33_N13
dffeas \Memory_Data_Reg|MDR_out[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Memory_Data_Reg|MDR[12]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Memory_Data_Reg|MDR_out[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Memory_Data_Reg|MDR_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Memory_Data_Reg|MDR_out[12] .is_wysiwyg = "true";
defparam \Memory_Data_Reg|MDR_out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y33_N18
cycloneive_lcell_comb \Connectors|Datapath[12]~28 (
// Equation(s):
// \Connectors|Datapath[12]~28_combout  = (\Connectors|Datapath[4]~1_combout  & (((\Connectors|Datapath[4]~3_combout )))) # (!\Connectors|Datapath[4]~1_combout  & ((\Connectors|Datapath[4]~3_combout  & ((\ALU_Unit|Add0~98_combout ))) # 
// (!\Connectors|Datapath[4]~3_combout  & (\Memory_Data_Reg|MDR_out [12]))))

	.dataa(\Memory_Data_Reg|MDR_out [12]),
	.datab(\Connectors|Datapath[4]~1_combout ),
	.datac(\Connectors|Datapath[4]~3_combout ),
	.datad(\ALU_Unit|Add0~98_combout ),
	.cin(gnd),
	.combout(\Connectors|Datapath[12]~28_combout ),
	.cout());
// synopsys translate_off
defparam \Connectors|Datapath[12]~28 .lut_mask = 16'hF2C2;
defparam \Connectors|Datapath[12]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y33_N0
cycloneive_lcell_comb \Connectors|Datapath[12]~29 (
// Equation(s):
// \Connectors|Datapath[12]~29_combout  = (\Connectors|Datapath[4]~1_combout  & ((\Connectors|Datapath[12]~28_combout  & (\Program_Counter|PC_new [12])) # (!\Connectors|Datapath[12]~28_combout  & ((\AddrUnit|Adder_out[12]~24_combout ))))) # 
// (!\Connectors|Datapath[4]~1_combout  & (((\Connectors|Datapath[12]~28_combout ))))

	.dataa(\Program_Counter|PC_new [12]),
	.datab(\Connectors|Datapath[4]~1_combout ),
	.datac(\AddrUnit|Adder_out[12]~24_combout ),
	.datad(\Connectors|Datapath[12]~28_combout ),
	.cin(gnd),
	.combout(\Connectors|Datapath[12]~29_combout ),
	.cout());
// synopsys translate_off
defparam \Connectors|Datapath[12]~29 .lut_mask = 16'hBBC0;
defparam \Connectors|Datapath[12]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y33_N4
cycloneive_lcell_comb \Memory_Addr_Reg|MAR[12]~0 (
// Equation(s):
// \Memory_Addr_Reg|MAR[12]~0_combout  = (\Reset~input_o  & \Connectors|Datapath[12]~29_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\Connectors|Datapath[12]~29_combout ),
	.cin(gnd),
	.combout(\Memory_Addr_Reg|MAR[12]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Memory_Addr_Reg|MAR[12]~0 .lut_mask = 16'hF000;
defparam \Memory_Addr_Reg|MAR[12]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y33_N5
dffeas \Instruction_Reg|IR[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Memory_Addr_Reg|MAR[12]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Instruction_Reg|IR[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Instruction_Reg|IR [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Instruction_Reg|IR[12] .is_wysiwyg = "true";
defparam \Instruction_Reg|IR[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y29_N14
cycloneive_lcell_comb \state_controller|Decoder0~2 (
// Equation(s):
// \state_controller|Decoder0~2_combout  = (\Instruction_Reg|IR [12] & (!\Instruction_Reg|IR [15] & (\Instruction_Reg|IR [13] & \Instruction_Reg|IR [14])))

	.dataa(\Instruction_Reg|IR [12]),
	.datab(\Instruction_Reg|IR [15]),
	.datac(\Instruction_Reg|IR [13]),
	.datad(\Instruction_Reg|IR [14]),
	.cin(gnd),
	.combout(\state_controller|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|Decoder0~2 .lut_mask = 16'h2000;
defparam \state_controller|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y29_N12
cycloneive_lcell_comb \state_controller|State~39 (
// Equation(s):
// \state_controller|State~39_combout  = (\Reset~input_o  & (\state_controller|Decoder0~2_combout  & \state_controller|State.S_32~q ))

	.dataa(gnd),
	.datab(\Reset~input_o ),
	.datac(\state_controller|Decoder0~2_combout ),
	.datad(\state_controller|State.S_32~q ),
	.cin(gnd),
	.combout(\state_controller|State~39_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|State~39 .lut_mask = 16'hC000;
defparam \state_controller|State~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y29_N22
cycloneive_lcell_comb \state_controller|State.S_07~feeder (
// Equation(s):
// \state_controller|State.S_07~feeder_combout  = \state_controller|State~39_combout 

	.dataa(\state_controller|State~39_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\state_controller|State.S_07~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|State.S_07~feeder .lut_mask = 16'hAAAA;
defparam \state_controller|State.S_07~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y29_N23
dffeas \state_controller|State.S_07 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\state_controller|State.S_07~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_controller|State.S_07~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_controller|State.S_07 .is_wysiwyg = "true";
defparam \state_controller|State.S_07 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y35_N26
cycloneive_lcell_comb \state_controller|WideOr24 (
// Equation(s):
// \state_controller|WideOr24~combout  = (\state_controller|State.S_07~q ) # ((\state_controller|State.S_23~q ) # (\state_controller|State.S_06~q ))

	.dataa(gnd),
	.datab(\state_controller|State.S_07~q ),
	.datac(\state_controller|State.S_23~q ),
	.datad(\state_controller|State.S_06~q ),
	.cin(gnd),
	.combout(\state_controller|WideOr24~combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|WideOr24 .lut_mask = 16'hFFFC;
defparam \state_controller|WideOr24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y35_N22
cycloneive_lcell_comb \Connectors|Datapath[4]~2 (
// Equation(s):
// \Connectors|Datapath[4]~2_combout  = (\ALU_Unit|Add0~34_combout  & (\state_controller|State.S_01~q  $ (((\state_controller|State.S_04~q ) # (\state_controller|State.S_18~q ))))) # (!\ALU_Unit|Add0~34_combout  & (((!\state_controller|State.S_04~q  & 
// !\state_controller|State.S_18~q ))))

	.dataa(\ALU_Unit|Add0~34_combout ),
	.datab(\state_controller|State.S_01~q ),
	.datac(\state_controller|State.S_04~q ),
	.datad(\state_controller|State.S_18~q ),
	.cin(gnd),
	.combout(\Connectors|Datapath[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Connectors|Datapath[4]~2 .lut_mask = 16'h222D;
defparam \Connectors|Datapath[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y35_N24
cycloneive_lcell_comb \Connectors|Datapath[4]~3 (
// Equation(s):
// \Connectors|Datapath[4]~3_combout  = (!\state_controller|WideOr24~combout  & (!\state_controller|State.S_27~q  & (\Connectors|Datapath[4]~2_combout  & !\state_controller|State.S_35~q )))

	.dataa(\state_controller|WideOr24~combout ),
	.datab(\state_controller|State.S_27~q ),
	.datac(\Connectors|Datapath[4]~2_combout ),
	.datad(\state_controller|State.S_35~q ),
	.cin(gnd),
	.combout(\Connectors|Datapath[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Connectors|Datapath[4]~3 .lut_mask = 16'h0010;
defparam \Connectors|Datapath[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y9_N22
cycloneive_io_ibuf \S[13]~input (
	.i(S[13]),
	.ibar(gnd),
	.o(\S[13]~input_o ));
// synopsys translate_off
defparam \S[13]~input .bus_hold = "false";
defparam \S[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N22
cycloneive_io_ibuf \Data[13]~input (
	.i(Data[13]),
	.ibar(gnd),
	.o(\Data[13]~input_o ));
// synopsys translate_off
defparam \Data[13]~input .bus_hold = "false";
defparam \Data[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X83_Y17_N23
dffeas \tr0|Data_read_buffer[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|Data_read_buffer [13]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|Data_read_buffer[13] .is_wysiwyg = "true";
defparam \tr0|Data_read_buffer[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y17_N22
cycloneive_lcell_comb \Memory_Data_Reg|MDR[13]~27 (
// Equation(s):
// \Memory_Data_Reg|MDR[13]~27_combout  = (\Memory_Data_Reg|MDR[0]~0_combout  & ((\memory_subsystem|Equal0~4_combout  & (\S[13]~input_o )) # (!\memory_subsystem|Equal0~4_combout  & ((\tr0|Data_read_buffer [13])))))

	.dataa(\Memory_Data_Reg|MDR[0]~0_combout ),
	.datab(\S[13]~input_o ),
	.datac(\tr0|Data_read_buffer [13]),
	.datad(\memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\Memory_Data_Reg|MDR[13]~27_combout ),
	.cout());
// synopsys translate_off
defparam \Memory_Data_Reg|MDR[13]~27 .lut_mask = 16'h88A0;
defparam \Memory_Data_Reg|MDR[13]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y32_N10
cycloneive_lcell_comb \Memory_Data_Reg|MDR[13]~28 (
// Equation(s):
// \Memory_Data_Reg|MDR[13]~28_combout  = (\Memory_Data_Reg|MDR[13]~27_combout ) # ((!\state_controller|WideOr21~0_combout  & (\Reset~input_o  & \Connectors|Datapath[13]~31_combout )))

	.dataa(\state_controller|WideOr21~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\Memory_Data_Reg|MDR[13]~27_combout ),
	.datad(\Connectors|Datapath[13]~31_combout ),
	.cin(gnd),
	.combout(\Memory_Data_Reg|MDR[13]~28_combout ),
	.cout());
// synopsys translate_off
defparam \Memory_Data_Reg|MDR[13]~28 .lut_mask = 16'hF4F0;
defparam \Memory_Data_Reg|MDR[13]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y32_N11
dffeas \Memory_Data_Reg|MDR_out[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Memory_Data_Reg|MDR[13]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Memory_Data_Reg|MDR_out[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Memory_Data_Reg|MDR_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Memory_Data_Reg|MDR_out[13] .is_wysiwyg = "true";
defparam \Memory_Data_Reg|MDR_out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y32_N30
cycloneive_lcell_comb \Connectors|Datapath[13]~30 (
// Equation(s):
// \Connectors|Datapath[13]~30_combout  = (\Connectors|Datapath[4]~1_combout  & (((\AddrUnit|Adder_out[13]~26_combout ) # (\Connectors|Datapath[4]~3_combout )))) # (!\Connectors|Datapath[4]~1_combout  & (\Memory_Data_Reg|MDR_out [13] & 
// ((!\Connectors|Datapath[4]~3_combout ))))

	.dataa(\Connectors|Datapath[4]~1_combout ),
	.datab(\Memory_Data_Reg|MDR_out [13]),
	.datac(\AddrUnit|Adder_out[13]~26_combout ),
	.datad(\Connectors|Datapath[4]~3_combout ),
	.cin(gnd),
	.combout(\Connectors|Datapath[13]~30_combout ),
	.cout());
// synopsys translate_off
defparam \Connectors|Datapath[13]~30 .lut_mask = 16'hAAE4;
defparam \Connectors|Datapath[13]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y32_N16
cycloneive_lcell_comb \Connectors|Datapath[13]~31 (
// Equation(s):
// \Connectors|Datapath[13]~31_combout  = (\Connectors|Datapath[4]~3_combout  & ((\Connectors|Datapath[13]~30_combout  & (\Program_Counter|PC_new [13])) # (!\Connectors|Datapath[13]~30_combout  & ((\ALU_Unit|Add0~77_combout ))))) # 
// (!\Connectors|Datapath[4]~3_combout  & (((\Connectors|Datapath[13]~30_combout ))))

	.dataa(\Connectors|Datapath[4]~3_combout ),
	.datab(\Program_Counter|PC_new [13]),
	.datac(\Connectors|Datapath[13]~30_combout ),
	.datad(\ALU_Unit|Add0~77_combout ),
	.cin(gnd),
	.combout(\Connectors|Datapath[13]~31_combout ),
	.cout());
// synopsys translate_off
defparam \Connectors|Datapath[13]~31 .lut_mask = 16'hDAD0;
defparam \Connectors|Datapath[13]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y29_N18
cycloneive_lcell_comb \Memory_Addr_Reg|MAR[13]~1 (
// Equation(s):
// \Memory_Addr_Reg|MAR[13]~1_combout  = (\Reset~input_o  & \Connectors|Datapath[13]~31_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\Connectors|Datapath[13]~31_combout ),
	.cin(gnd),
	.combout(\Memory_Addr_Reg|MAR[13]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Memory_Addr_Reg|MAR[13]~1 .lut_mask = 16'hF000;
defparam \Memory_Addr_Reg|MAR[13]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y29_N19
dffeas \Instruction_Reg|IR[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Memory_Addr_Reg|MAR[13]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Instruction_Reg|IR[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Instruction_Reg|IR [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Instruction_Reg|IR[13] .is_wysiwyg = "true";
defparam \Instruction_Reg|IR[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y33_N12
cycloneive_lcell_comb \state_controller|Decoder0~1 (
// Equation(s):
// \state_controller|Decoder0~1_combout  = (\Instruction_Reg|IR [13] & (!\Instruction_Reg|IR [12] & (\Instruction_Reg|IR [14] & !\Instruction_Reg|IR [15])))

	.dataa(\Instruction_Reg|IR [13]),
	.datab(\Instruction_Reg|IR [12]),
	.datac(\Instruction_Reg|IR [14]),
	.datad(\Instruction_Reg|IR [15]),
	.cin(gnd),
	.combout(\state_controller|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|Decoder0~1 .lut_mask = 16'h0020;
defparam \state_controller|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y32_N12
cycloneive_lcell_comb \state_controller|State~38 (
// Equation(s):
// \state_controller|State~38_combout  = (\Reset~input_o  & (\state_controller|Decoder0~1_combout  & \state_controller|State.S_32~q ))

	.dataa(gnd),
	.datab(\Reset~input_o ),
	.datac(\state_controller|Decoder0~1_combout ),
	.datad(\state_controller|State.S_32~q ),
	.cin(gnd),
	.combout(\state_controller|State~38_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|State~38 .lut_mask = 16'hC000;
defparam \state_controller|State~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y32_N13
dffeas \state_controller|State.S_06 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\state_controller|State~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_controller|State.S_06~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_controller|State.S_06 .is_wysiwyg = "true";
defparam \state_controller|State.S_06 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y35_N22
cycloneive_lcell_comb \state_controller|State~35 (
// Equation(s):
// \state_controller|State~35_combout  = (\Reset~input_o  & \state_controller|State.S_06~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\state_controller|State.S_06~q ),
	.cin(gnd),
	.combout(\state_controller|State~35_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|State~35 .lut_mask = 16'hF000;
defparam \state_controller|State~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y35_N23
dffeas \state_controller|State.S_25_1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\state_controller|State~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_controller|State.S_25_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_controller|State.S_25_1 .is_wysiwyg = "true";
defparam \state_controller|State.S_25_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y35_N6
cycloneive_lcell_comb \state_controller|State~33 (
// Equation(s):
// \state_controller|State~33_combout  = (\state_controller|State.S_25_1~q  & \Reset~input_o )

	.dataa(\state_controller|State.S_25_1~q ),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\state_controller|State~33_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|State~33 .lut_mask = 16'hA0A0;
defparam \state_controller|State~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y35_N7
dffeas \state_controller|State.S_25_2 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\state_controller|State~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_controller|State.S_25_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_controller|State.S_25_2 .is_wysiwyg = "true";
defparam \state_controller|State.S_25_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y35_N28
cycloneive_lcell_comb \state_controller|WideOr21~0 (
// Equation(s):
// \state_controller|WideOr21~0_combout  = (\state_controller|State.S_25_2~q ) # ((\state_controller|State.S_33_1~q ) # ((\state_controller|State.S_25_1~q ) # (\state_controller|State.S_33_2~q )))

	.dataa(\state_controller|State.S_25_2~q ),
	.datab(\state_controller|State.S_33_1~q ),
	.datac(\state_controller|State.S_25_1~q ),
	.datad(\state_controller|State.S_33_2~q ),
	.cin(gnd),
	.combout(\state_controller|WideOr21~0_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|WideOr21~0 .lut_mask = 16'hFFFE;
defparam \state_controller|WideOr21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y17_N1
cycloneive_io_ibuf \S[0]~input (
	.i(S[0]),
	.ibar(gnd),
	.o(\S[0]~input_o ));
// synopsys translate_off
defparam \S[0]~input .bus_hold = "false";
defparam \S[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N8
cycloneive_io_ibuf \Data[0]~input (
	.i(Data[0]),
	.ibar(gnd),
	.o(\Data[0]~input_o ));
// synopsys translate_off
defparam \Data[0]~input .bus_hold = "false";
defparam \Data[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X83_Y17_N17
dffeas \tr0|Data_read_buffer[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|Data_read_buffer [0]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|Data_read_buffer[0] .is_wysiwyg = "true";
defparam \tr0|Data_read_buffer[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y17_N16
cycloneive_lcell_comb \Memory_Data_Reg|MDR[0]~1 (
// Equation(s):
// \Memory_Data_Reg|MDR[0]~1_combout  = (\Memory_Data_Reg|MDR[0]~0_combout  & ((\memory_subsystem|Equal0~4_combout  & (\S[0]~input_o )) # (!\memory_subsystem|Equal0~4_combout  & ((\tr0|Data_read_buffer [0])))))

	.dataa(\Memory_Data_Reg|MDR[0]~0_combout ),
	.datab(\S[0]~input_o ),
	.datac(\tr0|Data_read_buffer [0]),
	.datad(\memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\Memory_Data_Reg|MDR[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Memory_Data_Reg|MDR[0]~1 .lut_mask = 16'h88A0;
defparam \Memory_Data_Reg|MDR[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y32_N28
cycloneive_lcell_comb \Memory_Data_Reg|MDR[0]~2 (
// Equation(s):
// \Memory_Data_Reg|MDR[0]~2_combout  = (\Memory_Data_Reg|MDR[0]~1_combout ) # ((!\state_controller|WideOr21~0_combout  & (\Reset~input_o  & \Connectors|Datapath[0]~5_combout )))

	.dataa(\state_controller|WideOr21~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\Memory_Data_Reg|MDR[0]~1_combout ),
	.datad(\Connectors|Datapath[0]~5_combout ),
	.cin(gnd),
	.combout(\Memory_Data_Reg|MDR[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Memory_Data_Reg|MDR[0]~2 .lut_mask = 16'hF4F0;
defparam \Memory_Data_Reg|MDR[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y32_N29
dffeas \Memory_Data_Reg|MDR_out[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Memory_Data_Reg|MDR[0]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Memory_Data_Reg|MDR_out[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Memory_Data_Reg|MDR_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Memory_Data_Reg|MDR_out[0] .is_wysiwyg = "true";
defparam \Memory_Data_Reg|MDR_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N20
cycloneive_lcell_comb \tr0|Data_write_buffer[0]~feeder (
// Equation(s):
// \tr0|Data_write_buffer[0]~feeder_combout  = \Memory_Data_Reg|MDR_out [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\Memory_Data_Reg|MDR_out [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\tr0|Data_write_buffer[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tr0|Data_write_buffer[0]~feeder .lut_mask = 16'hF0F0;
defparam \tr0|Data_write_buffer[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N21
dffeas \tr0|Data_write_buffer[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\tr0|Data_write_buffer[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|Data_write_buffer [0]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|Data_write_buffer[0] .is_wysiwyg = "true";
defparam \tr0|Data_write_buffer[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N16
cycloneive_lcell_comb \state_controller|Mem_WE~0 (
// Equation(s):
// \state_controller|Mem_WE~0_combout  = (\state_controller|State.S_16_1~q ) # (\state_controller|State.S_16_2~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\state_controller|State.S_16_1~q ),
	.datad(\state_controller|State.S_16_2~q ),
	.cin(gnd),
	.combout(\state_controller|Mem_WE~0_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|Mem_WE~0 .lut_mask = 16'hFFF0;
defparam \state_controller|Mem_WE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N24
cycloneive_lcell_comb \tr0|Data_write_buffer[1]~feeder (
// Equation(s):
// \tr0|Data_write_buffer[1]~feeder_combout  = \Memory_Data_Reg|MDR_out [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Memory_Data_Reg|MDR_out [1]),
	.cin(gnd),
	.combout(\tr0|Data_write_buffer[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tr0|Data_write_buffer[1]~feeder .lut_mask = 16'hFF00;
defparam \tr0|Data_write_buffer[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y30_N25
dffeas \tr0|Data_write_buffer[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\tr0|Data_write_buffer[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|Data_write_buffer [1]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|Data_write_buffer[1] .is_wysiwyg = "true";
defparam \tr0|Data_write_buffer[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N28
cycloneive_lcell_comb \tr0|Data_write_buffer[2]~feeder (
// Equation(s):
// \tr0|Data_write_buffer[2]~feeder_combout  = \Memory_Data_Reg|MDR_out [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Memory_Data_Reg|MDR_out [2]),
	.cin(gnd),
	.combout(\tr0|Data_write_buffer[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tr0|Data_write_buffer[2]~feeder .lut_mask = 16'hFF00;
defparam \tr0|Data_write_buffer[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y28_N29
dffeas \tr0|Data_write_buffer[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\tr0|Data_write_buffer[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|Data_write_buffer [2]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|Data_write_buffer[2] .is_wysiwyg = "true";
defparam \tr0|Data_write_buffer[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y32_N4
cycloneive_lcell_comb \tr0|Data_write_buffer[3]~feeder (
// Equation(s):
// \tr0|Data_write_buffer[3]~feeder_combout  = \Memory_Data_Reg|MDR_out [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Memory_Data_Reg|MDR_out [3]),
	.cin(gnd),
	.combout(\tr0|Data_write_buffer[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tr0|Data_write_buffer[3]~feeder .lut_mask = 16'hFF00;
defparam \tr0|Data_write_buffer[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y32_N5
dffeas \tr0|Data_write_buffer[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\tr0|Data_write_buffer[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|Data_write_buffer [3]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|Data_write_buffer[3] .is_wysiwyg = "true";
defparam \tr0|Data_write_buffer[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y17_N24
cycloneive_lcell_comb \tr0|Data_write_buffer[4]~feeder (
// Equation(s):
// \tr0|Data_write_buffer[4]~feeder_combout  = \Memory_Data_Reg|MDR_out [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Memory_Data_Reg|MDR_out [4]),
	.cin(gnd),
	.combout(\tr0|Data_write_buffer[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tr0|Data_write_buffer[4]~feeder .lut_mask = 16'hFF00;
defparam \tr0|Data_write_buffer[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y17_N25
dffeas \tr0|Data_write_buffer[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\tr0|Data_write_buffer[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|Data_write_buffer [4]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|Data_write_buffer[4] .is_wysiwyg = "true";
defparam \tr0|Data_write_buffer[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y17_N24
cycloneive_lcell_comb \tr0|Data_write_buffer[5]~feeder (
// Equation(s):
// \tr0|Data_write_buffer[5]~feeder_combout  = \Memory_Data_Reg|MDR_out [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Memory_Data_Reg|MDR_out [5]),
	.cin(gnd),
	.combout(\tr0|Data_write_buffer[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tr0|Data_write_buffer[5]~feeder .lut_mask = 16'hFF00;
defparam \tr0|Data_write_buffer[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y17_N25
dffeas \tr0|Data_write_buffer[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\tr0|Data_write_buffer[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|Data_write_buffer [5]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|Data_write_buffer[5] .is_wysiwyg = "true";
defparam \tr0|Data_write_buffer[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y28_N12
cycloneive_lcell_comb \tr0|Data_write_buffer[6]~feeder (
// Equation(s):
// \tr0|Data_write_buffer[6]~feeder_combout  = \Memory_Data_Reg|MDR_out [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Memory_Data_Reg|MDR_out [6]),
	.cin(gnd),
	.combout(\tr0|Data_write_buffer[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tr0|Data_write_buffer[6]~feeder .lut_mask = 16'hFF00;
defparam \tr0|Data_write_buffer[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y28_N13
dffeas \tr0|Data_write_buffer[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\tr0|Data_write_buffer[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|Data_write_buffer [6]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|Data_write_buffer[6] .is_wysiwyg = "true";
defparam \tr0|Data_write_buffer[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y7_N24
cycloneive_lcell_comb \tr0|Data_write_buffer[7]~feeder (
// Equation(s):
// \tr0|Data_write_buffer[7]~feeder_combout  = \Memory_Data_Reg|MDR_out [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Memory_Data_Reg|MDR_out [7]),
	.cin(gnd),
	.combout(\tr0|Data_write_buffer[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tr0|Data_write_buffer[7]~feeder .lut_mask = 16'hFF00;
defparam \tr0|Data_write_buffer[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y7_N25
dffeas \tr0|Data_write_buffer[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\tr0|Data_write_buffer[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|Data_write_buffer [7]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|Data_write_buffer[7] .is_wysiwyg = "true";
defparam \tr0|Data_write_buffer[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N12
cycloneive_lcell_comb \tr0|Data_write_buffer[8]~feeder (
// Equation(s):
// \tr0|Data_write_buffer[8]~feeder_combout  = \Memory_Data_Reg|MDR_out [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(\Memory_Data_Reg|MDR_out [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\tr0|Data_write_buffer[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tr0|Data_write_buffer[8]~feeder .lut_mask = 16'hF0F0;
defparam \tr0|Data_write_buffer[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y28_N13
dffeas \tr0|Data_write_buffer[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\tr0|Data_write_buffer[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|Data_write_buffer [8]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|Data_write_buffer[8] .is_wysiwyg = "true";
defparam \tr0|Data_write_buffer[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y30_N5
dffeas \tr0|Data_write_buffer[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Memory_Data_Reg|MDR_out [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|Data_write_buffer [9]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|Data_write_buffer[9] .is_wysiwyg = "true";
defparam \tr0|Data_write_buffer[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N22
cycloneive_lcell_comb \tr0|Data_write_buffer[10]~feeder (
// Equation(s):
// \tr0|Data_write_buffer[10]~feeder_combout  = \Memory_Data_Reg|MDR_out [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Memory_Data_Reg|MDR_out [10]),
	.cin(gnd),
	.combout(\tr0|Data_write_buffer[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tr0|Data_write_buffer[10]~feeder .lut_mask = 16'hFF00;
defparam \tr0|Data_write_buffer[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y28_N23
dffeas \tr0|Data_write_buffer[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\tr0|Data_write_buffer[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|Data_write_buffer [10]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|Data_write_buffer[10] .is_wysiwyg = "true";
defparam \tr0|Data_write_buffer[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N0
cycloneive_lcell_comb \tr0|Data_write_buffer[11]~feeder (
// Equation(s):
// \tr0|Data_write_buffer[11]~feeder_combout  = \Memory_Data_Reg|MDR_out [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Memory_Data_Reg|MDR_out [11]),
	.cin(gnd),
	.combout(\tr0|Data_write_buffer[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tr0|Data_write_buffer[11]~feeder .lut_mask = 16'hFF00;
defparam \tr0|Data_write_buffer[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y28_N1
dffeas \tr0|Data_write_buffer[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\tr0|Data_write_buffer[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|Data_write_buffer [11]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|Data_write_buffer[11] .is_wysiwyg = "true";
defparam \tr0|Data_write_buffer[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y33_N4
cycloneive_lcell_comb \tr0|Data_write_buffer[12]~feeder (
// Equation(s):
// \tr0|Data_write_buffer[12]~feeder_combout  = \Memory_Data_Reg|MDR_out [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Memory_Data_Reg|MDR_out [12]),
	.cin(gnd),
	.combout(\tr0|Data_write_buffer[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tr0|Data_write_buffer[12]~feeder .lut_mask = 16'hFF00;
defparam \tr0|Data_write_buffer[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y33_N5
dffeas \tr0|Data_write_buffer[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\tr0|Data_write_buffer[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|Data_write_buffer [12]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|Data_write_buffer[12] .is_wysiwyg = "true";
defparam \tr0|Data_write_buffer[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y17_N20
cycloneive_lcell_comb \tr0|Data_write_buffer[13]~feeder (
// Equation(s):
// \tr0|Data_write_buffer[13]~feeder_combout  = \Memory_Data_Reg|MDR_out [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Memory_Data_Reg|MDR_out [13]),
	.cin(gnd),
	.combout(\tr0|Data_write_buffer[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tr0|Data_write_buffer[13]~feeder .lut_mask = 16'hFF00;
defparam \tr0|Data_write_buffer[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y17_N21
dffeas \tr0|Data_write_buffer[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\tr0|Data_write_buffer[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|Data_write_buffer [13]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|Data_write_buffer[13] .is_wysiwyg = "true";
defparam \tr0|Data_write_buffer[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y33_N31
dffeas \tr0|Data_write_buffer[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Memory_Data_Reg|MDR_out [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|Data_write_buffer [14]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|Data_write_buffer[14] .is_wysiwyg = "true";
defparam \tr0|Data_write_buffer[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y17_N30
cycloneive_lcell_comb \tr0|Data_write_buffer[15]~feeder (
// Equation(s):
// \tr0|Data_write_buffer[15]~feeder_combout  = \Memory_Data_Reg|MDR_out [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Memory_Data_Reg|MDR_out [15]),
	.cin(gnd),
	.combout(\tr0|Data_write_buffer[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tr0|Data_write_buffer[15]~feeder .lut_mask = 16'hFF00;
defparam \tr0|Data_write_buffer[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y17_N31
dffeas \tr0|Data_write_buffer[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\tr0|Data_write_buffer[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|Data_write_buffer [15]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|Data_write_buffer[15] .is_wysiwyg = "true";
defparam \tr0|Data_write_buffer[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y34_N16
cycloneive_lcell_comb \LEDs|LED[0]~0 (
// Equation(s):
// \LEDs|LED[0]~0_combout  = (\Instruction_Reg|IR [0] & ((\state_controller|State.PauseIR2~q ) # (\state_controller|State.PauseIR1~q )))

	.dataa(\state_controller|State.PauseIR2~q ),
	.datab(gnd),
	.datac(\Instruction_Reg|IR [0]),
	.datad(\state_controller|State.PauseIR1~q ),
	.cin(gnd),
	.combout(\LEDs|LED[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \LEDs|LED[0]~0 .lut_mask = 16'hF0A0;
defparam \LEDs|LED[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y34_N26
cycloneive_lcell_comb \LEDs|LED[1]~1 (
// Equation(s):
// \LEDs|LED[1]~1_combout  = (\Instruction_Reg|IR [1] & ((\state_controller|State.PauseIR1~q ) # (\state_controller|State.PauseIR2~q )))

	.dataa(\Instruction_Reg|IR [1]),
	.datab(\state_controller|State.PauseIR1~q ),
	.datac(gnd),
	.datad(\state_controller|State.PauseIR2~q ),
	.cin(gnd),
	.combout(\LEDs|LED[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \LEDs|LED[1]~1 .lut_mask = 16'hAA88;
defparam \LEDs|LED[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y34_N24
cycloneive_lcell_comb \LEDs|LED[2]~2 (
// Equation(s):
// \LEDs|LED[2]~2_combout  = (\Instruction_Reg|IR [2] & ((\state_controller|State.PauseIR2~q ) # (\state_controller|State.PauseIR1~q )))

	.dataa(\state_controller|State.PauseIR2~q ),
	.datab(\state_controller|State.PauseIR1~q ),
	.datac(gnd),
	.datad(\Instruction_Reg|IR [2]),
	.cin(gnd),
	.combout(\LEDs|LED[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \LEDs|LED[2]~2 .lut_mask = 16'hEE00;
defparam \LEDs|LED[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y34_N30
cycloneive_lcell_comb \LEDs|LED[3]~3 (
// Equation(s):
// \LEDs|LED[3]~3_combout  = (\Instruction_Reg|IR [3] & ((\state_controller|State.PauseIR2~q ) # (\state_controller|State.PauseIR1~q )))

	.dataa(\state_controller|State.PauseIR2~q ),
	.datab(gnd),
	.datac(\Instruction_Reg|IR [3]),
	.datad(\state_controller|State.PauseIR1~q ),
	.cin(gnd),
	.combout(\LEDs|LED[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \LEDs|LED[3]~3 .lut_mask = 16'hF0A0;
defparam \LEDs|LED[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y33_N28
cycloneive_lcell_comb \LEDs|LED[4]~4 (
// Equation(s):
// \LEDs|LED[4]~4_combout  = (\Instruction_Reg|IR [4] & ((\state_controller|State.PauseIR2~q ) # (\state_controller|State.PauseIR1~q )))

	.dataa(gnd),
	.datab(\state_controller|State.PauseIR2~q ),
	.datac(\Instruction_Reg|IR [4]),
	.datad(\state_controller|State.PauseIR1~q ),
	.cin(gnd),
	.combout(\LEDs|LED[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \LEDs|LED[4]~4 .lut_mask = 16'hF0C0;
defparam \LEDs|LED[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y34_N20
cycloneive_lcell_comb \LEDs|LED[5]~5 (
// Equation(s):
// \LEDs|LED[5]~5_combout  = (\Instruction_Reg|IR [5] & ((\state_controller|State.PauseIR2~q ) # (\state_controller|State.PauseIR1~q )))

	.dataa(\state_controller|State.PauseIR2~q ),
	.datab(gnd),
	.datac(\Instruction_Reg|IR [5]),
	.datad(\state_controller|State.PauseIR1~q ),
	.cin(gnd),
	.combout(\LEDs|LED[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \LEDs|LED[5]~5 .lut_mask = 16'hF0A0;
defparam \LEDs|LED[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y32_N0
cycloneive_lcell_comb \LEDs|LED[6]~6 (
// Equation(s):
// \LEDs|LED[6]~6_combout  = (\Instruction_Reg|IR [6] & ((\state_controller|State.PauseIR1~q ) # (\state_controller|State.PauseIR2~q )))

	.dataa(\state_controller|State.PauseIR1~q ),
	.datab(\Instruction_Reg|IR [6]),
	.datac(gnd),
	.datad(\state_controller|State.PauseIR2~q ),
	.cin(gnd),
	.combout(\LEDs|LED[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \LEDs|LED[6]~6 .lut_mask = 16'hCC88;
defparam \LEDs|LED[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y35_N4
cycloneive_lcell_comb \LEDs|LED[7]~7 (
// Equation(s):
// \LEDs|LED[7]~7_combout  = (\Instruction_Reg|IR [7] & ((\state_controller|State.PauseIR1~q ) # (\state_controller|State.PauseIR2~q )))

	.dataa(\state_controller|State.PauseIR1~q ),
	.datab(gnd),
	.datac(\Instruction_Reg|IR [7]),
	.datad(\state_controller|State.PauseIR2~q ),
	.cin(gnd),
	.combout(\LEDs|LED[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \LEDs|LED[7]~7 .lut_mask = 16'hF0A0;
defparam \LEDs|LED[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y33_N26
cycloneive_lcell_comb \LEDs|LED[8]~8 (
// Equation(s):
// \LEDs|LED[8]~8_combout  = (\Instruction_Reg|IR [8] & ((\state_controller|State.PauseIR2~q ) # (\state_controller|State.PauseIR1~q )))

	.dataa(\state_controller|State.PauseIR2~q ),
	.datab(\state_controller|State.PauseIR1~q ),
	.datac(gnd),
	.datad(\Instruction_Reg|IR [8]),
	.cin(gnd),
	.combout(\LEDs|LED[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \LEDs|LED[8]~8 .lut_mask = 16'hEE00;
defparam \LEDs|LED[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y35_N18
cycloneive_lcell_comb \LEDs|LED[9]~9 (
// Equation(s):
// \LEDs|LED[9]~9_combout  = (\Instruction_Reg|IR [9] & ((\state_controller|State.PauseIR1~q ) # (\state_controller|State.PauseIR2~q )))

	.dataa(\state_controller|State.PauseIR1~q ),
	.datab(gnd),
	.datac(\Instruction_Reg|IR [9]),
	.datad(\state_controller|State.PauseIR2~q ),
	.cin(gnd),
	.combout(\LEDs|LED[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \LEDs|LED[9]~9 .lut_mask = 16'hF0A0;
defparam \LEDs|LED[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y35_N8
cycloneive_lcell_comb \LEDs|LED[10]~10 (
// Equation(s):
// \LEDs|LED[10]~10_combout  = (\Instruction_Reg|IR [10] & ((\state_controller|State.PauseIR2~q ) # (\state_controller|State.PauseIR1~q )))

	.dataa(\state_controller|State.PauseIR2~q ),
	.datab(gnd),
	.datac(\Instruction_Reg|IR [10]),
	.datad(\state_controller|State.PauseIR1~q ),
	.cin(gnd),
	.combout(\LEDs|LED[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \LEDs|LED[10]~10 .lut_mask = 16'hF0A0;
defparam \LEDs|LED[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y35_N10
cycloneive_lcell_comb \LEDs|LED[11]~11 (
// Equation(s):
// \LEDs|LED[11]~11_combout  = (\Instruction_Reg|IR [11] & ((\state_controller|State.PauseIR1~q ) # (\state_controller|State.PauseIR2~q )))

	.dataa(\state_controller|State.PauseIR1~q ),
	.datab(\Instruction_Reg|IR [11]),
	.datac(gnd),
	.datad(\state_controller|State.PauseIR2~q ),
	.cin(gnd),
	.combout(\LEDs|LED[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \LEDs|LED[11]~11 .lut_mask = 16'hCC88;
defparam \LEDs|LED[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y35_N10
cycloneive_lcell_comb \memory_subsystem|hex_data~2 (
// Equation(s):
// \memory_subsystem|hex_data~2_combout  = (\Reset~input_o  & \Memory_Data_Reg|MDR_out [1])

	.dataa(gnd),
	.datab(\Reset~input_o ),
	.datac(gnd),
	.datad(\Memory_Data_Reg|MDR_out [1]),
	.cin(gnd),
	.combout(\memory_subsystem|hex_data~2_combout ),
	.cout());
// synopsys translate_off
defparam \memory_subsystem|hex_data~2 .lut_mask = 16'hCC00;
defparam \memory_subsystem|hex_data~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y28_N8
cycloneive_lcell_comb \memory_subsystem|hex_data[10]~1 (
// Equation(s):
// \memory_subsystem|hex_data[10]~1_combout  = ((\memory_subsystem|Equal0~4_combout  & ((\state_controller|State.S_16_1~q ) # (\state_controller|State.S_16_2~q )))) # (!\Reset~input_o )

	.dataa(\Reset~input_o ),
	.datab(\state_controller|State.S_16_1~q ),
	.datac(\state_controller|State.S_16_2~q ),
	.datad(\memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\memory_subsystem|hex_data[10]~1_combout ),
	.cout());
// synopsys translate_off
defparam \memory_subsystem|hex_data[10]~1 .lut_mask = 16'hFD55;
defparam \memory_subsystem|hex_data[10]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y35_N11
dffeas \memory_subsystem|hex_data[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\memory_subsystem|hex_data~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory_subsystem|hex_data[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory_subsystem|hex_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_subsystem|hex_data[1] .is_wysiwyg = "true";
defparam \memory_subsystem|hex_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y35_N20
cycloneive_lcell_comb \memory_subsystem|hex_data~3 (
// Equation(s):
// \memory_subsystem|hex_data~3_combout  = (\Memory_Data_Reg|MDR_out [2] & \Reset~input_o )

	.dataa(gnd),
	.datab(\Memory_Data_Reg|MDR_out [2]),
	.datac(\Reset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory_subsystem|hex_data~3_combout ),
	.cout());
// synopsys translate_off
defparam \memory_subsystem|hex_data~3 .lut_mask = 16'hC0C0;
defparam \memory_subsystem|hex_data~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y35_N21
dffeas \memory_subsystem|hex_data[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\memory_subsystem|hex_data~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory_subsystem|hex_data[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory_subsystem|hex_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_subsystem|hex_data[2] .is_wysiwyg = "true";
defparam \memory_subsystem|hex_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y35_N26
cycloneive_lcell_comb \memory_subsystem|hex_data~4 (
// Equation(s):
// \memory_subsystem|hex_data~4_combout  = (\Reset~input_o  & \Memory_Data_Reg|MDR_out [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\Memory_Data_Reg|MDR_out [3]),
	.cin(gnd),
	.combout(\memory_subsystem|hex_data~4_combout ),
	.cout());
// synopsys translate_off
defparam \memory_subsystem|hex_data~4 .lut_mask = 16'hF000;
defparam \memory_subsystem|hex_data~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y35_N27
dffeas \memory_subsystem|hex_data[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\memory_subsystem|hex_data~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory_subsystem|hex_data[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory_subsystem|hex_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_subsystem|hex_data[3] .is_wysiwyg = "true";
defparam \memory_subsystem|hex_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y35_N28
cycloneive_lcell_comb \memory_subsystem|hex_data~0 (
// Equation(s):
// \memory_subsystem|hex_data~0_combout  = (\Memory_Data_Reg|MDR_out [0] & \Reset~input_o )

	.dataa(\Memory_Data_Reg|MDR_out [0]),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory_subsystem|hex_data~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory_subsystem|hex_data~0 .lut_mask = 16'hA0A0;
defparam \memory_subsystem|hex_data~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y35_N29
dffeas \memory_subsystem|hex_data[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\memory_subsystem|hex_data~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory_subsystem|hex_data[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory_subsystem|hex_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_subsystem|hex_data[0] .is_wysiwyg = "true";
defparam \memory_subsystem|hex_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y35_N12
cycloneive_lcell_comb \hex_driver0|WideOr6~0 (
// Equation(s):
// \hex_driver0|WideOr6~0_combout  = (\memory_subsystem|hex_data [2] & (!\memory_subsystem|hex_data [1] & (\memory_subsystem|hex_data [3] $ (!\memory_subsystem|hex_data [0])))) # (!\memory_subsystem|hex_data [2] & (\memory_subsystem|hex_data [0] & 
// (\memory_subsystem|hex_data [1] $ (!\memory_subsystem|hex_data [3]))))

	.dataa(\memory_subsystem|hex_data [1]),
	.datab(\memory_subsystem|hex_data [2]),
	.datac(\memory_subsystem|hex_data [3]),
	.datad(\memory_subsystem|hex_data [0]),
	.cin(gnd),
	.combout(\hex_driver0|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver0|WideOr6~0 .lut_mask = 16'h6104;
defparam \hex_driver0|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y35_N22
cycloneive_lcell_comb \hex_driver0|WideOr5~0 (
// Equation(s):
// \hex_driver0|WideOr5~0_combout  = (\memory_subsystem|hex_data [1] & ((\memory_subsystem|hex_data [0] & ((\memory_subsystem|hex_data [3]))) # (!\memory_subsystem|hex_data [0] & (\memory_subsystem|hex_data [2])))) # (!\memory_subsystem|hex_data [1] & 
// (\memory_subsystem|hex_data [2] & (\memory_subsystem|hex_data [3] $ (\memory_subsystem|hex_data [0]))))

	.dataa(\memory_subsystem|hex_data [1]),
	.datab(\memory_subsystem|hex_data [2]),
	.datac(\memory_subsystem|hex_data [3]),
	.datad(\memory_subsystem|hex_data [0]),
	.cin(gnd),
	.combout(\hex_driver0|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver0|WideOr5~0 .lut_mask = 16'hA4C8;
defparam \hex_driver0|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y35_N24
cycloneive_lcell_comb \hex_driver0|WideOr4~0 (
// Equation(s):
// \hex_driver0|WideOr4~0_combout  = (\memory_subsystem|hex_data [2] & (\memory_subsystem|hex_data [3] & ((\memory_subsystem|hex_data [1]) # (!\memory_subsystem|hex_data [0])))) # (!\memory_subsystem|hex_data [2] & (\memory_subsystem|hex_data [1] & 
// (!\memory_subsystem|hex_data [3] & !\memory_subsystem|hex_data [0])))

	.dataa(\memory_subsystem|hex_data [1]),
	.datab(\memory_subsystem|hex_data [2]),
	.datac(\memory_subsystem|hex_data [3]),
	.datad(\memory_subsystem|hex_data [0]),
	.cin(gnd),
	.combout(\hex_driver0|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver0|WideOr4~0 .lut_mask = 16'h80C2;
defparam \hex_driver0|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y35_N18
cycloneive_lcell_comb \hex_driver0|WideOr3~0 (
// Equation(s):
// \hex_driver0|WideOr3~0_combout  = (\memory_subsystem|hex_data [1] & ((\memory_subsystem|hex_data [2] & ((\memory_subsystem|hex_data [0]))) # (!\memory_subsystem|hex_data [2] & (\memory_subsystem|hex_data [3] & !\memory_subsystem|hex_data [0])))) # 
// (!\memory_subsystem|hex_data [1] & (!\memory_subsystem|hex_data [3] & (\memory_subsystem|hex_data [2] $ (\memory_subsystem|hex_data [0]))))

	.dataa(\memory_subsystem|hex_data [1]),
	.datab(\memory_subsystem|hex_data [2]),
	.datac(\memory_subsystem|hex_data [3]),
	.datad(\memory_subsystem|hex_data [0]),
	.cin(gnd),
	.combout(\hex_driver0|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver0|WideOr3~0 .lut_mask = 16'h8924;
defparam \hex_driver0|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y35_N16
cycloneive_lcell_comb \hex_driver0|WideOr2~0 (
// Equation(s):
// \hex_driver0|WideOr2~0_combout  = (\memory_subsystem|hex_data [1] & (((!\memory_subsystem|hex_data [3] & \memory_subsystem|hex_data [0])))) # (!\memory_subsystem|hex_data [1] & ((\memory_subsystem|hex_data [2] & (!\memory_subsystem|hex_data [3])) # 
// (!\memory_subsystem|hex_data [2] & ((\memory_subsystem|hex_data [0])))))

	.dataa(\memory_subsystem|hex_data [1]),
	.datab(\memory_subsystem|hex_data [2]),
	.datac(\memory_subsystem|hex_data [3]),
	.datad(\memory_subsystem|hex_data [0]),
	.cin(gnd),
	.combout(\hex_driver0|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver0|WideOr2~0 .lut_mask = 16'h1F04;
defparam \hex_driver0|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y35_N14
cycloneive_lcell_comb \hex_driver0|WideOr1~0 (
// Equation(s):
// \hex_driver0|WideOr1~0_combout  = (\memory_subsystem|hex_data [1] & (!\memory_subsystem|hex_data [3] & ((\memory_subsystem|hex_data [0]) # (!\memory_subsystem|hex_data [2])))) # (!\memory_subsystem|hex_data [1] & (\memory_subsystem|hex_data [0] & 
// (\memory_subsystem|hex_data [2] $ (!\memory_subsystem|hex_data [3]))))

	.dataa(\memory_subsystem|hex_data [1]),
	.datab(\memory_subsystem|hex_data [2]),
	.datac(\memory_subsystem|hex_data [3]),
	.datad(\memory_subsystem|hex_data [0]),
	.cin(gnd),
	.combout(\hex_driver0|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver0|WideOr1~0 .lut_mask = 16'h4B02;
defparam \hex_driver0|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y35_N4
cycloneive_lcell_comb \hex_driver0|WideOr0~0 (
// Equation(s):
// \hex_driver0|WideOr0~0_combout  = (\memory_subsystem|hex_data [0] & ((\memory_subsystem|hex_data [3]) # (\memory_subsystem|hex_data [1] $ (\memory_subsystem|hex_data [2])))) # (!\memory_subsystem|hex_data [0] & ((\memory_subsystem|hex_data [1]) # 
// (\memory_subsystem|hex_data [2] $ (\memory_subsystem|hex_data [3]))))

	.dataa(\memory_subsystem|hex_data [1]),
	.datab(\memory_subsystem|hex_data [2]),
	.datac(\memory_subsystem|hex_data [3]),
	.datad(\memory_subsystem|hex_data [0]),
	.cin(gnd),
	.combout(\hex_driver0|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver0|WideOr0~0 .lut_mask = 16'hF6BE;
defparam \hex_driver0|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y28_N10
cycloneive_lcell_comb \memory_subsystem|hex_data~8 (
// Equation(s):
// \memory_subsystem|hex_data~8_combout  = (\Memory_Data_Reg|MDR_out [7] & \Reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Memory_Data_Reg|MDR_out [7]),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\memory_subsystem|hex_data~8_combout ),
	.cout());
// synopsys translate_off
defparam \memory_subsystem|hex_data~8 .lut_mask = 16'hF000;
defparam \memory_subsystem|hex_data~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y28_N11
dffeas \memory_subsystem|hex_data[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\memory_subsystem|hex_data~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory_subsystem|hex_data[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory_subsystem|hex_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_subsystem|hex_data[7] .is_wysiwyg = "true";
defparam \memory_subsystem|hex_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y28_N24
cycloneive_lcell_comb \memory_subsystem|hex_data~5 (
// Equation(s):
// \memory_subsystem|hex_data~5_combout  = (\Memory_Data_Reg|MDR_out [4] & \Reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Memory_Data_Reg|MDR_out [4]),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\memory_subsystem|hex_data~5_combout ),
	.cout());
// synopsys translate_off
defparam \memory_subsystem|hex_data~5 .lut_mask = 16'hF000;
defparam \memory_subsystem|hex_data~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y28_N25
dffeas \memory_subsystem|hex_data[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\memory_subsystem|hex_data~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory_subsystem|hex_data[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory_subsystem|hex_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_subsystem|hex_data[4] .is_wysiwyg = "true";
defparam \memory_subsystem|hex_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y28_N28
cycloneive_lcell_comb \memory_subsystem|hex_data~7 (
// Equation(s):
// \memory_subsystem|hex_data~7_combout  = (\Memory_Data_Reg|MDR_out [6] & \Reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Memory_Data_Reg|MDR_out [6]),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\memory_subsystem|hex_data~7_combout ),
	.cout());
// synopsys translate_off
defparam \memory_subsystem|hex_data~7 .lut_mask = 16'hF000;
defparam \memory_subsystem|hex_data~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y28_N29
dffeas \memory_subsystem|hex_data[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\memory_subsystem|hex_data~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory_subsystem|hex_data[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory_subsystem|hex_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_subsystem|hex_data[6] .is_wysiwyg = "true";
defparam \memory_subsystem|hex_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y28_N18
cycloneive_lcell_comb \memory_subsystem|hex_data~6 (
// Equation(s):
// \memory_subsystem|hex_data~6_combout  = (\Memory_Data_Reg|MDR_out [5] & \Reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Memory_Data_Reg|MDR_out [5]),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\memory_subsystem|hex_data~6_combout ),
	.cout());
// synopsys translate_off
defparam \memory_subsystem|hex_data~6 .lut_mask = 16'hF000;
defparam \memory_subsystem|hex_data~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y28_N19
dffeas \memory_subsystem|hex_data[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\memory_subsystem|hex_data~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory_subsystem|hex_data[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory_subsystem|hex_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_subsystem|hex_data[5] .is_wysiwyg = "true";
defparam \memory_subsystem|hex_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y28_N0
cycloneive_lcell_comb \hex_driver1|WideOr6~0 (
// Equation(s):
// \hex_driver1|WideOr6~0_combout  = (\memory_subsystem|hex_data [7] & (\memory_subsystem|hex_data [4] & (\memory_subsystem|hex_data [6] $ (\memory_subsystem|hex_data [5])))) # (!\memory_subsystem|hex_data [7] & (!\memory_subsystem|hex_data [5] & 
// (\memory_subsystem|hex_data [4] $ (\memory_subsystem|hex_data [6]))))

	.dataa(\memory_subsystem|hex_data [7]),
	.datab(\memory_subsystem|hex_data [4]),
	.datac(\memory_subsystem|hex_data [6]),
	.datad(\memory_subsystem|hex_data [5]),
	.cin(gnd),
	.combout(\hex_driver1|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver1|WideOr6~0 .lut_mask = 16'h0894;
defparam \hex_driver1|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y28_N2
cycloneive_lcell_comb \hex_driver1|WideOr5~0 (
// Equation(s):
// \hex_driver1|WideOr5~0_combout  = (\memory_subsystem|hex_data [7] & ((\memory_subsystem|hex_data [4] & ((\memory_subsystem|hex_data [5]))) # (!\memory_subsystem|hex_data [4] & (\memory_subsystem|hex_data [6])))) # (!\memory_subsystem|hex_data [7] & 
// (\memory_subsystem|hex_data [6] & (\memory_subsystem|hex_data [4] $ (\memory_subsystem|hex_data [5]))))

	.dataa(\memory_subsystem|hex_data [7]),
	.datab(\memory_subsystem|hex_data [4]),
	.datac(\memory_subsystem|hex_data [6]),
	.datad(\memory_subsystem|hex_data [5]),
	.cin(gnd),
	.combout(\hex_driver1|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver1|WideOr5~0 .lut_mask = 16'hB860;
defparam \hex_driver1|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y28_N12
cycloneive_lcell_comb \hex_driver1|WideOr4~0 (
// Equation(s):
// \hex_driver1|WideOr4~0_combout  = (\memory_subsystem|hex_data [7] & (\memory_subsystem|hex_data [6] & ((\memory_subsystem|hex_data [5]) # (!\memory_subsystem|hex_data [4])))) # (!\memory_subsystem|hex_data [7] & (!\memory_subsystem|hex_data [4] & 
// (!\memory_subsystem|hex_data [6] & \memory_subsystem|hex_data [5])))

	.dataa(\memory_subsystem|hex_data [7]),
	.datab(\memory_subsystem|hex_data [4]),
	.datac(\memory_subsystem|hex_data [6]),
	.datad(\memory_subsystem|hex_data [5]),
	.cin(gnd),
	.combout(\hex_driver1|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver1|WideOr4~0 .lut_mask = 16'hA120;
defparam \hex_driver1|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y28_N6
cycloneive_lcell_comb \hex_driver1|WideOr3~0 (
// Equation(s):
// \hex_driver1|WideOr3~0_combout  = (\memory_subsystem|hex_data [5] & ((\memory_subsystem|hex_data [4] & ((\memory_subsystem|hex_data [6]))) # (!\memory_subsystem|hex_data [4] & (\memory_subsystem|hex_data [7] & !\memory_subsystem|hex_data [6])))) # 
// (!\memory_subsystem|hex_data [5] & (!\memory_subsystem|hex_data [7] & (\memory_subsystem|hex_data [4] $ (\memory_subsystem|hex_data [6]))))

	.dataa(\memory_subsystem|hex_data [7]),
	.datab(\memory_subsystem|hex_data [4]),
	.datac(\memory_subsystem|hex_data [6]),
	.datad(\memory_subsystem|hex_data [5]),
	.cin(gnd),
	.combout(\hex_driver1|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver1|WideOr3~0 .lut_mask = 16'hC214;
defparam \hex_driver1|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y28_N20
cycloneive_lcell_comb \hex_driver1|WideOr2~0 (
// Equation(s):
// \hex_driver1|WideOr2~0_combout  = (\memory_subsystem|hex_data [5] & (!\memory_subsystem|hex_data [7] & (\memory_subsystem|hex_data [4]))) # (!\memory_subsystem|hex_data [5] & ((\memory_subsystem|hex_data [6] & (!\memory_subsystem|hex_data [7])) # 
// (!\memory_subsystem|hex_data [6] & ((\memory_subsystem|hex_data [4])))))

	.dataa(\memory_subsystem|hex_data [7]),
	.datab(\memory_subsystem|hex_data [4]),
	.datac(\memory_subsystem|hex_data [6]),
	.datad(\memory_subsystem|hex_data [5]),
	.cin(gnd),
	.combout(\hex_driver1|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver1|WideOr2~0 .lut_mask = 16'h445C;
defparam \hex_driver1|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y28_N22
cycloneive_lcell_comb \hex_driver1|WideOr1~0 (
// Equation(s):
// \hex_driver1|WideOr1~0_combout  = (\memory_subsystem|hex_data [4] & (\memory_subsystem|hex_data [7] $ (((\memory_subsystem|hex_data [5]) # (!\memory_subsystem|hex_data [6]))))) # (!\memory_subsystem|hex_data [4] & (!\memory_subsystem|hex_data [7] & 
// (!\memory_subsystem|hex_data [6] & \memory_subsystem|hex_data [5])))

	.dataa(\memory_subsystem|hex_data [7]),
	.datab(\memory_subsystem|hex_data [4]),
	.datac(\memory_subsystem|hex_data [6]),
	.datad(\memory_subsystem|hex_data [5]),
	.cin(gnd),
	.combout(\hex_driver1|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver1|WideOr1~0 .lut_mask = 16'h4584;
defparam \hex_driver1|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y28_N16
cycloneive_lcell_comb \hex_driver1|WideOr0~0 (
// Equation(s):
// \hex_driver1|WideOr0~0_combout  = (\memory_subsystem|hex_data [4] & ((\memory_subsystem|hex_data [7]) # (\memory_subsystem|hex_data [6] $ (\memory_subsystem|hex_data [5])))) # (!\memory_subsystem|hex_data [4] & ((\memory_subsystem|hex_data [5]) # 
// (\memory_subsystem|hex_data [7] $ (\memory_subsystem|hex_data [6]))))

	.dataa(\memory_subsystem|hex_data [7]),
	.datab(\memory_subsystem|hex_data [4]),
	.datac(\memory_subsystem|hex_data [6]),
	.datad(\memory_subsystem|hex_data [5]),
	.cin(gnd),
	.combout(\hex_driver1|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver1|WideOr0~0 .lut_mask = 16'hBFDA;
defparam \hex_driver1|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y28_N12
cycloneive_lcell_comb \memory_subsystem|hex_data~11 (
// Equation(s):
// \memory_subsystem|hex_data~11_combout  = (\Reset~input_o  & \Memory_Data_Reg|MDR_out [10])

	.dataa(\Reset~input_o ),
	.datab(gnd),
	.datac(\Memory_Data_Reg|MDR_out [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory_subsystem|hex_data~11_combout ),
	.cout());
// synopsys translate_off
defparam \memory_subsystem|hex_data~11 .lut_mask = 16'hA0A0;
defparam \memory_subsystem|hex_data~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y28_N13
dffeas \memory_subsystem|hex_data[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\memory_subsystem|hex_data~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory_subsystem|hex_data[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory_subsystem|hex_data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_subsystem|hex_data[10] .is_wysiwyg = "true";
defparam \memory_subsystem|hex_data[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y28_N18
cycloneive_lcell_comb \memory_subsystem|hex_data~10 (
// Equation(s):
// \memory_subsystem|hex_data~10_combout  = (\Reset~input_o  & \Memory_Data_Reg|MDR_out [9])

	.dataa(\Reset~input_o ),
	.datab(gnd),
	.datac(\Memory_Data_Reg|MDR_out [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory_subsystem|hex_data~10_combout ),
	.cout());
// synopsys translate_off
defparam \memory_subsystem|hex_data~10 .lut_mask = 16'hA0A0;
defparam \memory_subsystem|hex_data~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y28_N19
dffeas \memory_subsystem|hex_data[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\memory_subsystem|hex_data~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory_subsystem|hex_data[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory_subsystem|hex_data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_subsystem|hex_data[9] .is_wysiwyg = "true";
defparam \memory_subsystem|hex_data[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y28_N30
cycloneive_lcell_comb \memory_subsystem|hex_data~12 (
// Equation(s):
// \memory_subsystem|hex_data~12_combout  = (\Reset~input_o  & \Memory_Data_Reg|MDR_out [11])

	.dataa(\Reset~input_o ),
	.datab(gnd),
	.datac(\Memory_Data_Reg|MDR_out [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory_subsystem|hex_data~12_combout ),
	.cout());
// synopsys translate_off
defparam \memory_subsystem|hex_data~12 .lut_mask = 16'hA0A0;
defparam \memory_subsystem|hex_data~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y28_N31
dffeas \memory_subsystem|hex_data[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\memory_subsystem|hex_data~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory_subsystem|hex_data[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory_subsystem|hex_data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_subsystem|hex_data[11] .is_wysiwyg = "true";
defparam \memory_subsystem|hex_data[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y28_N28
cycloneive_lcell_comb \memory_subsystem|hex_data~9 (
// Equation(s):
// \memory_subsystem|hex_data~9_combout  = (\Reset~input_o  & \Memory_Data_Reg|MDR_out [8])

	.dataa(\Reset~input_o ),
	.datab(gnd),
	.datac(\Memory_Data_Reg|MDR_out [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory_subsystem|hex_data~9_combout ),
	.cout());
// synopsys translate_off
defparam \memory_subsystem|hex_data~9 .lut_mask = 16'hA0A0;
defparam \memory_subsystem|hex_data~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y28_N29
dffeas \memory_subsystem|hex_data[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\memory_subsystem|hex_data~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory_subsystem|hex_data[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory_subsystem|hex_data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_subsystem|hex_data[8] .is_wysiwyg = "true";
defparam \memory_subsystem|hex_data[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y28_N0
cycloneive_lcell_comb \hex_driver2|WideOr6~0 (
// Equation(s):
// \hex_driver2|WideOr6~0_combout  = (\memory_subsystem|hex_data [10] & (!\memory_subsystem|hex_data [9] & (\memory_subsystem|hex_data [11] $ (!\memory_subsystem|hex_data [8])))) # (!\memory_subsystem|hex_data [10] & (\memory_subsystem|hex_data [8] & 
// (\memory_subsystem|hex_data [9] $ (!\memory_subsystem|hex_data [11]))))

	.dataa(\memory_subsystem|hex_data [10]),
	.datab(\memory_subsystem|hex_data [9]),
	.datac(\memory_subsystem|hex_data [11]),
	.datad(\memory_subsystem|hex_data [8]),
	.cin(gnd),
	.combout(\hex_driver2|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver2|WideOr6~0 .lut_mask = 16'h6102;
defparam \hex_driver2|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y28_N10
cycloneive_lcell_comb \hex_driver2|WideOr5~0 (
// Equation(s):
// \hex_driver2|WideOr5~0_combout  = (\memory_subsystem|hex_data [9] & ((\memory_subsystem|hex_data [8] & ((\memory_subsystem|hex_data [11]))) # (!\memory_subsystem|hex_data [8] & (\memory_subsystem|hex_data [10])))) # (!\memory_subsystem|hex_data [9] & 
// (\memory_subsystem|hex_data [10] & (\memory_subsystem|hex_data [11] $ (\memory_subsystem|hex_data [8]))))

	.dataa(\memory_subsystem|hex_data [10]),
	.datab(\memory_subsystem|hex_data [9]),
	.datac(\memory_subsystem|hex_data [11]),
	.datad(\memory_subsystem|hex_data [8]),
	.cin(gnd),
	.combout(\hex_driver2|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver2|WideOr5~0 .lut_mask = 16'hC2A8;
defparam \hex_driver2|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y28_N16
cycloneive_lcell_comb \hex_driver2|WideOr4~0 (
// Equation(s):
// \hex_driver2|WideOr4~0_combout  = (\memory_subsystem|hex_data [10] & (\memory_subsystem|hex_data [11] & ((\memory_subsystem|hex_data [9]) # (!\memory_subsystem|hex_data [8])))) # (!\memory_subsystem|hex_data [10] & (\memory_subsystem|hex_data [9] & 
// (!\memory_subsystem|hex_data [11] & !\memory_subsystem|hex_data [8])))

	.dataa(\memory_subsystem|hex_data [10]),
	.datab(\memory_subsystem|hex_data [9]),
	.datac(\memory_subsystem|hex_data [11]),
	.datad(\memory_subsystem|hex_data [8]),
	.cin(gnd),
	.combout(\hex_driver2|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver2|WideOr4~0 .lut_mask = 16'h80A4;
defparam \hex_driver2|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y28_N6
cycloneive_lcell_comb \hex_driver2|WideOr3~0 (
// Equation(s):
// \hex_driver2|WideOr3~0_combout  = (\memory_subsystem|hex_data [9] & ((\memory_subsystem|hex_data [10] & ((\memory_subsystem|hex_data [8]))) # (!\memory_subsystem|hex_data [10] & (\memory_subsystem|hex_data [11] & !\memory_subsystem|hex_data [8])))) # 
// (!\memory_subsystem|hex_data [9] & (!\memory_subsystem|hex_data [11] & (\memory_subsystem|hex_data [10] $ (\memory_subsystem|hex_data [8]))))

	.dataa(\memory_subsystem|hex_data [10]),
	.datab(\memory_subsystem|hex_data [9]),
	.datac(\memory_subsystem|hex_data [11]),
	.datad(\memory_subsystem|hex_data [8]),
	.cin(gnd),
	.combout(\hex_driver2|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver2|WideOr3~0 .lut_mask = 16'h8942;
defparam \hex_driver2|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y28_N20
cycloneive_lcell_comb \hex_driver2|WideOr2~0 (
// Equation(s):
// \hex_driver2|WideOr2~0_combout  = (\memory_subsystem|hex_data [9] & (((!\memory_subsystem|hex_data [11] & \memory_subsystem|hex_data [8])))) # (!\memory_subsystem|hex_data [9] & ((\memory_subsystem|hex_data [10] & (!\memory_subsystem|hex_data [11])) # 
// (!\memory_subsystem|hex_data [10] & ((\memory_subsystem|hex_data [8])))))

	.dataa(\memory_subsystem|hex_data [10]),
	.datab(\memory_subsystem|hex_data [9]),
	.datac(\memory_subsystem|hex_data [11]),
	.datad(\memory_subsystem|hex_data [8]),
	.cin(gnd),
	.combout(\hex_driver2|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver2|WideOr2~0 .lut_mask = 16'h1F02;
defparam \hex_driver2|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y28_N2
cycloneive_lcell_comb \hex_driver2|WideOr1~0 (
// Equation(s):
// \hex_driver2|WideOr1~0_combout  = (\memory_subsystem|hex_data [10] & (\memory_subsystem|hex_data [8] & (\memory_subsystem|hex_data [9] $ (\memory_subsystem|hex_data [11])))) # (!\memory_subsystem|hex_data [10] & (!\memory_subsystem|hex_data [11] & 
// ((\memory_subsystem|hex_data [9]) # (\memory_subsystem|hex_data [8]))))

	.dataa(\memory_subsystem|hex_data [10]),
	.datab(\memory_subsystem|hex_data [9]),
	.datac(\memory_subsystem|hex_data [11]),
	.datad(\memory_subsystem|hex_data [8]),
	.cin(gnd),
	.combout(\hex_driver2|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver2|WideOr1~0 .lut_mask = 16'h2D04;
defparam \hex_driver2|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y28_N24
cycloneive_lcell_comb \hex_driver2|WideOr0~0 (
// Equation(s):
// \hex_driver2|WideOr0~0_combout  = (\memory_subsystem|hex_data [8] & ((\memory_subsystem|hex_data [11]) # (\memory_subsystem|hex_data [10] $ (\memory_subsystem|hex_data [9])))) # (!\memory_subsystem|hex_data [8] & ((\memory_subsystem|hex_data [9]) # 
// (\memory_subsystem|hex_data [10] $ (\memory_subsystem|hex_data [11]))))

	.dataa(\memory_subsystem|hex_data [10]),
	.datab(\memory_subsystem|hex_data [9]),
	.datac(\memory_subsystem|hex_data [11]),
	.datad(\memory_subsystem|hex_data [8]),
	.cin(gnd),
	.combout(\hex_driver2|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver2|WideOr0~0 .lut_mask = 16'hF6DE;
defparam \hex_driver2|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y33_N6
cycloneive_lcell_comb \memory_subsystem|hex_data~16 (
// Equation(s):
// \memory_subsystem|hex_data~16_combout  = (\Reset~input_o  & \Memory_Data_Reg|MDR_out [15])

	.dataa(gnd),
	.datab(\Reset~input_o ),
	.datac(\Memory_Data_Reg|MDR_out [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory_subsystem|hex_data~16_combout ),
	.cout());
// synopsys translate_off
defparam \memory_subsystem|hex_data~16 .lut_mask = 16'hC0C0;
defparam \memory_subsystem|hex_data~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y33_N7
dffeas \memory_subsystem|hex_data[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\memory_subsystem|hex_data~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory_subsystem|hex_data[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory_subsystem|hex_data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_subsystem|hex_data[15] .is_wysiwyg = "true";
defparam \memory_subsystem|hex_data[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y33_N18
cycloneive_lcell_comb \memory_subsystem|hex_data~14 (
// Equation(s):
// \memory_subsystem|hex_data~14_combout  = (\Reset~input_o  & \Memory_Data_Reg|MDR_out [13])

	.dataa(gnd),
	.datab(\Reset~input_o ),
	.datac(gnd),
	.datad(\Memory_Data_Reg|MDR_out [13]),
	.cin(gnd),
	.combout(\memory_subsystem|hex_data~14_combout ),
	.cout());
// synopsys translate_off
defparam \memory_subsystem|hex_data~14 .lut_mask = 16'hCC00;
defparam \memory_subsystem|hex_data~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y33_N19
dffeas \memory_subsystem|hex_data[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\memory_subsystem|hex_data~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory_subsystem|hex_data[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory_subsystem|hex_data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_subsystem|hex_data[13] .is_wysiwyg = "true";
defparam \memory_subsystem|hex_data[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y33_N8
cycloneive_lcell_comb \memory_subsystem|hex_data~15 (
// Equation(s):
// \memory_subsystem|hex_data~15_combout  = (\Reset~input_o  & \Memory_Data_Reg|MDR_out [14])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\Memory_Data_Reg|MDR_out [14]),
	.cin(gnd),
	.combout(\memory_subsystem|hex_data~15_combout ),
	.cout());
// synopsys translate_off
defparam \memory_subsystem|hex_data~15 .lut_mask = 16'hF000;
defparam \memory_subsystem|hex_data~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y33_N9
dffeas \memory_subsystem|hex_data[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\memory_subsystem|hex_data~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory_subsystem|hex_data[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory_subsystem|hex_data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_subsystem|hex_data[14] .is_wysiwyg = "true";
defparam \memory_subsystem|hex_data[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y33_N28
cycloneive_lcell_comb \memory_subsystem|hex_data~13 (
// Equation(s):
// \memory_subsystem|hex_data~13_combout  = (\Memory_Data_Reg|MDR_out [12] & \Reset~input_o )

	.dataa(gnd),
	.datab(\Memory_Data_Reg|MDR_out [12]),
	.datac(\Reset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory_subsystem|hex_data~13_combout ),
	.cout());
// synopsys translate_off
defparam \memory_subsystem|hex_data~13 .lut_mask = 16'hC0C0;
defparam \memory_subsystem|hex_data~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y33_N29
dffeas \memory_subsystem|hex_data[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\memory_subsystem|hex_data~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory_subsystem|hex_data[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory_subsystem|hex_data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_subsystem|hex_data[12] .is_wysiwyg = "true";
defparam \memory_subsystem|hex_data[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y33_N20
cycloneive_lcell_comb \hex_driver3|WideOr6~0 (
// Equation(s):
// \hex_driver3|WideOr6~0_combout  = (\memory_subsystem|hex_data [15] & (\memory_subsystem|hex_data [12] & (\memory_subsystem|hex_data [13] $ (\memory_subsystem|hex_data [14])))) # (!\memory_subsystem|hex_data [15] & (!\memory_subsystem|hex_data [13] & 
// (\memory_subsystem|hex_data [14] $ (\memory_subsystem|hex_data [12]))))

	.dataa(\memory_subsystem|hex_data [15]),
	.datab(\memory_subsystem|hex_data [13]),
	.datac(\memory_subsystem|hex_data [14]),
	.datad(\memory_subsystem|hex_data [12]),
	.cin(gnd),
	.combout(\hex_driver3|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver3|WideOr6~0 .lut_mask = 16'h2910;
defparam \hex_driver3|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y33_N10
cycloneive_lcell_comb \hex_driver3|WideOr5~0 (
// Equation(s):
// \hex_driver3|WideOr5~0_combout  = (\memory_subsystem|hex_data [15] & ((\memory_subsystem|hex_data [12] & (\memory_subsystem|hex_data [13])) # (!\memory_subsystem|hex_data [12] & ((\memory_subsystem|hex_data [14]))))) # (!\memory_subsystem|hex_data [15] & 
// (\memory_subsystem|hex_data [14] & (\memory_subsystem|hex_data [13] $ (\memory_subsystem|hex_data [12]))))

	.dataa(\memory_subsystem|hex_data [15]),
	.datab(\memory_subsystem|hex_data [13]),
	.datac(\memory_subsystem|hex_data [14]),
	.datad(\memory_subsystem|hex_data [12]),
	.cin(gnd),
	.combout(\hex_driver3|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver3|WideOr5~0 .lut_mask = 16'h98E0;
defparam \hex_driver3|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y33_N16
cycloneive_lcell_comb \hex_driver3|WideOr4~0 (
// Equation(s):
// \hex_driver3|WideOr4~0_combout  = (\memory_subsystem|hex_data [15] & (\memory_subsystem|hex_data [14] & ((\memory_subsystem|hex_data [13]) # (!\memory_subsystem|hex_data [12])))) # (!\memory_subsystem|hex_data [15] & (\memory_subsystem|hex_data [13] & 
// (!\memory_subsystem|hex_data [14] & !\memory_subsystem|hex_data [12])))

	.dataa(\memory_subsystem|hex_data [15]),
	.datab(\memory_subsystem|hex_data [13]),
	.datac(\memory_subsystem|hex_data [14]),
	.datad(\memory_subsystem|hex_data [12]),
	.cin(gnd),
	.combout(\hex_driver3|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver3|WideOr4~0 .lut_mask = 16'h80A4;
defparam \hex_driver3|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y33_N30
cycloneive_lcell_comb \hex_driver3|WideOr3~0 (
// Equation(s):
// \hex_driver3|WideOr3~0_combout  = (\memory_subsystem|hex_data [13] & ((\memory_subsystem|hex_data [14] & ((\memory_subsystem|hex_data [12]))) # (!\memory_subsystem|hex_data [14] & (\memory_subsystem|hex_data [15] & !\memory_subsystem|hex_data [12])))) # 
// (!\memory_subsystem|hex_data [13] & (!\memory_subsystem|hex_data [15] & (\memory_subsystem|hex_data [14] $ (\memory_subsystem|hex_data [12]))))

	.dataa(\memory_subsystem|hex_data [15]),
	.datab(\memory_subsystem|hex_data [13]),
	.datac(\memory_subsystem|hex_data [14]),
	.datad(\memory_subsystem|hex_data [12]),
	.cin(gnd),
	.combout(\hex_driver3|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver3|WideOr3~0 .lut_mask = 16'hC118;
defparam \hex_driver3|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y33_N12
cycloneive_lcell_comb \hex_driver3|WideOr2~0 (
// Equation(s):
// \hex_driver3|WideOr2~0_combout  = (\memory_subsystem|hex_data [13] & (!\memory_subsystem|hex_data [15] & ((\memory_subsystem|hex_data [12])))) # (!\memory_subsystem|hex_data [13] & ((\memory_subsystem|hex_data [14] & (!\memory_subsystem|hex_data [15])) # 
// (!\memory_subsystem|hex_data [14] & ((\memory_subsystem|hex_data [12])))))

	.dataa(\memory_subsystem|hex_data [15]),
	.datab(\memory_subsystem|hex_data [13]),
	.datac(\memory_subsystem|hex_data [14]),
	.datad(\memory_subsystem|hex_data [12]),
	.cin(gnd),
	.combout(\hex_driver3|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver3|WideOr2~0 .lut_mask = 16'h5710;
defparam \hex_driver3|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y33_N26
cycloneive_lcell_comb \hex_driver3|WideOr1~0 (
// Equation(s):
// \hex_driver3|WideOr1~0_combout  = (\memory_subsystem|hex_data [13] & (!\memory_subsystem|hex_data [15] & ((\memory_subsystem|hex_data [12]) # (!\memory_subsystem|hex_data [14])))) # (!\memory_subsystem|hex_data [13] & (\memory_subsystem|hex_data [12] & 
// (\memory_subsystem|hex_data [15] $ (!\memory_subsystem|hex_data [14]))))

	.dataa(\memory_subsystem|hex_data [15]),
	.datab(\memory_subsystem|hex_data [13]),
	.datac(\memory_subsystem|hex_data [14]),
	.datad(\memory_subsystem|hex_data [12]),
	.cin(gnd),
	.combout(\hex_driver3|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver3|WideOr1~0 .lut_mask = 16'h6504;
defparam \hex_driver3|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y33_N24
cycloneive_lcell_comb \hex_driver3|WideOr0~0 (
// Equation(s):
// \hex_driver3|WideOr0~0_combout  = (\memory_subsystem|hex_data [12] & ((\memory_subsystem|hex_data [15]) # (\memory_subsystem|hex_data [13] $ (\memory_subsystem|hex_data [14])))) # (!\memory_subsystem|hex_data [12] & ((\memory_subsystem|hex_data [13]) # 
// (\memory_subsystem|hex_data [15] $ (\memory_subsystem|hex_data [14]))))

	.dataa(\memory_subsystem|hex_data [15]),
	.datab(\memory_subsystem|hex_data [13]),
	.datac(\memory_subsystem|hex_data [14]),
	.datad(\memory_subsystem|hex_data [12]),
	.cin(gnd),
	.combout(\hex_driver3|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver3|WideOr0~0 .lut_mask = 16'hBEDE;
defparam \hex_driver3|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

assign LED[0] = \LED[0]~output_o ;

assign LED[1] = \LED[1]~output_o ;

assign LED[2] = \LED[2]~output_o ;

assign LED[3] = \LED[3]~output_o ;

assign LED[4] = \LED[4]~output_o ;

assign LED[5] = \LED[5]~output_o ;

assign LED[6] = \LED[6]~output_o ;

assign LED[7] = \LED[7]~output_o ;

assign LED[8] = \LED[8]~output_o ;

assign LED[9] = \LED[9]~output_o ;

assign LED[10] = \LED[10]~output_o ;

assign LED[11] = \LED[11]~output_o ;

assign HEX0[0] = \HEX0[0]~output_o ;

assign HEX0[1] = \HEX0[1]~output_o ;

assign HEX0[2] = \HEX0[2]~output_o ;

assign HEX0[3] = \HEX0[3]~output_o ;

assign HEX0[4] = \HEX0[4]~output_o ;

assign HEX0[5] = \HEX0[5]~output_o ;

assign HEX0[6] = \HEX0[6]~output_o ;

assign HEX1[0] = \HEX1[0]~output_o ;

assign HEX1[1] = \HEX1[1]~output_o ;

assign HEX1[2] = \HEX1[2]~output_o ;

assign HEX1[3] = \HEX1[3]~output_o ;

assign HEX1[4] = \HEX1[4]~output_o ;

assign HEX1[5] = \HEX1[5]~output_o ;

assign HEX1[6] = \HEX1[6]~output_o ;

assign HEX2[0] = \HEX2[0]~output_o ;

assign HEX2[1] = \HEX2[1]~output_o ;

assign HEX2[2] = \HEX2[2]~output_o ;

assign HEX2[3] = \HEX2[3]~output_o ;

assign HEX2[4] = \HEX2[4]~output_o ;

assign HEX2[5] = \HEX2[5]~output_o ;

assign HEX2[6] = \HEX2[6]~output_o ;

assign HEX3[0] = \HEX3[0]~output_o ;

assign HEX3[1] = \HEX3[1]~output_o ;

assign HEX3[2] = \HEX3[2]~output_o ;

assign HEX3[3] = \HEX3[3]~output_o ;

assign HEX3[4] = \HEX3[4]~output_o ;

assign HEX3[5] = \HEX3[5]~output_o ;

assign HEX3[6] = \HEX3[6]~output_o ;

assign CE = \CE~output_o ;

assign UB = \UB~output_o ;

assign LB = \LB~output_o ;

assign OE = \OE~output_o ;

assign WE = \WE~output_o ;

assign ADDR[0] = \ADDR[0]~output_o ;

assign ADDR[1] = \ADDR[1]~output_o ;

assign ADDR[2] = \ADDR[2]~output_o ;

assign ADDR[3] = \ADDR[3]~output_o ;

assign ADDR[4] = \ADDR[4]~output_o ;

assign ADDR[5] = \ADDR[5]~output_o ;

assign ADDR[6] = \ADDR[6]~output_o ;

assign ADDR[7] = \ADDR[7]~output_o ;

assign ADDR[8] = \ADDR[8]~output_o ;

assign ADDR[9] = \ADDR[9]~output_o ;

assign ADDR[10] = \ADDR[10]~output_o ;

assign ADDR[11] = \ADDR[11]~output_o ;

assign ADDR[12] = \ADDR[12]~output_o ;

assign ADDR[13] = \ADDR[13]~output_o ;

assign ADDR[14] = \ADDR[14]~output_o ;

assign ADDR[15] = \ADDR[15]~output_o ;

assign ADDR[16] = \ADDR[16]~output_o ;

assign ADDR[17] = \ADDR[17]~output_o ;

assign ADDR[18] = \ADDR[18]~output_o ;

assign ADDR[19] = \ADDR[19]~output_o ;

assign Data[0] = \Data[0]~output_o ;

assign Data[1] = \Data[1]~output_o ;

assign Data[2] = \Data[2]~output_o ;

assign Data[3] = \Data[3]~output_o ;

assign Data[4] = \Data[4]~output_o ;

assign Data[5] = \Data[5]~output_o ;

assign Data[6] = \Data[6]~output_o ;

assign Data[7] = \Data[7]~output_o ;

assign Data[8] = \Data[8]~output_o ;

assign Data[9] = \Data[9]~output_o ;

assign Data[10] = \Data[10]~output_o ;

assign Data[11] = \Data[11]~output_o ;

assign Data[12] = \Data[12]~output_o ;

assign Data[13] = \Data[13]~output_o ;

assign Data[14] = \Data[14]~output_o ;

assign Data[15] = \Data[15]~output_o ;

endmodule
