{
  "module_name": "intel_clock_gating.c",
  "hash_id": "9d161b1cd0d81c79be5ba29dd5ad8163693c8ae8b31c84b6d010f22fa405fd65",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/i915/intel_clock_gating.c",
  "human_readable_source": " \n\n#include \"display/intel_de.h\"\n#include \"display/intel_display.h\"\n#include \"display/intel_display_trace.h\"\n#include \"display/skl_watermark.h\"\n\n#include \"gt/intel_engine_regs.h\"\n#include \"gt/intel_gt.h\"\n#include \"gt/intel_gt_mcr.h\"\n#include \"gt/intel_gt_regs.h\"\n\n#include \"i915_drv.h\"\n#include \"i915_reg.h\"\n#include \"intel_clock_gating.h\"\n#include \"intel_mchbar_regs.h\"\n#include \"vlv_sideband.h\"\n\nstruct drm_i915_clock_gating_funcs {\n\tvoid (*init_clock_gating)(struct drm_i915_private *i915);\n};\n\nstatic void gen9_init_clock_gating(struct drm_i915_private *i915)\n{\n\tif (HAS_LLC(i915)) {\n\t\t \n\t\tintel_uncore_rmw(&i915->uncore, CHICKEN_PAR1_1, 0, SKL_DE_COMPRESSED_HASH_MODE);\n\t}\n\n\t \n\tintel_uncore_rmw(&i915->uncore, CHICKEN_PAR1_1, 0, SKL_EDP_PSR_FIX_RDWRAP);\n\n\t \n\tintel_uncore_rmw(&i915->uncore, GEN8_CHICKEN_DCPR_1, 0, MASK_WAKEMEM);\n\n\t \n\tintel_uncore_rmw(&i915->uncore, DISP_ARB_CTL, 0, DISP_FBC_MEMORY_WAKE);\n}\n\nstatic void bxt_init_clock_gating(struct drm_i915_private *i915)\n{\n\tgen9_init_clock_gating(i915);\n\n\t \n\tintel_uncore_rmw(&i915->uncore, GEN8_UCGCTL6, 0, GEN8_SDEUNIT_CLOCK_GATE_DISABLE);\n\n\t \n\tintel_uncore_rmw(&i915->uncore, GEN8_UCGCTL6, 0, GEN8_HDCUNIT_CLOCK_GATE_DISABLE_HDCREQ);\n\n\t \n\tintel_uncore_write(&i915->uncore, GEN9_CLKGATE_DIS_0,\n\t\t\t   intel_uncore_read(&i915->uncore, GEN9_CLKGATE_DIS_0) |\n\t\t\t   PWM1_GATING_DIS | PWM2_GATING_DIS);\n\n\t \n\tintel_uncore_write(&i915->uncore, RM_TIMEOUT, MMIO_TIMEOUT_US(950));\n\n\t \n\tintel_uncore_rmw(&i915->uncore, DISP_ARB_CTL, 0, DISP_FBC_WM_DIS);\n\n\t \n\tintel_uncore_rmw(&i915->uncore, ILK_DPFC_CHICKEN(INTEL_FBC_A), 0, DPFC_DISABLE_DUMMY0);\n}\n\nstatic void glk_init_clock_gating(struct drm_i915_private *i915)\n{\n\tgen9_init_clock_gating(i915);\n\n\t \n\tintel_uncore_write(&i915->uncore, GEN9_CLKGATE_DIS_0,\n\t\t\t   intel_uncore_read(&i915->uncore, GEN9_CLKGATE_DIS_0) |\n\t\t\t   PWM1_GATING_DIS | PWM2_GATING_DIS);\n}\n\nstatic void ibx_init_clock_gating(struct drm_i915_private *i915)\n{\n\t \n\tintel_uncore_write(&i915->uncore, SOUTH_DSPCLK_GATE_D, PCH_DPLSUNIT_CLOCK_GATE_DISABLE);\n}\n\nstatic void g4x_disable_trickle_feed(struct drm_i915_private *dev_priv)\n{\n\tenum pipe pipe;\n\n\tfor_each_pipe(dev_priv, pipe) {\n\t\tintel_uncore_rmw(&dev_priv->uncore, DSPCNTR(pipe), 0, DISP_TRICKLE_FEED_DISABLE);\n\n\t\tintel_uncore_rmw(&dev_priv->uncore, DSPSURF(pipe), 0, 0);\n\t\tintel_uncore_posting_read(&dev_priv->uncore, DSPSURF(pipe));\n\t}\n}\n\nstatic void ilk_init_clock_gating(struct drm_i915_private *i915)\n{\n\tu32 dspclk_gate = ILK_VRHUNIT_CLOCK_GATE_DISABLE;\n\n\t \n\tdspclk_gate |= ILK_DPFCRUNIT_CLOCK_GATE_DISABLE |\n\t\t   ILK_DPFCUNIT_CLOCK_GATE_DISABLE |\n\t\t   ILK_DPFDUNIT_CLOCK_GATE_ENABLE;\n\n\tintel_uncore_write(&i915->uncore, PCH_3DCGDIS0,\n\t\t\t   MARIUNIT_CLOCK_GATE_DISABLE |\n\t\t\t   SVSMUNIT_CLOCK_GATE_DISABLE);\n\tintel_uncore_write(&i915->uncore, PCH_3DCGDIS1,\n\t\t\t   VFMUNIT_CLOCK_GATE_DISABLE);\n\n\t \n\tintel_uncore_write(&i915->uncore, ILK_DISPLAY_CHICKEN2,\n\t\t\t   (intel_uncore_read(&i915->uncore, ILK_DISPLAY_CHICKEN2) |\n\t\t\t    ILK_DPARB_GATE | ILK_VSDPFD_FULL));\n\tdspclk_gate |= ILK_DPARBUNIT_CLOCK_GATE_ENABLE;\n\tintel_uncore_write(&i915->uncore, DISP_ARB_CTL,\n\t\t\t   (intel_uncore_read(&i915->uncore, DISP_ARB_CTL) |\n\t\t\t    DISP_FBC_WM_DIS));\n\n\t \n\tif (IS_IRONLAKE_M(i915)) {\n\t\t \n\t\tintel_uncore_rmw(&i915->uncore, ILK_DISPLAY_CHICKEN1, 0, ILK_FBCQ_DIS);\n\t\tintel_uncore_rmw(&i915->uncore, ILK_DISPLAY_CHICKEN2, 0, ILK_DPARB_GATE);\n\t}\n\n\tintel_uncore_write(&i915->uncore, ILK_DSPCLK_GATE_D, dspclk_gate);\n\n\tintel_uncore_rmw(&i915->uncore, ILK_DISPLAY_CHICKEN2, 0, ILK_ELPIN_409_SELECT);\n\n\tg4x_disable_trickle_feed(i915);\n\n\tibx_init_clock_gating(i915);\n}\n\nstatic void cpt_init_clock_gating(struct drm_i915_private *i915)\n{\n\tenum pipe pipe;\n\tu32 val;\n\n\t \n\tintel_uncore_write(&i915->uncore, SOUTH_DSPCLK_GATE_D, PCH_DPLSUNIT_CLOCK_GATE_DISABLE |\n\t\t\t   PCH_DPLUNIT_CLOCK_GATE_DISABLE |\n\t\t\t   PCH_CPUNIT_CLOCK_GATE_DISABLE);\n\tintel_uncore_rmw(&i915->uncore, SOUTH_CHICKEN2, 0, DPLS_EDP_PPS_FIX_DIS);\n\t \n\tfor_each_pipe(i915, pipe) {\n\t\tval = intel_uncore_read(&i915->uncore, TRANS_CHICKEN2(pipe));\n\t\tval |= TRANS_CHICKEN2_TIMING_OVERRIDE;\n\t\tval &= ~TRANS_CHICKEN2_FDI_POLARITY_REVERSED;\n\t\tif (i915->display.vbt.fdi_rx_polarity_inverted)\n\t\t\tval |= TRANS_CHICKEN2_FDI_POLARITY_REVERSED;\n\t\tval &= ~TRANS_CHICKEN2_DISABLE_DEEP_COLOR_COUNTER;\n\t\tval &= ~TRANS_CHICKEN2_DISABLE_DEEP_COLOR_MODESWITCH;\n\t\tintel_uncore_write(&i915->uncore, TRANS_CHICKEN2(pipe), val);\n\t}\n\t \n\tfor_each_pipe(i915, pipe) {\n\t\tintel_uncore_write(&i915->uncore, TRANS_CHICKEN1(pipe),\n\t\t\t\t   TRANS_CHICKEN1_DP0UNIT_GC_DISABLE);\n\t}\n}\n\nstatic void gen6_check_mch_setup(struct drm_i915_private *i915)\n{\n\tu32 tmp;\n\n\ttmp = intel_uncore_read(&i915->uncore, MCH_SSKPD);\n\tif (REG_FIELD_GET(SSKPD_WM0_MASK_SNB, tmp) != 12)\n\t\tdrm_dbg_kms(&i915->drm,\n\t\t\t    \"Wrong MCH_SSKPD value: 0x%08x This can cause underruns.\\n\",\n\t\t\t    tmp);\n}\n\nstatic void gen6_init_clock_gating(struct drm_i915_private *i915)\n{\n\tu32 dspclk_gate = ILK_VRHUNIT_CLOCK_GATE_DISABLE;\n\n\tintel_uncore_write(&i915->uncore, ILK_DSPCLK_GATE_D, dspclk_gate);\n\n\tintel_uncore_rmw(&i915->uncore, ILK_DISPLAY_CHICKEN2, 0, ILK_ELPIN_409_SELECT);\n\n\tintel_uncore_write(&i915->uncore, GEN6_UCGCTL1,\n\t\t\t   intel_uncore_read(&i915->uncore, GEN6_UCGCTL1) |\n\t\t\t   GEN6_BLBUNIT_CLOCK_GATE_DISABLE |\n\t\t\t   GEN6_CSUNIT_CLOCK_GATE_DISABLE);\n\n\t \n\tintel_uncore_write(&i915->uncore, GEN6_UCGCTL2,\n\t\t\t   GEN6_RCPBUNIT_CLOCK_GATE_DISABLE |\n\t\t\t   GEN6_RCCUNIT_CLOCK_GATE_DISABLE);\n\n\t \n\tintel_uncore_write(&i915->uncore, ILK_DISPLAY_CHICKEN1,\n\t\t\t   intel_uncore_read(&i915->uncore, ILK_DISPLAY_CHICKEN1) |\n\t\t\t   ILK_FBCQ_DIS | ILK_PABSTRETCH_DIS);\n\tintel_uncore_write(&i915->uncore, ILK_DISPLAY_CHICKEN2,\n\t\t\t   intel_uncore_read(&i915->uncore, ILK_DISPLAY_CHICKEN2) |\n\t\t\t   ILK_DPARB_GATE | ILK_VSDPFD_FULL);\n\tintel_uncore_write(&i915->uncore, ILK_DSPCLK_GATE_D,\n\t\t\t   intel_uncore_read(&i915->uncore, ILK_DSPCLK_GATE_D) |\n\t\t\t   ILK_DPARBUNIT_CLOCK_GATE_ENABLE  |\n\t\t\t   ILK_DPFDUNIT_CLOCK_GATE_ENABLE);\n\n\tg4x_disable_trickle_feed(i915);\n\n\tcpt_init_clock_gating(i915);\n\n\tgen6_check_mch_setup(i915);\n}\n\nstatic void lpt_init_clock_gating(struct drm_i915_private *i915)\n{\n\t \n\tif (HAS_PCH_LPT_LP(i915))\n\t\tintel_uncore_rmw(&i915->uncore, SOUTH_DSPCLK_GATE_D,\n\t\t\t\t 0, PCH_LP_PARTITION_LEVEL_DISABLE);\n\n\t \n\tintel_uncore_rmw(&i915->uncore, TRANS_CHICKEN1(PIPE_A),\n\t\t\t 0, TRANS_CHICKEN1_DP0UNIT_GC_DISABLE);\n}\n\nstatic void gen8_set_l3sqc_credits(struct drm_i915_private *i915,\n\t\t\t\t   int general_prio_credits,\n\t\t\t\t   int high_prio_credits)\n{\n\tu32 misccpctl;\n\tu32 val;\n\n\t \n\tmisccpctl = intel_uncore_rmw(&i915->uncore, GEN7_MISCCPCTL,\n\t\t\t\t     GEN7_DOP_CLOCK_GATE_ENABLE, 0);\n\n\tval = intel_gt_mcr_read_any(to_gt(i915), GEN8_L3SQCREG1);\n\tval &= ~L3_PRIO_CREDITS_MASK;\n\tval |= L3_GENERAL_PRIO_CREDITS(general_prio_credits);\n\tval |= L3_HIGH_PRIO_CREDITS(high_prio_credits);\n\tintel_gt_mcr_multicast_write(to_gt(i915), GEN8_L3SQCREG1, val);\n\n\t \n\tintel_gt_mcr_read_any(to_gt(i915), GEN8_L3SQCREG1);\n\tudelay(1);\n\tintel_uncore_write(&i915->uncore, GEN7_MISCCPCTL, misccpctl);\n}\n\nstatic void icl_init_clock_gating(struct drm_i915_private *i915)\n{\n\t \n\tintel_uncore_write(&i915->uncore, ILK_DPFC_CHICKEN(INTEL_FBC_A),\n\t\t\t   DPFC_CHICKEN_COMP_DUMMY_PIXEL);\n\n\t \n\tintel_uncore_rmw(&i915->uncore, GEN8_CHICKEN_DCPR_1,\n\t\t\t 0, ICL_DELAY_PMRSP);\n}\n\nstatic void gen12lp_init_clock_gating(struct drm_i915_private *i915)\n{\n\t \n\tif (DISPLAY_VER(i915) == 12)\n\t\tintel_uncore_write(&i915->uncore, ILK_DPFC_CHICKEN(INTEL_FBC_A),\n\t\t\t\t   DPFC_CHICKEN_COMP_DUMMY_PIXEL);\n\n\t \n\tif (DISPLAY_VER(i915) == 12)\n\t\tintel_uncore_rmw(&i915->uncore, CLKREQ_POLICY,\n\t\t\t\t CLKREQ_POLICY_MEM_UP_OVRD, 0);\n}\n\nstatic void adlp_init_clock_gating(struct drm_i915_private *i915)\n{\n\tgen12lp_init_clock_gating(i915);\n\n\t \n\tintel_de_rmw(i915, GEN9_CLKGATE_DIS_5, 0, DPCE_GATING_DIS);\n\n\t \n\tintel_de_rmw(i915, GEN8_CHICKEN_DCPR_1, DDI_CLOCK_REG_ACCESS, 0);\n}\n\nstatic void xehpsdv_init_clock_gating(struct drm_i915_private *i915)\n{\n\t \n\tif (IS_XEHPSDV_GRAPHICS_STEP(i915, STEP_A0, STEP_B0))\n\t\tintel_uncore_rmw(&i915->uncore, XEHP_CLOCK_GATE_DIS, 0, SGR_DIS);\n}\n\nstatic void dg2_init_clock_gating(struct drm_i915_private *i915)\n{\n\t \n\tintel_uncore_rmw(&i915->uncore, XEHP_CLOCK_GATE_DIS, 0,\n\t\t\t SGSI_SIDECLK_DIS);\n\n\t \n\tif (IS_DG2_GRAPHICS_STEP(i915, G10, STEP_A0, STEP_B0))\n\t\tintel_uncore_rmw(&i915->uncore, XEHP_CLOCK_GATE_DIS, 0,\n\t\t\t\t SGR_DIS | SGGI_DIS);\n}\n\nstatic void pvc_init_clock_gating(struct drm_i915_private *i915)\n{\n\t \n\tif (IS_PVC_BD_STEP(i915, STEP_A0, STEP_B0))\n\t\tintel_uncore_rmw(&i915->uncore, XEHP_CLOCK_GATE_DIS, 0, SGR_DIS);\n\n\t \n\tif (IS_PVC_BD_STEP(i915, STEP_A0, STEP_B0))\n\t\tintel_uncore_rmw(&i915->uncore, XEHP_CLOCK_GATE_DIS, 0, SGSI_SIDECLK_DIS);\n}\n\nstatic void cnp_init_clock_gating(struct drm_i915_private *i915)\n{\n\tif (!HAS_PCH_CNP(i915))\n\t\treturn;\n\n\t \n\tintel_uncore_rmw(&i915->uncore, SOUTH_DSPCLK_GATE_D, 0, CNP_PWM_CGE_GATING_DISABLE);\n}\n\nstatic void cfl_init_clock_gating(struct drm_i915_private *i915)\n{\n\tcnp_init_clock_gating(i915);\n\tgen9_init_clock_gating(i915);\n\n\t \n\tintel_uncore_rmw(&i915->uncore, FBC_LLC_READ_CTRL, 0, FBC_LLC_FULLY_OPEN);\n\n\t \n\tintel_uncore_rmw(&i915->uncore, DISP_ARB_CTL, 0, DISP_FBC_WM_DIS);\n\n\t \n\tintel_uncore_rmw(&i915->uncore, ILK_DPFC_CHICKEN(INTEL_FBC_A),\n\t\t\t 0, DPFC_NUKE_ON_ANY_MODIFICATION);\n}\n\nstatic void kbl_init_clock_gating(struct drm_i915_private *i915)\n{\n\tgen9_init_clock_gating(i915);\n\n\t \n\tintel_uncore_rmw(&i915->uncore, FBC_LLC_READ_CTRL, 0, FBC_LLC_FULLY_OPEN);\n\n\t \n\tif (IS_KABYLAKE(i915) && IS_GRAPHICS_STEP(i915, 0, STEP_C0))\n\t\tintel_uncore_rmw(&i915->uncore, GEN8_UCGCTL6,\n\t\t\t\t 0, GEN8_SDEUNIT_CLOCK_GATE_DISABLE);\n\n\t \n\tif (IS_KABYLAKE(i915) && IS_GRAPHICS_STEP(i915, 0, STEP_C0))\n\t\tintel_uncore_rmw(&i915->uncore, GEN6_UCGCTL1,\n\t\t\t\t 0, GEN6_GAMUNIT_CLOCK_GATE_DISABLE);\n\n\t \n\tintel_uncore_rmw(&i915->uncore, DISP_ARB_CTL, 0, DISP_FBC_WM_DIS);\n\n\t \n\tintel_uncore_rmw(&i915->uncore, ILK_DPFC_CHICKEN(INTEL_FBC_A),\n\t\t\t 0, DPFC_NUKE_ON_ANY_MODIFICATION);\n}\n\nstatic void skl_init_clock_gating(struct drm_i915_private *i915)\n{\n\tgen9_init_clock_gating(i915);\n\n\t \n\tintel_uncore_rmw(&i915->uncore, GEN7_MISCCPCTL,\n\t\t\t GEN7_DOP_CLOCK_GATE_ENABLE, 0);\n\n\t \n\tintel_uncore_rmw(&i915->uncore, FBC_LLC_READ_CTRL, 0, FBC_LLC_FULLY_OPEN);\n\n\t \n\tintel_uncore_rmw(&i915->uncore, DISP_ARB_CTL, 0, DISP_FBC_WM_DIS);\n\n\t \n\tintel_uncore_rmw(&i915->uncore, ILK_DPFC_CHICKEN(INTEL_FBC_A),\n\t\t\t 0, DPFC_NUKE_ON_ANY_MODIFICATION);\n\n\t \n\tintel_uncore_rmw(&i915->uncore, ILK_DPFC_CHICKEN(INTEL_FBC_A), 0, DPFC_DISABLE_DUMMY0);\n}\n\nstatic void bdw_init_clock_gating(struct drm_i915_private *i915)\n{\n\tenum pipe pipe;\n\n\t \n\tintel_uncore_rmw(&i915->uncore, CHICKEN_PIPESL_1(PIPE_A), 0, HSW_FBCQ_DIS);\n\n\t \n\tintel_uncore_rmw(&i915->uncore, GAM_ECOCHK, 0, HSW_ECOCHK_ARB_PRIO_SOL);\n\n\t \n\tintel_uncore_rmw(&i915->uncore, CHICKEN_PAR1_1, 0, HSW_MASK_VBL_TO_PIPE_IN_SRD);\n\n\tfor_each_pipe(i915, pipe) {\n\t\t \n\t\tintel_uncore_rmw(&i915->uncore, CHICKEN_PIPESL_1(pipe),\n\t\t\t\t 0, BDW_UNMASK_VBL_TO_REGS_IN_SRD);\n\t}\n\n\t \n\t \n\tintel_uncore_rmw(&i915->uncore, GEN7_FF_THREAD_MODE,\n\t\t\t GEN8_FF_DS_REF_CNT_FFME | GEN7_FF_VS_REF_CNT_FFME, 0);\n\n\tintel_uncore_write(&i915->uncore, RING_PSMI_CTL(RENDER_RING_BASE),\n\t\t\t   _MASKED_BIT_ENABLE(GEN8_RC_SEMA_IDLE_MSG_DISABLE));\n\n\t \n\tintel_uncore_rmw(&i915->uncore, GEN8_UCGCTL6, 0, GEN8_SDEUNIT_CLOCK_GATE_DISABLE);\n\n\t \n\tgen8_set_l3sqc_credits(i915, 30, 2);\n\n\t \n\tintel_uncore_rmw(&i915->uncore, CHICKEN_PAR2_1,\n\t\t\t 0, KVM_CONFIG_CHANGE_NOTIFICATION_SELECT);\n\n\tlpt_init_clock_gating(i915);\n\n\t \n\tintel_uncore_rmw(&i915->uncore, GEN6_UCGCTL1, 0, GEN6_EU_TCUNIT_CLOCK_GATE_DISABLE);\n}\n\nstatic void hsw_init_clock_gating(struct drm_i915_private *i915)\n{\n\tenum pipe pipe;\n\n\t \n\tintel_uncore_rmw(&i915->uncore, CHICKEN_PIPESL_1(PIPE_A), 0, HSW_FBCQ_DIS);\n\n\t \n\tintel_uncore_rmw(&i915->uncore, CHICKEN_PAR1_1, 0, HSW_MASK_VBL_TO_PIPE_IN_SRD);\n\n\tfor_each_pipe(i915, pipe) {\n\t\t \n\t\tintel_uncore_rmw(&i915->uncore, CHICKEN_PIPESL_1(pipe),\n\t\t\t\t 0, HSW_UNMASK_VBL_TO_REGS_IN_SRD);\n\t}\n\n\t \n\tintel_uncore_rmw(&i915->uncore, GEN7_SQ_CHICKEN_MBCUNIT_CONFIG,\n\t\t\t 0, GEN7_SQ_CHICKEN_MBCUNIT_SQINTMOB);\n\n\t \n\tintel_uncore_rmw(&i915->uncore, GAM_ECOCHK, 0, HSW_ECOCHK_ARB_PRIO_SOL);\n\n\tlpt_init_clock_gating(i915);\n}\n\nstatic void ivb_init_clock_gating(struct drm_i915_private *i915)\n{\n\tintel_uncore_write(&i915->uncore, ILK_DSPCLK_GATE_D, ILK_VRHUNIT_CLOCK_GATE_DISABLE);\n\n\t \n\tintel_uncore_rmw(&i915->uncore, ILK_DISPLAY_CHICKEN1, 0, ILK_FBCQ_DIS);\n\n\t \n\tintel_uncore_write(&i915->uncore, IVB_CHICKEN3,\n\t\t\t   CHICKEN3_DGMG_REQ_OUT_FIX_DISABLE |\n\t\t\t   CHICKEN3_DGMG_DONE_FIX_DISABLE);\n\n\tif (IS_IVB_GT1(i915))\n\t\tintel_uncore_write(&i915->uncore, GEN7_ROW_CHICKEN2,\n\t\t\t\t   _MASKED_BIT_ENABLE(DOP_CLOCK_GATING_DISABLE));\n\telse {\n\t\t \n\t\tintel_uncore_write(&i915->uncore, GEN7_ROW_CHICKEN2,\n\t\t\t\t   _MASKED_BIT_ENABLE(DOP_CLOCK_GATING_DISABLE));\n\t\tintel_uncore_write(&i915->uncore, GEN7_ROW_CHICKEN2_GT2,\n\t\t\t\t   _MASKED_BIT_ENABLE(DOP_CLOCK_GATING_DISABLE));\n\t}\n\n\t \n\tintel_uncore_write(&i915->uncore, GEN6_UCGCTL2,\n\t\t\t   GEN6_RCZUNIT_CLOCK_GATE_DISABLE);\n\n\t \n\tintel_uncore_rmw(&i915->uncore, GEN7_SQ_CHICKEN_MBCUNIT_CONFIG,\n\t\t\t 0, GEN7_SQ_CHICKEN_MBCUNIT_SQINTMOB);\n\n\tg4x_disable_trickle_feed(i915);\n\n\tintel_uncore_rmw(&i915->uncore, GEN6_MBCUNIT_SNPCR, GEN6_MBC_SNPCR_MASK,\n\t\t\t GEN6_MBC_SNPCR_MED);\n\n\tif (!HAS_PCH_NOP(i915))\n\t\tcpt_init_clock_gating(i915);\n\n\tgen6_check_mch_setup(i915);\n}\n\nstatic void vlv_init_clock_gating(struct drm_i915_private *i915)\n{\n\t \n\tintel_uncore_write(&i915->uncore, IVB_CHICKEN3,\n\t\t\t   CHICKEN3_DGMG_REQ_OUT_FIX_DISABLE |\n\t\t\t   CHICKEN3_DGMG_DONE_FIX_DISABLE);\n\n\t \n\tintel_uncore_write(&i915->uncore, GEN7_ROW_CHICKEN2,\n\t\t\t   _MASKED_BIT_ENABLE(DOP_CLOCK_GATING_DISABLE));\n\n\t \n\tintel_uncore_rmw(&i915->uncore, GEN7_SQ_CHICKEN_MBCUNIT_CONFIG,\n\t\t\t 0, GEN7_SQ_CHICKEN_MBCUNIT_SQINTMOB);\n\n\t \n\tintel_uncore_write(&i915->uncore, GEN6_UCGCTL2,\n\t\t\t   GEN6_RCZUNIT_CLOCK_GATE_DISABLE);\n\n\t \n\tintel_uncore_rmw(&i915->uncore, GEN7_UCGCTL4, 0, GEN7_L3BANK2X_CLOCK_GATE_DISABLE);\n\n\t \n\tintel_uncore_write(&i915->uncore, VLV_GUNIT_CLOCK_GATE, GCFG_DIS);\n}\n\nstatic void chv_init_clock_gating(struct drm_i915_private *i915)\n{\n\t \n\t \n\tintel_uncore_rmw(&i915->uncore, GEN7_FF_THREAD_MODE,\n\t\t\t GEN8_FF_DS_REF_CNT_FFME | GEN7_FF_VS_REF_CNT_FFME, 0);\n\n\t \n\tintel_uncore_write(&i915->uncore, RING_PSMI_CTL(RENDER_RING_BASE),\n\t\t\t   _MASKED_BIT_ENABLE(GEN8_RC_SEMA_IDLE_MSG_DISABLE));\n\n\t \n\tintel_uncore_rmw(&i915->uncore, GEN6_UCGCTL1, 0, GEN6_CSUNIT_CLOCK_GATE_DISABLE);\n\n\t \n\tintel_uncore_rmw(&i915->uncore, GEN8_UCGCTL6, 0, GEN8_SDEUNIT_CLOCK_GATE_DISABLE);\n\n\t \n\tgen8_set_l3sqc_credits(i915, 38, 2);\n}\n\nstatic void g4x_init_clock_gating(struct drm_i915_private *i915)\n{\n\tu32 dspclk_gate;\n\n\tintel_uncore_write(&i915->uncore, RENCLK_GATE_D1, 0);\n\tintel_uncore_write(&i915->uncore, RENCLK_GATE_D2, VF_UNIT_CLOCK_GATE_DISABLE |\n\t\t\t   GS_UNIT_CLOCK_GATE_DISABLE |\n\t\t\t   CL_UNIT_CLOCK_GATE_DISABLE);\n\tintel_uncore_write(&i915->uncore, RAMCLK_GATE_D, 0);\n\tdspclk_gate = VRHUNIT_CLOCK_GATE_DISABLE |\n\t\tOVRUNIT_CLOCK_GATE_DISABLE |\n\t\tOVCUNIT_CLOCK_GATE_DISABLE;\n\tif (IS_GM45(i915))\n\t\tdspclk_gate |= DSSUNIT_CLOCK_GATE_DISABLE;\n\tintel_uncore_write(&i915->uncore, DSPCLK_GATE_D(i915), dspclk_gate);\n\n\tg4x_disable_trickle_feed(i915);\n}\n\nstatic void i965gm_init_clock_gating(struct drm_i915_private *i915)\n{\n\tstruct intel_uncore *uncore = &i915->uncore;\n\n\tintel_uncore_write(uncore, RENCLK_GATE_D1, I965_RCC_CLOCK_GATE_DISABLE);\n\tintel_uncore_write(uncore, RENCLK_GATE_D2, 0);\n\tintel_uncore_write(uncore, DSPCLK_GATE_D(i915), 0);\n\tintel_uncore_write(uncore, RAMCLK_GATE_D, 0);\n\tintel_uncore_write16(uncore, DEUC, 0);\n\tintel_uncore_write(uncore,\n\t\t\t   MI_ARB_STATE,\n\t\t\t   _MASKED_BIT_ENABLE(MI_ARB_DISPLAY_TRICKLE_FEED_DISABLE));\n}\n\nstatic void i965g_init_clock_gating(struct drm_i915_private *i915)\n{\n\tintel_uncore_write(&i915->uncore, RENCLK_GATE_D1, I965_RCZ_CLOCK_GATE_DISABLE |\n\t\t\t   I965_RCC_CLOCK_GATE_DISABLE |\n\t\t\t   I965_RCPB_CLOCK_GATE_DISABLE |\n\t\t\t   I965_ISC_CLOCK_GATE_DISABLE |\n\t\t\t   I965_FBC_CLOCK_GATE_DISABLE);\n\tintel_uncore_write(&i915->uncore, RENCLK_GATE_D2, 0);\n\tintel_uncore_write(&i915->uncore, MI_ARB_STATE,\n\t\t\t   _MASKED_BIT_ENABLE(MI_ARB_DISPLAY_TRICKLE_FEED_DISABLE));\n}\n\nstatic void gen3_init_clock_gating(struct drm_i915_private *i915)\n{\n\tu32 dstate = intel_uncore_read(&i915->uncore, D_STATE);\n\n\tdstate |= DSTATE_PLL_D3_OFF | DSTATE_GFX_CLOCK_GATING |\n\t\tDSTATE_DOT_CLOCK_GATING;\n\tintel_uncore_write(&i915->uncore, D_STATE, dstate);\n\n\tif (IS_PINEVIEW(i915))\n\t\tintel_uncore_write(&i915->uncore, ECOSKPD(RENDER_RING_BASE),\n\t\t\t\t   _MASKED_BIT_ENABLE(ECO_GATING_CX_ONLY));\n\n\t \n\tintel_uncore_write(&i915->uncore, ECOSKPD(RENDER_RING_BASE),\n\t\t\t   _MASKED_BIT_DISABLE(ECO_FLIP_DONE));\n\n\t \n\tintel_uncore_write(&i915->uncore, INSTPM, _MASKED_BIT_ENABLE(INSTPM_AGPBUSY_INT_EN));\n\n\t \n\tintel_uncore_write(&i915->uncore, MI_ARB_STATE,\n\t\t\t   _MASKED_BIT_ENABLE(MI_ARB_C3_LP_WRITE_ENABLE));\n\n\tintel_uncore_write(&i915->uncore, MI_ARB_STATE,\n\t\t\t   _MASKED_BIT_ENABLE(MI_ARB_DISPLAY_TRICKLE_FEED_DISABLE));\n}\n\nstatic void i85x_init_clock_gating(struct drm_i915_private *i915)\n{\n\tintel_uncore_write(&i915->uncore, RENCLK_GATE_D1, SV_CLOCK_GATE_DISABLE);\n\n\t \n\tintel_uncore_write(&i915->uncore, MI_STATE, _MASKED_BIT_ENABLE(MI_AGPBUSY_INT_EN) |\n\t\t\t   _MASKED_BIT_DISABLE(MI_AGPBUSY_830_MODE));\n\n\tintel_uncore_write(&i915->uncore, MEM_MODE,\n\t\t\t   _MASKED_BIT_ENABLE(MEM_DISPLAY_TRICKLE_FEED_DISABLE));\n\n\t \n\tintel_uncore_write(&i915->uncore, SCPD0,\n\t\t\t   _MASKED_BIT_ENABLE(SCPD_FBC_IGNORE_3D));\n}\n\nstatic void i830_init_clock_gating(struct drm_i915_private *i915)\n{\n\tintel_uncore_write(&i915->uncore, MEM_MODE,\n\t\t\t   _MASKED_BIT_ENABLE(MEM_DISPLAY_A_TRICKLE_FEED_DISABLE) |\n\t\t\t   _MASKED_BIT_ENABLE(MEM_DISPLAY_B_TRICKLE_FEED_DISABLE));\n}\n\nvoid intel_clock_gating_init(struct drm_i915_private *i915)\n{\n\ti915->clock_gating_funcs->init_clock_gating(i915);\n}\n\nstatic void nop_init_clock_gating(struct drm_i915_private *i915)\n{\n\tdrm_dbg_kms(&i915->drm,\n\t\t    \"No clock gating settings or workarounds applied.\\n\");\n}\n\n#define CG_FUNCS(platform)\t\t\t\t\t\t\\\nstatic const struct drm_i915_clock_gating_funcs platform##_clock_gating_funcs = { \\\n\t.init_clock_gating = platform##_init_clock_gating,\t\t\\\n}\n\nCG_FUNCS(pvc);\nCG_FUNCS(dg2);\nCG_FUNCS(xehpsdv);\nCG_FUNCS(adlp);\nCG_FUNCS(gen12lp);\nCG_FUNCS(icl);\nCG_FUNCS(cfl);\nCG_FUNCS(skl);\nCG_FUNCS(kbl);\nCG_FUNCS(bxt);\nCG_FUNCS(glk);\nCG_FUNCS(bdw);\nCG_FUNCS(chv);\nCG_FUNCS(hsw);\nCG_FUNCS(ivb);\nCG_FUNCS(vlv);\nCG_FUNCS(gen6);\nCG_FUNCS(ilk);\nCG_FUNCS(g4x);\nCG_FUNCS(i965gm);\nCG_FUNCS(i965g);\nCG_FUNCS(gen3);\nCG_FUNCS(i85x);\nCG_FUNCS(i830);\nCG_FUNCS(nop);\n#undef CG_FUNCS\n\n \nvoid intel_clock_gating_hooks_init(struct drm_i915_private *i915)\n{\n\tif (IS_METEORLAKE(i915))\n\t\ti915->clock_gating_funcs = &nop_clock_gating_funcs;\n\telse if (IS_PONTEVECCHIO(i915))\n\t\ti915->clock_gating_funcs = &pvc_clock_gating_funcs;\n\telse if (IS_DG2(i915))\n\t\ti915->clock_gating_funcs = &dg2_clock_gating_funcs;\n\telse if (IS_XEHPSDV(i915))\n\t\ti915->clock_gating_funcs = &xehpsdv_clock_gating_funcs;\n\telse if (IS_ALDERLAKE_P(i915))\n\t\ti915->clock_gating_funcs = &adlp_clock_gating_funcs;\n\telse if (GRAPHICS_VER(i915) == 12)\n\t\ti915->clock_gating_funcs = &gen12lp_clock_gating_funcs;\n\telse if (GRAPHICS_VER(i915) == 11)\n\t\ti915->clock_gating_funcs = &icl_clock_gating_funcs;\n\telse if (IS_COFFEELAKE(i915) || IS_COMETLAKE(i915))\n\t\ti915->clock_gating_funcs = &cfl_clock_gating_funcs;\n\telse if (IS_SKYLAKE(i915))\n\t\ti915->clock_gating_funcs = &skl_clock_gating_funcs;\n\telse if (IS_KABYLAKE(i915))\n\t\ti915->clock_gating_funcs = &kbl_clock_gating_funcs;\n\telse if (IS_BROXTON(i915))\n\t\ti915->clock_gating_funcs = &bxt_clock_gating_funcs;\n\telse if (IS_GEMINILAKE(i915))\n\t\ti915->clock_gating_funcs = &glk_clock_gating_funcs;\n\telse if (IS_BROADWELL(i915))\n\t\ti915->clock_gating_funcs = &bdw_clock_gating_funcs;\n\telse if (IS_CHERRYVIEW(i915))\n\t\ti915->clock_gating_funcs = &chv_clock_gating_funcs;\n\telse if (IS_HASWELL(i915))\n\t\ti915->clock_gating_funcs = &hsw_clock_gating_funcs;\n\telse if (IS_IVYBRIDGE(i915))\n\t\ti915->clock_gating_funcs = &ivb_clock_gating_funcs;\n\telse if (IS_VALLEYVIEW(i915))\n\t\ti915->clock_gating_funcs = &vlv_clock_gating_funcs;\n\telse if (GRAPHICS_VER(i915) == 6)\n\t\ti915->clock_gating_funcs = &gen6_clock_gating_funcs;\n\telse if (GRAPHICS_VER(i915) == 5)\n\t\ti915->clock_gating_funcs = &ilk_clock_gating_funcs;\n\telse if (IS_G4X(i915))\n\t\ti915->clock_gating_funcs = &g4x_clock_gating_funcs;\n\telse if (IS_I965GM(i915))\n\t\ti915->clock_gating_funcs = &i965gm_clock_gating_funcs;\n\telse if (IS_I965G(i915))\n\t\ti915->clock_gating_funcs = &i965g_clock_gating_funcs;\n\telse if (GRAPHICS_VER(i915) == 3)\n\t\ti915->clock_gating_funcs = &gen3_clock_gating_funcs;\n\telse if (IS_I85X(i915) || IS_I865G(i915))\n\t\ti915->clock_gating_funcs = &i85x_clock_gating_funcs;\n\telse if (GRAPHICS_VER(i915) == 2)\n\t\ti915->clock_gating_funcs = &i830_clock_gating_funcs;\n\telse {\n\t\tMISSING_CASE(INTEL_DEVID(i915));\n\t\ti915->clock_gating_funcs = &nop_clock_gating_funcs;\n\t}\n}\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}