# RTL-DSP-with-Verification
A parameterized, pipelined Digital Signal Processor core in Verilog HDL with pre-adder, multiplier, and post-adder components. Features configurable operation modes, multiple register stages, and comprehensive verification. Fully implemented on FPGA with Xilinx Vivado, demonstrating RTL design and verification expertise.
