

================================================================
== Vitis HLS Report for 'mod_exp_Pipeline_VITIS_LOOP_12_1'
================================================================
* Date:           Thu Dec  5 10:35:15 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        rsa_baseline_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.978 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval   | Pipeline|
    |   min   |   max   |    min   |    max   | min |   max  |   Type  |
    +---------+---------+----------+----------+-----+--------+---------+
    |      524|   267018|  5.240 us|  2.670 ms|  524|  267018|       no|
    +---------+---------+----------+----------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+------------+-----------+-----------+---------+----------+
        |                   |  Latency (cycles) |  Iteration |  Initiation Interval  |   Trip  |          |
        |     Loop Name     |   min   |   max   |   Latency  |  achieved |   target  |  Count  | Pipelined|
        +-------------------+---------+---------+------------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_12_1  |      522|   267016|  522 ~ 1041|          -|          -|  1 ~ 256|        no|
        +-------------------+---------+---------+------------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    117|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|  200|   18184|  13726|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|   2775|    -|
|Register         |        -|    -|    3368|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|  200|   21552|  16618|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   90|      20|     31|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------+----------------------------+---------+-----+------+------+-----+
    |            Instance           |           Module           | BRAM_18K| DSP |  FF  |  LUT | URAM|
    +-------------------------------+----------------------------+---------+-----+------+------+-----+
    |mul_256ns_256ns_512_5_1_U1     |mul_256ns_256ns_512_5_1     |        0|  100|   441|   256|    0|
    |mul_256ns_256ns_512_5_1_U3     |mul_256ns_256ns_512_5_1     |        0|  100|   441|   256|    0|
    |urem_512ns_256ns_256_516_1_U2  |urem_512ns_256ns_256_516_1  |        0|    0|  8651|  6607|    0|
    |urem_512ns_256ns_256_516_1_U4  |urem_512ns_256ns_256_516_1  |        0|    0|  8651|  6607|    0|
    +-------------------------------+----------------------------+---------+-----+------+------+-----+
    |Total                          |                            |        0|  200| 18184| 13726|    0|
    +-------------------------------+----------------------------+---------+-----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |i_2_fu_159_p2          |         +|   0|  0|  14|           9|           1|
    |icmp_ln1019_fu_209_p2  |      icmp|   0|  0|  92|         255|           1|
    |icmp_ln12_fu_153_p2    |      icmp|   0|  0|  11|           9|          10|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 117|         273|          12|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+------+-----------+-----+-----------+
    |            Name           |  LUT | Input Size| Bits| Total Bits|
    +---------------------------+------+-----------+-----+-----------+
    |ap_NS_fsm                  |  2693|       1044|    1|       1044|
    |ap_return                  |     9|          2|    1|          2|
    |ap_sig_allocacmp_lhs_load  |     9|          2|  256|        512|
    |grp_load_fu_115_p1         |    14|          3|  256|        768|
    |i_fu_58                    |     9|          2|    9|         18|
    |lhs_fu_66                  |     9|          2|  256|        512|
    |lhs_out                    |    14|          3|  256|        768|
    |rhs_fu_54                  |     9|          2|  256|        512|
    |shr_i3_fu_62               |     9|          2|  256|        512|
    +---------------------------+------+-----------+-----+-----------+
    |Total                      |  2775|       1062| 1547|       4648|
    +---------------------------+------+-----------+-----+-----------+

    * Register: 
    +-----------------------+------+----+------+-----------+
    |          Name         |  FF  | LUT| Bits | Const Bits|
    +-----------------------+------+----+------+-----------+
    |UnifiedRetVal_reg_102  |     1|   0|     1|          0|
    |ap_CS_fsm              |  1043|   0|  1043|          0|
    |ap_return_preg         |     1|   0|     1|          0|
    |conv_i18_cast_reg_275  |   256|   0|   512|        256|
    |i_2_reg_292            |     9|   0|     9|          0|
    |i_fu_58                |     9|   0|     9|          0|
    |lhs_1_reg_284          |   256|   0|   256|          0|
    |lhs_fu_66              |   256|   0|   256|          0|
    |ret_V_2_reg_325        |   512|   0|   512|          0|
    |ret_V_reg_311          |   512|   0|   512|          0|
    |rhs_fu_54              |   256|   0|   256|          0|
    |shr_i3_fu_62           |   256|   0|   256|          0|
    |trunc_ln1497_reg_297   |     1|   0|     1|          0|
    +-----------------------+------+----+------+-----------+
    |Total                  |  3368|   0|  3624|        256|
    +-----------------------+------+----+------+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+-----------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  mod_exp_Pipeline_VITIS_LOOP_12_1|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  mod_exp_Pipeline_VITIS_LOOP_12_1|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  mod_exp_Pipeline_VITIS_LOOP_12_1|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  mod_exp_Pipeline_VITIS_LOOP_12_1|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  mod_exp_Pipeline_VITIS_LOOP_12_1|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  mod_exp_Pipeline_VITIS_LOOP_12_1|  return value|
|ap_return              |  out|    1|  ap_ctrl_hs|  mod_exp_Pipeline_VITIS_LOOP_12_1|  return value|
|exp                    |   in|  256|     ap_none|                               exp|        scalar|
|ret_V_5                |   in|  256|     ap_none|                           ret_V_5|        scalar|
|conv_i18               |   in|  256|     ap_none|                          conv_i18|        scalar|
|lhs_out                |  out|  256|      ap_vld|                           lhs_out|       pointer|
|lhs_out_ap_vld         |  out|    1|      ap_vld|                           lhs_out|       pointer|
|conv2_i204_out         |  out|  256|      ap_vld|                    conv2_i204_out|       pointer|
|conv2_i204_out_ap_vld  |  out|    1|      ap_vld|                    conv2_i204_out|       pointer|
+-----------------------+-----+-----+------------+----------------------------------+--------------+

