Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Mar  8 10:44:52 2024
| Host         : LAPTOP-0P208VUK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ALU_timing_summary_routed.rpt -pb ALU_timing_summary_routed.pb -rpx ALU_timing_summary_routed.rpx -warn_on_violation
| Design       : ALU
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   32          inf        0.000                      0                   32           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B[3]
                            (input port)
  Destination:            res[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.619ns  (logic 4.215ns (30.948%)  route 9.404ns (69.052%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U13                                               0.000     0.000 r  B[3] (IN)
                         net (fo=0)                   0.000     0.000    B[3]
    U13                  IBUF (Prop_ibuf_I_O)         0.984     0.984 r  B_IBUF[3]_inst/O
                         net (fo=35, routed)          3.905     4.889    B_IBUF[3]
    SLICE_X28Y74         LUT4 (Prop_lut4_I2_O)        0.152     5.041 r  res_OBUF[16]_inst_i_4/O
                         net (fo=4, routed)           1.543     6.584    res_OBUF[16]_inst_i_4_n_0
    SLICE_X10Y78         LUT6 (Prop_lut6_I1_O)        0.326     6.910 r  res_OBUF[14]_inst_i_2/O
                         net (fo=2, routed)           0.990     7.900    res_OBUF[14]_inst_i_2_n_0
    SLICE_X8Y82          LUT6 (Prop_lut6_I1_O)        0.124     8.024 r  res_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           2.966    10.990    res_OBUF[14]
    D17                  OBUF (Prop_obuf_I_O)         2.629    13.619 r  res_OBUF[14]_inst/O
                         net (fo=0)                   0.000    13.619    res[14]
    D17                                                               r  res[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[3]
                            (input port)
  Destination:            res[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.592ns  (logic 4.001ns (29.438%)  route 9.591ns (70.562%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U13                                               0.000     0.000 r  B[3] (IN)
                         net (fo=0)                   0.000     0.000    B[3]
    U13                  IBUF (Prop_ibuf_I_O)         0.984     0.984 r  B_IBUF[3]_inst/O
                         net (fo=35, routed)          3.847     4.830    B_IBUF[3]
    SLICE_X28Y73         LUT4 (Prop_lut4_I2_O)        0.124     4.954 r  res_OBUF[17]_inst_i_4/O
                         net (fo=4, routed)           1.652     6.607    res_OBUF[17]_inst_i_4_n_0
    SLICE_X11Y76         LUT6 (Prop_lut6_I3_O)        0.124     6.731 r  res_OBUF[13]_inst_i_2/O
                         net (fo=2, routed)           1.233     7.964    res_OBUF[13]_inst_i_2_n_0
    SLICE_X6Y82          LUT6 (Prop_lut6_I0_O)        0.124     8.088 r  res_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           2.858    10.946    res_OBUF[12]
    J13                  OBUF (Prop_obuf_I_O)         2.646    13.592 r  res_OBUF[12]_inst/O
                         net (fo=0)                   0.000    13.592    res[12]
    J13                                                               r  res[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[7]
                            (input port)
  Destination:            res[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.469ns  (logic 4.030ns (29.920%)  route 9.439ns (70.080%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 r  A[7] (IN)
                         net (fo=0)                   0.000     0.000    A[7]
    V9                   IBUF (Prop_ibuf_I_O)         0.998     0.998 r  A_IBUF[7]_inst/O
                         net (fo=1, routed)           4.066     5.063    A_IBUF[7]
    SLICE_X29Y75         LUT6 (Prop_lut6_I0_O)        0.124     5.187 r  res_OBUF[7]_inst_i_3/O
                         net (fo=4, routed)           1.271     6.458    res_OBUF[7]_inst_i_3_n_0
    SLICE_X11Y75         LUT6 (Prop_lut6_I5_O)        0.124     6.582 r  res_OBUF[7]_inst_i_2/O
                         net (fo=2, routed)           1.456     8.038    res_OBUF[7]_inst_i_2_n_0
    SLICE_X6Y83          LUT6 (Prop_lut6_I1_O)        0.124     8.162 r  res_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.646    10.808    res_OBUF[7]
    C16                  OBUF (Prop_obuf_I_O)         2.660    13.469 r  res_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.469    res[7]
    C16                                                               r  res[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[31]
                            (input port)
  Destination:            res[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.413ns  (logic 3.908ns (29.134%)  route 9.505ns (70.866%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  A[31] (IN)
                         net (fo=0)                   0.000     0.000    A[31]
    V2                   IBUF (Prop_ibuf_I_O)         0.998     0.998 r  A_IBUF[31]_inst/O
                         net (fo=8, routed)           4.956     5.955    A_IBUF[31]
    SLICE_X7Y78          LUT5 (Prop_lut5_I2_O)        0.124     6.079 r  res_OBUF[31]_inst_i_6/O
                         net (fo=2, routed)           1.037     7.115    res_OBUF[31]_inst_i_6_n_0
    SLICE_X0Y82          LUT6 (Prop_lut6_I0_O)        0.124     7.239 r  res_OBUF[30]_inst_i_1/O
                         net (fo=1, routed)           3.512    10.751    res_OBUF[30]
    A16                  OBUF (Prop_obuf_I_O)         2.661    13.413 r  res_OBUF[30]_inst/O
                         net (fo=0)                   0.000    13.413    res[30]
    A16                                                               r  res[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[7]
                            (input port)
  Destination:            res[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.337ns  (logic 4.028ns (30.198%)  route 9.309ns (69.802%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 r  A[7] (IN)
                         net (fo=0)                   0.000     0.000    A[7]
    V9                   IBUF (Prop_ibuf_I_O)         0.998     0.998 r  A_IBUF[7]_inst/O
                         net (fo=1, routed)           4.066     5.063    A_IBUF[7]
    SLICE_X29Y75         LUT6 (Prop_lut6_I0_O)        0.124     5.187 r  res_OBUF[7]_inst_i_3/O
                         net (fo=4, routed)           1.271     6.458    res_OBUF[7]_inst_i_3_n_0
    SLICE_X11Y75         LUT6 (Prop_lut6_I5_O)        0.124     6.582 r  res_OBUF[7]_inst_i_2/O
                         net (fo=2, routed)           1.442     8.024    res_OBUF[7]_inst_i_2_n_0
    SLICE_X6Y83          LUT6 (Prop_lut6_I0_O)        0.124     8.148 r  res_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.531    10.679    res_OBUF[6]
    C17                  OBUF (Prop_obuf_I_O)         2.658    13.337 r  res_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.337    res[6]
    C17                                                               r  res[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[3]
                            (input port)
  Destination:            res[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.337ns  (logic 4.200ns (31.490%)  route 9.137ns (68.510%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U13                                               0.000     0.000 r  B[3] (IN)
                         net (fo=0)                   0.000     0.000    B[3]
    U13                  IBUF (Prop_ibuf_I_O)         0.984     0.984 r  B_IBUF[3]_inst/O
                         net (fo=35, routed)          3.905     4.889    B_IBUF[3]
    SLICE_X28Y74         LUT4 (Prop_lut4_I2_O)        0.152     5.041 r  res_OBUF[16]_inst_i_4/O
                         net (fo=4, routed)           1.751     6.792    res_OBUF[16]_inst_i_4_n_0
    SLICE_X10Y78         LUT6 (Prop_lut6_I0_O)        0.326     7.118 r  res_OBUF[10]_inst_i_2/O
                         net (fo=2, routed)           0.885     8.003    res_OBUF[10]_inst_i_2_n_0
    SLICE_X6Y82          LUT6 (Prop_lut6_I1_O)        0.124     8.127 r  res_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.595    10.723    res_OBUF[10]
    G17                  OBUF (Prop_obuf_I_O)         2.614    13.337 r  res_OBUF[10]_inst/O
                         net (fo=0)                   0.000    13.337    res[10]
    G17                                                               r  res[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[3]
                            (input port)
  Destination:            res[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.316ns  (logic 3.986ns (29.935%)  route 9.330ns (70.065%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U13                                               0.000     0.000 r  B[3] (IN)
                         net (fo=0)                   0.000     0.000    B[3]
    U13                  IBUF (Prop_ibuf_I_O)         0.984     0.984 r  B_IBUF[3]_inst/O
                         net (fo=35, routed)          3.847     4.830    B_IBUF[3]
    SLICE_X28Y73         LUT4 (Prop_lut4_I2_O)        0.124     4.954 r  res_OBUF[17]_inst_i_4/O
                         net (fo=4, routed)           1.654     6.609    res_OBUF[17]_inst_i_4_n_0
    SLICE_X11Y76         LUT6 (Prop_lut6_I1_O)        0.124     6.733 r  res_OBUF[15]_inst_i_2/O
                         net (fo=2, routed)           0.803     7.536    res_OBUF[15]_inst_i_2_n_0
    SLICE_X8Y82          LUT6 (Prop_lut6_I1_O)        0.124     7.660 r  res_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           3.026    10.686    res_OBUF[15]
    E17                  OBUF (Prop_obuf_I_O)         2.631    13.316 r  res_OBUF[15]_inst/O
                         net (fo=0)                   0.000    13.316    res[15]
    E17                                                               r  res[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[31]
                            (input port)
  Destination:            res[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.272ns  (logic 4.213ns (31.747%)  route 9.059ns (68.253%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  A[31] (IN)
                         net (fo=0)                   0.000     0.000    A[31]
    V2                   IBUF (Prop_ibuf_I_O)         0.998     0.998 r  A_IBUF[31]_inst/O
                         net (fo=8, routed)           4.177     5.175    A_IBUF[31]
    SLICE_X10Y75         LUT4 (Prop_lut4_I0_O)        0.148     5.323 r  res_OBUF[19]_inst_i_3/O
                         net (fo=2, routed)           0.824     6.147    res_OBUF[19]_inst_i_3_n_0
    SLICE_X11Y76         LUT5 (Prop_lut5_I2_O)        0.328     6.475 r  res_OBUF[19]_inst_i_2/O
                         net (fo=2, routed)           0.966     7.440    res_OBUF[19]_inst_i_2_n_0
    SLICE_X6Y81          LUT6 (Prop_lut6_I0_O)        0.124     7.564 r  res_OBUF[18]_inst_i_1/O
                         net (fo=1, routed)           3.093    10.657    res_OBUF[18]
    F16                  OBUF (Prop_obuf_I_O)         2.615    13.272 r  res_OBUF[18]_inst/O
                         net (fo=0)                   0.000    13.272    res[18]
    F16                                                               r  res[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[10]
                            (input port)
  Destination:            res[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.265ns  (logic 3.998ns (30.139%)  route 9.267ns (69.861%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V7                                                0.000     0.000 r  A[10] (IN)
                         net (fo=0)                   0.000     0.000    A[10]
    V7                   IBUF (Prop_ibuf_I_O)         0.995     0.995 r  A_IBUF[10]_inst/O
                         net (fo=2, routed)           3.898     4.893    A_IBUF[10]
    SLICE_X28Y75         LUT6 (Prop_lut6_I5_O)        0.124     5.017 r  res_OBUF[2]_inst_i_3/O
                         net (fo=2, routed)           1.414     6.431    res_OBUF[2]_inst_i_3_n_0
    SLICE_X12Y77         LUT6 (Prop_lut6_I5_O)        0.124     6.555 r  res_OBUF[2]_inst_i_2/O
                         net (fo=2, routed)           1.425     7.979    res_OBUF[2]_inst_i_2_n_0
    SLICE_X6Y79          LUT6 (Prop_lut6_I1_O)        0.124     8.103 r  res_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.531    10.634    res_OBUF[2]
    F18                  OBUF (Prop_obuf_I_O)         2.631    13.265 r  res_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.265    res[2]
    F18                                                               r  res[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[3]
                            (input port)
  Destination:            res[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.257ns  (logic 3.999ns (30.165%)  route 9.258ns (69.835%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U13                                               0.000     0.000 r  B[3] (IN)
                         net (fo=0)                   0.000     0.000    B[3]
    U13                  IBUF (Prop_ibuf_I_O)         0.984     0.984 r  B_IBUF[3]_inst/O
                         net (fo=35, routed)          3.847     4.830    B_IBUF[3]
    SLICE_X28Y73         LUT4 (Prop_lut4_I2_O)        0.124     4.954 r  res_OBUF[17]_inst_i_4/O
                         net (fo=4, routed)           1.652     6.607    res_OBUF[17]_inst_i_4_n_0
    SLICE_X11Y76         LUT6 (Prop_lut6_I3_O)        0.124     6.731 r  res_OBUF[13]_inst_i_2/O
                         net (fo=2, routed)           1.016     7.747    res_OBUF[13]_inst_i_2_n_0
    SLICE_X8Y82          LUT6 (Prop_lut6_I1_O)        0.124     7.871 r  res_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           2.742    10.613    res_OBUF[13]
    K13                  OBUF (Prop_obuf_I_O)         2.643    13.257 r  res_OBUF[13]_inst/O
                         net (fo=0)                   0.000    13.257    res[13]
    K13                                                               r  res[13] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B[29]
                            (input port)
  Destination:            res[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.563ns  (logic 1.417ns (55.274%)  route 1.146ns (44.726%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  B[29] (IN)
                         net (fo=0)                   0.000     0.000    B[29]
    M17                  IBUF (Prop_ibuf_I_O)         0.181     0.181 f  B_IBUF[29]_inst/O
                         net (fo=1, routed)           0.396     0.577    B_IBUF[29]
    SLICE_X0Y79          LUT5 (Prop_lut5_I0_O)        0.045     0.622 f  res_OBUF[31]_inst_i_2/O
                         net (fo=32, routed)          0.202     0.825    res_OBUF[31]_inst_i_2_n_0
    SLICE_X6Y79          LUT6 (Prop_lut6_I4_O)        0.045     0.870 r  res_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.548     1.418    res_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         1.145     2.563 r  res_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.563    res[0]
    J18                                                               r  res[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[29]
                            (input port)
  Destination:            res[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.849ns  (logic 1.436ns (50.416%)  route 1.413ns (49.584%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  B[29] (IN)
                         net (fo=0)                   0.000     0.000    B[29]
    M17                  IBUF (Prop_ibuf_I_O)         0.181     0.181 f  B_IBUF[29]_inst/O
                         net (fo=1, routed)           0.396     0.577    B_IBUF[29]
    SLICE_X0Y79          LUT5 (Prop_lut5_I0_O)        0.045     0.622 f  res_OBUF[31]_inst_i_2/O
                         net (fo=32, routed)          0.468     1.091    res_OBUF[31]_inst_i_2_n_0
    SLICE_X6Y83          LUT6 (Prop_lut6_I4_O)        0.045     1.136 r  res_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.548     1.684    res_OBUF[4]
    D18                  OBUF (Prop_obuf_I_O)         1.165     2.849 r  res_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.849    res[4]
    D18                                                               r  res[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[29]
                            (input port)
  Destination:            res[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.880ns  (logic 1.402ns (48.698%)  route 1.477ns (51.302%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  B[29] (IN)
                         net (fo=0)                   0.000     0.000    B[29]
    M17                  IBUF (Prop_ibuf_I_O)         0.181     0.181 f  B_IBUF[29]_inst/O
                         net (fo=1, routed)           0.396     0.577    B_IBUF[29]
    SLICE_X0Y79          LUT5 (Prop_lut5_I0_O)        0.045     0.622 f  res_OBUF[31]_inst_i_2/O
                         net (fo=32, routed)          0.395     1.018    res_OBUF[31]_inst_i_2_n_0
    SLICE_X6Y82          LUT6 (Prop_lut6_I4_O)        0.045     1.063 r  res_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           0.686     1.749    res_OBUF[10]
    G17                  OBUF (Prop_obuf_I_O)         1.131     2.880 r  res_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.880    res[10]
    G17                                                               r  res[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            res[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.936ns  (logic 1.405ns (47.842%)  route 1.531ns (52.158%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    R10                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  B_IBUF[0]_inst/O
                         net (fo=32, routed)          0.873     1.088    B_IBUF[0]
    SLICE_X6Y79          LUT6 (Prop_lut6_I5_O)        0.045     1.133 r  res_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.658     1.791    res_OBUF[1]
    J17                  OBUF (Prop_obuf_I_O)         1.145     2.936 r  res_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.936    res[1]
    J17                                                               r  res[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[29]
                            (input port)
  Destination:            res[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.963ns  (logic 1.416ns (47.775%)  route 1.547ns (52.225%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  B[29] (IN)
                         net (fo=0)                   0.000     0.000    B[29]
    M17                  IBUF (Prop_ibuf_I_O)         0.181     0.181 f  B_IBUF[29]_inst/O
                         net (fo=1, routed)           0.396     0.577    B_IBUF[29]
    SLICE_X0Y79          LUT5 (Prop_lut5_I0_O)        0.045     0.622 f  res_OBUF[31]_inst_i_2/O
                         net (fo=32, routed)          0.417     1.039    res_OBUF[31]_inst_i_2_n_0
    SLICE_X6Y81          LUT6 (Prop_lut6_I4_O)        0.045     1.084 r  res_OBUF[16]_inst_i_1/O
                         net (fo=1, routed)           0.734     1.819    res_OBUF[16]
    G14                  OBUF (Prop_obuf_I_O)         1.144     2.963 r  res_OBUF[16]_inst/O
                         net (fo=0)                   0.000     2.963    res[16]
    G14                                                               r  res[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[29]
                            (input port)
  Destination:            res[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.973ns  (logic 1.433ns (48.212%)  route 1.539ns (51.788%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  B[29] (IN)
                         net (fo=0)                   0.000     0.000    B[29]
    M17                  IBUF (Prop_ibuf_I_O)         0.181     0.181 f  B_IBUF[29]_inst/O
                         net (fo=1, routed)           0.396     0.577    B_IBUF[29]
    SLICE_X0Y79          LUT5 (Prop_lut5_I0_O)        0.045     0.622 f  res_OBUF[31]_inst_i_2/O
                         net (fo=32, routed)          0.507     1.129    res_OBUF[31]_inst_i_2_n_0
    SLICE_X5Y82          LUT6 (Prop_lut6_I4_O)        0.045     1.174 r  res_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           0.637     1.811    res_OBUF[9]
    J14                  OBUF (Prop_obuf_I_O)         1.162     2.973 r  res_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.973    res[9]
    J14                                                               r  res[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[29]
                            (input port)
  Destination:            res[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.973ns  (logic 1.402ns (47.150%)  route 1.571ns (52.850%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  B[29] (IN)
                         net (fo=0)                   0.000     0.000    B[29]
    M17                  IBUF (Prop_ibuf_I_O)         0.181     0.181 f  B_IBUF[29]_inst/O
                         net (fo=1, routed)           0.396     0.577    B_IBUF[29]
    SLICE_X0Y79          LUT5 (Prop_lut5_I0_O)        0.045     0.622 f  res_OBUF[31]_inst_i_2/O
                         net (fo=32, routed)          0.399     1.022    res_OBUF[31]_inst_i_2_n_0
    SLICE_X6Y82          LUT6 (Prop_lut6_I4_O)        0.045     1.067 r  res_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.776     1.843    res_OBUF[11]
    H17                  OBUF (Prop_obuf_I_O)         1.130     2.973 r  res_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.973    res[11]
    H17                                                               r  res[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[29]
                            (input port)
  Destination:            res[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.987ns  (logic 1.425ns (47.694%)  route 1.562ns (52.306%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  B[29] (IN)
                         net (fo=0)                   0.000     0.000    B[29]
    M17                  IBUF (Prop_ibuf_I_O)         0.181     0.181 f  B_IBUF[29]_inst/O
                         net (fo=1, routed)           0.396     0.577    B_IBUF[29]
    SLICE_X0Y79          LUT5 (Prop_lut5_I0_O)        0.045     0.622 f  res_OBUF[31]_inst_i_2/O
                         net (fo=32, routed)          0.448     1.070    res_OBUF[31]_inst_i_2_n_0
    SLICE_X6Y81          LUT6 (Prop_lut6_I4_O)        0.045     1.115 r  res_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.718     1.834    res_OBUF[3]
    G18                  OBUF (Prop_obuf_I_O)         1.153     2.987 r  res_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.987    res[3]
    G18                                                               r  res[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            res[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.988ns  (logic 1.407ns (47.086%)  route 1.581ns (52.914%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    R10                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  B_IBUF[0]_inst/O
                         net (fo=32, routed)          0.873     1.088    B_IBUF[0]
    SLICE_X6Y79          LUT6 (Prop_lut6_I5_O)        0.045     1.133 r  res_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.708     1.840    res_OBUF[2]
    F18                  OBUF (Prop_obuf_I_O)         1.148     2.988 r  res_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.988    res[2]
    F18                                                               r  res[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[29]
                            (input port)
  Destination:            res[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.997ns  (logic 1.420ns (47.388%)  route 1.577ns (52.612%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  B[29] (IN)
                         net (fo=0)                   0.000     0.000    B[29]
    M17                  IBUF (Prop_ibuf_I_O)         0.181     0.181 f  B_IBUF[29]_inst/O
                         net (fo=1, routed)           0.396     0.577    B_IBUF[29]
    SLICE_X0Y79          LUT5 (Prop_lut5_I0_O)        0.045     0.622 f  res_OBUF[31]_inst_i_2/O
                         net (fo=32, routed)          0.502     1.125    res_OBUF[31]_inst_i_2_n_0
    SLICE_X6Y82          LUT6 (Prop_lut6_I4_O)        0.045     1.170 r  res_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.678     1.848    res_OBUF[8]
    H15                  OBUF (Prop_obuf_I_O)         1.149     2.997 r  res_OBUF[8]_inst/O
                         net (fo=0)                   0.000     2.997    res[8]
    H15                                                               r  res[8] (OUT)
  -------------------------------------------------------------------    -------------------





