# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_2.srcs/sources_1/imports/project_1_part_2.srcs/sources_1/imports/p1p2_src/lowlevel_dac_intfc.vhd" \
"../../../../project_2.srcs/sources_1/imports/project_1_part_2.srcs/sim_1/imports/p1p2_src/lowlevel_dac_intfc_tb.vhd" \

# Do not sort compile order
nosort
