
*** Running vivado
    with args -log myDAC_TOP.vds -m64 -mode batch -messageDb vivado.pb -notrace -source myDAC_TOP.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source myDAC_TOP.tcl -notrace
Command: synth_design -top myDAC_TOP -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5000 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 272.840 ; gain = 65.590
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'myDAC_TOP' [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/imports/sources_1/new/myDAC_TOP.v:3]
INFO: [Synth 8-638] synthesizing module 'clock_divider' [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/new/clock_divider.v:23]
INFO: [Synth 8-638] synthesizing module 'get_count' [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/new/get_count.v:23]
INFO: [Synth 8-256] done synthesizing module 'get_count' (1#1) [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/new/get_count.v:23]
INFO: [Synth 8-638] synthesizing module 'get_count_sin' [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/new/get_count_sin.v:23]
INFO: [Synth 8-256] done synthesizing module 'get_count_sin' (2#1) [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/new/get_count_sin.v:23]
INFO: [Synth 8-256] done synthesizing module 'clock_divider' (3#1) [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/new/clock_divider.v:23]
INFO: [Synth 8-638] synthesizing module 'clk_divider' [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/new/clk_divider.v:23]
INFO: [Synth 8-256] done synthesizing module 'clk_divider' (4#1) [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/new/clk_divider.v:23]
INFO: [Synth 8-638] synthesizing module 'frequency_selector' [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/new/frequency_selector.v:23]
INFO: [Synth 8-256] done synthesizing module 'frequency_selector' (5#1) [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/new/frequency_selector.v:23]
INFO: [Synth 8-638] synthesizing module 'single_pulse' [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/new/single_pulse.v:23]
INFO: [Synth 8-638] synthesizing module 'dff' [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/new/dff.v:23]
INFO: [Synth 8-256] done synthesizing module 'dff' (6#1) [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/new/dff.v:23]
INFO: [Synth 8-256] done synthesizing module 'single_pulse' (7#1) [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/new/single_pulse.v:23]
INFO: [Synth 8-638] synthesizing module 'step_selector' [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/new/step_sel.v:23]
INFO: [Synth 8-256] done synthesizing module 'step_selector' (8#1) [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/new/step_sel.v:23]
INFO: [Synth 8-638] synthesizing module 'step_calc' [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/new/step_calc.v:23]
INFO: [Synth 8-256] done synthesizing module 'step_calc' (9#1) [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/new/step_calc.v:23]
INFO: [Synth 8-638] synthesizing module 'duty_cycle_control' [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/new/duty_cycle_control.v:23]
INFO: [Synth 8-256] done synthesizing module 'duty_cycle_control' (10#1) [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/new/duty_cycle_control.v:23]
INFO: [Synth 8-638] synthesizing module 'dc_gen' [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/new/dc_gen.v:23]
INFO: [Synth 8-256] done synthesizing module 'dc_gen' (11#1) [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/new/dc_gen.v:23]
INFO: [Synth 8-638] synthesizing module 'square_gen' [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/new/square_gen.v:23]
INFO: [Synth 8-256] done synthesizing module 'square_gen' (12#1) [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/new/square_gen.v:23]
INFO: [Synth 8-638] synthesizing module 'triangle_gen' [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/new/triangle_gen.v:23]
INFO: [Synth 8-256] done synthesizing module 'triangle_gen' (13#1) [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/new/triangle_gen.v:23]
INFO: [Synth 8-638] synthesizing module 'sine_gen' [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/new/sine_gen.v:23]
INFO: [Synth 8-256] done synthesizing module 'sine_gen' (14#1) [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/new/sine_gen.v:23]
INFO: [Synth 8-638] synthesizing module 'am_gen' [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/new/am_gen.v:23]
INFO: [Synth 8-256] done synthesizing module 'am_gen' (15#1) [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/new/am_gen.v:23]
INFO: [Synth 8-638] synthesizing module 'arb_gen' [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/new/arb_gen.v:23]
INFO: [Synth 8-256] done synthesizing module 'arb_gen' (16#1) [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/new/arb_gen.v:23]
INFO: [Synth 8-638] synthesizing module 'signal_selector' [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/new/signal_selector.v:23]
WARNING: [Synth 8-3848] Net led in module/entity signal_selector does not have driver. [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/new/signal_selector.v:27]
INFO: [Synth 8-256] done synthesizing module 'signal_selector' (17#1) [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/new/signal_selector.v:23]
WARNING: [Synth 8-350] instance 'selSignal' of module 'signal_selector' requires 32 connections, but only 31 given [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/imports/sources_1/new/myDAC_TOP.v:61]
INFO: [Synth 8-638] synthesizing module 'display_selector' [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/new/display_selector.v:23]
INFO: [Synth 8-638] synthesizing module 'parser_voltage' [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/new/parser_voltage.v:23]
INFO: [Synth 8-256] done synthesizing module 'parser_voltage' (18#1) [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/new/parser_voltage.v:23]
INFO: [Synth 8-638] synthesizing module 'amp_calc' [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/new/amp_calc.v:23]
INFO: [Synth 8-256] done synthesizing module 'amp_calc' (19#1) [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/new/amp_calc.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'ampBit' does not match port width (12) of module 'amp_calc' [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/new/display_selector.v:46]
INFO: [Synth 8-638] synthesizing module 'sevenseg' [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/new/sevenseg.v:22]
	Parameter N bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sevenseg' (20#1) [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/new/sevenseg.v:22]
WARNING: [Synth 8-689] width (32) of port connection 'in3' does not match port width (4) of module 'sevenseg' [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/new/display_selector.v:48]
WARNING: [Synth 8-689] width (32) of port connection 'in2' does not match port width (4) of module 'sevenseg' [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/new/display_selector.v:48]
WARNING: [Synth 8-689] width (32) of port connection 'in1' does not match port width (4) of module 'sevenseg' [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/new/display_selector.v:48]
WARNING: [Synth 8-689] width (32) of port connection 'in0' does not match port width (4) of module 'sevenseg' [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/new/display_selector.v:48]
WARNING: [Synth 8-689] width (1) of port connection 'dp' does not match port width (7) of module 'sevenseg' [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/new/display_selector.v:48]
WARNING: [Synth 8-689] width (32) of port connection 'in3' does not match port width (4) of module 'sevenseg' [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/new/display_selector.v:49]
WARNING: [Synth 8-689] width (32) of port connection 'in2' does not match port width (4) of module 'sevenseg' [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/new/display_selector.v:49]
WARNING: [Synth 8-689] width (32) of port connection 'in1' does not match port width (4) of module 'sevenseg' [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/new/display_selector.v:49]
WARNING: [Synth 8-689] width (32) of port connection 'in0' does not match port width (4) of module 'sevenseg' [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/new/display_selector.v:49]
WARNING: [Synth 8-689] width (1) of port connection 'dp' does not match port width (7) of module 'sevenseg' [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/new/display_selector.v:49]
WARNING: [Synth 8-689] width (32) of port connection 'in3' does not match port width (4) of module 'sevenseg' [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/new/display_selector.v:50]
WARNING: [Synth 8-689] width (32) of port connection 'in2' does not match port width (4) of module 'sevenseg' [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/new/display_selector.v:50]
WARNING: [Synth 8-689] width (32) of port connection 'in1' does not match port width (4) of module 'sevenseg' [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/new/display_selector.v:50]
WARNING: [Synth 8-689] width (32) of port connection 'in0' does not match port width (4) of module 'sevenseg' [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/new/display_selector.v:50]
WARNING: [Synth 8-689] width (1) of port connection 'dp' does not match port width (7) of module 'sevenseg' [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/new/display_selector.v:50]
WARNING: [Synth 8-689] width (32) of port connection 'in3' does not match port width (4) of module 'sevenseg' [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/new/display_selector.v:51]
WARNING: [Synth 8-689] width (32) of port connection 'in2' does not match port width (4) of module 'sevenseg' [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/new/display_selector.v:51]
WARNING: [Synth 8-689] width (32) of port connection 'in1' does not match port width (4) of module 'sevenseg' [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/new/display_selector.v:51]
WARNING: [Synth 8-689] width (32) of port connection 'in0' does not match port width (4) of module 'sevenseg' [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/new/display_selector.v:51]
WARNING: [Synth 8-689] width (1) of port connection 'dp' does not match port width (7) of module 'sevenseg' [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/new/display_selector.v:51]
WARNING: [Synth 8-689] width (32) of port connection 'in3' does not match port width (4) of module 'sevenseg' [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/new/display_selector.v:52]
WARNING: [Synth 8-689] width (32) of port connection 'in2' does not match port width (4) of module 'sevenseg' [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/new/display_selector.v:52]
WARNING: [Synth 8-689] width (32) of port connection 'in1' does not match port width (4) of module 'sevenseg' [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/new/display_selector.v:52]
WARNING: [Synth 8-689] width (32) of port connection 'in0' does not match port width (4) of module 'sevenseg' [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/new/display_selector.v:52]
WARNING: [Synth 8-689] width (1) of port connection 'dp' does not match port width (7) of module 'sevenseg' [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/new/display_selector.v:52]
WARNING: [Synth 8-689] width (32) of port connection 'in3' does not match port width (4) of module 'sevenseg' [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/new/display_selector.v:53]
WARNING: [Synth 8-689] width (32) of port connection 'in2' does not match port width (4) of module 'sevenseg' [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/new/display_selector.v:53]
WARNING: [Synth 8-689] width (32) of port connection 'in1' does not match port width (4) of module 'sevenseg' [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/new/display_selector.v:53]
WARNING: [Synth 8-689] width (32) of port connection 'in0' does not match port width (4) of module 'sevenseg' [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/new/display_selector.v:53]
WARNING: [Synth 8-689] width (1) of port connection 'dp' does not match port width (7) of module 'sevenseg' [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/new/display_selector.v:53]
INFO: [Synth 8-638] synthesizing module 'sevenseg_dp' [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/new/sevenseg_dp.v:22]
	Parameter N bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sevenseg_dp' (21#1) [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/new/sevenseg_dp.v:22]
WARNING: [Synth 8-689] width (32) of port connection 'in3' does not match port width (4) of module 'sevenseg_dp' [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/new/display_selector.v:55]
WARNING: [Synth 8-689] width (32) of port connection 'in2' does not match port width (4) of module 'sevenseg_dp' [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/new/display_selector.v:55]
WARNING: [Synth 8-689] width (32) of port connection 'in1' does not match port width (4) of module 'sevenseg_dp' [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/new/display_selector.v:55]
WARNING: [Synth 8-689] width (32) of port connection 'in0' does not match port width (4) of module 'sevenseg_dp' [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/new/display_selector.v:55]
WARNING: [Synth 8-689] width (1) of port connection 'dp' does not match port width (7) of module 'sevenseg_dp' [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/new/display_selector.v:55]
WARNING: [Synth 8-689] width (32) of port connection 'in3' does not match port width (4) of module 'sevenseg_dp' [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/new/display_selector.v:56]
WARNING: [Synth 8-689] width (32) of port connection 'in2' does not match port width (4) of module 'sevenseg_dp' [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/new/display_selector.v:56]
WARNING: [Synth 8-689] width (32) of port connection 'in1' does not match port width (4) of module 'sevenseg_dp' [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/new/display_selector.v:56]
WARNING: [Synth 8-689] width (32) of port connection 'in0' does not match port width (4) of module 'sevenseg_dp' [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/new/display_selector.v:56]
WARNING: [Synth 8-689] width (1) of port connection 'dp' does not match port width (7) of module 'sevenseg_dp' [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/new/display_selector.v:56]
WARNING: [Synth 8-689] width (32) of port connection 'in3' does not match port width (4) of module 'sevenseg_dp' [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/new/display_selector.v:57]
WARNING: [Synth 8-689] width (32) of port connection 'in2' does not match port width (4) of module 'sevenseg_dp' [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/new/display_selector.v:57]
WARNING: [Synth 8-689] width (32) of port connection 'in1' does not match port width (4) of module 'sevenseg_dp' [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/new/display_selector.v:57]
WARNING: [Synth 8-689] width (32) of port connection 'in0' does not match port width (4) of module 'sevenseg_dp' [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/new/display_selector.v:57]
WARNING: [Synth 8-689] width (1) of port connection 'dp' does not match port width (7) of module 'sevenseg_dp' [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/new/display_selector.v:57]
WARNING: [Synth 8-689] width (32) of port connection 'in3' does not match port width (4) of module 'sevenseg_dp' [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/new/display_selector.v:59]
WARNING: [Synth 8-689] width (32) of port connection 'in2' does not match port width (4) of module 'sevenseg_dp' [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/new/display_selector.v:59]
WARNING: [Synth 8-689] width (32) of port connection 'in1' does not match port width (4) of module 'sevenseg_dp' [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/new/display_selector.v:59]
WARNING: [Synth 8-689] width (32) of port connection 'in0' does not match port width (4) of module 'sevenseg_dp' [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/new/display_selector.v:59]
WARNING: [Synth 8-689] width (1) of port connection 'dp' does not match port width (7) of module 'sevenseg_dp' [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/new/display_selector.v:59]
WARNING: [Synth 8-689] width (32) of port connection 'in3' does not match port width (4) of module 'sevenseg_dp' [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/new/display_selector.v:60]
WARNING: [Synth 8-689] width (32) of port connection 'in2' does not match port width (4) of module 'sevenseg_dp' [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/new/display_selector.v:60]
WARNING: [Synth 8-689] width (32) of port connection 'in1' does not match port width (4) of module 'sevenseg_dp' [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/new/display_selector.v:60]
WARNING: [Synth 8-689] width (32) of port connection 'in0' does not match port width (4) of module 'sevenseg_dp' [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/new/display_selector.v:60]
WARNING: [Synth 8-689] width (1) of port connection 'dp' does not match port width (7) of module 'sevenseg_dp' [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/new/display_selector.v:60]
WARNING: [Synth 8-689] width (32) of port connection 'in3' does not match port width (4) of module 'sevenseg_dp' [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/new/display_selector.v:61]
WARNING: [Synth 8-689] width (32) of port connection 'in2' does not match port width (4) of module 'sevenseg_dp' [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/new/display_selector.v:61]
WARNING: [Synth 8-689] width (32) of port connection 'in1' does not match port width (4) of module 'sevenseg_dp' [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/new/display_selector.v:61]
WARNING: [Synth 8-689] width (32) of port connection 'in0' does not match port width (4) of module 'sevenseg_dp' [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/new/display_selector.v:61]
WARNING: [Synth 8-689] width (1) of port connection 'dp' does not match port width (7) of module 'sevenseg_dp' [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/new/display_selector.v:61]
INFO: [Synth 8-638] synthesizing module 'sevenseg_freq' [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/new/sevenseg_freq.v:22]
	Parameter N bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sevenseg_freq' (22#1) [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/new/sevenseg_freq.v:22]
WARNING: [Synth 8-689] width (16) of port connection 'user_freq' does not match port width (20) of module 'sevenseg_freq' [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/new/display_selector.v:63]
WARNING: [Synth 8-689] width (1) of port connection 'dp' does not match port width (7) of module 'sevenseg_freq' [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/new/display_selector.v:63]
WARNING: [Synth 8-689] width (16) of port connection 'user_freq' does not match port width (20) of module 'sevenseg_freq' [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/new/display_selector.v:64]
WARNING: [Synth 8-689] width (1) of port connection 'dp' does not match port width (7) of module 'sevenseg_freq' [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/new/display_selector.v:64]
WARNING: [Synth 8-689] width (32) of port connection 'in3' does not match port width (4) of module 'sevenseg' [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/new/display_selector.v:66]
WARNING: [Synth 8-689] width (32) of port connection 'in2' does not match port width (4) of module 'sevenseg' [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/new/display_selector.v:66]
WARNING: [Synth 8-689] width (32) of port connection 'in1' does not match port width (4) of module 'sevenseg' [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/new/display_selector.v:66]
WARNING: [Synth 8-689] width (32) of port connection 'in0' does not match port width (4) of module 'sevenseg' [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/new/display_selector.v:66]
WARNING: [Synth 8-689] width (1) of port connection 'dp' does not match port width (7) of module 'sevenseg' [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/new/display_selector.v:66]
WARNING: [Synth 8-689] width (32) of port connection 'in3' does not match port width (4) of module 'sevenseg' [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/new/display_selector.v:67]
WARNING: [Synth 8-689] width (32) of port connection 'in2' does not match port width (4) of module 'sevenseg' [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/new/display_selector.v:67]
WARNING: [Synth 8-689] width (32) of port connection 'in1' does not match port width (4) of module 'sevenseg' [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/new/display_selector.v:67]
WARNING: [Synth 8-689] width (32) of port connection 'in0' does not match port width (4) of module 'sevenseg' [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/new/display_selector.v:67]
WARNING: [Synth 8-689] width (1) of port connection 'dp' does not match port width (7) of module 'sevenseg' [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/new/display_selector.v:67]
WARNING: [Synth 8-689] width (1) of port connection 'dp' does not match port width (7) of module 'sevenseg' [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/new/display_selector.v:68]
WARNING: [Synth 8-689] width (1) of port connection 'dp' does not match port width (7) of module 'sevenseg' [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/new/display_selector.v:69]
WARNING: [Synth 8-3848] Net ampVolAt in module/entity display_selector does not have driver. [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/new/display_selector.v:57]
INFO: [Synth 8-256] done synthesizing module 'display_selector' (23#1) [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/new/display_selector.v:23]
INFO: [Synth 8-638] synthesizing module 'display_led' [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/new/display_led.v:23]
INFO: [Synth 8-256] done synthesizing module 'display_led' (24#1) [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/new/display_led.v:23]
WARNING: [Synth 8-689] width (16) of port connection 'user_freqB' does not match port width (15) of module 'display_led' [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/imports/sources_1/new/myDAC_TOP.v:67]
INFO: [Synth 8-638] synthesizing module 'DA2RefComp' [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/imports/sources_1/imports/SourceFiles/DA2RefComp.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'DA2RefComp' (25#1) [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/imports/sources_1/imports/SourceFiles/DA2RefComp.vhd:61]
WARNING: [Synth 8-3848] Net VGA_RED in module/entity myDAC_TOP does not have driver. [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/imports/sources_1/new/myDAC_TOP.v:13]
WARNING: [Synth 8-3848] Net VGA_GREEN in module/entity myDAC_TOP does not have driver. [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/imports/sources_1/new/myDAC_TOP.v:14]
WARNING: [Synth 8-3848] Net VGA_BLUE in module/entity myDAC_TOP does not have driver. [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/imports/sources_1/new/myDAC_TOP.v:15]
WARNING: [Synth 8-3848] Net VGA_HS in module/entity myDAC_TOP does not have driver. [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/imports/sources_1/new/myDAC_TOP.v:16]
WARNING: [Synth 8-3848] Net VGA_VS in module/entity myDAC_TOP does not have driver. [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/imports/sources_1/new/myDAC_TOP.v:16]
INFO: [Synth 8-256] done synthesizing module 'myDAC_TOP' (26#1) [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/imports/sources_1/new/myDAC_TOP.v:3]
WARNING: [Synth 8-3331] design display_selector has unconnected port VOLT_BIT
WARNING: [Synth 8-3331] design display_selector has unconnected port DC_override
WARNING: [Synth 8-3331] design signal_selector has unconnected port led[15]
WARNING: [Synth 8-3331] design signal_selector has unconnected port led[14]
WARNING: [Synth 8-3331] design signal_selector has unconnected port led[13]
WARNING: [Synth 8-3331] design signal_selector has unconnected port led[12]
WARNING: [Synth 8-3331] design signal_selector has unconnected port led[11]
WARNING: [Synth 8-3331] design signal_selector has unconnected port led[10]
WARNING: [Synth 8-3331] design signal_selector has unconnected port led[9]
WARNING: [Synth 8-3331] design signal_selector has unconnected port led[8]
WARNING: [Synth 8-3331] design signal_selector has unconnected port led[7]
WARNING: [Synth 8-3331] design signal_selector has unconnected port led[6]
WARNING: [Synth 8-3331] design signal_selector has unconnected port led[5]
WARNING: [Synth 8-3331] design signal_selector has unconnected port led[4]
WARNING: [Synth 8-3331] design signal_selector has unconnected port led[3]
WARNING: [Synth 8-3331] design signal_selector has unconnected port led[2]
WARNING: [Synth 8-3331] design signal_selector has unconnected port led[1]
WARNING: [Synth 8-3331] design signal_selector has unconnected port led[0]
WARNING: [Synth 8-3331] design signal_selector has unconnected port AMP_sel
WARNING: [Synth 8-3331] design arb_gen has unconnected port waveSquareB[11]
WARNING: [Synth 8-3331] design arb_gen has unconnected port waveSquareB[10]
WARNING: [Synth 8-3331] design arb_gen has unconnected port waveSquareB[9]
WARNING: [Synth 8-3331] design arb_gen has unconnected port waveSquareB[8]
WARNING: [Synth 8-3331] design arb_gen has unconnected port waveSquareB[7]
WARNING: [Synth 8-3331] design arb_gen has unconnected port waveSquareB[6]
WARNING: [Synth 8-3331] design arb_gen has unconnected port waveSquareB[5]
WARNING: [Synth 8-3331] design arb_gen has unconnected port waveSquareB[4]
WARNING: [Synth 8-3331] design arb_gen has unconnected port waveSquareB[3]
WARNING: [Synth 8-3331] design arb_gen has unconnected port waveSquareB[2]
WARNING: [Synth 8-3331] design arb_gen has unconnected port waveSquareB[1]
WARNING: [Synth 8-3331] design arb_gen has unconnected port waveSquareB[0]
WARNING: [Synth 8-3331] design arb_gen has unconnected port waveTriangleB[11]
WARNING: [Synth 8-3331] design arb_gen has unconnected port waveTriangleB[10]
WARNING: [Synth 8-3331] design arb_gen has unconnected port waveTriangleB[9]
WARNING: [Synth 8-3331] design arb_gen has unconnected port waveTriangleB[8]
WARNING: [Synth 8-3331] design arb_gen has unconnected port waveTriangleB[7]
WARNING: [Synth 8-3331] design arb_gen has unconnected port waveTriangleB[6]
WARNING: [Synth 8-3331] design arb_gen has unconnected port waveTriangleB[5]
WARNING: [Synth 8-3331] design arb_gen has unconnected port waveTriangleB[4]
WARNING: [Synth 8-3331] design arb_gen has unconnected port waveTriangleB[3]
WARNING: [Synth 8-3331] design arb_gen has unconnected port waveTriangleB[2]
WARNING: [Synth 8-3331] design arb_gen has unconnected port waveTriangleB[1]
WARNING: [Synth 8-3331] design arb_gen has unconnected port waveTriangleB[0]
WARNING: [Synth 8-3331] design arb_gen has unconnected port waveSinB[11]
WARNING: [Synth 8-3331] design arb_gen has unconnected port waveSinB[10]
WARNING: [Synth 8-3331] design arb_gen has unconnected port waveSinB[9]
WARNING: [Synth 8-3331] design arb_gen has unconnected port waveSinB[8]
WARNING: [Synth 8-3331] design arb_gen has unconnected port waveSinB[7]
WARNING: [Synth 8-3331] design arb_gen has unconnected port waveSinB[6]
WARNING: [Synth 8-3331] design arb_gen has unconnected port waveSinB[5]
WARNING: [Synth 8-3331] design arb_gen has unconnected port waveSinB[4]
WARNING: [Synth 8-3331] design arb_gen has unconnected port waveSinB[3]
WARNING: [Synth 8-3331] design arb_gen has unconnected port waveSinB[2]
WARNING: [Synth 8-3331] design arb_gen has unconnected port waveSinB[1]
WARNING: [Synth 8-3331] design arb_gen has unconnected port waveSinB[0]
WARNING: [Synth 8-3331] design duty_cycle_control has unconnected port step[13]
WARNING: [Synth 8-3331] design duty_cycle_control has unconnected port step[12]
WARNING: [Synth 8-3331] design duty_cycle_control has unconnected port step[11]
WARNING: [Synth 8-3331] design duty_cycle_control has unconnected port step[10]
WARNING: [Synth 8-3331] design duty_cycle_control has unconnected port step[9]
WARNING: [Synth 8-3331] design duty_cycle_control has unconnected port step[8]
WARNING: [Synth 8-3331] design duty_cycle_control has unconnected port step[7]
WARNING: [Synth 8-3331] design myDAC_TOP has unconnected port VGA_RED[3]
WARNING: [Synth 8-3331] design myDAC_TOP has unconnected port VGA_RED[2]
WARNING: [Synth 8-3331] design myDAC_TOP has unconnected port VGA_RED[1]
WARNING: [Synth 8-3331] design myDAC_TOP has unconnected port VGA_RED[0]
WARNING: [Synth 8-3331] design myDAC_TOP has unconnected port VGA_GREEN[3]
WARNING: [Synth 8-3331] design myDAC_TOP has unconnected port VGA_GREEN[2]
WARNING: [Synth 8-3331] design myDAC_TOP has unconnected port VGA_GREEN[1]
WARNING: [Synth 8-3331] design myDAC_TOP has unconnected port VGA_GREEN[0]
WARNING: [Synth 8-3331] design myDAC_TOP has unconnected port VGA_BLUE[3]
WARNING: [Synth 8-3331] design myDAC_TOP has unconnected port VGA_BLUE[2]
WARNING: [Synth 8-3331] design myDAC_TOP has unconnected port VGA_BLUE[1]
WARNING: [Synth 8-3331] design myDAC_TOP has unconnected port VGA_BLUE[0]
WARNING: [Synth 8-3331] design myDAC_TOP has unconnected port VGA_HS
WARNING: [Synth 8-3331] design myDAC_TOP has unconnected port VGA_VS
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 313.883 ; gain = 106.633
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin u1:RST to constant 0 [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/imports/sources_1/new/myDAC_TOP.v:71]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 313.883 ; gain = 106.633
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/constrs_1/imports/_solution_files/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/constrs_1/imports/_solution_files/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/constrs_1/imports/_solution_files/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/myDAC_TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/myDAC_TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 611.922 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 611.922 ; gain = 404.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 611.922 ; gain = 404.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 611.922 ; gain = 404.672
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "clockHALF" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clockSAMP" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clock40" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/new/frequency_selector.v:35]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/new/frequency_selector.v:40]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/new/triangle_gen.v:45]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/new/triangle_gen.v:52]
INFO: [Synth 8-5545] ROM "i" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "COUNT" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5587] ROM size for "sseg_temp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "sseg_temp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "dp_temp" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5587] ROM size for "sseg_temp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "dp_temp" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dp_temp" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'DA2RefComp'
INFO: [Synth 8-5544] ROM "DONE" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'arbtempB_reg' [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/new/arb_gen.v:38]
WARNING: [Synth 8-327] inferring latch for variable 'arbtempA_reg' [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/new/arb_gen.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'in3_reg' [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/new/sevenseg_freq.v:39]
WARNING: [Synth 8-327] inferring latch for variable 'in2_reg' [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/new/sevenseg_freq.v:40]
WARNING: [Synth 8-327] inferring latch for variable 'in1_reg' [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/new/sevenseg_freq.v:41]
WARNING: [Synth 8-327] inferring latch for variable 'in0_reg' [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/new/sevenseg_freq.v:42]
WARNING: [Synth 8-327] inferring latch for variable 'dp_temp_reg' [C:/Users/Michael/OneDrive/EE2020/Lab/Proj 30 Mar/EE2020_myDAC.srcs/sources_1/new/sevenseg_freq.v:84]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                shiftout |                               01 |                               01
                syncdata |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'DA2RefComp'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 611.922 ; gain = 404.672
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'DCA' (dc_gen) to 'DCB'
INFO: [Synth 8-223] decloning instance 'selDisplay/displayDashA' (sevenseg) to 'selDisplay/displayDashB'

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |display_selector__GB0 |           1|     12810|
|2     |display_selector__GB1 |           1|     12757|
|3     |display_selector__GB2 |           1|     15690|
|4     |myDAC_TOP__GCB0       |           1|     19035|
|5     |myDAC_TOP__GCB1       |           1|      6052|
|6     |myDAC_TOP__GCB2       |           1|      8435|
+------+----------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 6     
	   2 Input     32 Bit       Adders := 8     
	   2 Input     19 Bit       Adders := 6     
	   3 Input     17 Bit       Adders := 2     
	   2 Input     15 Bit       Adders := 4     
	   3 Input     15 Bit       Adders := 4     
	   2 Input     14 Bit       Adders := 4     
	   3 Input     14 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 3     
	   3 Input     12 Bit       Adders := 18    
	   2 Input     12 Bit       Adders := 13    
	   2 Input      7 Bit       Adders := 4     
	   3 Input      7 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 10    
	               19 Bit    Registers := 6     
	               16 Bit    Registers := 5     
	               14 Bit    Registers := 1     
	               12 Bit    Registers := 16    
	                7 Bit    Registers := 7     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 29    
+---Multipliers : 
	                32x32  Multipliers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   3 Input     32 Bit        Muxes := 2     
	   2 Input     19 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 6     
	   6 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 5     
	   6 Input     14 Bit        Muxes := 3     
	   2 Input     12 Bit        Muxes := 60    
	   4 Input     12 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 35    
	  11 Input      7 Bit        Muxes := 17    
	   2 Input      5 Bit        Muxes := 2     
	   4 Input      5 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 34    
	   2 Input      4 Bit        Muxes := 20    
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 115   
	   4 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 6     
	   5 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module amp_calc__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 1     
Module sevenseg_dp__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	  11 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module sevenseg_dp__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	  11 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module sevenseg__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	  11 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
Module sevenseg__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	  11 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
Module sevenseg__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	  11 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
Module sevenseg_freq__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	  11 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module sevenseg_freq 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	  11 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module sevenseg_dp__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	  11 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module sevenseg__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	  11 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
Module sevenseg__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	  11 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
Module sevenseg__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	  11 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
Module sevenseg_dp__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	  11 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module sevenseg_dp__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	  11 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module sevenseg_dp 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	  11 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module sevenseg__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	  11 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
Module sevenseg__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	  11 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
Module sevenseg 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	  11 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
Module amp_calc 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 1     
Module display_selector 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 3     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 12    
	   2 Input      4 Bit        Muxes := 12    
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 28    
Module DA2RefComp 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module display_led 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   6 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   4 Input      5 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 2     
Module signal_selector 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 6     
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 2     
Module frequency_selector 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module arb_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Muxes : 
	   6 Input      1 Bit        Muxes := 2     
Module am_gen 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module sine_gen__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sine_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module triangle_gen__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 4     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 8     
Module square_gen__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module step_calc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 4     
	   3 Input     15 Bit       Adders := 4     
	   2 Input     14 Bit       Adders := 2     
	   3 Input     14 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 8     
	   3 Input     12 Bit       Adders := 8     
+---Registers : 
	               12 Bit    Registers := 4     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 34    
	   4 Input     12 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 34    
	   4 Input      1 Bit        Muxes := 2     
Module duty_cycle_control 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      7 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 2     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 6     
Module square_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module step_selector 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 5     
	   6 Input     14 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 2     
Module triangle_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 4     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 8     
Module dff__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module clk_divider 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module clock_divider__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 3     
+---Registers : 
	               19 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module clock_divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 3     
+---Registers : 
	               19 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 611.922 ; gain = 404.672
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP maxVolt2, operation Mode is: (A:0xf4240)*B.
DSP Report: operator maxVolt2 is absorbed into DSP maxVolt2.
DSP Report: Generating DSP maxVolt0, operation Mode is: A*(B:0x21).
DSP Report: operator maxVolt0 is absorbed into DSP maxVolt0.
DSP Report: Generating DSP minVolt2, operation Mode is: (A:0xf4240)*B.
DSP Report: operator minVolt2 is absorbed into DSP minVolt2.
DSP Report: Generating DSP minVolt0, operation Mode is: A*(B:0x21).
DSP Report: operator minVolt0 is absorbed into DSP minVolt0.
DSP Report: Generating DSP maxVolt2, operation Mode is: (A:0xf4240)*B.
DSP Report: operator maxVolt2 is absorbed into DSP maxVolt2.
DSP Report: Generating DSP maxVolt0, operation Mode is: A*(B:0x21).
DSP Report: operator maxVolt0 is absorbed into DSP maxVolt0.
DSP Report: Generating DSP minVolt2, operation Mode is: (A:0xf4240)*B.
DSP Report: operator minVolt2 is absorbed into DSP minVolt2.
DSP Report: Generating DSP minVolt0, operation Mode is: A*(B:0x21).
DSP Report: operator minVolt0 is absorbed into DSP minVolt0.
DSP Report: Generating DSP waveAM1, operation Mode is: A*B.
DSP Report: operator waveAM1 is absorbed into DSP waveAM1.
DSP Report: operator waveAM1 is absorbed into DSP waveAM1.
DSP Report: Generating DSP waveAM1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator waveAM1 is absorbed into DSP waveAM1.
DSP Report: operator waveAM1 is absorbed into DSP waveAM1.
INFO: [Synth 8-5545] ROM "COUNT" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "i" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
DSP Report: Generating DSP temp, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP temp.
DSP Report: operator temp is absorbed into DSP temp.
DSP Report: operator temp is absorbed into DSP temp.
DSP Report: Generating DSP temp, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP temp.
DSP Report: operator temp is absorbed into DSP temp.
DSP Report: operator temp is absorbed into DSP temp.
DSP Report: Generating DSP temp, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP temp.
DSP Report: operator temp is absorbed into DSP temp.
DSP Report: operator temp is absorbed into DSP temp.
DSP Report: Generating DSP temp, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP temp.
DSP Report: operator temp is absorbed into DSP temp.
DSP Report: operator temp is absorbed into DSP temp.
INFO: [Synth 8-5545] ROM "COUNT" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "i" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
DSP Report: Generating DSP temp, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP temp.
DSP Report: operator temp is absorbed into DSP temp.
DSP Report: operator temp is absorbed into DSP temp.
DSP Report: Generating DSP temp, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP temp.
DSP Report: operator temp is absorbed into DSP temp.
DSP Report: operator temp is absorbed into DSP temp.
DSP Report: Generating DSP temp, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP temp.
DSP Report: operator temp is absorbed into DSP temp.
DSP Report: operator temp is absorbed into DSP temp.
DSP Report: Generating DSP temp, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP temp.
DSP Report: operator temp is absorbed into DSP temp.
DSP Report: operator temp is absorbed into DSP temp.
INFO: [Synth 8-5544] ROM "selStep/step3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "clockHALF" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clockSAMP" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clock40" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clockHALF" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clockSAMP" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clock40" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design myDAC_TOP has unconnected port VGA_RED[3]
WARNING: [Synth 8-3331] design myDAC_TOP has unconnected port VGA_RED[2]
WARNING: [Synth 8-3331] design myDAC_TOP has unconnected port VGA_RED[1]
WARNING: [Synth 8-3331] design myDAC_TOP has unconnected port VGA_RED[0]
WARNING: [Synth 8-3331] design myDAC_TOP has unconnected port VGA_GREEN[3]
WARNING: [Synth 8-3331] design myDAC_TOP has unconnected port VGA_GREEN[2]
WARNING: [Synth 8-3331] design myDAC_TOP has unconnected port VGA_GREEN[1]
WARNING: [Synth 8-3331] design myDAC_TOP has unconnected port VGA_GREEN[0]
WARNING: [Synth 8-3331] design myDAC_TOP has unconnected port VGA_BLUE[3]
WARNING: [Synth 8-3331] design myDAC_TOP has unconnected port VGA_BLUE[2]
WARNING: [Synth 8-3331] design myDAC_TOP has unconnected port VGA_BLUE[1]
WARNING: [Synth 8-3331] design myDAC_TOP has unconnected port VGA_BLUE[0]
WARNING: [Synth 8-3331] design myDAC_TOP has unconnected port VGA_HS
WARNING: [Synth 8-3331] design myDAC_TOP has unconnected port VGA_VS
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 611.922 ; gain = 404.672
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 611.922 ; gain = 404.672

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |display_selector__GB0 |           1|     15293|
|2     |display_selector__GB1 |           1|     13716|
|3     |display_selector__GB2 |           1|     17938|
|4     |myDAC_TOP__GCB0       |           1|     19660|
|5     |myDAC_TOP__GCB1       |           1|      6140|
|6     |myDAC_TOP__GCB2       |           1|      8422|
+------+----------------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|sine_gen    | p_0_out    | 128x32        | LUT            | 
|sine_gen    | p_0_out    | 128x32        | LUT            | 
|sine_gen    | p_0_out    | 128x32        | LUT            | 
+------------+------------+---------------+----------------+


DSP: Preliminary Mapping  Report (see note below)
+---------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name    | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|parser_voltage | (A:0xf4240)*B   | 20     | 12     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|parser_voltage | A*(B:0x21)      | 21     | 6      | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|parser_voltage | (A:0xf4240)*B   | 20     | 12     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|parser_voltage | A*(B:0x21)      | 21     | 6      | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|parser_voltage | (A:0xf4240)*B   | 20     | 12     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|parser_voltage | A*(B:0x21)      | 21     | 6      | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|parser_voltage | (A:0xf4240)*B   | 20     | 12     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|parser_voltage | A*(B:0x21)      | 21     | 6      | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|am_gen         | A*B             | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|am_gen         | (PCIN>>17)+A*B  | 24     | 7      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sine_gen       | A*B2            | 18     | 16     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|sine_gen       | (PCIN>>17)+A2*B | 16     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|sine_gen       | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|sine_gen       | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|sine_gen       | A*B2            | 18     | 16     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|sine_gen       | (PCIN>>17)+A2*B | 16     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|sine_gen       | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|sine_gen       | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
+---------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (clk_counter_reg[1]) is unused and will be removed from module DA2RefComp.
WARNING: [Synth 8-3332] Sequential element (clk_counter_reg[2]) is unused and will be removed from module DA2RefComp.
WARNING: [Synth 8-3332] Sequential element (clk_counter_reg[3]) is unused and will be removed from module DA2RefComp.
WARNING: [Synth 8-3332] Sequential element (clk_counter_reg[4]) is unused and will be removed from module DA2RefComp.
WARNING: [Synth 8-3332] Sequential element (clk_counter_reg[5]) is unused and will be removed from module DA2RefComp.
WARNING: [Synth 8-3332] Sequential element (clk_counter_reg[6]) is unused and will be removed from module DA2RefComp.
WARNING: [Synth 8-3332] Sequential element (clk_counter_reg[7]) is unused and will be removed from module DA2RefComp.
WARNING: [Synth 8-3332] Sequential element (clk_counter_reg[8]) is unused and will be removed from module DA2RefComp.
WARNING: [Synth 8-3332] Sequential element (clk_counter_reg[9]) is unused and will be removed from module DA2RefComp.
WARNING: [Synth 8-3332] Sequential element (clk_counter_reg[10]) is unused and will be removed from module DA2RefComp.
WARNING: [Synth 8-3332] Sequential element (clk_counter_reg[11]) is unused and will be removed from module DA2RefComp.
WARNING: [Synth 8-3332] Sequential element (clk_counter_reg[12]) is unused and will be removed from module DA2RefComp.
WARNING: [Synth 8-3332] Sequential element (clk_counter_reg[13]) is unused and will be removed from module DA2RefComp.
WARNING: [Synth 8-3332] Sequential element (clk_counter_reg[14]) is unused and will be removed from module DA2RefComp.
WARNING: [Synth 8-3332] Sequential element (clk_counter_reg[15]) is unused and will be removed from module DA2RefComp.
WARNING: [Synth 8-3332] Sequential element (clk_counter_reg[16]) is unused and will be removed from module DA2RefComp.
WARNING: [Synth 8-3332] Sequential element (clk_counter_reg[17]) is unused and will be removed from module DA2RefComp.
WARNING: [Synth 8-3332] Sequential element (clk_counter_reg[18]) is unused and will be removed from module DA2RefComp.
WARNING: [Synth 8-3332] Sequential element (clk_counter_reg[19]) is unused and will be removed from module DA2RefComp.
WARNING: [Synth 8-3332] Sequential element (clk_counter_reg[20]) is unused and will be removed from module DA2RefComp.
WARNING: [Synth 8-3332] Sequential element (clk_counter_reg[21]) is unused and will be removed from module DA2RefComp.
WARNING: [Synth 8-3332] Sequential element (clk_counter_reg[22]) is unused and will be removed from module DA2RefComp.
WARNING: [Synth 8-3332] Sequential element (clk_counter_reg[23]) is unused and will be removed from module DA2RefComp.
WARNING: [Synth 8-3332] Sequential element (clk_counter_reg[24]) is unused and will be removed from module DA2RefComp.
WARNING: [Synth 8-3332] Sequential element (clk_counter_reg[25]) is unused and will be removed from module DA2RefComp.
WARNING: [Synth 8-3332] Sequential element (clk_counter_reg[26]) is unused and will be removed from module DA2RefComp.
WARNING: [Synth 8-3332] Sequential element (clk_counter_reg[27]) is unused and will be removed from module DA2RefComp.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[31]) is unused and will be removed from module sine_gen__1.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[30]) is unused and will be removed from module sine_gen__1.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[29]) is unused and will be removed from module sine_gen__1.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[28]) is unused and will be removed from module sine_gen__1.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[27]) is unused and will be removed from module sine_gen__1.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[26]) is unused and will be removed from module sine_gen__1.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[25]) is unused and will be removed from module sine_gen__1.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[24]) is unused and will be removed from module sine_gen__1.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[23]) is unused and will be removed from module sine_gen__1.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[22]) is unused and will be removed from module sine_gen__1.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[21]) is unused and will be removed from module sine_gen__1.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[20]) is unused and will be removed from module sine_gen__1.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[19]) is unused and will be removed from module sine_gen__1.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[18]) is unused and will be removed from module sine_gen__1.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[17]) is unused and will be removed from module sine_gen__1.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[16]) is unused and will be removed from module sine_gen__1.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[15]) is unused and will be removed from module sine_gen__1.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[14]) is unused and will be removed from module sine_gen__1.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[13]) is unused and will be removed from module sine_gen__1.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[12]) is unused and will be removed from module sine_gen__1.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[11]) is unused and will be removed from module sine_gen__1.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[10]) is unused and will be removed from module sine_gen__1.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[9]) is unused and will be removed from module sine_gen__1.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[8]) is unused and will be removed from module sine_gen__1.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[7]) is unused and will be removed from module sine_gen__1.
WARNING: [Synth 8-3332] Sequential element (waveSintemp_reg[31]) is unused and will be removed from module sine_gen__1.
WARNING: [Synth 8-3332] Sequential element (waveSintemp_reg[30]) is unused and will be removed from module sine_gen__1.
WARNING: [Synth 8-3332] Sequential element (waveSintemp_reg[29]) is unused and will be removed from module sine_gen__1.
WARNING: [Synth 8-3332] Sequential element (waveSintemp_reg[28]) is unused and will be removed from module sine_gen__1.
WARNING: [Synth 8-3332] Sequential element (waveSintemp_reg[27]) is unused and will be removed from module sine_gen__1.
WARNING: [Synth 8-3332] Sequential element (waveSintemp_reg[26]) is unused and will be removed from module sine_gen__1.
WARNING: [Synth 8-3332] Sequential element (waveSintemp_reg[25]) is unused and will be removed from module sine_gen__1.
WARNING: [Synth 8-3332] Sequential element (waveSintemp_reg[24]) is unused and will be removed from module sine_gen__1.
WARNING: [Synth 8-3332] Sequential element (waveSintemp_reg[23]) is unused and will be removed from module sine_gen__1.
WARNING: [Synth 8-3332] Sequential element (waveSintemp_reg[22]) is unused and will be removed from module sine_gen__1.
WARNING: [Synth 8-3332] Sequential element (waveSintemp_reg[21]) is unused and will be removed from module sine_gen__1.
WARNING: [Synth 8-3332] Sequential element (waveSintemp_reg[20]) is unused and will be removed from module sine_gen__1.
WARNING: [Synth 8-3332] Sequential element (waveSintemp_reg[19]) is unused and will be removed from module sine_gen__1.
WARNING: [Synth 8-3332] Sequential element (waveSintemp_reg[18]) is unused and will be removed from module sine_gen__1.
WARNING: [Synth 8-3332] Sequential element (waveSintemp_reg[17]) is unused and will be removed from module sine_gen__1.
WARNING: [Synth 8-3332] Sequential element (waveSintemp_reg[16]) is unused and will be removed from module sine_gen__1.
WARNING: [Synth 8-3332] Sequential element (waveSintemp_reg[15]) is unused and will be removed from module sine_gen__1.
WARNING: [Synth 8-3332] Sequential element (waveSintemp_reg[14]) is unused and will be removed from module sine_gen__1.
WARNING: [Synth 8-3332] Sequential element (waveSintemp_reg[13]) is unused and will be removed from module sine_gen__1.
WARNING: [Synth 8-3332] Sequential element (waveSintemp_reg[12]) is unused and will be removed from module sine_gen__1.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[31]) is unused and will be removed from module sine_gen.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[30]) is unused and will be removed from module sine_gen.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[29]) is unused and will be removed from module sine_gen.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[28]) is unused and will be removed from module sine_gen.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[27]) is unused and will be removed from module sine_gen.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[26]) is unused and will be removed from module sine_gen.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[25]) is unused and will be removed from module sine_gen.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[24]) is unused and will be removed from module sine_gen.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[23]) is unused and will be removed from module sine_gen.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[22]) is unused and will be removed from module sine_gen.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[21]) is unused and will be removed from module sine_gen.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[20]) is unused and will be removed from module sine_gen.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[19]) is unused and will be removed from module sine_gen.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[18]) is unused and will be removed from module sine_gen.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[17]) is unused and will be removed from module sine_gen.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[16]) is unused and will be removed from module sine_gen.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[15]) is unused and will be removed from module sine_gen.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[14]) is unused and will be removed from module sine_gen.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[13]) is unused and will be removed from module sine_gen.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[12]) is unused and will be removed from module sine_gen.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[11]) is unused and will be removed from module sine_gen.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[10]) is unused and will be removed from module sine_gen.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[9]) is unused and will be removed from module sine_gen.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[8]) is unused and will be removed from module sine_gen.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[7]) is unused and will be removed from module sine_gen.
WARNING: [Synth 8-3332] Sequential element (waveSintemp_reg[31]) is unused and will be removed from module sine_gen.
WARNING: [Synth 8-3332] Sequential element (waveSintemp_reg[30]) is unused and will be removed from module sine_gen.
WARNING: [Synth 8-3332] Sequential element (waveSintemp_reg[29]) is unused and will be removed from module sine_gen.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'i_4/selStep/step_reg[8]' (FDE) to 'i_4/selStep/step_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_4/selStep/step_reg[11]' (FDE) to 'i_4/selStep/step_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/\selStep/step_reg[12] )
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:01:04 ; elapsed = 00:01:08 . Memory (MB): peak = 612.324 ; gain = 405.074
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:01:04 ; elapsed = 00:01:08 . Memory (MB): peak = 612.324 ; gain = 405.074

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |display_selector__GB0 |           1|      6968|
|2     |display_selector__GB1 |           1|      7059|
|3     |display_selector__GB2 |           1|      8487|
|4     |myDAC_TOP__GCB0       |           1|      8081|
|5     |myDAC_TOP__GCB1       |           1|      2546|
|6     |myDAC_TOP__GCB2       |           1|      3215|
+------+----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:19 ; elapsed = 00:01:24 . Memory (MB): peak = 760.816 ; gain = 553.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:24 ; elapsed = 00:01:28 . Memory (MB): peak = 805.445 ; gain = 598.195
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |display_selector__GB0 |           1|      6968|
|2     |display_selector__GB1 |           1|      7059|
|3     |display_selector__GB2 |           1|      8487|
|4     |myDAC_TOP__GCB0       |           1|      8081|
|5     |myDAC_TOP__GCB1       |           1|      2546|
|6     |myDAC_TOP__GCB2       |           1|      3215|
+------+----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:34 ; elapsed = 00:01:38 . Memory (MB): peak = 855.781 ; gain = 648.531
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:01:34 ; elapsed = 00:01:38 . Memory (MB): peak = 855.781 ; gain = 648.531

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:01:34 ; elapsed = 00:01:38 . Memory (MB): peak = 855.781 ; gain = 648.531
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:36 ; elapsed = 00:01:40 . Memory (MB): peak = 855.781 ; gain = 648.531
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:36 ; elapsed = 00:01:40 . Memory (MB): peak = 855.781 ; gain = 648.531
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:37 ; elapsed = 00:01:42 . Memory (MB): peak = 855.781 ; gain = 648.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:38 ; elapsed = 00:01:42 . Memory (MB): peak = 855.781 ; gain = 648.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:38 ; elapsed = 00:01:43 . Memory (MB): peak = 855.781 ; gain = 648.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:38 ; elapsed = 00:01:43 . Memory (MB): peak = 855.781 ; gain = 648.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name         | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|myDAC_TOP   | u1/temp1_reg[15] | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|myDAC_TOP   | u1/temp2_reg[15] | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     8|
|2     |CARRY4    |  2488|
|3     |DSP48E1   |     8|
|4     |DSP48E1_1 |     4|
|5     |DSP48E1_2 |     4|
|6     |LUT1      |  1493|
|7     |LUT2      |  2603|
|8     |LUT3      |  4320|
|9     |LUT4      |  1538|
|10    |LUT5      |  1374|
|11    |LUT6      |  2428|
|12    |MUXF7     |    64|
|13    |MUXF8     |     6|
|14    |SRL16E    |     2|
|15    |FDRE      |   983|
|16    |FDSE      |    39|
|17    |LD        |    24|
|18    |LDP       |     2|
|19    |IBUF      |    22|
|20    |OBUF      |    32|
|21    |OBUFT     |    14|
+------+----------+------+

Report Instance Areas: 
+------+--------------------+-------------------+------+
|      |Instance            |Module             |Cells |
+------+--------------------+-------------------+------+
|1     |top                 |                   | 17456|
|2     |  ARB               |arb_gen            |    40|
|3     |  AM                |am_gen             |    16|
|4     |  CLOCKA            |clock_divider      |  1085|
|5     |    getCount        |get_count_32       |   446|
|6     |    getCountSin     |get_count_sin_33   |   390|
|7     |  CLOCKB            |clock_divider_0    |   933|
|8     |    getCount        |get_count          |   446|
|9     |    getCountSin     |get_count_sin      |   390|
|10    |  DB1               |single_pulse       |     7|
|11    |    pc1             |dff_30             |     6|
|12    |    pc2             |dff_31             |     1|
|13    |  DB2               |single_pulse_1     |    11|
|14    |    pc1             |dff_28             |    10|
|15    |    pc2             |dff_29             |     1|
|16    |  DB3               |single_pulse_2     |     3|
|17    |    pc1             |dff_26             |     2|
|18    |    pc2             |dff_27             |     1|
|19    |  DB4               |single_pulse_3     |     3|
|20    |    pc1             |dff_24             |     2|
|21    |    pc2             |dff_25             |     1|
|22    |  DB5               |single_pulse_4     |    11|
|23    |    pc1             |dff                |    10|
|24    |    pc2             |dff_23             |     1|
|25    |  SINEA             |sine_gen           |   519|
|26    |  SINEB             |sine_gen_5         |   519|
|27    |  SQUAREA           |square_gen         |    51|
|28    |  SQUAREB           |square_gen_6       |    51|
|29    |  TRIANGLEA         |triangle_gen       |  1543|
|30    |  TRIANGLEB         |triangle_gen_7     |  1524|
|31    |  adjDCycle         |duty_cycle_control |   411|
|32    |  clk1              |clk_divider        |    63|
|33    |  getFreq           |frequency_selector |  2010|
|34    |  moveStep          |step_calc          |  1648|
|35    |  selDisplay        |display_selector   |  3966|
|36    |    displayAmpBitA  |sevenseg           |    71|
|37    |    displayAmpBitB  |sevenseg_8         |    45|
|38    |    displayAmpVoltA |sevenseg_dp        |    60|
|39    |    displayAmpVoltB |sevenseg_dp_9      |    65|
|40    |    displayDCycleA  |sevenseg_10        |    45|
|41    |    displayDCycleB  |sevenseg_11        |    45|
|42    |    displayDashA    |sevenseg_12        |    49|
|43    |    displayFreqA    |sevenseg_freq      |    46|
|44    |    displayFreqB    |sevenseg_freq_13   |    46|
|45    |    displayMaxA     |sevenseg_14        |    41|
|46    |    displayMaxB     |sevenseg_15        |    45|
|47    |    displayMinA     |sevenseg_16        |    48|
|48    |    displayMinB     |sevenseg_17        |    46|
|49    |    displayVMaxA    |sevenseg_dp_18     |    47|
|50    |    displayVMaxB    |sevenseg_dp_19     |    59|
|51    |    displayVMinA    |sevenseg_dp_20     |    47|
|52    |    displayVMinB    |sevenseg_dp_21     |    66|
|53    |    vParseA         |parser_voltage     |  1192|
|54    |    vParseB         |parser_voltage_22  |   937|
|55    |  selLED            |display_led        |    36|
|56    |  selSignal         |signal_selector    |   143|
|57    |  selStep           |step_selector      |    47|
|58    |  u1                |DA2RefComp         |    79|
+------+--------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:38 ; elapsed = 00:01:43 . Memory (MB): peak = 855.781 ; gain = 648.531
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 170 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:25 ; elapsed = 00:01:33 . Memory (MB): peak = 855.781 ; gain = 350.492
Synthesis Optimization Complete : Time (s): cpu = 00:01:38 ; elapsed = 00:01:43 . Memory (MB): peak = 855.781 ; gain = 648.531
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2552 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 26 instances were transformed.
  LD => LDCE: 24 instances
  LDP => LDPE: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
99 Infos, 284 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:43 ; elapsed = 00:01:46 . Memory (MB): peak = 855.781 ; gain = 648.531
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.103 . Memory (MB): peak = 855.781 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Apr 01 16:41:31 2017...
