Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2015.1.0 (lin64) Build 0 Wed Jan 28 11:59:42 PST 2015
| Date              : Wed Jan 28 19:51:41 2015
| Host              : xsjrdevl19 running 64-bit Red Hat Enterprise Linux Client release 5.9 (Tikanga)
| Command           : report_timing -delay_type max -max_paths 10 -sort_by group -input_pins -file postsynth_timing_max.rpt
| Design            : sv_chip3_hierarchy_no_mem
| Device            : 7k70t-fbg676
| Speed File        : -2  PRODUCTION 1.12 2014-09-11
| Temperature Grade : C
----------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack:                    inf
  Source:                 tm3_vidin_sda_xhdl0_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            tm3_vidin_sda
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.138ns  (logic 2.673ns (85.163%)  route 0.466ns (14.837%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  tm3_vidin_sda_xhdl0_reg/C
                         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  tm3_vidin_sda_xhdl0_reg/Q
                         net (fo=1, unplaced)         0.466     0.689    tm3_vidin_sda_OBUF
                                                                      r  tm3_vidin_sda_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         2.450     3.138 r  tm3_vidin_sda_OBUF_inst/O
                         net (fo=0)                   0.000     3.138    tm3_vidin_sda
                                                                      r  tm3_vidin_sda
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vidin_addr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vidin_addr_reg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.138ns  (logic 2.673ns (85.163%)  route 0.466ns (14.837%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  vidin_addr_reg_reg[0]/C
                         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  vidin_addr_reg_reg[0]/Q
                         net (fo=1, unplaced)         0.466     0.689    vidin_addr_reg_OBUF[0]
                                                                      r  vidin_addr_reg_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.450     3.138 r  vidin_addr_reg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.138    vidin_addr_reg[0]
                                                                      r  vidin_addr_reg[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vidin_addr_reg_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vidin_addr_reg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.138ns  (logic 2.673ns (85.163%)  route 0.466ns (14.837%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  vidin_addr_reg_reg[10]/C
                         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  vidin_addr_reg_reg[10]/Q
                         net (fo=1, unplaced)         0.466     0.689    vidin_addr_reg_OBUF[10]
                                                                      r  vidin_addr_reg_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.450     3.138 r  vidin_addr_reg_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.138    vidin_addr_reg[10]
                                                                      r  vidin_addr_reg[10]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vidin_addr_reg_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vidin_addr_reg[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.138ns  (logic 2.673ns (85.163%)  route 0.466ns (14.837%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  vidin_addr_reg_reg[11]/C
                         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  vidin_addr_reg_reg[11]/Q
                         net (fo=1, unplaced)         0.466     0.689    vidin_addr_reg_OBUF[11]
                                                                      r  vidin_addr_reg_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.450     3.138 r  vidin_addr_reg_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.138    vidin_addr_reg[11]
                                                                      r  vidin_addr_reg[11]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vidin_addr_reg_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vidin_addr_reg[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.138ns  (logic 2.673ns (85.163%)  route 0.466ns (14.837%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  vidin_addr_reg_reg[12]/C
                         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  vidin_addr_reg_reg[12]/Q
                         net (fo=1, unplaced)         0.466     0.689    vidin_addr_reg_OBUF[12]
                                                                      r  vidin_addr_reg_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         2.450     3.138 r  vidin_addr_reg_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.138    vidin_addr_reg[12]
                                                                      r  vidin_addr_reg[12]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vidin_addr_reg_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vidin_addr_reg[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.138ns  (logic 2.673ns (85.163%)  route 0.466ns (14.837%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  vidin_addr_reg_reg[13]/C
                         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  vidin_addr_reg_reg[13]/Q
                         net (fo=1, unplaced)         0.466     0.689    vidin_addr_reg_OBUF[13]
                                                                      r  vidin_addr_reg_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.450     3.138 r  vidin_addr_reg_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.138    vidin_addr_reg[13]
                                                                      r  vidin_addr_reg[13]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vidin_addr_reg_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vidin_addr_reg[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.138ns  (logic 2.673ns (85.163%)  route 0.466ns (14.837%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  vidin_addr_reg_reg[14]/C
                         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  vidin_addr_reg_reg[14]/Q
                         net (fo=1, unplaced)         0.466     0.689    vidin_addr_reg_OBUF[14]
                                                                      r  vidin_addr_reg_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         2.450     3.138 r  vidin_addr_reg_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.138    vidin_addr_reg[14]
                                                                      r  vidin_addr_reg[14]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vidin_addr_reg_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vidin_addr_reg[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.138ns  (logic 2.673ns (85.163%)  route 0.466ns (14.837%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  vidin_addr_reg_reg[15]/C
                         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  vidin_addr_reg_reg[15]/Q
                         net (fo=1, unplaced)         0.466     0.689    vidin_addr_reg_OBUF[15]
                                                                      r  vidin_addr_reg_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         2.450     3.138 r  vidin_addr_reg_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.138    vidin_addr_reg[15]
                                                                      r  vidin_addr_reg[15]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vidin_addr_reg_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vidin_addr_reg[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.138ns  (logic 2.673ns (85.163%)  route 0.466ns (14.837%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  vidin_addr_reg_reg[16]/C
                         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  vidin_addr_reg_reg[16]/Q
                         net (fo=1, unplaced)         0.466     0.689    vidin_addr_reg_OBUF[16]
                                                                      r  vidin_addr_reg_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         2.450     3.138 r  vidin_addr_reg_OBUF[16]_inst/O
                         net (fo=0)                   0.000     3.138    vidin_addr_reg[16]
                                                                      r  vidin_addr_reg[16]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vidin_addr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vidin_addr_reg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.138ns  (logic 2.673ns (85.163%)  route 0.466ns (14.837%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  vidin_addr_reg_reg[1]/C
                         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  vidin_addr_reg_reg[1]/Q
                         net (fo=1, unplaced)         0.466     0.689    vidin_addr_reg_OBUF[1]
                                                                      r  vidin_addr_reg_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         2.450     3.138 r  vidin_addr_reg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.138    vidin_addr_reg[1]
                                                                      r  vidin_addr_reg[1]
  -------------------------------------------------------------------    -------------------




