
MYA-FC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000130  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000002e8  08000130  08000130  00010130  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000418  08000420  00010420  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000418  08000418  00010420  2**0
                  CONTENTS
  4 .ARM          00000000  08000418  08000418  00010420  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000418  08000420  00010420  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000418  08000418  00010418  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800041c  0800041c  0001041c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  00010420  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000000  08000420  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000001c  08000420  0002001c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00010420  2**0
                  CONTENTS, READONLY
 12 .debug_info   00000389  00000000  00000000  00010449  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000000eb  00000000  00000000  000107d2  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000060  00000000  00000000  000108c0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000048  00000000  00000000  00010920  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00001059  00000000  00000000  00010968  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00000489  00000000  00000000  000119c1  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00004302  00000000  00000000  00011e4a  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0001614c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000000c0  00000000  00000000  000161c8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000130 <__do_global_dtors_aux>:
 8000130:	b510      	push	{r4, lr}
 8000132:	4c05      	ldr	r4, [pc, #20]	; (8000148 <__do_global_dtors_aux+0x18>)
 8000134:	7823      	ldrb	r3, [r4, #0]
 8000136:	b933      	cbnz	r3, 8000146 <__do_global_dtors_aux+0x16>
 8000138:	4b04      	ldr	r3, [pc, #16]	; (800014c <__do_global_dtors_aux+0x1c>)
 800013a:	b113      	cbz	r3, 8000142 <__do_global_dtors_aux+0x12>
 800013c:	4804      	ldr	r0, [pc, #16]	; (8000150 <__do_global_dtors_aux+0x20>)
 800013e:	f3af 8000 	nop.w
 8000142:	2301      	movs	r3, #1
 8000144:	7023      	strb	r3, [r4, #0]
 8000146:	bd10      	pop	{r4, pc}
 8000148:	20000000 	.word	0x20000000
 800014c:	00000000 	.word	0x00000000
 8000150:	08000400 	.word	0x08000400

08000154 <frame_dummy>:
 8000154:	b508      	push	{r3, lr}
 8000156:	4b03      	ldr	r3, [pc, #12]	; (8000164 <frame_dummy+0x10>)
 8000158:	b11b      	cbz	r3, 8000162 <frame_dummy+0xe>
 800015a:	4903      	ldr	r1, [pc, #12]	; (8000168 <frame_dummy+0x14>)
 800015c:	4803      	ldr	r0, [pc, #12]	; (800016c <frame_dummy+0x18>)
 800015e:	f3af 8000 	nop.w
 8000162:	bd08      	pop	{r3, pc}
 8000164:	00000000 	.word	0x00000000
 8000168:	20000004 	.word	0x20000004
 800016c:	08000400 	.word	0x08000400

08000170 <myafc_clock_config>:
#define TIM2_EN()	(RCC->APB1ENR |= 0x01)
#define TIM3_EN()	(RCC->APB1ENR |= 0x02)
#define TIM4_EN()	(RCC->APB1ENR |= 0x04)

/* sets system clock to 8 x PLLMUL */
void myafc_clock_config(){
 8000170:	b480      	push	{r7}
 8000172:	af00      	add	r7, sp, #0

	RCC->CR |= RCC_CR_HSEON; // HSEON -> 1 Enable HSE clock
 8000174:	4b30      	ldr	r3, [pc, #192]	; (8000238 <myafc_clock_config+0xc8>)
 8000176:	681b      	ldr	r3, [r3, #0]
 8000178:	4a2f      	ldr	r2, [pc, #188]	; (8000238 <myafc_clock_config+0xc8>)
 800017a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800017e:	6013      	str	r3, [r2, #0]
	while (!(RCC->CR & RCC_CR_HSERDY)) {;} // w8 for HSERDY flag
 8000180:	bf00      	nop
 8000182:	4b2d      	ldr	r3, [pc, #180]	; (8000238 <myafc_clock_config+0xc8>)
 8000184:	681b      	ldr	r3, [r3, #0]
 8000186:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800018a:	2b00      	cmp	r3, #0
 800018c:	d0f9      	beq.n	8000182 <myafc_clock_config+0x12>

	/* disable PLL before changes */
	RCC->CR &= ~RCC_CR_PLLON;
 800018e:	4b2a      	ldr	r3, [pc, #168]	; (8000238 <myafc_clock_config+0xc8>)
 8000190:	681b      	ldr	r3, [r3, #0]
 8000192:	4a29      	ldr	r2, [pc, #164]	; (8000238 <myafc_clock_config+0xc8>)
 8000194:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8000198:	6013      	str	r3, [r2, #0]
	while ((RCC->CR & RCC_CR_PLLRDY)) {} // wait till PLL is unlocked
 800019a:	bf00      	nop
 800019c:	4b26      	ldr	r3, [pc, #152]	; (8000238 <myafc_clock_config+0xc8>)
 800019e:	681b      	ldr	r3, [r3, #0]
 80001a0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80001a4:	2b00      	cmp	r3, #0
 80001a6:	d1f9      	bne.n	800019c <myafc_clock_config+0x2c>

	RCC->CFGR |= RCC_CFGR_PLLSRC; // HSE selected as PLL source
 80001a8:	4b23      	ldr	r3, [pc, #140]	; (8000238 <myafc_clock_config+0xc8>)
 80001aa:	685b      	ldr	r3, [r3, #4]
 80001ac:	4a22      	ldr	r2, [pc, #136]	; (8000238 <myafc_clock_config+0xc8>)
 80001ae:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80001b2:	6053      	str	r3, [r2, #4]

	/* set PLL multiplier value */
	RCC->CFGR &= ~(RCC_CFGR_PLLMUL); // reset first
 80001b4:	4b20      	ldr	r3, [pc, #128]	; (8000238 <myafc_clock_config+0xc8>)
 80001b6:	685b      	ldr	r3, [r3, #4]
 80001b8:	4a1f      	ldr	r2, [pc, #124]	; (8000238 <myafc_clock_config+0xc8>)
 80001ba:	f423 1370 	bic.w	r3, r3, #3932160	; 0x3c0000
 80001be:	6053      	str	r3, [r2, #4]
	RCC->CFGR |= RCC_CFGR_PLLMUL_MUL3; // PLL multiplier = 3
 80001c0:	4b1d      	ldr	r3, [pc, #116]	; (8000238 <myafc_clock_config+0xc8>)
 80001c2:	685b      	ldr	r3, [r3, #4]
 80001c4:	4a1c      	ldr	r2, [pc, #112]	; (8000238 <myafc_clock_config+0xc8>)
 80001c6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80001ca:	6053      	str	r3, [r2, #4]

	RCC->CFGR &= ~RCC_CFGR_HPRE; // AHB prescaler = 1
 80001cc:	4b1a      	ldr	r3, [pc, #104]	; (8000238 <myafc_clock_config+0xc8>)
 80001ce:	685b      	ldr	r3, [r3, #4]
 80001d0:	4a19      	ldr	r2, [pc, #100]	; (8000238 <myafc_clock_config+0xc8>)
 80001d2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80001d6:	6053      	str	r3, [r2, #4]

	RCC->CFGR &= ~RCC_CFGR_PPRE1; // APB1 prescaler = 1
 80001d8:	4b17      	ldr	r3, [pc, #92]	; (8000238 <myafc_clock_config+0xc8>)
 80001da:	685b      	ldr	r3, [r3, #4]
 80001dc:	4a16      	ldr	r2, [pc, #88]	; (8000238 <myafc_clock_config+0xc8>)
 80001de:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80001e2:	6053      	str	r3, [r2, #4]

	RCC->CFGR &= ~RCC_CFGR_PPRE2; // APB2 prescaler = 1
 80001e4:	4b14      	ldr	r3, [pc, #80]	; (8000238 <myafc_clock_config+0xc8>)
 80001e6:	685b      	ldr	r3, [r3, #4]
 80001e8:	4a13      	ldr	r2, [pc, #76]	; (8000238 <myafc_clock_config+0xc8>)
 80001ea:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 80001ee:	6053      	str	r3, [r2, #4]

	RCC->CR |= RCC_CR_PLLON; // activate PLL
 80001f0:	4b11      	ldr	r3, [pc, #68]	; (8000238 <myafc_clock_config+0xc8>)
 80001f2:	681b      	ldr	r3, [r3, #0]
 80001f4:	4a10      	ldr	r2, [pc, #64]	; (8000238 <myafc_clock_config+0xc8>)
 80001f6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80001fa:	6013      	str	r3, [r2, #0]
	while (!(RCC->CR & RCC_CR_PLLRDY)) {} // wait till PLL is locked/ready
 80001fc:	bf00      	nop
 80001fe:	4b0e      	ldr	r3, [pc, #56]	; (8000238 <myafc_clock_config+0xc8>)
 8000200:	681b      	ldr	r3, [r3, #0]
 8000202:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000206:	2b00      	cmp	r3, #0
 8000208:	d0f9      	beq.n	80001fe <myafc_clock_config+0x8e>

	RCC->CFGR &= ~RCC_CFGR_SW;
 800020a:	4b0b      	ldr	r3, [pc, #44]	; (8000238 <myafc_clock_config+0xc8>)
 800020c:	685b      	ldr	r3, [r3, #4]
 800020e:	4a0a      	ldr	r2, [pc, #40]	; (8000238 <myafc_clock_config+0xc8>)
 8000210:	f023 0303 	bic.w	r3, r3, #3
 8000214:	6053      	str	r3, [r2, #4]
	RCC->CFGR |= RCC_CFGR_SW_PLL; // choose PLL as system clock
 8000216:	4b08      	ldr	r3, [pc, #32]	; (8000238 <myafc_clock_config+0xc8>)
 8000218:	685b      	ldr	r3, [r3, #4]
 800021a:	4a07      	ldr	r2, [pc, #28]	; (8000238 <myafc_clock_config+0xc8>)
 800021c:	f043 0302 	orr.w	r3, r3, #2
 8000220:	6053      	str	r3, [r2, #4]
	/* Wait for SYSCLK to be PPL */
	while((RCC->CFGR & RCC_CFGR_SWS_PLL) != RCC_CFGR_SWS_PLL);
 8000222:	bf00      	nop
 8000224:	4b04      	ldr	r3, [pc, #16]	; (8000238 <myafc_clock_config+0xc8>)
 8000226:	685b      	ldr	r3, [r3, #4]
 8000228:	f003 0308 	and.w	r3, r3, #8
 800022c:	2b08      	cmp	r3, #8
 800022e:	d1f9      	bne.n	8000224 <myafc_clock_config+0xb4>

	return;
 8000230:	bf00      	nop

}
 8000232:	46bd      	mov	sp, r7
 8000234:	bc80      	pop	{r7}
 8000236:	4770      	bx	lr
 8000238:	40021000 	.word	0x40021000

0800023c <TIM2_IRQHandler>:

#if !defined(__SOFT_FP__) && defined(__ARM_FP)
  #warning "FPU is not initialized, but the project is compiling for an FPU. Please initialize the FPU before use."
#endif

void TIM2_IRQHandler(){
 800023c:	b480      	push	{r7}
 800023e:	af00      	add	r7, sp, #0

	// GPIOC->ODR ^= (0x1 << 13);
	TIM2->SR &= ~(0x01); // clear UIF
 8000240:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000244:	691b      	ldr	r3, [r3, #16]
 8000246:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800024a:	f023 0301 	bic.w	r3, r3, #1
 800024e:	6113      	str	r3, [r2, #16]
	return;
 8000250:	bf00      	nop
}
 8000252:	46bd      	mov	sp, r7
 8000254:	bc80      	pop	{r7}
 8000256:	4770      	bx	lr

08000258 <main>:


int main(void)
{
 8000258:	b580      	push	{r7, lr}
 800025a:	af00      	add	r7, sp, #0

	myafc_clock_config();
 800025c:	f7ff ff88 	bl	8000170 <myafc_clock_config>
	GPIOC_EN();
 8000260:	4b3c      	ldr	r3, [pc, #240]	; (8000354 <main+0xfc>)
 8000262:	699b      	ldr	r3, [r3, #24]
 8000264:	4a3b      	ldr	r2, [pc, #236]	; (8000354 <main+0xfc>)
 8000266:	f043 0310 	orr.w	r3, r3, #16
 800026a:	6193      	str	r3, [r2, #24]
	GPIOA_EN();
 800026c:	4b39      	ldr	r3, [pc, #228]	; (8000354 <main+0xfc>)
 800026e:	699b      	ldr	r3, [r3, #24]
 8000270:	4a38      	ldr	r2, [pc, #224]	; (8000354 <main+0xfc>)
 8000272:	f043 0304 	orr.w	r3, r3, #4
 8000276:	6193      	str	r3, [r2, #24]
	AFIO_EN();
 8000278:	4b36      	ldr	r3, [pc, #216]	; (8000354 <main+0xfc>)
 800027a:	699b      	ldr	r3, [r3, #24]
 800027c:	4a35      	ldr	r2, [pc, #212]	; (8000354 <main+0xfc>)
 800027e:	f043 0301 	orr.w	r3, r3, #1
 8000282:	6193      	str	r3, [r2, #24]
	TIM2_EN();
 8000284:	4b33      	ldr	r3, [pc, #204]	; (8000354 <main+0xfc>)
 8000286:	69db      	ldr	r3, [r3, #28]
 8000288:	4a32      	ldr	r2, [pc, #200]	; (8000354 <main+0xfc>)
 800028a:	f043 0301 	orr.w	r3, r3, #1
 800028e:	61d3      	str	r3, [r2, #28]

	GPIOC->CRH = 0x300000;
 8000290:	4b31      	ldr	r3, [pc, #196]	; (8000358 <main+0x100>)
 8000292:	f44f 1240 	mov.w	r2, #3145728	; 0x300000
 8000296:	605a      	str	r2, [r3, #4]
	GPIOC->BSRR |= 0x2000;
 8000298:	4b2f      	ldr	r3, [pc, #188]	; (8000358 <main+0x100>)
 800029a:	691b      	ldr	r3, [r3, #16]
 800029c:	4a2e      	ldr	r2, [pc, #184]	; (8000358 <main+0x100>)
 800029e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80002a2:	6113      	str	r3, [r2, #16]

	GPIOA->CRL |= 0x01; // output mode for PA0
 80002a4:	4b2d      	ldr	r3, [pc, #180]	; (800035c <main+0x104>)
 80002a6:	681b      	ldr	r3, [r3, #0]
 80002a8:	4a2c      	ldr	r2, [pc, #176]	; (800035c <main+0x104>)
 80002aa:	f043 0301 	orr.w	r3, r3, #1
 80002ae:	6013      	str	r3, [r2, #0]
	GPIOA->CRL &= ~(0x0C);
 80002b0:	4b2a      	ldr	r3, [pc, #168]	; (800035c <main+0x104>)
 80002b2:	681b      	ldr	r3, [r3, #0]
 80002b4:	4a29      	ldr	r2, [pc, #164]	; (800035c <main+0x104>)
 80002b6:	f023 030c 	bic.w	r3, r3, #12
 80002ba:	6013      	str	r3, [r2, #0]
	GPIOA->CRL |= 0x08; // AF Push-pull
 80002bc:	4b27      	ldr	r3, [pc, #156]	; (800035c <main+0x104>)
 80002be:	681b      	ldr	r3, [r3, #0]
 80002c0:	4a26      	ldr	r2, [pc, #152]	; (800035c <main+0x104>)
 80002c2:	f043 0308 	orr.w	r3, r3, #8
 80002c6:	6013      	str	r3, [r2, #0]

	TIM2->PSC = 23; // Timer counts at 1 MHz
 80002c8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80002cc:	2217      	movs	r2, #23
 80002ce:	629a      	str	r2, [r3, #40]	; 0x28
	TIM2->ARR = 19999;  // set frequency of counter overflow to 50 Hz
 80002d0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80002d4:	f644 621f 	movw	r2, #19999	; 0x4e1f
 80002d8:	62da      	str	r2, [r3, #44]	; 0x2c
	// CCR = 999 : 1000 us
	// CCR = 1999 : 2000 us
	// desired us pulse width = x ;
	// CCR = x - 1

	TIM2->CCR1 = 1299;
 80002da:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80002de:	f240 5213 	movw	r2, #1299	; 0x513
 80002e2:	635a      	str	r2, [r3, #52]	; 0x34

	TIM2->DIER |= 0x01; // update interrupt enable
 80002e4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80002e8:	68db      	ldr	r3, [r3, #12]
 80002ea:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80002ee:	f043 0301 	orr.w	r3, r3, #1
 80002f2:	60d3      	str	r3, [r2, #12]

	TIM2->CCMR1 &= ~(0x03); // set CC1 channel as output channel
 80002f4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80002f8:	699b      	ldr	r3, [r3, #24]
 80002fa:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80002fe:	f023 0303 	bic.w	r3, r3, #3
 8000302:	6193      	str	r3, [r2, #24]
	TIM2->CCMR1 &= ~(0b111 << 4);
 8000304:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000308:	699b      	ldr	r3, [r3, #24]
 800030a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800030e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000312:	6193      	str	r3, [r2, #24]
	TIM2->CCMR1 |= (0b110 << 4); // PWM mode 1
 8000314:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000318:	699b      	ldr	r3, [r3, #24]
 800031a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800031e:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8000322:	6193      	str	r3, [r2, #24]

	TIM2->CCER |= 0x01; // CC1E enable the channel
 8000324:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000328:	6a1b      	ldr	r3, [r3, #32]
 800032a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800032e:	f043 0301 	orr.w	r3, r3, #1
 8000332:	6213      	str	r3, [r2, #32]

	TIM2->CR1 |= 0x01; // Counter Enable (CEN)
 8000334:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000338:	681b      	ldr	r3, [r3, #0]
 800033a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800033e:	f043 0301 	orr.w	r3, r3, #1
 8000342:	6013      	str	r3, [r2, #0]

	NVIC->ISER[0] |= 0x01 << 28; // enable TIM2 global interrupt
 8000344:	4b06      	ldr	r3, [pc, #24]	; (8000360 <main+0x108>)
 8000346:	681b      	ldr	r3, [r3, #0]
 8000348:	4a05      	ldr	r2, [pc, #20]	; (8000360 <main+0x108>)
 800034a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800034e:	6013      	str	r3, [r2, #0]

	for(;;){
 8000350:	e7fe      	b.n	8000350 <main+0xf8>
 8000352:	bf00      	nop
 8000354:	40021000 	.word	0x40021000
 8000358:	40011000 	.word	0x40011000
 800035c:	40010800 	.word	0x40010800
 8000360:	e000e100 	.word	0xe000e100

08000364 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000364:	480d      	ldr	r0, [pc, #52]	; (800039c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000366:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000368:	480d      	ldr	r0, [pc, #52]	; (80003a0 <LoopForever+0x6>)
  ldr r1, =_edata
 800036a:	490e      	ldr	r1, [pc, #56]	; (80003a4 <LoopForever+0xa>)
  ldr r2, =_sidata
 800036c:	4a0e      	ldr	r2, [pc, #56]	; (80003a8 <LoopForever+0xe>)
  movs r3, #0
 800036e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000370:	e002      	b.n	8000378 <LoopCopyDataInit>

08000372 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000372:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000374:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000376:	3304      	adds	r3, #4

08000378 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000378:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800037a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800037c:	d3f9      	bcc.n	8000372 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800037e:	4a0b      	ldr	r2, [pc, #44]	; (80003ac <LoopForever+0x12>)
  ldr r4, =_ebss
 8000380:	4c0b      	ldr	r4, [pc, #44]	; (80003b0 <LoopForever+0x16>)
  movs r3, #0
 8000382:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000384:	e001      	b.n	800038a <LoopFillZerobss>

08000386 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000386:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000388:	3204      	adds	r2, #4

0800038a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800038a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800038c:	d3fb      	bcc.n	8000386 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 800038e:	f3af 8000 	nop.w
/* Call static constructors */
  bl __libc_init_array
 8000392:	f000 f811 	bl	80003b8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000396:	f7ff ff5f 	bl	8000258 <main>

0800039a <LoopForever>:

LoopForever:
    b LoopForever
 800039a:	e7fe      	b.n	800039a <LoopForever>
  ldr   r0, =_estack
 800039c:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 80003a0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80003a4:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 80003a8:	08000420 	.word	0x08000420
  ldr r2, =_sbss
 80003ac:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 80003b0:	2000001c 	.word	0x2000001c

080003b4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80003b4:	e7fe      	b.n	80003b4 <ADC1_2_IRQHandler>
	...

080003b8 <__libc_init_array>:
 80003b8:	b570      	push	{r4, r5, r6, lr}
 80003ba:	2500      	movs	r5, #0
 80003bc:	4e0c      	ldr	r6, [pc, #48]	; (80003f0 <__libc_init_array+0x38>)
 80003be:	4c0d      	ldr	r4, [pc, #52]	; (80003f4 <__libc_init_array+0x3c>)
 80003c0:	1ba4      	subs	r4, r4, r6
 80003c2:	10a4      	asrs	r4, r4, #2
 80003c4:	42a5      	cmp	r5, r4
 80003c6:	d109      	bne.n	80003dc <__libc_init_array+0x24>
 80003c8:	f000 f81a 	bl	8000400 <_init>
 80003cc:	2500      	movs	r5, #0
 80003ce:	4e0a      	ldr	r6, [pc, #40]	; (80003f8 <__libc_init_array+0x40>)
 80003d0:	4c0a      	ldr	r4, [pc, #40]	; (80003fc <__libc_init_array+0x44>)
 80003d2:	1ba4      	subs	r4, r4, r6
 80003d4:	10a4      	asrs	r4, r4, #2
 80003d6:	42a5      	cmp	r5, r4
 80003d8:	d105      	bne.n	80003e6 <__libc_init_array+0x2e>
 80003da:	bd70      	pop	{r4, r5, r6, pc}
 80003dc:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80003e0:	4798      	blx	r3
 80003e2:	3501      	adds	r5, #1
 80003e4:	e7ee      	b.n	80003c4 <__libc_init_array+0xc>
 80003e6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80003ea:	4798      	blx	r3
 80003ec:	3501      	adds	r5, #1
 80003ee:	e7f2      	b.n	80003d6 <__libc_init_array+0x1e>
 80003f0:	08000418 	.word	0x08000418
 80003f4:	08000418 	.word	0x08000418
 80003f8:	08000418 	.word	0x08000418
 80003fc:	0800041c 	.word	0x0800041c

08000400 <_init>:
 8000400:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000402:	bf00      	nop
 8000404:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000406:	bc08      	pop	{r3}
 8000408:	469e      	mov	lr, r3
 800040a:	4770      	bx	lr

0800040c <_fini>:
 800040c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800040e:	bf00      	nop
 8000410:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000412:	bc08      	pop	{r3}
 8000414:	469e      	mov	lr, r3
 8000416:	4770      	bx	lr
