#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_000000000089a210 .scope module, "tb" "tb" 2 1;
 .timescale 0 0;
v0000000000907430_0 .var "clk", 0 0;
S_000000000089a3a0 .scope module, "DUT" "chip" 2 14, 3 9 0, S_000000000089a210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
v0000000000907bb0_0 .net "alu_op", 1 0, v00000000008b3cb0_0;  1 drivers
v0000000000906cb0_0 .net "alu_src", 0 0, v00000000008b42f0_0;  1 drivers
v00000000009083d0_0 .net "beq", 0 0, v00000000008b46b0_0;  1 drivers
v0000000000908290_0 .net "bne", 0 0, v00000000008b3e90_0;  1 drivers
v0000000000906a30_0 .net "clk", 0 0, v0000000000907430_0;  1 drivers
v0000000000907110_0 .net "j", 0 0, v00000000008b4930_0;  1 drivers
v0000000000908470_0 .net "mem_r", 0 0, v00000000008b4ed0_0;  1 drivers
v00000000009080b0_0 .net "mem_to_reg", 0 0, v00000000008b3990_0;  1 drivers
v00000000009085b0_0 .net "mem_w", 0 0, v00000000008b3170_0;  1 drivers
v00000000009067b0_0 .net "opcode", 3 0, L_0000000000908330;  1 drivers
v0000000000907250_0 .net "reg_dst", 0 0, v00000000008b4e30_0;  1 drivers
v00000000009076b0_0 .net "reg_w", 0 0, v00000000008b3030_0;  1 drivers
S_0000000000887480 .scope module, "chip_connect" "chipcontrol" 3 16, 4 1 0, S_000000000089a3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /OUTPUT 1 "reg_dst";
    .port_info 2 /OUTPUT 1 "alu_src";
    .port_info 3 /OUTPUT 1 "mem_to_reg";
    .port_info 4 /OUTPUT 1 "reg_w";
    .port_info 5 /OUTPUT 1 "mem_r";
    .port_info 6 /OUTPUT 1 "mem_w";
    .port_info 7 /OUTPUT 1 "beq";
    .port_info 8 /OUTPUT 1 "bne";
    .port_info 9 /OUTPUT 1 "j";
    .port_info 10 /OUTPUT 2 "alu_op";
v00000000008b3cb0_0 .var "alu_op", 1 0;
v00000000008b42f0_0 .var "alu_src", 0 0;
v00000000008b46b0_0 .var "beq", 0 0;
v00000000008b3e90_0 .var "bne", 0 0;
v00000000008b4930_0 .var "j", 0 0;
v00000000008b4ed0_0 .var "mem_r", 0 0;
v00000000008b3990_0 .var "mem_to_reg", 0 0;
v00000000008b3170_0 .var "mem_w", 0 0;
v00000000008b4750_0 .net "opcode", 3 0, L_0000000000908330;  alias, 1 drivers
v00000000008b4e30_0 .var "reg_dst", 0 0;
v00000000008b3030_0 .var "reg_w", 0 0;
E_00000000008b9070 .event edge, v00000000008b4750_0;
S_0000000000887610 .scope module, "datapath_connect" "datapath" 3 23, 5 1 0, S_000000000089a3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 4 "opcode";
    .port_info 2 /INPUT 1 "reg_dst";
    .port_info 3 /INPUT 1 "alu_src";
    .port_info 4 /INPUT 1 "mem_to_reg";
    .port_info 5 /INPUT 1 "reg_w";
    .port_info 6 /INPUT 1 "mem_r";
    .port_info 7 /INPUT 1 "mem_w";
    .port_info 8 /INPUT 1 "beq";
    .port_info 9 /INPUT 1 "bne";
    .port_info 10 /INPUT 1 "j";
    .port_info 11 /INPUT 2 "alu_op";
L_00000000008ad4b0 .functor AND 1, v00000000008b46b0_0, L_0000000000907570, C4<1>, C4<1>;
L_00000000008ad590 .functor NOT 1, L_0000000000907570, C4<0>, C4<0>, C4<0>;
L_00000000008add70 .functor AND 1, v00000000008b3e90_0, L_00000000008ad590, C4<1>, C4<1>;
L_00000000008ae0f0 .functor OR 1, L_00000000008ad4b0, L_00000000008add70, C4<0>, C4<0>;
L_0000000001410088 .functor BUFT 1, C4<0000000000000010>, C4<0>, C4<0>, C4<0>;
v0000000000904b70_0 .net/2u *"_s0", 15 0, L_0000000001410088;  1 drivers
v00000000009054d0_0 .net *"_s11", 2 0, L_00000000009077f0;  1 drivers
v0000000000904d50_0 .net *"_s13", 2 0, L_0000000000906990;  1 drivers
v0000000000904c10_0 .net *"_s19", 0 0, L_0000000000907390;  1 drivers
v0000000000904850_0 .net *"_s20", 9 0, L_0000000000907ed0;  1 drivers
v0000000000905610_0 .net *"_s23", 5 0, L_00000000009074d0;  1 drivers
v0000000000904210_0 .net *"_s31", 2 0, L_0000000000907e30;  1 drivers
v0000000000905c50_0 .net *"_s33", 11 0, L_0000000000908150;  1 drivers
L_00000000014100d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000000904710_0 .net/2u *"_s34", 0 0, L_00000000014100d0;  1 drivers
v0000000000904cb0_0 .net *"_s38", 0 0, L_00000000008ad4b0;  1 drivers
v0000000000905570_0 .net *"_s40", 0 0, L_00000000008ad590;  1 drivers
v0000000000905a70_0 .net *"_s42", 0 0, L_00000000008add70;  1 drivers
v0000000000905750_0 .net *"_s44", 0 0, L_00000000008ae0f0;  1 drivers
v00000000009040d0_0 .net *"_s46", 15 0, L_0000000000906df0;  1 drivers
v00000000009057f0_0 .net "alu_cnt", 2 0, v00000000008b3d50_0;  1 drivers
v00000000009042b0_0 .net "alu_op", 1 0, v00000000008b3cb0_0;  alias, 1 drivers
v0000000000905890_0 .net "alu_out", 15 0, v00000000008b4a70_0;  1 drivers
v0000000000905110_0 .net "alu_src", 0 0, v00000000008b42f0_0;  alias, 1 drivers
v0000000000904df0_0 .net "b", 15 0, L_0000000000906c10;  1 drivers
v0000000000905930_0 .net "beq", 0 0, v00000000008b46b0_0;  alias, 1 drivers
v0000000000905d90_0 .net "bne", 0 0, v00000000008b3e90_0;  alias, 1 drivers
v0000000000905070_0 .net "clk", 0 0, v0000000000907430_0;  alias, 1 drivers
v00000000009059d0_0 .net "immext", 15 0, L_0000000000906ad0;  1 drivers
v0000000000905b10_0 .net "instruction", 15 0, L_00000000008ad980;  1 drivers
v00000000009051b0_0 .net "iszero", 0 0, L_0000000000907570;  1 drivers
v0000000000905cf0_0 .net "j", 0 0, v00000000008b4930_0;  alias, 1 drivers
v0000000000903ef0_0 .net "mem_r", 0 0, v00000000008b4ed0_0;  alias, 1 drivers
v0000000000904170_0 .net "mem_read_data", 15 0, L_0000000000906e90;  1 drivers
v0000000000905250_0 .net "mem_to_reg", 0 0, v00000000008b3990_0;  alias, 1 drivers
v0000000000905bb0_0 .net "mem_w", 0 0, v00000000008b3170_0;  alias, 1 drivers
v0000000000904350_0 .net "opcode", 3 0, L_0000000000908330;  alias, 1 drivers
v00000000009052f0_0 .var "pc", 15 0;
v0000000000904490_0 .net "pc_branch", 15 0, L_0000000000907d90;  1 drivers
v00000000009043f0_0 .net "pc_jump", 15 0, L_0000000000906b70;  1 drivers
v0000000000905390_0 .net "pc_next", 15 0, L_0000000000907070;  1 drivers
v0000000000905430_0 .net "pc_plus2", 15 0, L_0000000000907750;  1 drivers
v0000000000904530_0 .net "rd1", 15 0, L_00000000008ad600;  1 drivers
v0000000000906fd0_0 .net "rd2", 15 0, L_00000000008ad910;  1 drivers
v0000000000906850_0 .net "reg_dst", 0 0, v00000000008b4e30_0;  alias, 1 drivers
v00000000009068f0_0 .net "reg_w", 0 0, v00000000008b3030_0;  alias, 1 drivers
v00000000009072f0_0 .net "rs1", 2 0, L_0000000000907610;  1 drivers
v0000000000906710_0 .net "rs2", 2 0, L_0000000000908510;  1 drivers
v0000000000907cf0_0 .net "wd", 15 0, L_0000000000906d50;  1 drivers
v00000000009081f0_0 .net "ws", 2 0, L_0000000000907890;  1 drivers
L_0000000000907750 .arith/sum 16, v00000000009052f0_0, L_0000000001410088;
L_0000000000908330 .part L_00000000008ad980, 12, 4;
L_0000000000907610 .part L_00000000008ad980, 9, 3;
L_0000000000908510 .part L_00000000008ad980, 6, 3;
L_00000000009077f0 .part L_00000000008ad980, 3, 3;
L_0000000000906990 .part L_00000000008ad980, 6, 3;
L_0000000000907890 .functor MUXZ 3, L_0000000000906990, L_00000000009077f0, v00000000008b4e30_0, C4<>;
L_0000000000906d50 .functor MUXZ 16, v00000000008b4a70_0, L_0000000000906e90, v00000000008b3990_0, C4<>;
L_0000000000907390 .part L_00000000008ad980, 5, 1;
LS_0000000000907ed0_0_0 .concat [ 1 1 1 1], L_0000000000907390, L_0000000000907390, L_0000000000907390, L_0000000000907390;
LS_0000000000907ed0_0_4 .concat [ 1 1 1 1], L_0000000000907390, L_0000000000907390, L_0000000000907390, L_0000000000907390;
LS_0000000000907ed0_0_8 .concat [ 1 1 0 0], L_0000000000907390, L_0000000000907390;
L_0000000000907ed0 .concat [ 4 4 2 0], LS_0000000000907ed0_0_0, LS_0000000000907ed0_0_4, LS_0000000000907ed0_0_8;
L_00000000009074d0 .part L_00000000008ad980, 0, 6;
L_0000000000906ad0 .concat [ 6 10 0 0], L_00000000009074d0, L_0000000000907ed0;
L_0000000000906c10 .functor MUXZ 16, L_00000000008ad910, L_0000000000906ad0, v00000000008b42f0_0, C4<>;
L_0000000000907d90 .arith/sum 16, L_0000000000907750, L_0000000000906ad0;
L_0000000000907e30 .part L_0000000000907750, 13, 3;
L_0000000000908150 .part L_00000000008ad980, 0, 12;
L_0000000000906b70 .concat [ 1 12 3 0], L_00000000014100d0, L_0000000000908150, L_0000000000907e30;
L_0000000000906df0 .functor MUXZ 16, L_0000000000907750, L_0000000000907d90, L_00000000008ae0f0, C4<>;
L_0000000000907070 .functor MUXZ 16, L_0000000000906df0, L_0000000000906b70, v00000000008b4930_0, C4<>;
S_00000000008820e0 .scope module, "alu_connect" "alu" 5 54, 6 1 0, S_0000000000887610;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 3 "alu_cnt";
    .port_info 3 /OUTPUT 16 "result";
    .port_info 4 /OUTPUT 1 "iszero";
L_00000000014101a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000008b3ad0_0 .net/2u *"_s0", 15 0, L_00000000014101a8;  1 drivers
v00000000008b3b70_0 .net *"_s2", 0 0, L_0000000000906f30;  1 drivers
L_00000000014101f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000000008b3c10_0 .net/2u *"_s4", 0 0, L_00000000014101f0;  1 drivers
L_0000000001410238 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000008b3f30_0 .net/2u *"_s6", 0 0, L_0000000001410238;  1 drivers
v00000000008b44d0_0 .net "a", 15 0, L_00000000008ad600;  alias, 1 drivers
v00000000008b4890_0 .net "alu_cnt", 2 0, v00000000008b3d50_0;  alias, 1 drivers
v00000000008b4390_0 .net "b", 15 0, L_0000000000906c10;  alias, 1 drivers
v00000000008b49d0_0 .net "iszero", 0 0, L_0000000000907570;  alias, 1 drivers
v00000000008b4a70_0 .var "result", 15 0;
E_00000000008b9570 .event edge, v00000000008b4890_0, v00000000008b44d0_0, v00000000008b4390_0;
L_0000000000906f30 .cmp/eq 16, v00000000008b4a70_0, L_00000000014101a8;
L_0000000000907570 .functor MUXZ 1, L_0000000001410238, L_00000000014101f0, L_0000000000906f30, C4<>;
S_0000000000882270 .scope module, "alucontrol_connect" "alucontrol" 5 58, 7 1 0, S_0000000000887610;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "alu_op";
    .port_info 1 /INPUT 4 "opcode";
    .port_info 2 /OUTPUT 3 "alu_cnt";
v00000000008b4b10_0 .net *"_s1", 5 0, L_0000000000907a70;  1 drivers
v00000000008b3d50_0 .var "alu_cnt", 2 0;
v00000000008b30d0_0 .net "alu_op", 1 0, v00000000008b3cb0_0;  alias, 1 drivers
v00000000008b3fd0_0 .net "opcode", 3 0, L_0000000000908330;  alias, 1 drivers
E_00000000008b9f30 .event edge, L_0000000000907a70;
L_0000000000907a70 .concat [ 4 2 0 0], L_0000000000908330, v00000000008b3cb0_0;
S_000000000088cc90 .scope module, "dm_connect" "datamemory" 5 48, 8 1 0, S_0000000000887610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 16 "mem_address";
    .port_info 2 /INPUT 16 "mem_write_data";
    .port_info 3 /INPUT 1 "mem_write_enable";
    .port_info 4 /INPUT 1 "mem_read_enable";
    .port_info 5 /OUTPUT 16 "mem_read_data";
v00000000008b3210_0 .net *"_s0", 15 0, L_00000000009079d0;  1 drivers
L_0000000001410160 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000008b4110_0 .net/2u *"_s2", 15 0, L_0000000001410160;  1 drivers
v00000000008b32b0_0 .net "clk", 0 0, v0000000000907430_0;  alias, 1 drivers
v00000000008b41b0_0 .net "mem_address", 15 0, v00000000008b4a70_0;  alias, 1 drivers
v00000000008b3350_0 .net "mem_read_data", 15 0, L_0000000000906e90;  alias, 1 drivers
v00000000008b3710_0 .net "mem_read_enable", 0 0, v00000000008b4ed0_0;  alias, 1 drivers
v00000000008b33f0_0 .net "mem_write_data", 15 0, L_00000000008ad910;  alias, 1 drivers
v00000000008b4bb0_0 .net "mem_write_enable", 0 0, v00000000008b3170_0;  alias, 1 drivers
v00000000008b3490 .array "memory", 0 7, 15 0;
E_00000000008b9370 .event posedge, v00000000008b32b0_0;
L_00000000009079d0 .array/port v00000000008b3490, v00000000008b4a70_0;
L_0000000000906e90 .functor MUXZ 16, L_0000000001410160, L_00000000009079d0, v00000000008b4ed0_0, C4<>;
S_000000000088ce20 .scope module, "gpr_connect" "gpr" 5 62, 9 1 0, S_0000000000887610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 3 "rs1";
    .port_info 3 /INPUT 3 "rs2";
    .port_info 4 /INPUT 3 "ws";
    .port_info 5 /OUTPUT 16 "rd1";
    .port_info 6 /OUTPUT 16 "rd2";
    .port_info 7 /OUTPUT 16 "wd";
L_00000000008ad600 .functor BUFZ 16, L_0000000000907c50, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_00000000008ad910 .functor BUFZ 16, L_000000000091aaa0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v00000000008b4430_0 .net *"_s0", 15 0, L_0000000000907c50;  1 drivers
v00000000008b3530_0 .net *"_s10", 4 0, L_000000000091a140;  1 drivers
L_00000000014102c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000008b35d0_0 .net *"_s13", 1 0, L_00000000014102c8;  1 drivers
v00000000008b4250_0 .net *"_s2", 4 0, L_0000000000907b10;  1 drivers
L_0000000001410280 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000008b3670_0 .net *"_s5", 1 0, L_0000000001410280;  1 drivers
v00000000008b37b0_0 .net *"_s8", 15 0, L_000000000091aaa0;  1 drivers
v00000000008b3850_0 .net "clk", 0 0, v0000000000907430_0;  alias, 1 drivers
v00000000008b4570 .array "gprarray", 0 7, 15 0;
v00000000008b4cf0_0 .var/i "i", 31 0;
v00000000008b3df0_0 .net "rd1", 15 0, L_00000000008ad600;  alias, 1 drivers
v0000000000903f90_0 .net "rd2", 15 0, L_00000000008ad910;  alias, 1 drivers
v00000000009045d0_0 .net "rs1", 2 0, L_0000000000907610;  alias, 1 drivers
v0000000000904670_0 .net "rs2", 2 0, L_0000000000908510;  alias, 1 drivers
v0000000000904a30_0 .net "wd", 15 0, L_0000000000906d50;  alias, 1 drivers
v00000000009048f0_0 .net "we", 0 0, v00000000008b3030_0;  alias, 1 drivers
v00000000009047b0_0 .net "ws", 2 0, L_0000000000907890;  alias, 1 drivers
L_0000000000907c50 .array/port v00000000008b4570, L_0000000000907b10;
L_0000000000907b10 .concat [ 3 2 0 0], L_0000000000907610, L_0000000001410280;
L_000000000091aaa0 .array/port v00000000008b4570, L_000000000091a140;
L_000000000091a140 .concat [ 3 2 0 0], L_0000000000908510, L_00000000014102c8;
S_00000000008857c0 .scope module, "im_connect" "instructionmemory" 5 44, 10 1 0, S_0000000000887610;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "pc";
    .port_info 1 /OUTPUT 16 "instruction";
L_00000000008ad980 .functor BUFZ 16, L_0000000000907f70, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0000000000904e90_0 .net *"_s0", 15 0, L_0000000000907f70;  1 drivers
L_0000000001410118 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000000904ad0_0 .net/2u *"_s2", 0 0, L_0000000001410118;  1 drivers
v00000000009056b0_0 .net *"_s5", 14 0, L_0000000000908010;  1 drivers
v0000000000904f30_0 .net *"_s6", 15 0, L_00000000009071b0;  1 drivers
v0000000000904990_0 .net "instruction", 15 0, L_00000000008ad980;  alias, 1 drivers
v0000000000904030 .array "memory", 0 5, 15 0;
v0000000000904fd0_0 .net "pc", 15 0, v00000000009052f0_0;  1 drivers
L_0000000000907f70 .array/port v0000000000904030, L_00000000009071b0;
L_0000000000908010 .part v00000000009052f0_0, 1, 15;
L_00000000009071b0 .concat [ 15 1 0 0], L_0000000000908010, L_0000000001410118;
    .scope S_0000000000887480;
T_0 ;
    %wait E_00000000008b9070;
    %load/vec4 v00000000008b4750_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %pushi/vec4 1152, 0, 11;
    %split/vec4 1;
    %store/vec4 v00000000008b4930_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v00000000008b3cb0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v00000000008b3e90_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000000008b46b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000000008b3170_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000000008b4ed0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000000008b3030_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000000008b3990_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000000008b42f0_0, 0, 1;
    %store/vec4 v00000000008b4e30_0, 0, 1;
    %jmp T_0.6;
T_0.0 ;
    %pushi/vec4 964, 0, 11;
    %split/vec4 1;
    %store/vec4 v00000000008b4930_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v00000000008b3cb0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v00000000008b3e90_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000000008b46b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000000008b3170_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000000008b4ed0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000000008b3030_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000000008b3990_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000000008b42f0_0, 0, 1;
    %store/vec4 v00000000008b4e30_0, 0, 1;
    %jmp T_0.6;
T_0.1 ;
    %pushi/vec4 548, 0, 11;
    %split/vec4 1;
    %store/vec4 v00000000008b4930_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v00000000008b3cb0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v00000000008b3e90_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000000008b46b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000000008b3170_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000000008b4ed0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000000008b3030_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000000008b3990_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000000008b42f0_0, 0, 1;
    %store/vec4 v00000000008b4e30_0, 0, 1;
    %jmp T_0.6;
T_0.2 ;
    %pushi/vec4 18, 0, 11;
    %split/vec4 1;
    %store/vec4 v00000000008b4930_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v00000000008b3cb0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v00000000008b3e90_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000000008b46b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000000008b3170_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000000008b4ed0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000000008b3030_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000000008b3990_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000000008b42f0_0, 0, 1;
    %store/vec4 v00000000008b4e30_0, 0, 1;
    %jmp T_0.6;
T_0.3 ;
    %pushi/vec4 10, 0, 11;
    %split/vec4 1;
    %store/vec4 v00000000008b4930_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v00000000008b3cb0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v00000000008b3e90_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000000008b46b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000000008b3170_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000000008b4ed0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000000008b3030_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000000008b3990_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000000008b42f0_0, 0, 1;
    %store/vec4 v00000000008b4e30_0, 0, 1;
    %jmp T_0.6;
T_0.4 ;
    %pushi/vec4 1, 0, 11;
    %split/vec4 1;
    %store/vec4 v00000000008b4930_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v00000000008b3cb0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v00000000008b3e90_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000000008b46b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000000008b3170_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000000008b4ed0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000000008b3030_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000000008b3990_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000000008b42f0_0, 0, 1;
    %store/vec4 v00000000008b4e30_0, 0, 1;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000000008857c0;
T_1 ;
    %vpi_call 10 11 "$readmemb", "./memory/instructionmemory.txt", v0000000000904030 {0 0 0};
    %end;
    .thread T_1;
    .scope S_000000000088cc90;
T_2 ;
    %vpi_call 8 11 "$readmemb", "./memory/datamemory.txt", v00000000008b3490 {0 0 0};
    %end;
    .thread T_2;
    .scope S_000000000088cc90;
T_3 ;
    %wait E_00000000008b9370;
    %load/vec4 v00000000008b4bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v00000000008b33f0_0;
    %ix/getv 3, v00000000008b41b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000008b3490, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000000008820e0;
T_4 ;
    %wait E_00000000008b9570;
    %load/vec4 v00000000008b4890_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %load/vec4 v00000000008b44d0_0;
    %load/vec4 v00000000008b4390_0;
    %add;
    %store/vec4 v00000000008b4a70_0, 0, 16;
    %jmp T_4.9;
T_4.0 ;
    %load/vec4 v00000000008b44d0_0;
    %load/vec4 v00000000008b4390_0;
    %add;
    %store/vec4 v00000000008b4a70_0, 0, 16;
    %jmp T_4.9;
T_4.1 ;
    %load/vec4 v00000000008b44d0_0;
    %load/vec4 v00000000008b4390_0;
    %sub;
    %store/vec4 v00000000008b4a70_0, 0, 16;
    %jmp T_4.9;
T_4.2 ;
    %load/vec4 v00000000008b44d0_0;
    %inv;
    %store/vec4 v00000000008b4a70_0, 0, 16;
    %jmp T_4.9;
T_4.3 ;
    %load/vec4 v00000000008b44d0_0;
    %ix/getv 4, v00000000008b4390_0;
    %shiftl 4;
    %store/vec4 v00000000008b4a70_0, 0, 16;
    %jmp T_4.9;
T_4.4 ;
    %load/vec4 v00000000008b44d0_0;
    %ix/getv 4, v00000000008b4390_0;
    %shiftr 4;
    %store/vec4 v00000000008b4a70_0, 0, 16;
    %jmp T_4.9;
T_4.5 ;
    %load/vec4 v00000000008b44d0_0;
    %load/vec4 v00000000008b4390_0;
    %and;
    %store/vec4 v00000000008b4a70_0, 0, 16;
    %jmp T_4.9;
T_4.6 ;
    %load/vec4 v00000000008b44d0_0;
    %load/vec4 v00000000008b4390_0;
    %or;
    %store/vec4 v00000000008b4a70_0, 0, 16;
    %jmp T_4.9;
T_4.7 ;
    %load/vec4 v00000000008b44d0_0;
    %load/vec4 v00000000008b4390_0;
    %cmp/u;
    %jmp/0xz  T_4.10, 5;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v00000000008b4a70_0, 0, 16;
    %jmp T_4.11;
T_4.10 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000000008b4a70_0, 0, 16;
T_4.11 ;
    %jmp T_4.9;
T_4.9 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000000000882270;
T_5 ;
    %wait E_00000000008b9f30;
    %load/vec4 v00000000008b30d0_0;
    %load/vec4 v00000000008b3fd0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 47, 15, 6;
    %cmp/x;
    %jmp/1 T_5.0, 4;
    %dup/vec4;
    %pushi/vec4 31, 15, 6;
    %cmp/x;
    %jmp/1 T_5.1, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/x;
    %jmp/1 T_5.2, 4;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/x;
    %jmp/1 T_5.3, 4;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/x;
    %jmp/1 T_5.4, 4;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/x;
    %jmp/1 T_5.5, 4;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/x;
    %jmp/1 T_5.6, 4;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/x;
    %jmp/1 T_5.7, 4;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/x;
    %jmp/1 T_5.8, 4;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/x;
    %jmp/1 T_5.9, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000000008b3d50_0, 0, 3;
    %jmp T_5.11;
T_5.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000000008b3d50_0, 0, 3;
    %jmp T_5.11;
T_5.1 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000000008b3d50_0, 0, 3;
    %jmp T_5.11;
T_5.2 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000000008b3d50_0, 0, 3;
    %jmp T_5.11;
T_5.3 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000000008b3d50_0, 0, 3;
    %jmp T_5.11;
T_5.4 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000000008b3d50_0, 0, 3;
    %jmp T_5.11;
T_5.5 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v00000000008b3d50_0, 0, 3;
    %jmp T_5.11;
T_5.6 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v00000000008b3d50_0, 0, 3;
    %jmp T_5.11;
T_5.7 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000000008b3d50_0, 0, 3;
    %jmp T_5.11;
T_5.8 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v00000000008b3d50_0, 0, 3;
    %jmp T_5.11;
T_5.9 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v00000000008b3d50_0, 0, 3;
    %jmp T_5.11;
T_5.11 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000000000088ce20;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000008b4cf0_0, 0, 32;
T_6.0 ;
    %load/vec4 v00000000008b4cf0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_6.1, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v00000000008b4cf0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000008b4570, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000000008b4cf0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v00000000008b4cf0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .thread T_6;
    .scope S_000000000088ce20;
T_7 ;
    %wait E_00000000008b9370;
    %load/vec4 v00000000009048f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000000000904a30_0;
    %load/vec4 v00000000009047b0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000008b4570, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000000000887610;
T_8 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000000009052f0_0, 0;
    %end;
    .thread T_8;
    .scope S_0000000000887610;
T_9 ;
    %wait E_00000000008b9370;
    %load/vec4 v0000000000905390_0;
    %assign/vec4 v00000000009052f0_0, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_000000000089a210;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000907430_0, 0;
    %vpi_call 2 6 "$dumpfile", "16bitRISC.vcd" {0 0 0};
    %vpi_call 2 7 "$dumpvars" {0 0 0};
    %delay 30, 0;
    %vpi_call 2 8 "$finish" {0 0 0};
    %end;
    .thread T_10;
    .scope S_000000000089a210;
T_11 ;
    %delay 1, 0;
    %load/vec4 v0000000000907430_0;
    %inv;
    %store/vec4 v0000000000907430_0, 0, 1;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "tb.v";
    "chip.v";
    "./chipcontrol.v";
    "./datapath.v";
    "./alu.v";
    "./alucontrol.v";
    "./datamemory.v";
    "./gpr.v";
    "./instructionmemory.v";
