Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Wed May 10 19:54:33 2023
| Host         : DESKTOP-TE2J1PM running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lab05_control_sets_placed.rpt
| Design       : lab05
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     8 |
| Unused register locations in slices containing registers |    14 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              94 |           25 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              96 |           25 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------+---------------+--------------------+------------------+----------------+
|    Clock Signal    | Enable Signal |  Set/Reset Signal  | Slice Load Count | Bel Load Count |
+--------------------+---------------+--------------------+------------------+----------------+
|  pulse_BUFG        |               |                    |                1 |              1 |
|  clk_IBUF_BUFG     |               |                    |                2 |              3 |
|  clk_IBUF_BUFG     |               | u_clk60hz/pulse    |                8 |             31 |
|  pulse_BUFG        |               | vcount             |                8 |             31 |
|  y2_reg[0]_i_4_n_0 | y2[0]_i_2_n_0 | y2[0]_i_1_n_0      |                8 |             32 |
|  y2_reg[0]_i_4_n_0 | sel           | clear              |                8 |             32 |
|  clk_IBUF_BUFG     |               | u_clk50mhz/pulse_0 |                9 |             32 |
|  pulse_BUFG        | vcount        | vcount[31]_i_1_n_0 |                9 |             32 |
+--------------------+---------------+--------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 3      |                     1 |
| 16+    |                     6 |
+--------+-----------------------+


