
*** Running vivado
    with args -log alu.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source alu.tcl



****** Vivado v2023.2.1 (64-bit)
  **** SW Build 4081461 on Thu Dec 14 12:24:51 MST 2023
  **** IP Build 4080415 on Thu Dec 14 21:01:57 MST 2023
  **** SharedData Build 4077621 on Mon Dec 11 00:23:44 MST 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source alu.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 542.324 ; gain = 183.723
Command: read_checkpoint -auto_incremental -incremental C:/Users/bryner/Documents/GitHub/CDA-4240-Labs/Lab3/lab3/lab3.srcs/utils_1/imports/synth_1/alu.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/bryner/Documents/GitHub/CDA-4240-Labs/Lab3/lab3/lab3.srcs/utils_1/imports/synth_1/alu.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top alu -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 37716
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 991.543 ; gain = 438.816
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'alu' [C:/Users/bryner/Documents/GitHub/CDA-4240-Labs/Lab3/lab3/lab3.srcs/sources_1/new/alu.vhd:16]
INFO: [Synth 8-3491] module 'adder' declared at 'C:/Users/bryner/Documents/GitHub/CDA-4240-Labs/Lab3/lab3/lab3.srcs/sources_1/new/adder.vhd:9' bound to instance 'adder_module_inst' of component 'adder' [C:/Users/bryner/Documents/GitHub/CDA-4240-Labs/Lab3/lab3/lab3.srcs/sources_1/new/alu.vhd:74]
INFO: [Synth 8-638] synthesizing module 'adder' [C:/Users/bryner/Documents/GitHub/CDA-4240-Labs/Lab3/lab3/lab3.srcs/sources_1/new/adder.vhd:19]
	Parameter n bound to: 6 - type: integer 
WARNING: [Synth 8-614] signal 'sum' is read in the process but is not in the sensitivity list [C:/Users/bryner/Documents/GitHub/CDA-4240-Labs/Lab3/lab3/lab3.srcs/sources_1/new/adder.vhd:45]
WARNING: [Synth 8-614] signal 'carry' is read in the process but is not in the sensitivity list [C:/Users/bryner/Documents/GitHub/CDA-4240-Labs/Lab3/lab3/lab3.srcs/sources_1/new/adder.vhd:45]
WARNING: [Synth 8-614] signal 'difference' is read in the process but is not in the sensitivity list [C:/Users/bryner/Documents/GitHub/CDA-4240-Labs/Lab3/lab3/lab3.srcs/sources_1/new/adder.vhd:45]
WARNING: [Synth 8-614] signal 'borrow' is read in the process but is not in the sensitivity list [C:/Users/bryner/Documents/GitHub/CDA-4240-Labs/Lab3/lab3/lab3.srcs/sources_1/new/adder.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'adder' (0#1) [C:/Users/bryner/Documents/GitHub/CDA-4240-Labs/Lab3/lab3/lab3.srcs/sources_1/new/adder.vhd:19]
INFO: [Synth 8-3491] module 'mult' declared at 'C:/Users/bryner/Documents/GitHub/CDA-4240-Labs/Lab3/lab3/lab3.srcs/sources_1/new/multiplier.vhd:6' bound to instance 'mult_module_inst' of component 'mult' [C:/Users/bryner/Documents/GitHub/CDA-4240-Labs/Lab3/lab3/lab3.srcs/sources_1/new/alu.vhd:81]
INFO: [Synth 8-638] synthesizing module 'mult' [C:/Users/bryner/Documents/GitHub/CDA-4240-Labs/Lab3/lab3/lab3.srcs/sources_1/new/multiplier.vhd:16]
	Parameter n bound to: 6 - type: integer 
WARNING: [Synth 8-614] signal 'temp' is read in the process but is not in the sensitivity list [C:/Users/bryner/Documents/GitHub/CDA-4240-Labs/Lab3/lab3/lab3.srcs/sources_1/new/multiplier.vhd:24]
WARNING: [Synth 8-614] signal 'temp2' is read in the process but is not in the sensitivity list [C:/Users/bryner/Documents/GitHub/CDA-4240-Labs/Lab3/lab3/lab3.srcs/sources_1/new/multiplier.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'mult' (0#1) [C:/Users/bryner/Documents/GitHub/CDA-4240-Labs/Lab3/lab3/lab3.srcs/sources_1/new/multiplier.vhd:16]
INFO: [Synth 8-3491] module 'logic_unit' declared at 'C:/Users/bryner/Documents/GitHub/CDA-4240-Labs/Lab3/lab3/lab3.srcs/sources_1/new/logic_unit.vhd:5' bound to instance 'logic_module_inst' of component 'logic_unit' [C:/Users/bryner/Documents/GitHub/CDA-4240-Labs/Lab3/lab3/lab3.srcs/sources_1/new/alu.vhd:89]
INFO: [Synth 8-638] synthesizing module 'logic_unit' [C:/Users/bryner/Documents/GitHub/CDA-4240-Labs/Lab3/lab3/lab3.srcs/sources_1/new/logic_unit.vhd:15]
	Parameter n bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'logic_unit' (0#1) [C:/Users/bryner/Documents/GitHub/CDA-4240-Labs/Lab3/lab3/lab3.srcs/sources_1/new/logic_unit.vhd:15]
INFO: [Synth 8-3491] module 'shifter' declared at 'C:/Users/bryner/Documents/GitHub/CDA-4240-Labs/Lab3/lab3/lab3.srcs/sources_1/new/shifter.vhd:6' bound to instance 'shifter_module_inst' of component 'shifter' [C:/Users/bryner/Documents/GitHub/CDA-4240-Labs/Lab3/lab3/lab3.srcs/sources_1/new/alu.vhd:97]
INFO: [Synth 8-638] synthesizing module 'shifter' [C:/Users/bryner/Documents/GitHub/CDA-4240-Labs/Lab3/lab3/lab3.srcs/sources_1/new/shifter.vhd:43]
	Parameter n bound to: 6 - type: integer 
	Parameter m bound to: 3 - type: integer 
WARNING: [Synth 8-614] signal 'shift_reg' is read in the process but is not in the sensitivity list [C:/Users/bryner/Documents/GitHub/CDA-4240-Labs/Lab3/lab3/lab3.srcs/sources_1/new/shifter.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'shifter' (0#1) [C:/Users/bryner/Documents/GitHub/CDA-4240-Labs/Lab3/lab3/lab3.srcs/sources_1/new/shifter.vhd:43]
ERROR: [Synth 8-549] port width mismatch for port 'b': port width = 3, actual width = 6 [C:/Users/bryner/Documents/GitHub/CDA-4240-Labs/Lab3/lab3/lab3.srcs/sources_1/new/alu.vhd:101]
WARNING: [Synth 8-614] signal 'adder_out' is read in the process but is not in the sensitivity list [C:/Users/bryner/Documents/GitHub/CDA-4240-Labs/Lab3/lab3/lab3.srcs/sources_1/new/alu.vhd:105]
WARNING: [Synth 8-614] signal 'mult_out' is read in the process but is not in the sensitivity list [C:/Users/bryner/Documents/GitHub/CDA-4240-Labs/Lab3/lab3/lab3.srcs/sources_1/new/alu.vhd:105]
WARNING: [Synth 8-614] signal 'logic_out' is read in the process but is not in the sensitivity list [C:/Users/bryner/Documents/GitHub/CDA-4240-Labs/Lab3/lab3/lab3.srcs/sources_1/new/alu.vhd:105]
WARNING: [Synth 8-614] signal 'shift_out' is read in the process but is not in the sensitivity list [C:/Users/bryner/Documents/GitHub/CDA-4240-Labs/Lab3/lab3/lab3.srcs/sources_1/new/alu.vhd:105]
ERROR: [Synth 8-285] failed synthesizing module 'alu' [C:/Users/bryner/Documents/GitHub/CDA-4240-Labs/Lab3/lab3/lab3.srcs/sources_1/new/alu.vhd:16]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1097.719 ; gain = 544.992
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 11 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Thu Mar 28 15:51:28 2024...
