/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [15:0] celloutsig_0_0z;
  wire [2:0] celloutsig_0_1z;
  reg [4:0] celloutsig_1_0z;
  wire [6:0] celloutsig_1_10z;
  wire celloutsig_1_16z;
  wire [15:0] celloutsig_1_18z;
  wire [29:0] celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [12:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [5:0] celloutsig_1_6z;
  wire [15:0] celloutsig_1_8z;
  wire [8:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_4z = ~((celloutsig_1_1z[2] | celloutsig_1_2z) & celloutsig_1_3z[5]);
  assign celloutsig_1_5z = ~((celloutsig_1_4z | celloutsig_1_0z[1]) & celloutsig_1_2z);
  assign celloutsig_1_1z = celloutsig_1_0z[2:0] % { 1'h1, celloutsig_1_0z[3:2] };
  assign celloutsig_1_3z = { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z } % { 1'h1, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_9z = { celloutsig_1_8z[13:6], celloutsig_1_5z } % { 1'h1, celloutsig_1_6z[4:0], celloutsig_1_1z };
  assign celloutsig_1_19z = in_data[152:123] % { 1'h1, celloutsig_1_6z, celloutsig_1_10z, celloutsig_1_8z };
  assign celloutsig_1_10z = celloutsig_1_8z[6:0] * { celloutsig_1_6z[5:2], celloutsig_1_1z };
  assign celloutsig_1_8z = - { in_data[121:107], celloutsig_1_5z };
  assign celloutsig_1_18z = - { celloutsig_1_9z[3:2], celloutsig_1_3z, celloutsig_1_16z };
  assign celloutsig_1_2z = ~^ in_data[116:108];
  assign celloutsig_1_16z = ~^ { celloutsig_1_3z[6:3], celloutsig_1_2z };
  assign celloutsig_1_6z = in_data[135:130] >> in_data[118:113];
  assign celloutsig_0_1z = in_data[50:48] >> in_data[54:52];
  always_latch
    if (clkin_data[32]) celloutsig_0_0z = 16'h0000;
    else if (!celloutsig_1_19z[0]) celloutsig_0_0z = in_data[62:47];
  always_latch
    if (!clkin_data[64]) celloutsig_1_0z = 5'h00;
    else if (clkin_data[0]) celloutsig_1_0z = in_data[147:143];
  assign { out_data[143:128], out_data[125:96], out_data[47:32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_0z, celloutsig_0_1z };
endmodule
