// Seed: 1651695871
module module_0 (
    output supply1 id_0,
    output tri0 id_1,
    input uwire id_2,
    input wand id_3,
    output wor id_4
);
endmodule
module module_1 (
    input uwire id_0,
    output tri0 id_1
    , id_22,
    input tri id_2,
    input wor id_3,
    output logic id_4,
    input wand id_5,
    output logic id_6,
    input tri1 id_7,
    input tri id_8,
    output logic id_9,
    input uwire id_10,
    input supply0 id_11,
    input wire id_12,
    input wor id_13,
    input supply1 id_14,
    output tri1 id_15,
    input tri id_16,
    output wire id_17,
    input supply1 id_18,
    output supply0 id_19,
    output supply1 id_20
);
  wire id_23;
  wire id_24;
  initial begin : LABEL_0
    id_6 = id_7 - id_2;
    id_4 <= 1'b0;
  end
  wire id_25 = id_0, id_26;
  assign id_22 = id_2;
  logic [1 : 1] id_27;
  always @(posedge id_8 or -1) begin : LABEL_1
    $signed(28);
    ;
    id_9 <= id_14;
  end
  module_0 modCall_1 (
      id_20,
      id_17,
      id_10,
      id_11,
      id_17
  );
endmodule
