Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.2 (win64) Build 6299465 Fri Nov 14 19:35:11 GMT 2025
| Date         : Sun Mar  1 06:19:11 2026
| Host         : G-MF001 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.349        0.000                      0                 4802        0.055        0.000                      0                 4802        3.870        0.000                       0                  1722  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          2.349        0.000                      0                 4802        0.055        0.000                      0                 4802        3.870        0.000                       0                  1722  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.349ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.349ns  (required time - arrival time)
  Source:                 system_i/bram_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER1_XNOR_POP_fu_137/add_ln70_30_reg_1212_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.292ns  (logic 2.827ns (38.768%)  route 4.465ns (61.232%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.204ns = ( 12.204 - 10.000 ) 
    Source Clock Delay      (SCD):    2.577ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1722, routed)        1.498     2.577    system_i/bram_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y9          RAMB36E1                                     r  system_i/bram_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.125     4.702 r  system_i/bram_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOADO[1]
                         net (fo=2, routed)           1.931     6.633    system_i/bgn_inference_0/inst/CTRL_s_axi_U/int_input_img/weight_mem_Dout_A[1]
    SLICE_X32Y75         LUT6 (Prop_lut6_I2_O)        0.105     6.738 r  system_i/bgn_inference_0/inst/CTRL_s_axi_U/int_input_img/add_ln70_30_reg_1212[0]_i_2/O
                         net (fo=4, routed)           0.676     7.413    system_i/bgn_inference_0/inst/CTRL_s_axi_U/int_input_img/add_ln70_30_reg_1212[0]_i_2_n_0
    SLICE_X32Y76         LUT3 (Prop_lut3_I2_O)        0.119     7.532 r  system_i/bgn_inference_0/inst/CTRL_s_axi_U/int_input_img/add_ln70_30_reg_1212[5]_i_23/O
                         net (fo=4, routed)           0.697     8.229    system_i/bgn_inference_0/inst/CTRL_s_axi_U/int_input_img/add_ln70_30_reg_1212[5]_i_23_n_0
    SLICE_X33Y76         LUT6 (Prop_lut6_I1_O)        0.268     8.497 r  system_i/bgn_inference_0/inst/CTRL_s_axi_U/int_input_img/add_ln70_30_reg_1212[2]_i_3/O
                         net (fo=2, routed)           0.699     9.196    system_i/bgn_inference_0/inst/CTRL_s_axi_U/int_input_img/add_ln70_30_reg_1212[2]_i_3_n_0
    SLICE_X33Y74         LUT6 (Prop_lut6_I0_O)        0.105     9.301 r  system_i/bgn_inference_0/inst/CTRL_s_axi_U/int_input_img/add_ln70_30_reg_1212[5]_i_6/O
                         net (fo=3, routed)           0.462     9.764    system_i/bgn_inference_0/inst/CTRL_s_axi_U/int_input_img/add_ln70_30_reg_1212[5]_i_6_n_0
    SLICE_X34Y74         LUT6 (Prop_lut6_I4_O)        0.105     9.869 r  system_i/bgn_inference_0/inst/CTRL_s_axi_U/int_input_img/add_ln70_30_reg_1212[3]_i_1/O
                         net (fo=1, routed)           0.000     9.869    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER1_XNOR_POP_fu_137/add_ln70_30_reg_1212_reg[5]_0[3]
    SLICE_X34Y74         FDRE                                         r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER1_XNOR_POP_fu_137/add_ln70_30_reg_1212_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1722, routed)        1.221    12.204    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER1_XNOR_POP_fu_137/ap_clk
    SLICE_X34Y74         FDRE                                         r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER1_XNOR_POP_fu_137/add_ln70_30_reg_1212_reg[3]/C
                         clock pessimism              0.097    12.300    
                         clock uncertainty           -0.154    12.146    
    SLICE_X34Y74         FDRE (Setup_fdre_C_D)        0.072    12.218    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER1_XNOR_POP_fu_137/add_ln70_30_reg_1212_reg[3]
  -------------------------------------------------------------------
                         required time                         12.218    
                         arrival time                          -9.869    
  -------------------------------------------------------------------
                         slack                                  2.349    

Slack (MET) :             2.367ns  (required time - arrival time)
  Source:                 system_i/bram_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER1_XNOR_POP_fu_137/add_ln70_30_reg_1212_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.276ns  (logic 2.827ns (38.855%)  route 4.449ns (61.145%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.204ns = ( 12.204 - 10.000 ) 
    Source Clock Delay      (SCD):    2.577ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1722, routed)        1.498     2.577    system_i/bram_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y9          RAMB36E1                                     r  system_i/bram_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.125     4.702 r  system_i/bram_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOADO[1]
                         net (fo=2, routed)           1.931     6.633    system_i/bgn_inference_0/inst/CTRL_s_axi_U/int_input_img/weight_mem_Dout_A[1]
    SLICE_X32Y75         LUT6 (Prop_lut6_I2_O)        0.105     6.738 r  system_i/bgn_inference_0/inst/CTRL_s_axi_U/int_input_img/add_ln70_30_reg_1212[0]_i_2/O
                         net (fo=4, routed)           0.676     7.413    system_i/bgn_inference_0/inst/CTRL_s_axi_U/int_input_img/add_ln70_30_reg_1212[0]_i_2_n_0
    SLICE_X32Y76         LUT3 (Prop_lut3_I2_O)        0.119     7.532 r  system_i/bgn_inference_0/inst/CTRL_s_axi_U/int_input_img/add_ln70_30_reg_1212[5]_i_23/O
                         net (fo=4, routed)           0.697     8.229    system_i/bgn_inference_0/inst/CTRL_s_axi_U/int_input_img/add_ln70_30_reg_1212[5]_i_23_n_0
    SLICE_X33Y76         LUT6 (Prop_lut6_I1_O)        0.268     8.497 r  system_i/bgn_inference_0/inst/CTRL_s_axi_U/int_input_img/add_ln70_30_reg_1212[2]_i_3/O
                         net (fo=2, routed)           0.699     9.196    system_i/bgn_inference_0/inst/CTRL_s_axi_U/int_input_img/add_ln70_30_reg_1212[2]_i_3_n_0
    SLICE_X33Y74         LUT6 (Prop_lut6_I0_O)        0.105     9.301 r  system_i/bgn_inference_0/inst/CTRL_s_axi_U/int_input_img/add_ln70_30_reg_1212[5]_i_6/O
                         net (fo=3, routed)           0.446     9.748    system_i/bgn_inference_0/inst/CTRL_s_axi_U/int_input_img/add_ln70_30_reg_1212[5]_i_6_n_0
    SLICE_X34Y74         LUT6 (Prop_lut6_I4_O)        0.105     9.853 r  system_i/bgn_inference_0/inst/CTRL_s_axi_U/int_input_img/add_ln70_30_reg_1212[5]_i_1/O
                         net (fo=1, routed)           0.000     9.853    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER1_XNOR_POP_fu_137/add_ln70_30_reg_1212_reg[5]_0[5]
    SLICE_X34Y74         FDRE                                         r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER1_XNOR_POP_fu_137/add_ln70_30_reg_1212_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1722, routed)        1.221    12.204    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER1_XNOR_POP_fu_137/ap_clk
    SLICE_X34Y74         FDRE                                         r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER1_XNOR_POP_fu_137/add_ln70_30_reg_1212_reg[5]/C
                         clock pessimism              0.097    12.300    
                         clock uncertainty           -0.154    12.146    
    SLICE_X34Y74         FDRE (Setup_fdre_C_D)        0.074    12.220    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER1_XNOR_POP_fu_137/add_ln70_30_reg_1212_reg[5]
  -------------------------------------------------------------------
                         required time                         12.220    
                         arrival time                          -9.853    
  -------------------------------------------------------------------
                         slack                                  2.367    

Slack (MET) :             2.375ns  (required time - arrival time)
  Source:                 system_i/bram_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER1_XNOR_POP_fu_137/add_ln70_30_reg_1212_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.268ns  (logic 2.827ns (38.897%)  route 4.441ns (61.103%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.204ns = ( 12.204 - 10.000 ) 
    Source Clock Delay      (SCD):    2.577ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1722, routed)        1.498     2.577    system_i/bram_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y9          RAMB36E1                                     r  system_i/bram_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.125     4.702 r  system_i/bram_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOADO[1]
                         net (fo=2, routed)           1.931     6.633    system_i/bgn_inference_0/inst/CTRL_s_axi_U/int_input_img/weight_mem_Dout_A[1]
    SLICE_X32Y75         LUT6 (Prop_lut6_I2_O)        0.105     6.738 r  system_i/bgn_inference_0/inst/CTRL_s_axi_U/int_input_img/add_ln70_30_reg_1212[0]_i_2/O
                         net (fo=4, routed)           0.676     7.413    system_i/bgn_inference_0/inst/CTRL_s_axi_U/int_input_img/add_ln70_30_reg_1212[0]_i_2_n_0
    SLICE_X32Y76         LUT3 (Prop_lut3_I2_O)        0.119     7.532 r  system_i/bgn_inference_0/inst/CTRL_s_axi_U/int_input_img/add_ln70_30_reg_1212[5]_i_23/O
                         net (fo=4, routed)           0.697     8.229    system_i/bgn_inference_0/inst/CTRL_s_axi_U/int_input_img/add_ln70_30_reg_1212[5]_i_23_n_0
    SLICE_X33Y76         LUT6 (Prop_lut6_I1_O)        0.268     8.497 r  system_i/bgn_inference_0/inst/CTRL_s_axi_U/int_input_img/add_ln70_30_reg_1212[2]_i_3/O
                         net (fo=2, routed)           0.699     9.196    system_i/bgn_inference_0/inst/CTRL_s_axi_U/int_input_img/add_ln70_30_reg_1212[2]_i_3_n_0
    SLICE_X33Y74         LUT6 (Prop_lut6_I0_O)        0.105     9.301 r  system_i/bgn_inference_0/inst/CTRL_s_axi_U/int_input_img/add_ln70_30_reg_1212[5]_i_6/O
                         net (fo=3, routed)           0.438     9.740    system_i/bgn_inference_0/inst/CTRL_s_axi_U/int_input_img/add_ln70_30_reg_1212[5]_i_6_n_0
    SLICE_X34Y74         LUT6 (Prop_lut6_I4_O)        0.105     9.845 r  system_i/bgn_inference_0/inst/CTRL_s_axi_U/int_input_img/add_ln70_30_reg_1212[4]_i_1/O
                         net (fo=1, routed)           0.000     9.845    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER1_XNOR_POP_fu_137/add_ln70_30_reg_1212_reg[5]_0[4]
    SLICE_X34Y74         FDRE                                         r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER1_XNOR_POP_fu_137/add_ln70_30_reg_1212_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1722, routed)        1.221    12.204    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER1_XNOR_POP_fu_137/ap_clk
    SLICE_X34Y74         FDRE                                         r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER1_XNOR_POP_fu_137/add_ln70_30_reg_1212_reg[4]/C
                         clock pessimism              0.097    12.300    
                         clock uncertainty           -0.154    12.146    
    SLICE_X34Y74         FDRE (Setup_fdre_C_D)        0.074    12.220    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER1_XNOR_POP_fu_137/add_ln70_30_reg_1212_reg[4]
  -------------------------------------------------------------------
                         required time                         12.220    
                         arrival time                          -9.845    
  -------------------------------------------------------------------
                         slack                                  2.375    

Slack (MET) :             2.480ns  (required time - arrival time)
  Source:                 system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/bias_l2_U/q0_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/class_idx_11_fu_84_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.163ns  (logic 4.064ns (56.736%)  route 3.099ns (43.264%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.213ns = ( 12.213 - 10.000 ) 
    Source Clock Delay      (SCD):    2.556ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1722, routed)        1.477     2.556    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/bias_l2_U/ap_clk
    RAMB18_X3Y36         RAMB18E1                                     r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/bias_l2_U/q0_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.125     4.681 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/bias_l2_U/q0_reg/DOADO[1]
                         net (fo=1, routed)           1.206     5.887    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/mac_muladd_7ns_6s_31s_31_4_1_U9/bgn_inference_mac_muladd_7ns_6s_31s_31_4_1_DSP48_0_U/DOADO[1]
    SLICE_X44Y86         LUT2 (Prop_lut2_I1_O)        0.105     5.992 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/mac_muladd_7ns_6s_31s_31_4_1_U9/bgn_inference_mac_muladd_7ns_6s_31s_31_4_1_DSP48_0_U/final_score_fu_361_p2_carry_i_3/O
                         net (fo=1, routed)           0.000     5.992    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/mac_muladd_7ns_6s_31s_31_4_1_U9_n_97
    SLICE_X44Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.449 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/final_score_fu_361_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.449    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/final_score_fu_361_p2_carry_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.547 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/final_score_fu_361_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.547    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/final_score_fu_361_p2_carry__0_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.645 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/final_score_fu_361_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.645    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/final_score_fu_361_p2_carry__1_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.743 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/final_score_fu_361_p2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.743    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/final_score_fu_361_p2_carry__2_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.841 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/final_score_fu_361_p2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.841    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/final_score_fu_361_p2_carry__3_n_0
    SLICE_X44Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     7.041 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/final_score_fu_361_p2_carry__4/O[2]
                         net (fo=3, routed)           0.608     7.649    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/sext_ln100_fu_367_p1[22]
    SLICE_X51Y90         LUT6 (Prop_lut6_I0_O)        0.253     7.902 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/icmp_ln104_fu_371_p2_carry__1_i_1/O
                         net (fo=1, routed)           0.420     8.322    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/icmp_ln104_fu_371_p2_carry__1_i_1_n_0
    SLICE_X50Y90         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.327     8.649 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/icmp_ln104_fu_371_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.649    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/icmp_ln104_fu_371_p2_carry__1_n_0
    SLICE_X50Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.749 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/icmp_ln104_fu_371_p2_carry__2/CO[3]
                         net (fo=36, routed)          0.865     9.614    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/mac_muladd_7ns_6s_31s_31_4_1_U9/bgn_inference_mac_muladd_7ns_6s_31s_31_4_1_DSP48_0_U/CO[0]
    SLICE_X49Y86         LUT5 (Prop_lut5_I4_O)        0.105     9.719 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/mac_muladd_7ns_6s_31s_31_4_1_U9/bgn_inference_mac_muladd_7ns_6s_31s_31_4_1_DSP48_0_U/class_idx_11_fu_84[3]_i_1/O
                         net (fo=1, routed)           0.000     9.719    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/class_idx_1_fu_388_p3[3]
    SLICE_X49Y86         FDRE                                         r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/class_idx_11_fu_84_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1722, routed)        1.230    12.213    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/ap_clk
    SLICE_X49Y86         FDRE                                         r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/class_idx_11_fu_84_reg[3]/C
                         clock pessimism              0.109    12.321    
                         clock uncertainty           -0.154    12.167    
    SLICE_X49Y86         FDRE (Setup_fdre_C_D)        0.032    12.199    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/class_idx_11_fu_84_reg[3]
  -------------------------------------------------------------------
                         required time                         12.199    
                         arrival time                          -9.719    
  -------------------------------------------------------------------
                         slack                                  2.480    

Slack (MET) :             2.555ns  (required time - arrival time)
  Source:                 system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/bias_l2_U/q0_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/max_score_12_fu_88_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.163ns  (logic 4.064ns (56.740%)  route 3.099ns (43.260%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.205ns = ( 12.205 - 10.000 ) 
    Source Clock Delay      (SCD):    2.556ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1722, routed)        1.477     2.556    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/bias_l2_U/ap_clk
    RAMB18_X3Y36         RAMB18E1                                     r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/bias_l2_U/q0_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.125     4.681 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/bias_l2_U/q0_reg/DOADO[1]
                         net (fo=1, routed)           1.206     5.887    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/mac_muladd_7ns_6s_31s_31_4_1_U9/bgn_inference_mac_muladd_7ns_6s_31s_31_4_1_DSP48_0_U/DOADO[1]
    SLICE_X44Y86         LUT2 (Prop_lut2_I1_O)        0.105     5.992 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/mac_muladd_7ns_6s_31s_31_4_1_U9/bgn_inference_mac_muladd_7ns_6s_31s_31_4_1_DSP48_0_U/final_score_fu_361_p2_carry_i_3/O
                         net (fo=1, routed)           0.000     5.992    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/mac_muladd_7ns_6s_31s_31_4_1_U9_n_97
    SLICE_X44Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.449 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/final_score_fu_361_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.449    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/final_score_fu_361_p2_carry_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.547 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/final_score_fu_361_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.547    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/final_score_fu_361_p2_carry__0_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.645 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/final_score_fu_361_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.645    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/final_score_fu_361_p2_carry__1_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.743 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/final_score_fu_361_p2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.743    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/final_score_fu_361_p2_carry__2_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.841 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/final_score_fu_361_p2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.841    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/final_score_fu_361_p2_carry__3_n_0
    SLICE_X44Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     7.041 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/final_score_fu_361_p2_carry__4/O[2]
                         net (fo=3, routed)           0.608     7.649    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/sext_ln100_fu_367_p1[22]
    SLICE_X51Y90         LUT6 (Prop_lut6_I0_O)        0.253     7.902 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/icmp_ln104_fu_371_p2_carry__1_i_1/O
                         net (fo=1, routed)           0.420     8.322    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/icmp_ln104_fu_371_p2_carry__1_i_1_n_0
    SLICE_X50Y90         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.327     8.649 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/icmp_ln104_fu_371_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.649    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/icmp_ln104_fu_371_p2_carry__1_n_0
    SLICE_X50Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.749 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/icmp_ln104_fu_371_p2_carry__2/CO[3]
                         net (fo=36, routed)          0.864     9.613    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/mac_muladd_7ns_6s_31s_31_4_1_U9/bgn_inference_mac_muladd_7ns_6s_31s_31_4_1_DSP48_0_U/CO[0]
    SLICE_X52Y87         LUT5 (Prop_lut5_I4_O)        0.105     9.718 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/mac_muladd_7ns_6s_31s_31_4_1_U9/bgn_inference_mac_muladd_7ns_6s_31s_31_4_1_DSP48_0_U/max_score_12_fu_88[1]_i_1/O
                         net (fo=1, routed)           0.000     9.718    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/max_score_1_fu_377_p3[1]
    SLICE_X52Y87         FDRE                                         r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/max_score_12_fu_88_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1722, routed)        1.222    12.205    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/ap_clk
    SLICE_X52Y87         FDRE                                         r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/max_score_12_fu_88_reg[1]/C
                         clock pessimism              0.192    12.397    
                         clock uncertainty           -0.154    12.243    
    SLICE_X52Y87         FDRE (Setup_fdre_C_D)        0.030    12.273    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/max_score_12_fu_88_reg[1]
  -------------------------------------------------------------------
                         required time                         12.273    
                         arrival time                          -9.718    
  -------------------------------------------------------------------
                         slack                                  2.555    

Slack (MET) :             2.558ns  (required time - arrival time)
  Source:                 system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/bias_l2_U/q0_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/max_score_12_fu_88_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.161ns  (logic 4.064ns (56.754%)  route 3.097ns (43.246%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.205ns = ( 12.205 - 10.000 ) 
    Source Clock Delay      (SCD):    2.556ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1722, routed)        1.477     2.556    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/bias_l2_U/ap_clk
    RAMB18_X3Y36         RAMB18E1                                     r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/bias_l2_U/q0_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.125     4.681 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/bias_l2_U/q0_reg/DOADO[1]
                         net (fo=1, routed)           1.206     5.887    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/mac_muladd_7ns_6s_31s_31_4_1_U9/bgn_inference_mac_muladd_7ns_6s_31s_31_4_1_DSP48_0_U/DOADO[1]
    SLICE_X44Y86         LUT2 (Prop_lut2_I1_O)        0.105     5.992 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/mac_muladd_7ns_6s_31s_31_4_1_U9/bgn_inference_mac_muladd_7ns_6s_31s_31_4_1_DSP48_0_U/final_score_fu_361_p2_carry_i_3/O
                         net (fo=1, routed)           0.000     5.992    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/mac_muladd_7ns_6s_31s_31_4_1_U9_n_97
    SLICE_X44Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.449 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/final_score_fu_361_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.449    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/final_score_fu_361_p2_carry_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.547 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/final_score_fu_361_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.547    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/final_score_fu_361_p2_carry__0_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.645 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/final_score_fu_361_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.645    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/final_score_fu_361_p2_carry__1_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.743 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/final_score_fu_361_p2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.743    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/final_score_fu_361_p2_carry__2_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.841 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/final_score_fu_361_p2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.841    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/final_score_fu_361_p2_carry__3_n_0
    SLICE_X44Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     7.041 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/final_score_fu_361_p2_carry__4/O[2]
                         net (fo=3, routed)           0.608     7.649    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/sext_ln100_fu_367_p1[22]
    SLICE_X51Y90         LUT6 (Prop_lut6_I0_O)        0.253     7.902 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/icmp_ln104_fu_371_p2_carry__1_i_1/O
                         net (fo=1, routed)           0.420     8.322    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/icmp_ln104_fu_371_p2_carry__1_i_1_n_0
    SLICE_X50Y90         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.327     8.649 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/icmp_ln104_fu_371_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.649    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/icmp_ln104_fu_371_p2_carry__1_n_0
    SLICE_X50Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.749 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/icmp_ln104_fu_371_p2_carry__2/CO[3]
                         net (fo=36, routed)          0.862     9.611    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/mac_muladd_7ns_6s_31s_31_4_1_U9/bgn_inference_mac_muladd_7ns_6s_31s_31_4_1_DSP48_0_U/CO[0]
    SLICE_X52Y87         LUT5 (Prop_lut5_I4_O)        0.105     9.716 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/mac_muladd_7ns_6s_31s_31_4_1_U9/bgn_inference_mac_muladd_7ns_6s_31s_31_4_1_DSP48_0_U/max_score_12_fu_88[3]_i_1/O
                         net (fo=1, routed)           0.000     9.716    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/max_score_1_fu_377_p3[3]
    SLICE_X52Y87         FDRE                                         r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/max_score_12_fu_88_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1722, routed)        1.222    12.205    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/ap_clk
    SLICE_X52Y87         FDRE                                         r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/max_score_12_fu_88_reg[3]/C
                         clock pessimism              0.192    12.397    
                         clock uncertainty           -0.154    12.243    
    SLICE_X52Y87         FDRE (Setup_fdre_C_D)        0.032    12.275    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/max_score_12_fu_88_reg[3]
  -------------------------------------------------------------------
                         required time                         12.275    
                         arrival time                          -9.716    
  -------------------------------------------------------------------
                         slack                                  2.558    

Slack (MET) :             2.563ns  (required time - arrival time)
  Source:                 system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/bias_l2_U/q0_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/max_score_12_fu_88_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.154ns  (logic 4.064ns (56.811%)  route 3.090ns (43.189%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.204ns = ( 12.204 - 10.000 ) 
    Source Clock Delay      (SCD):    2.556ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1722, routed)        1.477     2.556    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/bias_l2_U/ap_clk
    RAMB18_X3Y36         RAMB18E1                                     r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/bias_l2_U/q0_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.125     4.681 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/bias_l2_U/q0_reg/DOADO[1]
                         net (fo=1, routed)           1.206     5.887    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/mac_muladd_7ns_6s_31s_31_4_1_U9/bgn_inference_mac_muladd_7ns_6s_31s_31_4_1_DSP48_0_U/DOADO[1]
    SLICE_X44Y86         LUT2 (Prop_lut2_I1_O)        0.105     5.992 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/mac_muladd_7ns_6s_31s_31_4_1_U9/bgn_inference_mac_muladd_7ns_6s_31s_31_4_1_DSP48_0_U/final_score_fu_361_p2_carry_i_3/O
                         net (fo=1, routed)           0.000     5.992    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/mac_muladd_7ns_6s_31s_31_4_1_U9_n_97
    SLICE_X44Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.449 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/final_score_fu_361_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.449    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/final_score_fu_361_p2_carry_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.547 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/final_score_fu_361_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.547    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/final_score_fu_361_p2_carry__0_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.645 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/final_score_fu_361_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.645    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/final_score_fu_361_p2_carry__1_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.743 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/final_score_fu_361_p2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.743    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/final_score_fu_361_p2_carry__2_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.841 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/final_score_fu_361_p2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.841    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/final_score_fu_361_p2_carry__3_n_0
    SLICE_X44Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     7.041 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/final_score_fu_361_p2_carry__4/O[2]
                         net (fo=3, routed)           0.608     7.649    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/sext_ln100_fu_367_p1[22]
    SLICE_X51Y90         LUT6 (Prop_lut6_I0_O)        0.253     7.902 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/icmp_ln104_fu_371_p2_carry__1_i_1/O
                         net (fo=1, routed)           0.420     8.322    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/icmp_ln104_fu_371_p2_carry__1_i_1_n_0
    SLICE_X50Y90         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.327     8.649 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/icmp_ln104_fu_371_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.649    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/icmp_ln104_fu_371_p2_carry__1_n_0
    SLICE_X50Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.749 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/icmp_ln104_fu_371_p2_carry__2/CO[3]
                         net (fo=36, routed)          0.855     9.604    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/mac_muladd_7ns_6s_31s_31_4_1_U9/bgn_inference_mac_muladd_7ns_6s_31s_31_4_1_DSP48_0_U/CO[0]
    SLICE_X51Y86         LUT5 (Prop_lut5_I4_O)        0.105     9.709 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/mac_muladd_7ns_6s_31s_31_4_1_U9/bgn_inference_mac_muladd_7ns_6s_31s_31_4_1_DSP48_0_U/max_score_12_fu_88[11]_i_1/O
                         net (fo=1, routed)           0.000     9.709    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/max_score_1_fu_377_p3[11]
    SLICE_X51Y86         FDRE                                         r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/max_score_12_fu_88_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1722, routed)        1.221    12.204    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/ap_clk
    SLICE_X51Y86         FDRE                                         r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/max_score_12_fu_88_reg[11]/C
                         clock pessimism              0.192    12.396    
                         clock uncertainty           -0.154    12.242    
    SLICE_X51Y86         FDRE (Setup_fdre_C_D)        0.030    12.272    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/max_score_12_fu_88_reg[11]
  -------------------------------------------------------------------
                         required time                         12.272    
                         arrival time                          -9.709    
  -------------------------------------------------------------------
                         slack                                  2.563    

Slack (MET) :             2.567ns  (required time - arrival time)
  Source:                 system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/bias_l2_U/q0_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/class_idx_11_fu_84_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.074ns  (logic 4.064ns (57.450%)  route 3.010ns (42.550%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.213ns = ( 12.213 - 10.000 ) 
    Source Clock Delay      (SCD):    2.556ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1722, routed)        1.477     2.556    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/bias_l2_U/ap_clk
    RAMB18_X3Y36         RAMB18E1                                     r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/bias_l2_U/q0_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.125     4.681 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/bias_l2_U/q0_reg/DOADO[1]
                         net (fo=1, routed)           1.206     5.887    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/mac_muladd_7ns_6s_31s_31_4_1_U9/bgn_inference_mac_muladd_7ns_6s_31s_31_4_1_DSP48_0_U/DOADO[1]
    SLICE_X44Y86         LUT2 (Prop_lut2_I1_O)        0.105     5.992 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/mac_muladd_7ns_6s_31s_31_4_1_U9/bgn_inference_mac_muladd_7ns_6s_31s_31_4_1_DSP48_0_U/final_score_fu_361_p2_carry_i_3/O
                         net (fo=1, routed)           0.000     5.992    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/mac_muladd_7ns_6s_31s_31_4_1_U9_n_97
    SLICE_X44Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.449 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/final_score_fu_361_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.449    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/final_score_fu_361_p2_carry_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.547 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/final_score_fu_361_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.547    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/final_score_fu_361_p2_carry__0_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.645 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/final_score_fu_361_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.645    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/final_score_fu_361_p2_carry__1_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.743 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/final_score_fu_361_p2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.743    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/final_score_fu_361_p2_carry__2_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.841 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/final_score_fu_361_p2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.841    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/final_score_fu_361_p2_carry__3_n_0
    SLICE_X44Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     7.041 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/final_score_fu_361_p2_carry__4/O[2]
                         net (fo=3, routed)           0.608     7.649    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/sext_ln100_fu_367_p1[22]
    SLICE_X51Y90         LUT6 (Prop_lut6_I0_O)        0.253     7.902 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/icmp_ln104_fu_371_p2_carry__1_i_1/O
                         net (fo=1, routed)           0.420     8.322    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/icmp_ln104_fu_371_p2_carry__1_i_1_n_0
    SLICE_X50Y90         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.327     8.649 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/icmp_ln104_fu_371_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.649    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/icmp_ln104_fu_371_p2_carry__1_n_0
    SLICE_X50Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.749 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/icmp_ln104_fu_371_p2_carry__2/CO[3]
                         net (fo=36, routed)          0.776     9.525    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/mac_muladd_7ns_6s_31s_31_4_1_U9/bgn_inference_mac_muladd_7ns_6s_31s_31_4_1_DSP48_0_U/CO[0]
    SLICE_X49Y86         LUT5 (Prop_lut5_I4_O)        0.105     9.630 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/mac_muladd_7ns_6s_31s_31_4_1_U9/bgn_inference_mac_muladd_7ns_6s_31s_31_4_1_DSP48_0_U/class_idx_11_fu_84[1]_i_1/O
                         net (fo=1, routed)           0.000     9.630    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/class_idx_1_fu_388_p3[1]
    SLICE_X49Y86         FDRE                                         r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/class_idx_11_fu_84_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1722, routed)        1.230    12.213    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/ap_clk
    SLICE_X49Y86         FDRE                                         r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/class_idx_11_fu_84_reg[1]/C
                         clock pessimism              0.109    12.321    
                         clock uncertainty           -0.154    12.167    
    SLICE_X49Y86         FDRE (Setup_fdre_C_D)        0.030    12.197    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/class_idx_11_fu_84_reg[1]
  -------------------------------------------------------------------
                         required time                         12.197    
                         arrival time                          -9.630    
  -------------------------------------------------------------------
                         slack                                  2.567    

Slack (MET) :             2.568ns  (required time - arrival time)
  Source:                 system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/bias_l2_U/q0_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/max_score_12_fu_88_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.153ns  (logic 4.064ns (56.818%)  route 3.089ns (43.182%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.208ns = ( 12.208 - 10.000 ) 
    Source Clock Delay      (SCD):    2.556ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1722, routed)        1.477     2.556    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/bias_l2_U/ap_clk
    RAMB18_X3Y36         RAMB18E1                                     r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/bias_l2_U/q0_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.125     4.681 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/bias_l2_U/q0_reg/DOADO[1]
                         net (fo=1, routed)           1.206     5.887    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/mac_muladd_7ns_6s_31s_31_4_1_U9/bgn_inference_mac_muladd_7ns_6s_31s_31_4_1_DSP48_0_U/DOADO[1]
    SLICE_X44Y86         LUT2 (Prop_lut2_I1_O)        0.105     5.992 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/mac_muladd_7ns_6s_31s_31_4_1_U9/bgn_inference_mac_muladd_7ns_6s_31s_31_4_1_DSP48_0_U/final_score_fu_361_p2_carry_i_3/O
                         net (fo=1, routed)           0.000     5.992    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/mac_muladd_7ns_6s_31s_31_4_1_U9_n_97
    SLICE_X44Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.449 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/final_score_fu_361_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.449    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/final_score_fu_361_p2_carry_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.547 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/final_score_fu_361_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.547    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/final_score_fu_361_p2_carry__0_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.645 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/final_score_fu_361_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.645    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/final_score_fu_361_p2_carry__1_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.743 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/final_score_fu_361_p2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.743    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/final_score_fu_361_p2_carry__2_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.841 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/final_score_fu_361_p2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.841    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/final_score_fu_361_p2_carry__3_n_0
    SLICE_X44Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     7.041 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/final_score_fu_361_p2_carry__4/O[2]
                         net (fo=3, routed)           0.608     7.649    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/sext_ln100_fu_367_p1[22]
    SLICE_X51Y90         LUT6 (Prop_lut6_I0_O)        0.253     7.902 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/icmp_ln104_fu_371_p2_carry__1_i_1/O
                         net (fo=1, routed)           0.420     8.322    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/icmp_ln104_fu_371_p2_carry__1_i_1_n_0
    SLICE_X50Y90         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.327     8.649 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/icmp_ln104_fu_371_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.649    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/icmp_ln104_fu_371_p2_carry__1_n_0
    SLICE_X50Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.749 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/icmp_ln104_fu_371_p2_carry__2/CO[3]
                         net (fo=36, routed)          0.854     9.603    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/mac_muladd_7ns_6s_31s_31_4_1_U9/bgn_inference_mac_muladd_7ns_6s_31s_31_4_1_DSP48_0_U/CO[0]
    SLICE_X51Y93         LUT5 (Prop_lut5_I4_O)        0.105     9.708 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/mac_muladd_7ns_6s_31s_31_4_1_U9/bgn_inference_mac_muladd_7ns_6s_31s_31_4_1_DSP48_0_U/max_score_12_fu_88[14]_i_1/O
                         net (fo=1, routed)           0.000     9.708    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/max_score_1_fu_377_p3[14]
    SLICE_X51Y93         FDRE                                         r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/max_score_12_fu_88_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1722, routed)        1.225    12.208    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/ap_clk
    SLICE_X51Y93         FDRE                                         r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/max_score_12_fu_88_reg[14]/C
                         clock pessimism              0.192    12.400    
                         clock uncertainty           -0.154    12.246    
    SLICE_X51Y93         FDRE (Setup_fdre_C_D)        0.030    12.276    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/max_score_12_fu_88_reg[14]
  -------------------------------------------------------------------
                         required time                         12.276    
                         arrival time                          -9.708    
  -------------------------------------------------------------------
                         slack                                  2.568    

Slack (MET) :             2.568ns  (required time - arrival time)
  Source:                 system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/bias_l2_U/q0_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/max_score_12_fu_88_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.151ns  (logic 4.064ns (56.835%)  route 3.087ns (43.165%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.204ns = ( 12.204 - 10.000 ) 
    Source Clock Delay      (SCD):    2.556ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1722, routed)        1.477     2.556    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/bias_l2_U/ap_clk
    RAMB18_X3Y36         RAMB18E1                                     r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/bias_l2_U/q0_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.125     4.681 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/bias_l2_U/q0_reg/DOADO[1]
                         net (fo=1, routed)           1.206     5.887    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/mac_muladd_7ns_6s_31s_31_4_1_U9/bgn_inference_mac_muladd_7ns_6s_31s_31_4_1_DSP48_0_U/DOADO[1]
    SLICE_X44Y86         LUT2 (Prop_lut2_I1_O)        0.105     5.992 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/mac_muladd_7ns_6s_31s_31_4_1_U9/bgn_inference_mac_muladd_7ns_6s_31s_31_4_1_DSP48_0_U/final_score_fu_361_p2_carry_i_3/O
                         net (fo=1, routed)           0.000     5.992    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/mac_muladd_7ns_6s_31s_31_4_1_U9_n_97
    SLICE_X44Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.449 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/final_score_fu_361_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.449    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/final_score_fu_361_p2_carry_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.547 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/final_score_fu_361_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.547    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/final_score_fu_361_p2_carry__0_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.645 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/final_score_fu_361_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.645    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/final_score_fu_361_p2_carry__1_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.743 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/final_score_fu_361_p2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.743    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/final_score_fu_361_p2_carry__2_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.841 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/final_score_fu_361_p2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.841    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/final_score_fu_361_p2_carry__3_n_0
    SLICE_X44Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     7.041 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/final_score_fu_361_p2_carry__4/O[2]
                         net (fo=3, routed)           0.608     7.649    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/sext_ln100_fu_367_p1[22]
    SLICE_X51Y90         LUT6 (Prop_lut6_I0_O)        0.253     7.902 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/icmp_ln104_fu_371_p2_carry__1_i_1/O
                         net (fo=1, routed)           0.420     8.322    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/icmp_ln104_fu_371_p2_carry__1_i_1_n_0
    SLICE_X50Y90         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.327     8.649 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/icmp_ln104_fu_371_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.649    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/icmp_ln104_fu_371_p2_carry__1_n_0
    SLICE_X50Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.749 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/icmp_ln104_fu_371_p2_carry__2/CO[3]
                         net (fo=36, routed)          0.852     9.601    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/mac_muladd_7ns_6s_31s_31_4_1_U9/bgn_inference_mac_muladd_7ns_6s_31s_31_4_1_DSP48_0_U/CO[0]
    SLICE_X51Y86         LUT5 (Prop_lut5_I4_O)        0.105     9.706 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/mac_muladd_7ns_6s_31s_31_4_1_U9/bgn_inference_mac_muladd_7ns_6s_31s_31_4_1_DSP48_0_U/max_score_12_fu_88[23]_i_1/O
                         net (fo=1, routed)           0.000     9.706    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/max_score_1_fu_377_p3[23]
    SLICE_X51Y86         FDRE                                         r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/max_score_12_fu_88_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1722, routed)        1.221    12.204    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/ap_clk
    SLICE_X51Y86         FDRE                                         r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/max_score_12_fu_88_reg[23]/C
                         clock pessimism              0.192    12.396    
                         clock uncertainty           -0.154    12.242    
    SLICE_X51Y86         FDRE (Setup_fdre_C_D)        0.032    12.274    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/max_score_12_fu_88_reg[23]
  -------------------------------------------------------------------
                         required time                         12.274    
                         arrival time                          -9.706    
  -------------------------------------------------------------------
                         slack                                  2.568    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1031]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.164ns (50.741%)  route 0.159ns (49.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1722, routed)        0.656     0.992    system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/aclk
    SLICE_X26Y100        FDRE                                         r  system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1031]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1031]/Q
                         net (fo=2, routed)           0.159     1.315    system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/m_axi_awid[2]
    SLICE_X26Y98         FDRE                                         r  system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1722, routed)        0.844     1.210    system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/aclk
    SLICE_X26Y98         FDRE                                         r  system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i_reg[2]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y98         FDRE (Hold_fdre_C_D)         0.085     1.260    system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.260    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1031]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.s_rid_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.164ns (52.029%)  route 0.151ns (47.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1722, routed)        0.656     0.992    system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/aclk
    SLICE_X26Y100        FDRE                                         r  system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1031]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1031]/Q
                         net (fo=2, routed)           0.151     1.307    system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/s_axi_awid[2]
    SLICE_X27Y98         FDRE                                         r  system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.s_rid_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1722, routed)        0.844     1.210    system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/aclk
    SLICE_X27Y98         FDRE                                         r  system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.s_rid_i_reg[2]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X27Y98         FDRE (Hold_fdre_C_D)         0.055     1.230    system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.s_rid_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/icmp_ln93_reg_493_pp0_iter4_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/max_score_12_fu_88_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.186ns (38.559%)  route 0.296ns (61.441%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1722, routed)        0.552     0.888    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/ap_clk
    SLICE_X48Y87         FDRE                                         r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/icmp_ln93_reg_493_pp0_iter4_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y87         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/icmp_ln93_reg_493_pp0_iter4_reg_reg[0]/Q
                         net (fo=104, routed)         0.296     1.325    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/mac_muladd_7ns_6s_31s_31_4_1_U9/bgn_inference_mac_muladd_7ns_6s_31s_31_4_1_DSP48_0_U/icmp_ln93_reg_493_pp0_iter4_reg[0]
    SLICE_X50Y87         LUT5 (Prop_lut5_I3_O)        0.045     1.370 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/mac_muladd_7ns_6s_31s_31_4_1_U9/bgn_inference_mac_muladd_7ns_6s_31s_31_4_1_DSP48_0_U/max_score_12_fu_88[9]_i_1/O
                         net (fo=1, routed)           0.000     1.370    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/max_score_1_fu_377_p3[9]
    SLICE_X50Y87         FDRE                                         r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/max_score_12_fu_88_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1722, routed)        0.816     1.182    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/ap_clk
    SLICE_X50Y87         FDRE                                         r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/max_score_12_fu_88_reg[9]/C
                         clock pessimism             -0.035     1.147    
    SLICE_X50Y87         FDRE (Hold_fdre_C_D)         0.121     1.268    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/max_score_12_fu_88_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.370    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_cnt_sub_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.679%)  route 0.053ns (22.321%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1722, routed)        0.569     0.905    system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X27Y86         FDRE                                         r  system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_cnt_sub_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y86         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_cnt_sub_reg[2]/Q
                         net (fo=1, routed)           0.053     1.099    system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_cnt_sub[2]
    SLICE_X26Y86         LUT6 (Prop_lut6_I2_O)        0.045     1.144 r  system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.144    system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_cnt[2]_i_1_n_0
    SLICE_X26Y86         FDRE                                         r  system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1722, routed)        0.838     1.204    system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X26Y86         FDRE                                         r  system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_cnt_reg[2]/C
                         clock pessimism             -0.286     0.918    
    SLICE_X26Y86         FDRE (Hold_fdre_C_D)         0.121     1.039    system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.039    
                         arrival time                           1.144    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1033]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.s_rid_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.164ns (44.153%)  route 0.207ns (55.847%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1722, routed)        0.656     0.992    system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/aclk
    SLICE_X26Y100        FDRE                                         r  system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1033]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1033]/Q
                         net (fo=2, routed)           0.207     1.363    system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/s_axi_awid[4]
    SLICE_X27Y98         FDRE                                         r  system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.s_rid_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1722, routed)        0.844     1.210    system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/aclk
    SLICE_X27Y98         FDRE                                         r  system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.s_rid_i_reg[4]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X27Y98         FDRE (Hold_fdre_C_D)         0.072     1.247    system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.s_rid_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.363    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER1_XNOR_POP_fu_137/select_ln57_reg_1177_pp0_iter1_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER1_XNOR_POP_fu_137/select_ln57_reg_1177_pp0_iter2_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1722, routed)        0.550     0.886    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER1_XNOR_POP_fu_137/ap_clk
    SLICE_X35Y80         FDRE                                         r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER1_XNOR_POP_fu_137/select_ln57_reg_1177_pp0_iter1_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y80         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER1_XNOR_POP_fu_137/select_ln57_reg_1177_pp0_iter1_reg_reg[3]/Q
                         net (fo=1, routed)           0.055     1.082    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER1_XNOR_POP_fu_137/select_ln57_reg_1177_pp0_iter1_reg[3]
    SLICE_X35Y80         FDRE                                         r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER1_XNOR_POP_fu_137/select_ln57_reg_1177_pp0_iter2_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1722, routed)        0.815     1.181    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER1_XNOR_POP_fu_137/ap_clk
    SLICE_X35Y80         FDRE                                         r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER1_XNOR_POP_fu_137/select_ln57_reg_1177_pp0_iter2_reg_reg[3]/C
                         clock pessimism             -0.295     0.886    
    SLICE_X35Y80         FDRE (Hold_fdre_C_D)         0.076     0.962    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER1_XNOR_POP_fu_137/select_ln57_reg_1177_pp0_iter2_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.962    
                         arrival time                           1.082    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1722, routed)        0.639     0.975    system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X37Y100        FDCE                                         r  system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y100        FDCE (Prop_fdce_C_Q)         0.141     1.116 r  system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.171    system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[0]
    SLICE_X37Y100        FDCE                                         r  system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1722, routed)        0.911     1.277    system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X37Y100        FDCE                                         r  system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C
                         clock pessimism             -0.302     0.975    
    SLICE_X37Y100        FDCE (Hold_fdce_C_D)         0.075     1.050    system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.050    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1722, routed)        0.639     0.975    system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X37Y101        FDCE                                         r  system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y101        FDCE (Prop_fdce_C_Q)         0.141     1.116 r  system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.171    system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[0]
    SLICE_X37Y101        FDCE                                         r  system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1722, routed)        0.911     1.277    system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X37Y101        FDCE                                         r  system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C
                         clock pessimism             -0.302     0.975    
    SLICE_X37Y101        FDCE (Hold_fdce_C_D)         0.075     1.050    system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.050    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1722, routed)        0.641     0.977    system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X35Y102        FDCE                                         r  system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDCE (Prop_fdce_C_Q)         0.141     1.118 r  system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.173    system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[0]
    SLICE_X35Y102        FDCE                                         r  system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1722, routed)        0.912     1.278    system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X35Y102        FDCE                                         r  system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C
                         clock pessimism             -0.301     0.977    
    SLICE_X35Y102        FDCE (Hold_fdce_C_D)         0.075     1.052    system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.052    
                         arrival time                           1.173    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1722, routed)        0.659     0.995    system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X31Y102        FDCE                                         r  system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y102        FDCE (Prop_fdce_C_Q)         0.141     1.136 r  system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.191    system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff[0]
    SLICE_X31Y102        FDCE                                         r  system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1722, routed)        0.931     1.297    system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X31Y102        FDCE                                         r  system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C
                         clock pessimism             -0.302     0.995    
    SLICE_X31Y102        FDCE (Hold_fdce_C_D)         0.075     1.070    system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.070    
                         arrival time                           1.191    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         10.000      7.528      RAMB36_X2Y16  system_i/bgn_inference_0/inst/CTRL_s_axi_U/int_input_img/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X2Y16  system_i/bgn_inference_0/inst/CTRL_s_axi_U/int_input_img/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB18_X2Y18  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER1_XNOR_POP_fu_137/bn_offset_U/q0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB18_X2Y19  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER1_XNOR_POP_fu_137/bn_scale_U/q0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB18_X3Y36  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/bias_l2_U/q0_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X3Y17  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/weights_l2_U/q0_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB18_X3Y37  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_151/weights_l2_U/q0_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X3Y9   system_i/bram_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X3Y9   system_i/bram_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X1Y9   system_i/bram_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X38Y85  system_i/bgn_inference_0/inst/hidden_out_U/ram_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X38Y85  system_i/bgn_inference_0/inst/hidden_out_U/ram_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X38Y85  system_i/bgn_inference_0/inst/hidden_out_U/ram_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X38Y85  system_i/bgn_inference_0/inst/hidden_out_U/ram_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X38Y85  system_i/bgn_inference_0/inst/hidden_out_U/ram_reg_0_127_0_0__0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X38Y85  system_i/bgn_inference_0/inst/hidden_out_U/ram_reg_0_127_0_0__0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X38Y85  system_i/bgn_inference_0/inst/hidden_out_U/ram_reg_0_127_0_0__0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X38Y85  system_i/bgn_inference_0/inst/hidden_out_U/ram_reg_0_127_0_0__0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X38Y82  system_i/bgn_inference_0/inst/hidden_out_U/ram_reg_0_127_0_0__1/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X38Y82  system_i/bgn_inference_0/inst/hidden_out_U/ram_reg_0_127_0_0__1/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X38Y85  system_i/bgn_inference_0/inst/hidden_out_U/ram_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X38Y85  system_i/bgn_inference_0/inst/hidden_out_U/ram_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X38Y85  system_i/bgn_inference_0/inst/hidden_out_U/ram_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X38Y85  system_i/bgn_inference_0/inst/hidden_out_U/ram_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X38Y85  system_i/bgn_inference_0/inst/hidden_out_U/ram_reg_0_127_0_0__0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X38Y85  system_i/bgn_inference_0/inst/hidden_out_U/ram_reg_0_127_0_0__0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X38Y85  system_i/bgn_inference_0/inst/hidden_out_U/ram_reg_0_127_0_0__0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X38Y85  system_i/bgn_inference_0/inst/hidden_out_U/ram_reg_0_127_0_0__0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X38Y82  system_i/bgn_inference_0/inst/hidden_out_U/ram_reg_0_127_0_0__1/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X38Y82  system_i/bgn_inference_0/inst/hidden_out_U/ram_reg_0_127_0_0__1/HIGH/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.477ns  (logic 0.105ns (7.110%)  route 1.372ns (92.890%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.372     1.372    system_i/rst_ps7_0_100M/U0/EXT_LPF/ext_reset_in
    SLICE_X40Y97         LUT1 (Prop_lut1_I0_O)        0.105     1.477 r  system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_i_1/O
                         net (fo=1, routed)           0.000     1.477    system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/src_in
    SLICE_X40Y97         FDRE                                         r  system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1722, routed)        1.235     2.218    system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/dest_clk
    SLICE_X40Y97         FDRE                                         r  system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.710ns  (logic 0.045ns (6.340%)  route 0.665ns (93.660%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.665     0.665    system_i/rst_ps7_0_100M/U0/EXT_LPF/ext_reset_in
    SLICE_X40Y97         LUT1 (Prop_lut1_I0_O)        0.045     0.710 r  system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_i_1/O
                         net (fo=1, routed)           0.000     0.710    system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/src_in
    SLICE_X40Y97         FDRE                                         r  system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1722, routed)        0.825     1.191    system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/dest_clk
    SLICE_X40Y97         FDRE                                         r  system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay            76 Endpoints
Min Delay            76 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.418ns  (logic 0.538ns (12.179%)  route 3.880ns (87.821%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1722, routed)        1.390     2.469    system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X42Y99         FDRE                                         r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y99         FDRE (Prop_fdre_C_Q)         0.433     2.902 r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          3.102     6.004    system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X31Y78         LUT1 (Prop_lut1_I0_O)        0.105     6.109 f  system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.778     6.887    system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X30Y78         FDCE                                         f  system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1722, routed)        1.264     2.247    system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X30Y78         FDCE                                         r  system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.418ns  (logic 0.538ns (12.179%)  route 3.880ns (87.821%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1722, routed)        1.390     2.469    system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X42Y99         FDRE                                         r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y99         FDRE (Prop_fdre_C_Q)         0.433     2.902 r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          3.102     6.004    system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X31Y78         LUT1 (Prop_lut1_I0_O)        0.105     6.109 f  system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.778     6.887    system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X30Y78         FDCE                                         f  system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1722, routed)        1.264     2.247    system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X30Y78         FDCE                                         r  system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.418ns  (logic 0.538ns (12.179%)  route 3.880ns (87.821%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1722, routed)        1.390     2.469    system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X42Y99         FDRE                                         r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y99         FDRE (Prop_fdre_C_Q)         0.433     2.902 r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          3.102     6.004    system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X31Y78         LUT1 (Prop_lut1_I0_O)        0.105     6.109 f  system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.778     6.887    system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X30Y78         FDCE                                         f  system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1722, routed)        1.264     2.247    system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X30Y78         FDCE                                         r  system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.060ns  (logic 0.554ns (13.646%)  route 3.506ns (86.354%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1722, routed)        1.390     2.469    system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X42Y99         FDRE                                         r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y99         FDRE (Prop_fdre_C_Q)         0.433     2.902 r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          3.102     6.004    system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X31Y78         LUT1 (Prop_lut1_I0_O)        0.121     6.125 f  system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.404     6.529    system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X31Y78         FDCE                                         f  system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1722, routed)        1.264     2.247    system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X31Y78         FDCE                                         r  system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.060ns  (logic 0.554ns (13.646%)  route 3.506ns (86.354%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1722, routed)        1.390     2.469    system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X42Y99         FDRE                                         r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y99         FDRE (Prop_fdre_C_Q)         0.433     2.902 r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          3.102     6.004    system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X31Y78         LUT1 (Prop_lut1_I0_O)        0.121     6.125 f  system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.404     6.529    system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X31Y78         FDCE                                         f  system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1722, routed)        1.264     2.247    system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X31Y78         FDCE                                         r  system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.060ns  (logic 0.554ns (13.646%)  route 3.506ns (86.354%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1722, routed)        1.390     2.469    system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X42Y99         FDRE                                         r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y99         FDRE (Prop_fdre_C_Q)         0.433     2.902 r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          3.102     6.004    system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X31Y78         LUT1 (Prop_lut1_I0_O)        0.121     6.125 f  system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.404     6.529    system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X31Y78         FDCE                                         f  system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1722, routed)        1.264     2.247    system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X31Y78         FDCE                                         r  system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.781ns  (logic 0.538ns (14.229%)  route 3.243ns (85.771%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1722, routed)        1.390     2.469    system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X42Y99         FDRE                                         r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y99         FDRE (Prop_fdre_C_Q)         0.433     2.902 r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          2.753     5.655    system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X31Y77         LUT1 (Prop_lut1_I0_O)        0.105     5.760 f  system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.490     6.250    system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X30Y77         FDCE                                         f  system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1722, routed)        1.264     2.247    system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X30Y77         FDCE                                         r  system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.781ns  (logic 0.538ns (14.229%)  route 3.243ns (85.771%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1722, routed)        1.390     2.469    system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X42Y99         FDRE                                         r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y99         FDRE (Prop_fdre_C_Q)         0.433     2.902 r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          2.753     5.655    system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X31Y77         LUT1 (Prop_lut1_I0_O)        0.105     5.760 f  system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.490     6.250    system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X30Y77         FDCE                                         f  system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1722, routed)        1.264     2.247    system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X30Y77         FDCE                                         r  system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.781ns  (logic 0.538ns (14.229%)  route 3.243ns (85.771%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1722, routed)        1.390     2.469    system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X42Y99         FDRE                                         r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y99         FDRE (Prop_fdre_C_Q)         0.433     2.902 r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          2.753     5.655    system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X31Y77         LUT1 (Prop_lut1_I0_O)        0.105     5.760 f  system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.490     6.250    system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X30Y77         FDCE                                         f  system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1722, routed)        1.264     2.247    system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X30Y77         FDCE                                         r  system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.718ns  (logic 0.561ns (15.089%)  route 3.157ns (84.911%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1722, routed)        1.390     2.469    system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X42Y99         FDRE                                         r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y99         FDRE (Prop_fdre_C_Q)         0.433     2.902 r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          2.753     5.655    system_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X31Y77         LUT1 (Prop_lut1_I0_O)        0.128     5.783 f  system_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.404     6.187    system_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X31Y77         FDCE                                         f  system_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1722, routed)        1.264     2.247    system_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X31Y77         FDCE                                         r  system_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.708%)  route 0.196ns (51.292%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1722, routed)        0.557     0.893    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X45Y98         FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y98         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=1, routed)           0.196     1.229    system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/aresetn
    SLICE_X41Y98         LUT1 (Prop_lut1_I0_O)        0.045     1.274 r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_i_1/O
                         net (fo=1, routed)           0.000     1.274    system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/src_in
    SLICE_X41Y98         FDRE                                         r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1722, routed)        0.825     1.191    system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/dest_clk
    SLICE_X41Y98         FDRE                                         r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.602ns  (logic 0.209ns (34.698%)  route 0.393ns (65.302%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1722, routed)        0.557     0.893    system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X42Y99         FDRE                                         r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y99         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.214     1.271    system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X40Y96         LUT1 (Prop_lut1_I0_O)        0.045     1.316 f  system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.179     1.495    system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X40Y96         FDCE                                         f  system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1722, routed)        0.824     1.190    system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X40Y96         FDCE                                         r  system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.602ns  (logic 0.209ns (34.698%)  route 0.393ns (65.302%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1722, routed)        0.557     0.893    system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X42Y99         FDRE                                         r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y99         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.214     1.271    system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X40Y96         LUT1 (Prop_lut1_I0_O)        0.045     1.316 f  system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.179     1.495    system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X40Y96         FDCE                                         f  system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1722, routed)        0.824     1.190    system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X40Y96         FDCE                                         r  system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.602ns  (logic 0.209ns (34.698%)  route 0.393ns (65.302%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1722, routed)        0.557     0.893    system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X42Y99         FDRE                                         r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y99         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.214     1.271    system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X40Y96         LUT1 (Prop_lut1_I0_O)        0.045     1.316 f  system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.179     1.495    system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X40Y96         FDCE                                         f  system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1722, routed)        0.824     1.190    system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X40Y96         FDCE                                         r  system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.645ns  (logic 0.215ns (33.328%)  route 0.430ns (66.672%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1722, routed)        0.557     0.893    system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X42Y99         FDRE                                         r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y99         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.214     1.271    system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X40Y96         LUT1 (Prop_lut1_I0_O)        0.051     1.322 f  system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.216     1.538    system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X43Y96         FDCE                                         f  system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1722, routed)        0.824     1.190    system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X43Y96         FDCE                                         r  system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.645ns  (logic 0.215ns (33.328%)  route 0.430ns (66.672%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1722, routed)        0.557     0.893    system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X42Y99         FDRE                                         r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y99         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.214     1.271    system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X40Y96         LUT1 (Prop_lut1_I0_O)        0.051     1.322 f  system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.216     1.538    system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X43Y96         FDCE                                         f  system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1722, routed)        0.824     1.190    system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X43Y96         FDCE                                         r  system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.645ns  (logic 0.215ns (33.328%)  route 0.430ns (66.672%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1722, routed)        0.557     0.893    system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X42Y99         FDRE                                         r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y99         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.214     1.271    system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X40Y96         LUT1 (Prop_lut1_I0_O)        0.051     1.322 f  system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.216     1.538    system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X43Y96         FDCE                                         f  system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1722, routed)        0.824     1.190    system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X43Y96         FDCE                                         r  system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.661ns  (logic 0.206ns (31.158%)  route 0.455ns (68.842%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1722, routed)        0.557     0.893    system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X42Y99         FDRE                                         r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y99         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.278     1.334    system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X41Y96         LUT1 (Prop_lut1_I0_O)        0.042     1.376 f  system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.178     1.554    system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X41Y95         FDCE                                         f  system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1722, routed)        0.824     1.190    system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X41Y95         FDCE                                         r  system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.661ns  (logic 0.206ns (31.158%)  route 0.455ns (68.842%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1722, routed)        0.557     0.893    system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X42Y99         FDRE                                         r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y99         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.278     1.334    system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X41Y96         LUT1 (Prop_lut1_I0_O)        0.042     1.376 f  system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.178     1.554    system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X41Y95         FDCE                                         f  system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1722, routed)        0.824     1.190    system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X41Y95         FDCE                                         r  system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.661ns  (logic 0.206ns (31.158%)  route 0.455ns (68.842%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1722, routed)        0.557     0.893    system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X42Y99         FDRE                                         r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y99         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.278     1.334    system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X41Y96         LUT1 (Prop_lut1_I0_O)        0.042     1.376 f  system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.178     1.554    system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X41Y95         FDCE                                         f  system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1722, routed)        0.824     1.190    system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X41Y95         FDCE                                         r  system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C





