Return-Path: <linux-kernel-owner@vger.kernel.org>
X-Original-To: lists+linux-kernel@lfdr.de
Delivered-To: lists+linux-kernel@lfdr.de
Received: from vger.kernel.org (vger.kernel.org [23.128.96.18])
	by mail.lfdr.de (Postfix) with ESMTP id 19376224B66
	for <lists+linux-kernel@lfdr.de>; Sat, 18 Jul 2020 15:12:56 +0200 (CEST)
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1726928AbgGRNMy (ORCPT <rfc822;lists+linux-kernel@lfdr.de>);
        Sat, 18 Jul 2020 09:12:54 -0400
Received: from crapouillou.net ([89.234.176.41]:45830 "EHLO crapouillou.net"
        rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP
        id S1726566AbgGRNMx (ORCPT <rfc822;linux-kernel@vger.kernel.org>);
        Sat, 18 Jul 2020 09:12:53 -0400
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=crapouillou.net;
        s=mail; t=1595077971; h=from:from:sender:reply-to:subject:subject:date:date:
         message-id:message-id:to:to:cc:cc:mime-version:mime-version:
         content-type:content-type:
         content-transfer-encoding:content-transfer-encoding:
         in-reply-to:in-reply-to:references:references;
        bh=lwtrMVGsN8PxkJfANGzcJA7Rjlb0vvZkOcvOhQ+zmhs=;
        b=JbxblSYfshTN2xRtlSX3kNeZAFF/lSbpQzokbBLp/s40f1O/L8GYhIB+1uCpKVxGZJyMc8
        7DWEKDfdDuUoQNI0TusHLke+6pJBpazkFN+1T77yQgZPBvY2SQBZtt3blf4dvwXLUDdNOA
        dEKNpL7WtdKIZkz8z/35r70YhfzCJ/U=
Date:   Sat, 18 Jul 2020 15:12:41 +0200
From:   Paul Cercueil <paul@crapouillou.net>
Subject: Re: [PATCH v6 2/2] clocksource: Ingenic: Add support for the Ingenic
 X1000 OST.
To:     Daniel Lezcano <daniel.lezcano@linaro.org>
Cc:     Zhou Yanjie <zhouyanjie@wanyeetech.com>,
        linux-kernel@vger.kernel.org, devicetree@vger.kernel.org,
        robh+dt@kernel.org, tglx@linutronix.de, dongsheng.qiu@ingenic.com,
        aric.pzqi@ingenic.com, rick.tyliu@ingenic.com,
        yanfei.li@ingenic.com, sernia.zhou@foxmail.com,
        zhenwenjin@gmail.com
Message-Id: <512ODQ.64YN0BEY1JJG@crapouillou.net>
In-Reply-To: <9c64bc35-c043-6e4b-cfc3-50f19e4cb315@linaro.org>
References: <20200710170259.29028-1-zhouyanjie@wanyeetech.com>
        <20200710170259.29028-3-zhouyanjie@wanyeetech.com>
        <dd01a117-265a-e64b-5871-22f0f752834a@linaro.org>
        <f0dd2ea5-0627-35cf-5a58-aaff0bcb22cd@wanyeetech.com>
        <9c64bc35-c043-6e4b-cfc3-50f19e4cb315@linaro.org>
MIME-Version: 1.0
Content-Type: text/plain; charset=UTF-8; format=flowed
Content-Transfer-Encoding: quoted-printable
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

Hi Daniel,

Le ven. 17 juil. 2020 =C3=A0 10:02, Daniel Lezcano=20
<daniel.lezcano@linaro.org> a =C3=A9crit :
> On 17/07/2020 08:13, Zhou Yanjie wrote:
>>  Hi Daniel,
>>=20
>>  =E5=9C=A8 2020/7/17 =E4=B8=8B=E5=8D=8812:20, Daniel Lezcano =E5=86=99=
=E9=81=93:
>>>  On 10/07/2020 19:02, =E5=91=A8=E7=90=B0=E6=9D=B0 (Zhou Yanjie) wrote:
>>>>  X1000 and SoCs after X1000 (such as X1500 and X1830) had a=20
>>>> separate
>>>>  OST, it no longer belongs to TCU. This driver will register both a
>>>>  clocksource and a sched_clock to the system.
>>>>=20
>>>>  Tested-by: =E5=91=A8=E6=AD=A3 (Zhou Zheng) <sernia.zhou@foxmail.com>
>>>>  Co-developed-by: =E6=BC=86=E9=B9=8F=E6=8C=AF (Qi Pengzhen) <aric.pzqi=
@ingenic.com>
>>>>  Signed-off-by: =E6=BC=86=E9=B9=8F=E6=8C=AF (Qi Pengzhen) <aric.pzqi@i=
ngenic.com>
>>>>  Signed-off-by: =E5=91=A8=E7=90=B0=E6=9D=B0 (Zhou Yanjie) <zhouyanjie@=
wanyeetech.com>
>>>>  Reviewed-by: Paul Cercueil <paul@crapouillou.net>
>>>>  ---
>>>>=20
>>>>  Notes:
>>>>       v1->v2:
>>>>       Fix compile warnings.
>>>>       Reported-by: kernel test robot <lkp@intel.com>
>>>>            v2->v3:
>>>>       No change.
>>>>            v3->v4:
>>>>       1.Rename "ost" to "sysost"
>>>>       1.Remove unrelated changes.
>>>>       2.Remove ost_clock_parent enum.
>>>>       3.Remove ost->percpu_timer_channel/ost->global_timer_channel.
>>>>       4.Set up independent .recalc_rate/.set_rate for percpu/global
>>>>  timer.
>>>>       5.No longer call functions in variable declarations.
>>>>            v4->v5:
>>>>       Use "of_io_request_and_map()" instead "of_iomap()".
>>>>       Suggested-by: Paul Cercueil <paul@crapouillou.net>
>>>>            v5->v6:
>>>>       No change.
>>>>=20
>>>>    drivers/clocksource/Kconfig          |  11 +
>>>>    drivers/clocksource/Makefile         |   1 +
>>>>    drivers/clocksource/ingenic-sysost.c | 539
>>>>  +++++++++++++++++++++++++++++++++++
>>>>    3 files changed, 551 insertions(+)
>>>>    create mode 100644 drivers/clocksource/ingenic-sysost.c
>>>>=20
>>>>  diff --git a/drivers/clocksource/Kconfig=20
>>>> b/drivers/clocksource/Kconfig
>>>>  index 91418381fcd4..1bca8b8fb30f 100644
>>>>  --- a/drivers/clocksource/Kconfig
>>>>  +++ b/drivers/clocksource/Kconfig
>>>>  @@ -696,6 +696,17 @@ config INGENIC_TIMER
>>>>        help
>>>>          Support for the timer/counter unit of the Ingenic JZ SoCs.
>>>>    +config INGENIC_SYSOST
>>>>  +    bool "Clocksource/timer using the SYSOST in Ingenic X SoCs"
>>>  We usually use silent options and let the platform's Kconfig=20
>>> enable it.
>>>  We show up the option only when COMPILE_TEST is enabled.
>>>=20
>>>  Is there a reason to do it differently?
>>=20
>>=20
>>  Do you mean
>>=20
>>  bool "Clocksource/timer using the SYSOST in Ingenic X SoCs"
>>=20
>>  or
>>=20
>>  default MACH_INGENIC ?
>=20
> Both, no default here.
>=20
> eg.
>=20
> bool "Clocksource/timer using the SYSOST in Ingenic X SoCs" if=20
> COMPILE_TEST
>=20
> and
>=20
> in arch/mips/Kconfig in the config MACH_INGENIC section :
>=20
> ...
> select INGENIC_SYSOST
> ...

Disagreed. That's not how we do things on MIPS. Selecting MACH_INGENIC=20
means "this kernel will support Ingenic SoCs", but not that it will=20
only support these. Hence the depends on MIPS / default MACH_INGENIC.

As for the select INGENIC_SYSOST, this driver only applies to a few=20
SoCs, I certainly don't want it to be force-enabled. I don't even wait=20
it to be force-enabled on X1000, since it is optional there too.

Cheers,
-Paul

>=20
>>  This driver has some origins from "INGENIC_TIMER" driver and
>>  "INGENIC_OST" driver.
>>  Early Ingenic processors used TCU (timer/counter unit, has 6 or 8
>>  generic timer channels) to provide clocksource and clockevent (both=20
>> with
>>  only 16bit precision). This part of the processor can only use
>>  "INGENIC_TIMER" driver.
>>=20
>>  Later processors provide an independent 32bit or 64bit timer channel
>>  (still under TCU, known as ost channel, this channel can not=20
>> generate
>>  interrupt) to provid higher precision clocksource. The "INGENIC_OST"
>>  driver is for this channel. These processors can use "INGENIC_TIMER"
>>  driver, but using "INGENIC_OST" driver to provide higher precision
>>  clocksource would be a better choice (clockevent still needs to be
>>  provided by generic timer channel of TCU, and still 16bit=20
>> precision).
>>=20
>>  And the recent processors provide a SYSOST components, it is=20
>> independent
>>  from TCU, including a 64bit timer channel for clocksource and a=20
>> 32bit
>>  timer channel for clockevent. Although these processors can also use
>>  "INGENIC_TIMER" driver, but the better choice is completely=20
>> independent
>>  use of "INGENIC_SYSOST" driver to provide higher precision=20
>> clocksource
>>  and clockevent.
>=20
> Ok, the rating should do the job then.
>=20
> Thanks for the explanation.
>=20
>>  You may have already noticed that this independent SYSOST component=20
>> is
>>  like an upgraded and streamlined TCU, which only retains one generic
>>  timer channel that can generate interrupts, upgrade it from 16bit to
>>  32bit, and then retain the 64bit ost channel. so the driver code and
>>  Kconfig code of this patch is largely referenced
>>  "INGENIC_TIMER" driver and "INGENIC_OST" driver.
>>=20
>>  Thanks and best regards!
>>=20
>>>>  +    default MACH_INGENIC
>>>>  +    depends on MIPS || COMPILE_TEST
>>>>  +    depends on COMMON_CLK
>>>>  +    select MFD_SYSCON
>>>>  +    select TIMER_OF
>>>>  +    select IRQ_DOMAIN
>>>>  +    help
>>>>  +      Support for the SYSOST of the Ingenic X Series SoCs.
>>>>  +
>>>  [ ... ]
>>>=20
>>>=20
>=20
>=20
> --
> <http://www.linaro.org/> Linaro.org =E2=94=82 Open source software for AR=
M=20
> SoCs
>=20
> Follow Linaro:  <http://www.facebook.com/pages/Linaro> Facebook |
> <http://twitter.com/#!/linaroorg> Twitter |
> <http://www.linaro.org/linaro-blog/> Blog


