{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1671661437027 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1671661437029 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 22 00:23:56 2022 " "Processing started: Thu Dec 22 00:23:56 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1671661437029 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671661437029 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Logic_Project -c Logic_Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off Logic_Project -c Logic_Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671661437029 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1671661438650 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1671661438651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "multiplier.v" "" { Text "C:/Users/MALAK/Desktop/Malak/Uni/Logic 2/Project/Floating-Point-Unit/multiplier.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671661465290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671661465290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult_normalize.v 1 1 " "Found 1 design units, including 1 entities, in source file mult_normalize.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_normalize " "Found entity 1: mult_normalize" {  } { { "mult_normalize.v" "" { Text "C:/Users/MALAK/Desktop/Malak/Uni/Logic 2/Project/Floating-Point-Unit/mult_normalize.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671661465290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671661465290 ""}
{ "Error" "EVRFX_VERI_2101_UNCONVERTED" "multiplier.v(1) " "Verilog HDL error at multiplier.v(1): declaring module ports or function arguments with unpacked array types requires SystemVerilog extensions" {  } { { "multiplier.v" "" { Text "C:/Users/MALAK/Desktop/Malak/Uni/Logic 2/Project/Floating-Point-Unit/multiplier.v" 1 0 0 } }  } 0 10773 "Verilog HDL error at %1!s!: declaring module ports or function arguments with unpacked array types requires SystemVerilog extensions" 0 0 "Analysis & Synthesis" 0 -1 1671661465300 ""}
{ "Error" "EVRFX_VERI_1188_UNCONVERTED" "expsize mult_normalize.v(11) " "Verilog HDL error at mult_normalize.v(11): expsize is not a constant" {  } { { "mult_normalize.v" "" { Text "C:/Users/MALAK/Desktop/Malak/Uni/Logic 2/Project/Floating-Point-Unit/mult_normalize.v" 11 0 0 } }  } 0 10734 "Verilog HDL error at %2!s!: %1!s! is not a constant" 0 0 "Analysis & Synthesis" 0 -1 1671661465302 ""}
{ "Error" "EVRFX_VERI_1188_UNCONVERTED" "expsize mult_normalize.v(6) " "Verilog HDL error at mult_normalize.v(6): expsize is not a constant" {  } { { "mult_normalize.v" "" { Text "C:/Users/MALAK/Desktop/Malak/Uni/Logic 2/Project/Floating-Point-Unit/mult_normalize.v" 6 0 0 } }  } 0 10734 "Verilog HDL error at %2!s!: %1!s! is not a constant" 0 0 "Analysis & Synthesis" 0 -1 1671661465303 ""}
{ "Error" "EVRFX_VERI_1188_UNCONVERTED" "mantsize mult_normalize.v(12) " "Verilog HDL error at mult_normalize.v(12): mantsize is not a constant" {  } { { "mult_normalize.v" "" { Text "C:/Users/MALAK/Desktop/Malak/Uni/Logic 2/Project/Floating-Point-Unit/mult_normalize.v" 12 0 0 } }  } 0 10734 "Verilog HDL error at %2!s!: %1!s! is not a constant" 0 0 "Analysis & Synthesis" 0 -1 1671661465303 ""}
{ "Error" "EVRFX_VERI_1188_UNCONVERTED" "mantsize mult_normalize.v(8) " "Verilog HDL error at mult_normalize.v(8): mantsize is not a constant" {  } { { "mult_normalize.v" "" { Text "C:/Users/MALAK/Desktop/Malak/Uni/Logic 2/Project/Floating-Point-Unit/mult_normalize.v" 8 0 0 } }  } 0 10734 "Verilog HDL error at %2!s!: %1!s! is not a constant" 0 0 "Analysis & Synthesis" 0 -1 1671661465303 ""}
{ "Error" "EVRFX_VERI_1188_UNCONVERTED" "expsize mult_normalize.v(13) " "Verilog HDL error at mult_normalize.v(13): expsize is not a constant" {  } { { "mult_normalize.v" "" { Text "C:/Users/MALAK/Desktop/Malak/Uni/Logic 2/Project/Floating-Point-Unit/mult_normalize.v" 13 0 0 } }  } 0 10734 "Verilog HDL error at %2!s!: %1!s! is not a constant" 0 0 "Analysis & Synthesis" 0 -1 1671661465303 ""}
{ "Error" "EVRFX_VERI_1188_UNCONVERTED" "expsize mult_normalize.v(7) " "Verilog HDL error at mult_normalize.v(7): expsize is not a constant" {  } { { "mult_normalize.v" "" { Text "C:/Users/MALAK/Desktop/Malak/Uni/Logic 2/Project/Floating-Point-Unit/mult_normalize.v" 7 0 0 } }  } 0 10734 "Verilog HDL error at %2!s!: %1!s! is not a constant" 0 0 "Analysis & Synthesis" 0 -1 1671661465303 ""}
{ "Error" "EVRFX_VERI_1188_UNCONVERTED" "mantsize mult_normalize.v(14) " "Verilog HDL error at mult_normalize.v(14): mantsize is not a constant" {  } { { "mult_normalize.v" "" { Text "C:/Users/MALAK/Desktop/Malak/Uni/Logic 2/Project/Floating-Point-Unit/mult_normalize.v" 14 0 0 } }  } 0 10734 "Verilog HDL error at %2!s!: %1!s! is not a constant" 0 0 "Analysis & Synthesis" 0 -1 1671661465303 ""}
{ "Error" "EVRFX_VERI_1188_UNCONVERTED" "mantsize mult_normalize.v(9) " "Verilog HDL error at mult_normalize.v(9): mantsize is not a constant" {  } { { "mult_normalize.v" "" { Text "C:/Users/MALAK/Desktop/Malak/Uni/Logic 2/Project/Floating-Point-Unit/mult_normalize.v" 9 0 0 } }  } 0 10734 "Verilog HDL error at %2!s!: %1!s! is not a constant" 0 0 "Analysis & Synthesis" 0 -1 1671661465303 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "mant_bits mult_normalize.v(18) " "Verilog HDL error at mult_normalize.v(18): object \"mant_bits\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "mult_normalize.v" "" { Text "C:/Users/MALAK/Desktop/Malak/Uni/Logic 2/Project/Floating-Point-Unit/mult_normalize.v" 18 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1671661465305 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "product mult_normalize.v(21) " "Verilog HDL error at mult_normalize.v(21): object \"product\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "mult_normalize.v" "" { Text "C:/Users/MALAK/Desktop/Malak/Uni/Logic 2/Project/Floating-Point-Unit/mult_normalize.v" 21 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1671661465305 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "mant_bits mult_normalize.v(23) " "Verilog HDL error at mult_normalize.v(23): object \"mant_bits\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "mult_normalize.v" "" { Text "C:/Users/MALAK/Desktop/Malak/Uni/Logic 2/Project/Floating-Point-Unit/mult_normalize.v" 23 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1671661465305 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "done multiplier.v(51) " "Verilog HDL Procedural Assignment error at multiplier.v(51): object \"done\" on left-hand side of assignment must have a variable data type" {  } { { "multiplier.v" "" { Text "C:/Users/MALAK/Desktop/Malak/Uni/Logic 2/Project/Floating-Point-Unit/multiplier.v" 51 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1671661465307 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "done multiplier.v(64) " "Verilog HDL Procedural Assignment error at multiplier.v(64): object \"done\" on left-hand side of assignment must have a variable data type" {  } { { "multiplier.v" "" { Text "C:/Users/MALAK/Desktop/Malak/Uni/Logic 2/Project/Floating-Point-Unit/multiplier.v" 64 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1671661465308 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "done multiplier.v(85) " "Verilog HDL Procedural Assignment error at multiplier.v(85): object \"done\" on left-hand side of assignment must have a variable data type" {  } { { "multiplier.v" "" { Text "C:/Users/MALAK/Desktop/Malak/Uni/Logic 2/Project/Floating-Point-Unit/multiplier.v" 85 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1671661465308 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "done multiplier.v(97) " "Verilog HDL Procedural Assignment error at multiplier.v(97): object \"done\" on left-hand side of assignment must have a variable data type" {  } { { "multiplier.v" "" { Text "C:/Users/MALAK/Desktop/Malak/Uni/Logic 2/Project/Floating-Point-Unit/multiplier.v" 97 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1671661465308 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 16 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 16 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4766 " "Peak virtual memory: 4766 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1671661465524 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Dec 22 00:24:25 2022 " "Processing ended: Thu Dec 22 00:24:25 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1671661465524 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1671661465524 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:18 " "Total CPU time (on all processors): 00:01:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1671661465524 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1671661465524 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 18 s 1  " "Quartus Prime Full Compilation was unsuccessful. 18 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1671661466380 ""}
