<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <title>TRCSSCSR&lt;n&gt;</title>
    <link href="insn.css" rel="stylesheet" type="text/css"/>
  </head>
  <body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">TRCSSCSR&lt;n&gt;, Single-shot Comparator Control Status Register &lt;n&gt;, n = 0 - 7</h1><p>The TRCSSCSR&lt;n&gt; characteristics are:</p><h2>Purpose</h2>
        <p>Returns the status of the corresponding Single-shot Comparator Control.</p>
      <h2>Configuration</h2><p>External register TRCSSCSR&lt;n&gt; bits [31:0] are architecturally mapped to AArch64 System register <a href="AArch64-trcsscsrn.html">TRCSSCSR&lt;n&gt;[31:0]</a>.</p><p>This register is present only when FEAT_ETE is implemented, FEAT_TRC_EXT is implemented and UInt(TRCIDR4.NUMSSCC) &gt; n. Otherwise, direct accesses to TRCSSCSR&lt;n&gt; are <span class="arm-defined-word">RES0</span>.</p><h2>Attributes</h2>
        <p>TRCSSCSR&lt;n&gt; is a 32-bit register.</p>
      <h2>Field descriptions</h2><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="1"><a href="#fieldset_0-31_31">STATUS</a></td><td class="lr" colspan="1"><a href="#fieldset_0-30_30">PENDING</a></td><td class="lr" colspan="26"><a href="#fieldset_0-29_4">RES0</a></td><td class="lr" colspan="1"><a href="#fieldset_0-3_3">PC</a></td><td class="lr" colspan="1"><a href="#fieldset_0-2_2">DV</a></td><td class="lr" colspan="1"><a href="#fieldset_0-1_1">DA</a></td><td class="lr" colspan="1"><a href="#fieldset_0-0_0">INST</a></td></tr></tbody></table><h4 id="fieldset_0-31_31">STATUS, bit [31]</h4><div class="field">
      <p>Single-shot Comparator Control status. Indicates if any of the comparators selected by this Single-shot Comparator control have matched. The selected comparators are defined by <a href="ext-trcssccrn.html">TRCSSCCR&lt;n&gt;</a>.ARC, <a href="ext-trcssccrn.html">TRCSSCCR&lt;n&gt;</a>.SAC, and <a href="ext-trcsspcicrn.html">TRCSSPCICR&lt;n&gt;</a>.PC.</p>
    <table class="valuetable"><tr><th>STATUS</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>No match has occurred. When the first match occurs, this field takes a value of 1. It remains at 1 until explicitly modified by a write to this register.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td><p>One or more matches has occurred. If <a href="ext-trcssccrn.html">TRCSSCCR&lt;n&gt;</a>.RST == 0 then:</p>
<ul>
<li>There is only one match and no more matches are possible.
</li><li>Software must reset this field to 0 to re-enable the Single-shot Comparator Control.
</li></ul></td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Trace unit reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-30_30">PENDING, bit [30]</h4><div class="field">
      <p>Single-shot pending status. The Single-shot Comparator Control fired while the resources were in the Paused state.</p>
    <table class="valuetable"><tr><th>PENDING</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>No match has occurred.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>One or more matches has occurred.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Trace unit reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-29_4">Bits [29:4]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-3_3">PC, bit [3]</h4><div class="field">
      <p>PE Comparator Input support. Indicates if the Single-shot Comparator Control supports PE Comparator Inputs.</p>
    <table class="valuetable"><tr><th>PC</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>This Single-shot Comparator Control does not support PE Comparator Inputs. Selecting any PE Comparator Inputs using the associated <a href="ext-trcsspcicrn.html">TRCSSPCICR&lt;n&gt;</a> results in <span class="arm-defined-word">CONSTRAINED UNPREDICTABLE</span> behavior of the Single-shot Comparator Control resource. The Single-shot Comparator Control might match unexpectedly or might not match.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>This Single-shot Comparator Control supports PE Comparator Inputs.</p>
        </td></tr></table><p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-2_2">DV, bit [2]</h4><div class="field">
      <p>Data value comparator support. Data value comparisons are not implemented in ETE and are reserved for other trace architectures. Allocated in other trace architectures.</p>
    <table class="valuetable"><tr><th>DV</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>This Single-shot Comparator Control does not support data value comparisons.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>This Single-shot Comparator Control supports data value comparisons.</p>
        </td></tr></table>
      <p>This field reads as 0.</p>
    <p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-1_1">DA, bit [1]</h4><div class="field">
      <p>Data Address Comparator support. Data address comparisons are not implemented in ETE and are reserved for other trace architectures. Allocated in other trace architectures.</p>
    <table class="valuetable"><tr><th>DA</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>This Single-shot Comparator Control does not support data address comparisons.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>This Single-shot Comparator Control supports data address comparisons.</p>
        </td></tr></table>
      <p>This field reads as 0.</p>
    <p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-0_0">INST, bit [0]</h4><div class="field">
      <p>Instruction Address Comparator support. Indicates if the Single-shot Comparator Control supports instruction address comparisons.</p>
    <table class="valuetable"><tr><th>INST</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>This Single-shot Comparator Control does not support instruction address comparisons.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>This Single-shot Comparator Control supports instruction address comparisons.</p>
        </td></tr></table>
      <p>This field reads as 1.</p>
    <p>Access to this field is <span class="access_level">RO</span>.</p></div><h2>Accessing TRCSSCSR&lt;n&gt;</h2>
        <p>Must be programmed if <a href="ext-trcrsctlrn.html">TRCRSCTLR&lt;a&gt;</a>.GROUP == <span class="binarynumber">0b0011</span> and <a href="ext-trcrsctlrn.html">TRCRSCTLR&lt;a&gt;</a>.SINGLE_SHOT[n] == 1.</p>

      
        <p>Writes are <span class="arm-defined-word">CONSTRAINED UNPREDICTABLE</span> if the trace unit is not in the Idle state.</p>

      
        <p>Reads from this register might return an <span class="arm-defined-word">UNKNOWN</span> value if the trace unit is not in either of the Idle or Stable states.</p>
      <h4>TRCSSCSR&lt;n&gt; can be accessed through the external debug interface:</h4><table class="info"><tr><th>Component</th><th>Offset</th><th>Instance</th></tr><tr><td>ETE</td><td><span class="hexnumber">0x2A0</span> + (4 * n)</td><td>TRCSSCSR&lt;n&gt;</td></tr></table><p>This interface is accessible as follows:</p><ul><li>When OSLockStatus(), or !AllowExternalTraceAccess() or !IsTraceCorePowered(), accesses to this register generate an error response.
          </li><li>Otherwise, accesses to this register are <span class="access_level">RW</span>.
          </li></ul><hr class="bottom_line"/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">30/03/2023 19:07; 997dd0cf3258cacf72aa7cf7a885f19a4758c3af</p><p class="copyconf">Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
