;redcode
;assert 1
	SPL 0, <922
	CMP -207, <-120
	MOV -1, <-49
	MOV -7, <-20
	DJN -1, @-20
	JMZ @127, <186
	SUB #300, 90
	SUB @120, 106
	SUB @120, 106
	MOV -7, <-20
	SUB #270, 66
	MOV -7, <-20
	SUB @127, 106
	ADD 10, 8
	JMP 0, #2
	MOV -7, <-20
	SPL 100, 309
	SUB #0, -92
	SUB 100, 0
	DJN -6, @-20
	SUB #270, 66
	JMZ -7, @-20
	JMN 0, #2
	SPL <127, 106
	MOV -1, <-49
	MOV -7, <-20
	MOV @0, @52
	ADD @127, 106
	SUB @121, 193
	ADD 10, 8
	ADD @127, 106
	SUB @1, 2
	SPL 0, -92
	SPL 0, 1
	MOV -7, <-20
	SPL 0, <922
	SUB @127, 106
	SUB @127, 106
	SLT 0, 0
	MOV 0, @2
	ADD #270, 66
	SPL 0, <922
	SPL 0, <922
	SPL 0, <922
	DJN -1, @-20
	MOV -7, <-20
	ADD #270, <1
	CMP -207, <-120
	SPL 0, <922
	ADD #270, 66
