
// time scale
`timescale 1ns/1ps

// no undeclared nets
//`default_nettype none

module DigitalCore_VectorSum (
      
    RstAsync,  
    vector,
    sum

    );

    //-----------------------------------------------------------------------------------
    //  Parameters
    //-----------------------------------------------------------------------------------
    localparam      InputWidth = 8;
    localparam      SumWidth = $clog2(InputWidth)+1;
    localparam      DummyBits = SumWidth-1;
    //-----------------------------------------------------------------------------------
    //  Ports
    //-----------------------------------------------------------------------------------
    input wire RstAsync;
    input wire [InputWidth-1:0] vector;
    output reg [SumWidth-1:0] sum;

    //-----------------------------------------------------------------------------------
    //  Internal Wires
    //-----------------------------------------------------------------------------------
    //-----------------------------------------------------------------------------------

    //-----------------------------------------------------------------------------------
    //  Integer
    //-----------------------------------------------------------------------------------
    //-----------------------------------------------------------------------------------

    //-----------------------------------------------------------------------------------
    //  Assigns
    //-----------------------------------------------------------------------------------
    //-----------------------------------------------------------------------------------

    //-----------------------------------------------------------------------------------
    //  Calculate the vector sum
    //-----------------------------------------------------------------------------------
    always @(*) begin
        if (RstAsync) begin
            sum <= {SumWidth{1'b0}};
        end else begin
            sum <=  { {DummyBits{1'b0}}, vector[0] } + 
                    { {DummyBits{1'b0}}, vector[1] } + 
                    { {DummyBits{1'b0}}, vector[2] } + 
                    { {DummyBits{1'b0}}, vector[3] } + 
                    { {DummyBits{1'b0}}, vector[4] } + 
                    { {DummyBits{1'b0}}, vector[5] } + 
                    { {DummyBits{1'b0}}, vector[6] } + 
                    { {DummyBits{1'b0}}, vector[7] };
        end
    end

    //-----------------------------------------------------------------------------------


endmodule

