module buzzer (input  clk,output out);
  reg [31:0] counter;
  reg buzzer_signal;

  initial begin
    buzzer_signal = 1'b0;
    counter = 32'b0;
  end

  always @(posedge clk) begin
    if (counter < 25000000) counter <= counter + 1'b1;
    else begin
      buzzer_signal <= ~buzzer_signal;
      counter <= 32'b0;
    end
  end

  assign out = buzzer_signal;

endmodule
