Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Tue Sep 22 11:20:52 2020
| Host         : E7440-big-ARCH running 64-bit unknown
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     9 |
| Unused register locations in slices containing registers |    36 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            2 |
|      4 |            2 |
|      8 |            2 |
|     10 |            2 |
|     14 |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            2 |
| No           | No                    | Yes                    |              22 |            6 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              36 |            8 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------+-------------------------------------------+------------------+------------------+----------------+
|                      Clock Signal                     |               Enable Signal               | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-------------------------------------------------------+-------------------------------------------+------------------+------------------+----------------+
|  clk_0_IBUF                                           |                                           |                  |                1 |              1 |
|  design_1_i/uart_loop_mod_0/U0/shift_load_reg_i_1_n_0 |                                           |                  |                1 |              1 |
|  design_1_i/clk_divider_0/U0/clk_div                  | design_1_i/tx_mod_0/U0/cnt_bit[3]_i_1_n_0 | rst_0_IBUF       |                1 |              4 |
|  design_1_i/clk_divider_0/U0/clk_div                  | design_1_i/tx_mod_0/U0/count              | rst_0_IBUF       |                1 |              4 |
|  design_1_i/clk_divider_0/U0/clk_div                  | design_1_i/uart_loop_mod_0/U0/uart_data   | rst_0_IBUF       |                2 |              8 |
|  clk_0_IBUF                                           |                                           | rst_0_IBUF       |                2 |              8 |
|  design_1_i/clk_divider_0/U0/clk_div                  | design_1_i/tx_mod_0/U0/reg_data           | rst_0_IBUF       |                2 |             10 |
|  design_1_i/clk_divider_0/U0/clk_div                  | design_1_i/rx_mod_0/U0/rxreg[8]_i_1_n_0   | rst_0_IBUF       |                2 |             10 |
|  design_1_i/clk_divider_0/U0/clk_div                  |                                           | rst_0_IBUF       |                4 |             14 |
+-------------------------------------------------------+-------------------------------------------+------------------+------------------+----------------+


