{
    "tool": "vivado",
    "yosys":
        {
            "yosys_path": "yosys/install/bin/yosys",
            "yosys_template_script": "scripts/synth/yosys/yosys_template_synth_rs_area.ys",
            "verific": true
        }
    "vivado":
        {
            "vivado_template_script": "scripts/synth/vivado/vivado_v1_template.tcl"
        },
    "diamond":
        {
            "diamond_template_script": "scripts/synth/diamond/diamond_template.tcl"
        },
    "abc_script": "scripts/synth/abc/abc_base6.a21.scr",
    "num_process": 32,
    "timeout": 21600,
    "benchmarks": [
        {
            "name": "ac97",
            "rtl_path": "RTL_Benchmark/Verilog/iwls2005_designs/ac97/rtl/verilog",
            "top_module": "ac97_top"
        },
        {
            "name": "aes",
            "rtl_path": "RTL_Benchmark/Verilog/iwls2005_designs/aes/rtl", 
            "top_module": "aes_cipher_top"
        },
        {
            "name": "dma",
            "rtl_path": "RTL_Benchmark/Verilog/iwls2005_designs/dma/rtl", 
            "top_module": "dma_top"
        },
        {
            "name": "mc",
            "rtl_path": "RTL_Benchmark/Verilog/iwls2005_designs/mc/rtl",
            "top_module": "mc_top"
        },
        {
            "name": "s38584",
            "rtl_path": "RTL_Benchmark/Verilog/iwls2005_designs/s38584/rtl",
            "top_module": "s38584"
        },
        {
            "name": "spi",
            "rtl_path": "RTL_Benchmark/Verilog/iwls2005_designs/spi/rtl",
            "top_module": "spi_top"
        },
        {
            "name": "systemCdes",
            "rtl_path": "RTL_Benchmark/Verilog/iwls2005_designs/systemCdes/rtl/verilog",
            "top_module": "des_top"
        },
        {
            "name": "usbf",
            "rtl_path": "RTL_Benchmark/Verilog/iwls2005_designs/usbf",
            "top_module": "usbf_top"
        },
        {
            "name": "wb_conmax",
            "rtl_path": "RTL_Benchmark/Verilog/iwls2005_designs/wb_conmax/rtl/raw_rtl",
            "top_module": "wb_conmax_top"
        },
        {
            "name": "wb_dma",
            "rtl_path": "RTL_Benchmark/Verilog/iwls2005_designs/wb_dma/rtl/raw_rtl",
            "top_module": "wb_dma_top"
        },
        {
            "name": "ethernet_mac",
            "rtl_path": "RTL_Benchmark/Verilog/iwls2005_designs/ethernet_mac/rtl",
            "top_module": "eth_top"
        }
    ]
}
