{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.846923",
   "Default View_TopLeft":"-97,-41",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS-threadsafe
#  -string -flagsOSRD
preplace port usb_uart -pg 1 -lvl 5 -x 1610 -y 440 -defaultsOSRD
preplace port SPI_M_0 -pg 1 -lvl 5 -x 1610 -y 620 -defaultsOSRD
preplace port sys_clock -pg 1 -lvl 0 -x -90 -y 580 -defaultsOSRD
preplace port reset -pg 1 -lvl 0 -x -90 -y 500 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 1 -x 30 -y 570 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 2 -x 310 -y 540 -defaultsOSRD
preplace inst AXI4Stream_UART_0 -pg 1 -lvl 4 -x 1340 -y 460 -defaultsOSRD
preplace inst axi4stream_spi_master_0 -pg 1 -lvl 4 -x 1340 -y 720 -defaultsOSRD
preplace inst jstk_uart_bridge_0 -pg 1 -lvl 3 -x 810 -y 150 -defaultsOSRD
preplace inst digilent_jstk2_0 -pg 1 -lvl 3 -x 810 -y 500 -defaultsOSRD
preplace netloc sys_clock_1 1 0 1 NJ 580
preplace netloc reset_1 1 0 2 -70 500 120
preplace netloc clk_wiz_0_clk_out1 1 1 3 130 440 500 370 1070
preplace netloc clk_wiz_0_locked 1 1 1 N 580
preplace netloc proc_sys_reset_0_peripheral_reset 1 2 2 480 690 1050J
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 2 2 490 700 1110
preplace netloc digilent_jstk2_0_btn_trigger 1 2 2 540 640 980
preplace netloc digilent_jstk2_0_btn_jstk 1 2 2 590 350 980
preplace netloc digilent_jstk2_0_jstk_y 1 2 2 520 660 990
preplace netloc digilent_jstk2_0_jstk_x 1 2 2 510 650 1000
preplace netloc jstk_uart_bridge_0_led_r 1 2 2 590 680 1020
preplace netloc jstk_uart_bridge_0_led_g 1 2 2 600 670 1010
preplace netloc jstk_uart_bridge_0_led_b 1 2 2 610 360 990
preplace netloc jstk_uart_bridge_0_m_axis_tdata 1 3 1 1110 110n
preplace netloc jstk_uart_bridge_0_m_axis_tvalid 1 3 1 1100 130n
preplace netloc AXI4Stream_UART_0_s00_axis_tx_tready 1 3 1 1090 150n
preplace netloc digilent_jstk2_0_m_axis_tdata 1 3 1 1060 450n
preplace netloc digilent_jstk2_0_m_axis_tvalid 1 3 1 1040 470n
preplace netloc axi4stream_spi_master_0_s_axis_tready 1 3 1 1030 490n
preplace netloc axi4stream_spi_master_0_m_axis_tdata 1 2 3 620 630 1090J 610 1530
preplace netloc axi4stream_spi_master_0_m_axis_tvalid 1 2 3 530 830 NJ 830 1530
preplace netloc AXI4Stream_UART_0_m00_axis_rx_tdata 1 2 3 560 310 1030J 270 1560
preplace netloc AXI4Stream_UART_0_m00_axis_rx_tvalid 1 2 3 570 320 1070J 290 1550
preplace netloc jstk_uart_bridge_0_s_axis_tready 1 2 3 580 330 1060J 280 1570
preplace netloc AXI4Stream_UART_0_UART 1 4 1 1580J 440n
preplace netloc AXI4Stream_UART_0_M00_AXIS_RX 1 2 3 550 300 NJ 300 1530
preplace netloc axi4stream_spi_master_0_SPI_M 1 4 1 1560J 620n
preplace netloc axi4stream_spi_master_0_M_AXIS 1 2 3 600 340 1080J 310 1540
preplace netloc jstk_uart_bridge_0_m_axis 1 3 1 1120 90n
preplace netloc digilent_jstk2_0_m_axis 1 3 1 1080 430n
levelinfo -pg 1 -90 30 310 810 1340 1610
pagesize -pg 1 -db -bbox -sgen -200 0 1720 990
"
}
{
   "da_board_cnt":"4",
   "da_clkrst_cnt":"5"
}
