Warning (10268): Verilog HDL information at reuleaux.sv(153): always construct contains both blocking and non-blocking assignments File: C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv Line: 153
