

================================================================
== Vitis HLS Report for 'rshiftWordByOctet_net_axis_64_64_13_s'
================================================================
* Date:           Tue Aug 15 18:30:04 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        rocev2_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx690t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.40 ns|  4.539 ns|     1.73 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  6.400 ns|  6.400 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.53>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rx_aethSift2mergerFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 3 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rx_aethSift2mergerFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rx_aethSift2mergerFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rx_exh2aethShiftFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rx_exh2aethShiftFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rx_exh2aethShiftFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rx_aethSift2mergerFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rx_exh2aethShiftFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specpipeline_ln489 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_6" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:489]   --->   Operation 11 'specpipeline' 'specpipeline_ln489' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%fsmState_load = load i1 %fsmState" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:505]   --->   Operation 12 'load' 'fsmState_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_Val2_s = load i64 %prevWord_data_V_4"   --->   Operation 13 'load' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_Val2_5 = load i8 %prevWord_keep_V_3"   --->   Operation 14 'load' 'p_Val2_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln505 = br i1 %fsmState_load, void %sw.bb.i, void %sw.bb57.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:505]   --->   Operation 15 'br' 'br_ln505' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i128P0A, i128 %rx_exh2aethShiftFifo, i32 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:508]   --->   Operation 16 'nbreadreq' 'tmp_i' <Predicate = (!fsmState_load)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln508 = br i1 %tmp_i, void %if.end56.i, void %if.then.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:508]   --->   Operation 17 'br' 'br_ln508' <Predicate = (!fsmState_load)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (2.33ns)   --->   "%rx_exh2aethShiftFifo_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %rx_exh2aethShiftFifo" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:510]   --->   Operation 18 'read' 'rx_exh2aethShiftFifo_read' <Predicate = (!fsmState_load & tmp_i)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%currWord_data_V = trunc i128 %rx_exh2aethShiftFifo_read" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:510]   --->   Operation 19 'trunc' 'currWord_data_V' <Predicate = (!fsmState_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%currWord_keep_V = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %rx_exh2aethShiftFifo_read, i32 64, i32 71" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:510]   --->   Operation 20 'partselect' 'currWord_keep_V' <Predicate = (!fsmState_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%currWord_last_V = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i128, i128 %rx_exh2aethShiftFifo_read, i128 72" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:510]   --->   Operation 21 'bitselect' 'currWord_last_V' <Predicate = (!fsmState_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%rs_firstWord_load = load i1 %rs_firstWord" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:512]   --->   Operation 22 'load' 'rs_firstWord_load' <Predicate = (!fsmState_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.84ns)   --->   "%br_ln512 = br i1 %rs_firstWord_load, void %if.else.i, void %if.end45.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:512]   --->   Operation 23 'br' 'br_ln512' <Predicate = (!fsmState_load & tmp_i)> <Delay = 0.84>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln628 = trunc i128 %rx_exh2aethShiftFifo_read"   --->   Operation 24 'trunc' 'trunc_ln628' <Predicate = (!fsmState_load & tmp_i & !rs_firstWord_load)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_111_i7 = partselect i4 @_ssdm_op_PartSelect.i4.i128.i32.i32, i128 %rx_exh2aethShiftFifo_read, i32 64, i32 67"   --->   Operation 25 'partselect' 'tmp_111_i7' <Predicate = (!fsmState_load & tmp_i & !rs_firstWord_load)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_112_i8 = partselect i4 @_ssdm_op_PartSelect.i4.i128.i32.i32, i128 %rx_exh2aethShiftFifo_read, i32 68, i32 71"   --->   Operation 26 'partselect' 'tmp_112_i8' <Predicate = (!fsmState_load & tmp_i & !rs_firstWord_load)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.87ns)   --->   "%sendWord_last_V = icmp_eq  i4 %tmp_112_i8, i4 0"   --->   Operation 27 'icmp' 'sendWord_last_V' <Predicate = (!fsmState_load & tmp_i & !rs_firstWord_load)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.84ns)   --->   "%br_ln531 = br void %if.end45.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:531]   --->   Operation 28 'br' 'br_ln531' <Predicate = (!fsmState_load & tmp_i & !rs_firstWord_load)> <Delay = 0.84>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%sendWord_last_V_1 = phi i1 %sendWord_last_V, void %if.else.i, i1 0, void %if.then.i"   --->   Operation 29 'phi' 'sendWord_last_V_1' <Predicate = (!fsmState_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%store_ln533 = store i64 %currWord_data_V, i64 %prevWord_data_V_4" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:533]   --->   Operation 30 'store' 'store_ln533' <Predicate = (!fsmState_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%store_ln533 = store i8 %currWord_keep_V, i8 %prevWord_keep_V_3" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:533]   --->   Operation 31 'store' 'store_ln533' <Predicate = (!fsmState_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.84ns)   --->   "%br_ln535 = br i1 %currWord_last_V, void %mergeST.i, void %if.then48.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:535]   --->   Operation 32 'br' 'br_ln535' <Predicate = (!fsmState_load & tmp_i)> <Delay = 0.84>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln539 = br i1 %sendWord_last_V_1, void %if.then53.i, void %if.end54.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:539]   --->   Operation 33 'br' 'br_ln539' <Predicate = (!fsmState_load & tmp_i & currWord_last_V)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.84ns)   --->   "%store_ln541 = store i1 1, i1 %fsmState" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:541]   --->   Operation 34 'store' 'store_ln541' <Predicate = (!fsmState_load & tmp_i & currWord_last_V & !sendWord_last_V_1)> <Delay = 0.84>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln542 = br void %if.end54.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:542]   --->   Operation 35 'br' 'br_ln542' <Predicate = (!fsmState_load & tmp_i & currWord_last_V & !sendWord_last_V_1)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.84ns)   --->   "%br_ln543 = br void %mergeST.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:543]   --->   Operation 36 'br' 'br_ln543' <Predicate = (!fsmState_load & tmp_i & currWord_last_V)> <Delay = 0.84>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%rs_firstWord_new_0_i = phi i1 1, void %if.end54.i, i1 0, void %if.end45.i"   --->   Operation 37 'phi' 'rs_firstWord_new_0_i' <Predicate = (!fsmState_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%store_ln534 = store i1 %rs_firstWord_new_0_i, i1 %rs_firstWord" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:534]   --->   Operation 38 'store' 'store_ln534' <Predicate = (!fsmState_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln545 = br void %if.end56.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:545]   --->   Operation 39 'br' 'br_ln545' <Predicate = (!fsmState_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln546 = br void %rshiftWordByOctet<net_axis<64>, 64, 13>.exit" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:546]   --->   Operation 40 'br' 'br_ln546' <Predicate = (!fsmState_load)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.84ns)   --->   "%store_ln557 = store i1 0, i1 %fsmState" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:557]   --->   Operation 41 'store' 'store_ln557' <Predicate = (fsmState_load)> <Delay = 0.84>

State 2 <SV = 1> <Delay = 2.33>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_108_i5 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %p_Val2_s, i32 32, i32 63"   --->   Operation 42 'partselect' 'tmp_108_i5' <Predicate = (!fsmState_load & tmp_i & !rs_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_110_i6 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %p_Val2_5, i32 4, i32 7"   --->   Operation 43 'partselect' 'tmp_110_i6' <Predicate = (!fsmState_load & tmp_i & !rs_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_106_i = bitconcatenate i73 @_ssdm_op_BitConcatenate.i73.i1.i4.i4.i32.i32, i1 %sendWord_last_V, i4 %tmp_111_i7, i4 %tmp_110_i6, i32 %trunc_ln628, i32 %tmp_108_i5" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:530]   --->   Operation 44 'bitconcatenate' 'tmp_106_i' <Predicate = (!fsmState_load & tmp_i & !rs_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln530 = zext i73 %tmp_106_i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:530]   --->   Operation 45 'zext' 'zext_ln530' <Predicate = (!fsmState_load & tmp_i & !rs_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (2.33ns)   --->   "%write_ln530 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %rx_aethSift2mergerFifo, i128 %zext_ln530" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:530]   --->   Operation 46 'write' 'write_ln530' <Predicate = (!fsmState_load & tmp_i & !rs_firstWord_load)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_i9 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %p_Val2_s, i32 32, i32 63"   --->   Operation 47 'partselect' 'tmp_i9' <Predicate = (fsmState_load)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_107_i = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %p_Val2_5, i32 4, i32 7"   --->   Operation 48 'partselect' 'tmp_107_i' <Predicate = (fsmState_load)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln556_cast = bitconcatenate i73 @_ssdm_op_BitConcatenate.i73.i5.i4.i32.i32, i5 16, i4 %tmp_107_i, i32 0, i32 %tmp_i9" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:556]   --->   Operation 49 'bitconcatenate' 'zext_ln556_cast' <Predicate = (fsmState_load)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln556 = zext i73 %zext_ln556_cast" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:556]   --->   Operation 50 'zext' 'zext_ln556' <Predicate = (fsmState_load)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (2.33ns)   --->   "%write_ln556 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %rx_aethSift2mergerFifo, i128 %zext_ln556" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:556]   --->   Operation 51 'write' 'write_ln556' <Predicate = (fsmState_load)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln558 = br void %rshiftWordByOctet<net_axis<64>, 64, 13>.exit" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:558]   --->   Operation 52 'br' 'br_ln558' <Predicate = (fsmState_load)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 53 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fsmState]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ prevWord_data_V_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ prevWord_keep_V_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ rx_exh2aethShiftFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ rs_firstWord]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ rx_aethSift2mergerFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0         (specinterface ) [ 000]
specinterface_ln0         (specinterface ) [ 000]
specinterface_ln0         (specinterface ) [ 000]
specinterface_ln0         (specinterface ) [ 000]
specinterface_ln0         (specinterface ) [ 000]
specinterface_ln0         (specinterface ) [ 000]
specinterface_ln0         (specinterface ) [ 000]
specinterface_ln0         (specinterface ) [ 000]
specpipeline_ln489        (specpipeline  ) [ 000]
fsmState_load             (load          ) [ 011]
p_Val2_s                  (load          ) [ 011]
p_Val2_5                  (load          ) [ 011]
br_ln505                  (br            ) [ 000]
tmp_i                     (nbreadreq     ) [ 011]
br_ln508                  (br            ) [ 000]
rx_exh2aethShiftFifo_read (read          ) [ 000]
currWord_data_V           (trunc         ) [ 000]
currWord_keep_V           (partselect    ) [ 000]
currWord_last_V           (bitselect     ) [ 010]
rs_firstWord_load         (load          ) [ 011]
br_ln512                  (br            ) [ 000]
trunc_ln628               (trunc         ) [ 011]
tmp_111_i7                (partselect    ) [ 011]
tmp_112_i8                (partselect    ) [ 000]
sendWord_last_V           (icmp          ) [ 011]
br_ln531                  (br            ) [ 000]
sendWord_last_V_1         (phi           ) [ 010]
store_ln533               (store         ) [ 000]
store_ln533               (store         ) [ 000]
br_ln535                  (br            ) [ 000]
br_ln539                  (br            ) [ 000]
store_ln541               (store         ) [ 000]
br_ln542                  (br            ) [ 000]
br_ln543                  (br            ) [ 000]
rs_firstWord_new_0_i      (phi           ) [ 000]
store_ln534               (store         ) [ 000]
br_ln545                  (br            ) [ 000]
br_ln546                  (br            ) [ 000]
store_ln557               (store         ) [ 000]
tmp_108_i5                (partselect    ) [ 000]
tmp_110_i6                (partselect    ) [ 000]
tmp_106_i                 (bitconcatenate) [ 000]
zext_ln530                (zext          ) [ 000]
write_ln530               (write         ) [ 000]
tmp_i9                    (partselect    ) [ 000]
tmp_107_i                 (partselect    ) [ 000]
zext_ln556_cast           (bitconcatenate) [ 000]
zext_ln556                (zext          ) [ 000]
write_ln556               (write         ) [ 000]
br_ln558                  (br            ) [ 000]
ret_ln0                   (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fsmState">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fsmState"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="prevWord_data_V_4">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prevWord_data_V_4"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="prevWord_keep_V_3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prevWord_keep_V_3"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="rx_exh2aethShiftFifo">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_exh2aethShiftFifo"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="rs_firstWord">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rs_firstWord"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="rx_aethSift2mergerFifo">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_aethSift2mergerFifo"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i128.i128"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i73.i1.i4.i4.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i73.i5.i4.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="tmp_i_nbreadreq_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="0" index="1" bw="128" slack="0"/>
<pin id="75" dir="0" index="2" bw="1" slack="0"/>
<pin id="76" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="rx_exh2aethShiftFifo_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="128" slack="0"/>
<pin id="82" dir="0" index="1" bw="128" slack="0"/>
<pin id="83" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rx_exh2aethShiftFifo_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="grp_write_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="0" slack="0"/>
<pin id="88" dir="0" index="1" bw="128" slack="0"/>
<pin id="89" dir="0" index="2" bw="73" slack="0"/>
<pin id="90" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln530/2 write_ln556/2 "/>
</bind>
</comp>

<comp id="93" class="1005" name="sendWord_last_V_1_reg_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="95" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="sendWord_last_V_1 (phireg) "/>
</bind>
</comp>

<comp id="96" class="1004" name="sendWord_last_V_1_phi_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="99" dir="0" index="2" bw="1" slack="0"/>
<pin id="100" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="101" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sendWord_last_V_1/1 "/>
</bind>
</comp>

<comp id="103" class="1005" name="rs_firstWord_new_0_i_reg_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="105" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="rs_firstWord_new_0_i (phireg) "/>
</bind>
</comp>

<comp id="106" class="1004" name="rs_firstWord_new_0_i_phi_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="109" dir="0" index="2" bw="1" slack="0"/>
<pin id="110" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="111" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="rs_firstWord_new_0_i/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="64" slack="1"/>
<pin id="117" dir="0" index="2" bw="7" slack="0"/>
<pin id="118" dir="0" index="3" bw="7" slack="0"/>
<pin id="119" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_108_i5/2 tmp_i9/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="grp_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="4" slack="0"/>
<pin id="125" dir="0" index="1" bw="8" slack="1"/>
<pin id="126" dir="0" index="2" bw="4" slack="0"/>
<pin id="127" dir="0" index="3" bw="4" slack="0"/>
<pin id="128" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_110_i6/2 tmp_107_i/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="fsmState_load_load_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fsmState_load/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="p_Val2_s_load_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="64" slack="0"/>
<pin id="138" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="p_Val2_5_load_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="8" slack="0"/>
<pin id="142" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_5/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="currWord_data_V_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="128" slack="0"/>
<pin id="146" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="currWord_data_V/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="currWord_keep_V_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="8" slack="0"/>
<pin id="150" dir="0" index="1" bw="128" slack="0"/>
<pin id="151" dir="0" index="2" bw="8" slack="0"/>
<pin id="152" dir="0" index="3" bw="8" slack="0"/>
<pin id="153" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="currWord_keep_V/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="currWord_last_V_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="0" index="1" bw="128" slack="0"/>
<pin id="161" dir="0" index="2" bw="8" slack="0"/>
<pin id="162" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="currWord_last_V/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="rs_firstWord_load_load_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rs_firstWord_load/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="trunc_ln628_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="128" slack="0"/>
<pin id="172" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln628/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="tmp_111_i7_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="4" slack="0"/>
<pin id="176" dir="0" index="1" bw="128" slack="0"/>
<pin id="177" dir="0" index="2" bw="8" slack="0"/>
<pin id="178" dir="0" index="3" bw="8" slack="0"/>
<pin id="179" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_111_i7/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="tmp_112_i8_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="4" slack="0"/>
<pin id="186" dir="0" index="1" bw="128" slack="0"/>
<pin id="187" dir="0" index="2" bw="8" slack="0"/>
<pin id="188" dir="0" index="3" bw="8" slack="0"/>
<pin id="189" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_112_i8/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="sendWord_last_V_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="4" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sendWord_last_V/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="store_ln533_store_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="64" slack="0"/>
<pin id="203" dir="0" index="1" bw="64" slack="0"/>
<pin id="204" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln533/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="store_ln533_store_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="8" slack="0"/>
<pin id="209" dir="0" index="1" bw="8" slack="0"/>
<pin id="210" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln533/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="store_ln541_store_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln541/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="store_ln534_store_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln534/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="store_ln557_store_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln557/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="tmp_106_i_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="73" slack="0"/>
<pin id="233" dir="0" index="1" bw="1" slack="1"/>
<pin id="234" dir="0" index="2" bw="4" slack="1"/>
<pin id="235" dir="0" index="3" bw="4" slack="0"/>
<pin id="236" dir="0" index="4" bw="32" slack="1"/>
<pin id="237" dir="0" index="5" bw="32" slack="0"/>
<pin id="238" dir="1" index="6" bw="73" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_106_i/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="zext_ln530_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="73" slack="0"/>
<pin id="244" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln530/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="zext_ln556_cast_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="73" slack="0"/>
<pin id="249" dir="0" index="1" bw="5" slack="0"/>
<pin id="250" dir="0" index="2" bw="4" slack="0"/>
<pin id="251" dir="0" index="3" bw="1" slack="0"/>
<pin id="252" dir="0" index="4" bw="32" slack="0"/>
<pin id="253" dir="1" index="5" bw="73" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln556_cast/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="zext_ln556_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="73" slack="0"/>
<pin id="261" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln556/2 "/>
</bind>
</comp>

<comp id="264" class="1005" name="fsmState_load_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="1"/>
<pin id="266" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="fsmState_load "/>
</bind>
</comp>

<comp id="268" class="1005" name="p_Val2_s_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="64" slack="1"/>
<pin id="270" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="273" class="1005" name="p_Val2_5_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="8" slack="1"/>
<pin id="275" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_5 "/>
</bind>
</comp>

<comp id="278" class="1005" name="tmp_i_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="1"/>
<pin id="280" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="285" class="1005" name="rs_firstWord_load_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="1"/>
<pin id="287" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="rs_firstWord_load "/>
</bind>
</comp>

<comp id="289" class="1005" name="trunc_ln628_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="1"/>
<pin id="291" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln628 "/>
</bind>
</comp>

<comp id="294" class="1005" name="tmp_111_i7_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="4" slack="1"/>
<pin id="296" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_111_i7 "/>
</bind>
</comp>

<comp id="299" class="1005" name="sendWord_last_V_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="1"/>
<pin id="301" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sendWord_last_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="77"><net_src comp="26" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="6" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="79"><net_src comp="24" pin="0"/><net_sink comp="72" pin=2"/></net>

<net id="84"><net_src comp="28" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="6" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="91"><net_src comp="66" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="10" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="102"><net_src comp="48" pin="0"/><net_sink comp="96" pin=2"/></net>

<net id="112"><net_src comp="50" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="48" pin="0"/><net_sink comp="106" pin=2"/></net>

<net id="120"><net_src comp="52" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="54" pin="0"/><net_sink comp="114" pin=2"/></net>

<net id="122"><net_src comp="56" pin="0"/><net_sink comp="114" pin=3"/></net>

<net id="129"><net_src comp="58" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="130"><net_src comp="60" pin="0"/><net_sink comp="123" pin=2"/></net>

<net id="131"><net_src comp="62" pin="0"/><net_sink comp="123" pin=3"/></net>

<net id="135"><net_src comp="0" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="2" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="4" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="80" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="154"><net_src comp="30" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="80" pin="2"/><net_sink comp="148" pin=1"/></net>

<net id="156"><net_src comp="32" pin="0"/><net_sink comp="148" pin=2"/></net>

<net id="157"><net_src comp="34" pin="0"/><net_sink comp="148" pin=3"/></net>

<net id="163"><net_src comp="36" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="80" pin="2"/><net_sink comp="158" pin=1"/></net>

<net id="165"><net_src comp="38" pin="0"/><net_sink comp="158" pin=2"/></net>

<net id="169"><net_src comp="8" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="80" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="180"><net_src comp="40" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="80" pin="2"/><net_sink comp="174" pin=1"/></net>

<net id="182"><net_src comp="32" pin="0"/><net_sink comp="174" pin=2"/></net>

<net id="183"><net_src comp="42" pin="0"/><net_sink comp="174" pin=3"/></net>

<net id="190"><net_src comp="40" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="80" pin="2"/><net_sink comp="184" pin=1"/></net>

<net id="192"><net_src comp="44" pin="0"/><net_sink comp="184" pin=2"/></net>

<net id="193"><net_src comp="34" pin="0"/><net_sink comp="184" pin=3"/></net>

<net id="198"><net_src comp="184" pin="4"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="46" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="200"><net_src comp="194" pin="2"/><net_sink comp="96" pin=0"/></net>

<net id="205"><net_src comp="144" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="2" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="211"><net_src comp="148" pin="4"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="4" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="217"><net_src comp="50" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="0" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="223"><net_src comp="106" pin="4"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="8" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="229"><net_src comp="48" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="0" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="239"><net_src comp="64" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="240"><net_src comp="123" pin="4"/><net_sink comp="231" pin=3"/></net>

<net id="241"><net_src comp="114" pin="4"/><net_sink comp="231" pin=5"/></net>

<net id="245"><net_src comp="231" pin="6"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="254"><net_src comp="68" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="255"><net_src comp="70" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="256"><net_src comp="123" pin="4"/><net_sink comp="247" pin=2"/></net>

<net id="257"><net_src comp="16" pin="0"/><net_sink comp="247" pin=3"/></net>

<net id="258"><net_src comp="114" pin="4"/><net_sink comp="247" pin=4"/></net>

<net id="262"><net_src comp="247" pin="5"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="267"><net_src comp="132" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="136" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="276"><net_src comp="140" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="281"><net_src comp="72" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="288"><net_src comp="166" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="292"><net_src comp="170" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="231" pin=4"/></net>

<net id="297"><net_src comp="174" pin="4"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="302"><net_src comp="194" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="231" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fsmState | {1 }
	Port: prevWord_data_V_4 | {1 }
	Port: prevWord_keep_V_3 | {1 }
	Port: rs_firstWord | {1 }
	Port: rx_aethSift2mergerFifo | {2 }
 - Input state : 
	Port: rshiftWordByOctet<net_axis<64>, 64, 13> : fsmState | {1 }
	Port: rshiftWordByOctet<net_axis<64>, 64, 13> : prevWord_data_V_4 | {1 }
	Port: rshiftWordByOctet<net_axis<64>, 64, 13> : prevWord_keep_V_3 | {1 }
	Port: rshiftWordByOctet<net_axis<64>, 64, 13> : rx_exh2aethShiftFifo | {1 }
	Port: rshiftWordByOctet<net_axis<64>, 64, 13> : rs_firstWord | {1 }
  - Chain level:
	State 1
		br_ln505 : 1
		br_ln512 : 1
		sendWord_last_V : 1
		sendWord_last_V_1 : 2
		store_ln533 : 1
		store_ln533 : 1
		br_ln535 : 1
		br_ln539 : 3
		rs_firstWord_new_0_i : 2
		store_ln534 : 3
	State 2
		tmp_106_i : 1
		zext_ln530 : 2
		write_ln530 : 3
		zext_ln556_cast : 1
		zext_ln556 : 2
		write_ln556 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------|---------|---------|
| Operation|            Functional Unit           |    FF   |   LUT   |
|----------|--------------------------------------|---------|---------|
|   icmp   |        sendWord_last_V_fu_194        |    0    |    9    |
|----------|--------------------------------------|---------|---------|
| nbreadreq|         tmp_i_nbreadreq_fu_72        |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|   read   | rx_exh2aethShiftFifo_read_read_fu_80 |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|   write  |            grp_write_fu_86           |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|          |              grp_fu_114              |    0    |    0    |
|          |              grp_fu_123              |    0    |    0    |
|partselect|        currWord_keep_V_fu_148        |    0    |    0    |
|          |           tmp_111_i7_fu_174          |    0    |    0    |
|          |           tmp_112_i8_fu_184          |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|   trunc  |        currWord_data_V_fu_144        |    0    |    0    |
|          |          trunc_ln628_fu_170          |    0    |    0    |
|----------|--------------------------------------|---------|---------|
| bitselect|        currWord_last_V_fu_158        |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|bitconcatenate|           tmp_106_i_fu_231           |    0    |    0    |
|          |        zext_ln556_cast_fu_247        |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|   zext   |           zext_ln530_fu_242          |    0    |    0    |
|          |           zext_ln556_fu_259          |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|   Total  |                                      |    0    |    9    |
|----------|--------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|    fsmState_load_reg_264   |    1   |
|      p_Val2_5_reg_273      |    8   |
|      p_Val2_s_reg_268      |   64   |
|  rs_firstWord_load_reg_285 |    1   |
|rs_firstWord_new_0_i_reg_103|    1   |
|  sendWord_last_V_1_reg_93  |    1   |
|   sendWord_last_V_reg_299  |    1   |
|     tmp_111_i7_reg_294     |    4   |
|        tmp_i_reg_278       |    1   |
|     trunc_ln628_reg_289    |   32   |
+----------------------------+--------+
|            Total           |   114  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_86 |  p2  |   2  |  73  |   146  ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   146  ||  0.844  ||    9    |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |    9   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   114  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   114  |   18   |
+-----------+--------+--------+--------+
