<!DOCTYPE html><html><head><meta charset="utf-8"></meta><meta content="width=device-width, initial-scale=1" name="viewport"></meta><title>class MCInstrDesc: LLVM 10.0.0 documentation</title><link href="styles.css" rel="stylesheet"></link><script src="highlight.min.js"></script><script>hljs.highlightAll();</script><link href="katex.min.css" rel="stylesheet"></link><script src="katex.min.js"></script><script src="auto-render.min.js"></script><script>
    document.addEventListener("DOMContentLoaded", function() {
      renderMathInElement(document.body, {
        delimiters: [
          {left: '$$', right: '$$', display: true},
          {left: '$', right: '$', display: false},
        ],
      });
    });
  </script><link href="apple-touch-icon.png" sizes="180x180" rel="apple-touch-icon"></link><link href="favicon-32x32.png" sizes="32x32" type="image/png" rel="icon"></link><link href="favicon-16x16.png" sizes="16x16" type="image/png" rel="icon"></link></head><body><div id="wrapper"><section class="section"><div class="container"><div class="columns"><aside class="column is-one-fifth"><ul class="menu-list"><p class="is-size-4">LLVM 10.0.0</p><p class="menu-label">Navigation</p><li><a href="index.html">Home</a></li><li><a href="search.html">Search</a></li><li><a href="https://github.com/llvm/llvm-project/">Repository</a></li><li><a href="https://hdoc.io">Made with hdoc</a></li><p class="menu-label">API Documentation</p><li><a href="functions.html">Functions</a></li><li><a href="records.html">Records</a></li><li><a href="enums.html">Enums</a></li><li><a href="namespaces.html">Namespaces</a></li></ul></aside><div class="column" style="overflow-x: auto"><nav class="breadcrumb has-arrow-separator" aria-label="breadcrumbs"><ul><li><a href="namespaces.html#00A4DA910CC17C2D"><span>namespace llvm</span></a></li><li class="is-active"><a aria-current="page0E6C58CB0903B7E5"><span>class MCInstrDesc</span></a></li></ul></nav><main class="content"><h1>class MCInstrDesc</h1><h2>Declaration</h2><pre class="p-0"><code class="hdoc-record-code language-cpp">class MCInstrDesc { /* full declaration omitted */ };</code></pre><h2>Description</h2><p>Describe properties that are true of each instruction in the target description file.  This captures information about side effects, register use and many other things.  There is one instance of this struct for each target instruction class, and the MachineInstr class points to this struct directly to describe itself.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/MC/MCInstrDesc.h#L188">llvm/include/llvm/MC/MCInstrDesc.h:188</a></p><h2>Member Variables</h2><dl><dt class="is-family-code" id="var_Opcode">public  unsigned short <b>Opcode</b></dt><dt class="is-family-code" id="var_NumOperands">public  unsigned short <b>NumOperands</b></dt><dt class="is-family-code" id="var_NumDefs">public  unsigned char <b>NumDefs</b></dt><dt class="is-family-code" id="var_Size">public  unsigned char <b>Size</b></dt><dt class="is-family-code" id="var_SchedClass">public  unsigned short <b>SchedClass</b></dt><dt class="is-family-code" id="var_Flags">public  uint64_t <b>Flags</b></dt><dt class="is-family-code" id="var_TSFlags">public  uint64_t <b>TSFlags</b></dt><dt class="is-family-code" id="var_ImplicitUses">public  const llvm::MCPhysReg* <b>ImplicitUses</b></dt><dt class="is-family-code" id="var_ImplicitDefs">public  const llvm::MCPhysReg* <b>ImplicitDefs</b></dt><dt class="is-family-code" id="var_OpInfo">public  const <a href="r6BAD41A256143217.html">llvm::MCOperandInfo</a>* <b>OpInfo</b></dt><dt class="is-family-code" id="var_DeprecatedFeature">public  int64_t <b>DeprecatedFeature</b></dt><dt class="is-family-code" id="var_ComplexDeprecationInfo">public  bool (*)(llvm::MCInst&amp;,
         const llvm::MCSubtargetInfo&amp;,
         std::string&amp;) <b>ComplexDeprecationInfo</b></dt></dl><h2>Method Overview</h2><ul><li class="is-family-code">public bool  <a href="#1B0E01B6FDDC2441"><b>canFoldAsLoad</b></a>() const</li><li class="is-family-code">public int  <a href="#6BCFADBD7D5296C7"><b>findFirstPredOperandIdx</b></a>() const</li><li class="is-family-code">public bool  <a href="#C1442233B181BBE7"><b>getDeprecatedInfo</b></a>(llvm::MCInst &amp; MI, const llvm::MCSubtargetInfo &amp; STI, std::string &amp; Info) const</li><li class="is-family-code">public uint64_t  <a href="#434CE27C7700ECBF"><b>getFlags</b></a>() const</li><li class="is-family-code">public const llvm::MCPhysReg *  <a href="#CD4116AD18C21756"><b>getImplicitDefs</b></a>() const</li><li class="is-family-code">public const llvm::MCPhysReg *  <a href="#21DD58C0A860C3B2"><b>getImplicitUses</b></a>() const</li><li class="is-family-code">public unsigned int  <a href="#B8E365F7F8947396"><b>getNumDefs</b></a>() const</li><li class="is-family-code">public unsigned int  <a href="#7A451C407EFF9D27"><b>getNumImplicitDefs</b></a>() const</li><li class="is-family-code">public unsigned int  <a href="#ECF6E9A35DEEBFA8"><b>getNumImplicitUses</b></a>() const</li><li class="is-family-code">public unsigned int  <a href="#336E4CACD5BDD2D4"><b>getNumOperands</b></a>() const</li><li class="is-family-code">public unsigned int  <a href="#2B2D8DDA7877623D"><b>getOpcode</b></a>() const</li><li class="is-family-code">public int  <a href="#DA69E86450CF5906"><b>getOperandConstraint</b></a>(unsigned int OpNum, MCOI::OperandConstraint Constraint) const</li><li class="is-family-code">public unsigned int  <a href="#6C6D290F4DBEEB58"><b>getSchedClass</b></a>() const</li><li class="is-family-code">public unsigned int  <a href="#6207BE57538DFFCD"><b>getSize</b></a>() const</li><li class="is-family-code">public bool  <a href="#ACD6D37452DF1EAC"><b>hasDefOfPhysReg</b></a>(const llvm::MCInst &amp; MI, unsigned int Reg, const llvm::MCRegisterInfo &amp; RI) const</li><li class="is-family-code">public bool  <a href="#2197032E35FAA7EA"><b>hasDelaySlot</b></a>() const</li><li class="is-family-code">public bool  <a href="#885223D2C1EB3D87"><b>hasExtraDefRegAllocReq</b></a>() const</li><li class="is-family-code">public bool  <a href="#D97EBFDB609F2D28"><b>hasExtraSrcRegAllocReq</b></a>() const</li><li class="is-family-code">public bool  <a href="#089AC668C72FD90F"><b>hasImplicitDefOfPhysReg</b></a>(unsigned int Reg, const llvm::MCRegisterInfo * MRI = nullptr) const</li><li class="is-family-code">public bool  <a href="#6337A152E6B71133"><b>hasImplicitUseOfPhysReg</b></a>(unsigned int Reg) const</li><li class="is-family-code">public bool  <a href="#3786FC3CDFADA2E3"><b>hasOptionalDef</b></a>() const</li><li class="is-family-code">public bool  <a href="#211221C949EBF31C"><b>hasPostISelHook</b></a>() const</li><li class="is-family-code">public bool  <a href="#0E68B395664B0743"><b>hasUnmodeledSideEffects</b></a>() const</li><li class="is-family-code">public bool  <a href="#B088AAAA2A8DD6DB"><b>isAdd</b></a>() const</li><li class="is-family-code">public bool  <a href="#502273D08D3FE9AA"><b>isAsCheapAsAMove</b></a>() const</li><li class="is-family-code">public bool  <a href="#63D0C4B1E876D663"><b>isAuthenticated</b></a>() const</li><li class="is-family-code">public bool  <a href="#F2E26D13F45B89A5"><b>isBarrier</b></a>() const</li><li class="is-family-code">public bool  <a href="#B65A80C6B99A6B96"><b>isBitcast</b></a>() const</li><li class="is-family-code">public bool  <a href="#287065FD4039D495"><b>isBranch</b></a>() const</li><li class="is-family-code">public bool  <a href="#0772ABD0E55AEBA1"><b>isCall</b></a>() const</li><li class="is-family-code">public bool  <a href="#7DDE2D8123F7A992"><b>isCommutable</b></a>() const</li><li class="is-family-code">public bool  <a href="#958A81B0FB095D17"><b>isCompare</b></a>() const</li><li class="is-family-code">public bool  <a href="#5F379E5CF5C13BC0"><b>isConditionalBranch</b></a>() const</li><li class="is-family-code">public bool  <a href="#094EBB0776CB3B66"><b>isConvergent</b></a>() const</li><li class="is-family-code">public bool  <a href="#8C45C942CB309A20"><b>isConvertibleTo3Addr</b></a>() const</li><li class="is-family-code">public bool  <a href="#39FD1887B59D55A9"><b>isExtractSubregLike</b></a>() const</li><li class="is-family-code">public bool  <a href="#38DDE3BAEFE3E8C2"><b>isIndirectBranch</b></a>() const</li><li class="is-family-code">public bool  <a href="#7328441E54662EA6"><b>isInsertSubregLike</b></a>() const</li><li class="is-family-code">public bool  <a href="#42FFA70337BE955E"><b>isMoveImmediate</b></a>() const</li><li class="is-family-code">public bool  <a href="#88C52E32EC2A3519"><b>isMoveReg</b></a>() const</li><li class="is-family-code">public bool  <a href="#E13318844201C158"><b>isNotDuplicable</b></a>() const</li><li class="is-family-code">public bool  <a href="#D84950376ED24602"><b>isPreISelOpcode</b></a>() const</li><li class="is-family-code">public bool  <a href="#C726AE2FB4BB2421"><b>isPredicable</b></a>() const</li><li class="is-family-code">public bool  <a href="#07B33EA95B804134"><b>isPseudo</b></a>() const</li><li class="is-family-code">public bool  <a href="#0137578010DA625D"><b>isRegSequenceLike</b></a>() const</li><li class="is-family-code">public bool  <a href="#721341C8B995BAC2"><b>isRematerializable</b></a>() const</li><li class="is-family-code">public bool  <a href="#4A202BCE3204E818"><b>isReturn</b></a>() const</li><li class="is-family-code">public bool  <a href="#68BC5409DBF2C9EB"><b>isSelect</b></a>() const</li><li class="is-family-code">public bool  <a href="#B114E2F4588B8F24"><b>isTerminator</b></a>() const</li><li class="is-family-code">public bool  <a href="#F1AC0D62DC8DE29D"><b>isTrap</b></a>() const</li><li class="is-family-code">public bool  <a href="#223953FF9A631A89"><b>isUnconditionalBranch</b></a>() const</li><li class="is-family-code">public bool  <a href="#8787179175B2856E"><b>isVariadic</b></a>() const</li><li class="is-family-code">public bool  <a href="#896FF294A084C6D6"><b>mayAffectControlFlow</b></a>(const llvm::MCInst &amp; MI, const llvm::MCRegisterInfo &amp; RI) const</li><li class="is-family-code">public bool  <a href="#58A57024EC275921"><b>mayLoad</b></a>() const</li><li class="is-family-code">public bool  <a href="#92E9CED966DF86DC"><b>mayRaiseFPException</b></a>() const</li><li class="is-family-code">public bool  <a href="#2F17E00017CAFFAC"><b>mayStore</b></a>() const</li><li class="is-family-code">public llvm::MCInstrDesc::const_opInfo_iterator  <a href="#AC53794D3E2A1081"><b>opInfo_begin</b></a>() const</li><li class="is-family-code">public llvm::MCInstrDesc::const_opInfo_iterator  <a href="#DE1E09485E933081"><b>opInfo_end</b></a>() const</li><li class="is-family-code">public iterator_range&lt;llvm::MCInstrDesc::const_opInfo_iterator&gt;  <a href="#8EE4FC0A096A5474"><b>operands</b></a>() const</li><li class="is-family-code">public bool  <a href="#919BF5274EA13180"><b>usesCustomInsertionHook</b></a>() const</li><li class="is-family-code">public bool  <a href="#ABB063FA1635DF16"><b>variadicOpsAreDefs</b></a>() const</li></ul><h2>Methods</h2><h3 id="1B0E01B6FDDC2441"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#1B0E01B6FDDC2441">¶</a><code class="hdoc-function-code language-cpp">bool canFoldAsLoad() const</code></pre></h3><h4>Description</h4><p>Return true for instructions that can be folded as memory operands in other instructions. The most common use for this is instructions that are simple loads from memory that don&apos;t modify the loaded value in any way, but it can also be used for instructions that can be expressed as constant-pool loads, such as V_SETALLONES on x86, to allow them to be folded when it is beneficial.  This should only be set on instructions that return a value in their only virtual register definition.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/MC/MCInstrDesc.h#L367">llvm/include/llvm/MC/MCInstrDesc.h:367</a></p><h3 id="6BCFADBD7D5296C7"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#6BCFADBD7D5296C7">¶</a><code class="hdoc-function-code language-cpp">int findFirstPredOperandIdx() const</code></pre></h3><h4>Description</h4><p>Find the index of the first operand in the operand list that is used to represent the predicate. It returns -1 if none is found.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/MC/MCInstrDesc.h#L628">llvm/include/llvm/MC/MCInstrDesc.h:628</a></p><h3 id="C1442233B181BBE7"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#C1442233B181BBE7">¶</a><code class="hdoc-function-code language-cpp">bool getDeprecatedInfo(
    <a href="r78690FB992665B6F.html">llvm::MCInst</a>&amp; MI,
    const <a href="r50A174B5B9175D2A.html">llvm::MCSubtargetInfo</a>&amp; STI,
    <a href="https://en.cppreference.com/w/cpp/string/basic_string">std::string</a>&amp; Info) const</code></pre></h3><h4>Description</h4><p>Returns true if a certain instruction is deprecated and if so returns the reason in \p Info.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/MC/MCInstrDesc.h#L224">llvm/include/llvm/MC/MCInstrDesc.h:224</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r78690FB992665B6F.html">llvm::MCInst</a>&amp;<b> MI</b></dt><dt class="is-family-code">const <a href="r50A174B5B9175D2A.html">llvm::MCSubtargetInfo</a>&amp;<b> STI</b></dt><dt class="is-family-code"><a href="https://en.cppreference.com/w/cpp/string/basic_string">std::string</a>&amp;<b> Info</b></dt></dl><h3 id="434CE27C7700ECBF"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#434CE27C7700ECBF">¶</a><code class="hdoc-function-code language-cpp">uint64_t getFlags() const</code></pre></h3><h4>Description</h4><p>Return flags of this instruction.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/MC/MCInstrDesc.h#L253">llvm/include/llvm/MC/MCInstrDesc.h:253</a></p><h3 id="CD4116AD18C21756"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#CD4116AD18C21756">¶</a><code class="hdoc-function-code language-cpp">const llvm::MCPhysReg* getImplicitDefs() const</code></pre></h3><h4>Description</h4><p>Return a list of registers that are potentially written by any instance of this machine instruction.  For example, on X86, many instructions implicitly set the flags register.  In this case, they are marked as setting the FLAGS.  Likewise, many instructions always deposit their result in a physical register.  For example, the X86 divide instruction always deposits the quotient and remainder in the EAX/EDX registers.  For that instruction, this will return a list containing the EAX/EDX/EFLAGS registers. This method returns null if the instruction has no implicit defs.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/MC/MCInstrDesc.h#L588">llvm/include/llvm/MC/MCInstrDesc.h:588</a></p><h3 id="21DD58C0A860C3B2"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#21DD58C0A860C3B2">¶</a><code class="hdoc-function-code language-cpp">const llvm::MCPhysReg* getImplicitUses() const</code></pre></h3><h4>Description</h4><p>Return a list of registers that are potentially read by any instance of this machine instruction.  For example, on X86, the &quot;adc&quot; instruction adds two register operands and adds the carry bit in from the flags register.  In this case, the instruction is marked as implicitly reading the flags.  Likewise, the variable shift instruction on X86 is marked as implicitly reading the &apos;CL&apos; register, which it always does. This method returns null if the instruction has no implicit uses.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/MC/MCInstrDesc.h#L566">llvm/include/llvm/MC/MCInstrDesc.h:566</a></p><h3 id="B8E365F7F8947396"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#B8E365F7F8947396">¶</a><code class="hdoc-function-code language-cpp">unsigned int getNumDefs() const</code></pre></h3><h4>Description</h4><p>Return the number of MachineOperands that are register definitions.  Register definitions always occur at the start of the machine operand list.  This is the number of &quot;outs&quot; in the .td file, and does not include implicit defs.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/MC/MCInstrDesc.h#L250">llvm/include/llvm/MC/MCInstrDesc.h:250</a></p><h3 id="7A451C407EFF9D27"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#7A451C407EFF9D27">¶</a><code class="hdoc-function-code language-cpp">unsigned int getNumImplicitDefs() const</code></pre></h3><h4>Description</h4><p>Return the number of implicit defs this instruct has.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/MC/MCInstrDesc.h#L591">llvm/include/llvm/MC/MCInstrDesc.h:591</a></p><h3 id="ECF6E9A35DEEBFA8"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#ECF6E9A35DEEBFA8">¶</a><code class="hdoc-function-code language-cpp">unsigned int getNumImplicitUses() const</code></pre></h3><h4>Description</h4><p>Return the number of implicit uses this instruction has.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/MC/MCInstrDesc.h#L569">llvm/include/llvm/MC/MCInstrDesc.h:569</a></p><h3 id="336E4CACD5BDD2D4"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#336E4CACD5BDD2D4">¶</a><code class="hdoc-function-code language-cpp">unsigned int getNumOperands() const</code></pre></h3><h4>Description</h4><p>Return the number of declared MachineOperands for this MachineInstruction.  Note that variadic (isVariadic() returns true) instructions may have additional operands at the end of the list, and note that the machine instruction may include implicit register def/uses as well.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/MC/MCInstrDesc.h#L235">llvm/include/llvm/MC/MCInstrDesc.h:235</a></p><h3 id="2B2D8DDA7877623D"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#2B2D8DDA7877623D">¶</a><code class="hdoc-function-code language-cpp">unsigned int getOpcode() const</code></pre></h3><h4>Description</h4><p>Return the opcode number for this descriptor.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/MC/MCInstrDesc.h#L228">llvm/include/llvm/MC/MCInstrDesc.h:228</a></p><h3 id="DA69E86450CF5906"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#DA69E86450CF5906">¶</a><code class="hdoc-function-code language-cpp">int getOperandConstraint(
    unsigned int OpNum,
    MCOI::OperandConstraint Constraint) const</code></pre></h3><h4>Description</h4><p>Returns the value of the specific constraint if it is set. Returns -1 if it is not set.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/MC/MCInstrDesc.h#L212">llvm/include/llvm/MC/MCInstrDesc.h:212</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> OpNum</b></dt><dt class="is-family-code">MCOI::OperandConstraint<b> Constraint</b></dt></dl><h3 id="6C6D290F4DBEEB58"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#6C6D290F4DBEEB58">¶</a><code class="hdoc-function-code language-cpp">unsigned int getSchedClass() const</code></pre></h3><h4>Description</h4><p>Return the scheduling class for this instruction.  The scheduling class is an index into the InstrItineraryData table.  This returns zero if there is no known scheduling information for the instruction.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/MC/MCInstrDesc.h#L619">llvm/include/llvm/MC/MCInstrDesc.h:619</a></p><h3 id="6207BE57538DFFCD"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#6207BE57538DFFCD">¶</a><code class="hdoc-function-code language-cpp">unsigned int getSize() const</code></pre></h3><h4>Description</h4><p>Return the number of bytes in the encoding of this instruction, or zero if the encoding size cannot be known from the opcode.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/MC/MCInstrDesc.h#L623">llvm/include/llvm/MC/MCInstrDesc.h:623</a></p><h3 id="ACD6D37452DF1EAC"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#ACD6D37452DF1EAC">¶</a><code class="hdoc-function-code language-cpp">bool hasDefOfPhysReg(
    const <a href="r78690FB992665B6F.html">llvm::MCInst</a>&amp; MI,
    unsigned int Reg,
    const <a href="r100776D1EFA6B026.html">llvm::MCRegisterInfo</a>&amp; RI) const</code></pre></h3><h4>Description</h4><p>Return true if this instruction defines the specified physical register, either explicitly or implicitly.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/MC/MCInstrDesc.h#L639">llvm/include/llvm/MC/MCInstrDesc.h:639</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r78690FB992665B6F.html">llvm::MCInst</a>&amp;<b> MI</b></dt><dt class="is-family-code">unsigned int<b> Reg</b></dt><dt class="is-family-code">const <a href="r100776D1EFA6B026.html">llvm::MCRegisterInfo</a>&amp;<b> RI</b></dt></dl><h3 id="2197032E35FAA7EA"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#2197032E35FAA7EA">¶</a><code class="hdoc-function-code language-cpp">bool hasDelaySlot() const</code></pre></h3><h4>Description</h4><p>Returns true if the specified instruction has a delay slot which must be filled by the code generator.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/MC/MCInstrDesc.h#L358">llvm/include/llvm/MC/MCInstrDesc.h:358</a></p><h3 id="885223D2C1EB3D87"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#885223D2C1EB3D87">¶</a><code class="hdoc-function-code language-cpp">bool hasExtraDefRegAllocReq() const</code></pre></h3><h4>Description</h4><p>Returns true if this instruction def operands have special register allocation requirements that are not captured by the operand register classes. e.g. ARM::LDRD&apos;s two def registers must be an even / odd pair, ARM::LDM registers have to be in ascending order.  Post-register allocation passes should not attempt to change allocations for definitions of instructions with this flag.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/MC/MCInstrDesc.h#L554">llvm/include/llvm/MC/MCInstrDesc.h:554</a></p><h3 id="D97EBFDB609F2D28"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#D97EBFDB609F2D28">¶</a><code class="hdoc-function-code language-cpp">bool hasExtraSrcRegAllocReq() const</code></pre></h3><h4>Description</h4><p>Returns true if this instruction source operands have special register allocation requirements that are not captured by the operand register classes. e.g. ARM::STRD&apos;s two source registers must be an even / odd pair, ARM::STM registers have to be in ascending order.  Post-register allocation passes should not attempt to change allocations for sources of instructions with this flag.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/MC/MCInstrDesc.h#L544">llvm/include/llvm/MC/MCInstrDesc.h:544</a></p><h3 id="089AC668C72FD90F"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#089AC668C72FD90F">¶</a><code class="hdoc-function-code language-cpp">bool hasImplicitDefOfPhysReg(
    unsigned int Reg,
    const <a href="r100776D1EFA6B026.html">llvm::MCRegisterInfo</a>* MRI =
        nullptr) const</code></pre></h3><h4>Description</h4><p>Return true if this instruction implicitly defines the specified physical register.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/MC/MCInstrDesc.h#L612">llvm/include/llvm/MC/MCInstrDesc.h:612</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> Reg</b></dt><dt class="is-family-code">const <a href="r100776D1EFA6B026.html">llvm::MCRegisterInfo</a>*<b> MRI</b> = nullptr</dt></dl><h3 id="6337A152E6B71133"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#6337A152E6B71133">¶</a><code class="hdoc-function-code language-cpp">bool hasImplicitUseOfPhysReg(
    unsigned int Reg) const</code></pre></h3><h4>Description</h4><p>Return true if this instruction implicitly uses the specified physical register.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/MC/MCInstrDesc.h#L602">llvm/include/llvm/MC/MCInstrDesc.h:602</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> Reg</b></dt></dl><h3 id="3786FC3CDFADA2E3"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#3786FC3CDFADA2E3">¶</a><code class="hdoc-function-code language-cpp">bool hasOptionalDef() const</code></pre></h3><h4>Description</h4><p>Set if this instruction has an optional definition, e.g. ARM instructions which can set condition code if &apos;s&apos; bit is set.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/MC/MCInstrDesc.h#L267">llvm/include/llvm/MC/MCInstrDesc.h:267</a></p><h3 id="211221C949EBF31C"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#211221C949EBF31C">¶</a><code class="hdoc-function-code language-cpp">bool hasPostISelHook() const</code></pre></h3><h4>Description</h4><p>Return true if this instruction requires *adjustment* after instruction selection by calling a target hook. For example, this can be used to fill in ARM &apos;s&apos; optional operand depending on whether the conditional flag register is used.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/MC/MCInstrDesc.h#L515">llvm/include/llvm/MC/MCInstrDesc.h:515</a></p><h3 id="0E68B395664B0743"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#0E68B395664B0743">¶</a><code class="hdoc-function-code language-cpp">bool hasUnmodeledSideEffects() const</code></pre></h3><h4>Description</h4><p>Return true if this instruction has side effects that are not modeled by other flags.  This does not return true for instructions whose effects are captured by: 1. Their operand list and implicit definition/use list.  Register use/def info is explicit for instructions. 2. Memory accesses.  Use mayLoad/mayStore. 3. Calling, branching, returning: use isCall/isReturn/isBranch. Examples of side effects would be modifying &apos;invisible&apos; machine state like a control register, flushing a cache, modifying a register invisible to LLVM, etc.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/MC/MCInstrDesc.h#L461">llvm/include/llvm/MC/MCInstrDesc.h:461</a></p><h3 id="B088AAAA2A8DD6DB"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#B088AAAA2A8DD6DB">¶</a><code class="hdoc-function-code language-cpp">bool isAdd() const</code></pre></h3><h4>Description</h4><p>Return true if the instruction is an add instruction.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/MC/MCInstrDesc.h#L277">llvm/include/llvm/MC/MCInstrDesc.h:277</a></p><h3 id="502273D08D3FE9AA"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#502273D08D3FE9AA">¶</a><code class="hdoc-function-code language-cpp">bool isAsCheapAsAMove() const</code></pre></h3><h4>Description</h4><p>Returns true if this instruction has the same cost (or less) than a move instruction. This is useful during certain types of optimizations (e.g., remat during two-address conversion or machine licm) where we would like to remat or hoist the instruction, but not if it costs more than moving the instruction into the appropriate register. Note, we are not marking copies from and to the same register class with this flag. This method could be called by interface TargetInstrInfo::isAsCheapAsAMove for different subtargets.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/MC/MCInstrDesc.h#L536">llvm/include/llvm/MC/MCInstrDesc.h:536</a></p><h3 id="63D0C4B1E876D663"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#63D0C4B1E876D663">¶</a><code class="hdoc-function-code language-cpp">bool isAuthenticated() const</code></pre></h3><h4>Description</h4><p>Return true if this instruction authenticates a pointer (e.g. LDRAx/BRAx from ARMv8.3, which perform loads/branches with authentication). An authenticated instruction may fail in an ABI-defined manner when operating on an invalid signed pointer.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/MC/MCInstrDesc.h#L425">llvm/include/llvm/MC/MCInstrDesc.h:425</a></p><h3 id="F2E26D13F45B89A5"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#F2E26D13F45B89A5">¶</a><code class="hdoc-function-code language-cpp">bool isBarrier() const</code></pre></h3><h4>Description</h4><p>Returns true if the specified instruction stops control flow from executing the instruction immediately following it.  Examples include unconditional branches and return instructions.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/MC/MCInstrDesc.h#L291">llvm/include/llvm/MC/MCInstrDesc.h:291</a></p><h3 id="B65A80C6B99A6B96"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#B65A80C6B99A6B96">¶</a><code class="hdoc-function-code language-cpp">bool isBitcast() const</code></pre></h3><h4>Description</h4><p>Return true if this instruction is a bitcast instruction.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/MC/MCInstrDesc.h#L346">llvm/include/llvm/MC/MCInstrDesc.h:346</a></p><h3 id="287065FD4039D495"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#287065FD4039D495">¶</a><code class="hdoc-function-code language-cpp">bool isBranch() const</code></pre></h3><h4>Description</h4><p>Returns true if this is a conditional, unconditional, or indirect branch.  Predicates below can be used to discriminate between these cases, and the TargetInstrInfo::AnalyzeBranch method can be used to get more information.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/MC/MCInstrDesc.h#L305">llvm/include/llvm/MC/MCInstrDesc.h:305</a></p><h3 id="0772ABD0E55AEBA1"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#0772ABD0E55AEBA1">¶</a><code class="hdoc-function-code language-cpp">bool isCall() const</code></pre></h3><h4>Description</h4><p>Return true if the instruction is a call.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/MC/MCInstrDesc.h#L286">llvm/include/llvm/MC/MCInstrDesc.h:286</a></p><h3 id="7DDE2D8123F7A992"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#7DDE2D8123F7A992">¶</a><code class="hdoc-function-code language-cpp">bool isCommutable() const</code></pre></h3><h4>Description</h4><p>Return true if this may be a 2- or 3-address instruction (of the form &quot;X = op Y, Z, ...&quot;), which produces the same result if Y and Z are exchanged.  If this flag is set, then the TargetInstrInfo::commuteInstruction method may be used to hack on the instruction. Note that this flag may be set on instructions that are only commutable sometimes.  In these cases, the call to commuteInstruction will fail. Also note that some instructions require non-trivial modification to commute them.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/MC/MCInstrDesc.h#L479">llvm/include/llvm/MC/MCInstrDesc.h:479</a></p><h3 id="958A81B0FB095D17"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#958A81B0FB095D17">¶</a><code class="hdoc-function-code language-cpp">bool isCompare() const</code></pre></h3><h4>Description</h4><p>Return true if this instruction is a comparison.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/MC/MCInstrDesc.h#L339">llvm/include/llvm/MC/MCInstrDesc.h:339</a></p><h3 id="5F379E5CF5C13BC0"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#5F379E5CF5C13BC0">¶</a><code class="hdoc-function-code language-cpp">bool isConditionalBranch() const</code></pre></h3><h4>Description</h4><p>Return true if this is a branch which may fall through to the next instruction or may transfer control flow to some other block.  The TargetInstrInfo::AnalyzeBranch method can be used to get more information about this branch.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/MC/MCInstrDesc.h#L315">llvm/include/llvm/MC/MCInstrDesc.h:315</a></p><h3 id="094EBB0776CB3B66"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#094EBB0776CB3B66">¶</a><code class="hdoc-function-code language-cpp">bool isConvergent() const</code></pre></h3><h4>Description</h4><p>Return true if this instruction is convergent. Convergent instructions may not be made control-dependent on any additional values.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/MC/MCInstrDesc.h#L413">llvm/include/llvm/MC/MCInstrDesc.h:413</a></p><h3 id="8C45C942CB309A20"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#8C45C942CB309A20">¶</a><code class="hdoc-function-code language-cpp">bool isConvertibleTo3Addr() const</code></pre></h3><h4>Description</h4><p>Return true if this is a 2-address instruction which can be changed into a 3-address instruction if needed.  Doing this transformation can be profitable in the register allocator, because it means that the instruction can use a 2-address form if possible, but degrade into a less efficient form if the source and dest register cannot be assigned to the same register.  For example, this allows the x86 backend to turn a &quot;shl reg, 3&quot; instruction into an LEA instruction, which is the same speed as the shift but has bigger code size. If this returns true, then the target must implement the TargetInstrInfo::convertToThreeAddress method for this instruction, which is allowed to fail if the transformation isn&apos;t valid for this specific instruction (e.g. shl reg, 4 on x86).</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/MC/MCInstrDesc.h#L495">llvm/include/llvm/MC/MCInstrDesc.h:495</a></p><h3 id="39FD1887B59D55A9"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#39FD1887B59D55A9">¶</a><code class="hdoc-function-code language-cpp">bool isExtractSubregLike() const</code></pre></h3><h4>Description</h4><p>Return true if this instruction behaves the same way as the generic EXTRACT_SUBREG instructions. E.g., on ARM, rX, rY VMOVRRD dZ is equivalent to two EXTRACT_SUBREG: rX = EXTRACT_SUBREG dZ, ssub_0 rY = EXTRACT_SUBREG dZ, ssub_1 Note that for the optimizers to be able to take advantage of this property, TargetInstrInfo::getExtractSubregLikeInputs has to be override accordingly.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/MC/MCInstrDesc.h#L392">llvm/include/llvm/MC/MCInstrDesc.h:392</a></p><h3 id="38DDE3BAEFE3E8C2"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#38DDE3BAEFE3E8C2">¶</a><code class="hdoc-function-code language-cpp">bool isIndirectBranch() const</code></pre></h3><h4>Description</h4><p>Return true if this is an indirect branch, such as a branch through a register.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/MC/MCInstrDesc.h#L309">llvm/include/llvm/MC/MCInstrDesc.h:309</a></p><h3 id="7328441E54662EA6"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#7328441E54662EA6">¶</a><code class="hdoc-function-code language-cpp">bool isInsertSubregLike() const</code></pre></h3><h4>Description</h4><p>Return true if this instruction behaves the same way as the generic INSERT_SUBREG instructions. E.g., on ARM, dX = VSETLNi32 dY, rZ, Imm is equivalent to a INSERT_SUBREG: dX = INSERT_SUBREG dY, rZ, translateImmToSubIdx(Imm) Note that for the optimizers to be able to take advantage of this property, TargetInstrInfo::getInsertSubregLikeInputs has to be override accordingly.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/MC/MCInstrDesc.h#L406">llvm/include/llvm/MC/MCInstrDesc.h:406</a></p><h3 id="42FFA70337BE955E"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#42FFA70337BE955E">¶</a><code class="hdoc-function-code language-cpp">bool isMoveImmediate() const</code></pre></h3><h4>Description</h4><p>Return true if this instruction is a move immediate (including conditional moves) instruction.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/MC/MCInstrDesc.h#L343">llvm/include/llvm/MC/MCInstrDesc.h:343</a></p><h3 id="88C52E32EC2A3519"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#88C52E32EC2A3519">¶</a><code class="hdoc-function-code language-cpp">bool isMoveReg() const</code></pre></h3><h4>Description</h4><p>Return true if the instruction is a register to register move.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/MC/MCInstrDesc.h#L283">llvm/include/llvm/MC/MCInstrDesc.h:283</a></p><h3 id="E13318844201C158"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#E13318844201C158">¶</a><code class="hdoc-function-code language-cpp">bool isNotDuplicable() const</code></pre></h3><h4>Description</h4><p>Return true if this instruction cannot be safely duplicated.  For example, if the instruction has a unique labels attached to it, duplicating it would cause multiple definition errors.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/MC/MCInstrDesc.h#L354">llvm/include/llvm/MC/MCInstrDesc.h:354</a></p><h3 id="D84950376ED24602"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#D84950376ED24602">¶</a><code class="hdoc-function-code language-cpp">bool isPreISelOpcode() const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/MC/MCInstrDesc.h#L257">llvm/include/llvm/MC/MCInstrDesc.h:257</a></p><h4>Returns</h4><p>true if this instruction is emitted before instruction selection and should be legalized/regbankselected/selected.</p><h3 id="C726AE2FB4BB2421"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#C726AE2FB4BB2421">¶</a><code class="hdoc-function-code language-cpp">bool isPredicable() const</code></pre></h3><h4>Description</h4><p>Return true if this instruction has a predicate operand that controls execution. It may be set to &apos;always&apos;, or may be set to other values. There are various methods in TargetInstrInfo that can be used to control and modify the predicate in this instruction.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/MC/MCInstrDesc.h#L336">llvm/include/llvm/MC/MCInstrDesc.h:336</a></p><h3 id="07B33EA95B804134"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#07B33EA95B804134">¶</a><code class="hdoc-function-code language-cpp">bool isPseudo() const</code></pre></h3><h4>Description</h4><p>Return true if this is a pseudo instruction that doesn&apos;t correspond to a real machine instruction.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/MC/MCInstrDesc.h#L271">llvm/include/llvm/MC/MCInstrDesc.h:271</a></p><h3 id="0137578010DA625D"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#0137578010DA625D">¶</a><code class="hdoc-function-code language-cpp">bool isRegSequenceLike() const</code></pre></h3><h4>Description</h4><p>Return true if this instruction behaves the same way as the generic REG_SEQUENCE instructions. E.g., on ARM, dX VMOVDRR rY, rZ is equivalent to dX = REG_SEQUENCE rY, ssub_0, rZ, ssub_1. Note that for the optimizers to be able to take advantage of this property, TargetInstrInfo::getRegSequenceLikeInputs has to be override accordingly.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/MC/MCInstrDesc.h#L379">llvm/include/llvm/MC/MCInstrDesc.h:379</a></p><h3 id="721341C8B995BAC2"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#721341C8B995BAC2">¶</a><code class="hdoc-function-code language-cpp">bool isRematerializable() const</code></pre></h3><h4>Description</h4><p>Returns true if this instruction is a candidate for remat. This flag is only used in TargetInstrInfo method isTriviallyRematerializable. If this flag is set, the isReallyTriviallyReMaterializable() or isReallyTriviallyReMaterializableGeneric methods are called to verify the instruction is really rematable.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/MC/MCInstrDesc.h#L523">llvm/include/llvm/MC/MCInstrDesc.h:523</a></p><h3 id="4A202BCE3204E818"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#4A202BCE3204E818">¶</a><code class="hdoc-function-code language-cpp">bool isReturn() const</code></pre></h3><h4>Description</h4><p>Return true if the instruction is a return.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/MC/MCInstrDesc.h#L274">llvm/include/llvm/MC/MCInstrDesc.h:274</a></p><h3 id="68BC5409DBF2C9EB"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#68BC5409DBF2C9EB">¶</a><code class="hdoc-function-code language-cpp">bool isSelect() const</code></pre></h3><h4>Description</h4><p>Return true if this is a select instruction.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/MC/MCInstrDesc.h#L349">llvm/include/llvm/MC/MCInstrDesc.h:349</a></p><h3 id="B114E2F4588B8F24"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#B114E2F4588B8F24">¶</a><code class="hdoc-function-code language-cpp">bool isTerminator() const</code></pre></h3><h4>Description</h4><p>Returns true if this instruction part of the terminator for a basic block.  Typically this is things like return and branch instructions. Various passes use this to insert code into the bottom of a basic block, but before control flow occurs.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/MC/MCInstrDesc.h#L299">llvm/include/llvm/MC/MCInstrDesc.h:299</a></p><h3 id="F1AC0D62DC8DE29D"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#F1AC0D62DC8DE29D">¶</a><code class="hdoc-function-code language-cpp">bool isTrap() const</code></pre></h3><h4>Description</h4><p>Return true if this instruction is a trap.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/MC/MCInstrDesc.h#L280">llvm/include/llvm/MC/MCInstrDesc.h:280</a></p><h3 id="223953FF9A631A89"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#223953FF9A631A89">¶</a><code class="hdoc-function-code language-cpp">bool isUnconditionalBranch() const</code></pre></h3><h4>Description</h4><p>Return true if this is a branch which always transfers control flow to some other block.  The TargetInstrInfo::AnalyzeBranch method can be used to get more information about this branch.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/MC/MCInstrDesc.h#L323">llvm/include/llvm/MC/MCInstrDesc.h:323</a></p><h3 id="8787179175B2856E"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#8787179175B2856E">¶</a><code class="hdoc-function-code language-cpp">bool isVariadic() const</code></pre></h3><h4>Description</h4><p>Return true if this instruction can have a variable number of operands.  In this case, the variable operands will be after the normal operands but before the implicit definitions and uses (if any are present).</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/MC/MCInstrDesc.h#L263">llvm/include/llvm/MC/MCInstrDesc.h:263</a></p><h3 id="896FF294A084C6D6"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#896FF294A084C6D6">¶</a><code class="hdoc-function-code language-cpp">bool mayAffectControlFlow(
    const <a href="r78690FB992665B6F.html">llvm::MCInst</a>&amp; MI,
    const <a href="r100776D1EFA6B026.html">llvm::MCRegisterInfo</a>&amp; RI) const</code></pre></h3><h4>Description</h4><p>Return true if this is a branch or an instruction which directly writes to the program counter. Considered &apos;may&apos; affect rather than &apos;does&apos; affect as things like predication are not taken into account.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/MC/MCInstrDesc.h#L330">llvm/include/llvm/MC/MCInstrDesc.h:330</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r78690FB992665B6F.html">llvm::MCInst</a>&amp;<b> MI</b></dt><dt class="is-family-code">const <a href="r100776D1EFA6B026.html">llvm::MCRegisterInfo</a>&amp;<b> RI</b></dt></dl><h3 id="58A57024EC275921"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#58A57024EC275921">¶</a><code class="hdoc-function-code language-cpp">bool mayLoad() const</code></pre></h3><h4>Description</h4><p>Return true if this instruction could possibly read memory. Instructions with this flag set are not necessarily simple load instructions, they may load a value and modify it, for example.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/MC/MCInstrDesc.h#L436">llvm/include/llvm/MC/MCInstrDesc.h:436</a></p><h3 id="92E9CED966DF86DC"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#92E9CED966DF86DC">¶</a><code class="hdoc-function-code language-cpp">bool mayRaiseFPException() const</code></pre></h3><h4>Description</h4><p>Return true if this instruction may raise a floating-point exception.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/MC/MCInstrDesc.h#L445">llvm/include/llvm/MC/MCInstrDesc.h:445</a></p><h3 id="2F17E00017CAFFAC"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#2F17E00017CAFFAC">¶</a><code class="hdoc-function-code language-cpp">bool mayStore() const</code></pre></h3><h4>Description</h4><p>Return true if this instruction could possibly modify memory. Instructions with this flag set are not necessarily simple store instructions, they may store a modified value based on their operands, or may not actually modify anything, for example.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/MC/MCInstrDesc.h#L442">llvm/include/llvm/MC/MCInstrDesc.h:442</a></p><h3 id="AC53794D3E2A1081"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#AC53794D3E2A1081">¶</a><code class="hdoc-function-code language-cpp"><a href="r6BAD41A256143217.html">llvm::MCInstrDesc::const_opInfo_iterator</a>
opInfo_begin() const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/MC/MCInstrDesc.h#L239">llvm/include/llvm/MC/MCInstrDesc.h:239</a></p><h3 id="DE1E09485E933081"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#DE1E09485E933081">¶</a><code class="hdoc-function-code language-cpp"><a href="r6BAD41A256143217.html">llvm::MCInstrDesc::const_opInfo_iterator</a>
opInfo_end() const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/MC/MCInstrDesc.h#L240">llvm/include/llvm/MC/MCInstrDesc.h:240</a></p><h3 id="8EE4FC0A096A5474"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#8EE4FC0A096A5474">¶</a><code class="hdoc-function-code language-cpp"><a href="rB51FEED19D352440.html">iterator_range</a>&lt;
    llvm::MCInstrDesc::const_opInfo_iterator&gt;
operands() const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/MC/MCInstrDesc.h#L242">llvm/include/llvm/MC/MCInstrDesc.h:242</a></p><h3 id="919BF5274EA13180"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#919BF5274EA13180">¶</a><code class="hdoc-function-code language-cpp">bool usesCustomInsertionHook() const</code></pre></h3><h4>Description</h4><p>Return true if this instruction requires custom insertion support when the DAG scheduler is inserting it into a machine basic block.  If this is true for the instruction, it basically means that it is a pseudo instruction used at SelectionDAG time that is expanded out into magic code by the target when MachineInstrs are formed. If this is true, the TargetLoweringInfo::InsertAtEndOfBasicBlock method is used to insert this into the MachineBasicBlock.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/MC/MCInstrDesc.h#L507">llvm/include/llvm/MC/MCInstrDesc.h:507</a></p><h3 id="ABB063FA1635DF16"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#ABB063FA1635DF16">¶</a><code class="hdoc-function-code language-cpp">bool variadicOpsAreDefs() const</code></pre></h3><h4>Description</h4><p>Return true if variadic operands of this instruction are definitions.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/MC/MCInstrDesc.h#L416">llvm/include/llvm/MC/MCInstrDesc.h:416</a></p></main></div></div></div></section></div><footer class="footer"><p>Documentation for LLVM 10.0.0.</p><p>Generated by <a href="https://hdoc.io/">hdoc</a> version 1.4.0-hdocInternal on 2022-12-14T09:44:14 UTC.</p><p class="has-text-grey-light">19AD43E11B2996</p></footer></body></html>