INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/archlabs/lab06/lab06.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/archlabs/lab06/lab06.srcs/sources_1/imports/new/ALUSrc_selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUSrc_selector
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Vivado/archlabs/lab06/lab06.srcs/sources_1/imports/new/ALUSrc_selector.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/archlabs/lab06/lab06.srcs/sources_1/imports/new/ALU_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/archlabs/lab06/lab06.srcs/sources_1/imports/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol stall, assumed default net type wire [D:/Vivado/archlabs/lab06/lab06.srcs/sources_1/imports/new/CPU.v:98]
INFO: [VRFC 10-2458] undeclared symbol WB_alu_res, assumed default net type wire [D:/Vivado/archlabs/lab06/lab06.srcs/sources_1/imports/new/CPU.v:216]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/archlabs/lab06/lab06.srcs/sources_1/imports/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/archlabs/lab06/lab06.srcs/sources_1/imports/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/archlabs/lab06/lab06.srcs/sources_1/imports/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/archlabs/lab06/lab06.srcs/sources_1/imports/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/archlabs/lab06/lab06.srcs/sources_1/imports/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/archlabs/lab06/lab06.srcs/sources_1/imports/new/branch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/archlabs/lab06/lab06.srcs/sources_1/imports/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/archlabs/lab06/lab06.srcs/sources_1/imports/new/dmem_access_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem_access_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/archlabs/lab06/lab06.srcs/sources_1/imports/new/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/archlabs/lab06/lab06.srcs/sources_1/imports/new/instruction_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/archlabs/lab06/lab06.srcs/sources_1/imports/new/mux3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/archlabs/lab06/lab06.srcs/sources_1/imports/new/pc_updater.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_updater
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/archlabs/lab06/lab06.srcs/sources_1/imports/new/reg_write_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_write_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/archlabs/lab06/lab06.srcs/sources_1/imports/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/archlabs/lab06/lab06.srcs/sources_1/imports/new/sign_extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extender
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/archlabs/lab06/lab06.srcs/sources_1/imports/new/use_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module use_register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/archlabs/lab06/lab06.srcs/sim_1/new/system_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_tb
