// Seed: 4087175528
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_4;
  wire id_5;
  wire id_6, id_7;
  module_0 modCall_1 (
      id_4,
      id_6
  );
  id_8 :
  assert property (@(posedge 1) 1)
  else id_2 <= id_1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_8;
  module_0 modCall_1 (
      id_3,
      id_7
  );
  wire id_9;
  wire id_10;
  task id_11;
    id_12 : id_11 <= 1;
  endtask
  assign id_5 = 1'd0;
  id_13(
      .id_0(1), .id_1(1)
  );
  tri id_14 = 1;
endmodule
