-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
-- Version: 2021.2
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity TOP_TOP_Pipeline_VITIS_LOOP_15_1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    AES_EN_out_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    AES_EN_out_empty_n : IN STD_LOGIC;
    AES_EN_out_read : OUT STD_LOGIC;
    xr_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    xr_full_n : IN STD_LOGIC;
    xr_write : OUT STD_LOGIC;
    xi_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    xi_full_n : IN STD_LOGIC;
    xi_write : OUT STD_LOGIC );
end;


architecture behav of TOP_TOP_Pipeline_VITIS_LOOP_15_1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv16_FF4A : STD_LOGIC_VECTOR (15 downto 0) := "1111111101001010";
    constant ap_const_lv16_B5 : STD_LOGIC_VECTOR (15 downto 0) := "0000000010110101";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal icmp_ln15_reg_178 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state2_pp0_stage1_iter0 : BOOLEAN;
    signal tmp_5_reg_206 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_reg_210 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state6_pp0_stage1_iter1 : BOOLEAN;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_condition_exit_pp0_iter0_stage1 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal tmp_1_reg_190 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op49_write_state4 : BOOLEAN;
    signal ap_predicate_op51_write_state4 : BOOLEAN;
    signal tmp_2_reg_194 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op53_write_state4 : BOOLEAN;
    signal ap_predicate_op55_write_state4 : BOOLEAN;
    signal ap_block_state4_pp0_stage3_iter0 : BOOLEAN;
    signal ap_block_pp0_stage3_subdone : BOOLEAN;
    signal xi_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal tmp_4_reg_202 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage3 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal tmp_reg_186 : STD_LOGIC_VECTOR (0 downto 0);
    signal xr_blk_n : STD_LOGIC;
    signal tmp_3_reg_198 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln223_reg_182 : STD_LOGIC_VECTOR (0 downto 0);
    signal AES_EN_out_blk_n : STD_LOGIC;
    signal icmp_ln15_fu_94_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal trunc_ln223_fu_111_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal data_idx_fu_58 : STD_LOGIC_VECTOR (4 downto 0);
    signal data_idx_5_fu_100_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_data_idx_4 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_predicate_op41_write_state3 : BOOLEAN;
    signal ap_predicate_op43_write_state3 : BOOLEAN;
    signal ap_predicate_op45_write_state3 : BOOLEAN;
    signal ap_predicate_op47_write_state3 : BOOLEAN;
    signal ap_block_state3_pp0_stage2_iter0 : BOOLEAN;
    signal ap_block_pp0_stage2_01001 : BOOLEAN;
    signal ap_block_pp0_stage3_01001 : BOOLEAN;
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal ap_block_pp0_stage1_01001 : BOOLEAN;
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal ap_block_pp0_stage3_11001 : BOOLEAN;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_idle_pp0_1to1 : STD_LOGIC;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component TOP_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component TOP_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage1,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage1)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    data_idx_fu_58_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln15_fu_94_p2 = ap_const_lv1_0))) then 
                    data_idx_fu_58 <= data_idx_5_fu_100_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    data_idx_fu_58 <= ap_const_lv5_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln15_reg_178 <= icmp_ln15_fu_94_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln15_reg_178 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                tmp_1_reg_190 <= AES_EN_out_dout(2 downto 2);
                tmp_2_reg_194 <= AES_EN_out_dout(3 downto 3);
                tmp_3_reg_198 <= AES_EN_out_dout(4 downto 4);
                tmp_4_reg_202 <= AES_EN_out_dout(5 downto 5);
                tmp_5_reg_206 <= AES_EN_out_dout(6 downto 6);
                tmp_6_reg_210 <= AES_EN_out_dout(7 downto 7);
                tmp_reg_186 <= AES_EN_out_dout(1 downto 1);
                trunc_ln223_reg_182 <= trunc_ln223_fu_111_p1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage1_subdone, ap_condition_exit_pp0_iter0_stage1, ap_block_pp0_stage3_subdone, ap_block_pp0_stage0_subdone, ap_idle_pp0_1to1, ap_block_pp0_stage2_subdone, ap_start_int)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_start_int = ap_const_logic_0) and (ap_idle_pp0_1to1 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage1)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_pp0_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXX";
        end case;
    end process;

    AES_EN_out_blk_n_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, AES_EN_out_empty_n, icmp_ln15_reg_178, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (icmp_ln15_reg_178 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            AES_EN_out_blk_n <= AES_EN_out_empty_n;
        else 
            AES_EN_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    AES_EN_out_read_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, icmp_ln15_reg_178, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln15_reg_178 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            AES_EN_out_read <= ap_const_logic_1;
        else 
            AES_EN_out_read <= ap_const_logic_0;
        end if; 
    end process;

    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(2);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(3);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter1, xr_full_n, xi_full_n, tmp_4_reg_202, tmp_3_reg_198)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((xi_full_n = ap_const_logic_0) and (tmp_4_reg_202 = ap_const_lv1_0)) or ((xi_full_n = ap_const_logic_0) and (tmp_4_reg_202 = ap_const_lv1_1)) or ((xr_full_n = ap_const_logic_0) and (tmp_3_reg_198 = ap_const_lv1_0)) or ((xr_full_n = ap_const_logic_0) and (tmp_3_reg_198 = ap_const_lv1_1))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, xr_full_n, xi_full_n, tmp_4_reg_202, tmp_3_reg_198)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((xi_full_n = ap_const_logic_0) and (tmp_4_reg_202 = ap_const_lv1_0)) or ((xi_full_n = ap_const_logic_0) and (tmp_4_reg_202 = ap_const_lv1_1)) or ((xr_full_n = ap_const_logic_0) and (tmp_3_reg_198 = ap_const_lv1_0)) or ((xr_full_n = ap_const_logic_0) and (tmp_3_reg_198 = ap_const_lv1_1))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, xr_full_n, xi_full_n, tmp_4_reg_202, tmp_3_reg_198)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((xi_full_n = ap_const_logic_0) and (tmp_4_reg_202 = ap_const_lv1_0)) or ((xi_full_n = ap_const_logic_0) and (tmp_4_reg_202 = ap_const_lv1_1)) or ((xr_full_n = ap_const_logic_0) and (tmp_3_reg_198 = ap_const_lv1_0)) or ((xr_full_n = ap_const_logic_0) and (tmp_3_reg_198 = ap_const_lv1_1))));
    end process;

        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage1_01001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, AES_EN_out_empty_n, icmp_ln15_reg_178, xr_full_n, tmp_5_reg_206, xi_full_n, tmp_6_reg_210)
    begin
                ap_block_pp0_stage1_01001 <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((tmp_6_reg_210 = ap_const_lv1_1) and (xi_full_n = ap_const_logic_0)) or ((tmp_6_reg_210 = ap_const_lv1_0) and (xi_full_n = ap_const_logic_0)) or ((tmp_5_reg_206 = ap_const_lv1_1) and (xr_full_n = ap_const_logic_0)) or ((tmp_5_reg_206 = ap_const_lv1_0) and (xr_full_n = ap_const_logic_0)))) or ((icmp_ln15_reg_178 = ap_const_lv1_0) and (ap_const_logic_0 = AES_EN_out_empty_n) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage1_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, AES_EN_out_empty_n, icmp_ln15_reg_178, xr_full_n, tmp_5_reg_206, xi_full_n, tmp_6_reg_210)
    begin
                ap_block_pp0_stage1_11001 <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((tmp_6_reg_210 = ap_const_lv1_1) and (xi_full_n = ap_const_logic_0)) or ((tmp_6_reg_210 = ap_const_lv1_0) and (xi_full_n = ap_const_logic_0)) or ((tmp_5_reg_206 = ap_const_lv1_1) and (xr_full_n = ap_const_logic_0)) or ((tmp_5_reg_206 = ap_const_lv1_0) and (xr_full_n = ap_const_logic_0)))) or ((icmp_ln15_reg_178 = ap_const_lv1_0) and (ap_const_logic_0 = AES_EN_out_empty_n) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage1_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, AES_EN_out_empty_n, icmp_ln15_reg_178, xr_full_n, tmp_5_reg_206, xi_full_n, tmp_6_reg_210)
    begin
                ap_block_pp0_stage1_subdone <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((tmp_6_reg_210 = ap_const_lv1_1) and (xi_full_n = ap_const_logic_0)) or ((tmp_6_reg_210 = ap_const_lv1_0) and (xi_full_n = ap_const_logic_0)) or ((tmp_5_reg_206 = ap_const_lv1_1) and (xr_full_n = ap_const_logic_0)) or ((tmp_5_reg_206 = ap_const_lv1_0) and (xr_full_n = ap_const_logic_0)))) or ((icmp_ln15_reg_178 = ap_const_lv1_0) and (ap_const_logic_0 = AES_EN_out_empty_n) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;

        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage2_01001_assign_proc : process(ap_enable_reg_pp0_iter0, xr_full_n, xi_full_n, ap_predicate_op41_write_state3, ap_predicate_op43_write_state3, ap_predicate_op45_write_state3, ap_predicate_op47_write_state3)
    begin
                ap_block_pp0_stage2_01001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((xi_full_n = ap_const_logic_0) and (ap_predicate_op47_write_state3 = ap_const_boolean_1)) or ((xi_full_n = ap_const_logic_0) and (ap_predicate_op45_write_state3 = ap_const_boolean_1)) or ((xr_full_n = ap_const_logic_0) and (ap_predicate_op43_write_state3 = ap_const_boolean_1)) or ((xr_full_n = ap_const_logic_0) and (ap_predicate_op41_write_state3 = ap_const_boolean_1))));
    end process;


    ap_block_pp0_stage2_11001_assign_proc : process(ap_enable_reg_pp0_iter0, xr_full_n, xi_full_n, ap_predicate_op41_write_state3, ap_predicate_op43_write_state3, ap_predicate_op45_write_state3, ap_predicate_op47_write_state3)
    begin
                ap_block_pp0_stage2_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((xi_full_n = ap_const_logic_0) and (ap_predicate_op47_write_state3 = ap_const_boolean_1)) or ((xi_full_n = ap_const_logic_0) and (ap_predicate_op45_write_state3 = ap_const_boolean_1)) or ((xr_full_n = ap_const_logic_0) and (ap_predicate_op43_write_state3 = ap_const_boolean_1)) or ((xr_full_n = ap_const_logic_0) and (ap_predicate_op41_write_state3 = ap_const_boolean_1))));
    end process;


    ap_block_pp0_stage2_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, xr_full_n, xi_full_n, ap_predicate_op41_write_state3, ap_predicate_op43_write_state3, ap_predicate_op45_write_state3, ap_predicate_op47_write_state3)
    begin
                ap_block_pp0_stage2_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((xi_full_n = ap_const_logic_0) and (ap_predicate_op47_write_state3 = ap_const_boolean_1)) or ((xi_full_n = ap_const_logic_0) and (ap_predicate_op45_write_state3 = ap_const_boolean_1)) or ((xr_full_n = ap_const_logic_0) and (ap_predicate_op43_write_state3 = ap_const_boolean_1)) or ((xr_full_n = ap_const_logic_0) and (ap_predicate_op41_write_state3 = ap_const_boolean_1))));
    end process;

        ap_block_pp0_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage3_01001_assign_proc : process(ap_enable_reg_pp0_iter0, xr_full_n, xi_full_n, ap_predicate_op49_write_state4, ap_predicate_op51_write_state4, ap_predicate_op53_write_state4, ap_predicate_op55_write_state4)
    begin
                ap_block_pp0_stage3_01001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((ap_predicate_op49_write_state4 = ap_const_boolean_1) and (xr_full_n = ap_const_logic_0)) or ((xi_full_n = ap_const_logic_0) and (ap_predicate_op55_write_state4 = ap_const_boolean_1)) or ((xi_full_n = ap_const_logic_0) and (ap_predicate_op53_write_state4 = ap_const_boolean_1)) or ((xr_full_n = ap_const_logic_0) and (ap_predicate_op51_write_state4 = ap_const_boolean_1))));
    end process;


    ap_block_pp0_stage3_11001_assign_proc : process(ap_enable_reg_pp0_iter0, xr_full_n, xi_full_n, ap_predicate_op49_write_state4, ap_predicate_op51_write_state4, ap_predicate_op53_write_state4, ap_predicate_op55_write_state4)
    begin
                ap_block_pp0_stage3_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((ap_predicate_op49_write_state4 = ap_const_boolean_1) and (xr_full_n = ap_const_logic_0)) or ((xi_full_n = ap_const_logic_0) and (ap_predicate_op55_write_state4 = ap_const_boolean_1)) or ((xi_full_n = ap_const_logic_0) and (ap_predicate_op53_write_state4 = ap_const_boolean_1)) or ((xr_full_n = ap_const_logic_0) and (ap_predicate_op51_write_state4 = ap_const_boolean_1))));
    end process;


    ap_block_pp0_stage3_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, xr_full_n, xi_full_n, ap_predicate_op49_write_state4, ap_predicate_op51_write_state4, ap_predicate_op53_write_state4, ap_predicate_op55_write_state4)
    begin
                ap_block_pp0_stage3_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((ap_predicate_op49_write_state4 = ap_const_boolean_1) and (xr_full_n = ap_const_logic_0)) or ((xi_full_n = ap_const_logic_0) and (ap_predicate_op55_write_state4 = ap_const_boolean_1)) or ((xi_full_n = ap_const_logic_0) and (ap_predicate_op53_write_state4 = ap_const_boolean_1)) or ((xr_full_n = ap_const_logic_0) and (ap_predicate_op51_write_state4 = ap_const_boolean_1))));
    end process;

        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state2_pp0_stage1_iter0_assign_proc : process(AES_EN_out_empty_n, icmp_ln15_reg_178)
    begin
                ap_block_state2_pp0_stage1_iter0 <= ((icmp_ln15_reg_178 = ap_const_lv1_0) and (ap_const_logic_0 = AES_EN_out_empty_n));
    end process;


    ap_block_state3_pp0_stage2_iter0_assign_proc : process(xr_full_n, xi_full_n, ap_predicate_op41_write_state3, ap_predicate_op43_write_state3, ap_predicate_op45_write_state3, ap_predicate_op47_write_state3)
    begin
                ap_block_state3_pp0_stage2_iter0 <= (((xi_full_n = ap_const_logic_0) and (ap_predicate_op47_write_state3 = ap_const_boolean_1)) or ((xi_full_n = ap_const_logic_0) and (ap_predicate_op45_write_state3 = ap_const_boolean_1)) or ((xr_full_n = ap_const_logic_0) and (ap_predicate_op43_write_state3 = ap_const_boolean_1)) or ((xr_full_n = ap_const_logic_0) and (ap_predicate_op41_write_state3 = ap_const_boolean_1)));
    end process;


    ap_block_state4_pp0_stage3_iter0_assign_proc : process(xr_full_n, xi_full_n, ap_predicate_op49_write_state4, ap_predicate_op51_write_state4, ap_predicate_op53_write_state4, ap_predicate_op55_write_state4)
    begin
                ap_block_state4_pp0_stage3_iter0 <= (((ap_predicate_op49_write_state4 = ap_const_boolean_1) and (xr_full_n = ap_const_logic_0)) or ((xi_full_n = ap_const_logic_0) and (ap_predicate_op55_write_state4 = ap_const_boolean_1)) or ((xi_full_n = ap_const_logic_0) and (ap_predicate_op53_write_state4 = ap_const_boolean_1)) or ((xr_full_n = ap_const_logic_0) and (ap_predicate_op51_write_state4 = ap_const_boolean_1)));
    end process;


    ap_block_state5_pp0_stage0_iter1_assign_proc : process(xr_full_n, xi_full_n, tmp_4_reg_202, tmp_3_reg_198)
    begin
                ap_block_state5_pp0_stage0_iter1 <= (((xi_full_n = ap_const_logic_0) and (tmp_4_reg_202 = ap_const_lv1_0)) or ((xi_full_n = ap_const_logic_0) and (tmp_4_reg_202 = ap_const_lv1_1)) or ((xr_full_n = ap_const_logic_0) and (tmp_3_reg_198 = ap_const_lv1_0)) or ((xr_full_n = ap_const_logic_0) and (tmp_3_reg_198 = ap_const_lv1_1)));
    end process;


    ap_block_state6_pp0_stage1_iter1_assign_proc : process(xr_full_n, tmp_5_reg_206, xi_full_n, tmp_6_reg_210)
    begin
                ap_block_state6_pp0_stage1_iter1 <= (((tmp_6_reg_210 = ap_const_lv1_1) and (xi_full_n = ap_const_logic_0)) or ((tmp_6_reg_210 = ap_const_lv1_0) and (xi_full_n = ap_const_logic_0)) or ((tmp_5_reg_206 = ap_const_lv1_1) and (xr_full_n = ap_const_logic_0)) or ((tmp_5_reg_206 = ap_const_lv1_0) and (xr_full_n = ap_const_logic_0)));
    end process;


    ap_condition_exit_pp0_iter0_stage1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, icmp_ln15_reg_178, ap_block_pp0_stage1_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (icmp_ln15_reg_178 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            ap_condition_exit_pp0_iter0_stage1 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_subdone, ap_loop_exit_ready, ap_done_reg)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg, ap_start_int)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start_int;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to1_assign_proc : process(ap_enable_reg_pp0_iter1)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_0)) then 
            ap_idle_pp0_1to1 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to1 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage1;

    ap_predicate_op41_write_state3_assign_proc : process(icmp_ln15_reg_178, trunc_ln223_reg_182)
    begin
                ap_predicate_op41_write_state3 <= ((icmp_ln15_reg_178 = ap_const_lv1_0) and (trunc_ln223_reg_182 = ap_const_lv1_0));
    end process;


    ap_predicate_op43_write_state3_assign_proc : process(icmp_ln15_reg_178, trunc_ln223_reg_182)
    begin
                ap_predicate_op43_write_state3 <= ((icmp_ln15_reg_178 = ap_const_lv1_0) and (trunc_ln223_reg_182 = ap_const_lv1_1));
    end process;


    ap_predicate_op45_write_state3_assign_proc : process(icmp_ln15_reg_178, tmp_reg_186)
    begin
                ap_predicate_op45_write_state3 <= ((icmp_ln15_reg_178 = ap_const_lv1_0) and (tmp_reg_186 = ap_const_lv1_0));
    end process;


    ap_predicate_op47_write_state3_assign_proc : process(icmp_ln15_reg_178, tmp_reg_186)
    begin
                ap_predicate_op47_write_state3 <= ((icmp_ln15_reg_178 = ap_const_lv1_0) and (tmp_reg_186 = ap_const_lv1_1));
    end process;


    ap_predicate_op49_write_state4_assign_proc : process(icmp_ln15_reg_178, tmp_1_reg_190)
    begin
                ap_predicate_op49_write_state4 <= ((tmp_1_reg_190 = ap_const_lv1_0) and (icmp_ln15_reg_178 = ap_const_lv1_0));
    end process;


    ap_predicate_op51_write_state4_assign_proc : process(icmp_ln15_reg_178, tmp_1_reg_190)
    begin
                ap_predicate_op51_write_state4 <= ((tmp_1_reg_190 = ap_const_lv1_1) and (icmp_ln15_reg_178 = ap_const_lv1_0));
    end process;


    ap_predicate_op53_write_state4_assign_proc : process(icmp_ln15_reg_178, tmp_2_reg_194)
    begin
                ap_predicate_op53_write_state4 <= ((icmp_ln15_reg_178 = ap_const_lv1_0) and (tmp_2_reg_194 = ap_const_lv1_0));
    end process;


    ap_predicate_op55_write_state4_assign_proc : process(icmp_ln15_reg_178, tmp_2_reg_194)
    begin
                ap_predicate_op55_write_state4 <= ((icmp_ln15_reg_178 = ap_const_lv1_0) and (tmp_2_reg_194 = ap_const_lv1_1));
    end process;


    ap_ready_int_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage3_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_data_idx_4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, data_idx_fu_58, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_data_idx_4 <= ap_const_lv5_0;
        else 
            ap_sig_allocacmp_data_idx_4 <= data_idx_fu_58;
        end if; 
    end process;

    data_idx_5_fu_100_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_data_idx_4) + unsigned(ap_const_lv5_1));
    icmp_ln15_fu_94_p2 <= "1" when (ap_sig_allocacmp_data_idx_4 = ap_const_lv5_10) else "0";
    trunc_ln223_fu_111_p1 <= AES_EN_out_dout(1 - 1 downto 0);

    xi_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, icmp_ln15_reg_178, xi_full_n, tmp_6_reg_210, ap_CS_fsm_pp0_stage3, ap_predicate_op53_write_state4, ap_predicate_op55_write_state4, ap_block_pp0_stage1, ap_block_pp0_stage0, tmp_4_reg_202, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, tmp_reg_186)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2) and (icmp_ln15_reg_178 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (tmp_reg_186 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage2) and (icmp_ln15_reg_178 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (tmp_reg_186 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_predicate_op55_write_state4 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_predicate_op53_write_state4 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_4_reg_202 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_4_reg_202 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_6_reg_210 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_6_reg_210 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            xi_blk_n <= xi_full_n;
        else 
            xi_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    xi_din_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_6_reg_210, ap_CS_fsm_pp0_stage3, ap_predicate_op53_write_state4, ap_predicate_op55_write_state4, tmp_4_reg_202, ap_CS_fsm_pp0_stage2, ap_predicate_op45_write_state3, ap_predicate_op47_write_state3, ap_block_pp0_stage2_01001, ap_block_pp0_stage3_01001, ap_block_pp0_stage0_01001, ap_block_pp0_stage1_01001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_01001) and (tmp_6_reg_210 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_4_reg_202 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_01001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_predicate_op55_write_state4 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_01001) and (ap_predicate_op47_write_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            xi_din <= ap_const_lv16_B5;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage1_01001) and (tmp_6_reg_210 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_4_reg_202 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_01001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_predicate_op53_write_state4 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_01001) and (ap_predicate_op45_write_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            xi_din <= ap_const_lv16_FF4A;
        else 
            xi_din <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xi_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_6_reg_210, ap_CS_fsm_pp0_stage3, ap_predicate_op53_write_state4, ap_predicate_op55_write_state4, tmp_4_reg_202, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_predicate_op45_write_state3, ap_predicate_op47_write_state3, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_predicate_op55_write_state4 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_predicate_op53_write_state4 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_predicate_op47_write_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_predicate_op45_write_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (tmp_6_reg_210 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (tmp_6_reg_210 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_4_reg_202 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_4_reg_202 = ap_const_lv1_1)))) then 
            xi_write <= ap_const_logic_1;
        else 
            xi_write <= ap_const_logic_0;
        end if; 
    end process;


    xr_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, icmp_ln15_reg_178, xr_full_n, tmp_5_reg_206, ap_CS_fsm_pp0_stage3, ap_predicate_op49_write_state4, ap_predicate_op51_write_state4, ap_block_pp0_stage1, ap_block_pp0_stage0, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, tmp_3_reg_198, trunc_ln223_reg_182)
    begin
        if ((((ap_predicate_op49_write_state4 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2) and (icmp_ln15_reg_178 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (trunc_ln223_reg_182 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage2) and (icmp_ln15_reg_178 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (trunc_ln223_reg_182 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_predicate_op51_write_state4 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_3_reg_198 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_3_reg_198 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_5_reg_206 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_5_reg_206 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            xr_blk_n <= xr_full_n;
        else 
            xr_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    xr_din_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_5_reg_206, ap_CS_fsm_pp0_stage3, ap_predicate_op49_write_state4, ap_predicate_op51_write_state4, ap_CS_fsm_pp0_stage2, tmp_3_reg_198, ap_predicate_op41_write_state3, ap_predicate_op43_write_state3, ap_block_pp0_stage2_01001, ap_block_pp0_stage3_01001, ap_block_pp0_stage0_01001, ap_block_pp0_stage1_01001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_01001) and (tmp_5_reg_206 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_3_reg_198 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_01001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_predicate_op51_write_state4 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_01001) and (ap_predicate_op43_write_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            xr_din <= ap_const_lv16_B5;
        elsif ((((ap_predicate_op49_write_state4 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_01001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_01001) and (tmp_5_reg_206 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_3_reg_198 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_01001) and (ap_predicate_op41_write_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            xr_din <= ap_const_lv16_FF4A;
        else 
            xr_din <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xr_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_5_reg_206, ap_CS_fsm_pp0_stage3, ap_predicate_op49_write_state4, ap_predicate_op51_write_state4, ap_CS_fsm_pp0_stage2, tmp_3_reg_198, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_predicate_op41_write_state3, ap_predicate_op43_write_state3, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_predicate_op49_write_state4 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_predicate_op51_write_state4 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_predicate_op43_write_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_predicate_op41_write_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (tmp_5_reg_206 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (tmp_5_reg_206 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_3_reg_198 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_3_reg_198 = ap_const_lv1_1)))) then 
            xr_write <= ap_const_logic_1;
        else 
            xr_write <= ap_const_logic_0;
        end if; 
    end process;

end behav;
