# CPU Optimizations

WIP

## Instruction level parallelism

<https://en.wikipedia.org/wiki/Instruction-level_parallelism>

### Instruction pipelining

<http://en.wikipedia.org/wiki/Instruction_pipeline>

- <http://en.wikipedia.org/wiki/Operand_forwarding>
- <http://en.wikipedia.org/wiki/Bubble_%28computing%29>
- <https://en.wikipedia.org/wiki/Very_long_instruction_word>

### Out of order processing

<http://en.wikipedia.org/wiki/Out-of-order_execution>

- <http://en.wikipedia.org/wiki/Register_renaming>

### Branch prediction

Only makes sense in pipelined processors: at a branch, it tries to guess which side will be taken, and puts those instructions in the pipeline.

- <http://en.wikipedia.org/wiki/Speculative_execution>
- <http://en.wikipedia.org/wiki/Branch_predictor>
- <http://en.wikipedia.org/wiki/Memory_dependence_prediction>

### Superscalar architecture

TODO vs pipeline and instruction level parallelism?

- <http://en.wikipedia.org/wiki/Superscalar>

## Megahertz myth

- <http://en.wikipedia.org/wiki/Megahertz_myth>
