# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do compare_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/user/Desktop/EE214 project/sorting block/compare.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:54:42 on Oct 29,2023
# vcom -reportprogress 300 -93 -work work C:/Users/user/Desktop/EE214 project/sorting block/compare.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity compare
# -- Compiling architecture comparator of compare
# End time: 14:54:42 on Oct 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/user/Desktop/EE214 project/sorting block/TESTBENCH.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:54:42 on Oct 29,2023
# vcom -reportprogress 300 -93 -work work C:/Users/user/Desktop/EE214 project/sorting block/TESTBENCH.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TESTBENCH
# -- Compiling architecture struct of TESTBENCH
# ** Warning: C:/Users/user/Desktop/EE214 project/sorting block/TESTBENCH.vhd(27): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/user/Desktop/EE214 project/sorting block/TESTBENCH.vhd(34): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/user/Desktop/EE214 project/sorting block/TESTBENCH.vhd(41): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/user/Desktop/EE214 project/sorting block/TESTBENCH.vhd(48): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/user/Desktop/EE214 project/sorting block/TESTBENCH.vhd(55): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/user/Desktop/EE214 project/sorting block/TESTBENCH.vhd(62): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Error (suppressible): C:/Users/user/Desktop/EE214 project/sorting block/TESTBENCH.vhd(74): (vcom-1272) Length of formal "sw1" is 3; length of actual is 9.
# ** Error (suppressible): C:/Users/user/Desktop/EE214 project/sorting block/TESTBENCH.vhd(75): (vcom-1272) Length of formal "sw2" is 3; length of actual is 9.
# ** Error: C:/Users/user/Desktop/EE214 project/sorting block/TESTBENCH.vhd(84): VHDL Compiler exiting
# End time: 14:54:42 on Oct 29,2023, Elapsed time: 0:00:00
# Errors: 3, Warnings: 6
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./compare_run_msim_rtl_vhdl.do line 10
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work {C:/Users/user/Desktop/EE214 project/sorting block/TESTBENCH.vhd}"
