#! /c/iverilog/bin/vvp
:ivl_version "0.9.4 " "(v0_9_4)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_003F3C10 .scope module, "Exemplo0044" "Exemplo0044" 2 20;
 .timescale 0 0;
v003F4AC8_0 .net "clock", 0 0, v003F4A70_0; 1 drivers
v003FEE08_0 .net "sinal", 0 0, v003F3258_0; 1 drivers
S_003F49E8 .scope module, "clk" "clock" 2 22, 3 1, S_003F3C10;
 .timescale 0 0;
v003F4A70_0 .var "clk", 0 0;
S_003F3178 .scope module, "p1" "pulse" 2 24, 2 7, S_003F3C10;
 .timescale 0 0;
v003F3200_0 .alias "clock", 0 0, v003F4AC8_0;
v003F3258_0 .var "signal", 0 0;
E_003F94C0 .event edge, v003F3200_0;
    .scope S_003F49E8;
T_0 ;
    %set/v v003F4A70_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_003F49E8;
T_1 ;
    %delay 12, 0;
    %load/v 8, v003F4A70_0, 1;
    %inv 8, 1;
    %set/v v003F4A70_0, 8, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_003F3178;
T_2 ;
    %wait E_003F94C0;
    %set/v v003F3258_0, 0, 1;
    %delay 36, 0;
    %set/v v003F3258_0, 1, 1;
    %delay 36, 0;
    %set/v v003F3258_0, 0, 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_003F3C10;
T_3 ;
    %vpi_call 2 27 "$dumpfile", "Exemplo0044.vcd";
    %vpi_call 2 28 "$dumpvars", 2'sb01, v003F4AC8_0, v003FEE08_0;
    %delay 431, 0;
    %vpi_call 2 29 "$finish";
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "Exemplo0044.v";
    "./clock.v";
