<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.12.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/RISCV/RISCVTargetMachine.cpp File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;19.1.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.12.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search',false);
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){ initResizable(false); });
/* @license-end */
</script>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_fc62c913e8b7bfce256a9466d87d79c7.html">RISCV</a></li>  </ul>
</div>
</div><!-- top -->
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle"><div class="title">RISCVTargetMachine.cpp File Reference</div></div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;<a class="el" href="RISCVTargetMachine_8h_source.html">RISCVTargetMachine.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="RISCVBaseInfo_8h_source.html">MCTargetDesc/RISCVBaseInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="RISCV_8h_source.html">RISCV.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="RISCVMachineFunctionInfo_8h_source.html">RISCVMachineFunctionInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="RISCVTargetObjectFile_8h_source.html">RISCVTargetObjectFile.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="RISCVTargetTransformInfo_8h_source.html">RISCVTargetTransformInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="RISCVTargetInfo_8h_source.html">TargetInfo/RISCVTargetInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="STLExtras_8h_source.html">llvm/ADT/STLExtras.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="TargetTransformInfo_8h_source.html">llvm/Analysis/TargetTransformInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="IRTranslator_8h_source.html">llvm/CodeGen/GlobalISel/IRTranslator.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="InstructionSelect_8h_source.html">llvm/CodeGen/GlobalISel/InstructionSelect.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Legalizer_8h_source.html">llvm/CodeGen/GlobalISel/Legalizer.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="RegBankSelect_8h_source.html">llvm/CodeGen/GlobalISel/RegBankSelect.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MIParser_8h_source.html">llvm/CodeGen/MIRParser/MIParser.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MIRYamlMapping_8h_source.html">llvm/CodeGen/MIRYamlMapping.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineScheduler_8h_source.html">llvm/CodeGen/MachineScheduler.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MacroFusion_8h_source.html">llvm/CodeGen/MacroFusion.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="CodeGen_2Passes_8h_source.html">llvm/CodeGen/Passes.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="RegAllocRegistry_8h_source.html">llvm/CodeGen/RegAllocRegistry.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="TargetLoweringObjectFileImpl_8h_source.html">llvm/CodeGen/TargetLoweringObjectFileImpl.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="TargetPassConfig_8h_source.html">llvm/CodeGen/TargetPassConfig.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="InitializePasses_8h_source.html">llvm/InitializePasses.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="TargetRegistry_8h_source.html">llvm/MC/TargetRegistry.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="llvm_2Passes_2PassBuilder_8h_source.html">llvm/Passes/PassBuilder.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="FormattedStream_8h_source.html">llvm/Support/FormattedStream.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="TargetOptions_8h_source.html">llvm/Target/TargetOptions.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="IPO_8h_source.html">llvm/Transforms/IPO.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Scalar_8h_source.html">llvm/Transforms/Scalar.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="LoopIdiomVectorize_8h_source.html">llvm/Transforms/Vectorize/LoopIdiomVectorize.h</a>&quot;</code><br />
<code>#include &lt;optional&gt;</code><br />
</div>
<p><a href="RISCVTargetMachine_8cpp_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a8b9a09dbbf4b2bacd980a00284a2c143" id="r_a8b9a09dbbf4b2bacd980a00284a2c143"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#adeb6f14d9f377993d79fae2efb34ecac">LLVM_EXTERNAL_VISIBILITY</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8b9a09dbbf4b2bacd980a00284a2c143">LLVMInitializeRISCVTarget</a> ()</td></tr>
<tr class="separator:a8b9a09dbbf4b2bacd980a00284a2c143"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82d112039c4b8a2bf39c9d2c4f51339f" id="r_a82d112039c4b8a2bf39c9d2c4f51339f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1StringRef.html">StringRef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a82d112039c4b8a2bf39c9d2c4f51339f">computeDataLayout</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Triple.html">Triple</a> &amp;TT, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetOptions.html">TargetOptions</a> &amp;<a class="el" href="LVOptions_8cpp.html#ab4088b7a11f3cbc38ac16a6e9c72494e">Options</a>)</td></tr>
<tr class="separator:a82d112039c4b8a2bf39c9d2c4f51339f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbd00168ff221265f6b419664beff054" id="r_adbd00168ff221265f6b419664beff054"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="namespacellvm_1_1Reloc.html#af59f6dc86e80aaf56f1afd155eebf568">Reloc::Model</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adbd00168ff221265f6b419664beff054">getEffectiveRelocModel</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Triple.html">Triple</a> &amp;TT, std::optional&lt; <a class="el" href="namespacellvm_1_1Reloc.html#af59f6dc86e80aaf56f1afd155eebf568">Reloc::Model</a> &gt; RM)</td></tr>
<tr class="separator:adbd00168ff221265f6b419664beff054"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="var-members" name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:a0ce6e1e7937f99fa79321a58af27993c" id="r_a0ce6e1e7937f99fa79321a58af27993c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0ce6e1e7937f99fa79321a58af27993c">EnableRedundantCopyElimination</a> (&quot;riscv-enable-copyelim&quot;, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Enable the redundant copy elimination pass&quot;), cl::init(<a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>), cl::Hidden)</td></tr>
<tr class="separator:a0ce6e1e7937f99fa79321a58af27993c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63a182b819dc7dfea9152629d4ce39a9" id="r_a63a182b819dc7dfea9152629d4ce39a9"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="namespacellvm_1_1cl.html#a9241f2e42b7587b123c885d7a659ad44">cl::boolOrDefault</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a63a182b819dc7dfea9152629d4ce39a9">EnableGlobalMerge</a> (&quot;riscv-enable-global-merge&quot;, cl::Hidden, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Enable the global <a class="el" href="LoopDeletion_8cpp.html#a66a2592ace8a67bc796c72710d632bab">merge</a> pass&quot;))</td></tr>
<tr class="separator:a63a182b819dc7dfea9152629d4ce39a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af61e3b73d9d43568caa834ee55305ec1" id="r_af61e3b73d9d43568caa834ee55305ec1"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af61e3b73d9d43568caa834ee55305ec1">EnableMachineCombiner</a> (&quot;riscv-enable-machine-combiner&quot;, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Enable the machine combiner pass&quot;), cl::init(<a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>), cl::Hidden)</td></tr>
<tr class="separator:af61e3b73d9d43568caa834ee55305ec1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c49454ae268527fd02f0746dd35c409" id="r_a5c49454ae268527fd02f0746dd35c409"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5c49454ae268527fd02f0746dd35c409">RVVVectorBitsMaxOpt</a> (&quot;riscv-v-<a class="el" href="AMDGPUPromoteAlloca_8cpp.html#ac760e37eba1d852d0a28011a1a0ce05f">vector</a>-bits-max&quot;, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Assume V extension <a class="el" href="AMDGPUPromoteAlloca_8cpp.html#ac760e37eba1d852d0a28011a1a0ce05f">vector</a> registers are at most this big, &quot; &quot;with <a class="el" href="ELFEmitter_8cpp.html#aa15f84f0499130c4cec8c17e7f7376ce">zero</a> meaning no maximum size is assumed.&quot;), cl::init(0), cl::Hidden)</td></tr>
<tr class="separator:a5c49454ae268527fd02f0746dd35c409"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba3fc47199afc874e828812c98b1939d" id="r_aba3fc47199afc874e828812c98b1939d"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; int &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aba3fc47199afc874e828812c98b1939d">RVVVectorBitsMinOpt</a> (&quot;riscv-v-<a class="el" href="AMDGPUPromoteAlloca_8cpp.html#ac760e37eba1d852d0a28011a1a0ce05f">vector</a>-bits-min&quot;, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Assume V extension <a class="el" href="AMDGPUPromoteAlloca_8cpp.html#ac760e37eba1d852d0a28011a1a0ce05f">vector</a> registers are at least this big, &quot; &quot;with <a class="el" href="ELFEmitter_8cpp.html#aa15f84f0499130c4cec8c17e7f7376ce">zero</a> meaning no minimum size is assumed. <a class="el" href="BuiltinGCs_8cpp.html#a3545a9491d4dcf823feb79f6eb37e3ee">A</a> value of -1 &quot; &quot;means <a class="el" href="Localizer_8cpp.html#a2b71452c039e04e0d919031bcadaa556">use</a> Zvl*b extension. This is primarily used to enable &quot; &quot;autovectorization with fixed width vectors.&quot;), cl::init(-1), cl::Hidden)</td></tr>
<tr class="separator:aba3fc47199afc874e828812c98b1939d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab219e28b61b68315474ef1e16d4aeb0" id="r_aab219e28b61b68315474ef1e16d4aeb0"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aab219e28b61b68315474ef1e16d4aeb0">EnableRISCVCopyPropagation</a> (&quot;riscv-enable-copy-propagation&quot;, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Enable the copy <a class="el" href="RegUsageInfoPropagate_8cpp.html#a1c8d60eed8e872c93eb684cd657c7601">propagation</a> with RISC-V copy instr&quot;), cl::init(<a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>), cl::Hidden)</td></tr>
<tr class="separator:aab219e28b61b68315474ef1e16d4aeb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adcedc755a8272f96059255799a2b5e21" id="r_adcedc755a8272f96059255799a2b5e21"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adcedc755a8272f96059255799a2b5e21">EnableRISCVDeadRegisterElimination</a> (&quot;riscv-enable-dead-defs&quot;, cl::Hidden, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Enable the <a class="el" href="ModuloSchedule_8cpp.html#a27488fd62a85fc5ec4fd4247f8ec22aa">pass</a> that removes dead&quot; &quot; definitons and replaces <a class="el" href="HexagonStoreWidening_8cpp.html#a7d2c711a42f51c1f7b3ce3f8f560fa74">stores</a> to&quot; &quot; them with <a class="el" href="HexagonStoreWidening_8cpp.html#a7d2c711a42f51c1f7b3ce3f8f560fa74">stores</a> to x0&quot;), cl::init(<a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>))</td></tr>
<tr class="separator:adcedc755a8272f96059255799a2b5e21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ebe34155cc6d055cbbe75c17110fa49" id="r_a3ebe34155cc6d055cbbe75c17110fa49"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3ebe34155cc6d055cbbe75c17110fa49">EnableSinkFold</a> (&quot;riscv-enable-<a class="el" href="LICM_8cpp.html#a52b8b307321627e612e77041260ece84">sink</a>-fold&quot;, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Enable <a class="el" href="MachineSink_8cpp.html#a3b48f4c83665c4a2ece4938ffc9ffbcd">sinking</a> and folding of instruction copies&quot;), cl::init(<a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>), cl::Hidden)</td></tr>
<tr class="separator:a3ebe34155cc6d055cbbe75c17110fa49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52ed3b8ef93bc4f64465136ae4461106" id="r_a52ed3b8ef93bc4f64465136ae4461106"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a52ed3b8ef93bc4f64465136ae4461106">EnableLoopDataPrefetch</a> (&quot;riscv-enable-loop-data-prefetch&quot;, cl::Hidden, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Enable the loop data <a class="el" href="LoopDataPrefetch_8cpp.html#af1aa8156fe6dc9478d31e05cf3c1eb9b">prefetch</a> pass&quot;), cl::init(<a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>))</td></tr>
<tr class="separator:a52ed3b8ef93bc4f64465136ae4461106"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc0ad811a65b416ef4961388de4c001e" id="r_afc0ad811a65b416ef4961388de4c001e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afc0ad811a65b416ef4961388de4c001e">EnableMISchedLoadClustering</a> (&quot;riscv-misched-<a class="el" href="AMDGPUMarkLastScratchLoad_8cpp.html#a8a3fe89940744b94ffe5dacd6704c2be">load</a>-clustering&quot;, cl::Hidden, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Enable <a class="el" href="AMDGPUMarkLastScratchLoad_8cpp.html#a8a3fe89940744b94ffe5dacd6704c2be">load</a> clustering in the machine scheduler&quot;), cl::init(false))</td></tr>
<tr class="separator:afc0ad811a65b416ef4961388de4c001e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f207c1f2cf267e9ad3df8571f5d43d2" id="r_a7f207c1f2cf267e9ad3df8571f5d43d2"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7f207c1f2cf267e9ad3df8571f5d43d2">EnableVSETVLIAfterRVVRegAlloc</a> (&quot;riscv-vsetvl-after-rvv-regalloc&quot;, cl::Hidden, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Insert vsetvls after <a class="el" href="AMDGPUPromoteAlloca_8cpp.html#ac760e37eba1d852d0a28011a1a0ce05f">vector</a> register allocation&quot;), cl::init(<a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>))</td></tr>
<tr class="separator:a7f207c1f2cf267e9ad3df8571f5d43d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Function Documentation</h2>
<a id="a82d112039c4b8a2bf39c9d2c4f51339f" name="a82d112039c4b8a2bf39c9d2c4f51339f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82d112039c4b8a2bf39c9d2c4f51339f">&#9670;&#160;</a></span>computeDataLayout()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1StringRef.html">StringRef</a> computeDataLayout </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Triple.html">Triple</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>TT</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetOptions.html">TargetOptions</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Options</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVTargetMachine_8cpp_source.html#l00133">133</a> of file <a class="el" href="RISCVTargetMachine_8cpp_source.html">RISCVTargetMachine.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, and <a class="el" href="LVOptions_8cpp_source.html#l00025">Options</a>.</p>

</div>
</div>
<a id="adbd00168ff221265f6b419664beff054" name="adbd00168ff221265f6b419664beff054"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adbd00168ff221265f6b419664beff054">&#9670;&#160;</a></span>getEffectiveRelocModel()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="namespacellvm_1_1Reloc.html#af59f6dc86e80aaf56f1afd155eebf568">Reloc::Model</a> getEffectiveRelocModel </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Triple.html">Triple</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>TT</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::optional&lt; <a class="el" href="namespacellvm_1_1Reloc.html#af59f6dc86e80aaf56f1afd155eebf568">Reloc::Model</a> &gt;</td>          <td class="paramname"><span class="paramname"><em>RM</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVTargetMachine_8cpp_source.html#l00150">150</a> of file <a class="el" href="RISCVTargetMachine_8cpp_source.html">RISCVTargetMachine.cpp</a>.</p>

<p class="reference">References <a class="el" href="CodeGen_8h_source.html#l00025">llvm::Reloc::Static</a>.</p>

</div>
</div>
<a id="a8b9a09dbbf4b2bacd980a00284a2c143" name="a8b9a09dbbf4b2bacd980a00284a2c143"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b9a09dbbf4b2bacd980a00284a2c143">&#9670;&#160;</a></span>LLVMInitializeRISCVTarget()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#adeb6f14d9f377993d79fae2efb34ecac">LLVM_EXTERNAL_VISIBILITY</a> void LLVMInitializeRISCVTarget </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"><em></em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVTargetMachine_8cpp_source.html#l00106">106</a> of file <a class="el" href="RISCVTargetMachine_8cpp_source.html">RISCVTargetMachine.cpp</a>.</p>

<p class="reference">References <a class="el" href="PassRegistry_8cpp_source.html#l00024">llvm::PassRegistry::getPassRegistry()</a>, <a class="el" href="RISCVTargetInfo_8cpp_source.html#l00013">llvm::getTheRISCV32Target()</a>, <a class="el" href="RISCVTargetInfo_8cpp_source.html#l00018">llvm::getTheRISCV64Target()</a>, <a class="el" href="GlobalISel_8cpp_source.html#l00017">llvm::initializeGlobalISel()</a>, <a class="el" href="namespacellvm.html#abf07a4fb8d8926b34d16077ed5c176c5">llvm::initializeKCFIPass()</a>, <a class="el" href="namespacellvm.html#ab67a4bd596402e9147627ac0b82c7473">llvm::initializeRISCVCodeGenPreparePass()</a>, <a class="el" href="namespacellvm.html#a7253d5913846bda0508b7b9587cdde00">llvm::initializeRISCVDAGToDAGISelLegacyPass()</a>, <a class="el" href="namespacellvm.html#a1e2df9afd4e3787b504f8de56edee434">llvm::initializeRISCVDeadRegisterDefinitionsPass()</a>, <a class="el" href="namespacellvm.html#a1023ae1d1768b0409808f9189af41e59">llvm::initializeRISCVExpandPseudoPass()</a>, <a class="el" href="namespacellvm.html#ad1dd9bb76ae1a4c3808be0af5ee13ef9">llvm::initializeRISCVGatherScatterLoweringPass()</a>, <a class="el" href="namespacellvm.html#a81bc4c29d65fc0756eb0e664d4f6d14c">llvm::initializeRISCVInsertReadWriteCSRPass()</a>, <a class="el" href="namespacellvm.html#a372d99cc1a229ad0e8ef80f12a0cd7cf">llvm::initializeRISCVInsertVSETVLIPass()</a>, <a class="el" href="namespacellvm.html#a7a739bc19589ed017886b079036ce412">llvm::initializeRISCVInsertWriteVXRMPass()</a>, <a class="el" href="namespacellvm.html#aa3fabbd5de1ca536f3c869a0fcc332d2">llvm::initializeRISCVMakeCompressibleOptPass()</a>, <a class="el" href="namespacellvm.html#ac1383339ebf782d1a94898de582101ad">llvm::initializeRISCVMergeBaseOffsetOptPass()</a>, <a class="el" href="namespacellvm.html#afb2fdf53abd85539bfbf2d8efa4aea8b">llvm::initializeRISCVMoveMergePass()</a>, <a class="el" href="namespacellvm.html#abd7187ed4eabae1c40d7c3c541969633">llvm::initializeRISCVO0PreLegalizerCombinerPass()</a>, <a class="el" href="namespacellvm.html#ab5cff553a4fa92243af54f44a753d99b">llvm::initializeRISCVOptWInstrsPass()</a>, <a class="el" href="namespacellvm.html#af85f92dc285a3b988b460529fd90cbb9">llvm::initializeRISCVPostLegalizerCombinerPass()</a>, <a class="el" href="namespacellvm.html#a677483299bf92363193817f02587460b">llvm::initializeRISCVPostRAExpandPseudoPass()</a>, <a class="el" href="namespacellvm.html#a1e54d1e010cb41ea1849cb4cdea441a8">llvm::initializeRISCVPreLegalizerCombinerPass()</a>, <a class="el" href="namespacellvm.html#aefb9792f73244f499d9abcc4173af42a">llvm::initializeRISCVPreRAExpandPseudoPass()</a>, <a class="el" href="namespacellvm.html#a0eaf5508eee8a34d78411085195c2e80">llvm::initializeRISCVPushPopOptPass()</a>, <a class="el" href="namespacellvm.html#ae4e1e95549dd096eff5c563b58c12cc4">llvm::initializeRISCVVectorPeepholePass()</a>, <a class="el" href="ErlangGCPrinter_8cpp.html#a7ad930f7345a8faa5e6132305e2a6f49">X</a>, and <a class="el" href="OcamlGCPrinter_8cpp.html#a93c84752b140ee7b31646fc34cfa0dc2">Y</a>.</p>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="a63a182b819dc7dfea9152629d4ce39a9" name="a63a182b819dc7dfea9152629d4ce39a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63a182b819dc7dfea9152629d4ce39a9">&#9670;&#160;</a></span>EnableGlobalMerge</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="namespacellvm_1_1cl.html#a9241f2e42b7587b123c885d7a659ad44">cl::boolOrDefault</a> &gt; EnableGlobalMerge(&quot;riscv-enable-global-merge&quot;, cl::Hidden, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Enable the global <a class="el" href="LoopDeletion_8cpp.html#a66a2592ace8a67bc796c72710d632bab">merge</a> pass&quot;)) </td>
          <td>(</td>
          <td class="paramtype">&quot;riscv-enable-global-merge&quot;</td>          <td class="paramname"><span class="paramname"><em></em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::Hidden</td>          <td class="paramname"><span class="paramname"><em></em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Enable the global <a class="el" href="LoopDeletion_8cpp.html#a66a2592ace8a67bc796c72710d632bab">merge</a> pass&quot;)</td>          <td class="paramname"><span class="paramname"><em></em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a52ed3b8ef93bc4f64465136ae4461106" name="a52ed3b8ef93bc4f64465136ae4461106"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52ed3b8ef93bc4f64465136ae4461106">&#9670;&#160;</a></span>EnableLoopDataPrefetch</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt; EnableLoopDataPrefetch(&quot;riscv-enable-loop-data-prefetch&quot;, cl::Hidden, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Enable the loop data <a class="el" href="LoopDataPrefetch_8cpp.html#af1aa8156fe6dc9478d31e05cf3c1eb9b">prefetch</a> pass&quot;), cl::init(<a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>)) </td>
          <td>(</td>
          <td class="paramtype">&quot;riscv-enable-loop-data-prefetch&quot;</td>          <td class="paramname"><span class="paramname"><em></em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::Hidden</td>          <td class="paramname"><span class="paramname"><em></em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Enable the loop data <a class="el" href="LoopDataPrefetch_8cpp.html#af1aa8156fe6dc9478d31e05cf3c1eb9b">prefetch</a> pass&quot;)</td>          <td class="paramname"><span class="paramname"><em></em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::init(<a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>)</td>          <td class="paramname"><span class="paramname"><em></em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="af61e3b73d9d43568caa834ee55305ec1" name="af61e3b73d9d43568caa834ee55305ec1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af61e3b73d9d43568caa834ee55305ec1">&#9670;&#160;</a></span>EnableMachineCombiner</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt; EnableMachineCombiner(&quot;riscv-enable-machine-combiner&quot;, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Enable the machine combiner pass&quot;), cl::init(<a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>), cl::Hidden) </td>
          <td>(</td>
          <td class="paramtype">&quot;riscv-enable-machine-combiner&quot;</td>          <td class="paramname"><span class="paramname"><em></em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Enable the machine combiner pass&quot;)</td>          <td class="paramname"><span class="paramname"><em></em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::init(<a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>)</td>          <td class="paramname"><span class="paramname"><em></em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::Hidden</td>          <td class="paramname"><span class="paramname"><em></em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="afc0ad811a65b416ef4961388de4c001e" name="afc0ad811a65b416ef4961388de4c001e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc0ad811a65b416ef4961388de4c001e">&#9670;&#160;</a></span>EnableMISchedLoadClustering</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt; EnableMISchedLoadClustering(&quot;riscv-misched-<a class="el" href="AMDGPUMarkLastScratchLoad_8cpp.html#a8a3fe89940744b94ffe5dacd6704c2be">load</a>-clustering&quot;, cl::Hidden, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Enable <a class="el" href="AMDGPUMarkLastScratchLoad_8cpp.html#a8a3fe89940744b94ffe5dacd6704c2be">load</a> clustering in the machine scheduler&quot;), cl::init(false)) </td>
          <td>(</td>
          <td class="paramtype">&quot;riscv-misched-<a class="el" href="AMDGPUMarkLastScratchLoad_8cpp.html#a8a3fe89940744b94ffe5dacd6704c2be">load</a>-clustering&quot;</td>          <td class="paramname"><span class="paramname"><em></em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::Hidden</td>          <td class="paramname"><span class="paramname"><em></em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Enable <a class="el" href="AMDGPUMarkLastScratchLoad_8cpp.html#a8a3fe89940744b94ffe5dacd6704c2be">load</a> clustering in the machine scheduler&quot;)</td>          <td class="paramname"><span class="paramname"><em></em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::init(false)</td>          <td class="paramname"><span class="paramname"><em></em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a0ce6e1e7937f99fa79321a58af27993c" name="a0ce6e1e7937f99fa79321a58af27993c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ce6e1e7937f99fa79321a58af27993c">&#9670;&#160;</a></span>EnableRedundantCopyElimination</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt; EnableRedundantCopyElimination(&quot;riscv-enable-copyelim&quot;, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Enable the redundant copy elimination pass&quot;), cl::init(<a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>), cl::Hidden) </td>
          <td>(</td>
          <td class="paramtype">&quot;riscv-enable-copyelim&quot;</td>          <td class="paramname"><span class="paramname"><em></em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Enable the redundant copy elimination pass&quot;)</td>          <td class="paramname"><span class="paramname"><em></em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::init(<a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>)</td>          <td class="paramname"><span class="paramname"><em></em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::Hidden</td>          <td class="paramname"><span class="paramname"><em></em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="aab219e28b61b68315474ef1e16d4aeb0" name="aab219e28b61b68315474ef1e16d4aeb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab219e28b61b68315474ef1e16d4aeb0">&#9670;&#160;</a></span>EnableRISCVCopyPropagation</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt; EnableRISCVCopyPropagation(&quot;riscv-enable-copy-propagation&quot;, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Enable the copy <a class="el" href="RegUsageInfoPropagate_8cpp.html#a1c8d60eed8e872c93eb684cd657c7601">propagation</a> with RISC-V copy instr&quot;), cl::init(<a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>), cl::Hidden) </td>
          <td>(</td>
          <td class="paramtype">&quot;riscv-enable-copy-propagation&quot;</td>          <td class="paramname"><span class="paramname"><em></em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Enable the copy <a class="el" href="RegUsageInfoPropagate_8cpp.html#a1c8d60eed8e872c93eb684cd657c7601">propagation</a> with RISC-V copy instr&quot;)</td>          <td class="paramname"><span class="paramname"><em></em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::init(<a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>)</td>          <td class="paramname"><span class="paramname"><em></em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::Hidden</td>          <td class="paramname"><span class="paramname"><em></em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="adcedc755a8272f96059255799a2b5e21" name="adcedc755a8272f96059255799a2b5e21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adcedc755a8272f96059255799a2b5e21">&#9670;&#160;</a></span>EnableRISCVDeadRegisterElimination</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt; EnableRISCVDeadRegisterElimination(&quot;riscv-enable-dead-defs&quot;, cl::Hidden, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Enable the <a class="el" href="ModuloSchedule_8cpp.html#a27488fd62a85fc5ec4fd4247f8ec22aa">pass</a> that removes dead&quot; &quot; definitons and replaces <a class="el" href="HexagonStoreWidening_8cpp.html#a7d2c711a42f51c1f7b3ce3f8f560fa74">stores</a> to&quot; &quot; them with <a class="el" href="HexagonStoreWidening_8cpp.html#a7d2c711a42f51c1f7b3ce3f8f560fa74">stores</a> to x0&quot;), cl::init(<a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>)) </td>
          <td>(</td>
          <td class="paramtype">&quot;riscv-enable-dead-defs&quot;</td>          <td class="paramname"><span class="paramname"><em></em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::Hidden</td>          <td class="paramname"><span class="paramname"><em></em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Enable the <a class="el" href="ModuloSchedule_8cpp.html#a27488fd62a85fc5ec4fd4247f8ec22aa">pass</a> that removes dead&quot; &quot; definitons and replaces <a class="el" href="HexagonStoreWidening_8cpp.html#a7d2c711a42f51c1f7b3ce3f8f560fa74">stores</a> to&quot; &quot; them with <a class="el" href="HexagonStoreWidening_8cpp.html#a7d2c711a42f51c1f7b3ce3f8f560fa74">stores</a> to x0&quot;)</td>          <td class="paramname"><span class="paramname"><em></em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::init(<a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>)</td>          <td class="paramname"><span class="paramname"><em></em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a3ebe34155cc6d055cbbe75c17110fa49" name="a3ebe34155cc6d055cbbe75c17110fa49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ebe34155cc6d055cbbe75c17110fa49">&#9670;&#160;</a></span>EnableSinkFold</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt; EnableSinkFold(&quot;riscv-enable-<a class="el" href="LICM_8cpp.html#a52b8b307321627e612e77041260ece84">sink</a>-fold&quot;, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Enable <a class="el" href="MachineSink_8cpp.html#a3b48f4c83665c4a2ece4938ffc9ffbcd">sinking</a> and folding of instruction copies&quot;), cl::init(<a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>), cl::Hidden) </td>
          <td>(</td>
          <td class="paramtype">&quot;riscv-enable-<a class="el" href="LICM_8cpp.html#a52b8b307321627e612e77041260ece84">sink</a>-fold&quot;</td>          <td class="paramname"><span class="paramname"><em></em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Enable <a class="el" href="MachineSink_8cpp.html#a3b48f4c83665c4a2ece4938ffc9ffbcd">sinking</a> and folding of instruction copies&quot;)</td>          <td class="paramname"><span class="paramname"><em></em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::init(<a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>)</td>          <td class="paramname"><span class="paramname"><em></em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::Hidden</td>          <td class="paramname"><span class="paramname"><em></em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a7f207c1f2cf267e9ad3df8571f5d43d2" name="a7f207c1f2cf267e9ad3df8571f5d43d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f207c1f2cf267e9ad3df8571f5d43d2">&#9670;&#160;</a></span>EnableVSETVLIAfterRVVRegAlloc</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt; EnableVSETVLIAfterRVVRegAlloc(&quot;riscv-vsetvl-after-rvv-regalloc&quot;, cl::Hidden, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Insert vsetvls after <a class="el" href="AMDGPUPromoteAlloca_8cpp.html#ac760e37eba1d852d0a28011a1a0ce05f">vector</a> register allocation&quot;), cl::init(<a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>)) </td>
          <td>(</td>
          <td class="paramtype">&quot;riscv-vsetvl-after-rvv-regalloc&quot;</td>          <td class="paramname"><span class="paramname"><em></em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::Hidden</td>          <td class="paramname"><span class="paramname"><em></em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Insert vsetvls after <a class="el" href="AMDGPUPromoteAlloca_8cpp.html#ac760e37eba1d852d0a28011a1a0ce05f">vector</a> register allocation&quot;)</td>          <td class="paramname"><span class="paramname"><em></em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::init(<a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>)</td>          <td class="paramname"><span class="paramname"><em></em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a5c49454ae268527fd02f0746dd35c409" name="a5c49454ae268527fd02f0746dd35c409"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c49454ae268527fd02f0746dd35c409">&#9670;&#160;</a></span>RVVVectorBitsMaxOpt</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; RVVVectorBitsMaxOpt(&quot;riscv-v-<a class="el" href="AMDGPUPromoteAlloca_8cpp.html#ac760e37eba1d852d0a28011a1a0ce05f">vector</a>-bits-max&quot;, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Assume V extension <a class="el" href="AMDGPUPromoteAlloca_8cpp.html#ac760e37eba1d852d0a28011a1a0ce05f">vector</a> registers are at most this big, &quot; &quot;with <a class="el" href="ELFEmitter_8cpp.html#aa15f84f0499130c4cec8c17e7f7376ce">zero</a> meaning no maximum size is assumed.&quot;), cl::init(0), cl::Hidden) </td>
          <td>(</td>
          <td class="paramtype">&quot;riscv-v-<a class="el" href="AMDGPUPromoteAlloca_8cpp.html#ac760e37eba1d852d0a28011a1a0ce05f">vector</a>-bits-max&quot;</td>          <td class="paramname"><span class="paramname"><em></em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Assume V extension <a class="el" href="AMDGPUPromoteAlloca_8cpp.html#ac760e37eba1d852d0a28011a1a0ce05f">vector</a> registers are at most this big, &quot; &quot;with <a class="el" href="ELFEmitter_8cpp.html#aa15f84f0499130c4cec8c17e7f7376ce">zero</a> meaning no maximum size is assumed.&quot;)</td>          <td class="paramname"><span class="paramname"><em></em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::init(0)</td>          <td class="paramname"><span class="paramname"><em></em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::Hidden</td>          <td class="paramname"><span class="paramname"><em></em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="RISCVTargetMachine_8cpp_source.html#l00176">llvm::RISCVTargetMachine::getSubtargetImpl()</a>.</p>

</div>
</div>
<a id="aba3fc47199afc874e828812c98b1939d" name="aba3fc47199afc874e828812c98b1939d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba3fc47199afc874e828812c98b1939d">&#9670;&#160;</a></span>RVVVectorBitsMinOpt</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; int &gt; RVVVectorBitsMinOpt(&quot;riscv-v-<a class="el" href="AMDGPUPromoteAlloca_8cpp.html#ac760e37eba1d852d0a28011a1a0ce05f">vector</a>-bits-min&quot;, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Assume V extension <a class="el" href="AMDGPUPromoteAlloca_8cpp.html#ac760e37eba1d852d0a28011a1a0ce05f">vector</a> registers are at least this big, &quot; &quot;with <a class="el" href="ELFEmitter_8cpp.html#aa15f84f0499130c4cec8c17e7f7376ce">zero</a> meaning no minimum size is assumed. <a class="el" href="BuiltinGCs_8cpp.html#a3545a9491d4dcf823feb79f6eb37e3ee">A</a> value of -1 &quot; &quot;means <a class="el" href="Localizer_8cpp.html#a2b71452c039e04e0d919031bcadaa556">use</a> Zvl*b extension. This is primarily used to enable &quot; &quot;autovectorization with fixed width vectors.&quot;), cl::init(-1), cl::Hidden) </td>
          <td>(</td>
          <td class="paramtype">&quot;riscv-v-<a class="el" href="AMDGPUPromoteAlloca_8cpp.html#ac760e37eba1d852d0a28011a1a0ce05f">vector</a>-bits-min&quot;</td>          <td class="paramname"><span class="paramname"><em></em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Assume V extension <a class="el" href="AMDGPUPromoteAlloca_8cpp.html#ac760e37eba1d852d0a28011a1a0ce05f">vector</a> registers are at least this big, &quot; &quot;with <a class="el" href="ELFEmitter_8cpp.html#aa15f84f0499130c4cec8c17e7f7376ce">zero</a> meaning no minimum size is assumed. <a class="el" href="BuiltinGCs_8cpp.html#a3545a9491d4dcf823feb79f6eb37e3ee">A</a> value of -1 &quot; &quot;means <a class="el" href="Localizer_8cpp.html#a2b71452c039e04e0d919031bcadaa556">use</a> Zvl*b extension. This is primarily used to enable &quot; &quot;autovectorization with fixed width vectors.&quot;)</td>          <td class="paramname"><span class="paramname"><em></em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::init(-1)</td>          <td class="paramname"><span class="paramname"><em></em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::Hidden</td>          <td class="paramname"><span class="paramname"><em></em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="RISCVTargetMachine_8cpp_source.html#l00176">llvm::RISCVTargetMachine::getSubtargetImpl()</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Fri Nov 1 2024 13:46:54 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.12.0
</small></address>
</div><!-- doc-content -->
</body>
</html>
