INFO: [XSIM 43-3496] Using init file passed via -initfile option "/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_filterbank_core_hwa_top -prj filterbank_core_hwa.prj --initfile /opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s filterbank_core_hwa 
Multi-threading is on. Using 6 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running fuse with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/sim/verilog/filterbank_core_hwa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module filterbank_core_hwa
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/sim/verilog/filterbank_core_hcud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module filterbank_core_hcud_ram
INFO: [VRFC 10-311] analyzing module filterbank_core_hcud
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/sim/verilog/AESL_autobram_y.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autobram_y
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/sim/verilog/filterbank_core_hbkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module filterbank_core_hbkb_ram
INFO: [VRFC 10-311] analyzing module filterbank_core_hbkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/sim/verilog/AESL_autobram_H.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autobram_H
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/sim/verilog/AESL_autobram_F.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autobram_F
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/sim/verilog/AESL_autobram_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autobram_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/sim/verilog/filterbank_core_hfYi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module filterbank_core_hfYi_MulnS_0
INFO: [VRFC 10-311] analyzing module filterbank_core_hfYi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/sim/verilog/filterbank_core_hwa.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_filterbank_core_hwa_top
INFO: [VRFC 10-2458] undeclared symbol bramr_Rst_A, assumed default net type wire [/home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/sim/verilog/filterbank_core_hwa.autotb.v:202]
INFO: [VRFC 10-2458] undeclared symbol bramr_Rst_B, assumed default net type wire [/home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/sim/verilog/filterbank_core_hwa.autotb.v:209]
INFO: [VRFC 10-2458] undeclared symbol bramy_Rst_A, assumed default net type wire [/home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/sim/verilog/filterbank_core_hwa.autotb.v:245]
INFO: [VRFC 10-2458] undeclared symbol bramy_Rst_B, assumed default net type wire [/home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/sim/verilog/filterbank_core_hwa.autotb.v:252]
INFO: [VRFC 10-2458] undeclared symbol bramH_Rst_A, assumed default net type wire [/home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/sim/verilog/filterbank_core_hwa.autotb.v:288]
INFO: [VRFC 10-2458] undeclared symbol bramH_Rst_B, assumed default net type wire [/home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/sim/verilog/filterbank_core_hwa.autotb.v:295]
INFO: [VRFC 10-2458] undeclared symbol bramF_Rst_A, assumed default net type wire [/home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/sim/verilog/filterbank_core_hwa.autotb.v:331]
INFO: [VRFC 10-2458] undeclared symbol bramF_Rst_B, assumed default net type wire [/home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/sim/verilog/filterbank_core_hwa.autotb.v:338]
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.filterbank_core_hbkb_ram
Compiling module xil_defaultlib.filterbank_core_hbkb(DataWidth=3...
Compiling module xil_defaultlib.filterbank_core_hcud_ram
Compiling module xil_defaultlib.filterbank_core_hcud(DataWidth=3...
Compiling module xil_defaultlib.filterbank_core_hfYi_MulnS_0
Compiling module xil_defaultlib.filterbank_core_hfYi(ID=1,NUM_ST...
Compiling module xil_defaultlib.filterbank_core_hwa
Compiling module xil_defaultlib.AESL_autobram_r
Compiling module xil_defaultlib.AESL_autobram_y
Compiling module xil_defaultlib.AESL_autobram_H
Compiling module xil_defaultlib.AESL_autobram_F
Compiling module xil_defaultlib.apatb_filterbank_core_hwa_top
Built simulation snapshot filterbank_core_hwa
