INFO: [VRFC 10-163] Analyzing VHDL file "C:/Masters in Electrical Engineering/Semester 1/DAD/Labs/Lab_3/Lab_3.srcs/sources_1/new/up_counter_state_mach.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'up_counter_state_mach'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Masters in Electrical Engineering/Semester 1/DAD/Labs/Lab_3/Lab_3.srcs/sim_1/new/up_counter_state_mach_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'up_counter_state_mach_tb'
