# =============================================================================
#
#  ARQUIVO: mk/rules_fpga.mk
#  DESCRIÃ‡ÃƒO: Regras de SÃ­ntese e ImplementaÃ§Ã£o (Vivado)
#
# =============================================================================
#
#  AutomaÃ§Ã£o do fluxo de FPGA:
#   1. Verifica se o hardware mudou
#   2. Se mudou, chama o Vivado (via script TCL) para sintetizar
#   3. Se nÃ£o mudou, apenas grava o bitstream existente na placa
#
# =============================================================================

BITSTREAM    = $(BUILD_FPGA_BIT)/soc_top.bit
BOOT_HEX     = $(BUILD_FPGA_BOOT)/bootloader.hex
SCRIPT_PROG  = fpga/scripts/program.tcl
COM          ?= COM6

.PHONY: fpga upload

# --- PROGRAMAR FPGA ----------------------------------------------------------

fpga: $(BITSTREAM)
	@echo ">>> âš¡ Programando FPGA..."
	@mkdir -p $(BUILD_FPGA_LOGS)
	@powershell.exe -NoProfile -ExecutionPolicy Bypass -Command "vivado -mode batch -notrace -source $(SCRIPT_PROG) -log $(BUILD_FPGA_LOGS)/prog.log -journal $(BUILD_FPGA_LOGS)/prog.jou"
	@rm -rf .Xil
	@rm -f $(BUILD_FPGA_LOGS)/*.backup*
	@echo ">>> âœ… FPGA pronta."

# --- BUILD (SÃ­ntese) ---------------------------------------------------------

$(BITSTREAM): $(SYNTH_SRCS) $(BOOT_HEX)
	@echo ">>> ðŸ› ï¸  AlteraÃ§Ãµes detectadas."
	@echo ">>> ðŸ”„ Iniciando SÃ­ntese..."
	@mkdir -p $(BUILD_FPGA_LOGS)
	@powershell.exe -NoProfile -ExecutionPolicy Bypass -Command "vivado -mode batch -notrace -source fpga/scripts/build.tcl -log $(BUILD_FPGA_LOGS)/vivado.log -journal $(BUILD_FPGA_LOGS)/vivado.jou"
	@echo ">>> ðŸ§¹ Limpando..."
	@rm -rf .Xil usage_statistics* vivado*.backup* vivado*.str
	@rm -f $(BUILD_FPGA_LOGS)/*.backup*
	@echo ">>> âœ¨ Build finalizado."

# --- BOOTLOADER DEP ----------------------------------------------------------

$(BOOT_HEX):
	@echo ">>> âš ï¸  Bootloader ausente. Compilando..."
	@$(MAKE) -s boot-fpga

# --- UPLOAD ------------------------------------------------------------------
upload:
	@if [ -z "$(SW)" ]; then echo "âŒ Erro: Defina SW=..."; exit 1; fi
	@$(MAKE) -s sw-fpga SW=$(SW)
	@echo ">>> ðŸš€ Uploading $(SW) na porta $(COM)..."
	@powershell.exe -NoProfile -ExecutionPolicy Bypass -Command "python fpga/upload.py -p $(COM) -f $(BUILD_FPGA_BIN)/$(SW).bin"

# =============================================================================