/*
 * This file is part of the coreboot project.
 *
 * Copyright 2018 Andre Heider <a.heider@gmail.com>
 * Copyright 2015 Google Inc.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; version 2 of the License.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

#include <arch/io.h>
#include <bootblock_common.h>
#include <console/console.h>
#include <device/i2c.h>
#include <soc/addressmap.h>
#include <soc/clk_rst.h>
#include <soc/clock.h>
#include <soc/console_uart.h>
#include <soc/funitcfg.h>
#include <soc/nvidia/tegra/i2c.h>
#include <soc/padconfig.h>
#include <soc/pmc.h>
#include <soc/power.h>
#include <soc/spi.h>

#include "pmic.h"

/********************** PMIC **********************************/
static const struct pad_config pmic_pads[] = {
	PAD_CFG_SFIO(PWR_I2C_SCL, PINMUX_INPUT_ENABLE, I2CPMU),
	PAD_CFG_SFIO(PWR_I2C_SDA, PINMUX_INPUT_ENABLE, I2CPMU),
};

/********************** SPI Flash *****************************/
static const struct pad_config spiflash_pads[] = {
	/* QSPI fLash: mosi, miso, clk, cs0, hold, wp  */
	PAD_CFG_SFIO(QSPI_IO0, PINMUX_INPUT_ENABLE | PINMUX_PULL_NONE |
		     PINMUX_DRIVE_2X, QSPI),
	PAD_CFG_SFIO(QSPI_IO1, PINMUX_INPUT_ENABLE | PINMUX_PULL_NONE |
		     PINMUX_DRIVE_2X, QSPI),
	PAD_CFG_SFIO(QSPI_SCK, PINMUX_INPUT_ENABLE | PINMUX_DRIVE_2X, QSPI),
	PAD_CFG_SFIO(QSPI_CS_N, PINMUX_INPUT_ENABLE | PINMUX_DRIVE_2X, QSPI),
	PAD_CFG_UNUSED_WITH_RES(QSPI_IO2, RES1),
	PAD_CFG_UNUSED_WITH_RES(QSPI_IO3, RES1),
};
/********************* Funits *********************************/
static const struct funit_cfg funits[] = {
	/* PMIC on I2C5 (PWR_I2C* pads) at 400kHz. */
	FUNIT_CFG(I2C5, PLLP, 400, pmic_pads, ARRAY_SIZE(pmic_pads)),
	/* SPI flash at 24MHz on QSPI controller. */
	FUNIT_CFG(QSPI, PLLP, 24000, spiflash_pads, ARRAY_SIZE(spiflash_pads)),
};

/********************* UART ***********************************/
static const struct pad_config uarta_pads[] = {
	/* UARTA: tx, rx, rts, cts */
	PAD_CFG_SFIO(UART1_TX, PINMUX_PULL_NONE, UARTA),
	PAD_CFG_SFIO(UART1_RX, PINMUX_INPUT_ENABLE | PINMUX_PULL_UP, UARTA),
	PAD_CFG_SFIO(UART1_RTS, PINMUX_PULL_NONE, UARTA),
	PAD_CFG_SFIO(UART1_CTS, PINMUX_INPUT_ENABLE | PINMUX_PULL_UP, UARTA),
};

static const struct pad_config uartb_pads[] = {
	/* UARTB: tx, rx, rts, cts */
	PAD_CFG_SFIO(UART2_TX, PINMUX_PULL_NONE, UARTB),
	PAD_CFG_SFIO(UART2_RX, PINMUX_INPUT_ENABLE | PINMUX_PULL_UP, UARTB),
	PAD_CFG_SFIO(UART2_RTS, PINMUX_PULL_NONE, UARTB),
	PAD_CFG_SFIO(UART2_CTS, PINMUX_INPUT_ENABLE | PINMUX_PULL_UP, UARTB),
};

static const struct pad_config uartc_pads[] = {
	/* UARTC: tx, rx, rts, cts */
	PAD_CFG_SFIO(UART3_TX, PINMUX_PULL_NONE, UARTC),
	PAD_CFG_SFIO(UART3_RX, PINMUX_INPUT_ENABLE | PINMUX_PULL_UP, UARTC),
	PAD_CFG_SFIO(UART3_RTS, PINMUX_PULL_NONE, UARTC),
	PAD_CFG_SFIO(UART3_CTS, PINMUX_INPUT_ENABLE | PINMUX_PULL_UP, UARTC),
};

static const struct pad_config uartd_pads[] = {
	/* UARTD: tx, rx, rts, cts */
	PAD_CFG_SFIO(UART4_TX, PINMUX_PULL_NONE, UARTD),
	PAD_CFG_SFIO(UART4_RX, PINMUX_INPUT_ENABLE | PINMUX_PULL_UP, UARTD),
	PAD_CFG_SFIO(UART4_RTS, PINMUX_PULL_NONE, UARTD),
	PAD_CFG_SFIO(UART4_CTS, PINMUX_INPUT_ENABLE | PINMUX_PULL_UP, UARTD),
};

void bootblock_mainboard_early_init(void)
{
	switch (console_uart_get_id()) {
	case UART_ID_NONE:
	case UART_ID_E:
		break;
	case UART_ID_A:
		soc_configure_pads(uarta_pads, ARRAY_SIZE(uarta_pads));
		break;
	case UART_ID_B:
		soc_configure_pads(uartb_pads, ARRAY_SIZE(uartb_pads));
		break;
	case UART_ID_C:
		soc_configure_pads(uartc_pads, ARRAY_SIZE(uartc_pads));
		break;
	case UART_ID_D:
		soc_configure_pads(uartd_pads, ARRAY_SIZE(uartd_pads));
		break;
	}
}

static void set_clock_sources(void)
{
	if (console_uart_get_id() == UART_ID_NONE)
		return;

	/* Console UART gets PLLP, deactivate CLK_UART_DIV_OVERRIDE */
	write32(console_uart_clk_rst_reg(), PLLP << CLK_SOURCE_SHIFT);
}

void bootblock_mainboard_init(void)
{
	struct tegra_i2c_bus_info *info = &tegra_i2c_info[I2CPWR_BUS];

	set_clock_sources();

	soc_configure_funits(funits, ARRAY_SIZE(funits));

	/* PMIC requires a reset on a warmboot */
	info->reset_func(info->reset_bit);
	i2c_init(I2CPWR_BUS);
	pmic_init(I2CPWR_BUS);

	/*
	 * Set power detect override for GPIO, audio & sdmmc3 rails.
	 * GPIO rail override is required to put it into 1.8V mode.
	 */
	pmc_override_pwr_det(PMC_GPIO_RAIL_AO_MASK | PMC_AUDIO_RAIL_AO_MASK |
			     PMC_SDMMC3_RAIL_AO_MASK, PMC_GPIO_RAIL_AO_DISABLE |
			     PMC_AUDIO_RAIL_AO_DISABLE |
			     PMC_SDMMC3_RAIL_AO_DISABLE);
}
