#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Mon Apr 10 06:33:34 2017
# Process ID: 4224
# Current directory: C:/axis_tut/tpg/proj
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6060 C:\axis_tut\tpg\proj\hdmi_out.xpr
# Log file: C:/axis_tut/tpg/proj/vivado.log
# Journal file: C:/axis_tut/tpg/proj\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/axis_tut/tpg/proj/hdmi_out.xpr
INFO: [Project 1-313] Project file moved from 'C:/g/hdmi_out/proj' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/axis_tut/tpg/repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.4/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'hdmi_out.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
hdmi_out_inverse_color_v1_0_0_0

open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 861.980 ; gain = 208.629
open_bd_design {C:/axis_tut/tpg/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd}
Adding component instance block -- digilentinc.com:ip:axi_dynclk:1.0 - axi_dynclk_0
Adding component instance block -- digilentinc.com:ip:rgb2dvi:1.2 - rgb2dvi_0
Adding component instance block -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding component instance block -- xilinx.com:ip:v_tc:6.1 - v_tc_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_hdmi
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:user:myip_test1_v1_0:1.0 - myip_test1_v1_0_0
Adding component instance block -- xilinx.com:user:inverse_color_v1_0:1.0 - inverse_color_v1_0_0
Adding component instance block -- xilinx.com:ip:v_rgb2ycrcb:7.1 - v_rgb2ycrcb_0
Adding component instance block -- xilinx.com:ip:v_ycrcb2rgb:7.1 - v_ycrcb2rgb_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <hdmi_out> from BD file <C:/axis_tut/tpg/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd>
open_bd_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 976.219 ; gain = 109.934
delete_bd_objs [get_bd_intf_nets v_ycrcb2rgb_0_video_out] [get_bd_intf_nets inverse_color_v1_0_0_m00_axis] [get_bd_cells v_ycrcb2rgb_0]
delete_bd_objs [get_bd_intf_nets v_rgb2ycrcb_0_video_out] [get_bd_cells inverse_color_v1_0_0]
delete_bd_objs [get_bd_intf_nets myip_test1_v1_0_0_m00_axis] [get_bd_cells v_rgb2ycrcb_0]
delete_bd_objs [get_bd_nets xlconstant_1_dout] [get_bd_cells myip_test1_v1_0_0]
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_nets xlconstant_1_dout] [get_bd_cells myip_test1_v1_0_0]'
delete_bd_objs [get_bd_nets xlconstant_1_dout] [get_bd_cells myip_test1_v1_0_0]
set_property  ip_repo_paths  c:/ip_repo [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/ip_repo'.
set_property  ip_repo_paths  {c:/ip_repo C:/axis_tut/ip_repo} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/axis_tut/ip_repo'.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:test_pattern_generator:1.0 test_pattern_generator_0
endgroup
set_property location {2 290 535} [get_bd_cells test_pattern_generator_0]
delete_bd_objs [get_bd_cells test_pattern_generator_0]
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/axis_tut/ip_repo'.
report_ip_status -name ip_status
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:test_pattern_generator_v1_0:1.0 test_pattern_generator_v1_0_0
endgroup
set_property location {2 249 467} [get_bd_cells test_pattern_generator_v1_0_0]
connect_bd_intf_net [get_bd_intf_pins v_axi4s_vid_out_0/video_in] [get_bd_intf_pins test_pattern_generator_v1_0_0/m00_axis]
connect_bd_net [get_bd_pins test_pattern_generator_v1_0_0/aclk] [get_bd_pins processing_system7_0/FCLK_CLK1]
connect_bd_net [get_bd_pins xlconstant_1/dout] [get_bd_pins test_pattern_generator_v1_0_0/aclken]
connect_bd_net [get_bd_pins test_pattern_generator_v1_0_0/aresetn] [get_bd_pins xlconstant_1/dout]
regenerate_bd_layout
regenerate_bd_layout
validate_bd_design
ERROR: [BD 5-336] This command cannot be run, as the BD-design is locked. Locked reason(s):
* BD design contains locked IPs. Please run report_ip_status for more details and recommendations on how to fix this issue. 
List of locked IPs: 
hdmi_out_axi_dynclk_0_0
hdmi_out_rgb2dvi_0_0

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
set_property  ip_repo_paths  c:/axis_tut/ip_repo [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/axis_tut/ip_repo'.
set_property  ip_repo_paths  {c:/axis_tut/ip_repo C:/axis_tut/tpg/repo} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/axis_tut/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/axis_tut/tpg/repo'.
save_bd_design
validate_bd_design
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /v_axi4s_vid_out_0/video_in(3) and /test_pattern_generator_v1_0_0/m00_axis(4)
startgroup
set_property -dict [list CONFIG.C_M00_AXIS_TDATA_WIDTH {24}] [get_bd_cells test_pattern_generator_v1_0_0]
endgroup
validate_bd_design
reset_target all [get_files  C:/axis_tut/tpg/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd]
export_ip_user_files -of_objects  [get_files  C:/axis_tut/tpg/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd] -sync -no_script -force -quiet
generate_target all [get_files  C:/axis_tut/tpg/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd]
INFO: [BD 41-1662] The design 'hdmi_out.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/axis_tut/tpg/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdl/hdmi_out.vhd
VHDL Output written to : C:/axis_tut/tpg/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdl/hdmi_out_wrapper.vhd
Wrote  : <C:/axis_tut/tpg/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd> 
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_axi_dynclk_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_axi_dynclk_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_axi_dynclk_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dynclk_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_axi_gpio_hdmi_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_axi_gpio_hdmi_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_axi_gpio_hdmi_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'hdmi_out_axi_gpio_hdmi_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_axi_gpio_hdmi_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_hdmi .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_proc_sys_reset_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_proc_sys_reset_0_0'...
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_proc_sys_reset_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'hdmi_out_proc_sys_reset_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_proc_sys_reset_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_processing_system7_0_0'...
WARNING: [xilinx.com:ip:processing_system7:5.5-1] hdmi_out_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'hdmi_out_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_processing_system7_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_xbar_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_rgb2dvi_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_rgb2dvi_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_rgb2dvi_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_v_axi4s_vid_out_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_v_axi4s_vid_out_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_v_axi4s_vid_out_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'hdmi_out_v_axi4s_vid_out_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_v_axi4s_vid_out_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_v_tc_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_v_tc_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_v_tc_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'hdmi_out_v_tc_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_v_tc_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_xlconstant_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_xlconstant_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_xlconstant_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_xlconstant_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_xlconstant_1_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_test_pattern_generator_v1_0_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_test_pattern_generator_v1_0_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_test_pattern_generator_v1_0_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block test_pattern_generator_v1_0_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_out_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_out_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_out_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_out_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/axis_tut/tpg/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hw_handoff/hdmi_out.hwh
Generated Block Design Tcl file C:/axis_tut/tpg/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hw_handoff/hdmi_out_bd.tcl
Generated Hardware Definition File C:/axis_tut/tpg/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdl/hdmi_out.hwdef
generate_target: Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 1229.277 ; gain = 192.656
export_ip_user_files -of_objects [get_files C:/axis_tut/tpg/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd] -no_script -force -quiet
export_simulation -of_objects [get_files C:/axis_tut/tpg/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd] -directory C:/axis_tut/tpg/proj/hdmi_out.ip_user_files/sim_scripts -force -quiet
make_wrapper -files [get_files C:/axis_tut/tpg/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd] -top
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Apr 10 06:43:12 2017] Launched synth_1...
Run output will be captured here: C:/axis_tut/tpg/proj/hdmi_out.runs/synth_1/runme.log
[Mon Apr 10 06:43:12 2017] Launched impl_1...
Run output will be captured here: C:/axis_tut/tpg/proj/hdmi_out.runs/impl_1/runme.log
file copy -force C:/axis_tut/tpg/proj/hdmi_out.runs/impl_1/hdmi_out_wrapper.sysdef C:/axis_tut/tpg/proj/hdmi_out.sdk/hdmi_out_wrapper.hdf

launch_sdk -workspace C:/axis_tut/tpg/proj/hdmi_out.sdk -hwspec C:/axis_tut/tpg/proj/hdmi_out.sdk/hdmi_out_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/axis_tut/tpg/proj/hdmi_out.sdk -hwspec C:/axis_tut/tpg/proj/hdmi_out.sdk/hdmi_out_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Mon Apr 10 07:29:56 2017...
