// Seed: 4252999570
module module_0;
  assign id_1 = -1'b0 == id_1 - -1;
  assign id_2 = -1'b0;
endmodule
module module_1 ();
  supply1 id_1;
  assign id_2 = id_2 - id_1;
  always $display;
  parameter id_4 = -1;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
  wire id_5;
  bit id_6, id_7;
  reg id_8, id_9, id_10, id_11;
  wire id_12;
  assign id_1 = 1;
  always id_10 <= 1;
  initial begin : LABEL_0
    if (id_10) begin : LABEL_0
      id_7 <= -1;
    end
  end
  uwire id_13, id_14, id_15 = (1), id_16;
  assign id_3 = id_10;
  id_17(
      id_2
  );
endmodule
