.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu_trm.inc"

/* TIMER_ThreadTimer_TimerUDB */
.set TIMER_ThreadTimer_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set TIMER_ThreadTimer_TimerUDB_rstSts_stsreg__0__POS, 0
.set TIMER_ThreadTimer_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set TIMER_ThreadTimer_TimerUDB_rstSts_stsreg__2__POS, 2
.set TIMER_ThreadTimer_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set TIMER_ThreadTimer_TimerUDB_rstSts_stsreg__3__POS, 3
.set TIMER_ThreadTimer_TimerUDB_rstSts_stsreg__MASK, 0x0D
.set TIMER_ThreadTimer_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_UDB_W8_MSK_03
.set TIMER_ThreadTimer_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_03
.set TIMER_ThreadTimer_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_03
.set TIMER_ThreadTimer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL_03
.set TIMER_ThreadTimer_TimerUDB_rstSts_stsreg__STATUS_CNT_REG, CYREG_UDB_CAT16_CTL_ST_03
.set TIMER_ThreadTimer_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG, CYREG_UDB_CAT16_CTL_ST_03
.set TIMER_ThreadTimer_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_UDB_W8_ST_03
.set TIMER_ThreadTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set TIMER_ThreadTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set TIMER_ThreadTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL_03
.set TIMER_ThreadTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_UDB_W8_CTL_03
.set TIMER_ThreadTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST_03
.set TIMER_ThreadTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_UDB_W8_CTL_03
.set TIMER_ThreadTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST_03
.set TIMER_ThreadTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x80
.set TIMER_ThreadTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_03
.set TIMER_ThreadTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_UDB_W8_MSK_03
.set TIMER_ThreadTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_03
.set TIMER_ThreadTimer_TimerUDB_sT8_timerdp_u0__A0_A1_REG, CYREG_UDB_CAT16_A_03
.set TIMER_ThreadTimer_TimerUDB_sT8_timerdp_u0__A0_REG, CYREG_UDB_W8_A0_03
.set TIMER_ThreadTimer_TimerUDB_sT8_timerdp_u0__A1_REG, CYREG_UDB_W8_A1_03
.set TIMER_ThreadTimer_TimerUDB_sT8_timerdp_u0__D0_D1_REG, CYREG_UDB_CAT16_D_03
.set TIMER_ThreadTimer_TimerUDB_sT8_timerdp_u0__D0_REG, CYREG_UDB_W8_D0_03
.set TIMER_ThreadTimer_TimerUDB_sT8_timerdp_u0__D1_REG, CYREG_UDB_W8_D1_03
.set TIMER_ThreadTimer_TimerUDB_sT8_timerdp_u0__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL_03
.set TIMER_ThreadTimer_TimerUDB_sT8_timerdp_u0__F0_F1_REG, CYREG_UDB_CAT16_F_03
.set TIMER_ThreadTimer_TimerUDB_sT8_timerdp_u0__F0_REG, CYREG_UDB_W8_F0_03
.set TIMER_ThreadTimer_TimerUDB_sT8_timerdp_u0__F1_REG, CYREG_UDB_W8_F1_03
.set TIMER_ThreadTimer_TimerUDB_sT8_timerdp_u0__MSK_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_03
.set TIMER_ThreadTimer_TimerUDB_sT8_timerdp_u0__PER_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_03

/* usbUART115200bps_SCBCLK */
.set usbUART115200bps_SCBCLK__DIVIDER_MASK, 0x0000FFFF
.set usbUART115200bps_SCBCLK__ENABLE, CYREG_CLK_DIVIDER_A00
.set usbUART115200bps_SCBCLK__ENABLE_MASK, 0x80000000
.set usbUART115200bps_SCBCLK__MASK, 0x80000000
.set usbUART115200bps_SCBCLK__REGISTER, CYREG_CLK_DIVIDER_A00

/* usbUART115200bps_SCB */
.set usbUART115200bps_SCB__BIST_CONTROL, CYREG_SCB0_BIST_CONTROL
.set usbUART115200bps_SCB__BIST_DATA, CYREG_SCB0_BIST_DATA
.set usbUART115200bps_SCB__CTRL, CYREG_SCB0_CTRL
.set usbUART115200bps_SCB__EZ_DATA00, CYREG_SCB0_EZ_DATA00
.set usbUART115200bps_SCB__EZ_DATA01, CYREG_SCB0_EZ_DATA01
.set usbUART115200bps_SCB__EZ_DATA02, CYREG_SCB0_EZ_DATA02
.set usbUART115200bps_SCB__EZ_DATA03, CYREG_SCB0_EZ_DATA03
.set usbUART115200bps_SCB__EZ_DATA04, CYREG_SCB0_EZ_DATA04
.set usbUART115200bps_SCB__EZ_DATA05, CYREG_SCB0_EZ_DATA05
.set usbUART115200bps_SCB__EZ_DATA06, CYREG_SCB0_EZ_DATA06
.set usbUART115200bps_SCB__EZ_DATA07, CYREG_SCB0_EZ_DATA07
.set usbUART115200bps_SCB__EZ_DATA08, CYREG_SCB0_EZ_DATA08
.set usbUART115200bps_SCB__EZ_DATA09, CYREG_SCB0_EZ_DATA09
.set usbUART115200bps_SCB__EZ_DATA10, CYREG_SCB0_EZ_DATA10
.set usbUART115200bps_SCB__EZ_DATA11, CYREG_SCB0_EZ_DATA11
.set usbUART115200bps_SCB__EZ_DATA12, CYREG_SCB0_EZ_DATA12
.set usbUART115200bps_SCB__EZ_DATA13, CYREG_SCB0_EZ_DATA13
.set usbUART115200bps_SCB__EZ_DATA14, CYREG_SCB0_EZ_DATA14
.set usbUART115200bps_SCB__EZ_DATA15, CYREG_SCB0_EZ_DATA15
.set usbUART115200bps_SCB__EZ_DATA16, CYREG_SCB0_EZ_DATA16
.set usbUART115200bps_SCB__EZ_DATA17, CYREG_SCB0_EZ_DATA17
.set usbUART115200bps_SCB__EZ_DATA18, CYREG_SCB0_EZ_DATA18
.set usbUART115200bps_SCB__EZ_DATA19, CYREG_SCB0_EZ_DATA19
.set usbUART115200bps_SCB__EZ_DATA20, CYREG_SCB0_EZ_DATA20
.set usbUART115200bps_SCB__EZ_DATA21, CYREG_SCB0_EZ_DATA21
.set usbUART115200bps_SCB__EZ_DATA22, CYREG_SCB0_EZ_DATA22
.set usbUART115200bps_SCB__EZ_DATA23, CYREG_SCB0_EZ_DATA23
.set usbUART115200bps_SCB__EZ_DATA24, CYREG_SCB0_EZ_DATA24
.set usbUART115200bps_SCB__EZ_DATA25, CYREG_SCB0_EZ_DATA25
.set usbUART115200bps_SCB__EZ_DATA26, CYREG_SCB0_EZ_DATA26
.set usbUART115200bps_SCB__EZ_DATA27, CYREG_SCB0_EZ_DATA27
.set usbUART115200bps_SCB__EZ_DATA28, CYREG_SCB0_EZ_DATA28
.set usbUART115200bps_SCB__EZ_DATA29, CYREG_SCB0_EZ_DATA29
.set usbUART115200bps_SCB__EZ_DATA30, CYREG_SCB0_EZ_DATA30
.set usbUART115200bps_SCB__EZ_DATA31, CYREG_SCB0_EZ_DATA31
.set usbUART115200bps_SCB__I2C_CFG, CYREG_SCB0_I2C_CFG
.set usbUART115200bps_SCB__I2C_CTRL, CYREG_SCB0_I2C_CTRL
.set usbUART115200bps_SCB__I2C_M_CMD, CYREG_SCB0_I2C_M_CMD
.set usbUART115200bps_SCB__I2C_STATUS, CYREG_SCB0_I2C_STATUS
.set usbUART115200bps_SCB__I2C_S_CMD, CYREG_SCB0_I2C_S_CMD
.set usbUART115200bps_SCB__INTR_CAUSE, CYREG_SCB0_INTR_CAUSE
.set usbUART115200bps_SCB__INTR_I2C_EC, CYREG_SCB0_INTR_I2C_EC
.set usbUART115200bps_SCB__INTR_I2C_EC_MASK, CYREG_SCB0_INTR_I2C_EC_MASK
.set usbUART115200bps_SCB__INTR_I2C_EC_MASKED, CYREG_SCB0_INTR_I2C_EC_MASKED
.set usbUART115200bps_SCB__INTR_M, CYREG_SCB0_INTR_M
.set usbUART115200bps_SCB__INTR_M_MASK, CYREG_SCB0_INTR_M_MASK
.set usbUART115200bps_SCB__INTR_M_MASKED, CYREG_SCB0_INTR_M_MASKED
.set usbUART115200bps_SCB__INTR_M_SET, CYREG_SCB0_INTR_M_SET
.set usbUART115200bps_SCB__INTR_RX, CYREG_SCB0_INTR_RX
.set usbUART115200bps_SCB__INTR_RX_MASK, CYREG_SCB0_INTR_RX_MASK
.set usbUART115200bps_SCB__INTR_RX_MASKED, CYREG_SCB0_INTR_RX_MASKED
.set usbUART115200bps_SCB__INTR_RX_SET, CYREG_SCB0_INTR_RX_SET
.set usbUART115200bps_SCB__INTR_S, CYREG_SCB0_INTR_S
.set usbUART115200bps_SCB__INTR_SPI_EC, CYREG_SCB0_INTR_SPI_EC
.set usbUART115200bps_SCB__INTR_SPI_EC_MASK, CYREG_SCB0_INTR_SPI_EC_MASK
.set usbUART115200bps_SCB__INTR_SPI_EC_MASKED, CYREG_SCB0_INTR_SPI_EC_MASKED
.set usbUART115200bps_SCB__INTR_S_MASK, CYREG_SCB0_INTR_S_MASK
.set usbUART115200bps_SCB__INTR_S_MASKED, CYREG_SCB0_INTR_S_MASKED
.set usbUART115200bps_SCB__INTR_S_SET, CYREG_SCB0_INTR_S_SET
.set usbUART115200bps_SCB__INTR_TX, CYREG_SCB0_INTR_TX
.set usbUART115200bps_SCB__INTR_TX_MASK, CYREG_SCB0_INTR_TX_MASK
.set usbUART115200bps_SCB__INTR_TX_MASKED, CYREG_SCB0_INTR_TX_MASKED
.set usbUART115200bps_SCB__INTR_TX_SET, CYREG_SCB0_INTR_TX_SET
.set usbUART115200bps_SCB__RX_CTRL, CYREG_SCB0_RX_CTRL
.set usbUART115200bps_SCB__RX_FIFO_CTRL, CYREG_SCB0_RX_FIFO_CTRL
.set usbUART115200bps_SCB__RX_FIFO_RD, CYREG_SCB0_RX_FIFO_RD
.set usbUART115200bps_SCB__RX_FIFO_RD_SILENT, CYREG_SCB0_RX_FIFO_RD_SILENT
.set usbUART115200bps_SCB__RX_FIFO_STATUS, CYREG_SCB0_RX_FIFO_STATUS
.set usbUART115200bps_SCB__RX_MATCH, CYREG_SCB0_RX_MATCH
.set usbUART115200bps_SCB__SPI_CTRL, CYREG_SCB0_SPI_CTRL
.set usbUART115200bps_SCB__SPI_STATUS, CYREG_SCB0_SPI_STATUS
.set usbUART115200bps_SCB__STATUS, CYREG_SCB0_STATUS
.set usbUART115200bps_SCB__TX_CTRL, CYREG_SCB0_TX_CTRL
.set usbUART115200bps_SCB__TX_FIFO_CTRL, CYREG_SCB0_TX_FIFO_CTRL
.set usbUART115200bps_SCB__TX_FIFO_STATUS, CYREG_SCB0_TX_FIFO_STATUS
.set usbUART115200bps_SCB__TX_FIFO_WR, CYREG_SCB0_TX_FIFO_WR
.set usbUART115200bps_SCB__UART_CTRL, CYREG_SCB0_UART_CTRL
.set usbUART115200bps_SCB__UART_RX_CTRL, CYREG_SCB0_UART_RX_CTRL
.set usbUART115200bps_SCB__UART_RX_STATUS, CYREG_SCB0_UART_RX_STATUS
.set usbUART115200bps_SCB__UART_TX_CTRL, CYREG_SCB0_UART_TX_CTRL

/* usbUART115200bps_rx */
.set usbUART115200bps_rx__0__DM__MASK, 0x07
.set usbUART115200bps_rx__0__DM__SHIFT, 0
.set usbUART115200bps_rx__0__DR, CYREG_PRT4_DR
.set usbUART115200bps_rx__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set usbUART115200bps_rx__0__HSIOM_MASK, 0x0000000F
.set usbUART115200bps_rx__0__HSIOM_SHIFT, 0
.set usbUART115200bps_rx__0__INTCFG, CYREG_PRT4_INTCFG
.set usbUART115200bps_rx__0__INTSTAT, CYREG_PRT4_INTSTAT
.set usbUART115200bps_rx__0__MASK, 0x01
.set usbUART115200bps_rx__0__PC, CYREG_PRT4_PC
.set usbUART115200bps_rx__0__PC2, CYREG_PRT4_PC2
.set usbUART115200bps_rx__0__PORT, 4
.set usbUART115200bps_rx__0__PS, CYREG_PRT4_PS
.set usbUART115200bps_rx__0__SHIFT, 0
.set usbUART115200bps_rx__DR, CYREG_PRT4_DR
.set usbUART115200bps_rx__INTCFG, CYREG_PRT4_INTCFG
.set usbUART115200bps_rx__INTSTAT, CYREG_PRT4_INTSTAT
.set usbUART115200bps_rx__MASK, 0x01
.set usbUART115200bps_rx__PC, CYREG_PRT4_PC
.set usbUART115200bps_rx__PC2, CYREG_PRT4_PC2
.set usbUART115200bps_rx__PORT, 4
.set usbUART115200bps_rx__PS, CYREG_PRT4_PS
.set usbUART115200bps_rx__SHIFT, 0

/* usbUART115200bps_tx */
.set usbUART115200bps_tx__0__DM__MASK, 0x38
.set usbUART115200bps_tx__0__DM__SHIFT, 3
.set usbUART115200bps_tx__0__DR, CYREG_PRT4_DR
.set usbUART115200bps_tx__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set usbUART115200bps_tx__0__HSIOM_MASK, 0x000000F0
.set usbUART115200bps_tx__0__HSIOM_SHIFT, 4
.set usbUART115200bps_tx__0__INTCFG, CYREG_PRT4_INTCFG
.set usbUART115200bps_tx__0__INTSTAT, CYREG_PRT4_INTSTAT
.set usbUART115200bps_tx__0__MASK, 0x02
.set usbUART115200bps_tx__0__PC, CYREG_PRT4_PC
.set usbUART115200bps_tx__0__PC2, CYREG_PRT4_PC2
.set usbUART115200bps_tx__0__PORT, 4
.set usbUART115200bps_tx__0__PS, CYREG_PRT4_PS
.set usbUART115200bps_tx__0__SHIFT, 1
.set usbUART115200bps_tx__DR, CYREG_PRT4_DR
.set usbUART115200bps_tx__INTCFG, CYREG_PRT4_INTCFG
.set usbUART115200bps_tx__INTSTAT, CYREG_PRT4_INTSTAT
.set usbUART115200bps_tx__MASK, 0x02
.set usbUART115200bps_tx__PC, CYREG_PRT4_PC
.set usbUART115200bps_tx__PC2, CYREG_PRT4_PC2
.set usbUART115200bps_tx__PORT, 4
.set usbUART115200bps_tx__PS, CYREG_PRT4_PS
.set usbUART115200bps_tx__SHIFT, 1

/* CLOCK_ThreadClock */
.set CLOCK_ThreadClock__DIVIDER_MASK, 0x0000FFFF
.set CLOCK_ThreadClock__ENABLE, CYREG_CLK_DIVIDER_A01
.set CLOCK_ThreadClock__ENABLE_MASK, 0x80000000
.set CLOCK_ThreadClock__MASK, 0x80000000
.set CLOCK_ThreadClock__REGISTER, CYREG_CLK_DIVIDER_A01

/* PWM_RIGHT_PWMUDB */
.set PWM_RIGHT_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W16_ACTL_02
.set PWM_RIGHT_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_UDB_W16_CTL_02
.set PWM_RIGHT_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_UDB_W16_CTL_02
.set PWM_RIGHT_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_UDB_W16_CTL_02
.set PWM_RIGHT_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_UDB_W16_CTL_02
.set PWM_RIGHT_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_UDB_W16_MSK_02
.set PWM_RIGHT_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_UDB_W16_MSK_02
.set PWM_RIGHT_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_UDB_W16_MSK_02
.set PWM_RIGHT_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_UDB_W16_MSK_02
.set PWM_RIGHT_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_RIGHT_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_RIGHT_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL_02
.set PWM_RIGHT_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_UDB_W8_CTL_02
.set PWM_RIGHT_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST_02
.set PWM_RIGHT_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_UDB_W8_CTL_02
.set PWM_RIGHT_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST_02
.set PWM_RIGHT_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_RIGHT_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_02
.set PWM_RIGHT_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_UDB_W8_MSK_02
.set PWM_RIGHT_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_02
.set PWM_RIGHT_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_RIGHT_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_RIGHT_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W16_ACTL_02
.set PWM_RIGHT_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_UDB_W16_ST_02
.set PWM_RIGHT_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_RIGHT_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_RIGHT_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_RIGHT_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_RIGHT_PWMUDB_genblk8_stsreg__5__MASK, 0x20
.set PWM_RIGHT_PWMUDB_genblk8_stsreg__5__POS, 5
.set PWM_RIGHT_PWMUDB_genblk8_stsreg__MASK, 0x2D
.set PWM_RIGHT_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_UDB_W8_MSK_02
.set PWM_RIGHT_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_02
.set PWM_RIGHT_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_02
.set PWM_RIGHT_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL_02
.set PWM_RIGHT_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_UDB_CAT16_CTL_ST_02
.set PWM_RIGHT_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_UDB_CAT16_CTL_ST_02
.set PWM_RIGHT_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_UDB_W8_ST_02
.set PWM_RIGHT_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_UDB_W16_A0_02
.set PWM_RIGHT_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_UDB_W16_A1_02
.set PWM_RIGHT_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_UDB_W16_D0_02
.set PWM_RIGHT_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_UDB_W16_D1_02
.set PWM_RIGHT_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL_02
.set PWM_RIGHT_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_UDB_W16_F0_02
.set PWM_RIGHT_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_UDB_W16_F1_02
.set PWM_RIGHT_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_UDB_CAT16_A_02
.set PWM_RIGHT_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_UDB_W8_A0_02
.set PWM_RIGHT_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_UDB_W8_A1_02
.set PWM_RIGHT_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_UDB_CAT16_D_02
.set PWM_RIGHT_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_UDB_W8_D0_02
.set PWM_RIGHT_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_UDB_W8_D1_02
.set PWM_RIGHT_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL_02
.set PWM_RIGHT_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_UDB_CAT16_F_02
.set PWM_RIGHT_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_UDB_W8_F0_02
.set PWM_RIGHT_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_UDB_W8_F1_02
.set PWM_RIGHT_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_02
.set PWM_RIGHT_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_02

/* ISR_UpdateSpeed */
.set ISR_UpdateSpeed__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set ISR_UpdateSpeed__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set ISR_UpdateSpeed__INTC_MASK, 0x01
.set ISR_UpdateSpeed__INTC_NUMBER, 0
.set ISR_UpdateSpeed__INTC_PRIOR_MASK, 0xC0
.set ISR_UpdateSpeed__INTC_PRIOR_NUM, 3
.set ISR_UpdateSpeed__INTC_PRIOR_REG, CYREG_CM0_IPR0
.set ISR_UpdateSpeed__INTC_SET_EN_REG, CYREG_CM0_ISER
.set ISR_UpdateSpeed__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* PWM_LEFT_PWMUDB */
.set PWM_LEFT_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W16_ACTL_00
.set PWM_LEFT_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_UDB_W16_CTL_00
.set PWM_LEFT_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_UDB_W16_CTL_00
.set PWM_LEFT_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_UDB_W16_CTL_00
.set PWM_LEFT_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_UDB_W16_CTL_00
.set PWM_LEFT_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_UDB_W16_MSK_00
.set PWM_LEFT_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_UDB_W16_MSK_00
.set PWM_LEFT_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_UDB_W16_MSK_00
.set PWM_LEFT_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_UDB_W16_MSK_00
.set PWM_LEFT_PWMUDB_genblk1_ctrlreg__32BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W32_ACTL_00
.set PWM_LEFT_PWMUDB_genblk1_ctrlreg__32BIT_CONTROL_REG, CYREG_UDB_W32_CTL_00
.set PWM_LEFT_PWMUDB_genblk1_ctrlreg__32BIT_COUNT_REG, CYREG_UDB_W32_CTL_00
.set PWM_LEFT_PWMUDB_genblk1_ctrlreg__32BIT_PERIOD_REG, CYREG_UDB_W32_MSK_00
.set PWM_LEFT_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_LEFT_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_LEFT_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL_00
.set PWM_LEFT_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_UDB_W8_CTL_00
.set PWM_LEFT_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST_00
.set PWM_LEFT_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_UDB_W8_CTL_00
.set PWM_LEFT_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST_00
.set PWM_LEFT_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_LEFT_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_00
.set PWM_LEFT_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_UDB_W8_MSK_00
.set PWM_LEFT_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_00
.set PWM_LEFT_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_LEFT_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_LEFT_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W16_ACTL_01
.set PWM_LEFT_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_UDB_W16_ST_01
.set PWM_LEFT_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_LEFT_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_LEFT_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_LEFT_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_LEFT_PWMUDB_genblk8_stsreg__5__MASK, 0x20
.set PWM_LEFT_PWMUDB_genblk8_stsreg__5__POS, 5
.set PWM_LEFT_PWMUDB_genblk8_stsreg__MASK, 0x2D
.set PWM_LEFT_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_UDB_W8_MSK_01
.set PWM_LEFT_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_01
.set PWM_LEFT_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_01
.set PWM_LEFT_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL_01
.set PWM_LEFT_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_UDB_CAT16_CTL_ST_01
.set PWM_LEFT_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_UDB_CAT16_CTL_ST_01
.set PWM_LEFT_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_UDB_W8_ST_01
.set PWM_LEFT_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_UDB_W16_A0_01
.set PWM_LEFT_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_UDB_W16_A1_01
.set PWM_LEFT_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_UDB_W16_D0_01
.set PWM_LEFT_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_UDB_W16_D1_01
.set PWM_LEFT_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL_01
.set PWM_LEFT_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_UDB_W16_F0_01
.set PWM_LEFT_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_UDB_W16_F1_01
.set PWM_LEFT_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_UDB_CAT16_A_01
.set PWM_LEFT_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_UDB_W8_A0_01
.set PWM_LEFT_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_UDB_W8_A1_01
.set PWM_LEFT_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_UDB_CAT16_D_01
.set PWM_LEFT_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_UDB_W8_D0_01
.set PWM_LEFT_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_UDB_W8_D1_01
.set PWM_LEFT_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL_01
.set PWM_LEFT_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_UDB_CAT16_F_01
.set PWM_LEFT_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_UDB_W8_F0_01
.set PWM_LEFT_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_UDB_W8_F1_01
.set PWM_LEFT_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_01
.set PWM_LEFT_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_01

/* controlRegStep */
.set controlRegStep_Sync_ctrl_reg__0__MASK, 0x01
.set controlRegStep_Sync_ctrl_reg__0__POS, 0
.set controlRegStep_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W16_ACTL_01
.set controlRegStep_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_UDB_W16_CTL_01
.set controlRegStep_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_UDB_W16_CTL_01
.set controlRegStep_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_UDB_W16_CTL_01
.set controlRegStep_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_UDB_W16_CTL_01
.set controlRegStep_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_UDB_W16_MSK_01
.set controlRegStep_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_UDB_W16_MSK_01
.set controlRegStep_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_UDB_W16_MSK_01
.set controlRegStep_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_UDB_W16_MSK_01
.set controlRegStep_Sync_ctrl_reg__1__MASK, 0x02
.set controlRegStep_Sync_ctrl_reg__1__POS, 1
.set controlRegStep_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL_01
.set controlRegStep_Sync_ctrl_reg__CONTROL_REG, CYREG_UDB_W8_CTL_01
.set controlRegStep_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST_01
.set controlRegStep_Sync_ctrl_reg__COUNT_REG, CYREG_UDB_W8_CTL_01
.set controlRegStep_Sync_ctrl_reg__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST_01
.set controlRegStep_Sync_ctrl_reg__MASK, 0x03
.set controlRegStep_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_01
.set controlRegStep_Sync_ctrl_reg__PERIOD_REG, CYREG_UDB_W8_MSK_01
.set controlRegStep_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_01

/* pinRightSleep */
.set pinRightSleep__0__DM__MASK, 0xE00
.set pinRightSleep__0__DM__SHIFT, 9
.set pinRightSleep__0__DR, CYREG_PRT0_DR
.set pinRightSleep__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set pinRightSleep__0__HSIOM_MASK, 0x0000F000
.set pinRightSleep__0__HSIOM_SHIFT, 12
.set pinRightSleep__0__INTCFG, CYREG_PRT0_INTCFG
.set pinRightSleep__0__INTSTAT, CYREG_PRT0_INTSTAT
.set pinRightSleep__0__MASK, 0x08
.set pinRightSleep__0__OUT_SEL, CYREG_UDB_PA0_CFG10
.set pinRightSleep__0__OUT_SEL_SHIFT, 6
.set pinRightSleep__0__OUT_SEL_VAL, 0
.set pinRightSleep__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set pinRightSleep__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set pinRightSleep__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set pinRightSleep__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set pinRightSleep__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set pinRightSleep__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set pinRightSleep__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set pinRightSleep__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set pinRightSleep__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set pinRightSleep__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set pinRightSleep__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set pinRightSleep__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set pinRightSleep__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set pinRightSleep__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set pinRightSleep__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set pinRightSleep__0__PC, CYREG_PRT0_PC
.set pinRightSleep__0__PC2, CYREG_PRT0_PC2
.set pinRightSleep__0__PORT, 0
.set pinRightSleep__0__PS, CYREG_PRT0_PS
.set pinRightSleep__0__SHIFT, 3
.set pinRightSleep__DR, CYREG_PRT0_DR
.set pinRightSleep__INTCFG, CYREG_PRT0_INTCFG
.set pinRightSleep__INTSTAT, CYREG_PRT0_INTSTAT
.set pinRightSleep__MASK, 0x08
.set pinRightSleep__PA__CFG0, CYREG_UDB_PA0_CFG0
.set pinRightSleep__PA__CFG1, CYREG_UDB_PA0_CFG1
.set pinRightSleep__PA__CFG10, CYREG_UDB_PA0_CFG10
.set pinRightSleep__PA__CFG11, CYREG_UDB_PA0_CFG11
.set pinRightSleep__PA__CFG12, CYREG_UDB_PA0_CFG12
.set pinRightSleep__PA__CFG13, CYREG_UDB_PA0_CFG13
.set pinRightSleep__PA__CFG14, CYREG_UDB_PA0_CFG14
.set pinRightSleep__PA__CFG2, CYREG_UDB_PA0_CFG2
.set pinRightSleep__PA__CFG3, CYREG_UDB_PA0_CFG3
.set pinRightSleep__PA__CFG4, CYREG_UDB_PA0_CFG4
.set pinRightSleep__PA__CFG5, CYREG_UDB_PA0_CFG5
.set pinRightSleep__PA__CFG6, CYREG_UDB_PA0_CFG6
.set pinRightSleep__PA__CFG7, CYREG_UDB_PA0_CFG7
.set pinRightSleep__PA__CFG8, CYREG_UDB_PA0_CFG8
.set pinRightSleep__PA__CFG9, CYREG_UDB_PA0_CFG9
.set pinRightSleep__PC, CYREG_PRT0_PC
.set pinRightSleep__PC2, CYREG_PRT0_PC2
.set pinRightSleep__PORT, 0
.set pinRightSleep__PS, CYREG_PRT0_PS
.set pinRightSleep__SHIFT, 3

/* pinLeftSleep */
.set pinLeftSleep__0__DM__MASK, 0x1C0
.set pinLeftSleep__0__DM__SHIFT, 6
.set pinLeftSleep__0__DR, CYREG_PRT0_DR
.set pinLeftSleep__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set pinLeftSleep__0__HSIOM_MASK, 0x00000F00
.set pinLeftSleep__0__HSIOM_SHIFT, 8
.set pinLeftSleep__0__INTCFG, CYREG_PRT0_INTCFG
.set pinLeftSleep__0__INTSTAT, CYREG_PRT0_INTSTAT
.set pinLeftSleep__0__MASK, 0x04
.set pinLeftSleep__0__OUT_SEL, CYREG_UDB_PA0_CFG10
.set pinLeftSleep__0__OUT_SEL_SHIFT, 4
.set pinLeftSleep__0__OUT_SEL_VAL, 3
.set pinLeftSleep__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set pinLeftSleep__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set pinLeftSleep__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set pinLeftSleep__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set pinLeftSleep__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set pinLeftSleep__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set pinLeftSleep__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set pinLeftSleep__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set pinLeftSleep__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set pinLeftSleep__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set pinLeftSleep__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set pinLeftSleep__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set pinLeftSleep__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set pinLeftSleep__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set pinLeftSleep__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set pinLeftSleep__0__PC, CYREG_PRT0_PC
.set pinLeftSleep__0__PC2, CYREG_PRT0_PC2
.set pinLeftSleep__0__PORT, 0
.set pinLeftSleep__0__PS, CYREG_PRT0_PS
.set pinLeftSleep__0__SHIFT, 2
.set pinLeftSleep__DR, CYREG_PRT0_DR
.set pinLeftSleep__INTCFG, CYREG_PRT0_INTCFG
.set pinLeftSleep__INTSTAT, CYREG_PRT0_INTSTAT
.set pinLeftSleep__MASK, 0x04
.set pinLeftSleep__PA__CFG0, CYREG_UDB_PA0_CFG0
.set pinLeftSleep__PA__CFG1, CYREG_UDB_PA0_CFG1
.set pinLeftSleep__PA__CFG10, CYREG_UDB_PA0_CFG10
.set pinLeftSleep__PA__CFG11, CYREG_UDB_PA0_CFG11
.set pinLeftSleep__PA__CFG12, CYREG_UDB_PA0_CFG12
.set pinLeftSleep__PA__CFG13, CYREG_UDB_PA0_CFG13
.set pinLeftSleep__PA__CFG14, CYREG_UDB_PA0_CFG14
.set pinLeftSleep__PA__CFG2, CYREG_UDB_PA0_CFG2
.set pinLeftSleep__PA__CFG3, CYREG_UDB_PA0_CFG3
.set pinLeftSleep__PA__CFG4, CYREG_UDB_PA0_CFG4
.set pinLeftSleep__PA__CFG5, CYREG_UDB_PA0_CFG5
.set pinLeftSleep__PA__CFG6, CYREG_UDB_PA0_CFG6
.set pinLeftSleep__PA__CFG7, CYREG_UDB_PA0_CFG7
.set pinLeftSleep__PA__CFG8, CYREG_UDB_PA0_CFG8
.set pinLeftSleep__PA__CFG9, CYREG_UDB_PA0_CFG9
.set pinLeftSleep__PC, CYREG_PRT0_PC
.set pinLeftSleep__PC2, CYREG_PRT0_PC2
.set pinLeftSleep__PORT, 0
.set pinLeftSleep__PS, CYREG_PRT0_PS
.set pinLeftSleep__SHIFT, 2

/* pinRightStep */
.set pinRightStep__0__DM__MASK, 0x07
.set pinRightStep__0__DM__SHIFT, 0
.set pinRightStep__0__DR, CYREG_PRT0_DR
.set pinRightStep__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set pinRightStep__0__HSIOM_MASK, 0x0000000F
.set pinRightStep__0__HSIOM_SHIFT, 0
.set pinRightStep__0__INTCFG, CYREG_PRT0_INTCFG
.set pinRightStep__0__INTSTAT, CYREG_PRT0_INTSTAT
.set pinRightStep__0__MASK, 0x01
.set pinRightStep__0__OUT_SEL, CYREG_UDB_PA0_CFG10
.set pinRightStep__0__OUT_SEL_SHIFT, 0
.set pinRightStep__0__OUT_SEL_VAL, 2
.set pinRightStep__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set pinRightStep__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set pinRightStep__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set pinRightStep__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set pinRightStep__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set pinRightStep__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set pinRightStep__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set pinRightStep__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set pinRightStep__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set pinRightStep__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set pinRightStep__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set pinRightStep__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set pinRightStep__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set pinRightStep__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set pinRightStep__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set pinRightStep__0__PC, CYREG_PRT0_PC
.set pinRightStep__0__PC2, CYREG_PRT0_PC2
.set pinRightStep__0__PORT, 0
.set pinRightStep__0__PS, CYREG_PRT0_PS
.set pinRightStep__0__SHIFT, 0
.set pinRightStep__DR, CYREG_PRT0_DR
.set pinRightStep__INTCFG, CYREG_PRT0_INTCFG
.set pinRightStep__INTSTAT, CYREG_PRT0_INTSTAT
.set pinRightStep__MASK, 0x01
.set pinRightStep__PA__CFG0, CYREG_UDB_PA0_CFG0
.set pinRightStep__PA__CFG1, CYREG_UDB_PA0_CFG1
.set pinRightStep__PA__CFG10, CYREG_UDB_PA0_CFG10
.set pinRightStep__PA__CFG11, CYREG_UDB_PA0_CFG11
.set pinRightStep__PA__CFG12, CYREG_UDB_PA0_CFG12
.set pinRightStep__PA__CFG13, CYREG_UDB_PA0_CFG13
.set pinRightStep__PA__CFG14, CYREG_UDB_PA0_CFG14
.set pinRightStep__PA__CFG2, CYREG_UDB_PA0_CFG2
.set pinRightStep__PA__CFG3, CYREG_UDB_PA0_CFG3
.set pinRightStep__PA__CFG4, CYREG_UDB_PA0_CFG4
.set pinRightStep__PA__CFG5, CYREG_UDB_PA0_CFG5
.set pinRightStep__PA__CFG6, CYREG_UDB_PA0_CFG6
.set pinRightStep__PA__CFG7, CYREG_UDB_PA0_CFG7
.set pinRightStep__PA__CFG8, CYREG_UDB_PA0_CFG8
.set pinRightStep__PA__CFG9, CYREG_UDB_PA0_CFG9
.set pinRightStep__PC, CYREG_PRT0_PC
.set pinRightStep__PC2, CYREG_PRT0_PC2
.set pinRightStep__PORT, 0
.set pinRightStep__PS, CYREG_PRT0_PS
.set pinRightStep__SHIFT, 0

/* CLOCK_RIGHT */
.set CLOCK_RIGHT__DIVIDER_MASK, 0x0000FFFF
.set CLOCK_RIGHT__ENABLE, CYREG_CLK_DIVIDER_C00
.set CLOCK_RIGHT__ENABLE_MASK, 0x80000000
.set CLOCK_RIGHT__MASK, 0x80000000
.set CLOCK_RIGHT__REGISTER, CYREG_CLK_DIVIDER_C00

/* pinLeftStep */
.set pinLeftStep__0__DM__MASK, 0x38
.set pinLeftStep__0__DM__SHIFT, 3
.set pinLeftStep__0__DR, CYREG_PRT0_DR
.set pinLeftStep__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set pinLeftStep__0__HSIOM_MASK, 0x000000F0
.set pinLeftStep__0__HSIOM_SHIFT, 4
.set pinLeftStep__0__INTCFG, CYREG_PRT0_INTCFG
.set pinLeftStep__0__INTSTAT, CYREG_PRT0_INTSTAT
.set pinLeftStep__0__MASK, 0x02
.set pinLeftStep__0__OUT_SEL, CYREG_UDB_PA0_CFG10
.set pinLeftStep__0__OUT_SEL_SHIFT, 2
.set pinLeftStep__0__OUT_SEL_VAL, 1
.set pinLeftStep__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set pinLeftStep__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set pinLeftStep__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set pinLeftStep__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set pinLeftStep__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set pinLeftStep__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set pinLeftStep__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set pinLeftStep__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set pinLeftStep__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set pinLeftStep__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set pinLeftStep__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set pinLeftStep__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set pinLeftStep__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set pinLeftStep__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set pinLeftStep__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set pinLeftStep__0__PC, CYREG_PRT0_PC
.set pinLeftStep__0__PC2, CYREG_PRT0_PC2
.set pinLeftStep__0__PORT, 0
.set pinLeftStep__0__PS, CYREG_PRT0_PS
.set pinLeftStep__0__SHIFT, 1
.set pinLeftStep__DR, CYREG_PRT0_DR
.set pinLeftStep__INTCFG, CYREG_PRT0_INTCFG
.set pinLeftStep__INTSTAT, CYREG_PRT0_INTSTAT
.set pinLeftStep__MASK, 0x02
.set pinLeftStep__PA__CFG0, CYREG_UDB_PA0_CFG0
.set pinLeftStep__PA__CFG1, CYREG_UDB_PA0_CFG1
.set pinLeftStep__PA__CFG10, CYREG_UDB_PA0_CFG10
.set pinLeftStep__PA__CFG11, CYREG_UDB_PA0_CFG11
.set pinLeftStep__PA__CFG12, CYREG_UDB_PA0_CFG12
.set pinLeftStep__PA__CFG13, CYREG_UDB_PA0_CFG13
.set pinLeftStep__PA__CFG14, CYREG_UDB_PA0_CFG14
.set pinLeftStep__PA__CFG2, CYREG_UDB_PA0_CFG2
.set pinLeftStep__PA__CFG3, CYREG_UDB_PA0_CFG3
.set pinLeftStep__PA__CFG4, CYREG_UDB_PA0_CFG4
.set pinLeftStep__PA__CFG5, CYREG_UDB_PA0_CFG5
.set pinLeftStep__PA__CFG6, CYREG_UDB_PA0_CFG6
.set pinLeftStep__PA__CFG7, CYREG_UDB_PA0_CFG7
.set pinLeftStep__PA__CFG8, CYREG_UDB_PA0_CFG8
.set pinLeftStep__PA__CFG9, CYREG_UDB_PA0_CFG9
.set pinLeftStep__PC, CYREG_PRT0_PC
.set pinLeftStep__PC2, CYREG_PRT0_PC2
.set pinLeftStep__PORT, 0
.set pinLeftStep__PS, CYREG_PRT0_PS
.set pinLeftStep__SHIFT, 1

/* pinRightDir */
.set pinRightDir__0__DM__MASK, 0x7000
.set pinRightDir__0__DM__SHIFT, 12
.set pinRightDir__0__DR, CYREG_PRT1_DR
.set pinRightDir__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set pinRightDir__0__HSIOM_MASK, 0x000F0000
.set pinRightDir__0__HSIOM_SHIFT, 16
.set pinRightDir__0__INTCFG, CYREG_PRT1_INTCFG
.set pinRightDir__0__INTSTAT, CYREG_PRT1_INTSTAT
.set pinRightDir__0__MASK, 0x10
.set pinRightDir__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set pinRightDir__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set pinRightDir__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set pinRightDir__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set pinRightDir__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set pinRightDir__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set pinRightDir__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set pinRightDir__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set pinRightDir__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set pinRightDir__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set pinRightDir__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set pinRightDir__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set pinRightDir__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set pinRightDir__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set pinRightDir__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set pinRightDir__0__PC, CYREG_PRT1_PC
.set pinRightDir__0__PC2, CYREG_PRT1_PC2
.set pinRightDir__0__PORT, 1
.set pinRightDir__0__PS, CYREG_PRT1_PS
.set pinRightDir__0__SHIFT, 4
.set pinRightDir__DR, CYREG_PRT1_DR
.set pinRightDir__INTCFG, CYREG_PRT1_INTCFG
.set pinRightDir__INTSTAT, CYREG_PRT1_INTSTAT
.set pinRightDir__MASK, 0x10
.set pinRightDir__PA__CFG0, CYREG_UDB_PA1_CFG0
.set pinRightDir__PA__CFG1, CYREG_UDB_PA1_CFG1
.set pinRightDir__PA__CFG10, CYREG_UDB_PA1_CFG10
.set pinRightDir__PA__CFG11, CYREG_UDB_PA1_CFG11
.set pinRightDir__PA__CFG12, CYREG_UDB_PA1_CFG12
.set pinRightDir__PA__CFG13, CYREG_UDB_PA1_CFG13
.set pinRightDir__PA__CFG14, CYREG_UDB_PA1_CFG14
.set pinRightDir__PA__CFG2, CYREG_UDB_PA1_CFG2
.set pinRightDir__PA__CFG3, CYREG_UDB_PA1_CFG3
.set pinRightDir__PA__CFG4, CYREG_UDB_PA1_CFG4
.set pinRightDir__PA__CFG5, CYREG_UDB_PA1_CFG5
.set pinRightDir__PA__CFG6, CYREG_UDB_PA1_CFG6
.set pinRightDir__PA__CFG7, CYREG_UDB_PA1_CFG7
.set pinRightDir__PA__CFG8, CYREG_UDB_PA1_CFG8
.set pinRightDir__PA__CFG9, CYREG_UDB_PA1_CFG9
.set pinRightDir__PC, CYREG_PRT1_PC
.set pinRightDir__PC2, CYREG_PRT1_PC2
.set pinRightDir__PORT, 1
.set pinRightDir__PS, CYREG_PRT1_PS
.set pinRightDir__SHIFT, 4

/* CLOCK_LEFT */
.set CLOCK_LEFT__DIVIDER_MASK, 0x0000FFFF
.set CLOCK_LEFT__ENABLE, CYREG_CLK_DIVIDER_B00
.set CLOCK_LEFT__ENABLE_MASK, 0x80000000
.set CLOCK_LEFT__MASK, 0x80000000
.set CLOCK_LEFT__REGISTER, CYREG_CLK_DIVIDER_B00

/* pinLeftDir */
.set pinLeftDir__0__DM__MASK, 0xE00
.set pinLeftDir__0__DM__SHIFT, 9
.set pinLeftDir__0__DR, CYREG_PRT1_DR
.set pinLeftDir__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set pinLeftDir__0__HSIOM_MASK, 0x0000F000
.set pinLeftDir__0__HSIOM_SHIFT, 12
.set pinLeftDir__0__INTCFG, CYREG_PRT1_INTCFG
.set pinLeftDir__0__INTSTAT, CYREG_PRT1_INTSTAT
.set pinLeftDir__0__MASK, 0x08
.set pinLeftDir__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set pinLeftDir__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set pinLeftDir__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set pinLeftDir__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set pinLeftDir__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set pinLeftDir__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set pinLeftDir__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set pinLeftDir__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set pinLeftDir__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set pinLeftDir__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set pinLeftDir__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set pinLeftDir__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set pinLeftDir__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set pinLeftDir__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set pinLeftDir__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set pinLeftDir__0__PC, CYREG_PRT1_PC
.set pinLeftDir__0__PC2, CYREG_PRT1_PC2
.set pinLeftDir__0__PORT, 1
.set pinLeftDir__0__PS, CYREG_PRT1_PS
.set pinLeftDir__0__SHIFT, 3
.set pinLeftDir__DR, CYREG_PRT1_DR
.set pinLeftDir__INTCFG, CYREG_PRT1_INTCFG
.set pinLeftDir__INTSTAT, CYREG_PRT1_INTSTAT
.set pinLeftDir__MASK, 0x08
.set pinLeftDir__PA__CFG0, CYREG_UDB_PA1_CFG0
.set pinLeftDir__PA__CFG1, CYREG_UDB_PA1_CFG1
.set pinLeftDir__PA__CFG10, CYREG_UDB_PA1_CFG10
.set pinLeftDir__PA__CFG11, CYREG_UDB_PA1_CFG11
.set pinLeftDir__PA__CFG12, CYREG_UDB_PA1_CFG12
.set pinLeftDir__PA__CFG13, CYREG_UDB_PA1_CFG13
.set pinLeftDir__PA__CFG14, CYREG_UDB_PA1_CFG14
.set pinLeftDir__PA__CFG2, CYREG_UDB_PA1_CFG2
.set pinLeftDir__PA__CFG3, CYREG_UDB_PA1_CFG3
.set pinLeftDir__PA__CFG4, CYREG_UDB_PA1_CFG4
.set pinLeftDir__PA__CFG5, CYREG_UDB_PA1_CFG5
.set pinLeftDir__PA__CFG6, CYREG_UDB_PA1_CFG6
.set pinLeftDir__PA__CFG7, CYREG_UDB_PA1_CFG7
.set pinLeftDir__PA__CFG8, CYREG_UDB_PA1_CFG8
.set pinLeftDir__PA__CFG9, CYREG_UDB_PA1_CFG9
.set pinLeftDir__PC, CYREG_PRT1_PC
.set pinLeftDir__PC2, CYREG_PRT1_PC2
.set pinLeftDir__PORT, 1
.set pinLeftDir__PS, CYREG_PRT1_PS
.set pinLeftDir__SHIFT, 3

/* Miscellaneous */
/* -- WARNING: define names containing LEOPARD or PANTHER are deprecated and will be removed in a future release */
.set CYDEV_DEBUG_PROTECT_OPEN, 1
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_MEMBER_4A, 2
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_DIE_PSOC4A, 2
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_DIE_PSOC4A
.set CYDEV_BCLK__HFCLK__HZ, 24000000
.set CYDEV_BCLK__HFCLK__KHZ, 24000
.set CYDEV_BCLK__HFCLK__MHZ, 24
.set CYDEV_BCLK__SYSCLK__HZ, 24000000
.set CYDEV_BCLK__SYSCLK__KHZ, 24000
.set CYDEV_BCLK__SYSCLK__MHZ, 24
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 3
.set CYDEV_CHIP_DIE_PSOC5LP, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
.set CYDEV_CHIP_JTAG_ID, 0x04C81193
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 4
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4A
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4A_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REV_PSOC4A_PRODUCTION
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
.set CYDEV_DEBUG_PROTECT_KILL, 4
.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
.set CYDEV_HEAP_SIZE, 0x0100
.set CYDEV_PROJ_TYPE, 2
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_STACK_SIZE, 0x0400
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 1
.set CYDEV_VDDA_MV, 3300
.set CYDEV_VDDD_MV, 3300
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
