C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\m_generic.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis   -part M2S025  -package VF400  -grade STD    -maxfan 10000 -clock_globalthreshold 2 -async_globalthreshold 12 -globalthreshold 5000 -low_power_ram_decomp 0 -seqshift_to_uram 0 -opcond COMTC -report_path 4000 -RWCheckOnRam 0 -summaryfile C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\synlog\report\m2s_sys_top_fpga_mapper.xml  -top_level_module  work.m2s_sys_top  -licensetype  synplifypro_actel  -flow mapping  -mp  4  -prjfile  C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\scratchproject.prs  -implementation  synthesis  -multisrs  -oedif  C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.edn   -freq 100.000   -tcl  C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\designer\m2s_sys_top\synthesis.fdc  C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\synwork\m2s_sys_top_prem.srd  -sap  C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.sap  -otap  C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.tap  -omap  C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.map  -devicelib  C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\generic\smartfusion2.v  -sap  C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.sap  -ologparam  C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\syntmp\m2s_sys_top.plg  -osyn  C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srm  -prjdir  C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\  -prjname  m2s_sys_top_syn  -log  C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\synlog\m2s_sys_top_fpga_mapper.srr 
relcom:..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\m_generic.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\synthesis -part M2S025 -package VF400 -grade STD -maxfan 10000 -clock_globalthreshold 2 -async_globalthreshold 12 -globalthreshold 5000 -low_power_ram_decomp 0 -seqshift_to_uram 0 -opcond COMTC -report_path 4000 -RWCheckOnRam 0 -summaryfile ..\synlog\report\m2s_sys_top_fpga_mapper.xml -top_level_module work.m2s_sys_top -licensetype synplifypro_actel -flow mapping -mp 4 -prjfile ..\scratchproject.prs -implementation synthesis -multisrs -oedif ..\m2s_sys_top.edn -freq 100.000 -tcl ..\..\designer\m2s_sys_top\synthesis.fdc ..\synwork\m2s_sys_top_prem.srd -sap ..\m2s_sys_top.sap -otap ..\m2s_sys_top.tap -omap ..\m2s_sys_top.map -devicelib ..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\generic\smartfusion2.v -sap ..\m2s_sys_top.sap -ologparam m2s_sys_top.plg -osyn ..\m2s_sys_top.srm -prjdir ..\ -prjname m2s_sys_top_syn -log ..\synlog\m2s_sys_top_fpga_mapper.srr
rc:1 success:1 runtime:5
file:..\scratchproject.prs|io:o|time:1729848284|size:11162|exec:0|csum:
file:..\m2s_sys_top.edn|io:o|time:1729848606|size:2173788|exec:0|csum:
file:..\..\designer\m2s_sys_top\synthesis.fdc|io:i|time:1729848564|size:3861|exec:0|csum:6AA3661321ECB7E09CAED19C8070C8D9
file:..\synwork\m2s_sys_top_prem.srd|io:i|time:1729848601|size:321357|exec:0|csum:7921BEB65140A3C33E08772BFC746CCB
file:..\m2s_sys_top.sap|io:o|time:1729848601|size:8532|exec:0|csum:
file:..\m2s_sys_top.tap|io:o|time:0|size:0|exec:0|csum:
file:..\m2s_sys_top.map|io:o|time:1729848606|size:28|exec:0|csum:
file:..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\generic\smartfusion2.v|io:i|time:1508994798|size:16359|exec:0|csum:587C3C1194ED0BA18828F7023B991695
file:..\m2s_sys_top.sap|io:o|time:1729848601|size:8532|exec:0|csum:
file:m2s_sys_top.plg|io:o|time:1729848606|size:1809|exec:0|csum:
file:..\m2s_sys_top.srm|io:o|time:1729848605|size:13133|exec:0|csum:
file:..\synlog\m2s_sys_top_fpga_mapper.srr|io:o|time:1729848606|size:105386|exec:0|csum:
file:..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin\m_generic.exe|io:i|time:1509339678|size:18200576|exec:1|csum:52A987FCAB41A5671D5E3B472F3B4626
file:..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\m_generic.exe|io:i|time:1509341212|size:32918016|exec:1|csum:39651D4CAB7B7D4F35D4DD514D41AE95
