Information: Building the design 'sreg' instantiated from design 'accumulator' with
	the parameters "3,8". (HDL-193)
Warning: Cannot find the design 'sreg' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'sreg' in 'accumulator'. (LINK-5)
Warning: Design 'accumulator' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : accumulator
Version: T-2022.03-SP5
Date   : Wed May 17 14:45:16 2023
****************************************

Operating Conditions: PVT_0P7V_25C   Library: asap7
Wire Load Model Mode: top

  Startpoint: sum_reg_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sum_reg_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sum_reg_reg[4]/CLK (ASYNC_DFFHx1_ASAP7_75t_R)           0.00       0.00 r
  sum_reg_reg[4]/QN (ASYNC_DFFHx1_ASAP7_75t_R)           63.27      63.27 f
  U81/Y (NOR2x1p5_ASAP7_75t_R)                           17.79      81.07 r
  U74/Y (AOI21x1_ASAP7_75t_R)                            18.31      99.37 f
  U86/Y (OAI21x1_ASAP7_75t_R)                            20.96     120.34 r
  U104/Y (AOI21xp5_ASAP7_75t_R)                          15.06     135.40 f
  U117/Y (XNOR2xp5_ASAP7_75t_R)                          23.25     158.64 f
  U116/Y (NOR2xp67_ASAP7_75t_R)                          11.42     170.06 r
  sum_reg_reg[8]/D (ASYNC_DFFHx1_ASAP7_75t_R)             0.00     170.06 r
  data arrival time                                                170.06

  clock clk (rise edge)                                  50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  sum_reg_reg[8]/CLK (ASYNC_DFFHx1_ASAP7_75t_R)           0.00      50.00 r
  library setup time                                    -17.24      32.76
  data required time                                                32.76
  --------------------------------------------------------------------------
  data required time                                                32.76
  data arrival time                                               -170.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -137.31


1
