/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* IB1 */
.set IB1__0__INTTYPE, CYREG_PICU3_INTTYPE5
.set IB1__0__MASK, 0x20
.set IB1__0__PC, CYREG_PRT3_PC5
.set IB1__0__PORT, 3
.set IB1__0__SHIFT, 5
.set IB1__AG, CYREG_PRT3_AG
.set IB1__AMUX, CYREG_PRT3_AMUX
.set IB1__BIE, CYREG_PRT3_BIE
.set IB1__BIT_MASK, CYREG_PRT3_BIT_MASK
.set IB1__BYP, CYREG_PRT3_BYP
.set IB1__CTL, CYREG_PRT3_CTL
.set IB1__DM0, CYREG_PRT3_DM0
.set IB1__DM1, CYREG_PRT3_DM1
.set IB1__DM2, CYREG_PRT3_DM2
.set IB1__DR, CYREG_PRT3_DR
.set IB1__INP_DIS, CYREG_PRT3_INP_DIS
.set IB1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set IB1__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set IB1__LCD_EN, CYREG_PRT3_LCD_EN
.set IB1__MASK, 0x20
.set IB1__PORT, 3
.set IB1__PRT, CYREG_PRT3_PRT
.set IB1__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set IB1__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set IB1__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set IB1__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set IB1__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set IB1__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set IB1__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set IB1__PS, CYREG_PRT3_PS
.set IB1__SHIFT, 5
.set IB1__SLW, CYREG_PRT3_SLW

/* IB2 */
.set IB2__0__INTTYPE, CYREG_PICU3_INTTYPE6
.set IB2__0__MASK, 0x40
.set IB2__0__PC, CYREG_PRT3_PC6
.set IB2__0__PORT, 3
.set IB2__0__SHIFT, 6
.set IB2__AG, CYREG_PRT3_AG
.set IB2__AMUX, CYREG_PRT3_AMUX
.set IB2__BIE, CYREG_PRT3_BIE
.set IB2__BIT_MASK, CYREG_PRT3_BIT_MASK
.set IB2__BYP, CYREG_PRT3_BYP
.set IB2__CTL, CYREG_PRT3_CTL
.set IB2__DM0, CYREG_PRT3_DM0
.set IB2__DM1, CYREG_PRT3_DM1
.set IB2__DM2, CYREG_PRT3_DM2
.set IB2__DR, CYREG_PRT3_DR
.set IB2__INP_DIS, CYREG_PRT3_INP_DIS
.set IB2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set IB2__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set IB2__LCD_EN, CYREG_PRT3_LCD_EN
.set IB2__MASK, 0x40
.set IB2__PORT, 3
.set IB2__PRT, CYREG_PRT3_PRT
.set IB2__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set IB2__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set IB2__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set IB2__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set IB2__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set IB2__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set IB2__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set IB2__PS, CYREG_PRT3_PS
.set IB2__SHIFT, 6
.set IB2__SLW, CYREG_PRT3_SLW

/* Led */
.set Led__0__INTTYPE, CYREG_PICU2_INTTYPE1
.set Led__0__MASK, 0x02
.set Led__0__PC, CYREG_PRT2_PC1
.set Led__0__PORT, 2
.set Led__0__SHIFT, 1
.set Led__AG, CYREG_PRT2_AG
.set Led__AMUX, CYREG_PRT2_AMUX
.set Led__BIE, CYREG_PRT2_BIE
.set Led__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Led__BYP, CYREG_PRT2_BYP
.set Led__CTL, CYREG_PRT2_CTL
.set Led__DM0, CYREG_PRT2_DM0
.set Led__DM1, CYREG_PRT2_DM1
.set Led__DM2, CYREG_PRT2_DM2
.set Led__DR, CYREG_PRT2_DR
.set Led__INP_DIS, CYREG_PRT2_INP_DIS
.set Led__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Led__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Led__LCD_EN, CYREG_PRT2_LCD_EN
.set Led__MASK, 0x02
.set Led__PORT, 2
.set Led__PRT, CYREG_PRT2_PRT
.set Led__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Led__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Led__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Led__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Led__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Led__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Led__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Led__PS, CYREG_PRT2_PS
.set Led__SHIFT, 1
.set Led__SLW, CYREG_PRT2_SLW

/* PSOC */
.set PSOC_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set PSOC_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set PSOC_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set PSOC_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set PSOC_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set PSOC_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B1_UDB05_06_MSK
.set PSOC_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set PSOC_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB05_06_MSK
.set PSOC_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set PSOC_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set PSOC_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B1_UDB05_CTL
.set PSOC_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B1_UDB05_ST_CTL
.set PSOC_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B1_UDB05_CTL
.set PSOC_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B1_UDB05_ST_CTL
.set PSOC_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set PSOC_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set PSOC_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B1_UDB05_MSK
.set PSOC_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set PSOC_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B1_UDB05_06_ST
.set PSOC_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B1_UDB05_MSK
.set PSOC_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set PSOC_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set PSOC_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set PSOC_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B1_UDB05_ST_CTL
.set PSOC_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B1_UDB05_ST_CTL
.set PSOC_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B1_UDB05_ST
.set PSOC_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B1_UDB07_08_A0
.set PSOC_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B1_UDB07_08_A1
.set PSOC_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B1_UDB07_08_D0
.set PSOC_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B1_UDB07_08_D1
.set PSOC_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set PSOC_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B1_UDB07_08_F0
.set PSOC_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B1_UDB07_08_F1
.set PSOC_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B1_UDB07_A0_A1
.set PSOC_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B1_UDB07_A0
.set PSOC_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B1_UDB07_A1
.set PSOC_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B1_UDB07_D0_D1
.set PSOC_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B1_UDB07_D0
.set PSOC_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B1_UDB07_D1
.set PSOC_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set PSOC_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B1_UDB07_F0_F1
.set PSOC_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B1_UDB07_F0
.set PSOC_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B1_UDB07_F1
.set PSOC_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set PSOC_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B1_UDB07_08_ST
.set PSOC_BUART_sRX_RxSts__3__MASK, 0x08
.set PSOC_BUART_sRX_RxSts__3__POS, 3
.set PSOC_BUART_sRX_RxSts__4__MASK, 0x10
.set PSOC_BUART_sRX_RxSts__4__POS, 4
.set PSOC_BUART_sRX_RxSts__5__MASK, 0x20
.set PSOC_BUART_sRX_RxSts__5__POS, 5
.set PSOC_BUART_sRX_RxSts__MASK, 0x38
.set PSOC_BUART_sRX_RxSts__MASK_REG, CYREG_B1_UDB07_MSK
.set PSOC_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set PSOC_BUART_sRX_RxSts__STATUS_REG, CYREG_B1_UDB07_ST
.set PSOC_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B0_UDB05_06_A0
.set PSOC_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B0_UDB05_06_A1
.set PSOC_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B0_UDB05_06_D0
.set PSOC_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B0_UDB05_06_D1
.set PSOC_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set PSOC_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B0_UDB05_06_F0
.set PSOC_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B0_UDB05_06_F1
.set PSOC_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B0_UDB05_A0_A1
.set PSOC_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B0_UDB05_A0
.set PSOC_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B0_UDB05_A1
.set PSOC_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B0_UDB05_D0_D1
.set PSOC_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B0_UDB05_D0
.set PSOC_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B0_UDB05_D1
.set PSOC_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set PSOC_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B0_UDB05_F0_F1
.set PSOC_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B0_UDB05_F0
.set PSOC_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B0_UDB05_F1
.set PSOC_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B1_UDB06_07_A0
.set PSOC_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B1_UDB06_07_A1
.set PSOC_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B1_UDB06_07_D0
.set PSOC_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B1_UDB06_07_D1
.set PSOC_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set PSOC_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B1_UDB06_07_F0
.set PSOC_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B1_UDB06_07_F1
.set PSOC_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B1_UDB06_A0_A1
.set PSOC_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B1_UDB06_A0
.set PSOC_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B1_UDB06_A1
.set PSOC_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B1_UDB06_D0_D1
.set PSOC_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B1_UDB06_D0
.set PSOC_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B1_UDB06_D1
.set PSOC_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set PSOC_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B1_UDB06_F0_F1
.set PSOC_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B1_UDB06_F0
.set PSOC_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B1_UDB06_F1
.set PSOC_BUART_sTX_TxSts__0__MASK, 0x01
.set PSOC_BUART_sTX_TxSts__0__POS, 0
.set PSOC_BUART_sTX_TxSts__1__MASK, 0x02
.set PSOC_BUART_sTX_TxSts__1__POS, 1
.set PSOC_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set PSOC_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B1_UDB06_07_ST
.set PSOC_BUART_sTX_TxSts__2__MASK, 0x04
.set PSOC_BUART_sTX_TxSts__2__POS, 2
.set PSOC_BUART_sTX_TxSts__3__MASK, 0x08
.set PSOC_BUART_sTX_TxSts__3__POS, 3
.set PSOC_BUART_sTX_TxSts__MASK, 0x0F
.set PSOC_BUART_sTX_TxSts__MASK_REG, CYREG_B1_UDB06_MSK
.set PSOC_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set PSOC_BUART_sTX_TxSts__STATUS_REG, CYREG_B1_UDB06_ST
.set PSOC_IntClock__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set PSOC_IntClock__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set PSOC_IntClock__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set PSOC_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set PSOC_IntClock__INDEX, 0x00
.set PSOC_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set PSOC_IntClock__PM_ACT_MSK, 0x01
.set PSOC_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set PSOC_IntClock__PM_STBY_MSK, 0x01

/* RFID */
.set RFID_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set RFID_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB00_01_CTL
.set RFID_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB00_01_CTL
.set RFID_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB00_01_CTL
.set RFID_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB00_01_CTL
.set RFID_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB00_01_MSK
.set RFID_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB00_01_MSK
.set RFID_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB00_01_MSK
.set RFID_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB00_01_MSK
.set RFID_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set RFID_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B0_UDB00_CTL
.set RFID_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B0_UDB00_ST_CTL
.set RFID_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B0_UDB00_CTL
.set RFID_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B0_UDB00_ST_CTL
.set RFID_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set RFID_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set RFID_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B0_UDB00_MSK
.set RFID_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set RFID_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB00_01_ST
.set RFID_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B0_UDB00_MSK
.set RFID_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set RFID_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set RFID_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set RFID_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB00_ST_CTL
.set RFID_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB00_ST_CTL
.set RFID_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B0_UDB00_ST
.set RFID_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB03_04_A0
.set RFID_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB03_04_A1
.set RFID_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB03_04_D0
.set RFID_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB03_04_D1
.set RFID_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set RFID_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB03_04_F0
.set RFID_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB03_04_F1
.set RFID_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B0_UDB03_A0_A1
.set RFID_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B0_UDB03_A0
.set RFID_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B0_UDB03_A1
.set RFID_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B0_UDB03_D0_D1
.set RFID_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B0_UDB03_D0
.set RFID_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B0_UDB03_D1
.set RFID_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set RFID_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B0_UDB03_F0_F1
.set RFID_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B0_UDB03_F0
.set RFID_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B0_UDB03_F1
.set RFID_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set RFID_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B0_UDB03_04_ST
.set RFID_BUART_sRX_RxSts__3__MASK, 0x08
.set RFID_BUART_sRX_RxSts__3__POS, 3
.set RFID_BUART_sRX_RxSts__4__MASK, 0x10
.set RFID_BUART_sRX_RxSts__4__POS, 4
.set RFID_BUART_sRX_RxSts__5__MASK, 0x20
.set RFID_BUART_sRX_RxSts__5__POS, 5
.set RFID_BUART_sRX_RxSts__MASK, 0x38
.set RFID_BUART_sRX_RxSts__MASK_REG, CYREG_B0_UDB03_MSK
.set RFID_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set RFID_BUART_sRX_RxSts__STATUS_REG, CYREG_B0_UDB03_ST
.set RFID_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B0_UDB01_02_A0
.set RFID_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B0_UDB01_02_A1
.set RFID_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B0_UDB01_02_D0
.set RFID_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B0_UDB01_02_D1
.set RFID_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set RFID_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B0_UDB01_02_F0
.set RFID_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B0_UDB01_02_F1
.set RFID_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B0_UDB01_A0_A1
.set RFID_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B0_UDB01_A0
.set RFID_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B0_UDB01_A1
.set RFID_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B0_UDB01_D0_D1
.set RFID_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B0_UDB01_D0
.set RFID_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B0_UDB01_D1
.set RFID_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set RFID_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B0_UDB01_F0_F1
.set RFID_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B0_UDB01_F0
.set RFID_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B0_UDB01_F1
.set RFID_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB04_05_A0
.set RFID_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB04_05_A1
.set RFID_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB04_05_D0
.set RFID_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB04_05_D1
.set RFID_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set RFID_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB04_05_F0
.set RFID_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB04_05_F1
.set RFID_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B0_UDB04_A0_A1
.set RFID_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B0_UDB04_A0
.set RFID_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B0_UDB04_A1
.set RFID_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B0_UDB04_D0_D1
.set RFID_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B0_UDB04_D0
.set RFID_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B0_UDB04_D1
.set RFID_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set RFID_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B0_UDB04_F0_F1
.set RFID_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B0_UDB04_F0
.set RFID_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B0_UDB04_F1
.set RFID_BUART_sTX_TxSts__0__MASK, 0x01
.set RFID_BUART_sTX_TxSts__0__POS, 0
.set RFID_BUART_sTX_TxSts__1__MASK, 0x02
.set RFID_BUART_sTX_TxSts__1__POS, 1
.set RFID_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set RFID_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B0_UDB02_03_ST
.set RFID_BUART_sTX_TxSts__2__MASK, 0x04
.set RFID_BUART_sTX_TxSts__2__POS, 2
.set RFID_BUART_sTX_TxSts__3__MASK, 0x08
.set RFID_BUART_sTX_TxSts__3__POS, 3
.set RFID_BUART_sTX_TxSts__MASK, 0x0F
.set RFID_BUART_sTX_TxSts__MASK_REG, CYREG_B0_UDB02_MSK
.set RFID_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set RFID_BUART_sTX_TxSts__STATUS_REG, CYREG_B0_UDB02_ST
.set RFID_IntClock__CFG0, CYREG_CLKDIST_DCFG3_CFG0
.set RFID_IntClock__CFG1, CYREG_CLKDIST_DCFG3_CFG1
.set RFID_IntClock__CFG2, CYREG_CLKDIST_DCFG3_CFG2
.set RFID_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set RFID_IntClock__INDEX, 0x03
.set RFID_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set RFID_IntClock__PM_ACT_MSK, 0x08
.set RFID_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set RFID_IntClock__PM_STBY_MSK, 0x08

/* I2C_1 */
.set I2C_1_I2C_FF__ADR, CYREG_I2C_ADR
.set I2C_1_I2C_FF__CFG, CYREG_I2C_CFG
.set I2C_1_I2C_FF__CLK_DIV1, CYREG_I2C_CLK_DIV1
.set I2C_1_I2C_FF__CLK_DIV2, CYREG_I2C_CLK_DIV2
.set I2C_1_I2C_FF__CSR, CYREG_I2C_CSR
.set I2C_1_I2C_FF__D, CYREG_I2C_D
.set I2C_1_I2C_FF__MCSR, CYREG_I2C_MCSR
.set I2C_1_I2C_FF__PM_ACT_CFG, CYREG_PM_ACT_CFG5
.set I2C_1_I2C_FF__PM_ACT_MSK, 0x04
.set I2C_1_I2C_FF__PM_STBY_CFG, CYREG_PM_STBY_CFG5
.set I2C_1_I2C_FF__PM_STBY_MSK, 0x04
.set I2C_1_I2C_FF__TMOUT_CFG0, CYREG_I2C_TMOUT_CFG0
.set I2C_1_I2C_FF__TMOUT_CFG1, CYREG_I2C_TMOUT_CFG1
.set I2C_1_I2C_FF__TMOUT_CSR, CYREG_I2C_TMOUT_CSR
.set I2C_1_I2C_FF__TMOUT_SR, CYREG_I2C_TMOUT_SR
.set I2C_1_I2C_FF__XCFG, CYREG_I2C_XCFG
.set I2C_1_I2C_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set I2C_1_I2C_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set I2C_1_I2C_IRQ__INTC_MASK, 0x8000
.set I2C_1_I2C_IRQ__INTC_NUMBER, 15
.set I2C_1_I2C_IRQ__INTC_PRIOR_NUM, 7
.set I2C_1_I2C_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_15
.set I2C_1_I2C_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set I2C_1_I2C_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* RS232 */
.set RS232_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set RS232_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB09_10_CTL
.set RS232_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB09_10_CTL
.set RS232_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB09_10_CTL
.set RS232_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB09_10_CTL
.set RS232_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B1_UDB09_10_MSK
.set RS232_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB09_10_MSK
.set RS232_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB09_10_MSK
.set RS232_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB09_10_MSK
.set RS232_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set RS232_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B1_UDB09_CTL
.set RS232_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B1_UDB09_ST_CTL
.set RS232_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B1_UDB09_CTL
.set RS232_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B1_UDB09_ST_CTL
.set RS232_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set RS232_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set RS232_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B1_UDB09_MSK
.set RS232_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set RS232_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B1_UDB09_10_ST
.set RS232_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B1_UDB09_MSK
.set RS232_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set RS232_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set RS232_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set RS232_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B1_UDB09_ST_CTL
.set RS232_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B1_UDB09_ST_CTL
.set RS232_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B1_UDB09_ST
.set RS232_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB09_10_A0
.set RS232_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB09_10_A1
.set RS232_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB09_10_D0
.set RS232_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB09_10_D1
.set RS232_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set RS232_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB09_10_F0
.set RS232_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB09_10_F1
.set RS232_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B0_UDB09_A0_A1
.set RS232_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B0_UDB09_A0
.set RS232_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B0_UDB09_A1
.set RS232_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B0_UDB09_D0_D1
.set RS232_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B0_UDB09_D0
.set RS232_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B0_UDB09_D1
.set RS232_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set RS232_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B0_UDB09_F0_F1
.set RS232_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B0_UDB09_F0
.set RS232_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B0_UDB09_F1
.set RS232_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set RS232_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B0_UDB09_10_ST
.set RS232_BUART_sRX_RxSts__3__MASK, 0x08
.set RS232_BUART_sRX_RxSts__3__POS, 3
.set RS232_BUART_sRX_RxSts__4__MASK, 0x10
.set RS232_BUART_sRX_RxSts__4__POS, 4
.set RS232_BUART_sRX_RxSts__5__MASK, 0x20
.set RS232_BUART_sRX_RxSts__5__POS, 5
.set RS232_BUART_sRX_RxSts__MASK, 0x38
.set RS232_BUART_sRX_RxSts__MASK_REG, CYREG_B0_UDB09_MSK
.set RS232_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set RS232_BUART_sRX_RxSts__STATUS_REG, CYREG_B0_UDB09_ST
.set RS232_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B0_UDB06_07_A0
.set RS232_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B0_UDB06_07_A1
.set RS232_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B0_UDB06_07_D0
.set RS232_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B0_UDB06_07_D1
.set RS232_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set RS232_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B0_UDB06_07_F0
.set RS232_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B0_UDB06_07_F1
.set RS232_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B0_UDB06_A0_A1
.set RS232_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B0_UDB06_A0
.set RS232_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B0_UDB06_A1
.set RS232_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B0_UDB06_D0_D1
.set RS232_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B0_UDB06_D0
.set RS232_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B0_UDB06_D1
.set RS232_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set RS232_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B0_UDB06_F0_F1
.set RS232_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B0_UDB06_F0
.set RS232_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B0_UDB06_F1
.set RS232_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB07_08_A0
.set RS232_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB07_08_A1
.set RS232_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB07_08_D0
.set RS232_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB07_08_D1
.set RS232_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set RS232_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB07_08_F0
.set RS232_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB07_08_F1
.set RS232_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B0_UDB07_A0_A1
.set RS232_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B0_UDB07_A0
.set RS232_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B0_UDB07_A1
.set RS232_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B0_UDB07_D0_D1
.set RS232_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B0_UDB07_D0
.set RS232_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B0_UDB07_D1
.set RS232_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set RS232_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B0_UDB07_F0_F1
.set RS232_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B0_UDB07_F0
.set RS232_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B0_UDB07_F1
.set RS232_BUART_sTX_TxSts__0__MASK, 0x01
.set RS232_BUART_sTX_TxSts__0__POS, 0
.set RS232_BUART_sTX_TxSts__1__MASK, 0x02
.set RS232_BUART_sTX_TxSts__1__POS, 1
.set RS232_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set RS232_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B0_UDB04_05_ST
.set RS232_BUART_sTX_TxSts__2__MASK, 0x04
.set RS232_BUART_sTX_TxSts__2__POS, 2
.set RS232_BUART_sTX_TxSts__3__MASK, 0x08
.set RS232_BUART_sTX_TxSts__3__POS, 3
.set RS232_BUART_sTX_TxSts__MASK, 0x0F
.set RS232_BUART_sTX_TxSts__MASK_REG, CYREG_B0_UDB04_MSK
.set RS232_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set RS232_BUART_sTX_TxSts__STATUS_REG, CYREG_B0_UDB04_ST
.set RS232_IntClock__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set RS232_IntClock__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set RS232_IntClock__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set RS232_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set RS232_IntClock__INDEX, 0x01
.set RS232_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set RS232_IntClock__PM_ACT_MSK, 0x02
.set RS232_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set RS232_IntClock__PM_STBY_MSK, 0x02
.set RS232_RXInternalInterrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set RS232_RXInternalInterrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set RS232_RXInternalInterrupt__INTC_MASK, 0x02
.set RS232_RXInternalInterrupt__INTC_NUMBER, 1
.set RS232_RXInternalInterrupt__INTC_PRIOR_NUM, 7
.set RS232_RXInternalInterrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set RS232_RXInternalInterrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set RS232_RXInternalInterrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* SCL_1 */
.set SCL_1__0__INTTYPE, CYREG_PICU12_INTTYPE0
.set SCL_1__0__MASK, 0x01
.set SCL_1__0__PC, CYREG_PRT12_PC0
.set SCL_1__0__PORT, 12
.set SCL_1__0__SHIFT, 0
.set SCL_1__AG, CYREG_PRT12_AG
.set SCL_1__BIE, CYREG_PRT12_BIE
.set SCL_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set SCL_1__BYP, CYREG_PRT12_BYP
.set SCL_1__DM0, CYREG_PRT12_DM0
.set SCL_1__DM1, CYREG_PRT12_DM1
.set SCL_1__DM2, CYREG_PRT12_DM2
.set SCL_1__DR, CYREG_PRT12_DR
.set SCL_1__INP_DIS, CYREG_PRT12_INP_DIS
.set SCL_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set SCL_1__MASK, 0x01
.set SCL_1__PORT, 12
.set SCL_1__PRT, CYREG_PRT12_PRT
.set SCL_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set SCL_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set SCL_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set SCL_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set SCL_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set SCL_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set SCL_1__PS, CYREG_PRT12_PS
.set SCL_1__SHIFT, 0
.set SCL_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set SCL_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set SCL_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set SCL_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set SCL_1__SLW, CYREG_PRT12_SLW

/* SDA_1 */
.set SDA_1__0__INTTYPE, CYREG_PICU12_INTTYPE1
.set SDA_1__0__MASK, 0x02
.set SDA_1__0__PC, CYREG_PRT12_PC1
.set SDA_1__0__PORT, 12
.set SDA_1__0__SHIFT, 1
.set SDA_1__AG, CYREG_PRT12_AG
.set SDA_1__BIE, CYREG_PRT12_BIE
.set SDA_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set SDA_1__BYP, CYREG_PRT12_BYP
.set SDA_1__DM0, CYREG_PRT12_DM0
.set SDA_1__DM1, CYREG_PRT12_DM1
.set SDA_1__DM2, CYREG_PRT12_DM2
.set SDA_1__DR, CYREG_PRT12_DR
.set SDA_1__INP_DIS, CYREG_PRT12_INP_DIS
.set SDA_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set SDA_1__MASK, 0x02
.set SDA_1__PORT, 12
.set SDA_1__PRT, CYREG_PRT12_PRT
.set SDA_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set SDA_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set SDA_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set SDA_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set SDA_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set SDA_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set SDA_1__PS, CYREG_PRT12_PS
.set SDA_1__SHIFT, 1
.set SDA_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set SDA_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set SDA_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set SDA_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set SDA_1__SLW, CYREG_PRT12_SLW

/* Botones */
.set Botones__0__INTTYPE, CYREG_PICU2_INTTYPE4
.set Botones__0__MASK, 0x10
.set Botones__0__PC, CYREG_PRT2_PC4
.set Botones__0__PORT, 2
.set Botones__0__SHIFT, 4
.set Botones__1__INTTYPE, CYREG_PICU2_INTTYPE5
.set Botones__1__MASK, 0x20
.set Botones__1__PC, CYREG_PRT2_PC5
.set Botones__1__PORT, 2
.set Botones__1__SHIFT, 5
.set Botones__AG, CYREG_PRT2_AG
.set Botones__AMUX, CYREG_PRT2_AMUX
.set Botones__BIE, CYREG_PRT2_BIE
.set Botones__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Botones__BYP, CYREG_PRT2_BYP
.set Botones__CTL, CYREG_PRT2_CTL
.set Botones__DM0, CYREG_PRT2_DM0
.set Botones__DM1, CYREG_PRT2_DM1
.set Botones__DM2, CYREG_PRT2_DM2
.set Botones__DR, CYREG_PRT2_DR
.set Botones__INP_DIS, CYREG_PRT2_INP_DIS
.set Botones__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Botones__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Botones__LCD_EN, CYREG_PRT2_LCD_EN
.set Botones__MASK, 0x30
.set Botones__PORT, 2
.set Botones__PRT, CYREG_PRT2_PRT
.set Botones__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Botones__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Botones__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Botones__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Botones__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Botones__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Botones__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Botones__PS, CYREG_PRT2_PS
.set Botones__SHIFT, 4
.set Botones__SLW, CYREG_PRT2_SLW

/* Clock_1 */
.set Clock_1__CFG0, CYREG_CLKDIST_DCFG4_CFG0
.set Clock_1__CFG1, CYREG_CLKDIST_DCFG4_CFG1
.set Clock_1__CFG2, CYREG_CLKDIST_DCFG4_CFG2
.set Clock_1__CFG2_SRC_SEL_MASK, 0x07
.set Clock_1__INDEX, 0x04
.set Clock_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_1__PM_ACT_MSK, 0x10
.set Clock_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_1__PM_STBY_MSK, 0x10

/* Rx_Blue */
.set Rx_Blue__0__INTTYPE, CYREG_PICU3_INTTYPE3
.set Rx_Blue__0__MASK, 0x08
.set Rx_Blue__0__PC, CYREG_PRT3_PC3
.set Rx_Blue__0__PORT, 3
.set Rx_Blue__0__SHIFT, 3
.set Rx_Blue__AG, CYREG_PRT3_AG
.set Rx_Blue__AMUX, CYREG_PRT3_AMUX
.set Rx_Blue__BIE, CYREG_PRT3_BIE
.set Rx_Blue__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Rx_Blue__BYP, CYREG_PRT3_BYP
.set Rx_Blue__CTL, CYREG_PRT3_CTL
.set Rx_Blue__DM0, CYREG_PRT3_DM0
.set Rx_Blue__DM1, CYREG_PRT3_DM1
.set Rx_Blue__DM2, CYREG_PRT3_DM2
.set Rx_Blue__DR, CYREG_PRT3_DR
.set Rx_Blue__INP_DIS, CYREG_PRT3_INP_DIS
.set Rx_Blue__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Rx_Blue__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Rx_Blue__LCD_EN, CYREG_PRT3_LCD_EN
.set Rx_Blue__MASK, 0x08
.set Rx_Blue__PORT, 3
.set Rx_Blue__PRT, CYREG_PRT3_PRT
.set Rx_Blue__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Rx_Blue__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Rx_Blue__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Rx_Blue__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Rx_Blue__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Rx_Blue__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Rx_Blue__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Rx_Blue__PS, CYREG_PRT3_PS
.set Rx_Blue__SHIFT, 3
.set Rx_Blue__SLW, CYREG_PRT3_SLW

/* Rx_PSOC */
.set Rx_PSOC__0__INTTYPE, CYREG_PICU3_INTTYPE7
.set Rx_PSOC__0__MASK, 0x80
.set Rx_PSOC__0__PC, CYREG_PRT3_PC7
.set Rx_PSOC__0__PORT, 3
.set Rx_PSOC__0__SHIFT, 7
.set Rx_PSOC__AG, CYREG_PRT3_AG
.set Rx_PSOC__AMUX, CYREG_PRT3_AMUX
.set Rx_PSOC__BIE, CYREG_PRT3_BIE
.set Rx_PSOC__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Rx_PSOC__BYP, CYREG_PRT3_BYP
.set Rx_PSOC__CTL, CYREG_PRT3_CTL
.set Rx_PSOC__DM0, CYREG_PRT3_DM0
.set Rx_PSOC__DM1, CYREG_PRT3_DM1
.set Rx_PSOC__DM2, CYREG_PRT3_DM2
.set Rx_PSOC__DR, CYREG_PRT3_DR
.set Rx_PSOC__INP_DIS, CYREG_PRT3_INP_DIS
.set Rx_PSOC__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Rx_PSOC__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Rx_PSOC__LCD_EN, CYREG_PRT3_LCD_EN
.set Rx_PSOC__MASK, 0x80
.set Rx_PSOC__PORT, 3
.set Rx_PSOC__PRT, CYREG_PRT3_PRT
.set Rx_PSOC__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Rx_PSOC__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Rx_PSOC__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Rx_PSOC__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Rx_PSOC__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Rx_PSOC__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Rx_PSOC__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Rx_PSOC__PS, CYREG_PRT3_PS
.set Rx_PSOC__SHIFT, 7
.set Rx_PSOC__SLW, CYREG_PRT3_SLW

/* Rx_RFID */
.set Rx_RFID__0__INTTYPE, CYREG_PICU12_INTTYPE2
.set Rx_RFID__0__MASK, 0x04
.set Rx_RFID__0__PC, CYREG_PRT12_PC2
.set Rx_RFID__0__PORT, 12
.set Rx_RFID__0__SHIFT, 2
.set Rx_RFID__AG, CYREG_PRT12_AG
.set Rx_RFID__BIE, CYREG_PRT12_BIE
.set Rx_RFID__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Rx_RFID__BYP, CYREG_PRT12_BYP
.set Rx_RFID__DM0, CYREG_PRT12_DM0
.set Rx_RFID__DM1, CYREG_PRT12_DM1
.set Rx_RFID__DM2, CYREG_PRT12_DM2
.set Rx_RFID__DR, CYREG_PRT12_DR
.set Rx_RFID__INP_DIS, CYREG_PRT12_INP_DIS
.set Rx_RFID__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Rx_RFID__MASK, 0x04
.set Rx_RFID__PORT, 12
.set Rx_RFID__PRT, CYREG_PRT12_PRT
.set Rx_RFID__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Rx_RFID__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Rx_RFID__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Rx_RFID__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Rx_RFID__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Rx_RFID__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Rx_RFID__PS, CYREG_PRT12_PS
.set Rx_RFID__SHIFT, 2
.set Rx_RFID__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Rx_RFID__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Rx_RFID__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Rx_RFID__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Rx_RFID__SLW, CYREG_PRT12_SLW

/* Rx_Surt */
.set Rx_Surt__0__INTTYPE, CYREG_PICU3_INTTYPE0
.set Rx_Surt__0__MASK, 0x01
.set Rx_Surt__0__PC, CYREG_PRT3_PC0
.set Rx_Surt__0__PORT, 3
.set Rx_Surt__0__SHIFT, 0
.set Rx_Surt__AG, CYREG_PRT3_AG
.set Rx_Surt__AMUX, CYREG_PRT3_AMUX
.set Rx_Surt__BIE, CYREG_PRT3_BIE
.set Rx_Surt__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Rx_Surt__BYP, CYREG_PRT3_BYP
.set Rx_Surt__CTL, CYREG_PRT3_CTL
.set Rx_Surt__DM0, CYREG_PRT3_DM0
.set Rx_Surt__DM1, CYREG_PRT3_DM1
.set Rx_Surt__DM2, CYREG_PRT3_DM2
.set Rx_Surt__DR, CYREG_PRT3_DR
.set Rx_Surt__INP_DIS, CYREG_PRT3_INP_DIS
.set Rx_Surt__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Rx_Surt__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Rx_Surt__LCD_EN, CYREG_PRT3_LCD_EN
.set Rx_Surt__MASK, 0x01
.set Rx_Surt__PORT, 3
.set Rx_Surt__PRT, CYREG_PRT3_PRT
.set Rx_Surt__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Rx_Surt__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Rx_Surt__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Rx_Surt__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Rx_Surt__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Rx_Surt__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Rx_Surt__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Rx_Surt__PS, CYREG_PRT3_PS
.set Rx_Surt__SHIFT, 0
.set Rx_Surt__SLW, CYREG_PRT3_SLW

/* Tx_Blue */
.set Tx_Blue__0__INTTYPE, CYREG_PICU3_INTTYPE4
.set Tx_Blue__0__MASK, 0x10
.set Tx_Blue__0__PC, CYREG_PRT3_PC4
.set Tx_Blue__0__PORT, 3
.set Tx_Blue__0__SHIFT, 4
.set Tx_Blue__AG, CYREG_PRT3_AG
.set Tx_Blue__AMUX, CYREG_PRT3_AMUX
.set Tx_Blue__BIE, CYREG_PRT3_BIE
.set Tx_Blue__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Tx_Blue__BYP, CYREG_PRT3_BYP
.set Tx_Blue__CTL, CYREG_PRT3_CTL
.set Tx_Blue__DM0, CYREG_PRT3_DM0
.set Tx_Blue__DM1, CYREG_PRT3_DM1
.set Tx_Blue__DM2, CYREG_PRT3_DM2
.set Tx_Blue__DR, CYREG_PRT3_DR
.set Tx_Blue__INP_DIS, CYREG_PRT3_INP_DIS
.set Tx_Blue__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Tx_Blue__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Tx_Blue__LCD_EN, CYREG_PRT3_LCD_EN
.set Tx_Blue__MASK, 0x10
.set Tx_Blue__PORT, 3
.set Tx_Blue__PRT, CYREG_PRT3_PRT
.set Tx_Blue__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Tx_Blue__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Tx_Blue__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Tx_Blue__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Tx_Blue__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Tx_Blue__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Tx_Blue__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Tx_Blue__PS, CYREG_PRT3_PS
.set Tx_Blue__SHIFT, 4
.set Tx_Blue__SLW, CYREG_PRT3_SLW

/* Tx_PSOC */
.set Tx_PSOC__0__INTTYPE, CYREG_PICU15_INTTYPE0
.set Tx_PSOC__0__MASK, 0x01
.set Tx_PSOC__0__PC, CYREG_IO_PC_PRT15_PC0
.set Tx_PSOC__0__PORT, 15
.set Tx_PSOC__0__SHIFT, 0
.set Tx_PSOC__AG, CYREG_PRT15_AG
.set Tx_PSOC__AMUX, CYREG_PRT15_AMUX
.set Tx_PSOC__BIE, CYREG_PRT15_BIE
.set Tx_PSOC__BIT_MASK, CYREG_PRT15_BIT_MASK
.set Tx_PSOC__BYP, CYREG_PRT15_BYP
.set Tx_PSOC__CTL, CYREG_PRT15_CTL
.set Tx_PSOC__DM0, CYREG_PRT15_DM0
.set Tx_PSOC__DM1, CYREG_PRT15_DM1
.set Tx_PSOC__DM2, CYREG_PRT15_DM2
.set Tx_PSOC__DR, CYREG_PRT15_DR
.set Tx_PSOC__INP_DIS, CYREG_PRT15_INP_DIS
.set Tx_PSOC__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set Tx_PSOC__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set Tx_PSOC__LCD_EN, CYREG_PRT15_LCD_EN
.set Tx_PSOC__MASK, 0x01
.set Tx_PSOC__PORT, 15
.set Tx_PSOC__PRT, CYREG_PRT15_PRT
.set Tx_PSOC__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set Tx_PSOC__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set Tx_PSOC__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set Tx_PSOC__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set Tx_PSOC__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set Tx_PSOC__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set Tx_PSOC__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set Tx_PSOC__PS, CYREG_PRT15_PS
.set Tx_PSOC__SHIFT, 0
.set Tx_PSOC__SLW, CYREG_PRT15_SLW

/* Tx_RFID */
.set Tx_RFID__0__INTTYPE, CYREG_PICU12_INTTYPE3
.set Tx_RFID__0__MASK, 0x08
.set Tx_RFID__0__PC, CYREG_PRT12_PC3
.set Tx_RFID__0__PORT, 12
.set Tx_RFID__0__SHIFT, 3
.set Tx_RFID__AG, CYREG_PRT12_AG
.set Tx_RFID__BIE, CYREG_PRT12_BIE
.set Tx_RFID__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Tx_RFID__BYP, CYREG_PRT12_BYP
.set Tx_RFID__DM0, CYREG_PRT12_DM0
.set Tx_RFID__DM1, CYREG_PRT12_DM1
.set Tx_RFID__DM2, CYREG_PRT12_DM2
.set Tx_RFID__DR, CYREG_PRT12_DR
.set Tx_RFID__INP_DIS, CYREG_PRT12_INP_DIS
.set Tx_RFID__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Tx_RFID__MASK, 0x08
.set Tx_RFID__PORT, 12
.set Tx_RFID__PRT, CYREG_PRT12_PRT
.set Tx_RFID__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Tx_RFID__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Tx_RFID__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Tx_RFID__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Tx_RFID__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Tx_RFID__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Tx_RFID__PS, CYREG_PRT12_PS
.set Tx_RFID__SHIFT, 3
.set Tx_RFID__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Tx_RFID__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Tx_RFID__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Tx_RFID__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Tx_RFID__SLW, CYREG_PRT12_SLW

/* Tx_Surt */
.set Tx_Surt__0__INTTYPE, CYREG_PICU3_INTTYPE1
.set Tx_Surt__0__MASK, 0x02
.set Tx_Surt__0__PC, CYREG_PRT3_PC1
.set Tx_Surt__0__PORT, 3
.set Tx_Surt__0__SHIFT, 1
.set Tx_Surt__AG, CYREG_PRT3_AG
.set Tx_Surt__AMUX, CYREG_PRT3_AMUX
.set Tx_Surt__BIE, CYREG_PRT3_BIE
.set Tx_Surt__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Tx_Surt__BYP, CYREG_PRT3_BYP
.set Tx_Surt__CTL, CYREG_PRT3_CTL
.set Tx_Surt__DM0, CYREG_PRT3_DM0
.set Tx_Surt__DM1, CYREG_PRT3_DM1
.set Tx_Surt__DM2, CYREG_PRT3_DM2
.set Tx_Surt__DR, CYREG_PRT3_DR
.set Tx_Surt__INP_DIS, CYREG_PRT3_INP_DIS
.set Tx_Surt__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Tx_Surt__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Tx_Surt__LCD_EN, CYREG_PRT3_LCD_EN
.set Tx_Surt__MASK, 0x02
.set Tx_Surt__PORT, 3
.set Tx_Surt__PRT, CYREG_PRT3_PRT
.set Tx_Surt__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Tx_Surt__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Tx_Surt__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Tx_Surt__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Tx_Surt__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Tx_Surt__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Tx_Surt__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Tx_Surt__PS, CYREG_PRT3_PS
.set Tx_Surt__SHIFT, 1
.set Tx_Surt__SLW, CYREG_PRT3_SLW

/* USBUART */
.set USBUART_arb_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_arb_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_arb_int__INTC_MASK, 0x400000
.set USBUART_arb_int__INTC_NUMBER, 22
.set USBUART_arb_int__INTC_PRIOR_NUM, 7
.set USBUART_arb_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_22
.set USBUART_arb_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_arb_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_bus_reset__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_bus_reset__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_bus_reset__INTC_MASK, 0x800000
.set USBUART_bus_reset__INTC_NUMBER, 23
.set USBUART_bus_reset__INTC_PRIOR_NUM, 7
.set USBUART_bus_reset__INTC_PRIOR_REG, CYREG_NVIC_PRI_23
.set USBUART_bus_reset__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_bus_reset__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_Dm__0__INTTYPE, CYREG_PICU15_INTTYPE7
.set USBUART_Dm__0__MASK, 0x80
.set USBUART_Dm__0__PC, CYREG_IO_PC_PRT15_7_6_PC1
.set USBUART_Dm__0__PORT, 15
.set USBUART_Dm__0__SHIFT, 7
.set USBUART_Dm__AG, CYREG_PRT15_AG
.set USBUART_Dm__AMUX, CYREG_PRT15_AMUX
.set USBUART_Dm__BIE, CYREG_PRT15_BIE
.set USBUART_Dm__BIT_MASK, CYREG_PRT15_BIT_MASK
.set USBUART_Dm__BYP, CYREG_PRT15_BYP
.set USBUART_Dm__CTL, CYREG_PRT15_CTL
.set USBUART_Dm__DM0, CYREG_PRT15_DM0
.set USBUART_Dm__DM1, CYREG_PRT15_DM1
.set USBUART_Dm__DM2, CYREG_PRT15_DM2
.set USBUART_Dm__DR, CYREG_PRT15_DR
.set USBUART_Dm__INP_DIS, CYREG_PRT15_INP_DIS
.set USBUART_Dm__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set USBUART_Dm__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set USBUART_Dm__LCD_EN, CYREG_PRT15_LCD_EN
.set USBUART_Dm__MASK, 0x80
.set USBUART_Dm__PORT, 15
.set USBUART_Dm__PRT, CYREG_PRT15_PRT
.set USBUART_Dm__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set USBUART_Dm__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set USBUART_Dm__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set USBUART_Dm__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set USBUART_Dm__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set USBUART_Dm__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set USBUART_Dm__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set USBUART_Dm__PS, CYREG_PRT15_PS
.set USBUART_Dm__SHIFT, 7
.set USBUART_Dm__SLW, CYREG_PRT15_SLW
.set USBUART_Dp__0__INTTYPE, CYREG_PICU15_INTTYPE6
.set USBUART_Dp__0__MASK, 0x40
.set USBUART_Dp__0__PC, CYREG_IO_PC_PRT15_7_6_PC0
.set USBUART_Dp__0__PORT, 15
.set USBUART_Dp__0__SHIFT, 6
.set USBUART_Dp__AG, CYREG_PRT15_AG
.set USBUART_Dp__AMUX, CYREG_PRT15_AMUX
.set USBUART_Dp__BIE, CYREG_PRT15_BIE
.set USBUART_Dp__BIT_MASK, CYREG_PRT15_BIT_MASK
.set USBUART_Dp__BYP, CYREG_PRT15_BYP
.set USBUART_Dp__CTL, CYREG_PRT15_CTL
.set USBUART_Dp__DM0, CYREG_PRT15_DM0
.set USBUART_Dp__DM1, CYREG_PRT15_DM1
.set USBUART_Dp__DM2, CYREG_PRT15_DM2
.set USBUART_Dp__DR, CYREG_PRT15_DR
.set USBUART_Dp__INP_DIS, CYREG_PRT15_INP_DIS
.set USBUART_Dp__INTSTAT, CYREG_PICU15_INTSTAT
.set USBUART_Dp__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set USBUART_Dp__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set USBUART_Dp__LCD_EN, CYREG_PRT15_LCD_EN
.set USBUART_Dp__MASK, 0x40
.set USBUART_Dp__PORT, 15
.set USBUART_Dp__PRT, CYREG_PRT15_PRT
.set USBUART_Dp__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set USBUART_Dp__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set USBUART_Dp__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set USBUART_Dp__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set USBUART_Dp__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set USBUART_Dp__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set USBUART_Dp__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set USBUART_Dp__PS, CYREG_PRT15_PS
.set USBUART_Dp__SHIFT, 6
.set USBUART_Dp__SLW, CYREG_PRT15_SLW
.set USBUART_Dp__SNAP, CYREG_PICU_15_SNAP_15
.set USBUART_dp_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_dp_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_dp_int__INTC_MASK, 0x1000
.set USBUART_dp_int__INTC_NUMBER, 12
.set USBUART_dp_int__INTC_PRIOR_NUM, 7
.set USBUART_dp_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_12
.set USBUART_dp_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_dp_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_ep_0__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_ep_0__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_ep_0__INTC_MASK, 0x1000000
.set USBUART_ep_0__INTC_NUMBER, 24
.set USBUART_ep_0__INTC_PRIOR_NUM, 7
.set USBUART_ep_0__INTC_PRIOR_REG, CYREG_NVIC_PRI_24
.set USBUART_ep_0__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_ep_0__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_ep_1__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_ep_1__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_ep_1__INTC_MASK, 0x08
.set USBUART_ep_1__INTC_NUMBER, 3
.set USBUART_ep_1__INTC_PRIOR_NUM, 7
.set USBUART_ep_1__INTC_PRIOR_REG, CYREG_NVIC_PRI_3
.set USBUART_ep_1__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_ep_1__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_ep_2__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_ep_2__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_ep_2__INTC_MASK, 0x10
.set USBUART_ep_2__INTC_NUMBER, 4
.set USBUART_ep_2__INTC_PRIOR_NUM, 7
.set USBUART_ep_2__INTC_PRIOR_REG, CYREG_NVIC_PRI_4
.set USBUART_ep_2__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_ep_2__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_ep_3__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_ep_3__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_ep_3__INTC_MASK, 0x20
.set USBUART_ep_3__INTC_NUMBER, 5
.set USBUART_ep_3__INTC_PRIOR_NUM, 7
.set USBUART_ep_3__INTC_PRIOR_REG, CYREG_NVIC_PRI_5
.set USBUART_ep_3__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_ep_3__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_sof_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_sof_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_sof_int__INTC_MASK, 0x200000
.set USBUART_sof_int__INTC_NUMBER, 21
.set USBUART_sof_int__INTC_PRIOR_NUM, 7
.set USBUART_sof_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_21
.set USBUART_sof_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_sof_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_USB__ARB_CFG, CYREG_USB_ARB_CFG
.set USBUART_USB__ARB_EP1_CFG, CYREG_USB_ARB_EP1_CFG
.set USBUART_USB__ARB_EP1_INT_EN, CYREG_USB_ARB_EP1_INT_EN
.set USBUART_USB__ARB_EP1_SR, CYREG_USB_ARB_EP1_SR
.set USBUART_USB__ARB_EP2_CFG, CYREG_USB_ARB_EP2_CFG
.set USBUART_USB__ARB_EP2_INT_EN, CYREG_USB_ARB_EP2_INT_EN
.set USBUART_USB__ARB_EP2_SR, CYREG_USB_ARB_EP2_SR
.set USBUART_USB__ARB_EP3_CFG, CYREG_USB_ARB_EP3_CFG
.set USBUART_USB__ARB_EP3_INT_EN, CYREG_USB_ARB_EP3_INT_EN
.set USBUART_USB__ARB_EP3_SR, CYREG_USB_ARB_EP3_SR
.set USBUART_USB__ARB_EP4_CFG, CYREG_USB_ARB_EP4_CFG
.set USBUART_USB__ARB_EP4_INT_EN, CYREG_USB_ARB_EP4_INT_EN
.set USBUART_USB__ARB_EP4_SR, CYREG_USB_ARB_EP4_SR
.set USBUART_USB__ARB_EP5_CFG, CYREG_USB_ARB_EP5_CFG
.set USBUART_USB__ARB_EP5_INT_EN, CYREG_USB_ARB_EP5_INT_EN
.set USBUART_USB__ARB_EP5_SR, CYREG_USB_ARB_EP5_SR
.set USBUART_USB__ARB_EP6_CFG, CYREG_USB_ARB_EP6_CFG
.set USBUART_USB__ARB_EP6_INT_EN, CYREG_USB_ARB_EP6_INT_EN
.set USBUART_USB__ARB_EP6_SR, CYREG_USB_ARB_EP6_SR
.set USBUART_USB__ARB_EP7_CFG, CYREG_USB_ARB_EP7_CFG
.set USBUART_USB__ARB_EP7_INT_EN, CYREG_USB_ARB_EP7_INT_EN
.set USBUART_USB__ARB_EP7_SR, CYREG_USB_ARB_EP7_SR
.set USBUART_USB__ARB_EP8_CFG, CYREG_USB_ARB_EP8_CFG
.set USBUART_USB__ARB_EP8_INT_EN, CYREG_USB_ARB_EP8_INT_EN
.set USBUART_USB__ARB_EP8_SR, CYREG_USB_ARB_EP8_SR
.set USBUART_USB__ARB_INT_EN, CYREG_USB_ARB_INT_EN
.set USBUART_USB__ARB_INT_SR, CYREG_USB_ARB_INT_SR
.set USBUART_USB__ARB_RW1_DR, CYREG_USB_ARB_RW1_DR
.set USBUART_USB__ARB_RW1_RA, CYREG_USB_ARB_RW1_RA
.set USBUART_USB__ARB_RW1_RA_MSB, CYREG_USB_ARB_RW1_RA_MSB
.set USBUART_USB__ARB_RW1_WA, CYREG_USB_ARB_RW1_WA
.set USBUART_USB__ARB_RW1_WA_MSB, CYREG_USB_ARB_RW1_WA_MSB
.set USBUART_USB__ARB_RW2_DR, CYREG_USB_ARB_RW2_DR
.set USBUART_USB__ARB_RW2_RA, CYREG_USB_ARB_RW2_RA
.set USBUART_USB__ARB_RW2_RA_MSB, CYREG_USB_ARB_RW2_RA_MSB
.set USBUART_USB__ARB_RW2_WA, CYREG_USB_ARB_RW2_WA
.set USBUART_USB__ARB_RW2_WA_MSB, CYREG_USB_ARB_RW2_WA_MSB
.set USBUART_USB__ARB_RW3_DR, CYREG_USB_ARB_RW3_DR
.set USBUART_USB__ARB_RW3_RA, CYREG_USB_ARB_RW3_RA
.set USBUART_USB__ARB_RW3_RA_MSB, CYREG_USB_ARB_RW3_RA_MSB
.set USBUART_USB__ARB_RW3_WA, CYREG_USB_ARB_RW3_WA
.set USBUART_USB__ARB_RW3_WA_MSB, CYREG_USB_ARB_RW3_WA_MSB
.set USBUART_USB__ARB_RW4_DR, CYREG_USB_ARB_RW4_DR
.set USBUART_USB__ARB_RW4_RA, CYREG_USB_ARB_RW4_RA
.set USBUART_USB__ARB_RW4_RA_MSB, CYREG_USB_ARB_RW4_RA_MSB
.set USBUART_USB__ARB_RW4_WA, CYREG_USB_ARB_RW4_WA
.set USBUART_USB__ARB_RW4_WA_MSB, CYREG_USB_ARB_RW4_WA_MSB
.set USBUART_USB__ARB_RW5_DR, CYREG_USB_ARB_RW5_DR
.set USBUART_USB__ARB_RW5_RA, CYREG_USB_ARB_RW5_RA
.set USBUART_USB__ARB_RW5_RA_MSB, CYREG_USB_ARB_RW5_RA_MSB
.set USBUART_USB__ARB_RW5_WA, CYREG_USB_ARB_RW5_WA
.set USBUART_USB__ARB_RW5_WA_MSB, CYREG_USB_ARB_RW5_WA_MSB
.set USBUART_USB__ARB_RW6_DR, CYREG_USB_ARB_RW6_DR
.set USBUART_USB__ARB_RW6_RA, CYREG_USB_ARB_RW6_RA
.set USBUART_USB__ARB_RW6_RA_MSB, CYREG_USB_ARB_RW6_RA_MSB
.set USBUART_USB__ARB_RW6_WA, CYREG_USB_ARB_RW6_WA
.set USBUART_USB__ARB_RW6_WA_MSB, CYREG_USB_ARB_RW6_WA_MSB
.set USBUART_USB__ARB_RW7_DR, CYREG_USB_ARB_RW7_DR
.set USBUART_USB__ARB_RW7_RA, CYREG_USB_ARB_RW7_RA
.set USBUART_USB__ARB_RW7_RA_MSB, CYREG_USB_ARB_RW7_RA_MSB
.set USBUART_USB__ARB_RW7_WA, CYREG_USB_ARB_RW7_WA
.set USBUART_USB__ARB_RW7_WA_MSB, CYREG_USB_ARB_RW7_WA_MSB
.set USBUART_USB__ARB_RW8_DR, CYREG_USB_ARB_RW8_DR
.set USBUART_USB__ARB_RW8_RA, CYREG_USB_ARB_RW8_RA
.set USBUART_USB__ARB_RW8_RA_MSB, CYREG_USB_ARB_RW8_RA_MSB
.set USBUART_USB__ARB_RW8_WA, CYREG_USB_ARB_RW8_WA
.set USBUART_USB__ARB_RW8_WA_MSB, CYREG_USB_ARB_RW8_WA_MSB
.set USBUART_USB__BUF_SIZE, CYREG_USB_BUF_SIZE
.set USBUART_USB__BUS_RST_CNT, CYREG_USB_BUS_RST_CNT
.set USBUART_USB__CR0, CYREG_USB_CR0
.set USBUART_USB__CR1, CYREG_USB_CR1
.set USBUART_USB__CWA, CYREG_USB_CWA
.set USBUART_USB__CWA_MSB, CYREG_USB_CWA_MSB
.set USBUART_USB__DMA_THRES, CYREG_USB_DMA_THRES
.set USBUART_USB__DMA_THRES_MSB, CYREG_USB_DMA_THRES_MSB
.set USBUART_USB__DYN_RECONFIG, CYREG_USB_DYN_RECONFIG
.set USBUART_USB__EP_ACTIVE, CYREG_USB_EP_ACTIVE
.set USBUART_USB__EP_TYPE, CYREG_USB_EP_TYPE
.set USBUART_USB__EP0_CNT, CYREG_USB_EP0_CNT
.set USBUART_USB__EP0_CR, CYREG_USB_EP0_CR
.set USBUART_USB__EP0_DR0, CYREG_USB_EP0_DR0
.set USBUART_USB__EP0_DR1, CYREG_USB_EP0_DR1
.set USBUART_USB__EP0_DR2, CYREG_USB_EP0_DR2
.set USBUART_USB__EP0_DR3, CYREG_USB_EP0_DR3
.set USBUART_USB__EP0_DR4, CYREG_USB_EP0_DR4
.set USBUART_USB__EP0_DR5, CYREG_USB_EP0_DR5
.set USBUART_USB__EP0_DR6, CYREG_USB_EP0_DR6
.set USBUART_USB__EP0_DR7, CYREG_USB_EP0_DR7
.set USBUART_USB__MEM_DATA, CYREG_USB_MEM_DATA_MBASE
.set USBUART_USB__PM_ACT_CFG, CYREG_PM_ACT_CFG5
.set USBUART_USB__PM_ACT_MSK, 0x01
.set USBUART_USB__PM_STBY_CFG, CYREG_PM_STBY_CFG5
.set USBUART_USB__PM_STBY_MSK, 0x01
.set USBUART_USB__SIE_EP_INT_EN, CYREG_USB_SIE_EP_INT_EN
.set USBUART_USB__SIE_EP_INT_SR, CYREG_USB_SIE_EP_INT_SR
.set USBUART_USB__SIE_EP1_CNT0, CYREG_USB_SIE_EP1_CNT0
.set USBUART_USB__SIE_EP1_CNT1, CYREG_USB_SIE_EP1_CNT1
.set USBUART_USB__SIE_EP1_CR0, CYREG_USB_SIE_EP1_CR0
.set USBUART_USB__SIE_EP2_CNT0, CYREG_USB_SIE_EP2_CNT0
.set USBUART_USB__SIE_EP2_CNT1, CYREG_USB_SIE_EP2_CNT1
.set USBUART_USB__SIE_EP2_CR0, CYREG_USB_SIE_EP2_CR0
.set USBUART_USB__SIE_EP3_CNT0, CYREG_USB_SIE_EP3_CNT0
.set USBUART_USB__SIE_EP3_CNT1, CYREG_USB_SIE_EP3_CNT1
.set USBUART_USB__SIE_EP3_CR0, CYREG_USB_SIE_EP3_CR0
.set USBUART_USB__SIE_EP4_CNT0, CYREG_USB_SIE_EP4_CNT0
.set USBUART_USB__SIE_EP4_CNT1, CYREG_USB_SIE_EP4_CNT1
.set USBUART_USB__SIE_EP4_CR0, CYREG_USB_SIE_EP4_CR0
.set USBUART_USB__SIE_EP5_CNT0, CYREG_USB_SIE_EP5_CNT0
.set USBUART_USB__SIE_EP5_CNT1, CYREG_USB_SIE_EP5_CNT1
.set USBUART_USB__SIE_EP5_CR0, CYREG_USB_SIE_EP5_CR0
.set USBUART_USB__SIE_EP6_CNT0, CYREG_USB_SIE_EP6_CNT0
.set USBUART_USB__SIE_EP6_CNT1, CYREG_USB_SIE_EP6_CNT1
.set USBUART_USB__SIE_EP6_CR0, CYREG_USB_SIE_EP6_CR0
.set USBUART_USB__SIE_EP7_CNT0, CYREG_USB_SIE_EP7_CNT0
.set USBUART_USB__SIE_EP7_CNT1, CYREG_USB_SIE_EP7_CNT1
.set USBUART_USB__SIE_EP7_CR0, CYREG_USB_SIE_EP7_CR0
.set USBUART_USB__SIE_EP8_CNT0, CYREG_USB_SIE_EP8_CNT0
.set USBUART_USB__SIE_EP8_CNT1, CYREG_USB_SIE_EP8_CNT1
.set USBUART_USB__SIE_EP8_CR0, CYREG_USB_SIE_EP8_CR0
.set USBUART_USB__SOF0, CYREG_USB_SOF0
.set USBUART_USB__SOF1, CYREG_USB_SOF1
.set USBUART_USB__USB_CLK_EN, CYREG_USB_USB_CLK_EN
.set USBUART_USB__USBIO_CR0, CYREG_USB_USBIO_CR0
.set USBUART_USB__USBIO_CR1, CYREG_USB_USBIO_CR1

/* Rx_RS232 */
.set Rx_RS232__0__INTTYPE, CYREG_PICU1_INTTYPE7
.set Rx_RS232__0__MASK, 0x80
.set Rx_RS232__0__PC, CYREG_PRT1_PC7
.set Rx_RS232__0__PORT, 1
.set Rx_RS232__0__SHIFT, 7
.set Rx_RS232__AG, CYREG_PRT1_AG
.set Rx_RS232__AMUX, CYREG_PRT1_AMUX
.set Rx_RS232__BIE, CYREG_PRT1_BIE
.set Rx_RS232__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Rx_RS232__BYP, CYREG_PRT1_BYP
.set Rx_RS232__CTL, CYREG_PRT1_CTL
.set Rx_RS232__DM0, CYREG_PRT1_DM0
.set Rx_RS232__DM1, CYREG_PRT1_DM1
.set Rx_RS232__DM2, CYREG_PRT1_DM2
.set Rx_RS232__DR, CYREG_PRT1_DR
.set Rx_RS232__INP_DIS, CYREG_PRT1_INP_DIS
.set Rx_RS232__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Rx_RS232__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Rx_RS232__LCD_EN, CYREG_PRT1_LCD_EN
.set Rx_RS232__MASK, 0x80
.set Rx_RS232__PORT, 1
.set Rx_RS232__PRT, CYREG_PRT1_PRT
.set Rx_RS232__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Rx_RS232__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Rx_RS232__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Rx_RS232__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Rx_RS232__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Rx_RS232__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Rx_RS232__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Rx_RS232__PS, CYREG_PRT1_PS
.set Rx_RS232__SHIFT, 7
.set Rx_RS232__SLW, CYREG_PRT1_SLW

/* Surtidor */
.set Surtidor_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set Surtidor_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB13_14_CTL
.set Surtidor_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB13_14_CTL
.set Surtidor_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB13_14_CTL
.set Surtidor_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB13_14_CTL
.set Surtidor_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB13_14_MSK
.set Surtidor_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB13_14_MSK
.set Surtidor_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB13_14_MSK
.set Surtidor_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB13_14_MSK
.set Surtidor_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set Surtidor_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B0_UDB13_CTL
.set Surtidor_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B0_UDB13_ST_CTL
.set Surtidor_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B0_UDB13_CTL
.set Surtidor_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B0_UDB13_ST_CTL
.set Surtidor_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set Surtidor_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set Surtidor_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B0_UDB13_MSK
.set Surtidor_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set Surtidor_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB13_14_ST
.set Surtidor_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B0_UDB13_MSK
.set Surtidor_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set Surtidor_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set Surtidor_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set Surtidor_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB13_ST_CTL
.set Surtidor_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB13_ST_CTL
.set Surtidor_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B0_UDB13_ST
.set Surtidor_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB10_11_A0
.set Surtidor_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB10_11_A1
.set Surtidor_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB10_11_D0
.set Surtidor_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB10_11_D1
.set Surtidor_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set Surtidor_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB10_11_F0
.set Surtidor_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB10_11_F1
.set Surtidor_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B0_UDB10_A0_A1
.set Surtidor_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B0_UDB10_A0
.set Surtidor_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B0_UDB10_A1
.set Surtidor_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B0_UDB10_D0_D1
.set Surtidor_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B0_UDB10_D0
.set Surtidor_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B0_UDB10_D1
.set Surtidor_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set Surtidor_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B0_UDB10_F0_F1
.set Surtidor_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B0_UDB10_F0
.set Surtidor_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B0_UDB10_F1
.set Surtidor_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set Surtidor_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B0_UDB10_11_ST
.set Surtidor_BUART_sRX_RxSts__3__MASK, 0x08
.set Surtidor_BUART_sRX_RxSts__3__POS, 3
.set Surtidor_BUART_sRX_RxSts__4__MASK, 0x10
.set Surtidor_BUART_sRX_RxSts__4__POS, 4
.set Surtidor_BUART_sRX_RxSts__5__MASK, 0x20
.set Surtidor_BUART_sRX_RxSts__5__POS, 5
.set Surtidor_BUART_sRX_RxSts__MASK, 0x38
.set Surtidor_BUART_sRX_RxSts__MASK_REG, CYREG_B0_UDB10_MSK
.set Surtidor_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set Surtidor_BUART_sRX_RxSts__STATUS_REG, CYREG_B0_UDB10_ST
.set Surtidor_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B0_UDB08_09_A0
.set Surtidor_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B0_UDB08_09_A1
.set Surtidor_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B0_UDB08_09_D0
.set Surtidor_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B0_UDB08_09_D1
.set Surtidor_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set Surtidor_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B0_UDB08_09_F0
.set Surtidor_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B0_UDB08_09_F1
.set Surtidor_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B0_UDB08_A0_A1
.set Surtidor_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B0_UDB08_A0
.set Surtidor_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B0_UDB08_A1
.set Surtidor_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B0_UDB08_D0_D1
.set Surtidor_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B0_UDB08_D0
.set Surtidor_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B0_UDB08_D1
.set Surtidor_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set Surtidor_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B0_UDB08_F0_F1
.set Surtidor_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B0_UDB08_F0
.set Surtidor_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B0_UDB08_F1
.set Surtidor_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B1_UDB08_09_A0
.set Surtidor_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B1_UDB08_09_A1
.set Surtidor_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B1_UDB08_09_D0
.set Surtidor_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B1_UDB08_09_D1
.set Surtidor_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set Surtidor_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B1_UDB08_09_F0
.set Surtidor_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B1_UDB08_09_F1
.set Surtidor_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B1_UDB08_A0_A1
.set Surtidor_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B1_UDB08_A0
.set Surtidor_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B1_UDB08_A1
.set Surtidor_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B1_UDB08_D0_D1
.set Surtidor_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B1_UDB08_D0
.set Surtidor_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B1_UDB08_D1
.set Surtidor_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set Surtidor_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B1_UDB08_F0_F1
.set Surtidor_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B1_UDB08_F0
.set Surtidor_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B1_UDB08_F1
.set Surtidor_BUART_sTX_TxSts__0__MASK, 0x01
.set Surtidor_BUART_sTX_TxSts__0__POS, 0
.set Surtidor_BUART_sTX_TxSts__1__MASK, 0x02
.set Surtidor_BUART_sTX_TxSts__1__POS, 1
.set Surtidor_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set Surtidor_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B1_UDB08_09_ST
.set Surtidor_BUART_sTX_TxSts__2__MASK, 0x04
.set Surtidor_BUART_sTX_TxSts__2__POS, 2
.set Surtidor_BUART_sTX_TxSts__3__MASK, 0x08
.set Surtidor_BUART_sTX_TxSts__3__POS, 3
.set Surtidor_BUART_sTX_TxSts__MASK, 0x0F
.set Surtidor_BUART_sTX_TxSts__MASK_REG, CYREG_B1_UDB08_MSK
.set Surtidor_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set Surtidor_BUART_sTX_TxSts__STATUS_REG, CYREG_B1_UDB08_ST
.set Surtidor_IntClock__CFG0, CYREG_CLKDIST_DCFG5_CFG0
.set Surtidor_IntClock__CFG1, CYREG_CLKDIST_DCFG5_CFG1
.set Surtidor_IntClock__CFG2, CYREG_CLKDIST_DCFG5_CFG2
.set Surtidor_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set Surtidor_IntClock__INDEX, 0x05
.set Surtidor_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Surtidor_IntClock__PM_ACT_MSK, 0x20
.set Surtidor_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Surtidor_IntClock__PM_STBY_MSK, 0x20
.set Surtidor_RXInternalInterrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set Surtidor_RXInternalInterrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set Surtidor_RXInternalInterrupt__INTC_MASK, 0x04
.set Surtidor_RXInternalInterrupt__INTC_NUMBER, 2
.set Surtidor_RXInternalInterrupt__INTC_PRIOR_NUM, 7
.set Surtidor_RXInternalInterrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set Surtidor_RXInternalInterrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set Surtidor_RXInternalInterrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Tx_RS232 */
.set Tx_RS232__0__INTTYPE, CYREG_PICU1_INTTYPE6
.set Tx_RS232__0__MASK, 0x40
.set Tx_RS232__0__PC, CYREG_PRT1_PC6
.set Tx_RS232__0__PORT, 1
.set Tx_RS232__0__SHIFT, 6
.set Tx_RS232__AG, CYREG_PRT1_AG
.set Tx_RS232__AMUX, CYREG_PRT1_AMUX
.set Tx_RS232__BIE, CYREG_PRT1_BIE
.set Tx_RS232__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Tx_RS232__BYP, CYREG_PRT1_BYP
.set Tx_RS232__CTL, CYREG_PRT1_CTL
.set Tx_RS232__DM0, CYREG_PRT1_DM0
.set Tx_RS232__DM1, CYREG_PRT1_DM1
.set Tx_RS232__DM2, CYREG_PRT1_DM2
.set Tx_RS232__DR, CYREG_PRT1_DR
.set Tx_RS232__INP_DIS, CYREG_PRT1_INP_DIS
.set Tx_RS232__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Tx_RS232__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Tx_RS232__LCD_EN, CYREG_PRT1_LCD_EN
.set Tx_RS232__MASK, 0x40
.set Tx_RS232__PORT, 1
.set Tx_RS232__PRT, CYREG_PRT1_PRT
.set Tx_RS232__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Tx_RS232__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Tx_RS232__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Tx_RS232__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Tx_RS232__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Tx_RS232__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Tx_RS232__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Tx_RS232__PS, CYREG_PRT1_PS
.set Tx_RS232__SHIFT, 6
.set Tx_RS232__SLW, CYREG_PRT1_SLW

/* Bluetooth */
.set Bluetooth_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set Bluetooth_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB10_11_CTL
.set Bluetooth_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB10_11_CTL
.set Bluetooth_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB10_11_CTL
.set Bluetooth_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB10_11_CTL
.set Bluetooth_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B1_UDB10_11_MSK
.set Bluetooth_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB10_11_MSK
.set Bluetooth_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB10_11_MSK
.set Bluetooth_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB10_11_MSK
.set Bluetooth_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set Bluetooth_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B1_UDB10_CTL
.set Bluetooth_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B1_UDB10_ST_CTL
.set Bluetooth_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B1_UDB10_CTL
.set Bluetooth_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B1_UDB10_ST_CTL
.set Bluetooth_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set Bluetooth_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set Bluetooth_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B1_UDB10_MSK
.set Bluetooth_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set Bluetooth_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B1_UDB10_11_ST
.set Bluetooth_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B1_UDB10_MSK
.set Bluetooth_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set Bluetooth_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set Bluetooth_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set Bluetooth_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B1_UDB10_ST_CTL
.set Bluetooth_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B1_UDB10_ST_CTL
.set Bluetooth_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B1_UDB10_ST
.set Bluetooth_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B1_UDB11_A0_A1
.set Bluetooth_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B1_UDB11_A0
.set Bluetooth_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B1_UDB11_A1
.set Bluetooth_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B1_UDB11_D0_D1
.set Bluetooth_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B1_UDB11_D0
.set Bluetooth_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B1_UDB11_D1
.set Bluetooth_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set Bluetooth_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B1_UDB11_F0_F1
.set Bluetooth_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B1_UDB11_F0
.set Bluetooth_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B1_UDB11_F1
.set Bluetooth_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set Bluetooth_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B1_UDB04_05_ST
.set Bluetooth_BUART_sRX_RxSts__3__MASK, 0x08
.set Bluetooth_BUART_sRX_RxSts__3__POS, 3
.set Bluetooth_BUART_sRX_RxSts__4__MASK, 0x10
.set Bluetooth_BUART_sRX_RxSts__4__POS, 4
.set Bluetooth_BUART_sRX_RxSts__5__MASK, 0x20
.set Bluetooth_BUART_sRX_RxSts__5__POS, 5
.set Bluetooth_BUART_sRX_RxSts__MASK, 0x38
.set Bluetooth_BUART_sRX_RxSts__MASK_REG, CYREG_B1_UDB04_MSK
.set Bluetooth_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set Bluetooth_BUART_sRX_RxSts__STATUS_REG, CYREG_B1_UDB04_ST
.set Bluetooth_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B0_UDB11_12_A0
.set Bluetooth_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B0_UDB11_12_A1
.set Bluetooth_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B0_UDB11_12_D0
.set Bluetooth_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B0_UDB11_12_D1
.set Bluetooth_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set Bluetooth_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B0_UDB11_12_F0
.set Bluetooth_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B0_UDB11_12_F1
.set Bluetooth_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B0_UDB11_A0_A1
.set Bluetooth_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B0_UDB11_A0
.set Bluetooth_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B0_UDB11_A1
.set Bluetooth_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B0_UDB11_D0_D1
.set Bluetooth_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B0_UDB11_D0
.set Bluetooth_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B0_UDB11_D1
.set Bluetooth_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set Bluetooth_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B0_UDB11_F0_F1
.set Bluetooth_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B0_UDB11_F0
.set Bluetooth_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B0_UDB11_F1
.set Bluetooth_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB12_13_A0
.set Bluetooth_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB12_13_A1
.set Bluetooth_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB12_13_D0
.set Bluetooth_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB12_13_D1
.set Bluetooth_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set Bluetooth_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB12_13_F0
.set Bluetooth_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB12_13_F1
.set Bluetooth_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B0_UDB12_A0_A1
.set Bluetooth_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B0_UDB12_A0
.set Bluetooth_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B0_UDB12_A1
.set Bluetooth_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B0_UDB12_D0_D1
.set Bluetooth_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B0_UDB12_D0
.set Bluetooth_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B0_UDB12_D1
.set Bluetooth_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set Bluetooth_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B0_UDB12_F0_F1
.set Bluetooth_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B0_UDB12_F0
.set Bluetooth_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B0_UDB12_F1
.set Bluetooth_BUART_sTX_TxSts__0__MASK, 0x01
.set Bluetooth_BUART_sTX_TxSts__0__POS, 0
.set Bluetooth_BUART_sTX_TxSts__1__MASK, 0x02
.set Bluetooth_BUART_sTX_TxSts__1__POS, 1
.set Bluetooth_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set Bluetooth_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B0_UDB01_02_ST
.set Bluetooth_BUART_sTX_TxSts__2__MASK, 0x04
.set Bluetooth_BUART_sTX_TxSts__2__POS, 2
.set Bluetooth_BUART_sTX_TxSts__3__MASK, 0x08
.set Bluetooth_BUART_sTX_TxSts__3__POS, 3
.set Bluetooth_BUART_sTX_TxSts__MASK, 0x0F
.set Bluetooth_BUART_sTX_TxSts__MASK_REG, CYREG_B0_UDB01_MSK
.set Bluetooth_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set Bluetooth_BUART_sTX_TxSts__STATUS_REG, CYREG_B0_UDB01_ST
.set Bluetooth_IntClock__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set Bluetooth_IntClock__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set Bluetooth_IntClock__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set Bluetooth_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set Bluetooth_IntClock__INDEX, 0x02
.set Bluetooth_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Bluetooth_IntClock__PM_ACT_MSK, 0x04
.set Bluetooth_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Bluetooth_IntClock__PM_STBY_MSK, 0x04
.set Bluetooth_RXInternalInterrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set Bluetooth_RXInternalInterrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set Bluetooth_RXInternalInterrupt__INTC_MASK, 0x01
.set Bluetooth_RXInternalInterrupt__INTC_NUMBER, 0
.set Bluetooth_RXInternalInterrupt__INTC_PRIOR_NUM, 7
.set Bluetooth_RXInternalInterrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set Bluetooth_RXInternalInterrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set Bluetooth_RXInternalInterrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Enable_RFid */
.set Enable_RFid__0__INTTYPE, CYREG_PICU1_INTTYPE2
.set Enable_RFid__0__MASK, 0x04
.set Enable_RFid__0__PC, CYREG_PRT1_PC2
.set Enable_RFid__0__PORT, 1
.set Enable_RFid__0__SHIFT, 2
.set Enable_RFid__AG, CYREG_PRT1_AG
.set Enable_RFid__AMUX, CYREG_PRT1_AMUX
.set Enable_RFid__BIE, CYREG_PRT1_BIE
.set Enable_RFid__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Enable_RFid__BYP, CYREG_PRT1_BYP
.set Enable_RFid__CTL, CYREG_PRT1_CTL
.set Enable_RFid__DM0, CYREG_PRT1_DM0
.set Enable_RFid__DM1, CYREG_PRT1_DM1
.set Enable_RFid__DM2, CYREG_PRT1_DM2
.set Enable_RFid__DR, CYREG_PRT1_DR
.set Enable_RFid__INP_DIS, CYREG_PRT1_INP_DIS
.set Enable_RFid__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Enable_RFid__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Enable_RFid__LCD_EN, CYREG_PRT1_LCD_EN
.set Enable_RFid__MASK, 0x04
.set Enable_RFid__PORT, 1
.set Enable_RFid__PRT, CYREG_PRT1_PRT
.set Enable_RFid__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Enable_RFid__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Enable_RFid__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Enable_RFid__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Enable_RFid__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Enable_RFid__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Enable_RFid__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Enable_RFid__PS, CYREG_PRT1_PS
.set Enable_RFid__SHIFT, 2
.set Enable_RFid__SLW, CYREG_PRT1_SLW

/* Psoc_status */
.set Psoc_status__0__INTTYPE, CYREG_PICU0_INTTYPE1
.set Psoc_status__0__MASK, 0x02
.set Psoc_status__0__PC, CYREG_PRT0_PC1
.set Psoc_status__0__PORT, 0
.set Psoc_status__0__SHIFT, 1
.set Psoc_status__1__INTTYPE, CYREG_PICU0_INTTYPE2
.set Psoc_status__1__MASK, 0x04
.set Psoc_status__1__PC, CYREG_PRT0_PC2
.set Psoc_status__1__PORT, 0
.set Psoc_status__1__SHIFT, 2
.set Psoc_status__AG, CYREG_PRT0_AG
.set Psoc_status__AMUX, CYREG_PRT0_AMUX
.set Psoc_status__BIE, CYREG_PRT0_BIE
.set Psoc_status__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Psoc_status__BYP, CYREG_PRT0_BYP
.set Psoc_status__CTL, CYREG_PRT0_CTL
.set Psoc_status__DM0, CYREG_PRT0_DM0
.set Psoc_status__DM1, CYREG_PRT0_DM1
.set Psoc_status__DM2, CYREG_PRT0_DM2
.set Psoc_status__DR, CYREG_PRT0_DR
.set Psoc_status__INP_DIS, CYREG_PRT0_INP_DIS
.set Psoc_status__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Psoc_status__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Psoc_status__LCD_EN, CYREG_PRT0_LCD_EN
.set Psoc_status__MASK, 0x06
.set Psoc_status__PORT, 0
.set Psoc_status__PRT, CYREG_PRT0_PRT
.set Psoc_status__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Psoc_status__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Psoc_status__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Psoc_status__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Psoc_status__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Psoc_status__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Psoc_status__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Psoc_status__PS, CYREG_PRT0_PS
.set Psoc_status__SHIFT, 1
.set Psoc_status__SLW, CYREG_PRT0_SLW

/* Select0_RFID */
.set Select0_RFID__0__INTTYPE, CYREG_PICU12_INTTYPE4
.set Select0_RFID__0__MASK, 0x10
.set Select0_RFID__0__PC, CYREG_PRT12_PC4
.set Select0_RFID__0__PORT, 12
.set Select0_RFID__0__SHIFT, 4
.set Select0_RFID__AG, CYREG_PRT12_AG
.set Select0_RFID__BIE, CYREG_PRT12_BIE
.set Select0_RFID__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Select0_RFID__BYP, CYREG_PRT12_BYP
.set Select0_RFID__DM0, CYREG_PRT12_DM0
.set Select0_RFID__DM1, CYREG_PRT12_DM1
.set Select0_RFID__DM2, CYREG_PRT12_DM2
.set Select0_RFID__DR, CYREG_PRT12_DR
.set Select0_RFID__INP_DIS, CYREG_PRT12_INP_DIS
.set Select0_RFID__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Select0_RFID__MASK, 0x10
.set Select0_RFID__PORT, 12
.set Select0_RFID__PRT, CYREG_PRT12_PRT
.set Select0_RFID__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Select0_RFID__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Select0_RFID__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Select0_RFID__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Select0_RFID__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Select0_RFID__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Select0_RFID__PS, CYREG_PRT12_PS
.set Select0_RFID__SHIFT, 4
.set Select0_RFID__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Select0_RFID__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Select0_RFID__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Select0_RFID__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Select0_RFID__SLW, CYREG_PRT12_SLW

/* Select1_RFID */
.set Select1_RFID__0__INTTYPE, CYREG_PICU12_INTTYPE5
.set Select1_RFID__0__MASK, 0x20
.set Select1_RFID__0__PC, CYREG_PRT12_PC5
.set Select1_RFID__0__PORT, 12
.set Select1_RFID__0__SHIFT, 5
.set Select1_RFID__AG, CYREG_PRT12_AG
.set Select1_RFID__BIE, CYREG_PRT12_BIE
.set Select1_RFID__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Select1_RFID__BYP, CYREG_PRT12_BYP
.set Select1_RFID__DM0, CYREG_PRT12_DM0
.set Select1_RFID__DM1, CYREG_PRT12_DM1
.set Select1_RFID__DM2, CYREG_PRT12_DM2
.set Select1_RFID__DR, CYREG_PRT12_DR
.set Select1_RFID__INP_DIS, CYREG_PRT12_INP_DIS
.set Select1_RFID__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Select1_RFID__MASK, 0x20
.set Select1_RFID__PORT, 12
.set Select1_RFID__PRT, CYREG_PRT12_PRT
.set Select1_RFID__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Select1_RFID__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Select1_RFID__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Select1_RFID__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Select1_RFID__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Select1_RFID__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Select1_RFID__PS, CYREG_PRT12_PS
.set Select1_RFID__SHIFT, 5
.set Select1_RFID__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Select1_RFID__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Select1_RFID__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Select1_RFID__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Select1_RFID__SLW, CYREG_PRT12_SLW

/* Select0_RS232 */
.set Select0_RS232__0__INTTYPE, CYREG_PICU2_INTTYPE7
.set Select0_RS232__0__MASK, 0x80
.set Select0_RS232__0__PC, CYREG_PRT2_PC7
.set Select0_RS232__0__PORT, 2
.set Select0_RS232__0__SHIFT, 7
.set Select0_RS232__AG, CYREG_PRT2_AG
.set Select0_RS232__AMUX, CYREG_PRT2_AMUX
.set Select0_RS232__BIE, CYREG_PRT2_BIE
.set Select0_RS232__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Select0_RS232__BYP, CYREG_PRT2_BYP
.set Select0_RS232__CTL, CYREG_PRT2_CTL
.set Select0_RS232__DM0, CYREG_PRT2_DM0
.set Select0_RS232__DM1, CYREG_PRT2_DM1
.set Select0_RS232__DM2, CYREG_PRT2_DM2
.set Select0_RS232__DR, CYREG_PRT2_DR
.set Select0_RS232__INP_DIS, CYREG_PRT2_INP_DIS
.set Select0_RS232__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Select0_RS232__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Select0_RS232__LCD_EN, CYREG_PRT2_LCD_EN
.set Select0_RS232__MASK, 0x80
.set Select0_RS232__PORT, 2
.set Select0_RS232__PRT, CYREG_PRT2_PRT
.set Select0_RS232__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Select0_RS232__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Select0_RS232__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Select0_RS232__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Select0_RS232__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Select0_RS232__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Select0_RS232__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Select0_RS232__PS, CYREG_PRT2_PS
.set Select0_RS232__SHIFT, 7
.set Select0_RS232__SLW, CYREG_PRT2_SLW

/* Select1_RS232 */
.set Select1_RS232__0__INTTYPE, CYREG_PICU2_INTTYPE6
.set Select1_RS232__0__MASK, 0x40
.set Select1_RS232__0__PC, CYREG_PRT2_PC6
.set Select1_RS232__0__PORT, 2
.set Select1_RS232__0__SHIFT, 6
.set Select1_RS232__AG, CYREG_PRT2_AG
.set Select1_RS232__AMUX, CYREG_PRT2_AMUX
.set Select1_RS232__BIE, CYREG_PRT2_BIE
.set Select1_RS232__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Select1_RS232__BYP, CYREG_PRT2_BYP
.set Select1_RS232__CTL, CYREG_PRT2_CTL
.set Select1_RS232__DM0, CYREG_PRT2_DM0
.set Select1_RS232__DM1, CYREG_PRT2_DM1
.set Select1_RS232__DM2, CYREG_PRT2_DM2
.set Select1_RS232__DR, CYREG_PRT2_DR
.set Select1_RS232__INP_DIS, CYREG_PRT2_INP_DIS
.set Select1_RS232__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Select1_RS232__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Select1_RS232__LCD_EN, CYREG_PRT2_LCD_EN
.set Select1_RS232__MASK, 0x40
.set Select1_RS232__PORT, 2
.set Select1_RS232__PRT, CYREG_PRT2_PRT
.set Select1_RS232__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Select1_RS232__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Select1_RS232__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Select1_RS232__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Select1_RS232__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Select1_RS232__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Select1_RS232__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Select1_RS232__PS, CYREG_PRT2_PS
.set Select1_RS232__SHIFT, 6
.set Select1_RS232__SLW, CYREG_PRT2_SLW

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 66000000
.set BCLK__BUS_CLK__KHZ, 66000
.set BCLK__BUS_CLK__MHZ, 66
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 18
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E161069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 18
.set CYDEV_CHIP_MEMBER_4D, 13
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 19
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 17
.set CYDEV_CHIP_MEMBER_4I, 23
.set CYDEV_CHIP_MEMBER_4J, 14
.set CYDEV_CHIP_MEMBER_4K, 15
.set CYDEV_CHIP_MEMBER_4L, 22
.set CYDEV_CHIP_MEMBER_4M, 21
.set CYDEV_CHIP_MEMBER_4N, 10
.set CYDEV_CHIP_MEMBER_4O, 7
.set CYDEV_CHIP_MEMBER_4P, 20
.set CYDEV_CHIP_MEMBER_4Q, 12
.set CYDEV_CHIP_MEMBER_4R, 8
.set CYDEV_CHIP_MEMBER_4S, 11
.set CYDEV_CHIP_MEMBER_4T, 9
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 16
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 24
.set CYDEV_CHIP_MEMBER_FM3, 28
.set CYDEV_CHIP_MEMBER_FM4, 29
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 25
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 26
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 27
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00008007
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP, 1
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 3300
.set CYDEV_VDDIO0_MV, 3300
.set CYDEV_VDDIO1_MV, 3300
.set CYDEV_VDDIO2_MV, 3300
.set CYDEV_VDDIO3_MV, 3300
.set CYDEV_VIO0_MV, 3300
.set CYDEV_VIO1_MV, 3300
.set CYDEV_VIO2_MV, 3300
.set CYDEV_VIO3_MV, 3300
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
