INFO: [VRFC 10-2263] Analyzing Verilog file "D:/anny/Nthu_10601/HardwareDesign/lab1/lab1.srcs/sources_1/new/lab1_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab1_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/anny/Nthu_10601/HardwareDesign/lab1/lab1.srcs/sources_1/new/lab1_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab1_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/anny/Nthu_10601/HardwareDesign/lab1/lab1.srcs/sources_1/imports/lab1/mux4_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/anny/Nthu_10601/HardwareDesign/lab1/lab1.srcs/sim_1/imports/lab1/lab1_4_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab1_4_t
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/anny/Nthu_10601/HardwareDesign/lab1/lab1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
