# -*- mode: snippet -*-
# name: qps-Single-Multiply
# key: qps-DSP-Features-for-28-nm-Device-Single-Multiply
# --
// Single Multiply
-- Quartus Prime VHDL Template
-- Independent multiply
-- For use with the 28-nm device families

-- This template is applicable to 9x9, 18x18, 27x27, 36x18, 36x36 modes on Stratix-V
-- This template is applicable to 9x9, 18x19(signed), 27x27 modes on Arria-V and Cyclone-V

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity single_mult is
	generic
	(
		A_WIDTH : natural := 18;
		B_WIDTH : natural := 18
	);

	port
	(
	-- each multiplier can be signed or unsigned
	-- for mixed-sign multiplication, refer to mixed-sign template
		a	   : in signed	((A_WIDTH-1) downto 0);
		b	   : in signed	((B_WIDTH-1) downto 0);
		p	   : out signed ((A_WIDTH+B_WIDTH-1) downto 0)
	);

end entity;

architecture rtl of single_mult is
begin

	p <= a * b;

end rtl;
