#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Mar 28 18:40:28 2022
# Process ID: 19536
# Current directory: D:/desktop/COD_Labs/Lab2/Lab2_Q3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19440 D:\desktop\COD_Labs\Lab2\Lab2_Q3\Lab2_Q3.xpr
# Log file: D:/desktop/COD_Labs/Lab2/Lab2_Q3/vivado.log
# Journal file: D:/desktop/COD_Labs/Lab2/Lab2_Q3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/desktop/COD_Labs/Lab2/Lab2_Q3/Lab2_Q3.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Mar 28 18:44:21 2022] Launched synth_1...
Run output will be captured here: D:/desktop/COD_Labs/Lab2/Lab2_Q3/Lab2_Q3.runs/synth_1/runme.log
[Mon Mar 28 18:44:21 2022] Launched impl_1...
Run output will be captured here: D:/desktop/COD_Labs/Lab2/Lab2_Q3/Lab2_Q3.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 04 2020-05:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1018.391 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292ABF75DA
set_property PROGRAM.FILE {D:/desktop/COD_Labs/Lab2/Lab2_Q3/Lab2_Q3.runs/impl_1/RegFile.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/desktop/COD_Labs/Lab2/Lab2_Q3/Lab2_Q3.runs/impl_1/RegFile.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Mar 28 18:52:09 2022] Launched synth_1...
Run output will be captured here: D:/desktop/COD_Labs/Lab2/Lab2_Q3/Lab2_Q3.runs/synth_1/runme.log
[Mon Mar 28 18:52:09 2022] Launched impl_1...
Run output will be captured here: D:/desktop/COD_Labs/Lab2/Lab2_Q3/Lab2_Q3.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Mar 28 18:54:53 2022] Launched synth_1...
Run output will be captured here: D:/desktop/COD_Labs/Lab2/Lab2_Q3/Lab2_Q3.runs/synth_1/runme.log
[Mon Mar 28 18:54:53 2022] Launched impl_1...
Run output will be captured here: D:/desktop/COD_Labs/Lab2/Lab2_Q3/Lab2_Q3.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Mar 28 18:55:36 2022] Launched synth_1...
Run output will be captured here: D:/desktop/COD_Labs/Lab2/Lab2_Q3/Lab2_Q3.runs/synth_1/runme.log
[Mon Mar 28 18:55:36 2022] Launched impl_1...
Run output will be captured here: D:/desktop/COD_Labs/Lab2/Lab2_Q3/Lab2_Q3.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/desktop/COD_Labs/Lab2/Lab2_Q3/Lab2_Q3.runs/impl_1/RegFile.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Mar 28 19:06:12 2022] Launched synth_1...
Run output will be captured here: D:/desktop/COD_Labs/Lab2/Lab2_Q3/Lab2_Q3.runs/synth_1/runme.log
[Mon Mar 28 19:06:12 2022] Launched impl_1...
Run output will be captured here: D:/desktop/COD_Labs/Lab2/Lab2_Q3/Lab2_Q3.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/desktop/COD_Labs/Lab2/Lab2_Q3/Lab2_Q3.runs/impl_1/RegFile.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/desktop/COD_Labs/Lab2/Lab2_Q3/Lab2_Q3.runs/impl_1/RegFile.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292ABF75DA
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
Illegal char 'F' for base 16
Illegal char 'F' for base 16
Illegal char 'F' for base 16
Illegal char 'F' for base 16
Illegal char 'F' for base 16
Illegal char 'F' for base 16
Illegal char 'F' for base 16
Illegal char 'F' for base 16
Illegal char 'F' for base 16
set_property -dict [list CONFIG.default_data {ffff}] [get_ips dist_mem_gen_0]
generate_target all [get_files  D:/desktop/COD_Labs/Lab2/Lab2_Q3/Lab2_Q3.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'dist_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dist_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dist_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'dist_mem_gen_0'...
catch { config_ip_cache -export [get_ips -all dist_mem_gen_0] }
export_ip_user_files -of_objects [get_files D:/desktop/COD_Labs/Lab2/Lab2_Q3/Lab2_Q3.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -no_script -sync -force -quiet
reset_run dist_mem_gen_0_synth_1
launch_runs dist_mem_gen_0_synth_1 -jobs 4
[Mon Mar 28 20:01:21 2022] Launched dist_mem_gen_0_synth_1...
Run output will be captured here: D:/desktop/COD_Labs/Lab2/Lab2_Q3/Lab2_Q3.runs/dist_mem_gen_0_synth_1/runme.log
export_simulation -of_objects [get_files D:/desktop/COD_Labs/Lab2/Lab2_Q3/Lab2_Q3.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -directory D:/desktop/COD_Labs/Lab2/Lab2_Q3/Lab2_Q3.ip_user_files/sim_scripts -ip_user_files_dir D:/desktop/COD_Labs/Lab2/Lab2_Q3/Lab2_Q3.ip_user_files -ipstatic_source_dir D:/desktop/COD_Labs/Lab2/Lab2_Q3/Lab2_Q3.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/desktop/COD_Labs/Lab2/Lab2_Q3/Lab2_Q3.cache/compile_simlib/modelsim} {questa=D:/desktop/COD_Labs/Lab2/Lab2_Q3/Lab2_Q3.cache/compile_simlib/questa} {riviera=D:/desktop/COD_Labs/Lab2/Lab2_Q3/Lab2_Q3.cache/compile_simlib/riviera} {activehdl=D:/desktop/COD_Labs/Lab2/Lab2_Q3/Lab2_Q3.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Mar 28 20:27:04 2022] Launched synth_1...
Run output will be captured here: D:/desktop/COD_Labs/Lab2/Lab2_Q3/Lab2_Q3.runs/synth_1/runme.log
[Mon Mar 28 20:27:04 2022] Launched impl_1...
Run output will be captured here: D:/desktop/COD_Labs/Lab2/Lab2_Q3/Lab2_Q3.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Mar 28 20:28:15 2022] Launched synth_1...
Run output will be captured here: D:/desktop/COD_Labs/Lab2/Lab2_Q3/Lab2_Q3.runs/synth_1/runme.log
[Mon Mar 28 20:28:15 2022] Launched impl_1...
Run output will be captured here: D:/desktop/COD_Labs/Lab2/Lab2_Q3/Lab2_Q3.runs/impl_1/runme.log
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Mar 28 20:34:39 2022] Launched synth_1...
Run output will be captured here: D:/desktop/COD_Labs/Lab2/Lab2_Q3/Lab2_Q3.runs/synth_1/runme.log
[Mon Mar 28 20:34:39 2022] Launched impl_1...
Run output will be captured here: D:/desktop/COD_Labs/Lab2/Lab2_Q3/Lab2_Q3.runs/impl_1/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292ABF75DA
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/desktop/COD_Labs/Lab2/Lab2_Q3/Lab2_Q3.runs/impl_1/RegFile.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/desktop/COD_Labs/Lab2/Lab2_Q3/Lab2_Q3.runs/impl_1/RegFile.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Mar 28 20:42:37 2022] Launched synth_1...
Run output will be captured here: D:/desktop/COD_Labs/Lab2/Lab2_Q3/Lab2_Q3.runs/synth_1/runme.log
[Mon Mar 28 20:42:37 2022] Launched impl_1...
Run output will be captured here: D:/desktop/COD_Labs/Lab2/Lab2_Q3/Lab2_Q3.runs/impl_1/runme.log
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/desktop/COD_Labs/Lab2/Lab2_Q3/Lab2_Q3.runs/impl_1/RegFile.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Mar 28 20:49:54 2022] Launched synth_1...
Run output will be captured here: D:/desktop/COD_Labs/Lab2/Lab2_Q3/Lab2_Q3.runs/synth_1/runme.log
[Mon Mar 28 20:49:54 2022] Launched impl_1...
Run output will be captured here: D:/desktop/COD_Labs/Lab2/Lab2_Q3/Lab2_Q3.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/desktop/COD_Labs/Lab2/Lab2_Q3/Lab2_Q3.runs/impl_1/RegFile.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Mar 28 20:54:20 2022] Launched synth_1...
Run output will be captured here: D:/desktop/COD_Labs/Lab2/Lab2_Q3/Lab2_Q3.runs/synth_1/runme.log
[Mon Mar 28 20:54:20 2022] Launched impl_1...
Run output will be captured here: D:/desktop/COD_Labs/Lab2/Lab2_Q3/Lab2_Q3.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/desktop/COD_Labs/Lab2/Lab2_Q3/Lab2_Q3.runs/impl_1/RegFile.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Mar 28 21:01:16 2022] Launched synth_1...
Run output will be captured here: D:/desktop/COD_Labs/Lab2/Lab2_Q3/Lab2_Q3.runs/synth_1/runme.log
[Mon Mar 28 21:01:16 2022] Launched impl_1...
Run output will be captured here: D:/desktop/COD_Labs/Lab2/Lab2_Q3/Lab2_Q3.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/desktop/COD_Labs/Lab2/Lab2_Q3/Lab2_Q3.runs/impl_1/RegFile.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Mar 28 21:05:05 2022] Launched synth_1...
Run output will be captured here: D:/desktop/COD_Labs/Lab2/Lab2_Q3/Lab2_Q3.runs/synth_1/runme.log
[Mon Mar 28 21:05:05 2022] Launched impl_1...
Run output will be captured here: D:/desktop/COD_Labs/Lab2/Lab2_Q3/Lab2_Q3.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/desktop/COD_Labs/Lab2/Lab2_Q3/Lab2_Q3.runs/impl_1/RegFile.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Mon Mar 28 22:03:34 2022...
