// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module zynq_base_v_tpg_0_0_tpgBackground (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        height,
        width,
        bck_motion_en,
        patternId,
        ZplateHorContStart,
        ZplateHorContDelta,
        ZplateVerContStart,
        ZplateVerContDelta,
        dpDynamicRange,
        dpYUVCoef,
        motionSpeed,
        colorFormat,
        outImg_din,
        outImg_full_n,
        outImg_write
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_state2 = 4'd2;
parameter    ap_ST_fsm_pp0_stage0 = 4'd4;
parameter    ap_ST_fsm_state16 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [15:0] height;
input  [15:0] width;
input  [15:0] bck_motion_en;
input  [7:0] patternId;
input  [15:0] ZplateHorContStart;
input  [15:0] ZplateHorContDelta;
input  [15:0] ZplateVerContStart;
input  [15:0] ZplateVerContDelta;
input  [7:0] dpDynamicRange;
input  [7:0] dpYUVCoef;
input  [7:0] motionSpeed;
input  [7:0] colorFormat;
output  [23:0] outImg_din;
input   outImg_full_n;
output   outImg_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg outImg_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg   [7:0] rampStart;
reg   [15:0] rampVal_1;
reg   [7:0] rampVal;
reg   [31:0] s;
reg   [7:0] hBarSel_2;
reg   [31:0] count;
reg   [15:0] zonePlateVAddr;
reg   [2:0] vBarSel;
reg   [2:0] hBarSel;
reg   [15:0] hdata;
reg   [7:0] vBarSel_2;
reg   [2:0] hBarSel_3;
reg   [15:0] rampVal_2;
wire   [1:0] redYuv_address0;
reg    redYuv_ce0;
wire   [7:0] redYuv_q0;
wire   [1:0] grnYuv_address0;
reg    grnYuv_ce0;
wire   [7:0] grnYuv_q0;
wire   [1:0] bluYuv_address0;
reg    bluYuv_ce0;
wire   [7:0] bluYuv_q0;
wire   [1:0] blkYuv_address0;
reg    blkYuv_ce0;
wire   [7:0] blkYuv_q0;
wire   [1:0] whiYuv_address0;
reg    whiYuv_ce0;
wire   [7:0] whiYuv_q0;
reg   [0:0] guard_variable_for_tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_short_unsigned_char_unsigned_short_unsigned_short_hBarSel;
reg   [10:0] xBar_V;
reg   [2:0] tpgBarSelRgb_r_address0;
reg    tpgBarSelRgb_r_ce0;
wire   [1:0] tpgBarSelRgb_r_q0;
reg   [2:0] tpgBarSelRgb_g_address0;
reg    tpgBarSelRgb_g_ce0;
wire   [1:0] tpgBarSelRgb_g_q0;
reg   [2:0] tpgBarSelRgb_b_address0;
reg    tpgBarSelRgb_b_ce0;
wire   [1:0] tpgBarSelRgb_b_q0;
reg   [2:0] tpgBarSelYuv_y_address0;
reg    tpgBarSelYuv_y_ce0;
wire   [7:0] tpgBarSelYuv_y_q0;
reg   [2:0] tpgBarSelYuv_v_address0;
reg    tpgBarSelYuv_v_ce0;
wire   [7:0] tpgBarSelYuv_v_q0;
reg   [2:0] tpgBarSelYuv_u_address0;
reg    tpgBarSelYuv_u_ce0;
wire   [7:0] tpgBarSelYuv_u_q0;
reg   [15:0] zonePlateVDelta;
wire   [10:0] tpgSinTableArray_address0;
reg    tpgSinTableArray_ce0;
wire  signed [19:0] tpgSinTableArray_q0;
reg   [9:0] yCount_V;
reg   [9:0] xCount_V;
wire   [5:0] tpgTartanBarArray_address0;
reg    tpgTartanBarArray_ce0;
wire   [2:0] tpgTartanBarArray_q0;
wire   [10:0] tpgSinTableArray_9bit_address0;
reg    tpgSinTableArray_9bit_ce0;
wire   [8:0] tpgSinTableArray_9bit_q0;
wire   [10:0] tpgSinTableArray_9bit_address1;
reg    tpgSinTableArray_9bit_ce1;
wire   [8:0] tpgSinTableArray_9bit_q1;
wire   [10:0] tpgSinTableArray_9bit_address2;
reg    tpgSinTableArray_9bit_ce2;
wire   [8:0] tpgSinTableArray_9bit_q2;
reg   [9:0] yCount_V_3;
reg   [9:0] xCount_V_3;
wire   [4:0] tpgCheckerBoardArray_address0;
reg    tpgCheckerBoardArray_ce0;
wire   [1:0] tpgCheckerBoardArray_q0;
reg   [27:0] rSerie_V;
reg   [27:0] gSerie_V;
reg   [27:0] bSerie_V;
reg    outImg_blk_n;
reg    ap_enable_reg_pp0_iter12;
wire    ap_block_pp0_stage0;
reg   [0:0] icmp_ln527_reg_4624;
reg   [0:0] icmp_ln527_reg_4624_pp0_iter11_reg;
reg   [15:0] x_reg_904;
reg   [15:0] x_reg_904_pp0_iter1_reg;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state3_pp0_stage0_iter0;
wire    ap_block_state4_pp0_stage0_iter1;
wire    ap_block_state5_pp0_stage0_iter2;
wire    ap_block_state6_pp0_stage0_iter3;
wire    ap_block_state7_pp0_stage0_iter4;
wire    ap_block_state8_pp0_stage0_iter5;
wire    ap_block_state9_pp0_stage0_iter6;
wire    ap_block_state10_pp0_stage0_iter7;
wire    ap_block_state11_pp0_stage0_iter8;
wire    ap_block_state12_pp0_stage0_iter9;
wire    ap_block_state13_pp0_stage0_iter10;
wire    ap_block_state14_pp0_stage0_iter11;
reg    ap_block_state15_pp0_stage0_iter12;
reg    ap_block_pp0_stage0_11001;
reg   [15:0] x_reg_904_pp0_iter2_reg;
reg   [15:0] x_reg_904_pp0_iter3_reg;
reg   [15:0] x_reg_904_pp0_iter4_reg;
reg   [15:0] x_reg_904_pp0_iter5_reg;
reg   [15:0] x_reg_904_pp0_iter6_reg;
reg   [15:0] x_reg_904_pp0_iter7_reg;
reg   [15:0] x_reg_904_pp0_iter8_reg;
reg   [15:0] phi_mul_reg_916;
wire   [7:0] patternId_read_read_fu_510_p2;
wire   [0:0] cmp2_i209_fu_1316_p2;
wire   [7:0] outpix_val_V_0_fu_1322_p3;
wire   [7:0] select_ln573_fu_1336_p3;
wire   [0:0] cmp6_i_fu_1344_p2;
wire   [7:0] outpix_val_V_0_1_fu_1350_p3;
wire   [7:0] select_ln589_cast_fu_1358_p3;
wire   [7:0] select_ln589_cast_cast_cast_cast_fu_1366_p3;
wire   [7:0] outpix_val_V_2_1_fu_1374_p3;
wire   [7:0] outpix_val_V_2_2_fu_1382_p3;
wire   [7:0] outpix_val_V_2_3_fu_1390_p3;
wire   [9:0] barWidthMinSamples_fu_1414_p2;
wire   [0:0] icmp_fu_1436_p2;
wire   [0:0] icmp196_fu_1452_p2;
wire   [10:0] barWidth_fu_1464_p4;
wire   [11:0] barWidth_cast_fu_1474_p1;
wire   [0:0] cmp56_i_fu_1478_p2;
wire   [10:0] sub_i_i_i_fu_1498_p2;
reg   [7:0] rampStart_1_reg_4506;
wire   [15:0] zext_ln1098_fu_1508_p1;
reg   [15:0] zext_ln1098_reg_4513;
wire   [7:0] outpix_val_V_1_16_fu_1576_p3;
reg   [7:0] outpix_val_V_1_16_reg_4518;
wire   [15:0] shl_ln_fu_1584_p3;
reg   [15:0] shl_ln_reg_4524;
wire   [1:0] select_ln1150_1_fu_1592_p3;
wire   [15:0] y_2_fu_1690_p2;
reg   [15:0] y_2_reg_4539;
wire    ap_CS_fsm_state2;
wire   [0:0] icmp_ln525_fu_1700_p2;
wire   [0:0] cmp11_i304_fu_1705_p2;
reg   [0:0] cmp11_i304_reg_4548;
wire   [7:0] add_ln1517_fu_1721_p2;
reg   [7:0] add_ln1517_reg_4553;
wire   [0:0] icmp_ln1607_fu_1726_p2;
reg   [0:0] icmp_ln1607_reg_4558;
wire   [0:0] icmp_ln1607_1_fu_1732_p2;
reg   [0:0] icmp_ln1607_1_reg_4564;
wire   [0:0] or_ln1607_fu_1738_p2;
reg   [0:0] or_ln1607_reg_4570;
wire   [0:0] icmp_ln1607_2_fu_1744_p2;
reg   [0:0] icmp_ln1607_2_reg_4575;
wire   [15:0] x_2_fu_1821_p2;
reg   [15:0] x_2_reg_4598;
reg    ap_enable_reg_pp0_iter0;
wire   [0:0] outpix_val_V_0_20_fu_1827_p1;
reg   [0:0] outpix_val_V_0_20_reg_4603;
reg   [0:0] outpix_val_V_0_20_reg_4603_pp0_iter1_reg;
reg   [0:0] outpix_val_V_0_20_reg_4603_pp0_iter2_reg;
reg   [0:0] outpix_val_V_0_20_reg_4603_pp0_iter3_reg;
reg   [0:0] outpix_val_V_0_20_reg_4603_pp0_iter4_reg;
reg   [0:0] outpix_val_V_0_20_reg_4603_pp0_iter5_reg;
reg   [0:0] outpix_val_V_0_20_reg_4603_pp0_iter6_reg;
reg   [0:0] outpix_val_V_0_20_reg_4603_pp0_iter7_reg;
reg   [0:0] outpix_val_V_0_20_reg_4603_pp0_iter8_reg;
reg   [0:0] outpix_val_V_0_20_reg_4603_pp0_iter9_reg;
reg   [0:0] outpix_val_V_0_20_reg_4603_pp0_iter10_reg;
wire   [0:0] icmp_ln527_fu_1847_p2;
reg   [0:0] icmp_ln527_reg_4624_pp0_iter1_reg;
reg   [0:0] icmp_ln527_reg_4624_pp0_iter2_reg;
reg   [0:0] icmp_ln527_reg_4624_pp0_iter3_reg;
reg   [0:0] icmp_ln527_reg_4624_pp0_iter4_reg;
reg   [0:0] icmp_ln527_reg_4624_pp0_iter5_reg;
reg   [0:0] icmp_ln527_reg_4624_pp0_iter6_reg;
reg   [0:0] icmp_ln527_reg_4624_pp0_iter7_reg;
reg   [0:0] icmp_ln527_reg_4624_pp0_iter8_reg;
reg   [0:0] icmp_ln527_reg_4624_pp0_iter9_reg;
reg   [0:0] icmp_ln527_reg_4624_pp0_iter10_reg;
wire   [0:0] icmp_ln1089_fu_1852_p2;
reg   [0:0] icmp_ln1089_reg_4628;
reg   [0:0] icmp_ln1089_reg_4628_pp0_iter1_reg;
reg   [0:0] icmp_ln1089_reg_4628_pp0_iter2_reg;
reg   [0:0] icmp_ln1089_reg_4628_pp0_iter3_reg;
reg   [0:0] icmp_ln1089_reg_4628_pp0_iter4_reg;
reg   [0:0] icmp_ln1089_reg_4628_pp0_iter5_reg;
reg   [0:0] icmp_ln1089_reg_4628_pp0_iter6_reg;
reg   [0:0] icmp_ln1089_reg_4628_pp0_iter7_reg;
reg   [0:0] icmp_ln1089_reg_4628_pp0_iter8_reg;
reg   [0:0] icmp_ln1089_reg_4628_pp0_iter9_reg;
reg   [0:0] icmp_ln1089_reg_4628_pp0_iter10_reg;
wire   [0:0] icmp_ln1599_fu_1858_p2;
reg   [0:0] icmp_ln1599_reg_4636;
reg   [0:0] icmp_ln1599_reg_4636_pp0_iter1_reg;
reg   [0:0] icmp_ln1599_reg_4636_pp0_iter2_reg;
reg   [0:0] icmp_ln1599_reg_4636_pp0_iter3_reg;
reg   [0:0] icmp_ln1599_reg_4636_pp0_iter4_reg;
reg   [0:0] icmp_ln1599_reg_4636_pp0_iter5_reg;
reg   [0:0] icmp_ln1599_reg_4636_pp0_iter6_reg;
reg   [0:0] icmp_ln1599_reg_4636_pp0_iter7_reg;
reg   [0:0] icmp_ln1599_reg_4636_pp0_iter8_reg;
reg   [0:0] icmp_ln1599_reg_4636_pp0_iter9_reg;
reg   [0:0] icmp_ln1599_reg_4636_pp0_iter10_reg;
wire   [0:0] icmp_ln1545_fu_1870_p2;
reg   [0:0] icmp_ln1545_reg_4641;
reg   [0:0] icmp_ln1545_reg_4641_pp0_iter1_reg;
reg   [0:0] icmp_ln1545_reg_4641_pp0_iter2_reg;
reg   [0:0] icmp_ln1545_reg_4641_pp0_iter3_reg;
reg   [0:0] icmp_ln1545_reg_4641_pp0_iter4_reg;
reg   [0:0] icmp_ln1545_reg_4641_pp0_iter5_reg;
reg   [0:0] icmp_ln1545_reg_4641_pp0_iter6_reg;
reg   [0:0] icmp_ln1545_reg_4641_pp0_iter7_reg;
wire   [0:0] icmp_ln1386_fu_1921_p2;
reg   [0:0] icmp_ln1386_reg_4660;
reg   [0:0] icmp_ln1386_reg_4660_pp0_iter1_reg;
reg   [0:0] icmp_ln1386_reg_4660_pp0_iter2_reg;
reg   [0:0] icmp_ln1386_reg_4660_pp0_iter3_reg;
reg   [0:0] icmp_ln1386_reg_4660_pp0_iter4_reg;
reg   [0:0] icmp_ln1386_reg_4660_pp0_iter5_reg;
reg   [0:0] icmp_ln1386_reg_4660_pp0_iter6_reg;
reg   [0:0] icmp_ln1386_reg_4660_pp0_iter7_reg;
wire   [0:0] icmp_ln1342_fu_1945_p2;
reg   [0:0] icmp_ln1342_reg_4664;
reg   [0:0] icmp_ln1342_reg_4664_pp0_iter1_reg;
reg   [0:0] icmp_ln1342_reg_4664_pp0_iter2_reg;
reg   [0:0] icmp_ln1342_reg_4664_pp0_iter3_reg;
reg   [0:0] icmp_ln1342_reg_4664_pp0_iter4_reg;
wire   [0:0] and_ln1348_fu_1951_p2;
reg   [0:0] and_ln1348_reg_4668;
reg   [0:0] and_ln1348_reg_4668_pp0_iter1_reg;
reg   [0:0] and_ln1348_reg_4668_pp0_iter2_reg;
reg   [0:0] and_ln1348_reg_4668_pp0_iter3_reg;
reg   [0:0] and_ln1348_reg_4668_pp0_iter4_reg;
wire   [0:0] icmp_ln1110_fu_2020_p2;
reg   [0:0] icmp_ln1110_reg_4677;
reg   [0:0] icmp_ln1110_reg_4677_pp0_iter1_reg;
reg   [0:0] icmp_ln1110_reg_4677_pp0_iter2_reg;
reg   [0:0] icmp_ln1110_reg_4677_pp0_iter3_reg;
reg   [0:0] icmp_ln1110_reg_4677_pp0_iter4_reg;
reg   [0:0] icmp_ln1110_reg_4677_pp0_iter5_reg;
reg   [0:0] icmp_ln1110_reg_4677_pp0_iter6_reg;
reg   [0:0] icmp_ln1110_reg_4677_pp0_iter7_reg;
reg   [0:0] icmp_ln1110_reg_4677_pp0_iter8_reg;
reg   [0:0] icmp_ln1110_reg_4677_pp0_iter9_reg;
wire   [0:0] and_ln1550_fu_2039_p2;
reg   [0:0] and_ln1550_reg_4681;
reg   [0:0] and_ln1550_reg_4681_pp0_iter2_reg;
reg   [0:0] and_ln1550_reg_4681_pp0_iter3_reg;
reg   [0:0] and_ln1550_reg_4681_pp0_iter4_reg;
reg   [0:0] and_ln1550_reg_4681_pp0_iter5_reg;
reg   [0:0] and_ln1550_reg_4681_pp0_iter6_reg;
reg   [0:0] and_ln1550_reg_4681_pp0_iter7_reg;
wire   [0:0] icmp_ln878_5_fu_2066_p2;
reg   [0:0] icmp_ln878_5_reg_4685;
reg   [0:0] icmp_ln878_5_reg_4685_pp0_iter2_reg;
reg   [0:0] icmp_ln878_5_reg_4685_pp0_iter3_reg;
reg   [0:0] icmp_ln878_5_reg_4685_pp0_iter4_reg;
reg   [0:0] icmp_ln878_5_reg_4685_pp0_iter5_reg;
reg   [0:0] icmp_ln878_5_reg_4685_pp0_iter6_reg;
reg   [0:0] icmp_ln878_5_reg_4685_pp0_iter7_reg;
wire   [7:0] r_fu_2118_p3;
reg   [7:0] r_reg_4689;
reg   [7:0] r_reg_4689_pp0_iter2_reg;
reg   [7:0] r_reg_4689_pp0_iter3_reg;
reg   [7:0] r_reg_4689_pp0_iter4_reg;
wire   [7:0] g_fu_2150_p3;
reg   [7:0] g_reg_4695;
reg   [7:0] g_reg_4695_pp0_iter2_reg;
reg   [7:0] g_reg_4695_pp0_iter3_reg;
reg   [7:0] g_reg_4695_pp0_iter4_reg;
wire   [7:0] b_fu_2182_p3;
reg   [7:0] b_reg_4700;
reg   [7:0] b_reg_4700_pp0_iter2_reg;
reg   [7:0] b_reg_4700_pp0_iter3_reg;
reg   [7:0] b_reg_4700_pp0_iter4_reg;
reg   [7:0] b_reg_4700_pp0_iter5_reg;
reg   [7:0] b_reg_4700_pp0_iter6_reg;
reg   [7:0] b_reg_4700_pp0_iter7_reg;
reg   [7:0] b_reg_4700_pp0_iter8_reg;
reg   [7:0] b_reg_4700_pp0_iter9_reg;
reg   [7:0] b_reg_4700_pp0_iter10_reg;
wire   [14:0] zext_ln1301_fu_2190_p1;
reg   [14:0] zext_ln1301_reg_4708;
wire   [15:0] zext_ln1301_1_fu_2194_p1;
reg   [15:0] zext_ln1301_1_reg_4714;
wire   [0:0] and_ln1391_fu_2211_p2;
reg   [0:0] and_ln1391_reg_4721;
reg   [0:0] and_ln1391_reg_4721_pp0_iter2_reg;
reg   [0:0] and_ln1391_reg_4721_pp0_iter3_reg;
reg   [0:0] and_ln1391_reg_4721_pp0_iter4_reg;
reg   [0:0] and_ln1391_reg_4721_pp0_iter5_reg;
reg   [0:0] and_ln1391_reg_4721_pp0_iter6_reg;
reg   [0:0] and_ln1391_reg_4721_pp0_iter7_reg;
wire   [0:0] icmp_ln878_4_fu_2238_p2;
reg   [0:0] icmp_ln878_4_reg_4725;
reg   [0:0] icmp_ln878_4_reg_4725_pp0_iter2_reg;
reg   [0:0] icmp_ln878_4_reg_4725_pp0_iter3_reg;
reg   [0:0] icmp_ln878_4_reg_4725_pp0_iter4_reg;
reg   [0:0] icmp_ln878_4_reg_4725_pp0_iter5_reg;
reg   [0:0] icmp_ln878_4_reg_4725_pp0_iter6_reg;
reg   [0:0] icmp_ln878_4_reg_4725_pp0_iter7_reg;
wire   [0:0] icmp_ln1225_fu_2266_p2;
reg   [0:0] icmp_ln1225_reg_4729;
reg   [0:0] icmp_ln1225_reg_4729_pp0_iter2_reg;
reg   [0:0] icmp_ln1225_reg_4729_pp0_iter3_reg;
reg   [0:0] icmp_ln1225_reg_4729_pp0_iter4_reg;
reg   [0:0] icmp_ln1225_reg_4729_pp0_iter5_reg;
reg   [0:0] icmp_ln1225_reg_4729_pp0_iter6_reg;
reg   [0:0] icmp_ln1225_reg_4729_pp0_iter7_reg;
reg   [0:0] icmp_ln1225_reg_4729_pp0_iter8_reg;
wire   [0:0] icmp_ln878_3_fu_2286_p2;
reg   [0:0] icmp_ln878_3_reg_4736;
reg   [0:0] icmp_ln878_3_reg_4736_pp0_iter2_reg;
reg   [0:0] icmp_ln878_3_reg_4736_pp0_iter3_reg;
reg   [0:0] icmp_ln878_3_reg_4736_pp0_iter4_reg;
reg   [0:0] icmp_ln878_3_reg_4736_pp0_iter5_reg;
reg   [0:0] icmp_ln878_3_reg_4736_pp0_iter6_reg;
reg   [0:0] icmp_ln878_3_reg_4736_pp0_iter7_reg;
reg   [0:0] icmp_ln878_3_reg_4736_pp0_iter8_reg;
reg   [0:0] icmp_ln878_3_reg_4736_pp0_iter9_reg;
wire   [0:0] icmp_ln1256_fu_2314_p2;
reg   [0:0] icmp_ln1256_reg_4740;
reg   [0:0] icmp_ln1256_reg_4740_pp0_iter2_reg;
reg   [0:0] icmp_ln1256_reg_4740_pp0_iter3_reg;
reg   [0:0] icmp_ln1256_reg_4740_pp0_iter4_reg;
reg   [0:0] icmp_ln1256_reg_4740_pp0_iter5_reg;
reg   [0:0] icmp_ln1256_reg_4740_pp0_iter6_reg;
reg   [0:0] icmp_ln1256_reg_4740_pp0_iter7_reg;
reg   [0:0] icmp_ln1256_reg_4740_pp0_iter8_reg;
reg   [0:0] icmp_ln1256_reg_4740_pp0_iter9_reg;
reg   [0:0] icmp_ln1256_reg_4740_pp0_iter10_reg;
wire   [0:0] icmp_ln1258_fu_2326_p2;
reg   [0:0] icmp_ln1258_reg_4744;
reg   [0:0] icmp_ln1258_reg_4744_pp0_iter2_reg;
reg   [0:0] icmp_ln1258_reg_4744_pp0_iter3_reg;
reg   [0:0] icmp_ln1258_reg_4744_pp0_iter4_reg;
reg   [0:0] icmp_ln1258_reg_4744_pp0_iter5_reg;
reg   [0:0] icmp_ln1258_reg_4744_pp0_iter6_reg;
reg   [0:0] icmp_ln1258_reg_4744_pp0_iter7_reg;
reg   [0:0] icmp_ln1258_reg_4744_pp0_iter8_reg;
reg   [0:0] icmp_ln1258_reg_4744_pp0_iter9_reg;
reg   [0:0] icmp_ln1258_reg_4744_pp0_iter10_reg;
wire  signed [15:0] grp_fu_4029_p3;
reg    ap_enable_reg_pp0_iter4;
wire  signed [15:0] grp_fu_4037_p3;
reg  signed [15:0] add_ln1303_reg_4763;
reg  signed [15:0] add_ln1303_reg_4763_pp0_iter5_reg;
reg  signed [15:0] add_ln1303_reg_4763_pp0_iter6_reg;
reg  signed [15:0] add_ln1303_reg_4763_pp0_iter7_reg;
reg  signed [15:0] add_ln1303_reg_4763_pp0_iter8_reg;
reg  signed [15:0] add_ln1303_reg_4763_pp0_iter9_reg;
reg  signed [15:0] add_ln1303_reg_4763_pp0_iter10_reg;
wire   [7:0] outpix_val_V_0_19_fu_2481_p3;
reg   [7:0] outpix_val_V_0_19_reg_4774;
reg   [7:0] outpix_val_V_0_19_reg_4774_pp0_iter6_reg;
reg   [7:0] outpix_val_V_0_19_reg_4774_pp0_iter7_reg;
reg   [7:0] outpix_val_V_0_19_reg_4774_pp0_iter8_reg;
reg   [7:0] outpix_val_V_0_19_reg_4774_pp0_iter9_reg;
reg   [7:0] outpix_val_V_0_19_reg_4774_pp0_iter10_reg;
wire   [7:0] g_2_fu_2487_p3;
reg   [7:0] g_2_reg_4779;
reg   [7:0] g_2_reg_4779_pp0_iter6_reg;
reg   [7:0] g_2_reg_4779_pp0_iter7_reg;
reg   [7:0] g_2_reg_4779_pp0_iter8_reg;
reg   [7:0] g_2_reg_4779_pp0_iter9_reg;
reg   [7:0] g_2_reg_4779_pp0_iter10_reg;
reg   [15:0] zonePlateVAddr_loc_0_load_1_reg_4785;
wire   [15:0] add_ln537_fu_2531_p2;
reg    ap_enable_reg_pp0_iter6;
wire   [4:0] shl_i5_fu_2563_p3;
wire   [7:0] add_ln1557_fu_2571_p2;
wire   [4:0] shl_i4_fu_2593_p3;
wire   [10:0] shl_i2_fu_2607_p3;
wire   [7:0] zext_ln1398_fu_2625_p1;
wire   [10:0] zext_ln1405_fu_2643_p1;
reg   [7:0] grp_load_fu_1222_p1;
reg    ap_enable_reg_pp0_iter9;
reg   [0:0] grp_load_fu_1219_p1;
wire   [0:0] guard_variable_for_tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_short_unsigned_char_unsigned_short_unsigned_short_hBarSel_load_load_fu_2856_p1;
wire   [7:0] trunc_ln1229_fu_2860_p1;
wire   [7:0] empty_64_fu_2870_p1;
wire   [0:0] icmp_ln1262_fu_2895_p2;
reg   [0:0] icmp_ln1262_reg_4898;
reg   [0:0] icmp_ln1262_reg_4898_pp0_iter10_reg;
wire   [0:0] icmp_ln1264_fu_2911_p2;
reg   [0:0] icmp_ln1264_reg_4902;
reg   [0:0] icmp_ln1264_reg_4902_pp0_iter10_reg;
wire   [7:0] select_ln1324_fu_3649_p3;
reg   [7:0] select_ln1324_reg_5021;
wire   [7:0] outpix_val_V_0_18_fu_3779_p2;
reg   [7:0] outpix_val_V_0_18_reg_5026;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_flush_enable;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter10;
reg    ap_condition_pp0_exit_iter9_state12;
reg    ap_enable_reg_pp0_iter11;
wire    grp_tpgPatternDPColorSquare_fu_1153_ap_start;
wire    grp_tpgPatternDPColorSquare_fu_1153_ap_done;
wire    grp_tpgPatternDPColorSquare_fu_1153_ap_idle;
wire    grp_tpgPatternDPColorSquare_fu_1153_ap_ready;
reg    grp_tpgPatternDPColorSquare_fu_1153_ap_ce;
wire   [7:0] grp_tpgPatternDPColorSquare_fu_1153_ap_return_0;
wire   [7:0] grp_tpgPatternDPColorSquare_fu_1153_ap_return_1;
wire   [7:0] grp_tpgPatternDPColorSquare_fu_1153_ap_return_2;
reg    ap_predicate_op463_call_state12;
wire    ap_block_state3_pp0_stage0_iter0_ignore_call0;
wire    ap_block_state4_pp0_stage0_iter1_ignore_call0;
wire    ap_block_state5_pp0_stage0_iter2_ignore_call0;
wire    ap_block_state6_pp0_stage0_iter3_ignore_call0;
wire    ap_block_state7_pp0_stage0_iter4_ignore_call0;
wire    ap_block_state8_pp0_stage0_iter5_ignore_call0;
wire    ap_block_state9_pp0_stage0_iter6_ignore_call0;
wire    ap_block_state10_pp0_stage0_iter7_ignore_call0;
wire    ap_block_state11_pp0_stage0_iter8_ignore_call0;
wire    ap_block_state12_pp0_stage0_iter9_ignore_call0;
wire    ap_block_state13_pp0_stage0_iter10_ignore_call0;
wire    ap_block_state14_pp0_stage0_iter11_ignore_call0;
reg    ap_block_state15_pp0_stage0_iter12_ignore_call0;
reg    ap_block_pp0_stage0_11001_ignoreCallOp463;
wire    grp_tpgPatternCrossHatch_fu_1198_ap_start;
wire    grp_tpgPatternCrossHatch_fu_1198_ap_done;
wire    grp_tpgPatternCrossHatch_fu_1198_ap_idle;
wire    grp_tpgPatternCrossHatch_fu_1198_ap_ready;
reg    grp_tpgPatternCrossHatch_fu_1198_ap_ce;
wire   [7:0] grp_tpgPatternCrossHatch_fu_1198_ap_return_0;
wire   [7:0] grp_tpgPatternCrossHatch_fu_1198_ap_return_1;
wire   [7:0] grp_tpgPatternCrossHatch_fu_1198_ap_return_2;
reg    ap_predicate_op473_call_state12;
reg    ap_block_pp0_stage0_11001_ignoreCallOp473;
wire   [15:0] grp_reg_unsigned_short_s_fu_1971_ap_return;
reg    grp_reg_unsigned_short_s_fu_1971_ap_ce;
reg    ap_predicate_op219_call_state3;
wire    ap_block_state3_pp0_stage0_iter0_ignore_call3;
wire    ap_block_state4_pp0_stage0_iter1_ignore_call3;
wire    ap_block_state5_pp0_stage0_iter2_ignore_call3;
wire    ap_block_state6_pp0_stage0_iter3_ignore_call3;
wire    ap_block_state7_pp0_stage0_iter4_ignore_call3;
wire    ap_block_state8_pp0_stage0_iter5_ignore_call3;
wire    ap_block_state9_pp0_stage0_iter6_ignore_call3;
wire    ap_block_state10_pp0_stage0_iter7_ignore_call3;
wire    ap_block_state11_pp0_stage0_iter8_ignore_call3;
wire    ap_block_state12_pp0_stage0_iter9_ignore_call3;
wire    ap_block_state13_pp0_stage0_iter10_ignore_call3;
wire    ap_block_state14_pp0_stage0_iter11_ignore_call3;
reg    ap_block_state15_pp0_stage0_iter12_ignore_call3;
reg    ap_block_pp0_stage0_11001_ignoreCallOp219;
wire   [31:0] grp_reg_int_s_fu_2356_d;
wire   [31:0] grp_reg_int_s_fu_2356_ap_return;
reg    grp_reg_int_s_fu_2356_ap_ce;
reg    ap_predicate_op329_call_state6;
wire    ap_block_state3_pp0_stage0_iter0_ignore_call6;
wire    ap_block_state4_pp0_stage0_iter1_ignore_call6;
wire    ap_block_state5_pp0_stage0_iter2_ignore_call6;
wire    ap_block_state6_pp0_stage0_iter3_ignore_call6;
wire    ap_block_state7_pp0_stage0_iter4_ignore_call6;
wire    ap_block_state8_pp0_stage0_iter5_ignore_call6;
wire    ap_block_state9_pp0_stage0_iter6_ignore_call6;
wire    ap_block_state10_pp0_stage0_iter7_ignore_call6;
wire    ap_block_state11_pp0_stage0_iter8_ignore_call6;
wire    ap_block_state12_pp0_stage0_iter9_ignore_call6;
wire    ap_block_state13_pp0_stage0_iter10_ignore_call6;
wire    ap_block_state14_pp0_stage0_iter11_ignore_call6;
reg    ap_block_state15_pp0_stage0_iter12_ignore_call6;
reg    ap_block_pp0_stage0_11001_ignoreCallOp329;
wire   [31:0] grp_reg_int_s_fu_2923_d;
wire   [31:0] grp_reg_int_s_fu_2923_ap_return;
reg    grp_reg_int_s_fu_2923_ap_ce;
reg    ap_predicate_op529_call_state12;
wire    ap_block_state3_pp0_stage0_iter0_ignore_call1;
wire    ap_block_state4_pp0_stage0_iter1_ignore_call1;
wire    ap_block_state5_pp0_stage0_iter2_ignore_call1;
wire    ap_block_state6_pp0_stage0_iter3_ignore_call1;
wire    ap_block_state7_pp0_stage0_iter4_ignore_call1;
wire    ap_block_state8_pp0_stage0_iter5_ignore_call1;
wire    ap_block_state9_pp0_stage0_iter6_ignore_call1;
wire    ap_block_state10_pp0_stage0_iter7_ignore_call1;
wire    ap_block_state11_pp0_stage0_iter8_ignore_call1;
wire    ap_block_state12_pp0_stage0_iter9_ignore_call1;
wire    ap_block_state13_pp0_stage0_iter10_ignore_call1;
wire    ap_block_state14_pp0_stage0_iter11_ignore_call1;
reg    ap_block_state15_pp0_stage0_iter12_ignore_call1;
reg    ap_block_pp0_stage0_11001_ignoreCallOp529;
reg   [15:0] y_reg_892;
reg    ap_block_state1;
wire    ap_CS_fsm_state16;
reg   [15:0] ap_phi_mux_x_phi_fu_908_p4;
wire   [7:0] ap_phi_reg_pp0_iter0_vBarSel_2_loc_2_reg_927;
reg   [7:0] ap_phi_reg_pp0_iter1_vBarSel_2_loc_2_reg_927;
reg   [7:0] ap_phi_reg_pp0_iter2_vBarSel_2_loc_2_reg_927;
reg   [7:0] ap_phi_reg_pp0_iter3_vBarSel_2_loc_2_reg_927;
reg   [7:0] ap_phi_reg_pp0_iter4_vBarSel_2_loc_2_reg_927;
reg   [7:0] ap_phi_reg_pp0_iter5_vBarSel_2_loc_2_reg_927;
reg   [7:0] ap_phi_reg_pp0_iter6_vBarSel_2_loc_2_reg_927;
reg   [7:0] ap_phi_reg_pp0_iter7_vBarSel_2_loc_2_reg_927;
reg   [7:0] ap_phi_reg_pp0_iter8_vBarSel_2_loc_2_reg_927;
reg   [7:0] ap_phi_mux_vBarSel_2_loc_4_phi_fu_941_p4;
wire   [7:0] ap_phi_reg_pp0_iter0_vBarSel_2_loc_4_reg_938;
reg   [7:0] ap_phi_reg_pp0_iter1_vBarSel_2_loc_4_reg_938;
reg   [7:0] ap_phi_reg_pp0_iter2_vBarSel_2_loc_4_reg_938;
reg   [7:0] ap_phi_reg_pp0_iter3_vBarSel_2_loc_4_reg_938;
reg   [7:0] ap_phi_reg_pp0_iter4_vBarSel_2_loc_4_reg_938;
reg   [7:0] ap_phi_reg_pp0_iter5_vBarSel_2_loc_4_reg_938;
reg   [7:0] ap_phi_reg_pp0_iter6_vBarSel_2_loc_4_reg_938;
reg   [7:0] ap_phi_reg_pp0_iter7_vBarSel_2_loc_4_reg_938;
reg   [7:0] ap_phi_reg_pp0_iter8_vBarSel_2_loc_4_reg_938;
reg   [4:0] ap_phi_mux_shl_i386478_phi_fu_951_p4;
wire   [4:0] ap_phi_reg_pp0_iter0_shl_i386478_reg_948;
reg   [4:0] ap_phi_reg_pp0_iter1_shl_i386478_reg_948;
reg   [4:0] ap_phi_reg_pp0_iter2_shl_i386478_reg_948;
reg   [4:0] ap_phi_reg_pp0_iter3_shl_i386478_reg_948;
reg   [4:0] ap_phi_reg_pp0_iter4_shl_i386478_reg_948;
reg   [4:0] ap_phi_reg_pp0_iter5_shl_i386478_reg_948;
reg   [4:0] ap_phi_reg_pp0_iter6_shl_i386478_reg_948;
reg   [4:0] ap_phi_reg_pp0_iter7_shl_i386478_reg_948;
reg   [4:0] ap_phi_reg_pp0_iter8_shl_i386478_reg_948;
wire   [4:0] shl_i3_fu_2671_p3;
reg   [7:0] ap_phi_mux_vBarSel_2_loc_3_phi_fu_961_p4;
wire   [7:0] ap_phi_reg_pp0_iter0_vBarSel_2_loc_3_reg_958;
reg   [7:0] ap_phi_reg_pp0_iter1_vBarSel_2_loc_3_reg_958;
reg   [7:0] ap_phi_reg_pp0_iter2_vBarSel_2_loc_3_reg_958;
reg   [7:0] ap_phi_reg_pp0_iter3_vBarSel_2_loc_3_reg_958;
reg   [7:0] ap_phi_reg_pp0_iter4_vBarSel_2_loc_3_reg_958;
reg   [7:0] ap_phi_reg_pp0_iter5_vBarSel_2_loc_3_reg_958;
reg   [7:0] ap_phi_reg_pp0_iter6_vBarSel_2_loc_3_reg_958;
reg   [7:0] ap_phi_reg_pp0_iter7_vBarSel_2_loc_3_reg_958;
reg   [7:0] ap_phi_reg_pp0_iter8_vBarSel_2_loc_3_reg_958;
reg   [4:0] ap_phi_mux_shl_i386474_phi_fu_971_p4;
wire   [4:0] ap_phi_reg_pp0_iter0_shl_i386474_reg_968;
reg   [4:0] ap_phi_reg_pp0_iter1_shl_i386474_reg_968;
reg   [4:0] ap_phi_reg_pp0_iter2_shl_i386474_reg_968;
reg   [4:0] ap_phi_reg_pp0_iter3_shl_i386474_reg_968;
reg   [4:0] ap_phi_reg_pp0_iter4_shl_i386474_reg_968;
reg   [4:0] ap_phi_reg_pp0_iter5_shl_i386474_reg_968;
reg   [4:0] ap_phi_reg_pp0_iter6_shl_i386474_reg_968;
reg   [4:0] ap_phi_reg_pp0_iter7_shl_i386474_reg_968;
reg   [4:0] ap_phi_reg_pp0_iter8_shl_i386474_reg_968;
reg   [7:0] ap_phi_mux_vBarSel_2_loc_5_phi_fu_981_p6;
wire   [7:0] ap_phi_reg_pp0_iter8_vBarSel_2_loc_5_reg_978;
wire   [7:0] ap_phi_reg_pp0_iter0_vBarSel_loc_2_reg_992;
reg   [7:0] ap_phi_reg_pp0_iter1_vBarSel_loc_2_reg_992;
reg   [7:0] ap_phi_reg_pp0_iter2_vBarSel_loc_2_reg_992;
reg   [7:0] ap_phi_reg_pp0_iter3_vBarSel_loc_2_reg_992;
reg   [7:0] ap_phi_reg_pp0_iter4_vBarSel_loc_2_reg_992;
reg   [7:0] ap_phi_reg_pp0_iter5_vBarSel_loc_2_reg_992;
reg   [7:0] ap_phi_reg_pp0_iter6_vBarSel_loc_2_reg_992;
reg   [7:0] ap_phi_reg_pp0_iter7_vBarSel_loc_2_reg_992;
reg   [7:0] ap_phi_reg_pp0_iter8_vBarSel_loc_2_reg_992;
reg   [7:0] ap_phi_mux_vBarSel_loc_4_phi_fu_1006_p4;
wire   [7:0] ap_phi_reg_pp0_iter0_vBarSel_loc_4_reg_1003;
reg   [7:0] ap_phi_reg_pp0_iter1_vBarSel_loc_4_reg_1003;
reg   [7:0] ap_phi_reg_pp0_iter2_vBarSel_loc_4_reg_1003;
reg   [7:0] ap_phi_reg_pp0_iter3_vBarSel_loc_4_reg_1003;
reg   [7:0] ap_phi_reg_pp0_iter4_vBarSel_loc_4_reg_1003;
reg   [7:0] ap_phi_reg_pp0_iter5_vBarSel_loc_4_reg_1003;
reg   [7:0] ap_phi_reg_pp0_iter6_vBarSel_loc_4_reg_1003;
reg   [7:0] ap_phi_reg_pp0_iter7_vBarSel_loc_4_reg_1003;
reg   [7:0] ap_phi_reg_pp0_iter8_vBarSel_loc_4_reg_1003;
reg   [10:0] ap_phi_mux_shl_i321458_phi_fu_1016_p4;
wire   [10:0] ap_phi_reg_pp0_iter0_shl_i321458_reg_1013;
reg   [10:0] ap_phi_reg_pp0_iter1_shl_i321458_reg_1013;
reg   [10:0] ap_phi_reg_pp0_iter2_shl_i321458_reg_1013;
reg   [10:0] ap_phi_reg_pp0_iter3_shl_i321458_reg_1013;
reg   [10:0] ap_phi_reg_pp0_iter4_shl_i321458_reg_1013;
reg   [10:0] ap_phi_reg_pp0_iter5_shl_i321458_reg_1013;
reg   [10:0] ap_phi_reg_pp0_iter6_shl_i321458_reg_1013;
reg   [10:0] ap_phi_reg_pp0_iter7_shl_i321458_reg_1013;
reg   [10:0] ap_phi_reg_pp0_iter8_shl_i321458_reg_1013;
wire   [10:0] shl_i_fu_2722_p3;
reg   [7:0] ap_phi_mux_vBarSel_loc_3_phi_fu_1026_p4;
wire   [7:0] ap_phi_reg_pp0_iter0_vBarSel_loc_3_reg_1023;
reg   [7:0] ap_phi_reg_pp0_iter1_vBarSel_loc_3_reg_1023;
reg   [7:0] ap_phi_reg_pp0_iter2_vBarSel_loc_3_reg_1023;
reg   [7:0] ap_phi_reg_pp0_iter3_vBarSel_loc_3_reg_1023;
reg   [7:0] ap_phi_reg_pp0_iter4_vBarSel_loc_3_reg_1023;
reg   [7:0] ap_phi_reg_pp0_iter5_vBarSel_loc_3_reg_1023;
reg   [7:0] ap_phi_reg_pp0_iter6_vBarSel_loc_3_reg_1023;
reg   [7:0] ap_phi_reg_pp0_iter7_vBarSel_loc_3_reg_1023;
reg   [7:0] ap_phi_reg_pp0_iter8_vBarSel_loc_3_reg_1023;
reg   [10:0] ap_phi_mux_shl_i321454_phi_fu_1036_p4;
wire   [10:0] ap_phi_reg_pp0_iter0_shl_i321454_reg_1033;
reg   [10:0] ap_phi_reg_pp0_iter1_shl_i321454_reg_1033;
reg   [10:0] ap_phi_reg_pp0_iter2_shl_i321454_reg_1033;
reg   [10:0] ap_phi_reg_pp0_iter3_shl_i321454_reg_1033;
reg   [10:0] ap_phi_reg_pp0_iter4_shl_i321454_reg_1033;
reg   [10:0] ap_phi_reg_pp0_iter5_shl_i321454_reg_1033;
reg   [10:0] ap_phi_reg_pp0_iter6_shl_i321454_reg_1033;
reg   [10:0] ap_phi_reg_pp0_iter7_shl_i321454_reg_1033;
reg   [10:0] ap_phi_reg_pp0_iter8_shl_i321454_reg_1033;
reg   [7:0] ap_phi_mux_vBarSel_loc_5_phi_fu_1046_p6;
wire   [7:0] ap_phi_reg_pp0_iter8_vBarSel_loc_5_reg_1043;
wire   [4:0] ap_phi_reg_pp0_iter0_phi_ln1578_reg_1057;
reg   [4:0] ap_phi_reg_pp0_iter1_phi_ln1578_reg_1057;
reg   [4:0] ap_phi_reg_pp0_iter2_phi_ln1578_reg_1057;
reg   [4:0] ap_phi_reg_pp0_iter3_phi_ln1578_reg_1057;
reg   [4:0] ap_phi_reg_pp0_iter4_phi_ln1578_reg_1057;
reg   [4:0] ap_phi_reg_pp0_iter5_phi_ln1578_reg_1057;
reg   [4:0] ap_phi_reg_pp0_iter6_phi_ln1578_reg_1057;
reg   [4:0] ap_phi_reg_pp0_iter7_phi_ln1578_reg_1057;
reg   [4:0] ap_phi_reg_pp0_iter8_phi_ln1578_reg_1057;
reg   [4:0] ap_phi_reg_pp0_iter9_phi_ln1578_reg_1057;
wire   [10:0] ap_phi_reg_pp0_iter0_shl_i321453_reg_1071;
reg   [10:0] ap_phi_reg_pp0_iter1_shl_i321453_reg_1071;
reg   [10:0] ap_phi_reg_pp0_iter2_shl_i321453_reg_1071;
reg   [10:0] ap_phi_reg_pp0_iter3_shl_i321453_reg_1071;
reg   [10:0] ap_phi_reg_pp0_iter4_shl_i321453_reg_1071;
reg   [10:0] ap_phi_reg_pp0_iter5_shl_i321453_reg_1071;
reg   [10:0] ap_phi_reg_pp0_iter6_shl_i321453_reg_1071;
reg   [10:0] ap_phi_reg_pp0_iter7_shl_i321453_reg_1071;
reg   [10:0] ap_phi_reg_pp0_iter8_shl_i321453_reg_1071;
reg   [10:0] ap_phi_reg_pp0_iter9_shl_i321453_reg_1071;
wire   [0:0] ap_phi_reg_pp0_iter0_hBarSel_4_flag_2_reg_1085;
reg   [0:0] ap_phi_reg_pp0_iter1_hBarSel_4_flag_2_reg_1085;
reg   [0:0] ap_phi_reg_pp0_iter2_hBarSel_4_flag_2_reg_1085;
reg   [0:0] ap_phi_reg_pp0_iter3_hBarSel_4_flag_2_reg_1085;
reg   [0:0] ap_phi_reg_pp0_iter4_hBarSel_4_flag_2_reg_1085;
reg   [0:0] ap_phi_reg_pp0_iter5_hBarSel_4_flag_2_reg_1085;
reg   [0:0] ap_phi_reg_pp0_iter6_hBarSel_4_flag_2_reg_1085;
reg   [0:0] ap_phi_reg_pp0_iter7_hBarSel_4_flag_2_reg_1085;
reg   [0:0] ap_phi_reg_pp0_iter8_hBarSel_4_flag_2_reg_1085;
reg   [0:0] ap_phi_reg_pp0_iter9_hBarSel_4_flag_2_reg_1085;
reg   [0:0] ap_phi_reg_pp0_iter10_hBarSel_4_flag_2_reg_1085;
wire   [7:0] ap_phi_reg_pp0_iter0_hBarSel_4_new_2_reg_1096;
reg   [7:0] ap_phi_reg_pp0_iter1_hBarSel_4_new_2_reg_1096;
reg   [7:0] ap_phi_reg_pp0_iter2_hBarSel_4_new_2_reg_1096;
reg   [7:0] ap_phi_reg_pp0_iter3_hBarSel_4_new_2_reg_1096;
reg   [7:0] ap_phi_reg_pp0_iter4_hBarSel_4_new_2_reg_1096;
reg   [7:0] ap_phi_reg_pp0_iter5_hBarSel_4_new_2_reg_1096;
reg   [7:0] ap_phi_reg_pp0_iter6_hBarSel_4_new_2_reg_1096;
reg   [7:0] ap_phi_reg_pp0_iter7_hBarSel_4_new_2_reg_1096;
reg   [7:0] ap_phi_reg_pp0_iter8_hBarSel_4_new_2_reg_1096;
reg   [7:0] ap_phi_reg_pp0_iter9_hBarSel_4_new_2_reg_1096;
reg   [7:0] ap_phi_reg_pp0_iter10_hBarSel_4_new_2_reg_1096;
wire   [7:0] ap_phi_reg_pp0_iter0_hBarSel_4_loc_2_reg_1105;
reg   [7:0] ap_phi_reg_pp0_iter1_hBarSel_4_loc_2_reg_1105;
reg   [7:0] ap_phi_reg_pp0_iter2_hBarSel_4_loc_2_reg_1105;
reg   [7:0] ap_phi_reg_pp0_iter3_hBarSel_4_loc_2_reg_1105;
reg   [7:0] ap_phi_reg_pp0_iter4_hBarSel_4_loc_2_reg_1105;
reg   [7:0] ap_phi_reg_pp0_iter5_hBarSel_4_loc_2_reg_1105;
reg   [7:0] ap_phi_reg_pp0_iter6_hBarSel_4_loc_2_reg_1105;
reg   [7:0] ap_phi_reg_pp0_iter7_hBarSel_4_loc_2_reg_1105;
reg   [7:0] ap_phi_reg_pp0_iter8_hBarSel_4_loc_2_reg_1105;
reg   [7:0] ap_phi_reg_pp0_iter9_hBarSel_4_loc_2_reg_1105;
reg   [7:0] ap_phi_reg_pp0_iter10_hBarSel_4_loc_2_reg_1105;
reg   [0:0] ap_phi_mux_hBarSel_4_flag_3_phi_fu_1118_p6;
wire   [0:0] ap_phi_reg_pp0_iter0_hBarSel_4_flag_3_reg_1114;
reg   [0:0] ap_phi_reg_pp0_iter1_hBarSel_4_flag_3_reg_1114;
reg   [0:0] ap_phi_reg_pp0_iter2_hBarSel_4_flag_3_reg_1114;
reg   [0:0] ap_phi_reg_pp0_iter3_hBarSel_4_flag_3_reg_1114;
reg   [0:0] ap_phi_reg_pp0_iter4_hBarSel_4_flag_3_reg_1114;
reg   [0:0] ap_phi_reg_pp0_iter5_hBarSel_4_flag_3_reg_1114;
reg   [0:0] ap_phi_reg_pp0_iter6_hBarSel_4_flag_3_reg_1114;
reg   [0:0] ap_phi_reg_pp0_iter7_hBarSel_4_flag_3_reg_1114;
reg   [0:0] ap_phi_reg_pp0_iter8_hBarSel_4_flag_3_reg_1114;
reg   [0:0] ap_phi_reg_pp0_iter9_hBarSel_4_flag_3_reg_1114;
reg   [0:0] ap_phi_reg_pp0_iter10_hBarSel_4_flag_3_reg_1114;
reg   [7:0] ap_phi_mux_hBarSel_4_new_3_phi_fu_1132_p6;
wire   [7:0] ap_phi_reg_pp0_iter0_hBarSel_4_new_3_reg_1129;
reg   [7:0] ap_phi_reg_pp0_iter1_hBarSel_4_new_3_reg_1129;
reg   [7:0] ap_phi_reg_pp0_iter2_hBarSel_4_new_3_reg_1129;
reg   [7:0] ap_phi_reg_pp0_iter3_hBarSel_4_new_3_reg_1129;
reg   [7:0] ap_phi_reg_pp0_iter4_hBarSel_4_new_3_reg_1129;
reg   [7:0] ap_phi_reg_pp0_iter5_hBarSel_4_new_3_reg_1129;
reg   [7:0] ap_phi_reg_pp0_iter6_hBarSel_4_new_3_reg_1129;
reg   [7:0] ap_phi_reg_pp0_iter7_hBarSel_4_new_3_reg_1129;
reg   [7:0] ap_phi_reg_pp0_iter8_hBarSel_4_new_3_reg_1129;
reg   [7:0] ap_phi_reg_pp0_iter9_hBarSel_4_new_3_reg_1129;
reg   [7:0] ap_phi_reg_pp0_iter10_hBarSel_4_new_3_reg_1129;
wire   [7:0] and_ln1248_cast_fu_2973_p1;
reg   [7:0] ap_phi_mux_hBarSel_4_loc_3_phi_fu_1144_p6;
wire   [7:0] ap_phi_reg_pp0_iter0_hBarSel_4_loc_3_reg_1141;
reg   [7:0] ap_phi_reg_pp0_iter1_hBarSel_4_loc_3_reg_1141;
reg   [7:0] ap_phi_reg_pp0_iter2_hBarSel_4_loc_3_reg_1141;
reg   [7:0] ap_phi_reg_pp0_iter3_hBarSel_4_loc_3_reg_1141;
reg   [7:0] ap_phi_reg_pp0_iter4_hBarSel_4_loc_3_reg_1141;
reg   [7:0] ap_phi_reg_pp0_iter5_hBarSel_4_loc_3_reg_1141;
reg   [7:0] ap_phi_reg_pp0_iter6_hBarSel_4_loc_3_reg_1141;
reg   [7:0] ap_phi_reg_pp0_iter7_hBarSel_4_loc_3_reg_1141;
reg   [7:0] ap_phi_reg_pp0_iter8_hBarSel_4_loc_3_reg_1141;
reg   [7:0] ap_phi_reg_pp0_iter9_hBarSel_4_loc_3_reg_1141;
reg   [7:0] ap_phi_reg_pp0_iter10_hBarSel_4_loc_3_reg_1141;
reg    grp_tpgPatternDPColorSquare_fu_1153_ap_start_reg;
reg    ap_predicate_op463_call_state12_state11;
reg    grp_tpgPatternCrossHatch_fu_1198_ap_start_reg;
reg    ap_predicate_op473_call_state12_state11;
wire   [63:0] zext_ln1287_fu_1888_p1;
wire   [63:0] zext_ln1288_fu_1899_p1;
wire   [63:0] zext_ln1289_fu_1910_p1;
wire   [63:0] zext_ln1363_fu_2662_p1;
wire   [63:0] idxprom47_i_fu_2790_p1;
wire   [63:0] idxprom51_i_fu_2826_p1;
wire   [63:0] idxprom49_i_cast_cast_cast_cast_cast_fu_2943_p1;
wire   [63:0] idxprom53_i_fu_2953_p1;
wire   [63:0] idxprom38_i_fu_2979_p1;
wire   [63:0] zext_ln1214_fu_3010_p1;
wire   [63:0] zext_ln1198_fu_3026_p1;
wire   [63:0] zext_ln1182_fu_3042_p1;
wire   [63:0] zext_ln1166_fu_3058_p1;
wire   [63:0] zext_ln1150_fu_3074_p1;
wire   [7:0] add_ln711_fu_1753_p2;
wire   [0:0] rampVal_3_flag_0_load_load_fu_1809_p1;
wire   [7:0] add_ln1116_fu_3086_p2;
reg   [31:0] grp_load_fu_1228_p1;
wire   [0:0] grp_load_fu_1225_p1;
wire   [0:0] count_flag_0_load_load_fu_1785_p1;
wire   [15:0] add_ln1352_fu_2500_p2;
wire   [2:0] add_ln1398_fu_2619_p2;
wire   [2:0] add_ln1417_fu_2739_p2;
wire   [0:0] hdata_flag_0_load_load_fu_1773_p1;
wire   [2:0] add_ln1575_fu_2688_p2;
wire   [0:0] rampVal_2_flag_0_load_load_fu_1750_p1;
wire   [10:0] sub_ln213_fu_2297_p2;
wire   [10:0] add_ln213_fu_2291_p2;
wire   [15:0] add_ln1354_fu_2512_p2;
wire   [9:0] add_ln691_fu_2222_p2;
wire   [9:0] sub_ln692_fu_2243_p2;
wire   [9:0] add_ln691_4_fu_2254_p2;
wire   [9:0] add_ln691_3_fu_2050_p2;
wire   [9:0] sub_ln692_1_fu_2071_p2;
wire   [9:0] add_ln691_5_fu_2082_p2;
wire   [27:0] ret_4_fu_3309_p3;
wire   [27:0] ret_5_fu_3345_p3;
wire   [27:0] ret_6_fu_3381_p3;
reg   [7:0] outpix_val_V_0_3_fu_390;
reg   [7:0] ap_sig_allocacmp_outpix_val_V_0_3_load;
wire   [7:0] select_ln300_fu_3143_p3;
wire   [7:0] outpix_val_V_0_15_fu_3214_p3;
wire   [7:0] outpix_val_V_0_8_fu_3399_p3;
wire  signed [7:0] tpgBarSelRgb_r_load_2_cast_fu_3505_p1;
wire   [7:0] outpix_val_V_0_12_fu_3539_p3;
wire  signed [7:0] tpgBarSelRgb_r_load_1_cast_fu_3703_p1;
wire   [7:0] outpix_val_V_0_14_fu_3817_p3;
wire   [7:0] outpix_val_V_0_17_fu_3883_p1;
wire   [7:0] outpix_val_V_0_5_fu_3916_p3;
reg   [7:0] outpix_val_V_1_1_fu_394;
reg   [7:0] ap_sig_allocacmp_outpix_val_V_1_1_load;
wire   [7:0] outpix_val_V_1_17_fu_3973_p3;
wire   [7:0] outpix_val_V_1_9_fu_3225_p3;
wire   [7:0] outpix_val_V_1_8_fu_3447_p3;
wire   [7:0] select_ln1581_fu_3492_p3;
wire  signed [7:0] val_assign_25_cast_fu_3509_p1;
wire   [7:0] outpix_val_V_1_18_fu_3545_p3;
wire   [7:0] select_ln1423_fu_3690_p3;
wire  signed [7:0] val_assign_22_cast_fu_3707_p1;
wire   [7:0] outpix_val_V_1_10_fu_3809_p3;
wire   [7:0] outpix_val_V_1_15_fu_3887_p3;
wire   [7:0] outpix_val_V_1_14_fu_3922_p3;
reg   [7:0] outpix_val_V_2_4_fu_398;
reg   [7:0] ap_sig_allocacmp_outpix_val_V_2_4_load;
wire   [7:0] outpix_val_V_2_13_fu_3179_p3;
wire   [7:0] outpix_val_V_2_12_fu_3421_p3;
wire  signed [7:0] tpgBarSelRgb_b_load_2_cast_fu_3513_p1;
wire   [7:0] outpix_val_V_2_18_fu_3634_p3;
wire  signed [7:0] tpgBarSelRgb_b_load_1_cast_fu_3711_p1;
wire   [7:0] outpix_val_V_2_15_fu_3825_p3;
reg   [15:0] rampVal_2_loc_0_fu_402;
wire   [15:0] add_ln1632_fu_3233_p2;
reg   [15:0] rampVal_2_new_0_fu_406;
reg   [0:0] rampVal_2_flag_0_fu_410;
reg   [7:0] hBarSel_3_loc_0_fu_414;
wire   [7:0] zext_ln1575_fu_2694_p1;
wire   [7:0] zext_ln1632_fu_1568_p1;
reg   [7:0] vBarSel_2_loc_0_fu_418;
reg   [7:0] ap_sig_allocacmp_vBarSel_2_loc_0_load;
reg   [15:0] hdata_loc_0_fu_422;
wire   [15:0] zext_ln653_fu_3558_p1;
reg   [15:0] hdata_new_0_fu_426;
reg   [0:0] hdata_flag_0_fu_430;
reg   [7:0] hBarSel_loc_0_fu_434;
wire   [7:0] zext_ln1417_1_fu_2745_p1;
wire   [7:0] zext_ln1526_fu_1552_p1;
reg   [7:0] vBarSel_loc_0_fu_438;
reg   [7:0] ap_sig_allocacmp_vBarSel_loc_0_load;
wire   [7:0] zext_ln1417_fu_1544_p1;
reg   [15:0] zonePlateVAddr_loc_0_fu_442;
reg   [15:0] ap_sig_allocacmp_zonePlateVAddr_loc_0_load_1;
reg   [31:0] count_loc_0_fu_446;
wire   [31:0] add_ln1260_fu_2877_p2;
reg   [31:0] count_new_0_fu_450;
reg   [0:0] count_flag_0_fu_454;
reg   [7:0] hBarSel_4_loc_0_fu_458;
reg   [7:0] ap_sig_allocacmp_hBarSel_4_loc_0_load;
reg   [7:0] hBarSel_4_new_0_fu_462;
reg   [7:0] ap_sig_allocacmp_hBarSel_4_new_0_load_1;
reg   [0:0] hBarSel_4_flag_0_fu_466;
reg   [0:0] ap_sig_allocacmp_hBarSel_4_flag_0_load_1;
reg   [31:0] s_loc_0_fu_470;
reg   [31:0] ap_sig_allocacmp_s_loc_0_load;
wire   [31:0] select_ln1225_1_fu_2848_p3;
reg   [31:0] s_new_0_fu_474;
reg   [31:0] ap_sig_allocacmp_s_new_0_load_1;
wire   [31:0] select_ln1225_fu_2840_p3;
reg   [0:0] s_flag_0_fu_478;
wire   [0:0] or_ln1225_fu_2834_p2;
reg   [15:0] rampVal_loc_0_fu_482;
wire   [15:0] zext_ln1116_fu_3092_p1;
wire   [15:0] zext_ln525_fu_1520_p1;
reg   [15:0] rampVal_3_loc_0_fu_486;
wire   [15:0] zext_ln549_fu_3935_p1;
reg   [15:0] rampVal_3_new_0_fu_490;
reg   [0:0] rampVal_3_flag_0_fu_494;
reg    ap_block_pp0_stage0_01001;
wire   [0:0] outpix_val_V_2_fu_1330_p2;
wire   [13:0] empty_63_fu_1312_p1;
wire   [13:0] add2_i_fu_1398_p2;
wire   [9:0] p_cast_fu_1404_p4;
wire   [13:0] empty_fu_1308_p1;
wire   [6:0] tmp_11_fu_1426_p4;
wire   [6:0] tmp_12_fu_1442_p4;
wire   [13:0] add_i_fu_1458_p2;
wire   [13:0] add5_i_fu_1420_p2;
wire   [9:0] tmp_5_fu_1484_p4;
wire   [10:0] barHeight_cast_cast_fu_1494_p1;
wire   [7:0] trunc_ln525_fu_1696_p1;
wire   [1:0] Sel_fu_1711_p4;
wire   [7:0] trunc_ln527_1_fu_1839_p1;
wire   [15:0] or_ln1545_fu_1864_p2;
wire   [10:0] trunc_ln527_2_fu_1843_p1;
wire   [10:0] add_ln1288_fu_1893_p2;
wire   [10:0] add_ln1289_fu_1904_p2;
wire   [15:0] or_ln1386_fu_1915_p2;
wire   [15:0] or_ln1342_fu_1939_p2;
wire   [16:0] zext_ln527_1_fu_1835_p1;
wire  signed [16:0] add_ln1357_fu_1961_p2;
wire   [15:0] or_ln1110_fu_2014_p2;
wire   [10:0] zext_ln878_1_fu_2030_p1;
wire   [0:0] icmp_ln878_2_fu_2034_p2;
wire   [7:0] trunc_ln1287_fu_2094_p1;
wire   [8:0] add_ln1287_fu_2098_p2;
wire   [0:0] tmp_13_fu_2110_p3;
wire   [7:0] xor_ln1287_fu_2104_p2;
wire   [7:0] trunc_ln1288_fu_2126_p1;
wire   [8:0] add_ln1288_1_fu_2130_p2;
wire   [0:0] tmp_14_fu_2142_p3;
wire   [7:0] xor_ln1288_fu_2136_p2;
wire   [7:0] trunc_ln1289_fu_2158_p1;
wire   [8:0] add_ln1289_1_fu_2162_p2;
wire   [0:0] tmp_15_fu_2174_p3;
wire   [7:0] xor_ln1289_fu_2168_p2;
wire   [10:0] zext_ln878_fu_2202_p1;
wire   [0:0] icmp_ln878_fu_2206_p2;
wire   [11:0] zext_ln1346_fu_2276_p1;
wire   [11:0] ret_fu_2280_p2;
wire   [15:0] or_ln1258_fu_2320_p2;
wire   [14:0] shl_ln2_fu_2332_p3;
wire  signed [31:0] grp_fu_4013_p2;
wire   [30:0] trunc_ln_fu_2343_p4;
wire   [14:0] grp_fu_4020_p3;
wire   [7:0] mul_ln1301_2_fu_2381_p0;
wire   [5:0] mul_ln1301_2_fu_2381_p1;
wire   [12:0] mul_ln1301_2_fu_2381_p2;
wire   [15:0] grp_fu_4045_p3;
wire   [16:0] zext_ln1301_6_fu_2391_p1;
wire   [16:0] zext_ln1301_4_fu_2387_p1;
wire   [15:0] zext_ln1301_7_fu_2394_p1;
wire   [14:0] shl_ln1_fu_2409_p3;
wire  signed [15:0] grp_fu_4054_p3;
wire   [16:0] zext_ln1302_1_fu_2420_p1;
wire   [16:0] zext_ln1302_fu_2416_p1;
wire   [16:0] add_ln1301_2_fu_2398_p2;
(* use_dsp48 = "no" *) wire   [15:0] add_ln1301_3_fu_2404_p2;
wire   [0:0] tmp_16_fu_2429_p3;
wire   [7:0] trunc_ln7_fu_2437_p4;
wire   [16:0] add_ln1302_2_fu_2423_p2;
wire   [0:0] tmp_17_fu_2455_p3;
wire   [7:0] trunc_ln8_fu_2463_p4;
wire   [7:0] r_1_fu_2447_p3;
wire   [7:0] g_1_fu_2473_p3;
wire   [0:0] empty_65_fu_2559_p1;
wire   [0:0] trunc_ln527_6_fu_2577_p1;
wire   [0:0] xor_ln1557_fu_2581_p2;
wire   [2:0] trunc_ln527_5_fu_2615_p1;
wire   [5:0] shl_i1_fu_2635_p3;
wire  signed [15:0] grp_fu_4062_p3;
wire   [10:0] lshr_ln1_fu_2653_p4;
wire   [0:0] empty_66_fu_2667_p1;
wire   [2:0] trunc_ln527_8_fu_2684_p1;
wire   [2:0] trunc_ln527_7_fu_2735_p1;
wire   [4:0] trunc_ln1578_fu_2780_p1;
wire   [4:0] tBarSel_fu_2784_p2;
wire   [7:0] trunc_ln1420_fu_2798_p1;
wire   [2:0] tmp_3_fu_2808_p4;
wire   [7:0] or_ln1420_fu_2802_p2;
wire   [10:0] tmp_4_fu_2818_p3;
wire   [28:0] tmp_23_fu_2885_p4;
wire  signed [2:0] idxprom49_i_cast_cast_cast_cast_fu_2939_p1;
wire   [2:0] trunc_ln1232_fu_2963_p1;
wire   [2:0] add_ln1248_fu_2967_p2;
wire   [0:0] or_ln1214_fu_2999_p2;
wire   [1:0] select_ln1214_fu_3003_p3;
wire   [0:0] or_ln1198_fu_3015_p2;
wire   [1:0] select_ln1198_fu_3019_p3;
wire   [0:0] or_ln1182_fu_3031_p2;
wire   [1:0] select_ln1182_fu_3035_p3;
wire   [0:0] or_ln1166_fu_3047_p2;
wire   [1:0] select_ln1166_fu_3051_p3;
wire   [0:0] or_ln1150_fu_3063_p2;
wire   [1:0] select_ln1150_fu_3067_p3;
wire   [7:0] trunc_ln527_fu_3082_p1;
wire   [15:0] select_ln1599_fu_3168_p3;
wire   [7:0] tmp_1_val_V_fu_3175_p1;
wire   [7:0] select_ln1607_1_fu_3186_p3;
wire   [7:0] select_ln1607_2_fu_3193_p3;
wire   [7:0] select_ln1607_4_fu_3207_p3;
wire   [0:0] and_ln1630_fu_3221_p2;
wire   [7:0] select_ln1607_3_fu_3200_p3;
wire   [0:0] tmp_19_fu_3285_p3;
wire   [0:0] trunc_ln1350_fu_3281_p1;
wire   [0:0] xor_ln1349_fu_3303_p2;
wire   [26:0] lshr_ln_fu_3293_p4;
wire   [0:0] tmp_20_fu_3321_p3;
wire   [0:0] trunc_ln1350_1_fu_3317_p1;
wire   [0:0] xor_ln1349_1_fu_3339_p2;
wire   [26:0] lshr_ln1349_1_fu_3329_p4;
wire   [0:0] tmp_21_fu_3357_p3;
wire   [0:0] trunc_ln1350_2_fu_3353_p1;
wire   [0:0] xor_ln1349_2_fu_3375_p2;
wire   [26:0] lshr_ln1349_2_fu_3365_p4;
wire   [6:0] tmp_6_fu_3389_p4;
wire   [6:0] tmp_7_fu_3411_p4;
wire   [6:0] tmp_9_fu_3429_p4;
wire   [0:0] and_ln1819_fu_3407_p2;
wire   [7:0] tmp_s_fu_3439_p3;
wire   [0:0] and_ln1581_fu_3488_p2;
wire   [7:0] trunc_ln527_4_fu_3535_p1;
wire   [7:0] add_ln1526_fu_3552_p2;
wire  signed [15:0] grp_fu_4070_p3;
wire   [16:0] zext_ln1303_1_fu_3595_p1;
wire  signed [16:0] sext_ln1303_1_fu_3592_p1;
wire   [16:0] add_ln1303_2_fu_3602_p2;
(* use_dsp48 = "no" *) wire   [15:0] add_ln1303_3_fu_3598_p2;
wire   [0:0] tmp_18_fu_3608_p3;
wire   [7:0] trunc_ln9_fu_3616_p4;
wire   [7:0] b_1_fu_3626_p3;
wire   [0:0] and_ln1423_fu_3686_p2;
wire  signed [27:0] grp_fu_4080_p2;
wire   [26:0] trunc_ln1363_fu_3730_p1;
wire   [26:0] sub_ln1363_fu_3740_p2;
wire   [7:0] trunc_ln1363_2_fu_3746_p4;
wire   [0:0] tmp_22_fu_3733_p3;
wire   [7:0] sub_ln1363_1_fu_3756_p2;
wire   [7:0] trunc_ln1363_3_fu_3762_p4;
wire   [7:0] select_ln1363_fu_3771_p3;
wire   [0:0] and_ln1252_fu_3797_p2;
wire  signed [7:0] val_assign_19_cast_fu_3789_p1;
wire   [7:0] select_ln1252_fu_3801_p3;
wire  signed [7:0] tpgBarSelRgb_r_load_cast_fu_3785_p1;
wire  signed [7:0] tpgBarSelRgb_b_load_cast_fu_3793_p1;
wire   [7:0] trunc_ln527_3_fu_3912_p1;
wire   [7:0] add_ln1098_fu_3929_p2;
wire   [15:0] grp_fu_4013_p1;
wire   [7:0] grp_fu_4020_p0;
wire   [7:0] grp_fu_4020_p1;
wire   [13:0] grp_fu_4020_p2;
wire   [7:0] grp_fu_4029_p0;
wire  signed [7:0] grp_fu_4029_p1;
wire   [7:0] grp_fu_4037_p0;
wire  signed [7:0] grp_fu_4037_p1;
wire   [14:0] grp_fu_4037_p2;
wire   [7:0] grp_fu_4045_p0;
wire   [8:0] grp_fu_4045_p1;
wire   [14:0] grp_fu_4045_p2;
wire   [7:0] grp_fu_4054_p0;
wire  signed [6:0] grp_fu_4054_p1;
wire  signed [15:0] grp_fu_4062_p1;
wire   [15:0] grp_fu_4062_p2;
wire   [7:0] grp_fu_4070_p0;
wire  signed [5:0] grp_fu_4070_p1;
wire   [8:0] grp_fu_4080_p1;
reg    grp_fu_4013_ce;
reg    grp_fu_4020_ce;
reg    grp_fu_4029_ce;
reg    grp_fu_4037_ce;
reg    grp_fu_4045_ce;
reg    grp_fu_4054_ce;
reg    grp_fu_4062_ce;
reg    grp_fu_4070_ce;
reg    grp_fu_4080_ce;
reg   [3:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire   [31:0] grp_fu_4013_p10;
wire   [14:0] grp_fu_4020_p00;
wire   [15:0] grp_fu_4037_p20;
wire   [15:0] grp_fu_4045_p20;
wire   [13:0] grp_fu_4070_p00;
wire   [12:0] mul_ln1301_2_fu_2381_p00;
reg    ap_condition_1421;
reg    ap_condition_1374;
reg    ap_condition_831;
reg    ap_condition_1416;
reg    ap_condition_1177;
reg    ap_condition_386;
reg    ap_condition_1266;
reg    ap_condition_785;
reg    ap_condition_779;
reg    ap_condition_768;
reg    ap_condition_763;
reg    ap_condition_1182;
reg    ap_condition_1270;
reg    ap_condition_3551;
reg    ap_condition_3555;
reg    ap_condition_3561;
reg    ap_condition_3565;
reg    ap_condition_3570;
reg    ap_condition_3574;
reg    ap_condition_3580;
reg    ap_condition_3584;
reg    ap_condition_3590;
reg    ap_condition_3594;
reg    ap_condition_3600;
reg    ap_condition_3605;
reg    ap_condition_3609;
reg    ap_condition_3597;
reg    ap_condition_3617;
reg    ap_condition_3622;
reg    ap_condition_3614;
reg    ap_condition_3630;
reg    ap_condition_3635;
reg    ap_condition_3627;
reg    ap_condition_3642;
reg    ap_condition_3646;
reg    ap_condition_3651;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 4'd1;
#0 rampStart = 8'd0;
#0 rampVal_1 = 16'd0;
#0 rampVal = 8'd0;
#0 s = 32'd0;
#0 hBarSel_2 = 8'd0;
#0 count = 32'd0;
#0 zonePlateVAddr = 16'd0;
#0 vBarSel = 3'd0;
#0 hBarSel = 3'd0;
#0 hdata = 16'd0;
#0 vBarSel_2 = 8'd0;
#0 hBarSel_3 = 3'd0;
#0 rampVal_2 = 16'd0;
#0 guard_variable_for_tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_short_unsigned_char_unsigned_short_unsigned_short_hBarSel = 1'd0;
#0 xBar_V = 11'd0;
#0 zonePlateVDelta = 16'd0;
#0 yCount_V = 10'd0;
#0 xCount_V = 10'd0;
#0 yCount_V_3 = 10'd0;
#0 xCount_V_3 = 10'd0;
#0 rSerie_V = 28'd94741925;
#0 gSerie_V = 28'd178608805;
#0 bSerie_V = 28'd1044495;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 grp_tpgPatternDPColorSquare_fu_1153_ap_start_reg = 1'b0;
#0 grp_tpgPatternCrossHatch_fu_1198_ap_start_reg = 1'b0;
end

zynq_base_v_tpg_0_0_tpgBackground_redYuv #(
    .DataWidth( 8 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
redYuv_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(redYuv_address0),
    .ce0(redYuv_ce0),
    .q0(redYuv_q0)
);

zynq_base_v_tpg_0_0_tpgBackground_grnYuv #(
    .DataWidth( 8 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
grnYuv_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grnYuv_address0),
    .ce0(grnYuv_ce0),
    .q0(grnYuv_q0)
);

zynq_base_v_tpg_0_0_tpgBackground_bluYuv #(
    .DataWidth( 8 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
bluYuv_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(bluYuv_address0),
    .ce0(bluYuv_ce0),
    .q0(bluYuv_q0)
);

zynq_base_v_tpg_0_0_tpgPatternCrossHatch_blkYuv_1 #(
    .DataWidth( 8 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
blkYuv_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(blkYuv_address0),
    .ce0(blkYuv_ce0),
    .q0(blkYuv_q0)
);

zynq_base_v_tpg_0_0_tpgPatternCrossHatch_whiYuv_1 #(
    .DataWidth( 8 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
whiYuv_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(whiYuv_address0),
    .ce0(whiYuv_ce0),
    .q0(whiYuv_q0)
);

zynq_base_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_r #(
    .DataWidth( 2 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
tpgBarSelRgb_r_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgBarSelRgb_r_address0),
    .ce0(tpgBarSelRgb_r_ce0),
    .q0(tpgBarSelRgb_r_q0)
);

zynq_base_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_g #(
    .DataWidth( 2 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
tpgBarSelRgb_g_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgBarSelRgb_g_address0),
    .ce0(tpgBarSelRgb_g_ce0),
    .q0(tpgBarSelRgb_g_q0)
);

zynq_base_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_b #(
    .DataWidth( 2 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
tpgBarSelRgb_b_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgBarSelRgb_b_address0),
    .ce0(tpgBarSelRgb_b_ce0),
    .q0(tpgBarSelRgb_b_q0)
);

zynq_base_v_tpg_0_0_tpgBackground_tpgBarSelYuv_y #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
tpgBarSelYuv_y_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgBarSelYuv_y_address0),
    .ce0(tpgBarSelYuv_y_ce0),
    .q0(tpgBarSelYuv_y_q0)
);

zynq_base_v_tpg_0_0_tpgBackground_tpgBarSelYuv_v #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
tpgBarSelYuv_v_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgBarSelYuv_v_address0),
    .ce0(tpgBarSelYuv_v_ce0),
    .q0(tpgBarSelYuv_v_q0)
);

zynq_base_v_tpg_0_0_tpgBackground_tpgBarSelYuv_u #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
tpgBarSelYuv_u_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgBarSelYuv_u_address0),
    .ce0(tpgBarSelYuv_u_ce0),
    .q0(tpgBarSelYuv_u_q0)
);

zynq_base_v_tpg_0_0_tpgBackground_tpgSinTableArray #(
    .DataWidth( 20 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
tpgSinTableArray_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgSinTableArray_address0),
    .ce0(tpgSinTableArray_ce0),
    .q0(tpgSinTableArray_q0)
);

zynq_base_v_tpg_0_0_tpgBackground_tpgTartanBarArray #(
    .DataWidth( 3 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
tpgTartanBarArray_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgTartanBarArray_address0),
    .ce0(tpgTartanBarArray_ce0),
    .q0(tpgTartanBarArray_q0)
);

zynq_base_v_tpg_0_0_tpgBackground_tpgSinTableArray_9bit #(
    .DataWidth( 9 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
tpgSinTableArray_9bit_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgSinTableArray_9bit_address0),
    .ce0(tpgSinTableArray_9bit_ce0),
    .q0(tpgSinTableArray_9bit_q0),
    .address1(tpgSinTableArray_9bit_address1),
    .ce1(tpgSinTableArray_9bit_ce1),
    .q1(tpgSinTableArray_9bit_q1),
    .address2(tpgSinTableArray_9bit_address2),
    .ce2(tpgSinTableArray_9bit_ce2),
    .q2(tpgSinTableArray_9bit_q2)
);

zynq_base_v_tpg_0_0_tpgBackground_tpgCheckerBoardArray #(
    .DataWidth( 2 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
tpgCheckerBoardArray_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgCheckerBoardArray_address0),
    .ce0(tpgCheckerBoardArray_ce0),
    .q0(tpgCheckerBoardArray_q0)
);

zynq_base_v_tpg_0_0_tpgPatternDPColorSquare grp_tpgPatternDPColorSquare_fu_1153(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_tpgPatternDPColorSquare_fu_1153_ap_start),
    .ap_done(grp_tpgPatternDPColorSquare_fu_1153_ap_done),
    .ap_idle(grp_tpgPatternDPColorSquare_fu_1153_ap_idle),
    .ap_ready(grp_tpgPatternDPColorSquare_fu_1153_ap_ready),
    .ap_ce(grp_tpgPatternDPColorSquare_fu_1153_ap_ce),
    .y(y_reg_892),
    .x(x_reg_904_pp0_iter8_reg),
    .color(colorFormat),
    .dpDynamicRange(dpDynamicRange),
    .dpYUVCoef(dpYUVCoef),
    .ap_return_0(grp_tpgPatternDPColorSquare_fu_1153_ap_return_0),
    .ap_return_1(grp_tpgPatternDPColorSquare_fu_1153_ap_return_1),
    .ap_return_2(grp_tpgPatternDPColorSquare_fu_1153_ap_return_2)
);

zynq_base_v_tpg_0_0_tpgPatternCrossHatch grp_tpgPatternCrossHatch_fu_1198(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_tpgPatternCrossHatch_fu_1198_ap_start),
    .ap_done(grp_tpgPatternCrossHatch_fu_1198_ap_done),
    .ap_idle(grp_tpgPatternCrossHatch_fu_1198_ap_idle),
    .ap_ready(grp_tpgPatternCrossHatch_fu_1198_ap_ready),
    .ap_ce(grp_tpgPatternCrossHatch_fu_1198_ap_ce),
    .y(y_reg_892),
    .x(x_reg_904_pp0_iter8_reg),
    .width(width),
    .height(height),
    .color(colorFormat),
    .ap_return_0(grp_tpgPatternCrossHatch_fu_1198_ap_return_0),
    .ap_return_1(grp_tpgPatternCrossHatch_fu_1198_ap_return_1),
    .ap_return_2(grp_tpgPatternCrossHatch_fu_1198_ap_return_2)
);

zynq_base_v_tpg_0_0_reg_unsigned_short_s grp_reg_unsigned_short_s_fu_1971(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .d(bck_motion_en),
    .ap_return(grp_reg_unsigned_short_s_fu_1971_ap_return),
    .ap_ce(grp_reg_unsigned_short_s_fu_1971_ap_ce)
);

zynq_base_v_tpg_0_0_reg_int_s grp_reg_int_s_fu_2356(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .d(grp_reg_int_s_fu_2356_d),
    .ap_return(grp_reg_int_s_fu_2356_ap_return),
    .ap_ce(grp_reg_int_s_fu_2356_ap_ce)
);

zynq_base_v_tpg_0_0_reg_int_s grp_reg_int_s_fu_2923(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .d(grp_reg_int_s_fu_2923_d),
    .ap_return(grp_reg_int_s_fu_2923_ap_return),
    .ap_ce(grp_reg_int_s_fu_2923_ap_ce)
);

zynq_base_v_tpg_0_0_mul_8ns_6ns_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 13 ))
mul_8ns_6ns_13_1_1_U29(
    .din0(mul_ln1301_2_fu_2381_p0),
    .din1(mul_ln1301_2_fu_2381_p1),
    .dout(mul_ln1301_2_fu_2381_p2)
);

zynq_base_v_tpg_0_0_mul_mul_17s_16ns_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_mul_17s_16ns_32_4_1_U30(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln1357_fu_1961_p2),
    .din1(grp_fu_4013_p1),
    .ce(grp_fu_4013_ce),
    .dout(grp_fu_4013_p2)
);

zynq_base_v_tpg_0_0_mac_muladd_8ns_8ns_14ns_15_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 15 ))
mac_muladd_8ns_8ns_14ns_15_4_1_U31(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4020_p0),
    .din1(grp_fu_4020_p1),
    .din2(grp_fu_4020_p2),
    .ce(grp_fu_4020_ce),
    .dout(grp_fu_4020_p3)
);

zynq_base_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_8ns_8s_16s_16_4_1_U32(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4029_p0),
    .din1(grp_fu_4029_p1),
    .din2(16'd32896),
    .ce(grp_fu_4029_ce),
    .dout(grp_fu_4029_p3)
);

zynq_base_v_tpg_0_0_mac_muladd_8ns_8s_15ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 16 ))
mac_muladd_8ns_8s_15ns_16_4_1_U33(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4037_p0),
    .din1(grp_fu_4037_p1),
    .din2(grp_fu_4037_p2),
    .ce(grp_fu_4037_ce),
    .dout(grp_fu_4037_p3)
);

zynq_base_v_tpg_0_0_mac_muladd_8ns_9ns_15ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 16 ))
mac_muladd_8ns_9ns_15ns_16_4_1_U34(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4045_p0),
    .din1(grp_fu_4045_p1),
    .din2(grp_fu_4045_p2),
    .ce(grp_fu_4045_ce),
    .dout(grp_fu_4045_p3)
);

zynq_base_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_8ns_7s_16s_16_4_1_U35(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4054_p0),
    .din1(grp_fu_4054_p1),
    .din2(grp_fu_4029_p3),
    .ce(grp_fu_4054_ce),
    .dout(grp_fu_4054_p3)
);

zynq_base_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U36(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ZplateHorContDelta),
    .din1(grp_fu_4062_p1),
    .din2(grp_fu_4062_p2),
    .ce(grp_fu_4062_ce),
    .dout(grp_fu_4062_p3)
);

zynq_base_v_tpg_0_0_mac_muladd_8ns_6s_16s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_8ns_6s_16s_16_4_1_U37(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4070_p0),
    .din1(grp_fu_4070_p1),
    .din2(16'd32896),
    .ce(grp_fu_4070_ce),
    .dout(grp_fu_4070_p3)
);

zynq_base_v_tpg_0_0_mul_mul_20s_9ns_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 28 ))
mul_mul_20s_9ns_28_4_1_U38(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tpgSinTableArray_q0),
    .din1(grp_fu_4080_p1),
    .ce(grp_fu_4080_ce),
    .dout(grp_fu_4080_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((icmp_ln525_fu_1700_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_pp0_flush_enable)) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((icmp_ln525_fu_1700_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter9_state12)) begin
                ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter8;
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end else if (((icmp_ln525_fu_1700_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_enable_reg_pp0_iter12 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_tpgPatternCrossHatch_fu_1198_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op473_call_state12_state11 == 1'b1))) begin
            grp_tpgPatternCrossHatch_fu_1198_ap_start_reg <= 1'b1;
        end else if ((grp_tpgPatternCrossHatch_fu_1198_ap_ready == 1'b1)) begin
            grp_tpgPatternCrossHatch_fu_1198_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_tpgPatternDPColorSquare_fu_1153_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op463_call_state12_state11 == 1'b1))) begin
            grp_tpgPatternDPColorSquare_fu_1153_ap_start_reg <= 1'b1;
        end else if ((grp_tpgPatternDPColorSquare_fu_1153_ap_ready == 1'b1)) begin
            grp_tpgPatternDPColorSquare_fu_1153_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_831)) begin
            ap_phi_reg_pp0_iter10_hBarSel_4_flag_2_reg_1085 <= 1'd1;
        end else if ((1'b1 == ap_condition_1374)) begin
            ap_phi_reg_pp0_iter10_hBarSel_4_flag_2_reg_1085 <= grp_load_fu_1219_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter10_hBarSel_4_flag_2_reg_1085 <= ap_phi_reg_pp0_iter9_hBarSel_4_flag_2_reg_1085;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_1416)) begin
            ap_phi_reg_pp0_iter10_hBarSel_4_flag_3_reg_1114 <= 1'd1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter10_hBarSel_4_flag_3_reg_1114 <= ap_phi_reg_pp0_iter9_hBarSel_4_flag_3_reg_1114;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_831)) begin
            ap_phi_reg_pp0_iter10_hBarSel_4_loc_2_reg_1105 <= trunc_ln1229_fu_2860_p1;
        end else if ((1'b1 == ap_condition_1374)) begin
            ap_phi_reg_pp0_iter10_hBarSel_4_loc_2_reg_1105 <= ap_sig_allocacmp_hBarSel_4_loc_0_load;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter10_hBarSel_4_loc_2_reg_1105 <= ap_phi_reg_pp0_iter9_hBarSel_4_loc_2_reg_1105;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_1416)) begin
            ap_phi_reg_pp0_iter10_hBarSel_4_loc_3_reg_1141 <= empty_64_fu_2870_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter10_hBarSel_4_loc_3_reg_1141 <= ap_phi_reg_pp0_iter9_hBarSel_4_loc_3_reg_1141;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_831)) begin
            ap_phi_reg_pp0_iter10_hBarSel_4_new_2_reg_1096 <= trunc_ln1229_fu_2860_p1;
        end else if ((1'b1 == ap_condition_1374)) begin
            ap_phi_reg_pp0_iter10_hBarSel_4_new_2_reg_1096 <= grp_load_fu_1222_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter10_hBarSel_4_new_2_reg_1096 <= ap_phi_reg_pp0_iter9_hBarSel_4_new_2_reg_1096;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_1416)) begin
            ap_phi_reg_pp0_iter10_hBarSel_4_new_3_reg_1129 <= empty_64_fu_2870_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter10_hBarSel_4_new_3_reg_1129 <= ap_phi_reg_pp0_iter9_hBarSel_4_new_3_reg_1129;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_386)) begin
        if ((1'b1 == ap_condition_1177)) begin
            ap_phi_reg_pp0_iter1_vBarSel_2_loc_2_reg_927 <= 8'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_vBarSel_2_loc_2_reg_927 <= ap_phi_reg_pp0_iter0_vBarSel_2_loc_2_reg_927;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_386)) begin
        if ((1'b1 == ap_condition_1266)) begin
            ap_phi_reg_pp0_iter1_vBarSel_loc_2_reg_992 <= 8'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_vBarSel_loc_2_reg_992 <= ap_phi_reg_pp0_iter0_vBarSel_loc_2_reg_992;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_785)) begin
            ap_phi_reg_pp0_iter8_shl_i321454_reg_1033 <= zext_ln1405_fu_2643_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter8_shl_i321454_reg_1033 <= ap_phi_reg_pp0_iter7_shl_i321454_reg_1033;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_779)) begin
            ap_phi_reg_pp0_iter8_shl_i321458_reg_1013 <= shl_i2_fu_2607_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter8_shl_i321458_reg_1013 <= ap_phi_reg_pp0_iter7_shl_i321458_reg_1013;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_768)) begin
            ap_phi_reg_pp0_iter8_shl_i386474_reg_968 <= shl_i4_fu_2593_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter8_shl_i386474_reg_968 <= ap_phi_reg_pp0_iter7_shl_i386474_reg_968;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_763)) begin
            ap_phi_reg_pp0_iter8_shl_i386478_reg_948 <= shl_i5_fu_2563_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter8_shl_i386478_reg_948 <= ap_phi_reg_pp0_iter7_shl_i386478_reg_948;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_1182)) begin
            ap_phi_reg_pp0_iter8_vBarSel_2_loc_2_reg_927 <= ap_sig_allocacmp_vBarSel_2_loc_0_load;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter8_vBarSel_2_loc_2_reg_927 <= ap_phi_reg_pp0_iter7_vBarSel_2_loc_2_reg_927;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_768)) begin
            ap_phi_reg_pp0_iter8_vBarSel_2_loc_3_reg_958 <= add_ln1557_fu_2571_p2;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter8_vBarSel_2_loc_3_reg_958 <= ap_phi_reg_pp0_iter7_vBarSel_2_loc_3_reg_958;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_763)) begin
            ap_phi_reg_pp0_iter8_vBarSel_2_loc_4_reg_938 <= ap_sig_allocacmp_vBarSel_2_loc_0_load;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter8_vBarSel_2_loc_4_reg_938 <= ap_phi_reg_pp0_iter7_vBarSel_2_loc_4_reg_938;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_1270)) begin
            ap_phi_reg_pp0_iter8_vBarSel_loc_2_reg_992 <= ap_sig_allocacmp_vBarSel_loc_0_load;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter8_vBarSel_loc_2_reg_992 <= ap_phi_reg_pp0_iter7_vBarSel_loc_2_reg_992;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_785)) begin
            ap_phi_reg_pp0_iter8_vBarSel_loc_3_reg_1023 <= zext_ln1398_fu_2625_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter8_vBarSel_loc_3_reg_1023 <= ap_phi_reg_pp0_iter7_vBarSel_loc_3_reg_1023;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_779)) begin
            ap_phi_reg_pp0_iter8_vBarSel_loc_4_reg_1003 <= ap_sig_allocacmp_vBarSel_loc_0_load;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter8_vBarSel_loc_4_reg_1003 <= ap_phi_reg_pp0_iter7_vBarSel_loc_4_reg_1003;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln878_5_reg_4685_pp0_iter7_reg == 1'd0) & (icmp_ln1089_reg_4628_pp0_iter7_reg == 1'd0) & (icmp_ln527_reg_4624_pp0_iter7_reg == 1'd0) & (patternId_read_read_fu_510_p2 == 8'd15) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln878_5_reg_4685_pp0_iter7_reg == 1'd1) & (icmp_ln1089_reg_4628_pp0_iter7_reg == 1'd0) & (icmp_ln527_reg_4624_pp0_iter7_reg == 1'd0) & (patternId_read_read_fu_510_p2 == 8'd15) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter9_phi_ln1578_reg_1057 <= ap_phi_mux_shl_i386478_phi_fu_951_p4;
    end else if (((ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln1089_reg_4628_pp0_iter7_reg == 1'd1) & (icmp_ln527_reg_4624_pp0_iter7_reg == 1'd0) & (patternId_read_read_fu_510_p2 == 8'd15) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter9_phi_ln1578_reg_1057 <= ap_phi_mux_shl_i386474_phi_fu_971_p4;
    end else if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter9_phi_ln1578_reg_1057 <= ap_phi_reg_pp0_iter8_phi_ln1578_reg_1057;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln878_4_reg_4725_pp0_iter7_reg == 1'd0) & (icmp_ln1089_reg_4628_pp0_iter7_reg == 1'd0) & (icmp_ln527_reg_4624_pp0_iter7_reg == 1'd0) & (patternId_read_read_fu_510_p2 == 8'd11) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln878_4_reg_4725_pp0_iter7_reg == 1'd1) & (icmp_ln1089_reg_4628_pp0_iter7_reg == 1'd0) & (icmp_ln527_reg_4624_pp0_iter7_reg == 1'd0) & (patternId_read_read_fu_510_p2 == 8'd11) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter9_shl_i321453_reg_1071 <= ap_phi_mux_shl_i321458_phi_fu_1016_p4;
    end else if (((ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln1089_reg_4628_pp0_iter7_reg == 1'd1) & (icmp_ln527_reg_4624_pp0_iter7_reg == 1'd0) & (patternId_read_read_fu_510_p2 == 8'd11) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter9_shl_i321453_reg_1071 <= ap_phi_mux_shl_i321454_phi_fu_1036_p4;
    end else if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter9_shl_i321453_reg_1071 <= ap_phi_reg_pp0_iter8_shl_i321453_reg_1071;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        count_flag_0_fu_454 <= 1'd0;
    end else if ((((icmp_ln1264_fu_2911_p2 == 1'd0) & (icmp_ln1262_fu_2895_p2 == 1'd1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1258_reg_4744_pp0_iter8_reg == 1'd1) & (icmp_ln1256_reg_4740_pp0_iter8_reg == 1'd1) & (icmp_ln527_reg_4624_pp0_iter8_reg == 1'd0) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln1262_fu_2895_p2 == 1'd0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1258_reg_4744_pp0_iter8_reg == 1'd1) & (icmp_ln1256_reg_4740_pp0_iter8_reg == 1'd1) & (icmp_ln527_reg_4624_pp0_iter8_reg == 1'd0) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln1264_fu_2911_p2 == 1'd1) & (icmp_ln1262_fu_2895_p2 == 1'd1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1258_reg_4744_pp0_iter8_reg == 1'd1) & (icmp_ln1256_reg_4740_pp0_iter8_reg == 1'd1) & (icmp_ln527_reg_4624_pp0_iter8_reg == 1'd0) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        count_flag_0_fu_454 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        count_loc_0_fu_446 <= count;
    end else if (((icmp_ln1264_fu_2911_p2 == 1'd1) & (icmp_ln1262_fu_2895_p2 == 1'd1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1258_reg_4744_pp0_iter8_reg == 1'd1) & (icmp_ln1256_reg_4740_pp0_iter8_reg == 1'd1) & (icmp_ln527_reg_4624_pp0_iter8_reg == 1'd0) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        count_loc_0_fu_446 <= 32'd0;
    end else if ((((icmp_ln1264_fu_2911_p2 == 1'd0) & (icmp_ln1262_fu_2895_p2 == 1'd1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1258_reg_4744_pp0_iter8_reg == 1'd1) & (icmp_ln1256_reg_4740_pp0_iter8_reg == 1'd1) & (icmp_ln527_reg_4624_pp0_iter8_reg == 1'd0) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln1262_fu_2895_p2 == 1'd0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1258_reg_4744_pp0_iter8_reg == 1'd1) & (icmp_ln1256_reg_4740_pp0_iter8_reg == 1'd1) & (icmp_ln527_reg_4624_pp0_iter8_reg == 1'd0) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        count_loc_0_fu_446 <= add_ln1260_fu_2877_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1264_fu_2911_p2 == 1'd1) & (icmp_ln1262_fu_2895_p2 == 1'd1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1258_reg_4744_pp0_iter8_reg == 1'd1) & (icmp_ln1256_reg_4740_pp0_iter8_reg == 1'd1) & (icmp_ln527_reg_4624_pp0_iter8_reg == 1'd0) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        count_new_0_fu_450 <= 32'd0;
    end else if ((((icmp_ln1264_fu_2911_p2 == 1'd0) & (icmp_ln1262_fu_2895_p2 == 1'd1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1258_reg_4744_pp0_iter8_reg == 1'd1) & (icmp_ln1256_reg_4740_pp0_iter8_reg == 1'd1) & (icmp_ln527_reg_4624_pp0_iter8_reg == 1'd0) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln1262_fu_2895_p2 == 1'd0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1258_reg_4744_pp0_iter8_reg == 1'd1) & (icmp_ln1256_reg_4740_pp0_iter8_reg == 1'd1) & (icmp_ln527_reg_4624_pp0_iter8_reg == 1'd0) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        count_new_0_fu_450 <= add_ln1260_fu_2877_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((patternId_read_read_fu_510_p2 == 8'd11) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_3555)) begin
            hBarSel <= 3'd0;
        end else if ((1'b1 == ap_condition_3551)) begin
            hBarSel <= add_ln1417_fu_2739_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((patternId_read_read_fu_510_p2 == 8'd15) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_3555)) begin
            hBarSel_3 <= 3'd0;
        end else if ((1'b1 == ap_condition_3561)) begin
            hBarSel_3 <= add_ln1575_fu_2688_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                hBarSel_3_loc_0_fu_414[2 : 0] <= zext_ln1632_fu_1568_p1[2 : 0];
    end else if (((ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln1089_reg_4628_pp0_iter7_reg == 1'd1) & (icmp_ln527_reg_4624_pp0_iter7_reg == 1'd0) & (patternId_read_read_fu_510_p2 == 8'd15) & (1'b0 == ap_block_pp0_stage0_11001))) begin
                hBarSel_3_loc_0_fu_414[0] <= 1'b0;
        hBarSel_3_loc_0_fu_414[1] <= 1'b0;
        hBarSel_3_loc_0_fu_414[2] <= 1'b0;
    end else if (((ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln878_5_reg_4685_pp0_iter7_reg == 1'd0) & (icmp_ln1089_reg_4628_pp0_iter7_reg == 1'd0) & (icmp_ln527_reg_4624_pp0_iter7_reg == 1'd0) & (patternId_read_read_fu_510_p2 == 8'd15) & (1'b0 == ap_block_pp0_stage0_11001))) begin
                hBarSel_3_loc_0_fu_414[2 : 0] <= zext_ln1575_fu_2694_p1[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        hBarSel_4_flag_0_fu_466 <= 1'd0;
    end else if ((((ap_enable_reg_pp0_iter10 == 1'b1) & (icmp_ln1264_reg_4902 == 1'd0) & (icmp_ln1262_reg_4898 == 1'd1) & (icmp_ln1258_reg_4744_pp0_iter9_reg == 1'd1) & (icmp_ln1256_reg_4740_pp0_iter9_reg == 1'd1) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter10 == 1'b1) & (icmp_ln1262_reg_4898 == 1'd0) & (icmp_ln1258_reg_4744_pp0_iter9_reg == 1'd1) & (icmp_ln1256_reg_4740_pp0_iter9_reg == 1'd1) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter10 == 1'b1) & (icmp_ln1258_reg_4744_pp0_iter9_reg == 1'd0) & (icmp_ln1256_reg_4740_pp0_iter9_reg == 1'd1) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter10 == 1'b1) & (icmp_ln1256_reg_4740_pp0_iter9_reg == 1'd0) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter10 == 1'b1) & (icmp_ln1264_reg_4902 == 1'd1) & (icmp_ln1262_reg_4898 == 1'd1) & (icmp_ln1258_reg_4744_pp0_iter9_reg == 1'd1) & (icmp_ln1256_reg_4740_pp0_iter9_reg == 1'd1) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        hBarSel_4_flag_0_fu_466 <= ap_phi_mux_hBarSel_4_flag_3_phi_fu_1118_p6;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        hBarSel_4_loc_0_fu_458 <= hBarSel_2;
    end else if ((((ap_enable_reg_pp0_iter10 == 1'b1) & (icmp_ln1264_reg_4902 == 1'd0) & (icmp_ln1262_reg_4898 == 1'd1) & (icmp_ln1258_reg_4744_pp0_iter9_reg == 1'd1) & (icmp_ln1256_reg_4740_pp0_iter9_reg == 1'd1) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter10 == 1'b1) & (icmp_ln1262_reg_4898 == 1'd0) & (icmp_ln1258_reg_4744_pp0_iter9_reg == 1'd1) & (icmp_ln1256_reg_4740_pp0_iter9_reg == 1'd1) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter10 == 1'b1) & (icmp_ln1258_reg_4744_pp0_iter9_reg == 1'd0) & (icmp_ln1256_reg_4740_pp0_iter9_reg == 1'd1) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter10 == 1'b1) & (icmp_ln1256_reg_4740_pp0_iter9_reg == 1'd0) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter10 == 1'b1) & (icmp_ln1264_reg_4902 == 1'd1) & (icmp_ln1262_reg_4898 == 1'd1) & (icmp_ln1258_reg_4744_pp0_iter9_reg == 1'd1) & (icmp_ln1256_reg_4740_pp0_iter9_reg == 1'd1) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        hBarSel_4_loc_0_fu_458 <= ap_phi_mux_hBarSel_4_loc_3_phi_fu_1144_p6;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                hBarSel_loc_0_fu_434[2 : 0] <= zext_ln1526_fu_1552_p1[2 : 0];
    end else if (((ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln1089_reg_4628_pp0_iter7_reg == 1'd1) & (icmp_ln527_reg_4624_pp0_iter7_reg == 1'd0) & (patternId_read_read_fu_510_p2 == 8'd11) & (1'b0 == ap_block_pp0_stage0_11001))) begin
                hBarSel_loc_0_fu_434[0] <= 1'b0;
        hBarSel_loc_0_fu_434[1] <= 1'b0;
        hBarSel_loc_0_fu_434[2] <= 1'b0;
    end else if (((ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln878_4_reg_4725_pp0_iter7_reg == 1'd0) & (icmp_ln1089_reg_4628_pp0_iter7_reg == 1'd0) & (icmp_ln527_reg_4624_pp0_iter7_reg == 1'd0) & (patternId_read_read_fu_510_p2 == 8'd11) & (1'b0 == ap_block_pp0_stage0_11001))) begin
                hBarSel_loc_0_fu_434[2 : 0] <= zext_ln1417_1_fu_2745_p1[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        hdata_flag_0_fu_430 <= 1'd0;
    end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (patternId_read_read_fu_510_p2 == 8'd14) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        hdata_flag_0_fu_430 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                hdata_loc_0_fu_422[7 : 0] <= hdata[7 : 0];
    end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (patternId_read_read_fu_510_p2 == 8'd14) & (1'b0 == ap_block_pp0_stage0_11001))) begin
                hdata_loc_0_fu_422[7 : 0] <= zext_ln653_fu_3558_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln527_fu_1847_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (patternId_read_read_fu_510_p2 == 8'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        outpix_val_V_0_3_fu_390 <= outpix_val_V_0_fu_1322_p3;
    end else if (((icmp_ln527_fu_1847_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (patternId_read_read_fu_510_p2 == 8'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        outpix_val_V_0_3_fu_390 <= outpix_val_V_0_1_fu_1350_p3;
    end else if (((icmp_ln527_fu_1847_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (patternId_read_read_fu_510_p2 == 8'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        outpix_val_V_0_3_fu_390 <= select_ln589_cast_cast_cast_cast_fu_1366_p3;
    end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (patternId_read_read_fu_510_p2 == 8'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outpix_val_V_0_3_fu_390 <= outpix_val_V_0_5_fu_3916_p3;
    end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (patternId_read_read_fu_510_p2 == 8'd2) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outpix_val_V_0_3_fu_390 <= outpix_val_V_0_17_fu_3883_p1;
    end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (patternId_read_read_fu_510_p2 == 8'd3) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outpix_val_V_0_3_fu_390 <= rampStart_1_reg_4506;
    end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (patternId_read_read_fu_510_p2 == 8'd7) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outpix_val_V_0_3_fu_390 <= 8'd0;
    end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (patternId_read_read_fu_510_p2 == 8'd8) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outpix_val_V_0_3_fu_390 <= 8'd255;
    end else if ((((ap_enable_reg_pp0_iter11 == 1'b1) & (icmp_ln1264_reg_4902_pp0_iter10_reg == 1'd1) & (icmp_ln1262_reg_4898_pp0_iter10_reg == 1'd1) & (icmp_ln1258_reg_4744_pp0_iter10_reg == 1'd1) & (icmp_ln1256_reg_4740_pp0_iter10_reg == 1'd1) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter11 == 1'b1) & (icmp_ln1264_reg_4902_pp0_iter10_reg == 1'd0) & (icmp_ln1262_reg_4898_pp0_iter10_reg == 1'd1) & (icmp_ln1258_reg_4744_pp0_iter10_reg == 1'd1) & (icmp_ln1256_reg_4740_pp0_iter10_reg == 1'd1) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter11 == 1'b1) & (icmp_ln1262_reg_4898_pp0_iter10_reg == 1'd0) & (icmp_ln1258_reg_4744_pp0_iter10_reg == 1'd1) & (icmp_ln1256_reg_4740_pp0_iter10_reg == 1'd1) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter11 == 1'b1) & (icmp_ln1258_reg_4744_pp0_iter10_reg == 1'd0) & (icmp_ln1256_reg_4740_pp0_iter10_reg == 1'd1) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter11 == 1'b1) & (icmp_ln1256_reg_4740_pp0_iter10_reg == 1'd0) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        outpix_val_V_0_3_fu_390 <= outpix_val_V_0_14_fu_3817_p3;
    end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (cmp2_i209_fu_1316_p2 == 1'd1) & (patternId_read_read_fu_510_p2 == 8'd11) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outpix_val_V_0_3_fu_390 <= tpgBarSelRgb_r_load_1_cast_fu_3703_p1;
    end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (patternId == 8'd12) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outpix_val_V_0_3_fu_390 <= grp_tpgPatternCrossHatch_fu_1198_ap_return_0;
    end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (patternId == 8'd13) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outpix_val_V_0_3_fu_390 <= outpix_val_V_0_19_reg_4774_pp0_iter10_reg;
    end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (patternId_read_read_fu_510_p2 == 8'd14) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outpix_val_V_0_3_fu_390 <= outpix_val_V_0_12_fu_3539_p3;
    end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (cmp2_i209_fu_1316_p2 == 1'd1) & (patternId_read_read_fu_510_p2 == 8'd15) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outpix_val_V_0_3_fu_390 <= tpgBarSelRgb_r_load_2_cast_fu_3505_p1;
    end else if ((((ap_enable_reg_pp0_iter11 == 1'b1) & (cmp2_i209_fu_1316_p2 == 1'd0) & (patternId_read_read_fu_510_p2 == 8'd11) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter11 == 1'b1) & (cmp2_i209_fu_1316_p2 == 1'd0) & (patternId_read_read_fu_510_p2 == 8'd15) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        outpix_val_V_0_3_fu_390 <= tpgBarSelYuv_y_q0;
    end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (patternId_read_read_fu_510_p2 == 8'd16) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outpix_val_V_0_3_fu_390 <= outpix_val_V_0_8_fu_3399_p3;
    end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (patternId_read_read_fu_510_p2 == 8'd17) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outpix_val_V_0_3_fu_390 <= outpix_val_V_0_15_fu_3214_p3;
    end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (patternId_read_read_fu_510_p2 == 8'd18) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outpix_val_V_0_3_fu_390 <= select_ln300_fu_3143_p3;
    end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (patternId == 8'd19) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outpix_val_V_0_3_fu_390 <= grp_tpgPatternDPColorSquare_fu_1153_ap_return_0;
    end else if (((patternId == 8'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        outpix_val_V_0_3_fu_390 <= outpix_val_V_0_18_reg_5026;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (patternId_read_read_fu_510_p2 == 8'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outpix_val_V_1_1_fu_394 <= outpix_val_V_1_14_fu_3922_p3;
    end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (patternId_read_read_fu_510_p2 == 8'd2) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outpix_val_V_1_1_fu_394 <= outpix_val_V_1_15_fu_3887_p3;
    end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (patternId_read_read_fu_510_p2 == 8'd3) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outpix_val_V_1_1_fu_394 <= outpix_val_V_1_16_reg_4518;
    end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (cmp2_i209_fu_1316_p2 == 1'd0) & (patternId_read_read_fu_510_p2 == 8'd4) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outpix_val_V_1_1_fu_394 <= redYuv_q0;
    end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (cmp2_i209_fu_1316_p2 == 1'd0) & (patternId_read_read_fu_510_p2 == 8'd5) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outpix_val_V_1_1_fu_394 <= grnYuv_q0;
    end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (cmp2_i209_fu_1316_p2 == 1'd0) & (patternId_read_read_fu_510_p2 == 8'd6) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outpix_val_V_1_1_fu_394 <= bluYuv_q0;
    end else if ((((ap_enable_reg_pp0_iter11 == 1'b1) & (cmp2_i209_fu_1316_p2 == 1'd1) & (patternId_read_read_fu_510_p2 == 8'd4) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter11 == 1'b1) & (cmp2_i209_fu_1316_p2 == 1'd1) & (patternId_read_read_fu_510_p2 == 8'd6) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter11 == 1'b1) & (cmp2_i209_fu_1316_p2 == 1'd1) & (patternId_read_read_fu_510_p2 == 8'd7) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        outpix_val_V_1_1_fu_394 <= 8'd0;
    end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (cmp2_i209_fu_1316_p2 == 1'd0) & (patternId_read_read_fu_510_p2 == 8'd7) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outpix_val_V_1_1_fu_394 <= blkYuv_q0;
    end else if ((((ap_enable_reg_pp0_iter11 == 1'b1) & (cmp2_i209_fu_1316_p2 == 1'd1) & (patternId_read_read_fu_510_p2 == 8'd5) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter11 == 1'b1) & (cmp2_i209_fu_1316_p2 == 1'd1) & (patternId_read_read_fu_510_p2 == 8'd8) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        outpix_val_V_1_1_fu_394 <= 8'd255;
    end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (cmp2_i209_fu_1316_p2 == 1'd0) & (patternId_read_read_fu_510_p2 == 8'd8) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outpix_val_V_1_1_fu_394 <= whiYuv_q0;
    end else if ((((ap_enable_reg_pp0_iter11 == 1'b1) & (icmp_ln1264_reg_4902_pp0_iter10_reg == 1'd1) & (icmp_ln1262_reg_4898_pp0_iter10_reg == 1'd1) & (icmp_ln1258_reg_4744_pp0_iter10_reg == 1'd1) & (icmp_ln1256_reg_4740_pp0_iter10_reg == 1'd1) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter11 == 1'b1) & (icmp_ln1264_reg_4902_pp0_iter10_reg == 1'd0) & (icmp_ln1262_reg_4898_pp0_iter10_reg == 1'd1) & (icmp_ln1258_reg_4744_pp0_iter10_reg == 1'd1) & (icmp_ln1256_reg_4740_pp0_iter10_reg == 1'd1) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter11 == 1'b1) & (icmp_ln1262_reg_4898_pp0_iter10_reg == 1'd0) & (icmp_ln1258_reg_4744_pp0_iter10_reg == 1'd1) & (icmp_ln1256_reg_4740_pp0_iter10_reg == 1'd1) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter11 == 1'b1) & (icmp_ln1258_reg_4744_pp0_iter10_reg == 1'd0) & (icmp_ln1256_reg_4740_pp0_iter10_reg == 1'd1) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter11 == 1'b1) & (icmp_ln1256_reg_4740_pp0_iter10_reg == 1'd0) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        outpix_val_V_1_1_fu_394 <= outpix_val_V_1_10_fu_3809_p3;
    end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (cmp2_i209_fu_1316_p2 == 1'd1) & (patternId_read_read_fu_510_p2 == 8'd11) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outpix_val_V_1_1_fu_394 <= val_assign_22_cast_fu_3707_p1;
    end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (cmp2_i209_fu_1316_p2 == 1'd0) & (patternId_read_read_fu_510_p2 == 8'd11) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outpix_val_V_1_1_fu_394 <= select_ln1423_fu_3690_p3;
    end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (patternId == 8'd12) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outpix_val_V_1_1_fu_394 <= grp_tpgPatternCrossHatch_fu_1198_ap_return_1;
    end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (icmp_fu_1436_p2 == 1'd1) & (patternId == 8'd13) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outpix_val_V_1_1_fu_394 <= g_2_reg_4779_pp0_iter10_reg;
    end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (patternId_read_read_fu_510_p2 == 8'd14) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outpix_val_V_1_1_fu_394 <= outpix_val_V_1_18_fu_3545_p3;
    end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (cmp2_i209_fu_1316_p2 == 1'd1) & (patternId_read_read_fu_510_p2 == 8'd15) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outpix_val_V_1_1_fu_394 <= val_assign_25_cast_fu_3509_p1;
    end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (cmp2_i209_fu_1316_p2 == 1'd0) & (patternId_read_read_fu_510_p2 == 8'd15) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outpix_val_V_1_1_fu_394 <= select_ln1581_fu_3492_p3;
    end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (patternId_read_read_fu_510_p2 == 8'd16) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outpix_val_V_1_1_fu_394 <= outpix_val_V_1_8_fu_3447_p3;
    end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (patternId_read_read_fu_510_p2 == 8'd17) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outpix_val_V_1_1_fu_394 <= outpix_val_V_1_9_fu_3225_p3;
    end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (patternId_read_read_fu_510_p2 == 8'd18) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outpix_val_V_1_1_fu_394 <= select_ln300_fu_3143_p3;
    end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (patternId == 8'd19) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outpix_val_V_1_1_fu_394 <= grp_tpgPatternDPColorSquare_fu_1153_ap_return_1;
    end else if (((patternId == 8'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        outpix_val_V_1_1_fu_394 <= outpix_val_V_1_17_fu_3973_p3;
    end else if (((icmp_fu_1436_p2 == 1'd0) & (patternId == 8'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        outpix_val_V_1_1_fu_394 <= select_ln1324_reg_5021;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln527_fu_1847_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (patternId_read_read_fu_510_p2 == 8'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        outpix_val_V_2_4_fu_398 <= select_ln573_fu_1336_p3;
    end else if (((icmp_ln527_fu_1847_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (patternId_read_read_fu_510_p2 == 8'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        outpix_val_V_2_4_fu_398 <= select_ln589_cast_fu_1358_p3;
    end else if (((icmp_ln527_fu_1847_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (patternId_read_read_fu_510_p2 == 8'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        outpix_val_V_2_4_fu_398 <= outpix_val_V_2_1_fu_1374_p3;
    end else if (((icmp_ln527_fu_1847_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (patternId_read_read_fu_510_p2 == 8'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        outpix_val_V_2_4_fu_398 <= outpix_val_V_2_2_fu_1382_p3;
    end else if (((icmp_ln527_fu_1847_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (patternId_read_read_fu_510_p2 == 8'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        outpix_val_V_2_4_fu_398 <= outpix_val_V_2_3_fu_1390_p3;
    end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (patternId_read_read_fu_510_p2 == 8'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outpix_val_V_2_4_fu_398 <= outpix_val_V_1_14_fu_3922_p3;
    end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (patternId_read_read_fu_510_p2 == 8'd2) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outpix_val_V_2_4_fu_398 <= outpix_val_V_1_15_fu_3887_p3;
    end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (patternId_read_read_fu_510_p2 == 8'd3) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outpix_val_V_2_4_fu_398 <= outpix_val_V_1_16_reg_4518;
    end else if ((((ap_enable_reg_pp0_iter11 == 1'b1) & (icmp_ln1264_reg_4902_pp0_iter10_reg == 1'd1) & (icmp_ln1262_reg_4898_pp0_iter10_reg == 1'd1) & (icmp_ln1258_reg_4744_pp0_iter10_reg == 1'd1) & (icmp_ln1256_reg_4740_pp0_iter10_reg == 1'd1) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter11 == 1'b1) & (icmp_ln1264_reg_4902_pp0_iter10_reg == 1'd0) & (icmp_ln1262_reg_4898_pp0_iter10_reg == 1'd1) & (icmp_ln1258_reg_4744_pp0_iter10_reg == 1'd1) & (icmp_ln1256_reg_4740_pp0_iter10_reg == 1'd1) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter11 == 1'b1) & (icmp_ln1262_reg_4898_pp0_iter10_reg == 1'd0) & (icmp_ln1258_reg_4744_pp0_iter10_reg == 1'd1) & (icmp_ln1256_reg_4740_pp0_iter10_reg == 1'd1) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter11 == 1'b1) & (icmp_ln1258_reg_4744_pp0_iter10_reg == 1'd0) & (icmp_ln1256_reg_4740_pp0_iter10_reg == 1'd1) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter11 == 1'b1) & (icmp_ln1256_reg_4740_pp0_iter10_reg == 1'd0) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        outpix_val_V_2_4_fu_398 <= outpix_val_V_2_15_fu_3825_p3;
    end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (cmp2_i209_fu_1316_p2 == 1'd1) & (patternId_read_read_fu_510_p2 == 8'd11) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outpix_val_V_2_4_fu_398 <= tpgBarSelRgb_b_load_1_cast_fu_3711_p1;
    end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (patternId == 8'd12) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outpix_val_V_2_4_fu_398 <= grp_tpgPatternCrossHatch_fu_1198_ap_return_2;
    end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (patternId == 8'd13) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outpix_val_V_2_4_fu_398 <= outpix_val_V_2_18_fu_3634_p3;
    end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (patternId_read_read_fu_510_p2 == 8'd14) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outpix_val_V_2_4_fu_398 <= outpix_val_V_1_18_fu_3545_p3;
    end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (cmp2_i209_fu_1316_p2 == 1'd1) & (patternId_read_read_fu_510_p2 == 8'd15) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outpix_val_V_2_4_fu_398 <= tpgBarSelRgb_b_load_2_cast_fu_3513_p1;
    end else if ((((ap_enable_reg_pp0_iter11 == 1'b1) & (cmp2_i209_fu_1316_p2 == 1'd0) & (patternId_read_read_fu_510_p2 == 8'd11) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter11 == 1'b1) & (cmp2_i209_fu_1316_p2 == 1'd0) & (patternId_read_read_fu_510_p2 == 8'd15) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        outpix_val_V_2_4_fu_398 <= tpgBarSelYuv_v_q0;
    end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (patternId_read_read_fu_510_p2 == 8'd16) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outpix_val_V_2_4_fu_398 <= outpix_val_V_2_12_fu_3421_p3;
    end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (patternId_read_read_fu_510_p2 == 8'd17) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outpix_val_V_2_4_fu_398 <= outpix_val_V_2_13_fu_3179_p3;
    end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (patternId_read_read_fu_510_p2 == 8'd18) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outpix_val_V_2_4_fu_398 <= select_ln300_fu_3143_p3;
    end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (patternId == 8'd19) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outpix_val_V_2_4_fu_398 <= grp_tpgPatternDPColorSquare_fu_1153_ap_return_2;
    end else if (((patternId == 8'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        outpix_val_V_2_4_fu_398 <= outpix_val_V_1_17_fu_3973_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (icmp_ln527_reg_4624_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        phi_mul_reg_916 <= add_ln537_fu_2531_p2;
    end else if (((icmp_ln525_fu_1700_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        phi_mul_reg_916 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_3565)) begin
        if ((icmp_ln1110_reg_4677_pp0_iter9_reg == 1'd1)) begin
            rampVal <= rampStart_1_reg_4506;
        end else if (((icmp_ln1110_reg_4677_pp0_iter9_reg == 1'd0) & (icmp_ln1089_reg_4628_pp0_iter9_reg == 1'd1))) begin
            rampVal <= add_ln1116_fu_3086_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        rampVal_2_flag_0_fu_410 <= 1'd0;
    end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (patternId_read_read_fu_510_p2 == 8'd17) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rampVal_2_flag_0_fu_410 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        rampVal_2_loc_0_fu_402 <= rampVal_2;
    end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (patternId_read_read_fu_510_p2 == 8'd17) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rampVal_2_loc_0_fu_402 <= add_ln1632_fu_3233_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        rampVal_3_flag_0_fu_494 <= 1'd0;
    end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (patternId_read_read_fu_510_p2 == 8'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rampVal_3_flag_0_fu_494 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                rampVal_3_loc_0_fu_486[7 : 0] <= rampVal_1[7 : 0];
    end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (patternId_read_read_fu_510_p2 == 8'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
                rampVal_3_loc_0_fu_486[7 : 0] <= zext_ln549_fu_3935_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                rampVal_loc_0_fu_482[7 : 0] <= zext_ln525_fu_1520_p1[7 : 0];
    end else if (((ap_enable_reg_pp0_iter10 == 1'b1) & (icmp_ln1110_reg_4677_pp0_iter9_reg == 1'd1) & (patternId_read_read_fu_510_p2 == 8'd2) & (1'b0 == ap_block_pp0_stage0_11001))) begin
                rampVal_loc_0_fu_482[7 : 0] <= zext_ln1098_reg_4513[7 : 0];
    end else if (((ap_enable_reg_pp0_iter10 == 1'b1) & (icmp_ln1110_reg_4677_pp0_iter9_reg == 1'd0) & (icmp_ln1089_reg_4628_pp0_iter9_reg == 1'd1) & (patternId_read_read_fu_510_p2 == 8'd2) & (1'b0 == ap_block_pp0_stage0_11001))) begin
                rampVal_loc_0_fu_482[7 : 0] <= zext_ln1116_fu_3092_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        s_flag_0_fu_478 <= 1'd0;
    end else if ((((icmp_ln1262_fu_2895_p2 == 1'd0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1258_reg_4744_pp0_iter8_reg == 1'd1) & (icmp_ln1256_reg_4740_pp0_iter8_reg == 1'd1) & (icmp_ln527_reg_4624_pp0_iter8_reg == 1'd0) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln1264_fu_2911_p2 == 1'd1) & (icmp_ln1262_fu_2895_p2 == 1'd1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1258_reg_4744_pp0_iter8_reg == 1'd1) & (icmp_ln1256_reg_4740_pp0_iter8_reg == 1'd1) & (icmp_ln527_reg_4624_pp0_iter8_reg == 1'd0) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        s_flag_0_fu_478 <= 1'd1;
    end else if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1258_reg_4744_pp0_iter8_reg == 1'd0) & (icmp_ln1256_reg_4740_pp0_iter8_reg == 1'd1) & (icmp_ln527_reg_4624_pp0_iter8_reg == 1'd0) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1256_reg_4740_pp0_iter8_reg == 1'd0) & (icmp_ln527_reg_4624_pp0_iter8_reg == 1'd0) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln1264_fu_2911_p2 == 1'd0) & (icmp_ln1262_fu_2895_p2 == 1'd1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1258_reg_4744_pp0_iter8_reg == 1'd1) & (icmp_ln1256_reg_4740_pp0_iter8_reg == 1'd1) & (icmp_ln527_reg_4624_pp0_iter8_reg == 1'd0) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        s_flag_0_fu_478 <= or_ln1225_fu_2834_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        s_loc_0_fu_470 <= s;
    end else if (((icmp_ln1262_fu_2895_p2 == 1'd0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1258_reg_4744_pp0_iter8_reg == 1'd1) & (icmp_ln1256_reg_4740_pp0_iter8_reg == 1'd1) & (icmp_ln527_reg_4624_pp0_iter8_reg == 1'd0) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        s_loc_0_fu_470 <= 32'd0;
    end else if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1258_reg_4744_pp0_iter8_reg == 1'd0) & (icmp_ln1256_reg_4740_pp0_iter8_reg == 1'd1) & (icmp_ln527_reg_4624_pp0_iter8_reg == 1'd0) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1256_reg_4740_pp0_iter8_reg == 1'd0) & (icmp_ln527_reg_4624_pp0_iter8_reg == 1'd0) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln1264_fu_2911_p2 == 1'd0) & (icmp_ln1262_fu_2895_p2 == 1'd1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1258_reg_4744_pp0_iter8_reg == 1'd1) & (icmp_ln1256_reg_4740_pp0_iter8_reg == 1'd1) & (icmp_ln527_reg_4624_pp0_iter8_reg == 1'd0) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        s_loc_0_fu_470 <= select_ln1225_1_fu_2848_p3;
    end else if (((ap_enable_reg_pp0_iter10 == 1'b1) & (icmp_ln1264_reg_4902 == 1'd1) & (icmp_ln1262_reg_4898 == 1'd1) & (icmp_ln1258_reg_4744_pp0_iter9_reg == 1'd1) & (icmp_ln1256_reg_4740_pp0_iter9_reg == 1'd1) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        s_loc_0_fu_470 <= grp_reg_int_s_fu_2923_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1262_fu_2895_p2 == 1'd0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1258_reg_4744_pp0_iter8_reg == 1'd1) & (icmp_ln1256_reg_4740_pp0_iter8_reg == 1'd1) & (icmp_ln527_reg_4624_pp0_iter8_reg == 1'd0) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        s_new_0_fu_474 <= 32'd0;
    end else if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1258_reg_4744_pp0_iter8_reg == 1'd0) & (icmp_ln1256_reg_4740_pp0_iter8_reg == 1'd1) & (icmp_ln527_reg_4624_pp0_iter8_reg == 1'd0) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1256_reg_4740_pp0_iter8_reg == 1'd0) & (icmp_ln527_reg_4624_pp0_iter8_reg == 1'd0) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln1264_fu_2911_p2 == 1'd0) & (icmp_ln1262_fu_2895_p2 == 1'd1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1258_reg_4744_pp0_iter8_reg == 1'd1) & (icmp_ln1256_reg_4740_pp0_iter8_reg == 1'd1) & (icmp_ln527_reg_4624_pp0_iter8_reg == 1'd0) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        s_new_0_fu_474 <= select_ln1225_fu_2840_p3;
    end else if (((ap_enable_reg_pp0_iter10 == 1'b1) & (icmp_ln1264_reg_4902 == 1'd1) & (icmp_ln1262_reg_4898 == 1'd1) & (icmp_ln1258_reg_4744_pp0_iter9_reg == 1'd1) & (icmp_ln1256_reg_4740_pp0_iter9_reg == 1'd1) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        s_new_0_fu_474 <= grp_reg_int_s_fu_2923_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((patternId_read_read_fu_510_p2 == 8'd11) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_3584)) begin
            vBarSel <= 3'd0;
        end else if ((1'b1 == ap_condition_3580)) begin
            vBarSel <= add_ln1398_fu_2619_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((patternId_read_read_fu_510_p2 == 8'd15) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_3594)) begin
            vBarSel_2 <= 8'd0;
        end else if ((1'b1 == ap_condition_3590)) begin
            vBarSel_2 <= add_ln1557_fu_2571_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        vBarSel_2_loc_0_fu_418 <= vBarSel_2;
    end else if (((ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln527_reg_4624_pp0_iter7_reg == 1'd0) & (patternId_read_read_fu_510_p2 == 8'd15) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        vBarSel_2_loc_0_fu_418 <= ap_phi_mux_vBarSel_2_loc_5_phi_fu_981_p6;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        vBarSel_loc_0_fu_438 <= zext_ln1417_fu_1544_p1;
    end else if (((ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln527_reg_4624_pp0_iter7_reg == 1'd0) & (patternId_read_read_fu_510_p2 == 8'd11) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        vBarSel_loc_0_fu_438 <= ap_phi_mux_vBarSel_loc_5_phi_fu_1046_p6;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_3597)) begin
        if ((1'b1 == ap_condition_3609)) begin
            xBar_V <= 11'd0;
        end else if ((1'b1 == ap_condition_3605)) begin
            xBar_V <= add_ln213_fu_2291_p2;
        end else if ((1'b1 == ap_condition_3600)) begin
            xBar_V <= sub_ln213_fu_2297_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_3614)) begin
        if ((1'b1 == ap_condition_3609)) begin
            xCount_V <= 10'd0;
        end else if ((1'b1 == ap_condition_3622)) begin
            xCount_V <= add_ln691_4_fu_2254_p2;
        end else if ((1'b1 == ap_condition_3617)) begin
            xCount_V <= sub_ln692_fu_2243_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_3627)) begin
        if ((1'b1 == ap_condition_3609)) begin
            xCount_V_3 <= 10'd0;
        end else if ((1'b1 == ap_condition_3635)) begin
            xCount_V_3 <= add_ln691_5_fu_2082_p2;
        end else if ((1'b1 == ap_condition_3630)) begin
            xCount_V_3 <= sub_ln692_1_fu_2071_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln527_reg_4624 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_reg_904 <= x_2_reg_4598;
    end else if (((icmp_ln525_fu_1700_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        x_reg_904 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'd1 == and_ln1391_fu_2211_p2) & (icmp_ln1386_reg_4660 == 1'd0) & (patternId_read_read_fu_510_p2 == 8'd11) & (icmp_ln527_reg_4624 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        yCount_V <= add_ln691_fu_2222_p2;
    end else if ((((icmp_ln1386_fu_1921_p2 == 1'd1) & (icmp_ln527_fu_1847_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (patternId_read_read_fu_510_p2 == 8'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1386_reg_4660 == 1'd0) & (icmp_ln1089_reg_4628 == 1'd1) & (patternId_read_read_fu_510_p2 == 8'd11) & (icmp_ln527_reg_4624 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln1391_fu_2211_p2)))) begin
        yCount_V <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'd1 == and_ln1550_fu_2039_p2) & (icmp_ln1545_reg_4641 == 1'd0) & (patternId_read_read_fu_510_p2 == 8'd15) & (icmp_ln527_reg_4624 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        yCount_V_3 <= add_ln691_3_fu_2050_p2;
    end else if ((((icmp_ln1545_fu_1870_p2 == 1'd1) & (icmp_ln527_fu_1847_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (patternId_read_read_fu_510_p2 == 8'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1545_reg_4641 == 1'd0) & (icmp_ln1089_reg_4628 == 1'd1) & (patternId_read_read_fu_510_p2 == 8'd15) & (icmp_ln527_reg_4624 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln1550_fu_2039_p2)))) begin
        yCount_V_3 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        y_reg_892 <= y_2_reg_4539;
    end else if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        y_reg_892 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((patternId == 8'd10) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_3646)) begin
            zonePlateVAddr <= shl_ln_reg_4524;
        end else if ((1'b1 == ap_condition_3642)) begin
            zonePlateVAddr <= add_ln1352_fu_2500_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        zonePlateVAddr_loc_0_fu_442 <= zonePlateVAddr;
    end else if (((ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln1342_reg_4664_pp0_iter3_reg == 1'd1) & (icmp_ln527_reg_4624_pp0_iter3_reg == 1'd0) & (patternId == 8'd10) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        zonePlateVAddr_loc_0_fu_442 <= shl_ln_reg_4524;
    end else if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'd1 == and_ln1348_reg_4668_pp0_iter4_reg) & (icmp_ln1342_reg_4664_pp0_iter4_reg == 1'd0) & (icmp_ln527_reg_4624_pp0_iter4_reg == 1'd0) & (patternId == 8'd10) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        zonePlateVAddr_loc_0_fu_442 <= add_ln1352_fu_2500_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((patternId == 8'd10) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_3651)) begin
            zonePlateVDelta <= ZplateVerContStart;
        end else if ((1'b1 == ap_condition_3642)) begin
            zonePlateVDelta <= add_ln1354_fu_2512_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln527_reg_4624_pp0_iter3_reg == 1'd0) & (cmp2_i209_fu_1316_p2 == 1'd0) & (patternId == 8'd13) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln1303_reg_4763 <= grp_fu_4037_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln1303_reg_4763_pp0_iter10_reg <= add_ln1303_reg_4763_pp0_iter9_reg;
        add_ln1303_reg_4763_pp0_iter5_reg <= add_ln1303_reg_4763;
        add_ln1303_reg_4763_pp0_iter6_reg <= add_ln1303_reg_4763_pp0_iter5_reg;
        add_ln1303_reg_4763_pp0_iter7_reg <= add_ln1303_reg_4763_pp0_iter6_reg;
        add_ln1303_reg_4763_pp0_iter8_reg <= add_ln1303_reg_4763_pp0_iter7_reg;
        add_ln1303_reg_4763_pp0_iter9_reg <= add_ln1303_reg_4763_pp0_iter8_reg;
        and_ln1348_reg_4668_pp0_iter2_reg <= and_ln1348_reg_4668_pp0_iter1_reg;
        and_ln1348_reg_4668_pp0_iter3_reg <= and_ln1348_reg_4668_pp0_iter2_reg;
        and_ln1348_reg_4668_pp0_iter4_reg <= and_ln1348_reg_4668_pp0_iter3_reg;
        and_ln1391_reg_4721_pp0_iter2_reg <= and_ln1391_reg_4721;
        and_ln1391_reg_4721_pp0_iter3_reg <= and_ln1391_reg_4721_pp0_iter2_reg;
        and_ln1391_reg_4721_pp0_iter4_reg <= and_ln1391_reg_4721_pp0_iter3_reg;
        and_ln1391_reg_4721_pp0_iter5_reg <= and_ln1391_reg_4721_pp0_iter4_reg;
        and_ln1391_reg_4721_pp0_iter6_reg <= and_ln1391_reg_4721_pp0_iter5_reg;
        and_ln1391_reg_4721_pp0_iter7_reg <= and_ln1391_reg_4721_pp0_iter6_reg;
        and_ln1550_reg_4681_pp0_iter2_reg <= and_ln1550_reg_4681;
        and_ln1550_reg_4681_pp0_iter3_reg <= and_ln1550_reg_4681_pp0_iter2_reg;
        and_ln1550_reg_4681_pp0_iter4_reg <= and_ln1550_reg_4681_pp0_iter3_reg;
        and_ln1550_reg_4681_pp0_iter5_reg <= and_ln1550_reg_4681_pp0_iter4_reg;
        and_ln1550_reg_4681_pp0_iter6_reg <= and_ln1550_reg_4681_pp0_iter5_reg;
        and_ln1550_reg_4681_pp0_iter7_reg <= and_ln1550_reg_4681_pp0_iter6_reg;
        b_reg_4700_pp0_iter10_reg <= b_reg_4700_pp0_iter9_reg;
        b_reg_4700_pp0_iter2_reg <= b_reg_4700;
        b_reg_4700_pp0_iter3_reg <= b_reg_4700_pp0_iter2_reg;
        b_reg_4700_pp0_iter4_reg <= b_reg_4700_pp0_iter3_reg;
        b_reg_4700_pp0_iter5_reg <= b_reg_4700_pp0_iter4_reg;
        b_reg_4700_pp0_iter6_reg <= b_reg_4700_pp0_iter5_reg;
        b_reg_4700_pp0_iter7_reg <= b_reg_4700_pp0_iter6_reg;
        b_reg_4700_pp0_iter8_reg <= b_reg_4700_pp0_iter7_reg;
        b_reg_4700_pp0_iter9_reg <= b_reg_4700_pp0_iter8_reg;
        g_2_reg_4779_pp0_iter10_reg <= g_2_reg_4779_pp0_iter9_reg;
        g_2_reg_4779_pp0_iter6_reg <= g_2_reg_4779;
        g_2_reg_4779_pp0_iter7_reg <= g_2_reg_4779_pp0_iter6_reg;
        g_2_reg_4779_pp0_iter8_reg <= g_2_reg_4779_pp0_iter7_reg;
        g_2_reg_4779_pp0_iter9_reg <= g_2_reg_4779_pp0_iter8_reg;
        g_reg_4695_pp0_iter2_reg <= g_reg_4695;
        g_reg_4695_pp0_iter3_reg <= g_reg_4695_pp0_iter2_reg;
        g_reg_4695_pp0_iter4_reg <= g_reg_4695_pp0_iter3_reg;
        icmp_ln1089_reg_4628_pp0_iter10_reg <= icmp_ln1089_reg_4628_pp0_iter9_reg;
        icmp_ln1089_reg_4628_pp0_iter2_reg <= icmp_ln1089_reg_4628_pp0_iter1_reg;
        icmp_ln1089_reg_4628_pp0_iter3_reg <= icmp_ln1089_reg_4628_pp0_iter2_reg;
        icmp_ln1089_reg_4628_pp0_iter4_reg <= icmp_ln1089_reg_4628_pp0_iter3_reg;
        icmp_ln1089_reg_4628_pp0_iter5_reg <= icmp_ln1089_reg_4628_pp0_iter4_reg;
        icmp_ln1089_reg_4628_pp0_iter6_reg <= icmp_ln1089_reg_4628_pp0_iter5_reg;
        icmp_ln1089_reg_4628_pp0_iter7_reg <= icmp_ln1089_reg_4628_pp0_iter6_reg;
        icmp_ln1089_reg_4628_pp0_iter8_reg <= icmp_ln1089_reg_4628_pp0_iter7_reg;
        icmp_ln1089_reg_4628_pp0_iter9_reg <= icmp_ln1089_reg_4628_pp0_iter8_reg;
        icmp_ln1110_reg_4677_pp0_iter2_reg <= icmp_ln1110_reg_4677_pp0_iter1_reg;
        icmp_ln1110_reg_4677_pp0_iter3_reg <= icmp_ln1110_reg_4677_pp0_iter2_reg;
        icmp_ln1110_reg_4677_pp0_iter4_reg <= icmp_ln1110_reg_4677_pp0_iter3_reg;
        icmp_ln1110_reg_4677_pp0_iter5_reg <= icmp_ln1110_reg_4677_pp0_iter4_reg;
        icmp_ln1110_reg_4677_pp0_iter6_reg <= icmp_ln1110_reg_4677_pp0_iter5_reg;
        icmp_ln1110_reg_4677_pp0_iter7_reg <= icmp_ln1110_reg_4677_pp0_iter6_reg;
        icmp_ln1110_reg_4677_pp0_iter8_reg <= icmp_ln1110_reg_4677_pp0_iter7_reg;
        icmp_ln1110_reg_4677_pp0_iter9_reg <= icmp_ln1110_reg_4677_pp0_iter8_reg;
        icmp_ln1225_reg_4729_pp0_iter2_reg <= icmp_ln1225_reg_4729;
        icmp_ln1225_reg_4729_pp0_iter3_reg <= icmp_ln1225_reg_4729_pp0_iter2_reg;
        icmp_ln1225_reg_4729_pp0_iter4_reg <= icmp_ln1225_reg_4729_pp0_iter3_reg;
        icmp_ln1225_reg_4729_pp0_iter5_reg <= icmp_ln1225_reg_4729_pp0_iter4_reg;
        icmp_ln1225_reg_4729_pp0_iter6_reg <= icmp_ln1225_reg_4729_pp0_iter5_reg;
        icmp_ln1225_reg_4729_pp0_iter7_reg <= icmp_ln1225_reg_4729_pp0_iter6_reg;
        icmp_ln1225_reg_4729_pp0_iter8_reg <= icmp_ln1225_reg_4729_pp0_iter7_reg;
        icmp_ln1256_reg_4740_pp0_iter10_reg <= icmp_ln1256_reg_4740_pp0_iter9_reg;
        icmp_ln1256_reg_4740_pp0_iter2_reg <= icmp_ln1256_reg_4740;
        icmp_ln1256_reg_4740_pp0_iter3_reg <= icmp_ln1256_reg_4740_pp0_iter2_reg;
        icmp_ln1256_reg_4740_pp0_iter4_reg <= icmp_ln1256_reg_4740_pp0_iter3_reg;
        icmp_ln1256_reg_4740_pp0_iter5_reg <= icmp_ln1256_reg_4740_pp0_iter4_reg;
        icmp_ln1256_reg_4740_pp0_iter6_reg <= icmp_ln1256_reg_4740_pp0_iter5_reg;
        icmp_ln1256_reg_4740_pp0_iter7_reg <= icmp_ln1256_reg_4740_pp0_iter6_reg;
        icmp_ln1256_reg_4740_pp0_iter8_reg <= icmp_ln1256_reg_4740_pp0_iter7_reg;
        icmp_ln1256_reg_4740_pp0_iter9_reg <= icmp_ln1256_reg_4740_pp0_iter8_reg;
        icmp_ln1258_reg_4744_pp0_iter10_reg <= icmp_ln1258_reg_4744_pp0_iter9_reg;
        icmp_ln1258_reg_4744_pp0_iter2_reg <= icmp_ln1258_reg_4744;
        icmp_ln1258_reg_4744_pp0_iter3_reg <= icmp_ln1258_reg_4744_pp0_iter2_reg;
        icmp_ln1258_reg_4744_pp0_iter4_reg <= icmp_ln1258_reg_4744_pp0_iter3_reg;
        icmp_ln1258_reg_4744_pp0_iter5_reg <= icmp_ln1258_reg_4744_pp0_iter4_reg;
        icmp_ln1258_reg_4744_pp0_iter6_reg <= icmp_ln1258_reg_4744_pp0_iter5_reg;
        icmp_ln1258_reg_4744_pp0_iter7_reg <= icmp_ln1258_reg_4744_pp0_iter6_reg;
        icmp_ln1258_reg_4744_pp0_iter8_reg <= icmp_ln1258_reg_4744_pp0_iter7_reg;
        icmp_ln1258_reg_4744_pp0_iter9_reg <= icmp_ln1258_reg_4744_pp0_iter8_reg;
        icmp_ln1262_reg_4898_pp0_iter10_reg <= icmp_ln1262_reg_4898;
        icmp_ln1264_reg_4902_pp0_iter10_reg <= icmp_ln1264_reg_4902;
        icmp_ln1342_reg_4664_pp0_iter2_reg <= icmp_ln1342_reg_4664_pp0_iter1_reg;
        icmp_ln1342_reg_4664_pp0_iter3_reg <= icmp_ln1342_reg_4664_pp0_iter2_reg;
        icmp_ln1342_reg_4664_pp0_iter4_reg <= icmp_ln1342_reg_4664_pp0_iter3_reg;
        icmp_ln1386_reg_4660_pp0_iter2_reg <= icmp_ln1386_reg_4660_pp0_iter1_reg;
        icmp_ln1386_reg_4660_pp0_iter3_reg <= icmp_ln1386_reg_4660_pp0_iter2_reg;
        icmp_ln1386_reg_4660_pp0_iter4_reg <= icmp_ln1386_reg_4660_pp0_iter3_reg;
        icmp_ln1386_reg_4660_pp0_iter5_reg <= icmp_ln1386_reg_4660_pp0_iter4_reg;
        icmp_ln1386_reg_4660_pp0_iter6_reg <= icmp_ln1386_reg_4660_pp0_iter5_reg;
        icmp_ln1386_reg_4660_pp0_iter7_reg <= icmp_ln1386_reg_4660_pp0_iter6_reg;
        icmp_ln1545_reg_4641_pp0_iter2_reg <= icmp_ln1545_reg_4641_pp0_iter1_reg;
        icmp_ln1545_reg_4641_pp0_iter3_reg <= icmp_ln1545_reg_4641_pp0_iter2_reg;
        icmp_ln1545_reg_4641_pp0_iter4_reg <= icmp_ln1545_reg_4641_pp0_iter3_reg;
        icmp_ln1545_reg_4641_pp0_iter5_reg <= icmp_ln1545_reg_4641_pp0_iter4_reg;
        icmp_ln1545_reg_4641_pp0_iter6_reg <= icmp_ln1545_reg_4641_pp0_iter5_reg;
        icmp_ln1545_reg_4641_pp0_iter7_reg <= icmp_ln1545_reg_4641_pp0_iter6_reg;
        icmp_ln1599_reg_4636_pp0_iter10_reg <= icmp_ln1599_reg_4636_pp0_iter9_reg;
        icmp_ln1599_reg_4636_pp0_iter2_reg <= icmp_ln1599_reg_4636_pp0_iter1_reg;
        icmp_ln1599_reg_4636_pp0_iter3_reg <= icmp_ln1599_reg_4636_pp0_iter2_reg;
        icmp_ln1599_reg_4636_pp0_iter4_reg <= icmp_ln1599_reg_4636_pp0_iter3_reg;
        icmp_ln1599_reg_4636_pp0_iter5_reg <= icmp_ln1599_reg_4636_pp0_iter4_reg;
        icmp_ln1599_reg_4636_pp0_iter6_reg <= icmp_ln1599_reg_4636_pp0_iter5_reg;
        icmp_ln1599_reg_4636_pp0_iter7_reg <= icmp_ln1599_reg_4636_pp0_iter6_reg;
        icmp_ln1599_reg_4636_pp0_iter8_reg <= icmp_ln1599_reg_4636_pp0_iter7_reg;
        icmp_ln1599_reg_4636_pp0_iter9_reg <= icmp_ln1599_reg_4636_pp0_iter8_reg;
        icmp_ln527_reg_4624_pp0_iter10_reg <= icmp_ln527_reg_4624_pp0_iter9_reg;
        icmp_ln527_reg_4624_pp0_iter11_reg <= icmp_ln527_reg_4624_pp0_iter10_reg;
        icmp_ln527_reg_4624_pp0_iter2_reg <= icmp_ln527_reg_4624_pp0_iter1_reg;
        icmp_ln527_reg_4624_pp0_iter3_reg <= icmp_ln527_reg_4624_pp0_iter2_reg;
        icmp_ln527_reg_4624_pp0_iter4_reg <= icmp_ln527_reg_4624_pp0_iter3_reg;
        icmp_ln527_reg_4624_pp0_iter5_reg <= icmp_ln527_reg_4624_pp0_iter4_reg;
        icmp_ln527_reg_4624_pp0_iter6_reg <= icmp_ln527_reg_4624_pp0_iter5_reg;
        icmp_ln527_reg_4624_pp0_iter7_reg <= icmp_ln527_reg_4624_pp0_iter6_reg;
        icmp_ln527_reg_4624_pp0_iter8_reg <= icmp_ln527_reg_4624_pp0_iter7_reg;
        icmp_ln527_reg_4624_pp0_iter9_reg <= icmp_ln527_reg_4624_pp0_iter8_reg;
        icmp_ln878_3_reg_4736_pp0_iter2_reg <= icmp_ln878_3_reg_4736;
        icmp_ln878_3_reg_4736_pp0_iter3_reg <= icmp_ln878_3_reg_4736_pp0_iter2_reg;
        icmp_ln878_3_reg_4736_pp0_iter4_reg <= icmp_ln878_3_reg_4736_pp0_iter3_reg;
        icmp_ln878_3_reg_4736_pp0_iter5_reg <= icmp_ln878_3_reg_4736_pp0_iter4_reg;
        icmp_ln878_3_reg_4736_pp0_iter6_reg <= icmp_ln878_3_reg_4736_pp0_iter5_reg;
        icmp_ln878_3_reg_4736_pp0_iter7_reg <= icmp_ln878_3_reg_4736_pp0_iter6_reg;
        icmp_ln878_3_reg_4736_pp0_iter8_reg <= icmp_ln878_3_reg_4736_pp0_iter7_reg;
        icmp_ln878_3_reg_4736_pp0_iter9_reg <= icmp_ln878_3_reg_4736_pp0_iter8_reg;
        icmp_ln878_4_reg_4725_pp0_iter2_reg <= icmp_ln878_4_reg_4725;
        icmp_ln878_4_reg_4725_pp0_iter3_reg <= icmp_ln878_4_reg_4725_pp0_iter2_reg;
        icmp_ln878_4_reg_4725_pp0_iter4_reg <= icmp_ln878_4_reg_4725_pp0_iter3_reg;
        icmp_ln878_4_reg_4725_pp0_iter5_reg <= icmp_ln878_4_reg_4725_pp0_iter4_reg;
        icmp_ln878_4_reg_4725_pp0_iter6_reg <= icmp_ln878_4_reg_4725_pp0_iter5_reg;
        icmp_ln878_4_reg_4725_pp0_iter7_reg <= icmp_ln878_4_reg_4725_pp0_iter6_reg;
        icmp_ln878_5_reg_4685_pp0_iter2_reg <= icmp_ln878_5_reg_4685;
        icmp_ln878_5_reg_4685_pp0_iter3_reg <= icmp_ln878_5_reg_4685_pp0_iter2_reg;
        icmp_ln878_5_reg_4685_pp0_iter4_reg <= icmp_ln878_5_reg_4685_pp0_iter3_reg;
        icmp_ln878_5_reg_4685_pp0_iter5_reg <= icmp_ln878_5_reg_4685_pp0_iter4_reg;
        icmp_ln878_5_reg_4685_pp0_iter6_reg <= icmp_ln878_5_reg_4685_pp0_iter5_reg;
        icmp_ln878_5_reg_4685_pp0_iter7_reg <= icmp_ln878_5_reg_4685_pp0_iter6_reg;
        outpix_val_V_0_19_reg_4774_pp0_iter10_reg <= outpix_val_V_0_19_reg_4774_pp0_iter9_reg;
        outpix_val_V_0_19_reg_4774_pp0_iter6_reg <= outpix_val_V_0_19_reg_4774;
        outpix_val_V_0_19_reg_4774_pp0_iter7_reg <= outpix_val_V_0_19_reg_4774_pp0_iter6_reg;
        outpix_val_V_0_19_reg_4774_pp0_iter8_reg <= outpix_val_V_0_19_reg_4774_pp0_iter7_reg;
        outpix_val_V_0_19_reg_4774_pp0_iter9_reg <= outpix_val_V_0_19_reg_4774_pp0_iter8_reg;
        outpix_val_V_0_20_reg_4603_pp0_iter10_reg <= outpix_val_V_0_20_reg_4603_pp0_iter9_reg;
        outpix_val_V_0_20_reg_4603_pp0_iter2_reg <= outpix_val_V_0_20_reg_4603_pp0_iter1_reg;
        outpix_val_V_0_20_reg_4603_pp0_iter3_reg <= outpix_val_V_0_20_reg_4603_pp0_iter2_reg;
        outpix_val_V_0_20_reg_4603_pp0_iter4_reg <= outpix_val_V_0_20_reg_4603_pp0_iter3_reg;
        outpix_val_V_0_20_reg_4603_pp0_iter5_reg <= outpix_val_V_0_20_reg_4603_pp0_iter4_reg;
        outpix_val_V_0_20_reg_4603_pp0_iter6_reg <= outpix_val_V_0_20_reg_4603_pp0_iter5_reg;
        outpix_val_V_0_20_reg_4603_pp0_iter7_reg <= outpix_val_V_0_20_reg_4603_pp0_iter6_reg;
        outpix_val_V_0_20_reg_4603_pp0_iter8_reg <= outpix_val_V_0_20_reg_4603_pp0_iter7_reg;
        outpix_val_V_0_20_reg_4603_pp0_iter9_reg <= outpix_val_V_0_20_reg_4603_pp0_iter8_reg;
        r_reg_4689_pp0_iter2_reg <= r_reg_4689;
        r_reg_4689_pp0_iter3_reg <= r_reg_4689_pp0_iter2_reg;
        r_reg_4689_pp0_iter4_reg <= r_reg_4689_pp0_iter3_reg;
        x_reg_904_pp0_iter2_reg <= x_reg_904_pp0_iter1_reg;
        x_reg_904_pp0_iter3_reg <= x_reg_904_pp0_iter2_reg;
        x_reg_904_pp0_iter4_reg <= x_reg_904_pp0_iter3_reg;
        x_reg_904_pp0_iter5_reg <= x_reg_904_pp0_iter4_reg;
        x_reg_904_pp0_iter6_reg <= x_reg_904_pp0_iter5_reg;
        x_reg_904_pp0_iter7_reg <= x_reg_904_pp0_iter6_reg;
        x_reg_904_pp0_iter8_reg <= x_reg_904_pp0_iter7_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln525_fu_1700_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        add_ln1517_reg_4553 <= add_ln1517_fu_1721_p2;
        cmp11_i304_reg_4548 <= cmp11_i304_fu_1705_p2;
        icmp_ln1607_1_reg_4564 <= icmp_ln1607_1_fu_1732_p2;
        icmp_ln1607_2_reg_4575 <= icmp_ln1607_2_fu_1744_p2;
        icmp_ln1607_reg_4558 <= icmp_ln1607_fu_1726_p2;
        or_ln1607_reg_4570 <= or_ln1607_fu_1738_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1342_fu_1945_p2 == 1'd0) & (icmp_ln527_fu_1847_p2 == 1'd0) & (patternId == 8'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        and_ln1348_reg_4668 <= and_ln1348_fu_1951_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        and_ln1348_reg_4668_pp0_iter1_reg <= and_ln1348_reg_4668;
        icmp_ln1089_reg_4628 <= icmp_ln1089_fu_1852_p2;
        icmp_ln1089_reg_4628_pp0_iter1_reg <= icmp_ln1089_reg_4628;
        icmp_ln1110_reg_4677_pp0_iter1_reg <= icmp_ln1110_reg_4677;
        icmp_ln1342_reg_4664_pp0_iter1_reg <= icmp_ln1342_reg_4664;
        icmp_ln1386_reg_4660_pp0_iter1_reg <= icmp_ln1386_reg_4660;
        icmp_ln1545_reg_4641_pp0_iter1_reg <= icmp_ln1545_reg_4641;
        icmp_ln1599_reg_4636_pp0_iter1_reg <= icmp_ln1599_reg_4636;
        icmp_ln527_reg_4624 <= icmp_ln527_fu_1847_p2;
        icmp_ln527_reg_4624_pp0_iter1_reg <= icmp_ln527_reg_4624;
        outpix_val_V_0_20_reg_4603 <= outpix_val_V_0_20_fu_1827_p1;
        outpix_val_V_0_20_reg_4603_pp0_iter1_reg <= outpix_val_V_0_20_reg_4603;
        x_reg_904_pp0_iter1_reg <= x_reg_904;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1386_reg_4660 == 1'd0) & (patternId_read_read_fu_510_p2 == 8'd11) & (icmp_ln527_reg_4624 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        and_ln1391_reg_4721 <= and_ln1391_fu_2211_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1545_reg_4641 == 1'd0) & (patternId_read_read_fu_510_p2 == 8'd15) & (icmp_ln527_reg_4624 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        and_ln1550_reg_4681 <= and_ln1550_fu_2039_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_hBarSel_4_flag_2_reg_1085 <= ap_phi_reg_pp0_iter0_hBarSel_4_flag_2_reg_1085;
        ap_phi_reg_pp0_iter1_hBarSel_4_flag_3_reg_1114 <= ap_phi_reg_pp0_iter0_hBarSel_4_flag_3_reg_1114;
        ap_phi_reg_pp0_iter1_hBarSel_4_loc_2_reg_1105 <= ap_phi_reg_pp0_iter0_hBarSel_4_loc_2_reg_1105;
        ap_phi_reg_pp0_iter1_hBarSel_4_loc_3_reg_1141 <= ap_phi_reg_pp0_iter0_hBarSel_4_loc_3_reg_1141;
        ap_phi_reg_pp0_iter1_hBarSel_4_new_2_reg_1096 <= ap_phi_reg_pp0_iter0_hBarSel_4_new_2_reg_1096;
        ap_phi_reg_pp0_iter1_hBarSel_4_new_3_reg_1129 <= ap_phi_reg_pp0_iter0_hBarSel_4_new_3_reg_1129;
        ap_phi_reg_pp0_iter1_phi_ln1578_reg_1057 <= ap_phi_reg_pp0_iter0_phi_ln1578_reg_1057;
        ap_phi_reg_pp0_iter1_shl_i321453_reg_1071 <= ap_phi_reg_pp0_iter0_shl_i321453_reg_1071;
        ap_phi_reg_pp0_iter1_shl_i321454_reg_1033 <= ap_phi_reg_pp0_iter0_shl_i321454_reg_1033;
        ap_phi_reg_pp0_iter1_shl_i321458_reg_1013 <= ap_phi_reg_pp0_iter0_shl_i321458_reg_1013;
        ap_phi_reg_pp0_iter1_shl_i386474_reg_968 <= ap_phi_reg_pp0_iter0_shl_i386474_reg_968;
        ap_phi_reg_pp0_iter1_shl_i386478_reg_948 <= ap_phi_reg_pp0_iter0_shl_i386478_reg_948;
        ap_phi_reg_pp0_iter1_vBarSel_2_loc_3_reg_958 <= ap_phi_reg_pp0_iter0_vBarSel_2_loc_3_reg_958;
        ap_phi_reg_pp0_iter1_vBarSel_2_loc_4_reg_938 <= ap_phi_reg_pp0_iter0_vBarSel_2_loc_4_reg_938;
        ap_phi_reg_pp0_iter1_vBarSel_loc_3_reg_1023 <= ap_phi_reg_pp0_iter0_vBarSel_loc_3_reg_1023;
        ap_phi_reg_pp0_iter1_vBarSel_loc_4_reg_1003 <= ap_phi_reg_pp0_iter0_vBarSel_loc_4_reg_1003;
        x_2_reg_4598 <= x_2_fu_1821_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_hBarSel_4_flag_2_reg_1085 <= ap_phi_reg_pp0_iter1_hBarSel_4_flag_2_reg_1085;
        ap_phi_reg_pp0_iter2_hBarSel_4_flag_3_reg_1114 <= ap_phi_reg_pp0_iter1_hBarSel_4_flag_3_reg_1114;
        ap_phi_reg_pp0_iter2_hBarSel_4_loc_2_reg_1105 <= ap_phi_reg_pp0_iter1_hBarSel_4_loc_2_reg_1105;
        ap_phi_reg_pp0_iter2_hBarSel_4_loc_3_reg_1141 <= ap_phi_reg_pp0_iter1_hBarSel_4_loc_3_reg_1141;
        ap_phi_reg_pp0_iter2_hBarSel_4_new_2_reg_1096 <= ap_phi_reg_pp0_iter1_hBarSel_4_new_2_reg_1096;
        ap_phi_reg_pp0_iter2_hBarSel_4_new_3_reg_1129 <= ap_phi_reg_pp0_iter1_hBarSel_4_new_3_reg_1129;
        ap_phi_reg_pp0_iter2_phi_ln1578_reg_1057 <= ap_phi_reg_pp0_iter1_phi_ln1578_reg_1057;
        ap_phi_reg_pp0_iter2_shl_i321453_reg_1071 <= ap_phi_reg_pp0_iter1_shl_i321453_reg_1071;
        ap_phi_reg_pp0_iter2_shl_i321454_reg_1033 <= ap_phi_reg_pp0_iter1_shl_i321454_reg_1033;
        ap_phi_reg_pp0_iter2_shl_i321458_reg_1013 <= ap_phi_reg_pp0_iter1_shl_i321458_reg_1013;
        ap_phi_reg_pp0_iter2_shl_i386474_reg_968 <= ap_phi_reg_pp0_iter1_shl_i386474_reg_968;
        ap_phi_reg_pp0_iter2_shl_i386478_reg_948 <= ap_phi_reg_pp0_iter1_shl_i386478_reg_948;
        ap_phi_reg_pp0_iter2_vBarSel_2_loc_2_reg_927 <= ap_phi_reg_pp0_iter1_vBarSel_2_loc_2_reg_927;
        ap_phi_reg_pp0_iter2_vBarSel_2_loc_3_reg_958 <= ap_phi_reg_pp0_iter1_vBarSel_2_loc_3_reg_958;
        ap_phi_reg_pp0_iter2_vBarSel_2_loc_4_reg_938 <= ap_phi_reg_pp0_iter1_vBarSel_2_loc_4_reg_938;
        ap_phi_reg_pp0_iter2_vBarSel_loc_2_reg_992 <= ap_phi_reg_pp0_iter1_vBarSel_loc_2_reg_992;
        ap_phi_reg_pp0_iter2_vBarSel_loc_3_reg_1023 <= ap_phi_reg_pp0_iter1_vBarSel_loc_3_reg_1023;
        ap_phi_reg_pp0_iter2_vBarSel_loc_4_reg_1003 <= ap_phi_reg_pp0_iter1_vBarSel_loc_4_reg_1003;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter3_hBarSel_4_flag_2_reg_1085 <= ap_phi_reg_pp0_iter2_hBarSel_4_flag_2_reg_1085;
        ap_phi_reg_pp0_iter3_hBarSel_4_flag_3_reg_1114 <= ap_phi_reg_pp0_iter2_hBarSel_4_flag_3_reg_1114;
        ap_phi_reg_pp0_iter3_hBarSel_4_loc_2_reg_1105 <= ap_phi_reg_pp0_iter2_hBarSel_4_loc_2_reg_1105;
        ap_phi_reg_pp0_iter3_hBarSel_4_loc_3_reg_1141 <= ap_phi_reg_pp0_iter2_hBarSel_4_loc_3_reg_1141;
        ap_phi_reg_pp0_iter3_hBarSel_4_new_2_reg_1096 <= ap_phi_reg_pp0_iter2_hBarSel_4_new_2_reg_1096;
        ap_phi_reg_pp0_iter3_hBarSel_4_new_3_reg_1129 <= ap_phi_reg_pp0_iter2_hBarSel_4_new_3_reg_1129;
        ap_phi_reg_pp0_iter3_phi_ln1578_reg_1057 <= ap_phi_reg_pp0_iter2_phi_ln1578_reg_1057;
        ap_phi_reg_pp0_iter3_shl_i321453_reg_1071 <= ap_phi_reg_pp0_iter2_shl_i321453_reg_1071;
        ap_phi_reg_pp0_iter3_shl_i321454_reg_1033 <= ap_phi_reg_pp0_iter2_shl_i321454_reg_1033;
        ap_phi_reg_pp0_iter3_shl_i321458_reg_1013 <= ap_phi_reg_pp0_iter2_shl_i321458_reg_1013;
        ap_phi_reg_pp0_iter3_shl_i386474_reg_968 <= ap_phi_reg_pp0_iter2_shl_i386474_reg_968;
        ap_phi_reg_pp0_iter3_shl_i386478_reg_948 <= ap_phi_reg_pp0_iter2_shl_i386478_reg_948;
        ap_phi_reg_pp0_iter3_vBarSel_2_loc_2_reg_927 <= ap_phi_reg_pp0_iter2_vBarSel_2_loc_2_reg_927;
        ap_phi_reg_pp0_iter3_vBarSel_2_loc_3_reg_958 <= ap_phi_reg_pp0_iter2_vBarSel_2_loc_3_reg_958;
        ap_phi_reg_pp0_iter3_vBarSel_2_loc_4_reg_938 <= ap_phi_reg_pp0_iter2_vBarSel_2_loc_4_reg_938;
        ap_phi_reg_pp0_iter3_vBarSel_loc_2_reg_992 <= ap_phi_reg_pp0_iter2_vBarSel_loc_2_reg_992;
        ap_phi_reg_pp0_iter3_vBarSel_loc_3_reg_1023 <= ap_phi_reg_pp0_iter2_vBarSel_loc_3_reg_1023;
        ap_phi_reg_pp0_iter3_vBarSel_loc_4_reg_1003 <= ap_phi_reg_pp0_iter2_vBarSel_loc_4_reg_1003;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter4_hBarSel_4_flag_2_reg_1085 <= ap_phi_reg_pp0_iter3_hBarSel_4_flag_2_reg_1085;
        ap_phi_reg_pp0_iter4_hBarSel_4_flag_3_reg_1114 <= ap_phi_reg_pp0_iter3_hBarSel_4_flag_3_reg_1114;
        ap_phi_reg_pp0_iter4_hBarSel_4_loc_2_reg_1105 <= ap_phi_reg_pp0_iter3_hBarSel_4_loc_2_reg_1105;
        ap_phi_reg_pp0_iter4_hBarSel_4_loc_3_reg_1141 <= ap_phi_reg_pp0_iter3_hBarSel_4_loc_3_reg_1141;
        ap_phi_reg_pp0_iter4_hBarSel_4_new_2_reg_1096 <= ap_phi_reg_pp0_iter3_hBarSel_4_new_2_reg_1096;
        ap_phi_reg_pp0_iter4_hBarSel_4_new_3_reg_1129 <= ap_phi_reg_pp0_iter3_hBarSel_4_new_3_reg_1129;
        ap_phi_reg_pp0_iter4_phi_ln1578_reg_1057 <= ap_phi_reg_pp0_iter3_phi_ln1578_reg_1057;
        ap_phi_reg_pp0_iter4_shl_i321453_reg_1071 <= ap_phi_reg_pp0_iter3_shl_i321453_reg_1071;
        ap_phi_reg_pp0_iter4_shl_i321454_reg_1033 <= ap_phi_reg_pp0_iter3_shl_i321454_reg_1033;
        ap_phi_reg_pp0_iter4_shl_i321458_reg_1013 <= ap_phi_reg_pp0_iter3_shl_i321458_reg_1013;
        ap_phi_reg_pp0_iter4_shl_i386474_reg_968 <= ap_phi_reg_pp0_iter3_shl_i386474_reg_968;
        ap_phi_reg_pp0_iter4_shl_i386478_reg_948 <= ap_phi_reg_pp0_iter3_shl_i386478_reg_948;
        ap_phi_reg_pp0_iter4_vBarSel_2_loc_2_reg_927 <= ap_phi_reg_pp0_iter3_vBarSel_2_loc_2_reg_927;
        ap_phi_reg_pp0_iter4_vBarSel_2_loc_3_reg_958 <= ap_phi_reg_pp0_iter3_vBarSel_2_loc_3_reg_958;
        ap_phi_reg_pp0_iter4_vBarSel_2_loc_4_reg_938 <= ap_phi_reg_pp0_iter3_vBarSel_2_loc_4_reg_938;
        ap_phi_reg_pp0_iter4_vBarSel_loc_2_reg_992 <= ap_phi_reg_pp0_iter3_vBarSel_loc_2_reg_992;
        ap_phi_reg_pp0_iter4_vBarSel_loc_3_reg_1023 <= ap_phi_reg_pp0_iter3_vBarSel_loc_3_reg_1023;
        ap_phi_reg_pp0_iter4_vBarSel_loc_4_reg_1003 <= ap_phi_reg_pp0_iter3_vBarSel_loc_4_reg_1003;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter5_hBarSel_4_flag_2_reg_1085 <= ap_phi_reg_pp0_iter4_hBarSel_4_flag_2_reg_1085;
        ap_phi_reg_pp0_iter5_hBarSel_4_flag_3_reg_1114 <= ap_phi_reg_pp0_iter4_hBarSel_4_flag_3_reg_1114;
        ap_phi_reg_pp0_iter5_hBarSel_4_loc_2_reg_1105 <= ap_phi_reg_pp0_iter4_hBarSel_4_loc_2_reg_1105;
        ap_phi_reg_pp0_iter5_hBarSel_4_loc_3_reg_1141 <= ap_phi_reg_pp0_iter4_hBarSel_4_loc_3_reg_1141;
        ap_phi_reg_pp0_iter5_hBarSel_4_new_2_reg_1096 <= ap_phi_reg_pp0_iter4_hBarSel_4_new_2_reg_1096;
        ap_phi_reg_pp0_iter5_hBarSel_4_new_3_reg_1129 <= ap_phi_reg_pp0_iter4_hBarSel_4_new_3_reg_1129;
        ap_phi_reg_pp0_iter5_phi_ln1578_reg_1057 <= ap_phi_reg_pp0_iter4_phi_ln1578_reg_1057;
        ap_phi_reg_pp0_iter5_shl_i321453_reg_1071 <= ap_phi_reg_pp0_iter4_shl_i321453_reg_1071;
        ap_phi_reg_pp0_iter5_shl_i321454_reg_1033 <= ap_phi_reg_pp0_iter4_shl_i321454_reg_1033;
        ap_phi_reg_pp0_iter5_shl_i321458_reg_1013 <= ap_phi_reg_pp0_iter4_shl_i321458_reg_1013;
        ap_phi_reg_pp0_iter5_shl_i386474_reg_968 <= ap_phi_reg_pp0_iter4_shl_i386474_reg_968;
        ap_phi_reg_pp0_iter5_shl_i386478_reg_948 <= ap_phi_reg_pp0_iter4_shl_i386478_reg_948;
        ap_phi_reg_pp0_iter5_vBarSel_2_loc_2_reg_927 <= ap_phi_reg_pp0_iter4_vBarSel_2_loc_2_reg_927;
        ap_phi_reg_pp0_iter5_vBarSel_2_loc_3_reg_958 <= ap_phi_reg_pp0_iter4_vBarSel_2_loc_3_reg_958;
        ap_phi_reg_pp0_iter5_vBarSel_2_loc_4_reg_938 <= ap_phi_reg_pp0_iter4_vBarSel_2_loc_4_reg_938;
        ap_phi_reg_pp0_iter5_vBarSel_loc_2_reg_992 <= ap_phi_reg_pp0_iter4_vBarSel_loc_2_reg_992;
        ap_phi_reg_pp0_iter5_vBarSel_loc_3_reg_1023 <= ap_phi_reg_pp0_iter4_vBarSel_loc_3_reg_1023;
        ap_phi_reg_pp0_iter5_vBarSel_loc_4_reg_1003 <= ap_phi_reg_pp0_iter4_vBarSel_loc_4_reg_1003;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter6_hBarSel_4_flag_2_reg_1085 <= ap_phi_reg_pp0_iter5_hBarSel_4_flag_2_reg_1085;
        ap_phi_reg_pp0_iter6_hBarSel_4_flag_3_reg_1114 <= ap_phi_reg_pp0_iter5_hBarSel_4_flag_3_reg_1114;
        ap_phi_reg_pp0_iter6_hBarSel_4_loc_2_reg_1105 <= ap_phi_reg_pp0_iter5_hBarSel_4_loc_2_reg_1105;
        ap_phi_reg_pp0_iter6_hBarSel_4_loc_3_reg_1141 <= ap_phi_reg_pp0_iter5_hBarSel_4_loc_3_reg_1141;
        ap_phi_reg_pp0_iter6_hBarSel_4_new_2_reg_1096 <= ap_phi_reg_pp0_iter5_hBarSel_4_new_2_reg_1096;
        ap_phi_reg_pp0_iter6_hBarSel_4_new_3_reg_1129 <= ap_phi_reg_pp0_iter5_hBarSel_4_new_3_reg_1129;
        ap_phi_reg_pp0_iter6_phi_ln1578_reg_1057 <= ap_phi_reg_pp0_iter5_phi_ln1578_reg_1057;
        ap_phi_reg_pp0_iter6_shl_i321453_reg_1071 <= ap_phi_reg_pp0_iter5_shl_i321453_reg_1071;
        ap_phi_reg_pp0_iter6_shl_i321454_reg_1033 <= ap_phi_reg_pp0_iter5_shl_i321454_reg_1033;
        ap_phi_reg_pp0_iter6_shl_i321458_reg_1013 <= ap_phi_reg_pp0_iter5_shl_i321458_reg_1013;
        ap_phi_reg_pp0_iter6_shl_i386474_reg_968 <= ap_phi_reg_pp0_iter5_shl_i386474_reg_968;
        ap_phi_reg_pp0_iter6_shl_i386478_reg_948 <= ap_phi_reg_pp0_iter5_shl_i386478_reg_948;
        ap_phi_reg_pp0_iter6_vBarSel_2_loc_2_reg_927 <= ap_phi_reg_pp0_iter5_vBarSel_2_loc_2_reg_927;
        ap_phi_reg_pp0_iter6_vBarSel_2_loc_3_reg_958 <= ap_phi_reg_pp0_iter5_vBarSel_2_loc_3_reg_958;
        ap_phi_reg_pp0_iter6_vBarSel_2_loc_4_reg_938 <= ap_phi_reg_pp0_iter5_vBarSel_2_loc_4_reg_938;
        ap_phi_reg_pp0_iter6_vBarSel_loc_2_reg_992 <= ap_phi_reg_pp0_iter5_vBarSel_loc_2_reg_992;
        ap_phi_reg_pp0_iter6_vBarSel_loc_3_reg_1023 <= ap_phi_reg_pp0_iter5_vBarSel_loc_3_reg_1023;
        ap_phi_reg_pp0_iter6_vBarSel_loc_4_reg_1003 <= ap_phi_reg_pp0_iter5_vBarSel_loc_4_reg_1003;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter7_hBarSel_4_flag_2_reg_1085 <= ap_phi_reg_pp0_iter6_hBarSel_4_flag_2_reg_1085;
        ap_phi_reg_pp0_iter7_hBarSel_4_flag_3_reg_1114 <= ap_phi_reg_pp0_iter6_hBarSel_4_flag_3_reg_1114;
        ap_phi_reg_pp0_iter7_hBarSel_4_loc_2_reg_1105 <= ap_phi_reg_pp0_iter6_hBarSel_4_loc_2_reg_1105;
        ap_phi_reg_pp0_iter7_hBarSel_4_loc_3_reg_1141 <= ap_phi_reg_pp0_iter6_hBarSel_4_loc_3_reg_1141;
        ap_phi_reg_pp0_iter7_hBarSel_4_new_2_reg_1096 <= ap_phi_reg_pp0_iter6_hBarSel_4_new_2_reg_1096;
        ap_phi_reg_pp0_iter7_hBarSel_4_new_3_reg_1129 <= ap_phi_reg_pp0_iter6_hBarSel_4_new_3_reg_1129;
        ap_phi_reg_pp0_iter7_phi_ln1578_reg_1057 <= ap_phi_reg_pp0_iter6_phi_ln1578_reg_1057;
        ap_phi_reg_pp0_iter7_shl_i321453_reg_1071 <= ap_phi_reg_pp0_iter6_shl_i321453_reg_1071;
        ap_phi_reg_pp0_iter7_shl_i321454_reg_1033 <= ap_phi_reg_pp0_iter6_shl_i321454_reg_1033;
        ap_phi_reg_pp0_iter7_shl_i321458_reg_1013 <= ap_phi_reg_pp0_iter6_shl_i321458_reg_1013;
        ap_phi_reg_pp0_iter7_shl_i386474_reg_968 <= ap_phi_reg_pp0_iter6_shl_i386474_reg_968;
        ap_phi_reg_pp0_iter7_shl_i386478_reg_948 <= ap_phi_reg_pp0_iter6_shl_i386478_reg_948;
        ap_phi_reg_pp0_iter7_vBarSel_2_loc_2_reg_927 <= ap_phi_reg_pp0_iter6_vBarSel_2_loc_2_reg_927;
        ap_phi_reg_pp0_iter7_vBarSel_2_loc_3_reg_958 <= ap_phi_reg_pp0_iter6_vBarSel_2_loc_3_reg_958;
        ap_phi_reg_pp0_iter7_vBarSel_2_loc_4_reg_938 <= ap_phi_reg_pp0_iter6_vBarSel_2_loc_4_reg_938;
        ap_phi_reg_pp0_iter7_vBarSel_loc_2_reg_992 <= ap_phi_reg_pp0_iter6_vBarSel_loc_2_reg_992;
        ap_phi_reg_pp0_iter7_vBarSel_loc_3_reg_1023 <= ap_phi_reg_pp0_iter6_vBarSel_loc_3_reg_1023;
        ap_phi_reg_pp0_iter7_vBarSel_loc_4_reg_1003 <= ap_phi_reg_pp0_iter6_vBarSel_loc_4_reg_1003;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter8_hBarSel_4_flag_2_reg_1085 <= ap_phi_reg_pp0_iter7_hBarSel_4_flag_2_reg_1085;
        ap_phi_reg_pp0_iter8_hBarSel_4_flag_3_reg_1114 <= ap_phi_reg_pp0_iter7_hBarSel_4_flag_3_reg_1114;
        ap_phi_reg_pp0_iter8_hBarSel_4_loc_2_reg_1105 <= ap_phi_reg_pp0_iter7_hBarSel_4_loc_2_reg_1105;
        ap_phi_reg_pp0_iter8_hBarSel_4_loc_3_reg_1141 <= ap_phi_reg_pp0_iter7_hBarSel_4_loc_3_reg_1141;
        ap_phi_reg_pp0_iter8_hBarSel_4_new_2_reg_1096 <= ap_phi_reg_pp0_iter7_hBarSel_4_new_2_reg_1096;
        ap_phi_reg_pp0_iter8_hBarSel_4_new_3_reg_1129 <= ap_phi_reg_pp0_iter7_hBarSel_4_new_3_reg_1129;
        ap_phi_reg_pp0_iter8_phi_ln1578_reg_1057 <= ap_phi_reg_pp0_iter7_phi_ln1578_reg_1057;
        ap_phi_reg_pp0_iter8_shl_i321453_reg_1071 <= ap_phi_reg_pp0_iter7_shl_i321453_reg_1071;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter9_hBarSel_4_flag_2_reg_1085 <= ap_phi_reg_pp0_iter8_hBarSel_4_flag_2_reg_1085;
        ap_phi_reg_pp0_iter9_hBarSel_4_flag_3_reg_1114 <= ap_phi_reg_pp0_iter8_hBarSel_4_flag_3_reg_1114;
        ap_phi_reg_pp0_iter9_hBarSel_4_loc_2_reg_1105 <= ap_phi_reg_pp0_iter8_hBarSel_4_loc_2_reg_1105;
        ap_phi_reg_pp0_iter9_hBarSel_4_loc_3_reg_1141 <= ap_phi_reg_pp0_iter8_hBarSel_4_loc_3_reg_1141;
        ap_phi_reg_pp0_iter9_hBarSel_4_new_2_reg_1096 <= ap_phi_reg_pp0_iter8_hBarSel_4_new_2_reg_1096;
        ap_phi_reg_pp0_iter9_hBarSel_4_new_3_reg_1129 <= ap_phi_reg_pp0_iter8_hBarSel_4_new_3_reg_1129;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (patternId_read_read_fu_510_p2 == 8'd16) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        bSerie_V <= ret_6_fu_3381_p3;
        gSerie_V <= ret_5_fu_3345_p3;
        rSerie_V <= ret_4_fu_3309_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((patternId == 8'd13) & (icmp_ln527_reg_4624 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        b_reg_4700 <= b_fu_2182_p3;
        g_reg_4695 <= g_fu_2150_p3;
        r_reg_4689 <= r_fu_2118_p3;
        zext_ln1301_1_reg_4714[7 : 0] <= zext_ln1301_1_fu_2194_p1[7 : 0];
        zext_ln1301_reg_4708[7 : 0] <= zext_ln1301_fu_2190_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln525_fu_1700_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (count_flag_0_load_load_fu_1785_p1 == 1'd1))) begin
        count <= count_new_0_fu_450;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln527_reg_4624_pp0_iter4_reg == 1'd0) & (patternId == 8'd13) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        g_2_reg_4779 <= g_2_fu_2487_p3;
        outpix_val_V_0_19_reg_4774 <= outpix_val_V_0_19_fu_2481_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((guard_variable_for_tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_short_unsigned_char_unsigned_short_unsigned_short_hBarSel_load_load_fu_2856_p1 == 1'd0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln527_reg_4624_pp0_iter8_reg == 1'd0) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        guard_variable_for_tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_short_unsigned_char_unsigned_short_unsigned_short_hBarSel <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_load_fu_1219_p1 == 1'd1) & (icmp_ln525_fu_1700_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        hBarSel_2 <= grp_load_fu_1222_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter10 == 1'b1) & (icmp_ln1264_reg_4902 == 1'd0) & (icmp_ln1262_reg_4898 == 1'd1) & (icmp_ln1258_reg_4744_pp0_iter9_reg == 1'd1) & (icmp_ln1256_reg_4740_pp0_iter9_reg == 1'd1) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter10 == 1'b1) & (icmp_ln1262_reg_4898 == 1'd0) & (icmp_ln1258_reg_4744_pp0_iter9_reg == 1'd1) & (icmp_ln1256_reg_4740_pp0_iter9_reg == 1'd1) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter10 == 1'b1) & (icmp_ln1258_reg_4744_pp0_iter9_reg == 1'd0) & (icmp_ln1256_reg_4740_pp0_iter9_reg == 1'd1) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter10 == 1'b1) & (icmp_ln1256_reg_4740_pp0_iter9_reg == 1'd0) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter10 == 1'b1) & (icmp_ln1264_reg_4902 == 1'd1) & (icmp_ln1262_reg_4898 == 1'd1) & (icmp_ln1258_reg_4744_pp0_iter9_reg == 1'd1) & (icmp_ln1256_reg_4740_pp0_iter9_reg == 1'd1) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        hBarSel_4_new_0_fu_462 <= ap_phi_mux_hBarSel_4_new_3_phi_fu_1132_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln525_fu_1700_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (hdata_flag_0_load_load_fu_1773_p1 == 1'd1))) begin
        hdata[7 : 0] <= hdata_new_0_fu_426[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (patternId_read_read_fu_510_p2 == 8'd14) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        hdata_new_0_fu_426[7 : 0] <= zext_ln653_fu_3558_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln527_fu_1847_p2 == 1'd0) & (patternId_read_read_fu_510_p2 == 8'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln1110_reg_4677 <= icmp_ln1110_fu_2020_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((patternId == 8'd9) & (icmp_ln527_reg_4624 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln1225_reg_4729 <= icmp_ln1225_fu_2266_p2;
        icmp_ln1256_reg_4740 <= icmp_ln1256_fu_2314_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1256_fu_2314_p2 == 1'd1) & (patternId == 8'd9) & (icmp_ln527_reg_4624 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln1258_reg_4744 <= icmp_ln1258_fu_2326_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1258_reg_4744_pp0_iter8_reg == 1'd1) & (icmp_ln1256_reg_4740_pp0_iter8_reg == 1'd1) & (icmp_ln527_reg_4624_pp0_iter8_reg == 1'd0) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln1262_reg_4898 <= icmp_ln1262_fu_2895_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1262_fu_2895_p2 == 1'd1) & (icmp_ln1258_reg_4744_pp0_iter8_reg == 1'd1) & (icmp_ln1256_reg_4740_pp0_iter8_reg == 1'd1) & (icmp_ln527_reg_4624_pp0_iter8_reg == 1'd0) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln1264_reg_4902 <= icmp_ln1264_fu_2911_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln527_fu_1847_p2 == 1'd0) & (patternId == 8'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln1342_reg_4664 <= icmp_ln1342_fu_1945_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln527_fu_1847_p2 == 1'd0) & (patternId_read_read_fu_510_p2 == 8'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln1386_reg_4660 <= icmp_ln1386_fu_1921_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln527_fu_1847_p2 == 1'd0) & (patternId_read_read_fu_510_p2 == 8'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln1545_reg_4641 <= icmp_ln1545_fu_1870_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln527_fu_1847_p2 == 1'd0) & (patternId_read_read_fu_510_p2 == 8'd17) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln1599_reg_4636 <= icmp_ln1599_fu_1858_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1089_reg_4628 == 1'd0) & (patternId == 8'd9) & (icmp_ln527_reg_4624 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln878_3_reg_4736 <= icmp_ln878_3_fu_2286_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1089_reg_4628 == 1'd0) & (patternId_read_read_fu_510_p2 == 8'd11) & (icmp_ln527_reg_4624 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln878_4_reg_4725 <= icmp_ln878_4_fu_2238_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1089_reg_4628 == 1'd0) & (patternId_read_read_fu_510_p2 == 8'd15) & (icmp_ln527_reg_4624 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln878_5_reg_4685 <= icmp_ln878_5_fu_2066_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((patternId == 8'd10) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outpix_val_V_0_18_reg_5026 <= outpix_val_V_0_18_fu_3779_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        outpix_val_V_1_16_reg_4518 <= outpix_val_V_1_16_fu_1576_p3;
        rampStart_1_reg_4506 <= rampStart;
        shl_ln_reg_4524[15 : 8] <= shl_ln_fu_1584_p3[15 : 8];
        zext_ln1098_reg_4513[7 : 0] <= zext_ln1098_fu_1508_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln525_fu_1700_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        rampStart <= add_ln711_fu_1753_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln525_fu_1700_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (rampVal_3_flag_0_load_load_fu_1809_p1 == 1'd1))) begin
        rampVal_1[7 : 0] <= rampVal_3_new_0_fu_490[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln525_fu_1700_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (rampVal_2_flag_0_load_load_fu_1750_p1 == 1'd1))) begin
        rampVal_2 <= rampVal_2_new_0_fu_406;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (patternId_read_read_fu_510_p2 == 8'd17) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rampVal_2_new_0_fu_406 <= add_ln1632_fu_3233_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (patternId_read_read_fu_510_p2 == 8'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rampVal_3_new_0_fu_490[7 : 0] <= zext_ln549_fu_3935_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln525_fu_1700_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (grp_load_fu_1225_p1 == 1'd1))) begin
        s <= grp_load_fu_1228_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_fu_1436_p2 == 1'd0) & (patternId == 8'd13) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        select_ln1324_reg_5021 <= select_ln1324_fu_3649_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        y_2_reg_4539 <= y_2_fu_1690_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln527_reg_4624_pp0_iter4_reg == 1'd0) & (patternId == 8'd10) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        zonePlateVAddr_loc_0_load_1_reg_4785 <= ap_sig_allocacmp_zonePlateVAddr_loc_0_load_1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        ap_condition_pp0_exit_iter9_state12 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter9_state12 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln527_fu_1847_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_pp0_flush_enable = 1'b1;
    end else begin
        ap_condition_pp0_flush_enable = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln525_fu_1700_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (real_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1421)) begin
        if ((icmp_ln878_3_reg_4736_pp0_iter9_reg == 1'd0)) begin
            ap_phi_mux_hBarSel_4_flag_3_phi_fu_1118_p6 = 1'd1;
        end else if ((icmp_ln878_3_reg_4736_pp0_iter9_reg == 1'd1)) begin
            ap_phi_mux_hBarSel_4_flag_3_phi_fu_1118_p6 = ap_phi_reg_pp0_iter10_hBarSel_4_flag_2_reg_1085;
        end else begin
            ap_phi_mux_hBarSel_4_flag_3_phi_fu_1118_p6 = ap_phi_reg_pp0_iter10_hBarSel_4_flag_3_reg_1114;
        end
    end else begin
        ap_phi_mux_hBarSel_4_flag_3_phi_fu_1118_p6 = ap_phi_reg_pp0_iter10_hBarSel_4_flag_3_reg_1114;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1421)) begin
        if ((icmp_ln878_3_reg_4736_pp0_iter9_reg == 1'd0)) begin
            ap_phi_mux_hBarSel_4_loc_3_phi_fu_1144_p6 = and_ln1248_cast_fu_2973_p1;
        end else if ((icmp_ln878_3_reg_4736_pp0_iter9_reg == 1'd1)) begin
            ap_phi_mux_hBarSel_4_loc_3_phi_fu_1144_p6 = ap_phi_reg_pp0_iter10_hBarSel_4_loc_2_reg_1105;
        end else begin
            ap_phi_mux_hBarSel_4_loc_3_phi_fu_1144_p6 = ap_phi_reg_pp0_iter10_hBarSel_4_loc_3_reg_1141;
        end
    end else begin
        ap_phi_mux_hBarSel_4_loc_3_phi_fu_1144_p6 = ap_phi_reg_pp0_iter10_hBarSel_4_loc_3_reg_1141;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1421)) begin
        if ((icmp_ln878_3_reg_4736_pp0_iter9_reg == 1'd0)) begin
            ap_phi_mux_hBarSel_4_new_3_phi_fu_1132_p6 = and_ln1248_cast_fu_2973_p1;
        end else if ((icmp_ln878_3_reg_4736_pp0_iter9_reg == 1'd1)) begin
            ap_phi_mux_hBarSel_4_new_3_phi_fu_1132_p6 = ap_phi_reg_pp0_iter10_hBarSel_4_new_2_reg_1096;
        end else begin
            ap_phi_mux_hBarSel_4_new_3_phi_fu_1132_p6 = ap_phi_reg_pp0_iter10_hBarSel_4_new_3_reg_1129;
        end
    end else begin
        ap_phi_mux_hBarSel_4_new_3_phi_fu_1132_p6 = ap_phi_reg_pp0_iter10_hBarSel_4_new_3_reg_1129;
    end
end

always @ (*) begin
    if ((((icmp_ln1386_reg_4660_pp0_iter7_reg == 1'd1) & (icmp_ln1089_reg_4628_pp0_iter7_reg == 1'd1) & (icmp_ln527_reg_4624_pp0_iter7_reg == 1'd0) & (patternId_read_read_fu_510_p2 == 8'd11)) | ((1'd1 == and_ln1391_reg_4721_pp0_iter7_reg) & (icmp_ln1089_reg_4628_pp0_iter7_reg == 1'd1) & (icmp_ln527_reg_4624_pp0_iter7_reg == 1'd0) & (patternId_read_read_fu_510_p2 == 8'd11)))) begin
        ap_phi_mux_shl_i321454_phi_fu_1036_p4 = shl_i_fu_2722_p3;
    end else begin
        ap_phi_mux_shl_i321454_phi_fu_1036_p4 = ap_phi_reg_pp0_iter8_shl_i321454_reg_1033;
    end
end

always @ (*) begin
    if ((((icmp_ln1386_reg_4660_pp0_iter7_reg == 1'd1) & (icmp_ln1089_reg_4628_pp0_iter7_reg == 1'd0) & (icmp_ln527_reg_4624_pp0_iter7_reg == 1'd0) & (patternId_read_read_fu_510_p2 == 8'd11)) | ((1'd1 == and_ln1391_reg_4721_pp0_iter7_reg) & (icmp_ln1089_reg_4628_pp0_iter7_reg == 1'd0) & (icmp_ln527_reg_4624_pp0_iter7_reg == 1'd0) & (patternId_read_read_fu_510_p2 == 8'd11)))) begin
        ap_phi_mux_shl_i321458_phi_fu_1016_p4 = shl_i_fu_2722_p3;
    end else begin
        ap_phi_mux_shl_i321458_phi_fu_1016_p4 = ap_phi_reg_pp0_iter8_shl_i321458_reg_1013;
    end
end

always @ (*) begin
    if ((((icmp_ln1545_reg_4641_pp0_iter7_reg == 1'd1) & (icmp_ln1089_reg_4628_pp0_iter7_reg == 1'd1) & (icmp_ln527_reg_4624_pp0_iter7_reg == 1'd0) & (patternId_read_read_fu_510_p2 == 8'd15)) | ((1'd1 == and_ln1550_reg_4681_pp0_iter7_reg) & (icmp_ln1089_reg_4628_pp0_iter7_reg == 1'd1) & (icmp_ln527_reg_4624_pp0_iter7_reg == 1'd0) & (patternId_read_read_fu_510_p2 == 8'd15)))) begin
        ap_phi_mux_shl_i386474_phi_fu_971_p4 = shl_i3_fu_2671_p3;
    end else begin
        ap_phi_mux_shl_i386474_phi_fu_971_p4 = ap_phi_reg_pp0_iter8_shl_i386474_reg_968;
    end
end

always @ (*) begin
    if ((((icmp_ln1545_reg_4641_pp0_iter7_reg == 1'd1) & (icmp_ln1089_reg_4628_pp0_iter7_reg == 1'd0) & (icmp_ln527_reg_4624_pp0_iter7_reg == 1'd0) & (patternId_read_read_fu_510_p2 == 8'd15)) | ((1'd1 == and_ln1550_reg_4681_pp0_iter7_reg) & (icmp_ln1089_reg_4628_pp0_iter7_reg == 1'd0) & (icmp_ln527_reg_4624_pp0_iter7_reg == 1'd0) & (patternId_read_read_fu_510_p2 == 8'd15)))) begin
        ap_phi_mux_shl_i386478_phi_fu_951_p4 = shl_i3_fu_2671_p3;
    end else begin
        ap_phi_mux_shl_i386478_phi_fu_951_p4 = ap_phi_reg_pp0_iter8_shl_i386478_reg_948;
    end
end

always @ (*) begin
    if ((((icmp_ln1545_reg_4641_pp0_iter7_reg == 1'd1) & (icmp_ln1089_reg_4628_pp0_iter7_reg == 1'd1) & (icmp_ln527_reg_4624_pp0_iter7_reg == 1'd0) & (patternId_read_read_fu_510_p2 == 8'd15)) | ((1'd1 == and_ln1550_reg_4681_pp0_iter7_reg) & (icmp_ln1089_reg_4628_pp0_iter7_reg == 1'd1) & (icmp_ln527_reg_4624_pp0_iter7_reg == 1'd0) & (patternId_read_read_fu_510_p2 == 8'd15)))) begin
        ap_phi_mux_vBarSel_2_loc_3_phi_fu_961_p4 = ap_phi_reg_pp0_iter8_vBarSel_2_loc_2_reg_927;
    end else begin
        ap_phi_mux_vBarSel_2_loc_3_phi_fu_961_p4 = ap_phi_reg_pp0_iter8_vBarSel_2_loc_3_reg_958;
    end
end

always @ (*) begin
    if ((((icmp_ln1545_reg_4641_pp0_iter7_reg == 1'd1) & (icmp_ln1089_reg_4628_pp0_iter7_reg == 1'd0) & (icmp_ln527_reg_4624_pp0_iter7_reg == 1'd0) & (patternId_read_read_fu_510_p2 == 8'd15)) | ((1'd1 == and_ln1550_reg_4681_pp0_iter7_reg) & (icmp_ln1089_reg_4628_pp0_iter7_reg == 1'd0) & (icmp_ln527_reg_4624_pp0_iter7_reg == 1'd0) & (patternId_read_read_fu_510_p2 == 8'd15)))) begin
        ap_phi_mux_vBarSel_2_loc_4_phi_fu_941_p4 = ap_phi_reg_pp0_iter8_vBarSel_2_loc_2_reg_927;
    end else begin
        ap_phi_mux_vBarSel_2_loc_4_phi_fu_941_p4 = ap_phi_reg_pp0_iter8_vBarSel_2_loc_4_reg_938;
    end
end

always @ (*) begin
    if ((((icmp_ln878_5_reg_4685_pp0_iter7_reg == 1'd0) & (icmp_ln1089_reg_4628_pp0_iter7_reg == 1'd0) & (icmp_ln527_reg_4624_pp0_iter7_reg == 1'd0) & (patternId_read_read_fu_510_p2 == 8'd15)) | ((icmp_ln878_5_reg_4685_pp0_iter7_reg == 1'd1) & (icmp_ln1089_reg_4628_pp0_iter7_reg == 1'd0) & (icmp_ln527_reg_4624_pp0_iter7_reg == 1'd0) & (patternId_read_read_fu_510_p2 == 8'd15)))) begin
        ap_phi_mux_vBarSel_2_loc_5_phi_fu_981_p6 = ap_phi_mux_vBarSel_2_loc_4_phi_fu_941_p4;
    end else if (((icmp_ln1089_reg_4628_pp0_iter7_reg == 1'd1) & (icmp_ln527_reg_4624_pp0_iter7_reg == 1'd0) & (patternId_read_read_fu_510_p2 == 8'd15))) begin
        ap_phi_mux_vBarSel_2_loc_5_phi_fu_981_p6 = ap_phi_mux_vBarSel_2_loc_3_phi_fu_961_p4;
    end else begin
        ap_phi_mux_vBarSel_2_loc_5_phi_fu_981_p6 = ap_phi_reg_pp0_iter8_vBarSel_2_loc_5_reg_978;
    end
end

always @ (*) begin
    if ((((icmp_ln1386_reg_4660_pp0_iter7_reg == 1'd1) & (icmp_ln1089_reg_4628_pp0_iter7_reg == 1'd1) & (icmp_ln527_reg_4624_pp0_iter7_reg == 1'd0) & (patternId_read_read_fu_510_p2 == 8'd11)) | ((1'd1 == and_ln1391_reg_4721_pp0_iter7_reg) & (icmp_ln1089_reg_4628_pp0_iter7_reg == 1'd1) & (icmp_ln527_reg_4624_pp0_iter7_reg == 1'd0) & (patternId_read_read_fu_510_p2 == 8'd11)))) begin
        ap_phi_mux_vBarSel_loc_3_phi_fu_1026_p4 = ap_phi_reg_pp0_iter8_vBarSel_loc_2_reg_992;
    end else begin
        ap_phi_mux_vBarSel_loc_3_phi_fu_1026_p4 = ap_phi_reg_pp0_iter8_vBarSel_loc_3_reg_1023;
    end
end

always @ (*) begin
    if ((((icmp_ln1386_reg_4660_pp0_iter7_reg == 1'd1) & (icmp_ln1089_reg_4628_pp0_iter7_reg == 1'd0) & (icmp_ln527_reg_4624_pp0_iter7_reg == 1'd0) & (patternId_read_read_fu_510_p2 == 8'd11)) | ((1'd1 == and_ln1391_reg_4721_pp0_iter7_reg) & (icmp_ln1089_reg_4628_pp0_iter7_reg == 1'd0) & (icmp_ln527_reg_4624_pp0_iter7_reg == 1'd0) & (patternId_read_read_fu_510_p2 == 8'd11)))) begin
        ap_phi_mux_vBarSel_loc_4_phi_fu_1006_p4 = ap_phi_reg_pp0_iter8_vBarSel_loc_2_reg_992;
    end else begin
        ap_phi_mux_vBarSel_loc_4_phi_fu_1006_p4 = ap_phi_reg_pp0_iter8_vBarSel_loc_4_reg_1003;
    end
end

always @ (*) begin
    if ((((icmp_ln878_4_reg_4725_pp0_iter7_reg == 1'd0) & (icmp_ln1089_reg_4628_pp0_iter7_reg == 1'd0) & (icmp_ln527_reg_4624_pp0_iter7_reg == 1'd0) & (patternId_read_read_fu_510_p2 == 8'd11)) | ((icmp_ln878_4_reg_4725_pp0_iter7_reg == 1'd1) & (icmp_ln1089_reg_4628_pp0_iter7_reg == 1'd0) & (icmp_ln527_reg_4624_pp0_iter7_reg == 1'd0) & (patternId_read_read_fu_510_p2 == 8'd11)))) begin
        ap_phi_mux_vBarSel_loc_5_phi_fu_1046_p6 = ap_phi_mux_vBarSel_loc_4_phi_fu_1006_p4;
    end else if (((icmp_ln1089_reg_4628_pp0_iter7_reg == 1'd1) & (icmp_ln527_reg_4624_pp0_iter7_reg == 1'd0) & (patternId_read_read_fu_510_p2 == 8'd11))) begin
        ap_phi_mux_vBarSel_loc_5_phi_fu_1046_p6 = ap_phi_mux_vBarSel_loc_3_phi_fu_1026_p4;
    end else begin
        ap_phi_mux_vBarSel_loc_5_phi_fu_1046_p6 = ap_phi_reg_pp0_iter8_vBarSel_loc_5_reg_1043;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln527_reg_4624 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_x_phi_fu_908_p4 = x_2_reg_4598;
    end else begin
        ap_phi_mux_x_phi_fu_908_p4 = x_reg_904;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter10 == 1'b1) & (icmp_ln1264_reg_4902 == 1'd0) & (icmp_ln1262_reg_4898 == 1'd1) & (icmp_ln1258_reg_4744_pp0_iter9_reg == 1'd1) & (icmp_ln1256_reg_4740_pp0_iter9_reg == 1'd1) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter10 == 1'b1) & (icmp_ln1262_reg_4898 == 1'd0) & (icmp_ln1258_reg_4744_pp0_iter9_reg == 1'd1) & (icmp_ln1256_reg_4740_pp0_iter9_reg == 1'd1) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter10 == 1'b1) & (icmp_ln1258_reg_4744_pp0_iter9_reg == 1'd0) & (icmp_ln1256_reg_4740_pp0_iter9_reg == 1'd1) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter10 == 1'b1) & (icmp_ln1256_reg_4740_pp0_iter9_reg == 1'd0) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter10 == 1'b1) & (icmp_ln1264_reg_4902 == 1'd1) & (icmp_ln1262_reg_4898 == 1'd1) & (icmp_ln1258_reg_4744_pp0_iter9_reg == 1'd1) & (icmp_ln1256_reg_4740_pp0_iter9_reg == 1'd1) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0)))) begin
        ap_sig_allocacmp_hBarSel_4_flag_0_load_1 = ap_phi_mux_hBarSel_4_flag_3_phi_fu_1118_p6;
    end else begin
        ap_sig_allocacmp_hBarSel_4_flag_0_load_1 = hBarSel_4_flag_0_fu_466;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter10 == 1'b1) & (icmp_ln1264_reg_4902 == 1'd0) & (icmp_ln1262_reg_4898 == 1'd1) & (icmp_ln1258_reg_4744_pp0_iter9_reg == 1'd1) & (icmp_ln1256_reg_4740_pp0_iter9_reg == 1'd1) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter10 == 1'b1) & (icmp_ln1262_reg_4898 == 1'd0) & (icmp_ln1258_reg_4744_pp0_iter9_reg == 1'd1) & (icmp_ln1256_reg_4740_pp0_iter9_reg == 1'd1) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter10 == 1'b1) & (icmp_ln1258_reg_4744_pp0_iter9_reg == 1'd0) & (icmp_ln1256_reg_4740_pp0_iter9_reg == 1'd1) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter10 == 1'b1) & (icmp_ln1256_reg_4740_pp0_iter9_reg == 1'd0) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter10 == 1'b1) & (icmp_ln1264_reg_4902 == 1'd1) & (icmp_ln1262_reg_4898 == 1'd1) & (icmp_ln1258_reg_4744_pp0_iter9_reg == 1'd1) & (icmp_ln1256_reg_4740_pp0_iter9_reg == 1'd1) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0)))) begin
        ap_sig_allocacmp_hBarSel_4_loc_0_load = ap_phi_mux_hBarSel_4_loc_3_phi_fu_1144_p6;
    end else begin
        ap_sig_allocacmp_hBarSel_4_loc_0_load = hBarSel_4_loc_0_fu_458;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter10 == 1'b1) & (icmp_ln1264_reg_4902 == 1'd0) & (icmp_ln1262_reg_4898 == 1'd1) & (icmp_ln1258_reg_4744_pp0_iter9_reg == 1'd1) & (icmp_ln1256_reg_4740_pp0_iter9_reg == 1'd1) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter10 == 1'b1) & (icmp_ln1262_reg_4898 == 1'd0) & (icmp_ln1258_reg_4744_pp0_iter9_reg == 1'd1) & (icmp_ln1256_reg_4740_pp0_iter9_reg == 1'd1) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter10 == 1'b1) & (icmp_ln1258_reg_4744_pp0_iter9_reg == 1'd0) & (icmp_ln1256_reg_4740_pp0_iter9_reg == 1'd1) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter10 == 1'b1) & (icmp_ln1256_reg_4740_pp0_iter9_reg == 1'd0) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter10 == 1'b1) & (icmp_ln1264_reg_4902 == 1'd1) & (icmp_ln1262_reg_4898 == 1'd1) & (icmp_ln1258_reg_4744_pp0_iter9_reg == 1'd1) & (icmp_ln1256_reg_4740_pp0_iter9_reg == 1'd1) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0)))) begin
        ap_sig_allocacmp_hBarSel_4_new_0_load_1 = ap_phi_mux_hBarSel_4_new_3_phi_fu_1132_p6;
    end else begin
        ap_sig_allocacmp_hBarSel_4_new_0_load_1 = hBarSel_4_new_0_fu_462;
    end
end

always @ (*) begin
    if (((patternId == 8'd10) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        ap_sig_allocacmp_outpix_val_V_0_3_load = outpix_val_V_0_18_reg_5026;
    end else begin
        ap_sig_allocacmp_outpix_val_V_0_3_load = outpix_val_V_0_3_fu_390;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        if ((patternId == 8'd10)) begin
            ap_sig_allocacmp_outpix_val_V_1_1_load = outpix_val_V_1_17_fu_3973_p3;
        end else if (((icmp_fu_1436_p2 == 1'd0) & (patternId == 8'd13))) begin
            ap_sig_allocacmp_outpix_val_V_1_1_load = select_ln1324_reg_5021;
        end else begin
            ap_sig_allocacmp_outpix_val_V_1_1_load = outpix_val_V_1_1_fu_394;
        end
    end else begin
        ap_sig_allocacmp_outpix_val_V_1_1_load = outpix_val_V_1_1_fu_394;
    end
end

always @ (*) begin
    if (((patternId == 8'd10) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        ap_sig_allocacmp_outpix_val_V_2_4_load = outpix_val_V_1_17_fu_3973_p3;
    end else begin
        ap_sig_allocacmp_outpix_val_V_2_4_load = outpix_val_V_2_4_fu_398;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (icmp_ln1264_reg_4902 == 1'd1) & (icmp_ln1262_reg_4898 == 1'd1) & (icmp_ln1258_reg_4744_pp0_iter9_reg == 1'd1) & (icmp_ln1256_reg_4740_pp0_iter9_reg == 1'd1) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_s_loc_0_load = grp_reg_int_s_fu_2923_ap_return;
    end else begin
        ap_sig_allocacmp_s_loc_0_load = s_loc_0_fu_470;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (icmp_ln1264_reg_4902 == 1'd1) & (icmp_ln1262_reg_4898 == 1'd1) & (icmp_ln1258_reg_4744_pp0_iter9_reg == 1'd1) & (icmp_ln1256_reg_4740_pp0_iter9_reg == 1'd1) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_s_new_0_load_1 = grp_reg_int_s_fu_2923_ap_return;
    end else begin
        ap_sig_allocacmp_s_new_0_load_1 = s_new_0_fu_474;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln527_reg_4624_pp0_iter7_reg == 1'd0) & (patternId_read_read_fu_510_p2 == 8'd15) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_vBarSel_2_loc_0_load = ap_phi_mux_vBarSel_2_loc_5_phi_fu_981_p6;
    end else begin
        ap_sig_allocacmp_vBarSel_2_loc_0_load = vBarSel_2_loc_0_fu_418;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln527_reg_4624_pp0_iter7_reg == 1'd0) & (patternId_read_read_fu_510_p2 == 8'd11) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_vBarSel_loc_0_load = ap_phi_mux_vBarSel_loc_5_phi_fu_1046_p6;
    end else begin
        ap_sig_allocacmp_vBarSel_loc_0_load = vBarSel_loc_0_fu_438;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'd1 == and_ln1348_reg_4668_pp0_iter4_reg) & (icmp_ln1342_reg_4664_pp0_iter4_reg == 1'd0) & (icmp_ln527_reg_4624_pp0_iter4_reg == 1'd0) & (patternId == 8'd10) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_zonePlateVAddr_loc_0_load_1 = add_ln1352_fu_2500_p2;
    end else begin
        ap_sig_allocacmp_zonePlateVAddr_loc_0_load_1 = zonePlateVAddr_loc_0_fu_442;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        blkYuv_ce0 = 1'b1;
    end else begin
        blkYuv_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        bluYuv_ce0 = 1'b1;
    end else begin
        bluYuv_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grnYuv_ce0 = 1'b1;
    end else begin
        grnYuv_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_4013_ce = 1'b1;
    end else begin
        grp_fu_4013_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_4020_ce = 1'b1;
    end else begin
        grp_fu_4020_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_4029_ce = 1'b1;
    end else begin
        grp_fu_4029_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_4037_ce = 1'b1;
    end else begin
        grp_fu_4037_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_4045_ce = 1'b1;
    end else begin
        grp_fu_4045_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_4054_ce = 1'b1;
    end else begin
        grp_fu_4054_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_4062_ce = 1'b1;
    end else begin
        grp_fu_4062_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_4070_ce = 1'b1;
    end else begin
        grp_fu_4070_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_4080_ce = 1'b1;
    end else begin
        grp_fu_4080_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_load_fu_1219_p1 = ap_sig_allocacmp_hBarSel_4_flag_0_load_1;
    end else if (((icmp_ln525_fu_1700_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        grp_load_fu_1219_p1 = hBarSel_4_flag_0_fu_466;
    end else begin
        grp_load_fu_1219_p1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_load_fu_1222_p1 = ap_sig_allocacmp_hBarSel_4_new_0_load_1;
    end else if (((grp_load_fu_1219_p1 == 1'd1) & (icmp_ln525_fu_1700_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        grp_load_fu_1222_p1 = hBarSel_4_new_0_fu_462;
    end else begin
        grp_load_fu_1222_p1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1225_reg_4729_pp0_iter8_reg == 1'd0) & (icmp_ln527_reg_4624_pp0_iter8_reg == 1'd0) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_load_fu_1228_p1 = ap_sig_allocacmp_s_new_0_load_1;
    end else if (((icmp_ln525_fu_1700_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (grp_load_fu_1225_p1 == 1'd1))) begin
        grp_load_fu_1228_p1 = s_new_0_fu_474;
    end else begin
        grp_load_fu_1228_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp329) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_reg_int_s_fu_2356_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_2356_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp529) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_reg_int_s_fu_2923_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_2923_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp219) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_reg_unsigned_short_s_fu_1971_ap_ce = 1'b1;
    end else begin
        grp_reg_unsigned_short_s_fu_1971_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp473) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_tpgPatternCrossHatch_fu_1198_ap_ce = 1'b1;
    end else begin
        grp_tpgPatternCrossHatch_fu_1198_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp463) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_tpgPatternDPColorSquare_fu_1153_ap_ce = 1'b1;
    end else begin
        grp_tpgPatternDPColorSquare_fu_1153_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln525_fu_1700_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln527_reg_4624_pp0_iter11_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        outImg_blk_n = outImg_full_n;
    end else begin
        outImg_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln527_reg_4624_pp0_iter11_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        outImg_write = 1'b1;
    end else begin
        outImg_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        redYuv_ce0 = 1'b1;
    end else begin
        redYuv_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3570)) begin
        if ((patternId == 8'd9)) begin
            tpgBarSelRgb_b_address0 = idxprom38_i_fu_2979_p1;
        end else if ((patternId_read_read_fu_510_p2 == 8'd11)) begin
            tpgBarSelRgb_b_address0 = idxprom53_i_fu_2953_p1;
        end else if ((patternId_read_read_fu_510_p2 == 8'd15)) begin
            tpgBarSelRgb_b_address0 = idxprom49_i_cast_cast_cast_cast_cast_fu_2943_p1;
        end else begin
            tpgBarSelRgb_b_address0 = 'bx;
        end
    end else begin
        tpgBarSelRgb_b_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter10 == 1'b1) & (cmp2_i209_fu_1316_p2 == 1'd1) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter10 == 1'b1) & (cmp2_i209_fu_1316_p2 == 1'd1) & (patternId_read_read_fu_510_p2 == 8'd11) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter10 == 1'b1) & (cmp2_i209_fu_1316_p2 == 1'd1) & (patternId_read_read_fu_510_p2 == 8'd15) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        tpgBarSelRgb_b_ce0 = 1'b1;
    end else begin
        tpgBarSelRgb_b_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3570)) begin
        if ((patternId == 8'd9)) begin
            tpgBarSelRgb_g_address0 = idxprom38_i_fu_2979_p1;
        end else if ((patternId_read_read_fu_510_p2 == 8'd11)) begin
            tpgBarSelRgb_g_address0 = idxprom53_i_fu_2953_p1;
        end else if ((patternId_read_read_fu_510_p2 == 8'd15)) begin
            tpgBarSelRgb_g_address0 = idxprom49_i_cast_cast_cast_cast_cast_fu_2943_p1;
        end else begin
            tpgBarSelRgb_g_address0 = 'bx;
        end
    end else begin
        tpgBarSelRgb_g_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter10 == 1'b1) & (cmp2_i209_fu_1316_p2 == 1'd1) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter10 == 1'b1) & (cmp2_i209_fu_1316_p2 == 1'd1) & (patternId_read_read_fu_510_p2 == 8'd11) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter10 == 1'b1) & (cmp2_i209_fu_1316_p2 == 1'd1) & (patternId_read_read_fu_510_p2 == 8'd15) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        tpgBarSelRgb_g_ce0 = 1'b1;
    end else begin
        tpgBarSelRgb_g_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3570)) begin
        if ((patternId == 8'd9)) begin
            tpgBarSelRgb_r_address0 = idxprom38_i_fu_2979_p1;
        end else if ((patternId_read_read_fu_510_p2 == 8'd11)) begin
            tpgBarSelRgb_r_address0 = idxprom53_i_fu_2953_p1;
        end else if ((patternId_read_read_fu_510_p2 == 8'd15)) begin
            tpgBarSelRgb_r_address0 = idxprom49_i_cast_cast_cast_cast_cast_fu_2943_p1;
        end else begin
            tpgBarSelRgb_r_address0 = 'bx;
        end
    end else begin
        tpgBarSelRgb_r_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter10 == 1'b1) & (cmp2_i209_fu_1316_p2 == 1'd1) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter10 == 1'b1) & (cmp2_i209_fu_1316_p2 == 1'd1) & (patternId_read_read_fu_510_p2 == 8'd11) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter10 == 1'b1) & (cmp2_i209_fu_1316_p2 == 1'd1) & (patternId_read_read_fu_510_p2 == 8'd15) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        tpgBarSelRgb_r_ce0 = 1'b1;
    end else begin
        tpgBarSelRgb_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3574)) begin
        if ((patternId == 8'd9)) begin
            tpgBarSelYuv_u_address0 = idxprom38_i_fu_2979_p1;
        end else if ((patternId_read_read_fu_510_p2 == 8'd11)) begin
            tpgBarSelYuv_u_address0 = idxprom53_i_fu_2953_p1;
        end else if ((patternId_read_read_fu_510_p2 == 8'd15)) begin
            tpgBarSelYuv_u_address0 = idxprom49_i_cast_cast_cast_cast_cast_fu_2943_p1;
        end else begin
            tpgBarSelYuv_u_address0 = 'bx;
        end
    end else begin
        tpgBarSelYuv_u_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter10 == 1'b1) & (cmp2_i209_fu_1316_p2 == 1'd0) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter10 == 1'b1) & (cmp2_i209_fu_1316_p2 == 1'd0) & (patternId_read_read_fu_510_p2 == 8'd11) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter10 == 1'b1) & (cmp2_i209_fu_1316_p2 == 1'd0) & (patternId_read_read_fu_510_p2 == 8'd15) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        tpgBarSelYuv_u_ce0 = 1'b1;
    end else begin
        tpgBarSelYuv_u_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((patternId == 8'd9)) begin
            tpgBarSelYuv_v_address0 = idxprom38_i_fu_2979_p1;
        end else if (((cmp2_i209_fu_1316_p2 == 1'd0) & (patternId_read_read_fu_510_p2 == 8'd11))) begin
            tpgBarSelYuv_v_address0 = idxprom53_i_fu_2953_p1;
        end else if (((cmp2_i209_fu_1316_p2 == 1'd0) & (patternId_read_read_fu_510_p2 == 8'd15))) begin
            tpgBarSelYuv_v_address0 = idxprom49_i_cast_cast_cast_cast_cast_fu_2943_p1;
        end else begin
            tpgBarSelYuv_v_address0 = 'bx;
        end
    end else begin
        tpgBarSelYuv_v_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter10 == 1'b1) & (cmp2_i209_fu_1316_p2 == 1'd0) & (patternId_read_read_fu_510_p2 == 8'd11) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter10 == 1'b1) & (cmp2_i209_fu_1316_p2 == 1'd0) & (patternId_read_read_fu_510_p2 == 8'd15) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter10 == 1'b1) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        tpgBarSelYuv_v_ce0 = 1'b1;
    end else begin
        tpgBarSelYuv_v_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3574)) begin
        if ((patternId == 8'd9)) begin
            tpgBarSelYuv_y_address0 = idxprom38_i_fu_2979_p1;
        end else if ((patternId_read_read_fu_510_p2 == 8'd11)) begin
            tpgBarSelYuv_y_address0 = idxprom53_i_fu_2953_p1;
        end else if ((patternId_read_read_fu_510_p2 == 8'd15)) begin
            tpgBarSelYuv_y_address0 = idxprom49_i_cast_cast_cast_cast_cast_fu_2943_p1;
        end else begin
            tpgBarSelYuv_y_address0 = 'bx;
        end
    end else begin
        tpgBarSelYuv_y_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter10 == 1'b1) & (cmp2_i209_fu_1316_p2 == 1'd0) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter10 == 1'b1) & (cmp2_i209_fu_1316_p2 == 1'd0) & (patternId_read_read_fu_510_p2 == 8'd11) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter10 == 1'b1) & (cmp2_i209_fu_1316_p2 == 1'd0) & (patternId_read_read_fu_510_p2 == 8'd15) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        tpgBarSelYuv_y_ce0 = 1'b1;
    end else begin
        tpgBarSelYuv_y_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgCheckerBoardArray_ce0 = 1'b1;
    end else begin
        tpgCheckerBoardArray_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tpgSinTableArray_9bit_ce0 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tpgSinTableArray_9bit_ce1 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tpgSinTableArray_9bit_ce2 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_ce0 = 1'b1;
    end else begin
        tpgSinTableArray_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgTartanBarArray_ce0 = 1'b1;
    end else begin
        tpgTartanBarArray_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        whiYuv_ce0 = 1'b1;
    end else begin
        whiYuv_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln525_fu_1700_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone)) & ~((ap_enable_reg_pp0_iter11 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter12 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter11 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter12 == 1'b1)) | ((ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Sel_fu_1711_p4 = {{y_reg_892[7:6]}};

assign add2_i_fu_1398_p2 = (empty_63_fu_1312_p1 + 14'd15);

assign add5_i_fu_1420_p2 = (empty_fu_1308_p1 + 14'd15);

assign add_i_fu_1458_p2 = (empty_63_fu_1312_p1 + 14'd7);

assign add_ln1098_fu_3929_p2 = (outpix_val_V_0_5_fu_3916_p3 + 8'd1);

assign add_ln1116_fu_3086_p2 = (trunc_ln527_fu_3082_p1 + 8'd1);

assign add_ln1248_fu_2967_p2 = (trunc_ln1232_fu_2963_p1 + 3'd1);

assign add_ln1260_fu_2877_p2 = (count_loc_0_fu_446 + 32'd1);

assign add_ln1287_fu_2098_p2 = (tpgSinTableArray_9bit_q2 + 9'd128);

assign add_ln1288_1_fu_2130_p2 = (tpgSinTableArray_9bit_q1 + 9'd128);

assign add_ln1288_fu_1893_p2 = (trunc_ln527_2_fu_1843_p1 + 11'd682);

assign add_ln1289_1_fu_2162_p2 = (tpgSinTableArray_9bit_q0 + 9'd128);

assign add_ln1289_fu_1904_p2 = ($signed(trunc_ln527_2_fu_1843_p1) + $signed(11'd1364));

assign add_ln1301_2_fu_2398_p2 = (zext_ln1301_6_fu_2391_p1 + zext_ln1301_4_fu_2387_p1);

assign add_ln1301_3_fu_2404_p2 = (grp_fu_4045_p3 + zext_ln1301_7_fu_2394_p1);

assign add_ln1302_2_fu_2423_p2 = (zext_ln1302_1_fu_2420_p1 + zext_ln1302_fu_2416_p1);

assign add_ln1303_2_fu_3602_p2 = ($signed(zext_ln1303_1_fu_3595_p1) + $signed(sext_ln1303_1_fu_3592_p1));

assign add_ln1303_3_fu_3598_p2 = ($signed(grp_fu_4070_p3) + $signed(add_ln1303_reg_4763_pp0_iter10_reg));

assign add_ln1352_fu_2500_p2 = (zonePlateVDelta + zonePlateVAddr_loc_0_fu_442);

assign add_ln1354_fu_2512_p2 = (zonePlateVDelta + ZplateVerContDelta);

assign add_ln1357_fu_1961_p2 = ($signed(zext_ln527_1_fu_1835_p1) + $signed(17'd131071));

assign add_ln1398_fu_2619_p2 = (trunc_ln527_5_fu_2615_p1 + 3'd1);

assign add_ln1417_fu_2739_p2 = (trunc_ln527_7_fu_2735_p1 + 3'd1);

assign add_ln1517_fu_1721_p2 = (rampStart + trunc_ln525_fu_1696_p1);

assign add_ln1526_fu_3552_p2 = (outpix_val_V_0_12_fu_3539_p3 + 8'd1);

assign add_ln1557_fu_2571_p2 = (ap_sig_allocacmp_vBarSel_2_loc_0_load + 8'd1);

assign add_ln1575_fu_2688_p2 = (trunc_ln527_8_fu_2684_p1 + 3'd1);

assign add_ln1632_fu_3233_p2 = (select_ln1599_fu_3168_p3 + 16'd1);

assign add_ln213_fu_2291_p2 = (xBar_V + 11'd1);

assign add_ln537_fu_2531_p2 = (phi_mul_reg_916 + ZplateHorContStart);

assign add_ln691_3_fu_2050_p2 = (yCount_V_3 + 10'd1);

assign add_ln691_4_fu_2254_p2 = (xCount_V + 10'd1);

assign add_ln691_5_fu_2082_p2 = (xCount_V_3 + 10'd1);

assign add_ln691_fu_2222_p2 = (yCount_V + 10'd1);

assign add_ln711_fu_1753_p2 = (motionSpeed + rampStart);

assign and_ln1248_cast_fu_2973_p1 = add_ln1248_fu_2967_p2;

assign and_ln1252_fu_3797_p2 = (outpix_val_V_0_20_reg_4603_pp0_iter10_reg & cmp56_i_fu_1478_p2);

assign and_ln1348_fu_1951_p2 = (icmp_ln1089_fu_1852_p2 & cmp11_i304_reg_4548);

assign and_ln1391_fu_2211_p2 = (icmp_ln878_fu_2206_p2 & icmp_ln1089_reg_4628);

assign and_ln1423_fu_3686_p2 = (outpix_val_V_0_20_reg_4603_pp0_iter10_reg & cmp56_i_fu_1478_p2);

assign and_ln1550_fu_2039_p2 = (icmp_ln878_2_fu_2034_p2 & icmp_ln1089_reg_4628);

assign and_ln1581_fu_3488_p2 = (outpix_val_V_0_20_reg_4603_pp0_iter10_reg & cmp56_i_fu_1478_p2);

assign and_ln1630_fu_3221_p2 = (outpix_val_V_0_20_reg_4603_pp0_iter10_reg & icmp196_fu_1452_p2);

assign and_ln1819_fu_3407_p2 = (outpix_val_V_0_20_reg_4603_pp0_iter10_reg & icmp196_fu_1452_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((outImg_full_n == 1'b0) & (icmp_ln527_reg_4624_pp0_iter11_reg == 1'd0) & (ap_enable_reg_pp0_iter12 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((outImg_full_n == 1'b0) & (icmp_ln527_reg_4624_pp0_iter11_reg == 1'd0) & (ap_enable_reg_pp0_iter12 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp219 = ((outImg_full_n == 1'b0) & (icmp_ln527_reg_4624_pp0_iter11_reg == 1'd0) & (ap_enable_reg_pp0_iter12 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp329 = ((outImg_full_n == 1'b0) & (icmp_ln527_reg_4624_pp0_iter11_reg == 1'd0) & (ap_enable_reg_pp0_iter12 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp463 = ((outImg_full_n == 1'b0) & (icmp_ln527_reg_4624_pp0_iter11_reg == 1'd0) & (ap_enable_reg_pp0_iter12 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp473 = ((outImg_full_n == 1'b0) & (icmp_ln527_reg_4624_pp0_iter11_reg == 1'd0) & (ap_enable_reg_pp0_iter12 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp529 = ((outImg_full_n == 1'b0) & (icmp_ln527_reg_4624_pp0_iter11_reg == 1'd0) & (ap_enable_reg_pp0_iter12 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((outImg_full_n == 1'b0) & (icmp_ln527_reg_4624_pp0_iter11_reg == 1'd0) & (ap_enable_reg_pp0_iter12 == 1'b1));
end

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (real_start == 1'b0));
end

assign ap_block_state10_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter7_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter7_ignore_call1 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter7_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter7_ignore_call6 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter8_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter8_ignore_call1 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter8_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter8_ignore_call6 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter9_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter9_ignore_call1 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter9_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter9_ignore_call6 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter10_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter10_ignore_call1 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter10_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter10_ignore_call6 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter11_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter11_ignore_call1 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter11_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter11_ignore_call6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state15_pp0_stage0_iter12 = ((outImg_full_n == 1'b0) & (icmp_ln527_reg_4624_pp0_iter11_reg == 1'd0));
end

always @ (*) begin
    ap_block_state15_pp0_stage0_iter12_ignore_call0 = ((outImg_full_n == 1'b0) & (icmp_ln527_reg_4624_pp0_iter11_reg == 1'd0));
end

always @ (*) begin
    ap_block_state15_pp0_stage0_iter12_ignore_call1 = ((outImg_full_n == 1'b0) & (icmp_ln527_reg_4624_pp0_iter11_reg == 1'd0));
end

always @ (*) begin
    ap_block_state15_pp0_stage0_iter12_ignore_call3 = ((outImg_full_n == 1'b0) & (icmp_ln527_reg_4624_pp0_iter11_reg == 1'd0));
end

always @ (*) begin
    ap_block_state15_pp0_stage0_iter12_ignore_call6 = ((outImg_full_n == 1'b0) & (icmp_ln527_reg_4624_pp0_iter11_reg == 1'd0));
end

assign ap_block_state3_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0_ignore_call1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0_ignore_call6 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter1_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter1_ignore_call1 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter1_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter1_ignore_call6 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2_ignore_call1 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2_ignore_call6 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3_ignore_call1 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3_ignore_call6 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4_ignore_call1 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4_ignore_call6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5_ignore_call1 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5_ignore_call6 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6_ignore_call1 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6_ignore_call6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1177 = ((icmp_ln1545_fu_1870_p2 == 1'd1) & (icmp_ln527_fu_1847_p2 == 1'd0) & (patternId_read_read_fu_510_p2 == 8'd15));
end

always @ (*) begin
    ap_condition_1182 = ((1'd1 == and_ln1550_reg_4681_pp0_iter6_reg) & (icmp_ln1545_reg_4641_pp0_iter6_reg == 1'd0) & (icmp_ln527_reg_4624_pp0_iter6_reg == 1'd0) & (patternId_read_read_fu_510_p2 == 8'd15));
end

always @ (*) begin
    ap_condition_1266 = ((icmp_ln1386_fu_1921_p2 == 1'd1) & (icmp_ln527_fu_1847_p2 == 1'd0) & (patternId_read_read_fu_510_p2 == 8'd11));
end

always @ (*) begin
    ap_condition_1270 = ((1'd1 == and_ln1391_reg_4721_pp0_iter6_reg) & (icmp_ln1386_reg_4660_pp0_iter6_reg == 1'd0) & (icmp_ln527_reg_4624_pp0_iter6_reg == 1'd0) & (patternId_read_read_fu_510_p2 == 8'd11));
end

always @ (*) begin
    ap_condition_1374 = ((guard_variable_for_tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_short_unsigned_char_unsigned_short_unsigned_short_hBarSel_load_load_fu_2856_p1 == 1'd1) & (icmp_ln527_reg_4624_pp0_iter8_reg == 1'd0) & (patternId == 8'd9));
end

always @ (*) begin
    ap_condition_1416 = ((icmp_ln1089_reg_4628_pp0_iter8_reg == 1'd1) & (icmp_ln527_reg_4624_pp0_iter8_reg == 1'd0) & (patternId == 8'd9));
end

always @ (*) begin
    ap_condition_1421 = ((icmp_ln1089_reg_4628_pp0_iter9_reg == 1'd0) & (icmp_ln527_reg_4624_pp0_iter9_reg == 1'd0) & (patternId == 8'd9));
end

always @ (*) begin
    ap_condition_3551 = ((ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln878_4_reg_4725_pp0_iter7_reg == 1'd0) & (icmp_ln1089_reg_4628_pp0_iter7_reg == 1'd0) & (icmp_ln527_reg_4624_pp0_iter7_reg == 1'd0));
end

always @ (*) begin
    ap_condition_3555 = ((ap_enable_reg_pp0_iter7 == 1'b1) & (icmp_ln1089_reg_4628_pp0_iter6_reg == 1'd1) & (icmp_ln527_reg_4624_pp0_iter6_reg == 1'd0));
end

always @ (*) begin
    ap_condition_3561 = ((ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln878_5_reg_4685_pp0_iter7_reg == 1'd0) & (icmp_ln1089_reg_4628_pp0_iter7_reg == 1'd0) & (icmp_ln527_reg_4624_pp0_iter7_reg == 1'd0));
end

always @ (*) begin
    ap_condition_3565 = ((ap_enable_reg_pp0_iter10 == 1'b1) & (patternId_read_read_fu_510_p2 == 8'd2) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_3570 = ((ap_enable_reg_pp0_iter10 == 1'b1) & (cmp2_i209_fu_1316_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_3574 = ((ap_enable_reg_pp0_iter10 == 1'b1) & (cmp2_i209_fu_1316_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_3580 = ((ap_enable_reg_pp0_iter7 == 1'b1) & (icmp_ln1386_reg_4660_pp0_iter6_reg == 1'd0) & (icmp_ln1089_reg_4628_pp0_iter6_reg == 1'd1) & (icmp_ln527_reg_4624_pp0_iter6_reg == 1'd0) & (1'd0 == and_ln1391_reg_4721_pp0_iter6_reg));
end

always @ (*) begin
    ap_condition_3584 = ((ap_enable_reg_pp0_iter6 == 1'b1) & (icmp_ln1386_reg_4660_pp0_iter5_reg == 1'd1) & (icmp_ln527_reg_4624_pp0_iter5_reg == 1'd0));
end

always @ (*) begin
    ap_condition_3590 = ((ap_enable_reg_pp0_iter7 == 1'b1) & (icmp_ln1545_reg_4641_pp0_iter6_reg == 1'd0) & (icmp_ln1089_reg_4628_pp0_iter6_reg == 1'd1) & (icmp_ln527_reg_4624_pp0_iter6_reg == 1'd0) & (1'd0 == and_ln1550_reg_4681_pp0_iter6_reg));
end

always @ (*) begin
    ap_condition_3594 = ((ap_enable_reg_pp0_iter6 == 1'b1) & (icmp_ln1545_reg_4641_pp0_iter5_reg == 1'd1) & (icmp_ln527_reg_4624_pp0_iter5_reg == 1'd0));
end

always @ (*) begin
    ap_condition_3597 = ((patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_3600 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln878_3_fu_2286_p2 == 1'd0) & (icmp_ln1089_reg_4628 == 1'd0) & (icmp_ln527_reg_4624 == 1'd0));
end

always @ (*) begin
    ap_condition_3605 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln878_3_fu_2286_p2 == 1'd1) & (icmp_ln1089_reg_4628 == 1'd0) & (icmp_ln527_reg_4624 == 1'd0));
end

always @ (*) begin
    ap_condition_3609 = ((icmp_ln1089_fu_1852_p2 == 1'd1) & (icmp_ln527_fu_1847_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_condition_3614 = ((patternId_read_read_fu_510_p2 == 8'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_3617 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln878_4_fu_2238_p2 == 1'd0) & (icmp_ln1089_reg_4628 == 1'd0) & (icmp_ln527_reg_4624 == 1'd0));
end

always @ (*) begin
    ap_condition_3622 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln878_4_fu_2238_p2 == 1'd1) & (icmp_ln1089_reg_4628 == 1'd0) & (icmp_ln527_reg_4624 == 1'd0));
end

always @ (*) begin
    ap_condition_3627 = ((patternId_read_read_fu_510_p2 == 8'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_3630 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln878_5_fu_2066_p2 == 1'd0) & (icmp_ln1089_reg_4628 == 1'd0) & (icmp_ln527_reg_4624 == 1'd0));
end

always @ (*) begin
    ap_condition_3635 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln878_5_fu_2066_p2 == 1'd1) & (icmp_ln1089_reg_4628 == 1'd0) & (icmp_ln527_reg_4624 == 1'd0));
end

always @ (*) begin
    ap_condition_3642 = ((ap_enable_reg_pp0_iter5 == 1'b1) & (1'd1 == and_ln1348_reg_4668_pp0_iter4_reg) & (icmp_ln1342_reg_4664_pp0_iter4_reg == 1'd0) & (icmp_ln527_reg_4624_pp0_iter4_reg == 1'd0));
end

always @ (*) begin
    ap_condition_3646 = ((ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln1342_reg_4664_pp0_iter3_reg == 1'd1) & (icmp_ln527_reg_4624_pp0_iter3_reg == 1'd0));
end

always @ (*) begin
    ap_condition_3651 = ((icmp_ln1342_fu_1945_p2 == 1'd1) & (icmp_ln527_fu_1847_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_386 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_763 = ((icmp_ln1545_reg_4641_pp0_iter6_reg == 1'd0) & (icmp_ln1089_reg_4628_pp0_iter6_reg == 1'd0) & (icmp_ln527_reg_4624_pp0_iter6_reg == 1'd0) & (patternId_read_read_fu_510_p2 == 8'd15) & (1'd0 == and_ln1550_reg_4681_pp0_iter6_reg));
end

always @ (*) begin
    ap_condition_768 = ((icmp_ln1545_reg_4641_pp0_iter6_reg == 1'd0) & (icmp_ln1089_reg_4628_pp0_iter6_reg == 1'd1) & (icmp_ln527_reg_4624_pp0_iter6_reg == 1'd0) & (patternId_read_read_fu_510_p2 == 8'd15) & (1'd0 == and_ln1550_reg_4681_pp0_iter6_reg));
end

always @ (*) begin
    ap_condition_779 = ((icmp_ln1386_reg_4660_pp0_iter6_reg == 1'd0) & (icmp_ln1089_reg_4628_pp0_iter6_reg == 1'd0) & (icmp_ln527_reg_4624_pp0_iter6_reg == 1'd0) & (patternId_read_read_fu_510_p2 == 8'd11) & (1'd0 == and_ln1391_reg_4721_pp0_iter6_reg));
end

always @ (*) begin
    ap_condition_785 = ((icmp_ln1386_reg_4660_pp0_iter6_reg == 1'd0) & (icmp_ln1089_reg_4628_pp0_iter6_reg == 1'd1) & (icmp_ln527_reg_4624_pp0_iter6_reg == 1'd0) & (patternId_read_read_fu_510_p2 == 8'd11) & (1'd0 == and_ln1391_reg_4721_pp0_iter6_reg));
end

always @ (*) begin
    ap_condition_831 = ((guard_variable_for_tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_short_unsigned_char_unsigned_short_unsigned_short_hBarSel_load_load_fu_2856_p1 == 1'd0) & (icmp_ln527_reg_4624_pp0_iter8_reg == 1'd0) & (patternId == 8'd9));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_hBarSel_4_flag_2_reg_1085 = 'bx;

assign ap_phi_reg_pp0_iter0_hBarSel_4_flag_3_reg_1114 = 'bx;

assign ap_phi_reg_pp0_iter0_hBarSel_4_loc_2_reg_1105 = 'bx;

assign ap_phi_reg_pp0_iter0_hBarSel_4_loc_3_reg_1141 = 'bx;

assign ap_phi_reg_pp0_iter0_hBarSel_4_new_2_reg_1096 = 'bx;

assign ap_phi_reg_pp0_iter0_hBarSel_4_new_3_reg_1129 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln1578_reg_1057 = 'bx;

assign ap_phi_reg_pp0_iter0_shl_i321453_reg_1071 = 'bx;

assign ap_phi_reg_pp0_iter0_shl_i321454_reg_1033 = 'bx;

assign ap_phi_reg_pp0_iter0_shl_i321458_reg_1013 = 'bx;

assign ap_phi_reg_pp0_iter0_shl_i386474_reg_968 = 'bx;

assign ap_phi_reg_pp0_iter0_shl_i386478_reg_948 = 'bx;

assign ap_phi_reg_pp0_iter0_vBarSel_2_loc_2_reg_927 = 'bx;

assign ap_phi_reg_pp0_iter0_vBarSel_2_loc_3_reg_958 = 'bx;

assign ap_phi_reg_pp0_iter0_vBarSel_2_loc_4_reg_938 = 'bx;

assign ap_phi_reg_pp0_iter0_vBarSel_loc_2_reg_992 = 'bx;

assign ap_phi_reg_pp0_iter0_vBarSel_loc_3_reg_1023 = 'bx;

assign ap_phi_reg_pp0_iter0_vBarSel_loc_4_reg_1003 = 'bx;

assign ap_phi_reg_pp0_iter8_vBarSel_2_loc_5_reg_978 = 'bx;

assign ap_phi_reg_pp0_iter8_vBarSel_loc_5_reg_1043 = 'bx;

always @ (*) begin
    ap_predicate_op219_call_state3 = ((icmp_ln527_fu_1847_p2 == 1'd0) & (patternId == 8'd9));
end

always @ (*) begin
    ap_predicate_op329_call_state6 = ((icmp_ln527_reg_4624_pp0_iter2_reg == 1'd0) & (patternId == 8'd10));
end

always @ (*) begin
    ap_predicate_op463_call_state12 = ((icmp_ln527_reg_4624_pp0_iter8_reg == 1'd0) & (patternId == 8'd19));
end

always @ (*) begin
    ap_predicate_op463_call_state12_state11 = ((icmp_ln527_reg_4624_pp0_iter7_reg == 1'd0) & (patternId == 8'd19));
end

always @ (*) begin
    ap_predicate_op473_call_state12 = ((icmp_ln527_reg_4624_pp0_iter8_reg == 1'd0) & (patternId == 8'd12));
end

always @ (*) begin
    ap_predicate_op473_call_state12_state11 = ((icmp_ln527_reg_4624_pp0_iter7_reg == 1'd0) & (patternId == 8'd12));
end

always @ (*) begin
    ap_predicate_op529_call_state12 = ((icmp_ln1264_fu_2911_p2 == 1'd1) & (icmp_ln1262_fu_2895_p2 == 1'd1) & (icmp_ln1258_reg_4744_pp0_iter8_reg == 1'd1) & (icmp_ln1256_reg_4740_pp0_iter8_reg == 1'd1) & (icmp_ln527_reg_4624_pp0_iter8_reg == 1'd0) & (patternId == 8'd9));
end

assign ap_ready = internal_ap_ready;

assign b_1_fu_3626_p3 = ((tmp_18_fu_3608_p3[0:0] == 1'b1) ? 8'd255 : trunc_ln9_fu_3616_p4);

assign b_fu_2182_p3 = ((tmp_15_fu_2174_p3[0:0] == 1'b1) ? 8'd255 : xor_ln1289_fu_2168_p2);

assign barHeight_cast_cast_fu_1494_p1 = tmp_5_fu_1484_p4;

assign barWidthMinSamples_fu_1414_p2 = ($signed(p_cast_fu_1404_p4) + $signed(10'd1023));

assign barWidth_cast_fu_1474_p1 = barWidth_fu_1464_p4;

assign barWidth_fu_1464_p4 = {{add_i_fu_1458_p2[13:3]}};

assign blkYuv_address0 = zext_ln1198_fu_3026_p1;

assign bluYuv_address0 = zext_ln1182_fu_3042_p1;

assign cmp11_i304_fu_1705_p2 = ((y_reg_892 != 16'd0) ? 1'b1 : 1'b0);

assign cmp2_i209_fu_1316_p2 = ((colorFormat == 8'd0) ? 1'b1 : 1'b0);

assign cmp56_i_fu_1478_p2 = ((colorFormat != 8'd1) ? 1'b1 : 1'b0);

assign cmp6_i_fu_1344_p2 = ((colorFormat == 8'd1) ? 1'b1 : 1'b0);

assign count_flag_0_load_load_fu_1785_p1 = count_flag_0_fu_454;

assign empty_63_fu_1312_p1 = width[13:0];

assign empty_64_fu_2870_p1 = select_ln1225_1_fu_2848_p3[7:0];

assign empty_65_fu_2559_p1 = ap_sig_allocacmp_vBarSel_2_loc_0_load[0:0];

assign empty_66_fu_2667_p1 = ap_phi_reg_pp0_iter8_vBarSel_2_loc_2_reg_927[0:0];

assign empty_fu_1308_p1 = height[13:0];

assign g_1_fu_2473_p3 = ((tmp_17_fu_2455_p3[0:0] == 1'b1) ? 8'd255 : trunc_ln8_fu_2463_p4);

assign g_2_fu_2487_p3 = ((cmp2_i209_fu_1316_p2[0:0] == 1'b1) ? g_reg_4695_pp0_iter4_reg : g_1_fu_2473_p3);

assign g_fu_2150_p3 = ((tmp_14_fu_2142_p3[0:0] == 1'b1) ? 8'd255 : xor_ln1288_fu_2136_p2);

assign grnYuv_address0 = zext_ln1166_fu_3058_p1;

assign grp_fu_4013_p1 = grp_fu_4013_p10;

assign grp_fu_4013_p10 = ap_phi_mux_x_phi_fu_908_p4;

assign grp_fu_4020_p0 = grp_fu_4020_p00;

assign grp_fu_4020_p00 = r_fu_2118_p3;

assign grp_fu_4020_p1 = 15'd77;

assign grp_fu_4020_p2 = 15'd4224;

assign grp_fu_4029_p0 = zext_ln1301_1_fu_2194_p1;

assign grp_fu_4029_p1 = 16'd65451;

assign grp_fu_4037_p0 = zext_ln1301_1_fu_2194_p1;

assign grp_fu_4037_p1 = 16'd65429;

assign grp_fu_4037_p2 = grp_fu_4037_p20;

assign grp_fu_4037_p20 = shl_ln2_fu_2332_p3;

assign grp_fu_4045_p0 = zext_ln1301_1_reg_4714;

assign grp_fu_4045_p1 = 16'd150;

assign grp_fu_4045_p2 = grp_fu_4045_p20;

assign grp_fu_4045_p20 = grp_fu_4020_p3;

assign grp_fu_4054_p0 = zext_ln1301_reg_4708;

assign grp_fu_4054_p1 = 15'd32725;

assign grp_fu_4062_p1 = grp_reg_int_s_fu_2356_ap_return[15:0];

assign grp_fu_4062_p2 = (phi_mul_reg_916 + zonePlateVAddr_loc_0_load_1_reg_4785);

assign grp_fu_4070_p0 = grp_fu_4070_p00;

assign grp_fu_4070_p00 = b_reg_4700_pp0_iter7_reg;

assign grp_fu_4070_p1 = 14'd16363;

assign grp_fu_4080_p1 = 28'd221;

assign grp_load_fu_1225_p1 = s_flag_0_fu_478;

assign grp_reg_int_s_fu_2356_d = $signed(trunc_ln_fu_2343_p4);

assign grp_reg_int_s_fu_2923_d = (select_ln1225_1_fu_2848_p3 + 32'd1);

assign grp_tpgPatternCrossHatch_fu_1198_ap_start = grp_tpgPatternCrossHatch_fu_1198_ap_start_reg;

assign grp_tpgPatternDPColorSquare_fu_1153_ap_start = grp_tpgPatternDPColorSquare_fu_1153_ap_start_reg;

assign guard_variable_for_tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_short_unsigned_char_unsigned_short_unsigned_short_hBarSel_load_load_fu_2856_p1 = guard_variable_for_tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_short_unsigned_char_unsigned_short_unsigned_short_hBarSel;

assign hdata_flag_0_load_load_fu_1773_p1 = hdata_flag_0_fu_430;

assign icmp196_fu_1452_p2 = ((tmp_12_fu_1442_p4 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_fu_1436_p2 = ((tmp_11_fu_1426_p4 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln1089_fu_1852_p2 = ((ap_phi_mux_x_phi_fu_908_p4 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln1110_fu_2020_p2 = ((or_ln1110_fu_2014_p2 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln1225_fu_2266_p2 = ((grp_reg_unsigned_short_s_fu_1971_ap_return == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln1256_fu_2314_p2 = ((grp_reg_unsigned_short_s_fu_1971_ap_return == 16'd1) ? 1'b1 : 1'b0);

assign icmp_ln1258_fu_2326_p2 = ((or_ln1258_fu_2320_p2 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln1262_fu_2895_p2 = (($signed(tmp_23_fu_2885_p4) < $signed(29'd1)) ? 1'b1 : 1'b0);

assign icmp_ln1264_fu_2911_p2 = ((add_ln1260_fu_2877_p2 == 32'd10) ? 1'b1 : 1'b0);

assign icmp_ln1342_fu_1945_p2 = ((or_ln1342_fu_1939_p2 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln1386_fu_1921_p2 = ((or_ln1386_fu_1915_p2 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln1545_fu_1870_p2 = ((or_ln1545_fu_1864_p2 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln1599_fu_1858_p2 = ((trunc_ln527_1_fu_1839_p1 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln1607_1_fu_1732_p2 = ((Sel_fu_1711_p4 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln1607_2_fu_1744_p2 = ((Sel_fu_1711_p4 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln1607_fu_1726_p2 = ((Sel_fu_1711_p4 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln525_fu_1700_p2 = ((y_reg_892 == height) ? 1'b1 : 1'b0);

assign icmp_ln527_fu_1847_p2 = ((ap_phi_mux_x_phi_fu_908_p4 == width) ? 1'b1 : 1'b0);

assign icmp_ln878_2_fu_2034_p2 = (($signed(zext_ln878_1_fu_2030_p1) < $signed(sub_i_i_i_fu_1498_p2)) ? 1'b1 : 1'b0);

assign icmp_ln878_3_fu_2286_p2 = ((ret_fu_2280_p2 < barWidth_cast_fu_1474_p1) ? 1'b1 : 1'b0);

assign icmp_ln878_4_fu_2238_p2 = ((xCount_V < barWidthMinSamples_fu_1414_p2) ? 1'b1 : 1'b0);

assign icmp_ln878_5_fu_2066_p2 = ((xCount_V_3 < barWidthMinSamples_fu_1414_p2) ? 1'b1 : 1'b0);

assign icmp_ln878_fu_2206_p2 = (($signed(zext_ln878_fu_2202_p1) < $signed(sub_i_i_i_fu_1498_p2)) ? 1'b1 : 1'b0);

assign idxprom38_i_fu_2979_p1 = ap_phi_mux_hBarSel_4_loc_3_phi_fu_1144_p6;

assign idxprom47_i_fu_2790_p1 = tBarSel_fu_2784_p2;

assign idxprom49_i_cast_cast_cast_cast_cast_fu_2943_p1 = $unsigned(idxprom49_i_cast_cast_cast_cast_fu_2939_p1);

assign idxprom49_i_cast_cast_cast_cast_fu_2939_p1 = $signed(tpgCheckerBoardArray_q0);

assign idxprom51_i_fu_2826_p1 = tmp_4_fu_2818_p3;

assign idxprom53_i_fu_2953_p1 = tpgTartanBarArray_q0;

assign lshr_ln1349_1_fu_3329_p4 = {{gSerie_V[27:1]}};

assign lshr_ln1349_2_fu_3365_p4 = {{bSerie_V[27:1]}};

assign lshr_ln1_fu_2653_p4 = {{grp_fu_4062_p3[15:5]}};

assign lshr_ln_fu_3293_p4 = {{rSerie_V[27:1]}};

assign mul_ln1301_2_fu_2381_p0 = mul_ln1301_2_fu_2381_p00;

assign mul_ln1301_2_fu_2381_p00 = b_reg_4700_pp0_iter4_reg;

assign mul_ln1301_2_fu_2381_p1 = 13'd29;

assign or_ln1110_fu_2014_p2 = (y_reg_892 | ap_phi_mux_x_phi_fu_908_p4);

assign or_ln1150_fu_3063_p2 = (outpix_val_V_0_20_reg_4603_pp0_iter9_reg | cmp6_i_fu_1344_p2);

assign or_ln1166_fu_3047_p2 = (outpix_val_V_0_20_reg_4603_pp0_iter9_reg | cmp6_i_fu_1344_p2);

assign or_ln1182_fu_3031_p2 = (outpix_val_V_0_20_reg_4603_pp0_iter9_reg | cmp6_i_fu_1344_p2);

assign or_ln1198_fu_3015_p2 = (outpix_val_V_0_20_reg_4603_pp0_iter9_reg | cmp6_i_fu_1344_p2);

assign or_ln1214_fu_2999_p2 = (outpix_val_V_0_20_reg_4603_pp0_iter9_reg | cmp6_i_fu_1344_p2);

assign or_ln1225_fu_2834_p2 = (s_flag_0_fu_478 | icmp_ln1225_reg_4729_pp0_iter8_reg);

assign or_ln1258_fu_2320_p2 = (y_reg_892 | x_reg_904);

assign or_ln1342_fu_1939_p2 = (y_reg_892 | ap_phi_mux_x_phi_fu_908_p4);

assign or_ln1386_fu_1915_p2 = (y_reg_892 | ap_phi_mux_x_phi_fu_908_p4);

assign or_ln1420_fu_2802_p2 = (trunc_ln1420_fu_2798_p1 | hBarSel_loc_0_fu_434);

assign or_ln1545_fu_1864_p2 = (y_reg_892 | ap_phi_mux_x_phi_fu_908_p4);

assign or_ln1607_fu_1738_p2 = (icmp_ln1607_fu_1726_p2 | icmp_ln1607_1_fu_1732_p2);

assign outImg_din = {{{ap_sig_allocacmp_outpix_val_V_2_4_load}, {ap_sig_allocacmp_outpix_val_V_1_1_load}}, {ap_sig_allocacmp_outpix_val_V_0_3_load}};

assign outpix_val_V_0_12_fu_3539_p3 = ((icmp_ln1089_reg_4628_pp0_iter10_reg[0:0] == 1'b1) ? add_ln1517_reg_4553 : trunc_ln527_4_fu_3535_p1);

assign outpix_val_V_0_14_fu_3817_p3 = ((cmp2_i209_fu_1316_p2[0:0] == 1'b1) ? tpgBarSelRgb_r_load_cast_fu_3785_p1 : tpgBarSelYuv_y_q0);

assign outpix_val_V_0_15_fu_3214_p3 = ((icmp_ln1607_1_reg_4564[0:0] == 1'b1) ? tmp_1_val_V_fu_3175_p1 : select_ln1607_4_fu_3207_p3);

assign outpix_val_V_0_17_fu_3883_p1 = rampVal_loc_0_fu_482[7:0];

assign outpix_val_V_0_18_fu_3779_p2 = ($signed(select_ln1363_fu_3771_p3) + $signed(8'd144));

assign outpix_val_V_0_19_fu_2481_p3 = ((cmp2_i209_fu_1316_p2[0:0] == 1'b1) ? r_reg_4689_pp0_iter4_reg : r_1_fu_2447_p3);

assign outpix_val_V_0_1_fu_1350_p3 = ((cmp2_i209_fu_1316_p2[0:0] == 1'b1) ? 8'd0 : 8'd149);

assign outpix_val_V_0_20_fu_1827_p1 = ap_phi_mux_x_phi_fu_908_p4[0:0];

assign outpix_val_V_0_5_fu_3916_p3 = ((icmp_ln1089_reg_4628_pp0_iter10_reg[0:0] == 1'b1) ? rampStart_1_reg_4506 : trunc_ln527_3_fu_3912_p1);

assign outpix_val_V_0_8_fu_3399_p3 = {{xor_ln1349_fu_3303_p2}, {tmp_6_fu_3389_p4}};

assign outpix_val_V_0_fu_1322_p3 = ((cmp2_i209_fu_1316_p2[0:0] == 1'b1) ? 8'd255 : 8'd76);

assign outpix_val_V_1_10_fu_3809_p3 = ((cmp2_i209_fu_1316_p2[0:0] == 1'b1) ? val_assign_19_cast_fu_3789_p1 : select_ln1252_fu_3801_p3);

assign outpix_val_V_1_14_fu_3922_p3 = ((cmp2_i209_fu_1316_p2[0:0] == 1'b1) ? outpix_val_V_0_5_fu_3916_p3 : 8'd128);

assign outpix_val_V_1_15_fu_3887_p3 = ((cmp2_i209_fu_1316_p2[0:0] == 1'b1) ? outpix_val_V_0_17_fu_3883_p1 : 8'd128);

assign outpix_val_V_1_16_fu_1576_p3 = ((cmp2_i209_fu_1316_p2[0:0] == 1'b1) ? rampStart : 8'd128);

assign outpix_val_V_1_17_fu_3973_p3 = ((cmp2_i209_fu_1316_p2[0:0] == 1'b1) ? outpix_val_V_0_18_reg_5026 : 8'd128);

assign outpix_val_V_1_18_fu_3545_p3 = ((cmp2_i209_fu_1316_p2[0:0] == 1'b1) ? outpix_val_V_0_12_fu_3539_p3 : 8'd128);

assign outpix_val_V_1_8_fu_3447_p3 = ((and_ln1819_fu_3407_p2[0:0] == 1'b1) ? outpix_val_V_2_12_fu_3421_p3 : tmp_s_fu_3439_p3);

assign outpix_val_V_1_9_fu_3225_p3 = ((and_ln1630_fu_3221_p2[0:0] == 1'b1) ? outpix_val_V_2_13_fu_3179_p3 : select_ln1607_3_fu_3200_p3);

assign outpix_val_V_2_12_fu_3421_p3 = {{xor_ln1349_2_fu_3375_p2}, {tmp_7_fu_3411_p4}};

assign outpix_val_V_2_13_fu_3179_p3 = ((or_ln1607_reg_4570[0:0] == 1'b1) ? 8'd0 : tmp_1_val_V_fu_3175_p1);

assign outpix_val_V_2_15_fu_3825_p3 = ((cmp2_i209_fu_1316_p2[0:0] == 1'b1) ? tpgBarSelRgb_b_load_cast_fu_3793_p1 : tpgBarSelYuv_v_q0);

assign outpix_val_V_2_18_fu_3634_p3 = ((cmp2_i209_fu_1316_p2[0:0] == 1'b1) ? b_reg_4700_pp0_iter10_reg : b_1_fu_3626_p3);

assign outpix_val_V_2_1_fu_1374_p3 = ((cmp2_i209_fu_1316_p2[0:0] == 1'b1) ? 8'd255 : 8'd107);

assign outpix_val_V_2_2_fu_1382_p3 = ((cmp2_i209_fu_1316_p2[0:0] == 1'b1) ? 8'd0 : 8'd128);

assign outpix_val_V_2_3_fu_1390_p3 = ((cmp2_i209_fu_1316_p2[0:0] == 1'b1) ? 8'd255 : 8'd128);

assign outpix_val_V_2_fu_1330_p2 = (cmp2_i209_fu_1316_p2 ^ 1'd1);

assign p_cast_fu_1404_p4 = {{add2_i_fu_1398_p2[13:4]}};

assign patternId_read_read_fu_510_p2 = patternId;

assign r_1_fu_2447_p3 = ((tmp_16_fu_2429_p3[0:0] == 1'b1) ? 8'd255 : trunc_ln7_fu_2437_p4);

assign r_fu_2118_p3 = ((tmp_13_fu_2110_p3[0:0] == 1'b1) ? 8'd255 : xor_ln1287_fu_2104_p2);

assign rampVal_2_flag_0_load_load_fu_1750_p1 = rampVal_2_flag_0_fu_410;

assign rampVal_3_flag_0_load_load_fu_1809_p1 = rampVal_3_flag_0_fu_494;

assign redYuv_address0 = zext_ln1150_fu_3074_p1;

assign ret_4_fu_3309_p3 = {{xor_ln1349_fu_3303_p2}, {lshr_ln_fu_3293_p4}};

assign ret_5_fu_3345_p3 = {{xor_ln1349_1_fu_3339_p2}, {lshr_ln1349_1_fu_3329_p4}};

assign ret_6_fu_3381_p3 = {{xor_ln1349_2_fu_3375_p2}, {lshr_ln1349_2_fu_3365_p4}};

assign ret_fu_2280_p2 = (zext_ln1346_fu_2276_p1 + 12'd1);

assign select_ln1150_1_fu_1592_p3 = ((cmp6_i_fu_1344_p2[0:0] == 1'b1) ? 2'd1 : 2'd2);

assign select_ln1150_fu_3067_p3 = ((or_ln1150_fu_3063_p2[0:0] == 1'b1) ? select_ln1150_1_fu_1592_p3 : 2'd1);

assign select_ln1166_fu_3051_p3 = ((or_ln1166_fu_3047_p2[0:0] == 1'b1) ? select_ln1150_1_fu_1592_p3 : 2'd1);

assign select_ln1182_fu_3035_p3 = ((or_ln1182_fu_3031_p2[0:0] == 1'b1) ? select_ln1150_1_fu_1592_p3 : 2'd1);

assign select_ln1198_fu_3019_p3 = ((or_ln1198_fu_3015_p2[0:0] == 1'b1) ? select_ln1150_1_fu_1592_p3 : 2'd1);

assign select_ln1214_fu_3003_p3 = ((or_ln1214_fu_2999_p2[0:0] == 1'b1) ? select_ln1150_1_fu_1592_p3 : 2'd1);

assign select_ln1225_1_fu_2848_p3 = ((icmp_ln1225_reg_4729_pp0_iter8_reg[0:0] == 1'b1) ? 32'd0 : ap_sig_allocacmp_s_loc_0_load);

assign select_ln1225_fu_2840_p3 = ((icmp_ln1225_reg_4729_pp0_iter8_reg[0:0] == 1'b1) ? 32'd0 : grp_load_fu_1228_p1);

assign select_ln1252_fu_3801_p3 = ((and_ln1252_fu_3797_p2[0:0] == 1'b1) ? tpgBarSelYuv_v_q0 : tpgBarSelYuv_u_q0);

assign select_ln1324_fu_3649_p3 = ((outpix_val_V_0_20_reg_4603_pp0_iter10_reg[0:0] == 1'b1) ? outpix_val_V_2_18_fu_3634_p3 : g_2_reg_4779_pp0_iter10_reg);

assign select_ln1363_fu_3771_p3 = ((tmp_22_fu_3733_p3[0:0] == 1'b1) ? sub_ln1363_1_fu_3756_p2 : trunc_ln1363_3_fu_3762_p4);

assign select_ln1423_fu_3690_p3 = ((and_ln1423_fu_3686_p2[0:0] == 1'b1) ? tpgBarSelYuv_v_q0 : tpgBarSelYuv_u_q0);

assign select_ln1581_fu_3492_p3 = ((and_ln1581_fu_3488_p2[0:0] == 1'b1) ? tpgBarSelYuv_v_q0 : tpgBarSelYuv_u_q0);

assign select_ln1599_fu_3168_p3 = ((icmp_ln1599_reg_4636_pp0_iter10_reg[0:0] == 1'b1) ? 16'd0 : rampVal_2_loc_0_fu_402);

assign select_ln1607_1_fu_3186_p3 = ((icmp_ln1607_2_reg_4575[0:0] == 1'b1) ? 8'd0 : tmp_1_val_V_fu_3175_p1);

assign select_ln1607_2_fu_3193_p3 = ((icmp_ln1607_reg_4558[0:0] == 1'b1) ? tmp_1_val_V_fu_3175_p1 : select_ln1607_1_fu_3186_p3);

assign select_ln1607_3_fu_3200_p3 = ((icmp_ln1607_1_reg_4564[0:0] == 1'b1) ? 8'd0 : select_ln1607_2_fu_3193_p3);

assign select_ln1607_4_fu_3207_p3 = ((icmp_ln1607_reg_4558[0:0] == 1'b1) ? 8'd0 : select_ln1607_1_fu_3186_p3);

assign select_ln300_fu_3143_p3 = ((outpix_val_V_0_20_reg_4603_pp0_iter10_reg[0:0] == 1'b1) ? 8'd255 : 8'd0);

assign select_ln573_fu_1336_p3 = ((outpix_val_V_2_fu_1330_p2[0:0] == 1'b1) ? 8'd255 : 8'd0);

assign select_ln589_cast_cast_cast_cast_fu_1366_p3 = ((cmp2_i209_fu_1316_p2[0:0] == 1'b1) ? 8'd0 : 8'd29);

assign select_ln589_cast_fu_1358_p3 = ((cmp2_i209_fu_1316_p2[0:0] == 1'b1) ? 8'd0 : 8'd21);

assign sext_ln1303_1_fu_3592_p1 = add_ln1303_reg_4763_pp0_iter10_reg;

assign shl_i1_fu_2635_p3 = {{add_ln1398_fu_2619_p2}, {3'd0}};

assign shl_i2_fu_2607_p3 = {{ap_sig_allocacmp_vBarSel_loc_0_load}, {3'd0}};

assign shl_i3_fu_2671_p3 = {{empty_66_fu_2667_p1}, {4'd0}};

assign shl_i4_fu_2593_p3 = {{xor_ln1557_fu_2581_p2}, {4'd0}};

assign shl_i5_fu_2563_p3 = {{empty_65_fu_2559_p1}, {4'd0}};

assign shl_i_fu_2722_p3 = {{ap_phi_reg_pp0_iter8_vBarSel_loc_2_reg_992}, {3'd0}};

assign shl_ln1_fu_2409_p3 = {{b_reg_4700_pp0_iter4_reg}, {7'd0}};

assign shl_ln2_fu_2332_p3 = {{r_reg_4689_pp0_iter2_reg}, {7'd0}};

assign shl_ln_fu_1584_p3 = {{rampStart}, {8'd0}};

assign start_out = real_start;

assign sub_i_i_i_fu_1498_p2 = ($signed(barHeight_cast_cast_fu_1494_p1) + $signed(11'd2047));

assign sub_ln1363_1_fu_3756_p2 = (8'd0 - trunc_ln1363_2_fu_3746_p4);

assign sub_ln1363_fu_3740_p2 = (27'd0 - trunc_ln1363_fu_3730_p1);

assign sub_ln213_fu_2297_p2 = (add_ln213_fu_2291_p2 - barWidth_fu_1464_p4);

assign sub_ln692_1_fu_2071_p2 = (xCount_V_3 - barWidthMinSamples_fu_1414_p2);

assign sub_ln692_fu_2243_p2 = (xCount_V - barWidthMinSamples_fu_1414_p2);

assign tBarSel_fu_2784_p2 = (trunc_ln1578_fu_2780_p1 | ap_phi_reg_pp0_iter9_phi_ln1578_reg_1057);

assign tmp_11_fu_1426_p4 = {{colorFormat[7:1]}};

assign tmp_12_fu_1442_p4 = {{colorFormat[7:1]}};

assign tmp_13_fu_2110_p3 = add_ln1287_fu_2098_p2[32'd8];

assign tmp_14_fu_2142_p3 = add_ln1288_1_fu_2130_p2[32'd8];

assign tmp_15_fu_2174_p3 = add_ln1289_1_fu_2162_p2[32'd8];

assign tmp_16_fu_2429_p3 = add_ln1301_2_fu_2398_p2[32'd16];

assign tmp_17_fu_2455_p3 = add_ln1302_2_fu_2423_p2[32'd16];

assign tmp_18_fu_3608_p3 = add_ln1303_2_fu_3602_p2[32'd16];

assign tmp_19_fu_3285_p3 = rSerie_V[32'd3];

assign tmp_1_val_V_fu_3175_p1 = select_ln1599_fu_3168_p3[7:0];

assign tmp_20_fu_3321_p3 = gSerie_V[32'd3];

assign tmp_21_fu_3357_p3 = bSerie_V[32'd3];

assign tmp_22_fu_3733_p3 = grp_fu_4080_p2[32'd27];

assign tmp_23_fu_2885_p4 = {{select_ln1225_1_fu_2848_p3[31:3]}};

assign tmp_3_fu_2808_p4 = {{ap_phi_reg_pp0_iter9_shl_i321453_reg_1071[10:8]}};

assign tmp_4_fu_2818_p3 = {{tmp_3_fu_2808_p4}, {or_ln1420_fu_2802_p2}};

assign tmp_5_fu_1484_p4 = {{add5_i_fu_1420_p2[13:4]}};

assign tmp_6_fu_3389_p4 = {{rSerie_V[27:21]}};

assign tmp_7_fu_3411_p4 = {{bSerie_V[27:21]}};

assign tmp_9_fu_3429_p4 = {{gSerie_V[27:21]}};

assign tmp_s_fu_3439_p3 = {{xor_ln1349_1_fu_3339_p2}, {tmp_9_fu_3429_p4}};

assign tpgBarSelRgb_b_load_1_cast_fu_3711_p1 = $signed(tpgBarSelRgb_b_q0);

assign tpgBarSelRgb_b_load_2_cast_fu_3513_p1 = $signed(tpgBarSelRgb_b_q0);

assign tpgBarSelRgb_b_load_cast_fu_3793_p1 = $signed(tpgBarSelRgb_b_q0);

assign tpgBarSelRgb_r_load_1_cast_fu_3703_p1 = $signed(tpgBarSelRgb_r_q0);

assign tpgBarSelRgb_r_load_2_cast_fu_3505_p1 = $signed(tpgBarSelRgb_r_q0);

assign tpgBarSelRgb_r_load_cast_fu_3785_p1 = $signed(tpgBarSelRgb_r_q0);

assign tpgCheckerBoardArray_address0 = idxprom47_i_fu_2790_p1;

assign tpgSinTableArray_9bit_address0 = zext_ln1289_fu_1910_p1;

assign tpgSinTableArray_9bit_address1 = zext_ln1288_fu_1899_p1;

assign tpgSinTableArray_9bit_address2 = zext_ln1287_fu_1888_p1;

assign tpgSinTableArray_address0 = zext_ln1363_fu_2662_p1;

assign tpgTartanBarArray_address0 = idxprom51_i_fu_2826_p1;

assign trunc_ln1229_fu_2860_p1 = select_ln1225_1_fu_2848_p3[7:0];

assign trunc_ln1232_fu_2963_p1 = ap_phi_reg_pp0_iter10_hBarSel_4_loc_2_reg_1105[2:0];

assign trunc_ln1287_fu_2094_p1 = tpgSinTableArray_9bit_q2[7:0];

assign trunc_ln1288_fu_2126_p1 = tpgSinTableArray_9bit_q1[7:0];

assign trunc_ln1289_fu_2158_p1 = tpgSinTableArray_9bit_q0[7:0];

assign trunc_ln1350_1_fu_3317_p1 = gSerie_V[0:0];

assign trunc_ln1350_2_fu_3353_p1 = bSerie_V[0:0];

assign trunc_ln1350_fu_3281_p1 = rSerie_V[0:0];

assign trunc_ln1363_2_fu_3746_p4 = {{sub_ln1363_fu_3740_p2[26:19]}};

assign trunc_ln1363_3_fu_3762_p4 = {{grp_fu_4080_p2[26:19]}};

assign trunc_ln1363_fu_3730_p1 = grp_fu_4080_p2[26:0];

assign trunc_ln1420_fu_2798_p1 = ap_phi_reg_pp0_iter9_shl_i321453_reg_1071[7:0];

assign trunc_ln1578_fu_2780_p1 = hBarSel_3_loc_0_fu_414[4:0];

assign trunc_ln525_fu_1696_p1 = y_reg_892[7:0];

assign trunc_ln527_1_fu_1839_p1 = ap_phi_mux_x_phi_fu_908_p4[7:0];

assign trunc_ln527_2_fu_1843_p1 = ap_phi_mux_x_phi_fu_908_p4[10:0];

assign trunc_ln527_3_fu_3912_p1 = rampVal_3_loc_0_fu_486[7:0];

assign trunc_ln527_4_fu_3535_p1 = hdata_loc_0_fu_422[7:0];

assign trunc_ln527_5_fu_2615_p1 = ap_sig_allocacmp_vBarSel_loc_0_load[2:0];

assign trunc_ln527_6_fu_2577_p1 = ap_sig_allocacmp_vBarSel_2_loc_0_load[0:0];

assign trunc_ln527_7_fu_2735_p1 = hBarSel_loc_0_fu_434[2:0];

assign trunc_ln527_8_fu_2684_p1 = hBarSel_3_loc_0_fu_414[2:0];

assign trunc_ln527_fu_3082_p1 = rampVal_loc_0_fu_482[7:0];

assign trunc_ln7_fu_2437_p4 = {{add_ln1301_3_fu_2404_p2[15:8]}};

assign trunc_ln8_fu_2463_p4 = {{add_ln1302_2_fu_2423_p2[15:8]}};

assign trunc_ln9_fu_3616_p4 = {{add_ln1303_3_fu_3598_p2[15:8]}};

assign trunc_ln_fu_2343_p4 = {{grp_fu_4013_p2[31:1]}};

assign val_assign_19_cast_fu_3789_p1 = $signed(tpgBarSelRgb_g_q0);

assign val_assign_22_cast_fu_3707_p1 = $signed(tpgBarSelRgb_g_q0);

assign val_assign_25_cast_fu_3509_p1 = $signed(tpgBarSelRgb_g_q0);

assign whiYuv_address0 = zext_ln1214_fu_3010_p1;

assign x_2_fu_1821_p2 = (ap_phi_mux_x_phi_fu_908_p4 + 16'd1);

assign xor_ln1287_fu_2104_p2 = (trunc_ln1287_fu_2094_p1 ^ 8'd128);

assign xor_ln1288_fu_2136_p2 = (trunc_ln1288_fu_2126_p1 ^ 8'd128);

assign xor_ln1289_fu_2168_p2 = (trunc_ln1289_fu_2158_p1 ^ 8'd128);

assign xor_ln1349_1_fu_3339_p2 = (trunc_ln1350_1_fu_3317_p1 ^ tmp_20_fu_3321_p3);

assign xor_ln1349_2_fu_3375_p2 = (trunc_ln1350_2_fu_3353_p1 ^ tmp_21_fu_3357_p3);

assign xor_ln1349_fu_3303_p2 = (trunc_ln1350_fu_3281_p1 ^ tmp_19_fu_3285_p3);

assign xor_ln1557_fu_2581_p2 = (trunc_ln527_6_fu_2577_p1 ^ 1'd1);

assign y_2_fu_1690_p2 = (y_reg_892 + 16'd1);

assign zext_ln1098_fu_1508_p1 = rampStart;

assign zext_ln1116_fu_3092_p1 = add_ln1116_fu_3086_p2;

assign zext_ln1150_fu_3074_p1 = select_ln1150_fu_3067_p3;

assign zext_ln1166_fu_3058_p1 = select_ln1166_fu_3051_p3;

assign zext_ln1182_fu_3042_p1 = select_ln1182_fu_3035_p3;

assign zext_ln1198_fu_3026_p1 = select_ln1198_fu_3019_p3;

assign zext_ln1214_fu_3010_p1 = select_ln1214_fu_3003_p3;

assign zext_ln1287_fu_1888_p1 = trunc_ln527_2_fu_1843_p1;

assign zext_ln1288_fu_1899_p1 = add_ln1288_fu_1893_p2;

assign zext_ln1289_fu_1910_p1 = add_ln1289_fu_1904_p2;

assign zext_ln1301_1_fu_2194_p1 = g_fu_2150_p3;

assign zext_ln1301_4_fu_2387_p1 = mul_ln1301_2_fu_2381_p2;

assign zext_ln1301_6_fu_2391_p1 = grp_fu_4045_p3;

assign zext_ln1301_7_fu_2394_p1 = mul_ln1301_2_fu_2381_p2;

assign zext_ln1301_fu_2190_p1 = r_fu_2118_p3;

assign zext_ln1302_1_fu_2420_p1 = $unsigned(grp_fu_4054_p3);

assign zext_ln1302_fu_2416_p1 = shl_ln1_fu_2409_p3;

assign zext_ln1303_1_fu_3595_p1 = $unsigned(grp_fu_4070_p3);

assign zext_ln1346_fu_2276_p1 = xBar_V;

assign zext_ln1363_fu_2662_p1 = lshr_ln1_fu_2653_p4;

assign zext_ln1398_fu_2625_p1 = add_ln1398_fu_2619_p2;

assign zext_ln1405_fu_2643_p1 = shl_i1_fu_2635_p3;

assign zext_ln1417_1_fu_2745_p1 = add_ln1417_fu_2739_p2;

assign zext_ln1417_fu_1544_p1 = vBarSel;

assign zext_ln1526_fu_1552_p1 = hBarSel;

assign zext_ln1575_fu_2694_p1 = add_ln1575_fu_2688_p2;

assign zext_ln1632_fu_1568_p1 = hBarSel_3;

assign zext_ln525_fu_1520_p1 = rampVal;

assign zext_ln527_1_fu_1835_p1 = ap_phi_mux_x_phi_fu_908_p4;

assign zext_ln549_fu_3935_p1 = add_ln1098_fu_3929_p2;

assign zext_ln653_fu_3558_p1 = add_ln1526_fu_3552_p2;

assign zext_ln878_1_fu_2030_p1 = yCount_V_3;

assign zext_ln878_fu_2202_p1 = yCount_V;

always @ (posedge ap_clk) begin
    rampVal_1[15:8] <= 8'b00000000;
    hdata[15:8] <= 8'b00000000;
    zext_ln1098_reg_4513[15:8] <= 8'b00000000;
    shl_ln_reg_4524[7:0] <= 8'b00000000;
    zext_ln1301_reg_4708[14:8] <= 7'b0000000;
    zext_ln1301_1_reg_4714[15:8] <= 8'b00000000;
    hBarSel_3_loc_0_fu_414[7:3] <= 5'b00000;
    hdata_loc_0_fu_422[15:8] <= 8'b00000000;
    hdata_new_0_fu_426[15:8] <= 8'b00000000;
    hBarSel_loc_0_fu_434[7:3] <= 5'b00000;
    rampVal_loc_0_fu_482[15:8] <= 8'b00000000;
    rampVal_3_loc_0_fu_486[15:8] <= 8'b00000000;
    rampVal_3_new_0_fu_490[15:8] <= 8'b00000000;
end

endmodule //zynq_base_v_tpg_0_0_tpgBackground
