/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  reg [2:0] _04_;
  wire [21:0] _05_;
  wire [2:0] _06_;
  wire [10:0] _07_;
  wire [3:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [12:0] celloutsig_0_11z;
  wire [6:0] celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire [12:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [5:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_22z;
  wire [10:0] celloutsig_0_23z;
  wire [4:0] celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [17:0] celloutsig_0_2z;
  wire [5:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [10:0] celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire [6:0] celloutsig_0_3z;
  wire [7:0] celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire [16:0] celloutsig_0_42z;
  wire [19:0] celloutsig_0_43z;
  wire celloutsig_0_45z;
  wire [3:0] celloutsig_0_46z;
  wire celloutsig_0_4z;
  wire celloutsig_0_54z;
  wire celloutsig_0_5z;
  wire [10:0] celloutsig_0_61z;
  wire celloutsig_0_62z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [18:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [9:0] celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [16:0] celloutsig_1_6z;
  wire [16:0] celloutsig_1_7z;
  wire [3:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = ~(in_data[43] & celloutsig_0_3z[1]);
  assign celloutsig_1_13z = ~(celloutsig_1_12z & celloutsig_1_10z);
  assign celloutsig_1_17z = ~(celloutsig_1_13z & celloutsig_1_0z[0]);
  assign celloutsig_0_16z = ~(celloutsig_0_14z & celloutsig_0_2z[16]);
  assign celloutsig_0_28z = ~(celloutsig_0_6z & celloutsig_0_15z[6]);
  assign celloutsig_0_14z = ~celloutsig_0_8z[8];
  assign celloutsig_0_22z = ~_00_;
  assign celloutsig_0_32z = ~((celloutsig_0_18z | celloutsig_0_22z) & celloutsig_0_4z);
  assign celloutsig_1_3z = ~((celloutsig_1_1z | in_data[133]) & celloutsig_1_2z);
  assign celloutsig_1_10z = ~((celloutsig_1_5z | celloutsig_1_7z[14]) & celloutsig_1_1z);
  assign celloutsig_0_18z = ~((celloutsig_0_15z[2] | celloutsig_0_15z[8]) & celloutsig_0_11z[1]);
  assign celloutsig_0_34z = ~((celloutsig_0_14z | celloutsig_0_31z) & (celloutsig_0_19z | celloutsig_0_32z));
  assign celloutsig_0_37z = ~((celloutsig_0_16z | celloutsig_0_36z) & (_01_ | _02_));
  assign celloutsig_0_62z = ~((celloutsig_0_46z[2] | celloutsig_0_27z) & (celloutsig_0_14z | celloutsig_0_33z));
  assign celloutsig_1_5z = ~((celloutsig_1_4z | celloutsig_1_2z) & (celloutsig_1_0z[1] | celloutsig_1_2z));
  assign celloutsig_0_10z = ~((celloutsig_0_7z | celloutsig_0_0z[2]) & (celloutsig_0_5z | celloutsig_0_7z));
  assign celloutsig_0_45z = ~(celloutsig_0_23z[8] ^ _03_);
  assign celloutsig_1_12z = ~(celloutsig_1_9z[0] ^ celloutsig_1_6z[4]);
  assign celloutsig_1_18z = ~(celloutsig_1_2z ^ celloutsig_1_9z[0]);
  assign celloutsig_0_17z = celloutsig_0_11z[9:4] + celloutsig_0_8z[5:0];
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[0])
    if (!clkin_data[0]) _04_ <= 3'h0;
    else _04_ <= { celloutsig_0_12z[6], celloutsig_0_45z, celloutsig_0_37z };
  reg [21:0] _29_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[0])
    if (clkin_data[0]) _29_ <= 22'h000000;
    else _29_ <= { celloutsig_0_2z[3:1], celloutsig_0_8z };
  assign { _05_[21:16], _02_, _05_[14:0] } = _29_;
  reg [2:0] _30_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[0])
    if (clkin_data[0]) _30_ <= 3'h0;
    else _30_ <= { celloutsig_0_8z[16:15], celloutsig_0_1z };
  assign { _06_[2], _00_, _03_ } = _30_;
  reg [10:0] _31_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[0])
    if (!clkin_data[0]) _31_ <= 11'h000;
    else _31_ <= { celloutsig_0_23z[4:2], celloutsig_0_12z, celloutsig_0_5z };
  assign { _07_[10:6], _01_, _07_[4:0] } = _31_;
  assign celloutsig_0_31z = { celloutsig_0_22z, celloutsig_0_4z, celloutsig_0_29z, celloutsig_0_22z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_9z } == celloutsig_0_23z[10:4];
  assign celloutsig_0_7z = { celloutsig_0_2z[8], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_4z } === { in_data[88:77], celloutsig_0_6z, celloutsig_0_0z };
  assign celloutsig_1_19z = { celloutsig_1_7z[13:10], celloutsig_1_18z } > { celloutsig_1_15z[5:3], celloutsig_1_17z, celloutsig_1_17z };
  assign celloutsig_0_33z = celloutsig_0_8z[11:1] <= celloutsig_0_15z[11:1];
  assign celloutsig_0_27z = { celloutsig_0_0z[3:2], celloutsig_0_10z, celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_14z, celloutsig_0_4z, celloutsig_0_16z, celloutsig_0_5z } <= { _07_[10:6], _01_, _07_[4:3], celloutsig_0_19z, celloutsig_0_19z, celloutsig_0_25z };
  assign celloutsig_0_19z = ! celloutsig_0_8z[6:1];
  assign celloutsig_0_25z = in_data[14:10] % { 1'h1, celloutsig_0_8z[6:3] };
  assign celloutsig_0_42z = { celloutsig_0_15z[12:4], celloutsig_0_12z, celloutsig_0_27z } * { celloutsig_0_2z[13:11], celloutsig_0_14z, celloutsig_0_37z, celloutsig_0_6z, celloutsig_0_35z };
  assign celloutsig_1_0z = in_data[164:162] * in_data[106:104];
  assign celloutsig_1_9z = - celloutsig_1_6z[15:12];
  assign celloutsig_1_4z = | in_data[162:156];
  assign celloutsig_0_54z = celloutsig_0_40z[7] & _04_[2];
  assign celloutsig_1_2z = celloutsig_1_1z & celloutsig_1_0z[2];
  assign celloutsig_0_29z = | { celloutsig_0_25z[2:0], celloutsig_0_7z };
  assign celloutsig_0_36z = ^ { celloutsig_0_15z[3:1], celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_27z };
  assign celloutsig_0_6z = ^ celloutsig_0_3z[3:1];
  assign celloutsig_0_9z = ^ celloutsig_0_2z[14:11];
  assign celloutsig_0_43z = { celloutsig_0_37z, celloutsig_0_41z, celloutsig_0_2z } >> { celloutsig_0_8z[18:3], celloutsig_0_0z };
  assign celloutsig_0_3z = celloutsig_0_2z[16:10] << in_data[36:30];
  assign celloutsig_0_35z = { in_data[39:37], celloutsig_0_5z, celloutsig_0_33z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_0z } << celloutsig_0_11z[11:1];
  assign celloutsig_0_12z = { celloutsig_0_3z[5:0], celloutsig_0_6z } << celloutsig_0_11z[10:4];
  assign celloutsig_0_30z = celloutsig_0_2z[5:0] << { _07_[4:0], celloutsig_0_19z };
  assign celloutsig_0_61z = { celloutsig_0_43z[10:6], celloutsig_0_30z } >> { celloutsig_0_28z, celloutsig_0_17z, celloutsig_0_54z, celloutsig_0_22z, celloutsig_0_9z, celloutsig_0_36z };
  assign celloutsig_1_15z = { in_data[120:114], celloutsig_1_1z, celloutsig_1_10z, celloutsig_1_4z } >> { celloutsig_1_6z[13:7], celloutsig_1_10z, celloutsig_1_13z, celloutsig_1_3z };
  assign celloutsig_0_8z = { celloutsig_0_2z[5:0], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_6z } >> { celloutsig_0_2z[10:0], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_5z };
  assign celloutsig_0_15z = { _05_[16], _02_, _05_[14:4] } >> celloutsig_0_11z;
  assign celloutsig_0_0z = in_data[32:29] <<< in_data[43:40];
  assign celloutsig_0_46z = celloutsig_0_23z[9:6] - celloutsig_0_42z[14:11];
  assign celloutsig_0_2z = { in_data[67:63], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } - in_data[50:33];
  assign celloutsig_0_40z = { celloutsig_0_23z[6], celloutsig_0_30z, celloutsig_0_34z } ^ { celloutsig_0_8z[4:1], _06_[2], _00_, _03_, celloutsig_0_6z };
  assign celloutsig_1_6z = in_data[182:166] ^ { in_data[156:142], celloutsig_1_1z, celloutsig_1_4z };
  assign celloutsig_1_7z = { celloutsig_1_6z[8:1], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_3z } ^ { in_data[173:158], celloutsig_1_5z };
  assign celloutsig_0_11z = { celloutsig_0_8z[15:5], celloutsig_0_10z, celloutsig_0_9z } ^ { celloutsig_0_2z[17:14], celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_0_23z = in_data[83:73] ^ in_data[36:26];
  assign celloutsig_1_1z = ~((celloutsig_1_0z[2] & in_data[137]) | in_data[149]);
  assign celloutsig_0_1z = ~((celloutsig_0_0z[3] & celloutsig_0_0z[2]) | celloutsig_0_0z[0]);
  assign celloutsig_0_41z = ~((celloutsig_0_36z & celloutsig_0_36z) | (celloutsig_0_36z & celloutsig_0_32z));
  assign celloutsig_0_5z = ~((celloutsig_0_1z & celloutsig_0_3z[2]) | (in_data[95] & celloutsig_0_1z));
  assign _05_[15] = _02_;
  assign _06_[1:0] = { _00_, _03_ };
  assign _07_[5] = _01_;
  assign { out_data[128], out_data[96], out_data[42:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_61z, celloutsig_0_62z };
endmodule
