

================================================================
== Vivado HLS Report for 'keccak_absorb'
================================================================
* Date:           Sun Apr 18 23:59:04 2021

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        SHA
* Solution:       NDT_a
* Product family: artix7l
* Target device:  xc7a75tlftg256-2l


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.440|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+-----+-----+-----+-----+---------+
        |                                 |                      |  Latency  |  Interval | Pipeline|
        |             Instance            |        Module        | min | max | min | max |   Type  |
        +---------------------------------+----------------------+-----+-----+-----+-----+---------+
        |grp_KeccakF1600_StatePer_fu_404  |KeccakF1600_StatePer  |   62|   62|   62|   62|   none  |
        +---------------------------------+----------------------+-----+-----+-----+-----+---------+

        * Loop: 
        +-------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                         |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- memset_t               |  199|  199|         1|          -|          -|   200|    no    |
        |- keccak_absorb_label6   |   25|   25|         1|          -|          -|    25|    no    |
        |- keccak_absorb_label7   |    ?|    ?|       150|          -|          -|     ?|    no    |
        | + keccak_absorb_label0  |   85|   85|         5|          -|          -|    17|    no    |
        |- keccak_absorb_label4   |    ?|    ?|         2|          -|          -|     ?|    no    |
        |- keccak_absorb_label5   |   85|   85|         5|          -|          -|    17|    no    |
        +-------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      0|    768|
|FIFO             |        -|      -|      -|      -|
|Instance         |        2|      -|   3495|  18673|
|Memory           |        1|      -|      0|      0|
|Multiplexer      |        -|      -|      -|    432|
|Register         |        -|      -|    488|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        3|      0|   3983|  19873|
+-----------------+---------+-------+-------+-------+
|Available        |      210|    180|  94400|  47200|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        1|      0|      4|     42|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +---------------------------------+----------------------+---------+-------+------+-------+
    |             Instance            |        Module        | BRAM_18K| DSP48E|  FF  |  LUT  |
    +---------------------------------+----------------------+---------+-------+------+-------+
    |grp_KeccakF1600_StatePer_fu_404  |KeccakF1600_StatePer  |        2|      0|  3495|  18673|
    +---------------------------------+----------------------+---------+-------+------+-------+
    |Total                            |                      |        2|      0|  3495|  18673|
    +---------------------------------+----------------------+---------+-------+------+-------+

    * DSP48: 
    N/A

    * Memory: 
    +-------+-----------------+---------+---+----+------+-----+------+-------------+
    | Memory|      Module     | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------+-----------------+---------+---+----+------+-----+------+-------------+
    |t_U    |keccak_absorb_t  |        1|  0|   0|   200|    8|     1|         1600|
    +-------+-----------------+---------+---+----+------+-----+------+-------------+
    |Total  |                 |        1|  0|   0|   200|    8|     1|         1600|
    +-------+-----------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |ff_1_fu_521_p2         |     +    |      0|  0|  15|           8|           7|
    |i_4_fu_440_p2          |     +    |      0|  0|  15|           5|           1|
    |i_6_fu_470_p2          |     +    |      0|  0|  15|           5|           1|
    |i_7_fu_656_p2          |     +    |      0|  0|  15|           5|           1|
    |indvarinc_fu_412_p2    |     +    |      0|  0|  15|           8|           1|
    |mlen_assign_fu_509_p2  |     +    |      0|  0|  71|          64|           9|
    |p_rec_fu_515_p2        |     +    |      0|  0|  71|          64|           8|
    |sum7_fu_488_p2         |     +    |      0|  0|  21|          14|          14|
    |sum9_fu_628_p2         |     +    |      0|  0|  21|          14|          14|
    |tmp_3_fu_622_p2        |     +    |      0|  0|  15|           8|           1|
    |exitcond_fu_616_p2     |   icmp   |      0|  0|  29|          64|          64|
    |tmp_4_fu_650_p2        |   icmp   |      0|  0|  11|           5|           5|
    |tmp_6_fu_434_p2        |   icmp   |      0|  0|  11|           5|           4|
    |tmp_7_fu_453_p2        |   icmp   |      0|  0|  11|           8|           8|
    |tmp_8_fu_464_p2        |   icmp   |      0|  0|  11|           5|           5|
    |tmp_s_fu_423_p2        |   icmp   |      0|  0|  11|           8|           7|
    |sum_1_i1_fu_675_p2     |    or    |      0|  0|  15|           8|           1|
    |sum_1_i_fu_498_p2      |    or    |      0|  0|  21|          14|           1|
    |sum_2_i1_fu_686_p2     |    or    |      0|  0|  15|           8|           2|
    |sum_2_i_fu_527_p2      |    or    |      0|  0|  21|          14|           2|
    |sum_3_i1_fu_696_p2     |    or    |      0|  0|  15|           8|           2|
    |sum_3_i_fu_537_p2      |    or    |      0|  0|  21|          14|           2|
    |sum_4_i1_fu_706_p2     |    or    |      0|  0|  15|           8|           3|
    |sum_4_i_fu_547_p2      |    or    |      0|  0|  21|          14|           3|
    |sum_5_i1_fu_716_p2     |    or    |      0|  0|  15|           8|           3|
    |sum_5_i_fu_557_p2      |    or    |      0|  0|  21|          14|           3|
    |sum_6_i1_fu_726_p2     |    or    |      0|  0|  15|           8|           3|
    |sum_6_i_fu_567_p2      |    or    |      0|  0|  21|          14|           3|
    |sum_7_i1_fu_736_p2     |    or    |      0|  0|  15|           8|           3|
    |sum_7_i_fu_577_p2      |    or    |      0|  0|  21|          14|           3|
    |tmp_2_fu_638_p2        |    or    |      0|  0|  16|           8|           9|
    |tmp_11_fu_760_p2       |    xor   |      0|  0|  71|          64|          64|
    |tmp_5_fu_601_p2        |    xor   |      0|  0|  71|          64|          64|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 768|         580|         321|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |ap_NS_fsm        |  97|         20|    1|         20|
    |ff1_reg_361      |   9|          2|    8|         16|
    |i_1_reg_371      |   9|          2|    5|         10|
    |i_2_reg_382      |   9|          2|    8|         16|
    |i_3_reg_393      |   9|          2|    5|         10|
    |i_5_reg_338      |   9|          2|   64|        128|
    |i_reg_327        |   9|          2|    5|         10|
    |invdar_reg_316   |   9|          2|    8|         16|
    |m_address0       |  33|          6|   12|         72|
    |m_address1       |  27|          5|   12|         60|
    |p_0_rec_reg_349  |   9|          2|   64|        128|
    |s_address0       |  27|          5|    5|         25|
    |s_ce0            |  15|          3|    1|          3|
    |s_ce1            |   9|          2|    1|          2|
    |s_d0             |  27|          5|   64|        320|
    |s_we0            |  15|          3|    1|          3|
    |s_we1            |   9|          2|    1|          2|
    |t_address0       |  47|         10|    8|         80|
    |t_address1       |  27|          5|    8|         40|
    |t_d0             |  27|          5|    8|         40|
    +-----------------+----+-----------+-----+-----------+
    |Total            | 432|         87|  289|       1001|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+----+----+-----+-----------+
    |                     Name                     | FF | LUT| Bits| Const Bits|
    +----------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                     |  19|   0|   19|          0|
    |ff1_reg_361                                   |   8|   0|    8|          0|
    |ff_1_reg_846                                  |   8|   0|    8|          0|
    |grp_KeccakF1600_StatePer_fu_404_ap_start_reg  |   1|   0|    1|          0|
    |i_1_reg_371                                   |   5|   0|    5|          0|
    |i_2_cast_reg_911                              |   8|   0|   64|         56|
    |i_2_reg_382                                   |   8|   0|    8|          0|
    |i_3_reg_393                                   |   5|   0|    5|          0|
    |i_5_reg_338                                   |  64|   0|   64|          0|
    |i_6_reg_806                                   |   5|   0|    5|          0|
    |i_7_reg_937                                   |   5|   0|    5|          0|
    |i_reg_327                                     |   5|   0|    5|          0|
    |invdar_reg_316                                |   8|   0|    8|          0|
    |m_load_1_reg_851                              |   8|   0|    8|          0|
    |m_load_2_reg_856                              |   8|   0|    8|          0|
    |m_load_3_reg_871                              |   8|   0|    8|          0|
    |m_load_4_reg_876                              |   8|   0|    8|          0|
    |m_load_5_reg_891                              |   8|   0|    8|          0|
    |m_load_6_reg_896                              |   8|   0|    8|          0|
    |mlen_assign_reg_836                           |  64|   0|   64|          0|
    |p_0_rec_reg_349                               |  64|   0|   64|          0|
    |p_rec_reg_841                                 |  64|   0|   64|          0|
    |s_addr_1_reg_831                              |   5|   0|    5|          0|
    |s_addr_2_reg_962                              |   5|   0|    5|          0|
    |sum7_reg_811                                  |  14|   0|   14|          0|
    |t_load_1_reg_967                              |   8|   0|    8|          0|
    |t_load_2_reg_972                              |   8|   0|    8|          0|
    |t_load_3_reg_987                              |   8|   0|    8|          0|
    |t_load_4_reg_992                              |   8|   0|    8|          0|
    |t_load_5_reg_1007                             |   8|   0|    8|          0|
    |t_load_6_reg_1012                             |   8|   0|    8|          0|
    |tmp_10_reg_942                                |   5|   0|    8|          3|
    |tmp_13_reg_794                                |  14|   0|   14|          0|
    |tmp_3_reg_919                                 |   8|   0|    8|          0|
    +----------------------------------------------+----+----+-----+-----------+
    |Total                                         | 488|   0|  547|         59|
    +----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+---------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------+-----+-----+------------+---------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs | keccak_absorb | return value |
|ap_rst      |  in |    1| ap_ctrl_hs | keccak_absorb | return value |
|ap_start    |  in |    1| ap_ctrl_hs | keccak_absorb | return value |
|ap_done     | out |    1| ap_ctrl_hs | keccak_absorb | return value |
|ap_idle     | out |    1| ap_ctrl_hs | keccak_absorb | return value |
|ap_ready    | out |    1| ap_ctrl_hs | keccak_absorb | return value |
|s_address0  | out |    5|  ap_memory |       s       |     array    |
|s_ce0       | out |    1|  ap_memory |       s       |     array    |
|s_we0       | out |    1|  ap_memory |       s       |     array    |
|s_d0        | out |   64|  ap_memory |       s       |     array    |
|s_q0        |  in |   64|  ap_memory |       s       |     array    |
|s_address1  | out |    5|  ap_memory |       s       |     array    |
|s_ce1       | out |    1|  ap_memory |       s       |     array    |
|s_we1       | out |    1|  ap_memory |       s       |     array    |
|s_d1        | out |   64|  ap_memory |       s       |     array    |
|s_q1        |  in |   64|  ap_memory |       s       |     array    |
|m_address0  | out |   12|  ap_memory |       m       |     array    |
|m_ce0       | out |    1|  ap_memory |       m       |     array    |
|m_q0        |  in |    8|  ap_memory |       m       |     array    |
|m_address1  | out |   12|  ap_memory |       m       |     array    |
|m_ce1       | out |    1|  ap_memory |       m       |     array    |
|m_q1        |  in |    8|  ap_memory |       m       |     array    |
|mlen        |  in |   64|   ap_none  |      mlen     |    scalar    |
+------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (!tmp_s)
	3  / (tmp_s)
3 --> 
	3  / (!tmp_6)
	4  / (tmp_6)
4 --> 
	5  / (tmp_7)
	11  / (!tmp_7)
5 --> 
	6  / (!tmp_8)
	10  / (tmp_8)
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	5  / true
10 --> 
	4  / true
11 --> 
	12  / (!exitcond)
	13  / (exitcond)
12 --> 
	11  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / (!tmp_4)
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	15  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.77>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%mlen_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %mlen)"   --->   Operation 20 'read' 'mlen_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (2.77ns)   --->   "%t = alloca [200 x i8], align 16" [fips202.c:370]   --->   Operation 21 'alloca' 't' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_1 : Operation 22 [1/1] (1.35ns)   --->   "br label %meminst"   --->   Operation 22 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 2.77>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%invdar = phi i8 [ 0, %0 ], [ %indvarinc, %meminst ]" [fips202.c:370]   --->   Operation 23 'phi' 'invdar' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.71ns)   --->   "%indvarinc = add i8 %invdar, 1" [fips202.c:370]   --->   Operation 24 'add' 'indvarinc' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp = zext i8 %invdar to i64" [fips202.c:370]   --->   Operation 25 'zext' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%t_addr = getelementptr [200 x i8]* %t, i64 0, i64 %tmp" [fips202.c:370]   --->   Operation 26 'getelementptr' 't_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (2.77ns)   --->   "store i8 0, i8* %t_addr, align 1" [fips202.c:370]   --->   Operation 27 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_2 : Operation 28 [1/1] (1.24ns)   --->   "%tmp_s = icmp eq i8 %invdar, -57" [fips202.c:370]   --->   Operation 28 'icmp' 'tmp_s' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @memset_t_str)"   --->   Operation 29 'specloopname' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 200, i64 200, i64 200)"   --->   Operation 30 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %.preheader9.preheader, label %meminst" [fips202.c:370]   --->   Operation 31 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.35ns)   --->   "br label %.preheader9" [fips202.c:373]   --->   Operation 32 'br' <Predicate = (tmp_s)> <Delay = 1.35>

State 3 <SV = 2> <Delay = 2.77>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%i = phi i5 [ %i_4, %1 ], [ 0, %.preheader9.preheader ]"   --->   Operation 33 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%i_cast6 = zext i5 %i to i64" [fips202.c:373]   --->   Operation 34 'zext' 'i_cast6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.21ns)   --->   "%tmp_6 = icmp eq i5 %i, -7" [fips202.c:373]   --->   Operation 35 'icmp' 'tmp_6' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 25, i64 25, i64 25)"   --->   Operation 36 'speclooptripcount' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (1.54ns)   --->   "%i_4 = add i5 %i, 1" [fips202.c:373]   --->   Operation 37 'add' 'i_4' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "br i1 %tmp_6, label %2, label %1" [fips202.c:373]   --->   Operation 38 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str4) nounwind" [fips202.c:374]   --->   Operation 39 'specloopname' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%s_addr = getelementptr [25 x i64]* %s, i64 0, i64 %i_cast6" [fips202.c:374]   --->   Operation 40 'getelementptr' 's_addr' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (2.77ns)   --->   "store i64 0, i64* %s_addr, align 8" [fips202.c:374]   --->   Operation 41 'store' <Predicate = (!tmp_6)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "br label %.preheader9" [fips202.c:373]   --->   Operation 42 'br' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%ff = trunc i64 %mlen_read to i8" [fips202.c:377]   --->   Operation 43 'trunc' 'ff' <Predicate = (tmp_6)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (1.35ns)   --->   "br label %3" [fips202.c:377]   --->   Operation 44 'br' <Predicate = (tmp_6)> <Delay = 1.35>

State 4 <SV = 3> <Delay = 1.35>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%i_5 = phi i64 [ %mlen_assign, %7 ], [ %mlen_read, %2 ]" [fips202.c:387]   --->   Operation 45 'phi' 'i_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%p_0_rec = phi i64 [ %p_rec, %7 ], [ 0, %2 ]" [fips202.c:384]   --->   Operation 46 'phi' 'p_0_rec' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%ff1 = phi i8 [ %ff_1, %7 ], [ %ff, %2 ]"   --->   Operation 47 'phi' 'ff1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_13 = trunc i64 %p_0_rec to i14" [fips202.c:387]   --->   Operation 48 'trunc' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (1.24ns)   --->   "%tmp_7 = icmp ugt i8 %ff1, -121" [fips202.c:377]   --->   Operation 49 'icmp' 'tmp_7' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "br i1 %tmp_7, label %4, label %.preheader.preheader" [fips202.c:377]   --->   Operation 50 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str5) nounwind" [fips202.c:378]   --->   Operation 51 'specloopname' <Predicate = (tmp_7)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([21 x i8]* @p_str5)" [fips202.c:378]   --->   Operation 52 'specregionbegin' 'tmp_1' <Predicate = (tmp_7)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (1.35ns)   --->   "br label %5" [fips202.c:379]   --->   Operation 53 'br' <Predicate = (tmp_7)> <Delay = 1.35>
ST_4 : Operation 54 [1/1] (1.35ns)   --->   "br label %.preheader" [fips202.c:387]   --->   Operation 54 'br' <Predicate = (!tmp_7)> <Delay = 1.35>

State 5 <SV = 4> <Delay = 4.58>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%i_1 = phi i5 [ 0, %4 ], [ %i_6, %6 ]"   --->   Operation 55 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%i_1_cast5 = zext i5 %i_1 to i64" [fips202.c:379]   --->   Operation 56 'zext' 'i_1_cast5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (1.21ns)   --->   "%tmp_8 = icmp eq i5 %i_1, -15" [fips202.c:379]   --->   Operation 57 'icmp' 'tmp_8' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 17, i64 17, i64 17)"   --->   Operation 58 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (1.54ns)   --->   "%i_6 = add i5 %i_1, 1" [fips202.c:379]   --->   Operation 59 'add' 'i_6' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "br i1 %tmp_8, label %7, label %6" [fips202.c:379]   --->   Operation 60 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_9 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %i_1, i3 0)" [fips202.c:380]   --->   Operation 61 'bitconcatenate' 'tmp_9' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_9_cast = zext i8 %tmp_9 to i14" [fips202.c:380]   --->   Operation 62 'zext' 'tmp_9_cast' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (1.80ns)   --->   "%sum7 = add i14 %tmp_13, %tmp_9_cast" [fips202.c:380]   --->   Operation 63 'add' 'sum7' <Predicate = (!tmp_8)> <Delay = 1.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%sum7_cast = zext i14 %sum7 to i64" [fips202.c:380]   --->   Operation 64 'zext' 'sum7_cast' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%m_addr_1 = getelementptr [4096 x i8]* %m, i64 0, i64 %sum7_cast" [fips202.c:29->fips202.c:380]   --->   Operation 65 'getelementptr' 'm_addr_1' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_5 : Operation 66 [2/2] (2.77ns)   --->   "%m_load_1 = load i8* %m_addr_1, align 1" [fips202.c:29->fips202.c:380]   --->   Operation 66 'load' 'm_load_1' <Predicate = (!tmp_8)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%sum_1_i = or i14 %sum7, 1" [fips202.c:29->fips202.c:380]   --->   Operation 67 'or' 'sum_1_i' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%sum_1_i_cast = zext i14 %sum_1_i to i64" [fips202.c:29->fips202.c:380]   --->   Operation 68 'zext' 'sum_1_i_cast' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%m_addr_2 = getelementptr [4096 x i8]* %m, i64 0, i64 %sum_1_i_cast" [fips202.c:29->fips202.c:380]   --->   Operation 69 'getelementptr' 'm_addr_2' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_5 : Operation 70 [2/2] (2.77ns)   --->   "%m_load_2 = load i8* %m_addr_2, align 1" [fips202.c:29->fips202.c:380]   --->   Operation 70 'load' 'm_load_2' <Predicate = (!tmp_8)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%s_addr_1 = getelementptr [25 x i64]* %s, i64 0, i64 %i_1_cast5" [fips202.c:380]   --->   Operation 71 'getelementptr' 's_addr_1' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_5 : Operation 72 [2/2] (0.00ns)   --->   "call fastcc void @KeccakF1600_StatePer([25 x i64]* %s)" [fips202.c:382]   --->   Operation 72 'call' <Predicate = (tmp_8)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 73 [1/1] (2.99ns)   --->   "%mlen_assign = add i64 %i_5, -136" [fips202.c:377]   --->   Operation 73 'add' 'mlen_assign' <Predicate = (tmp_8)> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (2.99ns)   --->   "%p_rec = add i64 %p_0_rec, 136" [fips202.c:384]   --->   Operation 74 'add' 'p_rec' <Predicate = (tmp_8)> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 75 [1/1] (1.71ns)   --->   "%ff_1 = add i8 %ff1, 120" [fips202.c:377]   --->   Operation 75 'add' 'ff_1' <Predicate = (tmp_8)> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.77>
ST_6 : Operation 76 [1/2] (2.77ns)   --->   "%m_load_1 = load i8* %m_addr_1, align 1" [fips202.c:29->fips202.c:380]   --->   Operation 76 'load' 'm_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_6 : Operation 77 [1/2] (2.77ns)   --->   "%m_load_2 = load i8* %m_addr_2, align 1" [fips202.c:29->fips202.c:380]   --->   Operation 77 'load' 'm_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%sum_2_i = or i14 %sum7, 2" [fips202.c:29->fips202.c:380]   --->   Operation 78 'or' 'sum_2_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%sum_2_i_cast = zext i14 %sum_2_i to i64" [fips202.c:29->fips202.c:380]   --->   Operation 79 'zext' 'sum_2_i_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%m_addr_3 = getelementptr [4096 x i8]* %m, i64 0, i64 %sum_2_i_cast" [fips202.c:29->fips202.c:380]   --->   Operation 80 'getelementptr' 'm_addr_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [2/2] (2.77ns)   --->   "%m_load_3 = load i8* %m_addr_3, align 1" [fips202.c:29->fips202.c:380]   --->   Operation 81 'load' 'm_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%sum_3_i = or i14 %sum7, 3" [fips202.c:29->fips202.c:380]   --->   Operation 82 'or' 'sum_3_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%sum_3_i_cast = zext i14 %sum_3_i to i64" [fips202.c:29->fips202.c:380]   --->   Operation 83 'zext' 'sum_3_i_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%m_addr_4 = getelementptr [4096 x i8]* %m, i64 0, i64 %sum_3_i_cast" [fips202.c:29->fips202.c:380]   --->   Operation 84 'getelementptr' 'm_addr_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [2/2] (2.77ns)   --->   "%m_load_4 = load i8* %m_addr_4, align 1" [fips202.c:29->fips202.c:380]   --->   Operation 85 'load' 'm_load_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>

State 7 <SV = 6> <Delay = 2.77>
ST_7 : Operation 86 [1/2] (2.77ns)   --->   "%m_load_3 = load i8* %m_addr_3, align 1" [fips202.c:29->fips202.c:380]   --->   Operation 86 'load' 'm_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_7 : Operation 87 [1/2] (2.77ns)   --->   "%m_load_4 = load i8* %m_addr_4, align 1" [fips202.c:29->fips202.c:380]   --->   Operation 87 'load' 'm_load_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%sum_4_i = or i14 %sum7, 4" [fips202.c:29->fips202.c:380]   --->   Operation 88 'or' 'sum_4_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%sum_4_i_cast = zext i14 %sum_4_i to i64" [fips202.c:29->fips202.c:380]   --->   Operation 89 'zext' 'sum_4_i_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%m_addr_5 = getelementptr [4096 x i8]* %m, i64 0, i64 %sum_4_i_cast" [fips202.c:29->fips202.c:380]   --->   Operation 90 'getelementptr' 'm_addr_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 91 [2/2] (2.77ns)   --->   "%m_load_5 = load i8* %m_addr_5, align 1" [fips202.c:29->fips202.c:380]   --->   Operation 91 'load' 'm_load_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%sum_5_i = or i14 %sum7, 5" [fips202.c:29->fips202.c:380]   --->   Operation 92 'or' 'sum_5_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%sum_5_i_cast = zext i14 %sum_5_i to i64" [fips202.c:29->fips202.c:380]   --->   Operation 93 'zext' 'sum_5_i_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%m_addr_6 = getelementptr [4096 x i8]* %m, i64 0, i64 %sum_5_i_cast" [fips202.c:29->fips202.c:380]   --->   Operation 94 'getelementptr' 'm_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 95 [2/2] (2.77ns)   --->   "%m_load_6 = load i8* %m_addr_6, align 1" [fips202.c:29->fips202.c:380]   --->   Operation 95 'load' 'm_load_6' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>

State 8 <SV = 7> <Delay = 2.77>
ST_8 : Operation 96 [1/2] (2.77ns)   --->   "%m_load_5 = load i8* %m_addr_5, align 1" [fips202.c:29->fips202.c:380]   --->   Operation 96 'load' 'm_load_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_8 : Operation 97 [1/2] (2.77ns)   --->   "%m_load_6 = load i8* %m_addr_6, align 1" [fips202.c:29->fips202.c:380]   --->   Operation 97 'load' 'm_load_6' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%sum_6_i = or i14 %sum7, 6" [fips202.c:29->fips202.c:380]   --->   Operation 98 'or' 'sum_6_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%sum_6_i_cast = zext i14 %sum_6_i to i64" [fips202.c:29->fips202.c:380]   --->   Operation 99 'zext' 'sum_6_i_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%m_addr_7 = getelementptr [4096 x i8]* %m, i64 0, i64 %sum_6_i_cast" [fips202.c:29->fips202.c:380]   --->   Operation 100 'getelementptr' 'm_addr_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 101 [2/2] (2.77ns)   --->   "%m_load_7 = load i8* %m_addr_7, align 1" [fips202.c:29->fips202.c:380]   --->   Operation 101 'load' 'm_load_7' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%sum_7_i = or i14 %sum7, 7" [fips202.c:29->fips202.c:380]   --->   Operation 102 'or' 'sum_7_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%sum_7_i_cast = zext i14 %sum_7_i to i64" [fips202.c:29->fips202.c:380]   --->   Operation 103 'zext' 'sum_7_i_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%m_addr_8 = getelementptr [4096 x i8]* %m, i64 0, i64 %sum_7_i_cast" [fips202.c:29->fips202.c:380]   --->   Operation 104 'getelementptr' 'm_addr_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 105 [2/2] (2.77ns)   --->   "%m_load_8 = load i8* %m_addr_8, align 1" [fips202.c:29->fips202.c:380]   --->   Operation 105 'load' 'm_load_8' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_8 : Operation 106 [2/2] (2.77ns)   --->   "%s_load = load i64* %s_addr_1, align 8" [fips202.c:380]   --->   Operation 106 'load' 's_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>

State 9 <SV = 8> <Delay = 6.78>
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str6) nounwind" [fips202.c:380]   --->   Operation 107 'specloopname' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 108 [1/2] (2.77ns)   --->   "%m_load_7 = load i8* %m_addr_7, align 1" [fips202.c:29->fips202.c:380]   --->   Operation 108 'load' 'm_load_7' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_9 : Operation 109 [1/2] (2.77ns)   --->   "%m_load_8 = load i8* %m_addr_8, align 1" [fips202.c:29->fips202.c:380]   --->   Operation 109 'load' 'm_load_8' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_9 : Operation 110 [1/1] (0.00ns)   --->   "%r_1_7_i = call i64 @_ssdm_op_BitConcatenate.i64.i8.i8.i8.i8.i8.i8.i8.i8(i8 %m_load_8, i8 %m_load_7, i8 %m_load_6, i8 %m_load_5, i8 %m_load_4, i8 %m_load_3, i8 %m_load_2, i8 %m_load_1)" [fips202.c:29->fips202.c:380]   --->   Operation 110 'bitconcatenate' 'r_1_7_i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 111 [1/2] (2.77ns)   --->   "%s_load = load i64* %s_addr_1, align 8" [fips202.c:380]   --->   Operation 111 'load' 's_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_9 : Operation 112 [1/1] (1.24ns)   --->   "%tmp_5 = xor i64 %s_load, %r_1_7_i" [fips202.c:380]   --->   Operation 112 'xor' 'tmp_5' <Predicate = true> <Delay = 1.24> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 113 [1/1] (2.77ns)   --->   "store i64 %tmp_5, i64* %s_addr_1, align 8" [fips202.c:380]   --->   Operation 113 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_9 : Operation 114 [1/1] (0.00ns)   --->   "br label %5" [fips202.c:379]   --->   Operation 114 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 5> <Delay = 0.00>
ST_10 : Operation 115 [1/2] (0.00ns)   --->   "call fastcc void @KeccakF1600_StatePer([25 x i64]* %s)" [fips202.c:382]   --->   Operation 115 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([21 x i8]* @p_str5, i32 %tmp_1)" [fips202.c:385]   --->   Operation 116 'specregionend' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "br label %3" [fips202.c:377]   --->   Operation 117 'br' <Predicate = true> <Delay = 0.00>

State 11 <SV = 4> <Delay = 4.58>
ST_11 : Operation 118 [1/1] (0.00ns)   --->   "%i_2 = phi i8 [ %tmp_3, %8 ], [ 0, %.preheader.preheader ]" [fips202.c:387]   --->   Operation 118 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 119 [1/1] (0.00ns)   --->   "%i_2_cast3 = zext i8 %i_2 to i14" [fips202.c:387]   --->   Operation 119 'zext' 'i_2_cast3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 120 [1/1] (0.00ns)   --->   "%i_2_cast = zext i8 %i_2 to i64" [fips202.c:387]   --->   Operation 120 'zext' 'i_2_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 121 [1/1] (2.34ns)   --->   "%exitcond = icmp eq i64 %i_2_cast, %i_5" [fips202.c:387]   --->   Operation 121 'icmp' 'exitcond' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 122 [1/1] (1.71ns)   --->   "%tmp_3 = add i8 %i_2, 1" [fips202.c:387]   --->   Operation 122 'add' 'tmp_3' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 123 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %9, label %8" [fips202.c:387]   --->   Operation 123 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 124 [1/1] (1.80ns)   --->   "%sum9 = add i14 %i_2_cast3, %tmp_13" [fips202.c:388]   --->   Operation 124 'add' 'sum9' <Predicate = (!exitcond)> <Delay = 1.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 125 [1/1] (0.00ns)   --->   "%sum9_cast = zext i14 %sum9 to i64" [fips202.c:388]   --->   Operation 125 'zext' 'sum9_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_11 : Operation 126 [1/1] (0.00ns)   --->   "%m_addr = getelementptr [4096 x i8]* %m, i64 0, i64 %sum9_cast" [fips202.c:388]   --->   Operation 126 'getelementptr' 'm_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_11 : Operation 127 [2/2] (2.77ns)   --->   "%m_load = load i8* %m_addr, align 1" [fips202.c:388]   --->   Operation 127 'load' 'm_load' <Predicate = (!exitcond)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_11 : Operation 128 [1/1] (0.00ns)   --->   "%t_addr_1 = getelementptr inbounds [200 x i8]* %t, i64 0, i64 %i_5" [fips202.c:390]   --->   Operation 128 'getelementptr' 't_addr_1' <Predicate = (exitcond)> <Delay = 0.00>
ST_11 : Operation 129 [1/1] (2.77ns)   --->   "store i8 6, i8* %t_addr_1, align 1" [fips202.c:390]   --->   Operation 129 'store' <Predicate = (exitcond)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>

State 12 <SV = 5> <Delay = 5.54>
ST_12 : Operation 130 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str7) nounwind" [fips202.c:388]   --->   Operation 130 'specloopname' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 131 [1/2] (2.77ns)   --->   "%m_load = load i8* %m_addr, align 1" [fips202.c:388]   --->   Operation 131 'load' 'm_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_12 : Operation 132 [1/1] (0.00ns)   --->   "%t_addr_3 = getelementptr inbounds [200 x i8]* %t, i64 0, i64 %i_2_cast" [fips202.c:388]   --->   Operation 132 'getelementptr' 't_addr_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 133 [1/1] (2.77ns)   --->   "store i8 %m_load, i8* %t_addr_3, align 1" [fips202.c:388]   --->   Operation 133 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_12 : Operation 134 [1/1] (0.00ns)   --->   "br label %.preheader" [fips202.c:387]   --->   Operation 134 'br' <Predicate = true> <Delay = 0.00>

State 13 <SV = 5> <Delay = 2.77>
ST_13 : Operation 135 [1/1] (0.00ns)   --->   "%t_addr_2 = getelementptr inbounds [200 x i8]* %t, i64 0, i64 135" [fips202.c:391]   --->   Operation 135 'getelementptr' 't_addr_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 136 [2/2] (2.77ns)   --->   "%t_load = load i8* %t_addr_2, align 1" [fips202.c:391]   --->   Operation 136 'load' 't_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>

State 14 <SV = 6> <Delay = 5.54>
ST_14 : Operation 137 [1/2] (2.77ns)   --->   "%t_load = load i8* %t_addr_2, align 1" [fips202.c:391]   --->   Operation 137 'load' 't_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_14 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_2 = or i8 %t_load, -128" [fips202.c:391]   --->   Operation 138 'or' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 139 [1/1] (2.77ns)   --->   "store i8 %tmp_2, i8* %t_addr_2, align 1" [fips202.c:391]   --->   Operation 139 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_14 : Operation 140 [1/1] (1.35ns)   --->   "br label %10" [fips202.c:393]   --->   Operation 140 'br' <Predicate = true> <Delay = 1.35>

State 15 <SV = 7> <Delay = 2.77>
ST_15 : Operation 141 [1/1] (0.00ns)   --->   "%i_3 = phi i5 [ 0, %9 ], [ %i_7, %11 ]"   --->   Operation 141 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 142 [1/1] (0.00ns)   --->   "%i_3_cast2 = zext i5 %i_3 to i64" [fips202.c:393]   --->   Operation 142 'zext' 'i_3_cast2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 143 [1/1] (1.21ns)   --->   "%tmp_4 = icmp eq i5 %i_3, -15" [fips202.c:393]   --->   Operation 143 'icmp' 'tmp_4' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 144 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 17, i64 17, i64 17)"   --->   Operation 144 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 145 [1/1] (1.54ns)   --->   "%i_7 = add i5 %i_3, 1" [fips202.c:393]   --->   Operation 145 'add' 'i_7' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 146 [1/1] (0.00ns)   --->   "br i1 %tmp_4, label %12, label %11" [fips202.c:393]   --->   Operation 146 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_10 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %i_3, i3 0)" [fips202.c:394]   --->   Operation 147 'bitconcatenate' 'tmp_10' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_15 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_10_cast = zext i8 %tmp_10 to i64" [fips202.c:394]   --->   Operation 148 'zext' 'tmp_10_cast' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_15 : Operation 149 [1/1] (0.00ns)   --->   "%t_addr_4 = getelementptr [200 x i8]* %t, i64 0, i64 %tmp_10_cast" [fips202.c:29->fips202.c:394]   --->   Operation 149 'getelementptr' 't_addr_4' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_15 : Operation 150 [2/2] (2.77ns)   --->   "%t_load_1 = load i8* %t_addr_4, align 8" [fips202.c:29->fips202.c:394]   --->   Operation 150 'load' 't_load_1' <Predicate = (!tmp_4)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_15 : Operation 151 [1/1] (0.00ns)   --->   "%sum_1_i1 = or i8 %tmp_10, 1" [fips202.c:29->fips202.c:394]   --->   Operation 151 'or' 'sum_1_i1' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_15 : Operation 152 [1/1] (0.00ns)   --->   "%sum_1_i1_cast = zext i8 %sum_1_i1 to i64" [fips202.c:29->fips202.c:394]   --->   Operation 152 'zext' 'sum_1_i1_cast' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_15 : Operation 153 [1/1] (0.00ns)   --->   "%t_addr_5 = getelementptr [200 x i8]* %t, i64 0, i64 %sum_1_i1_cast" [fips202.c:29->fips202.c:394]   --->   Operation 153 'getelementptr' 't_addr_5' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_15 : Operation 154 [2/2] (2.77ns)   --->   "%t_load_2 = load i8* %t_addr_5, align 1" [fips202.c:29->fips202.c:394]   --->   Operation 154 'load' 't_load_2' <Predicate = (!tmp_4)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_15 : Operation 155 [1/1] (0.00ns)   --->   "%s_addr_2 = getelementptr [25 x i64]* %s, i64 0, i64 %i_3_cast2" [fips202.c:394]   --->   Operation 155 'getelementptr' 's_addr_2' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_15 : Operation 156 [1/1] (0.00ns)   --->   "ret void" [fips202.c:413]   --->   Operation 156 'ret' <Predicate = (tmp_4)> <Delay = 0.00>

State 16 <SV = 8> <Delay = 2.77>
ST_16 : Operation 157 [1/2] (2.77ns)   --->   "%t_load_1 = load i8* %t_addr_4, align 8" [fips202.c:29->fips202.c:394]   --->   Operation 157 'load' 't_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_16 : Operation 158 [1/2] (2.77ns)   --->   "%t_load_2 = load i8* %t_addr_5, align 1" [fips202.c:29->fips202.c:394]   --->   Operation 158 'load' 't_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_16 : Operation 159 [1/1] (0.00ns)   --->   "%sum_2_i1 = or i8 %tmp_10, 2" [fips202.c:29->fips202.c:394]   --->   Operation 159 'or' 'sum_2_i1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 160 [1/1] (0.00ns)   --->   "%sum_2_i1_cast = zext i8 %sum_2_i1 to i64" [fips202.c:29->fips202.c:394]   --->   Operation 160 'zext' 'sum_2_i1_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 161 [1/1] (0.00ns)   --->   "%t_addr_6 = getelementptr [200 x i8]* %t, i64 0, i64 %sum_2_i1_cast" [fips202.c:29->fips202.c:394]   --->   Operation 161 'getelementptr' 't_addr_6' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 162 [2/2] (2.77ns)   --->   "%t_load_3 = load i8* %t_addr_6, align 2" [fips202.c:29->fips202.c:394]   --->   Operation 162 'load' 't_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_16 : Operation 163 [1/1] (0.00ns)   --->   "%sum_3_i1 = or i8 %tmp_10, 3" [fips202.c:29->fips202.c:394]   --->   Operation 163 'or' 'sum_3_i1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 164 [1/1] (0.00ns)   --->   "%sum_3_i1_cast = zext i8 %sum_3_i1 to i64" [fips202.c:29->fips202.c:394]   --->   Operation 164 'zext' 'sum_3_i1_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 165 [1/1] (0.00ns)   --->   "%t_addr_7 = getelementptr [200 x i8]* %t, i64 0, i64 %sum_3_i1_cast" [fips202.c:29->fips202.c:394]   --->   Operation 165 'getelementptr' 't_addr_7' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 166 [2/2] (2.77ns)   --->   "%t_load_4 = load i8* %t_addr_7, align 1" [fips202.c:29->fips202.c:394]   --->   Operation 166 'load' 't_load_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>

State 17 <SV = 9> <Delay = 2.77>
ST_17 : Operation 167 [1/2] (2.77ns)   --->   "%t_load_3 = load i8* %t_addr_6, align 2" [fips202.c:29->fips202.c:394]   --->   Operation 167 'load' 't_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_17 : Operation 168 [1/2] (2.77ns)   --->   "%t_load_4 = load i8* %t_addr_7, align 1" [fips202.c:29->fips202.c:394]   --->   Operation 168 'load' 't_load_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_17 : Operation 169 [1/1] (0.00ns)   --->   "%sum_4_i1 = or i8 %tmp_10, 4" [fips202.c:29->fips202.c:394]   --->   Operation 169 'or' 'sum_4_i1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 170 [1/1] (0.00ns)   --->   "%sum_4_i1_cast = zext i8 %sum_4_i1 to i64" [fips202.c:29->fips202.c:394]   --->   Operation 170 'zext' 'sum_4_i1_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 171 [1/1] (0.00ns)   --->   "%t_addr_8 = getelementptr [200 x i8]* %t, i64 0, i64 %sum_4_i1_cast" [fips202.c:29->fips202.c:394]   --->   Operation 171 'getelementptr' 't_addr_8' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 172 [2/2] (2.77ns)   --->   "%t_load_5 = load i8* %t_addr_8, align 4" [fips202.c:29->fips202.c:394]   --->   Operation 172 'load' 't_load_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_17 : Operation 173 [1/1] (0.00ns)   --->   "%sum_5_i1 = or i8 %tmp_10, 5" [fips202.c:29->fips202.c:394]   --->   Operation 173 'or' 'sum_5_i1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 174 [1/1] (0.00ns)   --->   "%sum_5_i1_cast = zext i8 %sum_5_i1 to i64" [fips202.c:29->fips202.c:394]   --->   Operation 174 'zext' 'sum_5_i1_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 175 [1/1] (0.00ns)   --->   "%t_addr_9 = getelementptr [200 x i8]* %t, i64 0, i64 %sum_5_i1_cast" [fips202.c:29->fips202.c:394]   --->   Operation 175 'getelementptr' 't_addr_9' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 176 [2/2] (2.77ns)   --->   "%t_load_6 = load i8* %t_addr_9, align 1" [fips202.c:29->fips202.c:394]   --->   Operation 176 'load' 't_load_6' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>

State 18 <SV = 10> <Delay = 2.77>
ST_18 : Operation 177 [1/2] (2.77ns)   --->   "%t_load_5 = load i8* %t_addr_8, align 4" [fips202.c:29->fips202.c:394]   --->   Operation 177 'load' 't_load_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_18 : Operation 178 [1/2] (2.77ns)   --->   "%t_load_6 = load i8* %t_addr_9, align 1" [fips202.c:29->fips202.c:394]   --->   Operation 178 'load' 't_load_6' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_18 : Operation 179 [1/1] (0.00ns)   --->   "%sum_6_i1 = or i8 %tmp_10, 6" [fips202.c:29->fips202.c:394]   --->   Operation 179 'or' 'sum_6_i1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 180 [1/1] (0.00ns)   --->   "%sum_6_i1_cast = zext i8 %sum_6_i1 to i64" [fips202.c:29->fips202.c:394]   --->   Operation 180 'zext' 'sum_6_i1_cast' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 181 [1/1] (0.00ns)   --->   "%t_addr_10 = getelementptr [200 x i8]* %t, i64 0, i64 %sum_6_i1_cast" [fips202.c:29->fips202.c:394]   --->   Operation 181 'getelementptr' 't_addr_10' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 182 [2/2] (2.77ns)   --->   "%t_load_7 = load i8* %t_addr_10, align 2" [fips202.c:29->fips202.c:394]   --->   Operation 182 'load' 't_load_7' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_18 : Operation 183 [1/1] (0.00ns)   --->   "%sum_7_i1 = or i8 %tmp_10, 7" [fips202.c:29->fips202.c:394]   --->   Operation 183 'or' 'sum_7_i1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 184 [1/1] (0.00ns)   --->   "%sum_7_i1_cast = zext i8 %sum_7_i1 to i64" [fips202.c:29->fips202.c:394]   --->   Operation 184 'zext' 'sum_7_i1_cast' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 185 [1/1] (0.00ns)   --->   "%t_addr_11 = getelementptr [200 x i8]* %t, i64 0, i64 %sum_7_i1_cast" [fips202.c:29->fips202.c:394]   --->   Operation 185 'getelementptr' 't_addr_11' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 186 [2/2] (2.77ns)   --->   "%t_load_8 = load i8* %t_addr_11, align 1" [fips202.c:29->fips202.c:394]   --->   Operation 186 'load' 't_load_8' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_18 : Operation 187 [2/2] (2.77ns)   --->   "%s_load_1 = load i64* %s_addr_2, align 8" [fips202.c:394]   --->   Operation 187 'load' 's_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>

State 19 <SV = 11> <Delay = 6.78>
ST_19 : Operation 188 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str8) nounwind" [fips202.c:394]   --->   Operation 188 'specloopname' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 189 [1/2] (2.77ns)   --->   "%t_load_7 = load i8* %t_addr_10, align 2" [fips202.c:29->fips202.c:394]   --->   Operation 189 'load' 't_load_7' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_19 : Operation 190 [1/2] (2.77ns)   --->   "%t_load_8 = load i8* %t_addr_11, align 1" [fips202.c:29->fips202.c:394]   --->   Operation 190 'load' 't_load_8' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_19 : Operation 191 [1/1] (0.00ns)   --->   "%r_1_7_i1 = call i64 @_ssdm_op_BitConcatenate.i64.i8.i8.i8.i8.i8.i8.i8.i8(i8 %t_load_8, i8 %t_load_7, i8 %t_load_6, i8 %t_load_5, i8 %t_load_4, i8 %t_load_3, i8 %t_load_2, i8 %t_load_1)" [fips202.c:29->fips202.c:394]   --->   Operation 191 'bitconcatenate' 'r_1_7_i1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 192 [1/2] (2.77ns)   --->   "%s_load_1 = load i64* %s_addr_2, align 8" [fips202.c:394]   --->   Operation 192 'load' 's_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_19 : Operation 193 [1/1] (1.24ns)   --->   "%tmp_11 = xor i64 %s_load_1, %r_1_7_i1" [fips202.c:394]   --->   Operation 193 'xor' 'tmp_11' <Predicate = true> <Delay = 1.24> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 194 [1/1] (2.77ns)   --->   "store i64 %tmp_11, i64* %s_addr_2, align 8" [fips202.c:394]   --->   Operation 194 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_19 : Operation 195 [1/1] (0.00ns)   --->   "br label %10" [fips202.c:393]   --->   Operation 195 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ s]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ m]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ mlen]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ KeccakF_RoundConstan]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
mlen_read     (read             ) [ 00111111111000000000]
t             (alloca           ) [ 00111111111111111111]
StgValue_22   (br               ) [ 01100000000000000000]
invdar        (phi              ) [ 00100000000000000000]
indvarinc     (add              ) [ 01100000000000000000]
tmp           (zext             ) [ 00000000000000000000]
t_addr        (getelementptr    ) [ 00000000000000000000]
StgValue_27   (store            ) [ 00000000000000000000]
tmp_s         (icmp             ) [ 00100000000000000000]
StgValue_29   (specloopname     ) [ 00000000000000000000]
empty         (speclooptripcount) [ 00000000000000000000]
StgValue_31   (br               ) [ 01100000000000000000]
StgValue_32   (br               ) [ 00110000000000000000]
i             (phi              ) [ 00010000000000000000]
i_cast6       (zext             ) [ 00000000000000000000]
tmp_6         (icmp             ) [ 00010000000000000000]
empty_5       (speclooptripcount) [ 00000000000000000000]
i_4           (add              ) [ 00110000000000000000]
StgValue_38   (br               ) [ 00000000000000000000]
StgValue_39   (specloopname     ) [ 00000000000000000000]
s_addr        (getelementptr    ) [ 00000000000000000000]
StgValue_41   (store            ) [ 00000000000000000000]
StgValue_42   (br               ) [ 00110000000000000000]
ff            (trunc            ) [ 00011111111000000000]
StgValue_44   (br               ) [ 00011111111000000000]
i_5           (phi              ) [ 00001111110110000000]
p_0_rec       (phi              ) [ 00001111110000000000]
ff1           (phi              ) [ 00001111110000000000]
tmp_13        (trunc            ) [ 00000111110110000000]
tmp_7         (icmp             ) [ 00001111111000000000]
StgValue_50   (br               ) [ 00000000000000000000]
StgValue_51   (specloopname     ) [ 00000000000000000000]
tmp_1         (specregionbegin  ) [ 00000111111000000000]
StgValue_53   (br               ) [ 00001111111000000000]
StgValue_54   (br               ) [ 00001111111110000000]
i_1           (phi              ) [ 00000100000000000000]
i_1_cast5     (zext             ) [ 00000000000000000000]
tmp_8         (icmp             ) [ 00001111111000000000]
empty_6       (speclooptripcount) [ 00000000000000000000]
i_6           (add              ) [ 00001111111000000000]
StgValue_60   (br               ) [ 00000000000000000000]
tmp_9         (bitconcatenate   ) [ 00000000000000000000]
tmp_9_cast    (zext             ) [ 00000000000000000000]
sum7          (add              ) [ 00000011100000000000]
sum7_cast     (zext             ) [ 00000000000000000000]
m_addr_1      (getelementptr    ) [ 00000010000000000000]
sum_1_i       (or               ) [ 00000000000000000000]
sum_1_i_cast  (zext             ) [ 00000000000000000000]
m_addr_2      (getelementptr    ) [ 00000010000000000000]
s_addr_1      (getelementptr    ) [ 00000011110000000000]
mlen_assign   (add              ) [ 00011000001000000000]
p_rec         (add              ) [ 00011000001000000000]
ff_1          (add              ) [ 00011000001000000000]
m_load_1      (load             ) [ 00000001110000000000]
m_load_2      (load             ) [ 00000001110000000000]
sum_2_i       (or               ) [ 00000000000000000000]
sum_2_i_cast  (zext             ) [ 00000000000000000000]
m_addr_3      (getelementptr    ) [ 00000001000000000000]
sum_3_i       (or               ) [ 00000000000000000000]
sum_3_i_cast  (zext             ) [ 00000000000000000000]
m_addr_4      (getelementptr    ) [ 00000001000000000000]
m_load_3      (load             ) [ 00000000110000000000]
m_load_4      (load             ) [ 00000000110000000000]
sum_4_i       (or               ) [ 00000000000000000000]
sum_4_i_cast  (zext             ) [ 00000000000000000000]
m_addr_5      (getelementptr    ) [ 00000000100000000000]
sum_5_i       (or               ) [ 00000000000000000000]
sum_5_i_cast  (zext             ) [ 00000000000000000000]
m_addr_6      (getelementptr    ) [ 00000000100000000000]
m_load_5      (load             ) [ 00000000010000000000]
m_load_6      (load             ) [ 00000000010000000000]
sum_6_i       (or               ) [ 00000000000000000000]
sum_6_i_cast  (zext             ) [ 00000000000000000000]
m_addr_7      (getelementptr    ) [ 00000000010000000000]
sum_7_i       (or               ) [ 00000000000000000000]
sum_7_i_cast  (zext             ) [ 00000000000000000000]
m_addr_8      (getelementptr    ) [ 00000000010000000000]
StgValue_107  (specloopname     ) [ 00000000000000000000]
m_load_7      (load             ) [ 00000000000000000000]
m_load_8      (load             ) [ 00000000000000000000]
r_1_7_i       (bitconcatenate   ) [ 00000000000000000000]
s_load        (load             ) [ 00000000000000000000]
tmp_5         (xor              ) [ 00000000000000000000]
StgValue_113  (store            ) [ 00000000000000000000]
StgValue_114  (br               ) [ 00001111111000000000]
StgValue_115  (call             ) [ 00000000000000000000]
empty_7       (specregionend    ) [ 00000000000000000000]
StgValue_117  (br               ) [ 00011111111000000000]
i_2           (phi              ) [ 00000000000100000000]
i_2_cast3     (zext             ) [ 00000000000000000000]
i_2_cast      (zext             ) [ 00000000000010000000]
exitcond      (icmp             ) [ 00000000000110000000]
tmp_3         (add              ) [ 00001000000110000000]
StgValue_123  (br               ) [ 00000000000000000000]
sum9          (add              ) [ 00000000000000000000]
sum9_cast     (zext             ) [ 00000000000000000000]
m_addr        (getelementptr    ) [ 00000000000010000000]
t_addr_1      (getelementptr    ) [ 00000000000000000000]
StgValue_129  (store            ) [ 00000000000000000000]
StgValue_130  (specloopname     ) [ 00000000000000000000]
m_load        (load             ) [ 00000000000000000000]
t_addr_3      (getelementptr    ) [ 00000000000000000000]
StgValue_133  (store            ) [ 00000000000000000000]
StgValue_134  (br               ) [ 00001000000110000000]
t_addr_2      (getelementptr    ) [ 00000000000000100000]
t_load        (load             ) [ 00000000000000000000]
tmp_2         (or               ) [ 00000000000000000000]
StgValue_139  (store            ) [ 00000000000000000000]
StgValue_140  (br               ) [ 00000000000000111111]
i_3           (phi              ) [ 00000000000000010000]
i_3_cast2     (zext             ) [ 00000000000000000000]
tmp_4         (icmp             ) [ 00000000000000011111]
empty_8       (speclooptripcount) [ 00000000000000000000]
i_7           (add              ) [ 00000000000000111111]
StgValue_146  (br               ) [ 00000000000000000000]
tmp_10        (bitconcatenate   ) [ 00000000000000001110]
tmp_10_cast   (zext             ) [ 00000000000000000000]
t_addr_4      (getelementptr    ) [ 00000000000000001000]
sum_1_i1      (or               ) [ 00000000000000000000]
sum_1_i1_cast (zext             ) [ 00000000000000000000]
t_addr_5      (getelementptr    ) [ 00000000000000001000]
s_addr_2      (getelementptr    ) [ 00000000000000001111]
StgValue_156  (ret              ) [ 00000000000000000000]
t_load_1      (load             ) [ 00000000000000000111]
t_load_2      (load             ) [ 00000000000000000111]
sum_2_i1      (or               ) [ 00000000000000000000]
sum_2_i1_cast (zext             ) [ 00000000000000000000]
t_addr_6      (getelementptr    ) [ 00000000000000000100]
sum_3_i1      (or               ) [ 00000000000000000000]
sum_3_i1_cast (zext             ) [ 00000000000000000000]
t_addr_7      (getelementptr    ) [ 00000000000000000100]
t_load_3      (load             ) [ 00000000000000000011]
t_load_4      (load             ) [ 00000000000000000011]
sum_4_i1      (or               ) [ 00000000000000000000]
sum_4_i1_cast (zext             ) [ 00000000000000000000]
t_addr_8      (getelementptr    ) [ 00000000000000000010]
sum_5_i1      (or               ) [ 00000000000000000000]
sum_5_i1_cast (zext             ) [ 00000000000000000000]
t_addr_9      (getelementptr    ) [ 00000000000000000010]
t_load_5      (load             ) [ 00000000000000000001]
t_load_6      (load             ) [ 00000000000000000001]
sum_6_i1      (or               ) [ 00000000000000000000]
sum_6_i1_cast (zext             ) [ 00000000000000000000]
t_addr_10     (getelementptr    ) [ 00000000000000000001]
sum_7_i1      (or               ) [ 00000000000000000000]
sum_7_i1_cast (zext             ) [ 00000000000000000000]
t_addr_11     (getelementptr    ) [ 00000000000000000001]
StgValue_188  (specloopname     ) [ 00000000000000000000]
t_load_7      (load             ) [ 00000000000000000000]
t_load_8      (load             ) [ 00000000000000000000]
r_1_7_i1      (bitconcatenate   ) [ 00000000000000000000]
s_load_1      (load             ) [ 00000000000000000000]
tmp_11        (xor              ) [ 00000000000000000000]
StgValue_194  (store            ) [ 00000000000000000000]
StgValue_195  (br               ) [ 00000000000000111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="s">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="m">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="mlen">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mlen"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="KeccakF_RoundConstan">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="KeccakF_RoundConstan"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memset_t_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="KeccakF1600_StatePer"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i8.i8.i8.i8.i8.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="100" class="1004" name="t_alloca_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="mlen_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="64" slack="0"/>
<pin id="106" dir="0" index="1" bw="64" slack="0"/>
<pin id="107" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mlen_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="t_addr_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="8" slack="0"/>
<pin id="114" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_access_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="8" slack="0"/>
<pin id="118" dir="0" index="1" bw="8" slack="0"/>
<pin id="119" dir="0" index="2" bw="0" slack="0"/>
<pin id="262" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="263" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="264" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="3" bw="8" slack="0"/>
<pin id="265" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_27/2 StgValue_129/11 StgValue_133/12 t_load/13 StgValue_139/14 t_load_1/15 t_load_2/15 t_load_3/16 t_load_4/16 t_load_5/17 t_load_6/17 t_load_7/18 t_load_8/18 "/>
</bind>
</comp>

<comp id="123" class="1004" name="s_addr_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="64" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="5" slack="0"/>
<pin id="127" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="s_addr/3 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_access_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="5" slack="0"/>
<pin id="132" dir="0" index="1" bw="64" slack="0"/>
<pin id="133" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_41/3 s_load/8 StgValue_113/9 s_load_1/18 StgValue_194/19 "/>
</bind>
</comp>

<comp id="137" class="1004" name="m_addr_1_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="8" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="14" slack="0"/>
<pin id="141" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_addr_1/5 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_access_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="12" slack="0"/>
<pin id="146" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="147" dir="0" index="2" bw="0" slack="0"/>
<pin id="157" dir="0" index="4" bw="12" slack="2147483647"/>
<pin id="158" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="159" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="3" bw="8" slack="0"/>
<pin id="160" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m_load_1/5 m_load_2/5 m_load_3/6 m_load_4/6 m_load_5/7 m_load_6/7 m_load_7/8 m_load_8/8 m_load/11 "/>
</bind>
</comp>

<comp id="150" class="1004" name="m_addr_2_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="8" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="14" slack="0"/>
<pin id="154" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_addr_2/5 "/>
</bind>
</comp>

<comp id="162" class="1004" name="s_addr_1_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="64" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="5" slack="0"/>
<pin id="166" dir="1" index="3" bw="5" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="s_addr_1/5 "/>
</bind>
</comp>

<comp id="169" class="1004" name="m_addr_3_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="8" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="14" slack="0"/>
<pin id="173" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_addr_3/6 "/>
</bind>
</comp>

<comp id="177" class="1004" name="m_addr_4_gep_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="8" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="0" index="2" bw="14" slack="0"/>
<pin id="181" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_addr_4/6 "/>
</bind>
</comp>

<comp id="185" class="1004" name="m_addr_5_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="8" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="14" slack="0"/>
<pin id="189" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_addr_5/7 "/>
</bind>
</comp>

<comp id="193" class="1004" name="m_addr_6_gep_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="8" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="0" index="2" bw="14" slack="0"/>
<pin id="197" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_addr_6/7 "/>
</bind>
</comp>

<comp id="201" class="1004" name="m_addr_7_gep_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="8" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="0" index="2" bw="14" slack="0"/>
<pin id="205" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_addr_7/8 "/>
</bind>
</comp>

<comp id="209" class="1004" name="m_addr_8_gep_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="8" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="0" index="2" bw="14" slack="0"/>
<pin id="213" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_addr_8/8 "/>
</bind>
</comp>

<comp id="217" class="1004" name="m_addr_gep_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="8" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="0" index="2" bw="14" slack="0"/>
<pin id="221" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_addr/11 "/>
</bind>
</comp>

<comp id="225" class="1004" name="t_addr_1_gep_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="0" index="2" bw="64" slack="1"/>
<pin id="229" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr_1/11 "/>
</bind>
</comp>

<comp id="233" class="1004" name="t_addr_3_gep_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="0" index="2" bw="8" slack="1"/>
<pin id="237" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr_3/12 "/>
</bind>
</comp>

<comp id="241" class="1004" name="t_addr_2_gep_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="0" index="2" bw="9" slack="0"/>
<pin id="245" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr_2/13 "/>
</bind>
</comp>

<comp id="249" class="1004" name="t_addr_4_gep_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="0" index="2" bw="8" slack="0"/>
<pin id="253" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr_4/15 "/>
</bind>
</comp>

<comp id="256" class="1004" name="t_addr_5_gep_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="0" index="2" bw="8" slack="0"/>
<pin id="260" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr_5/15 "/>
</bind>
</comp>

<comp id="267" class="1004" name="s_addr_2_gep_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="64" slack="0"/>
<pin id="269" dir="0" index="1" bw="1" slack="0"/>
<pin id="270" dir="0" index="2" bw="5" slack="0"/>
<pin id="271" dir="1" index="3" bw="5" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="s_addr_2/15 "/>
</bind>
</comp>

<comp id="274" class="1004" name="t_addr_6_gep_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="0" index="2" bw="8" slack="0"/>
<pin id="278" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr_6/16 "/>
</bind>
</comp>

<comp id="281" class="1004" name="t_addr_7_gep_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="0" index="2" bw="8" slack="0"/>
<pin id="285" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr_7/16 "/>
</bind>
</comp>

<comp id="288" class="1004" name="t_addr_8_gep_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="0" index="2" bw="8" slack="0"/>
<pin id="292" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr_8/17 "/>
</bind>
</comp>

<comp id="295" class="1004" name="t_addr_9_gep_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="0" index="2" bw="8" slack="0"/>
<pin id="299" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr_9/17 "/>
</bind>
</comp>

<comp id="302" class="1004" name="t_addr_10_gep_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="304" dir="0" index="1" bw="1" slack="0"/>
<pin id="305" dir="0" index="2" bw="8" slack="0"/>
<pin id="306" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr_10/18 "/>
</bind>
</comp>

<comp id="309" class="1004" name="t_addr_11_gep_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="311" dir="0" index="1" bw="1" slack="0"/>
<pin id="312" dir="0" index="2" bw="8" slack="0"/>
<pin id="313" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr_11/18 "/>
</bind>
</comp>

<comp id="316" class="1005" name="invdar_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="8" slack="1"/>
<pin id="318" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="invdar (phireg) "/>
</bind>
</comp>

<comp id="320" class="1004" name="invdar_phi_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="1"/>
<pin id="322" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="323" dir="0" index="2" bw="8" slack="0"/>
<pin id="324" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="325" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="invdar/2 "/>
</bind>
</comp>

<comp id="327" class="1005" name="i_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="5" slack="1"/>
<pin id="329" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="331" class="1004" name="i_phi_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="5" slack="0"/>
<pin id="333" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="334" dir="0" index="2" bw="1" slack="1"/>
<pin id="335" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="336" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="338" class="1005" name="i_5_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="64" slack="1"/>
<pin id="340" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="i_5 (phireg) "/>
</bind>
</comp>

<comp id="342" class="1004" name="i_5_phi_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="64" slack="1"/>
<pin id="344" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="345" dir="0" index="2" bw="64" slack="3"/>
<pin id="346" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="347" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_5/4 "/>
</bind>
</comp>

<comp id="349" class="1005" name="p_0_rec_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="64" slack="1"/>
<pin id="351" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_0_rec (phireg) "/>
</bind>
</comp>

<comp id="353" class="1004" name="p_0_rec_phi_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="64" slack="1"/>
<pin id="355" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="356" dir="0" index="2" bw="1" slack="1"/>
<pin id="357" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="358" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0_rec/4 "/>
</bind>
</comp>

<comp id="361" class="1005" name="ff1_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="8" slack="1"/>
<pin id="363" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="ff1 (phireg) "/>
</bind>
</comp>

<comp id="364" class="1004" name="ff1_phi_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="8" slack="1"/>
<pin id="366" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="367" dir="0" index="2" bw="8" slack="1"/>
<pin id="368" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="369" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ff1/4 "/>
</bind>
</comp>

<comp id="371" class="1005" name="i_1_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="5" slack="1"/>
<pin id="373" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="375" class="1004" name="i_1_phi_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="1" slack="1"/>
<pin id="377" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="378" dir="0" index="2" bw="5" slack="0"/>
<pin id="379" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="380" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/5 "/>
</bind>
</comp>

<comp id="382" class="1005" name="i_2_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="8" slack="1"/>
<pin id="384" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="386" class="1004" name="i_2_phi_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="8" slack="0"/>
<pin id="388" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="389" dir="0" index="2" bw="1" slack="1"/>
<pin id="390" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="391" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/11 "/>
</bind>
</comp>

<comp id="393" class="1005" name="i_3_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="5" slack="1"/>
<pin id="395" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_3 (phireg) "/>
</bind>
</comp>

<comp id="397" class="1004" name="i_3_phi_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="1" slack="1"/>
<pin id="399" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="400" dir="0" index="2" bw="5" slack="0"/>
<pin id="401" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="402" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_3/15 "/>
</bind>
</comp>

<comp id="404" class="1004" name="grp_KeccakF1600_StatePer_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="0" slack="0"/>
<pin id="406" dir="0" index="1" bw="64" slack="0"/>
<pin id="407" dir="0" index="2" bw="64" slack="0"/>
<pin id="408" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_72/5 "/>
</bind>
</comp>

<comp id="412" class="1004" name="indvarinc_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="8" slack="0"/>
<pin id="414" dir="0" index="1" bw="1" slack="0"/>
<pin id="415" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvarinc/2 "/>
</bind>
</comp>

<comp id="418" class="1004" name="tmp_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="8" slack="0"/>
<pin id="420" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="423" class="1004" name="tmp_s_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="8" slack="0"/>
<pin id="425" dir="0" index="1" bw="8" slack="0"/>
<pin id="426" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="429" class="1004" name="i_cast6_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="5" slack="0"/>
<pin id="431" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast6/3 "/>
</bind>
</comp>

<comp id="434" class="1004" name="tmp_6_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="5" slack="0"/>
<pin id="436" dir="0" index="1" bw="5" slack="0"/>
<pin id="437" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="440" class="1004" name="i_4_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="5" slack="0"/>
<pin id="442" dir="0" index="1" bw="1" slack="0"/>
<pin id="443" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/3 "/>
</bind>
</comp>

<comp id="446" class="1004" name="ff_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="64" slack="2"/>
<pin id="448" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="ff/3 "/>
</bind>
</comp>

<comp id="449" class="1004" name="tmp_13_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="64" slack="0"/>
<pin id="451" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_13/4 "/>
</bind>
</comp>

<comp id="453" class="1004" name="tmp_7_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="8" slack="0"/>
<pin id="455" dir="0" index="1" bw="8" slack="0"/>
<pin id="456" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_7/4 "/>
</bind>
</comp>

<comp id="459" class="1004" name="i_1_cast5_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="5" slack="0"/>
<pin id="461" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_1_cast5/5 "/>
</bind>
</comp>

<comp id="464" class="1004" name="tmp_8_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="5" slack="0"/>
<pin id="466" dir="0" index="1" bw="5" slack="0"/>
<pin id="467" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_8/5 "/>
</bind>
</comp>

<comp id="470" class="1004" name="i_6_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="5" slack="0"/>
<pin id="472" dir="0" index="1" bw="1" slack="0"/>
<pin id="473" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_6/5 "/>
</bind>
</comp>

<comp id="476" class="1004" name="tmp_9_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="8" slack="0"/>
<pin id="478" dir="0" index="1" bw="5" slack="0"/>
<pin id="479" dir="0" index="2" bw="1" slack="0"/>
<pin id="480" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/5 "/>
</bind>
</comp>

<comp id="484" class="1004" name="tmp_9_cast_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="8" slack="0"/>
<pin id="486" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9_cast/5 "/>
</bind>
</comp>

<comp id="488" class="1004" name="sum7_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="14" slack="1"/>
<pin id="490" dir="0" index="1" bw="8" slack="0"/>
<pin id="491" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum7/5 "/>
</bind>
</comp>

<comp id="493" class="1004" name="sum7_cast_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="14" slack="0"/>
<pin id="495" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum7_cast/5 "/>
</bind>
</comp>

<comp id="498" class="1004" name="sum_1_i_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="14" slack="0"/>
<pin id="500" dir="0" index="1" bw="14" slack="0"/>
<pin id="501" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sum_1_i/5 "/>
</bind>
</comp>

<comp id="504" class="1004" name="sum_1_i_cast_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="14" slack="0"/>
<pin id="506" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum_1_i_cast/5 "/>
</bind>
</comp>

<comp id="509" class="1004" name="mlen_assign_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="64" slack="1"/>
<pin id="511" dir="0" index="1" bw="9" slack="0"/>
<pin id="512" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="mlen_assign/5 "/>
</bind>
</comp>

<comp id="515" class="1004" name="p_rec_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="64" slack="1"/>
<pin id="517" dir="0" index="1" bw="9" slack="0"/>
<pin id="518" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_rec/5 "/>
</bind>
</comp>

<comp id="521" class="1004" name="ff_1_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="8" slack="1"/>
<pin id="523" dir="0" index="1" bw="8" slack="0"/>
<pin id="524" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ff_1/5 "/>
</bind>
</comp>

<comp id="527" class="1004" name="sum_2_i_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="14" slack="1"/>
<pin id="529" dir="0" index="1" bw="14" slack="0"/>
<pin id="530" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sum_2_i/6 "/>
</bind>
</comp>

<comp id="532" class="1004" name="sum_2_i_cast_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="14" slack="0"/>
<pin id="534" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum_2_i_cast/6 "/>
</bind>
</comp>

<comp id="537" class="1004" name="sum_3_i_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="14" slack="1"/>
<pin id="539" dir="0" index="1" bw="14" slack="0"/>
<pin id="540" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sum_3_i/6 "/>
</bind>
</comp>

<comp id="542" class="1004" name="sum_3_i_cast_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="14" slack="0"/>
<pin id="544" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum_3_i_cast/6 "/>
</bind>
</comp>

<comp id="547" class="1004" name="sum_4_i_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="14" slack="2"/>
<pin id="549" dir="0" index="1" bw="14" slack="0"/>
<pin id="550" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sum_4_i/7 "/>
</bind>
</comp>

<comp id="552" class="1004" name="sum_4_i_cast_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="14" slack="0"/>
<pin id="554" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum_4_i_cast/7 "/>
</bind>
</comp>

<comp id="557" class="1004" name="sum_5_i_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="14" slack="2"/>
<pin id="559" dir="0" index="1" bw="14" slack="0"/>
<pin id="560" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sum_5_i/7 "/>
</bind>
</comp>

<comp id="562" class="1004" name="sum_5_i_cast_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="14" slack="0"/>
<pin id="564" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum_5_i_cast/7 "/>
</bind>
</comp>

<comp id="567" class="1004" name="sum_6_i_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="14" slack="3"/>
<pin id="569" dir="0" index="1" bw="14" slack="0"/>
<pin id="570" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sum_6_i/8 "/>
</bind>
</comp>

<comp id="572" class="1004" name="sum_6_i_cast_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="14" slack="0"/>
<pin id="574" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum_6_i_cast/8 "/>
</bind>
</comp>

<comp id="577" class="1004" name="sum_7_i_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="14" slack="3"/>
<pin id="579" dir="0" index="1" bw="14" slack="0"/>
<pin id="580" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sum_7_i/8 "/>
</bind>
</comp>

<comp id="582" class="1004" name="sum_7_i_cast_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="14" slack="0"/>
<pin id="584" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum_7_i_cast/8 "/>
</bind>
</comp>

<comp id="587" class="1004" name="r_1_7_i_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="64" slack="0"/>
<pin id="589" dir="0" index="1" bw="8" slack="0"/>
<pin id="590" dir="0" index="2" bw="8" slack="0"/>
<pin id="591" dir="0" index="3" bw="8" slack="1"/>
<pin id="592" dir="0" index="4" bw="8" slack="1"/>
<pin id="593" dir="0" index="5" bw="8" slack="2"/>
<pin id="594" dir="0" index="6" bw="8" slack="2"/>
<pin id="595" dir="0" index="7" bw="8" slack="3"/>
<pin id="596" dir="0" index="8" bw="8" slack="3"/>
<pin id="597" dir="1" index="9" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_1_7_i/9 "/>
</bind>
</comp>

<comp id="601" class="1004" name="tmp_5_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="64" slack="0"/>
<pin id="603" dir="0" index="1" bw="64" slack="0"/>
<pin id="604" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_5/9 "/>
</bind>
</comp>

<comp id="608" class="1004" name="i_2_cast3_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="8" slack="0"/>
<pin id="610" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_2_cast3/11 "/>
</bind>
</comp>

<comp id="612" class="1004" name="i_2_cast_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="8" slack="0"/>
<pin id="614" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_2_cast/11 "/>
</bind>
</comp>

<comp id="616" class="1004" name="exitcond_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="64" slack="0"/>
<pin id="618" dir="0" index="1" bw="64" slack="1"/>
<pin id="619" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/11 "/>
</bind>
</comp>

<comp id="622" class="1004" name="tmp_3_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="8" slack="0"/>
<pin id="624" dir="0" index="1" bw="1" slack="0"/>
<pin id="625" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_3/11 "/>
</bind>
</comp>

<comp id="628" class="1004" name="sum9_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="8" slack="0"/>
<pin id="630" dir="0" index="1" bw="14" slack="1"/>
<pin id="631" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum9/11 "/>
</bind>
</comp>

<comp id="633" class="1004" name="sum9_cast_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="14" slack="0"/>
<pin id="635" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum9_cast/11 "/>
</bind>
</comp>

<comp id="638" class="1004" name="tmp_2_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="8" slack="0"/>
<pin id="640" dir="0" index="1" bw="8" slack="0"/>
<pin id="641" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_2/14 "/>
</bind>
</comp>

<comp id="645" class="1004" name="i_3_cast2_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="5" slack="0"/>
<pin id="647" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_3_cast2/15 "/>
</bind>
</comp>

<comp id="650" class="1004" name="tmp_4_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="5" slack="0"/>
<pin id="652" dir="0" index="1" bw="5" slack="0"/>
<pin id="653" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4/15 "/>
</bind>
</comp>

<comp id="656" class="1004" name="i_7_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="5" slack="0"/>
<pin id="658" dir="0" index="1" bw="1" slack="0"/>
<pin id="659" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_7/15 "/>
</bind>
</comp>

<comp id="662" class="1004" name="tmp_10_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="8" slack="0"/>
<pin id="664" dir="0" index="1" bw="5" slack="0"/>
<pin id="665" dir="0" index="2" bw="1" slack="0"/>
<pin id="666" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10/15 "/>
</bind>
</comp>

<comp id="670" class="1004" name="tmp_10_cast_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="8" slack="0"/>
<pin id="672" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_10_cast/15 "/>
</bind>
</comp>

<comp id="675" class="1004" name="sum_1_i1_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="8" slack="0"/>
<pin id="677" dir="0" index="1" bw="8" slack="0"/>
<pin id="678" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sum_1_i1/15 "/>
</bind>
</comp>

<comp id="681" class="1004" name="sum_1_i1_cast_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="8" slack="0"/>
<pin id="683" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum_1_i1_cast/15 "/>
</bind>
</comp>

<comp id="686" class="1004" name="sum_2_i1_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="8" slack="1"/>
<pin id="688" dir="0" index="1" bw="8" slack="0"/>
<pin id="689" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sum_2_i1/16 "/>
</bind>
</comp>

<comp id="691" class="1004" name="sum_2_i1_cast_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="8" slack="0"/>
<pin id="693" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum_2_i1_cast/16 "/>
</bind>
</comp>

<comp id="696" class="1004" name="sum_3_i1_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="8" slack="1"/>
<pin id="698" dir="0" index="1" bw="8" slack="0"/>
<pin id="699" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sum_3_i1/16 "/>
</bind>
</comp>

<comp id="701" class="1004" name="sum_3_i1_cast_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="8" slack="0"/>
<pin id="703" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum_3_i1_cast/16 "/>
</bind>
</comp>

<comp id="706" class="1004" name="sum_4_i1_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="8" slack="2"/>
<pin id="708" dir="0" index="1" bw="8" slack="0"/>
<pin id="709" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sum_4_i1/17 "/>
</bind>
</comp>

<comp id="711" class="1004" name="sum_4_i1_cast_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="8" slack="0"/>
<pin id="713" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum_4_i1_cast/17 "/>
</bind>
</comp>

<comp id="716" class="1004" name="sum_5_i1_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="8" slack="2"/>
<pin id="718" dir="0" index="1" bw="8" slack="0"/>
<pin id="719" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sum_5_i1/17 "/>
</bind>
</comp>

<comp id="721" class="1004" name="sum_5_i1_cast_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="8" slack="0"/>
<pin id="723" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum_5_i1_cast/17 "/>
</bind>
</comp>

<comp id="726" class="1004" name="sum_6_i1_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="8" slack="3"/>
<pin id="728" dir="0" index="1" bw="8" slack="0"/>
<pin id="729" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sum_6_i1/18 "/>
</bind>
</comp>

<comp id="731" class="1004" name="sum_6_i1_cast_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="8" slack="0"/>
<pin id="733" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum_6_i1_cast/18 "/>
</bind>
</comp>

<comp id="736" class="1004" name="sum_7_i1_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="8" slack="3"/>
<pin id="738" dir="0" index="1" bw="8" slack="0"/>
<pin id="739" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sum_7_i1/18 "/>
</bind>
</comp>

<comp id="741" class="1004" name="sum_7_i1_cast_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="8" slack="0"/>
<pin id="743" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum_7_i1_cast/18 "/>
</bind>
</comp>

<comp id="746" class="1004" name="r_1_7_i1_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="64" slack="0"/>
<pin id="748" dir="0" index="1" bw="8" slack="0"/>
<pin id="749" dir="0" index="2" bw="8" slack="0"/>
<pin id="750" dir="0" index="3" bw="8" slack="1"/>
<pin id="751" dir="0" index="4" bw="8" slack="1"/>
<pin id="752" dir="0" index="5" bw="8" slack="2"/>
<pin id="753" dir="0" index="6" bw="8" slack="2"/>
<pin id="754" dir="0" index="7" bw="8" slack="3"/>
<pin id="755" dir="0" index="8" bw="8" slack="3"/>
<pin id="756" dir="1" index="9" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_1_7_i1/19 "/>
</bind>
</comp>

<comp id="760" class="1004" name="tmp_11_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="64" slack="0"/>
<pin id="762" dir="0" index="1" bw="64" slack="0"/>
<pin id="763" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_11/19 "/>
</bind>
</comp>

<comp id="767" class="1005" name="mlen_read_reg_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="64" slack="2"/>
<pin id="769" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="mlen_read "/>
</bind>
</comp>

<comp id="773" class="1005" name="indvarinc_reg_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="8" slack="0"/>
<pin id="775" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="indvarinc "/>
</bind>
</comp>

<comp id="784" class="1005" name="i_4_reg_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="5" slack="0"/>
<pin id="786" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="789" class="1005" name="ff_reg_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="8" slack="1"/>
<pin id="791" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="ff "/>
</bind>
</comp>

<comp id="794" class="1005" name="tmp_13_reg_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="14" slack="1"/>
<pin id="796" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="806" class="1005" name="i_6_reg_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="5" slack="0"/>
<pin id="808" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_6 "/>
</bind>
</comp>

<comp id="811" class="1005" name="sum7_reg_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="14" slack="1"/>
<pin id="813" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="sum7 "/>
</bind>
</comp>

<comp id="821" class="1005" name="m_addr_1_reg_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="12" slack="1"/>
<pin id="823" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="m_addr_1 "/>
</bind>
</comp>

<comp id="826" class="1005" name="m_addr_2_reg_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="12" slack="1"/>
<pin id="828" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="m_addr_2 "/>
</bind>
</comp>

<comp id="831" class="1005" name="s_addr_1_reg_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="5" slack="3"/>
<pin id="833" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opset="s_addr_1 "/>
</bind>
</comp>

<comp id="836" class="1005" name="mlen_assign_reg_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="64" slack="1"/>
<pin id="838" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mlen_assign "/>
</bind>
</comp>

<comp id="841" class="1005" name="p_rec_reg_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="64" slack="1"/>
<pin id="843" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_rec "/>
</bind>
</comp>

<comp id="846" class="1005" name="ff_1_reg_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="8" slack="1"/>
<pin id="848" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="ff_1 "/>
</bind>
</comp>

<comp id="851" class="1005" name="m_load_1_reg_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="8" slack="3"/>
<pin id="853" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="m_load_1 "/>
</bind>
</comp>

<comp id="856" class="1005" name="m_load_2_reg_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="8" slack="3"/>
<pin id="858" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="m_load_2 "/>
</bind>
</comp>

<comp id="861" class="1005" name="m_addr_3_reg_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="12" slack="1"/>
<pin id="863" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="m_addr_3 "/>
</bind>
</comp>

<comp id="866" class="1005" name="m_addr_4_reg_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="12" slack="1"/>
<pin id="868" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="m_addr_4 "/>
</bind>
</comp>

<comp id="871" class="1005" name="m_load_3_reg_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="8" slack="2"/>
<pin id="873" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="m_load_3 "/>
</bind>
</comp>

<comp id="876" class="1005" name="m_load_4_reg_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="8" slack="2"/>
<pin id="878" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="m_load_4 "/>
</bind>
</comp>

<comp id="881" class="1005" name="m_addr_5_reg_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="12" slack="1"/>
<pin id="883" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="m_addr_5 "/>
</bind>
</comp>

<comp id="886" class="1005" name="m_addr_6_reg_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="12" slack="1"/>
<pin id="888" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="m_addr_6 "/>
</bind>
</comp>

<comp id="891" class="1005" name="m_load_5_reg_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="8" slack="1"/>
<pin id="893" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="m_load_5 "/>
</bind>
</comp>

<comp id="896" class="1005" name="m_load_6_reg_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="8" slack="1"/>
<pin id="898" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="m_load_6 "/>
</bind>
</comp>

<comp id="901" class="1005" name="m_addr_7_reg_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="12" slack="1"/>
<pin id="903" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="m_addr_7 "/>
</bind>
</comp>

<comp id="906" class="1005" name="m_addr_8_reg_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="12" slack="1"/>
<pin id="908" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="m_addr_8 "/>
</bind>
</comp>

<comp id="911" class="1005" name="i_2_cast_reg_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="64" slack="1"/>
<pin id="913" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="i_2_cast "/>
</bind>
</comp>

<comp id="919" class="1005" name="tmp_3_reg_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="8" slack="0"/>
<pin id="921" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="924" class="1005" name="m_addr_reg_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="12" slack="1"/>
<pin id="926" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="m_addr "/>
</bind>
</comp>

<comp id="929" class="1005" name="t_addr_2_reg_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="8" slack="1"/>
<pin id="931" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="t_addr_2 "/>
</bind>
</comp>

<comp id="937" class="1005" name="i_7_reg_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="5" slack="0"/>
<pin id="939" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_7 "/>
</bind>
</comp>

<comp id="942" class="1005" name="tmp_10_reg_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="8" slack="1"/>
<pin id="944" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="952" class="1005" name="t_addr_4_reg_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="8" slack="1"/>
<pin id="954" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="t_addr_4 "/>
</bind>
</comp>

<comp id="957" class="1005" name="t_addr_5_reg_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="8" slack="1"/>
<pin id="959" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="t_addr_5 "/>
</bind>
</comp>

<comp id="962" class="1005" name="s_addr_2_reg_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="5" slack="3"/>
<pin id="964" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opset="s_addr_2 "/>
</bind>
</comp>

<comp id="967" class="1005" name="t_load_1_reg_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="8" slack="3"/>
<pin id="969" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="t_load_1 "/>
</bind>
</comp>

<comp id="972" class="1005" name="t_load_2_reg_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="8" slack="3"/>
<pin id="974" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="t_load_2 "/>
</bind>
</comp>

<comp id="977" class="1005" name="t_addr_6_reg_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="8" slack="1"/>
<pin id="979" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="t_addr_6 "/>
</bind>
</comp>

<comp id="982" class="1005" name="t_addr_7_reg_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="8" slack="1"/>
<pin id="984" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="t_addr_7 "/>
</bind>
</comp>

<comp id="987" class="1005" name="t_load_3_reg_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="8" slack="2"/>
<pin id="989" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="t_load_3 "/>
</bind>
</comp>

<comp id="992" class="1005" name="t_load_4_reg_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="8" slack="2"/>
<pin id="994" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="t_load_4 "/>
</bind>
</comp>

<comp id="997" class="1005" name="t_addr_8_reg_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="8" slack="1"/>
<pin id="999" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="t_addr_8 "/>
</bind>
</comp>

<comp id="1002" class="1005" name="t_addr_9_reg_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="8" slack="1"/>
<pin id="1004" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="t_addr_9 "/>
</bind>
</comp>

<comp id="1007" class="1005" name="t_load_5_reg_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="8" slack="1"/>
<pin id="1009" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="t_load_5 "/>
</bind>
</comp>

<comp id="1012" class="1005" name="t_load_6_reg_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="8" slack="1"/>
<pin id="1014" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="t_load_6 "/>
</bind>
</comp>

<comp id="1017" class="1005" name="t_addr_10_reg_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="8" slack="1"/>
<pin id="1019" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="t_addr_10 "/>
</bind>
</comp>

<comp id="1022" class="1005" name="t_addr_11_reg_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="8" slack="1"/>
<pin id="1024" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="t_addr_11 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="103"><net_src comp="10" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="108"><net_src comp="8" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="4" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="115"><net_src comp="16" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="121"><net_src comp="12" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="122"><net_src comp="110" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="128"><net_src comp="0" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="16" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="135"><net_src comp="16" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="136"><net_src comp="123" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="142"><net_src comp="2" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="16" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="149"><net_src comp="137" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="155"><net_src comp="2" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="16" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="161"><net_src comp="150" pin="3"/><net_sink comp="144" pin=2"/></net>

<net id="167"><net_src comp="0" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="16" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="174"><net_src comp="2" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="16" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="176"><net_src comp="169" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="182"><net_src comp="2" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="16" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="184"><net_src comp="177" pin="3"/><net_sink comp="144" pin=2"/></net>

<net id="190"><net_src comp="2" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="16" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="192"><net_src comp="185" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="198"><net_src comp="2" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="16" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="200"><net_src comp="193" pin="3"/><net_sink comp="144" pin=2"/></net>

<net id="206"><net_src comp="2" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="16" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="208"><net_src comp="201" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="214"><net_src comp="2" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="16" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="216"><net_src comp="209" pin="3"/><net_sink comp="144" pin=2"/></net>

<net id="222"><net_src comp="2" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="16" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="224"><net_src comp="217" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="230"><net_src comp="16" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="231"><net_src comp="80" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="232"><net_src comp="225" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="238"><net_src comp="16" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="239"><net_src comp="144" pin="3"/><net_sink comp="116" pin=1"/></net>

<net id="240"><net_src comp="233" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="246"><net_src comp="16" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="247"><net_src comp="84" pin="0"/><net_sink comp="241" pin=2"/></net>

<net id="248"><net_src comp="241" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="254"><net_src comp="16" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="255"><net_src comp="249" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="261"><net_src comp="16" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="256" pin="3"/><net_sink comp="116" pin=2"/></net>

<net id="272"><net_src comp="0" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="273"><net_src comp="16" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="279"><net_src comp="16" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="280"><net_src comp="274" pin="3"/><net_sink comp="116" pin=2"/></net>

<net id="286"><net_src comp="16" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="287"><net_src comp="281" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="293"><net_src comp="16" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="294"><net_src comp="288" pin="3"/><net_sink comp="116" pin=2"/></net>

<net id="300"><net_src comp="16" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="301"><net_src comp="295" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="307"><net_src comp="16" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="308"><net_src comp="302" pin="3"/><net_sink comp="116" pin=2"/></net>

<net id="314"><net_src comp="16" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="315"><net_src comp="309" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="319"><net_src comp="12" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="326"><net_src comp="316" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="330"><net_src comp="28" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="337"><net_src comp="327" pin="1"/><net_sink comp="331" pin=2"/></net>

<net id="341"><net_src comp="338" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="348"><net_src comp="342" pin="4"/><net_sink comp="338" pin=0"/></net>

<net id="352"><net_src comp="16" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="359"><net_src comp="349" pin="1"/><net_sink comp="353" pin=2"/></net>

<net id="360"><net_src comp="353" pin="4"/><net_sink comp="349" pin=0"/></net>

<net id="370"><net_src comp="364" pin="4"/><net_sink comp="361" pin=0"/></net>

<net id="374"><net_src comp="28" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="381"><net_src comp="371" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="385"><net_src comp="12" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="392"><net_src comp="382" pin="1"/><net_sink comp="386" pin=2"/></net>

<net id="396"><net_src comp="28" pin="0"/><net_sink comp="393" pin=0"/></net>

<net id="403"><net_src comp="393" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="409"><net_src comp="54" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="410"><net_src comp="0" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="411"><net_src comp="6" pin="0"/><net_sink comp="404" pin=2"/></net>

<net id="416"><net_src comp="320" pin="4"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="14" pin="0"/><net_sink comp="412" pin=1"/></net>

<net id="421"><net_src comp="320" pin="4"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="427"><net_src comp="320" pin="4"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="18" pin="0"/><net_sink comp="423" pin=1"/></net>

<net id="432"><net_src comp="331" pin="4"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="438"><net_src comp="331" pin="4"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="30" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="444"><net_src comp="331" pin="4"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="34" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="452"><net_src comp="353" pin="4"/><net_sink comp="449" pin=0"/></net>

<net id="457"><net_src comp="364" pin="4"/><net_sink comp="453" pin=0"/></net>

<net id="458"><net_src comp="38" pin="0"/><net_sink comp="453" pin=1"/></net>

<net id="462"><net_src comp="375" pin="4"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="468"><net_src comp="375" pin="4"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="44" pin="0"/><net_sink comp="464" pin=1"/></net>

<net id="474"><net_src comp="375" pin="4"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="34" pin="0"/><net_sink comp="470" pin=1"/></net>

<net id="481"><net_src comp="48" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="482"><net_src comp="375" pin="4"/><net_sink comp="476" pin=1"/></net>

<net id="483"><net_src comp="50" pin="0"/><net_sink comp="476" pin=2"/></net>

<net id="487"><net_src comp="476" pin="3"/><net_sink comp="484" pin=0"/></net>

<net id="492"><net_src comp="484" pin="1"/><net_sink comp="488" pin=1"/></net>

<net id="496"><net_src comp="488" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="502"><net_src comp="488" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="52" pin="0"/><net_sink comp="498" pin=1"/></net>

<net id="507"><net_src comp="498" pin="2"/><net_sink comp="504" pin=0"/></net>

<net id="508"><net_src comp="504" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="513"><net_src comp="338" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="514"><net_src comp="56" pin="0"/><net_sink comp="509" pin=1"/></net>

<net id="519"><net_src comp="349" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="520"><net_src comp="58" pin="0"/><net_sink comp="515" pin=1"/></net>

<net id="525"><net_src comp="361" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="526"><net_src comp="60" pin="0"/><net_sink comp="521" pin=1"/></net>

<net id="531"><net_src comp="62" pin="0"/><net_sink comp="527" pin=1"/></net>

<net id="535"><net_src comp="527" pin="2"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="541"><net_src comp="64" pin="0"/><net_sink comp="537" pin=1"/></net>

<net id="545"><net_src comp="537" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="551"><net_src comp="66" pin="0"/><net_sink comp="547" pin=1"/></net>

<net id="555"><net_src comp="547" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="561"><net_src comp="68" pin="0"/><net_sink comp="557" pin=1"/></net>

<net id="565"><net_src comp="557" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="571"><net_src comp="70" pin="0"/><net_sink comp="567" pin=1"/></net>

<net id="575"><net_src comp="567" pin="2"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="581"><net_src comp="72" pin="0"/><net_sink comp="577" pin=1"/></net>

<net id="585"><net_src comp="577" pin="2"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="598"><net_src comp="76" pin="0"/><net_sink comp="587" pin=0"/></net>

<net id="599"><net_src comp="144" pin="7"/><net_sink comp="587" pin=1"/></net>

<net id="600"><net_src comp="144" pin="3"/><net_sink comp="587" pin=2"/></net>

<net id="605"><net_src comp="130" pin="3"/><net_sink comp="601" pin=0"/></net>

<net id="606"><net_src comp="587" pin="9"/><net_sink comp="601" pin=1"/></net>

<net id="607"><net_src comp="601" pin="2"/><net_sink comp="130" pin=1"/></net>

<net id="611"><net_src comp="386" pin="4"/><net_sink comp="608" pin=0"/></net>

<net id="615"><net_src comp="386" pin="4"/><net_sink comp="612" pin=0"/></net>

<net id="620"><net_src comp="612" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="621"><net_src comp="338" pin="1"/><net_sink comp="616" pin=1"/></net>

<net id="626"><net_src comp="386" pin="4"/><net_sink comp="622" pin=0"/></net>

<net id="627"><net_src comp="14" pin="0"/><net_sink comp="622" pin=1"/></net>

<net id="632"><net_src comp="608" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="636"><net_src comp="628" pin="2"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="633" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="642"><net_src comp="116" pin="3"/><net_sink comp="638" pin=0"/></net>

<net id="643"><net_src comp="86" pin="0"/><net_sink comp="638" pin=1"/></net>

<net id="644"><net_src comp="638" pin="2"/><net_sink comp="116" pin=1"/></net>

<net id="648"><net_src comp="397" pin="4"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="654"><net_src comp="397" pin="4"/><net_sink comp="650" pin=0"/></net>

<net id="655"><net_src comp="44" pin="0"/><net_sink comp="650" pin=1"/></net>

<net id="660"><net_src comp="397" pin="4"/><net_sink comp="656" pin=0"/></net>

<net id="661"><net_src comp="34" pin="0"/><net_sink comp="656" pin=1"/></net>

<net id="667"><net_src comp="48" pin="0"/><net_sink comp="662" pin=0"/></net>

<net id="668"><net_src comp="397" pin="4"/><net_sink comp="662" pin=1"/></net>

<net id="669"><net_src comp="50" pin="0"/><net_sink comp="662" pin=2"/></net>

<net id="673"><net_src comp="662" pin="3"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="679"><net_src comp="662" pin="3"/><net_sink comp="675" pin=0"/></net>

<net id="680"><net_src comp="14" pin="0"/><net_sink comp="675" pin=1"/></net>

<net id="684"><net_src comp="675" pin="2"/><net_sink comp="681" pin=0"/></net>

<net id="685"><net_src comp="681" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="690"><net_src comp="88" pin="0"/><net_sink comp="686" pin=1"/></net>

<net id="694"><net_src comp="686" pin="2"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="274" pin=2"/></net>

<net id="700"><net_src comp="90" pin="0"/><net_sink comp="696" pin=1"/></net>

<net id="704"><net_src comp="696" pin="2"/><net_sink comp="701" pin=0"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="710"><net_src comp="92" pin="0"/><net_sink comp="706" pin=1"/></net>

<net id="714"><net_src comp="706" pin="2"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="288" pin=2"/></net>

<net id="720"><net_src comp="94" pin="0"/><net_sink comp="716" pin=1"/></net>

<net id="724"><net_src comp="716" pin="2"/><net_sink comp="721" pin=0"/></net>

<net id="725"><net_src comp="721" pin="1"/><net_sink comp="295" pin=2"/></net>

<net id="730"><net_src comp="80" pin="0"/><net_sink comp="726" pin=1"/></net>

<net id="734"><net_src comp="726" pin="2"/><net_sink comp="731" pin=0"/></net>

<net id="735"><net_src comp="731" pin="1"/><net_sink comp="302" pin=2"/></net>

<net id="740"><net_src comp="96" pin="0"/><net_sink comp="736" pin=1"/></net>

<net id="744"><net_src comp="736" pin="2"/><net_sink comp="741" pin=0"/></net>

<net id="745"><net_src comp="741" pin="1"/><net_sink comp="309" pin=2"/></net>

<net id="757"><net_src comp="76" pin="0"/><net_sink comp="746" pin=0"/></net>

<net id="758"><net_src comp="116" pin="3"/><net_sink comp="746" pin=1"/></net>

<net id="759"><net_src comp="116" pin="7"/><net_sink comp="746" pin=2"/></net>

<net id="764"><net_src comp="130" pin="3"/><net_sink comp="760" pin=0"/></net>

<net id="765"><net_src comp="746" pin="9"/><net_sink comp="760" pin=1"/></net>

<net id="766"><net_src comp="760" pin="2"/><net_sink comp="130" pin=1"/></net>

<net id="770"><net_src comp="104" pin="2"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="772"><net_src comp="767" pin="1"/><net_sink comp="342" pin=2"/></net>

<net id="776"><net_src comp="412" pin="2"/><net_sink comp="773" pin=0"/></net>

<net id="777"><net_src comp="773" pin="1"/><net_sink comp="320" pin=2"/></net>

<net id="787"><net_src comp="440" pin="2"/><net_sink comp="784" pin=0"/></net>

<net id="788"><net_src comp="784" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="792"><net_src comp="446" pin="1"/><net_sink comp="789" pin=0"/></net>

<net id="793"><net_src comp="789" pin="1"/><net_sink comp="364" pin=2"/></net>

<net id="797"><net_src comp="449" pin="1"/><net_sink comp="794" pin=0"/></net>

<net id="798"><net_src comp="794" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="799"><net_src comp="794" pin="1"/><net_sink comp="628" pin=1"/></net>

<net id="809"><net_src comp="470" pin="2"/><net_sink comp="806" pin=0"/></net>

<net id="810"><net_src comp="806" pin="1"/><net_sink comp="375" pin=2"/></net>

<net id="814"><net_src comp="488" pin="2"/><net_sink comp="811" pin=0"/></net>

<net id="815"><net_src comp="811" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="816"><net_src comp="811" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="817"><net_src comp="811" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="818"><net_src comp="811" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="819"><net_src comp="811" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="820"><net_src comp="811" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="824"><net_src comp="137" pin="3"/><net_sink comp="821" pin=0"/></net>

<net id="825"><net_src comp="821" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="829"><net_src comp="150" pin="3"/><net_sink comp="826" pin=0"/></net>

<net id="830"><net_src comp="826" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="834"><net_src comp="162" pin="3"/><net_sink comp="831" pin=0"/></net>

<net id="835"><net_src comp="831" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="839"><net_src comp="509" pin="2"/><net_sink comp="836" pin=0"/></net>

<net id="840"><net_src comp="836" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="844"><net_src comp="515" pin="2"/><net_sink comp="841" pin=0"/></net>

<net id="845"><net_src comp="841" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="849"><net_src comp="521" pin="2"/><net_sink comp="846" pin=0"/></net>

<net id="850"><net_src comp="846" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="854"><net_src comp="144" pin="3"/><net_sink comp="851" pin=0"/></net>

<net id="855"><net_src comp="851" pin="1"/><net_sink comp="587" pin=8"/></net>

<net id="859"><net_src comp="144" pin="7"/><net_sink comp="856" pin=0"/></net>

<net id="860"><net_src comp="856" pin="1"/><net_sink comp="587" pin=7"/></net>

<net id="864"><net_src comp="169" pin="3"/><net_sink comp="861" pin=0"/></net>

<net id="865"><net_src comp="861" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="869"><net_src comp="177" pin="3"/><net_sink comp="866" pin=0"/></net>

<net id="870"><net_src comp="866" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="874"><net_src comp="144" pin="3"/><net_sink comp="871" pin=0"/></net>

<net id="875"><net_src comp="871" pin="1"/><net_sink comp="587" pin=6"/></net>

<net id="879"><net_src comp="144" pin="7"/><net_sink comp="876" pin=0"/></net>

<net id="880"><net_src comp="876" pin="1"/><net_sink comp="587" pin=5"/></net>

<net id="884"><net_src comp="185" pin="3"/><net_sink comp="881" pin=0"/></net>

<net id="885"><net_src comp="881" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="889"><net_src comp="193" pin="3"/><net_sink comp="886" pin=0"/></net>

<net id="890"><net_src comp="886" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="894"><net_src comp="144" pin="3"/><net_sink comp="891" pin=0"/></net>

<net id="895"><net_src comp="891" pin="1"/><net_sink comp="587" pin=4"/></net>

<net id="899"><net_src comp="144" pin="7"/><net_sink comp="896" pin=0"/></net>

<net id="900"><net_src comp="896" pin="1"/><net_sink comp="587" pin=3"/></net>

<net id="904"><net_src comp="201" pin="3"/><net_sink comp="901" pin=0"/></net>

<net id="905"><net_src comp="901" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="909"><net_src comp="209" pin="3"/><net_sink comp="906" pin=0"/></net>

<net id="910"><net_src comp="906" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="914"><net_src comp="612" pin="1"/><net_sink comp="911" pin=0"/></net>

<net id="915"><net_src comp="911" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="922"><net_src comp="622" pin="2"/><net_sink comp="919" pin=0"/></net>

<net id="923"><net_src comp="919" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="927"><net_src comp="217" pin="3"/><net_sink comp="924" pin=0"/></net>

<net id="928"><net_src comp="924" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="932"><net_src comp="241" pin="3"/><net_sink comp="929" pin=0"/></net>

<net id="933"><net_src comp="929" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="940"><net_src comp="656" pin="2"/><net_sink comp="937" pin=0"/></net>

<net id="941"><net_src comp="937" pin="1"/><net_sink comp="397" pin=2"/></net>

<net id="945"><net_src comp="662" pin="3"/><net_sink comp="942" pin=0"/></net>

<net id="946"><net_src comp="942" pin="1"/><net_sink comp="686" pin=0"/></net>

<net id="947"><net_src comp="942" pin="1"/><net_sink comp="696" pin=0"/></net>

<net id="948"><net_src comp="942" pin="1"/><net_sink comp="706" pin=0"/></net>

<net id="949"><net_src comp="942" pin="1"/><net_sink comp="716" pin=0"/></net>

<net id="950"><net_src comp="942" pin="1"/><net_sink comp="726" pin=0"/></net>

<net id="951"><net_src comp="942" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="955"><net_src comp="249" pin="3"/><net_sink comp="952" pin=0"/></net>

<net id="956"><net_src comp="952" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="960"><net_src comp="256" pin="3"/><net_sink comp="957" pin=0"/></net>

<net id="961"><net_src comp="957" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="965"><net_src comp="267" pin="3"/><net_sink comp="962" pin=0"/></net>

<net id="966"><net_src comp="962" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="970"><net_src comp="116" pin="3"/><net_sink comp="967" pin=0"/></net>

<net id="971"><net_src comp="967" pin="1"/><net_sink comp="746" pin=8"/></net>

<net id="975"><net_src comp="116" pin="7"/><net_sink comp="972" pin=0"/></net>

<net id="976"><net_src comp="972" pin="1"/><net_sink comp="746" pin=7"/></net>

<net id="980"><net_src comp="274" pin="3"/><net_sink comp="977" pin=0"/></net>

<net id="981"><net_src comp="977" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="985"><net_src comp="281" pin="3"/><net_sink comp="982" pin=0"/></net>

<net id="986"><net_src comp="982" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="990"><net_src comp="116" pin="7"/><net_sink comp="987" pin=0"/></net>

<net id="991"><net_src comp="987" pin="1"/><net_sink comp="746" pin=6"/></net>

<net id="995"><net_src comp="116" pin="3"/><net_sink comp="992" pin=0"/></net>

<net id="996"><net_src comp="992" pin="1"/><net_sink comp="746" pin=5"/></net>

<net id="1000"><net_src comp="288" pin="3"/><net_sink comp="997" pin=0"/></net>

<net id="1001"><net_src comp="997" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="1005"><net_src comp="295" pin="3"/><net_sink comp="1002" pin=0"/></net>

<net id="1006"><net_src comp="1002" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="1010"><net_src comp="116" pin="7"/><net_sink comp="1007" pin=0"/></net>

<net id="1011"><net_src comp="1007" pin="1"/><net_sink comp="746" pin=4"/></net>

<net id="1015"><net_src comp="116" pin="3"/><net_sink comp="1012" pin=0"/></net>

<net id="1016"><net_src comp="1012" pin="1"/><net_sink comp="746" pin=3"/></net>

<net id="1020"><net_src comp="302" pin="3"/><net_sink comp="1017" pin=0"/></net>

<net id="1021"><net_src comp="1017" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="1025"><net_src comp="309" pin="3"/><net_sink comp="1022" pin=0"/></net>

<net id="1026"><net_src comp="1022" pin="1"/><net_sink comp="116" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: s | {3 5 9 10 19 }
	Port: m | {}
	Port: KeccakF_RoundConstan | {}
 - Input state : 
	Port: keccak_absorb : s | {5 8 9 10 18 19 }
	Port: keccak_absorb : m | {5 6 7 8 9 11 12 }
	Port: keccak_absorb : mlen | {1 }
	Port: keccak_absorb : KeccakF_RoundConstan | {5 10 }
  - Chain level:
	State 1
	State 2
		indvarinc : 1
		tmp : 1
		t_addr : 2
		StgValue_27 : 3
		tmp_s : 1
		StgValue_31 : 2
	State 3
		i_cast6 : 1
		tmp_6 : 1
		i_4 : 1
		StgValue_38 : 2
		s_addr : 2
		StgValue_41 : 3
	State 4
		tmp_13 : 1
		tmp_7 : 1
		StgValue_50 : 2
	State 5
		i_1_cast5 : 1
		tmp_8 : 1
		i_6 : 1
		StgValue_60 : 2
		tmp_9 : 1
		tmp_9_cast : 2
		sum7 : 3
		sum7_cast : 4
		m_addr_1 : 5
		m_load_1 : 6
		sum_1_i : 4
		sum_1_i_cast : 4
		m_addr_2 : 5
		m_load_2 : 6
		s_addr_1 : 2
	State 6
		m_addr_3 : 1
		m_load_3 : 2
		m_addr_4 : 1
		m_load_4 : 2
	State 7
		m_addr_5 : 1
		m_load_5 : 2
		m_addr_6 : 1
		m_load_6 : 2
	State 8
		m_addr_7 : 1
		m_load_7 : 2
		m_addr_8 : 1
		m_load_8 : 2
	State 9
		r_1_7_i : 1
		tmp_5 : 2
		StgValue_113 : 2
	State 10
	State 11
		i_2_cast3 : 1
		i_2_cast : 1
		exitcond : 2
		tmp_3 : 1
		StgValue_123 : 3
		sum9 : 2
		sum9_cast : 3
		m_addr : 4
		m_load : 5
		StgValue_129 : 1
	State 12
		StgValue_133 : 1
	State 13
		t_load : 1
	State 14
		tmp_2 : 1
		StgValue_139 : 1
	State 15
		i_3_cast2 : 1
		tmp_4 : 1
		i_7 : 1
		StgValue_146 : 2
		tmp_10 : 1
		tmp_10_cast : 2
		t_addr_4 : 3
		t_load_1 : 4
		sum_1_i1 : 2
		sum_1_i1_cast : 2
		t_addr_5 : 3
		t_load_2 : 4
		s_addr_2 : 2
	State 16
		t_addr_6 : 1
		t_load_3 : 2
		t_addr_7 : 1
		t_load_4 : 2
	State 17
		t_addr_8 : 1
		t_load_5 : 2
		t_addr_9 : 1
		t_load_6 : 2
	State 18
		t_addr_10 : 1
		t_load_7 : 2
		t_addr_11 : 1
		t_load_8 : 2
	State 19
		r_1_7_i1 : 1
		tmp_11 : 2
		StgValue_194 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|
| Operation|         Functional Unit         |  Delay  |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|
|   call   | grp_KeccakF1600_StatePer_fu_404 |  11.799 |   5329  |  18383  |
|----------|---------------------------------|---------|---------|---------|
|          |         indvarinc_fu_412        |    0    |    0    |    15   |
|          |            i_4_fu_440           |    0    |    0    |    15   |
|          |            i_6_fu_470           |    0    |    0    |    15   |
|          |           sum7_fu_488           |    0    |    0    |    21   |
|    add   |        mlen_assign_fu_509       |    0    |    0    |    71   |
|          |           p_rec_fu_515          |    0    |    0    |    71   |
|          |           ff_1_fu_521           |    0    |    0    |    15   |
|          |           tmp_3_fu_622          |    0    |    0    |    15   |
|          |           sum9_fu_628           |    0    |    0    |    21   |
|          |            i_7_fu_656           |    0    |    0    |    15   |
|----------|---------------------------------|---------|---------|---------|
|    xor   |           tmp_5_fu_601          |    0    |    0    |    71   |
|          |          tmp_11_fu_760          |    0    |    0    |    71   |
|----------|---------------------------------|---------|---------|---------|
|          |           tmp_s_fu_423          |    0    |    0    |    11   |
|          |           tmp_6_fu_434          |    0    |    0    |    11   |
|   icmp   |           tmp_7_fu_453          |    0    |    0    |    11   |
|          |           tmp_8_fu_464          |    0    |    0    |    11   |
|          |         exitcond_fu_616         |    0    |    0    |    29   |
|          |           tmp_4_fu_650          |    0    |    0    |    11   |
|----------|---------------------------------|---------|---------|---------|
|   read   |      mlen_read_read_fu_104      |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |            tmp_fu_418           |    0    |    0    |    0    |
|          |          i_cast6_fu_429         |    0    |    0    |    0    |
|          |         i_1_cast5_fu_459        |    0    |    0    |    0    |
|          |        tmp_9_cast_fu_484        |    0    |    0    |    0    |
|          |         sum7_cast_fu_493        |    0    |    0    |    0    |
|          |       sum_1_i_cast_fu_504       |    0    |    0    |    0    |
|          |       sum_2_i_cast_fu_532       |    0    |    0    |    0    |
|          |       sum_3_i_cast_fu_542       |    0    |    0    |    0    |
|          |       sum_4_i_cast_fu_552       |    0    |    0    |    0    |
|          |       sum_5_i_cast_fu_562       |    0    |    0    |    0    |
|          |       sum_6_i_cast_fu_572       |    0    |    0    |    0    |
|   zext   |       sum_7_i_cast_fu_582       |    0    |    0    |    0    |
|          |         i_2_cast3_fu_608        |    0    |    0    |    0    |
|          |         i_2_cast_fu_612         |    0    |    0    |    0    |
|          |         sum9_cast_fu_633        |    0    |    0    |    0    |
|          |         i_3_cast2_fu_645        |    0    |    0    |    0    |
|          |        tmp_10_cast_fu_670       |    0    |    0    |    0    |
|          |       sum_1_i1_cast_fu_681      |    0    |    0    |    0    |
|          |       sum_2_i1_cast_fu_691      |    0    |    0    |    0    |
|          |       sum_3_i1_cast_fu_701      |    0    |    0    |    0    |
|          |       sum_4_i1_cast_fu_711      |    0    |    0    |    0    |
|          |       sum_5_i1_cast_fu_721      |    0    |    0    |    0    |
|          |       sum_6_i1_cast_fu_731      |    0    |    0    |    0    |
|          |       sum_7_i1_cast_fu_741      |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   trunc  |            ff_fu_446            |    0    |    0    |    0    |
|          |          tmp_13_fu_449          |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |           tmp_9_fu_476          |    0    |    0    |    0    |
|bitconcatenate|          r_1_7_i_fu_587         |    0    |    0    |    0    |
|          |          tmp_10_fu_662          |    0    |    0    |    0    |
|          |         r_1_7_i1_fu_746         |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |          sum_1_i_fu_498         |    0    |    0    |    0    |
|          |          sum_2_i_fu_527         |    0    |    0    |    0    |
|          |          sum_3_i_fu_537         |    0    |    0    |    0    |
|          |          sum_4_i_fu_547         |    0    |    0    |    0    |
|          |          sum_5_i_fu_557         |    0    |    0    |    0    |
|          |          sum_6_i_fu_567         |    0    |    0    |    0    |
|          |          sum_7_i_fu_577         |    0    |    0    |    0    |
|    or    |           tmp_2_fu_638          |    0    |    0    |    0    |
|          |         sum_1_i1_fu_675         |    0    |    0    |    0    |
|          |         sum_2_i1_fu_686         |    0    |    0    |    0    |
|          |         sum_3_i1_fu_696         |    0    |    0    |    0    |
|          |         sum_4_i1_fu_706         |    0    |    0    |    0    |
|          |         sum_5_i1_fu_716         |    0    |    0    |    0    |
|          |         sum_6_i1_fu_726         |    0    |    0    |    0    |
|          |         sum_7_i1_fu_736         |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   Total  |                                 |  11.799 |   5329  |  18883  |
|----------|---------------------------------|---------|---------|---------|

Memories:
+----+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |
+----+--------+--------+--------+
|  t |    1   |    0   |    0   |
+----+--------+--------+--------+
|Total|    1   |    0   |    0   |
+----+--------+--------+--------+

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|    ff1_reg_361    |    8   |
|    ff_1_reg_846   |    8   |
|     ff_reg_789    |    8   |
|    i_1_reg_371    |    5   |
|  i_2_cast_reg_911 |   64   |
|    i_2_reg_382    |    8   |
|    i_3_reg_393    |    5   |
|    i_4_reg_784    |    5   |
|    i_5_reg_338    |   64   |
|    i_6_reg_806    |    5   |
|    i_7_reg_937    |    5   |
|     i_reg_327     |    5   |
| indvarinc_reg_773 |    8   |
|   invdar_reg_316  |    8   |
|  m_addr_1_reg_821 |   12   |
|  m_addr_2_reg_826 |   12   |
|  m_addr_3_reg_861 |   12   |
|  m_addr_4_reg_866 |   12   |
|  m_addr_5_reg_881 |   12   |
|  m_addr_6_reg_886 |   12   |
|  m_addr_7_reg_901 |   12   |
|  m_addr_8_reg_906 |   12   |
|   m_addr_reg_924  |   12   |
|  m_load_1_reg_851 |    8   |
|  m_load_2_reg_856 |    8   |
|  m_load_3_reg_871 |    8   |
|  m_load_4_reg_876 |    8   |
|  m_load_5_reg_891 |    8   |
|  m_load_6_reg_896 |    8   |
|mlen_assign_reg_836|   64   |
| mlen_read_reg_767 |   64   |
|  p_0_rec_reg_349  |   64   |
|   p_rec_reg_841   |   64   |
|  s_addr_1_reg_831 |    5   |
|  s_addr_2_reg_962 |    5   |
|    sum7_reg_811   |   14   |
| t_addr_10_reg_1017|    8   |
| t_addr_11_reg_1022|    8   |
|  t_addr_2_reg_929 |    8   |
|  t_addr_4_reg_952 |    8   |
|  t_addr_5_reg_957 |    8   |
|  t_addr_6_reg_977 |    8   |
|  t_addr_7_reg_982 |    8   |
|  t_addr_8_reg_997 |    8   |
| t_addr_9_reg_1002 |    8   |
|  t_load_1_reg_967 |    8   |
|  t_load_2_reg_972 |    8   |
|  t_load_3_reg_987 |    8   |
|  t_load_4_reg_992 |    8   |
| t_load_5_reg_1007 |    8   |
| t_load_6_reg_1012 |    8   |
|   tmp_10_reg_942  |    8   |
|   tmp_13_reg_794  |   14   |
|   tmp_3_reg_919   |    8   |
+-------------------+--------+
|       Total       |   792  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_116 |  p0  |  13  |   8  |   104  ||    56   |
| grp_access_fu_116 |  p1  |   4  |   8  |   32   ||    15   |
| grp_access_fu_116 |  p2  |   8  |   0  |    0   ||    41   |
| grp_access_fu_130 |  p0  |   3  |   5  |   15   ||    15   |
| grp_access_fu_130 |  p1  |   3  |  64  |   192  ||    15   |
| grp_access_fu_144 |  p0  |  10  |  12  |   120  ||    47   |
| grp_access_fu_144 |  p2  |   8  |   0  |    0   ||    41   |
|  p_0_rec_reg_349  |  p0  |   2  |  64  |   128  ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   591  || 13.1605 ||   239   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |   11   |  5329  |  18883 |
|   Memory  |    1   |    -   |    0   |    0   |
|Multiplexer|    -   |   13   |    -   |   239  |
|  Register |    -   |    -   |   792  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |   24   |  6121  |  19122 |
+-----------+--------+--------+--------+--------+
