     loop_my.c:10 0:43:1:  %retval = alloca i32, align 4
     loop_my.c:10 0:44:1:  %a = alloca i8, align 1
     loop_my.c:10 0:45:1:  %b = alloca i8, align 1
     loop_my.c:10 0:46:1:  store i32 0, i32* %retval, align 4
     loop_my.c:12 7:47:1:  call void @llvm.dbg.declare(metadata i8* %a, metadata !24, metadata !DIExpression()), !dbg !26
     loop_my.c:13 7:48:1:  call void @llvm.dbg.declare(metadata i8* %b, metadata !27, metadata !DIExpression()), !dbg !28
     loop_my.c:14 2:49:1:  call void @klee_make_symbolic(i8* %a, i64 1, i8* getelementptr inbounds ([2 x i8], [2 x i8]* @.str, i64 0, i64 0)), !dbg !16
     loop_my.c:15 2:50:1:  call void @klee_make_symbolic(i8* %b, i64 1, i8* getelementptr inbounds ([2 x i8], [2 x i8]* @.str.1, i64 0, i64 0)), !dbg !17
     loop_my.c:16 7:51:1:  %0 = load i8, i8* %a, align 1, !dbg !18
     loop_my.c:16 7:52:1:  %conv = sext i8 %0 to i32, !dbg !18
     loop_my.c:16 10:53:1:  %1 = load i8, i8* %b, align 1, !dbg !19
     loop_my.c:16 10:54:1:  %conv1 = sext i8 %1 to i32, !dbg !19
     loop_my.c:16 2:55:1:  %call = call i32 @loop(i32 %conv, i32 %conv1), !dbg !20
     loop_my.c:3 0:12:1:  %retval = alloca i32, align 4
     loop_my.c:3 0:13:1:  %a.addr = alloca i32, align 4
     loop_my.c:3 0:14:1:  %b.addr = alloca i32, align 4
     loop_my.c:3 0:15:1:  store i32 %a, i32* %a.addr, align 4
     loop_my.c:3 14:16:1:  call void @llvm.dbg.declare(metadata i32* %a.addr, metadata !11, metadata !DIExpression()), !dbg !12
     loop_my.c:3 0:17:1:  store i32 %b, i32* %b.addr, align 4
     loop_my.c:3 21:18:1:  call void @llvm.dbg.declare(metadata i32* %b.addr, metadata !13, metadata !DIExpression()), !dbg !14
     loop_my.c:5 2:19:1:  br label %while.cond, !dbg !15
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:2:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:8 1:34:2:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:2:  ret i32 0, !dbg !21
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:3:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:8 1:34:3:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:3:  ret i32 0, !dbg !21
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:4:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:8 1:34:4:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:4:  ret i32 0, !dbg !21
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:5:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:8 1:34:5:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:5:  ret i32 0, !dbg !21
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:6:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:8 1:34:6:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:6:  ret i32 0, !dbg !21
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:7:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:8 1:34:7:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:7:  ret i32 0, !dbg !21
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:8:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:8 1:34:8:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:8:  ret i32 0, !dbg !21
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:9:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:8 1:34:9:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:9:  ret i32 0, !dbg !21
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:10:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:8 1:34:10:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:10:  ret i32 0, !dbg !21
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:11:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:8 1:34:11:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:11:  ret i32 0, !dbg !21
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:12:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:8 1:34:12:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:12:  ret i32 0, !dbg !21
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:13:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:8 1:34:13:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:13:  ret i32 0, !dbg !21
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:14:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:8 1:34:14:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:14:  ret i32 0, !dbg !21
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:15:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:8 1:34:15:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:15:  ret i32 0, !dbg !21
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:16:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:8 1:34:16:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:16:  ret i32 0, !dbg !21
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:17:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:8 1:34:17:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:17:  ret i32 0, !dbg !21
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:18:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:8 1:34:18:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:18:  ret i32 0, !dbg !21
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:19:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:8 1:34:19:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:19:  ret i32 0, !dbg !21
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:20:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:8 1:34:20:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:20:  ret i32 0, !dbg !21
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:21:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:8 1:34:21:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:21:  ret i32 0, !dbg !21
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:22:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:8 1:34:22:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:22:  ret i32 0, !dbg !21
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:23:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:8 1:34:23:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:23:  ret i32 0, !dbg !21
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:24:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:8 1:34:24:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:24:  ret i32 0, !dbg !21
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:25:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:8 1:34:25:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:25:  ret i32 0, !dbg !21
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:26:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:8 1:34:26:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:26:  ret i32 0, !dbg !21
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:27:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:8 1:34:27:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:27:  ret i32 0, !dbg !21
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:28:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:8 1:34:28:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:28:  ret i32 0, !dbg !21
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:29:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:8 1:34:29:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:29:  ret i32 0, !dbg !21
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:30:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:8 1:34:30:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:30:  ret i32 0, !dbg !21
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:31:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:8 1:34:31:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:31:  ret i32 0, !dbg !21
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:32:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:8 1:34:32:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:32:  ret i32 0, !dbg !21
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:33:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:8 1:34:33:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:33:  ret i32 0, !dbg !21
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:34:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:8 1:34:34:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:34:  ret i32 0, !dbg !21
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:35:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:8 1:34:35:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:35:  ret i32 0, !dbg !21
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:36:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:8 1:34:36:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:36:  ret i32 0, !dbg !21
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:37:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:8 1:34:37:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:37:  ret i32 0, !dbg !21
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:38:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:8 1:34:38:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:38:  ret i32 0, !dbg !21
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:39:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:8 1:34:39:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:39:  ret i32 0, !dbg !21
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:40:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:8 1:34:40:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:40:  ret i32 0, !dbg !21
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:41:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:8 1:34:41:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:41:  ret i32 0, !dbg !21
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:42:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:8 1:34:42:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:42:  ret i32 0, !dbg !21
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:43:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:8 1:34:43:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:43:  ret i32 0, !dbg !21
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:44:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:8 1:34:44:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:44:  ret i32 0, !dbg !21
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:45:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:8 1:34:45:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:45:  ret i32 0, !dbg !21
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:46:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:8 1:34:46:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:46:  ret i32 0, !dbg !21
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:47:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:8 1:34:47:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:47:  ret i32 0, !dbg !21
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:48:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:8 1:34:48:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:48:  ret i32 0, !dbg !21
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:49:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:8 1:34:49:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:49:  ret i32 0, !dbg !21
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:50:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:8 1:34:50:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:50:  ret i32 0, !dbg !21
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:51:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:8 1:34:51:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:51:  ret i32 0, !dbg !21
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:52:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:8 1:34:52:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:52:  ret i32 0, !dbg !21
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:53:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:8 1:34:53:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:53:  ret i32 0, !dbg !21
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:54:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:8 1:34:54:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:54:  ret i32 0, !dbg !21
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:55:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:8 1:34:55:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:55:  ret i32 0, !dbg !21
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:56:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:8 1:34:56:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:56:  ret i32 0, !dbg !21
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:57:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:8 1:34:57:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:57:  ret i32 0, !dbg !21
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:58:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:8 1:34:58:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:58:  ret i32 0, !dbg !21
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:59:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:8 1:34:59:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:59:  ret i32 0, !dbg !21
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:60:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:8 1:34:60:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:60:  ret i32 0, !dbg !21
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:61:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:8 1:34:61:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:61:  ret i32 0, !dbg !21
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:62:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:8 1:34:62:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:62:  ret i32 0, !dbg !21
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:63:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:8 1:34:63:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:63:  ret i32 0, !dbg !21
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:64:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:8 1:34:64:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:64:  ret i32 0, !dbg !21
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:65:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:8 1:34:65:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:65:  ret i32 0, !dbg !21
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:66:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:8 1:34:66:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:66:  ret i32 0, !dbg !21
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:67:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:8 1:34:67:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:67:  ret i32 0, !dbg !21
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:68:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:8 1:34:68:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:68:  ret i32 0, !dbg !21
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:69:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:8 1:34:69:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:69:  ret i32 0, !dbg !21
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:70:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:8 1:34:70:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:70:  ret i32 0, !dbg !21
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:71:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:8 1:34:71:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:71:  ret i32 0, !dbg !21
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:72:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:8 1:34:72:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:72:  ret i32 0, !dbg !21
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:73:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:8 1:34:73:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:73:  ret i32 0, !dbg !21
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:74:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:8 1:34:74:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:74:  ret i32 0, !dbg !21
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:75:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:8 1:34:75:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:75:  ret i32 0, !dbg !21
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:76:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:8 1:34:76:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:76:  ret i32 0, !dbg !21
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:77:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:8 1:34:77:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:77:  ret i32 0, !dbg !21
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:78:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:8 1:34:78:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:78:  ret i32 0, !dbg !21
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:79:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:8 1:34:79:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:79:  ret i32 0, !dbg !21
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:80:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:8 1:34:80:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:80:  ret i32 0, !dbg !21
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:81:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:8 1:34:81:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:81:  ret i32 0, !dbg !21
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:82:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:8 1:34:82:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:82:  ret i32 0, !dbg !21
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:83:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:8 1:34:83:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:83:  ret i32 0, !dbg !21
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:84:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:8 1:34:84:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:84:  ret i32 0, !dbg !21
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:85:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:8 1:34:85:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:85:  ret i32 0, !dbg !21
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:86:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:8 1:34:86:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:86:  ret i32 0, !dbg !21
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:87:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:8 1:34:87:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:87:  ret i32 0, !dbg !21
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:88:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:8 1:34:88:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:88:  ret i32 0, !dbg !21
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:89:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:8 1:34:89:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:89:  ret i32 0, !dbg !21
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:90:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:8 1:34:90:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:90:  ret i32 0, !dbg !21
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:91:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:8 1:34:91:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:91:  ret i32 0, !dbg !21
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:92:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:8 1:34:92:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:92:  ret i32 0, !dbg !21
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:93:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:8 1:34:93:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:93:  ret i32 0, !dbg !21
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:94:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:8 1:34:94:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:94:  ret i32 0, !dbg !21
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:95:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:8 1:34:95:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:95:  ret i32 0, !dbg !21
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:96:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:8 1:34:96:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:96:  ret i32 0, !dbg !21
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:97:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:8 1:34:97:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:97:  ret i32 0, !dbg !21
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:98:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:8 1:34:98:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:98:  ret i32 0, !dbg !21
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:99:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:8 1:34:99:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:99:  ret i32 0, !dbg !21
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:100:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:8 1:34:100:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:100:  ret i32 0, !dbg !21
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:101:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:8 1:34:101:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:101:  ret i32 0, !dbg !21
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:102:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:8 1:34:102:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:102:  ret i32 0, !dbg !21
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:103:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:8 1:34:103:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:103:  ret i32 0, !dbg !21
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:104:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:8 1:34:104:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:104:  ret i32 0, !dbg !21
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:105:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:8 1:34:105:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:105:  ret i32 0, !dbg !21
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:106:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:8 1:34:106:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:106:  ret i32 0, !dbg !21
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:107:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:8 1:34:107:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:107:  ret i32 0, !dbg !21
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:108:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:8 1:34:108:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:108:  ret i32 0, !dbg !21
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:109:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:8 1:34:109:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:109:  ret i32 0, !dbg !21
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:110:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:8 1:34:110:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:110:  ret i32 0, !dbg !21
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:111:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:8 1:34:111:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:111:  ret i32 0, !dbg !21
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:112:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:8 1:34:112:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:112:  ret i32 0, !dbg !21
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:113:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:8 1:34:113:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:113:  ret i32 0, !dbg !21
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:114:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:8 1:34:114:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:114:  ret i32 0, !dbg !21
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:115:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:8 1:34:115:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:115:  ret i32 0, !dbg !21
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:116:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:8 1:34:116:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:116:  ret i32 0, !dbg !21
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:117:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:8 1:34:117:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:117:  ret i32 0, !dbg !21
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:118:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:8 1:34:118:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:118:  ret i32 0, !dbg !21
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:119:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:8 1:34:119:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:119:  ret i32 0, !dbg !21
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:120:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:8 1:34:120:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:120:  ret i32 0, !dbg !21
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:121:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:8 1:34:121:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:121:  ret i32 0, !dbg !21
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:122:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:8 1:34:122:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:122:  ret i32 0, !dbg !21
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:123:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:8 1:34:123:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:123:  ret i32 0, !dbg !21
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:124:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:8 1:34:124:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:124:  ret i32 0, !dbg !21
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:125:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:8 1:34:125:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:125:  ret i32 0, !dbg !21
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:126:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:8 1:34:126:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:126:  ret i32 0, !dbg !21
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:127:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:8 1:34:127:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:127:  ret i32 0, !dbg !21
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:128:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:8 1:34:128:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:128:  ret i32 0, !dbg !21
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:129:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:8 1:34:129:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:129:  ret i32 0, !dbg !21
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:130:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:8 1:34:130:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:130:  ret i32 0, !dbg !21
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:131:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:8 1:34:131:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:131:  ret i32 0, !dbg !21
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:132:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:8 1:34:132:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:132:  ret i32 0, !dbg !21
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:133:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:8 1:34:133:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:133:  ret i32 0, !dbg !21
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:134:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:8 1:34:134:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:134:  ret i32 0, !dbg !21
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:135:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:8 1:34:135:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:135:  ret i32 0, !dbg !21
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:136:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:8 1:34:136:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:136:  ret i32 0, !dbg !21
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:137:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:8 1:34:137:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:137:  ret i32 0, !dbg !21
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:138:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:8 1:34:138:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:138:  ret i32 0, !dbg !21
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:139:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:8 1:34:139:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:139:  ret i32 0, !dbg !21
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:140:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:8 1:34:140:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:140:  ret i32 0, !dbg !21
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:141:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:8 1:34:141:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:141:  ret i32 0, !dbg !21
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:142:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:8 1:34:142:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:142:  ret i32 0, !dbg !21
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:143:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:8 1:34:143:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:143:  ret i32 0, !dbg !21
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:144:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:8 1:34:144:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:144:  ret i32 0, !dbg !21
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:145:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:8 1:34:145:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:145:  ret i32 0, !dbg !21
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:146:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:8 1:34:146:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:146:  ret i32 0, !dbg !21
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:147:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:8 1:34:147:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:147:  ret i32 0, !dbg !21
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:148:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:8 1:34:148:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:148:  ret i32 0, !dbg !21
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:149:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:8 1:34:149:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:149:  ret i32 0, !dbg !21
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:150:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:8 1:34:150:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:150:  ret i32 0, !dbg !21
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:151:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:8 1:34:151:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:151:  ret i32 0, !dbg !21
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:152:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:8 1:34:152:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:152:  ret i32 0, !dbg !21
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:153:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:8 1:34:153:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:153:  ret i32 0, !dbg !21
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:154:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:8 1:34:154:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:154:  ret i32 0, !dbg !21
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:155:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:8 1:34:155:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:155:  ret i32 0, !dbg !21
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:156:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:8 1:34:156:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:156:  ret i32 0, !dbg !21
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:157:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:8 1:34:157:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:157:  ret i32 0, !dbg !21
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:158:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:8 1:34:158:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:158:  ret i32 0, !dbg !21
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:159:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:8 1:34:159:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:159:  ret i32 0, !dbg !21
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:160:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:8 1:34:160:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:160:  ret i32 0, !dbg !21
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:161:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:8 1:34:161:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:161:  ret i32 0, !dbg !21
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:162:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:8 1:34:162:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:162:  ret i32 0, !dbg !21
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:163:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:8 1:34:163:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:163:  ret i32 0, !dbg !21
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:164:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:8 1:34:164:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:164:  ret i32 0, !dbg !21
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:165:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:8 1:34:165:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:165:  ret i32 0, !dbg !21
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:166:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:8 1:34:166:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:166:  ret i32 0, !dbg !21
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:167:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:8 1:34:167:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:167:  ret i32 0, !dbg !21
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:168:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:8 1:34:168:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:168:  ret i32 0, !dbg !21
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:169:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:8 1:34:169:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:169:  ret i32 0, !dbg !21
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:170:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:8 1:34:170:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:170:  ret i32 0, !dbg !21
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:171:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:8 1:34:171:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:171:  ret i32 0, !dbg !21
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:172:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:8 1:34:172:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:172:  ret i32 0, !dbg !21
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:173:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:8 1:34:173:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:173:  ret i32 0, !dbg !21
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:174:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:8 1:34:174:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:174:  ret i32 0, !dbg !21
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:175:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:8 1:34:175:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:175:  ret i32 0, !dbg !21
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:176:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:8 1:34:176:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:176:  ret i32 0, !dbg !21
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:177:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:8 1:34:177:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:177:  ret i32 0, !dbg !21
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:178:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:8 1:34:178:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:178:  ret i32 0, !dbg !21
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:179:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:8 1:34:179:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:179:  ret i32 0, !dbg !21
     loop_my.c:6 4:27:1:  %1 = load i32, i32* %a.addr, align 4, !dbg !18
     loop_my.c:6 4:28:1:  %inc = add nsw i32 %1, 1, !dbg !18
     loop_my.c:6 4:29:1:  store i32 %inc, i32* %a.addr, align 4, !dbg !18
     loop_my.c:5 2:30:1:  br label %while.cond, !dbg !15, !llvm.loop !19
     loop_my.c:5 9:22:1:  %0 = load i32, i32* %a.addr, align 4, !dbg !16
     loop_my.c:5 11:23:1:  %cmp = icmp slt i32 %0, 50, !dbg !17
     loop_my.c:5 2:24:1:  br i1 %cmp, label %while.body, label %while.end, !dbg !15
     loop_my.c:8 1:33:1:  %2 = load i32, i32* %retval, align 4, !dbg !20
     loop_my.c:8 1:34:1:  ret i32 %2, !dbg !20
     loop_my.c:17 2:56:1:  ret i32 0, !dbg !21
