// Seed: 2495831179
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  assign module_1.id_0 = 0;
  input wire id_2;
  output wire id_1;
  parameter id_9 = -1;
endmodule
module module_1 (
    output uwire id_0,
    output tri0  id_1
);
  wire id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
endmodule
module module_0 (
    input wor id_0,
    output supply1 id_1,
    output supply1 id_2,
    output supply1 id_3,
    input supply1 id_4,
    input uwire id_5,
    input wire id_6,
    input supply0 id_7,
    output tri0 id_8,
    output supply0 id_9,
    input supply0 module_2
    , id_24,
    input uwire id_11,
    output tri id_12,
    input tri1 id_13,
    input tri id_14,
    output supply0 id_15,
    input tri1 id_16,
    input supply0 id_17,
    output wire id_18,
    input uwire id_19,
    output wand id_20,
    input wand id_21,
    input uwire id_22
);
endmodule : SymbolIdentifier
module module_3 (
    input  wand  id_0,
    output tri0  id_1,
    output tri1  id_2,
    input  uwire id_3,
    output tri0  id_4,
    output tri0  id_5,
    output tri1  id_6
);
  wire id_8;
  wire id_9;
  wire id_10;
  ;
  module_2 modCall_1 (
      id_0,
      id_5,
      id_4,
      id_1,
      id_3,
      id_0,
      id_0,
      id_0,
      id_1,
      id_1,
      id_3,
      id_0,
      id_2,
      id_0,
      id_3,
      id_2,
      id_3,
      id_3,
      id_5,
      id_3,
      id_6,
      id_0,
      id_0
  );
  always @(negedge id_10 or negedge id_10 or posedge 1) $signed(60);
  ;
endmodule
