// Seed: 3610637971
module module_0;
  id_1 :
  assert property (@(posedge id_1) 1'h0)
  else $display(id_1, id_1);
  always @(*) begin
    id_1 <= 1;
  end
  assign id_1 = 1'h0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_5 = id_5;
  module_0();
  assign id_3[1] = 1'b0;
  assign id_1 = id_1 < id_2;
endmodule
