#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Mar 15 20:30:26 2019
# Process ID: 6940
# Current directory: /home/lledoux/Desktop/PhD/ML/C/mnist-3lnn/posits_raw_for_tb_and_inf
# Command line: vivado
# Log file: /home/lledoux/Desktop/PhD/ML/C/mnist-3lnn/posits_raw_for_tb_and_inf/vivado.log
# Journal file: /home/lledoux/Desktop/PhD/ML/C/mnist-3lnn/posits_raw_for_tb_and_inf/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/lledoux/Desktop/PhD/fpga/my_posits/my_posits.xpr
update_compile_order -fileset sources_1
launch_simulation
source tb_mnist_3lnn_width_conv.tcl
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
relaunch_sim
run all
open_bd_design {/home/lledoux/Desktop/PhD/fpga/my_posits/my_posits.srcs/sources_1/bd/overlay_design/overlay_design.bd}
update_module_reference overlay_design_pkt_txbusif_0_1
update_module_reference overlay_design_width_widden_0_1
delete_bd_objs [get_bd_nets xlconstant_0_dout1]
undo
delete_bd_objs [get_bd_nets xlconstant_0_dout1]
connect_bd_net [get_bd_pins const_0/dout] [get_bd_pins pkt_txbusif_0/iff_sow]
connect_bd_net [get_bd_pins pkt_txbusif_0/ieng_act] [get_bd_pins const1/dout]
connect_bd_net [get_bd_pins width_widden_0/sow_i] [get_bd_pins const_0/dout]
regenerate_bd_layout -routing
regenerate_bd_layout
regenerate_bd_layout -routing
save_bd_design
make_wrapper -files [get_files /home/lledoux/Desktop/PhD/fpga/my_posits/my_posits.srcs/sources_1/bd/overlay_design/overlay_design.bd] -top
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_run impl_1
open_bd_design {/home/lledoux/Desktop/PhD/fpga/my_posits/my_posits.srcs/sources_1/bd/overlay_design/overlay_design.bd}
write_bd_tcl -force /home/lledoux/Desktop/PhD/fpga/my_posits/pynq_files/mnist.tcl
file copy -force /home/lledoux/Desktop/PhD/fpga/my_posits/my_posits.runs/impl_1/overlay_design_wrapper.bit /home/lledoux/Desktop/PhD/fpga/my_posits/pynq_files/mnist.bit
close_sim
