#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_000000000085bab0 .scope module, "tb_clk_test" "tb_clk_test" 2 4;
 .timescale 0 0;
P_0000000000859f90 .param/l "CLK_PERIOD" 1 2 18, +C4<00000000000000000000000000001010>;
v00000000008add90_0 .var "clk", 0 0;
v00000000008ade30_0 .var "data_in", 15 0;
v00000000008aded0_0 .net "data_out", 15 0, v0000000000856130_0;  1 drivers
v0000000000de65d0_0 .var "rst", 0 0;
S_0000000000855e70 .scope module, "clk_t" "clk_test" 2 10, 3 1 0, S_000000000085bab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 16 "data_in"
    .port_info 3 /OUTPUT 16 "data_out"
v0000000000855ff0_0 .net "clk", 0 0, v00000000008add90_0;  1 drivers
v0000000000856090_0 .net "data_in", 15 0, v00000000008ade30_0;  1 drivers
v0000000000856130_0 .var "data_out", 15 0;
v00000000008561d0_0 .net "rst", 0 0, v0000000000de65d0_0;  1 drivers
E_0000000000859d50 .event posedge, v00000000008561d0_0, v0000000000855ff0_0;
S_00000000008adc10 .scope begin, "monitor" "monitor" 2 39, 2 39 0, S_000000000085bab0;
 .timescale 0 0;
    .scope S_0000000000855e70;
T_0 ;
    %wait E_0000000000859d50;
    %load/vec4 v00000000008561d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000000000856130_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 10, 0, 32;
    %load/vec4 v0000000000856090_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_0.2, 5;
    %pushi/vec4 5, 0, 16;
    %assign/vec4 v0000000000856130_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000000000856130_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000000000085bab0;
T_1 ;
    %delay 5, 0;
    %load/vec4 v00000000008add90_0;
    %inv;
    %store/vec4 v00000000008add90_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_000000000085bab0;
T_2 ;
    %delay 1, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0000000000de65d0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000008add90_0, 0;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000000008ade30_0, 0, 16;
    %delay 30, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000de65d0_0, 0;
    %delay 30, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000de65d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008add90_0, 0;
    %delay 30, 0;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v00000000008ade30_0, 0, 16;
    %delay 30, 0;
    %pushi/vec4 12, 0, 16;
    %store/vec4 v00000000008ade30_0, 0, 16;
    %delay 30, 0;
    %pushi/vec4 5, 0, 16;
    %store/vec4 v00000000008ade30_0, 0, 16;
    %delay 30, 0;
    %vpi_call 2 36 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_000000000085bab0;
T_3 ;
    %fork t_1, S_00000000008adc10;
    %jmp t_0;
    .scope S_00000000008adc10;
t_1 ;
    %vpi_call 2 40 "$monitor", $time, "  |  in=%d  |  out=%d", v00000000008ade30_0, v00000000008aded0_0 {0 0 0};
    %end;
    .scope S_000000000085bab0;
t_0 %join;
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "clk_tb.v";
    "./clk_test.v";
