
==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns -449.84

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns -0.91

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.91

==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: qnr.dep[13]$_DFFE_PN0P_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.24    0.24 ^ input external delay
    65  249.60    0.00    0.00    0.24 ^ rst (in)
                                         rst (net)
                  0.25    0.20    0.44 ^ qnr.dep[13]$_DFFE_PN0P_/RN (DFFR_X1)
                                  0.44   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ qnr.dep[13]$_DFFE_PN0P_/CK (DFFR_X1)
                          0.49    0.49   library removal time
                                  0.49   data required time
-----------------------------------------------------------------------------
                                  0.49   data required time
                                 -0.44   data arrival time
-----------------------------------------------------------------------------
                                 -0.05   slack (VIOLATED)


Startpoint: rle.rle.sample_cnt[0]$_SDFFCE_PP1P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: rle.rle.sample_cnt[0]$_SDFFCE_PP1P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ rle.rle.sample_cnt[0]$_SDFFCE_PP1P_/CK (DFF_X1)
     1    1.74    0.01    0.06    0.06 ^ rle.rle.sample_cnt[0]$_SDFFCE_PP1P_/QN (DFF_X1)
                                         _000116_ (net)
                  0.01    0.00    0.06 ^ _116738_/A (INV_X1)
     1    1.46    0.00    0.01    0.07 v _116738_/ZN (INV_X1)
                                         _039762_ (net)
                  0.00    0.00    0.07 v _116740_/A2 (AOI22_X1)
     1    1.26    0.01    0.02    0.09 ^ _116740_/ZN (AOI22_X1)
                                         _004321_ (net)
                  0.01    0.00    0.09 ^ rle.rle.sample_cnt[0]$_SDFFCE_PP1P_/D (DFF_X1)
                                  0.09   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ rle.rle.sample_cnt[0]$_SDFFCE_PP1P_/CK (DFF_X1)
                          0.01    0.01   library hold time
                                  0.01   data required time
-----------------------------------------------------------------------------
                                  0.01   data required time
                                 -0.09   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: qnr.dep[13]$_DFFE_PN0P_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.24    0.24 ^ input external delay
    65  249.60    0.00    0.00    0.24 ^ rst (in)
                                         rst (net)
                  0.25    0.20    0.44 ^ qnr.dep[13]$_DFFE_PN0P_/RN (DFFR_X1)
                                  0.44   data arrival time

                  0.00    1.20    1.20   clock clk (rise edge)
                          0.00    1.20   clock network delay (ideal)
                          0.00    1.20   clock reconvergence pessimism
                                  1.20 ^ qnr.dep[13]$_DFFE_PN0P_/CK (DFFR_X1)
                          0.00    1.20   library recovery time
                                  1.20   data required time
-----------------------------------------------------------------------------
                                  1.20   data required time
                                 -0.44   data arrival time
-----------------------------------------------------------------------------
                                  0.76   slack (MET)


Startpoint: fdct_zigzag.dct_mod.ddin[6]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: fdct_zigzag.dct_mod.dct_block_5.dct_unit_2.macu.mult_res[15]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ fdct_zigzag.dct_mod.ddin[6]$_DFFE_PN0P_/CK (DFFR_X1)
     6   25.03    0.06    0.15    0.15 ^ fdct_zigzag.dct_mod.ddin[6]$_DFFE_PN0P_/Q (DFFR_X1)
                                         fdct_zigzag.dct_mod.dct_block_0.dct_unit_0.ddin[7] (net)
                  0.06    0.00    0.15 ^ _068740_/A (BUF_X2)
    10  103.23    0.10    0.12    0.27 ^ _068740_/Z (BUF_X2)
                                         _004526_ (net)
                  0.13    0.06    0.33 ^ _068741_/A (BUF_X1)
    10  105.12    0.22    0.26    0.59 ^ _068741_/Z (BUF_X1)
                                         _004527_ (net)
                  0.23    0.05    0.64 ^ _068742_/A (BUF_X1)
    10   93.52    0.19    0.22    0.86 ^ _068742_/Z (BUF_X1)
                                         _004528_ (net)
                  0.22    0.08    0.94 ^ _069043_/A (BUF_X1)
    10   59.89    0.13    0.16    1.10 ^ _069043_/Z (BUF_X1)
                                         _004652_ (net)
                  0.13    0.02    1.12 ^ _074425_/A1 (NAND2_X1)
     2   17.52    0.06    0.08    1.21 v _074425_/ZN (NAND2_X1)
                                         _047717_ (net)
                  0.06    0.00    1.21 v _118063_/CI (FA_X1)
     1    3.69    0.02    0.11    1.32 v _118063_/S (FA_X1)
                                         _047719_ (net)
                  0.02    0.00    1.32 v _118064_/A (FA_X1)
     1    3.63    0.01    0.12    1.44 ^ _118064_/S (FA_X1)
                                         _047723_ (net)
                  0.01    0.00    1.44 ^ _118066_/CI (FA_X1)
     1    3.63    0.02    0.10    1.53 v _118066_/S (FA_X1)
                                         _047730_ (net)
                  0.02    0.00    1.53 v _118067_/CI (FA_X1)
     1    2.11    0.01    0.11    1.65 ^ _118067_/S (FA_X1)
                                         _047733_ (net)
                  0.01    0.00    1.65 ^ _077514_/A (INV_X1)
     1    3.62    0.01    0.01    1.66 v _077514_/ZN (INV_X1)
                                         _063510_ (net)
                  0.01    0.00    1.66 v _123182_/B (HA_X1)
     1    0.92    0.01    0.05    1.71 v _123182_/S (HA_X1)
                                         _063512_ (net)
                  0.01    0.00    1.71 v _100518_/A (BUF_X1)
     4    7.87    0.01    0.04    1.75 v _100518_/Z (BUF_X1)
                                         _025803_ (net)
                  0.01    0.00    1.75 v _100538_/A1 (NAND2_X1)
     1    1.81    0.01    0.02    1.77 ^ _100538_/ZN (NAND2_X1)
                                         _025822_ (net)
                  0.01    0.00    1.77 ^ _100540_/A1 (NAND2_X1)
     1    1.71    0.01    0.01    1.78 v _100540_/ZN (NAND2_X1)
                                         _025824_ (net)
                  0.01    0.00    1.78 v _100543_/A (AOI21_X1)
     2    4.83    0.04    0.05    1.83 ^ _100543_/ZN (AOI21_X1)
                                         _025827_ (net)
                  0.04    0.00    1.83 ^ _100544_/A (INV_X1)
     2    3.42    0.01    0.01    1.85 v _100544_/ZN (INV_X1)
                                         _025828_ (net)
                  0.01    0.00    1.85 v _100548_/B1 (AOI21_X1)
     2    4.92    0.04    0.04    1.89 ^ _100548_/ZN (AOI21_X1)
                                         _025832_ (net)
                  0.04    0.00    1.89 ^ _100570_/B1 (OAI21_X1)
     3    6.19    0.02    0.03    1.92 v _100570_/ZN (OAI21_X1)
                                         _025852_ (net)
                  0.02    0.00    1.92 v _100590_/B1 (AOI21_X1)
     1    2.29    0.02    0.03    1.96 ^ _100590_/ZN (AOI21_X1)
                                         _025870_ (net)
                  0.02    0.00    1.96 ^ _100592_/A (XNOR2_X1)
     1   20.11    0.10    0.08    2.04 ^ _100592_/ZN (XNOR2_X1)
                                         _025872_ (net)
                  0.10    0.01    2.05 ^ _100593_/B1 (AOI21_X1)
     1    1.23    0.02    0.02    2.07 v _100593_/ZN (AOI21_X1)
                                         _002065_ (net)
                  0.02    0.00    2.07 v fdct_zigzag.dct_mod.dct_block_5.dct_unit_2.macu.mult_res[15]$_DFFE_PP_/D (DFF_X1)
                                  2.07   data arrival time

                  0.00    1.20    1.20   clock clk (rise edge)
                          0.00    1.20   clock network delay (ideal)
                          0.00    1.20   clock reconvergence pessimism
                                  1.20 ^ fdct_zigzag.dct_mod.dct_block_5.dct_unit_2.macu.mult_res[15]$_DFFE_PP_/CK (DFF_X1)
                         -0.05    1.15   library setup time
                                  1.15   data required time
-----------------------------------------------------------------------------
                                  1.15   data required time
                                 -2.07   data arrival time
-----------------------------------------------------------------------------
                                 -0.91   slack (VIOLATED)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: qnr.dep[13]$_DFFE_PN0P_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.24    0.24 ^ input external delay
    65  249.60    0.00    0.00    0.24 ^ rst (in)
                                         rst (net)
                  0.25    0.20    0.44 ^ qnr.dep[13]$_DFFE_PN0P_/RN (DFFR_X1)
                                  0.44   data arrival time

                  0.00    1.20    1.20   clock clk (rise edge)
                          0.00    1.20   clock network delay (ideal)
                          0.00    1.20   clock reconvergence pessimism
                                  1.20 ^ qnr.dep[13]$_DFFE_PN0P_/CK (DFFR_X1)
                          0.00    1.20   library recovery time
                                  1.20   data required time
-----------------------------------------------------------------------------
                                  1.20   data required time
                                 -0.44   data arrival time
-----------------------------------------------------------------------------
                                  0.76   slack (MET)


Startpoint: fdct_zigzag.dct_mod.ddin[6]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: fdct_zigzag.dct_mod.dct_block_5.dct_unit_2.macu.mult_res[15]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ fdct_zigzag.dct_mod.ddin[6]$_DFFE_PN0P_/CK (DFFR_X1)
     6   25.03    0.06    0.15    0.15 ^ fdct_zigzag.dct_mod.ddin[6]$_DFFE_PN0P_/Q (DFFR_X1)
                                         fdct_zigzag.dct_mod.dct_block_0.dct_unit_0.ddin[7] (net)
                  0.06    0.00    0.15 ^ _068740_/A (BUF_X2)
    10  103.23    0.10    0.12    0.27 ^ _068740_/Z (BUF_X2)
                                         _004526_ (net)
                  0.13    0.06    0.33 ^ _068741_/A (BUF_X1)
    10  105.12    0.22    0.26    0.59 ^ _068741_/Z (BUF_X1)
                                         _004527_ (net)
                  0.23    0.05    0.64 ^ _068742_/A (BUF_X1)
    10   93.52    0.19    0.22    0.86 ^ _068742_/Z (BUF_X1)
                                         _004528_ (net)
                  0.22    0.08    0.94 ^ _069043_/A (BUF_X1)
    10   59.89    0.13    0.16    1.10 ^ _069043_/Z (BUF_X1)
                                         _004652_ (net)
                  0.13    0.02    1.12 ^ _074425_/A1 (NAND2_X1)
     2   17.52    0.06    0.08    1.21 v _074425_/ZN (NAND2_X1)
                                         _047717_ (net)
                  0.06    0.00    1.21 v _118063_/CI (FA_X1)
     1    3.69    0.02    0.11    1.32 v _118063_/S (FA_X1)
                                         _047719_ (net)
                  0.02    0.00    1.32 v _118064_/A (FA_X1)
     1    3.63    0.01    0.12    1.44 ^ _118064_/S (FA_X1)
                                         _047723_ (net)
                  0.01    0.00    1.44 ^ _118066_/CI (FA_X1)
     1    3.63    0.02    0.10    1.53 v _118066_/S (FA_X1)
                                         _047730_ (net)
                  0.02    0.00    1.53 v _118067_/CI (FA_X1)
     1    2.11    0.01    0.11    1.65 ^ _118067_/S (FA_X1)
                                         _047733_ (net)
                  0.01    0.00    1.65 ^ _077514_/A (INV_X1)
     1    3.62    0.01    0.01    1.66 v _077514_/ZN (INV_X1)
                                         _063510_ (net)
                  0.01    0.00    1.66 v _123182_/B (HA_X1)
     1    0.92    0.01    0.05    1.71 v _123182_/S (HA_X1)
                                         _063512_ (net)
                  0.01    0.00    1.71 v _100518_/A (BUF_X1)
     4    7.87    0.01    0.04    1.75 v _100518_/Z (BUF_X1)
                                         _025803_ (net)
                  0.01    0.00    1.75 v _100538_/A1 (NAND2_X1)
     1    1.81    0.01    0.02    1.77 ^ _100538_/ZN (NAND2_X1)
                                         _025822_ (net)
                  0.01    0.00    1.77 ^ _100540_/A1 (NAND2_X1)
     1    1.71    0.01    0.01    1.78 v _100540_/ZN (NAND2_X1)
                                         _025824_ (net)
                  0.01    0.00    1.78 v _100543_/A (AOI21_X1)
     2    4.83    0.04    0.05    1.83 ^ _100543_/ZN (AOI21_X1)
                                         _025827_ (net)
                  0.04    0.00    1.83 ^ _100544_/A (INV_X1)
     2    3.42    0.01    0.01    1.85 v _100544_/ZN (INV_X1)
                                         _025828_ (net)
                  0.01    0.00    1.85 v _100548_/B1 (AOI21_X1)
     2    4.92    0.04    0.04    1.89 ^ _100548_/ZN (AOI21_X1)
                                         _025832_ (net)
                  0.04    0.00    1.89 ^ _100570_/B1 (OAI21_X1)
     3    6.19    0.02    0.03    1.92 v _100570_/ZN (OAI21_X1)
                                         _025852_ (net)
                  0.02    0.00    1.92 v _100590_/B1 (AOI21_X1)
     1    2.29    0.02    0.03    1.96 ^ _100590_/ZN (AOI21_X1)
                                         _025870_ (net)
                  0.02    0.00    1.96 ^ _100592_/A (XNOR2_X1)
     1   20.11    0.10    0.08    2.04 ^ _100592_/ZN (XNOR2_X1)
                                         _025872_ (net)
                  0.10    0.01    2.05 ^ _100593_/B1 (AOI21_X1)
     1    1.23    0.02    0.02    2.07 v _100593_/ZN (AOI21_X1)
                                         _002065_ (net)
                  0.02    0.00    2.07 v fdct_zigzag.dct_mod.dct_block_5.dct_unit_2.macu.mult_res[15]$_DFFE_PP_/D (DFF_X1)
                                  2.07   data arrival time

                  0.00    1.20    1.20   clock clk (rise edge)
                          0.00    1.20   clock network delay (ideal)
                          0.00    1.20   clock reconvergence pessimism
                                  1.20 ^ fdct_zigzag.dct_mod.dct_block_5.dct_unit_2.macu.mult_res[15]$_DFFE_PP_/CK (DFF_X1)
                         -0.05    1.15   library setup time
                                  1.15   data required time
-----------------------------------------------------------------------------
                                  1.15   data required time
                                 -2.07   data arrival time
-----------------------------------------------------------------------------
                                 -0.91   slack (VIOLATED)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.41e-02   1.28e-02   3.47e-04   5.72e-02  14.1%
Combinational          1.67e-01   1.80e-01   1.61e-03   3.48e-01  85.9%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.11e-01   1.93e-01   1.96e-03   4.06e-01 100.0%
                          52.0%      47.5%       0.5%
