****************************************
Report : timing
	-path_type full
	-delay_type min
	-slack_lesser_than 0.00
	-max_paths 20
	-sort_by slack
Design : top
Version: S-2021.06
Date   : Fri Apr 29 17:07:34 2022
****************************************


  Startpoint: node3/y6_relu_p4_reg[0]
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node1/mul3_out_reg[0]
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.08       0.08
  node3/y6_relu_p4_reg[0]/CP (DFKCNQD1BWP)                0.00       0.08 r
  node3/y6_relu_p4_reg[0]/Q (DFKCNQD1BWP)                 0.07 +     0.15 r
  U3631/Z (XOR2D0BWP)                                     0.05 +     0.20 r
  U5551/ZN (OAI22D4BWP)                                   0.03 +     0.24 f
  node1/mul3_out_reg[0]/CN (DFKCNQD1BWP)                  0.00 +     0.24 f
  data arrival time                                                  0.24

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.08       0.08
  clock reconvergence pessimism                           0.00       0.08
  clock uncertainty                                       0.15       0.23
  node1/mul3_out_reg[0]/CP (DFKCNQD1BWP)                             0.23 r
  library hold time                                       0.01       0.24
  data required time                                                 0.24
  ------------------------------------------------------------------------------
  data required time                                                 0.24
  data arrival time                                                 -0.24
  ------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                      0.00


  Startpoint: node3/y6_relu_p4_reg[0]
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node1/mul7_out_reg[0]
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.08       0.08
  node3/y6_relu_p4_reg[0]/CP (DFKCNQD1BWP)                0.00       0.08 r
  node3/y6_relu_p4_reg[0]/Q (DFKCNQD1BWP)                 0.07 +     0.15 r
  U3631/Z (XOR2D0BWP)                                     0.05 +     0.20 r
  U5551/ZN (OAI22D4BWP)                                   0.03 +     0.24 f
  node1/mul7_out_reg[0]/CN (DFKCNQD1BWP)                  0.00 +     0.24 f
  data arrival time                                                  0.24

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.08       0.08
  clock reconvergence pessimism                           0.00       0.08
  clock uncertainty                                       0.15       0.23
  node1/mul7_out_reg[0]/CP (DFKCNQD1BWP)                             0.23 r
  library hold time                                       0.01       0.24
  data required time                                                 0.24
  ------------------------------------------------------------------------------
  data required time                                                 0.24
  data arrival time                                                 -0.24
  ------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                      0.00


  Startpoint: node1/mul4_out_reg[0]
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node1/y6_relu_p4_reg[0]
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.07       0.07
  node1/mul4_out_reg[0]/CP (DFKCNQD1BWP)                  0.00       0.07 r
  node1/mul4_out_reg[0]/Q (DFKCNQD1BWP)                   0.06 +     0.14 r
  U5489/Z (XOR2D0BWP)                                     0.04 +     0.18 f
  U5491/Z (XOR2D2BWP)                                     0.06 +     0.24 f
  node1/y6_relu_p4_reg[0]/D (DFKCNQD1BWP)                 0.00 +     0.24 f
  data arrival time                                                  0.24

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.08       0.08
  clock reconvergence pessimism                           0.00       0.08
  clock uncertainty                                       0.15       0.23
  node1/y6_relu_p4_reg[0]/CP (DFKCNQD1BWP)                           0.23 r
  library hold time                                       0.01       0.24
  data required time                                                 0.24
  ------------------------------------------------------------------------------
  data required time                                                 0.24
  data arrival time                                                 -0.24
  ------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                      0.00


1
