// Seed: 1160473606
module module_0 (
    input supply1 id_0,
    output tri id_1,
    output uwire id_2,
    input tri1 id_3,
    output tri id_4,
    output wire id_5,
    input tri1 id_6,
    output uwire id_7,
    output tri id_8,
    input uwire id_9
    , id_25,
    output wor id_10,
    input uwire id_11,
    input wor id_12,
    output tri id_13
    , id_26,
    output tri id_14,
    input supply0 id_15,
    input uwire id_16,
    output wand id_17,
    output tri0 id_18,
    input tri1 id_19,
    input tri0 id_20,
    output tri0 id_21,
    input supply1 id_22,
    input tri0 id_23
);
  assign id_17 = id_19;
  wire id_27;
  wire id_28;
  wire id_29;
  tri0 id_30 = id_15;
endmodule
module module_1 (
    output wand id_0,
    output supply1 id_1,
    input supply0 id_2,
    output wire id_3,
    output tri id_4
);
  always @(posedge 1);
  module_0(
      id_2,
      id_3,
      id_4,
      id_2,
      id_3,
      id_1,
      id_2,
      id_4,
      id_3,
      id_2,
      id_4,
      id_2,
      id_2,
      id_0,
      id_3,
      id_2,
      id_2,
      id_3,
      id_0,
      id_2,
      id_2,
      id_3,
      id_2,
      id_2
  );
endmodule
