
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1.1 (64-bit)
  **** SW Build 2960000 on Wed Aug  5 22:57:21 MDT 2020
  **** IP Build 2956692 on Thu Aug  6 01:41:30 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /tools/Xilinx/Vivado/2020.1/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'grgov' on host 'finn_dev_grgov' (Linux_x86_64 version 5.8.0-44-generic) on Mon Mar 01 07:31:21 +0000 2021
INFO: [HLS 200-10] In directory '/workspace/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_LabelSelect_Batch_0_oj00bw3k'
Sourcing Tcl script '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_LabelSelect_Batch_0_oj00bw3k/hls_syn_LabelSelect_Batch_0.tcl'
HLS project: project_LabelSelect_Batch_0
HW source dir: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_LabelSelect_Batch_0_oj00bw3k
INFO: [HLS 200-10] Creating and opening project '/workspace/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_LabelSelect_Batch_0_oj00bw3k/project_LabelSelect_Batch_0'.
INFO: [HLS 200-10] Adding design file '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_LabelSelect_Batch_0_oj00bw3k/top_LabelSelect_Batch_0.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/workspace/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_LabelSelect_Batch_0_oj00bw3k/project_LabelSelect_Batch_0/sol1'.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
WARNING: [XFORM 203-506] Disable code size check when do loop unroll.
WARNING: [ANALYSIS 214-1] Skip long-run-time warning caused by lots of load/store instructions.
WARNING: [HLS 200-483] The 'config_rtl -auto_prefix' command is deprecated and will be removed in a future release. Use 'config_rtl -module_auto_prefix' as its replacement.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_LabelSelect_Batch_0_oj00bw3k/top_LabelSelect_Batch_0.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1661.020 ; gain = 1227.777 ; free physical = 6615 ; free virtual = 42503
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1661.020 ; gain = 1227.777 ; free physical = 6615 ; free virtual = 42503
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (/workspace/finn-hlslib/maxpool.h:370) in function 'void LabelSelect_Batch<7u, 1u, 1u, ap_int<16>, ap_uint<8> >(hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE::width)>, 0>&, hls::stream<FORWARD_REFERENCE, 0>&, unsigned int)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2.1' (/workspace/finn-hlslib/maxpool.h:377) in function 'void LabelSelect_Batch<7u, 1u, 1u, ap_int<16>, ap_uint<8> >(hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE::width)>, 0>&, hls::stream<FORWARD_REFERENCE, 0>&, unsigned int)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2.1.1' (/workspace/finn-hlslib/maxpool.h:382) in function 'void LabelSelect_Batch<7u, 1u, 1u, ap_int<16>, ap_uint<8> >(hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE::width)>, 0>&, hls::stream<FORWARD_REFERENCE, 0>&, unsigned int)' completely with a factor of 1.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1661.020 ; gain = 1227.777 ; free physical = 6637 ; free virtual = 42532
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1661.020 ; gain = 1227.777 ; free physical = 6617 ; free virtual = 42513
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (/workspace/finn-hlslib/maxpool.h:368) in function 'LabelSelect_Batch<7u, 1u, 1u, ap_int<16>, ap_uint<8> >' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/workspace/finn-hlslib/maxpool.h:368) in function 'LabelSelect_Batch<7u, 1u, 1u, ap_int<16>, ap_uint<8> >' completely with a factor of 1.
INFO: [XFORM 203-101] Partitioning array 'toplabels.V' (/workspace/finn-hlslib/maxpool.h:362) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'topval.V' (/workspace/finn-hlslib/maxpool.h:365) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1661.020 ; gain = 1227.777 ; free physical = 6579 ; free virtual = 42476
WARNING: [XFORM 203-631] Renaming function 'LabelSelect_Batch<7u, 1u, 1u, ap_int<16>, ap_uint<8> >' to 'LabelSelect_Batch' (/workspace/finn-hlslib/maxpool.h:374:59)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1661.020 ; gain = 1227.777 ; free physical = 6572 ; free virtual = 42470
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'LabelSelect_Batch_0' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LabelSelect_Batch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 32.22 seconds; current allocated memory: 165.116 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 165.298 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LabelSelect_Batch_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 165.335 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 165.399 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LabelSelect_Batch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'LabelSelect_Batch'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 165.619 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LabelSelect_Batch_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'LabelSelect_Batch_0/in0_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LabelSelect_Batch_0/out_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'LabelSelect_Batch_0' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'LabelSelect_Batch_0'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 166.233 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 271.96 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1661.020 ; gain = 1227.777 ; free physical = 6464 ; free virtual = 42366
INFO: [VHDL 208-304] Generating VHDL RTL for LabelSelect_Batch_0 with prefix LabelSelect_Batch_0_.
INFO: [VLOG 209-307] Generating Verilog RTL for LabelSelect_Batch_0 with prefix LabelSelect_Batch_0_.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2020.1.1 (64-bit)
  **** SW Build 2960000 on Wed Aug  5 22:57:21 MDT 2020
  **** IP Build 2956692 on Thu Aug  6 01:41:30 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Mon Mar  1 07:32:18 2021...
INFO: [HLS 200-112] Total elapsed time: 59 seconds; peak allocated memory: 166.233 MB.
INFO: [Common 17-206] Exiting vivado_hls at Mon Mar  1 07:32:20 2021...
