#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Jul 19 17:03:32 2022
# Process ID: 13644
# Current directory: C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18984 C:\Users\lenovo\iCloudDrive\Assignments\CMPEN331\lab4\lab4\lab4.xpr
# Log file: C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/vivado.log
# Journal file: C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.gen/sources_1'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab3/lab3.srcs/sources_1/new/ControlUnit.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab3/lab3.srcs/sources_1/new/IDEXEPipelineReg.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab3/lab3.srcs/sources_1/new/IFIDPipelineReg.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab3/lab3.srcs/sources_1/new/ImmediateExtender.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab3/lab3.srcs/sources_1/new/InstructionMemory.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab3/lab3.srcs/sources_1/new/PC.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab3/lab3.srcs/sources_1/new/PcAdder.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab3/lab3.srcs/sources_1/new/RegisterFile.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab3/lab3.srcs/sources_1/new/RegrtMultiplexer.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab3/lab3.srcs/sources_1/new/alu.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab3/lab3.srcs/sources_1/new/aluMultiplexer.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab3/lab3.srcs/sources_1/new/dataMemory.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab3/lab3.srcs/sources_1/new/exememPipelineReg.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab3/lab3.srcs/sources_1/new/memwbPipelineReg.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab3/lab3.srcs/sources_1/new/Datapath.v'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Software/Vivado/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 1016.820 ; gain = 0.000
update_compile_order -fileset sources_1
add_files -norecurse {C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/ControlUnit.v C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/exememPipelineReg.v C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/memwbPipelineReg.v C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/InstructionMemory.v C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/PcAdder.v C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/Datapath.v C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/aluMultiplexer.v C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/dataMemory.v C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/ImmediateExtender.v C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/IDEXEPipelineReg.v C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/RegrtMultiplexer.v C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/RegisterFile.v C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/alu.v C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/IFIDPipelineReg.v C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/PC.v}
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Jul 19 17:05:33 2022] Launched synth_1...
Run output will be captured here: C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbrench1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbrench1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
WARNING: [VRFC 10-3676] redeclaration of ansi port 'pc' is not allowed [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/Datapath.v:49]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'dinstOut' is not allowed [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/Datapath.v:57]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'ewreg' is not allowed [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/Datapath.v:84]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'em2reg' is not allowed [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/Datapath.v:85]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'ewmem' is not allowed [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/Datapath.v:86]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'ealuc' is not allowed [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/Datapath.v:87]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'ealuimm' is not allowed [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/Datapath.v:88]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'edestReg' is not allowed [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/Datapath.v:89]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'eqa' is not allowed [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/Datapath.v:90]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'eqb' is not allowed [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/Datapath.v:91]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'eimm32' is not allowed [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/Datapath.v:92]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'mwreg' is not allowed [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/Datapath.v:101]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'mm2reg' is not allowed [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/Datapath.v:102]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'mwmem' is not allowed [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/Datapath.v:103]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'mdestReg' is not allowed [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/Datapath.v:104]
WARNING: [VRFC 10-3028] 'mdestReg' was previously declared with a range [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/Datapath.v:104]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'mdestReg' is not allowed [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/Datapath.v:105]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'mr' is not allowed [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/Datapath.v:106]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'mqb' is not allowed [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/Datapath.v:107]
INFO: [VRFC 10-2458] undeclared symbol memem, assumed default net type wire [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/Datapath.v:111]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'wwreg' is not allowed [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/Datapath.v:113]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'wm2reg' is not allowed [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/Datapath.v:114]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'wdestReg' is not allowed [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/Datapath.v:115]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'wr' is not allowed [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/Datapath.v:116]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'wdo' is not allowed [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/Datapath.v:117]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/IDEXEPipelineReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXEPipelineReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/IFIDPipelineReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDPipelineReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/ImmediateExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmediateExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/PcAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PcAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/RegrtMultiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegrtMultiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/aluMultiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluMultiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/exememPipelineReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exememPipelineReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sources_1/new/memwbPipelineReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memwbPipelineReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sim_1/new/testbrench1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbrench1
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.sim/sim_1/behav/xsim'
"xelab -wto 35445baff5204a2496e9e43ffd96d314 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbrench1_behav xil_defaultlib.testbrench1 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Software/Vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 35445baff5204a2496e9e43ffd96d314 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbrench1_behav xil_defaultlib.testbrench1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.PcAdder
Compiling module xil_defaultlib.IFIDPipelineReg
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.RegrtMultiplexer
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ImmediateExtender
Compiling module xil_defaultlib.IDEXEPipelineReg
Compiling module xil_defaultlib.aluMultiplexer
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.exememPipelineReg
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.memwbPipelineReg
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.testbrench1
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbrench1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbrench1_behav -key {Behavioral:sim_1:Functional:testbrench1} -tclbatch {testbrench1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source testbrench1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbrench1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1016.820 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jul 19 17:09:19 2022...
