module mux2(
input [7:0] entrada1,entrada2,
input sel,
output reg [7:0] saida
);

always @(*)
begin
	case(sel)
	0 :  saida = entrada1;
	1 :  saida = entrada2;
	endcase
end
endmodule