# ----------------------------------------
# JasperGold Version Info
# tool      : JasperGold 2021.03
# platform  : Linux 2.6.32-754.27.1.el6.x86_64
# version   : 2021.03 FCS 64 bits
# build date: 2021.03.23 02:50:43 UTC
# ----------------------------------------
# started   : 2021-11-02 16:39:52 CST
# hostname  : cad29.cad41
# pid       : 36819
# arguments : '-label' 'session_0' '-console' '//127.0.0.1:46734' '-style' 'windows' '-data' 'AAABxHic1Yy7CsJAEEXP4g/4JT7iK0gKQSwERbCwDzGgEFIkbmMj+KX+yXqZhIAI9s4yc2fOzF4HJI8QAha9u0qfHXuObFQPnKS4J0M8NZU0I+XcaU6pLte8ZW3U21XNRfvKNgVXuylFv+eBXFJuLJkREeutWu8pk46ORAtzzcTGLCwbVuq3F42Y6zpWfvJfvv9DLdyrURLXNrwBqzVBSQ==' '-proj' '/home/raid7_1/userd/d10013/lab3/rak_jaspergold_fpv/verilog_sva/jgproject/sessionLogs/session_0' '-init' '-hidden' '/home/raid7_1/userd/d10013/lab3/rak_jaspergold_fpv/verilog_sva/jgproject/.tmp/.initCmds.tcl'

Any disclosure about the Cadence Design Systems software or its use
model to any third party violates the written Non-Disclosure Agreement
between Cadence Design Systems, Inc. and the customer.

THIS SOFTWARE CONTAINS CONFIDENTIAL INFORMATION AND TRADE SECRETS OF
CADENCE DESIGN SYSTEMS, INC. USE, DISCLOSURE, OR REPRODUCTION IS
PROHIBITED WITHOUT THE PRIOR EXPRESS WRITTEN PERMISSION OF CADENCE
DESIGN SYSTEMS, INC.

Copyright (C) 2000-2021 Cadence Design Systems, Inc. All Rights
Reserved.  Unpublished -- rights reserved under the copyright laws of
the United States.

This product includes software developed by others and redistributed
according to license agreement. See doc/third_party_readme.txt for
further details.

RESTRICTED RIGHTS LEGEND

Use, duplication, or disclosure by the Government is subject to
restrictions as set forth in subparagraph (c) (1) (ii) of the Rights in
Technical Data and Computer Software clause at DFARS 252.227-7013 or
subparagraphs (c) (1) and (2) of Commercial Computer Software -- Restricted
Rights at 48 CFR 52.227-19, as applicable.


                          Cadence Design Systems, Inc. 
                          2655 Seely Avenue
                          San Jose, CA 95134
                          Phone: 408.943.1234

For technical assistance visit http://support.cadence.com.

JasperGold Apps Analysis Session - /home/raid7_1/userd/d10013/lab3/rak_jaspergold_fpv/verilog_sva/jgproject/sessionLogs/session_0

INFO: successfully checked out licenses "jasper_pint" and "jasper_fao".
INFO: reading configuration file "/home/raid7_1/userd/d10013/.config/jasper/jaspergold.conf".
% source run.tcl
INFO (IPF121): Cleared environment completely for new design analysis.
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message WCD032".
[-- (VERI-1482)] Analyzing Verilog file 'source/design/bridge.v'
[-- (VERI-1482)] Analyzing Verilog file 'source/design/top.v'
[-- (VERI-1482)] Analyzing Verilog file 'source/design/egress.v'
[-- (VERI-1482)] Analyzing Verilog file 'source/design/arbiter.v'
[-- (VERI-1482)] Analyzing Verilog file 'source/design/port_select.v'
[-- (VERI-1482)] Analyzing Verilog file 'source/design/ingress.v'
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message WCD032".
[-- (VERI-1482)] Analyzing Verilog file '/home/raid7_4/raid1_1/linux/cadence2012/JASPER/jasper_2021.03/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'source/properties/v_port_select.sva'
[-- (VERI-1482)] Analyzing Verilog file 'source/properties/v_ingress.sva'
[-- (VERI-1482)] Analyzing Verilog file 'source/properties/v_egress.sva'
[-- (VERI-1482)] Analyzing Verilog file 'source/properties/v_bridge.sva'
[-- (VERI-1482)] Analyzing Verilog file 'source/properties/v_arbiter.sva'
[-- (VERI-1482)] Analyzing Verilog file 'source/properties/bindings.sva'
INFO (ISW003): Top module name is "top".
[INFO (HIER-8002)] source/design/top.v(321): Disabling old hierarchical reference handler
[INFO (VERI-1018)] source/properties/v_ingress.sva(1): compiling module 'v_ingress'
[INFO (VERI-1018)] source/design/ingress.v(27): compiling module 'ingress'
[INFO (VERI-1018)] source/properties/v_egress.sva(1): compiling module 'v_egress'
[INFO (VERI-1018)] source/design/egress.v(31): compiling module 'egress'
[INFO (VERI-1018)] source/properties/v_bridge.sva(1): compiling module 'v_bridge'
[INFO (VERI-1018)] source/design/bridge.v(54): compiling module 'bridge'
[INFO (VERI-1018)] source/properties/v_arbiter.sva(1): compiling module 'v_arbiter'
[WARN (VERI-9060)] source/properties/v_arbiter.sva(57): To extract covergroup from the design, use switch "-extract_covergroup" with the elaborate command. For more information on supported constructs of covergroup, refer to the appendix "Covergroup Support" in the Command Reference Manual.
[INFO (VERI-1018)] source/design/arbiter.v(29): compiling module 'arbiter'
[INFO (VERI-1018)] source/properties/v_port_select.sva(1): compiling module 'v_port_select'
[INFO (VERI-1018)] source/design/port_select.v(27): compiling module 'port_select'
[INFO (VERI-1018)] source/design/top.v(28): compiling module 'top'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          12 (1 packages)
  Single run mode                         On
  Pipeline                                On (11 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      12 (12 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rstN".
[<embedded>] % assume {ing2.int_valid == 1'b0}
INFO (IPM005): The name "<embedded>::assume:0" is assigned to assumption "ing2.int_valid == 1'b0".
assume:0
[<embedded>] % assume {ing3.int_valid == 1'b0}


INFO (IPM005): The name "<embedded>::assume:1" is assigned to assumption "ing3.int_valid == 1'b0".
assume:1
[<embedded>] % prove -bg -all
Ncustom1: Custom engine code is hT3Ng7hPPfiYQOTDZ3qhYOwGAM51eA+J/FjkM5shLioAsqhgLR4Ft+O1BuKG6ilQ83B9tLXSl+CwjiTMAQA
AMcustom2: Custom engine code is hT3Ng7hP/feYQOTDZ3qhYOwGAM51eA+J/FjkM5shLioAsqhgLR4Ft+O1BuKG6ilQ83B9tLXSmmqwm7g9AQA
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 73 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 814 of 950 design flops, 0 of 0 design latches, 84 of 84 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
AMcustom3: Custom engine code is hT3NE7hP/2Fz2XrVSbG0RDiSlOmcEY54dTxWvdDsI3//MxFcPzdQEJVlimlZshtLUKCpt0qXHu9EQAivsvCTP5Pi2s9EBccXnc85FrzRRX45WcXC5XpA9kyHdIYmOxUqsRrN5ntdfkwHRnO7f82Dn4pCsne09HV19Yd/o8VzV0c8nka+2MMhbNDEdLGC4SmTi8oNy00Nn40QJnMevDlPY3jIAQA
Ncustom4: Custom engine code is hT3OXrhPByJp3TrFSTLhUmMH4KVtJgmTCnNDF46yMXOKY48m4LS5nE7yBzFjA7kDuwO/GhGUpEPiky3p3wmPn3dJZHxFMsafSoObRzSC+tn7sEY0WbTdZ/FV4hL3MYH/b1CIUvXSWR4wqEoVLsmMOD4xIPT4lI1LO6ZCO7PnnWQuLwetnvKlrXx6wCW/A+x+enqslg1YPobi4wEF/EvbzOvcTYdJvl2s4H2yZg2b2ofAVN5WvhWk1HoBAA
Ncustom5: Custom engine code is hT3NR7hPByFp3TrFSTLhUmMH4KWtJglTyV/c51BHEeZWamnJv767nE6PCak26bd3gf3XGN3rIRheufhDieCJQVISo+gNYUKhiUedBKGtsP/a18svAnlMJZudHxDFwK5ufsyoxsIyiAeSY2oi3tEuoDHr5gw42DFKAG3PqO3CEsl8Azzdt3pl5nGA1Ifv2H02eYsFzWb/nfp8PMb3F0krE/EgBcm8TD9Div8BAA
Tricustom6: Custom engine code is hT3Nu7hP3fiYQADBZnYcglNHp9bfd7EOeniIqP/ji8sGLQu8yhsFO+wxJ+O+R0bU8g/IewXFomyos+viQnWc2xYNYmMqpo3i40O7DaZR7qfp4YqNx26KRvQ/qx0BAA
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.003s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.00 s]
0.0.N: Proof Simplification Iteration 4	[0.00 s]
0.0.N: Proof Simplification Iteration 5	[0.01 s]
0.0.N: Proof Simplification Iteration 6	[0.01 s]
0.0.N: Proof Simplification Iteration 7	[0.01 s]
0.0.N: Proof Simplification Iteration 8	[0.01 s]
0.0.PRE: Proof Simplification completed in 0.02 s
0.0.N: Identified and disabled 21 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 52
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 40397@cad29(local) jg_36819_cad29_1
0.0.N: Proofgrid shell started at 40396@cad29(local) jg_36819_cad29_1
0.0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "top.ing0.i_ingress.c_rd_ready" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.ing0.i_ingress.c_read" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.ing1.i_ingress.c_read" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.ing2.i_ingress.c_read" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.ing3.i_ingress.c_read" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.ing0.i_ingress.c_ready" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.ing0.i_ingress.c_int_ready" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.ing1.i_ingress.c_rd_ready" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.ing2.i_ingress.c_rd_ready" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.ing3.i_ingress.c_rd_ready" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.brdg.i_bridge.a_fifo_no_underflow:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.brdg.i_bridge.c_int_ready" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.arb.i_arbiter.c_int_ready" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.p_sel.i_port_select.a_int_size_select_00:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.p_sel.i_port_select.c_ig_sel_00" was covered in 1 cycles in 0.00 s.
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "top.ing0.i_ingress.c_rd_ready"	[0.00 s].
0.0.N: Starting proof for property "top.ing0.i_ingress.c_ready"	[0.00 s].
0.0.N: Starting proof for property "top.ing0.i_ingress.c_int_ready"	[0.00 s].
0.0.N: Starting proof for property "top.ing1.i_ingress.c_rd_ready"	[0.00 s].
0.0.N: Starting proof for property "top.ing2.i_ingress.c_rd_ready"	[0.00 s].
0.0.N: Starting proof for property "top.ing3.i_ingress.c_rd_ready"	[0.00 s].
0.0.N: Starting proof for property "top.brdg.i_bridge.a_fifo_no_underflow:precondition1"	[0.00 s].
0.0.N: Starting proof for property "top.brdg.i_bridge.c_int_ready"	[0.00 s].
0.0.N: Starting proof for property "top.arb.i_arbiter.c_int_ready"	[0.00 s].
0.0.N: Starting proof for property "top.p_sel.i_port_select.a_int_size_select_00:precondition1"	[0.00 s].
0.0.N: Starting proof for property "top.p_sel.i_port_select.c_ig_sel_00"	[0.00 s].
0.0.N: Stopped processing property "top.ing0.i_ingress.c_rd_ready"	[0.00 s].
0.0.N: Stopped processing property "top.ing0.i_ingress.c_ready"	[0.00 s].
0.0.N: Stopped processing property "top.ing0.i_ingress.c_int_ready"	[0.00 s].
0.0.N: Stopped processing property "top.ing1.i_ingress.c_rd_ready"	[0.00 s].
0.0.N: Stopped processing property "top.ing2.i_ingress.c_rd_ready"	[0.00 s].
0.0.N: Stopped processing property "top.ing3.i_ingress.c_rd_ready"	[0.00 s].
0.0.N: Stopped processing property "top.brdg.i_bridge.a_fifo_no_underflow:precondition1"	[0.00 s].
0.0.N: Stopped processing property "top.brdg.i_bridge.c_int_ready"	[0.00 s].
0.0.N: Stopped processing property "top.arb.i_arbiter.c_int_ready"	[0.00 s].
0.0.N: Stopped processing property "top.p_sel.i_port_select.a_int_size_select_00:precondition1"	[0.00 s].
0.0.N: Stopped processing property "top.p_sel.i_port_select.c_ig_sel_00"	[0.00 s].
0.0.N: Starting proof for property "top.ing0.i_ingress.c_write"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "top.ing0.i_ingress.c_write" was covered in 1 cycles in 0.00 s.
0.0.N: Stopped processing property "top.ing0.i_ingress.c_write"	[0.00 s].
0.0.N: Starting proof for property "top.ing0.i_ingress.c_valid"	[0.00 s].
0.0.N: Starting proof for property "top.arb.i_arbiter.c_req0"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "top.ing0.i_ingress.c_valid" was covered in 1 cycles in 0.01 s.
INFO (IPF047): 0.0.N: The cover property "top.arb.i_arbiter.c_req0" was covered in 1 cycles in 0.01 s.
0.0.N: Stopped processing property "top.ing0.i_ingress.c_valid"	[0.01 s].
0.0.N: Stopped processing property "top.arb.i_arbiter.c_req0"	[0.01 s].
0.0.N: Starting proof for property "top.ing0.i_ingress.c_int_valid"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "top.ing0.i_ingress.c_int_valid" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.ing1.i_ingress.c_valid" was covered in 1 cycles in 0.00 s by the incidental trace "top.ing0.i_ingress.c_int_valid".
INFO (IPF047): 0.0.N: The cover property "top.ing2.i_ingress.c_valid" was covered in 1 cycles in 0.00 s by the incidental trace "top.ing0.i_ingress.c_int_valid".
INFO (IPF047): 0.0.N: The cover property "top.brdg.i_bridge.c_int_valid" was covered in 2 cycles in 0.00 s by the incidental trace "top.ing0.i_ingress.c_int_valid".
INFO (IPF047): 0.0.N: The cover property "top.arb.i_arbiter.c_trans_started" was covered in 2 cycles in 0.00 s by the incidental trace "top.ing0.i_ingress.c_int_valid".
INFO (IPF047): 0.0.N: The cover property "top.arb.i_arbiter.c_req1" was covered in 1 cycles in 0.00 s by the incidental trace "top.ing0.i_ingress.c_int_valid".
INFO (IPF047): 0.0.N: The cover property "top.arb.i_arbiter.c_req2" was covered in 1 cycles in 0.00 s by the incidental trace "top.ing0.i_ingress.c_int_valid".
INFO (IPF047): 0.0.N: The cover property "top.arb.i_arbiter.c_int_valid" was covered in 2 cycles in 0.00 s by the incidental trace "top.ing0.i_ingress.c_int_valid".
0.0.N: Stopped processing property "top.ing0.i_ingress.c_int_valid"	[0.00 s].
0.0.N: Starting proof for property "top.ing0.i_ingress.c_int_read_done"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF051): 0.0.Hp: The cover property "top.ing2.i_ingress.c_int_valid" was proven unreachable in 0.07 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF051): 0.0.Hp: The cover property "top.ing3.i_ingress.c_int_valid" was proven unreachable in 0.07 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "top.p_sel.i_port_select.a_int_ready_onehot0" was proven in 0.07 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "top.p_sel.i_port_select.a_int_size_select_00" was proven in 0.07 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "top.p_sel.i_port_select.a_int_size_select_01" was proven in 0.07 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "top.p_sel.i_port_select.a_int_size_select_10" was proven in 0.07 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "top.p_sel.i_port_select.a_int_size_select_11" was proven in 0.07 s.
0.0.Hp: Trace Attempt  1	[0.01 s]
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "top.ing1.i_ingress.c_write" was covered in 1 cycles in 0.07 s.
INFO (IPF047): 0.0.Hp: The cover property "top.ing2.i_ingress.c_write" was covered in 1 cycles in 0.07 s.
INFO (IPF047): 0.0.Hp: The cover property "top.ing3.i_ingress.c_write" was covered in 1 cycles in 0.07 s.
INFO (IPF047): 0.0.Hp: The cover property "top.ing3.i_ingress.c_valid" was covered in 1 cycles in 0.07 s.
INFO (IPF047): 0.0.Hp: The cover property "top.eg.i_egress.c_eg_ready" was covered in 1 cycles in 0.07 s.
INFO (IPF047): 0.0.Hp: The cover property "top.arb.i_arbiter.c_req3" was covered in 1 cycles in 0.07 s.
INFO (IPF047): 0.0.Hp: The cover property "top.eg.i_egress.c_int_datardy" was covered in 1 cycles in 0.07 s.
INFO (IPF047): 0.0.Hp: The cover property "top.brdg.i_bridge.c_int_datardy" was covered in 1 cycles in 0.07 s.
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.02 s]
0.0.B: Proofgrid shell started at 40413@cad29(local) jg_36819_cad29_1
0.0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: Proofgrid shell started at 40412@cad29(local) jg_36819_cad29_1
0.0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.B: Starting proof for property "top.ing0.i_ingress.c_int_read_done"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.Ht: Trace Attempt  1	[0.00 s]
0.0.Ht: Trace Attempt  2	[0.00 s]
0.0.Ht: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.Ht: Trace Attempt  4	[0.01 s]
0.0.Ht: A trace with 4 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Ht: The cover property "top.eg.i_egress.c_int_datavalid" was covered in 4 cycles in 0.00 s.
INFO (IPF047): 0.0.Ht: The cover property "top.brdg.i_bridge.c_int_datavalid" was covered in 4 cycles in 0.00 s.
0.0.Ht: Trace Attempt  5	[0.01 s]
0.0.B: Trace Attempt  3	[0.01 s]
0.0.Ht: A trace with 5 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Ht: The cover property "top.ing1.i_ingress.c_ready" was covered in 5 cycles in 0.00 s.
INFO (IPF047): 0.0.Ht: The cover property "top.ing1.i_ingress.c_int_ready" was covered in 5 cycles in 0.00 s.
INFO (IPF047): 0.0.Ht: The cover property "top.arb.i_arbiter.a_grant_is_one_cycle:precondition1" was covered in 5 cycles in 0.00 s.
INFO (IPF047): 0.0.Ht: The cover property "top.arb.i_arbiter.c_gnt1" was covered in 5 cycles in 0.00 s.
INFO (IPF047): 0.0.Ht: The cover property "top.p_sel.i_port_select.a_int_size_select_01:precondition1" was covered in 5 cycles in 0.00 s.
INFO (IPF047): 0.0.Ht: The cover property "top.p_sel.i_port_select.c_ig_sel_01" was covered in 5 cycles in 0.00 s.
0.0.B: Trace Attempt  4	[0.01 s]
0.0.Ht: A trace with 5 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Ht: The cover property "top.ing2.i_ingress.c_ready" was covered in 5 cycles in 0.01 s.
INFO (IPF047): 0.0.Ht: The cover property "top.ing2.i_ingress.c_int_ready" was covered in 5 cycles in 0.01 s.
INFO (IPF047): 0.0.Ht: The cover property "top.arb.i_arbiter.c_gnt2" was covered in 5 cycles in 0.01 s.
INFO (IPF047): 0.0.Ht: The cover property "top.p_sel.i_port_select.a_int_size_select_10:precondition1" was covered in 5 cycles in 0.01 s.
INFO (IPF047): 0.0.Ht: The cover property "top.p_sel.i_port_select.c_ig_sel_10" was covered in 5 cycles in 0.01 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 5 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Ht: The cover property "top.ing3.i_ingress.c_ready" was covered in 5 cycles in 0.01 s.
INFO (IPF047): 0.0.Ht: The cover property "top.ing3.i_ingress.c_int_ready" was covered in 5 cycles in 0.01 s.
INFO (IPF047): 0.0.Ht: The cover property "top.arb.i_arbiter.c_gnt3" was covered in 5 cycles in 0.01 s.
INFO (IPF047): 0.0.Ht: The cover property "top.p_sel.i_port_select.a_int_size_select_11:precondition1" was covered in 5 cycles in 0.01 s.
INFO (IPF047): 0.0.Ht: The cover property "top.p_sel.i_port_select.c_ig_sel_11" was covered in 5 cycles in 0.01 s.
0.0.Ht: A trace with 5 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Ht: The cover property "top.eg.i_egress.c_eg_valid" was covered in 5 cycles in 0.01 s.
INFO (IPF047): 0.0.Ht: The cover property "top.arb.i_arbiter.c_gnt0" was covered in 5 cycles in 0.01 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: Trace Attempt  6	[0.01 s]
0.0.Ht: A trace with 6 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Ht: The cover property "top.ing1.i_ingress.c_int_valid" was covered in 6 cycles in 0.01 s.
0.0.Ht: A trace with 6 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Ht: The cover property "top.eg.i_egress.a_wvalid_2cycle:precondition1" was covered in 6 cycles in 0.01 s.
0.0.Ht: Trace Attempt  7	[0.01 s]
0.0.B: Trace Attempt  5	[0.02 s]
0.0.Hp: A proof was found: No trace exists. [0.12 s]
INFO (IPF057): 0.0.Hp: The property "top.brdg.i_bridge.a_fifo_no_overflow" was proven in 0.12 s.
0.0.Hp: A proof was found: No trace exists. [0.12 s]
INFO (IPF057): 0.0.Hp: The property "top.brdg.i_bridge.a_fifo_no_underflow" was proven in 0.12 s.
0.0.Hp: A proof was found: No trace exists. [0.12 s]
INFO (IPF057): 0.0.Hp: The property "top.arb.i_arbiter.a_grant_is_onehot0" was proven in 0.12 s.
0.0.B: Trace Attempt 14	[0.13 s]
0.0.B: A trace with 14 cycles was found. [0.14 s]
INFO (IPF047): 0.0.B: The cover property "top.ing0.i_ingress.c_int_read_done" was covered in 14 cycles in 0.12 s.
0.0.B: Stopped processing property "top.ing0.i_ingress.c_int_read_done"	[0.12 s].
0.0.B: Starting proof for property "top.ing1.i_ingress.c_int_read_done"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.N: Stopped processing property "top.ing0.i_ingress.c_int_read_done"	[0.13 s].
0.0.N: Starting proof for property "top.ing1.i_ingress.c_int_read_done"	[0.00 s].
0.0.B: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.Hp: Lemmas used(3): ?3
0.0.Hp: A proof was found: No trace exists. [0.21 s]
INFO (IPF057): 0.0.Hp: The property "top.arb.i_arbiter.a_grant_is_one_cycle" was proven in 0.21 s.
0.0.B: Trace Attempt 19	[0.30 s]
0.0.B: A trace with 19 cycles was found. [0.33 s]
INFO (IPF047): 0.0.B: The cover property "top.ing1.i_ingress.c_int_read_done" was covered in 19 cycles in 0.33 s.
0.0.B: Stopped processing property "top.ing1.i_ingress.c_int_read_done"	[0.33 s].
0.0.B: Starting proof for property "top.ing2.i_ingress.c_int_read_done"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.N: Stopped processing property "top.ing1.i_ingress.c_int_read_done"	[0.33 s].
0.0.N: Starting proof for property "top.ing2.i_ingress.c_int_read_done"	[0.00 s].
0.0.B: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.B: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  2	[0.03 s]
0.0.N: Trace Attempt  3	[0.04 s]
0.0.N: Trace Attempt  5	[0.05 s]
0.0.Ht: Trace Attempt 17	[0.63 s]
0.0.Ht: A trace with 17 cycles was found. [0.64 s]
INFO (IPF047): 0.0.Ht: The cover property "top.brdg.i_bridge.a_fifo_no_overflow:precondition1" was covered in 17 cycles in 0.61 s.
0.0.Ht: Trace Attempt 18	[0.64 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt  7	[0.09 s]
0.0.N: A proof was found: No trace exists. [0.17 s]
INFO (IPF051): 0.0.N: The cover property "top.ing2.i_ingress.c_int_read_done" was proven unreachable in 0.17 s.
0.0.N: Stopped processing property "top.ing2.i_ingress.c_int_read_done"	[0.17 s].
0.0.N: Starting proof for property "top.ing3.i_ingress.c_int_read_done"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.B: Stopped processing property "top.ing2.i_ingress.c_int_read_done"	[0.19 s].
0.0.B: Starting proof for property "top.ing3.i_ingress.c_int_read_done"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  4	[0.01 s]
0.0.B: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  5	[0.04 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.05 s]
INFO (IPF051): 0.0.N: The cover property "top.ing3.i_ingress.c_int_read_done" was proven unreachable in 0.05 s.
0.0.N: Stopped processing property "top.ing3.i_ingress.c_int_read_done"	[0.05 s].
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "top.eg.i_egress.a_wvalid_2cycle"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.B: Stopped processing property "top.ing3.i_ingress.c_int_read_done"	[0.05 s].
0.0.B: Last scan. Per property time limit: 0s
0.0.B: Starting proof for property "top.eg.i_egress.a_wvalid_2cycle"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Requesting engine job to stop
0.0.B: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.77 s]
0.0.N: Trace Attempt  6	[0.01 s]
0.0.N: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.N: The property "top.eg.i_egress.a_wvalid_2cycle" was proven in 0.01 s.
0.0.N: Stopped processing property "top.eg.i_egress.a_wvalid_2cycle"	[0.01 s].
0.0.N: Interrupted. [0.01 s]
0.0.Hp: Interrupted (multi)
0.0.Hp: Interrupted. [0.77 s]
0.0.B: Stopped processing property "top.eg.i_egress.a_wvalid_2cycle"	[0.01 s].
0.0.B: Interrupted. [0.01 s]
0.0.N: Exited with Success (@ 0.77 s)
0: ProofGrid usable level: 0
0.0.B: Exited with Success (@ 0.77 s)
0.0.Hp: Exited with Success (@ 0.91 s)
0.0.Ht: Interrupted (multi)
0.0.Ht: Trace Attempt 35	[0.86 s]
0.0.Ht: Interrupted. [0.86 s]
0.0.Ht: Exited with Success (@ 0.91 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 92.32 %)
--------------------------------------------------------------
     engines started                               :     4
     engine jobs started                           :     4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.08        0.77        0.00       90.93 %
     Hp        0.07        0.77        0.00       91.48 %
     Ht        0.05        0.72        0.00       93.44 %
      B        0.05        0.72        0.00       93.64 %
    all        0.06        0.74        0.00       92.32 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               0.25        2.96        0.00

    Data read    : 67.67 kiB
    Data written : 8.70 kiB

0: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>" for proof thread 0

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 73
                 assertions                   : 10
                  - proven                    : 10 (100%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 63
                  - unreachable               : 4 (6.34921%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 59 (93.6508%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -property <embedded>::top.ing0.i_ingress.c_rd_ready -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::top.ing0.i_ingress.c_rd_ready".
covered
[<embedded>] % source run.tcl
INFO (IPF121): Cleared environment completely for new design analysis.
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message WCD032".
[-- (VERI-1482)] Analyzing Verilog file 'source/design/bridge.v'
[-- (VERI-1482)] Analyzing Verilog file 'source/design/top.v'
[-- (VERI-1482)] Analyzing Verilog file 'source/design/egress.v'
[-- (VERI-1482)] Analyzing Verilog file 'source/design/arbiter.v'
[-- (VERI-1482)] Analyzing Verilog file 'source/design/port_select.v'
[-- (VERI-1482)] Analyzing Verilog file 'source/design/ingress.v'
[-- (VERI-1482)] Analyzing Verilog file '/home/raid7_4/raid1_1/linux/cadence2012/JASPER/jasper_2021.03/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'props.sva'
[WARN (VERI-1763)] props.sva(34): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
INFO (ISW003): Top module name is "top".
[INFO (HIER-8002)] source/design/top.v(321): Disabling old hierarchical reference handler
[INFO (VERI-1018)] source/design/ingress.v(27): compiling module 'ingress'
[INFO (VERI-1018)] source/design/egress.v(31): compiling module 'egress'
[INFO (VERI-1018)] source/design/bridge.v(54): compiling module 'bridge'
[INFO (VERI-1018)] source/design/arbiter.v(29): compiling module 'arbiter'
[INFO (VERI-1018)] source/design/port_select.v(27): compiling module 'port_select'
[INFO (VERI-1018)] props.sva(1): compiling module 'props'
[WARN (VERI-1209)] props.sva(21): expression size 32 truncated to fit in target size 7
[WARN (VERI-1209)] props.sva(23): expression size 32 truncated to fit in target size 7
[WARN (VERI-1209)] props.sva(24): expression size 32 truncated to fit in target size 7
[WARN (VERI-1209)] props.sva(25): expression size 32 truncated to fit in target size 7
[WARN (VERI-1209)] props.sva(28): expression size 32 truncated to fit in target size 7
[INFO (VERI-1018)] source/design/top.v(28): compiling module 'top'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          8 (1 packages)
  Single run mode                         On
  Pipeline                                On (7 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      8 (8 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rstN".
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 2 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 821 of 957 design flops, 0 of 0 design latches, 0 of 0 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.003s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 0.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
0.0.PRE: Proof Simplification completed in 0.01 s
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 2
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 45077@cad29(local) jg_36819_cad29_2
0.0.N: Proofgrid shell started at 45076@cad29(local) jg_36819_cad29_2
0.0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "top.props_i.ast_output_count:precondition1" was covered in 1 cycles in 0.00 s.
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "top.props_i.ast_output_count"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.02 s]
0.0.Hp: Trace Attempt  1	[0.04 s]
0.0.Hp: Trace Attempt  2	[0.04 s]
0.0.Hp: Trace Attempt  3	[0.04 s]
0.0.Hp: Trace Attempt  4	[0.04 s]
0.0.Hp: Trace Attempt  5	[0.04 s]
0.0.B: Proofgrid shell started at 45091@cad29(local) jg_36819_cad29_2
0.0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.B: Starting proof for property "top.props_i.ast_output_count"	[0.00 s].
0.0.Ht: Proofgrid shell started at 45090@cad29(local) jg_36819_cad29_2
0.0.B: Trace Attempt  1	[0.00 s]
0.0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Trace Attempt  2	[0.00 s]
0.0.Ht: Trace Attempt  1	[0.00 s]
0.0.Ht: Trace Attempt  2	[0.00 s]
0.0.Ht: Trace Attempt  3	[0.00 s]
0.0.Ht: Trace Attempt  4	[0.00 s]
0.0.B: Trace Attempt  3	[0.01 s]
0.0.Ht: Trace Attempt  5	[0.00 s]
0.0.B: Trace Attempt  4	[0.01 s]
0.0.B: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt 12	[0.93 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0: ProofGrid usable level: 1
0.0.N: Stopped processing property "top.props_i.ast_output_count"	[0.96 s].
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "top.props_i.ast_output_count"	[0.00 s].
0.0.B: Stopped processing property "top.props_i.ast_output_count"	[0.95 s].
0.0.B: Last scan. Per property time limit: 0s
0.0.B: Starting proof for property "top.props_i.ast_output_count"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt 10	[0.01 s]
0.0.B: Trace Attempt  4	[0.01 s]
0.0.B: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  1	[0.83 s]
0.0.N: Trace Attempt  2	[0.83 s]
0.0.N: Trace Attempt  3	[0.84 s]
0.0.N: Trace Attempt  4	[0.86 s]
0.0.N: Trace Attempt  5	[0.87 s]
0.0.Hp: Trace Attempt 15	[5.01 s]
0.0.B: Trace Attempt 16	[4.70 s]
0.0.Ht: Trace Attempt 16	[6.42 s]
0.0.N: Requesting engine job to stop
0.0.B: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [6.55 s]
0.0.B: A trace with 16 cycles was found. [5.55 s]
INFO (IPF055): 0.0.B: A counterexample (cex) with 16 cycles was found for the property "top.props_i.ast_output_count" in 5.55 s.
0: ProofGrid usable level: 0
0.0.B: Stopped processing property "top.props_i.ast_output_count"	[5.55 s].
0.0.B: All properties determined. [5.55 s]
0.0.Hp: Interrupted (multi)
0.0.Hp: All properties determined. [6.55 s]
0.0.Ht: Interrupted (multi)
0.0.Ht: All properties determined. [6.50 s]
0.0.B: Exited with Success (@ 6.56 s)
0.0.Ht: Exited with Success (@ 6.56 s)
0.0.Hp: Exited with Success (@ 6.56 s)
0.0.N: Stopped processing property "top.props_i.ast_output_count"	[5.56 s].
0.0.N: Trace Attempt 10	[2.97 s]
0.0.N: All properties determined. [5.56 s]
0.0.N: Exited with Success (@ 6.56 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 99.10 %)
--------------------------------------------------------------
     engines started                               :     4
     engine jobs started                           :     4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.07        6.55        0.00       98.99 %
     Hp        0.06        6.55        0.00       99.06 %
     Ht        0.06        6.50        0.00       99.15 %
      B        0.05        6.50        0.00       99.21 %
    all        0.06        6.53        0.00       99.10 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               0.24       26.11        0.00

    Data read    : 14.33 kiB
    Data written : 2.99 kiB

0: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>" for proof thread 0

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 2
                 assertions                   : 1
                  - proven                    : 0 (0%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (100%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 1
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 1 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % source run.tcl
INFO (IPF121): Cleared environment completely for new design analysis.
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message WCD032".
[-- (VERI-1482)] Analyzing Verilog file 'source/design/bridge.v'
[-- (VERI-1482)] Analyzing Verilog file 'source/design/top.v'
[-- (VERI-1482)] Analyzing Verilog file 'source/design/egress.v'
[-- (VERI-1482)] Analyzing Verilog file 'source/design/arbiter.v'
[-- (VERI-1482)] Analyzing Verilog file 'source/design/port_select.v'
[-- (VERI-1482)] Analyzing Verilog file 'source/design/ingress.v'
INFO (ISW003): Top module name is "top".
[INFO (HIER-8002)] source/design/top.v(321): Disabling old hierarchical reference handler
[INFO (VERI-1018)] source/design/ingress.v(27): compiling module 'ingress'
[INFO (VERI-1018)] source/design/egress.v(31): compiling module 'egress'
[INFO (VERI-1018)] source/design/bridge.v(54): compiling module 'bridge'
[INFO (VERI-1018)] source/design/arbiter.v(29): compiling module 'arbiter'
[INFO (VERI-1018)] source/design/port_select.v(27): compiling module 'port_select'
[INFO (VERI-1018)] source/design/top.v(28): compiling module 'top'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          6 (0 packages)
  Single run mode                         On
  Pipeline                                On (6 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      6 (6 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rstN".
[<embedded>] % prove -bg -all

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 0
                 assertions                   : 0
                  - proven                    : 0
                  - bounded_proven (user)     : 0
                  - bounded_proven (auto)     : 0
                  - marked_proven             : 0
                  - cex                       : 0
                  - ar_cex                    : 0
                  - undetermined              : 0
                  - unknown                   : 0
                  - error                     : 0
                 covers                       : 0
                  - unreachable               : 0
                  - bounded_unreachable (user): 0
                  - covered                   : 0
                  - ar_covered                : 0
                  - undetermined              : 0
                  - unknown                   : 0
                  - error                     : 0
background 0
[<embedded>] % source run.tcl
INFO (IPF121): Cleared environment completely for new design analysis.
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message WCD032".
[-- (VERI-1482)] Analyzing Verilog file 'source/design/bridge.v'
[-- (VERI-1482)] Analyzing Verilog file 'source/design/top.v'
[-- (VERI-1482)] Analyzing Verilog file 'source/design/egress.v'
[-- (VERI-1482)] Analyzing Verilog file 'source/design/arbiter.v'
[-- (VERI-1482)] Analyzing Verilog file 'source/design/port_select.v'
[-- (VERI-1482)] Analyzing Verilog file 'source/design/ingress.v'
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message WCD032".
[-- (VERI-1482)] Analyzing Verilog file '/home/raid7_4/raid1_1/linux/cadence2012/JASPER/jasper_2021.03/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'source/properties/v_port_select.sva'
[-- (VERI-1482)] Analyzing Verilog file 'source/properties/v_ingress.sva'
[-- (VERI-1482)] Analyzing Verilog file 'source/properties/v_egress.sva'
[-- (VERI-1482)] Analyzing Verilog file 'source/properties/v_bridge.sva'
[-- (VERI-1482)] Analyzing Verilog file 'source/properties/v_arbiter.sva'
[-- (VERI-1482)] Analyzing Verilog file 'source/properties/bindings.sva'
INFO (ISW003): Top module name is "top".
[INFO (HIER-8002)] source/design/top.v(321): Disabling old hierarchical reference handler
[INFO (VERI-1018)] source/properties/v_ingress.sva(1): compiling module 'v_ingress'
[INFO (VERI-1018)] source/design/ingress.v(27): compiling module 'ingress'
[INFO (VERI-1018)] source/properties/v_egress.sva(1): compiling module 'v_egress'
[INFO (VERI-1018)] source/design/egress.v(31): compiling module 'egress'
[INFO (VERI-1018)] source/properties/v_bridge.sva(1): compiling module 'v_bridge'
[INFO (VERI-1018)] source/design/bridge.v(54): compiling module 'bridge'
[INFO (VERI-1018)] source/properties/v_arbiter.sva(1): compiling module 'v_arbiter'
[WARN (VERI-9060)] source/properties/v_arbiter.sva(57): To extract covergroup from the design, use switch "-extract_covergroup" with the elaborate command. For more information on supported constructs of covergroup, refer to the appendix "Covergroup Support" in the Command Reference Manual.
[INFO (VERI-1018)] source/design/arbiter.v(29): compiling module 'arbiter'
[INFO (VERI-1018)] source/properties/v_port_select.sva(1): compiling module 'v_port_select'
[INFO (VERI-1018)] source/design/port_select.v(27): compiling module 'port_select'
[INFO (VERI-1018)] source/design/top.v(28): compiling module 'top'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          12 (1 packages)
  Single run mode                         On
  Pipeline                                On (11 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      12 (12 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rstN".
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 73 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 814 of 950 design flops, 0 of 0 design latches, 84 of 84 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.003s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.00 s]
0.0.N: Proof Simplification Iteration 4	[0.00 s]
0.0.N: Proof Simplification Iteration 5	[0.01 s]
0.0.N: Proof Simplification Iteration 6	[0.01 s]
0.0.N: Proof Simplification Iteration 7	[0.01 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 0.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
0.0.PRE: Proof Simplification completed in 0.02 s
0.0.N: Identified and disabled 21 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 52
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 45380@cad29(local) jg_36819_cad29_3
0.0.N: Proofgrid shell started at 45379@cad29(local) jg_36819_cad29_3
0.0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "top.ing0.i_ingress.c_rd_ready" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.ing0.i_ingress.c_read" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.ing1.i_ingress.c_read" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.ing2.i_ingress.c_read" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.ing3.i_ingress.c_read" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.ing0.i_ingress.c_ready" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.ing0.i_ingress.c_int_ready" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.ing1.i_ingress.c_rd_ready" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.ing2.i_ingress.c_rd_ready" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.ing3.i_ingress.c_rd_ready" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.brdg.i_bridge.a_fifo_no_underflow:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.brdg.i_bridge.c_int_ready" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.arb.i_arbiter.c_int_ready" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.p_sel.i_port_select.a_int_size_select_00:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.p_sel.i_port_select.c_ig_sel_00" was covered in 1 cycles in 0.00 s.
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "top.ing0.i_ingress.c_rd_ready"	[0.00 s].
0.0.N: Starting proof for property "top.ing0.i_ingress.c_ready"	[0.00 s].
0.0.N: Starting proof for property "top.ing0.i_ingress.c_int_ready"	[0.00 s].
0.0.N: Starting proof for property "top.ing1.i_ingress.c_rd_ready"	[0.00 s].
0.0.N: Starting proof for property "top.ing2.i_ingress.c_rd_ready"	[0.00 s].
0.0.N: Starting proof for property "top.ing3.i_ingress.c_rd_ready"	[0.00 s].
0.0.N: Starting proof for property "top.brdg.i_bridge.a_fifo_no_underflow:precondition1"	[0.00 s].
0.0.N: Starting proof for property "top.brdg.i_bridge.c_int_ready"	[0.00 s].
0.0.N: Starting proof for property "top.arb.i_arbiter.c_int_ready"	[0.00 s].
0.0.N: Starting proof for property "top.p_sel.i_port_select.a_int_size_select_00:precondition1"	[0.00 s].
0.0.N: Starting proof for property "top.p_sel.i_port_select.c_ig_sel_00"	[0.00 s].
0.0.N: Stopped processing property "top.ing0.i_ingress.c_rd_ready"	[0.00 s].
0.0.N: Stopped processing property "top.ing0.i_ingress.c_ready"	[0.00 s].
0.0.N: Stopped processing property "top.ing0.i_ingress.c_int_ready"	[0.00 s].
0.0.N: Stopped processing property "top.ing1.i_ingress.c_rd_ready"	[0.00 s].
0.0.N: Stopped processing property "top.ing2.i_ingress.c_rd_ready"	[0.00 s].
0.0.N: Stopped processing property "top.ing3.i_ingress.c_rd_ready"	[0.00 s].
0.0.N: Stopped processing property "top.brdg.i_bridge.a_fifo_no_underflow:precondition1"	[0.00 s].
0.0.N: Stopped processing property "top.brdg.i_bridge.c_int_ready"	[0.00 s].
0.0.N: Stopped processing property "top.arb.i_arbiter.c_int_ready"	[0.00 s].
0.0.N: Stopped processing property "top.p_sel.i_port_select.a_int_size_select_00:precondition1"	[0.00 s].
0.0.N: Stopped processing property "top.p_sel.i_port_select.c_ig_sel_00"	[0.00 s].
0.0.N: Starting proof for property "top.ing0.i_ingress.c_write"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "top.ing0.i_ingress.c_write" was covered in 1 cycles in 0.00 s.
0.0.N: Stopped processing property "top.ing0.i_ingress.c_write"	[0.00 s].
0.0.N: Starting proof for property "top.ing0.i_ingress.c_valid"	[0.00 s].
0.0.N: Starting proof for property "top.arb.i_arbiter.c_req0"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "top.ing0.i_ingress.c_valid" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.arb.i_arbiter.c_req0" was covered in 1 cycles in 0.00 s.
0.0.N: Stopped processing property "top.ing0.i_ingress.c_valid"	[0.00 s].
0.0.N: Stopped processing property "top.arb.i_arbiter.c_req0"	[0.00 s].
0.0.N: Starting proof for property "top.ing0.i_ingress.c_int_valid"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "top.ing0.i_ingress.c_int_valid" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.ing1.i_ingress.c_valid" was covered in 1 cycles in 0.00 s by the incidental trace "top.ing0.i_ingress.c_int_valid".
INFO (IPF047): 0.0.N: The cover property "top.ing2.i_ingress.c_valid" was covered in 1 cycles in 0.00 s by the incidental trace "top.ing0.i_ingress.c_int_valid".
INFO (IPF047): 0.0.N: The cover property "top.brdg.i_bridge.c_int_valid" was covered in 2 cycles in 0.00 s by the incidental trace "top.ing0.i_ingress.c_int_valid".
INFO (IPF047): 0.0.N: The cover property "top.arb.i_arbiter.c_trans_started" was covered in 2 cycles in 0.00 s by the incidental trace "top.ing0.i_ingress.c_int_valid".
INFO (IPF047): 0.0.N: The cover property "top.arb.i_arbiter.c_req1" was covered in 1 cycles in 0.00 s by the incidental trace "top.ing0.i_ingress.c_int_valid".
INFO (IPF047): 0.0.N: The cover property "top.arb.i_arbiter.c_req2" was covered in 1 cycles in 0.00 s by the incidental trace "top.ing0.i_ingress.c_int_valid".
INFO (IPF047): 0.0.N: The cover property "top.arb.i_arbiter.c_int_valid" was covered in 2 cycles in 0.00 s by the incidental trace "top.ing0.i_ingress.c_int_valid".
0.0.N: Stopped processing property "top.ing0.i_ingress.c_int_valid"	[0.00 s].
0.0.N: Starting proof for property "top.ing0.i_ingress.c_int_read_done"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "top.p_sel.i_port_select.a_int_ready_onehot0" was proven in 0.06 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "top.p_sel.i_port_select.a_int_size_select_00" was proven in 0.06 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "top.p_sel.i_port_select.a_int_size_select_01" was proven in 0.06 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "top.p_sel.i_port_select.a_int_size_select_10" was proven in 0.06 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "top.p_sel.i_port_select.a_int_size_select_11" was proven in 0.06 s.
0.0.N: Trace Attempt  3	[0.00 s]
0.0.Hp: Trace Attempt  1	[0.01 s]
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "top.ing1.i_ingress.c_write" was covered in 1 cycles in 0.06 s.
INFO (IPF047): 0.0.Hp: The cover property "top.ing2.i_ingress.c_write" was covered in 1 cycles in 0.06 s.
INFO (IPF047): 0.0.Hp: The cover property "top.ing3.i_ingress.c_write" was covered in 1 cycles in 0.06 s.
INFO (IPF047): 0.0.Hp: The cover property "top.ing3.i_ingress.c_valid" was covered in 1 cycles in 0.06 s.
INFO (IPF047): 0.0.Hp: The cover property "top.eg.i_egress.c_eg_ready" was covered in 1 cycles in 0.06 s.
INFO (IPF047): 0.0.Hp: The cover property "top.arb.i_arbiter.c_req3" was covered in 1 cycles in 0.06 s.
INFO (IPF047): 0.0.Hp: The cover property "top.eg.i_egress.c_int_datardy" was covered in 1 cycles in 0.06 s.
INFO (IPF047): 0.0.Hp: The cover property "top.brdg.i_bridge.c_int_datardy" was covered in 1 cycles in 0.06 s.
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.02 s]
0.0.Ht: Proofgrid shell started at 45393@cad29(local) jg_36819_cad29_3
0.0.B: Proofgrid shell started at 45394@cad29(local) jg_36819_cad29_3
0.0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.B: Starting proof for property "top.ing0.i_ingress.c_int_read_done"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.Ht: Trace Attempt  1	[0.00 s]
0.0.Ht: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.Ht: Trace Attempt  3	[0.00 s]
0.0.Ht: Trace Attempt  4	[0.01 s]
0.0.Ht: A trace with 4 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Ht: The cover property "top.eg.i_egress.c_int_datavalid" was covered in 4 cycles in 0.00 s.
INFO (IPF047): 0.0.Ht: The cover property "top.brdg.i_bridge.c_int_datavalid" was covered in 4 cycles in 0.00 s.
0.0.B: Trace Attempt  3	[0.00 s]
0.0.Ht: Trace Attempt  5	[0.01 s]
0.0.Ht: A trace with 5 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Ht: The cover property "top.ing1.i_ingress.c_ready" was covered in 5 cycles in 0.01 s.
INFO (IPF047): 0.0.Ht: The cover property "top.ing1.i_ingress.c_int_ready" was covered in 5 cycles in 0.01 s.
INFO (IPF047): 0.0.Ht: The cover property "top.arb.i_arbiter.a_grant_is_one_cycle:precondition1" was covered in 5 cycles in 0.01 s.
INFO (IPF047): 0.0.Ht: The cover property "top.arb.i_arbiter.c_gnt1" was covered in 5 cycles in 0.01 s.
INFO (IPF047): 0.0.Ht: The cover property "top.p_sel.i_port_select.a_int_size_select_01:precondition1" was covered in 5 cycles in 0.01 s.
INFO (IPF047): 0.0.Ht: The cover property "top.p_sel.i_port_select.c_ig_sel_01" was covered in 5 cycles in 0.01 s.
0.0.Ht: A trace with 5 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Ht: The cover property "top.ing2.i_ingress.c_ready" was covered in 5 cycles in 0.01 s.
INFO (IPF047): 0.0.Ht: The cover property "top.ing2.i_ingress.c_int_ready" was covered in 5 cycles in 0.01 s.
INFO (IPF047): 0.0.Ht: The cover property "top.arb.i_arbiter.c_gnt2" was covered in 5 cycles in 0.01 s.
INFO (IPF047): 0.0.Ht: The cover property "top.p_sel.i_port_select.a_int_size_select_10:precondition1" was covered in 5 cycles in 0.01 s.
INFO (IPF047): 0.0.Ht: The cover property "top.p_sel.i_port_select.c_ig_sel_10" was covered in 5 cycles in 0.01 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 5 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Ht: The cover property "top.ing3.i_ingress.c_ready" was covered in 5 cycles in 0.01 s.
INFO (IPF047): 0.0.Ht: The cover property "top.ing3.i_ingress.c_int_ready" was covered in 5 cycles in 0.01 s.
INFO (IPF047): 0.0.Ht: The cover property "top.arb.i_arbiter.c_gnt3" was covered in 5 cycles in 0.01 s.
INFO (IPF047): 0.0.Ht: The cover property "top.p_sel.i_port_select.a_int_size_select_11:precondition1" was covered in 5 cycles in 0.01 s.
INFO (IPF047): 0.0.Ht: The cover property "top.p_sel.i_port_select.c_ig_sel_11" was covered in 5 cycles in 0.01 s.
0.0.B: Trace Attempt  4	[0.01 s]
0.0.B: Trace Attempt  5	[0.01 s]
0.0.Ht: A trace with 5 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Ht: The cover property "top.eg.i_egress.c_eg_valid" was covered in 5 cycles in 0.01 s.
INFO (IPF047): 0.0.Ht: The cover property "top.arb.i_arbiter.c_gnt0" was covered in 5 cycles in 0.01 s.
0.0.Ht: Trace Attempt  6	[0.01 s]
0.0.Ht: A trace with 6 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Ht: The cover property "top.ing1.i_ingress.c_int_valid" was covered in 6 cycles in 0.01 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 6 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Ht: The cover property "top.ing2.i_ingress.c_int_valid" was covered in 6 cycles in 0.02 s.
0.0.Ht: A trace with 6 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Ht: The cover property "top.ing3.i_ingress.c_int_valid" was covered in 6 cycles in 0.02 s.
0.0.Ht: A trace with 6 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Ht: The cover property "top.eg.i_egress.a_wvalid_2cycle:precondition1" was covered in 6 cycles in 0.02 s.
0.0.Ht: Trace Attempt  7	[0.01 s]
0.0.Hp: A proof was found: No trace exists. [0.11 s]
INFO (IPF057): 0.0.Hp: The property "top.brdg.i_bridge.a_fifo_no_overflow" was proven in 0.11 s.
0.0.Hp: A proof was found: No trace exists. [0.11 s]
INFO (IPF057): 0.0.Hp: The property "top.brdg.i_bridge.a_fifo_no_underflow" was proven in 0.11 s.
0.0.Hp: A proof was found: No trace exists. [0.11 s]
INFO (IPF057): 0.0.Hp: The property "top.arb.i_arbiter.a_grant_is_onehot0" was proven in 0.11 s.
0.0.Hp: Lemmas used(3): ?3
0.0.Hp: A proof was found: No trace exists. [0.20 s]
INFO (IPF057): 0.0.Hp: The property "top.arb.i_arbiter.a_grant_is_one_cycle" was proven in 0.19 s.
0.0.B: Trace Attempt 14	[0.12 s]
0.0.B: A trace with 14 cycles was found. [0.15 s]
INFO (IPF047): 0.0.B: The cover property "top.ing0.i_ingress.c_int_read_done" was covered in 14 cycles in 0.14 s.
0.0.B: Stopped processing property "top.ing0.i_ingress.c_int_read_done"	[0.14 s].
0.0.B: Starting proof for property "top.ing1.i_ingress.c_int_read_done"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.N: Stopped processing property "top.ing0.i_ingress.c_int_read_done"	[0.14 s].
0.0.N: Starting proof for property "top.ing1.i_ingress.c_int_read_done"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.B: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.B: Trace Attempt 19	[0.36 s]
0.0.B: A trace with 19 cycles was found. [0.42 s]
INFO (IPF047): 0.0.B: The cover property "top.ing1.i_ingress.c_int_read_done" was covered in 19 cycles in 0.42 s.
0.0.B: Stopped processing property "top.ing1.i_ingress.c_int_read_done"	[0.42 s].
0.0.B: Starting proof for property "top.ing2.i_ingress.c_int_read_done"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.N: Stopped processing property "top.ing1.i_ingress.c_int_read_done"	[0.42 s].
0.0.N: Starting proof for property "top.ing2.i_ingress.c_int_read_done"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.Ht: Trace Attempt 17	[0.64 s]
0.0.Ht: A trace with 17 cycles was found. [0.72 s]
INFO (IPF047): 0.0.Ht: The cover property "top.brdg.i_bridge.a_fifo_no_overflow:precondition1" was covered in 17 cycles in 0.70 s.
0.0.Ht: Trace Attempt 18	[0.72 s]
0.0.Ht: Trace Attempt 19	[0.81 s]
0.0.Ht: A trace with 19 cycles was found. [0.86 s]
INFO (IPF047): 0.0.Ht: The cover property "top.ing2.i_ingress.c_int_read_done" was covered in 19 cycles in 0.84 s.
0.0.B: Stopped processing property "top.ing2.i_ingress.c_int_read_done"	[0.29 s].
0.0.B: Starting proof for property "top.ing3.i_ingress.c_int_read_done"	[0.00 s].
0.0.N: Stopped processing property "top.ing2.i_ingress.c_int_read_done"	[0.28 s].
0.0.N: Starting proof for property "top.ing3.i_ingress.c_int_read_done"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.Ht: A trace with 19 cycles was found. [0.87 s]
INFO (IPF047): 0.0.Ht: The cover property "top.ing3.i_ingress.c_int_read_done" was covered in 19 cycles in 0.85 s.
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Stopped processing property "top.ing3.i_ingress.c_int_read_done"	[0.01 s].
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "top.eg.i_egress.a_wvalid_2cycle"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.B: Stopped processing property "top.ing3.i_ingress.c_int_read_done"	[0.01 s].
0.0.B: Last scan. Per property time limit: 0s
0.0.B: Starting proof for property "top.eg.i_egress.a_wvalid_2cycle"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.Ht: Trace Attempt 20	[0.87 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.B: Trace Attempt  5	[0.01 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Requesting engine job to stop
0.0.B: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.93 s]
0.0.N: Trace Attempt  6	[0.01 s]
0.0.N: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.N: The property "top.eg.i_egress.a_wvalid_2cycle" was proven in 0.01 s.
0.0.N: Stopped processing property "top.eg.i_egress.a_wvalid_2cycle"	[0.01 s].
0.0.N: Interrupted. [0.01 s]
0.0.Ht: Interrupted (multi)
0.0.Ht: Trace Attempt 22	[0.88 s]
0.0.Ht: Interrupted. [0.88 s]
0.0.N: Exited with Success (@ 0.93 s)
0: ProofGrid usable level: 0
0.0.Ht: Exited with Success (@ 0.93 s)
0.0.B: Stopped processing property "top.eg.i_egress.a_wvalid_2cycle"	[0.01 s].
0.0.B: Interrupted. [0.01 s]
0.0.B: Exited with Success (@ 0.93 s)
0.0.Hp: Interrupted (multi)
0.0.Hp: Interrupted. [0.94 s]
0.0.Hp: Exited with Success (@ 0.94 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 94.66 %)
--------------------------------------------------------------
     engines started                               :     4
     engine jobs started                           :     4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.06        0.93        0.00       94.12 %
     Hp        0.05        0.93        0.00       94.60 %
     Ht        0.05        0.88        0.00       94.95 %
      B        0.05        0.88        0.00       95.02 %
    all        0.05        0.90        0.00       94.66 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               0.20        3.62        0.00

    Data read    : 83.75 kiB
    Data written : 8.02 kiB

0: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>" for proof thread 0

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 73
                 assertions                   : 10
                  - proven                    : 10 (100%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 63
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 63 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % source run.tcl
INFO (IPF121): Cleared environment completely for new design analysis.
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message WCD032".
[-- (VERI-1482)] Analyzing Verilog file 'source/design/bridge.v'
[-- (VERI-1482)] Analyzing Verilog file 'source/design/top.v'
[-- (VERI-1482)] Analyzing Verilog file 'source/design/egress.v'
[-- (VERI-1482)] Analyzing Verilog file 'source/design/arbiter.v'
[-- (VERI-1482)] Analyzing Verilog file 'source/design/port_select.v'
[-- (VERI-1482)] Analyzing Verilog file 'source/design/ingress.v'
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message WCD032".
[-- (VERI-1482)] Analyzing Verilog file '/home/raid7_4/raid1_1/linux/cadence2012/JASPER/jasper_2021.03/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'source/properties/v_port_select.sva'
[-- (VERI-1482)] Analyzing Verilog file 'source/properties/v_ingress.sva'
[-- (VERI-1482)] Analyzing Verilog file 'source/properties/v_egress.sva'
[-- (VERI-1482)] Analyzing Verilog file 'source/properties/v_bridge.sva'
[-- (VERI-1482)] Analyzing Verilog file 'source/properties/v_arbiter.sva'
[-- (VERI-1482)] Analyzing Verilog file 'source/properties/bindings.sva'
[-- (VERI-1482)] Analyzing Verilog file 'props.sva'
[WARN (VERI-1763)] props.sva(34): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
INFO (ISW003): Top module name is "top".
[INFO (HIER-8002)] source/design/top.v(321): Disabling old hierarchical reference handler
[INFO (VERI-1018)] source/properties/v_ingress.sva(1): compiling module 'v_ingress'
[INFO (VERI-1018)] source/design/ingress.v(27): compiling module 'ingress'
[INFO (VERI-1018)] source/properties/v_egress.sva(1): compiling module 'v_egress'
[INFO (VERI-1018)] source/design/egress.v(31): compiling module 'egress'
[INFO (VERI-1018)] source/properties/v_bridge.sva(1): compiling module 'v_bridge'
[INFO (VERI-1018)] source/design/bridge.v(54): compiling module 'bridge'
[INFO (VERI-1018)] source/properties/v_arbiter.sva(1): compiling module 'v_arbiter'
[WARN (VERI-9060)] source/properties/v_arbiter.sva(57): To extract covergroup from the design, use switch "-extract_covergroup" with the elaborate command. For more information on supported constructs of covergroup, refer to the appendix "Covergroup Support" in the Command Reference Manual.
[INFO (VERI-1018)] source/design/arbiter.v(29): compiling module 'arbiter'
[INFO (VERI-1018)] source/properties/v_port_select.sva(1): compiling module 'v_port_select'
[INFO (VERI-1018)] source/design/port_select.v(27): compiling module 'port_select'
[INFO (VERI-1018)] props.sva(1): compiling module 'props'
[WARN (VERI-1209)] props.sva(21): expression size 32 truncated to fit in target size 7
[WARN (VERI-1209)] props.sva(23): expression size 32 truncated to fit in target size 7
[WARN (VERI-1209)] props.sva(24): expression size 32 truncated to fit in target size 7
[WARN (VERI-1209)] props.sva(25): expression size 32 truncated to fit in target size 7
[WARN (VERI-1209)] props.sva(28): expression size 32 truncated to fit in target size 7
[INFO (VERI-1018)] source/design/top.v(28): compiling module 'top'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          13 (1 packages)
  Single run mode                         On
  Pipeline                                On (12 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      13 (13 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rstN".
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 75 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 822 of 958 design flops, 0 of 0 design latches, 84 of 84 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.003s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.00 s]
0.0.N: Proof Simplification Iteration 4	[0.01 s]
0.0.N: Proof Simplification Iteration 5	[0.01 s]
0.0.N: Proof Simplification Iteration 6	[0.01 s]
0.0.N: Proof Simplification Iteration 7	[0.01 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 0.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
0.0.PRE: Proof Simplification completed in 0.02 s
0.0.N: Identified and disabled 22 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 53
0: ProofGrid is starting event handling
0.0.N: Proofgrid shell started at 45658@cad29(local) jg_36819_cad29_4
0.0.Hp: Proofgrid shell started at 45659@cad29(local) jg_36819_cad29_4
0.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "top.ing0.i_ingress.c_rd_ready" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.ing0.i_ingress.c_read" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.ing1.i_ingress.c_read" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.ing2.i_ingress.c_read" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.ing3.i_ingress.c_read" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.ing0.i_ingress.c_ready" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.ing0.i_ingress.c_int_ready" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.ing1.i_ingress.c_rd_ready" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.ing2.i_ingress.c_rd_ready" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.ing3.i_ingress.c_rd_ready" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.brdg.i_bridge.a_fifo_no_underflow:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.brdg.i_bridge.c_int_ready" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.arb.i_arbiter.c_int_ready" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.p_sel.i_port_select.a_int_size_select_00:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.p_sel.i_port_select.c_ig_sel_00" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.props_i.ast_output_count:precondition1" was covered in 1 cycles in 0.00 s.
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "top.ing0.i_ingress.c_rd_ready"	[0.00 s].
0.0.N: Starting proof for property "top.ing0.i_ingress.c_ready"	[0.00 s].
0.0.N: Starting proof for property "top.ing0.i_ingress.c_int_ready"	[0.00 s].
0.0.N: Starting proof for property "top.ing1.i_ingress.c_rd_ready"	[0.00 s].
0.0.N: Starting proof for property "top.ing2.i_ingress.c_rd_ready"	[0.00 s].
0.0.N: Starting proof for property "top.ing3.i_ingress.c_rd_ready"	[0.00 s].
0.0.N: Starting proof for property "top.brdg.i_bridge.a_fifo_no_underflow:precondition1"	[0.00 s].
0.0.N: Starting proof for property "top.brdg.i_bridge.c_int_ready"	[0.00 s].
0.0.N: Starting proof for property "top.arb.i_arbiter.c_int_ready"	[0.00 s].
0.0.N: Starting proof for property "top.p_sel.i_port_select.a_int_size_select_00:precondition1"	[0.00 s].
0.0.N: Starting proof for property "top.p_sel.i_port_select.c_ig_sel_00"	[0.00 s].
0.0.N: Starting proof for property "top.props_i.ast_output_count:precondition1"	[0.00 s].
0.0.N: Stopped processing property "top.ing0.i_ingress.c_rd_ready"	[0.00 s].
0.0.N: Stopped processing property "top.ing0.i_ingress.c_ready"	[0.00 s].
0.0.N: Stopped processing property "top.ing0.i_ingress.c_int_ready"	[0.00 s].
0.0.N: Stopped processing property "top.ing1.i_ingress.c_rd_ready"	[0.00 s].
0.0.N: Stopped processing property "top.ing2.i_ingress.c_rd_ready"	[0.00 s].
0.0.N: Stopped processing property "top.ing3.i_ingress.c_rd_ready"	[0.00 s].
0.0.N: Stopped processing property "top.brdg.i_bridge.a_fifo_no_underflow:precondition1"	[0.00 s].
0.0.N: Stopped processing property "top.brdg.i_bridge.c_int_ready"	[0.00 s].
0.0.N: Stopped processing property "top.arb.i_arbiter.c_int_ready"	[0.00 s].
0.0.N: Stopped processing property "top.p_sel.i_port_select.a_int_size_select_00:precondition1"	[0.00 s].
0.0.N: Stopped processing property "top.p_sel.i_port_select.c_ig_sel_00"	[0.00 s].
0.0.N: Stopped processing property "top.props_i.ast_output_count:precondition1"	[0.00 s].
0.0.N: Starting proof for property "top.ing0.i_ingress.c_write"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "top.ing0.i_ingress.c_write" was covered in 1 cycles in 0.00 s.
0.0.N: Stopped processing property "top.ing0.i_ingress.c_write"	[0.00 s].
0.0.N: Starting proof for property "top.ing0.i_ingress.c_valid"	[0.00 s].
0.0.N: Starting proof for property "top.arb.i_arbiter.c_req0"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "top.ing0.i_ingress.c_valid" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.arb.i_arbiter.c_req0" was covered in 1 cycles in 0.00 s.
0.0.N: Stopped processing property "top.ing0.i_ingress.c_valid"	[0.00 s].
0.0.N: Stopped processing property "top.arb.i_arbiter.c_req0"	[0.00 s].
0.0.N: Starting proof for property "top.ing0.i_ingress.c_int_valid"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "top.ing0.i_ingress.c_int_valid" was covered in 2 cycles in 0.01 s.
INFO (IPF047): 0.0.N: The cover property "top.ing1.i_ingress.c_valid" was covered in 1 cycles in 0.01 s by the incidental trace "top.ing0.i_ingress.c_int_valid".
INFO (IPF047): 0.0.N: The cover property "top.ing2.i_ingress.c_valid" was covered in 1 cycles in 0.01 s by the incidental trace "top.ing0.i_ingress.c_int_valid".
INFO (IPF047): 0.0.N: The cover property "top.brdg.i_bridge.c_int_valid" was covered in 2 cycles in 0.01 s by the incidental trace "top.ing0.i_ingress.c_int_valid".
INFO (IPF047): 0.0.N: The cover property "top.arb.i_arbiter.c_trans_started" was covered in 2 cycles in 0.01 s by the incidental trace "top.ing0.i_ingress.c_int_valid".
INFO (IPF047): 0.0.N: The cover property "top.arb.i_arbiter.c_req1" was covered in 1 cycles in 0.01 s by the incidental trace "top.ing0.i_ingress.c_int_valid".
INFO (IPF047): 0.0.N: The cover property "top.arb.i_arbiter.c_req2" was covered in 1 cycles in 0.01 s by the incidental trace "top.ing0.i_ingress.c_int_valid".
INFO (IPF047): 0.0.N: The cover property "top.arb.i_arbiter.c_int_valid" was covered in 2 cycles in 0.01 s by the incidental trace "top.ing0.i_ingress.c_int_valid".
0.0.N: Stopped processing property "top.ing0.i_ingress.c_int_valid"	[0.01 s].
0.0.N: Starting proof for property "top.ing0.i_ingress.c_int_read_done"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "top.p_sel.i_port_select.a_int_ready_onehot0" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "top.p_sel.i_port_select.a_int_size_select_00" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "top.p_sel.i_port_select.a_int_size_select_01" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "top.p_sel.i_port_select.a_int_size_select_10" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "top.p_sel.i_port_select.a_int_size_select_11" was proven in 0.01 s.
0.0.Hp: Trace Attempt  1	[0.01 s]
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "top.ing1.i_ingress.c_write" was covered in 1 cycles in 0.01 s.
INFO (IPF047): 0.0.Hp: The cover property "top.ing2.i_ingress.c_write" was covered in 1 cycles in 0.01 s.
INFO (IPF047): 0.0.Hp: The cover property "top.ing3.i_ingress.c_write" was covered in 1 cycles in 0.01 s.
INFO (IPF047): 0.0.Hp: The cover property "top.ing3.i_ingress.c_valid" was covered in 1 cycles in 0.01 s.
INFO (IPF047): 0.0.Hp: The cover property "top.eg.i_egress.c_eg_ready" was covered in 1 cycles in 0.01 s.
INFO (IPF047): 0.0.Hp: The cover property "top.arb.i_arbiter.c_req3" was covered in 1 cycles in 0.01 s.
INFO (IPF047): 0.0.Hp: The cover property "top.eg.i_egress.c_int_datardy" was covered in 1 cycles in 0.01 s.
INFO (IPF047): 0.0.Hp: The cover property "top.brdg.i_bridge.c_int_datardy" was covered in 1 cycles in 0.01 s.
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.02 s]
0.0.Ht: Proofgrid shell started at 45672@cad29(local) jg_36819_cad29_4
0.0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: Trace Attempt  1	[0.00 s]
0.0.Ht: Trace Attempt  2	[0.01 s]
0.0.Ht: Trace Attempt  3	[0.01 s]
0.0.Ht: Trace Attempt  4	[0.01 s]
0.0.Ht: A trace with 4 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Ht: The cover property "top.eg.i_egress.c_int_datavalid" was covered in 4 cycles in 0.00 s.
INFO (IPF047): 0.0.Ht: The cover property "top.brdg.i_bridge.c_int_datavalid" was covered in 4 cycles in 0.00 s.
0.0.Ht: Trace Attempt  5	[0.01 s]
0.0.Ht: A trace with 5 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Ht: The cover property "top.ing1.i_ingress.c_ready" was covered in 5 cycles in 0.00 s.
INFO (IPF047): 0.0.Ht: The cover property "top.ing1.i_ingress.c_int_ready" was covered in 5 cycles in 0.00 s.
INFO (IPF047): 0.0.Ht: The cover property "top.arb.i_arbiter.a_grant_is_one_cycle:precondition1" was covered in 5 cycles in 0.00 s.
INFO (IPF047): 0.0.Ht: The cover property "top.arb.i_arbiter.c_gnt1" was covered in 5 cycles in 0.00 s.
INFO (IPF047): 0.0.Ht: The cover property "top.p_sel.i_port_select.a_int_size_select_01:precondition1" was covered in 5 cycles in 0.00 s.
INFO (IPF047): 0.0.Ht: The cover property "top.p_sel.i_port_select.c_ig_sel_01" was covered in 5 cycles in 0.00 s.
0.0.Ht: A trace with 5 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Ht: The cover property "top.ing2.i_ingress.c_ready" was covered in 5 cycles in 0.01 s.
INFO (IPF047): 0.0.Ht: The cover property "top.ing2.i_ingress.c_int_ready" was covered in 5 cycles in 0.01 s.
INFO (IPF047): 0.0.Ht: The cover property "top.arb.i_arbiter.c_gnt2" was covered in 5 cycles in 0.01 s.
INFO (IPF047): 0.0.Ht: The cover property "top.p_sel.i_port_select.a_int_size_select_10:precondition1" was covered in 5 cycles in 0.01 s.
INFO (IPF047): 0.0.Ht: The cover property "top.p_sel.i_port_select.c_ig_sel_10" was covered in 5 cycles in 0.01 s.
0.0.Ht: A trace with 5 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Ht: The cover property "top.ing3.i_ingress.c_ready" was covered in 5 cycles in 0.01 s.
INFO (IPF047): 0.0.Ht: The cover property "top.ing3.i_ingress.c_int_ready" was covered in 5 cycles in 0.01 s.
INFO (IPF047): 0.0.Ht: The cover property "top.arb.i_arbiter.c_gnt3" was covered in 5 cycles in 0.01 s.
INFO (IPF047): 0.0.Ht: The cover property "top.p_sel.i_port_select.a_int_size_select_11:precondition1" was covered in 5 cycles in 0.01 s.
INFO (IPF047): 0.0.Ht: The cover property "top.p_sel.i_port_select.c_ig_sel_11" was covered in 5 cycles in 0.01 s.
0.0.Ht: A trace with 5 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Ht: The cover property "top.eg.i_egress.c_eg_valid" was covered in 5 cycles in 0.01 s.
INFO (IPF047): 0.0.Ht: The cover property "top.arb.i_arbiter.c_gnt0" was covered in 5 cycles in 0.01 s.
0.0.Ht: Trace Attempt  6	[0.01 s]
0.0.Ht: A trace with 6 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Ht: The cover property "top.ing1.i_ingress.c_int_valid" was covered in 6 cycles in 0.01 s.
0.0.Ht: A trace with 6 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Ht: The cover property "top.ing2.i_ingress.c_int_valid" was covered in 6 cycles in 0.01 s.
0.0.Ht: A trace with 6 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Ht: The cover property "top.ing3.i_ingress.c_int_valid" was covered in 6 cycles in 0.01 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 6 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Ht: The cover property "top.eg.i_egress.a_wvalid_2cycle:precondition1" was covered in 6 cycles in 0.02 s.
0.0.B: Proofgrid shell started at 45673@cad29(local) jg_36819_cad29_4
0.0.Ht: Trace Attempt  7	[0.01 s]
0.0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.B: Starting proof for property "top.ing0.i_ingress.c_int_read_done"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  4	[0.01 s]
0.0.B: Trace Attempt  5	[0.01 s]
0.0.Hp: A proof was found: No trace exists. [0.12 s]
INFO (IPF057): 0.0.Hp: The property "top.brdg.i_bridge.a_fifo_no_overflow" was proven in 0.07 s.
0.0.Hp: A proof was found: No trace exists. [0.12 s]
INFO (IPF057): 0.0.Hp: The property "top.brdg.i_bridge.a_fifo_no_underflow" was proven in 0.07 s.
0.0.Hp: A proof was found: No trace exists. [0.12 s]
INFO (IPF057): 0.0.Hp: The property "top.arb.i_arbiter.a_grant_is_onehot0" was proven in 0.07 s.
0.0.Hp: Lemmas used(3): ?3
0.0.Hp: A proof was found: No trace exists. [0.21 s]
INFO (IPF057): 0.0.Hp: The property "top.arb.i_arbiter.a_grant_is_one_cycle" was proven in 0.17 s.
0.0.B: Trace Attempt 14	[0.12 s]
0.0.B: A trace with 14 cycles was found. [0.15 s]
INFO (IPF047): 0.0.B: The cover property "top.ing0.i_ingress.c_int_read_done" was covered in 14 cycles in 0.16 s.
0.0.B: Stopped processing property "top.ing0.i_ingress.c_int_read_done"	[0.16 s].
0.0.B: Starting proof for property "top.ing1.i_ingress.c_int_read_done"	[0.00 s].
0.0.N: Stopped processing property "top.ing0.i_ingress.c_int_read_done"	[0.18 s].
0.0.N: Starting proof for property "top.ing1.i_ingress.c_int_read_done"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.B: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.B: Trace Attempt 19	[0.37 s]
0.0.B: A trace with 19 cycles was found. [0.44 s]
INFO (IPF047): 0.0.B: The cover property "top.ing1.i_ingress.c_int_read_done" was covered in 19 cycles in 0.44 s.
0.0.B: Stopped processing property "top.ing1.i_ingress.c_int_read_done"	[0.44 s].
0.0.B: Starting proof for property "top.ing2.i_ingress.c_int_read_done"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.N: Stopped processing property "top.ing1.i_ingress.c_int_read_done"	[0.44 s].
0.0.N: Starting proof for property "top.ing2.i_ingress.c_int_read_done"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0: ProofGrid usable level: 5
0.0.B: Trace Attempt 19	[0.30 s]
0.0.B: A trace with 19 cycles was found. [0.33 s]
INFO (IPF047): 0.0.B: The cover property "top.ing2.i_ingress.c_int_read_done" was covered in 19 cycles in 0.33 s.
0.0.B: Stopped processing property "top.ing2.i_ingress.c_int_read_done"	[0.33 s].
0.0.B: Starting proof for property "top.ing3.i_ingress.c_int_read_done"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.N: Stopped processing property "top.ing2.i_ingress.c_int_read_done"	[0.33 s].
0.0.N: Starting proof for property "top.ing3.i_ingress.c_int_read_done"	[0.00 s].
0.0.B: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.B: Trace Attempt 19	[0.39 s]
0.0.B: A trace with 19 cycles was found. [0.41 s]
INFO (IPF047): 0.0.B: The cover property "top.ing3.i_ingress.c_int_read_done" was covered in 19 cycles in 0.41 s.
0.0.B: Stopped processing property "top.ing3.i_ingress.c_int_read_done"	[0.41 s].
0.0.B: Starting proof for property "top.eg.i_egress.a_wvalid_2cycle"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.N: Stopped processing property "top.ing3.i_ingress.c_int_read_done"	[0.41 s].
0.0.N: Starting proof for property "top.eg.i_egress.a_wvalid_2cycle"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.B: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt  6	[0.01 s]
0.0.N: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.N: The property "top.eg.i_egress.a_wvalid_2cycle" was proven in 0.01 s.
0.0.N: Stopped processing property "top.eg.i_egress.a_wvalid_2cycle"	[0.01 s].
0.0.N: Starting proof for property "top.brdg.i_bridge.a_fifo_no_overflow:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.B: Stopped processing property "top.eg.i_egress.a_wvalid_2cycle"	[0.02 s].
0.0.B: Starting proof for property "top.brdg.i_bridge.a_fifo_no_overflow:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  4	[0.01 s]
0.0.B: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  1	[0.02 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  5	[0.04 s]
0.0.B: Trace Attempt 17	[0.11 s]
0.0.B: A trace with 17 cycles was found. [0.12 s]
INFO (IPF047): 0.0.B: The cover property "top.brdg.i_bridge.a_fifo_no_overflow:precondition1" was covered in 17 cycles in 0.12 s.
0.0.B: Stopped processing property "top.brdg.i_bridge.a_fifo_no_overflow:precondition1"	[0.12 s].
0.0.B: Last scan. Per property time limit: 0s
0.0.B: Starting proof for property "top.props_i.ast_output_count"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.N: Stopped processing property "top.brdg.i_bridge.a_fifo_no_overflow:precondition1"	[0.13 s].
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "top.props_i.ast_output_count"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.B: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.Hp: Trace Attempt  2	[1.68 s]
0.0.Hp: Trace Attempt  3	[1.68 s]
0.0.Hp: Trace Attempt  4	[1.68 s]
0.0.Hp: Trace Attempt  5	[1.68 s]
0: ProofGrid usable level: 1
0.0.N: Trace Attempt  1	[1.25 s]
0.0.N: Trace Attempt  2	[1.25 s]
0.0.N: Trace Attempt  3	[1.26 s]
0.0.N: Trace Attempt  4	[1.29 s]
0.0.N: Trace Attempt  5	[1.30 s]
0.0.B: Trace Attempt 16	[4.92 s]
0.0.N: Requesting engine job to stop
0.0.B: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [6.81 s]
0.0.B: A trace with 16 cycles was found. [5.25 s]
INFO (IPF055): 0.0.B: A counterexample (cex) with 16 cycles was found for the property "top.props_i.ast_output_count" in 5.26 s.
0.0.B: Stopped processing property "top.props_i.ast_output_count"	[5.26 s].
0.0.B: Interrupted. [5.25 s]
0.0.Hp: Interrupted (multi)
0.0.Hp: Trace Attempt 15	[4.52 s]
0.0.Hp: Interrupted. [6.81 s]
0.0.Ht: Interrupted (multi)
0.0.Ht: Trace Attempt 15	[3.98 s]
0.0.Ht: Interrupted. [6.76 s]
0.0.B: Exited with Success (@ 6.81 s)
0: ProofGrid usable level: 0
0.0.Ht: Exited with Success (@ 6.81 s)
0.0.Hp: Exited with Success (@ 6.82 s)
0.0.N: Stopped processing property "top.props_i.ast_output_count"	[5.26 s].
0.0.N: Trace Attempt  9	[3.04 s]
0.0.N: Interrupted. [5.26 s]
0.0.N: Exited with Success (@ 6.82 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 99.14 %)
--------------------------------------------------------------
     engines started                               :     4
     engine jobs started                           :     4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.06        6.81        0.00       99.20 %
     Hp        0.05        6.81        0.00       99.24 %
     Ht        0.05        6.76        0.00       99.23 %
      B        0.08        6.74        0.00       98.89 %
    all        0.06        6.78        0.00       99.14 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               0.24       27.12        0.00

    Data read    : 100.50 kiB
    Data written : 8.76 kiB

0: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>" for proof thread 0

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 75
                 assertions                   : 11
                  - proven                    : 10 (90.9091%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (9.09091%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 64
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 64 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % source run.tcl
INFO (IPF121): Cleared environment completely for new design analysis.
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message WCD032".
[-- (VERI-1482)] Analyzing Verilog file 'source/design/bridge.v'
[-- (VERI-1482)] Analyzing Verilog file 'source/design/top.v'
[-- (VERI-1482)] Analyzing Verilog file 'source/design/egress.v'
[-- (VERI-1482)] Analyzing Verilog file 'source/design/arbiter.v'
[-- (VERI-1482)] Analyzing Verilog file 'source/design/port_select.v'
[-- (VERI-1482)] Analyzing Verilog file 'source/design/ingress.v'
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message WCD032".
[-- (VERI-1482)] Analyzing Verilog file '/home/raid7_4/raid1_1/linux/cadence2012/JASPER/jasper_2021.03/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'source/properties/v_port_select.sva'
[-- (VERI-1482)] Analyzing Verilog file 'source/properties/v_ingress.sva'
[-- (VERI-1482)] Analyzing Verilog file 'source/properties/v_egress.sva'
[-- (VERI-1482)] Analyzing Verilog file 'source/properties/v_bridge.sva'
[-- (VERI-1482)] Analyzing Verilog file 'source/properties/v_arbiter.sva'
[-- (VERI-1482)] Analyzing Verilog file 'source/properties/bindings.sva'
[-- (VERI-1482)] Analyzing Verilog file 'props.sva'
[WARN (VERI-1763)] props.sva(34): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
INFO (ISW003): Top module name is "top".
[INFO (HIER-8002)] source/design/top.v(321): Disabling old hierarchical reference handler
[INFO (VERI-1018)] source/properties/v_ingress.sva(1): compiling module 'v_ingress'
[INFO (VERI-1018)] source/design/ingress.v(27): compiling module 'ingress'
[INFO (VERI-1018)] source/properties/v_egress.sva(1): compiling module 'v_egress'
[INFO (VERI-1018)] source/design/egress.v(31): compiling module 'egress'
[INFO (VERI-1018)] source/properties/v_bridge.sva(1): compiling module 'v_bridge'
[INFO (VERI-1018)] source/design/bridge.v(54): compiling module 'bridge'
[INFO (VERI-1018)] source/properties/v_arbiter.sva(1): compiling module 'v_arbiter'
[WARN (VERI-9060)] source/properties/v_arbiter.sva(57): To extract covergroup from the design, use switch "-extract_covergroup" with the elaborate command. For more information on supported constructs of covergroup, refer to the appendix "Covergroup Support" in the Command Reference Manual.
[INFO (VERI-1018)] source/design/arbiter.v(29): compiling module 'arbiter'
[INFO (VERI-1018)] source/properties/v_port_select.sva(1): compiling module 'v_port_select'
[INFO (VERI-1018)] source/design/port_select.v(27): compiling module 'port_select'
[INFO (VERI-1018)] props.sva(1): compiling module 'props'
[WARN (VERI-1209)] props.sva(21): expression size 32 truncated to fit in target size 7
[WARN (VERI-1209)] props.sva(23): expression size 32 truncated to fit in target size 7
[WARN (VERI-1209)] props.sva(24): expression size 32 truncated to fit in target size 7
[WARN (VERI-1209)] props.sva(25): expression size 32 truncated to fit in target size 7
[WARN (VERI-1209)] props.sva(28): expression size 32 truncated to fit in target size 7
[INFO (VERI-1018)] source/design/top.v(28): compiling module 'top'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          13 (1 packages)
  Single run mode                         On
  Pipeline                                On (12 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      13 (13 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rstN".
no_read_3
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 75 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 822 of 958 design flops, 0 of 0 design latches, 84 of 84 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.004s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.02 s]
0.0.N: Proof Simplification Iteration 4	[0.02 s]
0.0.N: Proof Simplification Iteration 5	[0.02 s]
0.0.N: Proof Simplification Iteration 6	[0.02 s]
0.0.N: Proof Simplification Iteration 7	[0.02 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 0.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "top.ing0.i_ingress.c_int_read_done" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "top.ing1.i_ingress.c_int_read_done" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "top.ing2.i_ingress.c_int_read_done" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "top.ing3.i_ingress.c_int_read_done" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "top.brdg.i_bridge.a_fifo_no_overflow" was proven in 0.00 s.
0.0.PRE: Proof Simplification completed in 0.03 s
0.0.N: Identified and disabled 25 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 45
0: ProofGrid is starting event handling
0.0.N: Proofgrid shell started at 48828@cad29(local) jg_36819_cad29_5
0.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "top.ing0.i_ingress.c_rd_ready" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.ing0.i_ingress.c_read" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.ing1.i_ingress.c_read" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.ing2.i_ingress.c_read" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.ing3.i_ingress.c_read" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.ing0.i_ingress.c_ready" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.ing0.i_ingress.c_int_ready" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.ing1.i_ingress.c_rd_ready" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.ing2.i_ingress.c_rd_ready" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.ing3.i_ingress.c_rd_ready" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.brdg.i_bridge.a_fifo_no_underflow:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.brdg.i_bridge.c_int_ready" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.arb.i_arbiter.c_int_ready" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.p_sel.i_port_select.a_int_size_select_00:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.p_sel.i_port_select.c_ig_sel_00" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.props_i.ast_output_count:precondition1" was covered in 1 cycles in 0.00 s.
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "top.ing0.i_ingress.c_rd_ready"	[0.00 s].
0.0.N: Starting proof for property "top.ing0.i_ingress.c_ready"	[0.00 s].
0.0.N: Starting proof for property "top.ing0.i_ingress.c_int_ready"	[0.00 s].
0.0.N: Starting proof for property "top.ing1.i_ingress.c_rd_ready"	[0.00 s].
0.0.N: Starting proof for property "top.ing2.i_ingress.c_rd_ready"	[0.00 s].
0.0.N: Starting proof for property "top.ing3.i_ingress.c_rd_ready"	[0.00 s].
0.0.N: Starting proof for property "top.brdg.i_bridge.a_fifo_no_underflow:precondition1"	[0.00 s].
0.0.N: Starting proof for property "top.brdg.i_bridge.c_int_ready"	[0.00 s].
0.0.N: Starting proof for property "top.arb.i_arbiter.c_int_ready"	[0.00 s].
0.0.N: Starting proof for property "top.p_sel.i_port_select.a_int_size_select_00:precondition1"	[0.00 s].
0.0.N: Starting proof for property "top.p_sel.i_port_select.c_ig_sel_00"	[0.00 s].
0.0.N: Starting proof for property "top.props_i.ast_output_count:precondition1"	[0.00 s].
0.0.N: Stopped processing property "top.ing0.i_ingress.c_rd_ready"	[0.00 s].
0.0.N: Stopped processing property "top.ing0.i_ingress.c_ready"	[0.00 s].
0.0.N: Stopped processing property "top.ing0.i_ingress.c_int_ready"	[0.00 s].
0.0.N: Stopped processing property "top.ing1.i_ingress.c_rd_ready"	[0.00 s].
0.0.N: Stopped processing property "top.ing2.i_ingress.c_rd_ready"	[0.00 s].
0.0.N: Stopped processing property "top.ing3.i_ingress.c_rd_ready"	[0.00 s].
0.0.N: Stopped processing property "top.brdg.i_bridge.a_fifo_no_underflow:precondition1"	[0.00 s].
0.0.N: Stopped processing property "top.brdg.i_bridge.c_int_ready"	[0.00 s].
0.0.N: Stopped processing property "top.arb.i_arbiter.c_int_ready"	[0.00 s].
0.0.N: Stopped processing property "top.p_sel.i_port_select.a_int_size_select_00:precondition1"	[0.00 s].
0.0.N: Stopped processing property "top.p_sel.i_port_select.c_ig_sel_00"	[0.00 s].
0.0.N: Stopped processing property "top.props_i.ast_output_count:precondition1"	[0.00 s].
0.0.N: Starting proof for property "top.ing0.i_ingress.c_write"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "top.ing0.i_ingress.c_write" was covered in 1 cycles in 0.00 s.
0.0.N: Stopped processing property "top.ing0.i_ingress.c_write"	[0.00 s].
0.0.N: Starting proof for property "top.ing0.i_ingress.c_valid"	[0.00 s].
0.0.N: Starting proof for property "top.arb.i_arbiter.c_req0"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "top.ing0.i_ingress.c_valid" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.arb.i_arbiter.c_req0" was covered in 1 cycles in 0.00 s.
0.0.N: Stopped processing property "top.ing0.i_ingress.c_valid"	[0.00 s].
0.0.N: Stopped processing property "top.arb.i_arbiter.c_req0"	[0.00 s].
0.0.N: Starting proof for property "top.ing0.i_ingress.c_int_valid"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "top.ing0.i_ingress.c_int_valid" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.ing1.i_ingress.c_write" was covered in 1 cycles in 0.00 s by the incidental trace "top.ing0.i_ingress.c_int_valid".
INFO (IPF047): 0.0.N: The cover property "top.ing1.i_ingress.c_valid" was covered in 1 cycles in 0.00 s by the incidental trace "top.ing0.i_ingress.c_int_valid".
INFO (IPF047): 0.0.N: The cover property "top.ing2.i_ingress.c_write" was covered in 1 cycles in 0.00 s by the incidental trace "top.ing0.i_ingress.c_int_valid".
INFO (IPF047): 0.0.N: The cover property "top.ing2.i_ingress.c_valid" was covered in 1 cycles in 0.00 s by the incidental trace "top.ing0.i_ingress.c_int_valid".
INFO (IPF047): 0.0.N: The cover property "top.ing3.i_ingress.c_write" was covered in 1 cycles in 0.00 s by the incidental trace "top.ing0.i_ingress.c_int_valid".
INFO (IPF047): 0.0.N: The cover property "top.ing3.i_ingress.c_valid" was covered in 1 cycles in 0.00 s by the incidental trace "top.ing0.i_ingress.c_int_valid".
INFO (IPF047): 0.0.N: The cover property "top.brdg.i_bridge.c_int_valid" was covered in 2 cycles in 0.00 s by the incidental trace "top.ing0.i_ingress.c_int_valid".
INFO (IPF047): 0.0.N: The cover property "top.arb.i_arbiter.c_trans_started" was covered in 2 cycles in 0.00 s by the incidental trace "top.ing0.i_ingress.c_int_valid".
INFO (IPF047): 0.0.N: The cover property "top.arb.i_arbiter.c_req1" was covered in 1 cycles in 0.00 s by the incidental trace "top.ing0.i_ingress.c_int_valid".
INFO (IPF047): 0.0.N: The cover property "top.arb.i_arbiter.c_req2" was covered in 1 cycles in 0.00 s by the incidental trace "top.ing0.i_ingress.c_int_valid".
INFO (IPF047): 0.0.N: The cover property "top.arb.i_arbiter.c_req3" was covered in 1 cycles in 0.00 s by the incidental trace "top.ing0.i_ingress.c_int_valid".
INFO (IPF047): 0.0.N: The cover property "top.arb.i_arbiter.c_int_valid" was covered in 2 cycles in 0.00 s by the incidental trace "top.ing0.i_ingress.c_int_valid".
0.0.N: Stopped processing property "top.ing0.i_ingress.c_int_valid"	[0.00 s].
0.0.N: Starting proof for property "top.ing1.i_ingress.c_ready"	[0.00 s].
0.0.N: Starting proof for property "top.ing1.i_ingress.c_int_ready"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: A trace with 5 cycles was found. [0.01 s]
INFO (IPF047): 0.0.N: The cover property "top.ing1.i_ingress.c_ready" was covered in 5 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.arb.i_arbiter.a_grant_is_one_cycle:precondition1" was covered in 5 cycles in 0.00 s by the incidental trace "top.ing1.i_ingress.c_ready".
INFO (IPF047): 0.0.N: The cover property "top.arb.i_arbiter.c_gnt1" was covered in 5 cycles in 0.00 s by the incidental trace "top.ing1.i_ingress.c_ready".
INFO (IPF047): 0.0.N: The cover property "top.p_sel.i_port_select.a_int_size_select_01:precondition1" was covered in 5 cycles in 0.00 s by the incidental trace "top.ing1.i_ingress.c_ready".
INFO (IPF047): 0.0.N: The cover property "top.ing1.i_ingress.c_int_ready" was covered in 5 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.p_sel.i_port_select.c_ig_sel_01" was covered in 5 cycles in 0.00 s by the incidental trace "top.ing1.i_ingress.c_ready".
0.0.N: Stopped processing property "top.ing1.i_ingress.c_ready"	[0.00 s].
0.0.N: Stopped processing property "top.ing1.i_ingress.c_int_ready"	[0.00 s].
0.0.N: Starting proof for property "top.ing1.i_ingress.c_int_valid"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.Ht: Proofgrid shell started at 48842@cad29(local) jg_36819_cad29_5
0.0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: Trace Attempt  1	[0.00 s]
0.0.Ht: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.Ht: The cover property "top.eg.i_egress.c_eg_ready" was covered in 1 cycles in 0.01 s.
INFO (IPF047): 0.0.Ht: The cover property "top.eg.i_egress.c_int_datardy" was covered in 1 cycles in 0.01 s.
INFO (IPF047): 0.0.Ht: The cover property "top.brdg.i_bridge.c_int_datardy" was covered in 1 cycles in 0.01 s.
0.0.Ht: Trace Attempt  2	[0.00 s]
0.0.Ht: Trace Attempt  3	[0.00 s]
0.0.Ht: Trace Attempt  4	[0.00 s]
0.0.Ht: A trace with 4 cycles was found. [0.00 s]
INFO (IPF047): 0.0.Ht: The cover property "top.eg.i_egress.c_int_datavalid" was covered in 4 cycles in 0.01 s.
INFO (IPF047): 0.0.Ht: The cover property "top.brdg.i_bridge.c_int_datavalid" was covered in 4 cycles in 0.01 s.
0.0.Ht: Trace Attempt  5	[0.01 s]
0.0.Ht: A trace with 5 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Ht: The cover property "top.ing2.i_ingress.c_ready" was covered in 5 cycles in 0.01 s.
INFO (IPF047): 0.0.Ht: The cover property "top.arb.i_arbiter.c_gnt2" was covered in 5 cycles in 0.01 s.
INFO (IPF047): 0.0.Ht: The cover property "top.p_sel.i_port_select.a_int_size_select_10:precondition1" was covered in 5 cycles in 0.01 s.
INFO (IPF047): 0.0.Ht: The cover property "top.ing2.i_ingress.c_int_ready" was covered in 5 cycles in 0.01 s.
INFO (IPF047): 0.0.Ht: The cover property "top.p_sel.i_port_select.c_ig_sel_10" was covered in 5 cycles in 0.01 s.
0.0.Ht: A trace with 5 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Ht: The cover property "top.ing3.i_ingress.c_ready" was covered in 5 cycles in 0.01 s.
INFO (IPF047): 0.0.Ht: The cover property "top.arb.i_arbiter.c_gnt3" was covered in 5 cycles in 0.01 s.
INFO (IPF047): 0.0.Ht: The cover property "top.p_sel.i_port_select.a_int_size_select_11:precondition1" was covered in 5 cycles in 0.01 s.
INFO (IPF047): 0.0.Ht: The cover property "top.ing3.i_ingress.c_int_ready" was covered in 5 cycles in 0.01 s.
INFO (IPF047): 0.0.Ht: The cover property "top.p_sel.i_port_select.c_ig_sel_11" was covered in 5 cycles in 0.01 s.
0.0.Ht: A trace with 5 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Ht: The cover property "top.eg.i_egress.c_eg_valid" was covered in 5 cycles in 0.02 s.
INFO (IPF047): 0.0.Ht: The cover property "top.arb.i_arbiter.c_gnt0" was covered in 5 cycles in 0.02 s.
0.0.Ht: Trace Attempt  6	[0.01 s]
0.0.Ht: A trace with 6 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Ht: The cover property "top.ing1.i_ingress.c_int_valid" was covered in 6 cycles in 0.02 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 6 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Ht: The cover property "top.ing2.i_ingress.c_int_valid" was covered in 6 cycles in 0.02 s.
0.0.Ht: A trace with 6 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Ht: The cover property "top.ing3.i_ingress.c_int_valid" was covered in 6 cycles in 0.02 s.
0.0.Ht: A trace with 6 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Ht: The cover property "top.eg.i_egress.a_wvalid_2cycle:precondition1" was covered in 6 cycles in 0.02 s.
0.0.Ht: Trace Attempt  7	[0.01 s]
0.0.Hp: Proofgrid shell started at 48829@cad29(local) jg_36819_cad29_5
0.0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Lemmas used(1): ?5
0.0.Hp: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Hp: The property "top.p_sel.i_port_select.a_int_ready_onehot0" was proven in 0.00 s.
0.0.Hp: Lemmas used(1): ?5
0.0.Hp: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Hp: The property "top.p_sel.i_port_select.a_int_size_select_00" was proven in 0.00 s.
0.0.Hp: Lemmas used(1): ?5
0.0.Hp: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Hp: The property "top.p_sel.i_port_select.a_int_size_select_01" was proven in 0.00 s.
0.0.Hp: Lemmas used(1): ?5
0.0.Hp: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Hp: The property "top.p_sel.i_port_select.a_int_size_select_10" was proven in 0.00 s.
0.0.Hp: Lemmas used(1): ?5
0.0.Hp: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Hp: The property "top.p_sel.i_port_select.a_int_size_select_11" was proven in 0.00 s.
0.0.Hp: Lemmas used(2): ?5
0.0.Hp: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.Hp: The property "top.brdg.i_bridge.a_fifo_no_underflow" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.Hp: The property "top.arb.i_arbiter.a_grant_is_onehot0" was proven in 0.02 s.
0.0.Hp: Lemmas used(3): ?7
0.0.Hp: A proof was found: No trace exists. [0.03 s]
INFO (IPF057): 0.0.Hp: The property "top.arb.i_arbiter.a_grant_is_one_cycle" was proven in 0.03 s.
0.0.N: Trace Attempt  5	[0.36 s]
0.0.N: Stopped processing property "top.ing1.i_ingress.c_int_valid"	[0.32 s].
0.0.N: Starting proof for property "top.eg.i_egress.a_wvalid_2cycle"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt  6	[0.01 s]
0.0.N: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.N: The property "top.eg.i_egress.a_wvalid_2cycle" was proven in 0.01 s.
0.0.N: Stopped processing property "top.eg.i_egress.a_wvalid_2cycle"	[0.01 s].
0.0.N: Starting proof for property "top.brdg.i_bridge.a_fifo_no_overflow:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.B: Proofgrid shell started at 48843@cad29(local) jg_36819_cad29_5
0.0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.B: Starting proof for property "top.brdg.i_bridge.a_fifo_no_overflow:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  4	[0.00 s]
0.0.B: Trace Attempt  5	[0.00 s]
0.0.B: Trace Attempt 17	[0.04 s]
0.0.B: A trace with 17 cycles was found. [0.05 s]
INFO (IPF047): 0.0.B: The cover property "top.brdg.i_bridge.a_fifo_no_overflow:precondition1" was covered in 17 cycles in 0.05 s.
0.0.B: Stopped processing property "top.brdg.i_bridge.a_fifo_no_overflow:precondition1"	[0.05 s].
0.0.B: Last scan. Per property time limit: 0s
0.0.B: Starting proof for property "top.props_i.ast_output_count"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.N: Stopped processing property "top.brdg.i_bridge.a_fifo_no_overflow:precondition1"	[0.10 s].
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "top.props_i.ast_output_count"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.B: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.Hp: Trace Attempt  1	[0.22 s]
0.0.Hp: Trace Attempt  2	[0.22 s]
0.0.Hp: Trace Attempt  3	[0.22 s]
0.0.Hp: Trace Attempt  4	[0.22 s]
0.0.Hp: Trace Attempt  5	[0.22 s]
0: ProofGrid usable level: 1
0.0.N: Trace Attempt  1	[1.20 s]
0.0.N: Trace Attempt  2	[1.20 s]
0.0.N: Trace Attempt  3	[1.21 s]
0.0.N: Trace Attempt  4	[1.21 s]
0.0.N: Trace Attempt  5	[1.22 s]
0.0.N: Requesting engine job to stop
0.0.B: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [4.48 s]
0.0.B: Trace Attempt 17	[3.85 s]
0.0.B: A trace with 17 cycles was found. [3.99 s]
INFO (IPF055): 0.0.B: A counterexample (cex) with 17 cycles was found for the property "top.props_i.ast_output_count" in 3.99 s.
0.0.B: Stopped processing property "top.props_i.ast_output_count"	[3.99 s].
0.0.Hp: Interrupted (multi)
0.0.Hp: Trace Attempt 16	[3.16 s]
0.0.Hp: Interrupted. [4.15 s]
0.0.B: Interrupted. [3.99 s]
0.0.Ht: Interrupted (multi)
0.0.Ht: Trace Attempt 16	[2.69 s]
0.0.Ht: Interrupted. [4.41 s]
0.0.B: Exited with Success (@ 4.48 s)
0: ProofGrid usable level: 0
0.0.Ht: Exited with Success (@ 4.48 s)
0.0.Hp: Exited with Success (@ 4.48 s)
0.0.N: Stopped processing property "top.props_i.ast_output_count"	[4.00 s].
0.0.N: Trace Attempt 10	[3.44 s]
0.0.N: Interrupted. [4.00 s]
0.0.N: Exited with Success (@ 4.49 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 94.35 %)
--------------------------------------------------------------
     engines started                               :     4
     engine jobs started                           :     4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.09        4.48        0.00       98.08 %
     Hp        0.42        4.15        0.00       90.81 %
     Ht        0.08        4.41        0.00       98.29 %
      B        0.44        4.04        0.00       90.20 %
    all        0.26        4.27        0.00       94.35 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               1.02       17.08        0.00

    Data read    : 53.77 kiB
    Data written : 7.14 kiB

0: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>" for proof thread 0

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 75
                 assertions                   : 11
                  - proven                    : 10 (90.9091%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (9.09091%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 64
                  - unreachable               : 4 (6.25%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 60 (93.75%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % source run.tcl
INFO (IPF121): Cleared environment completely for new design analysis.
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message WCD032".
[-- (VERI-1482)] Analyzing Verilog file 'source/design/bridge.v'
[-- (VERI-1482)] Analyzing Verilog file 'source/design/top.v'
[-- (VERI-1482)] Analyzing Verilog file 'source/design/egress.v'
[-- (VERI-1482)] Analyzing Verilog file 'source/design/arbiter.v'
[-- (VERI-1482)] Analyzing Verilog file 'source/design/port_select.v'
[-- (VERI-1482)] Analyzing Verilog file 'source/design/ingress.v'
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message WCD032".
[-- (VERI-1482)] Analyzing Verilog file '/home/raid7_4/raid1_1/linux/cadence2012/JASPER/jasper_2021.03/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'source/properties/v_port_select.sva'
[-- (VERI-1482)] Analyzing Verilog file 'source/properties/v_ingress.sva'
[-- (VERI-1482)] Analyzing Verilog file 'source/properties/v_egress.sva'
[-- (VERI-1482)] Analyzing Verilog file 'source/properties/v_bridge.sva'
[-- (VERI-1482)] Analyzing Verilog file 'source/properties/v_arbiter.sva'
[-- (VERI-1482)] Analyzing Verilog file 'source/properties/bindings.sva'
[-- (VERI-1482)] Analyzing Verilog file 'props.sva'
[WARN (VERI-1763)] props.sva(34): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] props.sva(37): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] props.sva(38): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] props.sva(39): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] props.sva(40): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
INFO (ISW003): Top module name is "top".
[INFO (HIER-8002)] source/design/top.v(321): Disabling old hierarchical reference handler
[INFO (VERI-1018)] source/properties/v_ingress.sva(1): compiling module 'v_ingress'
[INFO (VERI-1018)] source/design/ingress.v(27): compiling module 'ingress'
[INFO (VERI-1018)] source/properties/v_egress.sva(1): compiling module 'v_egress'
[INFO (VERI-1018)] source/design/egress.v(31): compiling module 'egress'
[INFO (VERI-1018)] source/properties/v_bridge.sva(1): compiling module 'v_bridge'
[INFO (VERI-1018)] source/design/bridge.v(54): compiling module 'bridge'
[INFO (VERI-1018)] source/properties/v_arbiter.sva(1): compiling module 'v_arbiter'
[WARN (VERI-9060)] source/properties/v_arbiter.sva(57): To extract covergroup from the design, use switch "-extract_covergroup" with the elaborate command. For more information on supported constructs of covergroup, refer to the appendix "Covergroup Support" in the Command Reference Manual.
[INFO (VERI-1018)] source/design/arbiter.v(29): compiling module 'arbiter'
[INFO (VERI-1018)] source/properties/v_port_select.sva(1): compiling module 'v_port_select'
[INFO (VERI-1018)] source/design/port_select.v(27): compiling module 'port_select'
[INFO (VERI-1018)] props.sva(1): compiling module 'props'
[WARN (VERI-1209)] props.sva(21): expression size 32 truncated to fit in target size 7
[WARN (VERI-1209)] props.sva(23): expression size 32 truncated to fit in target size 7
[WARN (VERI-1209)] props.sva(24): expression size 32 truncated to fit in target size 7
[WARN (VERI-1209)] props.sva(25): expression size 32 truncated to fit in target size 7
[WARN (VERI-1209)] props.sva(28): expression size 32 truncated to fit in target size 7
[INFO (VERI-1018)] source/design/top.v(28): compiling module 'top'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          13 (1 packages)
  Single run mode                         On
  Pipeline                                On (12 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      13 (13 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rstN".
no_read_3
[<embedded>] % prove -all -time_limit 3m
INFO (IPF036): Starting proof on task: "<embedded>", 79 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 822 of 958 design flops, 0 of 0 design latches, 84 of 84 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on (auto)
    time_limit                    = 180s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.004s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.00 s]
0.0.N: Proof Simplification Iteration 4	[0.00 s]
0.0.N: Proof Simplification Iteration 5	[0.01 s]
0.0.N: Proof Simplification Iteration 6	[0.01 s]
0.0.N: Proof Simplification Iteration 7	[0.01 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 0.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "top.ing0.i_ingress.c_int_read_done" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "top.ing1.i_ingress.c_int_read_done" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "top.ing2.i_ingress.c_int_read_done" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "top.ing3.i_ingress.c_int_read_done" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "top.brdg.i_bridge.a_fifo_no_overflow" was proven in 0.00 s.
0.0.PRE: Proof Simplification completed in 0.01 s
0.0.N: Identified and disabled 29 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 45
0: ProofGrid is starting event handling
0.0.N: Proofgrid shell started at 51200@cad29(local) jg_36819_cad29_6
0.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Proofgrid shell started at 51201@cad29(local) jg_36819_cad29_6
0.0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "top.ing0.i_ingress.c_rd_ready" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.ing0.i_ingress.c_write" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.ing0.i_ingress.c_valid" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.ing1.i_ingress.c_write" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.ing1.i_ingress.c_valid" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.ing2.i_ingress.c_write" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.ing2.i_ingress.c_valid" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.ing3.i_ingress.c_write" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.ing3.i_ingress.c_valid" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.ing0.i_ingress.c_ready" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.ing0.i_ingress.c_int_ready" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.ing1.i_ingress.c_rd_ready" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.ing2.i_ingress.c_rd_ready" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.ing3.i_ingress.c_rd_ready" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.brdg.i_bridge.a_fifo_no_underflow:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.brdg.i_bridge.c_int_ready" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.arb.i_arbiter.c_int_ready" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.p_sel.i_port_select.a_int_size_select_00:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.p_sel.i_port_select.c_ig_sel_00" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.props_i.ast_output_count:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.arb.i_arbiter.c_req0" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.props_i.asm_size0:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.arb.i_arbiter.c_req1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.props_i.asm_size1:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.arb.i_arbiter.c_req2" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.props_i.asm_size2:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.arb.i_arbiter.c_req3" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.props_i.asm_size3:precondition1" was covered in 1 cycles in 0.00 s.
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "top.ing0.i_ingress.c_rd_ready"	[0.00 s].
0.0.N: Starting proof for property "top.ing0.i_ingress.c_ready"	[0.00 s].
0.0.N: Starting proof for property "top.ing0.i_ingress.c_int_ready"	[0.00 s].
0.0.N: Starting proof for property "top.ing1.i_ingress.c_rd_ready"	[0.00 s].
0.0.N: Starting proof for property "top.ing2.i_ingress.c_rd_ready"	[0.00 s].
0.0.N: Starting proof for property "top.ing3.i_ingress.c_rd_ready"	[0.00 s].
0.0.N: Starting proof for property "top.brdg.i_bridge.a_fifo_no_underflow:precondition1"	[0.00 s].
0.0.N: Starting proof for property "top.brdg.i_bridge.c_int_ready"	[0.00 s].
0.0.N: Starting proof for property "top.arb.i_arbiter.c_int_ready"	[0.00 s].
0.0.N: Starting proof for property "top.p_sel.i_port_select.a_int_size_select_00:precondition1"	[0.00 s].
0.0.N: Starting proof for property "top.p_sel.i_port_select.c_ig_sel_00"	[0.00 s].
0.0.N: Starting proof for property "top.props_i.ast_output_count:precondition1"	[0.00 s].
0.0.N: Stopped processing property "top.ing0.i_ingress.c_rd_ready"	[0.00 s].
0.0.N: Stopped processing property "top.ing0.i_ingress.c_ready"	[0.00 s].
0.0.N: Stopped processing property "top.ing0.i_ingress.c_int_ready"	[0.00 s].
0.0.N: Stopped processing property "top.ing1.i_ingress.c_rd_ready"	[0.00 s].
0.0.N: Stopped processing property "top.ing2.i_ingress.c_rd_ready"	[0.00 s].
0.0.N: Stopped processing property "top.ing3.i_ingress.c_rd_ready"	[0.00 s].
0.0.N: Stopped processing property "top.brdg.i_bridge.a_fifo_no_underflow:precondition1"	[0.00 s].
0.0.N: Stopped processing property "top.brdg.i_bridge.c_int_ready"	[0.00 s].
0.0.N: Stopped processing property "top.arb.i_arbiter.c_int_ready"	[0.00 s].
0.0.N: Stopped processing property "top.p_sel.i_port_select.a_int_size_select_00:precondition1"	[0.00 s].
0.0.N: Stopped processing property "top.p_sel.i_port_select.c_ig_sel_00"	[0.00 s].
0.0.N: Stopped processing property "top.props_i.ast_output_count:precondition1"	[0.00 s].
0.0.N: Starting proof for property "top.ing0.i_ingress.c_read"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "top.ing0.i_ingress.c_read" was covered in 1 cycles in 0.00 s.
0.0.N: Stopped processing property "top.ing0.i_ingress.c_read"	[0.00 s].
0.0.N: Starting proof for property "top.ing0.i_ingress.c_int_valid"	[0.00 s].
0.0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "top.ing0.i_ingress.c_int_valid" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.brdg.i_bridge.c_int_valid" was covered in 2 cycles in 0.00 s by the incidental trace "top.ing0.i_ingress.c_int_valid".
INFO (IPF047): 0.0.N: The cover property "top.arb.i_arbiter.c_trans_started" was covered in 2 cycles in 0.00 s by the incidental trace "top.ing0.i_ingress.c_int_valid".
INFO (IPF047): 0.0.N: The cover property "top.arb.i_arbiter.c_int_valid" was covered in 2 cycles in 0.00 s by the incidental trace "top.ing0.i_ingress.c_int_valid".
0.0.N: Stopped processing property "top.ing0.i_ingress.c_int_valid"	[0.00 s].
0.0.N: Starting proof for property "top.ing1.i_ingress.c_read"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "top.ing1.i_ingress.c_read" was covered in 1 cycles in 0.00 s.
0.0.N: Stopped processing property "top.ing1.i_ingress.c_read"	[0.00 s].
0.0.N: Starting proof for property "top.ing1.i_ingress.c_ready"	[0.00 s].
0.0.N: Starting proof for property "top.ing1.i_ingress.c_int_ready"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.Hp: Lemmas used(1): ?5
0.0.Hp: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Hp: The property "top.p_sel.i_port_select.a_int_ready_onehot0" was proven in 0.01 s.
0.0.Hp: Lemmas used(1): ?5
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "top.p_sel.i_port_select.a_int_size_select_00" was proven in 0.01 s.
0.0.N: Trace Attempt  3	[0.00 s]
0.0.Hp: Lemmas used(1): ?5
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "top.p_sel.i_port_select.a_int_size_select_01" was proven in 0.01 s.
0.0.Hp: Lemmas used(1): ?5
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "top.p_sel.i_port_select.a_int_size_select_10" was proven in 0.01 s.
0.0.Hp: Lemmas used(1): ?5
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "top.p_sel.i_port_select.a_int_size_select_11" was proven in 0.01 s.
0.0.Hp: Trace Attempt  1	[0.01 s]
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "top.ing2.i_ingress.c_read" was covered in 1 cycles in 0.01 s.
INFO (IPF047): 0.0.Hp: The cover property "top.eg.i_egress.c_eg_ready" was covered in 1 cycles in 0.01 s.
INFO (IPF047): 0.0.Hp: The cover property "top.eg.i_egress.c_int_datardy" was covered in 1 cycles in 0.01 s.
INFO (IPF047): 0.0.Hp: The cover property "top.brdg.i_bridge.c_int_datardy" was covered in 1 cycles in 0.01 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "top.ing3.i_ingress.c_read" was covered in 1 cycles in 0.01 s.
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: A trace with 5 cycles was found. [0.01 s]
INFO (IPF047): 0.0.N: The cover property "top.ing1.i_ingress.c_ready" was covered in 5 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.arb.i_arbiter.a_grant_is_one_cycle:precondition1" was covered in 5 cycles in 0.00 s by the incidental trace "top.ing1.i_ingress.c_ready".
INFO (IPF047): 0.0.N: The cover property "top.arb.i_arbiter.c_gnt1" was covered in 5 cycles in 0.00 s by the incidental trace "top.ing1.i_ingress.c_ready".
INFO (IPF047): 0.0.N: The cover property "top.p_sel.i_port_select.a_int_size_select_01:precondition1" was covered in 5 cycles in 0.00 s by the incidental trace "top.ing1.i_ingress.c_ready".
INFO (IPF047): 0.0.N: The cover property "top.ing1.i_ingress.c_int_ready" was covered in 5 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.p_sel.i_port_select.c_ig_sel_01" was covered in 5 cycles in 0.00 s by the incidental trace "top.ing1.i_ingress.c_ready".
0.0.N: Stopped processing property "top.ing1.i_ingress.c_ready"	[0.01 s].
0.0.N: Stopped processing property "top.ing1.i_ingress.c_int_ready"	[0.01 s].
0.0.Hp: Lemmas used(2): ?5
0.0.Hp: A proof was found: No trace exists. [0.04 s]
INFO (IPF057): 0.0.Hp: The property "top.brdg.i_bridge.a_fifo_no_underflow" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.04 s]
INFO (IPF057): 0.0.Hp: The property "top.arb.i_arbiter.a_grant_is_onehot0" was proven in 0.01 s.
0.0.Hp: Trace Attempt  2	[0.04 s]
0.0.N: Starting proof for property "top.ing1.i_ingress.c_int_valid"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.Ht: Proofgrid shell started at 51215@cad29(local) jg_36819_cad29_6
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Proofgrid shell started at 51216@cad29(local) jg_36819_cad29_6
0.0.N: Trace Attempt  3	[0.00 s]
0.0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Trace Attempt  4	[0.00 s]
0.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.B: Starting proof for property "top.ing1.i_ingress.c_int_valid"	[0.00 s].
0.0.N: Trace Attempt  4	[0.00 s]
0.0.Ht: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  1	[0.00 s]
0.0.Ht: Trace Attempt  2	[0.00 s]
0.0.Ht: Trace Attempt  3	[0.00 s]
0.0.Ht: Trace Attempt  4	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.Ht: A trace with 4 cycles was found. [0.00 s]
INFO (IPF047): 0.0.Ht: The cover property "top.eg.i_egress.c_int_datavalid" was covered in 4 cycles in 0.00 s.
INFO (IPF047): 0.0.Ht: The cover property "top.brdg.i_bridge.c_int_datavalid" was covered in 4 cycles in 0.00 s.
0.0.Ht: Trace Attempt  5	[0.01 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.Ht: A trace with 5 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Ht: The cover property "top.ing2.i_ingress.c_ready" was covered in 5 cycles in 0.00 s.
INFO (IPF047): 0.0.Ht: The cover property "top.arb.i_arbiter.c_gnt2" was covered in 5 cycles in 0.00 s.
INFO (IPF047): 0.0.Ht: The cover property "top.p_sel.i_port_select.a_int_size_select_10:precondition1" was covered in 5 cycles in 0.00 s.
INFO (IPF047): 0.0.Ht: The cover property "top.ing2.i_ingress.c_int_ready" was covered in 5 cycles in 0.00 s.
INFO (IPF047): 0.0.Ht: The cover property "top.p_sel.i_port_select.c_ig_sel_10" was covered in 5 cycles in 0.00 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 5 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Ht: The cover property "top.ing3.i_ingress.c_ready" was covered in 5 cycles in 0.01 s.
INFO (IPF047): 0.0.Ht: The cover property "top.arb.i_arbiter.c_gnt3" was covered in 5 cycles in 0.01 s.
INFO (IPF047): 0.0.Ht: The cover property "top.p_sel.i_port_select.a_int_size_select_11:precondition1" was covered in 5 cycles in 0.01 s.
INFO (IPF047): 0.0.Ht: The cover property "top.ing3.i_ingress.c_int_ready" was covered in 5 cycles in 0.01 s.
INFO (IPF047): 0.0.Ht: The cover property "top.p_sel.i_port_select.c_ig_sel_11" was covered in 5 cycles in 0.01 s.
0.0.B: Trace Attempt  4	[0.00 s]
0.0.B: Trace Attempt  5	[0.01 s]
0.0.B: Trace Attempt  6	[0.01 s]
0.0.B: A trace with 6 cycles was found. [0.01 s]
INFO (IPF047): 0.0.B: The cover property "top.ing1.i_ingress.c_int_valid" was covered in 6 cycles in 0.01 s.
0.0.B: Stopped processing property "top.ing1.i_ingress.c_int_valid"	[0.01 s].
0.0.N: Stopped processing property "top.ing1.i_ingress.c_int_valid"	[0.01 s].
0.0.Ht: A trace with 5 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Ht: The cover property "top.eg.i_egress.c_eg_valid" was covered in 5 cycles in 0.01 s.
INFO (IPF047): 0.0.Ht: The cover property "top.arb.i_arbiter.c_gnt0" was covered in 5 cycles in 0.01 s.
0.0.Ht: Trace Attempt  6	[0.01 s]
0.0.Ht: A trace with 6 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Ht: The cover property "top.ing2.i_ingress.c_int_valid" was covered in 6 cycles in 0.01 s.
0.0.Ht: A trace with 6 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Ht: The cover property "top.ing3.i_ingress.c_int_valid" was covered in 6 cycles in 0.01 s.
0.0.Ht: A trace with 6 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Ht: The cover property "top.eg.i_egress.a_wvalid_2cycle:precondition1" was covered in 6 cycles in 0.01 s.
0.0.Ht: Trace Attempt  7	[0.01 s]
0.0.B: Starting proof for property "top.ing2.i_ingress.c_int_valid"	[0.00 s].
0.0.N: Starting proof for property "top.ing2.i_ingress.c_int_valid"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Stopped processing property "top.ing2.i_ingress.c_int_valid"	[0.00 s].
0.0.N: Starting proof for property "top.eg.i_egress.a_wvalid_2cycle"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.B: Stopped processing property "top.ing2.i_ingress.c_int_valid"	[0.00 s].
0.0.B: Starting proof for property "top.eg.i_egress.a_wvalid_2cycle"	[0.00 s].
0.0.N: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.B: Trace Attempt  5	[0.01 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt  6	[0.01 s]
0.0.N: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.N: The property "top.eg.i_egress.a_wvalid_2cycle" was proven in 0.00 s.
0.0.N: Stopped processing property "top.eg.i_egress.a_wvalid_2cycle"	[0.00 s].
0.0.N: Starting proof for property "top.brdg.i_bridge.a_fifo_no_overflow:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.Hp: Lemmas used(3): ?7
0.0.Hp: A proof was found: No trace exists. [0.08 s]
INFO (IPF057): 0.0.Hp: The property "top.arb.i_arbiter.a_grant_is_one_cycle" was proven in 0.03 s.
0.0.B: Stopped processing property "top.eg.i_egress.a_wvalid_2cycle"	[0.01 s].
0.0.B: Starting proof for property "top.brdg.i_bridge.a_fifo_no_overflow:precondition1"	[0.00 s].
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  4	[0.00 s]
0.0.B: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.B: Trace Attempt 17	[0.04 s]
0.0.B: A trace with 17 cycles was found. [0.05 s]
INFO (IPF047): 0.0.B: The cover property "top.brdg.i_bridge.a_fifo_no_overflow:precondition1" was covered in 17 cycles in 0.05 s.
0.0.B: Stopped processing property "top.brdg.i_bridge.a_fifo_no_overflow:precondition1"	[0.05 s].
0.0.B: Last scan. Per property time limit: 0s
0.0.B: Starting proof for property "top.props_i.ast_output_count"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.N: Stopped processing property "top.brdg.i_bridge.a_fifo_no_overflow:precondition1"	[0.05 s].
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "top.props_i.ast_output_count"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.B: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.Hp: Trace Attempt  3	[0.17 s]
0.0.Hp: Trace Attempt  4	[0.17 s]
0.0.Hp: Trace Attempt  5	[0.17 s]
0: ProofGrid usable level: 1
0.0.N: Trace Attempt  1	[0.93 s]
0.0.N: Trace Attempt  2	[0.93 s]
0.0.N: Trace Attempt  3	[0.94 s]
0.0.N: Trace Attempt  4	[0.94 s]
0.0.N: Trace Attempt  5	[0.94 s]
0.0.B: Trace Attempt 18	[4.25 s]
0.0.Hp: Trace Attempt 18	[5.69 s]
0.0.N: Trace Attempt 12	[5.81 s]
0.0.Ht: Trace Attempt 18	[6.35 s]
0.0.Hp: Trace Attempt 19	[9.69 s]
0.0.B: Trace Attempt 20	[10.65 s]
0.0.Hp: Trace Attempt 20	[14.48 s]
0.0.Ht: Trace Attempt 20	[14.89 s]
0.0.B: Trace Attempt 21	[16.88 s]
0.0.N: Trace Attempt 14	[17.47 s]
0.0.Ht: Trace Attempt 21	[21.17 s]
0.0.Hp: Trace Attempt 21	[23.17 s]
0.0.B: Trace Attempt 22	[26.19 s]
0.0.Ht: Trace Attempt 22	[32.33 s]
0.0.N: Trace Attempt 15	[33.75 s]
0.0.Hp: Trace Attempt 22	[33.97 s]
0.0.B: Trace Attempt 23	[40.83 s]
0.0.N: Trace Attempt 16	[43.11 s]
0.0.N: Trace Attempt  1	[43.60 s]
0.0.N: Trace Attempt  2	[43.60 s]
0.0.N: Trace Attempt  3	[43.61 s]
0.0.N: Trace Attempt  4	[43.62 s]
0.0.N: Trace Attempt  5	[43.62 s]
0.0.N: Trace Attempt 11	[49.20 s]
0.0.Hp: Trace Attempt 23	[50.56 s]
0.0.Ht: Trace Attempt 23	[51.45 s]
0.0.N: Trace Attempt 13	[64.38 s]
0.0.B: Trace Attempt 24	[65.07 s]
0.0.Ht: Trace Attempt 24	[77.79 s]
0.0.Hp: Trace Attempt 24	[84.32 s]
0.0.N: Trace Attempt 14	[88.63 s]
0.0.B: Trace Attempt 25	[117.07 s]
0.0.Ht: Trace Attempt 25	[125.48 s]
0.0.N: Trace Attempt 15	[131.02 s]
0.0.Hp: Trace Attempt 25	[145.81 s]
INFO (IPF144): 0: Initiating shutdown of proof [180.00 s]
0.0.Hp: Time limit expired (180.00 s) [180.00 s]
0.0.Ht: Interrupted (multi)
0.0.Ht: Time limit expired (180.00 s) [179.95 s]
0.0.Hp: Exited with Success (@ 180.01 s)
0.0.Ht: Exited with Success (@ 180.01 s)
0.0.B: Stopped processing property "top.props_i.ast_output_count"	[179.88 s].
0.0.B: Time limit expired (180.00 s) [179.88 s]
0.0.B: Exited with Success (@ 180.01 s)
0.0.N: Stopped processing property "top.props_i.ast_output_count"	[179.96 s].
0.0.N: Time limit expired (180.00 s) [179.96 s]
0.0.N: Exited with Success (@ 180.11 s)
0: ProofGrid usable level: 0
0: --------------------------------------------------------------
ProofGrid Summary (utilization 99.97 %)
--------------------------------------------------------------
     engines started                               :     4
     engine jobs started                           :     4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.05      180.09        0.00       99.97 %
     Hp        0.05      180.00        0.00       99.97 %
     Ht        0.05      179.95        0.00       99.97 %
      B        0.05      179.96        0.00       99.97 %
    all        0.05      180.00        0.00       99.97 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               0.20      720.00        0.00

    Data read    : 70.55 kiB
    Data written : 10.74 kiB

0: All pending notifications were processed.
----------------------------------------
| INFO (ICD005): 0: The proof thread was terminated because of a time_limit expiration.
|     The current limit is 180 seconds.
|     Modify it with the "-time_limit" switch or "set_prove_time_limit" command.
----------------------------------------
INFO (IPF059): Completed proof on task: "<embedded>" for proof thread 0

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 79
                 assertions                   : 11
                  - proven                    : 10 (90.9091%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 1 (9.09091%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 68
                  - unreachable               : 4 (5.88235%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 64 (94.1176%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
time_limit
[<embedded>] % source run.tcl
INFO (IPF121): Cleared environment completely for new design analysis.
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message WCD032".
[-- (VERI-1482)] Analyzing Verilog file 'source/design/bridge.v'
[-- (VERI-1482)] Analyzing Verilog file 'source/design/top.v'
[-- (VERI-1482)] Analyzing Verilog file 'source/design/egress.v'
[-- (VERI-1482)] Analyzing Verilog file 'source/design/arbiter.v'
[-- (VERI-1482)] Analyzing Verilog file 'source/design/port_select.v'
[-- (VERI-1482)] Analyzing Verilog file 'source/design/ingress.v'
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message WCD032".
[-- (VERI-1482)] Analyzing Verilog file '/home/raid7_4/raid1_1/linux/cadence2012/JASPER/jasper_2021.03/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'source/properties/v_port_select.sva'
[-- (VERI-1482)] Analyzing Verilog file 'source/properties/v_ingress.sva'
[-- (VERI-1482)] Analyzing Verilog file 'source/properties/v_egress.sva'
[-- (VERI-1482)] Analyzing Verilog file 'source/properties/v_bridge.sva'
[-- (VERI-1482)] Analyzing Verilog file 'source/properties/v_arbiter.sva'
[-- (VERI-1482)] Analyzing Verilog file 'source/properties/bindings.sva'
[-- (VERI-1482)] Analyzing Verilog file 'props.sva'
[WARN (VERI-1763)] props.sva(34): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] props.sva(37): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] props.sva(38): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] props.sva(39): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] props.sva(40): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] props.sva(43): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] props.sva(44): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] props.sva(48): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] props.sva(49): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
INFO (ISW003): Top module name is "top".
[INFO (HIER-8002)] source/design/top.v(321): Disabling old hierarchical reference handler
[INFO (VERI-1018)] source/properties/v_ingress.sva(1): compiling module 'v_ingress'
[INFO (VERI-1018)] source/design/ingress.v(27): compiling module 'ingress'
[INFO (VERI-1018)] source/properties/v_egress.sva(1): compiling module 'v_egress'
[INFO (VERI-1018)] source/properties/v_bridge.sva(1): compiling module 'v_bridge'
[INFO (VERI-1018)] source/properties/v_arbiter.sva(1): compiling module 'v_arbiter'
[WARN (VERI-9060)] source/properties/v_arbiter.sva(57): To extract covergroup from the design, use switch "-extract_covergroup" with the elaborate command. For more information on supported constructs of covergroup, refer to the appendix "Covergroup Support" in the Command Reference Manual.
[INFO (VERI-1018)] source/design/arbiter.v(29): compiling module 'arbiter'
[INFO (VERI-1018)] source/properties/v_port_select.sva(1): compiling module 'v_port_select'
[INFO (VERI-1018)] source/design/port_select.v(27): compiling module 'port_select'
[INFO (VERI-1018)] source/design/top.v(28): compiling module 'top'
[INFO (VERI-1018)] source/design/egress.v(31): compiling module 'egress'
[INFO (VERI-1018)] source/design/bridge.v(54): compiling module 'bridge'
[INFO (VERI-1018)] props.sva(1): compiling module 'props'
[WARN (VERI-1209)] props.sva(21): expression size 32 truncated to fit in target size 7
[WARN (VERI-1209)] props.sva(23): expression size 32 truncated to fit in target size 7
[WARN (VERI-1209)] props.sva(24): expression size 32 truncated to fit in target size 7
[WARN (VERI-1209)] props.sva(25): expression size 32 truncated to fit in target size 7
[WARN (VERI-1209)] props.sva(28): expression size 32 truncated to fit in target size 7
[WARN (VERI-1763)] props.sva(46): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] props.sva(47): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          13 (1 packages)
  Single run mode                         On
  Pipeline                                On (12 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      13 (13 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rstN".
no_read_3
[<embedded>] % prove -all -time_limit 3m
INFO (IPF036): Starting proof on task: "<embedded>", 85 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 822 of 958 design flops, 0 of 0 design latches, 84 of 84 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on (auto)
    time_limit                    = 180s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.003s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.01 s]
0.0.N: Proof Simplification Iteration 4	[0.01 s]
0.0.N: Proof Simplification Iteration 5	[0.01 s]
0.0.N: Proof Simplification Iteration 6	[0.01 s]
0.0.N: Proof Simplification Iteration 7	[0.01 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 0.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "top.ing0.i_ingress.c_int_read_done" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "top.ing1.i_ingress.c_int_read_done" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "top.ing2.i_ingress.c_int_read_done" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "top.ing3.i_ingress.c_int_read_done" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "top.brdg.i_bridge.a_fifo_no_overflow" was proven in 0.00 s.
0.0.PRE: Proof Simplification completed in 0.02 s
0.0.N: Identified and disabled 29 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 51
0: ProofGrid is starting event handling
0.0.N: Proofgrid shell started at 54265@cad29(local) jg_36819_cad29_7
0.0.Hp: Proofgrid shell started at 54266@cad29(local) jg_36819_cad29_7
0.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "top.ing0.i_ingress.c_rd_ready" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.ing0.i_ingress.c_write" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.ing0.i_ingress.c_valid" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.ing1.i_ingress.c_write" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.ing1.i_ingress.c_valid" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.ing2.i_ingress.c_write" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.ing2.i_ingress.c_valid" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.ing3.i_ingress.c_write" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.ing3.i_ingress.c_valid" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.ing0.i_ingress.c_ready" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.ing0.i_ingress.c_int_ready" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.ing1.i_ingress.c_rd_ready" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.ing2.i_ingress.c_rd_ready" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.ing3.i_ingress.c_rd_ready" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.brdg.i_bridge.a_fifo_no_underflow:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.brdg.i_bridge.c_int_ready" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.arb.i_arbiter.c_int_ready" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.p_sel.i_port_select.a_int_size_select_00:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.p_sel.i_port_select.c_ig_sel_00" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.props_i.ast_output_count:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.arb.i_arbiter.c_req0" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.props_i.asm_size0:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.arb.i_arbiter.c_req1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.props_i.asm_size1:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.arb.i_arbiter.c_req2" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.props_i.asm_size2:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.arb.i_arbiter.c_req3" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.props_i.asm_size3:precondition1" was covered in 1 cycles in 0.00 s.
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "top.ing0.i_ingress.c_rd_ready"	[0.00 s].
0.0.N: Starting proof for property "top.ing0.i_ingress.c_ready"	[0.00 s].
0.0.N: Starting proof for property "top.ing0.i_ingress.c_int_ready"	[0.00 s].
0.0.N: Starting proof for property "top.ing1.i_ingress.c_rd_ready"	[0.00 s].
0.0.N: Starting proof for property "top.ing2.i_ingress.c_rd_ready"	[0.00 s].
0.0.N: Starting proof for property "top.ing3.i_ingress.c_rd_ready"	[0.00 s].
0.0.N: Starting proof for property "top.brdg.i_bridge.a_fifo_no_underflow:precondition1"	[0.00 s].
0.0.N: Starting proof for property "top.brdg.i_bridge.c_int_ready"	[0.00 s].
0.0.N: Starting proof for property "top.arb.i_arbiter.c_int_ready"	[0.00 s].
0.0.N: Starting proof for property "top.p_sel.i_port_select.a_int_size_select_00:precondition1"	[0.00 s].
0.0.N: Starting proof for property "top.p_sel.i_port_select.c_ig_sel_00"	[0.00 s].
0.0.N: Starting proof for property "top.props_i.ast_output_count:precondition1"	[0.00 s].
0.0.N: Stopped processing property "top.ing0.i_ingress.c_rd_ready"	[0.00 s].
0.0.N: Stopped processing property "top.ing0.i_ingress.c_ready"	[0.00 s].
0.0.N: Stopped processing property "top.ing0.i_ingress.c_int_ready"	[0.00 s].
0.0.N: Stopped processing property "top.ing1.i_ingress.c_rd_ready"	[0.00 s].
0.0.N: Stopped processing property "top.ing2.i_ingress.c_rd_ready"	[0.00 s].
0.0.N: Stopped processing property "top.ing3.i_ingress.c_rd_ready"	[0.00 s].
0.0.N: Stopped processing property "top.brdg.i_bridge.a_fifo_no_underflow:precondition1"	[0.00 s].
0.0.N: Stopped processing property "top.brdg.i_bridge.c_int_ready"	[0.00 s].
0.0.N: Stopped processing property "top.arb.i_arbiter.c_int_ready"	[0.00 s].
0.0.N: Stopped processing property "top.p_sel.i_port_select.a_int_size_select_00:precondition1"	[0.00 s].
0.0.N: Stopped processing property "top.p_sel.i_port_select.c_ig_sel_00"	[0.00 s].
0.0.N: Stopped processing property "top.props_i.ast_output_count:precondition1"	[0.00 s].
0.0.N: Starting proof for property "top.ing0.i_ingress.c_read"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "top.ing0.i_ingress.c_read" was covered in 1 cycles in 0.01 s.
0.0.N: Stopped processing property "top.ing0.i_ingress.c_read"	[0.01 s].
0.0.N: Starting proof for property "top.ing0.i_ingress.c_int_valid"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "top.ing0.i_ingress.c_int_valid" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.brdg.i_bridge.c_int_valid" was covered in 2 cycles in 0.00 s by the incidental trace "top.ing0.i_ingress.c_int_valid".
INFO (IPF047): 0.0.N: The cover property "top.arb.i_arbiter.c_trans_started" was covered in 2 cycles in 0.00 s by the incidental trace "top.ing0.i_ingress.c_int_valid".
INFO (IPF047): 0.0.N: The cover property "top.arb.i_arbiter.c_int_valid" was covered in 2 cycles in 0.00 s by the incidental trace "top.ing0.i_ingress.c_int_valid".
0.0.N: Stopped processing property "top.ing0.i_ingress.c_int_valid"	[0.00 s].
0.0.N: Starting proof for property "top.ing1.i_ingress.c_read"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "top.ing1.i_ingress.c_read" was covered in 1 cycles in 0.00 s.
0.0.N: Stopped processing property "top.ing1.i_ingress.c_read"	[0.00 s].
0.0.N: Starting proof for property "top.ing1.i_ingress.c_ready"	[0.00 s].
0.0.N: Starting proof for property "top.ing1.i_ingress.c_int_ready"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.Hp: Lemmas used(1): ?5
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "top.p_sel.i_port_select.a_int_ready_onehot0" was proven in 0.01 s.
0.0.Hp: Lemmas used(1): ?5
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "top.p_sel.i_port_select.a_int_size_select_00" was proven in 0.01 s.
0.0.Hp: Lemmas used(1): ?5
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "top.p_sel.i_port_select.a_int_size_select_01" was proven in 0.01 s.
0.0.Hp: Lemmas used(1): ?5
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "top.p_sel.i_port_select.a_int_size_select_10" was proven in 0.01 s.
0.0.Hp: Lemmas used(1): ?5
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "top.p_sel.i_port_select.a_int_size_select_11" was proven in 0.02 s.
0.0.N: Trace Attempt  5	[0.00 s]
0.0.Hp: Lemmas used(1): ?5
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF051): 0.0.Hp: The cover property "top.props_i.cov_fifo_16" was proven unreachable in 0.02 s.
0.0.Hp: Trace Attempt  1	[0.01 s]
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "top.ing2.i_ingress.c_read" was covered in 1 cycles in 0.02 s.
INFO (IPF047): 0.0.Hp: The cover property "top.eg.i_egress.c_eg_ready" was covered in 1 cycles in 0.02 s.
INFO (IPF047): 0.0.Hp: The cover property "top.eg.i_egress.c_int_datardy" was covered in 1 cycles in 0.02 s.
INFO (IPF047): 0.0.Hp: The cover property "top.brdg.i_bridge.c_int_datardy" was covered in 1 cycles in 0.02 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "top.ing3.i_ingress.c_read" was covered in 1 cycles in 0.02 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: A trace with 5 cycles was found. [0.01 s]
INFO (IPF047): 0.0.N: The cover property "top.ing1.i_ingress.c_ready" was covered in 5 cycles in 0.01 s.
INFO (IPF047): 0.0.N: The cover property "top.arb.i_arbiter.a_grant_is_one_cycle:precondition1" was covered in 5 cycles in 0.01 s by the incidental trace "top.ing1.i_ingress.c_ready".
INFO (IPF047): 0.0.N: The cover property "top.arb.i_arbiter.c_gnt1" was covered in 5 cycles in 0.01 s by the incidental trace "top.ing1.i_ingress.c_ready".
INFO (IPF047): 0.0.N: The cover property "top.p_sel.i_port_select.a_int_size_select_01:precondition1" was covered in 5 cycles in 0.01 s by the incidental trace "top.ing1.i_ingress.c_ready".
INFO (IPF047): 0.0.N: The cover property "top.ing1.i_ingress.c_int_ready" was covered in 5 cycles in 0.01 s.
INFO (IPF047): 0.0.N: The cover property "top.p_sel.i_port_select.c_ig_sel_01" was covered in 5 cycles in 0.01 s by the incidental trace "top.ing1.i_ingress.c_ready".
0.0.N: Stopped processing property "top.ing1.i_ingress.c_ready"	[0.01 s].
0.0.N: Stopped processing property "top.ing1.i_ingress.c_int_ready"	[0.01 s].
0.0.Ht: Proofgrid shell started at 54279@cad29(local) jg_36819_cad29_7
0.0.B: Proofgrid shell started at 54280@cad29(local) jg_36819_cad29_7
0.0.N: Starting proof for property "top.ing1.i_ingress.c_int_valid"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: Trace Attempt  6	[0.01 s]
0.0.N: A trace with 6 cycles was found. [0.01 s]
INFO (IPF047): 0.0.N: The cover property "top.ing1.i_ingress.c_int_valid" was covered in 6 cycles in 0.00 s.
0.0.N: Stopped processing property "top.ing1.i_ingress.c_int_valid"	[0.00 s].
0.0.N: Starting proof for property "top.ing2.i_ingress.c_ready"	[0.00 s].
0.0.N: Starting proof for property "top.ing2.i_ingress.c_int_ready"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: A trace with 5 cycles was found. [0.01 s]
INFO (IPF047): 0.0.N: The cover property "top.ing2.i_ingress.c_ready" was covered in 5 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.arb.i_arbiter.c_gnt2" was covered in 5 cycles in 0.00 s by the incidental trace "top.ing2.i_ingress.c_ready".
INFO (IPF047): 0.0.N: The cover property "top.p_sel.i_port_select.a_int_size_select_10:precondition1" was covered in 5 cycles in 0.00 s by the incidental trace "top.ing2.i_ingress.c_ready".
INFO (IPF047): 0.0.N: The cover property "top.ing2.i_ingress.c_int_ready" was covered in 5 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.p_sel.i_port_select.c_ig_sel_10" was covered in 5 cycles in 0.00 s by the incidental trace "top.ing2.i_ingress.c_ready".
0.0.N: Stopped processing property "top.ing2.i_ingress.c_ready"	[0.00 s].
0.0.N: Stopped processing property "top.ing2.i_ingress.c_int_ready"	[0.00 s].
0.0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Starting proof for property "top.ing2.i_ingress.c_int_valid"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.B: Starting proof for property "top.ing2.i_ingress.c_int_valid"	[0.00 s].
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.Ht: Trace Attempt  1	[0.01 s]
0.0.Ht: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.Ht: Trace Attempt  3	[0.01 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.Ht: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.Ht: A trace with 4 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Ht: The cover property "top.eg.i_egress.c_int_datavalid" was covered in 4 cycles in 0.00 s.
INFO (IPF047): 0.0.Ht: The cover property "top.brdg.i_bridge.c_int_datavalid" was covered in 4 cycles in 0.00 s.
0.0.Ht: Trace Attempt  5	[0.02 s]
0.0.Hp: Lemmas used(2): ?5
0.0.Hp: A proof was found: No trace exists. [0.08 s]
INFO (IPF057): 0.0.Hp: The property "top.brdg.i_bridge.a_fifo_no_underflow" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.08 s]
INFO (IPF057): 0.0.Hp: The property "top.arb.i_arbiter.a_grant_is_onehot0" was proven in 0.03 s.
0.0.Ht: A trace with 5 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Ht: The cover property "top.ing3.i_ingress.c_ready" was covered in 5 cycles in 0.01 s.
INFO (IPF047): 0.0.Ht: The cover property "top.arb.i_arbiter.c_gnt3" was covered in 5 cycles in 0.01 s.
INFO (IPF047): 0.0.Ht: The cover property "top.p_sel.i_port_select.a_int_size_select_11:precondition1" was covered in 5 cycles in 0.01 s.
INFO (IPF047): 0.0.Ht: The cover property "top.ing3.i_ingress.c_int_ready" was covered in 5 cycles in 0.01 s.
INFO (IPF047): 0.0.Ht: The cover property "top.p_sel.i_port_select.c_ig_sel_11" was covered in 5 cycles in 0.01 s.
0.0.B: Trace Attempt  4	[0.00 s]
0.0.Ht: A trace with 5 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Ht: The cover property "top.eg.i_egress.c_eg_valid" was covered in 5 cycles in 0.01 s.
INFO (IPF047): 0.0.Ht: The cover property "top.arb.i_arbiter.c_gnt0" was covered in 5 cycles in 0.01 s.
INFO (IPF047): 0.0.Ht: The cover property "top.props_i.cov_eg_valid_odd" was covered in 5 cycles in 0.01 s.
INFO (IPF047): 0.0.Ht: The cover property "top.props_i.cov_eg_state_ADDR" was covered in 5 cycles in 0.01 s.
0.0.B: Trace Attempt  5	[0.01 s]
0.0.Ht: Trace Attempt  6	[0.02 s]
0.0.Ht: A trace with 6 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Ht: The cover property "top.ing2.i_ingress.c_int_valid" was covered in 6 cycles in 0.01 s.
0.0.Ht: A trace with 6 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Ht: The cover property "top.ing3.i_ingress.c_int_valid" was covered in 6 cycles in 0.01 s.
0.0.Ht: A trace with 6 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Ht: The cover property "top.eg.i_egress.a_wvalid_2cycle:precondition1" was covered in 6 cycles in 0.01 s.
INFO (IPF047): 0.0.Ht: The cover property "top.props_i.cov_eg_valid_even" was covered in 6 cycles in 0.01 s.
INFO (IPF047): 0.0.Ht: The cover property "top.props_i.cov_eg_state_DATA" was covered in 6 cycles in 0.01 s.
0.0.N: Stopped processing property "top.ing2.i_ingress.c_int_valid"	[0.01 s].
0.0.N: Starting proof for property "top.eg.i_egress.a_wvalid_2cycle"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.B: Stopped processing property "top.ing2.i_ingress.c_int_valid"	[0.01 s].
0.0.B: Starting proof for property "top.eg.i_egress.a_wvalid_2cycle"	[0.00 s].
0.0.N: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.Ht: Trace Attempt  7	[0.02 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.B: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.N: The property "top.eg.i_egress.a_wvalid_2cycle" was proven in 0.01 s.
0.0.N: Stopped processing property "top.eg.i_egress.a_wvalid_2cycle"	[0.01 s].
0.0.N: Starting proof for property "top.brdg.i_bridge.a_fifo_no_overflow:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.B: Stopped processing property "top.eg.i_egress.a_wvalid_2cycle"	[0.01 s].
0.0.N: Trace Attempt  2	[0.00 s]
0.0.B: Starting proof for property "top.brdg.i_bridge.a_fifo_no_overflow:precondition1"	[0.00 s].
0.0.N: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.B: Trace Attempt  4	[0.00 s]
0.0.B: Trace Attempt  5	[0.01 s]
0.0.Hp: Lemmas used(3): ?8
0.0.Hp: A proof was found: No trace exists. [0.12 s]
INFO (IPF057): 0.0.Hp: The property "top.arb.i_arbiter.a_grant_is_one_cycle" was proven in 0.06 s.
0.0.N: Trace Attempt  1	[0.02 s]
0.0.N: Trace Attempt  2	[0.03 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  5	[0.04 s]
0.0.B: Trace Attempt 17	[0.08 s]
0.0.B: A trace with 17 cycles was found. [0.09 s]
INFO (IPF047): 0.0.B: The cover property "top.brdg.i_bridge.a_fifo_no_overflow:precondition1" was covered in 17 cycles in 0.10 s.
INFO (IPF047): 0.0.B: The cover property "top.props_i.cov_fifo_8" was covered in 10 cycles in 0.10 s by the incidental trace "top.brdg.i_bridge.a_fifo_no_overflow:precondition1".
0.0.B: Stopped processing property "top.brdg.i_bridge.a_fifo_no_overflow:precondition1"	[0.10 s].
0.0.B: Last scan. Per property time limit: 0s
0.0.B: Starting proof for property "top.props_i.ast_output_count"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.N: Stopped processing property "top.brdg.i_bridge.a_fifo_no_overflow:precondition1"	[0.10 s].
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "top.props_i.ast_output_count"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.B: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.Hp: Trace Attempt  2	[0.28 s]
0.0.Hp: Trace Attempt  3	[0.28 s]
0.0.Hp: Trace Attempt  4	[0.28 s]
0.0.Hp: Trace Attempt  5	[0.28 s]
0: ProofGrid usable level: 1
0.0.N: Trace Attempt  1	[1.73 s]
0.0.N: Trace Attempt  2	[1.74 s]
0.0.N: Trace Attempt  3	[1.74 s]
0.0.N: Trace Attempt  5	[1.76 s]
0.0.Ht: Trace Attempt 17	[6.75 s]
0.0.B: Trace Attempt 18	[6.86 s]
0.0.Hp: Trace Attempt 17	[7.11 s]
0.0.N: Trace Attempt 11	[7.37 s]
0.0.B: Trace Attempt 19	[11.24 s]
0.0.N: Trace Attempt 12	[14.93 s]
0.0.Ht: Trace Attempt 19	[15.11 s]
0.0.Hp: Trace Attempt 19	[16.13 s]
0.0.B: Trace Attempt 20	[16.62 s]
0.0.Ht: Trace Attempt 20	[20.93 s]
0.0.N: Trace Attempt 13	[22.80 s]
0.0.Hp: Trace Attempt 20	[23.28 s]
0.0.B: Trace Attempt 21	[23.18 s]
0.0.Ht: Trace Attempt 21	[28.95 s]
0.0.B: Trace Attempt 22	[35.30 s]
0.0.Hp: Trace Attempt 21	[35.79 s]
0.0.N: Trace Attempt 14	[39.23 s]
0.0.Ht: Trace Attempt 22	[45.21 s]
0.0.B: Trace Attempt 23	[52.00 s]
0.0.Hp: Trace Attempt 23	[66.06 s]
0.0.Ht: Trace Attempt 23	[66.74 s]
INFO (IIM002): *** Stopping all proof jobs ***
INFO (IPF144): 0: Initiating shutdown of proof [74.81 s]
0.0.Hp: Interrupted (multi)
0.0.Hp: Interrupted. [74.81 s]
0.0.Ht: Interrupted (multi)
0.0.Ht: Interrupted. [74.75 s]
0.0.Ht: Exited with Success (@ 74.82 s)
0.0.B: Stopped processing property "top.props_i.ast_output_count"	[74.62 s].
0.0.B: Interrupted. [74.62 s]
0.0.Hp: Exited with Success (@ 74.82 s)
0.0.B: Exited with Success (@ 74.82 s)
0.0.N: Stopped processing property "top.props_i.ast_output_count"	[74.67 s].
0.0.N: Interrupted. [74.67 s]
0.0.N: Exited with Success (@ 74.89 s)
0: ProofGrid usable level: 0
0: --------------------------------------------------------------
ProofGrid Summary (utilization 99.92 %)
--------------------------------------------------------------
     engines started                               :     4
     engine jobs started                           :     4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.06       74.87        0.00       99.92 %
     Hp        0.06       74.81        0.00       99.92 %
     Ht        0.06       74.74        0.00       99.91 %
      B        0.06       74.74        0.00       99.92 %
    all        0.06       74.79        0.00       99.92 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               0.25      299.16        0.00

    Data read    : 61.94 kiB
    Data written : 9.45 kiB

0: All pending notifications were processed.
INFO (IPM007): "prove" command stopped.

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 85
                 assertions                   : 11
                  - proven                    : 10 (90.9091%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 1 (9.09091%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 74
                  - unreachable               : 5 (6.75676%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 69 (93.2432%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
stopped_by_user
[<embedded>] % source run.tcl
INFO (IPF121): Cleared environment completely for new design analysis.
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message WCD032".
[-- (VERI-1482)] Analyzing Verilog file 'source/design/bridge.v'
[-- (VERI-1482)] Analyzing Verilog file 'source/design/top.v'
[-- (VERI-1482)] Analyzing Verilog file 'source/design/egress.v'
[-- (VERI-1482)] Analyzing Verilog file 'source/design/arbiter.v'
[-- (VERI-1482)] Analyzing Verilog file 'source/design/port_select.v'
[-- (VERI-1482)] Analyzing Verilog file 'source/design/ingress.v'
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message WCD032".
[-- (VERI-1482)] Analyzing Verilog file '/home/raid7_4/raid1_1/linux/cadence2012/JASPER/jasper_2021.03/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'source/properties/v_port_select.sva'
[-- (VERI-1482)] Analyzing Verilog file 'source/properties/v_ingress.sva'
[-- (VERI-1482)] Analyzing Verilog file 'source/properties/v_egress.sva'
[-- (VERI-1482)] Analyzing Verilog file 'source/properties/v_bridge.sva'
[-- (VERI-1482)] Analyzing Verilog file 'source/properties/v_arbiter.sva'
[-- (VERI-1482)] Analyzing Verilog file 'source/properties/bindings.sva'
[-- (VERI-1482)] Analyzing Verilog file 'props.sva'
[WARN (VERI-1763)] props.sva(34): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] props.sva(37): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] props.sva(38): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] props.sva(39): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] props.sva(40): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] props.sva(43): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] props.sva(44): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] props.sva(48): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] props.sva(49): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
INFO (ISW003): Top module name is "top".
[INFO (HIER-8002)] source/design/top.v(321): Disabling old hierarchical reference handler
[INFO (VERI-1018)] source/properties/v_ingress.sva(1): compiling module 'v_ingress'
[INFO (VERI-1018)] source/design/ingress.v(27): compiling module 'ingress'
[INFO (VERI-1018)] source/properties/v_egress.sva(1): compiling module 'v_egress'
[INFO (VERI-1018)] source/properties/v_bridge.sva(1): compiling module 'v_bridge'
[INFO (VERI-1018)] source/properties/v_arbiter.sva(1): compiling module 'v_arbiter'
[WARN (VERI-9060)] source/properties/v_arbiter.sva(57): To extract covergroup from the design, use switch "-extract_covergroup" with the elaborate command. For more information on supported constructs of covergroup, refer to the appendix "Covergroup Support" in the Command Reference Manual.
[INFO (VERI-1018)] source/design/arbiter.v(29): compiling module 'arbiter'
[INFO (VERI-1018)] source/properties/v_port_select.sva(1): compiling module 'v_port_select'
[INFO (VERI-1018)] source/design/port_select.v(27): compiling module 'port_select'
[INFO (VERI-1018)] source/design/top.v(28): compiling module 'top'
[INFO (VERI-1018)] source/design/egress.v(31): compiling module 'egress'
[INFO (VERI-1018)] source/design/bridge.v(54): compiling module 'bridge'
[INFO (VERI-1018)] props.sva(1): compiling module 'props'
[WARN (VERI-1209)] props.sva(21): expression size 32 truncated to fit in target size 7
[WARN (VERI-1209)] props.sva(23): expression size 32 truncated to fit in target size 7
[WARN (VERI-1209)] props.sva(24): expression size 32 truncated to fit in target size 7
[WARN (VERI-1209)] props.sva(25): expression size 32 truncated to fit in target size 7
[WARN (VERI-1209)] props.sva(28): expression size 32 truncated to fit in target size 7
[WARN (VERI-1763)] props.sva(46): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] props.sva(47): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          13 (1 packages)
  Single run mode                         On
  Pipeline                                On (12 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      13 (13 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rstN".
no_read_3
[<embedded>] % source run.tcl
INFO (IPF121): Cleared environment completely for new design analysis.
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message WCD032".
[-- (VERI-1482)] Analyzing Verilog file 'source/design/bridge.v'
[-- (VERI-1482)] Analyzing Verilog file 'source/design/top.v'
[-- (VERI-1482)] Analyzing Verilog file 'source/design/egress.v'
[-- (VERI-1482)] Analyzing Verilog file 'source/design/arbiter.v'
[-- (VERI-1482)] Analyzing Verilog file 'source/design/port_select.v'
[-- (VERI-1482)] Analyzing Verilog file 'source/design/ingress.v'
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message WCD032".
[-- (VERI-1482)] Analyzing Verilog file '/home/raid7_4/raid1_1/linux/cadence2012/JASPER/jasper_2021.03/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'source/properties/v_port_select.sva'
[-- (VERI-1482)] Analyzing Verilog file 'source/properties/v_ingress.sva'
[-- (VERI-1482)] Analyzing Verilog file 'source/properties/v_egress.sva'
[-- (VERI-1482)] Analyzing Verilog file 'source/properties/v_bridge.sva'
[-- (VERI-1482)] Analyzing Verilog file 'source/properties/v_arbiter.sva'
[-- (VERI-1482)] Analyzing Verilog file 'source/properties/bindings.sva'
[-- (VERI-1482)] Analyzing Verilog file 'props.sva'
[WARN (VERI-1763)] props.sva(34): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] props.sva(37): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] props.sva(38): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] props.sva(39): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] props.sva(40): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] props.sva(43): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] props.sva(44): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] props.sva(48): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] props.sva(49): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
INFO (ISW003): Top module name is "top".
[INFO (HIER-8002)] source/design/top.v(321): Disabling old hierarchical reference handler
[INFO (VERI-1018)] source/properties/v_ingress.sva(1): compiling module 'v_ingress'
[INFO (VERI-1018)] source/design/ingress.v(27): compiling module 'ingress'
[INFO (VERI-1018)] source/properties/v_egress.sva(1): compiling module 'v_egress'
[INFO (VERI-1018)] source/properties/v_bridge.sva(1): compiling module 'v_bridge'
[INFO (VERI-1018)] source/properties/v_arbiter.sva(1): compiling module 'v_arbiter'
[WARN (VERI-9060)] source/properties/v_arbiter.sva(57): To extract covergroup from the design, use switch "-extract_covergroup" with the elaborate command. For more information on supported constructs of covergroup, refer to the appendix "Covergroup Support" in the Command Reference Manual.
[INFO (VERI-1018)] source/design/arbiter.v(29): compiling module 'arbiter'
[INFO (VERI-1018)] source/properties/v_port_select.sva(1): compiling module 'v_port_select'
[INFO (VERI-1018)] source/design/port_select.v(27): compiling module 'port_select'
[INFO (VERI-1018)] source/design/top.v(28): compiling module 'top'
[INFO (VERI-1018)] source/design/egress.v(31): compiling module 'egress'
[INFO (VERI-1018)] source/design/bridge.v(54): compiling module 'bridge'
[INFO (VERI-1018)] props.sva(1): compiling module 'props'
[WARN (VERI-1209)] props.sva(21): expression size 32 truncated to fit in target size 7
[WARN (VERI-1209)] props.sva(23): expression size 32 truncated to fit in target size 7
[WARN (VERI-1209)] props.sva(24): expression size 32 truncated to fit in target size 7
[WARN (VERI-1209)] props.sva(25): expression size 32 truncated to fit in target size 7
[WARN (VERI-1209)] props.sva(28): expression size 32 truncated to fit in target size 7
[WARN (VERI-1763)] props.sva(46): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] props.sva(47): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          13 (1 packages)
  Single run mode                         On
  Pipeline                                On (12 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      13 (13 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rstN".
no_read_3
[<embedded>] % 
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 85 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 822 of 958 design flops, 0 of 0 design latches, 84 of 84 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.003s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.00 s]
0.0.N: Proof Simplification Iteration 4	[0.00 s]
0.0.N: Proof Simplification Iteration 5	[0.01 s]
0.0.N: Proof Simplification Iteration 6	[0.01 s]
0.0.N: Proof Simplification Iteration 7	[0.01 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 0.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "top.ing0.i_ingress.c_int_read_done" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "top.ing1.i_ingress.c_int_read_done" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "top.ing2.i_ingress.c_int_read_done" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "top.ing3.i_ingress.c_int_read_done" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "top.brdg.i_bridge.a_fifo_no_overflow" was proven in 0.00 s.
0.0.PRE: Proof Simplification completed in 0.02 s
0.0.N: Identified and disabled 29 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 51
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 54978@cad29(local) jg_36819_cad29_8
0.0.N: Proofgrid shell started at 54977@cad29(local) jg_36819_cad29_8
0.0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "top.ing0.i_ingress.c_rd_ready" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.ing0.i_ingress.c_write" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.ing0.i_ingress.c_valid" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.ing1.i_ingress.c_write" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.ing1.i_ingress.c_valid" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.ing2.i_ingress.c_write" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.ing2.i_ingress.c_valid" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.ing3.i_ingress.c_write" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.ing3.i_ingress.c_valid" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.ing0.i_ingress.c_ready" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.ing0.i_ingress.c_int_ready" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.ing1.i_ingress.c_rd_ready" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.ing2.i_ingress.c_rd_ready" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.ing3.i_ingress.c_rd_ready" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.brdg.i_bridge.a_fifo_no_underflow:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.brdg.i_bridge.c_int_ready" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.arb.i_arbiter.c_int_ready" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.p_sel.i_port_select.a_int_size_select_00:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.p_sel.i_port_select.c_ig_sel_00" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.props_i.ast_output_count:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.arb.i_arbiter.c_req0" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.props_i.asm_size0:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.arb.i_arbiter.c_req1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.props_i.asm_size1:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.arb.i_arbiter.c_req2" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.props_i.asm_size2:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.arb.i_arbiter.c_req3" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.props_i.asm_size3:precondition1" was covered in 1 cycles in 0.00 s.
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "top.ing0.i_ingress.c_rd_ready"	[0.00 s].
0.0.N: Starting proof for property "top.ing0.i_ingress.c_ready"	[0.00 s].
0.0.N: Starting proof for property "top.ing0.i_ingress.c_int_ready"	[0.00 s].
0.0.N: Starting proof for property "top.ing1.i_ingress.c_rd_ready"	[0.00 s].
0.0.N: Starting proof for property "top.ing2.i_ingress.c_rd_ready"	[0.00 s].
0.0.N: Starting proof for property "top.ing3.i_ingress.c_rd_ready"	[0.00 s].
0.0.N: Starting proof for property "top.brdg.i_bridge.a_fifo_no_underflow:precondition1"	[0.00 s].
0.0.N: Starting proof for property "top.brdg.i_bridge.c_int_ready"	[0.00 s].
0.0.N: Starting proof for property "top.arb.i_arbiter.c_int_ready"	[0.00 s].
0.0.N: Starting proof for property "top.p_sel.i_port_select.a_int_size_select_00:precondition1"	[0.00 s].
0.0.N: Starting proof for property "top.p_sel.i_port_select.c_ig_sel_00"	[0.00 s].
0.0.N: Starting proof for property "top.props_i.ast_output_count:precondition1"	[0.00 s].
0.0.N: Stopped processing property "top.ing0.i_ingress.c_rd_ready"	[0.00 s].
0.0.N: Stopped processing property "top.ing0.i_ingress.c_ready"	[0.00 s].
0.0.N: Stopped processing property "top.ing0.i_ingress.c_int_ready"	[0.00 s].
0.0.N: Stopped processing property "top.ing1.i_ingress.c_rd_ready"	[0.00 s].
0.0.N: Stopped processing property "top.ing2.i_ingress.c_rd_ready"	[0.00 s].
0.0.N: Stopped processing property "top.ing3.i_ingress.c_rd_ready"	[0.00 s].
0.0.N: Stopped processing property "top.brdg.i_bridge.a_fifo_no_underflow:precondition1"	[0.00 s].
0.0.N: Stopped processing property "top.brdg.i_bridge.c_int_ready"	[0.00 s].
0.0.N: Stopped processing property "top.arb.i_arbiter.c_int_ready"	[0.00 s].
0.0.N: Stopped processing property "top.p_sel.i_port_select.a_int_size_select_00:precondition1"	[0.00 s].
0.0.N: Stopped processing property "top.p_sel.i_port_select.c_ig_sel_00"	[0.00 s].
0.0.N: Stopped processing property "top.props_i.ast_output_count:precondition1"	[0.00 s].
0.0.N: Starting proof for property "top.ing0.i_ingress.c_read"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "top.ing0.i_ingress.c_read" was covered in 1 cycles in 0.00 s.
0.0.N: Stopped processing property "top.ing0.i_ingress.c_read"	[0.00 s].
0.0.N: Starting proof for property "top.ing0.i_ingress.c_int_valid"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.Hp: Lemmas used(1): ?5
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "top.p_sel.i_port_select.a_int_ready_onehot0" was proven in 0.06 s.
0.0.Hp: Lemmas used(1): ?5
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "top.p_sel.i_port_select.a_int_size_select_00" was proven in 0.06 s.
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "top.ing0.i_ingress.c_int_valid" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.brdg.i_bridge.c_int_valid" was covered in 2 cycles in 0.00 s by the incidental trace "top.ing0.i_ingress.c_int_valid".
INFO (IPF047): 0.0.N: The cover property "top.arb.i_arbiter.c_trans_started" was covered in 2 cycles in 0.00 s by the incidental trace "top.ing0.i_ingress.c_int_valid".
INFO (IPF047): 0.0.N: The cover property "top.arb.i_arbiter.c_int_valid" was covered in 2 cycles in 0.00 s by the incidental trace "top.ing0.i_ingress.c_int_valid".
0.0.Hp: Lemmas used(1): ?5
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "top.p_sel.i_port_select.a_int_size_select_01" was proven in 0.06 s.
0.0.Hp: Lemmas used(1): ?5
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "top.p_sel.i_port_select.a_int_size_select_10" was proven in 0.06 s.
0.0.Hp: Lemmas used(1): ?5
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "top.p_sel.i_port_select.a_int_size_select_11" was proven in 0.06 s.
0.0.N: Stopped processing property "top.ing0.i_ingress.c_int_valid"	[0.00 s].
0.0.N: Starting proof for property "top.ing1.i_ingress.c_read"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "top.ing1.i_ingress.c_read" was covered in 1 cycles in 0.00 s.
0.0.N: Stopped processing property "top.ing1.i_ingress.c_read"	[0.00 s].
0.0.N: Starting proof for property "top.ing1.i_ingress.c_ready"	[0.00 s].
0.0.N: Starting proof for property "top.ing1.i_ingress.c_int_ready"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.Hp: Lemmas used(1): ?5
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF051): 0.0.Hp: The cover property "top.props_i.cov_fifo_16" was proven unreachable in 0.06 s.
0.0.Hp: Trace Attempt  1	[0.01 s]
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "top.ing2.i_ingress.c_read" was covered in 1 cycles in 0.06 s.
INFO (IPF047): 0.0.Hp: The cover property "top.eg.i_egress.c_eg_ready" was covered in 1 cycles in 0.06 s.
INFO (IPF047): 0.0.Hp: The cover property "top.eg.i_egress.c_int_datardy" was covered in 1 cycles in 0.06 s.
INFO (IPF047): 0.0.Hp: The cover property "top.brdg.i_bridge.c_int_datardy" was covered in 1 cycles in 0.06 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "top.ing3.i_ingress.c_read" was covered in 1 cycles in 0.06 s.
0.0.Ht: Proofgrid shell started at 54991@cad29(local) jg_36819_cad29_8
0.0.B: Proofgrid shell started at 54992@cad29(local) jg_36819_cad29_8
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: A trace with 5 cycles was found. [0.01 s]
INFO (IPF047): 0.0.N: The cover property "top.ing1.i_ingress.c_ready" was covered in 5 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.arb.i_arbiter.a_grant_is_one_cycle:precondition1" was covered in 5 cycles in 0.00 s by the incidental trace "top.ing1.i_ingress.c_ready".
INFO (IPF047): 0.0.N: The cover property "top.arb.i_arbiter.c_gnt1" was covered in 5 cycles in 0.00 s by the incidental trace "top.ing1.i_ingress.c_ready".
INFO (IPF047): 0.0.N: The cover property "top.p_sel.i_port_select.a_int_size_select_01:precondition1" was covered in 5 cycles in 0.00 s by the incidental trace "top.ing1.i_ingress.c_ready".
INFO (IPF047): 0.0.N: The cover property "top.ing1.i_ingress.c_int_ready" was covered in 5 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.p_sel.i_port_select.c_ig_sel_01" was covered in 5 cycles in 0.00 s by the incidental trace "top.ing1.i_ingress.c_ready".
0.0.N: Stopped processing property "top.ing1.i_ingress.c_ready"	[0.00 s].
0.0.N: Stopped processing property "top.ing1.i_ingress.c_int_ready"	[0.00 s].
0.0.N: Starting proof for property "top.ing1.i_ingress.c_int_valid"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Trace Attempt  2	[0.00 s]
0.0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Trace Attempt  3	[0.00 s]
0.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.B: Starting proof for property "top.ing1.i_ingress.c_int_valid"	[0.00 s].
0.0.N: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.Ht: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.Ht: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.Ht: Trace Attempt  3	[0.00 s]
0.0.Ht: Trace Attempt  4	[0.01 s]
0.0.Ht: A trace with 4 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Ht: The cover property "top.eg.i_egress.c_int_datavalid" was covered in 4 cycles in 0.00 s.
INFO (IPF047): 0.0.Ht: The cover property "top.brdg.i_bridge.c_int_datavalid" was covered in 4 cycles in 0.00 s.
0.0.B: Trace Attempt  4	[0.00 s]
0.0.Ht: Trace Attempt  5	[0.01 s]
0.0.Ht: A trace with 5 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Ht: The cover property "top.ing2.i_ingress.c_ready" was covered in 5 cycles in 0.00 s.
INFO (IPF047): 0.0.Ht: The cover property "top.arb.i_arbiter.c_gnt2" was covered in 5 cycles in 0.00 s.
INFO (IPF047): 0.0.Ht: The cover property "top.p_sel.i_port_select.a_int_size_select_10:precondition1" was covered in 5 cycles in 0.00 s.
INFO (IPF047): 0.0.Ht: The cover property "top.ing2.i_ingress.c_int_ready" was covered in 5 cycles in 0.00 s.
INFO (IPF047): 0.0.Ht: The cover property "top.p_sel.i_port_select.c_ig_sel_10" was covered in 5 cycles in 0.00 s.
0.0.Ht: A trace with 5 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Ht: The cover property "top.ing3.i_ingress.c_ready" was covered in 5 cycles in 0.01 s.
INFO (IPF047): 0.0.Ht: The cover property "top.arb.i_arbiter.c_gnt3" was covered in 5 cycles in 0.01 s.
INFO (IPF047): 0.0.Ht: The cover property "top.p_sel.i_port_select.a_int_size_select_11:precondition1" was covered in 5 cycles in 0.01 s.
INFO (IPF047): 0.0.Ht: The cover property "top.ing3.i_ingress.c_int_ready" was covered in 5 cycles in 0.01 s.
INFO (IPF047): 0.0.Ht: The cover property "top.p_sel.i_port_select.c_ig_sel_11" was covered in 5 cycles in 0.01 s.
0.0.Ht: A trace with 5 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Ht: The cover property "top.eg.i_egress.c_eg_valid" was covered in 5 cycles in 0.01 s.
INFO (IPF047): 0.0.Ht: The cover property "top.arb.i_arbiter.c_gnt0" was covered in 5 cycles in 0.01 s.
INFO (IPF047): 0.0.Ht: The cover property "top.props_i.cov_eg_valid_odd" was covered in 5 cycles in 0.01 s.
INFO (IPF047): 0.0.Ht: The cover property "top.props_i.cov_eg_state_ADDR" was covered in 5 cycles in 0.01 s.
0.0.B: Trace Attempt  5	[0.01 s]
0.0.Ht: Trace Attempt  6	[0.01 s]
0.0.Ht: A trace with 6 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Ht: The cover property "top.ing1.i_ingress.c_int_valid" was covered in 6 cycles in 0.01 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 6 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Ht: The cover property "top.ing2.i_ingress.c_int_valid" was covered in 6 cycles in 0.01 s.
0.0.B: Stopped processing property "top.ing1.i_ingress.c_int_valid"	[0.01 s].
0.0.B: Starting proof for property "top.ing3.i_ingress.c_int_valid"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  4	[0.00 s]
0.0.B: Trace Attempt  5	[0.01 s]
0.0.N: Stopped processing property "top.ing1.i_ingress.c_int_valid"	[0.01 s].
0.0.N: Starting proof for property "top.ing3.i_ingress.c_int_valid"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  6	[0.01 s]
0.0.N: A trace with 6 cycles was found. [0.01 s]
INFO (IPF047): 0.0.N: The cover property "top.ing3.i_ingress.c_int_valid" was covered in 6 cycles in 0.00 s.
0.0.N: Stopped processing property "top.ing3.i_ingress.c_int_valid"	[0.00 s].
0.0.Hp: Lemmas used(2): ?5
0.0.Hp: A proof was found: No trace exists. [0.07 s]
INFO (IPF057): 0.0.Hp: The property "top.brdg.i_bridge.a_fifo_no_underflow" was proven in 0.08 s.
0.0.Hp: A proof was found: No trace exists. [0.07 s]
INFO (IPF057): 0.0.Hp: The property "top.arb.i_arbiter.a_grant_is_onehot0" was proven in 0.08 s.
0.0.Ht: A trace with 6 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Ht: The cover property "top.eg.i_egress.a_wvalid_2cycle:precondition1" was covered in 6 cycles in 0.01 s.
INFO (IPF047): 0.0.Ht: The cover property "top.props_i.cov_eg_valid_even" was covered in 6 cycles in 0.01 s.
INFO (IPF047): 0.0.Ht: The cover property "top.props_i.cov_eg_state_DATA" was covered in 6 cycles in 0.01 s.
0.0.Ht: Trace Attempt  7	[0.01 s]
0.0.N: Starting proof for property "top.eg.i_egress.a_wvalid_2cycle"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.B: Stopped processing property "top.ing3.i_ingress.c_int_valid"	[0.00 s].
0.0.B: Starting proof for property "top.eg.i_egress.a_wvalid_2cycle"	[0.00 s].
0.0.N: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.N: The property "top.eg.i_egress.a_wvalid_2cycle" was proven in 0.02 s.
0.0.N: Stopped processing property "top.eg.i_egress.a_wvalid_2cycle"	[0.02 s].
0.0.N: Starting proof for property "top.brdg.i_bridge.a_fifo_no_overflow:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.B: Stopped processing property "top.eg.i_egress.a_wvalid_2cycle"	[0.02 s].
0.0.B: Starting proof for property "top.brdg.i_bridge.a_fifo_no_overflow:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  4	[0.00 s]
0.0.B: Trace Attempt  5	[0.01 s]
0.0.Hp: Lemmas used(3): ?8
0.0.Hp: A proof was found: No trace exists. [0.11 s]
INFO (IPF057): 0.0.Hp: The property "top.arb.i_arbiter.a_grant_is_one_cycle" was proven in 0.11 s.
0.0.N: Trace Attempt  1	[0.02 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  5	[0.03 s]
0.0.B: Trace Attempt 17	[0.06 s]
0.0.B: A trace with 17 cycles was found. [0.07 s]
INFO (IPF047): 0.0.B: The cover property "top.brdg.i_bridge.a_fifo_no_overflow:precondition1" was covered in 17 cycles in 0.07 s.
INFO (IPF047): 0.0.B: The cover property "top.props_i.cov_fifo_8" was covered in 10 cycles in 0.07 s by the incidental trace "top.brdg.i_bridge.a_fifo_no_overflow:precondition1".
0.0.B: Stopped processing property "top.brdg.i_bridge.a_fifo_no_overflow:precondition1"	[0.07 s].
0.0.B: Last scan. Per property time limit: 0s
0.0.B: Starting proof for property "top.props_i.ast_output_count"	[0.00 s].
0.0.N: Stopped processing property "top.brdg.i_bridge.a_fifo_no_overflow:precondition1"	[0.07 s].
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "top.props_i.ast_output_count"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.B: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.B: Trace Attempt  5	[0.01 s]
0.0.Hp: Trace Attempt  2	[0.26 s]
0.0.Hp: Trace Attempt  3	[0.26 s]
0.0.Hp: Trace Attempt  4	[0.26 s]
0.0.Hp: Trace Attempt  5	[0.26 s]
0: ProofGrid usable level: 1
0.0.N: Trace Attempt  1	[1.67 s]
0.0.N: Trace Attempt  2	[1.67 s]
0.0.N: Trace Attempt  3	[1.68 s]
0.0.N: Trace Attempt  5	[1.69 s]
INFO (IIM002): *** Stopping all proof jobs ***
INFO (IPF144): 0: Initiating shutdown of proof [3.71 s]
0.0.Ht: Interrupted (multi)
0.0.Hp: Interrupted (multi)
0.0.Hp: Trace Attempt 16	[3.21 s]
0.0.Hp: Interrupted. [3.71 s]
0.0.Ht: Trace Attempt 16	[2.67 s]
0.0.Ht: Interrupted. [3.65 s]
0.0.Ht: Exited with Success (@ 3.71 s)
0.0.Hp: Exited with Success (@ 3.72 s)
0.0.N: Stopped processing property "top.props_i.ast_output_count"	[3.54 s].
0.0.N: Trace Attempt  9	[2.41 s]
0.0.N: Interrupted. [3.54 s]
0.0.B: Stopped processing property "top.props_i.ast_output_count"	[3.54 s].
0.0.B: Trace Attempt 16	[2.35 s]
0.0.B: Interrupted. [3.55 s]
0.0.N: Exited with Success (@ 3.72 s)
0.0.B: Exited with Success (@ 3.72 s)
0: ProofGrid usable level: 0
0: --------------------------------------------------------------
ProofGrid Summary (utilization 98.47 %)
--------------------------------------------------------------
     engines started                               :     4
     engine jobs started                           :     4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.06        3.72        0.00       98.50 %
     Hp        0.05        3.71        0.00       98.62 %
     Ht        0.06        3.65        0.00       98.36 %
      B        0.06        3.66        0.00       98.39 %
    all        0.06        3.68        0.00       98.47 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               0.23       14.74        0.00

    Data read    : 55.01 kiB
    Data written : 8.45 kiB

0: All pending notifications were processed.
INFO (IPM007): "prove" command stopped.

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 85
                 assertions                   : 11
                  - proven                    : 10 (90.9091%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 1 (9.09091%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 74
                  - unreachable               : 5 (6.75676%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 69 (93.2432%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % source run.tcl
INFO (IPF121): Cleared environment completely for new design analysis.
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message WCD032".
[-- (VERI-1482)] Analyzing Verilog file 'source/design/bridge.v'
[-- (VERI-1482)] Analyzing Verilog file 'source/design/top.v'
[-- (VERI-1482)] Analyzing Verilog file 'source/design/egress.v'
[-- (VERI-1482)] Analyzing Verilog file 'source/design/arbiter.v'
[-- (VERI-1482)] Analyzing Verilog file 'source/design/port_select.v'
[-- (VERI-1482)] Analyzing Verilog file 'source/design/ingress.v'
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message WCD032".
[-- (VERI-1482)] Analyzing Verilog file '/home/raid7_4/raid1_1/linux/cadence2012/JASPER/jasper_2021.03/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'source/properties/v_port_select.sva'
[-- (VERI-1482)] Analyzing Verilog file 'source/properties/v_ingress.sva'
[-- (VERI-1482)] Analyzing Verilog file 'source/properties/v_egress.sva'
[-- (VERI-1482)] Analyzing Verilog file 'source/properties/v_bridge.sva'
[-- (VERI-1482)] Analyzing Verilog file 'source/properties/v_arbiter.sva'
[-- (VERI-1482)] Analyzing Verilog file 'source/properties/bindings.sva'
[-- (VERI-1482)] Analyzing Verilog file 'props.sva'
[WARN (VERI-1763)] props.sva(34): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] props.sva(37): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] props.sva(38): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] props.sva(39): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] props.sva(40): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] props.sva(43): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] props.sva(44): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] props.sva(48): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] props.sva(49): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
INFO (ISW003): Top module name is "top".
[INFO (HIER-8002)] source/design/top.v(321): Disabling old hierarchical reference handler
[INFO (VERI-1018)] source/properties/v_ingress.sva(1): compiling module 'v_ingress'
[INFO (VERI-1018)] source/design/ingress.v(27): compiling module 'ingress'
[INFO (VERI-1018)] source/properties/v_egress.sva(1): compiling module 'v_egress'
[INFO (VERI-1018)] source/properties/v_bridge.sva(1): compiling module 'v_bridge'
[INFO (VERI-1018)] source/properties/v_arbiter.sva(1): compiling module 'v_arbiter'
[WARN (VERI-9060)] source/properties/v_arbiter.sva(57): To extract covergroup from the design, use switch "-extract_covergroup" with the elaborate command. For more information on supported constructs of covergroup, refer to the appendix "Covergroup Support" in the Command Reference Manual.
[INFO (VERI-1018)] source/design/arbiter.v(29): compiling module 'arbiter'
[INFO (VERI-1018)] source/properties/v_port_select.sva(1): compiling module 'v_port_select'
[INFO (VERI-1018)] source/design/port_select.v(27): compiling module 'port_select'
[INFO (VERI-1018)] source/design/top.v(28): compiling module 'top'
[INFO (VERI-1018)] source/design/egress.v(31): compiling module 'egress'
[INFO (VERI-1018)] source/design/bridge.v(54): compiling module 'bridge'
[INFO (VERI-1018)] props.sva(1): compiling module 'props'
[WARN (VERI-1209)] props.sva(21): expression size 32 truncated to fit in target size 7
[WARN (VERI-1209)] props.sva(23): expression size 32 truncated to fit in target size 7
[WARN (VERI-1209)] props.sva(24): expression size 32 truncated to fit in target size 7
[WARN (VERI-1209)] props.sva(25): expression size 32 truncated to fit in target size 7
[WARN (VERI-1209)] props.sva(28): expression size 32 truncated to fit in target size 7
[WARN (VERI-1763)] props.sva(46): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] props.sva(47): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          13 (1 packages)
  Single run mode                         On
  Pipeline                                On (12 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      13 (13 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rstN".
no_read_3
[<embedded>] % include /home/raid7_1/userd/d10013/lab3/rak_jaspergold_fpv/verilog_sva/run.tcl
%% # Clear the environment
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% # Analyze design files
%% analyze -verilog [glob source/design/*.v]
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message WCD032".
[-- (VERI-1482)] Analyzing Verilog file 'source/design/bridge.v'
[-- (VERI-1482)] Analyzing Verilog file 'source/design/top.v'
[-- (VERI-1482)] Analyzing Verilog file 'source/design/egress.v'
[-- (VERI-1482)] Analyzing Verilog file 'source/design/arbiter.v'
[-- (VERI-1482)] Analyzing Verilog file 'source/design/port_select.v'
[-- (VERI-1482)] Analyzing Verilog file 'source/design/ingress.v'
%% analyze -sv [glob source/properties/*.sva]
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message WCD032".
[-- (VERI-1482)] Analyzing Verilog file '/home/raid7_4/raid1_1/linux/cadence2012/JASPER/jasper_2021.03/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'source/properties/v_port_select.sva'
[-- (VERI-1482)] Analyzing Verilog file 'source/properties/v_ingress.sva'
[-- (VERI-1482)] Analyzing Verilog file 'source/properties/v_egress.sva'
[-- (VERI-1482)] Analyzing Verilog file 'source/properties/v_bridge.sva'
[-- (VERI-1482)] Analyzing Verilog file 'source/properties/v_arbiter.sva'
[-- (VERI-1482)] Analyzing Verilog file 'source/properties/bindings.sva'
%% # Analyze SVA file
%% analyze -sv props.sva
[-- (VERI-1482)] Analyzing Verilog file 'props.sva'
[WARN (VERI-1763)] props.sva(34): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] props.sva(37): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] props.sva(38): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] props.sva(39): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] props.sva(40): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] props.sva(43): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] props.sva(44): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] props.sva(48): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] props.sva(49): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
%% # Elaborate design and properties
%% elaborate -top top
INFO (ISW003): Top module name is "top".
[INFO (HIER-8002)] source/design/top.v(321): Disabling old hierarchical reference handler
[INFO (VERI-1018)] source/properties/v_ingress.sva(1): compiling module 'v_ingress'
[INFO (VERI-1018)] source/design/ingress.v(27): compiling module 'ingress'
[INFO (VERI-1018)] source/properties/v_egress.sva(1): compiling module 'v_egress'
[INFO (VERI-1018)] source/properties/v_bridge.sva(1): compiling module 'v_bridge'
[INFO (VERI-1018)] source/properties/v_arbiter.sva(1): compiling module 'v_arbiter'
[WARN (VERI-9060)] source/properties/v_arbiter.sva(57): To extract covergroup from the design, use switch "-extract_covergroup" with the elaborate command. For more information on supported constructs of covergroup, refer to the appendix "Covergroup Support" in the Command Reference Manual.
[INFO (VERI-1018)] source/design/arbiter.v(29): compiling module 'arbiter'
[INFO (VERI-1018)] source/properties/v_port_select.sva(1): compiling module 'v_port_select'
[INFO (VERI-1018)] source/design/port_select.v(27): compiling module 'port_select'
[INFO (VERI-1018)] source/design/top.v(28): compiling module 'top'
[INFO (VERI-1018)] source/design/egress.v(31): compiling module 'egress'
[INFO (VERI-1018)] source/design/bridge.v(54): compiling module 'bridge'
[INFO (VERI-1018)] props.sva(1): compiling module 'props'
[WARN (VERI-1209)] props.sva(21): expression size 32 truncated to fit in target size 7
[WARN (VERI-1209)] props.sva(23): expression size 32 truncated to fit in target size 7
[WARN (VERI-1209)] props.sva(24): expression size 32 truncated to fit in target size 7
[WARN (VERI-1209)] props.sva(25): expression size 32 truncated to fit in target size 7
[WARN (VERI-1209)] props.sva(28): expression size 32 truncated to fit in target size 7
[WARN (VERI-1763)] props.sva(46): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] props.sva(47): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          13 (1 packages)
  Single run mode                         On
  Pipeline                                On (12 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      13 (13 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
top
%% # Set up Clocks and Resets
%% clock clk
%% reset ~rstN
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rstN".
%% 
%% # Disable reads
%% assume -name no_read_0 {valid0 |-> wr_rd0}
no_read_0
%% assume -name no_read_1 {valid1 |-> wr_rd1}
no_read_1
%% assume -name no_read_2 {valid2 |-> wr_rd2}
no_read_2
%% assume -name no_read_3 {valid3 |-> wr_rd3}
no_read_3
no_read_3
[<embedded>] % source run.tcl
INFO (IPF121): Cleared environment completely for new design analysis.
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message WCD032".
[-- (VERI-1482)] Analyzing Verilog file 'source/design/bridge.v'
[-- (VERI-1482)] Analyzing Verilog file 'source/design/top.v'
[-- (VERI-1482)] Analyzing Verilog file 'source/design/egress.v'
[-- (VERI-1482)] Analyzing Verilog file 'source/design/arbiter.v'
[-- (VERI-1482)] Analyzing Verilog file 'source/design/port_select.v'
[-- (VERI-1482)] Analyzing Verilog file 'source/design/ingress.v'
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message WCD032".
[-- (VERI-1482)] Analyzing Verilog file '/home/raid7_4/raid1_1/linux/cadence2012/JASPER/jasper_2021.03/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'source/properties/v_port_select.sva'
[-- (VERI-1482)] Analyzing Verilog file 'source/properties/v_ingress.sva'
[-- (VERI-1482)] Analyzing Verilog file 'source/properties/v_egress.sva'
[-- (VERI-1482)] Analyzing Verilog file 'source/properties/v_bridge.sva'
[-- (VERI-1482)] Analyzing Verilog file 'source/properties/v_arbiter.sva'
[-- (VERI-1482)] Analyzing Verilog file 'source/properties/bindings.sva'
[-- (VERI-1482)] Analyzing Verilog file 'props.sva'
[WARN (VERI-1763)] props.sva(34): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] props.sva(37): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] props.sva(38): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] props.sva(39): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] props.sva(40): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] props.sva(43): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] props.sva(44): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] props.sva(48): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] props.sva(49): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
INFO (ISW003): Top module name is "top".
[INFO (HIER-8002)] source/design/top.v(321): Disabling old hierarchical reference handler
[INFO (VERI-1018)] source/properties/v_ingress.sva(1): compiling module 'v_ingress'
[INFO (VERI-1018)] source/design/ingress.v(27): compiling module 'ingress'
[INFO (VERI-1018)] source/properties/v_egress.sva(1): compiling module 'v_egress'
[INFO (VERI-1018)] source/properties/v_bridge.sva(1): compiling module 'v_bridge'
[INFO (VERI-1018)] source/properties/v_arbiter.sva(1): compiling module 'v_arbiter'
[WARN (VERI-9060)] source/properties/v_arbiter.sva(57): To extract covergroup from the design, use switch "-extract_covergroup" with the elaborate command. For more information on supported constructs of covergroup, refer to the appendix "Covergroup Support" in the Command Reference Manual.
[INFO (VERI-1018)] source/design/arbiter.v(29): compiling module 'arbiter'
[INFO (VERI-1018)] source/properties/v_port_select.sva(1): compiling module 'v_port_select'
[INFO (VERI-1018)] source/design/port_select.v(27): compiling module 'port_select'
[INFO (VERI-1018)] source/design/top.v(28): compiling module 'top'
[INFO (VERI-1018)] source/design/egress.v(31): compiling module 'egress'
[INFO (VERI-1018)] source/design/bridge.v(54): compiling module 'bridge'
[INFO (VERI-1018)] props.sva(1): compiling module 'props'
[WARN (VERI-1209)] props.sva(21): expression size 32 truncated to fit in target size 7
[WARN (VERI-1209)] props.sva(23): expression size 32 truncated to fit in target size 7
[WARN (VERI-1209)] props.sva(24): expression size 32 truncated to fit in target size 7
[WARN (VERI-1209)] props.sva(25): expression size 32 truncated to fit in target size 7
[WARN (VERI-1209)] props.sva(28): expression size 32 truncated to fit in target size 7
[WARN (VERI-1763)] props.sva(46): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] props.sva(47): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          13 (1 packages)
  Single run mode                         On
  Pipeline                                On (12 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      13 (13 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rstN".
no_read_3
[<embedded>] % prove -all -time_limit 3m
INFO (IPF036): Starting proof on task: "<embedded>", 85 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 822 of 958 design flops, 0 of 0 design latches, 84 of 84 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on (auto)
    time_limit                    = 180s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.003s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.N: Proof Simplification Iteration 2	[1.05 s]
0.0.N: Proof Simplification Iteration 3	[1.05 s]
0.0.N: Proof Simplification Iteration 4	[1.06 s]
0.0.N: Proof Simplification Iteration 5	[1.06 s]
0.0.N: Proof Simplification Iteration 6	[1.06 s]
0.0.N: Proof Simplification Iteration 7	[1.06 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 0.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "top.ing0.i_ingress.c_int_read_done" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "top.ing1.i_ingress.c_int_read_done" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "top.ing2.i_ingress.c_int_read_done" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "top.ing3.i_ingress.c_int_read_done" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "top.brdg.i_bridge.a_fifo_no_overflow" was proven in 0.00 s.
0.0.PRE: Proof Simplification completed in 1.07 s
0.0.N: Identified and disabled 29 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 51
0: ProofGrid is starting event handling
0.0.N: Proofgrid shell started at 55913@cad29(local) jg_36819_cad29_9
0.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "top.ing0.i_ingress.c_rd_ready" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.ing0.i_ingress.c_write" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.ing0.i_ingress.c_valid" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.ing1.i_ingress.c_write" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.ing1.i_ingress.c_valid" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.ing2.i_ingress.c_write" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.ing2.i_ingress.c_valid" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.ing3.i_ingress.c_write" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.ing3.i_ingress.c_valid" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.ing0.i_ingress.c_ready" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.ing0.i_ingress.c_int_ready" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.ing1.i_ingress.c_rd_ready" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.ing2.i_ingress.c_rd_ready" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.ing3.i_ingress.c_rd_ready" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.brdg.i_bridge.a_fifo_no_underflow:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.brdg.i_bridge.c_int_ready" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.arb.i_arbiter.c_int_ready" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.p_sel.i_port_select.a_int_size_select_00:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.p_sel.i_port_select.c_ig_sel_00" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.props_i.ast_output_count:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.arb.i_arbiter.c_req0" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.props_i.asm_size0:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.arb.i_arbiter.c_req1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.props_i.asm_size1:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.arb.i_arbiter.c_req2" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.props_i.asm_size2:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.arb.i_arbiter.c_req3" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.props_i.asm_size3:precondition1" was covered in 1 cycles in 0.00 s.
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "top.ing0.i_ingress.c_read"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "top.ing0.i_ingress.c_read" was covered in 1 cycles in 0.00 s.
0.0.N: Stopped processing property "top.ing0.i_ingress.c_read"	[0.00 s].
0.0.N: Starting proof for property "top.ing0.i_ingress.c_int_valid"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.Hp: Proofgrid shell started at 55914@cad29(local) jg_36819_cad29_9
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "top.ing0.i_ingress.c_int_valid" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.brdg.i_bridge.c_int_valid" was covered in 2 cycles in 0.00 s by the incidental trace "top.ing0.i_ingress.c_int_valid".
INFO (IPF047): 0.0.N: The cover property "top.arb.i_arbiter.c_trans_started" was covered in 2 cycles in 0.00 s by the incidental trace "top.ing0.i_ingress.c_int_valid".
INFO (IPF047): 0.0.N: The cover property "top.arb.i_arbiter.c_int_valid" was covered in 2 cycles in 0.00 s by the incidental trace "top.ing0.i_ingress.c_int_valid".
0.0.N: Stopped processing property "top.ing0.i_ingress.c_int_valid"	[0.00 s].
0.0.N: Starting proof for property "top.ing1.i_ingress.c_read"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "top.ing1.i_ingress.c_read" was covered in 1 cycles in 0.00 s.
0.0.N: Stopped processing property "top.ing1.i_ingress.c_read"	[0.00 s].
0.0.N: Starting proof for property "top.ing1.i_ingress.c_ready"	[0.00 s].
0.0.N: Starting proof for property "top.ing1.i_ingress.c_int_ready"	[0.00 s].
0.0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.Hp: Lemmas used(1): ?5
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "top.p_sel.i_port_select.a_int_ready_onehot0" was proven in 0.00 s.
0.0.Hp: Lemmas used(1): ?5
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "top.p_sel.i_port_select.a_int_size_select_00" was proven in 0.00 s.
0.0.Hp: Lemmas used(1): ?5
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "top.p_sel.i_port_select.a_int_size_select_01" was proven in 0.00 s.
0.0.N: Trace Attempt  5	[0.01 s]
0.0.Hp: Lemmas used(1): ?5
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "top.p_sel.i_port_select.a_int_size_select_10" was proven in 0.00 s.
0.0.Hp: Lemmas used(1): ?5
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "top.p_sel.i_port_select.a_int_size_select_11" was proven in 0.00 s.
0.0.Hp: Lemmas used(1): ?5
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF051): 0.0.Hp: The cover property "top.props_i.cov_fifo_16" was proven unreachable in 0.00 s.
0.0.Hp: Trace Attempt  1	[0.01 s]
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "top.ing2.i_ingress.c_read" was covered in 1 cycles in 0.01 s.
INFO (IPF047): 0.0.Hp: The cover property "top.eg.i_egress.c_eg_ready" was covered in 1 cycles in 0.01 s.
INFO (IPF047): 0.0.Hp: The cover property "top.eg.i_egress.c_int_datardy" was covered in 1 cycles in 0.01 s.
INFO (IPF047): 0.0.Hp: The cover property "top.brdg.i_bridge.c_int_datardy" was covered in 1 cycles in 0.01 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: A trace with 5 cycles was found. [0.01 s]
INFO (IPF047): 0.0.N: The cover property "top.ing1.i_ingress.c_ready" was covered in 5 cycles in 0.01 s.
INFO (IPF047): 0.0.N: The cover property "top.ing3.i_ingress.c_read" was covered in 1 cycles in 0.01 s by the incidental trace "top.ing1.i_ingress.c_ready".
INFO (IPF047): 0.0.N: The cover property "top.arb.i_arbiter.a_grant_is_one_cycle:precondition1" was covered in 5 cycles in 0.01 s by the incidental trace "top.ing1.i_ingress.c_ready".
INFO (IPF047): 0.0.N: The cover property "top.arb.i_arbiter.c_gnt1" was covered in 5 cycles in 0.01 s by the incidental trace "top.ing1.i_ingress.c_ready".
INFO (IPF047): 0.0.N: The cover property "top.p_sel.i_port_select.a_int_size_select_01:precondition1" was covered in 5 cycles in 0.01 s by the incidental trace "top.ing1.i_ingress.c_ready".
INFO (IPF047): 0.0.N: The cover property "top.ing1.i_ingress.c_int_ready" was covered in 5 cycles in 0.01 s.
INFO (IPF047): 0.0.N: The cover property "top.p_sel.i_port_select.c_ig_sel_01" was covered in 5 cycles in 0.01 s by the incidental trace "top.ing1.i_ingress.c_ready".
0.0.N: Stopped processing property "top.ing1.i_ingress.c_ready"	[0.01 s].
0.0.N: Stopped processing property "top.ing1.i_ingress.c_int_ready"	[0.01 s].
0.0.N: Starting proof for property "top.ing1.i_ingress.c_int_valid"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  6	[0.01 s]
0.0.N: A trace with 6 cycles was found. [0.01 s]
INFO (IPF047): 0.0.N: The cover property "top.ing1.i_ingress.c_int_valid" was covered in 6 cycles in 0.00 s.
0.0.N: Stopped processing property "top.ing1.i_ingress.c_int_valid"	[0.00 s].
0.0.N: Starting proof for property "top.ing2.i_ingress.c_ready"	[0.00 s].
0.0.N: Starting proof for property "top.ing2.i_ingress.c_int_ready"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: A trace with 5 cycles was found. [0.01 s]
INFO (IPF047): 0.0.N: The cover property "top.ing2.i_ingress.c_ready" was covered in 5 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.arb.i_arbiter.c_gnt2" was covered in 5 cycles in 0.00 s by the incidental trace "top.ing2.i_ingress.c_ready".
INFO (IPF047): 0.0.N: The cover property "top.p_sel.i_port_select.a_int_size_select_10:precondition1" was covered in 5 cycles in 0.00 s by the incidental trace "top.ing2.i_ingress.c_ready".
INFO (IPF047): 0.0.N: The cover property "top.ing2.i_ingress.c_int_ready" was covered in 5 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "top.p_sel.i_port_select.c_ig_sel_10" was covered in 5 cycles in 0.00 s by the incidental trace "top.ing2.i_ingress.c_ready".
0.0.N: Stopped processing property "top.ing2.i_ingress.c_ready"	[0.01 s].
0.0.N: Stopped processing property "top.ing2.i_ingress.c_int_ready"	[0.01 s].
0.0.N: Starting proof for property "top.ing2.i_ingress.c_int_valid"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.Hp: Lemmas used(2): ?5
0.0.Hp: A proof was found: No trace exists. [0.08 s]
INFO (IPF057): 0.0.Hp: The property "top.brdg.i_bridge.a_fifo_no_underflow" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.08 s]
INFO (IPF057): 0.0.Hp: The property "top.arb.i_arbiter.a_grant_is_onehot0" was proven in 0.03 s.
0.0.Hp: Trace Attempt  2	[0.08 s]
0.0.N: Trace Attempt  6	[0.01 s]
0.0.N: A trace with 6 cycles was found. [0.02 s]
INFO (IPF047): 0.0.N: The cover property "top.ing2.i_ingress.c_int_valid" was covered in 6 cycles in 0.02 s.
0.0.N: Stopped processing property "top.ing2.i_ingress.c_int_valid"	[0.02 s].
0.0.N: Starting proof for property "top.ing3.i_ingress.c_ready"	[0.00 s].
0.0.N: Starting proof for property "top.ing3.i_ingress.c_int_ready"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: A trace with 5 cycles was found. [0.01 s]
INFO (IPF047): 0.0.N: The cover property "top.ing3.i_ingress.c_ready" was covered in 5 cycles in 0.01 s.
INFO (IPF047): 0.0.N: The cover property "top.arb.i_arbiter.c_gnt3" was covered in 5 cycles in 0.01 s by the incidental trace "top.ing3.i_ingress.c_ready".
INFO (IPF047): 0.0.N: The cover property "top.p_sel.i_port_select.a_int_size_select_11:precondition1" was covered in 5 cycles in 0.01 s by the incidental trace "top.ing3.i_ingress.c_ready".
INFO (IPF047): 0.0.N: The cover property "top.ing3.i_ingress.c_int_ready" was covered in 5 cycles in 0.01 s.
INFO (IPF047): 0.0.N: The cover property "top.p_sel.i_port_select.c_ig_sel_11" was covered in 5 cycles in 0.01 s by the incidental trace "top.ing3.i_ingress.c_ready".
0.0.N: Stopped processing property "top.ing3.i_ingress.c_ready"	[0.01 s].
0.0.N: Stopped processing property "top.ing3.i_ingress.c_int_ready"	[0.01 s].
0.0.N: Starting proof for property "top.ing3.i_ingress.c_int_valid"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  6	[0.01 s]
0.0.N: A trace with 6 cycles was found. [0.01 s]
INFO (IPF047): 0.0.N: The cover property "top.ing3.i_ingress.c_int_valid" was covered in 6 cycles in 0.01 s.
0.0.N: Stopped processing property "top.ing3.i_ingress.c_int_valid"	[0.01 s].
0.0.N: Starting proof for property "top.eg.i_egress.a_wvalid_2cycle"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.Hp: Lemmas used(3): ?7
0.0.Hp: A proof was found: No trace exists. [0.15 s]
INFO (IPF057): 0.0.Hp: The property "top.arb.i_arbiter.a_grant_is_one_cycle" was proven in 0.10 s.
0.0.Hp: Trace Attempt  3	[0.15 s]
0.0.Hp: Trace Attempt  4	[0.23 s]
0.0.Hp: A trace with 4 cycles was found. [0.23 s]
INFO (IPF047): 0.0.Hp: The cover property "top.eg.i_egress.c_int_datavalid" was covered in 4 cycles in 0.19 s.
INFO (IPF047): 0.0.Hp: The cover property "top.brdg.i_bridge.c_int_datavalid" was covered in 4 cycles in 0.19 s.
0.0.Ht: Proofgrid shell started at 55927@cad29(local) jg_36819_cad29_9
0.0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: Trace Attempt  1	[0.00 s]
0.0.Ht: Trace Attempt  2	[0.00 s]
0.0.Ht: Trace Attempt  3	[0.00 s]
0.0.Ht: Trace Attempt  4	[0.00 s]
0.0.Ht: Trace Attempt  5	[0.00 s]
0.0.Ht: A trace with 5 cycles was found. [0.00 s]
INFO (IPF047): 0.0.Ht: The cover property "top.eg.i_egress.c_eg_valid" was covered in 5 cycles in 0.00 s.
INFO (IPF047): 0.0.Ht: The cover property "top.arb.i_arbiter.c_gnt0" was covered in 5 cycles in 0.00 s.
INFO (IPF047): 0.0.Ht: The cover property "top.props_i.cov_eg_valid_odd" was covered in 5 cycles in 0.00 s.
INFO (IPF047): 0.0.Ht: The cover property "top.props_i.cov_eg_state_ADDR" was covered in 5 cycles in 0.00 s.
0.0.Ht: Trace Attempt  6	[0.01 s]
0.0.Ht: A trace with 6 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Ht: The cover property "top.eg.i_egress.a_wvalid_2cycle:precondition1" was covered in 6 cycles in 0.01 s.
0.0.Ht: A trace with 6 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Ht: The cover property "top.props_i.cov_eg_valid_even" was covered in 6 cycles in 0.01 s.
INFO (IPF047): 0.0.Ht: The cover property "top.props_i.cov_eg_state_DATA" was covered in 6 cycles in 0.01 s.
0.0.Ht: Trace Attempt  7	[0.01 s]
0.0.Ht: Trace Attempt 10	[0.04 s]
0.0.Ht: A trace with 10 cycles was found. [0.14 s]
INFO (IPF047): 0.0.Ht: The cover property "top.props_i.cov_fifo_8" was covered in 10 cycles in 0.15 s.
0.0.Ht: Trace Attempt 11	[0.15 s]
0: ProofGrid usable level: 3
0.0.Hp: Trace Attempt  5	[1.13 s]
0.0.N: Trace Attempt 10	[1.40 s]
0.0.N: Per property time limit expired (1.00 s) [1.40 s]
0.0.N: Stopped processing property "top.eg.i_egress.a_wvalid_2cycle"	[1.39 s].
0.0.N: Starting proof for property "top.brdg.i_bridge.a_fifo_no_overflow:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.02 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  5	[0.03 s]
0.0.N: Trace Attempt  9	[0.04 s]
0.0.N: Per property time limit expired (1.00 s) [1.57 s]
0.0.N: Stopped processing property "top.brdg.i_bridge.a_fifo_no_overflow:precondition1"	[1.57 s].
0.0.N: Starting proof for property "top.props_i.ast_output_count"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.B: Proofgrid shell started at 55934@cad29(local) jg_36819_cad29_9
0.0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.B: Starting proof for property "top.props_i.ast_output_count"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  4	[0.01 s]
0.0.B: Trace Attempt  5	[0.01 s]
0.0.B: Trace Attempt 14	[0.44 s]
0.0.B: Per property time limit expired (0.96 s) [0.96 s]
0.0.B: Stopped processing property "top.props_i.ast_output_count"	[0.97 s].
0.0.B: Next scan (1) will use per property time limit: 1s * 10 ^ 1 = 10s
0.0.B: Starting proof for property "top.eg.i_egress.a_wvalid_2cycle"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  4	[0.00 s]
0.0.B: Trace Attempt  5	[0.01 s]
0.0.N: Stopped processing property "top.props_i.ast_output_count"	[1.66 s].
0.0.N: Next scan (1) will use per property time limit: 1s * 10 ^ 1 = 10s
0.0.N: Starting proof for property "top.eg.i_egress.a_wvalid_2cycle"	[0.00 s].
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.N: The property "top.eg.i_egress.a_wvalid_2cycle" was proven in 0.02 s.
0.0.N: Stopped processing property "top.eg.i_egress.a_wvalid_2cycle"	[0.02 s].
0.0.N: Starting proof for property "top.brdg.i_bridge.a_fifo_no_overflow:precondition1"	[0.00 s].
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.02 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  5	[0.03 s]
0: ProofGrid usable level: 2
0.0.Ht: Trace Attempt 17	[5.63 s]
0.0.Ht: A trace with 17 cycles was found. [5.64 s]
INFO (IPF047): 0.0.Ht: The cover property "top.brdg.i_bridge.a_fifo_no_overflow:precondition1" was covered in 17 cycles in 5.64 s.
0.0.N: Stopped processing property "top.brdg.i_bridge.a_fifo_no_overflow:precondition1"	[1.46 s].
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "top.props_i.ast_output_count"	[0.00 s].
0.0.Hp: Trace Attempt 17	[6.22 s]
0.0.B: Stopped processing property "top.eg.i_egress.a_wvalid_2cycle"	[2.17 s].
0.0.B: Last scan. Per property time limit: 0s
0.0.B: Starting proof for property "top.props_i.ast_output_count"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  4	[0.00 s]
0.0.B: Trace Attempt  5	[0.01 s]
0: ProofGrid usable level: 1
0.0.N: Trace Attempt  1	[1.21 s]
0.0.N: Trace Attempt  2	[1.21 s]
0.0.N: Trace Attempt  3	[1.22 s]
0.0.N: Trace Attempt  5	[1.24 s]
0.0.Ht: Trace Attempt 18	[9.84 s]
0.0.B: Trace Attempt 18	[4.89 s]
0.0.Hp: Trace Attempt 18	[12.30 s]
0.0.N: Trace Attempt 11	[6.47 s]
0.0.Ht: Trace Attempt 19	[14.47 s]
0.0.Hp: Trace Attempt 19	[18.34 s]
0.0.B: Trace Attempt 20	[12.29 s]
0.0.N: Trace Attempt 12	[15.73 s]
0.0.Ht: Trace Attempt 20	[24.79 s]
0.0.B: Trace Attempt 21	[18.99 s]
0.0.N: Trace Attempt 13	[21.57 s]
0.0.Hp: Trace Attempt 20	[27.93 s]
0.0.Ht: Trace Attempt 21	[32.38 s]
0.0.B: Trace Attempt 22	[31.69 s]
0.0.Ht: Trace Attempt 22	[43.76 s]
0.0.Hp: Trace Attempt 22	[49.30 s]
0.0.B: Trace Attempt 23	[46.25 s]
0.0.N: Trace Attempt 14	[49.28 s]
0.0.Ht: Trace Attempt 23	[62.17 s]
0.0.Hp: Trace Attempt 23	[70.35 s]
0.0.B: Trace Attempt 24	[72.03 s]
0.0.Ht: Trace Attempt 24	[84.41 s]
0.0.Hp: Trace Attempt 24	[93.83 s]
0.0.N: Trace Attempt 15	[94.80 s]
0.0.B: Trace Attempt 25	[103.57 s]
0.0.Ht: Trace Attempt 25	[110.62 s]
0.0.Hp: Trace Attempt 25	[130.09 s]
0.0.Ht: Trace Attempt 26	[163.58 s]
INFO (IPF144): 0: Initiating shutdown of proof [180.00 s]
0.0.Hp: Time limit expired (180.00 s) [180.00 s]
0.0.Ht: Interrupted (multi)
0.0.Ht: Time limit expired (180.00 s) [179.69 s]
0.0.Ht: Exited with Success (@ 180.01 s)
0.0.Hp: Exited with Success (@ 180.01 s)
0.0.B: Stopped processing property "top.props_i.ast_output_count"	[173.75 s].
0.0.B: Time limit expired (180.00 s) [173.75 s]
0.0.B: Exited with Success (@ 180.01 s)
0.0.N: Stopped processing property "top.props_i.ast_output_count"	[173.88 s].
0.0.N: Time limit expired (180.00 s) [173.88 s]
0.0.N: Exited with Success (@ 180.12 s)
0: ProofGrid usable level: 0
0: --------------------------------------------------------------
ProofGrid Summary (utilization 99.04 %)
--------------------------------------------------------------
     engines started                               :     4
     engine jobs started                           :     4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        1.40      180.10        0.00       99.23 %
     Hp        1.21      180.00        0.00       99.33 %
     Ht        1.02      179.69        0.00       99.44 %
      B        3.32      176.89        0.00       98.16 %
    all        1.74      179.17        0.00       99.04 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               6.94      716.68        0.00

    Data read    : 77.49 kiB
    Data written : 10.32 kiB

0: All pending notifications were processed.
----------------------------------------
| INFO (ICD005): 0: The proof thread was terminated because of a time_limit expiration.
|     The current limit is 180 seconds.
|     Modify it with the "-time_limit" switch or "set_prove_time_limit" command.
----------------------------------------
INFO (IPF059): Completed proof on task: "<embedded>" for proof thread 0

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 85
                 assertions                   : 11
                  - proven                    : 10 (90.9091%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 1 (9.09091%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 74
                  - unreachable               : 5 (6.75676%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 69 (93.2432%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
time_limit
INFO (IPL005): Received request to exit from the console.
INFO (IPL014): Waiting for the Tcl-thread to exit.
INFO: Waiting for proof threads to stop...
INFO: Proof threads stopped.
INFO (IPL018): The peak resident set memory use for this session was 0.979 GB.
INFO (IPL015): The Tcl-thread exited with status 0.
INFO (IPL016): Exiting the analysis session with status 0.
