//
// Written by Synplify Pro 
// Product Version "O-2018.09-SP1"
// Program "Synplify Pro", Mapper "maprc, Build 4745R"
// Sat Jan 24 15:02:12 2026
//
// Source file index table:
// Object locations will have the form <file>:<line>
// file 0 "\/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/altera.v "
// file 1 "\/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/cycloneive.v "
// file 2 "\/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v "
// file 3 "\/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_lpm.v "
// file 4 "\/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_primitives.v "
// file 5 "\/vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/hypermods.v "
// file 6 "\/vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/umr_capim.v "
// file 7 "\/vol/synopsys/fpga/O-2018.09-SP1/lib/synip/hcei/zceistubs.v "
// file 8 "\/vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/scemi_objects.v "
// file 9 "\/vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/scemi_pipes.svh "
// file 10 "\/home/gel8580/CE387/HW/HW3/sv/fifo.sv "
// file 11 "\/home/gel8580/CE387/HW/HW3/sv/grayscale.sv "
// file 12 "\/home/gel8580/CE387/HW/HW3/sv/background_sub.sv "
// file 13 "\/home/gel8580/CE387/HW/HW3/sv/highlight.sv "
// file 14 "\/home/gel8580/CE387/HW/HW3/sv/motion_detect_top.sv "
// file 15 "\/vol/synopsys/fpga/O-2018.09-SP1/lib/nlconst.dat "

// VQM4.1+ 
module fifo_24s_32s_6s (
  base_din_c_0,
  base_din_c_1,
  base_din_c_2,
  base_din_c_3,
  base_din_c_4,
  base_din_c_5,
  base_din_c_6,
  base_din_c_7,
  base_din_c_8,
  base_din_c_9,
  base_din_c_10,
  base_din_c_11,
  base_din_c_12,
  base_din_c_13,
  base_din_c_14,
  base_din_c_15,
  base_din_c_16,
  base_din_c_17,
  base_din_c_18,
  base_din_c_19,
  base_din_c_20,
  base_din_c_21,
  base_din_c_22,
  base_din_c_23,
  base_fifo_dout_0,
  base_fifo_dout_1,
  base_fifo_dout_2,
  base_fifo_dout_3,
  base_fifo_dout_4,
  base_fifo_dout_5,
  base_fifo_dout_6,
  base_fifo_dout_7,
  base_fifo_dout_8,
  base_fifo_dout_9,
  base_fifo_dout_10,
  base_fifo_dout_11,
  base_fifo_dout_12,
  base_fifo_dout_13,
  base_fifo_dout_14,
  base_fifo_dout_15,
  base_fifo_dout_16,
  base_fifo_dout_17,
  base_fifo_dout_18,
  base_fifo_dout_19,
  base_fifo_dout_20,
  base_fifo_dout_21,
  base_fifo_dout_22,
  base_fifo_dout_23,
  base_wr_en_c,
  gs_1_0_0__g0_i_o4,
  full_1z,
  empty_1z,
  reset_c,
  clock_c
)
;
input base_din_c_0 ;
input base_din_c_1 ;
input base_din_c_2 ;
input base_din_c_3 ;
input base_din_c_4 ;
input base_din_c_5 ;
input base_din_c_6 ;
input base_din_c_7 ;
input base_din_c_8 ;
input base_din_c_9 ;
input base_din_c_10 ;
input base_din_c_11 ;
input base_din_c_12 ;
input base_din_c_13 ;
input base_din_c_14 ;
input base_din_c_15 ;
input base_din_c_16 ;
input base_din_c_17 ;
input base_din_c_18 ;
input base_din_c_19 ;
input base_din_c_20 ;
input base_din_c_21 ;
input base_din_c_22 ;
input base_din_c_23 ;
output base_fifo_dout_0 ;
output base_fifo_dout_1 ;
output base_fifo_dout_2 ;
output base_fifo_dout_3 ;
output base_fifo_dout_4 ;
output base_fifo_dout_5 ;
output base_fifo_dout_6 ;
output base_fifo_dout_7 ;
output base_fifo_dout_8 ;
output base_fifo_dout_9 ;
output base_fifo_dout_10 ;
output base_fifo_dout_11 ;
output base_fifo_dout_12 ;
output base_fifo_dout_13 ;
output base_fifo_dout_14 ;
output base_fifo_dout_15 ;
output base_fifo_dout_16 ;
output base_fifo_dout_17 ;
output base_fifo_dout_18 ;
output base_fifo_dout_19 ;
output base_fifo_dout_20 ;
output base_fifo_dout_21 ;
output base_fifo_dout_22 ;
output base_fifo_dout_23 ;
input base_wr_en_c ;
input gs_1_0_0__g0_i_o4 ;
output full_1z ;
output empty_1z ;
input reset_c ;
input clock_c ;
wire base_din_c_0 ;
wire base_din_c_1 ;
wire base_din_c_2 ;
wire base_din_c_3 ;
wire base_din_c_4 ;
wire base_din_c_5 ;
wire base_din_c_6 ;
wire base_din_c_7 ;
wire base_din_c_8 ;
wire base_din_c_9 ;
wire base_din_c_10 ;
wire base_din_c_11 ;
wire base_din_c_12 ;
wire base_din_c_13 ;
wire base_din_c_14 ;
wire base_din_c_15 ;
wire base_din_c_16 ;
wire base_din_c_17 ;
wire base_din_c_18 ;
wire base_din_c_19 ;
wire base_din_c_20 ;
wire base_din_c_21 ;
wire base_din_c_22 ;
wire base_din_c_23 ;
wire base_fifo_dout_0 ;
wire base_fifo_dout_1 ;
wire base_fifo_dout_2 ;
wire base_fifo_dout_3 ;
wire base_fifo_dout_4 ;
wire base_fifo_dout_5 ;
wire base_fifo_dout_6 ;
wire base_fifo_dout_7 ;
wire base_fifo_dout_8 ;
wire base_fifo_dout_9 ;
wire base_fifo_dout_10 ;
wire base_fifo_dout_11 ;
wire base_fifo_dout_12 ;
wire base_fifo_dout_13 ;
wire base_fifo_dout_14 ;
wire base_fifo_dout_15 ;
wire base_fifo_dout_16 ;
wire base_fifo_dout_17 ;
wire base_fifo_dout_18 ;
wire base_fifo_dout_19 ;
wire base_fifo_dout_20 ;
wire base_fifo_dout_21 ;
wire base_fifo_dout_22 ;
wire base_fifo_dout_23 ;
wire base_wr_en_c ;
wire gs_1_0_0__g0_i_o4 ;
wire full_1z ;
wire empty_1z ;
wire reset_c ;
wire clock_c ;
wire [5:0] rd_addr;
wire [5:0] wr_addr;
wire [23:0] q_a;
wire un10_rd_addr_t_sum5_0_g0 ;
wire un10_rd_addr_t_sum4 ;
wire un10_rd_addr_t_sum3 ;
wire un10_rd_addr_t_sum2 ;
wire un10_rd_addr_t_sum1 ;
wire un10_rd_addr_t_axb0 ;
wire un8_wr_addr_t_sum5_0_g0 ;
wire un8_wr_addr_t_sum4_0_g0 ;
wire un8_wr_addr_t_sum3_0_g0 ;
wire un8_wr_addr_t_sum2_0_g0 ;
wire un8_wr_addr_t_sum1_0_g0 ;
wire un8_wr_addr_t_axb0_0_g0_x ;
wire un1_empty_NE_i_0_g0 ;
wire un1_empty_a_4_add0 ;
wire un1_empty_a_4_carry_0 ;
wire un1_empty_a_4_add1 ;
wire un1_empty_a_4_carry_1 ;
wire un1_empty_a_4_add2 ;
wire un1_empty_a_4_carry_2 ;
wire un1_empty_a_4_add3 ;
wire un1_empty_a_4_carry_3 ;
wire un1_empty_a_4_add4 ;
wire un1_empty_a_4_carry_4 ;
wire un1_empty_a_4_add5 ;
wire un1_empty_NE_i_0_g0_1 ;
wire un8_wr_addr_t_sum5_0_g1_0 ;
wire full_2 ;
wire full_3 ;
wire empty_t_NE_0 ;
wire full_0 ;
wire un1_empty_NE_i_0_g0_3 ;
wire rd_addr_t ;
wire un8_wr_addr_t_axb0_0_g1 ;
wire un8_wr_addr_t_anc1 ;
wire un10_rd_addr_t_anc2 ;
wire GND ;
wire VCC ;
wire N_269 ;
wire N_268 ;
wire N_267 ;
wire N_266 ;
wire N_265 ;
wire N_264 ;
wire N_263 ;
wire N_262 ;
wire N_261 ;
wire N_260 ;
wire N_259 ;
wire N_258 ;
wire N_257 ;
wire N_256 ;
wire N_255 ;
wire N_254 ;
wire N_253 ;
wire N_252 ;
wire N_251 ;
wire N_250 ;
wire N_249 ;
wire N_248 ;
wire N_247 ;
wire N_246 ;
wire reset_c_i ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @10:55
  dffeas rd_addr_5_ (
	.q(rd_addr[5]),
	.d(un10_rd_addr_t_sum5_0_g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_5_.is_wysiwyg="TRUE";
// @10:55
  dffeas rd_addr_4_ (
	.q(rd_addr[4]),
	.d(un10_rd_addr_t_sum4),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_4_.is_wysiwyg="TRUE";
// @10:55
  dffeas rd_addr_3_ (
	.q(rd_addr[3]),
	.d(un10_rd_addr_t_sum3),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_3_.is_wysiwyg="TRUE";
// @10:55
  dffeas rd_addr_2_ (
	.q(rd_addr[2]),
	.d(un10_rd_addr_t_sum2),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_2_.is_wysiwyg="TRUE";
// @10:55
  dffeas rd_addr_1_ (
	.q(rd_addr[1]),
	.d(un10_rd_addr_t_sum1),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_1_.is_wysiwyg="TRUE";
// @10:55
  dffeas rd_addr_0_ (
	.q(rd_addr[0]),
	.d(un10_rd_addr_t_axb0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_0_.is_wysiwyg="TRUE";
// @10:42
  dffeas wr_addr_5_ (
	.q(wr_addr[5]),
	.d(un8_wr_addr_t_sum5_0_g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_5_.is_wysiwyg="TRUE";
// @10:42
  dffeas wr_addr_4_ (
	.q(wr_addr[4]),
	.d(un8_wr_addr_t_sum4_0_g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_4_.is_wysiwyg="TRUE";
// @10:42
  dffeas wr_addr_3_ (
	.q(wr_addr[3]),
	.d(un8_wr_addr_t_sum3_0_g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_3_.is_wysiwyg="TRUE";
// @10:42
  dffeas wr_addr_2_ (
	.q(wr_addr[2]),
	.d(un8_wr_addr_t_sum2_0_g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_2_.is_wysiwyg="TRUE";
// @10:42
  dffeas wr_addr_1_ (
	.q(wr_addr[1]),
	.d(un8_wr_addr_t_sum1_0_g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_1_.is_wysiwyg="TRUE";
// @10:42
  dffeas wr_addr_0_ (
	.q(wr_addr[0]),
	.d(un8_wr_addr_t_axb0_0_g0_x),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_0_.is_wysiwyg="TRUE";
// @10:63
  dffeas empty (
	.q(empty_1z),
	.d(un1_empty_NE_i_0_g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam empty.is_wysiwyg="TRUE";
// @10:68
  cycloneive_lcell_comb p_empty_un1_empty_a_4_add0 (
	.combout(un1_empty_a_4_add0),
	.cout(un1_empty_a_4_carry_0),
	.dataa(wr_addr[0]),
	.datab(rd_addr[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam p_empty_un1_empty_a_4_add0.lut_mask=16'h9944;
defparam p_empty_un1_empty_a_4_add0.sum_lutc_input="cin";
// @10:68
  cycloneive_lcell_comb p_empty_un1_empty_a_4_add1 (
	.combout(un1_empty_a_4_add1),
	.cout(un1_empty_a_4_carry_1),
	.dataa(wr_addr[1]),
	.datab(rd_addr[1]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_empty_a_4_carry_0)
);
defparam p_empty_un1_empty_a_4_add1.lut_mask=16'h69d4;
defparam p_empty_un1_empty_a_4_add1.sum_lutc_input="cin";
// @10:68
  cycloneive_lcell_comb p_empty_un1_empty_a_4_add2 (
	.combout(un1_empty_a_4_add2),
	.cout(un1_empty_a_4_carry_2),
	.dataa(wr_addr[2]),
	.datab(rd_addr[2]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_empty_a_4_carry_1)
);
defparam p_empty_un1_empty_a_4_add2.lut_mask=16'h69d4;
defparam p_empty_un1_empty_a_4_add2.sum_lutc_input="cin";
// @10:68
  cycloneive_lcell_comb p_empty_un1_empty_a_4_add3 (
	.combout(un1_empty_a_4_add3),
	.cout(un1_empty_a_4_carry_3),
	.dataa(wr_addr[3]),
	.datab(rd_addr[3]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_empty_a_4_carry_2)
);
defparam p_empty_un1_empty_a_4_add3.lut_mask=16'h69d4;
defparam p_empty_un1_empty_a_4_add3.sum_lutc_input="cin";
// @10:68
  cycloneive_lcell_comb p_empty_un1_empty_a_4_add4 (
	.combout(un1_empty_a_4_add4),
	.cout(un1_empty_a_4_carry_4),
	.dataa(wr_addr[4]),
	.datab(rd_addr[4]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_empty_a_4_carry_3)
);
defparam p_empty_un1_empty_a_4_add4.lut_mask=16'h69d4;
defparam p_empty_un1_empty_a_4_add4.sum_lutc_input="cin";
// @10:68
  cycloneive_lcell_comb p_empty_un1_empty_a_4_add5 (
	.combout(un1_empty_a_4_add5),
	.dataa(wr_addr[5]),
	.datab(rd_addr[5]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_empty_a_4_carry_4)
);
defparam p_empty_un1_empty_a_4_add5.lut_mask=16'h6969;
defparam p_empty_un1_empty_a_4_add5.sum_lutc_input="cin";
  cycloneive_lcell_comb empty_RNO_1 (
	.combout(un1_empty_NE_i_0_g0_1),
	.dataa(un1_empty_a_4_add3),
	.datab(un1_empty_a_4_add4),
	.datac(VCC),
	.datad(VCC)
);
defparam empty_RNO_1.lut_mask=16'h8888;
defparam empty_RNO_1.sum_lutc_input="datac";
  cycloneive_lcell_comb wr_addr_RNO_0_5_ (
	.combout(un8_wr_addr_t_sum5_0_g1_0),
	.dataa(wr_addr[4]),
	.datab(wr_addr[3]),
	.datac(VCC),
	.datad(VCC)
);
defparam wr_addr_RNO_0_5_.lut_mask=16'h8888;
defparam wr_addr_RNO_0_5_.sum_lutc_input="datac";
// @10:74
  cycloneive_lcell_comb full_2_cZ (
	.combout(full_2),
	.dataa(rd_addr[1]),
	.datab(wr_addr[1]),
	.datac(rd_addr[0]),
	.datad(wr_addr[0])
);
defparam full_2_cZ.lut_mask=16'h9009;
defparam full_2_cZ.sum_lutc_input="datac";
// @10:74
  cycloneive_lcell_comb full_3_cZ (
	.combout(full_3),
	.dataa(rd_addr[3]),
	.datab(wr_addr[3]),
	.datac(rd_addr[2]),
	.datad(wr_addr[2])
);
defparam full_3_cZ.lut_mask=16'h9009;
defparam full_3_cZ.sum_lutc_input="datac";
// @10:73
  cycloneive_lcell_comb empty_t_NE_0_cZ (
	.combout(empty_t_NE_0),
	.dataa(rd_addr[5]),
	.datab(wr_addr[5]),
	.datac(rd_addr[4]),
	.datad(wr_addr[4])
);
defparam empty_t_NE_0_cZ.lut_mask=16'h6ff6;
defparam empty_t_NE_0_cZ.sum_lutc_input="datac";
// @10:74
  cycloneive_lcell_comb full_0_cZ (
	.combout(full_0),
	.dataa(rd_addr[5]),
	.datab(wr_addr[5]),
	.datac(rd_addr[4]),
	.datad(wr_addr[4])
);
defparam full_0_cZ.lut_mask=16'h6006;
defparam full_0_cZ.sum_lutc_input="datac";
  cycloneive_lcell_comb empty_RNO_0 (
	.combout(un1_empty_NE_i_0_g0_3),
	.dataa(un1_empty_a_4_add1),
	.datab(un1_empty_a_4_add2),
	.datac(un1_empty_a_4_add5),
	.datad(un1_empty_NE_i_0_g0_1)
);
defparam empty_RNO_0.lut_mask=16'h8000;
defparam empty_RNO_0.sum_lutc_input="datac";
// @10:74
  cycloneive_lcell_comb full (
	.combout(full_1z),
	.dataa(full_0),
	.datab(full_2),
	.datac(full_3),
	.datad(VCC)
);
defparam full.lut_mask=16'h8080;
defparam full.sum_lutc_input="datac";
// @10:71
  cycloneive_lcell_comb rd_addr_t_cZ (
	.combout(rd_addr_t),
	.dataa(empty_t_NE_0),
	.datab(gs_1_0_0__g0_i_o4),
	.datac(full_2),
	.datad(full_3)
);
defparam rd_addr_t_cZ.lut_mask=16'h8ccc;
defparam rd_addr_t_cZ.sum_lutc_input="datac";
  cycloneive_lcell_comb fifo_buf_RNO (
	.combout(un8_wr_addr_t_axb0_0_g1),
	.dataa(base_wr_en_c),
	.datab(full_0),
	.datac(full_2),
	.datad(full_3)
);
defparam fifo_buf_RNO.lut_mask=16'h2aaa;
defparam fifo_buf_RNO.sum_lutc_input="datac";
// @10:72
  cycloneive_lcell_comb un8_wr_addr_t_anc1_cZ (
	.combout(un8_wr_addr_t_anc1),
	.dataa(base_wr_en_c),
	.datab(wr_addr[0]),
	.datac(wr_addr[1]),
	.datad(full_1z)
);
defparam un8_wr_addr_t_anc1_cZ.lut_mask=16'h0080;
defparam un8_wr_addr_t_anc1_cZ.sum_lutc_input="datac";
// @10:71
  cycloneive_lcell_comb un10_rd_addr_t_axb0_cZ (
	.combout(un10_rd_addr_t_axb0),
	.dataa(rd_addr[0]),
	.datab(rd_addr_t),
	.datac(VCC),
	.datad(VCC)
);
defparam un10_rd_addr_t_axb0_cZ.lut_mask=16'h6666;
defparam un10_rd_addr_t_axb0_cZ.sum_lutc_input="datac";
  cycloneive_lcell_comb wr_addr_RNO_1_ (
	.combout(un8_wr_addr_t_sum1_0_g0),
	.dataa(base_wr_en_c),
	.datab(wr_addr[0]),
	.datac(wr_addr[1]),
	.datad(full_1z)
);
defparam wr_addr_RNO_1_.lut_mask=16'hf078;
defparam wr_addr_RNO_1_.sum_lutc_input="datac";
// @10:71
  cycloneive_lcell_comb un10_rd_addr_t_sum1_cZ (
	.combout(un10_rd_addr_t_sum1),
	.dataa(rd_addr[0]),
	.datab(rd_addr[1]),
	.datac(rd_addr_t),
	.datad(VCC)
);
defparam un10_rd_addr_t_sum1_cZ.lut_mask=16'h6c6c;
defparam un10_rd_addr_t_sum1_cZ.sum_lutc_input="datac";
  cycloneive_lcell_comb wr_addr_RNO_2_ (
	.combout(un8_wr_addr_t_sum2_0_g0),
	.dataa(wr_addr[2]),
	.datab(un8_wr_addr_t_anc1),
	.datac(VCC),
	.datad(VCC)
);
defparam wr_addr_RNO_2_.lut_mask=16'h6666;
defparam wr_addr_RNO_2_.sum_lutc_input="datac";
  cycloneive_lcell_comb empty_RNO (
	.combout(un1_empty_NE_i_0_g0),
	.dataa(un1_empty_a_4_add0),
	.datab(rd_addr_t),
	.datac(un1_empty_NE_i_0_g0_3),
	.datad(VCC)
);
defparam empty_RNO.lut_mask=16'h9f9f;
defparam empty_RNO.sum_lutc_input="datac";
// @10:71
  cycloneive_lcell_comb un10_rd_addr_t_sum2_cZ (
	.combout(un10_rd_addr_t_sum2),
	.dataa(rd_addr[0]),
	.datab(rd_addr[1]),
	.datac(rd_addr[2]),
	.datad(rd_addr_t)
);
defparam un10_rd_addr_t_sum2_cZ.lut_mask=16'h78f0;
defparam un10_rd_addr_t_sum2_cZ.sum_lutc_input="datac";
// @10:71
  cycloneive_lcell_comb un10_rd_addr_t_anc2_cZ (
	.combout(un10_rd_addr_t_anc2),
	.dataa(rd_addr[0]),
	.datab(rd_addr[1]),
	.datac(rd_addr[2]),
	.datad(rd_addr_t)
);
defparam un10_rd_addr_t_anc2_cZ.lut_mask=16'h8000;
defparam un10_rd_addr_t_anc2_cZ.sum_lutc_input="datac";
  cycloneive_lcell_comb wr_addr_RNO_3_ (
	.combout(un8_wr_addr_t_sum3_0_g0),
	.dataa(wr_addr[2]),
	.datab(wr_addr[3]),
	.datac(un8_wr_addr_t_anc1),
	.datad(VCC)
);
defparam wr_addr_RNO_3_.lut_mask=16'h6c6c;
defparam wr_addr_RNO_3_.sum_lutc_input="datac";
  cycloneive_lcell_comb wr_addr_RNO_4_ (
	.combout(un8_wr_addr_t_sum4_0_g0),
	.dataa(wr_addr[2]),
	.datab(wr_addr[3]),
	.datac(wr_addr[4]),
	.datad(un8_wr_addr_t_anc1)
);
defparam wr_addr_RNO_4_.lut_mask=16'h78f0;
defparam wr_addr_RNO_4_.sum_lutc_input="datac";
// @10:71
  cycloneive_lcell_comb un10_rd_addr_t_sum3_cZ (
	.combout(un10_rd_addr_t_sum3),
	.dataa(rd_addr[3]),
	.datab(un10_rd_addr_t_anc2),
	.datac(VCC),
	.datad(VCC)
);
defparam un10_rd_addr_t_sum3_cZ.lut_mask=16'h6666;
defparam un10_rd_addr_t_sum3_cZ.sum_lutc_input="datac";
  cycloneive_lcell_comb wr_addr_RNO_5_ (
	.combout(un8_wr_addr_t_sum5_0_g0),
	.dataa(wr_addr[2]),
	.datab(wr_addr[5]),
	.datac(un8_wr_addr_t_sum5_0_g1_0),
	.datad(un8_wr_addr_t_anc1)
);
defparam wr_addr_RNO_5_.lut_mask=16'h6ccc;
defparam wr_addr_RNO_5_.sum_lutc_input="datac";
// @10:71
  cycloneive_lcell_comb un10_rd_addr_t_sum4_cZ (
	.combout(un10_rd_addr_t_sum4),
	.dataa(rd_addr[3]),
	.datab(rd_addr[4]),
	.datac(un10_rd_addr_t_anc2),
	.datad(VCC)
);
defparam un10_rd_addr_t_sum4_cZ.lut_mask=16'h6c6c;
defparam un10_rd_addr_t_sum4_cZ.sum_lutc_input="datac";
  cycloneive_lcell_comb rd_addr_RNO_5_ (
	.combout(un10_rd_addr_t_sum5_0_g0),
	.dataa(rd_addr[3]),
	.datab(rd_addr[4]),
	.datac(rd_addr[5]),
	.datad(un10_rd_addr_t_anc2)
);
defparam rd_addr_RNO_5_.lut_mask=16'h78f0;
defparam rd_addr_RNO_5_.sum_lutc_input="datac";
  cycloneive_lcell_comb wr_addr_RNO_0_ (
	.combout(un8_wr_addr_t_axb0_0_g0_x),
	.dataa(base_wr_en_c),
	.datab(wr_addr[0]),
	.datac(full_1z),
	.datad(VCC)
);
defparam wr_addr_RNO_0_.lut_mask=16'hc6c6;
defparam wr_addr_RNO_0_.sum_lutc_input="datac";
// @10:35
  altsyncram fifo_buf (
	.q_b({base_fifo_dout_23, base_fifo_dout_22, base_fifo_dout_21, base_fifo_dout_20, base_fifo_dout_19, base_fifo_dout_18, base_fifo_dout_17, base_fifo_dout_16, base_fifo_dout_15, base_fifo_dout_14, base_fifo_dout_13, base_fifo_dout_12, base_fifo_dout_11, base_fifo_dout_10, base_fifo_dout_9, base_fifo_dout_8, base_fifo_dout_7, base_fifo_dout_6, base_fifo_dout_5, base_fifo_dout_4, base_fifo_dout_3, base_fifo_dout_2, base_fifo_dout_1, base_fifo_dout_0}),
	.data_a({base_din_c_23, base_din_c_22, base_din_c_21, base_din_c_20, base_din_c_19, base_din_c_18, base_din_c_17, base_din_c_16, base_din_c_15, base_din_c_14, base_din_c_13, base_din_c_12, base_din_c_11, base_din_c_10, base_din_c_9, base_din_c_8, base_din_c_7, base_din_c_6, base_din_c_5, base_din_c_4, base_din_c_3, base_din_c_2, base_din_c_1, base_din_c_0}),
	.address_a(wr_addr[4:0]),
	.wren_a(un8_wr_addr_t_axb0_0_g1),
	.rden_a(GND),
	.data_b({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.address_b({un10_rd_addr_t_sum4, un10_rd_addr_t_sum3, un10_rd_addr_t_sum2, un10_rd_addr_t_sum1, un10_rd_addr_t_axb0}),
	.wren_b(GND),
	.rden_b(VCC),
	.clock0(clock_c),
	.clock1(VCC),
	.clocken0(VCC),
	.clocken1(VCC),
	.clocken2(VCC),
	.clocken3(VCC),
	.addressstall_a(GND),
	.addressstall_b(GND),
	.aclr0(GND),
	.aclr1(GND)
);
defparam fifo_buf.read_during_write_mode_mixed_ports =  "OLD_DATA";
defparam fifo_buf.wrcontrol_aclr_b =  "NONE";
defparam fifo_buf.rdcontrol_aclr_b =  "NONE";
defparam fifo_buf.indata_aclr_b =  "NONE";
defparam fifo_buf.address_aclr_b =  "NONE";
defparam fifo_buf.outdata_aclr_b =  "NONE";
defparam fifo_buf.wrcontrol_wraddress_reg_b =  "CLOCK0";
defparam fifo_buf.rdcontrol_reg_b =  "CLOCK0";
defparam fifo_buf.indata_reg_b =  "CLOCK0";
defparam fifo_buf.address_reg_b =  "CLOCK0";
defparam fifo_buf.outdata_reg_b =  "UNREGISTERED";
defparam fifo_buf.wrcontrol_aclr_a =  "NONE";
defparam fifo_buf.indata_aclr_a =  "NONE";
defparam fifo_buf.address_aclr_a =  "NONE";
defparam fifo_buf.outdata_aclr_a =  "NONE";
defparam fifo_buf.outdata_reg_a =  "UNREGISTERED";
defparam fifo_buf.operation_mode =  "DUAL_PORT";
defparam fifo_buf.clock_enable_input_b =  "ALTERNATE";
defparam fifo_buf.clock_enable_input_a =  "ALTERNATE";
defparam fifo_buf.clock_enable_output_b =  "NORMAL";
defparam fifo_buf.clock_enable_output_a =  "NORMAL";
defparam fifo_buf.intended_device_family =  "CYCLONE IVE";
defparam fifo_buf.numwords_b =  32;
defparam fifo_buf.numwords_a =  32;
defparam fifo_buf.lpm_type =  "altsyncram";
defparam fifo_buf.init_file =  "UNUSED";
defparam fifo_buf.ram_block_type =  "AUTO";
defparam fifo_buf.widthad_b =  5;
defparam fifo_buf.width_b =  24;
defparam fifo_buf.widthad_a =  5;
defparam fifo_buf.width_a =  24;
  assign  reset_c_i = ~ reset_c;
endmodule /* fifo_24s_32s_6s */

// VQM4.1+ 
module fifo_24s_32s_6s_0 (
  img_din_c_0,
  img_din_c_1,
  img_din_c_2,
  img_din_c_3,
  img_din_c_4,
  img_din_c_5,
  img_din_c_6,
  img_din_c_7,
  img_din_c_8,
  img_din_c_9,
  img_din_c_10,
  img_din_c_11,
  img_din_c_12,
  img_din_c_13,
  img_din_c_14,
  img_din_c_15,
  img_din_c_16,
  img_din_c_17,
  img_din_c_18,
  img_din_c_19,
  img_din_c_20,
  img_din_c_21,
  img_din_c_22,
  img_din_c_23,
  img_gs_fifo_dout_0,
  img_gs_fifo_dout_1,
  img_gs_fifo_dout_2,
  img_gs_fifo_dout_3,
  img_gs_fifo_dout_4,
  img_gs_fifo_dout_5,
  img_gs_fifo_dout_6,
  img_gs_fifo_dout_7,
  img_gs_fifo_dout_8,
  img_gs_fifo_dout_9,
  img_gs_fifo_dout_10,
  img_gs_fifo_dout_11,
  img_gs_fifo_dout_12,
  img_gs_fifo_dout_13,
  img_gs_fifo_dout_14,
  img_gs_fifo_dout_15,
  img_gs_fifo_dout_16,
  img_gs_fifo_dout_17,
  img_gs_fifo_dout_18,
  img_gs_fifo_dout_19,
  img_gs_fifo_dout_20,
  img_gs_fifo_dout_21,
  img_gs_fifo_dout_22,
  img_gs_fifo_dout_23,
  un1_img_wr_en_x_1z,
  img_wr_en_c,
  full_3_0,
  full_2_0,
  full_0_0,
  img_full_1z,
  in_rd_en,
  empty_1z,
  reset_c,
  clock_c
)
;
input img_din_c_0 ;
input img_din_c_1 ;
input img_din_c_2 ;
input img_din_c_3 ;
input img_din_c_4 ;
input img_din_c_5 ;
input img_din_c_6 ;
input img_din_c_7 ;
input img_din_c_8 ;
input img_din_c_9 ;
input img_din_c_10 ;
input img_din_c_11 ;
input img_din_c_12 ;
input img_din_c_13 ;
input img_din_c_14 ;
input img_din_c_15 ;
input img_din_c_16 ;
input img_din_c_17 ;
input img_din_c_18 ;
input img_din_c_19 ;
input img_din_c_20 ;
input img_din_c_21 ;
input img_din_c_22 ;
input img_din_c_23 ;
output img_gs_fifo_dout_0 ;
output img_gs_fifo_dout_1 ;
output img_gs_fifo_dout_2 ;
output img_gs_fifo_dout_3 ;
output img_gs_fifo_dout_4 ;
output img_gs_fifo_dout_5 ;
output img_gs_fifo_dout_6 ;
output img_gs_fifo_dout_7 ;
output img_gs_fifo_dout_8 ;
output img_gs_fifo_dout_9 ;
output img_gs_fifo_dout_10 ;
output img_gs_fifo_dout_11 ;
output img_gs_fifo_dout_12 ;
output img_gs_fifo_dout_13 ;
output img_gs_fifo_dout_14 ;
output img_gs_fifo_dout_15 ;
output img_gs_fifo_dout_16 ;
output img_gs_fifo_dout_17 ;
output img_gs_fifo_dout_18 ;
output img_gs_fifo_dout_19 ;
output img_gs_fifo_dout_20 ;
output img_gs_fifo_dout_21 ;
output img_gs_fifo_dout_22 ;
output img_gs_fifo_dout_23 ;
output un1_img_wr_en_x_1z ;
input img_wr_en_c ;
input full_3_0 ;
input full_2_0 ;
input full_0_0 ;
output img_full_1z ;
input in_rd_en ;
output empty_1z ;
input reset_c ;
input clock_c ;
wire img_din_c_0 ;
wire img_din_c_1 ;
wire img_din_c_2 ;
wire img_din_c_3 ;
wire img_din_c_4 ;
wire img_din_c_5 ;
wire img_din_c_6 ;
wire img_din_c_7 ;
wire img_din_c_8 ;
wire img_din_c_9 ;
wire img_din_c_10 ;
wire img_din_c_11 ;
wire img_din_c_12 ;
wire img_din_c_13 ;
wire img_din_c_14 ;
wire img_din_c_15 ;
wire img_din_c_16 ;
wire img_din_c_17 ;
wire img_din_c_18 ;
wire img_din_c_19 ;
wire img_din_c_20 ;
wire img_din_c_21 ;
wire img_din_c_22 ;
wire img_din_c_23 ;
wire img_gs_fifo_dout_0 ;
wire img_gs_fifo_dout_1 ;
wire img_gs_fifo_dout_2 ;
wire img_gs_fifo_dout_3 ;
wire img_gs_fifo_dout_4 ;
wire img_gs_fifo_dout_5 ;
wire img_gs_fifo_dout_6 ;
wire img_gs_fifo_dout_7 ;
wire img_gs_fifo_dout_8 ;
wire img_gs_fifo_dout_9 ;
wire img_gs_fifo_dout_10 ;
wire img_gs_fifo_dout_11 ;
wire img_gs_fifo_dout_12 ;
wire img_gs_fifo_dout_13 ;
wire img_gs_fifo_dout_14 ;
wire img_gs_fifo_dout_15 ;
wire img_gs_fifo_dout_16 ;
wire img_gs_fifo_dout_17 ;
wire img_gs_fifo_dout_18 ;
wire img_gs_fifo_dout_19 ;
wire img_gs_fifo_dout_20 ;
wire img_gs_fifo_dout_21 ;
wire img_gs_fifo_dout_22 ;
wire img_gs_fifo_dout_23 ;
wire un1_img_wr_en_x_1z ;
wire img_wr_en_c ;
wire full_3_0 ;
wire full_2_0 ;
wire full_0_0 ;
wire img_full_1z ;
wire in_rd_en ;
wire empty_1z ;
wire reset_c ;
wire clock_c ;
wire [5:0] rd_addr;
wire [5:0] wr_addr;
wire [23:0] q_a;
wire un10_rd_addr_t_sum5_0_g0 ;
wire un10_rd_addr_t_sum4 ;
wire un10_rd_addr_t_sum3 ;
wire un10_rd_addr_t_sum2 ;
wire un10_rd_addr_t_sum1 ;
wire un10_rd_addr_t_axb0 ;
wire un8_wr_addr_t_sum5_0_g0 ;
wire un8_wr_addr_t_sum4_0_g0 ;
wire un8_wr_addr_t_sum3_0_g0 ;
wire un8_wr_addr_t_sum2_0_g0 ;
wire un8_wr_addr_t_sum1_0_g0 ;
wire un8_wr_addr_t_axb0_0_g0_x ;
wire un1_empty_NE_i_0_g0 ;
wire un1_empty_a_4_add0 ;
wire un1_empty_a_4_carry_0 ;
wire un1_empty_a_4_add1 ;
wire un1_empty_a_4_carry_1 ;
wire un1_empty_a_4_add2 ;
wire un1_empty_a_4_carry_2 ;
wire un1_empty_a_4_add3 ;
wire un1_empty_a_4_carry_3 ;
wire un1_empty_a_4_add4 ;
wire un1_empty_a_4_carry_4 ;
wire un1_empty_a_4_add5 ;
wire un1_empty_NE_i_0_g0_0 ;
wire un8_wr_addr_t_sum5_0_g1_0 ;
wire full_2 ;
wire full_3 ;
wire full_0 ;
wire empty_t_NE_0 ;
wire un1_empty_NE_i_0_g0_3 ;
wire full ;
wire rd_addr_t ;
wire un8_wr_addr_t_anc1 ;
wire un10_rd_addr_t_anc2 ;
wire GND ;
wire VCC ;
wire N_245 ;
wire N_244 ;
wire N_243 ;
wire N_242 ;
wire N_241 ;
wire N_240 ;
wire N_239 ;
wire N_238 ;
wire N_237 ;
wire N_236 ;
wire N_235 ;
wire N_234 ;
wire N_233 ;
wire N_232 ;
wire N_231 ;
wire N_230 ;
wire N_229 ;
wire N_228 ;
wire N_227 ;
wire N_226 ;
wire N_225 ;
wire N_224 ;
wire N_223 ;
wire N_222 ;
wire reset_c_i ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @10:55
  dffeas rd_addr_5_ (
	.q(rd_addr[5]),
	.d(un10_rd_addr_t_sum5_0_g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_5_.is_wysiwyg="TRUE";
// @10:55
  dffeas rd_addr_4_ (
	.q(rd_addr[4]),
	.d(un10_rd_addr_t_sum4),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_4_.is_wysiwyg="TRUE";
// @10:55
  dffeas rd_addr_3_ (
	.q(rd_addr[3]),
	.d(un10_rd_addr_t_sum3),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_3_.is_wysiwyg="TRUE";
// @10:55
  dffeas rd_addr_2_ (
	.q(rd_addr[2]),
	.d(un10_rd_addr_t_sum2),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_2_.is_wysiwyg="TRUE";
// @10:55
  dffeas rd_addr_1_ (
	.q(rd_addr[1]),
	.d(un10_rd_addr_t_sum1),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_1_.is_wysiwyg="TRUE";
// @10:55
  dffeas rd_addr_0_ (
	.q(rd_addr[0]),
	.d(un10_rd_addr_t_axb0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_0_.is_wysiwyg="TRUE";
// @10:42
  dffeas wr_addr_5_ (
	.q(wr_addr[5]),
	.d(un8_wr_addr_t_sum5_0_g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_5_.is_wysiwyg="TRUE";
// @10:42
  dffeas wr_addr_4_ (
	.q(wr_addr[4]),
	.d(un8_wr_addr_t_sum4_0_g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_4_.is_wysiwyg="TRUE";
// @10:42
  dffeas wr_addr_3_ (
	.q(wr_addr[3]),
	.d(un8_wr_addr_t_sum3_0_g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_3_.is_wysiwyg="TRUE";
// @10:42
  dffeas wr_addr_2_ (
	.q(wr_addr[2]),
	.d(un8_wr_addr_t_sum2_0_g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_2_.is_wysiwyg="TRUE";
// @10:42
  dffeas wr_addr_1_ (
	.q(wr_addr[1]),
	.d(un8_wr_addr_t_sum1_0_g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_1_.is_wysiwyg="TRUE";
// @10:42
  dffeas wr_addr_0_ (
	.q(wr_addr[0]),
	.d(un8_wr_addr_t_axb0_0_g0_x),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_0_.is_wysiwyg="TRUE";
// @10:63
  dffeas empty (
	.q(empty_1z),
	.d(un1_empty_NE_i_0_g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam empty.is_wysiwyg="TRUE";
// @10:68
  cycloneive_lcell_comb p_empty_un1_empty_a_4_add0 (
	.combout(un1_empty_a_4_add0),
	.cout(un1_empty_a_4_carry_0),
	.dataa(wr_addr[0]),
	.datab(rd_addr[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam p_empty_un1_empty_a_4_add0.lut_mask=16'h9944;
defparam p_empty_un1_empty_a_4_add0.sum_lutc_input="cin";
// @10:68
  cycloneive_lcell_comb p_empty_un1_empty_a_4_add1 (
	.combout(un1_empty_a_4_add1),
	.cout(un1_empty_a_4_carry_1),
	.dataa(wr_addr[1]),
	.datab(rd_addr[1]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_empty_a_4_carry_0)
);
defparam p_empty_un1_empty_a_4_add1.lut_mask=16'h69d4;
defparam p_empty_un1_empty_a_4_add1.sum_lutc_input="cin";
// @10:68
  cycloneive_lcell_comb p_empty_un1_empty_a_4_add2 (
	.combout(un1_empty_a_4_add2),
	.cout(un1_empty_a_4_carry_2),
	.dataa(wr_addr[2]),
	.datab(rd_addr[2]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_empty_a_4_carry_1)
);
defparam p_empty_un1_empty_a_4_add2.lut_mask=16'h69d4;
defparam p_empty_un1_empty_a_4_add2.sum_lutc_input="cin";
// @10:68
  cycloneive_lcell_comb p_empty_un1_empty_a_4_add3 (
	.combout(un1_empty_a_4_add3),
	.cout(un1_empty_a_4_carry_3),
	.dataa(wr_addr[3]),
	.datab(rd_addr[3]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_empty_a_4_carry_2)
);
defparam p_empty_un1_empty_a_4_add3.lut_mask=16'h69d4;
defparam p_empty_un1_empty_a_4_add3.sum_lutc_input="cin";
// @10:68
  cycloneive_lcell_comb p_empty_un1_empty_a_4_add4 (
	.combout(un1_empty_a_4_add4),
	.cout(un1_empty_a_4_carry_4),
	.dataa(wr_addr[4]),
	.datab(rd_addr[4]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_empty_a_4_carry_3)
);
defparam p_empty_un1_empty_a_4_add4.lut_mask=16'h69d4;
defparam p_empty_un1_empty_a_4_add4.sum_lutc_input="cin";
// @10:68
  cycloneive_lcell_comb p_empty_un1_empty_a_4_add5 (
	.combout(un1_empty_a_4_add5),
	.dataa(wr_addr[5]),
	.datab(rd_addr[5]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_empty_a_4_carry_4)
);
defparam p_empty_un1_empty_a_4_add5.lut_mask=16'h6969;
defparam p_empty_un1_empty_a_4_add5.sum_lutc_input="cin";
  cycloneive_lcell_comb empty_RNO_1 (
	.combout(un1_empty_NE_i_0_g0_0),
	.dataa(un1_empty_a_4_add1),
	.datab(un1_empty_a_4_add2),
	.datac(VCC),
	.datad(VCC)
);
defparam empty_RNO_1.lut_mask=16'h8888;
defparam empty_RNO_1.sum_lutc_input="datac";
  cycloneive_lcell_comb wr_addr_RNO_0_5_ (
	.combout(un8_wr_addr_t_sum5_0_g1_0),
	.dataa(wr_addr[4]),
	.datab(wr_addr[3]),
	.datac(VCC),
	.datad(VCC)
);
defparam wr_addr_RNO_0_5_.lut_mask=16'h8888;
defparam wr_addr_RNO_0_5_.sum_lutc_input="datac";
// @10:74
  cycloneive_lcell_comb full_2_cZ (
	.combout(full_2),
	.dataa(rd_addr[1]),
	.datab(wr_addr[1]),
	.datac(rd_addr[0]),
	.datad(wr_addr[0])
);
defparam full_2_cZ.lut_mask=16'h9009;
defparam full_2_cZ.sum_lutc_input="datac";
// @10:74
  cycloneive_lcell_comb full_3_cZ (
	.combout(full_3),
	.dataa(rd_addr[3]),
	.datab(wr_addr[3]),
	.datac(rd_addr[2]),
	.datad(wr_addr[2])
);
defparam full_3_cZ.lut_mask=16'h9009;
defparam full_3_cZ.sum_lutc_input="datac";
// @10:74
  cycloneive_lcell_comb full_0_cZ (
	.combout(full_0),
	.dataa(rd_addr[5]),
	.datab(wr_addr[5]),
	.datac(rd_addr[4]),
	.datad(wr_addr[4])
);
defparam full_0_cZ.lut_mask=16'h6006;
defparam full_0_cZ.sum_lutc_input="datac";
// @10:73
  cycloneive_lcell_comb empty_t_NE_0_cZ (
	.combout(empty_t_NE_0),
	.dataa(rd_addr[5]),
	.datab(wr_addr[5]),
	.datac(rd_addr[4]),
	.datad(wr_addr[4])
);
defparam empty_t_NE_0_cZ.lut_mask=16'h6ff6;
defparam empty_t_NE_0_cZ.sum_lutc_input="datac";
  cycloneive_lcell_comb empty_RNO_0 (
	.combout(un1_empty_NE_i_0_g0_3),
	.dataa(un1_empty_a_4_add3),
	.datab(un1_empty_a_4_add4),
	.datac(un1_empty_a_4_add5),
	.datad(un1_empty_NE_i_0_g0_0)
);
defparam empty_RNO_0.lut_mask=16'h8000;
defparam empty_RNO_0.sum_lutc_input="datac";
// @10:74
  cycloneive_lcell_comb full_cZ (
	.combout(full),
	.dataa(full_0),
	.datab(full_2),
	.datac(full_3),
	.datad(VCC)
);
defparam full_cZ.lut_mask=16'h8080;
defparam full_cZ.sum_lutc_input="datac";
// @10:71
  cycloneive_lcell_comb rd_addr_t_cZ (
	.combout(rd_addr_t),
	.dataa(empty_t_NE_0),
	.datab(full_2),
	.datac(full_3),
	.datad(in_rd_en)
);
defparam rd_addr_t_cZ.lut_mask=16'hbf00;
defparam rd_addr_t_cZ.sum_lutc_input="datac";
// @14:73
  cycloneive_lcell_comb img_full (
	.combout(img_full_1z),
	.dataa(full_0_0),
	.datab(full_2_0),
	.datac(full_3_0),
	.datad(full)
);
defparam img_full.lut_mask=16'hff80;
defparam img_full.sum_lutc_input="datac";
// @10:71
  cycloneive_lcell_comb un10_rd_addr_t_axb0_cZ (
	.combout(un10_rd_addr_t_axb0),
	.dataa(rd_addr[0]),
	.datab(rd_addr_t),
	.datac(VCC),
	.datad(VCC)
);
defparam un10_rd_addr_t_axb0_cZ.lut_mask=16'h6666;
defparam un10_rd_addr_t_axb0_cZ.sum_lutc_input="datac";
// @10:71
  cycloneive_lcell_comb un10_rd_addr_t_sum1_cZ (
	.combout(un10_rd_addr_t_sum1),
	.dataa(rd_addr[0]),
	.datab(rd_addr[1]),
	.datac(rd_addr_t),
	.datad(VCC)
);
defparam un10_rd_addr_t_sum1_cZ.lut_mask=16'h6c6c;
defparam un10_rd_addr_t_sum1_cZ.sum_lutc_input="datac";
// @10:72
  cycloneive_lcell_comb un8_wr_addr_t_anc1_cZ (
	.combout(un8_wr_addr_t_anc1),
	.dataa(img_wr_en_c),
	.datab(wr_addr[0]),
	.datac(wr_addr[1]),
	.datad(img_full_1z)
);
defparam un8_wr_addr_t_anc1_cZ.lut_mask=16'h0080;
defparam un8_wr_addr_t_anc1_cZ.sum_lutc_input="datac";
  cycloneive_lcell_comb wr_addr_RNO_1_ (
	.combout(un8_wr_addr_t_sum1_0_g0),
	.dataa(img_wr_en_c),
	.datab(wr_addr[0]),
	.datac(wr_addr[1]),
	.datad(img_full_1z)
);
defparam wr_addr_RNO_1_.lut_mask=16'hf078;
defparam wr_addr_RNO_1_.sum_lutc_input="datac";
  cycloneive_lcell_comb empty_RNO (
	.combout(un1_empty_NE_i_0_g0),
	.dataa(un1_empty_a_4_add0),
	.datab(rd_addr_t),
	.datac(un1_empty_NE_i_0_g0_3),
	.datad(VCC)
);
defparam empty_RNO.lut_mask=16'h9f9f;
defparam empty_RNO.sum_lutc_input="datac";
  cycloneive_lcell_comb wr_addr_RNO_2_ (
	.combout(un8_wr_addr_t_sum2_0_g0),
	.dataa(wr_addr[2]),
	.datab(un8_wr_addr_t_anc1),
	.datac(VCC),
	.datad(VCC)
);
defparam wr_addr_RNO_2_.lut_mask=16'h6666;
defparam wr_addr_RNO_2_.sum_lutc_input="datac";
// @10:71
  cycloneive_lcell_comb un10_rd_addr_t_anc2_cZ (
	.combout(un10_rd_addr_t_anc2),
	.dataa(rd_addr[0]),
	.datab(rd_addr[1]),
	.datac(rd_addr[2]),
	.datad(rd_addr_t)
);
defparam un10_rd_addr_t_anc2_cZ.lut_mask=16'h8000;
defparam un10_rd_addr_t_anc2_cZ.sum_lutc_input="datac";
// @10:71
  cycloneive_lcell_comb un10_rd_addr_t_sum2_cZ (
	.combout(un10_rd_addr_t_sum2),
	.dataa(rd_addr[0]),
	.datab(rd_addr[1]),
	.datac(rd_addr[2]),
	.datad(rd_addr_t)
);
defparam un10_rd_addr_t_sum2_cZ.lut_mask=16'h78f0;
defparam un10_rd_addr_t_sum2_cZ.sum_lutc_input="datac";
  cycloneive_lcell_comb wr_addr_RNO_4_ (
	.combout(un8_wr_addr_t_sum4_0_g0),
	.dataa(wr_addr[2]),
	.datab(wr_addr[3]),
	.datac(wr_addr[4]),
	.datad(un8_wr_addr_t_anc1)
);
defparam wr_addr_RNO_4_.lut_mask=16'h78f0;
defparam wr_addr_RNO_4_.sum_lutc_input="datac";
// @10:71
  cycloneive_lcell_comb un10_rd_addr_t_sum3_cZ (
	.combout(un10_rd_addr_t_sum3),
	.dataa(rd_addr[3]),
	.datab(un10_rd_addr_t_anc2),
	.datac(VCC),
	.datad(VCC)
);
defparam un10_rd_addr_t_sum3_cZ.lut_mask=16'h6666;
defparam un10_rd_addr_t_sum3_cZ.sum_lutc_input="datac";
  cycloneive_lcell_comb wr_addr_RNO_3_ (
	.combout(un8_wr_addr_t_sum3_0_g0),
	.dataa(wr_addr[2]),
	.datab(wr_addr[3]),
	.datac(un8_wr_addr_t_anc1),
	.datad(VCC)
);
defparam wr_addr_RNO_3_.lut_mask=16'h6c6c;
defparam wr_addr_RNO_3_.sum_lutc_input="datac";
  cycloneive_lcell_comb rd_addr_RNO_5_ (
	.combout(un10_rd_addr_t_sum5_0_g0),
	.dataa(rd_addr[3]),
	.datab(rd_addr[4]),
	.datac(rd_addr[5]),
	.datad(un10_rd_addr_t_anc2)
);
defparam rd_addr_RNO_5_.lut_mask=16'h78f0;
defparam rd_addr_RNO_5_.sum_lutc_input="datac";
// @10:71
  cycloneive_lcell_comb un10_rd_addr_t_sum4_cZ (
	.combout(un10_rd_addr_t_sum4),
	.dataa(rd_addr[3]),
	.datab(rd_addr[4]),
	.datac(un10_rd_addr_t_anc2),
	.datad(VCC)
);
defparam un10_rd_addr_t_sum4_cZ.lut_mask=16'h6c6c;
defparam un10_rd_addr_t_sum4_cZ.sum_lutc_input="datac";
  cycloneive_lcell_comb wr_addr_RNO_5_ (
	.combout(un8_wr_addr_t_sum5_0_g0),
	.dataa(wr_addr[2]),
	.datab(wr_addr[5]),
	.datac(un8_wr_addr_t_sum5_0_g1_0),
	.datad(un8_wr_addr_t_anc1)
);
defparam wr_addr_RNO_5_.lut_mask=16'h6ccc;
defparam wr_addr_RNO_5_.sum_lutc_input="datac";
  cycloneive_lcell_comb wr_addr_RNO_0_ (
	.combout(un8_wr_addr_t_axb0_0_g0_x),
	.dataa(img_wr_en_c),
	.datab(wr_addr[0]),
	.datac(img_full_1z),
	.datad(VCC)
);
defparam wr_addr_RNO_0_.lut_mask=16'hc6c6;
defparam wr_addr_RNO_0_.sum_lutc_input="datac";
// @14:87
  cycloneive_lcell_comb un1_img_wr_en_x (
	.combout(un1_img_wr_en_x_1z),
	.dataa(img_wr_en_c),
	.datab(img_full_1z),
	.datac(VCC),
	.datad(VCC)
);
defparam un1_img_wr_en_x.lut_mask=16'h2222;
defparam un1_img_wr_en_x.sum_lutc_input="datac";
// @10:35
  altsyncram fifo_buf (
	.q_b({img_gs_fifo_dout_23, img_gs_fifo_dout_22, img_gs_fifo_dout_21, img_gs_fifo_dout_20, img_gs_fifo_dout_19, img_gs_fifo_dout_18, img_gs_fifo_dout_17, img_gs_fifo_dout_16, img_gs_fifo_dout_15, img_gs_fifo_dout_14, img_gs_fifo_dout_13, img_gs_fifo_dout_12, img_gs_fifo_dout_11, img_gs_fifo_dout_10, img_gs_fifo_dout_9, img_gs_fifo_dout_8, img_gs_fifo_dout_7, img_gs_fifo_dout_6, img_gs_fifo_dout_5, img_gs_fifo_dout_4, img_gs_fifo_dout_3, img_gs_fifo_dout_2, img_gs_fifo_dout_1, img_gs_fifo_dout_0}),
	.data_a({img_din_c_23, img_din_c_22, img_din_c_21, img_din_c_20, img_din_c_19, img_din_c_18, img_din_c_17, img_din_c_16, img_din_c_15, img_din_c_14, img_din_c_13, img_din_c_12, img_din_c_11, img_din_c_10, img_din_c_9, img_din_c_8, img_din_c_7, img_din_c_6, img_din_c_5, img_din_c_4, img_din_c_3, img_din_c_2, img_din_c_1, img_din_c_0}),
	.address_a(wr_addr[4:0]),
	.wren_a(un1_img_wr_en_x_1z),
	.rden_a(GND),
	.data_b({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.address_b({un10_rd_addr_t_sum4, un10_rd_addr_t_sum3, un10_rd_addr_t_sum2, un10_rd_addr_t_sum1, un10_rd_addr_t_axb0}),
	.wren_b(GND),
	.rden_b(VCC),
	.clock0(clock_c),
	.clock1(VCC),
	.clocken0(VCC),
	.clocken1(VCC),
	.clocken2(VCC),
	.clocken3(VCC),
	.addressstall_a(GND),
	.addressstall_b(GND),
	.aclr0(GND),
	.aclr1(GND)
);
defparam fifo_buf.read_during_write_mode_mixed_ports =  "OLD_DATA";
defparam fifo_buf.wrcontrol_aclr_b =  "NONE";
defparam fifo_buf.rdcontrol_aclr_b =  "NONE";
defparam fifo_buf.indata_aclr_b =  "NONE";
defparam fifo_buf.address_aclr_b =  "NONE";
defparam fifo_buf.outdata_aclr_b =  "NONE";
defparam fifo_buf.wrcontrol_wraddress_reg_b =  "CLOCK0";
defparam fifo_buf.rdcontrol_reg_b =  "CLOCK0";
defparam fifo_buf.indata_reg_b =  "CLOCK0";
defparam fifo_buf.address_reg_b =  "CLOCK0";
defparam fifo_buf.outdata_reg_b =  "UNREGISTERED";
defparam fifo_buf.wrcontrol_aclr_a =  "NONE";
defparam fifo_buf.indata_aclr_a =  "NONE";
defparam fifo_buf.address_aclr_a =  "NONE";
defparam fifo_buf.outdata_aclr_a =  "NONE";
defparam fifo_buf.outdata_reg_a =  "UNREGISTERED";
defparam fifo_buf.operation_mode =  "DUAL_PORT";
defparam fifo_buf.clock_enable_input_b =  "ALTERNATE";
defparam fifo_buf.clock_enable_input_a =  "ALTERNATE";
defparam fifo_buf.clock_enable_output_b =  "NORMAL";
defparam fifo_buf.clock_enable_output_a =  "NORMAL";
defparam fifo_buf.intended_device_family =  "CYCLONE IVE";
defparam fifo_buf.numwords_b =  32;
defparam fifo_buf.numwords_a =  32;
defparam fifo_buf.lpm_type =  "altsyncram";
defparam fifo_buf.init_file =  "UNUSED";
defparam fifo_buf.ram_block_type =  "AUTO";
defparam fifo_buf.widthad_b =  5;
defparam fifo_buf.width_b =  24;
defparam fifo_buf.widthad_a =  5;
defparam fifo_buf.width_a =  24;
  assign  reset_c_i = ~ reset_c;
endmodule /* fifo_24s_32s_6s_0 */

// VQM4.1+ 
module fifo_24s_32s_6s_1 (
  img_din_c_0,
  img_din_c_1,
  img_din_c_2,
  img_din_c_3,
  img_din_c_4,
  img_din_c_5,
  img_din_c_6,
  img_din_c_7,
  img_din_c_8,
  img_din_c_9,
  img_din_c_10,
  img_din_c_11,
  img_din_c_12,
  img_din_c_13,
  img_din_c_14,
  img_din_c_15,
  img_din_c_16,
  img_din_c_17,
  img_din_c_18,
  img_din_c_19,
  img_din_c_20,
  img_din_c_21,
  img_din_c_22,
  img_din_c_23,
  img_hl_fifo_dout_0,
  img_hl_fifo_dout_1,
  img_hl_fifo_dout_2,
  img_hl_fifo_dout_3,
  img_hl_fifo_dout_4,
  img_hl_fifo_dout_5,
  img_hl_fifo_dout_6,
  img_hl_fifo_dout_7,
  img_hl_fifo_dout_8,
  img_hl_fifo_dout_9,
  img_hl_fifo_dout_10,
  img_hl_fifo_dout_11,
  img_hl_fifo_dout_12,
  img_hl_fifo_dout_13,
  img_hl_fifo_dout_14,
  img_hl_fifo_dout_15,
  img_hl_fifo_dout_16,
  img_hl_fifo_dout_17,
  img_hl_fifo_dout_18,
  img_hl_fifo_dout_19,
  img_hl_fifo_dout_20,
  img_hl_fifo_dout_21,
  img_hl_fifo_dout_22,
  img_hl_fifo_dout_23,
  un1_img_wr_en_x,
  img_full,
  img_wr_en_c,
  mask_rd_en,
  full_0_1z,
  full_2_1z,
  full_3_1z,
  empty_1z,
  reset_c,
  clock_c
)
;
input img_din_c_0 ;
input img_din_c_1 ;
input img_din_c_2 ;
input img_din_c_3 ;
input img_din_c_4 ;
input img_din_c_5 ;
input img_din_c_6 ;
input img_din_c_7 ;
input img_din_c_8 ;
input img_din_c_9 ;
input img_din_c_10 ;
input img_din_c_11 ;
input img_din_c_12 ;
input img_din_c_13 ;
input img_din_c_14 ;
input img_din_c_15 ;
input img_din_c_16 ;
input img_din_c_17 ;
input img_din_c_18 ;
input img_din_c_19 ;
input img_din_c_20 ;
input img_din_c_21 ;
input img_din_c_22 ;
input img_din_c_23 ;
output img_hl_fifo_dout_0 ;
output img_hl_fifo_dout_1 ;
output img_hl_fifo_dout_2 ;
output img_hl_fifo_dout_3 ;
output img_hl_fifo_dout_4 ;
output img_hl_fifo_dout_5 ;
output img_hl_fifo_dout_6 ;
output img_hl_fifo_dout_7 ;
output img_hl_fifo_dout_8 ;
output img_hl_fifo_dout_9 ;
output img_hl_fifo_dout_10 ;
output img_hl_fifo_dout_11 ;
output img_hl_fifo_dout_12 ;
output img_hl_fifo_dout_13 ;
output img_hl_fifo_dout_14 ;
output img_hl_fifo_dout_15 ;
output img_hl_fifo_dout_16 ;
output img_hl_fifo_dout_17 ;
output img_hl_fifo_dout_18 ;
output img_hl_fifo_dout_19 ;
output img_hl_fifo_dout_20 ;
output img_hl_fifo_dout_21 ;
output img_hl_fifo_dout_22 ;
output img_hl_fifo_dout_23 ;
input un1_img_wr_en_x ;
input img_full ;
input img_wr_en_c ;
input mask_rd_en ;
output full_0_1z ;
output full_2_1z ;
output full_3_1z ;
output empty_1z ;
input reset_c ;
input clock_c ;
wire img_din_c_0 ;
wire img_din_c_1 ;
wire img_din_c_2 ;
wire img_din_c_3 ;
wire img_din_c_4 ;
wire img_din_c_5 ;
wire img_din_c_6 ;
wire img_din_c_7 ;
wire img_din_c_8 ;
wire img_din_c_9 ;
wire img_din_c_10 ;
wire img_din_c_11 ;
wire img_din_c_12 ;
wire img_din_c_13 ;
wire img_din_c_14 ;
wire img_din_c_15 ;
wire img_din_c_16 ;
wire img_din_c_17 ;
wire img_din_c_18 ;
wire img_din_c_19 ;
wire img_din_c_20 ;
wire img_din_c_21 ;
wire img_din_c_22 ;
wire img_din_c_23 ;
wire img_hl_fifo_dout_0 ;
wire img_hl_fifo_dout_1 ;
wire img_hl_fifo_dout_2 ;
wire img_hl_fifo_dout_3 ;
wire img_hl_fifo_dout_4 ;
wire img_hl_fifo_dout_5 ;
wire img_hl_fifo_dout_6 ;
wire img_hl_fifo_dout_7 ;
wire img_hl_fifo_dout_8 ;
wire img_hl_fifo_dout_9 ;
wire img_hl_fifo_dout_10 ;
wire img_hl_fifo_dout_11 ;
wire img_hl_fifo_dout_12 ;
wire img_hl_fifo_dout_13 ;
wire img_hl_fifo_dout_14 ;
wire img_hl_fifo_dout_15 ;
wire img_hl_fifo_dout_16 ;
wire img_hl_fifo_dout_17 ;
wire img_hl_fifo_dout_18 ;
wire img_hl_fifo_dout_19 ;
wire img_hl_fifo_dout_20 ;
wire img_hl_fifo_dout_21 ;
wire img_hl_fifo_dout_22 ;
wire img_hl_fifo_dout_23 ;
wire un1_img_wr_en_x ;
wire img_full ;
wire img_wr_en_c ;
wire mask_rd_en ;
wire full_0_1z ;
wire full_2_1z ;
wire full_3_1z ;
wire empty_1z ;
wire reset_c ;
wire clock_c ;
wire [5:0] rd_addr;
wire [5:0] wr_addr;
wire [23:0] q_a;
wire un10_rd_addr_t_sum5_0_g0 ;
wire un10_rd_addr_t_sum4 ;
wire un10_rd_addr_t_sum3 ;
wire un10_rd_addr_t_sum2 ;
wire un10_rd_addr_t_sum1 ;
wire un10_rd_addr_t_axb0 ;
wire un8_wr_addr_t_sum5_0_g0 ;
wire un8_wr_addr_t_sum4_0_g0 ;
wire un8_wr_addr_t_sum3_0_g0 ;
wire un8_wr_addr_t_sum2_0_g0 ;
wire un8_wr_addr_t_sum1_0_g0 ;
wire un8_wr_addr_t_axb0_0_g0_x ;
wire un1_empty_NE_i_0_g0 ;
wire un1_empty_a_4_add0 ;
wire un1_empty_a_4_carry_0 ;
wire un1_empty_a_4_add1 ;
wire un1_empty_a_4_carry_1 ;
wire un1_empty_a_4_add2 ;
wire un1_empty_a_4_carry_2 ;
wire un1_empty_a_4_add3 ;
wire un1_empty_a_4_carry_3 ;
wire un1_empty_a_4_add4 ;
wire un1_empty_a_4_carry_4 ;
wire un1_empty_a_4_add5 ;
wire empty_t_NE_0 ;
wire rd_addr_t ;
wire un8_wr_addr_t_anc1 ;
wire un1_empty_NE_i_0_g0_a ;
wire un10_rd_addr_t_anc2 ;
wire un8_wr_addr_t_anc2 ;
wire GND ;
wire VCC ;
wire N_221 ;
wire N_220 ;
wire N_219 ;
wire N_218 ;
wire N_217 ;
wire N_216 ;
wire N_215 ;
wire N_214 ;
wire N_213 ;
wire N_212 ;
wire N_211 ;
wire N_210 ;
wire N_209 ;
wire N_208 ;
wire N_207 ;
wire N_206 ;
wire N_205 ;
wire N_204 ;
wire N_203 ;
wire N_202 ;
wire N_201 ;
wire N_200 ;
wire N_199 ;
wire N_198 ;
wire reset_c_i ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @10:55
  dffeas rd_addr_5_ (
	.q(rd_addr[5]),
	.d(un10_rd_addr_t_sum5_0_g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_5_.is_wysiwyg="TRUE";
// @10:55
  dffeas rd_addr_4_ (
	.q(rd_addr[4]),
	.d(un10_rd_addr_t_sum4),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_4_.is_wysiwyg="TRUE";
// @10:55
  dffeas rd_addr_3_ (
	.q(rd_addr[3]),
	.d(un10_rd_addr_t_sum3),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_3_.is_wysiwyg="TRUE";
// @10:55
  dffeas rd_addr_2_ (
	.q(rd_addr[2]),
	.d(un10_rd_addr_t_sum2),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_2_.is_wysiwyg="TRUE";
// @10:55
  dffeas rd_addr_1_ (
	.q(rd_addr[1]),
	.d(un10_rd_addr_t_sum1),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_1_.is_wysiwyg="TRUE";
// @10:55
  dffeas rd_addr_0_ (
	.q(rd_addr[0]),
	.d(un10_rd_addr_t_axb0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_0_.is_wysiwyg="TRUE";
// @10:42
  dffeas wr_addr_5_ (
	.q(wr_addr[5]),
	.d(un8_wr_addr_t_sum5_0_g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_5_.is_wysiwyg="TRUE";
// @10:42
  dffeas wr_addr_4_ (
	.q(wr_addr[4]),
	.d(un8_wr_addr_t_sum4_0_g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_4_.is_wysiwyg="TRUE";
// @10:42
  dffeas wr_addr_3_ (
	.q(wr_addr[3]),
	.d(un8_wr_addr_t_sum3_0_g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_3_.is_wysiwyg="TRUE";
// @10:42
  dffeas wr_addr_2_ (
	.q(wr_addr[2]),
	.d(un8_wr_addr_t_sum2_0_g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_2_.is_wysiwyg="TRUE";
// @10:42
  dffeas wr_addr_1_ (
	.q(wr_addr[1]),
	.d(un8_wr_addr_t_sum1_0_g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_1_.is_wysiwyg="TRUE";
// @10:42
  dffeas wr_addr_0_ (
	.q(wr_addr[0]),
	.d(un8_wr_addr_t_axb0_0_g0_x),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_0_.is_wysiwyg="TRUE";
// @10:63
  dffeas empty (
	.q(empty_1z),
	.d(un1_empty_NE_i_0_g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam empty.is_wysiwyg="TRUE";
// @10:68
  cycloneive_lcell_comb p_empty_un1_empty_a_4_add0 (
	.combout(un1_empty_a_4_add0),
	.cout(un1_empty_a_4_carry_0),
	.dataa(wr_addr[0]),
	.datab(rd_addr[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam p_empty_un1_empty_a_4_add0.lut_mask=16'h9944;
defparam p_empty_un1_empty_a_4_add0.sum_lutc_input="cin";
// @10:68
  cycloneive_lcell_comb p_empty_un1_empty_a_4_add1 (
	.combout(un1_empty_a_4_add1),
	.cout(un1_empty_a_4_carry_1),
	.dataa(wr_addr[1]),
	.datab(rd_addr[1]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_empty_a_4_carry_0)
);
defparam p_empty_un1_empty_a_4_add1.lut_mask=16'h69d4;
defparam p_empty_un1_empty_a_4_add1.sum_lutc_input="cin";
// @10:68
  cycloneive_lcell_comb p_empty_un1_empty_a_4_add2 (
	.combout(un1_empty_a_4_add2),
	.cout(un1_empty_a_4_carry_2),
	.dataa(wr_addr[2]),
	.datab(rd_addr[2]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_empty_a_4_carry_1)
);
defparam p_empty_un1_empty_a_4_add2.lut_mask=16'h69d4;
defparam p_empty_un1_empty_a_4_add2.sum_lutc_input="cin";
// @10:68
  cycloneive_lcell_comb p_empty_un1_empty_a_4_add3 (
	.combout(un1_empty_a_4_add3),
	.cout(un1_empty_a_4_carry_3),
	.dataa(wr_addr[3]),
	.datab(rd_addr[3]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_empty_a_4_carry_2)
);
defparam p_empty_un1_empty_a_4_add3.lut_mask=16'h69d4;
defparam p_empty_un1_empty_a_4_add3.sum_lutc_input="cin";
// @10:68
  cycloneive_lcell_comb p_empty_un1_empty_a_4_add4 (
	.combout(un1_empty_a_4_add4),
	.cout(un1_empty_a_4_carry_4),
	.dataa(wr_addr[4]),
	.datab(rd_addr[4]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_empty_a_4_carry_3)
);
defparam p_empty_un1_empty_a_4_add4.lut_mask=16'h69d4;
defparam p_empty_un1_empty_a_4_add4.sum_lutc_input="cin";
// @10:68
  cycloneive_lcell_comb p_empty_un1_empty_a_4_add5 (
	.combout(un1_empty_a_4_add5),
	.dataa(wr_addr[5]),
	.datab(rd_addr[5]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_empty_a_4_carry_4)
);
defparam p_empty_un1_empty_a_4_add5.lut_mask=16'h6969;
defparam p_empty_un1_empty_a_4_add5.sum_lutc_input="cin";
// @10:74
  cycloneive_lcell_comb full_3 (
	.combout(full_3_1z),
	.dataa(rd_addr[3]),
	.datab(wr_addr[3]),
	.datac(rd_addr[2]),
	.datad(wr_addr[2])
);
defparam full_3.lut_mask=16'h9009;
defparam full_3.sum_lutc_input="datac";
// @10:74
  cycloneive_lcell_comb full_2 (
	.combout(full_2_1z),
	.dataa(rd_addr[1]),
	.datab(wr_addr[1]),
	.datac(rd_addr[0]),
	.datad(wr_addr[0])
);
defparam full_2.lut_mask=16'h9009;
defparam full_2.sum_lutc_input="datac";
// @10:73
  cycloneive_lcell_comb empty_t_NE_0_cZ (
	.combout(empty_t_NE_0),
	.dataa(rd_addr[5]),
	.datab(wr_addr[5]),
	.datac(rd_addr[4]),
	.datad(wr_addr[4])
);
defparam empty_t_NE_0_cZ.lut_mask=16'h6ff6;
defparam empty_t_NE_0_cZ.sum_lutc_input="datac";
// @10:74
  cycloneive_lcell_comb full_0 (
	.combout(full_0_1z),
	.dataa(rd_addr[5]),
	.datab(wr_addr[5]),
	.datac(rd_addr[4]),
	.datad(wr_addr[4])
);
defparam full_0.lut_mask=16'h6006;
defparam full_0.sum_lutc_input="datac";
// @10:71
  cycloneive_lcell_comb rd_addr_t_cZ (
	.combout(rd_addr_t),
	.dataa(empty_t_NE_0),
	.datab(full_2_1z),
	.datac(full_3_1z),
	.datad(mask_rd_en)
);
defparam rd_addr_t_cZ.lut_mask=16'hbf00;
defparam rd_addr_t_cZ.sum_lutc_input="datac";
// @10:71
  cycloneive_lcell_comb un10_rd_addr_t_axb0_cZ (
	.combout(un10_rd_addr_t_axb0),
	.dataa(rd_addr[0]),
	.datab(rd_addr_t),
	.datac(VCC),
	.datad(VCC)
);
defparam un10_rd_addr_t_axb0_cZ.lut_mask=16'h6666;
defparam un10_rd_addr_t_axb0_cZ.sum_lutc_input="datac";
// @10:71
  cycloneive_lcell_comb un10_rd_addr_t_sum1_cZ (
	.combout(un10_rd_addr_t_sum1),
	.dataa(rd_addr[0]),
	.datab(rd_addr[1]),
	.datac(rd_addr_t),
	.datad(VCC)
);
defparam un10_rd_addr_t_sum1_cZ.lut_mask=16'h6c6c;
defparam un10_rd_addr_t_sum1_cZ.sum_lutc_input="datac";
// @10:72
  cycloneive_lcell_comb un8_wr_addr_t_anc1_cZ (
	.combout(un8_wr_addr_t_anc1),
	.dataa(img_wr_en_c),
	.datab(wr_addr[0]),
	.datac(wr_addr[1]),
	.datad(img_full)
);
defparam un8_wr_addr_t_anc1_cZ.lut_mask=16'h0080;
defparam un8_wr_addr_t_anc1_cZ.sum_lutc_input="datac";
  cycloneive_lcell_comb wr_addr_RNO_1_ (
	.combout(un8_wr_addr_t_sum1_0_g0),
	.dataa(img_wr_en_c),
	.datab(wr_addr[0]),
	.datac(wr_addr[1]),
	.datad(img_full)
);
defparam wr_addr_RNO_1_.lut_mask=16'hf078;
defparam wr_addr_RNO_1_.sum_lutc_input="datac";
  cycloneive_lcell_comb empty_RNO_0 (
	.combout(un1_empty_NE_i_0_g0_a),
	.dataa(un1_empty_a_4_add1),
	.datab(un1_empty_a_4_add2),
	.datac(un1_empty_a_4_add3),
	.datad(un1_empty_a_4_add4)
);
defparam empty_RNO_0.lut_mask=16'h7fff;
defparam empty_RNO_0.sum_lutc_input="datac";
  cycloneive_lcell_comb empty_RNO (
	.combout(un1_empty_NE_i_0_g0),
	.dataa(un1_empty_a_4_add0),
	.datab(un1_empty_a_4_add5),
	.datac(rd_addr_t),
	.datad(un1_empty_NE_i_0_g0_a)
);
defparam empty_RNO.lut_mask=16'hffb7;
defparam empty_RNO.sum_lutc_input="datac";
  cycloneive_lcell_comb wr_addr_RNO_2_ (
	.combout(un8_wr_addr_t_sum2_0_g0),
	.dataa(wr_addr[2]),
	.datab(un8_wr_addr_t_anc1),
	.datac(VCC),
	.datad(VCC)
);
defparam wr_addr_RNO_2_.lut_mask=16'h6666;
defparam wr_addr_RNO_2_.sum_lutc_input="datac";
// @10:71
  cycloneive_lcell_comb un10_rd_addr_t_anc2_cZ (
	.combout(un10_rd_addr_t_anc2),
	.dataa(rd_addr[0]),
	.datab(rd_addr[1]),
	.datac(rd_addr[2]),
	.datad(rd_addr_t)
);
defparam un10_rd_addr_t_anc2_cZ.lut_mask=16'h8000;
defparam un10_rd_addr_t_anc2_cZ.sum_lutc_input="datac";
// @10:71
  cycloneive_lcell_comb un10_rd_addr_t_sum2_cZ (
	.combout(un10_rd_addr_t_sum2),
	.dataa(rd_addr[0]),
	.datab(rd_addr[1]),
	.datac(rd_addr[2]),
	.datad(rd_addr_t)
);
defparam un10_rd_addr_t_sum2_cZ.lut_mask=16'h78f0;
defparam un10_rd_addr_t_sum2_cZ.sum_lutc_input="datac";
// @10:72
  cycloneive_lcell_comb un8_wr_addr_t_anc2_cZ (
	.combout(un8_wr_addr_t_anc2),
	.dataa(wr_addr[2]),
	.datab(un8_wr_addr_t_anc1),
	.datac(VCC),
	.datad(VCC)
);
defparam un8_wr_addr_t_anc2_cZ.lut_mask=16'h8888;
defparam un8_wr_addr_t_anc2_cZ.sum_lutc_input="datac";
  cycloneive_lcell_comb wr_addr_RNO_4_ (
	.combout(un8_wr_addr_t_sum4_0_g0),
	.dataa(wr_addr[2]),
	.datab(wr_addr[3]),
	.datac(wr_addr[4]),
	.datad(un8_wr_addr_t_anc1)
);
defparam wr_addr_RNO_4_.lut_mask=16'h78f0;
defparam wr_addr_RNO_4_.sum_lutc_input="datac";
  cycloneive_lcell_comb wr_addr_RNO_3_ (
	.combout(un8_wr_addr_t_sum3_0_g0),
	.dataa(wr_addr[2]),
	.datab(wr_addr[3]),
	.datac(un8_wr_addr_t_anc1),
	.datad(VCC)
);
defparam wr_addr_RNO_3_.lut_mask=16'h6c6c;
defparam wr_addr_RNO_3_.sum_lutc_input="datac";
// @10:71
  cycloneive_lcell_comb un10_rd_addr_t_sum3_cZ (
	.combout(un10_rd_addr_t_sum3),
	.dataa(rd_addr[3]),
	.datab(un10_rd_addr_t_anc2),
	.datac(VCC),
	.datad(VCC)
);
defparam un10_rd_addr_t_sum3_cZ.lut_mask=16'h6666;
defparam un10_rd_addr_t_sum3_cZ.sum_lutc_input="datac";
  cycloneive_lcell_comb wr_addr_RNO_5_ (
	.combout(un8_wr_addr_t_sum5_0_g0),
	.dataa(wr_addr[3]),
	.datab(wr_addr[4]),
	.datac(wr_addr[5]),
	.datad(un8_wr_addr_t_anc2)
);
defparam wr_addr_RNO_5_.lut_mask=16'h78f0;
defparam wr_addr_RNO_5_.sum_lutc_input="datac";
  cycloneive_lcell_comb rd_addr_RNO_5_ (
	.combout(un10_rd_addr_t_sum5_0_g0),
	.dataa(rd_addr[3]),
	.datab(rd_addr[4]),
	.datac(rd_addr[5]),
	.datad(un10_rd_addr_t_anc2)
);
defparam rd_addr_RNO_5_.lut_mask=16'h78f0;
defparam rd_addr_RNO_5_.sum_lutc_input="datac";
// @10:71
  cycloneive_lcell_comb un10_rd_addr_t_sum4_cZ (
	.combout(un10_rd_addr_t_sum4),
	.dataa(rd_addr[3]),
	.datab(rd_addr[4]),
	.datac(un10_rd_addr_t_anc2),
	.datad(VCC)
);
defparam un10_rd_addr_t_sum4_cZ.lut_mask=16'h6c6c;
defparam un10_rd_addr_t_sum4_cZ.sum_lutc_input="datac";
  cycloneive_lcell_comb wr_addr_RNO_0_ (
	.combout(un8_wr_addr_t_axb0_0_g0_x),
	.dataa(img_wr_en_c),
	.datab(wr_addr[0]),
	.datac(img_full),
	.datad(VCC)
);
defparam wr_addr_RNO_0_.lut_mask=16'hc6c6;
defparam wr_addr_RNO_0_.sum_lutc_input="datac";
// @10:35
  altsyncram fifo_buf (
	.q_b({img_hl_fifo_dout_23, img_hl_fifo_dout_22, img_hl_fifo_dout_21, img_hl_fifo_dout_20, img_hl_fifo_dout_19, img_hl_fifo_dout_18, img_hl_fifo_dout_17, img_hl_fifo_dout_16, img_hl_fifo_dout_15, img_hl_fifo_dout_14, img_hl_fifo_dout_13, img_hl_fifo_dout_12, img_hl_fifo_dout_11, img_hl_fifo_dout_10, img_hl_fifo_dout_9, img_hl_fifo_dout_8, img_hl_fifo_dout_7, img_hl_fifo_dout_6, img_hl_fifo_dout_5, img_hl_fifo_dout_4, img_hl_fifo_dout_3, img_hl_fifo_dout_2, img_hl_fifo_dout_1, img_hl_fifo_dout_0}),
	.data_a({img_din_c_23, img_din_c_22, img_din_c_21, img_din_c_20, img_din_c_19, img_din_c_18, img_din_c_17, img_din_c_16, img_din_c_15, img_din_c_14, img_din_c_13, img_din_c_12, img_din_c_11, img_din_c_10, img_din_c_9, img_din_c_8, img_din_c_7, img_din_c_6, img_din_c_5, img_din_c_4, img_din_c_3, img_din_c_2, img_din_c_1, img_din_c_0}),
	.address_a(wr_addr[4:0]),
	.wren_a(un1_img_wr_en_x),
	.rden_a(GND),
	.data_b({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.address_b({un10_rd_addr_t_sum4, un10_rd_addr_t_sum3, un10_rd_addr_t_sum2, un10_rd_addr_t_sum1, un10_rd_addr_t_axb0}),
	.wren_b(GND),
	.rden_b(VCC),
	.clock0(clock_c),
	.clock1(VCC),
	.clocken0(VCC),
	.clocken1(VCC),
	.clocken2(VCC),
	.clocken3(VCC),
	.addressstall_a(GND),
	.addressstall_b(GND),
	.aclr0(GND),
	.aclr1(GND)
);
defparam fifo_buf.read_during_write_mode_mixed_ports =  "OLD_DATA";
defparam fifo_buf.wrcontrol_aclr_b =  "NONE";
defparam fifo_buf.rdcontrol_aclr_b =  "NONE";
defparam fifo_buf.indata_aclr_b =  "NONE";
defparam fifo_buf.address_aclr_b =  "NONE";
defparam fifo_buf.outdata_aclr_b =  "NONE";
defparam fifo_buf.wrcontrol_wraddress_reg_b =  "CLOCK0";
defparam fifo_buf.rdcontrol_reg_b =  "CLOCK0";
defparam fifo_buf.indata_reg_b =  "CLOCK0";
defparam fifo_buf.address_reg_b =  "CLOCK0";
defparam fifo_buf.outdata_reg_b =  "UNREGISTERED";
defparam fifo_buf.wrcontrol_aclr_a =  "NONE";
defparam fifo_buf.indata_aclr_a =  "NONE";
defparam fifo_buf.address_aclr_a =  "NONE";
defparam fifo_buf.outdata_aclr_a =  "NONE";
defparam fifo_buf.outdata_reg_a =  "UNREGISTERED";
defparam fifo_buf.operation_mode =  "DUAL_PORT";
defparam fifo_buf.clock_enable_input_b =  "ALTERNATE";
defparam fifo_buf.clock_enable_input_a =  "ALTERNATE";
defparam fifo_buf.clock_enable_output_b =  "NORMAL";
defparam fifo_buf.clock_enable_output_a =  "NORMAL";
defparam fifo_buf.intended_device_family =  "CYCLONE IVE";
defparam fifo_buf.numwords_b =  32;
defparam fifo_buf.numwords_a =  32;
defparam fifo_buf.lpm_type =  "altsyncram";
defparam fifo_buf.init_file =  "UNUSED";
defparam fifo_buf.ram_block_type =  "AUTO";
defparam fifo_buf.widthad_b =  5;
defparam fifo_buf.width_b =  24;
defparam fifo_buf.widthad_a =  5;
defparam fifo_buf.width_a =  24;
  assign  reset_c_i = ~ reset_c;
endmodule /* fifo_24s_32s_6s_1 */

// VQM4.1+ 
module grayscale (
  out_din_7,
  out_din_6,
  out_din_5,
  out_din_4,
  out_din_3,
  out_din_2,
  out_din_1,
  out_din_0,
  base_fifo_dout_0,
  base_fifo_dout_1,
  base_fifo_dout_2,
  base_fifo_dout_3,
  base_fifo_dout_4,
  base_fifo_dout_5,
  base_fifo_dout_6,
  base_fifo_dout_7,
  base_fifo_dout_8,
  base_fifo_dout_16,
  base_fifo_dout_9,
  base_fifo_dout_17,
  base_fifo_dout_10,
  base_fifo_dout_18,
  base_fifo_dout_11,
  base_fifo_dout_19,
  base_fifo_dout_12,
  base_fifo_dout_20,
  base_fifo_dout_13,
  base_fifo_dout_21,
  base_fifo_dout_14,
  base_fifo_dout_22,
  base_fifo_dout_15,
  base_fifo_dout_23,
  state_0,
  mult1_un40_sum_m_combout_0_0,
  mult1_un40_sum_0_sum2,
  mult1_un40_sum_1_anc2,
  full_3,
  full_2,
  CO0_0,
  un19_wr_addr_t_axb0_0_g1,
  empty,
  un2_gs_c_add8_1z,
  gs_1_0_0__g0_i_o4,
  reset_c,
  clock_c
)
;
output out_din_7 ;
output out_din_6 ;
output out_din_5 ;
output out_din_4 ;
output out_din_3 ;
output out_din_2 ;
output out_din_1 ;
output out_din_0 ;
input base_fifo_dout_0 ;
input base_fifo_dout_1 ;
input base_fifo_dout_2 ;
input base_fifo_dout_3 ;
input base_fifo_dout_4 ;
input base_fifo_dout_5 ;
input base_fifo_dout_6 ;
input base_fifo_dout_7 ;
input base_fifo_dout_8 ;
input base_fifo_dout_16 ;
input base_fifo_dout_9 ;
input base_fifo_dout_17 ;
input base_fifo_dout_10 ;
input base_fifo_dout_18 ;
input base_fifo_dout_11 ;
input base_fifo_dout_19 ;
input base_fifo_dout_12 ;
input base_fifo_dout_20 ;
input base_fifo_dout_13 ;
input base_fifo_dout_21 ;
input base_fifo_dout_14 ;
input base_fifo_dout_22 ;
input base_fifo_dout_15 ;
input base_fifo_dout_23 ;
output state_0 ;
input mult1_un40_sum_m_combout_0_0 ;
output mult1_un40_sum_0_sum2 ;
output mult1_un40_sum_1_anc2 ;
input full_3 ;
input full_2 ;
output CO0_0 ;
input un19_wr_addr_t_axb0_0_g1 ;
input empty ;
output un2_gs_c_add8_1z ;
output gs_1_0_0__g0_i_o4 ;
input reset_c ;
input clock_c ;
wire out_din_7 ;
wire out_din_6 ;
wire out_din_5 ;
wire out_din_4 ;
wire out_din_3 ;
wire out_din_2 ;
wire out_din_1 ;
wire out_din_0 ;
wire base_fifo_dout_0 ;
wire base_fifo_dout_1 ;
wire base_fifo_dout_2 ;
wire base_fifo_dout_3 ;
wire base_fifo_dout_4 ;
wire base_fifo_dout_5 ;
wire base_fifo_dout_6 ;
wire base_fifo_dout_7 ;
wire base_fifo_dout_8 ;
wire base_fifo_dout_16 ;
wire base_fifo_dout_9 ;
wire base_fifo_dout_17 ;
wire base_fifo_dout_10 ;
wire base_fifo_dout_18 ;
wire base_fifo_dout_11 ;
wire base_fifo_dout_19 ;
wire base_fifo_dout_12 ;
wire base_fifo_dout_20 ;
wire base_fifo_dout_13 ;
wire base_fifo_dout_21 ;
wire base_fifo_dout_14 ;
wire base_fifo_dout_22 ;
wire base_fifo_dout_15 ;
wire base_fifo_dout_23 ;
wire state_0 ;
wire mult1_un40_sum_m_combout_0_0 ;
wire mult1_un40_sum_0_sum2 ;
wire mult1_un40_sum_1_anc2 ;
wire full_3 ;
wire full_2 ;
wire CO0_0 ;
wire un19_wr_addr_t_axb0_0_g1 ;
wire empty ;
wire un2_gs_c_add8_1z ;
wire gs_1_0_0__g0_i_o4 ;
wire reset_c ;
wire clock_c ;
wire [7:0] gs;
wire [8:8] un2_gs_c_0;
wire [2:1] mult1_un40_sum_m;
wire [3:3] SUM_3_0_a3;
wire [1:1] mult1_un40_sum_m_a;
wire gs_1_0_7__m3 ;
wire gs_1_0_6__g2 ;
wire mult1_un47_sum_carry_2 ;
wire mult1_un54_sum_add3 ;
wire mult1_un61_sum_add3 ;
wire mult1_un68_sum_add3 ;
wire gs_1_0_0__g0_i_x4 ;
wire state_0_0_0__g0 ;
wire un2_gs_c_add0 ;
wire un2_gs_c_carry_0 ;
wire un2_gs_c_0_add0 ;
wire un2_gs_c_add1 ;
wire un2_gs_c_carry_1 ;
wire un2_gs_c_0_add1 ;
wire un2_gs_c_add2 ;
wire un2_gs_c_carry_2 ;
wire un2_gs_c_0_add2 ;
wire un2_gs_c_add3 ;
wire un2_gs_c_carry_3 ;
wire un2_gs_c_0_add3 ;
wire un2_gs_c_add4 ;
wire un2_gs_c_carry_4 ;
wire un2_gs_c_0_add4 ;
wire un2_gs_c_add5 ;
wire un2_gs_c_carry_5 ;
wire un2_gs_c_0_add5 ;
wire un2_gs_c_add6 ;
wire un2_gs_c_carry_6 ;
wire un2_gs_c_0_add6 ;
wire un2_gs_c_add7 ;
wire un2_gs_c_carry_7 ;
wire un2_gs_c_0_add7 ;
wire un2_gs_c_add8_cout_0 ;
wire GND ;
wire un2_gs_c_0_carry_0 ;
wire un2_gs_c_0_carry_1 ;
wire un2_gs_c_0_carry_2 ;
wire un2_gs_c_0_carry_3 ;
wire un2_gs_c_0_carry_4 ;
wire un2_gs_c_0_carry_5 ;
wire un2_gs_c_0_carry_6 ;
wire un2_gs_c_0_add7_cout_0 ;
wire mult1_un68_sum_add1 ;
wire mult1_un68_sum_carry_1 ;
wire mult1_un68_sum_add1_start_cout ;
wire mult1_un68_sum_add2 ;
wire mult1_un68_sum_carry_2 ;
wire mult1_un61_sum_add1 ;
wire mult1_un61_sum_add2 ;
wire mult1_un61_sum_carry_1 ;
wire mult1_un61_sum_add1_start_cout ;
wire mult1_un61_sum_carry_2 ;
wire mult1_un54_sum_add1 ;
wire mult1_un54_sum_add2 ;
wire mult1_un54_sum_carry_1 ;
wire mult1_un54_sum_add1_start_cout ;
wire mult1_un54_sum_carry_2 ;
wire mult1_un47_sum_add1 ;
wire mult1_un47_sum_add2 ;
wire mult1_un47_sum_carry_1 ;
wire mult1_un47_sum_add1_start_cout ;
wire mult1_un47_sum_add2_cout ;
wire ANC2_5 ;
wire mult1_un40_sum_0_sum2_1 ;
wire mult1_un40_sum_0_c1_1_a ;
wire mult1_un40_sum_0_c1_1 ;
wire mult1_un40_sum_1_anc2_a ;
wire gs_1_0_0__g0_i_x4_a ;
wire VCC ;
wire reset_c_i ;
//@14:115
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @11:18
  dffeas gs_7_ (
	.q(gs[7]),
	.d(gs_1_0_7__m3),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam gs_7_.is_wysiwyg="TRUE";
// @11:18
  dffeas gs_6_ (
	.q(gs[6]),
	.d(gs_1_0_6__g2),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(gs_1_0_0__g0_i_o4),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam gs_6_.is_wysiwyg="TRUE";
// @11:18
  dffeas gs_5_ (
	.q(gs[5]),
	.d(mult1_un40_sum_m_combout_0_0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(gs_1_0_0__g0_i_o4),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam gs_5_.is_wysiwyg="TRUE";
// @11:18
  dffeas gs_4_ (
	.q(gs[4]),
	.d(mult1_un47_sum_carry_2),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(gs_1_0_0__g0_i_o4),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam gs_4_.is_wysiwyg="TRUE";
// @11:18
  dffeas gs_3_ (
	.q(gs[3]),
	.d(mult1_un54_sum_add3),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(gs_1_0_0__g0_i_o4),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam gs_3_.is_wysiwyg="TRUE";
// @11:18
  dffeas gs_2_ (
	.q(gs[2]),
	.d(mult1_un61_sum_add3),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(gs_1_0_0__g0_i_o4),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam gs_2_.is_wysiwyg="TRUE";
// @11:18
  dffeas gs_1_ (
	.q(gs[1]),
	.d(mult1_un68_sum_add3),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(gs_1_0_0__g0_i_o4),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam gs_1_.is_wysiwyg="TRUE";
// @11:18
  dffeas gs_0_ (
	.q(gs[0]),
	.d(gs_1_0_0__g0_i_x4),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(gs_1_0_0__g0_i_o4),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam gs_0_.is_wysiwyg="TRUE";
// @11:18
  dffeas state_0_ (
	.q(state_0),
	.d(state_0_0_0__g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam state_0_.is_wysiwyg="TRUE";
// @11:38
  cycloneive_lcell_comb un2_gs_c_add0_cZ (
	.combout(un2_gs_c_add0),
	.cout(un2_gs_c_carry_0),
	.dataa(base_fifo_dout_0),
	.datab(un2_gs_c_0_add0),
	.datac(VCC),
	.datad(VCC)
);
defparam un2_gs_c_add0_cZ.lut_mask=16'h6688;
defparam un2_gs_c_add0_cZ.sum_lutc_input="cin";
// @11:38
  cycloneive_lcell_comb un2_gs_c_add1_cZ (
	.combout(un2_gs_c_add1),
	.cout(un2_gs_c_carry_1),
	.dataa(base_fifo_dout_1),
	.datab(un2_gs_c_0_add1),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_gs_c_carry_0)
);
defparam un2_gs_c_add1_cZ.lut_mask=16'h96e8;
defparam un2_gs_c_add1_cZ.sum_lutc_input="cin";
// @11:38
  cycloneive_lcell_comb un2_gs_c_add2_cZ (
	.combout(un2_gs_c_add2),
	.cout(un2_gs_c_carry_2),
	.dataa(base_fifo_dout_2),
	.datab(un2_gs_c_0_add2),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_gs_c_carry_1)
);
defparam un2_gs_c_add2_cZ.lut_mask=16'h96e8;
defparam un2_gs_c_add2_cZ.sum_lutc_input="cin";
// @11:38
  cycloneive_lcell_comb un2_gs_c_add3_cZ (
	.combout(un2_gs_c_add3),
	.cout(un2_gs_c_carry_3),
	.dataa(base_fifo_dout_3),
	.datab(un2_gs_c_0_add3),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_gs_c_carry_2)
);
defparam un2_gs_c_add3_cZ.lut_mask=16'h96e8;
defparam un2_gs_c_add3_cZ.sum_lutc_input="cin";
// @11:38
  cycloneive_lcell_comb un2_gs_c_add4_cZ (
	.combout(un2_gs_c_add4),
	.cout(un2_gs_c_carry_4),
	.dataa(base_fifo_dout_4),
	.datab(un2_gs_c_0_add4),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_gs_c_carry_3)
);
defparam un2_gs_c_add4_cZ.lut_mask=16'h96e8;
defparam un2_gs_c_add4_cZ.sum_lutc_input="cin";
// @11:38
  cycloneive_lcell_comb un2_gs_c_add5_cZ (
	.combout(un2_gs_c_add5),
	.cout(un2_gs_c_carry_5),
	.dataa(base_fifo_dout_5),
	.datab(un2_gs_c_0_add5),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_gs_c_carry_4)
);
defparam un2_gs_c_add5_cZ.lut_mask=16'h96e8;
defparam un2_gs_c_add5_cZ.sum_lutc_input="cin";
// @11:38
  cycloneive_lcell_comb un2_gs_c_add6_cZ (
	.combout(un2_gs_c_add6),
	.cout(un2_gs_c_carry_6),
	.dataa(base_fifo_dout_6),
	.datab(un2_gs_c_0_add6),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_gs_c_carry_5)
);
defparam un2_gs_c_add6_cZ.lut_mask=16'h96e8;
defparam un2_gs_c_add6_cZ.sum_lutc_input="cin";
// @11:38
  cycloneive_lcell_comb un2_gs_c_add7_cZ (
	.combout(un2_gs_c_add7),
	.cout(un2_gs_c_carry_7),
	.dataa(base_fifo_dout_7),
	.datab(un2_gs_c_0_add7),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_gs_c_carry_6)
);
defparam un2_gs_c_add7_cZ.lut_mask=16'h96e8;
defparam un2_gs_c_add7_cZ.sum_lutc_input="cin";
// @11:38
  cycloneive_lcell_comb un2_gs_c_add8 (
	.combout(un2_gs_c_add8_1z),
	.cout(un2_gs_c_add8_cout_0),
	.dataa(GND),
	.datab(un2_gs_c_0[8]),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_gs_c_carry_7)
);
defparam un2_gs_c_add8.lut_mask=16'h3cc0;
defparam un2_gs_c_add8.sum_lutc_input="cin";
// @11:38
  cycloneive_lcell_comb un2_gs_c_0_add0_cZ (
	.combout(un2_gs_c_0_add0),
	.cout(un2_gs_c_0_carry_0),
	.dataa(base_fifo_dout_8),
	.datab(base_fifo_dout_16),
	.datac(VCC),
	.datad(VCC)
);
defparam un2_gs_c_0_add0_cZ.lut_mask=16'h6688;
defparam un2_gs_c_0_add0_cZ.sum_lutc_input="cin";
// @11:38
  cycloneive_lcell_comb un2_gs_c_0_add1_cZ (
	.combout(un2_gs_c_0_add1),
	.cout(un2_gs_c_0_carry_1),
	.dataa(base_fifo_dout_9),
	.datab(base_fifo_dout_17),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_gs_c_0_carry_0)
);
defparam un2_gs_c_0_add1_cZ.lut_mask=16'h96e8;
defparam un2_gs_c_0_add1_cZ.sum_lutc_input="cin";
// @11:38
  cycloneive_lcell_comb un2_gs_c_0_add2_cZ (
	.combout(un2_gs_c_0_add2),
	.cout(un2_gs_c_0_carry_2),
	.dataa(base_fifo_dout_10),
	.datab(base_fifo_dout_18),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_gs_c_0_carry_1)
);
defparam un2_gs_c_0_add2_cZ.lut_mask=16'h96e8;
defparam un2_gs_c_0_add2_cZ.sum_lutc_input="cin";
// @11:38
  cycloneive_lcell_comb un2_gs_c_0_add3_cZ (
	.combout(un2_gs_c_0_add3),
	.cout(un2_gs_c_0_carry_3),
	.dataa(base_fifo_dout_11),
	.datab(base_fifo_dout_19),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_gs_c_0_carry_2)
);
defparam un2_gs_c_0_add3_cZ.lut_mask=16'h96e8;
defparam un2_gs_c_0_add3_cZ.sum_lutc_input="cin";
// @11:38
  cycloneive_lcell_comb un2_gs_c_0_add4_cZ (
	.combout(un2_gs_c_0_add4),
	.cout(un2_gs_c_0_carry_4),
	.dataa(base_fifo_dout_12),
	.datab(base_fifo_dout_20),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_gs_c_0_carry_3)
);
defparam un2_gs_c_0_add4_cZ.lut_mask=16'h96e8;
defparam un2_gs_c_0_add4_cZ.sum_lutc_input="cin";
// @11:38
  cycloneive_lcell_comb un2_gs_c_0_add5_cZ (
	.combout(un2_gs_c_0_add5),
	.cout(un2_gs_c_0_carry_5),
	.dataa(base_fifo_dout_13),
	.datab(base_fifo_dout_21),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_gs_c_0_carry_4)
);
defparam un2_gs_c_0_add5_cZ.lut_mask=16'h96e8;
defparam un2_gs_c_0_add5_cZ.sum_lutc_input="cin";
// @11:38
  cycloneive_lcell_comb un2_gs_c_0_add6_cZ (
	.combout(un2_gs_c_0_add6),
	.cout(un2_gs_c_0_carry_6),
	.dataa(base_fifo_dout_14),
	.datab(base_fifo_dout_22),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_gs_c_0_carry_5)
);
defparam un2_gs_c_0_add6_cZ.lut_mask=16'h96e8;
defparam un2_gs_c_0_add6_cZ.sum_lutc_input="cin";
// @11:38
  cycloneive_lcell_comb un2_gs_c_0_add7_cZ (
	.combout(un2_gs_c_0_add7),
	.cout(un2_gs_c_0_add7_cout_0),
	.dataa(base_fifo_dout_15),
	.datab(base_fifo_dout_23),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_gs_c_0_carry_6)
);
defparam un2_gs_c_0_add7_cZ.lut_mask=16'h96e8;
defparam un2_gs_c_0_add7_cZ.sum_lutc_input="cin";
// @11:38
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un68_sum_add1 (
	.combout(mult1_un68_sum_add1),
	.cout(mult1_un68_sum_carry_1),
	.dataa(mult1_un61_sum_add3),
	.datab(un2_gs_c_add2),
	.datac(VCC),
	.datad(VCC),
	.cin(mult1_un68_sum_add1_start_cout)
);
defparam un11_gs_c_if_generate_plus_mult1_un68_sum_add1.lut_mask=16'h9671;
defparam un11_gs_c_if_generate_plus_mult1_un68_sum_add1.sum_lutc_input="cin";
// @11:38
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un68_sum_add2 (
	.combout(mult1_un68_sum_add2),
	.cout(mult1_un68_sum_carry_2),
	.dataa(mult1_un61_sum_add3),
	.datab(mult1_un61_sum_add1),
	.datac(VCC),
	.datad(VCC),
	.cin(mult1_un68_sum_carry_1)
);
defparam un11_gs_c_if_generate_plus_mult1_un68_sum_add2.lut_mask=16'h96e8;
defparam un11_gs_c_if_generate_plus_mult1_un68_sum_add2.sum_lutc_input="cin";
// @11:38
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un68_sum_add3 (
	.combout(mult1_un68_sum_add3),
	.dataa(mult1_un61_sum_add3),
	.datab(mult1_un61_sum_add2),
	.datac(VCC),
	.datad(VCC),
	.cin(mult1_un68_sum_carry_2)
);
defparam un11_gs_c_if_generate_plus_mult1_un68_sum_add3.lut_mask=16'h6969;
defparam un11_gs_c_if_generate_plus_mult1_un68_sum_add3.sum_lutc_input="cin";
// @11:38
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un61_sum_add1 (
	.combout(mult1_un61_sum_add1),
	.cout(mult1_un61_sum_carry_1),
	.dataa(mult1_un54_sum_add3),
	.datab(un2_gs_c_add3),
	.datac(VCC),
	.datad(VCC),
	.cin(mult1_un61_sum_add1_start_cout)
);
defparam un11_gs_c_if_generate_plus_mult1_un61_sum_add1.lut_mask=16'h9671;
defparam un11_gs_c_if_generate_plus_mult1_un61_sum_add1.sum_lutc_input="cin";
// @11:38
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un61_sum_add2 (
	.combout(mult1_un61_sum_add2),
	.cout(mult1_un61_sum_carry_2),
	.dataa(mult1_un54_sum_add3),
	.datab(mult1_un54_sum_add1),
	.datac(VCC),
	.datad(VCC),
	.cin(mult1_un61_sum_carry_1)
);
defparam un11_gs_c_if_generate_plus_mult1_un61_sum_add2.lut_mask=16'h96e8;
defparam un11_gs_c_if_generate_plus_mult1_un61_sum_add2.sum_lutc_input="cin";
// @11:38
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un61_sum_add3 (
	.combout(mult1_un61_sum_add3),
	.dataa(mult1_un54_sum_add3),
	.datab(mult1_un54_sum_add2),
	.datac(VCC),
	.datad(VCC),
	.cin(mult1_un61_sum_carry_2)
);
defparam un11_gs_c_if_generate_plus_mult1_un61_sum_add3.lut_mask=16'h6969;
defparam un11_gs_c_if_generate_plus_mult1_un61_sum_add3.sum_lutc_input="cin";
// @11:38
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un54_sum_add1 (
	.combout(mult1_un54_sum_add1),
	.cout(mult1_un54_sum_carry_1),
	.dataa(mult1_un47_sum_carry_2),
	.datab(un2_gs_c_add4),
	.datac(VCC),
	.datad(VCC),
	.cin(mult1_un54_sum_add1_start_cout)
);
defparam un11_gs_c_if_generate_plus_mult1_un54_sum_add1.lut_mask=16'h9671;
defparam un11_gs_c_if_generate_plus_mult1_un54_sum_add1.sum_lutc_input="cin";
// @11:38
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un54_sum_add2 (
	.combout(mult1_un54_sum_add2),
	.cout(mult1_un54_sum_carry_2),
	.dataa(mult1_un47_sum_carry_2),
	.datab(mult1_un47_sum_add1),
	.datac(VCC),
	.datad(VCC),
	.cin(mult1_un54_sum_carry_1)
);
defparam un11_gs_c_if_generate_plus_mult1_un54_sum_add2.lut_mask=16'h96e8;
defparam un11_gs_c_if_generate_plus_mult1_un54_sum_add2.sum_lutc_input="cin";
// @11:38
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un54_sum_add3 (
	.combout(mult1_un54_sum_add3),
	.dataa(mult1_un47_sum_carry_2),
	.datab(mult1_un47_sum_add2),
	.datac(VCC),
	.datad(VCC),
	.cin(mult1_un54_sum_carry_2)
);
defparam un11_gs_c_if_generate_plus_mult1_un54_sum_add3.lut_mask=16'h6969;
defparam un11_gs_c_if_generate_plus_mult1_un54_sum_add3.sum_lutc_input="cin";
// @11:38
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un47_sum_add1 (
	.combout(mult1_un47_sum_add1),
	.cout(mult1_un47_sum_carry_1),
	.dataa(mult1_un40_sum_m[2]),
	.datab(un2_gs_c_add5),
	.datac(VCC),
	.datad(VCC),
	.cin(mult1_un47_sum_add1_start_cout)
);
defparam un11_gs_c_if_generate_plus_mult1_un47_sum_add1.lut_mask=16'h9671;
defparam un11_gs_c_if_generate_plus_mult1_un47_sum_add1.sum_lutc_input="cin";
// @11:38
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un47_sum_add2 (
	.combout(mult1_un47_sum_add2),
	.cout(mult1_un47_sum_add2_cout),
	.dataa(mult1_un40_sum_m[2]),
	.datab(mult1_un40_sum_m[1]),
	.datac(VCC),
	.datad(VCC),
	.cin(mult1_un47_sum_carry_1)
);
defparam un11_gs_c_if_generate_plus_mult1_un47_sum_add2.lut_mask=16'h96e8;
defparam un11_gs_c_if_generate_plus_mult1_un47_sum_add2.sum_lutc_input="cin";
  cycloneive_lcell_comb state_RNIPN8E_0_ (
	.combout(gs_1_0_0__g0_i_o4),
	.dataa(state_0),
	.datab(empty),
	.datac(VCC),
	.datad(VCC)
);
defparam state_RNIPN8E_0_.lut_mask=16'h4444;
defparam state_RNIPN8E_0_.sum_lutc_input="datac";
// @11:35
  cycloneive_lcell_comb out_din_7_ (
	.combout(out_din_7),
	.dataa(gs[7]),
	.datab(un19_wr_addr_t_axb0_0_g1),
	.datac(VCC),
	.datad(VCC)
);
defparam out_din_7_.lut_mask=16'h8888;
defparam out_din_7_.sum_lutc_input="datac";
// @11:35
  cycloneive_lcell_comb out_din_6_ (
	.combout(out_din_6),
	.dataa(gs[6]),
	.datab(un19_wr_addr_t_axb0_0_g1),
	.datac(VCC),
	.datad(VCC)
);
defparam out_din_6_.lut_mask=16'h8888;
defparam out_din_6_.sum_lutc_input="datac";
// @11:35
  cycloneive_lcell_comb out_din_5_ (
	.combout(out_din_5),
	.dataa(gs[5]),
	.datab(un19_wr_addr_t_axb0_0_g1),
	.datac(VCC),
	.datad(VCC)
);
defparam out_din_5_.lut_mask=16'h8888;
defparam out_din_5_.sum_lutc_input="datac";
// @11:35
  cycloneive_lcell_comb out_din_4_ (
	.combout(out_din_4),
	.dataa(gs[4]),
	.datab(un19_wr_addr_t_axb0_0_g1),
	.datac(VCC),
	.datad(VCC)
);
defparam out_din_4_.lut_mask=16'h8888;
defparam out_din_4_.sum_lutc_input="datac";
// @11:35
  cycloneive_lcell_comb out_din_3_ (
	.combout(out_din_3),
	.dataa(gs[3]),
	.datab(un19_wr_addr_t_axb0_0_g1),
	.datac(VCC),
	.datad(VCC)
);
defparam out_din_3_.lut_mask=16'h8888;
defparam out_din_3_.sum_lutc_input="datac";
// @11:35
  cycloneive_lcell_comb out_din_2_ (
	.combout(out_din_2),
	.dataa(gs[2]),
	.datab(un19_wr_addr_t_axb0_0_g1),
	.datac(VCC),
	.datad(VCC)
);
defparam out_din_2_.lut_mask=16'h8888;
defparam out_din_2_.sum_lutc_input="datac";
// @11:35
  cycloneive_lcell_comb out_din_1_ (
	.combout(out_din_1),
	.dataa(gs[1]),
	.datab(un19_wr_addr_t_axb0_0_g1),
	.datac(VCC),
	.datad(VCC)
);
defparam out_din_1_.lut_mask=16'h8888;
defparam out_din_1_.sum_lutc_input="datac";
// @11:35
  cycloneive_lcell_comb out_din_0_ (
	.combout(out_din_0),
	.dataa(gs[0]),
	.datab(un19_wr_addr_t_axb0_0_g1),
	.datac(VCC),
	.datad(VCC)
);
defparam out_din_0_.lut_mask=16'h8888;
defparam out_din_0_.sum_lutc_input="datac";
// @11:38
  cycloneive_lcell_comb gs_RNO_0_7_ (
	.combout(ANC2_5),
	.dataa(CO0_0),
	.datab(un2_gs_c_add7),
	.datac(un2_gs_c_add8_1z),
	.datad(VCC)
);
defparam gs_RNO_0_7_.lut_mask=16'h4a4a;
defparam gs_RNO_0_7_.sum_lutc_input="datac";
  cycloneive_lcell_comb gs_RNO_7_ (
	.combout(gs_1_0_7__m3),
	.dataa(empty),
	.datab(state_0),
	.datac(gs[7]),
	.datad(ANC2_5)
);
defparam gs_RNO_7_.lut_mask=16'hf2d0;
defparam gs_RNO_7_.sum_lutc_input="datac";
// @11:38
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un40_sum_0_sum2_1 (
	.combout(mult1_un40_sum_0_sum2_1),
	.dataa(CO0_0),
	.datab(un2_gs_c_add6),
	.datac(un2_gs_c_add7),
	.datad(un2_gs_c_add8_1z)
);
defparam un11_gs_c_if_generate_plus_mult1_un40_sum_0_sum2_1.lut_mask=16'h9369;
defparam un11_gs_c_if_generate_plus_mult1_un40_sum_0_sum2_1.sum_lutc_input="datac";
// @11:38
  cycloneive_lcell_comb un2_gs_c_add6_RNIGDL11 (
	.combout(SUM_3_0_a3[3]),
	.dataa(CO0_0),
	.datab(un2_gs_c_add6),
	.datac(un2_gs_c_add7),
	.datad(un2_gs_c_add8_1z)
);
defparam un2_gs_c_add6_RNIGDL11.lut_mask=16'h05e8;
defparam un2_gs_c_add6_RNIGDL11.sum_lutc_input="datac";
  cycloneive_lcell_comb state_RNO_0_ (
	.combout(state_0_0_0__g0),
	.dataa(state_0),
	.datab(empty),
	.datac(full_2),
	.datad(full_3)
);
defparam state_RNO_0_.lut_mask=16'he444;
defparam state_RNO_0_.sum_lutc_input="datac";
// @11:38
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un40_sum_0_c1_1_a (
	.combout(mult1_un40_sum_0_c1_1_a),
	.dataa(CO0_0),
	.datab(un2_gs_c_add5),
	.datac(un2_gs_c_add7),
	.datad(un2_gs_c_add8_1z)
);
defparam un11_gs_c_if_generate_plus_mult1_un40_sum_0_c1_1_a.lut_mask=16'h05e8;
defparam un11_gs_c_if_generate_plus_mult1_un40_sum_0_c1_1_a.sum_lutc_input="datac";
// @11:38
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un40_sum_0_c1_1 (
	.combout(mult1_un40_sum_0_c1_1),
	.dataa(un2_gs_c_add5),
	.datab(un2_gs_c_add6),
	.datac(mult1_un40_sum_0_c1_1_a),
	.datad(VCC)
);
defparam un11_gs_c_if_generate_plus_mult1_un40_sum_0_c1_1.lut_mask=16'h2b2b;
defparam un11_gs_c_if_generate_plus_mult1_un40_sum_0_c1_1.sum_lutc_input="datac";
  cycloneive_lcell_comb gs_RNO_6_ (
	.combout(gs_1_0_6__g2),
	.dataa(CO0_0),
	.datab(un2_gs_c_add6),
	.datac(un2_gs_c_add7),
	.datad(un2_gs_c_add8_1z)
);
defparam gs_RNO_6_.lut_mask=16'h85e8;
defparam gs_RNO_6_.sum_lutc_input="datac";
// @11:38
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un40_sum_1_anc2_a (
	.combout(mult1_un40_sum_1_anc2_a),
	.dataa(un2_gs_c_add5),
	.datab(un2_gs_c_add7),
	.datac(un2_gs_c_add8_1z),
	.datad(VCC)
);
defparam un11_gs_c_if_generate_plus_mult1_un40_sum_1_anc2_a.lut_mask=16'h1b1b;
defparam un11_gs_c_if_generate_plus_mult1_un40_sum_1_anc2_a.sum_lutc_input="datac";
// @11:38
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un40_sum_1_anc2 (
	.combout(mult1_un40_sum_1_anc2),
	.dataa(CO0_0),
	.datab(un2_gs_c_add6),
	.datac(un2_gs_c_add7),
	.datad(mult1_un40_sum_1_anc2_a)
);
defparam un11_gs_c_if_generate_plus_mult1_un40_sum_1_anc2.lut_mask=16'he068;
defparam un11_gs_c_if_generate_plus_mult1_un40_sum_1_anc2.sum_lutc_input="datac";
  cycloneive_lcell_comb gs_RNO_0_0_ (
	.combout(gs_1_0_0__g0_i_x4_a),
	.dataa(un2_gs_c_add1),
	.datab(un2_gs_c_add0),
	.datac(mult1_un68_sum_add1),
	.datad(VCC)
);
defparam gs_RNO_0_0_.lut_mask=16'h2424;
defparam gs_RNO_0_0_.sum_lutc_input="datac";
  cycloneive_lcell_comb gs_RNO_0_ (
	.combout(gs_1_0_0__g0_i_x4),
	.dataa(mult1_un68_sum_add1),
	.datab(mult1_un68_sum_add3),
	.datac(mult1_un68_sum_add2),
	.datad(gs_1_0_0__g0_i_x4_a)
);
defparam gs_RNO_0_.lut_mask=16'h0f69;
defparam gs_RNO_0_.sum_lutc_input="datac";
// @11:38
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un40_sum_m_a_1_ (
	.combout(mult1_un40_sum_m_a[1]),
	.dataa(CO0_0),
	.datab(un2_gs_c_add6),
	.datac(un2_gs_c_add7),
	.datad(un2_gs_c_add8_1z)
);
defparam un11_gs_c_if_generate_plus_mult1_un40_sum_m_a_1_.lut_mask=16'h4924;
defparam un11_gs_c_if_generate_plus_mult1_un40_sum_m_a_1_.sum_lutc_input="datac";
// @11:38
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un40_sum_m_1_ (
	.combout(mult1_un40_sum_m[1]),
	.dataa(un2_gs_c_add5),
	.datab(mult1_un40_sum_m_a[1]),
	.datac(VCC),
	.datad(VCC)
);
defparam un11_gs_c_if_generate_plus_mult1_un40_sum_m_1_.lut_mask=16'h6666;
defparam un11_gs_c_if_generate_plus_mult1_un40_sum_m_1_.sum_lutc_input="datac";
// @11:38
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un40_sum_0_sum2 (
	.combout(mult1_un40_sum_0_sum2),
	.dataa(mult1_un40_sum_0_sum2_1),
	.datab(SUM_3_0_a3[3]),
	.datac(mult1_un40_sum_0_c1_1),
	.datad(VCC)
);
defparam un11_gs_c_if_generate_plus_mult1_un40_sum_0_sum2.lut_mask=16'h9696;
defparam un11_gs_c_if_generate_plus_mult1_un40_sum_0_sum2.sum_lutc_input="datac";
// @11:38
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un40_sum_m_2_ (
	.combout(mult1_un40_sum_m[2]),
	.dataa(CO0_0),
	.datab(un2_gs_c_add8_1z),
	.datac(mult1_un40_sum_1_anc2),
	.datad(mult1_un40_sum_0_sum2)
);
defparam un11_gs_c_if_generate_plus_mult1_un40_sum_m_2_.lut_mask=16'hf780;
defparam un11_gs_c_if_generate_plus_mult1_un40_sum_m_2_.sum_lutc_input="datac";
// @11:38
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un47_sum_add2_term (
	.combout(mult1_un47_sum_carry_2),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(mult1_un47_sum_add2_cout)
);
defparam un11_gs_c_if_generate_plus_mult1_un47_sum_add2_term.lut_mask=16'hf0f0;
defparam un11_gs_c_if_generate_plus_mult1_un47_sum_add2_term.sum_lutc_input="cin";
// @11:38
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un47_sum_add1_start (
	.cout(mult1_un47_sum_add1_start_cout),
	.dataa(un2_gs_c_add4),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC)
);
defparam un11_gs_c_if_generate_plus_mult1_un47_sum_add1_start.lut_mask=16'h00aa;
defparam un11_gs_c_if_generate_plus_mult1_un47_sum_add1_start.sum_lutc_input="cin";
// @11:38
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un54_sum_add1_start (
	.cout(mult1_un54_sum_add1_start_cout),
	.dataa(un2_gs_c_add3),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC)
);
defparam un11_gs_c_if_generate_plus_mult1_un54_sum_add1_start.lut_mask=16'h00aa;
defparam un11_gs_c_if_generate_plus_mult1_un54_sum_add1_start.sum_lutc_input="cin";
// @11:38
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un61_sum_add1_start (
	.cout(mult1_un61_sum_add1_start_cout),
	.dataa(un2_gs_c_add2),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC)
);
defparam un11_gs_c_if_generate_plus_mult1_un61_sum_add1_start.lut_mask=16'h00aa;
defparam un11_gs_c_if_generate_plus_mult1_un61_sum_add1_start.sum_lutc_input="cin";
// @11:38
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un68_sum_add1_start (
	.cout(mult1_un68_sum_add1_start_cout),
	.dataa(un2_gs_c_add1),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC)
);
defparam un11_gs_c_if_generate_plus_mult1_un68_sum_add1_start.lut_mask=16'h00aa;
defparam un11_gs_c_if_generate_plus_mult1_un68_sum_add1_start.sum_lutc_input="cin";
// @11:38
  cycloneive_lcell_comb un2_gs_c_0_add7_term (
	.combout(un2_gs_c_0[8]),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_gs_c_0_add7_cout_0)
);
defparam un2_gs_c_0_add7_term.lut_mask=16'hf0f0;
defparam un2_gs_c_0_add7_term.sum_lutc_input="cin";
// @11:38
  cycloneive_lcell_comb un2_gs_c_add8_term (
	.combout(CO0_0),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_gs_c_add8_cout_0)
);
defparam un2_gs_c_add8_term.lut_mask=16'hf0f0;
defparam un2_gs_c_add8_term.sum_lutc_input="cin";
  assign  reset_c_i = ~ reset_c;
endmodule /* grayscale */

// VQM4.1+ 
module fifo_8s_32s_6s_3 (
  out_din_0,
  out_din_1,
  out_din_2,
  out_din_3,
  out_din_4,
  out_din_5,
  out_din_6,
  out_din_7,
  base_gs_dout_0,
  base_gs_dout_1,
  base_gs_dout_2,
  base_gs_dout_3,
  base_gs_dout_4,
  base_gs_dout_5,
  base_gs_dout_6,
  base_gs_dout_7,
  state_0,
  b_rd_en,
  full_3_1z,
  full_2_1z,
  un19_wr_addr_t_axb0_0_g1,
  empty_1z,
  reset_c,
  clock_c
)
;
input out_din_0 ;
input out_din_1 ;
input out_din_2 ;
input out_din_3 ;
input out_din_4 ;
input out_din_5 ;
input out_din_6 ;
input out_din_7 ;
output base_gs_dout_0 ;
output base_gs_dout_1 ;
output base_gs_dout_2 ;
output base_gs_dout_3 ;
output base_gs_dout_4 ;
output base_gs_dout_5 ;
output base_gs_dout_6 ;
output base_gs_dout_7 ;
input state_0 ;
input b_rd_en ;
output full_3_1z ;
output full_2_1z ;
output un19_wr_addr_t_axb0_0_g1 ;
output empty_1z ;
input reset_c ;
input clock_c ;
wire out_din_0 ;
wire out_din_1 ;
wire out_din_2 ;
wire out_din_3 ;
wire out_din_4 ;
wire out_din_5 ;
wire out_din_6 ;
wire out_din_7 ;
wire base_gs_dout_0 ;
wire base_gs_dout_1 ;
wire base_gs_dout_2 ;
wire base_gs_dout_3 ;
wire base_gs_dout_4 ;
wire base_gs_dout_5 ;
wire base_gs_dout_6 ;
wire base_gs_dout_7 ;
wire state_0 ;
wire b_rd_en ;
wire full_3_1z ;
wire full_2_1z ;
wire un19_wr_addr_t_axb0_0_g1 ;
wire empty_1z ;
wire reset_c ;
wire clock_c ;
wire [5:0] rd_addr;
wire [5:0] wr_addr;
wire [7:0] q_a;
wire un23_rd_addr_t_sum5_0_g0 ;
wire un23_rd_addr_t_sum4 ;
wire un23_rd_addr_t_sum3 ;
wire un23_rd_addr_t_sum2 ;
wire un23_rd_addr_t_sum1 ;
wire un23_rd_addr_t_axb0 ;
wire un19_wr_addr_t_sum5_0_g0 ;
wire un19_wr_addr_t_sum4_0_g0 ;
wire un19_wr_addr_t_sum3_0_g0 ;
wire un19_wr_addr_t_sum2_0_g0 ;
wire un19_wr_addr_t_sum1_0_g0 ;
wire un19_wr_addr_t_axb0_0_g0 ;
wire un9_empty_NE_i_0_g0 ;
wire un9_empty_a_4_add0 ;
wire un9_empty_a_4_carry_0 ;
wire un9_empty_a_4_add1 ;
wire un9_empty_a_4_carry_1 ;
wire un9_empty_a_4_add2 ;
wire un9_empty_a_4_carry_2 ;
wire un9_empty_a_4_add3 ;
wire un9_empty_a_4_carry_3 ;
wire un9_empty_a_4_add4 ;
wire un9_empty_a_4_carry_4 ;
wire un9_empty_a_4_add5 ;
wire un14_full_t_4 ;
wire un19_wr_addr_t_anc1 ;
wire un4_empty_t_NE_0 ;
wire un4_empty_t_NE_1 ;
wire un4_empty_t_NE_2 ;
wire full_1 ;
wire un19_wr_addr_t_anc2 ;
wire un13_rd_addr_t ;
wire un9_empty_NE_i_0_g0_a ;
wire un23_rd_addr_t_anc2 ;
wire GND ;
wire VCC ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire reset_c_i ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @10:55
  dffeas rd_addr_5_ (
	.q(rd_addr[5]),
	.d(un23_rd_addr_t_sum5_0_g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_5_.is_wysiwyg="TRUE";
// @10:55
  dffeas rd_addr_4_ (
	.q(rd_addr[4]),
	.d(un23_rd_addr_t_sum4),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_4_.is_wysiwyg="TRUE";
// @10:55
  dffeas rd_addr_3_ (
	.q(rd_addr[3]),
	.d(un23_rd_addr_t_sum3),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_3_.is_wysiwyg="TRUE";
// @10:55
  dffeas rd_addr_2_ (
	.q(rd_addr[2]),
	.d(un23_rd_addr_t_sum2),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_2_.is_wysiwyg="TRUE";
// @10:55
  dffeas rd_addr_1_ (
	.q(rd_addr[1]),
	.d(un23_rd_addr_t_sum1),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_1_.is_wysiwyg="TRUE";
// @10:55
  dffeas rd_addr_0_ (
	.q(rd_addr[0]),
	.d(un23_rd_addr_t_axb0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_0_.is_wysiwyg="TRUE";
// @10:42
  dffeas wr_addr_5_ (
	.q(wr_addr[5]),
	.d(un19_wr_addr_t_sum5_0_g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_5_.is_wysiwyg="TRUE";
// @10:42
  dffeas wr_addr_4_ (
	.q(wr_addr[4]),
	.d(un19_wr_addr_t_sum4_0_g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_4_.is_wysiwyg="TRUE";
// @10:42
  dffeas wr_addr_3_ (
	.q(wr_addr[3]),
	.d(un19_wr_addr_t_sum3_0_g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_3_.is_wysiwyg="TRUE";
// @10:42
  dffeas wr_addr_2_ (
	.q(wr_addr[2]),
	.d(un19_wr_addr_t_sum2_0_g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_2_.is_wysiwyg="TRUE";
// @10:42
  dffeas wr_addr_1_ (
	.q(wr_addr[1]),
	.d(un19_wr_addr_t_sum1_0_g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_1_.is_wysiwyg="TRUE";
// @10:42
  dffeas wr_addr_0_ (
	.q(wr_addr[0]),
	.d(un19_wr_addr_t_axb0_0_g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_0_.is_wysiwyg="TRUE";
// @10:63
  dffeas empty (
	.q(empty_1z),
	.d(un9_empty_NE_i_0_g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam empty.is_wysiwyg="TRUE";
// @10:68
  cycloneive_lcell_comb p_empty_un9_empty_a_4_add0 (
	.combout(un9_empty_a_4_add0),
	.cout(un9_empty_a_4_carry_0),
	.dataa(wr_addr[0]),
	.datab(rd_addr[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam p_empty_un9_empty_a_4_add0.lut_mask=16'h9944;
defparam p_empty_un9_empty_a_4_add0.sum_lutc_input="cin";
// @10:68
  cycloneive_lcell_comb p_empty_un9_empty_a_4_add1 (
	.combout(un9_empty_a_4_add1),
	.cout(un9_empty_a_4_carry_1),
	.dataa(wr_addr[1]),
	.datab(rd_addr[1]),
	.datac(VCC),
	.datad(VCC),
	.cin(un9_empty_a_4_carry_0)
);
defparam p_empty_un9_empty_a_4_add1.lut_mask=16'h69d4;
defparam p_empty_un9_empty_a_4_add1.sum_lutc_input="cin";
// @10:68
  cycloneive_lcell_comb p_empty_un9_empty_a_4_add2 (
	.combout(un9_empty_a_4_add2),
	.cout(un9_empty_a_4_carry_2),
	.dataa(wr_addr[2]),
	.datab(rd_addr[2]),
	.datac(VCC),
	.datad(VCC),
	.cin(un9_empty_a_4_carry_1)
);
defparam p_empty_un9_empty_a_4_add2.lut_mask=16'h69d4;
defparam p_empty_un9_empty_a_4_add2.sum_lutc_input="cin";
// @10:68
  cycloneive_lcell_comb p_empty_un9_empty_a_4_add3 (
	.combout(un9_empty_a_4_add3),
	.cout(un9_empty_a_4_carry_3),
	.dataa(wr_addr[3]),
	.datab(rd_addr[3]),
	.datac(VCC),
	.datad(VCC),
	.cin(un9_empty_a_4_carry_2)
);
defparam p_empty_un9_empty_a_4_add3.lut_mask=16'h69d4;
defparam p_empty_un9_empty_a_4_add3.sum_lutc_input="cin";
// @10:68
  cycloneive_lcell_comb p_empty_un9_empty_a_4_add4 (
	.combout(un9_empty_a_4_add4),
	.cout(un9_empty_a_4_carry_4),
	.dataa(wr_addr[4]),
	.datab(rd_addr[4]),
	.datac(VCC),
	.datad(VCC),
	.cin(un9_empty_a_4_carry_3)
);
defparam p_empty_un9_empty_a_4_add4.lut_mask=16'h69d4;
defparam p_empty_un9_empty_a_4_add4.sum_lutc_input="cin";
// @10:68
  cycloneive_lcell_comb p_empty_un9_empty_a_4_add5 (
	.combout(un9_empty_a_4_add5),
	.dataa(wr_addr[5]),
	.datab(rd_addr[5]),
	.datac(VCC),
	.datad(VCC),
	.cin(un9_empty_a_4_carry_4)
);
defparam p_empty_un9_empty_a_4_add5.lut_mask=16'h6969;
defparam p_empty_un9_empty_a_4_add5.sum_lutc_input="cin";
  cycloneive_lcell_comb wr_addr_RNO_0_ (
	.combout(un19_wr_addr_t_axb0_0_g0),
	.dataa(wr_addr[0]),
	.datab(un19_wr_addr_t_axb0_0_g1),
	.datac(VCC),
	.datad(VCC)
);
defparam wr_addr_RNO_0_.lut_mask=16'h6666;
defparam wr_addr_RNO_0_.sum_lutc_input="datac";
// @10:74
  cycloneive_lcell_comb un14_full_t_4_cZ (
	.combout(un14_full_t_4),
	.dataa(wr_addr[4]),
	.datab(rd_addr[4]),
	.datac(VCC),
	.datad(VCC)
);
defparam un14_full_t_4_cZ.lut_mask=16'h6666;
defparam un14_full_t_4_cZ.sum_lutc_input="datac";
  cycloneive_lcell_comb wr_addr_RNO_1_ (
	.combout(un19_wr_addr_t_sum1_0_g0),
	.dataa(wr_addr[0]),
	.datab(wr_addr[1]),
	.datac(un19_wr_addr_t_axb0_0_g1),
	.datad(VCC)
);
defparam wr_addr_RNO_1_.lut_mask=16'h6c6c;
defparam wr_addr_RNO_1_.sum_lutc_input="datac";
// @10:72
  cycloneive_lcell_comb un19_wr_addr_t_anc1_cZ (
	.combout(un19_wr_addr_t_anc1),
	.dataa(wr_addr[0]),
	.datab(wr_addr[1]),
	.datac(un19_wr_addr_t_axb0_0_g1),
	.datad(VCC)
);
defparam un19_wr_addr_t_anc1_cZ.lut_mask=16'h8080;
defparam un19_wr_addr_t_anc1_cZ.sum_lutc_input="datac";
// @10:73
  cycloneive_lcell_comb un4_empty_t_NE_0_cZ (
	.combout(un4_empty_t_NE_0),
	.dataa(rd_addr[2]),
	.datab(wr_addr[2]),
	.datac(rd_addr[1]),
	.datad(wr_addr[1])
);
defparam un4_empty_t_NE_0_cZ.lut_mask=16'h6ff6;
defparam un4_empty_t_NE_0_cZ.sum_lutc_input="datac";
// @10:73
  cycloneive_lcell_comb un4_empty_t_NE_1_cZ (
	.combout(un4_empty_t_NE_1),
	.dataa(rd_addr[4]),
	.datab(wr_addr[4]),
	.datac(rd_addr[3]),
	.datad(wr_addr[3])
);
defparam un4_empty_t_NE_1_cZ.lut_mask=16'h6ff6;
defparam un4_empty_t_NE_1_cZ.sum_lutc_input="datac";
// @10:73
  cycloneive_lcell_comb un4_empty_t_NE_2_cZ (
	.combout(un4_empty_t_NE_2),
	.dataa(rd_addr[0]),
	.datab(wr_addr[0]),
	.datac(rd_addr[5]),
	.datad(wr_addr[5])
);
defparam un4_empty_t_NE_2_cZ.lut_mask=16'h6ff6;
defparam un4_empty_t_NE_2_cZ.sum_lutc_input="datac";
// @10:74
  cycloneive_lcell_comb full_1_cZ (
	.combout(full_1),
	.dataa(rd_addr[3]),
	.datab(wr_addr[3]),
	.datac(rd_addr[2]),
	.datad(wr_addr[2])
);
defparam full_1_cZ.lut_mask=16'h9009;
defparam full_1_cZ.sum_lutc_input="datac";
// @10:74
  cycloneive_lcell_comb full_2 (
	.combout(full_2_1z),
	.dataa(rd_addr[1]),
	.datab(wr_addr[1]),
	.datac(rd_addr[0]),
	.datad(wr_addr[0])
);
defparam full_2.lut_mask=16'h9009;
defparam full_2.sum_lutc_input="datac";
  cycloneive_lcell_comb wr_addr_RNO_2_ (
	.combout(un19_wr_addr_t_sum2_0_g0),
	.dataa(wr_addr[0]),
	.datab(wr_addr[1]),
	.datac(wr_addr[2]),
	.datad(un19_wr_addr_t_axb0_0_g1)
);
defparam wr_addr_RNO_2_.lut_mask=16'h78f0;
defparam wr_addr_RNO_2_.sum_lutc_input="datac";
// @10:72
  cycloneive_lcell_comb un19_wr_addr_t_anc2_cZ (
	.combout(un19_wr_addr_t_anc2),
	.dataa(wr_addr[0]),
	.datab(wr_addr[1]),
	.datac(wr_addr[2]),
	.datad(un19_wr_addr_t_axb0_0_g1)
);
defparam un19_wr_addr_t_anc2_cZ.lut_mask=16'h8000;
defparam un19_wr_addr_t_anc2_cZ.sum_lutc_input="datac";
// @10:74
  cycloneive_lcell_comb full_3 (
	.combout(full_3_1z),
	.dataa(rd_addr[5]),
	.datab(wr_addr[5]),
	.datac(un14_full_t_4),
	.datad(full_1)
);
defparam full_3.lut_mask=16'h0600;
defparam full_3.sum_lutc_input="datac";
  cycloneive_lcell_comb wr_addr_RNO_4_ (
	.combout(un19_wr_addr_t_sum4_0_g0),
	.dataa(wr_addr[2]),
	.datab(wr_addr[3]),
	.datac(wr_addr[4]),
	.datad(un19_wr_addr_t_anc1)
);
defparam wr_addr_RNO_4_.lut_mask=16'h78f0;
defparam wr_addr_RNO_4_.sum_lutc_input="datac";
  cycloneive_lcell_comb wr_addr_RNO_3_ (
	.combout(un19_wr_addr_t_sum3_0_g0),
	.dataa(wr_addr[2]),
	.datab(wr_addr[3]),
	.datac(un19_wr_addr_t_anc1),
	.datad(VCC)
);
defparam wr_addr_RNO_3_.lut_mask=16'h6c6c;
defparam wr_addr_RNO_3_.sum_lutc_input="datac";
  cycloneive_lcell_comb wr_addr_RNO_5_ (
	.combout(un19_wr_addr_t_sum5_0_g0),
	.dataa(wr_addr[3]),
	.datab(wr_addr[4]),
	.datac(wr_addr[5]),
	.datad(un19_wr_addr_t_anc2)
);
defparam wr_addr_RNO_5_.lut_mask=16'h78f0;
defparam wr_addr_RNO_5_.sum_lutc_input="datac";
  cycloneive_lcell_comb full_2_RNIRRKJ (
	.combout(un19_wr_addr_t_axb0_0_g1),
	.dataa(state_0),
	.datab(full_2_1z),
	.datac(full_3_1z),
	.datad(VCC)
);
defparam full_2_RNIRRKJ.lut_mask=16'h2a2a;
defparam full_2_RNIRRKJ.sum_lutc_input="datac";
// @10:71
  cycloneive_lcell_comb un13_rd_addr_t_cZ (
	.combout(un13_rd_addr_t),
	.dataa(un4_empty_t_NE_0),
	.datab(un4_empty_t_NE_1),
	.datac(un4_empty_t_NE_2),
	.datad(b_rd_en)
);
defparam un13_rd_addr_t_cZ.lut_mask=16'hfe00;
defparam un13_rd_addr_t_cZ.sum_lutc_input="datac";
// @10:71
  cycloneive_lcell_comb un23_rd_addr_t_axb0_cZ (
	.combout(un23_rd_addr_t_axb0),
	.dataa(rd_addr[0]),
	.datab(un13_rd_addr_t),
	.datac(VCC),
	.datad(VCC)
);
defparam un23_rd_addr_t_axb0_cZ.lut_mask=16'h6666;
defparam un23_rd_addr_t_axb0_cZ.sum_lutc_input="datac";
// @10:71
  cycloneive_lcell_comb un23_rd_addr_t_sum1_cZ (
	.combout(un23_rd_addr_t_sum1),
	.dataa(rd_addr[0]),
	.datab(rd_addr[1]),
	.datac(un13_rd_addr_t),
	.datad(VCC)
);
defparam un23_rd_addr_t_sum1_cZ.lut_mask=16'h6c6c;
defparam un23_rd_addr_t_sum1_cZ.sum_lutc_input="datac";
  cycloneive_lcell_comb empty_RNO_0 (
	.combout(un9_empty_NE_i_0_g0_a),
	.dataa(un9_empty_a_4_add1),
	.datab(un9_empty_a_4_add2),
	.datac(un9_empty_a_4_add3),
	.datad(un9_empty_a_4_add4)
);
defparam empty_RNO_0.lut_mask=16'h7fff;
defparam empty_RNO_0.sum_lutc_input="datac";
  cycloneive_lcell_comb empty_RNO (
	.combout(un9_empty_NE_i_0_g0),
	.dataa(un9_empty_a_4_add0),
	.datab(un9_empty_a_4_add5),
	.datac(un13_rd_addr_t),
	.datad(un9_empty_NE_i_0_g0_a)
);
defparam empty_RNO.lut_mask=16'hffb7;
defparam empty_RNO.sum_lutc_input="datac";
// @10:71
  cycloneive_lcell_comb un23_rd_addr_t_sum2_cZ (
	.combout(un23_rd_addr_t_sum2),
	.dataa(rd_addr[0]),
	.datab(rd_addr[1]),
	.datac(rd_addr[2]),
	.datad(un13_rd_addr_t)
);
defparam un23_rd_addr_t_sum2_cZ.lut_mask=16'h78f0;
defparam un23_rd_addr_t_sum2_cZ.sum_lutc_input="datac";
// @10:71
  cycloneive_lcell_comb un23_rd_addr_t_anc2_cZ (
	.combout(un23_rd_addr_t_anc2),
	.dataa(rd_addr[0]),
	.datab(rd_addr[1]),
	.datac(rd_addr[2]),
	.datad(un13_rd_addr_t)
);
defparam un23_rd_addr_t_anc2_cZ.lut_mask=16'h8000;
defparam un23_rd_addr_t_anc2_cZ.sum_lutc_input="datac";
// @10:71
  cycloneive_lcell_comb un23_rd_addr_t_sum3_cZ (
	.combout(un23_rd_addr_t_sum3),
	.dataa(rd_addr[3]),
	.datab(un23_rd_addr_t_anc2),
	.datac(VCC),
	.datad(VCC)
);
defparam un23_rd_addr_t_sum3_cZ.lut_mask=16'h6666;
defparam un23_rd_addr_t_sum3_cZ.sum_lutc_input="datac";
// @10:71
  cycloneive_lcell_comb un23_rd_addr_t_sum4_cZ (
	.combout(un23_rd_addr_t_sum4),
	.dataa(rd_addr[3]),
	.datab(rd_addr[4]),
	.datac(un23_rd_addr_t_anc2),
	.datad(VCC)
);
defparam un23_rd_addr_t_sum4_cZ.lut_mask=16'h6c6c;
defparam un23_rd_addr_t_sum4_cZ.sum_lutc_input="datac";
  cycloneive_lcell_comb rd_addr_RNO_5_ (
	.combout(un23_rd_addr_t_sum5_0_g0),
	.dataa(rd_addr[3]),
	.datab(rd_addr[4]),
	.datac(rd_addr[5]),
	.datad(un23_rd_addr_t_anc2)
);
defparam rd_addr_RNO_5_.lut_mask=16'h78f0;
defparam rd_addr_RNO_5_.sum_lutc_input="datac";
// @10:35
  altsyncram fifo_buf (
	.q_b({base_gs_dout_7, base_gs_dout_6, base_gs_dout_5, base_gs_dout_4, base_gs_dout_3, base_gs_dout_2, base_gs_dout_1, base_gs_dout_0}),
	.data_a({out_din_7, out_din_6, out_din_5, out_din_4, out_din_3, out_din_2, out_din_1, out_din_0}),
	.address_a(wr_addr[4:0]),
	.wren_a(un19_wr_addr_t_axb0_0_g1),
	.rden_a(GND),
	.data_b({GND, GND, GND, GND, GND, GND, GND, GND}),
	.address_b({un23_rd_addr_t_sum4, un23_rd_addr_t_sum3, un23_rd_addr_t_sum2, un23_rd_addr_t_sum1, un23_rd_addr_t_axb0}),
	.wren_b(GND),
	.rden_b(VCC),
	.clock0(clock_c),
	.clock1(VCC),
	.clocken0(VCC),
	.clocken1(VCC),
	.clocken2(VCC),
	.clocken3(VCC),
	.addressstall_a(GND),
	.addressstall_b(GND),
	.aclr0(GND),
	.aclr1(GND)
);
defparam fifo_buf.read_during_write_mode_mixed_ports =  "OLD_DATA";
defparam fifo_buf.wrcontrol_aclr_b =  "NONE";
defparam fifo_buf.rdcontrol_aclr_b =  "NONE";
defparam fifo_buf.indata_aclr_b =  "NONE";
defparam fifo_buf.address_aclr_b =  "NONE";
defparam fifo_buf.outdata_aclr_b =  "NONE";
defparam fifo_buf.wrcontrol_wraddress_reg_b =  "CLOCK0";
defparam fifo_buf.rdcontrol_reg_b =  "CLOCK0";
defparam fifo_buf.indata_reg_b =  "CLOCK0";
defparam fifo_buf.address_reg_b =  "CLOCK0";
defparam fifo_buf.outdata_reg_b =  "UNREGISTERED";
defparam fifo_buf.wrcontrol_aclr_a =  "NONE";
defparam fifo_buf.indata_aclr_a =  "NONE";
defparam fifo_buf.address_aclr_a =  "NONE";
defparam fifo_buf.outdata_aclr_a =  "NONE";
defparam fifo_buf.outdata_reg_a =  "UNREGISTERED";
defparam fifo_buf.operation_mode =  "DUAL_PORT";
defparam fifo_buf.clock_enable_input_b =  "ALTERNATE";
defparam fifo_buf.clock_enable_input_a =  "ALTERNATE";
defparam fifo_buf.clock_enable_output_b =  "NORMAL";
defparam fifo_buf.clock_enable_output_a =  "NORMAL";
defparam fifo_buf.intended_device_family =  "CYCLONE IVE";
defparam fifo_buf.numwords_b =  32;
defparam fifo_buf.numwords_a =  32;
defparam fifo_buf.lpm_type =  "altsyncram";
defparam fifo_buf.init_file =  "UNUSED";
defparam fifo_buf.ram_block_type =  "AUTO";
defparam fifo_buf.widthad_b =  5;
defparam fifo_buf.width_b =  8;
defparam fifo_buf.widthad_a =  5;
defparam fifo_buf.width_a =  8;
  assign  reset_c_i = ~ reset_c;
endmodule /* fifo_8s_32s_6s_3 */

// VQM4.1+ 
module grayscale_0 (
  SUM_0_1_i_o3_0,
  out_din_7,
  out_din_6,
  out_din_5,
  out_din_4,
  out_din_3,
  out_din_2,
  out_din_1,
  out_din_0,
  img_gs_fifo_dout_0,
  img_gs_fifo_dout_1,
  img_gs_fifo_dout_2,
  img_gs_fifo_dout_3,
  img_gs_fifo_dout_4,
  img_gs_fifo_dout_5,
  img_gs_fifo_dout_6,
  img_gs_fifo_dout_7,
  img_gs_fifo_dout_8,
  img_gs_fifo_dout_16,
  img_gs_fifo_dout_9,
  img_gs_fifo_dout_17,
  img_gs_fifo_dout_10,
  img_gs_fifo_dout_18,
  img_gs_fifo_dout_11,
  img_gs_fifo_dout_19,
  img_gs_fifo_dout_12,
  img_gs_fifo_dout_20,
  img_gs_fifo_dout_13,
  img_gs_fifo_dout_21,
  img_gs_fifo_dout_14,
  img_gs_fifo_dout_22,
  img_gs_fifo_dout_15,
  img_gs_fifo_dout_23,
  state_0,
  mult1_un40_sum_m_combout_0,
  mult1_un40_sum_0_sum2_2,
  mult1_un40_sum_0_c1,
  full_3,
  full_2,
  mult1_un40_sum_1_sum2,
  un19_wr_addr_t_axb0_0_g1,
  empty,
  in_rd_en_1z,
  reset_c,
  clock_c
)
;
output SUM_0_1_i_o3_0 ;
output out_din_7 ;
output out_din_6 ;
output out_din_5 ;
output out_din_4 ;
output out_din_3 ;
output out_din_2 ;
output out_din_1 ;
output out_din_0 ;
input img_gs_fifo_dout_0 ;
input img_gs_fifo_dout_1 ;
input img_gs_fifo_dout_2 ;
input img_gs_fifo_dout_3 ;
input img_gs_fifo_dout_4 ;
input img_gs_fifo_dout_5 ;
input img_gs_fifo_dout_6 ;
input img_gs_fifo_dout_7 ;
input img_gs_fifo_dout_8 ;
input img_gs_fifo_dout_16 ;
input img_gs_fifo_dout_9 ;
input img_gs_fifo_dout_17 ;
input img_gs_fifo_dout_10 ;
input img_gs_fifo_dout_18 ;
input img_gs_fifo_dout_11 ;
input img_gs_fifo_dout_19 ;
input img_gs_fifo_dout_12 ;
input img_gs_fifo_dout_20 ;
input img_gs_fifo_dout_13 ;
input img_gs_fifo_dout_21 ;
input img_gs_fifo_dout_14 ;
input img_gs_fifo_dout_22 ;
input img_gs_fifo_dout_15 ;
input img_gs_fifo_dout_23 ;
output state_0 ;
input mult1_un40_sum_m_combout_0 ;
output mult1_un40_sum_0_sum2_2 ;
output mult1_un40_sum_0_c1 ;
input full_3 ;
input full_2 ;
output mult1_un40_sum_1_sum2 ;
input un19_wr_addr_t_axb0_0_g1 ;
input empty ;
output in_rd_en_1z ;
input reset_c ;
input clock_c ;
wire SUM_0_1_i_o3_0 ;
wire out_din_7 ;
wire out_din_6 ;
wire out_din_5 ;
wire out_din_4 ;
wire out_din_3 ;
wire out_din_2 ;
wire out_din_1 ;
wire out_din_0 ;
wire img_gs_fifo_dout_0 ;
wire img_gs_fifo_dout_1 ;
wire img_gs_fifo_dout_2 ;
wire img_gs_fifo_dout_3 ;
wire img_gs_fifo_dout_4 ;
wire img_gs_fifo_dout_5 ;
wire img_gs_fifo_dout_6 ;
wire img_gs_fifo_dout_7 ;
wire img_gs_fifo_dout_8 ;
wire img_gs_fifo_dout_16 ;
wire img_gs_fifo_dout_9 ;
wire img_gs_fifo_dout_17 ;
wire img_gs_fifo_dout_10 ;
wire img_gs_fifo_dout_18 ;
wire img_gs_fifo_dout_11 ;
wire img_gs_fifo_dout_19 ;
wire img_gs_fifo_dout_12 ;
wire img_gs_fifo_dout_20 ;
wire img_gs_fifo_dout_13 ;
wire img_gs_fifo_dout_21 ;
wire img_gs_fifo_dout_14 ;
wire img_gs_fifo_dout_22 ;
wire img_gs_fifo_dout_15 ;
wire img_gs_fifo_dout_23 ;
wire state_0 ;
wire mult1_un40_sum_m_combout_0 ;
wire mult1_un40_sum_0_sum2_2 ;
wire mult1_un40_sum_0_c1 ;
wire full_3 ;
wire full_2 ;
wire mult1_un40_sum_1_sum2 ;
wire un19_wr_addr_t_axb0_0_g1 ;
wire empty ;
wire in_rd_en_1z ;
wire reset_c ;
wire clock_c ;
wire [7:0] gs;
wire [8:8] un2_gs_c_0;
wire [2:1] mult1_un40_sum_m;
wire [1:1] mult1_un40_sum_m_a;
wire gs_1_0_7__m3 ;
wire gs_1_0_6__g2 ;
wire mult1_un47_sum_carry_2 ;
wire mult1_un54_sum_add3 ;
wire mult1_un61_sum_add3 ;
wire mult1_un68_sum_add3 ;
wire gs_1_0_0__g0_i_x4 ;
wire state_0_0_0__g0 ;
wire un2_gs_c_add0 ;
wire un2_gs_c_carry_0 ;
wire un2_gs_c_0_add0 ;
wire un2_gs_c_add1 ;
wire un2_gs_c_carry_1 ;
wire un2_gs_c_0_add1 ;
wire un2_gs_c_add2 ;
wire un2_gs_c_carry_2 ;
wire un2_gs_c_0_add2 ;
wire un2_gs_c_add3 ;
wire un2_gs_c_carry_3 ;
wire un2_gs_c_0_add3 ;
wire un2_gs_c_add4 ;
wire un2_gs_c_carry_4 ;
wire un2_gs_c_0_add4 ;
wire un2_gs_c_add5 ;
wire un2_gs_c_carry_5 ;
wire un2_gs_c_0_add5 ;
wire un2_gs_c_add6 ;
wire un2_gs_c_carry_6 ;
wire un2_gs_c_0_add6 ;
wire un2_gs_c_add7 ;
wire un2_gs_c_carry_7 ;
wire un2_gs_c_0_add7 ;
wire un2_gs_c_add8 ;
wire un2_gs_c_add8_cout ;
wire GND ;
wire un2_gs_c_0_carry_0 ;
wire un2_gs_c_0_carry_1 ;
wire un2_gs_c_0_carry_2 ;
wire un2_gs_c_0_carry_3 ;
wire un2_gs_c_0_carry_4 ;
wire un2_gs_c_0_carry_5 ;
wire un2_gs_c_0_carry_6 ;
wire un2_gs_c_0_add7_cout ;
wire mult1_un68_sum_add1 ;
wire mult1_un68_sum_carry_1 ;
wire mult1_un68_sum_add1_start_cout_0 ;
wire mult1_un68_sum_add2 ;
wire mult1_un68_sum_carry_2 ;
wire mult1_un61_sum_add1 ;
wire mult1_un61_sum_add2 ;
wire mult1_un61_sum_carry_1 ;
wire mult1_un61_sum_add1_start_cout_0 ;
wire mult1_un61_sum_carry_2 ;
wire mult1_un54_sum_add1 ;
wire mult1_un54_sum_add2 ;
wire mult1_un54_sum_carry_1 ;
wire mult1_un54_sum_add1_start_cout_0 ;
wire mult1_un54_sum_carry_2 ;
wire mult1_un47_sum_add1 ;
wire mult1_un47_sum_add2 ;
wire mult1_un47_sum_carry_1 ;
wire mult1_un47_sum_add1_start_cout_0 ;
wire mult1_un47_sum_add2_cout_0 ;
wire ANC2_9 ;
wire CO0 ;
wire mult1_un40_sum_0_c1_a ;
wire gs_1_0_0__g0_i_x4_a ;
wire VCC ;
wire reset_c_i ;
//@14:115
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @11:18
  dffeas gs_7_ (
	.q(gs[7]),
	.d(gs_1_0_7__m3),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam gs_7_.is_wysiwyg="TRUE";
// @11:18
  dffeas gs_6_ (
	.q(gs[6]),
	.d(gs_1_0_6__g2),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(in_rd_en_1z),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam gs_6_.is_wysiwyg="TRUE";
// @11:18
  dffeas gs_5_ (
	.q(gs[5]),
	.d(mult1_un40_sum_m_combout_0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(in_rd_en_1z),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam gs_5_.is_wysiwyg="TRUE";
// @11:18
  dffeas gs_4_ (
	.q(gs[4]),
	.d(mult1_un47_sum_carry_2),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(in_rd_en_1z),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam gs_4_.is_wysiwyg="TRUE";
// @11:18
  dffeas gs_3_ (
	.q(gs[3]),
	.d(mult1_un54_sum_add3),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(in_rd_en_1z),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam gs_3_.is_wysiwyg="TRUE";
// @11:18
  dffeas gs_2_ (
	.q(gs[2]),
	.d(mult1_un61_sum_add3),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(in_rd_en_1z),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam gs_2_.is_wysiwyg="TRUE";
// @11:18
  dffeas gs_1_ (
	.q(gs[1]),
	.d(mult1_un68_sum_add3),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(in_rd_en_1z),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam gs_1_.is_wysiwyg="TRUE";
// @11:18
  dffeas gs_0_ (
	.q(gs[0]),
	.d(gs_1_0_0__g0_i_x4),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(in_rd_en_1z),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam gs_0_.is_wysiwyg="TRUE";
// @11:18
  dffeas state_0_ (
	.q(state_0),
	.d(state_0_0_0__g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam state_0_.is_wysiwyg="TRUE";
// @11:38
  cycloneive_lcell_comb un2_gs_c_add0_cZ (
	.combout(un2_gs_c_add0),
	.cout(un2_gs_c_carry_0),
	.dataa(img_gs_fifo_dout_0),
	.datab(un2_gs_c_0_add0),
	.datac(VCC),
	.datad(VCC)
);
defparam un2_gs_c_add0_cZ.lut_mask=16'h6688;
defparam un2_gs_c_add0_cZ.sum_lutc_input="cin";
// @11:38
  cycloneive_lcell_comb un2_gs_c_add1_cZ (
	.combout(un2_gs_c_add1),
	.cout(un2_gs_c_carry_1),
	.dataa(img_gs_fifo_dout_1),
	.datab(un2_gs_c_0_add1),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_gs_c_carry_0)
);
defparam un2_gs_c_add1_cZ.lut_mask=16'h96e8;
defparam un2_gs_c_add1_cZ.sum_lutc_input="cin";
// @11:38
  cycloneive_lcell_comb un2_gs_c_add2_cZ (
	.combout(un2_gs_c_add2),
	.cout(un2_gs_c_carry_2),
	.dataa(img_gs_fifo_dout_2),
	.datab(un2_gs_c_0_add2),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_gs_c_carry_1)
);
defparam un2_gs_c_add2_cZ.lut_mask=16'h96e8;
defparam un2_gs_c_add2_cZ.sum_lutc_input="cin";
// @11:38
  cycloneive_lcell_comb un2_gs_c_add3_cZ (
	.combout(un2_gs_c_add3),
	.cout(un2_gs_c_carry_3),
	.dataa(img_gs_fifo_dout_3),
	.datab(un2_gs_c_0_add3),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_gs_c_carry_2)
);
defparam un2_gs_c_add3_cZ.lut_mask=16'h96e8;
defparam un2_gs_c_add3_cZ.sum_lutc_input="cin";
// @11:38
  cycloneive_lcell_comb un2_gs_c_add4_cZ (
	.combout(un2_gs_c_add4),
	.cout(un2_gs_c_carry_4),
	.dataa(img_gs_fifo_dout_4),
	.datab(un2_gs_c_0_add4),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_gs_c_carry_3)
);
defparam un2_gs_c_add4_cZ.lut_mask=16'h96e8;
defparam un2_gs_c_add4_cZ.sum_lutc_input="cin";
// @11:38
  cycloneive_lcell_comb un2_gs_c_add5_cZ (
	.combout(un2_gs_c_add5),
	.cout(un2_gs_c_carry_5),
	.dataa(img_gs_fifo_dout_5),
	.datab(un2_gs_c_0_add5),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_gs_c_carry_4)
);
defparam un2_gs_c_add5_cZ.lut_mask=16'h96e8;
defparam un2_gs_c_add5_cZ.sum_lutc_input="cin";
// @11:38
  cycloneive_lcell_comb un2_gs_c_add6_cZ (
	.combout(un2_gs_c_add6),
	.cout(un2_gs_c_carry_6),
	.dataa(img_gs_fifo_dout_6),
	.datab(un2_gs_c_0_add6),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_gs_c_carry_5)
);
defparam un2_gs_c_add6_cZ.lut_mask=16'h96e8;
defparam un2_gs_c_add6_cZ.sum_lutc_input="cin";
// @11:38
  cycloneive_lcell_comb un2_gs_c_add7_cZ (
	.combout(un2_gs_c_add7),
	.cout(un2_gs_c_carry_7),
	.dataa(img_gs_fifo_dout_7),
	.datab(un2_gs_c_0_add7),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_gs_c_carry_6)
);
defparam un2_gs_c_add7_cZ.lut_mask=16'h96e8;
defparam un2_gs_c_add7_cZ.sum_lutc_input="cin";
// @11:38
  cycloneive_lcell_comb un2_gs_c_add8_cZ (
	.combout(un2_gs_c_add8),
	.cout(un2_gs_c_add8_cout),
	.dataa(GND),
	.datab(un2_gs_c_0[8]),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_gs_c_carry_7)
);
defparam un2_gs_c_add8_cZ.lut_mask=16'h3cc0;
defparam un2_gs_c_add8_cZ.sum_lutc_input="cin";
// @11:38
  cycloneive_lcell_comb un2_gs_c_0_add0_cZ (
	.combout(un2_gs_c_0_add0),
	.cout(un2_gs_c_0_carry_0),
	.dataa(img_gs_fifo_dout_8),
	.datab(img_gs_fifo_dout_16),
	.datac(VCC),
	.datad(VCC)
);
defparam un2_gs_c_0_add0_cZ.lut_mask=16'h6688;
defparam un2_gs_c_0_add0_cZ.sum_lutc_input="cin";
// @11:38
  cycloneive_lcell_comb un2_gs_c_0_add1_cZ (
	.combout(un2_gs_c_0_add1),
	.cout(un2_gs_c_0_carry_1),
	.dataa(img_gs_fifo_dout_9),
	.datab(img_gs_fifo_dout_17),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_gs_c_0_carry_0)
);
defparam un2_gs_c_0_add1_cZ.lut_mask=16'h96e8;
defparam un2_gs_c_0_add1_cZ.sum_lutc_input="cin";
// @11:38
  cycloneive_lcell_comb un2_gs_c_0_add2_cZ (
	.combout(un2_gs_c_0_add2),
	.cout(un2_gs_c_0_carry_2),
	.dataa(img_gs_fifo_dout_10),
	.datab(img_gs_fifo_dout_18),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_gs_c_0_carry_1)
);
defparam un2_gs_c_0_add2_cZ.lut_mask=16'h96e8;
defparam un2_gs_c_0_add2_cZ.sum_lutc_input="cin";
// @11:38
  cycloneive_lcell_comb un2_gs_c_0_add3_cZ (
	.combout(un2_gs_c_0_add3),
	.cout(un2_gs_c_0_carry_3),
	.dataa(img_gs_fifo_dout_11),
	.datab(img_gs_fifo_dout_19),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_gs_c_0_carry_2)
);
defparam un2_gs_c_0_add3_cZ.lut_mask=16'h96e8;
defparam un2_gs_c_0_add3_cZ.sum_lutc_input="cin";
// @11:38
  cycloneive_lcell_comb un2_gs_c_0_add4_cZ (
	.combout(un2_gs_c_0_add4),
	.cout(un2_gs_c_0_carry_4),
	.dataa(img_gs_fifo_dout_12),
	.datab(img_gs_fifo_dout_20),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_gs_c_0_carry_3)
);
defparam un2_gs_c_0_add4_cZ.lut_mask=16'h96e8;
defparam un2_gs_c_0_add4_cZ.sum_lutc_input="cin";
// @11:38
  cycloneive_lcell_comb un2_gs_c_0_add5_cZ (
	.combout(un2_gs_c_0_add5),
	.cout(un2_gs_c_0_carry_5),
	.dataa(img_gs_fifo_dout_13),
	.datab(img_gs_fifo_dout_21),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_gs_c_0_carry_4)
);
defparam un2_gs_c_0_add5_cZ.lut_mask=16'h96e8;
defparam un2_gs_c_0_add5_cZ.sum_lutc_input="cin";
// @11:38
  cycloneive_lcell_comb un2_gs_c_0_add6_cZ (
	.combout(un2_gs_c_0_add6),
	.cout(un2_gs_c_0_carry_6),
	.dataa(img_gs_fifo_dout_14),
	.datab(img_gs_fifo_dout_22),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_gs_c_0_carry_5)
);
defparam un2_gs_c_0_add6_cZ.lut_mask=16'h96e8;
defparam un2_gs_c_0_add6_cZ.sum_lutc_input="cin";
// @11:38
  cycloneive_lcell_comb un2_gs_c_0_add7_cZ (
	.combout(un2_gs_c_0_add7),
	.cout(un2_gs_c_0_add7_cout),
	.dataa(img_gs_fifo_dout_15),
	.datab(img_gs_fifo_dout_23),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_gs_c_0_carry_6)
);
defparam un2_gs_c_0_add7_cZ.lut_mask=16'h96e8;
defparam un2_gs_c_0_add7_cZ.sum_lutc_input="cin";
// @11:38
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un68_sum_add1 (
	.combout(mult1_un68_sum_add1),
	.cout(mult1_un68_sum_carry_1),
	.dataa(mult1_un61_sum_add3),
	.datab(un2_gs_c_add2),
	.datac(VCC),
	.datad(VCC),
	.cin(mult1_un68_sum_add1_start_cout_0)
);
defparam un11_gs_c_if_generate_plus_mult1_un68_sum_add1.lut_mask=16'h9671;
defparam un11_gs_c_if_generate_plus_mult1_un68_sum_add1.sum_lutc_input="cin";
// @11:38
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un68_sum_add2 (
	.combout(mult1_un68_sum_add2),
	.cout(mult1_un68_sum_carry_2),
	.dataa(mult1_un61_sum_add3),
	.datab(mult1_un61_sum_add1),
	.datac(VCC),
	.datad(VCC),
	.cin(mult1_un68_sum_carry_1)
);
defparam un11_gs_c_if_generate_plus_mult1_un68_sum_add2.lut_mask=16'h96e8;
defparam un11_gs_c_if_generate_plus_mult1_un68_sum_add2.sum_lutc_input="cin";
// @11:38
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un68_sum_add3 (
	.combout(mult1_un68_sum_add3),
	.dataa(mult1_un61_sum_add3),
	.datab(mult1_un61_sum_add2),
	.datac(VCC),
	.datad(VCC),
	.cin(mult1_un68_sum_carry_2)
);
defparam un11_gs_c_if_generate_plus_mult1_un68_sum_add3.lut_mask=16'h6969;
defparam un11_gs_c_if_generate_plus_mult1_un68_sum_add3.sum_lutc_input="cin";
// @11:38
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un61_sum_add1 (
	.combout(mult1_un61_sum_add1),
	.cout(mult1_un61_sum_carry_1),
	.dataa(mult1_un54_sum_add3),
	.datab(un2_gs_c_add3),
	.datac(VCC),
	.datad(VCC),
	.cin(mult1_un61_sum_add1_start_cout_0)
);
defparam un11_gs_c_if_generate_plus_mult1_un61_sum_add1.lut_mask=16'h9671;
defparam un11_gs_c_if_generate_plus_mult1_un61_sum_add1.sum_lutc_input="cin";
// @11:38
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un61_sum_add2 (
	.combout(mult1_un61_sum_add2),
	.cout(mult1_un61_sum_carry_2),
	.dataa(mult1_un54_sum_add3),
	.datab(mult1_un54_sum_add1),
	.datac(VCC),
	.datad(VCC),
	.cin(mult1_un61_sum_carry_1)
);
defparam un11_gs_c_if_generate_plus_mult1_un61_sum_add2.lut_mask=16'h96e8;
defparam un11_gs_c_if_generate_plus_mult1_un61_sum_add2.sum_lutc_input="cin";
// @11:38
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un61_sum_add3 (
	.combout(mult1_un61_sum_add3),
	.dataa(mult1_un54_sum_add3),
	.datab(mult1_un54_sum_add2),
	.datac(VCC),
	.datad(VCC),
	.cin(mult1_un61_sum_carry_2)
);
defparam un11_gs_c_if_generate_plus_mult1_un61_sum_add3.lut_mask=16'h6969;
defparam un11_gs_c_if_generate_plus_mult1_un61_sum_add3.sum_lutc_input="cin";
// @11:38
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un54_sum_add1 (
	.combout(mult1_un54_sum_add1),
	.cout(mult1_un54_sum_carry_1),
	.dataa(mult1_un47_sum_carry_2),
	.datab(un2_gs_c_add4),
	.datac(VCC),
	.datad(VCC),
	.cin(mult1_un54_sum_add1_start_cout_0)
);
defparam un11_gs_c_if_generate_plus_mult1_un54_sum_add1.lut_mask=16'h9671;
defparam un11_gs_c_if_generate_plus_mult1_un54_sum_add1.sum_lutc_input="cin";
// @11:38
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un54_sum_add2 (
	.combout(mult1_un54_sum_add2),
	.cout(mult1_un54_sum_carry_2),
	.dataa(mult1_un47_sum_carry_2),
	.datab(mult1_un47_sum_add1),
	.datac(VCC),
	.datad(VCC),
	.cin(mult1_un54_sum_carry_1)
);
defparam un11_gs_c_if_generate_plus_mult1_un54_sum_add2.lut_mask=16'h96e8;
defparam un11_gs_c_if_generate_plus_mult1_un54_sum_add2.sum_lutc_input="cin";
// @11:38
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un54_sum_add3 (
	.combout(mult1_un54_sum_add3),
	.dataa(mult1_un47_sum_carry_2),
	.datab(mult1_un47_sum_add2),
	.datac(VCC),
	.datad(VCC),
	.cin(mult1_un54_sum_carry_2)
);
defparam un11_gs_c_if_generate_plus_mult1_un54_sum_add3.lut_mask=16'h6969;
defparam un11_gs_c_if_generate_plus_mult1_un54_sum_add3.sum_lutc_input="cin";
// @11:38
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un47_sum_add1 (
	.combout(mult1_un47_sum_add1),
	.cout(mult1_un47_sum_carry_1),
	.dataa(mult1_un40_sum_m[2]),
	.datab(un2_gs_c_add5),
	.datac(VCC),
	.datad(VCC),
	.cin(mult1_un47_sum_add1_start_cout_0)
);
defparam un11_gs_c_if_generate_plus_mult1_un47_sum_add1.lut_mask=16'h9671;
defparam un11_gs_c_if_generate_plus_mult1_un47_sum_add1.sum_lutc_input="cin";
// @11:38
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un47_sum_add2 (
	.combout(mult1_un47_sum_add2),
	.cout(mult1_un47_sum_add2_cout_0),
	.dataa(mult1_un40_sum_m[2]),
	.datab(mult1_un40_sum_m[1]),
	.datac(VCC),
	.datad(VCC),
	.cin(mult1_un47_sum_carry_1)
);
defparam un11_gs_c_if_generate_plus_mult1_un47_sum_add2.lut_mask=16'h96e8;
defparam un11_gs_c_if_generate_plus_mult1_un47_sum_add2.sum_lutc_input="cin";
// @11:37
  cycloneive_lcell_comb in_rd_en (
	.combout(in_rd_en_1z),
	.dataa(empty),
	.datab(state_0),
	.datac(VCC),
	.datad(VCC)
);
defparam in_rd_en.lut_mask=16'h2222;
defparam in_rd_en.sum_lutc_input="datac";
// @11:35
  cycloneive_lcell_comb out_din_7_ (
	.combout(out_din_7),
	.dataa(gs[7]),
	.datab(un19_wr_addr_t_axb0_0_g1),
	.datac(VCC),
	.datad(VCC)
);
defparam out_din_7_.lut_mask=16'h8888;
defparam out_din_7_.sum_lutc_input="datac";
// @11:35
  cycloneive_lcell_comb out_din_6_ (
	.combout(out_din_6),
	.dataa(gs[6]),
	.datab(un19_wr_addr_t_axb0_0_g1),
	.datac(VCC),
	.datad(VCC)
);
defparam out_din_6_.lut_mask=16'h8888;
defparam out_din_6_.sum_lutc_input="datac";
// @11:35
  cycloneive_lcell_comb out_din_5_ (
	.combout(out_din_5),
	.dataa(gs[5]),
	.datab(un19_wr_addr_t_axb0_0_g1),
	.datac(VCC),
	.datad(VCC)
);
defparam out_din_5_.lut_mask=16'h8888;
defparam out_din_5_.sum_lutc_input="datac";
// @11:35
  cycloneive_lcell_comb out_din_4_ (
	.combout(out_din_4),
	.dataa(gs[4]),
	.datab(un19_wr_addr_t_axb0_0_g1),
	.datac(VCC),
	.datad(VCC)
);
defparam out_din_4_.lut_mask=16'h8888;
defparam out_din_4_.sum_lutc_input="datac";
// @11:35
  cycloneive_lcell_comb out_din_3_ (
	.combout(out_din_3),
	.dataa(gs[3]),
	.datab(un19_wr_addr_t_axb0_0_g1),
	.datac(VCC),
	.datad(VCC)
);
defparam out_din_3_.lut_mask=16'h8888;
defparam out_din_3_.sum_lutc_input="datac";
// @11:35
  cycloneive_lcell_comb out_din_2_ (
	.combout(out_din_2),
	.dataa(gs[2]),
	.datab(un19_wr_addr_t_axb0_0_g1),
	.datac(VCC),
	.datad(VCC)
);
defparam out_din_2_.lut_mask=16'h8888;
defparam out_din_2_.sum_lutc_input="datac";
// @11:35
  cycloneive_lcell_comb out_din_1_ (
	.combout(out_din_1),
	.dataa(gs[1]),
	.datab(un19_wr_addr_t_axb0_0_g1),
	.datac(VCC),
	.datad(VCC)
);
defparam out_din_1_.lut_mask=16'h8888;
defparam out_din_1_.sum_lutc_input="datac";
// @11:35
  cycloneive_lcell_comb out_din_0_ (
	.combout(out_din_0),
	.dataa(gs[0]),
	.datab(un19_wr_addr_t_axb0_0_g1),
	.datac(VCC),
	.datad(VCC)
);
defparam out_din_0_.lut_mask=16'h8888;
defparam out_din_0_.sum_lutc_input="datac";
// @11:38
  cycloneive_lcell_comb gs_RNO_0_7_ (
	.combout(ANC2_9),
	.dataa(CO0),
	.datab(un2_gs_c_add7),
	.datac(un2_gs_c_add8),
	.datad(VCC)
);
defparam gs_RNO_0_7_.lut_mask=16'h4a4a;
defparam gs_RNO_0_7_.sum_lutc_input="datac";
// @11:38
  cycloneive_lcell_comb un2_gs_c_add8_RNIPK9H (
	.combout(SUM_0_1_i_o3_0),
	.dataa(CO0),
	.datab(un2_gs_c_add8),
	.datac(VCC),
	.datad(VCC)
);
defparam un2_gs_c_add8_RNIPK9H.lut_mask=16'h7777;
defparam un2_gs_c_add8_RNIPK9H.sum_lutc_input="datac";
  cycloneive_lcell_comb gs_RNO_7_ (
	.combout(gs_1_0_7__m3),
	.dataa(state_0),
	.datab(empty),
	.datac(gs[7]),
	.datad(ANC2_9)
);
defparam gs_RNO_7_.lut_mask=16'hf4b0;
defparam gs_RNO_7_.sum_lutc_input="datac";
// @11:38
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un40_sum_1_sum2 (
	.combout(mult1_un40_sum_1_sum2),
	.dataa(CO0),
	.datab(un2_gs_c_add5),
	.datac(un2_gs_c_add6),
	.datad(un2_gs_c_add7)
);
defparam un11_gs_c_if_generate_plus_mult1_un40_sum_1_sum2.lut_mask=16'ha52f;
defparam un11_gs_c_if_generate_plus_mult1_un40_sum_1_sum2.sum_lutc_input="datac";
  cycloneive_lcell_comb gs_RNO_6_ (
	.combout(gs_1_0_6__g2),
	.dataa(CO0),
	.datab(un2_gs_c_add6),
	.datac(un2_gs_c_add7),
	.datad(un2_gs_c_add8)
);
defparam gs_RNO_6_.lut_mask=16'h85e8;
defparam gs_RNO_6_.sum_lutc_input="datac";
  cycloneive_lcell_comb state_RNO_0_ (
	.combout(state_0_0_0__g0),
	.dataa(state_0),
	.datab(empty),
	.datac(full_2),
	.datad(full_3)
);
defparam state_RNO_0_.lut_mask=16'he444;
defparam state_RNO_0_.sum_lutc_input="datac";
// @11:38
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un40_sum_0_c1_a (
	.combout(mult1_un40_sum_0_c1_a),
	.dataa(CO0),
	.datab(un2_gs_c_add6),
	.datac(un2_gs_c_add7),
	.datad(un2_gs_c_add8)
);
defparam un11_gs_c_if_generate_plus_mult1_un40_sum_0_c1_a.lut_mask=16'h05e8;
defparam un11_gs_c_if_generate_plus_mult1_un40_sum_0_c1_a.sum_lutc_input="datac";
// @11:38
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un40_sum_0_c1 (
	.combout(mult1_un40_sum_0_c1),
	.dataa(un2_gs_c_add5),
	.datab(un2_gs_c_add6),
	.datac(mult1_un40_sum_0_c1_a),
	.datad(VCC)
);
defparam un11_gs_c_if_generate_plus_mult1_un40_sum_0_c1.lut_mask=16'h2b2b;
defparam un11_gs_c_if_generate_plus_mult1_un40_sum_0_c1.sum_lutc_input="datac";
// @11:38
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un40_sum_0_sum2_2 (
	.combout(mult1_un40_sum_0_sum2_2),
	.dataa(CO0),
	.datab(un2_gs_c_add6),
	.datac(un2_gs_c_add7),
	.datad(un2_gs_c_add8)
);
defparam un11_gs_c_if_generate_plus_mult1_un40_sum_0_sum2_2.lut_mask=16'h9681;
defparam un11_gs_c_if_generate_plus_mult1_un40_sum_0_sum2_2.sum_lutc_input="datac";
// @11:38
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un40_sum_m_a_1_ (
	.combout(mult1_un40_sum_m_a[1]),
	.dataa(CO0),
	.datab(un2_gs_c_add6),
	.datac(un2_gs_c_add7),
	.datad(un2_gs_c_add8)
);
defparam un11_gs_c_if_generate_plus_mult1_un40_sum_m_a_1_.lut_mask=16'h4924;
defparam un11_gs_c_if_generate_plus_mult1_un40_sum_m_a_1_.sum_lutc_input="datac";
// @11:38
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un40_sum_m_1_ (
	.combout(mult1_un40_sum_m[1]),
	.dataa(un2_gs_c_add5),
	.datab(mult1_un40_sum_m_a[1]),
	.datac(VCC),
	.datad(VCC)
);
defparam un11_gs_c_if_generate_plus_mult1_un40_sum_m_1_.lut_mask=16'h6666;
defparam un11_gs_c_if_generate_plus_mult1_un40_sum_m_1_.sum_lutc_input="datac";
  cycloneive_lcell_comb gs_RNO_0_0_ (
	.combout(gs_1_0_0__g0_i_x4_a),
	.dataa(un2_gs_c_add1),
	.datab(un2_gs_c_add0),
	.datac(mult1_un68_sum_add1),
	.datad(VCC)
);
defparam gs_RNO_0_0_.lut_mask=16'h2424;
defparam gs_RNO_0_0_.sum_lutc_input="datac";
  cycloneive_lcell_comb gs_RNO_0_ (
	.combout(gs_1_0_0__g0_i_x4),
	.dataa(mult1_un68_sum_add1),
	.datab(mult1_un68_sum_add3),
	.datac(mult1_un68_sum_add2),
	.datad(gs_1_0_0__g0_i_x4_a)
);
defparam gs_RNO_0_.lut_mask=16'h0f69;
defparam gs_RNO_0_.sum_lutc_input="datac";
// @11:38
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un40_sum_m_2_ (
	.combout(mult1_un40_sum_m[2]),
	.dataa(mult1_un40_sum_1_sum2),
	.datab(SUM_0_1_i_o3_0),
	.datac(mult1_un40_sum_0_sum2_2),
	.datad(mult1_un40_sum_0_c1)
);
defparam un11_gs_c_if_generate_plus_mult1_un40_sum_m_2_.lut_mask=16'h1dd1;
defparam un11_gs_c_if_generate_plus_mult1_un40_sum_m_2_.sum_lutc_input="datac";
// @11:38
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un47_sum_add2_term (
	.combout(mult1_un47_sum_carry_2),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(mult1_un47_sum_add2_cout_0)
);
defparam un11_gs_c_if_generate_plus_mult1_un47_sum_add2_term.lut_mask=16'hf0f0;
defparam un11_gs_c_if_generate_plus_mult1_un47_sum_add2_term.sum_lutc_input="cin";
// @11:38
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un47_sum_add1_start (
	.cout(mult1_un47_sum_add1_start_cout_0),
	.dataa(un2_gs_c_add4),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC)
);
defparam un11_gs_c_if_generate_plus_mult1_un47_sum_add1_start.lut_mask=16'h00aa;
defparam un11_gs_c_if_generate_plus_mult1_un47_sum_add1_start.sum_lutc_input="cin";
// @11:38
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un54_sum_add1_start (
	.cout(mult1_un54_sum_add1_start_cout_0),
	.dataa(un2_gs_c_add3),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC)
);
defparam un11_gs_c_if_generate_plus_mult1_un54_sum_add1_start.lut_mask=16'h00aa;
defparam un11_gs_c_if_generate_plus_mult1_un54_sum_add1_start.sum_lutc_input="cin";
// @11:38
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un61_sum_add1_start (
	.cout(mult1_un61_sum_add1_start_cout_0),
	.dataa(un2_gs_c_add2),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC)
);
defparam un11_gs_c_if_generate_plus_mult1_un61_sum_add1_start.lut_mask=16'h00aa;
defparam un11_gs_c_if_generate_plus_mult1_un61_sum_add1_start.sum_lutc_input="cin";
// @11:38
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un68_sum_add1_start (
	.cout(mult1_un68_sum_add1_start_cout_0),
	.dataa(un2_gs_c_add1),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC)
);
defparam un11_gs_c_if_generate_plus_mult1_un68_sum_add1_start.lut_mask=16'h00aa;
defparam un11_gs_c_if_generate_plus_mult1_un68_sum_add1_start.sum_lutc_input="cin";
// @11:38
  cycloneive_lcell_comb un2_gs_c_0_add7_term (
	.combout(un2_gs_c_0[8]),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_gs_c_0_add7_cout)
);
defparam un2_gs_c_0_add7_term.lut_mask=16'hf0f0;
defparam un2_gs_c_0_add7_term.sum_lutc_input="cin";
// @11:38
  cycloneive_lcell_comb un2_gs_c_add8_term (
	.combout(CO0),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_gs_c_add8_cout)
);
defparam un2_gs_c_add8_term.lut_mask=16'hf0f0;
defparam un2_gs_c_add8_term.sum_lutc_input="cin";
  assign  reset_c_i = ~ reset_c;
endmodule /* grayscale_0 */

// VQM4.1+ 
module fifo_8s_32s_6s_3_0 (
  out_din_0,
  out_din_1,
  out_din_2,
  out_din_3,
  out_din_4,
  out_din_5,
  out_din_6,
  out_din_7,
  img_gs_dout_0,
  img_gs_dout_1,
  img_gs_dout_2,
  img_gs_dout_3,
  img_gs_dout_4,
  img_gs_dout_5,
  img_gs_dout_6,
  img_gs_dout_7,
  state_0,
  b_rd_en,
  full_3_1z,
  full_2_1z,
  un19_wr_addr_t_axb0_0_g1,
  empty_1z,
  reset_c,
  clock_c
)
;
input out_din_0 ;
input out_din_1 ;
input out_din_2 ;
input out_din_3 ;
input out_din_4 ;
input out_din_5 ;
input out_din_6 ;
input out_din_7 ;
output img_gs_dout_0 ;
output img_gs_dout_1 ;
output img_gs_dout_2 ;
output img_gs_dout_3 ;
output img_gs_dout_4 ;
output img_gs_dout_5 ;
output img_gs_dout_6 ;
output img_gs_dout_7 ;
input state_0 ;
input b_rd_en ;
output full_3_1z ;
output full_2_1z ;
output un19_wr_addr_t_axb0_0_g1 ;
output empty_1z ;
input reset_c ;
input clock_c ;
wire out_din_0 ;
wire out_din_1 ;
wire out_din_2 ;
wire out_din_3 ;
wire out_din_4 ;
wire out_din_5 ;
wire out_din_6 ;
wire out_din_7 ;
wire img_gs_dout_0 ;
wire img_gs_dout_1 ;
wire img_gs_dout_2 ;
wire img_gs_dout_3 ;
wire img_gs_dout_4 ;
wire img_gs_dout_5 ;
wire img_gs_dout_6 ;
wire img_gs_dout_7 ;
wire state_0 ;
wire b_rd_en ;
wire full_3_1z ;
wire full_2_1z ;
wire un19_wr_addr_t_axb0_0_g1 ;
wire empty_1z ;
wire reset_c ;
wire clock_c ;
wire [5:0] rd_addr;
wire [5:0] wr_addr;
wire [7:0] q_a;
wire un23_rd_addr_t_sum5_0_g0 ;
wire un23_rd_addr_t_sum4 ;
wire un23_rd_addr_t_sum3 ;
wire un23_rd_addr_t_sum2 ;
wire un23_rd_addr_t_sum1 ;
wire un23_rd_addr_t_axb0 ;
wire un19_wr_addr_t_sum5_0_g0 ;
wire un19_wr_addr_t_sum4_0_g0 ;
wire un19_wr_addr_t_sum3_0_g0 ;
wire un19_wr_addr_t_sum2_0_g0 ;
wire un19_wr_addr_t_sum1_0_g0 ;
wire un19_wr_addr_t_axb0_0_g0 ;
wire un9_empty_NE_i_0_g0 ;
wire un9_empty_a_4_add0 ;
wire un9_empty_a_4_carry_0 ;
wire un9_empty_a_4_add1 ;
wire un9_empty_a_4_carry_1 ;
wire un9_empty_a_4_add2 ;
wire un9_empty_a_4_carry_2 ;
wire un9_empty_a_4_add3 ;
wire un9_empty_a_4_carry_3 ;
wire un9_empty_a_4_add4 ;
wire un9_empty_a_4_carry_4 ;
wire un9_empty_a_4_add5 ;
wire un14_full_t_2 ;
wire un9_empty_NE_i_0_g0_1 ;
wire un19_wr_addr_t_sum5_0_g1_0 ;
wire un19_wr_addr_t_anc1 ;
wire un4_empty_t_NE_0 ;
wire un4_empty_t_NE_1 ;
wire un4_empty_t_NE_2 ;
wire full_0 ;
wire un9_empty_NE_i_0_g0_2 ;
wire un13_rd_addr_t ;
wire un23_rd_addr_t_anc2 ;
wire GND ;
wire VCC ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire reset_c_i ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @10:55
  dffeas rd_addr_5_ (
	.q(rd_addr[5]),
	.d(un23_rd_addr_t_sum5_0_g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_5_.is_wysiwyg="TRUE";
// @10:55
  dffeas rd_addr_4_ (
	.q(rd_addr[4]),
	.d(un23_rd_addr_t_sum4),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_4_.is_wysiwyg="TRUE";
// @10:55
  dffeas rd_addr_3_ (
	.q(rd_addr[3]),
	.d(un23_rd_addr_t_sum3),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_3_.is_wysiwyg="TRUE";
// @10:55
  dffeas rd_addr_2_ (
	.q(rd_addr[2]),
	.d(un23_rd_addr_t_sum2),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_2_.is_wysiwyg="TRUE";
// @10:55
  dffeas rd_addr_1_ (
	.q(rd_addr[1]),
	.d(un23_rd_addr_t_sum1),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_1_.is_wysiwyg="TRUE";
// @10:55
  dffeas rd_addr_0_ (
	.q(rd_addr[0]),
	.d(un23_rd_addr_t_axb0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_0_.is_wysiwyg="TRUE";
// @10:42
  dffeas wr_addr_5_ (
	.q(wr_addr[5]),
	.d(un19_wr_addr_t_sum5_0_g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_5_.is_wysiwyg="TRUE";
// @10:42
  dffeas wr_addr_4_ (
	.q(wr_addr[4]),
	.d(un19_wr_addr_t_sum4_0_g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_4_.is_wysiwyg="TRUE";
// @10:42
  dffeas wr_addr_3_ (
	.q(wr_addr[3]),
	.d(un19_wr_addr_t_sum3_0_g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_3_.is_wysiwyg="TRUE";
// @10:42
  dffeas wr_addr_2_ (
	.q(wr_addr[2]),
	.d(un19_wr_addr_t_sum2_0_g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_2_.is_wysiwyg="TRUE";
// @10:42
  dffeas wr_addr_1_ (
	.q(wr_addr[1]),
	.d(un19_wr_addr_t_sum1_0_g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_1_.is_wysiwyg="TRUE";
// @10:42
  dffeas wr_addr_0_ (
	.q(wr_addr[0]),
	.d(un19_wr_addr_t_axb0_0_g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_0_.is_wysiwyg="TRUE";
// @10:63
  dffeas empty (
	.q(empty_1z),
	.d(un9_empty_NE_i_0_g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam empty.is_wysiwyg="TRUE";
// @10:68
  cycloneive_lcell_comb p_empty_un9_empty_a_4_add0 (
	.combout(un9_empty_a_4_add0),
	.cout(un9_empty_a_4_carry_0),
	.dataa(wr_addr[0]),
	.datab(rd_addr[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam p_empty_un9_empty_a_4_add0.lut_mask=16'h9944;
defparam p_empty_un9_empty_a_4_add0.sum_lutc_input="cin";
// @10:68
  cycloneive_lcell_comb p_empty_un9_empty_a_4_add1 (
	.combout(un9_empty_a_4_add1),
	.cout(un9_empty_a_4_carry_1),
	.dataa(wr_addr[1]),
	.datab(rd_addr[1]),
	.datac(VCC),
	.datad(VCC),
	.cin(un9_empty_a_4_carry_0)
);
defparam p_empty_un9_empty_a_4_add1.lut_mask=16'h69d4;
defparam p_empty_un9_empty_a_4_add1.sum_lutc_input="cin";
// @10:68
  cycloneive_lcell_comb p_empty_un9_empty_a_4_add2 (
	.combout(un9_empty_a_4_add2),
	.cout(un9_empty_a_4_carry_2),
	.dataa(wr_addr[2]),
	.datab(rd_addr[2]),
	.datac(VCC),
	.datad(VCC),
	.cin(un9_empty_a_4_carry_1)
);
defparam p_empty_un9_empty_a_4_add2.lut_mask=16'h69d4;
defparam p_empty_un9_empty_a_4_add2.sum_lutc_input="cin";
// @10:68
  cycloneive_lcell_comb p_empty_un9_empty_a_4_add3 (
	.combout(un9_empty_a_4_add3),
	.cout(un9_empty_a_4_carry_3),
	.dataa(wr_addr[3]),
	.datab(rd_addr[3]),
	.datac(VCC),
	.datad(VCC),
	.cin(un9_empty_a_4_carry_2)
);
defparam p_empty_un9_empty_a_4_add3.lut_mask=16'h69d4;
defparam p_empty_un9_empty_a_4_add3.sum_lutc_input="cin";
// @10:68
  cycloneive_lcell_comb p_empty_un9_empty_a_4_add4 (
	.combout(un9_empty_a_4_add4),
	.cout(un9_empty_a_4_carry_4),
	.dataa(wr_addr[4]),
	.datab(rd_addr[4]),
	.datac(VCC),
	.datad(VCC),
	.cin(un9_empty_a_4_carry_3)
);
defparam p_empty_un9_empty_a_4_add4.lut_mask=16'h69d4;
defparam p_empty_un9_empty_a_4_add4.sum_lutc_input="cin";
// @10:68
  cycloneive_lcell_comb p_empty_un9_empty_a_4_add5 (
	.combout(un9_empty_a_4_add5),
	.dataa(wr_addr[5]),
	.datab(rd_addr[5]),
	.datac(VCC),
	.datad(VCC),
	.cin(un9_empty_a_4_carry_4)
);
defparam p_empty_un9_empty_a_4_add5.lut_mask=16'h6969;
defparam p_empty_un9_empty_a_4_add5.sum_lutc_input="cin";
  cycloneive_lcell_comb wr_addr_RNO_0_ (
	.combout(un19_wr_addr_t_axb0_0_g0),
	.dataa(wr_addr[0]),
	.datab(un19_wr_addr_t_axb0_0_g1),
	.datac(VCC),
	.datad(VCC)
);
defparam wr_addr_RNO_0_.lut_mask=16'h6666;
defparam wr_addr_RNO_0_.sum_lutc_input="datac";
// @10:74
  cycloneive_lcell_comb un14_full_t_2_cZ (
	.combout(un14_full_t_2),
	.dataa(wr_addr[2]),
	.datab(rd_addr[2]),
	.datac(VCC),
	.datad(VCC)
);
defparam un14_full_t_2_cZ.lut_mask=16'h6666;
defparam un14_full_t_2_cZ.sum_lutc_input="datac";
  cycloneive_lcell_comb empty_RNO_0 (
	.combout(un9_empty_NE_i_0_g0_1),
	.dataa(un9_empty_a_4_add3),
	.datab(un9_empty_a_4_add4),
	.datac(VCC),
	.datad(VCC)
);
defparam empty_RNO_0.lut_mask=16'h8888;
defparam empty_RNO_0.sum_lutc_input="datac";
  cycloneive_lcell_comb wr_addr_RNO_0_5_ (
	.combout(un19_wr_addr_t_sum5_0_g1_0),
	.dataa(wr_addr[4]),
	.datab(wr_addr[3]),
	.datac(VCC),
	.datad(VCC)
);
defparam wr_addr_RNO_0_5_.lut_mask=16'h8888;
defparam wr_addr_RNO_0_5_.sum_lutc_input="datac";
  cycloneive_lcell_comb wr_addr_RNO_1_ (
	.combout(un19_wr_addr_t_sum1_0_g0),
	.dataa(wr_addr[0]),
	.datab(wr_addr[1]),
	.datac(un19_wr_addr_t_axb0_0_g1),
	.datad(VCC)
);
defparam wr_addr_RNO_1_.lut_mask=16'h6c6c;
defparam wr_addr_RNO_1_.sum_lutc_input="datac";
// @10:72
  cycloneive_lcell_comb un19_wr_addr_t_anc1_cZ (
	.combout(un19_wr_addr_t_anc1),
	.dataa(wr_addr[0]),
	.datab(wr_addr[1]),
	.datac(un19_wr_addr_t_axb0_0_g1),
	.datad(VCC)
);
defparam un19_wr_addr_t_anc1_cZ.lut_mask=16'h8080;
defparam un19_wr_addr_t_anc1_cZ.sum_lutc_input="datac";
// @10:73
  cycloneive_lcell_comb un4_empty_t_NE_0_cZ (
	.combout(un4_empty_t_NE_0),
	.dataa(rd_addr[0]),
	.datab(wr_addr[0]),
	.datac(rd_addr[5]),
	.datad(wr_addr[5])
);
defparam un4_empty_t_NE_0_cZ.lut_mask=16'h6ff6;
defparam un4_empty_t_NE_0_cZ.sum_lutc_input="datac";
// @10:73
  cycloneive_lcell_comb un4_empty_t_NE_1_cZ (
	.combout(un4_empty_t_NE_1),
	.dataa(rd_addr[4]),
	.datab(wr_addr[4]),
	.datac(rd_addr[3]),
	.datad(wr_addr[3])
);
defparam un4_empty_t_NE_1_cZ.lut_mask=16'h6ff6;
defparam un4_empty_t_NE_1_cZ.sum_lutc_input="datac";
// @10:73
  cycloneive_lcell_comb un4_empty_t_NE_2_cZ (
	.combout(un4_empty_t_NE_2),
	.dataa(rd_addr[2]),
	.datab(wr_addr[2]),
	.datac(rd_addr[1]),
	.datad(wr_addr[1])
);
defparam un4_empty_t_NE_2_cZ.lut_mask=16'h6ff6;
defparam un4_empty_t_NE_2_cZ.sum_lutc_input="datac";
// @10:74
  cycloneive_lcell_comb full_0_cZ (
	.combout(full_0),
	.dataa(rd_addr[4]),
	.datab(wr_addr[4]),
	.datac(rd_addr[5]),
	.datad(wr_addr[5])
);
defparam full_0_cZ.lut_mask=16'h0990;
defparam full_0_cZ.sum_lutc_input="datac";
// @10:74
  cycloneive_lcell_comb full_2 (
	.combout(full_2_1z),
	.dataa(rd_addr[1]),
	.datab(wr_addr[1]),
	.datac(rd_addr[0]),
	.datad(wr_addr[0])
);
defparam full_2.lut_mask=16'h9009;
defparam full_2.sum_lutc_input="datac";
  cycloneive_lcell_comb empty_RNO_1 (
	.combout(un9_empty_NE_i_0_g0_2),
	.dataa(un9_empty_a_4_add1),
	.datab(un9_empty_a_4_add2),
	.datac(un9_empty_a_4_add5),
	.datad(VCC)
);
defparam empty_RNO_1.lut_mask=16'h8080;
defparam empty_RNO_1.sum_lutc_input="datac";
  cycloneive_lcell_comb wr_addr_RNO_2_ (
	.combout(un19_wr_addr_t_sum2_0_g0),
	.dataa(wr_addr[0]),
	.datab(wr_addr[1]),
	.datac(wr_addr[2]),
	.datad(un19_wr_addr_t_axb0_0_g1)
);
defparam wr_addr_RNO_2_.lut_mask=16'h78f0;
defparam wr_addr_RNO_2_.sum_lutc_input="datac";
// @10:74
  cycloneive_lcell_comb full_3 (
	.combout(full_3_1z),
	.dataa(rd_addr[3]),
	.datab(wr_addr[3]),
	.datac(un14_full_t_2),
	.datad(full_0)
);
defparam full_3.lut_mask=16'h0900;
defparam full_3.sum_lutc_input="datac";
  cycloneive_lcell_comb wr_addr_RNO_4_ (
	.combout(un19_wr_addr_t_sum4_0_g0),
	.dataa(wr_addr[2]),
	.datab(wr_addr[3]),
	.datac(wr_addr[4]),
	.datad(un19_wr_addr_t_anc1)
);
defparam wr_addr_RNO_4_.lut_mask=16'h78f0;
defparam wr_addr_RNO_4_.sum_lutc_input="datac";
  cycloneive_lcell_comb wr_addr_RNO_3_ (
	.combout(un19_wr_addr_t_sum3_0_g0),
	.dataa(wr_addr[2]),
	.datab(wr_addr[3]),
	.datac(un19_wr_addr_t_anc1),
	.datad(VCC)
);
defparam wr_addr_RNO_3_.lut_mask=16'h6c6c;
defparam wr_addr_RNO_3_.sum_lutc_input="datac";
  cycloneive_lcell_comb wr_addr_RNO_5_ (
	.combout(un19_wr_addr_t_sum5_0_g0),
	.dataa(wr_addr[2]),
	.datab(wr_addr[5]),
	.datac(un19_wr_addr_t_sum5_0_g1_0),
	.datad(un19_wr_addr_t_anc1)
);
defparam wr_addr_RNO_5_.lut_mask=16'h6ccc;
defparam wr_addr_RNO_5_.sum_lutc_input="datac";
  cycloneive_lcell_comb full_2_RNI14GE (
	.combout(un19_wr_addr_t_axb0_0_g1),
	.dataa(state_0),
	.datab(full_2_1z),
	.datac(full_3_1z),
	.datad(VCC)
);
defparam full_2_RNI14GE.lut_mask=16'h2a2a;
defparam full_2_RNI14GE.sum_lutc_input="datac";
// @10:71
  cycloneive_lcell_comb un13_rd_addr_t_cZ (
	.combout(un13_rd_addr_t),
	.dataa(un4_empty_t_NE_0),
	.datab(un4_empty_t_NE_1),
	.datac(un4_empty_t_NE_2),
	.datad(b_rd_en)
);
defparam un13_rd_addr_t_cZ.lut_mask=16'hfe00;
defparam un13_rd_addr_t_cZ.sum_lutc_input="datac";
// @10:71
  cycloneive_lcell_comb un23_rd_addr_t_axb0_cZ (
	.combout(un23_rd_addr_t_axb0),
	.dataa(rd_addr[0]),
	.datab(un13_rd_addr_t),
	.datac(VCC),
	.datad(VCC)
);
defparam un23_rd_addr_t_axb0_cZ.lut_mask=16'h6666;
defparam un23_rd_addr_t_axb0_cZ.sum_lutc_input="datac";
// @10:71
  cycloneive_lcell_comb un23_rd_addr_t_sum1_cZ (
	.combout(un23_rd_addr_t_sum1),
	.dataa(rd_addr[0]),
	.datab(rd_addr[1]),
	.datac(un13_rd_addr_t),
	.datad(VCC)
);
defparam un23_rd_addr_t_sum1_cZ.lut_mask=16'h6c6c;
defparam un23_rd_addr_t_sum1_cZ.sum_lutc_input="datac";
  cycloneive_lcell_comb empty_RNO (
	.combout(un9_empty_NE_i_0_g0),
	.dataa(un9_empty_a_4_add0),
	.datab(un13_rd_addr_t),
	.datac(un9_empty_NE_i_0_g0_1),
	.datad(un9_empty_NE_i_0_g0_2)
);
defparam empty_RNO.lut_mask=16'h9fff;
defparam empty_RNO.sum_lutc_input="datac";
// @10:71
  cycloneive_lcell_comb un23_rd_addr_t_sum2_cZ (
	.combout(un23_rd_addr_t_sum2),
	.dataa(rd_addr[0]),
	.datab(rd_addr[1]),
	.datac(rd_addr[2]),
	.datad(un13_rd_addr_t)
);
defparam un23_rd_addr_t_sum2_cZ.lut_mask=16'h78f0;
defparam un23_rd_addr_t_sum2_cZ.sum_lutc_input="datac";
// @10:71
  cycloneive_lcell_comb un23_rd_addr_t_anc2_cZ (
	.combout(un23_rd_addr_t_anc2),
	.dataa(rd_addr[0]),
	.datab(rd_addr[1]),
	.datac(rd_addr[2]),
	.datad(un13_rd_addr_t)
);
defparam un23_rd_addr_t_anc2_cZ.lut_mask=16'h8000;
defparam un23_rd_addr_t_anc2_cZ.sum_lutc_input="datac";
// @10:71
  cycloneive_lcell_comb un23_rd_addr_t_sum3_cZ (
	.combout(un23_rd_addr_t_sum3),
	.dataa(rd_addr[3]),
	.datab(un23_rd_addr_t_anc2),
	.datac(VCC),
	.datad(VCC)
);
defparam un23_rd_addr_t_sum3_cZ.lut_mask=16'h6666;
defparam un23_rd_addr_t_sum3_cZ.sum_lutc_input="datac";
// @10:71
  cycloneive_lcell_comb un23_rd_addr_t_sum4_cZ (
	.combout(un23_rd_addr_t_sum4),
	.dataa(rd_addr[3]),
	.datab(rd_addr[4]),
	.datac(un23_rd_addr_t_anc2),
	.datad(VCC)
);
defparam un23_rd_addr_t_sum4_cZ.lut_mask=16'h6c6c;
defparam un23_rd_addr_t_sum4_cZ.sum_lutc_input="datac";
  cycloneive_lcell_comb rd_addr_RNO_5_ (
	.combout(un23_rd_addr_t_sum5_0_g0),
	.dataa(rd_addr[3]),
	.datab(rd_addr[4]),
	.datac(rd_addr[5]),
	.datad(un23_rd_addr_t_anc2)
);
defparam rd_addr_RNO_5_.lut_mask=16'h78f0;
defparam rd_addr_RNO_5_.sum_lutc_input="datac";
// @10:35
  altsyncram fifo_buf (
	.q_b({img_gs_dout_7, img_gs_dout_6, img_gs_dout_5, img_gs_dout_4, img_gs_dout_3, img_gs_dout_2, img_gs_dout_1, img_gs_dout_0}),
	.data_a({out_din_7, out_din_6, out_din_5, out_din_4, out_din_3, out_din_2, out_din_1, out_din_0}),
	.address_a(wr_addr[4:0]),
	.wren_a(un19_wr_addr_t_axb0_0_g1),
	.rden_a(GND),
	.data_b({GND, GND, GND, GND, GND, GND, GND, GND}),
	.address_b({un23_rd_addr_t_sum4, un23_rd_addr_t_sum3, un23_rd_addr_t_sum2, un23_rd_addr_t_sum1, un23_rd_addr_t_axb0}),
	.wren_b(GND),
	.rden_b(VCC),
	.clock0(clock_c),
	.clock1(VCC),
	.clocken0(VCC),
	.clocken1(VCC),
	.clocken2(VCC),
	.clocken3(VCC),
	.addressstall_a(GND),
	.addressstall_b(GND),
	.aclr0(GND),
	.aclr1(GND)
);
defparam fifo_buf.read_during_write_mode_mixed_ports =  "OLD_DATA";
defparam fifo_buf.wrcontrol_aclr_b =  "NONE";
defparam fifo_buf.rdcontrol_aclr_b =  "NONE";
defparam fifo_buf.indata_aclr_b =  "NONE";
defparam fifo_buf.address_aclr_b =  "NONE";
defparam fifo_buf.outdata_aclr_b =  "NONE";
defparam fifo_buf.wrcontrol_wraddress_reg_b =  "CLOCK0";
defparam fifo_buf.rdcontrol_reg_b =  "CLOCK0";
defparam fifo_buf.indata_reg_b =  "CLOCK0";
defparam fifo_buf.address_reg_b =  "CLOCK0";
defparam fifo_buf.outdata_reg_b =  "UNREGISTERED";
defparam fifo_buf.wrcontrol_aclr_a =  "NONE";
defparam fifo_buf.indata_aclr_a =  "NONE";
defparam fifo_buf.address_aclr_a =  "NONE";
defparam fifo_buf.outdata_aclr_a =  "NONE";
defparam fifo_buf.outdata_reg_a =  "UNREGISTERED";
defparam fifo_buf.operation_mode =  "DUAL_PORT";
defparam fifo_buf.clock_enable_input_b =  "ALTERNATE";
defparam fifo_buf.clock_enable_input_a =  "ALTERNATE";
defparam fifo_buf.clock_enable_output_b =  "NORMAL";
defparam fifo_buf.clock_enable_output_a =  "NORMAL";
defparam fifo_buf.intended_device_family =  "CYCLONE IVE";
defparam fifo_buf.numwords_b =  32;
defparam fifo_buf.numwords_a =  32;
defparam fifo_buf.lpm_type =  "altsyncram";
defparam fifo_buf.init_file =  "UNUSED";
defparam fifo_buf.ram_block_type =  "AUTO";
defparam fifo_buf.widthad_b =  5;
defparam fifo_buf.width_b =  8;
defparam fifo_buf.widthad_a =  5;
defparam fifo_buf.width_a =  8;
  assign  reset_c_i = ~ reset_c;
endmodule /* fifo_8s_32s_6s_3_0 */

// VQM4.1+ 
module background_sub (
  out_din_1_0,
  wr_addr_1,
  wr_addr_0,
  wr_addr_3,
  wr_addr_2,
  wr_addr_4,
  wr_addr_5,
  rd_addr_1,
  rd_addr_0,
  rd_addr_3,
  rd_addr_2,
  rd_addr_4,
  rd_addr_5,
  base_gs_dout_0,
  base_gs_dout_1,
  base_gs_dout_2,
  base_gs_dout_3,
  base_gs_dout_4,
  base_gs_dout_5,
  base_gs_dout_6,
  base_gs_dout_7,
  img_gs_dout_0,
  img_gs_dout_1,
  img_gs_dout_2,
  img_gs_dout_3,
  img_gs_dout_4,
  img_gs_dout_5,
  img_gs_dout_6,
  img_gs_dout_7,
  state_0,
  out_wr_en_1z,
  state_0_0_0__g1_1z,
  empty_0,
  empty,
  b_rd_en_1z,
  reset_c,
  clock_c
)
;
output out_din_1_0 ;
input wr_addr_1 ;
input wr_addr_0 ;
input wr_addr_3 ;
input wr_addr_2 ;
input wr_addr_4 ;
input wr_addr_5 ;
input rd_addr_1 ;
input rd_addr_0 ;
input rd_addr_3 ;
input rd_addr_2 ;
input rd_addr_4 ;
input rd_addr_5 ;
input base_gs_dout_0 ;
input base_gs_dout_1 ;
input base_gs_dout_2 ;
input base_gs_dout_3 ;
input base_gs_dout_4 ;
input base_gs_dout_5 ;
input base_gs_dout_6 ;
input base_gs_dout_7 ;
input img_gs_dout_0 ;
input img_gs_dout_1 ;
input img_gs_dout_2 ;
input img_gs_dout_3 ;
input img_gs_dout_4 ;
input img_gs_dout_5 ;
input img_gs_dout_6 ;
input img_gs_dout_7 ;
output state_0 ;
output out_wr_en_1z ;
output state_0_0_0__g1_1z ;
input empty_0 ;
input empty ;
output b_rd_en_1z ;
input reset_c ;
input clock_c ;
wire out_din_1_0 ;
wire wr_addr_1 ;
wire wr_addr_0 ;
wire wr_addr_3 ;
wire wr_addr_2 ;
wire wr_addr_4 ;
wire wr_addr_5 ;
wire rd_addr_1 ;
wire rd_addr_0 ;
wire rd_addr_3 ;
wire rd_addr_2 ;
wire rd_addr_4 ;
wire rd_addr_5 ;
wire base_gs_dout_0 ;
wire base_gs_dout_1 ;
wire base_gs_dout_2 ;
wire base_gs_dout_3 ;
wire base_gs_dout_4 ;
wire base_gs_dout_5 ;
wire base_gs_dout_6 ;
wire base_gs_dout_7 ;
wire img_gs_dout_0 ;
wire img_gs_dout_1 ;
wire img_gs_dout_2 ;
wire img_gs_dout_3 ;
wire img_gs_dout_4 ;
wire img_gs_dout_5 ;
wire img_gs_dout_6 ;
wire img_gs_dout_7 ;
wire state_0 ;
wire out_wr_en_1z ;
wire state_0_0_0__g1_1z ;
wire empty_0 ;
wire empty ;
wire b_rd_en_1z ;
wire reset_c ;
wire clock_c ;
wire [0:0] mask;
wire [7:0] un1_b_dout_combout;
wire [7:0] un2_diff_combout;
wire state_0_0_0__g0 ;
wire mask_0_0_0__g3 ;
wire lt_0 ;
wire lt_1 ;
wire lt_2 ;
wire lt_3 ;
wire lt_4 ;
wire lt_5 ;
wire lt_6 ;
wire lt7 ;
wire lt7_cout ;
wire diff_add0 ;
wire diff_carry_0 ;
wire diff_add0_start_cout ;
wire diff_add1 ;
wire diff_carry_1 ;
wire diff_add2 ;
wire diff_carry_2 ;
wire diff_add3 ;
wire diff_carry_3 ;
wire diff_add4 ;
wire diff_carry_4 ;
wire diff_add5 ;
wire diff_carry_5 ;
wire diff_add6 ;
wire diff_carry_6 ;
wire diff_add7 ;
wire mask_0_0_0__g5_0 ;
wire mask_c6lto3 ;
wire state_0_0_0__g1_0 ;
wire state_0_0_0__g1_1 ;
wire state_0_0_0__g1_2 ;
wire VCC ;
wire GND ;
wire reset_c_i ;
  assign VCC = 1'b1;
//@14:115
  assign GND = 1'b0;
// @12:27
  dffeas state_0_ (
	.q(state_0),
	.d(state_0_0_0__g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam state_0_.is_wysiwyg="TRUE";
// @12:27
  dffeas mask_0_ (
	.q(mask[0]),
	.d(mask_0_0_0__g3),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(b_rd_en_1z),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam mask_0_.is_wysiwyg="TRUE";
// @12:51
  cycloneive_lcell_comb diff9_lt0 (
	.cout(lt_0),
	.dataa(img_gs_dout_0),
	.datab(base_gs_dout_0),
	.datac(VCC),
	.datad(VCC)
);
defparam diff9_lt0.lut_mask=16'h0044;
defparam diff9_lt0.sum_lutc_input="cin";
// @12:51
  cycloneive_lcell_comb diff9_lt1 (
	.cout(lt_1),
	.dataa(img_gs_dout_1),
	.datab(base_gs_dout_1),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_0)
);
defparam diff9_lt1.lut_mask=16'h00d4;
defparam diff9_lt1.sum_lutc_input="cin";
// @12:51
  cycloneive_lcell_comb diff9_lt2 (
	.cout(lt_2),
	.dataa(img_gs_dout_2),
	.datab(base_gs_dout_2),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_1)
);
defparam diff9_lt2.lut_mask=16'h00d4;
defparam diff9_lt2.sum_lutc_input="cin";
// @12:51
  cycloneive_lcell_comb diff9_lt3 (
	.cout(lt_3),
	.dataa(img_gs_dout_3),
	.datab(base_gs_dout_3),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_2)
);
defparam diff9_lt3.lut_mask=16'h00d4;
defparam diff9_lt3.sum_lutc_input="cin";
// @12:51
  cycloneive_lcell_comb diff9_lt4 (
	.cout(lt_4),
	.dataa(img_gs_dout_4),
	.datab(base_gs_dout_4),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_3)
);
defparam diff9_lt4.lut_mask=16'h00d4;
defparam diff9_lt4.sum_lutc_input="cin";
// @12:51
  cycloneive_lcell_comb diff9_lt5 (
	.cout(lt_5),
	.dataa(img_gs_dout_5),
	.datab(base_gs_dout_5),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_4)
);
defparam diff9_lt5.lut_mask=16'h00d4;
defparam diff9_lt5.sum_lutc_input="cin";
// @12:51
  cycloneive_lcell_comb diff9_lt6 (
	.cout(lt_6),
	.dataa(img_gs_dout_6),
	.datab(base_gs_dout_6),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_5)
);
defparam diff9_lt6.lut_mask=16'h00d4;
defparam diff9_lt6.sum_lutc_input="cin";
// @12:51
  cycloneive_lcell_comb diff9_lt7 (
	.combout(lt7),
	.cout(lt7_cout),
	.dataa(img_gs_dout_7),
	.datab(base_gs_dout_7),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_6)
);
defparam diff9_lt7.lut_mask=16'hd4d4;
defparam diff9_lt7.sum_lutc_input="cin";
// @12:51
  cycloneive_lcell_comb diff_add0_cZ (
	.combout(diff_add0),
	.cout(diff_carry_0),
	.dataa(un1_b_dout_combout[0]),
	.datab(un2_diff_combout[0]),
	.datac(VCC),
	.datad(VCC),
	.cin(diff_add0_start_cout)
);
defparam diff_add0_cZ.lut_mask=16'h96e8;
defparam diff_add0_cZ.sum_lutc_input="cin";
// @12:51
  cycloneive_lcell_comb diff_add1_cZ (
	.combout(diff_add1),
	.cout(diff_carry_1),
	.dataa(un1_b_dout_combout[1]),
	.datab(un2_diff_combout[1]),
	.datac(VCC),
	.datad(VCC),
	.cin(diff_carry_0)
);
defparam diff_add1_cZ.lut_mask=16'h96e8;
defparam diff_add1_cZ.sum_lutc_input="cin";
// @12:51
  cycloneive_lcell_comb diff_add2_cZ (
	.combout(diff_add2),
	.cout(diff_carry_2),
	.dataa(un1_b_dout_combout[2]),
	.datab(un2_diff_combout[2]),
	.datac(VCC),
	.datad(VCC),
	.cin(diff_carry_1)
);
defparam diff_add2_cZ.lut_mask=16'h96e8;
defparam diff_add2_cZ.sum_lutc_input="cin";
// @12:51
  cycloneive_lcell_comb diff_add3_cZ (
	.combout(diff_add3),
	.cout(diff_carry_3),
	.dataa(un1_b_dout_combout[3]),
	.datab(un2_diff_combout[3]),
	.datac(VCC),
	.datad(VCC),
	.cin(diff_carry_2)
);
defparam diff_add3_cZ.lut_mask=16'h96e8;
defparam diff_add3_cZ.sum_lutc_input="cin";
// @12:51
  cycloneive_lcell_comb diff_add4_cZ (
	.combout(diff_add4),
	.cout(diff_carry_4),
	.dataa(un1_b_dout_combout[4]),
	.datab(un2_diff_combout[4]),
	.datac(VCC),
	.datad(VCC),
	.cin(diff_carry_3)
);
defparam diff_add4_cZ.lut_mask=16'h96e8;
defparam diff_add4_cZ.sum_lutc_input="cin";
// @12:51
  cycloneive_lcell_comb diff_add5_cZ (
	.combout(diff_add5),
	.cout(diff_carry_5),
	.dataa(un1_b_dout_combout[5]),
	.datab(un2_diff_combout[5]),
	.datac(VCC),
	.datad(VCC),
	.cin(diff_carry_4)
);
defparam diff_add5_cZ.lut_mask=16'h96e8;
defparam diff_add5_cZ.sum_lutc_input="cin";
// @12:51
  cycloneive_lcell_comb diff_add6_cZ (
	.combout(diff_add6),
	.cout(diff_carry_6),
	.dataa(un1_b_dout_combout[6]),
	.datab(un2_diff_combout[6]),
	.datac(VCC),
	.datad(VCC),
	.cin(diff_carry_5)
);
defparam diff_add6_cZ.lut_mask=16'h96e8;
defparam diff_add6_cZ.sum_lutc_input="cin";
// @12:51
  cycloneive_lcell_comb diff_add7_cZ (
	.combout(diff_add7),
	.dataa(un1_b_dout_combout[7]),
	.datab(un2_diff_combout[7]),
	.datac(VCC),
	.datad(VCC),
	.cin(diff_carry_6)
);
defparam diff_add7_cZ.lut_mask=16'h9696;
defparam diff_add7_cZ.sum_lutc_input="cin";
// @12:51
  cycloneive_lcell_comb un1_b_dout_0_ (
	.combout(un1_b_dout_combout[0]),
	.dataa(base_gs_dout_0),
	.datab(img_gs_dout_0),
	.datac(lt7),
	.datad(VCC)
);
defparam un1_b_dout_0_.lut_mask=16'hacac;
defparam un1_b_dout_0_.sum_lutc_input="datac";
// @12:51
  cycloneive_lcell_comb un1_b_dout_1_ (
	.combout(un1_b_dout_combout[1]),
	.dataa(base_gs_dout_1),
	.datab(img_gs_dout_1),
	.datac(lt7),
	.datad(VCC)
);
defparam un1_b_dout_1_.lut_mask=16'hacac;
defparam un1_b_dout_1_.sum_lutc_input="datac";
// @12:51
  cycloneive_lcell_comb un1_b_dout_2_ (
	.combout(un1_b_dout_combout[2]),
	.dataa(base_gs_dout_2),
	.datab(img_gs_dout_2),
	.datac(lt7),
	.datad(VCC)
);
defparam un1_b_dout_2_.lut_mask=16'hacac;
defparam un1_b_dout_2_.sum_lutc_input="datac";
// @12:51
  cycloneive_lcell_comb un1_b_dout_3_ (
	.combout(un1_b_dout_combout[3]),
	.dataa(base_gs_dout_3),
	.datab(img_gs_dout_3),
	.datac(lt7),
	.datad(VCC)
);
defparam un1_b_dout_3_.lut_mask=16'hacac;
defparam un1_b_dout_3_.sum_lutc_input="datac";
// @12:51
  cycloneive_lcell_comb un1_b_dout_4_ (
	.combout(un1_b_dout_combout[4]),
	.dataa(base_gs_dout_4),
	.datab(img_gs_dout_4),
	.datac(lt7),
	.datad(VCC)
);
defparam un1_b_dout_4_.lut_mask=16'hacac;
defparam un1_b_dout_4_.sum_lutc_input="datac";
// @12:51
  cycloneive_lcell_comb un1_b_dout_5_ (
	.combout(un1_b_dout_combout[5]),
	.dataa(base_gs_dout_5),
	.datab(img_gs_dout_5),
	.datac(lt7),
	.datad(VCC)
);
defparam un1_b_dout_5_.lut_mask=16'hacac;
defparam un1_b_dout_5_.sum_lutc_input="datac";
// @12:51
  cycloneive_lcell_comb un1_b_dout_6_ (
	.combout(un1_b_dout_combout[6]),
	.dataa(base_gs_dout_6),
	.datab(img_gs_dout_6),
	.datac(lt7),
	.datad(VCC)
);
defparam un1_b_dout_6_.lut_mask=16'hacac;
defparam un1_b_dout_6_.sum_lutc_input="datac";
// @12:51
  cycloneive_lcell_comb un1_b_dout_7_ (
	.combout(un1_b_dout_combout[7]),
	.dataa(base_gs_dout_7),
	.datab(img_gs_dout_7),
	.datac(lt7),
	.datad(VCC)
);
defparam un1_b_dout_7_.lut_mask=16'hacac;
defparam un1_b_dout_7_.sum_lutc_input="datac";
// @12:51
  cycloneive_lcell_comb un2_diff_1_ (
	.combout(un2_diff_combout[1]),
	.dataa(img_gs_dout_1),
	.datab(base_gs_dout_1),
	.datac(lt7),
	.datad(VCC)
);
defparam un2_diff_1_.lut_mask=16'h5353;
defparam un2_diff_1_.sum_lutc_input="datac";
// @12:51
  cycloneive_lcell_comb un2_diff_2_ (
	.combout(un2_diff_combout[2]),
	.dataa(img_gs_dout_2),
	.datab(base_gs_dout_2),
	.datac(lt7),
	.datad(VCC)
);
defparam un2_diff_2_.lut_mask=16'h5353;
defparam un2_diff_2_.sum_lutc_input="datac";
// @12:51
  cycloneive_lcell_comb un2_diff_3_ (
	.combout(un2_diff_combout[3]),
	.dataa(img_gs_dout_3),
	.datab(base_gs_dout_3),
	.datac(lt7),
	.datad(VCC)
);
defparam un2_diff_3_.lut_mask=16'h5353;
defparam un2_diff_3_.sum_lutc_input="datac";
// @12:51
  cycloneive_lcell_comb un2_diff_4_ (
	.combout(un2_diff_combout[4]),
	.dataa(img_gs_dout_4),
	.datab(base_gs_dout_4),
	.datac(lt7),
	.datad(VCC)
);
defparam un2_diff_4_.lut_mask=16'h5353;
defparam un2_diff_4_.sum_lutc_input="datac";
// @12:51
  cycloneive_lcell_comb un2_diff_5_ (
	.combout(un2_diff_combout[5]),
	.dataa(img_gs_dout_5),
	.datab(base_gs_dout_5),
	.datac(lt7),
	.datad(VCC)
);
defparam un2_diff_5_.lut_mask=16'h5353;
defparam un2_diff_5_.sum_lutc_input="datac";
// @12:51
  cycloneive_lcell_comb un2_diff_6_ (
	.combout(un2_diff_combout[6]),
	.dataa(img_gs_dout_6),
	.datab(base_gs_dout_6),
	.datac(lt7),
	.datad(VCC)
);
defparam un2_diff_6_.lut_mask=16'h5353;
defparam un2_diff_6_.sum_lutc_input="datac";
// @12:51
  cycloneive_lcell_comb un2_diff_7_ (
	.combout(un2_diff_combout[7]),
	.dataa(img_gs_dout_7),
	.datab(base_gs_dout_7),
	.datac(lt7),
	.datad(VCC)
);
defparam un2_diff_7_.lut_mask=16'h5353;
defparam un2_diff_7_.sum_lutc_input="datac";
  cycloneive_lcell_comb mask_RNO_0_0_ (
	.combout(mask_0_0_0__g5_0),
	.dataa(diff_add4),
	.datab(diff_add5),
	.datac(VCC),
	.datad(VCC)
);
defparam mask_RNO_0_0_.lut_mask=16'h8888;
defparam mask_RNO_0_0_.sum_lutc_input="datac";
// @12:48
  cycloneive_lcell_comb b_rd_en (
	.combout(b_rd_en_1z),
	.dataa(empty),
	.datab(empty_0),
	.datac(state_0),
	.datad(VCC)
);
defparam b_rd_en.lut_mask=16'h0808;
defparam b_rd_en.sum_lutc_input="datac";
// @12:57
  cycloneive_lcell_comb mask_c6lto3_cZ (
	.combout(mask_c6lto3),
	.dataa(diff_add0),
	.datab(diff_add1),
	.datac(diff_add2),
	.datad(diff_add3)
);
defparam mask_c6lto3_cZ.lut_mask=16'hfff8;
defparam mask_c6lto3_cZ.sum_lutc_input="datac";
  cycloneive_lcell_comb state_0_0_0__g1_0_cZ (
	.combout(state_0_0_0__g1_0),
	.dataa(rd_addr_1),
	.datab(wr_addr_1),
	.datac(rd_addr_0),
	.datad(wr_addr_0)
);
defparam state_0_0_0__g1_0_cZ.lut_mask=16'h9009;
defparam state_0_0_0__g1_0_cZ.sum_lutc_input="datac";
  cycloneive_lcell_comb state_0_0_0__g1_1_cZ (
	.combout(state_0_0_0__g1_1),
	.dataa(rd_addr_3),
	.datab(wr_addr_3),
	.datac(rd_addr_2),
	.datad(wr_addr_2)
);
defparam state_0_0_0__g1_1_cZ.lut_mask=16'h9009;
defparam state_0_0_0__g1_1_cZ.sum_lutc_input="datac";
  cycloneive_lcell_comb state_0_0_0__g1_2_cZ (
	.combout(state_0_0_0__g1_2),
	.dataa(rd_addr_4),
	.datab(wr_addr_4),
	.datac(rd_addr_5),
	.datad(wr_addr_5)
);
defparam state_0_0_0__g1_2_cZ.lut_mask=16'h0990;
defparam state_0_0_0__g1_2_cZ.sum_lutc_input="datac";
  cycloneive_lcell_comb mask_RNO_0_ (
	.combout(mask_0_0_0__g3),
	.dataa(diff_add6),
	.datab(diff_add7),
	.datac(mask_c6lto3),
	.datad(mask_0_0_0__g5_0)
);
defparam mask_RNO_0_.lut_mask=16'hfeee;
defparam mask_RNO_0_.sum_lutc_input="datac";
  cycloneive_lcell_comb state_0_0_0__g1 (
	.combout(state_0_0_0__g1_1z),
	.dataa(state_0_0_0__g1_0),
	.datab(state_0_0_0__g1_1),
	.datac(state_0_0_0__g1_2),
	.datad(VCC)
);
defparam state_0_0_0__g1.lut_mask=16'h8080;
defparam state_0_0_0__g1.sum_lutc_input="datac";
// @12:69
  cycloneive_lcell_comb out_wr_en (
	.combout(out_wr_en_1z),
	.dataa(state_0),
	.datab(state_0_0_0__g1_0),
	.datac(state_0_0_0__g1_1),
	.datad(state_0_0_0__g1_2)
);
defparam out_wr_en.lut_mask=16'h2aaa;
defparam out_wr_en.sum_lutc_input="datac";
  cycloneive_lcell_comb state_RNO_0_ (
	.combout(state_0_0_0__g0),
	.dataa(empty),
	.datab(empty_0),
	.datac(state_0),
	.datad(state_0_0_0__g1_1z)
);
defparam state_RNO_0_.lut_mask=16'hf808;
defparam state_RNO_0_.sum_lutc_input="datac";
// @12:45
  cycloneive_lcell_comb out_din_1_0_ (
	.combout(out_din_1_0),
	.dataa(state_0),
	.datab(mask[0]),
	.datac(state_0_0_0__g1_1z),
	.datad(VCC)
);
defparam out_din_1_0_.lut_mask=16'h0808;
defparam out_din_1_0_.sum_lutc_input="datac";
// @12:51
  cycloneive_lcell_comb un2_diff_0_ (
	.combout(un2_diff_combout[0]),
	.dataa(base_gs_dout_0),
	.datab(img_gs_dout_0),
	.datac(VCC),
	.datad(VCC),
	.cin(lt7_cout)
);
defparam un2_diff_0_.lut_mask=16'h3535;
defparam un2_diff_0_.sum_lutc_input="cin";
// @12:51
  cycloneive_lcell_comb diff_add0_start (
	.cout(diff_add0_start_cout),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC)
);
defparam diff_add0_start.lut_mask=16'h00aa;
defparam diff_add0_start.sum_lutc_input="cin";
  assign  reset_c_i = ~ reset_c;
endmodule /* background_sub */

// VQM4.1+ 
module fifo_8s_32s_6s_3_1 (
  out_din_1_0,
  mask_dout_0,
  mask_dout_1,
  mask_dout_2,
  mask_dout_3,
  mask_dout_4,
  mask_dout_5,
  mask_dout_6,
  mask_dout_7,
  state_0,
  wr_addr_5,
  wr_addr_4,
  wr_addr_3,
  wr_addr_2,
  wr_addr_1,
  wr_addr_0,
  rd_addr_5,
  rd_addr_4,
  rd_addr_3,
  rd_addr_2,
  rd_addr_1,
  rd_addr_0,
  out_wr_en,
  state_0_0_0__g1,
  mask_rd_en,
  empty_1z,
  reset_c,
  clock_c
)
;
input out_din_1_0 ;
output mask_dout_0 ;
output mask_dout_1 ;
output mask_dout_2 ;
output mask_dout_3 ;
output mask_dout_4 ;
output mask_dout_5 ;
output mask_dout_6 ;
output mask_dout_7 ;
input state_0 ;
output wr_addr_5 ;
output wr_addr_4 ;
output wr_addr_3 ;
output wr_addr_2 ;
output wr_addr_1 ;
output wr_addr_0 ;
output rd_addr_5 ;
output rd_addr_4 ;
output rd_addr_3 ;
output rd_addr_2 ;
output rd_addr_1 ;
output rd_addr_0 ;
input out_wr_en ;
input state_0_0_0__g1 ;
input mask_rd_en ;
output empty_1z ;
input reset_c ;
input clock_c ;
wire out_din_1_0 ;
wire mask_dout_0 ;
wire mask_dout_1 ;
wire mask_dout_2 ;
wire mask_dout_3 ;
wire mask_dout_4 ;
wire mask_dout_5 ;
wire mask_dout_6 ;
wire mask_dout_7 ;
wire state_0 ;
wire wr_addr_5 ;
wire wr_addr_4 ;
wire wr_addr_3 ;
wire wr_addr_2 ;
wire wr_addr_1 ;
wire wr_addr_0 ;
wire rd_addr_5 ;
wire rd_addr_4 ;
wire rd_addr_3 ;
wire rd_addr_2 ;
wire rd_addr_1 ;
wire rd_addr_0 ;
wire out_wr_en ;
wire state_0_0_0__g1 ;
wire mask_rd_en ;
wire empty_1z ;
wire reset_c ;
wire clock_c ;
wire [7:0] q_a;
wire un23_rd_addr_t_sum5_0_g0 ;
wire un23_rd_addr_t_sum4 ;
wire un23_rd_addr_t_sum3 ;
wire un23_rd_addr_t_sum2 ;
wire un23_rd_addr_t_sum1 ;
wire un23_rd_addr_t_axb0 ;
wire un19_wr_addr_t_sum5_0_g0 ;
wire un19_wr_addr_t_sum4_0_g0 ;
wire un19_wr_addr_t_sum3_0_g0 ;
wire un19_wr_addr_t_sum2_0_g0 ;
wire un19_wr_addr_t_sum1_0_g0 ;
wire un19_wr_addr_t_axb0_0_g0 ;
wire un9_empty_NE_i_0_g0 ;
wire un9_empty_a_4_add0 ;
wire un9_empty_a_4_carry_0 ;
wire un9_empty_a_4_add1 ;
wire un9_empty_a_4_carry_1 ;
wire un9_empty_a_4_add2 ;
wire un9_empty_a_4_carry_2 ;
wire un9_empty_a_4_add3 ;
wire un9_empty_a_4_carry_3 ;
wire un9_empty_a_4_add4 ;
wire un9_empty_a_4_carry_4 ;
wire un9_empty_a_4_add5 ;
wire un9_empty_NE_i_0_g0_1 ;
wire un4_empty_t_NE_0 ;
wire un4_empty_t_NE_1 ;
wire un4_empty_t_NE_2 ;
wire un9_empty_NE_i_0_g0_2 ;
wire un13_rd_addr_t ;
wire un19_wr_addr_t_anc1 ;
wire un19_wr_addr_t_anc2 ;
wire un23_rd_addr_t_anc2 ;
wire GND ;
wire VCC ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire reset_c_i ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @10:55
  dffeas rd_addr_5_ (
	.q(rd_addr_5),
	.d(un23_rd_addr_t_sum5_0_g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_5_.is_wysiwyg="TRUE";
// @10:55
  dffeas rd_addr_4_ (
	.q(rd_addr_4),
	.d(un23_rd_addr_t_sum4),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_4_.is_wysiwyg="TRUE";
// @10:55
  dffeas rd_addr_3_ (
	.q(rd_addr_3),
	.d(un23_rd_addr_t_sum3),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_3_.is_wysiwyg="TRUE";
// @10:55
  dffeas rd_addr_2_ (
	.q(rd_addr_2),
	.d(un23_rd_addr_t_sum2),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_2_.is_wysiwyg="TRUE";
// @10:55
  dffeas rd_addr_1_ (
	.q(rd_addr_1),
	.d(un23_rd_addr_t_sum1),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_1_.is_wysiwyg="TRUE";
// @10:55
  dffeas rd_addr_0_ (
	.q(rd_addr_0),
	.d(un23_rd_addr_t_axb0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_0_.is_wysiwyg="TRUE";
// @10:42
  dffeas wr_addr_5_ (
	.q(wr_addr_5),
	.d(un19_wr_addr_t_sum5_0_g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_5_.is_wysiwyg="TRUE";
// @10:42
  dffeas wr_addr_4_ (
	.q(wr_addr_4),
	.d(un19_wr_addr_t_sum4_0_g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_4_.is_wysiwyg="TRUE";
// @10:42
  dffeas wr_addr_3_ (
	.q(wr_addr_3),
	.d(un19_wr_addr_t_sum3_0_g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_3_.is_wysiwyg="TRUE";
// @10:42
  dffeas wr_addr_2_ (
	.q(wr_addr_2),
	.d(un19_wr_addr_t_sum2_0_g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_2_.is_wysiwyg="TRUE";
// @10:42
  dffeas wr_addr_1_ (
	.q(wr_addr_1),
	.d(un19_wr_addr_t_sum1_0_g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_1_.is_wysiwyg="TRUE";
// @10:42
  dffeas wr_addr_0_ (
	.q(wr_addr_0),
	.d(un19_wr_addr_t_axb0_0_g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_0_.is_wysiwyg="TRUE";
// @10:63
  dffeas empty (
	.q(empty_1z),
	.d(un9_empty_NE_i_0_g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam empty.is_wysiwyg="TRUE";
// @10:68
  cycloneive_lcell_comb p_empty_un9_empty_a_4_add0 (
	.combout(un9_empty_a_4_add0),
	.cout(un9_empty_a_4_carry_0),
	.dataa(wr_addr_0),
	.datab(rd_addr_0),
	.datac(VCC),
	.datad(VCC)
);
defparam p_empty_un9_empty_a_4_add0.lut_mask=16'h9944;
defparam p_empty_un9_empty_a_4_add0.sum_lutc_input="cin";
// @10:68
  cycloneive_lcell_comb p_empty_un9_empty_a_4_add1 (
	.combout(un9_empty_a_4_add1),
	.cout(un9_empty_a_4_carry_1),
	.dataa(wr_addr_1),
	.datab(rd_addr_1),
	.datac(VCC),
	.datad(VCC),
	.cin(un9_empty_a_4_carry_0)
);
defparam p_empty_un9_empty_a_4_add1.lut_mask=16'h69d4;
defparam p_empty_un9_empty_a_4_add1.sum_lutc_input="cin";
// @10:68
  cycloneive_lcell_comb p_empty_un9_empty_a_4_add2 (
	.combout(un9_empty_a_4_add2),
	.cout(un9_empty_a_4_carry_2),
	.dataa(wr_addr_2),
	.datab(rd_addr_2),
	.datac(VCC),
	.datad(VCC),
	.cin(un9_empty_a_4_carry_1)
);
defparam p_empty_un9_empty_a_4_add2.lut_mask=16'h69d4;
defparam p_empty_un9_empty_a_4_add2.sum_lutc_input="cin";
// @10:68
  cycloneive_lcell_comb p_empty_un9_empty_a_4_add3 (
	.combout(un9_empty_a_4_add3),
	.cout(un9_empty_a_4_carry_3),
	.dataa(wr_addr_3),
	.datab(rd_addr_3),
	.datac(VCC),
	.datad(VCC),
	.cin(un9_empty_a_4_carry_2)
);
defparam p_empty_un9_empty_a_4_add3.lut_mask=16'h69d4;
defparam p_empty_un9_empty_a_4_add3.sum_lutc_input="cin";
// @10:68
  cycloneive_lcell_comb p_empty_un9_empty_a_4_add4 (
	.combout(un9_empty_a_4_add4),
	.cout(un9_empty_a_4_carry_4),
	.dataa(wr_addr_4),
	.datab(rd_addr_4),
	.datac(VCC),
	.datad(VCC),
	.cin(un9_empty_a_4_carry_3)
);
defparam p_empty_un9_empty_a_4_add4.lut_mask=16'h69d4;
defparam p_empty_un9_empty_a_4_add4.sum_lutc_input="cin";
// @10:68
  cycloneive_lcell_comb p_empty_un9_empty_a_4_add5 (
	.combout(un9_empty_a_4_add5),
	.dataa(wr_addr_5),
	.datab(rd_addr_5),
	.datac(VCC),
	.datad(VCC),
	.cin(un9_empty_a_4_carry_4)
);
defparam p_empty_un9_empty_a_4_add5.lut_mask=16'h6969;
defparam p_empty_un9_empty_a_4_add5.sum_lutc_input="cin";
  cycloneive_lcell_comb empty_RNO_0 (
	.combout(un9_empty_NE_i_0_g0_1),
	.dataa(un9_empty_a_4_add3),
	.datab(un9_empty_a_4_add4),
	.datac(VCC),
	.datad(VCC)
);
defparam empty_RNO_0.lut_mask=16'h8888;
defparam empty_RNO_0.sum_lutc_input="datac";
// @10:73
  cycloneive_lcell_comb un4_empty_t_NE_0_cZ (
	.combout(un4_empty_t_NE_0),
	.dataa(rd_addr_2),
	.datab(wr_addr_2),
	.datac(rd_addr_1),
	.datad(wr_addr_1)
);
defparam un4_empty_t_NE_0_cZ.lut_mask=16'h6ff6;
defparam un4_empty_t_NE_0_cZ.sum_lutc_input="datac";
// @10:73
  cycloneive_lcell_comb un4_empty_t_NE_1_cZ (
	.combout(un4_empty_t_NE_1),
	.dataa(rd_addr_4),
	.datab(wr_addr_4),
	.datac(rd_addr_3),
	.datad(wr_addr_3)
);
defparam un4_empty_t_NE_1_cZ.lut_mask=16'h6ff6;
defparam un4_empty_t_NE_1_cZ.sum_lutc_input="datac";
// @10:73
  cycloneive_lcell_comb un4_empty_t_NE_2_cZ (
	.combout(un4_empty_t_NE_2),
	.dataa(rd_addr_0),
	.datab(wr_addr_0),
	.datac(rd_addr_5),
	.datad(wr_addr_5)
);
defparam un4_empty_t_NE_2_cZ.lut_mask=16'h6ff6;
defparam un4_empty_t_NE_2_cZ.sum_lutc_input="datac";
  cycloneive_lcell_comb empty_RNO_1 (
	.combout(un9_empty_NE_i_0_g0_2),
	.dataa(un9_empty_a_4_add1),
	.datab(un9_empty_a_4_add2),
	.datac(un9_empty_a_4_add5),
	.datad(VCC)
);
defparam empty_RNO_1.lut_mask=16'h8080;
defparam empty_RNO_1.sum_lutc_input="datac";
// @10:71
  cycloneive_lcell_comb un13_rd_addr_t_cZ (
	.combout(un13_rd_addr_t),
	.dataa(un4_empty_t_NE_0),
	.datab(un4_empty_t_NE_1),
	.datac(un4_empty_t_NE_2),
	.datad(mask_rd_en)
);
defparam un13_rd_addr_t_cZ.lut_mask=16'hfe00;
defparam un13_rd_addr_t_cZ.sum_lutc_input="datac";
// @10:71
  cycloneive_lcell_comb un23_rd_addr_t_axb0_cZ (
	.combout(un23_rd_addr_t_axb0),
	.dataa(rd_addr_0),
	.datab(un13_rd_addr_t),
	.datac(VCC),
	.datad(VCC)
);
defparam un23_rd_addr_t_axb0_cZ.lut_mask=16'h6666;
defparam un23_rd_addr_t_axb0_cZ.sum_lutc_input="datac";
  cycloneive_lcell_comb wr_addr_RNO_0_ (
	.combout(un19_wr_addr_t_axb0_0_g0),
	.dataa(state_0),
	.datab(wr_addr_0),
	.datac(state_0_0_0__g1),
	.datad(VCC)
);
defparam wr_addr_RNO_0_.lut_mask=16'hc6c6;
defparam wr_addr_RNO_0_.sum_lutc_input="datac";
// @10:72
  cycloneive_lcell_comb un19_wr_addr_t_anc1_cZ (
	.combout(un19_wr_addr_t_anc1),
	.dataa(state_0),
	.datab(wr_addr_0),
	.datac(wr_addr_1),
	.datad(state_0_0_0__g1)
);
defparam un19_wr_addr_t_anc1_cZ.lut_mask=16'h0080;
defparam un19_wr_addr_t_anc1_cZ.sum_lutc_input="datac";
// @10:71
  cycloneive_lcell_comb un23_rd_addr_t_sum1_cZ (
	.combout(un23_rd_addr_t_sum1),
	.dataa(rd_addr_0),
	.datab(rd_addr_1),
	.datac(un13_rd_addr_t),
	.datad(VCC)
);
defparam un23_rd_addr_t_sum1_cZ.lut_mask=16'h6c6c;
defparam un23_rd_addr_t_sum1_cZ.sum_lutc_input="datac";
  cycloneive_lcell_comb wr_addr_RNO_1_ (
	.combout(un19_wr_addr_t_sum1_0_g0),
	.dataa(state_0),
	.datab(wr_addr_0),
	.datac(wr_addr_1),
	.datad(state_0_0_0__g1)
);
defparam wr_addr_RNO_1_.lut_mask=16'hf078;
defparam wr_addr_RNO_1_.sum_lutc_input="datac";
  cycloneive_lcell_comb empty_RNO (
	.combout(un9_empty_NE_i_0_g0),
	.dataa(un9_empty_a_4_add0),
	.datab(un13_rd_addr_t),
	.datac(un9_empty_NE_i_0_g0_1),
	.datad(un9_empty_NE_i_0_g0_2)
);
defparam empty_RNO.lut_mask=16'h9fff;
defparam empty_RNO.sum_lutc_input="datac";
// @10:72
  cycloneive_lcell_comb un19_wr_addr_t_anc2_cZ (
	.combout(un19_wr_addr_t_anc2),
	.dataa(wr_addr_0),
	.datab(wr_addr_1),
	.datac(wr_addr_2),
	.datad(out_wr_en)
);
defparam un19_wr_addr_t_anc2_cZ.lut_mask=16'h8000;
defparam un19_wr_addr_t_anc2_cZ.sum_lutc_input="datac";
// @10:71
  cycloneive_lcell_comb un23_rd_addr_t_sum2_cZ (
	.combout(un23_rd_addr_t_sum2),
	.dataa(rd_addr_0),
	.datab(rd_addr_1),
	.datac(rd_addr_2),
	.datad(un13_rd_addr_t)
);
defparam un23_rd_addr_t_sum2_cZ.lut_mask=16'h78f0;
defparam un23_rd_addr_t_sum2_cZ.sum_lutc_input="datac";
// @10:71
  cycloneive_lcell_comb un23_rd_addr_t_anc2_cZ (
	.combout(un23_rd_addr_t_anc2),
	.dataa(rd_addr_0),
	.datab(rd_addr_1),
	.datac(rd_addr_2),
	.datad(un13_rd_addr_t)
);
defparam un23_rd_addr_t_anc2_cZ.lut_mask=16'h8000;
defparam un23_rd_addr_t_anc2_cZ.sum_lutc_input="datac";
  cycloneive_lcell_comb wr_addr_RNO_2_ (
	.combout(un19_wr_addr_t_sum2_0_g0),
	.dataa(wr_addr_0),
	.datab(wr_addr_1),
	.datac(wr_addr_2),
	.datad(out_wr_en)
);
defparam wr_addr_RNO_2_.lut_mask=16'h78f0;
defparam wr_addr_RNO_2_.sum_lutc_input="datac";
// @10:71
  cycloneive_lcell_comb un23_rd_addr_t_sum3_cZ (
	.combout(un23_rd_addr_t_sum3),
	.dataa(rd_addr_3),
	.datab(un23_rd_addr_t_anc2),
	.datac(VCC),
	.datad(VCC)
);
defparam un23_rd_addr_t_sum3_cZ.lut_mask=16'h6666;
defparam un23_rd_addr_t_sum3_cZ.sum_lutc_input="datac";
  cycloneive_lcell_comb wr_addr_RNO_3_ (
	.combout(un19_wr_addr_t_sum3_0_g0),
	.dataa(wr_addr_2),
	.datab(wr_addr_3),
	.datac(un19_wr_addr_t_anc1),
	.datad(VCC)
);
defparam wr_addr_RNO_3_.lut_mask=16'h6c6c;
defparam wr_addr_RNO_3_.sum_lutc_input="datac";
  cycloneive_lcell_comb wr_addr_RNO_4_ (
	.combout(un19_wr_addr_t_sum4_0_g0),
	.dataa(wr_addr_2),
	.datab(wr_addr_3),
	.datac(wr_addr_4),
	.datad(un19_wr_addr_t_anc1)
);
defparam wr_addr_RNO_4_.lut_mask=16'h78f0;
defparam wr_addr_RNO_4_.sum_lutc_input="datac";
// @10:71
  cycloneive_lcell_comb un23_rd_addr_t_sum4_cZ (
	.combout(un23_rd_addr_t_sum4),
	.dataa(rd_addr_3),
	.datab(rd_addr_4),
	.datac(un23_rd_addr_t_anc2),
	.datad(VCC)
);
defparam un23_rd_addr_t_sum4_cZ.lut_mask=16'h6c6c;
defparam un23_rd_addr_t_sum4_cZ.sum_lutc_input="datac";
  cycloneive_lcell_comb wr_addr_RNO_5_ (
	.combout(un19_wr_addr_t_sum5_0_g0),
	.dataa(wr_addr_3),
	.datab(wr_addr_4),
	.datac(wr_addr_5),
	.datad(un19_wr_addr_t_anc2)
);
defparam wr_addr_RNO_5_.lut_mask=16'h78f0;
defparam wr_addr_RNO_5_.sum_lutc_input="datac";
  cycloneive_lcell_comb rd_addr_RNO_5_ (
	.combout(un23_rd_addr_t_sum5_0_g0),
	.dataa(rd_addr_3),
	.datab(rd_addr_4),
	.datac(rd_addr_5),
	.datad(un23_rd_addr_t_anc2)
);
defparam rd_addr_RNO_5_.lut_mask=16'h78f0;
defparam rd_addr_RNO_5_.sum_lutc_input="datac";
// @10:35
  altsyncram fifo_buf (
	.q_b({mask_dout_7, mask_dout_6, mask_dout_5, mask_dout_4, mask_dout_3, mask_dout_2, mask_dout_1, mask_dout_0}),
	.data_a({out_din_1_0, out_din_1_0, out_din_1_0, out_din_1_0, out_din_1_0, out_din_1_0, out_din_1_0, out_din_1_0}),
	.address_a({wr_addr_4, wr_addr_3, wr_addr_2, wr_addr_1, wr_addr_0}),
	.wren_a(out_wr_en),
	.rden_a(GND),
	.data_b({GND, GND, GND, GND, GND, GND, GND, GND}),
	.address_b({un23_rd_addr_t_sum4, un23_rd_addr_t_sum3, un23_rd_addr_t_sum2, un23_rd_addr_t_sum1, un23_rd_addr_t_axb0}),
	.wren_b(GND),
	.rden_b(VCC),
	.clock0(clock_c),
	.clock1(VCC),
	.clocken0(VCC),
	.clocken1(VCC),
	.clocken2(VCC),
	.clocken3(VCC),
	.addressstall_a(GND),
	.addressstall_b(GND),
	.aclr0(GND),
	.aclr1(GND)
);
defparam fifo_buf.read_during_write_mode_mixed_ports =  "OLD_DATA";
defparam fifo_buf.wrcontrol_aclr_b =  "NONE";
defparam fifo_buf.rdcontrol_aclr_b =  "NONE";
defparam fifo_buf.indata_aclr_b =  "NONE";
defparam fifo_buf.address_aclr_b =  "NONE";
defparam fifo_buf.outdata_aclr_b =  "NONE";
defparam fifo_buf.wrcontrol_wraddress_reg_b =  "CLOCK0";
defparam fifo_buf.rdcontrol_reg_b =  "CLOCK0";
defparam fifo_buf.indata_reg_b =  "CLOCK0";
defparam fifo_buf.address_reg_b =  "CLOCK0";
defparam fifo_buf.outdata_reg_b =  "UNREGISTERED";
defparam fifo_buf.wrcontrol_aclr_a =  "NONE";
defparam fifo_buf.indata_aclr_a =  "NONE";
defparam fifo_buf.address_aclr_a =  "NONE";
defparam fifo_buf.outdata_aclr_a =  "NONE";
defparam fifo_buf.outdata_reg_a =  "UNREGISTERED";
defparam fifo_buf.operation_mode =  "DUAL_PORT";
defparam fifo_buf.clock_enable_input_b =  "ALTERNATE";
defparam fifo_buf.clock_enable_input_a =  "ALTERNATE";
defparam fifo_buf.clock_enable_output_b =  "NORMAL";
defparam fifo_buf.clock_enable_output_a =  "NORMAL";
defparam fifo_buf.intended_device_family =  "CYCLONE IVE";
defparam fifo_buf.numwords_b =  32;
defparam fifo_buf.numwords_a =  32;
defparam fifo_buf.lpm_type =  "altsyncram";
defparam fifo_buf.init_file =  "UNUSED";
defparam fifo_buf.ram_block_type =  "AUTO";
defparam fifo_buf.widthad_b =  5;
defparam fifo_buf.width_b =  8;
defparam fifo_buf.widthad_a =  5;
defparam fifo_buf.width_a =  8;
  assign  reset_c_i = ~ reset_c;
endmodule /* fifo_8s_32s_6s_3_1 */

// VQM4.1+ 
module highlight (
  mask_dout_1,
  mask_dout_0,
  mask_dout_6,
  mask_dout_7,
  mask_dout_4,
  mask_dout_5,
  mask_dout_2,
  mask_dout_3,
  out_din_23,
  out_din_22,
  out_din_21,
  out_din_20,
  out_din_19,
  out_din_18,
  out_din_17,
  out_din_16,
  out_din_15,
  out_din_14,
  out_din_13,
  out_din_12,
  out_din_11,
  out_din_10,
  out_din_9,
  out_din_8,
  out_din_7,
  out_din_6,
  out_din_5,
  out_din_4,
  out_din_3,
  out_din_2,
  out_din_1,
  out_din_0,
  img_hl_fifo_dout_23,
  img_hl_fifo_dout_22,
  img_hl_fifo_dout_21,
  img_hl_fifo_dout_20,
  img_hl_fifo_dout_19,
  img_hl_fifo_dout_18,
  img_hl_fifo_dout_17,
  img_hl_fifo_dout_16,
  img_hl_fifo_dout_15,
  img_hl_fifo_dout_14,
  img_hl_fifo_dout_13,
  img_hl_fifo_dout_12,
  img_hl_fifo_dout_11,
  img_hl_fifo_dout_10,
  img_hl_fifo_dout_9,
  img_hl_fifo_dout_8,
  img_hl_fifo_dout_0,
  img_hl_fifo_dout_1,
  img_hl_fifo_dout_2,
  img_hl_fifo_dout_3,
  img_hl_fifo_dout_4,
  img_hl_fifo_dout_5,
  img_hl_fifo_dout_6,
  img_hl_fifo_dout_7,
  state_0,
  full,
  empty_0,
  empty,
  un8_wr_addr_t_axb0_0_g1,
  mask_rd_en_1z,
  reset_c,
  clock_c
)
;
input mask_dout_1 ;
input mask_dout_0 ;
input mask_dout_6 ;
input mask_dout_7 ;
input mask_dout_4 ;
input mask_dout_5 ;
input mask_dout_2 ;
input mask_dout_3 ;
output out_din_23 ;
output out_din_22 ;
output out_din_21 ;
output out_din_20 ;
output out_din_19 ;
output out_din_18 ;
output out_din_17 ;
output out_din_16 ;
output out_din_15 ;
output out_din_14 ;
output out_din_13 ;
output out_din_12 ;
output out_din_11 ;
output out_din_10 ;
output out_din_9 ;
output out_din_8 ;
output out_din_7 ;
output out_din_6 ;
output out_din_5 ;
output out_din_4 ;
output out_din_3 ;
output out_din_2 ;
output out_din_1 ;
output out_din_0 ;
input img_hl_fifo_dout_23 ;
input img_hl_fifo_dout_22 ;
input img_hl_fifo_dout_21 ;
input img_hl_fifo_dout_20 ;
input img_hl_fifo_dout_19 ;
input img_hl_fifo_dout_18 ;
input img_hl_fifo_dout_17 ;
input img_hl_fifo_dout_16 ;
input img_hl_fifo_dout_15 ;
input img_hl_fifo_dout_14 ;
input img_hl_fifo_dout_13 ;
input img_hl_fifo_dout_12 ;
input img_hl_fifo_dout_11 ;
input img_hl_fifo_dout_10 ;
input img_hl_fifo_dout_9 ;
input img_hl_fifo_dout_8 ;
input img_hl_fifo_dout_0 ;
input img_hl_fifo_dout_1 ;
input img_hl_fifo_dout_2 ;
input img_hl_fifo_dout_3 ;
input img_hl_fifo_dout_4 ;
input img_hl_fifo_dout_5 ;
input img_hl_fifo_dout_6 ;
input img_hl_fifo_dout_7 ;
output state_0 ;
input full ;
input empty_0 ;
input empty ;
input un8_wr_addr_t_axb0_0_g1 ;
output mask_rd_en_1z ;
input reset_c ;
input clock_c ;
wire mask_dout_1 ;
wire mask_dout_0 ;
wire mask_dout_6 ;
wire mask_dout_7 ;
wire mask_dout_4 ;
wire mask_dout_5 ;
wire mask_dout_2 ;
wire mask_dout_3 ;
wire out_din_23 ;
wire out_din_22 ;
wire out_din_21 ;
wire out_din_20 ;
wire out_din_19 ;
wire out_din_18 ;
wire out_din_17 ;
wire out_din_16 ;
wire out_din_15 ;
wire out_din_14 ;
wire out_din_13 ;
wire out_din_12 ;
wire out_din_11 ;
wire out_din_10 ;
wire out_din_9 ;
wire out_din_8 ;
wire out_din_7 ;
wire out_din_6 ;
wire out_din_5 ;
wire out_din_4 ;
wire out_din_3 ;
wire out_din_2 ;
wire out_din_1 ;
wire out_din_0 ;
wire img_hl_fifo_dout_23 ;
wire img_hl_fifo_dout_22 ;
wire img_hl_fifo_dout_21 ;
wire img_hl_fifo_dout_20 ;
wire img_hl_fifo_dout_19 ;
wire img_hl_fifo_dout_18 ;
wire img_hl_fifo_dout_17 ;
wire img_hl_fifo_dout_16 ;
wire img_hl_fifo_dout_15 ;
wire img_hl_fifo_dout_14 ;
wire img_hl_fifo_dout_13 ;
wire img_hl_fifo_dout_12 ;
wire img_hl_fifo_dout_11 ;
wire img_hl_fifo_dout_10 ;
wire img_hl_fifo_dout_9 ;
wire img_hl_fifo_dout_8 ;
wire img_hl_fifo_dout_0 ;
wire img_hl_fifo_dout_1 ;
wire img_hl_fifo_dout_2 ;
wire img_hl_fifo_dout_3 ;
wire img_hl_fifo_dout_4 ;
wire img_hl_fifo_dout_5 ;
wire img_hl_fifo_dout_6 ;
wire img_hl_fifo_dout_7 ;
wire state_0 ;
wire full ;
wire empty_0 ;
wire empty ;
wire un8_wr_addr_t_axb0_0_g1 ;
wire mask_rd_en_1z ;
wire reset_c ;
wire clock_c ;
wire [23:0] pixel;
wire pixel_1_0_0__g4 ;
wire pixel_1_0_7__g3 ;
wire pixel_1_0_6__g3 ;
wire pixel_1_0_5__g3 ;
wire pixel_1_0_4__g3 ;
wire pixel_1_0_3__g3 ;
wire pixel_1_0_2__g3 ;
wire pixel_1_0_1__g3 ;
wire pixel_1_0_0__g3 ;
wire state_0_0_0__g0 ;
wire pixel_1_0_0__g4_2 ;
wire pixel_1_0_0__g4_4 ;
wire GND ;
wire VCC ;
wire reset_c_i ;
wire pixel_1_0_0__g4_i ;
//@14:115
  assign VCC = 1'b1;
//@14:115
  assign GND = 1'b0;
// @13:27
  dffeas pixel_23_ (
	.q(pixel[23]),
	.d(img_hl_fifo_dout_23),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(mask_rd_en_1z),
	.asdata(GND),
	.aload(GND),
	.sclr(pixel_1_0_0__g4_i),
	.sload(GND)
);
defparam pixel_23_.is_wysiwyg="TRUE";
// @13:27
  dffeas pixel_22_ (
	.q(pixel[22]),
	.d(img_hl_fifo_dout_22),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(mask_rd_en_1z),
	.asdata(GND),
	.aload(GND),
	.sclr(pixel_1_0_0__g4_i),
	.sload(GND)
);
defparam pixel_22_.is_wysiwyg="TRUE";
// @13:27
  dffeas pixel_21_ (
	.q(pixel[21]),
	.d(img_hl_fifo_dout_21),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(mask_rd_en_1z),
	.asdata(GND),
	.aload(GND),
	.sclr(pixel_1_0_0__g4_i),
	.sload(GND)
);
defparam pixel_21_.is_wysiwyg="TRUE";
// @13:27
  dffeas pixel_20_ (
	.q(pixel[20]),
	.d(img_hl_fifo_dout_20),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(mask_rd_en_1z),
	.asdata(GND),
	.aload(GND),
	.sclr(pixel_1_0_0__g4_i),
	.sload(GND)
);
defparam pixel_20_.is_wysiwyg="TRUE";
// @13:27
  dffeas pixel_19_ (
	.q(pixel[19]),
	.d(img_hl_fifo_dout_19),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(mask_rd_en_1z),
	.asdata(GND),
	.aload(GND),
	.sclr(pixel_1_0_0__g4_i),
	.sload(GND)
);
defparam pixel_19_.is_wysiwyg="TRUE";
// @13:27
  dffeas pixel_18_ (
	.q(pixel[18]),
	.d(img_hl_fifo_dout_18),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(mask_rd_en_1z),
	.asdata(GND),
	.aload(GND),
	.sclr(pixel_1_0_0__g4_i),
	.sload(GND)
);
defparam pixel_18_.is_wysiwyg="TRUE";
// @13:27
  dffeas pixel_17_ (
	.q(pixel[17]),
	.d(img_hl_fifo_dout_17),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(mask_rd_en_1z),
	.asdata(GND),
	.aload(GND),
	.sclr(pixel_1_0_0__g4_i),
	.sload(GND)
);
defparam pixel_17_.is_wysiwyg="TRUE";
// @13:27
  dffeas pixel_16_ (
	.q(pixel[16]),
	.d(img_hl_fifo_dout_16),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(mask_rd_en_1z),
	.asdata(GND),
	.aload(GND),
	.sclr(pixel_1_0_0__g4_i),
	.sload(GND)
);
defparam pixel_16_.is_wysiwyg="TRUE";
// @13:27
  dffeas pixel_15_ (
	.q(pixel[15]),
	.d(img_hl_fifo_dout_15),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(mask_rd_en_1z),
	.asdata(GND),
	.aload(GND),
	.sclr(pixel_1_0_0__g4_i),
	.sload(GND)
);
defparam pixel_15_.is_wysiwyg="TRUE";
// @13:27
  dffeas pixel_14_ (
	.q(pixel[14]),
	.d(img_hl_fifo_dout_14),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(mask_rd_en_1z),
	.asdata(GND),
	.aload(GND),
	.sclr(pixel_1_0_0__g4_i),
	.sload(GND)
);
defparam pixel_14_.is_wysiwyg="TRUE";
// @13:27
  dffeas pixel_13_ (
	.q(pixel[13]),
	.d(img_hl_fifo_dout_13),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(mask_rd_en_1z),
	.asdata(GND),
	.aload(GND),
	.sclr(pixel_1_0_0__g4_i),
	.sload(GND)
);
defparam pixel_13_.is_wysiwyg="TRUE";
// @13:27
  dffeas pixel_12_ (
	.q(pixel[12]),
	.d(img_hl_fifo_dout_12),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(mask_rd_en_1z),
	.asdata(GND),
	.aload(GND),
	.sclr(pixel_1_0_0__g4_i),
	.sload(GND)
);
defparam pixel_12_.is_wysiwyg="TRUE";
// @13:27
  dffeas pixel_11_ (
	.q(pixel[11]),
	.d(img_hl_fifo_dout_11),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(mask_rd_en_1z),
	.asdata(GND),
	.aload(GND),
	.sclr(pixel_1_0_0__g4_i),
	.sload(GND)
);
defparam pixel_11_.is_wysiwyg="TRUE";
// @13:27
  dffeas pixel_10_ (
	.q(pixel[10]),
	.d(img_hl_fifo_dout_10),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(mask_rd_en_1z),
	.asdata(GND),
	.aload(GND),
	.sclr(pixel_1_0_0__g4_i),
	.sload(GND)
);
defparam pixel_10_.is_wysiwyg="TRUE";
// @13:27
  dffeas pixel_9_ (
	.q(pixel[9]),
	.d(img_hl_fifo_dout_9),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(mask_rd_en_1z),
	.asdata(GND),
	.aload(GND),
	.sclr(pixel_1_0_0__g4_i),
	.sload(GND)
);
defparam pixel_9_.is_wysiwyg="TRUE";
// @13:27
  dffeas pixel_8_ (
	.q(pixel[8]),
	.d(img_hl_fifo_dout_8),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(mask_rd_en_1z),
	.asdata(GND),
	.aload(GND),
	.sclr(pixel_1_0_0__g4_i),
	.sload(GND)
);
defparam pixel_8_.is_wysiwyg="TRUE";
// @13:27
  dffeas pixel_7_ (
	.q(pixel[7]),
	.d(pixel_1_0_7__g3),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(mask_rd_en_1z),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam pixel_7_.is_wysiwyg="TRUE";
// @13:27
  dffeas pixel_6_ (
	.q(pixel[6]),
	.d(pixel_1_0_6__g3),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(mask_rd_en_1z),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam pixel_6_.is_wysiwyg="TRUE";
// @13:27
  dffeas pixel_5_ (
	.q(pixel[5]),
	.d(pixel_1_0_5__g3),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(mask_rd_en_1z),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam pixel_5_.is_wysiwyg="TRUE";
// @13:27
  dffeas pixel_4_ (
	.q(pixel[4]),
	.d(pixel_1_0_4__g3),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(mask_rd_en_1z),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam pixel_4_.is_wysiwyg="TRUE";
// @13:27
  dffeas pixel_3_ (
	.q(pixel[3]),
	.d(pixel_1_0_3__g3),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(mask_rd_en_1z),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam pixel_3_.is_wysiwyg="TRUE";
// @13:27
  dffeas pixel_2_ (
	.q(pixel[2]),
	.d(pixel_1_0_2__g3),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(mask_rd_en_1z),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam pixel_2_.is_wysiwyg="TRUE";
// @13:27
  dffeas pixel_1_ (
	.q(pixel[1]),
	.d(pixel_1_0_1__g3),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(mask_rd_en_1z),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam pixel_1_.is_wysiwyg="TRUE";
// @13:27
  dffeas pixel_0_ (
	.q(pixel[0]),
	.d(pixel_1_0_0__g3),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(mask_rd_en_1z),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam pixel_0_.is_wysiwyg="TRUE";
// @13:27
  dffeas state_0_ (
	.q(state_0),
	.d(state_0_0_0__g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam state_0_.is_wysiwyg="TRUE";
  cycloneive_lcell_comb pixel_RNO_0_ (
	.combout(pixel_1_0_0__g3),
	.dataa(img_hl_fifo_dout_0),
	.datab(pixel_1_0_0__g4),
	.datac(VCC),
	.datad(VCC)
);
defparam pixel_RNO_0_.lut_mask=16'hbbbb;
defparam pixel_RNO_0_.sum_lutc_input="datac";
  cycloneive_lcell_comb pixel_RNO_1_ (
	.combout(pixel_1_0_1__g3),
	.dataa(img_hl_fifo_dout_1),
	.datab(pixel_1_0_0__g4),
	.datac(VCC),
	.datad(VCC)
);
defparam pixel_RNO_1_.lut_mask=16'hbbbb;
defparam pixel_RNO_1_.sum_lutc_input="datac";
  cycloneive_lcell_comb pixel_RNO_2_ (
	.combout(pixel_1_0_2__g3),
	.dataa(img_hl_fifo_dout_2),
	.datab(pixel_1_0_0__g4),
	.datac(VCC),
	.datad(VCC)
);
defparam pixel_RNO_2_.lut_mask=16'hbbbb;
defparam pixel_RNO_2_.sum_lutc_input="datac";
  cycloneive_lcell_comb pixel_RNO_3_ (
	.combout(pixel_1_0_3__g3),
	.dataa(img_hl_fifo_dout_3),
	.datab(pixel_1_0_0__g4),
	.datac(VCC),
	.datad(VCC)
);
defparam pixel_RNO_3_.lut_mask=16'hbbbb;
defparam pixel_RNO_3_.sum_lutc_input="datac";
  cycloneive_lcell_comb pixel_RNO_4_ (
	.combout(pixel_1_0_4__g3),
	.dataa(img_hl_fifo_dout_4),
	.datab(pixel_1_0_0__g4),
	.datac(VCC),
	.datad(VCC)
);
defparam pixel_RNO_4_.lut_mask=16'hbbbb;
defparam pixel_RNO_4_.sum_lutc_input="datac";
  cycloneive_lcell_comb pixel_RNO_5_ (
	.combout(pixel_1_0_5__g3),
	.dataa(img_hl_fifo_dout_5),
	.datab(pixel_1_0_0__g4),
	.datac(VCC),
	.datad(VCC)
);
defparam pixel_RNO_5_.lut_mask=16'hbbbb;
defparam pixel_RNO_5_.sum_lutc_input="datac";
  cycloneive_lcell_comb pixel_RNO_6_ (
	.combout(pixel_1_0_6__g3),
	.dataa(img_hl_fifo_dout_6),
	.datab(pixel_1_0_0__g4),
	.datac(VCC),
	.datad(VCC)
);
defparam pixel_RNO_6_.lut_mask=16'hbbbb;
defparam pixel_RNO_6_.sum_lutc_input="datac";
  cycloneive_lcell_comb pixel_RNO_7_ (
	.combout(pixel_1_0_7__g3),
	.dataa(img_hl_fifo_dout_7),
	.datab(pixel_1_0_0__g4),
	.datac(VCC),
	.datad(VCC)
);
defparam pixel_RNO_7_.lut_mask=16'hbbbb;
defparam pixel_RNO_7_.sum_lutc_input="datac";
// @13:45
  cycloneive_lcell_comb out_din_23_ (
	.combout(out_din_23),
	.dataa(pixel[23]),
	.datab(un8_wr_addr_t_axb0_0_g1),
	.datac(VCC),
	.datad(VCC)
);
defparam out_din_23_.lut_mask=16'h8888;
defparam out_din_23_.sum_lutc_input="datac";
// @13:45
  cycloneive_lcell_comb out_din_22_ (
	.combout(out_din_22),
	.dataa(pixel[22]),
	.datab(un8_wr_addr_t_axb0_0_g1),
	.datac(VCC),
	.datad(VCC)
);
defparam out_din_22_.lut_mask=16'h8888;
defparam out_din_22_.sum_lutc_input="datac";
// @13:45
  cycloneive_lcell_comb out_din_21_ (
	.combout(out_din_21),
	.dataa(pixel[21]),
	.datab(un8_wr_addr_t_axb0_0_g1),
	.datac(VCC),
	.datad(VCC)
);
defparam out_din_21_.lut_mask=16'h8888;
defparam out_din_21_.sum_lutc_input="datac";
// @13:45
  cycloneive_lcell_comb out_din_20_ (
	.combout(out_din_20),
	.dataa(pixel[20]),
	.datab(un8_wr_addr_t_axb0_0_g1),
	.datac(VCC),
	.datad(VCC)
);
defparam out_din_20_.lut_mask=16'h8888;
defparam out_din_20_.sum_lutc_input="datac";
// @13:45
  cycloneive_lcell_comb out_din_19_ (
	.combout(out_din_19),
	.dataa(pixel[19]),
	.datab(un8_wr_addr_t_axb0_0_g1),
	.datac(VCC),
	.datad(VCC)
);
defparam out_din_19_.lut_mask=16'h8888;
defparam out_din_19_.sum_lutc_input="datac";
// @13:45
  cycloneive_lcell_comb out_din_18_ (
	.combout(out_din_18),
	.dataa(pixel[18]),
	.datab(un8_wr_addr_t_axb0_0_g1),
	.datac(VCC),
	.datad(VCC)
);
defparam out_din_18_.lut_mask=16'h8888;
defparam out_din_18_.sum_lutc_input="datac";
// @13:45
  cycloneive_lcell_comb out_din_17_ (
	.combout(out_din_17),
	.dataa(pixel[17]),
	.datab(un8_wr_addr_t_axb0_0_g1),
	.datac(VCC),
	.datad(VCC)
);
defparam out_din_17_.lut_mask=16'h8888;
defparam out_din_17_.sum_lutc_input="datac";
// @13:45
  cycloneive_lcell_comb out_din_16_ (
	.combout(out_din_16),
	.dataa(pixel[16]),
	.datab(un8_wr_addr_t_axb0_0_g1),
	.datac(VCC),
	.datad(VCC)
);
defparam out_din_16_.lut_mask=16'h8888;
defparam out_din_16_.sum_lutc_input="datac";
// @13:45
  cycloneive_lcell_comb out_din_15_ (
	.combout(out_din_15),
	.dataa(pixel[15]),
	.datab(un8_wr_addr_t_axb0_0_g1),
	.datac(VCC),
	.datad(VCC)
);
defparam out_din_15_.lut_mask=16'h8888;
defparam out_din_15_.sum_lutc_input="datac";
// @13:45
  cycloneive_lcell_comb out_din_14_ (
	.combout(out_din_14),
	.dataa(pixel[14]),
	.datab(un8_wr_addr_t_axb0_0_g1),
	.datac(VCC),
	.datad(VCC)
);
defparam out_din_14_.lut_mask=16'h8888;
defparam out_din_14_.sum_lutc_input="datac";
// @13:45
  cycloneive_lcell_comb out_din_13_ (
	.combout(out_din_13),
	.dataa(pixel[13]),
	.datab(un8_wr_addr_t_axb0_0_g1),
	.datac(VCC),
	.datad(VCC)
);
defparam out_din_13_.lut_mask=16'h8888;
defparam out_din_13_.sum_lutc_input="datac";
// @13:45
  cycloneive_lcell_comb out_din_12_ (
	.combout(out_din_12),
	.dataa(pixel[12]),
	.datab(un8_wr_addr_t_axb0_0_g1),
	.datac(VCC),
	.datad(VCC)
);
defparam out_din_12_.lut_mask=16'h8888;
defparam out_din_12_.sum_lutc_input="datac";
// @13:45
  cycloneive_lcell_comb out_din_11_ (
	.combout(out_din_11),
	.dataa(pixel[11]),
	.datab(un8_wr_addr_t_axb0_0_g1),
	.datac(VCC),
	.datad(VCC)
);
defparam out_din_11_.lut_mask=16'h8888;
defparam out_din_11_.sum_lutc_input="datac";
// @13:45
  cycloneive_lcell_comb out_din_10_ (
	.combout(out_din_10),
	.dataa(pixel[10]),
	.datab(un8_wr_addr_t_axb0_0_g1),
	.datac(VCC),
	.datad(VCC)
);
defparam out_din_10_.lut_mask=16'h8888;
defparam out_din_10_.sum_lutc_input="datac";
// @13:45
  cycloneive_lcell_comb out_din_9_ (
	.combout(out_din_9),
	.dataa(pixel[9]),
	.datab(un8_wr_addr_t_axb0_0_g1),
	.datac(VCC),
	.datad(VCC)
);
defparam out_din_9_.lut_mask=16'h8888;
defparam out_din_9_.sum_lutc_input="datac";
// @13:45
  cycloneive_lcell_comb out_din_8_ (
	.combout(out_din_8),
	.dataa(pixel[8]),
	.datab(un8_wr_addr_t_axb0_0_g1),
	.datac(VCC),
	.datad(VCC)
);
defparam out_din_8_.lut_mask=16'h8888;
defparam out_din_8_.sum_lutc_input="datac";
// @13:45
  cycloneive_lcell_comb out_din_7_ (
	.combout(out_din_7),
	.dataa(pixel[7]),
	.datab(un8_wr_addr_t_axb0_0_g1),
	.datac(VCC),
	.datad(VCC)
);
defparam out_din_7_.lut_mask=16'h8888;
defparam out_din_7_.sum_lutc_input="datac";
// @13:45
  cycloneive_lcell_comb out_din_6_ (
	.combout(out_din_6),
	.dataa(pixel[6]),
	.datab(un8_wr_addr_t_axb0_0_g1),
	.datac(VCC),
	.datad(VCC)
);
defparam out_din_6_.lut_mask=16'h8888;
defparam out_din_6_.sum_lutc_input="datac";
// @13:45
  cycloneive_lcell_comb out_din_5_ (
	.combout(out_din_5),
	.dataa(pixel[5]),
	.datab(un8_wr_addr_t_axb0_0_g1),
	.datac(VCC),
	.datad(VCC)
);
defparam out_din_5_.lut_mask=16'h8888;
defparam out_din_5_.sum_lutc_input="datac";
// @13:45
  cycloneive_lcell_comb out_din_4_ (
	.combout(out_din_4),
	.dataa(pixel[4]),
	.datab(un8_wr_addr_t_axb0_0_g1),
	.datac(VCC),
	.datad(VCC)
);
defparam out_din_4_.lut_mask=16'h8888;
defparam out_din_4_.sum_lutc_input="datac";
// @13:45
  cycloneive_lcell_comb out_din_3_ (
	.combout(out_din_3),
	.dataa(pixel[3]),
	.datab(un8_wr_addr_t_axb0_0_g1),
	.datac(VCC),
	.datad(VCC)
);
defparam out_din_3_.lut_mask=16'h8888;
defparam out_din_3_.sum_lutc_input="datac";
// @13:45
  cycloneive_lcell_comb out_din_2_ (
	.combout(out_din_2),
	.dataa(pixel[2]),
	.datab(un8_wr_addr_t_axb0_0_g1),
	.datac(VCC),
	.datad(VCC)
);
defparam out_din_2_.lut_mask=16'h8888;
defparam out_din_2_.sum_lutc_input="datac";
// @13:45
  cycloneive_lcell_comb out_din_1_ (
	.combout(out_din_1),
	.dataa(pixel[1]),
	.datab(un8_wr_addr_t_axb0_0_g1),
	.datac(VCC),
	.datad(VCC)
);
defparam out_din_1_.lut_mask=16'h8888;
defparam out_din_1_.sum_lutc_input="datac";
// @13:45
  cycloneive_lcell_comb out_din_0_ (
	.combout(out_din_0),
	.dataa(pixel[0]),
	.datab(un8_wr_addr_t_axb0_0_g1),
	.datac(VCC),
	.datad(VCC)
);
defparam out_din_0_.lut_mask=16'h8888;
defparam out_din_0_.sum_lutc_input="datac";
  cycloneive_lcell_comb pixel_1_0_0__g4_2_cZ (
	.combout(pixel_1_0_0__g4_2),
	.dataa(mask_dout_1),
	.datab(mask_dout_0),
	.datac(VCC),
	.datad(VCC)
);
defparam pixel_1_0_0__g4_2_cZ.lut_mask=16'h8888;
defparam pixel_1_0_0__g4_2_cZ.sum_lutc_input="datac";
// @13:48
  cycloneive_lcell_comb mask_rd_en (
	.combout(mask_rd_en_1z),
	.dataa(empty),
	.datab(empty_0),
	.datac(state_0),
	.datad(VCC)
);
defparam mask_rd_en.lut_mask=16'h0808;
defparam mask_rd_en.sum_lutc_input="datac";
  cycloneive_lcell_comb pixel_1_0_0__g4_4_cZ (
	.combout(pixel_1_0_0__g4_4),
	.dataa(mask_dout_6),
	.datab(mask_dout_7),
	.datac(mask_dout_4),
	.datad(mask_dout_5)
);
defparam pixel_1_0_0__g4_4_cZ.lut_mask=16'h8000;
defparam pixel_1_0_0__g4_4_cZ.sum_lutc_input="datac";
  cycloneive_lcell_comb pixel_1_0_0__g4_cZ (
	.combout(pixel_1_0_0__g4),
	.dataa(mask_dout_2),
	.datab(mask_dout_3),
	.datac(pixel_1_0_0__g4_2),
	.datad(pixel_1_0_0__g4_4)
);
defparam pixel_1_0_0__g4_cZ.lut_mask=16'h7fff;
defparam pixel_1_0_0__g4_cZ.sum_lutc_input="datac";
  cycloneive_lcell_comb state_RNO_0_ (
	.combout(state_0_0_0__g0),
	.dataa(empty),
	.datab(empty_0),
	.datac(state_0),
	.datad(full)
);
defparam state_RNO_0_.lut_mask=16'hf808;
defparam state_RNO_0_.sum_lutc_input="datac";
  assign  reset_c_i = ~ reset_c;
  assign  pixel_1_0_0__g4_i = ~ pixel_1_0_0__g4;
endmodule /* highlight */

// VQM4.1+ 
module fifo_24s_32s_6s_2 (
  out_din_0,
  out_din_1,
  out_din_2,
  out_din_3,
  out_din_4,
  out_din_5,
  out_din_6,
  out_din_7,
  out_din_8,
  out_din_9,
  out_din_10,
  out_din_11,
  out_din_12,
  out_din_13,
  out_din_14,
  out_din_15,
  out_din_16,
  out_din_17,
  out_din_18,
  out_din_19,
  out_din_20,
  out_din_21,
  out_din_22,
  out_din_23,
  out_dout_c_0,
  out_dout_c_1,
  out_dout_c_2,
  out_dout_c_3,
  out_dout_c_4,
  out_dout_c_5,
  out_dout_c_6,
  out_dout_c_7,
  out_dout_c_8,
  out_dout_c_9,
  out_dout_c_10,
  out_dout_c_11,
  out_dout_c_12,
  out_dout_c_13,
  out_dout_c_14,
  out_dout_c_15,
  out_dout_c_16,
  out_dout_c_17,
  out_dout_c_18,
  out_dout_c_19,
  out_dout_c_20,
  out_dout_c_21,
  out_dout_c_22,
  out_dout_c_23,
  state_0,
  out_rd_en_c,
  full_1z,
  un8_wr_addr_t_axb0_0_g1,
  empty_RNIOEV9_1z,
  reset_c,
  clock_c
)
;
input out_din_0 ;
input out_din_1 ;
input out_din_2 ;
input out_din_3 ;
input out_din_4 ;
input out_din_5 ;
input out_din_6 ;
input out_din_7 ;
input out_din_8 ;
input out_din_9 ;
input out_din_10 ;
input out_din_11 ;
input out_din_12 ;
input out_din_13 ;
input out_din_14 ;
input out_din_15 ;
input out_din_16 ;
input out_din_17 ;
input out_din_18 ;
input out_din_19 ;
input out_din_20 ;
input out_din_21 ;
input out_din_22 ;
input out_din_23 ;
output out_dout_c_0 ;
output out_dout_c_1 ;
output out_dout_c_2 ;
output out_dout_c_3 ;
output out_dout_c_4 ;
output out_dout_c_5 ;
output out_dout_c_6 ;
output out_dout_c_7 ;
output out_dout_c_8 ;
output out_dout_c_9 ;
output out_dout_c_10 ;
output out_dout_c_11 ;
output out_dout_c_12 ;
output out_dout_c_13 ;
output out_dout_c_14 ;
output out_dout_c_15 ;
output out_dout_c_16 ;
output out_dout_c_17 ;
output out_dout_c_18 ;
output out_dout_c_19 ;
output out_dout_c_20 ;
output out_dout_c_21 ;
output out_dout_c_22 ;
output out_dout_c_23 ;
input state_0 ;
input out_rd_en_c ;
output full_1z ;
output un8_wr_addr_t_axb0_0_g1 ;
output empty_RNIOEV9_1z ;
input reset_c ;
input clock_c ;
wire out_din_0 ;
wire out_din_1 ;
wire out_din_2 ;
wire out_din_3 ;
wire out_din_4 ;
wire out_din_5 ;
wire out_din_6 ;
wire out_din_7 ;
wire out_din_8 ;
wire out_din_9 ;
wire out_din_10 ;
wire out_din_11 ;
wire out_din_12 ;
wire out_din_13 ;
wire out_din_14 ;
wire out_din_15 ;
wire out_din_16 ;
wire out_din_17 ;
wire out_din_18 ;
wire out_din_19 ;
wire out_din_20 ;
wire out_din_21 ;
wire out_din_22 ;
wire out_din_23 ;
wire out_dout_c_0 ;
wire out_dout_c_1 ;
wire out_dout_c_2 ;
wire out_dout_c_3 ;
wire out_dout_c_4 ;
wire out_dout_c_5 ;
wire out_dout_c_6 ;
wire out_dout_c_7 ;
wire out_dout_c_8 ;
wire out_dout_c_9 ;
wire out_dout_c_10 ;
wire out_dout_c_11 ;
wire out_dout_c_12 ;
wire out_dout_c_13 ;
wire out_dout_c_14 ;
wire out_dout_c_15 ;
wire out_dout_c_16 ;
wire out_dout_c_17 ;
wire out_dout_c_18 ;
wire out_dout_c_19 ;
wire out_dout_c_20 ;
wire out_dout_c_21 ;
wire out_dout_c_22 ;
wire out_dout_c_23 ;
wire state_0 ;
wire out_rd_en_c ;
wire full_1z ;
wire un8_wr_addr_t_axb0_0_g1 ;
wire empty_RNIOEV9_1z ;
wire reset_c ;
wire clock_c ;
wire [5:0] rd_addr;
wire [5:0] wr_addr;
wire [23:0] q_a;
wire un10_rd_addr_t_sum5_0_g0 ;
wire un10_rd_addr_t_sum4 ;
wire un10_rd_addr_t_sum3 ;
wire un10_rd_addr_t_sum2 ;
wire un10_rd_addr_t_sum1 ;
wire un10_rd_addr_t_axb0 ;
wire un8_wr_addr_t_sum5_0_g0 ;
wire un8_wr_addr_t_sum4_0_g0 ;
wire un8_wr_addr_t_sum3_0_g0 ;
wire un8_wr_addr_t_sum2_0_g0 ;
wire un8_wr_addr_t_sum1_0_g0 ;
wire un8_wr_addr_t_axb0_0_g0 ;
wire empty ;
wire un1_empty_NE_i_0_g0 ;
wire un1_empty_a_4_add0 ;
wire un1_empty_a_4_carry_0 ;
wire un1_empty_a_4_add1 ;
wire un1_empty_a_4_carry_1 ;
wire un1_empty_a_4_add2 ;
wire un1_empty_a_4_carry_2 ;
wire un1_empty_a_4_add3 ;
wire un1_empty_a_4_carry_3 ;
wire un1_empty_a_4_add4 ;
wire un1_empty_a_4_carry_4 ;
wire un1_empty_a_4_add5 ;
wire un8_wr_addr_t_sum1_0_g1_0 ;
wire full_2 ;
wire full_3 ;
wire empty_t_NE_0 ;
wire full_0 ;
wire rd_addr_t ;
wire un8_wr_addr_t_anc1 ;
wire un8_wr_addr_t_anc2 ;
wire un1_empty_NE_i_0_g0_a ;
wire un10_rd_addr_t_anc2 ;
wire GND ;
wire VCC ;
wire N_197 ;
wire N_196 ;
wire N_195 ;
wire N_194 ;
wire N_193 ;
wire N_192 ;
wire N_191 ;
wire N_190 ;
wire N_189 ;
wire N_188 ;
wire N_187 ;
wire N_186 ;
wire N_185 ;
wire N_184 ;
wire N_183 ;
wire N_182 ;
wire N_181 ;
wire N_180 ;
wire N_179 ;
wire N_178 ;
wire N_177 ;
wire N_176 ;
wire N_175 ;
wire N_174 ;
wire reset_c_i ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @10:55
  dffeas rd_addr_5_ (
	.q(rd_addr[5]),
	.d(un10_rd_addr_t_sum5_0_g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_5_.is_wysiwyg="TRUE";
// @10:55
  dffeas rd_addr_4_ (
	.q(rd_addr[4]),
	.d(un10_rd_addr_t_sum4),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_4_.is_wysiwyg="TRUE";
// @10:55
  dffeas rd_addr_3_ (
	.q(rd_addr[3]),
	.d(un10_rd_addr_t_sum3),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_3_.is_wysiwyg="TRUE";
// @10:55
  dffeas rd_addr_2_ (
	.q(rd_addr[2]),
	.d(un10_rd_addr_t_sum2),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_2_.is_wysiwyg="TRUE";
// @10:55
  dffeas rd_addr_1_ (
	.q(rd_addr[1]),
	.d(un10_rd_addr_t_sum1),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_1_.is_wysiwyg="TRUE";
// @10:55
  dffeas rd_addr_0_ (
	.q(rd_addr[0]),
	.d(un10_rd_addr_t_axb0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_0_.is_wysiwyg="TRUE";
// @10:42
  dffeas wr_addr_5_ (
	.q(wr_addr[5]),
	.d(un8_wr_addr_t_sum5_0_g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_5_.is_wysiwyg="TRUE";
// @10:42
  dffeas wr_addr_4_ (
	.q(wr_addr[4]),
	.d(un8_wr_addr_t_sum4_0_g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_4_.is_wysiwyg="TRUE";
// @10:42
  dffeas wr_addr_3_ (
	.q(wr_addr[3]),
	.d(un8_wr_addr_t_sum3_0_g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_3_.is_wysiwyg="TRUE";
// @10:42
  dffeas wr_addr_2_ (
	.q(wr_addr[2]),
	.d(un8_wr_addr_t_sum2_0_g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_2_.is_wysiwyg="TRUE";
// @10:42
  dffeas wr_addr_1_ (
	.q(wr_addr[1]),
	.d(un8_wr_addr_t_sum1_0_g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_1_.is_wysiwyg="TRUE";
// @10:42
  dffeas wr_addr_0_ (
	.q(wr_addr[0]),
	.d(un8_wr_addr_t_axb0_0_g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_0_.is_wysiwyg="TRUE";
// @10:63
  dffeas empty_Z (
	.q(empty),
	.d(un1_empty_NE_i_0_g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam empty_Z.is_wysiwyg="TRUE";
  assign  empty_RNIOEV9_1z = ~ empty;
// @10:68
  cycloneive_lcell_comb p_empty_un1_empty_a_4_add0 (
	.combout(un1_empty_a_4_add0),
	.cout(un1_empty_a_4_carry_0),
	.dataa(wr_addr[0]),
	.datab(rd_addr[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam p_empty_un1_empty_a_4_add0.lut_mask=16'h9944;
defparam p_empty_un1_empty_a_4_add0.sum_lutc_input="cin";
// @10:68
  cycloneive_lcell_comb p_empty_un1_empty_a_4_add1 (
	.combout(un1_empty_a_4_add1),
	.cout(un1_empty_a_4_carry_1),
	.dataa(wr_addr[1]),
	.datab(rd_addr[1]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_empty_a_4_carry_0)
);
defparam p_empty_un1_empty_a_4_add1.lut_mask=16'h69d4;
defparam p_empty_un1_empty_a_4_add1.sum_lutc_input="cin";
// @10:68
  cycloneive_lcell_comb p_empty_un1_empty_a_4_add2 (
	.combout(un1_empty_a_4_add2),
	.cout(un1_empty_a_4_carry_2),
	.dataa(wr_addr[2]),
	.datab(rd_addr[2]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_empty_a_4_carry_1)
);
defparam p_empty_un1_empty_a_4_add2.lut_mask=16'h69d4;
defparam p_empty_un1_empty_a_4_add2.sum_lutc_input="cin";
// @10:68
  cycloneive_lcell_comb p_empty_un1_empty_a_4_add3 (
	.combout(un1_empty_a_4_add3),
	.cout(un1_empty_a_4_carry_3),
	.dataa(wr_addr[3]),
	.datab(rd_addr[3]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_empty_a_4_carry_2)
);
defparam p_empty_un1_empty_a_4_add3.lut_mask=16'h69d4;
defparam p_empty_un1_empty_a_4_add3.sum_lutc_input="cin";
// @10:68
  cycloneive_lcell_comb p_empty_un1_empty_a_4_add4 (
	.combout(un1_empty_a_4_add4),
	.cout(un1_empty_a_4_carry_4),
	.dataa(wr_addr[4]),
	.datab(rd_addr[4]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_empty_a_4_carry_3)
);
defparam p_empty_un1_empty_a_4_add4.lut_mask=16'h69d4;
defparam p_empty_un1_empty_a_4_add4.sum_lutc_input="cin";
// @10:68
  cycloneive_lcell_comb p_empty_un1_empty_a_4_add5 (
	.combout(un1_empty_a_4_add5),
	.dataa(wr_addr[5]),
	.datab(rd_addr[5]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_empty_a_4_carry_4)
);
defparam p_empty_un1_empty_a_4_add5.lut_mask=16'h6969;
defparam p_empty_un1_empty_a_4_add5.sum_lutc_input="cin";
  cycloneive_lcell_comb wr_addr_RNO_0_ (
	.combout(un8_wr_addr_t_axb0_0_g0),
	.dataa(wr_addr[0]),
	.datab(un8_wr_addr_t_axb0_0_g1),
	.datac(VCC),
	.datad(VCC)
);
defparam wr_addr_RNO_0_.lut_mask=16'h6666;
defparam wr_addr_RNO_0_.sum_lutc_input="datac";
  cycloneive_lcell_comb wr_addr_RNI04MD_0_ (
	.combout(un8_wr_addr_t_sum1_0_g1_0),
	.dataa(state_0),
	.datab(wr_addr[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam wr_addr_RNI04MD_0_.lut_mask=16'h8888;
defparam wr_addr_RNI04MD_0_.sum_lutc_input="datac";
// @10:74
  cycloneive_lcell_comb full_2_cZ (
	.combout(full_2),
	.dataa(rd_addr[1]),
	.datab(wr_addr[1]),
	.datac(rd_addr[0]),
	.datad(wr_addr[0])
);
defparam full_2_cZ.lut_mask=16'h9009;
defparam full_2_cZ.sum_lutc_input="datac";
// @10:74
  cycloneive_lcell_comb full_3_cZ (
	.combout(full_3),
	.dataa(rd_addr[3]),
	.datab(wr_addr[3]),
	.datac(rd_addr[2]),
	.datad(wr_addr[2])
);
defparam full_3_cZ.lut_mask=16'h9009;
defparam full_3_cZ.sum_lutc_input="datac";
// @10:73
  cycloneive_lcell_comb empty_t_NE_0_cZ (
	.combout(empty_t_NE_0),
	.dataa(rd_addr[5]),
	.datab(wr_addr[5]),
	.datac(rd_addr[4]),
	.datad(wr_addr[4])
);
defparam empty_t_NE_0_cZ.lut_mask=16'h6ff6;
defparam empty_t_NE_0_cZ.sum_lutc_input="datac";
// @10:74
  cycloneive_lcell_comb full_0_cZ (
	.combout(full_0),
	.dataa(rd_addr[5]),
	.datab(wr_addr[5]),
	.datac(rd_addr[4]),
	.datad(wr_addr[4])
);
defparam full_0_cZ.lut_mask=16'h6006;
defparam full_0_cZ.sum_lutc_input="datac";
// @10:74
  cycloneive_lcell_comb full (
	.combout(full_1z),
	.dataa(full_0),
	.datab(full_2),
	.datac(full_3),
	.datad(VCC)
);
defparam full.lut_mask=16'h8080;
defparam full.sum_lutc_input="datac";
  cycloneive_lcell_comb full_0_RNIIFK4 (
	.combout(un8_wr_addr_t_axb0_0_g1),
	.dataa(state_0),
	.datab(full_0),
	.datac(full_2),
	.datad(full_3)
);
defparam full_0_RNIIFK4.lut_mask=16'h2aaa;
defparam full_0_RNIIFK4.sum_lutc_input="datac";
// @10:71
  cycloneive_lcell_comb rd_addr_t_cZ (
	.combout(rd_addr_t),
	.dataa(out_rd_en_c),
	.datab(empty_t_NE_0),
	.datac(full_2),
	.datad(full_3)
);
defparam rd_addr_t_cZ.lut_mask=16'h8aaa;
defparam rd_addr_t_cZ.sum_lutc_input="datac";
  cycloneive_lcell_comb wr_addr_RNO_1_ (
	.combout(un8_wr_addr_t_sum1_0_g0),
	.dataa(wr_addr[0]),
	.datab(state_0),
	.datac(wr_addr[1]),
	.datad(full_1z)
);
defparam wr_addr_RNO_1_.lut_mask=16'hf078;
defparam wr_addr_RNO_1_.sum_lutc_input="datac";
// @10:71
  cycloneive_lcell_comb un10_rd_addr_t_axb0_cZ (
	.combout(un10_rd_addr_t_axb0),
	.dataa(rd_addr[0]),
	.datab(rd_addr_t),
	.datac(VCC),
	.datad(VCC)
);
defparam un10_rd_addr_t_axb0_cZ.lut_mask=16'h6666;
defparam un10_rd_addr_t_axb0_cZ.sum_lutc_input="datac";
// @10:72
  cycloneive_lcell_comb un8_wr_addr_t_anc1_cZ (
	.combout(un8_wr_addr_t_anc1),
	.dataa(wr_addr[0]),
	.datab(state_0),
	.datac(wr_addr[1]),
	.datad(full_1z)
);
defparam un8_wr_addr_t_anc1_cZ.lut_mask=16'h0080;
defparam un8_wr_addr_t_anc1_cZ.sum_lutc_input="datac";
// @10:71
  cycloneive_lcell_comb un10_rd_addr_t_sum1_cZ (
	.combout(un10_rd_addr_t_sum1),
	.dataa(rd_addr[0]),
	.datab(rd_addr[1]),
	.datac(rd_addr_t),
	.datad(VCC)
);
defparam un10_rd_addr_t_sum1_cZ.lut_mask=16'h6c6c;
defparam un10_rd_addr_t_sum1_cZ.sum_lutc_input="datac";
// @10:72
  cycloneive_lcell_comb un8_wr_addr_t_anc2_cZ (
	.combout(un8_wr_addr_t_anc2),
	.dataa(wr_addr[1]),
	.datab(wr_addr[2]),
	.datac(un8_wr_addr_t_sum1_0_g1_0),
	.datad(full_1z)
);
defparam un8_wr_addr_t_anc2_cZ.lut_mask=16'h0080;
defparam un8_wr_addr_t_anc2_cZ.sum_lutc_input="datac";
  cycloneive_lcell_comb wr_addr_RNO_2_ (
	.combout(un8_wr_addr_t_sum2_0_g0),
	.dataa(wr_addr[1]),
	.datab(wr_addr[2]),
	.datac(un8_wr_addr_t_sum1_0_g1_0),
	.datad(full_1z)
);
defparam wr_addr_RNO_2_.lut_mask=16'hcc6c;
defparam wr_addr_RNO_2_.sum_lutc_input="datac";
  cycloneive_lcell_comb empty_RNO_0 (
	.combout(un1_empty_NE_i_0_g0_a),
	.dataa(un1_empty_a_4_add1),
	.datab(un1_empty_a_4_add2),
	.datac(un1_empty_a_4_add3),
	.datad(un1_empty_a_4_add4)
);
defparam empty_RNO_0.lut_mask=16'h7fff;
defparam empty_RNO_0.sum_lutc_input="datac";
  cycloneive_lcell_comb empty_RNO (
	.combout(un1_empty_NE_i_0_g0),
	.dataa(un1_empty_a_4_add0),
	.datab(un1_empty_a_4_add5),
	.datac(rd_addr_t),
	.datad(un1_empty_NE_i_0_g0_a)
);
defparam empty_RNO.lut_mask=16'hffb7;
defparam empty_RNO.sum_lutc_input="datac";
// @10:71
  cycloneive_lcell_comb un10_rd_addr_t_sum2_cZ (
	.combout(un10_rd_addr_t_sum2),
	.dataa(rd_addr[0]),
	.datab(rd_addr[1]),
	.datac(rd_addr[2]),
	.datad(rd_addr_t)
);
defparam un10_rd_addr_t_sum2_cZ.lut_mask=16'h78f0;
defparam un10_rd_addr_t_sum2_cZ.sum_lutc_input="datac";
// @10:71
  cycloneive_lcell_comb un10_rd_addr_t_anc2_cZ (
	.combout(un10_rd_addr_t_anc2),
	.dataa(rd_addr[0]),
	.datab(rd_addr[1]),
	.datac(rd_addr[2]),
	.datad(rd_addr_t)
);
defparam un10_rd_addr_t_anc2_cZ.lut_mask=16'h8000;
defparam un10_rd_addr_t_anc2_cZ.sum_lutc_input="datac";
  cycloneive_lcell_comb wr_addr_RNO_3_ (
	.combout(un8_wr_addr_t_sum3_0_g0),
	.dataa(wr_addr[2]),
	.datab(wr_addr[3]),
	.datac(un8_wr_addr_t_anc1),
	.datad(VCC)
);
defparam wr_addr_RNO_3_.lut_mask=16'h6c6c;
defparam wr_addr_RNO_3_.sum_lutc_input="datac";
  cycloneive_lcell_comb wr_addr_RNO_4_ (
	.combout(un8_wr_addr_t_sum4_0_g0),
	.dataa(wr_addr[2]),
	.datab(wr_addr[3]),
	.datac(wr_addr[4]),
	.datad(un8_wr_addr_t_anc1)
);
defparam wr_addr_RNO_4_.lut_mask=16'h78f0;
defparam wr_addr_RNO_4_.sum_lutc_input="datac";
// @10:71
  cycloneive_lcell_comb un10_rd_addr_t_sum3_cZ (
	.combout(un10_rd_addr_t_sum3),
	.dataa(rd_addr[3]),
	.datab(un10_rd_addr_t_anc2),
	.datac(VCC),
	.datad(VCC)
);
defparam un10_rd_addr_t_sum3_cZ.lut_mask=16'h6666;
defparam un10_rd_addr_t_sum3_cZ.sum_lutc_input="datac";
  cycloneive_lcell_comb wr_addr_RNO_5_ (
	.combout(un8_wr_addr_t_sum5_0_g0),
	.dataa(wr_addr[3]),
	.datab(wr_addr[4]),
	.datac(wr_addr[5]),
	.datad(un8_wr_addr_t_anc2)
);
defparam wr_addr_RNO_5_.lut_mask=16'h78f0;
defparam wr_addr_RNO_5_.sum_lutc_input="datac";
// @10:71
  cycloneive_lcell_comb un10_rd_addr_t_sum4_cZ (
	.combout(un10_rd_addr_t_sum4),
	.dataa(rd_addr[3]),
	.datab(rd_addr[4]),
	.datac(un10_rd_addr_t_anc2),
	.datad(VCC)
);
defparam un10_rd_addr_t_sum4_cZ.lut_mask=16'h6c6c;
defparam un10_rd_addr_t_sum4_cZ.sum_lutc_input="datac";
  cycloneive_lcell_comb rd_addr_RNO_5_ (
	.combout(un10_rd_addr_t_sum5_0_g0),
	.dataa(rd_addr[3]),
	.datab(rd_addr[4]),
	.datac(rd_addr[5]),
	.datad(un10_rd_addr_t_anc2)
);
defparam rd_addr_RNO_5_.lut_mask=16'h78f0;
defparam rd_addr_RNO_5_.sum_lutc_input="datac";
// @10:35
  altsyncram fifo_buf (
	.q_b({out_dout_c_23, out_dout_c_22, out_dout_c_21, out_dout_c_20, out_dout_c_19, out_dout_c_18, out_dout_c_17, out_dout_c_16, out_dout_c_15, out_dout_c_14, out_dout_c_13, out_dout_c_12, out_dout_c_11, out_dout_c_10, out_dout_c_9, out_dout_c_8, out_dout_c_7, out_dout_c_6, out_dout_c_5, out_dout_c_4, out_dout_c_3, out_dout_c_2, out_dout_c_1, out_dout_c_0}),
	.data_a({out_din_23, out_din_22, out_din_21, out_din_20, out_din_19, out_din_18, out_din_17, out_din_16, out_din_15, out_din_14, out_din_13, out_din_12, out_din_11, out_din_10, out_din_9, out_din_8, out_din_7, out_din_6, out_din_5, out_din_4, out_din_3, out_din_2, out_din_1, out_din_0}),
	.address_a(wr_addr[4:0]),
	.wren_a(un8_wr_addr_t_axb0_0_g1),
	.rden_a(GND),
	.data_b({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.address_b({un10_rd_addr_t_sum4, un10_rd_addr_t_sum3, un10_rd_addr_t_sum2, un10_rd_addr_t_sum1, un10_rd_addr_t_axb0}),
	.wren_b(GND),
	.rden_b(VCC),
	.clock0(clock_c),
	.clock1(VCC),
	.clocken0(VCC),
	.clocken1(VCC),
	.clocken2(VCC),
	.clocken3(VCC),
	.addressstall_a(GND),
	.addressstall_b(GND),
	.aclr0(GND),
	.aclr1(GND)
);
defparam fifo_buf.read_during_write_mode_mixed_ports =  "OLD_DATA";
defparam fifo_buf.wrcontrol_aclr_b =  "NONE";
defparam fifo_buf.rdcontrol_aclr_b =  "NONE";
defparam fifo_buf.indata_aclr_b =  "NONE";
defparam fifo_buf.address_aclr_b =  "NONE";
defparam fifo_buf.outdata_aclr_b =  "NONE";
defparam fifo_buf.wrcontrol_wraddress_reg_b =  "CLOCK0";
defparam fifo_buf.rdcontrol_reg_b =  "CLOCK0";
defparam fifo_buf.indata_reg_b =  "CLOCK0";
defparam fifo_buf.address_reg_b =  "CLOCK0";
defparam fifo_buf.outdata_reg_b =  "UNREGISTERED";
defparam fifo_buf.wrcontrol_aclr_a =  "NONE";
defparam fifo_buf.indata_aclr_a =  "NONE";
defparam fifo_buf.address_aclr_a =  "NONE";
defparam fifo_buf.outdata_aclr_a =  "NONE";
defparam fifo_buf.outdata_reg_a =  "UNREGISTERED";
defparam fifo_buf.operation_mode =  "DUAL_PORT";
defparam fifo_buf.clock_enable_input_b =  "ALTERNATE";
defparam fifo_buf.clock_enable_input_a =  "ALTERNATE";
defparam fifo_buf.clock_enable_output_b =  "NORMAL";
defparam fifo_buf.clock_enable_output_a =  "NORMAL";
defparam fifo_buf.intended_device_family =  "CYCLONE IVE";
defparam fifo_buf.numwords_b =  32;
defparam fifo_buf.numwords_a =  32;
defparam fifo_buf.lpm_type =  "altsyncram";
defparam fifo_buf.init_file =  "UNUSED";
defparam fifo_buf.ram_block_type =  "AUTO";
defparam fifo_buf.widthad_b =  5;
defparam fifo_buf.width_b =  24;
defparam fifo_buf.widthad_a =  5;
defparam fifo_buf.width_a =  24;
  assign  reset_c_i = ~ reset_c;
endmodule /* fifo_24s_32s_6s_2 */

// VQM4.1+ 
module motion_detect_top (
  clock,
  reset,
  base_full,
  base_wr_en,
  base_din,
  img_full,
  img_wr_en,
  img_din,
  out_empty,
  out_rd_en,
  out_dout
)
;

/*  Synopsys
.origName=motion_detect_top
.langParams="WIDTH HEIGHT FIFO_DEPTH"
WIDTH=720
HEIGHT=540
FIFO_DEPTH=32
 */
input clock ;
input reset ;
output base_full ;
input base_wr_en ;
input [23:0] base_din ;
output img_full ;
input img_wr_en ;
input [23:0] img_din ;
output out_empty ;
input out_rd_en ;
output [23:0] out_dout ;
wire clock ;
wire reset ;
wire base_full ;
wire base_wr_en ;
wire img_full ;
wire img_wr_en ;
wire out_empty ;
wire out_rd_en ;
wire [23:0] base_fifo_dout;
wire [23:0] img_gs_fifo_dout;
wire [23:0] img_hl_fifo_dout;
wire [7:0] gs_base_inst_out_din;
wire [7:0] base_gs_dout;
wire [7:0] gs_img_inst_out_din;
wire [7:0] img_gs_dout;
wire [7:0] mask_dout;
wire [23:0] highlight_inst_out_din;
wire [0:0] highlight_inst_state;
wire [0:0] bg_sub_inst_state;
wire [0:0] gs_img_inst_state;
wire [0:0] gs_base_inst_state;
wire [5:0] fifo_mask_wr_addr;
wire [5:0] fifo_mask_rd_addr;
wire [23:0] out_dout_c;
wire [23:0] base_din_c;
wire [23:0] img_din_c;
wire [3:3] gs_img_inst_SUM_0_1_i_o3;
wire [0:0] bg_sub_inst_out_din_1;
wire [2:2] \if_generate_plus.mult1_un40_sum_m_combout_0 ;
wire [2:2] \if_generate_plus.mult1_un40_sum_m_combout ;
wire gs_img_inst_in_rd_en ;
wire bg_sub_inst_b_rd_en ;
wire GND ;
wire VCC ;
wire fifo_img_to_gs_un1_img_wr_en_x ;
wire gs_base_inst_un2_gs_c_add8 ;
wire CO0_0 ;
wire gs_base_inst_gs_1_0_0__g0_i_o4 ;
wire bg_sub_inst_out_wr_en ;
wire fifo_mask_empty ;
wire fifo_img_gs_empty ;
wire fifo_base_gs_empty ;
wire fifo_img_to_hl_empty ;
wire fifo_img_to_gs_empty ;
wire fifo_base_in_empty ;
wire fifo_base_in_full ;
wire fifo_img_to_gs_img_full ;
wire clock_c ;
wire reset_c ;
wire base_wr_en_c ;
wire img_wr_en_c ;
wire out_rd_en_c ;
wire highlight_inst_mask_rd_en ;
wire fifo_out_full ;
wire fifo_img_to_hl_full_3 ;
wire fifo_img_to_hl_full_2 ;
wire gs_img_inst_un11_gs_c_if_generate_plus_mult1_un40_sum_0_c1 ;
wire gs_img_inst_un11_gs_c_if_generate_plus_mult1_un40_sum_1_sum2 ;
wire gs_base_inst_un11_gs_c_if_generate_plus_mult1_un40_sum_1_anc2 ;
wire bg_sub_inst_state_0_0_0__g1 ;
wire gs_base_inst_un11_gs_c_if_generate_plus_mult1_un40_sum_0_sum2 ;
wire fifo_img_to_hl_full_0 ;
wire fifo_img_gs_full_2 ;
wire fifo_img_gs_full_3 ;
wire fifo_base_gs_full_2 ;
wire fifo_base_gs_full_3 ;
wire gs_img_inst_un11_gs_c_if_generate_plus_mult1_un40_sum_0_sum2_2 ;
wire fifo_base_gs_un19_wr_addr_t_axb0_0_g1 ;
wire fifo_img_gs_un19_wr_addr_t_axb0_0_g1 ;
wire fifo_out_un8_wr_addr_t_axb0_0_g1 ;
wire empty_RNIOEV9 ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @11:38
  cycloneive_lcell_comb retgs_base_inst_un11_gs_c_if_generate_plus_mult1_un40_sum_m_2_ (
	.combout(\if_generate_plus.mult1_un40_sum_m_combout_0 [2]),
	.dataa(CO0_0),
	.datab(gs_base_inst_un2_gs_c_add8),
	.datac(gs_base_inst_un11_gs_c_if_generate_plus_mult1_un40_sum_1_anc2),
	.datad(gs_base_inst_un11_gs_c_if_generate_plus_mult1_un40_sum_0_sum2)
);
defparam retgs_base_inst_un11_gs_c_if_generate_plus_mult1_un40_sum_m_2_.lut_mask=16'hf780;
defparam retgs_base_inst_un11_gs_c_if_generate_plus_mult1_un40_sum_m_2_.sum_lutc_input="datac";
// @11:38
  cycloneive_lcell_comb retgs_img_inst_un11_gs_c_if_generate_plus_mult1_un40_sum_m_2_ (
	.combout(\if_generate_plus.mult1_un40_sum_m_combout [2]),
	.dataa(gs_img_inst_un11_gs_c_if_generate_plus_mult1_un40_sum_1_sum2),
	.datab(gs_img_inst_SUM_0_1_i_o3[3]),
	.datac(gs_img_inst_un11_gs_c_if_generate_plus_mult1_un40_sum_0_sum2_2),
	.datad(gs_img_inst_un11_gs_c_if_generate_plus_mult1_un40_sum_0_c1)
);
defparam retgs_img_inst_un11_gs_c_if_generate_plus_mult1_un40_sum_m_2_.lut_mask=16'h1dd1;
defparam retgs_img_inst_un11_gs_c_if_generate_plus_mult1_un40_sum_m_2_.sum_lutc_input="datac";
// @14:22
  cycloneive_io_ibuf out_rd_en_in (
	.o(out_rd_en_c),
	.i(out_rd_en),
	.ibar(GND)
);
// @14:18
  cycloneive_io_ibuf img_din_in_23_ (
	.o(img_din_c[23]),
	.i(img_din[23]),
	.ibar(GND)
);
// @14:18
  cycloneive_io_ibuf img_din_in_22_ (
	.o(img_din_c[22]),
	.i(img_din[22]),
	.ibar(GND)
);
// @14:18
  cycloneive_io_ibuf img_din_in_21_ (
	.o(img_din_c[21]),
	.i(img_din[21]),
	.ibar(GND)
);
// @14:18
  cycloneive_io_ibuf img_din_in_20_ (
	.o(img_din_c[20]),
	.i(img_din[20]),
	.ibar(GND)
);
// @14:18
  cycloneive_io_ibuf img_din_in_19_ (
	.o(img_din_c[19]),
	.i(img_din[19]),
	.ibar(GND)
);
// @14:18
  cycloneive_io_ibuf img_din_in_18_ (
	.o(img_din_c[18]),
	.i(img_din[18]),
	.ibar(GND)
);
// @14:18
  cycloneive_io_ibuf img_din_in_17_ (
	.o(img_din_c[17]),
	.i(img_din[17]),
	.ibar(GND)
);
// @14:18
  cycloneive_io_ibuf img_din_in_16_ (
	.o(img_din_c[16]),
	.i(img_din[16]),
	.ibar(GND)
);
// @14:18
  cycloneive_io_ibuf img_din_in_15_ (
	.o(img_din_c[15]),
	.i(img_din[15]),
	.ibar(GND)
);
// @14:18
  cycloneive_io_ibuf img_din_in_14_ (
	.o(img_din_c[14]),
	.i(img_din[14]),
	.ibar(GND)
);
// @14:18
  cycloneive_io_ibuf img_din_in_13_ (
	.o(img_din_c[13]),
	.i(img_din[13]),
	.ibar(GND)
);
// @14:18
  cycloneive_io_ibuf img_din_in_12_ (
	.o(img_din_c[12]),
	.i(img_din[12]),
	.ibar(GND)
);
// @14:18
  cycloneive_io_ibuf img_din_in_11_ (
	.o(img_din_c[11]),
	.i(img_din[11]),
	.ibar(GND)
);
// @14:18
  cycloneive_io_ibuf img_din_in_10_ (
	.o(img_din_c[10]),
	.i(img_din[10]),
	.ibar(GND)
);
// @14:18
  cycloneive_io_ibuf img_din_in_9_ (
	.o(img_din_c[9]),
	.i(img_din[9]),
	.ibar(GND)
);
// @14:18
  cycloneive_io_ibuf img_din_in_8_ (
	.o(img_din_c[8]),
	.i(img_din[8]),
	.ibar(GND)
);
// @14:18
  cycloneive_io_ibuf img_din_in_7_ (
	.o(img_din_c[7]),
	.i(img_din[7]),
	.ibar(GND)
);
// @14:18
  cycloneive_io_ibuf img_din_in_6_ (
	.o(img_din_c[6]),
	.i(img_din[6]),
	.ibar(GND)
);
// @14:18
  cycloneive_io_ibuf img_din_in_5_ (
	.o(img_din_c[5]),
	.i(img_din[5]),
	.ibar(GND)
);
// @14:18
  cycloneive_io_ibuf img_din_in_4_ (
	.o(img_din_c[4]),
	.i(img_din[4]),
	.ibar(GND)
);
// @14:18
  cycloneive_io_ibuf img_din_in_3_ (
	.o(img_din_c[3]),
	.i(img_din[3]),
	.ibar(GND)
);
// @14:18
  cycloneive_io_ibuf img_din_in_2_ (
	.o(img_din_c[2]),
	.i(img_din[2]),
	.ibar(GND)
);
// @14:18
  cycloneive_io_ibuf img_din_in_1_ (
	.o(img_din_c[1]),
	.i(img_din[1]),
	.ibar(GND)
);
// @14:18
  cycloneive_io_ibuf img_din_in_0_ (
	.o(img_din_c[0]),
	.i(img_din[0]),
	.ibar(GND)
);
// @14:17
  cycloneive_io_ibuf img_wr_en_in (
	.o(img_wr_en_c),
	.i(img_wr_en),
	.ibar(GND)
);
// @14:13
  cycloneive_io_ibuf base_din_in_23_ (
	.o(base_din_c[23]),
	.i(base_din[23]),
	.ibar(GND)
);
// @14:13
  cycloneive_io_ibuf base_din_in_22_ (
	.o(base_din_c[22]),
	.i(base_din[22]),
	.ibar(GND)
);
// @14:13
  cycloneive_io_ibuf base_din_in_21_ (
	.o(base_din_c[21]),
	.i(base_din[21]),
	.ibar(GND)
);
// @14:13
  cycloneive_io_ibuf base_din_in_20_ (
	.o(base_din_c[20]),
	.i(base_din[20]),
	.ibar(GND)
);
// @14:13
  cycloneive_io_ibuf base_din_in_19_ (
	.o(base_din_c[19]),
	.i(base_din[19]),
	.ibar(GND)
);
// @14:13
  cycloneive_io_ibuf base_din_in_18_ (
	.o(base_din_c[18]),
	.i(base_din[18]),
	.ibar(GND)
);
// @14:13
  cycloneive_io_ibuf base_din_in_17_ (
	.o(base_din_c[17]),
	.i(base_din[17]),
	.ibar(GND)
);
// @14:13
  cycloneive_io_ibuf base_din_in_16_ (
	.o(base_din_c[16]),
	.i(base_din[16]),
	.ibar(GND)
);
// @14:13
  cycloneive_io_ibuf base_din_in_15_ (
	.o(base_din_c[15]),
	.i(base_din[15]),
	.ibar(GND)
);
// @14:13
  cycloneive_io_ibuf base_din_in_14_ (
	.o(base_din_c[14]),
	.i(base_din[14]),
	.ibar(GND)
);
// @14:13
  cycloneive_io_ibuf base_din_in_13_ (
	.o(base_din_c[13]),
	.i(base_din[13]),
	.ibar(GND)
);
// @14:13
  cycloneive_io_ibuf base_din_in_12_ (
	.o(base_din_c[12]),
	.i(base_din[12]),
	.ibar(GND)
);
// @14:13
  cycloneive_io_ibuf base_din_in_11_ (
	.o(base_din_c[11]),
	.i(base_din[11]),
	.ibar(GND)
);
// @14:13
  cycloneive_io_ibuf base_din_in_10_ (
	.o(base_din_c[10]),
	.i(base_din[10]),
	.ibar(GND)
);
// @14:13
  cycloneive_io_ibuf base_din_in_9_ (
	.o(base_din_c[9]),
	.i(base_din[9]),
	.ibar(GND)
);
// @14:13
  cycloneive_io_ibuf base_din_in_8_ (
	.o(base_din_c[8]),
	.i(base_din[8]),
	.ibar(GND)
);
// @14:13
  cycloneive_io_ibuf base_din_in_7_ (
	.o(base_din_c[7]),
	.i(base_din[7]),
	.ibar(GND)
);
// @14:13
  cycloneive_io_ibuf base_din_in_6_ (
	.o(base_din_c[6]),
	.i(base_din[6]),
	.ibar(GND)
);
// @14:13
  cycloneive_io_ibuf base_din_in_5_ (
	.o(base_din_c[5]),
	.i(base_din[5]),
	.ibar(GND)
);
// @14:13
  cycloneive_io_ibuf base_din_in_4_ (
	.o(base_din_c[4]),
	.i(base_din[4]),
	.ibar(GND)
);
// @14:13
  cycloneive_io_ibuf base_din_in_3_ (
	.o(base_din_c[3]),
	.i(base_din[3]),
	.ibar(GND)
);
// @14:13
  cycloneive_io_ibuf base_din_in_2_ (
	.o(base_din_c[2]),
	.i(base_din[2]),
	.ibar(GND)
);
// @14:13
  cycloneive_io_ibuf base_din_in_1_ (
	.o(base_din_c[1]),
	.i(base_din[1]),
	.ibar(GND)
);
// @14:13
  cycloneive_io_ibuf base_din_in_0_ (
	.o(base_din_c[0]),
	.i(base_din[0]),
	.ibar(GND)
);
// @14:12
  cycloneive_io_ibuf base_wr_en_in (
	.o(base_wr_en_c),
	.i(base_wr_en),
	.ibar(GND)
);
// @14:8
  cycloneive_io_ibuf reset_in (
	.o(reset_c),
	.i(reset),
	.ibar(GND)
);
// @14:7
  cycloneive_io_ibuf clock_in (
	.o(clock_c),
	.i(clock),
	.ibar(GND)
);
// @14:23
  cycloneive_io_obuf out_dout_out_23_ (
	.o(out_dout[23]),
	.i(out_dout_c[23]),
	.oe(VCC)
);
// @14:23
  cycloneive_io_obuf out_dout_out_22_ (
	.o(out_dout[22]),
	.i(out_dout_c[22]),
	.oe(VCC)
);
// @14:23
  cycloneive_io_obuf out_dout_out_21_ (
	.o(out_dout[21]),
	.i(out_dout_c[21]),
	.oe(VCC)
);
// @14:23
  cycloneive_io_obuf out_dout_out_20_ (
	.o(out_dout[20]),
	.i(out_dout_c[20]),
	.oe(VCC)
);
// @14:23
  cycloneive_io_obuf out_dout_out_19_ (
	.o(out_dout[19]),
	.i(out_dout_c[19]),
	.oe(VCC)
);
// @14:23
  cycloneive_io_obuf out_dout_out_18_ (
	.o(out_dout[18]),
	.i(out_dout_c[18]),
	.oe(VCC)
);
// @14:23
  cycloneive_io_obuf out_dout_out_17_ (
	.o(out_dout[17]),
	.i(out_dout_c[17]),
	.oe(VCC)
);
// @14:23
  cycloneive_io_obuf out_dout_out_16_ (
	.o(out_dout[16]),
	.i(out_dout_c[16]),
	.oe(VCC)
);
// @14:23
  cycloneive_io_obuf out_dout_out_15_ (
	.o(out_dout[15]),
	.i(out_dout_c[15]),
	.oe(VCC)
);
// @14:23
  cycloneive_io_obuf out_dout_out_14_ (
	.o(out_dout[14]),
	.i(out_dout_c[14]),
	.oe(VCC)
);
// @14:23
  cycloneive_io_obuf out_dout_out_13_ (
	.o(out_dout[13]),
	.i(out_dout_c[13]),
	.oe(VCC)
);
// @14:23
  cycloneive_io_obuf out_dout_out_12_ (
	.o(out_dout[12]),
	.i(out_dout_c[12]),
	.oe(VCC)
);
// @14:23
  cycloneive_io_obuf out_dout_out_11_ (
	.o(out_dout[11]),
	.i(out_dout_c[11]),
	.oe(VCC)
);
// @14:23
  cycloneive_io_obuf out_dout_out_10_ (
	.o(out_dout[10]),
	.i(out_dout_c[10]),
	.oe(VCC)
);
// @14:23
  cycloneive_io_obuf out_dout_out_9_ (
	.o(out_dout[9]),
	.i(out_dout_c[9]),
	.oe(VCC)
);
// @14:23
  cycloneive_io_obuf out_dout_out_8_ (
	.o(out_dout[8]),
	.i(out_dout_c[8]),
	.oe(VCC)
);
// @14:23
  cycloneive_io_obuf out_dout_out_7_ (
	.o(out_dout[7]),
	.i(out_dout_c[7]),
	.oe(VCC)
);
// @14:23
  cycloneive_io_obuf out_dout_out_6_ (
	.o(out_dout[6]),
	.i(out_dout_c[6]),
	.oe(VCC)
);
// @14:23
  cycloneive_io_obuf out_dout_out_5_ (
	.o(out_dout[5]),
	.i(out_dout_c[5]),
	.oe(VCC)
);
// @14:23
  cycloneive_io_obuf out_dout_out_4_ (
	.o(out_dout[4]),
	.i(out_dout_c[4]),
	.oe(VCC)
);
// @14:23
  cycloneive_io_obuf out_dout_out_3_ (
	.o(out_dout[3]),
	.i(out_dout_c[3]),
	.oe(VCC)
);
// @14:23
  cycloneive_io_obuf out_dout_out_2_ (
	.o(out_dout[2]),
	.i(out_dout_c[2]),
	.oe(VCC)
);
// @14:23
  cycloneive_io_obuf out_dout_out_1_ (
	.o(out_dout[1]),
	.i(out_dout_c[1]),
	.oe(VCC)
);
// @14:23
  cycloneive_io_obuf out_dout_out_0_ (
	.o(out_dout[0]),
	.i(out_dout_c[0]),
	.oe(VCC)
);
// @14:21
  cycloneive_io_obuf out_empty_out (
	.o(out_empty),
	.i(empty_RNIOEV9),
	.oe(VCC)
);
// @14:16
  cycloneive_io_obuf img_full_out (
	.o(img_full),
	.i(fifo_img_to_gs_img_full),
	.oe(VCC)
);
// @14:11
  cycloneive_io_obuf base_full_out (
	.o(base_full),
	.i(fifo_base_in_full),
	.oe(VCC)
);
// @14:64
  fifo_24s_32s_6s fifo_base_in (
	.base_din_c_0(base_din_c[0]),
	.base_din_c_1(base_din_c[1]),
	.base_din_c_2(base_din_c[2]),
	.base_din_c_3(base_din_c[3]),
	.base_din_c_4(base_din_c[4]),
	.base_din_c_5(base_din_c[5]),
	.base_din_c_6(base_din_c[6]),
	.base_din_c_7(base_din_c[7]),
	.base_din_c_8(base_din_c[8]),
	.base_din_c_9(base_din_c[9]),
	.base_din_c_10(base_din_c[10]),
	.base_din_c_11(base_din_c[11]),
	.base_din_c_12(base_din_c[12]),
	.base_din_c_13(base_din_c[13]),
	.base_din_c_14(base_din_c[14]),
	.base_din_c_15(base_din_c[15]),
	.base_din_c_16(base_din_c[16]),
	.base_din_c_17(base_din_c[17]),
	.base_din_c_18(base_din_c[18]),
	.base_din_c_19(base_din_c[19]),
	.base_din_c_20(base_din_c[20]),
	.base_din_c_21(base_din_c[21]),
	.base_din_c_22(base_din_c[22]),
	.base_din_c_23(base_din_c[23]),
	.base_fifo_dout_0(base_fifo_dout[0]),
	.base_fifo_dout_1(base_fifo_dout[1]),
	.base_fifo_dout_2(base_fifo_dout[2]),
	.base_fifo_dout_3(base_fifo_dout[3]),
	.base_fifo_dout_4(base_fifo_dout[4]),
	.base_fifo_dout_5(base_fifo_dout[5]),
	.base_fifo_dout_6(base_fifo_dout[6]),
	.base_fifo_dout_7(base_fifo_dout[7]),
	.base_fifo_dout_8(base_fifo_dout[8]),
	.base_fifo_dout_9(base_fifo_dout[9]),
	.base_fifo_dout_10(base_fifo_dout[10]),
	.base_fifo_dout_11(base_fifo_dout[11]),
	.base_fifo_dout_12(base_fifo_dout[12]),
	.base_fifo_dout_13(base_fifo_dout[13]),
	.base_fifo_dout_14(base_fifo_dout[14]),
	.base_fifo_dout_15(base_fifo_dout[15]),
	.base_fifo_dout_16(base_fifo_dout[16]),
	.base_fifo_dout_17(base_fifo_dout[17]),
	.base_fifo_dout_18(base_fifo_dout[18]),
	.base_fifo_dout_19(base_fifo_dout[19]),
	.base_fifo_dout_20(base_fifo_dout[20]),
	.base_fifo_dout_21(base_fifo_dout[21]),
	.base_fifo_dout_22(base_fifo_dout[22]),
	.base_fifo_dout_23(base_fifo_dout[23]),
	.base_wr_en_c(base_wr_en_c),
	.gs_1_0_0__g0_i_o4(gs_base_inst_gs_1_0_0__g0_i_o4),
	.full_1z(fifo_base_in_full),
	.empty_1z(fifo_base_in_empty),
	.reset_c(reset_c),
	.clock_c(clock_c)
);
// @14:76
  fifo_24s_32s_6s_0 fifo_img_to_gs (
	.img_din_c_0(img_din_c[0]),
	.img_din_c_1(img_din_c[1]),
	.img_din_c_2(img_din_c[2]),
	.img_din_c_3(img_din_c[3]),
	.img_din_c_4(img_din_c[4]),
	.img_din_c_5(img_din_c[5]),
	.img_din_c_6(img_din_c[6]),
	.img_din_c_7(img_din_c[7]),
	.img_din_c_8(img_din_c[8]),
	.img_din_c_9(img_din_c[9]),
	.img_din_c_10(img_din_c[10]),
	.img_din_c_11(img_din_c[11]),
	.img_din_c_12(img_din_c[12]),
	.img_din_c_13(img_din_c[13]),
	.img_din_c_14(img_din_c[14]),
	.img_din_c_15(img_din_c[15]),
	.img_din_c_16(img_din_c[16]),
	.img_din_c_17(img_din_c[17]),
	.img_din_c_18(img_din_c[18]),
	.img_din_c_19(img_din_c[19]),
	.img_din_c_20(img_din_c[20]),
	.img_din_c_21(img_din_c[21]),
	.img_din_c_22(img_din_c[22]),
	.img_din_c_23(img_din_c[23]),
	.img_gs_fifo_dout_0(img_gs_fifo_dout[0]),
	.img_gs_fifo_dout_1(img_gs_fifo_dout[1]),
	.img_gs_fifo_dout_2(img_gs_fifo_dout[2]),
	.img_gs_fifo_dout_3(img_gs_fifo_dout[3]),
	.img_gs_fifo_dout_4(img_gs_fifo_dout[4]),
	.img_gs_fifo_dout_5(img_gs_fifo_dout[5]),
	.img_gs_fifo_dout_6(img_gs_fifo_dout[6]),
	.img_gs_fifo_dout_7(img_gs_fifo_dout[7]),
	.img_gs_fifo_dout_8(img_gs_fifo_dout[8]),
	.img_gs_fifo_dout_9(img_gs_fifo_dout[9]),
	.img_gs_fifo_dout_10(img_gs_fifo_dout[10]),
	.img_gs_fifo_dout_11(img_gs_fifo_dout[11]),
	.img_gs_fifo_dout_12(img_gs_fifo_dout[12]),
	.img_gs_fifo_dout_13(img_gs_fifo_dout[13]),
	.img_gs_fifo_dout_14(img_gs_fifo_dout[14]),
	.img_gs_fifo_dout_15(img_gs_fifo_dout[15]),
	.img_gs_fifo_dout_16(img_gs_fifo_dout[16]),
	.img_gs_fifo_dout_17(img_gs_fifo_dout[17]),
	.img_gs_fifo_dout_18(img_gs_fifo_dout[18]),
	.img_gs_fifo_dout_19(img_gs_fifo_dout[19]),
	.img_gs_fifo_dout_20(img_gs_fifo_dout[20]),
	.img_gs_fifo_dout_21(img_gs_fifo_dout[21]),
	.img_gs_fifo_dout_22(img_gs_fifo_dout[22]),
	.img_gs_fifo_dout_23(img_gs_fifo_dout[23]),
	.un1_img_wr_en_x_1z(fifo_img_to_gs_un1_img_wr_en_x),
	.img_wr_en_c(img_wr_en_c),
	.full_3_0(fifo_img_to_hl_full_3),
	.full_2_0(fifo_img_to_hl_full_2),
	.full_0_0(fifo_img_to_hl_full_0),
	.img_full_1z(fifo_img_to_gs_img_full),
	.in_rd_en(gs_img_inst_in_rd_en),
	.empty_1z(fifo_img_to_gs_empty),
	.reset_c(reset_c),
	.clock_c(clock_c)
);
// @14:85
  fifo_24s_32s_6s_1 fifo_img_to_hl (
	.img_din_c_0(img_din_c[0]),
	.img_din_c_1(img_din_c[1]),
	.img_din_c_2(img_din_c[2]),
	.img_din_c_3(img_din_c[3]),
	.img_din_c_4(img_din_c[4]),
	.img_din_c_5(img_din_c[5]),
	.img_din_c_6(img_din_c[6]),
	.img_din_c_7(img_din_c[7]),
	.img_din_c_8(img_din_c[8]),
	.img_din_c_9(img_din_c[9]),
	.img_din_c_10(img_din_c[10]),
	.img_din_c_11(img_din_c[11]),
	.img_din_c_12(img_din_c[12]),
	.img_din_c_13(img_din_c[13]),
	.img_din_c_14(img_din_c[14]),
	.img_din_c_15(img_din_c[15]),
	.img_din_c_16(img_din_c[16]),
	.img_din_c_17(img_din_c[17]),
	.img_din_c_18(img_din_c[18]),
	.img_din_c_19(img_din_c[19]),
	.img_din_c_20(img_din_c[20]),
	.img_din_c_21(img_din_c[21]),
	.img_din_c_22(img_din_c[22]),
	.img_din_c_23(img_din_c[23]),
	.img_hl_fifo_dout_0(img_hl_fifo_dout[0]),
	.img_hl_fifo_dout_1(img_hl_fifo_dout[1]),
	.img_hl_fifo_dout_2(img_hl_fifo_dout[2]),
	.img_hl_fifo_dout_3(img_hl_fifo_dout[3]),
	.img_hl_fifo_dout_4(img_hl_fifo_dout[4]),
	.img_hl_fifo_dout_5(img_hl_fifo_dout[5]),
	.img_hl_fifo_dout_6(img_hl_fifo_dout[6]),
	.img_hl_fifo_dout_7(img_hl_fifo_dout[7]),
	.img_hl_fifo_dout_8(img_hl_fifo_dout[8]),
	.img_hl_fifo_dout_9(img_hl_fifo_dout[9]),
	.img_hl_fifo_dout_10(img_hl_fifo_dout[10]),
	.img_hl_fifo_dout_11(img_hl_fifo_dout[11]),
	.img_hl_fifo_dout_12(img_hl_fifo_dout[12]),
	.img_hl_fifo_dout_13(img_hl_fifo_dout[13]),
	.img_hl_fifo_dout_14(img_hl_fifo_dout[14]),
	.img_hl_fifo_dout_15(img_hl_fifo_dout[15]),
	.img_hl_fifo_dout_16(img_hl_fifo_dout[16]),
	.img_hl_fifo_dout_17(img_hl_fifo_dout[17]),
	.img_hl_fifo_dout_18(img_hl_fifo_dout[18]),
	.img_hl_fifo_dout_19(img_hl_fifo_dout[19]),
	.img_hl_fifo_dout_20(img_hl_fifo_dout[20]),
	.img_hl_fifo_dout_21(img_hl_fifo_dout[21]),
	.img_hl_fifo_dout_22(img_hl_fifo_dout[22]),
	.img_hl_fifo_dout_23(img_hl_fifo_dout[23]),
	.un1_img_wr_en_x(fifo_img_to_gs_un1_img_wr_en_x),
	.img_full(fifo_img_to_gs_img_full),
	.img_wr_en_c(img_wr_en_c),
	.mask_rd_en(highlight_inst_mask_rd_en),
	.full_0_1z(fifo_img_to_hl_full_0),
	.full_2_1z(fifo_img_to_hl_full_2),
	.full_3_1z(fifo_img_to_hl_full_3),
	.empty_1z(fifo_img_to_hl_empty),
	.reset_c(reset_c),
	.clock_c(clock_c)
);
// @14:96
  grayscale gs_base_inst (
	.out_din_7(gs_base_inst_out_din[7]),
	.out_din_6(gs_base_inst_out_din[6]),
	.out_din_5(gs_base_inst_out_din[5]),
	.out_din_4(gs_base_inst_out_din[4]),
	.out_din_3(gs_base_inst_out_din[3]),
	.out_din_2(gs_base_inst_out_din[2]),
	.out_din_1(gs_base_inst_out_din[1]),
	.out_din_0(gs_base_inst_out_din[0]),
	.base_fifo_dout_0(base_fifo_dout[0]),
	.base_fifo_dout_1(base_fifo_dout[1]),
	.base_fifo_dout_2(base_fifo_dout[2]),
	.base_fifo_dout_3(base_fifo_dout[3]),
	.base_fifo_dout_4(base_fifo_dout[4]),
	.base_fifo_dout_5(base_fifo_dout[5]),
	.base_fifo_dout_6(base_fifo_dout[6]),
	.base_fifo_dout_7(base_fifo_dout[7]),
	.base_fifo_dout_8(base_fifo_dout[8]),
	.base_fifo_dout_16(base_fifo_dout[16]),
	.base_fifo_dout_9(base_fifo_dout[9]),
	.base_fifo_dout_17(base_fifo_dout[17]),
	.base_fifo_dout_10(base_fifo_dout[10]),
	.base_fifo_dout_18(base_fifo_dout[18]),
	.base_fifo_dout_11(base_fifo_dout[11]),
	.base_fifo_dout_19(base_fifo_dout[19]),
	.base_fifo_dout_12(base_fifo_dout[12]),
	.base_fifo_dout_20(base_fifo_dout[20]),
	.base_fifo_dout_13(base_fifo_dout[13]),
	.base_fifo_dout_21(base_fifo_dout[21]),
	.base_fifo_dout_14(base_fifo_dout[14]),
	.base_fifo_dout_22(base_fifo_dout[22]),
	.base_fifo_dout_15(base_fifo_dout[15]),
	.base_fifo_dout_23(base_fifo_dout[23]),
	.state_0(gs_base_inst_state[0]),
	.mult1_un40_sum_m_combout_0_0(\if_generate_plus.mult1_un40_sum_m_combout_0 [2]),
	.mult1_un40_sum_0_sum2(gs_base_inst_un11_gs_c_if_generate_plus_mult1_un40_sum_0_sum2),
	.mult1_un40_sum_1_anc2(gs_base_inst_un11_gs_c_if_generate_plus_mult1_un40_sum_1_anc2),
	.full_3(fifo_base_gs_full_3),
	.full_2(fifo_base_gs_full_2),
	.CO0_0(CO0_0),
	.un19_wr_addr_t_axb0_0_g1(fifo_base_gs_un19_wr_addr_t_axb0_0_g1),
	.empty(fifo_base_in_empty),
	.un2_gs_c_add8_1z(gs_base_inst_un2_gs_c_add8),
	.gs_1_0_0__g0_i_o4(gs_base_inst_gs_1_0_0__g0_i_o4),
	.reset_c(reset_c),
	.clock_c(clock_c)
);
// @14:102
  fifo_8s_32s_6s_3 fifo_base_gs (
	.out_din_0(gs_base_inst_out_din[0]),
	.out_din_1(gs_base_inst_out_din[1]),
	.out_din_2(gs_base_inst_out_din[2]),
	.out_din_3(gs_base_inst_out_din[3]),
	.out_din_4(gs_base_inst_out_din[4]),
	.out_din_5(gs_base_inst_out_din[5]),
	.out_din_6(gs_base_inst_out_din[6]),
	.out_din_7(gs_base_inst_out_din[7]),
	.base_gs_dout_0(base_gs_dout[0]),
	.base_gs_dout_1(base_gs_dout[1]),
	.base_gs_dout_2(base_gs_dout[2]),
	.base_gs_dout_3(base_gs_dout[3]),
	.base_gs_dout_4(base_gs_dout[4]),
	.base_gs_dout_5(base_gs_dout[5]),
	.base_gs_dout_6(base_gs_dout[6]),
	.base_gs_dout_7(base_gs_dout[7]),
	.state_0(gs_base_inst_state[0]),
	.b_rd_en(bg_sub_inst_b_rd_en),
	.full_3_1z(fifo_base_gs_full_3),
	.full_2_1z(fifo_base_gs_full_2),
	.un19_wr_addr_t_axb0_0_g1(fifo_base_gs_un19_wr_addr_t_axb0_0_g1),
	.empty_1z(fifo_base_gs_empty),
	.reset_c(reset_c),
	.clock_c(clock_c)
);
// @14:109
  grayscale_0 gs_img_inst (
	.SUM_0_1_i_o3_0(gs_img_inst_SUM_0_1_i_o3[3]),
	.out_din_7(gs_img_inst_out_din[7]),
	.out_din_6(gs_img_inst_out_din[6]),
	.out_din_5(gs_img_inst_out_din[5]),
	.out_din_4(gs_img_inst_out_din[4]),
	.out_din_3(gs_img_inst_out_din[3]),
	.out_din_2(gs_img_inst_out_din[2]),
	.out_din_1(gs_img_inst_out_din[1]),
	.out_din_0(gs_img_inst_out_din[0]),
	.img_gs_fifo_dout_0(img_gs_fifo_dout[0]),
	.img_gs_fifo_dout_1(img_gs_fifo_dout[1]),
	.img_gs_fifo_dout_2(img_gs_fifo_dout[2]),
	.img_gs_fifo_dout_3(img_gs_fifo_dout[3]),
	.img_gs_fifo_dout_4(img_gs_fifo_dout[4]),
	.img_gs_fifo_dout_5(img_gs_fifo_dout[5]),
	.img_gs_fifo_dout_6(img_gs_fifo_dout[6]),
	.img_gs_fifo_dout_7(img_gs_fifo_dout[7]),
	.img_gs_fifo_dout_8(img_gs_fifo_dout[8]),
	.img_gs_fifo_dout_16(img_gs_fifo_dout[16]),
	.img_gs_fifo_dout_9(img_gs_fifo_dout[9]),
	.img_gs_fifo_dout_17(img_gs_fifo_dout[17]),
	.img_gs_fifo_dout_10(img_gs_fifo_dout[10]),
	.img_gs_fifo_dout_18(img_gs_fifo_dout[18]),
	.img_gs_fifo_dout_11(img_gs_fifo_dout[11]),
	.img_gs_fifo_dout_19(img_gs_fifo_dout[19]),
	.img_gs_fifo_dout_12(img_gs_fifo_dout[12]),
	.img_gs_fifo_dout_20(img_gs_fifo_dout[20]),
	.img_gs_fifo_dout_13(img_gs_fifo_dout[13]),
	.img_gs_fifo_dout_21(img_gs_fifo_dout[21]),
	.img_gs_fifo_dout_14(img_gs_fifo_dout[14]),
	.img_gs_fifo_dout_22(img_gs_fifo_dout[22]),
	.img_gs_fifo_dout_15(img_gs_fifo_dout[15]),
	.img_gs_fifo_dout_23(img_gs_fifo_dout[23]),
	.state_0(gs_img_inst_state[0]),
	.mult1_un40_sum_m_combout_0(\if_generate_plus.mult1_un40_sum_m_combout [2]),
	.mult1_un40_sum_0_sum2_2(gs_img_inst_un11_gs_c_if_generate_plus_mult1_un40_sum_0_sum2_2),
	.mult1_un40_sum_0_c1(gs_img_inst_un11_gs_c_if_generate_plus_mult1_un40_sum_0_c1),
	.full_3(fifo_img_gs_full_3),
	.full_2(fifo_img_gs_full_2),
	.mult1_un40_sum_1_sum2(gs_img_inst_un11_gs_c_if_generate_plus_mult1_un40_sum_1_sum2),
	.un19_wr_addr_t_axb0_0_g1(fifo_img_gs_un19_wr_addr_t_axb0_0_g1),
	.empty(fifo_img_to_gs_empty),
	.in_rd_en_1z(gs_img_inst_in_rd_en),
	.reset_c(reset_c),
	.clock_c(clock_c)
);
// @14:115
  fifo_8s_32s_6s_3_0 fifo_img_gs (
	.out_din_0(gs_img_inst_out_din[0]),
	.out_din_1(gs_img_inst_out_din[1]),
	.out_din_2(gs_img_inst_out_din[2]),
	.out_din_3(gs_img_inst_out_din[3]),
	.out_din_4(gs_img_inst_out_din[4]),
	.out_din_5(gs_img_inst_out_din[5]),
	.out_din_6(gs_img_inst_out_din[6]),
	.out_din_7(gs_img_inst_out_din[7]),
	.img_gs_dout_0(img_gs_dout[0]),
	.img_gs_dout_1(img_gs_dout[1]),
	.img_gs_dout_2(img_gs_dout[2]),
	.img_gs_dout_3(img_gs_dout[3]),
	.img_gs_dout_4(img_gs_dout[4]),
	.img_gs_dout_5(img_gs_dout[5]),
	.img_gs_dout_6(img_gs_dout[6]),
	.img_gs_dout_7(img_gs_dout[7]),
	.state_0(gs_img_inst_state[0]),
	.b_rd_en(bg_sub_inst_b_rd_en),
	.full_3_1z(fifo_img_gs_full_3),
	.full_2_1z(fifo_img_gs_full_2),
	.un19_wr_addr_t_axb0_0_g1(fifo_img_gs_un19_wr_addr_t_axb0_0_g1),
	.empty_1z(fifo_img_gs_empty),
	.reset_c(reset_c),
	.clock_c(clock_c)
);
// @14:125
  background_sub bg_sub_inst (
	.out_din_1_0(bg_sub_inst_out_din_1[0]),
	.wr_addr_1(fifo_mask_wr_addr[1]),
	.wr_addr_0(fifo_mask_wr_addr[0]),
	.wr_addr_3(fifo_mask_wr_addr[3]),
	.wr_addr_2(fifo_mask_wr_addr[2]),
	.wr_addr_4(fifo_mask_wr_addr[4]),
	.wr_addr_5(fifo_mask_wr_addr[5]),
	.rd_addr_1(fifo_mask_rd_addr[1]),
	.rd_addr_0(fifo_mask_rd_addr[0]),
	.rd_addr_3(fifo_mask_rd_addr[3]),
	.rd_addr_2(fifo_mask_rd_addr[2]),
	.rd_addr_4(fifo_mask_rd_addr[4]),
	.rd_addr_5(fifo_mask_rd_addr[5]),
	.base_gs_dout_0(base_gs_dout[0]),
	.base_gs_dout_1(base_gs_dout[1]),
	.base_gs_dout_2(base_gs_dout[2]),
	.base_gs_dout_3(base_gs_dout[3]),
	.base_gs_dout_4(base_gs_dout[4]),
	.base_gs_dout_5(base_gs_dout[5]),
	.base_gs_dout_6(base_gs_dout[6]),
	.base_gs_dout_7(base_gs_dout[7]),
	.img_gs_dout_0(img_gs_dout[0]),
	.img_gs_dout_1(img_gs_dout[1]),
	.img_gs_dout_2(img_gs_dout[2]),
	.img_gs_dout_3(img_gs_dout[3]),
	.img_gs_dout_4(img_gs_dout[4]),
	.img_gs_dout_5(img_gs_dout[5]),
	.img_gs_dout_6(img_gs_dout[6]),
	.img_gs_dout_7(img_gs_dout[7]),
	.state_0(bg_sub_inst_state[0]),
	.out_wr_en_1z(bg_sub_inst_out_wr_en),
	.state_0_0_0__g1_1z(bg_sub_inst_state_0_0_0__g1),
	.empty_0(fifo_img_gs_empty),
	.empty(fifo_base_gs_empty),
	.b_rd_en_1z(bg_sub_inst_b_rd_en),
	.reset_c(reset_c),
	.clock_c(clock_c)
);
// @14:132
  fifo_8s_32s_6s_3_1 fifo_mask (
	.out_din_1_0(bg_sub_inst_out_din_1[0]),
	.mask_dout_0(mask_dout[0]),
	.mask_dout_1(mask_dout[1]),
	.mask_dout_2(mask_dout[2]),
	.mask_dout_3(mask_dout[3]),
	.mask_dout_4(mask_dout[4]),
	.mask_dout_5(mask_dout[5]),
	.mask_dout_6(mask_dout[6]),
	.mask_dout_7(mask_dout[7]),
	.state_0(bg_sub_inst_state[0]),
	.wr_addr_5(fifo_mask_wr_addr[5]),
	.wr_addr_4(fifo_mask_wr_addr[4]),
	.wr_addr_3(fifo_mask_wr_addr[3]),
	.wr_addr_2(fifo_mask_wr_addr[2]),
	.wr_addr_1(fifo_mask_wr_addr[1]),
	.wr_addr_0(fifo_mask_wr_addr[0]),
	.rd_addr_5(fifo_mask_rd_addr[5]),
	.rd_addr_4(fifo_mask_rd_addr[4]),
	.rd_addr_3(fifo_mask_rd_addr[3]),
	.rd_addr_2(fifo_mask_rd_addr[2]),
	.rd_addr_1(fifo_mask_rd_addr[1]),
	.rd_addr_0(fifo_mask_rd_addr[0]),
	.out_wr_en(bg_sub_inst_out_wr_en),
	.state_0_0_0__g1(bg_sub_inst_state_0_0_0__g1),
	.mask_rd_en(highlight_inst_mask_rd_en),
	.empty_1z(fifo_mask_empty),
	.reset_c(reset_c),
	.clock_c(clock_c)
);
// @14:142
  highlight highlight_inst (
	.mask_dout_1(mask_dout[1]),
	.mask_dout_0(mask_dout[0]),
	.mask_dout_6(mask_dout[6]),
	.mask_dout_7(mask_dout[7]),
	.mask_dout_4(mask_dout[4]),
	.mask_dout_5(mask_dout[5]),
	.mask_dout_2(mask_dout[2]),
	.mask_dout_3(mask_dout[3]),
	.out_din_23(highlight_inst_out_din[23]),
	.out_din_22(highlight_inst_out_din[22]),
	.out_din_21(highlight_inst_out_din[21]),
	.out_din_20(highlight_inst_out_din[20]),
	.out_din_19(highlight_inst_out_din[19]),
	.out_din_18(highlight_inst_out_din[18]),
	.out_din_17(highlight_inst_out_din[17]),
	.out_din_16(highlight_inst_out_din[16]),
	.out_din_15(highlight_inst_out_din[15]),
	.out_din_14(highlight_inst_out_din[14]),
	.out_din_13(highlight_inst_out_din[13]),
	.out_din_12(highlight_inst_out_din[12]),
	.out_din_11(highlight_inst_out_din[11]),
	.out_din_10(highlight_inst_out_din[10]),
	.out_din_9(highlight_inst_out_din[9]),
	.out_din_8(highlight_inst_out_din[8]),
	.out_din_7(highlight_inst_out_din[7]),
	.out_din_6(highlight_inst_out_din[6]),
	.out_din_5(highlight_inst_out_din[5]),
	.out_din_4(highlight_inst_out_din[4]),
	.out_din_3(highlight_inst_out_din[3]),
	.out_din_2(highlight_inst_out_din[2]),
	.out_din_1(highlight_inst_out_din[1]),
	.out_din_0(highlight_inst_out_din[0]),
	.img_hl_fifo_dout_23(img_hl_fifo_dout[23]),
	.img_hl_fifo_dout_22(img_hl_fifo_dout[22]),
	.img_hl_fifo_dout_21(img_hl_fifo_dout[21]),
	.img_hl_fifo_dout_20(img_hl_fifo_dout[20]),
	.img_hl_fifo_dout_19(img_hl_fifo_dout[19]),
	.img_hl_fifo_dout_18(img_hl_fifo_dout[18]),
	.img_hl_fifo_dout_17(img_hl_fifo_dout[17]),
	.img_hl_fifo_dout_16(img_hl_fifo_dout[16]),
	.img_hl_fifo_dout_15(img_hl_fifo_dout[15]),
	.img_hl_fifo_dout_14(img_hl_fifo_dout[14]),
	.img_hl_fifo_dout_13(img_hl_fifo_dout[13]),
	.img_hl_fifo_dout_12(img_hl_fifo_dout[12]),
	.img_hl_fifo_dout_11(img_hl_fifo_dout[11]),
	.img_hl_fifo_dout_10(img_hl_fifo_dout[10]),
	.img_hl_fifo_dout_9(img_hl_fifo_dout[9]),
	.img_hl_fifo_dout_8(img_hl_fifo_dout[8]),
	.img_hl_fifo_dout_0(img_hl_fifo_dout[0]),
	.img_hl_fifo_dout_1(img_hl_fifo_dout[1]),
	.img_hl_fifo_dout_2(img_hl_fifo_dout[2]),
	.img_hl_fifo_dout_3(img_hl_fifo_dout[3]),
	.img_hl_fifo_dout_4(img_hl_fifo_dout[4]),
	.img_hl_fifo_dout_5(img_hl_fifo_dout[5]),
	.img_hl_fifo_dout_6(img_hl_fifo_dout[6]),
	.img_hl_fifo_dout_7(img_hl_fifo_dout[7]),
	.state_0(highlight_inst_state[0]),
	.full(fifo_out_full),
	.empty_0(fifo_mask_empty),
	.empty(fifo_img_to_hl_empty),
	.un8_wr_addr_t_axb0_0_g1(fifo_out_un8_wr_addr_t_axb0_0_g1),
	.mask_rd_en_1z(highlight_inst_mask_rd_en),
	.reset_c(reset_c),
	.clock_c(clock_c)
);
// @14:149
  fifo_24s_32s_6s_2 fifo_out (
	.out_din_0(highlight_inst_out_din[0]),
	.out_din_1(highlight_inst_out_din[1]),
	.out_din_2(highlight_inst_out_din[2]),
	.out_din_3(highlight_inst_out_din[3]),
	.out_din_4(highlight_inst_out_din[4]),
	.out_din_5(highlight_inst_out_din[5]),
	.out_din_6(highlight_inst_out_din[6]),
	.out_din_7(highlight_inst_out_din[7]),
	.out_din_8(highlight_inst_out_din[8]),
	.out_din_9(highlight_inst_out_din[9]),
	.out_din_10(highlight_inst_out_din[10]),
	.out_din_11(highlight_inst_out_din[11]),
	.out_din_12(highlight_inst_out_din[12]),
	.out_din_13(highlight_inst_out_din[13]),
	.out_din_14(highlight_inst_out_din[14]),
	.out_din_15(highlight_inst_out_din[15]),
	.out_din_16(highlight_inst_out_din[16]),
	.out_din_17(highlight_inst_out_din[17]),
	.out_din_18(highlight_inst_out_din[18]),
	.out_din_19(highlight_inst_out_din[19]),
	.out_din_20(highlight_inst_out_din[20]),
	.out_din_21(highlight_inst_out_din[21]),
	.out_din_22(highlight_inst_out_din[22]),
	.out_din_23(highlight_inst_out_din[23]),
	.out_dout_c_0(out_dout_c[0]),
	.out_dout_c_1(out_dout_c[1]),
	.out_dout_c_2(out_dout_c[2]),
	.out_dout_c_3(out_dout_c[3]),
	.out_dout_c_4(out_dout_c[4]),
	.out_dout_c_5(out_dout_c[5]),
	.out_dout_c_6(out_dout_c[6]),
	.out_dout_c_7(out_dout_c[7]),
	.out_dout_c_8(out_dout_c[8]),
	.out_dout_c_9(out_dout_c[9]),
	.out_dout_c_10(out_dout_c[10]),
	.out_dout_c_11(out_dout_c[11]),
	.out_dout_c_12(out_dout_c[12]),
	.out_dout_c_13(out_dout_c[13]),
	.out_dout_c_14(out_dout_c[14]),
	.out_dout_c_15(out_dout_c[15]),
	.out_dout_c_16(out_dout_c[16]),
	.out_dout_c_17(out_dout_c[17]),
	.out_dout_c_18(out_dout_c[18]),
	.out_dout_c_19(out_dout_c[19]),
	.out_dout_c_20(out_dout_c[20]),
	.out_dout_c_21(out_dout_c[21]),
	.out_dout_c_22(out_dout_c[22]),
	.out_dout_c_23(out_dout_c[23]),
	.state_0(highlight_inst_state[0]),
	.out_rd_en_c(out_rd_en_c),
	.full_1z(fifo_out_full),
	.un8_wr_addr_t_axb0_0_g1(fifo_out_un8_wr_addr_t_axb0_0_g1),
	.empty_RNIOEV9_1z(empty_RNIOEV9),
	.reset_c(reset_c),
	.clock_c(clock_c)
);
endmodule /* motion_detect_top */

