{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version " "Info: Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 20 15:54:50 2010 " "Info: Processing started: Tue Jul 20 15:54:50 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Rabbit_2_FPGA_2_DDS -c Rabbit_2_FPGA_2_DDS --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Rabbit_2_FPGA_2_DDS -c Rabbit_2_FPGA_2_DDS --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "ten_MHz_ext " "Info: Assuming node \"ten_MHz_ext\" is an undefined clock" {  } { { "Rabbit_2_FPGA_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/Rabbit_2_FPGA_2_DDS.v" 4 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "ten_MHz_ext" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "SCLK_PE_3 " "Info: Assuming node \"SCLK_PE_3\" is an undefined clock" {  } { { "Rabbit_2_FPGA_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/Rabbit_2_FPGA_2_DDS.v" 5 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCLK_PE_3" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "ten_MHz_ext register out_2_DDS:outing_2_DDS\|init_key_flag register out_2_DDS:outing_2_DDS\|T\[31\] 106.38 MHz 9.4 ns Internal " "Info: Clock \"ten_MHz_ext\" has Internal fmax of 106.38 MHz between source register \"out_2_DDS:outing_2_DDS\|init_key_flag\" and destination register \"out_2_DDS:outing_2_DDS\|T\[31\]\" (period= 9.4 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.483 ns + Longest register register " "Info: + Longest register to register delay is 4.483 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns out_2_DDS:outing_2_DDS\|init_key_flag 1 REG LCFF_X47_Y15_N17 42 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X47_Y15_N17; Fanout = 42; REG Node = 'out_2_DDS:outing_2_DDS\|init_key_flag'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_2_DDS:outing_2_DDS|init_key_flag } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/out_2_DDS.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.438 ns) 0.792 ns out_2_DDS:outing_2_DDS\|always1~0 2 COMB LCCOMB_X47_Y15_N30 2 " "Info: 2: + IC(0.354 ns) + CELL(0.438 ns) = 0.792 ns; Loc. = LCCOMB_X47_Y15_N30; Fanout = 2; COMB Node = 'out_2_DDS:outing_2_DDS\|always1~0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.792 ns" { out_2_DDS:outing_2_DDS|init_key_flag out_2_DDS:outing_2_DDS|always1~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.402 ns) + CELL(0.414 ns) 1.608 ns out_2_DDS:outing_2_DDS\|T\[0\]~1000 3 COMB LCCOMB_X48_Y15_N0 2 " "Info: 3: + IC(0.402 ns) + CELL(0.414 ns) = 1.608 ns; Loc. = LCCOMB_X48_Y15_N0; Fanout = 2; COMB Node = 'out_2_DDS:outing_2_DDS\|T\[0\]~1000'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.816 ns" { out_2_DDS:outing_2_DDS|always1~0 out_2_DDS:outing_2_DDS|T[0]~1000 } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/out_2_DDS.v" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.679 ns out_2_DDS:outing_2_DDS\|T\[1\]~1001 4 COMB LCCOMB_X48_Y15_N2 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.679 ns; Loc. = LCCOMB_X48_Y15_N2; Fanout = 2; COMB Node = 'out_2_DDS:outing_2_DDS\|T\[1\]~1001'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { out_2_DDS:outing_2_DDS|T[0]~1000 out_2_DDS:outing_2_DDS|T[1]~1001 } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/out_2_DDS.v" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.750 ns out_2_DDS:outing_2_DDS\|T\[2\]~1002 5 COMB LCCOMB_X48_Y15_N4 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.750 ns; Loc. = LCCOMB_X48_Y15_N4; Fanout = 2; COMB Node = 'out_2_DDS:outing_2_DDS\|T\[2\]~1002'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { out_2_DDS:outing_2_DDS|T[1]~1001 out_2_DDS:outing_2_DDS|T[2]~1002 } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/out_2_DDS.v" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.821 ns out_2_DDS:outing_2_DDS\|T\[3\]~1003 6 COMB LCCOMB_X48_Y15_N6 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.821 ns; Loc. = LCCOMB_X48_Y15_N6; Fanout = 2; COMB Node = 'out_2_DDS:outing_2_DDS\|T\[3\]~1003'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { out_2_DDS:outing_2_DDS|T[2]~1002 out_2_DDS:outing_2_DDS|T[3]~1003 } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/out_2_DDS.v" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.892 ns out_2_DDS:outing_2_DDS\|T\[4\]~1004 7 COMB LCCOMB_X48_Y15_N8 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.892 ns; Loc. = LCCOMB_X48_Y15_N8; Fanout = 2; COMB Node = 'out_2_DDS:outing_2_DDS\|T\[4\]~1004'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { out_2_DDS:outing_2_DDS|T[3]~1003 out_2_DDS:outing_2_DDS|T[4]~1004 } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/out_2_DDS.v" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.963 ns out_2_DDS:outing_2_DDS\|T\[5\]~1005 8 COMB LCCOMB_X48_Y15_N10 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.963 ns; Loc. = LCCOMB_X48_Y15_N10; Fanout = 2; COMB Node = 'out_2_DDS:outing_2_DDS\|T\[5\]~1005'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { out_2_DDS:outing_2_DDS|T[4]~1004 out_2_DDS:outing_2_DDS|T[5]~1005 } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/out_2_DDS.v" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.034 ns out_2_DDS:outing_2_DDS\|T\[6\]~1006 9 COMB LCCOMB_X48_Y15_N12 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 2.034 ns; Loc. = LCCOMB_X48_Y15_N12; Fanout = 2; COMB Node = 'out_2_DDS:outing_2_DDS\|T\[6\]~1006'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { out_2_DDS:outing_2_DDS|T[5]~1005 out_2_DDS:outing_2_DDS|T[6]~1006 } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/out_2_DDS.v" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 2.193 ns out_2_DDS:outing_2_DDS\|T\[7\]~1007 10 COMB LCCOMB_X48_Y15_N14 2 " "Info: 10: + IC(0.000 ns) + CELL(0.159 ns) = 2.193 ns; Loc. = LCCOMB_X48_Y15_N14; Fanout = 2; COMB Node = 'out_2_DDS:outing_2_DDS\|T\[7\]~1007'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { out_2_DDS:outing_2_DDS|T[6]~1006 out_2_DDS:outing_2_DDS|T[7]~1007 } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/out_2_DDS.v" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.264 ns out_2_DDS:outing_2_DDS\|T\[8\]~1008 11 COMB LCCOMB_X48_Y15_N16 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 2.264 ns; Loc. = LCCOMB_X48_Y15_N16; Fanout = 2; COMB Node = 'out_2_DDS:outing_2_DDS\|T\[8\]~1008'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { out_2_DDS:outing_2_DDS|T[7]~1007 out_2_DDS:outing_2_DDS|T[8]~1008 } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/out_2_DDS.v" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.335 ns out_2_DDS:outing_2_DDS\|T\[9\]~1009 12 COMB LCCOMB_X48_Y15_N18 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 2.335 ns; Loc. = LCCOMB_X48_Y15_N18; Fanout = 2; COMB Node = 'out_2_DDS:outing_2_DDS\|T\[9\]~1009'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { out_2_DDS:outing_2_DDS|T[8]~1008 out_2_DDS:outing_2_DDS|T[9]~1009 } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/out_2_DDS.v" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.406 ns out_2_DDS:outing_2_DDS\|T\[10\]~1010 13 COMB LCCOMB_X48_Y15_N20 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 2.406 ns; Loc. = LCCOMB_X48_Y15_N20; Fanout = 2; COMB Node = 'out_2_DDS:outing_2_DDS\|T\[10\]~1010'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { out_2_DDS:outing_2_DDS|T[9]~1009 out_2_DDS:outing_2_DDS|T[10]~1010 } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/out_2_DDS.v" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.477 ns out_2_DDS:outing_2_DDS\|T\[11\]~1011 14 COMB LCCOMB_X48_Y15_N22 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 2.477 ns; Loc. = LCCOMB_X48_Y15_N22; Fanout = 2; COMB Node = 'out_2_DDS:outing_2_DDS\|T\[11\]~1011'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { out_2_DDS:outing_2_DDS|T[10]~1010 out_2_DDS:outing_2_DDS|T[11]~1011 } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/out_2_DDS.v" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.548 ns out_2_DDS:outing_2_DDS\|T\[12\]~1012 15 COMB LCCOMB_X48_Y15_N24 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 2.548 ns; Loc. = LCCOMB_X48_Y15_N24; Fanout = 2; COMB Node = 'out_2_DDS:outing_2_DDS\|T\[12\]~1012'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { out_2_DDS:outing_2_DDS|T[11]~1011 out_2_DDS:outing_2_DDS|T[12]~1012 } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/out_2_DDS.v" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.619 ns out_2_DDS:outing_2_DDS\|T\[13\]~1013 16 COMB LCCOMB_X48_Y15_N26 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 2.619 ns; Loc. = LCCOMB_X48_Y15_N26; Fanout = 2; COMB Node = 'out_2_DDS:outing_2_DDS\|T\[13\]~1013'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { out_2_DDS:outing_2_DDS|T[12]~1012 out_2_DDS:outing_2_DDS|T[13]~1013 } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/out_2_DDS.v" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.690 ns out_2_DDS:outing_2_DDS\|T\[14\]~1014 17 COMB LCCOMB_X48_Y15_N28 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 2.690 ns; Loc. = LCCOMB_X48_Y15_N28; Fanout = 2; COMB Node = 'out_2_DDS:outing_2_DDS\|T\[14\]~1014'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { out_2_DDS:outing_2_DDS|T[13]~1013 out_2_DDS:outing_2_DDS|T[14]~1014 } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/out_2_DDS.v" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 2.836 ns out_2_DDS:outing_2_DDS\|T\[15\]~1015 18 COMB LCCOMB_X48_Y15_N30 2 " "Info: 18: + IC(0.000 ns) + CELL(0.146 ns) = 2.836 ns; Loc. = LCCOMB_X48_Y15_N30; Fanout = 2; COMB Node = 'out_2_DDS:outing_2_DDS\|T\[15\]~1015'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { out_2_DDS:outing_2_DDS|T[14]~1014 out_2_DDS:outing_2_DDS|T[15]~1015 } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/out_2_DDS.v" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.907 ns out_2_DDS:outing_2_DDS\|T\[16\]~1016 19 COMB LCCOMB_X48_Y14_N0 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.907 ns; Loc. = LCCOMB_X48_Y14_N0; Fanout = 2; COMB Node = 'out_2_DDS:outing_2_DDS\|T\[16\]~1016'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { out_2_DDS:outing_2_DDS|T[15]~1015 out_2_DDS:outing_2_DDS|T[16]~1016 } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/out_2_DDS.v" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.978 ns out_2_DDS:outing_2_DDS\|T\[17\]~1017 20 COMB LCCOMB_X48_Y14_N2 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.978 ns; Loc. = LCCOMB_X48_Y14_N2; Fanout = 2; COMB Node = 'out_2_DDS:outing_2_DDS\|T\[17\]~1017'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { out_2_DDS:outing_2_DDS|T[16]~1016 out_2_DDS:outing_2_DDS|T[17]~1017 } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/out_2_DDS.v" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.049 ns out_2_DDS:outing_2_DDS\|T\[18\]~1018 21 COMB LCCOMB_X48_Y14_N4 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 3.049 ns; Loc. = LCCOMB_X48_Y14_N4; Fanout = 2; COMB Node = 'out_2_DDS:outing_2_DDS\|T\[18\]~1018'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { out_2_DDS:outing_2_DDS|T[17]~1017 out_2_DDS:outing_2_DDS|T[18]~1018 } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/out_2_DDS.v" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.120 ns out_2_DDS:outing_2_DDS\|T\[19\]~1019 22 COMB LCCOMB_X48_Y14_N6 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 3.120 ns; Loc. = LCCOMB_X48_Y14_N6; Fanout = 2; COMB Node = 'out_2_DDS:outing_2_DDS\|T\[19\]~1019'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { out_2_DDS:outing_2_DDS|T[18]~1018 out_2_DDS:outing_2_DDS|T[19]~1019 } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/out_2_DDS.v" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.191 ns out_2_DDS:outing_2_DDS\|T\[20\]~1020 23 COMB LCCOMB_X48_Y14_N8 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 3.191 ns; Loc. = LCCOMB_X48_Y14_N8; Fanout = 2; COMB Node = 'out_2_DDS:outing_2_DDS\|T\[20\]~1020'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { out_2_DDS:outing_2_DDS|T[19]~1019 out_2_DDS:outing_2_DDS|T[20]~1020 } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/out_2_DDS.v" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.262 ns out_2_DDS:outing_2_DDS\|T\[21\]~1021 24 COMB LCCOMB_X48_Y14_N10 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 3.262 ns; Loc. = LCCOMB_X48_Y14_N10; Fanout = 2; COMB Node = 'out_2_DDS:outing_2_DDS\|T\[21\]~1021'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { out_2_DDS:outing_2_DDS|T[20]~1020 out_2_DDS:outing_2_DDS|T[21]~1021 } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/out_2_DDS.v" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.333 ns out_2_DDS:outing_2_DDS\|T\[22\]~1022 25 COMB LCCOMB_X48_Y14_N12 2 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 3.333 ns; Loc. = LCCOMB_X48_Y14_N12; Fanout = 2; COMB Node = 'out_2_DDS:outing_2_DDS\|T\[22\]~1022'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { out_2_DDS:outing_2_DDS|T[21]~1021 out_2_DDS:outing_2_DDS|T[22]~1022 } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/out_2_DDS.v" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 3.492 ns out_2_DDS:outing_2_DDS\|T\[23\]~1028 26 COMB LCCOMB_X48_Y14_N14 2 " "Info: 26: + IC(0.000 ns) + CELL(0.159 ns) = 3.492 ns; Loc. = LCCOMB_X48_Y14_N14; Fanout = 2; COMB Node = 'out_2_DDS:outing_2_DDS\|T\[23\]~1028'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { out_2_DDS:outing_2_DDS|T[22]~1022 out_2_DDS:outing_2_DDS|T[23]~1028 } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/out_2_DDS.v" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.563 ns out_2_DDS:outing_2_DDS\|T\[24\]~1029 27 COMB LCCOMB_X48_Y14_N16 2 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 3.563 ns; Loc. = LCCOMB_X48_Y14_N16; Fanout = 2; COMB Node = 'out_2_DDS:outing_2_DDS\|T\[24\]~1029'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { out_2_DDS:outing_2_DDS|T[23]~1028 out_2_DDS:outing_2_DDS|T[24]~1029 } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/out_2_DDS.v" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.634 ns out_2_DDS:outing_2_DDS\|T\[25\]~1030 28 COMB LCCOMB_X48_Y14_N18 2 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 3.634 ns; Loc. = LCCOMB_X48_Y14_N18; Fanout = 2; COMB Node = 'out_2_DDS:outing_2_DDS\|T\[25\]~1030'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { out_2_DDS:outing_2_DDS|T[24]~1029 out_2_DDS:outing_2_DDS|T[25]~1030 } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/out_2_DDS.v" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.705 ns out_2_DDS:outing_2_DDS\|T\[26\]~1031 29 COMB LCCOMB_X48_Y14_N20 2 " "Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 3.705 ns; Loc. = LCCOMB_X48_Y14_N20; Fanout = 2; COMB Node = 'out_2_DDS:outing_2_DDS\|T\[26\]~1031'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { out_2_DDS:outing_2_DDS|T[25]~1030 out_2_DDS:outing_2_DDS|T[26]~1031 } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/out_2_DDS.v" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.776 ns out_2_DDS:outing_2_DDS\|T\[27\]~1032 30 COMB LCCOMB_X48_Y14_N22 2 " "Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 3.776 ns; Loc. = LCCOMB_X48_Y14_N22; Fanout = 2; COMB Node = 'out_2_DDS:outing_2_DDS\|T\[27\]~1032'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { out_2_DDS:outing_2_DDS|T[26]~1031 out_2_DDS:outing_2_DDS|T[27]~1032 } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/out_2_DDS.v" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.847 ns out_2_DDS:outing_2_DDS\|T\[28\]~1033 31 COMB LCCOMB_X48_Y14_N24 2 " "Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 3.847 ns; Loc. = LCCOMB_X48_Y14_N24; Fanout = 2; COMB Node = 'out_2_DDS:outing_2_DDS\|T\[28\]~1033'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { out_2_DDS:outing_2_DDS|T[27]~1032 out_2_DDS:outing_2_DDS|T[28]~1033 } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/out_2_DDS.v" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.918 ns out_2_DDS:outing_2_DDS\|T\[29\]~1034 32 COMB LCCOMB_X48_Y14_N26 2 " "Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 3.918 ns; Loc. = LCCOMB_X48_Y14_N26; Fanout = 2; COMB Node = 'out_2_DDS:outing_2_DDS\|T\[29\]~1034'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { out_2_DDS:outing_2_DDS|T[28]~1033 out_2_DDS:outing_2_DDS|T[29]~1034 } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/out_2_DDS.v" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.989 ns out_2_DDS:outing_2_DDS\|T\[30\]~1035 33 COMB LCCOMB_X48_Y14_N28 1 " "Info: 33: + IC(0.000 ns) + CELL(0.071 ns) = 3.989 ns; Loc. = LCCOMB_X48_Y14_N28; Fanout = 1; COMB Node = 'out_2_DDS:outing_2_DDS\|T\[30\]~1035'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { out_2_DDS:outing_2_DDS|T[29]~1034 out_2_DDS:outing_2_DDS|T[30]~1035 } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/out_2_DDS.v" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 4.399 ns out_2_DDS:outing_2_DDS\|T\[31\]~419 34 COMB LCCOMB_X48_Y14_N30 1 " "Info: 34: + IC(0.000 ns) + CELL(0.410 ns) = 4.399 ns; Loc. = LCCOMB_X48_Y14_N30; Fanout = 1; COMB Node = 'out_2_DDS:outing_2_DDS\|T\[31\]~419'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { out_2_DDS:outing_2_DDS|T[30]~1035 out_2_DDS:outing_2_DDS|T[31]~419 } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/out_2_DDS.v" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 4.483 ns out_2_DDS:outing_2_DDS\|T\[31\] 35 REG LCFF_X48_Y14_N31 4 " "Info: 35: + IC(0.000 ns) + CELL(0.084 ns) = 4.483 ns; Loc. = LCFF_X48_Y14_N31; Fanout = 4; REG Node = 'out_2_DDS:outing_2_DDS\|T\[31\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { out_2_DDS:outing_2_DDS|T[31]~419 out_2_DDS:outing_2_DDS|T[31] } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/out_2_DDS.v" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.727 ns ( 83.14 % ) " "Info: Total cell delay = 3.727 ns ( 83.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.756 ns ( 16.86 % ) " "Info: Total interconnect delay = 0.756 ns ( 16.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.483 ns" { out_2_DDS:outing_2_DDS|init_key_flag out_2_DDS:outing_2_DDS|always1~0 out_2_DDS:outing_2_DDS|T[0]~1000 out_2_DDS:outing_2_DDS|T[1]~1001 out_2_DDS:outing_2_DDS|T[2]~1002 out_2_DDS:outing_2_DDS|T[3]~1003 out_2_DDS:outing_2_DDS|T[4]~1004 out_2_DDS:outing_2_DDS|T[5]~1005 out_2_DDS:outing_2_DDS|T[6]~1006 out_2_DDS:outing_2_DDS|T[7]~1007 out_2_DDS:outing_2_DDS|T[8]~1008 out_2_DDS:outing_2_DDS|T[9]~1009 out_2_DDS:outing_2_DDS|T[10]~1010 out_2_DDS:outing_2_DDS|T[11]~1011 out_2_DDS:outing_2_DDS|T[12]~1012 out_2_DDS:outing_2_DDS|T[13]~1013 out_2_DDS:outing_2_DDS|T[14]~1014 out_2_DDS:outing_2_DDS|T[15]~1015 out_2_DDS:outing_2_DDS|T[16]~1016 out_2_DDS:outing_2_DDS|T[17]~1017 out_2_DDS:outing_2_DDS|T[18]~1018 out_2_DDS:outing_2_DDS|T[19]~1019 out_2_DDS:outing_2_DDS|T[20]~1020 out_2_DDS:outing_2_DDS|T[21]~1021 out_2_DDS:outing_2_DDS|T[22]~1022 out_2_DDS:outing_2_DDS|T[23]~1028 out_2_DDS:outing_2_DDS|T[24]~1029 out_2_DDS:outing_2_DDS|T[25]~1030 out_2_DDS:outing_2_DDS|T[26]~1031 out_2_DDS:outing_2_DDS|T[27]~1032 out_2_DDS:outing_2_DDS|T[28]~1033 out_2_DDS:outing_2_DDS|T[29]~1034 out_2_DDS:outing_2_DDS|T[30]~1035 out_2_DDS:outing_2_DDS|T[31]~419 out_2_DDS:outing_2_DDS|T[31] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.483 ns" { out_2_DDS:outing_2_DDS|init_key_flag out_2_DDS:outing_2_DDS|always1~0 out_2_DDS:outing_2_DDS|T[0]~1000 out_2_DDS:outing_2_DDS|T[1]~1001 out_2_DDS:outing_2_DDS|T[2]~1002 out_2_DDS:outing_2_DDS|T[3]~1003 out_2_DDS:outing_2_DDS|T[4]~1004 out_2_DDS:outing_2_DDS|T[5]~1005 out_2_DDS:outing_2_DDS|T[6]~1006 out_2_DDS:outing_2_DDS|T[7]~1007 out_2_DDS:outing_2_DDS|T[8]~1008 out_2_DDS:outing_2_DDS|T[9]~1009 out_2_DDS:outing_2_DDS|T[10]~1010 out_2_DDS:outing_2_DDS|T[11]~1011 out_2_DDS:outing_2_DDS|T[12]~1012 out_2_DDS:outing_2_DDS|T[13]~1013 out_2_DDS:outing_2_DDS|T[14]~1014 out_2_DDS:outing_2_DDS|T[15]~1015 out_2_DDS:outing_2_DDS|T[16]~1016 out_2_DDS:outing_2_DDS|T[17]~1017 out_2_DDS:outing_2_DDS|T[18]~1018 out_2_DDS:outing_2_DDS|T[19]~1019 out_2_DDS:outing_2_DDS|T[20]~1020 out_2_DDS:outing_2_DDS|T[21]~1021 out_2_DDS:outing_2_DDS|T[22]~1022 out_2_DDS:outing_2_DDS|T[23]~1028 out_2_DDS:outing_2_DDS|T[24]~1029 out_2_DDS:outing_2_DDS|T[25]~1030 out_2_DDS:outing_2_DDS|T[26]~1031 out_2_DDS:outing_2_DDS|T[27]~1032 out_2_DDS:outing_2_DDS|T[28]~1033 out_2_DDS:outing_2_DDS|T[29]~1034 out_2_DDS:outing_2_DDS|T[30]~1035 out_2_DDS:outing_2_DDS|T[31]~419 out_2_DDS:outing_2_DDS|T[31] } { 0.000ns 0.354ns 0.402ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.438ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.003 ns - Smallest " "Info: - Smallest clock skew is -0.003 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ten_MHz_ext destination 2.640 ns + Shortest register " "Info: + Shortest clock path from clock \"ten_MHz_ext\" to destination register is 2.640 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns ten_MHz_ext 1 CLK PIN_D13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 1; CLK Node = 'ten_MHz_ext'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ten_MHz_ext } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/Rabbit_2_FPGA_2_DDS.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.092 ns ten_MHz_ext~clkctrl 2 COMB CLKCTRL_G11 114 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G11; Fanout = 114; COMB Node = 'ten_MHz_ext~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { ten_MHz_ext ten_MHz_ext~clkctrl } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/Rabbit_2_FPGA_2_DDS.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.011 ns) + CELL(0.537 ns) 2.640 ns out_2_DDS:outing_2_DDS\|T\[31\] 3 REG LCFF_X48_Y14_N31 4 " "Info: 3: + IC(1.011 ns) + CELL(0.537 ns) = 2.640 ns; Loc. = LCFF_X48_Y14_N31; Fanout = 4; REG Node = 'out_2_DDS:outing_2_DDS\|T\[31\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.548 ns" { ten_MHz_ext~clkctrl out_2_DDS:outing_2_DDS|T[31] } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/out_2_DDS.v" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 57.42 % ) " "Info: Total cell delay = 1.516 ns ( 57.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.124 ns ( 42.58 % ) " "Info: Total interconnect delay = 1.124 ns ( 42.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.640 ns" { ten_MHz_ext ten_MHz_ext~clkctrl out_2_DDS:outing_2_DDS|T[31] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.640 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl out_2_DDS:outing_2_DDS|T[31] } { 0.000ns 0.000ns 0.113ns 1.011ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ten_MHz_ext source 2.643 ns - Longest register " "Info: - Longest clock path from clock \"ten_MHz_ext\" to source register is 2.643 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns ten_MHz_ext 1 CLK PIN_D13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 1; CLK Node = 'ten_MHz_ext'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ten_MHz_ext } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/Rabbit_2_FPGA_2_DDS.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.092 ns ten_MHz_ext~clkctrl 2 COMB CLKCTRL_G11 114 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G11; Fanout = 114; COMB Node = 'ten_MHz_ext~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { ten_MHz_ext ten_MHz_ext~clkctrl } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/Rabbit_2_FPGA_2_DDS.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.014 ns) + CELL(0.537 ns) 2.643 ns out_2_DDS:outing_2_DDS\|init_key_flag 3 REG LCFF_X47_Y15_N17 42 " "Info: 3: + IC(1.014 ns) + CELL(0.537 ns) = 2.643 ns; Loc. = LCFF_X47_Y15_N17; Fanout = 42; REG Node = 'out_2_DDS:outing_2_DDS\|init_key_flag'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.551 ns" { ten_MHz_ext~clkctrl out_2_DDS:outing_2_DDS|init_key_flag } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/out_2_DDS.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 57.36 % ) " "Info: Total cell delay = 1.516 ns ( 57.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.127 ns ( 42.64 % ) " "Info: Total interconnect delay = 1.127 ns ( 42.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.643 ns" { ten_MHz_ext ten_MHz_ext~clkctrl out_2_DDS:outing_2_DDS|init_key_flag } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.643 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl out_2_DDS:outing_2_DDS|init_key_flag } { 0.000ns 0.000ns 0.113ns 1.014ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.640 ns" { ten_MHz_ext ten_MHz_ext~clkctrl out_2_DDS:outing_2_DDS|T[31] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.640 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl out_2_DDS:outing_2_DDS|T[31] } { 0.000ns 0.000ns 0.113ns 1.011ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.643 ns" { ten_MHz_ext ten_MHz_ext~clkctrl out_2_DDS:outing_2_DDS|init_key_flag } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.643 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl out_2_DDS:outing_2_DDS|init_key_flag } { 0.000ns 0.000ns 0.113ns 1.014ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/out_2_DDS.v" 28 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/out_2_DDS.v" 79 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/out_2_DDS.v" 28 -1 0 } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/out_2_DDS.v" 79 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.483 ns" { out_2_DDS:outing_2_DDS|init_key_flag out_2_DDS:outing_2_DDS|always1~0 out_2_DDS:outing_2_DDS|T[0]~1000 out_2_DDS:outing_2_DDS|T[1]~1001 out_2_DDS:outing_2_DDS|T[2]~1002 out_2_DDS:outing_2_DDS|T[3]~1003 out_2_DDS:outing_2_DDS|T[4]~1004 out_2_DDS:outing_2_DDS|T[5]~1005 out_2_DDS:outing_2_DDS|T[6]~1006 out_2_DDS:outing_2_DDS|T[7]~1007 out_2_DDS:outing_2_DDS|T[8]~1008 out_2_DDS:outing_2_DDS|T[9]~1009 out_2_DDS:outing_2_DDS|T[10]~1010 out_2_DDS:outing_2_DDS|T[11]~1011 out_2_DDS:outing_2_DDS|T[12]~1012 out_2_DDS:outing_2_DDS|T[13]~1013 out_2_DDS:outing_2_DDS|T[14]~1014 out_2_DDS:outing_2_DDS|T[15]~1015 out_2_DDS:outing_2_DDS|T[16]~1016 out_2_DDS:outing_2_DDS|T[17]~1017 out_2_DDS:outing_2_DDS|T[18]~1018 out_2_DDS:outing_2_DDS|T[19]~1019 out_2_DDS:outing_2_DDS|T[20]~1020 out_2_DDS:outing_2_DDS|T[21]~1021 out_2_DDS:outing_2_DDS|T[22]~1022 out_2_DDS:outing_2_DDS|T[23]~1028 out_2_DDS:outing_2_DDS|T[24]~1029 out_2_DDS:outing_2_DDS|T[25]~1030 out_2_DDS:outing_2_DDS|T[26]~1031 out_2_DDS:outing_2_DDS|T[27]~1032 out_2_DDS:outing_2_DDS|T[28]~1033 out_2_DDS:outing_2_DDS|T[29]~1034 out_2_DDS:outing_2_DDS|T[30]~1035 out_2_DDS:outing_2_DDS|T[31]~419 out_2_DDS:outing_2_DDS|T[31] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.483 ns" { out_2_DDS:outing_2_DDS|init_key_flag out_2_DDS:outing_2_DDS|always1~0 out_2_DDS:outing_2_DDS|T[0]~1000 out_2_DDS:outing_2_DDS|T[1]~1001 out_2_DDS:outing_2_DDS|T[2]~1002 out_2_DDS:outing_2_DDS|T[3]~1003 out_2_DDS:outing_2_DDS|T[4]~1004 out_2_DDS:outing_2_DDS|T[5]~1005 out_2_DDS:outing_2_DDS|T[6]~1006 out_2_DDS:outing_2_DDS|T[7]~1007 out_2_DDS:outing_2_DDS|T[8]~1008 out_2_DDS:outing_2_DDS|T[9]~1009 out_2_DDS:outing_2_DDS|T[10]~1010 out_2_DDS:outing_2_DDS|T[11]~1011 out_2_DDS:outing_2_DDS|T[12]~1012 out_2_DDS:outing_2_DDS|T[13]~1013 out_2_DDS:outing_2_DDS|T[14]~1014 out_2_DDS:outing_2_DDS|T[15]~1015 out_2_DDS:outing_2_DDS|T[16]~1016 out_2_DDS:outing_2_DDS|T[17]~1017 out_2_DDS:outing_2_DDS|T[18]~1018 out_2_DDS:outing_2_DDS|T[19]~1019 out_2_DDS:outing_2_DDS|T[20]~1020 out_2_DDS:outing_2_DDS|T[21]~1021 out_2_DDS:outing_2_DDS|T[22]~1022 out_2_DDS:outing_2_DDS|T[23]~1028 out_2_DDS:outing_2_DDS|T[24]~1029 out_2_DDS:outing_2_DDS|T[25]~1030 out_2_DDS:outing_2_DDS|T[26]~1031 out_2_DDS:outing_2_DDS|T[27]~1032 out_2_DDS:outing_2_DDS|T[28]~1033 out_2_DDS:outing_2_DDS|T[29]~1034 out_2_DDS:outing_2_DDS|T[30]~1035 out_2_DDS:outing_2_DDS|T[31]~419 out_2_DDS:outing_2_DDS|T[31] } { 0.000ns 0.354ns 0.402ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.438ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.640 ns" { ten_MHz_ext ten_MHz_ext~clkctrl out_2_DDS:outing_2_DDS|T[31] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.640 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl out_2_DDS:outing_2_DDS|T[31] } { 0.000ns 0.000ns 0.113ns 1.011ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.643 ns" { ten_MHz_ext ten_MHz_ext~clkctrl out_2_DDS:outing_2_DDS|init_key_flag } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.643 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl out_2_DDS:outing_2_DDS|init_key_flag } { 0.000ns 0.000ns 0.113ns 1.014ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SCLK_PE_3 register reader:reading\|M\[26\] register reader:reading\|temp_184\[151\] 165.51 MHz 6.042 ns Internal " "Info: Clock \"SCLK_PE_3\" has Internal fmax of 165.51 MHz between source register \"reader:reading\|M\[26\]\" and destination register \"reader:reading\|temp_184\[151\]\" (period= 6.042 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.858 ns + Longest register register " "Info: + Longest register to register delay is 5.858 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reader:reading\|M\[26\] 1 REG LCFF_X41_Y16_N21 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X41_Y16_N21; Fanout = 3; REG Node = 'reader:reading\|M\[26\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader:reading|M[26] } "NODE_NAME" } } { "reader.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/reader.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.204 ns) + CELL(0.398 ns) 1.602 ns reader:reading\|LessThan0~519 2 COMB LCCOMB_X42_Y16_N4 1 " "Info: 2: + IC(1.204 ns) + CELL(0.398 ns) = 1.602 ns; Loc. = LCCOMB_X42_Y16_N4; Fanout = 1; COMB Node = 'reader:reading\|LessThan0~519'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.602 ns" { reader:reading|M[26] reader:reading|LessThan0~519 } "NODE_NAME" } } { "reader.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/reader.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.275 ns) 2.131 ns reader:reading\|LessThan0~520 3 COMB LCCOMB_X42_Y16_N24 2 " "Info: 3: + IC(0.254 ns) + CELL(0.275 ns) = 2.131 ns; Loc. = LCCOMB_X42_Y16_N24; Fanout = 2; COMB Node = 'reader:reading\|LessThan0~520'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.529 ns" { reader:reading|LessThan0~519 reader:reading|LessThan0~520 } "NODE_NAME" } } { "reader.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/reader.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.271 ns) 2.665 ns reader:reading\|LessThan0~521 4 COMB LCCOMB_X42_Y16_N30 2 " "Info: 4: + IC(0.263 ns) + CELL(0.271 ns) = 2.665 ns; Loc. = LCCOMB_X42_Y16_N30; Fanout = 2; COMB Node = 'reader:reading\|LessThan0~521'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.534 ns" { reader:reading|LessThan0~520 reader:reading|LessThan0~521 } "NODE_NAME" } } { "reader.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/reader.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.150 ns) 3.076 ns reader:reading\|Decoder0~6528 5 COMB LCCOMB_X42_Y16_N26 5 " "Info: 5: + IC(0.261 ns) + CELL(0.150 ns) = 3.076 ns; Loc. = LCCOMB_X42_Y16_N26; Fanout = 5; COMB Node = 'reader:reading\|Decoder0~6528'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { reader:reading|LessThan0~521 reader:reading|Decoder0~6528 } "NODE_NAME" } } { "reader.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/reader.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.782 ns) + CELL(0.275 ns) 4.133 ns reader:reading\|Decoder0~6545 6 COMB LCCOMB_X43_Y20_N30 9 " "Info: 6: + IC(0.782 ns) + CELL(0.275 ns) = 4.133 ns; Loc. = LCCOMB_X43_Y20_N30; Fanout = 9; COMB Node = 'reader:reading\|Decoder0~6545'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.057 ns" { reader:reading|Decoder0~6528 reader:reading|Decoder0~6545 } "NODE_NAME" } } { "reader.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/reader.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.287 ns) + CELL(0.150 ns) 4.570 ns reader:reading\|Decoder0~6547 7 COMB LCCOMB_X43_Y20_N0 7 " "Info: 7: + IC(0.287 ns) + CELL(0.150 ns) = 4.570 ns; Loc. = LCCOMB_X43_Y20_N0; Fanout = 7; COMB Node = 'reader:reading\|Decoder0~6547'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.437 ns" { reader:reading|Decoder0~6545 reader:reading|Decoder0~6547 } "NODE_NAME" } } { "reader.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/reader.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.054 ns) + CELL(0.150 ns) 5.774 ns reader:reading\|temp_184\[151\]~16315 8 COMB LCCOMB_X47_Y17_N18 1 " "Info: 8: + IC(1.054 ns) + CELL(0.150 ns) = 5.774 ns; Loc. = LCCOMB_X47_Y17_N18; Fanout = 1; COMB Node = 'reader:reading\|temp_184\[151\]~16315'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.204 ns" { reader:reading|Decoder0~6547 reader:reading|temp_184[151]~16315 } "NODE_NAME" } } { "reader.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/reader.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 5.858 ns reader:reading\|temp_184\[151\] 9 REG LCFF_X47_Y17_N19 2 " "Info: 9: + IC(0.000 ns) + CELL(0.084 ns) = 5.858 ns; Loc. = LCFF_X47_Y17_N19; Fanout = 2; REG Node = 'reader:reading\|temp_184\[151\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { reader:reading|temp_184[151]~16315 reader:reading|temp_184[151] } "NODE_NAME" } } { "reader.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/reader.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.753 ns ( 29.92 % ) " "Info: Total cell delay = 1.753 ns ( 29.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.105 ns ( 70.08 % ) " "Info: Total interconnect delay = 4.105 ns ( 70.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.858 ns" { reader:reading|M[26] reader:reading|LessThan0~519 reader:reading|LessThan0~520 reader:reading|LessThan0~521 reader:reading|Decoder0~6528 reader:reading|Decoder0~6545 reader:reading|Decoder0~6547 reader:reading|temp_184[151]~16315 reader:reading|temp_184[151] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "5.858 ns" { reader:reading|M[26] reader:reading|LessThan0~519 reader:reading|LessThan0~520 reader:reading|LessThan0~521 reader:reading|Decoder0~6528 reader:reading|Decoder0~6545 reader:reading|Decoder0~6547 reader:reading|temp_184[151]~16315 reader:reading|temp_184[151] } { 0.000ns 1.204ns 0.254ns 0.263ns 0.261ns 0.782ns 0.287ns 1.054ns 0.000ns } { 0.000ns 0.398ns 0.275ns 0.271ns 0.150ns 0.275ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.030 ns - Smallest " "Info: - Smallest clock skew is 0.030 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SCLK_PE_3 destination 2.785 ns + Shortest register " "Info: + Shortest clock path from clock \"SCLK_PE_3\" to destination register is 2.785 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.822 ns) 0.822 ns SCLK_PE_3 1 CLK PIN_R20 399 " "Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_R20; Fanout = 399; CLK Node = 'SCLK_PE_3'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCLK_PE_3 } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/Rabbit_2_FPGA_2_DDS.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.426 ns) + CELL(0.537 ns) 2.785 ns reader:reading\|temp_184\[151\] 2 REG LCFF_X47_Y17_N19 2 " "Info: 2: + IC(1.426 ns) + CELL(0.537 ns) = 2.785 ns; Loc. = LCFF_X47_Y17_N19; Fanout = 2; REG Node = 'reader:reading\|temp_184\[151\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.963 ns" { SCLK_PE_3 reader:reading|temp_184[151] } "NODE_NAME" } } { "reader.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/reader.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.359 ns ( 48.80 % ) " "Info: Total cell delay = 1.359 ns ( 48.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.426 ns ( 51.20 % ) " "Info: Total interconnect delay = 1.426 ns ( 51.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.785 ns" { SCLK_PE_3 reader:reading|temp_184[151] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.785 ns" { SCLK_PE_3 SCLK_PE_3~combout reader:reading|temp_184[151] } { 0.000ns 0.000ns 1.426ns } { 0.000ns 0.822ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SCLK_PE_3 source 2.755 ns - Longest register " "Info: - Longest clock path from clock \"SCLK_PE_3\" to source register is 2.755 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.822 ns) 0.822 ns SCLK_PE_3 1 CLK PIN_R20 399 " "Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_R20; Fanout = 399; CLK Node = 'SCLK_PE_3'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCLK_PE_3 } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/Rabbit_2_FPGA_2_DDS.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.396 ns) + CELL(0.537 ns) 2.755 ns reader:reading\|M\[26\] 2 REG LCFF_X41_Y16_N21 3 " "Info: 2: + IC(1.396 ns) + CELL(0.537 ns) = 2.755 ns; Loc. = LCFF_X41_Y16_N21; Fanout = 3; REG Node = 'reader:reading\|M\[26\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.933 ns" { SCLK_PE_3 reader:reading|M[26] } "NODE_NAME" } } { "reader.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/reader.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.359 ns ( 49.33 % ) " "Info: Total cell delay = 1.359 ns ( 49.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.396 ns ( 50.67 % ) " "Info: Total interconnect delay = 1.396 ns ( 50.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.755 ns" { SCLK_PE_3 reader:reading|M[26] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.755 ns" { SCLK_PE_3 SCLK_PE_3~combout reader:reading|M[26] } { 0.000ns 0.000ns 1.396ns } { 0.000ns 0.822ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.785 ns" { SCLK_PE_3 reader:reading|temp_184[151] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.785 ns" { SCLK_PE_3 SCLK_PE_3~combout reader:reading|temp_184[151] } { 0.000ns 0.000ns 1.426ns } { 0.000ns 0.822ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.755 ns" { SCLK_PE_3 reader:reading|M[26] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.755 ns" { SCLK_PE_3 SCLK_PE_3~combout reader:reading|M[26] } { 0.000ns 0.000ns 1.396ns } { 0.000ns 0.822ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "reader.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/reader.v" 21 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "reader.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/reader.v" 21 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.858 ns" { reader:reading|M[26] reader:reading|LessThan0~519 reader:reading|LessThan0~520 reader:reading|LessThan0~521 reader:reading|Decoder0~6528 reader:reading|Decoder0~6545 reader:reading|Decoder0~6547 reader:reading|temp_184[151]~16315 reader:reading|temp_184[151] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "5.858 ns" { reader:reading|M[26] reader:reading|LessThan0~519 reader:reading|LessThan0~520 reader:reading|LessThan0~521 reader:reading|Decoder0~6528 reader:reading|Decoder0~6545 reader:reading|Decoder0~6547 reader:reading|temp_184[151]~16315 reader:reading|temp_184[151] } { 0.000ns 1.204ns 0.254ns 0.263ns 0.261ns 0.782ns 0.287ns 1.054ns 0.000ns } { 0.000ns 0.398ns 0.275ns 0.271ns 0.150ns 0.275ns 0.150ns 0.150ns 0.084ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.785 ns" { SCLK_PE_3 reader:reading|temp_184[151] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.785 ns" { SCLK_PE_3 SCLK_PE_3~combout reader:reading|temp_184[151] } { 0.000ns 0.000ns 1.426ns } { 0.000ns 0.822ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.755 ns" { SCLK_PE_3 reader:reading|M[26] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.755 ns" { SCLK_PE_3 SCLK_PE_3~combout reader:reading|M[26] } { 0.000ns 0.000ns 1.396ns } { 0.000ns 0.822ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "reader:reading\|temp_184\[98\] SDIO_PE_5 SCLK_PE_3 5.171 ns register " "Info: tsu for register \"reader:reading\|temp_184\[98\]\" (data pin = \"SDIO_PE_5\", clock pin = \"SCLK_PE_3\") is 5.171 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.052 ns + Longest pin register " "Info: + Longest pin to register delay is 8.052 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns SDIO_PE_5 1 PIN PIN_N24 184 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N24; Fanout = 184; PIN Node = 'SDIO_PE_5'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDIO_PE_5 } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/Rabbit_2_FPGA_2_DDS.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(6.707 ns) + CELL(0.419 ns) 7.968 ns reader:reading\|temp_184\[98\]~16412 2 COMB LCCOMB_X46_Y18_N12 1 " "Info: 2: + IC(6.707 ns) + CELL(0.419 ns) = 7.968 ns; Loc. = LCCOMB_X46_Y18_N12; Fanout = 1; COMB Node = 'reader:reading\|temp_184\[98\]~16412'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.126 ns" { SDIO_PE_5 reader:reading|temp_184[98]~16412 } "NODE_NAME" } } { "reader.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/reader.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 8.052 ns reader:reading\|temp_184\[98\] 3 REG LCFF_X46_Y18_N13 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 8.052 ns; Loc. = LCFF_X46_Y18_N13; Fanout = 2; REG Node = 'reader:reading\|temp_184\[98\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { reader:reading|temp_184[98]~16412 reader:reading|temp_184[98] } "NODE_NAME" } } { "reader.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/reader.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.345 ns ( 16.70 % ) " "Info: Total cell delay = 1.345 ns ( 16.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.707 ns ( 83.30 % ) " "Info: Total interconnect delay = 6.707 ns ( 83.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "8.052 ns" { SDIO_PE_5 reader:reading|temp_184[98]~16412 reader:reading|temp_184[98] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "8.052 ns" { SDIO_PE_5 SDIO_PE_5~combout reader:reading|temp_184[98]~16412 reader:reading|temp_184[98] } { 0.000ns 0.000ns 6.707ns 0.000ns } { 0.000ns 0.842ns 0.419ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "reader.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/reader.v" 21 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SCLK_PE_3 destination 2.845 ns - Shortest register " "Info: - Shortest clock path from clock \"SCLK_PE_3\" to destination register is 2.845 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.822 ns) 0.822 ns SCLK_PE_3 1 CLK PIN_R20 399 " "Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_R20; Fanout = 399; CLK Node = 'SCLK_PE_3'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCLK_PE_3 } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/Rabbit_2_FPGA_2_DDS.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.486 ns) + CELL(0.537 ns) 2.845 ns reader:reading\|temp_184\[98\] 2 REG LCFF_X46_Y18_N13 2 " "Info: 2: + IC(1.486 ns) + CELL(0.537 ns) = 2.845 ns; Loc. = LCFF_X46_Y18_N13; Fanout = 2; REG Node = 'reader:reading\|temp_184\[98\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.023 ns" { SCLK_PE_3 reader:reading|temp_184[98] } "NODE_NAME" } } { "reader.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/reader.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.359 ns ( 47.77 % ) " "Info: Total cell delay = 1.359 ns ( 47.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.486 ns ( 52.23 % ) " "Info: Total interconnect delay = 1.486 ns ( 52.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.845 ns" { SCLK_PE_3 reader:reading|temp_184[98] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.845 ns" { SCLK_PE_3 SCLK_PE_3~combout reader:reading|temp_184[98] } { 0.000ns 0.000ns 1.486ns } { 0.000ns 0.822ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "8.052 ns" { SDIO_PE_5 reader:reading|temp_184[98]~16412 reader:reading|temp_184[98] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "8.052 ns" { SDIO_PE_5 SDIO_PE_5~combout reader:reading|temp_184[98]~16412 reader:reading|temp_184[98] } { 0.000ns 0.000ns 6.707ns 0.000ns } { 0.000ns 0.842ns 0.419ns 0.084ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.845 ns" { SCLK_PE_3 reader:reading|temp_184[98] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.845 ns" { SCLK_PE_3 SCLK_PE_3~combout reader:reading|temp_184[98] } { 0.000ns 0.000ns 1.486ns } { 0.000ns 0.822ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "ten_MHz_ext IO_UPDATE out_2_DDS:outing_2_DDS\|IO_UPDATE_0 8.199 ns register " "Info: tco from clock \"ten_MHz_ext\" to destination pin \"IO_UPDATE\" through register \"out_2_DDS:outing_2_DDS\|IO_UPDATE_0\" is 8.199 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ten_MHz_ext source 2.645 ns + Longest register " "Info: + Longest clock path from clock \"ten_MHz_ext\" to source register is 2.645 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns ten_MHz_ext 1 CLK PIN_D13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 1; CLK Node = 'ten_MHz_ext'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ten_MHz_ext } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/Rabbit_2_FPGA_2_DDS.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.092 ns ten_MHz_ext~clkctrl 2 COMB CLKCTRL_G11 114 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G11; Fanout = 114; COMB Node = 'ten_MHz_ext~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { ten_MHz_ext ten_MHz_ext~clkctrl } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/Rabbit_2_FPGA_2_DDS.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.016 ns) + CELL(0.537 ns) 2.645 ns out_2_DDS:outing_2_DDS\|IO_UPDATE_0 3 REG LCFF_X49_Y15_N17 2 " "Info: 3: + IC(1.016 ns) + CELL(0.537 ns) = 2.645 ns; Loc. = LCFF_X49_Y15_N17; Fanout = 2; REG Node = 'out_2_DDS:outing_2_DDS\|IO_UPDATE_0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { ten_MHz_ext~clkctrl out_2_DDS:outing_2_DDS|IO_UPDATE_0 } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/out_2_DDS.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 57.32 % ) " "Info: Total cell delay = 1.516 ns ( 57.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.129 ns ( 42.68 % ) " "Info: Total interconnect delay = 1.129 ns ( 42.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.645 ns" { ten_MHz_ext ten_MHz_ext~clkctrl out_2_DDS:outing_2_DDS|IO_UPDATE_0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.645 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl out_2_DDS:outing_2_DDS|IO_UPDATE_0 } { 0.000ns 0.000ns 0.113ns 1.016ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/out_2_DDS.v" 14 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.304 ns + Longest register pin " "Info: + Longest register to pin delay is 5.304 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns out_2_DDS:outing_2_DDS\|IO_UPDATE_0 1 REG LCFF_X49_Y15_N17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X49_Y15_N17; Fanout = 2; REG Node = 'out_2_DDS:outing_2_DDS\|IO_UPDATE_0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_2_DDS:outing_2_DDS|IO_UPDATE_0 } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/out_2_DDS.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.662 ns) + CELL(2.642 ns) 5.304 ns IO_UPDATE 2 PIN PIN_N18 0 " "Info: 2: + IC(2.662 ns) + CELL(2.642 ns) = 5.304 ns; Loc. = PIN_N18; Fanout = 0; PIN Node = 'IO_UPDATE'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.304 ns" { out_2_DDS:outing_2_DDS|IO_UPDATE_0 IO_UPDATE } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/Rabbit_2_FPGA_2_DDS.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.642 ns ( 49.81 % ) " "Info: Total cell delay = 2.642 ns ( 49.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.662 ns ( 50.19 % ) " "Info: Total interconnect delay = 2.662 ns ( 50.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.304 ns" { out_2_DDS:outing_2_DDS|IO_UPDATE_0 IO_UPDATE } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "5.304 ns" { out_2_DDS:outing_2_DDS|IO_UPDATE_0 IO_UPDATE } { 0.000ns 2.662ns } { 0.000ns 2.642ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.645 ns" { ten_MHz_ext ten_MHz_ext~clkctrl out_2_DDS:outing_2_DDS|IO_UPDATE_0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.645 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl out_2_DDS:outing_2_DDS|IO_UPDATE_0 } { 0.000ns 0.000ns 0.113ns 1.016ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.304 ns" { out_2_DDS:outing_2_DDS|IO_UPDATE_0 IO_UPDATE } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "5.304 ns" { out_2_DDS:outing_2_DDS|IO_UPDATE_0 IO_UPDATE } { 0.000ns 2.662ns } { 0.000ns 2.642ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "out_2_DDS:outing_2_DDS\|trigger_0 key_1_trigger ten_MHz_ext -3.065 ns register " "Info: th for register \"out_2_DDS:outing_2_DDS\|trigger_0\" (data pin = \"key_1_trigger\", clock pin = \"ten_MHz_ext\") is -3.065 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ten_MHz_ext destination 2.657 ns + Longest register " "Info: + Longest clock path from clock \"ten_MHz_ext\" to destination register is 2.657 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns ten_MHz_ext 1 CLK PIN_D13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 1; CLK Node = 'ten_MHz_ext'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ten_MHz_ext } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/Rabbit_2_FPGA_2_DDS.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.092 ns ten_MHz_ext~clkctrl 2 COMB CLKCTRL_G11 114 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G11; Fanout = 114; COMB Node = 'ten_MHz_ext~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { ten_MHz_ext ten_MHz_ext~clkctrl } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/Rabbit_2_FPGA_2_DDS.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.028 ns) + CELL(0.537 ns) 2.657 ns out_2_DDS:outing_2_DDS\|trigger_0 3 REG LCFF_X64_Y18_N17 1 " "Info: 3: + IC(1.028 ns) + CELL(0.537 ns) = 2.657 ns; Loc. = LCFF_X64_Y18_N17; Fanout = 1; REG Node = 'out_2_DDS:outing_2_DDS\|trigger_0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.565 ns" { ten_MHz_ext~clkctrl out_2_DDS:outing_2_DDS|trigger_0 } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/out_2_DDS.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 57.06 % ) " "Info: Total cell delay = 1.516 ns ( 57.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.141 ns ( 42.94 % ) " "Info: Total interconnect delay = 1.141 ns ( 42.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.657 ns" { ten_MHz_ext ten_MHz_ext~clkctrl out_2_DDS:outing_2_DDS|trigger_0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.657 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl out_2_DDS:outing_2_DDS|trigger_0 } { 0.000ns 0.000ns 0.113ns 1.028ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/out_2_DDS.v" 17 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.988 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.988 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns key_1_trigger 1 PIN PIN_N23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 1; PIN Node = 'key_1_trigger'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { key_1_trigger } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/Rabbit_2_FPGA_2_DDS.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.787 ns) + CELL(0.275 ns) 5.904 ns out_2_DDS:outing_2_DDS\|trigger_0~4 2 COMB LCCOMB_X64_Y18_N16 1 " "Info: 2: + IC(4.787 ns) + CELL(0.275 ns) = 5.904 ns; Loc. = LCCOMB_X64_Y18_N16; Fanout = 1; COMB Node = 'out_2_DDS:outing_2_DDS\|trigger_0~4'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.062 ns" { key_1_trigger out_2_DDS:outing_2_DDS|trigger_0~4 } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/out_2_DDS.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 5.988 ns out_2_DDS:outing_2_DDS\|trigger_0 3 REG LCFF_X64_Y18_N17 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 5.988 ns; Loc. = LCFF_X64_Y18_N17; Fanout = 1; REG Node = 'out_2_DDS:outing_2_DDS\|trigger_0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { out_2_DDS:outing_2_DDS|trigger_0~4 out_2_DDS:outing_2_DDS|trigger_0 } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/out_2_DDS.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.201 ns ( 20.06 % ) " "Info: Total cell delay = 1.201 ns ( 20.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.787 ns ( 79.94 % ) " "Info: Total interconnect delay = 4.787 ns ( 79.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.988 ns" { key_1_trigger out_2_DDS:outing_2_DDS|trigger_0~4 out_2_DDS:outing_2_DDS|trigger_0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "5.988 ns" { key_1_trigger key_1_trigger~combout out_2_DDS:outing_2_DDS|trigger_0~4 out_2_DDS:outing_2_DDS|trigger_0 } { 0.000ns 0.000ns 4.787ns 0.000ns } { 0.000ns 0.842ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.657 ns" { ten_MHz_ext ten_MHz_ext~clkctrl out_2_DDS:outing_2_DDS|trigger_0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.657 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl out_2_DDS:outing_2_DDS|trigger_0 } { 0.000ns 0.000ns 0.113ns 1.028ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.988 ns" { key_1_trigger out_2_DDS:outing_2_DDS|trigger_0~4 out_2_DDS:outing_2_DDS|trigger_0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "5.988 ns" { key_1_trigger key_1_trigger~combout out_2_DDS:outing_2_DDS|trigger_0~4 out_2_DDS:outing_2_DDS|trigger_0 } { 0.000ns 0.000ns 4.787ns 0.000ns } { 0.000ns 0.842ns 0.275ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "122 " "Info: Allocated 122 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 20 15:54:51 2010 " "Info: Processing ended: Tue Jul 20 15:54:51 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
