<epsilon> 0
a 1
surge 2
voltage 3
is 4
delaying 17
the 9
the 14
response 15
is 16
while 13
internal 10
cmos 11
circuit 12
of 8
gates 7
to 6
applied 5
. 18
