<HTML>
<HEAD><TITLE>Synthesis Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Syn"></A><B><U><big>Synthesis Report</big></U></B>
#Build: Synplify Pro K-2015.09L-2, Build 126R, Dec 14 2015
#install: C:\lscc\diamond\3.7_x64\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-DHD4MLK

# Mon Sep 12 16:36:22 2016

#Implementation: word00

Synopsys HDL Compiler, version comp201509p1, Build 145R, built Dec  9 2015
@N|Running in 64-bit mode
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys VHDL Compiler, version comp201509p1, Build 145R, built Dec  9 2015
@N|Running in 64-bit mode
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\lscc\diamond\3.7_x64\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\Users\saiko\Documents\ESCOM\5 semestre\Arqui de Computadoras\Diamond\word00\topword00.vhdl":9:7:9:15|Top entity is set to topword00.
File C:\lscc\diamond\3.7_x64\synpbase\lib\cpld\lattice.vhd changed - recompiling
File C:\lscc\diamond\3.7_x64\synpbase\lib\lucent\machxo2.vhd changed - recompiling
File C:\Users\saiko\Documents\ESCOM\5 semestre\Arqui de Computadoras\Diamond\word00\div00.vhdl changed - recompiling
File C:\Users\saiko\Documents\ESCOM\5 semestre\Arqui de Computadoras\Diamond\word00\mux00.vhdl changed - recompiling
File C:\Users\saiko\Documents\ESCOM\5 semestre\Arqui de Computadoras\Diamond\word00\osc00.vhdl changed - recompiling
File C:\Users\saiko\Documents\ESCOM\5 semestre\Arqui de Computadoras\Diamond\word00\packagediv00.vhdl changed - recompiling
File C:\Users\saiko\Documents\ESCOM\5 semestre\Arqui de Computadoras\Diamond\word00\packageword00.vhdl changed - recompiling
File C:\Users\saiko\Documents\ESCOM\5 semestre\Arqui de Computadoras\Diamond\word00\topdiv00.vhdl changed - recompiling
File C:\Users\saiko\Documents\ESCOM\5 semestre\Arqui de Computadoras\Diamond\word00\topword00.vhdl changed - recompiling
VHDL syntax check successful!
File C:\Users\saiko\Documents\ESCOM\5 semestre\Arqui de Computadoras\Diamond\word00\mux00.vhdl changed - recompiling
@N: CD630 :"C:\Users\saiko\Documents\ESCOM\5 semestre\Arqui de Computadoras\Diamond\word00\topword00.vhdl":9:7:9:15|Synthesizing work.topword00.topword0.
@N: CD630 :"C:\Users\saiko\Documents\ESCOM\5 semestre\Arqui de Computadoras\Diamond\word00\mux00.vhdl":8:7:8:11|Synthesizing work.mux00.mux0.
Post processing for work.mux00.mux0
@W: CL111 :"C:\Users\saiko\Documents\ESCOM\5 semestre\Arqui de Computadoras\Diamond\word00\mux00.vhdl":18:4:18:7|All reachable assignments to outbcd7(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\saiko\Documents\ESCOM\5 semestre\Arqui de Computadoras\Diamond\word00\mux00.vhdl":18:4:18:7|All reachable assignments to outbcd7(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL117 :"C:\Users\saiko\Documents\ESCOM\5 semestre\Arqui de Computadoras\Diamond\word00\mux00.vhdl":18:4:18:7|Latch generated from process for signal outbcd7(6 downto 0); possible missing assignment in an if or case statement.
@N: CD630 :"C:\Users\saiko\Documents\ESCOM\5 semestre\Arqui de Computadoras\Diamond\word00\contring00.vhdl":8:7:8:16|Synthesizing work.contring00.contring0.
Post processing for work.contring00.contring0
@W: CL279 :"C:\Users\saiko\Documents\ESCOM\5 semestre\Arqui de Computadoras\Diamond\word00\contring00.vhdl":20:4:20:5|Pruning register bits 3 to 1 of sring(3 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CD630 :"C:\Users\saiko\Documents\ESCOM\5 semestre\Arqui de Computadoras\Diamond\word00\topdiv00.vhdl":9:7:9:14|Synthesizing work.topdiv00.topdiv0.
@W: CD638 :"C:\Users\saiko\Documents\ESCOM\5 semestre\Arqui de Computadoras\Diamond\word00\topdiv00.vhdl":18:7:18:11|Signal sclk0 is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\Users\saiko\Documents\ESCOM\5 semestre\Arqui de Computadoras\Diamond\word00\div00.vhdl":10:7:10:11|Synthesizing work.div00.div0.
Post processing for work.div00.div0
@N: CD630 :"C:\Users\saiko\Documents\ESCOM\5 semestre\Arqui de Computadoras\Diamond\word00\osc00.vhdl":8:7:8:11|Synthesizing work.osc00.osc0.
@W: CD276 :"C:\lscc\diamond\3.7_x64\cae_library\synthesis\vhdl\machxo2.vhd":2297:8:2297:15|Map for port sedstdby of component osch not found
@N: CD630 :"C:\lscc\diamond\3.7_x64\cae_library\synthesis\vhdl\machxo2.vhd":2291:10:2291:13|Synthesizing work.osch.syn_black_box.
Post processing for work.osch.syn_black_box
Post processing for work.osc00.osc0
Post processing for work.topdiv00.topdiv0
Post processing for work.topword00.topword0
@W: CL260 :"C:\Users\saiko\Documents\ESCOM\5 semestre\Arqui de Computadoras\Diamond\word00\mux00.vhdl":18:4:18:7|Pruning register bit 5 of outbcd7(5 downto 4). If this is not the intended behavior, drive the input with valid values, or an input from the top level.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 77MB peak: 79MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Sep 12 16:36:23 2016

###########################################################]
Synopsys Netlist Linker, version comp201509p1, Build 145R, built Dec  9 2015
@N|Running in 64-bit mode
File C:\Users\saiko\Documents\ESCOM\5 semestre\Arqui de Computadoras\Diamond\word00\word00\synwork\layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Sep 12 16:36:24 2016

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Sep 12 16:36:24 2016

###########################################################]
Synopsys Netlist Linker, version comp201509p1, Build 145R, built Dec  9 2015
@N|Running in 64-bit mode
File C:\Users\saiko\Documents\ESCOM\5 semestre\Arqui de Computadoras\Diamond\word00\word00\synwork\word00_word00_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Sep 12 16:36:26 2016

###########################################################]
Pre-mapping Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1368R, Built Jan  8 2016 09:37:50
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version K-2015.09L-2

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@L: C:\Users\saiko\Documents\ESCOM\5 semestre\Arqui de Computadoras\Diamond\word00\word00\word00_word00_scck.rpt 
Printing clock  summary report in "C:\Users\saiko\Documents\ESCOM\5 semestre\Arqui de Computadoras\Diamond\word00\word00\word00_word00_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 113MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 115MB)

@W: MT462 :"c:\users\saiko\documents\escom\5 semestre\arqui de computadoras\diamond\word00\mux00.vhdl":18:4:18:7|Net WO02.un1_incont_12 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\users\saiko\documents\escom\5 semestre\arqui de computadoras\diamond\word00\mux00.vhdl":18:4:18:7|Net WO02.un1_incont_15 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\users\saiko\documents\escom\5 semestre\arqui de computadoras\diamond\word00\mux00.vhdl":18:4:18:7|Net WO02.un1_incont_14 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\users\saiko\documents\escom\5 semestre\arqui de computadoras\diamond\word00\mux00.vhdl":18:4:18:7|Net WO02.un1_incont_13 appears to be an unidentified clock source. Assuming default frequency. 
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=26  set on top level netlist topword00

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)



Clock Summary
*****************

Start                            Requested     Requested     Clock                                           Clock              
Clock                            Frequency     Period        Type                                            Group              
--------------------------------------------------------------------------------------------------------------------------------
div00|outdiv_derived_clock       2.1 MHz       480.769       derived (from osc00|osc_int_inferred_clock)     Inferred_clkgroup_0
osc00|osc_int_inferred_clock     2.1 MHz       480.769       inferred                                        Inferred_clkgroup_0
================================================================================================================================

@W: MT531 :"c:\users\saiko\documents\escom\5 semestre\arqui de computadoras\diamond\word00\mux00.vhdl":18:4:18:7|Found signal identified as System clock which controls 4 sequential elements including WO02.outbcd7_1[6].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"c:\users\saiko\documents\escom\5 semestre\arqui de computadoras\diamond\word00\div00.vhdl":22:2:22:3|Found inferred clock osc00|osc_int_inferred_clock which controls 22 sequential elements including WO00.OS01.sdiv[20:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Available hyper_sources - for debug and ip models
	None Found

@W: MT462 :"c:\users\saiko\documents\escom\5 semestre\arqui de computadoras\diamond\word00\mux00.vhdl":18:4:18:7|Net WO02.un1_incont_12 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\users\saiko\documents\escom\5 semestre\arqui de computadoras\diamond\word00\mux00.vhdl":18:4:18:7|Net WO02.un1_incont_15 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\users\saiko\documents\escom\5 semestre\arqui de computadoras\diamond\word00\mux00.vhdl":18:4:18:7|Net WO02.un1_incont_14 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\users\saiko\documents\escom\5 semestre\arqui de computadoras\diamond\word00\mux00.vhdl":18:4:18:7|Net WO02.un1_incont_13 appears to be an unidentified clock source. Assuming default frequency. 
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 77MB peak: 141MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Sep 12 16:36:27 2016

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 1368R, Built Jan  8 2016 09:37:50
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version K-2015.09L-2

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 112MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 114MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)


Available hyper_sources - for debug and ip models
	None Found

@W: MT462 :"c:\users\saiko\documents\escom\5 semestre\arqui de computadoras\diamond\word00\mux00.vhdl":18:4:18:7|Net WO02.un1_incont_12 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\users\saiko\documents\escom\5 semestre\arqui de computadoras\diamond\word00\mux00.vhdl":18:4:18:7|Net WO02.un1_incont_15 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\users\saiko\documents\escom\5 semestre\arqui de computadoras\diamond\word00\mux00.vhdl":18:4:18:7|Net WO02.un1_incont_14 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\users\saiko\documents\escom\5 semestre\arqui de computadoras\diamond\word00\mux00.vhdl":18:4:18:7|Net WO02.un1_incont_13 appears to be an unidentified clock source. Assuming default frequency. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 140MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 140MB)

@A: BN291 :"c:\users\saiko\documents\escom\5 semestre\arqui de computadoras\diamond\word00\contring00.vhdl":20:4:20:5|Boundary register WO01.outr_ret[3] (in view: ScratchLib.cell22(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\saiko\documents\escom\5 semestre\arqui de computadoras\diamond\word00\contring00.vhdl":20:4:20:5|Boundary register WO01.outr_ret[1] (in view: ScratchLib.cell22(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\saiko\documents\escom\5 semestre\arqui de computadoras\diamond\word00\contring00.vhdl":20:4:20:5|Boundary register WO01.outr_ret[2] (in view: ScratchLib.cell22(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\saiko\documents\escom\5 semestre\arqui de computadoras\diamond\word00\contring00.vhdl":20:4:20:5|Boundary register WO01.outr_ret[0] (in view: ScratchLib.cell22(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\saiko\documents\escom\5 semestre\arqui de computadoras\diamond\word00\contring00.vhdl":20:4:20:5|Boundary register WO01.outr_0_ret[3] (in view: ScratchLib.cell28(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\saiko\documents\escom\5 semestre\arqui de computadoras\diamond\word00\contring00.vhdl":20:4:20:5|Boundary register WO01.outr_0_ret[2] (in view: ScratchLib.cell28(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\saiko\documents\escom\5 semestre\arqui de computadoras\diamond\word00\contring00.vhdl":20:4:20:5|Boundary register WO01.outr_0_ret[1] (in view: ScratchLib.cell28(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\saiko\documents\escom\5 semestre\arqui de computadoras\diamond\word00\contring00.vhdl":20:4:20:5|Boundary register WO01.outr_1_ret[2] (in view: ScratchLib.cell40(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\saiko\documents\escom\5 semestre\arqui de computadoras\diamond\word00\contring00.vhdl":20:4:20:5|Boundary register WO01.outr_1_ret[1] (in view: ScratchLib.cell40(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\saiko\documents\escom\5 semestre\arqui de computadoras\diamond\word00\contring00.vhdl":20:4:20:5|Removing sequential instance WO01.outr_1[2] (in view: work.topword00(topword0)) because it does not drive other instances.
@A: BN291 :"c:\users\saiko\documents\escom\5 semestre\arqui de computadoras\diamond\word00\contring00.vhdl":20:4:20:5|Boundary register WO01.outr_1[2] (in view: work.topword00(topword0)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\saiko\documents\escom\5 semestre\arqui de computadoras\diamond\word00\contring00.vhdl":20:4:20:5|Removing sequential instance WO01.outr_1[1] (in view: work.topword00(topword0)) because it does not drive other instances.
@A: BN291 :"c:\users\saiko\documents\escom\5 semestre\arqui de computadoras\diamond\word00\contring00.vhdl":20:4:20:5|Boundary register WO01.outr_1[1] (in view: work.topword00(topword0)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\saiko\documents\escom\5 semestre\arqui de computadoras\diamond\word00\contring00.vhdl":20:4:20:5|Removing sequential instance WO01.outr_0[1] (in view: work.topword00(topword0)) because it does not drive other instances.
@A: BN291 :"c:\users\saiko\documents\escom\5 semestre\arqui de computadoras\diamond\word00\contring00.vhdl":20:4:20:5|Boundary register WO01.outr_0[1] (in view: work.topword00(topword0)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\saiko\documents\escom\5 semestre\arqui de computadoras\diamond\word00\contring00.vhdl":20:4:20:5|Removing sequential instance WO01.outr_0[3] (in view: work.topword00(topword0)) because it does not drive other instances.
@A: BN291 :"c:\users\saiko\documents\escom\5 semestre\arqui de computadoras\diamond\word00\contring00.vhdl":20:4:20:5|Boundary register WO01.outr_0[3] (in view: work.topword00(topword0)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\saiko\documents\escom\5 semestre\arqui de computadoras\diamond\word00\contring00.vhdl":20:4:20:5|Removing sequential instance WO01.outr_0[2] (in view: work.topword00(topword0)) because it does not drive other instances.
@A: BN291 :"c:\users\saiko\documents\escom\5 semestre\arqui de computadoras\diamond\word00\contring00.vhdl":20:4:20:5|Boundary register WO01.outr_0[2] (in view: work.topword00(topword0)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\saiko\documents\escom\5 semestre\arqui de computadoras\diamond\word00\contring00.vhdl":20:4:20:5|Removing sequential instance WO01.outr[0] (in view: work.topword00(topword0)) because it does not drive other instances.
@A: BN291 :"c:\users\saiko\documents\escom\5 semestre\arqui de computadoras\diamond\word00\contring00.vhdl":20:4:20:5|Boundary register WO01.outr[0] (in view: work.topword00(topword0)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\saiko\documents\escom\5 semestre\arqui de computadoras\diamond\word00\contring00.vhdl":20:4:20:5|Removing sequential instance WO01.outr[1] (in view: work.topword00(topword0)) because it does not drive other instances.
@A: BN291 :"c:\users\saiko\documents\escom\5 semestre\arqui de computadoras\diamond\word00\contring00.vhdl":20:4:20:5|Boundary register WO01.outr[1] (in view: work.topword00(topword0)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\saiko\documents\escom\5 semestre\arqui de computadoras\diamond\word00\contring00.vhdl":20:4:20:5|Removing sequential instance WO01.outr[2] (in view: work.topword00(topword0)) because it does not drive other instances.
@A: BN291 :"c:\users\saiko\documents\escom\5 semestre\arqui de computadoras\diamond\word00\contring00.vhdl":20:4:20:5|Boundary register WO01.outr[2] (in view: work.topword00(topword0)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\saiko\documents\escom\5 semestre\arqui de computadoras\diamond\word00\contring00.vhdl":20:4:20:5|Removing sequential instance WO01.outr[3] (in view: work.topword00(topword0)) because it does not drive other instances.
@A: BN291 :"c:\users\saiko\documents\escom\5 semestre\arqui de computadoras\diamond\word00\contring00.vhdl":20:4:20:5|Boundary register WO01.outr[3] (in view: work.topword00(topword0)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 140MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		   988.43ns		  45 /        34

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  

Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)

@N: MT611 :|Automatically generated clock osc00|osc_int_inferred_clock is not used and is being removed
@N: MT611 :|Automatically generated clock div00|outdiv_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 38 clock pin(s) of sequential element(s)
0 instances converted, 38 sequential instances remain driven by gated/generated clocks

=================================================================================================== Gated/Generated Clocks ====================================================================================================
Clock Tree ID     Driving Element        Drive Element Type     Fanout     Sample Instance       Explanation                                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       WO00.OS00.OSCInst0     OSCH                   38         WO02.outr_0_ret_2     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
===============================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 109MB peak: 141MB)

Writing Analyst data base C:\Users\saiko\Documents\ESCOM\5 semestre\Arqui de Computadoras\Diamond\word00\word00\synwork\word00_word00_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 139MB peak: 141MB)

Writing EDIF Netlist and constraint files
@N: FX1056 |Writing EDF file: C:\Users\saiko\Documents\ESCOM\5 semestre\Arqui de Computadoras\Diamond\word00\word00\word00_word00.edi
K-2015.09L-2
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 143MB peak: 145MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 143MB peak: 145MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Mon Sep 12 16:36:30 2016
#


Top view:               topword00
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary
*******************


Worst slack in design: 990.301

                   Requested     Estimated     Requested     Estimated                 Clock      Clock          
Starting Clock     Frequency     Frequency     Period        Period        Slack       Type       Group          
-----------------------------------------------------------------------------------------------------------------
System             1.0 MHz       103.1 MHz     1000.000      9.699         990.301     system     system_clkgroup
=================================================================================================================





Clock Relationships
*******************

Clocks            |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
System    System  |  1000.000    990.301  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                       Starting                                       Arrival            
Instance               Reference     Type        Pin     Net          Time        Slack  
                       Clock                                                             
-----------------------------------------------------------------------------------------
WO00.OS01.sdiv[17]     System        FD1S3IX     Q       sdiv[17]     1.148       990.301
WO00.OS01.sdiv[20]     System        FD1S3IX     Q       sdiv[20]     1.180       991.149
WO00.OS01.sdiv[19]     System        FD1S3IX     Q       sdiv[19]     1.148       991.182
WO00.OS01.sdiv[18]     System        FD1S3IX     Q       sdiv[18]     1.044       991.285
WO00.OS01.sdiv[12]     System        FD1S3IX     Q       sdiv[12]     1.044       991.343
WO00.OS01.sdiv[13]     System        FD1S3IX     Q       sdiv[13]     1.044       991.343
WO00.OS01.sdiv[14]     System        FD1S3IX     Q       sdiv[14]     1.044       991.343
WO00.OS01.sdiv[15]     System        FD1S3IX     Q       sdiv[15]     1.044       991.343
WO00.OS01.sdiv[16]     System        FD1S3IX     Q       sdiv[16]     1.108       992.374
WO00.OS01.sdiv[0]      System        FD1S3IX     Q       sdiv[0]      0.972       994.544
=========================================================================================


Ending Points with Worst Slack
******************************

                       Starting                                             Required            
Instance               Reference     Type        Pin     Net                Time         Slack  
                       Clock                                                                    
------------------------------------------------------------------------------------------------
WO00.OS01.sdiv[19]     System        FD1S3IX     D       un1_sdiv_1[20]     999.894      990.301
WO00.OS01.sdiv[20]     System        FD1S3IX     D       un1_sdiv_1[21]     999.894      990.301
WO00.OS01.sdiv[17]     System        FD1S3IX     D       un1_sdiv_1[18]     999.894      990.443
WO00.OS01.sdiv[18]     System        FD1S3IX     D       un1_sdiv_1[19]     999.894      990.443
WO00.OS01.sdiv[15]     System        FD1S3IX     D       un1_sdiv_1[16]     999.894      990.586
WO00.OS01.sdiv[16]     System        FD1S3IX     D       un1_sdiv_1[17]     999.894      990.586
WO00.OS01.sdiv[13]     System        FD1S3IX     D       un1_sdiv_1[14]     999.894      990.729
WO00.OS01.sdiv[14]     System        FD1S3IX     D       un1_sdiv_1[15]     999.894      990.729
WO00.OS01.sdiv[11]     System        FD1S3IX     D       un1_sdiv_1[12]     999.894      990.872
WO00.OS01.sdiv[12]     System        FD1S3IX     D       un1_sdiv_1[13]     999.894      990.872
================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         999.894

    - Propagation time:                      9.594
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     990.301

    Number of logic level(s):                15
    Starting point:                          WO00.OS01.sdiv[17] / Q
    Ending point:                            WO00.OS01.sdiv[20] / D
    The start point is clocked by            System [rising] on pin CK
    The end   point is clocked by            System [rising] on pin CK

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
WO00.OS01.sdiv[17]                     FD1S3IX      Q        Out     1.148     1.148       -         
sdiv[17]                               Net          -        -       -         -           4         
WO00.OS01.un1_sdiv_1_cry_0_0_RNO_4     ORCALUT4     A        In      0.000     1.148       -         
WO00.OS01.un1_sdiv_1_cry_0_0_RNO_4     ORCALUT4     Z        Out     1.017     2.165       -         
un1_outdiv37_i_0_a4_2_0                Net          -        -       -         -           1         
WO00.OS01.un1_sdiv_1_cry_0_0_RNO_3     ORCALUT4     A        In      0.000     2.165       -         
WO00.OS01.un1_sdiv_1_cry_0_0_RNO_3     ORCALUT4     Z        Out     1.017     3.181       -         
un1_outdiv37_i_0_0_tz                  Net          -        -       -         -           1         
WO00.OS01.un1_sdiv_1_cry_0_0_RNO_1     ORCALUT4     C        In      0.000     3.181       -         
WO00.OS01.un1_sdiv_1_cry_0_0_RNO_1     ORCALUT4     Z        Out     1.017     4.198       -         
un1_outdiv37_i_0_0_0                   Net          -        -       -         -           1         
WO00.OS01.un1_sdiv_1_cry_0_0_RNO       ORCALUT4     C        In      0.000     4.198       -         
WO00.OS01.un1_sdiv_1_cry_0_0_RNO       ORCALUT4     Z        Out     1.017     5.215       -         
un1_outdiv37_i_0                       Net          -        -       -         -           1         
WO00.OS01.un1_sdiv_1_cry_0_0           CCU2D        B0       In      0.000     5.215       -         
WO00.OS01.un1_sdiv_1_cry_0_0           CCU2D        COUT     Out     1.545     6.760       -         
un1_sdiv_1_cry_0                       Net          -        -       -         -           1         
WO00.OS01.un1_sdiv_1_cry_1_0           CCU2D        CIN      In      0.000     6.760       -         
WO00.OS01.un1_sdiv_1_cry_1_0           CCU2D        COUT     Out     0.143     6.902       -         
un1_sdiv_1_cry_2                       Net          -        -       -         -           1         
WO00.OS01.un1_sdiv_1_cry_3_0           CCU2D        CIN      In      0.000     6.902       -         
WO00.OS01.un1_sdiv_1_cry_3_0           CCU2D        COUT     Out     0.143     7.045       -         
un1_sdiv_1_cry_4                       Net          -        -       -         -           1         
WO00.OS01.un1_sdiv_1_cry_5_0           CCU2D        CIN      In      0.000     7.045       -         
WO00.OS01.un1_sdiv_1_cry_5_0           CCU2D        COUT     Out     0.143     7.188       -         
un1_sdiv_1_cry_6                       Net          -        -       -         -           1         
WO00.OS01.un1_sdiv_1_cry_7_0           CCU2D        CIN      In      0.000     7.188       -         
WO00.OS01.un1_sdiv_1_cry_7_0           CCU2D        COUT     Out     0.143     7.331       -         
un1_sdiv_1_cry_8                       Net          -        -       -         -           1         
WO00.OS01.un1_sdiv_1_cry_9_0           CCU2D        CIN      In      0.000     7.331       -         
WO00.OS01.un1_sdiv_1_cry_9_0           CCU2D        COUT     Out     0.143     7.473       -         
un1_sdiv_1_cry_10                      Net          -        -       -         -           1         
WO00.OS01.un1_sdiv_1_cry_11_0          CCU2D        CIN      In      0.000     7.473       -         
WO00.OS01.un1_sdiv_1_cry_11_0          CCU2D        COUT     Out     0.143     7.616       -         
un1_sdiv_1_cry_12                      Net          -        -       -         -           1         
WO00.OS01.un1_sdiv_1_cry_13_0          CCU2D        CIN      In      0.000     7.616       -         
WO00.OS01.un1_sdiv_1_cry_13_0          CCU2D        COUT     Out     0.143     7.759       -         
un1_sdiv_1_cry_14                      Net          -        -       -         -           1         
WO00.OS01.un1_sdiv_1_cry_15_0          CCU2D        CIN      In      0.000     7.759       -         
WO00.OS01.un1_sdiv_1_cry_15_0          CCU2D        COUT     Out     0.143     7.902       -         
un1_sdiv_1_cry_16                      Net          -        -       -         -           1         
WO00.OS01.un1_sdiv_1_cry_17_0          CCU2D        CIN      In      0.000     7.902       -         
WO00.OS01.un1_sdiv_1_cry_17_0          CCU2D        COUT     Out     0.143     8.045       -         
un1_sdiv_1_cry_18                      Net          -        -       -         -           1         
WO00.OS01.un1_sdiv_1_cry_19_0          CCU2D        CIN      In      0.000     8.045       -         
WO00.OS01.un1_sdiv_1_cry_19_0          CCU2D        S1       Out     1.549     9.594       -         
un1_sdiv_1[21]                         Net          -        -       -         -           1         
WO00.OS01.sdiv[20]                     FD1S3IX      D        In      0.000     9.594       -         
=====================================================================================================



##### END OF TIMING REPORT #####]

Constraints that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 143MB peak: 145MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 143MB peak: 145MB)

---------------------------------------
Resource Usage Report
Part: lcmxo2_7000he-5

Register bits: 38 of 6864 (1%)
PIC Latch:       0
I/O cells:       17


Details:
CCU2D:          11
FD1P3IX:        1
FD1S3AX:        12
FD1S3DX:        4
FD1S3IX:        21
GSR:            1
IB:             5
INV:            3
OB:             12
ORCALUT4:       42
OSCH:           1
PUR:            1
VHI:            4
VLO:            4
false:          2
true:           2
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 54MB peak: 145MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Mon Sep 12 16:36:30 2016

###########################################################]



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
