// Seed: 86188862
module module_0 (
    output supply1 id_0,
    output tri1 id_1,
    input tri1 id_2,
    output uwire id_3,
    output tri1 id_4,
    input supply1 id_5,
    output tri1 id_6
    , id_9,
    output wor id_7
);
  wire id_10;
  assign module_1.type_14 = 0;
endmodule
module module_1 (
    input wor id_0,
    input wor id_1,
    input logic id_2,
    input supply0 id_3,
    output tri1 id_4,
    input supply1 id_5,
    output tri0 id_6,
    output supply0 id_7,
    input wor id_8
);
  always force id_6.id_2 = id_2;
  wor id_10;
  integer id_11;
  module_0 modCall_1 (
      id_7,
      id_6,
      id_1,
      id_6,
      id_6,
      id_1,
      id_10,
      id_7
  );
  assign id_11[1'b0] = id_0;
endmodule
