// Seed: 6521265
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_6;
  assign id_2 = id_5;
  wire id_7;
  assign id_7 = id_6;
  wire module_0;
  wire id_8;
  wand id_9;
  tri  id_10;
  assign id_10 = (1'b0 ? 1 : id_5) << id_9 & 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  id_5(
      .id_0(1), .id_1(1)
  ); module_0(
      id_4, id_4, id_4, id_4, id_4
  );
  supply0 id_6 = id_6 ? id_4 : 1;
endmodule
