Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date         : Fri Dec 22 12:23:06 2017
| Host         : mazur-W55xEU running 64-bit Ubuntu 16.04.3 LTS
| Command      : report_drc -file Main_wrapper_drc_routed.rpt -pb Main_wrapper_drc_routed.pb -rpx Main_wrapper_drc_routed.rpx
| Design       : Main_wrapper
| Device       : xc7z010clg225-1
| Speed File   : -1
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 2
+----------+----------+-------------------+------------+
| Rule     | Severity | Description       | Violations |
+----------+----------+-------------------+------------+
| PDRC-153 | Warning  | Gated clock check | 2          |
+----------+----------+-------------------+------------+

2. REPORT DETAILS
-----------------
PDRC-153#1 Warning
Gated clock check  
Net Main_i/unity_ctrl_0/U0/mem_data_in_reg[2]_i_2_n_0 is a gated clock net sourced by a combinational pin Main_i/unity_ctrl_0/U0/mem_data_in_reg[2]_i_2/O, cell Main_i/unity_ctrl_0/U0/mem_data_in_reg[2]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#2 Warning
Gated clock check  
Net Main_i/unity_ctrl_0/U0/mem_data_in_reg[7]_i_2_n_0 is a gated clock net sourced by a combinational pin Main_i/unity_ctrl_0/U0/mem_data_in_reg[7]_i_2/O, cell Main_i/unity_ctrl_0/U0/mem_data_in_reg[7]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>


