Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Apr 16 10:57:35 2023
| Host         : DESKTOP-2HQNA93 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (12)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (24)
5. checking no_input_delay (1)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (12)
-------------------------
 There are 12 register/latch pins with no clock driven by root clock pin: clk_en1/ce_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (24)
-------------------------------------------------
 There are 24 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.791        0.000                      0                  137        0.261        0.000                      0                  137        4.500        0.000                       0                    76  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.791        0.000                      0                  137        0.261        0.000                      0                  137        4.500        0.000                       0                    76  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.791ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.791ns  (required time - arrival time)
  Source:                 clk_en1/sig_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_en1/sig_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.536ns  (logic 0.947ns (20.875%)  route 3.589ns (79.125%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 14.888 - 10.000 ) 
    Source Clock Delay      (SCD):    5.185ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.633     5.185    clk_en1/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y37          FDRE                                         r  clk_en1/sig_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.456     5.641 r  clk_en1/sig_cnt_reg[3]/Q
                         net (fo=2, routed)           0.686     6.327    clk_en1/sig_cnt_reg[3]
    SLICE_X4Y37          LUT4 (Prop_lut4_I1_O)        0.124     6.451 r  clk_en1/sig_cnt[0]_i_9/O
                         net (fo=1, routed)           0.789     7.241    clk_en1/sig_cnt[0]_i_9_n_0
    SLICE_X4Y40          LUT6 (Prop_lut6_I3_O)        0.124     7.365 r  clk_en1/sig_cnt[0]_i_5/O
                         net (fo=1, routed)           0.563     7.928    clk_en1/sig_cnt[0]_i_5_n_0
    SLICE_X4Y43          LUT6 (Prop_lut6_I1_O)        0.124     8.052 r  clk_en1/sig_cnt[0]_i_3/O
                         net (fo=2, routed)           0.499     8.551    clk_en1/sig_cnt[0]_i_3_n_0
    SLICE_X4Y43          LUT2 (Prop_lut2_I1_O)        0.119     8.670 r  clk_en1/sig_cnt[0]_i_1/O
                         net (fo=31, routed)          1.051     9.721    clk_en1/sig_cnt[0]_i_1_n_0
    SLICE_X5Y37          FDRE                                         r  clk_en1/sig_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.516    14.888    clk_en1/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y37          FDRE                                         r  clk_en1/sig_cnt_reg[0]/C
                         clock pessimism              0.297    15.185    
                         clock uncertainty           -0.035    15.149    
    SLICE_X5Y37          FDRE (Setup_fdre_C_R)       -0.637    14.512    clk_en1/sig_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.512    
                         arrival time                          -9.721    
  -------------------------------------------------------------------
                         slack                                  4.791    

Slack (MET) :             4.791ns  (required time - arrival time)
  Source:                 clk_en1/sig_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_en1/sig_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.536ns  (logic 0.947ns (20.875%)  route 3.589ns (79.125%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 14.888 - 10.000 ) 
    Source Clock Delay      (SCD):    5.185ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.633     5.185    clk_en1/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y37          FDRE                                         r  clk_en1/sig_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.456     5.641 r  clk_en1/sig_cnt_reg[3]/Q
                         net (fo=2, routed)           0.686     6.327    clk_en1/sig_cnt_reg[3]
    SLICE_X4Y37          LUT4 (Prop_lut4_I1_O)        0.124     6.451 r  clk_en1/sig_cnt[0]_i_9/O
                         net (fo=1, routed)           0.789     7.241    clk_en1/sig_cnt[0]_i_9_n_0
    SLICE_X4Y40          LUT6 (Prop_lut6_I3_O)        0.124     7.365 r  clk_en1/sig_cnt[0]_i_5/O
                         net (fo=1, routed)           0.563     7.928    clk_en1/sig_cnt[0]_i_5_n_0
    SLICE_X4Y43          LUT6 (Prop_lut6_I1_O)        0.124     8.052 r  clk_en1/sig_cnt[0]_i_3/O
                         net (fo=2, routed)           0.499     8.551    clk_en1/sig_cnt[0]_i_3_n_0
    SLICE_X4Y43          LUT2 (Prop_lut2_I1_O)        0.119     8.670 r  clk_en1/sig_cnt[0]_i_1/O
                         net (fo=31, routed)          1.051     9.721    clk_en1/sig_cnt[0]_i_1_n_0
    SLICE_X5Y37          FDRE                                         r  clk_en1/sig_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.516    14.888    clk_en1/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y37          FDRE                                         r  clk_en1/sig_cnt_reg[1]/C
                         clock pessimism              0.297    15.185    
                         clock uncertainty           -0.035    15.149    
    SLICE_X5Y37          FDRE (Setup_fdre_C_R)       -0.637    14.512    clk_en1/sig_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.512    
                         arrival time                          -9.721    
  -------------------------------------------------------------------
                         slack                                  4.791    

Slack (MET) :             4.791ns  (required time - arrival time)
  Source:                 clk_en1/sig_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_en1/sig_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.536ns  (logic 0.947ns (20.875%)  route 3.589ns (79.125%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 14.888 - 10.000 ) 
    Source Clock Delay      (SCD):    5.185ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.633     5.185    clk_en1/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y37          FDRE                                         r  clk_en1/sig_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.456     5.641 r  clk_en1/sig_cnt_reg[3]/Q
                         net (fo=2, routed)           0.686     6.327    clk_en1/sig_cnt_reg[3]
    SLICE_X4Y37          LUT4 (Prop_lut4_I1_O)        0.124     6.451 r  clk_en1/sig_cnt[0]_i_9/O
                         net (fo=1, routed)           0.789     7.241    clk_en1/sig_cnt[0]_i_9_n_0
    SLICE_X4Y40          LUT6 (Prop_lut6_I3_O)        0.124     7.365 r  clk_en1/sig_cnt[0]_i_5/O
                         net (fo=1, routed)           0.563     7.928    clk_en1/sig_cnt[0]_i_5_n_0
    SLICE_X4Y43          LUT6 (Prop_lut6_I1_O)        0.124     8.052 r  clk_en1/sig_cnt[0]_i_3/O
                         net (fo=2, routed)           0.499     8.551    clk_en1/sig_cnt[0]_i_3_n_0
    SLICE_X4Y43          LUT2 (Prop_lut2_I1_O)        0.119     8.670 r  clk_en1/sig_cnt[0]_i_1/O
                         net (fo=31, routed)          1.051     9.721    clk_en1/sig_cnt[0]_i_1_n_0
    SLICE_X5Y37          FDRE                                         r  clk_en1/sig_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.516    14.888    clk_en1/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y37          FDRE                                         r  clk_en1/sig_cnt_reg[2]/C
                         clock pessimism              0.297    15.185    
                         clock uncertainty           -0.035    15.149    
    SLICE_X5Y37          FDRE (Setup_fdre_C_R)       -0.637    14.512    clk_en1/sig_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.512    
                         arrival time                          -9.721    
  -------------------------------------------------------------------
                         slack                                  4.791    

Slack (MET) :             4.791ns  (required time - arrival time)
  Source:                 clk_en1/sig_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_en1/sig_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.536ns  (logic 0.947ns (20.875%)  route 3.589ns (79.125%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 14.888 - 10.000 ) 
    Source Clock Delay      (SCD):    5.185ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.633     5.185    clk_en1/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y37          FDRE                                         r  clk_en1/sig_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.456     5.641 r  clk_en1/sig_cnt_reg[3]/Q
                         net (fo=2, routed)           0.686     6.327    clk_en1/sig_cnt_reg[3]
    SLICE_X4Y37          LUT4 (Prop_lut4_I1_O)        0.124     6.451 r  clk_en1/sig_cnt[0]_i_9/O
                         net (fo=1, routed)           0.789     7.241    clk_en1/sig_cnt[0]_i_9_n_0
    SLICE_X4Y40          LUT6 (Prop_lut6_I3_O)        0.124     7.365 r  clk_en1/sig_cnt[0]_i_5/O
                         net (fo=1, routed)           0.563     7.928    clk_en1/sig_cnt[0]_i_5_n_0
    SLICE_X4Y43          LUT6 (Prop_lut6_I1_O)        0.124     8.052 r  clk_en1/sig_cnt[0]_i_3/O
                         net (fo=2, routed)           0.499     8.551    clk_en1/sig_cnt[0]_i_3_n_0
    SLICE_X4Y43          LUT2 (Prop_lut2_I1_O)        0.119     8.670 r  clk_en1/sig_cnt[0]_i_1/O
                         net (fo=31, routed)          1.051     9.721    clk_en1/sig_cnt[0]_i_1_n_0
    SLICE_X5Y37          FDRE                                         r  clk_en1/sig_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.516    14.888    clk_en1/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y37          FDRE                                         r  clk_en1/sig_cnt_reg[3]/C
                         clock pessimism              0.297    15.185    
                         clock uncertainty           -0.035    15.149    
    SLICE_X5Y37          FDRE (Setup_fdre_C_R)       -0.637    14.512    clk_en1/sig_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         14.512    
                         arrival time                          -9.721    
  -------------------------------------------------------------------
                         slack                                  4.791    

Slack (MET) :             4.909ns  (required time - arrival time)
  Source:                 clk_en1/sig_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_en1/sig_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.395ns  (logic 0.947ns (21.545%)  route 3.448ns (78.455%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 14.890 - 10.000 ) 
    Source Clock Delay      (SCD):    5.185ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.633     5.185    clk_en1/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y37          FDRE                                         r  clk_en1/sig_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.456     5.641 r  clk_en1/sig_cnt_reg[3]/Q
                         net (fo=2, routed)           0.686     6.327    clk_en1/sig_cnt_reg[3]
    SLICE_X4Y37          LUT4 (Prop_lut4_I1_O)        0.124     6.451 r  clk_en1/sig_cnt[0]_i_9/O
                         net (fo=1, routed)           0.789     7.241    clk_en1/sig_cnt[0]_i_9_n_0
    SLICE_X4Y40          LUT6 (Prop_lut6_I3_O)        0.124     7.365 r  clk_en1/sig_cnt[0]_i_5/O
                         net (fo=1, routed)           0.563     7.928    clk_en1/sig_cnt[0]_i_5_n_0
    SLICE_X4Y43          LUT6 (Prop_lut6_I1_O)        0.124     8.052 r  clk_en1/sig_cnt[0]_i_3/O
                         net (fo=2, routed)           0.499     8.551    clk_en1/sig_cnt[0]_i_3_n_0
    SLICE_X4Y43          LUT2 (Prop_lut2_I1_O)        0.119     8.670 r  clk_en1/sig_cnt[0]_i_1/O
                         net (fo=31, routed)          0.910     9.580    clk_en1/sig_cnt[0]_i_1_n_0
    SLICE_X5Y39          FDRE                                         r  clk_en1/sig_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.518    14.890    clk_en1/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y39          FDRE                                         r  clk_en1/sig_cnt_reg[10]/C
                         clock pessimism              0.272    15.162    
                         clock uncertainty           -0.035    15.126    
    SLICE_X5Y39          FDRE (Setup_fdre_C_R)       -0.637    14.489    clk_en1/sig_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         14.489    
                         arrival time                          -9.580    
  -------------------------------------------------------------------
                         slack                                  4.909    

Slack (MET) :             4.909ns  (required time - arrival time)
  Source:                 clk_en1/sig_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_en1/sig_cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.395ns  (logic 0.947ns (21.545%)  route 3.448ns (78.455%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 14.890 - 10.000 ) 
    Source Clock Delay      (SCD):    5.185ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.633     5.185    clk_en1/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y37          FDRE                                         r  clk_en1/sig_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.456     5.641 r  clk_en1/sig_cnt_reg[3]/Q
                         net (fo=2, routed)           0.686     6.327    clk_en1/sig_cnt_reg[3]
    SLICE_X4Y37          LUT4 (Prop_lut4_I1_O)        0.124     6.451 r  clk_en1/sig_cnt[0]_i_9/O
                         net (fo=1, routed)           0.789     7.241    clk_en1/sig_cnt[0]_i_9_n_0
    SLICE_X4Y40          LUT6 (Prop_lut6_I3_O)        0.124     7.365 r  clk_en1/sig_cnt[0]_i_5/O
                         net (fo=1, routed)           0.563     7.928    clk_en1/sig_cnt[0]_i_5_n_0
    SLICE_X4Y43          LUT6 (Prop_lut6_I1_O)        0.124     8.052 r  clk_en1/sig_cnt[0]_i_3/O
                         net (fo=2, routed)           0.499     8.551    clk_en1/sig_cnt[0]_i_3_n_0
    SLICE_X4Y43          LUT2 (Prop_lut2_I1_O)        0.119     8.670 r  clk_en1/sig_cnt[0]_i_1/O
                         net (fo=31, routed)          0.910     9.580    clk_en1/sig_cnt[0]_i_1_n_0
    SLICE_X5Y39          FDRE                                         r  clk_en1/sig_cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.518    14.890    clk_en1/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y39          FDRE                                         r  clk_en1/sig_cnt_reg[11]/C
                         clock pessimism              0.272    15.162    
                         clock uncertainty           -0.035    15.126    
    SLICE_X5Y39          FDRE (Setup_fdre_C_R)       -0.637    14.489    clk_en1/sig_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         14.489    
                         arrival time                          -9.580    
  -------------------------------------------------------------------
                         slack                                  4.909    

Slack (MET) :             4.909ns  (required time - arrival time)
  Source:                 clk_en1/sig_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_en1/sig_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.395ns  (logic 0.947ns (21.545%)  route 3.448ns (78.455%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 14.890 - 10.000 ) 
    Source Clock Delay      (SCD):    5.185ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.633     5.185    clk_en1/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y37          FDRE                                         r  clk_en1/sig_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.456     5.641 r  clk_en1/sig_cnt_reg[3]/Q
                         net (fo=2, routed)           0.686     6.327    clk_en1/sig_cnt_reg[3]
    SLICE_X4Y37          LUT4 (Prop_lut4_I1_O)        0.124     6.451 r  clk_en1/sig_cnt[0]_i_9/O
                         net (fo=1, routed)           0.789     7.241    clk_en1/sig_cnt[0]_i_9_n_0
    SLICE_X4Y40          LUT6 (Prop_lut6_I3_O)        0.124     7.365 r  clk_en1/sig_cnt[0]_i_5/O
                         net (fo=1, routed)           0.563     7.928    clk_en1/sig_cnt[0]_i_5_n_0
    SLICE_X4Y43          LUT6 (Prop_lut6_I1_O)        0.124     8.052 r  clk_en1/sig_cnt[0]_i_3/O
                         net (fo=2, routed)           0.499     8.551    clk_en1/sig_cnt[0]_i_3_n_0
    SLICE_X4Y43          LUT2 (Prop_lut2_I1_O)        0.119     8.670 r  clk_en1/sig_cnt[0]_i_1/O
                         net (fo=31, routed)          0.910     9.580    clk_en1/sig_cnt[0]_i_1_n_0
    SLICE_X5Y39          FDRE                                         r  clk_en1/sig_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.518    14.890    clk_en1/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y39          FDRE                                         r  clk_en1/sig_cnt_reg[8]/C
                         clock pessimism              0.272    15.162    
                         clock uncertainty           -0.035    15.126    
    SLICE_X5Y39          FDRE (Setup_fdre_C_R)       -0.637    14.489    clk_en1/sig_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         14.489    
                         arrival time                          -9.580    
  -------------------------------------------------------------------
                         slack                                  4.909    

Slack (MET) :             4.909ns  (required time - arrival time)
  Source:                 clk_en1/sig_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_en1/sig_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.395ns  (logic 0.947ns (21.545%)  route 3.448ns (78.455%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 14.890 - 10.000 ) 
    Source Clock Delay      (SCD):    5.185ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.633     5.185    clk_en1/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y37          FDRE                                         r  clk_en1/sig_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.456     5.641 r  clk_en1/sig_cnt_reg[3]/Q
                         net (fo=2, routed)           0.686     6.327    clk_en1/sig_cnt_reg[3]
    SLICE_X4Y37          LUT4 (Prop_lut4_I1_O)        0.124     6.451 r  clk_en1/sig_cnt[0]_i_9/O
                         net (fo=1, routed)           0.789     7.241    clk_en1/sig_cnt[0]_i_9_n_0
    SLICE_X4Y40          LUT6 (Prop_lut6_I3_O)        0.124     7.365 r  clk_en1/sig_cnt[0]_i_5/O
                         net (fo=1, routed)           0.563     7.928    clk_en1/sig_cnt[0]_i_5_n_0
    SLICE_X4Y43          LUT6 (Prop_lut6_I1_O)        0.124     8.052 r  clk_en1/sig_cnt[0]_i_3/O
                         net (fo=2, routed)           0.499     8.551    clk_en1/sig_cnt[0]_i_3_n_0
    SLICE_X4Y43          LUT2 (Prop_lut2_I1_O)        0.119     8.670 r  clk_en1/sig_cnt[0]_i_1/O
                         net (fo=31, routed)          0.910     9.580    clk_en1/sig_cnt[0]_i_1_n_0
    SLICE_X5Y39          FDRE                                         r  clk_en1/sig_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.518    14.890    clk_en1/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y39          FDRE                                         r  clk_en1/sig_cnt_reg[9]/C
                         clock pessimism              0.272    15.162    
                         clock uncertainty           -0.035    15.126    
    SLICE_X5Y39          FDRE (Setup_fdre_C_R)       -0.637    14.489    clk_en1/sig_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         14.489    
                         arrival time                          -9.580    
  -------------------------------------------------------------------
                         slack                                  4.909    

Slack (MET) :             4.935ns  (required time - arrival time)
  Source:                 clk_en1/sig_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_en1/sig_cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.369ns  (logic 0.947ns (21.674%)  route 3.422ns (78.326%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 14.890 - 10.000 ) 
    Source Clock Delay      (SCD):    5.185ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.633     5.185    clk_en1/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y37          FDRE                                         r  clk_en1/sig_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.456     5.641 r  clk_en1/sig_cnt_reg[3]/Q
                         net (fo=2, routed)           0.686     6.327    clk_en1/sig_cnt_reg[3]
    SLICE_X4Y37          LUT4 (Prop_lut4_I1_O)        0.124     6.451 r  clk_en1/sig_cnt[0]_i_9/O
                         net (fo=1, routed)           0.789     7.241    clk_en1/sig_cnt[0]_i_9_n_0
    SLICE_X4Y40          LUT6 (Prop_lut6_I3_O)        0.124     7.365 r  clk_en1/sig_cnt[0]_i_5/O
                         net (fo=1, routed)           0.563     7.928    clk_en1/sig_cnt[0]_i_5_n_0
    SLICE_X4Y43          LUT6 (Prop_lut6_I1_O)        0.124     8.052 r  clk_en1/sig_cnt[0]_i_3/O
                         net (fo=2, routed)           0.499     8.551    clk_en1/sig_cnt[0]_i_3_n_0
    SLICE_X4Y43          LUT2 (Prop_lut2_I1_O)        0.119     8.670 r  clk_en1/sig_cnt[0]_i_1/O
                         net (fo=31, routed)          0.884     9.554    clk_en1/sig_cnt[0]_i_1_n_0
    SLICE_X5Y40          FDRE                                         r  clk_en1/sig_cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.518    14.890    clk_en1/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y40          FDRE                                         r  clk_en1/sig_cnt_reg[12]/C
                         clock pessimism              0.272    15.162    
                         clock uncertainty           -0.035    15.126    
    SLICE_X5Y40          FDRE (Setup_fdre_C_R)       -0.637    14.489    clk_en1/sig_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         14.489    
                         arrival time                          -9.554    
  -------------------------------------------------------------------
                         slack                                  4.935    

Slack (MET) :             4.935ns  (required time - arrival time)
  Source:                 clk_en1/sig_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_en1/sig_cnt_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.369ns  (logic 0.947ns (21.674%)  route 3.422ns (78.326%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 14.890 - 10.000 ) 
    Source Clock Delay      (SCD):    5.185ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.633     5.185    clk_en1/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y37          FDRE                                         r  clk_en1/sig_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.456     5.641 r  clk_en1/sig_cnt_reg[3]/Q
                         net (fo=2, routed)           0.686     6.327    clk_en1/sig_cnt_reg[3]
    SLICE_X4Y37          LUT4 (Prop_lut4_I1_O)        0.124     6.451 r  clk_en1/sig_cnt[0]_i_9/O
                         net (fo=1, routed)           0.789     7.241    clk_en1/sig_cnt[0]_i_9_n_0
    SLICE_X4Y40          LUT6 (Prop_lut6_I3_O)        0.124     7.365 r  clk_en1/sig_cnt[0]_i_5/O
                         net (fo=1, routed)           0.563     7.928    clk_en1/sig_cnt[0]_i_5_n_0
    SLICE_X4Y43          LUT6 (Prop_lut6_I1_O)        0.124     8.052 r  clk_en1/sig_cnt[0]_i_3/O
                         net (fo=2, routed)           0.499     8.551    clk_en1/sig_cnt[0]_i_3_n_0
    SLICE_X4Y43          LUT2 (Prop_lut2_I1_O)        0.119     8.670 r  clk_en1/sig_cnt[0]_i_1/O
                         net (fo=31, routed)          0.884     9.554    clk_en1/sig_cnt[0]_i_1_n_0
    SLICE_X5Y40          FDRE                                         r  clk_en1/sig_cnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.518    14.890    clk_en1/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y40          FDRE                                         r  clk_en1/sig_cnt_reg[13]/C
                         clock pessimism              0.272    15.162    
                         clock uncertainty           -0.035    15.126    
    SLICE_X5Y40          FDRE (Setup_fdre_C_R)       -0.637    14.489    clk_en1/sig_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         14.489    
                         arrival time                          -9.554    
  -------------------------------------------------------------------
                         slack                                  4.935    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 driver_seg_4/clk_en0/sig_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/sig_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.596     1.509    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y41          FDRE                                         r  driver_seg_4/clk_en0/sig_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  driver_seg_4/clk_en0/sig_cnt_reg[11]/Q
                         net (fo=2, routed)           0.117     1.767    driver_seg_4/clk_en0/sig_cnt_reg[11]
    SLICE_X1Y41          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.875 r  driver_seg_4/clk_en0/sig_cnt_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.875    driver_seg_4/clk_en0/sig_cnt_reg[8]_i_1__0_n_4
    SLICE_X1Y41          FDRE                                         r  driver_seg_4/clk_en0/sig_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.867     2.025    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y41          FDRE                                         r  driver_seg_4/clk_en0/sig_cnt_reg[11]/C
                         clock pessimism             -0.516     1.509    
    SLICE_X1Y41          FDRE (Hold_fdre_C_D)         0.105     1.614    driver_seg_4/clk_en0/sig_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 driver_seg_4/clk_en0/sig_cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/sig_cnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.597     1.510    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y44          FDRE                                         r  driver_seg_4/clk_en0/sig_cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  driver_seg_4/clk_en0/sig_cnt_reg[23]/Q
                         net (fo=2, routed)           0.117     1.769    driver_seg_4/clk_en0/sig_cnt_reg[23]
    SLICE_X1Y44          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.877 r  driver_seg_4/clk_en0/sig_cnt_reg[20]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.877    driver_seg_4/clk_en0/sig_cnt_reg[20]_i_1__0_n_4
    SLICE_X1Y44          FDRE                                         r  driver_seg_4/clk_en0/sig_cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.868     2.026    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y44          FDRE                                         r  driver_seg_4/clk_en0/sig_cnt_reg[23]/C
                         clock pessimism             -0.516     1.510    
    SLICE_X1Y44          FDRE (Hold_fdre_C_D)         0.105     1.615    driver_seg_4/clk_en0/sig_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 driver_seg_4/clk_en0/sig_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/sig_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.595     1.508    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y39          FDRE                                         r  driver_seg_4/clk_en0/sig_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  driver_seg_4/clk_en0/sig_cnt_reg[3]/Q
                         net (fo=2, routed)           0.117     1.767    driver_seg_4/clk_en0/sig_cnt_reg[3]
    SLICE_X1Y39          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.875 r  driver_seg_4/clk_en0/sig_cnt_reg[0]_i_2__0/O[3]
                         net (fo=1, routed)           0.000     1.875    driver_seg_4/clk_en0/sig_cnt_reg[0]_i_2__0_n_4
    SLICE_X1Y39          FDRE                                         r  driver_seg_4/clk_en0/sig_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.866     2.024    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y39          FDRE                                         r  driver_seg_4/clk_en0/sig_cnt_reg[3]/C
                         clock pessimism             -0.516     1.508    
    SLICE_X1Y39          FDRE (Hold_fdre_C_D)         0.105     1.613    driver_seg_4/clk_en0/sig_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_en1/sig_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_en1/sig_cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.594     1.507    clk_en1/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y40          FDRE                                         r  clk_en1/sig_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  clk_en1/sig_cnt_reg[15]/Q
                         net (fo=2, routed)           0.119     1.768    clk_en1/sig_cnt_reg[15]
    SLICE_X5Y40          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.876 r  clk_en1/sig_cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.876    clk_en1/sig_cnt_reg[12]_i_1_n_4
    SLICE_X5Y40          FDRE                                         r  clk_en1/sig_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.865     2.023    clk_en1/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y40          FDRE                                         r  clk_en1/sig_cnt_reg[15]/C
                         clock pessimism             -0.516     1.507    
    SLICE_X5Y40          FDRE (Hold_fdre_C_D)         0.105     1.612    clk_en1/sig_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_en1/sig_cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_en1/sig_cnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.594     1.507    clk_en1/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y42          FDRE                                         r  clk_en1/sig_cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  clk_en1/sig_cnt_reg[23]/Q
                         net (fo=2, routed)           0.119     1.768    clk_en1/sig_cnt_reg[23]
    SLICE_X5Y42          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.876 r  clk_en1/sig_cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.876    clk_en1/sig_cnt_reg[20]_i_1_n_4
    SLICE_X5Y42          FDRE                                         r  clk_en1/sig_cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.865     2.023    clk_en1/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y42          FDRE                                         r  clk_en1/sig_cnt_reg[23]/C
                         clock pessimism             -0.516     1.507    
    SLICE_X5Y42          FDRE (Hold_fdre_C_D)         0.105     1.612    clk_en1/sig_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_en1/sig_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_en1/sig_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.592     1.505    clk_en1/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y37          FDRE                                         r  clk_en1/sig_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.141     1.646 r  clk_en1/sig_cnt_reg[3]/Q
                         net (fo=2, routed)           0.119     1.766    clk_en1/sig_cnt_reg[3]
    SLICE_X5Y37          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.874 r  clk_en1/sig_cnt_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.874    clk_en1/sig_cnt_reg[0]_i_2_n_4
    SLICE_X5Y37          FDRE                                         r  clk_en1/sig_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.862     2.020    clk_en1/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y37          FDRE                                         r  clk_en1/sig_cnt_reg[3]/C
                         clock pessimism             -0.515     1.505    
    SLICE_X5Y37          FDRE (Hold_fdre_C_D)         0.105     1.610    clk_en1/sig_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 driver_seg_4/clk_en0/sig_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/sig_cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.596     1.509    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y42          FDRE                                         r  driver_seg_4/clk_en0/sig_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  driver_seg_4/clk_en0/sig_cnt_reg[15]/Q
                         net (fo=2, routed)           0.119     1.770    driver_seg_4/clk_en0/sig_cnt_reg[15]
    SLICE_X1Y42          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.878 r  driver_seg_4/clk_en0/sig_cnt_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.878    driver_seg_4/clk_en0/sig_cnt_reg[12]_i_1__0_n_4
    SLICE_X1Y42          FDRE                                         r  driver_seg_4/clk_en0/sig_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.867     2.025    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y42          FDRE                                         r  driver_seg_4/clk_en0/sig_cnt_reg[15]/C
                         clock pessimism             -0.516     1.509    
    SLICE_X1Y42          FDRE (Hold_fdre_C_D)         0.105     1.614    driver_seg_4/clk_en0/sig_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 driver_seg_4/clk_en0/sig_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/sig_cnt_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.597     1.510    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y45          FDRE                                         r  driver_seg_4/clk_en0/sig_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y45          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  driver_seg_4/clk_en0/sig_cnt_reg[27]/Q
                         net (fo=2, routed)           0.119     1.771    driver_seg_4/clk_en0/sig_cnt_reg[27]
    SLICE_X1Y45          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.879 r  driver_seg_4/clk_en0/sig_cnt_reg[24]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.879    driver_seg_4/clk_en0/sig_cnt_reg[24]_i_1__0_n_4
    SLICE_X1Y45          FDRE                                         r  driver_seg_4/clk_en0/sig_cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.868     2.026    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y45          FDRE                                         r  driver_seg_4/clk_en0/sig_cnt_reg[27]/C
                         clock pessimism             -0.516     1.510    
    SLICE_X1Y45          FDRE (Hold_fdre_C_D)         0.105     1.615    driver_seg_4/clk_en0/sig_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 driver_seg_4/clk_en0/sig_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/sig_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.596     1.509    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y40          FDRE                                         r  driver_seg_4/clk_en0/sig_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  driver_seg_4/clk_en0/sig_cnt_reg[7]/Q
                         net (fo=2, routed)           0.119     1.770    driver_seg_4/clk_en0/sig_cnt_reg[7]
    SLICE_X1Y40          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.878 r  driver_seg_4/clk_en0/sig_cnt_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.878    driver_seg_4/clk_en0/sig_cnt_reg[4]_i_1__0_n_4
    SLICE_X1Y40          FDRE                                         r  driver_seg_4/clk_en0/sig_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.867     2.025    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y40          FDRE                                         r  driver_seg_4/clk_en0/sig_cnt_reg[7]/C
                         clock pessimism             -0.516     1.509    
    SLICE_X1Y40          FDRE (Hold_fdre_C_D)         0.105     1.614    driver_seg_4/clk_en0/sig_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_en1/sig_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_en1/sig_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.593     1.506    clk_en1/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y39          FDRE                                         r  clk_en1/sig_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  clk_en1/sig_cnt_reg[11]/Q
                         net (fo=2, routed)           0.119     1.767    clk_en1/sig_cnt_reg[11]
    SLICE_X5Y39          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.875 r  clk_en1/sig_cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.875    clk_en1/sig_cnt_reg[8]_i_1_n_4
    SLICE_X5Y39          FDRE                                         r  clk_en1/sig_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.864     2.022    clk_en1/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y39          FDRE                                         r  clk_en1/sig_cnt_reg[11]/C
                         clock pessimism             -0.516     1.506    
    SLICE_X5Y39          FDRE (Hold_fdre_C_D)         0.105     1.611    clk_en1/sig_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y43     clk_en1/ce_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y39     clk_en1/sig_cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y39     clk_en1/sig_cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y40     clk_en1/sig_cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y40     clk_en1/sig_cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y40     clk_en1/sig_cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y40     clk_en1/sig_cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y41     clk_en1/sig_cnt_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y41     clk_en1/sig_cnt_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y37     clk_en1/sig_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y37     clk_en1/sig_cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y37     clk_en1/sig_cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y43     driver_seg_4/bin_cnt0/sig_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y43     driver_seg_4/bin_cnt0/sig_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y43     driver_seg_4/clk_en0/ce_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y43     driver_seg_4/clk_en0/sig_cnt_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y43     driver_seg_4/clk_en0/sig_cnt_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y43     driver_seg_4/clk_en0/sig_cnt_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y43     driver_seg_4/clk_en0/sig_cnt_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y43     clk_en1/ce_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y43     clk_en1/sig_cnt_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y43     clk_en1/sig_cnt_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y43     clk_en1/sig_cnt_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y43     clk_en1/sig_cnt_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y44     clk_en1/sig_cnt_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y44     clk_en1/sig_cnt_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y44     clk_en1/sig_cnt_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y43     driver_seg_4/bin_cnt0/sig_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y43     driver_seg_4/bin_cnt0/sig_cnt_reg[1]/C



