timestamp 1731078594
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
use flip_flop_5 flip_flop_5_1 -1 0 10644 0 -1 208
use flip_flop_5 flip_flop_5_0 1 0 1318 0 1 3340
use buf buf_0 -1 0 2036 0 -1 2540
port "CF[4]" 28 8608 922 8644 956 m2
port "CF[3]" 27 6676 920 6712 954 m2
port "CF[2]" 26 4746 918 4782 952 m2
port "CF[1]" 25 2810 928 2846 962 m2
port "CLKS" 17 -72 1940 -72 1940 m2
port "RDY" 16 -80 2054 -80 2054 m2
port "CF[5]" 29 10706 2564 10734 2596 m2
port "CF[6]" 30 9122 2548 9150 2580 m2
port "CF[7]" 31 7192 2560 7220 2592 m2
port "CF[8]" 32 5264 2560 5292 2592 m2
port "CF[9]" 34 3332 2562 3360 2594 m2
port "EN" 0 -60 2216 -60 2216 m2
port "VSSD" 3 -76 1768 -76 1768 m1
port "CF[0]" 24 1234 934 1270 968 m2
port "FINAL" 18 -142 1538 -142 1538 m2
port "VDDD" 4 -152 1228 -152 1228 m1
node "CF[4]" 0 0 8608 922 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "CF[3]" 0 0 6676 920 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "CF[2]" 0 0 4746 918 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "CF[1]" 0 0 2810 928 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m2_1612_1581#" 0 0 1612 1581 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "CLKS" 0 0 -72 1940 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m2_3051_2032#" 0 0 3051 2032 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "RDY" 0 0 -80 2054 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "CF[5]" 0 0 10706 2564 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "CF[6]" 0 0 9122 2548 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "CF[7]" 0 0 7192 2560 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "CF[8]" 0 0 5264 2560 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "CF[9]" 0 0 3332 2562 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "EN" 0 0 -60 2216 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "VSSD" 0 0 -76 1768 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "CF[0]" 0 0 1234 934 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "FINAL" 0 0 -142 1538 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "VDDD" 0 0 -152 1228 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "w_124_2035#" 0 0 124 2035 nw 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
substrate "a_124_1863#" 0 0 124 1863 ppd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "flip_flop_5_0/x6/VGND" "flip_flop_5_1/x1/VGND" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "flip_flop_5_1/x1/VGND" "flip_flop_5_0/x4/VGND"
merge "flip_flop_5_0/x4/VGND" "flip_flop_5_1/x2/VGND"
merge "flip_flop_5_1/x2/VGND" "flip_flop_5_0/x3/VGND"
merge "flip_flop_5_0/x3/VGND" "flip_flop_5_1/x3/VGND"
merge "flip_flop_5_1/x3/VGND" "flip_flop_5_0/x2/VGND"
merge "flip_flop_5_0/x2/VGND" "flip_flop_5_1/x4/VGND"
merge "flip_flop_5_1/x4/VGND" "buf_0/VSUBS"
merge "buf_0/VSUBS" "buf_0/x5/VGND"
merge "buf_0/x5/VGND" "flip_flop_5_0/VSUBS"
merge "flip_flop_5_0/VSUBS" "flip_flop_5_1/VSUBS"
merge "flip_flop_5_1/VSUBS" "a_124_1863#"
merge "a_124_1863#" "VSSD"
merge "VSSD" "flip_flop_5_0/x1/VGND"
merge "flip_flop_5_0/x1/VGND" "flip_flop_5_1/x6/VGND"
merge "flip_flop_5_0/x1/RESET_B" "flip_flop_5_1/x6/RESET_B" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "flip_flop_5_1/x6/RESET_B" "m2_1612_1581#"
merge "flip_flop_5_0/x6/VPB" "flip_flop_5_1/x1/VPWR" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "flip_flop_5_1/x1/VPWR" "flip_flop_5_1/x1/VPB"
merge "flip_flop_5_1/x1/VPB" "flip_flop_5_0/x6/VPWR"
merge "flip_flop_5_0/x6/VPWR" "flip_flop_5_0/x4/VPWR"
merge "flip_flop_5_0/x4/VPWR" "flip_flop_5_0/x3/VPWR"
merge "flip_flop_5_0/x3/VPWR" "flip_flop_5_0/x2/VPWR"
merge "flip_flop_5_0/x2/VPWR" "flip_flop_5_0/x1/VPWR"
merge "flip_flop_5_0/x1/VPWR" "flip_flop_5_0/x1/VPB"
merge "flip_flop_5_0/x1/VPB" "w_124_2035#"
merge "buf_0/x5/X" "FINAL" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "buf_0/x5/VPWR" "flip_flop_5_1/x6/VPWR" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "flip_flop_5_1/x6/VPWR" "buf_0/x5/VPB"
merge "buf_0/x5/VPB" "flip_flop_5_1/x6/VPB"
merge "flip_flop_5_1/x6/VPB" "VDDD"
merge "flip_flop_5_0/x3/D" "CF[8]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "flip_flop_5_0/D" "EN" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "flip_flop_5_1/x6/D" "CF[1]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "flip_flop_5_1/x4/D" "CF[2]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "flip_flop_5_1/x2/D" "CF[4]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "flip_flop_5_0/x2/CLK" "flip_flop_5_1/x6/CLK" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "flip_flop_5_1/x6/CLK" "m2_3051_2032#"
merge "flip_flop_5_0/x6/D" "CF[6]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "flip_flop_5_0/RESET_B" "CLKS" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "flip_flop_5_1/x6/Q" "buf_0/x5/A" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "buf_0/x5/A" "CF[0]"
merge "flip_flop_5_0/x4/D" "CF[7]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "flip_flop_5_0/x2/D" "CF[9]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "flip_flop_5_0/CLK" "RDY" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "flip_flop_5_0/x6/Q" "flip_flop_5_1/D" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "flip_flop_5_1/D" "CF[5]"
merge "flip_flop_5_1/x3/D" "CF[3]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
