// Seed: 1724903102
module module_0 (
    id_1,
    id_2,
    id_3
);
  input id_3;
  output id_2;
  input id_1;
  assign id_2 = 1;
  logic id_3;
  logic id_4, id_5;
  defparam id_6.id_7 = 1;
  logic id_8;
  assign id_8 = id_4;
endmodule
