---
title: "CS152-lecture-20210615"
# date: 2021-06-15T13:46:03-07:00
draft: false
bookToc: true
tags: ["stream ciphers", "CHACHA20", "SSE"]
---

## Stream ciphers

A stream cipher is a function that takes

- a key {{<k>}} k {{</k>}}
- a nonce {{<k>}} n {{</k>}}

{{<k display>}}
\begin{aligned}
    \underbrace{\{0,1\}^k}_\text{key} \times \underbrace{\{0,1\}^n}_\text{nonce} \to \underbrace{\{0,1\}^*}_\text{key stream}
\end{aligned}
{{</k>}}

{{< hint info >}}
Note on notation: a set raised to an asterisk {{<k>}} * {{</k>}} the strings 0 or more length
that can be made from the set items.
{{< /hint >}}

![image_2021-06-15-14-17-32](/notes/image_2021-06-15-14-17-32.png)

Our ciphertext is acquired via

{{<k display>}}
\begin{aligned}
    \text{ciphertext} = \text{plaintext } \oplus \text{ key stream}
\end{aligned}
{{</k>}}

and plaintext (when decrypting) is obtained via

{{<k display>}}
\begin{aligned}
    \text{plaintext} = \text{ciphertext } \oplus \text{ key stream}
\end{aligned}
{{</k>}}

### CHACHA20

The most popular stream cipher.

{{< hint info >}}
[OpenSSL ciphersuites](https://wiki.openssl.org/index.php/TLS1.3#Ciphersuites)
{{< /hint >}}

Note that the top 3 used ciphersuites are either AES or CHACHA20

CHACHA20 is a stream cipher (AES is a block cipher).

The CHACHA permutation takes in 64 bytes and produces 64 bytes.

The 64 byte block is the concatentation of

```
16B constant || 32B key || 8B nonce || 8B counter
```

![image_2021-06-15-14-22-27](/notes/image_2021-06-15-14-22-27.png)

The entire block is added to the output of the permutation.
The counter will continue to increment on each iteration of 64 bytes.
The constant is added so that a 0 input doesn't lead to a 0 output.

Note, CTR and OFB are stream ciphers

## SIMD â€“ single instruction multiple data

Recall that our `perm384` takes 12 `uint32_t`s,

![image_2021-06-15-14-34-11](/notes/image_2021-06-15-14-34-11.png)

If we think of the 12 values as a matrix, we scramble them columnwise

![image_2021-06-15-14-34-47](/notes/image_2021-06-15-14-34-47.png)

Each column being scrambled are only being scrambled with themselves, so they can be done in parallel.
This is where SIMD comes in, we can have a single wide register and think of it as our partitioned data.
Then we can do the entire scramble in 1 instruction.

{{< hint info >}}
[Intel intrinsics documentation](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#techs=SSE2)
{{< /hint >}}

If we consider `add_epi16(a, b)`:

![image_2021-06-15-14-45-12](/notes/image_2021-06-15-14-45-12.png)


### `scramble` using SSE instructions

Lets change this so that it scrambles all 4 values at once.

```c
#include <stdint.h>
#include <immintrin.h>

void scramble(__m128i *a, __m128i *b, __m128i *c)
{
    // read
    __m128i ssex = _mm_loadu_si128(a);
    __m128i ssey = _mm_loadu_si128(b);
    __m128i ssez = _mm_loadu_si128(c);

    // rotate
    ssex = _mm_or_si128(_mm_slli_epi32(ssex, 24), _mm_srli_epi32(ssex, 8));
    ssey = _mm_or_si128(_mm_slli_epi32(ssey, 9), _mm_srli_epi32(ssey, 23));

    // scramble
    // *a = z ^ y ^ ((x & y) << 3);
    _mm_storeu_si128(_mm_or_si128(ssez, _mm_xor_si128(ssey, _mm_slli_epi32(_mm_and_si128(sses, ssez)))));

    // left to reader...
    // *b = y ^ x ^ ((x | z) << 1);
    // *c = x ^ (z << 1) ^ ((y & z) << 2);
}
```

![image_2021-06-15-15-18-32](/notes/image_2021-06-15-15-18-32.png)
![image_2021-06-15-15-18-47](/notes/image_2021-06-15-15-18-47.png)

While the amount of instructions isn't less when using SSE (its actually a few more), it is doing the entire scramble process in parallel.

## File reading/writing in C recap

Recap on reading/writing files in C

![image_2021-06-15-15-36-01](/notes/image_2021-06-15-15-36-01.png)
![image_2021-06-15-15-37-49](/notes/image_2021-06-15-15-37-49.png)

A useful pattern:

![image_2021-06-15-15-41-02](/notes/image_2021-06-15-15-41-02.png)
![image_2021-06-15-15-44-12](/notes/image_2021-06-15-15-44-12.png)

