// Seed: 1400497079
module module_0;
  assign id_1 = id_1 - 1;
endmodule
module module_1 (
    output wor id_0,
    input wire id_1,
    input supply0 id_2,
    input wor id_3,
    input tri0 id_4,
    output tri1 id_5,
    input tri0 id_6,
    output supply0 id_7,
    inout supply1 id_8,
    input tri id_9
);
  id_11 :
  assert property (@(posedge id_6 or id_11) 1)
  else;
  module_0();
  assign id_0  = id_1;
  assign id_11 = 1 == id_1;
endmodule
