vendor_name = ModelSim
source_file = 1, C:/Users/Educator-yly/Desktop/verilog_exercises/rom_demo/rtl/rom_top.v
source_file = 1, C:/Users/Educator-yly/Desktop/verilog_exercises/rom_demo/prj/ip/rom_sin.mif
source_file = 1, C:/Users/Educator-yly/Desktop/verilog_exercises/rom_demo/prj/ip/rom_demo.mif
source_file = 1, C:/Users/Educator-yly/Desktop/verilog_exercises/rom_demo/prj/ip/rom_1port.qip
source_file = 1, C:/Users/Educator-yly/Desktop/verilog_exercises/rom_demo/prj/ip/rom_1port.v
source_file = 1, ../stp6.stp
source_file = 1, C:/Users/Educator-yly/Desktop/verilog_exercises/rom_demo/prj/ip/sc_fifo.qip
source_file = 1, C:/Users/Educator-yly/Desktop/verilog_exercises/rom_demo/prj/ip/sc_fifo.v
source_file = 1, C:/Users/Educator-yly/Desktop/verilog_exercises/rom_demo/prj/ip/dc_fifo.qip
source_file = 1, C:/Users/Educator-yly/Desktop/verilog_exercises/rom_demo/prj/ip/dc_fifo.v
source_file = 1, C:/Users/Educator-yly/Desktop/verilog_exercises/rom_demo/prj/ip/pll_0.qip
source_file = 1, C:/Users/Educator-yly/Desktop/verilog_exercises/rom_demo/prj/ip/pll_0.v
source_file = 1, C:/Users/Educator-yly/Desktop/verilog_exercises/rom_demo/verification/testbench/pll_0_tb.v
source_file = 1, C:/Users/Educator-yly/Desktop/verilog_exercises/rom_demo/rtl/pll_top.v
source_file = 1, C:/Users/Educator-yly/Desktop/verilog_exercises/rom_demo/prj/db/rom_demo.cbx.xml
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/stratix_pll.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/stratixii_pll.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/cycloneii_pll.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/Educator-yly/Desktop/verilog_exercises/rom_demo/prj/db/pll_0_altpll.v
design_name = pll_top
instance = comp, \ows_clk0~output , ows_clk0~output, pll_top, 1
instance = comp, \ows_clk1~output , ows_clk1~output, pll_top, 1
instance = comp, \ows_clk2~output , ows_clk2~output, pll_top, 1
instance = comp, \ows_locked~output , ows_locked~output, pll_top, 1
instance = comp, \iws_reset_n~input , iws_reset_n~input, pll_top, 1
instance = comp, \iws_reset_n~inputclkctrl , iws_reset_n~inputclkctrl, pll_top, 1
instance = comp, \iws_clk_50M~input , iws_clk_50M~input, pll_top, 1
instance = comp, \u0_pll_0|altpll_component|auto_generated|pll1 , u0_pll_0|altpll_component|auto_generated|pll1, pll_top, 1
instance = comp, \u0_pll_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_ows_clk0 , u0_pll_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_ows_clk0, pll_top, 1
instance = comp, \u0_pll_0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl , u0_pll_0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl, pll_top, 1
instance = comp, \u0_pll_0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl , u0_pll_0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl, pll_top, 1
instance = comp, \u0_pll_0|altpll_component|auto_generated|pll_lock_sync~feeder , u0_pll_0|altpll_component|auto_generated|pll_lock_sync~feeder, pll_top, 1
instance = comp, \u0_pll_0|altpll_component|auto_generated|pll_lock_sync , u0_pll_0|altpll_component|auto_generated|pll_lock_sync, pll_top, 1
instance = comp, \u0_pll_0|altpll_component|auto_generated|locked , u0_pll_0|altpll_component|auto_generated|locked, pll_top, 1
