`begin_keywords "1800-2017"
`line 1 "check.sv" 1
module check(
    input clk,

`line 4 "check.sv" 0
    input [6:0] data,
    output wire open_safe
);

`line 8 "check.sv" 0
reg [6:0] memory [7:0];
reg [2:0] idx = 0;

`line 11 "check.sv" 0
wire [55:0] magic = {
    {memory[0], memory[5]},
    {memory[6], memory[2]},
    {memory[4], memory[3]},
    {memory[7], memory[1]}
};

`line 18 "check.sv" 0
wire [55:0] kittens = { magic[9:0],  magic[41:22], magic[21:10], magic[55:42] };
assign open_safe = kittens == 56'd3008192072309708;

`line 21 "check.sv" 0
always_ff @(posedge clk) begin
    memory[idx] <= data;
    idx <= idx + 5;
end

`line 26 "check.sv" 0
endmodule


`line 29 "check.sv" 2
