Analysis & Synthesis report for exp31
Mon Oct 10 16:02:30 2016
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for ram:ram0|altsyncram:altsyncram_component|altsyncram_ckc2:auto_generated
 17. Source assignments for sld_signaltap:auto_signaltap_0
 18. Parameter Settings for User Entity Instance: pll:pll0|altpll:altpll_component
 19. Parameter Settings for User Entity Instance: ThdbDA:ThdbDA0
 20. Parameter Settings for User Entity Instance: PulseHeight:PulseHeight0
 21. Parameter Settings for User Entity Instance: ram:ram0|altsyncram:altsyncram_component
 22. Parameter Settings for User Entity Instance: Spectrum:Spectrum0
 23. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 24. altpll Parameter Settings by Entity Instance
 25. altsyncram Parameter Settings by Entity Instance
 26. Port Connectivity Checks: "ram:ram0"
 27. SignalTap II Logic Analyzer Settings
 28. Post-Synthesis Netlist Statistics for Top Partition
 29. Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0
 30. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
 31. Elapsed Time Per Partition
 32. Connections to In-System Debugging Instance "auto_signaltap_0"
 33. Analysis & Synthesis Messages
 34. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Oct 10 16:02:29 2016       ;
; Quartus Prime Version              ; 15.1.0 Build 185 10/21/2015 SJ Lite Edition ;
; Revision Name                      ; exp31                                       ;
; Top-level Entity Name              ; exp31                                       ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 2,489                                       ;
;     Total combinational functions  ; 1,146                                       ;
;     Dedicated logic registers      ; 1,953                                       ;
; Total registers                    ; 1953                                        ;
; Total pins                         ; 40                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 151,552                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; exp31              ; exp31              ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                  ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                        ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------+-------------+
; exp31.v                                                            ; yes             ; User Verilog HDL File                        ; E:/PROJECTS/Quartus_lesson/exp31/exp31.v                                                            ;             ;
; ram.v                                                              ; yes             ; User Wizard-Generated File                   ; E:/PROJECTS/Quartus_lesson/exp31/ram.v                                                              ;             ;
; Spectrum.v                                                         ; yes             ; User Verilog HDL File                        ; E:/PROJECTS/Quartus_lesson/exp31/Spectrum.v                                                         ;             ;
; ThdbADFilter.v                                                     ; yes             ; User Verilog HDL File                        ; E:/PROJECTS/Quartus_lesson/exp31/ThdbADFilter.v                                                     ;             ;
; ThdbDA.v                                                           ; yes             ; User Verilog HDL File                        ; E:/PROJECTS/Quartus_lesson/exp31/ThdbDA.v                                                           ;             ;
; ThdbAD.v                                                           ; yes             ; User Verilog HDL File                        ; E:/PROJECTS/Quartus_lesson/exp31/ThdbAD.v                                                           ;             ;
; PulseHeight.v                                                      ; yes             ; User Verilog HDL File                        ; E:/PROJECTS/Quartus_lesson/exp31/PulseHeight.v                                                      ;             ;
; pll.v                                                              ; yes             ; User Wizard-Generated File                   ; E:/PROJECTS/Quartus_lesson/exp31/pll.v                                                              ;             ;
; SpectrumTest.v                                                     ; yes             ; User Verilog HDL File                        ; E:/PROJECTS/Quartus_lesson/exp31/SpectrumTest.v                                                     ;             ;
; altpll.tdf                                                         ; yes             ; Megafunction                                 ; e:/altera_lite/15.1/quartus/libraries/megafunctions/altpll.tdf                                      ;             ;
; aglobal151.inc                                                     ; yes             ; Megafunction                                 ; e:/altera_lite/15.1/quartus/libraries/megafunctions/aglobal151.inc                                  ;             ;
; stratix_pll.inc                                                    ; yes             ; Megafunction                                 ; e:/altera_lite/15.1/quartus/libraries/megafunctions/stratix_pll.inc                                 ;             ;
; stratixii_pll.inc                                                  ; yes             ; Megafunction                                 ; e:/altera_lite/15.1/quartus/libraries/megafunctions/stratixii_pll.inc                               ;             ;
; cycloneii_pll.inc                                                  ; yes             ; Megafunction                                 ; e:/altera_lite/15.1/quartus/libraries/megafunctions/cycloneii_pll.inc                               ;             ;
; db/pll_altpll.v                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/PROJECTS/Quartus_lesson/exp31/db/pll_altpll.v                                                    ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; e:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf                                  ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; e:/altera_lite/15.1/quartus/libraries/megafunctions/stratix_ram_block.inc                           ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; e:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mux.inc                                     ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; e:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_decode.inc                                  ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; e:/altera_lite/15.1/quartus/libraries/megafunctions/a_rdenreg.inc                                   ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; e:/altera_lite/15.1/quartus/libraries/megafunctions/altrom.inc                                      ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; e:/altera_lite/15.1/quartus/libraries/megafunctions/altram.inc                                      ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; e:/altera_lite/15.1/quartus/libraries/megafunctions/altdpram.inc                                    ;             ;
; db/altsyncram_ckc2.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; E:/PROJECTS/Quartus_lesson/exp31/db/altsyncram_ckc2.tdf                                             ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; e:/altera_lite/15.1/quartus/libraries/megafunctions/sld_signaltap.vhd                               ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; e:/altera_lite/15.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                          ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; e:/altera_lite/15.1/quartus/libraries/megafunctions/sld_ela_control.vhd                             ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; e:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; e:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_constant.inc                                ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; e:/altera_lite/15.1/quartus/libraries/megafunctions/dffeea.inc                                      ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; e:/altera_lite/15.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                   ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; e:/altera_lite/15.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                    ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; e:/altera_lite/15.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                          ;             ;
; db/altsyncram_4424.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; E:/PROJECTS/Quartus_lesson/exp31/db/altsyncram_4424.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; e:/altera_lite/15.1/quartus/libraries/megafunctions/altdpram.tdf                                    ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; e:/altera_lite/15.1/quartus/libraries/others/maxplus2/memmodes.inc                                  ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; e:/altera_lite/15.1/quartus/libraries/megafunctions/a_hdffe.inc                                     ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; e:/altera_lite/15.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                             ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; e:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.inc                                  ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; e:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mux.tdf                                     ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; e:/altera_lite/15.1/quartus/libraries/megafunctions/muxlut.inc                                      ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; e:/altera_lite/15.1/quartus/libraries/megafunctions/bypassff.inc                                    ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; e:/altera_lite/15.1/quartus/libraries/megafunctions/altshift.inc                                    ;             ;
; db/mux_psc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; E:/PROJECTS/Quartus_lesson/exp31/db/mux_psc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; e:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_decode.tdf                                  ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; e:/altera_lite/15.1/quartus/libraries/megafunctions/declut.inc                                      ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; e:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_compare.inc                                 ;             ;
; db/decode_dvf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; E:/PROJECTS/Quartus_lesson/exp31/db/decode_dvf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; e:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_counter.tdf                                 ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; e:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                 ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; e:/altera_lite/15.1/quartus/libraries/megafunctions/cmpconst.inc                                    ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; e:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_counter.inc                                 ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; e:/altera_lite/15.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                         ;             ;
; db/cntr_3ii.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/PROJECTS/Quartus_lesson/exp31/db/cntr_3ii.tdf                                                    ;             ;
; db/cmpr_tgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/PROJECTS/Quartus_lesson/exp31/db/cmpr_tgc.tdf                                                    ;             ;
; db/cntr_89j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/PROJECTS/Quartus_lesson/exp31/db/cntr_89j.tdf                                                    ;             ;
; db/cntr_cgi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/PROJECTS/Quartus_lesson/exp31/db/cntr_cgi.tdf                                                    ;             ;
; db/cmpr_rgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/PROJECTS/Quartus_lesson/exp31/db/cmpr_rgc.tdf                                                    ;             ;
; db/cntr_23j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/PROJECTS/Quartus_lesson/exp31/db/cntr_23j.tdf                                                    ;             ;
; db/cmpr_ngc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/PROJECTS/Quartus_lesson/exp31/db/cmpr_ngc.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; e:/altera_lite/15.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                  ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; e:/altera_lite/15.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                   ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; e:/altera_lite/15.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv               ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; e:/altera_lite/15.1/quartus/libraries/megafunctions/sld_hub.vhd                                     ; altera_sld  ;
; db/ip/sldae8edda9/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; E:/PROJECTS/Quartus_lesson/exp31/db/ip/sldae8edda9/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sldae8edda9/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; E:/PROJECTS/Quartus_lesson/exp31/db/ip/sldae8edda9/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sldae8edda9/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; E:/PROJECTS/Quartus_lesson/exp31/db/ip/sldae8edda9/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sldae8edda9/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; E:/PROJECTS/Quartus_lesson/exp31/db/ip/sldae8edda9/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sldae8edda9/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; E:/PROJECTS/Quartus_lesson/exp31/db/ip/sldae8edda9/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sldae8edda9/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; E:/PROJECTS/Quartus_lesson/exp31/db/ip/sldae8edda9/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; e:/altera_lite/15.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------+-------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 2,489          ;
;                                             ;                ;
; Total combinational functions               ; 1146           ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 489            ;
;     -- 3 input functions                    ; 369            ;
;     -- <=2 input functions                  ; 288            ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 939            ;
;     -- arithmetic mode                      ; 207            ;
;                                             ;                ;
; Total registers                             ; 1953           ;
;     -- Dedicated logic registers            ; 1953           ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 40             ;
; Total memory bits                           ; 151552         ;
;                                             ;                ;
; Embedded Multiplier 9-bit elements          ; 0              ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 1178           ;
; Total fan-out                               ; 12851          ;
; Average fan-out                             ; 3.85           ;
+---------------------------------------------+----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                               ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |exp31                                                                                                                                  ; 1146 (1)          ; 1953 (0)     ; 151552      ; 0            ; 0       ; 0         ; 40   ; 0            ; |exp31                                                                                                                                                                                                                                                                                                                                            ; work         ;
;    |PulseHeight:PulseHeight0|                                                                                                           ; 21 (21)           ; 27 (27)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|PulseHeight:PulseHeight0                                                                                                                                                                                                                                                                                                                   ; work         ;
;    |Spectrum:Spectrum0|                                                                                                                 ; 159 (159)         ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|Spectrum:Spectrum0                                                                                                                                                                                                                                                                                                                         ; work         ;
;    |SpectrumTest:SpectrumTest0|                                                                                                         ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|SpectrumTest:SpectrumTest0                                                                                                                                                                                                                                                                                                                 ; work         ;
;    |ThdbAD:ThdbAD0|                                                                                                                     ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|ThdbAD:ThdbAD0                                                                                                                                                                                                                                                                                                                             ; work         ;
;    |ThdbADFilter:ThdbADFilter0|                                                                                                         ; 31 (31)           ; 42 (42)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|ThdbADFilter:ThdbADFilter0                                                                                                                                                                                                                                                                                                                 ; work         ;
;    |ThdbDA:ThdbDA0|                                                                                                                     ; 72 (72)           ; 31 (31)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|ThdbDA:ThdbDA0                                                                                                                                                                                                                                                                                                                             ; work         ;
;    |pll:pll0|                                                                                                                           ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|pll:pll0                                                                                                                                                                                                                                                                                                                                   ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|pll:pll0|altpll:altpll_component                                                                                                                                                                                                                                                                                                           ; work         ;
;          |pll_altpll:auto_generated|                                                                                                    ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|pll:pll0|altpll:altpll_component|pll_altpll:auto_generated                                                                                                                                                                                                                                                                                 ; work         ;
;    |ram:ram0|                                                                                                                           ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|ram:ram0                                                                                                                                                                                                                                                                                                                                   ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|ram:ram0|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                   ; work         ;
;          |altsyncram_ckc2:auto_generated|                                                                                               ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|ram:ram0|altsyncram:altsyncram_component|altsyncram_ckc2:auto_generated                                                                                                                                                                                                                                                                    ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 126 (1)           ; 90 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 125 (0)           ; 90 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 125 (0)           ; 90 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 125 (1)           ; 90 (5)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 124 (0)           ; 85 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 124 (85)          ; 85 (57)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 726 (2)           ; 1724 (232)   ; 118784      ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 724 (0)           ; 1492 (0)     ; 118784      ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 724 (88)          ; 1492 (544)   ; 118784      ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 23 (0)            ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 21 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; work         ;
;                   |mux_psc:auto_generated|                                                                                              ; 21 (21)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_psc:auto_generated                                                                                                                              ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)             ; 0 (0)        ; 118784      ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; work         ;
;                |altsyncram_4424:auto_generated|                                                                                         ; 0 (0)             ; 0 (0)        ; 118784      ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4424:auto_generated                                                                                                                                                 ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 81 (81)           ; 59 (59)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 274 (1)           ; 596 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 232 (0)           ; 580 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)             ; 348 (348)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 232 (0)           ; 232 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 41 (41)           ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 197 (10)          ; 181 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 9 (0)             ; 7 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; work         ;
;                   |cntr_3ii:auto_generated|                                                                                             ; 9 (9)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_3ii:auto_generated                                                             ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 10 (0)            ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; work         ;
;                   |cntr_89j:auto_generated|                                                                                             ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated                                                                                      ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; work         ;
;                   |cntr_cgi:auto_generated|                                                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_cgi:auto_generated                                                                            ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 21 (21)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 116 (116)         ; 116 (116)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 21 (21)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; ram:ram0|altsyncram:altsyncram_component|altsyncram_ckc2:auto_generated|ALTSYNCRAM                                                                                                                    ; AUTO ; True Dual Port   ; 1024         ; 32           ; 1024         ; 32           ; 32768  ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4424:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 116          ; 1024         ; 116          ; 118784 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                        ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                            ; IP Include File ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |exp31|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |exp31|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |exp31|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |exp31|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |exp31|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; ALTPLL       ; 15.1    ; N/A          ; N/A          ; |exp31|pll:pll0                                                                                                                                                                                                                                                            ; pll.v           ;
; Altera ; RAM: 2-PORT  ; 15.1    ; N/A          ; N/A          ; |exp31|ram:ram0                                                                                                                                                                                                                                                            ; ram.v           ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                   ;
+-----------------------------------------------------+----------------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal                    ; Free of Timing Hazards ;
+-----------------------------------------------------+----------------------------------------+------------------------+
; Spectrum:Spectrum0|channel_address_write[0]         ; Spectrum:Spectrum0|WideOr0             ; yes                    ;
; Spectrum:Spectrum0|channel_address_write[1]         ; Spectrum:Spectrum0|WideOr0             ; yes                    ;
; Spectrum:Spectrum0|channel_address_write[2]         ; Spectrum:Spectrum0|WideOr0             ; yes                    ;
; Spectrum:Spectrum0|channel_address_write[3]         ; Spectrum:Spectrum0|WideOr0             ; yes                    ;
; Spectrum:Spectrum0|channel_address_write[4]         ; Spectrum:Spectrum0|WideOr0             ; yes                    ;
; Spectrum:Spectrum0|channel_address_write[5]         ; Spectrum:Spectrum0|WideOr0             ; yes                    ;
; Spectrum:Spectrum0|channel_address_write[6]         ; Spectrum:Spectrum0|WideOr0             ; yes                    ;
; Spectrum:Spectrum0|channel_address_write[7]         ; Spectrum:Spectrum0|WideOr0             ; yes                    ;
; Spectrum:Spectrum0|channel_address_write[8]         ; Spectrum:Spectrum0|WideOr0             ; yes                    ;
; Spectrum:Spectrum0|channel_address_write[9]         ; Spectrum:Spectrum0|WideOr0             ; yes                    ;
; Spectrum:Spectrum0|channel_count_write_en           ; Spectrum:Spectrum0|state.STATE_READ    ; yes                    ;
; Spectrum:Spectrum0|channel_count_write[0]           ; Spectrum:Spectrum0|channel_count_write ; yes                    ;
; Spectrum:Spectrum0|channel_count_write[10]          ; Spectrum:Spectrum0|channel_count_write ; yes                    ;
; Spectrum:Spectrum0|channel_count_write[11]          ; Spectrum:Spectrum0|channel_count_write ; yes                    ;
; Spectrum:Spectrum0|channel_count_write[12]          ; Spectrum:Spectrum0|channel_count_write ; yes                    ;
; Spectrum:Spectrum0|channel_count_write[13]          ; Spectrum:Spectrum0|channel_count_write ; yes                    ;
; Spectrum:Spectrum0|channel_count_write[14]          ; Spectrum:Spectrum0|channel_count_write ; yes                    ;
; Spectrum:Spectrum0|channel_count_write[15]          ; Spectrum:Spectrum0|channel_count_write ; yes                    ;
; Spectrum:Spectrum0|channel_count_write[16]          ; Spectrum:Spectrum0|channel_count_write ; yes                    ;
; Spectrum:Spectrum0|channel_count_write[17]          ; Spectrum:Spectrum0|channel_count_write ; yes                    ;
; Spectrum:Spectrum0|channel_count_write[18]          ; Spectrum:Spectrum0|channel_count_write ; yes                    ;
; Spectrum:Spectrum0|channel_count_write[19]          ; Spectrum:Spectrum0|channel_count_write ; yes                    ;
; Spectrum:Spectrum0|channel_count_write[1]           ; Spectrum:Spectrum0|channel_count_write ; yes                    ;
; Spectrum:Spectrum0|channel_count_write[20]          ; Spectrum:Spectrum0|channel_count_write ; yes                    ;
; Spectrum:Spectrum0|channel_count_write[21]          ; Spectrum:Spectrum0|channel_count_write ; yes                    ;
; Spectrum:Spectrum0|channel_count_write[22]          ; Spectrum:Spectrum0|channel_count_write ; yes                    ;
; Spectrum:Spectrum0|channel_count_write[23]          ; Spectrum:Spectrum0|channel_count_write ; yes                    ;
; Spectrum:Spectrum0|channel_count_write[24]          ; Spectrum:Spectrum0|channel_count_write ; yes                    ;
; Spectrum:Spectrum0|channel_count_write[25]          ; Spectrum:Spectrum0|channel_count_write ; yes                    ;
; Spectrum:Spectrum0|channel_count_write[26]          ; Spectrum:Spectrum0|channel_count_write ; yes                    ;
; Spectrum:Spectrum0|channel_count_write[27]          ; Spectrum:Spectrum0|channel_count_write ; yes                    ;
; Spectrum:Spectrum0|channel_count_write[28]          ; Spectrum:Spectrum0|channel_count_write ; yes                    ;
; Spectrum:Spectrum0|channel_count_write[29]          ; Spectrum:Spectrum0|channel_count_write ; yes                    ;
; Spectrum:Spectrum0|channel_count_write[2]           ; Spectrum:Spectrum0|channel_count_write ; yes                    ;
; Spectrum:Spectrum0|channel_count_write[30]          ; Spectrum:Spectrum0|channel_count_write ; yes                    ;
; Spectrum:Spectrum0|channel_count_write[31]          ; Spectrum:Spectrum0|channel_count_write ; yes                    ;
; Spectrum:Spectrum0|channel_count_write[3]           ; Spectrum:Spectrum0|channel_count_write ; yes                    ;
; Spectrum:Spectrum0|channel_count_write[4]           ; Spectrum:Spectrum0|channel_count_write ; yes                    ;
; Spectrum:Spectrum0|channel_count_write[5]           ; Spectrum:Spectrum0|channel_count_write ; yes                    ;
; Spectrum:Spectrum0|channel_count_write[6]           ; Spectrum:Spectrum0|channel_count_write ; yes                    ;
; Spectrum:Spectrum0|channel_count_write[7]           ; Spectrum:Spectrum0|channel_count_write ; yes                    ;
; Spectrum:Spectrum0|channel_count_write[8]           ; Spectrum:Spectrum0|channel_count_write ; yes                    ;
; Spectrum:Spectrum0|channel_count_write[9]           ; Spectrum:Spectrum0|channel_count_write ; yes                    ;
; Number of user-specified and inferred latches = 43  ;                                        ;                        ;
+-----------------------------------------------------+----------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                          ; Reason for Removal                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ThdbADFilter:ThdbADFilter0|data2[14..16]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; ThdbADFilter:ThdbADFilter0|data1[14..16]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Total Number of Removed Registers = 6                                                                                                                                                  ;                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                      ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[6] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[7] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[8] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[9] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[0]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[1]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[2]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[3]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[4]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[5]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[6]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[7]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[8]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[9]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13..15]                       ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Total Number of Removed Registers = 24                                                                                                                                                 ;                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ThdbADFilter:ThdbADFilter0|data2[16]                                                                                                                         ; Stuck at GND              ; ThdbADFilter:ThdbADFilter0|data1[16]                                                                                                                          ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[15] ; Stuck at GND              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[14], ;
;                                                                                                                                                              ; due to stuck port data_in ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13]  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1953  ;
; Number of registers using Synchronous Clear  ; 72    ;
; Number of registers using Synchronous Load   ; 83    ;
; Number of registers using Asynchronous Clear ; 717   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 680   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo            ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 14                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |exp31|ThdbDA:ThdbDA0|platedown[7]                                                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |exp31|ThdbDA:ThdbDA0|plateup[1]                                                                                                                                                                                                                                                                                                                                ;
; 6:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |exp31|Spectrum:Spectrum0|clear_count[0]                                                                                                                                                                                                                                                                                                                        ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |exp31|Spectrum:Spectrum0|state.STATE_CLEAR                                                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                    ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[11]                                                                                                                                                                                                                    ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[10]                                                                                                                                                                                             ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                                                                                                                                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                        ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                                                                                                                                                        ;
; 12:1               ; 4 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                                                                                             ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; No         ; |exp31|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count                                                                                                                                                                                      ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |exp31|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |exp31|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |exp31|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |exp31|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ;
; 34:1               ; 4 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; Yes        ; |exp31|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |exp31|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for ram:ram0|altsyncram:altsyncram_component|altsyncram_ckc2:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------+
; Assignment                      ; Value              ; From ; To                               ;
+---------------------------------+--------------------+------+----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                ;
+---------------------------------+--------------------+------+----------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:pll0|altpll:altpll_component ;
+-------------------------------+-----------------------+-----------------------+
; Parameter Name                ; Value                 ; Type                  ;
+-------------------------------+-----------------------+-----------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped               ;
; PLL_TYPE                      ; AUTO                  ; Untyped               ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped               ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped               ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped               ;
; SCAN_CHAIN                    ; LONG                  ; Untyped               ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped               ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer        ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped               ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped               ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped               ;
; LOCK_HIGH                     ; 1                     ; Untyped               ;
; LOCK_LOW                      ; 1                     ; Untyped               ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped               ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped               ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped               ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped               ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped               ;
; SKIP_VCO                      ; OFF                   ; Untyped               ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped               ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped               ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped               ;
; BANDWIDTH                     ; 0                     ; Untyped               ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped               ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped               ;
; DOWN_SPREAD                   ; 0                     ; Untyped               ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped               ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped               ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped               ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped               ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped               ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped               ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped               ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped               ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped               ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped               ;
; CLK1_MULTIPLY_BY              ; 2                     ; Signed Integer        ;
; CLK0_MULTIPLY_BY              ; 13                    ; Signed Integer        ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped               ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped               ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped               ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped               ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped               ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped               ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped               ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped               ;
; CLK1_DIVIDE_BY                ; 1                     ; Signed Integer        ;
; CLK0_DIVIDE_BY                ; 10                    ; Signed Integer        ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped               ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped               ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped               ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped               ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped               ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped               ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK1_DUTY_CYCLE               ; 50                    ; Signed Integer        ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer        ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped               ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped               ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped               ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped               ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped               ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped               ;
; DPA_DIVIDER                   ; 0                     ; Untyped               ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped               ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped               ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped               ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped               ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped               ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped               ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped               ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped               ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped               ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped               ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped               ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped               ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped               ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped               ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped               ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped               ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped               ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped               ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped               ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped               ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped               ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped               ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped               ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped               ;
; VCO_MIN                       ; 0                     ; Untyped               ;
; VCO_MAX                       ; 0                     ; Untyped               ;
; VCO_CENTER                    ; 0                     ; Untyped               ;
; PFD_MIN                       ; 0                     ; Untyped               ;
; PFD_MAX                       ; 0                     ; Untyped               ;
; M_INITIAL                     ; 0                     ; Untyped               ;
; M                             ; 0                     ; Untyped               ;
; N                             ; 1                     ; Untyped               ;
; M2                            ; 1                     ; Untyped               ;
; N2                            ; 1                     ; Untyped               ;
; SS                            ; 1                     ; Untyped               ;
; C0_HIGH                       ; 0                     ; Untyped               ;
; C1_HIGH                       ; 0                     ; Untyped               ;
; C2_HIGH                       ; 0                     ; Untyped               ;
; C3_HIGH                       ; 0                     ; Untyped               ;
; C4_HIGH                       ; 0                     ; Untyped               ;
; C5_HIGH                       ; 0                     ; Untyped               ;
; C6_HIGH                       ; 0                     ; Untyped               ;
; C7_HIGH                       ; 0                     ; Untyped               ;
; C8_HIGH                       ; 0                     ; Untyped               ;
; C9_HIGH                       ; 0                     ; Untyped               ;
; C0_LOW                        ; 0                     ; Untyped               ;
; C1_LOW                        ; 0                     ; Untyped               ;
; C2_LOW                        ; 0                     ; Untyped               ;
; C3_LOW                        ; 0                     ; Untyped               ;
; C4_LOW                        ; 0                     ; Untyped               ;
; C5_LOW                        ; 0                     ; Untyped               ;
; C6_LOW                        ; 0                     ; Untyped               ;
; C7_LOW                        ; 0                     ; Untyped               ;
; C8_LOW                        ; 0                     ; Untyped               ;
; C9_LOW                        ; 0                     ; Untyped               ;
; C0_INITIAL                    ; 0                     ; Untyped               ;
; C1_INITIAL                    ; 0                     ; Untyped               ;
; C2_INITIAL                    ; 0                     ; Untyped               ;
; C3_INITIAL                    ; 0                     ; Untyped               ;
; C4_INITIAL                    ; 0                     ; Untyped               ;
; C5_INITIAL                    ; 0                     ; Untyped               ;
; C6_INITIAL                    ; 0                     ; Untyped               ;
; C7_INITIAL                    ; 0                     ; Untyped               ;
; C8_INITIAL                    ; 0                     ; Untyped               ;
; C9_INITIAL                    ; 0                     ; Untyped               ;
; C0_MODE                       ; BYPASS                ; Untyped               ;
; C1_MODE                       ; BYPASS                ; Untyped               ;
; C2_MODE                       ; BYPASS                ; Untyped               ;
; C3_MODE                       ; BYPASS                ; Untyped               ;
; C4_MODE                       ; BYPASS                ; Untyped               ;
; C5_MODE                       ; BYPASS                ; Untyped               ;
; C6_MODE                       ; BYPASS                ; Untyped               ;
; C7_MODE                       ; BYPASS                ; Untyped               ;
; C8_MODE                       ; BYPASS                ; Untyped               ;
; C9_MODE                       ; BYPASS                ; Untyped               ;
; C0_PH                         ; 0                     ; Untyped               ;
; C1_PH                         ; 0                     ; Untyped               ;
; C2_PH                         ; 0                     ; Untyped               ;
; C3_PH                         ; 0                     ; Untyped               ;
; C4_PH                         ; 0                     ; Untyped               ;
; C5_PH                         ; 0                     ; Untyped               ;
; C6_PH                         ; 0                     ; Untyped               ;
; C7_PH                         ; 0                     ; Untyped               ;
; C8_PH                         ; 0                     ; Untyped               ;
; C9_PH                         ; 0                     ; Untyped               ;
; L0_HIGH                       ; 1                     ; Untyped               ;
; L1_HIGH                       ; 1                     ; Untyped               ;
; G0_HIGH                       ; 1                     ; Untyped               ;
; G1_HIGH                       ; 1                     ; Untyped               ;
; G2_HIGH                       ; 1                     ; Untyped               ;
; G3_HIGH                       ; 1                     ; Untyped               ;
; E0_HIGH                       ; 1                     ; Untyped               ;
; E1_HIGH                       ; 1                     ; Untyped               ;
; E2_HIGH                       ; 1                     ; Untyped               ;
; E3_HIGH                       ; 1                     ; Untyped               ;
; L0_LOW                        ; 1                     ; Untyped               ;
; L1_LOW                        ; 1                     ; Untyped               ;
; G0_LOW                        ; 1                     ; Untyped               ;
; G1_LOW                        ; 1                     ; Untyped               ;
; G2_LOW                        ; 1                     ; Untyped               ;
; G3_LOW                        ; 1                     ; Untyped               ;
; E0_LOW                        ; 1                     ; Untyped               ;
; E1_LOW                        ; 1                     ; Untyped               ;
; E2_LOW                        ; 1                     ; Untyped               ;
; E3_LOW                        ; 1                     ; Untyped               ;
; L0_INITIAL                    ; 1                     ; Untyped               ;
; L1_INITIAL                    ; 1                     ; Untyped               ;
; G0_INITIAL                    ; 1                     ; Untyped               ;
; G1_INITIAL                    ; 1                     ; Untyped               ;
; G2_INITIAL                    ; 1                     ; Untyped               ;
; G3_INITIAL                    ; 1                     ; Untyped               ;
; E0_INITIAL                    ; 1                     ; Untyped               ;
; E1_INITIAL                    ; 1                     ; Untyped               ;
; E2_INITIAL                    ; 1                     ; Untyped               ;
; E3_INITIAL                    ; 1                     ; Untyped               ;
; L0_MODE                       ; BYPASS                ; Untyped               ;
; L1_MODE                       ; BYPASS                ; Untyped               ;
; G0_MODE                       ; BYPASS                ; Untyped               ;
; G1_MODE                       ; BYPASS                ; Untyped               ;
; G2_MODE                       ; BYPASS                ; Untyped               ;
; G3_MODE                       ; BYPASS                ; Untyped               ;
; E0_MODE                       ; BYPASS                ; Untyped               ;
; E1_MODE                       ; BYPASS                ; Untyped               ;
; E2_MODE                       ; BYPASS                ; Untyped               ;
; E3_MODE                       ; BYPASS                ; Untyped               ;
; L0_PH                         ; 0                     ; Untyped               ;
; L1_PH                         ; 0                     ; Untyped               ;
; G0_PH                         ; 0                     ; Untyped               ;
; G1_PH                         ; 0                     ; Untyped               ;
; G2_PH                         ; 0                     ; Untyped               ;
; G3_PH                         ; 0                     ; Untyped               ;
; E0_PH                         ; 0                     ; Untyped               ;
; E1_PH                         ; 0                     ; Untyped               ;
; E2_PH                         ; 0                     ; Untyped               ;
; E3_PH                         ; 0                     ; Untyped               ;
; M_PH                          ; 0                     ; Untyped               ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped               ;
; CLK0_COUNTER                  ; G0                    ; Untyped               ;
; CLK1_COUNTER                  ; G0                    ; Untyped               ;
; CLK2_COUNTER                  ; G0                    ; Untyped               ;
; CLK3_COUNTER                  ; G0                    ; Untyped               ;
; CLK4_COUNTER                  ; G0                    ; Untyped               ;
; CLK5_COUNTER                  ; G0                    ; Untyped               ;
; CLK6_COUNTER                  ; E0                    ; Untyped               ;
; CLK7_COUNTER                  ; E1                    ; Untyped               ;
; CLK8_COUNTER                  ; E2                    ; Untyped               ;
; CLK9_COUNTER                  ; E3                    ; Untyped               ;
; L0_TIME_DELAY                 ; 0                     ; Untyped               ;
; L1_TIME_DELAY                 ; 0                     ; Untyped               ;
; G0_TIME_DELAY                 ; 0                     ; Untyped               ;
; G1_TIME_DELAY                 ; 0                     ; Untyped               ;
; G2_TIME_DELAY                 ; 0                     ; Untyped               ;
; G3_TIME_DELAY                 ; 0                     ; Untyped               ;
; E0_TIME_DELAY                 ; 0                     ; Untyped               ;
; E1_TIME_DELAY                 ; 0                     ; Untyped               ;
; E2_TIME_DELAY                 ; 0                     ; Untyped               ;
; E3_TIME_DELAY                 ; 0                     ; Untyped               ;
; M_TIME_DELAY                  ; 0                     ; Untyped               ;
; N_TIME_DELAY                  ; 0                     ; Untyped               ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped               ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped               ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped               ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped               ;
; ENABLE0_COUNTER               ; L0                    ; Untyped               ;
; ENABLE1_COUNTER               ; L0                    ; Untyped               ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped               ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped               ;
; LOOP_FILTER_C                 ; 5                     ; Untyped               ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped               ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped               ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped               ;
; VCO_POST_SCALE                ; 0                     ; Untyped               ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped               ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped               ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped               ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E          ; Untyped               ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped               ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped               ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped               ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped               ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK0                     ; PORT_USED             ; Untyped               ;
; PORT_CLK1                     ; PORT_USED             ; Untyped               ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped               ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped               ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped               ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped               ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped               ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped               ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped               ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped               ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_LOCKED                   ; PORT_UNUSED           ; Untyped               ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped               ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped               ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped               ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped               ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped               ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped               ;
; M_TEST_SOURCE                 ; 5                     ; Untyped               ;
; C0_TEST_SOURCE                ; 5                     ; Untyped               ;
; C1_TEST_SOURCE                ; 5                     ; Untyped               ;
; C2_TEST_SOURCE                ; 5                     ; Untyped               ;
; C3_TEST_SOURCE                ; 5                     ; Untyped               ;
; C4_TEST_SOURCE                ; 5                     ; Untyped               ;
; C5_TEST_SOURCE                ; 5                     ; Untyped               ;
; C6_TEST_SOURCE                ; 5                     ; Untyped               ;
; C7_TEST_SOURCE                ; 5                     ; Untyped               ;
; C8_TEST_SOURCE                ; 5                     ; Untyped               ;
; C9_TEST_SOURCE                ; 5                     ; Untyped               ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped               ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped               ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped               ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped               ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped               ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped               ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped               ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped               ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE        ;
+-------------------------------+-----------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ThdbDA:ThdbDA0 ;
+----------------+----------------+---------------------------+
; Parameter Name ; Value          ; Type                      ;
+----------------+----------------+---------------------------+
; increment      ; 00000100110001 ; Unsigned Binary           ;
; decrement      ; 00000001100101 ; Unsigned Binary           ;
; plateup0       ; 00000001       ; Unsigned Binary           ;
; platedown0     ; 00000001       ; Unsigned Binary           ;
+----------------+----------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PulseHeight:PulseHeight0 ;
+----------------+---------------+--------------------------------------+
; Parameter Name ; Value         ; Type                                 ;
+----------------+---------------+--------------------------------------+
; PULSE_THRES    ; 1100100000000 ; Unsigned Binary                      ;
+----------------+---------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram:ram0|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+-------------------------+
; Parameter Name                     ; Value                  ; Type                    ;
+------------------------------------+------------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                 ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT        ; Untyped                 ;
; WIDTH_A                            ; 32                     ; Signed Integer          ;
; WIDTHAD_A                          ; 10                     ; Signed Integer          ;
; NUMWORDS_A                         ; 1024                   ; Signed Integer          ;
; OUTDATA_REG_A                      ; CLOCK0                 ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                 ;
; WIDTH_B                            ; 32                     ; Signed Integer          ;
; WIDTHAD_B                          ; 10                     ; Signed Integer          ;
; NUMWORDS_B                         ; 1024                   ; Signed Integer          ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped                 ;
; OUTDATA_REG_B                      ; CLOCK1                 ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer          ;
; WIDTH_BYTEENA_B                    ; 1                      ; Signed Integer          ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                 ;
; BYTE_SIZE                          ; 8                      ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_WITH_NBE_READ ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_WITH_NBE_READ ; Untyped                 ;
; INIT_FILE                          ; UNUSED                 ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                 ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                 ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone IV E           ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_ckc2        ; Untyped                 ;
+------------------------------------+------------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Spectrum:Spectrum0 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; STATE_PAUSE    ; 00001 ; Unsigned Binary                        ;
; STATE_IDLE     ; 00010 ; Unsigned Binary                        ;
; STATE_READ     ; 00100 ; Unsigned Binary                        ;
; STATE_WRITE    ; 01000 ; Unsigned Binary                        ;
; STATE_CLEAR    ; 10000 ; Unsigned Binary                        ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                ; Type           ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                                                                                                                                      ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; sld_data_bits                                   ; 116                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_trigger_bits                                ; 116                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_sample_depth                                ; 1024                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_segment_size                                ; 1024                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; sld_inversion_mask_length                       ; 372                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                            ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_storage_qualifier_bits                      ; 116                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                     ;
+-------------------------------+----------------------------------+
; Name                          ; Value                            ;
+-------------------------------+----------------------------------+
; Number of entity instances    ; 1                                ;
; Entity Instance               ; pll:pll0|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                           ;
;     -- PLL_TYPE               ; AUTO                             ;
;     -- PRIMARY_CLOCK          ; INCLK0                           ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                            ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                ;
;     -- VCO_MULTIPLY_BY        ; 0                                ;
;     -- VCO_DIVIDE_BY          ; 0                                ;
+-------------------------------+----------------------------------+


+--------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                     ;
+-------------------------------------------+------------------------------------------+
; Name                                      ; Value                                    ;
+-------------------------------------------+------------------------------------------+
; Number of entity instances                ; 1                                        ;
; Entity Instance                           ; ram:ram0|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                          ;
;     -- WIDTH_A                            ; 32                                       ;
;     -- NUMWORDS_A                         ; 1024                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                   ;
;     -- WIDTH_B                            ; 32                                       ;
;     -- NUMWORDS_B                         ; 1024                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                   ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                ;
+-------------------------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ram:ram0"                                                                           ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q_b  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 116                 ; 116              ; 1024         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 142                         ;
; cycloneiii_ff         ; 139                         ;
;     CLR               ; 57                          ;
;     CLR SCLR SLD      ; 14                          ;
;     ENA CLR           ; 16                          ;
;     ENA SCLR          ; 10                          ;
;     plain             ; 42                          ;
; cycloneiii_lcell_comb ; 295                         ;
;     arith             ; 118                         ;
;         2 data inputs ; 68                          ;
;         3 data inputs ; 50                          ;
;     normal            ; 177                         ;
;         0 data inputs ; 4                           ;
;         1 data inputs ; 7                           ;
;         2 data inputs ; 46                          ;
;         3 data inputs ; 65                          ;
;         4 data inputs ; 55                          ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 32                          ;
;                       ;                             ;
; Max LUT depth         ; 6.10                        ;
; Average LUT depth     ; 3.27                        ;
+-----------------------+-----------------------------+


+--------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0 ;
+-----------------------+--------------------------------------------------------+
; Type                  ; Count                                                  ;
+-----------------------+--------------------------------------------------------+
; boundary_port         ; 663                                                    ;
; cycloneiii_ff         ; 1724                                                   ;
;     CLR               ; 162                                                    ;
;     ENA               ; 114                                                    ;
;     ENA CLR           ; 430                                                    ;
;     ENA SCLR SLD      ; 36                                                     ;
;     ENA SLD           ; 11                                                     ;
;     SLD               ; 12                                                     ;
;     plain             ; 959                                                    ;
; cycloneiii_lcell_comb ; 726                                                    ;
;     arith             ; 81                                                     ;
;         2 data inputs ; 80                                                     ;
;         3 data inputs ; 1                                                      ;
;     normal            ; 645                                                    ;
;         0 data inputs ; 6                                                      ;
;         1 data inputs ; 5                                                      ;
;         2 data inputs ; 34                                                     ;
;         3 data inputs ; 221                                                    ;
;         4 data inputs ; 379                                                    ;
; cycloneiii_ram_block  ; 116                                                    ;
;                       ;                                                        ;
; Max LUT depth         ; 5.00                                                   ;
; Average LUT depth     ; 1.60                                                   ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; boundary_port         ; 106                                      ;
; cycloneiii_ff         ; 90                                       ;
;     CLR               ; 5                                        ;
;     ENA               ; 16                                       ;
;     ENA CLR           ; 32                                       ;
;     ENA CLR SLD       ; 1                                        ;
;     ENA SCLR          ; 5                                        ;
;     ENA SLD           ; 9                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 15                                       ;
; cycloneiii_lcell_comb ; 126                                      ;
;     arith             ; 8                                        ;
;         2 data inputs ; 8                                        ;
;     normal            ; 118                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 7                                        ;
;         2 data inputs ; 23                                       ;
;         3 data inputs ; 32                                       ;
;         4 data inputs ; 55                                       ;
;                       ;                                          ;
; Max LUT depth         ; 4.00                                     ;
; Average LUT depth     ; 1.85                                     ;
+-----------------------+------------------------------------------+


+-----------------------------------------------+
; Elapsed Time Per Partition                    ;
+--------------------------------+--------------+
; Partition Name                 ; Elapsed Time ;
+--------------------------------+--------------+
; sld_signaltap:auto_signaltap_0 ; 00:00:04     ;
; Top                            ; 00:00:01     ;
; sld_hub:auto_hub               ; 00:00:01     ;
+--------------------------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                             ;
+-----------------------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------------------+---------+
; Name                                          ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                               ; Details ;
+-----------------------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------------------+---------+
; CLOCK_50                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLOCK_50                                                                        ; N/A     ;
; DA_DA[0]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ThdbDA:ThdbDA0|DA_DA[0]                                                         ; N/A     ;
; DA_DA[0]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ThdbDA:ThdbDA0|DA_DA[0]                                                         ; N/A     ;
; DA_DA[10]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ThdbDA:ThdbDA0|DA_DA[10]                                                        ; N/A     ;
; DA_DA[10]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ThdbDA:ThdbDA0|DA_DA[10]                                                        ; N/A     ;
; DA_DA[11]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ThdbDA:ThdbDA0|DA_DA[11]                                                        ; N/A     ;
; DA_DA[11]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ThdbDA:ThdbDA0|DA_DA[11]                                                        ; N/A     ;
; DA_DA[12]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ThdbDA:ThdbDA0|DA_DA[12]                                                        ; N/A     ;
; DA_DA[12]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ThdbDA:ThdbDA0|DA_DA[12]                                                        ; N/A     ;
; DA_DA[13]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ThdbDA:ThdbDA0|DA_DA[13]                                                        ; N/A     ;
; DA_DA[13]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ThdbDA:ThdbDA0|DA_DA[13]                                                        ; N/A     ;
; DA_DA[1]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ThdbDA:ThdbDA0|DA_DA[1]                                                         ; N/A     ;
; DA_DA[1]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ThdbDA:ThdbDA0|DA_DA[1]                                                         ; N/A     ;
; DA_DA[2]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ThdbDA:ThdbDA0|DA_DA[2]                                                         ; N/A     ;
; DA_DA[2]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ThdbDA:ThdbDA0|DA_DA[2]                                                         ; N/A     ;
; DA_DA[3]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ThdbDA:ThdbDA0|DA_DA[3]                                                         ; N/A     ;
; DA_DA[3]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ThdbDA:ThdbDA0|DA_DA[3]                                                         ; N/A     ;
; DA_DA[4]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ThdbDA:ThdbDA0|DA_DA[4]                                                         ; N/A     ;
; DA_DA[4]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ThdbDA:ThdbDA0|DA_DA[4]                                                         ; N/A     ;
; DA_DA[5]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ThdbDA:ThdbDA0|DA_DA[5]                                                         ; N/A     ;
; DA_DA[5]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ThdbDA:ThdbDA0|DA_DA[5]                                                         ; N/A     ;
; DA_DA[6]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ThdbDA:ThdbDA0|DA_DA[6]                                                         ; N/A     ;
; DA_DA[6]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ThdbDA:ThdbDA0|DA_DA[6]                                                         ; N/A     ;
; DA_DA[7]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ThdbDA:ThdbDA0|DA_DA[7]                                                         ; N/A     ;
; DA_DA[7]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ThdbDA:ThdbDA0|DA_DA[7]                                                         ; N/A     ;
; DA_DA[8]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ThdbDA:ThdbDA0|DA_DA[8]                                                         ; N/A     ;
; DA_DA[8]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ThdbDA:ThdbDA0|DA_DA[8]                                                         ; N/A     ;
; DA_DA[9]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ThdbDA:ThdbDA0|DA_DA[9]                                                         ; N/A     ;
; DA_DA[9]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ThdbDA:ThdbDA0|DA_DA[9]                                                         ; N/A     ;
; PulseHeight:PulseHeight0|indicator            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PulseHeight:PulseHeight0|indicator                                              ; N/A     ;
; PulseHeight:PulseHeight0|indicator            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PulseHeight:PulseHeight0|indicator                                              ; N/A     ;
; Spectrum:Spectrum0|pulse_indicator            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PulseHeight:PulseHeight0|pulse_indicator                                        ; N/A     ;
; Spectrum:Spectrum0|pulse_indicator            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PulseHeight:PulseHeight0|pulse_indicator                                        ; N/A     ;
; ThdbADFilter:ThdbADFilter0|ad_data_filter[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ThdbADFilter:ThdbADFilter0|ad_data_filter[0]                                    ; N/A     ;
; ThdbADFilter:ThdbADFilter0|ad_data_filter[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ThdbADFilter:ThdbADFilter0|ad_data_filter[0]                                    ; N/A     ;
; ThdbADFilter:ThdbADFilter0|ad_data_filter[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ThdbADFilter:ThdbADFilter0|ad_data_filter[10]                                   ; N/A     ;
; ThdbADFilter:ThdbADFilter0|ad_data_filter[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ThdbADFilter:ThdbADFilter0|ad_data_filter[10]                                   ; N/A     ;
; ThdbADFilter:ThdbADFilter0|ad_data_filter[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ThdbADFilter:ThdbADFilter0|ad_data_filter[11]                                   ; N/A     ;
; ThdbADFilter:ThdbADFilter0|ad_data_filter[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ThdbADFilter:ThdbADFilter0|ad_data_filter[11]                                   ; N/A     ;
; ThdbADFilter:ThdbADFilter0|ad_data_filter[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ThdbADFilter:ThdbADFilter0|ad_data_filter[12]                                   ; N/A     ;
; ThdbADFilter:ThdbADFilter0|ad_data_filter[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ThdbADFilter:ThdbADFilter0|ad_data_filter[12]                                   ; N/A     ;
; ThdbADFilter:ThdbADFilter0|ad_data_filter[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ThdbADFilter:ThdbADFilter0|ad_data_filter[13]                                   ; N/A     ;
; ThdbADFilter:ThdbADFilter0|ad_data_filter[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ThdbADFilter:ThdbADFilter0|ad_data_filter[13]                                   ; N/A     ;
; ThdbADFilter:ThdbADFilter0|ad_data_filter[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ThdbADFilter:ThdbADFilter0|ad_data_filter[1]                                    ; N/A     ;
; ThdbADFilter:ThdbADFilter0|ad_data_filter[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ThdbADFilter:ThdbADFilter0|ad_data_filter[1]                                    ; N/A     ;
; ThdbADFilter:ThdbADFilter0|ad_data_filter[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ThdbADFilter:ThdbADFilter0|ad_data_filter[2]                                    ; N/A     ;
; ThdbADFilter:ThdbADFilter0|ad_data_filter[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ThdbADFilter:ThdbADFilter0|ad_data_filter[2]                                    ; N/A     ;
; ThdbADFilter:ThdbADFilter0|ad_data_filter[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ThdbADFilter:ThdbADFilter0|ad_data_filter[3]                                    ; N/A     ;
; ThdbADFilter:ThdbADFilter0|ad_data_filter[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ThdbADFilter:ThdbADFilter0|ad_data_filter[3]                                    ; N/A     ;
; ThdbADFilter:ThdbADFilter0|ad_data_filter[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ThdbADFilter:ThdbADFilter0|ad_data_filter[4]                                    ; N/A     ;
; ThdbADFilter:ThdbADFilter0|ad_data_filter[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ThdbADFilter:ThdbADFilter0|ad_data_filter[4]                                    ; N/A     ;
; ThdbADFilter:ThdbADFilter0|ad_data_filter[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ThdbADFilter:ThdbADFilter0|ad_data_filter[5]                                    ; N/A     ;
; ThdbADFilter:ThdbADFilter0|ad_data_filter[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ThdbADFilter:ThdbADFilter0|ad_data_filter[5]                                    ; N/A     ;
; ThdbADFilter:ThdbADFilter0|ad_data_filter[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ThdbADFilter:ThdbADFilter0|ad_data_filter[6]                                    ; N/A     ;
; ThdbADFilter:ThdbADFilter0|ad_data_filter[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ThdbADFilter:ThdbADFilter0|ad_data_filter[6]                                    ; N/A     ;
; ThdbADFilter:ThdbADFilter0|ad_data_filter[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ThdbADFilter:ThdbADFilter0|ad_data_filter[7]                                    ; N/A     ;
; ThdbADFilter:ThdbADFilter0|ad_data_filter[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ThdbADFilter:ThdbADFilter0|ad_data_filter[7]                                    ; N/A     ;
; ThdbADFilter:ThdbADFilter0|ad_data_filter[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ThdbADFilter:ThdbADFilter0|ad_data_filter[8]                                    ; N/A     ;
; ThdbADFilter:ThdbADFilter0|ad_data_filter[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ThdbADFilter:ThdbADFilter0|ad_data_filter[8]                                    ; N/A     ;
; ThdbADFilter:ThdbADFilter0|ad_data_filter[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ThdbADFilter:ThdbADFilter0|ad_data_filter[9]                                    ; N/A     ;
; ThdbADFilter:ThdbADFilter0|ad_data_filter[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ThdbADFilter:ThdbADFilter0|ad_data_filter[9]                                    ; N/A     ;
; ram:ram0|address_a[0]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Spectrum:Spectrum0|channel_address_write[0]                                     ; N/A     ;
; ram:ram0|address_a[0]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Spectrum:Spectrum0|channel_address_write[0]                                     ; N/A     ;
; ram:ram0|address_a[1]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Spectrum:Spectrum0|channel_address_write[1]                                     ; N/A     ;
; ram:ram0|address_a[1]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Spectrum:Spectrum0|channel_address_write[1]                                     ; N/A     ;
; ram:ram0|address_a[2]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Spectrum:Spectrum0|channel_address_write[2]                                     ; N/A     ;
; ram:ram0|address_a[2]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Spectrum:Spectrum0|channel_address_write[2]                                     ; N/A     ;
; ram:ram0|address_a[3]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Spectrum:Spectrum0|channel_address_write[3]                                     ; N/A     ;
; ram:ram0|address_a[3]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Spectrum:Spectrum0|channel_address_write[3]                                     ; N/A     ;
; ram:ram0|address_a[4]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Spectrum:Spectrum0|channel_address_write[4]                                     ; N/A     ;
; ram:ram0|address_a[4]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Spectrum:Spectrum0|channel_address_write[4]                                     ; N/A     ;
; ram:ram0|address_a[5]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Spectrum:Spectrum0|channel_address_write[5]                                     ; N/A     ;
; ram:ram0|address_a[5]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Spectrum:Spectrum0|channel_address_write[5]                                     ; N/A     ;
; ram:ram0|address_a[6]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Spectrum:Spectrum0|channel_address_write[6]                                     ; N/A     ;
; ram:ram0|address_a[6]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Spectrum:Spectrum0|channel_address_write[6]                                     ; N/A     ;
; ram:ram0|address_a[7]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Spectrum:Spectrum0|channel_address_write[7]                                     ; N/A     ;
; ram:ram0|address_a[7]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Spectrum:Spectrum0|channel_address_write[7]                                     ; N/A     ;
; ram:ram0|address_a[8]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Spectrum:Spectrum0|channel_address_write[8]                                     ; N/A     ;
; ram:ram0|address_a[8]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Spectrum:Spectrum0|channel_address_write[8]                                     ; N/A     ;
; ram:ram0|address_a[9]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Spectrum:Spectrum0|channel_address_write[9]                                     ; N/A     ;
; ram:ram0|address_a[9]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Spectrum:Spectrum0|channel_address_write[9]                                     ; N/A     ;
; ram:ram0|address_b[0]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SpectrumTest:SpectrumTest0|address[0]                                           ; N/A     ;
; ram:ram0|address_b[0]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SpectrumTest:SpectrumTest0|address[0]                                           ; N/A     ;
; ram:ram0|address_b[1]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SpectrumTest:SpectrumTest0|address[1]                                           ; N/A     ;
; ram:ram0|address_b[1]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SpectrumTest:SpectrumTest0|address[1]                                           ; N/A     ;
; ram:ram0|address_b[2]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SpectrumTest:SpectrumTest0|address[2]                                           ; N/A     ;
; ram:ram0|address_b[2]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SpectrumTest:SpectrumTest0|address[2]                                           ; N/A     ;
; ram:ram0|address_b[3]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SpectrumTest:SpectrumTest0|address[3]                                           ; N/A     ;
; ram:ram0|address_b[3]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SpectrumTest:SpectrumTest0|address[3]                                           ; N/A     ;
; ram:ram0|address_b[4]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SpectrumTest:SpectrumTest0|address[4]                                           ; N/A     ;
; ram:ram0|address_b[4]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SpectrumTest:SpectrumTest0|address[4]                                           ; N/A     ;
; ram:ram0|address_b[5]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SpectrumTest:SpectrumTest0|address[5]                                           ; N/A     ;
; ram:ram0|address_b[5]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SpectrumTest:SpectrumTest0|address[5]                                           ; N/A     ;
; ram:ram0|address_b[6]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SpectrumTest:SpectrumTest0|address[6]                                           ; N/A     ;
; ram:ram0|address_b[6]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SpectrumTest:SpectrumTest0|address[6]                                           ; N/A     ;
; ram:ram0|address_b[7]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SpectrumTest:SpectrumTest0|address[7]                                           ; N/A     ;
; ram:ram0|address_b[7]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SpectrumTest:SpectrumTest0|address[7]                                           ; N/A     ;
; ram:ram0|address_b[8]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SpectrumTest:SpectrumTest0|address[8]                                           ; N/A     ;
; ram:ram0|address_b[8]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SpectrumTest:SpectrumTest0|address[8]                                           ; N/A     ;
; ram:ram0|address_b[9]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SpectrumTest:SpectrumTest0|address[9]                                           ; N/A     ;
; ram:ram0|address_b[9]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SpectrumTest:SpectrumTest0|address[9]                                           ; N/A     ;
; ram:ram0|q_a[0]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram0|altsyncram:altsyncram_component|altsyncram_ckc2:auto_generated|q_a[0]  ; N/A     ;
; ram:ram0|q_a[0]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram0|altsyncram:altsyncram_component|altsyncram_ckc2:auto_generated|q_a[0]  ; N/A     ;
; ram:ram0|q_a[10]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram0|altsyncram:altsyncram_component|altsyncram_ckc2:auto_generated|q_a[10] ; N/A     ;
; ram:ram0|q_a[10]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram0|altsyncram:altsyncram_component|altsyncram_ckc2:auto_generated|q_a[10] ; N/A     ;
; ram:ram0|q_a[11]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram0|altsyncram:altsyncram_component|altsyncram_ckc2:auto_generated|q_a[11] ; N/A     ;
; ram:ram0|q_a[11]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram0|altsyncram:altsyncram_component|altsyncram_ckc2:auto_generated|q_a[11] ; N/A     ;
; ram:ram0|q_a[12]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram0|altsyncram:altsyncram_component|altsyncram_ckc2:auto_generated|q_a[12] ; N/A     ;
; ram:ram0|q_a[12]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram0|altsyncram:altsyncram_component|altsyncram_ckc2:auto_generated|q_a[12] ; N/A     ;
; ram:ram0|q_a[13]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram0|altsyncram:altsyncram_component|altsyncram_ckc2:auto_generated|q_a[13] ; N/A     ;
; ram:ram0|q_a[13]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram0|altsyncram:altsyncram_component|altsyncram_ckc2:auto_generated|q_a[13] ; N/A     ;
; ram:ram0|q_a[14]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram0|altsyncram:altsyncram_component|altsyncram_ckc2:auto_generated|q_a[14] ; N/A     ;
; ram:ram0|q_a[14]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram0|altsyncram:altsyncram_component|altsyncram_ckc2:auto_generated|q_a[14] ; N/A     ;
; ram:ram0|q_a[15]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram0|altsyncram:altsyncram_component|altsyncram_ckc2:auto_generated|q_a[15] ; N/A     ;
; ram:ram0|q_a[15]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram0|altsyncram:altsyncram_component|altsyncram_ckc2:auto_generated|q_a[15] ; N/A     ;
; ram:ram0|q_a[16]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram0|altsyncram:altsyncram_component|altsyncram_ckc2:auto_generated|q_a[16] ; N/A     ;
; ram:ram0|q_a[16]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram0|altsyncram:altsyncram_component|altsyncram_ckc2:auto_generated|q_a[16] ; N/A     ;
; ram:ram0|q_a[17]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram0|altsyncram:altsyncram_component|altsyncram_ckc2:auto_generated|q_a[17] ; N/A     ;
; ram:ram0|q_a[17]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram0|altsyncram:altsyncram_component|altsyncram_ckc2:auto_generated|q_a[17] ; N/A     ;
; ram:ram0|q_a[18]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram0|altsyncram:altsyncram_component|altsyncram_ckc2:auto_generated|q_a[18] ; N/A     ;
; ram:ram0|q_a[18]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram0|altsyncram:altsyncram_component|altsyncram_ckc2:auto_generated|q_a[18] ; N/A     ;
; ram:ram0|q_a[19]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram0|altsyncram:altsyncram_component|altsyncram_ckc2:auto_generated|q_a[19] ; N/A     ;
; ram:ram0|q_a[19]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram0|altsyncram:altsyncram_component|altsyncram_ckc2:auto_generated|q_a[19] ; N/A     ;
; ram:ram0|q_a[1]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram0|altsyncram:altsyncram_component|altsyncram_ckc2:auto_generated|q_a[1]  ; N/A     ;
; ram:ram0|q_a[1]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram0|altsyncram:altsyncram_component|altsyncram_ckc2:auto_generated|q_a[1]  ; N/A     ;
; ram:ram0|q_a[20]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram0|altsyncram:altsyncram_component|altsyncram_ckc2:auto_generated|q_a[20] ; N/A     ;
; ram:ram0|q_a[20]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram0|altsyncram:altsyncram_component|altsyncram_ckc2:auto_generated|q_a[20] ; N/A     ;
; ram:ram0|q_a[21]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram0|altsyncram:altsyncram_component|altsyncram_ckc2:auto_generated|q_a[21] ; N/A     ;
; ram:ram0|q_a[21]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram0|altsyncram:altsyncram_component|altsyncram_ckc2:auto_generated|q_a[21] ; N/A     ;
; ram:ram0|q_a[22]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram0|altsyncram:altsyncram_component|altsyncram_ckc2:auto_generated|q_a[22] ; N/A     ;
; ram:ram0|q_a[22]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram0|altsyncram:altsyncram_component|altsyncram_ckc2:auto_generated|q_a[22] ; N/A     ;
; ram:ram0|q_a[23]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram0|altsyncram:altsyncram_component|altsyncram_ckc2:auto_generated|q_a[23] ; N/A     ;
; ram:ram0|q_a[23]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram0|altsyncram:altsyncram_component|altsyncram_ckc2:auto_generated|q_a[23] ; N/A     ;
; ram:ram0|q_a[24]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram0|altsyncram:altsyncram_component|altsyncram_ckc2:auto_generated|q_a[24] ; N/A     ;
; ram:ram0|q_a[24]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram0|altsyncram:altsyncram_component|altsyncram_ckc2:auto_generated|q_a[24] ; N/A     ;
; ram:ram0|q_a[25]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram0|altsyncram:altsyncram_component|altsyncram_ckc2:auto_generated|q_a[25] ; N/A     ;
; ram:ram0|q_a[25]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram0|altsyncram:altsyncram_component|altsyncram_ckc2:auto_generated|q_a[25] ; N/A     ;
; ram:ram0|q_a[26]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram0|altsyncram:altsyncram_component|altsyncram_ckc2:auto_generated|q_a[26] ; N/A     ;
; ram:ram0|q_a[26]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram0|altsyncram:altsyncram_component|altsyncram_ckc2:auto_generated|q_a[26] ; N/A     ;
; ram:ram0|q_a[27]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram0|altsyncram:altsyncram_component|altsyncram_ckc2:auto_generated|q_a[27] ; N/A     ;
; ram:ram0|q_a[27]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram0|altsyncram:altsyncram_component|altsyncram_ckc2:auto_generated|q_a[27] ; N/A     ;
; ram:ram0|q_a[28]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram0|altsyncram:altsyncram_component|altsyncram_ckc2:auto_generated|q_a[28] ; N/A     ;
; ram:ram0|q_a[28]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram0|altsyncram:altsyncram_component|altsyncram_ckc2:auto_generated|q_a[28] ; N/A     ;
; ram:ram0|q_a[29]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram0|altsyncram:altsyncram_component|altsyncram_ckc2:auto_generated|q_a[29] ; N/A     ;
; ram:ram0|q_a[29]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram0|altsyncram:altsyncram_component|altsyncram_ckc2:auto_generated|q_a[29] ; N/A     ;
; ram:ram0|q_a[2]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram0|altsyncram:altsyncram_component|altsyncram_ckc2:auto_generated|q_a[2]  ; N/A     ;
; ram:ram0|q_a[2]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram0|altsyncram:altsyncram_component|altsyncram_ckc2:auto_generated|q_a[2]  ; N/A     ;
; ram:ram0|q_a[30]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram0|altsyncram:altsyncram_component|altsyncram_ckc2:auto_generated|q_a[30] ; N/A     ;
; ram:ram0|q_a[30]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram0|altsyncram:altsyncram_component|altsyncram_ckc2:auto_generated|q_a[30] ; N/A     ;
; ram:ram0|q_a[31]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram0|altsyncram:altsyncram_component|altsyncram_ckc2:auto_generated|q_a[31] ; N/A     ;
; ram:ram0|q_a[31]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram0|altsyncram:altsyncram_component|altsyncram_ckc2:auto_generated|q_a[31] ; N/A     ;
; ram:ram0|q_a[3]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram0|altsyncram:altsyncram_component|altsyncram_ckc2:auto_generated|q_a[3]  ; N/A     ;
; ram:ram0|q_a[3]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram0|altsyncram:altsyncram_component|altsyncram_ckc2:auto_generated|q_a[3]  ; N/A     ;
; ram:ram0|q_a[4]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram0|altsyncram:altsyncram_component|altsyncram_ckc2:auto_generated|q_a[4]  ; N/A     ;
; ram:ram0|q_a[4]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram0|altsyncram:altsyncram_component|altsyncram_ckc2:auto_generated|q_a[4]  ; N/A     ;
; ram:ram0|q_a[5]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram0|altsyncram:altsyncram_component|altsyncram_ckc2:auto_generated|q_a[5]  ; N/A     ;
; ram:ram0|q_a[5]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram0|altsyncram:altsyncram_component|altsyncram_ckc2:auto_generated|q_a[5]  ; N/A     ;
; ram:ram0|q_a[6]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram0|altsyncram:altsyncram_component|altsyncram_ckc2:auto_generated|q_a[6]  ; N/A     ;
; ram:ram0|q_a[6]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram0|altsyncram:altsyncram_component|altsyncram_ckc2:auto_generated|q_a[6]  ; N/A     ;
; ram:ram0|q_a[7]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram0|altsyncram:altsyncram_component|altsyncram_ckc2:auto_generated|q_a[7]  ; N/A     ;
; ram:ram0|q_a[7]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram0|altsyncram:altsyncram_component|altsyncram_ckc2:auto_generated|q_a[7]  ; N/A     ;
; ram:ram0|q_a[8]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram0|altsyncram:altsyncram_component|altsyncram_ckc2:auto_generated|q_a[8]  ; N/A     ;
; ram:ram0|q_a[8]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram0|altsyncram:altsyncram_component|altsyncram_ckc2:auto_generated|q_a[8]  ; N/A     ;
; ram:ram0|q_a[9]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram0|altsyncram:altsyncram_component|altsyncram_ckc2:auto_generated|q_a[9]  ; N/A     ;
; ram:ram0|q_a[9]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram0|altsyncram:altsyncram_component|altsyncram_ckc2:auto_generated|q_a[9]  ; N/A     ;
; ram:ram0|q_b[0]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram0|altsyncram:altsyncram_component|altsyncram_ckc2:auto_generated|q_b[0]  ; N/A     ;
; ram:ram0|q_b[0]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram0|altsyncram:altsyncram_component|altsyncram_ckc2:auto_generated|q_b[0]  ; N/A     ;
; ram:ram0|q_b[10]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram0|altsyncram:altsyncram_component|altsyncram_ckc2:auto_generated|q_b[10] ; N/A     ;
; ram:ram0|q_b[10]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram0|altsyncram:altsyncram_component|altsyncram_ckc2:auto_generated|q_b[10] ; N/A     ;
; ram:ram0|q_b[11]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram0|altsyncram:altsyncram_component|altsyncram_ckc2:auto_generated|q_b[11] ; N/A     ;
; ram:ram0|q_b[11]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram0|altsyncram:altsyncram_component|altsyncram_ckc2:auto_generated|q_b[11] ; N/A     ;
; ram:ram0|q_b[12]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram0|altsyncram:altsyncram_component|altsyncram_ckc2:auto_generated|q_b[12] ; N/A     ;
; ram:ram0|q_b[12]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram0|altsyncram:altsyncram_component|altsyncram_ckc2:auto_generated|q_b[12] ; N/A     ;
; ram:ram0|q_b[13]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram0|altsyncram:altsyncram_component|altsyncram_ckc2:auto_generated|q_b[13] ; N/A     ;
; ram:ram0|q_b[13]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram0|altsyncram:altsyncram_component|altsyncram_ckc2:auto_generated|q_b[13] ; N/A     ;
; ram:ram0|q_b[14]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram0|altsyncram:altsyncram_component|altsyncram_ckc2:auto_generated|q_b[14] ; N/A     ;
; ram:ram0|q_b[14]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram0|altsyncram:altsyncram_component|altsyncram_ckc2:auto_generated|q_b[14] ; N/A     ;
; ram:ram0|q_b[15]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram0|altsyncram:altsyncram_component|altsyncram_ckc2:auto_generated|q_b[15] ; N/A     ;
; ram:ram0|q_b[15]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram0|altsyncram:altsyncram_component|altsyncram_ckc2:auto_generated|q_b[15] ; N/A     ;
; ram:ram0|q_b[16]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram0|altsyncram:altsyncram_component|altsyncram_ckc2:auto_generated|q_b[16] ; N/A     ;
; ram:ram0|q_b[16]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram0|altsyncram:altsyncram_component|altsyncram_ckc2:auto_generated|q_b[16] ; N/A     ;
; ram:ram0|q_b[17]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram0|altsyncram:altsyncram_component|altsyncram_ckc2:auto_generated|q_b[17] ; N/A     ;
; ram:ram0|q_b[17]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram0|altsyncram:altsyncram_component|altsyncram_ckc2:auto_generated|q_b[17] ; N/A     ;
; ram:ram0|q_b[18]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram0|altsyncram:altsyncram_component|altsyncram_ckc2:auto_generated|q_b[18] ; N/A     ;
; ram:ram0|q_b[18]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram0|altsyncram:altsyncram_component|altsyncram_ckc2:auto_generated|q_b[18] ; N/A     ;
; ram:ram0|q_b[19]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram0|altsyncram:altsyncram_component|altsyncram_ckc2:auto_generated|q_b[19] ; N/A     ;
; ram:ram0|q_b[19]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram0|altsyncram:altsyncram_component|altsyncram_ckc2:auto_generated|q_b[19] ; N/A     ;
; ram:ram0|q_b[1]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram0|altsyncram:altsyncram_component|altsyncram_ckc2:auto_generated|q_b[1]  ; N/A     ;
; ram:ram0|q_b[1]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram0|altsyncram:altsyncram_component|altsyncram_ckc2:auto_generated|q_b[1]  ; N/A     ;
; ram:ram0|q_b[20]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram0|altsyncram:altsyncram_component|altsyncram_ckc2:auto_generated|q_b[20] ; N/A     ;
; ram:ram0|q_b[20]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram0|altsyncram:altsyncram_component|altsyncram_ckc2:auto_generated|q_b[20] ; N/A     ;
; ram:ram0|q_b[21]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram0|altsyncram:altsyncram_component|altsyncram_ckc2:auto_generated|q_b[21] ; N/A     ;
; ram:ram0|q_b[21]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram0|altsyncram:altsyncram_component|altsyncram_ckc2:auto_generated|q_b[21] ; N/A     ;
; ram:ram0|q_b[22]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram0|altsyncram:altsyncram_component|altsyncram_ckc2:auto_generated|q_b[22] ; N/A     ;
; ram:ram0|q_b[22]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram0|altsyncram:altsyncram_component|altsyncram_ckc2:auto_generated|q_b[22] ; N/A     ;
; ram:ram0|q_b[23]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram0|altsyncram:altsyncram_component|altsyncram_ckc2:auto_generated|q_b[23] ; N/A     ;
; ram:ram0|q_b[23]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram0|altsyncram:altsyncram_component|altsyncram_ckc2:auto_generated|q_b[23] ; N/A     ;
; ram:ram0|q_b[24]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram0|altsyncram:altsyncram_component|altsyncram_ckc2:auto_generated|q_b[24] ; N/A     ;
; ram:ram0|q_b[24]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram0|altsyncram:altsyncram_component|altsyncram_ckc2:auto_generated|q_b[24] ; N/A     ;
; ram:ram0|q_b[25]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram0|altsyncram:altsyncram_component|altsyncram_ckc2:auto_generated|q_b[25] ; N/A     ;
; ram:ram0|q_b[25]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram0|altsyncram:altsyncram_component|altsyncram_ckc2:auto_generated|q_b[25] ; N/A     ;
; ram:ram0|q_b[26]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram0|altsyncram:altsyncram_component|altsyncram_ckc2:auto_generated|q_b[26] ; N/A     ;
; ram:ram0|q_b[26]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram0|altsyncram:altsyncram_component|altsyncram_ckc2:auto_generated|q_b[26] ; N/A     ;
; ram:ram0|q_b[27]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram0|altsyncram:altsyncram_component|altsyncram_ckc2:auto_generated|q_b[27] ; N/A     ;
; ram:ram0|q_b[27]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram0|altsyncram:altsyncram_component|altsyncram_ckc2:auto_generated|q_b[27] ; N/A     ;
; ram:ram0|q_b[28]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram0|altsyncram:altsyncram_component|altsyncram_ckc2:auto_generated|q_b[28] ; N/A     ;
; ram:ram0|q_b[28]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram0|altsyncram:altsyncram_component|altsyncram_ckc2:auto_generated|q_b[28] ; N/A     ;
; ram:ram0|q_b[29]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram0|altsyncram:altsyncram_component|altsyncram_ckc2:auto_generated|q_b[29] ; N/A     ;
; ram:ram0|q_b[29]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram0|altsyncram:altsyncram_component|altsyncram_ckc2:auto_generated|q_b[29] ; N/A     ;
; ram:ram0|q_b[2]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram0|altsyncram:altsyncram_component|altsyncram_ckc2:auto_generated|q_b[2]  ; N/A     ;
; ram:ram0|q_b[2]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram0|altsyncram:altsyncram_component|altsyncram_ckc2:auto_generated|q_b[2]  ; N/A     ;
; ram:ram0|q_b[30]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram0|altsyncram:altsyncram_component|altsyncram_ckc2:auto_generated|q_b[30] ; N/A     ;
; ram:ram0|q_b[30]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram0|altsyncram:altsyncram_component|altsyncram_ckc2:auto_generated|q_b[30] ; N/A     ;
; ram:ram0|q_b[31]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram0|altsyncram:altsyncram_component|altsyncram_ckc2:auto_generated|q_b[31] ; N/A     ;
; ram:ram0|q_b[31]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram0|altsyncram:altsyncram_component|altsyncram_ckc2:auto_generated|q_b[31] ; N/A     ;
; ram:ram0|q_b[3]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram0|altsyncram:altsyncram_component|altsyncram_ckc2:auto_generated|q_b[3]  ; N/A     ;
; ram:ram0|q_b[3]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram0|altsyncram:altsyncram_component|altsyncram_ckc2:auto_generated|q_b[3]  ; N/A     ;
; ram:ram0|q_b[4]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram0|altsyncram:altsyncram_component|altsyncram_ckc2:auto_generated|q_b[4]  ; N/A     ;
; ram:ram0|q_b[4]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram0|altsyncram:altsyncram_component|altsyncram_ckc2:auto_generated|q_b[4]  ; N/A     ;
; ram:ram0|q_b[5]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram0|altsyncram:altsyncram_component|altsyncram_ckc2:auto_generated|q_b[5]  ; N/A     ;
; ram:ram0|q_b[5]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram0|altsyncram:altsyncram_component|altsyncram_ckc2:auto_generated|q_b[5]  ; N/A     ;
; ram:ram0|q_b[6]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram0|altsyncram:altsyncram_component|altsyncram_ckc2:auto_generated|q_b[6]  ; N/A     ;
; ram:ram0|q_b[6]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram0|altsyncram:altsyncram_component|altsyncram_ckc2:auto_generated|q_b[6]  ; N/A     ;
; ram:ram0|q_b[7]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram0|altsyncram:altsyncram_component|altsyncram_ckc2:auto_generated|q_b[7]  ; N/A     ;
; ram:ram0|q_b[7]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram0|altsyncram:altsyncram_component|altsyncram_ckc2:auto_generated|q_b[7]  ; N/A     ;
; ram:ram0|q_b[8]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram0|altsyncram:altsyncram_component|altsyncram_ckc2:auto_generated|q_b[8]  ; N/A     ;
; ram:ram0|q_b[8]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram0|altsyncram:altsyncram_component|altsyncram_ckc2:auto_generated|q_b[8]  ; N/A     ;
; ram:ram0|q_b[9]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram0|altsyncram:altsyncram_component|altsyncram_ckc2:auto_generated|q_b[9]  ; N/A     ;
; ram:ram0|q_b[9]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram0|altsyncram:altsyncram_component|altsyncram_ckc2:auto_generated|q_b[9]  ; N/A     ;
; ram:ram0|wren_a                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Spectrum:Spectrum0|channel_count_write_en                                       ; N/A     ;
; ram:ram0|wren_a                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Spectrum:Spectrum0|channel_count_write_en                                       ; N/A     ;
; ram:ram0|wren_b                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                             ; N/A     ;
; ram:ram0|wren_b                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                             ; N/A     ;
; auto_signaltap_0|gnd                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                             ; N/A     ;
; auto_signaltap_0|gnd                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                             ; N/A     ;
; auto_signaltap_0|gnd                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                             ; N/A     ;
; auto_signaltap_0|gnd                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                             ; N/A     ;
; auto_signaltap_0|gnd                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                             ; N/A     ;
; auto_signaltap_0|gnd                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                             ; N/A     ;
; auto_signaltap_0|gnd                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                             ; N/A     ;
; auto_signaltap_0|gnd                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                             ; N/A     ;
; auto_signaltap_0|gnd                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                             ; N/A     ;
; auto_signaltap_0|gnd                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                             ; N/A     ;
; auto_signaltap_0|gnd                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                             ; N/A     ;
; auto_signaltap_0|gnd                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                             ; N/A     ;
; auto_signaltap_0|gnd                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                             ; N/A     ;
; auto_signaltap_0|gnd                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                             ; N/A     ;
; auto_signaltap_0|gnd                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                             ; N/A     ;
; auto_signaltap_0|gnd                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                             ; N/A     ;
; auto_signaltap_0|vcc                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                             ; N/A     ;
; auto_signaltap_0|vcc                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                             ; N/A     ;
; auto_signaltap_0|vcc                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                             ; N/A     ;
; auto_signaltap_0|vcc                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                             ; N/A     ;
; auto_signaltap_0|vcc                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                             ; N/A     ;
; auto_signaltap_0|vcc                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                             ; N/A     ;
; auto_signaltap_0|vcc                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                             ; N/A     ;
; auto_signaltap_0|vcc                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                             ; N/A     ;
; auto_signaltap_0|vcc                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                             ; N/A     ;
; auto_signaltap_0|vcc                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                             ; N/A     ;
; auto_signaltap_0|vcc                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                             ; N/A     ;
; auto_signaltap_0|vcc                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                             ; N/A     ;
; auto_signaltap_0|vcc                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                             ; N/A     ;
; auto_signaltap_0|vcc                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                             ; N/A     ;
; auto_signaltap_0|vcc                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                             ; N/A     ;
; auto_signaltap_0|vcc                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                             ; N/A     ;
+-----------------------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Processing started: Mon Oct 10 16:01:45 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off exp31 -c exp31
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file exp31.v
    Info (12023): Found entity 1: exp31 File: E:/PROJECTS/Quartus_lesson/exp31/exp31.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ram.v
    Info (12023): Found entity 1: ram File: E:/PROJECTS/Quartus_lesson/exp31/ram.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file spectrum.v
    Info (12023): Found entity 1: Spectrum File: E:/PROJECTS/Quartus_lesson/exp31/Spectrum.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file thdbadfilter.v
    Info (12023): Found entity 1: ThdbADFilter File: E:/PROJECTS/Quartus_lesson/exp31/ThdbADFilter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file thdbda.v
    Info (12023): Found entity 1: ThdbDA File: E:/PROJECTS/Quartus_lesson/exp31/ThdbDA.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file thdbad.v
    Info (12023): Found entity 1: ThdbAD File: E:/PROJECTS/Quartus_lesson/exp31/ThdbAD.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pulseheight.v
    Info (12023): Found entity 1: PulseHeight File: E:/PROJECTS/Quartus_lesson/exp31/PulseHeight.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: pll File: E:/PROJECTS/Quartus_lesson/exp31/pll.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file spectrumtest.v
    Info (12023): Found entity 1: SpectrumTest File: E:/PROJECTS/Quartus_lesson/exp31/SpectrumTest.v Line: 1
Info (12127): Elaborating entity "exp31" for the top level hierarchy
Info (12128): Elaborating entity "pll" for hierarchy "pll:pll0" File: E:/PROJECTS/Quartus_lesson/exp31/exp31.v Line: 54
Info (12128): Elaborating entity "altpll" for hierarchy "pll:pll0|altpll:altpll_component" File: E:/PROJECTS/Quartus_lesson/exp31/pll.v Line: 95
Info (12130): Elaborated megafunction instantiation "pll:pll0|altpll:altpll_component" File: E:/PROJECTS/Quartus_lesson/exp31/pll.v Line: 95
Info (12133): Instantiated megafunction "pll:pll0|altpll:altpll_component" with the following parameter: File: E:/PROJECTS/Quartus_lesson/exp31/pll.v Line: 95
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "10"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "13"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll File: E:/PROJECTS/Quartus_lesson/exp31/db/pll_altpll.v Line: 30
Info (12128): Elaborating entity "pll_altpll" for hierarchy "pll:pll0|altpll:altpll_component|pll_altpll:auto_generated" File: e:/altera_lite/15.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "ThdbDA" for hierarchy "ThdbDA:ThdbDA0" File: E:/PROJECTS/Quartus_lesson/exp31/exp31.v Line: 65
Warning (10230): Verilog HDL assignment warning at ThdbDA.v(63): truncated value with size 32 to match size of target (8) File: E:/PROJECTS/Quartus_lesson/exp31/ThdbDA.v Line: 63
Warning (10230): Verilog HDL assignment warning at ThdbDA.v(65): truncated value with size 32 to match size of target (8) File: E:/PROJECTS/Quartus_lesson/exp31/ThdbDA.v Line: 65
Info (12128): Elaborating entity "ThdbAD" for hierarchy "ThdbAD:ThdbAD0" File: E:/PROJECTS/Quartus_lesson/exp31/exp31.v Line: 74
Info (12128): Elaborating entity "PulseHeight" for hierarchy "PulseHeight:PulseHeight0" File: E:/PROJECTS/Quartus_lesson/exp31/exp31.v Line: 82
Info (12128): Elaborating entity "ram" for hierarchy "ram:ram0" File: E:/PROJECTS/Quartus_lesson/exp31/exp31.v Line: 95
Info (12128): Elaborating entity "altsyncram" for hierarchy "ram:ram0|altsyncram:altsyncram_component" File: E:/PROJECTS/Quartus_lesson/exp31/ram.v Line: 100
Info (12130): Elaborated megafunction instantiation "ram:ram0|altsyncram:altsyncram_component" File: E:/PROJECTS/Quartus_lesson/exp31/ram.v Line: 100
Info (12133): Instantiated megafunction "ram:ram0|altsyncram:altsyncram_component" with the following parameter: File: E:/PROJECTS/Quartus_lesson/exp31/ram.v Line: 100
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "1024"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ckc2.tdf
    Info (12023): Found entity 1: altsyncram_ckc2 File: E:/PROJECTS/Quartus_lesson/exp31/db/altsyncram_ckc2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_ckc2" for hierarchy "ram:ram0|altsyncram:altsyncram_component|altsyncram_ckc2:auto_generated" File: e:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "Spectrum" for hierarchy "Spectrum:Spectrum0" File: E:/PROJECTS/Quartus_lesson/exp31/exp31.v Line: 109
Warning (10235): Verilog HDL Always Construct warning at Spectrum.v(87): variable "pulse_height" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/PROJECTS/Quartus_lesson/exp31/Spectrum.v Line: 87
Warning (10235): Verilog HDL Always Construct warning at Spectrum.v(95): variable "channel_count_read" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/PROJECTS/Quartus_lesson/exp31/Spectrum.v Line: 95
Warning (10235): Verilog HDL Always Construct warning at Spectrum.v(100): variable "clear_count" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/PROJECTS/Quartus_lesson/exp31/Spectrum.v Line: 100
Warning (10240): Verilog HDL Always Construct warning at Spectrum.v(80): inferring latch(es) for variable "channel_count_write_en", which holds its previous value in one or more paths through the always construct File: E:/PROJECTS/Quartus_lesson/exp31/Spectrum.v Line: 80
Warning (10240): Verilog HDL Always Construct warning at Spectrum.v(80): inferring latch(es) for variable "channel_address_write", which holds its previous value in one or more paths through the always construct File: E:/PROJECTS/Quartus_lesson/exp31/Spectrum.v Line: 80
Warning (10240): Verilog HDL Always Construct warning at Spectrum.v(80): inferring latch(es) for variable "channel_count_write", which holds its previous value in one or more paths through the always construct File: E:/PROJECTS/Quartus_lesson/exp31/Spectrum.v Line: 80
Info (10041): Inferred latch for "channel_count_write[0]" at Spectrum.v(80) File: E:/PROJECTS/Quartus_lesson/exp31/Spectrum.v Line: 80
Info (10041): Inferred latch for "channel_count_write[1]" at Spectrum.v(80) File: E:/PROJECTS/Quartus_lesson/exp31/Spectrum.v Line: 80
Info (10041): Inferred latch for "channel_count_write[2]" at Spectrum.v(80) File: E:/PROJECTS/Quartus_lesson/exp31/Spectrum.v Line: 80
Info (10041): Inferred latch for "channel_count_write[3]" at Spectrum.v(80) File: E:/PROJECTS/Quartus_lesson/exp31/Spectrum.v Line: 80
Info (10041): Inferred latch for "channel_count_write[4]" at Spectrum.v(80) File: E:/PROJECTS/Quartus_lesson/exp31/Spectrum.v Line: 80
Info (10041): Inferred latch for "channel_count_write[5]" at Spectrum.v(80) File: E:/PROJECTS/Quartus_lesson/exp31/Spectrum.v Line: 80
Info (10041): Inferred latch for "channel_count_write[6]" at Spectrum.v(80) File: E:/PROJECTS/Quartus_lesson/exp31/Spectrum.v Line: 80
Info (10041): Inferred latch for "channel_count_write[7]" at Spectrum.v(80) File: E:/PROJECTS/Quartus_lesson/exp31/Spectrum.v Line: 80
Info (10041): Inferred latch for "channel_count_write[8]" at Spectrum.v(80) File: E:/PROJECTS/Quartus_lesson/exp31/Spectrum.v Line: 80
Info (10041): Inferred latch for "channel_count_write[9]" at Spectrum.v(80) File: E:/PROJECTS/Quartus_lesson/exp31/Spectrum.v Line: 80
Info (10041): Inferred latch for "channel_count_write[10]" at Spectrum.v(80) File: E:/PROJECTS/Quartus_lesson/exp31/Spectrum.v Line: 80
Info (10041): Inferred latch for "channel_count_write[11]" at Spectrum.v(80) File: E:/PROJECTS/Quartus_lesson/exp31/Spectrum.v Line: 80
Info (10041): Inferred latch for "channel_count_write[12]" at Spectrum.v(80) File: E:/PROJECTS/Quartus_lesson/exp31/Spectrum.v Line: 80
Info (10041): Inferred latch for "channel_count_write[13]" at Spectrum.v(80) File: E:/PROJECTS/Quartus_lesson/exp31/Spectrum.v Line: 80
Info (10041): Inferred latch for "channel_count_write[14]" at Spectrum.v(80) File: E:/PROJECTS/Quartus_lesson/exp31/Spectrum.v Line: 80
Info (10041): Inferred latch for "channel_count_write[15]" at Spectrum.v(80) File: E:/PROJECTS/Quartus_lesson/exp31/Spectrum.v Line: 80
Info (10041): Inferred latch for "channel_count_write[16]" at Spectrum.v(80) File: E:/PROJECTS/Quartus_lesson/exp31/Spectrum.v Line: 80
Info (10041): Inferred latch for "channel_count_write[17]" at Spectrum.v(80) File: E:/PROJECTS/Quartus_lesson/exp31/Spectrum.v Line: 80
Info (10041): Inferred latch for "channel_count_write[18]" at Spectrum.v(80) File: E:/PROJECTS/Quartus_lesson/exp31/Spectrum.v Line: 80
Info (10041): Inferred latch for "channel_count_write[19]" at Spectrum.v(80) File: E:/PROJECTS/Quartus_lesson/exp31/Spectrum.v Line: 80
Info (10041): Inferred latch for "channel_count_write[20]" at Spectrum.v(80) File: E:/PROJECTS/Quartus_lesson/exp31/Spectrum.v Line: 80
Info (10041): Inferred latch for "channel_count_write[21]" at Spectrum.v(80) File: E:/PROJECTS/Quartus_lesson/exp31/Spectrum.v Line: 80
Info (10041): Inferred latch for "channel_count_write[22]" at Spectrum.v(80) File: E:/PROJECTS/Quartus_lesson/exp31/Spectrum.v Line: 80
Info (10041): Inferred latch for "channel_count_write[23]" at Spectrum.v(80) File: E:/PROJECTS/Quartus_lesson/exp31/Spectrum.v Line: 80
Info (10041): Inferred latch for "channel_count_write[24]" at Spectrum.v(80) File: E:/PROJECTS/Quartus_lesson/exp31/Spectrum.v Line: 80
Info (10041): Inferred latch for "channel_count_write[25]" at Spectrum.v(80) File: E:/PROJECTS/Quartus_lesson/exp31/Spectrum.v Line: 80
Info (10041): Inferred latch for "channel_count_write[26]" at Spectrum.v(80) File: E:/PROJECTS/Quartus_lesson/exp31/Spectrum.v Line: 80
Info (10041): Inferred latch for "channel_count_write[27]" at Spectrum.v(80) File: E:/PROJECTS/Quartus_lesson/exp31/Spectrum.v Line: 80
Info (10041): Inferred latch for "channel_count_write[28]" at Spectrum.v(80) File: E:/PROJECTS/Quartus_lesson/exp31/Spectrum.v Line: 80
Info (10041): Inferred latch for "channel_count_write[29]" at Spectrum.v(80) File: E:/PROJECTS/Quartus_lesson/exp31/Spectrum.v Line: 80
Info (10041): Inferred latch for "channel_count_write[30]" at Spectrum.v(80) File: E:/PROJECTS/Quartus_lesson/exp31/Spectrum.v Line: 80
Info (10041): Inferred latch for "channel_count_write[31]" at Spectrum.v(80) File: E:/PROJECTS/Quartus_lesson/exp31/Spectrum.v Line: 80
Info (10041): Inferred latch for "channel_address_write[0]" at Spectrum.v(80) File: E:/PROJECTS/Quartus_lesson/exp31/Spectrum.v Line: 80
Info (10041): Inferred latch for "channel_address_write[1]" at Spectrum.v(80) File: E:/PROJECTS/Quartus_lesson/exp31/Spectrum.v Line: 80
Info (10041): Inferred latch for "channel_address_write[2]" at Spectrum.v(80) File: E:/PROJECTS/Quartus_lesson/exp31/Spectrum.v Line: 80
Info (10041): Inferred latch for "channel_address_write[3]" at Spectrum.v(80) File: E:/PROJECTS/Quartus_lesson/exp31/Spectrum.v Line: 80
Info (10041): Inferred latch for "channel_address_write[4]" at Spectrum.v(80) File: E:/PROJECTS/Quartus_lesson/exp31/Spectrum.v Line: 80
Info (10041): Inferred latch for "channel_address_write[5]" at Spectrum.v(80) File: E:/PROJECTS/Quartus_lesson/exp31/Spectrum.v Line: 80
Info (10041): Inferred latch for "channel_address_write[6]" at Spectrum.v(80) File: E:/PROJECTS/Quartus_lesson/exp31/Spectrum.v Line: 80
Info (10041): Inferred latch for "channel_address_write[7]" at Spectrum.v(80) File: E:/PROJECTS/Quartus_lesson/exp31/Spectrum.v Line: 80
Info (10041): Inferred latch for "channel_address_write[8]" at Spectrum.v(80) File: E:/PROJECTS/Quartus_lesson/exp31/Spectrum.v Line: 80
Info (10041): Inferred latch for "channel_address_write[9]" at Spectrum.v(80) File: E:/PROJECTS/Quartus_lesson/exp31/Spectrum.v Line: 80
Info (10041): Inferred latch for "channel_count_write_en" at Spectrum.v(80) File: E:/PROJECTS/Quartus_lesson/exp31/Spectrum.v Line: 80
Info (10018): Can't recognize finite state machine "state" because it has a complex reset state
Info (12128): Elaborating entity "ThdbADFilter" for hierarchy "ThdbADFilter:ThdbADFilter0" File: E:/PROJECTS/Quartus_lesson/exp31/exp31.v Line: 116
Warning (10230): Verilog HDL assignment warning at ThdbADFilter.v(28): truncated value with size 17 to match size of target (14) File: E:/PROJECTS/Quartus_lesson/exp31/ThdbADFilter.v Line: 28
Info (12128): Elaborating entity "SpectrumTest" for hierarchy "SpectrumTest:SpectrumTest0" File: E:/PROJECTS/Quartus_lesson/exp31/exp31.v Line: 122
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4424.tdf
    Info (12023): Found entity 1: altsyncram_4424 File: E:/PROJECTS/Quartus_lesson/exp31/db/altsyncram_4424.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_psc.tdf
    Info (12023): Found entity 1: mux_psc File: E:/PROJECTS/Quartus_lesson/exp31/db/mux_psc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: E:/PROJECTS/Quartus_lesson/exp31/db/decode_dvf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_3ii.tdf
    Info (12023): Found entity 1: cntr_3ii File: E:/PROJECTS/Quartus_lesson/exp31/db/cntr_3ii.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf
    Info (12023): Found entity 1: cmpr_tgc File: E:/PROJECTS/Quartus_lesson/exp31/db/cmpr_tgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_89j.tdf
    Info (12023): Found entity 1: cntr_89j File: E:/PROJECTS/Quartus_lesson/exp31/db/cntr_89j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_cgi.tdf
    Info (12023): Found entity 1: cntr_cgi File: E:/PROJECTS/Quartus_lesson/exp31/db/cntr_cgi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc File: E:/PROJECTS/Quartus_lesson/exp31/db/cmpr_rgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: E:/PROJECTS/Quartus_lesson/exp31/db/cntr_23j.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: E:/PROJECTS/Quartus_lesson/exp31/db/cmpr_ngc.tdf Line: 23
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (11170): Start IP generation for the debug fabric within sld_hub.
Info (11172): 2016.10.10.16:02:11 Progress: Loading sldae8edda9/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric within sld_hub.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldae8edda9/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: E:/PROJECTS/Quartus_lesson/exp31/db/ip/sldae8edda9/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldae8edda9/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: E:/PROJECTS/Quartus_lesson/exp31/db/ip/sldae8edda9/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldae8edda9/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: E:/PROJECTS/Quartus_lesson/exp31/db/ip/sldae8edda9/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldae8edda9/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: E:/PROJECTS/Quartus_lesson/exp31/db/ip/sldae8edda9/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldae8edda9/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: E:/PROJECTS/Quartus_lesson/exp31/db/ip/sldae8edda9/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 92
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: E:/PROJECTS/Quartus_lesson/exp31/db/ip/sldae8edda9/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldae8edda9/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: E:/PROJECTS/Quartus_lesson/exp31/db/ip/sldae8edda9/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "Spectrum:Spectrum0|state.STATE_CLEAR" is converted into an equivalent circuit using register "Spectrum:Spectrum0|state.STATE_CLEAR~_emulated" and latch "Spectrum:Spectrum0|state.STATE_CLEAR~1" File: E:/PROJECTS/Quartus_lesson/exp31/Spectrum.v Line: 33
    Warning (13310): Register "Spectrum:Spectrum0|state.STATE_PAUSE" is converted into an equivalent circuit using register "Spectrum:Spectrum0|state.STATE_PAUSE~_emulated" and latch "Spectrum:Spectrum0|state.STATE_PAUSE~1" File: E:/PROJECTS/Quartus_lesson/exp31/Spectrum.v Line: 33
    Warning (13310): Register "Spectrum:Spectrum0|state.STATE_IDLE" is converted into an equivalent circuit using register "Spectrum:Spectrum0|state.STATE_IDLE~_emulated" and latch "Spectrum:Spectrum0|state.STATE_IDLE~1" File: E:/PROJECTS/Quartus_lesson/exp31/Spectrum.v Line: 33
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "DA_MODE" is stuck at VCC File: E:/PROJECTS/Quartus_lesson/exp31/exp31.v Line: 18
    Warning (13410): Pin "ADC_OEA" is stuck at GND File: E:/PROJECTS/Quartus_lesson/exp31/exp31.v Line: 21
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (13000): Registers with preset signals will power-up high File: e:/altera_lite/15.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd Line: 350
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_signaltap:auto_signaltap_0"
Info (13000): Registers with preset signals will power-up high File: e:/altera_lite/15.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 256
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file E:/PROJECTS/Quartus_lesson/exp31/output_files/exp31.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 265 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "AD_OTRA" File: E:/PROJECTS/Quartus_lesson/exp31/exp31.v Line: 23
Info (21057): Implemented 2711 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 23 input pins
    Info (21059): Implemented 21 output pins
    Info (21061): Implemented 2517 logic cells
    Info (21064): Implemented 148 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings
    Info: Peak virtual memory: 919 megabytes
    Info: Processing ended: Mon Oct 10 16:02:30 2016
    Info: Elapsed time: 00:00:45
    Info: Total CPU time (on all processors): 00:01:26


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in E:/PROJECTS/Quartus_lesson/exp31/output_files/exp31.map.smsg.


