<!-- HTML header for doxygen 1.8.11-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<title>MAX3263X API: max3263x.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 44px;">
  <td id="projectlogo" style="vertical-align:middle"><img alt="Logo" style="width:144px;height:63px;" src="MI_Logo_Small_Pos_RGB_150dpi.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">MAX3263X API
   &#160;<span id="projectnumber">2.6</span>
   </div>
   <div id="projectbrief">Software Development Kit Overview and API Documentation</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('max3263x_8h_source.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="headertitle">
<div class="title">max3263x.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">/* *****************************************************************************</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * Copyright (C) 2016 Maxim Integrated Products, Inc., All Rights Reserved.</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * Permission is hereby granted, free of charge, to any person obtaining a</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * copy of this software and associated documentation files (the &quot;Software&quot;),</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * to deal in the Software without restriction, including without limitation</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * the rights to use, copy, modify, merge, publish, distribute, sublicense,</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * and/or sell copies of the Software, and to permit persons to whom the</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * Software is furnished to do so, subject to the following conditions:</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * The above copyright notice and this permission notice shall be included</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * in all copies or substantial portions of the Software.</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * IN NO EVENT SHALL MAXIM INTEGRATED BE LIABLE FOR ANY CLAIM, DAMAGES</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * OTHER DEALINGS IN THE SOFTWARE.</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * Except as contained in this notice, the name of Maxim Integrated</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * Products, Inc. shall not be used except as stated in the Maxim Integrated</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * Products, Inc. Branding Policy.</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * The mere transfer of this software does not imply any licenses</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * of trade secrets, proprietary technology, copyrights, patents,</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * trademarks, maskwork rights, or any other form of intellectual</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> * property whatsoever. Maxim Integrated Products, Inc. retains all</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> * ownership rights.</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> * $Date: 2017-06-02 08:54:20 -0500 (Fri, 02 Jun 2017) $</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment"> * $Revision: 28314 $</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">*************************************************************************** */</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">/* **** Includes **** */</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">/* Define to prevent redundant inclusion */</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#ifndef _MAX3263X_H_</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#define _MAX3263X_H_</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#ifndef  FALSE</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor">#define  FALSE      (0) </span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">#ifndef  TRUE</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">#define  TRUE       (1)</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment">/* COMPILER SPECIFIC DEFINES (IAR, ARMCC and GNUC) */</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor">#if defined ( __GNUC__ )</span></div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="group__product__name.html#ga5181eb756a197a06d1c4ed1f40a065bc">   97</a></span>&#160;<span class="preprocessor">#define __weak __attribute__((weak))                </span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor">#elif defined ( __CC_ARM)</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor">#define inline __inline                             </span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor">#pragma anon_unions</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;</div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="group__nvic__table.html#ga7e1129cd8a196f4284d41db3e82ad5c8">  173</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">  174</a></span>&#160;    <a class="code" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a>    = -14, </div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85">  175</a></span>&#160;    <a class="code" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85">HardFault_IRQn</a>         = -13, </div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa">  176</a></span>&#160;    <a class="code" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa">MemoryManagement_IRQn</a>  = -12, </div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af">  177</a></span>&#160;    <a class="code" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af">BusFault_IRQn</a>          = -11, </div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf">  178</a></span>&#160;    <a class="code" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf">UsageFault_IRQn</a>        = -10, </div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237">  179</a></span>&#160;    <a class="code" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a>            = -5,  </div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c">  180</a></span>&#160;    <a class="code" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c">DebugMonitor_IRQn</a>      = -4,  </div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">  181</a></span>&#160;    <a class="code" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a>            = -2,  </div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">  182</a></span>&#160;    <a class="code" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a>           = -1,  </div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a290665547795718032a23c1460da30a3">  183</a></span>&#160;    <a class="code" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a290665547795718032a23c1460da30a3">CLKMAN_IRQn</a> = 0,              </div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a99465d8fdc1184b94da9a60a27c5d0d7">  184</a></span>&#160;    <a class="code" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a99465d8fdc1184b94da9a60a27c5d0d7">PWRMAN_IRQn</a>,                  </div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae984e74c9d492f00ec9a796c32bc6390">  185</a></span>&#160;    <a class="code" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae984e74c9d492f00ec9a796c32bc6390">FLC_IRQn</a>,                     </div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae8f41637c6c07ef7b19337645fcd62de">  186</a></span>&#160;    <a class="code" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae8f41637c6c07ef7b19337645fcd62de">RTC0_IRQn</a>,                    </div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a17a8b6fd704c515e9f5beee6795766f5">  187</a></span>&#160;    <a class="code" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a17a8b6fd704c515e9f5beee6795766f5">RTC1_IRQn</a>,                    </div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad1f3f18b2c8919020ac8b81c7ac493f4">  188</a></span>&#160;    <a class="code" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad1f3f18b2c8919020ac8b81c7ac493f4">RTC2_IRQn</a>,                    </div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a110a68a26d4b52fd2c29ce640f2fbdd1">  189</a></span>&#160;    <a class="code" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a110a68a26d4b52fd2c29ce640f2fbdd1">RTC3_IRQn</a>,                    </div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab434211675dd03d20e6e6a3c31d941cb">  190</a></span>&#160;    <a class="code" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab434211675dd03d20e6e6a3c31d941cb">PMU_IRQn</a>,                     </div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5078f46ddc47f29eae4aa40bd57d1692">  191</a></span>&#160;    <a class="code" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5078f46ddc47f29eae4aa40bd57d1692">USB_IRQn</a>,                     </div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a847dc5472a69022647730f0193930e92">  192</a></span>&#160;    <a class="code" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a847dc5472a69022647730f0193930e92">AES_IRQn</a>,                     </div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0279ff77876e8bdb57627f7218fd74c8">  193</a></span>&#160;    <a class="code" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0279ff77876e8bdb57627f7218fd74c8">MAA_IRQn</a>,                     </div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a43a34bc2eef0b7b38cb5a664f9729044">  194</a></span>&#160;    <a class="code" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a43a34bc2eef0b7b38cb5a664f9729044">WDT0_IRQn</a>,                    </div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a04ff8274576aaa302e0fbf3c0ca87b0e">  195</a></span>&#160;    <a class="code" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a04ff8274576aaa302e0fbf3c0ca87b0e">WDT0_P_IRQn</a>,                  </div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a418358eff5b35a8f0ade182d379d7be2">  196</a></span>&#160;    <a class="code" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a418358eff5b35a8f0ade182d379d7be2">WDT1_IRQn</a>,                    </div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2f03575d188572ba7c5a9c510d810a2f">  197</a></span>&#160;    <a class="code" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2f03575d188572ba7c5a9c510d810a2f">WDT1_P_IRQn</a>,                  </div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a65468141f3ed46e3afa6f85e0fb700df">  198</a></span>&#160;    <a class="code" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a65468141f3ed46e3afa6f85e0fb700df">GPIO_P0_IRQn</a>,                 </div><div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a776e8d1a478f68f21056199503f166db">  199</a></span>&#160;    <a class="code" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a776e8d1a478f68f21056199503f166db">GPIO_P1_IRQn</a>,                 </div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6624f982db6ead480a607d28756788af">  200</a></span>&#160;    <a class="code" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6624f982db6ead480a607d28756788af">GPIO_P2_IRQn</a>,                 </div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a835d251f08442a1faf3fe6a74f95be26">  201</a></span>&#160;    <a class="code" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a835d251f08442a1faf3fe6a74f95be26">GPIO_P3_IRQn</a>,                 </div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5ac4df5e955851663c7eca08f3c010c5">  202</a></span>&#160;    <a class="code" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5ac4df5e955851663c7eca08f3c010c5">GPIO_P4_IRQn</a>,                 </div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a88692289c4dab7c528736c64f1bb6fcc">  203</a></span>&#160;    <a class="code" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a88692289c4dab7c528736c64f1bb6fcc">GPIO_P5_IRQn</a>,                 </div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9a79055f8d955bb0435c38b8e2d2f276">  204</a></span>&#160;    <a class="code" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9a79055f8d955bb0435c38b8e2d2f276">GPIO_P6_IRQn</a>,                 </div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8afae44d72e52c6cce8006f41f4c304cf5">  205</a></span>&#160;    <a class="code" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8afae44d72e52c6cce8006f41f4c304cf5">TMR0_0_IRQn</a>,                  </div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8afa346d866dcb22fff423265a61da46e2">  206</a></span>&#160;    <a class="code" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8afa346d866dcb22fff423265a61da46e2">TMR0_1_IRQn</a>,                  </div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa6c6c3d0286ca04162a6197973595627">  207</a></span>&#160;    <a class="code" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa6c6c3d0286ca04162a6197973595627">TMR1_0_IRQn</a>,                  </div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a40b600e091853cf345af5d06c396666f">  208</a></span>&#160;    <a class="code" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a40b600e091853cf345af5d06c396666f">TMR1_1_IRQn</a>,                  </div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a65b4e84e1a9b5c2d0c50b8902371d89d">  209</a></span>&#160;    <a class="code" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a65b4e84e1a9b5c2d0c50b8902371d89d">TMR2_0_IRQn</a>,                  </div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab6afc083a61300e3fff5890f567fed84">  210</a></span>&#160;    <a class="code" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab6afc083a61300e3fff5890f567fed84">TMR2_1_IRQn</a>,                  </div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8ed56a62e489a770a7d1c189d0cff7d2">  211</a></span>&#160;    <a class="code" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8ed56a62e489a770a7d1c189d0cff7d2">TMR3_0_IRQn</a>,                  </div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a955a66dca9561e17ce26a64762a2f03e">  212</a></span>&#160;    <a class="code" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a955a66dca9561e17ce26a64762a2f03e">TMR3_1_IRQn</a>,                  </div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6ba9a9d87f876358c127b307121f57bf">  213</a></span>&#160;    <a class="code" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6ba9a9d87f876358c127b307121f57bf">TMR4_0_IRQn</a>,                  </div><div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a75b6e121d96a558f8b0dc8aa3d4b3468">  214</a></span>&#160;    <a class="code" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a75b6e121d96a558f8b0dc8aa3d4b3468">TMR4_1_IRQn</a>,                  </div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8aff2be2187b19d1b66692e29b605ddc2a">  215</a></span>&#160;    <a class="code" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8aff2be2187b19d1b66692e29b605ddc2a">TMR5_0_IRQn</a>,                  </div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2531b3618518a0779b8447c7da328ce5">  216</a></span>&#160;    <a class="code" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2531b3618518a0779b8447c7da328ce5">TMR5_1_IRQn</a>,                  </div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae9122b85b58f7c24033a8515615a7b74">  217</a></span>&#160;    <a class="code" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae9122b85b58f7c24033a8515615a7b74">UART0_IRQn</a>,                   </div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9650ab92e46bc16f333d4c63ad0459b4">  218</a></span>&#160;    <a class="code" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9650ab92e46bc16f333d4c63ad0459b4">UART1_IRQn</a>,                   </div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab051fac6b15b88454713bb36d96e5dd5">  219</a></span>&#160;    <a class="code" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab051fac6b15b88454713bb36d96e5dd5">UART2_IRQn</a>,                   </div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a11614a227a56dc01859bf803013e6358">  220</a></span>&#160;    <a class="code" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a11614a227a56dc01859bf803013e6358">UART3_IRQn</a>,                   </div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a72d320b89bf02d826cb36ee43ef564df">  221</a></span>&#160;    <a class="code" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a72d320b89bf02d826cb36ee43ef564df">PT_IRQn</a>,                      </div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac4e764339ba3c999a9838729a8508765">  222</a></span>&#160;    <a class="code" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac4e764339ba3c999a9838729a8508765">I2CM0_IRQn</a>,                   </div><div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8aaf6f27788f1e075c7324475ac4fe0a41">  223</a></span>&#160;    <a class="code" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8aaf6f27788f1e075c7324475ac4fe0a41">I2CM1_IRQn</a>,                   </div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2bacf078f6d9b8b0e8d600f04682ab18">  224</a></span>&#160;    <a class="code" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2bacf078f6d9b8b0e8d600f04682ab18">I2CM2_IRQn</a>,                   </div><div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8afb40995d6c63429f112ff0cad202ad17">  225</a></span>&#160;    <a class="code" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8afb40995d6c63429f112ff0cad202ad17">I2CS_IRQn</a>,                    </div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2dcf5ff5da1d40f4caa3fbc42a941bf6">  226</a></span>&#160;    <a class="code" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2dcf5ff5da1d40f4caa3fbc42a941bf6">SPIM0_IRQn</a>,                   </div><div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad3ae478cfb10a4ce8f63719430a74f12">  227</a></span>&#160;    <a class="code" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad3ae478cfb10a4ce8f63719430a74f12">SPIM1_IRQn</a>,                   </div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a12a278357d018fee28d132629570e3cc">  228</a></span>&#160;    <a class="code" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a12a278357d018fee28d132629570e3cc">SPIM2_IRQn</a>,                   </div><div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6090b24da6b08b40da3ef1db433a8836">  229</a></span>&#160;    <a class="code" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6090b24da6b08b40da3ef1db433a8836">SPIB_IRQn</a>,                    </div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a83956de66cc8df873d095a30c8924c97">  230</a></span>&#160;    <a class="code" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a83956de66cc8df873d095a30c8924c97">OWM_IRQn</a>,                     </div><div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa42973ea7d4fd89de7bf88dce4ac0a7c">  231</a></span>&#160;    <a class="code" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa42973ea7d4fd89de7bf88dce4ac0a7c">AFE_IRQn</a>,                     </div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2c5bb7d572a88857938b2a63d3582859">  232</a></span>&#160;    <a class="code" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2c5bb7d572a88857938b2a63d3582859">SPIS_IRQn</a>,                    </div><div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4f8d63a38c101f290bcc82af356d3c94">  233</a></span>&#160;    <a class="code" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4f8d63a38c101f290bcc82af356d3c94">GPIO_P7_IRQn</a>,                 </div><div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae5e273a34eaac1a4ecc5881688fd2c88">  234</a></span>&#160;    <a class="code" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae5e273a34eaac1a4ecc5881688fd2c88">GPIO_P8_IRQn</a>,                 </div><div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8adab73fca10dd3dd56f6bc22682782bf1">  235</a></span>&#160;    <a class="code" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8adab73fca10dd3dd56f6bc22682782bf1">MXC_IRQ_EXT_COUNT</a>             </div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;} <a class="code" href="group__nvic__table.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a>;</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;</div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="group__nvic__table.html#gab2e6d4fb4cf60f277f48268c53c677dd">  238</a></span>&#160;<span class="preprocessor">#define MXC_IRQ_COUNT (MXC_IRQ_EXT_COUNT + 16) </span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor"></span><span class="comment">/* ================================================================================ */</span><span class="preprocessor"></span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="comment">/* ================      Processor and Core Peripheral Section     ================ */</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="comment">/* ----------------------  Configuration of the Cortex-M Processor and Core Peripherals  ---------------------- */</span></div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="group__Cortex__M4.html#ga45a97e4bb8b6ce7c334acc5f45ace3ba">  250</a></span>&#160;<span class="preprocessor">#define __CM4_REV                 0x0100            </span></div><div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="group__Cortex__M4.html#ga4127d1b31aaf336fab3d7329d117f448">  251</a></span>&#160;<span class="preprocessor">#define __MPU_PRESENT                  1            </span></div><div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="group__Cortex__M4.html#gae3fe3587d5100c787e02102ce3944460">  252</a></span>&#160;<span class="preprocessor">#define __NVIC_PRIO_BITS               3            </span></div><div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="group__Cortex__M4.html#gab58771b4ec03f9bdddc84770f7c95c68">  253</a></span>&#160;<span class="preprocessor">#define __Vendor_SysTickConfig         0            </span></div><div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="group__Cortex__M4.html#gac1ba8a48ca926bddc88be9bfd7d42641">  254</a></span>&#160;<span class="preprocessor">#define __FPU_PRESENT                  1            </span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="preprocessor">#include &lt;core_cm4.h&gt;                               </span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor">#include &quot;system_max3263x.h&quot;                        </span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="preprocessor"></span><span class="comment">/* ================================================================================ */</span><span class="preprocessor"></span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="comment">/* ==================       Device Specific Memory Section       ================== */</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="group__product__name.html#gab93cfcbf9f15bc007ea093ba326c7710">  267</a></span>&#160;<span class="preprocessor">#define MXC_FLASH_MEM_BASE         0x00000000UL   </span></div><div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="group__product__name.html#ga1d1321efffb4dd25f25abf00a5ee268d">  268</a></span>&#160;<span class="preprocessor">#define MXC_FLASH_PAGE_SIZE        0x00002000UL   </span></div><div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="group__product__name.html#ga98ebe1d96bd4f157923b55dee8feaccd">  269</a></span>&#160;<span class="preprocessor">#define MXC_FLASH_FULL_MEM_SIZE    0x00200000UL   </span></div><div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="group__product__name.html#ga9240ef822d7e2d6b4f0106ab7a59b4ef">  270</a></span>&#160;<span class="preprocessor">#define MXC_SYS_MEM_BASE           0x20000000UL   </span></div><div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="group__product__name.html#gaa8dd07e8ce39728fa9d207d94025e838">  271</a></span>&#160;<span class="preprocessor">#define MXC_SRAM_FULL_MEM_SIZE     0x00080000UL   </span></div><div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="group__product__name.html#gac679cab2fdde4a59b986694cc31352bf">  272</a></span>&#160;<span class="preprocessor">#define MXC_EXT_FLASH_MEM_BASE     0x10000000UL   </span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="preprocessor"></span><span class="comment">/* ================================================================================ */</span><span class="preprocessor"></span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="comment">/* ================       Device Specific Peripheral Section       ================ */</span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="comment">   Base addresses and configuration settings for all MAX3263X peripheral modules.</span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="comment">/* *************************************************************************** */</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="comment">/*                                                     System Manager Settings */</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor">#define MXC_BASE_SYSMAN                  ((uint32_t)0x40000000UL)</span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor">#define MXC_SYSMAN                       ((mxc_sysman_regs_t *)MXC_BASE_SYSMAN)</span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="comment">/* *************************************************************************** */</span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="comment">/*                                                        System Clock Manager */</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="preprocessor">#define MXC_BASE_CLKMAN                  ((uint32_t)0x40000400UL)</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="preprocessor">#define MXC_CLKMAN                       ((mxc_clkman_regs_t *)MXC_BASE_CLKMAN)</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="comment">/* *************************************************************************** */</span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="comment">/*                                                        System Power Manager */</span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="preprocessor">#define MXC_BASE_PWRMAN                  ((uint32_t)0x40000800UL)</span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="preprocessor">#define MXC_PWRMAN                       ((mxc_pwrman_regs_t *)MXC_BASE_PWRMAN)</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="comment">/* *************************************************************************** */</span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="comment">/*                                                             Real Time Clock */</span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="preprocessor">#define MXC_BASE_RTCTMR                  ((uint32_t)0x40000A00UL)</span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="preprocessor">#define MXC_RTCTMR                       ((mxc_rtctmr_regs_t *)MXC_BASE_RTCTMR)</span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="preprocessor">#define MXC_BASE_RTCCFG                  ((uint32_t)0x40000A70UL)</span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="preprocessor">#define MXC_RTCCFG                       ((mxc_rtccfg_regs_t *)MXC_BASE_RTCCFG)</span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="preprocessor">#define MXC_RTCTMR_GET_IRQ(i)            (IRQn_Type)(i == 0 ? RTC0_IRQn :   \</span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="preprocessor">                                          i == 1 ? RTC1_IRQn :              \</span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="preprocessor">                                          i == 2 ? RTC2_IRQn :              \</span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="preprocessor">                                          i == 3 ? RTC3_IRQn : 0)</span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="comment">/* *************************************************************************** */</span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="comment">/*                                                             Power Sequencer */</span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="preprocessor">#define MXC_BASE_PWRSEQ                  ((uint32_t)0x40000A30UL)</span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="preprocessor">#define MXC_PWRSEQ                       ((mxc_pwrseq_regs_t *)MXC_BASE_PWRSEQ)</span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="comment">/* *************************************************************************** */</span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="comment">/*                                                          System I/O Manager */</span></div><div class="line"><a name="l00338"></a><span class="lineno"><a class="line" href="group__ioman__registers.html#gaacf1879a7df4a0590286b6f78ffd615b">  338</a></span>&#160;<span class="preprocessor">#define MXC_BASE_IOMAN                   ((uint32_t)0x40000C00UL)               </span></div><div class="line"><a name="l00339"></a><span class="lineno"><a class="line" href="group__ioman__registers.html#ga2d7da85445be9a9d802e93aebe7e0486">  339</a></span>&#160;<span class="preprocessor">#define MXC_IOMAN                        ((mxc_ioman_regs_t *)MXC_BASE_IOMAN)   </span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="preprocessor"></span><span class="comment">/* *************************************************************************** */</span><span class="preprocessor"></span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="comment">/*                                                       Shadow Trim Registers */</span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="preprocessor">#define MXC_BASE_TRIM                    ((uint32_t)0x40001000UL)</span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="preprocessor">#define MXC_TRIM                         ((mxc_trim_regs_t *)MXC_BASE_TRIM)</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="comment">/* *************************************************************************** */</span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="comment">/*                                                            Flash Controller */</span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="preprocessor">#define MXC_BASE_FLC                     ((uint32_t)0x40002000UL)</span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="preprocessor">#define MXC_FLC                          ((mxc_flc_regs_t *)MXC_BASE_FLC)</span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="preprocessor">#define MXC_FLC_PAGE_SIZE_SHIFT          (13)</span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="preprocessor">#define MXC_FLC_PAGE_SIZE                (1 &lt;&lt; MXC_FLC_PAGE_SIZE_SHIFT)</span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="preprocessor">#define MXC_FLC_PAGE_ERASE_MSK           ((~(1 &lt;&lt; (MXC_FLC_PAGE_SIZE_SHIFT - 1))) &gt;&gt; MXC_FLC_PAGE_SIZE_SHIFT) &lt;&lt; MXC_FLC_PAGE_SIZE_SHIFT</span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="comment">/* *************************************************************************** */</span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="comment">/*                                                           Instruction Cache */</span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="preprocessor">#define MXC_BASE_ICC                     ((uint32_t)0x40003000UL)</span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="preprocessor">#define MXC_ICC                          ((mxc_icc_regs_t *)MXC_BASE_ICC)</span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="comment">/* *************************************************************************** */</span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="comment">/*                                                           SPI XIP Interface */</span></div><div class="line"><a name="l00380"></a><span class="lineno"><a class="line" href="group__spix__registers.html#gafa411cc2c7262cea9c74a0d23f2ff246">  380</a></span>&#160;<span class="preprocessor">#define MXC_BASE_SPIX                    ((uint32_t)0x40004000UL)           </span></div><div class="line"><a name="l00381"></a><span class="lineno"><a class="line" href="group__spix__registers.html#gaf7e909f506f9ea7f8b63bc4d4fc79f3e">  381</a></span>&#160;<span class="preprocessor">#define MXC_SPIX                         ((mxc_spix_regs_t *)MXC_BASE_SPIX) </span></div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="preprocessor"></span><span class="comment">/* *************************************************************************** */</span><span class="preprocessor"></span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="comment">/*                                                  Peripheral Management Unit */</span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="preprocessor">#define MXC_CFG_PMU_CHANNELS             (6)</span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="preprocessor">#define MXC_BASE_PMU0                    ((uint32_t)0x40005000UL)</span></div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="preprocessor">#define MXC_PMU0                         ((mxc_pmu_regs_t *)MXC_BASE_PMU0)</span></div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="preprocessor">#define MXC_BASE_PMU1                    ((uint32_t)0x40005020UL)</span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="preprocessor">#define MXC_PMU1                         ((mxc_pmu_regs_t *)MXC_BASE_PMU1)</span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="preprocessor">#define MXC_BASE_PMU2                    ((uint32_t)0x40005040UL)</span></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="preprocessor">#define MXC_PMU2                         ((mxc_pmu_regs_t *)MXC_BASE_PMU2)</span></div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="preprocessor">#define MXC_BASE_PMU3                    ((uint32_t)0x40005060UL)</span></div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="preprocessor">#define MXC_PMU3                         ((mxc_pmu_regs_t *)MXC_BASE_PMU3)</span></div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="preprocessor">#define MXC_BASE_PMU4                    ((uint32_t)0x40005080UL)</span></div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="preprocessor">#define MXC_PMU4                         ((mxc_pmu_regs_t *)MXC_BASE_PMU4)</span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="preprocessor">#define MXC_BASE_PMU5                    ((uint32_t)0x400050A0UL)</span></div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="preprocessor">#define MXC_PMU5                         ((mxc_pmu_regs_t *)MXC_BASE_PMU5)</span></div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="preprocessor">#define MXC_PMU_GET_BASE(i)              ((i) == 0  ? MXC_BASE_PMU0 :          \</span></div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="preprocessor">                                          (i) == 1  ? MXC_BASE_PMU1 :          \</span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="preprocessor">                                          (i) == 2  ? MXC_BASE_PMU2 :          \</span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="preprocessor">                                          (i) == 3  ? MXC_BASE_PMU3 :          \</span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="preprocessor">                                          (i) == 4  ? MXC_BASE_PMU4 :          \</span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="preprocessor">                                          (i) == 5  ? MXC_BASE_PMU5 : 0)</span></div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="preprocessor">#define MXC_PMU_GET_PMU(i)               ((i) == 0 ? MXC_PMU0 :                \</span></div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="preprocessor">                                          (i) == 1 ? MXC_PMU1 :                \</span></div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="preprocessor">                                          (i) == 2 ? MXC_PMU2 :                \</span></div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="preprocessor">                                          (i) == 3 ? MXC_PMU3 :                \</span></div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="preprocessor">                                          (i) == 4 ? MXC_PMU4 :                \</span></div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="preprocessor">                                          (i) == 5 ? MXC_PMU5 : 0)</span></div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="preprocessor">#define MXC_PMU_GET_IDX(p)               ((p) == MXC_PMU0 ? 0 :                \</span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="preprocessor">                                          (p) == MXC_PMU1 ? 1 :                \</span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="preprocessor">                                          (p) == MXC_PMU2 ? 2 :                \</span></div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="preprocessor">                                          (p) == MXC_PMU3 ? 3 :                \</span></div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="preprocessor">                                          (p) == MXC_PMU4 ? 4 :                \</span></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="preprocessor">                                          (p) == MXC_PMU5 ? 5 : -1)</span></div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="comment">/* *************************************************************************** */</span></div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="comment">/*                                                       USB Device Controller */</span></div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="preprocessor">#define MXC_BASE_USB                     ((uint32_t)0x40100000UL)</span></div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="preprocessor">#define MXC_USB                          ((mxc_usb_regs_t *)MXC_BASE_USB)</span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="preprocessor">#define MXC_USB_MAX_PACKET               (64)</span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="preprocessor">#define MXC_USB_NUM_EP                   (8)</span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="comment">/* *************************************************************************** */</span></div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="comment">/*                                                        CRC-16/CRC-32 Engine */</span></div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="preprocessor">#define MXC_BASE_CRC                     ((uint32_t)0x40006000UL)</span></div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="preprocessor">#define MXC_CRC                          ((mxc_crc_regs_t *)MXC_BASE_CRC)</span></div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="preprocessor">#define MXC_BASE_CRC_DATA                ((uint32_t)0x40101000UL)</span></div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="preprocessor">#define MXC_CRC_DATA                     ((mxc_crc_data_regs_t *)MXC_BASE_CRC_DATA)</span></div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="comment">/* *************************************************************************** */</span></div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="comment">/*                                       Pseudo-random number generator (PRNG) */</span></div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="preprocessor">#define MXC_BASE_PRNG                     ((uint32_t)0x40007000UL)</span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="preprocessor">#define MXC_PRNG                          ((mxc_prng_regs_t *)MXC_BASE_PRNG)</span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="comment">/* *************************************************************************** */</span></div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="comment">/*                                                    AES Cryptographic Engine */</span></div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="preprocessor">#define MXC_BASE_AES                     ((uint32_t)0x40007400UL)</span></div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="preprocessor">#define MXC_AES                          ((mxc_aes_regs_t *)MXC_BASE_AES)</span></div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="preprocessor">#define MXC_BASE_AES_MEM                 ((uint32_t)0x40102000UL)</span></div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="preprocessor">#define MXC_AES_MEM                      ((mxc_aes_mem_regs_t *)MXC_BASE_AES_MEM)</span></div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="comment">/* *************************************************************************** */</span></div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="comment">/*                                                    MAA Cryptographic Engine */</span></div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="preprocessor">#define MXC_BASE_MAA                     ((uint32_t)0x40007800UL)</span></div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="preprocessor">#define MXC_MAA                          ((mxc_maa_regs_t *)MXC_BASE_MAA)</span></div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="preprocessor">#define MXC_BASE_MAA_MEM                 ((uint32_t)0x40102800UL)</span></div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="preprocessor">#define MXC_MAA_MEM                      ((mxc_maa_mem_regs_t *)MXC_BASE_MAA_MEM)</span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="comment">/* *************************************************************************** */</span></div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="comment">/*                                                 Trust Protection Unit (TPU) */</span></div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="preprocessor">#define MXC_BASE_TPU                     ((uint32_t)0x40007000UL)</span></div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="preprocessor">#define MXC_TPU                          ((mxc_tpu_regs_t *)MXC_BASE_TPU)</span></div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="preprocessor">#define MXC_BASE_TPU_TSR                 ((uint32_t)0x40007C00UL)</span></div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="preprocessor">#define MXC_TPU_TSR                      ((mxc_tpu_tsr_regs_t *)MXC_BASE_TPU_TSR)</span></div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="comment">/* *************************************************************************** */</span></div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="comment">/*                                                             Watchdog Timers */</span></div><div class="line"><a name="l00482"></a><span class="lineno"><a class="line" href="group__wdt__registers.html#ga516923c5ec28579f62916568c50e89e1">  482</a></span>&#160;<span class="preprocessor">#define MXC_CFG_WDT_INSTANCES            (2)                                        </span></div><div class="line"><a name="l00484"></a><span class="lineno"><a class="line" href="group__wdt__registers.html#gad4c521f489f900b55175d7768a12a312">  484</a></span>&#160;<span class="preprocessor">#define MXC_BASE_WDT0                    ((uint32_t)0x40008000UL)                   </span></div><div class="line"><a name="l00485"></a><span class="lineno"><a class="line" href="group__wdt__registers.html#gadfe5baa2dcbd1433e6a0ac349ff20bb0">  485</a></span>&#160;<span class="preprocessor">#define MXC_WDT0                         ((mxc_wdt_regs_t *)MXC_BASE_WDT0)          </span></div><div class="line"><a name="l00486"></a><span class="lineno"><a class="line" href="group__wdt__registers.html#gaacc1c11665129d0050554b447d9229a8">  486</a></span>&#160;<span class="preprocessor">#define MXC_BASE_WDT1                    ((uint32_t)0x40009000UL)                   </span></div><div class="line"><a name="l00487"></a><span class="lineno"><a class="line" href="group__wdt__registers.html#ga6f971dcab4937ef89c58c08e7120b549">  487</a></span>&#160;<span class="preprocessor">#define MXC_WDT1                         ((mxc_wdt_regs_t *)MXC_BASE_WDT1)          </span></div><div class="line"><a name="l00491"></a><span class="lineno"><a class="line" href="group__wdt__registers.html#gaf056f56d49941f58ccc2d09c16a38638">  491</a></span>&#160;<span class="preprocessor">#define MXC_WDT_GET_IRQ(i)               (IRQn_Type)((i) == 0 ? WDT0_IRQn :    \</span></div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="preprocessor">                                          (i) == 1 ? WDT1_IRQn : 0)</span></div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="preprocessor">#define MXC_WDT_GET_IRQ_P(i)             (IRQn_Type)((i) == 0 ? WDT0_P_IRQn :  \</span></div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="preprocessor">                                          (i) == 1 ? WDT1_P_IRQn : 0)</span></div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;</div><div class="line"><a name="l00501"></a><span class="lineno"><a class="line" href="group__wdt__registers.html#gaabed4c10bb9a90752783249108ec436c">  501</a></span>&#160;<span class="preprocessor">#define MXC_WDT_GET_BASE(i)              ((i) == 0 ? MXC_BASE_WDT0 :           \</span></div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="preprocessor">                                          (i) == 1 ? MXC_BASE_WDT1 : 0)</span></div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;</div><div class="line"><a name="l00508"></a><span class="lineno"><a class="line" href="group__wdt__registers.html#ga9f558aba7f81a935da04bd908a95a4e5">  508</a></span>&#160;<span class="preprocessor">#define MXC_WDT_GET_WDT(i)               ((i) == 0 ? MXC_WDT0 :                \</span></div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="preprocessor">                                          (i) == 1 ? MXC_WDT1 : 0)</span></div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;</div><div class="line"><a name="l00515"></a><span class="lineno"><a class="line" href="group__wdt__registers.html#ga661e1ced816201cecc88e4a1e84c2227">  515</a></span>&#160;<span class="preprocessor">#define MXC_WDT_GET_IDX(i)               ((i) == MXC_WDT0 ? 0:                 \</span></div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="preprocessor">                                          (i) == MXC_WDT1 ? 1: -1)</span></div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;</div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="comment">/* *************************************************************************** */</span></div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="comment">/*                                                    Always-On Watchdog Timer */</span></div><div class="line"><a name="l00525"></a><span class="lineno"><a class="line" href="group__wdt2__registers.html#ga80b236fa56049a2b000368e32551b24a">  525</a></span>&#160;<span class="preprocessor">#define MXC_BASE_WDT2                    ((uint32_t)0x40007C60UL)                   </span></div><div class="line"><a name="l00526"></a><span class="lineno"><a class="line" href="group__wdt2__registers.html#ga15bcae4adcf80f341cd7a38a72e80a0d">  526</a></span>&#160;<span class="preprocessor">#define MXC_WDT2                         ((mxc_wdt2_regs_t *)MXC_BASE_WDT2)         </span></div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="preprocessor"></span><span class="comment">/* *************************************************************************** */</span><span class="preprocessor"></span></div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="comment">/*                                            General Purpose I/O Ports (GPIO) */</span></div><div class="line"><a name="l00536"></a><span class="lineno"><a class="line" href="group__gpio__registers.html#ga4a09511996abf13a41535dcdbc86e3c3">  536</a></span>&#160;<span class="preprocessor">#define MXC_GPIO_NUM_PORTS               (9)                                        </span></div><div class="line"><a name="l00537"></a><span class="lineno"><a class="line" href="group__gpio__registers.html#gae59532eaad1204d8c3e969650ed80dc1">  537</a></span>&#160;<span class="preprocessor">#define MXC_GPIO_MAX_PINS_PER_PORT       (8)                                        </span></div><div class="line"><a name="l00539"></a><span class="lineno"><a class="line" href="group__gpio__registers.html#ga4b03f49fe7f4c568a4aa45bee85a4432">  539</a></span>&#160;<span class="preprocessor">#define MXC_BASE_GPIO                    ((uint32_t)0x4000A000UL)                   </span></div><div class="line"><a name="l00540"></a><span class="lineno"><a class="line" href="group__gpio__registers.html#ga4ab9651c77f02020879561bbc5864a33">  540</a></span>&#160;<span class="preprocessor">#define MXC_GPIO                         ((mxc_gpio_regs_t *)MXC_BASE_GPIO)         </span></div><div class="line"><a name="l00545"></a><span class="lineno"><a class="line" href="group__gpio__registers.html#gaedfa8349eca4023616468f3fb5a2eb08">  545</a></span>&#160;<span class="preprocessor">#define MXC_GPIO_GET_IRQ(i)              (IRQn_Type)((i) == 0 ? GPIO_P0_IRQn :  \</span></div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="preprocessor">                                          (i) == 1 ? GPIO_P1_IRQn :             \</span></div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="preprocessor">                                          (i) == 2 ? GPIO_P2_IRQn :             \</span></div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="preprocessor">                                          (i) == 3 ? GPIO_P3_IRQn :             \</span></div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="preprocessor">                                          (i) == 4 ? GPIO_P4_IRQn :             \</span></div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="preprocessor">                                          (i) == 5 ? GPIO_P5_IRQn :             \</span></div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="preprocessor">                                          (i) == 6 ? GPIO_P6_IRQn :             \</span></div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="preprocessor">                                          (i) == 7 ? GPIO_P7_IRQn :             \</span></div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;<span class="preprocessor">                                          (i) == 8 ? GPIO_P8_IRQn : 0)</span></div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="comment">/* *************************************************************************** */</span></div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<span class="comment">/*                                                    16/32 bit Timer/Counters */</span></div><div class="line"><a name="l00563"></a><span class="lineno"><a class="line" href="group__tmr__registers.html#ga94298c3948723f67928ed7bc5504029e">  563</a></span>&#160;<span class="preprocessor">#define MXC_CFG_TMR_INSTANCES            (6)  </span></div><div class="line"><a name="l00564"></a><span class="lineno"><a class="line" href="group__tmr__registers.html#ga0649505196e86e83914ac7ef4a2c70d9">  564</a></span>&#160;<span class="preprocessor">#define MXC_BASE_TMR0                    ((uint32_t)0x4000B000UL)           </span></div><div class="line"><a name="l00565"></a><span class="lineno"><a class="line" href="group__tmr__registers.html#ga1c29e04132e75ed5f6c38821ddd7f774">  565</a></span>&#160;<span class="preprocessor">#define MXC_TMR0                         ((mxc_tmr_regs_t *)MXC_BASE_TMR0)  </span></div><div class="line"><a name="l00566"></a><span class="lineno"><a class="line" href="group__tmr__registers.html#ga3a28f341d71a08e7049154f09d1a846a">  566</a></span>&#160;<span class="preprocessor">#define MXC_BASE_TMR1                    ((uint32_t)0x4000C000UL)           </span></div><div class="line"><a name="l00567"></a><span class="lineno"><a class="line" href="group__tmr__registers.html#gab2e689503a66e15ec39c41c7120361e4">  567</a></span>&#160;<span class="preprocessor">#define MXC_TMR1                         ((mxc_tmr_regs_t *)MXC_BASE_TMR1)  </span></div><div class="line"><a name="l00568"></a><span class="lineno"><a class="line" href="group__tmr__registers.html#gac3578078e23c22599a5feaea5f833495">  568</a></span>&#160;<span class="preprocessor">#define MXC_BASE_TMR2                    ((uint32_t)0x4000D000UL)           </span></div><div class="line"><a name="l00569"></a><span class="lineno"><a class="line" href="group__tmr__registers.html#ga8449e98a526506ceabb8a1fefa1276ef">  569</a></span>&#160;<span class="preprocessor">#define MXC_TMR2                         ((mxc_tmr_regs_t *)MXC_BASE_TMR2)  </span></div><div class="line"><a name="l00570"></a><span class="lineno"><a class="line" href="group__tmr__registers.html#ga76c6b3fd486001dea33030f6598d40fb">  570</a></span>&#160;<span class="preprocessor">#define MXC_BASE_TMR3                    ((uint32_t)0x4000E000UL)           </span></div><div class="line"><a name="l00571"></a><span class="lineno"><a class="line" href="group__tmr__registers.html#gaa1f7886f5d43e443a02f53c725d07ef3">  571</a></span>&#160;<span class="preprocessor">#define MXC_TMR3                         ((mxc_tmr_regs_t *)MXC_BASE_TMR3)  </span></div><div class="line"><a name="l00572"></a><span class="lineno"><a class="line" href="group__tmr__registers.html#gacaf6f29a461945671c823c6e815d0875">  572</a></span>&#160;<span class="preprocessor">#define MXC_BASE_TMR4                    ((uint32_t)0x4000F000UL)           </span></div><div class="line"><a name="l00573"></a><span class="lineno"><a class="line" href="group__tmr__registers.html#ga36ec9f0c73ca6734fbbeaffa7c452def">  573</a></span>&#160;<span class="preprocessor">#define MXC_TMR4                         ((mxc_tmr_regs_t *)MXC_BASE_TMR4)  </span></div><div class="line"><a name="l00574"></a><span class="lineno"><a class="line" href="group__tmr__registers.html#gac12d3c1f5e61ff03fc7e1f2f4165d7e9">  574</a></span>&#160;<span class="preprocessor">#define MXC_BASE_TMR5                    ((uint32_t)0x40010000UL)           </span></div><div class="line"><a name="l00575"></a><span class="lineno"><a class="line" href="group__tmr__registers.html#ga61c35e41ddc642ae6c7b89800c510839">  575</a></span>&#160;<span class="preprocessor">#define MXC_TMR5                         ((mxc_tmr_regs_t *)MXC_BASE_TMR5)  </span></div><div class="line"><a name="l00580"></a><span class="lineno"><a class="line" href="group__tmr__registers.html#gab66752e4ee777ab0b1c469bb379c0b72">  580</a></span>&#160;<span class="preprocessor">#define MXC_TMR_GET_IRQ_32(i)            (IRQn_Type)((i) == 0 ? TMR0_0_IRQn :     \</span></div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="preprocessor">                                                     (i) == 1 ? TMR1_0_IRQn :     \</span></div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="preprocessor">                                                     (i) == 2 ? TMR2_0_IRQn :     \</span></div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="preprocessor">                                                     (i) == 3 ? TMR3_0_IRQn :     \</span></div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="preprocessor">                                                     (i) == 4 ? TMR4_0_IRQn :     \</span></div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="preprocessor">                                                     (i) == 5 ? TMR5_0_IRQn : 0)</span></div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;</div><div class="line"><a name="l00589"></a><span class="lineno"><a class="line" href="group__tmr__registers.html#ga37609e7a6279a22cb49d5a7af43a9343">  589</a></span>&#160;<span class="preprocessor">#define MXC_TMR_GET_IRQ_16(i)            (IRQn_Type)((i) == 0  ? TMR0_0_IRQn :    \</span></div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;<span class="preprocessor">                                                     (i) == 1  ? TMR1_0_IRQn :    \</span></div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="preprocessor">                                                     (i) == 2  ? TMR2_0_IRQn :    \</span></div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="preprocessor">                                                     (i) == 3  ? TMR3_0_IRQn :    \</span></div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="preprocessor">                                                     (i) == 4  ? TMR4_0_IRQn :    \</span></div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="preprocessor">                                                     (i) == 5  ? TMR5_0_IRQn :    \</span></div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="preprocessor">                                                     (i) == 6  ? TMR0_1_IRQn :    \</span></div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;<span class="preprocessor">                                                     (i) == 7  ? TMR1_1_IRQn :    \</span></div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="preprocessor">                                                     (i) == 8  ? TMR2_1_IRQn :    \</span></div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;<span class="preprocessor">                                                     (i) == 9  ? TMR3_1_IRQn :    \</span></div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="preprocessor">                                                     (i) == 10 ? TMR4_1_IRQn :    \</span></div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="preprocessor">                                                     (i) == 11 ? TMR5_1_IRQn : 0)</span></div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;</div><div class="line"><a name="l00606"></a><span class="lineno"><a class="line" href="group__tmr__registers.html#ga38e49cdeb35d716a1a6c1482731fc409">  606</a></span>&#160;<span class="preprocessor">#define MXC_TMR_GET_BASE(i)              ((i) == 0 ? MXC_BASE_TMR0 :   \</span></div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="preprocessor">                                          (i) == 1 ? MXC_BASE_TMR1 :   \</span></div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="preprocessor">                                          (i) == 2 ? MXC_BASE_TMR2 :   \</span></div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="preprocessor">                                          (i) == 3 ? MXC_BASE_TMR3 :   \</span></div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="preprocessor">                                          (i) == 4 ? MXC_BASE_TMR4 :   \</span></div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;<span class="preprocessor">                                          (i) == 5 ? MXC_BASE_TMR5 : 0)</span></div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;</div><div class="line"><a name="l00617"></a><span class="lineno"><a class="line" href="group__tmr__registers.html#gaaa104771cc9bcb7cb36d3314058a24ba">  617</a></span>&#160;<span class="preprocessor">#define MXC_TMR_GET_TMR(i)               ((i) == 0 ? MXC_TMR0 :        \</span></div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="preprocessor">                                          (i) == 1 ? MXC_TMR1 :        \</span></div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="preprocessor">                                          (i) == 2 ? MXC_TMR2 :        \</span></div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="preprocessor">                                          (i) == 3 ? MXC_TMR3 :        \</span></div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="preprocessor">                                          (i) == 4 ? MXC_TMR4 :        \</span></div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="preprocessor">                                          (i) == 5 ? MXC_TMR5 : 0)</span></div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;</div><div class="line"><a name="l00628"></a><span class="lineno"><a class="line" href="group__tmr__registers.html#ga3114527567f8981ca45fdc13396849dd">  628</a></span>&#160;<span class="preprocessor">#define MXC_TMR_GET_IDX(p)               ((p) == MXC_TMR0 ? 0 :        \</span></div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;<span class="preprocessor">                                          (p) == MXC_TMR1 ? 1 :        \</span></div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;<span class="preprocessor">                                          (p) == MXC_TMR2 ? 2 :        \</span></div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;<span class="preprocessor">                                          (p) == MXC_TMR3 ? 3 :        \</span></div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;<span class="preprocessor">                                          (p) == MXC_TMR4 ? 4 :        \</span></div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;<span class="preprocessor">                                          (p) == MXC_TMR5 ? 5 : -1)</span></div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;</div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;<span class="comment">/* *************************************************************************** */</span></div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;<span class="comment">/*                                                      Pulse Train Generation */</span></div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="preprocessor">#define MXC_CFG_PT_INSTANCES             (16)</span></div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;</div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;<span class="preprocessor">#define MXC_BASE_PTG                     ((uint32_t)0x40011000UL)</span></div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;<span class="preprocessor">#define MXC_PTG                          ((mxc_ptg_regs_t *)MXC_BASE_PTG)</span></div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;<span class="preprocessor">#define MXC_BASE_PT0                     ((uint32_t)0x40011020UL)</span></div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;<span class="preprocessor">#define MXC_PT0                          ((mxc_pt_regs_t *)MXC_BASE_PT0)</span></div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;<span class="preprocessor">#define MXC_BASE_PT1                     ((uint32_t)0x40011040UL)</span></div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;<span class="preprocessor">#define MXC_PT1                          ((mxc_pt_regs_t *)MXC_BASE_PT1)</span></div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;<span class="preprocessor">#define MXC_BASE_PT2                     ((uint32_t)0x40011060UL)</span></div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;<span class="preprocessor">#define MXC_PT2                          ((mxc_pt_regs_t *)MXC_BASE_PT2)</span></div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;<span class="preprocessor">#define MXC_BASE_PT3                     ((uint32_t)0x40011080UL)</span></div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;<span class="preprocessor">#define MXC_PT3                          ((mxc_pt_regs_t *)MXC_BASE_PT3)</span></div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;<span class="preprocessor">#define MXC_BASE_PT4                     ((uint32_t)0x400110A0UL)</span></div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;<span class="preprocessor">#define MXC_PT4                          ((mxc_pt_regs_t *)MXC_BASE_PT4)</span></div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;<span class="preprocessor">#define MXC_BASE_PT5                     ((uint32_t)0x400110C0UL)</span></div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;<span class="preprocessor">#define MXC_PT5                          ((mxc_pt_regs_t *)MXC_BASE_PT5)</span></div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;<span class="preprocessor">#define MXC_BASE_PT6                     ((uint32_t)0x400110E0UL)</span></div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;<span class="preprocessor">#define MXC_PT6                          ((mxc_pt_regs_t *)MXC_BASE_PT6)</span></div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;<span class="preprocessor">#define MXC_BASE_PT7                     ((uint32_t)0x40011100UL)</span></div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;<span class="preprocessor">#define MXC_PT7                          ((mxc_pt_regs_t *)MXC_BASE_PT7)</span></div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;<span class="preprocessor">#define MXC_BASE_PT8                     ((uint32_t)0x40011120UL)</span></div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;<span class="preprocessor">#define MXC_PT8                          ((mxc_pt_regs_t *)MXC_BASE_PT8)</span></div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;<span class="preprocessor">#define MXC_BASE_PT9                     ((uint32_t)0x40011140UL)</span></div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;<span class="preprocessor">#define MXC_PT9                          ((mxc_pt_regs_t *)MXC_BASE_PT9)</span></div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;<span class="preprocessor">#define MXC_BASE_PT10                    ((uint32_t)0x40011160UL)</span></div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="preprocessor">#define MXC_PT10                         ((mxc_pt_regs_t *)MXC_BASE_PT10)</span></div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;<span class="preprocessor">#define MXC_BASE_PT11                    ((uint32_t)0x40011180UL)</span></div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="preprocessor">#define MXC_PT11                         ((mxc_pt_regs_t *)MXC_BASE_PT11)</span></div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;<span class="preprocessor">#define MXC_BASE_PT12                    ((uint32_t)0x400111A0UL)</span></div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;<span class="preprocessor">#define MXC_PT12                         ((mxc_pt_regs_t *)MXC_BASE_PT12)</span></div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;<span class="preprocessor">#define MXC_BASE_PT13                    ((uint32_t)0x400111C0UL)</span></div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;<span class="preprocessor">#define MXC_PT13                         ((mxc_pt_regs_t *)MXC_BASE_PT13)</span></div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;<span class="preprocessor">#define MXC_BASE_PT14                    ((uint32_t)0x400111E0UL)</span></div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;<span class="preprocessor">#define MXC_PT14                         ((mxc_pt_regs_t *)MXC_BASE_PT14)</span></div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;<span class="preprocessor">#define MXC_BASE_PT15                    ((uint32_t)0x40011200UL)</span></div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;<span class="preprocessor">#define MXC_PT15                         ((mxc_pt_regs_t *)MXC_BASE_PT15)</span></div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;</div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;<span class="preprocessor">#define MXC_PT_GET_BASE(i)               ((i) == 0  ? MXC_BASE_PT0  :           \</span></div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;<span class="preprocessor">                                          (i) == 1  ? MXC_BASE_PT1  :           \</span></div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;<span class="preprocessor">                                          (i) == 2  ? MXC_BASE_PT2  :           \</span></div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;<span class="preprocessor">                                          (i) == 3  ? MXC_BASE_PT3  :           \</span></div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;<span class="preprocessor">                                          (i) == 4  ? MXC_BASE_PT4  :           \</span></div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;<span class="preprocessor">                                          (i) == 5  ? MXC_BASE_PT5  :           \</span></div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;<span class="preprocessor">                                          (i) == 6  ? MXC_BASE_PT6  :           \</span></div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;<span class="preprocessor">                                          (i) == 7  ? MXC_BASE_PT7  :           \</span></div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;<span class="preprocessor">                                          (i) == 8  ? MXC_BASE_PT8  :           \</span></div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;<span class="preprocessor">                                          (i) == 9  ? MXC_BASE_PT9  :           \</span></div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;<span class="preprocessor">                                          (i) == 10 ? MXC_BASE_PT10 :           \</span></div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;<span class="preprocessor">                                          (i) == 11 ? MXC_BASE_PT11 :           \</span></div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;<span class="preprocessor">                                          (i) == 12 ? MXC_BASE_PT12 :           \</span></div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;<span class="preprocessor">                                          (i) == 13 ? MXC_BASE_PT13 :           \</span></div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;<span class="preprocessor">                                          (i) == 14 ? MXC_BASE_PT14 :           \</span></div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;<span class="preprocessor">                                          (i) == 15 ? MXC_BASE_PT15 : 0)</span></div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;</div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;<span class="preprocessor">#define MXC_PT_GET_PT(i)                 ((i) == 0  ? MXC_PT0  :                \</span></div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;<span class="preprocessor">                                          (i) == 1  ? MXC_PT1  :                \</span></div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;<span class="preprocessor">                                          (i) == 2  ? MXC_PT2  :                \</span></div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;<span class="preprocessor">                                          (i) == 3  ? MXC_PT3  :                \</span></div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;<span class="preprocessor">                                          (i) == 4  ? MXC_PT4  :                \</span></div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;<span class="preprocessor">                                          (i) == 5  ? MXC_PT5  :                \</span></div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;<span class="preprocessor">                                          (i) == 6  ? MXC_PT6  :                \</span></div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;<span class="preprocessor">                                          (i) == 7  ? MXC_PT7  :                \</span></div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;<span class="preprocessor">                                          (i) == 8  ? MXC_PT8  :                \</span></div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;<span class="preprocessor">                                          (i) == 9  ? MXC_PT9  :                \</span></div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;<span class="preprocessor">                                          (i) == 10 ? MXC_PT10 :                \</span></div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;<span class="preprocessor">                                          (i) == 11 ? MXC_PT11 :                \</span></div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;<span class="preprocessor">                                          (i) == 12 ? MXC_PT12 :                \</span></div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;<span class="preprocessor">                                          (i) == 13 ? MXC_PT13 :                \</span></div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;<span class="preprocessor">                                          (i) == 14 ? MXC_PT14 :                \</span></div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;<span class="preprocessor">                                          (i) == 15 ? MXC_PT15 : 0)</span></div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;</div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;<span class="preprocessor">#define MXC_PT_GET_IDX(p)                ((p) == MXC_PT0  ? 0  :                \</span></div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;<span class="preprocessor">                                          (p) == MXC_PT1  ? 1  :                \</span></div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;<span class="preprocessor">                                          (p) == MXC_PT2  ? 2  :                \</span></div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;<span class="preprocessor">                                          (p) == MXC_PT3  ? 3  :                \</span></div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;<span class="preprocessor">                                          (p) == MXC_PT4  ? 4  :                \</span></div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;<span class="preprocessor">                                          (p) == MXC_PT5  ? 5  :                \</span></div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;<span class="preprocessor">                                          (p) == MXC_PT6  ? 6  :                \</span></div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;<span class="preprocessor">                                          (p) == MXC_PT7  ? 7  :                \</span></div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;<span class="preprocessor">                                          (p) == MXC_PT8  ? 8  :                \</span></div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;<span class="preprocessor">                                          (p) == MXC_PT9  ? 9  :                \</span></div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;<span class="preprocessor">                                          (p) == MXC_PT10 ? 10 :                \</span></div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="preprocessor">                                          (p) == MXC_PT11 ? 11 :                \</span></div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;<span class="preprocessor">                                          (p) == MXC_PT12 ? 12 :                \</span></div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;<span class="preprocessor">                                          (p) == MXC_PT13 ? 13 :                \</span></div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;<span class="preprocessor">                                          (p) == MXC_PT14 ? 14 :                \</span></div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="preprocessor">                                          (p) == MXC_PT15 ? 15 : -1)</span></div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;</div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;</div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;<span class="comment">/* *************************************************************************** */</span></div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;<span class="comment">/*                                                UART / Serial Port Interface */</span></div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;</div><div class="line"><a name="l00741"></a><span class="lineno"><a class="line" href="group__uart__registers.html#gaab87a28b9c9882d451b31c7ae1cf66a1">  741</a></span>&#160;<span class="preprocessor">#define MXC_CFG_UART_INSTANCES           (4)                                                  </span></div><div class="line"><a name="l00742"></a><span class="lineno"><a class="line" href="group__uart__registers.html#ga37b11b43a029b68c52a1464210ed2f37">  742</a></span>&#160;<span class="preprocessor">#define MXC_UART_FIFO_DEPTH              (32)                                                 </span></div><div class="line"><a name="l00744"></a><span class="lineno"><a class="line" href="group__uart__registers.html#ga9f88349f7cbfc6275441fa14ecda1b00">  744</a></span>&#160;<span class="preprocessor">#define MXC_BASE_UART0                   ((uint32_t)0x40012000UL)                             </span></div><div class="line"><a name="l00745"></a><span class="lineno"><a class="line" href="group__uart__registers.html#gaef21b6eb8c464bcbebf40f37b809d0b6">  745</a></span>&#160;<span class="preprocessor">#define MXC_UART0                        ((mxc_uart_regs_t *)MXC_BASE_UART0)                  </span></div><div class="line"><a name="l00746"></a><span class="lineno"><a class="line" href="group__uart__registers.html#ga1c774c57ab350bf94602de37ef80c0aa">  746</a></span>&#160;<span class="preprocessor">#define MXC_BASE_UART1                   ((uint32_t)0x40013000UL)                             </span></div><div class="line"><a name="l00747"></a><span class="lineno"><a class="line" href="group__uart__registers.html#ga52f46883bd1822f474157903f0c2559d">  747</a></span>&#160;<span class="preprocessor">#define MXC_UART1                        ((mxc_uart_regs_t *)MXC_BASE_UART1)                  </span></div><div class="line"><a name="l00748"></a><span class="lineno"><a class="line" href="group__uart__registers.html#ga4b16051f5d0d86f6513651f96ae6df87">  748</a></span>&#160;<span class="preprocessor">#define MXC_BASE_UART2                   ((uint32_t)0x40014000UL)                             </span></div><div class="line"><a name="l00749"></a><span class="lineno"><a class="line" href="group__uart__registers.html#gaf8604fb6495587d5f94d287c9da45f95">  749</a></span>&#160;<span class="preprocessor">#define MXC_UART2                        ((mxc_uart_regs_t *)MXC_BASE_UART2)                  </span></div><div class="line"><a name="l00750"></a><span class="lineno"><a class="line" href="group__uart__registers.html#ga9ecda38ae6125bbf42352da2e46add97">  750</a></span>&#160;<span class="preprocessor">#define MXC_BASE_UART3                   ((uint32_t)0x40015000UL)                             </span></div><div class="line"><a name="l00751"></a><span class="lineno"><a class="line" href="group__uart__registers.html#ga9fae4e09845660beb313c9d1d2b6cbd4">  751</a></span>&#160;<span class="preprocessor">#define MXC_UART3                        ((mxc_uart_regs_t *)MXC_BASE_UART3)                  </span></div><div class="line"><a name="l00752"></a><span class="lineno"><a class="line" href="group__uart__registers.html#gaa5187710043c651263d2026c5633f5bd">  752</a></span>&#160;<span class="preprocessor">#define MXC_BASE_UART0_FIFO              ((uint32_t)0x40103000UL)                             </span></div><div class="line"><a name="l00753"></a><span class="lineno"><a class="line" href="group__uart__registers.html#ga82d5af5ea81766160018445747a1870c">  753</a></span>&#160;<span class="preprocessor">#define MXC_UART0_FIFO                   ((mxc_uart_fifo_regs_t *)MXC_BASE_UART0_FIFO)        </span></div><div class="line"><a name="l00754"></a><span class="lineno"><a class="line" href="group__uart__registers.html#gadc4b40ec8e9ac9d425938d1a9978483e">  754</a></span>&#160;<span class="preprocessor">#define MXC_BASE_UART1_FIFO              ((uint32_t)0x40104000UL)                             </span></div><div class="line"><a name="l00755"></a><span class="lineno"><a class="line" href="group__uart__registers.html#ga91c2414e14fc70112599e6ef9779894c">  755</a></span>&#160;<span class="preprocessor">#define MXC_UART1_FIFO                   ((mxc_uart_fifo_regs_t *)MXC_BASE_UART1_FIFO)        </span></div><div class="line"><a name="l00756"></a><span class="lineno"><a class="line" href="group__uart__registers.html#gae7543182e31bfd93e34d5d925573c860">  756</a></span>&#160;<span class="preprocessor">#define MXC_BASE_UART2_FIFO              ((uint32_t)0x40105000UL)                             </span></div><div class="line"><a name="l00757"></a><span class="lineno"><a class="line" href="group__uart__registers.html#ga9f26e1d75608d62c3698597e514683c5">  757</a></span>&#160;<span class="preprocessor">#define MXC_UART2_FIFO                   ((mxc_uart_fifo_regs_t *)MXC_BASE_UART2_FIFO)        </span></div><div class="line"><a name="l00758"></a><span class="lineno"><a class="line" href="group__uart__registers.html#gabcc9ba9bb2790db23db19783cc4717cf">  758</a></span>&#160;<span class="preprocessor">#define MXC_BASE_UART3_FIFO              ((uint32_t)0x40106000UL)                             </span></div><div class="line"><a name="l00759"></a><span class="lineno"><a class="line" href="group__uart__registers.html#ga4dd9f7da68e47f09858877bfab516ca2">  759</a></span>&#160;<span class="preprocessor">#define MXC_UART3_FIFO                   ((mxc_uart_fifo_regs_t *)MXC_BASE_UART3_FIFO)        </span></div><div class="line"><a name="l00766"></a><span class="lineno"><a class="line" href="group__uart__registers.html#ga414d5e5283796a521fe36f31e18ff10c">  766</a></span>&#160;<span class="preprocessor">#define MXC_UART_GET_IRQ(i)              (IRQn_Type)((i) == 0 ? UART0_IRQn :  \</span></div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;<span class="preprocessor">                                          (i) == 1 ? UART1_IRQn :             \</span></div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;<span class="preprocessor">                                          (i) == 2 ? UART2_IRQn :             \</span></div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;<span class="preprocessor">                                          (i) == 3 ? UART3_IRQn : 0)</span></div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;</div><div class="line"><a name="l00775"></a><span class="lineno"><a class="line" href="group__uart__registers.html#gae0ea0ac0e28753f3b98fd9abad72cf62">  775</a></span>&#160;<span class="preprocessor">#define MXC_UART_GET_BASE(i)             ((i) == 0 ? MXC_BASE_UART0 :         \</span></div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;<span class="preprocessor">                                          (i) == 1 ? MXC_BASE_UART1 :         \</span></div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;<span class="preprocessor">                                          (i) == 2 ? MXC_BASE_UART2 :         \</span></div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;<span class="preprocessor">                                          (i) == 3 ? MXC_BASE_UART3 : 0)</span></div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;</div><div class="line"><a name="l00785"></a><span class="lineno"><a class="line" href="group__uart__registers.html#gacc5ea6f24f7f0e52fd6f978878bd7920">  785</a></span>&#160;<span class="preprocessor">#define MXC_UART_GET_UART(i)             ((i) == 0 ? MXC_UART0 :              \</span></div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;<span class="preprocessor">                                          (i) == 1 ? MXC_UART1 :              \</span></div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;<span class="preprocessor">                                          (i) == 2 ? MXC_UART2 :              \</span></div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;<span class="preprocessor">                                          (i) == 3 ? MXC_UART3 : 0)</span></div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;</div><div class="line"><a name="l00794"></a><span class="lineno"><a class="line" href="group__uart__registers.html#gaf892f89116bf4d367e2996ccb48cb5bd">  794</a></span>&#160;<span class="preprocessor">#define MXC_UART_GET_IDX(p)              ((p) == MXC_UART0 ? 0 :              \</span></div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;<span class="preprocessor">                                          (p) == MXC_UART1 ? 1 :              \</span></div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;<span class="preprocessor">                                          (p) == MXC_UART2 ? 2 :              \</span></div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;<span class="preprocessor">                                          (p) == MXC_UART3 ? 3 : -1)</span></div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;</div><div class="line"><a name="l00804"></a><span class="lineno"><a class="line" href="group__uart__registers.html#gaf63df6cd8114b6f43f376729a182a929">  804</a></span>&#160;<span class="preprocessor">#define MXC_UART_GET_BASE_FIFO(i)        ((i) == 0 ? MXC_BASE_UART0_FIFO :    \</span></div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;<span class="preprocessor">                                          (i) == 1 ? MXC_BASE_UART1_FIFO :    \</span></div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;<span class="preprocessor">                                          (i) == 2 ? MXC_BASE_UART2_FIFO :    \</span></div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;<span class="preprocessor">                                          (i) == 3 ? MXC_BASE_UART3_FIFO : 0)</span></div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;</div><div class="line"><a name="l00813"></a><span class="lineno"><a class="line" href="group__uart__registers.html#gaecdc72c2bad5e43fe289e1d154edfb8f">  813</a></span>&#160;<span class="preprocessor">#define MXC_UART_GET_FIFO(i)             ((i) == 0 ? MXC_UART0_FIFO :         \</span></div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;<span class="preprocessor">                                          (i) == 1 ? MXC_UART1_FIFO :         \</span></div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;<span class="preprocessor">                                          (i) == 2 ? MXC_UART2_FIFO :         \</span></div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;<span class="preprocessor">                                          (i) == 3 ? MXC_UART3_FIFO : 0)</span></div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;</div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;<span class="comment">/* *************************************************************************** */</span></div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;<span class="comment">/*                                                        I2C Master Interface */</span></div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;</div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;<span class="preprocessor">#define MXC_CFG_I2CM_INSTANCES           (3)</span></div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;<span class="preprocessor">#define MXC_I2CM_FIFO_DEPTH              (8)</span></div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;</div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;<span class="preprocessor">#define MXC_BASE_I2CM0                   ((uint32_t)0x40016000UL)</span></div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;<span class="preprocessor">#define MXC_I2CM0                        ((mxc_i2cm_regs_t *)MXC_BASE_I2CM0)</span></div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;<span class="preprocessor">#define MXC_BASE_I2CM1                   ((uint32_t)0x40017000UL)</span></div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;<span class="preprocessor">#define MXC_I2CM1                        ((mxc_i2cm_regs_t *)MXC_BASE_I2CM1)</span></div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;<span class="preprocessor">#define MXC_BASE_I2CM2                   ((uint32_t)0x40018000UL)</span></div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;<span class="preprocessor">#define MXC_I2CM2                        ((mxc_i2cm_regs_t *)MXC_BASE_I2CM2)</span></div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;<span class="preprocessor">#define MXC_BASE_I2CM0_FIFO              ((uint32_t)0x40107000UL)</span></div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;<span class="preprocessor">#define MXC_I2CM0_FIFO                   ((mxc_i2cm_fifo_regs_t *)MXC_BASE_I2CM0_FIFO)</span></div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;<span class="preprocessor">#define MXC_BASE_I2CM1_FIFO              ((uint32_t)0x40108000UL)</span></div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;<span class="preprocessor">#define MXC_I2CM1_FIFO                   ((mxc_i2cm_fifo_regs_t *)MXC_BASE_I2CM1_FIFO)</span></div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;<span class="preprocessor">#define MXC_BASE_I2CM2_FIFO              ((uint32_t)0x40109000UL)</span></div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;<span class="preprocessor">#define MXC_I2CM2_FIFO                   ((mxc_i2cm_fifo_regs_t *)MXC_BASE_I2CM2_FIFO)</span></div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;</div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;<span class="preprocessor">#define MXC_I2CM_GET_IRQ(i)              (IRQn_Type)((i) == 0 ? I2CM0_IRQn :   \</span></div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;<span class="preprocessor">                                          (i) == 1 ? I2CM1_IRQn :              \</span></div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;<span class="preprocessor">                                          (i) == 2 ? I2CM2_IRQn : 0)</span></div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;</div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;<span class="preprocessor">#define MXC_I2CM_GET_BASE(i)             ((i) == 0 ? MXC_BASE_I2CM0 :          \</span></div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;<span class="preprocessor">                                          (i) == 1 ? MXC_BASE_I2CM1 :          \</span></div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;<span class="preprocessor">                                          (i) == 2 ? MXC_BASE_I2CM2 : 0)</span></div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;</div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;<span class="preprocessor">#define MXC_I2CM_GET_I2CM(i)             ((i) == 0 ? MXC_I2CM0 :               \</span></div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;<span class="preprocessor">                                          (i) == 1 ? MXC_I2CM1 :               \</span></div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;<span class="preprocessor">                                          (i) == 2 ? MXC_I2CM2 : 0)</span></div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;</div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;<span class="preprocessor">#define MXC_I2CM_GET_IDX(p)              ((p) == MXC_I2CM0 ? 0 :               \</span></div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;<span class="preprocessor">                                          (p) == MXC_I2CM1 ? 1 :               \</span></div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;<span class="preprocessor">                                          (p) == MXC_I2CM2 ? 2 : -1)</span></div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;</div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;<span class="preprocessor">#define MXC_I2CM_GET_BASE_FIFO(i)        ((i) == 0 ? MXC_BASE_I2CM0_FIFO :     \</span></div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;<span class="preprocessor">                                          (i) == 1 ? MXC_BASE_I2CM1_FIFO :     \</span></div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;<span class="preprocessor">                                          (i) == 2 ? MXC_BASE_I2CM2_FIFO : 0)</span></div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;</div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;<span class="preprocessor">#define MXC_I2CM_GET_FIFO(i)             ((i) == 0 ? MXC_I2CM0_FIFO :          \</span></div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;<span class="preprocessor">                                          (i) == 1 ? MXC_I2CM1_FIFO :          \</span></div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;<span class="preprocessor">                                          (i) == 2 ? MXC_I2CM2_FIFO : 0)</span></div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;</div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;</div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;</div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;<span class="comment">/* *************************************************************************** */</span></div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;<span class="comment">/*                                          I2C Slave Interface (Mailbox type) */</span></div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;</div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;<span class="preprocessor">#define MXC_CFG_I2CS_INSTANCES           (1)</span></div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;<span class="preprocessor">#define MXC_CFG_I2CS_BUFFER_SIZE         (32)</span></div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;</div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;<span class="preprocessor">#define MXC_BASE_I2CS                    ((uint32_t)0x40019000UL)</span></div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;<span class="preprocessor">#define MXC_I2CS                         ((mxc_i2cs_regs_t *)MXC_BASE_I2CS)</span></div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;</div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;<span class="preprocessor">#define MXC_I2CS_GET_IRQ(i)              (IRQn_Type)((i) == 0 ? I2CS_IRQn : 0)</span></div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;</div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;<span class="preprocessor">#define MXC_I2CS_GET_BASE(i)             ((i) == 0 ? MXC_BASE_I2CS : 0)</span></div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;</div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;<span class="preprocessor">#define MXC_I2CS_GET_I2CS(i)             ((i) == 0 ? MXC_I2CS : 0)</span></div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;</div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;<span class="preprocessor">#define MXC_I2CS_GET_IDX(p)              ((p) == MXC_I2CS ? 0 : -1)</span></div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;</div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;<span class="comment">/* *************************************************************************** */</span></div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;<span class="comment">/*                                                        SPI Master Interface */</span></div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;</div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;<span class="preprocessor">#define MXC_CFG_SPIM_INSTANCES           (3)</span></div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;<span class="preprocessor">#define MXC_CFG_SPIM_FIFO_DEPTH          (16)</span></div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;</div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;<span class="preprocessor">#define MXC_BASE_SPIM0                   ((uint32_t)0x4001A000UL)</span></div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;<span class="preprocessor">#define MXC_SPIM0                        ((mxc_spim_regs_t *)MXC_BASE_SPIM0)</span></div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;<span class="preprocessor">#define MXC_BASE_SPIM1                   ((uint32_t)0x4001B000UL)</span></div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;<span class="preprocessor">#define MXC_SPIM1                        ((mxc_spim_regs_t *)MXC_BASE_SPIM1)</span></div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;<span class="preprocessor">#define MXC_BASE_SPIM2                   ((uint32_t)0x4001C000UL)</span></div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;<span class="preprocessor">#define MXC_SPIM2                        ((mxc_spim_regs_t *)MXC_BASE_SPIM2)</span></div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;<span class="preprocessor">#define MXC_BASE_SPIM0_FIFO              ((uint32_t)0x4010A000UL)</span></div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;<span class="preprocessor">#define MXC_SPIM0_FIFO                   ((mxc_spim_fifo_regs_t *)MXC_BASE_SPIM0_FIFO)</span></div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;<span class="preprocessor">#define MXC_BASE_SPIM1_FIFO              ((uint32_t)0x4010B000UL)</span></div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;<span class="preprocessor">#define MXC_SPIM1_FIFO                   ((mxc_spim_fifo_regs_t *)MXC_BASE_SPIM1_FIFO)</span></div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;<span class="preprocessor">#define MXC_BASE_SPIM2_FIFO              ((uint32_t)0x4010C000UL)</span></div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;<span class="preprocessor">#define MXC_SPIM2_FIFO                   ((mxc_spim_fifo_regs_t *)MXC_BASE_SPIM2_FIFO)</span></div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;</div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;<span class="preprocessor">#define MXC_SPIM_GET_IRQ(i)              (IRQn_Type)((i) == 0 ? SPIM0_IRQn :  \</span></div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;<span class="preprocessor">                                          (i) == 1 ? SPIM1_IRQn :             \</span></div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;<span class="preprocessor">                                          (i) == 2 ? SPIM2_IRQn : 0)</span></div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;</div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;<span class="preprocessor">#define MXC_SPIM_GET_BASE(i)             ((i) == 0 ? MXC_BASE_SPIM0 :         \</span></div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;<span class="preprocessor">                                          (i) == 1 ? MXC_BASE_SPIM1 :         \</span></div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;<span class="preprocessor">                                          (i) == 2 ? MXC_BASE_SPIM2 : 0)</span></div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;</div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;<span class="preprocessor">#define MXC_SPIM_GET_SPIM(i)             ((i) == 0 ? MXC_SPIM0 :              \</span></div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;<span class="preprocessor">                                          (i) == 1 ? MXC_SPIM1 :              \</span></div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;<span class="preprocessor">                                          (i) == 2 ? MXC_SPIM2 : 0)</span></div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;</div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;<span class="preprocessor">#define MXC_SPIM_GET_IDX(p)              ((p) == MXC_SPIM0 ? 0 :              \</span></div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;<span class="preprocessor">                                          (p) == MXC_SPIM1 ? 1 :              \</span></div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;<span class="preprocessor">                                          (p) == MXC_SPIM2 ? 2 : -1)</span></div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;</div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;<span class="preprocessor">#define MXC_SPIM_GET_BASE_FIFO(i)        ((i) == 0 ? MXC_BASE_SPIM0_FIFO :    \</span></div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;<span class="preprocessor">                                          (i) == 1 ? MXC_BASE_SPIM1_FIFO :    \</span></div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;<span class="preprocessor">                                          (i) == 2 ? MXC_BASE_SPIM2_FIFO : 0)</span></div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;</div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;<span class="preprocessor">#define MXC_SPIM_GET_SPIM_FIFO(i)        ((i) == 0 ? MXC_SPIM0_FIFO :         \</span></div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;<span class="preprocessor">                                          (i) == 1 ? MXC_SPIM1_FIFO :         \</span></div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;<span class="preprocessor">                                          (i) == 2 ? MXC_SPIM2_FIFO : 0)</span></div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;</div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;</div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;<span class="comment">/*******************************************************************************/</span></div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;<span class="comment">/*                                                         SPI Slave Interface */</span></div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;<span class="preprocessor">#define MXC_CFG_SPIS_INSTANCES           (1)</span></div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;<span class="preprocessor">#define MXC_CFG_SPIS_FIFO_DEPTH          (32)</span></div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;</div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;<span class="preprocessor">#define MXC_BASE_SPIS                    ((uint32_t)0x40020000UL)</span></div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;<span class="preprocessor">#define MXC_SPIS                         ((mxc_spis_regs_t *)MXC_BASE_SPIS)</span></div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;<span class="preprocessor">#define MXC_BASE_SPIS_FIFO               ((uint32_t)0x4010E000UL)</span></div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;<span class="preprocessor">#define MXC_SPIS_FIFO                    ((mxc_spis_fifo_regs_t *)MXC_BASE_SPIS_FIFO)</span></div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;</div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;<span class="preprocessor">#define MXC_SPIS_GET_IRQ(i)              (IRQn_Type)((i) == 0 ? SPIS_IRQn : 0)</span></div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;</div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;<span class="preprocessor">#define MXC_SPIS_GET_BASE(i)             ((i) == 0 ? MXC_BASE_SPIS : 0)</span></div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;</div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;<span class="preprocessor">#define MXC_SPIS_GET_SPIS(i)             ((i) == 0 ? MXC_SPIS : 0)</span></div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;</div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;<span class="preprocessor">#define MXC_SPIS_GET_IDX(p)              ((p) == MXC_SPIS ? 0 : -1)</span></div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;</div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;<span class="preprocessor">#define MXC_SPIS_GET_BASE_FIFO(i)        ((i) == 0 ? MXC_BASE_SPIS_FIFO : 0)</span></div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;</div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;<span class="preprocessor">#define MXC_SPIS_GET_SPIS_FIFO(i)        ((i) == 0 ? MXC_SPIS_FIFO :0)</span></div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;</div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;</div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;<span class="comment">/* *************************************************************************** */</span></div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;<span class="comment">/*                                                     1-Wire Master Interface */</span></div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;</div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;<span class="preprocessor">#define MXC_CFG_OWM_INSTANCES            (1)</span></div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;</div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;<span class="preprocessor">#define MXC_BASE_OWM                     ((uint32_t)0x4001E000UL)</span></div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;<span class="preprocessor">#define MXC_OWM                          ((mxc_owm_regs_t *)MXC_BASE_OWM)</span></div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;</div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;<span class="preprocessor">#define MXC_OWM_GET_IRQ(i)               (IRQn_Type)((i) == 0 ? OWM_IRQn : 0)</span></div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;</div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;<span class="preprocessor">#define MXC_OWM_GET_BASE(i)              ((i) == 0 ? MXC_BASE_OWM : 0)</span></div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;</div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;<span class="preprocessor">#define MXC_OWM_GET_OWM(i)               ((i) == 0 ? MXC_OWM : 0)</span></div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;</div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;<span class="preprocessor">#define MXC_OWM_GET_IDX(p)               ((p) == MXC_OWM ? 0 : -1)</span></div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;</div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;</div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;<span class="comment">/* *************************************************************************** */</span></div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;<span class="comment">/*                                                                   ADC / AFE */</span></div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;</div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;<span class="preprocessor">#define MXC_CFG_ADC_FIFO_DEPTH           (32)</span></div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;</div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;<span class="preprocessor">#define MXC_BASE_ADC                     ((uint32_t)0x4001F000UL)</span></div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;<span class="preprocessor">#define MXC_ADC                          ((mxc_adc_regs_t *)MXC_BASE_ADC)</span></div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;</div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;</div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;</div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;<span class="comment">/* *************************************************************************** */</span></div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;<span class="comment">/*                                                      SPIB AHB-to-SPI Bridge */</span></div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;</div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;<span class="preprocessor">#define MXC_BASE_SPIB                    ((uint32_t)0x4000D000UL)</span></div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;<span class="preprocessor">#define MXC_SPIB                         ((mxc_spib_regs_t *)MXC_BASE_SPIB)</span></div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;</div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;</div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;</div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;<span class="comment">/* *************************************************************************** */</span></div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;<span class="comment">/*                                                         SPI Slave Interface */</span></div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;</div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;<span class="preprocessor">#define MXC_BASE_SPIS                    ((uint32_t)0x40020000UL)</span></div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;<span class="preprocessor">#define MXC_SPIS                         ((mxc_spis_regs_t *)MXC_BASE_SPIS)</span></div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;<span class="preprocessor">#define MXC_BASE_SPIS_FIFO               ((uint32_t)0x4010E000UL)</span></div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;<span class="preprocessor">#define MXC_SPIS_FIFO                    ((mxc_spis_fifo_regs_t *)MXC_BASE_SPIS_FIFO)</span></div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;</div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;</div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;</div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;<span class="comment">/* *************************************************************************** */</span></div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;<span class="comment">/*                                                                Bit Shifting */</span></div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;</div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;<span class="preprocessor">#define MXC_F_BIT_0        (1 &lt;&lt; 0)</span></div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;<span class="preprocessor">#define MXC_F_BIT_1        (1 &lt;&lt; 1)</span></div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;<span class="preprocessor">#define MXC_F_BIT_2        (1 &lt;&lt; 2)</span></div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;<span class="preprocessor">#define MXC_F_BIT_3        (1 &lt;&lt; 3)</span></div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;<span class="preprocessor">#define MXC_F_BIT_4        (1 &lt;&lt; 4)</span></div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;<span class="preprocessor">#define MXC_F_BIT_5        (1 &lt;&lt; 5)</span></div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;<span class="preprocessor">#define MXC_F_BIT_6        (1 &lt;&lt; 6)</span></div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;<span class="preprocessor">#define MXC_F_BIT_7        (1 &lt;&lt; 7)</span></div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;<span class="preprocessor">#define MXC_F_BIT_8        (1 &lt;&lt; 8)</span></div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;<span class="preprocessor">#define MXC_F_BIT_9        (1 &lt;&lt; 9)</span></div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;<span class="preprocessor">#define MXC_F_BIT_10       (1 &lt;&lt; 10)</span></div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;<span class="preprocessor">#define MXC_F_BIT_11       (1 &lt;&lt; 11)</span></div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;<span class="preprocessor">#define MXC_F_BIT_12       (1 &lt;&lt; 12)</span></div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;<span class="preprocessor">#define MXC_F_BIT_13       (1 &lt;&lt; 13)</span></div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;<span class="preprocessor">#define MXC_F_BIT_14       (1 &lt;&lt; 14)</span></div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;<span class="preprocessor">#define MXC_F_BIT_15       (1 &lt;&lt; 15)</span></div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;<span class="preprocessor">#define MXC_F_BIT_16       (1 &lt;&lt; 16)</span></div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;<span class="preprocessor">#define MXC_F_BIT_17       (1 &lt;&lt; 17)</span></div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;<span class="preprocessor">#define MXC_F_BIT_18       (1 &lt;&lt; 18)</span></div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;<span class="preprocessor">#define MXC_F_BIT_19       (1 &lt;&lt; 19)</span></div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;<span class="preprocessor">#define MXC_F_BIT_20       (1 &lt;&lt; 20)</span></div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;<span class="preprocessor">#define MXC_F_BIT_21       (1 &lt;&lt; 21)</span></div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;<span class="preprocessor">#define MXC_F_BIT_22       (1 &lt;&lt; 22)</span></div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;<span class="preprocessor">#define MXC_F_BIT_23       (1 &lt;&lt; 23)</span></div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;<span class="preprocessor">#define MXC_F_BIT_24       (1 &lt;&lt; 24)</span></div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;<span class="preprocessor">#define MXC_F_BIT_25       (1 &lt;&lt; 25)</span></div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;<span class="preprocessor">#define MXC_F_BIT_26       (1 &lt;&lt; 26)</span></div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;<span class="preprocessor">#define MXC_F_BIT_27       (1 &lt;&lt; 27)</span></div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;<span class="preprocessor">#define MXC_F_BIT_28       (1 &lt;&lt; 28)</span></div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;<span class="preprocessor">#define MXC_F_BIT_29       (1 &lt;&lt; 29)</span></div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;<span class="preprocessor">#define MXC_F_BIT_30       (1 &lt;&lt; 30)</span></div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;<span class="preprocessor">#define MXC_F_BIT_31       (1 &lt;&lt; 31)</span></div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;</div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;</div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;<span class="comment">/* *************************************************************************** */</span></div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;</div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;<span class="preprocessor">#define BITBAND(reg, bit)      ((0xf0000000 &amp; (uint32_t)(reg)) + 0x2000000 + (((uint32_t)(reg) &amp; 0x0fffffff) &lt;&lt; 5) + ((bit) &lt;&lt; 2))</span></div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;<span class="preprocessor">#define MXC_CLRBIT(reg, bit)   (*(volatile uint32_t *)BITBAND(reg, bit) = 0)</span></div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;<span class="preprocessor">#define MXC_SETBIT(reg, bit)   (*(volatile uint32_t *)BITBAND(reg, bit) = 1)</span></div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;<span class="preprocessor">#define MXC_GETBIT(reg, bit)   (*(volatile uint32_t *)BITBAND(reg, bit))</span></div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;</div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;</div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;<span class="comment">/* *************************************************************************** */</span></div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;</div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;<span class="comment">/* SCB CPACR Register Definitions */</span></div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;<span class="comment">/* Note: Added by Maxim Integrated, as these are missing from CMSIS/Core/Include/core_cm4.h */</span></div><div class="line"><a name="l01046"></a><span class="lineno"><a class="line" href="group__product__name.html#gab7dd1ac1d45a3f76b1f222baed62a53f"> 1046</a></span>&#160;<span class="preprocessor">#define SCB_CPACR_CP10_Pos      20                              </span></div><div class="line"><a name="l01047"></a><span class="lineno"><a class="line" href="group__product__name.html#ga95b4775e2f772fac02924e3a64f447e0"> 1047</a></span>&#160;<span class="preprocessor">#define SCB_CPACR_CP10_Msk      (0x3UL &lt;&lt; SCB_CPACR_CP10_Pos)   </span></div><div class="line"><a name="l01048"></a><span class="lineno"><a class="line" href="group__product__name.html#ga673a2aada34a2cdad276915e0dd3d14d"> 1048</a></span>&#160;<span class="preprocessor">#define SCB_CPACR_CP11_Pos      22                              </span></div><div class="line"><a name="l01049"></a><span class="lineno"><a class="line" href="group__product__name.html#gad72c4e241deea45765449cfd1381a10b"> 1049</a></span>&#160;<span class="preprocessor">#define SCB_CPACR_CP11_Msk      (0x3UL &lt;&lt; SCB_CPACR_CP11_Pos)   </span></div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* _MAX3263X_H_ */</span><span class="preprocessor"></span></div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;</div><div class="ttc" id="group__nvic__table_html_gga7e1129cd8a196f4284d41db3e82ad5c8a8ed56a62e489a770a7d1c189d0cff7d2"><div class="ttname"><a href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8ed56a62e489a770a7d1c189d0cff7d2">TMR3_0_IRQn</a></div><div class="ttdoc">Timer 3 (32-bit, 16-bit #0) </div><div class="ttdef"><b>Definition:</b> max3263x.h:211</div></div>
<div class="ttc" id="group__nvic__table_html_gga7e1129cd8a196f4284d41db3e82ad5c8a11614a227a56dc01859bf803013e6358"><div class="ttname"><a href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a11614a227a56dc01859bf803013e6358">UART3_IRQn</a></div><div class="ttdoc">UART 3. </div><div class="ttdef"><b>Definition:</b> max3263x.h:220</div></div>
<div class="ttc" id="group__nvic__table_html_gga7e1129cd8a196f4284d41db3e82ad5c8a6090b24da6b08b40da3ef1db433a8836"><div class="ttname"><a href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6090b24da6b08b40da3ef1db433a8836">SPIB_IRQn</a></div><div class="ttdoc">SPI Bridge. </div><div class="ttdef"><b>Definition:</b> max3263x.h:229</div></div>
<div class="ttc" id="group__nvic__table_html_gga7e1129cd8a196f4284d41db3e82ad5c8a2dcf5ff5da1d40f4caa3fbc42a941bf6"><div class="ttname"><a href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2dcf5ff5da1d40f4caa3fbc42a941bf6">SPIM0_IRQn</a></div><div class="ttdoc">SPI Master 0. </div><div class="ttdef"><b>Definition:</b> max3263x.h:226</div></div>
<div class="ttc" id="group__nvic__table_html_gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85"><div class="ttname"><a href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85">HardFault_IRQn</a></div><div class="ttdoc">ARM Core : Hard Fault IRQ. </div><div class="ttdef"><b>Definition:</b> max3263x.h:175</div></div>
<div class="ttc" id="group__nvic__table_html_gga7e1129cd8a196f4284d41db3e82ad5c8a9650ab92e46bc16f333d4c63ad0459b4"><div class="ttname"><a href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9650ab92e46bc16f333d4c63ad0459b4">UART1_IRQn</a></div><div class="ttdoc">UART 1. </div><div class="ttdef"><b>Definition:</b> max3263x.h:218</div></div>
<div class="ttc" id="group__nvic__table_html_gga7e1129cd8a196f4284d41db3e82ad5c8a65468141f3ed46e3afa6f85e0fb700df"><div class="ttname"><a href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a65468141f3ed46e3afa6f85e0fb700df">GPIO_P0_IRQn</a></div><div class="ttdoc">GPIO Port 0. </div><div class="ttdef"><b>Definition:</b> max3263x.h:198</div></div>
<div class="ttc" id="group__nvic__table_html_gga7e1129cd8a196f4284d41db3e82ad5c8a5ac4df5e955851663c7eca08f3c010c5"><div class="ttname"><a href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5ac4df5e955851663c7eca08f3c010c5">GPIO_P4_IRQn</a></div><div class="ttdoc">GPIO Port 4. </div><div class="ttdef"><b>Definition:</b> max3263x.h:202</div></div>
<div class="ttc" id="group__nvic__table_html_gga7e1129cd8a196f4284d41db3e82ad5c8a75b6e121d96a558f8b0dc8aa3d4b3468"><div class="ttname"><a href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a75b6e121d96a558f8b0dc8aa3d4b3468">TMR4_1_IRQn</a></div><div class="ttdoc">Timer 4 (16-bit #1) </div><div class="ttdef"><b>Definition:</b> max3263x.h:214</div></div>
<div class="ttc" id="group__nvic__table_html_gga7e1129cd8a196f4284d41db3e82ad5c8a40b600e091853cf345af5d06c396666f"><div class="ttname"><a href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a40b600e091853cf345af5d06c396666f">TMR1_1_IRQn</a></div><div class="ttdoc">Timer 1 (16-bit #1) </div><div class="ttdef"><b>Definition:</b> max3263x.h:208</div></div>
<div class="ttc" id="group__nvic__table_html_gga7e1129cd8a196f4284d41db3e82ad5c8ac4e764339ba3c999a9838729a8508765"><div class="ttname"><a href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac4e764339ba3c999a9838729a8508765">I2CM0_IRQn</a></div><div class="ttdoc">I2C Master 0. </div><div class="ttdef"><b>Definition:</b> max3263x.h:222</div></div>
<div class="ttc" id="group__nvic__table_html_gga7e1129cd8a196f4284d41db3e82ad5c8a0279ff77876e8bdb57627f7218fd74c8"><div class="ttname"><a href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0279ff77876e8bdb57627f7218fd74c8">MAA_IRQn</a></div><div class="ttdoc">MAA. </div><div class="ttdef"><b>Definition:</b> max3263x.h:193</div></div>
<div class="ttc" id="group__nvic__table_html_ga7e1129cd8a196f4284d41db3e82ad5c8"><div class="ttname"><a href="group__nvic__table.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a></div><div class="ttdeci">IRQn_Type</div><div class="ttdoc">MAX3263X Nested Interrupt Vector Table (NVIC). </div><div class="ttdef"><b>Definition:</b> max3263x.h:173</div></div>
<div class="ttc" id="group__nvic__table_html_gga7e1129cd8a196f4284d41db3e82ad5c8a99465d8fdc1184b94da9a60a27c5d0d7"><div class="ttname"><a href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a99465d8fdc1184b94da9a60a27c5d0d7">PWRMAN_IRQn</a></div><div class="ttdoc">PWRMAN. </div><div class="ttdef"><b>Definition:</b> max3263x.h:184</div></div>
<div class="ttc" id="group__nvic__table_html_gga7e1129cd8a196f4284d41db3e82ad5c8a110a68a26d4b52fd2c29ce640f2fbdd1"><div class="ttname"><a href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a110a68a26d4b52fd2c29ce640f2fbdd1">RTC3_IRQn</a></div><div class="ttdoc">RTC Overflow. </div><div class="ttdef"><b>Definition:</b> max3263x.h:189</div></div>
<div class="ttc" id="group__nvic__table_html_gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c"><div class="ttname"><a href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c">DebugMonitor_IRQn</a></div><div class="ttdoc">ARM Core : Debug Monitor IRQ. </div><div class="ttdef"><b>Definition:</b> max3263x.h:180</div></div>
<div class="ttc" id="group__nvic__table_html_gga7e1129cd8a196f4284d41db3e82ad5c8a12a278357d018fee28d132629570e3cc"><div class="ttname"><a href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a12a278357d018fee28d132629570e3cc">SPIM2_IRQn</a></div><div class="ttdoc">SPI Master 2. </div><div class="ttdef"><b>Definition:</b> max3263x.h:228</div></div>
<div class="ttc" id="group__nvic__table_html_gga7e1129cd8a196f4284d41db3e82ad5c8a4f8d63a38c101f290bcc82af356d3c94"><div class="ttname"><a href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4f8d63a38c101f290bcc82af356d3c94">GPIO_P7_IRQn</a></div><div class="ttdoc">GPIO Port 7. </div><div class="ttdef"><b>Definition:</b> max3263x.h:233</div></div>
<div class="ttc" id="group__nvic__table_html_gga7e1129cd8a196f4284d41db3e82ad5c8ab051fac6b15b88454713bb36d96e5dd5"><div class="ttname"><a href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab051fac6b15b88454713bb36d96e5dd5">UART2_IRQn</a></div><div class="ttdoc">UART 2. </div><div class="ttdef"><b>Definition:</b> max3263x.h:219</div></div>
<div class="ttc" id="group__nvic__table_html_gga7e1129cd8a196f4284d41db3e82ad5c8a5078f46ddc47f29eae4aa40bd57d1692"><div class="ttname"><a href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5078f46ddc47f29eae4aa40bd57d1692">USB_IRQn</a></div><div class="ttdoc">USB. </div><div class="ttdef"><b>Definition:</b> max3263x.h:191</div></div>
<div class="ttc" id="group__nvic__table_html_gga7e1129cd8a196f4284d41db3e82ad5c8a2bacf078f6d9b8b0e8d600f04682ab18"><div class="ttname"><a href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2bacf078f6d9b8b0e8d600f04682ab18">I2CM2_IRQn</a></div><div class="ttdoc">I2C Master 2. </div><div class="ttdef"><b>Definition:</b> max3263x.h:224</div></div>
<div class="ttc" id="group__nvic__table_html_gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237"><div class="ttname"><a href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a></div><div class="ttdoc">ARM Core : SVCall IRQ. </div><div class="ttdef"><b>Definition:</b> max3263x.h:179</div></div>
<div class="ttc" id="group__nvic__table_html_gga7e1129cd8a196f4284d41db3e82ad5c8a88692289c4dab7c528736c64f1bb6fcc"><div class="ttname"><a href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a88692289c4dab7c528736c64f1bb6fcc">GPIO_P5_IRQn</a></div><div class="ttdoc">GPIO Port 5. </div><div class="ttdef"><b>Definition:</b> max3263x.h:203</div></div>
<div class="ttc" id="group__nvic__table_html_gga7e1129cd8a196f4284d41db3e82ad5c8a847dc5472a69022647730f0193930e92"><div class="ttname"><a href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a847dc5472a69022647730f0193930e92">AES_IRQn</a></div><div class="ttdoc">AES. </div><div class="ttdef"><b>Definition:</b> max3263x.h:192</div></div>
<div class="ttc" id="group__nvic__table_html_gga7e1129cd8a196f4284d41db3e82ad5c8aff2be2187b19d1b66692e29b605ddc2a"><div class="ttname"><a href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8aff2be2187b19d1b66692e29b605ddc2a">TMR5_0_IRQn</a></div><div class="ttdoc">Timer 5 (32-bit, 16-bit #0) </div><div class="ttdef"><b>Definition:</b> max3263x.h:215</div></div>
<div class="ttc" id="group__nvic__table_html_gga7e1129cd8a196f4284d41db3e82ad5c8afa346d866dcb22fff423265a61da46e2"><div class="ttname"><a href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8afa346d866dcb22fff423265a61da46e2">TMR0_1_IRQn</a></div><div class="ttdoc">Timer 0 (16-bit #1) </div><div class="ttdef"><b>Definition:</b> max3263x.h:206</div></div>
<div class="ttc" id="group__nvic__table_html_gga7e1129cd8a196f4284d41db3e82ad5c8ae984e74c9d492f00ec9a796c32bc6390"><div class="ttname"><a href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae984e74c9d492f00ec9a796c32bc6390">FLC_IRQn</a></div><div class="ttdoc">Flash Controller. </div><div class="ttdef"><b>Definition:</b> max3263x.h:185</div></div>
<div class="ttc" id="group__nvic__table_html_gga7e1129cd8a196f4284d41db3e82ad5c8adab73fca10dd3dd56f6bc22682782bf1"><div class="ttname"><a href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8adab73fca10dd3dd56f6bc22682782bf1">MXC_IRQ_EXT_COUNT</a></div><div class="ttdoc">Total number of non-core IRQ vectors. </div><div class="ttdef"><b>Definition:</b> max3263x.h:235</div></div>
<div class="ttc" id="group__nvic__table_html_gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30"><div class="ttname"><a href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a></div><div class="ttdoc">ARM Core : Non-maskable IRQ. </div><div class="ttdef"><b>Definition:</b> max3263x.h:174</div></div>
<div class="ttc" id="group__nvic__table_html_gga7e1129cd8a196f4284d41db3e82ad5c8a2f03575d188572ba7c5a9c510d810a2f"><div class="ttname"><a href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2f03575d188572ba7c5a9c510d810a2f">WDT1_P_IRQn</a></div><div class="ttdoc">Watchdog 1 pre-window (fed too early) </div><div class="ttdef"><b>Definition:</b> max3263x.h:197</div></div>
<div class="ttc" id="group__nvic__table_html_gga7e1129cd8a196f4284d41db3e82ad5c8a6ba9a9d87f876358c127b307121f57bf"><div class="ttname"><a href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6ba9a9d87f876358c127b307121f57bf">TMR4_0_IRQn</a></div><div class="ttdoc">Timer 4 (32-bit, 16-bit #0) </div><div class="ttdef"><b>Definition:</b> max3263x.h:213</div></div>
<div class="ttc" id="group__nvic__table_html_gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2"><div class="ttname"><a href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a></div><div class="ttdoc">ARM Core : PendSV IRQ. </div><div class="ttdef"><b>Definition:</b> max3263x.h:181</div></div>
<div class="ttc" id="group__nvic__table_html_gga7e1129cd8a196f4284d41db3e82ad5c8afae44d72e52c6cce8006f41f4c304cf5"><div class="ttname"><a href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8afae44d72e52c6cce8006f41f4c304cf5">TMR0_0_IRQn</a></div><div class="ttdoc">Timer 0 (32-bit, 16-bit #0) </div><div class="ttdef"><b>Definition:</b> max3263x.h:205</div></div>
<div class="ttc" id="group__nvic__table_html_gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7"><div class="ttname"><a href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a></div><div class="ttdoc">ARM Core : SysTick IRQ. </div><div class="ttdef"><b>Definition:</b> max3263x.h:182</div></div>
<div class="ttc" id="group__nvic__table_html_gga7e1129cd8a196f4284d41db3e82ad5c8a9a79055f8d955bb0435c38b8e2d2f276"><div class="ttname"><a href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9a79055f8d955bb0435c38b8e2d2f276">GPIO_P6_IRQn</a></div><div class="ttdoc">GPIO Port 6. </div><div class="ttdef"><b>Definition:</b> max3263x.h:204</div></div>
<div class="ttc" id="group__nvic__table_html_gga7e1129cd8a196f4284d41db3e82ad5c8a17a8b6fd704c515e9f5beee6795766f5"><div class="ttname"><a href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a17a8b6fd704c515e9f5beee6795766f5">RTC1_IRQn</a></div><div class="ttdoc">RTC Counter match with Compare 1. </div><div class="ttdef"><b>Definition:</b> max3263x.h:187</div></div>
<div class="ttc" id="group__nvic__table_html_gga7e1129cd8a196f4284d41db3e82ad5c8a43a34bc2eef0b7b38cb5a664f9729044"><div class="ttname"><a href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a43a34bc2eef0b7b38cb5a664f9729044">WDT0_IRQn</a></div><div class="ttdoc">Watchdog 0 timeout. </div><div class="ttdef"><b>Definition:</b> max3263x.h:194</div></div>
<div class="ttc" id="group__nvic__table_html_gga7e1129cd8a196f4284d41db3e82ad5c8a83956de66cc8df873d095a30c8924c97"><div class="ttname"><a href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a83956de66cc8df873d095a30c8924c97">OWM_IRQn</a></div><div class="ttdoc">1-Wire Master </div><div class="ttdef"><b>Definition:</b> max3263x.h:230</div></div>
<div class="ttc" id="group__nvic__table_html_gga7e1129cd8a196f4284d41db3e82ad5c8a6624f982db6ead480a607d28756788af"><div class="ttname"><a href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6624f982db6ead480a607d28756788af">GPIO_P2_IRQn</a></div><div class="ttdoc">GPIO Port 2. </div><div class="ttdef"><b>Definition:</b> max3263x.h:200</div></div>
<div class="ttc" id="group__nvic__table_html_gga7e1129cd8a196f4284d41db3e82ad5c8a290665547795718032a23c1460da30a3"><div class="ttname"><a href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a290665547795718032a23c1460da30a3">CLKMAN_IRQn</a></div><div class="ttdoc">CLKMAN. </div><div class="ttdef"><b>Definition:</b> max3263x.h:183</div></div>
<div class="ttc" id="group__nvic__table_html_gga7e1129cd8a196f4284d41db3e82ad5c8ab6afc083a61300e3fff5890f567fed84"><div class="ttname"><a href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab6afc083a61300e3fff5890f567fed84">TMR2_1_IRQn</a></div><div class="ttdoc">Timer 2 (16-bit #1) </div><div class="ttdef"><b>Definition:</b> max3263x.h:210</div></div>
<div class="ttc" id="group__nvic__table_html_gga7e1129cd8a196f4284d41db3e82ad5c8ad3ae478cfb10a4ce8f63719430a74f12"><div class="ttname"><a href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad3ae478cfb10a4ce8f63719430a74f12">SPIM1_IRQn</a></div><div class="ttdoc">SPI Master 1. </div><div class="ttdef"><b>Definition:</b> max3263x.h:227</div></div>
<div class="ttc" id="group__nvic__table_html_gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af"><div class="ttname"><a href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af">BusFault_IRQn</a></div><div class="ttdoc">ARM Core : Bus Fault IRQ. </div><div class="ttdef"><b>Definition:</b> max3263x.h:177</div></div>
<div class="ttc" id="group__nvic__table_html_gga7e1129cd8a196f4284d41db3e82ad5c8a835d251f08442a1faf3fe6a74f95be26"><div class="ttname"><a href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a835d251f08442a1faf3fe6a74f95be26">GPIO_P3_IRQn</a></div><div class="ttdoc">GPIO Port 3. </div><div class="ttdef"><b>Definition:</b> max3263x.h:201</div></div>
<div class="ttc" id="group__nvic__table_html_gga7e1129cd8a196f4284d41db3e82ad5c8a418358eff5b35a8f0ade182d379d7be2"><div class="ttname"><a href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a418358eff5b35a8f0ade182d379d7be2">WDT1_IRQn</a></div><div class="ttdoc">Watchdog 1 timeout. </div><div class="ttdef"><b>Definition:</b> max3263x.h:196</div></div>
<div class="ttc" id="group__nvic__table_html_gga7e1129cd8a196f4284d41db3e82ad5c8ae9122b85b58f7c24033a8515615a7b74"><div class="ttname"><a href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae9122b85b58f7c24033a8515615a7b74">UART0_IRQn</a></div><div class="ttdoc">UART 0. </div><div class="ttdef"><b>Definition:</b> max3263x.h:217</div></div>
<div class="ttc" id="group__nvic__table_html_gga7e1129cd8a196f4284d41db3e82ad5c8a65b4e84e1a9b5c2d0c50b8902371d89d"><div class="ttname"><a href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a65b4e84e1a9b5c2d0c50b8902371d89d">TMR2_0_IRQn</a></div><div class="ttdoc">Timer 2 (32-bit, 16-bit #0) </div><div class="ttdef"><b>Definition:</b> max3263x.h:209</div></div>
<div class="ttc" id="group__nvic__table_html_gga7e1129cd8a196f4284d41db3e82ad5c8ae8f41637c6c07ef7b19337645fcd62de"><div class="ttname"><a href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae8f41637c6c07ef7b19337645fcd62de">RTC0_IRQn</a></div><div class="ttdoc">RTC Counter match with Compare 0. </div><div class="ttdef"><b>Definition:</b> max3263x.h:186</div></div>
<div class="ttc" id="group__nvic__table_html_gga7e1129cd8a196f4284d41db3e82ad5c8a955a66dca9561e17ce26a64762a2f03e"><div class="ttname"><a href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a955a66dca9561e17ce26a64762a2f03e">TMR3_1_IRQn</a></div><div class="ttdoc">Timer 3 (16-bit #1) </div><div class="ttdef"><b>Definition:</b> max3263x.h:212</div></div>
<div class="ttc" id="group__nvic__table_html_gga7e1129cd8a196f4284d41db3e82ad5c8a2c5bb7d572a88857938b2a63d3582859"><div class="ttname"><a href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2c5bb7d572a88857938b2a63d3582859">SPIS_IRQn</a></div><div class="ttdoc">SPI Slave. </div><div class="ttdef"><b>Definition:</b> max3263x.h:232</div></div>
<div class="ttc" id="group__nvic__table_html_gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf"><div class="ttname"><a href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf">UsageFault_IRQn</a></div><div class="ttdoc">ARM Core : Usage Fault IRQ. </div><div class="ttdef"><b>Definition:</b> max3263x.h:178</div></div>
<div class="ttc" id="group__nvic__table_html_gga7e1129cd8a196f4284d41db3e82ad5c8afb40995d6c63429f112ff0cad202ad17"><div class="ttname"><a href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8afb40995d6c63429f112ff0cad202ad17">I2CS_IRQn</a></div><div class="ttdoc">I2C Slave. </div><div class="ttdef"><b>Definition:</b> max3263x.h:225</div></div>
<div class="ttc" id="group__nvic__table_html_gga7e1129cd8a196f4284d41db3e82ad5c8aaf6f27788f1e075c7324475ac4fe0a41"><div class="ttname"><a href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8aaf6f27788f1e075c7324475ac4fe0a41">I2CM1_IRQn</a></div><div class="ttdoc">I2C Master 1. </div><div class="ttdef"><b>Definition:</b> max3263x.h:223</div></div>
<div class="ttc" id="group__nvic__table_html_gga7e1129cd8a196f4284d41db3e82ad5c8a776e8d1a478f68f21056199503f166db"><div class="ttname"><a href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a776e8d1a478f68f21056199503f166db">GPIO_P1_IRQn</a></div><div class="ttdoc">GPIO Port 1. </div><div class="ttdef"><b>Definition:</b> max3263x.h:199</div></div>
<div class="ttc" id="group__nvic__table_html_gga7e1129cd8a196f4284d41db3e82ad5c8ab434211675dd03d20e6e6a3c31d941cb"><div class="ttname"><a href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab434211675dd03d20e6e6a3c31d941cb">PMU_IRQn</a></div><div class="ttdoc">Peripheral Management Unit (PMU/DMA) </div><div class="ttdef"><b>Definition:</b> max3263x.h:190</div></div>
<div class="ttc" id="group__nvic__table_html_gga7e1129cd8a196f4284d41db3e82ad5c8ad1f3f18b2c8919020ac8b81c7ac493f4"><div class="ttname"><a href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad1f3f18b2c8919020ac8b81c7ac493f4">RTC2_IRQn</a></div><div class="ttdoc">RTC Prescaler interval compare match. </div><div class="ttdef"><b>Definition:</b> max3263x.h:188</div></div>
<div class="ttc" id="group__nvic__table_html_gga7e1129cd8a196f4284d41db3e82ad5c8aa42973ea7d4fd89de7bf88dce4ac0a7c"><div class="ttname"><a href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa42973ea7d4fd89de7bf88dce4ac0a7c">AFE_IRQn</a></div><div class="ttdoc">ADC. </div><div class="ttdef"><b>Definition:</b> max3263x.h:231</div></div>
<div class="ttc" id="group__nvic__table_html_gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa"><div class="ttname"><a href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa">MemoryManagement_IRQn</a></div><div class="ttdoc">ARM Core : Memory Management IRQ. </div><div class="ttdef"><b>Definition:</b> max3263x.h:176</div></div>
<div class="ttc" id="group__nvic__table_html_gga7e1129cd8a196f4284d41db3e82ad5c8aa6c6c3d0286ca04162a6197973595627"><div class="ttname"><a href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa6c6c3d0286ca04162a6197973595627">TMR1_0_IRQn</a></div><div class="ttdoc">Timer 1 (32-bit, 16-bit #0) </div><div class="ttdef"><b>Definition:</b> max3263x.h:207</div></div>
<div class="ttc" id="group__nvic__table_html_gga7e1129cd8a196f4284d41db3e82ad5c8ae5e273a34eaac1a4ecc5881688fd2c88"><div class="ttname"><a href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae5e273a34eaac1a4ecc5881688fd2c88">GPIO_P8_IRQn</a></div><div class="ttdoc">GPIO Port 8. </div><div class="ttdef"><b>Definition:</b> max3263x.h:234</div></div>
<div class="ttc" id="group__nvic__table_html_gga7e1129cd8a196f4284d41db3e82ad5c8a04ff8274576aaa302e0fbf3c0ca87b0e"><div class="ttname"><a href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a04ff8274576aaa302e0fbf3c0ca87b0e">WDT0_P_IRQn</a></div><div class="ttdoc">Watchdog 0 pre-window (fed too early) </div><div class="ttdef"><b>Definition:</b> max3263x.h:195</div></div>
<div class="ttc" id="group__nvic__table_html_gga7e1129cd8a196f4284d41db3e82ad5c8a2531b3618518a0779b8447c7da328ce5"><div class="ttname"><a href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2531b3618518a0779b8447c7da328ce5">TMR5_1_IRQn</a></div><div class="ttdoc">Timer 5 (16-bit #1) </div><div class="ttdef"><b>Definition:</b> max3263x.h:216</div></div>
<div class="ttc" id="group__nvic__table_html_gga7e1129cd8a196f4284d41db3e82ad5c8a72d320b89bf02d826cb36ee43ef564df"><div class="ttname"><a href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a72d320b89bf02d826cb36ee43ef564df">PT_IRQn</a></div><div class="ttdoc">Pulse Trains. </div><div class="ttdef"><b>Definition:</b> max3263x.h:221</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.12-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_74b6a3b63f61c160c0f14b7a283a4c9b.html">Firmware</a></li><li class="navelem"><a class="el" href="dir_3540c00680c2664f9f7e8f48ca1cab09.html">Libraries</a></li><li class="navelem"><a class="el" href="dir_a90765e41fb8b3d75926728d8eb0ba1f.html">CMSIS</a></li><li class="navelem"><a class="el" href="dir_51d3d3d6b5d37e3cf040ada011e6ffd2.html">Device</a></li><li class="navelem"><a class="el" href="dir_ea8616b50ebe98e6a527573b9ab84a3e.html">Maxim</a></li><li class="navelem"><a class="el" href="dir_a7ee03a66ebc11d8eead725b5be1f6d7.html">MAX3263X</a></li><li class="navelem"><a class="el" href="dir_0c0014c2661676507bc50a6036025844.html">Include</a></li><li class="navelem"><b>max3263x.h</b></li>
    <li class="footer">
    <a href="http://www.maximintegrated.com/index.html">
    <img class="footer" align="middle" src="MI_Logo_Small_Footer_RGB_150dpi.png" alt="Maxim Integrated"/></a> 2.6 </li>
  </ul>
</div>
</body>
</html>
