

================================================================
== Vivado HLS Report for 'doGain'
================================================================
* Date:           Wed Jul  5 17:33:05 2017

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        gain_stream
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.08|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  601|  601|  602|  602|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  600|  600|         6|          -|          -|   100|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 7
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_8 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %inStream_V_data_V), !map !7

ST_1: stg_9 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i4* %inStream_V_keep_V), !map !11

ST_1: stg_10 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i4* %inStream_V_strb_V), !map !15

ST_1: stg_11 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i2* %inStream_V_user_V), !map !19

ST_1: stg_12 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i1* %inStream_V_last_V), !map !23

ST_1: stg_13 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i5* %inStream_V_id_V), !map !27

ST_1: stg_14 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i6* %inStream_V_dest_V), !map !31

ST_1: stg_15 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i32* %outStream_V_data_V), !map !35

ST_1: stg_16 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBitsMap(i4* %outStream_V_keep_V), !map !39

ST_1: stg_17 [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecBitsMap(i4* %outStream_V_strb_V), !map !43

ST_1: stg_18 [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecBitsMap(i2* %outStream_V_user_V), !map !47

ST_1: stg_19 [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecBitsMap(i1* %outStream_V_last_V), !map !51

ST_1: stg_20 [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecBitsMap(i5* %outStream_V_id_V), !map !55

ST_1: stg_21 [1/1] 0.00ns
:13  call void (...)* @_ssdm_op_SpecBitsMap(i6* %outStream_V_dest_V), !map !59

ST_1: stg_22 [1/1] 0.00ns
:14  call void (...)* @_ssdm_op_SpecBitsMap(i32 %gain), !map !63

ST_1: stg_23 [1/1] 0.00ns
:15  call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @doGain_str) nounwind

ST_1: gain_read [1/1] 1.00ns
:16  %gain_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %gain)

ST_1: stg_25 [1/1] 0.00ns
:17  call void (...)* @_ssdm_op_SpecInterface(i32* %outStream_V_data_V, i4* %outStream_V_keep_V, i4* %outStream_V_strb_V, i2* %outStream_V_user_V, i1* %outStream_V_last_V, i5* %outStream_V_id_V, i6* %outStream_V_dest_V, [5 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_26 [1/1] 0.00ns
:18  call void (...)* @_ssdm_op_SpecInterface(i32* %inStream_V_data_V, i4* %inStream_V_keep_V, i4* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V, [5 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_27 [1/1] 0.00ns
:19  call void (...)* @_ssdm_op_SpecInterface(i32 %gain, [10 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [9 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_28 [1/1] 0.00ns
:20  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [9 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_29 [1/1] 1.57ns
:21  br label %1


 <State 2>: 6.08ns
ST_2: i [1/1] 0.00ns
:0  %i = phi i7 [ 0, %0 ], [ %i_1, %2 ]

ST_2: exitcond [1/1] 1.97ns
:1  %exitcond = icmp eq i7 %i, -28

ST_2: empty [1/1] 0.00ns
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100)

ST_2: i_1 [1/1] 1.72ns
:3  %i_1 = add i7 %i, 1

ST_2: stg_34 [1/1] 0.00ns
:4  br i1 %exitcond, label %3, label %2

ST_2: empty_2 [1/1] 0.00ns
:0  %empty_2 = call { i32, i4, i4, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %inStream_V_data_V, i4* %inStream_V_keep_V, i4* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V)

ST_2: tmp_data_V [1/1] 0.00ns
:1  %tmp_data_V = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_2, 0

ST_2: tmp_keep_V [1/1] 0.00ns
:2  %tmp_keep_V = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_2, 1

ST_2: tmp_strb_V [1/1] 0.00ns
:3  %tmp_strb_V = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_2, 2

ST_2: tmp_user_V [1/1] 0.00ns
:4  %tmp_user_V = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_2, 3

ST_2: tmp_last_V [1/1] 0.00ns
:5  %tmp_last_V = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_2, 4

ST_2: tmp_id_V [1/1] 0.00ns
:6  %tmp_id_V = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_2, 5

ST_2: tmp_dest_V [1/1] 0.00ns
:7  %tmp_dest_V = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_2, 6

ST_2: tmp_data_V_1 [6/6] 6.08ns
:8  %tmp_data_V_1 = mul i32 %tmp_data_V, %gain_read

ST_2: stg_44 [1/1] 0.00ns
:0  ret void


 <State 3>: 6.08ns
ST_3: tmp_data_V_1 [5/6] 6.08ns
:8  %tmp_data_V_1 = mul i32 %tmp_data_V, %gain_read


 <State 4>: 6.08ns
ST_4: tmp_data_V_1 [4/6] 6.08ns
:8  %tmp_data_V_1 = mul i32 %tmp_data_V, %gain_read


 <State 5>: 6.08ns
ST_5: tmp_data_V_1 [3/6] 6.08ns
:8  %tmp_data_V_1 = mul i32 %tmp_data_V, %gain_read


 <State 6>: 6.08ns
ST_6: tmp_data_V_1 [2/6] 6.08ns
:8  %tmp_data_V_1 = mul i32 %tmp_data_V, %gain_read


 <State 7>: 6.08ns
ST_7: tmp_data_V_1 [1/6] 6.08ns
:8  %tmp_data_V_1 = mul i32 %tmp_data_V, %gain_read

ST_7: stg_50 [1/1] 0.00ns
:9  call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %outStream_V_data_V, i4* %outStream_V_keep_V, i4* %outStream_V_strb_V, i2* %outStream_V_user_V, i1* %outStream_V_last_V, i5* %outStream_V_id_V, i6* %outStream_V_dest_V, i32 %tmp_data_V_1, i4 %tmp_keep_V, i4 %tmp_strb_V, i2 %tmp_user_V, i1 %tmp_last_V, i5 %tmp_id_V, i6 %tmp_dest_V)

ST_7: stg_51 [1/1] 0.00ns
:10  br label %1



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inStream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f2cb4194f90; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f2cb58beeb0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f2cb68ab8a0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f2cb7bc0360; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f2cb72bc480; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f2cb760edb0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f2cb723c6a0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x7f2cb6d780e0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x7f2cb75ab060; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x7f2cb7421430; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x7f2cb7375820; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x7f2cb7599ce0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x7f2cb71d9b40; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x7f2cb72b1c70; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ gain]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f2cb71148f0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_8        (specbitsmap      ) [ 00000000]
stg_9        (specbitsmap      ) [ 00000000]
stg_10       (specbitsmap      ) [ 00000000]
stg_11       (specbitsmap      ) [ 00000000]
stg_12       (specbitsmap      ) [ 00000000]
stg_13       (specbitsmap      ) [ 00000000]
stg_14       (specbitsmap      ) [ 00000000]
stg_15       (specbitsmap      ) [ 00000000]
stg_16       (specbitsmap      ) [ 00000000]
stg_17       (specbitsmap      ) [ 00000000]
stg_18       (specbitsmap      ) [ 00000000]
stg_19       (specbitsmap      ) [ 00000000]
stg_20       (specbitsmap      ) [ 00000000]
stg_21       (specbitsmap      ) [ 00000000]
stg_22       (specbitsmap      ) [ 00000000]
stg_23       (spectopmodule    ) [ 00000000]
gain_read    (read             ) [ 00111111]
stg_25       (specinterface    ) [ 00000000]
stg_26       (specinterface    ) [ 00000000]
stg_27       (specinterface    ) [ 00000000]
stg_28       (specinterface    ) [ 00000000]
stg_29       (br               ) [ 01111111]
i            (phi              ) [ 00100000]
exitcond     (icmp             ) [ 00111111]
empty        (speclooptripcount) [ 00000000]
i_1          (add              ) [ 01111111]
stg_34       (br               ) [ 00000000]
empty_2      (read             ) [ 00000000]
tmp_data_V   (extractvalue     ) [ 00011111]
tmp_keep_V   (extractvalue     ) [ 00011111]
tmp_strb_V   (extractvalue     ) [ 00011111]
tmp_user_V   (extractvalue     ) [ 00011111]
tmp_last_V   (extractvalue     ) [ 00011111]
tmp_id_V     (extractvalue     ) [ 00011111]
tmp_dest_V   (extractvalue     ) [ 00011111]
stg_44       (ret              ) [ 00000000]
tmp_data_V_1 (mul              ) [ 00000000]
stg_50       (write            ) [ 00000000]
stg_51       (br               ) [ 01111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inStream_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inStream_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="inStream_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="inStream_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="inStream_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="inStream_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="inStream_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="outStream_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="outStream_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="outStream_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="outStream_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="outStream_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="outStream_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="outStream_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="gain">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gain"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="doGain_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P"/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="gain_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gain_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="empty_2_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="54" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="0" index="2" bw="4" slack="0"/>
<pin id="74" dir="0" index="3" bw="4" slack="0"/>
<pin id="75" dir="0" index="4" bw="2" slack="0"/>
<pin id="76" dir="0" index="5" bw="1" slack="0"/>
<pin id="77" dir="0" index="6" bw="5" slack="0"/>
<pin id="78" dir="0" index="7" bw="6" slack="0"/>
<pin id="79" dir="1" index="8" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_2/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="stg_50_write_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="0" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="0" index="2" bw="4" slack="0"/>
<pin id="92" dir="0" index="3" bw="4" slack="0"/>
<pin id="93" dir="0" index="4" bw="2" slack="0"/>
<pin id="94" dir="0" index="5" bw="1" slack="0"/>
<pin id="95" dir="0" index="6" bw="5" slack="0"/>
<pin id="96" dir="0" index="7" bw="6" slack="0"/>
<pin id="97" dir="0" index="8" bw="32" slack="0"/>
<pin id="98" dir="0" index="9" bw="4" slack="5"/>
<pin id="99" dir="0" index="10" bw="4" slack="5"/>
<pin id="100" dir="0" index="11" bw="2" slack="5"/>
<pin id="101" dir="0" index="12" bw="1" slack="5"/>
<pin id="102" dir="0" index="13" bw="5" slack="5"/>
<pin id="103" dir="0" index="14" bw="6" slack="5"/>
<pin id="104" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_50/7 "/>
</bind>
</comp>

<comp id="113" class="1005" name="i_reg_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="7" slack="1"/>
<pin id="115" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="117" class="1004" name="i_phi_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="1" slack="1"/>
<pin id="119" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="120" dir="0" index="2" bw="7" slack="0"/>
<pin id="121" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="exitcond_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="7" slack="0"/>
<pin id="126" dir="0" index="1" bw="6" slack="0"/>
<pin id="127" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="i_1_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="7" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="tmp_data_V_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="54" slack="0"/>
<pin id="138" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="tmp_keep_V_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="54" slack="0"/>
<pin id="142" dir="1" index="1" bw="4" slack="5"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_keep_V/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="tmp_strb_V_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="54" slack="0"/>
<pin id="146" dir="1" index="1" bw="4" slack="5"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_strb_V/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="tmp_user_V_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="54" slack="0"/>
<pin id="150" dir="1" index="1" bw="2" slack="5"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_user_V/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="tmp_last_V_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="54" slack="0"/>
<pin id="154" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="tmp_id_V_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="54" slack="0"/>
<pin id="158" dir="1" index="1" bw="5" slack="5"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_id_V/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="tmp_dest_V_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="54" slack="0"/>
<pin id="162" dir="1" index="1" bw="6" slack="5"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_dest_V/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="1"/>
<pin id="167" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_data_V_1/2 "/>
</bind>
</comp>

<comp id="170" class="1005" name="gain_read_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="1"/>
<pin id="172" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gain_read "/>
</bind>
</comp>

<comp id="178" class="1005" name="i_1_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="7" slack="0"/>
<pin id="180" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="183" class="1005" name="tmp_data_V_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="1"/>
<pin id="185" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V "/>
</bind>
</comp>

<comp id="188" class="1005" name="tmp_keep_V_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="4" slack="5"/>
<pin id="190" dir="1" index="1" bw="4" slack="5"/>
</pin_list>
<bind>
<opset="tmp_keep_V "/>
</bind>
</comp>

<comp id="193" class="1005" name="tmp_strb_V_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="4" slack="5"/>
<pin id="195" dir="1" index="1" bw="4" slack="5"/>
</pin_list>
<bind>
<opset="tmp_strb_V "/>
</bind>
</comp>

<comp id="198" class="1005" name="tmp_user_V_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="2" slack="5"/>
<pin id="200" dir="1" index="1" bw="2" slack="5"/>
</pin_list>
<bind>
<opset="tmp_user_V "/>
</bind>
</comp>

<comp id="203" class="1005" name="tmp_last_V_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="5"/>
<pin id="205" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="208" class="1005" name="tmp_id_V_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="5" slack="5"/>
<pin id="210" dir="1" index="1" bw="5" slack="5"/>
</pin_list>
<bind>
<opset="tmp_id_V "/>
</bind>
</comp>

<comp id="213" class="1005" name="tmp_dest_V_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="6" slack="5"/>
<pin id="215" dir="1" index="1" bw="6" slack="5"/>
</pin_list>
<bind>
<opset="tmp_dest_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="68"><net_src comp="36" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="28" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="80"><net_src comp="60" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="81"><net_src comp="0" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="82"><net_src comp="2" pin="0"/><net_sink comp="70" pin=2"/></net>

<net id="83"><net_src comp="4" pin="0"/><net_sink comp="70" pin=3"/></net>

<net id="84"><net_src comp="6" pin="0"/><net_sink comp="70" pin=4"/></net>

<net id="85"><net_src comp="8" pin="0"/><net_sink comp="70" pin=5"/></net>

<net id="86"><net_src comp="10" pin="0"/><net_sink comp="70" pin=6"/></net>

<net id="87"><net_src comp="12" pin="0"/><net_sink comp="70" pin=7"/></net>

<net id="105"><net_src comp="62" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="106"><net_src comp="14" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="107"><net_src comp="16" pin="0"/><net_sink comp="88" pin=2"/></net>

<net id="108"><net_src comp="18" pin="0"/><net_sink comp="88" pin=3"/></net>

<net id="109"><net_src comp="20" pin="0"/><net_sink comp="88" pin=4"/></net>

<net id="110"><net_src comp="22" pin="0"/><net_sink comp="88" pin=5"/></net>

<net id="111"><net_src comp="24" pin="0"/><net_sink comp="88" pin=6"/></net>

<net id="112"><net_src comp="26" pin="0"/><net_sink comp="88" pin=7"/></net>

<net id="116"><net_src comp="50" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="123"><net_src comp="113" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="128"><net_src comp="117" pin="4"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="52" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="117" pin="4"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="58" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="139"><net_src comp="70" pin="8"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="70" pin="8"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="70" pin="8"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="70" pin="8"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="70" pin="8"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="70" pin="8"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="70" pin="8"/><net_sink comp="160" pin=0"/></net>

<net id="168"><net_src comp="164" pin="2"/><net_sink comp="88" pin=8"/></net>

<net id="169"><net_src comp="136" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="173"><net_src comp="64" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="174"><net_src comp="170" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="181"><net_src comp="130" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="182"><net_src comp="178" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="186"><net_src comp="136" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="191"><net_src comp="140" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="88" pin=9"/></net>

<net id="196"><net_src comp="144" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="88" pin=10"/></net>

<net id="201"><net_src comp="148" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="88" pin=11"/></net>

<net id="206"><net_src comp="152" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="88" pin=12"/></net>

<net id="211"><net_src comp="156" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="88" pin=13"/></net>

<net id="216"><net_src comp="160" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="88" pin=14"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outStream_V_data_V | {7 }
	Port: outStream_V_keep_V | {7 }
	Port: outStream_V_strb_V | {7 }
	Port: outStream_V_user_V | {7 }
	Port: outStream_V_last_V | {7 }
	Port: outStream_V_id_V | {7 }
	Port: outStream_V_dest_V | {7 }
  - Chain level:
	State 1
	State 2
		exitcond : 1
		i_1 : 1
		stg_34 : 2
		tmp_data_V_1 : 1
	State 3
	State 4
	State 5
	State 6
	State 7
		stg_50 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|    add   |      i_1_fu_130      |    0    |    0    |    7    |
|----------|----------------------|---------|---------|---------|
|    mul   |      grp_fu_164      |    4    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   icmp   |    exitcond_fu_124   |    0    |    0    |    3    |
|----------|----------------------|---------|---------|---------|
|   read   | gain_read_read_fu_64 |    0    |    0    |    0    |
|          |  empty_2_read_fu_70  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   write  |  stg_50_write_fu_88  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   tmp_data_V_fu_136  |    0    |    0    |    0    |
|          |   tmp_keep_V_fu_140  |    0    |    0    |    0    |
|          |   tmp_strb_V_fu_144  |    0    |    0    |    0    |
|extractvalue|   tmp_user_V_fu_148  |    0    |    0    |    0    |
|          |   tmp_last_V_fu_152  |    0    |    0    |    0    |
|          |    tmp_id_V_fu_156   |    0    |    0    |    0    |
|          |   tmp_dest_V_fu_160  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    4    |    0    |    10   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
| gain_read_reg_170|   32   |
|    i_1_reg_178   |    7   |
|     i_reg_113    |    7   |
|tmp_data_V_reg_183|   32   |
|tmp_dest_V_reg_213|    6   |
| tmp_id_V_reg_208 |    5   |
|tmp_keep_V_reg_188|    4   |
|tmp_last_V_reg_203|    1   |
|tmp_strb_V_reg_193|    4   |
|tmp_user_V_reg_198|    2   |
+------------------+--------+
|       Total      |   100  |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_164 |  p0  |   2  |  32  |   64   ||    32   |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   64   ||  1.571  ||    32   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    -   |    0   |   10   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   32   |
|  Register |    -   |    -   |   100  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    1   |   100  |   42   |
+-----------+--------+--------+--------+--------+
