

================================================================
== Vitis HLS Report for 'MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8'
================================================================
* Date:           Wed May 15 18:46:06 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.650 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max   | min |  max  |   Type  |
    +---------+---------+-----------+----------+-----+-------+---------+
    |        2|    65539|  20.000 ns|  0.655 ms|    2|  65539|       no|
    +---------+---------+-----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_586_8  |        0|    65537|        10|          8|          8|  0 ~ 8192|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    139|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    266|    -|
|Register         |        -|    -|     259|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     259|    405|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |x_2_fu_368_p2                      |         +|   0|  0|  14|          13|           1|
    |and_ln605_fu_390_p2                |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage4_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage5_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage6_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage7_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage1_iter0   |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage2_iter0   |       and|   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage3_iter0   |       and|   0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage4_iter0   |       and|   0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage5_iter0   |       and|   0|  0|   2|           1|           1|
    |ap_block_state7_pp0_stage6_iter0   |       and|   0|  0|   2|           1|           1|
    |ap_block_state8_pp0_stage7_iter0   |       and|   0|  0|   2|           1|           1|
    |ap_block_state9_pp0_stage0_iter1   |       and|   0|  0|   2|           1|           1|
    |ap_condition_310                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_670                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_674                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_678                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_682                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_685                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_689                   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op100_read_state9     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op52_read_state3      |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op60_read_state4      |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op68_read_state5      |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op79_read_state6      |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op86_read_state7      |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op93_read_state8      |       and|   0|  0|   2|           1|           1|
    |cmp210_fu_378_p2                   |      icmp|   0|  0|  17|          14|          14|
    |icmp_ln586_fu_362_p2               |      icmp|   0|  0|  14|          13|          13|
    |icmp_ln605_fu_384_p2               |      icmp|   0|  0|  14|           6|           5|
    |ap_block_pp0_stage1_01001          |        or|   0|  0|   2|           1|           1|
    |ap_block_state10_pp0_stage1_iter1  |        or|   0|  0|   2|           1|           1|
    |or_ln590_1_fu_413_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln590_2_fu_421_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln590_3_fu_429_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln590_4_fu_433_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln590_5_fu_437_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln590_6_fu_441_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln590_fu_405_p2                 |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 139|          86|          74|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------+----+-----------+-----+-----------+
    |                   Name                   | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                 |  48|          9|    1|          9|
    |ap_done_int                               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                   |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter0_in_pix_UV_2_reg_196  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter0_in_pix_UV_3_reg_218  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter0_in_pix_UV_4_reg_240  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter0_in_pix_UV_5_reg_262  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter0_in_pix_Y_1_reg_186   |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter0_in_pix_Y_2_reg_207   |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter0_in_pix_Y_3_reg_229   |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter0_in_pix_Y_4_reg_251   |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter0_in_pix_Y_5_reg_273   |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_in_pix_UV_6_reg_284  |  14|          3|    8|         24|
    |ap_phi_reg_pp0_iter1_in_pix_UV_7_reg_306  |  14|          3|    8|         24|
    |ap_phi_reg_pp0_iter1_in_pix_Y_6_reg_295   |  14|          3|    8|         24|
    |ap_phi_reg_pp0_iter1_in_pix_Y_7_reg_316   |  14|          3|    8|         24|
    |ap_sig_allocacmp_x_1                      |   9|          2|   13|         26|
    |bytePlanes_plane0_blk_n                   |   9|          2|    1|          2|
    |bytePlanes_plane1_blk_n                   |   9|          2|    1|          2|
    |img_blk_n                                 |   9|          2|    1|          2|
    |x_fu_86                                   |   9|          2|   13|         26|
    +------------------------------------------+----+-----------+-----+-----------+
    |Total                                     | 266|         57|  138|        315|
    +------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+----+----+-----+-----------+
    |                   Name                   | FF | LUT| Bits| Const Bits|
    +------------------------------------------+----+----+-----+-----------+
    |and_ln605_reg_558                         |   1|   0|    1|          0|
    |and_ln605_reg_558_pp0_iter1_reg           |   1|   0|    1|          0|
    |ap_CS_fsm                                 |   8|   0|    8|          0|
    |ap_done_reg                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                   |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter0_in_pix_UV_1_reg_176  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter0_in_pix_UV_2_reg_196  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter0_in_pix_UV_3_reg_218  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter0_in_pix_UV_4_reg_240  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter0_in_pix_UV_5_reg_262  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter0_in_pix_Y_1_reg_186   |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter0_in_pix_Y_2_reg_207   |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter0_in_pix_Y_3_reg_229   |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter0_in_pix_Y_4_reg_251   |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter0_in_pix_Y_5_reg_273   |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_in_pix_UV_6_reg_284  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_in_pix_UV_7_reg_306  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_in_pix_Y_6_reg_295   |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_in_pix_Y_7_reg_316   |   8|   0|    8|          0|
    |cmp210_reg_547                            |   1|   0|    1|          0|
    |icmp_ln586_reg_543                        |   1|   0|    1|          0|
    |in_pix_UV_1_reg_176                       |   8|   0|    8|          0|
    |in_pix_UV_2_reg_196                       |   8|   0|    8|          0|
    |in_pix_UV_3_reg_218                       |   8|   0|    8|          0|
    |in_pix_UV_4_reg_240                       |   8|   0|    8|          0|
    |in_pix_UV_5_reg_262                       |   8|   0|    8|          0|
    |in_pix_UV_6_reg_284                       |   8|   0|    8|          0|
    |in_pix_UV_reg_568                         |   8|   0|    8|          0|
    |in_pix_Y_1_reg_186                        |   8|   0|    8|          0|
    |in_pix_Y_2_reg_207                        |   8|   0|    8|          0|
    |in_pix_Y_3_reg_229                        |   8|   0|    8|          0|
    |in_pix_Y_4_reg_251                        |   8|   0|    8|          0|
    |in_pix_Y_5_reg_273                        |   8|   0|    8|          0|
    |in_pix_Y_6_reg_295                        |   8|   0|    8|          0|
    |in_pix_Y_reg_562                          |   8|   0|    8|          0|
    |or_ln590_1_reg_583                        |   1|   0|    1|          0|
    |or_ln590_2_reg_592                        |   1|   0|    1|          0|
    |or_ln590_3_reg_601                        |   1|   0|    1|          0|
    |or_ln590_4_reg_605                        |   1|   0|    1|          0|
    |or_ln590_5_reg_609                        |   1|   0|    1|          0|
    |or_ln590_6_reg_613                        |   1|   0|    1|          0|
    |or_ln590_reg_574                          |   1|   0|    1|          0|
    |x_fu_86                                   |  13|   0|   13|          0|
    +------------------------------------------+----+----+-----+-----------+
    |Total                                     | 259|   0|  259|          0|
    +------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+------------------------------------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |                  Source Object                 |    C Type    |
+----------------------------------+-----+-----+------------+------------------------------------------------+--------------+
|ap_clk                            |   in|    1|  ap_ctrl_hs|  MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8|  return value|
|ap_rst                            |   in|    1|  ap_ctrl_hs|  MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8|  return value|
|ap_start                          |   in|    1|  ap_ctrl_hs|  MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8|  return value|
|ap_done                           |  out|    1|  ap_ctrl_hs|  MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8|  return value|
|ap_idle                           |  out|    1|  ap_ctrl_hs|  MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8|  return value|
|ap_ready                          |  out|    1|  ap_ctrl_hs|  MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8|  return value|
|img_dout                          |   in|   24|     ap_fifo|                                             img|       pointer|
|img_num_data_valid                |   in|    2|     ap_fifo|                                             img|       pointer|
|img_fifo_cap                      |   in|    2|     ap_fifo|                                             img|       pointer|
|img_empty_n                       |   in|    1|     ap_fifo|                                             img|       pointer|
|img_read                          |  out|    1|     ap_fifo|                                             img|       pointer|
|bytePlanes_plane0_din             |  out|   64|     ap_fifo|                               bytePlanes_plane0|       pointer|
|bytePlanes_plane0_num_data_valid  |   in|   11|     ap_fifo|                               bytePlanes_plane0|       pointer|
|bytePlanes_plane0_fifo_cap        |   in|   11|     ap_fifo|                               bytePlanes_plane0|       pointer|
|bytePlanes_plane0_full_n          |   in|    1|     ap_fifo|                               bytePlanes_plane0|       pointer|
|bytePlanes_plane0_write           |  out|    1|     ap_fifo|                               bytePlanes_plane0|       pointer|
|bytePlanes_plane1_din             |  out|   64|     ap_fifo|                               bytePlanes_plane1|       pointer|
|bytePlanes_plane1_num_data_valid  |   in|   11|     ap_fifo|                               bytePlanes_plane1|       pointer|
|bytePlanes_plane1_fifo_cap        |   in|   11|     ap_fifo|                               bytePlanes_plane1|       pointer|
|bytePlanes_plane1_full_n          |   in|    1|     ap_fifo|                               bytePlanes_plane1|       pointer|
|bytePlanes_plane1_write           |  out|    1|     ap_fifo|                               bytePlanes_plane1|       pointer|
|trunc_ln571_1                     |   in|   13|     ap_none|                                   trunc_ln571_1|        scalar|
|VideoFormat_load                  |   in|    6|     ap_none|                                VideoFormat_load|        scalar|
|trunc_ln                          |   in|    1|     ap_none|                                        trunc_ln|        scalar|
|icmp_ln576                        |   in|    1|     ap_none|                                      icmp_ln576|        scalar|
|cmp212_6                          |   in|    1|     ap_none|                                        cmp212_6|        scalar|
|cmp212_5                          |   in|    1|     ap_none|                                        cmp212_5|        scalar|
|cmp212_4                          |   in|    1|     ap_none|                                        cmp212_4|        scalar|
|cmp212_3                          |   in|    1|     ap_none|                                        cmp212_3|        scalar|
|cmp212_2                          |   in|    1|     ap_none|                                        cmp212_2|        scalar|
|sub209_cast62                     |   in|   13|     ap_none|                                   sub209_cast62|        scalar|
|cmp212_1                          |   in|    1|     ap_none|                                        cmp212_1|        scalar|
+----------------------------------+-----+-----+------------+------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 8, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.26>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%x = alloca i32 1"   --->   Operation 13 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%cmp212_1_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp212_1"   --->   Operation 14 'read' 'cmp212_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sub209_cast62_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %sub209_cast62"   --->   Operation 15 'read' 'sub209_cast62_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%cmp212_2_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp212_2"   --->   Operation 16 'read' 'cmp212_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%cmp212_3_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp212_3"   --->   Operation 17 'read' 'cmp212_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%cmp212_4_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp212_4"   --->   Operation 18 'read' 'cmp212_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%cmp212_5_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp212_5"   --->   Operation 19 'read' 'cmp212_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%cmp212_6_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp212_6"   --->   Operation 20 'read' 'cmp212_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%icmp_ln576_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln576"   --->   Operation 21 'read' 'icmp_ln576_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %trunc_ln"   --->   Operation 22 'read' 'trunc_ln_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%VideoFormat_load_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %VideoFormat_load"   --->   Operation 23 'read' 'VideoFormat_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln571_1_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %trunc_ln571_1"   --->   Operation 24 'read' 'trunc_ln571_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%sub209_cast62_cast = sext i13 %sub209_cast62_read"   --->   Operation 25 'sext' 'sub209_cast62_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %bytePlanes_plane1, i64 666, i64 8, i64 18446744073709551615"   --->   Operation 26 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %bytePlanes_plane0, i64 666, i64 8, i64 18446744073709551615"   --->   Operation 27 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %img, void @empty_9, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %bytePlanes_plane0, void @empty_9, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %bytePlanes_plane1, void @empty_9, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln0 = store i13 0, i13 %x"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body208"   --->   Operation 32 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%x_1 = load i13 %x" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:586]   --->   Operation 33 'load' 'x_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 8192, i64 8191"   --->   Operation 34 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.67ns)   --->   "%icmp_ln586 = icmp_eq  i13 %x_1, i13 %trunc_ln571_1_read" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:586]   --->   Operation 35 'icmp' 'icmp_ln586' <Predicate = true> <Delay = 1.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (1.67ns)   --->   "%x_2 = add i13 %x_1, i13 1" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:586]   --->   Operation 36 'add' 'x_2' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln586 = br i1 %icmp_ln586, void %for.body208.split, void %for.inc283.loopexit.exitStub" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:586]   --->   Operation 37 'br' 'br_ln586' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln586 = zext i13 %x_1" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:586]   --->   Operation 38 'zext' 'zext_ln586' <Predicate = (!icmp_ln586)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (1.67ns)   --->   "%cmp210 = icmp_slt  i14 %zext_ln586, i14 %sub209_cast62_cast" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:586]   --->   Operation 39 'icmp' 'cmp210' <Predicate = (!icmp_ln586)> <Delay = 1.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (1.82ns)   --->   "%icmp_ln605 = icmp_eq  i6 %VideoFormat_load_read, i6 19" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:605]   --->   Operation 40 'icmp' 'icmp_ln605' <Predicate = (!icmp_ln586)> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.97ns)   --->   "%and_ln605 = and i1 %trunc_ln_read, i1 %icmp_ln605" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:605]   --->   Operation 41 'and' 'and_ln605' <Predicate = (!icmp_ln586)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln605 = br i1 %and_ln605, void %if.then278, void %for.inc280" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:605]   --->   Operation 42 'br' 'br_ln605' <Predicate = (!icmp_ln586)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln586 = store i13 %x_2, i13 %x" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:586]   --->   Operation 43 'store' 'store_ln586' <Predicate = (!icmp_ln586)> <Delay = 1.58>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln586 = br void %for.body208" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:586]   --->   Operation 44 'br' 'br_ln586' <Predicate = (!icmp_ln586)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.63>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%specpipeline_ln587 = specpipeline void @_ssdm_op_SpecPipeline, i32 8, i32 0, i32 0, i32 0, void @empty_26" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:587]   --->   Operation 45 'specpipeline' 'specpipeline_ln587' <Predicate = (!icmp_ln586)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%specloopname_ln586 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:586]   --->   Operation 46 'specloopname' 'specloopname_ln586' <Predicate = (!icmp_ln586)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (3.63ns)   --->   "%img_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %img" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:591]   --->   Operation 47 'read' 'img_read' <Predicate = (!icmp_ln586)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%in_pix_Y = trunc i24 %img_read" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:591]   --->   Operation 48 'trunc' 'in_pix_Y' <Predicate = (!icmp_ln586)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%in_pix_UV = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %img_read, i32 8, i32 15" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:591]   --->   Operation 49 'partselect' 'in_pix_UV' <Predicate = (!icmp_ln586)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.97ns)   --->   "%or_ln590 = or i1 %cmp210, i1 %cmp212_1_read" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:590]   --->   Operation 50 'or' 'or_ln590' <Predicate = (!icmp_ln586)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (1.58ns)   --->   "%br_ln590 = br i1 %or_ln590, void %for.inc244.1, void %if.then213.1" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:590]   --->   Operation 51 'br' 'br_ln590' <Predicate = (!icmp_ln586)> <Delay = 1.58>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 111 'ret' 'ret_ln0' <Predicate = (icmp_ln586)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.63>
ST_3 : Operation 52 [1/1] (3.63ns)   --->   "%img_read_1 = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %img" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:591]   --->   Operation 52 'read' 'img_read_1' <Predicate = (!icmp_ln586 & or_ln590)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln591 = trunc i24 %img_read_1" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:591]   --->   Operation 53 'trunc' 'trunc_ln591' <Predicate = (!icmp_ln586 & or_ln590)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln591_2 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %img_read_1, i32 8, i32 15" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:591]   --->   Operation 54 'partselect' 'trunc_ln591_2' <Predicate = (!icmp_ln586 & or_ln590)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (1.58ns)   --->   "%br_ln591 = br void %for.inc244.1" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:591]   --->   Operation 55 'br' 'br_ln591' <Predicate = (!icmp_ln586 & or_ln590)> <Delay = 1.58>
ST_3 : Operation 56 [1/1] (0.97ns)   --->   "%or_ln590_1 = or i1 %cmp210, i1 %cmp212_2_read" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:590]   --->   Operation 56 'or' 'or_ln590_1' <Predicate = (!icmp_ln586)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.63>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%in_pix_UV_1 = phi i8 %trunc_ln591_2, void %if.then213.1, i8 %in_pix_UV, void %for.body208.split"   --->   Operation 57 'phi' 'in_pix_UV_1' <Predicate = (!icmp_ln586)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%in_pix_Y_1 = phi i8 %trunc_ln591, void %if.then213.1, i8 %in_pix_Y, void %for.body208.split"   --->   Operation 58 'phi' 'in_pix_Y_1' <Predicate = (!icmp_ln586)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (1.58ns)   --->   "%br_ln590 = br i1 %or_ln590_1, void %for.inc244.2, void %if.then213.2" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:590]   --->   Operation 59 'br' 'br_ln590' <Predicate = (!icmp_ln586)> <Delay = 1.58>
ST_4 : Operation 60 [1/1] (3.63ns)   --->   "%img_read_2 = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %img" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:591]   --->   Operation 60 'read' 'img_read_2' <Predicate = (!icmp_ln586 & or_ln590_1)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln591_1 = trunc i24 %img_read_2" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:591]   --->   Operation 61 'trunc' 'trunc_ln591_1' <Predicate = (!icmp_ln586 & or_ln590_1)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln591_4 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %img_read_2, i32 8, i32 15" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:591]   --->   Operation 62 'partselect' 'trunc_ln591_4' <Predicate = (!icmp_ln586 & or_ln590_1)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (1.58ns)   --->   "%br_ln591 = br void %for.inc244.2" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:591]   --->   Operation 63 'br' 'br_ln591' <Predicate = (!icmp_ln586 & or_ln590_1)> <Delay = 1.58>
ST_4 : Operation 64 [1/1] (0.97ns)   --->   "%or_ln590_2 = or i1 %cmp210, i1 %cmp212_3_read" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:590]   --->   Operation 64 'or' 'or_ln590_2' <Predicate = (!icmp_ln586)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.63>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%in_pix_UV_2 = phi i8 %trunc_ln591_4, void %if.then213.2, i8 %in_pix_UV_1, void %for.inc244.1"   --->   Operation 65 'phi' 'in_pix_UV_2' <Predicate = (!icmp_ln586)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%in_pix_Y_2 = phi i8 %trunc_ln591_1, void %if.then213.2, i8 %in_pix_Y_1, void %for.inc244.1"   --->   Operation 66 'phi' 'in_pix_Y_2' <Predicate = (!icmp_ln586)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (1.58ns)   --->   "%br_ln590 = br i1 %or_ln590_2, void %for.inc244.3, void %if.then213.3" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:590]   --->   Operation 67 'br' 'br_ln590' <Predicate = (!icmp_ln586)> <Delay = 1.58>
ST_5 : Operation 68 [1/1] (3.63ns)   --->   "%img_read_3 = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %img" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:591]   --->   Operation 68 'read' 'img_read_3' <Predicate = (!icmp_ln586 & or_ln590_2)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln591_3 = trunc i24 %img_read_3" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:591]   --->   Operation 69 'trunc' 'trunc_ln591_3' <Predicate = (!icmp_ln586 & or_ln590_2)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln591_6 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %img_read_3, i32 8, i32 15" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:591]   --->   Operation 70 'partselect' 'trunc_ln591_6' <Predicate = (!icmp_ln586 & or_ln590_2)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (1.58ns)   --->   "%br_ln591 = br void %for.inc244.3" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:591]   --->   Operation 71 'br' 'br_ln591' <Predicate = (!icmp_ln586 & or_ln590_2)> <Delay = 1.58>
ST_5 : Operation 72 [1/1] (0.97ns)   --->   "%or_ln590_3 = or i1 %cmp210, i1 %cmp212_4_read" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:590]   --->   Operation 72 'or' 'or_ln590_3' <Predicate = (!icmp_ln586)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.97ns)   --->   "%or_ln590_4 = or i1 %cmp210, i1 %cmp212_5_read" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:590]   --->   Operation 73 'or' 'or_ln590_4' <Predicate = (!icmp_ln586)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (0.97ns)   --->   "%or_ln590_5 = or i1 %cmp210, i1 %cmp212_6_read" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:590]   --->   Operation 74 'or' 'or_ln590_5' <Predicate = (!icmp_ln586)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 75 [1/1] (0.97ns)   --->   "%or_ln590_6 = or i1 %cmp210, i1 %icmp_ln576_read" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:590]   --->   Operation 75 'or' 'or_ln590_6' <Predicate = (!icmp_ln586)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.63>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%in_pix_UV_3 = phi i8 %trunc_ln591_6, void %if.then213.3, i8 %in_pix_UV_2, void %for.inc244.2"   --->   Operation 76 'phi' 'in_pix_UV_3' <Predicate = (!icmp_ln586)> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%in_pix_Y_3 = phi i8 %trunc_ln591_3, void %if.then213.3, i8 %in_pix_Y_2, void %for.inc244.2"   --->   Operation 77 'phi' 'in_pix_Y_3' <Predicate = (!icmp_ln586)> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (1.58ns)   --->   "%br_ln590 = br i1 %or_ln590_3, void %for.inc244.4, void %if.then213.4" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:590]   --->   Operation 78 'br' 'br_ln590' <Predicate = (!icmp_ln586)> <Delay = 1.58>
ST_6 : Operation 79 [1/1] (3.63ns)   --->   "%img_read_4 = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %img" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:591]   --->   Operation 79 'read' 'img_read_4' <Predicate = (!icmp_ln586 & or_ln590_3)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln591_5 = trunc i24 %img_read_4" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:591]   --->   Operation 80 'trunc' 'trunc_ln591_5' <Predicate = (!icmp_ln586 & or_ln590_3)> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln591_8 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %img_read_4, i32 8, i32 15" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:591]   --->   Operation 81 'partselect' 'trunc_ln591_8' <Predicate = (!icmp_ln586 & or_ln590_3)> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (1.58ns)   --->   "%br_ln591 = br void %for.inc244.4" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:591]   --->   Operation 82 'br' 'br_ln591' <Predicate = (!icmp_ln586 & or_ln590_3)> <Delay = 1.58>

State 7 <SV = 6> <Delay = 3.63>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%in_pix_UV_4 = phi i8 %trunc_ln591_8, void %if.then213.4, i8 %in_pix_UV_3, void %for.inc244.3"   --->   Operation 83 'phi' 'in_pix_UV_4' <Predicate = (!icmp_ln586)> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%in_pix_Y_4 = phi i8 %trunc_ln591_5, void %if.then213.4, i8 %in_pix_Y_3, void %for.inc244.3"   --->   Operation 84 'phi' 'in_pix_Y_4' <Predicate = (!icmp_ln586)> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (1.58ns)   --->   "%br_ln590 = br i1 %or_ln590_4, void %for.inc244.5, void %if.then213.5" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:590]   --->   Operation 85 'br' 'br_ln590' <Predicate = (!icmp_ln586)> <Delay = 1.58>
ST_7 : Operation 86 [1/1] (3.63ns)   --->   "%img_read_5 = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %img" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:591]   --->   Operation 86 'read' 'img_read_5' <Predicate = (!icmp_ln586 & or_ln590_4)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%trunc_ln591_7 = trunc i24 %img_read_5" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:591]   --->   Operation 87 'trunc' 'trunc_ln591_7' <Predicate = (!icmp_ln586 & or_ln590_4)> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln591_s = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %img_read_5, i32 8, i32 15" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:591]   --->   Operation 88 'partselect' 'trunc_ln591_s' <Predicate = (!icmp_ln586 & or_ln590_4)> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (1.58ns)   --->   "%br_ln591 = br void %for.inc244.5" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:591]   --->   Operation 89 'br' 'br_ln591' <Predicate = (!icmp_ln586 & or_ln590_4)> <Delay = 1.58>

State 8 <SV = 7> <Delay = 3.63>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%in_pix_UV_5 = phi i8 %trunc_ln591_s, void %if.then213.5, i8 %in_pix_UV_4, void %for.inc244.4"   --->   Operation 90 'phi' 'in_pix_UV_5' <Predicate = (!icmp_ln586)> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%in_pix_Y_5 = phi i8 %trunc_ln591_7, void %if.then213.5, i8 %in_pix_Y_4, void %for.inc244.4"   --->   Operation 91 'phi' 'in_pix_Y_5' <Predicate = (!icmp_ln586)> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (1.58ns)   --->   "%br_ln590 = br i1 %or_ln590_5, void %for.inc244.6, void %if.then213.6" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:590]   --->   Operation 92 'br' 'br_ln590' <Predicate = (!icmp_ln586)> <Delay = 1.58>
ST_8 : Operation 93 [1/1] (3.63ns)   --->   "%img_read_6 = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %img" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:591]   --->   Operation 93 'read' 'img_read_6' <Predicate = (!icmp_ln586 & or_ln590_5)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln591_9 = trunc i24 %img_read_6" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:591]   --->   Operation 94 'trunc' 'trunc_ln591_9' <Predicate = (!icmp_ln586 & or_ln590_5)> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%trunc_ln591_10 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %img_read_6, i32 8, i32 15" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:591]   --->   Operation 95 'partselect' 'trunc_ln591_10' <Predicate = (!icmp_ln586 & or_ln590_5)> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (1.58ns)   --->   "%br_ln591 = br void %for.inc244.6" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:591]   --->   Operation 96 'br' 'br_ln591' <Predicate = (!icmp_ln586 & or_ln590_5)> <Delay = 1.58>

State 9 <SV = 8> <Delay = 3.63>
ST_9 : Operation 97 [1/1] (0.00ns)   --->   "%in_pix_UV_6 = phi i8 %trunc_ln591_10, void %if.then213.6, i8 %in_pix_UV_5, void %for.inc244.5"   --->   Operation 97 'phi' 'in_pix_UV_6' <Predicate = (!icmp_ln586)> <Delay = 0.00>
ST_9 : Operation 98 [1/1] (0.00ns)   --->   "%in_pix_Y_6 = phi i8 %trunc_ln591_9, void %if.then213.6, i8 %in_pix_Y_5, void %for.inc244.5"   --->   Operation 98 'phi' 'in_pix_Y_6' <Predicate = (!icmp_ln586)> <Delay = 0.00>
ST_9 : Operation 99 [1/1] (1.58ns)   --->   "%br_ln590 = br i1 %or_ln590_6, void %for.inc244.7, void %if.then213.7" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:590]   --->   Operation 99 'br' 'br_ln590' <Predicate = (!icmp_ln586)> <Delay = 1.58>
ST_9 : Operation 100 [1/1] (3.63ns)   --->   "%img_read_7 = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %img" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:591]   --->   Operation 100 'read' 'img_read_7' <Predicate = (!icmp_ln586 & or_ln590_6)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_9 : Operation 101 [1/1] (0.00ns)   --->   "%trunc_ln591_11 = trunc i24 %img_read_7" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:591]   --->   Operation 101 'trunc' 'trunc_ln591_11' <Predicate = (!icmp_ln586 & or_ln590_6)> <Delay = 0.00>
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln591_12 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %img_read_7, i32 8, i32 15" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:591]   --->   Operation 102 'partselect' 'trunc_ln591_12' <Predicate = (!icmp_ln586 & or_ln590_6)> <Delay = 0.00>
ST_9 : Operation 103 [1/1] (1.58ns)   --->   "%br_ln591 = br void %for.inc244.7" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:591]   --->   Operation 103 'br' 'br_ln591' <Predicate = (!icmp_ln586 & or_ln590_6)> <Delay = 1.58>

State 10 <SV = 9> <Delay = 3.65>
ST_10 : Operation 104 [1/1] (0.00ns)   --->   "%in_pix_UV_7 = phi i8 %trunc_ln591_12, void %if.then213.7, i8 %in_pix_UV_6, void %for.inc244.6"   --->   Operation 104 'phi' 'in_pix_UV_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 105 [1/1] (0.00ns)   --->   "%in_pix_Y_7 = phi i8 %trunc_ln591_11, void %if.then213.7, i8 %in_pix_Y_6, void %for.inc244.6"   --->   Operation 105 'phi' 'in_pix_Y_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 106 [1/1] (0.00ns)   --->   "%out_pix_Y = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i8.i8.i8.i8.i8.i8.i8.i8, i8 %in_pix_Y_7, i8 %in_pix_Y_6, i8 %in_pix_Y_5, i8 %in_pix_Y_4, i8 %in_pix_Y_3, i8 %in_pix_Y_2, i8 %in_pix_Y_1, i8 %in_pix_Y" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:599]   --->   Operation 106 'bitconcatenate' 'out_pix_Y' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 107 [1/1] (0.00ns)   --->   "%out_pix_UV = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i8.i8.i8.i8.i8.i8.i8.i8, i8 %in_pix_UV_7, i8 %in_pix_UV_6, i8 %in_pix_UV_5, i8 %in_pix_UV_4, i8 %in_pix_UV_3, i8 %in_pix_UV_2, i8 %in_pix_UV_1, i8 %in_pix_UV" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:601]   --->   Operation 107 'bitconcatenate' 'out_pix_UV' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 108 [1/1] (3.65ns)   --->   "%write_ln603 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %bytePlanes_plane0, i64 %out_pix_Y" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:603]   --->   Operation 108 'write' 'write_ln603' <Predicate = true> <Delay = 3.65> <CoreInst = "FIFO_BRAM">   --->   Core 79 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 3.71> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 960> <FIFO>
ST_10 : Operation 109 [1/1] (3.65ns)   --->   "%write_ln606 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %bytePlanes_plane1, i64 %out_pix_UV" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:606]   --->   Operation 109 'write' 'write_ln606' <Predicate = (!and_ln605)> <Delay = 3.65> <CoreInst = "FIFO_BRAM">   --->   Core 79 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 3.71> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 960> <FIFO>
ST_10 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln606 = br void %for.inc280" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:606]   --->   Operation 110 'br' 'br_ln606' <Predicate = (!and_ln605)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ trunc_ln571_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bytePlanes_plane1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ bytePlanes_plane0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ VideoFormat_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ trunc_ln]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ icmp_ln576]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp212_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp212_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp212_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp212_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp212_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sub209_cast62]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ img]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ cmp212_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x                     (alloca           ) [ 01000000000]
cmp212_1_read         (read             ) [ 00100000000]
sub209_cast62_read    (read             ) [ 00000000000]
cmp212_2_read         (read             ) [ 00110000000]
cmp212_3_read         (read             ) [ 00111000000]
cmp212_4_read         (read             ) [ 00111100000]
cmp212_5_read         (read             ) [ 00111100000]
cmp212_6_read         (read             ) [ 00111100000]
icmp_ln576_read       (read             ) [ 00111100000]
trunc_ln_read         (read             ) [ 00000000000]
VideoFormat_load_read (read             ) [ 00000000000]
trunc_ln571_1_read    (read             ) [ 00000000000]
sub209_cast62_cast    (sext             ) [ 00000000000]
specmemcore_ln0       (specmemcore      ) [ 00000000000]
specmemcore_ln0       (specmemcore      ) [ 00000000000]
specinterface_ln0     (specinterface    ) [ 00000000000]
specinterface_ln0     (specinterface    ) [ 00000000000]
specinterface_ln0     (specinterface    ) [ 00000000000]
store_ln0             (store            ) [ 00000000000]
br_ln0                (br               ) [ 00000000000]
x_1                   (load             ) [ 00000000000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000]
icmp_ln586            (icmp             ) [ 01111111111]
x_2                   (add              ) [ 00000000000]
br_ln586              (br               ) [ 00000000000]
zext_ln586            (zext             ) [ 00000000000]
cmp210                (icmp             ) [ 00111100000]
icmp_ln605            (icmp             ) [ 00000000000]
and_ln605             (and              ) [ 01111111111]
br_ln605              (br               ) [ 00000000000]
store_ln586           (store            ) [ 00000000000]
br_ln586              (br               ) [ 00000000000]
specpipeline_ln587    (specpipeline     ) [ 00000000000]
specloopname_ln586    (specloopname     ) [ 00000000000]
img_read              (read             ) [ 00000000000]
in_pix_Y              (trunc            ) [ 01111111111]
in_pix_UV             (partselect       ) [ 01111111111]
or_ln590              (or               ) [ 01111111111]
br_ln590              (br               ) [ 00111000000]
img_read_1            (read             ) [ 00000000000]
trunc_ln591           (trunc            ) [ 00111000000]
trunc_ln591_2         (partselect       ) [ 00111000000]
br_ln591              (br               ) [ 00111000000]
or_ln590_1            (or               ) [ 01101111111]
in_pix_UV_1           (phi              ) [ 01101111111]
in_pix_Y_1            (phi              ) [ 01101111111]
br_ln590              (br               ) [ 00001100000]
img_read_2            (read             ) [ 00000000000]
trunc_ln591_1         (trunc            ) [ 00001100000]
trunc_ln591_4         (partselect       ) [ 00001100000]
br_ln591              (br               ) [ 00001100000]
or_ln590_2            (or               ) [ 01100111111]
in_pix_UV_2           (phi              ) [ 01100111111]
in_pix_Y_2            (phi              ) [ 01100111111]
br_ln590              (br               ) [ 00000110000]
img_read_3            (read             ) [ 00000000000]
trunc_ln591_3         (trunc            ) [ 00000110000]
trunc_ln591_6         (partselect       ) [ 00000110000]
br_ln591              (br               ) [ 00000110000]
or_ln590_3            (or               ) [ 01100011111]
or_ln590_4            (or               ) [ 01100011111]
or_ln590_5            (or               ) [ 01100011111]
or_ln590_6            (or               ) [ 01100011111]
in_pix_UV_3           (phi              ) [ 01100011111]
in_pix_Y_3            (phi              ) [ 01100011111]
br_ln590              (br               ) [ 00000011000]
img_read_4            (read             ) [ 00000000000]
trunc_ln591_5         (trunc            ) [ 00000011000]
trunc_ln591_8         (partselect       ) [ 00000011000]
br_ln591              (br               ) [ 00000011000]
in_pix_UV_4           (phi              ) [ 01100001111]
in_pix_Y_4            (phi              ) [ 01100001111]
br_ln590              (br               ) [ 00000001100]
img_read_5            (read             ) [ 00000000000]
trunc_ln591_7         (trunc            ) [ 00000001100]
trunc_ln591_s         (partselect       ) [ 00000001100]
br_ln591              (br               ) [ 00000001100]
in_pix_UV_5           (phi              ) [ 01100000111]
in_pix_Y_5            (phi              ) [ 01100000111]
br_ln590              (br               ) [ 01000000110]
img_read_6            (read             ) [ 00000000000]
trunc_ln591_9         (trunc            ) [ 01000000110]
trunc_ln591_10        (partselect       ) [ 01000000110]
br_ln591              (br               ) [ 01000000110]
in_pix_UV_6           (phi              ) [ 01100000011]
in_pix_Y_6            (phi              ) [ 01100000011]
br_ln590              (br               ) [ 01100000011]
img_read_7            (read             ) [ 00000000000]
trunc_ln591_11        (trunc            ) [ 01100000011]
trunc_ln591_12        (partselect       ) [ 01100000011]
br_ln591              (br               ) [ 01100000011]
in_pix_UV_7           (phi              ) [ 00100000001]
in_pix_Y_7            (phi              ) [ 00100000001]
out_pix_Y             (bitconcatenate   ) [ 00000000000]
out_pix_UV            (bitconcatenate   ) [ 00000000000]
write_ln603           (write            ) [ 00000000000]
write_ln606           (write            ) [ 00000000000]
br_ln606              (br               ) [ 00000000000]
ret_ln0               (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="trunc_ln571_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln571_1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="bytePlanes_plane1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bytePlanes_plane1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="bytePlanes_plane0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bytePlanes_plane0"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="VideoFormat_load">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="VideoFormat_load"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="trunc_ln">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="icmp_ln576">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="icmp_ln576"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="cmp212_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp212_6"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="cmp212_5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp212_5"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="cmp212_4">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp212_4"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="cmp212_3">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp212_3"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="cmp212_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp212_2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="sub209_cast62">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub209_cast62"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="img">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="cmp212_1">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp212_1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i13"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i24P0A"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i8.i8.i8.i8.i8.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="x_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="cmp212_1_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp212_1_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="sub209_cast62_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="13" slack="0"/>
<pin id="98" dir="0" index="1" bw="13" slack="0"/>
<pin id="99" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub209_cast62_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="cmp212_2_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp212_2_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="cmp212_3_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp212_3_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="cmp212_4_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp212_4_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="cmp212_5_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp212_5_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="cmp212_6_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp212_6_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="icmp_ln576_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="icmp_ln576_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="trunc_ln_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="VideoFormat_load_read_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="6" slack="0"/>
<pin id="146" dir="0" index="1" bw="6" slack="0"/>
<pin id="147" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="VideoFormat_load_read/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="trunc_ln571_1_read_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="13" slack="0"/>
<pin id="152" dir="0" index="1" bw="13" slack="0"/>
<pin id="153" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln571_1_read/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="24" slack="0"/>
<pin id="158" dir="0" index="1" bw="24" slack="0"/>
<pin id="159" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_read/2 img_read_1/3 img_read_2/4 img_read_3/5 img_read_4/6 img_read_5/7 img_read_6/8 img_read_7/9 "/>
</bind>
</comp>

<comp id="162" class="1004" name="write_ln603_write_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="0" slack="0"/>
<pin id="164" dir="0" index="1" bw="64" slack="0"/>
<pin id="165" dir="0" index="2" bw="64" slack="0"/>
<pin id="166" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln603/10 "/>
</bind>
</comp>

<comp id="169" class="1004" name="write_ln606_write_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="0" slack="0"/>
<pin id="171" dir="0" index="1" bw="64" slack="0"/>
<pin id="172" dir="0" index="2" bw="64" slack="0"/>
<pin id="173" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln606/10 "/>
</bind>
</comp>

<comp id="176" class="1005" name="in_pix_UV_1_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="8" slack="1"/>
<pin id="178" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="in_pix_UV_1 (phireg) "/>
</bind>
</comp>

<comp id="179" class="1004" name="in_pix_UV_1_phi_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="8" slack="1"/>
<pin id="181" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="182" dir="0" index="2" bw="8" slack="2"/>
<pin id="183" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="184" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in_pix_UV_1/4 "/>
</bind>
</comp>

<comp id="186" class="1005" name="in_pix_Y_1_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="8" slack="1"/>
<pin id="188" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="in_pix_Y_1 (phireg) "/>
</bind>
</comp>

<comp id="189" class="1004" name="in_pix_Y_1_phi_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="8" slack="1"/>
<pin id="191" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="192" dir="0" index="2" bw="8" slack="2"/>
<pin id="193" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="194" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in_pix_Y_1/4 "/>
</bind>
</comp>

<comp id="196" class="1005" name="in_pix_UV_2_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="8" slack="1"/>
<pin id="198" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="in_pix_UV_2 (phireg) "/>
</bind>
</comp>

<comp id="199" class="1004" name="in_pix_UV_2_phi_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="8" slack="1"/>
<pin id="201" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="202" dir="0" index="2" bw="8" slack="1"/>
<pin id="203" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in_pix_UV_2/5 "/>
</bind>
</comp>

<comp id="207" class="1005" name="in_pix_Y_2_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="8" slack="1"/>
<pin id="209" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="in_pix_Y_2 (phireg) "/>
</bind>
</comp>

<comp id="210" class="1004" name="in_pix_Y_2_phi_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="8" slack="1"/>
<pin id="212" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="213" dir="0" index="2" bw="8" slack="1"/>
<pin id="214" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="215" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in_pix_Y_2/5 "/>
</bind>
</comp>

<comp id="218" class="1005" name="in_pix_UV_3_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="8" slack="1"/>
<pin id="220" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="in_pix_UV_3 (phireg) "/>
</bind>
</comp>

<comp id="221" class="1004" name="in_pix_UV_3_phi_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="8" slack="1"/>
<pin id="223" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="224" dir="0" index="2" bw="8" slack="1"/>
<pin id="225" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="226" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in_pix_UV_3/6 "/>
</bind>
</comp>

<comp id="229" class="1005" name="in_pix_Y_3_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="8" slack="1"/>
<pin id="231" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="in_pix_Y_3 (phireg) "/>
</bind>
</comp>

<comp id="232" class="1004" name="in_pix_Y_3_phi_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="8" slack="1"/>
<pin id="234" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="235" dir="0" index="2" bw="8" slack="1"/>
<pin id="236" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="237" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in_pix_Y_3/6 "/>
</bind>
</comp>

<comp id="240" class="1005" name="in_pix_UV_4_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="8" slack="1"/>
<pin id="242" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="in_pix_UV_4 (phireg) "/>
</bind>
</comp>

<comp id="243" class="1004" name="in_pix_UV_4_phi_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="8" slack="1"/>
<pin id="245" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="246" dir="0" index="2" bw="8" slack="1"/>
<pin id="247" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="248" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in_pix_UV_4/7 "/>
</bind>
</comp>

<comp id="251" class="1005" name="in_pix_Y_4_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="8" slack="1"/>
<pin id="253" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="in_pix_Y_4 (phireg) "/>
</bind>
</comp>

<comp id="254" class="1004" name="in_pix_Y_4_phi_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="8" slack="1"/>
<pin id="256" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="257" dir="0" index="2" bw="8" slack="1"/>
<pin id="258" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="259" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in_pix_Y_4/7 "/>
</bind>
</comp>

<comp id="262" class="1005" name="in_pix_UV_5_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="8" slack="1"/>
<pin id="264" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="in_pix_UV_5 (phireg) "/>
</bind>
</comp>

<comp id="265" class="1004" name="in_pix_UV_5_phi_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="8" slack="1"/>
<pin id="267" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="268" dir="0" index="2" bw="8" slack="1"/>
<pin id="269" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="270" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in_pix_UV_5/8 "/>
</bind>
</comp>

<comp id="273" class="1005" name="in_pix_Y_5_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="8" slack="1"/>
<pin id="275" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="in_pix_Y_5 (phireg) "/>
</bind>
</comp>

<comp id="276" class="1004" name="in_pix_Y_5_phi_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="8" slack="1"/>
<pin id="278" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="279" dir="0" index="2" bw="8" slack="1"/>
<pin id="280" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="281" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in_pix_Y_5/8 "/>
</bind>
</comp>

<comp id="284" class="1005" name="in_pix_UV_6_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="8" slack="1"/>
<pin id="286" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="in_pix_UV_6 (phireg) "/>
</bind>
</comp>

<comp id="287" class="1004" name="in_pix_UV_6_phi_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="8" slack="1"/>
<pin id="289" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="290" dir="0" index="2" bw="8" slack="1"/>
<pin id="291" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="292" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in_pix_UV_6/9 "/>
</bind>
</comp>

<comp id="295" class="1005" name="in_pix_Y_6_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="8" slack="1"/>
<pin id="297" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="in_pix_Y_6 (phireg) "/>
</bind>
</comp>

<comp id="298" class="1004" name="in_pix_Y_6_phi_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="8" slack="1"/>
<pin id="300" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="301" dir="0" index="2" bw="8" slack="1"/>
<pin id="302" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="303" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in_pix_Y_6/9 "/>
</bind>
</comp>

<comp id="306" class="1005" name="in_pix_UV_7_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="308" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="in_pix_UV_7 (phireg) "/>
</bind>
</comp>

<comp id="309" class="1004" name="in_pix_UV_7_phi_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="8" slack="1"/>
<pin id="311" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="312" dir="0" index="2" bw="8" slack="1"/>
<pin id="313" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="314" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in_pix_UV_7/10 "/>
</bind>
</comp>

<comp id="316" class="1005" name="in_pix_Y_7_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="318" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="in_pix_Y_7 (phireg) "/>
</bind>
</comp>

<comp id="319" class="1004" name="in_pix_Y_7_phi_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="8" slack="1"/>
<pin id="321" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="322" dir="0" index="2" bw="8" slack="1"/>
<pin id="323" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="324" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in_pix_Y_7/10 "/>
</bind>
</comp>

<comp id="326" class="1004" name="grp_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="8" slack="0"/>
<pin id="328" dir="0" index="1" bw="24" slack="0"/>
<pin id="329" dir="0" index="2" bw="5" slack="0"/>
<pin id="330" dir="0" index="3" bw="5" slack="0"/>
<pin id="331" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="in_pix_UV/2 trunc_ln591_2/3 trunc_ln591_4/4 trunc_ln591_6/5 trunc_ln591_8/6 trunc_ln591_s/7 trunc_ln591_10/8 trunc_ln591_12/9 "/>
</bind>
</comp>

<comp id="336" class="1005" name="reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="8" slack="1"/>
<pin id="338" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln591_2 trunc_ln591_6 trunc_ln591_s "/>
</bind>
</comp>

<comp id="343" class="1005" name="reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="8" slack="1"/>
<pin id="345" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln591_4 trunc_ln591_8 trunc_ln591_10 "/>
</bind>
</comp>

<comp id="350" class="1004" name="sub209_cast62_cast_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="13" slack="0"/>
<pin id="352" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sub209_cast62_cast/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="store_ln0_store_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="0"/>
<pin id="356" dir="0" index="1" bw="13" slack="0"/>
<pin id="357" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="359" class="1004" name="x_1_load_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="13" slack="0"/>
<pin id="361" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_1/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="icmp_ln586_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="13" slack="0"/>
<pin id="364" dir="0" index="1" bw="13" slack="0"/>
<pin id="365" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln586/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="x_2_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="13" slack="0"/>
<pin id="370" dir="0" index="1" bw="1" slack="0"/>
<pin id="371" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_2/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="zext_ln586_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="13" slack="0"/>
<pin id="376" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln586/1 "/>
</bind>
</comp>

<comp id="378" class="1004" name="cmp210_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="13" slack="0"/>
<pin id="380" dir="0" index="1" bw="13" slack="0"/>
<pin id="381" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp210/1 "/>
</bind>
</comp>

<comp id="384" class="1004" name="icmp_ln605_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="6" slack="0"/>
<pin id="386" dir="0" index="1" bw="6" slack="0"/>
<pin id="387" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln605/1 "/>
</bind>
</comp>

<comp id="390" class="1004" name="and_ln605_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="1" slack="0"/>
<pin id="392" dir="0" index="1" bw="1" slack="0"/>
<pin id="393" dir="1" index="2" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln605/1 "/>
</bind>
</comp>

<comp id="396" class="1004" name="store_ln586_store_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="13" slack="0"/>
<pin id="398" dir="0" index="1" bw="13" slack="0"/>
<pin id="399" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln586/1 "/>
</bind>
</comp>

<comp id="401" class="1004" name="in_pix_Y_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="24" slack="0"/>
<pin id="403" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="in_pix_Y/2 "/>
</bind>
</comp>

<comp id="405" class="1004" name="or_ln590_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="1" slack="1"/>
<pin id="407" dir="0" index="1" bw="1" slack="1"/>
<pin id="408" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln590/2 "/>
</bind>
</comp>

<comp id="409" class="1004" name="trunc_ln591_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="24" slack="0"/>
<pin id="411" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln591/3 "/>
</bind>
</comp>

<comp id="413" class="1004" name="or_ln590_1_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="1" slack="2"/>
<pin id="415" dir="0" index="1" bw="1" slack="2"/>
<pin id="416" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln590_1/3 "/>
</bind>
</comp>

<comp id="417" class="1004" name="trunc_ln591_1_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="24" slack="0"/>
<pin id="419" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln591_1/4 "/>
</bind>
</comp>

<comp id="421" class="1004" name="or_ln590_2_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="1" slack="3"/>
<pin id="423" dir="0" index="1" bw="1" slack="3"/>
<pin id="424" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln590_2/4 "/>
</bind>
</comp>

<comp id="425" class="1004" name="trunc_ln591_3_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="24" slack="0"/>
<pin id="427" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln591_3/5 "/>
</bind>
</comp>

<comp id="429" class="1004" name="or_ln590_3_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="1" slack="4"/>
<pin id="431" dir="0" index="1" bw="1" slack="4"/>
<pin id="432" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln590_3/5 "/>
</bind>
</comp>

<comp id="433" class="1004" name="or_ln590_4_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="1" slack="4"/>
<pin id="435" dir="0" index="1" bw="1" slack="4"/>
<pin id="436" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln590_4/5 "/>
</bind>
</comp>

<comp id="437" class="1004" name="or_ln590_5_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="1" slack="4"/>
<pin id="439" dir="0" index="1" bw="1" slack="4"/>
<pin id="440" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln590_5/5 "/>
</bind>
</comp>

<comp id="441" class="1004" name="or_ln590_6_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="1" slack="4"/>
<pin id="443" dir="0" index="1" bw="1" slack="4"/>
<pin id="444" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln590_6/5 "/>
</bind>
</comp>

<comp id="445" class="1004" name="trunc_ln591_5_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="24" slack="0"/>
<pin id="447" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln591_5/6 "/>
</bind>
</comp>

<comp id="449" class="1004" name="trunc_ln591_7_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="24" slack="0"/>
<pin id="451" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln591_7/7 "/>
</bind>
</comp>

<comp id="453" class="1004" name="trunc_ln591_9_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="24" slack="0"/>
<pin id="455" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln591_9/8 "/>
</bind>
</comp>

<comp id="457" class="1004" name="trunc_ln591_11_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="24" slack="0"/>
<pin id="459" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln591_11/9 "/>
</bind>
</comp>

<comp id="461" class="1004" name="out_pix_Y_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="64" slack="0"/>
<pin id="463" dir="0" index="1" bw="8" slack="0"/>
<pin id="464" dir="0" index="2" bw="8" slack="1"/>
<pin id="465" dir="0" index="3" bw="8" slack="2"/>
<pin id="466" dir="0" index="4" bw="8" slack="3"/>
<pin id="467" dir="0" index="5" bw="8" slack="4"/>
<pin id="468" dir="0" index="6" bw="8" slack="5"/>
<pin id="469" dir="0" index="7" bw="8" slack="6"/>
<pin id="470" dir="0" index="8" bw="8" slack="8"/>
<pin id="471" dir="1" index="9" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="out_pix_Y/10 "/>
</bind>
</comp>

<comp id="481" class="1004" name="out_pix_UV_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="64" slack="0"/>
<pin id="483" dir="0" index="1" bw="8" slack="0"/>
<pin id="484" dir="0" index="2" bw="8" slack="1"/>
<pin id="485" dir="0" index="3" bw="8" slack="2"/>
<pin id="486" dir="0" index="4" bw="8" slack="3"/>
<pin id="487" dir="0" index="5" bw="8" slack="4"/>
<pin id="488" dir="0" index="6" bw="8" slack="5"/>
<pin id="489" dir="0" index="7" bw="8" slack="6"/>
<pin id="490" dir="0" index="8" bw="8" slack="8"/>
<pin id="491" dir="1" index="9" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="out_pix_UV/10 "/>
</bind>
</comp>

<comp id="501" class="1005" name="x_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="13" slack="0"/>
<pin id="503" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="508" class="1005" name="cmp212_1_read_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="1" slack="1"/>
<pin id="510" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cmp212_1_read "/>
</bind>
</comp>

<comp id="513" class="1005" name="cmp212_2_read_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="1" slack="2"/>
<pin id="515" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="cmp212_2_read "/>
</bind>
</comp>

<comp id="518" class="1005" name="cmp212_3_read_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="1" slack="3"/>
<pin id="520" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="cmp212_3_read "/>
</bind>
</comp>

<comp id="523" class="1005" name="cmp212_4_read_reg_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="1" slack="4"/>
<pin id="525" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="cmp212_4_read "/>
</bind>
</comp>

<comp id="528" class="1005" name="cmp212_5_read_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="1" slack="4"/>
<pin id="530" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="cmp212_5_read "/>
</bind>
</comp>

<comp id="533" class="1005" name="cmp212_6_read_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="1" slack="4"/>
<pin id="535" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="cmp212_6_read "/>
</bind>
</comp>

<comp id="538" class="1005" name="icmp_ln576_read_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="1" slack="4"/>
<pin id="540" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="icmp_ln576_read "/>
</bind>
</comp>

<comp id="543" class="1005" name="icmp_ln586_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="1" slack="1"/>
<pin id="545" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln586 "/>
</bind>
</comp>

<comp id="547" class="1005" name="cmp210_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="1" slack="1"/>
<pin id="549" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cmp210 "/>
</bind>
</comp>

<comp id="558" class="1005" name="and_ln605_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="1" slack="9"/>
<pin id="560" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln605 "/>
</bind>
</comp>

<comp id="562" class="1005" name="in_pix_Y_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="8" slack="2"/>
<pin id="564" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="in_pix_Y "/>
</bind>
</comp>

<comp id="568" class="1005" name="in_pix_UV_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="8" slack="2"/>
<pin id="570" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="in_pix_UV "/>
</bind>
</comp>

<comp id="574" class="1005" name="or_ln590_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="1" slack="1"/>
<pin id="576" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln590 "/>
</bind>
</comp>

<comp id="578" class="1005" name="trunc_ln591_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="8" slack="1"/>
<pin id="580" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln591 "/>
</bind>
</comp>

<comp id="583" class="1005" name="or_ln590_1_reg_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="1" slack="1"/>
<pin id="585" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln590_1 "/>
</bind>
</comp>

<comp id="587" class="1005" name="trunc_ln591_1_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="8" slack="1"/>
<pin id="589" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln591_1 "/>
</bind>
</comp>

<comp id="592" class="1005" name="or_ln590_2_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="1" slack="1"/>
<pin id="594" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln590_2 "/>
</bind>
</comp>

<comp id="596" class="1005" name="trunc_ln591_3_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="8" slack="1"/>
<pin id="598" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln591_3 "/>
</bind>
</comp>

<comp id="601" class="1005" name="or_ln590_3_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="1" slack="1"/>
<pin id="603" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln590_3 "/>
</bind>
</comp>

<comp id="605" class="1005" name="or_ln590_4_reg_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="1" slack="2"/>
<pin id="607" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln590_4 "/>
</bind>
</comp>

<comp id="609" class="1005" name="or_ln590_5_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="1" slack="3"/>
<pin id="611" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln590_5 "/>
</bind>
</comp>

<comp id="613" class="1005" name="or_ln590_6_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="1" slack="4"/>
<pin id="615" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln590_6 "/>
</bind>
</comp>

<comp id="617" class="1005" name="trunc_ln591_5_reg_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="8" slack="1"/>
<pin id="619" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln591_5 "/>
</bind>
</comp>

<comp id="622" class="1005" name="trunc_ln591_7_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="8" slack="1"/>
<pin id="624" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln591_7 "/>
</bind>
</comp>

<comp id="627" class="1005" name="trunc_ln591_9_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="8" slack="1"/>
<pin id="629" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln591_9 "/>
</bind>
</comp>

<comp id="632" class="1005" name="trunc_ln591_11_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="8" slack="1"/>
<pin id="634" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln591_11 "/>
</bind>
</comp>

<comp id="637" class="1005" name="trunc_ln591_12_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="8" slack="1"/>
<pin id="639" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln591_12 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="89"><net_src comp="28" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="94"><net_src comp="30" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="26" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="32" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="22" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="30" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="20" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="30" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="18" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="30" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="16" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="30" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="14" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="30" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="12" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="30" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="10" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="30" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="8" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="34" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="6" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="32" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="0" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="76" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="24" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="167"><net_src comp="84" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="4" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="174"><net_src comp="84" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="2" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="185"><net_src comp="179" pin="4"/><net_sink comp="176" pin=0"/></net>

<net id="195"><net_src comp="189" pin="4"/><net_sink comp="186" pin=0"/></net>

<net id="205"><net_src comp="176" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="206"><net_src comp="199" pin="4"/><net_sink comp="196" pin=0"/></net>

<net id="216"><net_src comp="186" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="217"><net_src comp="210" pin="4"/><net_sink comp="207" pin=0"/></net>

<net id="227"><net_src comp="196" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="228"><net_src comp="221" pin="4"/><net_sink comp="218" pin=0"/></net>

<net id="238"><net_src comp="207" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="239"><net_src comp="232" pin="4"/><net_sink comp="229" pin=0"/></net>

<net id="249"><net_src comp="218" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="250"><net_src comp="243" pin="4"/><net_sink comp="240" pin=0"/></net>

<net id="260"><net_src comp="229" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="261"><net_src comp="254" pin="4"/><net_sink comp="251" pin=0"/></net>

<net id="271"><net_src comp="240" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="272"><net_src comp="265" pin="4"/><net_sink comp="262" pin=0"/></net>

<net id="282"><net_src comp="251" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="283"><net_src comp="276" pin="4"/><net_sink comp="273" pin=0"/></net>

<net id="293"><net_src comp="262" pin="1"/><net_sink comp="287" pin=2"/></net>

<net id="294"><net_src comp="287" pin="4"/><net_sink comp="284" pin=0"/></net>

<net id="304"><net_src comp="273" pin="1"/><net_sink comp="298" pin=2"/></net>

<net id="305"><net_src comp="298" pin="4"/><net_sink comp="295" pin=0"/></net>

<net id="315"><net_src comp="284" pin="1"/><net_sink comp="309" pin=2"/></net>

<net id="325"><net_src comp="295" pin="1"/><net_sink comp="319" pin=2"/></net>

<net id="332"><net_src comp="78" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="333"><net_src comp="156" pin="2"/><net_sink comp="326" pin=1"/></net>

<net id="334"><net_src comp="70" pin="0"/><net_sink comp="326" pin=2"/></net>

<net id="335"><net_src comp="80" pin="0"/><net_sink comp="326" pin=3"/></net>

<net id="339"><net_src comp="326" pin="4"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="341"><net_src comp="336" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="342"><net_src comp="336" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="346"><net_src comp="326" pin="4"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="348"><net_src comp="343" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="349"><net_src comp="343" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="353"><net_src comp="96" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="358"><net_src comp="54" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="366"><net_src comp="359" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="150" pin="2"/><net_sink comp="362" pin=1"/></net>

<net id="372"><net_src comp="359" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="64" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="377"><net_src comp="359" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="382"><net_src comp="374" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="350" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="388"><net_src comp="144" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="66" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="394"><net_src comp="138" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="384" pin="2"/><net_sink comp="390" pin=1"/></net>

<net id="400"><net_src comp="368" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="404"><net_src comp="156" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="412"><net_src comp="156" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="420"><net_src comp="156" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="428"><net_src comp="156" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="448"><net_src comp="156" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="452"><net_src comp="156" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="456"><net_src comp="156" pin="2"/><net_sink comp="453" pin=0"/></net>

<net id="460"><net_src comp="156" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="472"><net_src comp="82" pin="0"/><net_sink comp="461" pin=0"/></net>

<net id="473"><net_src comp="319" pin="4"/><net_sink comp="461" pin=1"/></net>

<net id="474"><net_src comp="295" pin="1"/><net_sink comp="461" pin=2"/></net>

<net id="475"><net_src comp="273" pin="1"/><net_sink comp="461" pin=3"/></net>

<net id="476"><net_src comp="251" pin="1"/><net_sink comp="461" pin=4"/></net>

<net id="477"><net_src comp="229" pin="1"/><net_sink comp="461" pin=5"/></net>

<net id="478"><net_src comp="207" pin="1"/><net_sink comp="461" pin=6"/></net>

<net id="479"><net_src comp="186" pin="1"/><net_sink comp="461" pin=7"/></net>

<net id="480"><net_src comp="461" pin="9"/><net_sink comp="162" pin=2"/></net>

<net id="492"><net_src comp="82" pin="0"/><net_sink comp="481" pin=0"/></net>

<net id="493"><net_src comp="309" pin="4"/><net_sink comp="481" pin=1"/></net>

<net id="494"><net_src comp="284" pin="1"/><net_sink comp="481" pin=2"/></net>

<net id="495"><net_src comp="262" pin="1"/><net_sink comp="481" pin=3"/></net>

<net id="496"><net_src comp="240" pin="1"/><net_sink comp="481" pin=4"/></net>

<net id="497"><net_src comp="218" pin="1"/><net_sink comp="481" pin=5"/></net>

<net id="498"><net_src comp="196" pin="1"/><net_sink comp="481" pin=6"/></net>

<net id="499"><net_src comp="176" pin="1"/><net_sink comp="481" pin=7"/></net>

<net id="500"><net_src comp="481" pin="9"/><net_sink comp="169" pin=2"/></net>

<net id="504"><net_src comp="86" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="506"><net_src comp="501" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="507"><net_src comp="501" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="511"><net_src comp="90" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="405" pin=1"/></net>

<net id="516"><net_src comp="102" pin="2"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="413" pin=1"/></net>

<net id="521"><net_src comp="108" pin="2"/><net_sink comp="518" pin=0"/></net>

<net id="522"><net_src comp="518" pin="1"/><net_sink comp="421" pin=1"/></net>

<net id="526"><net_src comp="114" pin="2"/><net_sink comp="523" pin=0"/></net>

<net id="527"><net_src comp="523" pin="1"/><net_sink comp="429" pin=1"/></net>

<net id="531"><net_src comp="120" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="433" pin=1"/></net>

<net id="536"><net_src comp="126" pin="2"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="437" pin=1"/></net>

<net id="541"><net_src comp="132" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="441" pin=1"/></net>

<net id="546"><net_src comp="362" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="550"><net_src comp="378" pin="2"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="552"><net_src comp="547" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="553"><net_src comp="547" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="554"><net_src comp="547" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="555"><net_src comp="547" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="556"><net_src comp="547" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="557"><net_src comp="547" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="561"><net_src comp="390" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="565"><net_src comp="401" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="567"><net_src comp="562" pin="1"/><net_sink comp="461" pin=8"/></net>

<net id="571"><net_src comp="326" pin="4"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="573"><net_src comp="568" pin="1"/><net_sink comp="481" pin=8"/></net>

<net id="577"><net_src comp="405" pin="2"/><net_sink comp="574" pin=0"/></net>

<net id="581"><net_src comp="409" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="578" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="586"><net_src comp="413" pin="2"/><net_sink comp="583" pin=0"/></net>

<net id="590"><net_src comp="417" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="595"><net_src comp="421" pin="2"/><net_sink comp="592" pin=0"/></net>

<net id="599"><net_src comp="425" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="604"><net_src comp="429" pin="2"/><net_sink comp="601" pin=0"/></net>

<net id="608"><net_src comp="433" pin="2"/><net_sink comp="605" pin=0"/></net>

<net id="612"><net_src comp="437" pin="2"/><net_sink comp="609" pin=0"/></net>

<net id="616"><net_src comp="441" pin="2"/><net_sink comp="613" pin=0"/></net>

<net id="620"><net_src comp="445" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="621"><net_src comp="617" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="625"><net_src comp="449" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="626"><net_src comp="622" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="630"><net_src comp="453" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="635"><net_src comp="457" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="640"><net_src comp="326" pin="4"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="309" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: bytePlanes_plane1 | {10 }
	Port: bytePlanes_plane0 | {10 }
	Port: img | {}
 - Input state : 
	Port: MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8 : trunc_ln571_1 | {1 }
	Port: MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8 : bytePlanes_plane1 | {}
	Port: MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8 : bytePlanes_plane0 | {}
	Port: MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8 : VideoFormat_load | {1 }
	Port: MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8 : trunc_ln | {1 }
	Port: MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8 : icmp_ln576 | {1 }
	Port: MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8 : cmp212_6 | {1 }
	Port: MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8 : cmp212_5 | {1 }
	Port: MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8 : cmp212_4 | {1 }
	Port: MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8 : cmp212_3 | {1 }
	Port: MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8 : cmp212_2 | {1 }
	Port: MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8 : sub209_cast62 | {1 }
	Port: MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8 : img | {2 3 4 5 6 7 8 9 }
	Port: MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8 : cmp212_1 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		x_1 : 1
		icmp_ln586 : 2
		x_2 : 2
		br_ln586 : 3
		zext_ln586 : 2
		cmp210 : 3
		and_ln605 : 1
		br_ln605 : 1
		store_ln586 : 3
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		out_pix_Y : 1
		out_pix_UV : 1
		write_ln603 : 2
		write_ln606 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|
| Operation|          Functional Unit          |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|
|          |         icmp_ln586_fu_362         |    0    |    14   |
|   icmp   |           cmp210_fu_378           |    0    |    14   |
|          |         icmp_ln605_fu_384         |    0    |    14   |
|----------|-----------------------------------|---------|---------|
|    add   |             x_2_fu_368            |    0    |    14   |
|----------|-----------------------------------|---------|---------|
|          |          or_ln590_fu_405          |    0    |    2    |
|          |         or_ln590_1_fu_413         |    0    |    2    |
|          |         or_ln590_2_fu_421         |    0    |    2    |
|    or    |         or_ln590_3_fu_429         |    0    |    2    |
|          |         or_ln590_4_fu_433         |    0    |    2    |
|          |         or_ln590_5_fu_437         |    0    |    2    |
|          |         or_ln590_6_fu_441         |    0    |    2    |
|----------|-----------------------------------|---------|---------|
|    and   |          and_ln605_fu_390         |    0    |    2    |
|----------|-----------------------------------|---------|---------|
|          |      cmp212_1_read_read_fu_90     |    0    |    0    |
|          |   sub209_cast62_read_read_fu_96   |    0    |    0    |
|          |     cmp212_2_read_read_fu_102     |    0    |    0    |
|          |     cmp212_3_read_read_fu_108     |    0    |    0    |
|          |     cmp212_4_read_read_fu_114     |    0    |    0    |
|   read   |     cmp212_5_read_read_fu_120     |    0    |    0    |
|          |     cmp212_6_read_read_fu_126     |    0    |    0    |
|          |    icmp_ln576_read_read_fu_132    |    0    |    0    |
|          |     trunc_ln_read_read_fu_138     |    0    |    0    |
|          | VideoFormat_load_read_read_fu_144 |    0    |    0    |
|          |   trunc_ln571_1_read_read_fu_150  |    0    |    0    |
|          |          grp_read_fu_156          |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|   write  |      write_ln603_write_fu_162     |    0    |    0    |
|          |      write_ln606_write_fu_169     |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|partselect|             grp_fu_326            |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|   sext   |     sub209_cast62_cast_fu_350     |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|   zext   |         zext_ln586_fu_374         |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|          |          in_pix_Y_fu_401          |    0    |    0    |
|          |         trunc_ln591_fu_409        |    0    |    0    |
|          |        trunc_ln591_1_fu_417       |    0    |    0    |
|   trunc  |        trunc_ln591_3_fu_425       |    0    |    0    |
|          |        trunc_ln591_5_fu_445       |    0    |    0    |
|          |        trunc_ln591_7_fu_449       |    0    |    0    |
|          |        trunc_ln591_9_fu_453       |    0    |    0    |
|          |       trunc_ln591_11_fu_457       |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|bitconcatenate|          out_pix_Y_fu_461         |    0    |    0    |
|          |         out_pix_UV_fu_481         |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|   Total  |                                   |    0    |    72   |
|----------|-----------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|   and_ln605_reg_558   |    1   |
|     cmp210_reg_547    |    1   |
| cmp212_1_read_reg_508 |    1   |
| cmp212_2_read_reg_513 |    1   |
| cmp212_3_read_reg_518 |    1   |
| cmp212_4_read_reg_523 |    1   |
| cmp212_5_read_reg_528 |    1   |
| cmp212_6_read_reg_533 |    1   |
|icmp_ln576_read_reg_538|    1   |
|   icmp_ln586_reg_543  |    1   |
|  in_pix_UV_1_reg_176  |    8   |
|  in_pix_UV_2_reg_196  |    8   |
|  in_pix_UV_3_reg_218  |    8   |
|  in_pix_UV_4_reg_240  |    8   |
|  in_pix_UV_5_reg_262  |    8   |
|  in_pix_UV_6_reg_284  |    8   |
|  in_pix_UV_7_reg_306  |    8   |
|   in_pix_UV_reg_568   |    8   |
|   in_pix_Y_1_reg_186  |    8   |
|   in_pix_Y_2_reg_207  |    8   |
|   in_pix_Y_3_reg_229  |    8   |
|   in_pix_Y_4_reg_251  |    8   |
|   in_pix_Y_5_reg_273  |    8   |
|   in_pix_Y_6_reg_295  |    8   |
|   in_pix_Y_7_reg_316  |    8   |
|    in_pix_Y_reg_562   |    8   |
|   or_ln590_1_reg_583  |    1   |
|   or_ln590_2_reg_592  |    1   |
|   or_ln590_3_reg_601  |    1   |
|   or_ln590_4_reg_605  |    1   |
|   or_ln590_5_reg_609  |    1   |
|   or_ln590_6_reg_613  |    1   |
|    or_ln590_reg_574   |    1   |
|        reg_336        |    8   |
|        reg_343        |    8   |
| trunc_ln591_11_reg_632|    8   |
| trunc_ln591_12_reg_637|    8   |
| trunc_ln591_1_reg_587 |    8   |
| trunc_ln591_3_reg_596 |    8   |
| trunc_ln591_5_reg_617 |    8   |
| trunc_ln591_7_reg_622 |    8   |
| trunc_ln591_9_reg_627 |    8   |
|  trunc_ln591_reg_578  |    8   |
|       x_reg_501       |   13   |
+-----------------------+--------+
|         Total         |   238  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   72   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   238  |    -   |
+-----------+--------+--------+
|   Total   |   238  |   72   |
+-----------+--------+--------+
