Time resolution is 1 ps
$stop called at time : 70 ns : File "C:/Users/Varada Govind/Documents/Coding/Verilog/Memories/Single Port Ram/Single Port Ram.srcs/sim_1/new/tb_Version1.v" Line 65
