/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [3:0] _01_;
  reg [2:0] _02_;
  wire [7:0] _03_;
  wire [16:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire [2:0] celloutsig_0_15z;
  wire [5:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [13:0] celloutsig_0_18z;
  wire [7:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  reg [4:0] celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire [2:0] celloutsig_0_26z;
  reg [3:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [12:0] celloutsig_0_31z;
  wire [5:0] celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire [2:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [17:0] celloutsig_0_40z;
  wire [3:0] celloutsig_0_44z;
  reg [5:0] celloutsig_0_4z;
  wire celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire celloutsig_0_63z;
  wire [4:0] celloutsig_0_64z;
  wire celloutsig_0_6z;
  wire [7:0] celloutsig_0_7z;
  reg [4:0] celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [5:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [14:0] celloutsig_1_15z;
  wire [28:0] celloutsig_1_16z;
  wire [6:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  reg [14:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [9:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [7:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_6z = ~(celloutsig_1_5z ^ celloutsig_1_2z[7]);
  assign celloutsig_1_7z = ~(celloutsig_1_4z[0] ^ celloutsig_1_4z[9]);
  assign celloutsig_1_19z = ~(celloutsig_1_16z[7] ^ celloutsig_1_14z);
  assign celloutsig_0_12z = ~(celloutsig_0_8z[2] ^ celloutsig_0_7z[5]);
  always_ff @(negedge clkin_data[96], negedge clkin_data[32])
    if (!clkin_data[32]) _01_ <= 4'h0;
    else _01_ <= { celloutsig_0_21z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_10z };
  always_ff @(posedge clkin_data[160], negedge clkin_data[64])
    if (!clkin_data[64]) _02_ <= 3'h0;
    else _02_ <= { celloutsig_1_2z[11:10], celloutsig_1_3z };
  reg [7:0] _10_;
  always_ff @(negedge clkin_data[128], posedge clkin_data[32])
    if (clkin_data[32]) _10_ <= 8'h00;
    else _10_ <= { celloutsig_0_7z[6:1], celloutsig_0_6z, celloutsig_0_2z };
  assign { _03_[7:6], _00_, _03_[4:0] } = _10_;
  assign celloutsig_0_44z = { celloutsig_0_39z[2:1], celloutsig_0_6z, celloutsig_0_1z } / { 1'h1, celloutsig_0_0z[8:6] };
  assign celloutsig_1_16z = { celloutsig_1_15z[14:4], celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_13z } / { 1'h1, celloutsig_1_2z[13:0], celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_0_3z = celloutsig_0_0z[11:6] > { celloutsig_0_0z[16:12], celloutsig_0_2z };
  assign celloutsig_0_37z = { celloutsig_0_36z, celloutsig_0_29z, celloutsig_0_33z } > { celloutsig_0_19z[3:1], celloutsig_0_21z, _01_ };
  assign celloutsig_1_10z = { celloutsig_1_2z[5:2], celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_0z } > celloutsig_1_2z[9:1];
  assign celloutsig_0_20z = celloutsig_0_0z[7:0] > { _03_[6], _00_, _03_[4:0], celloutsig_0_1z };
  assign celloutsig_0_21z = { celloutsig_0_4z[2], celloutsig_0_19z } > { celloutsig_0_15z[1:0], celloutsig_0_4z, celloutsig_0_5z };
  assign celloutsig_1_3z = in_data[121:118] < celloutsig_1_1z[3:0];
  assign celloutsig_0_10z = { in_data[71:70], celloutsig_0_2z, celloutsig_0_3z } < celloutsig_0_0z[3:0];
  assign celloutsig_0_1z = in_data[29:26] < in_data[92:89];
  assign celloutsig_0_2z = { celloutsig_0_0z[15:1], celloutsig_0_1z } < { in_data[14:0], celloutsig_0_1z };
  assign celloutsig_0_33z = celloutsig_0_15z[0] ? { celloutsig_0_23z, celloutsig_0_6z } : { celloutsig_0_20z, celloutsig_0_28z, celloutsig_0_17z };
  assign celloutsig_0_39z = celloutsig_0_15z[1] ? { _01_[2:1], celloutsig_0_29z } : celloutsig_0_23z[4:2];
  assign celloutsig_1_1z = in_data[116] ? in_data[114:109] : { in_data[125:121], celloutsig_1_0z };
  assign celloutsig_0_7z[7:1] = celloutsig_0_4z[4] ? { celloutsig_0_1z, celloutsig_0_4z[5], 1'h1, celloutsig_0_4z[3:0] } : { celloutsig_0_0z[8:4], celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_1_15z = celloutsig_1_10z ? { celloutsig_1_8z[5:1], celloutsig_1_4z } : { celloutsig_1_2z[11:3], celloutsig_1_13z };
  assign celloutsig_1_18z = celloutsig_1_7z ? { celloutsig_1_15z[11:6], celloutsig_1_9z } : { celloutsig_1_8z[5:0], celloutsig_1_0z };
  assign celloutsig_0_19z = celloutsig_0_16z[1] ? celloutsig_0_18z[12:5] : { celloutsig_0_4z[5:4], celloutsig_0_2z, celloutsig_0_8z };
  assign celloutsig_0_31z = celloutsig_0_1z ? { celloutsig_0_29z, celloutsig_0_16z, celloutsig_0_15z, celloutsig_0_26z } : { celloutsig_0_4z[2:1], celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_25z, celloutsig_0_6z, celloutsig_0_20z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_36z = { celloutsig_0_31z[2], celloutsig_0_1z, celloutsig_0_35z, celloutsig_0_17z, celloutsig_0_20z, celloutsig_0_20z, celloutsig_0_6z } != celloutsig_0_7z[7:1];
  assign celloutsig_1_0z = in_data[144:141] != in_data[104:101];
  assign celloutsig_0_6z = { celloutsig_0_0z[16:2], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_3z } != in_data[21:1];
  assign celloutsig_0_11z = { in_data[16:15], celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_10z } != { in_data[77:76], celloutsig_0_9z, celloutsig_0_5z };
  assign celloutsig_0_29z = in_data[88:84] != { celloutsig_0_19z[5:2], celloutsig_0_25z };
  assign celloutsig_0_64z = - { celloutsig_0_40z[2:0], celloutsig_0_59z, celloutsig_0_2z };
  assign celloutsig_1_4z = - { in_data[178:177], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_8z = - { celloutsig_1_2z[14:9], celloutsig_1_6z, celloutsig_1_7z };
  assign celloutsig_1_13z = - in_data[185:180];
  assign celloutsig_0_15z = - { celloutsig_0_9z[1:0], celloutsig_0_1z };
  assign celloutsig_0_16z = - celloutsig_0_0z[11:6];
  assign celloutsig_0_26z = - celloutsig_0_16z[3:1];
  assign celloutsig_0_35z = | { celloutsig_0_2z, celloutsig_0_8z };
  assign celloutsig_1_5z = | { celloutsig_1_1z[1:0], celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_1_14z = | { celloutsig_1_13z[3:0], _02_ };
  assign celloutsig_0_17z = | { celloutsig_0_7z[4:2], _03_[7:6], _00_, _03_[4:0], celloutsig_0_6z };
  assign celloutsig_0_63z = ~^ { celloutsig_0_16z, celloutsig_0_37z };
  assign celloutsig_0_14z = ~^ { celloutsig_0_4z[3:0], celloutsig_0_3z };
  assign celloutsig_0_25z = ~^ { celloutsig_0_0z[5], celloutsig_0_9z, celloutsig_0_22z, celloutsig_0_5z };
  assign celloutsig_0_0z = in_data[32:16] ^ in_data[64:48];
  assign celloutsig_0_40z = { _03_[7:6], _00_, celloutsig_0_37z, celloutsig_0_18z } ^ { celloutsig_0_0z, celloutsig_0_12z };
  assign celloutsig_0_9z = celloutsig_0_0z[3:1] ^ celloutsig_0_4z[4:2];
  assign celloutsig_0_18z = { celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_7z[7:1], celloutsig_0_6z, celloutsig_0_14z } ^ { celloutsig_0_7z[7:4], celloutsig_0_8z, celloutsig_0_17z, celloutsig_0_9z, celloutsig_0_5z };
  assign celloutsig_0_5z = ~((in_data[55] & celloutsig_0_4z[3]) | celloutsig_0_4z[2]);
  assign celloutsig_0_59z = ~((celloutsig_0_19z[3] & celloutsig_0_28z[3]) | celloutsig_0_44z[0]);
  assign celloutsig_1_9z = ~((celloutsig_1_7z & in_data[166]) | in_data[103]);
  assign celloutsig_0_22z = ~((celloutsig_0_10z & celloutsig_0_20z) | celloutsig_0_20z);
  always_latch
    if (clkin_data[32]) celloutsig_0_4z = 6'h00;
    else if (celloutsig_1_18z[0]) celloutsig_0_4z = { in_data[23:20], celloutsig_0_2z, celloutsig_0_2z };
  always_latch
    if (clkin_data[64]) celloutsig_1_2z = 15'h0000;
    else if (!clkin_data[0]) celloutsig_1_2z = { in_data[132:124], celloutsig_1_1z };
  always_latch
    if (clkin_data[32]) celloutsig_0_8z = 5'h00;
    else if (!celloutsig_1_18z[0]) celloutsig_0_8z = { celloutsig_0_7z[7:4], celloutsig_0_5z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_23z = 5'h00;
    else if (celloutsig_1_18z[0]) celloutsig_0_23z = { _03_[6], _00_, _03_[4:2] };
  always_latch
    if (!clkin_data[32]) celloutsig_0_28z = 4'h0;
    else if (!celloutsig_1_18z[0]) celloutsig_0_28z = { celloutsig_0_19z[4:2], celloutsig_0_6z };
  assign _03_[5] = _00_;
  assign celloutsig_0_7z[0] = celloutsig_0_6z;
  assign { out_data[134:128], out_data[96], out_data[32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_63z, celloutsig_0_64z };
endmodule
