# Reading C:/questasim64_10.7c/tcl/vsim/pref.tcl
# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
cd {C:\Users\Dell\Desktop\Term3\Presilicon\project\Checkpoint1}
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 21:52:13 on Apr 24,2024
# vlog -reportprogress 300 async_fifo.sv "+acc" 
# -- Compiling module async_fifo1
# 
# Top level modules:
# 	async_fifo1
# End time: 21:52:13 on Apr 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 21:52:13 on Apr 24,2024
# vlog -reportprogress 300 fifo_mem.sv "+acc" 
# -- Compiling module fifo_mem
# 
# Top level modules:
# 	fifo_mem
# End time: 21:52:13 on Apr 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 21:52:13 on Apr 24,2024
# vlog -reportprogress 300 rdptr_empty.sv "+acc" 
# -- Compiling module rdptr_empty
# 
# Top level modules:
# 	rdptr_empty
# End time: 21:52:13 on Apr 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 21:52:13 on Apr 24,2024
# vlog -reportprogress 300 sync_r2w.sv "+acc" 
# -- Compiling module sync_r2w
# 
# Top level modules:
# 	sync_r2w
# End time: 21:52:13 on Apr 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 21:52:14 on Apr 24,2024
# vlog -reportprogress 300 sync_w2r.sv "+acc" 
# -- Compiling module sync_w2r
# 
# Top level modules:
# 	sync_w2r
# End time: 21:52:14 on Apr 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 21:52:14 on Apr 24,2024
# vlog -reportprogress 300 wptr_full.sv "+acc" 
# -- Compiling module wptr_full
# 
# Top level modules:
# 	wptr_full
# End time: 21:52:14 on Apr 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 21:52:14 on Apr 24,2024
# vlog -reportprogress 300 -lint tb.sv "+acc" 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 21:52:14 on Apr 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.top 
# Start time: 21:52:14 on Apr 24,2024
# ** Note: (vsim-3812) Design is being optimized...
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.async_fifo1(fast)
# Loading work.sync_r2w(fast)
# Loading work.sync_w2r(fast)
# Loading work.fifo_mem(fast)
# Loading work.rdptr_empty(fast)
# Loading work.wptr_full(fast)
# Time = 460: Comparison Data PASSED: wr_data = 72 && rd_data = 72
# Time = 540: Comparison Data PASSED: wr_data = b2 && rd_data = b2
# Time = 620: Comparison Data PASSED: wr_data = 10 && rd_data = 10
# Time = 700: Comparison Data PASSED: wr_data = 30 && rd_data = 30
# Time = 780: Comparison Data PASSED: wr_data = b5 && rd_data = b5
# Time = 860: Comparison Data PASSED: wr_data = b6 && rd_data = b6
# Time = 940: Comparison Data PASSED: wr_data = 14 && rd_data = 14
# Time = 1020: Comparison Data PASSED: wr_data = df && rd_data = df
# Time = 1100: Comparison Data PASSED: wr_data = bb && rd_data = bb
# Time = 1180: Comparison Data PASSED: wr_data = eb && rd_data = eb
# Time = 1260: Comparison Data PASSED: wr_data = 41 && rd_data = 41
# Time = 1340: Comparison Data PASSED: wr_data = 40 && rd_data = 40
# Time = 1420: Comparison Data PASSED: wr_data = 8a && rd_data = 8a
# Time = 1500: Comparison Data PASSED: wr_data = 03 && rd_data = 03
# Time = 1580: Comparison Data PASSED: wr_data = fc && rd_data = fc
# Time = 1660: Comparison Data PASSED: wr_data = 5d && rd_data = 5d
# Time = 1780: Comparison Data PASSED: wr_data = 1d && rd_data = 1d
# Time = 1860: Comparison Data PASSED: wr_data = 6a && rd_data = 6a
# Time = 1940: Comparison Data PASSED: wr_data = 16 && rd_data = 16
# Time = 2020: Comparison Data PASSED: wr_data = 3f && rd_data = 3f
# Time = 2100: Comparison Data PASSED: wr_data = 23 && rd_data = 23
# Time = 2180: Comparison Data PASSED: wr_data = a8 && rd_data = a8
# Time = 2260: Comparison Data PASSED: wr_data = 90 && rd_data = 90
# Time = 2340: Comparison Data PASSED: wr_data = 25 && rd_data = 25
# Time = 2420: Comparison Data PASSED: wr_data = 82 && rd_data = 82
# Time = 2500: Comparison Data PASSED: wr_data = 5b && rd_data = 5b
# Time = 2580: Comparison Data PASSED: wr_data = f2 && rd_data = f2
# Time = 2660: Comparison Data PASSED: wr_data = 31 && rd_data = 31
# Time = 2740: Comparison Data PASSED: wr_data = cd && rd_data = cd
# Time = 2820: Comparison Data PASSED: wr_data = 64 && rd_data = 64
# Time = 2900: Comparison Data PASSED: wr_data = 2b && rd_data = 2b
# Time = 2980: Comparison Data PASSED: wr_data = ea && rd_data = ea
# ** Note: $finish    : tb.sv(68)
#    Time: 3070 ns  Iteration: 0  Instance: /top
# 1
# Break in Module top at tb.sv line 68
quit -sim
# End time: 21:53:03 on Apr 24,2024, Elapsed time: 0:00:49
# Errors: 0, Warnings: 0
# Printing not supported.
# 
# Error: couldn't open "C:/Users/Dell/Desktop/Term3/Presilicon/Assignments/Assignment2/For submission/Transcript and Coverage  file": no such file or directory
# 
# Printing not supported.
