<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Fennix: CPU::x32 Namespace Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtreedata.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
<link href="../../doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="../../custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Fennix
   &#160;<span id="projectnumber">1.0.0</span>
   </div>
   <div id="projectbrief">Opeating System from scratch made in C and C++</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "../../search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('de/d78/namespaceCPU_1_1x32.html','../../'); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#namespaces">Namespaces</a> &#124;
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">CPU::x32 Namespace Reference</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="namespaces"></a>
Namespaces</h2></td></tr>
<tr class="memitem:df/dcc/namespaceCPU_1_1x32_1_1AMD"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/dcc/namespaceCPU_1_1x32_1_1AMD.html">AMD</a></td></tr>
<tr class="memdesc:df/dcc/namespaceCPU_1_1x32_1_1AMD"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXPERIMENTAL IMPLEMENTATION. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:dd/d20/namespaceCPU_1_1x32_1_1Intel"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d20/namespaceCPU_1_1x32_1_1Intel.html">Intel</a></td></tr>
<tr class="memdesc:dd/d20/namespaceCPU_1_1x32_1_1Intel"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXPERIMENTAL IMPLEMENTATION. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:d3/d6a/unionCPU_1_1x32_1_1CR0"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#d3/d6a/unionCPU_1_1x32_1_1CR0">CR0</a></td></tr>
<tr class="separator:d3/d6a/unionCPU_1_1x32_1_1CR0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:d6/d3d/unionCPU_1_1x32_1_1CR2"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#d6/d3d/unionCPU_1_1x32_1_1CR2">CR2</a></td></tr>
<tr class="separator:d6/d3d/unionCPU_1_1x32_1_1CR2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:d9/dd8/unionCPU_1_1x32_1_1CR3"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#d9/dd8/unionCPU_1_1x32_1_1CR3">CR3</a></td></tr>
<tr class="separator:d9/dd8/unionCPU_1_1x32_1_1CR3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:d9/d83/unionCPU_1_1x32_1_1CR4"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#d9/d83/unionCPU_1_1x32_1_1CR4">CR4</a></td></tr>
<tr class="separator:d9/d83/unionCPU_1_1x32_1_1CR4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:d0/d30/unionCPU_1_1x32_1_1CR8"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#d0/d30/unionCPU_1_1x32_1_1CR8">CR8</a></td></tr>
<tr class="separator:d0/d30/unionCPU_1_1x32_1_1CR8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:d1/d7c/unionCPU_1_1x32_1_1EFLAGS"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#d1/d7c/unionCPU_1_1x32_1_1EFLAGS">EFLAGS</a></td></tr>
<tr class="separator:d1/d7c/unionCPU_1_1x32_1_1EFLAGS"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:d3/d23/structCPU_1_1x32_1_1TrapFrame"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#d3/d23/structCPU_1_1x32_1_1TrapFrame">TrapFrame</a></td></tr>
<tr class="separator:d3/d23/structCPU_1_1x32_1_1TrapFrame"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:dc/dd3/unionCPU_1_1x32_1_1EFER"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#dc/dd3/unionCPU_1_1x32_1_1EFER">EFER</a></td></tr>
<tr class="separator:dc/dd3/unionCPU_1_1x32_1_1EFER"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:dd/db5/unionCPU_1_1x32_1_1DR7"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#dd/db5/unionCPU_1_1x32_1_1DR7">DR7</a></td></tr>
<tr class="separator:dd/db5/unionCPU_1_1x32_1_1DR7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:d4/d34/structCPU_1_1x32_1_1FXState"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#d4/d34/structCPU_1_1x32_1_1FXState">FXState</a></td></tr>
<tr class="separator:d4/d34/structCPU_1_1x32_1_1FXState"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:db/d9f/structCPU_1_1x32_1_1CR0_8____unnamed211____"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#db/d9f/structCPU_1_1x32_1_1CR0_8____unnamed211____">CR0.__unnamed211__</a></td></tr>
<tr class="separator:db/d9f/structCPU_1_1x32_1_1CR0_8____unnamed211____"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:d5/dfe/structCPU_1_1x32_1_1CR2_8____unnamed213____"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#d5/dfe/structCPU_1_1x32_1_1CR2_8____unnamed213____">CR2.__unnamed213__</a></td></tr>
<tr class="separator:d5/dfe/structCPU_1_1x32_1_1CR2_8____unnamed213____"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:db/df8/structCPU_1_1x32_1_1CR3_8____unnamed215____"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#db/df8/structCPU_1_1x32_1_1CR3_8____unnamed215____">CR3.__unnamed215__</a></td></tr>
<tr class="separator:db/df8/structCPU_1_1x32_1_1CR3_8____unnamed215____"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:df/d01/structCPU_1_1x32_1_1CR4_8____unnamed221____"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#df/d01/structCPU_1_1x32_1_1CR4_8____unnamed221____">CR4.__unnamed221__</a></td></tr>
<tr class="separator:df/d01/structCPU_1_1x32_1_1CR4_8____unnamed221____"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:db/dc4/structCPU_1_1x32_1_1CR8_8____unnamed241____"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#db/dc4/structCPU_1_1x32_1_1CR8_8____unnamed241____">CR8.__unnamed241__</a></td></tr>
<tr class="separator:db/dc4/structCPU_1_1x32_1_1CR8_8____unnamed241____"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:d9/d53/structCPU_1_1x32_1_1EFLAGS_8____attribute____"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#d9/d53/structCPU_1_1x32_1_1EFLAGS_8____attribute____">EFLAGS.__attribute__</a></td></tr>
<tr class="separator:d9/d53/structCPU_1_1x32_1_1EFLAGS_8____attribute____"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:d2/dbc/structCPU_1_1x32_1_1EFER_8____unnamed846____"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#d2/dbc/structCPU_1_1x32_1_1EFER_8____unnamed846____">EFER.__unnamed846__</a></td></tr>
<tr class="separator:d2/dbc/structCPU_1_1x32_1_1EFER_8____unnamed846____"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:d8/dda/structCPU_1_1x32_1_1DR7_8____unnamed850____"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#d8/dda/structCPU_1_1x32_1_1DR7_8____unnamed850____">DR7.__unnamed850__</a></td></tr>
<tr class="separator:d8/dda/structCPU_1_1x32_1_1DR7_8____unnamed850____"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:a76d33fb74d7f612207a7d19a88b13200"><td class="memItemLeft" align="right" valign="top">typedef union <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#d3/d6a/unionCPU_1_1x32_1_1CR0">CPU::x32::CR0</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a76d33fb74d7f612207a7d19a88b13200">CR0</a></td></tr>
<tr class="separator:a76d33fb74d7f612207a7d19a88b13200"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a733a0cabeda2d2eb90054571219a7c"><td class="memItemLeft" align="right" valign="top">typedef union <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#d6/d3d/unionCPU_1_1x32_1_1CR2">CPU::x32::CR2</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a1a733a0cabeda2d2eb90054571219a7c">CR2</a></td></tr>
<tr class="separator:a1a733a0cabeda2d2eb90054571219a7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8be9d87e0b151e02c7baccb74e947e8e"><td class="memItemLeft" align="right" valign="top">typedef union <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#d9/dd8/unionCPU_1_1x32_1_1CR3">CPU::x32::CR3</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a8be9d87e0b151e02c7baccb74e947e8e">CR3</a></td></tr>
<tr class="separator:a8be9d87e0b151e02c7baccb74e947e8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fde054b1e1c11319746c939591d152e"><td class="memItemLeft" align="right" valign="top">typedef union <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#d9/d83/unionCPU_1_1x32_1_1CR4">CPU::x32::CR4</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a3fde054b1e1c11319746c939591d152e">CR4</a></td></tr>
<tr class="separator:a3fde054b1e1c11319746c939591d152e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3041651b6f3b6db605009a60655ab7e5"><td class="memItemLeft" align="right" valign="top">typedef union <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#d0/d30/unionCPU_1_1x32_1_1CR8">CPU::x32::CR8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a3041651b6f3b6db605009a60655ab7e5">CR8</a></td></tr>
<tr class="separator:a3041651b6f3b6db605009a60655ab7e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad32608774d85b36615c7a8500f842317"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#d3/d23/structCPU_1_1x32_1_1TrapFrame">CPU::x32::TrapFrame</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#ad32608774d85b36615c7a8500f842317">TrapFrame</a></td></tr>
<tr class="separator:ad32608774d85b36615c7a8500f842317"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc94818075b7067d4104ee607c422991"><td class="memItemLeft" align="right" valign="top">typedef union <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#dd/db5/unionCPU_1_1x32_1_1DR7">CPU::x32::DR7</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#acc94818075b7067d4104ee607c422991">DR7</a></td></tr>
<tr class="separator:acc94818075b7067d4104ee607c422991"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:af8a82635b377609f71f9c3f8c2f76371"><td class="memItemLeft" align="right" valign="top">union <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#dc/dd3/unionCPU_1_1x32_1_1EFER">CPU::x32::EFER</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#af8a82635b377609f71f9c3f8c2f76371">__attribute__</a> ((packed)) <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#dc/dd3/unionCPU_1_1x32_1_1EFER">EFER</a></td></tr>
<tr class="separator:af8a82635b377609f71f9c3f8c2f76371"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a5fea71c780c7bc4e1ff5e76dc7594b"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a3a5fea71c780c7bc4e1ff5e76dc7594b">cpuid</a> (<a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a> Function, <a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a> *eax, <a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a> *ebx, <a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a> *ecx, <a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a> *edx)</td></tr>
<tr class="memdesc:a3a5fea71c780c7bc4e1ff5e76dc7594b"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPUID.  <a href="../../de/d78/namespaceCPU_1_1x32.html#a3a5fea71c780c7bc4e1ff5e76dc7594b">More...</a><br /></td></tr>
<tr class="separator:a3a5fea71c780c7bc4e1ff5e76dc7594b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acade37040ca65cad0dc4c75ef7beb45f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a72459587db2f8ad7625b1814b20fff25">SafeFunction</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#acade37040ca65cad0dc4c75ef7beb45f">invlpg</a> (void *<a class="el" href="../../dc/ddf/XallocV1_8cpp.html#ae0cc8a5c23a59a178d241a27f12b1ef5">Address</a>)</td></tr>
<tr class="separator:acade37040ca65cad0dc4c75ef7beb45f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="d3/d6a/unionCPU_1_1x32_1_1CR0" id="d3/d6a/unionCPU_1_1x32_1_1CR0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#d3/d6a/unionCPU_1_1x32_1_1CR0">&#9670;&nbsp;</a></span>CPU::x32::CR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union CPU::x32::CR0</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="../../df/da5/x32_2cr_8hpp_source.html#l00010">10</a> of file <a class="el" href="../../df/da5/x32_2cr_8hpp_source.html">cr.hpp</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="acc60c475ab9491d1ff2041241d27fc74"></a>struct <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#db/d9f/structCPU_1_1x32_1_1CR0_8____unnamed211____">CR0</a></td>
<td class="fieldname">
__unnamed__</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="aaa5eb5438260ef3f195768242d42860f"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
raw</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="d6/d3d/unionCPU_1_1x32_1_1CR2" id="d6/d3d/unionCPU_1_1x32_1_1CR2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#d6/d3d/unionCPU_1_1x32_1_1CR2">&#9670;&nbsp;</a></span>CPU::x32::CR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union CPU::x32::CR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="../../df/da5/x32_2cr_8hpp_source.html#l00046">46</a> of file <a class="el" href="../../df/da5/x32_2cr_8hpp_source.html">cr.hpp</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="aaa7e3355ceb7b211267708f8643be3f6"></a>struct <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#d5/dfe/structCPU_1_1x32_1_1CR2_8____unnamed213____">CR2</a></td>
<td class="fieldname">
__unnamed__</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="aab6e865e8801c859a95f3966e12cc954"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
raw</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="d9/dd8/unionCPU_1_1x32_1_1CR3" id="d9/dd8/unionCPU_1_1x32_1_1CR3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#d9/dd8/unionCPU_1_1x32_1_1CR3">&#9670;&nbsp;</a></span>CPU::x32::CR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union CPU::x32::CR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="../../df/da5/x32_2cr_8hpp_source.html#l00056">56</a> of file <a class="el" href="../../df/da5/x32_2cr_8hpp_source.html">cr.hpp</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="aba8dbfaafc5007bf245b1eab1cb74c0f"></a>struct <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#db/df8/structCPU_1_1x32_1_1CR3_8____unnamed215____">CR3</a></td>
<td class="fieldname">
__unnamed__</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a991c86f695004c8f9bccf60282868866"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
raw</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="d9/d83/unionCPU_1_1x32_1_1CR4" id="d9/d83/unionCPU_1_1x32_1_1CR4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#d9/d83/unionCPU_1_1x32_1_1CR4">&#9670;&nbsp;</a></span>CPU::x32::CR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union CPU::x32::CR4</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="../../df/da5/x32_2cr_8hpp_source.html#l00070">70</a> of file <a class="el" href="../../df/da5/x32_2cr_8hpp_source.html">cr.hpp</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="ad7723729ed20a017cd3a896b3d4ebf21"></a>struct <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#df/d01/structCPU_1_1x32_1_1CR4_8____unnamed221____">CR4</a></td>
<td class="fieldname">
__unnamed__</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a8afa6053662bebdc846018835e165693"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
raw</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="d0/d30/unionCPU_1_1x32_1_1CR8" id="d0/d30/unionCPU_1_1x32_1_1CR8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#d0/d30/unionCPU_1_1x32_1_1CR8">&#9670;&nbsp;</a></span>CPU::x32::CR8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union CPU::x32::CR8</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="../../df/da5/x32_2cr_8hpp_source.html#l00128">128</a> of file <a class="el" href="../../df/da5/x32_2cr_8hpp_source.html">cr.hpp</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a099af0eb0825d3c5686bc5fbe679efdf"></a>struct <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#db/dc4/structCPU_1_1x32_1_1CR8_8____unnamed241____">CR8</a></td>
<td class="fieldname">
__unnamed__</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="ac47fe0f1ef1999b15e1cd6d9d73c6377"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
raw</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="d1/d7c/unionCPU_1_1x32_1_1EFLAGS" id="d1/d7c/unionCPU_1_1x32_1_1EFLAGS"></a>
<h2 class="memtitle"><span class="permalink"><a href="#d1/d7c/unionCPU_1_1x32_1_1EFLAGS">&#9670;&nbsp;</a></span>CPU::x32::EFLAGS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union CPU::x32::EFLAGS</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="../../df/dbe/cpu_8hpp_source.html#l00188">188</a> of file <a class="el" href="../../df/dbe/cpu_8hpp_source.html">cpu.hpp</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a67138ba11f1f2b7b39377317916df86d"></a>struct <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#d9/d53/structCPU_1_1x32_1_1EFLAGS_8____attribute____">EFLAGS</a></td>
<td class="fieldname">
__attribute__</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a896ee47cf16552f2ac6b0314837b143e"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
raw</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="d3/d23/structCPU_1_1x32_1_1TrapFrame" id="d3/d23/structCPU_1_1x32_1_1TrapFrame"></a>
<h2 class="memtitle"><span class="permalink"><a href="#d3/d23/structCPU_1_1x32_1_1TrapFrame">&#9670;&nbsp;</a></span>CPU::x32::TrapFrame</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct CPU::x32::TrapFrame</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="../../df/dbe/cpu_8hpp_source.html#l00238">238</a> of file <a class="el" href="../../df/dbe/cpu_8hpp_source.html">cpu.hpp</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a78f9510bbdb2dae0b81eccb5fab16a66"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
cs</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="ac718cd3974b6e09521f8300694db44c7"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
eax</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="ab828a678809d399c43a0bbe808a58daf"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
ebp</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="addde57b897f69da20a84194864c7d2bd"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
ebx</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a2430e2c45f09c9b86c5634ec67927884"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
ecx</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a0072a67dacae04df35333419beeb9d9b"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
edi</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="ad5926a24827ad398754331e1f31c4d05"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
edx</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="ad9505ce78f379c94e58698c7a6157b54"></a><a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#d1/d7c/unionCPU_1_1x32_1_1EFLAGS">EFLAGS</a></td>
<td class="fieldname">
eflags</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a499078b3dd0d49535723ebb948b19ba7"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
eip</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a147f65c2580a988634010960f9c1132b"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
ErrorCode</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="aaf4d21d355c4396c6d9e6c8133102942"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
esi</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="ac013b914e6edceeace783393c6da2929"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
esp</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a06f321bc816fc969938cb77def9f8141"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
InterruptNumber</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="ab7988e69b279a131ac7bfdd76de35fc1"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
ss</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="dc/dd3/unionCPU_1_1x32_1_1EFER" id="dc/dd3/unionCPU_1_1x32_1_1EFER"></a>
<h2 class="memtitle"><span class="permalink"><a href="#dc/dd3/unionCPU_1_1x32_1_1EFER">&#9670;&nbsp;</a></span>CPU::x32::EFER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union CPU::x32::EFER</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="../../df/dbe/cpu_8hpp_source.html#l00258">258</a> of file <a class="el" href="../../df/dbe/cpu_8hpp_source.html">cpu.hpp</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a48fdee542e6623675d78f5b14fbea8f8"></a>struct <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#d2/dbc/structCPU_1_1x32_1_1EFER_8____unnamed846____">EFER</a></td>
<td class="fieldname">
__unnamed__</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a07e3391bffa71ea761c84ffc6ca3d170"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
raw</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="dd/db5/unionCPU_1_1x32_1_1DR7" id="dd/db5/unionCPU_1_1x32_1_1DR7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#dd/db5/unionCPU_1_1x32_1_1DR7">&#9670;&nbsp;</a></span>CPU::x32::DR7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union CPU::x32::DR7</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="../../df/dbe/cpu_8hpp_source.html#l00289">289</a> of file <a class="el" href="../../df/dbe/cpu_8hpp_source.html">cpu.hpp</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a678f816a3eb5fc0a06cf4bf4090710c9"></a>struct <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#d8/dda/structCPU_1_1x32_1_1DR7_8____unnamed850____">DR7</a></td>
<td class="fieldname">
__unnamed__</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="ab82ed7010e43fcc4c7d5108a5e760359"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
raw</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="d4/d34/structCPU_1_1x32_1_1FXState" id="d4/d34/structCPU_1_1x32_1_1FXState"></a>
<h2 class="memtitle"><span class="permalink"><a href="#d4/d34/structCPU_1_1x32_1_1FXState">&#9670;&nbsp;</a></span>CPU::x32::FXState</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct CPU::x32::FXState</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="../../df/dbe/cpu_8hpp_source.html#l00331">331</a> of file <a class="el" href="../../df/dbe/cpu_8hpp_source.html">cpu.hpp</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="ab7e9f80ab23a0ea589899ab6765e5ab6"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a5debae8b2a1ec20a6694c0c443ee399e">uint16_t</a></td>
<td class="fieldname">
fcw</td>
<td class="fielddoc">
FPU control word. </td></tr>
<tr><td class="fieldtype">
<a id="ae87a065b46127534a87fb2893ae47635"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a5debae8b2a1ec20a6694c0c443ee399e">uint16_t</a></td>
<td class="fieldname">
fop</td>
<td class="fielddoc">
FPU opcode. </td></tr>
<tr><td class="fieldtype">
<a id="ac86c6917599f5463421647ebc7ae3419"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a5debae8b2a1ec20a6694c0c443ee399e">uint16_t</a></td>
<td class="fieldname">
fsw</td>
<td class="fielddoc">
FPU status word. </td></tr>
<tr><td class="fieldtype">
<a id="a5d8222a5fcfb8246784ea9af8df89037"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a3cb4a16b0e8d6af0af86d4fd6ba5fd9d">uint8_t</a></td>
<td class="fieldname">
ftw</td>
<td class="fielddoc">
FPU tag words. </td></tr>
<tr><td class="fieldtype">
<a id="aee0125e96dd4664221c09263fe0460c6"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
mxcsr</td>
<td class="fielddoc">
SSE control register. </td></tr>
<tr><td class="fieldtype">
<a id="ab59a0090b7cdad8a6a35ff95b167aabd"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
mxcsrmask</td>
<td class="fielddoc">
SSE control register mask. </td></tr>
<tr><td class="fieldtype">
<a id="aac635f543e67441e5c44c5a88231b016"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a2095b9bffea4b2656950c6c0419edbf1">uint64_t</a></td>
<td class="fieldname">
rdp</td>
<td class="fielddoc">
FPU data pointer. </td></tr>
<tr><td class="fieldtype">
<a id="a86c804bef6abacdd9cd4cc7c37558f07"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a3cb4a16b0e8d6af0af86d4fd6ba5fd9d">uint8_t</a></td>
<td class="fieldname">
Reserved</td>
<td class="fielddoc">
Reserved (zero) </td></tr>
<tr><td class="fieldtype">
<a id="a1f40d156d129ace4c0570ed4f56d22c1"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a2095b9bffea4b2656950c6c0419edbf1">uint64_t</a></td>
<td class="fieldname">
rip</td>
<td class="fielddoc">
PFU instruction pointer. </td></tr>
<tr><td class="fieldtype">
<a id="a2ac8630b86935c456fed4f7714ff9bb8"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a3cb4a16b0e8d6af0af86d4fd6ba5fd9d">uint8_t</a></td>
<td class="fieldname">
st[8][16]</td>
<td class="fielddoc">
FPU registers (last 6 bytes reserved) </td></tr>
<tr><td class="fieldtype">
<a id="ad3bb87920e522ae9e052e9748941b8f2"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a3cb4a16b0e8d6af0af86d4fd6ba5fd9d">uint8_t</a></td>
<td class="fieldname">
xmm[16][16]</td>
<td class="fielddoc">
XMM registers. </td></tr>
</table>

</div>
</div>
<a name="db/d9f/structCPU_1_1x32_1_1CR0_8____unnamed211____" id="db/d9f/structCPU_1_1x32_1_1CR0_8____unnamed211____"></a>
<h2 class="memtitle"><span class="permalink"><a href="#db/d9f/structCPU_1_1x32_1_1CR0_8____unnamed211____">&#9670;&nbsp;</a></span>CPU::x32::CR0.__unnamed211__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct CPU::x32::CR0.__unnamed211__</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="../../df/da5/x32_2cr_8hpp_source.html#l00012">12</a> of file <a class="el" href="../../df/da5/x32_2cr_8hpp_source.html">cr.hpp</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a25ec916d56b8212e569dbf2e4e4b51d4"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
AM: 1</td>
<td class="fielddoc">
Alignment Mask. </td></tr>
<tr><td class="fieldtype">
<a id="a4170acd6af571e8d0d59fdad999cc605"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
CD: 1</td>
<td class="fielddoc">
Cache Disable. </td></tr>
<tr><td class="fieldtype">
<a id="ab95c3d50fa47443166f7d356eaed8006"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
EM: 1</td>
<td class="fielddoc">
Emulation. </td></tr>
<tr><td class="fieldtype">
<a id="aae41a6d38b78679b4675941ff0c0c92d"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
ET: 1</td>
<td class="fielddoc">
Extension Type. </td></tr>
<tr><td class="fieldtype">
<a id="ac90a918b859bd1e56cf99af6246b128e"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
MP: 1</td>
<td class="fielddoc">
Monitor Coprocessor. </td></tr>
<tr><td class="fieldtype">
<a id="adc33066c3993e0d50896e533fd692ce0"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
NE: 1</td>
<td class="fielddoc">
Numeric Error. </td></tr>
<tr><td class="fieldtype">
<a id="a7f39ac71e81132daad44925b3bdfde5a"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
NW: 1</td>
<td class="fielddoc">
Not Write-through. </td></tr>
<tr><td class="fieldtype">
<a id="a3acf83834396fa1c878707132ead62b8"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
PE: 1</td>
<td class="fielddoc">
Protection Enable. </td></tr>
<tr><td class="fieldtype">
<a id="a49f38fe03598e4d63f4a0a8791c9c8b9"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
PG: 1</td>
<td class="fielddoc">
Paging. </td></tr>
<tr><td class="fieldtype">
<a id="a3cdecefb5fa15c31235080e3dfac5a6d"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
Reserved0: 10</td>
<td class="fielddoc">
Reserved. </td></tr>
<tr><td class="fieldtype">
<a id="a93876cb309016fa725517b046474c44b"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
Reserved1: 1</td>
<td class="fielddoc">
Reserved. </td></tr>
<tr><td class="fieldtype">
<a id="ad783eb173ee49cc2a004bc1ca1313615"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
Reserved2: 10</td>
<td class="fielddoc">
Reserved. </td></tr>
<tr><td class="fieldtype">
<a id="a6ba89ab41823af9b65ea5d233031b9f8"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
TS: 1</td>
<td class="fielddoc">
Task Switched. </td></tr>
<tr><td class="fieldtype">
<a id="a84aee62cd1bc3644a3a81a8352b36d4f"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
WP: 1</td>
<td class="fielddoc">
Write Protect. </td></tr>
</table>

</div>
</div>
<a name="d5/dfe/structCPU_1_1x32_1_1CR2_8____unnamed213____" id="d5/dfe/structCPU_1_1x32_1_1CR2_8____unnamed213____"></a>
<h2 class="memtitle"><span class="permalink"><a href="#d5/dfe/structCPU_1_1x32_1_1CR2_8____unnamed213____">&#9670;&nbsp;</a></span>CPU::x32::CR2.__unnamed213__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct CPU::x32::CR2.__unnamed213__</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="../../df/da5/x32_2cr_8hpp_source.html#l00048">48</a> of file <a class="el" href="../../df/da5/x32_2cr_8hpp_source.html">cr.hpp</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a3bdf404879d25f8d92b0cf7f0d56ff4a"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
PFLA</td>
<td class="fielddoc">
Page Fault Linear Address. </td></tr>
</table>

</div>
</div>
<a name="db/df8/structCPU_1_1x32_1_1CR3_8____unnamed215____" id="db/df8/structCPU_1_1x32_1_1CR3_8____unnamed215____"></a>
<h2 class="memtitle"><span class="permalink"><a href="#db/df8/structCPU_1_1x32_1_1CR3_8____unnamed215____">&#9670;&nbsp;</a></span>CPU::x32::CR3.__unnamed215__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct CPU::x32::CR3.__unnamed215__</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="../../df/da5/x32_2cr_8hpp_source.html#l00058">58</a> of file <a class="el" href="../../df/da5/x32_2cr_8hpp_source.html">cr.hpp</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a64bd82be2f900e31c0c58b47fb919c28"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
PCD: 1</td>
<td class="fielddoc">
Not used if bit 17 of <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#d9/d83/unionCPU_1_1x32_1_1CR4">CR4</a> is 1. </td></tr>
<tr><td class="fieldtype">
<a id="ab9b0a89c81249ad2e2e0784cf852e768"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
PDBR</td>
<td class="fielddoc">
Base of PML4T/PML5T. </td></tr>
<tr><td class="fieldtype">
<a id="aa8ed3a0df35c06b217f95a9d52b23881"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
PWT: 1</td>
<td class="fielddoc">
Not used if bit 17 of <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#d9/d83/unionCPU_1_1x32_1_1CR4">CR4</a> is 1. </td></tr>
</table>

</div>
</div>
<a name="df/d01/structCPU_1_1x32_1_1CR4_8____unnamed221____" id="df/d01/structCPU_1_1x32_1_1CR4_8____unnamed221____"></a>
<h2 class="memtitle"><span class="permalink"><a href="#df/d01/structCPU_1_1x32_1_1CR4_8____unnamed221____">&#9670;&nbsp;</a></span>CPU::x32::CR4.__unnamed221__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct CPU::x32::CR4.__unnamed221__</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="../../df/da5/x32_2cr_8hpp_source.html#l00072">72</a> of file <a class="el" href="../../df/da5/x32_2cr_8hpp_source.html">cr.hpp</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a7e706fb31ff4653c9554f30ff1ad542c"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
CET: 1</td>
<td class="fielddoc">
Control-flow Enforcement Technology. </td></tr>
<tr><td class="fieldtype">
<a id="a3a52f3c22ed6fcde5bf696a6c02c9e73"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
DE: 1</td>
<td class="fielddoc">
Debugging Extensions. </td></tr>
<tr><td class="fieldtype">
<a id="af3a69264228a8d0b970ea1595026c80e"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
FSGSBASE: 1</td>
<td class="fielddoc">
FSGSBASE Enable. </td></tr>
<tr><td class="fieldtype">
<a id="ab48edc4ffc45eda1c6c9ea827721e169"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
LA57: 1</td>
<td class="fielddoc">
Linear Address 57bit. </td></tr>
<tr><td class="fieldtype">
<a id="aff3da9fa37305280824b8a9e11299b56"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
MCE: 1</td>
<td class="fielddoc">
Machine Check Enable. </td></tr>
<tr><td class="fieldtype">
<a id="a631fdcf62e2e890497aabeeb775a4c41"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
OSFXSR: 1</td>
<td class="fielddoc">
Operating System Support. </td></tr>
<tr><td class="fieldtype">
<a id="ae115e792596fba2a56a532bd71ec06ad"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
OSXMMEXCPT: 1</td>
<td class="fielddoc">
Operating System Support. </td></tr>
<tr><td class="fieldtype">
<a id="a63b0727cb48c60da1a4f12f995db8dd0"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
OSXSAVE: 1</td>
<td class="fielddoc">
XSAVE and Processor Extended States Enable. </td></tr>
<tr><td class="fieldtype">
<a id="abb156e28d38e80191e14b4d6525c844b"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
PAE: 1</td>
<td class="fielddoc">
Physical Address Extension. </td></tr>
<tr><td class="fieldtype">
<a id="a6891a4ae8ff81fd08395533d5ab9a15a"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
PCE: 1</td>
<td class="fielddoc">
Performance Monitoring Counter. </td></tr>
<tr><td class="fieldtype">
<a id="ab832352c211f9c93bfb26dd1d534794c"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
PCIDE: 1</td>
<td class="fielddoc">
PCID Enable. </td></tr>
<tr><td class="fieldtype">
<a id="aeab15251d3e7452fb90874a2f4211b29"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
PGE: 1</td>
<td class="fielddoc">
Page Global Enable. </td></tr>
<tr><td class="fieldtype">
<a id="a5e4196cd2b8b94d993454cc4387194ed"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
PKE: 1</td>
<td class="fielddoc">
Protection-Key Enable. </td></tr>
<tr><td class="fieldtype">
<a id="a49cd882f445a1d2bbde015de2ed841e3"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
PKS: 1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a6f0862d55fca52dbe032fa0b99e9c6b5"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
PSE: 1</td>
<td class="fielddoc">
Page Size Extensions. </td></tr>
<tr><td class="fieldtype">
<a id="a95fc30aa06794a50cedca64c3f933610"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
PVI: 1</td>
<td class="fielddoc">
Protected-Mode Virtual <a class="el" href="../../d3/dc3/namespaceInterrupts.html">Interrupts</a>. </td></tr>
<tr><td class="fieldtype">
<a id="a3cdecefb5fa15c31235080e3dfac5a6d"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
Reserved0: 1</td>
<td class="fielddoc">
Reserved. </td></tr>
<tr><td class="fieldtype">
<a id="a93876cb309016fa725517b046474c44b"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
Reserved1: 1</td>
<td class="fielddoc">
Reserved. </td></tr>
<tr><td class="fieldtype">
<a id="a440fdd694a615f490e6a5d0435016ced"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
SMAP: 1</td>
<td class="fielddoc">
SMAP Enable. </td></tr>
<tr><td class="fieldtype">
<a id="ae49f486b310ae843b4a6a08aa38df9a9"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
SMEP: 1</td>
<td class="fielddoc">
SMEP Enable. </td></tr>
<tr><td class="fieldtype">
<a id="a28973407895f13fd325525ed987515af"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
SMXE: 1</td>
<td class="fielddoc">
SMX Enable. </td></tr>
<tr><td class="fieldtype">
<a id="a167666837b80a00e45923b2137eefbce"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
TSD: 1</td>
<td class="fielddoc">
<a class="el" href="../../d3/d56/namespaceTime.html">Time</a> Stamp Disable. </td></tr>
<tr><td class="fieldtype">
<a id="a200dfb2dcaf6d7c4c2b2390c202cccc3"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
UMIP: 1</td>
<td class="fielddoc">
User-Mode Instruction Prevention. </td></tr>
<tr><td class="fieldtype">
<a id="a5b382b19324e0a71d404284d5c312804"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
VME: 1</td>
<td class="fielddoc">
Virtual-8086 Mode Extensions. </td></tr>
<tr><td class="fieldtype">
<a id="ace4cbb42b611af13fab5dc8f9303fd14"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
VMXE: 1</td>
<td class="fielddoc">
VMX Enable. </td></tr>
</table>

</div>
</div>
<a name="db/dc4/structCPU_1_1x32_1_1CR8_8____unnamed241____" id="db/dc4/structCPU_1_1x32_1_1CR8_8____unnamed241____"></a>
<h2 class="memtitle"><span class="permalink"><a href="#db/dc4/structCPU_1_1x32_1_1CR8_8____unnamed241____">&#9670;&nbsp;</a></span>CPU::x32::CR8.__unnamed241__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct CPU::x32::CR8.__unnamed241__</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="../../df/da5/x32_2cr_8hpp_source.html#l00130">130</a> of file <a class="el" href="../../df/da5/x32_2cr_8hpp_source.html">cr.hpp</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="aafec6abed17f07d98bb4ec07dc071c96"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
TPL: 1</td>
<td class="fielddoc">
Task Priority Level. </td></tr>
</table>

</div>
</div>
<a name="d9/d53/structCPU_1_1x32_1_1EFLAGS_8____attribute____" id="d9/d53/structCPU_1_1x32_1_1EFLAGS_8____attribute____"></a>
<h2 class="memtitle"><span class="permalink"><a href="#d9/d53/structCPU_1_1x32_1_1EFLAGS_8____attribute____">&#9670;&nbsp;</a></span>CPU::x32::EFLAGS.__attribute__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct CPU::x32::EFLAGS.__attribute__</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="../../df/dbe/cpu_8hpp_source.html#l00190">190</a> of file <a class="el" href="../../df/dbe/cpu_8hpp_source.html">cpu.hpp</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a4144e097d2fa7a491cec2a7a4322f2bc"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
AC: 1</td>
<td class="fielddoc">
Alignment Check. </td></tr>
<tr><td class="fieldtype">
<a id="a06fa567b72d78b7e3ea746973fbbd1d5"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
AF: 1</td>
<td class="fielddoc">
Auxiliary Carry Flag. </td></tr>
<tr><td class="fieldtype">
<a id="aede1a165030b54c6ad9fd6f430f8b37c"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
AlwaysOne: 1</td>
<td class="fielddoc">
Reserved. </td></tr>
<tr><td class="fieldtype">
<a id="a758951cac5e62129e654698c8ca0333b"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
CF: 1</td>
<td class="fielddoc">
Carry Flag. </td></tr>
<tr><td class="fieldtype">
<a id="ab98f83032f6e8ca0c8f5a38bca1e3d75"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
DF: 1</td>
<td class="fielddoc">
Direction Flag. </td></tr>
<tr><td class="fieldtype">
<a id="ab718adec73e04ce3ec720dd11a06a308"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
ID: 1</td>
<td class="fielddoc">
ID Flag. </td></tr>
<tr><td class="fieldtype">
<a id="ade6ee2b5d856295add4d5e3631fbfb93"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
IF: 1</td>
<td class="fielddoc">
Interrupt Enable Flag. </td></tr>
<tr><td class="fieldtype">
<a id="aea38da0eb6d7ff0f19341087c9dedf0a"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
IOPL: 2</td>
<td class="fielddoc">
I/O Privilege Level. </td></tr>
<tr><td class="fieldtype">
<a id="acb48af3e40ab9ec3622c07b8faf27cf3"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
NT: 1</td>
<td class="fielddoc">
Nested Task. </td></tr>
<tr><td class="fieldtype">
<a id="a7e4137add2dfe45e078e7f076aec84df"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
OF: 1</td>
<td class="fielddoc">
Overflow Flag. </td></tr>
<tr><td class="fieldtype">
<a id="a21080924b5d026e4a6011eb987ae1ec8"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
PF: 1</td>
<td class="fielddoc">
Parity Flag. </td></tr>
<tr><td class="fieldtype">
<a id="a3cdecefb5fa15c31235080e3dfac5a6d"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
Reserved0: 1</td>
<td class="fielddoc">
Reserved. </td></tr>
<tr><td class="fieldtype">
<a id="a93876cb309016fa725517b046474c44b"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
Reserved1: 1</td>
<td class="fielddoc">
Reserved. </td></tr>
<tr><td class="fieldtype">
<a id="ad783eb173ee49cc2a004bc1ca1313615"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
Reserved2: 1</td>
<td class="fielddoc">
Reserved. </td></tr>
<tr><td class="fieldtype">
<a id="a3fe3de84275c2edcd95efff999764322"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
RF: 1</td>
<td class="fielddoc">
Resume Flag. </td></tr>
<tr><td class="fieldtype">
<a id="a94a990462684a2fbb5dfc7fab1c8975d"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
SF: 1</td>
<td class="fielddoc">
Sign Flag. </td></tr>
<tr><td class="fieldtype">
<a id="ac3ee2af7ca7bbe492f11cf36a6a7cea7"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
TF: 1</td>
<td class="fielddoc">
Trap Flag. </td></tr>
<tr><td class="fieldtype">
<a id="a1312efee6c4f649a8d4abcb41b3d4092"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
VIF: 1</td>
<td class="fielddoc">
Virtual Interrupt Flag. </td></tr>
<tr><td class="fieldtype">
<a id="a5a11e0bd65af42743f1db2f10bcbba8e"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
VIP: 1</td>
<td class="fielddoc">
Virtual Interrupt Pending. </td></tr>
<tr><td class="fieldtype">
<a id="a583a65df9db4119165f5ea0abaa50281"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
VM: 1</td>
<td class="fielddoc">
Virtual 8086 Mode. </td></tr>
<tr><td class="fieldtype">
<a id="a8ec66b3387ffaa10d0be63d1a95c280a"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
ZF: 1</td>
<td class="fielddoc">
Zero Flag. </td></tr>
</table>

</div>
</div>
<a name="d2/dbc/structCPU_1_1x32_1_1EFER_8____unnamed846____" id="d2/dbc/structCPU_1_1x32_1_1EFER_8____unnamed846____"></a>
<h2 class="memtitle"><span class="permalink"><a href="#d2/dbc/structCPU_1_1x32_1_1EFER_8____unnamed846____">&#9670;&nbsp;</a></span>CPU::x32::EFER.__unnamed846__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct CPU::x32::EFER.__unnamed846__</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="../../df/dbe/cpu_8hpp_source.html#l00260">260</a> of file <a class="el" href="../../df/dbe/cpu_8hpp_source.html">cpu.hpp</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a7f31fb80ec8aebb4ba3d71448fadf795"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
FFXSR: 1</td>
<td class="fielddoc">
Enable Fast FXSAVE/FXRSTOR. </td></tr>
<tr><td class="fieldtype">
<a id="a6df8d0415ebe8faadcf40719ec36f209"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
LMA: 1</td>
<td class="fielddoc">
Indicates long. </td></tr>
<tr><td class="fieldtype">
<a id="adfdad30fb438d14f9742408313e1b6a3"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
LME: 1</td>
<td class="fielddoc">
Enable long mode. </td></tr>
<tr><td class="fieldtype">
<a id="a4b90531c4b57f6152ff0795cc33c465d"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
LMSLE: 1</td>
<td class="fielddoc">
Enable Long Mode Segment Limit. </td></tr>
<tr><td class="fieldtype">
<a id="a556f3ed9d0f8caeccdada383a0345223"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
NXE: 1</td>
<td class="fielddoc">
Enable No-Execute Bit. </td></tr>
<tr><td class="fieldtype">
<a id="a3cdecefb5fa15c31235080e3dfac5a6d"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
Reserved0: 7</td>
<td class="fielddoc">
Reserved. </td></tr>
<tr><td class="fieldtype">
<a id="a93876cb309016fa725517b046474c44b"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
Reserved1: 1</td>
<td class="fielddoc">
Reserved. </td></tr>
<tr><td class="fieldtype">
<a id="ad783eb173ee49cc2a004bc1ca1313615"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
Reserved2: 32</td>
<td class="fielddoc">
Reserved. </td></tr>
<tr><td class="fieldtype">
<a id="a4f1fcf80c07532facc35db354783b0b2"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
SCE: 1</td>
<td class="fielddoc">
Enable syscall &amp; sysret instructions in 64-bit mode. </td></tr>
<tr><td class="fieldtype">
<a id="a7736dcefdc757d139bbe54b6f4731704"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
SVME: 1</td>
<td class="fielddoc">
Enable Secure Virtual Machine. </td></tr>
<tr><td class="fieldtype">
<a id="aa93108959b74bc7abe4ffb1344be0769"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
TCE: 1</td>
<td class="fielddoc">
Enable Translation Cache Extension. </td></tr>
</table>

</div>
</div>
<a name="d8/dda/structCPU_1_1x32_1_1DR7_8____unnamed850____" id="d8/dda/structCPU_1_1x32_1_1DR7_8____unnamed850____"></a>
<h2 class="memtitle"><span class="permalink"><a href="#d8/dda/structCPU_1_1x32_1_1DR7_8____unnamed850____">&#9670;&nbsp;</a></span>CPU::x32::DR7.__unnamed850__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct CPU::x32::DR7.__unnamed850__</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="../../df/dbe/cpu_8hpp_source.html#l00291">291</a> of file <a class="el" href="../../df/dbe/cpu_8hpp_source.html">cpu.hpp</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a218bbb57cdf96f868c1989cf5c1b05a1"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
ConditionsDR0: 1</td>
<td class="fielddoc">
Conditions for DR0 (16-17) </td></tr>
<tr><td class="fieldtype">
<a id="a1aa9aebf8ec30819fcc7806d4473a068"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
ConditionsDR1: 1</td>
<td class="fielddoc">
Conditions for DR1 (20-21) </td></tr>
<tr><td class="fieldtype">
<a id="a10a456c1180ca5788db78418f39102fa"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
ConditionsDR2: 1</td>
<td class="fielddoc">
Conditions for DR2 (24-25) </td></tr>
<tr><td class="fieldtype">
<a id="aec021b6935ec1b13b4b705d01db8fa50"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
ConditionsDR3: 1</td>
<td class="fielddoc">
Conditions for DR3 (28-29) </td></tr>
<tr><td class="fieldtype">
<a id="a023497f7020ab2176e8c6f8bdf77edb2"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
GlobalDR0: 1</td>
<td class="fielddoc">
Global DR0 Breakpoint (1) </td></tr>
<tr><td class="fieldtype">
<a id="a07d5d8f93747f2106cf87ecede68a5c6"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
GlobalDR1: 1</td>
<td class="fielddoc">
Global DR1 Breakpoint (3) </td></tr>
<tr><td class="fieldtype">
<a id="a564bb13da4c61d0d9c101846c55cf8ef"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
GlobalDR2: 1</td>
<td class="fielddoc">
Global DR2 Breakpoint (5) </td></tr>
<tr><td class="fieldtype">
<a id="a2e2a8a48fa6f7e4668af0517fa2e3891"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
GlobalDR3: 1</td>
<td class="fielddoc">
Global DR3 Breakpoint (7) </td></tr>
<tr><td class="fieldtype">
<a id="a3f82144c4d7d6377d8fdc851228bf3de"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
LocalDR0: 1</td>
<td class="fielddoc">
Local DR0 Breakpoint (0) </td></tr>
<tr><td class="fieldtype">
<a id="aeb509dcb3106bffd6053d8cddfdc0f19"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
LocalDR1: 1</td>
<td class="fielddoc">
Local DR1 Breakpoint (2) </td></tr>
<tr><td class="fieldtype">
<a id="af2820fd33da13b5751e3728d213ee31a"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
LocalDR2: 1</td>
<td class="fielddoc">
Local DR2 Breakpoint (4) </td></tr>
<tr><td class="fieldtype">
<a id="a54141de3937b758a6f88902a9dabb640"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
LocalDR3: 1</td>
<td class="fielddoc">
Local DR3 Breakpoint (6) </td></tr>
<tr><td class="fieldtype">
<a id="a942d4e37dd5607ab68e54755540d4a47"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
Reserved: 9</td>
<td class="fielddoc">
Reserved [7 - (16-17)]. </td></tr>
<tr><td class="fieldtype">
<a id="a02587630662f6606d6f278c3cbbacc38"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
SizeDR0: 1</td>
<td class="fielddoc">
Size of DR0 Breakpoint (18-19) </td></tr>
<tr><td class="fieldtype">
<a id="a56f670e6a958da9473ab50261ecee460"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
SizeDR1: 1</td>
<td class="fielddoc">
Size of DR1 Breakpoint (22-23) </td></tr>
<tr><td class="fieldtype">
<a id="a2be6156b903b585189298c512054eb30"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
SizeDR2: 1</td>
<td class="fielddoc">
Size of DR2 Breakpoint (26-27) </td></tr>
<tr><td class="fieldtype">
<a id="a1b91683f6b8148199d84049b06ebb5f1"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
SizeDR3: 1</td>
<td class="fielddoc">
Size of DR3 Breakpoint (30-31) </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a id="a76d33fb74d7f612207a7d19a88b13200"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76d33fb74d7f612207a7d19a88b13200">&#9670;&nbsp;</a></span>CR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef union <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#d3/d6a/unionCPU_1_1x32_1_1CR0">CPU::x32::CR0</a> <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#d3/d6a/unionCPU_1_1x32_1_1CR0">CPU::x32::CR0</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1a733a0cabeda2d2eb90054571219a7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a733a0cabeda2d2eb90054571219a7c">&#9670;&nbsp;</a></span>CR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef union <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#d6/d3d/unionCPU_1_1x32_1_1CR2">CPU::x32::CR2</a> <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#d6/d3d/unionCPU_1_1x32_1_1CR2">CPU::x32::CR2</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8be9d87e0b151e02c7baccb74e947e8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8be9d87e0b151e02c7baccb74e947e8e">&#9670;&nbsp;</a></span>CR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef union <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#d9/dd8/unionCPU_1_1x32_1_1CR3">CPU::x32::CR3</a> <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#d9/dd8/unionCPU_1_1x32_1_1CR3">CPU::x32::CR3</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3fde054b1e1c11319746c939591d152e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3fde054b1e1c11319746c939591d152e">&#9670;&nbsp;</a></span>CR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef union <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#d9/d83/unionCPU_1_1x32_1_1CR4">CPU::x32::CR4</a> <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#d9/d83/unionCPU_1_1x32_1_1CR4">CPU::x32::CR4</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3041651b6f3b6db605009a60655ab7e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3041651b6f3b6db605009a60655ab7e5">&#9670;&nbsp;</a></span>CR8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef union <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#d0/d30/unionCPU_1_1x32_1_1CR8">CPU::x32::CR8</a> <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#d0/d30/unionCPU_1_1x32_1_1CR8">CPU::x32::CR8</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acc94818075b7067d4104ee607c422991"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc94818075b7067d4104ee607c422991">&#9670;&nbsp;</a></span>DR7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef union <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#dd/db5/unionCPU_1_1x32_1_1DR7">CPU::x32::DR7</a> <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#dd/db5/unionCPU_1_1x32_1_1DR7">CPU::x32::DR7</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad32608774d85b36615c7a8500f842317"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad32608774d85b36615c7a8500f842317">&#9670;&nbsp;</a></span>TrapFrame</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#d3/d23/structCPU_1_1x32_1_1TrapFrame">CPU::x32::TrapFrame</a> <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#d3/d23/structCPU_1_1x32_1_1TrapFrame">CPU::x32::TrapFrame</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="af8a82635b377609f71f9c3f8c2f76371"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8a82635b377609f71f9c3f8c2f76371">&#9670;&nbsp;</a></span>__attribute__()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#d4/d34/structCPU_1_1x32_1_1FXState">CPU::x32::FXState</a> CPU::x32::__attribute__ </td>
          <td>(</td>
          <td class="paramtype">(packed)&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3a5fea71c780c7bc4e1ff5e76dc7594b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a5fea71c780c7bc4e1ff5e76dc7594b">&#9670;&nbsp;</a></span>cpuid()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void CPU::x32::cpuid </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a>&#160;</td>
          <td class="paramname"><em>Function</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a> *&#160;</td>
          <td class="paramname"><em>eax</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a> *&#160;</td>
          <td class="paramname"><em>ebx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a> *&#160;</td>
          <td class="paramname"><em>ecx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a> *&#160;</td>
          <td class="paramname"><em>edx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>CPUID. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Function</td><td>Leaf </td></tr>
    <tr><td class="paramname">eax</td><td>EAX </td></tr>
    <tr><td class="paramname">ebx</td><td>EBX </td></tr>
    <tr><td class="paramname">ecx</td><td>ECX </td></tr>
    <tr><td class="paramname">edx</td><td>EDX </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="../../df/dbe/cpu_8hpp_source.html#l00366">366</a> of file <a class="el" href="../../df/dbe/cpu_8hpp_source.html">cpu.hpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;        {</div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="preprocessor">#if defined(__i386__)</span></div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;            <a class="code" href="../../d0/df4/Kernel_2include_2types_8h.html#a30e15c44c0b00e6a3ade119af60f111b">asmv</a>(<span class="stringliteral">&quot;cpuid&quot;</span></div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;                 : <span class="stringliteral">&quot;=a&quot;</span>(*eax), <span class="stringliteral">&quot;=b&quot;</span>(*ebx), <span class="stringliteral">&quot;=c&quot;</span>(*ecx), <span class="stringliteral">&quot;=d&quot;</span>(*edx)</div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;                 : <span class="stringliteral">&quot;a&quot;</span>(Function));</div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;            <a class="code" href="../../d0/df4/Kernel_2include_2types_8h.html#a86d500a34c624c2cae56bc25a31b12f3">UNUSED</a>(Function);</div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;            <a class="code" href="../../d0/df4/Kernel_2include_2types_8h.html#a86d500a34c624c2cae56bc25a31b12f3">UNUSED</a>(eax);</div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;            <a class="code" href="../../d0/df4/Kernel_2include_2types_8h.html#a86d500a34c624c2cae56bc25a31b12f3">UNUSED</a>(ebx);</div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;            <a class="code" href="../../d0/df4/Kernel_2include_2types_8h.html#a86d500a34c624c2cae56bc25a31b12f3">UNUSED</a>(ecx);</div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;            <a class="code" href="../../d0/df4/Kernel_2include_2types_8h.html#a86d500a34c624c2cae56bc25a31b12f3">UNUSED</a>(edx);</div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;        }</div>
<div class="ttc" id="aKernel_2include_2types_8h_html_a30e15c44c0b00e6a3ade119af60f111b"><div class="ttname"><a href="../../d0/df4/Kernel_2include_2types_8h.html#a30e15c44c0b00e6a3ade119af60f111b">asmv</a></div><div class="ttdeci">#define asmv</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/df4/Kernel_2include_2types_8h_source.html#l00025">types.h:25</a></div></div>
<div class="ttc" id="aKernel_2include_2types_8h_html_a86d500a34c624c2cae56bc25a31b12f3"><div class="ttname"><a href="../../d0/df4/Kernel_2include_2types_8h.html#a86d500a34c624c2cae56bc25a31b12f3">UNUSED</a></div><div class="ttdeci">#define UNUSED(x)</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/df4/Kernel_2include_2types_8h_source.html#l00035">types.h:35</a></div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="../../d0/df4/Kernel_2include_2types_8h_source.html#l00025">asmv</a>, and <a class="el" href="../../d0/df4/Kernel_2include_2types_8h_source.html#l00035">UNUSED</a>.</p>

<p class="reference">Referenced by <a class="el" href="../../d7/d8d/CPU_8cpp_source.html#l00036">CPU::Name()</a>, and <a class="el" href="../../d7/d8d/CPU_8cpp_source.html#l00014">CPU::Vendor()</a>.</p>

</div>
</div>
<a id="acade37040ca65cad0dc4c75ef7beb45f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acade37040ca65cad0dc4c75ef7beb45f">&#9670;&nbsp;</a></span>invlpg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a72459587db2f8ad7625b1814b20fff25">SafeFunction</a> void CPU::x32::invlpg </td>
          <td>(</td>
          <td class="paramtype">void *&#160;</td>
          <td class="paramname"><em>Address</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../df/dbe/cpu_8hpp_source.html#l00381">381</a> of file <a class="el" href="../../df/dbe/cpu_8hpp_source.html">cpu.hpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;        {</div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="preprocessor">#if defined(__i386__)</span></div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;            <a class="code" href="../../d0/df4/Kernel_2include_2types_8h.html#a30e15c44c0b00e6a3ade119af60f111b">asmv</a>(<span class="stringliteral">&quot;invlpg (%0)&quot;</span></div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;                 :</div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;                 : <span class="stringliteral">&quot;r&quot;</span>(<a class="code" href="../../d1/d90/acpi_8hpp.html#aca1b23fd721c8d8dc70a8227e336b6e8">Address</a>)</div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;                 : <span class="stringliteral">&quot;memory&quot;</span>);</div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;            <a class="code" href="../../d0/df4/Kernel_2include_2types_8h.html#a86d500a34c624c2cae56bc25a31b12f3">UNUSED</a>(<a class="code" href="../../d1/d90/acpi_8hpp.html#aca1b23fd721c8d8dc70a8227e336b6e8">Address</a>);</div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;        }</div>
<div class="ttc" id="aacpi_8hpp_html_aca1b23fd721c8d8dc70a8227e336b6e8"><div class="ttname"><a href="../../d1/d90/acpi_8hpp.html#aca1b23fd721c8d8dc70a8227e336b6e8">Address</a></div><div class="ttdeci">uint64_t Address</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d90/acpi_8hpp_source.html#l00004">acpi.hpp:4</a></div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="../../d1/d90/acpi_8hpp_source.html#l00004">Address</a>, <a class="el" href="../../d0/df4/Kernel_2include_2types_8h_source.html#l00025">asmv</a>, and <a class="el" href="../../d0/df4/Kernel_2include_2types_8h_source.html#l00035">UNUSED</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../d7/dfa/namespaceCPU.html">CPU</a></li><li class="navelem"><a class="el" href="../../de/d78/namespaceCPU_1_1x32.html">x32</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
