================================================================================ 
Commit: 13c5d5f0155862b4cbfe5af863785f7a536f0b1a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 10:08:45 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2264_00

Original commit date: Thu Jun 25 03:04:15 2020 -0700
Change-Id: Ibd36699ac01dde1a5abbe8d13299459f08fe3a2e
Original commit hash: 7bca4dc06e315be02eec5cb8cb5d8dbcfa18fce1

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 522e22cb1e8774a2d6b3bc88b3338aac573e66a4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 10:08:43 2020 +0530 
-------------------------------------------------------------------------------- 
ME State is disabled by default in BIOS with consumer SKU

Fixed potential buffer overflow

Original commit date: Mon Jun 22 12:28:37 2020 +0200
Change-Id: I1815bf0323b41207803739a9d357cc3a4e7c7607
Original commit hash: 4f085ab330444a61b3deabf76fcef52df1160633

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/HeciMsgDxeLib.c

================================================================================ 
Commit: 2c04be05db45be15a58b5ba045dc3d51e90e6028 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 10:08:41 2020 +0530 
-------------------------------------------------------------------------------- 
JSL microcode update

Original commit date: Thu Jun 25 11:14:14 2020 +0530
Change-Id: Id42a654c44edf9490400bb2777503961e9b27c92
Original commit hash: 4aad0160fd0eafac147da128d4f6e13f552d6d8f

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/Binaries/Microcode/m1906C0_00000008.pdb
JasperLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 1a6b0b85164c0118bfc2ded2aa51181235cac2dd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 10:08:39 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg\IpBlock\Thc\ThcDriver; THC new Frequency support

- Added support for additional THC SPI clock frequency in Pre-OS operation

Original commit date: Tue Jun 16 23:23:45 2020 -0700
Change-Id: Ifd52dae7893fed81db5f6808c663a23acd03f32f
Original commit hash: d127d50cf24ca16abcd15ae05cdb19d3760162d4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Thc/IncludePrivate/Register/ThcRegs.h
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcDriver.c
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcLibPrivate.c
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcPrivate.h

================================================================================ 
Commit: 1a3ea56df230c2cbb69bd3ab31ca4d178975d0f8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 10:08:31 2020 +0530 
-------------------------------------------------------------------------------- 
Removal of 2LM-PMEM feature support.

Patch2: Removing 2LM dependency from CPU PCIe IP Block.

Original commit date: Wed Jun 3 17:05:55 2020 -0700
Change-Id: Ie4a8233e163c8655ced205207112abe58c4cd9a3
Original commit hash: ac0aeaea0f419eaa0a752e6626cf979d8cc8a880

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/Library/PeiDxeSmmCpuPcieRpLib/CpuPcieRpLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PcieRpDev.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieLinkTrain.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLibVer1.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLibVer1.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLibVer2.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLibVer2.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer1.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip16InitLib/PeiCpuPcieSip16InitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiItbtPcieRpInitLib/ItbtPcieRpInitLib.c

================================================================================ 
Commit: f21f228e152862c90035d4c345e32fdd6b3483b6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 10:08:28 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2263_01

Original commit date: Wed Jun 24 20:24:37 2020 -0700
Change-Id: Ib6a070c24d0a9100f757d52e306823c56184dc40
Original commit hash: 655262f8e1a1b29069cba0919357297a59dde308

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b0fcff04ceb4547f10719bb0f98c9135e2ac300b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 10:07:28 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2263_00

Original commit date: Wed Jun 24 01:34:22 2020 -0700
Change-Id: Ifbe6c7051f278a80d126e6f0ec2454fe525e8b5e
Original commit hash: a84458ebfd9f031a42a6cfebbf9a3014b79393dd

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 11ef3cf4f3468766f4d5e12ade8c0ea9928eac66 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 10:07:23 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/GPIO: No playback heard from SSP1 endpoint

Original commit date: Tue Jun 23 14:00:26 2020 +0200
Change-Id: Ib08cb5ccc6fc2263928ef91c7585fd6e69c898bf
Original commit hash: 1c15d74e62f90753397ff0f4dd6180482fe407c0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer2.c

================================================================================ 
Commit: 6009dd48635e0be92f42a6637c3533fc680fa933 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 10:07:09 2020 +0530 
-------------------------------------------------------------------------------- 
TestMode Sata config variable is not set correctly wrt FSP variable

Original commit date: Tue Jun 23 15:36:30 2020 +0530
Change-Id: I0fd73320c44e3c5341f32fceb1cbbfcf775dae50
Original commit hash: 067bf5cfbff6be35b7ec52d2de4976507fec63a6

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c

================================================================================ 
Commit: 741bc0ca04e2a6e34b176a93e6bf3701f5599895 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 10:07:04 2020 +0530 
-------------------------------------------------------------------------------- 
ClientCommonPkg/ClientCommonPkg.dec: Retire it.

Impact Platforms: ADL, JSL, RKL, MTL

Original commit date: Mon Jun 22 19:58:44 2020 +0800
Change-Id: Ia2b6e32a3d1d68eb2bb7569d12b2446bd3f0786a
Original commit hash: cb7954e5361038bf392b76193cc17bbcac05bb3b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/ClientCommonPkg.dec
JasperLakeBoardPkg/Acpi/AcpiTables/AcpiTables.inf
JasperLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
JasperLakeBoardPkg/BoardPkg.dec
JasperLakeBoardPkg/BoardPkg.dsc
JasperLakeBoardPkg/BoardPkgConfigDefault.dsc
JasperLakeBoardPkg/BoardPkgPcd.dsc
JasperLakeBoardPkg/BuildIafw.sh
JasperLakeBoardPkg/Features/Setup/Library/PeiSetupDataCacheLib/PeiSetupDataCacheLib.inf
JasperLakeBoardPkg/Features/Setup/Library/PeiSetupInitLib/PeiSetupInitLib.inf
JasperLakeBoardPkg/JasperLakeBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
JasperLakeBoardPkg/JasperLakeBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
JasperLakeBoardPkg/JasperLakeBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
JasperLakeBoardPkg/Library/DxeBoardConfigLib/DxeBoardConfigLib.inf
JasperLakeBoardPkg/Library/DxeUpdatePlatformInfoLib/DxeUpdatePlatformInfoLib.inf
JasperLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.inf
JasperLakeBoardPkg/Library/PeiBootModeLib/PeiBootModeLib.inf
JasperLakeBoardPkg/Library/PeiSiliconPolicyUpdateLib/PeiSiliconPolicyUpdateLibFsp.inf
JasperLakeBoardPkg/SetEdk2Env.bat
JasperLakeBoardPkg/prep.bat
JasperLakeFspPkg/BuildFv.cmd
JasperLakePlatSamplePkg/EC/EC.inf
JasperLakePlatSamplePkg/Features/Acpi/AcpiTables/AcpiFeatures.inf
JasperLakePlatSamplePkg/Features/BoardReworkCompliance/BoardReworkCompliance.inf
JasperLakePlatSamplePkg/Features/CapsuleUpdate/Library/BiosUpdateHelpersLib/BiosUpdateHelpersLib.inf
JasperLakePlatSamplePkg/Features/CapsuleUpdate/Library/CapsuleUpdatePolicyLib/CapsuleUpdatePolicyLib.inf
JasperLakePlatSamplePkg/Features/Cmos/Library/PlatformNvRamHookLibCmos/PlatformNvRamHookLibCmos.inf
JasperLakePlatSamplePkg/Features/Cnv/CnvUefiVariables/CnvUefiVariables.inf
JasperLakePlatSamplePkg/Features/CrashLogDxe/CrashLogDxe.inf
JasperLakePlatSamplePkg/Features/Dnx/DnxDxe/DnxDxe.inf
JasperLakePlatSamplePkg/Features/Dptf/Dxe/Dptf.inf
JasperLakePlatSamplePkg/Features/FastBoot/FastBootHandlerDxe/FastBootHandlerDxe.inf
JasperLakePlatSamplePkg/Features/FastBoot/FastBootSetupDxe/FastBootSetupDxe.inf
JasperLakePlatSamplePkg/Features/Hsti/HstiResultDxe/HstiResultDxe.inf
JasperLakePlatSamplePkg/Features/I2c/I2cPlatformDxe/I2cPlatformDxe.inf
JasperLakePlatSamplePkg/Features/I2c/I2cTouchPanelDxe/I2cTouchPanelDxe.inf
JasperLakePlatSamplePkg/Features/Me/MeSmbiosUpdateConfigDxe/MeSmbiosUpdateConfigDxe.inf
JasperLakePlatSamplePkg/Features/MultiFv/DecompressFspsDxe/DecompressFspsDxe.inf
JasperLakePlatSamplePkg/Features/MultiFv/DecompressFvMain2Dxe/DecompressFvMain2Dxe.inf
JasperLakePlatSamplePkg/Features/OverClocking/OverClockInit/DxeOverClock.inf
JasperLakePlatSamplePkg/Features/OverClocking/OverClockInit/PeiOverClock.inf
JasperLakePlatSamplePkg/Features/OverClocking/OverclockInterface/OverClockSmiHandler.inf
JasperLakePlatSamplePkg/Features/OverClocking/OverclockInterface/OverclockInterface.inf
JasperLakePlatSamplePkg/Features/Pep/Smm/PepBccdSmm.inf
JasperLakePlatSamplePkg/Features/PlatformStatusCodeHandler/Pei/PlatformStatusCodeHandlerPei.inf
JasperLakePlatSamplePkg/Features/PlatformStatusCodeHandler/RuntimeDxe/PlatformStatusCodeHandlerRuntimeDxe.inf
JasperLakePlatSamplePkg/Features/PlatformStatusCodeHandler/Smm/PlatformStatusCodeHandlerSmm.inf
JasperLakePlatSamplePkg/Features/Smbios/SmbiosMiscDxe/SmbiosMiscDxe.inf
JasperLakePlatSamplePkg/Features/Smbios/SmbiosTpmDeviceInfo/SmbiosTpmDeviceInfo.inf
JasperLakePlatSamplePkg/Features/Tcg/TcgSetupDxe/TcgSetupDxe.inf
JasperLakePlatSamplePkg/Features/TrustedDeviceSetup/TrustedDeviceSetup.inf
JasperLakePlatSamplePkg/Features/UiApp/UiApp.inf
JasperLakePlatSamplePkg/Features/Usb/UsbDeviceDxe/UsbDeviceDxe.inf
JasperLakePlatSamplePkg/Features/UsbTypeC/UsbTypeCDxe/UsbTypeCDxe.inf
JasperLakePlatSamplePkg/Features/VTd/PlatformVTdInfoSamplePei/PlatformVTdInfoSamplePei.inf
JasperLakePlatSamplePkg/Features/VTd/PlatformVTdSampleDxe/PlatformVTdSampleDxe.inf
JasperLakePlatSamplePkg/FspWrapper/Library/PeiFspWrapperHobProcessLib/PeiFspWrapperHobProcessLib.inf
JasperLakePlatSamplePkg/FspWrapper/Library/PeiFspWrapperPlatformLib/PeiFspWrapperPlatformLib.inf
JasperLakePlatSamplePkg/Library/DxeFirmwareVersionInfoLib/DxeFirmwareVersionInfoLib.inf
JasperLakePlatSamplePkg/Library/DxeHidI2cPlatformSupportLib/DxeHidI2cPlatformSupportLib.inf
JasperLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerHiiFreeLib.inf
JasperLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerLib.inf
JasperLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxePolicyUpdateLib.inf
JasperLakePlatSamplePkg/Library/DxeSmmAcpiCustomLib/DxeSmmAcpiCustomLib.inf
JasperLakePlatSamplePkg/Library/DxeSpiFlashCommonLib/DxeSpiFlashCommonLib.inf
JasperLakePlatSamplePkg/Library/PeiBootGuardEventLogLib/PeiBootGuardEventLogLib.inf
JasperLakePlatSamplePkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfigLib.inf
JasperLakePlatSamplePkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfigLibFsp.inf
JasperLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiPolicyDebugLib.inf
JasperLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiPolicyDebugLibFsp.inf
JasperLakePlatSamplePkg/Library/PeiPolicyInitLib/PeiPolicyInitLib.inf
JasperLakePlatSamplePkg/Library/PeiPolicyInitLib/PeiPolicyInitLibFsp.inf
JasperLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
JasperLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
JasperLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
JasperLakePlatSamplePkg/Library/PeiWdtAppLibNull/PeiWdtAppLibNull.inf
JasperLakePlatSamplePkg/Platform/BiosInfoChecker/BiosInfoChecker.inf
JasperLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlug.inf
JasperLakePlatSamplePkg/Platform/PciPlatform/Dxe/PciPlatform.inf
JasperLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.inf
JasperLakePlatSamplePkg/Platform/SmbiosPlatformInfo/SmbiosPlatformInfo.inf
JasperLakePlatSamplePkg/Platform/SpiFvbService/SpiFvbServiceDxe.inf
JasperLakePlatSamplePkg/Platform/SpiFvbService/SpiFvbServiceSmm.inf
JasperLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.inf
JasperLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.inf
JasperLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMemFsp.inf
JasperLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.inf
JasperLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedSmm/PlatformInitAdvancedSmm.inf
JasperLakePlatSamplePkg/PlatformInitAdvanced/PolicyInitAdvancedDxe/PolicyInitAdvancedDxe.inf
JasperLakePlatSamplePkg/PlatformPkg.dec
JasperLakePlatSamplePkg/Setup/Setup.inf
JasperLakePlatSamplePkg/Sio/Nct6776fHwMonDxe/Nct6776fHwMon.inf
JasperLakePlatSamplePkg/Sio/NuvotonNct6776fDxe/NuvotonNct6776f.inf
JasperLakePlatSamplePkg/Vtio/Dxe/VtioDxe.inf

================================================================================ 
Commit: 47f1c1b4ca5ed3d4bdef8f34f9a63f0f82913f46 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 10:06:55 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2262_00

Original commit date: Tue Jun 23 21:02:29 2020 -0700
Change-Id: I990301208f4e0e757ea8424285bfb6d98fb57fe7
Original commit hash: be5feb3f9da88d2f31f8ff29c7a35e91f37e5eb3

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f14d29ce10aa1e1a1977a81e95d0a27b93b05d9f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 10:06:50 2020 +0530 
-------------------------------------------------------------------------------- 
NPK ISTOT timeout after "Active Processor Cores" is set to 1

Remove force ACRO_ON is required when TraceHub is disabled.

Original commit date: Fri Jun 12 16:45:06 2020 +0800
Change-Id: I2e90c971fa1d4b6d838ba888b4a299b81bb99d2e
Original commit hash: 99bb36c47cd49257a8bcfc9800572b87efc1c4d0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/JslPch/IncludePrivate/Library/PmcSocLib.h
ClientOneSiliconPkg/Fru/JslPch/LibraryPrivate/PeiDxeSmmPmcSocLib/PeiDxeSmmPmcSocLib.c
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Library/PmcPrivateLib.h
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiDxeSmmPchTraceHubLib/PeiDxeSmmPchTraceHubLib.c
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiDxeSmmPchTraceHubLib/PeiDxeSmmPchTraceHubLib.inf

================================================================================ 
Commit: 300c600fa29b28660dd969dafbb6423732027629 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 10:06:40 2020 +0530 
-------------------------------------------------------------------------------- 
ClientCommonPkg/Universal/PlatformStatusCodeHandler: Retire it.

Impact Platforms: ADL, JSL, RKL, MTL

Original commit date: Thu Jun 18 21:17:11 2020 +0800
Change-Id: Ifafb8693dceec2f3e184155331839f74d01128dc
Original commit hash: 0b4844c3269ef90fe7773e21dd5c7cd5fa997aa8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/ClientCommonPkg.dec
ClientCommonPkg/Include/Library/BeepLib.h
ClientCommonPkg/Include/Library/PlatformBeepMapLib.h
ClientCommonPkg/Include/Library/PlatformPostCodeMapLib.h
ClientCommonPkg/Library/BasePlatformBeepMapLib/BasePlatformBeepMapLib.c
ClientCommonPkg/Library/BasePlatformBeepMapLib/PlatformStatusCodesInternal.h
ClientCommonPkg/Library/BasePlatformPostCodeMapLib/BasePlatformPostCodeMapLib.c
ClientCommonPkg/Library/BasePlatformPostCodeMapLib/PlatformStatusCodesInternal.h
ClientCommonPkg/Universal/PlatformStatusCodeHandler/Pei/BeepStatusCodeWorker.c
ClientCommonPkg/Universal/PlatformStatusCodeHandler/Pei/PlatformStatusCodeHandlerPei.c
ClientCommonPkg/Universal/PlatformStatusCodeHandler/Pei/PlatformStatusCodeHandlerPei.h
ClientCommonPkg/Universal/PlatformStatusCodeHandler/Pei/PlatformStatusCodeHandlerPei.inf
ClientCommonPkg/Universal/PlatformStatusCodeHandler/Pei/PostCodeStatusCodeWorker.c
ClientCommonPkg/Universal/PlatformStatusCodeHandler/Pei/SerialStatusCodeWorker.c
ClientCommonPkg/Universal/PlatformStatusCodeHandler/RuntimeDxe/BeepStatusCodeWorker.c
ClientCommonPkg/Universal/PlatformStatusCodeHandler/RuntimeDxe/PlatformStatusCodeHandlerRuntimeDxe.c
ClientCommonPkg/Universal/PlatformStatusCodeHandler/RuntimeDxe/PlatformStatusCodeHandlerRuntimeDxe.h
ClientCommonPkg/Universal/PlatformStatusCodeHandler/RuntimeDxe/PlatformStatusCodeHandlerRuntimeDxe.inf
ClientCommonPkg/Universal/PlatformStatusCodeHandler/RuntimeDxe/PostCodeStatusCodeWorker.c
ClientCommonPkg/Universal/PlatformStatusCodeHandler/RuntimeDxe/SerialStatusCodeWorker.c
ClientCommonPkg/Universal/PlatformStatusCodeHandler/Smm/BeepStatusCodeWorker.c
ClientCommonPkg/Universal/PlatformStatusCodeHandler/Smm/PlatformStatusCodeHandlerSmm.c
ClientCommonPkg/Universal/PlatformStatusCodeHandler/Smm/PlatformStatusCodeHandlerSmm.h
ClientCommonPkg/Universal/PlatformStatusCodeHandler/Smm/PlatformStatusCodeHandlerSmm.inf
ClientCommonPkg/Universal/PlatformStatusCodeHandler/Smm/PostCodeStatusCodeWorker.c
ClientCommonPkg/Universal/PlatformStatusCodeHandler/Smm/SerialStatusCodeWorker.c
ClientOneSiliconPkg/Library/TraceHubStatusCodeHandlerLib/PeiTraceHubStatusCodeHandlerLib.c
ClientOneSiliconPkg/Library/TraceHubStatusCodeHandlerLib/PeiTraceHubStatusCodeHandlerLib.inf
ClientOneSiliconPkg/Library/TraceHubStatusCodeHandlerLib/RuntimeDxeTraceHubStatusCodeHandlerLib.c
ClientOneSiliconPkg/Library/TraceHubStatusCodeHandlerLib/RuntimeDxeTraceHubStatusCodeHandlerLib.inf
ClientOneSiliconPkg/Library/TraceHubStatusCodeHandlerLib/SmmTraceHubStatusCodeHandlerLib.c
ClientOneSiliconPkg/Library/TraceHubStatusCodeHandlerLib/SmmTraceHubStatusCodeHandlerLib.inf
JasperLakeBoardPkg/BoardPkg.dsc
JasperLakeBoardPkg/BoardPkg.fdf
JasperLakeBoardPkg/BoardPkgConfig.dsc
JasperLakeBoardPkg/BoardPkgConfigDefault.dsc
JasperLakeBoardPkg/BoardPkgPcd.dsc
JasperLakePlatSamplePkg/Library/BaseDebugLibAllDebugPort/BaseDebugLibAllDebugPort.inf
JasperLakePlatSamplePkg/Library/BeepLib/BeepLib.inf
JasperLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c
JasperLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.inf

================================================================================ 
Commit: f63e4eae3234d41e98fc93e8a80e3d7e3bdfcee1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 10:06:10 2020 +0530 
-------------------------------------------------------------------------------- 
[JSL][Title]: Enabling Time Stamp Protocol support.

[Feature Description]: Enabling EDK2 Time Stamp Protocol Support.
[Impacted Platform]: JSL

Original commit date: Tue Jun 23 13:49:30 2020 +0530
Change-Id: Ib73d529144a4fc7f2f76c183b7e54da85a3c39f1
Original commit hash: 66d64c1f6a54a24ed39853ff19411f3cfb78d161

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BoardPkg.dsc
JasperLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 4636fcb6a28b93ae124d1ad5ebc55a501bf98da0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 10:06:07 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/PeiUsb2PhyLib: PHY version specific programming

Original commit date: Tue Apr 7 17:02:53 2020 +0200
Change-Id: Ib2f62e8fcd5519a2f23fe4772b5dfca55dd81afd
Original commit hash: 5226db6d10f52352762d6d751f980c93919bb756

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Usb/IncludePrivate/Library/Usb2PhyLib.h
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiExternalUsb2PhyLib/ExternalUsb2PhyLib.c
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsb2PhyLib/Usb2PhyLib.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchUsb.c

================================================================================ 
Commit: df492efdb1a71f5aedca3e5f69878774fec558c8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 10:05:50 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/GPIO: Update ISH GP Pinmux

Original commit date: Mon Jun 22 14:23:46 2020 +0200
Change-Id: I7f8539ad4505f5ab297325a9d6e130e5ac49fce7
Original commit hash: d89ccdd4e5b4c312fbb136c6bd9d4f95ee255986

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Pins/GpioPinsVer2Lp.h
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer2.c

================================================================================ 
Commit: b871f07be9f53901c450f13a092c7262b47fbdc6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 10:05:48 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/GPIO: Update ISH I2C Pinmux

Original commit date: Mon Jun 22 13:47:08 2020 +0200
Change-Id: I89a70695e2f27442c63450aa9d53f37b26f6bac8
Original commit hash: 7b38b6934a1b5a4696de86d7e03d7e96b992e2cc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer2.c

================================================================================ 
Commit: 66147ea9dd6b1ea5ebc38838e2a3ea5eb9118eef 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 10:05:46 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/GPIO: Update ISH UART Pinmux

Original commit date: Mon Jun 22 13:28:56 2020 +0200
Change-Id: I85f1c0b84dc4da7b1270fd5d6650be2605991f4e
Original commit hash: 12bdcdb70e21828a20049856c8e5fc1908350710

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Pins/GpioPinsVer2Lp.h

================================================================================ 
Commit: 402603f50b2e24f4ac01a1fa536a4d937cab9646 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 10:05:44 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/GPIO: Update MIPI Pinmux

Original commit date: Mon Jun 22 12:50:26 2020 +0200
Change-Id: I19ae14b7e08fc7dc768788fbe3cf823c7a94139d
Original commit hash: baaa7f1fdd956f250566c4d9d9cd775083e9ed8a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer2.c

================================================================================ 
Commit: b06153cc2a53df3bbcd52e2b08044fb2c2e18c4e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 10:05:42 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/GPIO: Update SPI Pinmux

Original commit date: Mon Jun 22 11:32:15 2020 +0200
Change-Id: Ib6710bccc709270a02e509ee8156f1c76a04aaca
Original commit hash: 5df0e07391420eb282a0dc1a8d8e7390f003adf8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer2.c

================================================================================ 
Commit: 7e6d92bf3b53a44722ed1d756050eb25ee1d568b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 10:05:36 2020 +0530 
-------------------------------------------------------------------------------- 
JasperLakeBoardPkg: USB2 PHY parameters update

Original commit date: Tue Jun 16 13:08:33 2020 +0200
Change-Id: Id0a0225926b13ddcebec0855ac58844e6c5ab477
Original commit hash: 6db636529342c95314abb1b92d94c5d76a23d7cf

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/Include/Library/BoardConfigLib.h
JasperLakeBoardPkg/JasperLakeBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
JasperLakeBoardPkg/Library/PeiBoardConfigLib/PchUsb2PhyTuningTable.c

================================================================================ 
Commit: b87b067f41a8c264c3d1c2d91ed4c1564643202f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 10:05:19 2020 +0530 
-------------------------------------------------------------------------------- 
ClientMaster: Avoid duplicate Lpi entries in LPIT

Original commit date: Sun Jun 21 15:30:05 2020 +0800
Change-Id: I876832fe8ff16e1bf02b0122b902990ec815238b
Original commit hash: 46d8db3d77655c5f39575c51bcba1c432a6113f7

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakePlatSamplePkg/Features/Acpi/AcpiTables/AcpiFeatures.c
JasperLakePlatSamplePkg/Features/Acpi/AcpiTables/Lpit/Lpit.act
JasperLakePlatSamplePkg/Features/Acpi/AcpiTables/Lpit/Lpit.h
JasperLakePlatSamplePkg/Setup/AcpiSetup.hfr

================================================================================ 
Commit: 4214846db3b11b75e20250fb9123d6bce693b597 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 10:05:14 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2261_00

Original commit date: Mon Jun 22 19:08:49 2020 -0700
Change-Id: Idb84a6607df7a0e5569ce4d4251590f930bfe129
Original commit hash: 0d90f215a6af766837ae63e9252a801298e068b4

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 952641b93effa1733c5c93e4e535fb1df6826083 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 10:05:11 2020 +0530 
-------------------------------------------------------------------------------- 
Adding PCIe _DSM for energy efficient destkop

Original commit date: Mon Jun 8 16:22:28 2020 +0800
Change-Id: Ied9c2817eb307c39d4600bf608a0eae9b3bdbbe0
Original commit hash: 52ba9e0ebfb1afc4ab01f622cd7d89bfca7a1375

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/AcpiTables/PchPcieCommon.asl
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/CpuPcieRp.asl
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/CpuPcieRpCommon.asl

================================================================================ 
Commit: dfeb03a6f2cc12d0d08e37b1fbc99d8a552d834c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 10:04:29 2020 +0530 
-------------------------------------------------------------------------------- 
[ME] Fix: Build error occurrs when ME_ENABLE is disabled

Original commit date: Tue Jun 16 11:54:20 2020 +0200
Change-Id: I6168d4a04432cf325aa995be393f61aa7d9ac1a0
Original commit hash: 38dc1941cb667afc5e86ee013ade988e11f41626

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/HeciMsgPeiLib.c

================================================================================ 
Commit: aa1716c1d96b4e6aba4c610a7ef873e9777e7bf4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 10:04:27 2020 +0530 
-------------------------------------------------------------------------------- 
Fix issue that SA config BIOS menu didn't reflect to real usage about PEG

Original commit date: Wed Jun 17 12:46:07 2020 +0800
Change-Id: I6539ba35bf0df8a9bb5bf61fc34d0e2512b9ef98
Original commit hash: 34985c013471c7584ec92afdea0e46241fa343bf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaAcpi.c

================================================================================ 
Commit: 5c76d9da114896fc39ab1600469fdfc8fcd2d1a5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 10:04:25 2020 +0530 
-------------------------------------------------------------------------------- 
Move core BIOS done message from MCA client(MCHI) to MKHI(Policy)

Changed the ME client for Core BIOS Done message

Original commit date: Mon Jun 15 13:53:25 2020 +0200
Change-Id: I36cdaf89eab51598b58e4343e4e15f703cc36bb7
Original commit hash: aadc807f902427ae9e28b6713588d407ba4a0c0b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/JslPch/DxeLib.dsc
ClientOneSiliconPkg/Include/Library/MeUtilsLib.h
ClientOneSiliconPkg/Include/MkhiMsgs.h
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/DxeMeLib.inf
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/HeciMsgDxeLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/MeDxeLibInternals.h
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsCommon.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsDxeSmmLib.c
JasperLakeFspPkg/JasperLakeFspPkg.dsc

================================================================================ 
Commit: 6c749ba10f9e4458526e00901db8415a28b61d8c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 10:04:22 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/PeiPchInitLib : Reverting PeiPchinitlib changes for now.

Original commit date: Mon Jun 22 13:33:32 2020 +0530
Change-Id: Iedf27ff1516492ce813d116d1d771a560749fc96
Original commit hash: 62cdae6c768273bf1a8f2990fe3816b84fb43558

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Ish/LibraryPrivate/PeiIshInitLib/PeiIshInitLibVer4.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibAdl.inf

================================================================================ 
Commit: 8301d3c02afb1a7b1fa833b2593f52ed96b7f1a1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 10:04:16 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Gen4 PCIe Equalization - initialization of query to PIPE registers

This change corrects programming for query to PIPE feature,
for projects that do not support Gen4.

Original commit date: Fri Jun 19 11:34:27 2020 +0200
Change-Id: I6e8e13f17bd7e98afb3b563f2e593de04fda9d5a
Original commit hash: 4f007f92ad71bab9e98967a4c6385868357a4af2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipEqLib.c

================================================================================ 
Commit: 2b96d7add8eaf24643e03da0b80e0bf4b3fe7f61 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 10:04:13 2020 +0530 
-------------------------------------------------------------------------------- 
MTL : Add VPU Device support

Original commit date: Sat Jun 13 19:20:13 2020 +0530
Change-Id: Ib023cb4046e5c63ebe6473bfe318cd7130a21be2
Original commit hash: 0c716faa6d4aa2f4956f4706a6011502e98c1b59

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/JslCpu/PeiLib.dsc
ClientOneSiliconPkg/Include/ConfigBlock/Vpu/VpuConfig.h
ClientOneSiliconPkg/Include/Library/VpuInfoLib.h
ClientOneSiliconPkg/Include/Ppi/SiPolicy.h
ClientOneSiliconPkg/IpBlock/Vpu/IncludePrivate/Library/PeiVpuInitLib.h
ClientOneSiliconPkg/IpBlock/Vpu/IncludePrivate/Library/PeiVpuPolicyLib.h
ClientOneSiliconPkg/IpBlock/Vpu/Library/PeiDxeSmmVpuInfoLib/VpuInfoLib.c
ClientOneSiliconPkg/IpBlock/Vpu/Library/PeiDxeSmmVpuInfoLib/VpuInfoLib.inf
ClientOneSiliconPkg/IpBlock/Vpu/LibraryPrivate/PeiVpuInitLib/PeiVpuInitLib.c
ClientOneSiliconPkg/IpBlock/Vpu/LibraryPrivate/PeiVpuInitLib/PeiVpuInitLib.inf
ClientOneSiliconPkg/IpBlock/Vpu/LibraryPrivate/PeiVpuInitLibNull/PeiVpuInitLibNull.c
ClientOneSiliconPkg/IpBlock/Vpu/LibraryPrivate/PeiVpuInitLibNull/PeiVpuInitLibNull.inf
ClientOneSiliconPkg/IpBlock/Vpu/LibraryPrivate/PeiVpuPolicyLib/PeiVpuPolicyLib.c
ClientOneSiliconPkg/IpBlock/Vpu/LibraryPrivate/PeiVpuPolicyLib/PeiVpuPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Vpu/LibraryPrivate/PeiVpuPolicyLibNull/PeiVpuPolicyLibNull.c
ClientOneSiliconPkg/IpBlock/Vpu/LibraryPrivate/PeiVpuPolicyLibNull/PeiVpuPolicyLibNull.inf
ClientOneSiliconPkg/Library/PeiSiPolicyLib/PeiSiPolicyLib.c
ClientOneSiliconPkg/Library/PeiSiPolicyLib/PeiSiPolicyLib.inf
ClientOneSiliconPkg/Library/PeiSiPolicyLib/PeiSiPolicyLibrary.h
JasperLakeFspPkg/JasperLakeFspPkg.dsc

================================================================================ 
Commit: f5ee92b380f3177823d7c03a09974f692bd45d7a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 10:04:08 2020 +0530 
-------------------------------------------------------------------------------- 
[ADL] Program the Cpu DMI registers as per BWG SIP17 Rev 1.2

Original commit date: Tue Jun 16 01:56:51 2020 +0530
Change-Id: I57b90280a8bc73ad2e1ecdcbf3f918295fe922c9
Original commit hash: a027f6fc48a997085601de778f8d48a2cdaba000

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer2/PeiCpuDmi16.c

================================================================================ 
Commit: 224c0f38d4cc8e99c5be0e48c41b153d89cb44f1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 10:03:59 2020 +0530 
-------------------------------------------------------------------------------- 
DGR: [ADL] State Save PCD flag to TRUE and added Test menu option

Updated DGR State Save Protection PCD Flag to TRUE.
Added Test Menu option to State save support with default disabled.

Original commit date: Mon Jun 15 23:41:31 2020 +0530
Change-Id: Iaac73ae1c7be0249a24edd8c9fac9b9f7c2a579e
Original commit hash: 2c45f7668eb25d4e6629e13eddf7ff4e511ab71d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/Protocol/CpuPolicyProtocol.h
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.c

================================================================================ 
Commit: fd9e99077389649bd9d967d2d69919ca7e594567 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 10:03:57 2020 +0530 
-------------------------------------------------------------------------------- 
ADL Platform IOTG , new SKU added

Original commit date: Thu Jun 18 22:56:40 2020 +0530
Change-Id: I9374efbbd6bf516c40e9cf60c1708e999f6d0b47
Original commit hash: 78c37e203c036c9dc0c49b7bc04129800a5dd186

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/CpuPowerMgmt.h

================================================================================ 
Commit: 2ba6ff94becc1666c9045fa1d169f20e80bcd2e0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 10:03:48 2020 +0530 
-------------------------------------------------------------------------------- 
Restore the setting of StatusCodeUseSerial and StatusCodeUseMemory

Impact Platforms: ADL, JSL, RKL, MTL

Original commit date: Mon Jun 15 15:18:56 2020 +0800
Change-Id: Ic0eb64397727c7a250b66bc0f9234858c6c82cda
Original commit hash: f6deb92bcf168a309fd79af81d9129b6f1669c05

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BoardPkgPcd.dsc

================================================================================ 
Commit: a44f47bc5ca1bfa5f13e2bc99f77f77be97204ce 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 10:03:46 2020 +0530 
-------------------------------------------------------------------------------- 
Issue Fix: Hang in FSP-M

Original commit date: Thu Jun 18 16:47:42 2020 +0530
Change-Id: I9835397c1459f9c4311f677917da2b9dc99ca5c0
Original commit hash: 93269d9ab9603789986c61ac2975c91e8078d559

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Graphics/Gen12/GraphicsConfig.h
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsDisableInitLib/PeiGraphicsDisableInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen12/PeiGraphicsInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsPolicyLibGen12/PeiGraphicsPolicyLib.c
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/SaInit.c

================================================================================ 
Commit: 992050d48ac48f41419814be5193e3e406d32ab4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 10:03:38 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2257_00

Original commit date: Sun Jun 21 18:50:04 2020 -0700
Change-Id: I7c3093edb7a8f9dddc1f2de6a55f242e9f9eb6c3
Original commit hash: 52875eb1e700024fedff828eb975f660117c416d

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 6f83157193988901f4f5ad6cb5b7cc5ca6ce9c83 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 10:03:35 2020 +0530 
-------------------------------------------------------------------------------- 
Remove PCD setting of StatusCodeUseSerial and StatusCodeUseMemory

Since the PCD type of StatusCodeUseSerial StatusCodeUseMemory will be
changed, so remove the setting in .dsc files to use the default setting.

Impact Platforms: ADL, JSL, RKL, MTL

Original commit date: Mon Jun 15 12:05:43 2020 +0800
Change-Id: I9d0a449eafac40d4b90b6fb74507187877571bfc
Original commit hash: bec05180bb804049424100ad061c5dccb0b1d374

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BoardPkg.dsc
JasperLakeBoardPkg/BoardPkgConfig.dsc
JasperLakeBoardPkg/BoardPkgPcd.dsc

================================================================================ 
Commit: 6ae0412454083bfedc5386ed9ab97a1a3affc95c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 10:03:26 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2256_00

Original commit date: Sat Jun 20 19:48:44 2020 -0700
Change-Id: I74aba59f3a5484077cbf1bce3477c938f0b4daec
Original commit hash: 7d3322f7d029300b38b6695573753a6c973954aa

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 8c2bfb18673c2eed03ebdac00c80046f47a0147c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 10:03:09 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2255_00

Original commit date: Fri Jun 19 19:00:50 2020 -0700
Change-Id: I6656b2069b71547c300831dfe56f489dc44f2e89
Original commit hash: 4fa8a44553a9c2b862496c1076a45bf4ba3a05ff

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: c5a94a6efbbd643cf8e83ef82aa95a33051e2ce6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 10:02:40 2020 +0530 
-------------------------------------------------------------------------------- 
Atom core over-voltage control support.

Adding support for Atom core over-voltage controls.

Original commit date: Mon Jun 15 16:39:00 2020 -0700
Change-Id: I5b636677eb2b485bd3b66781cb46516e0652f82b
Original commit hash: 8b9f36972bcb1ac38eb15ac08bc4e556c343c96f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Overclocking/OverclockingConfig.h
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcPolicyLib/PeiOcPolicyLib.c

================================================================================ 
Commit: b9cb01025d3b3dba924f7c501154fa30cea4c53b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 10:02:37 2020 +0530 
-------------------------------------------------------------------------------- 
ServerSiliconPkg/Iio: DMI Max Payload Size redesign

Original commit date: Mon Jun 1 14:22:51 2020 +0200
Change-Id: I927abd8fe85ec37c05d60acc00b21747d47b1ecc
Original commit hash: 9f4d637b5b259e55850ae94e066e8a7cb6eb6e05

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/PchDmi17Regs.h
ClientOneSiliconPkg/Include/Register/PchDmiRegs.h
ClientOneSiliconPkg/IpBlock/PchDmi/IncludePrivate/Library/PeiPchDmiLib.h
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PeiPchDmiLib.c

================================================================================ 
Commit: df8e50b149eea9bbd0fd86faba7e02506a0830be 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 10:02:20 2020 +0530 
-------------------------------------------------------------------------------- 
[MTL] BIOS Assert after changing MTL CPUID & Device id.

This is W/A added for simics BIOS boot after changing MTL CPUID & Device id.

Original commit date: Fri Jun 19 10:33:11 2020 +0530
Change-Id: I891fe307fe7bf4a27e403ff06dc81049c6e68ddb
Original commit hash: 5e6774eeab6e3b93fc329a88e3759488ac236c3c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibMtl.c
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PeiDxeSmmPchInfoLibMtl.inf

================================================================================ 
Commit: 3b3a3027f912d2433df532c5f5257891b1b5e3d2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 10:02:16 2020 +0530 
-------------------------------------------------------------------------------- 
[C1S][IPU] ACPI interface for IMG Clock Output Control refactoring

Original commit date: Tue May 12 15:40:19 2020 +0200
Change-Id: I28a37aa1b3386fe79ecc1a3794a0024dbee04b9f
Original commit hash: 2f57fd905bf7557560acb5353110f1912a8812fe

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/JslPch/Include/AcpiTables/Dsdt/IsClkJsl.asl
ClientOneSiliconPkg/Fru/JslPch/Include/AcpiTables/Dsdt/PchFru.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/Pch.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchClockControl.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/Pmc.asl
ClientOneSiliconPkg/Pch/Include/Register/PchRegsClk.h
JasperLakeBoardPkg/Acpi/AcpiTables/Dsdt/IpuImgClkDsm.asl

================================================================================ 
Commit: 46429361ab97acab6704aaa85a9a314d7d7328dd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 10:02:11 2020 +0530 
-------------------------------------------------------------------------------- 
Program 324Mhz/326.4Mhz display cdclk frequency in iGfx options

Original commit date: Tue Jun 9 17:40:22 2020 +0530
Change-Id: I62b2321377b03d3843024adbe52222aa9f878e71
Original commit hash: cf834090285fdc158d4c3e3872bbfa9547ebe579

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Graphics/Gen12/GraphicsConfig.h
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen12/PeiDisplayInitLib.c

================================================================================ 
Commit: 3d191d723c75c41405fe423d8f91a0af73308835 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 10:01:43 2020 +0530 
-------------------------------------------------------------------------------- 
[ADL] Implemented SPD5 Hub Support.

Original commit date: Fri Jun 12 20:41:27 2020 -0700
Change-Id: I53b340d5b0d430e2672580123dcf8d3aebef45bc
Original commit hash: 874bb920b1b8ce39b7bf2487ce55bd8d1c79f97b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Smbus/LibraryPrivate/PeiSmbusLib/PeiSmbusLib.c

================================================================================ 
Commit: 9f79cf83e4058f034226cf1901929dd6e358f611 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 10:01:40 2020 +0530 
-------------------------------------------------------------------------------- 
[RKL] Fixed : Display Audio is not enumerating in OS with NVIDIA D18Q dGFX card  in 3*  config

Original commit date: Thu Jun 18 19:20:41 2020 +0530
Change-Id: I169739339d48820e4fc4155477e7f1c81808a683
Original commit hash: 5ecee2f8164ad7dee4c9b1d5fc99c2f9f326aa0d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/CpuPcieRp.asl

================================================================================ 
Commit: a7854127a29c37a28b29b70818668440e22bf446 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 10:01:30 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2254_00

Original commit date: Thu Jun 18 19:02:30 2020 -0700
Change-Id: Ia6f850fd4322ba758ce34e2b5b9883786782cd63
Original commit hash: 797a8787fcd2910f8a0eefb6a7f085bdd41352f1

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 0e0d8202af01e85a5d04f6d6610fc015c822804f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 10:00:58 2020 +0530 
-------------------------------------------------------------------------------- 
[RKL] [TGL] : Issue fix: SUT getting hang with POST code 0016 with EDK 11 BIOS

Original commit date: Wed Jun 17 22:12:48 2020 +0530
Change-Id: I5e6a39975e8366d09749b36f8d33b3d74f4a6f10
Original commit hash: e00462da1d894feb55aa546f440017ca34779255

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer2/PeiCpuDmi16.c

================================================================================ 
Commit: 160b3ec41bffd81fe8cb11476bd7ab1cec9e8f6d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 10:00:44 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Add Gen4 PCIe Equalization

Original commit date: Thu Jun 18 12:19:18 2020 +0200
Change-Id: Ib9890bcb0e4e51385f1184aa8272c8af7c51d43d
Original commit hash: eb2f95841decb189529e395ba59cf83c66b90905

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/PchPcieRpRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c

================================================================================ 
Commit: ba1705771b592a1d952f93b11a61492afab87186 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 10:00:41 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Scs: Move SCS ASL code clean up.

Original commit date: Fri Jun 12 11:32:23 2020 +0200
Change-Id: I5a34a493efee2906ee4d48119f9143f65b5560b4
Original commit hash: f79c8ae5cad6e9d3cc67131f2e138e18b0d5c051

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/JslPch/Include/AcpiTables/Dsdt/PchFru.asl
ClientOneSiliconPkg/IpBlock/Scs/AcpiTables/ScsEmmc.asl
ClientOneSiliconPkg/IpBlock/Scs/AcpiTables/ScsSdCard.asl
ClientOneSiliconPkg/IpBlock/Scs/IncludePrivate/Register/ScsRegs.h
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/Pch.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchScs.asl

================================================================================ 
Commit: a46fb9222c4f01f97e1e02be757efa37472bce51 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 10:00:39 2020 +0530 
-------------------------------------------------------------------------------- 
[C1S] Unique Platform Id DisableEnable

Added new Heci messages to support Unique Platform Id feature

Original commit date: Fri May 22 12:24:41 2020 +0200
Change-Id: I8b5de23952f56bf610bac81542cfb7be07eadcb2
Original commit hash: c400c130fcaba60b64c3c4fa047370c5da251203

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/CoreBiosMsg.h
ClientOneSiliconPkg/Include/Library/DxeMeLib.h
ClientOneSiliconPkg/Include/UpidMsgs.h
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/HeciMsgDxeLib.c

================================================================================ 
Commit: 1d173f01714d9385cf232c64f669a07aa5664759 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 10:00:35 2020 +0530 
-------------------------------------------------------------------------------- 
HeciSendWithAck not handling response buffer

Fixed HeciSendWithAck wrapper to return the correct buffer.

Original commit date: Fri Jun 12 16:20:50 2020 +0200
Change-Id: I4bacf1ded64f4cdb50e085983754542f385ee320
Original commit hash: c39867abe5765fba502cbb79b1d9bdfb8e02c729

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/MePolicyPeiLib.c

================================================================================ 
Commit: d328d35ddfcb01ec7f70967bd8ec245bb84c7696 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 10:00:34 2020 +0530 
-------------------------------------------------------------------------------- 
MTL : LPSS BIOS support for MTL

Added Serial IO Private Lib Version 6 with
Device ID Support for MTL

Original commit date: Wed Jun 17 13:12:10 2020 +0530
Change-Id: I7b7184b3058fb65af3b02d06bddea010cbe41332
Original commit hash: 182c6974708dc4632a623ff2a058936b5462cb25

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/SerialIo/IncludePrivate/Register/SerialIoRegsVer6.h
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/PeiDxeSmmSerialIoPrivateLibVer6.inf
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibI2cVer6.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibSpiVer6.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibUartVer6.c
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibMtl.c

================================================================================ 
Commit: e730d913adb0dc733c8d42e21721a9016c7c7fcc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 10:00:23 2020 +0530 
-------------------------------------------------------------------------------- 
Issue fix: HSTI failed with log "Unexpected Status: P2SB Mask Unlocked"

Original commit date: Thu Jun 18 12:12:45 2020 +0800
Change-Id: I1e66b121d8e0059cc774b39e4cb418be43e37127
Original commit hash: d7ec071bc43976832fff2a86cc7391a984c1f9f9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/P2sb/LibraryPrivate/PeiP2sbPrivateLib/PeiP2sbPrivateLib.c
ClientOneSiliconPkg/IpBlock/P2sb/LibraryPrivate/PeiP2sbPrivateLib/PeiP2sbPrivateLibVer1.c
ClientOneSiliconPkg/IpBlock/P2sb/LibraryPrivate/PeiP2sbPrivateLib/PeiP2sbPrivateLibVer3.c

================================================================================ 
Commit: 6ddf8588d9e735a9f53f300a78137d979b3bcb4b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 10:00:16 2020 +0530 
-------------------------------------------------------------------------------- 
Intel/RocketLakeFspPkg: FSP Build date missing from platform information with BIOS V1222

Original commit date: Tue Jun 16 19:16:49 2020 +0800
Change-Id: I15fa52ec49f01cbccdc089c75ebf8c0a64188ce9
Original commit hash: 14227f5fe825904cfb5dff6546e1fe85828bb012

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeFspPkg/BuildFv.cmd
JasperLakeFspPkg/BuildFv.sh
JasperLakeFspPkg/FspHeader/FspHeader.aslc

================================================================================ 
Commit: 2a5c15c3e382980a5549d5ce0e29e1707c8dd96e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 10:00:13 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/Graphics : Fix: _BCL returns NULL for DD1F device.

Original commit date: Wed Jun 17 11:38:50 2020 +0530
Change-Id: I08d56779255fa061b1f2e2d0ab72bbf6a6509c99
Original commit hash: c6a41d0016c271ae80c76cb239bc0e87ca7cf457

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Graphics/AcpiTables/Igfx.asl

================================================================================ 
Commit: 1dc088f923245d3ef4581aee5f175594e6c37edc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 10:00:07 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2253_01

Original commit date: Wed Jun 17 20:32:10 2020 -0700
Change-Id: Ifa74a428675f1669646c4be69aa502a846ad9ece
Original commit hash: 26482ca7eb136c09de4eca0c87a7568a64a39139

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 82183000d166b754e3386a07478c765172b92a9f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 10:00:01 2020 +0530 
-------------------------------------------------------------------------------- 
[RKL][ADL][JSL] No buffer for mCpuInfo in the ClientOneSiliconPkg\Cpu\CpuInit\Dxe\CpuInitDxe.c

Allocate a buffer for mCpuInfo

Original commit date: Mon Jun 15 16:31:58 2020 +0800
Change-Id: Ia809a8a9898d3da29754f6a06ca9f107d4ed9fe2
Original commit hash: 748f63858b4413e1263282f5d8fbf2913f51d2e3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.c

================================================================================ 
Commit: 39bf85e172e6de4ddeee4389dcf0386f03c4ea1d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:59:40 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/Vmd: Correction for remapped drive getting unmapped.

Original commit date: Fri Jun 12 11:54:10 2020 -0700
Change-Id: I47af2f9fe228e70b69f7689f033f82e24a2e5f94
Original commit hash: 18aad89f138b556927e898e0a492fe6d518ef530

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Vmd/LibraryPrivate/PeiVmdInitLib/PeiVmdInit.c

================================================================================ 
Commit: 89402feea7af30bd71e8a682f12f5c74b86fecd1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:59:37 2020 +0530 
-------------------------------------------------------------------------------- 
[ADL]:  MKTME Fuse disabled parts hit #GP fault during boot

This is a fix to the ADL PO workaround.

Original commit date: Mon Jun 15 19:51:42 2020 -0700
Change-Id: I87b4a40921e9fb3d4091570e38a88890386cf21d
Original commit hash: 621f276610ca1de4357614b500ed544bf9af1fdc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Tme/LibraryPrivate/MkTmeLib/MkTmeLib.c

================================================================================ 
Commit: e4d4776bb8d419b8e8ebe60bde9e45d20487bfe9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:59:21 2020 +0530 
-------------------------------------------------------------------------------- 
Revert "AlderlakePlatSamplePkg/Tools: Update iASL to latest version"

This reverts commit d29314a60346f29f18a35ec500f82c111d34c385.

Original commit date: Wed Jun 17 02:53:45 2020 -0700
Change-Id: I8188b493d5a7bf3a04e59f7f1015fbe71ab2ca31
Original commit hash: c004decfa4f12d2d22cee6900e39c0b5e6d19619

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/HybridGraphics/AcpiTables/Pch/HgRpSsdt.asl

================================================================================ 
Commit: 695f51a2ab528bc10c9f0e02f9d09db4a1488b05 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:59:16 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2253_00

Original commit date: Wed Jun 17 02:53:05 2020 -0700
Change-Id: Icfeaf8e84d19fe006cc3bb089f1f7d75910e2969
Original commit hash: ce5d357c7d5c5fe36ff726a188c344618a3f9c21

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 36014db5ac52785a3b3df0479d49fc5feb9d10ab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:59:06 2020 +0530 
-------------------------------------------------------------------------------- 
[JSL REV2] EDK Shell is first boot priority by default with eMMC storage device

 - This is Temporary WA for this Sighting and it will be revert after gets fix.

Hsd-es-id: 16011286820
Original commit date: Tue Jun 16 23:31:52 2020 +0530
Change-Id: I12a8a1d471d9567cf0dff6e18b2038d81a458841
Original commit hash: 01144a302e3c04f2ca31e7f6ba60b6eb88d5b1c1

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakePlatSamplePkg/Library/DxePlatformBootManagerLib/PlatformBootOption.c

================================================================================ 
Commit: df4381bc05eceecc13c77066c488b2933621cfa0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:59:04 2020 +0530 
-------------------------------------------------------------------------------- 
[C1S][JSL]: Pcie coefficient list changes for all Gen3 ports as follows

                  List                   |   Default  |   New   |
-----------------------------------------------------------------
pch.pcies.ports.cfg.rtpcl1.rtprecl0pl0   |    6       |    10   |
pch.pcies.ports.cfg.rtpcl1.rtpostcl0pl1  |    8       |    10   |
pch.pcies.ports.cfg.rtpcl1.rtprecl1pl2   |    6       |     8   |
pch.pcies.ports.cfg.rtpcl1.rtpostcl1pl3  |   12       |     8   |
pch.pcies.ports.cfg.rtpcl1.rtprecl2pl4   |    8       |     6   |
pch.pcies.ports.cfg.rtpcl2.rtpostcl2pl5  |    8       |    12   |

Hsd-es-id: 16011285671
Original commit date: Wed Jun 17 11:24:32 2020 +0530
Change-Id: I854e82f2acedb92e1a1dd0e5473a04967ce1af6f
Original commit hash: 08f4b07e5e06cbb4355acf9b98e5b6e1d60b3b55

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitVer1.c

================================================================================ 
Commit: 5d2c3dd4545184db50cf37cabfba2f9f7f1bde09 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:59:02 2020 +0530 
-------------------------------------------------------------------------------- 
[JSL] To resolve the KW issues for JasperLakeplatsamplPkg and JasperLakeBoardPkg

1.Sizeof related error in UiApp application. modified with correct calculating size

Hsd-es-id:1609902468
Original commit date: Wed Jun 17 11:12:31 2020 +0530
Change-Id: I52554874e055e7879fa0cf7f59e979b173f77907
Original commit hash: 126cbecb5a6dd974a68b90882843e5e7e334e917

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakePlatSamplePkg/Features/UiApp/BootMaint/ConsoleOption.c
JasperLakePlatSamplePkg/Features/UiApp/BootMaint/UpdatePage.c

================================================================================ 
Commit: fbabddf52b2c47eeac2c304c92f9437d62d5506a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:58:53 2020 +0530 
-------------------------------------------------------------------------------- 
[ADL-P][VP_chassis]: SUT boot failed with BSOD when using FSP_EXT_REL build.

Fix include wrong gpio asl code.

Hsd-es-id: 1508054096
Original commit date: Mon Jun 15 14:47:32 2020 +0800
Change-Id: If2d1b80f3870231a6f464074fef16202de8bf92b
Original commit hash: cffb4bb0c6b1cb98dc9dbb129084a944a7e269d2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/Pch.asl

================================================================================ 
Commit: 09988966ea11712b1f993ba13c62c232ca846fc5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:58:51 2020 +0530 
-------------------------------------------------------------------------------- 
ClientCommonPkg/Library/BaseSerialPortParameterLibPcd: Move it.

In order to retire ClientCommonPkg, move the following to PlatSamplePkg:
  ClientCommonPkg/Library/BaseSerialPortParameterLibPcd/*
  ClientCommonPkg/Include/Library/SerialPortParameterLib.h
  gClientCommonModuleTokenSpaceGuid.PcdStatusCodeFlags
  gClientCommonModuleTokenSpaceGuid.PcdStatusCodeFlagsCmosIndex

Also modify related dec/dsc/inf files.

Impact Platforms: ADL, JSP, RKL, MTL

Hsd-es-id: 1508079976
Original commit date: Fri Jun 12 21:20:35 2020 +0800
Change-Id: Ib79a80abe81e2e26273d25be13294ca409814751
Original commit hash: e9d9db8342756cda752f4c25ea07fc2cb9f6cd9b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/ClientCommonPkg.dec
JasperLakeBoardPkg/BoardPkg.dsc
JasperLakeBoardPkg/BoardPkgConfig.dsc
JasperLakePlatSamplePkg/Features/Cmos/Library/PlatformCmosAccessLib/PlatformCmosAccessLib.inf
JasperLakePlatSamplePkg/Include/Library/SerialPortParameterLib.h
JasperLakePlatSamplePkg/Library/BaseDebugLibAllDebugPort/BaseDebugLibAllDebugPort.inf
JasperLakePlatSamplePkg/Library/BaseSerialPortLib/BaseSerialPortLib.inf
JasperLakePlatSamplePkg/Library/BaseSerialPortParameterLibPcd/BaseSerialPortParameterLibPcd.c
JasperLakePlatSamplePkg/Library/BaseSerialPortParameterLibPcd/BaseSerialPortParameterLibPcd.inf
JasperLakePlatSamplePkg/Library/DxeCoreSerialPortParameterLib/DxeCoreSerialPortParameterLib.inf
JasperLakePlatSamplePkg/Library/DxeSmmSerialPortParameterLib/DxeSmmSerialPortParameterLib.inf
JasperLakePlatSamplePkg/Library/PeiSerialPortParameterLib/PeiSerialPortParameterLib.inf
JasperLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: 6a305f09371b6c6c6aeda1dfbaee94687b98cb3a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:58:47 2020 +0530 
-------------------------------------------------------------------------------- 
[JSL] Removed SDS specific thermal (legacy thermal zone and DPTF)

There is no SDS on JSL, thus removing the SDS related code.
Impacted: All JSL platforms.

Hsd-es-id: 1507993255
Original commit date: Mon Jun 15 15:15:57 2020 +0800
Change-Id: I24be282c97c90efbb0e4bc85c428c7ce21ac4339
Original commit hash: a5355594844aa19f26b727189ecb32f650ef549d

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BoardPkg.dsc
JasperLakeBoardPkg/BoardPkg.fdf
JasperLakePlatSamplePkg/Features/Dptf/AcpiTables/Sds/Art.asl
JasperLakePlatSamplePkg/Features/Dptf/AcpiTables/Sds/BiosDataVault.asl
JasperLakePlatSamplePkg/Features/Dptf/AcpiTables/Sds/DptfAcpiTablesSds.inf
JasperLakePlatSamplePkg/Features/Dptf/AcpiTables/Sds/DptfSds.asl
JasperLakePlatSamplePkg/Features/Dptf/AcpiTables/Sds/Psvt.asl
JasperLakePlatSamplePkg/Features/Dptf/AcpiTables/Sds/Trt.asl

================================================================================ 
Commit: 885165b7c6dfcba1a0b83515b3c410108424cef1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:58:31 2020 +0530 
-------------------------------------------------------------------------------- 
<Product>PlatSamplePkg\Setup: PXE ROM is not a POR. Still PXE ROM is displayed in BIOS

PXE ROM option removed from setup menu.
Sync from RKL 5845acf8e34ebf07f880ac6884649fc70e6ff405

Impacted: All ADL/JSL platforms.

Hsd-es-id: 1507492658
Original commit date: Thu Jun 11 15:41:47 2020 +0800
Change-Id: Iea31ea12c15029d57fddc51f60daf4b45354414c
Original commit hash: 04ebbbbc57f600369d7812f5700bb2a9505b0cce

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakePlatSamplePkg/Include/SetupVariable.h
JasperLakePlatSamplePkg/Setup/PchSetup.hfr
JasperLakePlatSamplePkg/Setup/PchSetup.uni
JasperLakePlatSamplePkg/Setup/PlatformSetup.c

================================================================================ 
Commit: 9ee3f6b99f121333a69d2fa45d1eb3c14e11ab28 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:58:29 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2252_00

Hsd-es-id: no sighting
Original commit date: Tue Jun 16 18:47:08 2020 -0700
Change-Id: I8821989e43f0d59571677f54255301309ae2842a
Original commit hash: 71394b3d7ddf35daaa0b0f15a945b78a2ad981eb

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: de12903c6e2e3b18ecec56aab63e721f5a04e3aa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:58:24 2020 +0530 
-------------------------------------------------------------------------------- 
AlderlakePlatSamplePkg/Tools: Update iASL to latest version

update Iasl compiler to latest version 20200528
Hsd-es-id: 22010920685
[internal-only]:

Original commit date: Mon Jun 15 17:53:41 2020 -0700
Change-Id: I4fa250a9a300fb2d870664d125839c053fbd5637
Original commit hash: 3ac7cccadac877382b7378e210b77f288454ae61

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/HybridGraphics/AcpiTables/Pch/HgRpSsdt.asl

================================================================================ 
Commit: b0274075720614ddb36d03b43c16de5e8f77ad2c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:58:13 2020 +0530 
-------------------------------------------------------------------------------- 
[ClientOneSiliconPkg]: Skip configuring I/O trap in case BiG IO trap
length is zero

If BiG is disabled, no I/O trap is configured, which mean
BGIL is zero. With added checks, I/O trap is not configured
if BGIL is zero. This change suppresses windbg warnings.

Hsd-es-id: 22010620199
Original commit date: Tue Jun 9 14:34:06 2020 -0700
Change-Id: I64962fe4506a6514b15263a0f99bcfee18b4cf9b
Original commit hash: b53955613ede4636b89fc45cc40bec3d878fce8f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuSsdt.asl

================================================================================ 
Commit: caca8c3cade9606ba20c7da076b86106d807fff0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:58:10 2020 +0530 
-------------------------------------------------------------------------------- 
[JSL] To resolve the KW issues for JasperLakeplatsamplPkg and JasperLakeBoardPkg

1.Sizeof related error.Code taken from TGL

2.while freeing the memory given pointer variable instead of structure

Hsd-es-id:1609902468
Original commit date: Tue Jun 16 21:37:56 2020 +0530
Change-Id: Ida7cf8cc43857e11185b02ca4aec4e274b50cd17
Original commit hash: 12415e227ec71ba26d12850123475b1c29db365f

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/HstiIhvDxe.c
JasperLakePlatSamplePkg/Features/Sata/AhciPciHcPei/AhciPciHcPei.c

================================================================================ 
Commit: e239b114293da0abb0351b9de15f034dd11025ff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:58:03 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/PeiPchInitLib: Set PchInit library to ADL/TGL for FHF project

FishawkFalls project uses ADL PCH but PeiPchInitLib library was
wrongly pointing to EBG PCH instance of the library.
With this change FHF uses the PeiPchInitLib for ADL PCH.
The change also includes depending libraries that have not been included  yet.

Hsd-es-id: 18011637873
Original commit date: Wed Jun 10 16:37:04 2020 +0200
Change-Id: Ida44d73234a47918259808e727a3eb590bf55050
Original commit hash: 00338d00256cecf6f6f2ed8e689521763ba00c64

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Ish/LibraryPrivate/PeiIshInitLib/PeiIshInitLibVer4.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibAdl.inf

================================================================================ 
Commit: 84f07295fc5e762d1e84cbef4e490699697440f6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:57:57 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: [SPR A0 PO] removed access to unmapped memory causing MCA.

Changed the way to check if device is hidden.

Hsd-es-id: 18011765702
Original commit date: Fri Jun 12 11:40:33 2020 +0200
Change-Id: Ic9839ea5e514ba7eddb5f6a66efcdbfbf76af4ab
Original commit hash: 5d5474271bc1a53546c8f8e380c231ea70c13779

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/SerialIoUartRegs.h
ClientOneSiliconPkg/IpBlock/SerialIo/IncludePrivate/Library/PeiSerialIoInitLib.h
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/PeiDxeSmmSerialIoPrivateLibVer2.inf
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibUart.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoUartLib.c

================================================================================ 
Commit: 4e12f83981f0e256e17503c79fdc63b4ce53b367 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:57:54 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSilicon/PeiPmcPolicyLib: Set SlpStrchSusUp = TRUE as default for EBG PCH.

PM BWG recommends to clear GEN_PMCON_A bit 12.
SlpStrchSusUp EBG default is TRUE so it keeps the bit clear.

Hsd-es-id: 1409321231
Original commit date: Fri Jun 12 16:09:15 2020 +0200
Change-Id: Idd134985f675905617fbecae3a021f8888c6ff62
Original commit hash: 32b220f5caf8683bf2ab3e0d30a66fa55bd7a988

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPolicyLib/PeiPmcPolicyLib.c

================================================================================ 
Commit: 3289358e7a769acb7802c0728485677359098130 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:57:37 2020 +0530 
-------------------------------------------------------------------------------- 
ADL P : LPSS BIOS support for ADL P

Change:Added support for LPSS devices and disabled unused devices.

Hsd-es-id: 16011209135
Original commit date: Fri Jun 5 22:01:23 2020 +0530
Change-Id: Ife4adaf8fd642584c41ea5f2912c74f75b96d2b7
Original commit hash: d04c6b200f4e1286006522cae65dba44a724d207

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Ish/IncludePrivate/Register/IshRegsVer2.h
ClientOneSiliconPkg/IpBlock/Ish/Library/IshInfoLib/IshInfoLibVer2.c
ClientOneSiliconPkg/IpBlock/SerialIo/IncludePrivate/Register/SerialIoRegsVer2.h
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibI2cVer2.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibSpiVer2.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibUartVer2.c

================================================================================ 
Commit: 1c827cbba1b7fd038fdbb92c19dae361a8e2cee1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:57:35 2020 +0530 
-------------------------------------------------------------------------------- 
18011906371: [ME][EBG A0 CLX VV] BIOS hang with SVFW present

For Dfx ME mMeEndOfPeiNotifyList notification has not been triggered
in MePostMemInit ()

Hsd-es-id: 18011906371
Original commit date: Mon Jun 15 11:10:00 2020 +0200
Change-Id: I30abceeff0cde011e4cce69206cd4ccd808aabc8
Original commit hash: 4d60cae2f1357b0f9ecaa78d4287b69226c17097

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMemCommon.c

================================================================================ 
Commit: 96bbe9997b20e2317bb876520d97ff49cb9ce096 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:57:26 2020 +0530 
-------------------------------------------------------------------------------- 
[C1S]: Remove PID support from BIOS

Remove PID support from BIOS

Hsd-es-id: 16011103571
Original commit date: Tue May 26 15:21:18 2020 +0800
Change-Id: Ib2d81c01e7c9adc2026aee95b345cdecde5b0ad4
Original commit hash: 9a77bb5cfd59af235ac963ca8c35d9a2f5959a95

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/ConfigBlock/CpuPidTestConfig.h
ClientOneSiliconPkg/Cpu/Include/CpuPolicyCommon.h
ClientOneSiliconPkg/Cpu/Include/CpuPowerMgmt.h
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicy.c
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.c
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.inf
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/CpuInitPreResetCpl.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/PeiCpuInitLib.inf
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/PeiCpuInitLibFsp.inf
JasperLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
JasperLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf

================================================================================ 
Commit: 77847bc7b75d16e89156f36fea7f92181c48573e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:57:20 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/GPIO: [ADP-P] Add IsPchP() in Ver2 to support delta between TGL-LP and ADP-P

Added IsPchP() in GpioGetNativePadByFunction() function

Hsd-es-id: 18011766413
Original commit date: Tue Jun 2 15:31:05 2020 +0200
Change-Id: I6eb6933173c8c60fbdd7c60478e882fe11d08382
Original commit hash: 32256ba4149474db9cfb7527a48a6313c580a1df

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer2.c

================================================================================ 
Commit: 185948e85eef6283139a4d0e4ab1e2af15a0c1ba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:57:18 2020 +0530 
-------------------------------------------------------------------------------- 
ServerSiliconPkg/FiaMux: Added reading FIA configuration from PCH soft straps

Problem: Platform is in reseting loop after trying to override Fia configuration
         from BIOS with Fia Mux Configuration = 1 (Not Valid).
Platforms affected: JVL, IVL

Changes:
1. Added library MeFiaMuxStrapsLib which provides API for reading FIA Mux
   configuration from PCH soft straps.
2. If 'FIA Mux Configuration Invalidate' is set to '1: NotValid', then BIOS in
   next boot checks if FIA Mux configuration from CSME and from soft straps after
   identical. If not, then BIOS sends message to CSME with a field 'Invalidate'
   set to '1' and schedules reset. Otherwise BIOS continues a boot.
3. If 'FIA Mux Configuration Invalidate' is set to '1: NotValid', then there is
   no possibility to overwrite lanes in the bios setup (those options are
   grayouted).
4. Added NULL library of MeFiaMuxStrapsLib to C1S.

Hsd-es-id: 18011689676
Original commit date: Thu Jun 4 14:04:29 2020 +0200
Change-Id: I1f8b7dfb06b901d88e032e9089673e1bd994a5bd
Original commit hash: c4d9dd3552b9d5f2220496842e904194e2c6d56a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/MeFiaMuxLib.h
ClientOneSiliconPkg/IpBlock/Sps/Library/MeFiaMuxStrapsNullLib/MeFiaMuxStrapsNullLib.inf
ClientOneSiliconPkg/IpBlock/Sps/Library/MeFiaMuxStrapsNullLib/MeFiaMuxStrapsPeiNullLib.c

================================================================================ 
Commit: 7b488b71e714a2f1c3da9ca35ade3f84e838ef1c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:57:11 2020 +0530 
-------------------------------------------------------------------------------- 
[ADL-S][A0][P0] BIOS fail when PEG enabled with no device attached
Programmed the register B_PCIE_LPHYCP4_DPMDNDBFE to 0x1 as per BWG SIP17 1.2
Fixed the V_PCIE_LPHYCP4_OSUSSP value t0 0x2

Hsd-es-id: 1307678993
Original commit date: Mon Jun 15 13:04:45 2020 +0530
Change-Id: I0334c6cb4ab560e328efdfcef129ef16dc8b97b3
Original commit hash: 8bca59a5f78718c3fac268dc0ee495e476b8934b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.c

================================================================================ 
Commit: b8f2f468a092df732d2dc47e7b8f9e50253a51c4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:57:03 2020 +0530 
-------------------------------------------------------------------------------- 
MTL CPUID Support in MRC code

Added CPUID for MTL P/M, MTL N and MTL S in MTL MRC code.

Hsd-es-id: 16011240658
Original commit date: Mon Jun 15 22:30:54 2020 +0530
Change-Id: I97c36dd3c019608792fb4fbc76a9dcd931b1a0ac
Original commit hash: 100888eca7b8278fbe5870f12cc2f053a9bc19a6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 3e5c39da46768827eb54839760adc42e00e71b5c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:56:58 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Pch: Add support for ADP-P UFS

ADP-P has only single UFS instance which has been inherited
from TGP-Lp UFS controller 1(0 based index). To account for
that change code will switch UFS index when it detects ADP-P
UFS.

Hsd-es-id: n/a
Original commit date: Tue Jun 2 20:59:57 2020 +0200
Change-Id: I598bc697bb2630d23b8af38f0775f4bd0996724b
Original commit hash: 82fe4992450224a0ad7df8c78f70041ac992d335

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/ItssLib.c
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/PchDevIntInfoVer2Lp.c
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssPolicyLib/PeiItssPolicyLibVer2.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/IclPchScs.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInitPei.h
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInitPreMem.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/TglPchScs.c

================================================================================ 
Commit: 072ba1758c82f9826260aa95b2c1c3a829593e92 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:56:54 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2251_00

Hsd-es-id: no sighting
Original commit date: Mon Jun 15 19:35:42 2020 -0700
Change-Id: I482be7d23a232040250b25203fd78a120c08a892
Original commit hash: 81d20b1181ba3f1ac23e06b0b0b91c6a39902d74

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 275b3fc242a656b5ade9eca5ca17ef7e3ad78206 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:56:48 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSilicon: [C1S] Please remove legacy iTBM3.0 BIOS code

- Removed ITBM Driver support in BIOS.
- For RKL/ADL/JSL/MTL

Hsd-es-id: 1508025299
Original commit date: Thu Jun 11 21:38:48 2020 +0800
Change-Id: I19c535bed5907240ec7c41d65470204f5426908d
Original commit hash: a91f660bde08213c2143e33a6e01836d0aea6d8d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/AcpiTables/CpuAcpiTables.inf
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuNvs.asl
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuAcpi.c
ClientOneSiliconPkg/Cpu/IncludePrivate/CpuInitDataHob.h
ClientOneSiliconPkg/Cpu/IncludePrivate/CpuNvsAreaDef.h
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicy.c
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtInitPeim.c
ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/MiscFunctions.c
JasperLakeFspPkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
JasperLakeFspPkg/Upd/FspsUpd.dsc
JasperLakePlatSamplePkg/Include/SetupVariable.h
JasperLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
JasperLakePlatSamplePkg/Setup/CpuSetup.hfr

================================================================================ 
Commit: fb5f604ddb709ad3436a903f261acfa94d1175ac 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:56:40 2020 +0530 
-------------------------------------------------------------------------------- 
C1S/PeiDxeSmmGbeMdiLib: Use the proper format specifier for debug message

Add the missing format specifier to print out the error status

Hsd-es-id: 16011255583
Original commit date: Mon Jun 15 17:57:45 2020 +0800
Change-Id: I1493d082e92ac6df5de8b1dc9a4f586ece6c32bf
Original commit hash: bbe8e3f41034cf47b0092a907a1c85de426309a0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Gbe/LibraryPrivate/PeiDxeSmmGbeMdiLib/GbeMdiLib.c

================================================================================ 
Commit: 98026c050ad4d83a6498259014346843611917c8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:55:53 2020 +0530 
-------------------------------------------------------------------------------- 
[RKL-S] Removed _DSM implementation for RST D3 support

Removed implementation of _DSM 9CD9CDDD-8845-4AFD-8392-31C4EB87CABD
from RstRaid.asl, PchSata.asl

Hsd-es-id: 14011431937
Original commit date: Thu Jun 11 12:06:40 2020 -0700
Change-Id: I2986ac79759fd713e8fa445f42b7b8f68a72e641
Original commit hash: 34f372273ca0ef6e7ff9b22a8d69d38efa928744

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchSata.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/RstRaid.asl

================================================================================ 
Commit: 5aff0f02ce50c6fb0a3cc4f9e198872849224034 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:55:37 2020 +0530 
-------------------------------------------------------------------------------- 
MTL CPUID Support

Added CPUID for MTL P/M, MTL N and MTL S.

Hsd-es-id: 16011240658
Original commit date: Thu Jun 11 16:34:45 2020 +0530
Change-Id: Ia288de4dc6e169dbc12e3b3191f2b903f9dc2041
Original commit hash: 4e49590c8ec704b890b0745ab477df9e1d6b1053

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/CpuRegs.h

================================================================================ 
Commit: bb364e7e0100354728f62d62b3344736c6fa3fbc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:55:29 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/PchSmiDispatcher: PchInitSmm driver is not loaded becuse the gPchPcieSmiDispatchProtocolGuid isn't installed

The PchInitSmm depends on gPchPcieSmiDispatchProtocolGuid and if the GUID is not installed the driver cannot be loaded.
The PchInitSmm installs the PCH xHCI Sx entry SMI handler that implements w WA that is needed by XHCI to resume from S5.
If WA is not present following assertion would fail:
  DXE_ASSERT!: D:\Source\uefi_fw\DCG10nm\Edk2\MdeModulePkg\Bus\Pci\XhciDxe\Xhci.c (2018): !((((BOOLEAN)(((XhcReadOpReg ((Xhc), (0x0004))) & ((0x000008000)) == ((0x00000800))))))
The PchInitSmm driver dependency from gPchPcieSmiDispatchProtocolGuid was removed
and code tries to locate the protocol only for client PCH for which it's installed.

Hsd-es-id: 18011859580
Original commit date: Wed Jun 10 15:11:57 2020 +0200
Change-Id: Ia11746282f32458839a52a8b5c86697ea0053fbc
Original commit hash: 5c23b3125e985ba159253034294f399bf7bf1792

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/PchInit/Smm/PchInitSmm.c
ClientOneSiliconPkg/Pch/PchInit/Smm/PchInitSmm.inf
ClientOneSiliconPkg/Pch/PchInit/Smm/PchPcieSmm.c

================================================================================ 
Commit: c64f41229ee45ac3ec532c5ef60382c9152beedb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:55:21 2020 +0530 
-------------------------------------------------------------------------------- 
[MTL] Initial MTL MRC check-in

Created MRC folder for MTL same as ADL.

Hsd-es-id: 16011240658
Original commit date: Mon Jun 15 12:03:38 2020 +0530
Change-Id: Ic3cf7fe95ceef154b3aa886382d8598cf527e220
Original commit hash: c59007882158b187c3e064c24b27e6e221d82527

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MemoryInit.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MemoryTest.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcDebugHook.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcRmtData.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcSpdData.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcSpdDataDdr5.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/IncludePrivate/Library/MemoryInitLib.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/Ia32/MrcOemPlatform.S
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/Ia32/MrcOemPlatform.asm
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/Ia32/MrcOemPlatform.nasm
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/MrcOemPlatform.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/MrcOemPlatform.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/PeiMemPolicyLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/PeiMemPolicyLibFsp.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/PeiMemPolicyLibSample.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryTest.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcBdat.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcBdat.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcDebugPrint.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcDebugPrint.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcInterpreter.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcInterpreter.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20Patterns.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20Patterns.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20TestCtl.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20TestCtl.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApiInt.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcCpgcOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcCpgcOffsets.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoDefines.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcMcOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcMcOffsets.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcRegisterCache.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcRegisterCache.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/McAddress.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommandTraining.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCrosser.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcDdr3.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcDdr3Registers.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcDdr4Registers.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcGears.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcGlobal.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcIoControl.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcMalloc.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcMcConfiguration.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcMemoryMap.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterAdl.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterAdl0xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterAdl11xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterAdl12xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterAdl1Cxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterAdl1Dxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterAdl1Exxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterAdl1Fxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterAdl1xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterAdl2xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterAdl3xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterAdl5xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterAdl8xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterAdl9xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterAdlCxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterAdlDxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterAdlExxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterAdlFxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterStructAdl.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterStructAdl0xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterStructAdl11xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterStructAdl12xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterStructAdl1Cxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterStructAdl1Dxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterStructAdl1Exxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterStructAdl1Fxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterStructAdl1xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterStructAdl2xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterStructAdl3xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterStructAdl5xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterStructAdl8xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterStructAdl9xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterStructAdlCxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterStructAdlDxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterStructAdlExxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterStructAdlFxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/Pci000Adl.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterStructTgl.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterStructTgl0xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterStructTgl11xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterStructTgl14xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterStructTgl15xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterStructTgl1Cxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterStructTgl1Dxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterStructTgl1Exxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterStructTgl1Fxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterStructTgl1xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterStructTgl2xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterStructTgl3xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterStructTgl4xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterStructTgl5xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterStructTgl8xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterStructTgl9xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterStructTglCxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterStructTglDxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterStructTglExxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterStructTglFxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterTgl.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterTgl0xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterTgl11xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterTgl14xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterTgl15xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterTgl1Cxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterTgl1Dxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterTgl1Exxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterTgl1Fxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterTgl1xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterTgl2xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterTgl3xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterTgl4xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterTgl5xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterTgl8xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterTgl9xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterTglCxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterTglDxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterTglExxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterTglFxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/Pci000Tgl.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcReset.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcAddressDecodeConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcAddressDecodeConfiguration.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcMaintenance.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcMaintenance.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcPowerModes.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcPowerModes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcPowerModesUpServer.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcRefreshConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcRefreshConfiguration.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr4.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr4.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5Registers.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdrCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdrCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4Registers.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5Registers.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcDdr3.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcGears.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcIoControl.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMalloc.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMemoryMap.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcReset.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/StaticConfig/Ddr4.S
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/StaticConfig/Ddr4.asm
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/StaticConfig/McDone.S
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/StaticConfig/McDone.asm
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/StaticConfig/McInit.S
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/StaticConfig/McInit.asm
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/StaticConfig/McMemoryMap.S
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/StaticConfig/McMemoryMap.asm
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/MiniBios/BUILD/Build.bat
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/MiniBios/BUILD/Cln.bat
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/MiniBios/BUILD/MinBuild.bat
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/MiniBios/BUILD/MiniBios.mak
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/MiniBios/BUILD/TOOLS/Bin/FindEntryPoint.exe
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/MiniBios/BUILD/TOOLS/Bin/Fwpad.exe
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/MiniBios/BUILD/TOOLS/Bin/PLACEPE.exe
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/MiniBios/BUILD/TOOLS/Bin2Obj32/Bin2Obj32.pl
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/MiniBios/CPU/SRC16/CpuRc16.mak
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/MiniBios/CPU/SRC16/crcpm32.asm
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/MiniBios/CPU/SRC16/far_jump.bin
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/MiniBios/CPU/SRC16/near_jump.bin
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/MiniBios/CPU/SRC16/padin_f.txt
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/MiniBios/CPU/SRC32/CpuRc32.mak
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/MiniBios/CPU/SRC32/crc.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/MiniBios/CPU/SRC32/crcinit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/MiniBios/CPU/SRC32/crcmacros.inc
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/MiniBios/CPU/SRC32/crcoem.inc
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/MiniBios/CPU/SRC32/crcoemhook.asm
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/MiniBios/CPU/SRC32/crcsetup.asm
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/MiniBios/CPU/SRC32/crcstart.asm
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/MiniBios/CPU/UCODE/LICENSE.TXT
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/MiniBios/CPU/UCODE/m_02_90670_80000006.inc
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/MiniBios/Common/ConfigBlock.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/MiniBios/Common/CpuRegs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/MiniBios/Common/EcCommands.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/MiniBios/Common/GpioConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/MiniBios/Common/GpioLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/MiniBios/Common/GpioLib.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/MiniBios/Common/GpioLibrary.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/MiniBios/Common/GpioNativeLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/MiniBios/Common/GpioNativeLib.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/MiniBios/Common/GpioNativePrivateLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/MiniBios/Common/GpioNativePrivateLibIcl.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/MiniBios/Common/GpioNativePrivateLibInternal.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/MiniBios/Common/GpioPinsIclLp.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/MiniBios/Common/GpioPinsIclN.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/MiniBios/Common/GpioPrivateLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/MiniBios/Common/GpioPrivateLib.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/MiniBios/Common/GpioPrivateLibIcl.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/MiniBios/Common/Io.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/MiniBios/Common/Io.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/MiniBios/Common/MemoryUtils.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/MiniBios/Common/MemoryUtils.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/MiniBios/Common/PchAccess.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/MiniBios/Common/PchInfoLib.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/MiniBios/Common/PchLimits.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/MiniBios/Common/PchPcrLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/MiniBios/Common/PchPcrLib.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/MiniBios/Common/PchPsfPrivateLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/MiniBios/Common/PchPsfPrivateLib.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/MiniBios/Common/PchPsfPrivateLibIcl.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/MiniBios/Common/PchPsfPrivateLibInternal.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/MiniBios/Common/PchReservedResources.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/MiniBios/Common/PchSerialIoLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/MiniBios/Common/PchSerialIoLib.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/MiniBios/Common/PchSerialIoLibIcl.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/MiniBios/Common/PchSerialIoLibInternal.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/MiniBios/Common/PchSerialIoUartLib.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/MiniBios/Common/PciLib.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/MiniBios/Common/PciSegmentLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/MiniBios/Common/PciSegmentLib.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/MiniBios/Common/PeiDxeSmmPchSerialIoUartLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/MiniBios/Common/PeiKscLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/MiniBios/Common/PeiKscLib.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/MiniBios/Common/PlatformBoardId.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/MiniBios/Common/Register/PchRegsDmi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/MiniBios/Common/Register/PchRegsGpio.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/MiniBios/Common/Register/PchRegsGpioIcl.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/MiniBios/Common/Register/PchRegsIsh.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/MiniBios/Common/Register/PchRegsLpc.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/MiniBios/Common/Register/PchRegsLpcIcl.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/MiniBios/Common/Register/PchRegsPcr.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/MiniBios/Common/Register/PchRegsPmc.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/MiniBios/Common/Register/PchRegsPmcCnl.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/MiniBios/Common/Register/PchRegsPsf.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/MiniBios/Common/Register/PchRegsPsfIcl.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/MiniBios/Common/Register/PchRegsSerialIo.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/MiniBios/Common/Register/PchRegsSerialIoIcl.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/MiniBios/Common/Register/PchRegsSmbus.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/MiniBios/Common/Smb.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/MiniBios/Common/Smb.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/MiniBios/Common/uart16550.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/MiniBios/Common/uart16550.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/MiniBios/MEMORY/MiniMrc.mak
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/MiniBios/MEMORY/MrcMiniBiosEfiDefs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/MiniBios/MEMORY/MrcOemPlatform.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/MiniBios/MEMORY/MrcOemPlatform.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/MiniBios/MEMORY/MrcSetup.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/MiniBios/MiniBIOS_VS2008_Win7.bat
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/MiniBios/MiniBIOS_VS2010.bat
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/MiniBios/MiniBIOS_VS2010_Win7.bat
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/MiniBios/MiniBIOS_VS2012_Win7.bat
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/MiniBios/MiniBIOS_VS2013_Win7.bat
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/MiniBios/MiniBIOS_VS2015_Win7.bat
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/MiniBios/MiniBIOS_VS2017_Win7.bat
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/MiniBios/MiniBios_VS2008.bat
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/MiniBios/Prep.bat

================================================================================ 
Commit: 507ca132a5a50d6c72d63dcee6e1ad3e52f68205 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:54:39 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/PeiEnterprisePcieRpInitLib: Set RECO[2] bit in XPTDEF2 register.

PCI-SIG ECN (PTM Byte Ordering Adaptation) clarifies endianness for PRM registers.

Set RECO[2] bit in all RPs in order to enable a PTM fix.
It is a field reserved for ECO purposes.

Hsd-es-id: 22010714449
Original commit date: Tue Jun 9 00:03:59 2020 +0200
Change-Id: I0913b0376abfbf5506b7d9c3105739a7b65c1b25
Original commit hash: dda7878029e88026882d1e6ea975380978a3d5a3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiEnterprisePcieRpInitLib/PeiEnterprisePcieRpInitLib.c

================================================================================ 
Commit: 150d22c207a5c2fd584b5b028abf824f0835831f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:54:20 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: [TGL] RpIndex may be shifted unintended in PeiPcieRpInitLib.c

Resolution:  Syncup from tigerlake_master: https://git-amr-7.devtools.intel.com/gerrit/#/c/86313/
             To solve some RpIndex in PeiPcieRpInitLib.c may update incorrect RpClkreqMask value

Hsd-es-id: 1507935521
Original commit date: Tue May 26 15:30:45 2020 +0800
Change-Id: I99f32eb48c66e835efb0f0bb6a283246025fabaa
Original commit hash: cadd6ac1d96e472c9bca51c20f3d8b12b37fae56

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c

================================================================================ 
Commit: cfdf7550e25c72cc84a58f6cb3a5e9ded27b235f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:54:16 2020 +0530 
-------------------------------------------------------------------------------- 
ClientCommonPkg/Universal/SpcrAcpiDxe: Upstream to Edk2Platforms

1. ClientCommonPkg/Universal/SpcrAcpiDxe already upstream to
   Edk2Platforms/Features/Intel/OutOfBandManagement/SpcrFeaturePkg/SpcrAcpiDxe/.
2. Remove the following:
   ClientCommonPkg/Include/Library/BaseAmtWrapperLib.h
   ClientCommonPkg/Universal/SpcrAcpiDxe/*
   PlatSamplePkg/Features/Amt/Library/BaseAmtWrapperLibNull/*
3. The API GetDefaultDeviceForSpcr() in ClientCommonPkg/Include/Library/BaseAmtWrapperLib.h
   change to GetSpcrDevice() in SpcrFeaturePkg/Include/Library/SpcrDeviceLib.h.
4. Now the logical of get SPCR device is fully depend on the library SpcrDeviceLib.
5. Move the PlatSamplePkg/Features/Amt/Library/BaseAmtWrapperLib to
   PlatSamplePkg/Features/Amt/Library/AmtSpcrDeviceLib,
   and add the logical of get SPCR device from EFI variable OutOfBand.
6. Move the gOutOfBand ClientCommonPkg/ClientCommonPkg.dec to PlatSamplePkg/PlatformPkg.dec.
7. Modify related files.

Impacted Platforms: ADL, RKL, JSL, MTL

Hsd-es-id: 1507852016
Original commit date: Wed May 6 11:00:47 2020 +0800
Change-Id: I0c6701bfe44cbf0a1e2f0d364013723961eb70f2
Original commit hash: 0c9937ef781531f258c7ed4a23991c7d2c6e3b6e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/ClientCommonPkg.dec
ClientCommonPkg/Include/Library/BaseAmtWrapperLib.h
ClientCommonPkg/Universal/SpcrAcpiDxe/SpcrAcpi.c
ClientCommonPkg/Universal/SpcrAcpiDxe/SpcrAcpi.h
ClientCommonPkg/Universal/SpcrAcpiDxe/SpcrAcpiDxe.inf
JasperLakeBoardPkg/BoardPkg.dsc
JasperLakeBoardPkg/BoardPkg.fdf
JasperLakePlatSamplePkg/Features/Amt/Library/AmtSpcrDeviceLib/AmtSpcrDeviceLib.c
JasperLakePlatSamplePkg/Features/Amt/Library/AmtSpcrDeviceLib/AmtSpcrDeviceLib.inf
JasperLakePlatSamplePkg/Features/Amt/Library/BaseAmtWrapperLibNull/BaseAmtWrapperLibNull.c
JasperLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: c99839607e6c0c0e3cd7cc13e1ffddbc6e1185f7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:54:07 2020 +0530 
-------------------------------------------------------------------------------- 
[ADL] Fix bug in gen3 preset-coeff mapping registers as per BWG SIP17 Rev 1.2

Hsd-es-id: N/A

Original commit date: Thu Jun 11 18:07:27 2020 +0530
Change-Id: I52ca6d9b9c274f4df86f748463103bd726137b2f
Original commit hash: 59736ae28ec067e0dd7b1e048f8da617f7fd5cdb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer2/PeiCpuDmi16.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.c

================================================================================ 
Commit: 5e1c953dfffbea3c0687451e71f7beb3cc3d8078 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:54:02 2020 +0530 
-------------------------------------------------------------------------------- 
Accessing PCI configure space via ECAM in ACPI op-region in order to access the device while executing all ACPI power management methods

Unit test done:
Booted to OS on TGL-U and TGL-H

Hsd-es-id: 2208877543
Impact Platforms: ADL,RKL,TGL

Original commit date: Tue Mar 17 09:58:07 2020 +0530
Change-Id: I8e2641105ce8b3810977277bbf2c35ca3d705dd8
Original commit hash: cb9c43a1da83f9a505234210bc15df25a0673d96

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/CpuPcieRp.asl
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/CpuPcieRpCommon.asl

================================================================================ 
Commit: e6e36f1f5c3634d050ff95b7c578662e22ff74fa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:54:00 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Program the CLKREQ in the FIA register.

During RTD3 flow have to enable\disable the CLKREQ for the root ports.

Hsd-es-id: 14010017066
Original commit date: Mon May 4 18:04:34 2020 +0530
Change-Id: Ic25a1a3a723763dc8946df20afb8a4df52949bea
Original commit hash: f660c978e2fc2513d982cd073c1e8ad55bb28058

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/Pmc.asl
ClientOneSiliconPkg/Pch/IncludePrivate/PchNvsAreaDef.h
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchAcpi.c

================================================================================ 
Commit: 53a33919a794bdfcfa81918cefbe8f890836e3a0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:53:48 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2247_00

Hsd-es-id: no sighting
Original commit date: Sun Jun 14 18:55:32 2020 -0700
Change-Id: I54887463b98defa72e29b44ee9b3bad6d4241afd
Original commit hash: c1e510e1cbe6575e268df4b093959684b3d00c9d

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 12ae723e50968527b3553f6ac4e131e371f26b81 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:53:39 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Fix KW bugs

Hsd-es-id: N/A
Original commit date: Fri Jun 12 16:36:00 2020 -0700
Change-Id: I6d97aab0fba7c77bd524add13948dbc0e6392030
Original commit hash: 63aa4ac7ea9078a8b3ca7c6ed78c8268ca4f4f80

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Library/BasePciSegmentMultiSegLibPci/PciSegmentLib.c

================================================================================ 
Commit: b8b04a90222bb2ce388ca19a7e2fa1bfeed46b3c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:53:23 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2246_00

Hsd-es-id: no sighting
Original commit date: Sat Jun 13 19:02:09 2020 -0700
Change-Id: Icee96f8588daa284f31f4d19800c5d80a907e0da
Original commit hash: 21b8bf492b03a2a5fdb487b844a232247ff62a55

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: daa8f0559e209bb076196c087e42b9c5a0f06310 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:53:08 2020 +0530 
-------------------------------------------------------------------------------- 
ClientCommonPkg/Library/BaseUsb3DebugPortParameterLibCmos: Move it.

In order to retire ClientCommonPkg, move
ClientCommonPkg/Library/BaseUsb3DebugPortParameterLibCmos to
PlatSamplePkg/Library/.

Impact Platforms: ADL, JSP, RKL, MTL

Hsd-es-id: 1508079961
Original commit date: Fri Jun 12 20:37:04 2020 +0800
Change-Id: I94df9c70a6d8c07bbe212157e599e86fa03387aa
Original commit hash: bb3127d7b0502ab6d10b01fb9c4aab718b9f1b64

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BoardPkg.dsc
JasperLakePlatSamplePkg/Library/BaseUsb3DebugPortParameterLibCmos/BaseUsb3DebugPortParameterLibCmos.c
JasperLakePlatSamplePkg/Library/BaseUsb3DebugPortParameterLibCmos/BaseUsb3DebugPortParameterLibCmos.inf

================================================================================ 
Commit: 7a9784f6f01eaacc23179b0c5a4d40c97d6f3d10 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:53:03 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2245_00

Hsd-es-id: no sighting
Original commit date: Fri Jun 12 19:22:15 2020 -0700
Change-Id: I14596b91b86d2d699a4473053dd46879617f4efc
Original commit hash: f153226bfc108bdc4457cf5f2ec1fcb9f7ef4f03

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 396772d7162e16f679643a78b14489e13aa64f6e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:52:19 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Pch: Add SCS code for TGL after SCS refactor

Added back code for TGP SCS. The code is currently only used on
ADP-P.

Hsd-es-id: n/a
Original commit date: Tue Jun 2 20:46:13 2020 +0200
Change-Id: Iac65842ce1a3ffce5aafd9494f8daafebd6514de
Original commit hash: 4fc21ba5df754c00935e182e4c3211d5d6d69cab

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInit.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibAdl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspAdl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspTgl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibTgl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/TglPchScs.c

================================================================================ 
Commit: a7300b254a94b0f605798830e24bad86aa5f0d8b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:52:07 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Update XTAL NVS value based on XSOCF register value.

Create entry in PchConfigHob for storing detected XTAL value.
Based on this data OED driver are able to determinate clocks dividers and current clock value.

Hsd-es-id: 14011574985
Original commit date: Tue Jun 9 15:48:06 2020 +0200
Change-Id: I6ffdcb29a534c933a141060fcff4a1f2e4cb59a7
Original commit hash: 477e10782d7b00efda3e9403b3e6b278df192ebb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/JslPch/LibraryPrivate/HdaSocLib/HdaSocLib.c
ClientOneSiliconPkg/IpBlock/Hda/IncludePrivate/Library/PeiCavsInitLib.h
ClientOneSiliconPkg/IpBlock/Hda/IncludePrivate/Library/PeiHdaInitLib.h
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiCavsInitLib/PeiCavsInitLib.c
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaInitLib/PeiHdaInitLib.c
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchHda.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchHdaSoundWireCtrl.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
ClientOneSiliconPkg/Pch/IncludePrivate/PchConfigHob.h
ClientOneSiliconPkg/Pch/IncludePrivate/PchNvsAreaDef.h
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchHdaAcpi.c

================================================================================ 
Commit: 3900c38588f5c955ef39216f5cfa8f63594bd337 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:52:01 2020 +0530 
-------------------------------------------------------------------------------- 
MTL Device ID Support

Added Device id support for MTL SOC M and created PchInfoLib for MTL.

Hsd-es-id: 16011232870
Original commit date: Mon Jun 8 11:46:11 2020 +0530
Change-Id: If3c4046f6c717dda9401632c823ddb32e9139d07
Original commit hash: 9aeb5f24f71e583ffde4511bee843e2029610cfe

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Ish/IncludePrivate/Register/IshRegsVer5.h
ClientOneSiliconPkg/Pch/Include/Library/PchInfoLib.h
ClientOneSiliconPkg/Pch/Include/Register/PchRegsLpcMtlSoc.h
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibMtl.c
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PeiDxeSmmPchInfoLibMtl.inf

================================================================================ 
Commit: 578aef7a90c0fca48249ee04a17aed799e94b097 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:51:46 2020 +0530 
-------------------------------------------------------------------------------- 
[RKL-S] [A0][PO][TGP-H] [OC] Ring Target Voltage (Ring Voltage Override) in BIOS is not reflecting in MSR 0x150

- To resolved BIOS doesn't program perperly for Ring override and adative mode.

Hsd-es-id: 16011235434
Original commit date: Thu Jun 11 19:37:41 2020 +0800
Change-Id: Ide2dd8489b8cad761889b1bef3d5f71f133ef868
Original commit hash: 8b8a4c877e7e779956a86bb4da64915b63343569

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c

================================================================================ 
Commit: 14b9ca673cfdb0fcb6a7cc4bc1287d5b39b0d233 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:51:31 2020 +0530 
-------------------------------------------------------------------------------- 
TGL/RKL/ADL:  add requirement to configure GT DFD_RESTORE feature as locked, disabled for security

Hsd-es-id: 16011236096
Original commit date: Wed Jun 10 15:12:33 2020 +0530
Change-Id: I68472ecfe3a9c59ec693848063b2575b558aacd9
Original commit hash: 3e742d842cbf21da8abb1bac8c84a1e7fe172cb4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen12/PeiGraphicsPmInit.c

================================================================================ 
Commit: 4bc66e5f2d43d6fc7022b1d92272316b6e3ff2dd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:51:18 2020 +0530 
-------------------------------------------------------------------------------- 
DGR: [ADL] BIOS changes for IHS SPA Tool

Added BIOS changes for supporting IHS SPA Tool.

Hsd-es-id: 16011189819
Original commit date: Mon Jun 8 23:32:31 2020 +0530
Change-Id: Idfe81105b58bb276c1053c879f2ccdc57dcbf474
Original commit hash: 0e45a26c799f7152567742a853860266eea64850

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/Protocol/CpuPolicyProtocol.h
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/PpamApi.h
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeatures.h
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.c
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.inf
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmSps.c

================================================================================ 
Commit: 320ecde9decd417ec51ae2c6e30e777f5c0ad2e5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:51:07 2020 +0530 
-------------------------------------------------------------------------------- 
[TGP*/ADPP/ADPS] BIOS WA for BT loss issue with WR cycling

Issue: CNVi BT is not enumerating after warm reset in EFI shell.
Resolution: Move BT_EN assertion from CnviInit() to after PmcInit() where utmiclk is readily available to detect connection.
Impacted: All C1S projects.

Hsd-es-id: 22010807124
Original commit date: Mon Jun 1 07:26:05 2020 -0700
Change-Id: Icecd85ffe70ccb33a29a138a1c309e24b80ccace
Original commit hash: 305f66aecc2185dd265f5c4835f28dc8c2a36e5a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Cnvi/IncludePrivate/Library/PeiCnviLib.h
ClientOneSiliconPkg/IpBlock/Cnvi/LibraryPrivate/PeiCnviLib/PeiCnviLib.c
ClientOneSiliconPkg/IpBlock/Cnvi/LibraryPrivate/PeiCnviLibNull/PeiCnviLibNull.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInit.c

================================================================================ 
Commit: fd1783d5bd37bb321f085d5635dc6884330f15c5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:51:02 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2244_00

Hsd-es-id: no sighting
Original commit date: Thu Jun 11 19:04:09 2020 -0700
Change-Id: I30d50a17b6ea477f94f73f480fc92b88afd65c5e
Original commit hash: 0b1eafef2b85a933ce625cfdeb3e317afdc87602

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: ca20b6d4ef31e902e574be75f19387eb143a87b1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:50:49 2020 +0530 
-------------------------------------------------------------------------------- 
ADL/JPL/MTL: add the chksize to alert the FV Image size requirement

the patch is implement based on the below BaseTools patch:

BaseTools:Add the spare space FV image size checker
(cherry picked from commit 3a3a3af4a29ee36b1db11842d40b74f2de892a35)

REF:https://bugzilla.tianocore.org/show_bug.cgi?id=2654

If FV is placed in FD region, its FV image size is fixed.
When FV image size exceeds it, it will trig the build break.
To alert the developer to adjust FV image size earlier,
I request to add new checker for the the spare FV space.
When the spare FV space is less than the specified threshold,
build tool will report the error.

This checker is the optional.
It can be enabled by -D FV_SPARE_SPACE_THRESHOLD=10000.
Macro is the value of the spare space threshold size.
It can be decimal or hex format. If it is enabled,
BaseTools will check every FV with the fixed size.
If FV doesn't meet with the size requirement,
Build tool will report error message to say there is no
enough spare space.

Hsd-es-id: 1508000677
Original commit date: Fri Jun 5 13:28:55 2020 +0800
Change-Id: I4a8d51f4f8063fccd48e2d64fe010041aa945f6b
Original commit hash: b4f780503c138b9093d4af5c8bda03ce72798c68

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BuildIafw.sh
JasperLakeBoardPkg/prep.bat

================================================================================ 
Commit: 7419b74f84da13f8b7698626ac5a19adcd950fa9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:50:28 2020 +0530 
-------------------------------------------------------------------------------- 
ADL PCH ACPI Support for S/P/M for PCIe

Issue: ADP S/P/M is a superset of H/LP and some differentiation are specific.
Resolution: Create Fru layer for each generation and move command part to IpBlock/PcieRp/AcpiTables.
Impacted: ADL/TGL/JSL projects.

Hsd-es-id: 14011083451
Original commit date: Tue May 26 20:07:02 2020 +0530
Change-Id: Ia578486be9bf82a3a51ec34b9defc815684b8518
Original commit hash: 3063956437532e73ef1fec1eadc33c34d04e9b13

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/JslPch/Include/AcpiTables/Dsdt/PchFru.asl
ClientOneSiliconPkg/Fru/JslPch/Include/AcpiTables/Dsdt/PcieJsl.asl
ClientOneSiliconPkg/IpBlock/PcieRp/AcpiTables/PchPcieCommon.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/Pch.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
ClientOneSiliconPkg/Pch/IncludePrivate/PchNvsAreaDef.h
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
ClientOneSiliconPkg/SystemAgent/IncludePrivate/SaNvsAreaDef.h
JasperLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiPchPolicyDebugLib.c
JasperLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c

================================================================================ 
Commit: 9f70514fb112822f875eeaaf0756e5c7c11415b3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:50:18 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Added SIP17 support for PCH PCIe power gating.

Updated the power gating code to support Sip17 IP.

Hsd-es-id: 14010023732
Original commit date: Fri Apr 17 19:24:00 2020 +0530
Change-Id: I89cf6ac026a6544ad67db27684fff2c5f6f53b7e
Original commit hash: 6820e2c9c47d4815c8bd90b3be284545f5af584b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/PchPcieRpRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/PcieSipRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: f70925ca64e52887180f4faad668320bb21c1bbe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:49:43 2020 +0530 
-------------------------------------------------------------------------------- 
JasperLakePlatSamplePkg/CapsuleUpdate: Sync Me and Monolithic capsule update change from ICL

Sync below commit:
        cb99e2406b4bca4bc483bae97686d59cfa5396c7: IceLakePlatSamplePkg/CapsuleUpdate : G3 shutdown is required to upgrade EC and PD

Hsd-es-id: 16011143905
Original commit date: Wed Jun 3 13:27:55 2020 +0530
Change-Id: I49e9275edccec1e07008eeaa5d61218257d7b4e9
Original commit hash: f5982c42047c5c12e90156f10efab504f91bf84a

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakePlatSamplePkg/Features/CapsuleUpdate/FmpPlatformMe.dsc
JasperLakePlatSamplePkg/Features/CapsuleUpdate/FmpPlatformMonolithic.dsc
JasperLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMe/FmpDeviceLib.c
JasperLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMe/FmpDeviceLibMe.inf
JasperLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMonolithic/FmpDeviceLib.c
JasperLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMonolithic/FmpDeviceLibMonolithic.inf

================================================================================ 
Commit: 4314f9d82a558d57e710ec31043f0b80860cdfb2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:49:39 2020 +0530 
-------------------------------------------------------------------------------- 
[ADL-P]CPU PCIe BIOS support for ADL-P
As per the PCIe Integration HAS, ADL-P supports PEG10(x8), PEG60(x4) and PEG62(x4) and it requires BIOS changes to support this ports.

Hsd-es-id: 16011170702
Impact Platforms: ADL,MTL
Original commit date: Thu May 21 11:21:00 2020 +0530
Change-Id: I1c45ba7522c36f86f87dc291f768ab88da6ddad5
Original commit hash: 160f1bfddca0be1f6072bf924ad58e906d0fea36

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLibVer2.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip16InitLib/PeiCpuPcieSip16InitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip16InitLib/PeiCpuPcieSip16InitLib.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.c

================================================================================ 
Commit: 6f126ca2b4b6789598ffeb6b1dfb73c3259a230a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:49:23 2020 +0530 
-------------------------------------------------------------------------------- 
Suspend time value is '0' after performing S3 in Performance BIOS

Updated smram with suspend time record does not write back to memory. Add write back and flush cache after saving LockBox.
wbinvd before going to sleep is removed by https://hsdes.intel.com/appstore/article/#/1407946952, issue exposed since TGL and onwards.
Move record suspend start in PchSmmCore, which is used to be in S3SleepEntryCallback.

Hsd-es-id: 16010660833
Original commit date: Wed Jun 10 21:53:19 2020 +0800
Change-Id: I43513d12f4fb2c81dccef7d865d25dedb70b93df
Original commit hash: a0e31c4dd184b4255d115021f66b67ba3123a81f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmiDispatcher.inf
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmiDispatcherServer.inf
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmmCore.c
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmmSx.c
JasperLakePlatSamplePkg/Features/Pep/Smm/PepBccdSmm.inf
JasperLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedSmm/PlatformInitAdvancedSmm.c
JasperLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedSmm/PlatformInitAdvancedSmm.inf

================================================================================ 
Commit: 0acf9fef5620693f68369bbd0519affbff630786 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:48:52 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2243_01

Hsd-es-id: no sighting
Original commit date: Wed Jun 10 19:00:28 2020 -0700
Change-Id: I887ef0175b9562bdf8fbd5721c15f5f3b31e8dfe
Original commit hash: 2129bbb4ab1e87fcdf6d4c64f27537a890d7b73f

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 281ac4fc05c06878af92a9e5db55f351f415bde9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:48:30 2020 +0530 
-------------------------------------------------------------------------------- 
System hang with MCA on SOCKET0 CORE0  / 00E1 hang on resuming from S3 with NPK connected over DCI

Need to clear TCO_STS and TIMEOUT bit to avoid TCO Timeout callback during S3 cycling.
For other boot flows, the TCO_STS bit is cleared in the SMM handler

Hsd-es-id: 16011235236
Original commit date: Tue Jun 9 15:13:37 2020 -0700
Change-Id: Iba9c9f37661aa0222f9b296714f8cc378bc27f27
Original commit hash: c681778c70ead9689884ce49dfc4493c823a22ad

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Smbus/LibraryPrivate/PeiSmbusLib/PeiSmbusLib.c
ClientOneSiliconPkg/IpBlock/Smbus/LibraryPrivate/PeiSmbusLib/PeiSmbusLib.inf

================================================================================ 
Commit: f5e70a4cd9e2c7e8ce9503ebf7fe8061c5800456 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:48:13 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2243_00

Hsd-es-id: no sighting
Original commit date: Wed Jun 10 04:22:28 2020 -0700
Change-Id: I17728af74494f7076eaa6015f8d2de697b35647c
Original commit hash: 5b5a8c317926bb9583d3969aff1dbd28919fff10

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 290d54c7ca6fd00fa3172fa072b986a4bfdc2efc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:47:48 2020 +0530 
-------------------------------------------------------------------------------- 
[ADL/RKL]Return the right _CPC table when ITBM is enabled.

- ADL and RKL doesn't support CPTB object for IO Trap

Hsd-es-id: 16011082791
Original commit date: Sun May 31 13:58:57 2020 +0800
Change-Id: I3673662ae954e98ea127031e7d6be44612317706
Original commit hash: 8524cb6cce884687c0ef9d15843d1d4b847253c9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/Cpu0Hwp.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuSsdt.asl
ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/PowerMgmtInit.c

================================================================================ 
Commit: d5e9ca3d48d5621970891f840baf6b6d191b6b0b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:47:45 2020 +0530 
-------------------------------------------------------------------------------- 
[RKL-S] [A0][PO][TGP-H] [OC] Override Ring Voltage setting in BIOS is not reflecting in MSR

Hsd-es-id: 16011126307
Original commit date: Thu Jun 4 16:48:17 2020 +0800
Change-Id: Id9fe32b8af82022282b962c74bdeecb633591462
Original commit hash: 8cfe1fba89af98cd6e5e8aef8b02684a1e7d5fd8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c

================================================================================ 
Commit: 36a6e2195029d37d99e1a1de3dd5a8a6144f373e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:47:29 2020 +0530 
-------------------------------------------------------------------------------- 
[JSL] SMBIOS System SKU to show RVP version info to support CHID targeting

Updated SMBIOS Type 1 SKU Number with information from board, silicon, and firmware.

Hsd-es-id: 1508025927
Original commit date: Mon Jun 1 20:02:25 2020 +0800
Change-Id: I5ae49e4a776dfefbeb0a2ed846d8fe53046f7552
Original commit hash: 56a7f939917b06c85451c0a740201ae283d2d2cd

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakePlatSamplePkg/Features/Smbios/SmbiosMiscDxe/SmbiosMiscDxe.inf
JasperLakePlatSamplePkg/Features/Smbios/SmbiosMiscDxe/SmbiosMiscEntryPoint.c

================================================================================ 
Commit: bdab6cfb247671c65d91efcfbfd5ec94ac9ec8c9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:47:27 2020 +0530 
-------------------------------------------------------------------------------- 
[ADL] Using "CopyMem" to assign structure data

To avoid undifend memcpy issue with using CLANGPDB toolchain

Hsd-es-id: 1508055234
Original commit date: Thu Jun 4 10:25:19 2020 +0800
Change-Id: Ic4e89adf3955f81d3c3fd1801b13d9fc7448b78f
Original commit hash: 6eadc10d886ea0dffedf36e25ae71ca62ecb6853

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiSmbiosCpuLib/SmbiosType7.c

================================================================================ 
Commit: 8f4639574181728767b583ca1f3dadcc71a1cc1c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:47:22 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2242_00

Hsd-es-id: no sighting
Original commit date: Tue Jun 9 18:50:40 2020 -0700
Change-Id: If11f364dfeb4813d019625ff8212b37409e6abe1
Original commit hash: e1f58bc78b11a39bbd3c5af74bb4bead572c593d

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 5a77aba255e0dd9a8c9eec609b9b27983c3f473b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:47:20 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Update of programming due to BWG update for PCH DMI

DMI BWG changed to r1p2
This change adds programming reflecting that changes.

Hsd-es-id: 14010023732
Original commit date: Tue Jun 9 19:23:32 2020 +0200
Change-Id: Ie47c6cab8d9bb95edafdaf09111491eda582900a
Original commit hash: 67ffd02f6dcb260764c016968c6491c5414f7068

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/PchDmi17Regs.h
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PeiPchDmi15.c

================================================================================ 
Commit: a7f76b65275c169c0e2b6434c4a3deff97befd6a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:46:50 2020 +0530 
-------------------------------------------------------------------------------- 
JSL Security[Harmonized Capsule] : CSME Fw Fails to upgrade on FDO Jumper
assertion via Standalone CSME Capsule To skip Heci function when ME BIOS Boot Path is MeSecoverJmprBiosPath.

Sync below commit:
        49c5771240d92be0debde71526cacaa773a390a0: ICL Security[Harmonized Capsule] :
        CSME Fw Fails to upgrade on FDO Jumper assertion via Standalone CSME Capsule
        To skip Heci function when ME BIOS Boot Path is MeSecoverJmprBiosPath.

Hsd-es-id: 16010858396
Original commit date: Wed Jun 3 19:37:07 2020 +0530
Change-Id: Ie62b23f4a045ed61129007c0671e6d3ac433a4db
Original commit hash: 14f589a05edd10244bd979e1cae4c8d2ef11f338

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakePlatSamplePkg/Features/CapsuleUpdate/Library/PlatformFlashAccessLib/PlatformFlashAccessLib.c

================================================================================ 
Commit: d41b9d896f942028e15ff748b7bd15e00dcd2908 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:46:31 2020 +0530 
-------------------------------------------------------------------------------- 
18011528345: [ME] Replace MKHI MCA group by separate HECI client dependent on API version

1. For Client ME (WS) on the EndOfPei ask for GEN_GET_MKHI_VERSION_CMD
   and save it in the HOB
2. When Set/Get/Commit File and Core BIOS Done are about to send
   read MKHI_VERSION from HOB and decide what client to use
3. For SPS no HOB is created and default MHKI client is used

Additionally ClientCore driver will use Server side library
to send CoreBIosDone message.

Hsd-es-id: 18011528345
Original commit date: Wed May 13 11:41:32 2020 +0200
Change-Id: Id93c6b2c143e9e1b3cae845048ae2ab69a5726a5
Original commit hash: e7b430157b69759ca6e89fa149f95dd855c3462b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Guid/MeFirmwareVersionInfoHobGuid.h
ClientOneSiliconPkg/Include/Library/MeUtilsLib.h
ClientOneSiliconPkg/Include/Library/PeiMeLib.h
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsCommon.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsLib.inf
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/HeciMsgPeiLib.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMem.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMem.h
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMemCommon.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMemVer3.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/PeiMeInitLib.inf
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/PeiMeInitLibVer3.inf

================================================================================ 
Commit: ca476a3a6fced2395d7c69c24201ce6838c200e9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:46:11 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: [RKL][ADL][OC] Support Write to 0x1D in BIOS - part2

- Supports Per Core PState overclocking from BIOS.
- remove Core Max Oc Ratio restriction when Per Code Ratio Override is enabled.

Hsd-es-id: 22010270628
Original commit date: Tue Jun 9 09:27:58 2020 +0800
Change-Id: I8efbd846017cda54ad0771e38330c352b63f111b
Original commit hash: 3e16e927b9e96e0736a992348e193a31d0c4dace

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.c
ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/PowerMgmtInit.c

================================================================================ 
Commit: dfcb1f27cbeee75459f0388722c1f5f09dcd9933 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:46:07 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MeUtilsLib: gBS mustn't be used in SMM mode

Problem: BootService's API is called in IsInSmm function definition, but the
         gBS service is not supported in SMM mode.
Platforms affected: EGS, FHF, WLY

Changes:
1. Added modules variables - mInSmm and mSmmSystemTable2.
2. Created Constructor for MeUtilsLib, for DXE/SMM it calls InitializeMeUtilsLib () function
   to save information about if the bios is running in SMM and pointer to SmmSystemTable2
   in modules variables.
3. Added constructor for HeciControlFilterSmmLib, which is responsible for retrieving information
   if HMRFPO messages should be sent via HECI-1 or HECI-3.

Hsd-es-id: 18011722058
Original commit date: Fri May 29 11:58:16 2020 +0200
Change-Id: I6ef6edaa9a3c08c06859ef2ce01c06ae263d5d1f
Original commit hash: 89efc0680a52719bb2db0a4e7eb73bcb069ad9db

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsDxeSmmLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsLib.inf
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsPeiLib.c

================================================================================ 
Commit: a814842a31a26a4bcc194e5e6e8975068bb77f2d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:45:55 2020 +0530 
-------------------------------------------------------------------------------- 
[C1S][Debug & Trace] : Optimize Processor trace total size update.

cherry pick from https://git-amr-7.devtools.intel.com/gerrit/#/c/83309/

Hsd-es-id: 14011290757
Original commit date: Mon Jun 8 13:58:57 2020 +0530
Change-Id: Icbbf9e60a2e5d5ae45a24f5496f62ba5c87dee53
Original commit hash: 17b7cdc415e0faa5cbac6a7003921b7e186fcc04

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c

================================================================================ 
Commit: 11a9a9bfde7946f1b53629c66d1ae18606f687cf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:45:52 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg\ClientOneSiliconBuild.py can't redirect build log to a file

forward stdout to output

Hsd-es-id: 1508029084
Original commit date: Thu Jun 4 11:18:51 2020 +0800
Change-Id: I7054dae0f2bfce9d3a64d0ce8c13574654915757
Original commit hash: e38cf029846871047444f552ec1af023c1fd6bdd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/ClientOneSiliconBuild.py

================================================================================ 
Commit: 937983cc970b419da26ea6211a6a070fc53a1a67 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:45:48 2020 +0530 
-------------------------------------------------------------------------------- 
[C1S]: Fix SMBIOS type4 corecount number

Update SMBIOS type4 corecount to supported cores(Big cores + Small cores)

Hsd-es-id: 16011170743
Original commit date: Tue Jun 9 10:22:32 2020 +0800
Change-Id: I4f04f7df1bf31dee4f54d4f3e53831387ae3f3e8
Original commit hash: a6b9db27eb792804842c1a61b20cc24e06da76d8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiSmbiosCpuLib/SmbiosType4.c

================================================================================ 
Commit: b1d4a24d18ed3372dbd949afcf246e37d92719e0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:45:33 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2241_00

Hsd-es-id: no sighting
Original commit date: Mon Jun 8 20:27:11 2020 -0700
Change-Id: Idd6ff162a988c33a0be5db486a79fccedd61f8c0
Original commit hash: 82b42cb98a0cc026243cca1dad5550b588ca266f

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: ee5476f4ec122359dfde2bb000acf643821252aa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:45:24 2020 +0530 
-------------------------------------------------------------------------------- 
Redo * VR Current Limit changes not saving in BIOS

VR Current Limit changes is not saving in BIOS due to always override by VR override setting.

Hsd-es-id: 22010714517
Original commit date: Mon Jun 8 11:37:00 2020 +0800
Change-Id: Id7b799a1780294688e84b5e7c6a596225aa59188
Original commit hash: 63d818c1a932379d87224d36209a64459325d9da

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/JslCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
ClientOneSiliconPkg/IpBlock/VoltageRegulator/IncludePrivate/Library/PeiVrLib.h
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c
JasperLakePlatSamplePkg/Setup/CpuSetup.c
JasperLakePlatSamplePkg/Setup/CpuSetup.hfr
JasperLakePlatSamplePkg/Setup/CpuSetup.uni

================================================================================ 
Commit: a98b2b7926da1c8130d49bf4af9f80a7267bbf45 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:44:39 2020 +0530 
-------------------------------------------------------------------------------- 
[JSL+] Tablet mode functionality is not working using on board tablet mode switch

 Sync from ICL, Adding Q82 & Q83 for tablet switch control

Hsd-es-id: 1608197228
Original commit date: Fri Jun 5 15:26:18 2020 +0530
Change-Id: I82acaedfb6f2f5e18d787d720c998ce0235802ae
Original commit hash: a61bce116e55f3ff6bfdf6aeaa026fc1132fad13

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakePlatSamplePkg/EC/Asl/EC.ASL

================================================================================ 
Commit: c813e482c30c0c35be9c94c7c8340c977a683ea4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:44:31 2020 +0530 
-------------------------------------------------------------------------------- 
DGR: [ADL] Write Protect TXT MMIO and System Memory

DGR denies write access to TXT MMIO FED2000 to FED3FFFF,
TXT System Memory DPR Region and MSR IA32_RTIT_CTL
is black listed for access.

Hsd-es-id: 16011091438
Original commit date: Sun May 31 13:35:25 2020 +0530
Change-Id: I4ccf1057d633071e9973be7219b0488baeb6a388
Original commit hash: 1b6e4af399090397fd2cc94033c9fab4d9655635

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.c
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.inf
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmSps.c
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmSps.h

================================================================================ 
Commit: 129e2a45a9ee3a460dc1e0dd9ae7e9f09b5a8389 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:44:26 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Scs: Refactoring of SCS for multichip design

Moved all SoC dependent code from SCS IpBlock into SoC code.

Hsd-es-id: n/a
Original commit date: Tue Jun 2 16:48:22 2020 +0200
Change-Id: Ic90ac03544c584ec57fe6c84b81ac3e19cd87894
Original commit hash: 1a0a73953a961b09aaa1451b074b5ac0bef9eb47

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/JslPch/PeiLib.dsc
ClientOneSiliconPkg/Include/ScsInfoHob.h
ClientOneSiliconPkg/IpBlock/Scs/IncludePrivate/Iosf2OcpPort.h
ClientOneSiliconPkg/IpBlock/Scs/IncludePrivate/Library/PeiScsLib.h
ClientOneSiliconPkg/IpBlock/Scs/IncludePrivate/ScsSdController.h
ClientOneSiliconPkg/IpBlock/Scs/IncludePrivate/ScsUfsController.h
ClientOneSiliconPkg/IpBlock/Scs/LibraryPrivate/PeiScsLib/PeiIosf2Ocp.c
ClientOneSiliconPkg/IpBlock/Scs/LibraryPrivate/PeiScsLib/PeiIosf2Ocp.h
ClientOneSiliconPkg/IpBlock/Scs/LibraryPrivate/PeiScsLib/PeiIosf2OcpVer1.c
ClientOneSiliconPkg/IpBlock/Scs/LibraryPrivate/PeiScsLib/PeiIosf2OcpVer2.c
ClientOneSiliconPkg/IpBlock/Scs/LibraryPrivate/PeiScsLib/PeiScsInit.c
ClientOneSiliconPkg/IpBlock/Scs/LibraryPrivate/PeiScsLib/PeiScsInitInternal.h
ClientOneSiliconPkg/IpBlock/Scs/LibraryPrivate/PeiScsLib/PeiScsInitVer1.c
ClientOneSiliconPkg/IpBlock/Scs/LibraryPrivate/PeiScsLib/PeiScsInitVer2.c
ClientOneSiliconPkg/IpBlock/Scs/LibraryPrivate/PeiScsLib/PeiScsLib.inf
ClientOneSiliconPkg/IpBlock/Scs/LibraryPrivate/PeiScsLib/PeiScsLibVer1.inf
ClientOneSiliconPkg/IpBlock/Scs/LibraryPrivate/PeiScsLib/PeiScsSdHc.c
ClientOneSiliconPkg/IpBlock/Scs/LibraryPrivate/PeiScsLib/PeiScsUfs.c
ClientOneSiliconPkg/IpBlock/Scs/LibraryPrivate/PeiScsLib/ScsUfsMmp.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/IclPchScs.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInitPei.h
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspIcl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibIcl.inf

================================================================================ 
Commit: fd9601e21473147febaa8b5e8410f3e270d5f175 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:44:15 2020 +0530 
-------------------------------------------------------------------------------- 
[JSL][Title]: BIOS appends NVRAM offsets with different value for existing offset.
[Issue/Description]: BIOS should not append NVRAM offsets with different value for existing offset, Because Hii SetupBrowser can not process duplicated AltCfgString.
[Resolution]: Improve UpdatePatchTable() to fix duplicated AltCfgString and fix non expected setup value after load default.
[Impacted Platform]: JSL

Hsd-es-id: 16011203355
Original commit date: Tue Jun 2 11:40:40 2020 +0530
Change-Id: I11281c1c12f706aede6c5fea8fe68535f91bda2f
Original commit hash: 2134e1c23be9350b9f70c7f28fb379c417be8343

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/Library/DxeBoardConfigLib/DxeBoardConfigLib.c

================================================================================ 
Commit: bb59568d620c7ef452c7b8cc86ba66565e1844f4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:44:13 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/GPIO: [ADP-S] Update Timed GPIO Pinmux

Updated Timed GPIO Pinmux

Hsd-es-id: 18011708750
Original commit date: Thu May 28 12:39:17 2020 +0200
Change-Id: Ie819ec990ec65ff5aa77161af2a575dc1e7c1707
Original commit hash: b95f1d01752dcfcd2096cff9f145ad2a721828e6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer4.c

================================================================================ 
Commit: 8849a1cf196f3740bc0949c9c447d6d1210929e2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:44:10 2020 +0530 
-------------------------------------------------------------------------------- 
[C1S/ME] Passing BIOS debug settings as the Debug token payload - phase #1

Resolution: [Step1] Implement new Get Debug Token Data HECI command.
Impacted: All C1S projects.

Hsd-es-id: 14011509221
Original commit date: Fri May 15 20:36:48 2020 +0800
Change-Id: Ia989b386d2890baf3985f722b78a8b5e482e86cb
Original commit hash: a5ccd6faf86d4758525b65851082fbbb0834c97c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/BupMsgs.h
ClientOneSiliconPkg/Include/Library/PeiMeLib.h
ClientOneSiliconPkg/IpBlock/Amt/Library/DxeAmtHeciLib/DxeAmtHeciLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/HeciMsgPeiLib.c

================================================================================ 
Commit: 20d4798797e2bf8444dccf4d096cf1732f2f4c29 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:43:43 2020 +0530 
-------------------------------------------------------------------------------- 
[ADL]: Update active big & small cores defined in config block & platform CPU_SETUP.
[ADL]: Create a mapping table for CpuIdentifier and BigCore/SmallCore count in BIOS.

Active big & small cores defined in silicon config block & platform CPU_SETUP should
be able to identify the system enabled big & small cores number. They should always
present the platform settings and the consumer/user thinking value.

But currently, Active big & small cores are looked at together. When both are {0,0},
means to enable all cores. When BIOS wants to disable cores of one type, it has to
put the number of the enabled cores of the other type and not keep it at 0. This patch
is to update the active big & small cores defined in silicon config block & platform
CPU_SETUP so as to reflect the consumer/user thinking value (0:Disable all cores,
1: enable 1 core, ..., 0xFF:Active all cores).

Since the CPU strap(pCode) default value is {0, 0}, we also need to map {ALL, ALL}
setting into {0, 0} before the CPU strap setting so as to avoid the system reset
during the first time boot. So, the solution requires to get the system supported number
of big cores & supported small cores to know when to do the mapping between {ALL, ALL}
and {0, 0}. This patch also creates a mapping table for CpuIdentifier and BigCore /
SmallCore count in BIOS to achieve that.

Hsd-es-id: 1508033836
Original commit date: Wed Jun 3 13:41:21 2020 +0800
Change-Id: If1167b6427a8fe0924251bd421a9c4daacb2f98d
Original commit hash: 1a525f50fe0f84735c2c14cb22832975258576fc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/ConfigBlock/CpuConfigLibPreMemConfig.h
ClientOneSiliconPkg/Cpu/Include/Library/CpuPlatformLib.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuInfoFruLib.h
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLibPreMem.c
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
ClientOneSiliconPkg/Fru/JslCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/JslCpu/LibraryPrivate/PeiCpuInitFruLib/PeiCpuInitFruLib.c

================================================================================ 
Commit: 8bd547129ed5c6a38d370329585d223ab5ee91c9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:43:35 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2237_00

Hsd-es-id: no sighting
Original commit date: Sun Jun 7 18:57:29 2020 -0700
Change-Id: Ic824ce5f6caea44e7826e6a76d01c620cf954729
Original commit hash: 2c77967e47abfd2711e5b06873177b8826678e91

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 4d68bffdb2918a72c13016798482cb95a63b521b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:43:17 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2236_00

Hsd-es-id: no sighting
Original commit date: Sat Jun 6 19:22:15 2020 -0700
Change-Id: I193b392c275d380e53877f25508dc9dd3c23a957
Original commit hash: baf00675000dfca5cc85055443314dc4ec90df39

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 937be992bb6990d1d6bda5fda7459ed8a4e0e4c3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:42:52 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2235_00

Hsd-es-id: no sighting
Original commit date: Fri Jun 5 22:00:52 2020 -0700
Change-Id: I047a300c7aaf0c9b1ad8c4fa164d5af24eae2e99
Original commit hash: 53313b814433685d5b5c87dc4d584dbf8cfc428f

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: e8200ce031be0405eb0d1ee9b30a2ba886d1af74 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:42:43 2020 +0530 
-------------------------------------------------------------------------------- 
SUT is getting hanged while entering OS with C-State enabled in BIOS

Revert "VR Current Limit changes not saving in BIOS"
This reverts commit 2f0a4e7a769158f904fed9b69010d34747e99a49.

Hsd-es-id: 16011226231
Original commit date: Thu Jun 4 22:03:29 2020 -0700
Change-Id: Iaf31669685a4fa0811f634129e729e316481d7cc
Original commit hash: 6e684decd7c9a29d6311e88769c3ee1d369a6322

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/JslCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
ClientOneSiliconPkg/IpBlock/VoltageRegulator/IncludePrivate/Library/PeiVrLib.h
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c
JasperLakePlatSamplePkg/Setup/CpuSetup.c
JasperLakePlatSamplePkg/Setup/CpuSetup.hfr
JasperLakePlatSamplePkg/Setup/CpuSetup.uni

================================================================================ 
Commit: 8184db052c907f17d26f50cbded2c703b3834035 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:41:47 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: PCH DMI Phy and aggresive clock gating settings programming.

Merge of Ia6ada375d7f426e0abaff282af7149dc5617bbfa and
I5d9e3f607adb07306c7278ebd20cc54ac400bc20

Hsd-es-id: 22010731915
Original commit date: Thu Jun 4 10:22:45 2020 +0200
Change-Id: Ifddb8467810804b708bc059e1ab6f627c890baba
Original commit hash: a83bfa2aec71e580861260944458d88ed4671dce

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/PchDmi15Regs.h
ClientOneSiliconPkg/Include/Register/PchDmi17Regs.h
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PchDmi15.c
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PeiPchDmi15.c
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PeiPchDmiLib.c
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiPchDmiPolicyLib/PeiPchDmiPreMemPolicyLib.c

================================================================================ 
Commit: 55da41a3faa903d93ab9cd05279662f40776f778 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:41:08 2020 +0530 
-------------------------------------------------------------------------------- 
PeiUsbHostControllerInitLib: xHCI programming update v28

Force PG timeout changed from 50us to 150us

Hsd-es-id: 14011678229
Original commit date: Thu Jun 4 14:50:35 2020 -0700
Change-Id: If2cfad3d54b81d95335767fd53ce858043a2c206
Original commit hash: 1817b7cacba063156f5b50a7cd33a39f34dfc5c8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/UsbRegs.h
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/XhciInit.c

================================================================================ 
Commit: 107efb4c873eb0a4931e5b2d16939773b6be152d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:41:05 2020 +0530 
-------------------------------------------------------------------------------- 
[JSL][RKL][ADL]Fastboot: remove PS/2 keyboard

Update menu of Fastboot to allow USB keyboard and remove PS/2 keyboard.

Hsd-es-id: 16010928413
Original commit date: Tue Jun 2 16:45:12 2020 +0800
Change-Id: I6be7835197b0136f5de257841f1a4014c2883490
Original commit hash: e09ddc04a3f2722d7d485ec1e0d93533fb762baa

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakePlatSamplePkg/Library/DxePlatformBootManagerLib/FastBootSupport.c
JasperLakePlatSamplePkg/Library/DxePlatformBootManagerLib/FastBootSupport.h
JasperLakePlatSamplePkg/Setup/Boot.vfr
JasperLakePlatSamplePkg/Setup/Setup.uni

================================================================================ 
Commit: e355f921cef2f2ec0f94b393eadcb8f7d5b5cbc9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:41:02 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2234_00

Hsd-es-id: no sighting
Original commit date: Thu Jun 4 18:36:21 2020 -0700
Change-Id: Ie49bca3170306b1e7f67775a0c9bc432b2556487
Original commit hash: b649f93d7919b92271b8611c483e11ea1cdc37c8

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: c4876ce1e4a87e848a57e62a7eba2b67b4bcf55a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:40:56 2020 +0530 
-------------------------------------------------------------------------------- 
Fix that SSD drive does not appear in device manager.
  Add method to handle Hot plug event of CPU PCIE.

Hsd-es-id: 14011578422
Impact Platforms: RKL, ADL

Original commit date: Mon Jun 1 11:14:53 2020 +0800
Change-Id: I707029b07cd5230b2391febf3be76e11f6735896
Original commit hash: fdbf1da6f29322dac780991bd8d6cdc778916fd3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/CpuPcieRpCommon.asl

================================================================================ 
Commit: 7387068ada692826b41279226cb2726f54f9241a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:40:18 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Ipblock/Pmc/: Move Simics WA for CPPMVRIC register for
SLP_S0# configuration from v4 to v2 Library

In this commit:
1. Changed ADL Pei Pmc library from Ver4 to Ver2
2. Writing R_PMC_PWRM_1B1C value as 0x1E for simics environment instead of 0x801E(POR)
   With 0x801E(POR value) the system not booting to OS.
3. Reverting the change done for ADL P on Ver4 library files

Hsd-es-id: n/a
Original commit date: Sat May 16 20:02:02 2020 +0530
Change-Id: Idd05e0f670089a193749806dff7693f9f76f765a
Original commit hash: a8560912f7e51e67b9b3749b84065aa778d3a685

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib/PeiPmcPrivateLibVer2.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib/PeiPmcPrivateLibVer4.c

================================================================================ 
Commit: 633d7615b5fcab1a2abd4872bec0f2091d45d01d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:40:02 2020 +0530 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg: HDA link should be enabled by default in BIOS instead of SNDW

Change default for ADL-S: Hda and DMICs are enabled by default

Hsd-es-id: 16011160321
Original commit date: Mon Jun 1 00:57:35 2020 -0700
Change-Id: Ibce82e859a12d9b2894b3f459a6d3bda579895c5
Original commit hash: 70751d62a2745ad80a8b09cf55688205899c2fb4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaPolicyLib/PeiHdaPreMemPolicyLib.c

================================================================================ 
Commit: 56962d8e7a0887549ef6f93c8e2340256e64c942 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:39:52 2020 +0530 
-------------------------------------------------------------------------------- 
[RKL-S][A0][PO][TGP-H][OC] VR Current Limit setting is not persistent

- Added Unlimited ICCNAX support

Hsd-es-id: 22010692246
Original commit date: Fri May 29 14:46:40 2020 +0800
Change-Id: I967211f4fe2c56fd2b1e792677f3fed6b22be2d8
Original commit hash: f06fd818bbdc9a71fcbe3eb91e1d611af7549248

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicyPreMem.c
ClientOneSiliconPkg/Fru/JslCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
ClientOneSiliconPkg/Include/ConfigBlock/Overclocking/OverclockingConfig.h
ClientOneSiliconPkg/Include/Library/VoltageRegulatorCommands.h
ClientOneSiliconPkg/IpBlock/VoltageRegulator/IncludePrivate/Library/PeiVrLib.h
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c
JasperLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiCpuPolicyUpdatePreMem.c
JasperLakeFspPkg/Upd/FspmUpd.dsc
JasperLakePlatSamplePkg/Include/SetupVariable.h
JasperLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
JasperLakePlatSamplePkg/Setup/OverClockSetup.hfr
JasperLakePlatSamplePkg/Setup/OverClockSetup.uni

================================================================================ 
Commit: 60b0e4a2ac0b0a8ff77d2b6dfdbeb0d0e935ffca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:39:19 2020 +0530 
-------------------------------------------------------------------------------- 
[RKL-S][TGPH] HEVC decode registry is not generating in Registry settings
    -set WOPCM Size to fix this issue
    for CML should be 1MB and for RLK should be 2MB.

Hsd-es-id: 22010780601
Original commit date: Mon Jun 1 01:31:44 2020 +0530
Change-Id: I8fc913d9e09fc3aa3f320fa3fe6613158e4a7f96
Original commit hash: d4ec3a53d310bbc1d885ff923e4cd817939cf044

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen12/PeiGraphicsInitLib.c

================================================================================ 
Commit: 402d020c874c2f7bb2c8eba9cedd4c2c21a660ce 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:39:16 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2233_01

Hsd-es-id: no sighting
Original commit date: Wed Jun 3 19:34:33 2020 -0700
Change-Id: I37f742eba73112abd55421a635c1a4ffda4798fa
Original commit hash: 147616754fea59ee9f90b639716fd8c277df9468

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: de8f2cafb794d0cca78966ff1ea8463103871562 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:38:10 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Me: Fix issue with MePostMemInit flow

Server MeType lib returned unknown ME type when Simics boots in
Recovery mode. Fixed ME library logic.
References to SPS related code without build switch. Replaced with
runtime checks for presence of SPS ME befor executing SPS related code.

Hsd-es-id: 16011119577

Original commit date: Tue Jun 2 11:12:41 2020 -0700
Change-Id: Iaafe7c608201f09220e5a90d831875525e9778ce
Original commit hash: 32fc21a3a04a2680c836d872740cd530421de79d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMemVer3.c

================================================================================ 
Commit: f0dba612c9d328e77f1d44838b384509144b6e72 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:37:50 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/GPIO: [ADP-S] Update UART Pinmux

UART Pinmux updated

Hsd-es-id: 18011708685
Original commit date: Thu May 28 12:32:13 2020 +0200
Change-Id: I94bdc79e0cbd8dea421af1a35253982ee768e1b7
Original commit hash: b7023e2ca352d7f3986fd8970394f3bc20d8598c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Pins/GpioPinsVer4S.h

================================================================================ 
Commit: ccd45e423fa48a57e2748d7f30457a248a9aacae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:37:42 2020 +0530 
-------------------------------------------------------------------------------- 
PeiUsbHostControllerInitLib: USB programming updates

Updated SSCTGE due to FIA staggering of RxStandby when PMC_PC2 asserted

Hsd-es-id: 18011709550

Original commit date: Thu May 28 12:40:13 2020 +0200
Change-Id: I77dbd299c493a88b3ebe1aa13dc9447c91aa91aa
Original commit hash: bab80482fb9ae21c57781dffb6d34ead812b9a51

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/UsbRegs.h
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/XhciInit.c

================================================================================ 
Commit: 706f0ea1f5067b9c7f3ea7841569b789885037fd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:37:38 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2233_00

Hsd-es-id: no sighting
Original commit date: Wed Jun 3 04:49:10 2020 -0700
Change-Id: I07b0143dc5d43524997eafc027fa9eebeefb894f
Original commit hash: 836f6a6561621d5f5a17f020ee991754cdb8e32a

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: c5e4092d85328b0bb2050220d23e72cf4eb9fb58 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:37:32 2020 +0530 
-------------------------------------------------------------------------------- 
[JSL]:Update to ICL MRC 4.100

1. Add DDR4 RH support and new bios menu options: REFRESH_PANIC_WM and REFRESH_PANIC_WM
Add MrcRhPrevention() to enable Refresh2x into register
Set "2x Refresh" as the default and unique option of Row Hammer Solution

Related options:

BIOS Option
     Intel Advanced Menu
        Memory Configuration
            Enable RH Prevention [Enable|Disable]
                Row Hammer Solution  [2x Refresh]
            REFRESH_PANIC_WM     [1-9]
            REFRESH_HP_WM        [1-9]

2. Set XARB_TC_BUBBLE_INJ.max_twrwr to be the same as max_twrrd.

Hsd-es-id: 14011254564 2205462764
Original commit date: Mon Apr 20 07:54:42 2020 +0800
Change-Id: I84033a8981ec962e2a0d084c451643724573f1f4
Original commit hash: e7598bac32de888b636936a871b4b707ad9da60e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver1/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcRefreshConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/MEMORY/MrcSetup.c
JasperLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
JasperLakeFspPkg/Upd/FspmUpd.dsc
JasperLakePlatSamplePkg/Include/SetupVariable.h
JasperLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiSaPolicyDebugLib.c
JasperLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
JasperLakePlatSamplePkg/Setup/SaSetup.hfr
JasperLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: e45fae36db77f7e1ac71c36fafc3ab59d8bb12ae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:37:25 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/GPIO: [ADP-P] Update UART Pinmux

Pinmux for UART updated

Hsd-es-id: 18011690742
Original commit date: Tue Jun 2 16:04:19 2020 +0200
Change-Id: I828b52bdc9e0128aa8d1420941239d56582d52ff
Original commit hash: 1b93c6b00d8cd83b6ee0698b56e4cfdce95704ee

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Pins/GpioPinsVer2Lp.h

================================================================================ 
Commit: 7da3b2ea4e3b5e80f867a0e3990e43ab6dec72ea 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:37:18 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg\IpBlock\SerialIo\I2c: System may hang while I2C communication because I2C RX FIFO is full

- Issue 1: Wrong access to Pci Config Space during device bring up.
  Replaced Mmio writes with PCi Segment Lib
- Issue 2: Wrong SDA Hold values - used from prev generation
  Replaced old values with TGL specific data
- Issue 3: Write Pointer was moved during first read operation.
  When restart command is issued there is no data in RX FIFO.
  Write Postion has to remain 0 until next command is issued.
- Issue 4: Wrong Touch Panel configuration in I2cPlatformDxe
  Bad mapping of Touch Panel Type - missing WACOM, did not align with Setup Menu.
- Issue 5: HidI2cPlatformSupportLib->HidI2cCheckInterrupt always assumes that PcdHidI2cIntPad is always set
  added additional check to make sure that it reads INT status only when GPIO pad is valid
- Issue 6: Once Hid descriptor is obtained Touch Panel driver tries to delete request packed twice which causes ASSERT.
  Removed unwanted DeleteRequest

Hsd-es-id: 1507857089
Original commit date: Wed May 13 05:55:01 2020 -0700
Change-Id: I3f27b52eb640cff00369290cde79e811e1eebd99
Original commit hash: 9948109480eda9ec81141d810c35e8fae85b78b1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/SerialIo/I2c/I2cDriver/SerialIoI2cDriver.c
ClientOneSiliconPkg/IpBlock/SerialIo/I2c/LibraryPrivate/PeiDxeSerialIoI2cMasterCommonLib/PeiDxeSerialIoI2cMasterCommonLib.inf
ClientOneSiliconPkg/IpBlock/SerialIo/I2c/LibraryPrivate/PeiDxeSerialIoI2cMasterCommonLib/SerialIoI2cMasterCommonLib.c
JasperLakePlatSamplePkg/Features/I2c/I2cPlatformDxe/I2cPlatformDxe.c
JasperLakePlatSamplePkg/Features/I2c/I2cTouchPanelDxe/I2cTouchPanel.c
JasperLakePlatSamplePkg/Library/DxeHidI2cPlatformSupportLib/DxeHidI2cPlatformSupportLib.c

================================================================================ 
Commit: f347222907c2d9dfc5113e8a019a9304cd150d26 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:37:11 2020 +0530 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg: Remove FIVR options for ADP-S

ADP-S doesn't support FIVR. This commit removes FIVR menu options
from setup for ADP-S build and skips FIVR programming in PMC
altogether.

Hsd-es-id: 16010740339
Original commit date: Tue May 19 17:05:00 2020 +0200
Change-Id: I8ce58bb83a6cd74a78a0600f6d45408a22fa5a7d
Original commit hash: 364126038f1f938b3bfcd258b6edbc7c68e103a9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/JslPch/IncludePrivate/Library/PmcSocLib.h
ClientOneSiliconPkg/Fru/JslPch/LibraryPrivate/PeiDxeSmmPmcSocLib/PeiDxeSmmPmcSocLib.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInit.c

================================================================================ 
Commit: bfcc159c6416178fd593d1aed220caa3e6028686 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:36:49 2020 +0530 
-------------------------------------------------------------------------------- 
[ADL-P][HSLE] BIOS WAs for monitoring

These are the changes required for official ADL-P Bios to boot on HSLE
1)File changes:Intel\AlderLakePlatSamplePkg\Platform\PciPlatform\Dxe\PciPlatform.c
Reason:Activate QemuVideoDxe simics WA for HSLE as well
2)File Change:Intel\ClientOneSiliconPkg\Cpu\Include\Library\CpuMailboxLib.h
Reason:Reduce Mailbox timeouts- reduces run time
3)Files changes:Intel\ClientOneSiliconPkg\Fru\AdlCpu\Include\Register\SaRegsHostBridge.h
Reason:Updated DID.
4)File changes:Intel\ClientOneSiliconPkg\Include\Library\PreSiliconEnvDetectLib.h
5)Intel\ClientOneSiliconPkg\Library\BasePreSiliconEnvDetectLib\BasePreSiliconEnvDetectLib.c
Reason:Add functions to recognize HSLE platform.
6)File changes:Intel\ClientOneSiliconPkg\IpBlock\PcieRp\LibraryPrivate\PeiPcieRpInitLib\PeiPcieRpInitLib.c
Reason:Reduce loop size in Pcie Root port configuration
7)File changes: Intel\ClientOneSiliconPkg\IpBlock\MemoryInit\Adl\LibraryPrivate\PeiMemoryInitLib\Source\Api\MrcStartMemoryConfiguration.c
Reason: MrcResetSequence is not modelled in HSLE.

Hsd-es-id: 1307413818
Original commit date: Mon Jun 1 13:58:47 2020 +0530
Change-Id: I6e107f7d385643f6fd7ab4607a82a3b005893f76
Original commit hash: 606581aaea92d3ff5c1a3c825307f3357f1da198

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/Library/CpuMailboxLib.h
ClientOneSiliconPkg/Fru/JslCpu/Include/Register/SaRegsHostBridge.h
ClientOneSiliconPkg/Include/Library/PreSiliconEnvDetectLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c
ClientOneSiliconPkg/Library/BasePreSiliconEnvDetectLib/BasePreSiliconEnvDetectLib.c

================================================================================ 
Commit: 9c161ee051e952e2fb73e7dc8d10a2c503db4bb1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:36:39 2020 +0530 
-------------------------------------------------------------------------------- 
Dynamic Clock gating should be programmed per root port and not per controller

Hsd-es-id: 16010966572
Impact Platforms: ADL,RKL,TGL

Original commit date: Tue Apr 28 15:57:16 2020 +0530
Change-Id: If08511f1211fc80552baba5c1020aef02ff3d763
Original commit hash: c941735041770d3f096ae8413b404c0c70cd8cfb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer1.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.c

================================================================================ 
Commit: 2d7da41a1f098b772e0b13a6d030bfae37a2e3d2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:36:08 2020 +0530 
-------------------------------------------------------------------------------- 
[RKL-S] fixing failure when running the command "Chipsec.modules.common.igd_config0"

Ported GttMmadr + 0xD00 from Gen9 to RKL

Hsd-es-id: 16011163476
Original commit date: Mon Jun 1 17:41:38 2020 -0700
Change-Id: Ia9a424d0ada0399766d24b96a201bc66a65b0c58
Original commit hash: 45e708bd869f36f7cff07559128f03b5e64e7ab6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen12/PeiGraphicsInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen12/PeiGraphicsPmInit.c

================================================================================ 
Commit: 93070ba2630753fc7587bf72730bf1ad9021e260 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:35:49 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2232_00

Hsd-es-id: no sighting
Original commit date: Tue Jun 2 18:43:25 2020 -0700
Change-Id: Id60792fab3cce044f777c06c60daaf0eb9781cd4
Original commit hash: 1ea4929f4184294e0423125eb10f7047559e17cd

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 1a7cd1043c9aa4e6896332dbefe50bca3c91a022 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:35:09 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Espi: Move LPC library under eSPI IpBlock

Espi implements LPC functionality in all currently supported
silicons. Moved the PeiLpcLib into eSPI config block. LPC registers
have to remain public due to extensive usage in platform code.

Hsd-es-id: n/a
Original commit date: Mon Jun 1 14:16:45 2020 +0200
Change-Id: Ia85afd6c22eb59d92ae0b8ab78de2f0fbdf773e1
Original commit hash: 6f12f5e987dc6fb2568d715400d745938bf30b53

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/JslPch/PeiLib.dsc
ClientOneSiliconPkg/Include/Register/PchRegsLpc.h
ClientOneSiliconPkg/IpBlock/Espi/IncludePrivate/Library/PeiLpcLib.h
ClientOneSiliconPkg/IpBlock/Espi/LibraryPrivate/PeiLpcLib/PeiLpcLib.c
ClientOneSiliconPkg/IpBlock/Espi/LibraryPrivate/PeiLpcLib/PeiLpcLib.inf
ClientOneSiliconPkg/Product/JasperLake/SiPkgPeiLib.dsc
JasperLakeFspPkg/JasperLakeFspPkg.dsc

================================================================================ 
Commit: fa5b751ef5eb288747e0e78cfd0c37dad5c6e93a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:35:03 2020 +0530 
-------------------------------------------------------------------------------- 
No Acoustic Noise DPA setting in TGL Platform BIOS
 - Add Dynamic Periodicity Alteration (DPA) tuning feature

Hsd-es-id: 16011210076
Original commit date: Fri May 29 22:27:31 2020 +0530
Change-Id: I941a72a76e8e08f8bcd84e4ceabc9fcc6c7a1727
Original commit hash: f0e8db7d75fbc1775aa3182692cee60459164a0b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/VoltageRegulator/CpuPowerMgmtVrConfig.h
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrPolicyLib/PeiVrPolicyLib.c
JasperLakeFspPkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
JasperLakeFspPkg/Upd/FspsUpd.dsc
JasperLakePlatSamplePkg/Include/SetupVariable.h
JasperLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
JasperLakePlatSamplePkg/Setup/CpuSetup.hfr
JasperLakePlatSamplePkg/Setup/CpuSetup.uni

================================================================================ 
Commit: 015e8c339358c316fbf3018ba0e3c975230b36b5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:34:54 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/GPIO: [ADP-S] Update I2C Pinmux

Updated I2C Pinmux

Hsd-es-id: 18011708876
Original commit date: Thu May 28 13:04:54 2020 +0200
Change-Id: Ie95ff9e34d5236a66655a1ffde165904197759f2
Original commit hash: 6ba50f4db84f4187c1df984973905a6ea294b0aa

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer4.c

================================================================================ 
Commit: 3191ea3b363c1be1af31e055b3796d455fc30acd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:34:32 2020 +0530 
-------------------------------------------------------------------------------- 
[ADL][PCHPO] Enable BIOS boot with non-client type ME

Enable BIOS boot with non-client type ME
Validate flow when MeTypeIsClient return FALSE.

Hsd-es-id: 22010720807
Original commit date: Sat May 30 22:27:29 2020 +0800
Change-Id: If87eae2945cc3f3bc131437a9905b4b5b78d5195
Original commit hash: b33b11b08b4020a9a130f1f91c835dae8f20a20c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fsp/FspInit/Pei/FspInit.c
ClientOneSiliconPkg/Fsp/FspInit/Pei/FspInitPreMem.inf
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMem.c

================================================================================ 
Commit: 0bae0c35e0c34ff6c40e72ce83c7db92fcdd5088 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:34:15 2020 +0530 
-------------------------------------------------------------------------------- 
VR Current Limit changes not saving in BIOS

VR Current Limit changes is not saving in BIOS due to always override by VR override setting.

Hsd-es-id: 22010714517
Original commit date: Fri May 29 13:39:50 2020 +0800
Change-Id: Ib9888a2d7a6be5a62875d7fd3cd3bf5836440a3e
Original commit hash: 1ca5e4116b083327f5f154f40a7316b4bbfbe25f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/JslCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
ClientOneSiliconPkg/IpBlock/VoltageRegulator/IncludePrivate/Library/PeiVrLib.h
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c
JasperLakePlatSamplePkg/Setup/CpuSetup.c
JasperLakePlatSamplePkg/Setup/CpuSetup.hfr
JasperLakePlatSamplePkg/Setup/CpuSetup.uni

================================================================================ 
Commit: bbba8f49acfdd313676c9268be96013a0d88a353 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:34:09 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2231_00

Hsd-es-id: no sighting
Original commit date: Mon Jun 1 18:51:19 2020 -0700
Change-Id: I763863d876ef4a1fc3c203d4130fac87a49c5eb3
Original commit hash: ef27886de5ba3df163f1584d0d393c2e6a5d54a2

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 7fd30ae2b6b26c3576a24b3886fee16bf8af428f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:33:55 2020 +0530 
-------------------------------------------------------------------------------- 
C1S/PeiSmbusLib SMBUS SCMD register misconfiguration

Change is required to configure SMBUS SCMD register properly:
  - HNW field in SCMD register is now set to 1 as specified in SMBUS BWG.

Hsd-es-id: 1808609506
Original commit date: Thu May 28 14:39:38 2020 +0200
Change-Id: I75729080d57fab7327c99a196615402bdb6d8eb5
Original commit hash: 7c134509797ad8483312905701b379849c5ddd35

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Smbus/IncludePrivate/Register/SmbusRegs.h
ClientOneSiliconPkg/IpBlock/Smbus/LibraryPrivate/PeiSmbusLib/PeiSmbusLib.c

================================================================================ 
Commit: 535b4d58b04e1a6394caec16c1f370601ec9d101 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:33:52 2020 +0530 
-------------------------------------------------------------------------------- 
C1S/Rlink IpBlock PchRlink added

Code change is required to perform Rlink device initialization and
introduces following features:

    1. New IpBlock - PchRlink
    2. PeiPchRlinkLib library based on CDF implementation which includes:
        - basic Rlink initialization
        - Tc/Vc mapping
        - TargetLinkSpeed configuration
        - ClockGating configuration (HSD: 2007359874)
        - PowerManagement configuration
        - Rlink L1 Aspm configuration (HSD: 2007359880)
    3. Setup knobs for EagleStream:
        - "Rlink CG Enable" (HSD: 2007359874)
        - "DMI Link ASPM Control" (HSD: 2007359880) - knob reused for Rlink
    4. Register definitions for Rlink have been updated according to crif
    5. Register definitions for Dmi have been checked

For now Rlink code has some dependencies with Dmi stuctures and configuration.

Library is unused due to Rlink is non-POR device for now.

Hsd-es-id: 1805979908
Original commit date: Fri Dec 6 17:49:18 2019 +0100
Change-Id: I3100ecdaaf232cce540c43fb42cd733a73d11d25
Original commit hash: 7276a9ba2b75832b5fae29e9cd0c654394baa7fe

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/PchDmi/PchDmiConfig.h
ClientOneSiliconPkg/IpBlock/PchRlink/IncludePrivate/Library/PeiPchRlinkLib.h
ClientOneSiliconPkg/IpBlock/PchRlink/IncludePrivate/Register/PchRlinkRegs.h
ClientOneSiliconPkg/IpBlock/PchRlink/LibraryPrivate/PeiPchRlinkLib/PeiPchRlinkLib.c
ClientOneSiliconPkg/IpBlock/PchRlink/LibraryPrivate/PeiPchRlinkLib/PeiPchRlinkLib.inf

================================================================================ 
Commit: ed0d3318133d03f964821a4194b791fbcdbc3944 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:33:43 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/GPIO: [ADP-S] Update ISH SPI Pinmux

Updated ISH SPI Pinmux

Hsd-es-id: 18011708836
Original commit date: Thu May 28 12:57:31 2020 +0200
Change-Id: Iaa106d5f3876209bfb54313aa0c27c3c797ab256
Original commit hash: 16c0ac0572bf57096afd402a3f0de0c60a0cf8aa

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer4.c

================================================================================ 
Commit: c9d58fef5d854fabab0dac5085b937208885c219 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:33:41 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/GPIO: [ADP-S] Update ISH UART Pinmux

Updated ISH UART Pinmux

Hsd-es-id: 18011708820
Original commit date: Thu May 28 12:52:34 2020 +0200
Change-Id: I6be3da33729f4ad34da9521b38067752f3187066
Original commit hash: 1cc4081faf0b5b12c8203cc9b2480701d2395245

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer4.c

================================================================================ 
Commit: 004ffd050de878ec006622757f8c346eba08a7d4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:33:36 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/GPIO: Update HDA SNDW Pinmux

Pinmux for HDA SNDW updated

Hsd-es-id: 18011690772
Original commit date: Wed May 27 16:46:24 2020 +0200
Change-Id: Iaafd1db7a105dafdbf9d609131e36e79823d4f0d
Original commit hash: 2c6a605d3ff78043e1fa74abad513c12c0892aa4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer2.c

================================================================================ 
Commit: 6223a14c6c1b8bd85d1d5112ec56e8ff3d51db72 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:33:34 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/GPIO: Update HDA I2S Pinmux

Pinmux for HDA I2S updated

Hsd-es-id: 18011690802
Original commit date: Wed May 27 16:43:26 2020 +0200
Change-Id: Iaeadc55621c40fc31295837fc1d238d085423812
Original commit hash: 2176ef21b3e7e09bcd71178b332ceadffaa20a13

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer2.c

================================================================================ 
Commit: 5b15703936704dafe69398f2ca29100ef41b9aa5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:33:29 2020 +0530 
-------------------------------------------------------------------------------- 
Retire KeyEnroll in ClientCommonPkg

Move KeyEnroll to platform sample pkg and modify related codes.

Hsd-es-id: 1507851961
Original commit date: Mon May 25 13:06:30 2020 +0800
Change-Id: Ifee136cdb7e731fe15f69214adb87314dc88cc1e
Original commit hash: dd692bd0a875a848527e47c10af15b2d053a507b

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BuildPlatTools.sh
JasperLakePlatSamplePkg/Tools/KeyEnroll/AuthVarCertDB.c
JasperLakePlatSamplePkg/Tools/KeyEnroll/AuthVarCertDB.h
JasperLakePlatSamplePkg/Tools/KeyEnroll/AuthVariable.c
JasperLakePlatSamplePkg/Tools/KeyEnroll/AuthVariable.h
JasperLakePlatSamplePkg/Tools/KeyEnroll/GNUmakefile
JasperLakePlatSamplePkg/Tools/KeyEnroll/HowToBuild.txt
JasperLakePlatSamplePkg/Tools/KeyEnroll/KeyEnroll.c
JasperLakePlatSamplePkg/Tools/KeyEnroll/KeyEnroll.exe
JasperLakePlatSamplePkg/Tools/KeyEnroll/KeyEnroll.h
JasperLakePlatSamplePkg/Tools/KeyEnroll/Makefile
JasperLakePlatSamplePkg/Tools/KeyEnroll/Pkcs7Verify.c
JasperLakePlatSamplePkg/Tools/KeyEnroll/Pkcs7Verify.h
JasperLakePlatSamplePkg/Tools/KeyEnroll/Unaligned.c
JasperLakePlatSamplePkg/Tools/KeyEnroll/Unaligned.h
JasperLakePlatSamplePkg/Tools/KeyEnroll/Variable.c
JasperLakePlatSamplePkg/Tools/KeyEnroll/Variable.h
JasperLakePlatSamplePkg/Tools/KeyEnroll/VariableCommon.h

================================================================================ 
Commit: 7cdea149ae6fd4446dfb85d5263e20d693bfa18c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:33:25 2020 +0530 
-------------------------------------------------------------------------------- 
PlatSamplePkg: Retire BpmGen2 in ClientCommonPkg

Move BpmGen2 to platform sample pkg and modify related codes.

Hsd-es-id: 1507851947
Original commit date: Thu May 21 11:05:14 2020 +0800
Change-Id: Ie2af504dae4f49b1f75b346c43e59491eb8a2a43
Original commit hash: 0f403ce444fcda61963f0d0ccc4a5517ab7ee772

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenBiosUpdateImages/CapsuleRecoveryGen/FitBpmGen.bat
JasperLakePlatSamplePkg/Tools/BpmGen2/BpmGen2 User Guide.pdf
JasperLakePlatSamplePkg/Tools/BpmGen2/BpmGen2.exe
JasperLakePlatSamplePkg/Tools/BpmGen2/BpmGen2GUI User Guide.pdf
JasperLakePlatSamplePkg/Tools/BpmGen2/BpmGen2_User_Guide.docx
JasperLakePlatSamplePkg/Tools/BpmGen2/ippccp8-9.0.dll
JasperLakePlatSamplePkg/Tools/BpmGen2/ippcore-9.0.dll
JasperLakePlatSamplePkg/Tools/BpmGen2/ippcp-9.0.dll
JasperLakePlatSamplePkg/Tools/BpmGen2/ippcpp8-9.0.dll

================================================================================ 
Commit: 514af8df1a8fb6773fd10f49c054ef13b3805779 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:33:16 2020 +0530 
-------------------------------------------------------------------------------- 
Correct Shell name string.

1.Remove INTERNAL_EDK_SHELL_NAME usage
2.Correct Shell name string to "Internal UEFI Shell"
3.Remove duplicated "gUefiShellFileGuid" define in PlatformPkg.dec

Impact: ADL, JSL, MTL, RKL and SwSandbox.

Hsd-es-id: 22010699191
Original commit date: Wed May 27 16:38:14 2020 +0800
Change-Id: I51e09c67d216738808234d3ec5e1a8b254122e97
Original commit hash: c7634ff64542069c67b40244bdff95d517850cc4

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BoardPkg.fdf
JasperLakePlatSamplePkg/Features/FastBoot/FastBootHandlerDxe/FastBootHandlerDxe.c
JasperLakePlatSamplePkg/Features/UiApp/BootMaint/FileExplorer.c
JasperLakePlatSamplePkg/Features/UiApp/UiApp.inf
JasperLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerHiiFreeLib.inf
JasperLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerLib.inf
JasperLakePlatSamplePkg/Library/DxePlatformBootManagerLib/PlatformBootOption.c
JasperLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: 31c77778b98d1ea12b07075ce528c32c760b20f5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:33:10 2020 +0530 
-------------------------------------------------------------------------------- 
JasperLake*Pkg, ClientOneSiliconPkg/DxeAslUpdateLib: Library instance replace with IntelSiliconPkg

This commit replaces DxeAslUpdateLib library instance
with IntelSiliconPkg's for the Product.

Hsd-es-id: 14010250800
Original commit date: Wed May 6 23:46:45 2020 -0700
Change-Id: I885e041e91eecc55492d3c2c8e24a2b5fbfc0d11
Original commit hash: 4c6687b65419016fd62d3b92e573092563b05640

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/JasperLake/SiPkgDxeLib.dsc
JasperLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
JasperLakeBoardPkg/Acpi/BoardAcpiDxe/BoardAcpiDxe.inf
JasperLakeBoardPkg/JasperLakeBoards/Library/BoardAcpiLib/BaseMultiBoardAcpiSupportLib.inf
JasperLakePlatSamplePkg/EC/EC.inf
JasperLakePlatSamplePkg/Setup/Setup.inf

================================================================================ 
Commit: ff5b636cf32f23fe262dcf1f2b37eadff6bf117b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:33:06 2020 +0530 
-------------------------------------------------------------------------------- 
[C1S/ME] Fix ME KW Bugs.

Resolution: Fix ME KW Bugs.
Impacted: All C1S projects.

Hsd-es-id: 14011573341
Original commit date: Fri May 29 16:20:24 2020 +0800
Change-Id: If7cc2e062580782ba868a780c8b3076c831e1ea0
Original commit hash: 9fefa23eb864e61e8e47cf9eac933388337dc096

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/Jhi/Dxe/Jhid.c
ClientOneSiliconPkg/IpBlock/Me/Jhi/Dxe/Jhis.c

================================================================================ 
Commit: f1523a825f904ffcf31e903ecf6d0df8554f6a08 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:33:00 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2227_00

Hsd-es-id: no sighting
Original commit date: Sun May 31 18:38:19 2020 -0700
Change-Id: Id3f3636c8dda830851d991a213b81037dc25236d
Original commit hash: 0f1ed0f766e0519e94ca47bb9932a963ad534877

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 97f5fa1ccb550e61290f55d074542155bcf8f9e2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:32:46 2020 +0530 
-------------------------------------------------------------------------------- 
[RKL-S][A0][PO][OC][TGP-H] Setting TjMax is crashing the boot

- Resolved difference pcode mailbox command for difference CPU generations

Hsd-es-id: 16011116894
Original commit date: Tue May 26 23:58:01 2020 +0800
Change-Id: Ib109b50cb00d4e2c1d8d565c3febb27992806961
Original commit hash: 54d001b1337c488f15afcd3ae584b049955cf2c8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/Library/CpuMailboxLib.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/BaseOcFruLib.h
ClientOneSiliconPkg/Fru/JslCpu/Overclocking/LibraryPrivate/BaseOcFruLib/BaseOcFruLib.c
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c

================================================================================ 
Commit: 4567be4d84e605695c15125a176f09301e0630dd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:32:44 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2226_00

Hsd-es-id: no sighting
Original commit date: Sat May 30 18:33:20 2020 -0700
Change-Id: I3b55153b785ad10f871fda3befd0d004976647c2
Original commit hash: a56cdf4e4aa1532ecc0cd0f72f983fc9515aa421

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: e4c28520f7aa1fbcf5ddd02e3121c66ab3d849a8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:32:33 2020 +0530 
-------------------------------------------------------------------------------- 
BWG rev1.1 register programming

1."R_PCIE_RCRB_LPHYCP1" Offset 0x1410 Bit12 'BPRXSTNDBYHSRECAL' - Removed Programming
2."R_PCIE_CONTROL2"     Offset 0x4A4 Bit6 'PMETOFD'             - Removed Programming
3."R_PCIE_PGTHRES"      Offset 0x5C0 Bit0 'L1PGLTREN'    - Remove condition to check if L1SS is supported by EP to set this bit
  "R_PCIE_PCIEPMECTL3"  Offset 0x434 Bit4 "L1PGAUTOPGEN' - BIOS to program L1PGAUTOPGEN = 0 for 2LM
4."R_PCIE_ACGR3S2"      Offset 0xC50 Bit5 'SRT'       - Set to 0x1 for D2 also
5."R_PCIE_AECR1G3"      Offset 0xC80 Bit14 'DTCGCM'   - Set to 0x1
6."R_PCIE_PCE"          Offset 0x428 Bit3 'SE'        - Set 1 ONLY for ADL-UH*
7."R_PCIE_PTMECFG"      Offset 0x3B0 Bits 11:09       - Program PGTSCFF to 0x2 for ADL and 0x1 for TGL
8."R_PCIE_PMCS"         Offset 0xA4  Bits 1:0         - [ADL]Program B_PCIE_PMCS_PS to 11b in function disable flow
9."R_PCIE_PVCCR1"       Offset 0x284 Bits 2:0         - Program 1 for SIP16 and 0 for SIP17
10."R_PCIE_L1SCTL2"     Offset 0x2C0 Bits 07:03       - Program POWT to 0x7 (~700us) for SIP17
11."R_PCIE_MMT"         Offset 0x10  Bits 1:0         - Write all Zeros
12."R_PCIE_ADVMCTRL"    Offset 0x5BC Bits 18:16       - [DMI]Programmed PMREQCWC to 0x6
13."R_PCIE_VTDBADDRL"   Offset 0x590 Bit 0            - Set PCIEVTDBAREN bit based on IOP Vtd enable/disable policy
14."R_PCIE_PCIERTP1"    Offset 0x300 Bits 15:00       - Value changed to 0x00B7E5BB when LCTL.ES=0

Hsd-es-id: 16010966572
Impact Platforms: ADL,RKL,TGL,SBX,MTL
Original commit date: Wed Apr 8 22:13:03 2020 +0530
Change-Id: I268fedbe1ae16cec9a5bf3c80af24077bd9cb6c6
Original commit hash: b4c9f7a4af3d7240bcce10aa253b928f48ee3538

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer2/PeiCpuDmi16.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLibVer1.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLibVer2.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer1.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.c

================================================================================ 
Commit: eb60f2a1b4b747fcd483702cfd7f7cd26508ed4b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:32:24 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2225_00

Hsd-es-id: no sighting
Original commit date: Fri May 29 18:39:42 2020 -0700
Change-Id: I30f685bd45ad861b26e6c7b329533294919b2514
Original commit hash: 164ca88eec9f48d3024ac87989dbf89af003c6b9

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 5c944b24739cce3cacb154f1d508cb24592a3329 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:32:04 2020 +0530 
-------------------------------------------------------------------------------- 
[JSL] Gop integrated for JasperLake.GOP Version: 18.0.1029

JasperLake GOP version is updated to 1029.

Hsd-es-id: 1608110955

Original commit date: Fri May 29 18:23:37 2020 +0530
Change-Id: Ie0bf21aae12337034bfa7613dcbfb621f566ea08
Original commit hash: f1d865418990a4f085bd2914c7a3c4dcdbd7b707

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/JslCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeim.efi
ClientOneSiliconPkg/Fru/JslCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimDebug.efi
JasperLakeBoardPkg/Binaries/UefiDriver/Gop/IntelGopDriver.efi
JasperLakeBoardPkg/Binaries/UefiDriver/Gop/IntelGopDriverDebug.efi
JasperLakeBoardPkg/Binaries/UefiDriver/Gop/Vbt.bin
JasperLakeBoardPkg/Binaries/UefiDriver/Gop/Vbt.json
JasperLakeBoardPkg/Binaries/UefiDriver/Gop/Vbt_Boe_Mipi.bin

================================================================================ 
Commit: b7347f14d420b807b151b06647cd601f8a3d9593 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:31:47 2020 +0530 
-------------------------------------------------------------------------------- 
[ADL]IOMMU changes Remove TBT IOMMU
Removed iTBT VTd related programming.

Hsd-es-id: 2209589730
Impact Platforms: ADL

Original commit date: Tue Apr 21 02:10:22 2020 +0530
Change-Id: If82a358dcdb098aa3ebd936e388e23a313613cae
Original commit hash: e86ff097826cc9ac1651874f3c72b7da97af6abf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/JslCpu/IncludePrivate/Register/VtdRegs.h
ClientOneSiliconPkg/Include/ConfigBlock/Vtd/VtdConfig.h
ClientOneSiliconPkg/Include/DmaRemappingTable.h
ClientOneSiliconPkg/Include/Library/VtdInfoLib.h
ClientOneSiliconPkg/IpBlock/Vtd/AcpiTables/Dmar.aslc
ClientOneSiliconPkg/IpBlock/Vtd/AcpiTables/DmarAcpiTables.inf
ClientOneSiliconPkg/IpBlock/Vtd/IncludePrivate/Library/DxeVtdInitLib.h
ClientOneSiliconPkg/IpBlock/Vtd/Library/PeiDxeSmmVtdInfoLib/PeiDxeSmmVtdInfoLib.inf
ClientOneSiliconPkg/IpBlock/Vtd/Library/PeiDxeSmmVtdInfoLib/VtdInfoLib.c
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/DxeVtdInitLib/DxeVtdInitLib.c
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdInitLib/PeiVtdInitLib.c
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdInitLib/PeiVtdInitLib.inf
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdPolicyLib/PeiVtdPolicyLib.c

================================================================================ 
Commit: 40773868ae6b834bec9ed03f0d3dde6c6837ea86 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:31:32 2020 +0530 
-------------------------------------------------------------------------------- 
ServerSiliconPkg/FIA: new public interface for FIA_OVERRIDE_STATUS_HOB and new function to create the HOB.
ClientOneSiliconPkg/FIA: new public interface for FIA_OVERRIDE_STATUS_HOB.

Provide mechanism to return FIA MUX ME Get/Set status to platform.

HOB definition:
  typedef struct {
    UINT32     FiaMuxConfigGetStatus;
    UINT32     FiaMuxConfigSetStatus;
    BOOLEAN    FiaMuxConfigSetRequired;
  } FIA_OVERRIDE_STATUS_HOB;

FSP bootloader can retrieve the HOB as the bootloader has access to the HOB pointer and needs
the return status from the FIA override.

HOB created and initialized in PeiFiaMuxConfigInitLib (ServerSIliconPkg) to save the return status from MeFiaMuxConfig Get/Set functions.
New gFiaOverrideStatusHobGuid produced in PeiFiaMuxConfigInitLib.
New public interfaces for FIA_OVERRIDE_STATUS_HOB.

Hsd-es-id: 18011297195
Original commit date: Tue May 12 19:26:33 2020 +0200
Change-Id: I9526532c54f2269def9a98ad903b96f73db931b2
Original commit hash: 8071eddb70498b28a16762d9b421a0f2c66b80f7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/FiaOverrideStatusHob.h

================================================================================ 
Commit: a67879edf08e19bcfe5e7cdafa8d1198a82cfaff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:31:30 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/GPIO: [ADP-S] GPIO_VER4_PCH_S_GPIO_xxx_MAX in GpioRegsVer4.h not coherent with Cspec

GPIO_VER4_PCH_S_GPIO_xxx_MAX defines updated according to spec

Hsd-es-id: 18011720489
Original commit date: Fri May 29 10:30:20 2020 +0200
Change-Id: I500377c03246874f8663bbd1610476176f62472b
Original commit hash: 28a26a8daa7b558d1ff503433d8dd7057efbef99

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Pins/GpioPinsVer4S.h
ClientOneSiliconPkg/Include/Register/GpioRegsVer4.h

================================================================================ 
Commit: 2ce3103d547a7559f57e6f734b95e5696f3f03aa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:31:24 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: [RKL][ADL][OC] Support Write to 0x1D in BIOS

- Supports Per Core PState overclocking from BIOS.

Hsd-es-id: 22010270628
Original commit date: Mon May 18 14:04:45 2020 +0800
Change-Id: Ifac8bd9d822b7988fdaf80b196af8294bbd89707
Original commit hash: 119e4fef443ac4650ed224399d107a3c2edcef20

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.c
ClientOneSiliconPkg/Cpu/Include/Protocol/CpuInfo.h
ClientOneSiliconPkg/Cpu/IncludePrivate/CpuInitDataHob.h
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicyPreMem.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.c
ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/PowerMgmtInit.c
ClientOneSiliconPkg/Include/ConfigBlock/Overclocking/OverclockingConfig.h
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c

================================================================================ 
Commit: 58dfb7df179b2cc69a3d636983203e0b74890de4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:31:02 2020 +0530 
-------------------------------------------------------------------------------- 
Converged ACM release v1.14.3 CBNT [JSPP]

Staging Debug and NPW for release v1.14.3 [Padded]

Hsd-es-id: 14011485019
Original commit date: Thu May 28 16:59:18 2020 -0700
Change-Id: I80da6903e3136dac1dd284ad6d44a71395c47a47
Original commit hash: 09f6946f7874f4e3d18b1305cd8c04376230dd2c

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/Binaries/BootGuard/ACM/ReleaseNotes.txt
JasperLakeBoardPkg/Binaries/BootGuard/ACM/StartupAcm.bin
JasperLakeBoardPkg/Binaries/BootGuard/ACM/StartupAcmProd.bin

================================================================================ 
Commit: 304ff9f77fc7c71450607786b540bd07eb31bff3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:30:56 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/DxeAslUpdateLib: Include IntelSiliconPkg DEC into drivers referring to DxeAslUpdateLib

This commit includes IntelSiliconPkg DEC into
the drivers which refer to DxeAslUpdateLib.

Hsd-es-id: 14010250800
Original commit date: Thu Mar 5 13:45:04 2020 -0800
Change-Id: I6295783e932ddcd4f91fa8212c2a01017cfd54c2
Original commit hash: 8857a481f2394d9a3a32b0c09865a9cd552efa99

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/PowerMgmtDxe.inf
ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtSmm.inf
ClientOneSiliconPkg/IpBlock/Amt/AmtInit/Dxe/AmtInitDxe.inf
ClientOneSiliconPkg/IpBlock/BiosGuard/Smm/BiosGuardServices.inf
ClientOneSiliconPkg/IpBlock/Tbt/ITbtInit/Dxe/ITbtDxe.inf
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxeTgl.inf

================================================================================ 
Commit: 2f0f81848b09f8539c73c2d6de14cc505ca4884b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:30:48 2020 +0530 
-------------------------------------------------------------------------------- 
[TGL][DGR] Fixed BSOD issue when State Save protection enabled in DGR.

Incorrect values are copied for RAX in State Save.
Updated to copy buffer offset correctly.

Hsd-es-id: 16011042517
Original commit date: Fri Apr 24 15:33:38 2020 +0530
Change-Id: Ieaf90be04d5440bed56ae2ed6e4f5a53d75ba494
Original commit hash: ef0dd100909edd878abcc6f1d19e29933dd2279b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmramSaveState.c

================================================================================ 
Commit: 3ae24113dfef699af186fb6f448cca252ecb1b4e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:30:40 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2224_00

Hsd-es-id: no sighting
Original commit date: Thu May 28 18:37:17 2020 -0700
Change-Id: I912662896efbb968f52d59bc7cdeae197c29049b
Original commit hash: 80e3d6ab75cf59493d44c3d677907367ee871dc5

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 3144acd2a3a436f731ee3de320da3d2a88ca209a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:29:59 2020 +0530 
-------------------------------------------------------------------------------- 
[C1S] PowerMgmtSmm is not dispatched caused by PowerMgmtInitDone protocol dependency

 - Removed powerMgmtInitDone protocol from PowerMgmtSmm.inf

Hsd-es-id: 22010596955
Original commit date: Thu Apr 23 15:24:12 2020 +0800
Change-Id: I61b42a1cc4f5aeb75d8ae73113fafc7fa0761de0
Original commit hash: da7d41dccfdf768fb2ad8566d333bbb24818fc37

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/IncludePrivate/Protocol/PowerMgmtInitDone.h
ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtSmm.inf

================================================================================ 
Commit: 5c304cd140415eaa90aea06bdf5c6e3a64119c25 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:29:55 2020 +0530 
-------------------------------------------------------------------------------- 
[ADL][PCHPO] Sync PCHPO commits to master

f61746759728b1d1403298d1f392d4f54e819e58 [ADL][PCHPO] Enable DDI port1/2/3/4 as BIOS default
2745d66af6daaded7a1352400a53ced36c0d3bb8 [ADL][PCHPO] Implement workaround to disable CPU to PCH wake interrupt signal (_L73 ACPI handler)
1bf7720a269ccd1b4a5f1c81aa9852d6ab5f3e35 [ADL][PCHPO] Set PcdH8S2113SIO to TRUE
b29fa3783a0462778f1f457918029422ac86feca [ADL][PCHPO] Update the CRB board (0x27) configuration
ef55bf86b2a2300b65b1745376b648b1ca0d7193 BoardInitLib: Hybrid Clkreq is being used for x4 slot 1

Hsd-es-id: 1508030233
Original commit date: Tue Apr 7 16:30:15 2020 -0700
Change-Id: I9c0e6d07d452423ef998214eb2c90d887036d251
Original commit hash: 818cb5fd3330ecda70007bc89e7264a0bbd1622d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/GpioRegsVer4.h

================================================================================ 
Commit: f757ed01da39bd9f0fdab7da885c3ae9a6d0ca50 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:29:52 2020 +0530 
-------------------------------------------------------------------------------- 
Updating HID for GPIO for ADL P

As per the BWG, updating updating the ADL P in ASL.

Hsd-es-id: 16011180363
Original commit date: Wed May 27 12:44:08 2020 +0530
Change-Id: I902a176b854a1a55d23e716138d4cafc39827d6e
Original commit hash: b1d311d7b1174d115164df72b749820a2eb3345c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/GpioAcpiDefinesVer2.h
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/GpioAcpiDefinesVer4.h
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/GpioVer4.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/Pch.asl

================================================================================ 
Commit: dbb2a44f34267babc4feefda41eea0568d81ec7c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:29:49 2020 +0530 
-------------------------------------------------------------------------------- 
C1S/McSmb: IpBlock McSmb added

Change is required for McSmb device to behave according to
SmBUS Spec 2.0 and introduces following features:
    - new IpBlock McSmb which includes:
        - PeiMcSmbLib library with device initialization code
        - definitions of MCSMB_HANDLE, MCSMB_PRIVATE_CONFIG and MCSMB_CONTROLLER
    - specific PchMcSmbInit file for EBG PCH which initializes MCSMB_HANDLE
    - programming of SMBus PHY Global/Master Timing Registers based on MCSMB_HANDLE content

Hsd-es-id: 14011457416
Original commit date: Fri May 22 15:03:30 2020 +0200
Change-Id: Iaec65fa1dcd13f1bf0ca043148131230a2bf3e26
Original commit hash: d0d16b5c55e1c92443bd27db7d66b9962b95b1b8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/McSmb/Include/McSmbCtrl.h
ClientOneSiliconPkg/IpBlock/McSmb/IncludePrivate/Library/PeiMcSmbLib.h
ClientOneSiliconPkg/IpBlock/McSmb/IncludePrivate/Register/McSmbRegs.h
ClientOneSiliconPkg/IpBlock/McSmb/LibraryPrivate/PeiMcSmbLib/PeiMcSmbLib.c
ClientOneSiliconPkg/IpBlock/McSmb/LibraryPrivate/PeiMcSmbLib/PeiMcSmbLib.inf

================================================================================ 
Commit: b81ca4cc4418b024ed0e562eba005595171f716e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:29:47 2020 +0530 
-------------------------------------------------------------------------------- 
PlatSamplePkg DEC [Include] section include relative path to ClientOneSiliconPkg Include

Remove the ClientOneSiliconPkg/Include from PlatformPkg.dec [includes]
Resolve the dependency by including the ClientOneSiliconPkg/SiPkg.dec [Packages]

Hsd-es-id: 22010496322
Original commit date: Fri May 15 17:27:25 2020 +0530
Change-Id: Ib9658ceb08240ec23f4a900e9b3184b09b4d6f32
Original commit hash: 116395a869cf582c78705d519717aaca1809e997

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: d8f8145ac29fef7d84b6ae39bb0d16b76c2513f7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:29:46 2020 +0530 
-------------------------------------------------------------------------------- 
[RKL-S][A0][PO][TGP-H][OC] Per-core Hyper-Threading feature is not working

Hsd-es-id: 22010655389
Original commit date: Tue May 26 23:28:52 2020 +0800
Change-Id: I222918b313c26ceec5a48c7cde6a44e637c3c44b
Original commit hash: 7aea83b002371c49165fc58cf2531826ef178e6b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/Library/CpuMailboxLib.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/BaseOcFruLib.h
ClientOneSiliconPkg/Fru/JslCpu/Overclocking/LibraryPrivate/BaseOcFruLib/BaseOcFruLib.c
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c

================================================================================ 
Commit: 01d8d5bc7aac60751c6db676ff7bf42d76d50255 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:29:44 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/GPIO: Update DDPX Pinmux

Pinmux for DDPX updated

Hsd-es-id: 18011690827
Original commit date: Wed May 27 16:59:05 2020 +0200
Change-Id: Ie9b15f6703c255a6b3ff5992e86323372f8af573
Original commit hash: 995a90965b02a06b4d74620ac0c4fe53edd1f410

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer2.c

================================================================================ 
Commit: fbbdfcd3498d562b58bda6df31f7b74043852203 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:29:42 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/GPIO: Update Timed GPIO Pinmux

Pinmux for Timed GPIO updated

Hsd-es-id: 18011690760
Original commit date: Wed May 27 16:49:59 2020 +0200
Change-Id: Id5c23179820740a8b7a1a3d2e25746d0d77f6216
Original commit hash: 8d8c2ddbde6c8b88e1d62af874012f18f614800a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer2.c

================================================================================ 
Commit: 3d6391fca6c1a96053c517d5ba2d20656d8fa174 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:29:38 2020 +0530 
-------------------------------------------------------------------------------- 
JasperLakefspPkg: Update partial header file

Add Upds that are already in upstream
This list is created from below Platforms:
AmberLakeFspBinPkg, ApolloLakeFspBinPkg,
CoffeeLakeFspBinPkg, CometLakeFspBinPkg,
DenvertonNSFspBinPkg, IceLakeFspBinPkg,
KabylakeFspBinPkg

Hsd-es-id: 16011166948

Original commit date: Wed Apr 29 17:41:26 2020 +0530
Change-Id: I779b97c62db427473f0d3bbccd8966b477d1d13e
Original commit hash: 0ce093bf9073358ba4728f4ddcc01c47bafb05ac

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeFspPkg/Upd/UpdList/FSPM.txt
JasperLakeFspPkg/Upd/UpdList/FSPS.txt

================================================================================ 
Commit: 291f7b37600b697d49924dbfac143859f6f07806 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:29:26 2020 +0530 
-------------------------------------------------------------------------------- 
[RKL] RKL SA KW bugs

Fixed the KW issues by initializing uninitialized pointers and increased the size of arrays to required size.

Hsd-es-id: 14011352213
Original commit date: Mon May 11 14:53:44 2020 +0530
Change-Id: Ia169a910683530159897c57aa548218dbe2a89cd
Original commit hash: 79dcf28d7505bab0af073e90680c62eac44f74d5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c

================================================================================ 
Commit: 53699758b2f9aa0c44f03c5ab4452632c9a67c7e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:29:24 2020 +0530 
-------------------------------------------------------------------------------- 
Implement Score board reading as per section 5.6 in SIP17 BWG

Hsd-es-id: 16010799649
Impact Platforms: ADL
Original commit date: Wed May 13 16:07:24 2020 +0530
Change-Id: I10d405895b49806fb4377fcbac9d0882e6cd54d5
Original commit hash: 61615ef5b04fe46a04d1ba1dce3f075fd29662e8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/CpuDmiHob.h
ClientOneSiliconPkg/IpBlock/CpuDmi/IncludePrivate/Library/PeiCpuDmiInitLib.h
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer2/PeiCpuDmi16.c
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer2/PeiCpuDmiInitLib.inf

================================================================================ 
Commit: 0f5b2103637894ea9034be403145ded9a711fb05 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:29:18 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2223_01

Hsd-es-id: no sighting
Original commit date: Wed May 27 18:46:07 2020 -0700
Change-Id: I37c1729011115aa6cdeccf7f3bdac0aca01db3d7
Original commit hash: db871641e2574c41973d0f3729ee8b4edb4c0e5e

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: a7c8040657f30a2cd99b9f83b52c7a0ca576b01f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:28:50 2020 +0530 
-------------------------------------------------------------------------------- 
[ClientOneSiliconPkg]: Updating the MMT and COM programming as per Spec

Clearing the Memory mapping type bits as per SIP17 spec
Programming Completion Ordering Mode for the PCIE controller

Hsd-es-id: 14011477958
Original commit date: Wed May 13 16:25:45 2020 +0530
Change-Id: Id6d6d186eb2fc73c9ee4fc773950e94479a21935
Original commit hash: d0aa05f169fe521e5765ac3a63720ea68fc4f889

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c

================================================================================ 
Commit: 97297d214bae5566149125f239b570c4d391ebcd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:28:48 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Updating the Phy programming as per Spec

Register settings required for correct process of speed Equalization.
Merge to master branch.

Hsd-es-id: 14011477958
Original commit date: Thu May 14 10:58:41 2020 +0200
Change-Id: If8da1195482dacfd17decabf1c89a112829fdc70
Original commit hash: 1adc1c855c6fd92ba39d4374e16b5524eb5e28fe

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiPcieSipInitLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/PcieSipRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: cbefc80bf03557143c4d7c0e829d06ef1f66c15c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:28:45 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: DMI programming, V0CTL value change - PO branch

This change corrects programming of V0CTL for DMI for SIP17.

Hsd-es-id: 14010016829
Original commit date: Tue May 19 09:33:42 2020 +0200
Change-Id: Ice2443ae790e1c9f1194e1f29ef8ae56cf9f6f2a
Original commit hash: 298272a1c157a75a8d6bf8102f97068e6a88d717

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PeiPchDmiLib.c

================================================================================ 
Commit: d7393469a14c2910908a0236bfdb0cf64b28b5d0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:28:41 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: PCH DMI GEN3 stability issue - change of presets and coefficients - PO branch

Due to instability issues, presets and coefficients value is to be adjusted.

Hsd-es-id: 22010731864
Original commit date: Thu May 21 16:07:07 2020 +0200
Change-Id: I461321d0f142edb0e1f1409dd89c56f870c83779
Original commit hash: 6a96f98803008cecfb8e1fab4c4b3e86c43628dc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PeiPchDmi15.c

================================================================================ 
Commit: 79d7ddefa0d614dd2eb8c67065ee0d1fc74103e7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:28:38 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: DMI programming, IPCS.IMPS value change - PO branch

This change corrects programming of IPCS.IMPS for DMI.

Hsd-es-id: 14010016829
Original commit date: Thu May 14 13:27:38 2020 +0200
Change-Id: I5d3694003a757bb31968027faad0c0ff66da5a65
Original commit hash: 82a61e5e95dd54f5ec7cc47b98b47cfd92fa376c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/PchDmi17Regs.h

================================================================================ 
Commit: 9732f271164129f5235f950c8605f35bec0406ef 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:28:25 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Remove PchXhciLib

Not used in any of the active projects.

Hsd-es-id: n/a
Original commit date: Tue May 26 17:24:29 2020 +0200
Change-Id: I21b966a5a91e2acdbf52a9261546ea84d86e1fef
Original commit hash: ec29b22a772f17428d9710f6283e80643ac37090

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/TxtInit/Dxe/TxtDxe.inf
ClientOneSiliconPkg/Pch/IncludePrivate/Library/PchXhciLib.h
ClientOneSiliconPkg/Pch/IncludePrivate/Library/PcieInitLib.h
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiDxeSmmPchXhciLib/PchXhciLib.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiDxeSmmPchXhciLib/PeiDxeSmmPchXhciLib.inf
ClientOneSiliconPkg/Product/JasperLake/SiPkgCommonLib.dsc
JasperLakeFspPkg/JasperLakeFspPkg.dsc

================================================================================ 
Commit: 5b87ddc38b5c7b53f336324af42b6cc32db20baf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:28:23 2020 +0530 
-------------------------------------------------------------------------------- 
Revert "ClientOneSiliconPkg/PcieRp: Program PowerGating settings"

This reverts commit 240f3ce99b8456e336a6ec4ea8b63692651f82f7

Hsd-es-id: <N/A>
Original commit date: Wed May 27 18:31:15 2020 +0800
Change-Id: Ic90b2a580b8193b594c483736446c965a79337f6
Original commit hash: 371113d8212e0ab1f720f36c7b9ef4618a8b5e4c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiPcieSipInitLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: d4f8cdd8a9118e46d66d3ecbc03d80adc4de2e73 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:28:21 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Incorrect definition of PCIe STRPFUSECFG.RPC field starting from SIP17

This is merge to master branch of change:
I85cc9cfdf28d34b0135fce37524c056dfba72bec
It corrects definition of STRPFUSE.CFG bitfield.

Hsd-es-id: 18011426447
Original commit date: Fri May 8 12:23:25 2020 +0200
Change-Id: Ida4b0e2f2c0375ca059b10cc78c68c463150fb34
Original commit hash: 05fd08bb21a650c210e7599f6c388c0e1782a336

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/PchPcieRpRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c

================================================================================ 
Commit: f2dcc4fa199cee2d9c20c92a713091024dc12e04 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:28:19 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2223_00

Hsd-es-id: no sighting
Original commit date: Wed May 27 03:47:59 2020 -0700
Change-Id: Iebe20e087d3fbcf1a671b6e86868b0b265a0e55e
Original commit hash: d16d5bef7e9cb14393a615748bd15723835fb137

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 8c884c50c2ac3d752f601af560e9465a27410ba5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:28:16 2020 +0530 
-------------------------------------------------------------------------------- 
PCPS and EPP grouping settings do not seem to be taking into effect in the IFWI

Fix BIOS coding error to apply the policies EnablePerCorePState/EnableHwpAutoPerCorePstate/EnableHwpAutoEppGrouping correctly.

Hsd-es-id: 22010767664
Original commit date: Wed May 27 14:27:01 2020 +0800
Change-Id: I97b733680f8ead45dd818a80b0d7346820e962be
Original commit hash: 567817de7b1a2d67f46f6aa4acea1d0bc68be413

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PerformanceStates.c

================================================================================ 
Commit: 4960c84ed07ceeb2908a3d0c9f9539f9c5902788 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:28:03 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: PCH DMI L1 preparation latency programming.

Merge of  I41176ffcc6e2051f18c8703ea23444200e751463

Hsd-es-id: 22010724959
Original commit date: Tue May 26 14:01:54 2020 +0200
Change-Id: Ice52153ff22d1cf922e5f1dabb408446faffa844
Original commit hash: 4e449e62d6a94b10f65538c2329404d8d219b850

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/PchDmi15Regs.h
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PeiPchDmi15.c

================================================================================ 
Commit: 35b145e168203d87fe4a77a712448e2091bb36cf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:27:56 2020 +0530 
-------------------------------------------------------------------------------- 
[ADL]BIOS/CSME Hybrid loading

Fixes to Hsphy loading after integrating BIOS and CSME on VP.

Hsd-es-id: 14010815952
Original commit date: Sat May 9 01:18:57 2020 +0530
Change-Id: I043a1e783b4e1357ee3f6fc08304b01633155e1d
Original commit hash: 09a4f1a7976ef23a9434ca012e7beaa42717bf6a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/BupMsgs.h
ClientOneSiliconPkg/Include/Library/PeiMeLib.h
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/HeciMsgPeiLib.c

================================================================================ 
Commit: 16ff4234c5ef7541305853456589ce06ffd80a1e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:27:53 2020 +0530 
-------------------------------------------------------------------------------- 
[ADL] Adding WRC knobs for validation purposes

Hsd-es-id: 1307449763
Original commit date: Thu Apr 30 14:55:28 2020 +0300
Change-Id: I01e800e2247e808877a3f1f113b75976e130e596
Original commit hash: abb338090c1c26b0b68c4e4a4624ab57ca2a36d9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SystemAgent/Include/ConfigBlock/SaMiscPeiPreMemConfig.h
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/SaInitPreMem.c

================================================================================ 
Commit: aa56420120efdb2fcc8c79017e10e25912e1574c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:27:47 2020 +0530 
-------------------------------------------------------------------------------- 
[ADL-S][PO][C1S][GPIO]: Possible bug in PchSbiExecutionEx() function in "ClientOneSiliconPkg\IpBlock\P2sb\LibraryPrivate\PeiDxeSmmPchSbiAccessLib\PchSbiAccessLib.c" file

In function PchSbiExecutionEx() Timeout variable declaration changed to Signed

Hsd-es-id: 18011483485
Original commit date: Fri May 8 16:02:17 2020 +0200
Change-Id: Ie5a8cf166787a78c2716bfc99244b14268c5b40e
Original commit hash: 24ff47b0fb54460ad504767f63e6a98c462c4b9d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/P2sb/LibraryPrivate/PeiDxeSmmPchSbiAccessLib/PchSbiAccessLib.c

================================================================================ 
Commit: c739a0c1e89f6e2621a5ef6599e3fd0455535615 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:27:45 2020 +0530 
-------------------------------------------------------------------------------- 
Porting changes from poweron branch to master

This change cherry picks the following changes from poweron branch to master
1)Display does not come up with external Gfx Card (I5a5dd0687d63d2e675dab1fd3ed5d53432502ad9)
2)Sideband Writes to mem region of Pcie controller fail (Ia909debe8499d8432bcb07b8f94eb81adfd74dc9)
3)BIOS option change from BIOS Menu does not work correctly (If48ab900f3f3be292712aa3f3a76ef65fcd05ba6)

Hsd-es-id: N/A
Original commit date: Thu May 14 17:23:13 2020 -0700
Change-Id: I9d869e348f0d14a33759aeb87e56038b215ab485
Original commit hash: b2e8764c52626336fc03039fadf6d90b8852ee56

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/PchPcieRpRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiPcieRpInitLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PcieRpDev.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInitPreMem.c

================================================================================ 
Commit: 9c63cbddca970eddcb34f55b8af711d56a2717bd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:27:40 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2222_00

Hsd-es-id: no sighting
Original commit date: Tue May 26 19:48:02 2020 -0700
Change-Id: I35e1a93554f9f1b0c63e9204ddd40281458d8d25
Original commit hash: dff54922f403da31065f67f52547166d01200d46

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: c2f8a3813baa5346548f6378689967b29c95d0ff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:27:39 2020 +0530 
-------------------------------------------------------------------------------- 
EFI Shell GUID correction

Remove the usage of PcdShellFile and replace with gUefIShellfileGuid.

Changes are came from TGL as below:
dd198f065bf0cfffafc0789cdb82c03fb032b17d: TigerLakePlatSamplePkg,TigerLakeBoardPkg/Shell:Fix EFI Shell duplication and GUID
24867ee6b822357179fd4371ade4f29bcf996bc5: TigerLakePlatSamplePkg: EFI Shell GUID correction

Impact: ADL,JSL,MTL,RKL and SwSandbox.

Hsd-es-id: 22010699191
Original commit date: Thu May 14 16:57:26 2020 +0800
Change-Id: I00dd2e7b1e402f158043c1b7be3adbe05f160527
Original commit hash: 96f1866b0606f1398b42ad8b0c203c0947eb4bd5

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BoardPkg.fdf
JasperLakePlatSamplePkg/Features/UiApp/BootMaint/FileExplorer.c
JasperLakePlatSamplePkg/Features/UiApp/UiApp.inf
JasperLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
JasperLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerHiiFreeLib.inf
JasperLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerLib.inf
JasperLakePlatSamplePkg/Library/DxePlatformBootManagerLib/PlatformBootOption.c
JasperLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: 0ef9e48a5431bdab3546a75a26e0bcc9f19bc643 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:27:19 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/GPIO: FIX for "Incorrect settings for THC0 and THC1 SPI" commit

GPIO settings for THC updated

Hsd-es-id: 18011616084
Original commit date: Thu May 21 14:54:12 2020 +0200
Change-Id: I821513dc94d681d8c0e9f50a42c7fdc83c6e6938
Original commit hash: 9eccca90617f9635174cd97fb22044090751f6d1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer4.c

================================================================================ 
Commit: efb66e7f5d9b19632387432be0c07bb788c79d30 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:27:04 2020 +0530 
-------------------------------------------------------------------------------- 
ServerSiliconPkg/Iio: DMI Max Payload Size get interface

- DMI API provided to get Max Payload Size from DevCtl or Max Payload Size Supported from DevCap
- New file in IioDmiLib for functions which can be used outside IIO code
- New header for DMI API
- Register access implemented in IioDmiConf

Hsd-es-id: 18011530298
Original commit date: Tue May 26 10:27:48 2020 +0200
Change-Id: I416a82683a5a024303da06e075519b0dfe75b39b
Original commit hash: e513fa24bb0284718df3114429a0b92f98f11196

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/IioDmiApi.h

================================================================================ 
Commit: 74e69b4347a92e1229c0f0a7faba9faea7531b30 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:26:52 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Multi VC DMI support, fix for UMA issue

This is merge of change: Ie9028caa20ef563051b7cde264f201a2f1ef8896
It fixes programming of SIP17 Multi VC
moving it to premem.

Hsd-es-id: 1507974882
Original commit date: Fri May 8 13:09:51 2020 +0200
Change-Id: Ic91e74356ff1b289ad17389cb1d08ea100c827c8
Original commit hash: ac4b157247e9a1bf842c01907f5d63457d69111a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/PchDmi17Regs.h
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PchDmi15.h
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PeiPchDmi15.c
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PeiPchDmiLib.c

================================================================================ 
Commit: d179838349a8ae878d10f7f039843687ce507a52 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:26:40 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/PchInitSmm: Do not program SMI handler for server's PCIe root ports

The SMI handler PCIe root ports programming shall be skipped for servers.
It no longer needed because it's natively supported by operating systems.

Hsd-es-id: 18011606267
Original commit date: Thu May 14 16:51:25 2020 +0200
Change-Id: Ic14523bfafd6a4f1cdc2461a80438a41103a9575
Original commit hash: c7cb553824d5854045cffd04b033782268982897

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/PchInit/Smm/PchInitSmm.c
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmiDispatch.c

================================================================================ 
Commit: 12ce93fa8f0e4cba13cdfda5824cdded116e74be 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:26:25 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/PcieRp: Program PowerGating settings

Program PowerGating related registers according to Section 4.4.13
of SIP17 PCIe Root Port BWG r1p1.

Hsd-es-id: N/A
Impacted Platforms: ADL
Original commit date: Mon Apr 27 13:34:25 2020 +0800
Change-Id: I3c48c9fc5da5c2855477e701f7e4dab205226f14
Original commit hash: 7ecfba8d3716456f201285831951ac8ea745ecb8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiPcieSipInitLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/PcieSipRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: 11ed5109487b6e7d199e68fab0124b119ce0b9a2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:26:18 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2221_00

Hsd-es-id: no sighting
Original commit date: Mon May 25 18:34:30 2020 -0700
Change-Id: Icf64f96c7a8de3cf1e7f8cd4bfad968f9bd90b6d
Original commit hash: 21a4b53bcc5eee31b6f7875156c5e790dc68418a

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: efad309c2f7825d346b8bc794f2c9755cc93d4cc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:26:13 2020 +0530 
-------------------------------------------------------------------------------- 
PeiPmcPolicyLib: USB2 SUS PG is enabled

ADP-S doesnt support USB2SUS PG. PM_CFG4[30] should be recommended to set to 0.

Hsd-es-id: 22010683558
Original commit date: Thu May 21 16:17:45 2020 -0700
Change-Id: Id25f102a5eca16f1b9715aeda553409f5eee58cf
Original commit hash: bc99cc7d2cfdf09542fc3b431fae6fe6437ce794

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPolicyLib/PeiPmcPolicyLib.c

================================================================================ 
Commit: bd0aad8ac721893d98c87bc7ab82d288106969e1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:26:05 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/GPIO: Incorrect settings for THC0 and THC1 SPI

GPIO settings for THC updated

Hsd-es-id: 18011616084
Original commit date: Thu May 21 14:54:12 2020 +0200
Change-Id: I54cb6b52846937aed4ffcd2b4f8713ddbcbaf7bf
Original commit hash: 1995fbb67d5789c472221fb715c5be139d10149e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer4.c
ClientOneSiliconPkg/IpBlock/Thc/LibraryPrivate/PeiThcInitLib/PeiThcInitLib.c

================================================================================ 
Commit: f8d7df7064ede45c5fc42a8c3001582a3a01e33d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:26:03 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/GPIO Incorrect pmode for SSP1 SCLK

- fixed GPIO Native Functionality for SPI1
- fixed GPIO Native Functionality for I2S1

Hsd-es-id: 14011537002
Original commit date: Thu May 21 12:10:35 2020 +0200
Change-Id: Ia182cd0059dd2897f960fe1ad32191154427ab08
Original commit hash: 55227575342c0dc9c89fb8e42eaa62ef11314468

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer4.c

================================================================================ 
Commit: 664dedcb105b3771bdfc3463ce68619596f73749 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:26:00 2020 +0530 
-------------------------------------------------------------------------------- 
JasperLakeFspPkg, ClientOneSiliconPkg: Use FRU .dsc in FspPkg FRU

To avoid work duplication FSP build will use the same
dsc file as non-FSP builds. The library instances are the
same between the 2.

Hsd-es-id: 18011595140
Original commit date: Mon May 18 16:08:27 2020 +0200
Change-Id: I459694470458a24795ade667111f01e43c87083e
Original commit hash: 1441bacac84b0e45693330d4d1819bd4c2f928f8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/JslPch/CommonLib.dsc
JasperLakeFspPkg/JasperLakeFspPkg.dsc

================================================================================ 
Commit: c143aeeeb9f751dead1fec0b9fdd1b4ad2f9c349 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:25:53 2020 +0530 
-------------------------------------------------------------------------------- 
[ADL][JSL][RKL] FSP MP_SERVICES callbacks from FSP API mode do not restore bootloader context

1. Create MpService wrapper PPI so internally FSP will call to this MpService wrapper Ppi.
2. MpService wrapper PPI will switch stack and PeiService pointer in IDT, then calling real MpService PPI from bootloader side (pointer from UPD)
3. Once real MpService PPI completed, switch stack and PeiService pointer in IDT back, then return to caller.

Hsd-es-id: 1508018211
Original commit date: Thu May 21 15:38:57 2020 +0800
Change-Id: Ic1c2db68d6a88f2858e53ebce78d2c29ca543689
Original commit hash: 5042c57ecd38f8dadbb2e25dda30c79c059651a1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fsp/FspInit/Pei/FspInit.c
ClientOneSiliconPkg/Fsp/FspInit/Pei/FspInit.h
ClientOneSiliconPkg/Fsp/FspInit/Pei/FspInit.inf
ClientOneSiliconPkg/Fsp/FspInit/Pei/FspMpServiceWrapper.c

================================================================================ 
Commit: aa450220b761f8e1a3003d2b64c569880ee1b09e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:25:39 2020 +0530 
-------------------------------------------------------------------------------- 
[RKL-S][A0][PO][TGP-H][OC] GT Unslice Domain need to be removed

Hsd-es-id: 16011144367
Original commit date: Fri May 22 14:03:53 2020 +0800
Change-Id: I96a4664d3056f91e9db2901fb8666d7b4b19338d
Original commit hash: f86c3fca147f9f2ace357bc8f5d23f267e9af783

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakePlatSamplePkg/Include/OemSetup.h
JasperLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.c

================================================================================ 
Commit: d594152748b3066fd8e8b340bb7e8bdef0479715 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:25:37 2020 +0530 
-------------------------------------------------------------------------------- 
PlatSamplePkg/CapsuleUpdate: Update dsc to include new Fmp depex lib instances

Fmp Dependency feature is reconstructed into three new library classes.
FmpDependencyLib provides generic services to support capsule dependency
expression evaluation.
FmpDependencyCheckLib provides platform specific services to support
dependency check during update of firmware image.
FmpDependencyDeviceLib provides firmware device specific services to support
saving dependency to firmware device and getting dependency from firmware
device.

Hsd-es-id: 1508017950
Original commit date: Fri May 15 10:51:16 2020 +0800
Change-Id: I5990ac90c651923a617522f11662aca0068cdeee
Original commit hash: 257744330e65590d1b42514a0b6acccfa006a279

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakePlatSamplePkg/Features/CapsuleUpdate/FmpPlatformBios.dsc
JasperLakePlatSamplePkg/Features/CapsuleUpdate/FmpPlatformEc.dsc
JasperLakePlatSamplePkg/Features/CapsuleUpdate/FmpPlatformIshPdt.dsc
JasperLakePlatSamplePkg/Features/CapsuleUpdate/FmpPlatformMe.dsc
JasperLakePlatSamplePkg/Features/CapsuleUpdate/FmpPlatformMonolithic.dsc

================================================================================ 
Commit: 4288e3af71fc50415d11115a501ccb93370a9bff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:25:35 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2217_00

Hsd-es-id: no sighting
Original commit date: Sun May 24 18:39:28 2020 -0700
Change-Id: I1bac33959bf1ff2a9085c46fdf4440441c896b37
Original commit hash: 82b6bc80b9d49bcda7dd7f73d869c265242ae4e3

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: a27dd657ac5cb5cc15f5f140d6e03c5bbfb70f94 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:25:23 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2216_00

Hsd-es-id: no sighting
Original commit date: Sat May 23 18:33:17 2020 -0700
Change-Id: Ic5024080d2cc9815d4b1a2578136e538cb5161bd
Original commit hash: 8f0a35d36fc442553997305261ba676a4463b598

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 3b10af85bce5d4c5b2b2dc530d41b60b0fb7e6a6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:25:12 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2215_00

Hsd-es-id: no sighting
Original commit date: Fri May 22 18:32:55 2020 -0700
Change-Id: I142e3d7cf06361369e1c245fc180f9b6d77d0f61
Original commit hash: a93a7489b270387bb7f752e7ef4c37e1443e6664

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 450595f0880186994469cdc9dbb155e633b23c10 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:24:56 2020 +0530 
-------------------------------------------------------------------------------- 
[C1S]: Move some APIs definition in CpuInfoFru to PeiCpuInitFruLib

CpuInfoFru Library has some Non CPU information APIs. This patch is
to move them into suitable place.

Hsd-es-id: 16010825567
Original commit date: Tue May 12 10:01:16 2020 +0800
Change-Id: I9cadf258503dac006ffc9aca1138d477e6c7e7fa
Original commit hash: 677bd1293041e035a14c1b01aebf83fb96d66e3b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuInfoFruLib.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/MsrFruLib.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/PeiCpuInitFruLib.h
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLibPreMem.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/CpuInitPeim.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerOnConfigLib/PeiCpuPowerOnConfigLib.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerOnConfigLib/PeiCpuPowerOnConfigLib.inf
ClientOneSiliconPkg/Fru/JslCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/JslCpu/LibraryPrivate/BaseMsrFruLib/BaseMsrFruLib.c
ClientOneSiliconPkg/Fru/JslCpu/LibraryPrivate/PeiCpuInitFruLib/PeiCpuInitFruLib.c

================================================================================ 
Commit: b3b27962b2e2e6ed18dc287ec85fb988d4d6681f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:24:54 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Product: Remove PLATFORM_RESTRICTED_PACKAGE from ClientOneSiliconPkg

Remove PLATFORM_RESTRICTED_PACKAGE from ClientOneSiliconPkg.
Remove unnecessary NR build module.

Hsd-es-id: 1508004252
Original commit date: Thu May 21 15:28:00 2020 +0800
Change-Id: I7e637314b68f8d8f6d4221dd1325371771bb6f75
Original commit hash: 1dbbe77ce322cdcb0667ad32642cc1d435df5ad5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/JasperLake/SiPkgDxe.dsc
ClientOneSiliconPkg/Product/JasperLake/SiPkgPei.dsc
JasperLakeBoardPkg/BoardPkg.dsc

================================================================================ 
Commit: f16e341f88b5bd6efd8d3661c8cb5ccaca92a23c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:24:51 2020 +0530 
-------------------------------------------------------------------------------- 
Program the registers based on PCIe configspace analysis
  For ASPM, keeping L0sL1 as default for ADL
  LCAP_EL1[17:15] =0x4 as per BWG rev1.1

Hsd-es-id: 16011138660
Impacted Platforms: ADL, RKL, TGL, SBX

Original commit date: Thu May 14 00:43:47 2020 +0530
Change-Id: I2e9149ad9e00b09f32864faf3195012a57f6c454
Original commit hash: 8d01b1380a075181e81f5dcb55df53f03ee13838

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLibVer1.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLibVer2.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer1.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c

================================================================================ 
Commit: 1d43bfc6c1cc39ca38387fcd51a4e176775cbcf8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:24:44 2020 +0530 
-------------------------------------------------------------------------------- 
Config Block policies shouldnt be modified inside Reference Code

From design perspective, the ConfigBlock setting is the INPUT from platform to RC.
It should be read only and always present the platform setting anytime.
RC should read it but not modify it so RC can always get the platform setting
any timing without confusing. Once RC changes the ConfigBlock setting,
it loses the information of platform setting and it causes the confusing that
it's unpredictable and not straightforward if the setting is before modification
or after modification anytime RC is using it.

Hsd-es-id: 16011071625
Original commit date: Fri May 15 17:57:34 2020 +0800
Change-Id: I6f38936f8089f15c7fac7df9e099698a326d7a6e
Original commit hash: 070fced2525a77ea2f30c13ab9a8dc56da64842f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuMailboxLib/MailboxLibrary.c
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuMailboxLib/MailboxLibrary.h
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuMailboxLib/PeiDxeSmmCpuMailboxLib.inf
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/CpuInitPreResetCpl.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/IdleStates.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PerformanceStates.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerLimits.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtInitPeim.c

================================================================================ 
Commit: 7755fcbc353c589afd8dc5aca72771202e7de220 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:24:42 2020 +0530 
-------------------------------------------------------------------------------- 
MTRR programming cache issue with TopBlock caching support in SEC Phase

BIOS hardcodes the TopMemory cache base address by mistake.
Update the TopMemory cache base address accordingly.

Hsd-es-id: 14011547638
Original commit date: Thu May 21 09:30:35 2020 +0800
Change-Id: I328e8fd9dee5b7c3a887c8db0e72e6f6541135ff
Original commit hash: 739968a46431edafb480ce37cf3ab96dd5b3235a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/SecCpuLib/Ia32/SecCpuLib.nasm

================================================================================ 
Commit: fc8e177000e6e9dd0803b559216ccc3aee71dabc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:24:40 2020 +0530 
-------------------------------------------------------------------------------- 
Psys offset bios option sets wrong value.

Hsd-es-id: 14010953483
Original commit date: Wed May 20 16:31:25 2020 +0530
Change-Id: Ic2c825c17178d392ab20375d9ab39ca6d03b5993
Original commit hash: 98575081a28080e1010bf4b25005fae352894a4a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrPolicyLib/PeiVrPolicyLib.c

================================================================================ 
Commit: 92e20dd12c374d16e2c552abc4d3ce10a5e5bc3b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:24:35 2020 +0530 
-------------------------------------------------------------------------------- 
[TGL-H][P0] Subsystem Vendor ID(0x2C) and Subsystem ID(0x2E) register in BDF-0:0:0 is not configured by BIOS

Device BDF - 0:0:0 should be Host Bridge, SubClass=00h and HeaderType=Type0.
In order to configure it, DMRBar: Offset 0xD8 MPC[2] = 1

Unit test done:
Booted to shell and verified that Subsytem ID and Subsystem ID configured
SVID: 8086
SSID: 7270

Hsd-es-id: 16011143604
Impact Platforms: ADL,RKL,TGL

Original commit date: Thu May 14 20:33:42 2020 +0530
Change-Id: Ie1ac98f78aa1b1eda97b790907e9df438a7ed84a
Original commit hash: 1002fd07dc7f34a77747a0f713d4a85527c64147

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer2/PeiCpuDmi16.c

================================================================================ 
Commit: 9490cd0ae9e24a31bfc7a19fa3612418ed26a30e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:24:33 2020 +0530 
-------------------------------------------------------------------------------- 
[C1S]: Fix Core count condition check error in GetEnabledCoreThreadCount()

Hsd-es-id: 22010750038
Original commit date: Wed May 20 21:17:48 2020 +0800
Change-Id: I6092544673425ae9767f3933cd32a5b0019109d1
Original commit hash: 21e112fd560b0f2af507ffc1a8c1d4cbdf7f2bd6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiDxeSmmCpuCommonLib/CpuCommonLib.c

================================================================================ 
Commit: e02bb7c99f9f4352e1e7da344043f2cb22a0c14b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:24:23 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2214_00

Hsd-es-id: no sighting
Original commit date: Thu May 21 18:33:34 2020 -0700
Change-Id: I68925cd875f0f1af580a5a9932e73813b0db9be4
Original commit hash: e920ee3af501c3471f42f6dd4177edc73a70dd33

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: d8a4519a65b56c646570db57397a25b950f6a394 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:23:36 2020 +0530 
-------------------------------------------------------------------------------- 
[C1S]: HWP - FAST_UNCORE_MSRS_CTL MSR 0x657 deprecated from ADL B Step onwards.

Update EnableFastMsrHwpReq policy based on ADL Step.

On reset, if FUSE FAST_UNCORE_MSR=1, Ucode will set FAST_UNCORE_MSRS_CTL[0] and write the HWP_REQUEST reset value to the CTAP_CR_DISTRUBUTED_0 to both threads.
Remove the FAST_UNCORE_MSRS_CTL MSR and the FSCP behind it.

Hsd-es-id: 16011095452
Original commit date: Wed May 20 15:25:14 2020 +0800
Change-Id: I0229418ddfcb7903c0d98f837819b79bd544a733
Original commit hash: 850fb67ed8803647fce78f645afb12127f03d35b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PerformanceStates.c

================================================================================ 
Commit: 4133a0b9065b190da7b8374f8cdca0766ab81763 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:23:19 2020 +0530 
-------------------------------------------------------------------------------- 
3x Strike on CPU TraceHub when accessing PMTCS at Post Code 0x0A22 resuming from S3.

PMTCS has been programmed either by HW default or Pcode, addtionally access from BIOS causes hang.
Remove PMTCS configuration except for JSL
Pcode fix (TGL/ICL/LKF/RKLS)
HW fix (ADL and onwards)

Hsd-es-id: 14011441293
Original commit date: Fri May 15 18:21:19 2020 +0800
Change-Id: Ib07586cb68a8ff56a2e02a542efa13f896ae01ae
Original commit hash: 491239ceceac4b59a15d3a388880522f8488d5f8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiCpuTraceHubLib/PeiCpuTraceHubLib.c

================================================================================ 
Commit: a5613f3cc3f768a298cd4f21373ca68aaff56480 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:23:13 2020 +0530 
-------------------------------------------------------------------------------- 
Three-strike (CLOCK_WATCHDOG_TIMEOUT) with ME_GBLRST pointing to NPK address during S4 cycles

FW_BAR used to be condition check if ADBG to ITH is enabled, and it becomes out-of-date and troublesome since TGP.
1. There is scratch pad bit defined for BIOS trace enablement, which should be the right condition check for ADBG.
2. Since silicon change, reading FW_BAR in ACPI makes system hang.
With that, move to check SCRPD2[0] as condition check.

Hsd-es-id: 16011134875
Original commit date: Tue Apr 21 19:42:44 2020 +0800
Change-Id: I9b4c21281a5632dd45d056fe0da80bc5d46a5750
Original commit hash: 4c41fc67443dee89857e66e63a4f801eb25d9649

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/Pch.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchTraceHub.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/TraceHubDebug.asl

================================================================================ 
Commit: b0534394948e4466d4d7a7583943dfd84b6be9c8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:23:08 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2213_01

Hsd-es-id: no sighting
Original commit date: Wed May 20 18:45:44 2020 -0700
Change-Id: I9a43a48f84ab6adfa0869bd43183cd8b4264b3ce
Original commit hash: 2089fa9229a87a95210b0a4586760d96d24ed594

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b038d385f87915e4afecaf51e3e3631e8802e767 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:22:53 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: [CML+ADP-S][PO][CAVS]Audio Function Disable flow needs to Set HAE bit to 1 before putting controller to D3

For Audio function disable flow step 5 needs to be moved before step 1.
This is because the register exists in MMIO space which will not be accessible once the controller is in D3

Hsd-es-id: 14011499415
Original commit date: Fri May 15 17:53:56 2020 -0700
Change-Id: Ibccfd7b408162e55e46eb6861f64f57a8477ee7e
Original commit hash: d0a4080682f3ef41f9f3134cc67535dbf2668cf9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Hda/IncludePrivate/Register/HdaRegs.h
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaInitLib/PeiHdaInitLib.c

================================================================================ 
Commit: 8bf57359260b71717bcbb3c53d4b94be4ec70973 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:22:42 2020 +0530 
-------------------------------------------------------------------------------- 
[TGP][PCIe] RTD3 flows for incorrectly setting DLSULPPGE

This is a SPT specific workaround which is being removed according to latest BWG

Hsd-es-id: 14011071495
Original commit date: Mon May 11 17:33:28 2020 -0700
Change-Id: Ief93738b61609eae90cd669ea5527f0d6b488856
Original commit hash: ee0d9e099ee1f6f012f145a914d53fc796f01aa7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchPcie.asl

================================================================================ 
Commit: 1369611e715acc7259dfbc4783720fb68ede0b44 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:22:37 2020 +0530 
-------------------------------------------------------------------------------- 
PeiPchFiaLib: FIA Assert is seen in PchFia19.c

Invalid ASSERT condition in PchFia19AssignGbeClkReq function.
PCH_FIA_NO_CLKREQ (0xFF) is a valid input

Hsd-es-id: 14011443847
Original commit date: Mon May 4 20:40:06 2020 -0700
Change-Id: Id7b6ac44899cf675ca73c43089646517ae16943e
Original commit hash: 3d240e3c7a9d97178cb1562308a9402a6e074fd4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PchFia19.c

================================================================================ 
Commit: 87bd33b1b67b7efee8ef78997102fdf299dba715 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:22:35 2020 +0530 
-------------------------------------------------------------------------------- 
PeiUsbHostControllerInitLib: BIOS not programming survivability registers setting

SURVIVABILITY_REG2 set to 0x4008.
Only BIT14 should be updated.

Hsd-es-id: 14011529955
Original commit date: Mon May 18 13:58:19 2020 -0700
Change-Id: Ibdb77f5d74463bb16bf569614d8cf96e7b8e13b1
Original commit hash: bb8a87838358a285d73b5ae2709a56d60ec523ec

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/XhciInit.c

================================================================================ 
Commit: 89507cc6d77ed561f7d661749e989173c1233935 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:22:15 2020 +0530 
-------------------------------------------------------------------------------- 
1507868187: [ME] Make ME-BIOS modules Bootguard compatible

Divide ME-BIOS support on Pre and Post Mem
SpsPei is divided in to:
  SpsPeiPreMem
  SpsPeiPostMem
but also supports single load using SpsPei as usual

MeUma is divided in to:
  MeUmaPreMem
  MeUmaPostMem
but also supports single load using MeUma as usual

There isalso updated Heci driver to support both load combination
Legacy HECI on existing PPI reinstalls it.

HeciControl stack has now 2 HeciAccess loading modes.
   1. Single driver
      Load
         HeciAccessPei.inf
         HeciTransportPei.inf
         HeciControlPei.inf
      in premem
   2. Dual driver
      Load
         HeciAccessPeiPreMem.inf
         HeciTransportPeiPreMem.inf
         HeciControlPeiPreMem.inf
      in premem,
      and load
         HeciAccessPei.inf
         HeciTransportPei.inf
         HeciControlPei.inf
      in postmem

Hsd-es-id: 1507868187
Original commit date: Fri Mar 13 16:12:25 2020 +0100
Change-Id: I9515a35a4c523b0a3e694da113688f0ef4fae154
Original commit hash: 61aac3dc20321f95ff685b23303b3d1df5c39154

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/Pei/HeciTransportPei.c
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/Pei/HeciTransportPei.inf
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/Pei/HeciTransportPeiPreMem.c
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/Pei/HeciTransportPeiPreMem.inf
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/Pei/HeciTransportPeiPrePostMem.c

================================================================================ 
Commit: d2057046f5c6ae744e0baf9e97e62f0e10c1151d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:22:12 2020 +0530 
-------------------------------------------------------------------------------- 
RKL-S [CMLS-TGP-H] Security  :: Failure observed on running the command  "Chipsec.modules.common.dma_protections"

Add Vt-d security programming for CML-S CPU

Hsd-es-id: 16011163383
Original commit date: Tue May 19 12:37:37 2020 -0700
Change-Id: Ib111528ed97baae686794975d86e5072fd1afa60
Original commit hash: 4270e5274fbfd2de29affb4b5d9c1baa0b38af67

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdInitLib/PeiVtdInitLib.c

================================================================================ 
Commit: b339ef293c2f5899547a54c79c1f6b29aacfc25e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:22:03 2020 +0530 
-------------------------------------------------------------------------------- 
[RKL-S] The setup page Platform information and Intel Advanced were gone with release build

Need to initialize Handle to NULL for ext BIOS as well

Hsd-es-id: 1508014694
Original commit date: Tue May 19 20:23:40 2020 -0700
Change-Id: Ib5c4fe40e160b0f9db40ec4a78a30603358feb0a
Original commit hash: 97aa38def2b2bd53f18c9fae13a7ba7836807ff7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.c

================================================================================ 
Commit: d8edfed8b624f929942c663397b4232c379796a2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:22:02 2020 +0530 
-------------------------------------------------------------------------------- 
[PCIe] Implement the SocSpecificPowerGating API in FRU

Hsd-es-id: 16011146092
Impact Platforms: RKL
Original commit date: Fri May 15 16:45:15 2020 +0530
Change-Id: I6ad0e43793b8f5d3fa67b9bd193f6237b11efa06
Original commit hash: 3c4f9dd1412af3c4452ca714b018017595d28dd5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer1.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer1.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.inf

================================================================================ 
Commit: 2656b653d31331eaa480c720f85c86ac13aae391 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:21:47 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2213_00

Hsd-es-id: no sighting
Original commit date: Wed May 20 01:18:57 2020 -0700
Change-Id: Ic1319b2bf1fffa4e9d8cb00802dc35706533e2e2
Original commit hash: 95e74aa2eab655c5a0502a292ff371c893a1b312

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: beab291d3af0df1e51b79cad251b6d65a9db1c07 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:21:40 2020 +0530 
-------------------------------------------------------------------------------- 
[JSL] Using PC0079 in _Q79 may be confusing

Changing the code "P8XH(0, 0x79)" in UCEV method in EC.ASL to "ADBG("USB Type-C Event")"

Hsd-es-id: 22010733829
Original commit date: Tue May 19 13:44:32 2020 +0800
Change-Id: Ief3328fbd508e7bf36e8fee7387473900a60eda0
Original commit hash: 70a14a1b332efd2bd35531fa60adc492f50a3d6b

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakePlatSamplePkg/EC/Asl/EC.ASL

================================================================================ 
Commit: 1fda14678f3b86d0634cb6a8b74009fba7f98e23 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:21:27 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2212_00

Hsd-es-id: no sighting
Original commit date: Tue May 19 18:33:40 2020 -0700
Change-Id: Ia39c612f2639c061cb7126b43f09725c3b7527c2
Original commit hash: 81c6bf163bee31ee3f938f2915a2230f11b2cb45

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: da2c2610848953ccd4afae1d0ffe93dc00d90b96 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:21:09 2020 +0530 
-------------------------------------------------------------------------------- 
[RKL-S][CML-S+TGP-H][BIOS][Regression]: BIOS Setup and EFI display not enumerating when we checking with edp+HDMI

- Revert "Enable Gfx PEIM for x-comp - Install new PPI for Gen9 Gfx PEIM"

- This reverts commit c652e192aa861ddc0a8d10aa283e0821e7587812.

This changes created regression issue on CML+TGP PEIM Gfx enable eDP+HDMi display during release BIOS. The issue is related to timing and need some time to fix it and decided to revert the change to unblock pre-alpha label.

Hsd-es-id: 16011108463
Original commit date: Tue May 19 08:39:24 2020 -0800
Change-Id: I0e971121e3045216bdcdf0974958a4b2d7f84304
Original commit hash: 4ac95f9bd246ff9df460306c9f5db1cdccc0003a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/PeiSaInitLib.inf
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/PeiSaInitLibFsp.inf

================================================================================ 
Commit: 77d4d954e28ac48a2d1ab15557e4c4a503666d8e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:20:51 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Me: Converge MeTypeLib between server and client to support FHF

Servercode implements MeType as direct function calls vs ClS implementation uses macro.
Converging to function call on C1S to support FHF migration of CSME related code from C1S

Hsd-es-id: 16011119577

Original commit date: Mon May 18 16:22:36 2020 -0700
Change-Id: Ib6a6621700e25076e2d01f5ab32badc21eb4b47d
Original commit hash: 43bd09d442ebff7a7a2d0b6fcc8dc093979df140

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/MeTypeLib.h
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeMeTypeLib/MeTypeLib.c

================================================================================ 
Commit: 14d13828fa8954963c8dc347ec99d4d90b5e23d0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:20:46 2020 +0530 
-------------------------------------------------------------------------------- 
PeiUsbHostControllerInitLib: xHCI programming update

Updated xHCI programming to update 0x8140 FPSAW to 0x18h (24us) for xHCI IP V18

Hsd-es-id: 14011531225
Original commit date: Mon May 18 15:27:43 2020 -0700
Change-Id: I2efc303c83ac384cd3d4100a7b69d19e5797c868
Original commit hash: 3fd6ac698a84dfceaff07418a3ddced48c56e9a6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/XhciInit.c

================================================================================ 
Commit: b6227ee9f81c584ddff44988fe2a8bebe7cd9167 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:20:37 2020 +0530 
-------------------------------------------------------------------------------- 
PeiUsbHostControllerInitLib: Fixing SSPE programming

Along with new USB3.2 spec come x2 ports which use 2 lanes instead of one.
Relying on supported ports count from xHCI controller is incorrect in
case of those ports and BIOS should rely on number of lanes available
instead.

Hsd-es-id: 14011474225
Original commit date: Wed May 13 12:25:37 2020 +0200
Change-Id: Ia33799fbd1e8c23ac6dd28dca3e4de02c290153a
Original commit hash: 89706895eb69363c8cbad996a669e83b339c07f3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/XhciInit.c

================================================================================ 
Commit: 6b7ddc841125bd113e6aea448cb4c012b06a8d14 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:20:28 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: PCH DMI Rx Master Cycle Decode.

This change adds programming of registers controlling
Rx Master Cycle Decoding for DMI.

Hsd-es-id: 14010016829
Original commit date: Thu May 14 16:21:35 2020 +0200
Change-Id: Icd1639847abc3bc04ebe3faee0e500ec8900aab2
Original commit hash: 43215d683709e2a0e354ae694744e8461bec34fc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/PchDmi17Regs.h
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PeiPchDmi15.c

================================================================================ 
Commit: 7749d4dd8d0ef956f148976b53c0626ba492e008 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:20:25 2020 +0530 
-------------------------------------------------------------------------------- 
[C1S/Me] System hang to wait for ME_UNCONFIG_TIMEOUT on consumer platform.

Issue: HeciGetUnconfigureStatus is not supported on consumer platform, but the command returns success.
Resolution: Check if the MKHI return status is 8x, if yes, return unsupported.
Impacted: All C1S projects.

Hsd-es-id: 1508004651
Original commit date: Tue May 19 11:15:45 2020 +0800
Change-Id: I9c28f83655b62d6629ed74ab8473e4ae79379194
Original commit hash: b7df00ed5fa76a789c8a0252af595cf2511480ba

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/MeBiosPayloadData.h
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/FwStsSmbios.c
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/MeHeciReset.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/MeHeciReset.c

================================================================================ 
Commit: 18e298560c9b54823f42292630c2f33321d7f8fe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:20:20 2020 +0530 
-------------------------------------------------------------------------------- 
1809373318: [ME][Idaville] Make HECI dumps enabled by default in internal releases. (Take 2.1)

Hsd-es-id: 1809373318
Original commit date: Tue Dec 10 16:16:04 2019 +0100
Change-Id: I0e9d78bcfbac472a3bd987af317a3a61a1f1941b
Original commit hash: 9a5ea61f1ef537bdbc74719ce19723e0621cf21e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Me/MePeiConfig.h
ClientOneSiliconPkg/Include/Library/DxeMeLib.h
ClientOneSiliconPkg/Include/Library/HeciConfigureLib.h
ClientOneSiliconPkg/Include/Library/HeciTraceLib.h
ClientOneSiliconPkg/Include/Library/PeiMeLib.h
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/DxeSmm/HeciTransportDxe.inf
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/DxeSmm/HeciTransportSmm.c
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/DxeSmm/HeciTransportSmm.inf
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTraceLib/HeciTrace.c
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTraceLib/HeciTraceCore.c
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTraceLib/HeciTraceLib.inf
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTransportCoreLib/HeciTransportCoreLib.c
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTransportCoreLib/HeciTransportCoreLib.inf
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/Pei/HeciTransportPei.c
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/Pei/HeciTransportPei.inf
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/MePolicyDxeLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsDxeSmmLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/MePolicyCommonPeiLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMePolicyLib/PeiMePolicyLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMePolicyLib/PeiMePolicyLibVer3.c

================================================================================ 
Commit: 0f5fbd4307fb5fc9f0f560dae09e868fb6d7b94a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:19:53 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2211_00

Hsd-es-id: no sighting
Original commit date: Mon May 18 18:41:19 2020 -0700
Change-Id: I4fd543e3fb0933f2df21e4851c2fbf5f50e4f483
Original commit hash: 976361deef53a91c3f4399433f10fca19c83c727

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 20dc3851e93850a9b2d9a66e4b6f1f347ebbc5be 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:18:56 2020 +0530 
-------------------------------------------------------------------------------- 
Remove the feature domain path reference

Remove the feature domain path reference since all Client master platforms
are using tool "Edk2Platforms\Platform\Intel\Tools\AppendPackagesPath"
for setting PACKAGES_PATH environment variable and
package path can be found under EDKII/Edk2Platforms/Intel repos.

Hsd-es-id: 1507992449
Original commit date: Wed May 6 13:48:52 2020 +0800
Change-Id: I696c33329d63a3d3d43ad96441bb648e096039a3
Original commit hash: 4f17e2b4975fe1c2ae6aaeb4c9f33b8449a137a7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Library/BaseUsb3DebugPortParameterLibCmos/BaseUsb3DebugPortParameterLibCmos.inf
JasperLakeBoardPkg/BoardPkg.dsc
JasperLakeBoardPkg/BoardPkg.fdf
JasperLakePlatSamplePkg/Features/PlatformStatusCodeHandler/Pei/PlatformStatusCodeHandlerPei.inf
JasperLakePlatSamplePkg/Features/PlatformStatusCodeHandler/RuntimeDxe/PlatformStatusCodeHandlerRuntimeDxe.inf
JasperLakePlatSamplePkg/Features/PlatformStatusCodeHandler/Smm/PlatformStatusCodeHandlerSmm.inf
JasperLakePlatSamplePkg/Library/BaseDebugLibAllDebugPort/BaseDebugLibAllDebugPort.inf
JasperLakePlatSamplePkg/Library/BaseUsb3DebugPortDummyLib/Usb3DebugPortDummyLib.inf
JasperLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerHiiFreeLib.inf
JasperLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerLib.inf
JasperLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.inf
JasperLakePlatSamplePkg/Setup/Setup.inf

================================================================================ 
Commit: f1a12f7254123fb50ccd6b5129783372f9a48945 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:18:38 2020 +0530 
-------------------------------------------------------------------------------- 
[JSL] - Remove runtime attribute for 'InitSetupVariable' and 'PasswordStatus' variables.

Case Details:
1. 'InitSetupVariable' : This variable is modifiable from OS and has runtime attribute.
In BIOS it is used to identify if it is FirstBoot.  SetupEntry() function creates this variable and in PEI Phase checks for variable availability to determine if it is FirstBoot.
But RuntimeAttribute is not necessary and can be removed as it is only used in BootTime.

2. 'PasswordStatus': Is currently volatile  (Read Only) so not modifiable from OS.
In BIOS this variable is used to updateT24 SMBIOS table. Inside  AddSmbiosT24Callback() (Readytobootevent callback)
But RuntimeAttribute is not necessary and can be removed.

Hsd-es-id: 16011094458
Original commit date: Fri May 15 12:01:36 2020 +0530
Change-Id: I4747a1f4f2faec3bb1f90ac4e4cce0e100440482
Original commit hash: c65bd5dcc07cca68211b0378ab27c8ec3efa3b21

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
JasperLakePlatSamplePkg/Setup/Setup.c

================================================================================ 
Commit: 803c43d8bb7c1eda6380f1a5e565a2ef8d753060 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:18:30 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2207_00

Hsd-es-id: no sighting
Original commit date: Sun May 17 18:36:21 2020 -0700
Change-Id: Ia02a6002bb2632bec588f0b3ac1638ec2a073b17
Original commit hash: 03eb7f358f359ec58adf9206db2f1a9a86c4aaac

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: fb904b7fed60950036f7f2b7235d0aa986a393be 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:18:09 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2206_00

Hsd-es-id: no sighting
Original commit date: Sat May 16 18:35:50 2020 -0700
Change-Id: Ia9b2d81f3e3e38455535e1ffb1007674c9eff719
Original commit hash: cfbcf47d0eca14d8f684667e4362167410868522

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 83ee74090ba8a9ff13fb95842c166e67f3dcdc3f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:17:59 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconePkg/Pch/Acpi/PchPcie.asl: Removed _DSD definiton for Storage D3 enable

Having _DSD for storage on all RootPorts is unwanted, and caused ACPI failiures:
"CreateNameSpaceObject: object already exist"
on devices that actually do support it.

Hsd-es-id: 22010342797
Original commit date: Wed May 13 04:18:49 2020 -0700
Change-Id: I323e4d3964f6bf5b686880564089eb6d1e19f4c2
Original commit hash: b19852855f34a8b5c947c86d17821d0d60693dae

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchPcie.asl
JasperLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3PcieSsdStorage.asl

================================================================================ 
Commit: 1968bc00d2e34a2412614077f14afa236f6dbd5b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:17:52 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2205_00

Hsd-es-id: no sighting
Original commit date: Fri May 15 18:37:59 2020 -0700
Change-Id: I1284ce7a7f3e7f0fa3edbeab07ae09deb0baa2da
Original commit hash: dc48d4230d3bd8c37ba2ff36db8db09e283e5a9d

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f58a7ba3ad2ddfd0bd335ebe525b461a6e82be18 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:17:35 2020 +0530 
-------------------------------------------------------------------------------- 
ADL PCH IP - eSPI Chapter 10

updated latest device ID name based on the latest C-Spec

Hsd-es-id: 1409220727
Original commit date: Tue May 5 15:32:17 2020 -0700
Change-Id: I0599066e4a869f8f4e3a27078e87600ad93a786f
Original commit hash: 85f2d039a2e7099d845004c16e2b8a63cf85c20f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/Include/Register/PchRegsLpcAdl.h
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibAdl.c

================================================================================ 
Commit: 65b11aa47ee7de8e245af49aefaf71ece7885ea6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:17:09 2020 +0530 
-------------------------------------------------------------------------------- 
PRMRR Size is set, even when C6DRAM or SGX is disabled.
 - By default, 1MB/2MB of PRMRR Size is set in Config Block even if C6DRAM is disabled in Setup.

Hsd-es-id: 16010966738
Original commit date: Fri May 15 11:12:56 2020 +0530
Change-Id: I1cc5efcec05a55c9b8259107ac5cbcf7793acbe3
Original commit hash: f624bc184b1da8c5681b98e97b84fc11c06a06ec

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLibPreMem.c

================================================================================ 
Commit: 423a4f80183d2eb8a4af9aafc0e562955334d349 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:17:03 2020 +0530 
-------------------------------------------------------------------------------- 
Fix CpuRegBarOr16 function

Hsd-es-id: N/A
Original commit date: Fri May 15 12:32:12 2020 +0800
Change-Id: If415f5b4b235a8fb01f3c9567331e7cfb992ccf5
Original commit hash: 9f34db655583a6a88a5fd2e5519067a3ddc12ec8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/P2sb/Library/PeiDxeSmmCpuRegbarAccessLib/CpuRegbarAccessLib.c

================================================================================ 
Commit: 286296706422fc264cdf62b6a44b75abd2ba7c26 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:17:01 2020 +0530 
-------------------------------------------------------------------------------- 
Fix RKL-S+TGP-H PO: Wrong Default  Power Limit Time window MSR value.

Hsd-es-id: 16011079091

Original commit date: Mon May 11 18:30:06 2020 -0700
Change-Id: I64709880452f3c397e39d19e2df7b578c76c143d
Original commit hash: 2d95a2932cc26633068b1bb4caaa386f515eb330

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerLimits.c

================================================================================ 
Commit: 46e1249e86784912c628800ea4b97769808205eb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:16:45 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2204_01

Hsd-es-id: no sighting
Original commit date: Thu May 14 18:39:49 2020 -0700
Change-Id: I8888d9d7a6cc2d99a7387383f0a7ab540a6840a3
Original commit hash: c341bd831cfad067f18160e8fc218e7fb332d65f

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 84ee09f984921a19bf8be9c1cf07005a9bee6847 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:16:43 2020 +0530 
-------------------------------------------------------------------------------- 
[C1S]: Move Generation Specific MSR header defines to FRU

This is the second patch to move TglMsr.h after
https://git-amr-7.devtools.intel.com/gerrit/#/c/84909/

Hsd-es-id: 16011091286
Original commit date: Thu May 14 13:19:41 2020 +0800
Change-Id: Id7f83a22ad4e6c7c0d5e0e336074a3268eee8e54
Original commit hash: 45434fd5b290fca5efca6964a192106316fae401

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/Register/TglMsr.h

================================================================================ 
Commit: 26313317584504a4911a233f72484837528c695f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:16:24 2020 +0530 
-------------------------------------------------------------------------------- 
PeiSmbusLib: Update the ROSC TCG bit programming

Hsd-es-id: 14011484717
Original commit date: Mon May 11 10:59:26 2020 -0700
Change-Id: If73ba6ddcbd7f4e550bc9153716363044a4a84a4
Original commit hash: 15f369994db15b1a7740b0f1424d6f8e23197c2f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Smbus/LibraryPrivate/PeiSmbusLib/PeiSmbusLib.c

================================================================================ 
Commit: 444bac399b97ff6912da1646ef57d6395155c43a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:16:20 2020 +0530 
-------------------------------------------------------------------------------- 
Add CPU softstrap override support for DW2 and DW3

Hsd-es-id: 22010708763
Original commit date: Wed May 13 18:02:39 2020 -0700
Change-Id: I57b4b64112440b4c12b3304edb9312115c1a500e
Original commit hash: d6c403675c3b7376c687f49518cebf468f4e28e8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerOnConfigLib/PeiCpuPowerOnConfigLib.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerOnConfigLib/PeiCpuPowerOnConfigLib.inf
ClientOneSiliconPkg/Fru/JslPch/IncludePrivate/Library/PmcSocLib.h
ClientOneSiliconPkg/Fru/JslPch/LibraryPrivate/PeiDxeSmmPmcSocLib/PeiDxeSmmPmcSocLib.c
ClientOneSiliconPkg/Include/Register/PmcRegs.h
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Library/PmcPrivateLib.h
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiDxeSmmPmcPrivateLib.inf
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c

================================================================================ 
Commit: c4402c5267eb96f48b7320f988b9de0e88a8d973 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:15:57 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Clean aged FspGlobalData->Reserved3 usage.

FspGlobalData->Reserved3 already replaced by FspGlobalData->FspMode,
so clean aged usage.

Hsd-es-id: 1507081061
Original commit date: Thu May 14 16:02:17 2020 +0800
Change-Id: Idf42dbe76f4c37f115f103ec9ee723c5849e9498
Original commit hash: b079aa6ab969ac0908e9b08b5d57cfe6a297b39a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/JasperLake/SiInit/Pei/TempRamExit.c

================================================================================ 
Commit: 757e4e6a4b03bf8368b17e16aa40003a8688959a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:15:51 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2204_00

Hsd-es-id: no sighting
Original commit date: Thu May 14 04:15:18 2020 -0700
Change-Id: I2bd6fa2d9f78e5c56a8827e3c9fe69fe63c2c279
Original commit hash: d9a9a300856e82fff44c523fdbd5949d58515f9a

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: abb6d70343dc8e0ca208cf699b0ebf0570c555c2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:15:43 2020 +0530 
-------------------------------------------------------------------------------- 
BoardPkg: Correctly return error in postbuild.bat

In some failure cases, postbuild.bat set SCRIPT_ERROR=1 and then goto :EOF,
but lable "EOF" does not exist, so the error can not be correctly returned.
Change to use "goto :EndPostBuild"

Hsd-es-id: 1507990703
Original commit date: Wed May 13 08:39:27 2020 +0800
Change-Id: I12f4c4ca5c779e5490d90dde5bdf9614bd397546
Original commit hash: 6cbaab286292d4cc0b6216b869969a97d21efedf

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/postbuild.bat

================================================================================ 
Commit: 13366388c2a7c872fcc09f8c2a7dc28284eb51da 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:15:35 2020 +0530 
-------------------------------------------------------------------------------- 
Enabling the weekly release for ADL P

Hsd-es-id:N/A
Commit 67e0272671988294329ecce76d6b14c4e86e637a is causing hang in BIOS for ADL-P
For now we are keeping old values for ADP P

Original commit date: Thu May 14 00:47:20 2020 +0530
Change-Id: I1b17009e12ce234bf85f3c4e54947273600de907
Original commit hash: 6754f2a2786232fc9e843c6b35e85e63dac72c1b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib/PeiPmcPrivateLibVer4.c

================================================================================ 
Commit: 138c6800cb9882dafea8b6994e5101d0b7f303ec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:15:31 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/Vmd: Using Rp index to avoid function number mismatch after RPFM

1. For PCH PCIe root ports, function number will change after RPFM. Hence adding additional check for Rp Index.
2. For SATA controller, RP index is not valid and function number check will be done along with device number.
3. For CPU PCIe root ports, storage is always on Peg60 which is function zero so function number check will be done along with device number.

Hsd-es-id: 22010232677

Original commit date: Mon Apr 20 10:19:07 2020 -0700
Change-Id: I612baa7e90b3043a902e4d3916c0e3ce0ab2d741
Original commit hash: 59a9586d5ce99164f0798d981b51863fc7897a65

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/VmdInfoHob.h
ClientOneSiliconPkg/IpBlock/Vmd/Include/Library/VmdInfoLib.h
ClientOneSiliconPkg/IpBlock/Vmd/LibraryPrivate/PeiVmdInitLib/PeiVmdInit.c
ClientOneSiliconPkg/IpBlock/Vmd/LibraryPrivate/PeiVmdPolicyLib/PeiVmdPolicyLib.c

================================================================================ 
Commit: 8ea813e41400c44e70f527205ad8903b6533749e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:15:25 2020 +0530 
-------------------------------------------------------------------------------- 
[C1S]: Refined APIs/Functions related to the Core Count.

This patch is to refine the APIs/Functions related to the Core Count.

Hsd-es-id: N/A
Original commit date: Mon May 11 15:49:13 2020 +0800
Change-Id: Id7c7d5c42cbc29268667a58f1baf04824958ab0a
Original commit hash: 64a87341157d53465f43040bc89c6ec3b1d9bd7c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/Library/CpuPlatformLib.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuCommonLib.h
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtInitPeim.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiDxeSmmCpuCommonLib/CpuCommonLib.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiSmbiosCpuLib/SmbiosCpu.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiSmbiosCpuLib/SmbiosType4.c
ClientOneSiliconPkg/Fru/JslCpu/LibraryPrivate/PeiCpuInitFruLib/PeiCpuInitFruLib.c
JasperLakePlatSamplePkg/Setup/CpuSetup.c

================================================================================ 
Commit: 79cbd00344856d357a4c30731a179cd8ae9ad1bf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:15:12 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2203_00

Hsd-es-id: no sighting
Original commit date: Wed May 13 18:33:44 2020 -0700
Change-Id: I4d834c4c4f92aad34e2c8ca3e39dee70973c45d5
Original commit hash: b8108350080a461f37fac513481ec3486cb6005b

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 04622894cfd751201eb9d73b6c63c39b75da34e6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:15:00 2020 +0530 
-------------------------------------------------------------------------------- 
FspPkg/Upd/FspsUpd; Changing UART policy defaults.

 - Disabling additional UARTs by default - for cross PCH compliance

Hsd-es-id: 22010503475
Original commit date: Wed May 13 04:36:57 2020 -0700
Change-Id: I02c74644e0c61e2f14b4a13ae13f029b7759a0e8
Original commit hash: 52eda5d194a23f9b68695e1a160634994a31de4d

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeFspPkg/Upd/FspsUpd.dsc

================================================================================ 
Commit: e1b60028c0f75ef3b90f58cc4e14e38eb3e4b522 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:14:58 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg\IpBlock\Thc\ThcDriver: virtual keyboard functionality not working in BIOS

Issue 1: Thc driver did not map properply to THC0 due to wrong device id.
Issue 2: VTD engine blocking THC DMA due to wrong mapping of DMA buffers.

Hsd-es-id: 22010328392
Original commit date: Fri May 8 15:52:29 2020 -0700
Change-Id: Id00162bd1fc6cd09db8c8483b4d3afb35ebc938a
Original commit hash: 6ee541af8370360a10b6feb063af1a90ecc5c1a1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcDriver.c
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcPrivate.h

================================================================================ 
Commit: 03f0a9638d2df943ae90c8d28709790f43145750 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:14:41 2020 +0530 
-------------------------------------------------------------------------------- 
[ACM]: Add ACPI ID's for RKLS and CMLS CPU's

    Hsd-es-id: 14011326259

Original commit date: Fri May 8 21:44:16 2020 -0700
Change-Id: Ia206bbcf2f138fb47f065e1770223efa7b5e274f
Original commit hash: c3781edfe6f688ba9c7564e6618668f4007ceac3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuSsdt.asl

================================================================================ 
Commit: fea3845ea653dc6e600b0b314e57e4661214438f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:14:36 2020 +0530 
-------------------------------------------------------------------------------- 
Revert "[C1S]: Move Generation Specific MSR header defines to FRU"

This reverts commit e647a5af66b51b3e6bb1cbfb0d418da4a012fb2b.
Policy Check was failed. So reverting this CL

Hsd-es-id: NA
Original commit date: Wed May 13 05:16:29 2020 -0800
Change-Id: Iea05bbbb0ef927e3138f990224351d61de51b6ba
Original commit hash: 3c35dd7099a67b611430d2f6ed65b1cd4864626e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/Register/TglMsr.h

================================================================================ 
Commit: b0056663cd62eab735f16ca58951dcb3e5d69789 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:14:32 2020 +0530 
-------------------------------------------------------------------------------- 
External BIOS hang up with postcode 0A40
Impact Platforms: RKL,ADL

Hsd-es-id: 1507993618
Original commit date: Wed May 13 16:42:27 2020 +0530
Change-Id: I72258a9a22fae76b20b27053d4a8abd55423b757
Original commit hash: 7a2c68ae891984176ec33b7484dea8962b84d385

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer2/PeiCpuDmi16.c

================================================================================ 
Commit: a679f0a450f0ed6e95c3d1fe3bd6f95a1fe3dbf9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:14:11 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Remove RstPremium support for ADP

According to RST documentation ADP-S/P/M doesn't support
RST premium mode on SATA controller. This fixes the function
that checks which RST mode is supported on ADP.

Hsd-es-id: 18011521482
Original commit date: Tue May 12 16:58:56 2020 +0200
Change-Id: I47885e5672d6b43acf1f2e9ed3ba5dede17e9253
Original commit hash: 800c2fd098808539ab8f4169d24eed2178ca4783

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibAdl.c

================================================================================ 
Commit: 583044657750fb64b024d4653a7110f5b57aebc7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:14:09 2020 +0530 
-------------------------------------------------------------------------------- 
[ADL ATOM]Overclocking: Atom based core ratio overclocking

- Mechanism to adjust ATOM Core max ratio
- Supported Max ratio value shall be same for both Big Core and Atom core

Hsd-es-id: 2209534646, 2209534605, 1507963370
Original commit date: Sun May 10 15:41:02 2020 +0800
Change-Id: I32b85cbdf2707f099d00beb82d066f5f5a246073
Original commit hash: c9d2fd240bdd9170f033ba9d4219693ff1348bd7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/BaseOcFruLib.h
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicyPreMem.c
ClientOneSiliconPkg/Fru/JslCpu/Overclocking/LibraryPrivate/BaseOcFruLib/BaseOcFruLib.c
ClientOneSiliconPkg/Include/ConfigBlock/Overclocking/OverclockingConfig.h
ClientOneSiliconPkg/IpBlock/Overclocking/IncludePrivate/Library/PeiOcLib.h
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcPolicyLib/PeiOcPolicyLib.c

================================================================================ 
Commit: 2f13909bbc8ac089ae4d3e17f084f525c916f941 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:13:48 2020 +0530 
-------------------------------------------------------------------------------- 
[C1S]: Move Generation Specific MSR header defines to FRU

This is the second patch to move TglMsr.h to SwSandbox after
https://git-amr-7.devtools.intel.com/gerrit/#/c/84909/

Hsd-es-id: 16011091286
Original commit date: Wed May 13 10:04:20 2020 +0800
Change-Id: Ic518fafc092c89a5bd8b6683b62cb17a85cf8f09
Original commit hash: 9ad1036792e4ec6c95ed77ea3628168372308a44

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/Register/TglMsr.h

================================================================================ 
Commit: cf712e7b403a6acc5c50c1571385f820f0b94d13 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:13:37 2020 +0530 
-------------------------------------------------------------------------------- 
ClientCommonPkg/Universal/VirtualKeyboardDxe: Upstream to Edk2Platforms

ClientCommonPkg/Universal/VirtualKeyboardDxe already upstreamed to
Edk2Platforms/Features/Intel/UserInterface/VirtualKeyboardFeaturePkg/VirtualKeyboardDxe.
Remove the following:
  ClientCommonPkg/Universal/VirtualKeyboardDxe/*

Rename the gEfiTouchPanelGuid to gEdkiiTouchPanelGuid.
Move the gEdkiiTouchPanelGuid from ClientCommonPkg/ClientCommonPkg.dec to
Edk2Platforms/Features/Intel/UserInterface/VirtualKeyboardFeaturePkg/VirtualKeyboardFeaturePkg.dec.

Also modify the related files.

Impact Platforms: ADL, JSL, RKL, MTL

Hsd-es-id: 1507852251
Original commit date: Fri May 8 08:56:35 2020 +0800
Change-Id: Ic9d6e581448149d7b95562787bd037c6bbb03173
Original commit hash: ba61dcbf07e675dbcbe7e25f626610a24932d999

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/ClientCommonPkg.dec
ClientCommonPkg/Universal/VirtualKeyboardDxe/CapitalLetterKeyboard.bmp
ClientCommonPkg/Universal/VirtualKeyboardDxe/ComponentName.c
ClientCommonPkg/Universal/VirtualKeyboardDxe/ComponentName.h
ClientCommonPkg/Universal/VirtualKeyboardDxe/DigitKeyboard.bmp
ClientCommonPkg/Universal/VirtualKeyboardDxe/FullIcon.bmp
ClientCommonPkg/Universal/VirtualKeyboardDxe/Keyboard.c
ClientCommonPkg/Universal/VirtualKeyboardDxe/KeyboardLayout.c
ClientCommonPkg/Universal/VirtualKeyboardDxe/KeyboardLayout.idf
ClientCommonPkg/Universal/VirtualKeyboardDxe/SimpleIcon.bmp
ClientCommonPkg/Universal/VirtualKeyboardDxe/SimpleKeyboard.bmp
ClientCommonPkg/Universal/VirtualKeyboardDxe/VirtualKeyboard.h
ClientCommonPkg/Universal/VirtualKeyboardDxe/VirtualKeyboardDriver.c
ClientCommonPkg/Universal/VirtualKeyboardDxe/VirtualKeyboardDxe.inf
ClientOneSiliconPkg/IpBlock/Me/IntegratedTouch/IntegratedTouch.c
ClientOneSiliconPkg/IpBlock/Me/IntegratedTouch/IntegratedTouch.inf
ClientOneSiliconPkg/IpBlock/Me/IntegratedTouch/IntegratedTouchPrivate.h
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/Thc.inf
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcAbsPtr.c
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcPrivate.h
JasperLakeBoardPkg/BoardPkg.dsc
JasperLakeBoardPkg/BoardPkg.fdf
JasperLakePlatSamplePkg/Features/I2c/I2cTouchPanelDxe/I2cTouchPanel.c
JasperLakePlatSamplePkg/Features/I2c/I2cTouchPanelDxe/I2cTouchPanelDxe.inf

================================================================================ 
Commit: 0d4014de51f90ffd867f3663f706c01000655a35 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:13:35 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2202_00

Hsd-es-id: no sighting
Original commit date: Tue May 12 18:36:56 2020 -0700
Change-Id: I585efa04a77bf1efb03e84fb564de355e8debe41
Original commit hash: 257cc997e0bbf385af4f18b569b13d2ccb51be0b

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f503bb2547a769ecec2499dc3eea14e4f374b9a8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:13:17 2020 +0530 
-------------------------------------------------------------------------------- 
PlatSamplePkg/Features/Dptf: Remove AP01, AP02, AP10, AVOL, and ACUR from DTT Power Participant

As per requirements document, the above methods will be supported through UCM APIs

Hsd-es-id: 22010571416

Original commit date: Mon May 11 20:04:15 2020 +0530
Change-Id: Iac79243f9af5f9325e0b39a8e1cd54da90a30128
Original commit hash: 4bf050a8e656af60f73ec38929c07a4946b35b14

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakePlatSamplePkg/Features/Dptf/AcpiTables/TPwrParticipant.asl

================================================================================ 
Commit: d10d5306b13ee250b17c14d21627363f499fe29a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:13:14 2020 +0530 
-------------------------------------------------------------------------------- 
HstiIhvDxe: Implementation of new requirements for several tests areas for PSCS and HSTI

* HW Rooted Boot Integrity tests only need to be run on BSP, not all cores.
* PCR7 more granurality on Active Algorithms report
* PRMRR enabling test improvement
* ASPEN Internal Graphics New Tests
* Extended BIOS Decode Range New Tests
* Added GTTMMADR, TMBAR, REGBAR, EDRAMBAR, GMADRBAR and VTDBAR Masks for 64b in SA host bridge register file
* Fix TmeInfoLib Library type from peim to base and correctly enabled for platform code consumption
* Clean up HSTI files to adjust new variables defines

Hsd-es-id: 14010450414
Original commit date: Mon May 4 20:12:33 2020 -0700
Change-Id: Iceb4d63a4247aec94ac821e0f37426f3e92931fa
Original commit hash: ee30cd559ece24d74deff0ddb35256f2f4aa8900

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/TmeInfoLib.h
ClientOneSiliconPkg/IpBlock/Tme/Library/TmeInfoLib.c
ClientOneSiliconPkg/IpBlock/Tme/Library/TmeInfoLib.inf

================================================================================ 
Commit: a28f481204c378743a66c8821240ca9fd7347765 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:12:56 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Pmc: Skip modPHY SUS PG for projects without support

Some chipsets do not support modPHY sus pg and BIOS shouldn't
program any MODPHY_PM registers. This change moves modPHY SUS
pg programming into project specific file.

Hsd-es-id: 14011272504
Original commit date: Thu May 7 14:04:18 2020 +0200
Change-Id: I3ad410c64b65bf5bb05d8114f2aee17851de9c99
Original commit hash: 270933ebb3a01ec08a8d3822a3e41e0bed426b22

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib/PeiPmcPrivateLib.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib/PeiPmcPrivateLibVer1.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib/PeiPmcPrivateLibVer2.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib/PeiPmcPrivateLibVer3.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib/PeiPmcPrivateLibVer4.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib/PmcPrivateLibInternal.h

================================================================================ 
Commit: 5948985406947a733d049b47425f968c7e8c56b6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:12:46 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/PchInitDxe: [EBG] PLKCTL locks should be unlocked after Enable 'Unlock All PCH Registers' knob

Personality Lock Key Control (PLKCTL) register locks are not set when 'Unlock All PCH Registers' knob is enabled.
Validation request is to unlock all PCH PCIe registers to allow to run all PCIe related test cases.
This change introduces new PCH policy option to unlock PLKCTL locks - TestPchPcieConfigUnlock.
The option allow to skip PLKCTL locking.

Hsd-es-id: 18011484064
Original commit date: Fri May 8 17:07:47 2020 +0200
Change-Id: I4ea50650f65a32292ef69ba896be40c1fddab749
Original commit hash: 43819b43a842abede79e5fcbdba328e75e43619a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxeEbg.c

================================================================================ 
Commit: a8ac99bc24de659ac03648902868b2bc65cb47ad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:12:44 2020 +0530 
-------------------------------------------------------------------------------- 
BIOS setting for Gen3 DMI and DMI equalization -Part2
Merging PO chagnes to Master

 To add theFunction interface - "CpuDmi16SpeedChange" in PeiCpuDmiInitLibNull

Impact Platforms: RKL, ADL, SBX

Hsd-es-id: 16011034130
Original commit date: Tue May 12 14:31:51 2020 +0800
Change-Id: I6acb6b7af26bc0d8ca0d3da34e20cf38632bbde7
Original commit hash: d5bd23100b389ffac0e707bbfadca436bedfdaba

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibNull/PeiCpuDmi16.c
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibNull/PeiCpuDmiInitLibNull.inf

================================================================================ 
Commit: b295ecdf8de711d34883d4f967508f75817a6edf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:12:39 2020 +0530 
-------------------------------------------------------------------------------- 
18011505999: [ME][EGS][BB][WB][SIMICS] SMM driver is not loading

Changed check if we are in SMM.

Hsd-es-id: 18011505999
Original commit date: Mon May 11 15:13:08 2020 +0200
Change-Id: I9d128ccf63ee4e901f647eb9c232ee108aed6a09
Original commit hash: de28387d8ec3c5dccf2968387ba74705d0eb16ac

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsDxeSmmLib.c

================================================================================ 
Commit: 57bd5ccd9b8e8132e3f24152498a7df694cf7ae8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:12:37 2020 +0530 
-------------------------------------------------------------------------------- 
[TGL-U] VC1 should be 0x810000c0 when enabled MultiVc Support

Issue: VC0 and VC1 not getting programmed

we need to use logical AND operator to find LinkVcCount.
MultiVC should be enabled when both Root port and Endpoint supports it.
Bitwise AND operator gives LinkVcCount As Zero when End Point has 2 Extended Virtual Channels.

Hsd-es-id: 1507815940
Impacted Platforms: ADL,RKL,TGL

Original commit date: Thu Apr 30 12:31:00 2020 +0530
Change-Id: Ifa3fe6b3cdebb6aa446db4c2ff4b694f0418c8e8
Original commit hash: 3da5f64272e6f293956428a8e664ab1e621f8c5e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer1.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PciExpressHelpersLibrary/PciExpressHelpersLibrary.c

================================================================================ 
Commit: 9c9522c18777e6474b34678fd85b9ca719bf6813 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:12:34 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Disabling ADSP bar by PSF not by HDAudio subsystem logic.

HDASD should be set to 0 according to BWG.

Hsd-es-id: 14010817500
Original commit date: Mon May 11 10:00:24 2020 +0200
Change-Id: Id18395b67e7edd82c2c637d53f93aad61ecebbe8
Original commit hash: a16b1ff9fa27c12d866800dda12de030a59d8c21

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiCavsInitLib/PeiCavsInitLib.c
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaInitLib/PeiHdaInitLib.c

================================================================================ 
Commit: d7ea32f70815f7daaa317f54c9c8713655e46204 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:12:28 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Pmc: Fix PMC settings on ADP-S

This commit fixes following PMC settings:
- Set CLOCK_WAKE indication for THC1
- Change the default of SLP_S4 min assert width to 1s
- Disable unsupported LPM states on PCH-S
- For older CPUs program IOVR ramp time as 0x18
- Enable GSLPS0EN

Hsd-es-id: 14011272504
Original commit date: Wed May 6 19:05:53 2020 +0200
Change-Id: Ic2e40d105822985d0db0f5731aef33494ac1998c
Original commit hash: 4e5dda8337b459802f1dade1819db321121efed6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPolicyLib/PeiPmcPolicyLib.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib/PeiPmcPrivateLibVer4.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib/PeiPmcPrivateLibVer4.inf

================================================================================ 
Commit: 3ec67283a2b6edc230e3b797a82fd119cdc3a502 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:12:13 2020 +0530 
-------------------------------------------------------------------------------- 
ADL PCH ACPI Support for S/P/M for CNVi

Issue: ADP S/P/M is a superset of H/LP and some differentiation are specific.
Resolution: Create Fru layer for each generation and move command part to IpBlock/Cnvi/AcpiTables.
Impacted: ADL/TGL/JSL projects.

Hsd-es-id: 14011083202
Original commit date: Fri May 8 15:05:23 2020 +0800
Change-Id: I2b489dc6efea6c00ca0fbe1ad6ad0b063ed2ae9c
Original commit hash: c113a1bb4c06cbe87d45d301241f186276ff2b61

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/JslPch/Include/AcpiTables/Dsdt/CnviJsl.asl
ClientOneSiliconPkg/Fru/JslPch/Include/AcpiTables/Dsdt/PchFru.asl
ClientOneSiliconPkg/IpBlock/Cnvi/AcpiTables/CnviCommon.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/Pch.asl

================================================================================ 
Commit: acaa5fed2ddf5025b4445fc7876cdff82b32681c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:12:11 2020 +0530 
-------------------------------------------------------------------------------- 
VCCSA Voltage settling time programed wrong

Hsd-es-id: 16010999072
Original commit date: Mon May 11 18:55:51 2020 +0530
Change-Id: Ia951e2cc9f5484cca629494f7f215a4978dd991f
Original commit hash: 9ddb5414d8d454d5dd1d37c25ed1a5aea3a448f1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/VoltageRegulatorCommands.h
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c

================================================================================ 
Commit: 0ea98bb40a7b7feff2523583f3f593cd14072376 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:12:04 2020 +0530 
-------------------------------------------------------------------------------- 
AlderLake: Fix uCode searching fail issue.

1) A new added PCD named PcdFlashMicrocodePatchOffset to indicates
   offset for first Microcode address in FvMicrocode.
   Other PCDs related on Microcode region should be rely on this.

2) For FSP API Mode, enhanced RetrieveNextMicrocode function to skip
   padding data between each uCode patches.

3) For FSP Dispatch Mode, copy the whole uCode region to memory.

4) Enhance InitializeMicrocode of PeiCpuInitLib, it assumes that
   the first uCode patch is the right one. So adding a while loop
   to searching the whole region to find the correct uCode patch.

Hsd-es-id: 16010966738
Original commit date: Tue Apr 28 09:15:02 2020 +0800
Change-Id: Iac7b381c028c24e83d856505f375066fc9bed6b9
Original commit hash: d3622b325bc614a5afa1c6146158bd7566d63b31

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Microcode.c

================================================================================ 
Commit: 6e85aded3c9b481db6831a0c9c91d700387a96e9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:11:55 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2201_00

Hsd-es-id: no sighting
Original commit date: Mon May 11 18:50:37 2020 -0700
Change-Id: I7b9f3dc213740485a306b6cba854238123ffd59b
Original commit hash: 74983d9d3127a207a87e83697c0f7503b16049fe

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: c5aca41022cae5a2dcd6b038cb840173d0cf7f40 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:11:44 2020 +0530 
-------------------------------------------------------------------------------- 
DTBT COMMON CODE - Part2.

Description: Move of DTBT ACPI tables to independent DTBT SSDT table.

Hsd-es-id: 14010213073

Original commit date: Thu Apr 30 17:21:43 2020 -0700
Change-Id: Ia5af0128d52c7ebda88ad536a5ffb40f45a97485
Original commit hash: 54647ffff744b4e30276b4cfc2a824b314b1074a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchPcie.asl

================================================================================ 
Commit: 6383bc9252919fd7b8c382d035dd88c6564a273b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:11:31 2020 +0530 
-------------------------------------------------------------------------------- 
[ADL][ADP-P][GPIO]: ADP-P gpio pin muxing for UART0 should be coherent with cspec

GPIO Pin Muxing for UART0 on ADP-P changed according to cspec:
"//depot/projects/client_pch_docs/tglpch/PCH HAS/Working/Chap03_ADP-P_Pins_Chap18_GPIO_Automation_r1p0_A0.xlsx"

Hsd-es-id: 16010977736
Original commit date: Wed Apr 15 13:41:35 2020 +0200
Change-Id: Ifa99154c93f788ef7ca7bf28f70daf2444ca7676
Original commit hash: 44fbd6485d147769623cc211419923277b06d483

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Pins/GpioPinsVer4Lp.h

================================================================================ 
Commit: eb14cd130d44bcde378a4789b081c07d1d9cc94a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:11:26 2020 +0530 
-------------------------------------------------------------------------------- 
[ADP-S][GPIO]: PeiDisplayInitLib Assert issue

Added:
- GPIO_FUNCTION_PANEL_AVDD_EN (1)
- GPIO_FUNCTION_PANEL_BKLTEN (1)
- GPIO_FUNCTION_PANEL_BKLTCTL (1)
functionalites on default GPIO pads

Hsd-es-id: 18011342291
Original commit date: Mon May 4 11:11:54 2020 +0200
Change-Id: I165646f6b175f30636fd46b323ba047de60e86ef
Original commit hash: ecd128591b7251735e1fb8fa4646ca4a7632335c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer4.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen9/PeiDisplayInitLib.c

================================================================================ 
Commit: aa5933c1a55f8b10301b5ee6670a5485b9ab2acd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:11:21 2020 +0530 
-------------------------------------------------------------------------------- 
[RKL-S][CML-S+TGP-H][BIOS]:Error observed in Intel Self Test Tool logs

Hsd-es-id: 16010860899
Original commit date: Fri May 8 16:16:36 2020 +0800
Change-Id: I95da7706c18955b281bf14e9ee14823a45eb57b2
Original commit hash: dac4158006f92e813a7c0bee1d2aab243b7b1431

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/ConfigBlock/CpuPowerMgmtTestConfig.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuInfoFruLib.h
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicy.c
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/IdleStates.c
ClientOneSiliconPkg/Fru/JslCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: 896095afca464624f72c383543dd61538185016d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:11:16 2020 +0530 
-------------------------------------------------------------------------------- 
[JSL][VtInfo] - After disabling IPU device in BIOS, VTinfo test is failing

Issue:
VtInfo tool reported error for Test case 08: ECAP[3] of remapping engine(s) must match DMAR.Flags[0]

Solution:
Vt-d LateInit should get called after IPUinit is done
Modified the Sinit.c file to call VtdLateInit() after IpuInit()

Hsd-es-id: 16011028384
Original commit date: Thu May 7 18:13:08 2020 +0530
Change-Id: I52421ebd1f698648126c90928f2736e3c2b75a6d
Original commit hash: ad44441d6b9de2e76594a84a9495fcb1b1841231

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/JasperLake/SiInit/Pei/SiInit.c

================================================================================ 
Commit: f65e823d35eda575aeaa8a50143fc7a82d366fda 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:11:02 2020 +0530 
-------------------------------------------------------------------------------- 
[RKL-S][C1S] MEE MCheck failure observed with both C6DRAM enabled and disabled.

Prmrr Size updated and corrected Initialized prmrr for RKL.

Hsd-es-id: 16010966738
Original commit date: Fri May 8 02:16:01 2020 +0530
Change-Id: Ic1dc0477975ff6fca4f5423d70fbd482efa58961
Original commit hash: 8a2eda3a4b6495f142842943f1acb158a5271d7d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuInfoFruLib.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.c
ClientOneSiliconPkg/Fru/JslCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: 3afc2d1e3f7c1d46ce5bd37aeacc431a88a22f5e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:10:57 2020 +0530 
-------------------------------------------------------------------------------- 
[C1S]: Move Generation Specific MSR header defines to FRU

Move Generation Specific MSR header defines to FRU.
Remove CpuCoreRegs.h from Cpu\Include

Hsd-es-id: 16011091286
Original commit date: Fri May 8 15:49:27 2020 +0800
Change-Id: I1ddbc5fd2664c9bbf01857991971d3eb084a6794
Original commit hash: 4c5cedf9e5b6d17febee4e95fb336f0d41f4edf6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/CpuCoreRegs.h
ClientOneSiliconPkg/Cpu/Include/Register/AdlMsr.h
ClientOneSiliconPkg/Cpu/Include/Register/RklMsr.h
ClientOneSiliconPkg/Fru/JslCpu/Include/Register/JslMsr.h

================================================================================ 
Commit: e94b9052c7211ae21d9b375bf076fbb110a4930b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:10:43 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2197_00

Hsd-es-id: no sighting
Original commit date: Sun May 10 18:34:45 2020 -0700
Change-Id: Idc90d3eef64ac181b4413be0b1149eb13d216db8
Original commit hash: 27507867610c4daa1ed9ee15c053706f0e5dbd4f

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 6b454538a327da8f271a29df31fa56f7e1c3dc89 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:10:30 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2196_00

Hsd-es-id: no sighting
Original commit date: Sat May 9 18:33:32 2020 -0700
Change-Id: I5e7059ee0f8e82242550c23aad2b6279e3ebd79d
Original commit hash: 1a02720410d6412eb48d218a72976bcf870789ce

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 684d1a3ee68501604d6fcff8af4c7bab6fdda8d9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:10:02 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2195_00

Hsd-es-id: no sighting
Original commit date: Fri May 8 18:36:28 2020 -0700
Change-Id: Iff272270e8dcb2a6cff3af5f4c26e9862fe3a052
Original commit hash: f7fc0a2fd8ecc6f3a641de7b087bcea911d92c34

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: aa3139d8d66975b44f5fe0b4ce344e141ff55551 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:09:39 2020 +0530 
-------------------------------------------------------------------------------- 
ServerSocRpPkg/Git: Add SoC target intermediate build files to .gitignore

A bunch of files get generated that overwhelm many git tools.  Ignore them.

Hsd-es-id: 22010246306
Original commit date: Fri May 1 16:28:39 2020 -0700
Change-Id: I6017cfc95b0ded331173772f704fdbf932683f9a
Original commit hash: 4945f98df7507da1fce8b4feef3e4724bc5f303b

-------------------------------------------------------------------------------- 
[Changed Files]
.gitignore

================================================================================ 
Commit: 7fb56c8503e3153536b117310454c1305801d16a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:09:35 2020 +0530 
-------------------------------------------------------------------------------- 
PSF PCIE assert pg1 fab p1 clkreq when agent POK is low resulting in Pcode boot hang

Read DID/VID end of CpuPcieRpInit to which will ensure all previous transactions are completed

Impacted Platforms: ADL

Hsd-es-id: 22010674170

Original commit date: Fri May 8 13:44:52 2020 +0530
Change-Id: Ida66221fc9f3b6c3047abf9eb866a8e027e8a314
Original commit hash: dcc442e308ea74033de2df1e8b734221f4642f04

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c

================================================================================ 
Commit: 35c38b6be489ff6ff0ec1c51cd44ced735115fb7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:09:29 2020 +0530 
-------------------------------------------------------------------------------- 
BIOS setting for Gen3 DMI and DMI equalization
Merging PO chagnes to Master

Hsd-es-id: 16011034130
Impact Platforms: RKL, ADL, SBX

Original commit date: Sun Apr 19 14:21:44 2020 +0530
Change-Id: I87d3c5b8f707cced5eba6d3a4800b5078951c2e8
Original commit hash: 5c05fc3b87325a5bdf73293b7203a82a4a43ee5a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/CpuDmiInfoLib.h
ClientOneSiliconPkg/IpBlock/CpuDmi/IncludePrivate/Library/PeiCpuDmiInitLib.h
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer2/PeiCpuDmi16.c
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer2/PeiCpuDmiInitLib.inf

================================================================================ 
Commit: 443791967eb0858c3eb162b222956aafe8c248fa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:09:25 2020 +0530 
-------------------------------------------------------------------------------- 
PeiUsbHostControllerInitLib: xHCI programming updates

Disabling ModPhy Sys Well Power Gate for D0i3 and RTD3.
USB3 PHY SUS power gating now requires xHCI controller to be PGed.
Changed USB3_UX_ENTRY_DELAY_GEN2 to 0x2 for controller with DID 0x461E.

Hsd-es-id: 18011442883

Original commit date: Tue May 5 14:05:00 2020 +0200
Change-Id: Ided7130b07ea6071664f81b0659b0c4fa33aabf7
Original commit hash: bf8db8fb574428dfc30120727cef73c36d6e481c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/XhciInit.c

================================================================================ 
Commit: 2f4f1c6d6eb50830730fa3e695e339cc469cc8c3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:09:14 2020 +0530 
-------------------------------------------------------------------------------- 
[TGLU-B0][PEG60]-FOM Control Policy Option in BIOS is not working as expected

cherry-picked from https://git-amr-7.devtools.intel.com/gerrit/#/c/80538/

Impacted platforms: ADL,RKL,TGL
Hsd-es-id: 14011266494
Original commit date: Tue May 5 13:43:49 2020 +0530
Change-Id: I2a3768b4237cadfd4e4d5f8a8e997e19d5103026
Original commit hash: 41faf44858805f6dd88a980cee68c524590392a3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer1.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c

================================================================================ 
Commit: e0152e60df25541931db672b453a51ccdf31d117 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:09:05 2020 +0530 
-------------------------------------------------------------------------------- 
Display HSPHY FW version in BIOS setup

Impacted platforms: ADL

Hsd-es-id: 14011063649

Original commit date: Mon Apr 20 18:09:21 2020 +0530
Change-Id: Ie632b62ff6d655c334dbf72eb36226a0c2d494d5
Original commit hash: 1cb228009feffdb1b0c9f9729613438c367a18be

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/CpuPcieHob.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Library/PeiCpuPcieHsPhyInfoLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c

================================================================================ 
Commit: c3a21a2380af3c3dd93588507ba8518817b12a63 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:08:48 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Cpu/TxtInit: LaunchBiosAcm fails to restore NXE flag

EFER.NXE (no-execute enable bit) is not being properly restored when re-establishing the context after coming back from GETSEC.
For some customer debug scenarios, this led to a fault when trying to read the stack page containing the GDT.

Hsd-es-id: 22010540928
Original commit date: Fri Apr 10 15:16:36 2020 -0700
Change-Id: I0c173c5446a7cdeb0736260b92bcb7b3f0d2fbc1
Original commit hash: 706a196a538804562bcee4f37906e3b0b471a4ac

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/TxtInit/Dxe/x64/TxtDxeBsp.nasm

================================================================================ 
Commit: 8aedf84f910c39fd17cc7bcbc2b671f96bab156a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 22 09:08:21 2020 +0530 
-------------------------------------------------------------------------------- 
Preset table is blank by default in compliance mode

Add Compliacne Test check for Gen3/Gen4 HWEQ so that HWEQ will be done during Compliacne Test and preset table will populate.

cherry-picked from https://git-amr-7.devtools.intel.com/gerrit/83979

Impacted Platform: RKL
Hsd-es-id: 1307333902
Original commit date: Fri May 1 14:38:47 2020 +0530
Change-Id: I23fbe3e5f4309916f7a38cc09be45d0d487fa7bb
Original commit hash: d5880b702ab12d64199920a7bbc57e89b61f2114

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer1.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c
