

================================================================
== Vitis HLS Report for 'trisolv_Pipeline_VITIS_LOOP_12_2'
================================================================
* Date:           Tue May  6 11:33:25 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        trisolv
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.330 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        2|      509|  10.000 ns|  2.545 us|    2|  509|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_12_2  |        0|      507|        13|         13|          1|  0 ~ 39|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 13, depth = 14


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 13, D = 14, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 16 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 17 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%storemerge = alloca i32 1"   --->   Operation 18 'alloca' 'storemerge' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%add_ln13_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %add_ln13"   --->   Operation 19 'read' 'add_ln13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%i_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %i"   --->   Operation 20 'read' 'i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln10_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %zext_ln10"   --->   Operation 21 'read' 'zext_ln10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%bitcast_ln11_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %bitcast_ln11"   --->   Operation 22 'read' 'bitcast_ln11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%b_load_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %b_load"   --->   Operation 23 'read' 'b_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln10_cast = zext i6 %zext_ln10_read"   --->   Operation 24 'zext' 'zext_ln10_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %x, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %L, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 %b_load_read, i64 %storemerge"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 28 [1/1] (0.38ns)   --->   "%store_ln0 = store i6 0, i6 %j"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 29 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 %bitcast_ln11_read, i64 %empty"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 30 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.38>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%j_1 = load i6 %j" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/trisolv/trisolv_slow.cpp:12]   --->   Operation 31 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%storemerge_load = load i64 %storemerge" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/trisolv/trisolv_slow.cpp:13]   --->   Operation 32 'load' 'storemerge_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%x_addr = getelementptr i64 %x, i64 0, i64 %zext_ln10_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/trisolv/trisolv_slow.cpp:11]   --->   Operation 33 'getelementptr' 'x_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.71ns)   --->   "%store_ln13 = store i64 %storemerge_load, i6 %x_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/trisolv/trisolv_slow.cpp:13]   --->   Operation 34 'store' 'store_ln13' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 40> <RAM>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 35 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.61ns)   --->   "%icmp_ln12 = icmp_eq  i6 %j_1, i6 %i_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/trisolv/trisolv_slow.cpp:12]   --->   Operation 36 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%empty_7 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 0, i64 39, i64 0"   --->   Operation 37 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.70ns)   --->   "%add_ln12 = add i6 %j_1, i6 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/trisolv/trisolv_slow.cpp:12]   --->   Operation 38 'add' 'add_ln12' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln12 = br i1 %icmp_ln12, void %for.inc.split, void %for.inc22.loopexit.exitStub" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/trisolv/trisolv_slow.cpp:12]   --->   Operation 39 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i6 %j_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/trisolv/trisolv_slow.cpp:13]   --->   Operation 40 'zext' 'zext_ln13' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.73ns)   --->   "%add_ln13_1 = add i11 %add_ln13_read, i11 %zext_ln13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/trisolv/trisolv_slow.cpp:13]   --->   Operation 41 'add' 'add_ln13_1' <Predicate = (!icmp_ln12)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln13_1 = zext i11 %add_ln13_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/trisolv/trisolv_slow.cpp:13]   --->   Operation 42 'zext' 'zext_ln13_1' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%L_addr = getelementptr i64 %L, i64 0, i64 %zext_ln13_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/trisolv/trisolv_slow.cpp:13]   --->   Operation 43 'getelementptr' 'L_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 44 [2/2] (1.64ns)   --->   "%L_load = load i11 %L_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/trisolv/trisolv_slow.cpp:13]   --->   Operation 44 'load' 'L_load' <Predicate = (!icmp_ln12)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1600> <RAM>
ST_2 : Operation 45 [1/1] (0.38ns)   --->   "%store_ln12 = store i6 %add_ln12, i6 %j" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/trisolv/trisolv_slow.cpp:12]   --->   Operation 45 'store' 'store_ln12' <Predicate = (!icmp_ln12)> <Delay = 0.38>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%p_load = load i64 %empty"   --->   Operation 69 'load' 'p_load' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %p_out, i64 %p_load"   --->   Operation 70 'write' 'write_ln0' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 71 'ret' 'ret_ln0' <Predicate = (icmp_ln12)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.64>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%j_cast = zext i6 %j_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/trisolv/trisolv_slow.cpp:12]   --->   Operation 46 'zext' 'j_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/2] (1.64ns)   --->   "%L_load = load i11 %L_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/trisolv/trisolv_slow.cpp:13]   --->   Operation 47 'load' 'L_load' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1600> <RAM>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%x_addr_1 = getelementptr i64 %x, i64 0, i64 %j_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/trisolv/trisolv_slow.cpp:13]   --->   Operation 48 'getelementptr' 'x_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [2/2] (0.71ns)   --->   "%x_load = load i6 %x_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/trisolv/trisolv_slow.cpp:13]   --->   Operation 49 'load' 'x_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 40> <RAM>

State 4 <SV = 3> <Delay = 0.71>
ST_4 : Operation 50 [1/2] (0.71ns)   --->   "%x_load = load i6 %x_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/trisolv/trisolv_slow.cpp:13]   --->   Operation 50 'load' 'x_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 40> <RAM>

State 5 <SV = 4> <Delay = 3.33>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%bitcast_ln13 = bitcast i64 %L_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/trisolv/trisolv_slow.cpp:13]   --->   Operation 51 'bitcast' 'bitcast_ln13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%bitcast_ln13_1 = bitcast i64 %x_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/trisolv/trisolv_slow.cpp:13]   --->   Operation 52 'bitcast' 'bitcast_ln13_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [5/5] (3.33ns)   --->   "%mul = dmul i64 %bitcast_ln13, i64 %bitcast_ln13_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/trisolv/trisolv_slow.cpp:13]   --->   Operation 53 'dmul' 'mul' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.33>
ST_6 : Operation 54 [4/5] (3.33ns)   --->   "%mul = dmul i64 %bitcast_ln13, i64 %bitcast_ln13_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/trisolv/trisolv_slow.cpp:13]   --->   Operation 54 'dmul' 'mul' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.33>
ST_7 : Operation 55 [3/5] (3.33ns)   --->   "%mul = dmul i64 %bitcast_ln13, i64 %bitcast_ln13_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/trisolv/trisolv_slow.cpp:13]   --->   Operation 55 'dmul' 'mul' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.33>
ST_8 : Operation 56 [2/5] (3.33ns)   --->   "%mul = dmul i64 %bitcast_ln13, i64 %bitcast_ln13_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/trisolv/trisolv_slow.cpp:13]   --->   Operation 56 'dmul' 'mul' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.33>
ST_9 : Operation 57 [1/5] (3.33ns)   --->   "%mul = dmul i64 %bitcast_ln13, i64 %bitcast_ln13_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/trisolv/trisolv_slow.cpp:13]   --->   Operation 57 'dmul' 'mul' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.89>
ST_10 : Operation 58 [1/1] (0.00ns)   --->   "%p_load12 = load i64 %empty" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/trisolv/trisolv_slow.cpp:13]   --->   Operation 58 'load' 'p_load12' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 59 [5/5] (2.89ns)   --->   "%sub = dsub i64 %p_load12, i64 %mul" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/trisolv/trisolv_slow.cpp:13]   --->   Operation 59 'dsub' 'sub' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.89>
ST_11 : Operation 60 [4/5] (2.89ns)   --->   "%sub = dsub i64 %p_load12, i64 %mul" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/trisolv/trisolv_slow.cpp:13]   --->   Operation 60 'dsub' 'sub' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.89>
ST_12 : Operation 61 [3/5] (2.89ns)   --->   "%sub = dsub i64 %p_load12, i64 %mul" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/trisolv/trisolv_slow.cpp:13]   --->   Operation 61 'dsub' 'sub' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.89>
ST_13 : Operation 62 [2/5] (2.89ns)   --->   "%sub = dsub i64 %p_load12, i64 %mul" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/trisolv/trisolv_slow.cpp:13]   --->   Operation 62 'dsub' 'sub' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.28>
ST_14 : Operation 63 [1/1] (0.00ns)   --->   "%specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/trisolv/trisolv_slow.cpp:8]   --->   Operation 63 'specloopname' 'specloopname_ln8' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 64 [1/5] (2.89ns)   --->   "%sub = dsub i64 %p_load12, i64 %mul" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/trisolv/trisolv_slow.cpp:13]   --->   Operation 64 'dsub' 'sub' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 65 [1/1] (0.00ns)   --->   "%bitcast_ln13_2 = bitcast i64 %sub" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/trisolv/trisolv_slow.cpp:13]   --->   Operation 65 'bitcast' 'bitcast_ln13_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 66 [1/1] (0.38ns)   --->   "%store_ln12 = store i64 %bitcast_ln13_2, i64 %storemerge" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/trisolv/trisolv_slow.cpp:12]   --->   Operation 66 'store' 'store_ln12' <Predicate = true> <Delay = 0.38>
ST_14 : Operation 67 [1/1] (0.38ns)   --->   "%store_ln12 = store i64 %sub, i64 %empty" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/trisolv/trisolv_slow.cpp:12]   --->   Operation 67 'store' 'store_ln12' <Predicate = true> <Delay = 0.38>
ST_14 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln12 = br void %for.inc" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/trisolv/trisolv_slow.cpp:12]   --->   Operation 68 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ b_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bitcast_ln11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ zext_ln10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add_ln13]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ L]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty             (alloca           ) [ 011111111111111]
j                 (alloca           ) [ 011000000000000]
storemerge        (alloca           ) [ 011111111111111]
add_ln13_read     (read             ) [ 001000000000000]
i_read            (read             ) [ 001000000000000]
zext_ln10_read    (read             ) [ 000000000000000]
bitcast_ln11_read (read             ) [ 000000000000000]
b_load_read       (read             ) [ 000000000000000]
zext_ln10_cast    (zext             ) [ 001000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000]
store_ln0         (store            ) [ 000000000000000]
store_ln0         (store            ) [ 000000000000000]
store_ln0         (store            ) [ 000000000000000]
br_ln0            (br               ) [ 000000000000000]
j_1               (load             ) [ 000100000000000]
storemerge_load   (load             ) [ 000000000000000]
x_addr            (getelementptr    ) [ 000000000000000]
store_ln13        (store            ) [ 000000000000000]
specpipeline_ln0  (specpipeline     ) [ 000000000000000]
icmp_ln12         (icmp             ) [ 001000000000000]
empty_7           (speclooptripcount) [ 000000000000000]
add_ln12          (add              ) [ 000000000000000]
br_ln12           (br               ) [ 000000000000000]
zext_ln13         (zext             ) [ 000000000000000]
add_ln13_1        (add              ) [ 000000000000000]
zext_ln13_1       (zext             ) [ 000000000000000]
L_addr            (getelementptr    ) [ 000100000000000]
store_ln12        (store            ) [ 000000000000000]
j_cast            (zext             ) [ 000000000000000]
L_load            (load             ) [ 000011000000000]
x_addr_1          (getelementptr    ) [ 000010000000000]
x_load            (load             ) [ 000001000000000]
bitcast_ln13      (bitcast          ) [ 000000111100000]
bitcast_ln13_1    (bitcast          ) [ 000000111100000]
mul               (dmul             ) [ 010000000011111]
p_load12          (load             ) [ 010000000001111]
specloopname_ln8  (specloopname     ) [ 000000000000000]
sub               (dsub             ) [ 000000000000000]
bitcast_ln13_2    (bitcast          ) [ 000000000000000]
store_ln12        (store            ) [ 000000000000000]
store_ln12        (store            ) [ 000000000000000]
br_ln12           (br               ) [ 000000000000000]
p_load            (load             ) [ 000000000000000]
write_ln0         (write            ) [ 000000000000000]
ret_ln0           (ret              ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="b_load">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_load"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="bitcast_ln11">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bitcast_ln11"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="x">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="zext_ln10">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln10"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="i">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="add_ln13">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln13"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="L">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="L"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i11"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.doubleP0A"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="empty_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="j_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="storemerge_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="storemerge/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="add_ln13_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="11" slack="0"/>
<pin id="70" dir="0" index="1" bw="11" slack="0"/>
<pin id="71" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_ln13_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="i_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="6" slack="0"/>
<pin id="76" dir="0" index="1" bw="6" slack="0"/>
<pin id="77" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="zext_ln10_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="6" slack="0"/>
<pin id="82" dir="0" index="1" bw="6" slack="0"/>
<pin id="83" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln10_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="bitcast_ln11_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="64" slack="0"/>
<pin id="88" dir="0" index="1" bw="64" slack="0"/>
<pin id="89" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bitcast_ln11_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="b_load_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="64" slack="0"/>
<pin id="94" dir="0" index="1" bw="64" slack="0"/>
<pin id="95" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_load_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="write_ln0_write_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="0" slack="0"/>
<pin id="100" dir="0" index="1" bw="64" slack="0"/>
<pin id="101" dir="0" index="2" bw="64" slack="0"/>
<pin id="102" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="x_addr_gep_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="64" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="6" slack="1"/>
<pin id="109" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_access_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="6" slack="0"/>
<pin id="114" dir="0" index="1" bw="64" slack="0"/>
<pin id="115" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln13/2 x_load/3 "/>
</bind>
</comp>

<comp id="118" class="1004" name="L_addr_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="64" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="11" slack="0"/>
<pin id="122" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="L_addr/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="grp_access_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="11" slack="0"/>
<pin id="127" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="128" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="3" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="L_load/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="x_addr_1_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="64" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="6" slack="0"/>
<pin id="135" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr_1/3 "/>
</bind>
</comp>

<comp id="139" class="1004" name="grp_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="64" slack="0"/>
<pin id="141" dir="0" index="1" bw="64" slack="1"/>
<pin id="142" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dsub(509) " fcode="dadd"/>
<opset="sub/10 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="64" slack="0"/>
<pin id="145" dir="0" index="1" bw="64" slack="0"/>
<pin id="146" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul/5 "/>
</bind>
</comp>

<comp id="147" class="1004" name="zext_ln10_cast_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="6" slack="0"/>
<pin id="149" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln10_cast/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="store_ln0_store_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="64" slack="0"/>
<pin id="153" dir="0" index="1" bw="64" slack="0"/>
<pin id="154" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="store_ln0_store_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="0" index="1" bw="6" slack="0"/>
<pin id="159" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="store_ln0_store_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="64" slack="0"/>
<pin id="163" dir="0" index="1" bw="64" slack="0"/>
<pin id="164" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="j_1_load_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="6" slack="1"/>
<pin id="168" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_1/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="storemerge_load_load_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="64" slack="1"/>
<pin id="171" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="storemerge_load/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="icmp_ln12_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="6" slack="0"/>
<pin id="175" dir="0" index="1" bw="6" slack="1"/>
<pin id="176" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="add_ln12_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="6" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="zext_ln13_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="6" slack="0"/>
<pin id="186" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="add_ln13_1_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="11" slack="1"/>
<pin id="190" dir="0" index="1" bw="6" slack="0"/>
<pin id="191" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13_1/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="zext_ln13_1_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="11" slack="0"/>
<pin id="195" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_1/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="store_ln12_store_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="6" slack="0"/>
<pin id="200" dir="0" index="1" bw="6" slack="1"/>
<pin id="201" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="j_cast_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="6" slack="1"/>
<pin id="205" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast/3 "/>
</bind>
</comp>

<comp id="207" class="1004" name="bitcast_ln13_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="64" slack="2"/>
<pin id="209" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln13/5 "/>
</bind>
</comp>

<comp id="211" class="1004" name="bitcast_ln13_1_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="64" slack="1"/>
<pin id="213" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln13_1/5 "/>
</bind>
</comp>

<comp id="215" class="1004" name="p_load12_load_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="64" slack="9"/>
<pin id="217" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load12/10 "/>
</bind>
</comp>

<comp id="219" class="1004" name="bitcast_ln13_2_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="64" slack="0"/>
<pin id="221" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln13_2/14 "/>
</bind>
</comp>

<comp id="223" class="1004" name="store_ln12_store_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="64" slack="0"/>
<pin id="225" dir="0" index="1" bw="64" slack="13"/>
<pin id="226" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/14 "/>
</bind>
</comp>

<comp id="228" class="1004" name="store_ln12_store_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="64" slack="0"/>
<pin id="230" dir="0" index="1" bw="64" slack="13"/>
<pin id="231" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/14 "/>
</bind>
</comp>

<comp id="233" class="1004" name="p_load_load_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="64" slack="1"/>
<pin id="235" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/2 "/>
</bind>
</comp>

<comp id="237" class="1005" name="empty_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="64" slack="0"/>
<pin id="239" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="245" class="1005" name="j_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="6" slack="0"/>
<pin id="247" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="252" class="1005" name="storemerge_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="64" slack="0"/>
<pin id="254" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="storemerge "/>
</bind>
</comp>

<comp id="259" class="1005" name="add_ln13_read_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="11" slack="1"/>
<pin id="261" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln13_read "/>
</bind>
</comp>

<comp id="264" class="1005" name="i_read_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="6" slack="1"/>
<pin id="266" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i_read "/>
</bind>
</comp>

<comp id="269" class="1005" name="zext_ln10_cast_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="64" slack="1"/>
<pin id="271" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln10_cast "/>
</bind>
</comp>

<comp id="274" class="1005" name="j_1_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="6" slack="1"/>
<pin id="276" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="282" class="1005" name="L_addr_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="11" slack="1"/>
<pin id="284" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="L_addr "/>
</bind>
</comp>

<comp id="287" class="1005" name="L_load_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="64" slack="2"/>
<pin id="289" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="L_load "/>
</bind>
</comp>

<comp id="292" class="1005" name="x_addr_1_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="6" slack="1"/>
<pin id="294" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="x_addr_1 "/>
</bind>
</comp>

<comp id="297" class="1005" name="x_load_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="64" slack="1"/>
<pin id="299" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="x_load "/>
</bind>
</comp>

<comp id="302" class="1005" name="bitcast_ln13_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="64" slack="1"/>
<pin id="304" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln13 "/>
</bind>
</comp>

<comp id="307" class="1005" name="bitcast_ln13_1_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="64" slack="1"/>
<pin id="309" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln13_1 "/>
</bind>
</comp>

<comp id="312" class="1005" name="mul_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="64" slack="1"/>
<pin id="314" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="317" class="1005" name="p_load12_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="64" slack="1"/>
<pin id="319" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_load12 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="16" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="16" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="16" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="72"><net_src comp="18" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="10" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="20" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="8" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="20" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="6" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="22" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="2" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="24" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="0" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="103"><net_src comp="54" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="14" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="110"><net_src comp="4" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="38" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="117"><net_src comp="105" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="123"><net_src comp="12" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="38" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="130"><net_src comp="118" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="136"><net_src comp="4" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="38" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="138"><net_src comp="131" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="150"><net_src comp="80" pin="2"/><net_sink comp="147" pin=0"/></net>

<net id="155"><net_src comp="92" pin="2"/><net_sink comp="151" pin=0"/></net>

<net id="160"><net_src comp="36" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="165"><net_src comp="86" pin="2"/><net_sink comp="161" pin=0"/></net>

<net id="172"><net_src comp="169" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="177"><net_src comp="166" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="182"><net_src comp="166" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="48" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="187"><net_src comp="166" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="192"><net_src comp="184" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="196"><net_src comp="188" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="202"><net_src comp="178" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="206"><net_src comp="203" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="210"><net_src comp="207" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="214"><net_src comp="211" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="218"><net_src comp="215" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="222"><net_src comp="139" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="227"><net_src comp="219" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="232"><net_src comp="139" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="236"><net_src comp="233" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="240"><net_src comp="56" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="241"><net_src comp="237" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="242"><net_src comp="237" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="243"><net_src comp="237" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="244"><net_src comp="237" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="248"><net_src comp="60" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="250"><net_src comp="245" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="251"><net_src comp="245" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="255"><net_src comp="64" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="257"><net_src comp="252" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="258"><net_src comp="252" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="262"><net_src comp="68" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="267"><net_src comp="74" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="272"><net_src comp="147" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="277"><net_src comp="166" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="285"><net_src comp="118" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="290"><net_src comp="125" pin="3"/><net_sink comp="287" pin=0"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="295"><net_src comp="131" pin="3"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="300"><net_src comp="112" pin="3"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="305"><net_src comp="207" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="310"><net_src comp="211" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="315"><net_src comp="143" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="320"><net_src comp="215" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="139" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: x | {2 }
	Port: p_out | {2 }
 - Input state : 
	Port: trisolv_Pipeline_VITIS_LOOP_12_2 : b_load | {1 }
	Port: trisolv_Pipeline_VITIS_LOOP_12_2 : bitcast_ln11 | {1 }
	Port: trisolv_Pipeline_VITIS_LOOP_12_2 : x | {3 4 }
	Port: trisolv_Pipeline_VITIS_LOOP_12_2 : zext_ln10 | {1 }
	Port: trisolv_Pipeline_VITIS_LOOP_12_2 : i | {1 }
	Port: trisolv_Pipeline_VITIS_LOOP_12_2 : add_ln13 | {1 }
	Port: trisolv_Pipeline_VITIS_LOOP_12_2 : L | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
	State 2
		store_ln13 : 1
		icmp_ln12 : 1
		add_ln12 : 1
		br_ln12 : 2
		zext_ln13 : 1
		add_ln13_1 : 2
		zext_ln13_1 : 3
		L_addr : 4
		L_load : 5
		store_ln12 : 2
		write_ln0 : 1
	State 3
		x_addr_1 : 1
		x_load : 2
	State 4
	State 5
		mul : 1
	State 6
	State 7
	State 8
	State 9
	State 10
		sub : 1
	State 11
	State 12
	State 13
	State 14
		bitcast_ln13_2 : 1
		store_ln12 : 2
		store_ln12 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|   dadd   |          grp_fu_139          |    3    |   457   |   698   |
|----------|------------------------------|---------|---------|---------|
|   dmul   |          grp_fu_143          |    8    |   312   |   109   |
|----------|------------------------------|---------|---------|---------|
|    add   |        add_ln12_fu_178       |    0    |    0    |    13   |
|          |       add_ln13_1_fu_188      |    0    |    0    |    18   |
|----------|------------------------------|---------|---------|---------|
|   icmp   |       icmp_ln12_fu_173       |    0    |    0    |    10   |
|----------|------------------------------|---------|---------|---------|
|          |   add_ln13_read_read_fu_68   |    0    |    0    |    0    |
|          |       i_read_read_fu_74      |    0    |    0    |    0    |
|   read   |   zext_ln10_read_read_fu_80  |    0    |    0    |    0    |
|          | bitcast_ln11_read_read_fu_86 |    0    |    0    |    0    |
|          |    b_load_read_read_fu_92    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   write  |     write_ln0_write_fu_98    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |     zext_ln10_cast_fu_147    |    0    |    0    |    0    |
|   zext   |       zext_ln13_fu_184       |    0    |    0    |    0    |
|          |      zext_ln13_1_fu_193      |    0    |    0    |    0    |
|          |         j_cast_fu_203        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    11   |   769   |   848   |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|    L_addr_reg_282    |   11   |
|    L_load_reg_287    |   64   |
| add_ln13_read_reg_259|   11   |
|bitcast_ln13_1_reg_307|   64   |
| bitcast_ln13_reg_302 |   64   |
|     empty_reg_237    |   64   |
|    i_read_reg_264    |    6   |
|      j_1_reg_274     |    6   |
|       j_reg_245      |    6   |
|      mul_reg_312     |   64   |
|   p_load12_reg_317   |   64   |
|  storemerge_reg_252  |   64   |
|   x_addr_1_reg_292   |    6   |
|    x_load_reg_297    |   64   |
|zext_ln10_cast_reg_269|   64   |
+----------------------+--------+
|         Total        |   622  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_112 |  p0  |   3  |   6  |   18   ||    14   |
| grp_access_fu_125 |  p0  |   2  |  11  |   22   ||    9    |
|     grp_fu_139    |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_143    |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_143    |  p1  |   2  |  64  |   128  ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   424  || 1.96786 ||    50   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   11   |    -   |   769  |   848  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   50   |
|  Register |    -   |    -   |   622  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   11   |    1   |  1391  |   898  |
+-----------+--------+--------+--------+--------+
