ISim log file
Running: C:\Users\hooloo\Desktop\SuperGA\SuperGA\tb_GlobalRegisters_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb C:/Users/hooloo/Desktop/SuperGA/SuperGA/tb_GlobalRegisters_isim_beh.wdb 
ISim O.87xd (signature 0xc3576ebc)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING: File "C:/Users/hooloo/Desktop/SuperGA/SuperGA/tb_GlobalRegisters.v" Line 23.  For instance tb_GlobalRegisters/GR/, width 4 of formal port BC is not equal to width 1 of actual signal BC.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
Stopped at time : 65 ns : File "C:/Users/hooloo/Desktop/SuperGA/SuperGA/tb_GlobalRegisters.v" Line 38
ISim O.87xd (signature 0xc3576ebc)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
Stopped at time : 65 ns : File "C:/Users/hooloo/Desktop/SuperGA/SuperGA/tb_GlobalRegisters.v" Line 38
