---
layout: archive
title: "Work Experience"
permalink: /experience/
author_profile: true
---

{% include base_path %}


* **University of Texas at Austin, USA**
  * Research Assistant, ECE department, University of Texas at Austin, June 2019 - Present, Austin, TX
  * Optical neural network architecture design 
  * ASIC Placement acceleration with GPUs

* **University of Texas at Austin, USA**
  * Research Assistant, ECE department, University of Texas at Austin, Sep 2018 - Jan 2019, Austin, TX
  * Projected RISC-V Rocket Core on Zynq FPGA and achieved communication between them 
  * Customized FIRRTL transformation and built infrastructure for fault injection and system state snapshot

* **Fudan University, Shanghai, China**
  * Research Assistant, EE department, Fudan University, Aug 2017 - July 2018, Shanghai, China
  * Modified infant brain atlas offered by UNC and created complete tissue probability maps 
  * Developed two-stage reconstruction framework for infant thin-section MR image reconstruction by using GANs and CNN
  * Research is developing brand new method to improve reconstruction performance by fusing multi-planar MR images, and improving PSNR, SSIM, and NMI by 26.2%, 93.4%, and 25.3% respectively compared to bicubic interpolation 
  * Wrote academic paper on proposed reconstruction method that was published in IEEE Access, May 2019.

* **Fudan University, Shanghai, China**
  * Research Assistant, Microelectronics department, Fudan University, Sep 2016 - July 2017, Shanghai, China
  * Developed embedded simulation system on Xilinx Zynq-7000 AP SoC with partial reconfiguration techniques; system allows for end-to-end software/hardware co-design project simulation 
  * Achieved convenient Wi-Fi connection, flexible development environment, and no network downloading latency 
  * Designed embedded server and client PC application that could manage simulation requests from multiple users 
  * Designed FPGA circuits using dynamic partial reconfiguration technique to decouple user logic from simulation systemâ€™s static logic 
  * Scheduled user access to on-chip FPGA resources by adopting distributed task queue 
  * Wrote paper on research that was published in IEEE 12th International Conference on ASIC, 2017

* **Awards and Honors**
  * 4th Place in 2019 DAC System Design Contest on Low Power Object Detection, May 2019
  * First Prize Scholarship, Fudan University, 2017 - 2018
  * Top 5, 2018 FUTURELAB AI Contest (CV Group), 2018
  * Top 11%, 2017 IEEEXtreme Global Programming Competition (out of 3,350 teams worldwide), 2017

