/* Generated by Yosys 0.9 (git sha1 1979e0b) */

module u2_to_sm_synth(u2, sm, ERROR);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  wire _16_;
  output ERROR;
  output [7:0] sm;
  input [7:0] u2;
  assign _00_ = u2[0] & ~(u2[7]);
  assign _01_ = u2[7] & u2[0];
  assign sm[0] = _01_ | _00_;
  assign _02_ = ~u2[7];
  assign _03_ = u2[1] ^ u2[0];
  assign sm[1] = u2[7] ? _03_ : u2[1];
  assign _04_ = u2[1] | u2[0];
  assign _05_ = _04_ ^ u2[2];
  assign sm[2] = u2[7] ? _05_ : u2[2];
  assign _06_ = _04_ | u2[2];
  assign _07_ = _06_ ^ u2[3];
  assign sm[3] = u2[7] ? _07_ : u2[3];
  assign _08_ = u2[3] | u2[2];
  assign _09_ = _08_ | _04_;
  assign _10_ = _09_ ^ u2[4];
  assign sm[4] = u2[7] ? _10_ : u2[4];
  assign _11_ = _09_ | u2[4];
  assign _12_ = _11_ ^ u2[5];
  assign sm[5] = u2[7] ? _12_ : u2[5];
  assign _13_ = u2[5] | u2[4];
  assign _14_ = _13_ | _09_;
  assign _15_ = _14_ ^ u2[6];
  assign sm[6] = u2[7] ? _15_ : u2[6];
  assign _16_ = _14_ | u2[6];
  assign sm[7] = _16_ & ~(_02_);
  assign ERROR = u2[7] & ~(_16_);
endmodule
