Welcome to Xilinx CORE Generator.
Help system initialized.
The IP Catalog has been reloaded.
Opening project file
/raid/home/ashmansk/u/proj/quarknet/QN17Verilog/ipcore_dir/coregen.cgp.
Customize and GenerateINFO:sim:172 - Generating IP...
WARNING:sim:100 - The Simulation File Type <Behavioral> is not valid for this
   core. Overriding with File Type <structural>.
Applying current project options...
Finished applying current project options.
Customizing IP...
Release 14.7 - Xilinx CORE Generator IP GUI Launcher P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Finished Customizing.
Generating IP...
WARNING:sim:100 - The Simulation File Type <Behavioral> is not valid for this
   core. Overriding with File Type <structural>.
Configuring files for chipscope_icon root...
Gathering HDL files for chipscope_icon root...
Creating XST project for chipscope_icon...
Creating XST script file for chipscope_icon...
Creating XST instantiation file for chipscope_icon...
Running XST for chipscope_icon...
XST: HDL Compilation
XST: Design Hierarchy Analysis
XST: HDL Analysis
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
Not generating VHDL wrapper
Generating Verilog wrapper
Skipping VHDL instantiation template for chipscope_icon...
Creating ISE instantiation template for chipscope_icon...
Finished Generation.
Generating IP instantiation template...
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project...
XCO file found: chipscope_icon.xco
XMDF file found: chipscope_icon_xmdf.tcl
Adding
/raid/home/ashmansk/u/proj/quarknet/QN17Verilog/ipcore_dir/tmp/_cg/chipscope_ico
n.asy -view all -origin_type imported
Adding
/raid/home/ashmansk/u/proj/quarknet/QN17Verilog/ipcore_dir/tmp/_cg/chipscope_ico
n.ngc -view all -origin_type created
Checking file
"/raid/home/ashmansk/u/proj/quarknet/QN17Verilog/ipcore_dir/tmp/_cg/chipscope_ic
on.ngc" for project device match ...
File
"/raid/home/ashmansk/u/proj/quarknet/QN17Verilog/ipcore_dir/tmp/_cg/chipscope_ic
on.ngc" device information matches project device.
Adding
/raid/home/ashmansk/u/proj/quarknet/QN17Verilog/ipcore_dir/tmp/_cg/chipscope_ico
n.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/raid/home/ashmansk/u/proj/quarknet/QN17Verilog/ipcore_dir/tmp/_cg/chipscope
   _icon.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/raid/home/ashmansk/u/proj/quarknet/QN17Verilog/ipcore_dir/tmp/_cg/chipscope_ico
n.veo -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/chipscope_icon"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
Customize and GenerateINFO:sim:172 - Generating IP...
WARNING:sim:100 - The Simulation File Type <Behavioral> is not valid for this
   core. Overriding with File Type <structural>.
Applying current project options...
Finished applying current project options.
Customizing IP...
Release 14.7 - Xilinx CORE Generator IP GUI Launcher P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Finished Customizing.
Generating IP...
WARNING:sim:100 - The Simulation File Type <Behavioral> is not valid for this
   core. Overriding with File Type <structural>.
Configuring files for chipscope_ila root...
Gathering HDL files for chipscope_ila root...
Creating XST project for chipscope_ila...
Creating XST script file for chipscope_ila...
Creating XST instantiation file for chipscope_ila...
Running XST for chipscope_ila...
XST: HDL Compilation
XST: Design Hierarchy Analysis
XST: HDL Analysis
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
Not generating VHDL wrapper
Generating Verilog wrapper
Skipping VHDL instantiation template for chipscope_ila...
Creating ISE instantiation template for chipscope_ila...
Finished Generation.
Generating IP instantiation template...
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project...
XCO file found: chipscope_ila.xco
XMDF file found: chipscope_ila_xmdf.tcl
Adding
/raid/home/ashmansk/u/proj/quarknet/QN17Verilog/ipcore_dir/tmp/_cg/chipscope_ila
.asy -view all -origin_type imported
Adding
/raid/home/ashmansk/u/proj/quarknet/QN17Verilog/ipcore_dir/tmp/_cg/chipscope_ila
.ngc -view all -origin_type created
Checking file
"/raid/home/ashmansk/u/proj/quarknet/QN17Verilog/ipcore_dir/tmp/_cg/chipscope_il
a.ngc" for project device match ...
File
"/raid/home/ashmansk/u/proj/quarknet/QN17Verilog/ipcore_dir/tmp/_cg/chipscope_il
a.ngc" device information matches project device.
Adding
/raid/home/ashmansk/u/proj/quarknet/QN17Verilog/ipcore_dir/tmp/_cg/chipscope_ila
.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/raid/home/ashmansk/u/proj/quarknet/QN17Verilog/ipcore_dir/tmp/_cg/chipscope
   _ila.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/raid/home/ashmansk/u/proj/quarknet/QN17Verilog/ipcore_dir/tmp/_cg/chipscope_ila
.veo -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/chipscope_ila"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
Recustomize and Generate (Under Current Project Settings)INFO:sim:172 - Generating IP...
WARNING:sim:100 - The Simulation File Type <Behavioral> is not valid for this
   core. Overriding with File Type <structural>.
Applying current project options...
Finished applying current project options.
Customizing IP...
Release 14.7 - Xilinx CORE Generator IP GUI Launcher P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Finished Customizing.
Generating IP...
WARNING:sim:100 - The Simulation File Type <Behavioral> is not valid for this
   core. Overriding with File Type <structural>.
WARNING:sim:89 - A core named <chipscope_ila> already exists in the output
   directory. Output products for this core may be overwritten.
Configuring files for chipscope_ila root...
Gathering HDL files for chipscope_ila root...
Creating XST project for chipscope_ila...
Creating XST script file for chipscope_ila...
Creating XST instantiation file for chipscope_ila...
Running XST for chipscope_ila...
XST: HDL Compilation
XST: Design Hierarchy Analysis
XST: HDL Analysis
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
Not generating VHDL wrapper
Generating Verilog wrapper
Skipping VHDL instantiation template for chipscope_ila...
Creating ISE instantiation template for chipscope_ila...
Finished Generation.
Generating IP instantiation template...
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project...
XCO file found: chipscope_ila.xco
XMDF file found: chipscope_ila_xmdf.tcl
Adding
/raid/home/ashmansk/u/proj/quarknet/QN17Verilog/ipcore_dir/tmp/_cg/chipscope_ila
.asy -view all -origin_type imported
Adding
/raid/home/ashmansk/u/proj/quarknet/QN17Verilog/ipcore_dir/tmp/_cg/chipscope_ila
.ngc -view all -origin_type created
Checking file
"/raid/home/ashmansk/u/proj/quarknet/QN17Verilog/ipcore_dir/tmp/_cg/chipscope_il
a.ngc" for project device match ...
File
"/raid/home/ashmansk/u/proj/quarknet/QN17Verilog/ipcore_dir/tmp/_cg/chipscope_il
a.ngc" device information matches project device.
Adding
/raid/home/ashmansk/u/proj/quarknet/QN17Verilog/ipcore_dir/tmp/_cg/chipscope_ila
.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/raid/home/ashmansk/u/proj/quarknet/QN17Verilog/ipcore_dir/tmp/_cg/chipscope
   _ila.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/raid/home/ashmansk/u/proj/quarknet/QN17Verilog/ipcore_dir/tmp/_cg/chipscope_ila
.veo -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/chipscope_ila"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
