Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,1085
design__instance__area,12254.5
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.00025392163661308587
power__switching__total,0.00019563542446121573
power__leakage__total,0.0000011166416697960813
power__total,0.00045067371684126556
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.2548814564883045
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.2556891992727151
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.12148501992683852
timing__setup__ws__corner:nom_fast_1p32V_m40C,11.547778171660246
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.121485
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,12.581936
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.2624161517914726
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.26275074526498193
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6382616282819997
timing__setup__ws__corner:nom_slow_1p08V_125C,2.5818867774543452
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.638262
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,2.581887
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.2577694797239408
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.25840225135472195
timing__hold__ws__corner:nom_typ_1p20V_25C,0.3045766502993883
timing__setup__ws__corner:nom_typ_1p20V_25C,8.885000542343963
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.304577
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,8.885000
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2548814564883045
clock__skew__worst_setup,0.2556891992727151
timing__hold__ws,0.12148501992683852
timing__setup__ws,2.5818867774543452
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.121485
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,2.581887
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,1085
design__instance__area__stdcell,12254.5
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.423422
design__instance__utilization__stdcell,0.423422
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,1
design__instance__area__class:buffer,9.072
design__instance__count__class:inverter,46
design__instance__area__class:inverter,250.387
design__instance__count__class:sequential_cell,33
design__instance__area__class:sequential_cell,1556.76
design__instance__count__class:multi_input_combinational_cell,874
design__instance__area__class:multi_input_combinational_cell,8917.78
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,115
design__instance__area__class:timing_repair_buffer,1400.72
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,18765.3
design__violations,0
design__instance__count__class:clock_buffer,9
design__instance__area__class:clock_buffer,81.648
design__instance__count__class:clock_inverter,7
design__instance__area__class:clock_inverter,38.1024
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,44
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,1130
route__net__special,2
route__drc_errors__iter:0,782
route__wirelength__iter:0,20801
route__drc_errors__iter:1,461
route__wirelength__iter:1,20753
route__drc_errors__iter:2,443
route__wirelength__iter:2,20734
route__drc_errors__iter:3,86
route__wirelength__iter:3,20492
route__drc_errors__iter:4,9
route__wirelength__iter:4,20471
route__drc_errors__iter:5,0
route__wirelength__iter:5,20478
route__drc_errors,0
route__wirelength,20478
route__vias,6715
route__vias__singlecut,6715
route__vias__multicut,0
design__disconnected_pin__count,2
design__critical_disconnected_pin__count,0
route__wirelength__max,211.36
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,31
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,31
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,31
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,31
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19995
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000493466
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000394869
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000462384
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000394869
design_powergrid__voltage__worst,0.0000394869
design_powergrid__voltage__worst__net:VPWR,1.19995
design_powergrid__drop__worst,0.0000493466
design_powergrid__drop__worst__net:VPWR,0.0000493466
design_powergrid__voltage__worst__net:VGND,0.0000394869
design_powergrid__drop__worst__net:VGND,0.0000394869
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.0000053399999999999996948274461061600959510542452335357666015625
ir__drop__worst,0.0000492999999999999989337522154908555194197106175124645233154296875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
