// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Tracing implementation internals
#include "verilated_fst_c.h"
#include "Vsimu_top__Syms.h"


VL_ATTR_COLD void Vsimu_top___024root__trace_init_sub_0(Vsimu_top___024root* vlSelf, VerilatedFst* tracep);
VL_ATTR_COLD void Vsimu_top___024root__trace_init_sub_1(Vsimu_top___024root* vlSelf, VerilatedFst* tracep);

VL_ATTR_COLD void Vsimu_top___024root__trace_init_top(Vsimu_top___024root* vlSelf, VerilatedFst* tracep) {
    if (false && vlSelf) {}  // Prevent unused
    Vsimu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vsimu_top___024root__trace_init_top\n"); );
    // Body
    Vsimu_top___024root__trace_init_sub_0(vlSelf, tracep);
    Vsimu_top___024root__trace_init_sub_1(vlSelf, tracep);
}

VL_ATTR_COLD void Vsimu_top___024root__trace_init_sub_0(Vsimu_top___024root* vlSelf, VerilatedFst* tracep) {
    if (false && vlSelf) {}  // Prevent unused
    Vsimu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vsimu_top___024root__trace_init_sub_0\n"); );
    // Init
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    tracep->declBit(c+13730,"aclk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13731,"aresetn",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13732,"enable_delay",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13733,"random_seed",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 22,0);
    tracep->declBit(c+13734,"ram_ren",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13735,"ram_raddr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+13736,"ram_rdata",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+13737,"ram_wen",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13738,"ram_waddr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+13739,"ram_wdata",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+13740,"debug0_wb_pc",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+13741,"debug0_wb_rf_wen",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13742,"debug0_wb_rf_wnum",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBus(c+13743,"debug0_wb_rf_wdata",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+13744,"num_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+13745,"open_trace",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13746,"num_monitor",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13747,"confreg_uart_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBit(c+13748,"write_uart_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declArray(c+13749,"uart_ctr_bus",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 127,0);
    tracep->declBit(c+13753,"uart_rx",-1,FST_VD_INOUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13754,"uart_tx",-1,FST_VD_INOUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13755,"led",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+13756,"led_rg0",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13757,"led_rg1",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13758,"num_csn",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBus(c+13759,"num_a_g",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 6,0);
    tracep->declBus(c+13760,"btn_key_col",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13761,"btn_key_row",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13762,"btn_step",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13778,"simu_top DATA_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+13778,"simu_top BUS_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+13778,"simu_top CPU_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+13730,"simu_top aclk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13731,"simu_top aresetn",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13732,"simu_top enable_delay",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13733,"simu_top random_seed",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 22,0);
    tracep->declBit(c+13734,"simu_top ram_ren",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13735,"simu_top ram_raddr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+13736,"simu_top ram_rdata",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+13737,"simu_top ram_wen",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13738,"simu_top ram_waddr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+13739,"simu_top ram_wdata",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+13740,"simu_top debug0_wb_pc",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+13741,"simu_top debug0_wb_rf_wen",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13742,"simu_top debug0_wb_rf_wnum",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBus(c+13743,"simu_top debug0_wb_rf_wdata",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+13744,"simu_top num_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+13745,"simu_top open_trace",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13746,"simu_top num_monitor",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13747,"simu_top confreg_uart_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBit(c+13748,"simu_top write_uart_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declArray(c+13749,"simu_top uart_ctr_bus",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 127,0);
    tracep->declBit(c+13753,"simu_top uart_rx",-1,FST_VD_INOUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13754,"simu_top uart_tx",-1,FST_VD_INOUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13755,"simu_top led",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+13756,"simu_top led_rg0",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13757,"simu_top led_rg1",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13758,"simu_top num_csn",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBus(c+13759,"simu_top num_a_g",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 6,0);
    tracep->declBus(c+13763,"simu_top switch",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBus(c+13760,"simu_top btn_key_col",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13761,"simu_top btn_key_row",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13762,"simu_top btn_step",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13778,"simu_top soc BUS_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+13778,"simu_top soc DATA_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+13778,"simu_top soc CPU_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+13731,"simu_top soc aresetn",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13730,"simu_top soc aclk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13732,"simu_top soc enable_delay",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13733,"simu_top soc random_seed",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 22,0);
    tracep->declBus(c+13740,"simu_top soc debug0_wb_pc",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+13743,"simu_top soc debug0_wb_rf_wdata",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+13741,"simu_top soc debug0_wb_rf_wen",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13742,"simu_top soc debug0_wb_rf_wnum",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBus(c+13755,"simu_top soc led",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+13756,"simu_top soc led_rg0",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13757,"simu_top soc led_rg1",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13758,"simu_top soc num_csn",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBus(c+13759,"simu_top soc num_a_g",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 6,0);
    tracep->declBus(c+13763,"simu_top soc switch",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBus(c+13760,"simu_top soc btn_key_col",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13761,"simu_top soc btn_key_row",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13762,"simu_top soc btn_step",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13735,"simu_top soc sram_raddr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+13736,"simu_top soc sram_rdata",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+13734,"simu_top soc sram_ren",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13738,"simu_top soc sram_waddr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+13739,"simu_top soc sram_wdata",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+13737,"simu_top soc sram_wen",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+13753,"simu_top soc UART_RX",-1,FST_VD_INOUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13754,"simu_top soc UART_TX",-1,FST_VD_INOUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13779,"simu_top soc cpu_awid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+11,"simu_top soc cpu_awaddr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+12,"simu_top soc cpu_awlen",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13,"simu_top soc cpu_awsize",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBus(c+13780,"simu_top soc cpu_awburst",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13781,"simu_top soc cpu_awlock",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13782,"simu_top soc cpu_awcache",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13783,"simu_top soc cpu_awprot",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBit(c+14,"simu_top soc cpu_awvalid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13764,"simu_top soc cpu_awready",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13779,"simu_top soc cpu_wid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+15,"simu_top soc cpu_wdata",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+16,"simu_top soc cpu_wstrb",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+17,"simu_top soc cpu_wlast",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+18,"simu_top soc cpu_wvalid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13765,"simu_top soc cpu_wready",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+19,"simu_top soc cpu_bid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+20,"simu_top soc cpu_bresp",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+13062,"simu_top soc cpu_bvalid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+21,"simu_top soc cpu_bready",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+22,"simu_top soc cpu_arid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+23,"simu_top soc cpu_araddr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+24,"simu_top soc cpu_arlen",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+25,"simu_top soc cpu_arsize",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBus(c+13780,"simu_top soc cpu_arburst",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13781,"simu_top soc cpu_arlock",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13782,"simu_top soc cpu_arcache",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13783,"simu_top soc cpu_arprot",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBit(c+26,"simu_top soc cpu_arvalid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13063,"simu_top soc cpu_arready",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+27,"simu_top soc cpu_rid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13064,"simu_top soc cpu_rdata",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+28,"simu_top soc cpu_rresp",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+29,"simu_top soc cpu_rlast",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13065,"simu_top soc cpu_rvalid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+30,"simu_top soc cpu_rready",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13779,"simu_top soc m0_awid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+11,"simu_top soc m0_awaddr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+12,"simu_top soc m0_awlen",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13,"simu_top soc m0_awsize",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBus(c+13780,"simu_top soc m0_awburst",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13781,"simu_top soc m0_awlock",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13782,"simu_top soc m0_awcache",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13783,"simu_top soc m0_awprot",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBit(c+13066,"simu_top soc m0_awvalid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+31,"simu_top soc m0_awready",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13779,"simu_top soc m0_wid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+15,"simu_top soc m0_wdata",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+16,"simu_top soc m0_wstrb",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+17,"simu_top soc m0_wlast",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13067,"simu_top soc m0_wvalid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+32,"simu_top soc m0_wready",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+19,"simu_top soc m0_bid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+20,"simu_top soc m0_bresp",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+33,"simu_top soc m0_bvalid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13068,"simu_top soc m0_bready",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+22,"simu_top soc m0_arid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+23,"simu_top soc m0_araddr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+24,"simu_top soc m0_arlen",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+25,"simu_top soc m0_arsize",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBus(c+13780,"simu_top soc m0_arburst",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13781,"simu_top soc m0_arlock",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13782,"simu_top soc m0_arcache",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13783,"simu_top soc m0_arprot",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBit(c+13069,"simu_top soc m0_arvalid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+34,"simu_top soc m0_arready",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+27,"simu_top soc m0_rid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13064,"simu_top soc m0_rdata",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+28,"simu_top soc m0_rresp",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+29,"simu_top soc m0_rlast",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+35,"simu_top soc m0_rvalid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13070,"simu_top soc m0_rready",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13779,"simu_top soc s0_awid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+11,"simu_top soc s0_awaddr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+12,"simu_top soc s0_awlen",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13,"simu_top soc s0_awsize",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBus(c+13780,"simu_top soc s0_awburst",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13781,"simu_top soc s0_awlock",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13782,"simu_top soc s0_awcache",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13783,"simu_top soc s0_awprot",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBit(c+13071,"simu_top soc s0_awvalid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+36,"simu_top soc s0_awready",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13779,"simu_top soc s0_wid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+15,"simu_top soc s0_wdata",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+16,"simu_top soc s0_wstrb",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+17,"simu_top soc s0_wlast",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13072,"simu_top soc s0_wvalid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+37,"simu_top soc s0_wready",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+38,"simu_top soc s0_bid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13781,"simu_top soc s0_bresp",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+39,"simu_top soc s0_bvalid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13073,"simu_top soc s0_bready",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+22,"simu_top soc s0_arid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+23,"simu_top soc s0_araddr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+24,"simu_top soc s0_arlen",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+25,"simu_top soc s0_arsize",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBus(c+13780,"simu_top soc s0_arburst",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13781,"simu_top soc s0_arlock",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13782,"simu_top soc s0_arcache",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13783,"simu_top soc s0_arprot",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBit(c+13074,"simu_top soc s0_arvalid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+40,"simu_top soc s0_arready",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+41,"simu_top soc s0_rid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13736,"simu_top soc s0_rdata",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+13781,"simu_top soc s0_rresp",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+42,"simu_top soc s0_rlast",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+43,"simu_top soc s0_rvalid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13075,"simu_top soc s0_rready",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13779,"simu_top soc conf_s_awid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+11,"simu_top soc conf_s_awaddr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+12,"simu_top soc conf_s_awlen",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13,"simu_top soc conf_s_awsize",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBus(c+13780,"simu_top soc conf_s_awburst",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13781,"simu_top soc conf_s_awlock",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13782,"simu_top soc conf_s_awcache",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13783,"simu_top soc conf_s_awprot",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBit(c+13076,"simu_top soc conf_s_awvalid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+44,"simu_top soc conf_s_awready",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13779,"simu_top soc conf_s_wid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+15,"simu_top soc conf_s_wdata",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+16,"simu_top soc conf_s_wstrb",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+17,"simu_top soc conf_s_wlast",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13077,"simu_top soc conf_s_wvalid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+45,"simu_top soc conf_s_wready",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+46,"simu_top soc conf_s_bid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13781,"simu_top soc conf_s_bresp",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+47,"simu_top soc conf_s_bvalid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13078,"simu_top soc conf_s_bready",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+22,"simu_top soc conf_s_arid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+23,"simu_top soc conf_s_araddr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+24,"simu_top soc conf_s_arlen",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+25,"simu_top soc conf_s_arsize",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBus(c+13780,"simu_top soc conf_s_arburst",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13781,"simu_top soc conf_s_arlock",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13782,"simu_top soc conf_s_arcache",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13783,"simu_top soc conf_s_arprot",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBit(c+13079,"simu_top soc conf_s_arvalid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+48,"simu_top soc conf_s_arready",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+49,"simu_top soc conf_s_rid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+50,"simu_top soc conf_s_rdata",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+13781,"simu_top soc conf_s_rresp",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+51,"simu_top soc conf_s_rlast",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+52,"simu_top soc conf_s_rvalid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13080,"simu_top soc conf_s_rready",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13779,"simu_top soc apb_s_awid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+11,"simu_top soc apb_s_awaddr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+12,"simu_top soc apb_s_awlen",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13,"simu_top soc apb_s_awsize",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBus(c+13780,"simu_top soc apb_s_awburst",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13781,"simu_top soc apb_s_awlock",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13782,"simu_top soc apb_s_awcache",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13783,"simu_top soc apb_s_awprot",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBit(c+13081,"simu_top soc apb_s_awvalid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+53,"simu_top soc apb_s_awready",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13779,"simu_top soc apb_s_wid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+15,"simu_top soc apb_s_wdata",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+16,"simu_top soc apb_s_wstrb",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+17,"simu_top soc apb_s_wlast",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13082,"simu_top soc apb_s_wvalid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+54,"simu_top soc apb_s_wready",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+55,"simu_top soc apb_s_bid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13781,"simu_top soc apb_s_bresp",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+56,"simu_top soc apb_s_bvalid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13083,"simu_top soc apb_s_bready",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+22,"simu_top soc apb_s_arid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+23,"simu_top soc apb_s_araddr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+24,"simu_top soc apb_s_arlen",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+25,"simu_top soc apb_s_arsize",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBus(c+13780,"simu_top soc apb_s_arburst",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13781,"simu_top soc apb_s_arlock",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13782,"simu_top soc apb_s_arcache",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13783,"simu_top soc apb_s_arprot",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBit(c+13084,"simu_top soc apb_s_arvalid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+57,"simu_top soc apb_s_arready",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+58,"simu_top soc apb_s_rid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+59,"simu_top soc apb_s_rdata",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+13781,"simu_top soc apb_s_rresp",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+60,"simu_top soc apb_s_rlast",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+61,"simu_top soc apb_s_rvalid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13085,"simu_top soc apb_s_rready",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+62,"simu_top soc conf_s_ram_raddr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+50,"simu_top soc conf_s_ram_rdata",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+13086,"simu_top soc conf_s_ram_ren",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+63,"simu_top soc conf_s_ram_waddr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+64,"simu_top soc conf_s_ram_wdata",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+13087,"simu_top soc conf_s_ram_wen",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+65,"simu_top soc interrupt",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBit(c+13766,"simu_top soc reset",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13730,"simu_top soc timer_clk",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13784,"simu_top soc UART_CTS",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+66,"simu_top soc UART_RTS",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+67,"simu_top soc UART_DTR",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13784,"simu_top soc UART_DSR",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13785,"simu_top soc UART_RI",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13784,"simu_top soc UART_DCD",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+68,"simu_top soc uart0_int",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+69,"simu_top soc uart0_txd_o",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13754,"simu_top soc uart0_txd_i",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+70,"simu_top soc uart0_txd_oe",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+71,"simu_top soc uart0_rxd_o",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13753,"simu_top soc uart0_rxd_i",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+72,"simu_top soc uart0_rxd_oe",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+66,"simu_top soc uart0_rts_o",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13784,"simu_top soc uart0_cts_i",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13784,"simu_top soc uart0_dsr_i",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13784,"simu_top soc uart0_dcd_i",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+67,"simu_top soc uart0_dtr_o",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13785,"simu_top soc uart0_ri_i",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13778,"simu_top soc cpu TLBNUM",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+13730,"simu_top soc cpu aclk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13731,"simu_top soc cpu aresetn",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+65,"simu_top soc cpu intrpt",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBus(c+22,"simu_top soc cpu arid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+23,"simu_top soc cpu araddr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+73,"simu_top soc cpu arlen",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBus(c+25,"simu_top soc cpu arsize",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBus(c+13780,"simu_top soc cpu arburst",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13781,"simu_top soc cpu arlock",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13782,"simu_top soc cpu arcache",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13783,"simu_top soc cpu arprot",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBit(c+26,"simu_top soc cpu arvalid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13063,"simu_top soc cpu arready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+27,"simu_top soc cpu rid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13064,"simu_top soc cpu rdata",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+28,"simu_top soc cpu rresp",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+29,"simu_top soc cpu rlast",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13065,"simu_top soc cpu rvalid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+30,"simu_top soc cpu rready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13779,"simu_top soc cpu awid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+11,"simu_top soc cpu awaddr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+74,"simu_top soc cpu awlen",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBus(c+13,"simu_top soc cpu awsize",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBus(c+13780,"simu_top soc cpu awburst",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13781,"simu_top soc cpu awlock",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13782,"simu_top soc cpu awcache",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13783,"simu_top soc cpu awprot",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBit(c+14,"simu_top soc cpu awvalid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13764,"simu_top soc cpu awready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13779,"simu_top soc cpu wid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+15,"simu_top soc cpu wdata",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+16,"simu_top soc cpu wstrb",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+17,"simu_top soc cpu wlast",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+18,"simu_top soc cpu wvalid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13765,"simu_top soc cpu wready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+19,"simu_top soc cpu bid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+20,"simu_top soc cpu bresp",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+13062,"simu_top soc cpu bvalid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+21,"simu_top soc cpu bready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13784,"simu_top soc cpu break_point",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13784,"simu_top soc cpu infor_flag",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13786,"simu_top soc cpu reg_num",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBit(c+75,"simu_top soc cpu ws_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+76,"simu_top soc cpu rf_rdata",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+13740,"simu_top soc cpu debug0_wb_pc",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+77,"simu_top soc cpu debug0_wb_rf_wen",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13742,"simu_top soc cpu debug0_wb_rf_wnum",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBus(c+13743,"simu_top soc cpu debug0_wb_rf_wdata",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+78,"simu_top soc cpu debug0_wb_inst",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+79,"simu_top soc cpu reset",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+13088,"simu_top soc cpu ds_allowin",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13089,"simu_top soc cpu es_allowin",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13090,"simu_top soc cpu ms_allowin",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13787,"simu_top soc cpu ws_allowin",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13091,"simu_top soc cpu fs_to_ds_valid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13092,"simu_top soc cpu ds_to_es_valid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13093,"simu_top soc cpu es_to_ms_valid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13094,"simu_top soc cpu ms_to_ws_valid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+80,"simu_top soc cpu fs_csr_eentry",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+81,"simu_top soc cpu fs_csr_era",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+82,"simu_top soc cpu ws_csr_era",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+83,"simu_top soc cpu ws_csr_esubcode",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 8,0);
    tracep->declBus(c+84,"simu_top soc cpu ws_csr_ecode",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 5,0);
    tracep->declQuad(c+85,"simu_top soc cpu ds_timer_64",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declBus(c+87,"simu_top soc cpu ds_csr_tid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+88,"simu_top soc cpu rd_csr_addr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declBus(c+89,"simu_top soc cpu rd_csr_data",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+90,"simu_top soc cpu wr_csr_addr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declBus(c+91,"simu_top soc cpu wr_csr_data",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+92,"simu_top soc cpu ws_bad_va",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+93,"simu_top soc cpu ws_va_error",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+94,"simu_top soc cpu ds_llbit",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+95,"simu_top soc cpu ws_llbit",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+96,"simu_top soc cpu ws_llbit_set",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+97,"simu_top soc cpu has_int",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+98,"simu_top soc cpu csr_wr_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+99,"simu_top soc cpu excp_flush",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+100,"simu_top soc cpu ertn_flush",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+101,"simu_top soc cpu icacop_flush",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+102,"simu_top soc cpu idle_flush",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+103,"simu_top soc cpu es_div_enable",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+104,"simu_top soc cpu es_mul_div_sign",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+105,"simu_top soc cpu es_rj_value",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+106,"simu_top soc cpu es_rkd_value",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+107,"simu_top soc cpu div_complete",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+108,"simu_top soc cpu div_result",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+109,"simu_top soc cpu mod_result",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declQuad(c+13095,"simu_top soc cpu mul_result",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declBus(c+110,"simu_top soc cpu csr_asid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 9,0);
    tracep->declBus(c+111,"simu_top soc cpu rand_index",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBus(c+112,"simu_top soc cpu tlbw_tlbehi",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+113,"simu_top soc cpu tlbw_tlbelo0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+114,"simu_top soc cpu tlbw_tlbelo1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+115,"simu_top soc cpu tlbw_r_tlbidx",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+116,"simu_top soc cpu tlbw_ecode",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 5,0);
    tracep->declBit(c+117,"simu_top soc cpu tlbrd_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+118,"simu_top soc cpu tlbr_tlbehi",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+119,"simu_top soc cpu tlbr_tlbelo0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+120,"simu_top soc cpu tlbr_tlbelo1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+121,"simu_top soc cpu tlbr_tlbidx",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+122,"simu_top soc cpu tlbr_asid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 9,0);
    tracep->declBit(c+123,"simu_top soc cpu invtlb_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+124,"simu_top soc cpu invtlb_asid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 9,0);
    tracep->declBus(c+125,"simu_top soc cpu invtlb_vpn",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 18,0);
    tracep->declBus(c+126,"simu_top soc cpu invtlb_op",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBus(c+127,"simu_top soc cpu csr_vppn",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 18,0);
    tracep->declBit(c+128,"simu_top soc cpu inst_tlb_found",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+129,"simu_top soc cpu inst_tlb_v",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+130,"simu_top soc cpu inst_tlb_d",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+131,"simu_top soc cpu inst_tlb_mat",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+132,"simu_top soc cpu inst_tlb_plv",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+133,"simu_top soc cpu data_tlb_found",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+134,"simu_top soc cpu data_tlb_index",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBit(c+135,"simu_top soc cpu data_tlb_v",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+136,"simu_top soc cpu data_tlb_d",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+137,"simu_top soc cpu data_tlb_mat",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+138,"simu_top soc cpu data_tlb_plv",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+139,"simu_top soc cpu tlbsrch_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+140,"simu_top soc cpu tlbfill_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+141,"simu_top soc cpu tlbwr_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+142,"simu_top soc cpu refetch_flush",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+143,"simu_top soc cpu tlbsrch_found",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+144,"simu_top soc cpu tlbsrch_index",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBit(c+145,"simu_top soc cpu ms_wr_tlbehi",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+146,"simu_top soc cpu ms_flush",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+147,"simu_top soc cpu excp_tlbrefill",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+148,"simu_top soc cpu csr_tlbrentry",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+149,"simu_top soc cpu csr_pg",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+150,"simu_top soc cpu csr_da",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+151,"simu_top soc cpu csr_dmw0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+152,"simu_top soc cpu csr_dmw1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+153,"simu_top soc cpu csr_plv",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+154,"simu_top soc cpu csr_datf",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+155,"simu_top soc cpu csr_datm",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+156,"simu_top soc cpu inst_addr_trans_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+157,"simu_top soc cpu data_addr_trans_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+158,"simu_top soc cpu cacop_op_mode_di",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+159,"simu_top soc cpu excp_tlb",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+160,"simu_top soc cpu excp_tlb_vppn",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 18,0);
    tracep->declBit(c+13097,"simu_top soc cpu icacop_op_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13098,"simu_top soc cpu dcacop_op_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+161,"simu_top soc cpu cacop_op_mode",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+162,"simu_top soc cpu icache_unbusy",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13788,"simu_top soc cpu dcache_unbusy",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13099,"simu_top soc cpu fetch_pc",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+13100,"simu_top soc cpu fetch_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+163,"simu_top soc cpu btb_ret_pc",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+164,"simu_top soc cpu btb_taken",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+165,"simu_top soc cpu btb_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+166,"simu_top soc cpu btb_index",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBit(c+13101,"simu_top soc cpu btb_add_entry",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+167,"simu_top soc cpu btb_pop_ras",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+168,"simu_top soc cpu btb_push_ras",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13102,"simu_top soc cpu btb_operate_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+169,"simu_top soc cpu btb_delete_entry",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13103,"simu_top soc cpu btb_pre_error",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10731,"simu_top soc cpu btb_pre_right",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13104,"simu_top soc cpu btb_target_error",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13105,"simu_top soc cpu btb_right_orien",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13106,"simu_top soc cpu btb_right_target",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+170,"simu_top soc cpu btb_operate_pc",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+171,"simu_top soc cpu btb_operate_index",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBit(c+172,"simu_top soc cpu es_tlb_inst_stall",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+173,"simu_top soc cpu ms_tlb_inst_stall",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+174,"simu_top soc cpu ws_tlb_inst_stall",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13107,"simu_top soc cpu data_fetch",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declArray(c+10732,"simu_top soc cpu fs_to_ds_bus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 108,0);
    tracep->declArray(c+13108,"simu_top soc cpu ds_to_es_bus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 349,0);
    tracep->declArray(c+13119,"simu_top soc cpu es_to_ms_bus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 424,0);
    tracep->declArray(c+13133,"simu_top soc cpu ms_to_ws_bus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 459,0);
    tracep->declQuad(c+175,"simu_top soc cpu ws_to_rf_bus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 37,0);
    tracep->declQuad(c+13148,"simu_top soc cpu br_bus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+177,"simu_top soc cpu es_to_ds_forward_bus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 38,0);
    tracep->declQuad(c+13150,"simu_top soc cpu ms_to_ds_forward_bus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 38,0);
    tracep->declBus(c+13099,"simu_top soc cpu inst_vaddr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+13152,"simu_top soc cpu inst_valid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13784,"simu_top soc cpu inst_op",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13153,"simu_top soc cpu inst_index",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBus(c+179,"simu_top soc cpu inst_tag",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 19,0);
    tracep->declBus(c+13154,"simu_top soc cpu inst_offset",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13782,"simu_top soc cpu inst_wstrb",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13789,"simu_top soc cpu inst_wdata",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+13155,"simu_top soc cpu inst_addr_ok",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13156,"simu_top soc cpu inst_data_ok",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13157,"simu_top soc cpu inst_rdata",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+180,"simu_top soc cpu inst_rd_req",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+181,"simu_top soc cpu inst_rd_type",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBus(c+182,"simu_top soc cpu inst_rd_addr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+10736,"simu_top soc cpu inst_rd_rdy",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13158,"simu_top soc cpu inst_ret_valid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+183,"simu_top soc cpu inst_ret_last",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13064,"simu_top soc cpu inst_ret_data",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+184,"simu_top soc cpu inst_wr_req",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13790,"simu_top soc cpu inst_wr_type",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBus(c+13791,"simu_top soc cpu inst_wr_addr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+13792,"simu_top soc cpu inst_wr_wstrb",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declArray(c+13793,"simu_top soc cpu inst_wr_data",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 127,0);
    tracep->declBit(c+13787,"simu_top soc cpu inst_wr_rdy",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+185,"simu_top soc cpu inst_uncache_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+186,"simu_top soc cpu inst_tlb_excp_cancel_req",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+187,"simu_top soc cpu inst_dmw0_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+188,"simu_top soc cpu inst_dmw1_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+189,"simu_top soc cpu data_vaddr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+13159,"simu_top soc cpu data_valid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+190,"simu_top soc cpu data_op",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+191,"simu_top soc cpu data_size",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBus(c+192,"simu_top soc cpu data_index",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBus(c+193,"simu_top soc cpu data_tag",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 19,0);
    tracep->declBus(c+194,"simu_top soc cpu data_offset",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+195,"simu_top soc cpu data_wstrb",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+196,"simu_top soc cpu data_wdata",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+13160,"simu_top soc cpu data_addr_ok",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10737,"simu_top soc cpu data_data_ok",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+10738,"simu_top soc cpu data_rdata",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+197,"simu_top soc cpu data_rd_req",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+198,"simu_top soc cpu data_rd_type",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBus(c+199,"simu_top soc cpu data_rd_addr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+13161,"simu_top soc cpu data_rd_rdy",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13162,"simu_top soc cpu data_ret_valid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+200,"simu_top soc cpu data_ret_last",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13064,"simu_top soc cpu data_ret_data",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+201,"simu_top soc cpu data_wr_req",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+202,"simu_top soc cpu data_wr_type",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBus(c+203,"simu_top soc cpu data_wr_addr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+204,"simu_top soc cpu data_wr_wstrb",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declArray(c+205,"simu_top soc cpu data_wr_data",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 127,0);
    tracep->declBit(c+209,"simu_top soc cpu data_wr_rdy",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+210,"simu_top soc cpu data_uncache_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+211,"simu_top soc cpu data_dmw0_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+212,"simu_top soc cpu data_dmw1_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+213,"simu_top soc cpu data_tlb_excp_cancel_req",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+214,"simu_top soc cpu dcache_empty",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+215,"simu_top soc cpu es_to_ds_valid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+216,"simu_top soc cpu ms_to_ds_valid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+75,"simu_top soc cpu ws_to_ds_valid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+217,"simu_top soc cpu write_buffer_empty",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+218,"simu_top soc cpu preld_hint",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBit(c+13163,"simu_top soc cpu preld_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+219,"simu_top soc cpu commit_inst",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+220,"simu_top soc cpu br_inst",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+221,"simu_top soc cpu icache_miss",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+222,"simu_top soc cpu dcache_miss",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+223,"simu_top soc cpu mem_inst",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+224,"simu_top soc cpu br_pre",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+225,"simu_top soc cpu br_pre_error",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+226,"simu_top soc cpu fs_icache_miss",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+227,"simu_top soc cpu ms_dcache_miss",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+228,"simu_top soc cpu disable_cache",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+219,"simu_top soc cpu ws_valid_diff",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+229,"simu_top soc cpu cnt_inst_diff",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declQuad(c+230,"simu_top soc cpu timer_64_diff",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declBus(c+232,"simu_top soc cpu inst_ld_en_diff",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBus(c+233,"simu_top soc cpu ld_paddr_diff",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+234,"simu_top soc cpu ld_vaddr_diff",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+235,"simu_top soc cpu inst_st_en_diff",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBus(c+233,"simu_top soc cpu st_paddr_diff",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+234,"simu_top soc cpu st_vaddr_diff",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+236,"simu_top soc cpu st_data_diff",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+237,"simu_top soc cpu csr_rstat_en_diff",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+238,"simu_top soc cpu csr_data_diff",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+219,"simu_top soc cpu inst_valid_diff",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+239,"simu_top soc cpu cmt_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+240,"simu_top soc cpu cmt_cnt_inst",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declQuad(c+241,"simu_top soc cpu cmt_timer_64",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
    tracep->declBus(c+243,"simu_top soc cpu cmt_inst_ld_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declBus(c+244,"simu_top soc cpu cmt_ld_paddr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+245,"simu_top soc cpu cmt_ld_vaddr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+246,"simu_top soc cpu cmt_inst_st_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declBus(c+247,"simu_top soc cpu cmt_st_paddr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+248,"simu_top soc cpu cmt_st_vaddr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+249,"simu_top soc cpu cmt_st_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBit(c+250,"simu_top soc cpu cmt_csr_rstat_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+251,"simu_top soc cpu cmt_csr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBit(c+252,"simu_top soc cpu cmt_wen",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+253,"simu_top soc cpu cmt_wdest",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declBus(c+254,"simu_top soc cpu cmt_wdata",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+255,"simu_top soc cpu cmt_pc",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+256,"simu_top soc cpu cmt_inst",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBit(c+257,"simu_top soc cpu cmt_excp_flush",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+258,"simu_top soc cpu cmt_ertn",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+259,"simu_top soc cpu cmt_csr_ecode",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
    tracep->declBit(c+260,"simu_top soc cpu cmt_tlbfill_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+261,"simu_top soc cpu cmt_rand_index",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
    tracep->declBit(c+262,"simu_top soc cpu trap",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+263,"simu_top soc cpu trap_code",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declQuad(c+264,"simu_top soc cpu cycleCnt",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
    tracep->declQuad(c+266,"simu_top soc cpu instrCnt",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
    {int i; for (i=0; i<32; i++) {
            tracep->declBus(c+268+i*1,"simu_top soc cpu regs",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 31,0);}}
    tracep->declBus(c+300,"simu_top soc cpu csr_crmd_diff_0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+301,"simu_top soc cpu csr_prmd_diff_0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+302,"simu_top soc cpu csr_ectl_diff_0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+303,"simu_top soc cpu csr_estat_diff_0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+81,"simu_top soc cpu csr_era_diff_0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+304,"simu_top soc cpu csr_badv_diff_0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+80,"simu_top soc cpu csr_eentry_diff_0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+115,"simu_top soc cpu csr_tlbidx_diff_0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+112,"simu_top soc cpu csr_tlbehi_diff_0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+113,"simu_top soc cpu csr_tlbelo0_diff_0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+114,"simu_top soc cpu csr_tlbelo1_diff_0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+305,"simu_top soc cpu csr_asid_diff_0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+306,"simu_top soc cpu csr_save0_diff_0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+307,"simu_top soc cpu csr_save1_diff_0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+308,"simu_top soc cpu csr_save2_diff_0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+309,"simu_top soc cpu csr_save3_diff_0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+87,"simu_top soc cpu csr_tid_diff_0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+310,"simu_top soc cpu csr_tcfg_diff_0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+311,"simu_top soc cpu csr_tval_diff_0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+312,"simu_top soc cpu csr_ticlr_diff_0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+313,"simu_top soc cpu csr_llbctl_diff_0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+148,"simu_top soc cpu csr_tlbrentry_diff_0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+314,"simu_top soc cpu csr_dmw0_diff_0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+315,"simu_top soc cpu csr_dmw1_diff_0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+316,"simu_top soc cpu csr_pgdl_diff_0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+317,"simu_top soc cpu csr_pgdh_diff_0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+13730,"simu_top soc cpu if_stage clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+79,"simu_top soc cpu if_stage reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13088,"simu_top soc cpu if_stage ds_allowin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declQuad(c+13148,"simu_top soc cpu if_stage br_bus",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declBit(c+13091,"simu_top soc cpu if_stage fs_to_ds_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declArray(c+10732,"simu_top soc cpu if_stage fs_to_ds_bus",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 108,0);
    tracep->declBit(c+99,"simu_top soc cpu if_stage excp_flush",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+100,"simu_top soc cpu if_stage ertn_flush",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+142,"simu_top soc cpu if_stage refetch_flush",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+101,"simu_top soc cpu if_stage icacop_flush",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+82,"simu_top soc cpu if_stage ws_pc",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+80,"simu_top soc cpu if_stage csr_eentry",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+81,"simu_top soc cpu if_stage csr_era",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+147,"simu_top soc cpu if_stage excp_tlbrefill",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+148,"simu_top soc cpu if_stage csr_tlbrentry",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+97,"simu_top soc cpu if_stage has_int",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+102,"simu_top soc cpu if_stage idle_flush",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13152,"simu_top soc cpu if_stage inst_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13784,"simu_top soc cpu if_stage inst_op",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13782,"simu_top soc cpu if_stage inst_wstrb",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13789,"simu_top soc cpu if_stage inst_wdata",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+13155,"simu_top soc cpu if_stage inst_addr_ok",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13156,"simu_top soc cpu if_stage inst_data_ok",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+226,"simu_top soc cpu if_stage icache_miss",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13157,"simu_top soc cpu if_stage inst_rdata",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+185,"simu_top soc cpu if_stage inst_uncache_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+186,"simu_top soc cpu if_stage tlb_excp_cancel_req",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+149,"simu_top soc cpu if_stage csr_pg",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+150,"simu_top soc cpu if_stage csr_da",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+151,"simu_top soc cpu if_stage csr_dmw0",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+152,"simu_top soc cpu if_stage csr_dmw1",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+153,"simu_top soc cpu if_stage csr_plv",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+154,"simu_top soc cpu if_stage csr_datf",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+228,"simu_top soc cpu if_stage disable_cache",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13099,"simu_top soc cpu if_stage fetch_pc",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+13100,"simu_top soc cpu if_stage fetch_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+163,"simu_top soc cpu if_stage btb_ret_pc",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+164,"simu_top soc cpu if_stage btb_taken",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+165,"simu_top soc cpu if_stage btb_en",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+166,"simu_top soc cpu if_stage btb_index",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBus(c+13099,"simu_top soc cpu if_stage inst_addr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+156,"simu_top soc cpu if_stage inst_addr_trans_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+187,"simu_top soc cpu if_stage dmw0_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+188,"simu_top soc cpu if_stage dmw1_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+128,"simu_top soc cpu if_stage inst_tlb_found",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+129,"simu_top soc cpu if_stage inst_tlb_v",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+130,"simu_top soc cpu if_stage inst_tlb_d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+131,"simu_top soc cpu if_stage inst_tlb_mat",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+132,"simu_top soc cpu if_stage inst_tlb_plv",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+318,"simu_top soc cpu if_stage fs_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+13164,"simu_top soc cpu if_stage fs_ready_go",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13165,"simu_top soc cpu if_stage fs_allowin",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13166,"simu_top soc cpu if_stage to_fs_valid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13167,"simu_top soc cpu if_stage pfs_ready_go",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+319,"simu_top soc cpu if_stage seq_pc",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+13099,"simu_top soc cpu if_stage nextpc",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+13168,"simu_top soc cpu if_stage pfs_excp_adef",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+320,"simu_top soc cpu if_stage fs_excp_tlbr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+321,"simu_top soc cpu if_stage fs_excp_pif",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+322,"simu_top soc cpu if_stage fs_excp_ppi",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+323,"simu_top soc cpu if_stage fs_excp",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+324,"simu_top soc cpu if_stage fs_excp_num",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+325,"simu_top soc cpu if_stage excp",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+326,"simu_top soc cpu if_stage excp_num",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+13168,"simu_top soc cpu if_stage pfs_excp",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13168,"simu_top soc cpu if_stage pfs_excp_num",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+327,"simu_top soc cpu if_stage flush_sign",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+328,"simu_top soc cpu if_stage inst_rd_buff",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBit(c+329,"simu_top soc cpu if_stage inst_buff_enable",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+330,"simu_top soc cpu if_stage da_mode",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+331,"simu_top soc cpu if_stage pg_mode",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13169,"simu_top soc cpu if_stage btb_pre_error_flush",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13170,"simu_top soc cpu if_stage btb_pre_error_flush_target",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+13171,"simu_top soc cpu if_stage flush_inst_delay",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13172,"simu_top soc cpu if_stage flush_inst_go_dirt",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+332,"simu_top soc cpu if_stage fetch_btb_target",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+333,"simu_top soc cpu if_stage idle_lock",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+334,"simu_top soc cpu if_stage tlb_excp_lock_pc",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+335,"simu_top soc cpu if_stage btb_ret_pc_t",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+336,"simu_top soc cpu if_stage btb_index_t",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBit(c+337,"simu_top soc cpu if_stage btb_taken_t",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+338,"simu_top soc cpu if_stage btb_en_t",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+339,"simu_top soc cpu if_stage excp_entry",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+340,"simu_top soc cpu if_stage inst_flush_pc",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+10739,"simu_top soc cpu if_stage fs_inst",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+341,"simu_top soc cpu if_stage fs_pc",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+342,"simu_top soc cpu if_stage flush_inst_req_buffer",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBit(c+343,"simu_top soc cpu if_stage flush_inst_req_state",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+13797,"simu_top soc cpu if_stage flush_inst_req_empty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
    tracep->declBus(c+13798,"simu_top soc cpu if_stage flush_inst_req_full",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
    tracep->declBus(c+344,"simu_top soc cpu if_stage br_target_inst_req_buffer",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+345,"simu_top soc cpu if_stage br_target_inst_req_state",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
    tracep->declBus(c+13799,"simu_top soc cpu if_stage br_target_inst_req_empty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+13800,"simu_top soc cpu if_stage br_target_inst_req_wait_slot",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+13801,"simu_top soc cpu if_stage br_target_inst_req_wait_br_target",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declQuad(c+346,"simu_top soc cpu if_stage btb_lock_buffer",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 37,0);
    tracep->declBit(c+348,"simu_top soc cpu if_stage btb_lock_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+13730,"simu_top soc cpu id_stage clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+79,"simu_top soc cpu id_stage reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13089,"simu_top soc cpu id_stage es_allowin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13088,"simu_top soc cpu id_stage ds_allowin",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13091,"simu_top soc cpu id_stage fs_to_ds_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declArray(c+10732,"simu_top soc cpu id_stage fs_to_ds_bus",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 108,0);
    tracep->declQuad(c+177,"simu_top soc cpu id_stage es_to_ds_forward_bus",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 38,0);
    tracep->declQuad(c+13150,"simu_top soc cpu id_stage ms_to_ds_forward_bus",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 38,0);
    tracep->declBit(c+13092,"simu_top soc cpu id_stage ds_to_es_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declArray(c+13108,"simu_top soc cpu id_stage ds_to_es_bus",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 349,0);
    tracep->declQuad(c+13148,"simu_top soc cpu id_stage br_bus",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declBit(c+99,"simu_top soc cpu id_stage excp_flush",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+100,"simu_top soc cpu id_stage ertn_flush",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+142,"simu_top soc cpu id_stage refetch_flush",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+101,"simu_top soc cpu id_stage icacop_flush",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+102,"simu_top soc cpu id_stage idle_flush",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+172,"simu_top soc cpu id_stage es_tlb_inst_stall",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+173,"simu_top soc cpu id_stage ms_tlb_inst_stall",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+174,"simu_top soc cpu id_stage ws_tlb_inst_stall",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+97,"simu_top soc cpu id_stage has_int",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+88,"simu_top soc cpu id_stage rd_csr_addr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declBus(c+89,"simu_top soc cpu id_stage rd_csr_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+153,"simu_top soc cpu id_stage csr_plv",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declQuad(c+85,"simu_top soc cpu id_stage timer_64",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declBus(c+87,"simu_top soc cpu id_stage csr_tid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+94,"simu_top soc cpu id_stage ds_llbit",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+215,"simu_top soc cpu id_stage es_to_ds_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+216,"simu_top soc cpu id_stage ms_to_ds_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+75,"simu_top soc cpu id_stage ws_to_ds_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+217,"simu_top soc cpu id_stage write_buffer_empty",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+214,"simu_top soc cpu id_stage dcache_empty",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13102,"simu_top soc cpu id_stage btb_operate_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+167,"simu_top soc cpu id_stage btb_pop_ras",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+168,"simu_top soc cpu id_stage btb_push_ras",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13101,"simu_top soc cpu id_stage btb_add_entry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+169,"simu_top soc cpu id_stage btb_delete_entry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13103,"simu_top soc cpu id_stage btb_pre_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10731,"simu_top soc cpu id_stage btb_pre_right",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13104,"simu_top soc cpu id_stage btb_target_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13105,"simu_top soc cpu id_stage btb_right_orien",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13106,"simu_top soc cpu id_stage btb_right_target",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+170,"simu_top soc cpu id_stage btb_operate_pc",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+171,"simu_top soc cpu id_stage btb_operate_index",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBit(c+13784,"simu_top soc cpu id_stage infor_flag",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13786,"simu_top soc cpu id_stage reg_num",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBus(c+76,"simu_top soc cpu id_stage debug_rf_rdata1",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declQuad(c+175,"simu_top soc cpu id_stage ws_to_rf_bus",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 37,0);
    {int i; for (i=0; i<32; i++) {
            tracep->declBus(c+349+i*1,"simu_top soc cpu id_stage rf_to_diff",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, true,(i+0), 31,0);}}
    tracep->declBit(c+381,"simu_top soc cpu id_stage ds_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+13173,"simu_top soc cpu id_stage ds_ready_go",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declArray(c+382,"simu_top soc cpu id_stage fs_to_ds_bus_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 108,0);
    tracep->declBus(c+386,"simu_top soc cpu id_stage ds_inst",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+170,"simu_top soc cpu id_stage ds_pc",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+387,"simu_top soc cpu id_stage ds_excp_num",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+388,"simu_top soc cpu id_stage ds_excp",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+389,"simu_top soc cpu id_stage ds_icache_miss",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+390,"simu_top soc cpu id_stage ds_btb_taken",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+391,"simu_top soc cpu id_stage ds_btb_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+171,"simu_top soc cpu id_stage ds_btb_index",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBus(c+392,"simu_top soc cpu id_stage ds_btb_target",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+393,"simu_top soc cpu id_stage rf_we",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+394,"simu_top soc cpu id_stage rf_waddr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBus(c+395,"simu_top soc cpu id_stage rf_wdata",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+13105,"simu_top soc cpu id_stage br_taken",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13106,"simu_top soc cpu id_stage br_target",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+13174,"simu_top soc cpu id_stage btb_pre_error_flush",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+10740,"simu_top soc cpu id_stage btb_pre_error_flush_target",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+396,"simu_top soc cpu id_stage alu_op",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declBus(c+397,"simu_top soc cpu id_stage mul_div_op",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+398,"simu_top soc cpu id_stage mul_div_sign",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+399,"simu_top soc cpu id_stage src1_is_pc",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+400,"simu_top soc cpu id_stage src2_is_imm",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+401,"simu_top soc cpu id_stage src2_is_4",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+402,"simu_top soc cpu id_stage load_op",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+403,"simu_top soc cpu id_stage res_from_csr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+404,"simu_top soc cpu id_stage csr_mask",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+405,"simu_top soc cpu id_stage mem_b_size",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+406,"simu_top soc cpu id_stage mem_h_size",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+407,"simu_top soc cpu id_stage mem_sign_exted",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+168,"simu_top soc cpu id_stage dst_is_r1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+408,"simu_top soc cpu id_stage dst_is_rj",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+409,"simu_top soc cpu id_stage gr_we",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+410,"simu_top soc cpu id_stage store_op",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+411,"simu_top soc cpu id_stage csr_we",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+412,"simu_top soc cpu id_stage src_reg_is_rd",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+413,"simu_top soc cpu id_stage mem_size",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+414,"simu_top soc cpu id_stage dest",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBus(c+10741,"simu_top soc cpu id_stage rj_value",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+10742,"simu_top soc cpu id_stage rkd_value",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+415,"simu_top soc cpu id_stage ds_imm",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+416,"simu_top soc cpu id_stage op_31_26",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 5,0);
    tracep->declBus(c+417,"simu_top soc cpu id_stage op_25_22",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+418,"simu_top soc cpu id_stage op_21_20",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+419,"simu_top soc cpu id_stage op_19_15",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBus(c+420,"simu_top soc cpu id_stage rd",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBus(c+421,"simu_top soc cpu id_stage rj",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBus(c+422,"simu_top soc cpu id_stage rk",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBus(c+423,"simu_top soc cpu id_stage i12",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBus(c+88,"simu_top soc cpu id_stage i14",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declBus(c+424,"simu_top soc cpu id_stage i20",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 19,0);
    tracep->declBus(c+425,"simu_top soc cpu id_stage i16",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+426,"simu_top soc cpu id_stage i26",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 25,0);
    tracep->declBus(c+88,"simu_top soc cpu id_stage csr_idx",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declQuad(c+427,"simu_top soc cpu id_stage op_31_26_d",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declBus(c+429,"simu_top soc cpu id_stage op_25_22_d",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+430,"simu_top soc cpu id_stage op_21_20_d",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+431,"simu_top soc cpu id_stage op_19_15_d",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+432,"simu_top soc cpu id_stage rd_d",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+433,"simu_top soc cpu id_stage rj_d",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+434,"simu_top soc cpu id_stage rk_d",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+435,"simu_top soc cpu id_stage inst_add_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+436,"simu_top soc cpu id_stage inst_sub_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+437,"simu_top soc cpu id_stage inst_slt",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+438,"simu_top soc cpu id_stage inst_sltu",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+439,"simu_top soc cpu id_stage inst_nor",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+440,"simu_top soc cpu id_stage inst_and",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+441,"simu_top soc cpu id_stage inst_or",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+442,"simu_top soc cpu id_stage inst_xor",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+443,"simu_top soc cpu id_stage inst_lu12i_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+444,"simu_top soc cpu id_stage inst_addi_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+445,"simu_top soc cpu id_stage inst_slti",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+446,"simu_top soc cpu id_stage inst_sltui",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+447,"simu_top soc cpu id_stage inst_pcaddi",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+448,"simu_top soc cpu id_stage inst_pcaddu12i",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+449,"simu_top soc cpu id_stage inst_andn",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+450,"simu_top soc cpu id_stage inst_orn",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+451,"simu_top soc cpu id_stage inst_andi",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+452,"simu_top soc cpu id_stage inst_ori",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+453,"simu_top soc cpu id_stage inst_xori",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+454,"simu_top soc cpu id_stage inst_mul_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+455,"simu_top soc cpu id_stage inst_mulh_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+456,"simu_top soc cpu id_stage inst_mulh_wu",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+457,"simu_top soc cpu id_stage inst_div_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+458,"simu_top soc cpu id_stage inst_mod_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+459,"simu_top soc cpu id_stage inst_div_wu",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+460,"simu_top soc cpu id_stage inst_mod_wu",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+461,"simu_top soc cpu id_stage inst_slli_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+462,"simu_top soc cpu id_stage inst_srli_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+463,"simu_top soc cpu id_stage inst_srai_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+464,"simu_top soc cpu id_stage inst_sll_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+465,"simu_top soc cpu id_stage inst_srl_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+466,"simu_top soc cpu id_stage inst_sra_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+167,"simu_top soc cpu id_stage inst_jirl",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+467,"simu_top soc cpu id_stage inst_b",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+168,"simu_top soc cpu id_stage inst_bl",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+468,"simu_top soc cpu id_stage inst_beq",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+469,"simu_top soc cpu id_stage inst_bne",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+470,"simu_top soc cpu id_stage inst_blt",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+471,"simu_top soc cpu id_stage inst_bge",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+472,"simu_top soc cpu id_stage inst_bltu",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+473,"simu_top soc cpu id_stage inst_bgeu",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+474,"simu_top soc cpu id_stage inst_ll_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+475,"simu_top soc cpu id_stage inst_sc_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+476,"simu_top soc cpu id_stage inst_ld_b",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+477,"simu_top soc cpu id_stage inst_ld_bu",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+478,"simu_top soc cpu id_stage inst_ld_h",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+479,"simu_top soc cpu id_stage inst_ld_hu",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+480,"simu_top soc cpu id_stage inst_ld_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+481,"simu_top soc cpu id_stage inst_st_b",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+482,"simu_top soc cpu id_stage inst_st_h",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+483,"simu_top soc cpu id_stage inst_st_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+484,"simu_top soc cpu id_stage inst_syscall",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+485,"simu_top soc cpu id_stage inst_break",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+486,"simu_top soc cpu id_stage inst_csrrd",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+487,"simu_top soc cpu id_stage inst_csrwr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+404,"simu_top soc cpu id_stage inst_csrxchg",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+488,"simu_top soc cpu id_stage inst_ertn",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+408,"simu_top soc cpu id_stage inst_rdcntid_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+489,"simu_top soc cpu id_stage inst_rdcntvl_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+490,"simu_top soc cpu id_stage inst_rdcntvh_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+491,"simu_top soc cpu id_stage inst_idle",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+492,"simu_top soc cpu id_stage inst_tlbsrch",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+493,"simu_top soc cpu id_stage inst_tlbrd",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+494,"simu_top soc cpu id_stage inst_tlbwr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+495,"simu_top soc cpu id_stage inst_tlbfill",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+496,"simu_top soc cpu id_stage inst_invtlb",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+497,"simu_top soc cpu id_stage inst_cacop",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+498,"simu_top soc cpu id_stage inst_preld",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+499,"simu_top soc cpu id_stage inst_dbar",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+500,"simu_top soc cpu id_stage inst_ibar",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+501,"simu_top soc cpu id_stage need_ui5",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+502,"simu_top soc cpu id_stage need_si12",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+503,"simu_top soc cpu id_stage need_ui12",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+504,"simu_top soc cpu id_stage need_si14_pc",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+505,"simu_top soc cpu id_stage need_si16_pc",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+506,"simu_top soc cpu id_stage need_si20",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+447,"simu_top soc cpu id_stage need_si20_pc",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+507,"simu_top soc cpu id_stage need_si26_pc",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+421,"simu_top soc cpu id_stage rf_raddr1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBus(c+508,"simu_top soc cpu id_stage rf_rdata1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+509,"simu_top soc cpu id_stage rf_raddr2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBus(c+510,"simu_top soc cpu id_stage rf_rdata2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+511,"simu_top soc cpu id_stage pipeline_no_empty",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+512,"simu_top soc cpu id_stage dbar_stall",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+513,"simu_top soc cpu id_stage ibar_stall",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13175,"simu_top soc cpu id_stage rj_eq_rd",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13176,"simu_top soc cpu id_stage rj_lt_rd_sign",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13177,"simu_top soc cpu id_stage rj_lt_rd_unsign",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13178,"simu_top soc cpu id_stage ms_forward_enable",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13179,"simu_top soc cpu id_stage ms_forward_reg",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBus(c+13180,"simu_top soc cpu id_stage ms_forward_data",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+13181,"simu_top soc cpu id_stage ms_dep_need_stall",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+514,"simu_top soc cpu id_stage es_dep_need_stall",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+515,"simu_top soc cpu id_stage es_forward_enable",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+516,"simu_top soc cpu id_stage es_forward_reg",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBus(c+517,"simu_top soc cpu id_stage es_forward_data",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+10743,"simu_top soc cpu id_stage rf1_forward_stall",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10744,"simu_top soc cpu id_stage rf2_forward_stall",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+518,"simu_top soc cpu id_stage excp",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+519,"simu_top soc cpu id_stage excp_num",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 8,0);
    tracep->declBit(c+520,"simu_top soc cpu id_stage inst_valid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+521,"simu_top soc cpu id_stage excp_ine",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+522,"simu_top soc cpu id_stage excp_ipe",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+523,"simu_top soc cpu id_stage csr_data",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+524,"simu_top soc cpu id_stage refetch",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+525,"simu_top soc cpu id_stage flush_sign",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+325,"simu_top soc cpu id_stage fs_excp",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+526,"simu_top soc cpu id_stage kernel_inst",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+527,"simu_top soc cpu id_stage rdcnt_result",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+528,"simu_top soc cpu id_stage rdcnt_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+529,"simu_top soc cpu id_stage branch_slot_cancel",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+530,"simu_top soc cpu id_stage tlb_inst_stall",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+531,"simu_top soc cpu id_stage br_inst",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13802,"simu_top soc cpu id_stage br_jirl",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+532,"simu_top soc cpu id_stage br_need_reg_data",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+533,"simu_top soc cpu id_stage br_to_btb",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+534,"simu_top soc cpu id_stage inst_need_rj",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+535,"simu_top soc cpu id_stage inst_need_rkd",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13182,"simu_top soc cpu id_stage rj_value_forward_es",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+13183,"simu_top soc cpu id_stage rkd_value_forward_es",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+536,"simu_top soc cpu id_stage inst_ld_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBus(c+537,"simu_top soc cpu id_stage inst_st_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBit(c+538,"simu_top soc cpu id_stage inst_csr_rstat_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+416,"simu_top soc cpu id_stage u_dec0 in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 5,0);
    tracep->declQuad(c+427,"simu_top soc cpu id_stage u_dec0 out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declBus(c+417,"simu_top soc cpu id_stage u_dec1 in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+429,"simu_top soc cpu id_stage u_dec1 out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+418,"simu_top soc cpu id_stage u_dec2 in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+430,"simu_top soc cpu id_stage u_dec2 out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+419,"simu_top soc cpu id_stage u_dec3 in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBus(c+431,"simu_top soc cpu id_stage u_dec3 out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+420,"simu_top soc cpu id_stage u_dec4 in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBus(c+432,"simu_top soc cpu id_stage u_dec4 out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+421,"simu_top soc cpu id_stage u_dec5 in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBus(c+433,"simu_top soc cpu id_stage u_dec5 out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+422,"simu_top soc cpu id_stage u_dec6 in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBus(c+434,"simu_top soc cpu id_stage u_dec6 out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+13730,"simu_top soc cpu id_stage u_regfile clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+421,"simu_top soc cpu id_stage u_regfile raddr1",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBus(c+508,"simu_top soc cpu id_stage u_regfile rdata1",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+509,"simu_top soc cpu id_stage u_regfile raddr2",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBus(c+510,"simu_top soc cpu id_stage u_regfile rdata2",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+393,"simu_top soc cpu id_stage u_regfile we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+394,"simu_top soc cpu id_stage u_regfile waddr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBus(c+395,"simu_top soc cpu id_stage u_regfile wdata",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    {int i; for (i=0; i<32; i++) {
            tracep->declBus(c+539+i*1,"simu_top soc cpu id_stage u_regfile rf_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, true,(i+0), 31,0);}}
    {int i; for (i=0; i<32; i++) {
            tracep->declBus(c+571+i*1,"simu_top soc cpu id_stage u_regfile rf",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 31,0);}}
    tracep->declBit(c+13730,"simu_top soc cpu exe_stage clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+79,"simu_top soc cpu exe_stage reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13090,"simu_top soc cpu exe_stage ms_allowin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13089,"simu_top soc cpu exe_stage es_allowin",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13092,"simu_top soc cpu exe_stage ds_to_es_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declArray(c+13108,"simu_top soc cpu exe_stage ds_to_es_bus",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 349,0);
    tracep->declBit(c+13093,"simu_top soc cpu exe_stage es_to_ms_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declArray(c+13119,"simu_top soc cpu exe_stage es_to_ms_bus",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 424,0);
    tracep->declQuad(c+177,"simu_top soc cpu exe_stage es_to_ds_forward_bus",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 38,0);
    tracep->declBit(c+215,"simu_top soc cpu exe_stage es_to_ds_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+103,"simu_top soc cpu exe_stage es_div_enable",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+104,"simu_top soc cpu exe_stage es_mul_div_sign",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+105,"simu_top soc cpu exe_stage es_rj_value",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+106,"simu_top soc cpu exe_stage es_rkd_value",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+107,"simu_top soc cpu exe_stage div_complete",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+99,"simu_top soc cpu exe_stage excp_flush",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+100,"simu_top soc cpu exe_stage ertn_flush",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+142,"simu_top soc cpu exe_stage refetch_flush",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+101,"simu_top soc cpu exe_stage icacop_flush",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+102,"simu_top soc cpu exe_stage idle_flush",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+172,"simu_top soc cpu exe_stage tlb_inst_stall",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13097,"simu_top soc cpu exe_stage icacop_op_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13098,"simu_top soc cpu exe_stage dcacop_op_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+161,"simu_top soc cpu exe_stage cacop_op_mode",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+162,"simu_top soc cpu exe_stage icache_unbusy",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+218,"simu_top soc cpu exe_stage preld_hint",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBit(c+13163,"simu_top soc cpu exe_stage preld_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13159,"simu_top soc cpu exe_stage data_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+190,"simu_top soc cpu exe_stage data_op",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+191,"simu_top soc cpu exe_stage data_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBus(c+195,"simu_top soc cpu exe_stage data_wstrb",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+196,"simu_top soc cpu exe_stage data_wdata",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+13160,"simu_top soc cpu exe_stage data_addr_ok",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+127,"simu_top soc cpu exe_stage csr_vppn",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 18,0);
    tracep->declBus(c+189,"simu_top soc cpu exe_stage data_addr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+13107,"simu_top soc cpu exe_stage data_fetch",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+145,"simu_top soc cpu exe_stage ms_wr_tlbehi",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+146,"simu_top soc cpu exe_stage ms_flush",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+215,"simu_top soc cpu exe_stage es_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+13184,"simu_top soc cpu exe_stage es_ready_go",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+603,"simu_top soc cpu exe_stage error_va",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declArray(c+604,"simu_top soc cpu exe_stage ds_to_es_bus_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 349,0);
    tracep->declBus(c+615,"simu_top soc cpu exe_stage es_alu_op",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declBit(c+616,"simu_top soc cpu exe_stage es_src1_is_pc",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+617,"simu_top soc cpu exe_stage es_src2_is_imm",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+618,"simu_top soc cpu exe_stage es_src2_is_4",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+619,"simu_top soc cpu exe_stage es_gr_we",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+620,"simu_top soc cpu exe_stage es_store_op",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+218,"simu_top soc cpu exe_stage es_dest",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBus(c+621,"simu_top soc cpu exe_stage es_imm",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+622,"simu_top soc cpu exe_stage es_pc",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+623,"simu_top soc cpu exe_stage es_mul_div_op",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+624,"simu_top soc cpu exe_stage es_mem_size",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+625,"simu_top soc cpu exe_stage es_csr_data",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+626,"simu_top soc cpu exe_stage es_csr_idx",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declBus(c+627,"simu_top soc cpu exe_stage es_csr_result",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+628,"simu_top soc cpu exe_stage csr_mask_result",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+629,"simu_top soc cpu exe_stage es_res_from_csr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+630,"simu_top soc cpu exe_stage es_csr_we",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+631,"simu_top soc cpu exe_stage es_csr_mask",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+632,"simu_top soc cpu exe_stage es_excp",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+633,"simu_top soc cpu exe_stage excp",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+634,"simu_top soc cpu exe_stage es_excp_num",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 8,0);
    tracep->declBus(c+635,"simu_top soc cpu exe_stage excp_num",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 9,0);
    tracep->declBit(c+636,"simu_top soc cpu exe_stage es_ertn",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+637,"simu_top soc cpu exe_stage es_mul_enable",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+638,"simu_top soc cpu exe_stage div_stall",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+639,"simu_top soc cpu exe_stage es_ll_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+640,"simu_top soc cpu exe_stage es_sc_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+641,"simu_top soc cpu exe_stage es_tlbsrch",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+642,"simu_top soc cpu exe_stage es_tlbwr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+643,"simu_top soc cpu exe_stage es_tlbfill",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+644,"simu_top soc cpu exe_stage es_tlbrd",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+645,"simu_top soc cpu exe_stage es_refetch",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+646,"simu_top soc cpu exe_stage es_invtlb",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+647,"simu_top soc cpu exe_stage es_invtlb_asid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 9,0);
    tracep->declBus(c+648,"simu_top soc cpu exe_stage es_invtlb_vpn",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 18,0);
    tracep->declBit(c+649,"simu_top soc cpu exe_stage es_cacop",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+650,"simu_top soc cpu exe_stage es_preld",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+651,"simu_top soc cpu exe_stage es_br_inst",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+652,"simu_top soc cpu exe_stage es_icache_miss",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+653,"simu_top soc cpu exe_stage es_idle",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+654,"simu_top soc cpu exe_stage es_load_op",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+655,"simu_top soc cpu exe_stage dep_need_stall",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+656,"simu_top soc cpu exe_stage forward_enable",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+657,"simu_top soc cpu exe_stage dest_zero",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+658,"simu_top soc cpu exe_stage excp_ale",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+659,"simu_top soc cpu exe_stage es_flush_sign",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+195,"simu_top soc cpu exe_stage wr_byte_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+660,"simu_top soc cpu exe_stage access_mem",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+661,"simu_top soc cpu exe_stage es_mem_sign_exted",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+662,"simu_top soc cpu exe_stage sram_addr_low2bit",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+663,"simu_top soc cpu exe_stage tlbsrch_stall",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+603,"simu_top soc cpu exe_stage pv_addr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+218,"simu_top soc cpu exe_stage cacop_op",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBit(c+13185,"simu_top soc cpu exe_stage dcache_req_or_inst_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+664,"simu_top soc cpu exe_stage icacop_inst",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10745,"simu_top soc cpu exe_stage icacop_inst_stall",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+665,"simu_top soc cpu exe_stage dcacop_inst",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+666,"simu_top soc cpu exe_stage preld_inst",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+667,"simu_top soc cpu exe_stage es_br_pre_error",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+668,"simu_top soc cpu exe_stage es_br_pre",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+669,"simu_top soc cpu exe_stage es_inst",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declQuad(c+670,"simu_top soc cpu exe_stage es_timer_64",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declBit(c+672,"simu_top soc cpu exe_stage es_cnt_inst",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+673,"simu_top soc cpu exe_stage es_inst_ld_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBus(c+674,"simu_top soc cpu exe_stage es_inst_st_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBit(c+675,"simu_top soc cpu exe_stage es_csr_rstat_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+676,"simu_top soc cpu exe_stage es_alu_src1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+677,"simu_top soc cpu exe_stage es_alu_src2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+603,"simu_top soc cpu exe_stage es_alu_result",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+678,"simu_top soc cpu exe_stage exe_result",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+679,"simu_top soc cpu exe_stage es_stb_wen",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+680,"simu_top soc cpu exe_stage es_sth_wen",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+681,"simu_top soc cpu exe_stage es_stb_cont",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+682,"simu_top soc cpu exe_stage es_sth_cont",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+615,"simu_top soc cpu exe_stage u_alu alu_op",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declBus(c+676,"simu_top soc cpu exe_stage u_alu alu_src1",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+677,"simu_top soc cpu exe_stage u_alu alu_src2",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+603,"simu_top soc cpu exe_stage u_alu alu_result",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+683,"simu_top soc cpu exe_stage u_alu op_add",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+684,"simu_top soc cpu exe_stage u_alu op_sub",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+685,"simu_top soc cpu exe_stage u_alu op_slt",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+686,"simu_top soc cpu exe_stage u_alu op_sltu",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+687,"simu_top soc cpu exe_stage u_alu op_and",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+688,"simu_top soc cpu exe_stage u_alu op_nor",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+689,"simu_top soc cpu exe_stage u_alu op_or",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+690,"simu_top soc cpu exe_stage u_alu op_xor",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+691,"simu_top soc cpu exe_stage u_alu op_sll",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+692,"simu_top soc cpu exe_stage u_alu op_srl",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+693,"simu_top soc cpu exe_stage u_alu op_sra",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+694,"simu_top soc cpu exe_stage u_alu op_lui",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+695,"simu_top soc cpu exe_stage u_alu op_andn",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+696,"simu_top soc cpu exe_stage u_alu op_orn",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+697,"simu_top soc cpu exe_stage u_alu add_sub_result",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+698,"simu_top soc cpu exe_stage u_alu slt_result",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+699,"simu_top soc cpu exe_stage u_alu sltu_result",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+700,"simu_top soc cpu exe_stage u_alu and_result",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+701,"simu_top soc cpu exe_stage u_alu nor_result",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+702,"simu_top soc cpu exe_stage u_alu or_result",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+703,"simu_top soc cpu exe_stage u_alu xor_result",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+677,"simu_top soc cpu exe_stage u_alu lui_result",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+704,"simu_top soc cpu exe_stage u_alu sll_result",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declQuad(c+705,"simu_top soc cpu exe_stage u_alu sr64_result",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declBus(c+707,"simu_top soc cpu exe_stage u_alu sr_result",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+708,"simu_top soc cpu exe_stage u_alu andn_result",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+709,"simu_top soc cpu exe_stage u_alu orn_result",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+676,"simu_top soc cpu exe_stage u_alu adder_a",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+710,"simu_top soc cpu exe_stage u_alu adder_b",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+711,"simu_top soc cpu exe_stage u_alu adder_cin",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+697,"simu_top soc cpu exe_stage u_alu adder_result",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+712,"simu_top soc cpu exe_stage u_alu adder_cout",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13730,"simu_top soc cpu u_div div_clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+79,"simu_top soc cpu u_div reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+103,"simu_top soc cpu u_div div",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+104,"simu_top soc cpu u_div div_signed",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+105,"simu_top soc cpu u_div x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+106,"simu_top soc cpu u_div y",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+108,"simu_top soc cpu u_div s",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+109,"simu_top soc cpu u_div r",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+107,"simu_top soc cpu u_div complete",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declQuad(c+713,"simu_top soc cpu u_div UnsignS",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+715,"simu_top soc cpu u_div UnsignR",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declQuad(c+717,"simu_top soc cpu u_div tmp_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
    tracep->declBus(c+719,"simu_top soc cpu u_div count",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declQuad(c+720,"simu_top soc cpu u_div tmp_d",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+722,"simu_top soc cpu u_div result_r",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+724,"simu_top soc cpu u_div UnsignX",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+726,"simu_top soc cpu u_div UnsignY",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declBit(c+728,"simu_top soc cpu u_div div_signed_buffer",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+729,"simu_top soc cpu u_div x_31_buffer",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+730,"simu_top soc cpu u_div y_31_buffer",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+731,"simu_top soc cpu u_div real_div_signed",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+732,"simu_top soc cpu u_div real_x_31",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+733,"simu_top soc cpu u_div real_y_31",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+734,"simu_top soc cpu u_div complete_delay",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+735,"simu_top soc cpu u_div real_complete",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declQuad(c+736,"simu_top soc cpu u_div TmpS",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+738,"simu_top soc cpu u_div TmpR",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declBit(c+13730,"simu_top soc cpu u_mul mul_clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+79,"simu_top soc cpu u_mul reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+104,"simu_top soc cpu u_mul mul_signed",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+105,"simu_top soc cpu u_mul x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+106,"simu_top soc cpu u_mul y",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declQuad(c+13095,"simu_top soc cpu u_mul result",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declQuad(c+740,"simu_top soc cpu u_mul CalX",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declQuad(c+742,"simu_top soc cpu u_mul CalY",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declBus(c+744,"simu_top soc cpu u_mul Carry",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
    {int i; for (i=0; i<17; i++) {
            tracep->declQuad(c+745+i*2,"simu_top soc cpu u_mul BoothRes",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 63,0);}}
    tracep->declBus(c+779,"simu_top soc cpu u_mul SecStageCarry",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 16,0);
    {int i; for (i=0; i<17; i++) {
            tracep->declQuad(c+780+i*2,"simu_top soc cpu u_mul SecStageBoothRes",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 63,0);}}
    tracep->declBus(c+814,"simu_top soc cpu u_mul p",-1, FST_VD_IMPLICIT,FST_VT_VCD_INTEGER, false,-1, 31,0);
    tracep->declQuad(c+10746,"simu_top soc cpu u_mul COut",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declQuad(c+10748,"simu_top soc cpu u_mul SOut",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declBus(c+815,"simu_top soc cpu u_mul fir y",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declQuad(c+740,"simu_top soc cpu u_mul fir InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declQuad(c+816,"simu_top soc cpu u_mul fir OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declBit(c+818,"simu_top soc cpu u_mul fir Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+819,"simu_top soc cpu u_mul fir negx",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+820,"simu_top soc cpu u_mul fir x",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+821,"simu_top soc cpu u_mul fir neg2x",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+822,"simu_top soc cpu u_mul fir uu yc",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+823,"simu_top soc cpu u_mul fir uu yb",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13784,"simu_top soc cpu u_mul fir uu ya",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+819,"simu_top soc cpu u_mul fir uu negx",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+820,"simu_top soc cpu u_mul fir uu x",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+821,"simu_top soc cpu u_mul fir uu neg2x",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+819,"simu_top soc cpu u_mul fir fir negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+820,"simu_top soc cpu u_mul fir fir x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+821,"simu_top soc cpu u_mul fir fir neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+824,"simu_top soc cpu u_mul fir fir InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13784,"simu_top soc cpu u_mul fir fir PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13787,"simu_top soc cpu u_mul fir fir NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+824,"simu_top soc cpu u_mul fir fir PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+825,"simu_top soc cpu u_mul fir fir NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+826,"simu_top soc cpu u_mul fir fir OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+819,"simu_top soc cpu u_mul fir gfor[1] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+820,"simu_top soc cpu u_mul fir gfor[1] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+821,"simu_top soc cpu u_mul fir gfor[1] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+827,"simu_top soc cpu u_mul fir gfor[1] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+828,"simu_top soc cpu u_mul fir gfor[1] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+829,"simu_top soc cpu u_mul fir gfor[1] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+827,"simu_top soc cpu u_mul fir gfor[1] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+830,"simu_top soc cpu u_mul fir gfor[1] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+831,"simu_top soc cpu u_mul fir gfor[1] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+819,"simu_top soc cpu u_mul fir gfor[2] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+820,"simu_top soc cpu u_mul fir gfor[2] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+821,"simu_top soc cpu u_mul fir gfor[2] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+832,"simu_top soc cpu u_mul fir gfor[2] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+833,"simu_top soc cpu u_mul fir gfor[2] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+834,"simu_top soc cpu u_mul fir gfor[2] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+832,"simu_top soc cpu u_mul fir gfor[2] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+835,"simu_top soc cpu u_mul fir gfor[2] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+836,"simu_top soc cpu u_mul fir gfor[2] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+819,"simu_top soc cpu u_mul fir gfor[3] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+820,"simu_top soc cpu u_mul fir gfor[3] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+821,"simu_top soc cpu u_mul fir gfor[3] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+837,"simu_top soc cpu u_mul fir gfor[3] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+838,"simu_top soc cpu u_mul fir gfor[3] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+839,"simu_top soc cpu u_mul fir gfor[3] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+837,"simu_top soc cpu u_mul fir gfor[3] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+840,"simu_top soc cpu u_mul fir gfor[3] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+841,"simu_top soc cpu u_mul fir gfor[3] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+819,"simu_top soc cpu u_mul fir gfor[4] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+820,"simu_top soc cpu u_mul fir gfor[4] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+821,"simu_top soc cpu u_mul fir gfor[4] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+842,"simu_top soc cpu u_mul fir gfor[4] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+843,"simu_top soc cpu u_mul fir gfor[4] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+844,"simu_top soc cpu u_mul fir gfor[4] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+842,"simu_top soc cpu u_mul fir gfor[4] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+845,"simu_top soc cpu u_mul fir gfor[4] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+846,"simu_top soc cpu u_mul fir gfor[4] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+819,"simu_top soc cpu u_mul fir gfor[5] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+820,"simu_top soc cpu u_mul fir gfor[5] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+821,"simu_top soc cpu u_mul fir gfor[5] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+847,"simu_top soc cpu u_mul fir gfor[5] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+848,"simu_top soc cpu u_mul fir gfor[5] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+849,"simu_top soc cpu u_mul fir gfor[5] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+847,"simu_top soc cpu u_mul fir gfor[5] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+850,"simu_top soc cpu u_mul fir gfor[5] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+851,"simu_top soc cpu u_mul fir gfor[5] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+819,"simu_top soc cpu u_mul fir gfor[6] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+820,"simu_top soc cpu u_mul fir gfor[6] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+821,"simu_top soc cpu u_mul fir gfor[6] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+852,"simu_top soc cpu u_mul fir gfor[6] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+853,"simu_top soc cpu u_mul fir gfor[6] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+854,"simu_top soc cpu u_mul fir gfor[6] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+852,"simu_top soc cpu u_mul fir gfor[6] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+855,"simu_top soc cpu u_mul fir gfor[6] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+856,"simu_top soc cpu u_mul fir gfor[6] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+819,"simu_top soc cpu u_mul fir gfor[7] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+820,"simu_top soc cpu u_mul fir gfor[7] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+821,"simu_top soc cpu u_mul fir gfor[7] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+857,"simu_top soc cpu u_mul fir gfor[7] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+858,"simu_top soc cpu u_mul fir gfor[7] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+859,"simu_top soc cpu u_mul fir gfor[7] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+857,"simu_top soc cpu u_mul fir gfor[7] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+860,"simu_top soc cpu u_mul fir gfor[7] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+861,"simu_top soc cpu u_mul fir gfor[7] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+819,"simu_top soc cpu u_mul fir gfor[8] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+820,"simu_top soc cpu u_mul fir gfor[8] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+821,"simu_top soc cpu u_mul fir gfor[8] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+862,"simu_top soc cpu u_mul fir gfor[8] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+863,"simu_top soc cpu u_mul fir gfor[8] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+864,"simu_top soc cpu u_mul fir gfor[8] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+862,"simu_top soc cpu u_mul fir gfor[8] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+865,"simu_top soc cpu u_mul fir gfor[8] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+866,"simu_top soc cpu u_mul fir gfor[8] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+819,"simu_top soc cpu u_mul fir gfor[9] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+820,"simu_top soc cpu u_mul fir gfor[9] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+821,"simu_top soc cpu u_mul fir gfor[9] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+867,"simu_top soc cpu u_mul fir gfor[9] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+868,"simu_top soc cpu u_mul fir gfor[9] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+869,"simu_top soc cpu u_mul fir gfor[9] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+867,"simu_top soc cpu u_mul fir gfor[9] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+870,"simu_top soc cpu u_mul fir gfor[9] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+871,"simu_top soc cpu u_mul fir gfor[9] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+819,"simu_top soc cpu u_mul fir gfor[10] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+820,"simu_top soc cpu u_mul fir gfor[10] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+821,"simu_top soc cpu u_mul fir gfor[10] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+872,"simu_top soc cpu u_mul fir gfor[10] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+873,"simu_top soc cpu u_mul fir gfor[10] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+874,"simu_top soc cpu u_mul fir gfor[10] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+872,"simu_top soc cpu u_mul fir gfor[10] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+875,"simu_top soc cpu u_mul fir gfor[10] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+876,"simu_top soc cpu u_mul fir gfor[10] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+819,"simu_top soc cpu u_mul fir gfor[11] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+820,"simu_top soc cpu u_mul fir gfor[11] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+821,"simu_top soc cpu u_mul fir gfor[11] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+877,"simu_top soc cpu u_mul fir gfor[11] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+878,"simu_top soc cpu u_mul fir gfor[11] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+879,"simu_top soc cpu u_mul fir gfor[11] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+877,"simu_top soc cpu u_mul fir gfor[11] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+880,"simu_top soc cpu u_mul fir gfor[11] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+881,"simu_top soc cpu u_mul fir gfor[11] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+819,"simu_top soc cpu u_mul fir gfor[12] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+820,"simu_top soc cpu u_mul fir gfor[12] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+821,"simu_top soc cpu u_mul fir gfor[12] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+882,"simu_top soc cpu u_mul fir gfor[12] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+883,"simu_top soc cpu u_mul fir gfor[12] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+884,"simu_top soc cpu u_mul fir gfor[12] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+882,"simu_top soc cpu u_mul fir gfor[12] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+885,"simu_top soc cpu u_mul fir gfor[12] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+886,"simu_top soc cpu u_mul fir gfor[12] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+819,"simu_top soc cpu u_mul fir gfor[13] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+820,"simu_top soc cpu u_mul fir gfor[13] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+821,"simu_top soc cpu u_mul fir gfor[13] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+887,"simu_top soc cpu u_mul fir gfor[13] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+888,"simu_top soc cpu u_mul fir gfor[13] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+889,"simu_top soc cpu u_mul fir gfor[13] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+887,"simu_top soc cpu u_mul fir gfor[13] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+890,"simu_top soc cpu u_mul fir gfor[13] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+891,"simu_top soc cpu u_mul fir gfor[13] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+819,"simu_top soc cpu u_mul fir gfor[14] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+820,"simu_top soc cpu u_mul fir gfor[14] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+821,"simu_top soc cpu u_mul fir gfor[14] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+892,"simu_top soc cpu u_mul fir gfor[14] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+893,"simu_top soc cpu u_mul fir gfor[14] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+894,"simu_top soc cpu u_mul fir gfor[14] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+892,"simu_top soc cpu u_mul fir gfor[14] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+895,"simu_top soc cpu u_mul fir gfor[14] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+896,"simu_top soc cpu u_mul fir gfor[14] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+819,"simu_top soc cpu u_mul fir gfor[15] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+820,"simu_top soc cpu u_mul fir gfor[15] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+821,"simu_top soc cpu u_mul fir gfor[15] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+897,"simu_top soc cpu u_mul fir gfor[15] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+898,"simu_top soc cpu u_mul fir gfor[15] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+899,"simu_top soc cpu u_mul fir gfor[15] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+897,"simu_top soc cpu u_mul fir gfor[15] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+900,"simu_top soc cpu u_mul fir gfor[15] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+901,"simu_top soc cpu u_mul fir gfor[15] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+819,"simu_top soc cpu u_mul fir gfor[16] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+820,"simu_top soc cpu u_mul fir gfor[16] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+821,"simu_top soc cpu u_mul fir gfor[16] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+902,"simu_top soc cpu u_mul fir gfor[16] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+903,"simu_top soc cpu u_mul fir gfor[16] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+904,"simu_top soc cpu u_mul fir gfor[16] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+902,"simu_top soc cpu u_mul fir gfor[16] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+905,"simu_top soc cpu u_mul fir gfor[16] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+906,"simu_top soc cpu u_mul fir gfor[16] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+819,"simu_top soc cpu u_mul fir gfor[17] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+820,"simu_top soc cpu u_mul fir gfor[17] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+821,"simu_top soc cpu u_mul fir gfor[17] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+907,"simu_top soc cpu u_mul fir gfor[17] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+908,"simu_top soc cpu u_mul fir gfor[17] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+909,"simu_top soc cpu u_mul fir gfor[17] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+907,"simu_top soc cpu u_mul fir gfor[17] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+910,"simu_top soc cpu u_mul fir gfor[17] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+911,"simu_top soc cpu u_mul fir gfor[17] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+819,"simu_top soc cpu u_mul fir gfor[18] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+820,"simu_top soc cpu u_mul fir gfor[18] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+821,"simu_top soc cpu u_mul fir gfor[18] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+912,"simu_top soc cpu u_mul fir gfor[18] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+913,"simu_top soc cpu u_mul fir gfor[18] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+914,"simu_top soc cpu u_mul fir gfor[18] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+912,"simu_top soc cpu u_mul fir gfor[18] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+915,"simu_top soc cpu u_mul fir gfor[18] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+916,"simu_top soc cpu u_mul fir gfor[18] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+819,"simu_top soc cpu u_mul fir gfor[19] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+820,"simu_top soc cpu u_mul fir gfor[19] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+821,"simu_top soc cpu u_mul fir gfor[19] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+917,"simu_top soc cpu u_mul fir gfor[19] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+918,"simu_top soc cpu u_mul fir gfor[19] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+919,"simu_top soc cpu u_mul fir gfor[19] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+917,"simu_top soc cpu u_mul fir gfor[19] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+920,"simu_top soc cpu u_mul fir gfor[19] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+921,"simu_top soc cpu u_mul fir gfor[19] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+819,"simu_top soc cpu u_mul fir gfor[20] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+820,"simu_top soc cpu u_mul fir gfor[20] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+821,"simu_top soc cpu u_mul fir gfor[20] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+922,"simu_top soc cpu u_mul fir gfor[20] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+923,"simu_top soc cpu u_mul fir gfor[20] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+924,"simu_top soc cpu u_mul fir gfor[20] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+922,"simu_top soc cpu u_mul fir gfor[20] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+925,"simu_top soc cpu u_mul fir gfor[20] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+926,"simu_top soc cpu u_mul fir gfor[20] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+819,"simu_top soc cpu u_mul fir gfor[21] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+820,"simu_top soc cpu u_mul fir gfor[21] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+821,"simu_top soc cpu u_mul fir gfor[21] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+927,"simu_top soc cpu u_mul fir gfor[21] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+928,"simu_top soc cpu u_mul fir gfor[21] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+929,"simu_top soc cpu u_mul fir gfor[21] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+927,"simu_top soc cpu u_mul fir gfor[21] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+930,"simu_top soc cpu u_mul fir gfor[21] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+931,"simu_top soc cpu u_mul fir gfor[21] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+819,"simu_top soc cpu u_mul fir gfor[22] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+820,"simu_top soc cpu u_mul fir gfor[22] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+821,"simu_top soc cpu u_mul fir gfor[22] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+932,"simu_top soc cpu u_mul fir gfor[22] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+933,"simu_top soc cpu u_mul fir gfor[22] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+934,"simu_top soc cpu u_mul fir gfor[22] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+932,"simu_top soc cpu u_mul fir gfor[22] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+935,"simu_top soc cpu u_mul fir gfor[22] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+936,"simu_top soc cpu u_mul fir gfor[22] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+819,"simu_top soc cpu u_mul fir gfor[23] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+820,"simu_top soc cpu u_mul fir gfor[23] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+821,"simu_top soc cpu u_mul fir gfor[23] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+937,"simu_top soc cpu u_mul fir gfor[23] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+938,"simu_top soc cpu u_mul fir gfor[23] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+939,"simu_top soc cpu u_mul fir gfor[23] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+937,"simu_top soc cpu u_mul fir gfor[23] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+940,"simu_top soc cpu u_mul fir gfor[23] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+941,"simu_top soc cpu u_mul fir gfor[23] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+819,"simu_top soc cpu u_mul fir gfor[24] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+820,"simu_top soc cpu u_mul fir gfor[24] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+821,"simu_top soc cpu u_mul fir gfor[24] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+942,"simu_top soc cpu u_mul fir gfor[24] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+943,"simu_top soc cpu u_mul fir gfor[24] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+944,"simu_top soc cpu u_mul fir gfor[24] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+942,"simu_top soc cpu u_mul fir gfor[24] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+945,"simu_top soc cpu u_mul fir gfor[24] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+946,"simu_top soc cpu u_mul fir gfor[24] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+819,"simu_top soc cpu u_mul fir gfor[25] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+820,"simu_top soc cpu u_mul fir gfor[25] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+821,"simu_top soc cpu u_mul fir gfor[25] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+947,"simu_top soc cpu u_mul fir gfor[25] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+948,"simu_top soc cpu u_mul fir gfor[25] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+949,"simu_top soc cpu u_mul fir gfor[25] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+947,"simu_top soc cpu u_mul fir gfor[25] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+950,"simu_top soc cpu u_mul fir gfor[25] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+951,"simu_top soc cpu u_mul fir gfor[25] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+819,"simu_top soc cpu u_mul fir gfor[26] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+820,"simu_top soc cpu u_mul fir gfor[26] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+821,"simu_top soc cpu u_mul fir gfor[26] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+952,"simu_top soc cpu u_mul fir gfor[26] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+953,"simu_top soc cpu u_mul fir gfor[26] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+954,"simu_top soc cpu u_mul fir gfor[26] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+952,"simu_top soc cpu u_mul fir gfor[26] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+955,"simu_top soc cpu u_mul fir gfor[26] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+956,"simu_top soc cpu u_mul fir gfor[26] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+819,"simu_top soc cpu u_mul fir gfor[27] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+820,"simu_top soc cpu u_mul fir gfor[27] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+821,"simu_top soc cpu u_mul fir gfor[27] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+957,"simu_top soc cpu u_mul fir gfor[27] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+958,"simu_top soc cpu u_mul fir gfor[27] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+959,"simu_top soc cpu u_mul fir gfor[27] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+957,"simu_top soc cpu u_mul fir gfor[27] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+960,"simu_top soc cpu u_mul fir gfor[27] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+961,"simu_top soc cpu u_mul fir gfor[27] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+819,"simu_top soc cpu u_mul fir gfor[28] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+820,"simu_top soc cpu u_mul fir gfor[28] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+821,"simu_top soc cpu u_mul fir gfor[28] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+962,"simu_top soc cpu u_mul fir gfor[28] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+963,"simu_top soc cpu u_mul fir gfor[28] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+964,"simu_top soc cpu u_mul fir gfor[28] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+962,"simu_top soc cpu u_mul fir gfor[28] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+965,"simu_top soc cpu u_mul fir gfor[28] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+966,"simu_top soc cpu u_mul fir gfor[28] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+819,"simu_top soc cpu u_mul fir gfor[29] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+820,"simu_top soc cpu u_mul fir gfor[29] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+821,"simu_top soc cpu u_mul fir gfor[29] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+967,"simu_top soc cpu u_mul fir gfor[29] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+968,"simu_top soc cpu u_mul fir gfor[29] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+969,"simu_top soc cpu u_mul fir gfor[29] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+967,"simu_top soc cpu u_mul fir gfor[29] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+970,"simu_top soc cpu u_mul fir gfor[29] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+971,"simu_top soc cpu u_mul fir gfor[29] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+819,"simu_top soc cpu u_mul fir gfor[30] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+820,"simu_top soc cpu u_mul fir gfor[30] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+821,"simu_top soc cpu u_mul fir gfor[30] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+972,"simu_top soc cpu u_mul fir gfor[30] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+973,"simu_top soc cpu u_mul fir gfor[30] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+974,"simu_top soc cpu u_mul fir gfor[30] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+972,"simu_top soc cpu u_mul fir gfor[30] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+975,"simu_top soc cpu u_mul fir gfor[30] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+976,"simu_top soc cpu u_mul fir gfor[30] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+819,"simu_top soc cpu u_mul fir gfor[31] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+820,"simu_top soc cpu u_mul fir gfor[31] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+821,"simu_top soc cpu u_mul fir gfor[31] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+977,"simu_top soc cpu u_mul fir gfor[31] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+978,"simu_top soc cpu u_mul fir gfor[31] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+979,"simu_top soc cpu u_mul fir gfor[31] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+977,"simu_top soc cpu u_mul fir gfor[31] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+980,"simu_top soc cpu u_mul fir gfor[31] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+981,"simu_top soc cpu u_mul fir gfor[31] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+819,"simu_top soc cpu u_mul fir gfor[32] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+820,"simu_top soc cpu u_mul fir gfor[32] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+821,"simu_top soc cpu u_mul fir gfor[32] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+982,"simu_top soc cpu u_mul fir gfor[32] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+983,"simu_top soc cpu u_mul fir gfor[32] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+984,"simu_top soc cpu u_mul fir gfor[32] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+982,"simu_top soc cpu u_mul fir gfor[32] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+985,"simu_top soc cpu u_mul fir gfor[32] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+986,"simu_top soc cpu u_mul fir gfor[32] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+819,"simu_top soc cpu u_mul fir gfor[33] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+820,"simu_top soc cpu u_mul fir gfor[33] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+821,"simu_top soc cpu u_mul fir gfor[33] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+987,"simu_top soc cpu u_mul fir gfor[33] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+988,"simu_top soc cpu u_mul fir gfor[33] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+989,"simu_top soc cpu u_mul fir gfor[33] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+987,"simu_top soc cpu u_mul fir gfor[33] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+990,"simu_top soc cpu u_mul fir gfor[33] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+991,"simu_top soc cpu u_mul fir gfor[33] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+819,"simu_top soc cpu u_mul fir gfor[34] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+820,"simu_top soc cpu u_mul fir gfor[34] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+821,"simu_top soc cpu u_mul fir gfor[34] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+992,"simu_top soc cpu u_mul fir gfor[34] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+993,"simu_top soc cpu u_mul fir gfor[34] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+994,"simu_top soc cpu u_mul fir gfor[34] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+992,"simu_top soc cpu u_mul fir gfor[34] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+995,"simu_top soc cpu u_mul fir gfor[34] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+996,"simu_top soc cpu u_mul fir gfor[34] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+819,"simu_top soc cpu u_mul fir gfor[35] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+820,"simu_top soc cpu u_mul fir gfor[35] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+821,"simu_top soc cpu u_mul fir gfor[35] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+997,"simu_top soc cpu u_mul fir gfor[35] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+998,"simu_top soc cpu u_mul fir gfor[35] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+999,"simu_top soc cpu u_mul fir gfor[35] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+997,"simu_top soc cpu u_mul fir gfor[35] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1000,"simu_top soc cpu u_mul fir gfor[35] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1001,"simu_top soc cpu u_mul fir gfor[35] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+819,"simu_top soc cpu u_mul fir gfor[36] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+820,"simu_top soc cpu u_mul fir gfor[36] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+821,"simu_top soc cpu u_mul fir gfor[36] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1002,"simu_top soc cpu u_mul fir gfor[36] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1003,"simu_top soc cpu u_mul fir gfor[36] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1004,"simu_top soc cpu u_mul fir gfor[36] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1002,"simu_top soc cpu u_mul fir gfor[36] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1005,"simu_top soc cpu u_mul fir gfor[36] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1006,"simu_top soc cpu u_mul fir gfor[36] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+819,"simu_top soc cpu u_mul fir gfor[37] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+820,"simu_top soc cpu u_mul fir gfor[37] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+821,"simu_top soc cpu u_mul fir gfor[37] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1007,"simu_top soc cpu u_mul fir gfor[37] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1008,"simu_top soc cpu u_mul fir gfor[37] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1009,"simu_top soc cpu u_mul fir gfor[37] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1007,"simu_top soc cpu u_mul fir gfor[37] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1010,"simu_top soc cpu u_mul fir gfor[37] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1011,"simu_top soc cpu u_mul fir gfor[37] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+819,"simu_top soc cpu u_mul fir gfor[38] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+820,"simu_top soc cpu u_mul fir gfor[38] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+821,"simu_top soc cpu u_mul fir gfor[38] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1012,"simu_top soc cpu u_mul fir gfor[38] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1013,"simu_top soc cpu u_mul fir gfor[38] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1014,"simu_top soc cpu u_mul fir gfor[38] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1012,"simu_top soc cpu u_mul fir gfor[38] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1015,"simu_top soc cpu u_mul fir gfor[38] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1016,"simu_top soc cpu u_mul fir gfor[38] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+819,"simu_top soc cpu u_mul fir gfor[39] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+820,"simu_top soc cpu u_mul fir gfor[39] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+821,"simu_top soc cpu u_mul fir gfor[39] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1017,"simu_top soc cpu u_mul fir gfor[39] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1018,"simu_top soc cpu u_mul fir gfor[39] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1019,"simu_top soc cpu u_mul fir gfor[39] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1017,"simu_top soc cpu u_mul fir gfor[39] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1020,"simu_top soc cpu u_mul fir gfor[39] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1021,"simu_top soc cpu u_mul fir gfor[39] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+819,"simu_top soc cpu u_mul fir gfor[40] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+820,"simu_top soc cpu u_mul fir gfor[40] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+821,"simu_top soc cpu u_mul fir gfor[40] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1022,"simu_top soc cpu u_mul fir gfor[40] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1023,"simu_top soc cpu u_mul fir gfor[40] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1024,"simu_top soc cpu u_mul fir gfor[40] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1022,"simu_top soc cpu u_mul fir gfor[40] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1025,"simu_top soc cpu u_mul fir gfor[40] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1026,"simu_top soc cpu u_mul fir gfor[40] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+819,"simu_top soc cpu u_mul fir gfor[41] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+820,"simu_top soc cpu u_mul fir gfor[41] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+821,"simu_top soc cpu u_mul fir gfor[41] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1027,"simu_top soc cpu u_mul fir gfor[41] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1028,"simu_top soc cpu u_mul fir gfor[41] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1029,"simu_top soc cpu u_mul fir gfor[41] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1027,"simu_top soc cpu u_mul fir gfor[41] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1030,"simu_top soc cpu u_mul fir gfor[41] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1031,"simu_top soc cpu u_mul fir gfor[41] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+819,"simu_top soc cpu u_mul fir gfor[42] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+820,"simu_top soc cpu u_mul fir gfor[42] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+821,"simu_top soc cpu u_mul fir gfor[42] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1032,"simu_top soc cpu u_mul fir gfor[42] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1033,"simu_top soc cpu u_mul fir gfor[42] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1034,"simu_top soc cpu u_mul fir gfor[42] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1032,"simu_top soc cpu u_mul fir gfor[42] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1035,"simu_top soc cpu u_mul fir gfor[42] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1036,"simu_top soc cpu u_mul fir gfor[42] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+819,"simu_top soc cpu u_mul fir gfor[43] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+820,"simu_top soc cpu u_mul fir gfor[43] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+821,"simu_top soc cpu u_mul fir gfor[43] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1037,"simu_top soc cpu u_mul fir gfor[43] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1038,"simu_top soc cpu u_mul fir gfor[43] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1039,"simu_top soc cpu u_mul fir gfor[43] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1037,"simu_top soc cpu u_mul fir gfor[43] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1040,"simu_top soc cpu u_mul fir gfor[43] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1041,"simu_top soc cpu u_mul fir gfor[43] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+819,"simu_top soc cpu u_mul fir gfor[44] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+820,"simu_top soc cpu u_mul fir gfor[44] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+821,"simu_top soc cpu u_mul fir gfor[44] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1042,"simu_top soc cpu u_mul fir gfor[44] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1043,"simu_top soc cpu u_mul fir gfor[44] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1044,"simu_top soc cpu u_mul fir gfor[44] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1042,"simu_top soc cpu u_mul fir gfor[44] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1045,"simu_top soc cpu u_mul fir gfor[44] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1046,"simu_top soc cpu u_mul fir gfor[44] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+819,"simu_top soc cpu u_mul fir gfor[45] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+820,"simu_top soc cpu u_mul fir gfor[45] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+821,"simu_top soc cpu u_mul fir gfor[45] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1047,"simu_top soc cpu u_mul fir gfor[45] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1048,"simu_top soc cpu u_mul fir gfor[45] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1049,"simu_top soc cpu u_mul fir gfor[45] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1047,"simu_top soc cpu u_mul fir gfor[45] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1050,"simu_top soc cpu u_mul fir gfor[45] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1051,"simu_top soc cpu u_mul fir gfor[45] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+819,"simu_top soc cpu u_mul fir gfor[46] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+820,"simu_top soc cpu u_mul fir gfor[46] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+821,"simu_top soc cpu u_mul fir gfor[46] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1052,"simu_top soc cpu u_mul fir gfor[46] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1053,"simu_top soc cpu u_mul fir gfor[46] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1054,"simu_top soc cpu u_mul fir gfor[46] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1052,"simu_top soc cpu u_mul fir gfor[46] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1055,"simu_top soc cpu u_mul fir gfor[46] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1056,"simu_top soc cpu u_mul fir gfor[46] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+819,"simu_top soc cpu u_mul fir gfor[47] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+820,"simu_top soc cpu u_mul fir gfor[47] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+821,"simu_top soc cpu u_mul fir gfor[47] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1057,"simu_top soc cpu u_mul fir gfor[47] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1058,"simu_top soc cpu u_mul fir gfor[47] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1059,"simu_top soc cpu u_mul fir gfor[47] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1057,"simu_top soc cpu u_mul fir gfor[47] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1060,"simu_top soc cpu u_mul fir gfor[47] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1061,"simu_top soc cpu u_mul fir gfor[47] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+819,"simu_top soc cpu u_mul fir gfor[48] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+820,"simu_top soc cpu u_mul fir gfor[48] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+821,"simu_top soc cpu u_mul fir gfor[48] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1062,"simu_top soc cpu u_mul fir gfor[48] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1063,"simu_top soc cpu u_mul fir gfor[48] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1064,"simu_top soc cpu u_mul fir gfor[48] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1062,"simu_top soc cpu u_mul fir gfor[48] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1065,"simu_top soc cpu u_mul fir gfor[48] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1066,"simu_top soc cpu u_mul fir gfor[48] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+819,"simu_top soc cpu u_mul fir gfor[49] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+820,"simu_top soc cpu u_mul fir gfor[49] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+821,"simu_top soc cpu u_mul fir gfor[49] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1067,"simu_top soc cpu u_mul fir gfor[49] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1068,"simu_top soc cpu u_mul fir gfor[49] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1069,"simu_top soc cpu u_mul fir gfor[49] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1067,"simu_top soc cpu u_mul fir gfor[49] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1070,"simu_top soc cpu u_mul fir gfor[49] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1071,"simu_top soc cpu u_mul fir gfor[49] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+819,"simu_top soc cpu u_mul fir gfor[50] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+820,"simu_top soc cpu u_mul fir gfor[50] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+821,"simu_top soc cpu u_mul fir gfor[50] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1072,"simu_top soc cpu u_mul fir gfor[50] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1073,"simu_top soc cpu u_mul fir gfor[50] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1074,"simu_top soc cpu u_mul fir gfor[50] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1072,"simu_top soc cpu u_mul fir gfor[50] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1075,"simu_top soc cpu u_mul fir gfor[50] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1076,"simu_top soc cpu u_mul fir gfor[50] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+819,"simu_top soc cpu u_mul fir gfor[51] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+820,"simu_top soc cpu u_mul fir gfor[51] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+821,"simu_top soc cpu u_mul fir gfor[51] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1077,"simu_top soc cpu u_mul fir gfor[51] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1078,"simu_top soc cpu u_mul fir gfor[51] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1079,"simu_top soc cpu u_mul fir gfor[51] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1077,"simu_top soc cpu u_mul fir gfor[51] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1080,"simu_top soc cpu u_mul fir gfor[51] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1081,"simu_top soc cpu u_mul fir gfor[51] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+819,"simu_top soc cpu u_mul fir gfor[52] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+820,"simu_top soc cpu u_mul fir gfor[52] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+821,"simu_top soc cpu u_mul fir gfor[52] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1082,"simu_top soc cpu u_mul fir gfor[52] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1083,"simu_top soc cpu u_mul fir gfor[52] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1084,"simu_top soc cpu u_mul fir gfor[52] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1082,"simu_top soc cpu u_mul fir gfor[52] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1085,"simu_top soc cpu u_mul fir gfor[52] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1086,"simu_top soc cpu u_mul fir gfor[52] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+819,"simu_top soc cpu u_mul fir gfor[53] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+820,"simu_top soc cpu u_mul fir gfor[53] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+821,"simu_top soc cpu u_mul fir gfor[53] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1087,"simu_top soc cpu u_mul fir gfor[53] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1088,"simu_top soc cpu u_mul fir gfor[53] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1089,"simu_top soc cpu u_mul fir gfor[53] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1087,"simu_top soc cpu u_mul fir gfor[53] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1090,"simu_top soc cpu u_mul fir gfor[53] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1091,"simu_top soc cpu u_mul fir gfor[53] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+819,"simu_top soc cpu u_mul fir gfor[54] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+820,"simu_top soc cpu u_mul fir gfor[54] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+821,"simu_top soc cpu u_mul fir gfor[54] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1092,"simu_top soc cpu u_mul fir gfor[54] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1093,"simu_top soc cpu u_mul fir gfor[54] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1094,"simu_top soc cpu u_mul fir gfor[54] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1092,"simu_top soc cpu u_mul fir gfor[54] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1095,"simu_top soc cpu u_mul fir gfor[54] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1096,"simu_top soc cpu u_mul fir gfor[54] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+819,"simu_top soc cpu u_mul fir gfor[55] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+820,"simu_top soc cpu u_mul fir gfor[55] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+821,"simu_top soc cpu u_mul fir gfor[55] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1097,"simu_top soc cpu u_mul fir gfor[55] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1098,"simu_top soc cpu u_mul fir gfor[55] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1099,"simu_top soc cpu u_mul fir gfor[55] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1097,"simu_top soc cpu u_mul fir gfor[55] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1100,"simu_top soc cpu u_mul fir gfor[55] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1101,"simu_top soc cpu u_mul fir gfor[55] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+819,"simu_top soc cpu u_mul fir gfor[56] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+820,"simu_top soc cpu u_mul fir gfor[56] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+821,"simu_top soc cpu u_mul fir gfor[56] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1102,"simu_top soc cpu u_mul fir gfor[56] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1103,"simu_top soc cpu u_mul fir gfor[56] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1104,"simu_top soc cpu u_mul fir gfor[56] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1102,"simu_top soc cpu u_mul fir gfor[56] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1105,"simu_top soc cpu u_mul fir gfor[56] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1106,"simu_top soc cpu u_mul fir gfor[56] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+819,"simu_top soc cpu u_mul fir gfor[57] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+820,"simu_top soc cpu u_mul fir gfor[57] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+821,"simu_top soc cpu u_mul fir gfor[57] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1107,"simu_top soc cpu u_mul fir gfor[57] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1108,"simu_top soc cpu u_mul fir gfor[57] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1109,"simu_top soc cpu u_mul fir gfor[57] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1107,"simu_top soc cpu u_mul fir gfor[57] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1110,"simu_top soc cpu u_mul fir gfor[57] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1111,"simu_top soc cpu u_mul fir gfor[57] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+819,"simu_top soc cpu u_mul fir gfor[58] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+820,"simu_top soc cpu u_mul fir gfor[58] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+821,"simu_top soc cpu u_mul fir gfor[58] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1112,"simu_top soc cpu u_mul fir gfor[58] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1113,"simu_top soc cpu u_mul fir gfor[58] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1114,"simu_top soc cpu u_mul fir gfor[58] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1112,"simu_top soc cpu u_mul fir gfor[58] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1115,"simu_top soc cpu u_mul fir gfor[58] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1116,"simu_top soc cpu u_mul fir gfor[58] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+819,"simu_top soc cpu u_mul fir gfor[59] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+820,"simu_top soc cpu u_mul fir gfor[59] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+821,"simu_top soc cpu u_mul fir gfor[59] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1117,"simu_top soc cpu u_mul fir gfor[59] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1118,"simu_top soc cpu u_mul fir gfor[59] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1119,"simu_top soc cpu u_mul fir gfor[59] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1117,"simu_top soc cpu u_mul fir gfor[59] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1120,"simu_top soc cpu u_mul fir gfor[59] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1121,"simu_top soc cpu u_mul fir gfor[59] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+819,"simu_top soc cpu u_mul fir gfor[60] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+820,"simu_top soc cpu u_mul fir gfor[60] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+821,"simu_top soc cpu u_mul fir gfor[60] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1122,"simu_top soc cpu u_mul fir gfor[60] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1123,"simu_top soc cpu u_mul fir gfor[60] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1124,"simu_top soc cpu u_mul fir gfor[60] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1122,"simu_top soc cpu u_mul fir gfor[60] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1125,"simu_top soc cpu u_mul fir gfor[60] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1126,"simu_top soc cpu u_mul fir gfor[60] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+819,"simu_top soc cpu u_mul fir gfor[61] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+820,"simu_top soc cpu u_mul fir gfor[61] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+821,"simu_top soc cpu u_mul fir gfor[61] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1127,"simu_top soc cpu u_mul fir gfor[61] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1128,"simu_top soc cpu u_mul fir gfor[61] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1129,"simu_top soc cpu u_mul fir gfor[61] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1127,"simu_top soc cpu u_mul fir gfor[61] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1130,"simu_top soc cpu u_mul fir gfor[61] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1131,"simu_top soc cpu u_mul fir gfor[61] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+819,"simu_top soc cpu u_mul fir gfor[62] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+820,"simu_top soc cpu u_mul fir gfor[62] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+821,"simu_top soc cpu u_mul fir gfor[62] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1132,"simu_top soc cpu u_mul fir gfor[62] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1133,"simu_top soc cpu u_mul fir gfor[62] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1134,"simu_top soc cpu u_mul fir gfor[62] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1132,"simu_top soc cpu u_mul fir gfor[62] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1135,"simu_top soc cpu u_mul fir gfor[62] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1136,"simu_top soc cpu u_mul fir gfor[62] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+819,"simu_top soc cpu u_mul fir gfor[63] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+820,"simu_top soc cpu u_mul fir gfor[63] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+821,"simu_top soc cpu u_mul fir gfor[63] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1137,"simu_top soc cpu u_mul fir gfor[63] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1138,"simu_top soc cpu u_mul fir gfor[63] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1139,"simu_top soc cpu u_mul fir gfor[63] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1137,"simu_top soc cpu u_mul fir gfor[63] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1140,"simu_top soc cpu u_mul fir gfor[63] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1141,"simu_top soc cpu u_mul fir gfor[63] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+1142,"simu_top soc cpu u_mul las y",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declQuad(c+1143,"simu_top soc cpu u_mul las InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declQuad(c+1145,"simu_top soc cpu u_mul las OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declBit(c+1147,"simu_top soc cpu u_mul las Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1148,"simu_top soc cpu u_mul las negx",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1149,"simu_top soc cpu u_mul las x",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1150,"simu_top soc cpu u_mul las neg2x",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1151,"simu_top soc cpu u_mul las uu yc",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1152,"simu_top soc cpu u_mul las uu yb",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1153,"simu_top soc cpu u_mul las uu ya",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1148,"simu_top soc cpu u_mul las uu negx",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1149,"simu_top soc cpu u_mul las uu x",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1150,"simu_top soc cpu u_mul las uu neg2x",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1148,"simu_top soc cpu u_mul las fir negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1149,"simu_top soc cpu u_mul las fir x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1150,"simu_top soc cpu u_mul las fir neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1154,"simu_top soc cpu u_mul las fir InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13784,"simu_top soc cpu u_mul las fir PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13787,"simu_top soc cpu u_mul las fir NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1154,"simu_top soc cpu u_mul las fir PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1155,"simu_top soc cpu u_mul las fir NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1156,"simu_top soc cpu u_mul las fir OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1148,"simu_top soc cpu u_mul las gfor[1] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1149,"simu_top soc cpu u_mul las gfor[1] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1150,"simu_top soc cpu u_mul las gfor[1] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1157,"simu_top soc cpu u_mul las gfor[1] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1158,"simu_top soc cpu u_mul las gfor[1] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1159,"simu_top soc cpu u_mul las gfor[1] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1157,"simu_top soc cpu u_mul las gfor[1] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1160,"simu_top soc cpu u_mul las gfor[1] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1161,"simu_top soc cpu u_mul las gfor[1] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1148,"simu_top soc cpu u_mul las gfor[2] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1149,"simu_top soc cpu u_mul las gfor[2] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1150,"simu_top soc cpu u_mul las gfor[2] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1162,"simu_top soc cpu u_mul las gfor[2] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1163,"simu_top soc cpu u_mul las gfor[2] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1164,"simu_top soc cpu u_mul las gfor[2] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1162,"simu_top soc cpu u_mul las gfor[2] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1165,"simu_top soc cpu u_mul las gfor[2] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1166,"simu_top soc cpu u_mul las gfor[2] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1148,"simu_top soc cpu u_mul las gfor[3] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1149,"simu_top soc cpu u_mul las gfor[3] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1150,"simu_top soc cpu u_mul las gfor[3] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1167,"simu_top soc cpu u_mul las gfor[3] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1168,"simu_top soc cpu u_mul las gfor[3] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1169,"simu_top soc cpu u_mul las gfor[3] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1167,"simu_top soc cpu u_mul las gfor[3] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1170,"simu_top soc cpu u_mul las gfor[3] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1171,"simu_top soc cpu u_mul las gfor[3] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1148,"simu_top soc cpu u_mul las gfor[4] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1149,"simu_top soc cpu u_mul las gfor[4] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1150,"simu_top soc cpu u_mul las gfor[4] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1172,"simu_top soc cpu u_mul las gfor[4] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1173,"simu_top soc cpu u_mul las gfor[4] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1174,"simu_top soc cpu u_mul las gfor[4] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1172,"simu_top soc cpu u_mul las gfor[4] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1175,"simu_top soc cpu u_mul las gfor[4] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1176,"simu_top soc cpu u_mul las gfor[4] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1148,"simu_top soc cpu u_mul las gfor[5] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1149,"simu_top soc cpu u_mul las gfor[5] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1150,"simu_top soc cpu u_mul las gfor[5] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1177,"simu_top soc cpu u_mul las gfor[5] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1178,"simu_top soc cpu u_mul las gfor[5] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1179,"simu_top soc cpu u_mul las gfor[5] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1177,"simu_top soc cpu u_mul las gfor[5] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1180,"simu_top soc cpu u_mul las gfor[5] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1181,"simu_top soc cpu u_mul las gfor[5] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1148,"simu_top soc cpu u_mul las gfor[6] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1149,"simu_top soc cpu u_mul las gfor[6] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1150,"simu_top soc cpu u_mul las gfor[6] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1182,"simu_top soc cpu u_mul las gfor[6] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1183,"simu_top soc cpu u_mul las gfor[6] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1184,"simu_top soc cpu u_mul las gfor[6] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1182,"simu_top soc cpu u_mul las gfor[6] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1185,"simu_top soc cpu u_mul las gfor[6] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1186,"simu_top soc cpu u_mul las gfor[6] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1148,"simu_top soc cpu u_mul las gfor[7] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1149,"simu_top soc cpu u_mul las gfor[7] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1150,"simu_top soc cpu u_mul las gfor[7] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1187,"simu_top soc cpu u_mul las gfor[7] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1188,"simu_top soc cpu u_mul las gfor[7] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1189,"simu_top soc cpu u_mul las gfor[7] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1187,"simu_top soc cpu u_mul las gfor[7] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1190,"simu_top soc cpu u_mul las gfor[7] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1191,"simu_top soc cpu u_mul las gfor[7] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1148,"simu_top soc cpu u_mul las gfor[8] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1149,"simu_top soc cpu u_mul las gfor[8] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1150,"simu_top soc cpu u_mul las gfor[8] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1192,"simu_top soc cpu u_mul las gfor[8] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1193,"simu_top soc cpu u_mul las gfor[8] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1194,"simu_top soc cpu u_mul las gfor[8] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1192,"simu_top soc cpu u_mul las gfor[8] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1195,"simu_top soc cpu u_mul las gfor[8] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1196,"simu_top soc cpu u_mul las gfor[8] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1148,"simu_top soc cpu u_mul las gfor[9] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1149,"simu_top soc cpu u_mul las gfor[9] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1150,"simu_top soc cpu u_mul las gfor[9] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1197,"simu_top soc cpu u_mul las gfor[9] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1198,"simu_top soc cpu u_mul las gfor[9] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1199,"simu_top soc cpu u_mul las gfor[9] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1197,"simu_top soc cpu u_mul las gfor[9] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1200,"simu_top soc cpu u_mul las gfor[9] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1201,"simu_top soc cpu u_mul las gfor[9] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1148,"simu_top soc cpu u_mul las gfor[10] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1149,"simu_top soc cpu u_mul las gfor[10] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1150,"simu_top soc cpu u_mul las gfor[10] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1202,"simu_top soc cpu u_mul las gfor[10] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1203,"simu_top soc cpu u_mul las gfor[10] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1204,"simu_top soc cpu u_mul las gfor[10] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1202,"simu_top soc cpu u_mul las gfor[10] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1205,"simu_top soc cpu u_mul las gfor[10] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1206,"simu_top soc cpu u_mul las gfor[10] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1148,"simu_top soc cpu u_mul las gfor[11] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1149,"simu_top soc cpu u_mul las gfor[11] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1150,"simu_top soc cpu u_mul las gfor[11] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1207,"simu_top soc cpu u_mul las gfor[11] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1208,"simu_top soc cpu u_mul las gfor[11] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1209,"simu_top soc cpu u_mul las gfor[11] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1207,"simu_top soc cpu u_mul las gfor[11] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1210,"simu_top soc cpu u_mul las gfor[11] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1211,"simu_top soc cpu u_mul las gfor[11] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1148,"simu_top soc cpu u_mul las gfor[12] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1149,"simu_top soc cpu u_mul las gfor[12] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1150,"simu_top soc cpu u_mul las gfor[12] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1212,"simu_top soc cpu u_mul las gfor[12] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1213,"simu_top soc cpu u_mul las gfor[12] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1214,"simu_top soc cpu u_mul las gfor[12] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1212,"simu_top soc cpu u_mul las gfor[12] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1215,"simu_top soc cpu u_mul las gfor[12] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1216,"simu_top soc cpu u_mul las gfor[12] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1148,"simu_top soc cpu u_mul las gfor[13] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1149,"simu_top soc cpu u_mul las gfor[13] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1150,"simu_top soc cpu u_mul las gfor[13] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1217,"simu_top soc cpu u_mul las gfor[13] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1218,"simu_top soc cpu u_mul las gfor[13] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1219,"simu_top soc cpu u_mul las gfor[13] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1217,"simu_top soc cpu u_mul las gfor[13] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1220,"simu_top soc cpu u_mul las gfor[13] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1221,"simu_top soc cpu u_mul las gfor[13] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1148,"simu_top soc cpu u_mul las gfor[14] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1149,"simu_top soc cpu u_mul las gfor[14] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1150,"simu_top soc cpu u_mul las gfor[14] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1222,"simu_top soc cpu u_mul las gfor[14] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1223,"simu_top soc cpu u_mul las gfor[14] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1224,"simu_top soc cpu u_mul las gfor[14] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1222,"simu_top soc cpu u_mul las gfor[14] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1225,"simu_top soc cpu u_mul las gfor[14] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1226,"simu_top soc cpu u_mul las gfor[14] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1148,"simu_top soc cpu u_mul las gfor[15] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1149,"simu_top soc cpu u_mul las gfor[15] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1150,"simu_top soc cpu u_mul las gfor[15] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1227,"simu_top soc cpu u_mul las gfor[15] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1228,"simu_top soc cpu u_mul las gfor[15] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1229,"simu_top soc cpu u_mul las gfor[15] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1227,"simu_top soc cpu u_mul las gfor[15] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1230,"simu_top soc cpu u_mul las gfor[15] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1231,"simu_top soc cpu u_mul las gfor[15] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1148,"simu_top soc cpu u_mul las gfor[16] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1149,"simu_top soc cpu u_mul las gfor[16] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1150,"simu_top soc cpu u_mul las gfor[16] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1232,"simu_top soc cpu u_mul las gfor[16] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1233,"simu_top soc cpu u_mul las gfor[16] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1234,"simu_top soc cpu u_mul las gfor[16] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1232,"simu_top soc cpu u_mul las gfor[16] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1235,"simu_top soc cpu u_mul las gfor[16] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1236,"simu_top soc cpu u_mul las gfor[16] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1148,"simu_top soc cpu u_mul las gfor[17] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1149,"simu_top soc cpu u_mul las gfor[17] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1150,"simu_top soc cpu u_mul las gfor[17] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1237,"simu_top soc cpu u_mul las gfor[17] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1238,"simu_top soc cpu u_mul las gfor[17] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1239,"simu_top soc cpu u_mul las gfor[17] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1237,"simu_top soc cpu u_mul las gfor[17] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1240,"simu_top soc cpu u_mul las gfor[17] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1241,"simu_top soc cpu u_mul las gfor[17] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1148,"simu_top soc cpu u_mul las gfor[18] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1149,"simu_top soc cpu u_mul las gfor[18] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1150,"simu_top soc cpu u_mul las gfor[18] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1242,"simu_top soc cpu u_mul las gfor[18] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1243,"simu_top soc cpu u_mul las gfor[18] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1244,"simu_top soc cpu u_mul las gfor[18] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1242,"simu_top soc cpu u_mul las gfor[18] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1245,"simu_top soc cpu u_mul las gfor[18] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1246,"simu_top soc cpu u_mul las gfor[18] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1148,"simu_top soc cpu u_mul las gfor[19] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1149,"simu_top soc cpu u_mul las gfor[19] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1150,"simu_top soc cpu u_mul las gfor[19] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1247,"simu_top soc cpu u_mul las gfor[19] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1248,"simu_top soc cpu u_mul las gfor[19] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1249,"simu_top soc cpu u_mul las gfor[19] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1247,"simu_top soc cpu u_mul las gfor[19] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1250,"simu_top soc cpu u_mul las gfor[19] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1251,"simu_top soc cpu u_mul las gfor[19] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1148,"simu_top soc cpu u_mul las gfor[20] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1149,"simu_top soc cpu u_mul las gfor[20] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1150,"simu_top soc cpu u_mul las gfor[20] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1252,"simu_top soc cpu u_mul las gfor[20] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1253,"simu_top soc cpu u_mul las gfor[20] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1254,"simu_top soc cpu u_mul las gfor[20] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1252,"simu_top soc cpu u_mul las gfor[20] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1255,"simu_top soc cpu u_mul las gfor[20] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1256,"simu_top soc cpu u_mul las gfor[20] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1148,"simu_top soc cpu u_mul las gfor[21] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1149,"simu_top soc cpu u_mul las gfor[21] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1150,"simu_top soc cpu u_mul las gfor[21] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1257,"simu_top soc cpu u_mul las gfor[21] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1258,"simu_top soc cpu u_mul las gfor[21] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1259,"simu_top soc cpu u_mul las gfor[21] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1257,"simu_top soc cpu u_mul las gfor[21] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1260,"simu_top soc cpu u_mul las gfor[21] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1261,"simu_top soc cpu u_mul las gfor[21] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1148,"simu_top soc cpu u_mul las gfor[22] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1149,"simu_top soc cpu u_mul las gfor[22] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1150,"simu_top soc cpu u_mul las gfor[22] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1262,"simu_top soc cpu u_mul las gfor[22] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1263,"simu_top soc cpu u_mul las gfor[22] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1264,"simu_top soc cpu u_mul las gfor[22] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1262,"simu_top soc cpu u_mul las gfor[22] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1265,"simu_top soc cpu u_mul las gfor[22] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1266,"simu_top soc cpu u_mul las gfor[22] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1148,"simu_top soc cpu u_mul las gfor[23] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1149,"simu_top soc cpu u_mul las gfor[23] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1150,"simu_top soc cpu u_mul las gfor[23] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1267,"simu_top soc cpu u_mul las gfor[23] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1268,"simu_top soc cpu u_mul las gfor[23] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1269,"simu_top soc cpu u_mul las gfor[23] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1267,"simu_top soc cpu u_mul las gfor[23] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1270,"simu_top soc cpu u_mul las gfor[23] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1271,"simu_top soc cpu u_mul las gfor[23] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1148,"simu_top soc cpu u_mul las gfor[24] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1149,"simu_top soc cpu u_mul las gfor[24] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1150,"simu_top soc cpu u_mul las gfor[24] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1272,"simu_top soc cpu u_mul las gfor[24] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1273,"simu_top soc cpu u_mul las gfor[24] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1274,"simu_top soc cpu u_mul las gfor[24] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1272,"simu_top soc cpu u_mul las gfor[24] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1275,"simu_top soc cpu u_mul las gfor[24] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1276,"simu_top soc cpu u_mul las gfor[24] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1148,"simu_top soc cpu u_mul las gfor[25] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1149,"simu_top soc cpu u_mul las gfor[25] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1150,"simu_top soc cpu u_mul las gfor[25] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1277,"simu_top soc cpu u_mul las gfor[25] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1278,"simu_top soc cpu u_mul las gfor[25] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1279,"simu_top soc cpu u_mul las gfor[25] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1277,"simu_top soc cpu u_mul las gfor[25] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1280,"simu_top soc cpu u_mul las gfor[25] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1281,"simu_top soc cpu u_mul las gfor[25] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1148,"simu_top soc cpu u_mul las gfor[26] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1149,"simu_top soc cpu u_mul las gfor[26] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1150,"simu_top soc cpu u_mul las gfor[26] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1282,"simu_top soc cpu u_mul las gfor[26] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1283,"simu_top soc cpu u_mul las gfor[26] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1284,"simu_top soc cpu u_mul las gfor[26] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1282,"simu_top soc cpu u_mul las gfor[26] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1285,"simu_top soc cpu u_mul las gfor[26] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1286,"simu_top soc cpu u_mul las gfor[26] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1148,"simu_top soc cpu u_mul las gfor[27] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1149,"simu_top soc cpu u_mul las gfor[27] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1150,"simu_top soc cpu u_mul las gfor[27] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1287,"simu_top soc cpu u_mul las gfor[27] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1288,"simu_top soc cpu u_mul las gfor[27] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1289,"simu_top soc cpu u_mul las gfor[27] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1287,"simu_top soc cpu u_mul las gfor[27] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1290,"simu_top soc cpu u_mul las gfor[27] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1291,"simu_top soc cpu u_mul las gfor[27] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1148,"simu_top soc cpu u_mul las gfor[28] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1149,"simu_top soc cpu u_mul las gfor[28] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1150,"simu_top soc cpu u_mul las gfor[28] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1292,"simu_top soc cpu u_mul las gfor[28] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1293,"simu_top soc cpu u_mul las gfor[28] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1294,"simu_top soc cpu u_mul las gfor[28] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1292,"simu_top soc cpu u_mul las gfor[28] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1295,"simu_top soc cpu u_mul las gfor[28] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1296,"simu_top soc cpu u_mul las gfor[28] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1148,"simu_top soc cpu u_mul las gfor[29] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1149,"simu_top soc cpu u_mul las gfor[29] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1150,"simu_top soc cpu u_mul las gfor[29] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1297,"simu_top soc cpu u_mul las gfor[29] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1298,"simu_top soc cpu u_mul las gfor[29] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1299,"simu_top soc cpu u_mul las gfor[29] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1297,"simu_top soc cpu u_mul las gfor[29] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1300,"simu_top soc cpu u_mul las gfor[29] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1301,"simu_top soc cpu u_mul las gfor[29] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1148,"simu_top soc cpu u_mul las gfor[30] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1149,"simu_top soc cpu u_mul las gfor[30] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1150,"simu_top soc cpu u_mul las gfor[30] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1302,"simu_top soc cpu u_mul las gfor[30] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1303,"simu_top soc cpu u_mul las gfor[30] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1304,"simu_top soc cpu u_mul las gfor[30] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1302,"simu_top soc cpu u_mul las gfor[30] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1305,"simu_top soc cpu u_mul las gfor[30] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1306,"simu_top soc cpu u_mul las gfor[30] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1148,"simu_top soc cpu u_mul las gfor[31] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1149,"simu_top soc cpu u_mul las gfor[31] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1150,"simu_top soc cpu u_mul las gfor[31] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1307,"simu_top soc cpu u_mul las gfor[31] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1308,"simu_top soc cpu u_mul las gfor[31] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1309,"simu_top soc cpu u_mul las gfor[31] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1307,"simu_top soc cpu u_mul las gfor[31] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1310,"simu_top soc cpu u_mul las gfor[31] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1311,"simu_top soc cpu u_mul las gfor[31] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1148,"simu_top soc cpu u_mul las gfor[32] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1149,"simu_top soc cpu u_mul las gfor[32] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1150,"simu_top soc cpu u_mul las gfor[32] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1312,"simu_top soc cpu u_mul las gfor[32] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1313,"simu_top soc cpu u_mul las gfor[32] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1314,"simu_top soc cpu u_mul las gfor[32] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1312,"simu_top soc cpu u_mul las gfor[32] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1315,"simu_top soc cpu u_mul las gfor[32] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1316,"simu_top soc cpu u_mul las gfor[32] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1148,"simu_top soc cpu u_mul las gfor[33] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1149,"simu_top soc cpu u_mul las gfor[33] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1150,"simu_top soc cpu u_mul las gfor[33] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1317,"simu_top soc cpu u_mul las gfor[33] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1318,"simu_top soc cpu u_mul las gfor[33] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1319,"simu_top soc cpu u_mul las gfor[33] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1317,"simu_top soc cpu u_mul las gfor[33] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1320,"simu_top soc cpu u_mul las gfor[33] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1321,"simu_top soc cpu u_mul las gfor[33] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1148,"simu_top soc cpu u_mul las gfor[34] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1149,"simu_top soc cpu u_mul las gfor[34] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1150,"simu_top soc cpu u_mul las gfor[34] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1322,"simu_top soc cpu u_mul las gfor[34] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1323,"simu_top soc cpu u_mul las gfor[34] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1324,"simu_top soc cpu u_mul las gfor[34] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1322,"simu_top soc cpu u_mul las gfor[34] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1325,"simu_top soc cpu u_mul las gfor[34] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1326,"simu_top soc cpu u_mul las gfor[34] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1148,"simu_top soc cpu u_mul las gfor[35] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1149,"simu_top soc cpu u_mul las gfor[35] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1150,"simu_top soc cpu u_mul las gfor[35] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1327,"simu_top soc cpu u_mul las gfor[35] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1328,"simu_top soc cpu u_mul las gfor[35] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1329,"simu_top soc cpu u_mul las gfor[35] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1327,"simu_top soc cpu u_mul las gfor[35] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1330,"simu_top soc cpu u_mul las gfor[35] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1331,"simu_top soc cpu u_mul las gfor[35] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1148,"simu_top soc cpu u_mul las gfor[36] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1149,"simu_top soc cpu u_mul las gfor[36] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1150,"simu_top soc cpu u_mul las gfor[36] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1332,"simu_top soc cpu u_mul las gfor[36] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1333,"simu_top soc cpu u_mul las gfor[36] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1334,"simu_top soc cpu u_mul las gfor[36] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1332,"simu_top soc cpu u_mul las gfor[36] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1335,"simu_top soc cpu u_mul las gfor[36] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1336,"simu_top soc cpu u_mul las gfor[36] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1148,"simu_top soc cpu u_mul las gfor[37] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1149,"simu_top soc cpu u_mul las gfor[37] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1150,"simu_top soc cpu u_mul las gfor[37] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1337,"simu_top soc cpu u_mul las gfor[37] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1338,"simu_top soc cpu u_mul las gfor[37] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1339,"simu_top soc cpu u_mul las gfor[37] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1337,"simu_top soc cpu u_mul las gfor[37] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1340,"simu_top soc cpu u_mul las gfor[37] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1341,"simu_top soc cpu u_mul las gfor[37] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1148,"simu_top soc cpu u_mul las gfor[38] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1149,"simu_top soc cpu u_mul las gfor[38] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1150,"simu_top soc cpu u_mul las gfor[38] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1342,"simu_top soc cpu u_mul las gfor[38] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1343,"simu_top soc cpu u_mul las gfor[38] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1344,"simu_top soc cpu u_mul las gfor[38] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1342,"simu_top soc cpu u_mul las gfor[38] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1345,"simu_top soc cpu u_mul las gfor[38] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1346,"simu_top soc cpu u_mul las gfor[38] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1148,"simu_top soc cpu u_mul las gfor[39] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1149,"simu_top soc cpu u_mul las gfor[39] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1150,"simu_top soc cpu u_mul las gfor[39] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1347,"simu_top soc cpu u_mul las gfor[39] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1348,"simu_top soc cpu u_mul las gfor[39] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1349,"simu_top soc cpu u_mul las gfor[39] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1347,"simu_top soc cpu u_mul las gfor[39] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1350,"simu_top soc cpu u_mul las gfor[39] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1351,"simu_top soc cpu u_mul las gfor[39] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1148,"simu_top soc cpu u_mul las gfor[40] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1149,"simu_top soc cpu u_mul las gfor[40] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1150,"simu_top soc cpu u_mul las gfor[40] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1352,"simu_top soc cpu u_mul las gfor[40] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1353,"simu_top soc cpu u_mul las gfor[40] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1354,"simu_top soc cpu u_mul las gfor[40] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1352,"simu_top soc cpu u_mul las gfor[40] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1355,"simu_top soc cpu u_mul las gfor[40] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1356,"simu_top soc cpu u_mul las gfor[40] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1148,"simu_top soc cpu u_mul las gfor[41] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1149,"simu_top soc cpu u_mul las gfor[41] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1150,"simu_top soc cpu u_mul las gfor[41] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1357,"simu_top soc cpu u_mul las gfor[41] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1358,"simu_top soc cpu u_mul las gfor[41] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1359,"simu_top soc cpu u_mul las gfor[41] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1357,"simu_top soc cpu u_mul las gfor[41] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1360,"simu_top soc cpu u_mul las gfor[41] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1361,"simu_top soc cpu u_mul las gfor[41] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1148,"simu_top soc cpu u_mul las gfor[42] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1149,"simu_top soc cpu u_mul las gfor[42] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1150,"simu_top soc cpu u_mul las gfor[42] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1362,"simu_top soc cpu u_mul las gfor[42] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1363,"simu_top soc cpu u_mul las gfor[42] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1364,"simu_top soc cpu u_mul las gfor[42] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1362,"simu_top soc cpu u_mul las gfor[42] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1365,"simu_top soc cpu u_mul las gfor[42] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1366,"simu_top soc cpu u_mul las gfor[42] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1148,"simu_top soc cpu u_mul las gfor[43] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1149,"simu_top soc cpu u_mul las gfor[43] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1150,"simu_top soc cpu u_mul las gfor[43] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1367,"simu_top soc cpu u_mul las gfor[43] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1368,"simu_top soc cpu u_mul las gfor[43] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1369,"simu_top soc cpu u_mul las gfor[43] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1367,"simu_top soc cpu u_mul las gfor[43] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1370,"simu_top soc cpu u_mul las gfor[43] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1371,"simu_top soc cpu u_mul las gfor[43] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1148,"simu_top soc cpu u_mul las gfor[44] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1149,"simu_top soc cpu u_mul las gfor[44] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1150,"simu_top soc cpu u_mul las gfor[44] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1372,"simu_top soc cpu u_mul las gfor[44] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1373,"simu_top soc cpu u_mul las gfor[44] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1374,"simu_top soc cpu u_mul las gfor[44] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1372,"simu_top soc cpu u_mul las gfor[44] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1375,"simu_top soc cpu u_mul las gfor[44] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1376,"simu_top soc cpu u_mul las gfor[44] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1148,"simu_top soc cpu u_mul las gfor[45] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1149,"simu_top soc cpu u_mul las gfor[45] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1150,"simu_top soc cpu u_mul las gfor[45] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1377,"simu_top soc cpu u_mul las gfor[45] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1378,"simu_top soc cpu u_mul las gfor[45] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1379,"simu_top soc cpu u_mul las gfor[45] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1377,"simu_top soc cpu u_mul las gfor[45] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1380,"simu_top soc cpu u_mul las gfor[45] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1381,"simu_top soc cpu u_mul las gfor[45] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1148,"simu_top soc cpu u_mul las gfor[46] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1149,"simu_top soc cpu u_mul las gfor[46] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1150,"simu_top soc cpu u_mul las gfor[46] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1382,"simu_top soc cpu u_mul las gfor[46] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1383,"simu_top soc cpu u_mul las gfor[46] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1384,"simu_top soc cpu u_mul las gfor[46] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1382,"simu_top soc cpu u_mul las gfor[46] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1385,"simu_top soc cpu u_mul las gfor[46] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1386,"simu_top soc cpu u_mul las gfor[46] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1148,"simu_top soc cpu u_mul las gfor[47] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1149,"simu_top soc cpu u_mul las gfor[47] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1150,"simu_top soc cpu u_mul las gfor[47] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1387,"simu_top soc cpu u_mul las gfor[47] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1388,"simu_top soc cpu u_mul las gfor[47] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1389,"simu_top soc cpu u_mul las gfor[47] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1387,"simu_top soc cpu u_mul las gfor[47] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1390,"simu_top soc cpu u_mul las gfor[47] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1391,"simu_top soc cpu u_mul las gfor[47] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1148,"simu_top soc cpu u_mul las gfor[48] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1149,"simu_top soc cpu u_mul las gfor[48] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1150,"simu_top soc cpu u_mul las gfor[48] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1392,"simu_top soc cpu u_mul las gfor[48] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1393,"simu_top soc cpu u_mul las gfor[48] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1394,"simu_top soc cpu u_mul las gfor[48] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1392,"simu_top soc cpu u_mul las gfor[48] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1395,"simu_top soc cpu u_mul las gfor[48] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1396,"simu_top soc cpu u_mul las gfor[48] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1148,"simu_top soc cpu u_mul las gfor[49] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1149,"simu_top soc cpu u_mul las gfor[49] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1150,"simu_top soc cpu u_mul las gfor[49] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1397,"simu_top soc cpu u_mul las gfor[49] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1398,"simu_top soc cpu u_mul las gfor[49] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1399,"simu_top soc cpu u_mul las gfor[49] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1397,"simu_top soc cpu u_mul las gfor[49] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1400,"simu_top soc cpu u_mul las gfor[49] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1401,"simu_top soc cpu u_mul las gfor[49] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1148,"simu_top soc cpu u_mul las gfor[50] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1149,"simu_top soc cpu u_mul las gfor[50] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1150,"simu_top soc cpu u_mul las gfor[50] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1402,"simu_top soc cpu u_mul las gfor[50] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1403,"simu_top soc cpu u_mul las gfor[50] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1404,"simu_top soc cpu u_mul las gfor[50] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1402,"simu_top soc cpu u_mul las gfor[50] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1405,"simu_top soc cpu u_mul las gfor[50] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1406,"simu_top soc cpu u_mul las gfor[50] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1148,"simu_top soc cpu u_mul las gfor[51] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1149,"simu_top soc cpu u_mul las gfor[51] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1150,"simu_top soc cpu u_mul las gfor[51] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1407,"simu_top soc cpu u_mul las gfor[51] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1408,"simu_top soc cpu u_mul las gfor[51] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1409,"simu_top soc cpu u_mul las gfor[51] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1407,"simu_top soc cpu u_mul las gfor[51] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1410,"simu_top soc cpu u_mul las gfor[51] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1411,"simu_top soc cpu u_mul las gfor[51] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1148,"simu_top soc cpu u_mul las gfor[52] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1149,"simu_top soc cpu u_mul las gfor[52] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1150,"simu_top soc cpu u_mul las gfor[52] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1412,"simu_top soc cpu u_mul las gfor[52] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1413,"simu_top soc cpu u_mul las gfor[52] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1414,"simu_top soc cpu u_mul las gfor[52] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1412,"simu_top soc cpu u_mul las gfor[52] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1415,"simu_top soc cpu u_mul las gfor[52] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1416,"simu_top soc cpu u_mul las gfor[52] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1148,"simu_top soc cpu u_mul las gfor[53] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1149,"simu_top soc cpu u_mul las gfor[53] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1150,"simu_top soc cpu u_mul las gfor[53] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1417,"simu_top soc cpu u_mul las gfor[53] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1418,"simu_top soc cpu u_mul las gfor[53] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1419,"simu_top soc cpu u_mul las gfor[53] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1417,"simu_top soc cpu u_mul las gfor[53] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1420,"simu_top soc cpu u_mul las gfor[53] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1421,"simu_top soc cpu u_mul las gfor[53] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1148,"simu_top soc cpu u_mul las gfor[54] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1149,"simu_top soc cpu u_mul las gfor[54] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1150,"simu_top soc cpu u_mul las gfor[54] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1422,"simu_top soc cpu u_mul las gfor[54] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1423,"simu_top soc cpu u_mul las gfor[54] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1424,"simu_top soc cpu u_mul las gfor[54] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1422,"simu_top soc cpu u_mul las gfor[54] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1425,"simu_top soc cpu u_mul las gfor[54] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1426,"simu_top soc cpu u_mul las gfor[54] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1148,"simu_top soc cpu u_mul las gfor[55] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1149,"simu_top soc cpu u_mul las gfor[55] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1150,"simu_top soc cpu u_mul las gfor[55] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1427,"simu_top soc cpu u_mul las gfor[55] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1428,"simu_top soc cpu u_mul las gfor[55] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1429,"simu_top soc cpu u_mul las gfor[55] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1427,"simu_top soc cpu u_mul las gfor[55] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1430,"simu_top soc cpu u_mul las gfor[55] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1431,"simu_top soc cpu u_mul las gfor[55] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1148,"simu_top soc cpu u_mul las gfor[56] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1149,"simu_top soc cpu u_mul las gfor[56] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1150,"simu_top soc cpu u_mul las gfor[56] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1432,"simu_top soc cpu u_mul las gfor[56] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1433,"simu_top soc cpu u_mul las gfor[56] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1434,"simu_top soc cpu u_mul las gfor[56] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1432,"simu_top soc cpu u_mul las gfor[56] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1435,"simu_top soc cpu u_mul las gfor[56] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1436,"simu_top soc cpu u_mul las gfor[56] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1148,"simu_top soc cpu u_mul las gfor[57] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1149,"simu_top soc cpu u_mul las gfor[57] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1150,"simu_top soc cpu u_mul las gfor[57] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1437,"simu_top soc cpu u_mul las gfor[57] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1438,"simu_top soc cpu u_mul las gfor[57] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1439,"simu_top soc cpu u_mul las gfor[57] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1437,"simu_top soc cpu u_mul las gfor[57] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1440,"simu_top soc cpu u_mul las gfor[57] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1441,"simu_top soc cpu u_mul las gfor[57] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1148,"simu_top soc cpu u_mul las gfor[58] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1149,"simu_top soc cpu u_mul las gfor[58] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1150,"simu_top soc cpu u_mul las gfor[58] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1442,"simu_top soc cpu u_mul las gfor[58] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1443,"simu_top soc cpu u_mul las gfor[58] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1444,"simu_top soc cpu u_mul las gfor[58] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1442,"simu_top soc cpu u_mul las gfor[58] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1445,"simu_top soc cpu u_mul las gfor[58] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1446,"simu_top soc cpu u_mul las gfor[58] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1148,"simu_top soc cpu u_mul las gfor[59] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1149,"simu_top soc cpu u_mul las gfor[59] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1150,"simu_top soc cpu u_mul las gfor[59] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1447,"simu_top soc cpu u_mul las gfor[59] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1448,"simu_top soc cpu u_mul las gfor[59] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1449,"simu_top soc cpu u_mul las gfor[59] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1447,"simu_top soc cpu u_mul las gfor[59] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1450,"simu_top soc cpu u_mul las gfor[59] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1451,"simu_top soc cpu u_mul las gfor[59] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1148,"simu_top soc cpu u_mul las gfor[60] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1149,"simu_top soc cpu u_mul las gfor[60] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1150,"simu_top soc cpu u_mul las gfor[60] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1452,"simu_top soc cpu u_mul las gfor[60] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1453,"simu_top soc cpu u_mul las gfor[60] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1454,"simu_top soc cpu u_mul las gfor[60] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1452,"simu_top soc cpu u_mul las gfor[60] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1455,"simu_top soc cpu u_mul las gfor[60] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1456,"simu_top soc cpu u_mul las gfor[60] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1148,"simu_top soc cpu u_mul las gfor[61] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1149,"simu_top soc cpu u_mul las gfor[61] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1150,"simu_top soc cpu u_mul las gfor[61] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1457,"simu_top soc cpu u_mul las gfor[61] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1458,"simu_top soc cpu u_mul las gfor[61] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1459,"simu_top soc cpu u_mul las gfor[61] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1457,"simu_top soc cpu u_mul las gfor[61] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1460,"simu_top soc cpu u_mul las gfor[61] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1461,"simu_top soc cpu u_mul las gfor[61] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1148,"simu_top soc cpu u_mul las gfor[62] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1149,"simu_top soc cpu u_mul las gfor[62] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1150,"simu_top soc cpu u_mul las gfor[62] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1462,"simu_top soc cpu u_mul las gfor[62] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1463,"simu_top soc cpu u_mul las gfor[62] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1464,"simu_top soc cpu u_mul las gfor[62] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1462,"simu_top soc cpu u_mul las gfor[62] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1465,"simu_top soc cpu u_mul las gfor[62] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1466,"simu_top soc cpu u_mul las gfor[62] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1148,"simu_top soc cpu u_mul las gfor[63] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1149,"simu_top soc cpu u_mul las gfor[63] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1150,"simu_top soc cpu u_mul las gfor[63] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1467,"simu_top soc cpu u_mul las gfor[63] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1468,"simu_top soc cpu u_mul las gfor[63] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1469,"simu_top soc cpu u_mul las gfor[63] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1467,"simu_top soc cpu u_mul las gfor[63] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1470,"simu_top soc cpu u_mul las gfor[63] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1471,"simu_top soc cpu u_mul las gfor[63] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+1472,"simu_top soc cpu u_mul firs InData",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+1473,"simu_top soc cpu u_mul firs CIn",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declBus(c+1474,"simu_top soc cpu u_mul firs COut",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declBit(c+1475,"simu_top soc cpu u_mul firs C",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1476,"simu_top soc cpu u_mul firs S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+1477,"simu_top soc cpu u_mul firs FirSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBus(c+1478,"simu_top soc cpu u_mul firs SecSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+1479,"simu_top soc cpu u_mul firs ThiSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+1480,"simu_top soc cpu u_mul firs ForSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+1481,"simu_top soc cpu u_mul firs FifSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1482,"simu_top soc cpu u_mul firs first1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1483,"simu_top soc cpu u_mul firs first1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1484,"simu_top soc cpu u_mul firs first1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1485,"simu_top soc cpu u_mul firs first1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1486,"simu_top soc cpu u_mul firs first1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1487,"simu_top soc cpu u_mul firs first2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1488,"simu_top soc cpu u_mul firs first2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1489,"simu_top soc cpu u_mul firs first2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1490,"simu_top soc cpu u_mul firs first2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1491,"simu_top soc cpu u_mul firs first2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1492,"simu_top soc cpu u_mul firs first3 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1493,"simu_top soc cpu u_mul firs first3 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1494,"simu_top soc cpu u_mul firs first3 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1495,"simu_top soc cpu u_mul firs first3 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1496,"simu_top soc cpu u_mul firs first3 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1497,"simu_top soc cpu u_mul firs first4 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1498,"simu_top soc cpu u_mul firs first4 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1499,"simu_top soc cpu u_mul firs first4 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1500,"simu_top soc cpu u_mul firs first4 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1501,"simu_top soc cpu u_mul firs first4 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1502,"simu_top soc cpu u_mul firs first5 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1503,"simu_top soc cpu u_mul firs first5 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1504,"simu_top soc cpu u_mul firs first5 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1505,"simu_top soc cpu u_mul firs first5 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1506,"simu_top soc cpu u_mul firs first5 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1507,"simu_top soc cpu u_mul firs second1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1508,"simu_top soc cpu u_mul firs second1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1509,"simu_top soc cpu u_mul firs second1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1510,"simu_top soc cpu u_mul firs second1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1511,"simu_top soc cpu u_mul firs second1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1512,"simu_top soc cpu u_mul firs second2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1513,"simu_top soc cpu u_mul firs second2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1514,"simu_top soc cpu u_mul firs second2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1515,"simu_top soc cpu u_mul firs second2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1516,"simu_top soc cpu u_mul firs second2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1517,"simu_top soc cpu u_mul firs second3 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1518,"simu_top soc cpu u_mul firs second3 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1519,"simu_top soc cpu u_mul firs second3 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1520,"simu_top soc cpu u_mul firs second3 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1521,"simu_top soc cpu u_mul firs second3 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1522,"simu_top soc cpu u_mul firs second4 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1523,"simu_top soc cpu u_mul firs second4 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1524,"simu_top soc cpu u_mul firs second4 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1525,"simu_top soc cpu u_mul firs second4 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1526,"simu_top soc cpu u_mul firs second4 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1527,"simu_top soc cpu u_mul firs third1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1528,"simu_top soc cpu u_mul firs third1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1529,"simu_top soc cpu u_mul firs third1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1530,"simu_top soc cpu u_mul firs third1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1531,"simu_top soc cpu u_mul firs third1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1532,"simu_top soc cpu u_mul firs third2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1533,"simu_top soc cpu u_mul firs third2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1534,"simu_top soc cpu u_mul firs third2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1535,"simu_top soc cpu u_mul firs third2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1536,"simu_top soc cpu u_mul firs third2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1537,"simu_top soc cpu u_mul firs fourth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1538,"simu_top soc cpu u_mul firs fourth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1539,"simu_top soc cpu u_mul firs fourth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1540,"simu_top soc cpu u_mul firs fourth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1541,"simu_top soc cpu u_mul firs fourth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1542,"simu_top soc cpu u_mul firs fourth2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1543,"simu_top soc cpu u_mul firs fourth2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1544,"simu_top soc cpu u_mul firs fourth2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1545,"simu_top soc cpu u_mul firs fourth2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1546,"simu_top soc cpu u_mul firs fourth2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1547,"simu_top soc cpu u_mul firs fifth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1548,"simu_top soc cpu u_mul firs fifth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1549,"simu_top soc cpu u_mul firs fifth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1550,"simu_top soc cpu u_mul firs fifth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1481,"simu_top soc cpu u_mul firs fifth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1481,"simu_top soc cpu u_mul firs sixth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1551,"simu_top soc cpu u_mul firs sixth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1552,"simu_top soc cpu u_mul firs sixth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1475,"simu_top soc cpu u_mul firs sixth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1476,"simu_top soc cpu u_mul firs sixth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+1553,"simu_top soc cpu u_mul boothfor[2] ai y",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declQuad(c+1554,"simu_top soc cpu u_mul boothfor[2] ai InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declQuad(c+1556,"simu_top soc cpu u_mul boothfor[2] ai OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declBit(c+1558,"simu_top soc cpu u_mul boothfor[2] ai Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1559,"simu_top soc cpu u_mul boothfor[2] ai negx",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1560,"simu_top soc cpu u_mul boothfor[2] ai x",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1561,"simu_top soc cpu u_mul boothfor[2] ai neg2x",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1562,"simu_top soc cpu u_mul boothfor[2] ai uu yc",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1563,"simu_top soc cpu u_mul boothfor[2] ai uu yb",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+822,"simu_top soc cpu u_mul boothfor[2] ai uu ya",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1559,"simu_top soc cpu u_mul boothfor[2] ai uu negx",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1560,"simu_top soc cpu u_mul boothfor[2] ai uu x",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1561,"simu_top soc cpu u_mul boothfor[2] ai uu neg2x",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1559,"simu_top soc cpu u_mul boothfor[2] ai fir negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1560,"simu_top soc cpu u_mul boothfor[2] ai fir x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1561,"simu_top soc cpu u_mul boothfor[2] ai fir neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1564,"simu_top soc cpu u_mul boothfor[2] ai fir InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13784,"simu_top soc cpu u_mul boothfor[2] ai fir PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13787,"simu_top soc cpu u_mul boothfor[2] ai fir NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1564,"simu_top soc cpu u_mul boothfor[2] ai fir PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1565,"simu_top soc cpu u_mul boothfor[2] ai fir NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1566,"simu_top soc cpu u_mul boothfor[2] ai fir OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1559,"simu_top soc cpu u_mul boothfor[2] ai gfor[1] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1560,"simu_top soc cpu u_mul boothfor[2] ai gfor[1] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1561,"simu_top soc cpu u_mul boothfor[2] ai gfor[1] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1567,"simu_top soc cpu u_mul boothfor[2] ai gfor[1] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1568,"simu_top soc cpu u_mul boothfor[2] ai gfor[1] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1569,"simu_top soc cpu u_mul boothfor[2] ai gfor[1] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1567,"simu_top soc cpu u_mul boothfor[2] ai gfor[1] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1570,"simu_top soc cpu u_mul boothfor[2] ai gfor[1] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1571,"simu_top soc cpu u_mul boothfor[2] ai gfor[1] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1559,"simu_top soc cpu u_mul boothfor[2] ai gfor[2] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1560,"simu_top soc cpu u_mul boothfor[2] ai gfor[2] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1561,"simu_top soc cpu u_mul boothfor[2] ai gfor[2] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1572,"simu_top soc cpu u_mul boothfor[2] ai gfor[2] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1573,"simu_top soc cpu u_mul boothfor[2] ai gfor[2] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1574,"simu_top soc cpu u_mul boothfor[2] ai gfor[2] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1572,"simu_top soc cpu u_mul boothfor[2] ai gfor[2] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1575,"simu_top soc cpu u_mul boothfor[2] ai gfor[2] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1576,"simu_top soc cpu u_mul boothfor[2] ai gfor[2] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1559,"simu_top soc cpu u_mul boothfor[2] ai gfor[3] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1560,"simu_top soc cpu u_mul boothfor[2] ai gfor[3] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1561,"simu_top soc cpu u_mul boothfor[2] ai gfor[3] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1577,"simu_top soc cpu u_mul boothfor[2] ai gfor[3] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1578,"simu_top soc cpu u_mul boothfor[2] ai gfor[3] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1579,"simu_top soc cpu u_mul boothfor[2] ai gfor[3] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1577,"simu_top soc cpu u_mul boothfor[2] ai gfor[3] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1580,"simu_top soc cpu u_mul boothfor[2] ai gfor[3] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1581,"simu_top soc cpu u_mul boothfor[2] ai gfor[3] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1559,"simu_top soc cpu u_mul boothfor[2] ai gfor[4] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1560,"simu_top soc cpu u_mul boothfor[2] ai gfor[4] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1561,"simu_top soc cpu u_mul boothfor[2] ai gfor[4] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1582,"simu_top soc cpu u_mul boothfor[2] ai gfor[4] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1583,"simu_top soc cpu u_mul boothfor[2] ai gfor[4] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1584,"simu_top soc cpu u_mul boothfor[2] ai gfor[4] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1582,"simu_top soc cpu u_mul boothfor[2] ai gfor[4] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1585,"simu_top soc cpu u_mul boothfor[2] ai gfor[4] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1586,"simu_top soc cpu u_mul boothfor[2] ai gfor[4] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1559,"simu_top soc cpu u_mul boothfor[2] ai gfor[5] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1560,"simu_top soc cpu u_mul boothfor[2] ai gfor[5] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1561,"simu_top soc cpu u_mul boothfor[2] ai gfor[5] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1587,"simu_top soc cpu u_mul boothfor[2] ai gfor[5] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1588,"simu_top soc cpu u_mul boothfor[2] ai gfor[5] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1589,"simu_top soc cpu u_mul boothfor[2] ai gfor[5] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1587,"simu_top soc cpu u_mul boothfor[2] ai gfor[5] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1590,"simu_top soc cpu u_mul boothfor[2] ai gfor[5] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1591,"simu_top soc cpu u_mul boothfor[2] ai gfor[5] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1559,"simu_top soc cpu u_mul boothfor[2] ai gfor[6] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1560,"simu_top soc cpu u_mul boothfor[2] ai gfor[6] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1561,"simu_top soc cpu u_mul boothfor[2] ai gfor[6] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1592,"simu_top soc cpu u_mul boothfor[2] ai gfor[6] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1593,"simu_top soc cpu u_mul boothfor[2] ai gfor[6] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1594,"simu_top soc cpu u_mul boothfor[2] ai gfor[6] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1592,"simu_top soc cpu u_mul boothfor[2] ai gfor[6] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1595,"simu_top soc cpu u_mul boothfor[2] ai gfor[6] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1596,"simu_top soc cpu u_mul boothfor[2] ai gfor[6] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1559,"simu_top soc cpu u_mul boothfor[2] ai gfor[7] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1560,"simu_top soc cpu u_mul boothfor[2] ai gfor[7] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1561,"simu_top soc cpu u_mul boothfor[2] ai gfor[7] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1597,"simu_top soc cpu u_mul boothfor[2] ai gfor[7] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1598,"simu_top soc cpu u_mul boothfor[2] ai gfor[7] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1599,"simu_top soc cpu u_mul boothfor[2] ai gfor[7] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1597,"simu_top soc cpu u_mul boothfor[2] ai gfor[7] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1600,"simu_top soc cpu u_mul boothfor[2] ai gfor[7] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1601,"simu_top soc cpu u_mul boothfor[2] ai gfor[7] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1559,"simu_top soc cpu u_mul boothfor[2] ai gfor[8] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1560,"simu_top soc cpu u_mul boothfor[2] ai gfor[8] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1561,"simu_top soc cpu u_mul boothfor[2] ai gfor[8] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1602,"simu_top soc cpu u_mul boothfor[2] ai gfor[8] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1603,"simu_top soc cpu u_mul boothfor[2] ai gfor[8] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1604,"simu_top soc cpu u_mul boothfor[2] ai gfor[8] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1602,"simu_top soc cpu u_mul boothfor[2] ai gfor[8] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1605,"simu_top soc cpu u_mul boothfor[2] ai gfor[8] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1606,"simu_top soc cpu u_mul boothfor[2] ai gfor[8] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1559,"simu_top soc cpu u_mul boothfor[2] ai gfor[9] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1560,"simu_top soc cpu u_mul boothfor[2] ai gfor[9] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1561,"simu_top soc cpu u_mul boothfor[2] ai gfor[9] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1607,"simu_top soc cpu u_mul boothfor[2] ai gfor[9] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1608,"simu_top soc cpu u_mul boothfor[2] ai gfor[9] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1609,"simu_top soc cpu u_mul boothfor[2] ai gfor[9] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1607,"simu_top soc cpu u_mul boothfor[2] ai gfor[9] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1610,"simu_top soc cpu u_mul boothfor[2] ai gfor[9] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1611,"simu_top soc cpu u_mul boothfor[2] ai gfor[9] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1559,"simu_top soc cpu u_mul boothfor[2] ai gfor[10] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1560,"simu_top soc cpu u_mul boothfor[2] ai gfor[10] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1561,"simu_top soc cpu u_mul boothfor[2] ai gfor[10] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1612,"simu_top soc cpu u_mul boothfor[2] ai gfor[10] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1613,"simu_top soc cpu u_mul boothfor[2] ai gfor[10] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1614,"simu_top soc cpu u_mul boothfor[2] ai gfor[10] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1612,"simu_top soc cpu u_mul boothfor[2] ai gfor[10] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1615,"simu_top soc cpu u_mul boothfor[2] ai gfor[10] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1616,"simu_top soc cpu u_mul boothfor[2] ai gfor[10] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1559,"simu_top soc cpu u_mul boothfor[2] ai gfor[11] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1560,"simu_top soc cpu u_mul boothfor[2] ai gfor[11] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1561,"simu_top soc cpu u_mul boothfor[2] ai gfor[11] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1617,"simu_top soc cpu u_mul boothfor[2] ai gfor[11] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1618,"simu_top soc cpu u_mul boothfor[2] ai gfor[11] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1619,"simu_top soc cpu u_mul boothfor[2] ai gfor[11] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1617,"simu_top soc cpu u_mul boothfor[2] ai gfor[11] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1620,"simu_top soc cpu u_mul boothfor[2] ai gfor[11] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1621,"simu_top soc cpu u_mul boothfor[2] ai gfor[11] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1559,"simu_top soc cpu u_mul boothfor[2] ai gfor[12] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1560,"simu_top soc cpu u_mul boothfor[2] ai gfor[12] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1561,"simu_top soc cpu u_mul boothfor[2] ai gfor[12] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1622,"simu_top soc cpu u_mul boothfor[2] ai gfor[12] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1623,"simu_top soc cpu u_mul boothfor[2] ai gfor[12] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1624,"simu_top soc cpu u_mul boothfor[2] ai gfor[12] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1622,"simu_top soc cpu u_mul boothfor[2] ai gfor[12] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1625,"simu_top soc cpu u_mul boothfor[2] ai gfor[12] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1626,"simu_top soc cpu u_mul boothfor[2] ai gfor[12] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1559,"simu_top soc cpu u_mul boothfor[2] ai gfor[13] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1560,"simu_top soc cpu u_mul boothfor[2] ai gfor[13] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1561,"simu_top soc cpu u_mul boothfor[2] ai gfor[13] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1627,"simu_top soc cpu u_mul boothfor[2] ai gfor[13] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1628,"simu_top soc cpu u_mul boothfor[2] ai gfor[13] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1629,"simu_top soc cpu u_mul boothfor[2] ai gfor[13] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1627,"simu_top soc cpu u_mul boothfor[2] ai gfor[13] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1630,"simu_top soc cpu u_mul boothfor[2] ai gfor[13] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1631,"simu_top soc cpu u_mul boothfor[2] ai gfor[13] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1559,"simu_top soc cpu u_mul boothfor[2] ai gfor[14] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1560,"simu_top soc cpu u_mul boothfor[2] ai gfor[14] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1561,"simu_top soc cpu u_mul boothfor[2] ai gfor[14] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1632,"simu_top soc cpu u_mul boothfor[2] ai gfor[14] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1633,"simu_top soc cpu u_mul boothfor[2] ai gfor[14] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1634,"simu_top soc cpu u_mul boothfor[2] ai gfor[14] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1632,"simu_top soc cpu u_mul boothfor[2] ai gfor[14] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1635,"simu_top soc cpu u_mul boothfor[2] ai gfor[14] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1636,"simu_top soc cpu u_mul boothfor[2] ai gfor[14] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1559,"simu_top soc cpu u_mul boothfor[2] ai gfor[15] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1560,"simu_top soc cpu u_mul boothfor[2] ai gfor[15] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1561,"simu_top soc cpu u_mul boothfor[2] ai gfor[15] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1637,"simu_top soc cpu u_mul boothfor[2] ai gfor[15] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1638,"simu_top soc cpu u_mul boothfor[2] ai gfor[15] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1639,"simu_top soc cpu u_mul boothfor[2] ai gfor[15] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1637,"simu_top soc cpu u_mul boothfor[2] ai gfor[15] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1640,"simu_top soc cpu u_mul boothfor[2] ai gfor[15] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1641,"simu_top soc cpu u_mul boothfor[2] ai gfor[15] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1559,"simu_top soc cpu u_mul boothfor[2] ai gfor[16] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1560,"simu_top soc cpu u_mul boothfor[2] ai gfor[16] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1561,"simu_top soc cpu u_mul boothfor[2] ai gfor[16] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1642,"simu_top soc cpu u_mul boothfor[2] ai gfor[16] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1643,"simu_top soc cpu u_mul boothfor[2] ai gfor[16] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1644,"simu_top soc cpu u_mul boothfor[2] ai gfor[16] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1642,"simu_top soc cpu u_mul boothfor[2] ai gfor[16] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1645,"simu_top soc cpu u_mul boothfor[2] ai gfor[16] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1646,"simu_top soc cpu u_mul boothfor[2] ai gfor[16] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1559,"simu_top soc cpu u_mul boothfor[2] ai gfor[17] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1560,"simu_top soc cpu u_mul boothfor[2] ai gfor[17] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1561,"simu_top soc cpu u_mul boothfor[2] ai gfor[17] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1647,"simu_top soc cpu u_mul boothfor[2] ai gfor[17] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1648,"simu_top soc cpu u_mul boothfor[2] ai gfor[17] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1649,"simu_top soc cpu u_mul boothfor[2] ai gfor[17] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1647,"simu_top soc cpu u_mul boothfor[2] ai gfor[17] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1650,"simu_top soc cpu u_mul boothfor[2] ai gfor[17] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1651,"simu_top soc cpu u_mul boothfor[2] ai gfor[17] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1559,"simu_top soc cpu u_mul boothfor[2] ai gfor[18] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1560,"simu_top soc cpu u_mul boothfor[2] ai gfor[18] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1561,"simu_top soc cpu u_mul boothfor[2] ai gfor[18] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1652,"simu_top soc cpu u_mul boothfor[2] ai gfor[18] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1653,"simu_top soc cpu u_mul boothfor[2] ai gfor[18] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1654,"simu_top soc cpu u_mul boothfor[2] ai gfor[18] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1652,"simu_top soc cpu u_mul boothfor[2] ai gfor[18] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1655,"simu_top soc cpu u_mul boothfor[2] ai gfor[18] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1656,"simu_top soc cpu u_mul boothfor[2] ai gfor[18] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1559,"simu_top soc cpu u_mul boothfor[2] ai gfor[19] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1560,"simu_top soc cpu u_mul boothfor[2] ai gfor[19] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1561,"simu_top soc cpu u_mul boothfor[2] ai gfor[19] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1657,"simu_top soc cpu u_mul boothfor[2] ai gfor[19] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1658,"simu_top soc cpu u_mul boothfor[2] ai gfor[19] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1659,"simu_top soc cpu u_mul boothfor[2] ai gfor[19] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1657,"simu_top soc cpu u_mul boothfor[2] ai gfor[19] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1660,"simu_top soc cpu u_mul boothfor[2] ai gfor[19] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1661,"simu_top soc cpu u_mul boothfor[2] ai gfor[19] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1559,"simu_top soc cpu u_mul boothfor[2] ai gfor[20] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1560,"simu_top soc cpu u_mul boothfor[2] ai gfor[20] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1561,"simu_top soc cpu u_mul boothfor[2] ai gfor[20] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1662,"simu_top soc cpu u_mul boothfor[2] ai gfor[20] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1663,"simu_top soc cpu u_mul boothfor[2] ai gfor[20] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1664,"simu_top soc cpu u_mul boothfor[2] ai gfor[20] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1662,"simu_top soc cpu u_mul boothfor[2] ai gfor[20] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1665,"simu_top soc cpu u_mul boothfor[2] ai gfor[20] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1666,"simu_top soc cpu u_mul boothfor[2] ai gfor[20] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1559,"simu_top soc cpu u_mul boothfor[2] ai gfor[21] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1560,"simu_top soc cpu u_mul boothfor[2] ai gfor[21] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1561,"simu_top soc cpu u_mul boothfor[2] ai gfor[21] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1667,"simu_top soc cpu u_mul boothfor[2] ai gfor[21] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1668,"simu_top soc cpu u_mul boothfor[2] ai gfor[21] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1669,"simu_top soc cpu u_mul boothfor[2] ai gfor[21] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1667,"simu_top soc cpu u_mul boothfor[2] ai gfor[21] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1670,"simu_top soc cpu u_mul boothfor[2] ai gfor[21] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1671,"simu_top soc cpu u_mul boothfor[2] ai gfor[21] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1559,"simu_top soc cpu u_mul boothfor[2] ai gfor[22] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1560,"simu_top soc cpu u_mul boothfor[2] ai gfor[22] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1561,"simu_top soc cpu u_mul boothfor[2] ai gfor[22] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1672,"simu_top soc cpu u_mul boothfor[2] ai gfor[22] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1673,"simu_top soc cpu u_mul boothfor[2] ai gfor[22] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1674,"simu_top soc cpu u_mul boothfor[2] ai gfor[22] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1672,"simu_top soc cpu u_mul boothfor[2] ai gfor[22] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1675,"simu_top soc cpu u_mul boothfor[2] ai gfor[22] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1676,"simu_top soc cpu u_mul boothfor[2] ai gfor[22] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1559,"simu_top soc cpu u_mul boothfor[2] ai gfor[23] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1560,"simu_top soc cpu u_mul boothfor[2] ai gfor[23] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1561,"simu_top soc cpu u_mul boothfor[2] ai gfor[23] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1677,"simu_top soc cpu u_mul boothfor[2] ai gfor[23] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1678,"simu_top soc cpu u_mul boothfor[2] ai gfor[23] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1679,"simu_top soc cpu u_mul boothfor[2] ai gfor[23] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1677,"simu_top soc cpu u_mul boothfor[2] ai gfor[23] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1680,"simu_top soc cpu u_mul boothfor[2] ai gfor[23] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1681,"simu_top soc cpu u_mul boothfor[2] ai gfor[23] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1559,"simu_top soc cpu u_mul boothfor[2] ai gfor[24] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1560,"simu_top soc cpu u_mul boothfor[2] ai gfor[24] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1561,"simu_top soc cpu u_mul boothfor[2] ai gfor[24] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1682,"simu_top soc cpu u_mul boothfor[2] ai gfor[24] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1683,"simu_top soc cpu u_mul boothfor[2] ai gfor[24] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1684,"simu_top soc cpu u_mul boothfor[2] ai gfor[24] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1682,"simu_top soc cpu u_mul boothfor[2] ai gfor[24] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1685,"simu_top soc cpu u_mul boothfor[2] ai gfor[24] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1686,"simu_top soc cpu u_mul boothfor[2] ai gfor[24] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1559,"simu_top soc cpu u_mul boothfor[2] ai gfor[25] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1560,"simu_top soc cpu u_mul boothfor[2] ai gfor[25] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1561,"simu_top soc cpu u_mul boothfor[2] ai gfor[25] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1687,"simu_top soc cpu u_mul boothfor[2] ai gfor[25] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1688,"simu_top soc cpu u_mul boothfor[2] ai gfor[25] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1689,"simu_top soc cpu u_mul boothfor[2] ai gfor[25] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1687,"simu_top soc cpu u_mul boothfor[2] ai gfor[25] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1690,"simu_top soc cpu u_mul boothfor[2] ai gfor[25] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1691,"simu_top soc cpu u_mul boothfor[2] ai gfor[25] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1559,"simu_top soc cpu u_mul boothfor[2] ai gfor[26] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1560,"simu_top soc cpu u_mul boothfor[2] ai gfor[26] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1561,"simu_top soc cpu u_mul boothfor[2] ai gfor[26] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1692,"simu_top soc cpu u_mul boothfor[2] ai gfor[26] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1693,"simu_top soc cpu u_mul boothfor[2] ai gfor[26] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1694,"simu_top soc cpu u_mul boothfor[2] ai gfor[26] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1692,"simu_top soc cpu u_mul boothfor[2] ai gfor[26] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1695,"simu_top soc cpu u_mul boothfor[2] ai gfor[26] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1696,"simu_top soc cpu u_mul boothfor[2] ai gfor[26] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1559,"simu_top soc cpu u_mul boothfor[2] ai gfor[27] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1560,"simu_top soc cpu u_mul boothfor[2] ai gfor[27] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1561,"simu_top soc cpu u_mul boothfor[2] ai gfor[27] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1697,"simu_top soc cpu u_mul boothfor[2] ai gfor[27] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1698,"simu_top soc cpu u_mul boothfor[2] ai gfor[27] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1699,"simu_top soc cpu u_mul boothfor[2] ai gfor[27] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1697,"simu_top soc cpu u_mul boothfor[2] ai gfor[27] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1700,"simu_top soc cpu u_mul boothfor[2] ai gfor[27] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1701,"simu_top soc cpu u_mul boothfor[2] ai gfor[27] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1559,"simu_top soc cpu u_mul boothfor[2] ai gfor[28] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1560,"simu_top soc cpu u_mul boothfor[2] ai gfor[28] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1561,"simu_top soc cpu u_mul boothfor[2] ai gfor[28] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1702,"simu_top soc cpu u_mul boothfor[2] ai gfor[28] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1703,"simu_top soc cpu u_mul boothfor[2] ai gfor[28] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1704,"simu_top soc cpu u_mul boothfor[2] ai gfor[28] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1702,"simu_top soc cpu u_mul boothfor[2] ai gfor[28] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1705,"simu_top soc cpu u_mul boothfor[2] ai gfor[28] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1706,"simu_top soc cpu u_mul boothfor[2] ai gfor[28] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1559,"simu_top soc cpu u_mul boothfor[2] ai gfor[29] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1560,"simu_top soc cpu u_mul boothfor[2] ai gfor[29] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1561,"simu_top soc cpu u_mul boothfor[2] ai gfor[29] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1707,"simu_top soc cpu u_mul boothfor[2] ai gfor[29] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1708,"simu_top soc cpu u_mul boothfor[2] ai gfor[29] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1709,"simu_top soc cpu u_mul boothfor[2] ai gfor[29] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1707,"simu_top soc cpu u_mul boothfor[2] ai gfor[29] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1710,"simu_top soc cpu u_mul boothfor[2] ai gfor[29] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1711,"simu_top soc cpu u_mul boothfor[2] ai gfor[29] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1559,"simu_top soc cpu u_mul boothfor[2] ai gfor[30] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1560,"simu_top soc cpu u_mul boothfor[2] ai gfor[30] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1561,"simu_top soc cpu u_mul boothfor[2] ai gfor[30] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1712,"simu_top soc cpu u_mul boothfor[2] ai gfor[30] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1713,"simu_top soc cpu u_mul boothfor[2] ai gfor[30] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1714,"simu_top soc cpu u_mul boothfor[2] ai gfor[30] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1712,"simu_top soc cpu u_mul boothfor[2] ai gfor[30] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1715,"simu_top soc cpu u_mul boothfor[2] ai gfor[30] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1716,"simu_top soc cpu u_mul boothfor[2] ai gfor[30] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1559,"simu_top soc cpu u_mul boothfor[2] ai gfor[31] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1560,"simu_top soc cpu u_mul boothfor[2] ai gfor[31] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1561,"simu_top soc cpu u_mul boothfor[2] ai gfor[31] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1717,"simu_top soc cpu u_mul boothfor[2] ai gfor[31] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1718,"simu_top soc cpu u_mul boothfor[2] ai gfor[31] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1719,"simu_top soc cpu u_mul boothfor[2] ai gfor[31] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1717,"simu_top soc cpu u_mul boothfor[2] ai gfor[31] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1720,"simu_top soc cpu u_mul boothfor[2] ai gfor[31] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1721,"simu_top soc cpu u_mul boothfor[2] ai gfor[31] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1559,"simu_top soc cpu u_mul boothfor[2] ai gfor[32] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1560,"simu_top soc cpu u_mul boothfor[2] ai gfor[32] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1561,"simu_top soc cpu u_mul boothfor[2] ai gfor[32] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1722,"simu_top soc cpu u_mul boothfor[2] ai gfor[32] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1723,"simu_top soc cpu u_mul boothfor[2] ai gfor[32] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1724,"simu_top soc cpu u_mul boothfor[2] ai gfor[32] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1722,"simu_top soc cpu u_mul boothfor[2] ai gfor[32] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1725,"simu_top soc cpu u_mul boothfor[2] ai gfor[32] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1726,"simu_top soc cpu u_mul boothfor[2] ai gfor[32] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1559,"simu_top soc cpu u_mul boothfor[2] ai gfor[33] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1560,"simu_top soc cpu u_mul boothfor[2] ai gfor[33] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1561,"simu_top soc cpu u_mul boothfor[2] ai gfor[33] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1727,"simu_top soc cpu u_mul boothfor[2] ai gfor[33] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1728,"simu_top soc cpu u_mul boothfor[2] ai gfor[33] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1729,"simu_top soc cpu u_mul boothfor[2] ai gfor[33] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1727,"simu_top soc cpu u_mul boothfor[2] ai gfor[33] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1730,"simu_top soc cpu u_mul boothfor[2] ai gfor[33] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1731,"simu_top soc cpu u_mul boothfor[2] ai gfor[33] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1559,"simu_top soc cpu u_mul boothfor[2] ai gfor[34] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1560,"simu_top soc cpu u_mul boothfor[2] ai gfor[34] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1561,"simu_top soc cpu u_mul boothfor[2] ai gfor[34] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1732,"simu_top soc cpu u_mul boothfor[2] ai gfor[34] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1733,"simu_top soc cpu u_mul boothfor[2] ai gfor[34] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1734,"simu_top soc cpu u_mul boothfor[2] ai gfor[34] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1732,"simu_top soc cpu u_mul boothfor[2] ai gfor[34] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1735,"simu_top soc cpu u_mul boothfor[2] ai gfor[34] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1736,"simu_top soc cpu u_mul boothfor[2] ai gfor[34] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1559,"simu_top soc cpu u_mul boothfor[2] ai gfor[35] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1560,"simu_top soc cpu u_mul boothfor[2] ai gfor[35] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1561,"simu_top soc cpu u_mul boothfor[2] ai gfor[35] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1737,"simu_top soc cpu u_mul boothfor[2] ai gfor[35] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1738,"simu_top soc cpu u_mul boothfor[2] ai gfor[35] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1739,"simu_top soc cpu u_mul boothfor[2] ai gfor[35] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1737,"simu_top soc cpu u_mul boothfor[2] ai gfor[35] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1740,"simu_top soc cpu u_mul boothfor[2] ai gfor[35] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1741,"simu_top soc cpu u_mul boothfor[2] ai gfor[35] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1559,"simu_top soc cpu u_mul boothfor[2] ai gfor[36] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1560,"simu_top soc cpu u_mul boothfor[2] ai gfor[36] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1561,"simu_top soc cpu u_mul boothfor[2] ai gfor[36] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1742,"simu_top soc cpu u_mul boothfor[2] ai gfor[36] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1743,"simu_top soc cpu u_mul boothfor[2] ai gfor[36] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1744,"simu_top soc cpu u_mul boothfor[2] ai gfor[36] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1742,"simu_top soc cpu u_mul boothfor[2] ai gfor[36] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1745,"simu_top soc cpu u_mul boothfor[2] ai gfor[36] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1746,"simu_top soc cpu u_mul boothfor[2] ai gfor[36] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1559,"simu_top soc cpu u_mul boothfor[2] ai gfor[37] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1560,"simu_top soc cpu u_mul boothfor[2] ai gfor[37] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1561,"simu_top soc cpu u_mul boothfor[2] ai gfor[37] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1747,"simu_top soc cpu u_mul boothfor[2] ai gfor[37] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1748,"simu_top soc cpu u_mul boothfor[2] ai gfor[37] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1749,"simu_top soc cpu u_mul boothfor[2] ai gfor[37] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1747,"simu_top soc cpu u_mul boothfor[2] ai gfor[37] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1750,"simu_top soc cpu u_mul boothfor[2] ai gfor[37] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1751,"simu_top soc cpu u_mul boothfor[2] ai gfor[37] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1559,"simu_top soc cpu u_mul boothfor[2] ai gfor[38] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1560,"simu_top soc cpu u_mul boothfor[2] ai gfor[38] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1561,"simu_top soc cpu u_mul boothfor[2] ai gfor[38] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1752,"simu_top soc cpu u_mul boothfor[2] ai gfor[38] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1753,"simu_top soc cpu u_mul boothfor[2] ai gfor[38] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1754,"simu_top soc cpu u_mul boothfor[2] ai gfor[38] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1752,"simu_top soc cpu u_mul boothfor[2] ai gfor[38] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1755,"simu_top soc cpu u_mul boothfor[2] ai gfor[38] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1756,"simu_top soc cpu u_mul boothfor[2] ai gfor[38] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1559,"simu_top soc cpu u_mul boothfor[2] ai gfor[39] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1560,"simu_top soc cpu u_mul boothfor[2] ai gfor[39] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1561,"simu_top soc cpu u_mul boothfor[2] ai gfor[39] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1757,"simu_top soc cpu u_mul boothfor[2] ai gfor[39] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1758,"simu_top soc cpu u_mul boothfor[2] ai gfor[39] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1759,"simu_top soc cpu u_mul boothfor[2] ai gfor[39] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1757,"simu_top soc cpu u_mul boothfor[2] ai gfor[39] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1760,"simu_top soc cpu u_mul boothfor[2] ai gfor[39] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1761,"simu_top soc cpu u_mul boothfor[2] ai gfor[39] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1559,"simu_top soc cpu u_mul boothfor[2] ai gfor[40] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1560,"simu_top soc cpu u_mul boothfor[2] ai gfor[40] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1561,"simu_top soc cpu u_mul boothfor[2] ai gfor[40] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1762,"simu_top soc cpu u_mul boothfor[2] ai gfor[40] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1763,"simu_top soc cpu u_mul boothfor[2] ai gfor[40] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1764,"simu_top soc cpu u_mul boothfor[2] ai gfor[40] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1762,"simu_top soc cpu u_mul boothfor[2] ai gfor[40] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1765,"simu_top soc cpu u_mul boothfor[2] ai gfor[40] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1766,"simu_top soc cpu u_mul boothfor[2] ai gfor[40] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1559,"simu_top soc cpu u_mul boothfor[2] ai gfor[41] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1560,"simu_top soc cpu u_mul boothfor[2] ai gfor[41] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1561,"simu_top soc cpu u_mul boothfor[2] ai gfor[41] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1767,"simu_top soc cpu u_mul boothfor[2] ai gfor[41] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1768,"simu_top soc cpu u_mul boothfor[2] ai gfor[41] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1769,"simu_top soc cpu u_mul boothfor[2] ai gfor[41] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1767,"simu_top soc cpu u_mul boothfor[2] ai gfor[41] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1770,"simu_top soc cpu u_mul boothfor[2] ai gfor[41] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1771,"simu_top soc cpu u_mul boothfor[2] ai gfor[41] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1559,"simu_top soc cpu u_mul boothfor[2] ai gfor[42] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1560,"simu_top soc cpu u_mul boothfor[2] ai gfor[42] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1561,"simu_top soc cpu u_mul boothfor[2] ai gfor[42] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1772,"simu_top soc cpu u_mul boothfor[2] ai gfor[42] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1773,"simu_top soc cpu u_mul boothfor[2] ai gfor[42] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1774,"simu_top soc cpu u_mul boothfor[2] ai gfor[42] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1772,"simu_top soc cpu u_mul boothfor[2] ai gfor[42] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1775,"simu_top soc cpu u_mul boothfor[2] ai gfor[42] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1776,"simu_top soc cpu u_mul boothfor[2] ai gfor[42] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1559,"simu_top soc cpu u_mul boothfor[2] ai gfor[43] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1560,"simu_top soc cpu u_mul boothfor[2] ai gfor[43] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1561,"simu_top soc cpu u_mul boothfor[2] ai gfor[43] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1777,"simu_top soc cpu u_mul boothfor[2] ai gfor[43] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1778,"simu_top soc cpu u_mul boothfor[2] ai gfor[43] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1779,"simu_top soc cpu u_mul boothfor[2] ai gfor[43] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1777,"simu_top soc cpu u_mul boothfor[2] ai gfor[43] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1780,"simu_top soc cpu u_mul boothfor[2] ai gfor[43] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1781,"simu_top soc cpu u_mul boothfor[2] ai gfor[43] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1559,"simu_top soc cpu u_mul boothfor[2] ai gfor[44] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1560,"simu_top soc cpu u_mul boothfor[2] ai gfor[44] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1561,"simu_top soc cpu u_mul boothfor[2] ai gfor[44] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1782,"simu_top soc cpu u_mul boothfor[2] ai gfor[44] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1783,"simu_top soc cpu u_mul boothfor[2] ai gfor[44] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1784,"simu_top soc cpu u_mul boothfor[2] ai gfor[44] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1782,"simu_top soc cpu u_mul boothfor[2] ai gfor[44] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1785,"simu_top soc cpu u_mul boothfor[2] ai gfor[44] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1786,"simu_top soc cpu u_mul boothfor[2] ai gfor[44] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1559,"simu_top soc cpu u_mul boothfor[2] ai gfor[45] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1560,"simu_top soc cpu u_mul boothfor[2] ai gfor[45] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1561,"simu_top soc cpu u_mul boothfor[2] ai gfor[45] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1787,"simu_top soc cpu u_mul boothfor[2] ai gfor[45] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1788,"simu_top soc cpu u_mul boothfor[2] ai gfor[45] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1789,"simu_top soc cpu u_mul boothfor[2] ai gfor[45] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1787,"simu_top soc cpu u_mul boothfor[2] ai gfor[45] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1790,"simu_top soc cpu u_mul boothfor[2] ai gfor[45] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1791,"simu_top soc cpu u_mul boothfor[2] ai gfor[45] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1559,"simu_top soc cpu u_mul boothfor[2] ai gfor[46] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1560,"simu_top soc cpu u_mul boothfor[2] ai gfor[46] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1561,"simu_top soc cpu u_mul boothfor[2] ai gfor[46] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1792,"simu_top soc cpu u_mul boothfor[2] ai gfor[46] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1793,"simu_top soc cpu u_mul boothfor[2] ai gfor[46] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1794,"simu_top soc cpu u_mul boothfor[2] ai gfor[46] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1792,"simu_top soc cpu u_mul boothfor[2] ai gfor[46] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1795,"simu_top soc cpu u_mul boothfor[2] ai gfor[46] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1796,"simu_top soc cpu u_mul boothfor[2] ai gfor[46] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1559,"simu_top soc cpu u_mul boothfor[2] ai gfor[47] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1560,"simu_top soc cpu u_mul boothfor[2] ai gfor[47] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1561,"simu_top soc cpu u_mul boothfor[2] ai gfor[47] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1797,"simu_top soc cpu u_mul boothfor[2] ai gfor[47] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1798,"simu_top soc cpu u_mul boothfor[2] ai gfor[47] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1799,"simu_top soc cpu u_mul boothfor[2] ai gfor[47] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1797,"simu_top soc cpu u_mul boothfor[2] ai gfor[47] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1800,"simu_top soc cpu u_mul boothfor[2] ai gfor[47] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1801,"simu_top soc cpu u_mul boothfor[2] ai gfor[47] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1559,"simu_top soc cpu u_mul boothfor[2] ai gfor[48] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1560,"simu_top soc cpu u_mul boothfor[2] ai gfor[48] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1561,"simu_top soc cpu u_mul boothfor[2] ai gfor[48] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1802,"simu_top soc cpu u_mul boothfor[2] ai gfor[48] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1803,"simu_top soc cpu u_mul boothfor[2] ai gfor[48] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1804,"simu_top soc cpu u_mul boothfor[2] ai gfor[48] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1802,"simu_top soc cpu u_mul boothfor[2] ai gfor[48] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1805,"simu_top soc cpu u_mul boothfor[2] ai gfor[48] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1806,"simu_top soc cpu u_mul boothfor[2] ai gfor[48] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1559,"simu_top soc cpu u_mul boothfor[2] ai gfor[49] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1560,"simu_top soc cpu u_mul boothfor[2] ai gfor[49] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1561,"simu_top soc cpu u_mul boothfor[2] ai gfor[49] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1807,"simu_top soc cpu u_mul boothfor[2] ai gfor[49] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1808,"simu_top soc cpu u_mul boothfor[2] ai gfor[49] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1809,"simu_top soc cpu u_mul boothfor[2] ai gfor[49] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1807,"simu_top soc cpu u_mul boothfor[2] ai gfor[49] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1810,"simu_top soc cpu u_mul boothfor[2] ai gfor[49] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1811,"simu_top soc cpu u_mul boothfor[2] ai gfor[49] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1559,"simu_top soc cpu u_mul boothfor[2] ai gfor[50] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1560,"simu_top soc cpu u_mul boothfor[2] ai gfor[50] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1561,"simu_top soc cpu u_mul boothfor[2] ai gfor[50] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1812,"simu_top soc cpu u_mul boothfor[2] ai gfor[50] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1813,"simu_top soc cpu u_mul boothfor[2] ai gfor[50] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1814,"simu_top soc cpu u_mul boothfor[2] ai gfor[50] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1812,"simu_top soc cpu u_mul boothfor[2] ai gfor[50] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1815,"simu_top soc cpu u_mul boothfor[2] ai gfor[50] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1816,"simu_top soc cpu u_mul boothfor[2] ai gfor[50] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1559,"simu_top soc cpu u_mul boothfor[2] ai gfor[51] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1560,"simu_top soc cpu u_mul boothfor[2] ai gfor[51] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1561,"simu_top soc cpu u_mul boothfor[2] ai gfor[51] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1817,"simu_top soc cpu u_mul boothfor[2] ai gfor[51] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1818,"simu_top soc cpu u_mul boothfor[2] ai gfor[51] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1819,"simu_top soc cpu u_mul boothfor[2] ai gfor[51] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1817,"simu_top soc cpu u_mul boothfor[2] ai gfor[51] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1820,"simu_top soc cpu u_mul boothfor[2] ai gfor[51] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1821,"simu_top soc cpu u_mul boothfor[2] ai gfor[51] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1559,"simu_top soc cpu u_mul boothfor[2] ai gfor[52] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1560,"simu_top soc cpu u_mul boothfor[2] ai gfor[52] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1561,"simu_top soc cpu u_mul boothfor[2] ai gfor[52] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1822,"simu_top soc cpu u_mul boothfor[2] ai gfor[52] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1823,"simu_top soc cpu u_mul boothfor[2] ai gfor[52] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1824,"simu_top soc cpu u_mul boothfor[2] ai gfor[52] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1822,"simu_top soc cpu u_mul boothfor[2] ai gfor[52] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1825,"simu_top soc cpu u_mul boothfor[2] ai gfor[52] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1826,"simu_top soc cpu u_mul boothfor[2] ai gfor[52] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1559,"simu_top soc cpu u_mul boothfor[2] ai gfor[53] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1560,"simu_top soc cpu u_mul boothfor[2] ai gfor[53] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1561,"simu_top soc cpu u_mul boothfor[2] ai gfor[53] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1827,"simu_top soc cpu u_mul boothfor[2] ai gfor[53] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1828,"simu_top soc cpu u_mul boothfor[2] ai gfor[53] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1829,"simu_top soc cpu u_mul boothfor[2] ai gfor[53] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1827,"simu_top soc cpu u_mul boothfor[2] ai gfor[53] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1830,"simu_top soc cpu u_mul boothfor[2] ai gfor[53] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1831,"simu_top soc cpu u_mul boothfor[2] ai gfor[53] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1559,"simu_top soc cpu u_mul boothfor[2] ai gfor[54] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1560,"simu_top soc cpu u_mul boothfor[2] ai gfor[54] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1561,"simu_top soc cpu u_mul boothfor[2] ai gfor[54] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1832,"simu_top soc cpu u_mul boothfor[2] ai gfor[54] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1833,"simu_top soc cpu u_mul boothfor[2] ai gfor[54] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1834,"simu_top soc cpu u_mul boothfor[2] ai gfor[54] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1832,"simu_top soc cpu u_mul boothfor[2] ai gfor[54] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1835,"simu_top soc cpu u_mul boothfor[2] ai gfor[54] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1836,"simu_top soc cpu u_mul boothfor[2] ai gfor[54] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1559,"simu_top soc cpu u_mul boothfor[2] ai gfor[55] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1560,"simu_top soc cpu u_mul boothfor[2] ai gfor[55] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1561,"simu_top soc cpu u_mul boothfor[2] ai gfor[55] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1837,"simu_top soc cpu u_mul boothfor[2] ai gfor[55] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1838,"simu_top soc cpu u_mul boothfor[2] ai gfor[55] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1839,"simu_top soc cpu u_mul boothfor[2] ai gfor[55] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1837,"simu_top soc cpu u_mul boothfor[2] ai gfor[55] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1840,"simu_top soc cpu u_mul boothfor[2] ai gfor[55] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1841,"simu_top soc cpu u_mul boothfor[2] ai gfor[55] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1559,"simu_top soc cpu u_mul boothfor[2] ai gfor[56] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1560,"simu_top soc cpu u_mul boothfor[2] ai gfor[56] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1561,"simu_top soc cpu u_mul boothfor[2] ai gfor[56] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1842,"simu_top soc cpu u_mul boothfor[2] ai gfor[56] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1843,"simu_top soc cpu u_mul boothfor[2] ai gfor[56] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1844,"simu_top soc cpu u_mul boothfor[2] ai gfor[56] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1842,"simu_top soc cpu u_mul boothfor[2] ai gfor[56] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1845,"simu_top soc cpu u_mul boothfor[2] ai gfor[56] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1846,"simu_top soc cpu u_mul boothfor[2] ai gfor[56] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1559,"simu_top soc cpu u_mul boothfor[2] ai gfor[57] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1560,"simu_top soc cpu u_mul boothfor[2] ai gfor[57] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1561,"simu_top soc cpu u_mul boothfor[2] ai gfor[57] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1847,"simu_top soc cpu u_mul boothfor[2] ai gfor[57] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1848,"simu_top soc cpu u_mul boothfor[2] ai gfor[57] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1849,"simu_top soc cpu u_mul boothfor[2] ai gfor[57] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1847,"simu_top soc cpu u_mul boothfor[2] ai gfor[57] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1850,"simu_top soc cpu u_mul boothfor[2] ai gfor[57] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1851,"simu_top soc cpu u_mul boothfor[2] ai gfor[57] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1559,"simu_top soc cpu u_mul boothfor[2] ai gfor[58] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1560,"simu_top soc cpu u_mul boothfor[2] ai gfor[58] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1561,"simu_top soc cpu u_mul boothfor[2] ai gfor[58] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1852,"simu_top soc cpu u_mul boothfor[2] ai gfor[58] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1853,"simu_top soc cpu u_mul boothfor[2] ai gfor[58] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1854,"simu_top soc cpu u_mul boothfor[2] ai gfor[58] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1852,"simu_top soc cpu u_mul boothfor[2] ai gfor[58] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1855,"simu_top soc cpu u_mul boothfor[2] ai gfor[58] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1856,"simu_top soc cpu u_mul boothfor[2] ai gfor[58] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1559,"simu_top soc cpu u_mul boothfor[2] ai gfor[59] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1560,"simu_top soc cpu u_mul boothfor[2] ai gfor[59] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1561,"simu_top soc cpu u_mul boothfor[2] ai gfor[59] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1857,"simu_top soc cpu u_mul boothfor[2] ai gfor[59] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1858,"simu_top soc cpu u_mul boothfor[2] ai gfor[59] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1859,"simu_top soc cpu u_mul boothfor[2] ai gfor[59] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1857,"simu_top soc cpu u_mul boothfor[2] ai gfor[59] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1860,"simu_top soc cpu u_mul boothfor[2] ai gfor[59] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1861,"simu_top soc cpu u_mul boothfor[2] ai gfor[59] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1559,"simu_top soc cpu u_mul boothfor[2] ai gfor[60] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1560,"simu_top soc cpu u_mul boothfor[2] ai gfor[60] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1561,"simu_top soc cpu u_mul boothfor[2] ai gfor[60] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1862,"simu_top soc cpu u_mul boothfor[2] ai gfor[60] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1863,"simu_top soc cpu u_mul boothfor[2] ai gfor[60] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1864,"simu_top soc cpu u_mul boothfor[2] ai gfor[60] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1862,"simu_top soc cpu u_mul boothfor[2] ai gfor[60] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1865,"simu_top soc cpu u_mul boothfor[2] ai gfor[60] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1866,"simu_top soc cpu u_mul boothfor[2] ai gfor[60] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1559,"simu_top soc cpu u_mul boothfor[2] ai gfor[61] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1560,"simu_top soc cpu u_mul boothfor[2] ai gfor[61] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1561,"simu_top soc cpu u_mul boothfor[2] ai gfor[61] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1867,"simu_top soc cpu u_mul boothfor[2] ai gfor[61] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1868,"simu_top soc cpu u_mul boothfor[2] ai gfor[61] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1869,"simu_top soc cpu u_mul boothfor[2] ai gfor[61] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1867,"simu_top soc cpu u_mul boothfor[2] ai gfor[61] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1870,"simu_top soc cpu u_mul boothfor[2] ai gfor[61] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1871,"simu_top soc cpu u_mul boothfor[2] ai gfor[61] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1559,"simu_top soc cpu u_mul boothfor[2] ai gfor[62] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1560,"simu_top soc cpu u_mul boothfor[2] ai gfor[62] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1561,"simu_top soc cpu u_mul boothfor[2] ai gfor[62] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1872,"simu_top soc cpu u_mul boothfor[2] ai gfor[62] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1873,"simu_top soc cpu u_mul boothfor[2] ai gfor[62] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1874,"simu_top soc cpu u_mul boothfor[2] ai gfor[62] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1872,"simu_top soc cpu u_mul boothfor[2] ai gfor[62] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1875,"simu_top soc cpu u_mul boothfor[2] ai gfor[62] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1876,"simu_top soc cpu u_mul boothfor[2] ai gfor[62] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1559,"simu_top soc cpu u_mul boothfor[2] ai gfor[63] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1560,"simu_top soc cpu u_mul boothfor[2] ai gfor[63] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1561,"simu_top soc cpu u_mul boothfor[2] ai gfor[63] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1877,"simu_top soc cpu u_mul boothfor[2] ai gfor[63] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1878,"simu_top soc cpu u_mul boothfor[2] ai gfor[63] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1879,"simu_top soc cpu u_mul boothfor[2] ai gfor[63] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1877,"simu_top soc cpu u_mul boothfor[2] ai gfor[63] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1880,"simu_top soc cpu u_mul boothfor[2] ai gfor[63] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1881,"simu_top soc cpu u_mul boothfor[2] ai gfor[63] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+1882,"simu_top soc cpu u_mul boothfor[4] ai y",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declQuad(c+1883,"simu_top soc cpu u_mul boothfor[4] ai InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declQuad(c+1885,"simu_top soc cpu u_mul boothfor[4] ai OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declBit(c+1887,"simu_top soc cpu u_mul boothfor[4] ai Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1888,"simu_top soc cpu u_mul boothfor[4] ai negx",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1889,"simu_top soc cpu u_mul boothfor[4] ai x",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1890,"simu_top soc cpu u_mul boothfor[4] ai neg2x",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1891,"simu_top soc cpu u_mul boothfor[4] ai uu yc",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1892,"simu_top soc cpu u_mul boothfor[4] ai uu yb",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1562,"simu_top soc cpu u_mul boothfor[4] ai uu ya",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1888,"simu_top soc cpu u_mul boothfor[4] ai uu negx",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1889,"simu_top soc cpu u_mul boothfor[4] ai uu x",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1890,"simu_top soc cpu u_mul boothfor[4] ai uu neg2x",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1888,"simu_top soc cpu u_mul boothfor[4] ai fir negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1889,"simu_top soc cpu u_mul boothfor[4] ai fir x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1890,"simu_top soc cpu u_mul boothfor[4] ai fir neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1893,"simu_top soc cpu u_mul boothfor[4] ai fir InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13784,"simu_top soc cpu u_mul boothfor[4] ai fir PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13787,"simu_top soc cpu u_mul boothfor[4] ai fir NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1893,"simu_top soc cpu u_mul boothfor[4] ai fir PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1894,"simu_top soc cpu u_mul boothfor[4] ai fir NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1895,"simu_top soc cpu u_mul boothfor[4] ai fir OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1888,"simu_top soc cpu u_mul boothfor[4] ai gfor[1] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1889,"simu_top soc cpu u_mul boothfor[4] ai gfor[1] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1890,"simu_top soc cpu u_mul boothfor[4] ai gfor[1] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1896,"simu_top soc cpu u_mul boothfor[4] ai gfor[1] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1897,"simu_top soc cpu u_mul boothfor[4] ai gfor[1] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1898,"simu_top soc cpu u_mul boothfor[4] ai gfor[1] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1896,"simu_top soc cpu u_mul boothfor[4] ai gfor[1] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1899,"simu_top soc cpu u_mul boothfor[4] ai gfor[1] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1900,"simu_top soc cpu u_mul boothfor[4] ai gfor[1] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1888,"simu_top soc cpu u_mul boothfor[4] ai gfor[2] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1889,"simu_top soc cpu u_mul boothfor[4] ai gfor[2] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1890,"simu_top soc cpu u_mul boothfor[4] ai gfor[2] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1901,"simu_top soc cpu u_mul boothfor[4] ai gfor[2] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1902,"simu_top soc cpu u_mul boothfor[4] ai gfor[2] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1903,"simu_top soc cpu u_mul boothfor[4] ai gfor[2] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1901,"simu_top soc cpu u_mul boothfor[4] ai gfor[2] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1904,"simu_top soc cpu u_mul boothfor[4] ai gfor[2] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1905,"simu_top soc cpu u_mul boothfor[4] ai gfor[2] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1888,"simu_top soc cpu u_mul boothfor[4] ai gfor[3] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1889,"simu_top soc cpu u_mul boothfor[4] ai gfor[3] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1890,"simu_top soc cpu u_mul boothfor[4] ai gfor[3] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1906,"simu_top soc cpu u_mul boothfor[4] ai gfor[3] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1907,"simu_top soc cpu u_mul boothfor[4] ai gfor[3] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1908,"simu_top soc cpu u_mul boothfor[4] ai gfor[3] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1906,"simu_top soc cpu u_mul boothfor[4] ai gfor[3] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1909,"simu_top soc cpu u_mul boothfor[4] ai gfor[3] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1910,"simu_top soc cpu u_mul boothfor[4] ai gfor[3] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1888,"simu_top soc cpu u_mul boothfor[4] ai gfor[4] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1889,"simu_top soc cpu u_mul boothfor[4] ai gfor[4] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1890,"simu_top soc cpu u_mul boothfor[4] ai gfor[4] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1911,"simu_top soc cpu u_mul boothfor[4] ai gfor[4] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1912,"simu_top soc cpu u_mul boothfor[4] ai gfor[4] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1913,"simu_top soc cpu u_mul boothfor[4] ai gfor[4] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1911,"simu_top soc cpu u_mul boothfor[4] ai gfor[4] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1914,"simu_top soc cpu u_mul boothfor[4] ai gfor[4] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1915,"simu_top soc cpu u_mul boothfor[4] ai gfor[4] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1888,"simu_top soc cpu u_mul boothfor[4] ai gfor[5] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1889,"simu_top soc cpu u_mul boothfor[4] ai gfor[5] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1890,"simu_top soc cpu u_mul boothfor[4] ai gfor[5] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1916,"simu_top soc cpu u_mul boothfor[4] ai gfor[5] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1917,"simu_top soc cpu u_mul boothfor[4] ai gfor[5] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1918,"simu_top soc cpu u_mul boothfor[4] ai gfor[5] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1916,"simu_top soc cpu u_mul boothfor[4] ai gfor[5] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1919,"simu_top soc cpu u_mul boothfor[4] ai gfor[5] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1920,"simu_top soc cpu u_mul boothfor[4] ai gfor[5] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1888,"simu_top soc cpu u_mul boothfor[4] ai gfor[6] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1889,"simu_top soc cpu u_mul boothfor[4] ai gfor[6] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1890,"simu_top soc cpu u_mul boothfor[4] ai gfor[6] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1921,"simu_top soc cpu u_mul boothfor[4] ai gfor[6] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1922,"simu_top soc cpu u_mul boothfor[4] ai gfor[6] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1923,"simu_top soc cpu u_mul boothfor[4] ai gfor[6] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1921,"simu_top soc cpu u_mul boothfor[4] ai gfor[6] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1924,"simu_top soc cpu u_mul boothfor[4] ai gfor[6] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1925,"simu_top soc cpu u_mul boothfor[4] ai gfor[6] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1888,"simu_top soc cpu u_mul boothfor[4] ai gfor[7] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1889,"simu_top soc cpu u_mul boothfor[4] ai gfor[7] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1890,"simu_top soc cpu u_mul boothfor[4] ai gfor[7] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1926,"simu_top soc cpu u_mul boothfor[4] ai gfor[7] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1927,"simu_top soc cpu u_mul boothfor[4] ai gfor[7] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1928,"simu_top soc cpu u_mul boothfor[4] ai gfor[7] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1926,"simu_top soc cpu u_mul boothfor[4] ai gfor[7] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1929,"simu_top soc cpu u_mul boothfor[4] ai gfor[7] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1930,"simu_top soc cpu u_mul boothfor[4] ai gfor[7] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1888,"simu_top soc cpu u_mul boothfor[4] ai gfor[8] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1889,"simu_top soc cpu u_mul boothfor[4] ai gfor[8] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1890,"simu_top soc cpu u_mul boothfor[4] ai gfor[8] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1931,"simu_top soc cpu u_mul boothfor[4] ai gfor[8] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1932,"simu_top soc cpu u_mul boothfor[4] ai gfor[8] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1933,"simu_top soc cpu u_mul boothfor[4] ai gfor[8] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1931,"simu_top soc cpu u_mul boothfor[4] ai gfor[8] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1934,"simu_top soc cpu u_mul boothfor[4] ai gfor[8] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1935,"simu_top soc cpu u_mul boothfor[4] ai gfor[8] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1888,"simu_top soc cpu u_mul boothfor[4] ai gfor[9] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1889,"simu_top soc cpu u_mul boothfor[4] ai gfor[9] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1890,"simu_top soc cpu u_mul boothfor[4] ai gfor[9] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1936,"simu_top soc cpu u_mul boothfor[4] ai gfor[9] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1937,"simu_top soc cpu u_mul boothfor[4] ai gfor[9] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1938,"simu_top soc cpu u_mul boothfor[4] ai gfor[9] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1936,"simu_top soc cpu u_mul boothfor[4] ai gfor[9] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1939,"simu_top soc cpu u_mul boothfor[4] ai gfor[9] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1940,"simu_top soc cpu u_mul boothfor[4] ai gfor[9] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1888,"simu_top soc cpu u_mul boothfor[4] ai gfor[10] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1889,"simu_top soc cpu u_mul boothfor[4] ai gfor[10] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1890,"simu_top soc cpu u_mul boothfor[4] ai gfor[10] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1941,"simu_top soc cpu u_mul boothfor[4] ai gfor[10] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1942,"simu_top soc cpu u_mul boothfor[4] ai gfor[10] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1943,"simu_top soc cpu u_mul boothfor[4] ai gfor[10] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1941,"simu_top soc cpu u_mul boothfor[4] ai gfor[10] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1944,"simu_top soc cpu u_mul boothfor[4] ai gfor[10] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1945,"simu_top soc cpu u_mul boothfor[4] ai gfor[10] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1888,"simu_top soc cpu u_mul boothfor[4] ai gfor[11] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1889,"simu_top soc cpu u_mul boothfor[4] ai gfor[11] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1890,"simu_top soc cpu u_mul boothfor[4] ai gfor[11] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1946,"simu_top soc cpu u_mul boothfor[4] ai gfor[11] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1947,"simu_top soc cpu u_mul boothfor[4] ai gfor[11] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1948,"simu_top soc cpu u_mul boothfor[4] ai gfor[11] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1946,"simu_top soc cpu u_mul boothfor[4] ai gfor[11] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1949,"simu_top soc cpu u_mul boothfor[4] ai gfor[11] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1950,"simu_top soc cpu u_mul boothfor[4] ai gfor[11] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1888,"simu_top soc cpu u_mul boothfor[4] ai gfor[12] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1889,"simu_top soc cpu u_mul boothfor[4] ai gfor[12] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1890,"simu_top soc cpu u_mul boothfor[4] ai gfor[12] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1951,"simu_top soc cpu u_mul boothfor[4] ai gfor[12] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1952,"simu_top soc cpu u_mul boothfor[4] ai gfor[12] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1953,"simu_top soc cpu u_mul boothfor[4] ai gfor[12] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1951,"simu_top soc cpu u_mul boothfor[4] ai gfor[12] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1954,"simu_top soc cpu u_mul boothfor[4] ai gfor[12] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1955,"simu_top soc cpu u_mul boothfor[4] ai gfor[12] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1888,"simu_top soc cpu u_mul boothfor[4] ai gfor[13] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1889,"simu_top soc cpu u_mul boothfor[4] ai gfor[13] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1890,"simu_top soc cpu u_mul boothfor[4] ai gfor[13] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1956,"simu_top soc cpu u_mul boothfor[4] ai gfor[13] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1957,"simu_top soc cpu u_mul boothfor[4] ai gfor[13] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1958,"simu_top soc cpu u_mul boothfor[4] ai gfor[13] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1956,"simu_top soc cpu u_mul boothfor[4] ai gfor[13] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1959,"simu_top soc cpu u_mul boothfor[4] ai gfor[13] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1960,"simu_top soc cpu u_mul boothfor[4] ai gfor[13] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1888,"simu_top soc cpu u_mul boothfor[4] ai gfor[14] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1889,"simu_top soc cpu u_mul boothfor[4] ai gfor[14] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1890,"simu_top soc cpu u_mul boothfor[4] ai gfor[14] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1961,"simu_top soc cpu u_mul boothfor[4] ai gfor[14] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1962,"simu_top soc cpu u_mul boothfor[4] ai gfor[14] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1963,"simu_top soc cpu u_mul boothfor[4] ai gfor[14] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1961,"simu_top soc cpu u_mul boothfor[4] ai gfor[14] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1964,"simu_top soc cpu u_mul boothfor[4] ai gfor[14] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1965,"simu_top soc cpu u_mul boothfor[4] ai gfor[14] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1888,"simu_top soc cpu u_mul boothfor[4] ai gfor[15] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1889,"simu_top soc cpu u_mul boothfor[4] ai gfor[15] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1890,"simu_top soc cpu u_mul boothfor[4] ai gfor[15] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1966,"simu_top soc cpu u_mul boothfor[4] ai gfor[15] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1967,"simu_top soc cpu u_mul boothfor[4] ai gfor[15] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1968,"simu_top soc cpu u_mul boothfor[4] ai gfor[15] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1966,"simu_top soc cpu u_mul boothfor[4] ai gfor[15] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1969,"simu_top soc cpu u_mul boothfor[4] ai gfor[15] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1970,"simu_top soc cpu u_mul boothfor[4] ai gfor[15] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1888,"simu_top soc cpu u_mul boothfor[4] ai gfor[16] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1889,"simu_top soc cpu u_mul boothfor[4] ai gfor[16] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1890,"simu_top soc cpu u_mul boothfor[4] ai gfor[16] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1971,"simu_top soc cpu u_mul boothfor[4] ai gfor[16] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1972,"simu_top soc cpu u_mul boothfor[4] ai gfor[16] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1973,"simu_top soc cpu u_mul boothfor[4] ai gfor[16] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1971,"simu_top soc cpu u_mul boothfor[4] ai gfor[16] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1974,"simu_top soc cpu u_mul boothfor[4] ai gfor[16] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1975,"simu_top soc cpu u_mul boothfor[4] ai gfor[16] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1888,"simu_top soc cpu u_mul boothfor[4] ai gfor[17] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1889,"simu_top soc cpu u_mul boothfor[4] ai gfor[17] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1890,"simu_top soc cpu u_mul boothfor[4] ai gfor[17] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1976,"simu_top soc cpu u_mul boothfor[4] ai gfor[17] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1977,"simu_top soc cpu u_mul boothfor[4] ai gfor[17] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1978,"simu_top soc cpu u_mul boothfor[4] ai gfor[17] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1976,"simu_top soc cpu u_mul boothfor[4] ai gfor[17] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1979,"simu_top soc cpu u_mul boothfor[4] ai gfor[17] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1980,"simu_top soc cpu u_mul boothfor[4] ai gfor[17] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1888,"simu_top soc cpu u_mul boothfor[4] ai gfor[18] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1889,"simu_top soc cpu u_mul boothfor[4] ai gfor[18] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1890,"simu_top soc cpu u_mul boothfor[4] ai gfor[18] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1981,"simu_top soc cpu u_mul boothfor[4] ai gfor[18] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1982,"simu_top soc cpu u_mul boothfor[4] ai gfor[18] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1983,"simu_top soc cpu u_mul boothfor[4] ai gfor[18] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1981,"simu_top soc cpu u_mul boothfor[4] ai gfor[18] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1984,"simu_top soc cpu u_mul boothfor[4] ai gfor[18] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1985,"simu_top soc cpu u_mul boothfor[4] ai gfor[18] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1888,"simu_top soc cpu u_mul boothfor[4] ai gfor[19] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1889,"simu_top soc cpu u_mul boothfor[4] ai gfor[19] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1890,"simu_top soc cpu u_mul boothfor[4] ai gfor[19] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1986,"simu_top soc cpu u_mul boothfor[4] ai gfor[19] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1987,"simu_top soc cpu u_mul boothfor[4] ai gfor[19] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1988,"simu_top soc cpu u_mul boothfor[4] ai gfor[19] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1986,"simu_top soc cpu u_mul boothfor[4] ai gfor[19] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1989,"simu_top soc cpu u_mul boothfor[4] ai gfor[19] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1990,"simu_top soc cpu u_mul boothfor[4] ai gfor[19] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1888,"simu_top soc cpu u_mul boothfor[4] ai gfor[20] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1889,"simu_top soc cpu u_mul boothfor[4] ai gfor[20] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1890,"simu_top soc cpu u_mul boothfor[4] ai gfor[20] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1991,"simu_top soc cpu u_mul boothfor[4] ai gfor[20] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1992,"simu_top soc cpu u_mul boothfor[4] ai gfor[20] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1993,"simu_top soc cpu u_mul boothfor[4] ai gfor[20] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1991,"simu_top soc cpu u_mul boothfor[4] ai gfor[20] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1994,"simu_top soc cpu u_mul boothfor[4] ai gfor[20] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1995,"simu_top soc cpu u_mul boothfor[4] ai gfor[20] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1888,"simu_top soc cpu u_mul boothfor[4] ai gfor[21] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1889,"simu_top soc cpu u_mul boothfor[4] ai gfor[21] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1890,"simu_top soc cpu u_mul boothfor[4] ai gfor[21] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1996,"simu_top soc cpu u_mul boothfor[4] ai gfor[21] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1997,"simu_top soc cpu u_mul boothfor[4] ai gfor[21] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1998,"simu_top soc cpu u_mul boothfor[4] ai gfor[21] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1996,"simu_top soc cpu u_mul boothfor[4] ai gfor[21] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1999,"simu_top soc cpu u_mul boothfor[4] ai gfor[21] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2000,"simu_top soc cpu u_mul boothfor[4] ai gfor[21] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1888,"simu_top soc cpu u_mul boothfor[4] ai gfor[22] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1889,"simu_top soc cpu u_mul boothfor[4] ai gfor[22] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1890,"simu_top soc cpu u_mul boothfor[4] ai gfor[22] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2001,"simu_top soc cpu u_mul boothfor[4] ai gfor[22] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2002,"simu_top soc cpu u_mul boothfor[4] ai gfor[22] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2003,"simu_top soc cpu u_mul boothfor[4] ai gfor[22] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2001,"simu_top soc cpu u_mul boothfor[4] ai gfor[22] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2004,"simu_top soc cpu u_mul boothfor[4] ai gfor[22] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2005,"simu_top soc cpu u_mul boothfor[4] ai gfor[22] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1888,"simu_top soc cpu u_mul boothfor[4] ai gfor[23] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1889,"simu_top soc cpu u_mul boothfor[4] ai gfor[23] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1890,"simu_top soc cpu u_mul boothfor[4] ai gfor[23] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2006,"simu_top soc cpu u_mul boothfor[4] ai gfor[23] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2007,"simu_top soc cpu u_mul boothfor[4] ai gfor[23] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2008,"simu_top soc cpu u_mul boothfor[4] ai gfor[23] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2006,"simu_top soc cpu u_mul boothfor[4] ai gfor[23] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2009,"simu_top soc cpu u_mul boothfor[4] ai gfor[23] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2010,"simu_top soc cpu u_mul boothfor[4] ai gfor[23] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1888,"simu_top soc cpu u_mul boothfor[4] ai gfor[24] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1889,"simu_top soc cpu u_mul boothfor[4] ai gfor[24] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1890,"simu_top soc cpu u_mul boothfor[4] ai gfor[24] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2011,"simu_top soc cpu u_mul boothfor[4] ai gfor[24] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2012,"simu_top soc cpu u_mul boothfor[4] ai gfor[24] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2013,"simu_top soc cpu u_mul boothfor[4] ai gfor[24] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2011,"simu_top soc cpu u_mul boothfor[4] ai gfor[24] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2014,"simu_top soc cpu u_mul boothfor[4] ai gfor[24] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2015,"simu_top soc cpu u_mul boothfor[4] ai gfor[24] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1888,"simu_top soc cpu u_mul boothfor[4] ai gfor[25] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1889,"simu_top soc cpu u_mul boothfor[4] ai gfor[25] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1890,"simu_top soc cpu u_mul boothfor[4] ai gfor[25] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2016,"simu_top soc cpu u_mul boothfor[4] ai gfor[25] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2017,"simu_top soc cpu u_mul boothfor[4] ai gfor[25] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2018,"simu_top soc cpu u_mul boothfor[4] ai gfor[25] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2016,"simu_top soc cpu u_mul boothfor[4] ai gfor[25] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2019,"simu_top soc cpu u_mul boothfor[4] ai gfor[25] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2020,"simu_top soc cpu u_mul boothfor[4] ai gfor[25] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1888,"simu_top soc cpu u_mul boothfor[4] ai gfor[26] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1889,"simu_top soc cpu u_mul boothfor[4] ai gfor[26] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1890,"simu_top soc cpu u_mul boothfor[4] ai gfor[26] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2021,"simu_top soc cpu u_mul boothfor[4] ai gfor[26] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2022,"simu_top soc cpu u_mul boothfor[4] ai gfor[26] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2023,"simu_top soc cpu u_mul boothfor[4] ai gfor[26] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2021,"simu_top soc cpu u_mul boothfor[4] ai gfor[26] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2024,"simu_top soc cpu u_mul boothfor[4] ai gfor[26] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2025,"simu_top soc cpu u_mul boothfor[4] ai gfor[26] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1888,"simu_top soc cpu u_mul boothfor[4] ai gfor[27] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1889,"simu_top soc cpu u_mul boothfor[4] ai gfor[27] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1890,"simu_top soc cpu u_mul boothfor[4] ai gfor[27] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2026,"simu_top soc cpu u_mul boothfor[4] ai gfor[27] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2027,"simu_top soc cpu u_mul boothfor[4] ai gfor[27] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2028,"simu_top soc cpu u_mul boothfor[4] ai gfor[27] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2026,"simu_top soc cpu u_mul boothfor[4] ai gfor[27] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2029,"simu_top soc cpu u_mul boothfor[4] ai gfor[27] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2030,"simu_top soc cpu u_mul boothfor[4] ai gfor[27] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1888,"simu_top soc cpu u_mul boothfor[4] ai gfor[28] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1889,"simu_top soc cpu u_mul boothfor[4] ai gfor[28] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1890,"simu_top soc cpu u_mul boothfor[4] ai gfor[28] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2031,"simu_top soc cpu u_mul boothfor[4] ai gfor[28] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2032,"simu_top soc cpu u_mul boothfor[4] ai gfor[28] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2033,"simu_top soc cpu u_mul boothfor[4] ai gfor[28] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2031,"simu_top soc cpu u_mul boothfor[4] ai gfor[28] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2034,"simu_top soc cpu u_mul boothfor[4] ai gfor[28] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2035,"simu_top soc cpu u_mul boothfor[4] ai gfor[28] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1888,"simu_top soc cpu u_mul boothfor[4] ai gfor[29] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1889,"simu_top soc cpu u_mul boothfor[4] ai gfor[29] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1890,"simu_top soc cpu u_mul boothfor[4] ai gfor[29] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2036,"simu_top soc cpu u_mul boothfor[4] ai gfor[29] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2037,"simu_top soc cpu u_mul boothfor[4] ai gfor[29] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2038,"simu_top soc cpu u_mul boothfor[4] ai gfor[29] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2036,"simu_top soc cpu u_mul boothfor[4] ai gfor[29] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2039,"simu_top soc cpu u_mul boothfor[4] ai gfor[29] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2040,"simu_top soc cpu u_mul boothfor[4] ai gfor[29] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1888,"simu_top soc cpu u_mul boothfor[4] ai gfor[30] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1889,"simu_top soc cpu u_mul boothfor[4] ai gfor[30] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1890,"simu_top soc cpu u_mul boothfor[4] ai gfor[30] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2041,"simu_top soc cpu u_mul boothfor[4] ai gfor[30] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2042,"simu_top soc cpu u_mul boothfor[4] ai gfor[30] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2043,"simu_top soc cpu u_mul boothfor[4] ai gfor[30] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2041,"simu_top soc cpu u_mul boothfor[4] ai gfor[30] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2044,"simu_top soc cpu u_mul boothfor[4] ai gfor[30] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2045,"simu_top soc cpu u_mul boothfor[4] ai gfor[30] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1888,"simu_top soc cpu u_mul boothfor[4] ai gfor[31] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1889,"simu_top soc cpu u_mul boothfor[4] ai gfor[31] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1890,"simu_top soc cpu u_mul boothfor[4] ai gfor[31] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2046,"simu_top soc cpu u_mul boothfor[4] ai gfor[31] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2047,"simu_top soc cpu u_mul boothfor[4] ai gfor[31] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2048,"simu_top soc cpu u_mul boothfor[4] ai gfor[31] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2046,"simu_top soc cpu u_mul boothfor[4] ai gfor[31] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2049,"simu_top soc cpu u_mul boothfor[4] ai gfor[31] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2050,"simu_top soc cpu u_mul boothfor[4] ai gfor[31] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1888,"simu_top soc cpu u_mul boothfor[4] ai gfor[32] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1889,"simu_top soc cpu u_mul boothfor[4] ai gfor[32] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1890,"simu_top soc cpu u_mul boothfor[4] ai gfor[32] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2051,"simu_top soc cpu u_mul boothfor[4] ai gfor[32] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2052,"simu_top soc cpu u_mul boothfor[4] ai gfor[32] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2053,"simu_top soc cpu u_mul boothfor[4] ai gfor[32] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2051,"simu_top soc cpu u_mul boothfor[4] ai gfor[32] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2054,"simu_top soc cpu u_mul boothfor[4] ai gfor[32] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2055,"simu_top soc cpu u_mul boothfor[4] ai gfor[32] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1888,"simu_top soc cpu u_mul boothfor[4] ai gfor[33] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1889,"simu_top soc cpu u_mul boothfor[4] ai gfor[33] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1890,"simu_top soc cpu u_mul boothfor[4] ai gfor[33] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2056,"simu_top soc cpu u_mul boothfor[4] ai gfor[33] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2057,"simu_top soc cpu u_mul boothfor[4] ai gfor[33] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2058,"simu_top soc cpu u_mul boothfor[4] ai gfor[33] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2056,"simu_top soc cpu u_mul boothfor[4] ai gfor[33] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2059,"simu_top soc cpu u_mul boothfor[4] ai gfor[33] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2060,"simu_top soc cpu u_mul boothfor[4] ai gfor[33] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1888,"simu_top soc cpu u_mul boothfor[4] ai gfor[34] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1889,"simu_top soc cpu u_mul boothfor[4] ai gfor[34] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1890,"simu_top soc cpu u_mul boothfor[4] ai gfor[34] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2061,"simu_top soc cpu u_mul boothfor[4] ai gfor[34] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2062,"simu_top soc cpu u_mul boothfor[4] ai gfor[34] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2063,"simu_top soc cpu u_mul boothfor[4] ai gfor[34] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2061,"simu_top soc cpu u_mul boothfor[4] ai gfor[34] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2064,"simu_top soc cpu u_mul boothfor[4] ai gfor[34] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2065,"simu_top soc cpu u_mul boothfor[4] ai gfor[34] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1888,"simu_top soc cpu u_mul boothfor[4] ai gfor[35] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1889,"simu_top soc cpu u_mul boothfor[4] ai gfor[35] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1890,"simu_top soc cpu u_mul boothfor[4] ai gfor[35] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2066,"simu_top soc cpu u_mul boothfor[4] ai gfor[35] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2067,"simu_top soc cpu u_mul boothfor[4] ai gfor[35] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2068,"simu_top soc cpu u_mul boothfor[4] ai gfor[35] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2066,"simu_top soc cpu u_mul boothfor[4] ai gfor[35] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2069,"simu_top soc cpu u_mul boothfor[4] ai gfor[35] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2070,"simu_top soc cpu u_mul boothfor[4] ai gfor[35] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1888,"simu_top soc cpu u_mul boothfor[4] ai gfor[36] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1889,"simu_top soc cpu u_mul boothfor[4] ai gfor[36] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1890,"simu_top soc cpu u_mul boothfor[4] ai gfor[36] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2071,"simu_top soc cpu u_mul boothfor[4] ai gfor[36] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2072,"simu_top soc cpu u_mul boothfor[4] ai gfor[36] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2073,"simu_top soc cpu u_mul boothfor[4] ai gfor[36] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2071,"simu_top soc cpu u_mul boothfor[4] ai gfor[36] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2074,"simu_top soc cpu u_mul boothfor[4] ai gfor[36] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2075,"simu_top soc cpu u_mul boothfor[4] ai gfor[36] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1888,"simu_top soc cpu u_mul boothfor[4] ai gfor[37] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1889,"simu_top soc cpu u_mul boothfor[4] ai gfor[37] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1890,"simu_top soc cpu u_mul boothfor[4] ai gfor[37] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2076,"simu_top soc cpu u_mul boothfor[4] ai gfor[37] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2077,"simu_top soc cpu u_mul boothfor[4] ai gfor[37] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2078,"simu_top soc cpu u_mul boothfor[4] ai gfor[37] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2076,"simu_top soc cpu u_mul boothfor[4] ai gfor[37] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2079,"simu_top soc cpu u_mul boothfor[4] ai gfor[37] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2080,"simu_top soc cpu u_mul boothfor[4] ai gfor[37] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1888,"simu_top soc cpu u_mul boothfor[4] ai gfor[38] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1889,"simu_top soc cpu u_mul boothfor[4] ai gfor[38] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1890,"simu_top soc cpu u_mul boothfor[4] ai gfor[38] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2081,"simu_top soc cpu u_mul boothfor[4] ai gfor[38] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2082,"simu_top soc cpu u_mul boothfor[4] ai gfor[38] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2083,"simu_top soc cpu u_mul boothfor[4] ai gfor[38] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2081,"simu_top soc cpu u_mul boothfor[4] ai gfor[38] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2084,"simu_top soc cpu u_mul boothfor[4] ai gfor[38] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2085,"simu_top soc cpu u_mul boothfor[4] ai gfor[38] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1888,"simu_top soc cpu u_mul boothfor[4] ai gfor[39] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1889,"simu_top soc cpu u_mul boothfor[4] ai gfor[39] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1890,"simu_top soc cpu u_mul boothfor[4] ai gfor[39] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2086,"simu_top soc cpu u_mul boothfor[4] ai gfor[39] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2087,"simu_top soc cpu u_mul boothfor[4] ai gfor[39] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2088,"simu_top soc cpu u_mul boothfor[4] ai gfor[39] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2086,"simu_top soc cpu u_mul boothfor[4] ai gfor[39] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2089,"simu_top soc cpu u_mul boothfor[4] ai gfor[39] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2090,"simu_top soc cpu u_mul boothfor[4] ai gfor[39] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1888,"simu_top soc cpu u_mul boothfor[4] ai gfor[40] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1889,"simu_top soc cpu u_mul boothfor[4] ai gfor[40] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1890,"simu_top soc cpu u_mul boothfor[4] ai gfor[40] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2091,"simu_top soc cpu u_mul boothfor[4] ai gfor[40] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2092,"simu_top soc cpu u_mul boothfor[4] ai gfor[40] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2093,"simu_top soc cpu u_mul boothfor[4] ai gfor[40] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2091,"simu_top soc cpu u_mul boothfor[4] ai gfor[40] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2094,"simu_top soc cpu u_mul boothfor[4] ai gfor[40] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2095,"simu_top soc cpu u_mul boothfor[4] ai gfor[40] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1888,"simu_top soc cpu u_mul boothfor[4] ai gfor[41] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1889,"simu_top soc cpu u_mul boothfor[4] ai gfor[41] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1890,"simu_top soc cpu u_mul boothfor[4] ai gfor[41] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2096,"simu_top soc cpu u_mul boothfor[4] ai gfor[41] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2097,"simu_top soc cpu u_mul boothfor[4] ai gfor[41] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2098,"simu_top soc cpu u_mul boothfor[4] ai gfor[41] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2096,"simu_top soc cpu u_mul boothfor[4] ai gfor[41] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2099,"simu_top soc cpu u_mul boothfor[4] ai gfor[41] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2100,"simu_top soc cpu u_mul boothfor[4] ai gfor[41] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1888,"simu_top soc cpu u_mul boothfor[4] ai gfor[42] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1889,"simu_top soc cpu u_mul boothfor[4] ai gfor[42] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1890,"simu_top soc cpu u_mul boothfor[4] ai gfor[42] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2101,"simu_top soc cpu u_mul boothfor[4] ai gfor[42] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2102,"simu_top soc cpu u_mul boothfor[4] ai gfor[42] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2103,"simu_top soc cpu u_mul boothfor[4] ai gfor[42] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2101,"simu_top soc cpu u_mul boothfor[4] ai gfor[42] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2104,"simu_top soc cpu u_mul boothfor[4] ai gfor[42] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2105,"simu_top soc cpu u_mul boothfor[4] ai gfor[42] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1888,"simu_top soc cpu u_mul boothfor[4] ai gfor[43] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1889,"simu_top soc cpu u_mul boothfor[4] ai gfor[43] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1890,"simu_top soc cpu u_mul boothfor[4] ai gfor[43] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2106,"simu_top soc cpu u_mul boothfor[4] ai gfor[43] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2107,"simu_top soc cpu u_mul boothfor[4] ai gfor[43] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2108,"simu_top soc cpu u_mul boothfor[4] ai gfor[43] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2106,"simu_top soc cpu u_mul boothfor[4] ai gfor[43] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2109,"simu_top soc cpu u_mul boothfor[4] ai gfor[43] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2110,"simu_top soc cpu u_mul boothfor[4] ai gfor[43] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1888,"simu_top soc cpu u_mul boothfor[4] ai gfor[44] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1889,"simu_top soc cpu u_mul boothfor[4] ai gfor[44] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1890,"simu_top soc cpu u_mul boothfor[4] ai gfor[44] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2111,"simu_top soc cpu u_mul boothfor[4] ai gfor[44] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2112,"simu_top soc cpu u_mul boothfor[4] ai gfor[44] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2113,"simu_top soc cpu u_mul boothfor[4] ai gfor[44] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2111,"simu_top soc cpu u_mul boothfor[4] ai gfor[44] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2114,"simu_top soc cpu u_mul boothfor[4] ai gfor[44] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2115,"simu_top soc cpu u_mul boothfor[4] ai gfor[44] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1888,"simu_top soc cpu u_mul boothfor[4] ai gfor[45] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1889,"simu_top soc cpu u_mul boothfor[4] ai gfor[45] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1890,"simu_top soc cpu u_mul boothfor[4] ai gfor[45] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2116,"simu_top soc cpu u_mul boothfor[4] ai gfor[45] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2117,"simu_top soc cpu u_mul boothfor[4] ai gfor[45] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2118,"simu_top soc cpu u_mul boothfor[4] ai gfor[45] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2116,"simu_top soc cpu u_mul boothfor[4] ai gfor[45] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2119,"simu_top soc cpu u_mul boothfor[4] ai gfor[45] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2120,"simu_top soc cpu u_mul boothfor[4] ai gfor[45] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1888,"simu_top soc cpu u_mul boothfor[4] ai gfor[46] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1889,"simu_top soc cpu u_mul boothfor[4] ai gfor[46] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1890,"simu_top soc cpu u_mul boothfor[4] ai gfor[46] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2121,"simu_top soc cpu u_mul boothfor[4] ai gfor[46] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2122,"simu_top soc cpu u_mul boothfor[4] ai gfor[46] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2123,"simu_top soc cpu u_mul boothfor[4] ai gfor[46] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2121,"simu_top soc cpu u_mul boothfor[4] ai gfor[46] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2124,"simu_top soc cpu u_mul boothfor[4] ai gfor[46] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2125,"simu_top soc cpu u_mul boothfor[4] ai gfor[46] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1888,"simu_top soc cpu u_mul boothfor[4] ai gfor[47] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1889,"simu_top soc cpu u_mul boothfor[4] ai gfor[47] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1890,"simu_top soc cpu u_mul boothfor[4] ai gfor[47] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2126,"simu_top soc cpu u_mul boothfor[4] ai gfor[47] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2127,"simu_top soc cpu u_mul boothfor[4] ai gfor[47] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2128,"simu_top soc cpu u_mul boothfor[4] ai gfor[47] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2126,"simu_top soc cpu u_mul boothfor[4] ai gfor[47] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2129,"simu_top soc cpu u_mul boothfor[4] ai gfor[47] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2130,"simu_top soc cpu u_mul boothfor[4] ai gfor[47] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1888,"simu_top soc cpu u_mul boothfor[4] ai gfor[48] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1889,"simu_top soc cpu u_mul boothfor[4] ai gfor[48] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1890,"simu_top soc cpu u_mul boothfor[4] ai gfor[48] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2131,"simu_top soc cpu u_mul boothfor[4] ai gfor[48] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2132,"simu_top soc cpu u_mul boothfor[4] ai gfor[48] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2133,"simu_top soc cpu u_mul boothfor[4] ai gfor[48] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2131,"simu_top soc cpu u_mul boothfor[4] ai gfor[48] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2134,"simu_top soc cpu u_mul boothfor[4] ai gfor[48] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2135,"simu_top soc cpu u_mul boothfor[4] ai gfor[48] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1888,"simu_top soc cpu u_mul boothfor[4] ai gfor[49] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1889,"simu_top soc cpu u_mul boothfor[4] ai gfor[49] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1890,"simu_top soc cpu u_mul boothfor[4] ai gfor[49] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2136,"simu_top soc cpu u_mul boothfor[4] ai gfor[49] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2137,"simu_top soc cpu u_mul boothfor[4] ai gfor[49] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2138,"simu_top soc cpu u_mul boothfor[4] ai gfor[49] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2136,"simu_top soc cpu u_mul boothfor[4] ai gfor[49] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2139,"simu_top soc cpu u_mul boothfor[4] ai gfor[49] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2140,"simu_top soc cpu u_mul boothfor[4] ai gfor[49] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1888,"simu_top soc cpu u_mul boothfor[4] ai gfor[50] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1889,"simu_top soc cpu u_mul boothfor[4] ai gfor[50] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1890,"simu_top soc cpu u_mul boothfor[4] ai gfor[50] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2141,"simu_top soc cpu u_mul boothfor[4] ai gfor[50] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2142,"simu_top soc cpu u_mul boothfor[4] ai gfor[50] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2143,"simu_top soc cpu u_mul boothfor[4] ai gfor[50] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2141,"simu_top soc cpu u_mul boothfor[4] ai gfor[50] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2144,"simu_top soc cpu u_mul boothfor[4] ai gfor[50] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2145,"simu_top soc cpu u_mul boothfor[4] ai gfor[50] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1888,"simu_top soc cpu u_mul boothfor[4] ai gfor[51] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1889,"simu_top soc cpu u_mul boothfor[4] ai gfor[51] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1890,"simu_top soc cpu u_mul boothfor[4] ai gfor[51] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2146,"simu_top soc cpu u_mul boothfor[4] ai gfor[51] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2147,"simu_top soc cpu u_mul boothfor[4] ai gfor[51] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2148,"simu_top soc cpu u_mul boothfor[4] ai gfor[51] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2146,"simu_top soc cpu u_mul boothfor[4] ai gfor[51] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2149,"simu_top soc cpu u_mul boothfor[4] ai gfor[51] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2150,"simu_top soc cpu u_mul boothfor[4] ai gfor[51] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1888,"simu_top soc cpu u_mul boothfor[4] ai gfor[52] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1889,"simu_top soc cpu u_mul boothfor[4] ai gfor[52] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1890,"simu_top soc cpu u_mul boothfor[4] ai gfor[52] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2151,"simu_top soc cpu u_mul boothfor[4] ai gfor[52] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2152,"simu_top soc cpu u_mul boothfor[4] ai gfor[52] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2153,"simu_top soc cpu u_mul boothfor[4] ai gfor[52] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2151,"simu_top soc cpu u_mul boothfor[4] ai gfor[52] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2154,"simu_top soc cpu u_mul boothfor[4] ai gfor[52] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2155,"simu_top soc cpu u_mul boothfor[4] ai gfor[52] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1888,"simu_top soc cpu u_mul boothfor[4] ai gfor[53] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1889,"simu_top soc cpu u_mul boothfor[4] ai gfor[53] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1890,"simu_top soc cpu u_mul boothfor[4] ai gfor[53] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2156,"simu_top soc cpu u_mul boothfor[4] ai gfor[53] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2157,"simu_top soc cpu u_mul boothfor[4] ai gfor[53] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2158,"simu_top soc cpu u_mul boothfor[4] ai gfor[53] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2156,"simu_top soc cpu u_mul boothfor[4] ai gfor[53] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2159,"simu_top soc cpu u_mul boothfor[4] ai gfor[53] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2160,"simu_top soc cpu u_mul boothfor[4] ai gfor[53] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1888,"simu_top soc cpu u_mul boothfor[4] ai gfor[54] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1889,"simu_top soc cpu u_mul boothfor[4] ai gfor[54] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1890,"simu_top soc cpu u_mul boothfor[4] ai gfor[54] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2161,"simu_top soc cpu u_mul boothfor[4] ai gfor[54] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2162,"simu_top soc cpu u_mul boothfor[4] ai gfor[54] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2163,"simu_top soc cpu u_mul boothfor[4] ai gfor[54] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2161,"simu_top soc cpu u_mul boothfor[4] ai gfor[54] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2164,"simu_top soc cpu u_mul boothfor[4] ai gfor[54] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2165,"simu_top soc cpu u_mul boothfor[4] ai gfor[54] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1888,"simu_top soc cpu u_mul boothfor[4] ai gfor[55] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1889,"simu_top soc cpu u_mul boothfor[4] ai gfor[55] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1890,"simu_top soc cpu u_mul boothfor[4] ai gfor[55] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2166,"simu_top soc cpu u_mul boothfor[4] ai gfor[55] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2167,"simu_top soc cpu u_mul boothfor[4] ai gfor[55] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2168,"simu_top soc cpu u_mul boothfor[4] ai gfor[55] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2166,"simu_top soc cpu u_mul boothfor[4] ai gfor[55] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2169,"simu_top soc cpu u_mul boothfor[4] ai gfor[55] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2170,"simu_top soc cpu u_mul boothfor[4] ai gfor[55] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1888,"simu_top soc cpu u_mul boothfor[4] ai gfor[56] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1889,"simu_top soc cpu u_mul boothfor[4] ai gfor[56] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1890,"simu_top soc cpu u_mul boothfor[4] ai gfor[56] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2171,"simu_top soc cpu u_mul boothfor[4] ai gfor[56] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2172,"simu_top soc cpu u_mul boothfor[4] ai gfor[56] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2173,"simu_top soc cpu u_mul boothfor[4] ai gfor[56] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2171,"simu_top soc cpu u_mul boothfor[4] ai gfor[56] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2174,"simu_top soc cpu u_mul boothfor[4] ai gfor[56] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2175,"simu_top soc cpu u_mul boothfor[4] ai gfor[56] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1888,"simu_top soc cpu u_mul boothfor[4] ai gfor[57] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1889,"simu_top soc cpu u_mul boothfor[4] ai gfor[57] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1890,"simu_top soc cpu u_mul boothfor[4] ai gfor[57] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2176,"simu_top soc cpu u_mul boothfor[4] ai gfor[57] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2177,"simu_top soc cpu u_mul boothfor[4] ai gfor[57] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2178,"simu_top soc cpu u_mul boothfor[4] ai gfor[57] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2176,"simu_top soc cpu u_mul boothfor[4] ai gfor[57] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2179,"simu_top soc cpu u_mul boothfor[4] ai gfor[57] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2180,"simu_top soc cpu u_mul boothfor[4] ai gfor[57] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1888,"simu_top soc cpu u_mul boothfor[4] ai gfor[58] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1889,"simu_top soc cpu u_mul boothfor[4] ai gfor[58] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1890,"simu_top soc cpu u_mul boothfor[4] ai gfor[58] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2181,"simu_top soc cpu u_mul boothfor[4] ai gfor[58] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2182,"simu_top soc cpu u_mul boothfor[4] ai gfor[58] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2183,"simu_top soc cpu u_mul boothfor[4] ai gfor[58] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2181,"simu_top soc cpu u_mul boothfor[4] ai gfor[58] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2184,"simu_top soc cpu u_mul boothfor[4] ai gfor[58] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2185,"simu_top soc cpu u_mul boothfor[4] ai gfor[58] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1888,"simu_top soc cpu u_mul boothfor[4] ai gfor[59] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1889,"simu_top soc cpu u_mul boothfor[4] ai gfor[59] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1890,"simu_top soc cpu u_mul boothfor[4] ai gfor[59] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2186,"simu_top soc cpu u_mul boothfor[4] ai gfor[59] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2187,"simu_top soc cpu u_mul boothfor[4] ai gfor[59] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2188,"simu_top soc cpu u_mul boothfor[4] ai gfor[59] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2186,"simu_top soc cpu u_mul boothfor[4] ai gfor[59] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2189,"simu_top soc cpu u_mul boothfor[4] ai gfor[59] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2190,"simu_top soc cpu u_mul boothfor[4] ai gfor[59] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1888,"simu_top soc cpu u_mul boothfor[4] ai gfor[60] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1889,"simu_top soc cpu u_mul boothfor[4] ai gfor[60] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1890,"simu_top soc cpu u_mul boothfor[4] ai gfor[60] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2191,"simu_top soc cpu u_mul boothfor[4] ai gfor[60] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2192,"simu_top soc cpu u_mul boothfor[4] ai gfor[60] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2193,"simu_top soc cpu u_mul boothfor[4] ai gfor[60] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2191,"simu_top soc cpu u_mul boothfor[4] ai gfor[60] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2194,"simu_top soc cpu u_mul boothfor[4] ai gfor[60] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2195,"simu_top soc cpu u_mul boothfor[4] ai gfor[60] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1888,"simu_top soc cpu u_mul boothfor[4] ai gfor[61] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1889,"simu_top soc cpu u_mul boothfor[4] ai gfor[61] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1890,"simu_top soc cpu u_mul boothfor[4] ai gfor[61] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2196,"simu_top soc cpu u_mul boothfor[4] ai gfor[61] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2197,"simu_top soc cpu u_mul boothfor[4] ai gfor[61] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2198,"simu_top soc cpu u_mul boothfor[4] ai gfor[61] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2196,"simu_top soc cpu u_mul boothfor[4] ai gfor[61] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2199,"simu_top soc cpu u_mul boothfor[4] ai gfor[61] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2200,"simu_top soc cpu u_mul boothfor[4] ai gfor[61] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1888,"simu_top soc cpu u_mul boothfor[4] ai gfor[62] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1889,"simu_top soc cpu u_mul boothfor[4] ai gfor[62] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1890,"simu_top soc cpu u_mul boothfor[4] ai gfor[62] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2201,"simu_top soc cpu u_mul boothfor[4] ai gfor[62] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2202,"simu_top soc cpu u_mul boothfor[4] ai gfor[62] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2203,"simu_top soc cpu u_mul boothfor[4] ai gfor[62] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2201,"simu_top soc cpu u_mul boothfor[4] ai gfor[62] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2204,"simu_top soc cpu u_mul boothfor[4] ai gfor[62] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2205,"simu_top soc cpu u_mul boothfor[4] ai gfor[62] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1888,"simu_top soc cpu u_mul boothfor[4] ai gfor[63] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1889,"simu_top soc cpu u_mul boothfor[4] ai gfor[63] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1890,"simu_top soc cpu u_mul boothfor[4] ai gfor[63] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2206,"simu_top soc cpu u_mul boothfor[4] ai gfor[63] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2207,"simu_top soc cpu u_mul boothfor[4] ai gfor[63] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2208,"simu_top soc cpu u_mul boothfor[4] ai gfor[63] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2206,"simu_top soc cpu u_mul boothfor[4] ai gfor[63] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2209,"simu_top soc cpu u_mul boothfor[4] ai gfor[63] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2210,"simu_top soc cpu u_mul boothfor[4] ai gfor[63] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+2211,"simu_top soc cpu u_mul boothfor[6] ai y",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declQuad(c+2212,"simu_top soc cpu u_mul boothfor[6] ai InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declQuad(c+2214,"simu_top soc cpu u_mul boothfor[6] ai OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declBit(c+2216,"simu_top soc cpu u_mul boothfor[6] ai Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2217,"simu_top soc cpu u_mul boothfor[6] ai negx",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2218,"simu_top soc cpu u_mul boothfor[6] ai x",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2219,"simu_top soc cpu u_mul boothfor[6] ai neg2x",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2220,"simu_top soc cpu u_mul boothfor[6] ai uu yc",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2221,"simu_top soc cpu u_mul boothfor[6] ai uu yb",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1891,"simu_top soc cpu u_mul boothfor[6] ai uu ya",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2217,"simu_top soc cpu u_mul boothfor[6] ai uu negx",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2218,"simu_top soc cpu u_mul boothfor[6] ai uu x",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2219,"simu_top soc cpu u_mul boothfor[6] ai uu neg2x",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2217,"simu_top soc cpu u_mul boothfor[6] ai fir negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2218,"simu_top soc cpu u_mul boothfor[6] ai fir x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2219,"simu_top soc cpu u_mul boothfor[6] ai fir neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2222,"simu_top soc cpu u_mul boothfor[6] ai fir InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13784,"simu_top soc cpu u_mul boothfor[6] ai fir PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13787,"simu_top soc cpu u_mul boothfor[6] ai fir NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2222,"simu_top soc cpu u_mul boothfor[6] ai fir PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2223,"simu_top soc cpu u_mul boothfor[6] ai fir NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2224,"simu_top soc cpu u_mul boothfor[6] ai fir OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2217,"simu_top soc cpu u_mul boothfor[6] ai gfor[1] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2218,"simu_top soc cpu u_mul boothfor[6] ai gfor[1] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2219,"simu_top soc cpu u_mul boothfor[6] ai gfor[1] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2225,"simu_top soc cpu u_mul boothfor[6] ai gfor[1] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2226,"simu_top soc cpu u_mul boothfor[6] ai gfor[1] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2227,"simu_top soc cpu u_mul boothfor[6] ai gfor[1] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2225,"simu_top soc cpu u_mul boothfor[6] ai gfor[1] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2228,"simu_top soc cpu u_mul boothfor[6] ai gfor[1] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2229,"simu_top soc cpu u_mul boothfor[6] ai gfor[1] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2217,"simu_top soc cpu u_mul boothfor[6] ai gfor[2] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2218,"simu_top soc cpu u_mul boothfor[6] ai gfor[2] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2219,"simu_top soc cpu u_mul boothfor[6] ai gfor[2] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2230,"simu_top soc cpu u_mul boothfor[6] ai gfor[2] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2231,"simu_top soc cpu u_mul boothfor[6] ai gfor[2] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2232,"simu_top soc cpu u_mul boothfor[6] ai gfor[2] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2230,"simu_top soc cpu u_mul boothfor[6] ai gfor[2] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2233,"simu_top soc cpu u_mul boothfor[6] ai gfor[2] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2234,"simu_top soc cpu u_mul boothfor[6] ai gfor[2] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2217,"simu_top soc cpu u_mul boothfor[6] ai gfor[3] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2218,"simu_top soc cpu u_mul boothfor[6] ai gfor[3] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2219,"simu_top soc cpu u_mul boothfor[6] ai gfor[3] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2235,"simu_top soc cpu u_mul boothfor[6] ai gfor[3] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2236,"simu_top soc cpu u_mul boothfor[6] ai gfor[3] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2237,"simu_top soc cpu u_mul boothfor[6] ai gfor[3] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2235,"simu_top soc cpu u_mul boothfor[6] ai gfor[3] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2238,"simu_top soc cpu u_mul boothfor[6] ai gfor[3] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2239,"simu_top soc cpu u_mul boothfor[6] ai gfor[3] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2217,"simu_top soc cpu u_mul boothfor[6] ai gfor[4] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2218,"simu_top soc cpu u_mul boothfor[6] ai gfor[4] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2219,"simu_top soc cpu u_mul boothfor[6] ai gfor[4] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2240,"simu_top soc cpu u_mul boothfor[6] ai gfor[4] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2241,"simu_top soc cpu u_mul boothfor[6] ai gfor[4] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2242,"simu_top soc cpu u_mul boothfor[6] ai gfor[4] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2240,"simu_top soc cpu u_mul boothfor[6] ai gfor[4] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2243,"simu_top soc cpu u_mul boothfor[6] ai gfor[4] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2244,"simu_top soc cpu u_mul boothfor[6] ai gfor[4] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2217,"simu_top soc cpu u_mul boothfor[6] ai gfor[5] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2218,"simu_top soc cpu u_mul boothfor[6] ai gfor[5] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2219,"simu_top soc cpu u_mul boothfor[6] ai gfor[5] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2245,"simu_top soc cpu u_mul boothfor[6] ai gfor[5] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2246,"simu_top soc cpu u_mul boothfor[6] ai gfor[5] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2247,"simu_top soc cpu u_mul boothfor[6] ai gfor[5] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2245,"simu_top soc cpu u_mul boothfor[6] ai gfor[5] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2248,"simu_top soc cpu u_mul boothfor[6] ai gfor[5] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2249,"simu_top soc cpu u_mul boothfor[6] ai gfor[5] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2217,"simu_top soc cpu u_mul boothfor[6] ai gfor[6] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2218,"simu_top soc cpu u_mul boothfor[6] ai gfor[6] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2219,"simu_top soc cpu u_mul boothfor[6] ai gfor[6] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2250,"simu_top soc cpu u_mul boothfor[6] ai gfor[6] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2251,"simu_top soc cpu u_mul boothfor[6] ai gfor[6] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2252,"simu_top soc cpu u_mul boothfor[6] ai gfor[6] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2250,"simu_top soc cpu u_mul boothfor[6] ai gfor[6] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2253,"simu_top soc cpu u_mul boothfor[6] ai gfor[6] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2254,"simu_top soc cpu u_mul boothfor[6] ai gfor[6] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2217,"simu_top soc cpu u_mul boothfor[6] ai gfor[7] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2218,"simu_top soc cpu u_mul boothfor[6] ai gfor[7] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2219,"simu_top soc cpu u_mul boothfor[6] ai gfor[7] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2255,"simu_top soc cpu u_mul boothfor[6] ai gfor[7] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2256,"simu_top soc cpu u_mul boothfor[6] ai gfor[7] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2257,"simu_top soc cpu u_mul boothfor[6] ai gfor[7] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2255,"simu_top soc cpu u_mul boothfor[6] ai gfor[7] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2258,"simu_top soc cpu u_mul boothfor[6] ai gfor[7] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2259,"simu_top soc cpu u_mul boothfor[6] ai gfor[7] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2217,"simu_top soc cpu u_mul boothfor[6] ai gfor[8] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2218,"simu_top soc cpu u_mul boothfor[6] ai gfor[8] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2219,"simu_top soc cpu u_mul boothfor[6] ai gfor[8] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2260,"simu_top soc cpu u_mul boothfor[6] ai gfor[8] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2261,"simu_top soc cpu u_mul boothfor[6] ai gfor[8] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2262,"simu_top soc cpu u_mul boothfor[6] ai gfor[8] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2260,"simu_top soc cpu u_mul boothfor[6] ai gfor[8] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2263,"simu_top soc cpu u_mul boothfor[6] ai gfor[8] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2264,"simu_top soc cpu u_mul boothfor[6] ai gfor[8] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2217,"simu_top soc cpu u_mul boothfor[6] ai gfor[9] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2218,"simu_top soc cpu u_mul boothfor[6] ai gfor[9] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2219,"simu_top soc cpu u_mul boothfor[6] ai gfor[9] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2265,"simu_top soc cpu u_mul boothfor[6] ai gfor[9] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2266,"simu_top soc cpu u_mul boothfor[6] ai gfor[9] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2267,"simu_top soc cpu u_mul boothfor[6] ai gfor[9] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2265,"simu_top soc cpu u_mul boothfor[6] ai gfor[9] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2268,"simu_top soc cpu u_mul boothfor[6] ai gfor[9] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2269,"simu_top soc cpu u_mul boothfor[6] ai gfor[9] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2217,"simu_top soc cpu u_mul boothfor[6] ai gfor[10] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2218,"simu_top soc cpu u_mul boothfor[6] ai gfor[10] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2219,"simu_top soc cpu u_mul boothfor[6] ai gfor[10] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2270,"simu_top soc cpu u_mul boothfor[6] ai gfor[10] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2271,"simu_top soc cpu u_mul boothfor[6] ai gfor[10] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2272,"simu_top soc cpu u_mul boothfor[6] ai gfor[10] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2270,"simu_top soc cpu u_mul boothfor[6] ai gfor[10] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2273,"simu_top soc cpu u_mul boothfor[6] ai gfor[10] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2274,"simu_top soc cpu u_mul boothfor[6] ai gfor[10] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2217,"simu_top soc cpu u_mul boothfor[6] ai gfor[11] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2218,"simu_top soc cpu u_mul boothfor[6] ai gfor[11] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2219,"simu_top soc cpu u_mul boothfor[6] ai gfor[11] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2275,"simu_top soc cpu u_mul boothfor[6] ai gfor[11] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2276,"simu_top soc cpu u_mul boothfor[6] ai gfor[11] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2277,"simu_top soc cpu u_mul boothfor[6] ai gfor[11] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2275,"simu_top soc cpu u_mul boothfor[6] ai gfor[11] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2278,"simu_top soc cpu u_mul boothfor[6] ai gfor[11] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2279,"simu_top soc cpu u_mul boothfor[6] ai gfor[11] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2217,"simu_top soc cpu u_mul boothfor[6] ai gfor[12] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2218,"simu_top soc cpu u_mul boothfor[6] ai gfor[12] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2219,"simu_top soc cpu u_mul boothfor[6] ai gfor[12] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2280,"simu_top soc cpu u_mul boothfor[6] ai gfor[12] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2281,"simu_top soc cpu u_mul boothfor[6] ai gfor[12] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2282,"simu_top soc cpu u_mul boothfor[6] ai gfor[12] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2280,"simu_top soc cpu u_mul boothfor[6] ai gfor[12] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2283,"simu_top soc cpu u_mul boothfor[6] ai gfor[12] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2284,"simu_top soc cpu u_mul boothfor[6] ai gfor[12] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2217,"simu_top soc cpu u_mul boothfor[6] ai gfor[13] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2218,"simu_top soc cpu u_mul boothfor[6] ai gfor[13] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2219,"simu_top soc cpu u_mul boothfor[6] ai gfor[13] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2285,"simu_top soc cpu u_mul boothfor[6] ai gfor[13] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2286,"simu_top soc cpu u_mul boothfor[6] ai gfor[13] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2287,"simu_top soc cpu u_mul boothfor[6] ai gfor[13] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2285,"simu_top soc cpu u_mul boothfor[6] ai gfor[13] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2288,"simu_top soc cpu u_mul boothfor[6] ai gfor[13] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2289,"simu_top soc cpu u_mul boothfor[6] ai gfor[13] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2217,"simu_top soc cpu u_mul boothfor[6] ai gfor[14] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2218,"simu_top soc cpu u_mul boothfor[6] ai gfor[14] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2219,"simu_top soc cpu u_mul boothfor[6] ai gfor[14] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2290,"simu_top soc cpu u_mul boothfor[6] ai gfor[14] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2291,"simu_top soc cpu u_mul boothfor[6] ai gfor[14] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2292,"simu_top soc cpu u_mul boothfor[6] ai gfor[14] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2290,"simu_top soc cpu u_mul boothfor[6] ai gfor[14] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2293,"simu_top soc cpu u_mul boothfor[6] ai gfor[14] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2294,"simu_top soc cpu u_mul boothfor[6] ai gfor[14] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2217,"simu_top soc cpu u_mul boothfor[6] ai gfor[15] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2218,"simu_top soc cpu u_mul boothfor[6] ai gfor[15] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2219,"simu_top soc cpu u_mul boothfor[6] ai gfor[15] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2295,"simu_top soc cpu u_mul boothfor[6] ai gfor[15] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2296,"simu_top soc cpu u_mul boothfor[6] ai gfor[15] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2297,"simu_top soc cpu u_mul boothfor[6] ai gfor[15] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2295,"simu_top soc cpu u_mul boothfor[6] ai gfor[15] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2298,"simu_top soc cpu u_mul boothfor[6] ai gfor[15] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2299,"simu_top soc cpu u_mul boothfor[6] ai gfor[15] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2217,"simu_top soc cpu u_mul boothfor[6] ai gfor[16] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2218,"simu_top soc cpu u_mul boothfor[6] ai gfor[16] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2219,"simu_top soc cpu u_mul boothfor[6] ai gfor[16] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2300,"simu_top soc cpu u_mul boothfor[6] ai gfor[16] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2301,"simu_top soc cpu u_mul boothfor[6] ai gfor[16] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2302,"simu_top soc cpu u_mul boothfor[6] ai gfor[16] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2300,"simu_top soc cpu u_mul boothfor[6] ai gfor[16] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2303,"simu_top soc cpu u_mul boothfor[6] ai gfor[16] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2304,"simu_top soc cpu u_mul boothfor[6] ai gfor[16] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2217,"simu_top soc cpu u_mul boothfor[6] ai gfor[17] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2218,"simu_top soc cpu u_mul boothfor[6] ai gfor[17] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2219,"simu_top soc cpu u_mul boothfor[6] ai gfor[17] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2305,"simu_top soc cpu u_mul boothfor[6] ai gfor[17] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2306,"simu_top soc cpu u_mul boothfor[6] ai gfor[17] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2307,"simu_top soc cpu u_mul boothfor[6] ai gfor[17] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2305,"simu_top soc cpu u_mul boothfor[6] ai gfor[17] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2308,"simu_top soc cpu u_mul boothfor[6] ai gfor[17] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2309,"simu_top soc cpu u_mul boothfor[6] ai gfor[17] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2217,"simu_top soc cpu u_mul boothfor[6] ai gfor[18] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2218,"simu_top soc cpu u_mul boothfor[6] ai gfor[18] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2219,"simu_top soc cpu u_mul boothfor[6] ai gfor[18] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2310,"simu_top soc cpu u_mul boothfor[6] ai gfor[18] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2311,"simu_top soc cpu u_mul boothfor[6] ai gfor[18] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2312,"simu_top soc cpu u_mul boothfor[6] ai gfor[18] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2310,"simu_top soc cpu u_mul boothfor[6] ai gfor[18] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2313,"simu_top soc cpu u_mul boothfor[6] ai gfor[18] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2314,"simu_top soc cpu u_mul boothfor[6] ai gfor[18] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2217,"simu_top soc cpu u_mul boothfor[6] ai gfor[19] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2218,"simu_top soc cpu u_mul boothfor[6] ai gfor[19] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2219,"simu_top soc cpu u_mul boothfor[6] ai gfor[19] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2315,"simu_top soc cpu u_mul boothfor[6] ai gfor[19] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2316,"simu_top soc cpu u_mul boothfor[6] ai gfor[19] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2317,"simu_top soc cpu u_mul boothfor[6] ai gfor[19] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2315,"simu_top soc cpu u_mul boothfor[6] ai gfor[19] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2318,"simu_top soc cpu u_mul boothfor[6] ai gfor[19] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2319,"simu_top soc cpu u_mul boothfor[6] ai gfor[19] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2217,"simu_top soc cpu u_mul boothfor[6] ai gfor[20] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2218,"simu_top soc cpu u_mul boothfor[6] ai gfor[20] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2219,"simu_top soc cpu u_mul boothfor[6] ai gfor[20] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2320,"simu_top soc cpu u_mul boothfor[6] ai gfor[20] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2321,"simu_top soc cpu u_mul boothfor[6] ai gfor[20] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2322,"simu_top soc cpu u_mul boothfor[6] ai gfor[20] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2320,"simu_top soc cpu u_mul boothfor[6] ai gfor[20] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2323,"simu_top soc cpu u_mul boothfor[6] ai gfor[20] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2324,"simu_top soc cpu u_mul boothfor[6] ai gfor[20] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2217,"simu_top soc cpu u_mul boothfor[6] ai gfor[21] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2218,"simu_top soc cpu u_mul boothfor[6] ai gfor[21] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2219,"simu_top soc cpu u_mul boothfor[6] ai gfor[21] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2325,"simu_top soc cpu u_mul boothfor[6] ai gfor[21] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2326,"simu_top soc cpu u_mul boothfor[6] ai gfor[21] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2327,"simu_top soc cpu u_mul boothfor[6] ai gfor[21] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2325,"simu_top soc cpu u_mul boothfor[6] ai gfor[21] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2328,"simu_top soc cpu u_mul boothfor[6] ai gfor[21] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2329,"simu_top soc cpu u_mul boothfor[6] ai gfor[21] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2217,"simu_top soc cpu u_mul boothfor[6] ai gfor[22] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2218,"simu_top soc cpu u_mul boothfor[6] ai gfor[22] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2219,"simu_top soc cpu u_mul boothfor[6] ai gfor[22] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2330,"simu_top soc cpu u_mul boothfor[6] ai gfor[22] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2331,"simu_top soc cpu u_mul boothfor[6] ai gfor[22] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2332,"simu_top soc cpu u_mul boothfor[6] ai gfor[22] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2330,"simu_top soc cpu u_mul boothfor[6] ai gfor[22] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2333,"simu_top soc cpu u_mul boothfor[6] ai gfor[22] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2334,"simu_top soc cpu u_mul boothfor[6] ai gfor[22] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2217,"simu_top soc cpu u_mul boothfor[6] ai gfor[23] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2218,"simu_top soc cpu u_mul boothfor[6] ai gfor[23] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2219,"simu_top soc cpu u_mul boothfor[6] ai gfor[23] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2335,"simu_top soc cpu u_mul boothfor[6] ai gfor[23] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2336,"simu_top soc cpu u_mul boothfor[6] ai gfor[23] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2337,"simu_top soc cpu u_mul boothfor[6] ai gfor[23] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2335,"simu_top soc cpu u_mul boothfor[6] ai gfor[23] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2338,"simu_top soc cpu u_mul boothfor[6] ai gfor[23] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2339,"simu_top soc cpu u_mul boothfor[6] ai gfor[23] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2217,"simu_top soc cpu u_mul boothfor[6] ai gfor[24] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2218,"simu_top soc cpu u_mul boothfor[6] ai gfor[24] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2219,"simu_top soc cpu u_mul boothfor[6] ai gfor[24] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2340,"simu_top soc cpu u_mul boothfor[6] ai gfor[24] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2341,"simu_top soc cpu u_mul boothfor[6] ai gfor[24] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2342,"simu_top soc cpu u_mul boothfor[6] ai gfor[24] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2340,"simu_top soc cpu u_mul boothfor[6] ai gfor[24] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2343,"simu_top soc cpu u_mul boothfor[6] ai gfor[24] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2344,"simu_top soc cpu u_mul boothfor[6] ai gfor[24] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2217,"simu_top soc cpu u_mul boothfor[6] ai gfor[25] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2218,"simu_top soc cpu u_mul boothfor[6] ai gfor[25] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2219,"simu_top soc cpu u_mul boothfor[6] ai gfor[25] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2345,"simu_top soc cpu u_mul boothfor[6] ai gfor[25] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2346,"simu_top soc cpu u_mul boothfor[6] ai gfor[25] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2347,"simu_top soc cpu u_mul boothfor[6] ai gfor[25] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2345,"simu_top soc cpu u_mul boothfor[6] ai gfor[25] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2348,"simu_top soc cpu u_mul boothfor[6] ai gfor[25] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2349,"simu_top soc cpu u_mul boothfor[6] ai gfor[25] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2217,"simu_top soc cpu u_mul boothfor[6] ai gfor[26] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2218,"simu_top soc cpu u_mul boothfor[6] ai gfor[26] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2219,"simu_top soc cpu u_mul boothfor[6] ai gfor[26] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2350,"simu_top soc cpu u_mul boothfor[6] ai gfor[26] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2351,"simu_top soc cpu u_mul boothfor[6] ai gfor[26] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2352,"simu_top soc cpu u_mul boothfor[6] ai gfor[26] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2350,"simu_top soc cpu u_mul boothfor[6] ai gfor[26] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2353,"simu_top soc cpu u_mul boothfor[6] ai gfor[26] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2354,"simu_top soc cpu u_mul boothfor[6] ai gfor[26] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2217,"simu_top soc cpu u_mul boothfor[6] ai gfor[27] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2218,"simu_top soc cpu u_mul boothfor[6] ai gfor[27] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2219,"simu_top soc cpu u_mul boothfor[6] ai gfor[27] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2355,"simu_top soc cpu u_mul boothfor[6] ai gfor[27] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2356,"simu_top soc cpu u_mul boothfor[6] ai gfor[27] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2357,"simu_top soc cpu u_mul boothfor[6] ai gfor[27] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2355,"simu_top soc cpu u_mul boothfor[6] ai gfor[27] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2358,"simu_top soc cpu u_mul boothfor[6] ai gfor[27] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2359,"simu_top soc cpu u_mul boothfor[6] ai gfor[27] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2217,"simu_top soc cpu u_mul boothfor[6] ai gfor[28] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2218,"simu_top soc cpu u_mul boothfor[6] ai gfor[28] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2219,"simu_top soc cpu u_mul boothfor[6] ai gfor[28] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2360,"simu_top soc cpu u_mul boothfor[6] ai gfor[28] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2361,"simu_top soc cpu u_mul boothfor[6] ai gfor[28] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2362,"simu_top soc cpu u_mul boothfor[6] ai gfor[28] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2360,"simu_top soc cpu u_mul boothfor[6] ai gfor[28] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2363,"simu_top soc cpu u_mul boothfor[6] ai gfor[28] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2364,"simu_top soc cpu u_mul boothfor[6] ai gfor[28] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2217,"simu_top soc cpu u_mul boothfor[6] ai gfor[29] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2218,"simu_top soc cpu u_mul boothfor[6] ai gfor[29] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2219,"simu_top soc cpu u_mul boothfor[6] ai gfor[29] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2365,"simu_top soc cpu u_mul boothfor[6] ai gfor[29] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2366,"simu_top soc cpu u_mul boothfor[6] ai gfor[29] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2367,"simu_top soc cpu u_mul boothfor[6] ai gfor[29] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2365,"simu_top soc cpu u_mul boothfor[6] ai gfor[29] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2368,"simu_top soc cpu u_mul boothfor[6] ai gfor[29] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2369,"simu_top soc cpu u_mul boothfor[6] ai gfor[29] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2217,"simu_top soc cpu u_mul boothfor[6] ai gfor[30] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2218,"simu_top soc cpu u_mul boothfor[6] ai gfor[30] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2219,"simu_top soc cpu u_mul boothfor[6] ai gfor[30] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2370,"simu_top soc cpu u_mul boothfor[6] ai gfor[30] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2371,"simu_top soc cpu u_mul boothfor[6] ai gfor[30] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2372,"simu_top soc cpu u_mul boothfor[6] ai gfor[30] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2370,"simu_top soc cpu u_mul boothfor[6] ai gfor[30] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2373,"simu_top soc cpu u_mul boothfor[6] ai gfor[30] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2374,"simu_top soc cpu u_mul boothfor[6] ai gfor[30] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2217,"simu_top soc cpu u_mul boothfor[6] ai gfor[31] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2218,"simu_top soc cpu u_mul boothfor[6] ai gfor[31] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2219,"simu_top soc cpu u_mul boothfor[6] ai gfor[31] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2375,"simu_top soc cpu u_mul boothfor[6] ai gfor[31] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2376,"simu_top soc cpu u_mul boothfor[6] ai gfor[31] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2377,"simu_top soc cpu u_mul boothfor[6] ai gfor[31] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2375,"simu_top soc cpu u_mul boothfor[6] ai gfor[31] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2378,"simu_top soc cpu u_mul boothfor[6] ai gfor[31] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2379,"simu_top soc cpu u_mul boothfor[6] ai gfor[31] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2217,"simu_top soc cpu u_mul boothfor[6] ai gfor[32] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2218,"simu_top soc cpu u_mul boothfor[6] ai gfor[32] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2219,"simu_top soc cpu u_mul boothfor[6] ai gfor[32] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2380,"simu_top soc cpu u_mul boothfor[6] ai gfor[32] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2381,"simu_top soc cpu u_mul boothfor[6] ai gfor[32] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2382,"simu_top soc cpu u_mul boothfor[6] ai gfor[32] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2380,"simu_top soc cpu u_mul boothfor[6] ai gfor[32] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2383,"simu_top soc cpu u_mul boothfor[6] ai gfor[32] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2384,"simu_top soc cpu u_mul boothfor[6] ai gfor[32] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2217,"simu_top soc cpu u_mul boothfor[6] ai gfor[33] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2218,"simu_top soc cpu u_mul boothfor[6] ai gfor[33] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2219,"simu_top soc cpu u_mul boothfor[6] ai gfor[33] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2385,"simu_top soc cpu u_mul boothfor[6] ai gfor[33] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2386,"simu_top soc cpu u_mul boothfor[6] ai gfor[33] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2387,"simu_top soc cpu u_mul boothfor[6] ai gfor[33] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2385,"simu_top soc cpu u_mul boothfor[6] ai gfor[33] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2388,"simu_top soc cpu u_mul boothfor[6] ai gfor[33] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2389,"simu_top soc cpu u_mul boothfor[6] ai gfor[33] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2217,"simu_top soc cpu u_mul boothfor[6] ai gfor[34] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2218,"simu_top soc cpu u_mul boothfor[6] ai gfor[34] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2219,"simu_top soc cpu u_mul boothfor[6] ai gfor[34] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2390,"simu_top soc cpu u_mul boothfor[6] ai gfor[34] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2391,"simu_top soc cpu u_mul boothfor[6] ai gfor[34] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2392,"simu_top soc cpu u_mul boothfor[6] ai gfor[34] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2390,"simu_top soc cpu u_mul boothfor[6] ai gfor[34] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2393,"simu_top soc cpu u_mul boothfor[6] ai gfor[34] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2394,"simu_top soc cpu u_mul boothfor[6] ai gfor[34] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2217,"simu_top soc cpu u_mul boothfor[6] ai gfor[35] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2218,"simu_top soc cpu u_mul boothfor[6] ai gfor[35] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2219,"simu_top soc cpu u_mul boothfor[6] ai gfor[35] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2395,"simu_top soc cpu u_mul boothfor[6] ai gfor[35] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2396,"simu_top soc cpu u_mul boothfor[6] ai gfor[35] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2397,"simu_top soc cpu u_mul boothfor[6] ai gfor[35] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2395,"simu_top soc cpu u_mul boothfor[6] ai gfor[35] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2398,"simu_top soc cpu u_mul boothfor[6] ai gfor[35] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2399,"simu_top soc cpu u_mul boothfor[6] ai gfor[35] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2217,"simu_top soc cpu u_mul boothfor[6] ai gfor[36] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2218,"simu_top soc cpu u_mul boothfor[6] ai gfor[36] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2219,"simu_top soc cpu u_mul boothfor[6] ai gfor[36] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2400,"simu_top soc cpu u_mul boothfor[6] ai gfor[36] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2401,"simu_top soc cpu u_mul boothfor[6] ai gfor[36] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2402,"simu_top soc cpu u_mul boothfor[6] ai gfor[36] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2400,"simu_top soc cpu u_mul boothfor[6] ai gfor[36] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2403,"simu_top soc cpu u_mul boothfor[6] ai gfor[36] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2404,"simu_top soc cpu u_mul boothfor[6] ai gfor[36] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2217,"simu_top soc cpu u_mul boothfor[6] ai gfor[37] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2218,"simu_top soc cpu u_mul boothfor[6] ai gfor[37] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2219,"simu_top soc cpu u_mul boothfor[6] ai gfor[37] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2405,"simu_top soc cpu u_mul boothfor[6] ai gfor[37] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2406,"simu_top soc cpu u_mul boothfor[6] ai gfor[37] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2407,"simu_top soc cpu u_mul boothfor[6] ai gfor[37] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2405,"simu_top soc cpu u_mul boothfor[6] ai gfor[37] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2408,"simu_top soc cpu u_mul boothfor[6] ai gfor[37] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2409,"simu_top soc cpu u_mul boothfor[6] ai gfor[37] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2217,"simu_top soc cpu u_mul boothfor[6] ai gfor[38] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2218,"simu_top soc cpu u_mul boothfor[6] ai gfor[38] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2219,"simu_top soc cpu u_mul boothfor[6] ai gfor[38] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2410,"simu_top soc cpu u_mul boothfor[6] ai gfor[38] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2411,"simu_top soc cpu u_mul boothfor[6] ai gfor[38] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2412,"simu_top soc cpu u_mul boothfor[6] ai gfor[38] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2410,"simu_top soc cpu u_mul boothfor[6] ai gfor[38] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2413,"simu_top soc cpu u_mul boothfor[6] ai gfor[38] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2414,"simu_top soc cpu u_mul boothfor[6] ai gfor[38] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2217,"simu_top soc cpu u_mul boothfor[6] ai gfor[39] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2218,"simu_top soc cpu u_mul boothfor[6] ai gfor[39] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2219,"simu_top soc cpu u_mul boothfor[6] ai gfor[39] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2415,"simu_top soc cpu u_mul boothfor[6] ai gfor[39] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2416,"simu_top soc cpu u_mul boothfor[6] ai gfor[39] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2417,"simu_top soc cpu u_mul boothfor[6] ai gfor[39] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2415,"simu_top soc cpu u_mul boothfor[6] ai gfor[39] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2418,"simu_top soc cpu u_mul boothfor[6] ai gfor[39] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2419,"simu_top soc cpu u_mul boothfor[6] ai gfor[39] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2217,"simu_top soc cpu u_mul boothfor[6] ai gfor[40] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2218,"simu_top soc cpu u_mul boothfor[6] ai gfor[40] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2219,"simu_top soc cpu u_mul boothfor[6] ai gfor[40] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2420,"simu_top soc cpu u_mul boothfor[6] ai gfor[40] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2421,"simu_top soc cpu u_mul boothfor[6] ai gfor[40] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2422,"simu_top soc cpu u_mul boothfor[6] ai gfor[40] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2420,"simu_top soc cpu u_mul boothfor[6] ai gfor[40] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2423,"simu_top soc cpu u_mul boothfor[6] ai gfor[40] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2424,"simu_top soc cpu u_mul boothfor[6] ai gfor[40] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2217,"simu_top soc cpu u_mul boothfor[6] ai gfor[41] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2218,"simu_top soc cpu u_mul boothfor[6] ai gfor[41] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2219,"simu_top soc cpu u_mul boothfor[6] ai gfor[41] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2425,"simu_top soc cpu u_mul boothfor[6] ai gfor[41] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2426,"simu_top soc cpu u_mul boothfor[6] ai gfor[41] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2427,"simu_top soc cpu u_mul boothfor[6] ai gfor[41] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2425,"simu_top soc cpu u_mul boothfor[6] ai gfor[41] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2428,"simu_top soc cpu u_mul boothfor[6] ai gfor[41] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2429,"simu_top soc cpu u_mul boothfor[6] ai gfor[41] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2217,"simu_top soc cpu u_mul boothfor[6] ai gfor[42] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2218,"simu_top soc cpu u_mul boothfor[6] ai gfor[42] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2219,"simu_top soc cpu u_mul boothfor[6] ai gfor[42] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2430,"simu_top soc cpu u_mul boothfor[6] ai gfor[42] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2431,"simu_top soc cpu u_mul boothfor[6] ai gfor[42] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2432,"simu_top soc cpu u_mul boothfor[6] ai gfor[42] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2430,"simu_top soc cpu u_mul boothfor[6] ai gfor[42] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2433,"simu_top soc cpu u_mul boothfor[6] ai gfor[42] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2434,"simu_top soc cpu u_mul boothfor[6] ai gfor[42] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2217,"simu_top soc cpu u_mul boothfor[6] ai gfor[43] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2218,"simu_top soc cpu u_mul boothfor[6] ai gfor[43] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2219,"simu_top soc cpu u_mul boothfor[6] ai gfor[43] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2435,"simu_top soc cpu u_mul boothfor[6] ai gfor[43] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2436,"simu_top soc cpu u_mul boothfor[6] ai gfor[43] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2437,"simu_top soc cpu u_mul boothfor[6] ai gfor[43] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2435,"simu_top soc cpu u_mul boothfor[6] ai gfor[43] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2438,"simu_top soc cpu u_mul boothfor[6] ai gfor[43] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2439,"simu_top soc cpu u_mul boothfor[6] ai gfor[43] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2217,"simu_top soc cpu u_mul boothfor[6] ai gfor[44] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2218,"simu_top soc cpu u_mul boothfor[6] ai gfor[44] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2219,"simu_top soc cpu u_mul boothfor[6] ai gfor[44] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2440,"simu_top soc cpu u_mul boothfor[6] ai gfor[44] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2441,"simu_top soc cpu u_mul boothfor[6] ai gfor[44] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2442,"simu_top soc cpu u_mul boothfor[6] ai gfor[44] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2440,"simu_top soc cpu u_mul boothfor[6] ai gfor[44] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2443,"simu_top soc cpu u_mul boothfor[6] ai gfor[44] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2444,"simu_top soc cpu u_mul boothfor[6] ai gfor[44] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2217,"simu_top soc cpu u_mul boothfor[6] ai gfor[45] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2218,"simu_top soc cpu u_mul boothfor[6] ai gfor[45] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2219,"simu_top soc cpu u_mul boothfor[6] ai gfor[45] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2445,"simu_top soc cpu u_mul boothfor[6] ai gfor[45] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2446,"simu_top soc cpu u_mul boothfor[6] ai gfor[45] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2447,"simu_top soc cpu u_mul boothfor[6] ai gfor[45] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2445,"simu_top soc cpu u_mul boothfor[6] ai gfor[45] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2448,"simu_top soc cpu u_mul boothfor[6] ai gfor[45] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2449,"simu_top soc cpu u_mul boothfor[6] ai gfor[45] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2217,"simu_top soc cpu u_mul boothfor[6] ai gfor[46] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2218,"simu_top soc cpu u_mul boothfor[6] ai gfor[46] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2219,"simu_top soc cpu u_mul boothfor[6] ai gfor[46] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2450,"simu_top soc cpu u_mul boothfor[6] ai gfor[46] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2451,"simu_top soc cpu u_mul boothfor[6] ai gfor[46] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2452,"simu_top soc cpu u_mul boothfor[6] ai gfor[46] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2450,"simu_top soc cpu u_mul boothfor[6] ai gfor[46] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2453,"simu_top soc cpu u_mul boothfor[6] ai gfor[46] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2454,"simu_top soc cpu u_mul boothfor[6] ai gfor[46] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2217,"simu_top soc cpu u_mul boothfor[6] ai gfor[47] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2218,"simu_top soc cpu u_mul boothfor[6] ai gfor[47] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2219,"simu_top soc cpu u_mul boothfor[6] ai gfor[47] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2455,"simu_top soc cpu u_mul boothfor[6] ai gfor[47] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2456,"simu_top soc cpu u_mul boothfor[6] ai gfor[47] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2457,"simu_top soc cpu u_mul boothfor[6] ai gfor[47] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2455,"simu_top soc cpu u_mul boothfor[6] ai gfor[47] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2458,"simu_top soc cpu u_mul boothfor[6] ai gfor[47] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2459,"simu_top soc cpu u_mul boothfor[6] ai gfor[47] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2217,"simu_top soc cpu u_mul boothfor[6] ai gfor[48] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2218,"simu_top soc cpu u_mul boothfor[6] ai gfor[48] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2219,"simu_top soc cpu u_mul boothfor[6] ai gfor[48] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2460,"simu_top soc cpu u_mul boothfor[6] ai gfor[48] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2461,"simu_top soc cpu u_mul boothfor[6] ai gfor[48] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2462,"simu_top soc cpu u_mul boothfor[6] ai gfor[48] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2460,"simu_top soc cpu u_mul boothfor[6] ai gfor[48] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2463,"simu_top soc cpu u_mul boothfor[6] ai gfor[48] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2464,"simu_top soc cpu u_mul boothfor[6] ai gfor[48] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2217,"simu_top soc cpu u_mul boothfor[6] ai gfor[49] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2218,"simu_top soc cpu u_mul boothfor[6] ai gfor[49] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2219,"simu_top soc cpu u_mul boothfor[6] ai gfor[49] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2465,"simu_top soc cpu u_mul boothfor[6] ai gfor[49] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2466,"simu_top soc cpu u_mul boothfor[6] ai gfor[49] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2467,"simu_top soc cpu u_mul boothfor[6] ai gfor[49] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2465,"simu_top soc cpu u_mul boothfor[6] ai gfor[49] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2468,"simu_top soc cpu u_mul boothfor[6] ai gfor[49] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2469,"simu_top soc cpu u_mul boothfor[6] ai gfor[49] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2217,"simu_top soc cpu u_mul boothfor[6] ai gfor[50] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2218,"simu_top soc cpu u_mul boothfor[6] ai gfor[50] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2219,"simu_top soc cpu u_mul boothfor[6] ai gfor[50] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2470,"simu_top soc cpu u_mul boothfor[6] ai gfor[50] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2471,"simu_top soc cpu u_mul boothfor[6] ai gfor[50] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2472,"simu_top soc cpu u_mul boothfor[6] ai gfor[50] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2470,"simu_top soc cpu u_mul boothfor[6] ai gfor[50] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2473,"simu_top soc cpu u_mul boothfor[6] ai gfor[50] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2474,"simu_top soc cpu u_mul boothfor[6] ai gfor[50] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2217,"simu_top soc cpu u_mul boothfor[6] ai gfor[51] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2218,"simu_top soc cpu u_mul boothfor[6] ai gfor[51] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2219,"simu_top soc cpu u_mul boothfor[6] ai gfor[51] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2475,"simu_top soc cpu u_mul boothfor[6] ai gfor[51] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2476,"simu_top soc cpu u_mul boothfor[6] ai gfor[51] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2477,"simu_top soc cpu u_mul boothfor[6] ai gfor[51] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2475,"simu_top soc cpu u_mul boothfor[6] ai gfor[51] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2478,"simu_top soc cpu u_mul boothfor[6] ai gfor[51] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2479,"simu_top soc cpu u_mul boothfor[6] ai gfor[51] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2217,"simu_top soc cpu u_mul boothfor[6] ai gfor[52] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2218,"simu_top soc cpu u_mul boothfor[6] ai gfor[52] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2219,"simu_top soc cpu u_mul boothfor[6] ai gfor[52] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2480,"simu_top soc cpu u_mul boothfor[6] ai gfor[52] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2481,"simu_top soc cpu u_mul boothfor[6] ai gfor[52] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2482,"simu_top soc cpu u_mul boothfor[6] ai gfor[52] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2480,"simu_top soc cpu u_mul boothfor[6] ai gfor[52] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2483,"simu_top soc cpu u_mul boothfor[6] ai gfor[52] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2484,"simu_top soc cpu u_mul boothfor[6] ai gfor[52] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2217,"simu_top soc cpu u_mul boothfor[6] ai gfor[53] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2218,"simu_top soc cpu u_mul boothfor[6] ai gfor[53] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2219,"simu_top soc cpu u_mul boothfor[6] ai gfor[53] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2485,"simu_top soc cpu u_mul boothfor[6] ai gfor[53] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2486,"simu_top soc cpu u_mul boothfor[6] ai gfor[53] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2487,"simu_top soc cpu u_mul boothfor[6] ai gfor[53] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2485,"simu_top soc cpu u_mul boothfor[6] ai gfor[53] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2488,"simu_top soc cpu u_mul boothfor[6] ai gfor[53] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2489,"simu_top soc cpu u_mul boothfor[6] ai gfor[53] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2217,"simu_top soc cpu u_mul boothfor[6] ai gfor[54] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2218,"simu_top soc cpu u_mul boothfor[6] ai gfor[54] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2219,"simu_top soc cpu u_mul boothfor[6] ai gfor[54] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2490,"simu_top soc cpu u_mul boothfor[6] ai gfor[54] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2491,"simu_top soc cpu u_mul boothfor[6] ai gfor[54] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2492,"simu_top soc cpu u_mul boothfor[6] ai gfor[54] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2490,"simu_top soc cpu u_mul boothfor[6] ai gfor[54] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2493,"simu_top soc cpu u_mul boothfor[6] ai gfor[54] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2494,"simu_top soc cpu u_mul boothfor[6] ai gfor[54] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2217,"simu_top soc cpu u_mul boothfor[6] ai gfor[55] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2218,"simu_top soc cpu u_mul boothfor[6] ai gfor[55] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2219,"simu_top soc cpu u_mul boothfor[6] ai gfor[55] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2495,"simu_top soc cpu u_mul boothfor[6] ai gfor[55] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2496,"simu_top soc cpu u_mul boothfor[6] ai gfor[55] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2497,"simu_top soc cpu u_mul boothfor[6] ai gfor[55] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2495,"simu_top soc cpu u_mul boothfor[6] ai gfor[55] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2498,"simu_top soc cpu u_mul boothfor[6] ai gfor[55] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2499,"simu_top soc cpu u_mul boothfor[6] ai gfor[55] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2217,"simu_top soc cpu u_mul boothfor[6] ai gfor[56] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2218,"simu_top soc cpu u_mul boothfor[6] ai gfor[56] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2219,"simu_top soc cpu u_mul boothfor[6] ai gfor[56] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2500,"simu_top soc cpu u_mul boothfor[6] ai gfor[56] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2501,"simu_top soc cpu u_mul boothfor[6] ai gfor[56] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2502,"simu_top soc cpu u_mul boothfor[6] ai gfor[56] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2500,"simu_top soc cpu u_mul boothfor[6] ai gfor[56] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2503,"simu_top soc cpu u_mul boothfor[6] ai gfor[56] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2504,"simu_top soc cpu u_mul boothfor[6] ai gfor[56] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2217,"simu_top soc cpu u_mul boothfor[6] ai gfor[57] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2218,"simu_top soc cpu u_mul boothfor[6] ai gfor[57] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2219,"simu_top soc cpu u_mul boothfor[6] ai gfor[57] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2505,"simu_top soc cpu u_mul boothfor[6] ai gfor[57] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2506,"simu_top soc cpu u_mul boothfor[6] ai gfor[57] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2507,"simu_top soc cpu u_mul boothfor[6] ai gfor[57] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2505,"simu_top soc cpu u_mul boothfor[6] ai gfor[57] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2508,"simu_top soc cpu u_mul boothfor[6] ai gfor[57] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2509,"simu_top soc cpu u_mul boothfor[6] ai gfor[57] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2217,"simu_top soc cpu u_mul boothfor[6] ai gfor[58] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2218,"simu_top soc cpu u_mul boothfor[6] ai gfor[58] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2219,"simu_top soc cpu u_mul boothfor[6] ai gfor[58] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2510,"simu_top soc cpu u_mul boothfor[6] ai gfor[58] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2511,"simu_top soc cpu u_mul boothfor[6] ai gfor[58] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2512,"simu_top soc cpu u_mul boothfor[6] ai gfor[58] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2510,"simu_top soc cpu u_mul boothfor[6] ai gfor[58] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2513,"simu_top soc cpu u_mul boothfor[6] ai gfor[58] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2514,"simu_top soc cpu u_mul boothfor[6] ai gfor[58] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2217,"simu_top soc cpu u_mul boothfor[6] ai gfor[59] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2218,"simu_top soc cpu u_mul boothfor[6] ai gfor[59] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2219,"simu_top soc cpu u_mul boothfor[6] ai gfor[59] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2515,"simu_top soc cpu u_mul boothfor[6] ai gfor[59] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2516,"simu_top soc cpu u_mul boothfor[6] ai gfor[59] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2517,"simu_top soc cpu u_mul boothfor[6] ai gfor[59] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2515,"simu_top soc cpu u_mul boothfor[6] ai gfor[59] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2518,"simu_top soc cpu u_mul boothfor[6] ai gfor[59] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2519,"simu_top soc cpu u_mul boothfor[6] ai gfor[59] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2217,"simu_top soc cpu u_mul boothfor[6] ai gfor[60] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2218,"simu_top soc cpu u_mul boothfor[6] ai gfor[60] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2219,"simu_top soc cpu u_mul boothfor[6] ai gfor[60] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2520,"simu_top soc cpu u_mul boothfor[6] ai gfor[60] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2521,"simu_top soc cpu u_mul boothfor[6] ai gfor[60] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2522,"simu_top soc cpu u_mul boothfor[6] ai gfor[60] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2520,"simu_top soc cpu u_mul boothfor[6] ai gfor[60] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2523,"simu_top soc cpu u_mul boothfor[6] ai gfor[60] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2524,"simu_top soc cpu u_mul boothfor[6] ai gfor[60] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2217,"simu_top soc cpu u_mul boothfor[6] ai gfor[61] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2218,"simu_top soc cpu u_mul boothfor[6] ai gfor[61] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2219,"simu_top soc cpu u_mul boothfor[6] ai gfor[61] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2525,"simu_top soc cpu u_mul boothfor[6] ai gfor[61] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2526,"simu_top soc cpu u_mul boothfor[6] ai gfor[61] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2527,"simu_top soc cpu u_mul boothfor[6] ai gfor[61] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2525,"simu_top soc cpu u_mul boothfor[6] ai gfor[61] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2528,"simu_top soc cpu u_mul boothfor[6] ai gfor[61] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2529,"simu_top soc cpu u_mul boothfor[6] ai gfor[61] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2217,"simu_top soc cpu u_mul boothfor[6] ai gfor[62] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2218,"simu_top soc cpu u_mul boothfor[6] ai gfor[62] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2219,"simu_top soc cpu u_mul boothfor[6] ai gfor[62] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2530,"simu_top soc cpu u_mul boothfor[6] ai gfor[62] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2531,"simu_top soc cpu u_mul boothfor[6] ai gfor[62] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2532,"simu_top soc cpu u_mul boothfor[6] ai gfor[62] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2530,"simu_top soc cpu u_mul boothfor[6] ai gfor[62] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2533,"simu_top soc cpu u_mul boothfor[6] ai gfor[62] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2534,"simu_top soc cpu u_mul boothfor[6] ai gfor[62] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2217,"simu_top soc cpu u_mul boothfor[6] ai gfor[63] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2218,"simu_top soc cpu u_mul boothfor[6] ai gfor[63] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2219,"simu_top soc cpu u_mul boothfor[6] ai gfor[63] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2535,"simu_top soc cpu u_mul boothfor[6] ai gfor[63] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2536,"simu_top soc cpu u_mul boothfor[6] ai gfor[63] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2537,"simu_top soc cpu u_mul boothfor[6] ai gfor[63] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2535,"simu_top soc cpu u_mul boothfor[6] ai gfor[63] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2538,"simu_top soc cpu u_mul boothfor[6] ai gfor[63] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2539,"simu_top soc cpu u_mul boothfor[6] ai gfor[63] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+2540,"simu_top soc cpu u_mul boothfor[8] ai y",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declQuad(c+2541,"simu_top soc cpu u_mul boothfor[8] ai InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declQuad(c+2543,"simu_top soc cpu u_mul boothfor[8] ai OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declBit(c+2545,"simu_top soc cpu u_mul boothfor[8] ai Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2546,"simu_top soc cpu u_mul boothfor[8] ai negx",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2547,"simu_top soc cpu u_mul boothfor[8] ai x",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2548,"simu_top soc cpu u_mul boothfor[8] ai neg2x",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2549,"simu_top soc cpu u_mul boothfor[8] ai uu yc",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2550,"simu_top soc cpu u_mul boothfor[8] ai uu yb",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2220,"simu_top soc cpu u_mul boothfor[8] ai uu ya",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2546,"simu_top soc cpu u_mul boothfor[8] ai uu negx",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2547,"simu_top soc cpu u_mul boothfor[8] ai uu x",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2548,"simu_top soc cpu u_mul boothfor[8] ai uu neg2x",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2546,"simu_top soc cpu u_mul boothfor[8] ai fir negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2547,"simu_top soc cpu u_mul boothfor[8] ai fir x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2548,"simu_top soc cpu u_mul boothfor[8] ai fir neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2551,"simu_top soc cpu u_mul boothfor[8] ai fir InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13784,"simu_top soc cpu u_mul boothfor[8] ai fir PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13787,"simu_top soc cpu u_mul boothfor[8] ai fir NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2551,"simu_top soc cpu u_mul boothfor[8] ai fir PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2552,"simu_top soc cpu u_mul boothfor[8] ai fir NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2553,"simu_top soc cpu u_mul boothfor[8] ai fir OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2546,"simu_top soc cpu u_mul boothfor[8] ai gfor[1] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2547,"simu_top soc cpu u_mul boothfor[8] ai gfor[1] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2548,"simu_top soc cpu u_mul boothfor[8] ai gfor[1] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2554,"simu_top soc cpu u_mul boothfor[8] ai gfor[1] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2555,"simu_top soc cpu u_mul boothfor[8] ai gfor[1] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2556,"simu_top soc cpu u_mul boothfor[8] ai gfor[1] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2554,"simu_top soc cpu u_mul boothfor[8] ai gfor[1] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2557,"simu_top soc cpu u_mul boothfor[8] ai gfor[1] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2558,"simu_top soc cpu u_mul boothfor[8] ai gfor[1] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2546,"simu_top soc cpu u_mul boothfor[8] ai gfor[2] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2547,"simu_top soc cpu u_mul boothfor[8] ai gfor[2] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2548,"simu_top soc cpu u_mul boothfor[8] ai gfor[2] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2559,"simu_top soc cpu u_mul boothfor[8] ai gfor[2] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2560,"simu_top soc cpu u_mul boothfor[8] ai gfor[2] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2561,"simu_top soc cpu u_mul boothfor[8] ai gfor[2] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2559,"simu_top soc cpu u_mul boothfor[8] ai gfor[2] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2562,"simu_top soc cpu u_mul boothfor[8] ai gfor[2] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2563,"simu_top soc cpu u_mul boothfor[8] ai gfor[2] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2546,"simu_top soc cpu u_mul boothfor[8] ai gfor[3] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2547,"simu_top soc cpu u_mul boothfor[8] ai gfor[3] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2548,"simu_top soc cpu u_mul boothfor[8] ai gfor[3] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2564,"simu_top soc cpu u_mul boothfor[8] ai gfor[3] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2565,"simu_top soc cpu u_mul boothfor[8] ai gfor[3] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2566,"simu_top soc cpu u_mul boothfor[8] ai gfor[3] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2564,"simu_top soc cpu u_mul boothfor[8] ai gfor[3] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2567,"simu_top soc cpu u_mul boothfor[8] ai gfor[3] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2568,"simu_top soc cpu u_mul boothfor[8] ai gfor[3] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2546,"simu_top soc cpu u_mul boothfor[8] ai gfor[4] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2547,"simu_top soc cpu u_mul boothfor[8] ai gfor[4] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2548,"simu_top soc cpu u_mul boothfor[8] ai gfor[4] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2569,"simu_top soc cpu u_mul boothfor[8] ai gfor[4] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2570,"simu_top soc cpu u_mul boothfor[8] ai gfor[4] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2571,"simu_top soc cpu u_mul boothfor[8] ai gfor[4] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2569,"simu_top soc cpu u_mul boothfor[8] ai gfor[4] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2572,"simu_top soc cpu u_mul boothfor[8] ai gfor[4] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2573,"simu_top soc cpu u_mul boothfor[8] ai gfor[4] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2546,"simu_top soc cpu u_mul boothfor[8] ai gfor[5] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2547,"simu_top soc cpu u_mul boothfor[8] ai gfor[5] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2548,"simu_top soc cpu u_mul boothfor[8] ai gfor[5] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2574,"simu_top soc cpu u_mul boothfor[8] ai gfor[5] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2575,"simu_top soc cpu u_mul boothfor[8] ai gfor[5] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2576,"simu_top soc cpu u_mul boothfor[8] ai gfor[5] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2574,"simu_top soc cpu u_mul boothfor[8] ai gfor[5] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2577,"simu_top soc cpu u_mul boothfor[8] ai gfor[5] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2578,"simu_top soc cpu u_mul boothfor[8] ai gfor[5] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2546,"simu_top soc cpu u_mul boothfor[8] ai gfor[6] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2547,"simu_top soc cpu u_mul boothfor[8] ai gfor[6] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2548,"simu_top soc cpu u_mul boothfor[8] ai gfor[6] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2579,"simu_top soc cpu u_mul boothfor[8] ai gfor[6] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2580,"simu_top soc cpu u_mul boothfor[8] ai gfor[6] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2581,"simu_top soc cpu u_mul boothfor[8] ai gfor[6] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2579,"simu_top soc cpu u_mul boothfor[8] ai gfor[6] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2582,"simu_top soc cpu u_mul boothfor[8] ai gfor[6] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2583,"simu_top soc cpu u_mul boothfor[8] ai gfor[6] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2546,"simu_top soc cpu u_mul boothfor[8] ai gfor[7] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2547,"simu_top soc cpu u_mul boothfor[8] ai gfor[7] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2548,"simu_top soc cpu u_mul boothfor[8] ai gfor[7] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2584,"simu_top soc cpu u_mul boothfor[8] ai gfor[7] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2585,"simu_top soc cpu u_mul boothfor[8] ai gfor[7] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2586,"simu_top soc cpu u_mul boothfor[8] ai gfor[7] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2584,"simu_top soc cpu u_mul boothfor[8] ai gfor[7] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2587,"simu_top soc cpu u_mul boothfor[8] ai gfor[7] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2588,"simu_top soc cpu u_mul boothfor[8] ai gfor[7] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2546,"simu_top soc cpu u_mul boothfor[8] ai gfor[8] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2547,"simu_top soc cpu u_mul boothfor[8] ai gfor[8] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2548,"simu_top soc cpu u_mul boothfor[8] ai gfor[8] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2589,"simu_top soc cpu u_mul boothfor[8] ai gfor[8] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2590,"simu_top soc cpu u_mul boothfor[8] ai gfor[8] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2591,"simu_top soc cpu u_mul boothfor[8] ai gfor[8] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2589,"simu_top soc cpu u_mul boothfor[8] ai gfor[8] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2592,"simu_top soc cpu u_mul boothfor[8] ai gfor[8] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2593,"simu_top soc cpu u_mul boothfor[8] ai gfor[8] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2546,"simu_top soc cpu u_mul boothfor[8] ai gfor[9] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2547,"simu_top soc cpu u_mul boothfor[8] ai gfor[9] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2548,"simu_top soc cpu u_mul boothfor[8] ai gfor[9] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2594,"simu_top soc cpu u_mul boothfor[8] ai gfor[9] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2595,"simu_top soc cpu u_mul boothfor[8] ai gfor[9] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2596,"simu_top soc cpu u_mul boothfor[8] ai gfor[9] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2594,"simu_top soc cpu u_mul boothfor[8] ai gfor[9] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2597,"simu_top soc cpu u_mul boothfor[8] ai gfor[9] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2598,"simu_top soc cpu u_mul boothfor[8] ai gfor[9] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2546,"simu_top soc cpu u_mul boothfor[8] ai gfor[10] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2547,"simu_top soc cpu u_mul boothfor[8] ai gfor[10] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2548,"simu_top soc cpu u_mul boothfor[8] ai gfor[10] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2599,"simu_top soc cpu u_mul boothfor[8] ai gfor[10] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2600,"simu_top soc cpu u_mul boothfor[8] ai gfor[10] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2601,"simu_top soc cpu u_mul boothfor[8] ai gfor[10] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2599,"simu_top soc cpu u_mul boothfor[8] ai gfor[10] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2602,"simu_top soc cpu u_mul boothfor[8] ai gfor[10] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2603,"simu_top soc cpu u_mul boothfor[8] ai gfor[10] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2546,"simu_top soc cpu u_mul boothfor[8] ai gfor[11] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2547,"simu_top soc cpu u_mul boothfor[8] ai gfor[11] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2548,"simu_top soc cpu u_mul boothfor[8] ai gfor[11] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2604,"simu_top soc cpu u_mul boothfor[8] ai gfor[11] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2605,"simu_top soc cpu u_mul boothfor[8] ai gfor[11] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2606,"simu_top soc cpu u_mul boothfor[8] ai gfor[11] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2604,"simu_top soc cpu u_mul boothfor[8] ai gfor[11] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2607,"simu_top soc cpu u_mul boothfor[8] ai gfor[11] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2608,"simu_top soc cpu u_mul boothfor[8] ai gfor[11] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2546,"simu_top soc cpu u_mul boothfor[8] ai gfor[12] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2547,"simu_top soc cpu u_mul boothfor[8] ai gfor[12] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2548,"simu_top soc cpu u_mul boothfor[8] ai gfor[12] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2609,"simu_top soc cpu u_mul boothfor[8] ai gfor[12] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2610,"simu_top soc cpu u_mul boothfor[8] ai gfor[12] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2611,"simu_top soc cpu u_mul boothfor[8] ai gfor[12] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2609,"simu_top soc cpu u_mul boothfor[8] ai gfor[12] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2612,"simu_top soc cpu u_mul boothfor[8] ai gfor[12] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2613,"simu_top soc cpu u_mul boothfor[8] ai gfor[12] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2546,"simu_top soc cpu u_mul boothfor[8] ai gfor[13] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2547,"simu_top soc cpu u_mul boothfor[8] ai gfor[13] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2548,"simu_top soc cpu u_mul boothfor[8] ai gfor[13] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2614,"simu_top soc cpu u_mul boothfor[8] ai gfor[13] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2615,"simu_top soc cpu u_mul boothfor[8] ai gfor[13] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2616,"simu_top soc cpu u_mul boothfor[8] ai gfor[13] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2614,"simu_top soc cpu u_mul boothfor[8] ai gfor[13] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2617,"simu_top soc cpu u_mul boothfor[8] ai gfor[13] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2618,"simu_top soc cpu u_mul boothfor[8] ai gfor[13] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2546,"simu_top soc cpu u_mul boothfor[8] ai gfor[14] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2547,"simu_top soc cpu u_mul boothfor[8] ai gfor[14] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2548,"simu_top soc cpu u_mul boothfor[8] ai gfor[14] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2619,"simu_top soc cpu u_mul boothfor[8] ai gfor[14] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2620,"simu_top soc cpu u_mul boothfor[8] ai gfor[14] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2621,"simu_top soc cpu u_mul boothfor[8] ai gfor[14] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2619,"simu_top soc cpu u_mul boothfor[8] ai gfor[14] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2622,"simu_top soc cpu u_mul boothfor[8] ai gfor[14] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2623,"simu_top soc cpu u_mul boothfor[8] ai gfor[14] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2546,"simu_top soc cpu u_mul boothfor[8] ai gfor[15] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2547,"simu_top soc cpu u_mul boothfor[8] ai gfor[15] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2548,"simu_top soc cpu u_mul boothfor[8] ai gfor[15] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2624,"simu_top soc cpu u_mul boothfor[8] ai gfor[15] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2625,"simu_top soc cpu u_mul boothfor[8] ai gfor[15] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2626,"simu_top soc cpu u_mul boothfor[8] ai gfor[15] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2624,"simu_top soc cpu u_mul boothfor[8] ai gfor[15] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2627,"simu_top soc cpu u_mul boothfor[8] ai gfor[15] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2628,"simu_top soc cpu u_mul boothfor[8] ai gfor[15] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2546,"simu_top soc cpu u_mul boothfor[8] ai gfor[16] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2547,"simu_top soc cpu u_mul boothfor[8] ai gfor[16] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2548,"simu_top soc cpu u_mul boothfor[8] ai gfor[16] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2629,"simu_top soc cpu u_mul boothfor[8] ai gfor[16] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2630,"simu_top soc cpu u_mul boothfor[8] ai gfor[16] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2631,"simu_top soc cpu u_mul boothfor[8] ai gfor[16] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2629,"simu_top soc cpu u_mul boothfor[8] ai gfor[16] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2632,"simu_top soc cpu u_mul boothfor[8] ai gfor[16] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2633,"simu_top soc cpu u_mul boothfor[8] ai gfor[16] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2546,"simu_top soc cpu u_mul boothfor[8] ai gfor[17] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2547,"simu_top soc cpu u_mul boothfor[8] ai gfor[17] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2548,"simu_top soc cpu u_mul boothfor[8] ai gfor[17] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2634,"simu_top soc cpu u_mul boothfor[8] ai gfor[17] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2635,"simu_top soc cpu u_mul boothfor[8] ai gfor[17] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2636,"simu_top soc cpu u_mul boothfor[8] ai gfor[17] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2634,"simu_top soc cpu u_mul boothfor[8] ai gfor[17] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2637,"simu_top soc cpu u_mul boothfor[8] ai gfor[17] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2638,"simu_top soc cpu u_mul boothfor[8] ai gfor[17] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2546,"simu_top soc cpu u_mul boothfor[8] ai gfor[18] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2547,"simu_top soc cpu u_mul boothfor[8] ai gfor[18] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2548,"simu_top soc cpu u_mul boothfor[8] ai gfor[18] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2639,"simu_top soc cpu u_mul boothfor[8] ai gfor[18] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2640,"simu_top soc cpu u_mul boothfor[8] ai gfor[18] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2641,"simu_top soc cpu u_mul boothfor[8] ai gfor[18] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2639,"simu_top soc cpu u_mul boothfor[8] ai gfor[18] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2642,"simu_top soc cpu u_mul boothfor[8] ai gfor[18] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2643,"simu_top soc cpu u_mul boothfor[8] ai gfor[18] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2546,"simu_top soc cpu u_mul boothfor[8] ai gfor[19] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2547,"simu_top soc cpu u_mul boothfor[8] ai gfor[19] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2548,"simu_top soc cpu u_mul boothfor[8] ai gfor[19] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2644,"simu_top soc cpu u_mul boothfor[8] ai gfor[19] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2645,"simu_top soc cpu u_mul boothfor[8] ai gfor[19] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2646,"simu_top soc cpu u_mul boothfor[8] ai gfor[19] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2644,"simu_top soc cpu u_mul boothfor[8] ai gfor[19] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2647,"simu_top soc cpu u_mul boothfor[8] ai gfor[19] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2648,"simu_top soc cpu u_mul boothfor[8] ai gfor[19] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2546,"simu_top soc cpu u_mul boothfor[8] ai gfor[20] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2547,"simu_top soc cpu u_mul boothfor[8] ai gfor[20] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2548,"simu_top soc cpu u_mul boothfor[8] ai gfor[20] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2649,"simu_top soc cpu u_mul boothfor[8] ai gfor[20] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2650,"simu_top soc cpu u_mul boothfor[8] ai gfor[20] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2651,"simu_top soc cpu u_mul boothfor[8] ai gfor[20] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2649,"simu_top soc cpu u_mul boothfor[8] ai gfor[20] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2652,"simu_top soc cpu u_mul boothfor[8] ai gfor[20] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2653,"simu_top soc cpu u_mul boothfor[8] ai gfor[20] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2546,"simu_top soc cpu u_mul boothfor[8] ai gfor[21] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2547,"simu_top soc cpu u_mul boothfor[8] ai gfor[21] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2548,"simu_top soc cpu u_mul boothfor[8] ai gfor[21] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2654,"simu_top soc cpu u_mul boothfor[8] ai gfor[21] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2655,"simu_top soc cpu u_mul boothfor[8] ai gfor[21] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2656,"simu_top soc cpu u_mul boothfor[8] ai gfor[21] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2654,"simu_top soc cpu u_mul boothfor[8] ai gfor[21] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2657,"simu_top soc cpu u_mul boothfor[8] ai gfor[21] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2658,"simu_top soc cpu u_mul boothfor[8] ai gfor[21] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2546,"simu_top soc cpu u_mul boothfor[8] ai gfor[22] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2547,"simu_top soc cpu u_mul boothfor[8] ai gfor[22] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2548,"simu_top soc cpu u_mul boothfor[8] ai gfor[22] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2659,"simu_top soc cpu u_mul boothfor[8] ai gfor[22] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2660,"simu_top soc cpu u_mul boothfor[8] ai gfor[22] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2661,"simu_top soc cpu u_mul boothfor[8] ai gfor[22] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2659,"simu_top soc cpu u_mul boothfor[8] ai gfor[22] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2662,"simu_top soc cpu u_mul boothfor[8] ai gfor[22] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2663,"simu_top soc cpu u_mul boothfor[8] ai gfor[22] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2546,"simu_top soc cpu u_mul boothfor[8] ai gfor[23] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2547,"simu_top soc cpu u_mul boothfor[8] ai gfor[23] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2548,"simu_top soc cpu u_mul boothfor[8] ai gfor[23] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2664,"simu_top soc cpu u_mul boothfor[8] ai gfor[23] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2665,"simu_top soc cpu u_mul boothfor[8] ai gfor[23] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2666,"simu_top soc cpu u_mul boothfor[8] ai gfor[23] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2664,"simu_top soc cpu u_mul boothfor[8] ai gfor[23] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2667,"simu_top soc cpu u_mul boothfor[8] ai gfor[23] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2668,"simu_top soc cpu u_mul boothfor[8] ai gfor[23] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2546,"simu_top soc cpu u_mul boothfor[8] ai gfor[24] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2547,"simu_top soc cpu u_mul boothfor[8] ai gfor[24] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2548,"simu_top soc cpu u_mul boothfor[8] ai gfor[24] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2669,"simu_top soc cpu u_mul boothfor[8] ai gfor[24] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2670,"simu_top soc cpu u_mul boothfor[8] ai gfor[24] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2671,"simu_top soc cpu u_mul boothfor[8] ai gfor[24] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2669,"simu_top soc cpu u_mul boothfor[8] ai gfor[24] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2672,"simu_top soc cpu u_mul boothfor[8] ai gfor[24] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2673,"simu_top soc cpu u_mul boothfor[8] ai gfor[24] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2546,"simu_top soc cpu u_mul boothfor[8] ai gfor[25] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2547,"simu_top soc cpu u_mul boothfor[8] ai gfor[25] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2548,"simu_top soc cpu u_mul boothfor[8] ai gfor[25] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2674,"simu_top soc cpu u_mul boothfor[8] ai gfor[25] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2675,"simu_top soc cpu u_mul boothfor[8] ai gfor[25] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2676,"simu_top soc cpu u_mul boothfor[8] ai gfor[25] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2674,"simu_top soc cpu u_mul boothfor[8] ai gfor[25] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2677,"simu_top soc cpu u_mul boothfor[8] ai gfor[25] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2678,"simu_top soc cpu u_mul boothfor[8] ai gfor[25] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2546,"simu_top soc cpu u_mul boothfor[8] ai gfor[26] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2547,"simu_top soc cpu u_mul boothfor[8] ai gfor[26] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2548,"simu_top soc cpu u_mul boothfor[8] ai gfor[26] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2679,"simu_top soc cpu u_mul boothfor[8] ai gfor[26] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2680,"simu_top soc cpu u_mul boothfor[8] ai gfor[26] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2681,"simu_top soc cpu u_mul boothfor[8] ai gfor[26] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2679,"simu_top soc cpu u_mul boothfor[8] ai gfor[26] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2682,"simu_top soc cpu u_mul boothfor[8] ai gfor[26] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2683,"simu_top soc cpu u_mul boothfor[8] ai gfor[26] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2546,"simu_top soc cpu u_mul boothfor[8] ai gfor[27] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2547,"simu_top soc cpu u_mul boothfor[8] ai gfor[27] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2548,"simu_top soc cpu u_mul boothfor[8] ai gfor[27] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2684,"simu_top soc cpu u_mul boothfor[8] ai gfor[27] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2685,"simu_top soc cpu u_mul boothfor[8] ai gfor[27] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2686,"simu_top soc cpu u_mul boothfor[8] ai gfor[27] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2684,"simu_top soc cpu u_mul boothfor[8] ai gfor[27] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2687,"simu_top soc cpu u_mul boothfor[8] ai gfor[27] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2688,"simu_top soc cpu u_mul boothfor[8] ai gfor[27] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2546,"simu_top soc cpu u_mul boothfor[8] ai gfor[28] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2547,"simu_top soc cpu u_mul boothfor[8] ai gfor[28] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2548,"simu_top soc cpu u_mul boothfor[8] ai gfor[28] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2689,"simu_top soc cpu u_mul boothfor[8] ai gfor[28] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2690,"simu_top soc cpu u_mul boothfor[8] ai gfor[28] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2691,"simu_top soc cpu u_mul boothfor[8] ai gfor[28] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2689,"simu_top soc cpu u_mul boothfor[8] ai gfor[28] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2692,"simu_top soc cpu u_mul boothfor[8] ai gfor[28] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2693,"simu_top soc cpu u_mul boothfor[8] ai gfor[28] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2546,"simu_top soc cpu u_mul boothfor[8] ai gfor[29] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2547,"simu_top soc cpu u_mul boothfor[8] ai gfor[29] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2548,"simu_top soc cpu u_mul boothfor[8] ai gfor[29] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2694,"simu_top soc cpu u_mul boothfor[8] ai gfor[29] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2695,"simu_top soc cpu u_mul boothfor[8] ai gfor[29] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2696,"simu_top soc cpu u_mul boothfor[8] ai gfor[29] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2694,"simu_top soc cpu u_mul boothfor[8] ai gfor[29] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2697,"simu_top soc cpu u_mul boothfor[8] ai gfor[29] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2698,"simu_top soc cpu u_mul boothfor[8] ai gfor[29] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2546,"simu_top soc cpu u_mul boothfor[8] ai gfor[30] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2547,"simu_top soc cpu u_mul boothfor[8] ai gfor[30] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2548,"simu_top soc cpu u_mul boothfor[8] ai gfor[30] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2699,"simu_top soc cpu u_mul boothfor[8] ai gfor[30] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2700,"simu_top soc cpu u_mul boothfor[8] ai gfor[30] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2701,"simu_top soc cpu u_mul boothfor[8] ai gfor[30] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2699,"simu_top soc cpu u_mul boothfor[8] ai gfor[30] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2702,"simu_top soc cpu u_mul boothfor[8] ai gfor[30] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2703,"simu_top soc cpu u_mul boothfor[8] ai gfor[30] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2546,"simu_top soc cpu u_mul boothfor[8] ai gfor[31] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2547,"simu_top soc cpu u_mul boothfor[8] ai gfor[31] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2548,"simu_top soc cpu u_mul boothfor[8] ai gfor[31] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2704,"simu_top soc cpu u_mul boothfor[8] ai gfor[31] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2705,"simu_top soc cpu u_mul boothfor[8] ai gfor[31] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2706,"simu_top soc cpu u_mul boothfor[8] ai gfor[31] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2704,"simu_top soc cpu u_mul boothfor[8] ai gfor[31] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2707,"simu_top soc cpu u_mul boothfor[8] ai gfor[31] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2708,"simu_top soc cpu u_mul boothfor[8] ai gfor[31] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2546,"simu_top soc cpu u_mul boothfor[8] ai gfor[32] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2547,"simu_top soc cpu u_mul boothfor[8] ai gfor[32] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2548,"simu_top soc cpu u_mul boothfor[8] ai gfor[32] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2709,"simu_top soc cpu u_mul boothfor[8] ai gfor[32] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2710,"simu_top soc cpu u_mul boothfor[8] ai gfor[32] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2711,"simu_top soc cpu u_mul boothfor[8] ai gfor[32] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2709,"simu_top soc cpu u_mul boothfor[8] ai gfor[32] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2712,"simu_top soc cpu u_mul boothfor[8] ai gfor[32] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2713,"simu_top soc cpu u_mul boothfor[8] ai gfor[32] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2546,"simu_top soc cpu u_mul boothfor[8] ai gfor[33] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2547,"simu_top soc cpu u_mul boothfor[8] ai gfor[33] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2548,"simu_top soc cpu u_mul boothfor[8] ai gfor[33] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2714,"simu_top soc cpu u_mul boothfor[8] ai gfor[33] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2715,"simu_top soc cpu u_mul boothfor[8] ai gfor[33] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2716,"simu_top soc cpu u_mul boothfor[8] ai gfor[33] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2714,"simu_top soc cpu u_mul boothfor[8] ai gfor[33] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2717,"simu_top soc cpu u_mul boothfor[8] ai gfor[33] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2718,"simu_top soc cpu u_mul boothfor[8] ai gfor[33] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2546,"simu_top soc cpu u_mul boothfor[8] ai gfor[34] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2547,"simu_top soc cpu u_mul boothfor[8] ai gfor[34] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2548,"simu_top soc cpu u_mul boothfor[8] ai gfor[34] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2719,"simu_top soc cpu u_mul boothfor[8] ai gfor[34] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2720,"simu_top soc cpu u_mul boothfor[8] ai gfor[34] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2721,"simu_top soc cpu u_mul boothfor[8] ai gfor[34] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2719,"simu_top soc cpu u_mul boothfor[8] ai gfor[34] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2722,"simu_top soc cpu u_mul boothfor[8] ai gfor[34] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2723,"simu_top soc cpu u_mul boothfor[8] ai gfor[34] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2546,"simu_top soc cpu u_mul boothfor[8] ai gfor[35] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2547,"simu_top soc cpu u_mul boothfor[8] ai gfor[35] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2548,"simu_top soc cpu u_mul boothfor[8] ai gfor[35] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2724,"simu_top soc cpu u_mul boothfor[8] ai gfor[35] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2725,"simu_top soc cpu u_mul boothfor[8] ai gfor[35] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2726,"simu_top soc cpu u_mul boothfor[8] ai gfor[35] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2724,"simu_top soc cpu u_mul boothfor[8] ai gfor[35] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2727,"simu_top soc cpu u_mul boothfor[8] ai gfor[35] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2728,"simu_top soc cpu u_mul boothfor[8] ai gfor[35] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2546,"simu_top soc cpu u_mul boothfor[8] ai gfor[36] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2547,"simu_top soc cpu u_mul boothfor[8] ai gfor[36] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2548,"simu_top soc cpu u_mul boothfor[8] ai gfor[36] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2729,"simu_top soc cpu u_mul boothfor[8] ai gfor[36] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2730,"simu_top soc cpu u_mul boothfor[8] ai gfor[36] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2731,"simu_top soc cpu u_mul boothfor[8] ai gfor[36] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2729,"simu_top soc cpu u_mul boothfor[8] ai gfor[36] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2732,"simu_top soc cpu u_mul boothfor[8] ai gfor[36] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2733,"simu_top soc cpu u_mul boothfor[8] ai gfor[36] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2546,"simu_top soc cpu u_mul boothfor[8] ai gfor[37] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2547,"simu_top soc cpu u_mul boothfor[8] ai gfor[37] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2548,"simu_top soc cpu u_mul boothfor[8] ai gfor[37] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2734,"simu_top soc cpu u_mul boothfor[8] ai gfor[37] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2735,"simu_top soc cpu u_mul boothfor[8] ai gfor[37] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2736,"simu_top soc cpu u_mul boothfor[8] ai gfor[37] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2734,"simu_top soc cpu u_mul boothfor[8] ai gfor[37] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2737,"simu_top soc cpu u_mul boothfor[8] ai gfor[37] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2738,"simu_top soc cpu u_mul boothfor[8] ai gfor[37] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2546,"simu_top soc cpu u_mul boothfor[8] ai gfor[38] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2547,"simu_top soc cpu u_mul boothfor[8] ai gfor[38] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2548,"simu_top soc cpu u_mul boothfor[8] ai gfor[38] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2739,"simu_top soc cpu u_mul boothfor[8] ai gfor[38] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2740,"simu_top soc cpu u_mul boothfor[8] ai gfor[38] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2741,"simu_top soc cpu u_mul boothfor[8] ai gfor[38] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2739,"simu_top soc cpu u_mul boothfor[8] ai gfor[38] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2742,"simu_top soc cpu u_mul boothfor[8] ai gfor[38] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2743,"simu_top soc cpu u_mul boothfor[8] ai gfor[38] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2546,"simu_top soc cpu u_mul boothfor[8] ai gfor[39] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2547,"simu_top soc cpu u_mul boothfor[8] ai gfor[39] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2548,"simu_top soc cpu u_mul boothfor[8] ai gfor[39] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2744,"simu_top soc cpu u_mul boothfor[8] ai gfor[39] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2745,"simu_top soc cpu u_mul boothfor[8] ai gfor[39] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2746,"simu_top soc cpu u_mul boothfor[8] ai gfor[39] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2744,"simu_top soc cpu u_mul boothfor[8] ai gfor[39] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2747,"simu_top soc cpu u_mul boothfor[8] ai gfor[39] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2748,"simu_top soc cpu u_mul boothfor[8] ai gfor[39] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2546,"simu_top soc cpu u_mul boothfor[8] ai gfor[40] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2547,"simu_top soc cpu u_mul boothfor[8] ai gfor[40] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2548,"simu_top soc cpu u_mul boothfor[8] ai gfor[40] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2749,"simu_top soc cpu u_mul boothfor[8] ai gfor[40] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2750,"simu_top soc cpu u_mul boothfor[8] ai gfor[40] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2751,"simu_top soc cpu u_mul boothfor[8] ai gfor[40] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2749,"simu_top soc cpu u_mul boothfor[8] ai gfor[40] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2752,"simu_top soc cpu u_mul boothfor[8] ai gfor[40] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2753,"simu_top soc cpu u_mul boothfor[8] ai gfor[40] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2546,"simu_top soc cpu u_mul boothfor[8] ai gfor[41] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2547,"simu_top soc cpu u_mul boothfor[8] ai gfor[41] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2548,"simu_top soc cpu u_mul boothfor[8] ai gfor[41] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2754,"simu_top soc cpu u_mul boothfor[8] ai gfor[41] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2755,"simu_top soc cpu u_mul boothfor[8] ai gfor[41] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2756,"simu_top soc cpu u_mul boothfor[8] ai gfor[41] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2754,"simu_top soc cpu u_mul boothfor[8] ai gfor[41] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2757,"simu_top soc cpu u_mul boothfor[8] ai gfor[41] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2758,"simu_top soc cpu u_mul boothfor[8] ai gfor[41] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2546,"simu_top soc cpu u_mul boothfor[8] ai gfor[42] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2547,"simu_top soc cpu u_mul boothfor[8] ai gfor[42] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2548,"simu_top soc cpu u_mul boothfor[8] ai gfor[42] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2759,"simu_top soc cpu u_mul boothfor[8] ai gfor[42] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2760,"simu_top soc cpu u_mul boothfor[8] ai gfor[42] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2761,"simu_top soc cpu u_mul boothfor[8] ai gfor[42] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2759,"simu_top soc cpu u_mul boothfor[8] ai gfor[42] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2762,"simu_top soc cpu u_mul boothfor[8] ai gfor[42] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2763,"simu_top soc cpu u_mul boothfor[8] ai gfor[42] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2546,"simu_top soc cpu u_mul boothfor[8] ai gfor[43] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2547,"simu_top soc cpu u_mul boothfor[8] ai gfor[43] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2548,"simu_top soc cpu u_mul boothfor[8] ai gfor[43] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2764,"simu_top soc cpu u_mul boothfor[8] ai gfor[43] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2765,"simu_top soc cpu u_mul boothfor[8] ai gfor[43] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2766,"simu_top soc cpu u_mul boothfor[8] ai gfor[43] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2764,"simu_top soc cpu u_mul boothfor[8] ai gfor[43] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2767,"simu_top soc cpu u_mul boothfor[8] ai gfor[43] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2768,"simu_top soc cpu u_mul boothfor[8] ai gfor[43] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2546,"simu_top soc cpu u_mul boothfor[8] ai gfor[44] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2547,"simu_top soc cpu u_mul boothfor[8] ai gfor[44] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2548,"simu_top soc cpu u_mul boothfor[8] ai gfor[44] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2769,"simu_top soc cpu u_mul boothfor[8] ai gfor[44] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2770,"simu_top soc cpu u_mul boothfor[8] ai gfor[44] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2771,"simu_top soc cpu u_mul boothfor[8] ai gfor[44] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2769,"simu_top soc cpu u_mul boothfor[8] ai gfor[44] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2772,"simu_top soc cpu u_mul boothfor[8] ai gfor[44] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2773,"simu_top soc cpu u_mul boothfor[8] ai gfor[44] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2546,"simu_top soc cpu u_mul boothfor[8] ai gfor[45] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2547,"simu_top soc cpu u_mul boothfor[8] ai gfor[45] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2548,"simu_top soc cpu u_mul boothfor[8] ai gfor[45] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2774,"simu_top soc cpu u_mul boothfor[8] ai gfor[45] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2775,"simu_top soc cpu u_mul boothfor[8] ai gfor[45] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2776,"simu_top soc cpu u_mul boothfor[8] ai gfor[45] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2774,"simu_top soc cpu u_mul boothfor[8] ai gfor[45] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2777,"simu_top soc cpu u_mul boothfor[8] ai gfor[45] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2778,"simu_top soc cpu u_mul boothfor[8] ai gfor[45] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2546,"simu_top soc cpu u_mul boothfor[8] ai gfor[46] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2547,"simu_top soc cpu u_mul boothfor[8] ai gfor[46] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2548,"simu_top soc cpu u_mul boothfor[8] ai gfor[46] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2779,"simu_top soc cpu u_mul boothfor[8] ai gfor[46] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2780,"simu_top soc cpu u_mul boothfor[8] ai gfor[46] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2781,"simu_top soc cpu u_mul boothfor[8] ai gfor[46] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2779,"simu_top soc cpu u_mul boothfor[8] ai gfor[46] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2782,"simu_top soc cpu u_mul boothfor[8] ai gfor[46] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2783,"simu_top soc cpu u_mul boothfor[8] ai gfor[46] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2546,"simu_top soc cpu u_mul boothfor[8] ai gfor[47] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2547,"simu_top soc cpu u_mul boothfor[8] ai gfor[47] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2548,"simu_top soc cpu u_mul boothfor[8] ai gfor[47] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2784,"simu_top soc cpu u_mul boothfor[8] ai gfor[47] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2785,"simu_top soc cpu u_mul boothfor[8] ai gfor[47] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2786,"simu_top soc cpu u_mul boothfor[8] ai gfor[47] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2784,"simu_top soc cpu u_mul boothfor[8] ai gfor[47] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2787,"simu_top soc cpu u_mul boothfor[8] ai gfor[47] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2788,"simu_top soc cpu u_mul boothfor[8] ai gfor[47] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2546,"simu_top soc cpu u_mul boothfor[8] ai gfor[48] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2547,"simu_top soc cpu u_mul boothfor[8] ai gfor[48] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2548,"simu_top soc cpu u_mul boothfor[8] ai gfor[48] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2789,"simu_top soc cpu u_mul boothfor[8] ai gfor[48] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2790,"simu_top soc cpu u_mul boothfor[8] ai gfor[48] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2791,"simu_top soc cpu u_mul boothfor[8] ai gfor[48] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2789,"simu_top soc cpu u_mul boothfor[8] ai gfor[48] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2792,"simu_top soc cpu u_mul boothfor[8] ai gfor[48] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2793,"simu_top soc cpu u_mul boothfor[8] ai gfor[48] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2546,"simu_top soc cpu u_mul boothfor[8] ai gfor[49] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2547,"simu_top soc cpu u_mul boothfor[8] ai gfor[49] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2548,"simu_top soc cpu u_mul boothfor[8] ai gfor[49] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2794,"simu_top soc cpu u_mul boothfor[8] ai gfor[49] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2795,"simu_top soc cpu u_mul boothfor[8] ai gfor[49] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2796,"simu_top soc cpu u_mul boothfor[8] ai gfor[49] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2794,"simu_top soc cpu u_mul boothfor[8] ai gfor[49] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2797,"simu_top soc cpu u_mul boothfor[8] ai gfor[49] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2798,"simu_top soc cpu u_mul boothfor[8] ai gfor[49] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2546,"simu_top soc cpu u_mul boothfor[8] ai gfor[50] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2547,"simu_top soc cpu u_mul boothfor[8] ai gfor[50] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2548,"simu_top soc cpu u_mul boothfor[8] ai gfor[50] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2799,"simu_top soc cpu u_mul boothfor[8] ai gfor[50] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2800,"simu_top soc cpu u_mul boothfor[8] ai gfor[50] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2801,"simu_top soc cpu u_mul boothfor[8] ai gfor[50] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2799,"simu_top soc cpu u_mul boothfor[8] ai gfor[50] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2802,"simu_top soc cpu u_mul boothfor[8] ai gfor[50] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2803,"simu_top soc cpu u_mul boothfor[8] ai gfor[50] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2546,"simu_top soc cpu u_mul boothfor[8] ai gfor[51] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2547,"simu_top soc cpu u_mul boothfor[8] ai gfor[51] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2548,"simu_top soc cpu u_mul boothfor[8] ai gfor[51] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2804,"simu_top soc cpu u_mul boothfor[8] ai gfor[51] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2805,"simu_top soc cpu u_mul boothfor[8] ai gfor[51] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2806,"simu_top soc cpu u_mul boothfor[8] ai gfor[51] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2804,"simu_top soc cpu u_mul boothfor[8] ai gfor[51] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2807,"simu_top soc cpu u_mul boothfor[8] ai gfor[51] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2808,"simu_top soc cpu u_mul boothfor[8] ai gfor[51] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2546,"simu_top soc cpu u_mul boothfor[8] ai gfor[52] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2547,"simu_top soc cpu u_mul boothfor[8] ai gfor[52] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2548,"simu_top soc cpu u_mul boothfor[8] ai gfor[52] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2809,"simu_top soc cpu u_mul boothfor[8] ai gfor[52] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2810,"simu_top soc cpu u_mul boothfor[8] ai gfor[52] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2811,"simu_top soc cpu u_mul boothfor[8] ai gfor[52] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2809,"simu_top soc cpu u_mul boothfor[8] ai gfor[52] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2812,"simu_top soc cpu u_mul boothfor[8] ai gfor[52] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2813,"simu_top soc cpu u_mul boothfor[8] ai gfor[52] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2546,"simu_top soc cpu u_mul boothfor[8] ai gfor[53] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2547,"simu_top soc cpu u_mul boothfor[8] ai gfor[53] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2548,"simu_top soc cpu u_mul boothfor[8] ai gfor[53] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2814,"simu_top soc cpu u_mul boothfor[8] ai gfor[53] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2815,"simu_top soc cpu u_mul boothfor[8] ai gfor[53] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2816,"simu_top soc cpu u_mul boothfor[8] ai gfor[53] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2814,"simu_top soc cpu u_mul boothfor[8] ai gfor[53] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2817,"simu_top soc cpu u_mul boothfor[8] ai gfor[53] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2818,"simu_top soc cpu u_mul boothfor[8] ai gfor[53] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2546,"simu_top soc cpu u_mul boothfor[8] ai gfor[54] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2547,"simu_top soc cpu u_mul boothfor[8] ai gfor[54] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2548,"simu_top soc cpu u_mul boothfor[8] ai gfor[54] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2819,"simu_top soc cpu u_mul boothfor[8] ai gfor[54] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2820,"simu_top soc cpu u_mul boothfor[8] ai gfor[54] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2821,"simu_top soc cpu u_mul boothfor[8] ai gfor[54] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2819,"simu_top soc cpu u_mul boothfor[8] ai gfor[54] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2822,"simu_top soc cpu u_mul boothfor[8] ai gfor[54] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2823,"simu_top soc cpu u_mul boothfor[8] ai gfor[54] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2546,"simu_top soc cpu u_mul boothfor[8] ai gfor[55] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2547,"simu_top soc cpu u_mul boothfor[8] ai gfor[55] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2548,"simu_top soc cpu u_mul boothfor[8] ai gfor[55] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2824,"simu_top soc cpu u_mul boothfor[8] ai gfor[55] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2825,"simu_top soc cpu u_mul boothfor[8] ai gfor[55] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2826,"simu_top soc cpu u_mul boothfor[8] ai gfor[55] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2824,"simu_top soc cpu u_mul boothfor[8] ai gfor[55] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2827,"simu_top soc cpu u_mul boothfor[8] ai gfor[55] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2828,"simu_top soc cpu u_mul boothfor[8] ai gfor[55] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2546,"simu_top soc cpu u_mul boothfor[8] ai gfor[56] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2547,"simu_top soc cpu u_mul boothfor[8] ai gfor[56] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2548,"simu_top soc cpu u_mul boothfor[8] ai gfor[56] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2829,"simu_top soc cpu u_mul boothfor[8] ai gfor[56] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2830,"simu_top soc cpu u_mul boothfor[8] ai gfor[56] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2831,"simu_top soc cpu u_mul boothfor[8] ai gfor[56] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2829,"simu_top soc cpu u_mul boothfor[8] ai gfor[56] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2832,"simu_top soc cpu u_mul boothfor[8] ai gfor[56] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2833,"simu_top soc cpu u_mul boothfor[8] ai gfor[56] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2546,"simu_top soc cpu u_mul boothfor[8] ai gfor[57] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2547,"simu_top soc cpu u_mul boothfor[8] ai gfor[57] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2548,"simu_top soc cpu u_mul boothfor[8] ai gfor[57] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2834,"simu_top soc cpu u_mul boothfor[8] ai gfor[57] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2835,"simu_top soc cpu u_mul boothfor[8] ai gfor[57] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2836,"simu_top soc cpu u_mul boothfor[8] ai gfor[57] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2834,"simu_top soc cpu u_mul boothfor[8] ai gfor[57] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2837,"simu_top soc cpu u_mul boothfor[8] ai gfor[57] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2838,"simu_top soc cpu u_mul boothfor[8] ai gfor[57] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2546,"simu_top soc cpu u_mul boothfor[8] ai gfor[58] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2547,"simu_top soc cpu u_mul boothfor[8] ai gfor[58] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2548,"simu_top soc cpu u_mul boothfor[8] ai gfor[58] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2839,"simu_top soc cpu u_mul boothfor[8] ai gfor[58] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2840,"simu_top soc cpu u_mul boothfor[8] ai gfor[58] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2841,"simu_top soc cpu u_mul boothfor[8] ai gfor[58] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2839,"simu_top soc cpu u_mul boothfor[8] ai gfor[58] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2842,"simu_top soc cpu u_mul boothfor[8] ai gfor[58] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2843,"simu_top soc cpu u_mul boothfor[8] ai gfor[58] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2546,"simu_top soc cpu u_mul boothfor[8] ai gfor[59] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2547,"simu_top soc cpu u_mul boothfor[8] ai gfor[59] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2548,"simu_top soc cpu u_mul boothfor[8] ai gfor[59] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2844,"simu_top soc cpu u_mul boothfor[8] ai gfor[59] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2845,"simu_top soc cpu u_mul boothfor[8] ai gfor[59] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2846,"simu_top soc cpu u_mul boothfor[8] ai gfor[59] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2844,"simu_top soc cpu u_mul boothfor[8] ai gfor[59] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2847,"simu_top soc cpu u_mul boothfor[8] ai gfor[59] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2848,"simu_top soc cpu u_mul boothfor[8] ai gfor[59] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2546,"simu_top soc cpu u_mul boothfor[8] ai gfor[60] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2547,"simu_top soc cpu u_mul boothfor[8] ai gfor[60] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2548,"simu_top soc cpu u_mul boothfor[8] ai gfor[60] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2849,"simu_top soc cpu u_mul boothfor[8] ai gfor[60] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2850,"simu_top soc cpu u_mul boothfor[8] ai gfor[60] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2851,"simu_top soc cpu u_mul boothfor[8] ai gfor[60] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2849,"simu_top soc cpu u_mul boothfor[8] ai gfor[60] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2852,"simu_top soc cpu u_mul boothfor[8] ai gfor[60] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2853,"simu_top soc cpu u_mul boothfor[8] ai gfor[60] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2546,"simu_top soc cpu u_mul boothfor[8] ai gfor[61] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2547,"simu_top soc cpu u_mul boothfor[8] ai gfor[61] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2548,"simu_top soc cpu u_mul boothfor[8] ai gfor[61] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2854,"simu_top soc cpu u_mul boothfor[8] ai gfor[61] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2855,"simu_top soc cpu u_mul boothfor[8] ai gfor[61] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2856,"simu_top soc cpu u_mul boothfor[8] ai gfor[61] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2854,"simu_top soc cpu u_mul boothfor[8] ai gfor[61] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2857,"simu_top soc cpu u_mul boothfor[8] ai gfor[61] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2858,"simu_top soc cpu u_mul boothfor[8] ai gfor[61] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2546,"simu_top soc cpu u_mul boothfor[8] ai gfor[62] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2547,"simu_top soc cpu u_mul boothfor[8] ai gfor[62] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2548,"simu_top soc cpu u_mul boothfor[8] ai gfor[62] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2859,"simu_top soc cpu u_mul boothfor[8] ai gfor[62] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2860,"simu_top soc cpu u_mul boothfor[8] ai gfor[62] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2861,"simu_top soc cpu u_mul boothfor[8] ai gfor[62] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2859,"simu_top soc cpu u_mul boothfor[8] ai gfor[62] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2862,"simu_top soc cpu u_mul boothfor[8] ai gfor[62] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2863,"simu_top soc cpu u_mul boothfor[8] ai gfor[62] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2546,"simu_top soc cpu u_mul boothfor[8] ai gfor[63] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2547,"simu_top soc cpu u_mul boothfor[8] ai gfor[63] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2548,"simu_top soc cpu u_mul boothfor[8] ai gfor[63] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2864,"simu_top soc cpu u_mul boothfor[8] ai gfor[63] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2865,"simu_top soc cpu u_mul boothfor[8] ai gfor[63] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2866,"simu_top soc cpu u_mul boothfor[8] ai gfor[63] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2864,"simu_top soc cpu u_mul boothfor[8] ai gfor[63] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2867,"simu_top soc cpu u_mul boothfor[8] ai gfor[63] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2868,"simu_top soc cpu u_mul boothfor[8] ai gfor[63] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+2869,"simu_top soc cpu u_mul boothfor[10] ai y",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declQuad(c+2870,"simu_top soc cpu u_mul boothfor[10] ai InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declQuad(c+2872,"simu_top soc cpu u_mul boothfor[10] ai OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declBit(c+2874,"simu_top soc cpu u_mul boothfor[10] ai Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2875,"simu_top soc cpu u_mul boothfor[10] ai negx",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2876,"simu_top soc cpu u_mul boothfor[10] ai x",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2877,"simu_top soc cpu u_mul boothfor[10] ai neg2x",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2878,"simu_top soc cpu u_mul boothfor[10] ai uu yc",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2879,"simu_top soc cpu u_mul boothfor[10] ai uu yb",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2549,"simu_top soc cpu u_mul boothfor[10] ai uu ya",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2875,"simu_top soc cpu u_mul boothfor[10] ai uu negx",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2876,"simu_top soc cpu u_mul boothfor[10] ai uu x",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2877,"simu_top soc cpu u_mul boothfor[10] ai uu neg2x",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2875,"simu_top soc cpu u_mul boothfor[10] ai fir negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2876,"simu_top soc cpu u_mul boothfor[10] ai fir x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2877,"simu_top soc cpu u_mul boothfor[10] ai fir neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2880,"simu_top soc cpu u_mul boothfor[10] ai fir InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13784,"simu_top soc cpu u_mul boothfor[10] ai fir PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13787,"simu_top soc cpu u_mul boothfor[10] ai fir NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2880,"simu_top soc cpu u_mul boothfor[10] ai fir PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2881,"simu_top soc cpu u_mul boothfor[10] ai fir NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2882,"simu_top soc cpu u_mul boothfor[10] ai fir OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2875,"simu_top soc cpu u_mul boothfor[10] ai gfor[1] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2876,"simu_top soc cpu u_mul boothfor[10] ai gfor[1] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2877,"simu_top soc cpu u_mul boothfor[10] ai gfor[1] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2883,"simu_top soc cpu u_mul boothfor[10] ai gfor[1] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2884,"simu_top soc cpu u_mul boothfor[10] ai gfor[1] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2885,"simu_top soc cpu u_mul boothfor[10] ai gfor[1] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2883,"simu_top soc cpu u_mul boothfor[10] ai gfor[1] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2886,"simu_top soc cpu u_mul boothfor[10] ai gfor[1] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2887,"simu_top soc cpu u_mul boothfor[10] ai gfor[1] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2875,"simu_top soc cpu u_mul boothfor[10] ai gfor[2] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2876,"simu_top soc cpu u_mul boothfor[10] ai gfor[2] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2877,"simu_top soc cpu u_mul boothfor[10] ai gfor[2] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2888,"simu_top soc cpu u_mul boothfor[10] ai gfor[2] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2889,"simu_top soc cpu u_mul boothfor[10] ai gfor[2] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2890,"simu_top soc cpu u_mul boothfor[10] ai gfor[2] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2888,"simu_top soc cpu u_mul boothfor[10] ai gfor[2] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2891,"simu_top soc cpu u_mul boothfor[10] ai gfor[2] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2892,"simu_top soc cpu u_mul boothfor[10] ai gfor[2] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2875,"simu_top soc cpu u_mul boothfor[10] ai gfor[3] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2876,"simu_top soc cpu u_mul boothfor[10] ai gfor[3] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2877,"simu_top soc cpu u_mul boothfor[10] ai gfor[3] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2893,"simu_top soc cpu u_mul boothfor[10] ai gfor[3] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2894,"simu_top soc cpu u_mul boothfor[10] ai gfor[3] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2895,"simu_top soc cpu u_mul boothfor[10] ai gfor[3] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2893,"simu_top soc cpu u_mul boothfor[10] ai gfor[3] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2896,"simu_top soc cpu u_mul boothfor[10] ai gfor[3] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2897,"simu_top soc cpu u_mul boothfor[10] ai gfor[3] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2875,"simu_top soc cpu u_mul boothfor[10] ai gfor[4] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2876,"simu_top soc cpu u_mul boothfor[10] ai gfor[4] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2877,"simu_top soc cpu u_mul boothfor[10] ai gfor[4] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2898,"simu_top soc cpu u_mul boothfor[10] ai gfor[4] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2899,"simu_top soc cpu u_mul boothfor[10] ai gfor[4] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2900,"simu_top soc cpu u_mul boothfor[10] ai gfor[4] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2898,"simu_top soc cpu u_mul boothfor[10] ai gfor[4] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2901,"simu_top soc cpu u_mul boothfor[10] ai gfor[4] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2902,"simu_top soc cpu u_mul boothfor[10] ai gfor[4] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2875,"simu_top soc cpu u_mul boothfor[10] ai gfor[5] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2876,"simu_top soc cpu u_mul boothfor[10] ai gfor[5] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2877,"simu_top soc cpu u_mul boothfor[10] ai gfor[5] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2903,"simu_top soc cpu u_mul boothfor[10] ai gfor[5] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2904,"simu_top soc cpu u_mul boothfor[10] ai gfor[5] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2905,"simu_top soc cpu u_mul boothfor[10] ai gfor[5] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2903,"simu_top soc cpu u_mul boothfor[10] ai gfor[5] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2906,"simu_top soc cpu u_mul boothfor[10] ai gfor[5] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2907,"simu_top soc cpu u_mul boothfor[10] ai gfor[5] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2875,"simu_top soc cpu u_mul boothfor[10] ai gfor[6] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2876,"simu_top soc cpu u_mul boothfor[10] ai gfor[6] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2877,"simu_top soc cpu u_mul boothfor[10] ai gfor[6] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2908,"simu_top soc cpu u_mul boothfor[10] ai gfor[6] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2909,"simu_top soc cpu u_mul boothfor[10] ai gfor[6] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2910,"simu_top soc cpu u_mul boothfor[10] ai gfor[6] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2908,"simu_top soc cpu u_mul boothfor[10] ai gfor[6] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2911,"simu_top soc cpu u_mul boothfor[10] ai gfor[6] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2912,"simu_top soc cpu u_mul boothfor[10] ai gfor[6] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2875,"simu_top soc cpu u_mul boothfor[10] ai gfor[7] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2876,"simu_top soc cpu u_mul boothfor[10] ai gfor[7] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2877,"simu_top soc cpu u_mul boothfor[10] ai gfor[7] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2913,"simu_top soc cpu u_mul boothfor[10] ai gfor[7] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2914,"simu_top soc cpu u_mul boothfor[10] ai gfor[7] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2915,"simu_top soc cpu u_mul boothfor[10] ai gfor[7] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2913,"simu_top soc cpu u_mul boothfor[10] ai gfor[7] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2916,"simu_top soc cpu u_mul boothfor[10] ai gfor[7] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2917,"simu_top soc cpu u_mul boothfor[10] ai gfor[7] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2875,"simu_top soc cpu u_mul boothfor[10] ai gfor[8] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2876,"simu_top soc cpu u_mul boothfor[10] ai gfor[8] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2877,"simu_top soc cpu u_mul boothfor[10] ai gfor[8] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2918,"simu_top soc cpu u_mul boothfor[10] ai gfor[8] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2919,"simu_top soc cpu u_mul boothfor[10] ai gfor[8] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2920,"simu_top soc cpu u_mul boothfor[10] ai gfor[8] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2918,"simu_top soc cpu u_mul boothfor[10] ai gfor[8] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2921,"simu_top soc cpu u_mul boothfor[10] ai gfor[8] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2922,"simu_top soc cpu u_mul boothfor[10] ai gfor[8] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2875,"simu_top soc cpu u_mul boothfor[10] ai gfor[9] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2876,"simu_top soc cpu u_mul boothfor[10] ai gfor[9] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2877,"simu_top soc cpu u_mul boothfor[10] ai gfor[9] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2923,"simu_top soc cpu u_mul boothfor[10] ai gfor[9] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2924,"simu_top soc cpu u_mul boothfor[10] ai gfor[9] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2925,"simu_top soc cpu u_mul boothfor[10] ai gfor[9] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2923,"simu_top soc cpu u_mul boothfor[10] ai gfor[9] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2926,"simu_top soc cpu u_mul boothfor[10] ai gfor[9] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2927,"simu_top soc cpu u_mul boothfor[10] ai gfor[9] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2875,"simu_top soc cpu u_mul boothfor[10] ai gfor[10] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2876,"simu_top soc cpu u_mul boothfor[10] ai gfor[10] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2877,"simu_top soc cpu u_mul boothfor[10] ai gfor[10] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2928,"simu_top soc cpu u_mul boothfor[10] ai gfor[10] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2929,"simu_top soc cpu u_mul boothfor[10] ai gfor[10] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2930,"simu_top soc cpu u_mul boothfor[10] ai gfor[10] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2928,"simu_top soc cpu u_mul boothfor[10] ai gfor[10] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2931,"simu_top soc cpu u_mul boothfor[10] ai gfor[10] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2932,"simu_top soc cpu u_mul boothfor[10] ai gfor[10] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2875,"simu_top soc cpu u_mul boothfor[10] ai gfor[11] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2876,"simu_top soc cpu u_mul boothfor[10] ai gfor[11] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2877,"simu_top soc cpu u_mul boothfor[10] ai gfor[11] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2933,"simu_top soc cpu u_mul boothfor[10] ai gfor[11] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2934,"simu_top soc cpu u_mul boothfor[10] ai gfor[11] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2935,"simu_top soc cpu u_mul boothfor[10] ai gfor[11] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2933,"simu_top soc cpu u_mul boothfor[10] ai gfor[11] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2936,"simu_top soc cpu u_mul boothfor[10] ai gfor[11] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2937,"simu_top soc cpu u_mul boothfor[10] ai gfor[11] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2875,"simu_top soc cpu u_mul boothfor[10] ai gfor[12] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2876,"simu_top soc cpu u_mul boothfor[10] ai gfor[12] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2877,"simu_top soc cpu u_mul boothfor[10] ai gfor[12] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2938,"simu_top soc cpu u_mul boothfor[10] ai gfor[12] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2939,"simu_top soc cpu u_mul boothfor[10] ai gfor[12] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2940,"simu_top soc cpu u_mul boothfor[10] ai gfor[12] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2938,"simu_top soc cpu u_mul boothfor[10] ai gfor[12] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2941,"simu_top soc cpu u_mul boothfor[10] ai gfor[12] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2942,"simu_top soc cpu u_mul boothfor[10] ai gfor[12] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2875,"simu_top soc cpu u_mul boothfor[10] ai gfor[13] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2876,"simu_top soc cpu u_mul boothfor[10] ai gfor[13] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2877,"simu_top soc cpu u_mul boothfor[10] ai gfor[13] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2943,"simu_top soc cpu u_mul boothfor[10] ai gfor[13] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2944,"simu_top soc cpu u_mul boothfor[10] ai gfor[13] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2945,"simu_top soc cpu u_mul boothfor[10] ai gfor[13] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2943,"simu_top soc cpu u_mul boothfor[10] ai gfor[13] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2946,"simu_top soc cpu u_mul boothfor[10] ai gfor[13] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2947,"simu_top soc cpu u_mul boothfor[10] ai gfor[13] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2875,"simu_top soc cpu u_mul boothfor[10] ai gfor[14] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2876,"simu_top soc cpu u_mul boothfor[10] ai gfor[14] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2877,"simu_top soc cpu u_mul boothfor[10] ai gfor[14] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2948,"simu_top soc cpu u_mul boothfor[10] ai gfor[14] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2949,"simu_top soc cpu u_mul boothfor[10] ai gfor[14] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2950,"simu_top soc cpu u_mul boothfor[10] ai gfor[14] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2948,"simu_top soc cpu u_mul boothfor[10] ai gfor[14] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2951,"simu_top soc cpu u_mul boothfor[10] ai gfor[14] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2952,"simu_top soc cpu u_mul boothfor[10] ai gfor[14] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2875,"simu_top soc cpu u_mul boothfor[10] ai gfor[15] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2876,"simu_top soc cpu u_mul boothfor[10] ai gfor[15] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2877,"simu_top soc cpu u_mul boothfor[10] ai gfor[15] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2953,"simu_top soc cpu u_mul boothfor[10] ai gfor[15] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2954,"simu_top soc cpu u_mul boothfor[10] ai gfor[15] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2955,"simu_top soc cpu u_mul boothfor[10] ai gfor[15] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2953,"simu_top soc cpu u_mul boothfor[10] ai gfor[15] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2956,"simu_top soc cpu u_mul boothfor[10] ai gfor[15] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2957,"simu_top soc cpu u_mul boothfor[10] ai gfor[15] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2875,"simu_top soc cpu u_mul boothfor[10] ai gfor[16] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2876,"simu_top soc cpu u_mul boothfor[10] ai gfor[16] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2877,"simu_top soc cpu u_mul boothfor[10] ai gfor[16] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2958,"simu_top soc cpu u_mul boothfor[10] ai gfor[16] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2959,"simu_top soc cpu u_mul boothfor[10] ai gfor[16] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2960,"simu_top soc cpu u_mul boothfor[10] ai gfor[16] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2958,"simu_top soc cpu u_mul boothfor[10] ai gfor[16] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2961,"simu_top soc cpu u_mul boothfor[10] ai gfor[16] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2962,"simu_top soc cpu u_mul boothfor[10] ai gfor[16] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2875,"simu_top soc cpu u_mul boothfor[10] ai gfor[17] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2876,"simu_top soc cpu u_mul boothfor[10] ai gfor[17] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2877,"simu_top soc cpu u_mul boothfor[10] ai gfor[17] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2963,"simu_top soc cpu u_mul boothfor[10] ai gfor[17] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2964,"simu_top soc cpu u_mul boothfor[10] ai gfor[17] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2965,"simu_top soc cpu u_mul boothfor[10] ai gfor[17] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2963,"simu_top soc cpu u_mul boothfor[10] ai gfor[17] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2966,"simu_top soc cpu u_mul boothfor[10] ai gfor[17] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2967,"simu_top soc cpu u_mul boothfor[10] ai gfor[17] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2875,"simu_top soc cpu u_mul boothfor[10] ai gfor[18] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2876,"simu_top soc cpu u_mul boothfor[10] ai gfor[18] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2877,"simu_top soc cpu u_mul boothfor[10] ai gfor[18] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2968,"simu_top soc cpu u_mul boothfor[10] ai gfor[18] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2969,"simu_top soc cpu u_mul boothfor[10] ai gfor[18] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2970,"simu_top soc cpu u_mul boothfor[10] ai gfor[18] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2968,"simu_top soc cpu u_mul boothfor[10] ai gfor[18] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2971,"simu_top soc cpu u_mul boothfor[10] ai gfor[18] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2972,"simu_top soc cpu u_mul boothfor[10] ai gfor[18] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2875,"simu_top soc cpu u_mul boothfor[10] ai gfor[19] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2876,"simu_top soc cpu u_mul boothfor[10] ai gfor[19] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2877,"simu_top soc cpu u_mul boothfor[10] ai gfor[19] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2973,"simu_top soc cpu u_mul boothfor[10] ai gfor[19] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2974,"simu_top soc cpu u_mul boothfor[10] ai gfor[19] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2975,"simu_top soc cpu u_mul boothfor[10] ai gfor[19] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2973,"simu_top soc cpu u_mul boothfor[10] ai gfor[19] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2976,"simu_top soc cpu u_mul boothfor[10] ai gfor[19] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2977,"simu_top soc cpu u_mul boothfor[10] ai gfor[19] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2875,"simu_top soc cpu u_mul boothfor[10] ai gfor[20] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2876,"simu_top soc cpu u_mul boothfor[10] ai gfor[20] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2877,"simu_top soc cpu u_mul boothfor[10] ai gfor[20] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2978,"simu_top soc cpu u_mul boothfor[10] ai gfor[20] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2979,"simu_top soc cpu u_mul boothfor[10] ai gfor[20] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2980,"simu_top soc cpu u_mul boothfor[10] ai gfor[20] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2978,"simu_top soc cpu u_mul boothfor[10] ai gfor[20] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2981,"simu_top soc cpu u_mul boothfor[10] ai gfor[20] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2982,"simu_top soc cpu u_mul boothfor[10] ai gfor[20] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2875,"simu_top soc cpu u_mul boothfor[10] ai gfor[21] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2876,"simu_top soc cpu u_mul boothfor[10] ai gfor[21] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2877,"simu_top soc cpu u_mul boothfor[10] ai gfor[21] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2983,"simu_top soc cpu u_mul boothfor[10] ai gfor[21] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2984,"simu_top soc cpu u_mul boothfor[10] ai gfor[21] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2985,"simu_top soc cpu u_mul boothfor[10] ai gfor[21] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2983,"simu_top soc cpu u_mul boothfor[10] ai gfor[21] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2986,"simu_top soc cpu u_mul boothfor[10] ai gfor[21] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2987,"simu_top soc cpu u_mul boothfor[10] ai gfor[21] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2875,"simu_top soc cpu u_mul boothfor[10] ai gfor[22] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2876,"simu_top soc cpu u_mul boothfor[10] ai gfor[22] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2877,"simu_top soc cpu u_mul boothfor[10] ai gfor[22] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2988,"simu_top soc cpu u_mul boothfor[10] ai gfor[22] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2989,"simu_top soc cpu u_mul boothfor[10] ai gfor[22] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2990,"simu_top soc cpu u_mul boothfor[10] ai gfor[22] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2988,"simu_top soc cpu u_mul boothfor[10] ai gfor[22] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2991,"simu_top soc cpu u_mul boothfor[10] ai gfor[22] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2992,"simu_top soc cpu u_mul boothfor[10] ai gfor[22] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2875,"simu_top soc cpu u_mul boothfor[10] ai gfor[23] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2876,"simu_top soc cpu u_mul boothfor[10] ai gfor[23] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2877,"simu_top soc cpu u_mul boothfor[10] ai gfor[23] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2993,"simu_top soc cpu u_mul boothfor[10] ai gfor[23] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2994,"simu_top soc cpu u_mul boothfor[10] ai gfor[23] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2995,"simu_top soc cpu u_mul boothfor[10] ai gfor[23] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2993,"simu_top soc cpu u_mul boothfor[10] ai gfor[23] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2996,"simu_top soc cpu u_mul boothfor[10] ai gfor[23] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2997,"simu_top soc cpu u_mul boothfor[10] ai gfor[23] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2875,"simu_top soc cpu u_mul boothfor[10] ai gfor[24] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2876,"simu_top soc cpu u_mul boothfor[10] ai gfor[24] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2877,"simu_top soc cpu u_mul boothfor[10] ai gfor[24] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2998,"simu_top soc cpu u_mul boothfor[10] ai gfor[24] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2999,"simu_top soc cpu u_mul boothfor[10] ai gfor[24] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3000,"simu_top soc cpu u_mul boothfor[10] ai gfor[24] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2998,"simu_top soc cpu u_mul boothfor[10] ai gfor[24] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3001,"simu_top soc cpu u_mul boothfor[10] ai gfor[24] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3002,"simu_top soc cpu u_mul boothfor[10] ai gfor[24] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2875,"simu_top soc cpu u_mul boothfor[10] ai gfor[25] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2876,"simu_top soc cpu u_mul boothfor[10] ai gfor[25] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2877,"simu_top soc cpu u_mul boothfor[10] ai gfor[25] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3003,"simu_top soc cpu u_mul boothfor[10] ai gfor[25] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3004,"simu_top soc cpu u_mul boothfor[10] ai gfor[25] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3005,"simu_top soc cpu u_mul boothfor[10] ai gfor[25] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3003,"simu_top soc cpu u_mul boothfor[10] ai gfor[25] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3006,"simu_top soc cpu u_mul boothfor[10] ai gfor[25] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3007,"simu_top soc cpu u_mul boothfor[10] ai gfor[25] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2875,"simu_top soc cpu u_mul boothfor[10] ai gfor[26] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2876,"simu_top soc cpu u_mul boothfor[10] ai gfor[26] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2877,"simu_top soc cpu u_mul boothfor[10] ai gfor[26] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3008,"simu_top soc cpu u_mul boothfor[10] ai gfor[26] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3009,"simu_top soc cpu u_mul boothfor[10] ai gfor[26] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3010,"simu_top soc cpu u_mul boothfor[10] ai gfor[26] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3008,"simu_top soc cpu u_mul boothfor[10] ai gfor[26] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3011,"simu_top soc cpu u_mul boothfor[10] ai gfor[26] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3012,"simu_top soc cpu u_mul boothfor[10] ai gfor[26] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2875,"simu_top soc cpu u_mul boothfor[10] ai gfor[27] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2876,"simu_top soc cpu u_mul boothfor[10] ai gfor[27] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2877,"simu_top soc cpu u_mul boothfor[10] ai gfor[27] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3013,"simu_top soc cpu u_mul boothfor[10] ai gfor[27] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3014,"simu_top soc cpu u_mul boothfor[10] ai gfor[27] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3015,"simu_top soc cpu u_mul boothfor[10] ai gfor[27] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3013,"simu_top soc cpu u_mul boothfor[10] ai gfor[27] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3016,"simu_top soc cpu u_mul boothfor[10] ai gfor[27] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3017,"simu_top soc cpu u_mul boothfor[10] ai gfor[27] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2875,"simu_top soc cpu u_mul boothfor[10] ai gfor[28] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2876,"simu_top soc cpu u_mul boothfor[10] ai gfor[28] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2877,"simu_top soc cpu u_mul boothfor[10] ai gfor[28] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3018,"simu_top soc cpu u_mul boothfor[10] ai gfor[28] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3019,"simu_top soc cpu u_mul boothfor[10] ai gfor[28] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3020,"simu_top soc cpu u_mul boothfor[10] ai gfor[28] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3018,"simu_top soc cpu u_mul boothfor[10] ai gfor[28] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3021,"simu_top soc cpu u_mul boothfor[10] ai gfor[28] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3022,"simu_top soc cpu u_mul boothfor[10] ai gfor[28] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2875,"simu_top soc cpu u_mul boothfor[10] ai gfor[29] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2876,"simu_top soc cpu u_mul boothfor[10] ai gfor[29] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2877,"simu_top soc cpu u_mul boothfor[10] ai gfor[29] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3023,"simu_top soc cpu u_mul boothfor[10] ai gfor[29] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3024,"simu_top soc cpu u_mul boothfor[10] ai gfor[29] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3025,"simu_top soc cpu u_mul boothfor[10] ai gfor[29] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3023,"simu_top soc cpu u_mul boothfor[10] ai gfor[29] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3026,"simu_top soc cpu u_mul boothfor[10] ai gfor[29] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3027,"simu_top soc cpu u_mul boothfor[10] ai gfor[29] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2875,"simu_top soc cpu u_mul boothfor[10] ai gfor[30] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2876,"simu_top soc cpu u_mul boothfor[10] ai gfor[30] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2877,"simu_top soc cpu u_mul boothfor[10] ai gfor[30] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3028,"simu_top soc cpu u_mul boothfor[10] ai gfor[30] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3029,"simu_top soc cpu u_mul boothfor[10] ai gfor[30] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3030,"simu_top soc cpu u_mul boothfor[10] ai gfor[30] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3028,"simu_top soc cpu u_mul boothfor[10] ai gfor[30] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3031,"simu_top soc cpu u_mul boothfor[10] ai gfor[30] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3032,"simu_top soc cpu u_mul boothfor[10] ai gfor[30] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2875,"simu_top soc cpu u_mul boothfor[10] ai gfor[31] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2876,"simu_top soc cpu u_mul boothfor[10] ai gfor[31] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2877,"simu_top soc cpu u_mul boothfor[10] ai gfor[31] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3033,"simu_top soc cpu u_mul boothfor[10] ai gfor[31] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3034,"simu_top soc cpu u_mul boothfor[10] ai gfor[31] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3035,"simu_top soc cpu u_mul boothfor[10] ai gfor[31] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3033,"simu_top soc cpu u_mul boothfor[10] ai gfor[31] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3036,"simu_top soc cpu u_mul boothfor[10] ai gfor[31] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3037,"simu_top soc cpu u_mul boothfor[10] ai gfor[31] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2875,"simu_top soc cpu u_mul boothfor[10] ai gfor[32] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2876,"simu_top soc cpu u_mul boothfor[10] ai gfor[32] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2877,"simu_top soc cpu u_mul boothfor[10] ai gfor[32] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3038,"simu_top soc cpu u_mul boothfor[10] ai gfor[32] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3039,"simu_top soc cpu u_mul boothfor[10] ai gfor[32] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3040,"simu_top soc cpu u_mul boothfor[10] ai gfor[32] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3038,"simu_top soc cpu u_mul boothfor[10] ai gfor[32] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3041,"simu_top soc cpu u_mul boothfor[10] ai gfor[32] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3042,"simu_top soc cpu u_mul boothfor[10] ai gfor[32] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2875,"simu_top soc cpu u_mul boothfor[10] ai gfor[33] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2876,"simu_top soc cpu u_mul boothfor[10] ai gfor[33] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2877,"simu_top soc cpu u_mul boothfor[10] ai gfor[33] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3043,"simu_top soc cpu u_mul boothfor[10] ai gfor[33] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3044,"simu_top soc cpu u_mul boothfor[10] ai gfor[33] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3045,"simu_top soc cpu u_mul boothfor[10] ai gfor[33] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3043,"simu_top soc cpu u_mul boothfor[10] ai gfor[33] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3046,"simu_top soc cpu u_mul boothfor[10] ai gfor[33] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3047,"simu_top soc cpu u_mul boothfor[10] ai gfor[33] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2875,"simu_top soc cpu u_mul boothfor[10] ai gfor[34] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2876,"simu_top soc cpu u_mul boothfor[10] ai gfor[34] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2877,"simu_top soc cpu u_mul boothfor[10] ai gfor[34] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3048,"simu_top soc cpu u_mul boothfor[10] ai gfor[34] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3049,"simu_top soc cpu u_mul boothfor[10] ai gfor[34] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3050,"simu_top soc cpu u_mul boothfor[10] ai gfor[34] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3048,"simu_top soc cpu u_mul boothfor[10] ai gfor[34] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3051,"simu_top soc cpu u_mul boothfor[10] ai gfor[34] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3052,"simu_top soc cpu u_mul boothfor[10] ai gfor[34] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2875,"simu_top soc cpu u_mul boothfor[10] ai gfor[35] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2876,"simu_top soc cpu u_mul boothfor[10] ai gfor[35] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2877,"simu_top soc cpu u_mul boothfor[10] ai gfor[35] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3053,"simu_top soc cpu u_mul boothfor[10] ai gfor[35] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3054,"simu_top soc cpu u_mul boothfor[10] ai gfor[35] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3055,"simu_top soc cpu u_mul boothfor[10] ai gfor[35] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3053,"simu_top soc cpu u_mul boothfor[10] ai gfor[35] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3056,"simu_top soc cpu u_mul boothfor[10] ai gfor[35] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3057,"simu_top soc cpu u_mul boothfor[10] ai gfor[35] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2875,"simu_top soc cpu u_mul boothfor[10] ai gfor[36] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2876,"simu_top soc cpu u_mul boothfor[10] ai gfor[36] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2877,"simu_top soc cpu u_mul boothfor[10] ai gfor[36] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3058,"simu_top soc cpu u_mul boothfor[10] ai gfor[36] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3059,"simu_top soc cpu u_mul boothfor[10] ai gfor[36] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3060,"simu_top soc cpu u_mul boothfor[10] ai gfor[36] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3058,"simu_top soc cpu u_mul boothfor[10] ai gfor[36] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3061,"simu_top soc cpu u_mul boothfor[10] ai gfor[36] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3062,"simu_top soc cpu u_mul boothfor[10] ai gfor[36] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2875,"simu_top soc cpu u_mul boothfor[10] ai gfor[37] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2876,"simu_top soc cpu u_mul boothfor[10] ai gfor[37] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2877,"simu_top soc cpu u_mul boothfor[10] ai gfor[37] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3063,"simu_top soc cpu u_mul boothfor[10] ai gfor[37] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3064,"simu_top soc cpu u_mul boothfor[10] ai gfor[37] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3065,"simu_top soc cpu u_mul boothfor[10] ai gfor[37] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3063,"simu_top soc cpu u_mul boothfor[10] ai gfor[37] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3066,"simu_top soc cpu u_mul boothfor[10] ai gfor[37] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3067,"simu_top soc cpu u_mul boothfor[10] ai gfor[37] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2875,"simu_top soc cpu u_mul boothfor[10] ai gfor[38] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2876,"simu_top soc cpu u_mul boothfor[10] ai gfor[38] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2877,"simu_top soc cpu u_mul boothfor[10] ai gfor[38] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3068,"simu_top soc cpu u_mul boothfor[10] ai gfor[38] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3069,"simu_top soc cpu u_mul boothfor[10] ai gfor[38] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3070,"simu_top soc cpu u_mul boothfor[10] ai gfor[38] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3068,"simu_top soc cpu u_mul boothfor[10] ai gfor[38] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3071,"simu_top soc cpu u_mul boothfor[10] ai gfor[38] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3072,"simu_top soc cpu u_mul boothfor[10] ai gfor[38] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2875,"simu_top soc cpu u_mul boothfor[10] ai gfor[39] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2876,"simu_top soc cpu u_mul boothfor[10] ai gfor[39] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2877,"simu_top soc cpu u_mul boothfor[10] ai gfor[39] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3073,"simu_top soc cpu u_mul boothfor[10] ai gfor[39] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3074,"simu_top soc cpu u_mul boothfor[10] ai gfor[39] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3075,"simu_top soc cpu u_mul boothfor[10] ai gfor[39] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3073,"simu_top soc cpu u_mul boothfor[10] ai gfor[39] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3076,"simu_top soc cpu u_mul boothfor[10] ai gfor[39] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3077,"simu_top soc cpu u_mul boothfor[10] ai gfor[39] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2875,"simu_top soc cpu u_mul boothfor[10] ai gfor[40] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2876,"simu_top soc cpu u_mul boothfor[10] ai gfor[40] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2877,"simu_top soc cpu u_mul boothfor[10] ai gfor[40] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3078,"simu_top soc cpu u_mul boothfor[10] ai gfor[40] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3079,"simu_top soc cpu u_mul boothfor[10] ai gfor[40] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3080,"simu_top soc cpu u_mul boothfor[10] ai gfor[40] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3078,"simu_top soc cpu u_mul boothfor[10] ai gfor[40] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3081,"simu_top soc cpu u_mul boothfor[10] ai gfor[40] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3082,"simu_top soc cpu u_mul boothfor[10] ai gfor[40] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2875,"simu_top soc cpu u_mul boothfor[10] ai gfor[41] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2876,"simu_top soc cpu u_mul boothfor[10] ai gfor[41] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2877,"simu_top soc cpu u_mul boothfor[10] ai gfor[41] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3083,"simu_top soc cpu u_mul boothfor[10] ai gfor[41] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3084,"simu_top soc cpu u_mul boothfor[10] ai gfor[41] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3085,"simu_top soc cpu u_mul boothfor[10] ai gfor[41] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3083,"simu_top soc cpu u_mul boothfor[10] ai gfor[41] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3086,"simu_top soc cpu u_mul boothfor[10] ai gfor[41] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3087,"simu_top soc cpu u_mul boothfor[10] ai gfor[41] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2875,"simu_top soc cpu u_mul boothfor[10] ai gfor[42] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2876,"simu_top soc cpu u_mul boothfor[10] ai gfor[42] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2877,"simu_top soc cpu u_mul boothfor[10] ai gfor[42] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3088,"simu_top soc cpu u_mul boothfor[10] ai gfor[42] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3089,"simu_top soc cpu u_mul boothfor[10] ai gfor[42] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3090,"simu_top soc cpu u_mul boothfor[10] ai gfor[42] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3088,"simu_top soc cpu u_mul boothfor[10] ai gfor[42] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3091,"simu_top soc cpu u_mul boothfor[10] ai gfor[42] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3092,"simu_top soc cpu u_mul boothfor[10] ai gfor[42] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2875,"simu_top soc cpu u_mul boothfor[10] ai gfor[43] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2876,"simu_top soc cpu u_mul boothfor[10] ai gfor[43] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2877,"simu_top soc cpu u_mul boothfor[10] ai gfor[43] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3093,"simu_top soc cpu u_mul boothfor[10] ai gfor[43] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3094,"simu_top soc cpu u_mul boothfor[10] ai gfor[43] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3095,"simu_top soc cpu u_mul boothfor[10] ai gfor[43] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3093,"simu_top soc cpu u_mul boothfor[10] ai gfor[43] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3096,"simu_top soc cpu u_mul boothfor[10] ai gfor[43] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3097,"simu_top soc cpu u_mul boothfor[10] ai gfor[43] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2875,"simu_top soc cpu u_mul boothfor[10] ai gfor[44] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2876,"simu_top soc cpu u_mul boothfor[10] ai gfor[44] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2877,"simu_top soc cpu u_mul boothfor[10] ai gfor[44] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3098,"simu_top soc cpu u_mul boothfor[10] ai gfor[44] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3099,"simu_top soc cpu u_mul boothfor[10] ai gfor[44] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3100,"simu_top soc cpu u_mul boothfor[10] ai gfor[44] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3098,"simu_top soc cpu u_mul boothfor[10] ai gfor[44] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3101,"simu_top soc cpu u_mul boothfor[10] ai gfor[44] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3102,"simu_top soc cpu u_mul boothfor[10] ai gfor[44] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2875,"simu_top soc cpu u_mul boothfor[10] ai gfor[45] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2876,"simu_top soc cpu u_mul boothfor[10] ai gfor[45] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2877,"simu_top soc cpu u_mul boothfor[10] ai gfor[45] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3103,"simu_top soc cpu u_mul boothfor[10] ai gfor[45] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3104,"simu_top soc cpu u_mul boothfor[10] ai gfor[45] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3105,"simu_top soc cpu u_mul boothfor[10] ai gfor[45] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3103,"simu_top soc cpu u_mul boothfor[10] ai gfor[45] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3106,"simu_top soc cpu u_mul boothfor[10] ai gfor[45] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3107,"simu_top soc cpu u_mul boothfor[10] ai gfor[45] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2875,"simu_top soc cpu u_mul boothfor[10] ai gfor[46] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2876,"simu_top soc cpu u_mul boothfor[10] ai gfor[46] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2877,"simu_top soc cpu u_mul boothfor[10] ai gfor[46] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3108,"simu_top soc cpu u_mul boothfor[10] ai gfor[46] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3109,"simu_top soc cpu u_mul boothfor[10] ai gfor[46] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3110,"simu_top soc cpu u_mul boothfor[10] ai gfor[46] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3108,"simu_top soc cpu u_mul boothfor[10] ai gfor[46] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3111,"simu_top soc cpu u_mul boothfor[10] ai gfor[46] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3112,"simu_top soc cpu u_mul boothfor[10] ai gfor[46] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2875,"simu_top soc cpu u_mul boothfor[10] ai gfor[47] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2876,"simu_top soc cpu u_mul boothfor[10] ai gfor[47] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2877,"simu_top soc cpu u_mul boothfor[10] ai gfor[47] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3113,"simu_top soc cpu u_mul boothfor[10] ai gfor[47] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3114,"simu_top soc cpu u_mul boothfor[10] ai gfor[47] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3115,"simu_top soc cpu u_mul boothfor[10] ai gfor[47] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3113,"simu_top soc cpu u_mul boothfor[10] ai gfor[47] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3116,"simu_top soc cpu u_mul boothfor[10] ai gfor[47] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3117,"simu_top soc cpu u_mul boothfor[10] ai gfor[47] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2875,"simu_top soc cpu u_mul boothfor[10] ai gfor[48] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2876,"simu_top soc cpu u_mul boothfor[10] ai gfor[48] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2877,"simu_top soc cpu u_mul boothfor[10] ai gfor[48] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3118,"simu_top soc cpu u_mul boothfor[10] ai gfor[48] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3119,"simu_top soc cpu u_mul boothfor[10] ai gfor[48] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3120,"simu_top soc cpu u_mul boothfor[10] ai gfor[48] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3118,"simu_top soc cpu u_mul boothfor[10] ai gfor[48] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3121,"simu_top soc cpu u_mul boothfor[10] ai gfor[48] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3122,"simu_top soc cpu u_mul boothfor[10] ai gfor[48] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2875,"simu_top soc cpu u_mul boothfor[10] ai gfor[49] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2876,"simu_top soc cpu u_mul boothfor[10] ai gfor[49] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2877,"simu_top soc cpu u_mul boothfor[10] ai gfor[49] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3123,"simu_top soc cpu u_mul boothfor[10] ai gfor[49] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3124,"simu_top soc cpu u_mul boothfor[10] ai gfor[49] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3125,"simu_top soc cpu u_mul boothfor[10] ai gfor[49] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3123,"simu_top soc cpu u_mul boothfor[10] ai gfor[49] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3126,"simu_top soc cpu u_mul boothfor[10] ai gfor[49] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3127,"simu_top soc cpu u_mul boothfor[10] ai gfor[49] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2875,"simu_top soc cpu u_mul boothfor[10] ai gfor[50] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2876,"simu_top soc cpu u_mul boothfor[10] ai gfor[50] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2877,"simu_top soc cpu u_mul boothfor[10] ai gfor[50] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3128,"simu_top soc cpu u_mul boothfor[10] ai gfor[50] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3129,"simu_top soc cpu u_mul boothfor[10] ai gfor[50] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3130,"simu_top soc cpu u_mul boothfor[10] ai gfor[50] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3128,"simu_top soc cpu u_mul boothfor[10] ai gfor[50] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3131,"simu_top soc cpu u_mul boothfor[10] ai gfor[50] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3132,"simu_top soc cpu u_mul boothfor[10] ai gfor[50] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2875,"simu_top soc cpu u_mul boothfor[10] ai gfor[51] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2876,"simu_top soc cpu u_mul boothfor[10] ai gfor[51] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2877,"simu_top soc cpu u_mul boothfor[10] ai gfor[51] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3133,"simu_top soc cpu u_mul boothfor[10] ai gfor[51] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3134,"simu_top soc cpu u_mul boothfor[10] ai gfor[51] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3135,"simu_top soc cpu u_mul boothfor[10] ai gfor[51] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3133,"simu_top soc cpu u_mul boothfor[10] ai gfor[51] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3136,"simu_top soc cpu u_mul boothfor[10] ai gfor[51] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3137,"simu_top soc cpu u_mul boothfor[10] ai gfor[51] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2875,"simu_top soc cpu u_mul boothfor[10] ai gfor[52] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2876,"simu_top soc cpu u_mul boothfor[10] ai gfor[52] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2877,"simu_top soc cpu u_mul boothfor[10] ai gfor[52] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3138,"simu_top soc cpu u_mul boothfor[10] ai gfor[52] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3139,"simu_top soc cpu u_mul boothfor[10] ai gfor[52] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3140,"simu_top soc cpu u_mul boothfor[10] ai gfor[52] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3138,"simu_top soc cpu u_mul boothfor[10] ai gfor[52] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3141,"simu_top soc cpu u_mul boothfor[10] ai gfor[52] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3142,"simu_top soc cpu u_mul boothfor[10] ai gfor[52] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2875,"simu_top soc cpu u_mul boothfor[10] ai gfor[53] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2876,"simu_top soc cpu u_mul boothfor[10] ai gfor[53] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2877,"simu_top soc cpu u_mul boothfor[10] ai gfor[53] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3143,"simu_top soc cpu u_mul boothfor[10] ai gfor[53] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3144,"simu_top soc cpu u_mul boothfor[10] ai gfor[53] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3145,"simu_top soc cpu u_mul boothfor[10] ai gfor[53] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3143,"simu_top soc cpu u_mul boothfor[10] ai gfor[53] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3146,"simu_top soc cpu u_mul boothfor[10] ai gfor[53] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3147,"simu_top soc cpu u_mul boothfor[10] ai gfor[53] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2875,"simu_top soc cpu u_mul boothfor[10] ai gfor[54] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2876,"simu_top soc cpu u_mul boothfor[10] ai gfor[54] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2877,"simu_top soc cpu u_mul boothfor[10] ai gfor[54] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3148,"simu_top soc cpu u_mul boothfor[10] ai gfor[54] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3149,"simu_top soc cpu u_mul boothfor[10] ai gfor[54] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3150,"simu_top soc cpu u_mul boothfor[10] ai gfor[54] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3148,"simu_top soc cpu u_mul boothfor[10] ai gfor[54] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3151,"simu_top soc cpu u_mul boothfor[10] ai gfor[54] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3152,"simu_top soc cpu u_mul boothfor[10] ai gfor[54] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2875,"simu_top soc cpu u_mul boothfor[10] ai gfor[55] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2876,"simu_top soc cpu u_mul boothfor[10] ai gfor[55] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2877,"simu_top soc cpu u_mul boothfor[10] ai gfor[55] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3153,"simu_top soc cpu u_mul boothfor[10] ai gfor[55] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3154,"simu_top soc cpu u_mul boothfor[10] ai gfor[55] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3155,"simu_top soc cpu u_mul boothfor[10] ai gfor[55] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3153,"simu_top soc cpu u_mul boothfor[10] ai gfor[55] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3156,"simu_top soc cpu u_mul boothfor[10] ai gfor[55] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3157,"simu_top soc cpu u_mul boothfor[10] ai gfor[55] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2875,"simu_top soc cpu u_mul boothfor[10] ai gfor[56] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2876,"simu_top soc cpu u_mul boothfor[10] ai gfor[56] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2877,"simu_top soc cpu u_mul boothfor[10] ai gfor[56] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3158,"simu_top soc cpu u_mul boothfor[10] ai gfor[56] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3159,"simu_top soc cpu u_mul boothfor[10] ai gfor[56] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3160,"simu_top soc cpu u_mul boothfor[10] ai gfor[56] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3158,"simu_top soc cpu u_mul boothfor[10] ai gfor[56] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3161,"simu_top soc cpu u_mul boothfor[10] ai gfor[56] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3162,"simu_top soc cpu u_mul boothfor[10] ai gfor[56] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2875,"simu_top soc cpu u_mul boothfor[10] ai gfor[57] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2876,"simu_top soc cpu u_mul boothfor[10] ai gfor[57] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2877,"simu_top soc cpu u_mul boothfor[10] ai gfor[57] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3163,"simu_top soc cpu u_mul boothfor[10] ai gfor[57] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3164,"simu_top soc cpu u_mul boothfor[10] ai gfor[57] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3165,"simu_top soc cpu u_mul boothfor[10] ai gfor[57] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3163,"simu_top soc cpu u_mul boothfor[10] ai gfor[57] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3166,"simu_top soc cpu u_mul boothfor[10] ai gfor[57] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3167,"simu_top soc cpu u_mul boothfor[10] ai gfor[57] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2875,"simu_top soc cpu u_mul boothfor[10] ai gfor[58] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2876,"simu_top soc cpu u_mul boothfor[10] ai gfor[58] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2877,"simu_top soc cpu u_mul boothfor[10] ai gfor[58] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3168,"simu_top soc cpu u_mul boothfor[10] ai gfor[58] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3169,"simu_top soc cpu u_mul boothfor[10] ai gfor[58] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3170,"simu_top soc cpu u_mul boothfor[10] ai gfor[58] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3168,"simu_top soc cpu u_mul boothfor[10] ai gfor[58] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3171,"simu_top soc cpu u_mul boothfor[10] ai gfor[58] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3172,"simu_top soc cpu u_mul boothfor[10] ai gfor[58] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2875,"simu_top soc cpu u_mul boothfor[10] ai gfor[59] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2876,"simu_top soc cpu u_mul boothfor[10] ai gfor[59] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2877,"simu_top soc cpu u_mul boothfor[10] ai gfor[59] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3173,"simu_top soc cpu u_mul boothfor[10] ai gfor[59] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3174,"simu_top soc cpu u_mul boothfor[10] ai gfor[59] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3175,"simu_top soc cpu u_mul boothfor[10] ai gfor[59] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3173,"simu_top soc cpu u_mul boothfor[10] ai gfor[59] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3176,"simu_top soc cpu u_mul boothfor[10] ai gfor[59] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3177,"simu_top soc cpu u_mul boothfor[10] ai gfor[59] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2875,"simu_top soc cpu u_mul boothfor[10] ai gfor[60] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2876,"simu_top soc cpu u_mul boothfor[10] ai gfor[60] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2877,"simu_top soc cpu u_mul boothfor[10] ai gfor[60] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3178,"simu_top soc cpu u_mul boothfor[10] ai gfor[60] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3179,"simu_top soc cpu u_mul boothfor[10] ai gfor[60] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3180,"simu_top soc cpu u_mul boothfor[10] ai gfor[60] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3178,"simu_top soc cpu u_mul boothfor[10] ai gfor[60] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3181,"simu_top soc cpu u_mul boothfor[10] ai gfor[60] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3182,"simu_top soc cpu u_mul boothfor[10] ai gfor[60] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2875,"simu_top soc cpu u_mul boothfor[10] ai gfor[61] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2876,"simu_top soc cpu u_mul boothfor[10] ai gfor[61] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2877,"simu_top soc cpu u_mul boothfor[10] ai gfor[61] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3183,"simu_top soc cpu u_mul boothfor[10] ai gfor[61] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3184,"simu_top soc cpu u_mul boothfor[10] ai gfor[61] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3185,"simu_top soc cpu u_mul boothfor[10] ai gfor[61] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3183,"simu_top soc cpu u_mul boothfor[10] ai gfor[61] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3186,"simu_top soc cpu u_mul boothfor[10] ai gfor[61] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3187,"simu_top soc cpu u_mul boothfor[10] ai gfor[61] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2875,"simu_top soc cpu u_mul boothfor[10] ai gfor[62] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2876,"simu_top soc cpu u_mul boothfor[10] ai gfor[62] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2877,"simu_top soc cpu u_mul boothfor[10] ai gfor[62] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3188,"simu_top soc cpu u_mul boothfor[10] ai gfor[62] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3189,"simu_top soc cpu u_mul boothfor[10] ai gfor[62] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3190,"simu_top soc cpu u_mul boothfor[10] ai gfor[62] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3188,"simu_top soc cpu u_mul boothfor[10] ai gfor[62] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3191,"simu_top soc cpu u_mul boothfor[10] ai gfor[62] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3192,"simu_top soc cpu u_mul boothfor[10] ai gfor[62] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2875,"simu_top soc cpu u_mul boothfor[10] ai gfor[63] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2876,"simu_top soc cpu u_mul boothfor[10] ai gfor[63] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2877,"simu_top soc cpu u_mul boothfor[10] ai gfor[63] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3193,"simu_top soc cpu u_mul boothfor[10] ai gfor[63] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3194,"simu_top soc cpu u_mul boothfor[10] ai gfor[63] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3195,"simu_top soc cpu u_mul boothfor[10] ai gfor[63] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3193,"simu_top soc cpu u_mul boothfor[10] ai gfor[63] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3196,"simu_top soc cpu u_mul boothfor[10] ai gfor[63] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3197,"simu_top soc cpu u_mul boothfor[10] ai gfor[63] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+3198,"simu_top soc cpu u_mul boothfor[12] ai y",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declQuad(c+3199,"simu_top soc cpu u_mul boothfor[12] ai InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declQuad(c+3201,"simu_top soc cpu u_mul boothfor[12] ai OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declBit(c+3203,"simu_top soc cpu u_mul boothfor[12] ai Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3204,"simu_top soc cpu u_mul boothfor[12] ai negx",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3205,"simu_top soc cpu u_mul boothfor[12] ai x",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3206,"simu_top soc cpu u_mul boothfor[12] ai neg2x",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3207,"simu_top soc cpu u_mul boothfor[12] ai uu yc",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3208,"simu_top soc cpu u_mul boothfor[12] ai uu yb",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2878,"simu_top soc cpu u_mul boothfor[12] ai uu ya",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3204,"simu_top soc cpu u_mul boothfor[12] ai uu negx",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3205,"simu_top soc cpu u_mul boothfor[12] ai uu x",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3206,"simu_top soc cpu u_mul boothfor[12] ai uu neg2x",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3204,"simu_top soc cpu u_mul boothfor[12] ai fir negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3205,"simu_top soc cpu u_mul boothfor[12] ai fir x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3206,"simu_top soc cpu u_mul boothfor[12] ai fir neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3209,"simu_top soc cpu u_mul boothfor[12] ai fir InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13784,"simu_top soc cpu u_mul boothfor[12] ai fir PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13787,"simu_top soc cpu u_mul boothfor[12] ai fir NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3209,"simu_top soc cpu u_mul boothfor[12] ai fir PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3210,"simu_top soc cpu u_mul boothfor[12] ai fir NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3211,"simu_top soc cpu u_mul boothfor[12] ai fir OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3204,"simu_top soc cpu u_mul boothfor[12] ai gfor[1] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3205,"simu_top soc cpu u_mul boothfor[12] ai gfor[1] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3206,"simu_top soc cpu u_mul boothfor[12] ai gfor[1] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3212,"simu_top soc cpu u_mul boothfor[12] ai gfor[1] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3213,"simu_top soc cpu u_mul boothfor[12] ai gfor[1] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3214,"simu_top soc cpu u_mul boothfor[12] ai gfor[1] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3212,"simu_top soc cpu u_mul boothfor[12] ai gfor[1] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3215,"simu_top soc cpu u_mul boothfor[12] ai gfor[1] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3216,"simu_top soc cpu u_mul boothfor[12] ai gfor[1] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3204,"simu_top soc cpu u_mul boothfor[12] ai gfor[2] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3205,"simu_top soc cpu u_mul boothfor[12] ai gfor[2] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3206,"simu_top soc cpu u_mul boothfor[12] ai gfor[2] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3217,"simu_top soc cpu u_mul boothfor[12] ai gfor[2] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3218,"simu_top soc cpu u_mul boothfor[12] ai gfor[2] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3219,"simu_top soc cpu u_mul boothfor[12] ai gfor[2] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3217,"simu_top soc cpu u_mul boothfor[12] ai gfor[2] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3220,"simu_top soc cpu u_mul boothfor[12] ai gfor[2] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3221,"simu_top soc cpu u_mul boothfor[12] ai gfor[2] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3204,"simu_top soc cpu u_mul boothfor[12] ai gfor[3] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3205,"simu_top soc cpu u_mul boothfor[12] ai gfor[3] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3206,"simu_top soc cpu u_mul boothfor[12] ai gfor[3] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3222,"simu_top soc cpu u_mul boothfor[12] ai gfor[3] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3223,"simu_top soc cpu u_mul boothfor[12] ai gfor[3] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3224,"simu_top soc cpu u_mul boothfor[12] ai gfor[3] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3222,"simu_top soc cpu u_mul boothfor[12] ai gfor[3] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3225,"simu_top soc cpu u_mul boothfor[12] ai gfor[3] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3226,"simu_top soc cpu u_mul boothfor[12] ai gfor[3] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3204,"simu_top soc cpu u_mul boothfor[12] ai gfor[4] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3205,"simu_top soc cpu u_mul boothfor[12] ai gfor[4] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3206,"simu_top soc cpu u_mul boothfor[12] ai gfor[4] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3227,"simu_top soc cpu u_mul boothfor[12] ai gfor[4] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3228,"simu_top soc cpu u_mul boothfor[12] ai gfor[4] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3229,"simu_top soc cpu u_mul boothfor[12] ai gfor[4] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3227,"simu_top soc cpu u_mul boothfor[12] ai gfor[4] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3230,"simu_top soc cpu u_mul boothfor[12] ai gfor[4] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3231,"simu_top soc cpu u_mul boothfor[12] ai gfor[4] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3204,"simu_top soc cpu u_mul boothfor[12] ai gfor[5] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3205,"simu_top soc cpu u_mul boothfor[12] ai gfor[5] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3206,"simu_top soc cpu u_mul boothfor[12] ai gfor[5] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3232,"simu_top soc cpu u_mul boothfor[12] ai gfor[5] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3233,"simu_top soc cpu u_mul boothfor[12] ai gfor[5] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3234,"simu_top soc cpu u_mul boothfor[12] ai gfor[5] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3232,"simu_top soc cpu u_mul boothfor[12] ai gfor[5] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3235,"simu_top soc cpu u_mul boothfor[12] ai gfor[5] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3236,"simu_top soc cpu u_mul boothfor[12] ai gfor[5] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3204,"simu_top soc cpu u_mul boothfor[12] ai gfor[6] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3205,"simu_top soc cpu u_mul boothfor[12] ai gfor[6] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3206,"simu_top soc cpu u_mul boothfor[12] ai gfor[6] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3237,"simu_top soc cpu u_mul boothfor[12] ai gfor[6] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3238,"simu_top soc cpu u_mul boothfor[12] ai gfor[6] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3239,"simu_top soc cpu u_mul boothfor[12] ai gfor[6] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3237,"simu_top soc cpu u_mul boothfor[12] ai gfor[6] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3240,"simu_top soc cpu u_mul boothfor[12] ai gfor[6] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3241,"simu_top soc cpu u_mul boothfor[12] ai gfor[6] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3204,"simu_top soc cpu u_mul boothfor[12] ai gfor[7] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3205,"simu_top soc cpu u_mul boothfor[12] ai gfor[7] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3206,"simu_top soc cpu u_mul boothfor[12] ai gfor[7] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3242,"simu_top soc cpu u_mul boothfor[12] ai gfor[7] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3243,"simu_top soc cpu u_mul boothfor[12] ai gfor[7] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3244,"simu_top soc cpu u_mul boothfor[12] ai gfor[7] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3242,"simu_top soc cpu u_mul boothfor[12] ai gfor[7] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3245,"simu_top soc cpu u_mul boothfor[12] ai gfor[7] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3246,"simu_top soc cpu u_mul boothfor[12] ai gfor[7] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3204,"simu_top soc cpu u_mul boothfor[12] ai gfor[8] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3205,"simu_top soc cpu u_mul boothfor[12] ai gfor[8] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3206,"simu_top soc cpu u_mul boothfor[12] ai gfor[8] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3247,"simu_top soc cpu u_mul boothfor[12] ai gfor[8] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3248,"simu_top soc cpu u_mul boothfor[12] ai gfor[8] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3249,"simu_top soc cpu u_mul boothfor[12] ai gfor[8] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3247,"simu_top soc cpu u_mul boothfor[12] ai gfor[8] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3250,"simu_top soc cpu u_mul boothfor[12] ai gfor[8] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3251,"simu_top soc cpu u_mul boothfor[12] ai gfor[8] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3204,"simu_top soc cpu u_mul boothfor[12] ai gfor[9] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3205,"simu_top soc cpu u_mul boothfor[12] ai gfor[9] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3206,"simu_top soc cpu u_mul boothfor[12] ai gfor[9] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3252,"simu_top soc cpu u_mul boothfor[12] ai gfor[9] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3253,"simu_top soc cpu u_mul boothfor[12] ai gfor[9] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3254,"simu_top soc cpu u_mul boothfor[12] ai gfor[9] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3252,"simu_top soc cpu u_mul boothfor[12] ai gfor[9] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3255,"simu_top soc cpu u_mul boothfor[12] ai gfor[9] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3256,"simu_top soc cpu u_mul boothfor[12] ai gfor[9] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3204,"simu_top soc cpu u_mul boothfor[12] ai gfor[10] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3205,"simu_top soc cpu u_mul boothfor[12] ai gfor[10] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3206,"simu_top soc cpu u_mul boothfor[12] ai gfor[10] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3257,"simu_top soc cpu u_mul boothfor[12] ai gfor[10] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3258,"simu_top soc cpu u_mul boothfor[12] ai gfor[10] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3259,"simu_top soc cpu u_mul boothfor[12] ai gfor[10] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3257,"simu_top soc cpu u_mul boothfor[12] ai gfor[10] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3260,"simu_top soc cpu u_mul boothfor[12] ai gfor[10] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3261,"simu_top soc cpu u_mul boothfor[12] ai gfor[10] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3204,"simu_top soc cpu u_mul boothfor[12] ai gfor[11] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3205,"simu_top soc cpu u_mul boothfor[12] ai gfor[11] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3206,"simu_top soc cpu u_mul boothfor[12] ai gfor[11] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3262,"simu_top soc cpu u_mul boothfor[12] ai gfor[11] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3263,"simu_top soc cpu u_mul boothfor[12] ai gfor[11] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3264,"simu_top soc cpu u_mul boothfor[12] ai gfor[11] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3262,"simu_top soc cpu u_mul boothfor[12] ai gfor[11] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3265,"simu_top soc cpu u_mul boothfor[12] ai gfor[11] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3266,"simu_top soc cpu u_mul boothfor[12] ai gfor[11] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3204,"simu_top soc cpu u_mul boothfor[12] ai gfor[12] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3205,"simu_top soc cpu u_mul boothfor[12] ai gfor[12] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3206,"simu_top soc cpu u_mul boothfor[12] ai gfor[12] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3267,"simu_top soc cpu u_mul boothfor[12] ai gfor[12] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3268,"simu_top soc cpu u_mul boothfor[12] ai gfor[12] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3269,"simu_top soc cpu u_mul boothfor[12] ai gfor[12] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3267,"simu_top soc cpu u_mul boothfor[12] ai gfor[12] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3270,"simu_top soc cpu u_mul boothfor[12] ai gfor[12] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3271,"simu_top soc cpu u_mul boothfor[12] ai gfor[12] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3204,"simu_top soc cpu u_mul boothfor[12] ai gfor[13] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3205,"simu_top soc cpu u_mul boothfor[12] ai gfor[13] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3206,"simu_top soc cpu u_mul boothfor[12] ai gfor[13] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3272,"simu_top soc cpu u_mul boothfor[12] ai gfor[13] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3273,"simu_top soc cpu u_mul boothfor[12] ai gfor[13] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3274,"simu_top soc cpu u_mul boothfor[12] ai gfor[13] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3272,"simu_top soc cpu u_mul boothfor[12] ai gfor[13] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3275,"simu_top soc cpu u_mul boothfor[12] ai gfor[13] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3276,"simu_top soc cpu u_mul boothfor[12] ai gfor[13] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3204,"simu_top soc cpu u_mul boothfor[12] ai gfor[14] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3205,"simu_top soc cpu u_mul boothfor[12] ai gfor[14] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3206,"simu_top soc cpu u_mul boothfor[12] ai gfor[14] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3277,"simu_top soc cpu u_mul boothfor[12] ai gfor[14] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3278,"simu_top soc cpu u_mul boothfor[12] ai gfor[14] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3279,"simu_top soc cpu u_mul boothfor[12] ai gfor[14] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3277,"simu_top soc cpu u_mul boothfor[12] ai gfor[14] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3280,"simu_top soc cpu u_mul boothfor[12] ai gfor[14] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3281,"simu_top soc cpu u_mul boothfor[12] ai gfor[14] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3204,"simu_top soc cpu u_mul boothfor[12] ai gfor[15] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3205,"simu_top soc cpu u_mul boothfor[12] ai gfor[15] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3206,"simu_top soc cpu u_mul boothfor[12] ai gfor[15] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3282,"simu_top soc cpu u_mul boothfor[12] ai gfor[15] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3283,"simu_top soc cpu u_mul boothfor[12] ai gfor[15] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3284,"simu_top soc cpu u_mul boothfor[12] ai gfor[15] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3282,"simu_top soc cpu u_mul boothfor[12] ai gfor[15] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3285,"simu_top soc cpu u_mul boothfor[12] ai gfor[15] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3286,"simu_top soc cpu u_mul boothfor[12] ai gfor[15] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3204,"simu_top soc cpu u_mul boothfor[12] ai gfor[16] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3205,"simu_top soc cpu u_mul boothfor[12] ai gfor[16] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3206,"simu_top soc cpu u_mul boothfor[12] ai gfor[16] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3287,"simu_top soc cpu u_mul boothfor[12] ai gfor[16] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3288,"simu_top soc cpu u_mul boothfor[12] ai gfor[16] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3289,"simu_top soc cpu u_mul boothfor[12] ai gfor[16] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3287,"simu_top soc cpu u_mul boothfor[12] ai gfor[16] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3290,"simu_top soc cpu u_mul boothfor[12] ai gfor[16] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3291,"simu_top soc cpu u_mul boothfor[12] ai gfor[16] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3204,"simu_top soc cpu u_mul boothfor[12] ai gfor[17] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3205,"simu_top soc cpu u_mul boothfor[12] ai gfor[17] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3206,"simu_top soc cpu u_mul boothfor[12] ai gfor[17] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3292,"simu_top soc cpu u_mul boothfor[12] ai gfor[17] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3293,"simu_top soc cpu u_mul boothfor[12] ai gfor[17] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3294,"simu_top soc cpu u_mul boothfor[12] ai gfor[17] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3292,"simu_top soc cpu u_mul boothfor[12] ai gfor[17] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3295,"simu_top soc cpu u_mul boothfor[12] ai gfor[17] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3296,"simu_top soc cpu u_mul boothfor[12] ai gfor[17] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3204,"simu_top soc cpu u_mul boothfor[12] ai gfor[18] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3205,"simu_top soc cpu u_mul boothfor[12] ai gfor[18] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3206,"simu_top soc cpu u_mul boothfor[12] ai gfor[18] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3297,"simu_top soc cpu u_mul boothfor[12] ai gfor[18] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3298,"simu_top soc cpu u_mul boothfor[12] ai gfor[18] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3299,"simu_top soc cpu u_mul boothfor[12] ai gfor[18] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3297,"simu_top soc cpu u_mul boothfor[12] ai gfor[18] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3300,"simu_top soc cpu u_mul boothfor[12] ai gfor[18] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3301,"simu_top soc cpu u_mul boothfor[12] ai gfor[18] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3204,"simu_top soc cpu u_mul boothfor[12] ai gfor[19] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3205,"simu_top soc cpu u_mul boothfor[12] ai gfor[19] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3206,"simu_top soc cpu u_mul boothfor[12] ai gfor[19] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3302,"simu_top soc cpu u_mul boothfor[12] ai gfor[19] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3303,"simu_top soc cpu u_mul boothfor[12] ai gfor[19] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3304,"simu_top soc cpu u_mul boothfor[12] ai gfor[19] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3302,"simu_top soc cpu u_mul boothfor[12] ai gfor[19] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3305,"simu_top soc cpu u_mul boothfor[12] ai gfor[19] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3306,"simu_top soc cpu u_mul boothfor[12] ai gfor[19] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3204,"simu_top soc cpu u_mul boothfor[12] ai gfor[20] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3205,"simu_top soc cpu u_mul boothfor[12] ai gfor[20] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3206,"simu_top soc cpu u_mul boothfor[12] ai gfor[20] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3307,"simu_top soc cpu u_mul boothfor[12] ai gfor[20] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3308,"simu_top soc cpu u_mul boothfor[12] ai gfor[20] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3309,"simu_top soc cpu u_mul boothfor[12] ai gfor[20] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3307,"simu_top soc cpu u_mul boothfor[12] ai gfor[20] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3310,"simu_top soc cpu u_mul boothfor[12] ai gfor[20] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3311,"simu_top soc cpu u_mul boothfor[12] ai gfor[20] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3204,"simu_top soc cpu u_mul boothfor[12] ai gfor[21] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3205,"simu_top soc cpu u_mul boothfor[12] ai gfor[21] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3206,"simu_top soc cpu u_mul boothfor[12] ai gfor[21] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3312,"simu_top soc cpu u_mul boothfor[12] ai gfor[21] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3313,"simu_top soc cpu u_mul boothfor[12] ai gfor[21] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3314,"simu_top soc cpu u_mul boothfor[12] ai gfor[21] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3312,"simu_top soc cpu u_mul boothfor[12] ai gfor[21] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3315,"simu_top soc cpu u_mul boothfor[12] ai gfor[21] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3316,"simu_top soc cpu u_mul boothfor[12] ai gfor[21] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3204,"simu_top soc cpu u_mul boothfor[12] ai gfor[22] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3205,"simu_top soc cpu u_mul boothfor[12] ai gfor[22] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3206,"simu_top soc cpu u_mul boothfor[12] ai gfor[22] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3317,"simu_top soc cpu u_mul boothfor[12] ai gfor[22] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3318,"simu_top soc cpu u_mul boothfor[12] ai gfor[22] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3319,"simu_top soc cpu u_mul boothfor[12] ai gfor[22] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3317,"simu_top soc cpu u_mul boothfor[12] ai gfor[22] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3320,"simu_top soc cpu u_mul boothfor[12] ai gfor[22] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3321,"simu_top soc cpu u_mul boothfor[12] ai gfor[22] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3204,"simu_top soc cpu u_mul boothfor[12] ai gfor[23] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3205,"simu_top soc cpu u_mul boothfor[12] ai gfor[23] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3206,"simu_top soc cpu u_mul boothfor[12] ai gfor[23] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3322,"simu_top soc cpu u_mul boothfor[12] ai gfor[23] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3323,"simu_top soc cpu u_mul boothfor[12] ai gfor[23] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3324,"simu_top soc cpu u_mul boothfor[12] ai gfor[23] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3322,"simu_top soc cpu u_mul boothfor[12] ai gfor[23] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3325,"simu_top soc cpu u_mul boothfor[12] ai gfor[23] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3326,"simu_top soc cpu u_mul boothfor[12] ai gfor[23] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3204,"simu_top soc cpu u_mul boothfor[12] ai gfor[24] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3205,"simu_top soc cpu u_mul boothfor[12] ai gfor[24] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3206,"simu_top soc cpu u_mul boothfor[12] ai gfor[24] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3327,"simu_top soc cpu u_mul boothfor[12] ai gfor[24] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3328,"simu_top soc cpu u_mul boothfor[12] ai gfor[24] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3329,"simu_top soc cpu u_mul boothfor[12] ai gfor[24] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3327,"simu_top soc cpu u_mul boothfor[12] ai gfor[24] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3330,"simu_top soc cpu u_mul boothfor[12] ai gfor[24] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3331,"simu_top soc cpu u_mul boothfor[12] ai gfor[24] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3204,"simu_top soc cpu u_mul boothfor[12] ai gfor[25] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3205,"simu_top soc cpu u_mul boothfor[12] ai gfor[25] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3206,"simu_top soc cpu u_mul boothfor[12] ai gfor[25] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3332,"simu_top soc cpu u_mul boothfor[12] ai gfor[25] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3333,"simu_top soc cpu u_mul boothfor[12] ai gfor[25] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3334,"simu_top soc cpu u_mul boothfor[12] ai gfor[25] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3332,"simu_top soc cpu u_mul boothfor[12] ai gfor[25] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3335,"simu_top soc cpu u_mul boothfor[12] ai gfor[25] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3336,"simu_top soc cpu u_mul boothfor[12] ai gfor[25] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3204,"simu_top soc cpu u_mul boothfor[12] ai gfor[26] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3205,"simu_top soc cpu u_mul boothfor[12] ai gfor[26] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3206,"simu_top soc cpu u_mul boothfor[12] ai gfor[26] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3337,"simu_top soc cpu u_mul boothfor[12] ai gfor[26] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3338,"simu_top soc cpu u_mul boothfor[12] ai gfor[26] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3339,"simu_top soc cpu u_mul boothfor[12] ai gfor[26] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3337,"simu_top soc cpu u_mul boothfor[12] ai gfor[26] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3340,"simu_top soc cpu u_mul boothfor[12] ai gfor[26] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3341,"simu_top soc cpu u_mul boothfor[12] ai gfor[26] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3204,"simu_top soc cpu u_mul boothfor[12] ai gfor[27] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3205,"simu_top soc cpu u_mul boothfor[12] ai gfor[27] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3206,"simu_top soc cpu u_mul boothfor[12] ai gfor[27] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3342,"simu_top soc cpu u_mul boothfor[12] ai gfor[27] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3343,"simu_top soc cpu u_mul boothfor[12] ai gfor[27] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3344,"simu_top soc cpu u_mul boothfor[12] ai gfor[27] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3342,"simu_top soc cpu u_mul boothfor[12] ai gfor[27] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3345,"simu_top soc cpu u_mul boothfor[12] ai gfor[27] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3346,"simu_top soc cpu u_mul boothfor[12] ai gfor[27] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3204,"simu_top soc cpu u_mul boothfor[12] ai gfor[28] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3205,"simu_top soc cpu u_mul boothfor[12] ai gfor[28] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3206,"simu_top soc cpu u_mul boothfor[12] ai gfor[28] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3347,"simu_top soc cpu u_mul boothfor[12] ai gfor[28] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3348,"simu_top soc cpu u_mul boothfor[12] ai gfor[28] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3349,"simu_top soc cpu u_mul boothfor[12] ai gfor[28] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3347,"simu_top soc cpu u_mul boothfor[12] ai gfor[28] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3350,"simu_top soc cpu u_mul boothfor[12] ai gfor[28] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3351,"simu_top soc cpu u_mul boothfor[12] ai gfor[28] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3204,"simu_top soc cpu u_mul boothfor[12] ai gfor[29] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3205,"simu_top soc cpu u_mul boothfor[12] ai gfor[29] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3206,"simu_top soc cpu u_mul boothfor[12] ai gfor[29] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3352,"simu_top soc cpu u_mul boothfor[12] ai gfor[29] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3353,"simu_top soc cpu u_mul boothfor[12] ai gfor[29] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3354,"simu_top soc cpu u_mul boothfor[12] ai gfor[29] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3352,"simu_top soc cpu u_mul boothfor[12] ai gfor[29] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3355,"simu_top soc cpu u_mul boothfor[12] ai gfor[29] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3356,"simu_top soc cpu u_mul boothfor[12] ai gfor[29] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3204,"simu_top soc cpu u_mul boothfor[12] ai gfor[30] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3205,"simu_top soc cpu u_mul boothfor[12] ai gfor[30] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3206,"simu_top soc cpu u_mul boothfor[12] ai gfor[30] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3357,"simu_top soc cpu u_mul boothfor[12] ai gfor[30] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3358,"simu_top soc cpu u_mul boothfor[12] ai gfor[30] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3359,"simu_top soc cpu u_mul boothfor[12] ai gfor[30] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3357,"simu_top soc cpu u_mul boothfor[12] ai gfor[30] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3360,"simu_top soc cpu u_mul boothfor[12] ai gfor[30] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3361,"simu_top soc cpu u_mul boothfor[12] ai gfor[30] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3204,"simu_top soc cpu u_mul boothfor[12] ai gfor[31] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3205,"simu_top soc cpu u_mul boothfor[12] ai gfor[31] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3206,"simu_top soc cpu u_mul boothfor[12] ai gfor[31] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3362,"simu_top soc cpu u_mul boothfor[12] ai gfor[31] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3363,"simu_top soc cpu u_mul boothfor[12] ai gfor[31] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3364,"simu_top soc cpu u_mul boothfor[12] ai gfor[31] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3362,"simu_top soc cpu u_mul boothfor[12] ai gfor[31] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3365,"simu_top soc cpu u_mul boothfor[12] ai gfor[31] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3366,"simu_top soc cpu u_mul boothfor[12] ai gfor[31] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3204,"simu_top soc cpu u_mul boothfor[12] ai gfor[32] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3205,"simu_top soc cpu u_mul boothfor[12] ai gfor[32] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3206,"simu_top soc cpu u_mul boothfor[12] ai gfor[32] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3367,"simu_top soc cpu u_mul boothfor[12] ai gfor[32] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3368,"simu_top soc cpu u_mul boothfor[12] ai gfor[32] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3369,"simu_top soc cpu u_mul boothfor[12] ai gfor[32] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3367,"simu_top soc cpu u_mul boothfor[12] ai gfor[32] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3370,"simu_top soc cpu u_mul boothfor[12] ai gfor[32] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3371,"simu_top soc cpu u_mul boothfor[12] ai gfor[32] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3204,"simu_top soc cpu u_mul boothfor[12] ai gfor[33] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3205,"simu_top soc cpu u_mul boothfor[12] ai gfor[33] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3206,"simu_top soc cpu u_mul boothfor[12] ai gfor[33] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3372,"simu_top soc cpu u_mul boothfor[12] ai gfor[33] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3373,"simu_top soc cpu u_mul boothfor[12] ai gfor[33] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3374,"simu_top soc cpu u_mul boothfor[12] ai gfor[33] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3372,"simu_top soc cpu u_mul boothfor[12] ai gfor[33] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3375,"simu_top soc cpu u_mul boothfor[12] ai gfor[33] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3376,"simu_top soc cpu u_mul boothfor[12] ai gfor[33] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3204,"simu_top soc cpu u_mul boothfor[12] ai gfor[34] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3205,"simu_top soc cpu u_mul boothfor[12] ai gfor[34] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3206,"simu_top soc cpu u_mul boothfor[12] ai gfor[34] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3377,"simu_top soc cpu u_mul boothfor[12] ai gfor[34] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3378,"simu_top soc cpu u_mul boothfor[12] ai gfor[34] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3379,"simu_top soc cpu u_mul boothfor[12] ai gfor[34] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3377,"simu_top soc cpu u_mul boothfor[12] ai gfor[34] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3380,"simu_top soc cpu u_mul boothfor[12] ai gfor[34] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3381,"simu_top soc cpu u_mul boothfor[12] ai gfor[34] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3204,"simu_top soc cpu u_mul boothfor[12] ai gfor[35] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3205,"simu_top soc cpu u_mul boothfor[12] ai gfor[35] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3206,"simu_top soc cpu u_mul boothfor[12] ai gfor[35] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3382,"simu_top soc cpu u_mul boothfor[12] ai gfor[35] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3383,"simu_top soc cpu u_mul boothfor[12] ai gfor[35] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3384,"simu_top soc cpu u_mul boothfor[12] ai gfor[35] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3382,"simu_top soc cpu u_mul boothfor[12] ai gfor[35] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3385,"simu_top soc cpu u_mul boothfor[12] ai gfor[35] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3386,"simu_top soc cpu u_mul boothfor[12] ai gfor[35] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3204,"simu_top soc cpu u_mul boothfor[12] ai gfor[36] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3205,"simu_top soc cpu u_mul boothfor[12] ai gfor[36] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3206,"simu_top soc cpu u_mul boothfor[12] ai gfor[36] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3387,"simu_top soc cpu u_mul boothfor[12] ai gfor[36] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3388,"simu_top soc cpu u_mul boothfor[12] ai gfor[36] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3389,"simu_top soc cpu u_mul boothfor[12] ai gfor[36] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3387,"simu_top soc cpu u_mul boothfor[12] ai gfor[36] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3390,"simu_top soc cpu u_mul boothfor[12] ai gfor[36] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3391,"simu_top soc cpu u_mul boothfor[12] ai gfor[36] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3204,"simu_top soc cpu u_mul boothfor[12] ai gfor[37] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3205,"simu_top soc cpu u_mul boothfor[12] ai gfor[37] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3206,"simu_top soc cpu u_mul boothfor[12] ai gfor[37] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3392,"simu_top soc cpu u_mul boothfor[12] ai gfor[37] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3393,"simu_top soc cpu u_mul boothfor[12] ai gfor[37] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3394,"simu_top soc cpu u_mul boothfor[12] ai gfor[37] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3392,"simu_top soc cpu u_mul boothfor[12] ai gfor[37] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3395,"simu_top soc cpu u_mul boothfor[12] ai gfor[37] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3396,"simu_top soc cpu u_mul boothfor[12] ai gfor[37] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3204,"simu_top soc cpu u_mul boothfor[12] ai gfor[38] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3205,"simu_top soc cpu u_mul boothfor[12] ai gfor[38] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3206,"simu_top soc cpu u_mul boothfor[12] ai gfor[38] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3397,"simu_top soc cpu u_mul boothfor[12] ai gfor[38] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3398,"simu_top soc cpu u_mul boothfor[12] ai gfor[38] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3399,"simu_top soc cpu u_mul boothfor[12] ai gfor[38] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3397,"simu_top soc cpu u_mul boothfor[12] ai gfor[38] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3400,"simu_top soc cpu u_mul boothfor[12] ai gfor[38] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3401,"simu_top soc cpu u_mul boothfor[12] ai gfor[38] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3204,"simu_top soc cpu u_mul boothfor[12] ai gfor[39] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3205,"simu_top soc cpu u_mul boothfor[12] ai gfor[39] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3206,"simu_top soc cpu u_mul boothfor[12] ai gfor[39] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3402,"simu_top soc cpu u_mul boothfor[12] ai gfor[39] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3403,"simu_top soc cpu u_mul boothfor[12] ai gfor[39] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3404,"simu_top soc cpu u_mul boothfor[12] ai gfor[39] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3402,"simu_top soc cpu u_mul boothfor[12] ai gfor[39] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3405,"simu_top soc cpu u_mul boothfor[12] ai gfor[39] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3406,"simu_top soc cpu u_mul boothfor[12] ai gfor[39] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3204,"simu_top soc cpu u_mul boothfor[12] ai gfor[40] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3205,"simu_top soc cpu u_mul boothfor[12] ai gfor[40] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3206,"simu_top soc cpu u_mul boothfor[12] ai gfor[40] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3407,"simu_top soc cpu u_mul boothfor[12] ai gfor[40] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3408,"simu_top soc cpu u_mul boothfor[12] ai gfor[40] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3409,"simu_top soc cpu u_mul boothfor[12] ai gfor[40] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3407,"simu_top soc cpu u_mul boothfor[12] ai gfor[40] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3410,"simu_top soc cpu u_mul boothfor[12] ai gfor[40] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3411,"simu_top soc cpu u_mul boothfor[12] ai gfor[40] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3204,"simu_top soc cpu u_mul boothfor[12] ai gfor[41] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3205,"simu_top soc cpu u_mul boothfor[12] ai gfor[41] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3206,"simu_top soc cpu u_mul boothfor[12] ai gfor[41] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3412,"simu_top soc cpu u_mul boothfor[12] ai gfor[41] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3413,"simu_top soc cpu u_mul boothfor[12] ai gfor[41] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3414,"simu_top soc cpu u_mul boothfor[12] ai gfor[41] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3412,"simu_top soc cpu u_mul boothfor[12] ai gfor[41] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3415,"simu_top soc cpu u_mul boothfor[12] ai gfor[41] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3416,"simu_top soc cpu u_mul boothfor[12] ai gfor[41] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3204,"simu_top soc cpu u_mul boothfor[12] ai gfor[42] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3205,"simu_top soc cpu u_mul boothfor[12] ai gfor[42] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3206,"simu_top soc cpu u_mul boothfor[12] ai gfor[42] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3417,"simu_top soc cpu u_mul boothfor[12] ai gfor[42] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3418,"simu_top soc cpu u_mul boothfor[12] ai gfor[42] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3419,"simu_top soc cpu u_mul boothfor[12] ai gfor[42] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3417,"simu_top soc cpu u_mul boothfor[12] ai gfor[42] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3420,"simu_top soc cpu u_mul boothfor[12] ai gfor[42] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3421,"simu_top soc cpu u_mul boothfor[12] ai gfor[42] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3204,"simu_top soc cpu u_mul boothfor[12] ai gfor[43] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3205,"simu_top soc cpu u_mul boothfor[12] ai gfor[43] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3206,"simu_top soc cpu u_mul boothfor[12] ai gfor[43] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3422,"simu_top soc cpu u_mul boothfor[12] ai gfor[43] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3423,"simu_top soc cpu u_mul boothfor[12] ai gfor[43] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3424,"simu_top soc cpu u_mul boothfor[12] ai gfor[43] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3422,"simu_top soc cpu u_mul boothfor[12] ai gfor[43] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3425,"simu_top soc cpu u_mul boothfor[12] ai gfor[43] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3426,"simu_top soc cpu u_mul boothfor[12] ai gfor[43] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3204,"simu_top soc cpu u_mul boothfor[12] ai gfor[44] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3205,"simu_top soc cpu u_mul boothfor[12] ai gfor[44] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3206,"simu_top soc cpu u_mul boothfor[12] ai gfor[44] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3427,"simu_top soc cpu u_mul boothfor[12] ai gfor[44] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3428,"simu_top soc cpu u_mul boothfor[12] ai gfor[44] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3429,"simu_top soc cpu u_mul boothfor[12] ai gfor[44] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3427,"simu_top soc cpu u_mul boothfor[12] ai gfor[44] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3430,"simu_top soc cpu u_mul boothfor[12] ai gfor[44] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3431,"simu_top soc cpu u_mul boothfor[12] ai gfor[44] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3204,"simu_top soc cpu u_mul boothfor[12] ai gfor[45] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3205,"simu_top soc cpu u_mul boothfor[12] ai gfor[45] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3206,"simu_top soc cpu u_mul boothfor[12] ai gfor[45] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3432,"simu_top soc cpu u_mul boothfor[12] ai gfor[45] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3433,"simu_top soc cpu u_mul boothfor[12] ai gfor[45] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3434,"simu_top soc cpu u_mul boothfor[12] ai gfor[45] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3432,"simu_top soc cpu u_mul boothfor[12] ai gfor[45] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3435,"simu_top soc cpu u_mul boothfor[12] ai gfor[45] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3436,"simu_top soc cpu u_mul boothfor[12] ai gfor[45] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3204,"simu_top soc cpu u_mul boothfor[12] ai gfor[46] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3205,"simu_top soc cpu u_mul boothfor[12] ai gfor[46] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3206,"simu_top soc cpu u_mul boothfor[12] ai gfor[46] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3437,"simu_top soc cpu u_mul boothfor[12] ai gfor[46] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3438,"simu_top soc cpu u_mul boothfor[12] ai gfor[46] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3439,"simu_top soc cpu u_mul boothfor[12] ai gfor[46] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3437,"simu_top soc cpu u_mul boothfor[12] ai gfor[46] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3440,"simu_top soc cpu u_mul boothfor[12] ai gfor[46] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3441,"simu_top soc cpu u_mul boothfor[12] ai gfor[46] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3204,"simu_top soc cpu u_mul boothfor[12] ai gfor[47] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3205,"simu_top soc cpu u_mul boothfor[12] ai gfor[47] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3206,"simu_top soc cpu u_mul boothfor[12] ai gfor[47] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3442,"simu_top soc cpu u_mul boothfor[12] ai gfor[47] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3443,"simu_top soc cpu u_mul boothfor[12] ai gfor[47] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3444,"simu_top soc cpu u_mul boothfor[12] ai gfor[47] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3442,"simu_top soc cpu u_mul boothfor[12] ai gfor[47] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3445,"simu_top soc cpu u_mul boothfor[12] ai gfor[47] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3446,"simu_top soc cpu u_mul boothfor[12] ai gfor[47] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3204,"simu_top soc cpu u_mul boothfor[12] ai gfor[48] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3205,"simu_top soc cpu u_mul boothfor[12] ai gfor[48] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3206,"simu_top soc cpu u_mul boothfor[12] ai gfor[48] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3447,"simu_top soc cpu u_mul boothfor[12] ai gfor[48] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3448,"simu_top soc cpu u_mul boothfor[12] ai gfor[48] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3449,"simu_top soc cpu u_mul boothfor[12] ai gfor[48] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3447,"simu_top soc cpu u_mul boothfor[12] ai gfor[48] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3450,"simu_top soc cpu u_mul boothfor[12] ai gfor[48] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3451,"simu_top soc cpu u_mul boothfor[12] ai gfor[48] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3204,"simu_top soc cpu u_mul boothfor[12] ai gfor[49] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3205,"simu_top soc cpu u_mul boothfor[12] ai gfor[49] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3206,"simu_top soc cpu u_mul boothfor[12] ai gfor[49] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3452,"simu_top soc cpu u_mul boothfor[12] ai gfor[49] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3453,"simu_top soc cpu u_mul boothfor[12] ai gfor[49] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3454,"simu_top soc cpu u_mul boothfor[12] ai gfor[49] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3452,"simu_top soc cpu u_mul boothfor[12] ai gfor[49] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3455,"simu_top soc cpu u_mul boothfor[12] ai gfor[49] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3456,"simu_top soc cpu u_mul boothfor[12] ai gfor[49] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3204,"simu_top soc cpu u_mul boothfor[12] ai gfor[50] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3205,"simu_top soc cpu u_mul boothfor[12] ai gfor[50] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3206,"simu_top soc cpu u_mul boothfor[12] ai gfor[50] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3457,"simu_top soc cpu u_mul boothfor[12] ai gfor[50] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3458,"simu_top soc cpu u_mul boothfor[12] ai gfor[50] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3459,"simu_top soc cpu u_mul boothfor[12] ai gfor[50] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3457,"simu_top soc cpu u_mul boothfor[12] ai gfor[50] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3460,"simu_top soc cpu u_mul boothfor[12] ai gfor[50] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3461,"simu_top soc cpu u_mul boothfor[12] ai gfor[50] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3204,"simu_top soc cpu u_mul boothfor[12] ai gfor[51] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3205,"simu_top soc cpu u_mul boothfor[12] ai gfor[51] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3206,"simu_top soc cpu u_mul boothfor[12] ai gfor[51] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3462,"simu_top soc cpu u_mul boothfor[12] ai gfor[51] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3463,"simu_top soc cpu u_mul boothfor[12] ai gfor[51] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3464,"simu_top soc cpu u_mul boothfor[12] ai gfor[51] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3462,"simu_top soc cpu u_mul boothfor[12] ai gfor[51] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3465,"simu_top soc cpu u_mul boothfor[12] ai gfor[51] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3466,"simu_top soc cpu u_mul boothfor[12] ai gfor[51] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3204,"simu_top soc cpu u_mul boothfor[12] ai gfor[52] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3205,"simu_top soc cpu u_mul boothfor[12] ai gfor[52] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3206,"simu_top soc cpu u_mul boothfor[12] ai gfor[52] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3467,"simu_top soc cpu u_mul boothfor[12] ai gfor[52] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3468,"simu_top soc cpu u_mul boothfor[12] ai gfor[52] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3469,"simu_top soc cpu u_mul boothfor[12] ai gfor[52] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3467,"simu_top soc cpu u_mul boothfor[12] ai gfor[52] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3470,"simu_top soc cpu u_mul boothfor[12] ai gfor[52] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3471,"simu_top soc cpu u_mul boothfor[12] ai gfor[52] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3204,"simu_top soc cpu u_mul boothfor[12] ai gfor[53] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3205,"simu_top soc cpu u_mul boothfor[12] ai gfor[53] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3206,"simu_top soc cpu u_mul boothfor[12] ai gfor[53] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3472,"simu_top soc cpu u_mul boothfor[12] ai gfor[53] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3473,"simu_top soc cpu u_mul boothfor[12] ai gfor[53] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3474,"simu_top soc cpu u_mul boothfor[12] ai gfor[53] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3472,"simu_top soc cpu u_mul boothfor[12] ai gfor[53] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3475,"simu_top soc cpu u_mul boothfor[12] ai gfor[53] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3476,"simu_top soc cpu u_mul boothfor[12] ai gfor[53] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3204,"simu_top soc cpu u_mul boothfor[12] ai gfor[54] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3205,"simu_top soc cpu u_mul boothfor[12] ai gfor[54] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3206,"simu_top soc cpu u_mul boothfor[12] ai gfor[54] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3477,"simu_top soc cpu u_mul boothfor[12] ai gfor[54] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3478,"simu_top soc cpu u_mul boothfor[12] ai gfor[54] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3479,"simu_top soc cpu u_mul boothfor[12] ai gfor[54] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3477,"simu_top soc cpu u_mul boothfor[12] ai gfor[54] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3480,"simu_top soc cpu u_mul boothfor[12] ai gfor[54] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3481,"simu_top soc cpu u_mul boothfor[12] ai gfor[54] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3204,"simu_top soc cpu u_mul boothfor[12] ai gfor[55] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3205,"simu_top soc cpu u_mul boothfor[12] ai gfor[55] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3206,"simu_top soc cpu u_mul boothfor[12] ai gfor[55] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3482,"simu_top soc cpu u_mul boothfor[12] ai gfor[55] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3483,"simu_top soc cpu u_mul boothfor[12] ai gfor[55] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3484,"simu_top soc cpu u_mul boothfor[12] ai gfor[55] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3482,"simu_top soc cpu u_mul boothfor[12] ai gfor[55] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3485,"simu_top soc cpu u_mul boothfor[12] ai gfor[55] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3486,"simu_top soc cpu u_mul boothfor[12] ai gfor[55] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3204,"simu_top soc cpu u_mul boothfor[12] ai gfor[56] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3205,"simu_top soc cpu u_mul boothfor[12] ai gfor[56] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3206,"simu_top soc cpu u_mul boothfor[12] ai gfor[56] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3487,"simu_top soc cpu u_mul boothfor[12] ai gfor[56] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3488,"simu_top soc cpu u_mul boothfor[12] ai gfor[56] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3489,"simu_top soc cpu u_mul boothfor[12] ai gfor[56] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3487,"simu_top soc cpu u_mul boothfor[12] ai gfor[56] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3490,"simu_top soc cpu u_mul boothfor[12] ai gfor[56] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3491,"simu_top soc cpu u_mul boothfor[12] ai gfor[56] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3204,"simu_top soc cpu u_mul boothfor[12] ai gfor[57] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3205,"simu_top soc cpu u_mul boothfor[12] ai gfor[57] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3206,"simu_top soc cpu u_mul boothfor[12] ai gfor[57] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3492,"simu_top soc cpu u_mul boothfor[12] ai gfor[57] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3493,"simu_top soc cpu u_mul boothfor[12] ai gfor[57] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3494,"simu_top soc cpu u_mul boothfor[12] ai gfor[57] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3492,"simu_top soc cpu u_mul boothfor[12] ai gfor[57] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3495,"simu_top soc cpu u_mul boothfor[12] ai gfor[57] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3496,"simu_top soc cpu u_mul boothfor[12] ai gfor[57] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3204,"simu_top soc cpu u_mul boothfor[12] ai gfor[58] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3205,"simu_top soc cpu u_mul boothfor[12] ai gfor[58] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3206,"simu_top soc cpu u_mul boothfor[12] ai gfor[58] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3497,"simu_top soc cpu u_mul boothfor[12] ai gfor[58] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3498,"simu_top soc cpu u_mul boothfor[12] ai gfor[58] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3499,"simu_top soc cpu u_mul boothfor[12] ai gfor[58] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3497,"simu_top soc cpu u_mul boothfor[12] ai gfor[58] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3500,"simu_top soc cpu u_mul boothfor[12] ai gfor[58] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3501,"simu_top soc cpu u_mul boothfor[12] ai gfor[58] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3204,"simu_top soc cpu u_mul boothfor[12] ai gfor[59] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3205,"simu_top soc cpu u_mul boothfor[12] ai gfor[59] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3206,"simu_top soc cpu u_mul boothfor[12] ai gfor[59] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3502,"simu_top soc cpu u_mul boothfor[12] ai gfor[59] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3503,"simu_top soc cpu u_mul boothfor[12] ai gfor[59] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3504,"simu_top soc cpu u_mul boothfor[12] ai gfor[59] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3502,"simu_top soc cpu u_mul boothfor[12] ai gfor[59] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3505,"simu_top soc cpu u_mul boothfor[12] ai gfor[59] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3506,"simu_top soc cpu u_mul boothfor[12] ai gfor[59] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3204,"simu_top soc cpu u_mul boothfor[12] ai gfor[60] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3205,"simu_top soc cpu u_mul boothfor[12] ai gfor[60] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3206,"simu_top soc cpu u_mul boothfor[12] ai gfor[60] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3507,"simu_top soc cpu u_mul boothfor[12] ai gfor[60] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3508,"simu_top soc cpu u_mul boothfor[12] ai gfor[60] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3509,"simu_top soc cpu u_mul boothfor[12] ai gfor[60] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3507,"simu_top soc cpu u_mul boothfor[12] ai gfor[60] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3510,"simu_top soc cpu u_mul boothfor[12] ai gfor[60] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3511,"simu_top soc cpu u_mul boothfor[12] ai gfor[60] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3204,"simu_top soc cpu u_mul boothfor[12] ai gfor[61] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3205,"simu_top soc cpu u_mul boothfor[12] ai gfor[61] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3206,"simu_top soc cpu u_mul boothfor[12] ai gfor[61] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3512,"simu_top soc cpu u_mul boothfor[12] ai gfor[61] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3513,"simu_top soc cpu u_mul boothfor[12] ai gfor[61] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3514,"simu_top soc cpu u_mul boothfor[12] ai gfor[61] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3512,"simu_top soc cpu u_mul boothfor[12] ai gfor[61] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3515,"simu_top soc cpu u_mul boothfor[12] ai gfor[61] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3516,"simu_top soc cpu u_mul boothfor[12] ai gfor[61] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3204,"simu_top soc cpu u_mul boothfor[12] ai gfor[62] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3205,"simu_top soc cpu u_mul boothfor[12] ai gfor[62] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3206,"simu_top soc cpu u_mul boothfor[12] ai gfor[62] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3517,"simu_top soc cpu u_mul boothfor[12] ai gfor[62] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3518,"simu_top soc cpu u_mul boothfor[12] ai gfor[62] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3519,"simu_top soc cpu u_mul boothfor[12] ai gfor[62] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3517,"simu_top soc cpu u_mul boothfor[12] ai gfor[62] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3520,"simu_top soc cpu u_mul boothfor[12] ai gfor[62] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3521,"simu_top soc cpu u_mul boothfor[12] ai gfor[62] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3204,"simu_top soc cpu u_mul boothfor[12] ai gfor[63] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3205,"simu_top soc cpu u_mul boothfor[12] ai gfor[63] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3206,"simu_top soc cpu u_mul boothfor[12] ai gfor[63] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3522,"simu_top soc cpu u_mul boothfor[12] ai gfor[63] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3523,"simu_top soc cpu u_mul boothfor[12] ai gfor[63] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3524,"simu_top soc cpu u_mul boothfor[12] ai gfor[63] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3522,"simu_top soc cpu u_mul boothfor[12] ai gfor[63] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3525,"simu_top soc cpu u_mul boothfor[12] ai gfor[63] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3526,"simu_top soc cpu u_mul boothfor[12] ai gfor[63] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+3527,"simu_top soc cpu u_mul boothfor[14] ai y",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declQuad(c+3528,"simu_top soc cpu u_mul boothfor[14] ai InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declQuad(c+3530,"simu_top soc cpu u_mul boothfor[14] ai OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declBit(c+3532,"simu_top soc cpu u_mul boothfor[14] ai Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3533,"simu_top soc cpu u_mul boothfor[14] ai negx",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3534,"simu_top soc cpu u_mul boothfor[14] ai x",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3535,"simu_top soc cpu u_mul boothfor[14] ai neg2x",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3536,"simu_top soc cpu u_mul boothfor[14] ai uu yc",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3537,"simu_top soc cpu u_mul boothfor[14] ai uu yb",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3207,"simu_top soc cpu u_mul boothfor[14] ai uu ya",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3533,"simu_top soc cpu u_mul boothfor[14] ai uu negx",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3534,"simu_top soc cpu u_mul boothfor[14] ai uu x",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3535,"simu_top soc cpu u_mul boothfor[14] ai uu neg2x",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3533,"simu_top soc cpu u_mul boothfor[14] ai fir negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3534,"simu_top soc cpu u_mul boothfor[14] ai fir x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3535,"simu_top soc cpu u_mul boothfor[14] ai fir neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3538,"simu_top soc cpu u_mul boothfor[14] ai fir InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13784,"simu_top soc cpu u_mul boothfor[14] ai fir PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13787,"simu_top soc cpu u_mul boothfor[14] ai fir NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3538,"simu_top soc cpu u_mul boothfor[14] ai fir PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3539,"simu_top soc cpu u_mul boothfor[14] ai fir NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3540,"simu_top soc cpu u_mul boothfor[14] ai fir OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3533,"simu_top soc cpu u_mul boothfor[14] ai gfor[1] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3534,"simu_top soc cpu u_mul boothfor[14] ai gfor[1] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3535,"simu_top soc cpu u_mul boothfor[14] ai gfor[1] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3541,"simu_top soc cpu u_mul boothfor[14] ai gfor[1] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3542,"simu_top soc cpu u_mul boothfor[14] ai gfor[1] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3543,"simu_top soc cpu u_mul boothfor[14] ai gfor[1] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3541,"simu_top soc cpu u_mul boothfor[14] ai gfor[1] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3544,"simu_top soc cpu u_mul boothfor[14] ai gfor[1] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3545,"simu_top soc cpu u_mul boothfor[14] ai gfor[1] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3533,"simu_top soc cpu u_mul boothfor[14] ai gfor[2] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3534,"simu_top soc cpu u_mul boothfor[14] ai gfor[2] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3535,"simu_top soc cpu u_mul boothfor[14] ai gfor[2] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3546,"simu_top soc cpu u_mul boothfor[14] ai gfor[2] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3547,"simu_top soc cpu u_mul boothfor[14] ai gfor[2] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3548,"simu_top soc cpu u_mul boothfor[14] ai gfor[2] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3546,"simu_top soc cpu u_mul boothfor[14] ai gfor[2] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3549,"simu_top soc cpu u_mul boothfor[14] ai gfor[2] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3550,"simu_top soc cpu u_mul boothfor[14] ai gfor[2] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3533,"simu_top soc cpu u_mul boothfor[14] ai gfor[3] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3534,"simu_top soc cpu u_mul boothfor[14] ai gfor[3] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3535,"simu_top soc cpu u_mul boothfor[14] ai gfor[3] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3551,"simu_top soc cpu u_mul boothfor[14] ai gfor[3] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3552,"simu_top soc cpu u_mul boothfor[14] ai gfor[3] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3553,"simu_top soc cpu u_mul boothfor[14] ai gfor[3] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3551,"simu_top soc cpu u_mul boothfor[14] ai gfor[3] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3554,"simu_top soc cpu u_mul boothfor[14] ai gfor[3] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3555,"simu_top soc cpu u_mul boothfor[14] ai gfor[3] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3533,"simu_top soc cpu u_mul boothfor[14] ai gfor[4] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3534,"simu_top soc cpu u_mul boothfor[14] ai gfor[4] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3535,"simu_top soc cpu u_mul boothfor[14] ai gfor[4] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3556,"simu_top soc cpu u_mul boothfor[14] ai gfor[4] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3557,"simu_top soc cpu u_mul boothfor[14] ai gfor[4] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3558,"simu_top soc cpu u_mul boothfor[14] ai gfor[4] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3556,"simu_top soc cpu u_mul boothfor[14] ai gfor[4] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3559,"simu_top soc cpu u_mul boothfor[14] ai gfor[4] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3560,"simu_top soc cpu u_mul boothfor[14] ai gfor[4] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3533,"simu_top soc cpu u_mul boothfor[14] ai gfor[5] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3534,"simu_top soc cpu u_mul boothfor[14] ai gfor[5] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3535,"simu_top soc cpu u_mul boothfor[14] ai gfor[5] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3561,"simu_top soc cpu u_mul boothfor[14] ai gfor[5] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3562,"simu_top soc cpu u_mul boothfor[14] ai gfor[5] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3563,"simu_top soc cpu u_mul boothfor[14] ai gfor[5] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3561,"simu_top soc cpu u_mul boothfor[14] ai gfor[5] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3564,"simu_top soc cpu u_mul boothfor[14] ai gfor[5] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3565,"simu_top soc cpu u_mul boothfor[14] ai gfor[5] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3533,"simu_top soc cpu u_mul boothfor[14] ai gfor[6] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3534,"simu_top soc cpu u_mul boothfor[14] ai gfor[6] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3535,"simu_top soc cpu u_mul boothfor[14] ai gfor[6] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3566,"simu_top soc cpu u_mul boothfor[14] ai gfor[6] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3567,"simu_top soc cpu u_mul boothfor[14] ai gfor[6] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3568,"simu_top soc cpu u_mul boothfor[14] ai gfor[6] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3566,"simu_top soc cpu u_mul boothfor[14] ai gfor[6] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3569,"simu_top soc cpu u_mul boothfor[14] ai gfor[6] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3570,"simu_top soc cpu u_mul boothfor[14] ai gfor[6] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3533,"simu_top soc cpu u_mul boothfor[14] ai gfor[7] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3534,"simu_top soc cpu u_mul boothfor[14] ai gfor[7] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3535,"simu_top soc cpu u_mul boothfor[14] ai gfor[7] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3571,"simu_top soc cpu u_mul boothfor[14] ai gfor[7] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3572,"simu_top soc cpu u_mul boothfor[14] ai gfor[7] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3573,"simu_top soc cpu u_mul boothfor[14] ai gfor[7] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3571,"simu_top soc cpu u_mul boothfor[14] ai gfor[7] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3574,"simu_top soc cpu u_mul boothfor[14] ai gfor[7] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3575,"simu_top soc cpu u_mul boothfor[14] ai gfor[7] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3533,"simu_top soc cpu u_mul boothfor[14] ai gfor[8] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3534,"simu_top soc cpu u_mul boothfor[14] ai gfor[8] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3535,"simu_top soc cpu u_mul boothfor[14] ai gfor[8] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3576,"simu_top soc cpu u_mul boothfor[14] ai gfor[8] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3577,"simu_top soc cpu u_mul boothfor[14] ai gfor[8] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3578,"simu_top soc cpu u_mul boothfor[14] ai gfor[8] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3576,"simu_top soc cpu u_mul boothfor[14] ai gfor[8] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3579,"simu_top soc cpu u_mul boothfor[14] ai gfor[8] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3580,"simu_top soc cpu u_mul boothfor[14] ai gfor[8] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3533,"simu_top soc cpu u_mul boothfor[14] ai gfor[9] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3534,"simu_top soc cpu u_mul boothfor[14] ai gfor[9] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3535,"simu_top soc cpu u_mul boothfor[14] ai gfor[9] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3581,"simu_top soc cpu u_mul boothfor[14] ai gfor[9] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3582,"simu_top soc cpu u_mul boothfor[14] ai gfor[9] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3583,"simu_top soc cpu u_mul boothfor[14] ai gfor[9] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3581,"simu_top soc cpu u_mul boothfor[14] ai gfor[9] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3584,"simu_top soc cpu u_mul boothfor[14] ai gfor[9] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3585,"simu_top soc cpu u_mul boothfor[14] ai gfor[9] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3533,"simu_top soc cpu u_mul boothfor[14] ai gfor[10] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3534,"simu_top soc cpu u_mul boothfor[14] ai gfor[10] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3535,"simu_top soc cpu u_mul boothfor[14] ai gfor[10] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3586,"simu_top soc cpu u_mul boothfor[14] ai gfor[10] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3587,"simu_top soc cpu u_mul boothfor[14] ai gfor[10] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3588,"simu_top soc cpu u_mul boothfor[14] ai gfor[10] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3586,"simu_top soc cpu u_mul boothfor[14] ai gfor[10] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3589,"simu_top soc cpu u_mul boothfor[14] ai gfor[10] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3590,"simu_top soc cpu u_mul boothfor[14] ai gfor[10] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3533,"simu_top soc cpu u_mul boothfor[14] ai gfor[11] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3534,"simu_top soc cpu u_mul boothfor[14] ai gfor[11] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3535,"simu_top soc cpu u_mul boothfor[14] ai gfor[11] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3591,"simu_top soc cpu u_mul boothfor[14] ai gfor[11] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3592,"simu_top soc cpu u_mul boothfor[14] ai gfor[11] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3593,"simu_top soc cpu u_mul boothfor[14] ai gfor[11] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3591,"simu_top soc cpu u_mul boothfor[14] ai gfor[11] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3594,"simu_top soc cpu u_mul boothfor[14] ai gfor[11] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3595,"simu_top soc cpu u_mul boothfor[14] ai gfor[11] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3533,"simu_top soc cpu u_mul boothfor[14] ai gfor[12] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3534,"simu_top soc cpu u_mul boothfor[14] ai gfor[12] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3535,"simu_top soc cpu u_mul boothfor[14] ai gfor[12] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3596,"simu_top soc cpu u_mul boothfor[14] ai gfor[12] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3597,"simu_top soc cpu u_mul boothfor[14] ai gfor[12] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3598,"simu_top soc cpu u_mul boothfor[14] ai gfor[12] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3596,"simu_top soc cpu u_mul boothfor[14] ai gfor[12] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3599,"simu_top soc cpu u_mul boothfor[14] ai gfor[12] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3600,"simu_top soc cpu u_mul boothfor[14] ai gfor[12] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3533,"simu_top soc cpu u_mul boothfor[14] ai gfor[13] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3534,"simu_top soc cpu u_mul boothfor[14] ai gfor[13] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3535,"simu_top soc cpu u_mul boothfor[14] ai gfor[13] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3601,"simu_top soc cpu u_mul boothfor[14] ai gfor[13] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3602,"simu_top soc cpu u_mul boothfor[14] ai gfor[13] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3603,"simu_top soc cpu u_mul boothfor[14] ai gfor[13] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3601,"simu_top soc cpu u_mul boothfor[14] ai gfor[13] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3604,"simu_top soc cpu u_mul boothfor[14] ai gfor[13] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3605,"simu_top soc cpu u_mul boothfor[14] ai gfor[13] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3533,"simu_top soc cpu u_mul boothfor[14] ai gfor[14] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3534,"simu_top soc cpu u_mul boothfor[14] ai gfor[14] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3535,"simu_top soc cpu u_mul boothfor[14] ai gfor[14] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3606,"simu_top soc cpu u_mul boothfor[14] ai gfor[14] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3607,"simu_top soc cpu u_mul boothfor[14] ai gfor[14] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3608,"simu_top soc cpu u_mul boothfor[14] ai gfor[14] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3606,"simu_top soc cpu u_mul boothfor[14] ai gfor[14] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3609,"simu_top soc cpu u_mul boothfor[14] ai gfor[14] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3610,"simu_top soc cpu u_mul boothfor[14] ai gfor[14] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3533,"simu_top soc cpu u_mul boothfor[14] ai gfor[15] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3534,"simu_top soc cpu u_mul boothfor[14] ai gfor[15] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3535,"simu_top soc cpu u_mul boothfor[14] ai gfor[15] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3611,"simu_top soc cpu u_mul boothfor[14] ai gfor[15] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3612,"simu_top soc cpu u_mul boothfor[14] ai gfor[15] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3613,"simu_top soc cpu u_mul boothfor[14] ai gfor[15] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3611,"simu_top soc cpu u_mul boothfor[14] ai gfor[15] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3614,"simu_top soc cpu u_mul boothfor[14] ai gfor[15] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3615,"simu_top soc cpu u_mul boothfor[14] ai gfor[15] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3533,"simu_top soc cpu u_mul boothfor[14] ai gfor[16] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3534,"simu_top soc cpu u_mul boothfor[14] ai gfor[16] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3535,"simu_top soc cpu u_mul boothfor[14] ai gfor[16] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3616,"simu_top soc cpu u_mul boothfor[14] ai gfor[16] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3617,"simu_top soc cpu u_mul boothfor[14] ai gfor[16] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3618,"simu_top soc cpu u_mul boothfor[14] ai gfor[16] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3616,"simu_top soc cpu u_mul boothfor[14] ai gfor[16] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3619,"simu_top soc cpu u_mul boothfor[14] ai gfor[16] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3620,"simu_top soc cpu u_mul boothfor[14] ai gfor[16] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3533,"simu_top soc cpu u_mul boothfor[14] ai gfor[17] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3534,"simu_top soc cpu u_mul boothfor[14] ai gfor[17] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3535,"simu_top soc cpu u_mul boothfor[14] ai gfor[17] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3621,"simu_top soc cpu u_mul boothfor[14] ai gfor[17] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3622,"simu_top soc cpu u_mul boothfor[14] ai gfor[17] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3623,"simu_top soc cpu u_mul boothfor[14] ai gfor[17] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3621,"simu_top soc cpu u_mul boothfor[14] ai gfor[17] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3624,"simu_top soc cpu u_mul boothfor[14] ai gfor[17] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3625,"simu_top soc cpu u_mul boothfor[14] ai gfor[17] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3533,"simu_top soc cpu u_mul boothfor[14] ai gfor[18] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3534,"simu_top soc cpu u_mul boothfor[14] ai gfor[18] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3535,"simu_top soc cpu u_mul boothfor[14] ai gfor[18] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3626,"simu_top soc cpu u_mul boothfor[14] ai gfor[18] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3627,"simu_top soc cpu u_mul boothfor[14] ai gfor[18] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3628,"simu_top soc cpu u_mul boothfor[14] ai gfor[18] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3626,"simu_top soc cpu u_mul boothfor[14] ai gfor[18] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3629,"simu_top soc cpu u_mul boothfor[14] ai gfor[18] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3630,"simu_top soc cpu u_mul boothfor[14] ai gfor[18] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3533,"simu_top soc cpu u_mul boothfor[14] ai gfor[19] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3534,"simu_top soc cpu u_mul boothfor[14] ai gfor[19] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3535,"simu_top soc cpu u_mul boothfor[14] ai gfor[19] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3631,"simu_top soc cpu u_mul boothfor[14] ai gfor[19] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3632,"simu_top soc cpu u_mul boothfor[14] ai gfor[19] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3633,"simu_top soc cpu u_mul boothfor[14] ai gfor[19] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3631,"simu_top soc cpu u_mul boothfor[14] ai gfor[19] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3634,"simu_top soc cpu u_mul boothfor[14] ai gfor[19] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3635,"simu_top soc cpu u_mul boothfor[14] ai gfor[19] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3533,"simu_top soc cpu u_mul boothfor[14] ai gfor[20] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3534,"simu_top soc cpu u_mul boothfor[14] ai gfor[20] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3535,"simu_top soc cpu u_mul boothfor[14] ai gfor[20] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3636,"simu_top soc cpu u_mul boothfor[14] ai gfor[20] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3637,"simu_top soc cpu u_mul boothfor[14] ai gfor[20] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3638,"simu_top soc cpu u_mul boothfor[14] ai gfor[20] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3636,"simu_top soc cpu u_mul boothfor[14] ai gfor[20] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3639,"simu_top soc cpu u_mul boothfor[14] ai gfor[20] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3640,"simu_top soc cpu u_mul boothfor[14] ai gfor[20] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3533,"simu_top soc cpu u_mul boothfor[14] ai gfor[21] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3534,"simu_top soc cpu u_mul boothfor[14] ai gfor[21] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3535,"simu_top soc cpu u_mul boothfor[14] ai gfor[21] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3641,"simu_top soc cpu u_mul boothfor[14] ai gfor[21] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3642,"simu_top soc cpu u_mul boothfor[14] ai gfor[21] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3643,"simu_top soc cpu u_mul boothfor[14] ai gfor[21] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3641,"simu_top soc cpu u_mul boothfor[14] ai gfor[21] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3644,"simu_top soc cpu u_mul boothfor[14] ai gfor[21] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3645,"simu_top soc cpu u_mul boothfor[14] ai gfor[21] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3533,"simu_top soc cpu u_mul boothfor[14] ai gfor[22] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3534,"simu_top soc cpu u_mul boothfor[14] ai gfor[22] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3535,"simu_top soc cpu u_mul boothfor[14] ai gfor[22] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3646,"simu_top soc cpu u_mul boothfor[14] ai gfor[22] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3647,"simu_top soc cpu u_mul boothfor[14] ai gfor[22] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3648,"simu_top soc cpu u_mul boothfor[14] ai gfor[22] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3646,"simu_top soc cpu u_mul boothfor[14] ai gfor[22] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3649,"simu_top soc cpu u_mul boothfor[14] ai gfor[22] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3650,"simu_top soc cpu u_mul boothfor[14] ai gfor[22] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3533,"simu_top soc cpu u_mul boothfor[14] ai gfor[23] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3534,"simu_top soc cpu u_mul boothfor[14] ai gfor[23] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3535,"simu_top soc cpu u_mul boothfor[14] ai gfor[23] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3651,"simu_top soc cpu u_mul boothfor[14] ai gfor[23] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3652,"simu_top soc cpu u_mul boothfor[14] ai gfor[23] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3653,"simu_top soc cpu u_mul boothfor[14] ai gfor[23] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3651,"simu_top soc cpu u_mul boothfor[14] ai gfor[23] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3654,"simu_top soc cpu u_mul boothfor[14] ai gfor[23] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3655,"simu_top soc cpu u_mul boothfor[14] ai gfor[23] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3533,"simu_top soc cpu u_mul boothfor[14] ai gfor[24] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3534,"simu_top soc cpu u_mul boothfor[14] ai gfor[24] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3535,"simu_top soc cpu u_mul boothfor[14] ai gfor[24] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3656,"simu_top soc cpu u_mul boothfor[14] ai gfor[24] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3657,"simu_top soc cpu u_mul boothfor[14] ai gfor[24] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3658,"simu_top soc cpu u_mul boothfor[14] ai gfor[24] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3656,"simu_top soc cpu u_mul boothfor[14] ai gfor[24] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3659,"simu_top soc cpu u_mul boothfor[14] ai gfor[24] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3660,"simu_top soc cpu u_mul boothfor[14] ai gfor[24] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3533,"simu_top soc cpu u_mul boothfor[14] ai gfor[25] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3534,"simu_top soc cpu u_mul boothfor[14] ai gfor[25] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3535,"simu_top soc cpu u_mul boothfor[14] ai gfor[25] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3661,"simu_top soc cpu u_mul boothfor[14] ai gfor[25] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3662,"simu_top soc cpu u_mul boothfor[14] ai gfor[25] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3663,"simu_top soc cpu u_mul boothfor[14] ai gfor[25] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3661,"simu_top soc cpu u_mul boothfor[14] ai gfor[25] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3664,"simu_top soc cpu u_mul boothfor[14] ai gfor[25] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3665,"simu_top soc cpu u_mul boothfor[14] ai gfor[25] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3533,"simu_top soc cpu u_mul boothfor[14] ai gfor[26] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3534,"simu_top soc cpu u_mul boothfor[14] ai gfor[26] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3535,"simu_top soc cpu u_mul boothfor[14] ai gfor[26] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3666,"simu_top soc cpu u_mul boothfor[14] ai gfor[26] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3667,"simu_top soc cpu u_mul boothfor[14] ai gfor[26] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3668,"simu_top soc cpu u_mul boothfor[14] ai gfor[26] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3666,"simu_top soc cpu u_mul boothfor[14] ai gfor[26] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3669,"simu_top soc cpu u_mul boothfor[14] ai gfor[26] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3670,"simu_top soc cpu u_mul boothfor[14] ai gfor[26] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3533,"simu_top soc cpu u_mul boothfor[14] ai gfor[27] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3534,"simu_top soc cpu u_mul boothfor[14] ai gfor[27] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3535,"simu_top soc cpu u_mul boothfor[14] ai gfor[27] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3671,"simu_top soc cpu u_mul boothfor[14] ai gfor[27] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3672,"simu_top soc cpu u_mul boothfor[14] ai gfor[27] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3673,"simu_top soc cpu u_mul boothfor[14] ai gfor[27] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3671,"simu_top soc cpu u_mul boothfor[14] ai gfor[27] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3674,"simu_top soc cpu u_mul boothfor[14] ai gfor[27] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3675,"simu_top soc cpu u_mul boothfor[14] ai gfor[27] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3533,"simu_top soc cpu u_mul boothfor[14] ai gfor[28] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3534,"simu_top soc cpu u_mul boothfor[14] ai gfor[28] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3535,"simu_top soc cpu u_mul boothfor[14] ai gfor[28] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3676,"simu_top soc cpu u_mul boothfor[14] ai gfor[28] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3677,"simu_top soc cpu u_mul boothfor[14] ai gfor[28] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3678,"simu_top soc cpu u_mul boothfor[14] ai gfor[28] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3676,"simu_top soc cpu u_mul boothfor[14] ai gfor[28] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3679,"simu_top soc cpu u_mul boothfor[14] ai gfor[28] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3680,"simu_top soc cpu u_mul boothfor[14] ai gfor[28] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3533,"simu_top soc cpu u_mul boothfor[14] ai gfor[29] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3534,"simu_top soc cpu u_mul boothfor[14] ai gfor[29] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3535,"simu_top soc cpu u_mul boothfor[14] ai gfor[29] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3681,"simu_top soc cpu u_mul boothfor[14] ai gfor[29] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3682,"simu_top soc cpu u_mul boothfor[14] ai gfor[29] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3683,"simu_top soc cpu u_mul boothfor[14] ai gfor[29] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3681,"simu_top soc cpu u_mul boothfor[14] ai gfor[29] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3684,"simu_top soc cpu u_mul boothfor[14] ai gfor[29] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3685,"simu_top soc cpu u_mul boothfor[14] ai gfor[29] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3533,"simu_top soc cpu u_mul boothfor[14] ai gfor[30] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3534,"simu_top soc cpu u_mul boothfor[14] ai gfor[30] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3535,"simu_top soc cpu u_mul boothfor[14] ai gfor[30] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3686,"simu_top soc cpu u_mul boothfor[14] ai gfor[30] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3687,"simu_top soc cpu u_mul boothfor[14] ai gfor[30] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3688,"simu_top soc cpu u_mul boothfor[14] ai gfor[30] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3686,"simu_top soc cpu u_mul boothfor[14] ai gfor[30] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3689,"simu_top soc cpu u_mul boothfor[14] ai gfor[30] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3690,"simu_top soc cpu u_mul boothfor[14] ai gfor[30] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3533,"simu_top soc cpu u_mul boothfor[14] ai gfor[31] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3534,"simu_top soc cpu u_mul boothfor[14] ai gfor[31] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3535,"simu_top soc cpu u_mul boothfor[14] ai gfor[31] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3691,"simu_top soc cpu u_mul boothfor[14] ai gfor[31] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3692,"simu_top soc cpu u_mul boothfor[14] ai gfor[31] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3693,"simu_top soc cpu u_mul boothfor[14] ai gfor[31] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3691,"simu_top soc cpu u_mul boothfor[14] ai gfor[31] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3694,"simu_top soc cpu u_mul boothfor[14] ai gfor[31] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3695,"simu_top soc cpu u_mul boothfor[14] ai gfor[31] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3533,"simu_top soc cpu u_mul boothfor[14] ai gfor[32] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3534,"simu_top soc cpu u_mul boothfor[14] ai gfor[32] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3535,"simu_top soc cpu u_mul boothfor[14] ai gfor[32] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3696,"simu_top soc cpu u_mul boothfor[14] ai gfor[32] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3697,"simu_top soc cpu u_mul boothfor[14] ai gfor[32] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3698,"simu_top soc cpu u_mul boothfor[14] ai gfor[32] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3696,"simu_top soc cpu u_mul boothfor[14] ai gfor[32] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3699,"simu_top soc cpu u_mul boothfor[14] ai gfor[32] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3700,"simu_top soc cpu u_mul boothfor[14] ai gfor[32] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3533,"simu_top soc cpu u_mul boothfor[14] ai gfor[33] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3534,"simu_top soc cpu u_mul boothfor[14] ai gfor[33] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3535,"simu_top soc cpu u_mul boothfor[14] ai gfor[33] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3701,"simu_top soc cpu u_mul boothfor[14] ai gfor[33] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3702,"simu_top soc cpu u_mul boothfor[14] ai gfor[33] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3703,"simu_top soc cpu u_mul boothfor[14] ai gfor[33] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3701,"simu_top soc cpu u_mul boothfor[14] ai gfor[33] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3704,"simu_top soc cpu u_mul boothfor[14] ai gfor[33] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3705,"simu_top soc cpu u_mul boothfor[14] ai gfor[33] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3533,"simu_top soc cpu u_mul boothfor[14] ai gfor[34] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3534,"simu_top soc cpu u_mul boothfor[14] ai gfor[34] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3535,"simu_top soc cpu u_mul boothfor[14] ai gfor[34] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3706,"simu_top soc cpu u_mul boothfor[14] ai gfor[34] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3707,"simu_top soc cpu u_mul boothfor[14] ai gfor[34] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3708,"simu_top soc cpu u_mul boothfor[14] ai gfor[34] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3706,"simu_top soc cpu u_mul boothfor[14] ai gfor[34] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3709,"simu_top soc cpu u_mul boothfor[14] ai gfor[34] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3710,"simu_top soc cpu u_mul boothfor[14] ai gfor[34] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3533,"simu_top soc cpu u_mul boothfor[14] ai gfor[35] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3534,"simu_top soc cpu u_mul boothfor[14] ai gfor[35] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3535,"simu_top soc cpu u_mul boothfor[14] ai gfor[35] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3711,"simu_top soc cpu u_mul boothfor[14] ai gfor[35] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3712,"simu_top soc cpu u_mul boothfor[14] ai gfor[35] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3713,"simu_top soc cpu u_mul boothfor[14] ai gfor[35] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3711,"simu_top soc cpu u_mul boothfor[14] ai gfor[35] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3714,"simu_top soc cpu u_mul boothfor[14] ai gfor[35] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3715,"simu_top soc cpu u_mul boothfor[14] ai gfor[35] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3533,"simu_top soc cpu u_mul boothfor[14] ai gfor[36] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3534,"simu_top soc cpu u_mul boothfor[14] ai gfor[36] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3535,"simu_top soc cpu u_mul boothfor[14] ai gfor[36] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3716,"simu_top soc cpu u_mul boothfor[14] ai gfor[36] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3717,"simu_top soc cpu u_mul boothfor[14] ai gfor[36] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3718,"simu_top soc cpu u_mul boothfor[14] ai gfor[36] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3716,"simu_top soc cpu u_mul boothfor[14] ai gfor[36] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3719,"simu_top soc cpu u_mul boothfor[14] ai gfor[36] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3720,"simu_top soc cpu u_mul boothfor[14] ai gfor[36] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3533,"simu_top soc cpu u_mul boothfor[14] ai gfor[37] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3534,"simu_top soc cpu u_mul boothfor[14] ai gfor[37] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3535,"simu_top soc cpu u_mul boothfor[14] ai gfor[37] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3721,"simu_top soc cpu u_mul boothfor[14] ai gfor[37] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3722,"simu_top soc cpu u_mul boothfor[14] ai gfor[37] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3723,"simu_top soc cpu u_mul boothfor[14] ai gfor[37] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3721,"simu_top soc cpu u_mul boothfor[14] ai gfor[37] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3724,"simu_top soc cpu u_mul boothfor[14] ai gfor[37] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3725,"simu_top soc cpu u_mul boothfor[14] ai gfor[37] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3533,"simu_top soc cpu u_mul boothfor[14] ai gfor[38] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3534,"simu_top soc cpu u_mul boothfor[14] ai gfor[38] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3535,"simu_top soc cpu u_mul boothfor[14] ai gfor[38] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3726,"simu_top soc cpu u_mul boothfor[14] ai gfor[38] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3727,"simu_top soc cpu u_mul boothfor[14] ai gfor[38] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3728,"simu_top soc cpu u_mul boothfor[14] ai gfor[38] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3726,"simu_top soc cpu u_mul boothfor[14] ai gfor[38] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3729,"simu_top soc cpu u_mul boothfor[14] ai gfor[38] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3730,"simu_top soc cpu u_mul boothfor[14] ai gfor[38] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3533,"simu_top soc cpu u_mul boothfor[14] ai gfor[39] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3534,"simu_top soc cpu u_mul boothfor[14] ai gfor[39] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3535,"simu_top soc cpu u_mul boothfor[14] ai gfor[39] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3731,"simu_top soc cpu u_mul boothfor[14] ai gfor[39] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3732,"simu_top soc cpu u_mul boothfor[14] ai gfor[39] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3733,"simu_top soc cpu u_mul boothfor[14] ai gfor[39] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3731,"simu_top soc cpu u_mul boothfor[14] ai gfor[39] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3734,"simu_top soc cpu u_mul boothfor[14] ai gfor[39] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3735,"simu_top soc cpu u_mul boothfor[14] ai gfor[39] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3533,"simu_top soc cpu u_mul boothfor[14] ai gfor[40] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3534,"simu_top soc cpu u_mul boothfor[14] ai gfor[40] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3535,"simu_top soc cpu u_mul boothfor[14] ai gfor[40] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3736,"simu_top soc cpu u_mul boothfor[14] ai gfor[40] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3737,"simu_top soc cpu u_mul boothfor[14] ai gfor[40] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3738,"simu_top soc cpu u_mul boothfor[14] ai gfor[40] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3736,"simu_top soc cpu u_mul boothfor[14] ai gfor[40] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3739,"simu_top soc cpu u_mul boothfor[14] ai gfor[40] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3740,"simu_top soc cpu u_mul boothfor[14] ai gfor[40] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3533,"simu_top soc cpu u_mul boothfor[14] ai gfor[41] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3534,"simu_top soc cpu u_mul boothfor[14] ai gfor[41] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3535,"simu_top soc cpu u_mul boothfor[14] ai gfor[41] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3741,"simu_top soc cpu u_mul boothfor[14] ai gfor[41] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3742,"simu_top soc cpu u_mul boothfor[14] ai gfor[41] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3743,"simu_top soc cpu u_mul boothfor[14] ai gfor[41] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3741,"simu_top soc cpu u_mul boothfor[14] ai gfor[41] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3744,"simu_top soc cpu u_mul boothfor[14] ai gfor[41] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3745,"simu_top soc cpu u_mul boothfor[14] ai gfor[41] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3533,"simu_top soc cpu u_mul boothfor[14] ai gfor[42] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3534,"simu_top soc cpu u_mul boothfor[14] ai gfor[42] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3535,"simu_top soc cpu u_mul boothfor[14] ai gfor[42] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3746,"simu_top soc cpu u_mul boothfor[14] ai gfor[42] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3747,"simu_top soc cpu u_mul boothfor[14] ai gfor[42] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3748,"simu_top soc cpu u_mul boothfor[14] ai gfor[42] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3746,"simu_top soc cpu u_mul boothfor[14] ai gfor[42] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3749,"simu_top soc cpu u_mul boothfor[14] ai gfor[42] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3750,"simu_top soc cpu u_mul boothfor[14] ai gfor[42] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3533,"simu_top soc cpu u_mul boothfor[14] ai gfor[43] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3534,"simu_top soc cpu u_mul boothfor[14] ai gfor[43] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3535,"simu_top soc cpu u_mul boothfor[14] ai gfor[43] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3751,"simu_top soc cpu u_mul boothfor[14] ai gfor[43] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3752,"simu_top soc cpu u_mul boothfor[14] ai gfor[43] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3753,"simu_top soc cpu u_mul boothfor[14] ai gfor[43] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3751,"simu_top soc cpu u_mul boothfor[14] ai gfor[43] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3754,"simu_top soc cpu u_mul boothfor[14] ai gfor[43] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3755,"simu_top soc cpu u_mul boothfor[14] ai gfor[43] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3533,"simu_top soc cpu u_mul boothfor[14] ai gfor[44] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3534,"simu_top soc cpu u_mul boothfor[14] ai gfor[44] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3535,"simu_top soc cpu u_mul boothfor[14] ai gfor[44] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3756,"simu_top soc cpu u_mul boothfor[14] ai gfor[44] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3757,"simu_top soc cpu u_mul boothfor[14] ai gfor[44] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3758,"simu_top soc cpu u_mul boothfor[14] ai gfor[44] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3756,"simu_top soc cpu u_mul boothfor[14] ai gfor[44] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3759,"simu_top soc cpu u_mul boothfor[14] ai gfor[44] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3760,"simu_top soc cpu u_mul boothfor[14] ai gfor[44] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3533,"simu_top soc cpu u_mul boothfor[14] ai gfor[45] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3534,"simu_top soc cpu u_mul boothfor[14] ai gfor[45] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3535,"simu_top soc cpu u_mul boothfor[14] ai gfor[45] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3761,"simu_top soc cpu u_mul boothfor[14] ai gfor[45] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3762,"simu_top soc cpu u_mul boothfor[14] ai gfor[45] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3763,"simu_top soc cpu u_mul boothfor[14] ai gfor[45] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3761,"simu_top soc cpu u_mul boothfor[14] ai gfor[45] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3764,"simu_top soc cpu u_mul boothfor[14] ai gfor[45] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3765,"simu_top soc cpu u_mul boothfor[14] ai gfor[45] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3533,"simu_top soc cpu u_mul boothfor[14] ai gfor[46] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3534,"simu_top soc cpu u_mul boothfor[14] ai gfor[46] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3535,"simu_top soc cpu u_mul boothfor[14] ai gfor[46] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3766,"simu_top soc cpu u_mul boothfor[14] ai gfor[46] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3767,"simu_top soc cpu u_mul boothfor[14] ai gfor[46] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3768,"simu_top soc cpu u_mul boothfor[14] ai gfor[46] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3766,"simu_top soc cpu u_mul boothfor[14] ai gfor[46] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3769,"simu_top soc cpu u_mul boothfor[14] ai gfor[46] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3770,"simu_top soc cpu u_mul boothfor[14] ai gfor[46] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3533,"simu_top soc cpu u_mul boothfor[14] ai gfor[47] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3534,"simu_top soc cpu u_mul boothfor[14] ai gfor[47] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3535,"simu_top soc cpu u_mul boothfor[14] ai gfor[47] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3771,"simu_top soc cpu u_mul boothfor[14] ai gfor[47] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3772,"simu_top soc cpu u_mul boothfor[14] ai gfor[47] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3773,"simu_top soc cpu u_mul boothfor[14] ai gfor[47] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3771,"simu_top soc cpu u_mul boothfor[14] ai gfor[47] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3774,"simu_top soc cpu u_mul boothfor[14] ai gfor[47] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3775,"simu_top soc cpu u_mul boothfor[14] ai gfor[47] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3533,"simu_top soc cpu u_mul boothfor[14] ai gfor[48] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3534,"simu_top soc cpu u_mul boothfor[14] ai gfor[48] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3535,"simu_top soc cpu u_mul boothfor[14] ai gfor[48] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3776,"simu_top soc cpu u_mul boothfor[14] ai gfor[48] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3777,"simu_top soc cpu u_mul boothfor[14] ai gfor[48] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3778,"simu_top soc cpu u_mul boothfor[14] ai gfor[48] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3776,"simu_top soc cpu u_mul boothfor[14] ai gfor[48] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3779,"simu_top soc cpu u_mul boothfor[14] ai gfor[48] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3780,"simu_top soc cpu u_mul boothfor[14] ai gfor[48] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3533,"simu_top soc cpu u_mul boothfor[14] ai gfor[49] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3534,"simu_top soc cpu u_mul boothfor[14] ai gfor[49] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3535,"simu_top soc cpu u_mul boothfor[14] ai gfor[49] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3781,"simu_top soc cpu u_mul boothfor[14] ai gfor[49] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3782,"simu_top soc cpu u_mul boothfor[14] ai gfor[49] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3783,"simu_top soc cpu u_mul boothfor[14] ai gfor[49] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3781,"simu_top soc cpu u_mul boothfor[14] ai gfor[49] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3784,"simu_top soc cpu u_mul boothfor[14] ai gfor[49] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3785,"simu_top soc cpu u_mul boothfor[14] ai gfor[49] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3533,"simu_top soc cpu u_mul boothfor[14] ai gfor[50] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3534,"simu_top soc cpu u_mul boothfor[14] ai gfor[50] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3535,"simu_top soc cpu u_mul boothfor[14] ai gfor[50] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3786,"simu_top soc cpu u_mul boothfor[14] ai gfor[50] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3787,"simu_top soc cpu u_mul boothfor[14] ai gfor[50] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3788,"simu_top soc cpu u_mul boothfor[14] ai gfor[50] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3786,"simu_top soc cpu u_mul boothfor[14] ai gfor[50] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3789,"simu_top soc cpu u_mul boothfor[14] ai gfor[50] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3790,"simu_top soc cpu u_mul boothfor[14] ai gfor[50] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3533,"simu_top soc cpu u_mul boothfor[14] ai gfor[51] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3534,"simu_top soc cpu u_mul boothfor[14] ai gfor[51] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3535,"simu_top soc cpu u_mul boothfor[14] ai gfor[51] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3791,"simu_top soc cpu u_mul boothfor[14] ai gfor[51] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3792,"simu_top soc cpu u_mul boothfor[14] ai gfor[51] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3793,"simu_top soc cpu u_mul boothfor[14] ai gfor[51] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3791,"simu_top soc cpu u_mul boothfor[14] ai gfor[51] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3794,"simu_top soc cpu u_mul boothfor[14] ai gfor[51] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3795,"simu_top soc cpu u_mul boothfor[14] ai gfor[51] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3533,"simu_top soc cpu u_mul boothfor[14] ai gfor[52] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3534,"simu_top soc cpu u_mul boothfor[14] ai gfor[52] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3535,"simu_top soc cpu u_mul boothfor[14] ai gfor[52] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3796,"simu_top soc cpu u_mul boothfor[14] ai gfor[52] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3797,"simu_top soc cpu u_mul boothfor[14] ai gfor[52] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3798,"simu_top soc cpu u_mul boothfor[14] ai gfor[52] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3796,"simu_top soc cpu u_mul boothfor[14] ai gfor[52] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3799,"simu_top soc cpu u_mul boothfor[14] ai gfor[52] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3800,"simu_top soc cpu u_mul boothfor[14] ai gfor[52] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3533,"simu_top soc cpu u_mul boothfor[14] ai gfor[53] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3534,"simu_top soc cpu u_mul boothfor[14] ai gfor[53] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3535,"simu_top soc cpu u_mul boothfor[14] ai gfor[53] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3801,"simu_top soc cpu u_mul boothfor[14] ai gfor[53] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3802,"simu_top soc cpu u_mul boothfor[14] ai gfor[53] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3803,"simu_top soc cpu u_mul boothfor[14] ai gfor[53] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3801,"simu_top soc cpu u_mul boothfor[14] ai gfor[53] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3804,"simu_top soc cpu u_mul boothfor[14] ai gfor[53] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3805,"simu_top soc cpu u_mul boothfor[14] ai gfor[53] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3533,"simu_top soc cpu u_mul boothfor[14] ai gfor[54] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3534,"simu_top soc cpu u_mul boothfor[14] ai gfor[54] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3535,"simu_top soc cpu u_mul boothfor[14] ai gfor[54] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3806,"simu_top soc cpu u_mul boothfor[14] ai gfor[54] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3807,"simu_top soc cpu u_mul boothfor[14] ai gfor[54] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3808,"simu_top soc cpu u_mul boothfor[14] ai gfor[54] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3806,"simu_top soc cpu u_mul boothfor[14] ai gfor[54] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3809,"simu_top soc cpu u_mul boothfor[14] ai gfor[54] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3810,"simu_top soc cpu u_mul boothfor[14] ai gfor[54] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3533,"simu_top soc cpu u_mul boothfor[14] ai gfor[55] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3534,"simu_top soc cpu u_mul boothfor[14] ai gfor[55] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3535,"simu_top soc cpu u_mul boothfor[14] ai gfor[55] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3811,"simu_top soc cpu u_mul boothfor[14] ai gfor[55] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3812,"simu_top soc cpu u_mul boothfor[14] ai gfor[55] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3813,"simu_top soc cpu u_mul boothfor[14] ai gfor[55] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3811,"simu_top soc cpu u_mul boothfor[14] ai gfor[55] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3814,"simu_top soc cpu u_mul boothfor[14] ai gfor[55] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3815,"simu_top soc cpu u_mul boothfor[14] ai gfor[55] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3533,"simu_top soc cpu u_mul boothfor[14] ai gfor[56] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3534,"simu_top soc cpu u_mul boothfor[14] ai gfor[56] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3535,"simu_top soc cpu u_mul boothfor[14] ai gfor[56] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3816,"simu_top soc cpu u_mul boothfor[14] ai gfor[56] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3817,"simu_top soc cpu u_mul boothfor[14] ai gfor[56] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3818,"simu_top soc cpu u_mul boothfor[14] ai gfor[56] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3816,"simu_top soc cpu u_mul boothfor[14] ai gfor[56] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3819,"simu_top soc cpu u_mul boothfor[14] ai gfor[56] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3820,"simu_top soc cpu u_mul boothfor[14] ai gfor[56] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3533,"simu_top soc cpu u_mul boothfor[14] ai gfor[57] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3534,"simu_top soc cpu u_mul boothfor[14] ai gfor[57] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3535,"simu_top soc cpu u_mul boothfor[14] ai gfor[57] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3821,"simu_top soc cpu u_mul boothfor[14] ai gfor[57] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3822,"simu_top soc cpu u_mul boothfor[14] ai gfor[57] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3823,"simu_top soc cpu u_mul boothfor[14] ai gfor[57] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3821,"simu_top soc cpu u_mul boothfor[14] ai gfor[57] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3824,"simu_top soc cpu u_mul boothfor[14] ai gfor[57] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3825,"simu_top soc cpu u_mul boothfor[14] ai gfor[57] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3533,"simu_top soc cpu u_mul boothfor[14] ai gfor[58] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3534,"simu_top soc cpu u_mul boothfor[14] ai gfor[58] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3535,"simu_top soc cpu u_mul boothfor[14] ai gfor[58] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3826,"simu_top soc cpu u_mul boothfor[14] ai gfor[58] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3827,"simu_top soc cpu u_mul boothfor[14] ai gfor[58] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3828,"simu_top soc cpu u_mul boothfor[14] ai gfor[58] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3826,"simu_top soc cpu u_mul boothfor[14] ai gfor[58] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3829,"simu_top soc cpu u_mul boothfor[14] ai gfor[58] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3830,"simu_top soc cpu u_mul boothfor[14] ai gfor[58] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3533,"simu_top soc cpu u_mul boothfor[14] ai gfor[59] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3534,"simu_top soc cpu u_mul boothfor[14] ai gfor[59] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3535,"simu_top soc cpu u_mul boothfor[14] ai gfor[59] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3831,"simu_top soc cpu u_mul boothfor[14] ai gfor[59] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3832,"simu_top soc cpu u_mul boothfor[14] ai gfor[59] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3833,"simu_top soc cpu u_mul boothfor[14] ai gfor[59] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3831,"simu_top soc cpu u_mul boothfor[14] ai gfor[59] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3834,"simu_top soc cpu u_mul boothfor[14] ai gfor[59] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3835,"simu_top soc cpu u_mul boothfor[14] ai gfor[59] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3533,"simu_top soc cpu u_mul boothfor[14] ai gfor[60] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3534,"simu_top soc cpu u_mul boothfor[14] ai gfor[60] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3535,"simu_top soc cpu u_mul boothfor[14] ai gfor[60] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3836,"simu_top soc cpu u_mul boothfor[14] ai gfor[60] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3837,"simu_top soc cpu u_mul boothfor[14] ai gfor[60] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3838,"simu_top soc cpu u_mul boothfor[14] ai gfor[60] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3836,"simu_top soc cpu u_mul boothfor[14] ai gfor[60] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3839,"simu_top soc cpu u_mul boothfor[14] ai gfor[60] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3840,"simu_top soc cpu u_mul boothfor[14] ai gfor[60] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3533,"simu_top soc cpu u_mul boothfor[14] ai gfor[61] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3534,"simu_top soc cpu u_mul boothfor[14] ai gfor[61] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3535,"simu_top soc cpu u_mul boothfor[14] ai gfor[61] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3841,"simu_top soc cpu u_mul boothfor[14] ai gfor[61] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3842,"simu_top soc cpu u_mul boothfor[14] ai gfor[61] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3843,"simu_top soc cpu u_mul boothfor[14] ai gfor[61] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3841,"simu_top soc cpu u_mul boothfor[14] ai gfor[61] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3844,"simu_top soc cpu u_mul boothfor[14] ai gfor[61] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3845,"simu_top soc cpu u_mul boothfor[14] ai gfor[61] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3533,"simu_top soc cpu u_mul boothfor[14] ai gfor[62] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3534,"simu_top soc cpu u_mul boothfor[14] ai gfor[62] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3535,"simu_top soc cpu u_mul boothfor[14] ai gfor[62] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3846,"simu_top soc cpu u_mul boothfor[14] ai gfor[62] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3847,"simu_top soc cpu u_mul boothfor[14] ai gfor[62] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3848,"simu_top soc cpu u_mul boothfor[14] ai gfor[62] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3846,"simu_top soc cpu u_mul boothfor[14] ai gfor[62] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3849,"simu_top soc cpu u_mul boothfor[14] ai gfor[62] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3850,"simu_top soc cpu u_mul boothfor[14] ai gfor[62] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3533,"simu_top soc cpu u_mul boothfor[14] ai gfor[63] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3534,"simu_top soc cpu u_mul boothfor[14] ai gfor[63] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3535,"simu_top soc cpu u_mul boothfor[14] ai gfor[63] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3851,"simu_top soc cpu u_mul boothfor[14] ai gfor[63] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3852,"simu_top soc cpu u_mul boothfor[14] ai gfor[63] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3853,"simu_top soc cpu u_mul boothfor[14] ai gfor[63] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3851,"simu_top soc cpu u_mul boothfor[14] ai gfor[63] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3854,"simu_top soc cpu u_mul boothfor[14] ai gfor[63] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3855,"simu_top soc cpu u_mul boothfor[14] ai gfor[63] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+3856,"simu_top soc cpu u_mul boothfor[16] ai y",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declQuad(c+3857,"simu_top soc cpu u_mul boothfor[16] ai InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declQuad(c+3859,"simu_top soc cpu u_mul boothfor[16] ai OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declBit(c+3861,"simu_top soc cpu u_mul boothfor[16] ai Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3862,"simu_top soc cpu u_mul boothfor[16] ai negx",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3863,"simu_top soc cpu u_mul boothfor[16] ai x",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3864,"simu_top soc cpu u_mul boothfor[16] ai neg2x",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3865,"simu_top soc cpu u_mul boothfor[16] ai uu yc",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3866,"simu_top soc cpu u_mul boothfor[16] ai uu yb",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3536,"simu_top soc cpu u_mul boothfor[16] ai uu ya",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3862,"simu_top soc cpu u_mul boothfor[16] ai uu negx",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3863,"simu_top soc cpu u_mul boothfor[16] ai uu x",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3864,"simu_top soc cpu u_mul boothfor[16] ai uu neg2x",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3862,"simu_top soc cpu u_mul boothfor[16] ai fir negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3863,"simu_top soc cpu u_mul boothfor[16] ai fir x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3864,"simu_top soc cpu u_mul boothfor[16] ai fir neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3867,"simu_top soc cpu u_mul boothfor[16] ai fir InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13784,"simu_top soc cpu u_mul boothfor[16] ai fir PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13787,"simu_top soc cpu u_mul boothfor[16] ai fir NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3867,"simu_top soc cpu u_mul boothfor[16] ai fir PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3868,"simu_top soc cpu u_mul boothfor[16] ai fir NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3869,"simu_top soc cpu u_mul boothfor[16] ai fir OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3862,"simu_top soc cpu u_mul boothfor[16] ai gfor[1] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3863,"simu_top soc cpu u_mul boothfor[16] ai gfor[1] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3864,"simu_top soc cpu u_mul boothfor[16] ai gfor[1] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3870,"simu_top soc cpu u_mul boothfor[16] ai gfor[1] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3871,"simu_top soc cpu u_mul boothfor[16] ai gfor[1] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3872,"simu_top soc cpu u_mul boothfor[16] ai gfor[1] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3870,"simu_top soc cpu u_mul boothfor[16] ai gfor[1] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3873,"simu_top soc cpu u_mul boothfor[16] ai gfor[1] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3874,"simu_top soc cpu u_mul boothfor[16] ai gfor[1] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3862,"simu_top soc cpu u_mul boothfor[16] ai gfor[2] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3863,"simu_top soc cpu u_mul boothfor[16] ai gfor[2] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3864,"simu_top soc cpu u_mul boothfor[16] ai gfor[2] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3875,"simu_top soc cpu u_mul boothfor[16] ai gfor[2] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3876,"simu_top soc cpu u_mul boothfor[16] ai gfor[2] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3877,"simu_top soc cpu u_mul boothfor[16] ai gfor[2] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3875,"simu_top soc cpu u_mul boothfor[16] ai gfor[2] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3878,"simu_top soc cpu u_mul boothfor[16] ai gfor[2] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3879,"simu_top soc cpu u_mul boothfor[16] ai gfor[2] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3862,"simu_top soc cpu u_mul boothfor[16] ai gfor[3] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3863,"simu_top soc cpu u_mul boothfor[16] ai gfor[3] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3864,"simu_top soc cpu u_mul boothfor[16] ai gfor[3] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3880,"simu_top soc cpu u_mul boothfor[16] ai gfor[3] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3881,"simu_top soc cpu u_mul boothfor[16] ai gfor[3] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3882,"simu_top soc cpu u_mul boothfor[16] ai gfor[3] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3880,"simu_top soc cpu u_mul boothfor[16] ai gfor[3] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3883,"simu_top soc cpu u_mul boothfor[16] ai gfor[3] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3884,"simu_top soc cpu u_mul boothfor[16] ai gfor[3] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3862,"simu_top soc cpu u_mul boothfor[16] ai gfor[4] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3863,"simu_top soc cpu u_mul boothfor[16] ai gfor[4] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3864,"simu_top soc cpu u_mul boothfor[16] ai gfor[4] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3885,"simu_top soc cpu u_mul boothfor[16] ai gfor[4] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3886,"simu_top soc cpu u_mul boothfor[16] ai gfor[4] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3887,"simu_top soc cpu u_mul boothfor[16] ai gfor[4] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3885,"simu_top soc cpu u_mul boothfor[16] ai gfor[4] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3888,"simu_top soc cpu u_mul boothfor[16] ai gfor[4] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3889,"simu_top soc cpu u_mul boothfor[16] ai gfor[4] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3862,"simu_top soc cpu u_mul boothfor[16] ai gfor[5] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3863,"simu_top soc cpu u_mul boothfor[16] ai gfor[5] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3864,"simu_top soc cpu u_mul boothfor[16] ai gfor[5] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3890,"simu_top soc cpu u_mul boothfor[16] ai gfor[5] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3891,"simu_top soc cpu u_mul boothfor[16] ai gfor[5] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3892,"simu_top soc cpu u_mul boothfor[16] ai gfor[5] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3890,"simu_top soc cpu u_mul boothfor[16] ai gfor[5] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3893,"simu_top soc cpu u_mul boothfor[16] ai gfor[5] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3894,"simu_top soc cpu u_mul boothfor[16] ai gfor[5] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3862,"simu_top soc cpu u_mul boothfor[16] ai gfor[6] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3863,"simu_top soc cpu u_mul boothfor[16] ai gfor[6] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3864,"simu_top soc cpu u_mul boothfor[16] ai gfor[6] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3895,"simu_top soc cpu u_mul boothfor[16] ai gfor[6] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3896,"simu_top soc cpu u_mul boothfor[16] ai gfor[6] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3897,"simu_top soc cpu u_mul boothfor[16] ai gfor[6] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3895,"simu_top soc cpu u_mul boothfor[16] ai gfor[6] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3898,"simu_top soc cpu u_mul boothfor[16] ai gfor[6] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3899,"simu_top soc cpu u_mul boothfor[16] ai gfor[6] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3862,"simu_top soc cpu u_mul boothfor[16] ai gfor[7] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3863,"simu_top soc cpu u_mul boothfor[16] ai gfor[7] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3864,"simu_top soc cpu u_mul boothfor[16] ai gfor[7] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3900,"simu_top soc cpu u_mul boothfor[16] ai gfor[7] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3901,"simu_top soc cpu u_mul boothfor[16] ai gfor[7] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3902,"simu_top soc cpu u_mul boothfor[16] ai gfor[7] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3900,"simu_top soc cpu u_mul boothfor[16] ai gfor[7] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3903,"simu_top soc cpu u_mul boothfor[16] ai gfor[7] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3904,"simu_top soc cpu u_mul boothfor[16] ai gfor[7] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3862,"simu_top soc cpu u_mul boothfor[16] ai gfor[8] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3863,"simu_top soc cpu u_mul boothfor[16] ai gfor[8] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3864,"simu_top soc cpu u_mul boothfor[16] ai gfor[8] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3905,"simu_top soc cpu u_mul boothfor[16] ai gfor[8] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3906,"simu_top soc cpu u_mul boothfor[16] ai gfor[8] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3907,"simu_top soc cpu u_mul boothfor[16] ai gfor[8] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3905,"simu_top soc cpu u_mul boothfor[16] ai gfor[8] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3908,"simu_top soc cpu u_mul boothfor[16] ai gfor[8] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3909,"simu_top soc cpu u_mul boothfor[16] ai gfor[8] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3862,"simu_top soc cpu u_mul boothfor[16] ai gfor[9] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3863,"simu_top soc cpu u_mul boothfor[16] ai gfor[9] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3864,"simu_top soc cpu u_mul boothfor[16] ai gfor[9] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3910,"simu_top soc cpu u_mul boothfor[16] ai gfor[9] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3911,"simu_top soc cpu u_mul boothfor[16] ai gfor[9] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3912,"simu_top soc cpu u_mul boothfor[16] ai gfor[9] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3910,"simu_top soc cpu u_mul boothfor[16] ai gfor[9] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3913,"simu_top soc cpu u_mul boothfor[16] ai gfor[9] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3914,"simu_top soc cpu u_mul boothfor[16] ai gfor[9] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3862,"simu_top soc cpu u_mul boothfor[16] ai gfor[10] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3863,"simu_top soc cpu u_mul boothfor[16] ai gfor[10] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3864,"simu_top soc cpu u_mul boothfor[16] ai gfor[10] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3915,"simu_top soc cpu u_mul boothfor[16] ai gfor[10] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3916,"simu_top soc cpu u_mul boothfor[16] ai gfor[10] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3917,"simu_top soc cpu u_mul boothfor[16] ai gfor[10] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3915,"simu_top soc cpu u_mul boothfor[16] ai gfor[10] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3918,"simu_top soc cpu u_mul boothfor[16] ai gfor[10] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3919,"simu_top soc cpu u_mul boothfor[16] ai gfor[10] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3862,"simu_top soc cpu u_mul boothfor[16] ai gfor[11] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3863,"simu_top soc cpu u_mul boothfor[16] ai gfor[11] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3864,"simu_top soc cpu u_mul boothfor[16] ai gfor[11] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3920,"simu_top soc cpu u_mul boothfor[16] ai gfor[11] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3921,"simu_top soc cpu u_mul boothfor[16] ai gfor[11] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3922,"simu_top soc cpu u_mul boothfor[16] ai gfor[11] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3920,"simu_top soc cpu u_mul boothfor[16] ai gfor[11] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3923,"simu_top soc cpu u_mul boothfor[16] ai gfor[11] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3924,"simu_top soc cpu u_mul boothfor[16] ai gfor[11] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3862,"simu_top soc cpu u_mul boothfor[16] ai gfor[12] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3863,"simu_top soc cpu u_mul boothfor[16] ai gfor[12] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3864,"simu_top soc cpu u_mul boothfor[16] ai gfor[12] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3925,"simu_top soc cpu u_mul boothfor[16] ai gfor[12] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3926,"simu_top soc cpu u_mul boothfor[16] ai gfor[12] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3927,"simu_top soc cpu u_mul boothfor[16] ai gfor[12] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3925,"simu_top soc cpu u_mul boothfor[16] ai gfor[12] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3928,"simu_top soc cpu u_mul boothfor[16] ai gfor[12] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3929,"simu_top soc cpu u_mul boothfor[16] ai gfor[12] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3862,"simu_top soc cpu u_mul boothfor[16] ai gfor[13] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3863,"simu_top soc cpu u_mul boothfor[16] ai gfor[13] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3864,"simu_top soc cpu u_mul boothfor[16] ai gfor[13] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3930,"simu_top soc cpu u_mul boothfor[16] ai gfor[13] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3931,"simu_top soc cpu u_mul boothfor[16] ai gfor[13] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3932,"simu_top soc cpu u_mul boothfor[16] ai gfor[13] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3930,"simu_top soc cpu u_mul boothfor[16] ai gfor[13] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3933,"simu_top soc cpu u_mul boothfor[16] ai gfor[13] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3934,"simu_top soc cpu u_mul boothfor[16] ai gfor[13] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3862,"simu_top soc cpu u_mul boothfor[16] ai gfor[14] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3863,"simu_top soc cpu u_mul boothfor[16] ai gfor[14] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3864,"simu_top soc cpu u_mul boothfor[16] ai gfor[14] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3935,"simu_top soc cpu u_mul boothfor[16] ai gfor[14] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3936,"simu_top soc cpu u_mul boothfor[16] ai gfor[14] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3937,"simu_top soc cpu u_mul boothfor[16] ai gfor[14] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3935,"simu_top soc cpu u_mul boothfor[16] ai gfor[14] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3938,"simu_top soc cpu u_mul boothfor[16] ai gfor[14] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3939,"simu_top soc cpu u_mul boothfor[16] ai gfor[14] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3862,"simu_top soc cpu u_mul boothfor[16] ai gfor[15] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3863,"simu_top soc cpu u_mul boothfor[16] ai gfor[15] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3864,"simu_top soc cpu u_mul boothfor[16] ai gfor[15] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3940,"simu_top soc cpu u_mul boothfor[16] ai gfor[15] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3941,"simu_top soc cpu u_mul boothfor[16] ai gfor[15] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3942,"simu_top soc cpu u_mul boothfor[16] ai gfor[15] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3940,"simu_top soc cpu u_mul boothfor[16] ai gfor[15] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3943,"simu_top soc cpu u_mul boothfor[16] ai gfor[15] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3944,"simu_top soc cpu u_mul boothfor[16] ai gfor[15] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3862,"simu_top soc cpu u_mul boothfor[16] ai gfor[16] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3863,"simu_top soc cpu u_mul boothfor[16] ai gfor[16] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3864,"simu_top soc cpu u_mul boothfor[16] ai gfor[16] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3945,"simu_top soc cpu u_mul boothfor[16] ai gfor[16] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3946,"simu_top soc cpu u_mul boothfor[16] ai gfor[16] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3947,"simu_top soc cpu u_mul boothfor[16] ai gfor[16] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3945,"simu_top soc cpu u_mul boothfor[16] ai gfor[16] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3948,"simu_top soc cpu u_mul boothfor[16] ai gfor[16] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3949,"simu_top soc cpu u_mul boothfor[16] ai gfor[16] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3862,"simu_top soc cpu u_mul boothfor[16] ai gfor[17] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3863,"simu_top soc cpu u_mul boothfor[16] ai gfor[17] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3864,"simu_top soc cpu u_mul boothfor[16] ai gfor[17] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3950,"simu_top soc cpu u_mul boothfor[16] ai gfor[17] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3951,"simu_top soc cpu u_mul boothfor[16] ai gfor[17] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3952,"simu_top soc cpu u_mul boothfor[16] ai gfor[17] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3950,"simu_top soc cpu u_mul boothfor[16] ai gfor[17] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3953,"simu_top soc cpu u_mul boothfor[16] ai gfor[17] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3954,"simu_top soc cpu u_mul boothfor[16] ai gfor[17] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3862,"simu_top soc cpu u_mul boothfor[16] ai gfor[18] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3863,"simu_top soc cpu u_mul boothfor[16] ai gfor[18] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3864,"simu_top soc cpu u_mul boothfor[16] ai gfor[18] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3955,"simu_top soc cpu u_mul boothfor[16] ai gfor[18] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3956,"simu_top soc cpu u_mul boothfor[16] ai gfor[18] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3957,"simu_top soc cpu u_mul boothfor[16] ai gfor[18] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3955,"simu_top soc cpu u_mul boothfor[16] ai gfor[18] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3958,"simu_top soc cpu u_mul boothfor[16] ai gfor[18] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3959,"simu_top soc cpu u_mul boothfor[16] ai gfor[18] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3862,"simu_top soc cpu u_mul boothfor[16] ai gfor[19] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3863,"simu_top soc cpu u_mul boothfor[16] ai gfor[19] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3864,"simu_top soc cpu u_mul boothfor[16] ai gfor[19] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3960,"simu_top soc cpu u_mul boothfor[16] ai gfor[19] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3961,"simu_top soc cpu u_mul boothfor[16] ai gfor[19] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3962,"simu_top soc cpu u_mul boothfor[16] ai gfor[19] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3960,"simu_top soc cpu u_mul boothfor[16] ai gfor[19] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3963,"simu_top soc cpu u_mul boothfor[16] ai gfor[19] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3964,"simu_top soc cpu u_mul boothfor[16] ai gfor[19] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3862,"simu_top soc cpu u_mul boothfor[16] ai gfor[20] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3863,"simu_top soc cpu u_mul boothfor[16] ai gfor[20] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3864,"simu_top soc cpu u_mul boothfor[16] ai gfor[20] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3965,"simu_top soc cpu u_mul boothfor[16] ai gfor[20] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3966,"simu_top soc cpu u_mul boothfor[16] ai gfor[20] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3967,"simu_top soc cpu u_mul boothfor[16] ai gfor[20] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3965,"simu_top soc cpu u_mul boothfor[16] ai gfor[20] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3968,"simu_top soc cpu u_mul boothfor[16] ai gfor[20] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3969,"simu_top soc cpu u_mul boothfor[16] ai gfor[20] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3862,"simu_top soc cpu u_mul boothfor[16] ai gfor[21] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3863,"simu_top soc cpu u_mul boothfor[16] ai gfor[21] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3864,"simu_top soc cpu u_mul boothfor[16] ai gfor[21] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3970,"simu_top soc cpu u_mul boothfor[16] ai gfor[21] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3971,"simu_top soc cpu u_mul boothfor[16] ai gfor[21] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3972,"simu_top soc cpu u_mul boothfor[16] ai gfor[21] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3970,"simu_top soc cpu u_mul boothfor[16] ai gfor[21] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3973,"simu_top soc cpu u_mul boothfor[16] ai gfor[21] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3974,"simu_top soc cpu u_mul boothfor[16] ai gfor[21] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3862,"simu_top soc cpu u_mul boothfor[16] ai gfor[22] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3863,"simu_top soc cpu u_mul boothfor[16] ai gfor[22] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3864,"simu_top soc cpu u_mul boothfor[16] ai gfor[22] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3975,"simu_top soc cpu u_mul boothfor[16] ai gfor[22] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3976,"simu_top soc cpu u_mul boothfor[16] ai gfor[22] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3977,"simu_top soc cpu u_mul boothfor[16] ai gfor[22] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3975,"simu_top soc cpu u_mul boothfor[16] ai gfor[22] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3978,"simu_top soc cpu u_mul boothfor[16] ai gfor[22] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3979,"simu_top soc cpu u_mul boothfor[16] ai gfor[22] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3862,"simu_top soc cpu u_mul boothfor[16] ai gfor[23] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3863,"simu_top soc cpu u_mul boothfor[16] ai gfor[23] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3864,"simu_top soc cpu u_mul boothfor[16] ai gfor[23] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3980,"simu_top soc cpu u_mul boothfor[16] ai gfor[23] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3981,"simu_top soc cpu u_mul boothfor[16] ai gfor[23] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3982,"simu_top soc cpu u_mul boothfor[16] ai gfor[23] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3980,"simu_top soc cpu u_mul boothfor[16] ai gfor[23] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3983,"simu_top soc cpu u_mul boothfor[16] ai gfor[23] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3984,"simu_top soc cpu u_mul boothfor[16] ai gfor[23] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3862,"simu_top soc cpu u_mul boothfor[16] ai gfor[24] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3863,"simu_top soc cpu u_mul boothfor[16] ai gfor[24] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3864,"simu_top soc cpu u_mul boothfor[16] ai gfor[24] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3985,"simu_top soc cpu u_mul boothfor[16] ai gfor[24] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3986,"simu_top soc cpu u_mul boothfor[16] ai gfor[24] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3987,"simu_top soc cpu u_mul boothfor[16] ai gfor[24] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3985,"simu_top soc cpu u_mul boothfor[16] ai gfor[24] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3988,"simu_top soc cpu u_mul boothfor[16] ai gfor[24] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3989,"simu_top soc cpu u_mul boothfor[16] ai gfor[24] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3862,"simu_top soc cpu u_mul boothfor[16] ai gfor[25] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3863,"simu_top soc cpu u_mul boothfor[16] ai gfor[25] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3864,"simu_top soc cpu u_mul boothfor[16] ai gfor[25] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3990,"simu_top soc cpu u_mul boothfor[16] ai gfor[25] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3991,"simu_top soc cpu u_mul boothfor[16] ai gfor[25] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3992,"simu_top soc cpu u_mul boothfor[16] ai gfor[25] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3990,"simu_top soc cpu u_mul boothfor[16] ai gfor[25] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3993,"simu_top soc cpu u_mul boothfor[16] ai gfor[25] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3994,"simu_top soc cpu u_mul boothfor[16] ai gfor[25] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3862,"simu_top soc cpu u_mul boothfor[16] ai gfor[26] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3863,"simu_top soc cpu u_mul boothfor[16] ai gfor[26] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3864,"simu_top soc cpu u_mul boothfor[16] ai gfor[26] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3995,"simu_top soc cpu u_mul boothfor[16] ai gfor[26] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3996,"simu_top soc cpu u_mul boothfor[16] ai gfor[26] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3997,"simu_top soc cpu u_mul boothfor[16] ai gfor[26] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3995,"simu_top soc cpu u_mul boothfor[16] ai gfor[26] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3998,"simu_top soc cpu u_mul boothfor[16] ai gfor[26] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3999,"simu_top soc cpu u_mul boothfor[16] ai gfor[26] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3862,"simu_top soc cpu u_mul boothfor[16] ai gfor[27] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3863,"simu_top soc cpu u_mul boothfor[16] ai gfor[27] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3864,"simu_top soc cpu u_mul boothfor[16] ai gfor[27] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4000,"simu_top soc cpu u_mul boothfor[16] ai gfor[27] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4001,"simu_top soc cpu u_mul boothfor[16] ai gfor[27] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4002,"simu_top soc cpu u_mul boothfor[16] ai gfor[27] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4000,"simu_top soc cpu u_mul boothfor[16] ai gfor[27] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4003,"simu_top soc cpu u_mul boothfor[16] ai gfor[27] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4004,"simu_top soc cpu u_mul boothfor[16] ai gfor[27] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3862,"simu_top soc cpu u_mul boothfor[16] ai gfor[28] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3863,"simu_top soc cpu u_mul boothfor[16] ai gfor[28] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3864,"simu_top soc cpu u_mul boothfor[16] ai gfor[28] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4005,"simu_top soc cpu u_mul boothfor[16] ai gfor[28] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4006,"simu_top soc cpu u_mul boothfor[16] ai gfor[28] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4007,"simu_top soc cpu u_mul boothfor[16] ai gfor[28] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4005,"simu_top soc cpu u_mul boothfor[16] ai gfor[28] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4008,"simu_top soc cpu u_mul boothfor[16] ai gfor[28] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4009,"simu_top soc cpu u_mul boothfor[16] ai gfor[28] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3862,"simu_top soc cpu u_mul boothfor[16] ai gfor[29] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3863,"simu_top soc cpu u_mul boothfor[16] ai gfor[29] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3864,"simu_top soc cpu u_mul boothfor[16] ai gfor[29] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4010,"simu_top soc cpu u_mul boothfor[16] ai gfor[29] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4011,"simu_top soc cpu u_mul boothfor[16] ai gfor[29] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4012,"simu_top soc cpu u_mul boothfor[16] ai gfor[29] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4010,"simu_top soc cpu u_mul boothfor[16] ai gfor[29] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4013,"simu_top soc cpu u_mul boothfor[16] ai gfor[29] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4014,"simu_top soc cpu u_mul boothfor[16] ai gfor[29] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3862,"simu_top soc cpu u_mul boothfor[16] ai gfor[30] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3863,"simu_top soc cpu u_mul boothfor[16] ai gfor[30] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3864,"simu_top soc cpu u_mul boothfor[16] ai gfor[30] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4015,"simu_top soc cpu u_mul boothfor[16] ai gfor[30] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4016,"simu_top soc cpu u_mul boothfor[16] ai gfor[30] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4017,"simu_top soc cpu u_mul boothfor[16] ai gfor[30] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4015,"simu_top soc cpu u_mul boothfor[16] ai gfor[30] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4018,"simu_top soc cpu u_mul boothfor[16] ai gfor[30] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4019,"simu_top soc cpu u_mul boothfor[16] ai gfor[30] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3862,"simu_top soc cpu u_mul boothfor[16] ai gfor[31] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3863,"simu_top soc cpu u_mul boothfor[16] ai gfor[31] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3864,"simu_top soc cpu u_mul boothfor[16] ai gfor[31] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4020,"simu_top soc cpu u_mul boothfor[16] ai gfor[31] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4021,"simu_top soc cpu u_mul boothfor[16] ai gfor[31] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4022,"simu_top soc cpu u_mul boothfor[16] ai gfor[31] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4020,"simu_top soc cpu u_mul boothfor[16] ai gfor[31] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4023,"simu_top soc cpu u_mul boothfor[16] ai gfor[31] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4024,"simu_top soc cpu u_mul boothfor[16] ai gfor[31] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3862,"simu_top soc cpu u_mul boothfor[16] ai gfor[32] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3863,"simu_top soc cpu u_mul boothfor[16] ai gfor[32] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3864,"simu_top soc cpu u_mul boothfor[16] ai gfor[32] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4025,"simu_top soc cpu u_mul boothfor[16] ai gfor[32] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4026,"simu_top soc cpu u_mul boothfor[16] ai gfor[32] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4027,"simu_top soc cpu u_mul boothfor[16] ai gfor[32] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4025,"simu_top soc cpu u_mul boothfor[16] ai gfor[32] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4028,"simu_top soc cpu u_mul boothfor[16] ai gfor[32] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4029,"simu_top soc cpu u_mul boothfor[16] ai gfor[32] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3862,"simu_top soc cpu u_mul boothfor[16] ai gfor[33] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3863,"simu_top soc cpu u_mul boothfor[16] ai gfor[33] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3864,"simu_top soc cpu u_mul boothfor[16] ai gfor[33] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4030,"simu_top soc cpu u_mul boothfor[16] ai gfor[33] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4031,"simu_top soc cpu u_mul boothfor[16] ai gfor[33] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4032,"simu_top soc cpu u_mul boothfor[16] ai gfor[33] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4030,"simu_top soc cpu u_mul boothfor[16] ai gfor[33] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4033,"simu_top soc cpu u_mul boothfor[16] ai gfor[33] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4034,"simu_top soc cpu u_mul boothfor[16] ai gfor[33] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3862,"simu_top soc cpu u_mul boothfor[16] ai gfor[34] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3863,"simu_top soc cpu u_mul boothfor[16] ai gfor[34] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3864,"simu_top soc cpu u_mul boothfor[16] ai gfor[34] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4035,"simu_top soc cpu u_mul boothfor[16] ai gfor[34] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4036,"simu_top soc cpu u_mul boothfor[16] ai gfor[34] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4037,"simu_top soc cpu u_mul boothfor[16] ai gfor[34] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4035,"simu_top soc cpu u_mul boothfor[16] ai gfor[34] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4038,"simu_top soc cpu u_mul boothfor[16] ai gfor[34] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4039,"simu_top soc cpu u_mul boothfor[16] ai gfor[34] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3862,"simu_top soc cpu u_mul boothfor[16] ai gfor[35] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3863,"simu_top soc cpu u_mul boothfor[16] ai gfor[35] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3864,"simu_top soc cpu u_mul boothfor[16] ai gfor[35] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4040,"simu_top soc cpu u_mul boothfor[16] ai gfor[35] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4041,"simu_top soc cpu u_mul boothfor[16] ai gfor[35] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4042,"simu_top soc cpu u_mul boothfor[16] ai gfor[35] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4040,"simu_top soc cpu u_mul boothfor[16] ai gfor[35] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4043,"simu_top soc cpu u_mul boothfor[16] ai gfor[35] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4044,"simu_top soc cpu u_mul boothfor[16] ai gfor[35] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3862,"simu_top soc cpu u_mul boothfor[16] ai gfor[36] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3863,"simu_top soc cpu u_mul boothfor[16] ai gfor[36] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3864,"simu_top soc cpu u_mul boothfor[16] ai gfor[36] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4045,"simu_top soc cpu u_mul boothfor[16] ai gfor[36] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4046,"simu_top soc cpu u_mul boothfor[16] ai gfor[36] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4047,"simu_top soc cpu u_mul boothfor[16] ai gfor[36] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4045,"simu_top soc cpu u_mul boothfor[16] ai gfor[36] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4048,"simu_top soc cpu u_mul boothfor[16] ai gfor[36] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4049,"simu_top soc cpu u_mul boothfor[16] ai gfor[36] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3862,"simu_top soc cpu u_mul boothfor[16] ai gfor[37] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3863,"simu_top soc cpu u_mul boothfor[16] ai gfor[37] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3864,"simu_top soc cpu u_mul boothfor[16] ai gfor[37] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4050,"simu_top soc cpu u_mul boothfor[16] ai gfor[37] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4051,"simu_top soc cpu u_mul boothfor[16] ai gfor[37] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4052,"simu_top soc cpu u_mul boothfor[16] ai gfor[37] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4050,"simu_top soc cpu u_mul boothfor[16] ai gfor[37] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4053,"simu_top soc cpu u_mul boothfor[16] ai gfor[37] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4054,"simu_top soc cpu u_mul boothfor[16] ai gfor[37] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3862,"simu_top soc cpu u_mul boothfor[16] ai gfor[38] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3863,"simu_top soc cpu u_mul boothfor[16] ai gfor[38] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3864,"simu_top soc cpu u_mul boothfor[16] ai gfor[38] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4055,"simu_top soc cpu u_mul boothfor[16] ai gfor[38] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4056,"simu_top soc cpu u_mul boothfor[16] ai gfor[38] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4057,"simu_top soc cpu u_mul boothfor[16] ai gfor[38] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4055,"simu_top soc cpu u_mul boothfor[16] ai gfor[38] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4058,"simu_top soc cpu u_mul boothfor[16] ai gfor[38] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4059,"simu_top soc cpu u_mul boothfor[16] ai gfor[38] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3862,"simu_top soc cpu u_mul boothfor[16] ai gfor[39] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3863,"simu_top soc cpu u_mul boothfor[16] ai gfor[39] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3864,"simu_top soc cpu u_mul boothfor[16] ai gfor[39] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4060,"simu_top soc cpu u_mul boothfor[16] ai gfor[39] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4061,"simu_top soc cpu u_mul boothfor[16] ai gfor[39] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4062,"simu_top soc cpu u_mul boothfor[16] ai gfor[39] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4060,"simu_top soc cpu u_mul boothfor[16] ai gfor[39] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4063,"simu_top soc cpu u_mul boothfor[16] ai gfor[39] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4064,"simu_top soc cpu u_mul boothfor[16] ai gfor[39] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3862,"simu_top soc cpu u_mul boothfor[16] ai gfor[40] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3863,"simu_top soc cpu u_mul boothfor[16] ai gfor[40] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3864,"simu_top soc cpu u_mul boothfor[16] ai gfor[40] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4065,"simu_top soc cpu u_mul boothfor[16] ai gfor[40] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4066,"simu_top soc cpu u_mul boothfor[16] ai gfor[40] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4067,"simu_top soc cpu u_mul boothfor[16] ai gfor[40] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4065,"simu_top soc cpu u_mul boothfor[16] ai gfor[40] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4068,"simu_top soc cpu u_mul boothfor[16] ai gfor[40] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4069,"simu_top soc cpu u_mul boothfor[16] ai gfor[40] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3862,"simu_top soc cpu u_mul boothfor[16] ai gfor[41] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3863,"simu_top soc cpu u_mul boothfor[16] ai gfor[41] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3864,"simu_top soc cpu u_mul boothfor[16] ai gfor[41] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4070,"simu_top soc cpu u_mul boothfor[16] ai gfor[41] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4071,"simu_top soc cpu u_mul boothfor[16] ai gfor[41] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4072,"simu_top soc cpu u_mul boothfor[16] ai gfor[41] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4070,"simu_top soc cpu u_mul boothfor[16] ai gfor[41] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4073,"simu_top soc cpu u_mul boothfor[16] ai gfor[41] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4074,"simu_top soc cpu u_mul boothfor[16] ai gfor[41] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3862,"simu_top soc cpu u_mul boothfor[16] ai gfor[42] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3863,"simu_top soc cpu u_mul boothfor[16] ai gfor[42] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3864,"simu_top soc cpu u_mul boothfor[16] ai gfor[42] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4075,"simu_top soc cpu u_mul boothfor[16] ai gfor[42] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4076,"simu_top soc cpu u_mul boothfor[16] ai gfor[42] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4077,"simu_top soc cpu u_mul boothfor[16] ai gfor[42] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4075,"simu_top soc cpu u_mul boothfor[16] ai gfor[42] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4078,"simu_top soc cpu u_mul boothfor[16] ai gfor[42] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4079,"simu_top soc cpu u_mul boothfor[16] ai gfor[42] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3862,"simu_top soc cpu u_mul boothfor[16] ai gfor[43] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3863,"simu_top soc cpu u_mul boothfor[16] ai gfor[43] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3864,"simu_top soc cpu u_mul boothfor[16] ai gfor[43] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4080,"simu_top soc cpu u_mul boothfor[16] ai gfor[43] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4081,"simu_top soc cpu u_mul boothfor[16] ai gfor[43] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4082,"simu_top soc cpu u_mul boothfor[16] ai gfor[43] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4080,"simu_top soc cpu u_mul boothfor[16] ai gfor[43] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4083,"simu_top soc cpu u_mul boothfor[16] ai gfor[43] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4084,"simu_top soc cpu u_mul boothfor[16] ai gfor[43] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3862,"simu_top soc cpu u_mul boothfor[16] ai gfor[44] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3863,"simu_top soc cpu u_mul boothfor[16] ai gfor[44] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3864,"simu_top soc cpu u_mul boothfor[16] ai gfor[44] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4085,"simu_top soc cpu u_mul boothfor[16] ai gfor[44] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4086,"simu_top soc cpu u_mul boothfor[16] ai gfor[44] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4087,"simu_top soc cpu u_mul boothfor[16] ai gfor[44] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4085,"simu_top soc cpu u_mul boothfor[16] ai gfor[44] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4088,"simu_top soc cpu u_mul boothfor[16] ai gfor[44] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4089,"simu_top soc cpu u_mul boothfor[16] ai gfor[44] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3862,"simu_top soc cpu u_mul boothfor[16] ai gfor[45] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3863,"simu_top soc cpu u_mul boothfor[16] ai gfor[45] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3864,"simu_top soc cpu u_mul boothfor[16] ai gfor[45] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4090,"simu_top soc cpu u_mul boothfor[16] ai gfor[45] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4091,"simu_top soc cpu u_mul boothfor[16] ai gfor[45] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4092,"simu_top soc cpu u_mul boothfor[16] ai gfor[45] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4090,"simu_top soc cpu u_mul boothfor[16] ai gfor[45] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4093,"simu_top soc cpu u_mul boothfor[16] ai gfor[45] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4094,"simu_top soc cpu u_mul boothfor[16] ai gfor[45] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3862,"simu_top soc cpu u_mul boothfor[16] ai gfor[46] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3863,"simu_top soc cpu u_mul boothfor[16] ai gfor[46] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3864,"simu_top soc cpu u_mul boothfor[16] ai gfor[46] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4095,"simu_top soc cpu u_mul boothfor[16] ai gfor[46] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4096,"simu_top soc cpu u_mul boothfor[16] ai gfor[46] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4097,"simu_top soc cpu u_mul boothfor[16] ai gfor[46] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4095,"simu_top soc cpu u_mul boothfor[16] ai gfor[46] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4098,"simu_top soc cpu u_mul boothfor[16] ai gfor[46] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4099,"simu_top soc cpu u_mul boothfor[16] ai gfor[46] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3862,"simu_top soc cpu u_mul boothfor[16] ai gfor[47] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3863,"simu_top soc cpu u_mul boothfor[16] ai gfor[47] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3864,"simu_top soc cpu u_mul boothfor[16] ai gfor[47] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4100,"simu_top soc cpu u_mul boothfor[16] ai gfor[47] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4101,"simu_top soc cpu u_mul boothfor[16] ai gfor[47] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4102,"simu_top soc cpu u_mul boothfor[16] ai gfor[47] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4100,"simu_top soc cpu u_mul boothfor[16] ai gfor[47] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4103,"simu_top soc cpu u_mul boothfor[16] ai gfor[47] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4104,"simu_top soc cpu u_mul boothfor[16] ai gfor[47] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3862,"simu_top soc cpu u_mul boothfor[16] ai gfor[48] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3863,"simu_top soc cpu u_mul boothfor[16] ai gfor[48] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3864,"simu_top soc cpu u_mul boothfor[16] ai gfor[48] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4105,"simu_top soc cpu u_mul boothfor[16] ai gfor[48] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4106,"simu_top soc cpu u_mul boothfor[16] ai gfor[48] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4107,"simu_top soc cpu u_mul boothfor[16] ai gfor[48] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4105,"simu_top soc cpu u_mul boothfor[16] ai gfor[48] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4108,"simu_top soc cpu u_mul boothfor[16] ai gfor[48] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4109,"simu_top soc cpu u_mul boothfor[16] ai gfor[48] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3862,"simu_top soc cpu u_mul boothfor[16] ai gfor[49] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3863,"simu_top soc cpu u_mul boothfor[16] ai gfor[49] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3864,"simu_top soc cpu u_mul boothfor[16] ai gfor[49] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4110,"simu_top soc cpu u_mul boothfor[16] ai gfor[49] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4111,"simu_top soc cpu u_mul boothfor[16] ai gfor[49] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4112,"simu_top soc cpu u_mul boothfor[16] ai gfor[49] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4110,"simu_top soc cpu u_mul boothfor[16] ai gfor[49] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4113,"simu_top soc cpu u_mul boothfor[16] ai gfor[49] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4114,"simu_top soc cpu u_mul boothfor[16] ai gfor[49] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3862,"simu_top soc cpu u_mul boothfor[16] ai gfor[50] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3863,"simu_top soc cpu u_mul boothfor[16] ai gfor[50] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3864,"simu_top soc cpu u_mul boothfor[16] ai gfor[50] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4115,"simu_top soc cpu u_mul boothfor[16] ai gfor[50] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4116,"simu_top soc cpu u_mul boothfor[16] ai gfor[50] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4117,"simu_top soc cpu u_mul boothfor[16] ai gfor[50] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4115,"simu_top soc cpu u_mul boothfor[16] ai gfor[50] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4118,"simu_top soc cpu u_mul boothfor[16] ai gfor[50] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4119,"simu_top soc cpu u_mul boothfor[16] ai gfor[50] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3862,"simu_top soc cpu u_mul boothfor[16] ai gfor[51] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3863,"simu_top soc cpu u_mul boothfor[16] ai gfor[51] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3864,"simu_top soc cpu u_mul boothfor[16] ai gfor[51] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4120,"simu_top soc cpu u_mul boothfor[16] ai gfor[51] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4121,"simu_top soc cpu u_mul boothfor[16] ai gfor[51] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4122,"simu_top soc cpu u_mul boothfor[16] ai gfor[51] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4120,"simu_top soc cpu u_mul boothfor[16] ai gfor[51] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4123,"simu_top soc cpu u_mul boothfor[16] ai gfor[51] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4124,"simu_top soc cpu u_mul boothfor[16] ai gfor[51] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3862,"simu_top soc cpu u_mul boothfor[16] ai gfor[52] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3863,"simu_top soc cpu u_mul boothfor[16] ai gfor[52] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3864,"simu_top soc cpu u_mul boothfor[16] ai gfor[52] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4125,"simu_top soc cpu u_mul boothfor[16] ai gfor[52] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4126,"simu_top soc cpu u_mul boothfor[16] ai gfor[52] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4127,"simu_top soc cpu u_mul boothfor[16] ai gfor[52] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4125,"simu_top soc cpu u_mul boothfor[16] ai gfor[52] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4128,"simu_top soc cpu u_mul boothfor[16] ai gfor[52] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4129,"simu_top soc cpu u_mul boothfor[16] ai gfor[52] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3862,"simu_top soc cpu u_mul boothfor[16] ai gfor[53] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3863,"simu_top soc cpu u_mul boothfor[16] ai gfor[53] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3864,"simu_top soc cpu u_mul boothfor[16] ai gfor[53] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4130,"simu_top soc cpu u_mul boothfor[16] ai gfor[53] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4131,"simu_top soc cpu u_mul boothfor[16] ai gfor[53] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4132,"simu_top soc cpu u_mul boothfor[16] ai gfor[53] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4130,"simu_top soc cpu u_mul boothfor[16] ai gfor[53] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4133,"simu_top soc cpu u_mul boothfor[16] ai gfor[53] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4134,"simu_top soc cpu u_mul boothfor[16] ai gfor[53] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3862,"simu_top soc cpu u_mul boothfor[16] ai gfor[54] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3863,"simu_top soc cpu u_mul boothfor[16] ai gfor[54] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3864,"simu_top soc cpu u_mul boothfor[16] ai gfor[54] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4135,"simu_top soc cpu u_mul boothfor[16] ai gfor[54] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4136,"simu_top soc cpu u_mul boothfor[16] ai gfor[54] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4137,"simu_top soc cpu u_mul boothfor[16] ai gfor[54] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4135,"simu_top soc cpu u_mul boothfor[16] ai gfor[54] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4138,"simu_top soc cpu u_mul boothfor[16] ai gfor[54] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4139,"simu_top soc cpu u_mul boothfor[16] ai gfor[54] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3862,"simu_top soc cpu u_mul boothfor[16] ai gfor[55] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3863,"simu_top soc cpu u_mul boothfor[16] ai gfor[55] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3864,"simu_top soc cpu u_mul boothfor[16] ai gfor[55] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4140,"simu_top soc cpu u_mul boothfor[16] ai gfor[55] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4141,"simu_top soc cpu u_mul boothfor[16] ai gfor[55] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4142,"simu_top soc cpu u_mul boothfor[16] ai gfor[55] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4140,"simu_top soc cpu u_mul boothfor[16] ai gfor[55] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4143,"simu_top soc cpu u_mul boothfor[16] ai gfor[55] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4144,"simu_top soc cpu u_mul boothfor[16] ai gfor[55] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3862,"simu_top soc cpu u_mul boothfor[16] ai gfor[56] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3863,"simu_top soc cpu u_mul boothfor[16] ai gfor[56] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3864,"simu_top soc cpu u_mul boothfor[16] ai gfor[56] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4145,"simu_top soc cpu u_mul boothfor[16] ai gfor[56] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4146,"simu_top soc cpu u_mul boothfor[16] ai gfor[56] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4147,"simu_top soc cpu u_mul boothfor[16] ai gfor[56] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4145,"simu_top soc cpu u_mul boothfor[16] ai gfor[56] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4148,"simu_top soc cpu u_mul boothfor[16] ai gfor[56] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4149,"simu_top soc cpu u_mul boothfor[16] ai gfor[56] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3862,"simu_top soc cpu u_mul boothfor[16] ai gfor[57] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3863,"simu_top soc cpu u_mul boothfor[16] ai gfor[57] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3864,"simu_top soc cpu u_mul boothfor[16] ai gfor[57] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4150,"simu_top soc cpu u_mul boothfor[16] ai gfor[57] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4151,"simu_top soc cpu u_mul boothfor[16] ai gfor[57] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4152,"simu_top soc cpu u_mul boothfor[16] ai gfor[57] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4150,"simu_top soc cpu u_mul boothfor[16] ai gfor[57] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4153,"simu_top soc cpu u_mul boothfor[16] ai gfor[57] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4154,"simu_top soc cpu u_mul boothfor[16] ai gfor[57] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3862,"simu_top soc cpu u_mul boothfor[16] ai gfor[58] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3863,"simu_top soc cpu u_mul boothfor[16] ai gfor[58] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3864,"simu_top soc cpu u_mul boothfor[16] ai gfor[58] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4155,"simu_top soc cpu u_mul boothfor[16] ai gfor[58] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4156,"simu_top soc cpu u_mul boothfor[16] ai gfor[58] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4157,"simu_top soc cpu u_mul boothfor[16] ai gfor[58] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4155,"simu_top soc cpu u_mul boothfor[16] ai gfor[58] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4158,"simu_top soc cpu u_mul boothfor[16] ai gfor[58] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4159,"simu_top soc cpu u_mul boothfor[16] ai gfor[58] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3862,"simu_top soc cpu u_mul boothfor[16] ai gfor[59] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3863,"simu_top soc cpu u_mul boothfor[16] ai gfor[59] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3864,"simu_top soc cpu u_mul boothfor[16] ai gfor[59] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4160,"simu_top soc cpu u_mul boothfor[16] ai gfor[59] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4161,"simu_top soc cpu u_mul boothfor[16] ai gfor[59] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4162,"simu_top soc cpu u_mul boothfor[16] ai gfor[59] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4160,"simu_top soc cpu u_mul boothfor[16] ai gfor[59] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4163,"simu_top soc cpu u_mul boothfor[16] ai gfor[59] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4164,"simu_top soc cpu u_mul boothfor[16] ai gfor[59] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3862,"simu_top soc cpu u_mul boothfor[16] ai gfor[60] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3863,"simu_top soc cpu u_mul boothfor[16] ai gfor[60] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3864,"simu_top soc cpu u_mul boothfor[16] ai gfor[60] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4165,"simu_top soc cpu u_mul boothfor[16] ai gfor[60] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4166,"simu_top soc cpu u_mul boothfor[16] ai gfor[60] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4167,"simu_top soc cpu u_mul boothfor[16] ai gfor[60] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4165,"simu_top soc cpu u_mul boothfor[16] ai gfor[60] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4168,"simu_top soc cpu u_mul boothfor[16] ai gfor[60] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4169,"simu_top soc cpu u_mul boothfor[16] ai gfor[60] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3862,"simu_top soc cpu u_mul boothfor[16] ai gfor[61] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3863,"simu_top soc cpu u_mul boothfor[16] ai gfor[61] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3864,"simu_top soc cpu u_mul boothfor[16] ai gfor[61] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4170,"simu_top soc cpu u_mul boothfor[16] ai gfor[61] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4171,"simu_top soc cpu u_mul boothfor[16] ai gfor[61] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4172,"simu_top soc cpu u_mul boothfor[16] ai gfor[61] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4170,"simu_top soc cpu u_mul boothfor[16] ai gfor[61] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4173,"simu_top soc cpu u_mul boothfor[16] ai gfor[61] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4174,"simu_top soc cpu u_mul boothfor[16] ai gfor[61] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3862,"simu_top soc cpu u_mul boothfor[16] ai gfor[62] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3863,"simu_top soc cpu u_mul boothfor[16] ai gfor[62] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3864,"simu_top soc cpu u_mul boothfor[16] ai gfor[62] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4175,"simu_top soc cpu u_mul boothfor[16] ai gfor[62] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4176,"simu_top soc cpu u_mul boothfor[16] ai gfor[62] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4177,"simu_top soc cpu u_mul boothfor[16] ai gfor[62] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4175,"simu_top soc cpu u_mul boothfor[16] ai gfor[62] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4178,"simu_top soc cpu u_mul boothfor[16] ai gfor[62] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4179,"simu_top soc cpu u_mul boothfor[16] ai gfor[62] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3862,"simu_top soc cpu u_mul boothfor[16] ai gfor[63] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3863,"simu_top soc cpu u_mul boothfor[16] ai gfor[63] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3864,"simu_top soc cpu u_mul boothfor[16] ai gfor[63] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4180,"simu_top soc cpu u_mul boothfor[16] ai gfor[63] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4181,"simu_top soc cpu u_mul boothfor[16] ai gfor[63] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4182,"simu_top soc cpu u_mul boothfor[16] ai gfor[63] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4180,"simu_top soc cpu u_mul boothfor[16] ai gfor[63] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4183,"simu_top soc cpu u_mul boothfor[16] ai gfor[63] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4184,"simu_top soc cpu u_mul boothfor[16] ai gfor[63] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+4185,"simu_top soc cpu u_mul boothfor[18] ai y",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declQuad(c+4186,"simu_top soc cpu u_mul boothfor[18] ai InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declQuad(c+4188,"simu_top soc cpu u_mul boothfor[18] ai OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declBit(c+4190,"simu_top soc cpu u_mul boothfor[18] ai Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4191,"simu_top soc cpu u_mul boothfor[18] ai negx",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4192,"simu_top soc cpu u_mul boothfor[18] ai x",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4193,"simu_top soc cpu u_mul boothfor[18] ai neg2x",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4194,"simu_top soc cpu u_mul boothfor[18] ai uu yc",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4195,"simu_top soc cpu u_mul boothfor[18] ai uu yb",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+3865,"simu_top soc cpu u_mul boothfor[18] ai uu ya",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4191,"simu_top soc cpu u_mul boothfor[18] ai uu negx",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4192,"simu_top soc cpu u_mul boothfor[18] ai uu x",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4193,"simu_top soc cpu u_mul boothfor[18] ai uu neg2x",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4191,"simu_top soc cpu u_mul boothfor[18] ai fir negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4192,"simu_top soc cpu u_mul boothfor[18] ai fir x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4193,"simu_top soc cpu u_mul boothfor[18] ai fir neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4196,"simu_top soc cpu u_mul boothfor[18] ai fir InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13784,"simu_top soc cpu u_mul boothfor[18] ai fir PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13787,"simu_top soc cpu u_mul boothfor[18] ai fir NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4196,"simu_top soc cpu u_mul boothfor[18] ai fir PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4197,"simu_top soc cpu u_mul boothfor[18] ai fir NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4198,"simu_top soc cpu u_mul boothfor[18] ai fir OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4191,"simu_top soc cpu u_mul boothfor[18] ai gfor[1] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4192,"simu_top soc cpu u_mul boothfor[18] ai gfor[1] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4193,"simu_top soc cpu u_mul boothfor[18] ai gfor[1] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4199,"simu_top soc cpu u_mul boothfor[18] ai gfor[1] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4200,"simu_top soc cpu u_mul boothfor[18] ai gfor[1] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4201,"simu_top soc cpu u_mul boothfor[18] ai gfor[1] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4199,"simu_top soc cpu u_mul boothfor[18] ai gfor[1] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4202,"simu_top soc cpu u_mul boothfor[18] ai gfor[1] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4203,"simu_top soc cpu u_mul boothfor[18] ai gfor[1] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4191,"simu_top soc cpu u_mul boothfor[18] ai gfor[2] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4192,"simu_top soc cpu u_mul boothfor[18] ai gfor[2] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4193,"simu_top soc cpu u_mul boothfor[18] ai gfor[2] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4204,"simu_top soc cpu u_mul boothfor[18] ai gfor[2] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4205,"simu_top soc cpu u_mul boothfor[18] ai gfor[2] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4206,"simu_top soc cpu u_mul boothfor[18] ai gfor[2] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4204,"simu_top soc cpu u_mul boothfor[18] ai gfor[2] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4207,"simu_top soc cpu u_mul boothfor[18] ai gfor[2] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4208,"simu_top soc cpu u_mul boothfor[18] ai gfor[2] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4191,"simu_top soc cpu u_mul boothfor[18] ai gfor[3] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4192,"simu_top soc cpu u_mul boothfor[18] ai gfor[3] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4193,"simu_top soc cpu u_mul boothfor[18] ai gfor[3] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4209,"simu_top soc cpu u_mul boothfor[18] ai gfor[3] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4210,"simu_top soc cpu u_mul boothfor[18] ai gfor[3] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4211,"simu_top soc cpu u_mul boothfor[18] ai gfor[3] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4209,"simu_top soc cpu u_mul boothfor[18] ai gfor[3] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4212,"simu_top soc cpu u_mul boothfor[18] ai gfor[3] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4213,"simu_top soc cpu u_mul boothfor[18] ai gfor[3] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4191,"simu_top soc cpu u_mul boothfor[18] ai gfor[4] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4192,"simu_top soc cpu u_mul boothfor[18] ai gfor[4] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4193,"simu_top soc cpu u_mul boothfor[18] ai gfor[4] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4214,"simu_top soc cpu u_mul boothfor[18] ai gfor[4] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4215,"simu_top soc cpu u_mul boothfor[18] ai gfor[4] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4216,"simu_top soc cpu u_mul boothfor[18] ai gfor[4] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4214,"simu_top soc cpu u_mul boothfor[18] ai gfor[4] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4217,"simu_top soc cpu u_mul boothfor[18] ai gfor[4] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4218,"simu_top soc cpu u_mul boothfor[18] ai gfor[4] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4191,"simu_top soc cpu u_mul boothfor[18] ai gfor[5] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4192,"simu_top soc cpu u_mul boothfor[18] ai gfor[5] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4193,"simu_top soc cpu u_mul boothfor[18] ai gfor[5] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4219,"simu_top soc cpu u_mul boothfor[18] ai gfor[5] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4220,"simu_top soc cpu u_mul boothfor[18] ai gfor[5] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4221,"simu_top soc cpu u_mul boothfor[18] ai gfor[5] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4219,"simu_top soc cpu u_mul boothfor[18] ai gfor[5] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4222,"simu_top soc cpu u_mul boothfor[18] ai gfor[5] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4223,"simu_top soc cpu u_mul boothfor[18] ai gfor[5] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4191,"simu_top soc cpu u_mul boothfor[18] ai gfor[6] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4192,"simu_top soc cpu u_mul boothfor[18] ai gfor[6] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4193,"simu_top soc cpu u_mul boothfor[18] ai gfor[6] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4224,"simu_top soc cpu u_mul boothfor[18] ai gfor[6] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4225,"simu_top soc cpu u_mul boothfor[18] ai gfor[6] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4226,"simu_top soc cpu u_mul boothfor[18] ai gfor[6] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4224,"simu_top soc cpu u_mul boothfor[18] ai gfor[6] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4227,"simu_top soc cpu u_mul boothfor[18] ai gfor[6] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4228,"simu_top soc cpu u_mul boothfor[18] ai gfor[6] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4191,"simu_top soc cpu u_mul boothfor[18] ai gfor[7] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4192,"simu_top soc cpu u_mul boothfor[18] ai gfor[7] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4193,"simu_top soc cpu u_mul boothfor[18] ai gfor[7] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4229,"simu_top soc cpu u_mul boothfor[18] ai gfor[7] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4230,"simu_top soc cpu u_mul boothfor[18] ai gfor[7] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4231,"simu_top soc cpu u_mul boothfor[18] ai gfor[7] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4229,"simu_top soc cpu u_mul boothfor[18] ai gfor[7] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4232,"simu_top soc cpu u_mul boothfor[18] ai gfor[7] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4233,"simu_top soc cpu u_mul boothfor[18] ai gfor[7] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4191,"simu_top soc cpu u_mul boothfor[18] ai gfor[8] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4192,"simu_top soc cpu u_mul boothfor[18] ai gfor[8] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4193,"simu_top soc cpu u_mul boothfor[18] ai gfor[8] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4234,"simu_top soc cpu u_mul boothfor[18] ai gfor[8] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4235,"simu_top soc cpu u_mul boothfor[18] ai gfor[8] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4236,"simu_top soc cpu u_mul boothfor[18] ai gfor[8] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4234,"simu_top soc cpu u_mul boothfor[18] ai gfor[8] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4237,"simu_top soc cpu u_mul boothfor[18] ai gfor[8] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4238,"simu_top soc cpu u_mul boothfor[18] ai gfor[8] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4191,"simu_top soc cpu u_mul boothfor[18] ai gfor[9] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4192,"simu_top soc cpu u_mul boothfor[18] ai gfor[9] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4193,"simu_top soc cpu u_mul boothfor[18] ai gfor[9] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4239,"simu_top soc cpu u_mul boothfor[18] ai gfor[9] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4240,"simu_top soc cpu u_mul boothfor[18] ai gfor[9] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4241,"simu_top soc cpu u_mul boothfor[18] ai gfor[9] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4239,"simu_top soc cpu u_mul boothfor[18] ai gfor[9] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4242,"simu_top soc cpu u_mul boothfor[18] ai gfor[9] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4243,"simu_top soc cpu u_mul boothfor[18] ai gfor[9] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4191,"simu_top soc cpu u_mul boothfor[18] ai gfor[10] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4192,"simu_top soc cpu u_mul boothfor[18] ai gfor[10] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4193,"simu_top soc cpu u_mul boothfor[18] ai gfor[10] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4244,"simu_top soc cpu u_mul boothfor[18] ai gfor[10] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4245,"simu_top soc cpu u_mul boothfor[18] ai gfor[10] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4246,"simu_top soc cpu u_mul boothfor[18] ai gfor[10] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4244,"simu_top soc cpu u_mul boothfor[18] ai gfor[10] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4247,"simu_top soc cpu u_mul boothfor[18] ai gfor[10] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4248,"simu_top soc cpu u_mul boothfor[18] ai gfor[10] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4191,"simu_top soc cpu u_mul boothfor[18] ai gfor[11] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4192,"simu_top soc cpu u_mul boothfor[18] ai gfor[11] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4193,"simu_top soc cpu u_mul boothfor[18] ai gfor[11] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4249,"simu_top soc cpu u_mul boothfor[18] ai gfor[11] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4250,"simu_top soc cpu u_mul boothfor[18] ai gfor[11] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4251,"simu_top soc cpu u_mul boothfor[18] ai gfor[11] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4249,"simu_top soc cpu u_mul boothfor[18] ai gfor[11] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4252,"simu_top soc cpu u_mul boothfor[18] ai gfor[11] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4253,"simu_top soc cpu u_mul boothfor[18] ai gfor[11] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4191,"simu_top soc cpu u_mul boothfor[18] ai gfor[12] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4192,"simu_top soc cpu u_mul boothfor[18] ai gfor[12] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4193,"simu_top soc cpu u_mul boothfor[18] ai gfor[12] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4254,"simu_top soc cpu u_mul boothfor[18] ai gfor[12] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4255,"simu_top soc cpu u_mul boothfor[18] ai gfor[12] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4256,"simu_top soc cpu u_mul boothfor[18] ai gfor[12] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4254,"simu_top soc cpu u_mul boothfor[18] ai gfor[12] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4257,"simu_top soc cpu u_mul boothfor[18] ai gfor[12] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4258,"simu_top soc cpu u_mul boothfor[18] ai gfor[12] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4191,"simu_top soc cpu u_mul boothfor[18] ai gfor[13] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4192,"simu_top soc cpu u_mul boothfor[18] ai gfor[13] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4193,"simu_top soc cpu u_mul boothfor[18] ai gfor[13] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4259,"simu_top soc cpu u_mul boothfor[18] ai gfor[13] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4260,"simu_top soc cpu u_mul boothfor[18] ai gfor[13] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4261,"simu_top soc cpu u_mul boothfor[18] ai gfor[13] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4259,"simu_top soc cpu u_mul boothfor[18] ai gfor[13] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4262,"simu_top soc cpu u_mul boothfor[18] ai gfor[13] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4263,"simu_top soc cpu u_mul boothfor[18] ai gfor[13] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4191,"simu_top soc cpu u_mul boothfor[18] ai gfor[14] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4192,"simu_top soc cpu u_mul boothfor[18] ai gfor[14] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4193,"simu_top soc cpu u_mul boothfor[18] ai gfor[14] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4264,"simu_top soc cpu u_mul boothfor[18] ai gfor[14] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4265,"simu_top soc cpu u_mul boothfor[18] ai gfor[14] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4266,"simu_top soc cpu u_mul boothfor[18] ai gfor[14] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4264,"simu_top soc cpu u_mul boothfor[18] ai gfor[14] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4267,"simu_top soc cpu u_mul boothfor[18] ai gfor[14] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4268,"simu_top soc cpu u_mul boothfor[18] ai gfor[14] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4191,"simu_top soc cpu u_mul boothfor[18] ai gfor[15] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4192,"simu_top soc cpu u_mul boothfor[18] ai gfor[15] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4193,"simu_top soc cpu u_mul boothfor[18] ai gfor[15] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4269,"simu_top soc cpu u_mul boothfor[18] ai gfor[15] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4270,"simu_top soc cpu u_mul boothfor[18] ai gfor[15] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4271,"simu_top soc cpu u_mul boothfor[18] ai gfor[15] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4269,"simu_top soc cpu u_mul boothfor[18] ai gfor[15] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4272,"simu_top soc cpu u_mul boothfor[18] ai gfor[15] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4273,"simu_top soc cpu u_mul boothfor[18] ai gfor[15] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4191,"simu_top soc cpu u_mul boothfor[18] ai gfor[16] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4192,"simu_top soc cpu u_mul boothfor[18] ai gfor[16] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4193,"simu_top soc cpu u_mul boothfor[18] ai gfor[16] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4274,"simu_top soc cpu u_mul boothfor[18] ai gfor[16] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4275,"simu_top soc cpu u_mul boothfor[18] ai gfor[16] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4276,"simu_top soc cpu u_mul boothfor[18] ai gfor[16] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4274,"simu_top soc cpu u_mul boothfor[18] ai gfor[16] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4277,"simu_top soc cpu u_mul boothfor[18] ai gfor[16] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4278,"simu_top soc cpu u_mul boothfor[18] ai gfor[16] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4191,"simu_top soc cpu u_mul boothfor[18] ai gfor[17] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4192,"simu_top soc cpu u_mul boothfor[18] ai gfor[17] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4193,"simu_top soc cpu u_mul boothfor[18] ai gfor[17] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4279,"simu_top soc cpu u_mul boothfor[18] ai gfor[17] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4280,"simu_top soc cpu u_mul boothfor[18] ai gfor[17] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4281,"simu_top soc cpu u_mul boothfor[18] ai gfor[17] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4279,"simu_top soc cpu u_mul boothfor[18] ai gfor[17] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4282,"simu_top soc cpu u_mul boothfor[18] ai gfor[17] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4283,"simu_top soc cpu u_mul boothfor[18] ai gfor[17] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4191,"simu_top soc cpu u_mul boothfor[18] ai gfor[18] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4192,"simu_top soc cpu u_mul boothfor[18] ai gfor[18] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4193,"simu_top soc cpu u_mul boothfor[18] ai gfor[18] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4284,"simu_top soc cpu u_mul boothfor[18] ai gfor[18] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4285,"simu_top soc cpu u_mul boothfor[18] ai gfor[18] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4286,"simu_top soc cpu u_mul boothfor[18] ai gfor[18] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4284,"simu_top soc cpu u_mul boothfor[18] ai gfor[18] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4287,"simu_top soc cpu u_mul boothfor[18] ai gfor[18] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4288,"simu_top soc cpu u_mul boothfor[18] ai gfor[18] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4191,"simu_top soc cpu u_mul boothfor[18] ai gfor[19] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4192,"simu_top soc cpu u_mul boothfor[18] ai gfor[19] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4193,"simu_top soc cpu u_mul boothfor[18] ai gfor[19] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4289,"simu_top soc cpu u_mul boothfor[18] ai gfor[19] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4290,"simu_top soc cpu u_mul boothfor[18] ai gfor[19] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4291,"simu_top soc cpu u_mul boothfor[18] ai gfor[19] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4289,"simu_top soc cpu u_mul boothfor[18] ai gfor[19] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4292,"simu_top soc cpu u_mul boothfor[18] ai gfor[19] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4293,"simu_top soc cpu u_mul boothfor[18] ai gfor[19] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4191,"simu_top soc cpu u_mul boothfor[18] ai gfor[20] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4192,"simu_top soc cpu u_mul boothfor[18] ai gfor[20] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4193,"simu_top soc cpu u_mul boothfor[18] ai gfor[20] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4294,"simu_top soc cpu u_mul boothfor[18] ai gfor[20] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4295,"simu_top soc cpu u_mul boothfor[18] ai gfor[20] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4296,"simu_top soc cpu u_mul boothfor[18] ai gfor[20] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4294,"simu_top soc cpu u_mul boothfor[18] ai gfor[20] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4297,"simu_top soc cpu u_mul boothfor[18] ai gfor[20] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4298,"simu_top soc cpu u_mul boothfor[18] ai gfor[20] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4191,"simu_top soc cpu u_mul boothfor[18] ai gfor[21] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4192,"simu_top soc cpu u_mul boothfor[18] ai gfor[21] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4193,"simu_top soc cpu u_mul boothfor[18] ai gfor[21] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4299,"simu_top soc cpu u_mul boothfor[18] ai gfor[21] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4300,"simu_top soc cpu u_mul boothfor[18] ai gfor[21] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4301,"simu_top soc cpu u_mul boothfor[18] ai gfor[21] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4299,"simu_top soc cpu u_mul boothfor[18] ai gfor[21] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4302,"simu_top soc cpu u_mul boothfor[18] ai gfor[21] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4303,"simu_top soc cpu u_mul boothfor[18] ai gfor[21] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4191,"simu_top soc cpu u_mul boothfor[18] ai gfor[22] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4192,"simu_top soc cpu u_mul boothfor[18] ai gfor[22] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4193,"simu_top soc cpu u_mul boothfor[18] ai gfor[22] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4304,"simu_top soc cpu u_mul boothfor[18] ai gfor[22] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4305,"simu_top soc cpu u_mul boothfor[18] ai gfor[22] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4306,"simu_top soc cpu u_mul boothfor[18] ai gfor[22] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4304,"simu_top soc cpu u_mul boothfor[18] ai gfor[22] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4307,"simu_top soc cpu u_mul boothfor[18] ai gfor[22] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4308,"simu_top soc cpu u_mul boothfor[18] ai gfor[22] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4191,"simu_top soc cpu u_mul boothfor[18] ai gfor[23] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4192,"simu_top soc cpu u_mul boothfor[18] ai gfor[23] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4193,"simu_top soc cpu u_mul boothfor[18] ai gfor[23] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4309,"simu_top soc cpu u_mul boothfor[18] ai gfor[23] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4310,"simu_top soc cpu u_mul boothfor[18] ai gfor[23] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4311,"simu_top soc cpu u_mul boothfor[18] ai gfor[23] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4309,"simu_top soc cpu u_mul boothfor[18] ai gfor[23] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4312,"simu_top soc cpu u_mul boothfor[18] ai gfor[23] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4313,"simu_top soc cpu u_mul boothfor[18] ai gfor[23] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4191,"simu_top soc cpu u_mul boothfor[18] ai gfor[24] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4192,"simu_top soc cpu u_mul boothfor[18] ai gfor[24] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4193,"simu_top soc cpu u_mul boothfor[18] ai gfor[24] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4314,"simu_top soc cpu u_mul boothfor[18] ai gfor[24] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4315,"simu_top soc cpu u_mul boothfor[18] ai gfor[24] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4316,"simu_top soc cpu u_mul boothfor[18] ai gfor[24] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4314,"simu_top soc cpu u_mul boothfor[18] ai gfor[24] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4317,"simu_top soc cpu u_mul boothfor[18] ai gfor[24] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4318,"simu_top soc cpu u_mul boothfor[18] ai gfor[24] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4191,"simu_top soc cpu u_mul boothfor[18] ai gfor[25] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4192,"simu_top soc cpu u_mul boothfor[18] ai gfor[25] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4193,"simu_top soc cpu u_mul boothfor[18] ai gfor[25] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4319,"simu_top soc cpu u_mul boothfor[18] ai gfor[25] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4320,"simu_top soc cpu u_mul boothfor[18] ai gfor[25] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4321,"simu_top soc cpu u_mul boothfor[18] ai gfor[25] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4319,"simu_top soc cpu u_mul boothfor[18] ai gfor[25] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4322,"simu_top soc cpu u_mul boothfor[18] ai gfor[25] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4323,"simu_top soc cpu u_mul boothfor[18] ai gfor[25] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4191,"simu_top soc cpu u_mul boothfor[18] ai gfor[26] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4192,"simu_top soc cpu u_mul boothfor[18] ai gfor[26] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4193,"simu_top soc cpu u_mul boothfor[18] ai gfor[26] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4324,"simu_top soc cpu u_mul boothfor[18] ai gfor[26] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4325,"simu_top soc cpu u_mul boothfor[18] ai gfor[26] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4326,"simu_top soc cpu u_mul boothfor[18] ai gfor[26] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4324,"simu_top soc cpu u_mul boothfor[18] ai gfor[26] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4327,"simu_top soc cpu u_mul boothfor[18] ai gfor[26] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4328,"simu_top soc cpu u_mul boothfor[18] ai gfor[26] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4191,"simu_top soc cpu u_mul boothfor[18] ai gfor[27] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4192,"simu_top soc cpu u_mul boothfor[18] ai gfor[27] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4193,"simu_top soc cpu u_mul boothfor[18] ai gfor[27] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4329,"simu_top soc cpu u_mul boothfor[18] ai gfor[27] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4330,"simu_top soc cpu u_mul boothfor[18] ai gfor[27] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4331,"simu_top soc cpu u_mul boothfor[18] ai gfor[27] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4329,"simu_top soc cpu u_mul boothfor[18] ai gfor[27] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4332,"simu_top soc cpu u_mul boothfor[18] ai gfor[27] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4333,"simu_top soc cpu u_mul boothfor[18] ai gfor[27] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4191,"simu_top soc cpu u_mul boothfor[18] ai gfor[28] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4192,"simu_top soc cpu u_mul boothfor[18] ai gfor[28] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4193,"simu_top soc cpu u_mul boothfor[18] ai gfor[28] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4334,"simu_top soc cpu u_mul boothfor[18] ai gfor[28] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4335,"simu_top soc cpu u_mul boothfor[18] ai gfor[28] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4336,"simu_top soc cpu u_mul boothfor[18] ai gfor[28] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4334,"simu_top soc cpu u_mul boothfor[18] ai gfor[28] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4337,"simu_top soc cpu u_mul boothfor[18] ai gfor[28] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4338,"simu_top soc cpu u_mul boothfor[18] ai gfor[28] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4191,"simu_top soc cpu u_mul boothfor[18] ai gfor[29] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4192,"simu_top soc cpu u_mul boothfor[18] ai gfor[29] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4193,"simu_top soc cpu u_mul boothfor[18] ai gfor[29] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4339,"simu_top soc cpu u_mul boothfor[18] ai gfor[29] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4340,"simu_top soc cpu u_mul boothfor[18] ai gfor[29] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4341,"simu_top soc cpu u_mul boothfor[18] ai gfor[29] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4339,"simu_top soc cpu u_mul boothfor[18] ai gfor[29] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4342,"simu_top soc cpu u_mul boothfor[18] ai gfor[29] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4343,"simu_top soc cpu u_mul boothfor[18] ai gfor[29] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4191,"simu_top soc cpu u_mul boothfor[18] ai gfor[30] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4192,"simu_top soc cpu u_mul boothfor[18] ai gfor[30] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4193,"simu_top soc cpu u_mul boothfor[18] ai gfor[30] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4344,"simu_top soc cpu u_mul boothfor[18] ai gfor[30] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4345,"simu_top soc cpu u_mul boothfor[18] ai gfor[30] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4346,"simu_top soc cpu u_mul boothfor[18] ai gfor[30] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4344,"simu_top soc cpu u_mul boothfor[18] ai gfor[30] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4347,"simu_top soc cpu u_mul boothfor[18] ai gfor[30] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4348,"simu_top soc cpu u_mul boothfor[18] ai gfor[30] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4191,"simu_top soc cpu u_mul boothfor[18] ai gfor[31] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4192,"simu_top soc cpu u_mul boothfor[18] ai gfor[31] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4193,"simu_top soc cpu u_mul boothfor[18] ai gfor[31] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4349,"simu_top soc cpu u_mul boothfor[18] ai gfor[31] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4350,"simu_top soc cpu u_mul boothfor[18] ai gfor[31] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4351,"simu_top soc cpu u_mul boothfor[18] ai gfor[31] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4349,"simu_top soc cpu u_mul boothfor[18] ai gfor[31] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4352,"simu_top soc cpu u_mul boothfor[18] ai gfor[31] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4353,"simu_top soc cpu u_mul boothfor[18] ai gfor[31] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4191,"simu_top soc cpu u_mul boothfor[18] ai gfor[32] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4192,"simu_top soc cpu u_mul boothfor[18] ai gfor[32] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4193,"simu_top soc cpu u_mul boothfor[18] ai gfor[32] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4354,"simu_top soc cpu u_mul boothfor[18] ai gfor[32] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4355,"simu_top soc cpu u_mul boothfor[18] ai gfor[32] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4356,"simu_top soc cpu u_mul boothfor[18] ai gfor[32] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4354,"simu_top soc cpu u_mul boothfor[18] ai gfor[32] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4357,"simu_top soc cpu u_mul boothfor[18] ai gfor[32] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4358,"simu_top soc cpu u_mul boothfor[18] ai gfor[32] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4191,"simu_top soc cpu u_mul boothfor[18] ai gfor[33] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4192,"simu_top soc cpu u_mul boothfor[18] ai gfor[33] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4193,"simu_top soc cpu u_mul boothfor[18] ai gfor[33] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4359,"simu_top soc cpu u_mul boothfor[18] ai gfor[33] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4360,"simu_top soc cpu u_mul boothfor[18] ai gfor[33] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4361,"simu_top soc cpu u_mul boothfor[18] ai gfor[33] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4359,"simu_top soc cpu u_mul boothfor[18] ai gfor[33] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4362,"simu_top soc cpu u_mul boothfor[18] ai gfor[33] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4363,"simu_top soc cpu u_mul boothfor[18] ai gfor[33] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4191,"simu_top soc cpu u_mul boothfor[18] ai gfor[34] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4192,"simu_top soc cpu u_mul boothfor[18] ai gfor[34] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4193,"simu_top soc cpu u_mul boothfor[18] ai gfor[34] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4364,"simu_top soc cpu u_mul boothfor[18] ai gfor[34] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4365,"simu_top soc cpu u_mul boothfor[18] ai gfor[34] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4366,"simu_top soc cpu u_mul boothfor[18] ai gfor[34] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4364,"simu_top soc cpu u_mul boothfor[18] ai gfor[34] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4367,"simu_top soc cpu u_mul boothfor[18] ai gfor[34] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4368,"simu_top soc cpu u_mul boothfor[18] ai gfor[34] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4191,"simu_top soc cpu u_mul boothfor[18] ai gfor[35] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4192,"simu_top soc cpu u_mul boothfor[18] ai gfor[35] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4193,"simu_top soc cpu u_mul boothfor[18] ai gfor[35] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4369,"simu_top soc cpu u_mul boothfor[18] ai gfor[35] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4370,"simu_top soc cpu u_mul boothfor[18] ai gfor[35] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4371,"simu_top soc cpu u_mul boothfor[18] ai gfor[35] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4369,"simu_top soc cpu u_mul boothfor[18] ai gfor[35] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4372,"simu_top soc cpu u_mul boothfor[18] ai gfor[35] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4373,"simu_top soc cpu u_mul boothfor[18] ai gfor[35] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4191,"simu_top soc cpu u_mul boothfor[18] ai gfor[36] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4192,"simu_top soc cpu u_mul boothfor[18] ai gfor[36] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4193,"simu_top soc cpu u_mul boothfor[18] ai gfor[36] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4374,"simu_top soc cpu u_mul boothfor[18] ai gfor[36] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4375,"simu_top soc cpu u_mul boothfor[18] ai gfor[36] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4376,"simu_top soc cpu u_mul boothfor[18] ai gfor[36] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4374,"simu_top soc cpu u_mul boothfor[18] ai gfor[36] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4377,"simu_top soc cpu u_mul boothfor[18] ai gfor[36] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4378,"simu_top soc cpu u_mul boothfor[18] ai gfor[36] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4191,"simu_top soc cpu u_mul boothfor[18] ai gfor[37] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4192,"simu_top soc cpu u_mul boothfor[18] ai gfor[37] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4193,"simu_top soc cpu u_mul boothfor[18] ai gfor[37] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4379,"simu_top soc cpu u_mul boothfor[18] ai gfor[37] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4380,"simu_top soc cpu u_mul boothfor[18] ai gfor[37] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4381,"simu_top soc cpu u_mul boothfor[18] ai gfor[37] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4379,"simu_top soc cpu u_mul boothfor[18] ai gfor[37] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4382,"simu_top soc cpu u_mul boothfor[18] ai gfor[37] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4383,"simu_top soc cpu u_mul boothfor[18] ai gfor[37] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4191,"simu_top soc cpu u_mul boothfor[18] ai gfor[38] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4192,"simu_top soc cpu u_mul boothfor[18] ai gfor[38] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4193,"simu_top soc cpu u_mul boothfor[18] ai gfor[38] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4384,"simu_top soc cpu u_mul boothfor[18] ai gfor[38] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4385,"simu_top soc cpu u_mul boothfor[18] ai gfor[38] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4386,"simu_top soc cpu u_mul boothfor[18] ai gfor[38] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4384,"simu_top soc cpu u_mul boothfor[18] ai gfor[38] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4387,"simu_top soc cpu u_mul boothfor[18] ai gfor[38] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4388,"simu_top soc cpu u_mul boothfor[18] ai gfor[38] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4191,"simu_top soc cpu u_mul boothfor[18] ai gfor[39] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4192,"simu_top soc cpu u_mul boothfor[18] ai gfor[39] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4193,"simu_top soc cpu u_mul boothfor[18] ai gfor[39] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4389,"simu_top soc cpu u_mul boothfor[18] ai gfor[39] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4390,"simu_top soc cpu u_mul boothfor[18] ai gfor[39] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4391,"simu_top soc cpu u_mul boothfor[18] ai gfor[39] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4389,"simu_top soc cpu u_mul boothfor[18] ai gfor[39] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4392,"simu_top soc cpu u_mul boothfor[18] ai gfor[39] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4393,"simu_top soc cpu u_mul boothfor[18] ai gfor[39] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4191,"simu_top soc cpu u_mul boothfor[18] ai gfor[40] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4192,"simu_top soc cpu u_mul boothfor[18] ai gfor[40] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4193,"simu_top soc cpu u_mul boothfor[18] ai gfor[40] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4394,"simu_top soc cpu u_mul boothfor[18] ai gfor[40] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4395,"simu_top soc cpu u_mul boothfor[18] ai gfor[40] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4396,"simu_top soc cpu u_mul boothfor[18] ai gfor[40] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4394,"simu_top soc cpu u_mul boothfor[18] ai gfor[40] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4397,"simu_top soc cpu u_mul boothfor[18] ai gfor[40] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4398,"simu_top soc cpu u_mul boothfor[18] ai gfor[40] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4191,"simu_top soc cpu u_mul boothfor[18] ai gfor[41] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4192,"simu_top soc cpu u_mul boothfor[18] ai gfor[41] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4193,"simu_top soc cpu u_mul boothfor[18] ai gfor[41] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4399,"simu_top soc cpu u_mul boothfor[18] ai gfor[41] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4400,"simu_top soc cpu u_mul boothfor[18] ai gfor[41] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4401,"simu_top soc cpu u_mul boothfor[18] ai gfor[41] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4399,"simu_top soc cpu u_mul boothfor[18] ai gfor[41] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4402,"simu_top soc cpu u_mul boothfor[18] ai gfor[41] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4403,"simu_top soc cpu u_mul boothfor[18] ai gfor[41] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4191,"simu_top soc cpu u_mul boothfor[18] ai gfor[42] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4192,"simu_top soc cpu u_mul boothfor[18] ai gfor[42] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4193,"simu_top soc cpu u_mul boothfor[18] ai gfor[42] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4404,"simu_top soc cpu u_mul boothfor[18] ai gfor[42] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4405,"simu_top soc cpu u_mul boothfor[18] ai gfor[42] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4406,"simu_top soc cpu u_mul boothfor[18] ai gfor[42] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4404,"simu_top soc cpu u_mul boothfor[18] ai gfor[42] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4407,"simu_top soc cpu u_mul boothfor[18] ai gfor[42] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4408,"simu_top soc cpu u_mul boothfor[18] ai gfor[42] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4191,"simu_top soc cpu u_mul boothfor[18] ai gfor[43] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4192,"simu_top soc cpu u_mul boothfor[18] ai gfor[43] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4193,"simu_top soc cpu u_mul boothfor[18] ai gfor[43] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4409,"simu_top soc cpu u_mul boothfor[18] ai gfor[43] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4410,"simu_top soc cpu u_mul boothfor[18] ai gfor[43] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4411,"simu_top soc cpu u_mul boothfor[18] ai gfor[43] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4409,"simu_top soc cpu u_mul boothfor[18] ai gfor[43] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4412,"simu_top soc cpu u_mul boothfor[18] ai gfor[43] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4413,"simu_top soc cpu u_mul boothfor[18] ai gfor[43] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4191,"simu_top soc cpu u_mul boothfor[18] ai gfor[44] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4192,"simu_top soc cpu u_mul boothfor[18] ai gfor[44] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4193,"simu_top soc cpu u_mul boothfor[18] ai gfor[44] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4414,"simu_top soc cpu u_mul boothfor[18] ai gfor[44] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4415,"simu_top soc cpu u_mul boothfor[18] ai gfor[44] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4416,"simu_top soc cpu u_mul boothfor[18] ai gfor[44] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4414,"simu_top soc cpu u_mul boothfor[18] ai gfor[44] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4417,"simu_top soc cpu u_mul boothfor[18] ai gfor[44] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4418,"simu_top soc cpu u_mul boothfor[18] ai gfor[44] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4191,"simu_top soc cpu u_mul boothfor[18] ai gfor[45] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4192,"simu_top soc cpu u_mul boothfor[18] ai gfor[45] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4193,"simu_top soc cpu u_mul boothfor[18] ai gfor[45] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4419,"simu_top soc cpu u_mul boothfor[18] ai gfor[45] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4420,"simu_top soc cpu u_mul boothfor[18] ai gfor[45] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4421,"simu_top soc cpu u_mul boothfor[18] ai gfor[45] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4419,"simu_top soc cpu u_mul boothfor[18] ai gfor[45] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4422,"simu_top soc cpu u_mul boothfor[18] ai gfor[45] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4423,"simu_top soc cpu u_mul boothfor[18] ai gfor[45] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4191,"simu_top soc cpu u_mul boothfor[18] ai gfor[46] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4192,"simu_top soc cpu u_mul boothfor[18] ai gfor[46] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4193,"simu_top soc cpu u_mul boothfor[18] ai gfor[46] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4424,"simu_top soc cpu u_mul boothfor[18] ai gfor[46] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4425,"simu_top soc cpu u_mul boothfor[18] ai gfor[46] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4426,"simu_top soc cpu u_mul boothfor[18] ai gfor[46] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4424,"simu_top soc cpu u_mul boothfor[18] ai gfor[46] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4427,"simu_top soc cpu u_mul boothfor[18] ai gfor[46] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4428,"simu_top soc cpu u_mul boothfor[18] ai gfor[46] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4191,"simu_top soc cpu u_mul boothfor[18] ai gfor[47] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4192,"simu_top soc cpu u_mul boothfor[18] ai gfor[47] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4193,"simu_top soc cpu u_mul boothfor[18] ai gfor[47] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4429,"simu_top soc cpu u_mul boothfor[18] ai gfor[47] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4430,"simu_top soc cpu u_mul boothfor[18] ai gfor[47] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4431,"simu_top soc cpu u_mul boothfor[18] ai gfor[47] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4429,"simu_top soc cpu u_mul boothfor[18] ai gfor[47] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4432,"simu_top soc cpu u_mul boothfor[18] ai gfor[47] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4433,"simu_top soc cpu u_mul boothfor[18] ai gfor[47] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4191,"simu_top soc cpu u_mul boothfor[18] ai gfor[48] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4192,"simu_top soc cpu u_mul boothfor[18] ai gfor[48] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4193,"simu_top soc cpu u_mul boothfor[18] ai gfor[48] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4434,"simu_top soc cpu u_mul boothfor[18] ai gfor[48] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4435,"simu_top soc cpu u_mul boothfor[18] ai gfor[48] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4436,"simu_top soc cpu u_mul boothfor[18] ai gfor[48] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4434,"simu_top soc cpu u_mul boothfor[18] ai gfor[48] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4437,"simu_top soc cpu u_mul boothfor[18] ai gfor[48] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4438,"simu_top soc cpu u_mul boothfor[18] ai gfor[48] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4191,"simu_top soc cpu u_mul boothfor[18] ai gfor[49] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4192,"simu_top soc cpu u_mul boothfor[18] ai gfor[49] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4193,"simu_top soc cpu u_mul boothfor[18] ai gfor[49] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4439,"simu_top soc cpu u_mul boothfor[18] ai gfor[49] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4440,"simu_top soc cpu u_mul boothfor[18] ai gfor[49] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4441,"simu_top soc cpu u_mul boothfor[18] ai gfor[49] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4439,"simu_top soc cpu u_mul boothfor[18] ai gfor[49] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4442,"simu_top soc cpu u_mul boothfor[18] ai gfor[49] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4443,"simu_top soc cpu u_mul boothfor[18] ai gfor[49] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4191,"simu_top soc cpu u_mul boothfor[18] ai gfor[50] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4192,"simu_top soc cpu u_mul boothfor[18] ai gfor[50] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4193,"simu_top soc cpu u_mul boothfor[18] ai gfor[50] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4444,"simu_top soc cpu u_mul boothfor[18] ai gfor[50] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4445,"simu_top soc cpu u_mul boothfor[18] ai gfor[50] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4446,"simu_top soc cpu u_mul boothfor[18] ai gfor[50] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4444,"simu_top soc cpu u_mul boothfor[18] ai gfor[50] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4447,"simu_top soc cpu u_mul boothfor[18] ai gfor[50] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4448,"simu_top soc cpu u_mul boothfor[18] ai gfor[50] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4191,"simu_top soc cpu u_mul boothfor[18] ai gfor[51] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4192,"simu_top soc cpu u_mul boothfor[18] ai gfor[51] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4193,"simu_top soc cpu u_mul boothfor[18] ai gfor[51] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4449,"simu_top soc cpu u_mul boothfor[18] ai gfor[51] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4450,"simu_top soc cpu u_mul boothfor[18] ai gfor[51] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4451,"simu_top soc cpu u_mul boothfor[18] ai gfor[51] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4449,"simu_top soc cpu u_mul boothfor[18] ai gfor[51] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4452,"simu_top soc cpu u_mul boothfor[18] ai gfor[51] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4453,"simu_top soc cpu u_mul boothfor[18] ai gfor[51] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4191,"simu_top soc cpu u_mul boothfor[18] ai gfor[52] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4192,"simu_top soc cpu u_mul boothfor[18] ai gfor[52] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4193,"simu_top soc cpu u_mul boothfor[18] ai gfor[52] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4454,"simu_top soc cpu u_mul boothfor[18] ai gfor[52] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4455,"simu_top soc cpu u_mul boothfor[18] ai gfor[52] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4456,"simu_top soc cpu u_mul boothfor[18] ai gfor[52] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4454,"simu_top soc cpu u_mul boothfor[18] ai gfor[52] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4457,"simu_top soc cpu u_mul boothfor[18] ai gfor[52] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4458,"simu_top soc cpu u_mul boothfor[18] ai gfor[52] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4191,"simu_top soc cpu u_mul boothfor[18] ai gfor[53] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4192,"simu_top soc cpu u_mul boothfor[18] ai gfor[53] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4193,"simu_top soc cpu u_mul boothfor[18] ai gfor[53] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4459,"simu_top soc cpu u_mul boothfor[18] ai gfor[53] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4460,"simu_top soc cpu u_mul boothfor[18] ai gfor[53] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4461,"simu_top soc cpu u_mul boothfor[18] ai gfor[53] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4459,"simu_top soc cpu u_mul boothfor[18] ai gfor[53] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4462,"simu_top soc cpu u_mul boothfor[18] ai gfor[53] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4463,"simu_top soc cpu u_mul boothfor[18] ai gfor[53] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4191,"simu_top soc cpu u_mul boothfor[18] ai gfor[54] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4192,"simu_top soc cpu u_mul boothfor[18] ai gfor[54] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4193,"simu_top soc cpu u_mul boothfor[18] ai gfor[54] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4464,"simu_top soc cpu u_mul boothfor[18] ai gfor[54] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4465,"simu_top soc cpu u_mul boothfor[18] ai gfor[54] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4466,"simu_top soc cpu u_mul boothfor[18] ai gfor[54] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4464,"simu_top soc cpu u_mul boothfor[18] ai gfor[54] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4467,"simu_top soc cpu u_mul boothfor[18] ai gfor[54] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4468,"simu_top soc cpu u_mul boothfor[18] ai gfor[54] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4191,"simu_top soc cpu u_mul boothfor[18] ai gfor[55] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4192,"simu_top soc cpu u_mul boothfor[18] ai gfor[55] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4193,"simu_top soc cpu u_mul boothfor[18] ai gfor[55] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4469,"simu_top soc cpu u_mul boothfor[18] ai gfor[55] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4470,"simu_top soc cpu u_mul boothfor[18] ai gfor[55] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4471,"simu_top soc cpu u_mul boothfor[18] ai gfor[55] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4469,"simu_top soc cpu u_mul boothfor[18] ai gfor[55] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4472,"simu_top soc cpu u_mul boothfor[18] ai gfor[55] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4473,"simu_top soc cpu u_mul boothfor[18] ai gfor[55] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4191,"simu_top soc cpu u_mul boothfor[18] ai gfor[56] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4192,"simu_top soc cpu u_mul boothfor[18] ai gfor[56] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4193,"simu_top soc cpu u_mul boothfor[18] ai gfor[56] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4474,"simu_top soc cpu u_mul boothfor[18] ai gfor[56] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4475,"simu_top soc cpu u_mul boothfor[18] ai gfor[56] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4476,"simu_top soc cpu u_mul boothfor[18] ai gfor[56] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4474,"simu_top soc cpu u_mul boothfor[18] ai gfor[56] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4477,"simu_top soc cpu u_mul boothfor[18] ai gfor[56] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4478,"simu_top soc cpu u_mul boothfor[18] ai gfor[56] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4191,"simu_top soc cpu u_mul boothfor[18] ai gfor[57] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4192,"simu_top soc cpu u_mul boothfor[18] ai gfor[57] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4193,"simu_top soc cpu u_mul boothfor[18] ai gfor[57] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4479,"simu_top soc cpu u_mul boothfor[18] ai gfor[57] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4480,"simu_top soc cpu u_mul boothfor[18] ai gfor[57] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4481,"simu_top soc cpu u_mul boothfor[18] ai gfor[57] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4479,"simu_top soc cpu u_mul boothfor[18] ai gfor[57] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4482,"simu_top soc cpu u_mul boothfor[18] ai gfor[57] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4483,"simu_top soc cpu u_mul boothfor[18] ai gfor[57] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4191,"simu_top soc cpu u_mul boothfor[18] ai gfor[58] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4192,"simu_top soc cpu u_mul boothfor[18] ai gfor[58] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4193,"simu_top soc cpu u_mul boothfor[18] ai gfor[58] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4484,"simu_top soc cpu u_mul boothfor[18] ai gfor[58] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4485,"simu_top soc cpu u_mul boothfor[18] ai gfor[58] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4486,"simu_top soc cpu u_mul boothfor[18] ai gfor[58] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4484,"simu_top soc cpu u_mul boothfor[18] ai gfor[58] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4487,"simu_top soc cpu u_mul boothfor[18] ai gfor[58] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4488,"simu_top soc cpu u_mul boothfor[18] ai gfor[58] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4191,"simu_top soc cpu u_mul boothfor[18] ai gfor[59] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4192,"simu_top soc cpu u_mul boothfor[18] ai gfor[59] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4193,"simu_top soc cpu u_mul boothfor[18] ai gfor[59] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4489,"simu_top soc cpu u_mul boothfor[18] ai gfor[59] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4490,"simu_top soc cpu u_mul boothfor[18] ai gfor[59] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4491,"simu_top soc cpu u_mul boothfor[18] ai gfor[59] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4489,"simu_top soc cpu u_mul boothfor[18] ai gfor[59] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4492,"simu_top soc cpu u_mul boothfor[18] ai gfor[59] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4493,"simu_top soc cpu u_mul boothfor[18] ai gfor[59] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4191,"simu_top soc cpu u_mul boothfor[18] ai gfor[60] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4192,"simu_top soc cpu u_mul boothfor[18] ai gfor[60] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4193,"simu_top soc cpu u_mul boothfor[18] ai gfor[60] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4494,"simu_top soc cpu u_mul boothfor[18] ai gfor[60] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4495,"simu_top soc cpu u_mul boothfor[18] ai gfor[60] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4496,"simu_top soc cpu u_mul boothfor[18] ai gfor[60] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4494,"simu_top soc cpu u_mul boothfor[18] ai gfor[60] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4497,"simu_top soc cpu u_mul boothfor[18] ai gfor[60] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4498,"simu_top soc cpu u_mul boothfor[18] ai gfor[60] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4191,"simu_top soc cpu u_mul boothfor[18] ai gfor[61] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4192,"simu_top soc cpu u_mul boothfor[18] ai gfor[61] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4193,"simu_top soc cpu u_mul boothfor[18] ai gfor[61] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4499,"simu_top soc cpu u_mul boothfor[18] ai gfor[61] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4500,"simu_top soc cpu u_mul boothfor[18] ai gfor[61] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4501,"simu_top soc cpu u_mul boothfor[18] ai gfor[61] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4499,"simu_top soc cpu u_mul boothfor[18] ai gfor[61] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4502,"simu_top soc cpu u_mul boothfor[18] ai gfor[61] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4503,"simu_top soc cpu u_mul boothfor[18] ai gfor[61] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4191,"simu_top soc cpu u_mul boothfor[18] ai gfor[62] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4192,"simu_top soc cpu u_mul boothfor[18] ai gfor[62] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4193,"simu_top soc cpu u_mul boothfor[18] ai gfor[62] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4504,"simu_top soc cpu u_mul boothfor[18] ai gfor[62] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4505,"simu_top soc cpu u_mul boothfor[18] ai gfor[62] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4506,"simu_top soc cpu u_mul boothfor[18] ai gfor[62] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4504,"simu_top soc cpu u_mul boothfor[18] ai gfor[62] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4507,"simu_top soc cpu u_mul boothfor[18] ai gfor[62] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4508,"simu_top soc cpu u_mul boothfor[18] ai gfor[62] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4191,"simu_top soc cpu u_mul boothfor[18] ai gfor[63] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4192,"simu_top soc cpu u_mul boothfor[18] ai gfor[63] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4193,"simu_top soc cpu u_mul boothfor[18] ai gfor[63] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4509,"simu_top soc cpu u_mul boothfor[18] ai gfor[63] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4510,"simu_top soc cpu u_mul boothfor[18] ai gfor[63] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4511,"simu_top soc cpu u_mul boothfor[18] ai gfor[63] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4509,"simu_top soc cpu u_mul boothfor[18] ai gfor[63] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4512,"simu_top soc cpu u_mul boothfor[18] ai gfor[63] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4513,"simu_top soc cpu u_mul boothfor[18] ai gfor[63] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+4514,"simu_top soc cpu u_mul boothfor[20] ai y",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declQuad(c+4515,"simu_top soc cpu u_mul boothfor[20] ai InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declQuad(c+4517,"simu_top soc cpu u_mul boothfor[20] ai OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declBit(c+4519,"simu_top soc cpu u_mul boothfor[20] ai Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4520,"simu_top soc cpu u_mul boothfor[20] ai negx",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4521,"simu_top soc cpu u_mul boothfor[20] ai x",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4522,"simu_top soc cpu u_mul boothfor[20] ai neg2x",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4523,"simu_top soc cpu u_mul boothfor[20] ai uu yc",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4524,"simu_top soc cpu u_mul boothfor[20] ai uu yb",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4194,"simu_top soc cpu u_mul boothfor[20] ai uu ya",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4520,"simu_top soc cpu u_mul boothfor[20] ai uu negx",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4521,"simu_top soc cpu u_mul boothfor[20] ai uu x",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4522,"simu_top soc cpu u_mul boothfor[20] ai uu neg2x",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4520,"simu_top soc cpu u_mul boothfor[20] ai fir negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4521,"simu_top soc cpu u_mul boothfor[20] ai fir x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4522,"simu_top soc cpu u_mul boothfor[20] ai fir neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4525,"simu_top soc cpu u_mul boothfor[20] ai fir InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13784,"simu_top soc cpu u_mul boothfor[20] ai fir PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13787,"simu_top soc cpu u_mul boothfor[20] ai fir NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4525,"simu_top soc cpu u_mul boothfor[20] ai fir PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4526,"simu_top soc cpu u_mul boothfor[20] ai fir NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4527,"simu_top soc cpu u_mul boothfor[20] ai fir OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4520,"simu_top soc cpu u_mul boothfor[20] ai gfor[1] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4521,"simu_top soc cpu u_mul boothfor[20] ai gfor[1] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4522,"simu_top soc cpu u_mul boothfor[20] ai gfor[1] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4528,"simu_top soc cpu u_mul boothfor[20] ai gfor[1] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4529,"simu_top soc cpu u_mul boothfor[20] ai gfor[1] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4530,"simu_top soc cpu u_mul boothfor[20] ai gfor[1] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4528,"simu_top soc cpu u_mul boothfor[20] ai gfor[1] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4531,"simu_top soc cpu u_mul boothfor[20] ai gfor[1] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4532,"simu_top soc cpu u_mul boothfor[20] ai gfor[1] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4520,"simu_top soc cpu u_mul boothfor[20] ai gfor[2] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4521,"simu_top soc cpu u_mul boothfor[20] ai gfor[2] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4522,"simu_top soc cpu u_mul boothfor[20] ai gfor[2] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4533,"simu_top soc cpu u_mul boothfor[20] ai gfor[2] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4534,"simu_top soc cpu u_mul boothfor[20] ai gfor[2] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4535,"simu_top soc cpu u_mul boothfor[20] ai gfor[2] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4533,"simu_top soc cpu u_mul boothfor[20] ai gfor[2] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4536,"simu_top soc cpu u_mul boothfor[20] ai gfor[2] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4537,"simu_top soc cpu u_mul boothfor[20] ai gfor[2] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4520,"simu_top soc cpu u_mul boothfor[20] ai gfor[3] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4521,"simu_top soc cpu u_mul boothfor[20] ai gfor[3] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4522,"simu_top soc cpu u_mul boothfor[20] ai gfor[3] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4538,"simu_top soc cpu u_mul boothfor[20] ai gfor[3] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4539,"simu_top soc cpu u_mul boothfor[20] ai gfor[3] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4540,"simu_top soc cpu u_mul boothfor[20] ai gfor[3] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4538,"simu_top soc cpu u_mul boothfor[20] ai gfor[3] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4541,"simu_top soc cpu u_mul boothfor[20] ai gfor[3] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4542,"simu_top soc cpu u_mul boothfor[20] ai gfor[3] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4520,"simu_top soc cpu u_mul boothfor[20] ai gfor[4] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4521,"simu_top soc cpu u_mul boothfor[20] ai gfor[4] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4522,"simu_top soc cpu u_mul boothfor[20] ai gfor[4] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4543,"simu_top soc cpu u_mul boothfor[20] ai gfor[4] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4544,"simu_top soc cpu u_mul boothfor[20] ai gfor[4] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4545,"simu_top soc cpu u_mul boothfor[20] ai gfor[4] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4543,"simu_top soc cpu u_mul boothfor[20] ai gfor[4] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4546,"simu_top soc cpu u_mul boothfor[20] ai gfor[4] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4547,"simu_top soc cpu u_mul boothfor[20] ai gfor[4] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4520,"simu_top soc cpu u_mul boothfor[20] ai gfor[5] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4521,"simu_top soc cpu u_mul boothfor[20] ai gfor[5] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4522,"simu_top soc cpu u_mul boothfor[20] ai gfor[5] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4548,"simu_top soc cpu u_mul boothfor[20] ai gfor[5] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4549,"simu_top soc cpu u_mul boothfor[20] ai gfor[5] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4550,"simu_top soc cpu u_mul boothfor[20] ai gfor[5] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4548,"simu_top soc cpu u_mul boothfor[20] ai gfor[5] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4551,"simu_top soc cpu u_mul boothfor[20] ai gfor[5] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4552,"simu_top soc cpu u_mul boothfor[20] ai gfor[5] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4520,"simu_top soc cpu u_mul boothfor[20] ai gfor[6] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4521,"simu_top soc cpu u_mul boothfor[20] ai gfor[6] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4522,"simu_top soc cpu u_mul boothfor[20] ai gfor[6] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4553,"simu_top soc cpu u_mul boothfor[20] ai gfor[6] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4554,"simu_top soc cpu u_mul boothfor[20] ai gfor[6] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4555,"simu_top soc cpu u_mul boothfor[20] ai gfor[6] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4553,"simu_top soc cpu u_mul boothfor[20] ai gfor[6] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4556,"simu_top soc cpu u_mul boothfor[20] ai gfor[6] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4557,"simu_top soc cpu u_mul boothfor[20] ai gfor[6] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4520,"simu_top soc cpu u_mul boothfor[20] ai gfor[7] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4521,"simu_top soc cpu u_mul boothfor[20] ai gfor[7] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4522,"simu_top soc cpu u_mul boothfor[20] ai gfor[7] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4558,"simu_top soc cpu u_mul boothfor[20] ai gfor[7] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4559,"simu_top soc cpu u_mul boothfor[20] ai gfor[7] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4560,"simu_top soc cpu u_mul boothfor[20] ai gfor[7] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4558,"simu_top soc cpu u_mul boothfor[20] ai gfor[7] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4561,"simu_top soc cpu u_mul boothfor[20] ai gfor[7] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4562,"simu_top soc cpu u_mul boothfor[20] ai gfor[7] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4520,"simu_top soc cpu u_mul boothfor[20] ai gfor[8] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4521,"simu_top soc cpu u_mul boothfor[20] ai gfor[8] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4522,"simu_top soc cpu u_mul boothfor[20] ai gfor[8] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4563,"simu_top soc cpu u_mul boothfor[20] ai gfor[8] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4564,"simu_top soc cpu u_mul boothfor[20] ai gfor[8] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4565,"simu_top soc cpu u_mul boothfor[20] ai gfor[8] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4563,"simu_top soc cpu u_mul boothfor[20] ai gfor[8] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4566,"simu_top soc cpu u_mul boothfor[20] ai gfor[8] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4567,"simu_top soc cpu u_mul boothfor[20] ai gfor[8] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4520,"simu_top soc cpu u_mul boothfor[20] ai gfor[9] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4521,"simu_top soc cpu u_mul boothfor[20] ai gfor[9] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4522,"simu_top soc cpu u_mul boothfor[20] ai gfor[9] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4568,"simu_top soc cpu u_mul boothfor[20] ai gfor[9] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4569,"simu_top soc cpu u_mul boothfor[20] ai gfor[9] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4570,"simu_top soc cpu u_mul boothfor[20] ai gfor[9] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4568,"simu_top soc cpu u_mul boothfor[20] ai gfor[9] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4571,"simu_top soc cpu u_mul boothfor[20] ai gfor[9] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4572,"simu_top soc cpu u_mul boothfor[20] ai gfor[9] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4520,"simu_top soc cpu u_mul boothfor[20] ai gfor[10] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4521,"simu_top soc cpu u_mul boothfor[20] ai gfor[10] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4522,"simu_top soc cpu u_mul boothfor[20] ai gfor[10] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4573,"simu_top soc cpu u_mul boothfor[20] ai gfor[10] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4574,"simu_top soc cpu u_mul boothfor[20] ai gfor[10] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4575,"simu_top soc cpu u_mul boothfor[20] ai gfor[10] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4573,"simu_top soc cpu u_mul boothfor[20] ai gfor[10] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4576,"simu_top soc cpu u_mul boothfor[20] ai gfor[10] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4577,"simu_top soc cpu u_mul boothfor[20] ai gfor[10] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4520,"simu_top soc cpu u_mul boothfor[20] ai gfor[11] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4521,"simu_top soc cpu u_mul boothfor[20] ai gfor[11] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4522,"simu_top soc cpu u_mul boothfor[20] ai gfor[11] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4578,"simu_top soc cpu u_mul boothfor[20] ai gfor[11] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4579,"simu_top soc cpu u_mul boothfor[20] ai gfor[11] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4580,"simu_top soc cpu u_mul boothfor[20] ai gfor[11] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4578,"simu_top soc cpu u_mul boothfor[20] ai gfor[11] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4581,"simu_top soc cpu u_mul boothfor[20] ai gfor[11] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4582,"simu_top soc cpu u_mul boothfor[20] ai gfor[11] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4520,"simu_top soc cpu u_mul boothfor[20] ai gfor[12] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4521,"simu_top soc cpu u_mul boothfor[20] ai gfor[12] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4522,"simu_top soc cpu u_mul boothfor[20] ai gfor[12] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4583,"simu_top soc cpu u_mul boothfor[20] ai gfor[12] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4584,"simu_top soc cpu u_mul boothfor[20] ai gfor[12] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4585,"simu_top soc cpu u_mul boothfor[20] ai gfor[12] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4583,"simu_top soc cpu u_mul boothfor[20] ai gfor[12] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4586,"simu_top soc cpu u_mul boothfor[20] ai gfor[12] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4587,"simu_top soc cpu u_mul boothfor[20] ai gfor[12] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4520,"simu_top soc cpu u_mul boothfor[20] ai gfor[13] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4521,"simu_top soc cpu u_mul boothfor[20] ai gfor[13] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4522,"simu_top soc cpu u_mul boothfor[20] ai gfor[13] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4588,"simu_top soc cpu u_mul boothfor[20] ai gfor[13] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4589,"simu_top soc cpu u_mul boothfor[20] ai gfor[13] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4590,"simu_top soc cpu u_mul boothfor[20] ai gfor[13] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4588,"simu_top soc cpu u_mul boothfor[20] ai gfor[13] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4591,"simu_top soc cpu u_mul boothfor[20] ai gfor[13] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4592,"simu_top soc cpu u_mul boothfor[20] ai gfor[13] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4520,"simu_top soc cpu u_mul boothfor[20] ai gfor[14] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4521,"simu_top soc cpu u_mul boothfor[20] ai gfor[14] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4522,"simu_top soc cpu u_mul boothfor[20] ai gfor[14] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4593,"simu_top soc cpu u_mul boothfor[20] ai gfor[14] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4594,"simu_top soc cpu u_mul boothfor[20] ai gfor[14] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4595,"simu_top soc cpu u_mul boothfor[20] ai gfor[14] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4593,"simu_top soc cpu u_mul boothfor[20] ai gfor[14] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4596,"simu_top soc cpu u_mul boothfor[20] ai gfor[14] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4597,"simu_top soc cpu u_mul boothfor[20] ai gfor[14] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4520,"simu_top soc cpu u_mul boothfor[20] ai gfor[15] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4521,"simu_top soc cpu u_mul boothfor[20] ai gfor[15] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4522,"simu_top soc cpu u_mul boothfor[20] ai gfor[15] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4598,"simu_top soc cpu u_mul boothfor[20] ai gfor[15] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4599,"simu_top soc cpu u_mul boothfor[20] ai gfor[15] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4600,"simu_top soc cpu u_mul boothfor[20] ai gfor[15] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4598,"simu_top soc cpu u_mul boothfor[20] ai gfor[15] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4601,"simu_top soc cpu u_mul boothfor[20] ai gfor[15] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4602,"simu_top soc cpu u_mul boothfor[20] ai gfor[15] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4520,"simu_top soc cpu u_mul boothfor[20] ai gfor[16] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4521,"simu_top soc cpu u_mul boothfor[20] ai gfor[16] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4522,"simu_top soc cpu u_mul boothfor[20] ai gfor[16] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4603,"simu_top soc cpu u_mul boothfor[20] ai gfor[16] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4604,"simu_top soc cpu u_mul boothfor[20] ai gfor[16] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4605,"simu_top soc cpu u_mul boothfor[20] ai gfor[16] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4603,"simu_top soc cpu u_mul boothfor[20] ai gfor[16] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4606,"simu_top soc cpu u_mul boothfor[20] ai gfor[16] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4607,"simu_top soc cpu u_mul boothfor[20] ai gfor[16] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4520,"simu_top soc cpu u_mul boothfor[20] ai gfor[17] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4521,"simu_top soc cpu u_mul boothfor[20] ai gfor[17] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4522,"simu_top soc cpu u_mul boothfor[20] ai gfor[17] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4608,"simu_top soc cpu u_mul boothfor[20] ai gfor[17] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4609,"simu_top soc cpu u_mul boothfor[20] ai gfor[17] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4610,"simu_top soc cpu u_mul boothfor[20] ai gfor[17] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4608,"simu_top soc cpu u_mul boothfor[20] ai gfor[17] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4611,"simu_top soc cpu u_mul boothfor[20] ai gfor[17] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4612,"simu_top soc cpu u_mul boothfor[20] ai gfor[17] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4520,"simu_top soc cpu u_mul boothfor[20] ai gfor[18] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4521,"simu_top soc cpu u_mul boothfor[20] ai gfor[18] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4522,"simu_top soc cpu u_mul boothfor[20] ai gfor[18] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4613,"simu_top soc cpu u_mul boothfor[20] ai gfor[18] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4614,"simu_top soc cpu u_mul boothfor[20] ai gfor[18] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4615,"simu_top soc cpu u_mul boothfor[20] ai gfor[18] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4613,"simu_top soc cpu u_mul boothfor[20] ai gfor[18] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4616,"simu_top soc cpu u_mul boothfor[20] ai gfor[18] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4617,"simu_top soc cpu u_mul boothfor[20] ai gfor[18] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4520,"simu_top soc cpu u_mul boothfor[20] ai gfor[19] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4521,"simu_top soc cpu u_mul boothfor[20] ai gfor[19] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4522,"simu_top soc cpu u_mul boothfor[20] ai gfor[19] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4618,"simu_top soc cpu u_mul boothfor[20] ai gfor[19] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4619,"simu_top soc cpu u_mul boothfor[20] ai gfor[19] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4620,"simu_top soc cpu u_mul boothfor[20] ai gfor[19] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4618,"simu_top soc cpu u_mul boothfor[20] ai gfor[19] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4621,"simu_top soc cpu u_mul boothfor[20] ai gfor[19] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4622,"simu_top soc cpu u_mul boothfor[20] ai gfor[19] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4520,"simu_top soc cpu u_mul boothfor[20] ai gfor[20] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4521,"simu_top soc cpu u_mul boothfor[20] ai gfor[20] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4522,"simu_top soc cpu u_mul boothfor[20] ai gfor[20] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4623,"simu_top soc cpu u_mul boothfor[20] ai gfor[20] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4624,"simu_top soc cpu u_mul boothfor[20] ai gfor[20] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4625,"simu_top soc cpu u_mul boothfor[20] ai gfor[20] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4623,"simu_top soc cpu u_mul boothfor[20] ai gfor[20] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4626,"simu_top soc cpu u_mul boothfor[20] ai gfor[20] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4627,"simu_top soc cpu u_mul boothfor[20] ai gfor[20] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4520,"simu_top soc cpu u_mul boothfor[20] ai gfor[21] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4521,"simu_top soc cpu u_mul boothfor[20] ai gfor[21] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4522,"simu_top soc cpu u_mul boothfor[20] ai gfor[21] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4628,"simu_top soc cpu u_mul boothfor[20] ai gfor[21] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4629,"simu_top soc cpu u_mul boothfor[20] ai gfor[21] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4630,"simu_top soc cpu u_mul boothfor[20] ai gfor[21] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4628,"simu_top soc cpu u_mul boothfor[20] ai gfor[21] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4631,"simu_top soc cpu u_mul boothfor[20] ai gfor[21] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4632,"simu_top soc cpu u_mul boothfor[20] ai gfor[21] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4520,"simu_top soc cpu u_mul boothfor[20] ai gfor[22] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4521,"simu_top soc cpu u_mul boothfor[20] ai gfor[22] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4522,"simu_top soc cpu u_mul boothfor[20] ai gfor[22] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4633,"simu_top soc cpu u_mul boothfor[20] ai gfor[22] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4634,"simu_top soc cpu u_mul boothfor[20] ai gfor[22] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4635,"simu_top soc cpu u_mul boothfor[20] ai gfor[22] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4633,"simu_top soc cpu u_mul boothfor[20] ai gfor[22] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4636,"simu_top soc cpu u_mul boothfor[20] ai gfor[22] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4637,"simu_top soc cpu u_mul boothfor[20] ai gfor[22] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4520,"simu_top soc cpu u_mul boothfor[20] ai gfor[23] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4521,"simu_top soc cpu u_mul boothfor[20] ai gfor[23] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4522,"simu_top soc cpu u_mul boothfor[20] ai gfor[23] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4638,"simu_top soc cpu u_mul boothfor[20] ai gfor[23] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4639,"simu_top soc cpu u_mul boothfor[20] ai gfor[23] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4640,"simu_top soc cpu u_mul boothfor[20] ai gfor[23] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4638,"simu_top soc cpu u_mul boothfor[20] ai gfor[23] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4641,"simu_top soc cpu u_mul boothfor[20] ai gfor[23] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4642,"simu_top soc cpu u_mul boothfor[20] ai gfor[23] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4520,"simu_top soc cpu u_mul boothfor[20] ai gfor[24] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4521,"simu_top soc cpu u_mul boothfor[20] ai gfor[24] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4522,"simu_top soc cpu u_mul boothfor[20] ai gfor[24] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4643,"simu_top soc cpu u_mul boothfor[20] ai gfor[24] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4644,"simu_top soc cpu u_mul boothfor[20] ai gfor[24] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4645,"simu_top soc cpu u_mul boothfor[20] ai gfor[24] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4643,"simu_top soc cpu u_mul boothfor[20] ai gfor[24] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4646,"simu_top soc cpu u_mul boothfor[20] ai gfor[24] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4647,"simu_top soc cpu u_mul boothfor[20] ai gfor[24] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4520,"simu_top soc cpu u_mul boothfor[20] ai gfor[25] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4521,"simu_top soc cpu u_mul boothfor[20] ai gfor[25] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4522,"simu_top soc cpu u_mul boothfor[20] ai gfor[25] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4648,"simu_top soc cpu u_mul boothfor[20] ai gfor[25] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4649,"simu_top soc cpu u_mul boothfor[20] ai gfor[25] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4650,"simu_top soc cpu u_mul boothfor[20] ai gfor[25] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4648,"simu_top soc cpu u_mul boothfor[20] ai gfor[25] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4651,"simu_top soc cpu u_mul boothfor[20] ai gfor[25] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4652,"simu_top soc cpu u_mul boothfor[20] ai gfor[25] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4520,"simu_top soc cpu u_mul boothfor[20] ai gfor[26] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4521,"simu_top soc cpu u_mul boothfor[20] ai gfor[26] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4522,"simu_top soc cpu u_mul boothfor[20] ai gfor[26] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4653,"simu_top soc cpu u_mul boothfor[20] ai gfor[26] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4654,"simu_top soc cpu u_mul boothfor[20] ai gfor[26] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4655,"simu_top soc cpu u_mul boothfor[20] ai gfor[26] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4653,"simu_top soc cpu u_mul boothfor[20] ai gfor[26] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4656,"simu_top soc cpu u_mul boothfor[20] ai gfor[26] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4657,"simu_top soc cpu u_mul boothfor[20] ai gfor[26] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4520,"simu_top soc cpu u_mul boothfor[20] ai gfor[27] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4521,"simu_top soc cpu u_mul boothfor[20] ai gfor[27] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4522,"simu_top soc cpu u_mul boothfor[20] ai gfor[27] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4658,"simu_top soc cpu u_mul boothfor[20] ai gfor[27] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4659,"simu_top soc cpu u_mul boothfor[20] ai gfor[27] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4660,"simu_top soc cpu u_mul boothfor[20] ai gfor[27] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4658,"simu_top soc cpu u_mul boothfor[20] ai gfor[27] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4661,"simu_top soc cpu u_mul boothfor[20] ai gfor[27] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4662,"simu_top soc cpu u_mul boothfor[20] ai gfor[27] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4520,"simu_top soc cpu u_mul boothfor[20] ai gfor[28] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4521,"simu_top soc cpu u_mul boothfor[20] ai gfor[28] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4522,"simu_top soc cpu u_mul boothfor[20] ai gfor[28] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4663,"simu_top soc cpu u_mul boothfor[20] ai gfor[28] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4664,"simu_top soc cpu u_mul boothfor[20] ai gfor[28] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4665,"simu_top soc cpu u_mul boothfor[20] ai gfor[28] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4663,"simu_top soc cpu u_mul boothfor[20] ai gfor[28] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4666,"simu_top soc cpu u_mul boothfor[20] ai gfor[28] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4667,"simu_top soc cpu u_mul boothfor[20] ai gfor[28] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4520,"simu_top soc cpu u_mul boothfor[20] ai gfor[29] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4521,"simu_top soc cpu u_mul boothfor[20] ai gfor[29] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4522,"simu_top soc cpu u_mul boothfor[20] ai gfor[29] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4668,"simu_top soc cpu u_mul boothfor[20] ai gfor[29] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4669,"simu_top soc cpu u_mul boothfor[20] ai gfor[29] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4670,"simu_top soc cpu u_mul boothfor[20] ai gfor[29] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4668,"simu_top soc cpu u_mul boothfor[20] ai gfor[29] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4671,"simu_top soc cpu u_mul boothfor[20] ai gfor[29] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4672,"simu_top soc cpu u_mul boothfor[20] ai gfor[29] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4520,"simu_top soc cpu u_mul boothfor[20] ai gfor[30] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4521,"simu_top soc cpu u_mul boothfor[20] ai gfor[30] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4522,"simu_top soc cpu u_mul boothfor[20] ai gfor[30] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4673,"simu_top soc cpu u_mul boothfor[20] ai gfor[30] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4674,"simu_top soc cpu u_mul boothfor[20] ai gfor[30] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4675,"simu_top soc cpu u_mul boothfor[20] ai gfor[30] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4673,"simu_top soc cpu u_mul boothfor[20] ai gfor[30] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4676,"simu_top soc cpu u_mul boothfor[20] ai gfor[30] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4677,"simu_top soc cpu u_mul boothfor[20] ai gfor[30] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4520,"simu_top soc cpu u_mul boothfor[20] ai gfor[31] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4521,"simu_top soc cpu u_mul boothfor[20] ai gfor[31] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4522,"simu_top soc cpu u_mul boothfor[20] ai gfor[31] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4678,"simu_top soc cpu u_mul boothfor[20] ai gfor[31] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4679,"simu_top soc cpu u_mul boothfor[20] ai gfor[31] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4680,"simu_top soc cpu u_mul boothfor[20] ai gfor[31] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4678,"simu_top soc cpu u_mul boothfor[20] ai gfor[31] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4681,"simu_top soc cpu u_mul boothfor[20] ai gfor[31] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4682,"simu_top soc cpu u_mul boothfor[20] ai gfor[31] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4520,"simu_top soc cpu u_mul boothfor[20] ai gfor[32] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4521,"simu_top soc cpu u_mul boothfor[20] ai gfor[32] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4522,"simu_top soc cpu u_mul boothfor[20] ai gfor[32] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4683,"simu_top soc cpu u_mul boothfor[20] ai gfor[32] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4684,"simu_top soc cpu u_mul boothfor[20] ai gfor[32] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4685,"simu_top soc cpu u_mul boothfor[20] ai gfor[32] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4683,"simu_top soc cpu u_mul boothfor[20] ai gfor[32] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4686,"simu_top soc cpu u_mul boothfor[20] ai gfor[32] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4687,"simu_top soc cpu u_mul boothfor[20] ai gfor[32] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4520,"simu_top soc cpu u_mul boothfor[20] ai gfor[33] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4521,"simu_top soc cpu u_mul boothfor[20] ai gfor[33] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4522,"simu_top soc cpu u_mul boothfor[20] ai gfor[33] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4688,"simu_top soc cpu u_mul boothfor[20] ai gfor[33] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4689,"simu_top soc cpu u_mul boothfor[20] ai gfor[33] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4690,"simu_top soc cpu u_mul boothfor[20] ai gfor[33] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4688,"simu_top soc cpu u_mul boothfor[20] ai gfor[33] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4691,"simu_top soc cpu u_mul boothfor[20] ai gfor[33] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4692,"simu_top soc cpu u_mul boothfor[20] ai gfor[33] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4520,"simu_top soc cpu u_mul boothfor[20] ai gfor[34] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4521,"simu_top soc cpu u_mul boothfor[20] ai gfor[34] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4522,"simu_top soc cpu u_mul boothfor[20] ai gfor[34] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4693,"simu_top soc cpu u_mul boothfor[20] ai gfor[34] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4694,"simu_top soc cpu u_mul boothfor[20] ai gfor[34] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4695,"simu_top soc cpu u_mul boothfor[20] ai gfor[34] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4693,"simu_top soc cpu u_mul boothfor[20] ai gfor[34] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4696,"simu_top soc cpu u_mul boothfor[20] ai gfor[34] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4697,"simu_top soc cpu u_mul boothfor[20] ai gfor[34] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4520,"simu_top soc cpu u_mul boothfor[20] ai gfor[35] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4521,"simu_top soc cpu u_mul boothfor[20] ai gfor[35] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4522,"simu_top soc cpu u_mul boothfor[20] ai gfor[35] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4698,"simu_top soc cpu u_mul boothfor[20] ai gfor[35] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4699,"simu_top soc cpu u_mul boothfor[20] ai gfor[35] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4700,"simu_top soc cpu u_mul boothfor[20] ai gfor[35] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4698,"simu_top soc cpu u_mul boothfor[20] ai gfor[35] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4701,"simu_top soc cpu u_mul boothfor[20] ai gfor[35] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4702,"simu_top soc cpu u_mul boothfor[20] ai gfor[35] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4520,"simu_top soc cpu u_mul boothfor[20] ai gfor[36] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4521,"simu_top soc cpu u_mul boothfor[20] ai gfor[36] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4522,"simu_top soc cpu u_mul boothfor[20] ai gfor[36] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4703,"simu_top soc cpu u_mul boothfor[20] ai gfor[36] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4704,"simu_top soc cpu u_mul boothfor[20] ai gfor[36] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4705,"simu_top soc cpu u_mul boothfor[20] ai gfor[36] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4703,"simu_top soc cpu u_mul boothfor[20] ai gfor[36] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4706,"simu_top soc cpu u_mul boothfor[20] ai gfor[36] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4707,"simu_top soc cpu u_mul boothfor[20] ai gfor[36] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4520,"simu_top soc cpu u_mul boothfor[20] ai gfor[37] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4521,"simu_top soc cpu u_mul boothfor[20] ai gfor[37] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4522,"simu_top soc cpu u_mul boothfor[20] ai gfor[37] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4708,"simu_top soc cpu u_mul boothfor[20] ai gfor[37] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4709,"simu_top soc cpu u_mul boothfor[20] ai gfor[37] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4710,"simu_top soc cpu u_mul boothfor[20] ai gfor[37] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4708,"simu_top soc cpu u_mul boothfor[20] ai gfor[37] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4711,"simu_top soc cpu u_mul boothfor[20] ai gfor[37] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4712,"simu_top soc cpu u_mul boothfor[20] ai gfor[37] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4520,"simu_top soc cpu u_mul boothfor[20] ai gfor[38] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4521,"simu_top soc cpu u_mul boothfor[20] ai gfor[38] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4522,"simu_top soc cpu u_mul boothfor[20] ai gfor[38] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4713,"simu_top soc cpu u_mul boothfor[20] ai gfor[38] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4714,"simu_top soc cpu u_mul boothfor[20] ai gfor[38] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4715,"simu_top soc cpu u_mul boothfor[20] ai gfor[38] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4713,"simu_top soc cpu u_mul boothfor[20] ai gfor[38] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4716,"simu_top soc cpu u_mul boothfor[20] ai gfor[38] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4717,"simu_top soc cpu u_mul boothfor[20] ai gfor[38] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4520,"simu_top soc cpu u_mul boothfor[20] ai gfor[39] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4521,"simu_top soc cpu u_mul boothfor[20] ai gfor[39] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4522,"simu_top soc cpu u_mul boothfor[20] ai gfor[39] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4718,"simu_top soc cpu u_mul boothfor[20] ai gfor[39] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4719,"simu_top soc cpu u_mul boothfor[20] ai gfor[39] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4720,"simu_top soc cpu u_mul boothfor[20] ai gfor[39] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4718,"simu_top soc cpu u_mul boothfor[20] ai gfor[39] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4721,"simu_top soc cpu u_mul boothfor[20] ai gfor[39] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4722,"simu_top soc cpu u_mul boothfor[20] ai gfor[39] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4520,"simu_top soc cpu u_mul boothfor[20] ai gfor[40] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4521,"simu_top soc cpu u_mul boothfor[20] ai gfor[40] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4522,"simu_top soc cpu u_mul boothfor[20] ai gfor[40] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4723,"simu_top soc cpu u_mul boothfor[20] ai gfor[40] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4724,"simu_top soc cpu u_mul boothfor[20] ai gfor[40] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4725,"simu_top soc cpu u_mul boothfor[20] ai gfor[40] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4723,"simu_top soc cpu u_mul boothfor[20] ai gfor[40] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4726,"simu_top soc cpu u_mul boothfor[20] ai gfor[40] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4727,"simu_top soc cpu u_mul boothfor[20] ai gfor[40] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4520,"simu_top soc cpu u_mul boothfor[20] ai gfor[41] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4521,"simu_top soc cpu u_mul boothfor[20] ai gfor[41] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4522,"simu_top soc cpu u_mul boothfor[20] ai gfor[41] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4728,"simu_top soc cpu u_mul boothfor[20] ai gfor[41] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4729,"simu_top soc cpu u_mul boothfor[20] ai gfor[41] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4730,"simu_top soc cpu u_mul boothfor[20] ai gfor[41] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4728,"simu_top soc cpu u_mul boothfor[20] ai gfor[41] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4731,"simu_top soc cpu u_mul boothfor[20] ai gfor[41] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4732,"simu_top soc cpu u_mul boothfor[20] ai gfor[41] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4520,"simu_top soc cpu u_mul boothfor[20] ai gfor[42] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4521,"simu_top soc cpu u_mul boothfor[20] ai gfor[42] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4522,"simu_top soc cpu u_mul boothfor[20] ai gfor[42] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4733,"simu_top soc cpu u_mul boothfor[20] ai gfor[42] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4734,"simu_top soc cpu u_mul boothfor[20] ai gfor[42] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4735,"simu_top soc cpu u_mul boothfor[20] ai gfor[42] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4733,"simu_top soc cpu u_mul boothfor[20] ai gfor[42] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4736,"simu_top soc cpu u_mul boothfor[20] ai gfor[42] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4737,"simu_top soc cpu u_mul boothfor[20] ai gfor[42] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4520,"simu_top soc cpu u_mul boothfor[20] ai gfor[43] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4521,"simu_top soc cpu u_mul boothfor[20] ai gfor[43] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4522,"simu_top soc cpu u_mul boothfor[20] ai gfor[43] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4738,"simu_top soc cpu u_mul boothfor[20] ai gfor[43] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4739,"simu_top soc cpu u_mul boothfor[20] ai gfor[43] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4740,"simu_top soc cpu u_mul boothfor[20] ai gfor[43] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4738,"simu_top soc cpu u_mul boothfor[20] ai gfor[43] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4741,"simu_top soc cpu u_mul boothfor[20] ai gfor[43] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4742,"simu_top soc cpu u_mul boothfor[20] ai gfor[43] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4520,"simu_top soc cpu u_mul boothfor[20] ai gfor[44] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4521,"simu_top soc cpu u_mul boothfor[20] ai gfor[44] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4522,"simu_top soc cpu u_mul boothfor[20] ai gfor[44] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4743,"simu_top soc cpu u_mul boothfor[20] ai gfor[44] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4744,"simu_top soc cpu u_mul boothfor[20] ai gfor[44] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4745,"simu_top soc cpu u_mul boothfor[20] ai gfor[44] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4743,"simu_top soc cpu u_mul boothfor[20] ai gfor[44] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4746,"simu_top soc cpu u_mul boothfor[20] ai gfor[44] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4747,"simu_top soc cpu u_mul boothfor[20] ai gfor[44] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4520,"simu_top soc cpu u_mul boothfor[20] ai gfor[45] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4521,"simu_top soc cpu u_mul boothfor[20] ai gfor[45] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4522,"simu_top soc cpu u_mul boothfor[20] ai gfor[45] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4748,"simu_top soc cpu u_mul boothfor[20] ai gfor[45] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4749,"simu_top soc cpu u_mul boothfor[20] ai gfor[45] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4750,"simu_top soc cpu u_mul boothfor[20] ai gfor[45] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4748,"simu_top soc cpu u_mul boothfor[20] ai gfor[45] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4751,"simu_top soc cpu u_mul boothfor[20] ai gfor[45] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4752,"simu_top soc cpu u_mul boothfor[20] ai gfor[45] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4520,"simu_top soc cpu u_mul boothfor[20] ai gfor[46] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4521,"simu_top soc cpu u_mul boothfor[20] ai gfor[46] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4522,"simu_top soc cpu u_mul boothfor[20] ai gfor[46] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4753,"simu_top soc cpu u_mul boothfor[20] ai gfor[46] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4754,"simu_top soc cpu u_mul boothfor[20] ai gfor[46] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4755,"simu_top soc cpu u_mul boothfor[20] ai gfor[46] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4753,"simu_top soc cpu u_mul boothfor[20] ai gfor[46] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4756,"simu_top soc cpu u_mul boothfor[20] ai gfor[46] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4757,"simu_top soc cpu u_mul boothfor[20] ai gfor[46] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4520,"simu_top soc cpu u_mul boothfor[20] ai gfor[47] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4521,"simu_top soc cpu u_mul boothfor[20] ai gfor[47] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4522,"simu_top soc cpu u_mul boothfor[20] ai gfor[47] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4758,"simu_top soc cpu u_mul boothfor[20] ai gfor[47] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4759,"simu_top soc cpu u_mul boothfor[20] ai gfor[47] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4760,"simu_top soc cpu u_mul boothfor[20] ai gfor[47] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4758,"simu_top soc cpu u_mul boothfor[20] ai gfor[47] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4761,"simu_top soc cpu u_mul boothfor[20] ai gfor[47] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4762,"simu_top soc cpu u_mul boothfor[20] ai gfor[47] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4520,"simu_top soc cpu u_mul boothfor[20] ai gfor[48] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4521,"simu_top soc cpu u_mul boothfor[20] ai gfor[48] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4522,"simu_top soc cpu u_mul boothfor[20] ai gfor[48] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4763,"simu_top soc cpu u_mul boothfor[20] ai gfor[48] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4764,"simu_top soc cpu u_mul boothfor[20] ai gfor[48] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4765,"simu_top soc cpu u_mul boothfor[20] ai gfor[48] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4763,"simu_top soc cpu u_mul boothfor[20] ai gfor[48] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4766,"simu_top soc cpu u_mul boothfor[20] ai gfor[48] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4767,"simu_top soc cpu u_mul boothfor[20] ai gfor[48] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4520,"simu_top soc cpu u_mul boothfor[20] ai gfor[49] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4521,"simu_top soc cpu u_mul boothfor[20] ai gfor[49] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4522,"simu_top soc cpu u_mul boothfor[20] ai gfor[49] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4768,"simu_top soc cpu u_mul boothfor[20] ai gfor[49] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4769,"simu_top soc cpu u_mul boothfor[20] ai gfor[49] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4770,"simu_top soc cpu u_mul boothfor[20] ai gfor[49] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4768,"simu_top soc cpu u_mul boothfor[20] ai gfor[49] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4771,"simu_top soc cpu u_mul boothfor[20] ai gfor[49] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4772,"simu_top soc cpu u_mul boothfor[20] ai gfor[49] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4520,"simu_top soc cpu u_mul boothfor[20] ai gfor[50] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4521,"simu_top soc cpu u_mul boothfor[20] ai gfor[50] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4522,"simu_top soc cpu u_mul boothfor[20] ai gfor[50] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4773,"simu_top soc cpu u_mul boothfor[20] ai gfor[50] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4774,"simu_top soc cpu u_mul boothfor[20] ai gfor[50] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4775,"simu_top soc cpu u_mul boothfor[20] ai gfor[50] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4773,"simu_top soc cpu u_mul boothfor[20] ai gfor[50] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4776,"simu_top soc cpu u_mul boothfor[20] ai gfor[50] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4777,"simu_top soc cpu u_mul boothfor[20] ai gfor[50] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4520,"simu_top soc cpu u_mul boothfor[20] ai gfor[51] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4521,"simu_top soc cpu u_mul boothfor[20] ai gfor[51] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4522,"simu_top soc cpu u_mul boothfor[20] ai gfor[51] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4778,"simu_top soc cpu u_mul boothfor[20] ai gfor[51] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4779,"simu_top soc cpu u_mul boothfor[20] ai gfor[51] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4780,"simu_top soc cpu u_mul boothfor[20] ai gfor[51] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4778,"simu_top soc cpu u_mul boothfor[20] ai gfor[51] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4781,"simu_top soc cpu u_mul boothfor[20] ai gfor[51] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4782,"simu_top soc cpu u_mul boothfor[20] ai gfor[51] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4520,"simu_top soc cpu u_mul boothfor[20] ai gfor[52] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4521,"simu_top soc cpu u_mul boothfor[20] ai gfor[52] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4522,"simu_top soc cpu u_mul boothfor[20] ai gfor[52] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4783,"simu_top soc cpu u_mul boothfor[20] ai gfor[52] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4784,"simu_top soc cpu u_mul boothfor[20] ai gfor[52] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4785,"simu_top soc cpu u_mul boothfor[20] ai gfor[52] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4783,"simu_top soc cpu u_mul boothfor[20] ai gfor[52] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4786,"simu_top soc cpu u_mul boothfor[20] ai gfor[52] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4787,"simu_top soc cpu u_mul boothfor[20] ai gfor[52] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4520,"simu_top soc cpu u_mul boothfor[20] ai gfor[53] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4521,"simu_top soc cpu u_mul boothfor[20] ai gfor[53] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4522,"simu_top soc cpu u_mul boothfor[20] ai gfor[53] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4788,"simu_top soc cpu u_mul boothfor[20] ai gfor[53] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4789,"simu_top soc cpu u_mul boothfor[20] ai gfor[53] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4790,"simu_top soc cpu u_mul boothfor[20] ai gfor[53] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4788,"simu_top soc cpu u_mul boothfor[20] ai gfor[53] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4791,"simu_top soc cpu u_mul boothfor[20] ai gfor[53] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4792,"simu_top soc cpu u_mul boothfor[20] ai gfor[53] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4520,"simu_top soc cpu u_mul boothfor[20] ai gfor[54] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4521,"simu_top soc cpu u_mul boothfor[20] ai gfor[54] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4522,"simu_top soc cpu u_mul boothfor[20] ai gfor[54] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4793,"simu_top soc cpu u_mul boothfor[20] ai gfor[54] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4794,"simu_top soc cpu u_mul boothfor[20] ai gfor[54] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4795,"simu_top soc cpu u_mul boothfor[20] ai gfor[54] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4793,"simu_top soc cpu u_mul boothfor[20] ai gfor[54] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4796,"simu_top soc cpu u_mul boothfor[20] ai gfor[54] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4797,"simu_top soc cpu u_mul boothfor[20] ai gfor[54] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4520,"simu_top soc cpu u_mul boothfor[20] ai gfor[55] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4521,"simu_top soc cpu u_mul boothfor[20] ai gfor[55] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4522,"simu_top soc cpu u_mul boothfor[20] ai gfor[55] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4798,"simu_top soc cpu u_mul boothfor[20] ai gfor[55] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4799,"simu_top soc cpu u_mul boothfor[20] ai gfor[55] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4800,"simu_top soc cpu u_mul boothfor[20] ai gfor[55] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4798,"simu_top soc cpu u_mul boothfor[20] ai gfor[55] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4801,"simu_top soc cpu u_mul boothfor[20] ai gfor[55] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4802,"simu_top soc cpu u_mul boothfor[20] ai gfor[55] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4520,"simu_top soc cpu u_mul boothfor[20] ai gfor[56] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4521,"simu_top soc cpu u_mul boothfor[20] ai gfor[56] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4522,"simu_top soc cpu u_mul boothfor[20] ai gfor[56] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4803,"simu_top soc cpu u_mul boothfor[20] ai gfor[56] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4804,"simu_top soc cpu u_mul boothfor[20] ai gfor[56] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4805,"simu_top soc cpu u_mul boothfor[20] ai gfor[56] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4803,"simu_top soc cpu u_mul boothfor[20] ai gfor[56] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4806,"simu_top soc cpu u_mul boothfor[20] ai gfor[56] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4807,"simu_top soc cpu u_mul boothfor[20] ai gfor[56] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4520,"simu_top soc cpu u_mul boothfor[20] ai gfor[57] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4521,"simu_top soc cpu u_mul boothfor[20] ai gfor[57] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4522,"simu_top soc cpu u_mul boothfor[20] ai gfor[57] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4808,"simu_top soc cpu u_mul boothfor[20] ai gfor[57] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4809,"simu_top soc cpu u_mul boothfor[20] ai gfor[57] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4810,"simu_top soc cpu u_mul boothfor[20] ai gfor[57] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4808,"simu_top soc cpu u_mul boothfor[20] ai gfor[57] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4811,"simu_top soc cpu u_mul boothfor[20] ai gfor[57] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4812,"simu_top soc cpu u_mul boothfor[20] ai gfor[57] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4520,"simu_top soc cpu u_mul boothfor[20] ai gfor[58] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4521,"simu_top soc cpu u_mul boothfor[20] ai gfor[58] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4522,"simu_top soc cpu u_mul boothfor[20] ai gfor[58] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4813,"simu_top soc cpu u_mul boothfor[20] ai gfor[58] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4814,"simu_top soc cpu u_mul boothfor[20] ai gfor[58] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4815,"simu_top soc cpu u_mul boothfor[20] ai gfor[58] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4813,"simu_top soc cpu u_mul boothfor[20] ai gfor[58] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4816,"simu_top soc cpu u_mul boothfor[20] ai gfor[58] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4817,"simu_top soc cpu u_mul boothfor[20] ai gfor[58] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4520,"simu_top soc cpu u_mul boothfor[20] ai gfor[59] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4521,"simu_top soc cpu u_mul boothfor[20] ai gfor[59] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4522,"simu_top soc cpu u_mul boothfor[20] ai gfor[59] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4818,"simu_top soc cpu u_mul boothfor[20] ai gfor[59] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4819,"simu_top soc cpu u_mul boothfor[20] ai gfor[59] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4820,"simu_top soc cpu u_mul boothfor[20] ai gfor[59] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4818,"simu_top soc cpu u_mul boothfor[20] ai gfor[59] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4821,"simu_top soc cpu u_mul boothfor[20] ai gfor[59] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4822,"simu_top soc cpu u_mul boothfor[20] ai gfor[59] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4520,"simu_top soc cpu u_mul boothfor[20] ai gfor[60] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4521,"simu_top soc cpu u_mul boothfor[20] ai gfor[60] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4522,"simu_top soc cpu u_mul boothfor[20] ai gfor[60] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4823,"simu_top soc cpu u_mul boothfor[20] ai gfor[60] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4824,"simu_top soc cpu u_mul boothfor[20] ai gfor[60] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4825,"simu_top soc cpu u_mul boothfor[20] ai gfor[60] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4823,"simu_top soc cpu u_mul boothfor[20] ai gfor[60] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4826,"simu_top soc cpu u_mul boothfor[20] ai gfor[60] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4827,"simu_top soc cpu u_mul boothfor[20] ai gfor[60] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4520,"simu_top soc cpu u_mul boothfor[20] ai gfor[61] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4521,"simu_top soc cpu u_mul boothfor[20] ai gfor[61] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4522,"simu_top soc cpu u_mul boothfor[20] ai gfor[61] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4828,"simu_top soc cpu u_mul boothfor[20] ai gfor[61] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4829,"simu_top soc cpu u_mul boothfor[20] ai gfor[61] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4830,"simu_top soc cpu u_mul boothfor[20] ai gfor[61] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4828,"simu_top soc cpu u_mul boothfor[20] ai gfor[61] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4831,"simu_top soc cpu u_mul boothfor[20] ai gfor[61] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4832,"simu_top soc cpu u_mul boothfor[20] ai gfor[61] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4520,"simu_top soc cpu u_mul boothfor[20] ai gfor[62] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4521,"simu_top soc cpu u_mul boothfor[20] ai gfor[62] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4522,"simu_top soc cpu u_mul boothfor[20] ai gfor[62] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4833,"simu_top soc cpu u_mul boothfor[20] ai gfor[62] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4834,"simu_top soc cpu u_mul boothfor[20] ai gfor[62] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4835,"simu_top soc cpu u_mul boothfor[20] ai gfor[62] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4833,"simu_top soc cpu u_mul boothfor[20] ai gfor[62] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4836,"simu_top soc cpu u_mul boothfor[20] ai gfor[62] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4837,"simu_top soc cpu u_mul boothfor[20] ai gfor[62] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4520,"simu_top soc cpu u_mul boothfor[20] ai gfor[63] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4521,"simu_top soc cpu u_mul boothfor[20] ai gfor[63] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4522,"simu_top soc cpu u_mul boothfor[20] ai gfor[63] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4838,"simu_top soc cpu u_mul boothfor[20] ai gfor[63] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4839,"simu_top soc cpu u_mul boothfor[20] ai gfor[63] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4840,"simu_top soc cpu u_mul boothfor[20] ai gfor[63] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4838,"simu_top soc cpu u_mul boothfor[20] ai gfor[63] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4841,"simu_top soc cpu u_mul boothfor[20] ai gfor[63] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4842,"simu_top soc cpu u_mul boothfor[20] ai gfor[63] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+4843,"simu_top soc cpu u_mul boothfor[22] ai y",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declQuad(c+4844,"simu_top soc cpu u_mul boothfor[22] ai InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declQuad(c+4846,"simu_top soc cpu u_mul boothfor[22] ai OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declBit(c+4848,"simu_top soc cpu u_mul boothfor[22] ai Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4849,"simu_top soc cpu u_mul boothfor[22] ai negx",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4850,"simu_top soc cpu u_mul boothfor[22] ai x",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4851,"simu_top soc cpu u_mul boothfor[22] ai neg2x",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4852,"simu_top soc cpu u_mul boothfor[22] ai uu yc",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4853,"simu_top soc cpu u_mul boothfor[22] ai uu yb",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4523,"simu_top soc cpu u_mul boothfor[22] ai uu ya",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4849,"simu_top soc cpu u_mul boothfor[22] ai uu negx",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4850,"simu_top soc cpu u_mul boothfor[22] ai uu x",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4851,"simu_top soc cpu u_mul boothfor[22] ai uu neg2x",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4849,"simu_top soc cpu u_mul boothfor[22] ai fir negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4850,"simu_top soc cpu u_mul boothfor[22] ai fir x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4851,"simu_top soc cpu u_mul boothfor[22] ai fir neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4854,"simu_top soc cpu u_mul boothfor[22] ai fir InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13784,"simu_top soc cpu u_mul boothfor[22] ai fir PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13787,"simu_top soc cpu u_mul boothfor[22] ai fir NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4854,"simu_top soc cpu u_mul boothfor[22] ai fir PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4855,"simu_top soc cpu u_mul boothfor[22] ai fir NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4856,"simu_top soc cpu u_mul boothfor[22] ai fir OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4849,"simu_top soc cpu u_mul boothfor[22] ai gfor[1] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4850,"simu_top soc cpu u_mul boothfor[22] ai gfor[1] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4851,"simu_top soc cpu u_mul boothfor[22] ai gfor[1] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4857,"simu_top soc cpu u_mul boothfor[22] ai gfor[1] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4858,"simu_top soc cpu u_mul boothfor[22] ai gfor[1] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4859,"simu_top soc cpu u_mul boothfor[22] ai gfor[1] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4857,"simu_top soc cpu u_mul boothfor[22] ai gfor[1] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4860,"simu_top soc cpu u_mul boothfor[22] ai gfor[1] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4861,"simu_top soc cpu u_mul boothfor[22] ai gfor[1] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4849,"simu_top soc cpu u_mul boothfor[22] ai gfor[2] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4850,"simu_top soc cpu u_mul boothfor[22] ai gfor[2] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4851,"simu_top soc cpu u_mul boothfor[22] ai gfor[2] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4862,"simu_top soc cpu u_mul boothfor[22] ai gfor[2] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4863,"simu_top soc cpu u_mul boothfor[22] ai gfor[2] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4864,"simu_top soc cpu u_mul boothfor[22] ai gfor[2] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4862,"simu_top soc cpu u_mul boothfor[22] ai gfor[2] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4865,"simu_top soc cpu u_mul boothfor[22] ai gfor[2] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4866,"simu_top soc cpu u_mul boothfor[22] ai gfor[2] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4849,"simu_top soc cpu u_mul boothfor[22] ai gfor[3] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4850,"simu_top soc cpu u_mul boothfor[22] ai gfor[3] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4851,"simu_top soc cpu u_mul boothfor[22] ai gfor[3] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4867,"simu_top soc cpu u_mul boothfor[22] ai gfor[3] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4868,"simu_top soc cpu u_mul boothfor[22] ai gfor[3] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4869,"simu_top soc cpu u_mul boothfor[22] ai gfor[3] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4867,"simu_top soc cpu u_mul boothfor[22] ai gfor[3] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4870,"simu_top soc cpu u_mul boothfor[22] ai gfor[3] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4871,"simu_top soc cpu u_mul boothfor[22] ai gfor[3] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4849,"simu_top soc cpu u_mul boothfor[22] ai gfor[4] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4850,"simu_top soc cpu u_mul boothfor[22] ai gfor[4] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4851,"simu_top soc cpu u_mul boothfor[22] ai gfor[4] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4872,"simu_top soc cpu u_mul boothfor[22] ai gfor[4] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4873,"simu_top soc cpu u_mul boothfor[22] ai gfor[4] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4874,"simu_top soc cpu u_mul boothfor[22] ai gfor[4] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4872,"simu_top soc cpu u_mul boothfor[22] ai gfor[4] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4875,"simu_top soc cpu u_mul boothfor[22] ai gfor[4] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4876,"simu_top soc cpu u_mul boothfor[22] ai gfor[4] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4849,"simu_top soc cpu u_mul boothfor[22] ai gfor[5] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4850,"simu_top soc cpu u_mul boothfor[22] ai gfor[5] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4851,"simu_top soc cpu u_mul boothfor[22] ai gfor[5] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4877,"simu_top soc cpu u_mul boothfor[22] ai gfor[5] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4878,"simu_top soc cpu u_mul boothfor[22] ai gfor[5] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4879,"simu_top soc cpu u_mul boothfor[22] ai gfor[5] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4877,"simu_top soc cpu u_mul boothfor[22] ai gfor[5] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4880,"simu_top soc cpu u_mul boothfor[22] ai gfor[5] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4881,"simu_top soc cpu u_mul boothfor[22] ai gfor[5] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4849,"simu_top soc cpu u_mul boothfor[22] ai gfor[6] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4850,"simu_top soc cpu u_mul boothfor[22] ai gfor[6] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4851,"simu_top soc cpu u_mul boothfor[22] ai gfor[6] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4882,"simu_top soc cpu u_mul boothfor[22] ai gfor[6] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4883,"simu_top soc cpu u_mul boothfor[22] ai gfor[6] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4884,"simu_top soc cpu u_mul boothfor[22] ai gfor[6] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4882,"simu_top soc cpu u_mul boothfor[22] ai gfor[6] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4885,"simu_top soc cpu u_mul boothfor[22] ai gfor[6] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4886,"simu_top soc cpu u_mul boothfor[22] ai gfor[6] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4849,"simu_top soc cpu u_mul boothfor[22] ai gfor[7] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4850,"simu_top soc cpu u_mul boothfor[22] ai gfor[7] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4851,"simu_top soc cpu u_mul boothfor[22] ai gfor[7] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4887,"simu_top soc cpu u_mul boothfor[22] ai gfor[7] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4888,"simu_top soc cpu u_mul boothfor[22] ai gfor[7] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4889,"simu_top soc cpu u_mul boothfor[22] ai gfor[7] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4887,"simu_top soc cpu u_mul boothfor[22] ai gfor[7] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4890,"simu_top soc cpu u_mul boothfor[22] ai gfor[7] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4891,"simu_top soc cpu u_mul boothfor[22] ai gfor[7] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4849,"simu_top soc cpu u_mul boothfor[22] ai gfor[8] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4850,"simu_top soc cpu u_mul boothfor[22] ai gfor[8] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4851,"simu_top soc cpu u_mul boothfor[22] ai gfor[8] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4892,"simu_top soc cpu u_mul boothfor[22] ai gfor[8] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4893,"simu_top soc cpu u_mul boothfor[22] ai gfor[8] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4894,"simu_top soc cpu u_mul boothfor[22] ai gfor[8] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4892,"simu_top soc cpu u_mul boothfor[22] ai gfor[8] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4895,"simu_top soc cpu u_mul boothfor[22] ai gfor[8] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4896,"simu_top soc cpu u_mul boothfor[22] ai gfor[8] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4849,"simu_top soc cpu u_mul boothfor[22] ai gfor[9] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4850,"simu_top soc cpu u_mul boothfor[22] ai gfor[9] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4851,"simu_top soc cpu u_mul boothfor[22] ai gfor[9] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4897,"simu_top soc cpu u_mul boothfor[22] ai gfor[9] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4898,"simu_top soc cpu u_mul boothfor[22] ai gfor[9] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4899,"simu_top soc cpu u_mul boothfor[22] ai gfor[9] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4897,"simu_top soc cpu u_mul boothfor[22] ai gfor[9] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4900,"simu_top soc cpu u_mul boothfor[22] ai gfor[9] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4901,"simu_top soc cpu u_mul boothfor[22] ai gfor[9] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4849,"simu_top soc cpu u_mul boothfor[22] ai gfor[10] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4850,"simu_top soc cpu u_mul boothfor[22] ai gfor[10] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4851,"simu_top soc cpu u_mul boothfor[22] ai gfor[10] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4902,"simu_top soc cpu u_mul boothfor[22] ai gfor[10] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4903,"simu_top soc cpu u_mul boothfor[22] ai gfor[10] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4904,"simu_top soc cpu u_mul boothfor[22] ai gfor[10] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4902,"simu_top soc cpu u_mul boothfor[22] ai gfor[10] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4905,"simu_top soc cpu u_mul boothfor[22] ai gfor[10] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4906,"simu_top soc cpu u_mul boothfor[22] ai gfor[10] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4849,"simu_top soc cpu u_mul boothfor[22] ai gfor[11] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4850,"simu_top soc cpu u_mul boothfor[22] ai gfor[11] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4851,"simu_top soc cpu u_mul boothfor[22] ai gfor[11] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4907,"simu_top soc cpu u_mul boothfor[22] ai gfor[11] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4908,"simu_top soc cpu u_mul boothfor[22] ai gfor[11] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4909,"simu_top soc cpu u_mul boothfor[22] ai gfor[11] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4907,"simu_top soc cpu u_mul boothfor[22] ai gfor[11] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4910,"simu_top soc cpu u_mul boothfor[22] ai gfor[11] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4911,"simu_top soc cpu u_mul boothfor[22] ai gfor[11] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4849,"simu_top soc cpu u_mul boothfor[22] ai gfor[12] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4850,"simu_top soc cpu u_mul boothfor[22] ai gfor[12] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4851,"simu_top soc cpu u_mul boothfor[22] ai gfor[12] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4912,"simu_top soc cpu u_mul boothfor[22] ai gfor[12] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4913,"simu_top soc cpu u_mul boothfor[22] ai gfor[12] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4914,"simu_top soc cpu u_mul boothfor[22] ai gfor[12] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4912,"simu_top soc cpu u_mul boothfor[22] ai gfor[12] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4915,"simu_top soc cpu u_mul boothfor[22] ai gfor[12] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4916,"simu_top soc cpu u_mul boothfor[22] ai gfor[12] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4849,"simu_top soc cpu u_mul boothfor[22] ai gfor[13] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4850,"simu_top soc cpu u_mul boothfor[22] ai gfor[13] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4851,"simu_top soc cpu u_mul boothfor[22] ai gfor[13] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4917,"simu_top soc cpu u_mul boothfor[22] ai gfor[13] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4918,"simu_top soc cpu u_mul boothfor[22] ai gfor[13] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4919,"simu_top soc cpu u_mul boothfor[22] ai gfor[13] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4917,"simu_top soc cpu u_mul boothfor[22] ai gfor[13] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4920,"simu_top soc cpu u_mul boothfor[22] ai gfor[13] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4921,"simu_top soc cpu u_mul boothfor[22] ai gfor[13] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4849,"simu_top soc cpu u_mul boothfor[22] ai gfor[14] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4850,"simu_top soc cpu u_mul boothfor[22] ai gfor[14] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4851,"simu_top soc cpu u_mul boothfor[22] ai gfor[14] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4922,"simu_top soc cpu u_mul boothfor[22] ai gfor[14] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4923,"simu_top soc cpu u_mul boothfor[22] ai gfor[14] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4924,"simu_top soc cpu u_mul boothfor[22] ai gfor[14] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4922,"simu_top soc cpu u_mul boothfor[22] ai gfor[14] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4925,"simu_top soc cpu u_mul boothfor[22] ai gfor[14] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4926,"simu_top soc cpu u_mul boothfor[22] ai gfor[14] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4849,"simu_top soc cpu u_mul boothfor[22] ai gfor[15] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4850,"simu_top soc cpu u_mul boothfor[22] ai gfor[15] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4851,"simu_top soc cpu u_mul boothfor[22] ai gfor[15] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4927,"simu_top soc cpu u_mul boothfor[22] ai gfor[15] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4928,"simu_top soc cpu u_mul boothfor[22] ai gfor[15] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4929,"simu_top soc cpu u_mul boothfor[22] ai gfor[15] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4927,"simu_top soc cpu u_mul boothfor[22] ai gfor[15] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4930,"simu_top soc cpu u_mul boothfor[22] ai gfor[15] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4931,"simu_top soc cpu u_mul boothfor[22] ai gfor[15] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4849,"simu_top soc cpu u_mul boothfor[22] ai gfor[16] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4850,"simu_top soc cpu u_mul boothfor[22] ai gfor[16] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4851,"simu_top soc cpu u_mul boothfor[22] ai gfor[16] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4932,"simu_top soc cpu u_mul boothfor[22] ai gfor[16] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4933,"simu_top soc cpu u_mul boothfor[22] ai gfor[16] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4934,"simu_top soc cpu u_mul boothfor[22] ai gfor[16] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4932,"simu_top soc cpu u_mul boothfor[22] ai gfor[16] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4935,"simu_top soc cpu u_mul boothfor[22] ai gfor[16] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4936,"simu_top soc cpu u_mul boothfor[22] ai gfor[16] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4849,"simu_top soc cpu u_mul boothfor[22] ai gfor[17] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4850,"simu_top soc cpu u_mul boothfor[22] ai gfor[17] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4851,"simu_top soc cpu u_mul boothfor[22] ai gfor[17] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4937,"simu_top soc cpu u_mul boothfor[22] ai gfor[17] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4938,"simu_top soc cpu u_mul boothfor[22] ai gfor[17] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4939,"simu_top soc cpu u_mul boothfor[22] ai gfor[17] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4937,"simu_top soc cpu u_mul boothfor[22] ai gfor[17] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4940,"simu_top soc cpu u_mul boothfor[22] ai gfor[17] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4941,"simu_top soc cpu u_mul boothfor[22] ai gfor[17] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4849,"simu_top soc cpu u_mul boothfor[22] ai gfor[18] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4850,"simu_top soc cpu u_mul boothfor[22] ai gfor[18] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4851,"simu_top soc cpu u_mul boothfor[22] ai gfor[18] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4942,"simu_top soc cpu u_mul boothfor[22] ai gfor[18] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4943,"simu_top soc cpu u_mul boothfor[22] ai gfor[18] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4944,"simu_top soc cpu u_mul boothfor[22] ai gfor[18] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4942,"simu_top soc cpu u_mul boothfor[22] ai gfor[18] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4945,"simu_top soc cpu u_mul boothfor[22] ai gfor[18] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4946,"simu_top soc cpu u_mul boothfor[22] ai gfor[18] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4849,"simu_top soc cpu u_mul boothfor[22] ai gfor[19] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4850,"simu_top soc cpu u_mul boothfor[22] ai gfor[19] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4851,"simu_top soc cpu u_mul boothfor[22] ai gfor[19] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4947,"simu_top soc cpu u_mul boothfor[22] ai gfor[19] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4948,"simu_top soc cpu u_mul boothfor[22] ai gfor[19] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4949,"simu_top soc cpu u_mul boothfor[22] ai gfor[19] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4947,"simu_top soc cpu u_mul boothfor[22] ai gfor[19] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4950,"simu_top soc cpu u_mul boothfor[22] ai gfor[19] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4951,"simu_top soc cpu u_mul boothfor[22] ai gfor[19] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4849,"simu_top soc cpu u_mul boothfor[22] ai gfor[20] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4850,"simu_top soc cpu u_mul boothfor[22] ai gfor[20] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4851,"simu_top soc cpu u_mul boothfor[22] ai gfor[20] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4952,"simu_top soc cpu u_mul boothfor[22] ai gfor[20] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4953,"simu_top soc cpu u_mul boothfor[22] ai gfor[20] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4954,"simu_top soc cpu u_mul boothfor[22] ai gfor[20] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4952,"simu_top soc cpu u_mul boothfor[22] ai gfor[20] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4955,"simu_top soc cpu u_mul boothfor[22] ai gfor[20] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4956,"simu_top soc cpu u_mul boothfor[22] ai gfor[20] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4849,"simu_top soc cpu u_mul boothfor[22] ai gfor[21] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4850,"simu_top soc cpu u_mul boothfor[22] ai gfor[21] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4851,"simu_top soc cpu u_mul boothfor[22] ai gfor[21] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4957,"simu_top soc cpu u_mul boothfor[22] ai gfor[21] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4958,"simu_top soc cpu u_mul boothfor[22] ai gfor[21] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4959,"simu_top soc cpu u_mul boothfor[22] ai gfor[21] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4957,"simu_top soc cpu u_mul boothfor[22] ai gfor[21] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4960,"simu_top soc cpu u_mul boothfor[22] ai gfor[21] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4961,"simu_top soc cpu u_mul boothfor[22] ai gfor[21] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4849,"simu_top soc cpu u_mul boothfor[22] ai gfor[22] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4850,"simu_top soc cpu u_mul boothfor[22] ai gfor[22] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4851,"simu_top soc cpu u_mul boothfor[22] ai gfor[22] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4962,"simu_top soc cpu u_mul boothfor[22] ai gfor[22] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4963,"simu_top soc cpu u_mul boothfor[22] ai gfor[22] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4964,"simu_top soc cpu u_mul boothfor[22] ai gfor[22] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4962,"simu_top soc cpu u_mul boothfor[22] ai gfor[22] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4965,"simu_top soc cpu u_mul boothfor[22] ai gfor[22] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4966,"simu_top soc cpu u_mul boothfor[22] ai gfor[22] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4849,"simu_top soc cpu u_mul boothfor[22] ai gfor[23] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4850,"simu_top soc cpu u_mul boothfor[22] ai gfor[23] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4851,"simu_top soc cpu u_mul boothfor[22] ai gfor[23] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4967,"simu_top soc cpu u_mul boothfor[22] ai gfor[23] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4968,"simu_top soc cpu u_mul boothfor[22] ai gfor[23] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4969,"simu_top soc cpu u_mul boothfor[22] ai gfor[23] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4967,"simu_top soc cpu u_mul boothfor[22] ai gfor[23] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4970,"simu_top soc cpu u_mul boothfor[22] ai gfor[23] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4971,"simu_top soc cpu u_mul boothfor[22] ai gfor[23] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4849,"simu_top soc cpu u_mul boothfor[22] ai gfor[24] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4850,"simu_top soc cpu u_mul boothfor[22] ai gfor[24] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4851,"simu_top soc cpu u_mul boothfor[22] ai gfor[24] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4972,"simu_top soc cpu u_mul boothfor[22] ai gfor[24] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4973,"simu_top soc cpu u_mul boothfor[22] ai gfor[24] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4974,"simu_top soc cpu u_mul boothfor[22] ai gfor[24] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4972,"simu_top soc cpu u_mul boothfor[22] ai gfor[24] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4975,"simu_top soc cpu u_mul boothfor[22] ai gfor[24] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4976,"simu_top soc cpu u_mul boothfor[22] ai gfor[24] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4849,"simu_top soc cpu u_mul boothfor[22] ai gfor[25] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4850,"simu_top soc cpu u_mul boothfor[22] ai gfor[25] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4851,"simu_top soc cpu u_mul boothfor[22] ai gfor[25] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4977,"simu_top soc cpu u_mul boothfor[22] ai gfor[25] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4978,"simu_top soc cpu u_mul boothfor[22] ai gfor[25] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4979,"simu_top soc cpu u_mul boothfor[22] ai gfor[25] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4977,"simu_top soc cpu u_mul boothfor[22] ai gfor[25] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4980,"simu_top soc cpu u_mul boothfor[22] ai gfor[25] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4981,"simu_top soc cpu u_mul boothfor[22] ai gfor[25] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4849,"simu_top soc cpu u_mul boothfor[22] ai gfor[26] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4850,"simu_top soc cpu u_mul boothfor[22] ai gfor[26] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4851,"simu_top soc cpu u_mul boothfor[22] ai gfor[26] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4982,"simu_top soc cpu u_mul boothfor[22] ai gfor[26] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4983,"simu_top soc cpu u_mul boothfor[22] ai gfor[26] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4984,"simu_top soc cpu u_mul boothfor[22] ai gfor[26] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4982,"simu_top soc cpu u_mul boothfor[22] ai gfor[26] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4985,"simu_top soc cpu u_mul boothfor[22] ai gfor[26] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4986,"simu_top soc cpu u_mul boothfor[22] ai gfor[26] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4849,"simu_top soc cpu u_mul boothfor[22] ai gfor[27] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4850,"simu_top soc cpu u_mul boothfor[22] ai gfor[27] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4851,"simu_top soc cpu u_mul boothfor[22] ai gfor[27] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4987,"simu_top soc cpu u_mul boothfor[22] ai gfor[27] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4988,"simu_top soc cpu u_mul boothfor[22] ai gfor[27] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4989,"simu_top soc cpu u_mul boothfor[22] ai gfor[27] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4987,"simu_top soc cpu u_mul boothfor[22] ai gfor[27] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4990,"simu_top soc cpu u_mul boothfor[22] ai gfor[27] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4991,"simu_top soc cpu u_mul boothfor[22] ai gfor[27] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4849,"simu_top soc cpu u_mul boothfor[22] ai gfor[28] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4850,"simu_top soc cpu u_mul boothfor[22] ai gfor[28] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4851,"simu_top soc cpu u_mul boothfor[22] ai gfor[28] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4992,"simu_top soc cpu u_mul boothfor[22] ai gfor[28] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4993,"simu_top soc cpu u_mul boothfor[22] ai gfor[28] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4994,"simu_top soc cpu u_mul boothfor[22] ai gfor[28] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4992,"simu_top soc cpu u_mul boothfor[22] ai gfor[28] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4995,"simu_top soc cpu u_mul boothfor[22] ai gfor[28] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4996,"simu_top soc cpu u_mul boothfor[22] ai gfor[28] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4849,"simu_top soc cpu u_mul boothfor[22] ai gfor[29] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4850,"simu_top soc cpu u_mul boothfor[22] ai gfor[29] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4851,"simu_top soc cpu u_mul boothfor[22] ai gfor[29] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4997,"simu_top soc cpu u_mul boothfor[22] ai gfor[29] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4998,"simu_top soc cpu u_mul boothfor[22] ai gfor[29] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4999,"simu_top soc cpu u_mul boothfor[22] ai gfor[29] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4997,"simu_top soc cpu u_mul boothfor[22] ai gfor[29] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5000,"simu_top soc cpu u_mul boothfor[22] ai gfor[29] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5001,"simu_top soc cpu u_mul boothfor[22] ai gfor[29] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4849,"simu_top soc cpu u_mul boothfor[22] ai gfor[30] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4850,"simu_top soc cpu u_mul boothfor[22] ai gfor[30] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4851,"simu_top soc cpu u_mul boothfor[22] ai gfor[30] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5002,"simu_top soc cpu u_mul boothfor[22] ai gfor[30] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5003,"simu_top soc cpu u_mul boothfor[22] ai gfor[30] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5004,"simu_top soc cpu u_mul boothfor[22] ai gfor[30] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5002,"simu_top soc cpu u_mul boothfor[22] ai gfor[30] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5005,"simu_top soc cpu u_mul boothfor[22] ai gfor[30] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5006,"simu_top soc cpu u_mul boothfor[22] ai gfor[30] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4849,"simu_top soc cpu u_mul boothfor[22] ai gfor[31] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4850,"simu_top soc cpu u_mul boothfor[22] ai gfor[31] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4851,"simu_top soc cpu u_mul boothfor[22] ai gfor[31] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5007,"simu_top soc cpu u_mul boothfor[22] ai gfor[31] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5008,"simu_top soc cpu u_mul boothfor[22] ai gfor[31] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5009,"simu_top soc cpu u_mul boothfor[22] ai gfor[31] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5007,"simu_top soc cpu u_mul boothfor[22] ai gfor[31] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5010,"simu_top soc cpu u_mul boothfor[22] ai gfor[31] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5011,"simu_top soc cpu u_mul boothfor[22] ai gfor[31] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4849,"simu_top soc cpu u_mul boothfor[22] ai gfor[32] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4850,"simu_top soc cpu u_mul boothfor[22] ai gfor[32] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4851,"simu_top soc cpu u_mul boothfor[22] ai gfor[32] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5012,"simu_top soc cpu u_mul boothfor[22] ai gfor[32] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5013,"simu_top soc cpu u_mul boothfor[22] ai gfor[32] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5014,"simu_top soc cpu u_mul boothfor[22] ai gfor[32] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5012,"simu_top soc cpu u_mul boothfor[22] ai gfor[32] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5015,"simu_top soc cpu u_mul boothfor[22] ai gfor[32] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5016,"simu_top soc cpu u_mul boothfor[22] ai gfor[32] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4849,"simu_top soc cpu u_mul boothfor[22] ai gfor[33] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4850,"simu_top soc cpu u_mul boothfor[22] ai gfor[33] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4851,"simu_top soc cpu u_mul boothfor[22] ai gfor[33] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5017,"simu_top soc cpu u_mul boothfor[22] ai gfor[33] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5018,"simu_top soc cpu u_mul boothfor[22] ai gfor[33] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5019,"simu_top soc cpu u_mul boothfor[22] ai gfor[33] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5017,"simu_top soc cpu u_mul boothfor[22] ai gfor[33] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5020,"simu_top soc cpu u_mul boothfor[22] ai gfor[33] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5021,"simu_top soc cpu u_mul boothfor[22] ai gfor[33] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4849,"simu_top soc cpu u_mul boothfor[22] ai gfor[34] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4850,"simu_top soc cpu u_mul boothfor[22] ai gfor[34] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4851,"simu_top soc cpu u_mul boothfor[22] ai gfor[34] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5022,"simu_top soc cpu u_mul boothfor[22] ai gfor[34] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5023,"simu_top soc cpu u_mul boothfor[22] ai gfor[34] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5024,"simu_top soc cpu u_mul boothfor[22] ai gfor[34] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5022,"simu_top soc cpu u_mul boothfor[22] ai gfor[34] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5025,"simu_top soc cpu u_mul boothfor[22] ai gfor[34] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5026,"simu_top soc cpu u_mul boothfor[22] ai gfor[34] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4849,"simu_top soc cpu u_mul boothfor[22] ai gfor[35] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4850,"simu_top soc cpu u_mul boothfor[22] ai gfor[35] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4851,"simu_top soc cpu u_mul boothfor[22] ai gfor[35] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5027,"simu_top soc cpu u_mul boothfor[22] ai gfor[35] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5028,"simu_top soc cpu u_mul boothfor[22] ai gfor[35] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5029,"simu_top soc cpu u_mul boothfor[22] ai gfor[35] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5027,"simu_top soc cpu u_mul boothfor[22] ai gfor[35] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5030,"simu_top soc cpu u_mul boothfor[22] ai gfor[35] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5031,"simu_top soc cpu u_mul boothfor[22] ai gfor[35] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4849,"simu_top soc cpu u_mul boothfor[22] ai gfor[36] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4850,"simu_top soc cpu u_mul boothfor[22] ai gfor[36] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4851,"simu_top soc cpu u_mul boothfor[22] ai gfor[36] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5032,"simu_top soc cpu u_mul boothfor[22] ai gfor[36] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5033,"simu_top soc cpu u_mul boothfor[22] ai gfor[36] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5034,"simu_top soc cpu u_mul boothfor[22] ai gfor[36] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5032,"simu_top soc cpu u_mul boothfor[22] ai gfor[36] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5035,"simu_top soc cpu u_mul boothfor[22] ai gfor[36] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5036,"simu_top soc cpu u_mul boothfor[22] ai gfor[36] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4849,"simu_top soc cpu u_mul boothfor[22] ai gfor[37] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4850,"simu_top soc cpu u_mul boothfor[22] ai gfor[37] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4851,"simu_top soc cpu u_mul boothfor[22] ai gfor[37] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5037,"simu_top soc cpu u_mul boothfor[22] ai gfor[37] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5038,"simu_top soc cpu u_mul boothfor[22] ai gfor[37] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5039,"simu_top soc cpu u_mul boothfor[22] ai gfor[37] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5037,"simu_top soc cpu u_mul boothfor[22] ai gfor[37] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5040,"simu_top soc cpu u_mul boothfor[22] ai gfor[37] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5041,"simu_top soc cpu u_mul boothfor[22] ai gfor[37] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4849,"simu_top soc cpu u_mul boothfor[22] ai gfor[38] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4850,"simu_top soc cpu u_mul boothfor[22] ai gfor[38] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4851,"simu_top soc cpu u_mul boothfor[22] ai gfor[38] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5042,"simu_top soc cpu u_mul boothfor[22] ai gfor[38] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5043,"simu_top soc cpu u_mul boothfor[22] ai gfor[38] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5044,"simu_top soc cpu u_mul boothfor[22] ai gfor[38] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5042,"simu_top soc cpu u_mul boothfor[22] ai gfor[38] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5045,"simu_top soc cpu u_mul boothfor[22] ai gfor[38] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5046,"simu_top soc cpu u_mul boothfor[22] ai gfor[38] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4849,"simu_top soc cpu u_mul boothfor[22] ai gfor[39] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4850,"simu_top soc cpu u_mul boothfor[22] ai gfor[39] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4851,"simu_top soc cpu u_mul boothfor[22] ai gfor[39] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5047,"simu_top soc cpu u_mul boothfor[22] ai gfor[39] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5048,"simu_top soc cpu u_mul boothfor[22] ai gfor[39] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5049,"simu_top soc cpu u_mul boothfor[22] ai gfor[39] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5047,"simu_top soc cpu u_mul boothfor[22] ai gfor[39] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5050,"simu_top soc cpu u_mul boothfor[22] ai gfor[39] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5051,"simu_top soc cpu u_mul boothfor[22] ai gfor[39] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4849,"simu_top soc cpu u_mul boothfor[22] ai gfor[40] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4850,"simu_top soc cpu u_mul boothfor[22] ai gfor[40] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4851,"simu_top soc cpu u_mul boothfor[22] ai gfor[40] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5052,"simu_top soc cpu u_mul boothfor[22] ai gfor[40] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5053,"simu_top soc cpu u_mul boothfor[22] ai gfor[40] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5054,"simu_top soc cpu u_mul boothfor[22] ai gfor[40] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5052,"simu_top soc cpu u_mul boothfor[22] ai gfor[40] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5055,"simu_top soc cpu u_mul boothfor[22] ai gfor[40] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5056,"simu_top soc cpu u_mul boothfor[22] ai gfor[40] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4849,"simu_top soc cpu u_mul boothfor[22] ai gfor[41] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4850,"simu_top soc cpu u_mul boothfor[22] ai gfor[41] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4851,"simu_top soc cpu u_mul boothfor[22] ai gfor[41] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5057,"simu_top soc cpu u_mul boothfor[22] ai gfor[41] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5058,"simu_top soc cpu u_mul boothfor[22] ai gfor[41] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5059,"simu_top soc cpu u_mul boothfor[22] ai gfor[41] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5057,"simu_top soc cpu u_mul boothfor[22] ai gfor[41] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5060,"simu_top soc cpu u_mul boothfor[22] ai gfor[41] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5061,"simu_top soc cpu u_mul boothfor[22] ai gfor[41] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4849,"simu_top soc cpu u_mul boothfor[22] ai gfor[42] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4850,"simu_top soc cpu u_mul boothfor[22] ai gfor[42] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4851,"simu_top soc cpu u_mul boothfor[22] ai gfor[42] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5062,"simu_top soc cpu u_mul boothfor[22] ai gfor[42] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5063,"simu_top soc cpu u_mul boothfor[22] ai gfor[42] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5064,"simu_top soc cpu u_mul boothfor[22] ai gfor[42] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5062,"simu_top soc cpu u_mul boothfor[22] ai gfor[42] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5065,"simu_top soc cpu u_mul boothfor[22] ai gfor[42] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5066,"simu_top soc cpu u_mul boothfor[22] ai gfor[42] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4849,"simu_top soc cpu u_mul boothfor[22] ai gfor[43] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4850,"simu_top soc cpu u_mul boothfor[22] ai gfor[43] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4851,"simu_top soc cpu u_mul boothfor[22] ai gfor[43] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5067,"simu_top soc cpu u_mul boothfor[22] ai gfor[43] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5068,"simu_top soc cpu u_mul boothfor[22] ai gfor[43] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5069,"simu_top soc cpu u_mul boothfor[22] ai gfor[43] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5067,"simu_top soc cpu u_mul boothfor[22] ai gfor[43] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5070,"simu_top soc cpu u_mul boothfor[22] ai gfor[43] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5071,"simu_top soc cpu u_mul boothfor[22] ai gfor[43] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4849,"simu_top soc cpu u_mul boothfor[22] ai gfor[44] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4850,"simu_top soc cpu u_mul boothfor[22] ai gfor[44] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4851,"simu_top soc cpu u_mul boothfor[22] ai gfor[44] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5072,"simu_top soc cpu u_mul boothfor[22] ai gfor[44] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5073,"simu_top soc cpu u_mul boothfor[22] ai gfor[44] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5074,"simu_top soc cpu u_mul boothfor[22] ai gfor[44] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5072,"simu_top soc cpu u_mul boothfor[22] ai gfor[44] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5075,"simu_top soc cpu u_mul boothfor[22] ai gfor[44] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5076,"simu_top soc cpu u_mul boothfor[22] ai gfor[44] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4849,"simu_top soc cpu u_mul boothfor[22] ai gfor[45] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4850,"simu_top soc cpu u_mul boothfor[22] ai gfor[45] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4851,"simu_top soc cpu u_mul boothfor[22] ai gfor[45] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5077,"simu_top soc cpu u_mul boothfor[22] ai gfor[45] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5078,"simu_top soc cpu u_mul boothfor[22] ai gfor[45] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5079,"simu_top soc cpu u_mul boothfor[22] ai gfor[45] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5077,"simu_top soc cpu u_mul boothfor[22] ai gfor[45] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5080,"simu_top soc cpu u_mul boothfor[22] ai gfor[45] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5081,"simu_top soc cpu u_mul boothfor[22] ai gfor[45] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4849,"simu_top soc cpu u_mul boothfor[22] ai gfor[46] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4850,"simu_top soc cpu u_mul boothfor[22] ai gfor[46] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4851,"simu_top soc cpu u_mul boothfor[22] ai gfor[46] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5082,"simu_top soc cpu u_mul boothfor[22] ai gfor[46] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5083,"simu_top soc cpu u_mul boothfor[22] ai gfor[46] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5084,"simu_top soc cpu u_mul boothfor[22] ai gfor[46] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5082,"simu_top soc cpu u_mul boothfor[22] ai gfor[46] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5085,"simu_top soc cpu u_mul boothfor[22] ai gfor[46] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5086,"simu_top soc cpu u_mul boothfor[22] ai gfor[46] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4849,"simu_top soc cpu u_mul boothfor[22] ai gfor[47] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4850,"simu_top soc cpu u_mul boothfor[22] ai gfor[47] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4851,"simu_top soc cpu u_mul boothfor[22] ai gfor[47] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5087,"simu_top soc cpu u_mul boothfor[22] ai gfor[47] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5088,"simu_top soc cpu u_mul boothfor[22] ai gfor[47] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5089,"simu_top soc cpu u_mul boothfor[22] ai gfor[47] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5087,"simu_top soc cpu u_mul boothfor[22] ai gfor[47] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5090,"simu_top soc cpu u_mul boothfor[22] ai gfor[47] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5091,"simu_top soc cpu u_mul boothfor[22] ai gfor[47] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4849,"simu_top soc cpu u_mul boothfor[22] ai gfor[48] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4850,"simu_top soc cpu u_mul boothfor[22] ai gfor[48] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4851,"simu_top soc cpu u_mul boothfor[22] ai gfor[48] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5092,"simu_top soc cpu u_mul boothfor[22] ai gfor[48] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5093,"simu_top soc cpu u_mul boothfor[22] ai gfor[48] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5094,"simu_top soc cpu u_mul boothfor[22] ai gfor[48] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5092,"simu_top soc cpu u_mul boothfor[22] ai gfor[48] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5095,"simu_top soc cpu u_mul boothfor[22] ai gfor[48] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5096,"simu_top soc cpu u_mul boothfor[22] ai gfor[48] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4849,"simu_top soc cpu u_mul boothfor[22] ai gfor[49] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4850,"simu_top soc cpu u_mul boothfor[22] ai gfor[49] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4851,"simu_top soc cpu u_mul boothfor[22] ai gfor[49] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5097,"simu_top soc cpu u_mul boothfor[22] ai gfor[49] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5098,"simu_top soc cpu u_mul boothfor[22] ai gfor[49] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5099,"simu_top soc cpu u_mul boothfor[22] ai gfor[49] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5097,"simu_top soc cpu u_mul boothfor[22] ai gfor[49] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5100,"simu_top soc cpu u_mul boothfor[22] ai gfor[49] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5101,"simu_top soc cpu u_mul boothfor[22] ai gfor[49] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4849,"simu_top soc cpu u_mul boothfor[22] ai gfor[50] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4850,"simu_top soc cpu u_mul boothfor[22] ai gfor[50] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4851,"simu_top soc cpu u_mul boothfor[22] ai gfor[50] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5102,"simu_top soc cpu u_mul boothfor[22] ai gfor[50] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5103,"simu_top soc cpu u_mul boothfor[22] ai gfor[50] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5104,"simu_top soc cpu u_mul boothfor[22] ai gfor[50] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5102,"simu_top soc cpu u_mul boothfor[22] ai gfor[50] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5105,"simu_top soc cpu u_mul boothfor[22] ai gfor[50] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5106,"simu_top soc cpu u_mul boothfor[22] ai gfor[50] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4849,"simu_top soc cpu u_mul boothfor[22] ai gfor[51] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4850,"simu_top soc cpu u_mul boothfor[22] ai gfor[51] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4851,"simu_top soc cpu u_mul boothfor[22] ai gfor[51] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5107,"simu_top soc cpu u_mul boothfor[22] ai gfor[51] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5108,"simu_top soc cpu u_mul boothfor[22] ai gfor[51] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5109,"simu_top soc cpu u_mul boothfor[22] ai gfor[51] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5107,"simu_top soc cpu u_mul boothfor[22] ai gfor[51] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5110,"simu_top soc cpu u_mul boothfor[22] ai gfor[51] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5111,"simu_top soc cpu u_mul boothfor[22] ai gfor[51] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4849,"simu_top soc cpu u_mul boothfor[22] ai gfor[52] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4850,"simu_top soc cpu u_mul boothfor[22] ai gfor[52] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4851,"simu_top soc cpu u_mul boothfor[22] ai gfor[52] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5112,"simu_top soc cpu u_mul boothfor[22] ai gfor[52] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5113,"simu_top soc cpu u_mul boothfor[22] ai gfor[52] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5114,"simu_top soc cpu u_mul boothfor[22] ai gfor[52] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5112,"simu_top soc cpu u_mul boothfor[22] ai gfor[52] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5115,"simu_top soc cpu u_mul boothfor[22] ai gfor[52] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5116,"simu_top soc cpu u_mul boothfor[22] ai gfor[52] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4849,"simu_top soc cpu u_mul boothfor[22] ai gfor[53] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4850,"simu_top soc cpu u_mul boothfor[22] ai gfor[53] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4851,"simu_top soc cpu u_mul boothfor[22] ai gfor[53] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5117,"simu_top soc cpu u_mul boothfor[22] ai gfor[53] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5118,"simu_top soc cpu u_mul boothfor[22] ai gfor[53] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5119,"simu_top soc cpu u_mul boothfor[22] ai gfor[53] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5117,"simu_top soc cpu u_mul boothfor[22] ai gfor[53] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5120,"simu_top soc cpu u_mul boothfor[22] ai gfor[53] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5121,"simu_top soc cpu u_mul boothfor[22] ai gfor[53] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4849,"simu_top soc cpu u_mul boothfor[22] ai gfor[54] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4850,"simu_top soc cpu u_mul boothfor[22] ai gfor[54] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4851,"simu_top soc cpu u_mul boothfor[22] ai gfor[54] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5122,"simu_top soc cpu u_mul boothfor[22] ai gfor[54] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5123,"simu_top soc cpu u_mul boothfor[22] ai gfor[54] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5124,"simu_top soc cpu u_mul boothfor[22] ai gfor[54] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5122,"simu_top soc cpu u_mul boothfor[22] ai gfor[54] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5125,"simu_top soc cpu u_mul boothfor[22] ai gfor[54] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5126,"simu_top soc cpu u_mul boothfor[22] ai gfor[54] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4849,"simu_top soc cpu u_mul boothfor[22] ai gfor[55] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4850,"simu_top soc cpu u_mul boothfor[22] ai gfor[55] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4851,"simu_top soc cpu u_mul boothfor[22] ai gfor[55] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5127,"simu_top soc cpu u_mul boothfor[22] ai gfor[55] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5128,"simu_top soc cpu u_mul boothfor[22] ai gfor[55] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5129,"simu_top soc cpu u_mul boothfor[22] ai gfor[55] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5127,"simu_top soc cpu u_mul boothfor[22] ai gfor[55] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5130,"simu_top soc cpu u_mul boothfor[22] ai gfor[55] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5131,"simu_top soc cpu u_mul boothfor[22] ai gfor[55] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4849,"simu_top soc cpu u_mul boothfor[22] ai gfor[56] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4850,"simu_top soc cpu u_mul boothfor[22] ai gfor[56] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4851,"simu_top soc cpu u_mul boothfor[22] ai gfor[56] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5132,"simu_top soc cpu u_mul boothfor[22] ai gfor[56] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5133,"simu_top soc cpu u_mul boothfor[22] ai gfor[56] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5134,"simu_top soc cpu u_mul boothfor[22] ai gfor[56] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5132,"simu_top soc cpu u_mul boothfor[22] ai gfor[56] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5135,"simu_top soc cpu u_mul boothfor[22] ai gfor[56] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5136,"simu_top soc cpu u_mul boothfor[22] ai gfor[56] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4849,"simu_top soc cpu u_mul boothfor[22] ai gfor[57] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4850,"simu_top soc cpu u_mul boothfor[22] ai gfor[57] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4851,"simu_top soc cpu u_mul boothfor[22] ai gfor[57] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5137,"simu_top soc cpu u_mul boothfor[22] ai gfor[57] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5138,"simu_top soc cpu u_mul boothfor[22] ai gfor[57] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5139,"simu_top soc cpu u_mul boothfor[22] ai gfor[57] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5137,"simu_top soc cpu u_mul boothfor[22] ai gfor[57] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5140,"simu_top soc cpu u_mul boothfor[22] ai gfor[57] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5141,"simu_top soc cpu u_mul boothfor[22] ai gfor[57] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4849,"simu_top soc cpu u_mul boothfor[22] ai gfor[58] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4850,"simu_top soc cpu u_mul boothfor[22] ai gfor[58] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4851,"simu_top soc cpu u_mul boothfor[22] ai gfor[58] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5142,"simu_top soc cpu u_mul boothfor[22] ai gfor[58] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5143,"simu_top soc cpu u_mul boothfor[22] ai gfor[58] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5144,"simu_top soc cpu u_mul boothfor[22] ai gfor[58] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5142,"simu_top soc cpu u_mul boothfor[22] ai gfor[58] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5145,"simu_top soc cpu u_mul boothfor[22] ai gfor[58] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5146,"simu_top soc cpu u_mul boothfor[22] ai gfor[58] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4849,"simu_top soc cpu u_mul boothfor[22] ai gfor[59] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4850,"simu_top soc cpu u_mul boothfor[22] ai gfor[59] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4851,"simu_top soc cpu u_mul boothfor[22] ai gfor[59] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5147,"simu_top soc cpu u_mul boothfor[22] ai gfor[59] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5148,"simu_top soc cpu u_mul boothfor[22] ai gfor[59] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5149,"simu_top soc cpu u_mul boothfor[22] ai gfor[59] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5147,"simu_top soc cpu u_mul boothfor[22] ai gfor[59] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5150,"simu_top soc cpu u_mul boothfor[22] ai gfor[59] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5151,"simu_top soc cpu u_mul boothfor[22] ai gfor[59] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4849,"simu_top soc cpu u_mul boothfor[22] ai gfor[60] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4850,"simu_top soc cpu u_mul boothfor[22] ai gfor[60] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4851,"simu_top soc cpu u_mul boothfor[22] ai gfor[60] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5152,"simu_top soc cpu u_mul boothfor[22] ai gfor[60] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5153,"simu_top soc cpu u_mul boothfor[22] ai gfor[60] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5154,"simu_top soc cpu u_mul boothfor[22] ai gfor[60] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5152,"simu_top soc cpu u_mul boothfor[22] ai gfor[60] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5155,"simu_top soc cpu u_mul boothfor[22] ai gfor[60] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5156,"simu_top soc cpu u_mul boothfor[22] ai gfor[60] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4849,"simu_top soc cpu u_mul boothfor[22] ai gfor[61] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4850,"simu_top soc cpu u_mul boothfor[22] ai gfor[61] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4851,"simu_top soc cpu u_mul boothfor[22] ai gfor[61] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5157,"simu_top soc cpu u_mul boothfor[22] ai gfor[61] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5158,"simu_top soc cpu u_mul boothfor[22] ai gfor[61] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5159,"simu_top soc cpu u_mul boothfor[22] ai gfor[61] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5157,"simu_top soc cpu u_mul boothfor[22] ai gfor[61] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5160,"simu_top soc cpu u_mul boothfor[22] ai gfor[61] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5161,"simu_top soc cpu u_mul boothfor[22] ai gfor[61] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4849,"simu_top soc cpu u_mul boothfor[22] ai gfor[62] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4850,"simu_top soc cpu u_mul boothfor[22] ai gfor[62] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4851,"simu_top soc cpu u_mul boothfor[22] ai gfor[62] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5162,"simu_top soc cpu u_mul boothfor[22] ai gfor[62] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5163,"simu_top soc cpu u_mul boothfor[22] ai gfor[62] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5164,"simu_top soc cpu u_mul boothfor[22] ai gfor[62] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5162,"simu_top soc cpu u_mul boothfor[22] ai gfor[62] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5165,"simu_top soc cpu u_mul boothfor[22] ai gfor[62] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5166,"simu_top soc cpu u_mul boothfor[22] ai gfor[62] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4849,"simu_top soc cpu u_mul boothfor[22] ai gfor[63] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4850,"simu_top soc cpu u_mul boothfor[22] ai gfor[63] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4851,"simu_top soc cpu u_mul boothfor[22] ai gfor[63] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5167,"simu_top soc cpu u_mul boothfor[22] ai gfor[63] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5168,"simu_top soc cpu u_mul boothfor[22] ai gfor[63] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5169,"simu_top soc cpu u_mul boothfor[22] ai gfor[63] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5167,"simu_top soc cpu u_mul boothfor[22] ai gfor[63] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5170,"simu_top soc cpu u_mul boothfor[22] ai gfor[63] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5171,"simu_top soc cpu u_mul boothfor[22] ai gfor[63] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+5172,"simu_top soc cpu u_mul boothfor[24] ai y",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declQuad(c+5173,"simu_top soc cpu u_mul boothfor[24] ai InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declQuad(c+5175,"simu_top soc cpu u_mul boothfor[24] ai OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declBit(c+5177,"simu_top soc cpu u_mul boothfor[24] ai Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5178,"simu_top soc cpu u_mul boothfor[24] ai negx",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5179,"simu_top soc cpu u_mul boothfor[24] ai x",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5180,"simu_top soc cpu u_mul boothfor[24] ai neg2x",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5181,"simu_top soc cpu u_mul boothfor[24] ai uu yc",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5182,"simu_top soc cpu u_mul boothfor[24] ai uu yb",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+4852,"simu_top soc cpu u_mul boothfor[24] ai uu ya",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5178,"simu_top soc cpu u_mul boothfor[24] ai uu negx",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5179,"simu_top soc cpu u_mul boothfor[24] ai uu x",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5180,"simu_top soc cpu u_mul boothfor[24] ai uu neg2x",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5178,"simu_top soc cpu u_mul boothfor[24] ai fir negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5179,"simu_top soc cpu u_mul boothfor[24] ai fir x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5180,"simu_top soc cpu u_mul boothfor[24] ai fir neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5183,"simu_top soc cpu u_mul boothfor[24] ai fir InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13784,"simu_top soc cpu u_mul boothfor[24] ai fir PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13787,"simu_top soc cpu u_mul boothfor[24] ai fir NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5183,"simu_top soc cpu u_mul boothfor[24] ai fir PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5184,"simu_top soc cpu u_mul boothfor[24] ai fir NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5185,"simu_top soc cpu u_mul boothfor[24] ai fir OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5178,"simu_top soc cpu u_mul boothfor[24] ai gfor[1] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5179,"simu_top soc cpu u_mul boothfor[24] ai gfor[1] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5180,"simu_top soc cpu u_mul boothfor[24] ai gfor[1] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5186,"simu_top soc cpu u_mul boothfor[24] ai gfor[1] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5187,"simu_top soc cpu u_mul boothfor[24] ai gfor[1] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5188,"simu_top soc cpu u_mul boothfor[24] ai gfor[1] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5186,"simu_top soc cpu u_mul boothfor[24] ai gfor[1] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5189,"simu_top soc cpu u_mul boothfor[24] ai gfor[1] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5190,"simu_top soc cpu u_mul boothfor[24] ai gfor[1] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5178,"simu_top soc cpu u_mul boothfor[24] ai gfor[2] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5179,"simu_top soc cpu u_mul boothfor[24] ai gfor[2] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5180,"simu_top soc cpu u_mul boothfor[24] ai gfor[2] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5191,"simu_top soc cpu u_mul boothfor[24] ai gfor[2] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5192,"simu_top soc cpu u_mul boothfor[24] ai gfor[2] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5193,"simu_top soc cpu u_mul boothfor[24] ai gfor[2] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5191,"simu_top soc cpu u_mul boothfor[24] ai gfor[2] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5194,"simu_top soc cpu u_mul boothfor[24] ai gfor[2] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5195,"simu_top soc cpu u_mul boothfor[24] ai gfor[2] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5178,"simu_top soc cpu u_mul boothfor[24] ai gfor[3] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5179,"simu_top soc cpu u_mul boothfor[24] ai gfor[3] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5180,"simu_top soc cpu u_mul boothfor[24] ai gfor[3] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5196,"simu_top soc cpu u_mul boothfor[24] ai gfor[3] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5197,"simu_top soc cpu u_mul boothfor[24] ai gfor[3] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5198,"simu_top soc cpu u_mul boothfor[24] ai gfor[3] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5196,"simu_top soc cpu u_mul boothfor[24] ai gfor[3] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5199,"simu_top soc cpu u_mul boothfor[24] ai gfor[3] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5200,"simu_top soc cpu u_mul boothfor[24] ai gfor[3] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5178,"simu_top soc cpu u_mul boothfor[24] ai gfor[4] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5179,"simu_top soc cpu u_mul boothfor[24] ai gfor[4] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5180,"simu_top soc cpu u_mul boothfor[24] ai gfor[4] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5201,"simu_top soc cpu u_mul boothfor[24] ai gfor[4] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5202,"simu_top soc cpu u_mul boothfor[24] ai gfor[4] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5203,"simu_top soc cpu u_mul boothfor[24] ai gfor[4] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5201,"simu_top soc cpu u_mul boothfor[24] ai gfor[4] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5204,"simu_top soc cpu u_mul boothfor[24] ai gfor[4] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5205,"simu_top soc cpu u_mul boothfor[24] ai gfor[4] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5178,"simu_top soc cpu u_mul boothfor[24] ai gfor[5] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5179,"simu_top soc cpu u_mul boothfor[24] ai gfor[5] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5180,"simu_top soc cpu u_mul boothfor[24] ai gfor[5] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5206,"simu_top soc cpu u_mul boothfor[24] ai gfor[5] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5207,"simu_top soc cpu u_mul boothfor[24] ai gfor[5] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5208,"simu_top soc cpu u_mul boothfor[24] ai gfor[5] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5206,"simu_top soc cpu u_mul boothfor[24] ai gfor[5] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5209,"simu_top soc cpu u_mul boothfor[24] ai gfor[5] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5210,"simu_top soc cpu u_mul boothfor[24] ai gfor[5] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5178,"simu_top soc cpu u_mul boothfor[24] ai gfor[6] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5179,"simu_top soc cpu u_mul boothfor[24] ai gfor[6] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5180,"simu_top soc cpu u_mul boothfor[24] ai gfor[6] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5211,"simu_top soc cpu u_mul boothfor[24] ai gfor[6] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5212,"simu_top soc cpu u_mul boothfor[24] ai gfor[6] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5213,"simu_top soc cpu u_mul boothfor[24] ai gfor[6] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5211,"simu_top soc cpu u_mul boothfor[24] ai gfor[6] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5214,"simu_top soc cpu u_mul boothfor[24] ai gfor[6] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5215,"simu_top soc cpu u_mul boothfor[24] ai gfor[6] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5178,"simu_top soc cpu u_mul boothfor[24] ai gfor[7] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5179,"simu_top soc cpu u_mul boothfor[24] ai gfor[7] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5180,"simu_top soc cpu u_mul boothfor[24] ai gfor[7] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5216,"simu_top soc cpu u_mul boothfor[24] ai gfor[7] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5217,"simu_top soc cpu u_mul boothfor[24] ai gfor[7] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5218,"simu_top soc cpu u_mul boothfor[24] ai gfor[7] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5216,"simu_top soc cpu u_mul boothfor[24] ai gfor[7] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5219,"simu_top soc cpu u_mul boothfor[24] ai gfor[7] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5220,"simu_top soc cpu u_mul boothfor[24] ai gfor[7] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5178,"simu_top soc cpu u_mul boothfor[24] ai gfor[8] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5179,"simu_top soc cpu u_mul boothfor[24] ai gfor[8] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5180,"simu_top soc cpu u_mul boothfor[24] ai gfor[8] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5221,"simu_top soc cpu u_mul boothfor[24] ai gfor[8] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5222,"simu_top soc cpu u_mul boothfor[24] ai gfor[8] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5223,"simu_top soc cpu u_mul boothfor[24] ai gfor[8] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5221,"simu_top soc cpu u_mul boothfor[24] ai gfor[8] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5224,"simu_top soc cpu u_mul boothfor[24] ai gfor[8] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5225,"simu_top soc cpu u_mul boothfor[24] ai gfor[8] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5178,"simu_top soc cpu u_mul boothfor[24] ai gfor[9] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5179,"simu_top soc cpu u_mul boothfor[24] ai gfor[9] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5180,"simu_top soc cpu u_mul boothfor[24] ai gfor[9] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5226,"simu_top soc cpu u_mul boothfor[24] ai gfor[9] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5227,"simu_top soc cpu u_mul boothfor[24] ai gfor[9] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5228,"simu_top soc cpu u_mul boothfor[24] ai gfor[9] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5226,"simu_top soc cpu u_mul boothfor[24] ai gfor[9] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5229,"simu_top soc cpu u_mul boothfor[24] ai gfor[9] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5230,"simu_top soc cpu u_mul boothfor[24] ai gfor[9] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5178,"simu_top soc cpu u_mul boothfor[24] ai gfor[10] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5179,"simu_top soc cpu u_mul boothfor[24] ai gfor[10] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5180,"simu_top soc cpu u_mul boothfor[24] ai gfor[10] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5231,"simu_top soc cpu u_mul boothfor[24] ai gfor[10] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5232,"simu_top soc cpu u_mul boothfor[24] ai gfor[10] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5233,"simu_top soc cpu u_mul boothfor[24] ai gfor[10] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5231,"simu_top soc cpu u_mul boothfor[24] ai gfor[10] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5234,"simu_top soc cpu u_mul boothfor[24] ai gfor[10] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5235,"simu_top soc cpu u_mul boothfor[24] ai gfor[10] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5178,"simu_top soc cpu u_mul boothfor[24] ai gfor[11] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5179,"simu_top soc cpu u_mul boothfor[24] ai gfor[11] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5180,"simu_top soc cpu u_mul boothfor[24] ai gfor[11] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5236,"simu_top soc cpu u_mul boothfor[24] ai gfor[11] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5237,"simu_top soc cpu u_mul boothfor[24] ai gfor[11] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5238,"simu_top soc cpu u_mul boothfor[24] ai gfor[11] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5236,"simu_top soc cpu u_mul boothfor[24] ai gfor[11] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5239,"simu_top soc cpu u_mul boothfor[24] ai gfor[11] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5240,"simu_top soc cpu u_mul boothfor[24] ai gfor[11] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5178,"simu_top soc cpu u_mul boothfor[24] ai gfor[12] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5179,"simu_top soc cpu u_mul boothfor[24] ai gfor[12] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5180,"simu_top soc cpu u_mul boothfor[24] ai gfor[12] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5241,"simu_top soc cpu u_mul boothfor[24] ai gfor[12] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5242,"simu_top soc cpu u_mul boothfor[24] ai gfor[12] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5243,"simu_top soc cpu u_mul boothfor[24] ai gfor[12] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5241,"simu_top soc cpu u_mul boothfor[24] ai gfor[12] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5244,"simu_top soc cpu u_mul boothfor[24] ai gfor[12] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5245,"simu_top soc cpu u_mul boothfor[24] ai gfor[12] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5178,"simu_top soc cpu u_mul boothfor[24] ai gfor[13] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5179,"simu_top soc cpu u_mul boothfor[24] ai gfor[13] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5180,"simu_top soc cpu u_mul boothfor[24] ai gfor[13] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5246,"simu_top soc cpu u_mul boothfor[24] ai gfor[13] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5247,"simu_top soc cpu u_mul boothfor[24] ai gfor[13] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5248,"simu_top soc cpu u_mul boothfor[24] ai gfor[13] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5246,"simu_top soc cpu u_mul boothfor[24] ai gfor[13] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5249,"simu_top soc cpu u_mul boothfor[24] ai gfor[13] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5250,"simu_top soc cpu u_mul boothfor[24] ai gfor[13] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5178,"simu_top soc cpu u_mul boothfor[24] ai gfor[14] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5179,"simu_top soc cpu u_mul boothfor[24] ai gfor[14] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5180,"simu_top soc cpu u_mul boothfor[24] ai gfor[14] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5251,"simu_top soc cpu u_mul boothfor[24] ai gfor[14] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5252,"simu_top soc cpu u_mul boothfor[24] ai gfor[14] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5253,"simu_top soc cpu u_mul boothfor[24] ai gfor[14] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5251,"simu_top soc cpu u_mul boothfor[24] ai gfor[14] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5254,"simu_top soc cpu u_mul boothfor[24] ai gfor[14] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5255,"simu_top soc cpu u_mul boothfor[24] ai gfor[14] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5178,"simu_top soc cpu u_mul boothfor[24] ai gfor[15] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5179,"simu_top soc cpu u_mul boothfor[24] ai gfor[15] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5180,"simu_top soc cpu u_mul boothfor[24] ai gfor[15] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5256,"simu_top soc cpu u_mul boothfor[24] ai gfor[15] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5257,"simu_top soc cpu u_mul boothfor[24] ai gfor[15] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5258,"simu_top soc cpu u_mul boothfor[24] ai gfor[15] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5256,"simu_top soc cpu u_mul boothfor[24] ai gfor[15] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5259,"simu_top soc cpu u_mul boothfor[24] ai gfor[15] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5260,"simu_top soc cpu u_mul boothfor[24] ai gfor[15] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5178,"simu_top soc cpu u_mul boothfor[24] ai gfor[16] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5179,"simu_top soc cpu u_mul boothfor[24] ai gfor[16] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5180,"simu_top soc cpu u_mul boothfor[24] ai gfor[16] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5261,"simu_top soc cpu u_mul boothfor[24] ai gfor[16] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5262,"simu_top soc cpu u_mul boothfor[24] ai gfor[16] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5263,"simu_top soc cpu u_mul boothfor[24] ai gfor[16] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5261,"simu_top soc cpu u_mul boothfor[24] ai gfor[16] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5264,"simu_top soc cpu u_mul boothfor[24] ai gfor[16] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5265,"simu_top soc cpu u_mul boothfor[24] ai gfor[16] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5178,"simu_top soc cpu u_mul boothfor[24] ai gfor[17] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5179,"simu_top soc cpu u_mul boothfor[24] ai gfor[17] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5180,"simu_top soc cpu u_mul boothfor[24] ai gfor[17] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5266,"simu_top soc cpu u_mul boothfor[24] ai gfor[17] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5267,"simu_top soc cpu u_mul boothfor[24] ai gfor[17] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5268,"simu_top soc cpu u_mul boothfor[24] ai gfor[17] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5266,"simu_top soc cpu u_mul boothfor[24] ai gfor[17] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5269,"simu_top soc cpu u_mul boothfor[24] ai gfor[17] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5270,"simu_top soc cpu u_mul boothfor[24] ai gfor[17] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5178,"simu_top soc cpu u_mul boothfor[24] ai gfor[18] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5179,"simu_top soc cpu u_mul boothfor[24] ai gfor[18] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5180,"simu_top soc cpu u_mul boothfor[24] ai gfor[18] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5271,"simu_top soc cpu u_mul boothfor[24] ai gfor[18] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5272,"simu_top soc cpu u_mul boothfor[24] ai gfor[18] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5273,"simu_top soc cpu u_mul boothfor[24] ai gfor[18] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5271,"simu_top soc cpu u_mul boothfor[24] ai gfor[18] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5274,"simu_top soc cpu u_mul boothfor[24] ai gfor[18] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5275,"simu_top soc cpu u_mul boothfor[24] ai gfor[18] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5178,"simu_top soc cpu u_mul boothfor[24] ai gfor[19] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5179,"simu_top soc cpu u_mul boothfor[24] ai gfor[19] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5180,"simu_top soc cpu u_mul boothfor[24] ai gfor[19] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5276,"simu_top soc cpu u_mul boothfor[24] ai gfor[19] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5277,"simu_top soc cpu u_mul boothfor[24] ai gfor[19] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5278,"simu_top soc cpu u_mul boothfor[24] ai gfor[19] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5276,"simu_top soc cpu u_mul boothfor[24] ai gfor[19] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5279,"simu_top soc cpu u_mul boothfor[24] ai gfor[19] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5280,"simu_top soc cpu u_mul boothfor[24] ai gfor[19] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5178,"simu_top soc cpu u_mul boothfor[24] ai gfor[20] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5179,"simu_top soc cpu u_mul boothfor[24] ai gfor[20] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5180,"simu_top soc cpu u_mul boothfor[24] ai gfor[20] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5281,"simu_top soc cpu u_mul boothfor[24] ai gfor[20] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5282,"simu_top soc cpu u_mul boothfor[24] ai gfor[20] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5283,"simu_top soc cpu u_mul boothfor[24] ai gfor[20] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5281,"simu_top soc cpu u_mul boothfor[24] ai gfor[20] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5284,"simu_top soc cpu u_mul boothfor[24] ai gfor[20] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5285,"simu_top soc cpu u_mul boothfor[24] ai gfor[20] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5178,"simu_top soc cpu u_mul boothfor[24] ai gfor[21] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5179,"simu_top soc cpu u_mul boothfor[24] ai gfor[21] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5180,"simu_top soc cpu u_mul boothfor[24] ai gfor[21] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5286,"simu_top soc cpu u_mul boothfor[24] ai gfor[21] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5287,"simu_top soc cpu u_mul boothfor[24] ai gfor[21] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5288,"simu_top soc cpu u_mul boothfor[24] ai gfor[21] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5286,"simu_top soc cpu u_mul boothfor[24] ai gfor[21] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5289,"simu_top soc cpu u_mul boothfor[24] ai gfor[21] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5290,"simu_top soc cpu u_mul boothfor[24] ai gfor[21] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5178,"simu_top soc cpu u_mul boothfor[24] ai gfor[22] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5179,"simu_top soc cpu u_mul boothfor[24] ai gfor[22] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5180,"simu_top soc cpu u_mul boothfor[24] ai gfor[22] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5291,"simu_top soc cpu u_mul boothfor[24] ai gfor[22] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5292,"simu_top soc cpu u_mul boothfor[24] ai gfor[22] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5293,"simu_top soc cpu u_mul boothfor[24] ai gfor[22] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5291,"simu_top soc cpu u_mul boothfor[24] ai gfor[22] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5294,"simu_top soc cpu u_mul boothfor[24] ai gfor[22] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5295,"simu_top soc cpu u_mul boothfor[24] ai gfor[22] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5178,"simu_top soc cpu u_mul boothfor[24] ai gfor[23] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5179,"simu_top soc cpu u_mul boothfor[24] ai gfor[23] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5180,"simu_top soc cpu u_mul boothfor[24] ai gfor[23] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5296,"simu_top soc cpu u_mul boothfor[24] ai gfor[23] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5297,"simu_top soc cpu u_mul boothfor[24] ai gfor[23] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5298,"simu_top soc cpu u_mul boothfor[24] ai gfor[23] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5296,"simu_top soc cpu u_mul boothfor[24] ai gfor[23] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5299,"simu_top soc cpu u_mul boothfor[24] ai gfor[23] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5300,"simu_top soc cpu u_mul boothfor[24] ai gfor[23] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5178,"simu_top soc cpu u_mul boothfor[24] ai gfor[24] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5179,"simu_top soc cpu u_mul boothfor[24] ai gfor[24] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5180,"simu_top soc cpu u_mul boothfor[24] ai gfor[24] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5301,"simu_top soc cpu u_mul boothfor[24] ai gfor[24] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5302,"simu_top soc cpu u_mul boothfor[24] ai gfor[24] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5303,"simu_top soc cpu u_mul boothfor[24] ai gfor[24] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5301,"simu_top soc cpu u_mul boothfor[24] ai gfor[24] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5304,"simu_top soc cpu u_mul boothfor[24] ai gfor[24] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5305,"simu_top soc cpu u_mul boothfor[24] ai gfor[24] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5178,"simu_top soc cpu u_mul boothfor[24] ai gfor[25] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5179,"simu_top soc cpu u_mul boothfor[24] ai gfor[25] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5180,"simu_top soc cpu u_mul boothfor[24] ai gfor[25] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5306,"simu_top soc cpu u_mul boothfor[24] ai gfor[25] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5307,"simu_top soc cpu u_mul boothfor[24] ai gfor[25] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5308,"simu_top soc cpu u_mul boothfor[24] ai gfor[25] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5306,"simu_top soc cpu u_mul boothfor[24] ai gfor[25] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5309,"simu_top soc cpu u_mul boothfor[24] ai gfor[25] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5310,"simu_top soc cpu u_mul boothfor[24] ai gfor[25] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5178,"simu_top soc cpu u_mul boothfor[24] ai gfor[26] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5179,"simu_top soc cpu u_mul boothfor[24] ai gfor[26] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5180,"simu_top soc cpu u_mul boothfor[24] ai gfor[26] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5311,"simu_top soc cpu u_mul boothfor[24] ai gfor[26] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5312,"simu_top soc cpu u_mul boothfor[24] ai gfor[26] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5313,"simu_top soc cpu u_mul boothfor[24] ai gfor[26] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5311,"simu_top soc cpu u_mul boothfor[24] ai gfor[26] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5314,"simu_top soc cpu u_mul boothfor[24] ai gfor[26] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5315,"simu_top soc cpu u_mul boothfor[24] ai gfor[26] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5178,"simu_top soc cpu u_mul boothfor[24] ai gfor[27] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5179,"simu_top soc cpu u_mul boothfor[24] ai gfor[27] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5180,"simu_top soc cpu u_mul boothfor[24] ai gfor[27] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5316,"simu_top soc cpu u_mul boothfor[24] ai gfor[27] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5317,"simu_top soc cpu u_mul boothfor[24] ai gfor[27] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5318,"simu_top soc cpu u_mul boothfor[24] ai gfor[27] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5316,"simu_top soc cpu u_mul boothfor[24] ai gfor[27] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5319,"simu_top soc cpu u_mul boothfor[24] ai gfor[27] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5320,"simu_top soc cpu u_mul boothfor[24] ai gfor[27] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5178,"simu_top soc cpu u_mul boothfor[24] ai gfor[28] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5179,"simu_top soc cpu u_mul boothfor[24] ai gfor[28] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5180,"simu_top soc cpu u_mul boothfor[24] ai gfor[28] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5321,"simu_top soc cpu u_mul boothfor[24] ai gfor[28] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5322,"simu_top soc cpu u_mul boothfor[24] ai gfor[28] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5323,"simu_top soc cpu u_mul boothfor[24] ai gfor[28] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5321,"simu_top soc cpu u_mul boothfor[24] ai gfor[28] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5324,"simu_top soc cpu u_mul boothfor[24] ai gfor[28] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5325,"simu_top soc cpu u_mul boothfor[24] ai gfor[28] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5178,"simu_top soc cpu u_mul boothfor[24] ai gfor[29] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5179,"simu_top soc cpu u_mul boothfor[24] ai gfor[29] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5180,"simu_top soc cpu u_mul boothfor[24] ai gfor[29] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5326,"simu_top soc cpu u_mul boothfor[24] ai gfor[29] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5327,"simu_top soc cpu u_mul boothfor[24] ai gfor[29] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5328,"simu_top soc cpu u_mul boothfor[24] ai gfor[29] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5326,"simu_top soc cpu u_mul boothfor[24] ai gfor[29] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5329,"simu_top soc cpu u_mul boothfor[24] ai gfor[29] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5330,"simu_top soc cpu u_mul boothfor[24] ai gfor[29] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5178,"simu_top soc cpu u_mul boothfor[24] ai gfor[30] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5179,"simu_top soc cpu u_mul boothfor[24] ai gfor[30] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5180,"simu_top soc cpu u_mul boothfor[24] ai gfor[30] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5331,"simu_top soc cpu u_mul boothfor[24] ai gfor[30] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5332,"simu_top soc cpu u_mul boothfor[24] ai gfor[30] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5333,"simu_top soc cpu u_mul boothfor[24] ai gfor[30] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5331,"simu_top soc cpu u_mul boothfor[24] ai gfor[30] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5334,"simu_top soc cpu u_mul boothfor[24] ai gfor[30] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5335,"simu_top soc cpu u_mul boothfor[24] ai gfor[30] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5178,"simu_top soc cpu u_mul boothfor[24] ai gfor[31] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5179,"simu_top soc cpu u_mul boothfor[24] ai gfor[31] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5180,"simu_top soc cpu u_mul boothfor[24] ai gfor[31] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5336,"simu_top soc cpu u_mul boothfor[24] ai gfor[31] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5337,"simu_top soc cpu u_mul boothfor[24] ai gfor[31] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5338,"simu_top soc cpu u_mul boothfor[24] ai gfor[31] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5336,"simu_top soc cpu u_mul boothfor[24] ai gfor[31] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5339,"simu_top soc cpu u_mul boothfor[24] ai gfor[31] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5340,"simu_top soc cpu u_mul boothfor[24] ai gfor[31] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5178,"simu_top soc cpu u_mul boothfor[24] ai gfor[32] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5179,"simu_top soc cpu u_mul boothfor[24] ai gfor[32] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5180,"simu_top soc cpu u_mul boothfor[24] ai gfor[32] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5341,"simu_top soc cpu u_mul boothfor[24] ai gfor[32] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5342,"simu_top soc cpu u_mul boothfor[24] ai gfor[32] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5343,"simu_top soc cpu u_mul boothfor[24] ai gfor[32] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5341,"simu_top soc cpu u_mul boothfor[24] ai gfor[32] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5344,"simu_top soc cpu u_mul boothfor[24] ai gfor[32] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5345,"simu_top soc cpu u_mul boothfor[24] ai gfor[32] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5178,"simu_top soc cpu u_mul boothfor[24] ai gfor[33] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5179,"simu_top soc cpu u_mul boothfor[24] ai gfor[33] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5180,"simu_top soc cpu u_mul boothfor[24] ai gfor[33] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5346,"simu_top soc cpu u_mul boothfor[24] ai gfor[33] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5347,"simu_top soc cpu u_mul boothfor[24] ai gfor[33] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5348,"simu_top soc cpu u_mul boothfor[24] ai gfor[33] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5346,"simu_top soc cpu u_mul boothfor[24] ai gfor[33] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5349,"simu_top soc cpu u_mul boothfor[24] ai gfor[33] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5350,"simu_top soc cpu u_mul boothfor[24] ai gfor[33] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5178,"simu_top soc cpu u_mul boothfor[24] ai gfor[34] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5179,"simu_top soc cpu u_mul boothfor[24] ai gfor[34] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5180,"simu_top soc cpu u_mul boothfor[24] ai gfor[34] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5351,"simu_top soc cpu u_mul boothfor[24] ai gfor[34] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5352,"simu_top soc cpu u_mul boothfor[24] ai gfor[34] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5353,"simu_top soc cpu u_mul boothfor[24] ai gfor[34] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5351,"simu_top soc cpu u_mul boothfor[24] ai gfor[34] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5354,"simu_top soc cpu u_mul boothfor[24] ai gfor[34] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5355,"simu_top soc cpu u_mul boothfor[24] ai gfor[34] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5178,"simu_top soc cpu u_mul boothfor[24] ai gfor[35] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5179,"simu_top soc cpu u_mul boothfor[24] ai gfor[35] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5180,"simu_top soc cpu u_mul boothfor[24] ai gfor[35] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5356,"simu_top soc cpu u_mul boothfor[24] ai gfor[35] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5357,"simu_top soc cpu u_mul boothfor[24] ai gfor[35] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5358,"simu_top soc cpu u_mul boothfor[24] ai gfor[35] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5356,"simu_top soc cpu u_mul boothfor[24] ai gfor[35] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5359,"simu_top soc cpu u_mul boothfor[24] ai gfor[35] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5360,"simu_top soc cpu u_mul boothfor[24] ai gfor[35] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5178,"simu_top soc cpu u_mul boothfor[24] ai gfor[36] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5179,"simu_top soc cpu u_mul boothfor[24] ai gfor[36] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5180,"simu_top soc cpu u_mul boothfor[24] ai gfor[36] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5361,"simu_top soc cpu u_mul boothfor[24] ai gfor[36] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5362,"simu_top soc cpu u_mul boothfor[24] ai gfor[36] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5363,"simu_top soc cpu u_mul boothfor[24] ai gfor[36] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5361,"simu_top soc cpu u_mul boothfor[24] ai gfor[36] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5364,"simu_top soc cpu u_mul boothfor[24] ai gfor[36] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5365,"simu_top soc cpu u_mul boothfor[24] ai gfor[36] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5178,"simu_top soc cpu u_mul boothfor[24] ai gfor[37] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5179,"simu_top soc cpu u_mul boothfor[24] ai gfor[37] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5180,"simu_top soc cpu u_mul boothfor[24] ai gfor[37] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5366,"simu_top soc cpu u_mul boothfor[24] ai gfor[37] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5367,"simu_top soc cpu u_mul boothfor[24] ai gfor[37] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5368,"simu_top soc cpu u_mul boothfor[24] ai gfor[37] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5366,"simu_top soc cpu u_mul boothfor[24] ai gfor[37] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5369,"simu_top soc cpu u_mul boothfor[24] ai gfor[37] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5370,"simu_top soc cpu u_mul boothfor[24] ai gfor[37] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5178,"simu_top soc cpu u_mul boothfor[24] ai gfor[38] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5179,"simu_top soc cpu u_mul boothfor[24] ai gfor[38] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5180,"simu_top soc cpu u_mul boothfor[24] ai gfor[38] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5371,"simu_top soc cpu u_mul boothfor[24] ai gfor[38] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5372,"simu_top soc cpu u_mul boothfor[24] ai gfor[38] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5373,"simu_top soc cpu u_mul boothfor[24] ai gfor[38] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5371,"simu_top soc cpu u_mul boothfor[24] ai gfor[38] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5374,"simu_top soc cpu u_mul boothfor[24] ai gfor[38] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5375,"simu_top soc cpu u_mul boothfor[24] ai gfor[38] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5178,"simu_top soc cpu u_mul boothfor[24] ai gfor[39] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5179,"simu_top soc cpu u_mul boothfor[24] ai gfor[39] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5180,"simu_top soc cpu u_mul boothfor[24] ai gfor[39] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5376,"simu_top soc cpu u_mul boothfor[24] ai gfor[39] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5377,"simu_top soc cpu u_mul boothfor[24] ai gfor[39] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5378,"simu_top soc cpu u_mul boothfor[24] ai gfor[39] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5376,"simu_top soc cpu u_mul boothfor[24] ai gfor[39] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5379,"simu_top soc cpu u_mul boothfor[24] ai gfor[39] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5380,"simu_top soc cpu u_mul boothfor[24] ai gfor[39] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5178,"simu_top soc cpu u_mul boothfor[24] ai gfor[40] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5179,"simu_top soc cpu u_mul boothfor[24] ai gfor[40] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5180,"simu_top soc cpu u_mul boothfor[24] ai gfor[40] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5381,"simu_top soc cpu u_mul boothfor[24] ai gfor[40] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5382,"simu_top soc cpu u_mul boothfor[24] ai gfor[40] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5383,"simu_top soc cpu u_mul boothfor[24] ai gfor[40] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5381,"simu_top soc cpu u_mul boothfor[24] ai gfor[40] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5384,"simu_top soc cpu u_mul boothfor[24] ai gfor[40] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5385,"simu_top soc cpu u_mul boothfor[24] ai gfor[40] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5178,"simu_top soc cpu u_mul boothfor[24] ai gfor[41] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5179,"simu_top soc cpu u_mul boothfor[24] ai gfor[41] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5180,"simu_top soc cpu u_mul boothfor[24] ai gfor[41] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5386,"simu_top soc cpu u_mul boothfor[24] ai gfor[41] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5387,"simu_top soc cpu u_mul boothfor[24] ai gfor[41] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5388,"simu_top soc cpu u_mul boothfor[24] ai gfor[41] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5386,"simu_top soc cpu u_mul boothfor[24] ai gfor[41] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5389,"simu_top soc cpu u_mul boothfor[24] ai gfor[41] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5390,"simu_top soc cpu u_mul boothfor[24] ai gfor[41] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5178,"simu_top soc cpu u_mul boothfor[24] ai gfor[42] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5179,"simu_top soc cpu u_mul boothfor[24] ai gfor[42] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5180,"simu_top soc cpu u_mul boothfor[24] ai gfor[42] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5391,"simu_top soc cpu u_mul boothfor[24] ai gfor[42] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5392,"simu_top soc cpu u_mul boothfor[24] ai gfor[42] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5393,"simu_top soc cpu u_mul boothfor[24] ai gfor[42] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5391,"simu_top soc cpu u_mul boothfor[24] ai gfor[42] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5394,"simu_top soc cpu u_mul boothfor[24] ai gfor[42] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5395,"simu_top soc cpu u_mul boothfor[24] ai gfor[42] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5178,"simu_top soc cpu u_mul boothfor[24] ai gfor[43] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5179,"simu_top soc cpu u_mul boothfor[24] ai gfor[43] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5180,"simu_top soc cpu u_mul boothfor[24] ai gfor[43] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5396,"simu_top soc cpu u_mul boothfor[24] ai gfor[43] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5397,"simu_top soc cpu u_mul boothfor[24] ai gfor[43] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5398,"simu_top soc cpu u_mul boothfor[24] ai gfor[43] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5396,"simu_top soc cpu u_mul boothfor[24] ai gfor[43] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5399,"simu_top soc cpu u_mul boothfor[24] ai gfor[43] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5400,"simu_top soc cpu u_mul boothfor[24] ai gfor[43] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5178,"simu_top soc cpu u_mul boothfor[24] ai gfor[44] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5179,"simu_top soc cpu u_mul boothfor[24] ai gfor[44] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5180,"simu_top soc cpu u_mul boothfor[24] ai gfor[44] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5401,"simu_top soc cpu u_mul boothfor[24] ai gfor[44] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5402,"simu_top soc cpu u_mul boothfor[24] ai gfor[44] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5403,"simu_top soc cpu u_mul boothfor[24] ai gfor[44] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5401,"simu_top soc cpu u_mul boothfor[24] ai gfor[44] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5404,"simu_top soc cpu u_mul boothfor[24] ai gfor[44] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5405,"simu_top soc cpu u_mul boothfor[24] ai gfor[44] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5178,"simu_top soc cpu u_mul boothfor[24] ai gfor[45] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5179,"simu_top soc cpu u_mul boothfor[24] ai gfor[45] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5180,"simu_top soc cpu u_mul boothfor[24] ai gfor[45] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5406,"simu_top soc cpu u_mul boothfor[24] ai gfor[45] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5407,"simu_top soc cpu u_mul boothfor[24] ai gfor[45] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5408,"simu_top soc cpu u_mul boothfor[24] ai gfor[45] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5406,"simu_top soc cpu u_mul boothfor[24] ai gfor[45] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5409,"simu_top soc cpu u_mul boothfor[24] ai gfor[45] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5410,"simu_top soc cpu u_mul boothfor[24] ai gfor[45] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5178,"simu_top soc cpu u_mul boothfor[24] ai gfor[46] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5179,"simu_top soc cpu u_mul boothfor[24] ai gfor[46] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5180,"simu_top soc cpu u_mul boothfor[24] ai gfor[46] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5411,"simu_top soc cpu u_mul boothfor[24] ai gfor[46] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5412,"simu_top soc cpu u_mul boothfor[24] ai gfor[46] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5413,"simu_top soc cpu u_mul boothfor[24] ai gfor[46] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5411,"simu_top soc cpu u_mul boothfor[24] ai gfor[46] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5414,"simu_top soc cpu u_mul boothfor[24] ai gfor[46] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5415,"simu_top soc cpu u_mul boothfor[24] ai gfor[46] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5178,"simu_top soc cpu u_mul boothfor[24] ai gfor[47] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5179,"simu_top soc cpu u_mul boothfor[24] ai gfor[47] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5180,"simu_top soc cpu u_mul boothfor[24] ai gfor[47] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5416,"simu_top soc cpu u_mul boothfor[24] ai gfor[47] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5417,"simu_top soc cpu u_mul boothfor[24] ai gfor[47] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5418,"simu_top soc cpu u_mul boothfor[24] ai gfor[47] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5416,"simu_top soc cpu u_mul boothfor[24] ai gfor[47] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5419,"simu_top soc cpu u_mul boothfor[24] ai gfor[47] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5420,"simu_top soc cpu u_mul boothfor[24] ai gfor[47] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5178,"simu_top soc cpu u_mul boothfor[24] ai gfor[48] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5179,"simu_top soc cpu u_mul boothfor[24] ai gfor[48] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5180,"simu_top soc cpu u_mul boothfor[24] ai gfor[48] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5421,"simu_top soc cpu u_mul boothfor[24] ai gfor[48] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5422,"simu_top soc cpu u_mul boothfor[24] ai gfor[48] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5423,"simu_top soc cpu u_mul boothfor[24] ai gfor[48] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5421,"simu_top soc cpu u_mul boothfor[24] ai gfor[48] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5424,"simu_top soc cpu u_mul boothfor[24] ai gfor[48] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5425,"simu_top soc cpu u_mul boothfor[24] ai gfor[48] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5178,"simu_top soc cpu u_mul boothfor[24] ai gfor[49] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5179,"simu_top soc cpu u_mul boothfor[24] ai gfor[49] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5180,"simu_top soc cpu u_mul boothfor[24] ai gfor[49] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5426,"simu_top soc cpu u_mul boothfor[24] ai gfor[49] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5427,"simu_top soc cpu u_mul boothfor[24] ai gfor[49] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5428,"simu_top soc cpu u_mul boothfor[24] ai gfor[49] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5426,"simu_top soc cpu u_mul boothfor[24] ai gfor[49] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5429,"simu_top soc cpu u_mul boothfor[24] ai gfor[49] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5430,"simu_top soc cpu u_mul boothfor[24] ai gfor[49] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5178,"simu_top soc cpu u_mul boothfor[24] ai gfor[50] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5179,"simu_top soc cpu u_mul boothfor[24] ai gfor[50] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5180,"simu_top soc cpu u_mul boothfor[24] ai gfor[50] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5431,"simu_top soc cpu u_mul boothfor[24] ai gfor[50] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5432,"simu_top soc cpu u_mul boothfor[24] ai gfor[50] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5433,"simu_top soc cpu u_mul boothfor[24] ai gfor[50] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5431,"simu_top soc cpu u_mul boothfor[24] ai gfor[50] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5434,"simu_top soc cpu u_mul boothfor[24] ai gfor[50] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5435,"simu_top soc cpu u_mul boothfor[24] ai gfor[50] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5178,"simu_top soc cpu u_mul boothfor[24] ai gfor[51] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5179,"simu_top soc cpu u_mul boothfor[24] ai gfor[51] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5180,"simu_top soc cpu u_mul boothfor[24] ai gfor[51] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5436,"simu_top soc cpu u_mul boothfor[24] ai gfor[51] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5437,"simu_top soc cpu u_mul boothfor[24] ai gfor[51] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5438,"simu_top soc cpu u_mul boothfor[24] ai gfor[51] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5436,"simu_top soc cpu u_mul boothfor[24] ai gfor[51] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5439,"simu_top soc cpu u_mul boothfor[24] ai gfor[51] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5440,"simu_top soc cpu u_mul boothfor[24] ai gfor[51] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5178,"simu_top soc cpu u_mul boothfor[24] ai gfor[52] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5179,"simu_top soc cpu u_mul boothfor[24] ai gfor[52] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5180,"simu_top soc cpu u_mul boothfor[24] ai gfor[52] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5441,"simu_top soc cpu u_mul boothfor[24] ai gfor[52] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5442,"simu_top soc cpu u_mul boothfor[24] ai gfor[52] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5443,"simu_top soc cpu u_mul boothfor[24] ai gfor[52] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5441,"simu_top soc cpu u_mul boothfor[24] ai gfor[52] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5444,"simu_top soc cpu u_mul boothfor[24] ai gfor[52] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5445,"simu_top soc cpu u_mul boothfor[24] ai gfor[52] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5178,"simu_top soc cpu u_mul boothfor[24] ai gfor[53] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5179,"simu_top soc cpu u_mul boothfor[24] ai gfor[53] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5180,"simu_top soc cpu u_mul boothfor[24] ai gfor[53] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5446,"simu_top soc cpu u_mul boothfor[24] ai gfor[53] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5447,"simu_top soc cpu u_mul boothfor[24] ai gfor[53] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5448,"simu_top soc cpu u_mul boothfor[24] ai gfor[53] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5446,"simu_top soc cpu u_mul boothfor[24] ai gfor[53] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5449,"simu_top soc cpu u_mul boothfor[24] ai gfor[53] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5450,"simu_top soc cpu u_mul boothfor[24] ai gfor[53] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5178,"simu_top soc cpu u_mul boothfor[24] ai gfor[54] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5179,"simu_top soc cpu u_mul boothfor[24] ai gfor[54] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5180,"simu_top soc cpu u_mul boothfor[24] ai gfor[54] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5451,"simu_top soc cpu u_mul boothfor[24] ai gfor[54] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5452,"simu_top soc cpu u_mul boothfor[24] ai gfor[54] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5453,"simu_top soc cpu u_mul boothfor[24] ai gfor[54] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5451,"simu_top soc cpu u_mul boothfor[24] ai gfor[54] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5454,"simu_top soc cpu u_mul boothfor[24] ai gfor[54] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5455,"simu_top soc cpu u_mul boothfor[24] ai gfor[54] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5178,"simu_top soc cpu u_mul boothfor[24] ai gfor[55] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5179,"simu_top soc cpu u_mul boothfor[24] ai gfor[55] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5180,"simu_top soc cpu u_mul boothfor[24] ai gfor[55] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5456,"simu_top soc cpu u_mul boothfor[24] ai gfor[55] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5457,"simu_top soc cpu u_mul boothfor[24] ai gfor[55] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5458,"simu_top soc cpu u_mul boothfor[24] ai gfor[55] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5456,"simu_top soc cpu u_mul boothfor[24] ai gfor[55] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5459,"simu_top soc cpu u_mul boothfor[24] ai gfor[55] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5460,"simu_top soc cpu u_mul boothfor[24] ai gfor[55] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5178,"simu_top soc cpu u_mul boothfor[24] ai gfor[56] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5179,"simu_top soc cpu u_mul boothfor[24] ai gfor[56] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5180,"simu_top soc cpu u_mul boothfor[24] ai gfor[56] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5461,"simu_top soc cpu u_mul boothfor[24] ai gfor[56] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5462,"simu_top soc cpu u_mul boothfor[24] ai gfor[56] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5463,"simu_top soc cpu u_mul boothfor[24] ai gfor[56] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5461,"simu_top soc cpu u_mul boothfor[24] ai gfor[56] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5464,"simu_top soc cpu u_mul boothfor[24] ai gfor[56] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5465,"simu_top soc cpu u_mul boothfor[24] ai gfor[56] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5178,"simu_top soc cpu u_mul boothfor[24] ai gfor[57] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5179,"simu_top soc cpu u_mul boothfor[24] ai gfor[57] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5180,"simu_top soc cpu u_mul boothfor[24] ai gfor[57] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5466,"simu_top soc cpu u_mul boothfor[24] ai gfor[57] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5467,"simu_top soc cpu u_mul boothfor[24] ai gfor[57] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5468,"simu_top soc cpu u_mul boothfor[24] ai gfor[57] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5466,"simu_top soc cpu u_mul boothfor[24] ai gfor[57] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5469,"simu_top soc cpu u_mul boothfor[24] ai gfor[57] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5470,"simu_top soc cpu u_mul boothfor[24] ai gfor[57] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5178,"simu_top soc cpu u_mul boothfor[24] ai gfor[58] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5179,"simu_top soc cpu u_mul boothfor[24] ai gfor[58] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5180,"simu_top soc cpu u_mul boothfor[24] ai gfor[58] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5471,"simu_top soc cpu u_mul boothfor[24] ai gfor[58] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5472,"simu_top soc cpu u_mul boothfor[24] ai gfor[58] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5473,"simu_top soc cpu u_mul boothfor[24] ai gfor[58] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5471,"simu_top soc cpu u_mul boothfor[24] ai gfor[58] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5474,"simu_top soc cpu u_mul boothfor[24] ai gfor[58] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5475,"simu_top soc cpu u_mul boothfor[24] ai gfor[58] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5178,"simu_top soc cpu u_mul boothfor[24] ai gfor[59] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5179,"simu_top soc cpu u_mul boothfor[24] ai gfor[59] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5180,"simu_top soc cpu u_mul boothfor[24] ai gfor[59] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5476,"simu_top soc cpu u_mul boothfor[24] ai gfor[59] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5477,"simu_top soc cpu u_mul boothfor[24] ai gfor[59] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5478,"simu_top soc cpu u_mul boothfor[24] ai gfor[59] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5476,"simu_top soc cpu u_mul boothfor[24] ai gfor[59] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5479,"simu_top soc cpu u_mul boothfor[24] ai gfor[59] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5480,"simu_top soc cpu u_mul boothfor[24] ai gfor[59] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5178,"simu_top soc cpu u_mul boothfor[24] ai gfor[60] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5179,"simu_top soc cpu u_mul boothfor[24] ai gfor[60] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5180,"simu_top soc cpu u_mul boothfor[24] ai gfor[60] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5481,"simu_top soc cpu u_mul boothfor[24] ai gfor[60] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5482,"simu_top soc cpu u_mul boothfor[24] ai gfor[60] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5483,"simu_top soc cpu u_mul boothfor[24] ai gfor[60] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5481,"simu_top soc cpu u_mul boothfor[24] ai gfor[60] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5484,"simu_top soc cpu u_mul boothfor[24] ai gfor[60] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5485,"simu_top soc cpu u_mul boothfor[24] ai gfor[60] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5178,"simu_top soc cpu u_mul boothfor[24] ai gfor[61] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5179,"simu_top soc cpu u_mul boothfor[24] ai gfor[61] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5180,"simu_top soc cpu u_mul boothfor[24] ai gfor[61] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5486,"simu_top soc cpu u_mul boothfor[24] ai gfor[61] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5487,"simu_top soc cpu u_mul boothfor[24] ai gfor[61] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5488,"simu_top soc cpu u_mul boothfor[24] ai gfor[61] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5486,"simu_top soc cpu u_mul boothfor[24] ai gfor[61] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5489,"simu_top soc cpu u_mul boothfor[24] ai gfor[61] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5490,"simu_top soc cpu u_mul boothfor[24] ai gfor[61] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5178,"simu_top soc cpu u_mul boothfor[24] ai gfor[62] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5179,"simu_top soc cpu u_mul boothfor[24] ai gfor[62] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5180,"simu_top soc cpu u_mul boothfor[24] ai gfor[62] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5491,"simu_top soc cpu u_mul boothfor[24] ai gfor[62] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5492,"simu_top soc cpu u_mul boothfor[24] ai gfor[62] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5493,"simu_top soc cpu u_mul boothfor[24] ai gfor[62] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5491,"simu_top soc cpu u_mul boothfor[24] ai gfor[62] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5494,"simu_top soc cpu u_mul boothfor[24] ai gfor[62] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5495,"simu_top soc cpu u_mul boothfor[24] ai gfor[62] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5178,"simu_top soc cpu u_mul boothfor[24] ai gfor[63] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5179,"simu_top soc cpu u_mul boothfor[24] ai gfor[63] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5180,"simu_top soc cpu u_mul boothfor[24] ai gfor[63] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5496,"simu_top soc cpu u_mul boothfor[24] ai gfor[63] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5497,"simu_top soc cpu u_mul boothfor[24] ai gfor[63] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5498,"simu_top soc cpu u_mul boothfor[24] ai gfor[63] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5496,"simu_top soc cpu u_mul boothfor[24] ai gfor[63] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5499,"simu_top soc cpu u_mul boothfor[24] ai gfor[63] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5500,"simu_top soc cpu u_mul boothfor[24] ai gfor[63] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+5501,"simu_top soc cpu u_mul boothfor[26] ai y",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declQuad(c+5502,"simu_top soc cpu u_mul boothfor[26] ai InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declQuad(c+5504,"simu_top soc cpu u_mul boothfor[26] ai OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declBit(c+5506,"simu_top soc cpu u_mul boothfor[26] ai Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5507,"simu_top soc cpu u_mul boothfor[26] ai negx",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5508,"simu_top soc cpu u_mul boothfor[26] ai x",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5509,"simu_top soc cpu u_mul boothfor[26] ai neg2x",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5510,"simu_top soc cpu u_mul boothfor[26] ai uu yc",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5511,"simu_top soc cpu u_mul boothfor[26] ai uu yb",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5181,"simu_top soc cpu u_mul boothfor[26] ai uu ya",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5507,"simu_top soc cpu u_mul boothfor[26] ai uu negx",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5508,"simu_top soc cpu u_mul boothfor[26] ai uu x",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5509,"simu_top soc cpu u_mul boothfor[26] ai uu neg2x",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5507,"simu_top soc cpu u_mul boothfor[26] ai fir negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5508,"simu_top soc cpu u_mul boothfor[26] ai fir x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5509,"simu_top soc cpu u_mul boothfor[26] ai fir neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5512,"simu_top soc cpu u_mul boothfor[26] ai fir InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13784,"simu_top soc cpu u_mul boothfor[26] ai fir PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13787,"simu_top soc cpu u_mul boothfor[26] ai fir NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5512,"simu_top soc cpu u_mul boothfor[26] ai fir PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5513,"simu_top soc cpu u_mul boothfor[26] ai fir NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5514,"simu_top soc cpu u_mul boothfor[26] ai fir OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5507,"simu_top soc cpu u_mul boothfor[26] ai gfor[1] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5508,"simu_top soc cpu u_mul boothfor[26] ai gfor[1] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5509,"simu_top soc cpu u_mul boothfor[26] ai gfor[1] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5515,"simu_top soc cpu u_mul boothfor[26] ai gfor[1] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5516,"simu_top soc cpu u_mul boothfor[26] ai gfor[1] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5517,"simu_top soc cpu u_mul boothfor[26] ai gfor[1] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5515,"simu_top soc cpu u_mul boothfor[26] ai gfor[1] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5518,"simu_top soc cpu u_mul boothfor[26] ai gfor[1] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5519,"simu_top soc cpu u_mul boothfor[26] ai gfor[1] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5507,"simu_top soc cpu u_mul boothfor[26] ai gfor[2] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5508,"simu_top soc cpu u_mul boothfor[26] ai gfor[2] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5509,"simu_top soc cpu u_mul boothfor[26] ai gfor[2] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5520,"simu_top soc cpu u_mul boothfor[26] ai gfor[2] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5521,"simu_top soc cpu u_mul boothfor[26] ai gfor[2] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5522,"simu_top soc cpu u_mul boothfor[26] ai gfor[2] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5520,"simu_top soc cpu u_mul boothfor[26] ai gfor[2] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5523,"simu_top soc cpu u_mul boothfor[26] ai gfor[2] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5524,"simu_top soc cpu u_mul boothfor[26] ai gfor[2] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5507,"simu_top soc cpu u_mul boothfor[26] ai gfor[3] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5508,"simu_top soc cpu u_mul boothfor[26] ai gfor[3] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5509,"simu_top soc cpu u_mul boothfor[26] ai gfor[3] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5525,"simu_top soc cpu u_mul boothfor[26] ai gfor[3] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5526,"simu_top soc cpu u_mul boothfor[26] ai gfor[3] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5527,"simu_top soc cpu u_mul boothfor[26] ai gfor[3] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5525,"simu_top soc cpu u_mul boothfor[26] ai gfor[3] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5528,"simu_top soc cpu u_mul boothfor[26] ai gfor[3] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5529,"simu_top soc cpu u_mul boothfor[26] ai gfor[3] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5507,"simu_top soc cpu u_mul boothfor[26] ai gfor[4] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5508,"simu_top soc cpu u_mul boothfor[26] ai gfor[4] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5509,"simu_top soc cpu u_mul boothfor[26] ai gfor[4] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5530,"simu_top soc cpu u_mul boothfor[26] ai gfor[4] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5531,"simu_top soc cpu u_mul boothfor[26] ai gfor[4] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5532,"simu_top soc cpu u_mul boothfor[26] ai gfor[4] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5530,"simu_top soc cpu u_mul boothfor[26] ai gfor[4] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5533,"simu_top soc cpu u_mul boothfor[26] ai gfor[4] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5534,"simu_top soc cpu u_mul boothfor[26] ai gfor[4] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5507,"simu_top soc cpu u_mul boothfor[26] ai gfor[5] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5508,"simu_top soc cpu u_mul boothfor[26] ai gfor[5] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5509,"simu_top soc cpu u_mul boothfor[26] ai gfor[5] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5535,"simu_top soc cpu u_mul boothfor[26] ai gfor[5] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5536,"simu_top soc cpu u_mul boothfor[26] ai gfor[5] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5537,"simu_top soc cpu u_mul boothfor[26] ai gfor[5] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5535,"simu_top soc cpu u_mul boothfor[26] ai gfor[5] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5538,"simu_top soc cpu u_mul boothfor[26] ai gfor[5] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5539,"simu_top soc cpu u_mul boothfor[26] ai gfor[5] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5507,"simu_top soc cpu u_mul boothfor[26] ai gfor[6] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5508,"simu_top soc cpu u_mul boothfor[26] ai gfor[6] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5509,"simu_top soc cpu u_mul boothfor[26] ai gfor[6] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5540,"simu_top soc cpu u_mul boothfor[26] ai gfor[6] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5541,"simu_top soc cpu u_mul boothfor[26] ai gfor[6] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5542,"simu_top soc cpu u_mul boothfor[26] ai gfor[6] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5540,"simu_top soc cpu u_mul boothfor[26] ai gfor[6] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5543,"simu_top soc cpu u_mul boothfor[26] ai gfor[6] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5544,"simu_top soc cpu u_mul boothfor[26] ai gfor[6] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5507,"simu_top soc cpu u_mul boothfor[26] ai gfor[7] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5508,"simu_top soc cpu u_mul boothfor[26] ai gfor[7] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5509,"simu_top soc cpu u_mul boothfor[26] ai gfor[7] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5545,"simu_top soc cpu u_mul boothfor[26] ai gfor[7] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5546,"simu_top soc cpu u_mul boothfor[26] ai gfor[7] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5547,"simu_top soc cpu u_mul boothfor[26] ai gfor[7] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5545,"simu_top soc cpu u_mul boothfor[26] ai gfor[7] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5548,"simu_top soc cpu u_mul boothfor[26] ai gfor[7] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5549,"simu_top soc cpu u_mul boothfor[26] ai gfor[7] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5507,"simu_top soc cpu u_mul boothfor[26] ai gfor[8] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5508,"simu_top soc cpu u_mul boothfor[26] ai gfor[8] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5509,"simu_top soc cpu u_mul boothfor[26] ai gfor[8] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5550,"simu_top soc cpu u_mul boothfor[26] ai gfor[8] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5551,"simu_top soc cpu u_mul boothfor[26] ai gfor[8] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5552,"simu_top soc cpu u_mul boothfor[26] ai gfor[8] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5550,"simu_top soc cpu u_mul boothfor[26] ai gfor[8] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5553,"simu_top soc cpu u_mul boothfor[26] ai gfor[8] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5554,"simu_top soc cpu u_mul boothfor[26] ai gfor[8] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5507,"simu_top soc cpu u_mul boothfor[26] ai gfor[9] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5508,"simu_top soc cpu u_mul boothfor[26] ai gfor[9] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5509,"simu_top soc cpu u_mul boothfor[26] ai gfor[9] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5555,"simu_top soc cpu u_mul boothfor[26] ai gfor[9] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5556,"simu_top soc cpu u_mul boothfor[26] ai gfor[9] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5557,"simu_top soc cpu u_mul boothfor[26] ai gfor[9] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5555,"simu_top soc cpu u_mul boothfor[26] ai gfor[9] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5558,"simu_top soc cpu u_mul boothfor[26] ai gfor[9] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5559,"simu_top soc cpu u_mul boothfor[26] ai gfor[9] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5507,"simu_top soc cpu u_mul boothfor[26] ai gfor[10] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5508,"simu_top soc cpu u_mul boothfor[26] ai gfor[10] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5509,"simu_top soc cpu u_mul boothfor[26] ai gfor[10] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5560,"simu_top soc cpu u_mul boothfor[26] ai gfor[10] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5561,"simu_top soc cpu u_mul boothfor[26] ai gfor[10] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5562,"simu_top soc cpu u_mul boothfor[26] ai gfor[10] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5560,"simu_top soc cpu u_mul boothfor[26] ai gfor[10] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5563,"simu_top soc cpu u_mul boothfor[26] ai gfor[10] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5564,"simu_top soc cpu u_mul boothfor[26] ai gfor[10] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5507,"simu_top soc cpu u_mul boothfor[26] ai gfor[11] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5508,"simu_top soc cpu u_mul boothfor[26] ai gfor[11] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5509,"simu_top soc cpu u_mul boothfor[26] ai gfor[11] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5565,"simu_top soc cpu u_mul boothfor[26] ai gfor[11] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5566,"simu_top soc cpu u_mul boothfor[26] ai gfor[11] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5567,"simu_top soc cpu u_mul boothfor[26] ai gfor[11] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5565,"simu_top soc cpu u_mul boothfor[26] ai gfor[11] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5568,"simu_top soc cpu u_mul boothfor[26] ai gfor[11] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5569,"simu_top soc cpu u_mul boothfor[26] ai gfor[11] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5507,"simu_top soc cpu u_mul boothfor[26] ai gfor[12] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5508,"simu_top soc cpu u_mul boothfor[26] ai gfor[12] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5509,"simu_top soc cpu u_mul boothfor[26] ai gfor[12] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5570,"simu_top soc cpu u_mul boothfor[26] ai gfor[12] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5571,"simu_top soc cpu u_mul boothfor[26] ai gfor[12] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5572,"simu_top soc cpu u_mul boothfor[26] ai gfor[12] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5570,"simu_top soc cpu u_mul boothfor[26] ai gfor[12] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5573,"simu_top soc cpu u_mul boothfor[26] ai gfor[12] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5574,"simu_top soc cpu u_mul boothfor[26] ai gfor[12] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5507,"simu_top soc cpu u_mul boothfor[26] ai gfor[13] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5508,"simu_top soc cpu u_mul boothfor[26] ai gfor[13] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5509,"simu_top soc cpu u_mul boothfor[26] ai gfor[13] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5575,"simu_top soc cpu u_mul boothfor[26] ai gfor[13] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5576,"simu_top soc cpu u_mul boothfor[26] ai gfor[13] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5577,"simu_top soc cpu u_mul boothfor[26] ai gfor[13] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5575,"simu_top soc cpu u_mul boothfor[26] ai gfor[13] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5578,"simu_top soc cpu u_mul boothfor[26] ai gfor[13] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5579,"simu_top soc cpu u_mul boothfor[26] ai gfor[13] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5507,"simu_top soc cpu u_mul boothfor[26] ai gfor[14] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5508,"simu_top soc cpu u_mul boothfor[26] ai gfor[14] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5509,"simu_top soc cpu u_mul boothfor[26] ai gfor[14] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5580,"simu_top soc cpu u_mul boothfor[26] ai gfor[14] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5581,"simu_top soc cpu u_mul boothfor[26] ai gfor[14] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5582,"simu_top soc cpu u_mul boothfor[26] ai gfor[14] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5580,"simu_top soc cpu u_mul boothfor[26] ai gfor[14] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5583,"simu_top soc cpu u_mul boothfor[26] ai gfor[14] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5584,"simu_top soc cpu u_mul boothfor[26] ai gfor[14] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5507,"simu_top soc cpu u_mul boothfor[26] ai gfor[15] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5508,"simu_top soc cpu u_mul boothfor[26] ai gfor[15] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5509,"simu_top soc cpu u_mul boothfor[26] ai gfor[15] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5585,"simu_top soc cpu u_mul boothfor[26] ai gfor[15] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5586,"simu_top soc cpu u_mul boothfor[26] ai gfor[15] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5587,"simu_top soc cpu u_mul boothfor[26] ai gfor[15] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5585,"simu_top soc cpu u_mul boothfor[26] ai gfor[15] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5588,"simu_top soc cpu u_mul boothfor[26] ai gfor[15] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5589,"simu_top soc cpu u_mul boothfor[26] ai gfor[15] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5507,"simu_top soc cpu u_mul boothfor[26] ai gfor[16] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5508,"simu_top soc cpu u_mul boothfor[26] ai gfor[16] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5509,"simu_top soc cpu u_mul boothfor[26] ai gfor[16] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5590,"simu_top soc cpu u_mul boothfor[26] ai gfor[16] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5591,"simu_top soc cpu u_mul boothfor[26] ai gfor[16] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5592,"simu_top soc cpu u_mul boothfor[26] ai gfor[16] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5590,"simu_top soc cpu u_mul boothfor[26] ai gfor[16] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5593,"simu_top soc cpu u_mul boothfor[26] ai gfor[16] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5594,"simu_top soc cpu u_mul boothfor[26] ai gfor[16] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5507,"simu_top soc cpu u_mul boothfor[26] ai gfor[17] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5508,"simu_top soc cpu u_mul boothfor[26] ai gfor[17] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5509,"simu_top soc cpu u_mul boothfor[26] ai gfor[17] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5595,"simu_top soc cpu u_mul boothfor[26] ai gfor[17] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5596,"simu_top soc cpu u_mul boothfor[26] ai gfor[17] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5597,"simu_top soc cpu u_mul boothfor[26] ai gfor[17] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5595,"simu_top soc cpu u_mul boothfor[26] ai gfor[17] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5598,"simu_top soc cpu u_mul boothfor[26] ai gfor[17] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5599,"simu_top soc cpu u_mul boothfor[26] ai gfor[17] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5507,"simu_top soc cpu u_mul boothfor[26] ai gfor[18] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5508,"simu_top soc cpu u_mul boothfor[26] ai gfor[18] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5509,"simu_top soc cpu u_mul boothfor[26] ai gfor[18] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5600,"simu_top soc cpu u_mul boothfor[26] ai gfor[18] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5601,"simu_top soc cpu u_mul boothfor[26] ai gfor[18] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5602,"simu_top soc cpu u_mul boothfor[26] ai gfor[18] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5600,"simu_top soc cpu u_mul boothfor[26] ai gfor[18] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5603,"simu_top soc cpu u_mul boothfor[26] ai gfor[18] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5604,"simu_top soc cpu u_mul boothfor[26] ai gfor[18] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5507,"simu_top soc cpu u_mul boothfor[26] ai gfor[19] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5508,"simu_top soc cpu u_mul boothfor[26] ai gfor[19] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5509,"simu_top soc cpu u_mul boothfor[26] ai gfor[19] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5605,"simu_top soc cpu u_mul boothfor[26] ai gfor[19] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5606,"simu_top soc cpu u_mul boothfor[26] ai gfor[19] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5607,"simu_top soc cpu u_mul boothfor[26] ai gfor[19] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5605,"simu_top soc cpu u_mul boothfor[26] ai gfor[19] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5608,"simu_top soc cpu u_mul boothfor[26] ai gfor[19] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5609,"simu_top soc cpu u_mul boothfor[26] ai gfor[19] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5507,"simu_top soc cpu u_mul boothfor[26] ai gfor[20] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5508,"simu_top soc cpu u_mul boothfor[26] ai gfor[20] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5509,"simu_top soc cpu u_mul boothfor[26] ai gfor[20] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5610,"simu_top soc cpu u_mul boothfor[26] ai gfor[20] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5611,"simu_top soc cpu u_mul boothfor[26] ai gfor[20] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5612,"simu_top soc cpu u_mul boothfor[26] ai gfor[20] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5610,"simu_top soc cpu u_mul boothfor[26] ai gfor[20] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5613,"simu_top soc cpu u_mul boothfor[26] ai gfor[20] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5614,"simu_top soc cpu u_mul boothfor[26] ai gfor[20] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5507,"simu_top soc cpu u_mul boothfor[26] ai gfor[21] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5508,"simu_top soc cpu u_mul boothfor[26] ai gfor[21] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5509,"simu_top soc cpu u_mul boothfor[26] ai gfor[21] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5615,"simu_top soc cpu u_mul boothfor[26] ai gfor[21] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5616,"simu_top soc cpu u_mul boothfor[26] ai gfor[21] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5617,"simu_top soc cpu u_mul boothfor[26] ai gfor[21] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5615,"simu_top soc cpu u_mul boothfor[26] ai gfor[21] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5618,"simu_top soc cpu u_mul boothfor[26] ai gfor[21] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5619,"simu_top soc cpu u_mul boothfor[26] ai gfor[21] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5507,"simu_top soc cpu u_mul boothfor[26] ai gfor[22] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5508,"simu_top soc cpu u_mul boothfor[26] ai gfor[22] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5509,"simu_top soc cpu u_mul boothfor[26] ai gfor[22] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5620,"simu_top soc cpu u_mul boothfor[26] ai gfor[22] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5621,"simu_top soc cpu u_mul boothfor[26] ai gfor[22] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5622,"simu_top soc cpu u_mul boothfor[26] ai gfor[22] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5620,"simu_top soc cpu u_mul boothfor[26] ai gfor[22] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5623,"simu_top soc cpu u_mul boothfor[26] ai gfor[22] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5624,"simu_top soc cpu u_mul boothfor[26] ai gfor[22] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5507,"simu_top soc cpu u_mul boothfor[26] ai gfor[23] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5508,"simu_top soc cpu u_mul boothfor[26] ai gfor[23] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5509,"simu_top soc cpu u_mul boothfor[26] ai gfor[23] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5625,"simu_top soc cpu u_mul boothfor[26] ai gfor[23] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5626,"simu_top soc cpu u_mul boothfor[26] ai gfor[23] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5627,"simu_top soc cpu u_mul boothfor[26] ai gfor[23] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5625,"simu_top soc cpu u_mul boothfor[26] ai gfor[23] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5628,"simu_top soc cpu u_mul boothfor[26] ai gfor[23] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5629,"simu_top soc cpu u_mul boothfor[26] ai gfor[23] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5507,"simu_top soc cpu u_mul boothfor[26] ai gfor[24] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5508,"simu_top soc cpu u_mul boothfor[26] ai gfor[24] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5509,"simu_top soc cpu u_mul boothfor[26] ai gfor[24] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5630,"simu_top soc cpu u_mul boothfor[26] ai gfor[24] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5631,"simu_top soc cpu u_mul boothfor[26] ai gfor[24] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5632,"simu_top soc cpu u_mul boothfor[26] ai gfor[24] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5630,"simu_top soc cpu u_mul boothfor[26] ai gfor[24] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5633,"simu_top soc cpu u_mul boothfor[26] ai gfor[24] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5634,"simu_top soc cpu u_mul boothfor[26] ai gfor[24] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5507,"simu_top soc cpu u_mul boothfor[26] ai gfor[25] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5508,"simu_top soc cpu u_mul boothfor[26] ai gfor[25] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5509,"simu_top soc cpu u_mul boothfor[26] ai gfor[25] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5635,"simu_top soc cpu u_mul boothfor[26] ai gfor[25] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5636,"simu_top soc cpu u_mul boothfor[26] ai gfor[25] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5637,"simu_top soc cpu u_mul boothfor[26] ai gfor[25] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5635,"simu_top soc cpu u_mul boothfor[26] ai gfor[25] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5638,"simu_top soc cpu u_mul boothfor[26] ai gfor[25] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5639,"simu_top soc cpu u_mul boothfor[26] ai gfor[25] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5507,"simu_top soc cpu u_mul boothfor[26] ai gfor[26] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5508,"simu_top soc cpu u_mul boothfor[26] ai gfor[26] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5509,"simu_top soc cpu u_mul boothfor[26] ai gfor[26] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5640,"simu_top soc cpu u_mul boothfor[26] ai gfor[26] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5641,"simu_top soc cpu u_mul boothfor[26] ai gfor[26] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5642,"simu_top soc cpu u_mul boothfor[26] ai gfor[26] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5640,"simu_top soc cpu u_mul boothfor[26] ai gfor[26] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5643,"simu_top soc cpu u_mul boothfor[26] ai gfor[26] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5644,"simu_top soc cpu u_mul boothfor[26] ai gfor[26] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5507,"simu_top soc cpu u_mul boothfor[26] ai gfor[27] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5508,"simu_top soc cpu u_mul boothfor[26] ai gfor[27] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5509,"simu_top soc cpu u_mul boothfor[26] ai gfor[27] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5645,"simu_top soc cpu u_mul boothfor[26] ai gfor[27] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5646,"simu_top soc cpu u_mul boothfor[26] ai gfor[27] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5647,"simu_top soc cpu u_mul boothfor[26] ai gfor[27] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5645,"simu_top soc cpu u_mul boothfor[26] ai gfor[27] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5648,"simu_top soc cpu u_mul boothfor[26] ai gfor[27] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5649,"simu_top soc cpu u_mul boothfor[26] ai gfor[27] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5507,"simu_top soc cpu u_mul boothfor[26] ai gfor[28] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5508,"simu_top soc cpu u_mul boothfor[26] ai gfor[28] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5509,"simu_top soc cpu u_mul boothfor[26] ai gfor[28] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5650,"simu_top soc cpu u_mul boothfor[26] ai gfor[28] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5651,"simu_top soc cpu u_mul boothfor[26] ai gfor[28] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5652,"simu_top soc cpu u_mul boothfor[26] ai gfor[28] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5650,"simu_top soc cpu u_mul boothfor[26] ai gfor[28] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5653,"simu_top soc cpu u_mul boothfor[26] ai gfor[28] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5654,"simu_top soc cpu u_mul boothfor[26] ai gfor[28] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5507,"simu_top soc cpu u_mul boothfor[26] ai gfor[29] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5508,"simu_top soc cpu u_mul boothfor[26] ai gfor[29] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5509,"simu_top soc cpu u_mul boothfor[26] ai gfor[29] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5655,"simu_top soc cpu u_mul boothfor[26] ai gfor[29] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5656,"simu_top soc cpu u_mul boothfor[26] ai gfor[29] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5657,"simu_top soc cpu u_mul boothfor[26] ai gfor[29] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5655,"simu_top soc cpu u_mul boothfor[26] ai gfor[29] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5658,"simu_top soc cpu u_mul boothfor[26] ai gfor[29] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5659,"simu_top soc cpu u_mul boothfor[26] ai gfor[29] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5507,"simu_top soc cpu u_mul boothfor[26] ai gfor[30] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5508,"simu_top soc cpu u_mul boothfor[26] ai gfor[30] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5509,"simu_top soc cpu u_mul boothfor[26] ai gfor[30] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5660,"simu_top soc cpu u_mul boothfor[26] ai gfor[30] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5661,"simu_top soc cpu u_mul boothfor[26] ai gfor[30] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5662,"simu_top soc cpu u_mul boothfor[26] ai gfor[30] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5660,"simu_top soc cpu u_mul boothfor[26] ai gfor[30] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5663,"simu_top soc cpu u_mul boothfor[26] ai gfor[30] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5664,"simu_top soc cpu u_mul boothfor[26] ai gfor[30] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5507,"simu_top soc cpu u_mul boothfor[26] ai gfor[31] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5508,"simu_top soc cpu u_mul boothfor[26] ai gfor[31] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5509,"simu_top soc cpu u_mul boothfor[26] ai gfor[31] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5665,"simu_top soc cpu u_mul boothfor[26] ai gfor[31] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5666,"simu_top soc cpu u_mul boothfor[26] ai gfor[31] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5667,"simu_top soc cpu u_mul boothfor[26] ai gfor[31] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5665,"simu_top soc cpu u_mul boothfor[26] ai gfor[31] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5668,"simu_top soc cpu u_mul boothfor[26] ai gfor[31] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5669,"simu_top soc cpu u_mul boothfor[26] ai gfor[31] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5507,"simu_top soc cpu u_mul boothfor[26] ai gfor[32] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5508,"simu_top soc cpu u_mul boothfor[26] ai gfor[32] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5509,"simu_top soc cpu u_mul boothfor[26] ai gfor[32] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5670,"simu_top soc cpu u_mul boothfor[26] ai gfor[32] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5671,"simu_top soc cpu u_mul boothfor[26] ai gfor[32] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5672,"simu_top soc cpu u_mul boothfor[26] ai gfor[32] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5670,"simu_top soc cpu u_mul boothfor[26] ai gfor[32] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5673,"simu_top soc cpu u_mul boothfor[26] ai gfor[32] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5674,"simu_top soc cpu u_mul boothfor[26] ai gfor[32] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5507,"simu_top soc cpu u_mul boothfor[26] ai gfor[33] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5508,"simu_top soc cpu u_mul boothfor[26] ai gfor[33] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5509,"simu_top soc cpu u_mul boothfor[26] ai gfor[33] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5675,"simu_top soc cpu u_mul boothfor[26] ai gfor[33] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5676,"simu_top soc cpu u_mul boothfor[26] ai gfor[33] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5677,"simu_top soc cpu u_mul boothfor[26] ai gfor[33] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5675,"simu_top soc cpu u_mul boothfor[26] ai gfor[33] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5678,"simu_top soc cpu u_mul boothfor[26] ai gfor[33] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5679,"simu_top soc cpu u_mul boothfor[26] ai gfor[33] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5507,"simu_top soc cpu u_mul boothfor[26] ai gfor[34] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5508,"simu_top soc cpu u_mul boothfor[26] ai gfor[34] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5509,"simu_top soc cpu u_mul boothfor[26] ai gfor[34] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5680,"simu_top soc cpu u_mul boothfor[26] ai gfor[34] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5681,"simu_top soc cpu u_mul boothfor[26] ai gfor[34] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5682,"simu_top soc cpu u_mul boothfor[26] ai gfor[34] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5680,"simu_top soc cpu u_mul boothfor[26] ai gfor[34] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5683,"simu_top soc cpu u_mul boothfor[26] ai gfor[34] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5684,"simu_top soc cpu u_mul boothfor[26] ai gfor[34] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5507,"simu_top soc cpu u_mul boothfor[26] ai gfor[35] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5508,"simu_top soc cpu u_mul boothfor[26] ai gfor[35] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5509,"simu_top soc cpu u_mul boothfor[26] ai gfor[35] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5685,"simu_top soc cpu u_mul boothfor[26] ai gfor[35] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5686,"simu_top soc cpu u_mul boothfor[26] ai gfor[35] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5687,"simu_top soc cpu u_mul boothfor[26] ai gfor[35] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5685,"simu_top soc cpu u_mul boothfor[26] ai gfor[35] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5688,"simu_top soc cpu u_mul boothfor[26] ai gfor[35] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5689,"simu_top soc cpu u_mul boothfor[26] ai gfor[35] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5507,"simu_top soc cpu u_mul boothfor[26] ai gfor[36] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5508,"simu_top soc cpu u_mul boothfor[26] ai gfor[36] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5509,"simu_top soc cpu u_mul boothfor[26] ai gfor[36] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5690,"simu_top soc cpu u_mul boothfor[26] ai gfor[36] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5691,"simu_top soc cpu u_mul boothfor[26] ai gfor[36] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5692,"simu_top soc cpu u_mul boothfor[26] ai gfor[36] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5690,"simu_top soc cpu u_mul boothfor[26] ai gfor[36] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5693,"simu_top soc cpu u_mul boothfor[26] ai gfor[36] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5694,"simu_top soc cpu u_mul boothfor[26] ai gfor[36] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5507,"simu_top soc cpu u_mul boothfor[26] ai gfor[37] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5508,"simu_top soc cpu u_mul boothfor[26] ai gfor[37] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5509,"simu_top soc cpu u_mul boothfor[26] ai gfor[37] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5695,"simu_top soc cpu u_mul boothfor[26] ai gfor[37] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5696,"simu_top soc cpu u_mul boothfor[26] ai gfor[37] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5697,"simu_top soc cpu u_mul boothfor[26] ai gfor[37] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5695,"simu_top soc cpu u_mul boothfor[26] ai gfor[37] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5698,"simu_top soc cpu u_mul boothfor[26] ai gfor[37] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5699,"simu_top soc cpu u_mul boothfor[26] ai gfor[37] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5507,"simu_top soc cpu u_mul boothfor[26] ai gfor[38] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5508,"simu_top soc cpu u_mul boothfor[26] ai gfor[38] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5509,"simu_top soc cpu u_mul boothfor[26] ai gfor[38] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5700,"simu_top soc cpu u_mul boothfor[26] ai gfor[38] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5701,"simu_top soc cpu u_mul boothfor[26] ai gfor[38] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5702,"simu_top soc cpu u_mul boothfor[26] ai gfor[38] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5700,"simu_top soc cpu u_mul boothfor[26] ai gfor[38] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5703,"simu_top soc cpu u_mul boothfor[26] ai gfor[38] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5704,"simu_top soc cpu u_mul boothfor[26] ai gfor[38] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5507,"simu_top soc cpu u_mul boothfor[26] ai gfor[39] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5508,"simu_top soc cpu u_mul boothfor[26] ai gfor[39] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5509,"simu_top soc cpu u_mul boothfor[26] ai gfor[39] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5705,"simu_top soc cpu u_mul boothfor[26] ai gfor[39] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5706,"simu_top soc cpu u_mul boothfor[26] ai gfor[39] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5707,"simu_top soc cpu u_mul boothfor[26] ai gfor[39] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5705,"simu_top soc cpu u_mul boothfor[26] ai gfor[39] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5708,"simu_top soc cpu u_mul boothfor[26] ai gfor[39] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5709,"simu_top soc cpu u_mul boothfor[26] ai gfor[39] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5507,"simu_top soc cpu u_mul boothfor[26] ai gfor[40] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5508,"simu_top soc cpu u_mul boothfor[26] ai gfor[40] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5509,"simu_top soc cpu u_mul boothfor[26] ai gfor[40] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5710,"simu_top soc cpu u_mul boothfor[26] ai gfor[40] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5711,"simu_top soc cpu u_mul boothfor[26] ai gfor[40] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5712,"simu_top soc cpu u_mul boothfor[26] ai gfor[40] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5710,"simu_top soc cpu u_mul boothfor[26] ai gfor[40] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5713,"simu_top soc cpu u_mul boothfor[26] ai gfor[40] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5714,"simu_top soc cpu u_mul boothfor[26] ai gfor[40] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5507,"simu_top soc cpu u_mul boothfor[26] ai gfor[41] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5508,"simu_top soc cpu u_mul boothfor[26] ai gfor[41] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5509,"simu_top soc cpu u_mul boothfor[26] ai gfor[41] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5715,"simu_top soc cpu u_mul boothfor[26] ai gfor[41] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5716,"simu_top soc cpu u_mul boothfor[26] ai gfor[41] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5717,"simu_top soc cpu u_mul boothfor[26] ai gfor[41] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5715,"simu_top soc cpu u_mul boothfor[26] ai gfor[41] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5718,"simu_top soc cpu u_mul boothfor[26] ai gfor[41] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5719,"simu_top soc cpu u_mul boothfor[26] ai gfor[41] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5507,"simu_top soc cpu u_mul boothfor[26] ai gfor[42] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5508,"simu_top soc cpu u_mul boothfor[26] ai gfor[42] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5509,"simu_top soc cpu u_mul boothfor[26] ai gfor[42] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5720,"simu_top soc cpu u_mul boothfor[26] ai gfor[42] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5721,"simu_top soc cpu u_mul boothfor[26] ai gfor[42] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5722,"simu_top soc cpu u_mul boothfor[26] ai gfor[42] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5720,"simu_top soc cpu u_mul boothfor[26] ai gfor[42] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5723,"simu_top soc cpu u_mul boothfor[26] ai gfor[42] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5724,"simu_top soc cpu u_mul boothfor[26] ai gfor[42] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5507,"simu_top soc cpu u_mul boothfor[26] ai gfor[43] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5508,"simu_top soc cpu u_mul boothfor[26] ai gfor[43] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5509,"simu_top soc cpu u_mul boothfor[26] ai gfor[43] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5725,"simu_top soc cpu u_mul boothfor[26] ai gfor[43] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5726,"simu_top soc cpu u_mul boothfor[26] ai gfor[43] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5727,"simu_top soc cpu u_mul boothfor[26] ai gfor[43] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5725,"simu_top soc cpu u_mul boothfor[26] ai gfor[43] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5728,"simu_top soc cpu u_mul boothfor[26] ai gfor[43] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5729,"simu_top soc cpu u_mul boothfor[26] ai gfor[43] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5507,"simu_top soc cpu u_mul boothfor[26] ai gfor[44] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5508,"simu_top soc cpu u_mul boothfor[26] ai gfor[44] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5509,"simu_top soc cpu u_mul boothfor[26] ai gfor[44] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5730,"simu_top soc cpu u_mul boothfor[26] ai gfor[44] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5731,"simu_top soc cpu u_mul boothfor[26] ai gfor[44] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5732,"simu_top soc cpu u_mul boothfor[26] ai gfor[44] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5730,"simu_top soc cpu u_mul boothfor[26] ai gfor[44] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5733,"simu_top soc cpu u_mul boothfor[26] ai gfor[44] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5734,"simu_top soc cpu u_mul boothfor[26] ai gfor[44] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5507,"simu_top soc cpu u_mul boothfor[26] ai gfor[45] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5508,"simu_top soc cpu u_mul boothfor[26] ai gfor[45] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5509,"simu_top soc cpu u_mul boothfor[26] ai gfor[45] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5735,"simu_top soc cpu u_mul boothfor[26] ai gfor[45] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5736,"simu_top soc cpu u_mul boothfor[26] ai gfor[45] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5737,"simu_top soc cpu u_mul boothfor[26] ai gfor[45] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5735,"simu_top soc cpu u_mul boothfor[26] ai gfor[45] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5738,"simu_top soc cpu u_mul boothfor[26] ai gfor[45] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5739,"simu_top soc cpu u_mul boothfor[26] ai gfor[45] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5507,"simu_top soc cpu u_mul boothfor[26] ai gfor[46] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5508,"simu_top soc cpu u_mul boothfor[26] ai gfor[46] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5509,"simu_top soc cpu u_mul boothfor[26] ai gfor[46] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5740,"simu_top soc cpu u_mul boothfor[26] ai gfor[46] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5741,"simu_top soc cpu u_mul boothfor[26] ai gfor[46] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5742,"simu_top soc cpu u_mul boothfor[26] ai gfor[46] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5740,"simu_top soc cpu u_mul boothfor[26] ai gfor[46] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5743,"simu_top soc cpu u_mul boothfor[26] ai gfor[46] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5744,"simu_top soc cpu u_mul boothfor[26] ai gfor[46] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5507,"simu_top soc cpu u_mul boothfor[26] ai gfor[47] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5508,"simu_top soc cpu u_mul boothfor[26] ai gfor[47] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5509,"simu_top soc cpu u_mul boothfor[26] ai gfor[47] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5745,"simu_top soc cpu u_mul boothfor[26] ai gfor[47] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5746,"simu_top soc cpu u_mul boothfor[26] ai gfor[47] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5747,"simu_top soc cpu u_mul boothfor[26] ai gfor[47] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5745,"simu_top soc cpu u_mul boothfor[26] ai gfor[47] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5748,"simu_top soc cpu u_mul boothfor[26] ai gfor[47] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5749,"simu_top soc cpu u_mul boothfor[26] ai gfor[47] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5507,"simu_top soc cpu u_mul boothfor[26] ai gfor[48] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5508,"simu_top soc cpu u_mul boothfor[26] ai gfor[48] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5509,"simu_top soc cpu u_mul boothfor[26] ai gfor[48] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5750,"simu_top soc cpu u_mul boothfor[26] ai gfor[48] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5751,"simu_top soc cpu u_mul boothfor[26] ai gfor[48] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5752,"simu_top soc cpu u_mul boothfor[26] ai gfor[48] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5750,"simu_top soc cpu u_mul boothfor[26] ai gfor[48] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5753,"simu_top soc cpu u_mul boothfor[26] ai gfor[48] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5754,"simu_top soc cpu u_mul boothfor[26] ai gfor[48] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5507,"simu_top soc cpu u_mul boothfor[26] ai gfor[49] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5508,"simu_top soc cpu u_mul boothfor[26] ai gfor[49] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5509,"simu_top soc cpu u_mul boothfor[26] ai gfor[49] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5755,"simu_top soc cpu u_mul boothfor[26] ai gfor[49] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5756,"simu_top soc cpu u_mul boothfor[26] ai gfor[49] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5757,"simu_top soc cpu u_mul boothfor[26] ai gfor[49] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5755,"simu_top soc cpu u_mul boothfor[26] ai gfor[49] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5758,"simu_top soc cpu u_mul boothfor[26] ai gfor[49] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5759,"simu_top soc cpu u_mul boothfor[26] ai gfor[49] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5507,"simu_top soc cpu u_mul boothfor[26] ai gfor[50] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5508,"simu_top soc cpu u_mul boothfor[26] ai gfor[50] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5509,"simu_top soc cpu u_mul boothfor[26] ai gfor[50] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5760,"simu_top soc cpu u_mul boothfor[26] ai gfor[50] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5761,"simu_top soc cpu u_mul boothfor[26] ai gfor[50] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5762,"simu_top soc cpu u_mul boothfor[26] ai gfor[50] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5760,"simu_top soc cpu u_mul boothfor[26] ai gfor[50] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5763,"simu_top soc cpu u_mul boothfor[26] ai gfor[50] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5764,"simu_top soc cpu u_mul boothfor[26] ai gfor[50] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5507,"simu_top soc cpu u_mul boothfor[26] ai gfor[51] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5508,"simu_top soc cpu u_mul boothfor[26] ai gfor[51] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5509,"simu_top soc cpu u_mul boothfor[26] ai gfor[51] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5765,"simu_top soc cpu u_mul boothfor[26] ai gfor[51] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5766,"simu_top soc cpu u_mul boothfor[26] ai gfor[51] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5767,"simu_top soc cpu u_mul boothfor[26] ai gfor[51] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5765,"simu_top soc cpu u_mul boothfor[26] ai gfor[51] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5768,"simu_top soc cpu u_mul boothfor[26] ai gfor[51] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5769,"simu_top soc cpu u_mul boothfor[26] ai gfor[51] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5507,"simu_top soc cpu u_mul boothfor[26] ai gfor[52] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5508,"simu_top soc cpu u_mul boothfor[26] ai gfor[52] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5509,"simu_top soc cpu u_mul boothfor[26] ai gfor[52] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5770,"simu_top soc cpu u_mul boothfor[26] ai gfor[52] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5771,"simu_top soc cpu u_mul boothfor[26] ai gfor[52] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5772,"simu_top soc cpu u_mul boothfor[26] ai gfor[52] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5770,"simu_top soc cpu u_mul boothfor[26] ai gfor[52] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5773,"simu_top soc cpu u_mul boothfor[26] ai gfor[52] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5774,"simu_top soc cpu u_mul boothfor[26] ai gfor[52] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5507,"simu_top soc cpu u_mul boothfor[26] ai gfor[53] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5508,"simu_top soc cpu u_mul boothfor[26] ai gfor[53] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5509,"simu_top soc cpu u_mul boothfor[26] ai gfor[53] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5775,"simu_top soc cpu u_mul boothfor[26] ai gfor[53] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5776,"simu_top soc cpu u_mul boothfor[26] ai gfor[53] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5777,"simu_top soc cpu u_mul boothfor[26] ai gfor[53] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5775,"simu_top soc cpu u_mul boothfor[26] ai gfor[53] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5778,"simu_top soc cpu u_mul boothfor[26] ai gfor[53] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5779,"simu_top soc cpu u_mul boothfor[26] ai gfor[53] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5507,"simu_top soc cpu u_mul boothfor[26] ai gfor[54] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5508,"simu_top soc cpu u_mul boothfor[26] ai gfor[54] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5509,"simu_top soc cpu u_mul boothfor[26] ai gfor[54] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5780,"simu_top soc cpu u_mul boothfor[26] ai gfor[54] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5781,"simu_top soc cpu u_mul boothfor[26] ai gfor[54] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5782,"simu_top soc cpu u_mul boothfor[26] ai gfor[54] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5780,"simu_top soc cpu u_mul boothfor[26] ai gfor[54] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5783,"simu_top soc cpu u_mul boothfor[26] ai gfor[54] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
}

VL_ATTR_COLD void Vsimu_top___024root__trace_init_sub_1(Vsimu_top___024root* vlSelf, VerilatedFst* tracep) {
    if (false && vlSelf) {}  // Prevent unused
    Vsimu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vsimu_top___024root__trace_init_sub_1\n"); );
    // Init
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    tracep->declBit(c+5784,"simu_top soc cpu u_mul boothfor[26] ai gfor[54] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5507,"simu_top soc cpu u_mul boothfor[26] ai gfor[55] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5508,"simu_top soc cpu u_mul boothfor[26] ai gfor[55] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5509,"simu_top soc cpu u_mul boothfor[26] ai gfor[55] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5785,"simu_top soc cpu u_mul boothfor[26] ai gfor[55] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5786,"simu_top soc cpu u_mul boothfor[26] ai gfor[55] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5787,"simu_top soc cpu u_mul boothfor[26] ai gfor[55] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5785,"simu_top soc cpu u_mul boothfor[26] ai gfor[55] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5788,"simu_top soc cpu u_mul boothfor[26] ai gfor[55] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5789,"simu_top soc cpu u_mul boothfor[26] ai gfor[55] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5507,"simu_top soc cpu u_mul boothfor[26] ai gfor[56] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5508,"simu_top soc cpu u_mul boothfor[26] ai gfor[56] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5509,"simu_top soc cpu u_mul boothfor[26] ai gfor[56] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5790,"simu_top soc cpu u_mul boothfor[26] ai gfor[56] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5791,"simu_top soc cpu u_mul boothfor[26] ai gfor[56] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5792,"simu_top soc cpu u_mul boothfor[26] ai gfor[56] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5790,"simu_top soc cpu u_mul boothfor[26] ai gfor[56] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5793,"simu_top soc cpu u_mul boothfor[26] ai gfor[56] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5794,"simu_top soc cpu u_mul boothfor[26] ai gfor[56] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5507,"simu_top soc cpu u_mul boothfor[26] ai gfor[57] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5508,"simu_top soc cpu u_mul boothfor[26] ai gfor[57] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5509,"simu_top soc cpu u_mul boothfor[26] ai gfor[57] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5795,"simu_top soc cpu u_mul boothfor[26] ai gfor[57] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5796,"simu_top soc cpu u_mul boothfor[26] ai gfor[57] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5797,"simu_top soc cpu u_mul boothfor[26] ai gfor[57] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5795,"simu_top soc cpu u_mul boothfor[26] ai gfor[57] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5798,"simu_top soc cpu u_mul boothfor[26] ai gfor[57] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5799,"simu_top soc cpu u_mul boothfor[26] ai gfor[57] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5507,"simu_top soc cpu u_mul boothfor[26] ai gfor[58] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5508,"simu_top soc cpu u_mul boothfor[26] ai gfor[58] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5509,"simu_top soc cpu u_mul boothfor[26] ai gfor[58] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5800,"simu_top soc cpu u_mul boothfor[26] ai gfor[58] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5801,"simu_top soc cpu u_mul boothfor[26] ai gfor[58] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5802,"simu_top soc cpu u_mul boothfor[26] ai gfor[58] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5800,"simu_top soc cpu u_mul boothfor[26] ai gfor[58] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5803,"simu_top soc cpu u_mul boothfor[26] ai gfor[58] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5804,"simu_top soc cpu u_mul boothfor[26] ai gfor[58] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5507,"simu_top soc cpu u_mul boothfor[26] ai gfor[59] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5508,"simu_top soc cpu u_mul boothfor[26] ai gfor[59] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5509,"simu_top soc cpu u_mul boothfor[26] ai gfor[59] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5805,"simu_top soc cpu u_mul boothfor[26] ai gfor[59] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5806,"simu_top soc cpu u_mul boothfor[26] ai gfor[59] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5807,"simu_top soc cpu u_mul boothfor[26] ai gfor[59] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5805,"simu_top soc cpu u_mul boothfor[26] ai gfor[59] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5808,"simu_top soc cpu u_mul boothfor[26] ai gfor[59] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5809,"simu_top soc cpu u_mul boothfor[26] ai gfor[59] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5507,"simu_top soc cpu u_mul boothfor[26] ai gfor[60] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5508,"simu_top soc cpu u_mul boothfor[26] ai gfor[60] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5509,"simu_top soc cpu u_mul boothfor[26] ai gfor[60] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5810,"simu_top soc cpu u_mul boothfor[26] ai gfor[60] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5811,"simu_top soc cpu u_mul boothfor[26] ai gfor[60] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5812,"simu_top soc cpu u_mul boothfor[26] ai gfor[60] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5810,"simu_top soc cpu u_mul boothfor[26] ai gfor[60] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5813,"simu_top soc cpu u_mul boothfor[26] ai gfor[60] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5814,"simu_top soc cpu u_mul boothfor[26] ai gfor[60] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5507,"simu_top soc cpu u_mul boothfor[26] ai gfor[61] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5508,"simu_top soc cpu u_mul boothfor[26] ai gfor[61] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5509,"simu_top soc cpu u_mul boothfor[26] ai gfor[61] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5815,"simu_top soc cpu u_mul boothfor[26] ai gfor[61] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5816,"simu_top soc cpu u_mul boothfor[26] ai gfor[61] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5817,"simu_top soc cpu u_mul boothfor[26] ai gfor[61] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5815,"simu_top soc cpu u_mul boothfor[26] ai gfor[61] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5818,"simu_top soc cpu u_mul boothfor[26] ai gfor[61] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5819,"simu_top soc cpu u_mul boothfor[26] ai gfor[61] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5507,"simu_top soc cpu u_mul boothfor[26] ai gfor[62] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5508,"simu_top soc cpu u_mul boothfor[26] ai gfor[62] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5509,"simu_top soc cpu u_mul boothfor[26] ai gfor[62] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5820,"simu_top soc cpu u_mul boothfor[26] ai gfor[62] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5821,"simu_top soc cpu u_mul boothfor[26] ai gfor[62] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5822,"simu_top soc cpu u_mul boothfor[26] ai gfor[62] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5820,"simu_top soc cpu u_mul boothfor[26] ai gfor[62] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5823,"simu_top soc cpu u_mul boothfor[26] ai gfor[62] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5824,"simu_top soc cpu u_mul boothfor[26] ai gfor[62] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5507,"simu_top soc cpu u_mul boothfor[26] ai gfor[63] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5508,"simu_top soc cpu u_mul boothfor[26] ai gfor[63] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5509,"simu_top soc cpu u_mul boothfor[26] ai gfor[63] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5825,"simu_top soc cpu u_mul boothfor[26] ai gfor[63] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5826,"simu_top soc cpu u_mul boothfor[26] ai gfor[63] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5827,"simu_top soc cpu u_mul boothfor[26] ai gfor[63] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5825,"simu_top soc cpu u_mul boothfor[26] ai gfor[63] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5828,"simu_top soc cpu u_mul boothfor[26] ai gfor[63] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5829,"simu_top soc cpu u_mul boothfor[26] ai gfor[63] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+5830,"simu_top soc cpu u_mul boothfor[28] ai y",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declQuad(c+5831,"simu_top soc cpu u_mul boothfor[28] ai InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declQuad(c+5833,"simu_top soc cpu u_mul boothfor[28] ai OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declBit(c+5835,"simu_top soc cpu u_mul boothfor[28] ai Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5836,"simu_top soc cpu u_mul boothfor[28] ai negx",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5837,"simu_top soc cpu u_mul boothfor[28] ai x",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5838,"simu_top soc cpu u_mul boothfor[28] ai neg2x",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5839,"simu_top soc cpu u_mul boothfor[28] ai uu yc",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5840,"simu_top soc cpu u_mul boothfor[28] ai uu yb",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5510,"simu_top soc cpu u_mul boothfor[28] ai uu ya",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5836,"simu_top soc cpu u_mul boothfor[28] ai uu negx",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5837,"simu_top soc cpu u_mul boothfor[28] ai uu x",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5838,"simu_top soc cpu u_mul boothfor[28] ai uu neg2x",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5836,"simu_top soc cpu u_mul boothfor[28] ai fir negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5837,"simu_top soc cpu u_mul boothfor[28] ai fir x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5838,"simu_top soc cpu u_mul boothfor[28] ai fir neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5841,"simu_top soc cpu u_mul boothfor[28] ai fir InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13784,"simu_top soc cpu u_mul boothfor[28] ai fir PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13787,"simu_top soc cpu u_mul boothfor[28] ai fir NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5841,"simu_top soc cpu u_mul boothfor[28] ai fir PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5842,"simu_top soc cpu u_mul boothfor[28] ai fir NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5843,"simu_top soc cpu u_mul boothfor[28] ai fir OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5836,"simu_top soc cpu u_mul boothfor[28] ai gfor[1] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5837,"simu_top soc cpu u_mul boothfor[28] ai gfor[1] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5838,"simu_top soc cpu u_mul boothfor[28] ai gfor[1] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5844,"simu_top soc cpu u_mul boothfor[28] ai gfor[1] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5845,"simu_top soc cpu u_mul boothfor[28] ai gfor[1] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5846,"simu_top soc cpu u_mul boothfor[28] ai gfor[1] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5844,"simu_top soc cpu u_mul boothfor[28] ai gfor[1] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5847,"simu_top soc cpu u_mul boothfor[28] ai gfor[1] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5848,"simu_top soc cpu u_mul boothfor[28] ai gfor[1] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5836,"simu_top soc cpu u_mul boothfor[28] ai gfor[2] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5837,"simu_top soc cpu u_mul boothfor[28] ai gfor[2] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5838,"simu_top soc cpu u_mul boothfor[28] ai gfor[2] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5849,"simu_top soc cpu u_mul boothfor[28] ai gfor[2] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5850,"simu_top soc cpu u_mul boothfor[28] ai gfor[2] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5851,"simu_top soc cpu u_mul boothfor[28] ai gfor[2] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5849,"simu_top soc cpu u_mul boothfor[28] ai gfor[2] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5852,"simu_top soc cpu u_mul boothfor[28] ai gfor[2] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5853,"simu_top soc cpu u_mul boothfor[28] ai gfor[2] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5836,"simu_top soc cpu u_mul boothfor[28] ai gfor[3] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5837,"simu_top soc cpu u_mul boothfor[28] ai gfor[3] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5838,"simu_top soc cpu u_mul boothfor[28] ai gfor[3] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5854,"simu_top soc cpu u_mul boothfor[28] ai gfor[3] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5855,"simu_top soc cpu u_mul boothfor[28] ai gfor[3] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5856,"simu_top soc cpu u_mul boothfor[28] ai gfor[3] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5854,"simu_top soc cpu u_mul boothfor[28] ai gfor[3] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5857,"simu_top soc cpu u_mul boothfor[28] ai gfor[3] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5858,"simu_top soc cpu u_mul boothfor[28] ai gfor[3] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5836,"simu_top soc cpu u_mul boothfor[28] ai gfor[4] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5837,"simu_top soc cpu u_mul boothfor[28] ai gfor[4] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5838,"simu_top soc cpu u_mul boothfor[28] ai gfor[4] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5859,"simu_top soc cpu u_mul boothfor[28] ai gfor[4] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5860,"simu_top soc cpu u_mul boothfor[28] ai gfor[4] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5861,"simu_top soc cpu u_mul boothfor[28] ai gfor[4] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5859,"simu_top soc cpu u_mul boothfor[28] ai gfor[4] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5862,"simu_top soc cpu u_mul boothfor[28] ai gfor[4] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5863,"simu_top soc cpu u_mul boothfor[28] ai gfor[4] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5836,"simu_top soc cpu u_mul boothfor[28] ai gfor[5] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5837,"simu_top soc cpu u_mul boothfor[28] ai gfor[5] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5838,"simu_top soc cpu u_mul boothfor[28] ai gfor[5] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5864,"simu_top soc cpu u_mul boothfor[28] ai gfor[5] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5865,"simu_top soc cpu u_mul boothfor[28] ai gfor[5] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5866,"simu_top soc cpu u_mul boothfor[28] ai gfor[5] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5864,"simu_top soc cpu u_mul boothfor[28] ai gfor[5] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5867,"simu_top soc cpu u_mul boothfor[28] ai gfor[5] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5868,"simu_top soc cpu u_mul boothfor[28] ai gfor[5] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5836,"simu_top soc cpu u_mul boothfor[28] ai gfor[6] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5837,"simu_top soc cpu u_mul boothfor[28] ai gfor[6] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5838,"simu_top soc cpu u_mul boothfor[28] ai gfor[6] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5869,"simu_top soc cpu u_mul boothfor[28] ai gfor[6] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5870,"simu_top soc cpu u_mul boothfor[28] ai gfor[6] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5871,"simu_top soc cpu u_mul boothfor[28] ai gfor[6] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5869,"simu_top soc cpu u_mul boothfor[28] ai gfor[6] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5872,"simu_top soc cpu u_mul boothfor[28] ai gfor[6] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5873,"simu_top soc cpu u_mul boothfor[28] ai gfor[6] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5836,"simu_top soc cpu u_mul boothfor[28] ai gfor[7] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5837,"simu_top soc cpu u_mul boothfor[28] ai gfor[7] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5838,"simu_top soc cpu u_mul boothfor[28] ai gfor[7] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5874,"simu_top soc cpu u_mul boothfor[28] ai gfor[7] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5875,"simu_top soc cpu u_mul boothfor[28] ai gfor[7] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5876,"simu_top soc cpu u_mul boothfor[28] ai gfor[7] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5874,"simu_top soc cpu u_mul boothfor[28] ai gfor[7] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5877,"simu_top soc cpu u_mul boothfor[28] ai gfor[7] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5878,"simu_top soc cpu u_mul boothfor[28] ai gfor[7] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5836,"simu_top soc cpu u_mul boothfor[28] ai gfor[8] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5837,"simu_top soc cpu u_mul boothfor[28] ai gfor[8] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5838,"simu_top soc cpu u_mul boothfor[28] ai gfor[8] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5879,"simu_top soc cpu u_mul boothfor[28] ai gfor[8] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5880,"simu_top soc cpu u_mul boothfor[28] ai gfor[8] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5881,"simu_top soc cpu u_mul boothfor[28] ai gfor[8] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5879,"simu_top soc cpu u_mul boothfor[28] ai gfor[8] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5882,"simu_top soc cpu u_mul boothfor[28] ai gfor[8] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5883,"simu_top soc cpu u_mul boothfor[28] ai gfor[8] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5836,"simu_top soc cpu u_mul boothfor[28] ai gfor[9] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5837,"simu_top soc cpu u_mul boothfor[28] ai gfor[9] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5838,"simu_top soc cpu u_mul boothfor[28] ai gfor[9] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5884,"simu_top soc cpu u_mul boothfor[28] ai gfor[9] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5885,"simu_top soc cpu u_mul boothfor[28] ai gfor[9] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5886,"simu_top soc cpu u_mul boothfor[28] ai gfor[9] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5884,"simu_top soc cpu u_mul boothfor[28] ai gfor[9] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5887,"simu_top soc cpu u_mul boothfor[28] ai gfor[9] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5888,"simu_top soc cpu u_mul boothfor[28] ai gfor[9] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5836,"simu_top soc cpu u_mul boothfor[28] ai gfor[10] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5837,"simu_top soc cpu u_mul boothfor[28] ai gfor[10] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5838,"simu_top soc cpu u_mul boothfor[28] ai gfor[10] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5889,"simu_top soc cpu u_mul boothfor[28] ai gfor[10] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5890,"simu_top soc cpu u_mul boothfor[28] ai gfor[10] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5891,"simu_top soc cpu u_mul boothfor[28] ai gfor[10] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5889,"simu_top soc cpu u_mul boothfor[28] ai gfor[10] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5892,"simu_top soc cpu u_mul boothfor[28] ai gfor[10] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5893,"simu_top soc cpu u_mul boothfor[28] ai gfor[10] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5836,"simu_top soc cpu u_mul boothfor[28] ai gfor[11] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5837,"simu_top soc cpu u_mul boothfor[28] ai gfor[11] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5838,"simu_top soc cpu u_mul boothfor[28] ai gfor[11] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5894,"simu_top soc cpu u_mul boothfor[28] ai gfor[11] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5895,"simu_top soc cpu u_mul boothfor[28] ai gfor[11] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5896,"simu_top soc cpu u_mul boothfor[28] ai gfor[11] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5894,"simu_top soc cpu u_mul boothfor[28] ai gfor[11] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5897,"simu_top soc cpu u_mul boothfor[28] ai gfor[11] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5898,"simu_top soc cpu u_mul boothfor[28] ai gfor[11] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5836,"simu_top soc cpu u_mul boothfor[28] ai gfor[12] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5837,"simu_top soc cpu u_mul boothfor[28] ai gfor[12] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5838,"simu_top soc cpu u_mul boothfor[28] ai gfor[12] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5899,"simu_top soc cpu u_mul boothfor[28] ai gfor[12] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5900,"simu_top soc cpu u_mul boothfor[28] ai gfor[12] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5901,"simu_top soc cpu u_mul boothfor[28] ai gfor[12] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5899,"simu_top soc cpu u_mul boothfor[28] ai gfor[12] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5902,"simu_top soc cpu u_mul boothfor[28] ai gfor[12] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5903,"simu_top soc cpu u_mul boothfor[28] ai gfor[12] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5836,"simu_top soc cpu u_mul boothfor[28] ai gfor[13] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5837,"simu_top soc cpu u_mul boothfor[28] ai gfor[13] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5838,"simu_top soc cpu u_mul boothfor[28] ai gfor[13] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5904,"simu_top soc cpu u_mul boothfor[28] ai gfor[13] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5905,"simu_top soc cpu u_mul boothfor[28] ai gfor[13] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5906,"simu_top soc cpu u_mul boothfor[28] ai gfor[13] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5904,"simu_top soc cpu u_mul boothfor[28] ai gfor[13] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5907,"simu_top soc cpu u_mul boothfor[28] ai gfor[13] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5908,"simu_top soc cpu u_mul boothfor[28] ai gfor[13] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5836,"simu_top soc cpu u_mul boothfor[28] ai gfor[14] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5837,"simu_top soc cpu u_mul boothfor[28] ai gfor[14] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5838,"simu_top soc cpu u_mul boothfor[28] ai gfor[14] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5909,"simu_top soc cpu u_mul boothfor[28] ai gfor[14] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5910,"simu_top soc cpu u_mul boothfor[28] ai gfor[14] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5911,"simu_top soc cpu u_mul boothfor[28] ai gfor[14] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5909,"simu_top soc cpu u_mul boothfor[28] ai gfor[14] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5912,"simu_top soc cpu u_mul boothfor[28] ai gfor[14] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5913,"simu_top soc cpu u_mul boothfor[28] ai gfor[14] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5836,"simu_top soc cpu u_mul boothfor[28] ai gfor[15] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5837,"simu_top soc cpu u_mul boothfor[28] ai gfor[15] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5838,"simu_top soc cpu u_mul boothfor[28] ai gfor[15] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5914,"simu_top soc cpu u_mul boothfor[28] ai gfor[15] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5915,"simu_top soc cpu u_mul boothfor[28] ai gfor[15] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5916,"simu_top soc cpu u_mul boothfor[28] ai gfor[15] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5914,"simu_top soc cpu u_mul boothfor[28] ai gfor[15] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5917,"simu_top soc cpu u_mul boothfor[28] ai gfor[15] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5918,"simu_top soc cpu u_mul boothfor[28] ai gfor[15] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5836,"simu_top soc cpu u_mul boothfor[28] ai gfor[16] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5837,"simu_top soc cpu u_mul boothfor[28] ai gfor[16] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5838,"simu_top soc cpu u_mul boothfor[28] ai gfor[16] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5919,"simu_top soc cpu u_mul boothfor[28] ai gfor[16] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5920,"simu_top soc cpu u_mul boothfor[28] ai gfor[16] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5921,"simu_top soc cpu u_mul boothfor[28] ai gfor[16] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5919,"simu_top soc cpu u_mul boothfor[28] ai gfor[16] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5922,"simu_top soc cpu u_mul boothfor[28] ai gfor[16] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5923,"simu_top soc cpu u_mul boothfor[28] ai gfor[16] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5836,"simu_top soc cpu u_mul boothfor[28] ai gfor[17] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5837,"simu_top soc cpu u_mul boothfor[28] ai gfor[17] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5838,"simu_top soc cpu u_mul boothfor[28] ai gfor[17] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5924,"simu_top soc cpu u_mul boothfor[28] ai gfor[17] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5925,"simu_top soc cpu u_mul boothfor[28] ai gfor[17] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5926,"simu_top soc cpu u_mul boothfor[28] ai gfor[17] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5924,"simu_top soc cpu u_mul boothfor[28] ai gfor[17] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5927,"simu_top soc cpu u_mul boothfor[28] ai gfor[17] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5928,"simu_top soc cpu u_mul boothfor[28] ai gfor[17] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5836,"simu_top soc cpu u_mul boothfor[28] ai gfor[18] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5837,"simu_top soc cpu u_mul boothfor[28] ai gfor[18] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5838,"simu_top soc cpu u_mul boothfor[28] ai gfor[18] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5929,"simu_top soc cpu u_mul boothfor[28] ai gfor[18] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5930,"simu_top soc cpu u_mul boothfor[28] ai gfor[18] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5931,"simu_top soc cpu u_mul boothfor[28] ai gfor[18] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5929,"simu_top soc cpu u_mul boothfor[28] ai gfor[18] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5932,"simu_top soc cpu u_mul boothfor[28] ai gfor[18] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5933,"simu_top soc cpu u_mul boothfor[28] ai gfor[18] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5836,"simu_top soc cpu u_mul boothfor[28] ai gfor[19] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5837,"simu_top soc cpu u_mul boothfor[28] ai gfor[19] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5838,"simu_top soc cpu u_mul boothfor[28] ai gfor[19] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5934,"simu_top soc cpu u_mul boothfor[28] ai gfor[19] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5935,"simu_top soc cpu u_mul boothfor[28] ai gfor[19] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5936,"simu_top soc cpu u_mul boothfor[28] ai gfor[19] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5934,"simu_top soc cpu u_mul boothfor[28] ai gfor[19] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5937,"simu_top soc cpu u_mul boothfor[28] ai gfor[19] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5938,"simu_top soc cpu u_mul boothfor[28] ai gfor[19] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5836,"simu_top soc cpu u_mul boothfor[28] ai gfor[20] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5837,"simu_top soc cpu u_mul boothfor[28] ai gfor[20] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5838,"simu_top soc cpu u_mul boothfor[28] ai gfor[20] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5939,"simu_top soc cpu u_mul boothfor[28] ai gfor[20] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5940,"simu_top soc cpu u_mul boothfor[28] ai gfor[20] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5941,"simu_top soc cpu u_mul boothfor[28] ai gfor[20] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5939,"simu_top soc cpu u_mul boothfor[28] ai gfor[20] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5942,"simu_top soc cpu u_mul boothfor[28] ai gfor[20] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5943,"simu_top soc cpu u_mul boothfor[28] ai gfor[20] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5836,"simu_top soc cpu u_mul boothfor[28] ai gfor[21] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5837,"simu_top soc cpu u_mul boothfor[28] ai gfor[21] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5838,"simu_top soc cpu u_mul boothfor[28] ai gfor[21] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5944,"simu_top soc cpu u_mul boothfor[28] ai gfor[21] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5945,"simu_top soc cpu u_mul boothfor[28] ai gfor[21] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5946,"simu_top soc cpu u_mul boothfor[28] ai gfor[21] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5944,"simu_top soc cpu u_mul boothfor[28] ai gfor[21] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5947,"simu_top soc cpu u_mul boothfor[28] ai gfor[21] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5948,"simu_top soc cpu u_mul boothfor[28] ai gfor[21] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5836,"simu_top soc cpu u_mul boothfor[28] ai gfor[22] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5837,"simu_top soc cpu u_mul boothfor[28] ai gfor[22] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5838,"simu_top soc cpu u_mul boothfor[28] ai gfor[22] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5949,"simu_top soc cpu u_mul boothfor[28] ai gfor[22] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5950,"simu_top soc cpu u_mul boothfor[28] ai gfor[22] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5951,"simu_top soc cpu u_mul boothfor[28] ai gfor[22] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5949,"simu_top soc cpu u_mul boothfor[28] ai gfor[22] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5952,"simu_top soc cpu u_mul boothfor[28] ai gfor[22] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5953,"simu_top soc cpu u_mul boothfor[28] ai gfor[22] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5836,"simu_top soc cpu u_mul boothfor[28] ai gfor[23] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5837,"simu_top soc cpu u_mul boothfor[28] ai gfor[23] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5838,"simu_top soc cpu u_mul boothfor[28] ai gfor[23] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5954,"simu_top soc cpu u_mul boothfor[28] ai gfor[23] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5955,"simu_top soc cpu u_mul boothfor[28] ai gfor[23] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5956,"simu_top soc cpu u_mul boothfor[28] ai gfor[23] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5954,"simu_top soc cpu u_mul boothfor[28] ai gfor[23] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5957,"simu_top soc cpu u_mul boothfor[28] ai gfor[23] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5958,"simu_top soc cpu u_mul boothfor[28] ai gfor[23] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5836,"simu_top soc cpu u_mul boothfor[28] ai gfor[24] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5837,"simu_top soc cpu u_mul boothfor[28] ai gfor[24] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5838,"simu_top soc cpu u_mul boothfor[28] ai gfor[24] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5959,"simu_top soc cpu u_mul boothfor[28] ai gfor[24] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5960,"simu_top soc cpu u_mul boothfor[28] ai gfor[24] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5961,"simu_top soc cpu u_mul boothfor[28] ai gfor[24] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5959,"simu_top soc cpu u_mul boothfor[28] ai gfor[24] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5962,"simu_top soc cpu u_mul boothfor[28] ai gfor[24] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5963,"simu_top soc cpu u_mul boothfor[28] ai gfor[24] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5836,"simu_top soc cpu u_mul boothfor[28] ai gfor[25] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5837,"simu_top soc cpu u_mul boothfor[28] ai gfor[25] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5838,"simu_top soc cpu u_mul boothfor[28] ai gfor[25] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5964,"simu_top soc cpu u_mul boothfor[28] ai gfor[25] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5965,"simu_top soc cpu u_mul boothfor[28] ai gfor[25] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5966,"simu_top soc cpu u_mul boothfor[28] ai gfor[25] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5964,"simu_top soc cpu u_mul boothfor[28] ai gfor[25] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5967,"simu_top soc cpu u_mul boothfor[28] ai gfor[25] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5968,"simu_top soc cpu u_mul boothfor[28] ai gfor[25] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5836,"simu_top soc cpu u_mul boothfor[28] ai gfor[26] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5837,"simu_top soc cpu u_mul boothfor[28] ai gfor[26] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5838,"simu_top soc cpu u_mul boothfor[28] ai gfor[26] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5969,"simu_top soc cpu u_mul boothfor[28] ai gfor[26] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5970,"simu_top soc cpu u_mul boothfor[28] ai gfor[26] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5971,"simu_top soc cpu u_mul boothfor[28] ai gfor[26] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5969,"simu_top soc cpu u_mul boothfor[28] ai gfor[26] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5972,"simu_top soc cpu u_mul boothfor[28] ai gfor[26] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5973,"simu_top soc cpu u_mul boothfor[28] ai gfor[26] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5836,"simu_top soc cpu u_mul boothfor[28] ai gfor[27] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5837,"simu_top soc cpu u_mul boothfor[28] ai gfor[27] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5838,"simu_top soc cpu u_mul boothfor[28] ai gfor[27] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5974,"simu_top soc cpu u_mul boothfor[28] ai gfor[27] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5975,"simu_top soc cpu u_mul boothfor[28] ai gfor[27] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5976,"simu_top soc cpu u_mul boothfor[28] ai gfor[27] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5974,"simu_top soc cpu u_mul boothfor[28] ai gfor[27] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5977,"simu_top soc cpu u_mul boothfor[28] ai gfor[27] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5978,"simu_top soc cpu u_mul boothfor[28] ai gfor[27] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5836,"simu_top soc cpu u_mul boothfor[28] ai gfor[28] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5837,"simu_top soc cpu u_mul boothfor[28] ai gfor[28] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5838,"simu_top soc cpu u_mul boothfor[28] ai gfor[28] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5979,"simu_top soc cpu u_mul boothfor[28] ai gfor[28] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5980,"simu_top soc cpu u_mul boothfor[28] ai gfor[28] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5981,"simu_top soc cpu u_mul boothfor[28] ai gfor[28] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5979,"simu_top soc cpu u_mul boothfor[28] ai gfor[28] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5982,"simu_top soc cpu u_mul boothfor[28] ai gfor[28] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5983,"simu_top soc cpu u_mul boothfor[28] ai gfor[28] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5836,"simu_top soc cpu u_mul boothfor[28] ai gfor[29] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5837,"simu_top soc cpu u_mul boothfor[28] ai gfor[29] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5838,"simu_top soc cpu u_mul boothfor[28] ai gfor[29] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5984,"simu_top soc cpu u_mul boothfor[28] ai gfor[29] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5985,"simu_top soc cpu u_mul boothfor[28] ai gfor[29] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5986,"simu_top soc cpu u_mul boothfor[28] ai gfor[29] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5984,"simu_top soc cpu u_mul boothfor[28] ai gfor[29] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5987,"simu_top soc cpu u_mul boothfor[28] ai gfor[29] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5988,"simu_top soc cpu u_mul boothfor[28] ai gfor[29] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5836,"simu_top soc cpu u_mul boothfor[28] ai gfor[30] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5837,"simu_top soc cpu u_mul boothfor[28] ai gfor[30] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5838,"simu_top soc cpu u_mul boothfor[28] ai gfor[30] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5989,"simu_top soc cpu u_mul boothfor[28] ai gfor[30] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5990,"simu_top soc cpu u_mul boothfor[28] ai gfor[30] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5991,"simu_top soc cpu u_mul boothfor[28] ai gfor[30] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5989,"simu_top soc cpu u_mul boothfor[28] ai gfor[30] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5992,"simu_top soc cpu u_mul boothfor[28] ai gfor[30] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5993,"simu_top soc cpu u_mul boothfor[28] ai gfor[30] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5836,"simu_top soc cpu u_mul boothfor[28] ai gfor[31] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5837,"simu_top soc cpu u_mul boothfor[28] ai gfor[31] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5838,"simu_top soc cpu u_mul boothfor[28] ai gfor[31] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5994,"simu_top soc cpu u_mul boothfor[28] ai gfor[31] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5995,"simu_top soc cpu u_mul boothfor[28] ai gfor[31] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5996,"simu_top soc cpu u_mul boothfor[28] ai gfor[31] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5994,"simu_top soc cpu u_mul boothfor[28] ai gfor[31] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5997,"simu_top soc cpu u_mul boothfor[28] ai gfor[31] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5998,"simu_top soc cpu u_mul boothfor[28] ai gfor[31] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5836,"simu_top soc cpu u_mul boothfor[28] ai gfor[32] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5837,"simu_top soc cpu u_mul boothfor[28] ai gfor[32] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5838,"simu_top soc cpu u_mul boothfor[28] ai gfor[32] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5999,"simu_top soc cpu u_mul boothfor[28] ai gfor[32] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6000,"simu_top soc cpu u_mul boothfor[28] ai gfor[32] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6001,"simu_top soc cpu u_mul boothfor[28] ai gfor[32] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5999,"simu_top soc cpu u_mul boothfor[28] ai gfor[32] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6002,"simu_top soc cpu u_mul boothfor[28] ai gfor[32] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6003,"simu_top soc cpu u_mul boothfor[28] ai gfor[32] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5836,"simu_top soc cpu u_mul boothfor[28] ai gfor[33] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5837,"simu_top soc cpu u_mul boothfor[28] ai gfor[33] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5838,"simu_top soc cpu u_mul boothfor[28] ai gfor[33] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6004,"simu_top soc cpu u_mul boothfor[28] ai gfor[33] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6005,"simu_top soc cpu u_mul boothfor[28] ai gfor[33] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6006,"simu_top soc cpu u_mul boothfor[28] ai gfor[33] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6004,"simu_top soc cpu u_mul boothfor[28] ai gfor[33] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6007,"simu_top soc cpu u_mul boothfor[28] ai gfor[33] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6008,"simu_top soc cpu u_mul boothfor[28] ai gfor[33] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5836,"simu_top soc cpu u_mul boothfor[28] ai gfor[34] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5837,"simu_top soc cpu u_mul boothfor[28] ai gfor[34] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5838,"simu_top soc cpu u_mul boothfor[28] ai gfor[34] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6009,"simu_top soc cpu u_mul boothfor[28] ai gfor[34] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6010,"simu_top soc cpu u_mul boothfor[28] ai gfor[34] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6011,"simu_top soc cpu u_mul boothfor[28] ai gfor[34] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6009,"simu_top soc cpu u_mul boothfor[28] ai gfor[34] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6012,"simu_top soc cpu u_mul boothfor[28] ai gfor[34] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6013,"simu_top soc cpu u_mul boothfor[28] ai gfor[34] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5836,"simu_top soc cpu u_mul boothfor[28] ai gfor[35] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5837,"simu_top soc cpu u_mul boothfor[28] ai gfor[35] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5838,"simu_top soc cpu u_mul boothfor[28] ai gfor[35] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6014,"simu_top soc cpu u_mul boothfor[28] ai gfor[35] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6015,"simu_top soc cpu u_mul boothfor[28] ai gfor[35] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6016,"simu_top soc cpu u_mul boothfor[28] ai gfor[35] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6014,"simu_top soc cpu u_mul boothfor[28] ai gfor[35] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6017,"simu_top soc cpu u_mul boothfor[28] ai gfor[35] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6018,"simu_top soc cpu u_mul boothfor[28] ai gfor[35] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5836,"simu_top soc cpu u_mul boothfor[28] ai gfor[36] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5837,"simu_top soc cpu u_mul boothfor[28] ai gfor[36] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5838,"simu_top soc cpu u_mul boothfor[28] ai gfor[36] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6019,"simu_top soc cpu u_mul boothfor[28] ai gfor[36] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6020,"simu_top soc cpu u_mul boothfor[28] ai gfor[36] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6021,"simu_top soc cpu u_mul boothfor[28] ai gfor[36] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6019,"simu_top soc cpu u_mul boothfor[28] ai gfor[36] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6022,"simu_top soc cpu u_mul boothfor[28] ai gfor[36] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6023,"simu_top soc cpu u_mul boothfor[28] ai gfor[36] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5836,"simu_top soc cpu u_mul boothfor[28] ai gfor[37] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5837,"simu_top soc cpu u_mul boothfor[28] ai gfor[37] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5838,"simu_top soc cpu u_mul boothfor[28] ai gfor[37] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6024,"simu_top soc cpu u_mul boothfor[28] ai gfor[37] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6025,"simu_top soc cpu u_mul boothfor[28] ai gfor[37] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6026,"simu_top soc cpu u_mul boothfor[28] ai gfor[37] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6024,"simu_top soc cpu u_mul boothfor[28] ai gfor[37] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6027,"simu_top soc cpu u_mul boothfor[28] ai gfor[37] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6028,"simu_top soc cpu u_mul boothfor[28] ai gfor[37] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5836,"simu_top soc cpu u_mul boothfor[28] ai gfor[38] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5837,"simu_top soc cpu u_mul boothfor[28] ai gfor[38] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5838,"simu_top soc cpu u_mul boothfor[28] ai gfor[38] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6029,"simu_top soc cpu u_mul boothfor[28] ai gfor[38] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6030,"simu_top soc cpu u_mul boothfor[28] ai gfor[38] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6031,"simu_top soc cpu u_mul boothfor[28] ai gfor[38] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6029,"simu_top soc cpu u_mul boothfor[28] ai gfor[38] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6032,"simu_top soc cpu u_mul boothfor[28] ai gfor[38] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6033,"simu_top soc cpu u_mul boothfor[28] ai gfor[38] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5836,"simu_top soc cpu u_mul boothfor[28] ai gfor[39] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5837,"simu_top soc cpu u_mul boothfor[28] ai gfor[39] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5838,"simu_top soc cpu u_mul boothfor[28] ai gfor[39] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6034,"simu_top soc cpu u_mul boothfor[28] ai gfor[39] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6035,"simu_top soc cpu u_mul boothfor[28] ai gfor[39] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6036,"simu_top soc cpu u_mul boothfor[28] ai gfor[39] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6034,"simu_top soc cpu u_mul boothfor[28] ai gfor[39] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6037,"simu_top soc cpu u_mul boothfor[28] ai gfor[39] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6038,"simu_top soc cpu u_mul boothfor[28] ai gfor[39] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5836,"simu_top soc cpu u_mul boothfor[28] ai gfor[40] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5837,"simu_top soc cpu u_mul boothfor[28] ai gfor[40] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5838,"simu_top soc cpu u_mul boothfor[28] ai gfor[40] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6039,"simu_top soc cpu u_mul boothfor[28] ai gfor[40] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6040,"simu_top soc cpu u_mul boothfor[28] ai gfor[40] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6041,"simu_top soc cpu u_mul boothfor[28] ai gfor[40] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6039,"simu_top soc cpu u_mul boothfor[28] ai gfor[40] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6042,"simu_top soc cpu u_mul boothfor[28] ai gfor[40] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6043,"simu_top soc cpu u_mul boothfor[28] ai gfor[40] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5836,"simu_top soc cpu u_mul boothfor[28] ai gfor[41] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5837,"simu_top soc cpu u_mul boothfor[28] ai gfor[41] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5838,"simu_top soc cpu u_mul boothfor[28] ai gfor[41] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6044,"simu_top soc cpu u_mul boothfor[28] ai gfor[41] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6045,"simu_top soc cpu u_mul boothfor[28] ai gfor[41] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6046,"simu_top soc cpu u_mul boothfor[28] ai gfor[41] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6044,"simu_top soc cpu u_mul boothfor[28] ai gfor[41] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6047,"simu_top soc cpu u_mul boothfor[28] ai gfor[41] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6048,"simu_top soc cpu u_mul boothfor[28] ai gfor[41] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5836,"simu_top soc cpu u_mul boothfor[28] ai gfor[42] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5837,"simu_top soc cpu u_mul boothfor[28] ai gfor[42] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5838,"simu_top soc cpu u_mul boothfor[28] ai gfor[42] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6049,"simu_top soc cpu u_mul boothfor[28] ai gfor[42] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6050,"simu_top soc cpu u_mul boothfor[28] ai gfor[42] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6051,"simu_top soc cpu u_mul boothfor[28] ai gfor[42] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6049,"simu_top soc cpu u_mul boothfor[28] ai gfor[42] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6052,"simu_top soc cpu u_mul boothfor[28] ai gfor[42] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6053,"simu_top soc cpu u_mul boothfor[28] ai gfor[42] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5836,"simu_top soc cpu u_mul boothfor[28] ai gfor[43] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5837,"simu_top soc cpu u_mul boothfor[28] ai gfor[43] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5838,"simu_top soc cpu u_mul boothfor[28] ai gfor[43] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6054,"simu_top soc cpu u_mul boothfor[28] ai gfor[43] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6055,"simu_top soc cpu u_mul boothfor[28] ai gfor[43] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6056,"simu_top soc cpu u_mul boothfor[28] ai gfor[43] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6054,"simu_top soc cpu u_mul boothfor[28] ai gfor[43] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6057,"simu_top soc cpu u_mul boothfor[28] ai gfor[43] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6058,"simu_top soc cpu u_mul boothfor[28] ai gfor[43] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5836,"simu_top soc cpu u_mul boothfor[28] ai gfor[44] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5837,"simu_top soc cpu u_mul boothfor[28] ai gfor[44] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5838,"simu_top soc cpu u_mul boothfor[28] ai gfor[44] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6059,"simu_top soc cpu u_mul boothfor[28] ai gfor[44] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6060,"simu_top soc cpu u_mul boothfor[28] ai gfor[44] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6061,"simu_top soc cpu u_mul boothfor[28] ai gfor[44] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6059,"simu_top soc cpu u_mul boothfor[28] ai gfor[44] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6062,"simu_top soc cpu u_mul boothfor[28] ai gfor[44] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6063,"simu_top soc cpu u_mul boothfor[28] ai gfor[44] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5836,"simu_top soc cpu u_mul boothfor[28] ai gfor[45] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5837,"simu_top soc cpu u_mul boothfor[28] ai gfor[45] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5838,"simu_top soc cpu u_mul boothfor[28] ai gfor[45] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6064,"simu_top soc cpu u_mul boothfor[28] ai gfor[45] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6065,"simu_top soc cpu u_mul boothfor[28] ai gfor[45] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6066,"simu_top soc cpu u_mul boothfor[28] ai gfor[45] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6064,"simu_top soc cpu u_mul boothfor[28] ai gfor[45] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6067,"simu_top soc cpu u_mul boothfor[28] ai gfor[45] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6068,"simu_top soc cpu u_mul boothfor[28] ai gfor[45] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5836,"simu_top soc cpu u_mul boothfor[28] ai gfor[46] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5837,"simu_top soc cpu u_mul boothfor[28] ai gfor[46] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5838,"simu_top soc cpu u_mul boothfor[28] ai gfor[46] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6069,"simu_top soc cpu u_mul boothfor[28] ai gfor[46] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6070,"simu_top soc cpu u_mul boothfor[28] ai gfor[46] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6071,"simu_top soc cpu u_mul boothfor[28] ai gfor[46] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6069,"simu_top soc cpu u_mul boothfor[28] ai gfor[46] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6072,"simu_top soc cpu u_mul boothfor[28] ai gfor[46] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6073,"simu_top soc cpu u_mul boothfor[28] ai gfor[46] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5836,"simu_top soc cpu u_mul boothfor[28] ai gfor[47] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5837,"simu_top soc cpu u_mul boothfor[28] ai gfor[47] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5838,"simu_top soc cpu u_mul boothfor[28] ai gfor[47] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6074,"simu_top soc cpu u_mul boothfor[28] ai gfor[47] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6075,"simu_top soc cpu u_mul boothfor[28] ai gfor[47] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6076,"simu_top soc cpu u_mul boothfor[28] ai gfor[47] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6074,"simu_top soc cpu u_mul boothfor[28] ai gfor[47] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6077,"simu_top soc cpu u_mul boothfor[28] ai gfor[47] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6078,"simu_top soc cpu u_mul boothfor[28] ai gfor[47] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5836,"simu_top soc cpu u_mul boothfor[28] ai gfor[48] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5837,"simu_top soc cpu u_mul boothfor[28] ai gfor[48] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5838,"simu_top soc cpu u_mul boothfor[28] ai gfor[48] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6079,"simu_top soc cpu u_mul boothfor[28] ai gfor[48] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6080,"simu_top soc cpu u_mul boothfor[28] ai gfor[48] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6081,"simu_top soc cpu u_mul boothfor[28] ai gfor[48] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6079,"simu_top soc cpu u_mul boothfor[28] ai gfor[48] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6082,"simu_top soc cpu u_mul boothfor[28] ai gfor[48] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6083,"simu_top soc cpu u_mul boothfor[28] ai gfor[48] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5836,"simu_top soc cpu u_mul boothfor[28] ai gfor[49] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5837,"simu_top soc cpu u_mul boothfor[28] ai gfor[49] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5838,"simu_top soc cpu u_mul boothfor[28] ai gfor[49] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6084,"simu_top soc cpu u_mul boothfor[28] ai gfor[49] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6085,"simu_top soc cpu u_mul boothfor[28] ai gfor[49] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6086,"simu_top soc cpu u_mul boothfor[28] ai gfor[49] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6084,"simu_top soc cpu u_mul boothfor[28] ai gfor[49] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6087,"simu_top soc cpu u_mul boothfor[28] ai gfor[49] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6088,"simu_top soc cpu u_mul boothfor[28] ai gfor[49] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5836,"simu_top soc cpu u_mul boothfor[28] ai gfor[50] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5837,"simu_top soc cpu u_mul boothfor[28] ai gfor[50] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5838,"simu_top soc cpu u_mul boothfor[28] ai gfor[50] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6089,"simu_top soc cpu u_mul boothfor[28] ai gfor[50] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6090,"simu_top soc cpu u_mul boothfor[28] ai gfor[50] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6091,"simu_top soc cpu u_mul boothfor[28] ai gfor[50] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6089,"simu_top soc cpu u_mul boothfor[28] ai gfor[50] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6092,"simu_top soc cpu u_mul boothfor[28] ai gfor[50] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6093,"simu_top soc cpu u_mul boothfor[28] ai gfor[50] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5836,"simu_top soc cpu u_mul boothfor[28] ai gfor[51] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5837,"simu_top soc cpu u_mul boothfor[28] ai gfor[51] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5838,"simu_top soc cpu u_mul boothfor[28] ai gfor[51] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6094,"simu_top soc cpu u_mul boothfor[28] ai gfor[51] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6095,"simu_top soc cpu u_mul boothfor[28] ai gfor[51] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6096,"simu_top soc cpu u_mul boothfor[28] ai gfor[51] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6094,"simu_top soc cpu u_mul boothfor[28] ai gfor[51] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6097,"simu_top soc cpu u_mul boothfor[28] ai gfor[51] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6098,"simu_top soc cpu u_mul boothfor[28] ai gfor[51] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5836,"simu_top soc cpu u_mul boothfor[28] ai gfor[52] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5837,"simu_top soc cpu u_mul boothfor[28] ai gfor[52] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5838,"simu_top soc cpu u_mul boothfor[28] ai gfor[52] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6099,"simu_top soc cpu u_mul boothfor[28] ai gfor[52] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6100,"simu_top soc cpu u_mul boothfor[28] ai gfor[52] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6101,"simu_top soc cpu u_mul boothfor[28] ai gfor[52] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6099,"simu_top soc cpu u_mul boothfor[28] ai gfor[52] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6102,"simu_top soc cpu u_mul boothfor[28] ai gfor[52] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6103,"simu_top soc cpu u_mul boothfor[28] ai gfor[52] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5836,"simu_top soc cpu u_mul boothfor[28] ai gfor[53] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5837,"simu_top soc cpu u_mul boothfor[28] ai gfor[53] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5838,"simu_top soc cpu u_mul boothfor[28] ai gfor[53] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6104,"simu_top soc cpu u_mul boothfor[28] ai gfor[53] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6105,"simu_top soc cpu u_mul boothfor[28] ai gfor[53] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6106,"simu_top soc cpu u_mul boothfor[28] ai gfor[53] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6104,"simu_top soc cpu u_mul boothfor[28] ai gfor[53] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6107,"simu_top soc cpu u_mul boothfor[28] ai gfor[53] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6108,"simu_top soc cpu u_mul boothfor[28] ai gfor[53] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5836,"simu_top soc cpu u_mul boothfor[28] ai gfor[54] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5837,"simu_top soc cpu u_mul boothfor[28] ai gfor[54] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5838,"simu_top soc cpu u_mul boothfor[28] ai gfor[54] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6109,"simu_top soc cpu u_mul boothfor[28] ai gfor[54] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6110,"simu_top soc cpu u_mul boothfor[28] ai gfor[54] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6111,"simu_top soc cpu u_mul boothfor[28] ai gfor[54] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6109,"simu_top soc cpu u_mul boothfor[28] ai gfor[54] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6112,"simu_top soc cpu u_mul boothfor[28] ai gfor[54] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6113,"simu_top soc cpu u_mul boothfor[28] ai gfor[54] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5836,"simu_top soc cpu u_mul boothfor[28] ai gfor[55] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5837,"simu_top soc cpu u_mul boothfor[28] ai gfor[55] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5838,"simu_top soc cpu u_mul boothfor[28] ai gfor[55] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6114,"simu_top soc cpu u_mul boothfor[28] ai gfor[55] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6115,"simu_top soc cpu u_mul boothfor[28] ai gfor[55] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6116,"simu_top soc cpu u_mul boothfor[28] ai gfor[55] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6114,"simu_top soc cpu u_mul boothfor[28] ai gfor[55] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6117,"simu_top soc cpu u_mul boothfor[28] ai gfor[55] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6118,"simu_top soc cpu u_mul boothfor[28] ai gfor[55] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5836,"simu_top soc cpu u_mul boothfor[28] ai gfor[56] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5837,"simu_top soc cpu u_mul boothfor[28] ai gfor[56] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5838,"simu_top soc cpu u_mul boothfor[28] ai gfor[56] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6119,"simu_top soc cpu u_mul boothfor[28] ai gfor[56] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6120,"simu_top soc cpu u_mul boothfor[28] ai gfor[56] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6121,"simu_top soc cpu u_mul boothfor[28] ai gfor[56] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6119,"simu_top soc cpu u_mul boothfor[28] ai gfor[56] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6122,"simu_top soc cpu u_mul boothfor[28] ai gfor[56] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6123,"simu_top soc cpu u_mul boothfor[28] ai gfor[56] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5836,"simu_top soc cpu u_mul boothfor[28] ai gfor[57] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5837,"simu_top soc cpu u_mul boothfor[28] ai gfor[57] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5838,"simu_top soc cpu u_mul boothfor[28] ai gfor[57] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6124,"simu_top soc cpu u_mul boothfor[28] ai gfor[57] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6125,"simu_top soc cpu u_mul boothfor[28] ai gfor[57] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6126,"simu_top soc cpu u_mul boothfor[28] ai gfor[57] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6124,"simu_top soc cpu u_mul boothfor[28] ai gfor[57] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6127,"simu_top soc cpu u_mul boothfor[28] ai gfor[57] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6128,"simu_top soc cpu u_mul boothfor[28] ai gfor[57] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5836,"simu_top soc cpu u_mul boothfor[28] ai gfor[58] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5837,"simu_top soc cpu u_mul boothfor[28] ai gfor[58] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5838,"simu_top soc cpu u_mul boothfor[28] ai gfor[58] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6129,"simu_top soc cpu u_mul boothfor[28] ai gfor[58] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6130,"simu_top soc cpu u_mul boothfor[28] ai gfor[58] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6131,"simu_top soc cpu u_mul boothfor[28] ai gfor[58] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6129,"simu_top soc cpu u_mul boothfor[28] ai gfor[58] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6132,"simu_top soc cpu u_mul boothfor[28] ai gfor[58] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6133,"simu_top soc cpu u_mul boothfor[28] ai gfor[58] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5836,"simu_top soc cpu u_mul boothfor[28] ai gfor[59] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5837,"simu_top soc cpu u_mul boothfor[28] ai gfor[59] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5838,"simu_top soc cpu u_mul boothfor[28] ai gfor[59] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6134,"simu_top soc cpu u_mul boothfor[28] ai gfor[59] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6135,"simu_top soc cpu u_mul boothfor[28] ai gfor[59] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6136,"simu_top soc cpu u_mul boothfor[28] ai gfor[59] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6134,"simu_top soc cpu u_mul boothfor[28] ai gfor[59] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6137,"simu_top soc cpu u_mul boothfor[28] ai gfor[59] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6138,"simu_top soc cpu u_mul boothfor[28] ai gfor[59] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5836,"simu_top soc cpu u_mul boothfor[28] ai gfor[60] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5837,"simu_top soc cpu u_mul boothfor[28] ai gfor[60] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5838,"simu_top soc cpu u_mul boothfor[28] ai gfor[60] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6139,"simu_top soc cpu u_mul boothfor[28] ai gfor[60] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6140,"simu_top soc cpu u_mul boothfor[28] ai gfor[60] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6141,"simu_top soc cpu u_mul boothfor[28] ai gfor[60] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6139,"simu_top soc cpu u_mul boothfor[28] ai gfor[60] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6142,"simu_top soc cpu u_mul boothfor[28] ai gfor[60] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6143,"simu_top soc cpu u_mul boothfor[28] ai gfor[60] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5836,"simu_top soc cpu u_mul boothfor[28] ai gfor[61] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5837,"simu_top soc cpu u_mul boothfor[28] ai gfor[61] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5838,"simu_top soc cpu u_mul boothfor[28] ai gfor[61] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6144,"simu_top soc cpu u_mul boothfor[28] ai gfor[61] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6145,"simu_top soc cpu u_mul boothfor[28] ai gfor[61] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6146,"simu_top soc cpu u_mul boothfor[28] ai gfor[61] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6144,"simu_top soc cpu u_mul boothfor[28] ai gfor[61] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6147,"simu_top soc cpu u_mul boothfor[28] ai gfor[61] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6148,"simu_top soc cpu u_mul boothfor[28] ai gfor[61] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5836,"simu_top soc cpu u_mul boothfor[28] ai gfor[62] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5837,"simu_top soc cpu u_mul boothfor[28] ai gfor[62] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5838,"simu_top soc cpu u_mul boothfor[28] ai gfor[62] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6149,"simu_top soc cpu u_mul boothfor[28] ai gfor[62] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6150,"simu_top soc cpu u_mul boothfor[28] ai gfor[62] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6151,"simu_top soc cpu u_mul boothfor[28] ai gfor[62] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6149,"simu_top soc cpu u_mul boothfor[28] ai gfor[62] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6152,"simu_top soc cpu u_mul boothfor[28] ai gfor[62] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6153,"simu_top soc cpu u_mul boothfor[28] ai gfor[62] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5836,"simu_top soc cpu u_mul boothfor[28] ai gfor[63] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5837,"simu_top soc cpu u_mul boothfor[28] ai gfor[63] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5838,"simu_top soc cpu u_mul boothfor[28] ai gfor[63] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6154,"simu_top soc cpu u_mul boothfor[28] ai gfor[63] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6155,"simu_top soc cpu u_mul boothfor[28] ai gfor[63] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6156,"simu_top soc cpu u_mul boothfor[28] ai gfor[63] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6154,"simu_top soc cpu u_mul boothfor[28] ai gfor[63] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6157,"simu_top soc cpu u_mul boothfor[28] ai gfor[63] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6158,"simu_top soc cpu u_mul boothfor[28] ai gfor[63] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+6159,"simu_top soc cpu u_mul boothfor[30] ai y",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declQuad(c+6160,"simu_top soc cpu u_mul boothfor[30] ai InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declQuad(c+6162,"simu_top soc cpu u_mul boothfor[30] ai OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declBit(c+6164,"simu_top soc cpu u_mul boothfor[30] ai Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6165,"simu_top soc cpu u_mul boothfor[30] ai negx",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6166,"simu_top soc cpu u_mul boothfor[30] ai x",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6167,"simu_top soc cpu u_mul boothfor[30] ai neg2x",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6168,"simu_top soc cpu u_mul boothfor[30] ai uu yc",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6169,"simu_top soc cpu u_mul boothfor[30] ai uu yb",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+5839,"simu_top soc cpu u_mul boothfor[30] ai uu ya",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6165,"simu_top soc cpu u_mul boothfor[30] ai uu negx",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6166,"simu_top soc cpu u_mul boothfor[30] ai uu x",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6167,"simu_top soc cpu u_mul boothfor[30] ai uu neg2x",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6165,"simu_top soc cpu u_mul boothfor[30] ai fir negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6166,"simu_top soc cpu u_mul boothfor[30] ai fir x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6167,"simu_top soc cpu u_mul boothfor[30] ai fir neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6170,"simu_top soc cpu u_mul boothfor[30] ai fir InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13784,"simu_top soc cpu u_mul boothfor[30] ai fir PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13787,"simu_top soc cpu u_mul boothfor[30] ai fir NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6170,"simu_top soc cpu u_mul boothfor[30] ai fir PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6171,"simu_top soc cpu u_mul boothfor[30] ai fir NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6172,"simu_top soc cpu u_mul boothfor[30] ai fir OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6165,"simu_top soc cpu u_mul boothfor[30] ai gfor[1] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6166,"simu_top soc cpu u_mul boothfor[30] ai gfor[1] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6167,"simu_top soc cpu u_mul boothfor[30] ai gfor[1] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6173,"simu_top soc cpu u_mul boothfor[30] ai gfor[1] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6174,"simu_top soc cpu u_mul boothfor[30] ai gfor[1] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6175,"simu_top soc cpu u_mul boothfor[30] ai gfor[1] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6173,"simu_top soc cpu u_mul boothfor[30] ai gfor[1] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6176,"simu_top soc cpu u_mul boothfor[30] ai gfor[1] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6177,"simu_top soc cpu u_mul boothfor[30] ai gfor[1] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6165,"simu_top soc cpu u_mul boothfor[30] ai gfor[2] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6166,"simu_top soc cpu u_mul boothfor[30] ai gfor[2] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6167,"simu_top soc cpu u_mul boothfor[30] ai gfor[2] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6178,"simu_top soc cpu u_mul boothfor[30] ai gfor[2] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6179,"simu_top soc cpu u_mul boothfor[30] ai gfor[2] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6180,"simu_top soc cpu u_mul boothfor[30] ai gfor[2] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6178,"simu_top soc cpu u_mul boothfor[30] ai gfor[2] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6181,"simu_top soc cpu u_mul boothfor[30] ai gfor[2] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6182,"simu_top soc cpu u_mul boothfor[30] ai gfor[2] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6165,"simu_top soc cpu u_mul boothfor[30] ai gfor[3] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6166,"simu_top soc cpu u_mul boothfor[30] ai gfor[3] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6167,"simu_top soc cpu u_mul boothfor[30] ai gfor[3] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6183,"simu_top soc cpu u_mul boothfor[30] ai gfor[3] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6184,"simu_top soc cpu u_mul boothfor[30] ai gfor[3] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6185,"simu_top soc cpu u_mul boothfor[30] ai gfor[3] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6183,"simu_top soc cpu u_mul boothfor[30] ai gfor[3] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6186,"simu_top soc cpu u_mul boothfor[30] ai gfor[3] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6187,"simu_top soc cpu u_mul boothfor[30] ai gfor[3] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6165,"simu_top soc cpu u_mul boothfor[30] ai gfor[4] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6166,"simu_top soc cpu u_mul boothfor[30] ai gfor[4] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6167,"simu_top soc cpu u_mul boothfor[30] ai gfor[4] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6188,"simu_top soc cpu u_mul boothfor[30] ai gfor[4] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6189,"simu_top soc cpu u_mul boothfor[30] ai gfor[4] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6190,"simu_top soc cpu u_mul boothfor[30] ai gfor[4] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6188,"simu_top soc cpu u_mul boothfor[30] ai gfor[4] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6191,"simu_top soc cpu u_mul boothfor[30] ai gfor[4] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6192,"simu_top soc cpu u_mul boothfor[30] ai gfor[4] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6165,"simu_top soc cpu u_mul boothfor[30] ai gfor[5] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6166,"simu_top soc cpu u_mul boothfor[30] ai gfor[5] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6167,"simu_top soc cpu u_mul boothfor[30] ai gfor[5] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6193,"simu_top soc cpu u_mul boothfor[30] ai gfor[5] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6194,"simu_top soc cpu u_mul boothfor[30] ai gfor[5] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6195,"simu_top soc cpu u_mul boothfor[30] ai gfor[5] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6193,"simu_top soc cpu u_mul boothfor[30] ai gfor[5] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6196,"simu_top soc cpu u_mul boothfor[30] ai gfor[5] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6197,"simu_top soc cpu u_mul boothfor[30] ai gfor[5] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6165,"simu_top soc cpu u_mul boothfor[30] ai gfor[6] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6166,"simu_top soc cpu u_mul boothfor[30] ai gfor[6] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6167,"simu_top soc cpu u_mul boothfor[30] ai gfor[6] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6198,"simu_top soc cpu u_mul boothfor[30] ai gfor[6] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6199,"simu_top soc cpu u_mul boothfor[30] ai gfor[6] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6200,"simu_top soc cpu u_mul boothfor[30] ai gfor[6] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6198,"simu_top soc cpu u_mul boothfor[30] ai gfor[6] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6201,"simu_top soc cpu u_mul boothfor[30] ai gfor[6] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6202,"simu_top soc cpu u_mul boothfor[30] ai gfor[6] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6165,"simu_top soc cpu u_mul boothfor[30] ai gfor[7] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6166,"simu_top soc cpu u_mul boothfor[30] ai gfor[7] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6167,"simu_top soc cpu u_mul boothfor[30] ai gfor[7] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6203,"simu_top soc cpu u_mul boothfor[30] ai gfor[7] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6204,"simu_top soc cpu u_mul boothfor[30] ai gfor[7] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6205,"simu_top soc cpu u_mul boothfor[30] ai gfor[7] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6203,"simu_top soc cpu u_mul boothfor[30] ai gfor[7] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6206,"simu_top soc cpu u_mul boothfor[30] ai gfor[7] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6207,"simu_top soc cpu u_mul boothfor[30] ai gfor[7] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6165,"simu_top soc cpu u_mul boothfor[30] ai gfor[8] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6166,"simu_top soc cpu u_mul boothfor[30] ai gfor[8] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6167,"simu_top soc cpu u_mul boothfor[30] ai gfor[8] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6208,"simu_top soc cpu u_mul boothfor[30] ai gfor[8] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6209,"simu_top soc cpu u_mul boothfor[30] ai gfor[8] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6210,"simu_top soc cpu u_mul boothfor[30] ai gfor[8] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6208,"simu_top soc cpu u_mul boothfor[30] ai gfor[8] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6211,"simu_top soc cpu u_mul boothfor[30] ai gfor[8] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6212,"simu_top soc cpu u_mul boothfor[30] ai gfor[8] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6165,"simu_top soc cpu u_mul boothfor[30] ai gfor[9] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6166,"simu_top soc cpu u_mul boothfor[30] ai gfor[9] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6167,"simu_top soc cpu u_mul boothfor[30] ai gfor[9] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6213,"simu_top soc cpu u_mul boothfor[30] ai gfor[9] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6214,"simu_top soc cpu u_mul boothfor[30] ai gfor[9] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6215,"simu_top soc cpu u_mul boothfor[30] ai gfor[9] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6213,"simu_top soc cpu u_mul boothfor[30] ai gfor[9] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6216,"simu_top soc cpu u_mul boothfor[30] ai gfor[9] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6217,"simu_top soc cpu u_mul boothfor[30] ai gfor[9] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6165,"simu_top soc cpu u_mul boothfor[30] ai gfor[10] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6166,"simu_top soc cpu u_mul boothfor[30] ai gfor[10] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6167,"simu_top soc cpu u_mul boothfor[30] ai gfor[10] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6218,"simu_top soc cpu u_mul boothfor[30] ai gfor[10] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6219,"simu_top soc cpu u_mul boothfor[30] ai gfor[10] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6220,"simu_top soc cpu u_mul boothfor[30] ai gfor[10] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6218,"simu_top soc cpu u_mul boothfor[30] ai gfor[10] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6221,"simu_top soc cpu u_mul boothfor[30] ai gfor[10] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6222,"simu_top soc cpu u_mul boothfor[30] ai gfor[10] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6165,"simu_top soc cpu u_mul boothfor[30] ai gfor[11] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6166,"simu_top soc cpu u_mul boothfor[30] ai gfor[11] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6167,"simu_top soc cpu u_mul boothfor[30] ai gfor[11] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6223,"simu_top soc cpu u_mul boothfor[30] ai gfor[11] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6224,"simu_top soc cpu u_mul boothfor[30] ai gfor[11] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6225,"simu_top soc cpu u_mul boothfor[30] ai gfor[11] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6223,"simu_top soc cpu u_mul boothfor[30] ai gfor[11] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6226,"simu_top soc cpu u_mul boothfor[30] ai gfor[11] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6227,"simu_top soc cpu u_mul boothfor[30] ai gfor[11] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6165,"simu_top soc cpu u_mul boothfor[30] ai gfor[12] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6166,"simu_top soc cpu u_mul boothfor[30] ai gfor[12] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6167,"simu_top soc cpu u_mul boothfor[30] ai gfor[12] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6228,"simu_top soc cpu u_mul boothfor[30] ai gfor[12] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6229,"simu_top soc cpu u_mul boothfor[30] ai gfor[12] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6230,"simu_top soc cpu u_mul boothfor[30] ai gfor[12] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6228,"simu_top soc cpu u_mul boothfor[30] ai gfor[12] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6231,"simu_top soc cpu u_mul boothfor[30] ai gfor[12] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6232,"simu_top soc cpu u_mul boothfor[30] ai gfor[12] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6165,"simu_top soc cpu u_mul boothfor[30] ai gfor[13] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6166,"simu_top soc cpu u_mul boothfor[30] ai gfor[13] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6167,"simu_top soc cpu u_mul boothfor[30] ai gfor[13] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6233,"simu_top soc cpu u_mul boothfor[30] ai gfor[13] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6234,"simu_top soc cpu u_mul boothfor[30] ai gfor[13] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6235,"simu_top soc cpu u_mul boothfor[30] ai gfor[13] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6233,"simu_top soc cpu u_mul boothfor[30] ai gfor[13] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6236,"simu_top soc cpu u_mul boothfor[30] ai gfor[13] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6237,"simu_top soc cpu u_mul boothfor[30] ai gfor[13] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6165,"simu_top soc cpu u_mul boothfor[30] ai gfor[14] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6166,"simu_top soc cpu u_mul boothfor[30] ai gfor[14] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6167,"simu_top soc cpu u_mul boothfor[30] ai gfor[14] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6238,"simu_top soc cpu u_mul boothfor[30] ai gfor[14] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6239,"simu_top soc cpu u_mul boothfor[30] ai gfor[14] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6240,"simu_top soc cpu u_mul boothfor[30] ai gfor[14] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6238,"simu_top soc cpu u_mul boothfor[30] ai gfor[14] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6241,"simu_top soc cpu u_mul boothfor[30] ai gfor[14] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6242,"simu_top soc cpu u_mul boothfor[30] ai gfor[14] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6165,"simu_top soc cpu u_mul boothfor[30] ai gfor[15] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6166,"simu_top soc cpu u_mul boothfor[30] ai gfor[15] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6167,"simu_top soc cpu u_mul boothfor[30] ai gfor[15] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6243,"simu_top soc cpu u_mul boothfor[30] ai gfor[15] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6244,"simu_top soc cpu u_mul boothfor[30] ai gfor[15] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6245,"simu_top soc cpu u_mul boothfor[30] ai gfor[15] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6243,"simu_top soc cpu u_mul boothfor[30] ai gfor[15] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6246,"simu_top soc cpu u_mul boothfor[30] ai gfor[15] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6247,"simu_top soc cpu u_mul boothfor[30] ai gfor[15] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6165,"simu_top soc cpu u_mul boothfor[30] ai gfor[16] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6166,"simu_top soc cpu u_mul boothfor[30] ai gfor[16] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6167,"simu_top soc cpu u_mul boothfor[30] ai gfor[16] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6248,"simu_top soc cpu u_mul boothfor[30] ai gfor[16] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6249,"simu_top soc cpu u_mul boothfor[30] ai gfor[16] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6250,"simu_top soc cpu u_mul boothfor[30] ai gfor[16] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6248,"simu_top soc cpu u_mul boothfor[30] ai gfor[16] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6251,"simu_top soc cpu u_mul boothfor[30] ai gfor[16] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6252,"simu_top soc cpu u_mul boothfor[30] ai gfor[16] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6165,"simu_top soc cpu u_mul boothfor[30] ai gfor[17] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6166,"simu_top soc cpu u_mul boothfor[30] ai gfor[17] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6167,"simu_top soc cpu u_mul boothfor[30] ai gfor[17] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6253,"simu_top soc cpu u_mul boothfor[30] ai gfor[17] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6254,"simu_top soc cpu u_mul boothfor[30] ai gfor[17] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6255,"simu_top soc cpu u_mul boothfor[30] ai gfor[17] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6253,"simu_top soc cpu u_mul boothfor[30] ai gfor[17] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6256,"simu_top soc cpu u_mul boothfor[30] ai gfor[17] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6257,"simu_top soc cpu u_mul boothfor[30] ai gfor[17] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6165,"simu_top soc cpu u_mul boothfor[30] ai gfor[18] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6166,"simu_top soc cpu u_mul boothfor[30] ai gfor[18] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6167,"simu_top soc cpu u_mul boothfor[30] ai gfor[18] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6258,"simu_top soc cpu u_mul boothfor[30] ai gfor[18] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6259,"simu_top soc cpu u_mul boothfor[30] ai gfor[18] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6260,"simu_top soc cpu u_mul boothfor[30] ai gfor[18] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6258,"simu_top soc cpu u_mul boothfor[30] ai gfor[18] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6261,"simu_top soc cpu u_mul boothfor[30] ai gfor[18] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6262,"simu_top soc cpu u_mul boothfor[30] ai gfor[18] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6165,"simu_top soc cpu u_mul boothfor[30] ai gfor[19] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6166,"simu_top soc cpu u_mul boothfor[30] ai gfor[19] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6167,"simu_top soc cpu u_mul boothfor[30] ai gfor[19] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6263,"simu_top soc cpu u_mul boothfor[30] ai gfor[19] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6264,"simu_top soc cpu u_mul boothfor[30] ai gfor[19] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6265,"simu_top soc cpu u_mul boothfor[30] ai gfor[19] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6263,"simu_top soc cpu u_mul boothfor[30] ai gfor[19] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6266,"simu_top soc cpu u_mul boothfor[30] ai gfor[19] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6267,"simu_top soc cpu u_mul boothfor[30] ai gfor[19] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6165,"simu_top soc cpu u_mul boothfor[30] ai gfor[20] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6166,"simu_top soc cpu u_mul boothfor[30] ai gfor[20] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6167,"simu_top soc cpu u_mul boothfor[30] ai gfor[20] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6268,"simu_top soc cpu u_mul boothfor[30] ai gfor[20] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6269,"simu_top soc cpu u_mul boothfor[30] ai gfor[20] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6270,"simu_top soc cpu u_mul boothfor[30] ai gfor[20] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6268,"simu_top soc cpu u_mul boothfor[30] ai gfor[20] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6271,"simu_top soc cpu u_mul boothfor[30] ai gfor[20] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6272,"simu_top soc cpu u_mul boothfor[30] ai gfor[20] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6165,"simu_top soc cpu u_mul boothfor[30] ai gfor[21] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6166,"simu_top soc cpu u_mul boothfor[30] ai gfor[21] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6167,"simu_top soc cpu u_mul boothfor[30] ai gfor[21] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6273,"simu_top soc cpu u_mul boothfor[30] ai gfor[21] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6274,"simu_top soc cpu u_mul boothfor[30] ai gfor[21] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6275,"simu_top soc cpu u_mul boothfor[30] ai gfor[21] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6273,"simu_top soc cpu u_mul boothfor[30] ai gfor[21] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6276,"simu_top soc cpu u_mul boothfor[30] ai gfor[21] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6277,"simu_top soc cpu u_mul boothfor[30] ai gfor[21] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6165,"simu_top soc cpu u_mul boothfor[30] ai gfor[22] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6166,"simu_top soc cpu u_mul boothfor[30] ai gfor[22] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6167,"simu_top soc cpu u_mul boothfor[30] ai gfor[22] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6278,"simu_top soc cpu u_mul boothfor[30] ai gfor[22] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6279,"simu_top soc cpu u_mul boothfor[30] ai gfor[22] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6280,"simu_top soc cpu u_mul boothfor[30] ai gfor[22] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6278,"simu_top soc cpu u_mul boothfor[30] ai gfor[22] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6281,"simu_top soc cpu u_mul boothfor[30] ai gfor[22] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6282,"simu_top soc cpu u_mul boothfor[30] ai gfor[22] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6165,"simu_top soc cpu u_mul boothfor[30] ai gfor[23] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6166,"simu_top soc cpu u_mul boothfor[30] ai gfor[23] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6167,"simu_top soc cpu u_mul boothfor[30] ai gfor[23] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6283,"simu_top soc cpu u_mul boothfor[30] ai gfor[23] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6284,"simu_top soc cpu u_mul boothfor[30] ai gfor[23] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6285,"simu_top soc cpu u_mul boothfor[30] ai gfor[23] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6283,"simu_top soc cpu u_mul boothfor[30] ai gfor[23] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6286,"simu_top soc cpu u_mul boothfor[30] ai gfor[23] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6287,"simu_top soc cpu u_mul boothfor[30] ai gfor[23] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6165,"simu_top soc cpu u_mul boothfor[30] ai gfor[24] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6166,"simu_top soc cpu u_mul boothfor[30] ai gfor[24] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6167,"simu_top soc cpu u_mul boothfor[30] ai gfor[24] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6288,"simu_top soc cpu u_mul boothfor[30] ai gfor[24] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6289,"simu_top soc cpu u_mul boothfor[30] ai gfor[24] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6290,"simu_top soc cpu u_mul boothfor[30] ai gfor[24] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6288,"simu_top soc cpu u_mul boothfor[30] ai gfor[24] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6291,"simu_top soc cpu u_mul boothfor[30] ai gfor[24] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6292,"simu_top soc cpu u_mul boothfor[30] ai gfor[24] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6165,"simu_top soc cpu u_mul boothfor[30] ai gfor[25] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6166,"simu_top soc cpu u_mul boothfor[30] ai gfor[25] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6167,"simu_top soc cpu u_mul boothfor[30] ai gfor[25] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6293,"simu_top soc cpu u_mul boothfor[30] ai gfor[25] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6294,"simu_top soc cpu u_mul boothfor[30] ai gfor[25] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6295,"simu_top soc cpu u_mul boothfor[30] ai gfor[25] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6293,"simu_top soc cpu u_mul boothfor[30] ai gfor[25] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6296,"simu_top soc cpu u_mul boothfor[30] ai gfor[25] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6297,"simu_top soc cpu u_mul boothfor[30] ai gfor[25] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6165,"simu_top soc cpu u_mul boothfor[30] ai gfor[26] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6166,"simu_top soc cpu u_mul boothfor[30] ai gfor[26] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6167,"simu_top soc cpu u_mul boothfor[30] ai gfor[26] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6298,"simu_top soc cpu u_mul boothfor[30] ai gfor[26] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6299,"simu_top soc cpu u_mul boothfor[30] ai gfor[26] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6300,"simu_top soc cpu u_mul boothfor[30] ai gfor[26] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6298,"simu_top soc cpu u_mul boothfor[30] ai gfor[26] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6301,"simu_top soc cpu u_mul boothfor[30] ai gfor[26] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6302,"simu_top soc cpu u_mul boothfor[30] ai gfor[26] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6165,"simu_top soc cpu u_mul boothfor[30] ai gfor[27] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6166,"simu_top soc cpu u_mul boothfor[30] ai gfor[27] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6167,"simu_top soc cpu u_mul boothfor[30] ai gfor[27] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6303,"simu_top soc cpu u_mul boothfor[30] ai gfor[27] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6304,"simu_top soc cpu u_mul boothfor[30] ai gfor[27] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6305,"simu_top soc cpu u_mul boothfor[30] ai gfor[27] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6303,"simu_top soc cpu u_mul boothfor[30] ai gfor[27] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6306,"simu_top soc cpu u_mul boothfor[30] ai gfor[27] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6307,"simu_top soc cpu u_mul boothfor[30] ai gfor[27] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6165,"simu_top soc cpu u_mul boothfor[30] ai gfor[28] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6166,"simu_top soc cpu u_mul boothfor[30] ai gfor[28] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6167,"simu_top soc cpu u_mul boothfor[30] ai gfor[28] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6308,"simu_top soc cpu u_mul boothfor[30] ai gfor[28] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6309,"simu_top soc cpu u_mul boothfor[30] ai gfor[28] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6310,"simu_top soc cpu u_mul boothfor[30] ai gfor[28] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6308,"simu_top soc cpu u_mul boothfor[30] ai gfor[28] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6311,"simu_top soc cpu u_mul boothfor[30] ai gfor[28] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6312,"simu_top soc cpu u_mul boothfor[30] ai gfor[28] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6165,"simu_top soc cpu u_mul boothfor[30] ai gfor[29] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6166,"simu_top soc cpu u_mul boothfor[30] ai gfor[29] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6167,"simu_top soc cpu u_mul boothfor[30] ai gfor[29] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6313,"simu_top soc cpu u_mul boothfor[30] ai gfor[29] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6314,"simu_top soc cpu u_mul boothfor[30] ai gfor[29] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6315,"simu_top soc cpu u_mul boothfor[30] ai gfor[29] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6313,"simu_top soc cpu u_mul boothfor[30] ai gfor[29] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6316,"simu_top soc cpu u_mul boothfor[30] ai gfor[29] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6317,"simu_top soc cpu u_mul boothfor[30] ai gfor[29] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6165,"simu_top soc cpu u_mul boothfor[30] ai gfor[30] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6166,"simu_top soc cpu u_mul boothfor[30] ai gfor[30] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6167,"simu_top soc cpu u_mul boothfor[30] ai gfor[30] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6318,"simu_top soc cpu u_mul boothfor[30] ai gfor[30] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6319,"simu_top soc cpu u_mul boothfor[30] ai gfor[30] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6320,"simu_top soc cpu u_mul boothfor[30] ai gfor[30] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6318,"simu_top soc cpu u_mul boothfor[30] ai gfor[30] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6321,"simu_top soc cpu u_mul boothfor[30] ai gfor[30] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6322,"simu_top soc cpu u_mul boothfor[30] ai gfor[30] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6165,"simu_top soc cpu u_mul boothfor[30] ai gfor[31] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6166,"simu_top soc cpu u_mul boothfor[30] ai gfor[31] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6167,"simu_top soc cpu u_mul boothfor[30] ai gfor[31] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6323,"simu_top soc cpu u_mul boothfor[30] ai gfor[31] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6324,"simu_top soc cpu u_mul boothfor[30] ai gfor[31] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6325,"simu_top soc cpu u_mul boothfor[30] ai gfor[31] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6323,"simu_top soc cpu u_mul boothfor[30] ai gfor[31] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6326,"simu_top soc cpu u_mul boothfor[30] ai gfor[31] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6327,"simu_top soc cpu u_mul boothfor[30] ai gfor[31] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6165,"simu_top soc cpu u_mul boothfor[30] ai gfor[32] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6166,"simu_top soc cpu u_mul boothfor[30] ai gfor[32] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6167,"simu_top soc cpu u_mul boothfor[30] ai gfor[32] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6328,"simu_top soc cpu u_mul boothfor[30] ai gfor[32] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6329,"simu_top soc cpu u_mul boothfor[30] ai gfor[32] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6330,"simu_top soc cpu u_mul boothfor[30] ai gfor[32] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6328,"simu_top soc cpu u_mul boothfor[30] ai gfor[32] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6331,"simu_top soc cpu u_mul boothfor[30] ai gfor[32] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6332,"simu_top soc cpu u_mul boothfor[30] ai gfor[32] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6165,"simu_top soc cpu u_mul boothfor[30] ai gfor[33] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6166,"simu_top soc cpu u_mul boothfor[30] ai gfor[33] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6167,"simu_top soc cpu u_mul boothfor[30] ai gfor[33] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6333,"simu_top soc cpu u_mul boothfor[30] ai gfor[33] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6334,"simu_top soc cpu u_mul boothfor[30] ai gfor[33] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6335,"simu_top soc cpu u_mul boothfor[30] ai gfor[33] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6333,"simu_top soc cpu u_mul boothfor[30] ai gfor[33] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6336,"simu_top soc cpu u_mul boothfor[30] ai gfor[33] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6337,"simu_top soc cpu u_mul boothfor[30] ai gfor[33] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6165,"simu_top soc cpu u_mul boothfor[30] ai gfor[34] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6166,"simu_top soc cpu u_mul boothfor[30] ai gfor[34] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6167,"simu_top soc cpu u_mul boothfor[30] ai gfor[34] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6338,"simu_top soc cpu u_mul boothfor[30] ai gfor[34] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6339,"simu_top soc cpu u_mul boothfor[30] ai gfor[34] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6340,"simu_top soc cpu u_mul boothfor[30] ai gfor[34] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6338,"simu_top soc cpu u_mul boothfor[30] ai gfor[34] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6341,"simu_top soc cpu u_mul boothfor[30] ai gfor[34] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6342,"simu_top soc cpu u_mul boothfor[30] ai gfor[34] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6165,"simu_top soc cpu u_mul boothfor[30] ai gfor[35] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6166,"simu_top soc cpu u_mul boothfor[30] ai gfor[35] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6167,"simu_top soc cpu u_mul boothfor[30] ai gfor[35] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6343,"simu_top soc cpu u_mul boothfor[30] ai gfor[35] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6344,"simu_top soc cpu u_mul boothfor[30] ai gfor[35] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6345,"simu_top soc cpu u_mul boothfor[30] ai gfor[35] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6343,"simu_top soc cpu u_mul boothfor[30] ai gfor[35] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6346,"simu_top soc cpu u_mul boothfor[30] ai gfor[35] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6347,"simu_top soc cpu u_mul boothfor[30] ai gfor[35] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6165,"simu_top soc cpu u_mul boothfor[30] ai gfor[36] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6166,"simu_top soc cpu u_mul boothfor[30] ai gfor[36] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6167,"simu_top soc cpu u_mul boothfor[30] ai gfor[36] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6348,"simu_top soc cpu u_mul boothfor[30] ai gfor[36] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6349,"simu_top soc cpu u_mul boothfor[30] ai gfor[36] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6350,"simu_top soc cpu u_mul boothfor[30] ai gfor[36] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6348,"simu_top soc cpu u_mul boothfor[30] ai gfor[36] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6351,"simu_top soc cpu u_mul boothfor[30] ai gfor[36] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6352,"simu_top soc cpu u_mul boothfor[30] ai gfor[36] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6165,"simu_top soc cpu u_mul boothfor[30] ai gfor[37] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6166,"simu_top soc cpu u_mul boothfor[30] ai gfor[37] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6167,"simu_top soc cpu u_mul boothfor[30] ai gfor[37] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6353,"simu_top soc cpu u_mul boothfor[30] ai gfor[37] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6354,"simu_top soc cpu u_mul boothfor[30] ai gfor[37] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6355,"simu_top soc cpu u_mul boothfor[30] ai gfor[37] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6353,"simu_top soc cpu u_mul boothfor[30] ai gfor[37] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6356,"simu_top soc cpu u_mul boothfor[30] ai gfor[37] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6357,"simu_top soc cpu u_mul boothfor[30] ai gfor[37] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6165,"simu_top soc cpu u_mul boothfor[30] ai gfor[38] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6166,"simu_top soc cpu u_mul boothfor[30] ai gfor[38] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6167,"simu_top soc cpu u_mul boothfor[30] ai gfor[38] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6358,"simu_top soc cpu u_mul boothfor[30] ai gfor[38] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6359,"simu_top soc cpu u_mul boothfor[30] ai gfor[38] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6360,"simu_top soc cpu u_mul boothfor[30] ai gfor[38] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6358,"simu_top soc cpu u_mul boothfor[30] ai gfor[38] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6361,"simu_top soc cpu u_mul boothfor[30] ai gfor[38] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6362,"simu_top soc cpu u_mul boothfor[30] ai gfor[38] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6165,"simu_top soc cpu u_mul boothfor[30] ai gfor[39] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6166,"simu_top soc cpu u_mul boothfor[30] ai gfor[39] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6167,"simu_top soc cpu u_mul boothfor[30] ai gfor[39] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6363,"simu_top soc cpu u_mul boothfor[30] ai gfor[39] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6364,"simu_top soc cpu u_mul boothfor[30] ai gfor[39] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6365,"simu_top soc cpu u_mul boothfor[30] ai gfor[39] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6363,"simu_top soc cpu u_mul boothfor[30] ai gfor[39] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6366,"simu_top soc cpu u_mul boothfor[30] ai gfor[39] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6367,"simu_top soc cpu u_mul boothfor[30] ai gfor[39] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6165,"simu_top soc cpu u_mul boothfor[30] ai gfor[40] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6166,"simu_top soc cpu u_mul boothfor[30] ai gfor[40] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6167,"simu_top soc cpu u_mul boothfor[30] ai gfor[40] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6368,"simu_top soc cpu u_mul boothfor[30] ai gfor[40] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6369,"simu_top soc cpu u_mul boothfor[30] ai gfor[40] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6370,"simu_top soc cpu u_mul boothfor[30] ai gfor[40] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6368,"simu_top soc cpu u_mul boothfor[30] ai gfor[40] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6371,"simu_top soc cpu u_mul boothfor[30] ai gfor[40] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6372,"simu_top soc cpu u_mul boothfor[30] ai gfor[40] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6165,"simu_top soc cpu u_mul boothfor[30] ai gfor[41] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6166,"simu_top soc cpu u_mul boothfor[30] ai gfor[41] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6167,"simu_top soc cpu u_mul boothfor[30] ai gfor[41] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6373,"simu_top soc cpu u_mul boothfor[30] ai gfor[41] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6374,"simu_top soc cpu u_mul boothfor[30] ai gfor[41] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6375,"simu_top soc cpu u_mul boothfor[30] ai gfor[41] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6373,"simu_top soc cpu u_mul boothfor[30] ai gfor[41] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6376,"simu_top soc cpu u_mul boothfor[30] ai gfor[41] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6377,"simu_top soc cpu u_mul boothfor[30] ai gfor[41] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6165,"simu_top soc cpu u_mul boothfor[30] ai gfor[42] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6166,"simu_top soc cpu u_mul boothfor[30] ai gfor[42] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6167,"simu_top soc cpu u_mul boothfor[30] ai gfor[42] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6378,"simu_top soc cpu u_mul boothfor[30] ai gfor[42] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6379,"simu_top soc cpu u_mul boothfor[30] ai gfor[42] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6380,"simu_top soc cpu u_mul boothfor[30] ai gfor[42] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6378,"simu_top soc cpu u_mul boothfor[30] ai gfor[42] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6381,"simu_top soc cpu u_mul boothfor[30] ai gfor[42] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6382,"simu_top soc cpu u_mul boothfor[30] ai gfor[42] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6165,"simu_top soc cpu u_mul boothfor[30] ai gfor[43] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6166,"simu_top soc cpu u_mul boothfor[30] ai gfor[43] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6167,"simu_top soc cpu u_mul boothfor[30] ai gfor[43] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6383,"simu_top soc cpu u_mul boothfor[30] ai gfor[43] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6384,"simu_top soc cpu u_mul boothfor[30] ai gfor[43] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6385,"simu_top soc cpu u_mul boothfor[30] ai gfor[43] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6383,"simu_top soc cpu u_mul boothfor[30] ai gfor[43] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6386,"simu_top soc cpu u_mul boothfor[30] ai gfor[43] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6387,"simu_top soc cpu u_mul boothfor[30] ai gfor[43] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6165,"simu_top soc cpu u_mul boothfor[30] ai gfor[44] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6166,"simu_top soc cpu u_mul boothfor[30] ai gfor[44] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6167,"simu_top soc cpu u_mul boothfor[30] ai gfor[44] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6388,"simu_top soc cpu u_mul boothfor[30] ai gfor[44] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6389,"simu_top soc cpu u_mul boothfor[30] ai gfor[44] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6390,"simu_top soc cpu u_mul boothfor[30] ai gfor[44] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6388,"simu_top soc cpu u_mul boothfor[30] ai gfor[44] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6391,"simu_top soc cpu u_mul boothfor[30] ai gfor[44] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6392,"simu_top soc cpu u_mul boothfor[30] ai gfor[44] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6165,"simu_top soc cpu u_mul boothfor[30] ai gfor[45] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6166,"simu_top soc cpu u_mul boothfor[30] ai gfor[45] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6167,"simu_top soc cpu u_mul boothfor[30] ai gfor[45] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6393,"simu_top soc cpu u_mul boothfor[30] ai gfor[45] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6394,"simu_top soc cpu u_mul boothfor[30] ai gfor[45] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6395,"simu_top soc cpu u_mul boothfor[30] ai gfor[45] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6393,"simu_top soc cpu u_mul boothfor[30] ai gfor[45] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6396,"simu_top soc cpu u_mul boothfor[30] ai gfor[45] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6397,"simu_top soc cpu u_mul boothfor[30] ai gfor[45] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6165,"simu_top soc cpu u_mul boothfor[30] ai gfor[46] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6166,"simu_top soc cpu u_mul boothfor[30] ai gfor[46] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6167,"simu_top soc cpu u_mul boothfor[30] ai gfor[46] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6398,"simu_top soc cpu u_mul boothfor[30] ai gfor[46] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6399,"simu_top soc cpu u_mul boothfor[30] ai gfor[46] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6400,"simu_top soc cpu u_mul boothfor[30] ai gfor[46] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6398,"simu_top soc cpu u_mul boothfor[30] ai gfor[46] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6401,"simu_top soc cpu u_mul boothfor[30] ai gfor[46] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6402,"simu_top soc cpu u_mul boothfor[30] ai gfor[46] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6165,"simu_top soc cpu u_mul boothfor[30] ai gfor[47] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6166,"simu_top soc cpu u_mul boothfor[30] ai gfor[47] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6167,"simu_top soc cpu u_mul boothfor[30] ai gfor[47] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6403,"simu_top soc cpu u_mul boothfor[30] ai gfor[47] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6404,"simu_top soc cpu u_mul boothfor[30] ai gfor[47] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6405,"simu_top soc cpu u_mul boothfor[30] ai gfor[47] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6403,"simu_top soc cpu u_mul boothfor[30] ai gfor[47] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6406,"simu_top soc cpu u_mul boothfor[30] ai gfor[47] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6407,"simu_top soc cpu u_mul boothfor[30] ai gfor[47] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6165,"simu_top soc cpu u_mul boothfor[30] ai gfor[48] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6166,"simu_top soc cpu u_mul boothfor[30] ai gfor[48] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6167,"simu_top soc cpu u_mul boothfor[30] ai gfor[48] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6408,"simu_top soc cpu u_mul boothfor[30] ai gfor[48] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6409,"simu_top soc cpu u_mul boothfor[30] ai gfor[48] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6410,"simu_top soc cpu u_mul boothfor[30] ai gfor[48] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6408,"simu_top soc cpu u_mul boothfor[30] ai gfor[48] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6411,"simu_top soc cpu u_mul boothfor[30] ai gfor[48] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6412,"simu_top soc cpu u_mul boothfor[30] ai gfor[48] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6165,"simu_top soc cpu u_mul boothfor[30] ai gfor[49] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6166,"simu_top soc cpu u_mul boothfor[30] ai gfor[49] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6167,"simu_top soc cpu u_mul boothfor[30] ai gfor[49] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6413,"simu_top soc cpu u_mul boothfor[30] ai gfor[49] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6414,"simu_top soc cpu u_mul boothfor[30] ai gfor[49] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6415,"simu_top soc cpu u_mul boothfor[30] ai gfor[49] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6413,"simu_top soc cpu u_mul boothfor[30] ai gfor[49] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6416,"simu_top soc cpu u_mul boothfor[30] ai gfor[49] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6417,"simu_top soc cpu u_mul boothfor[30] ai gfor[49] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6165,"simu_top soc cpu u_mul boothfor[30] ai gfor[50] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6166,"simu_top soc cpu u_mul boothfor[30] ai gfor[50] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6167,"simu_top soc cpu u_mul boothfor[30] ai gfor[50] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6418,"simu_top soc cpu u_mul boothfor[30] ai gfor[50] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6419,"simu_top soc cpu u_mul boothfor[30] ai gfor[50] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6420,"simu_top soc cpu u_mul boothfor[30] ai gfor[50] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6418,"simu_top soc cpu u_mul boothfor[30] ai gfor[50] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6421,"simu_top soc cpu u_mul boothfor[30] ai gfor[50] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6422,"simu_top soc cpu u_mul boothfor[30] ai gfor[50] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6165,"simu_top soc cpu u_mul boothfor[30] ai gfor[51] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6166,"simu_top soc cpu u_mul boothfor[30] ai gfor[51] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6167,"simu_top soc cpu u_mul boothfor[30] ai gfor[51] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6423,"simu_top soc cpu u_mul boothfor[30] ai gfor[51] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6424,"simu_top soc cpu u_mul boothfor[30] ai gfor[51] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6425,"simu_top soc cpu u_mul boothfor[30] ai gfor[51] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6423,"simu_top soc cpu u_mul boothfor[30] ai gfor[51] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6426,"simu_top soc cpu u_mul boothfor[30] ai gfor[51] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6427,"simu_top soc cpu u_mul boothfor[30] ai gfor[51] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6165,"simu_top soc cpu u_mul boothfor[30] ai gfor[52] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6166,"simu_top soc cpu u_mul boothfor[30] ai gfor[52] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6167,"simu_top soc cpu u_mul boothfor[30] ai gfor[52] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6428,"simu_top soc cpu u_mul boothfor[30] ai gfor[52] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6429,"simu_top soc cpu u_mul boothfor[30] ai gfor[52] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6430,"simu_top soc cpu u_mul boothfor[30] ai gfor[52] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6428,"simu_top soc cpu u_mul boothfor[30] ai gfor[52] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6431,"simu_top soc cpu u_mul boothfor[30] ai gfor[52] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6432,"simu_top soc cpu u_mul boothfor[30] ai gfor[52] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6165,"simu_top soc cpu u_mul boothfor[30] ai gfor[53] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6166,"simu_top soc cpu u_mul boothfor[30] ai gfor[53] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6167,"simu_top soc cpu u_mul boothfor[30] ai gfor[53] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6433,"simu_top soc cpu u_mul boothfor[30] ai gfor[53] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6434,"simu_top soc cpu u_mul boothfor[30] ai gfor[53] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6435,"simu_top soc cpu u_mul boothfor[30] ai gfor[53] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6433,"simu_top soc cpu u_mul boothfor[30] ai gfor[53] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6436,"simu_top soc cpu u_mul boothfor[30] ai gfor[53] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6437,"simu_top soc cpu u_mul boothfor[30] ai gfor[53] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6165,"simu_top soc cpu u_mul boothfor[30] ai gfor[54] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6166,"simu_top soc cpu u_mul boothfor[30] ai gfor[54] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6167,"simu_top soc cpu u_mul boothfor[30] ai gfor[54] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6438,"simu_top soc cpu u_mul boothfor[30] ai gfor[54] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6439,"simu_top soc cpu u_mul boothfor[30] ai gfor[54] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6440,"simu_top soc cpu u_mul boothfor[30] ai gfor[54] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6438,"simu_top soc cpu u_mul boothfor[30] ai gfor[54] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6441,"simu_top soc cpu u_mul boothfor[30] ai gfor[54] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6442,"simu_top soc cpu u_mul boothfor[30] ai gfor[54] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6165,"simu_top soc cpu u_mul boothfor[30] ai gfor[55] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6166,"simu_top soc cpu u_mul boothfor[30] ai gfor[55] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6167,"simu_top soc cpu u_mul boothfor[30] ai gfor[55] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6443,"simu_top soc cpu u_mul boothfor[30] ai gfor[55] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6444,"simu_top soc cpu u_mul boothfor[30] ai gfor[55] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6445,"simu_top soc cpu u_mul boothfor[30] ai gfor[55] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6443,"simu_top soc cpu u_mul boothfor[30] ai gfor[55] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6446,"simu_top soc cpu u_mul boothfor[30] ai gfor[55] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6447,"simu_top soc cpu u_mul boothfor[30] ai gfor[55] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6165,"simu_top soc cpu u_mul boothfor[30] ai gfor[56] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6166,"simu_top soc cpu u_mul boothfor[30] ai gfor[56] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6167,"simu_top soc cpu u_mul boothfor[30] ai gfor[56] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6448,"simu_top soc cpu u_mul boothfor[30] ai gfor[56] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6449,"simu_top soc cpu u_mul boothfor[30] ai gfor[56] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6450,"simu_top soc cpu u_mul boothfor[30] ai gfor[56] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6448,"simu_top soc cpu u_mul boothfor[30] ai gfor[56] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6451,"simu_top soc cpu u_mul boothfor[30] ai gfor[56] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6452,"simu_top soc cpu u_mul boothfor[30] ai gfor[56] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6165,"simu_top soc cpu u_mul boothfor[30] ai gfor[57] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6166,"simu_top soc cpu u_mul boothfor[30] ai gfor[57] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6167,"simu_top soc cpu u_mul boothfor[30] ai gfor[57] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6453,"simu_top soc cpu u_mul boothfor[30] ai gfor[57] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6454,"simu_top soc cpu u_mul boothfor[30] ai gfor[57] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6455,"simu_top soc cpu u_mul boothfor[30] ai gfor[57] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6453,"simu_top soc cpu u_mul boothfor[30] ai gfor[57] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6456,"simu_top soc cpu u_mul boothfor[30] ai gfor[57] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6457,"simu_top soc cpu u_mul boothfor[30] ai gfor[57] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6165,"simu_top soc cpu u_mul boothfor[30] ai gfor[58] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6166,"simu_top soc cpu u_mul boothfor[30] ai gfor[58] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6167,"simu_top soc cpu u_mul boothfor[30] ai gfor[58] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6458,"simu_top soc cpu u_mul boothfor[30] ai gfor[58] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6459,"simu_top soc cpu u_mul boothfor[30] ai gfor[58] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6460,"simu_top soc cpu u_mul boothfor[30] ai gfor[58] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6458,"simu_top soc cpu u_mul boothfor[30] ai gfor[58] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6461,"simu_top soc cpu u_mul boothfor[30] ai gfor[58] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6462,"simu_top soc cpu u_mul boothfor[30] ai gfor[58] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6165,"simu_top soc cpu u_mul boothfor[30] ai gfor[59] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6166,"simu_top soc cpu u_mul boothfor[30] ai gfor[59] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6167,"simu_top soc cpu u_mul boothfor[30] ai gfor[59] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6463,"simu_top soc cpu u_mul boothfor[30] ai gfor[59] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6464,"simu_top soc cpu u_mul boothfor[30] ai gfor[59] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6465,"simu_top soc cpu u_mul boothfor[30] ai gfor[59] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6463,"simu_top soc cpu u_mul boothfor[30] ai gfor[59] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6466,"simu_top soc cpu u_mul boothfor[30] ai gfor[59] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6467,"simu_top soc cpu u_mul boothfor[30] ai gfor[59] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6165,"simu_top soc cpu u_mul boothfor[30] ai gfor[60] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6166,"simu_top soc cpu u_mul boothfor[30] ai gfor[60] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6167,"simu_top soc cpu u_mul boothfor[30] ai gfor[60] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6468,"simu_top soc cpu u_mul boothfor[30] ai gfor[60] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6469,"simu_top soc cpu u_mul boothfor[30] ai gfor[60] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6470,"simu_top soc cpu u_mul boothfor[30] ai gfor[60] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6468,"simu_top soc cpu u_mul boothfor[30] ai gfor[60] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6471,"simu_top soc cpu u_mul boothfor[30] ai gfor[60] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6472,"simu_top soc cpu u_mul boothfor[30] ai gfor[60] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6165,"simu_top soc cpu u_mul boothfor[30] ai gfor[61] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6166,"simu_top soc cpu u_mul boothfor[30] ai gfor[61] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6167,"simu_top soc cpu u_mul boothfor[30] ai gfor[61] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6473,"simu_top soc cpu u_mul boothfor[30] ai gfor[61] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6474,"simu_top soc cpu u_mul boothfor[30] ai gfor[61] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6475,"simu_top soc cpu u_mul boothfor[30] ai gfor[61] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6473,"simu_top soc cpu u_mul boothfor[30] ai gfor[61] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6476,"simu_top soc cpu u_mul boothfor[30] ai gfor[61] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6477,"simu_top soc cpu u_mul boothfor[30] ai gfor[61] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6165,"simu_top soc cpu u_mul boothfor[30] ai gfor[62] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6166,"simu_top soc cpu u_mul boothfor[30] ai gfor[62] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6167,"simu_top soc cpu u_mul boothfor[30] ai gfor[62] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6478,"simu_top soc cpu u_mul boothfor[30] ai gfor[62] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6479,"simu_top soc cpu u_mul boothfor[30] ai gfor[62] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6480,"simu_top soc cpu u_mul boothfor[30] ai gfor[62] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6478,"simu_top soc cpu u_mul boothfor[30] ai gfor[62] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6481,"simu_top soc cpu u_mul boothfor[30] ai gfor[62] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6482,"simu_top soc cpu u_mul boothfor[30] ai gfor[62] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6165,"simu_top soc cpu u_mul boothfor[30] ai gfor[63] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6166,"simu_top soc cpu u_mul boothfor[30] ai gfor[63] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6167,"simu_top soc cpu u_mul boothfor[30] ai gfor[63] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6483,"simu_top soc cpu u_mul boothfor[30] ai gfor[63] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6484,"simu_top soc cpu u_mul boothfor[30] ai gfor[63] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6485,"simu_top soc cpu u_mul boothfor[30] ai gfor[63] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6483,"simu_top soc cpu u_mul boothfor[30] ai gfor[63] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6486,"simu_top soc cpu u_mul boothfor[30] ai gfor[63] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6487,"simu_top soc cpu u_mul boothfor[30] ai gfor[63] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+6488,"simu_top soc cpu u_mul wallacefor[1] bi InData",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+10750,"simu_top soc cpu u_mul wallacefor[1] bi CIn",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declBus(c+10751,"simu_top soc cpu u_mul wallacefor[1] bi COut",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declBit(c+10752,"simu_top soc cpu u_mul wallacefor[1] bi C",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10753,"simu_top soc cpu u_mul wallacefor[1] bi S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+6489,"simu_top soc cpu u_mul wallacefor[1] bi FirSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBus(c+10754,"simu_top soc cpu u_mul wallacefor[1] bi SecSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13186,"simu_top soc cpu u_mul wallacefor[1] bi ThiSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13187,"simu_top soc cpu u_mul wallacefor[1] bi ForSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+13188,"simu_top soc cpu u_mul wallacefor[1] bi FifSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6490,"simu_top soc cpu u_mul wallacefor[1] bi first1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6491,"simu_top soc cpu u_mul wallacefor[1] bi first1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6492,"simu_top soc cpu u_mul wallacefor[1] bi first1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6493,"simu_top soc cpu u_mul wallacefor[1] bi first1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6494,"simu_top soc cpu u_mul wallacefor[1] bi first1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6495,"simu_top soc cpu u_mul wallacefor[1] bi first2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6496,"simu_top soc cpu u_mul wallacefor[1] bi first2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6497,"simu_top soc cpu u_mul wallacefor[1] bi first2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6498,"simu_top soc cpu u_mul wallacefor[1] bi first2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6499,"simu_top soc cpu u_mul wallacefor[1] bi first2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6500,"simu_top soc cpu u_mul wallacefor[1] bi first3 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6501,"simu_top soc cpu u_mul wallacefor[1] bi first3 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6502,"simu_top soc cpu u_mul wallacefor[1] bi first3 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6503,"simu_top soc cpu u_mul wallacefor[1] bi first3 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6504,"simu_top soc cpu u_mul wallacefor[1] bi first3 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6505,"simu_top soc cpu u_mul wallacefor[1] bi first4 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6506,"simu_top soc cpu u_mul wallacefor[1] bi first4 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6507,"simu_top soc cpu u_mul wallacefor[1] bi first4 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6508,"simu_top soc cpu u_mul wallacefor[1] bi first4 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6509,"simu_top soc cpu u_mul wallacefor[1] bi first4 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6510,"simu_top soc cpu u_mul wallacefor[1] bi first5 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6511,"simu_top soc cpu u_mul wallacefor[1] bi first5 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6512,"simu_top soc cpu u_mul wallacefor[1] bi first5 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6513,"simu_top soc cpu u_mul wallacefor[1] bi first5 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6514,"simu_top soc cpu u_mul wallacefor[1] bi first5 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10755,"simu_top soc cpu u_mul wallacefor[1] bi second1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10756,"simu_top soc cpu u_mul wallacefor[1] bi second1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10757,"simu_top soc cpu u_mul wallacefor[1] bi second1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10758,"simu_top soc cpu u_mul wallacefor[1] bi second1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10759,"simu_top soc cpu u_mul wallacefor[1] bi second1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6515,"simu_top soc cpu u_mul wallacefor[1] bi second2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10760,"simu_top soc cpu u_mul wallacefor[1] bi second2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10761,"simu_top soc cpu u_mul wallacefor[1] bi second2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10762,"simu_top soc cpu u_mul wallacefor[1] bi second2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10763,"simu_top soc cpu u_mul wallacefor[1] bi second2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6516,"simu_top soc cpu u_mul wallacefor[1] bi second3 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6517,"simu_top soc cpu u_mul wallacefor[1] bi second3 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6518,"simu_top soc cpu u_mul wallacefor[1] bi second3 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6519,"simu_top soc cpu u_mul wallacefor[1] bi second3 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6520,"simu_top soc cpu u_mul wallacefor[1] bi second3 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6521,"simu_top soc cpu u_mul wallacefor[1] bi second4 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6522,"simu_top soc cpu u_mul wallacefor[1] bi second4 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6523,"simu_top soc cpu u_mul wallacefor[1] bi second4 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6524,"simu_top soc cpu u_mul wallacefor[1] bi second4 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6525,"simu_top soc cpu u_mul wallacefor[1] bi second4 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10764,"simu_top soc cpu u_mul wallacefor[1] bi third1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10765,"simu_top soc cpu u_mul wallacefor[1] bi third1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10766,"simu_top soc cpu u_mul wallacefor[1] bi third1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10767,"simu_top soc cpu u_mul wallacefor[1] bi third1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10768,"simu_top soc cpu u_mul wallacefor[1] bi third1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10769,"simu_top soc cpu u_mul wallacefor[1] bi third2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10770,"simu_top soc cpu u_mul wallacefor[1] bi third2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10771,"simu_top soc cpu u_mul wallacefor[1] bi third2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10772,"simu_top soc cpu u_mul wallacefor[1] bi third2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10773,"simu_top soc cpu u_mul wallacefor[1] bi third2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10774,"simu_top soc cpu u_mul wallacefor[1] bi fourth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10775,"simu_top soc cpu u_mul wallacefor[1] bi fourth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10776,"simu_top soc cpu u_mul wallacefor[1] bi fourth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10777,"simu_top soc cpu u_mul wallacefor[1] bi fourth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10778,"simu_top soc cpu u_mul wallacefor[1] bi fourth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13189,"simu_top soc cpu u_mul wallacefor[1] bi fourth2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13190,"simu_top soc cpu u_mul wallacefor[1] bi fourth2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10779,"simu_top soc cpu u_mul wallacefor[1] bi fourth2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10780,"simu_top soc cpu u_mul wallacefor[1] bi fourth2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10781,"simu_top soc cpu u_mul wallacefor[1] bi fourth2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13191,"simu_top soc cpu u_mul wallacefor[1] bi fifth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13192,"simu_top soc cpu u_mul wallacefor[1] bi fifth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10782,"simu_top soc cpu u_mul wallacefor[1] bi fifth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10783,"simu_top soc cpu u_mul wallacefor[1] bi fifth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13188,"simu_top soc cpu u_mul wallacefor[1] bi fifth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13188,"simu_top soc cpu u_mul wallacefor[1] bi sixth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10784,"simu_top soc cpu u_mul wallacefor[1] bi sixth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10785,"simu_top soc cpu u_mul wallacefor[1] bi sixth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10752,"simu_top soc cpu u_mul wallacefor[1] bi sixth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10753,"simu_top soc cpu u_mul wallacefor[1] bi sixth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+6526,"simu_top soc cpu u_mul wallacefor[2] bi InData",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+10786,"simu_top soc cpu u_mul wallacefor[2] bi CIn",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declBus(c+10787,"simu_top soc cpu u_mul wallacefor[2] bi COut",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declBit(c+10788,"simu_top soc cpu u_mul wallacefor[2] bi C",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10789,"simu_top soc cpu u_mul wallacefor[2] bi S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+6527,"simu_top soc cpu u_mul wallacefor[2] bi FirSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBus(c+10790,"simu_top soc cpu u_mul wallacefor[2] bi SecSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13193,"simu_top soc cpu u_mul wallacefor[2] bi ThiSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13194,"simu_top soc cpu u_mul wallacefor[2] bi ForSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+13195,"simu_top soc cpu u_mul wallacefor[2] bi FifSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6528,"simu_top soc cpu u_mul wallacefor[2] bi first1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6529,"simu_top soc cpu u_mul wallacefor[2] bi first1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6530,"simu_top soc cpu u_mul wallacefor[2] bi first1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6531,"simu_top soc cpu u_mul wallacefor[2] bi first1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6532,"simu_top soc cpu u_mul wallacefor[2] bi first1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6533,"simu_top soc cpu u_mul wallacefor[2] bi first2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6534,"simu_top soc cpu u_mul wallacefor[2] bi first2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6535,"simu_top soc cpu u_mul wallacefor[2] bi first2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6536,"simu_top soc cpu u_mul wallacefor[2] bi first2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6537,"simu_top soc cpu u_mul wallacefor[2] bi first2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6538,"simu_top soc cpu u_mul wallacefor[2] bi first3 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6539,"simu_top soc cpu u_mul wallacefor[2] bi first3 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6540,"simu_top soc cpu u_mul wallacefor[2] bi first3 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6541,"simu_top soc cpu u_mul wallacefor[2] bi first3 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6542,"simu_top soc cpu u_mul wallacefor[2] bi first3 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6543,"simu_top soc cpu u_mul wallacefor[2] bi first4 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6544,"simu_top soc cpu u_mul wallacefor[2] bi first4 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6545,"simu_top soc cpu u_mul wallacefor[2] bi first4 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6546,"simu_top soc cpu u_mul wallacefor[2] bi first4 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6547,"simu_top soc cpu u_mul wallacefor[2] bi first4 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6548,"simu_top soc cpu u_mul wallacefor[2] bi first5 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6549,"simu_top soc cpu u_mul wallacefor[2] bi first5 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6550,"simu_top soc cpu u_mul wallacefor[2] bi first5 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6551,"simu_top soc cpu u_mul wallacefor[2] bi first5 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6552,"simu_top soc cpu u_mul wallacefor[2] bi first5 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10791,"simu_top soc cpu u_mul wallacefor[2] bi second1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10792,"simu_top soc cpu u_mul wallacefor[2] bi second1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10793,"simu_top soc cpu u_mul wallacefor[2] bi second1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10794,"simu_top soc cpu u_mul wallacefor[2] bi second1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10795,"simu_top soc cpu u_mul wallacefor[2] bi second1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6553,"simu_top soc cpu u_mul wallacefor[2] bi second2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10796,"simu_top soc cpu u_mul wallacefor[2] bi second2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10797,"simu_top soc cpu u_mul wallacefor[2] bi second2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10798,"simu_top soc cpu u_mul wallacefor[2] bi second2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10799,"simu_top soc cpu u_mul wallacefor[2] bi second2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6554,"simu_top soc cpu u_mul wallacefor[2] bi second3 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6555,"simu_top soc cpu u_mul wallacefor[2] bi second3 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6556,"simu_top soc cpu u_mul wallacefor[2] bi second3 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6557,"simu_top soc cpu u_mul wallacefor[2] bi second3 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6558,"simu_top soc cpu u_mul wallacefor[2] bi second3 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6559,"simu_top soc cpu u_mul wallacefor[2] bi second4 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6560,"simu_top soc cpu u_mul wallacefor[2] bi second4 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6561,"simu_top soc cpu u_mul wallacefor[2] bi second4 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6562,"simu_top soc cpu u_mul wallacefor[2] bi second4 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6563,"simu_top soc cpu u_mul wallacefor[2] bi second4 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10800,"simu_top soc cpu u_mul wallacefor[2] bi third1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10801,"simu_top soc cpu u_mul wallacefor[2] bi third1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10802,"simu_top soc cpu u_mul wallacefor[2] bi third1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10803,"simu_top soc cpu u_mul wallacefor[2] bi third1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10804,"simu_top soc cpu u_mul wallacefor[2] bi third1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10805,"simu_top soc cpu u_mul wallacefor[2] bi third2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10806,"simu_top soc cpu u_mul wallacefor[2] bi third2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10807,"simu_top soc cpu u_mul wallacefor[2] bi third2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10808,"simu_top soc cpu u_mul wallacefor[2] bi third2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10809,"simu_top soc cpu u_mul wallacefor[2] bi third2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10810,"simu_top soc cpu u_mul wallacefor[2] bi fourth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10811,"simu_top soc cpu u_mul wallacefor[2] bi fourth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10812,"simu_top soc cpu u_mul wallacefor[2] bi fourth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10813,"simu_top soc cpu u_mul wallacefor[2] bi fourth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10814,"simu_top soc cpu u_mul wallacefor[2] bi fourth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13196,"simu_top soc cpu u_mul wallacefor[2] bi fourth2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13197,"simu_top soc cpu u_mul wallacefor[2] bi fourth2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10815,"simu_top soc cpu u_mul wallacefor[2] bi fourth2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10816,"simu_top soc cpu u_mul wallacefor[2] bi fourth2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10817,"simu_top soc cpu u_mul wallacefor[2] bi fourth2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13198,"simu_top soc cpu u_mul wallacefor[2] bi fifth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13199,"simu_top soc cpu u_mul wallacefor[2] bi fifth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10818,"simu_top soc cpu u_mul wallacefor[2] bi fifth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10819,"simu_top soc cpu u_mul wallacefor[2] bi fifth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13195,"simu_top soc cpu u_mul wallacefor[2] bi fifth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13195,"simu_top soc cpu u_mul wallacefor[2] bi sixth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10820,"simu_top soc cpu u_mul wallacefor[2] bi sixth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10821,"simu_top soc cpu u_mul wallacefor[2] bi sixth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10788,"simu_top soc cpu u_mul wallacefor[2] bi sixth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10789,"simu_top soc cpu u_mul wallacefor[2] bi sixth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+6564,"simu_top soc cpu u_mul wallacefor[3] bi InData",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+10822,"simu_top soc cpu u_mul wallacefor[3] bi CIn",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declBus(c+10823,"simu_top soc cpu u_mul wallacefor[3] bi COut",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declBit(c+10824,"simu_top soc cpu u_mul wallacefor[3] bi C",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10825,"simu_top soc cpu u_mul wallacefor[3] bi S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+6565,"simu_top soc cpu u_mul wallacefor[3] bi FirSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBus(c+10826,"simu_top soc cpu u_mul wallacefor[3] bi SecSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13200,"simu_top soc cpu u_mul wallacefor[3] bi ThiSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13201,"simu_top soc cpu u_mul wallacefor[3] bi ForSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+13202,"simu_top soc cpu u_mul wallacefor[3] bi FifSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6566,"simu_top soc cpu u_mul wallacefor[3] bi first1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6567,"simu_top soc cpu u_mul wallacefor[3] bi first1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6568,"simu_top soc cpu u_mul wallacefor[3] bi first1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6569,"simu_top soc cpu u_mul wallacefor[3] bi first1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6570,"simu_top soc cpu u_mul wallacefor[3] bi first1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6571,"simu_top soc cpu u_mul wallacefor[3] bi first2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6572,"simu_top soc cpu u_mul wallacefor[3] bi first2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6573,"simu_top soc cpu u_mul wallacefor[3] bi first2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6574,"simu_top soc cpu u_mul wallacefor[3] bi first2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6575,"simu_top soc cpu u_mul wallacefor[3] bi first2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6576,"simu_top soc cpu u_mul wallacefor[3] bi first3 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6577,"simu_top soc cpu u_mul wallacefor[3] bi first3 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6578,"simu_top soc cpu u_mul wallacefor[3] bi first3 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6579,"simu_top soc cpu u_mul wallacefor[3] bi first3 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6580,"simu_top soc cpu u_mul wallacefor[3] bi first3 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6581,"simu_top soc cpu u_mul wallacefor[3] bi first4 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6582,"simu_top soc cpu u_mul wallacefor[3] bi first4 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6583,"simu_top soc cpu u_mul wallacefor[3] bi first4 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6584,"simu_top soc cpu u_mul wallacefor[3] bi first4 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6585,"simu_top soc cpu u_mul wallacefor[3] bi first4 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6586,"simu_top soc cpu u_mul wallacefor[3] bi first5 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6587,"simu_top soc cpu u_mul wallacefor[3] bi first5 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6588,"simu_top soc cpu u_mul wallacefor[3] bi first5 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6589,"simu_top soc cpu u_mul wallacefor[3] bi first5 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6590,"simu_top soc cpu u_mul wallacefor[3] bi first5 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10827,"simu_top soc cpu u_mul wallacefor[3] bi second1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10828,"simu_top soc cpu u_mul wallacefor[3] bi second1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10829,"simu_top soc cpu u_mul wallacefor[3] bi second1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10830,"simu_top soc cpu u_mul wallacefor[3] bi second1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10831,"simu_top soc cpu u_mul wallacefor[3] bi second1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6591,"simu_top soc cpu u_mul wallacefor[3] bi second2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10832,"simu_top soc cpu u_mul wallacefor[3] bi second2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10833,"simu_top soc cpu u_mul wallacefor[3] bi second2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10834,"simu_top soc cpu u_mul wallacefor[3] bi second2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10835,"simu_top soc cpu u_mul wallacefor[3] bi second2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6592,"simu_top soc cpu u_mul wallacefor[3] bi second3 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6593,"simu_top soc cpu u_mul wallacefor[3] bi second3 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6594,"simu_top soc cpu u_mul wallacefor[3] bi second3 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6595,"simu_top soc cpu u_mul wallacefor[3] bi second3 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6596,"simu_top soc cpu u_mul wallacefor[3] bi second3 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6597,"simu_top soc cpu u_mul wallacefor[3] bi second4 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6598,"simu_top soc cpu u_mul wallacefor[3] bi second4 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6599,"simu_top soc cpu u_mul wallacefor[3] bi second4 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6600,"simu_top soc cpu u_mul wallacefor[3] bi second4 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6601,"simu_top soc cpu u_mul wallacefor[3] bi second4 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10836,"simu_top soc cpu u_mul wallacefor[3] bi third1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10837,"simu_top soc cpu u_mul wallacefor[3] bi third1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10838,"simu_top soc cpu u_mul wallacefor[3] bi third1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10839,"simu_top soc cpu u_mul wallacefor[3] bi third1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10840,"simu_top soc cpu u_mul wallacefor[3] bi third1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10841,"simu_top soc cpu u_mul wallacefor[3] bi third2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10842,"simu_top soc cpu u_mul wallacefor[3] bi third2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10843,"simu_top soc cpu u_mul wallacefor[3] bi third2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10844,"simu_top soc cpu u_mul wallacefor[3] bi third2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10845,"simu_top soc cpu u_mul wallacefor[3] bi third2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10846,"simu_top soc cpu u_mul wallacefor[3] bi fourth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10847,"simu_top soc cpu u_mul wallacefor[3] bi fourth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10848,"simu_top soc cpu u_mul wallacefor[3] bi fourth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10849,"simu_top soc cpu u_mul wallacefor[3] bi fourth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10850,"simu_top soc cpu u_mul wallacefor[3] bi fourth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13203,"simu_top soc cpu u_mul wallacefor[3] bi fourth2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13204,"simu_top soc cpu u_mul wallacefor[3] bi fourth2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10851,"simu_top soc cpu u_mul wallacefor[3] bi fourth2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10852,"simu_top soc cpu u_mul wallacefor[3] bi fourth2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10853,"simu_top soc cpu u_mul wallacefor[3] bi fourth2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13205,"simu_top soc cpu u_mul wallacefor[3] bi fifth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13206,"simu_top soc cpu u_mul wallacefor[3] bi fifth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10854,"simu_top soc cpu u_mul wallacefor[3] bi fifth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10855,"simu_top soc cpu u_mul wallacefor[3] bi fifth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13202,"simu_top soc cpu u_mul wallacefor[3] bi fifth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13202,"simu_top soc cpu u_mul wallacefor[3] bi sixth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10856,"simu_top soc cpu u_mul wallacefor[3] bi sixth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10857,"simu_top soc cpu u_mul wallacefor[3] bi sixth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10824,"simu_top soc cpu u_mul wallacefor[3] bi sixth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10825,"simu_top soc cpu u_mul wallacefor[3] bi sixth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+6602,"simu_top soc cpu u_mul wallacefor[4] bi InData",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+10858,"simu_top soc cpu u_mul wallacefor[4] bi CIn",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declBus(c+10859,"simu_top soc cpu u_mul wallacefor[4] bi COut",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declBit(c+10860,"simu_top soc cpu u_mul wallacefor[4] bi C",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10861,"simu_top soc cpu u_mul wallacefor[4] bi S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+6603,"simu_top soc cpu u_mul wallacefor[4] bi FirSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBus(c+10862,"simu_top soc cpu u_mul wallacefor[4] bi SecSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13207,"simu_top soc cpu u_mul wallacefor[4] bi ThiSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13208,"simu_top soc cpu u_mul wallacefor[4] bi ForSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+13209,"simu_top soc cpu u_mul wallacefor[4] bi FifSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6604,"simu_top soc cpu u_mul wallacefor[4] bi first1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6605,"simu_top soc cpu u_mul wallacefor[4] bi first1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6606,"simu_top soc cpu u_mul wallacefor[4] bi first1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6607,"simu_top soc cpu u_mul wallacefor[4] bi first1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6608,"simu_top soc cpu u_mul wallacefor[4] bi first1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6609,"simu_top soc cpu u_mul wallacefor[4] bi first2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6610,"simu_top soc cpu u_mul wallacefor[4] bi first2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6611,"simu_top soc cpu u_mul wallacefor[4] bi first2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6612,"simu_top soc cpu u_mul wallacefor[4] bi first2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6613,"simu_top soc cpu u_mul wallacefor[4] bi first2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6614,"simu_top soc cpu u_mul wallacefor[4] bi first3 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6615,"simu_top soc cpu u_mul wallacefor[4] bi first3 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6616,"simu_top soc cpu u_mul wallacefor[4] bi first3 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6617,"simu_top soc cpu u_mul wallacefor[4] bi first3 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6618,"simu_top soc cpu u_mul wallacefor[4] bi first3 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6619,"simu_top soc cpu u_mul wallacefor[4] bi first4 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6620,"simu_top soc cpu u_mul wallacefor[4] bi first4 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6621,"simu_top soc cpu u_mul wallacefor[4] bi first4 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6622,"simu_top soc cpu u_mul wallacefor[4] bi first4 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6623,"simu_top soc cpu u_mul wallacefor[4] bi first4 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6624,"simu_top soc cpu u_mul wallacefor[4] bi first5 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6625,"simu_top soc cpu u_mul wallacefor[4] bi first5 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6626,"simu_top soc cpu u_mul wallacefor[4] bi first5 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6627,"simu_top soc cpu u_mul wallacefor[4] bi first5 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6628,"simu_top soc cpu u_mul wallacefor[4] bi first5 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10863,"simu_top soc cpu u_mul wallacefor[4] bi second1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10864,"simu_top soc cpu u_mul wallacefor[4] bi second1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10865,"simu_top soc cpu u_mul wallacefor[4] bi second1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10866,"simu_top soc cpu u_mul wallacefor[4] bi second1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10867,"simu_top soc cpu u_mul wallacefor[4] bi second1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6629,"simu_top soc cpu u_mul wallacefor[4] bi second2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10868,"simu_top soc cpu u_mul wallacefor[4] bi second2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10869,"simu_top soc cpu u_mul wallacefor[4] bi second2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10870,"simu_top soc cpu u_mul wallacefor[4] bi second2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10871,"simu_top soc cpu u_mul wallacefor[4] bi second2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6630,"simu_top soc cpu u_mul wallacefor[4] bi second3 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6631,"simu_top soc cpu u_mul wallacefor[4] bi second3 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6632,"simu_top soc cpu u_mul wallacefor[4] bi second3 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6633,"simu_top soc cpu u_mul wallacefor[4] bi second3 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6634,"simu_top soc cpu u_mul wallacefor[4] bi second3 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6635,"simu_top soc cpu u_mul wallacefor[4] bi second4 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6636,"simu_top soc cpu u_mul wallacefor[4] bi second4 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6637,"simu_top soc cpu u_mul wallacefor[4] bi second4 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6638,"simu_top soc cpu u_mul wallacefor[4] bi second4 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6639,"simu_top soc cpu u_mul wallacefor[4] bi second4 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10872,"simu_top soc cpu u_mul wallacefor[4] bi third1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10873,"simu_top soc cpu u_mul wallacefor[4] bi third1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10874,"simu_top soc cpu u_mul wallacefor[4] bi third1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10875,"simu_top soc cpu u_mul wallacefor[4] bi third1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10876,"simu_top soc cpu u_mul wallacefor[4] bi third1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10877,"simu_top soc cpu u_mul wallacefor[4] bi third2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10878,"simu_top soc cpu u_mul wallacefor[4] bi third2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10879,"simu_top soc cpu u_mul wallacefor[4] bi third2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10880,"simu_top soc cpu u_mul wallacefor[4] bi third2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10881,"simu_top soc cpu u_mul wallacefor[4] bi third2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10882,"simu_top soc cpu u_mul wallacefor[4] bi fourth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10883,"simu_top soc cpu u_mul wallacefor[4] bi fourth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10884,"simu_top soc cpu u_mul wallacefor[4] bi fourth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10885,"simu_top soc cpu u_mul wallacefor[4] bi fourth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10886,"simu_top soc cpu u_mul wallacefor[4] bi fourth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13210,"simu_top soc cpu u_mul wallacefor[4] bi fourth2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13211,"simu_top soc cpu u_mul wallacefor[4] bi fourth2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10887,"simu_top soc cpu u_mul wallacefor[4] bi fourth2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10888,"simu_top soc cpu u_mul wallacefor[4] bi fourth2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10889,"simu_top soc cpu u_mul wallacefor[4] bi fourth2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13212,"simu_top soc cpu u_mul wallacefor[4] bi fifth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13213,"simu_top soc cpu u_mul wallacefor[4] bi fifth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10890,"simu_top soc cpu u_mul wallacefor[4] bi fifth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10891,"simu_top soc cpu u_mul wallacefor[4] bi fifth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13209,"simu_top soc cpu u_mul wallacefor[4] bi fifth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13209,"simu_top soc cpu u_mul wallacefor[4] bi sixth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10892,"simu_top soc cpu u_mul wallacefor[4] bi sixth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10893,"simu_top soc cpu u_mul wallacefor[4] bi sixth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10860,"simu_top soc cpu u_mul wallacefor[4] bi sixth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10861,"simu_top soc cpu u_mul wallacefor[4] bi sixth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+6640,"simu_top soc cpu u_mul wallacefor[5] bi InData",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+10894,"simu_top soc cpu u_mul wallacefor[5] bi CIn",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declBus(c+10895,"simu_top soc cpu u_mul wallacefor[5] bi COut",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declBit(c+10896,"simu_top soc cpu u_mul wallacefor[5] bi C",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10897,"simu_top soc cpu u_mul wallacefor[5] bi S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+6641,"simu_top soc cpu u_mul wallacefor[5] bi FirSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBus(c+10898,"simu_top soc cpu u_mul wallacefor[5] bi SecSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13214,"simu_top soc cpu u_mul wallacefor[5] bi ThiSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13215,"simu_top soc cpu u_mul wallacefor[5] bi ForSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+13216,"simu_top soc cpu u_mul wallacefor[5] bi FifSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6642,"simu_top soc cpu u_mul wallacefor[5] bi first1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6643,"simu_top soc cpu u_mul wallacefor[5] bi first1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6644,"simu_top soc cpu u_mul wallacefor[5] bi first1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6645,"simu_top soc cpu u_mul wallacefor[5] bi first1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6646,"simu_top soc cpu u_mul wallacefor[5] bi first1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6647,"simu_top soc cpu u_mul wallacefor[5] bi first2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6648,"simu_top soc cpu u_mul wallacefor[5] bi first2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6649,"simu_top soc cpu u_mul wallacefor[5] bi first2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6650,"simu_top soc cpu u_mul wallacefor[5] bi first2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6651,"simu_top soc cpu u_mul wallacefor[5] bi first2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6652,"simu_top soc cpu u_mul wallacefor[5] bi first3 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6653,"simu_top soc cpu u_mul wallacefor[5] bi first3 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6654,"simu_top soc cpu u_mul wallacefor[5] bi first3 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6655,"simu_top soc cpu u_mul wallacefor[5] bi first3 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6656,"simu_top soc cpu u_mul wallacefor[5] bi first3 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6657,"simu_top soc cpu u_mul wallacefor[5] bi first4 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6658,"simu_top soc cpu u_mul wallacefor[5] bi first4 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6659,"simu_top soc cpu u_mul wallacefor[5] bi first4 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6660,"simu_top soc cpu u_mul wallacefor[5] bi first4 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6661,"simu_top soc cpu u_mul wallacefor[5] bi first4 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6662,"simu_top soc cpu u_mul wallacefor[5] bi first5 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6663,"simu_top soc cpu u_mul wallacefor[5] bi first5 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6664,"simu_top soc cpu u_mul wallacefor[5] bi first5 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6665,"simu_top soc cpu u_mul wallacefor[5] bi first5 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6666,"simu_top soc cpu u_mul wallacefor[5] bi first5 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10899,"simu_top soc cpu u_mul wallacefor[5] bi second1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10900,"simu_top soc cpu u_mul wallacefor[5] bi second1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10901,"simu_top soc cpu u_mul wallacefor[5] bi second1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10902,"simu_top soc cpu u_mul wallacefor[5] bi second1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10903,"simu_top soc cpu u_mul wallacefor[5] bi second1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6667,"simu_top soc cpu u_mul wallacefor[5] bi second2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10904,"simu_top soc cpu u_mul wallacefor[5] bi second2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10905,"simu_top soc cpu u_mul wallacefor[5] bi second2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10906,"simu_top soc cpu u_mul wallacefor[5] bi second2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10907,"simu_top soc cpu u_mul wallacefor[5] bi second2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6668,"simu_top soc cpu u_mul wallacefor[5] bi second3 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6669,"simu_top soc cpu u_mul wallacefor[5] bi second3 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6670,"simu_top soc cpu u_mul wallacefor[5] bi second3 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6671,"simu_top soc cpu u_mul wallacefor[5] bi second3 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6672,"simu_top soc cpu u_mul wallacefor[5] bi second3 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6673,"simu_top soc cpu u_mul wallacefor[5] bi second4 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6674,"simu_top soc cpu u_mul wallacefor[5] bi second4 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6675,"simu_top soc cpu u_mul wallacefor[5] bi second4 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6676,"simu_top soc cpu u_mul wallacefor[5] bi second4 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6677,"simu_top soc cpu u_mul wallacefor[5] bi second4 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10908,"simu_top soc cpu u_mul wallacefor[5] bi third1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10909,"simu_top soc cpu u_mul wallacefor[5] bi third1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10910,"simu_top soc cpu u_mul wallacefor[5] bi third1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10911,"simu_top soc cpu u_mul wallacefor[5] bi third1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10912,"simu_top soc cpu u_mul wallacefor[5] bi third1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10913,"simu_top soc cpu u_mul wallacefor[5] bi third2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10914,"simu_top soc cpu u_mul wallacefor[5] bi third2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10915,"simu_top soc cpu u_mul wallacefor[5] bi third2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10916,"simu_top soc cpu u_mul wallacefor[5] bi third2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10917,"simu_top soc cpu u_mul wallacefor[5] bi third2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10918,"simu_top soc cpu u_mul wallacefor[5] bi fourth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10919,"simu_top soc cpu u_mul wallacefor[5] bi fourth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10920,"simu_top soc cpu u_mul wallacefor[5] bi fourth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10921,"simu_top soc cpu u_mul wallacefor[5] bi fourth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10922,"simu_top soc cpu u_mul wallacefor[5] bi fourth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13217,"simu_top soc cpu u_mul wallacefor[5] bi fourth2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13218,"simu_top soc cpu u_mul wallacefor[5] bi fourth2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10923,"simu_top soc cpu u_mul wallacefor[5] bi fourth2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10924,"simu_top soc cpu u_mul wallacefor[5] bi fourth2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10925,"simu_top soc cpu u_mul wallacefor[5] bi fourth2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13219,"simu_top soc cpu u_mul wallacefor[5] bi fifth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13220,"simu_top soc cpu u_mul wallacefor[5] bi fifth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10926,"simu_top soc cpu u_mul wallacefor[5] bi fifth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10927,"simu_top soc cpu u_mul wallacefor[5] bi fifth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13216,"simu_top soc cpu u_mul wallacefor[5] bi fifth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13216,"simu_top soc cpu u_mul wallacefor[5] bi sixth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10928,"simu_top soc cpu u_mul wallacefor[5] bi sixth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10929,"simu_top soc cpu u_mul wallacefor[5] bi sixth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10896,"simu_top soc cpu u_mul wallacefor[5] bi sixth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10897,"simu_top soc cpu u_mul wallacefor[5] bi sixth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+6678,"simu_top soc cpu u_mul wallacefor[6] bi InData",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+10930,"simu_top soc cpu u_mul wallacefor[6] bi CIn",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declBus(c+10931,"simu_top soc cpu u_mul wallacefor[6] bi COut",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declBit(c+10932,"simu_top soc cpu u_mul wallacefor[6] bi C",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10933,"simu_top soc cpu u_mul wallacefor[6] bi S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+6679,"simu_top soc cpu u_mul wallacefor[6] bi FirSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBus(c+10934,"simu_top soc cpu u_mul wallacefor[6] bi SecSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13221,"simu_top soc cpu u_mul wallacefor[6] bi ThiSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13222,"simu_top soc cpu u_mul wallacefor[6] bi ForSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+13223,"simu_top soc cpu u_mul wallacefor[6] bi FifSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6680,"simu_top soc cpu u_mul wallacefor[6] bi first1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6681,"simu_top soc cpu u_mul wallacefor[6] bi first1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6682,"simu_top soc cpu u_mul wallacefor[6] bi first1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6683,"simu_top soc cpu u_mul wallacefor[6] bi first1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6684,"simu_top soc cpu u_mul wallacefor[6] bi first1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6685,"simu_top soc cpu u_mul wallacefor[6] bi first2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6686,"simu_top soc cpu u_mul wallacefor[6] bi first2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6687,"simu_top soc cpu u_mul wallacefor[6] bi first2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6688,"simu_top soc cpu u_mul wallacefor[6] bi first2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6689,"simu_top soc cpu u_mul wallacefor[6] bi first2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6690,"simu_top soc cpu u_mul wallacefor[6] bi first3 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6691,"simu_top soc cpu u_mul wallacefor[6] bi first3 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6692,"simu_top soc cpu u_mul wallacefor[6] bi first3 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6693,"simu_top soc cpu u_mul wallacefor[6] bi first3 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6694,"simu_top soc cpu u_mul wallacefor[6] bi first3 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6695,"simu_top soc cpu u_mul wallacefor[6] bi first4 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6696,"simu_top soc cpu u_mul wallacefor[6] bi first4 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6697,"simu_top soc cpu u_mul wallacefor[6] bi first4 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6698,"simu_top soc cpu u_mul wallacefor[6] bi first4 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6699,"simu_top soc cpu u_mul wallacefor[6] bi first4 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6700,"simu_top soc cpu u_mul wallacefor[6] bi first5 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6701,"simu_top soc cpu u_mul wallacefor[6] bi first5 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6702,"simu_top soc cpu u_mul wallacefor[6] bi first5 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6703,"simu_top soc cpu u_mul wallacefor[6] bi first5 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6704,"simu_top soc cpu u_mul wallacefor[6] bi first5 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10935,"simu_top soc cpu u_mul wallacefor[6] bi second1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10936,"simu_top soc cpu u_mul wallacefor[6] bi second1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10937,"simu_top soc cpu u_mul wallacefor[6] bi second1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10938,"simu_top soc cpu u_mul wallacefor[6] bi second1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10939,"simu_top soc cpu u_mul wallacefor[6] bi second1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6705,"simu_top soc cpu u_mul wallacefor[6] bi second2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10940,"simu_top soc cpu u_mul wallacefor[6] bi second2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10941,"simu_top soc cpu u_mul wallacefor[6] bi second2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10942,"simu_top soc cpu u_mul wallacefor[6] bi second2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10943,"simu_top soc cpu u_mul wallacefor[6] bi second2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6706,"simu_top soc cpu u_mul wallacefor[6] bi second3 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6707,"simu_top soc cpu u_mul wallacefor[6] bi second3 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6708,"simu_top soc cpu u_mul wallacefor[6] bi second3 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6709,"simu_top soc cpu u_mul wallacefor[6] bi second3 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6710,"simu_top soc cpu u_mul wallacefor[6] bi second3 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6711,"simu_top soc cpu u_mul wallacefor[6] bi second4 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6712,"simu_top soc cpu u_mul wallacefor[6] bi second4 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6713,"simu_top soc cpu u_mul wallacefor[6] bi second4 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6714,"simu_top soc cpu u_mul wallacefor[6] bi second4 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6715,"simu_top soc cpu u_mul wallacefor[6] bi second4 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10944,"simu_top soc cpu u_mul wallacefor[6] bi third1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10945,"simu_top soc cpu u_mul wallacefor[6] bi third1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10946,"simu_top soc cpu u_mul wallacefor[6] bi third1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10947,"simu_top soc cpu u_mul wallacefor[6] bi third1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10948,"simu_top soc cpu u_mul wallacefor[6] bi third1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10949,"simu_top soc cpu u_mul wallacefor[6] bi third2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10950,"simu_top soc cpu u_mul wallacefor[6] bi third2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10951,"simu_top soc cpu u_mul wallacefor[6] bi third2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10952,"simu_top soc cpu u_mul wallacefor[6] bi third2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10953,"simu_top soc cpu u_mul wallacefor[6] bi third2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10954,"simu_top soc cpu u_mul wallacefor[6] bi fourth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10955,"simu_top soc cpu u_mul wallacefor[6] bi fourth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10956,"simu_top soc cpu u_mul wallacefor[6] bi fourth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10957,"simu_top soc cpu u_mul wallacefor[6] bi fourth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10958,"simu_top soc cpu u_mul wallacefor[6] bi fourth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13224,"simu_top soc cpu u_mul wallacefor[6] bi fourth2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13225,"simu_top soc cpu u_mul wallacefor[6] bi fourth2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10959,"simu_top soc cpu u_mul wallacefor[6] bi fourth2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10960,"simu_top soc cpu u_mul wallacefor[6] bi fourth2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10961,"simu_top soc cpu u_mul wallacefor[6] bi fourth2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13226,"simu_top soc cpu u_mul wallacefor[6] bi fifth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13227,"simu_top soc cpu u_mul wallacefor[6] bi fifth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10962,"simu_top soc cpu u_mul wallacefor[6] bi fifth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10963,"simu_top soc cpu u_mul wallacefor[6] bi fifth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13223,"simu_top soc cpu u_mul wallacefor[6] bi fifth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13223,"simu_top soc cpu u_mul wallacefor[6] bi sixth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10964,"simu_top soc cpu u_mul wallacefor[6] bi sixth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10965,"simu_top soc cpu u_mul wallacefor[6] bi sixth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10932,"simu_top soc cpu u_mul wallacefor[6] bi sixth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10933,"simu_top soc cpu u_mul wallacefor[6] bi sixth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+6716,"simu_top soc cpu u_mul wallacefor[7] bi InData",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+10966,"simu_top soc cpu u_mul wallacefor[7] bi CIn",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declBus(c+10967,"simu_top soc cpu u_mul wallacefor[7] bi COut",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declBit(c+10968,"simu_top soc cpu u_mul wallacefor[7] bi C",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10969,"simu_top soc cpu u_mul wallacefor[7] bi S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+6717,"simu_top soc cpu u_mul wallacefor[7] bi FirSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBus(c+10970,"simu_top soc cpu u_mul wallacefor[7] bi SecSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13228,"simu_top soc cpu u_mul wallacefor[7] bi ThiSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13229,"simu_top soc cpu u_mul wallacefor[7] bi ForSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+13230,"simu_top soc cpu u_mul wallacefor[7] bi FifSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6718,"simu_top soc cpu u_mul wallacefor[7] bi first1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6719,"simu_top soc cpu u_mul wallacefor[7] bi first1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6720,"simu_top soc cpu u_mul wallacefor[7] bi first1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6721,"simu_top soc cpu u_mul wallacefor[7] bi first1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6722,"simu_top soc cpu u_mul wallacefor[7] bi first1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6723,"simu_top soc cpu u_mul wallacefor[7] bi first2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6724,"simu_top soc cpu u_mul wallacefor[7] bi first2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6725,"simu_top soc cpu u_mul wallacefor[7] bi first2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6726,"simu_top soc cpu u_mul wallacefor[7] bi first2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6727,"simu_top soc cpu u_mul wallacefor[7] bi first2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6728,"simu_top soc cpu u_mul wallacefor[7] bi first3 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6729,"simu_top soc cpu u_mul wallacefor[7] bi first3 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6730,"simu_top soc cpu u_mul wallacefor[7] bi first3 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6731,"simu_top soc cpu u_mul wallacefor[7] bi first3 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6732,"simu_top soc cpu u_mul wallacefor[7] bi first3 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6733,"simu_top soc cpu u_mul wallacefor[7] bi first4 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6734,"simu_top soc cpu u_mul wallacefor[7] bi first4 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6735,"simu_top soc cpu u_mul wallacefor[7] bi first4 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6736,"simu_top soc cpu u_mul wallacefor[7] bi first4 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6737,"simu_top soc cpu u_mul wallacefor[7] bi first4 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6738,"simu_top soc cpu u_mul wallacefor[7] bi first5 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6739,"simu_top soc cpu u_mul wallacefor[7] bi first5 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6740,"simu_top soc cpu u_mul wallacefor[7] bi first5 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6741,"simu_top soc cpu u_mul wallacefor[7] bi first5 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6742,"simu_top soc cpu u_mul wallacefor[7] bi first5 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10971,"simu_top soc cpu u_mul wallacefor[7] bi second1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10972,"simu_top soc cpu u_mul wallacefor[7] bi second1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10973,"simu_top soc cpu u_mul wallacefor[7] bi second1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10974,"simu_top soc cpu u_mul wallacefor[7] bi second1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10975,"simu_top soc cpu u_mul wallacefor[7] bi second1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6743,"simu_top soc cpu u_mul wallacefor[7] bi second2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10976,"simu_top soc cpu u_mul wallacefor[7] bi second2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10977,"simu_top soc cpu u_mul wallacefor[7] bi second2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10978,"simu_top soc cpu u_mul wallacefor[7] bi second2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10979,"simu_top soc cpu u_mul wallacefor[7] bi second2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6744,"simu_top soc cpu u_mul wallacefor[7] bi second3 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6745,"simu_top soc cpu u_mul wallacefor[7] bi second3 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6746,"simu_top soc cpu u_mul wallacefor[7] bi second3 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6747,"simu_top soc cpu u_mul wallacefor[7] bi second3 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6748,"simu_top soc cpu u_mul wallacefor[7] bi second3 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6749,"simu_top soc cpu u_mul wallacefor[7] bi second4 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6750,"simu_top soc cpu u_mul wallacefor[7] bi second4 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6751,"simu_top soc cpu u_mul wallacefor[7] bi second4 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6752,"simu_top soc cpu u_mul wallacefor[7] bi second4 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6753,"simu_top soc cpu u_mul wallacefor[7] bi second4 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10980,"simu_top soc cpu u_mul wallacefor[7] bi third1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10981,"simu_top soc cpu u_mul wallacefor[7] bi third1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10982,"simu_top soc cpu u_mul wallacefor[7] bi third1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10983,"simu_top soc cpu u_mul wallacefor[7] bi third1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10984,"simu_top soc cpu u_mul wallacefor[7] bi third1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10985,"simu_top soc cpu u_mul wallacefor[7] bi third2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10986,"simu_top soc cpu u_mul wallacefor[7] bi third2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10987,"simu_top soc cpu u_mul wallacefor[7] bi third2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10988,"simu_top soc cpu u_mul wallacefor[7] bi third2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10989,"simu_top soc cpu u_mul wallacefor[7] bi third2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10990,"simu_top soc cpu u_mul wallacefor[7] bi fourth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10991,"simu_top soc cpu u_mul wallacefor[7] bi fourth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10992,"simu_top soc cpu u_mul wallacefor[7] bi fourth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10993,"simu_top soc cpu u_mul wallacefor[7] bi fourth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10994,"simu_top soc cpu u_mul wallacefor[7] bi fourth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13231,"simu_top soc cpu u_mul wallacefor[7] bi fourth2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13232,"simu_top soc cpu u_mul wallacefor[7] bi fourth2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10995,"simu_top soc cpu u_mul wallacefor[7] bi fourth2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10996,"simu_top soc cpu u_mul wallacefor[7] bi fourth2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10997,"simu_top soc cpu u_mul wallacefor[7] bi fourth2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13233,"simu_top soc cpu u_mul wallacefor[7] bi fifth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13234,"simu_top soc cpu u_mul wallacefor[7] bi fifth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10998,"simu_top soc cpu u_mul wallacefor[7] bi fifth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10999,"simu_top soc cpu u_mul wallacefor[7] bi fifth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13230,"simu_top soc cpu u_mul wallacefor[7] bi fifth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13230,"simu_top soc cpu u_mul wallacefor[7] bi sixth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11000,"simu_top soc cpu u_mul wallacefor[7] bi sixth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11001,"simu_top soc cpu u_mul wallacefor[7] bi sixth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10968,"simu_top soc cpu u_mul wallacefor[7] bi sixth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10969,"simu_top soc cpu u_mul wallacefor[7] bi sixth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+6754,"simu_top soc cpu u_mul wallacefor[8] bi InData",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+11002,"simu_top soc cpu u_mul wallacefor[8] bi CIn",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declBus(c+11003,"simu_top soc cpu u_mul wallacefor[8] bi COut",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declBit(c+11004,"simu_top soc cpu u_mul wallacefor[8] bi C",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11005,"simu_top soc cpu u_mul wallacefor[8] bi S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+6755,"simu_top soc cpu u_mul wallacefor[8] bi FirSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBus(c+11006,"simu_top soc cpu u_mul wallacefor[8] bi SecSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13235,"simu_top soc cpu u_mul wallacefor[8] bi ThiSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13236,"simu_top soc cpu u_mul wallacefor[8] bi ForSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+13237,"simu_top soc cpu u_mul wallacefor[8] bi FifSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6756,"simu_top soc cpu u_mul wallacefor[8] bi first1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6757,"simu_top soc cpu u_mul wallacefor[8] bi first1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6758,"simu_top soc cpu u_mul wallacefor[8] bi first1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6759,"simu_top soc cpu u_mul wallacefor[8] bi first1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6760,"simu_top soc cpu u_mul wallacefor[8] bi first1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6761,"simu_top soc cpu u_mul wallacefor[8] bi first2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6762,"simu_top soc cpu u_mul wallacefor[8] bi first2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6763,"simu_top soc cpu u_mul wallacefor[8] bi first2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6764,"simu_top soc cpu u_mul wallacefor[8] bi first2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6765,"simu_top soc cpu u_mul wallacefor[8] bi first2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6766,"simu_top soc cpu u_mul wallacefor[8] bi first3 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6767,"simu_top soc cpu u_mul wallacefor[8] bi first3 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6768,"simu_top soc cpu u_mul wallacefor[8] bi first3 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6769,"simu_top soc cpu u_mul wallacefor[8] bi first3 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6770,"simu_top soc cpu u_mul wallacefor[8] bi first3 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6771,"simu_top soc cpu u_mul wallacefor[8] bi first4 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6772,"simu_top soc cpu u_mul wallacefor[8] bi first4 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6773,"simu_top soc cpu u_mul wallacefor[8] bi first4 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6774,"simu_top soc cpu u_mul wallacefor[8] bi first4 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6775,"simu_top soc cpu u_mul wallacefor[8] bi first4 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6776,"simu_top soc cpu u_mul wallacefor[8] bi first5 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6777,"simu_top soc cpu u_mul wallacefor[8] bi first5 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6778,"simu_top soc cpu u_mul wallacefor[8] bi first5 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6779,"simu_top soc cpu u_mul wallacefor[8] bi first5 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6780,"simu_top soc cpu u_mul wallacefor[8] bi first5 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11007,"simu_top soc cpu u_mul wallacefor[8] bi second1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11008,"simu_top soc cpu u_mul wallacefor[8] bi second1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11009,"simu_top soc cpu u_mul wallacefor[8] bi second1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11010,"simu_top soc cpu u_mul wallacefor[8] bi second1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11011,"simu_top soc cpu u_mul wallacefor[8] bi second1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6781,"simu_top soc cpu u_mul wallacefor[8] bi second2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11012,"simu_top soc cpu u_mul wallacefor[8] bi second2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11013,"simu_top soc cpu u_mul wallacefor[8] bi second2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11014,"simu_top soc cpu u_mul wallacefor[8] bi second2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11015,"simu_top soc cpu u_mul wallacefor[8] bi second2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6782,"simu_top soc cpu u_mul wallacefor[8] bi second3 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6783,"simu_top soc cpu u_mul wallacefor[8] bi second3 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6784,"simu_top soc cpu u_mul wallacefor[8] bi second3 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6785,"simu_top soc cpu u_mul wallacefor[8] bi second3 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6786,"simu_top soc cpu u_mul wallacefor[8] bi second3 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6787,"simu_top soc cpu u_mul wallacefor[8] bi second4 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6788,"simu_top soc cpu u_mul wallacefor[8] bi second4 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6789,"simu_top soc cpu u_mul wallacefor[8] bi second4 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6790,"simu_top soc cpu u_mul wallacefor[8] bi second4 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6791,"simu_top soc cpu u_mul wallacefor[8] bi second4 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11016,"simu_top soc cpu u_mul wallacefor[8] bi third1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11017,"simu_top soc cpu u_mul wallacefor[8] bi third1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11018,"simu_top soc cpu u_mul wallacefor[8] bi third1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11019,"simu_top soc cpu u_mul wallacefor[8] bi third1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11020,"simu_top soc cpu u_mul wallacefor[8] bi third1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11021,"simu_top soc cpu u_mul wallacefor[8] bi third2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11022,"simu_top soc cpu u_mul wallacefor[8] bi third2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11023,"simu_top soc cpu u_mul wallacefor[8] bi third2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11024,"simu_top soc cpu u_mul wallacefor[8] bi third2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11025,"simu_top soc cpu u_mul wallacefor[8] bi third2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11026,"simu_top soc cpu u_mul wallacefor[8] bi fourth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11027,"simu_top soc cpu u_mul wallacefor[8] bi fourth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11028,"simu_top soc cpu u_mul wallacefor[8] bi fourth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11029,"simu_top soc cpu u_mul wallacefor[8] bi fourth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11030,"simu_top soc cpu u_mul wallacefor[8] bi fourth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13238,"simu_top soc cpu u_mul wallacefor[8] bi fourth2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13239,"simu_top soc cpu u_mul wallacefor[8] bi fourth2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11031,"simu_top soc cpu u_mul wallacefor[8] bi fourth2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11032,"simu_top soc cpu u_mul wallacefor[8] bi fourth2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11033,"simu_top soc cpu u_mul wallacefor[8] bi fourth2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13240,"simu_top soc cpu u_mul wallacefor[8] bi fifth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13241,"simu_top soc cpu u_mul wallacefor[8] bi fifth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11034,"simu_top soc cpu u_mul wallacefor[8] bi fifth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11035,"simu_top soc cpu u_mul wallacefor[8] bi fifth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13237,"simu_top soc cpu u_mul wallacefor[8] bi fifth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13237,"simu_top soc cpu u_mul wallacefor[8] bi sixth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11036,"simu_top soc cpu u_mul wallacefor[8] bi sixth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11037,"simu_top soc cpu u_mul wallacefor[8] bi sixth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11004,"simu_top soc cpu u_mul wallacefor[8] bi sixth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11005,"simu_top soc cpu u_mul wallacefor[8] bi sixth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+6792,"simu_top soc cpu u_mul wallacefor[9] bi InData",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+11038,"simu_top soc cpu u_mul wallacefor[9] bi CIn",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declBus(c+11039,"simu_top soc cpu u_mul wallacefor[9] bi COut",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declBit(c+11040,"simu_top soc cpu u_mul wallacefor[9] bi C",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11041,"simu_top soc cpu u_mul wallacefor[9] bi S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+6793,"simu_top soc cpu u_mul wallacefor[9] bi FirSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBus(c+11042,"simu_top soc cpu u_mul wallacefor[9] bi SecSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13242,"simu_top soc cpu u_mul wallacefor[9] bi ThiSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13243,"simu_top soc cpu u_mul wallacefor[9] bi ForSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+13244,"simu_top soc cpu u_mul wallacefor[9] bi FifSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6794,"simu_top soc cpu u_mul wallacefor[9] bi first1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6795,"simu_top soc cpu u_mul wallacefor[9] bi first1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6796,"simu_top soc cpu u_mul wallacefor[9] bi first1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6797,"simu_top soc cpu u_mul wallacefor[9] bi first1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6798,"simu_top soc cpu u_mul wallacefor[9] bi first1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6799,"simu_top soc cpu u_mul wallacefor[9] bi first2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6800,"simu_top soc cpu u_mul wallacefor[9] bi first2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6801,"simu_top soc cpu u_mul wallacefor[9] bi first2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6802,"simu_top soc cpu u_mul wallacefor[9] bi first2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6803,"simu_top soc cpu u_mul wallacefor[9] bi first2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6804,"simu_top soc cpu u_mul wallacefor[9] bi first3 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6805,"simu_top soc cpu u_mul wallacefor[9] bi first3 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6806,"simu_top soc cpu u_mul wallacefor[9] bi first3 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6807,"simu_top soc cpu u_mul wallacefor[9] bi first3 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6808,"simu_top soc cpu u_mul wallacefor[9] bi first3 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6809,"simu_top soc cpu u_mul wallacefor[9] bi first4 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6810,"simu_top soc cpu u_mul wallacefor[9] bi first4 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6811,"simu_top soc cpu u_mul wallacefor[9] bi first4 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6812,"simu_top soc cpu u_mul wallacefor[9] bi first4 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6813,"simu_top soc cpu u_mul wallacefor[9] bi first4 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6814,"simu_top soc cpu u_mul wallacefor[9] bi first5 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6815,"simu_top soc cpu u_mul wallacefor[9] bi first5 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6816,"simu_top soc cpu u_mul wallacefor[9] bi first5 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6817,"simu_top soc cpu u_mul wallacefor[9] bi first5 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6818,"simu_top soc cpu u_mul wallacefor[9] bi first5 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11043,"simu_top soc cpu u_mul wallacefor[9] bi second1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11044,"simu_top soc cpu u_mul wallacefor[9] bi second1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11045,"simu_top soc cpu u_mul wallacefor[9] bi second1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11046,"simu_top soc cpu u_mul wallacefor[9] bi second1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11047,"simu_top soc cpu u_mul wallacefor[9] bi second1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6819,"simu_top soc cpu u_mul wallacefor[9] bi second2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11048,"simu_top soc cpu u_mul wallacefor[9] bi second2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11049,"simu_top soc cpu u_mul wallacefor[9] bi second2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11050,"simu_top soc cpu u_mul wallacefor[9] bi second2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11051,"simu_top soc cpu u_mul wallacefor[9] bi second2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6820,"simu_top soc cpu u_mul wallacefor[9] bi second3 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6821,"simu_top soc cpu u_mul wallacefor[9] bi second3 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6822,"simu_top soc cpu u_mul wallacefor[9] bi second3 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6823,"simu_top soc cpu u_mul wallacefor[9] bi second3 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6824,"simu_top soc cpu u_mul wallacefor[9] bi second3 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6825,"simu_top soc cpu u_mul wallacefor[9] bi second4 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6826,"simu_top soc cpu u_mul wallacefor[9] bi second4 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6827,"simu_top soc cpu u_mul wallacefor[9] bi second4 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6828,"simu_top soc cpu u_mul wallacefor[9] bi second4 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6829,"simu_top soc cpu u_mul wallacefor[9] bi second4 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11052,"simu_top soc cpu u_mul wallacefor[9] bi third1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11053,"simu_top soc cpu u_mul wallacefor[9] bi third1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11054,"simu_top soc cpu u_mul wallacefor[9] bi third1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11055,"simu_top soc cpu u_mul wallacefor[9] bi third1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11056,"simu_top soc cpu u_mul wallacefor[9] bi third1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11057,"simu_top soc cpu u_mul wallacefor[9] bi third2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11058,"simu_top soc cpu u_mul wallacefor[9] bi third2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11059,"simu_top soc cpu u_mul wallacefor[9] bi third2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11060,"simu_top soc cpu u_mul wallacefor[9] bi third2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11061,"simu_top soc cpu u_mul wallacefor[9] bi third2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11062,"simu_top soc cpu u_mul wallacefor[9] bi fourth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11063,"simu_top soc cpu u_mul wallacefor[9] bi fourth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11064,"simu_top soc cpu u_mul wallacefor[9] bi fourth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11065,"simu_top soc cpu u_mul wallacefor[9] bi fourth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11066,"simu_top soc cpu u_mul wallacefor[9] bi fourth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13245,"simu_top soc cpu u_mul wallacefor[9] bi fourth2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13246,"simu_top soc cpu u_mul wallacefor[9] bi fourth2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11067,"simu_top soc cpu u_mul wallacefor[9] bi fourth2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11068,"simu_top soc cpu u_mul wallacefor[9] bi fourth2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11069,"simu_top soc cpu u_mul wallacefor[9] bi fourth2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13247,"simu_top soc cpu u_mul wallacefor[9] bi fifth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13248,"simu_top soc cpu u_mul wallacefor[9] bi fifth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11070,"simu_top soc cpu u_mul wallacefor[9] bi fifth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11071,"simu_top soc cpu u_mul wallacefor[9] bi fifth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13244,"simu_top soc cpu u_mul wallacefor[9] bi fifth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13244,"simu_top soc cpu u_mul wallacefor[9] bi sixth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11072,"simu_top soc cpu u_mul wallacefor[9] bi sixth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11073,"simu_top soc cpu u_mul wallacefor[9] bi sixth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11040,"simu_top soc cpu u_mul wallacefor[9] bi sixth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11041,"simu_top soc cpu u_mul wallacefor[9] bi sixth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+6830,"simu_top soc cpu u_mul wallacefor[10] bi InData",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+11074,"simu_top soc cpu u_mul wallacefor[10] bi CIn",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declBus(c+11075,"simu_top soc cpu u_mul wallacefor[10] bi COut",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declBit(c+11076,"simu_top soc cpu u_mul wallacefor[10] bi C",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11077,"simu_top soc cpu u_mul wallacefor[10] bi S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+6831,"simu_top soc cpu u_mul wallacefor[10] bi FirSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBus(c+11078,"simu_top soc cpu u_mul wallacefor[10] bi SecSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13249,"simu_top soc cpu u_mul wallacefor[10] bi ThiSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13250,"simu_top soc cpu u_mul wallacefor[10] bi ForSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+13251,"simu_top soc cpu u_mul wallacefor[10] bi FifSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6832,"simu_top soc cpu u_mul wallacefor[10] bi first1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6833,"simu_top soc cpu u_mul wallacefor[10] bi first1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6834,"simu_top soc cpu u_mul wallacefor[10] bi first1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6835,"simu_top soc cpu u_mul wallacefor[10] bi first1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6836,"simu_top soc cpu u_mul wallacefor[10] bi first1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6837,"simu_top soc cpu u_mul wallacefor[10] bi first2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6838,"simu_top soc cpu u_mul wallacefor[10] bi first2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6839,"simu_top soc cpu u_mul wallacefor[10] bi first2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6840,"simu_top soc cpu u_mul wallacefor[10] bi first2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6841,"simu_top soc cpu u_mul wallacefor[10] bi first2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6842,"simu_top soc cpu u_mul wallacefor[10] bi first3 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6843,"simu_top soc cpu u_mul wallacefor[10] bi first3 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6844,"simu_top soc cpu u_mul wallacefor[10] bi first3 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6845,"simu_top soc cpu u_mul wallacefor[10] bi first3 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6846,"simu_top soc cpu u_mul wallacefor[10] bi first3 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6847,"simu_top soc cpu u_mul wallacefor[10] bi first4 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6848,"simu_top soc cpu u_mul wallacefor[10] bi first4 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6849,"simu_top soc cpu u_mul wallacefor[10] bi first4 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6850,"simu_top soc cpu u_mul wallacefor[10] bi first4 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6851,"simu_top soc cpu u_mul wallacefor[10] bi first4 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6852,"simu_top soc cpu u_mul wallacefor[10] bi first5 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6853,"simu_top soc cpu u_mul wallacefor[10] bi first5 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6854,"simu_top soc cpu u_mul wallacefor[10] bi first5 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6855,"simu_top soc cpu u_mul wallacefor[10] bi first5 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6856,"simu_top soc cpu u_mul wallacefor[10] bi first5 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11079,"simu_top soc cpu u_mul wallacefor[10] bi second1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11080,"simu_top soc cpu u_mul wallacefor[10] bi second1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11081,"simu_top soc cpu u_mul wallacefor[10] bi second1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11082,"simu_top soc cpu u_mul wallacefor[10] bi second1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11083,"simu_top soc cpu u_mul wallacefor[10] bi second1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6857,"simu_top soc cpu u_mul wallacefor[10] bi second2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11084,"simu_top soc cpu u_mul wallacefor[10] bi second2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11085,"simu_top soc cpu u_mul wallacefor[10] bi second2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11086,"simu_top soc cpu u_mul wallacefor[10] bi second2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11087,"simu_top soc cpu u_mul wallacefor[10] bi second2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6858,"simu_top soc cpu u_mul wallacefor[10] bi second3 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6859,"simu_top soc cpu u_mul wallacefor[10] bi second3 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6860,"simu_top soc cpu u_mul wallacefor[10] bi second3 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6861,"simu_top soc cpu u_mul wallacefor[10] bi second3 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6862,"simu_top soc cpu u_mul wallacefor[10] bi second3 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6863,"simu_top soc cpu u_mul wallacefor[10] bi second4 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6864,"simu_top soc cpu u_mul wallacefor[10] bi second4 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6865,"simu_top soc cpu u_mul wallacefor[10] bi second4 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6866,"simu_top soc cpu u_mul wallacefor[10] bi second4 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6867,"simu_top soc cpu u_mul wallacefor[10] bi second4 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11088,"simu_top soc cpu u_mul wallacefor[10] bi third1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11089,"simu_top soc cpu u_mul wallacefor[10] bi third1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11090,"simu_top soc cpu u_mul wallacefor[10] bi third1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11091,"simu_top soc cpu u_mul wallacefor[10] bi third1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11092,"simu_top soc cpu u_mul wallacefor[10] bi third1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11093,"simu_top soc cpu u_mul wallacefor[10] bi third2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11094,"simu_top soc cpu u_mul wallacefor[10] bi third2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11095,"simu_top soc cpu u_mul wallacefor[10] bi third2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11096,"simu_top soc cpu u_mul wallacefor[10] bi third2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11097,"simu_top soc cpu u_mul wallacefor[10] bi third2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11098,"simu_top soc cpu u_mul wallacefor[10] bi fourth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11099,"simu_top soc cpu u_mul wallacefor[10] bi fourth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11100,"simu_top soc cpu u_mul wallacefor[10] bi fourth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11101,"simu_top soc cpu u_mul wallacefor[10] bi fourth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11102,"simu_top soc cpu u_mul wallacefor[10] bi fourth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13252,"simu_top soc cpu u_mul wallacefor[10] bi fourth2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13253,"simu_top soc cpu u_mul wallacefor[10] bi fourth2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11103,"simu_top soc cpu u_mul wallacefor[10] bi fourth2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11104,"simu_top soc cpu u_mul wallacefor[10] bi fourth2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11105,"simu_top soc cpu u_mul wallacefor[10] bi fourth2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13254,"simu_top soc cpu u_mul wallacefor[10] bi fifth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13255,"simu_top soc cpu u_mul wallacefor[10] bi fifth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11106,"simu_top soc cpu u_mul wallacefor[10] bi fifth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11107,"simu_top soc cpu u_mul wallacefor[10] bi fifth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13251,"simu_top soc cpu u_mul wallacefor[10] bi fifth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13251,"simu_top soc cpu u_mul wallacefor[10] bi sixth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11108,"simu_top soc cpu u_mul wallacefor[10] bi sixth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11109,"simu_top soc cpu u_mul wallacefor[10] bi sixth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11076,"simu_top soc cpu u_mul wallacefor[10] bi sixth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11077,"simu_top soc cpu u_mul wallacefor[10] bi sixth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+6868,"simu_top soc cpu u_mul wallacefor[11] bi InData",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+11110,"simu_top soc cpu u_mul wallacefor[11] bi CIn",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declBus(c+11111,"simu_top soc cpu u_mul wallacefor[11] bi COut",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declBit(c+11112,"simu_top soc cpu u_mul wallacefor[11] bi C",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11113,"simu_top soc cpu u_mul wallacefor[11] bi S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+6869,"simu_top soc cpu u_mul wallacefor[11] bi FirSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBus(c+11114,"simu_top soc cpu u_mul wallacefor[11] bi SecSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13256,"simu_top soc cpu u_mul wallacefor[11] bi ThiSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13257,"simu_top soc cpu u_mul wallacefor[11] bi ForSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+13258,"simu_top soc cpu u_mul wallacefor[11] bi FifSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6870,"simu_top soc cpu u_mul wallacefor[11] bi first1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6871,"simu_top soc cpu u_mul wallacefor[11] bi first1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6872,"simu_top soc cpu u_mul wallacefor[11] bi first1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6873,"simu_top soc cpu u_mul wallacefor[11] bi first1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6874,"simu_top soc cpu u_mul wallacefor[11] bi first1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6875,"simu_top soc cpu u_mul wallacefor[11] bi first2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6876,"simu_top soc cpu u_mul wallacefor[11] bi first2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6877,"simu_top soc cpu u_mul wallacefor[11] bi first2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6878,"simu_top soc cpu u_mul wallacefor[11] bi first2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6879,"simu_top soc cpu u_mul wallacefor[11] bi first2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6880,"simu_top soc cpu u_mul wallacefor[11] bi first3 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6881,"simu_top soc cpu u_mul wallacefor[11] bi first3 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6882,"simu_top soc cpu u_mul wallacefor[11] bi first3 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6883,"simu_top soc cpu u_mul wallacefor[11] bi first3 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6884,"simu_top soc cpu u_mul wallacefor[11] bi first3 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6885,"simu_top soc cpu u_mul wallacefor[11] bi first4 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6886,"simu_top soc cpu u_mul wallacefor[11] bi first4 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6887,"simu_top soc cpu u_mul wallacefor[11] bi first4 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6888,"simu_top soc cpu u_mul wallacefor[11] bi first4 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6889,"simu_top soc cpu u_mul wallacefor[11] bi first4 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6890,"simu_top soc cpu u_mul wallacefor[11] bi first5 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6891,"simu_top soc cpu u_mul wallacefor[11] bi first5 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6892,"simu_top soc cpu u_mul wallacefor[11] bi first5 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6893,"simu_top soc cpu u_mul wallacefor[11] bi first5 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6894,"simu_top soc cpu u_mul wallacefor[11] bi first5 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11115,"simu_top soc cpu u_mul wallacefor[11] bi second1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11116,"simu_top soc cpu u_mul wallacefor[11] bi second1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11117,"simu_top soc cpu u_mul wallacefor[11] bi second1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11118,"simu_top soc cpu u_mul wallacefor[11] bi second1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11119,"simu_top soc cpu u_mul wallacefor[11] bi second1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6895,"simu_top soc cpu u_mul wallacefor[11] bi second2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11120,"simu_top soc cpu u_mul wallacefor[11] bi second2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11121,"simu_top soc cpu u_mul wallacefor[11] bi second2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11122,"simu_top soc cpu u_mul wallacefor[11] bi second2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11123,"simu_top soc cpu u_mul wallacefor[11] bi second2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6896,"simu_top soc cpu u_mul wallacefor[11] bi second3 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6897,"simu_top soc cpu u_mul wallacefor[11] bi second3 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6898,"simu_top soc cpu u_mul wallacefor[11] bi second3 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6899,"simu_top soc cpu u_mul wallacefor[11] bi second3 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6900,"simu_top soc cpu u_mul wallacefor[11] bi second3 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6901,"simu_top soc cpu u_mul wallacefor[11] bi second4 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6902,"simu_top soc cpu u_mul wallacefor[11] bi second4 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6903,"simu_top soc cpu u_mul wallacefor[11] bi second4 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6904,"simu_top soc cpu u_mul wallacefor[11] bi second4 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6905,"simu_top soc cpu u_mul wallacefor[11] bi second4 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11124,"simu_top soc cpu u_mul wallacefor[11] bi third1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11125,"simu_top soc cpu u_mul wallacefor[11] bi third1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11126,"simu_top soc cpu u_mul wallacefor[11] bi third1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11127,"simu_top soc cpu u_mul wallacefor[11] bi third1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11128,"simu_top soc cpu u_mul wallacefor[11] bi third1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11129,"simu_top soc cpu u_mul wallacefor[11] bi third2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11130,"simu_top soc cpu u_mul wallacefor[11] bi third2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11131,"simu_top soc cpu u_mul wallacefor[11] bi third2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11132,"simu_top soc cpu u_mul wallacefor[11] bi third2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11133,"simu_top soc cpu u_mul wallacefor[11] bi third2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11134,"simu_top soc cpu u_mul wallacefor[11] bi fourth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11135,"simu_top soc cpu u_mul wallacefor[11] bi fourth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11136,"simu_top soc cpu u_mul wallacefor[11] bi fourth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11137,"simu_top soc cpu u_mul wallacefor[11] bi fourth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11138,"simu_top soc cpu u_mul wallacefor[11] bi fourth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13259,"simu_top soc cpu u_mul wallacefor[11] bi fourth2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13260,"simu_top soc cpu u_mul wallacefor[11] bi fourth2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11139,"simu_top soc cpu u_mul wallacefor[11] bi fourth2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11140,"simu_top soc cpu u_mul wallacefor[11] bi fourth2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11141,"simu_top soc cpu u_mul wallacefor[11] bi fourth2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13261,"simu_top soc cpu u_mul wallacefor[11] bi fifth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13262,"simu_top soc cpu u_mul wallacefor[11] bi fifth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11142,"simu_top soc cpu u_mul wallacefor[11] bi fifth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11143,"simu_top soc cpu u_mul wallacefor[11] bi fifth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13258,"simu_top soc cpu u_mul wallacefor[11] bi fifth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13258,"simu_top soc cpu u_mul wallacefor[11] bi sixth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11144,"simu_top soc cpu u_mul wallacefor[11] bi sixth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11145,"simu_top soc cpu u_mul wallacefor[11] bi sixth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11112,"simu_top soc cpu u_mul wallacefor[11] bi sixth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11113,"simu_top soc cpu u_mul wallacefor[11] bi sixth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+6906,"simu_top soc cpu u_mul wallacefor[12] bi InData",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+11146,"simu_top soc cpu u_mul wallacefor[12] bi CIn",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declBus(c+11147,"simu_top soc cpu u_mul wallacefor[12] bi COut",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declBit(c+11148,"simu_top soc cpu u_mul wallacefor[12] bi C",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11149,"simu_top soc cpu u_mul wallacefor[12] bi S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+6907,"simu_top soc cpu u_mul wallacefor[12] bi FirSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBus(c+11150,"simu_top soc cpu u_mul wallacefor[12] bi SecSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13263,"simu_top soc cpu u_mul wallacefor[12] bi ThiSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13264,"simu_top soc cpu u_mul wallacefor[12] bi ForSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+13265,"simu_top soc cpu u_mul wallacefor[12] bi FifSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6908,"simu_top soc cpu u_mul wallacefor[12] bi first1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6909,"simu_top soc cpu u_mul wallacefor[12] bi first1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6910,"simu_top soc cpu u_mul wallacefor[12] bi first1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6911,"simu_top soc cpu u_mul wallacefor[12] bi first1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6912,"simu_top soc cpu u_mul wallacefor[12] bi first1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6913,"simu_top soc cpu u_mul wallacefor[12] bi first2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6914,"simu_top soc cpu u_mul wallacefor[12] bi first2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6915,"simu_top soc cpu u_mul wallacefor[12] bi first2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6916,"simu_top soc cpu u_mul wallacefor[12] bi first2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6917,"simu_top soc cpu u_mul wallacefor[12] bi first2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6918,"simu_top soc cpu u_mul wallacefor[12] bi first3 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6919,"simu_top soc cpu u_mul wallacefor[12] bi first3 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6920,"simu_top soc cpu u_mul wallacefor[12] bi first3 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6921,"simu_top soc cpu u_mul wallacefor[12] bi first3 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6922,"simu_top soc cpu u_mul wallacefor[12] bi first3 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6923,"simu_top soc cpu u_mul wallacefor[12] bi first4 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6924,"simu_top soc cpu u_mul wallacefor[12] bi first4 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6925,"simu_top soc cpu u_mul wallacefor[12] bi first4 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6926,"simu_top soc cpu u_mul wallacefor[12] bi first4 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6927,"simu_top soc cpu u_mul wallacefor[12] bi first4 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6928,"simu_top soc cpu u_mul wallacefor[12] bi first5 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6929,"simu_top soc cpu u_mul wallacefor[12] bi first5 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6930,"simu_top soc cpu u_mul wallacefor[12] bi first5 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6931,"simu_top soc cpu u_mul wallacefor[12] bi first5 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6932,"simu_top soc cpu u_mul wallacefor[12] bi first5 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11151,"simu_top soc cpu u_mul wallacefor[12] bi second1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11152,"simu_top soc cpu u_mul wallacefor[12] bi second1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11153,"simu_top soc cpu u_mul wallacefor[12] bi second1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11154,"simu_top soc cpu u_mul wallacefor[12] bi second1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11155,"simu_top soc cpu u_mul wallacefor[12] bi second1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6933,"simu_top soc cpu u_mul wallacefor[12] bi second2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11156,"simu_top soc cpu u_mul wallacefor[12] bi second2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11157,"simu_top soc cpu u_mul wallacefor[12] bi second2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11158,"simu_top soc cpu u_mul wallacefor[12] bi second2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11159,"simu_top soc cpu u_mul wallacefor[12] bi second2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6934,"simu_top soc cpu u_mul wallacefor[12] bi second3 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6935,"simu_top soc cpu u_mul wallacefor[12] bi second3 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6936,"simu_top soc cpu u_mul wallacefor[12] bi second3 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6937,"simu_top soc cpu u_mul wallacefor[12] bi second3 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6938,"simu_top soc cpu u_mul wallacefor[12] bi second3 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6939,"simu_top soc cpu u_mul wallacefor[12] bi second4 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6940,"simu_top soc cpu u_mul wallacefor[12] bi second4 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6941,"simu_top soc cpu u_mul wallacefor[12] bi second4 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6942,"simu_top soc cpu u_mul wallacefor[12] bi second4 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6943,"simu_top soc cpu u_mul wallacefor[12] bi second4 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11160,"simu_top soc cpu u_mul wallacefor[12] bi third1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11161,"simu_top soc cpu u_mul wallacefor[12] bi third1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11162,"simu_top soc cpu u_mul wallacefor[12] bi third1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11163,"simu_top soc cpu u_mul wallacefor[12] bi third1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11164,"simu_top soc cpu u_mul wallacefor[12] bi third1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11165,"simu_top soc cpu u_mul wallacefor[12] bi third2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11166,"simu_top soc cpu u_mul wallacefor[12] bi third2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11167,"simu_top soc cpu u_mul wallacefor[12] bi third2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11168,"simu_top soc cpu u_mul wallacefor[12] bi third2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11169,"simu_top soc cpu u_mul wallacefor[12] bi third2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11170,"simu_top soc cpu u_mul wallacefor[12] bi fourth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11171,"simu_top soc cpu u_mul wallacefor[12] bi fourth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11172,"simu_top soc cpu u_mul wallacefor[12] bi fourth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11173,"simu_top soc cpu u_mul wallacefor[12] bi fourth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11174,"simu_top soc cpu u_mul wallacefor[12] bi fourth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13266,"simu_top soc cpu u_mul wallacefor[12] bi fourth2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13267,"simu_top soc cpu u_mul wallacefor[12] bi fourth2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11175,"simu_top soc cpu u_mul wallacefor[12] bi fourth2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11176,"simu_top soc cpu u_mul wallacefor[12] bi fourth2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11177,"simu_top soc cpu u_mul wallacefor[12] bi fourth2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13268,"simu_top soc cpu u_mul wallacefor[12] bi fifth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13269,"simu_top soc cpu u_mul wallacefor[12] bi fifth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11178,"simu_top soc cpu u_mul wallacefor[12] bi fifth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11179,"simu_top soc cpu u_mul wallacefor[12] bi fifth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13265,"simu_top soc cpu u_mul wallacefor[12] bi fifth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13265,"simu_top soc cpu u_mul wallacefor[12] bi sixth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11180,"simu_top soc cpu u_mul wallacefor[12] bi sixth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11181,"simu_top soc cpu u_mul wallacefor[12] bi sixth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11148,"simu_top soc cpu u_mul wallacefor[12] bi sixth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11149,"simu_top soc cpu u_mul wallacefor[12] bi sixth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+6944,"simu_top soc cpu u_mul wallacefor[13] bi InData",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+11182,"simu_top soc cpu u_mul wallacefor[13] bi CIn",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declBus(c+11183,"simu_top soc cpu u_mul wallacefor[13] bi COut",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declBit(c+11184,"simu_top soc cpu u_mul wallacefor[13] bi C",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11185,"simu_top soc cpu u_mul wallacefor[13] bi S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+6945,"simu_top soc cpu u_mul wallacefor[13] bi FirSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBus(c+11186,"simu_top soc cpu u_mul wallacefor[13] bi SecSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13270,"simu_top soc cpu u_mul wallacefor[13] bi ThiSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13271,"simu_top soc cpu u_mul wallacefor[13] bi ForSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+13272,"simu_top soc cpu u_mul wallacefor[13] bi FifSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6946,"simu_top soc cpu u_mul wallacefor[13] bi first1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6947,"simu_top soc cpu u_mul wallacefor[13] bi first1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6948,"simu_top soc cpu u_mul wallacefor[13] bi first1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6949,"simu_top soc cpu u_mul wallacefor[13] bi first1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6950,"simu_top soc cpu u_mul wallacefor[13] bi first1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6951,"simu_top soc cpu u_mul wallacefor[13] bi first2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6952,"simu_top soc cpu u_mul wallacefor[13] bi first2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6953,"simu_top soc cpu u_mul wallacefor[13] bi first2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6954,"simu_top soc cpu u_mul wallacefor[13] bi first2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6955,"simu_top soc cpu u_mul wallacefor[13] bi first2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6956,"simu_top soc cpu u_mul wallacefor[13] bi first3 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6957,"simu_top soc cpu u_mul wallacefor[13] bi first3 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6958,"simu_top soc cpu u_mul wallacefor[13] bi first3 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6959,"simu_top soc cpu u_mul wallacefor[13] bi first3 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6960,"simu_top soc cpu u_mul wallacefor[13] bi first3 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6961,"simu_top soc cpu u_mul wallacefor[13] bi first4 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6962,"simu_top soc cpu u_mul wallacefor[13] bi first4 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6963,"simu_top soc cpu u_mul wallacefor[13] bi first4 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6964,"simu_top soc cpu u_mul wallacefor[13] bi first4 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6965,"simu_top soc cpu u_mul wallacefor[13] bi first4 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6966,"simu_top soc cpu u_mul wallacefor[13] bi first5 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6967,"simu_top soc cpu u_mul wallacefor[13] bi first5 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6968,"simu_top soc cpu u_mul wallacefor[13] bi first5 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6969,"simu_top soc cpu u_mul wallacefor[13] bi first5 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6970,"simu_top soc cpu u_mul wallacefor[13] bi first5 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11187,"simu_top soc cpu u_mul wallacefor[13] bi second1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11188,"simu_top soc cpu u_mul wallacefor[13] bi second1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11189,"simu_top soc cpu u_mul wallacefor[13] bi second1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11190,"simu_top soc cpu u_mul wallacefor[13] bi second1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11191,"simu_top soc cpu u_mul wallacefor[13] bi second1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6971,"simu_top soc cpu u_mul wallacefor[13] bi second2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11192,"simu_top soc cpu u_mul wallacefor[13] bi second2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11193,"simu_top soc cpu u_mul wallacefor[13] bi second2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11194,"simu_top soc cpu u_mul wallacefor[13] bi second2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11195,"simu_top soc cpu u_mul wallacefor[13] bi second2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6972,"simu_top soc cpu u_mul wallacefor[13] bi second3 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6973,"simu_top soc cpu u_mul wallacefor[13] bi second3 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6974,"simu_top soc cpu u_mul wallacefor[13] bi second3 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6975,"simu_top soc cpu u_mul wallacefor[13] bi second3 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6976,"simu_top soc cpu u_mul wallacefor[13] bi second3 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6977,"simu_top soc cpu u_mul wallacefor[13] bi second4 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6978,"simu_top soc cpu u_mul wallacefor[13] bi second4 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6979,"simu_top soc cpu u_mul wallacefor[13] bi second4 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6980,"simu_top soc cpu u_mul wallacefor[13] bi second4 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6981,"simu_top soc cpu u_mul wallacefor[13] bi second4 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11196,"simu_top soc cpu u_mul wallacefor[13] bi third1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11197,"simu_top soc cpu u_mul wallacefor[13] bi third1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11198,"simu_top soc cpu u_mul wallacefor[13] bi third1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11199,"simu_top soc cpu u_mul wallacefor[13] bi third1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11200,"simu_top soc cpu u_mul wallacefor[13] bi third1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11201,"simu_top soc cpu u_mul wallacefor[13] bi third2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11202,"simu_top soc cpu u_mul wallacefor[13] bi third2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11203,"simu_top soc cpu u_mul wallacefor[13] bi third2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11204,"simu_top soc cpu u_mul wallacefor[13] bi third2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11205,"simu_top soc cpu u_mul wallacefor[13] bi third2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11206,"simu_top soc cpu u_mul wallacefor[13] bi fourth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11207,"simu_top soc cpu u_mul wallacefor[13] bi fourth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11208,"simu_top soc cpu u_mul wallacefor[13] bi fourth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11209,"simu_top soc cpu u_mul wallacefor[13] bi fourth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11210,"simu_top soc cpu u_mul wallacefor[13] bi fourth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13273,"simu_top soc cpu u_mul wallacefor[13] bi fourth2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13274,"simu_top soc cpu u_mul wallacefor[13] bi fourth2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11211,"simu_top soc cpu u_mul wallacefor[13] bi fourth2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11212,"simu_top soc cpu u_mul wallacefor[13] bi fourth2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11213,"simu_top soc cpu u_mul wallacefor[13] bi fourth2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13275,"simu_top soc cpu u_mul wallacefor[13] bi fifth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13276,"simu_top soc cpu u_mul wallacefor[13] bi fifth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11214,"simu_top soc cpu u_mul wallacefor[13] bi fifth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11215,"simu_top soc cpu u_mul wallacefor[13] bi fifth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13272,"simu_top soc cpu u_mul wallacefor[13] bi fifth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13272,"simu_top soc cpu u_mul wallacefor[13] bi sixth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11216,"simu_top soc cpu u_mul wallacefor[13] bi sixth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11217,"simu_top soc cpu u_mul wallacefor[13] bi sixth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11184,"simu_top soc cpu u_mul wallacefor[13] bi sixth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11185,"simu_top soc cpu u_mul wallacefor[13] bi sixth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+6982,"simu_top soc cpu u_mul wallacefor[14] bi InData",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+11218,"simu_top soc cpu u_mul wallacefor[14] bi CIn",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declBus(c+11219,"simu_top soc cpu u_mul wallacefor[14] bi COut",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declBit(c+11220,"simu_top soc cpu u_mul wallacefor[14] bi C",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11221,"simu_top soc cpu u_mul wallacefor[14] bi S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+6983,"simu_top soc cpu u_mul wallacefor[14] bi FirSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBus(c+11222,"simu_top soc cpu u_mul wallacefor[14] bi SecSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13277,"simu_top soc cpu u_mul wallacefor[14] bi ThiSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13278,"simu_top soc cpu u_mul wallacefor[14] bi ForSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+13279,"simu_top soc cpu u_mul wallacefor[14] bi FifSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6984,"simu_top soc cpu u_mul wallacefor[14] bi first1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6985,"simu_top soc cpu u_mul wallacefor[14] bi first1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6986,"simu_top soc cpu u_mul wallacefor[14] bi first1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6987,"simu_top soc cpu u_mul wallacefor[14] bi first1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6988,"simu_top soc cpu u_mul wallacefor[14] bi first1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6989,"simu_top soc cpu u_mul wallacefor[14] bi first2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6990,"simu_top soc cpu u_mul wallacefor[14] bi first2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6991,"simu_top soc cpu u_mul wallacefor[14] bi first2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6992,"simu_top soc cpu u_mul wallacefor[14] bi first2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6993,"simu_top soc cpu u_mul wallacefor[14] bi first2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6994,"simu_top soc cpu u_mul wallacefor[14] bi first3 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6995,"simu_top soc cpu u_mul wallacefor[14] bi first3 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6996,"simu_top soc cpu u_mul wallacefor[14] bi first3 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6997,"simu_top soc cpu u_mul wallacefor[14] bi first3 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6998,"simu_top soc cpu u_mul wallacefor[14] bi first3 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6999,"simu_top soc cpu u_mul wallacefor[14] bi first4 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7000,"simu_top soc cpu u_mul wallacefor[14] bi first4 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7001,"simu_top soc cpu u_mul wallacefor[14] bi first4 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7002,"simu_top soc cpu u_mul wallacefor[14] bi first4 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7003,"simu_top soc cpu u_mul wallacefor[14] bi first4 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7004,"simu_top soc cpu u_mul wallacefor[14] bi first5 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7005,"simu_top soc cpu u_mul wallacefor[14] bi first5 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7006,"simu_top soc cpu u_mul wallacefor[14] bi first5 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7007,"simu_top soc cpu u_mul wallacefor[14] bi first5 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7008,"simu_top soc cpu u_mul wallacefor[14] bi first5 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11223,"simu_top soc cpu u_mul wallacefor[14] bi second1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11224,"simu_top soc cpu u_mul wallacefor[14] bi second1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11225,"simu_top soc cpu u_mul wallacefor[14] bi second1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11226,"simu_top soc cpu u_mul wallacefor[14] bi second1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11227,"simu_top soc cpu u_mul wallacefor[14] bi second1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7009,"simu_top soc cpu u_mul wallacefor[14] bi second2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11228,"simu_top soc cpu u_mul wallacefor[14] bi second2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11229,"simu_top soc cpu u_mul wallacefor[14] bi second2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11230,"simu_top soc cpu u_mul wallacefor[14] bi second2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11231,"simu_top soc cpu u_mul wallacefor[14] bi second2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7010,"simu_top soc cpu u_mul wallacefor[14] bi second3 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7011,"simu_top soc cpu u_mul wallacefor[14] bi second3 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7012,"simu_top soc cpu u_mul wallacefor[14] bi second3 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7013,"simu_top soc cpu u_mul wallacefor[14] bi second3 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7014,"simu_top soc cpu u_mul wallacefor[14] bi second3 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7015,"simu_top soc cpu u_mul wallacefor[14] bi second4 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7016,"simu_top soc cpu u_mul wallacefor[14] bi second4 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7017,"simu_top soc cpu u_mul wallacefor[14] bi second4 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7018,"simu_top soc cpu u_mul wallacefor[14] bi second4 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7019,"simu_top soc cpu u_mul wallacefor[14] bi second4 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11232,"simu_top soc cpu u_mul wallacefor[14] bi third1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11233,"simu_top soc cpu u_mul wallacefor[14] bi third1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11234,"simu_top soc cpu u_mul wallacefor[14] bi third1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11235,"simu_top soc cpu u_mul wallacefor[14] bi third1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11236,"simu_top soc cpu u_mul wallacefor[14] bi third1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11237,"simu_top soc cpu u_mul wallacefor[14] bi third2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11238,"simu_top soc cpu u_mul wallacefor[14] bi third2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11239,"simu_top soc cpu u_mul wallacefor[14] bi third2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11240,"simu_top soc cpu u_mul wallacefor[14] bi third2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11241,"simu_top soc cpu u_mul wallacefor[14] bi third2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11242,"simu_top soc cpu u_mul wallacefor[14] bi fourth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11243,"simu_top soc cpu u_mul wallacefor[14] bi fourth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11244,"simu_top soc cpu u_mul wallacefor[14] bi fourth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11245,"simu_top soc cpu u_mul wallacefor[14] bi fourth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11246,"simu_top soc cpu u_mul wallacefor[14] bi fourth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13280,"simu_top soc cpu u_mul wallacefor[14] bi fourth2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13281,"simu_top soc cpu u_mul wallacefor[14] bi fourth2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11247,"simu_top soc cpu u_mul wallacefor[14] bi fourth2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11248,"simu_top soc cpu u_mul wallacefor[14] bi fourth2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11249,"simu_top soc cpu u_mul wallacefor[14] bi fourth2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13282,"simu_top soc cpu u_mul wallacefor[14] bi fifth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13283,"simu_top soc cpu u_mul wallacefor[14] bi fifth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11250,"simu_top soc cpu u_mul wallacefor[14] bi fifth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11251,"simu_top soc cpu u_mul wallacefor[14] bi fifth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13279,"simu_top soc cpu u_mul wallacefor[14] bi fifth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13279,"simu_top soc cpu u_mul wallacefor[14] bi sixth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11252,"simu_top soc cpu u_mul wallacefor[14] bi sixth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11253,"simu_top soc cpu u_mul wallacefor[14] bi sixth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11220,"simu_top soc cpu u_mul wallacefor[14] bi sixth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11221,"simu_top soc cpu u_mul wallacefor[14] bi sixth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+7020,"simu_top soc cpu u_mul wallacefor[15] bi InData",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+11254,"simu_top soc cpu u_mul wallacefor[15] bi CIn",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declBus(c+11255,"simu_top soc cpu u_mul wallacefor[15] bi COut",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declBit(c+11256,"simu_top soc cpu u_mul wallacefor[15] bi C",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11257,"simu_top soc cpu u_mul wallacefor[15] bi S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+7021,"simu_top soc cpu u_mul wallacefor[15] bi FirSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBus(c+11258,"simu_top soc cpu u_mul wallacefor[15] bi SecSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13284,"simu_top soc cpu u_mul wallacefor[15] bi ThiSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13285,"simu_top soc cpu u_mul wallacefor[15] bi ForSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+13286,"simu_top soc cpu u_mul wallacefor[15] bi FifSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7022,"simu_top soc cpu u_mul wallacefor[15] bi first1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7023,"simu_top soc cpu u_mul wallacefor[15] bi first1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7024,"simu_top soc cpu u_mul wallacefor[15] bi first1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7025,"simu_top soc cpu u_mul wallacefor[15] bi first1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7026,"simu_top soc cpu u_mul wallacefor[15] bi first1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7027,"simu_top soc cpu u_mul wallacefor[15] bi first2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7028,"simu_top soc cpu u_mul wallacefor[15] bi first2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7029,"simu_top soc cpu u_mul wallacefor[15] bi first2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7030,"simu_top soc cpu u_mul wallacefor[15] bi first2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7031,"simu_top soc cpu u_mul wallacefor[15] bi first2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7032,"simu_top soc cpu u_mul wallacefor[15] bi first3 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7033,"simu_top soc cpu u_mul wallacefor[15] bi first3 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7034,"simu_top soc cpu u_mul wallacefor[15] bi first3 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7035,"simu_top soc cpu u_mul wallacefor[15] bi first3 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7036,"simu_top soc cpu u_mul wallacefor[15] bi first3 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7037,"simu_top soc cpu u_mul wallacefor[15] bi first4 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7038,"simu_top soc cpu u_mul wallacefor[15] bi first4 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7039,"simu_top soc cpu u_mul wallacefor[15] bi first4 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7040,"simu_top soc cpu u_mul wallacefor[15] bi first4 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7041,"simu_top soc cpu u_mul wallacefor[15] bi first4 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7042,"simu_top soc cpu u_mul wallacefor[15] bi first5 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7043,"simu_top soc cpu u_mul wallacefor[15] bi first5 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7044,"simu_top soc cpu u_mul wallacefor[15] bi first5 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7045,"simu_top soc cpu u_mul wallacefor[15] bi first5 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7046,"simu_top soc cpu u_mul wallacefor[15] bi first5 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11259,"simu_top soc cpu u_mul wallacefor[15] bi second1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11260,"simu_top soc cpu u_mul wallacefor[15] bi second1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11261,"simu_top soc cpu u_mul wallacefor[15] bi second1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11262,"simu_top soc cpu u_mul wallacefor[15] bi second1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11263,"simu_top soc cpu u_mul wallacefor[15] bi second1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7047,"simu_top soc cpu u_mul wallacefor[15] bi second2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11264,"simu_top soc cpu u_mul wallacefor[15] bi second2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11265,"simu_top soc cpu u_mul wallacefor[15] bi second2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11266,"simu_top soc cpu u_mul wallacefor[15] bi second2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11267,"simu_top soc cpu u_mul wallacefor[15] bi second2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7048,"simu_top soc cpu u_mul wallacefor[15] bi second3 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7049,"simu_top soc cpu u_mul wallacefor[15] bi second3 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7050,"simu_top soc cpu u_mul wallacefor[15] bi second3 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7051,"simu_top soc cpu u_mul wallacefor[15] bi second3 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7052,"simu_top soc cpu u_mul wallacefor[15] bi second3 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7053,"simu_top soc cpu u_mul wallacefor[15] bi second4 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7054,"simu_top soc cpu u_mul wallacefor[15] bi second4 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7055,"simu_top soc cpu u_mul wallacefor[15] bi second4 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7056,"simu_top soc cpu u_mul wallacefor[15] bi second4 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7057,"simu_top soc cpu u_mul wallacefor[15] bi second4 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11268,"simu_top soc cpu u_mul wallacefor[15] bi third1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11269,"simu_top soc cpu u_mul wallacefor[15] bi third1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11270,"simu_top soc cpu u_mul wallacefor[15] bi third1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11271,"simu_top soc cpu u_mul wallacefor[15] bi third1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11272,"simu_top soc cpu u_mul wallacefor[15] bi third1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11273,"simu_top soc cpu u_mul wallacefor[15] bi third2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11274,"simu_top soc cpu u_mul wallacefor[15] bi third2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11275,"simu_top soc cpu u_mul wallacefor[15] bi third2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11276,"simu_top soc cpu u_mul wallacefor[15] bi third2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11277,"simu_top soc cpu u_mul wallacefor[15] bi third2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11278,"simu_top soc cpu u_mul wallacefor[15] bi fourth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11279,"simu_top soc cpu u_mul wallacefor[15] bi fourth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11280,"simu_top soc cpu u_mul wallacefor[15] bi fourth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11281,"simu_top soc cpu u_mul wallacefor[15] bi fourth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11282,"simu_top soc cpu u_mul wallacefor[15] bi fourth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13287,"simu_top soc cpu u_mul wallacefor[15] bi fourth2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13288,"simu_top soc cpu u_mul wallacefor[15] bi fourth2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11283,"simu_top soc cpu u_mul wallacefor[15] bi fourth2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11284,"simu_top soc cpu u_mul wallacefor[15] bi fourth2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11285,"simu_top soc cpu u_mul wallacefor[15] bi fourth2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13289,"simu_top soc cpu u_mul wallacefor[15] bi fifth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13290,"simu_top soc cpu u_mul wallacefor[15] bi fifth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11286,"simu_top soc cpu u_mul wallacefor[15] bi fifth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11287,"simu_top soc cpu u_mul wallacefor[15] bi fifth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13286,"simu_top soc cpu u_mul wallacefor[15] bi fifth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13286,"simu_top soc cpu u_mul wallacefor[15] bi sixth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11288,"simu_top soc cpu u_mul wallacefor[15] bi sixth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11289,"simu_top soc cpu u_mul wallacefor[15] bi sixth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11256,"simu_top soc cpu u_mul wallacefor[15] bi sixth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11257,"simu_top soc cpu u_mul wallacefor[15] bi sixth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+7058,"simu_top soc cpu u_mul wallacefor[16] bi InData",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+11290,"simu_top soc cpu u_mul wallacefor[16] bi CIn",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declBus(c+11291,"simu_top soc cpu u_mul wallacefor[16] bi COut",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declBit(c+11292,"simu_top soc cpu u_mul wallacefor[16] bi C",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11293,"simu_top soc cpu u_mul wallacefor[16] bi S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+7059,"simu_top soc cpu u_mul wallacefor[16] bi FirSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBus(c+11294,"simu_top soc cpu u_mul wallacefor[16] bi SecSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13291,"simu_top soc cpu u_mul wallacefor[16] bi ThiSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13292,"simu_top soc cpu u_mul wallacefor[16] bi ForSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+13293,"simu_top soc cpu u_mul wallacefor[16] bi FifSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7060,"simu_top soc cpu u_mul wallacefor[16] bi first1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7061,"simu_top soc cpu u_mul wallacefor[16] bi first1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7062,"simu_top soc cpu u_mul wallacefor[16] bi first1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7063,"simu_top soc cpu u_mul wallacefor[16] bi first1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7064,"simu_top soc cpu u_mul wallacefor[16] bi first1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7065,"simu_top soc cpu u_mul wallacefor[16] bi first2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7066,"simu_top soc cpu u_mul wallacefor[16] bi first2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7067,"simu_top soc cpu u_mul wallacefor[16] bi first2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7068,"simu_top soc cpu u_mul wallacefor[16] bi first2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7069,"simu_top soc cpu u_mul wallacefor[16] bi first2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7070,"simu_top soc cpu u_mul wallacefor[16] bi first3 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7071,"simu_top soc cpu u_mul wallacefor[16] bi first3 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7072,"simu_top soc cpu u_mul wallacefor[16] bi first3 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7073,"simu_top soc cpu u_mul wallacefor[16] bi first3 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7074,"simu_top soc cpu u_mul wallacefor[16] bi first3 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7075,"simu_top soc cpu u_mul wallacefor[16] bi first4 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7076,"simu_top soc cpu u_mul wallacefor[16] bi first4 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7077,"simu_top soc cpu u_mul wallacefor[16] bi first4 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7078,"simu_top soc cpu u_mul wallacefor[16] bi first4 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7079,"simu_top soc cpu u_mul wallacefor[16] bi first4 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7080,"simu_top soc cpu u_mul wallacefor[16] bi first5 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7081,"simu_top soc cpu u_mul wallacefor[16] bi first5 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7082,"simu_top soc cpu u_mul wallacefor[16] bi first5 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7083,"simu_top soc cpu u_mul wallacefor[16] bi first5 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7084,"simu_top soc cpu u_mul wallacefor[16] bi first5 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11295,"simu_top soc cpu u_mul wallacefor[16] bi second1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11296,"simu_top soc cpu u_mul wallacefor[16] bi second1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11297,"simu_top soc cpu u_mul wallacefor[16] bi second1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11298,"simu_top soc cpu u_mul wallacefor[16] bi second1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11299,"simu_top soc cpu u_mul wallacefor[16] bi second1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7085,"simu_top soc cpu u_mul wallacefor[16] bi second2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11300,"simu_top soc cpu u_mul wallacefor[16] bi second2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11301,"simu_top soc cpu u_mul wallacefor[16] bi second2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11302,"simu_top soc cpu u_mul wallacefor[16] bi second2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11303,"simu_top soc cpu u_mul wallacefor[16] bi second2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7086,"simu_top soc cpu u_mul wallacefor[16] bi second3 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7087,"simu_top soc cpu u_mul wallacefor[16] bi second3 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7088,"simu_top soc cpu u_mul wallacefor[16] bi second3 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7089,"simu_top soc cpu u_mul wallacefor[16] bi second3 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7090,"simu_top soc cpu u_mul wallacefor[16] bi second3 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7091,"simu_top soc cpu u_mul wallacefor[16] bi second4 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7092,"simu_top soc cpu u_mul wallacefor[16] bi second4 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7093,"simu_top soc cpu u_mul wallacefor[16] bi second4 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7094,"simu_top soc cpu u_mul wallacefor[16] bi second4 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7095,"simu_top soc cpu u_mul wallacefor[16] bi second4 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11304,"simu_top soc cpu u_mul wallacefor[16] bi third1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11305,"simu_top soc cpu u_mul wallacefor[16] bi third1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11306,"simu_top soc cpu u_mul wallacefor[16] bi third1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11307,"simu_top soc cpu u_mul wallacefor[16] bi third1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11308,"simu_top soc cpu u_mul wallacefor[16] bi third1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11309,"simu_top soc cpu u_mul wallacefor[16] bi third2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11310,"simu_top soc cpu u_mul wallacefor[16] bi third2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11311,"simu_top soc cpu u_mul wallacefor[16] bi third2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11312,"simu_top soc cpu u_mul wallacefor[16] bi third2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11313,"simu_top soc cpu u_mul wallacefor[16] bi third2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11314,"simu_top soc cpu u_mul wallacefor[16] bi fourth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11315,"simu_top soc cpu u_mul wallacefor[16] bi fourth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11316,"simu_top soc cpu u_mul wallacefor[16] bi fourth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11317,"simu_top soc cpu u_mul wallacefor[16] bi fourth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11318,"simu_top soc cpu u_mul wallacefor[16] bi fourth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13294,"simu_top soc cpu u_mul wallacefor[16] bi fourth2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13295,"simu_top soc cpu u_mul wallacefor[16] bi fourth2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11319,"simu_top soc cpu u_mul wallacefor[16] bi fourth2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11320,"simu_top soc cpu u_mul wallacefor[16] bi fourth2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11321,"simu_top soc cpu u_mul wallacefor[16] bi fourth2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13296,"simu_top soc cpu u_mul wallacefor[16] bi fifth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13297,"simu_top soc cpu u_mul wallacefor[16] bi fifth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11322,"simu_top soc cpu u_mul wallacefor[16] bi fifth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11323,"simu_top soc cpu u_mul wallacefor[16] bi fifth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13293,"simu_top soc cpu u_mul wallacefor[16] bi fifth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13293,"simu_top soc cpu u_mul wallacefor[16] bi sixth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11324,"simu_top soc cpu u_mul wallacefor[16] bi sixth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11325,"simu_top soc cpu u_mul wallacefor[16] bi sixth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11292,"simu_top soc cpu u_mul wallacefor[16] bi sixth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11293,"simu_top soc cpu u_mul wallacefor[16] bi sixth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+7096,"simu_top soc cpu u_mul wallacefor[17] bi InData",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+11326,"simu_top soc cpu u_mul wallacefor[17] bi CIn",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declBus(c+11327,"simu_top soc cpu u_mul wallacefor[17] bi COut",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declBit(c+11328,"simu_top soc cpu u_mul wallacefor[17] bi C",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11329,"simu_top soc cpu u_mul wallacefor[17] bi S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+7097,"simu_top soc cpu u_mul wallacefor[17] bi FirSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBus(c+11330,"simu_top soc cpu u_mul wallacefor[17] bi SecSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13298,"simu_top soc cpu u_mul wallacefor[17] bi ThiSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13299,"simu_top soc cpu u_mul wallacefor[17] bi ForSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+13300,"simu_top soc cpu u_mul wallacefor[17] bi FifSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7098,"simu_top soc cpu u_mul wallacefor[17] bi first1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7099,"simu_top soc cpu u_mul wallacefor[17] bi first1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7100,"simu_top soc cpu u_mul wallacefor[17] bi first1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7101,"simu_top soc cpu u_mul wallacefor[17] bi first1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7102,"simu_top soc cpu u_mul wallacefor[17] bi first1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7103,"simu_top soc cpu u_mul wallacefor[17] bi first2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7104,"simu_top soc cpu u_mul wallacefor[17] bi first2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7105,"simu_top soc cpu u_mul wallacefor[17] bi first2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7106,"simu_top soc cpu u_mul wallacefor[17] bi first2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7107,"simu_top soc cpu u_mul wallacefor[17] bi first2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7108,"simu_top soc cpu u_mul wallacefor[17] bi first3 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7109,"simu_top soc cpu u_mul wallacefor[17] bi first3 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7110,"simu_top soc cpu u_mul wallacefor[17] bi first3 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7111,"simu_top soc cpu u_mul wallacefor[17] bi first3 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7112,"simu_top soc cpu u_mul wallacefor[17] bi first3 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7113,"simu_top soc cpu u_mul wallacefor[17] bi first4 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7114,"simu_top soc cpu u_mul wallacefor[17] bi first4 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7115,"simu_top soc cpu u_mul wallacefor[17] bi first4 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7116,"simu_top soc cpu u_mul wallacefor[17] bi first4 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7117,"simu_top soc cpu u_mul wallacefor[17] bi first4 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7118,"simu_top soc cpu u_mul wallacefor[17] bi first5 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7119,"simu_top soc cpu u_mul wallacefor[17] bi first5 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7120,"simu_top soc cpu u_mul wallacefor[17] bi first5 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7121,"simu_top soc cpu u_mul wallacefor[17] bi first5 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7122,"simu_top soc cpu u_mul wallacefor[17] bi first5 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11331,"simu_top soc cpu u_mul wallacefor[17] bi second1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11332,"simu_top soc cpu u_mul wallacefor[17] bi second1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11333,"simu_top soc cpu u_mul wallacefor[17] bi second1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11334,"simu_top soc cpu u_mul wallacefor[17] bi second1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11335,"simu_top soc cpu u_mul wallacefor[17] bi second1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7123,"simu_top soc cpu u_mul wallacefor[17] bi second2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11336,"simu_top soc cpu u_mul wallacefor[17] bi second2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11337,"simu_top soc cpu u_mul wallacefor[17] bi second2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11338,"simu_top soc cpu u_mul wallacefor[17] bi second2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11339,"simu_top soc cpu u_mul wallacefor[17] bi second2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7124,"simu_top soc cpu u_mul wallacefor[17] bi second3 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7125,"simu_top soc cpu u_mul wallacefor[17] bi second3 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7126,"simu_top soc cpu u_mul wallacefor[17] bi second3 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7127,"simu_top soc cpu u_mul wallacefor[17] bi second3 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7128,"simu_top soc cpu u_mul wallacefor[17] bi second3 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7129,"simu_top soc cpu u_mul wallacefor[17] bi second4 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7130,"simu_top soc cpu u_mul wallacefor[17] bi second4 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7131,"simu_top soc cpu u_mul wallacefor[17] bi second4 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7132,"simu_top soc cpu u_mul wallacefor[17] bi second4 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7133,"simu_top soc cpu u_mul wallacefor[17] bi second4 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11340,"simu_top soc cpu u_mul wallacefor[17] bi third1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11341,"simu_top soc cpu u_mul wallacefor[17] bi third1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11342,"simu_top soc cpu u_mul wallacefor[17] bi third1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11343,"simu_top soc cpu u_mul wallacefor[17] bi third1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11344,"simu_top soc cpu u_mul wallacefor[17] bi third1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11345,"simu_top soc cpu u_mul wallacefor[17] bi third2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11346,"simu_top soc cpu u_mul wallacefor[17] bi third2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11347,"simu_top soc cpu u_mul wallacefor[17] bi third2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11348,"simu_top soc cpu u_mul wallacefor[17] bi third2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11349,"simu_top soc cpu u_mul wallacefor[17] bi third2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11350,"simu_top soc cpu u_mul wallacefor[17] bi fourth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11351,"simu_top soc cpu u_mul wallacefor[17] bi fourth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11352,"simu_top soc cpu u_mul wallacefor[17] bi fourth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11353,"simu_top soc cpu u_mul wallacefor[17] bi fourth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11354,"simu_top soc cpu u_mul wallacefor[17] bi fourth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13301,"simu_top soc cpu u_mul wallacefor[17] bi fourth2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13302,"simu_top soc cpu u_mul wallacefor[17] bi fourth2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11355,"simu_top soc cpu u_mul wallacefor[17] bi fourth2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11356,"simu_top soc cpu u_mul wallacefor[17] bi fourth2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11357,"simu_top soc cpu u_mul wallacefor[17] bi fourth2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13303,"simu_top soc cpu u_mul wallacefor[17] bi fifth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13304,"simu_top soc cpu u_mul wallacefor[17] bi fifth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11358,"simu_top soc cpu u_mul wallacefor[17] bi fifth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11359,"simu_top soc cpu u_mul wallacefor[17] bi fifth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13300,"simu_top soc cpu u_mul wallacefor[17] bi fifth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13300,"simu_top soc cpu u_mul wallacefor[17] bi sixth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11360,"simu_top soc cpu u_mul wallacefor[17] bi sixth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11361,"simu_top soc cpu u_mul wallacefor[17] bi sixth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11328,"simu_top soc cpu u_mul wallacefor[17] bi sixth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11329,"simu_top soc cpu u_mul wallacefor[17] bi sixth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+7134,"simu_top soc cpu u_mul wallacefor[18] bi InData",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+11362,"simu_top soc cpu u_mul wallacefor[18] bi CIn",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declBus(c+11363,"simu_top soc cpu u_mul wallacefor[18] bi COut",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declBit(c+11364,"simu_top soc cpu u_mul wallacefor[18] bi C",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11365,"simu_top soc cpu u_mul wallacefor[18] bi S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+7135,"simu_top soc cpu u_mul wallacefor[18] bi FirSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBus(c+11366,"simu_top soc cpu u_mul wallacefor[18] bi SecSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13305,"simu_top soc cpu u_mul wallacefor[18] bi ThiSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13306,"simu_top soc cpu u_mul wallacefor[18] bi ForSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+13307,"simu_top soc cpu u_mul wallacefor[18] bi FifSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7136,"simu_top soc cpu u_mul wallacefor[18] bi first1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7137,"simu_top soc cpu u_mul wallacefor[18] bi first1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7138,"simu_top soc cpu u_mul wallacefor[18] bi first1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7139,"simu_top soc cpu u_mul wallacefor[18] bi first1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7140,"simu_top soc cpu u_mul wallacefor[18] bi first1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7141,"simu_top soc cpu u_mul wallacefor[18] bi first2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7142,"simu_top soc cpu u_mul wallacefor[18] bi first2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7143,"simu_top soc cpu u_mul wallacefor[18] bi first2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7144,"simu_top soc cpu u_mul wallacefor[18] bi first2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7145,"simu_top soc cpu u_mul wallacefor[18] bi first2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7146,"simu_top soc cpu u_mul wallacefor[18] bi first3 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7147,"simu_top soc cpu u_mul wallacefor[18] bi first3 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7148,"simu_top soc cpu u_mul wallacefor[18] bi first3 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7149,"simu_top soc cpu u_mul wallacefor[18] bi first3 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7150,"simu_top soc cpu u_mul wallacefor[18] bi first3 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7151,"simu_top soc cpu u_mul wallacefor[18] bi first4 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7152,"simu_top soc cpu u_mul wallacefor[18] bi first4 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7153,"simu_top soc cpu u_mul wallacefor[18] bi first4 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7154,"simu_top soc cpu u_mul wallacefor[18] bi first4 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7155,"simu_top soc cpu u_mul wallacefor[18] bi first4 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7156,"simu_top soc cpu u_mul wallacefor[18] bi first5 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7157,"simu_top soc cpu u_mul wallacefor[18] bi first5 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7158,"simu_top soc cpu u_mul wallacefor[18] bi first5 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7159,"simu_top soc cpu u_mul wallacefor[18] bi first5 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7160,"simu_top soc cpu u_mul wallacefor[18] bi first5 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11367,"simu_top soc cpu u_mul wallacefor[18] bi second1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11368,"simu_top soc cpu u_mul wallacefor[18] bi second1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11369,"simu_top soc cpu u_mul wallacefor[18] bi second1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11370,"simu_top soc cpu u_mul wallacefor[18] bi second1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11371,"simu_top soc cpu u_mul wallacefor[18] bi second1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7161,"simu_top soc cpu u_mul wallacefor[18] bi second2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11372,"simu_top soc cpu u_mul wallacefor[18] bi second2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11373,"simu_top soc cpu u_mul wallacefor[18] bi second2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11374,"simu_top soc cpu u_mul wallacefor[18] bi second2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11375,"simu_top soc cpu u_mul wallacefor[18] bi second2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7162,"simu_top soc cpu u_mul wallacefor[18] bi second3 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7163,"simu_top soc cpu u_mul wallacefor[18] bi second3 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7164,"simu_top soc cpu u_mul wallacefor[18] bi second3 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7165,"simu_top soc cpu u_mul wallacefor[18] bi second3 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7166,"simu_top soc cpu u_mul wallacefor[18] bi second3 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7167,"simu_top soc cpu u_mul wallacefor[18] bi second4 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7168,"simu_top soc cpu u_mul wallacefor[18] bi second4 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7169,"simu_top soc cpu u_mul wallacefor[18] bi second4 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7170,"simu_top soc cpu u_mul wallacefor[18] bi second4 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7171,"simu_top soc cpu u_mul wallacefor[18] bi second4 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11376,"simu_top soc cpu u_mul wallacefor[18] bi third1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11377,"simu_top soc cpu u_mul wallacefor[18] bi third1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11378,"simu_top soc cpu u_mul wallacefor[18] bi third1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11379,"simu_top soc cpu u_mul wallacefor[18] bi third1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11380,"simu_top soc cpu u_mul wallacefor[18] bi third1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11381,"simu_top soc cpu u_mul wallacefor[18] bi third2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11382,"simu_top soc cpu u_mul wallacefor[18] bi third2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11383,"simu_top soc cpu u_mul wallacefor[18] bi third2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11384,"simu_top soc cpu u_mul wallacefor[18] bi third2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11385,"simu_top soc cpu u_mul wallacefor[18] bi third2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11386,"simu_top soc cpu u_mul wallacefor[18] bi fourth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11387,"simu_top soc cpu u_mul wallacefor[18] bi fourth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11388,"simu_top soc cpu u_mul wallacefor[18] bi fourth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11389,"simu_top soc cpu u_mul wallacefor[18] bi fourth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11390,"simu_top soc cpu u_mul wallacefor[18] bi fourth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13308,"simu_top soc cpu u_mul wallacefor[18] bi fourth2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13309,"simu_top soc cpu u_mul wallacefor[18] bi fourth2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11391,"simu_top soc cpu u_mul wallacefor[18] bi fourth2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11392,"simu_top soc cpu u_mul wallacefor[18] bi fourth2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11393,"simu_top soc cpu u_mul wallacefor[18] bi fourth2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13310,"simu_top soc cpu u_mul wallacefor[18] bi fifth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13311,"simu_top soc cpu u_mul wallacefor[18] bi fifth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11394,"simu_top soc cpu u_mul wallacefor[18] bi fifth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11395,"simu_top soc cpu u_mul wallacefor[18] bi fifth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13307,"simu_top soc cpu u_mul wallacefor[18] bi fifth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13307,"simu_top soc cpu u_mul wallacefor[18] bi sixth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11396,"simu_top soc cpu u_mul wallacefor[18] bi sixth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11397,"simu_top soc cpu u_mul wallacefor[18] bi sixth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11364,"simu_top soc cpu u_mul wallacefor[18] bi sixth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11365,"simu_top soc cpu u_mul wallacefor[18] bi sixth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+7172,"simu_top soc cpu u_mul wallacefor[19] bi InData",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+11398,"simu_top soc cpu u_mul wallacefor[19] bi CIn",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declBus(c+11399,"simu_top soc cpu u_mul wallacefor[19] bi COut",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declBit(c+11400,"simu_top soc cpu u_mul wallacefor[19] bi C",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11401,"simu_top soc cpu u_mul wallacefor[19] bi S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+7173,"simu_top soc cpu u_mul wallacefor[19] bi FirSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBus(c+11402,"simu_top soc cpu u_mul wallacefor[19] bi SecSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13312,"simu_top soc cpu u_mul wallacefor[19] bi ThiSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13313,"simu_top soc cpu u_mul wallacefor[19] bi ForSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+13314,"simu_top soc cpu u_mul wallacefor[19] bi FifSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7174,"simu_top soc cpu u_mul wallacefor[19] bi first1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7175,"simu_top soc cpu u_mul wallacefor[19] bi first1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7176,"simu_top soc cpu u_mul wallacefor[19] bi first1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7177,"simu_top soc cpu u_mul wallacefor[19] bi first1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7178,"simu_top soc cpu u_mul wallacefor[19] bi first1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7179,"simu_top soc cpu u_mul wallacefor[19] bi first2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7180,"simu_top soc cpu u_mul wallacefor[19] bi first2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7181,"simu_top soc cpu u_mul wallacefor[19] bi first2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7182,"simu_top soc cpu u_mul wallacefor[19] bi first2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7183,"simu_top soc cpu u_mul wallacefor[19] bi first2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7184,"simu_top soc cpu u_mul wallacefor[19] bi first3 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7185,"simu_top soc cpu u_mul wallacefor[19] bi first3 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7186,"simu_top soc cpu u_mul wallacefor[19] bi first3 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7187,"simu_top soc cpu u_mul wallacefor[19] bi first3 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7188,"simu_top soc cpu u_mul wallacefor[19] bi first3 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7189,"simu_top soc cpu u_mul wallacefor[19] bi first4 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7190,"simu_top soc cpu u_mul wallacefor[19] bi first4 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7191,"simu_top soc cpu u_mul wallacefor[19] bi first4 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7192,"simu_top soc cpu u_mul wallacefor[19] bi first4 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7193,"simu_top soc cpu u_mul wallacefor[19] bi first4 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7194,"simu_top soc cpu u_mul wallacefor[19] bi first5 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7195,"simu_top soc cpu u_mul wallacefor[19] bi first5 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7196,"simu_top soc cpu u_mul wallacefor[19] bi first5 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7197,"simu_top soc cpu u_mul wallacefor[19] bi first5 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7198,"simu_top soc cpu u_mul wallacefor[19] bi first5 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11403,"simu_top soc cpu u_mul wallacefor[19] bi second1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11404,"simu_top soc cpu u_mul wallacefor[19] bi second1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11405,"simu_top soc cpu u_mul wallacefor[19] bi second1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11406,"simu_top soc cpu u_mul wallacefor[19] bi second1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11407,"simu_top soc cpu u_mul wallacefor[19] bi second1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7199,"simu_top soc cpu u_mul wallacefor[19] bi second2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11408,"simu_top soc cpu u_mul wallacefor[19] bi second2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11409,"simu_top soc cpu u_mul wallacefor[19] bi second2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11410,"simu_top soc cpu u_mul wallacefor[19] bi second2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11411,"simu_top soc cpu u_mul wallacefor[19] bi second2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7200,"simu_top soc cpu u_mul wallacefor[19] bi second3 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7201,"simu_top soc cpu u_mul wallacefor[19] bi second3 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7202,"simu_top soc cpu u_mul wallacefor[19] bi second3 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7203,"simu_top soc cpu u_mul wallacefor[19] bi second3 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7204,"simu_top soc cpu u_mul wallacefor[19] bi second3 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7205,"simu_top soc cpu u_mul wallacefor[19] bi second4 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7206,"simu_top soc cpu u_mul wallacefor[19] bi second4 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7207,"simu_top soc cpu u_mul wallacefor[19] bi second4 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7208,"simu_top soc cpu u_mul wallacefor[19] bi second4 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7209,"simu_top soc cpu u_mul wallacefor[19] bi second4 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11412,"simu_top soc cpu u_mul wallacefor[19] bi third1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11413,"simu_top soc cpu u_mul wallacefor[19] bi third1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11414,"simu_top soc cpu u_mul wallacefor[19] bi third1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11415,"simu_top soc cpu u_mul wallacefor[19] bi third1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11416,"simu_top soc cpu u_mul wallacefor[19] bi third1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11417,"simu_top soc cpu u_mul wallacefor[19] bi third2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11418,"simu_top soc cpu u_mul wallacefor[19] bi third2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11419,"simu_top soc cpu u_mul wallacefor[19] bi third2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11420,"simu_top soc cpu u_mul wallacefor[19] bi third2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11421,"simu_top soc cpu u_mul wallacefor[19] bi third2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11422,"simu_top soc cpu u_mul wallacefor[19] bi fourth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11423,"simu_top soc cpu u_mul wallacefor[19] bi fourth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11424,"simu_top soc cpu u_mul wallacefor[19] bi fourth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11425,"simu_top soc cpu u_mul wallacefor[19] bi fourth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11426,"simu_top soc cpu u_mul wallacefor[19] bi fourth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13315,"simu_top soc cpu u_mul wallacefor[19] bi fourth2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13316,"simu_top soc cpu u_mul wallacefor[19] bi fourth2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11427,"simu_top soc cpu u_mul wallacefor[19] bi fourth2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11428,"simu_top soc cpu u_mul wallacefor[19] bi fourth2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11429,"simu_top soc cpu u_mul wallacefor[19] bi fourth2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13317,"simu_top soc cpu u_mul wallacefor[19] bi fifth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13318,"simu_top soc cpu u_mul wallacefor[19] bi fifth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11430,"simu_top soc cpu u_mul wallacefor[19] bi fifth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11431,"simu_top soc cpu u_mul wallacefor[19] bi fifth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13314,"simu_top soc cpu u_mul wallacefor[19] bi fifth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13314,"simu_top soc cpu u_mul wallacefor[19] bi sixth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11432,"simu_top soc cpu u_mul wallacefor[19] bi sixth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11433,"simu_top soc cpu u_mul wallacefor[19] bi sixth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11400,"simu_top soc cpu u_mul wallacefor[19] bi sixth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11401,"simu_top soc cpu u_mul wallacefor[19] bi sixth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+7210,"simu_top soc cpu u_mul wallacefor[20] bi InData",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+11434,"simu_top soc cpu u_mul wallacefor[20] bi CIn",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declBus(c+11435,"simu_top soc cpu u_mul wallacefor[20] bi COut",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declBit(c+11436,"simu_top soc cpu u_mul wallacefor[20] bi C",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11437,"simu_top soc cpu u_mul wallacefor[20] bi S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+7211,"simu_top soc cpu u_mul wallacefor[20] bi FirSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBus(c+11438,"simu_top soc cpu u_mul wallacefor[20] bi SecSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13319,"simu_top soc cpu u_mul wallacefor[20] bi ThiSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13320,"simu_top soc cpu u_mul wallacefor[20] bi ForSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+13321,"simu_top soc cpu u_mul wallacefor[20] bi FifSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7212,"simu_top soc cpu u_mul wallacefor[20] bi first1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7213,"simu_top soc cpu u_mul wallacefor[20] bi first1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7214,"simu_top soc cpu u_mul wallacefor[20] bi first1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7215,"simu_top soc cpu u_mul wallacefor[20] bi first1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7216,"simu_top soc cpu u_mul wallacefor[20] bi first1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7217,"simu_top soc cpu u_mul wallacefor[20] bi first2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7218,"simu_top soc cpu u_mul wallacefor[20] bi first2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7219,"simu_top soc cpu u_mul wallacefor[20] bi first2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7220,"simu_top soc cpu u_mul wallacefor[20] bi first2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7221,"simu_top soc cpu u_mul wallacefor[20] bi first2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7222,"simu_top soc cpu u_mul wallacefor[20] bi first3 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7223,"simu_top soc cpu u_mul wallacefor[20] bi first3 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7224,"simu_top soc cpu u_mul wallacefor[20] bi first3 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7225,"simu_top soc cpu u_mul wallacefor[20] bi first3 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7226,"simu_top soc cpu u_mul wallacefor[20] bi first3 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7227,"simu_top soc cpu u_mul wallacefor[20] bi first4 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7228,"simu_top soc cpu u_mul wallacefor[20] bi first4 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7229,"simu_top soc cpu u_mul wallacefor[20] bi first4 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7230,"simu_top soc cpu u_mul wallacefor[20] bi first4 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7231,"simu_top soc cpu u_mul wallacefor[20] bi first4 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7232,"simu_top soc cpu u_mul wallacefor[20] bi first5 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7233,"simu_top soc cpu u_mul wallacefor[20] bi first5 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7234,"simu_top soc cpu u_mul wallacefor[20] bi first5 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7235,"simu_top soc cpu u_mul wallacefor[20] bi first5 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7236,"simu_top soc cpu u_mul wallacefor[20] bi first5 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11439,"simu_top soc cpu u_mul wallacefor[20] bi second1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11440,"simu_top soc cpu u_mul wallacefor[20] bi second1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11441,"simu_top soc cpu u_mul wallacefor[20] bi second1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11442,"simu_top soc cpu u_mul wallacefor[20] bi second1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11443,"simu_top soc cpu u_mul wallacefor[20] bi second1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7237,"simu_top soc cpu u_mul wallacefor[20] bi second2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11444,"simu_top soc cpu u_mul wallacefor[20] bi second2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11445,"simu_top soc cpu u_mul wallacefor[20] bi second2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11446,"simu_top soc cpu u_mul wallacefor[20] bi second2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11447,"simu_top soc cpu u_mul wallacefor[20] bi second2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7238,"simu_top soc cpu u_mul wallacefor[20] bi second3 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7239,"simu_top soc cpu u_mul wallacefor[20] bi second3 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7240,"simu_top soc cpu u_mul wallacefor[20] bi second3 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7241,"simu_top soc cpu u_mul wallacefor[20] bi second3 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7242,"simu_top soc cpu u_mul wallacefor[20] bi second3 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7243,"simu_top soc cpu u_mul wallacefor[20] bi second4 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7244,"simu_top soc cpu u_mul wallacefor[20] bi second4 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7245,"simu_top soc cpu u_mul wallacefor[20] bi second4 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7246,"simu_top soc cpu u_mul wallacefor[20] bi second4 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7247,"simu_top soc cpu u_mul wallacefor[20] bi second4 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11448,"simu_top soc cpu u_mul wallacefor[20] bi third1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11449,"simu_top soc cpu u_mul wallacefor[20] bi third1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11450,"simu_top soc cpu u_mul wallacefor[20] bi third1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11451,"simu_top soc cpu u_mul wallacefor[20] bi third1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11452,"simu_top soc cpu u_mul wallacefor[20] bi third1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11453,"simu_top soc cpu u_mul wallacefor[20] bi third2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11454,"simu_top soc cpu u_mul wallacefor[20] bi third2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11455,"simu_top soc cpu u_mul wallacefor[20] bi third2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11456,"simu_top soc cpu u_mul wallacefor[20] bi third2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11457,"simu_top soc cpu u_mul wallacefor[20] bi third2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11458,"simu_top soc cpu u_mul wallacefor[20] bi fourth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11459,"simu_top soc cpu u_mul wallacefor[20] bi fourth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11460,"simu_top soc cpu u_mul wallacefor[20] bi fourth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11461,"simu_top soc cpu u_mul wallacefor[20] bi fourth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11462,"simu_top soc cpu u_mul wallacefor[20] bi fourth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13322,"simu_top soc cpu u_mul wallacefor[20] bi fourth2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13323,"simu_top soc cpu u_mul wallacefor[20] bi fourth2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11463,"simu_top soc cpu u_mul wallacefor[20] bi fourth2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11464,"simu_top soc cpu u_mul wallacefor[20] bi fourth2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11465,"simu_top soc cpu u_mul wallacefor[20] bi fourth2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13324,"simu_top soc cpu u_mul wallacefor[20] bi fifth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13325,"simu_top soc cpu u_mul wallacefor[20] bi fifth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11466,"simu_top soc cpu u_mul wallacefor[20] bi fifth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11467,"simu_top soc cpu u_mul wallacefor[20] bi fifth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13321,"simu_top soc cpu u_mul wallacefor[20] bi fifth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13321,"simu_top soc cpu u_mul wallacefor[20] bi sixth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11468,"simu_top soc cpu u_mul wallacefor[20] bi sixth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11469,"simu_top soc cpu u_mul wallacefor[20] bi sixth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11436,"simu_top soc cpu u_mul wallacefor[20] bi sixth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11437,"simu_top soc cpu u_mul wallacefor[20] bi sixth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+7248,"simu_top soc cpu u_mul wallacefor[21] bi InData",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+11470,"simu_top soc cpu u_mul wallacefor[21] bi CIn",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declBus(c+11471,"simu_top soc cpu u_mul wallacefor[21] bi COut",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declBit(c+11472,"simu_top soc cpu u_mul wallacefor[21] bi C",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11473,"simu_top soc cpu u_mul wallacefor[21] bi S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+7249,"simu_top soc cpu u_mul wallacefor[21] bi FirSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBus(c+11474,"simu_top soc cpu u_mul wallacefor[21] bi SecSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13326,"simu_top soc cpu u_mul wallacefor[21] bi ThiSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13327,"simu_top soc cpu u_mul wallacefor[21] bi ForSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+13328,"simu_top soc cpu u_mul wallacefor[21] bi FifSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7250,"simu_top soc cpu u_mul wallacefor[21] bi first1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7251,"simu_top soc cpu u_mul wallacefor[21] bi first1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7252,"simu_top soc cpu u_mul wallacefor[21] bi first1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7253,"simu_top soc cpu u_mul wallacefor[21] bi first1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7254,"simu_top soc cpu u_mul wallacefor[21] bi first1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7255,"simu_top soc cpu u_mul wallacefor[21] bi first2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7256,"simu_top soc cpu u_mul wallacefor[21] bi first2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7257,"simu_top soc cpu u_mul wallacefor[21] bi first2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7258,"simu_top soc cpu u_mul wallacefor[21] bi first2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7259,"simu_top soc cpu u_mul wallacefor[21] bi first2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7260,"simu_top soc cpu u_mul wallacefor[21] bi first3 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7261,"simu_top soc cpu u_mul wallacefor[21] bi first3 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7262,"simu_top soc cpu u_mul wallacefor[21] bi first3 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7263,"simu_top soc cpu u_mul wallacefor[21] bi first3 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7264,"simu_top soc cpu u_mul wallacefor[21] bi first3 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7265,"simu_top soc cpu u_mul wallacefor[21] bi first4 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7266,"simu_top soc cpu u_mul wallacefor[21] bi first4 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7267,"simu_top soc cpu u_mul wallacefor[21] bi first4 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7268,"simu_top soc cpu u_mul wallacefor[21] bi first4 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7269,"simu_top soc cpu u_mul wallacefor[21] bi first4 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7270,"simu_top soc cpu u_mul wallacefor[21] bi first5 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7271,"simu_top soc cpu u_mul wallacefor[21] bi first5 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7272,"simu_top soc cpu u_mul wallacefor[21] bi first5 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7273,"simu_top soc cpu u_mul wallacefor[21] bi first5 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7274,"simu_top soc cpu u_mul wallacefor[21] bi first5 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11475,"simu_top soc cpu u_mul wallacefor[21] bi second1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11476,"simu_top soc cpu u_mul wallacefor[21] bi second1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11477,"simu_top soc cpu u_mul wallacefor[21] bi second1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11478,"simu_top soc cpu u_mul wallacefor[21] bi second1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11479,"simu_top soc cpu u_mul wallacefor[21] bi second1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7275,"simu_top soc cpu u_mul wallacefor[21] bi second2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11480,"simu_top soc cpu u_mul wallacefor[21] bi second2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11481,"simu_top soc cpu u_mul wallacefor[21] bi second2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11482,"simu_top soc cpu u_mul wallacefor[21] bi second2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11483,"simu_top soc cpu u_mul wallacefor[21] bi second2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7276,"simu_top soc cpu u_mul wallacefor[21] bi second3 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7277,"simu_top soc cpu u_mul wallacefor[21] bi second3 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7278,"simu_top soc cpu u_mul wallacefor[21] bi second3 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7279,"simu_top soc cpu u_mul wallacefor[21] bi second3 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7280,"simu_top soc cpu u_mul wallacefor[21] bi second3 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7281,"simu_top soc cpu u_mul wallacefor[21] bi second4 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7282,"simu_top soc cpu u_mul wallacefor[21] bi second4 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7283,"simu_top soc cpu u_mul wallacefor[21] bi second4 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7284,"simu_top soc cpu u_mul wallacefor[21] bi second4 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7285,"simu_top soc cpu u_mul wallacefor[21] bi second4 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11484,"simu_top soc cpu u_mul wallacefor[21] bi third1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11485,"simu_top soc cpu u_mul wallacefor[21] bi third1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11486,"simu_top soc cpu u_mul wallacefor[21] bi third1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11487,"simu_top soc cpu u_mul wallacefor[21] bi third1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11488,"simu_top soc cpu u_mul wallacefor[21] bi third1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11489,"simu_top soc cpu u_mul wallacefor[21] bi third2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11490,"simu_top soc cpu u_mul wallacefor[21] bi third2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11491,"simu_top soc cpu u_mul wallacefor[21] bi third2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11492,"simu_top soc cpu u_mul wallacefor[21] bi third2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11493,"simu_top soc cpu u_mul wallacefor[21] bi third2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11494,"simu_top soc cpu u_mul wallacefor[21] bi fourth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11495,"simu_top soc cpu u_mul wallacefor[21] bi fourth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11496,"simu_top soc cpu u_mul wallacefor[21] bi fourth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11497,"simu_top soc cpu u_mul wallacefor[21] bi fourth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11498,"simu_top soc cpu u_mul wallacefor[21] bi fourth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13329,"simu_top soc cpu u_mul wallacefor[21] bi fourth2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13330,"simu_top soc cpu u_mul wallacefor[21] bi fourth2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11499,"simu_top soc cpu u_mul wallacefor[21] bi fourth2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11500,"simu_top soc cpu u_mul wallacefor[21] bi fourth2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11501,"simu_top soc cpu u_mul wallacefor[21] bi fourth2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13331,"simu_top soc cpu u_mul wallacefor[21] bi fifth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13332,"simu_top soc cpu u_mul wallacefor[21] bi fifth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11502,"simu_top soc cpu u_mul wallacefor[21] bi fifth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11503,"simu_top soc cpu u_mul wallacefor[21] bi fifth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13328,"simu_top soc cpu u_mul wallacefor[21] bi fifth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13328,"simu_top soc cpu u_mul wallacefor[21] bi sixth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11504,"simu_top soc cpu u_mul wallacefor[21] bi sixth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11505,"simu_top soc cpu u_mul wallacefor[21] bi sixth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11472,"simu_top soc cpu u_mul wallacefor[21] bi sixth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11473,"simu_top soc cpu u_mul wallacefor[21] bi sixth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+7286,"simu_top soc cpu u_mul wallacefor[22] bi InData",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+11506,"simu_top soc cpu u_mul wallacefor[22] bi CIn",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declBus(c+11507,"simu_top soc cpu u_mul wallacefor[22] bi COut",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declBit(c+11508,"simu_top soc cpu u_mul wallacefor[22] bi C",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11509,"simu_top soc cpu u_mul wallacefor[22] bi S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+7287,"simu_top soc cpu u_mul wallacefor[22] bi FirSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBus(c+11510,"simu_top soc cpu u_mul wallacefor[22] bi SecSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13333,"simu_top soc cpu u_mul wallacefor[22] bi ThiSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13334,"simu_top soc cpu u_mul wallacefor[22] bi ForSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+13335,"simu_top soc cpu u_mul wallacefor[22] bi FifSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7288,"simu_top soc cpu u_mul wallacefor[22] bi first1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7289,"simu_top soc cpu u_mul wallacefor[22] bi first1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7290,"simu_top soc cpu u_mul wallacefor[22] bi first1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7291,"simu_top soc cpu u_mul wallacefor[22] bi first1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7292,"simu_top soc cpu u_mul wallacefor[22] bi first1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7293,"simu_top soc cpu u_mul wallacefor[22] bi first2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7294,"simu_top soc cpu u_mul wallacefor[22] bi first2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7295,"simu_top soc cpu u_mul wallacefor[22] bi first2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7296,"simu_top soc cpu u_mul wallacefor[22] bi first2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7297,"simu_top soc cpu u_mul wallacefor[22] bi first2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7298,"simu_top soc cpu u_mul wallacefor[22] bi first3 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7299,"simu_top soc cpu u_mul wallacefor[22] bi first3 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7300,"simu_top soc cpu u_mul wallacefor[22] bi first3 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7301,"simu_top soc cpu u_mul wallacefor[22] bi first3 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7302,"simu_top soc cpu u_mul wallacefor[22] bi first3 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7303,"simu_top soc cpu u_mul wallacefor[22] bi first4 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7304,"simu_top soc cpu u_mul wallacefor[22] bi first4 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7305,"simu_top soc cpu u_mul wallacefor[22] bi first4 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7306,"simu_top soc cpu u_mul wallacefor[22] bi first4 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7307,"simu_top soc cpu u_mul wallacefor[22] bi first4 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7308,"simu_top soc cpu u_mul wallacefor[22] bi first5 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7309,"simu_top soc cpu u_mul wallacefor[22] bi first5 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7310,"simu_top soc cpu u_mul wallacefor[22] bi first5 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7311,"simu_top soc cpu u_mul wallacefor[22] bi first5 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7312,"simu_top soc cpu u_mul wallacefor[22] bi first5 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11511,"simu_top soc cpu u_mul wallacefor[22] bi second1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11512,"simu_top soc cpu u_mul wallacefor[22] bi second1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11513,"simu_top soc cpu u_mul wallacefor[22] bi second1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11514,"simu_top soc cpu u_mul wallacefor[22] bi second1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11515,"simu_top soc cpu u_mul wallacefor[22] bi second1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7313,"simu_top soc cpu u_mul wallacefor[22] bi second2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11516,"simu_top soc cpu u_mul wallacefor[22] bi second2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11517,"simu_top soc cpu u_mul wallacefor[22] bi second2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11518,"simu_top soc cpu u_mul wallacefor[22] bi second2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11519,"simu_top soc cpu u_mul wallacefor[22] bi second2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7314,"simu_top soc cpu u_mul wallacefor[22] bi second3 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7315,"simu_top soc cpu u_mul wallacefor[22] bi second3 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7316,"simu_top soc cpu u_mul wallacefor[22] bi second3 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7317,"simu_top soc cpu u_mul wallacefor[22] bi second3 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7318,"simu_top soc cpu u_mul wallacefor[22] bi second3 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7319,"simu_top soc cpu u_mul wallacefor[22] bi second4 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7320,"simu_top soc cpu u_mul wallacefor[22] bi second4 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7321,"simu_top soc cpu u_mul wallacefor[22] bi second4 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7322,"simu_top soc cpu u_mul wallacefor[22] bi second4 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7323,"simu_top soc cpu u_mul wallacefor[22] bi second4 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11520,"simu_top soc cpu u_mul wallacefor[22] bi third1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11521,"simu_top soc cpu u_mul wallacefor[22] bi third1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11522,"simu_top soc cpu u_mul wallacefor[22] bi third1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11523,"simu_top soc cpu u_mul wallacefor[22] bi third1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11524,"simu_top soc cpu u_mul wallacefor[22] bi third1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11525,"simu_top soc cpu u_mul wallacefor[22] bi third2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11526,"simu_top soc cpu u_mul wallacefor[22] bi third2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11527,"simu_top soc cpu u_mul wallacefor[22] bi third2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11528,"simu_top soc cpu u_mul wallacefor[22] bi third2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11529,"simu_top soc cpu u_mul wallacefor[22] bi third2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11530,"simu_top soc cpu u_mul wallacefor[22] bi fourth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11531,"simu_top soc cpu u_mul wallacefor[22] bi fourth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11532,"simu_top soc cpu u_mul wallacefor[22] bi fourth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11533,"simu_top soc cpu u_mul wallacefor[22] bi fourth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11534,"simu_top soc cpu u_mul wallacefor[22] bi fourth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13336,"simu_top soc cpu u_mul wallacefor[22] bi fourth2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13337,"simu_top soc cpu u_mul wallacefor[22] bi fourth2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11535,"simu_top soc cpu u_mul wallacefor[22] bi fourth2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11536,"simu_top soc cpu u_mul wallacefor[22] bi fourth2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11537,"simu_top soc cpu u_mul wallacefor[22] bi fourth2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13338,"simu_top soc cpu u_mul wallacefor[22] bi fifth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13339,"simu_top soc cpu u_mul wallacefor[22] bi fifth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11538,"simu_top soc cpu u_mul wallacefor[22] bi fifth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11539,"simu_top soc cpu u_mul wallacefor[22] bi fifth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13335,"simu_top soc cpu u_mul wallacefor[22] bi fifth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13335,"simu_top soc cpu u_mul wallacefor[22] bi sixth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11540,"simu_top soc cpu u_mul wallacefor[22] bi sixth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11541,"simu_top soc cpu u_mul wallacefor[22] bi sixth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11508,"simu_top soc cpu u_mul wallacefor[22] bi sixth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11509,"simu_top soc cpu u_mul wallacefor[22] bi sixth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+7324,"simu_top soc cpu u_mul wallacefor[23] bi InData",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+11542,"simu_top soc cpu u_mul wallacefor[23] bi CIn",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declBus(c+11543,"simu_top soc cpu u_mul wallacefor[23] bi COut",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declBit(c+11544,"simu_top soc cpu u_mul wallacefor[23] bi C",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11545,"simu_top soc cpu u_mul wallacefor[23] bi S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+7325,"simu_top soc cpu u_mul wallacefor[23] bi FirSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBus(c+11546,"simu_top soc cpu u_mul wallacefor[23] bi SecSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13340,"simu_top soc cpu u_mul wallacefor[23] bi ThiSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13341,"simu_top soc cpu u_mul wallacefor[23] bi ForSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+13342,"simu_top soc cpu u_mul wallacefor[23] bi FifSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7326,"simu_top soc cpu u_mul wallacefor[23] bi first1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7327,"simu_top soc cpu u_mul wallacefor[23] bi first1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7328,"simu_top soc cpu u_mul wallacefor[23] bi first1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7329,"simu_top soc cpu u_mul wallacefor[23] bi first1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7330,"simu_top soc cpu u_mul wallacefor[23] bi first1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7331,"simu_top soc cpu u_mul wallacefor[23] bi first2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7332,"simu_top soc cpu u_mul wallacefor[23] bi first2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7333,"simu_top soc cpu u_mul wallacefor[23] bi first2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7334,"simu_top soc cpu u_mul wallacefor[23] bi first2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7335,"simu_top soc cpu u_mul wallacefor[23] bi first2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7336,"simu_top soc cpu u_mul wallacefor[23] bi first3 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7337,"simu_top soc cpu u_mul wallacefor[23] bi first3 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7338,"simu_top soc cpu u_mul wallacefor[23] bi first3 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7339,"simu_top soc cpu u_mul wallacefor[23] bi first3 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7340,"simu_top soc cpu u_mul wallacefor[23] bi first3 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7341,"simu_top soc cpu u_mul wallacefor[23] bi first4 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7342,"simu_top soc cpu u_mul wallacefor[23] bi first4 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7343,"simu_top soc cpu u_mul wallacefor[23] bi first4 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7344,"simu_top soc cpu u_mul wallacefor[23] bi first4 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7345,"simu_top soc cpu u_mul wallacefor[23] bi first4 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7346,"simu_top soc cpu u_mul wallacefor[23] bi first5 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7347,"simu_top soc cpu u_mul wallacefor[23] bi first5 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7348,"simu_top soc cpu u_mul wallacefor[23] bi first5 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7349,"simu_top soc cpu u_mul wallacefor[23] bi first5 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7350,"simu_top soc cpu u_mul wallacefor[23] bi first5 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11547,"simu_top soc cpu u_mul wallacefor[23] bi second1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11548,"simu_top soc cpu u_mul wallacefor[23] bi second1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11549,"simu_top soc cpu u_mul wallacefor[23] bi second1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11550,"simu_top soc cpu u_mul wallacefor[23] bi second1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11551,"simu_top soc cpu u_mul wallacefor[23] bi second1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7351,"simu_top soc cpu u_mul wallacefor[23] bi second2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11552,"simu_top soc cpu u_mul wallacefor[23] bi second2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11553,"simu_top soc cpu u_mul wallacefor[23] bi second2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11554,"simu_top soc cpu u_mul wallacefor[23] bi second2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11555,"simu_top soc cpu u_mul wallacefor[23] bi second2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7352,"simu_top soc cpu u_mul wallacefor[23] bi second3 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7353,"simu_top soc cpu u_mul wallacefor[23] bi second3 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7354,"simu_top soc cpu u_mul wallacefor[23] bi second3 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7355,"simu_top soc cpu u_mul wallacefor[23] bi second3 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7356,"simu_top soc cpu u_mul wallacefor[23] bi second3 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7357,"simu_top soc cpu u_mul wallacefor[23] bi second4 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7358,"simu_top soc cpu u_mul wallacefor[23] bi second4 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7359,"simu_top soc cpu u_mul wallacefor[23] bi second4 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7360,"simu_top soc cpu u_mul wallacefor[23] bi second4 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7361,"simu_top soc cpu u_mul wallacefor[23] bi second4 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11556,"simu_top soc cpu u_mul wallacefor[23] bi third1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11557,"simu_top soc cpu u_mul wallacefor[23] bi third1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11558,"simu_top soc cpu u_mul wallacefor[23] bi third1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11559,"simu_top soc cpu u_mul wallacefor[23] bi third1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11560,"simu_top soc cpu u_mul wallacefor[23] bi third1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11561,"simu_top soc cpu u_mul wallacefor[23] bi third2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11562,"simu_top soc cpu u_mul wallacefor[23] bi third2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11563,"simu_top soc cpu u_mul wallacefor[23] bi third2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11564,"simu_top soc cpu u_mul wallacefor[23] bi third2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11565,"simu_top soc cpu u_mul wallacefor[23] bi third2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11566,"simu_top soc cpu u_mul wallacefor[23] bi fourth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11567,"simu_top soc cpu u_mul wallacefor[23] bi fourth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11568,"simu_top soc cpu u_mul wallacefor[23] bi fourth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11569,"simu_top soc cpu u_mul wallacefor[23] bi fourth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11570,"simu_top soc cpu u_mul wallacefor[23] bi fourth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13343,"simu_top soc cpu u_mul wallacefor[23] bi fourth2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13344,"simu_top soc cpu u_mul wallacefor[23] bi fourth2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11571,"simu_top soc cpu u_mul wallacefor[23] bi fourth2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11572,"simu_top soc cpu u_mul wallacefor[23] bi fourth2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11573,"simu_top soc cpu u_mul wallacefor[23] bi fourth2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13345,"simu_top soc cpu u_mul wallacefor[23] bi fifth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13346,"simu_top soc cpu u_mul wallacefor[23] bi fifth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11574,"simu_top soc cpu u_mul wallacefor[23] bi fifth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11575,"simu_top soc cpu u_mul wallacefor[23] bi fifth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13342,"simu_top soc cpu u_mul wallacefor[23] bi fifth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13342,"simu_top soc cpu u_mul wallacefor[23] bi sixth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11576,"simu_top soc cpu u_mul wallacefor[23] bi sixth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11577,"simu_top soc cpu u_mul wallacefor[23] bi sixth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11544,"simu_top soc cpu u_mul wallacefor[23] bi sixth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11545,"simu_top soc cpu u_mul wallacefor[23] bi sixth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+7362,"simu_top soc cpu u_mul wallacefor[24] bi InData",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+11578,"simu_top soc cpu u_mul wallacefor[24] bi CIn",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declBus(c+11579,"simu_top soc cpu u_mul wallacefor[24] bi COut",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declBit(c+11580,"simu_top soc cpu u_mul wallacefor[24] bi C",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11581,"simu_top soc cpu u_mul wallacefor[24] bi S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+7363,"simu_top soc cpu u_mul wallacefor[24] bi FirSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBus(c+11582,"simu_top soc cpu u_mul wallacefor[24] bi SecSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13347,"simu_top soc cpu u_mul wallacefor[24] bi ThiSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13348,"simu_top soc cpu u_mul wallacefor[24] bi ForSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+13349,"simu_top soc cpu u_mul wallacefor[24] bi FifSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7364,"simu_top soc cpu u_mul wallacefor[24] bi first1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7365,"simu_top soc cpu u_mul wallacefor[24] bi first1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7366,"simu_top soc cpu u_mul wallacefor[24] bi first1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7367,"simu_top soc cpu u_mul wallacefor[24] bi first1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7368,"simu_top soc cpu u_mul wallacefor[24] bi first1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7369,"simu_top soc cpu u_mul wallacefor[24] bi first2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7370,"simu_top soc cpu u_mul wallacefor[24] bi first2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7371,"simu_top soc cpu u_mul wallacefor[24] bi first2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7372,"simu_top soc cpu u_mul wallacefor[24] bi first2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7373,"simu_top soc cpu u_mul wallacefor[24] bi first2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7374,"simu_top soc cpu u_mul wallacefor[24] bi first3 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7375,"simu_top soc cpu u_mul wallacefor[24] bi first3 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7376,"simu_top soc cpu u_mul wallacefor[24] bi first3 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7377,"simu_top soc cpu u_mul wallacefor[24] bi first3 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7378,"simu_top soc cpu u_mul wallacefor[24] bi first3 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7379,"simu_top soc cpu u_mul wallacefor[24] bi first4 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7380,"simu_top soc cpu u_mul wallacefor[24] bi first4 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7381,"simu_top soc cpu u_mul wallacefor[24] bi first4 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7382,"simu_top soc cpu u_mul wallacefor[24] bi first4 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7383,"simu_top soc cpu u_mul wallacefor[24] bi first4 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7384,"simu_top soc cpu u_mul wallacefor[24] bi first5 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7385,"simu_top soc cpu u_mul wallacefor[24] bi first5 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7386,"simu_top soc cpu u_mul wallacefor[24] bi first5 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7387,"simu_top soc cpu u_mul wallacefor[24] bi first5 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7388,"simu_top soc cpu u_mul wallacefor[24] bi first5 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11583,"simu_top soc cpu u_mul wallacefor[24] bi second1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11584,"simu_top soc cpu u_mul wallacefor[24] bi second1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11585,"simu_top soc cpu u_mul wallacefor[24] bi second1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11586,"simu_top soc cpu u_mul wallacefor[24] bi second1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11587,"simu_top soc cpu u_mul wallacefor[24] bi second1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7389,"simu_top soc cpu u_mul wallacefor[24] bi second2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11588,"simu_top soc cpu u_mul wallacefor[24] bi second2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11589,"simu_top soc cpu u_mul wallacefor[24] bi second2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11590,"simu_top soc cpu u_mul wallacefor[24] bi second2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11591,"simu_top soc cpu u_mul wallacefor[24] bi second2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7390,"simu_top soc cpu u_mul wallacefor[24] bi second3 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7391,"simu_top soc cpu u_mul wallacefor[24] bi second3 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7392,"simu_top soc cpu u_mul wallacefor[24] bi second3 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7393,"simu_top soc cpu u_mul wallacefor[24] bi second3 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7394,"simu_top soc cpu u_mul wallacefor[24] bi second3 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7395,"simu_top soc cpu u_mul wallacefor[24] bi second4 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7396,"simu_top soc cpu u_mul wallacefor[24] bi second4 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7397,"simu_top soc cpu u_mul wallacefor[24] bi second4 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7398,"simu_top soc cpu u_mul wallacefor[24] bi second4 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7399,"simu_top soc cpu u_mul wallacefor[24] bi second4 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11592,"simu_top soc cpu u_mul wallacefor[24] bi third1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11593,"simu_top soc cpu u_mul wallacefor[24] bi third1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11594,"simu_top soc cpu u_mul wallacefor[24] bi third1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11595,"simu_top soc cpu u_mul wallacefor[24] bi third1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11596,"simu_top soc cpu u_mul wallacefor[24] bi third1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11597,"simu_top soc cpu u_mul wallacefor[24] bi third2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11598,"simu_top soc cpu u_mul wallacefor[24] bi third2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11599,"simu_top soc cpu u_mul wallacefor[24] bi third2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11600,"simu_top soc cpu u_mul wallacefor[24] bi third2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11601,"simu_top soc cpu u_mul wallacefor[24] bi third2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11602,"simu_top soc cpu u_mul wallacefor[24] bi fourth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11603,"simu_top soc cpu u_mul wallacefor[24] bi fourth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11604,"simu_top soc cpu u_mul wallacefor[24] bi fourth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11605,"simu_top soc cpu u_mul wallacefor[24] bi fourth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11606,"simu_top soc cpu u_mul wallacefor[24] bi fourth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13350,"simu_top soc cpu u_mul wallacefor[24] bi fourth2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13351,"simu_top soc cpu u_mul wallacefor[24] bi fourth2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11607,"simu_top soc cpu u_mul wallacefor[24] bi fourth2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11608,"simu_top soc cpu u_mul wallacefor[24] bi fourth2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11609,"simu_top soc cpu u_mul wallacefor[24] bi fourth2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13352,"simu_top soc cpu u_mul wallacefor[24] bi fifth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13353,"simu_top soc cpu u_mul wallacefor[24] bi fifth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11610,"simu_top soc cpu u_mul wallacefor[24] bi fifth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11611,"simu_top soc cpu u_mul wallacefor[24] bi fifth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13349,"simu_top soc cpu u_mul wallacefor[24] bi fifth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13349,"simu_top soc cpu u_mul wallacefor[24] bi sixth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11612,"simu_top soc cpu u_mul wallacefor[24] bi sixth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11613,"simu_top soc cpu u_mul wallacefor[24] bi sixth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11580,"simu_top soc cpu u_mul wallacefor[24] bi sixth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11581,"simu_top soc cpu u_mul wallacefor[24] bi sixth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+7400,"simu_top soc cpu u_mul wallacefor[25] bi InData",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+11614,"simu_top soc cpu u_mul wallacefor[25] bi CIn",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declBus(c+11615,"simu_top soc cpu u_mul wallacefor[25] bi COut",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declBit(c+11616,"simu_top soc cpu u_mul wallacefor[25] bi C",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11617,"simu_top soc cpu u_mul wallacefor[25] bi S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+7401,"simu_top soc cpu u_mul wallacefor[25] bi FirSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBus(c+11618,"simu_top soc cpu u_mul wallacefor[25] bi SecSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13354,"simu_top soc cpu u_mul wallacefor[25] bi ThiSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13355,"simu_top soc cpu u_mul wallacefor[25] bi ForSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+13356,"simu_top soc cpu u_mul wallacefor[25] bi FifSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7402,"simu_top soc cpu u_mul wallacefor[25] bi first1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7403,"simu_top soc cpu u_mul wallacefor[25] bi first1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7404,"simu_top soc cpu u_mul wallacefor[25] bi first1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7405,"simu_top soc cpu u_mul wallacefor[25] bi first1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7406,"simu_top soc cpu u_mul wallacefor[25] bi first1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7407,"simu_top soc cpu u_mul wallacefor[25] bi first2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7408,"simu_top soc cpu u_mul wallacefor[25] bi first2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7409,"simu_top soc cpu u_mul wallacefor[25] bi first2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7410,"simu_top soc cpu u_mul wallacefor[25] bi first2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7411,"simu_top soc cpu u_mul wallacefor[25] bi first2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7412,"simu_top soc cpu u_mul wallacefor[25] bi first3 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7413,"simu_top soc cpu u_mul wallacefor[25] bi first3 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7414,"simu_top soc cpu u_mul wallacefor[25] bi first3 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7415,"simu_top soc cpu u_mul wallacefor[25] bi first3 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7416,"simu_top soc cpu u_mul wallacefor[25] bi first3 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7417,"simu_top soc cpu u_mul wallacefor[25] bi first4 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7418,"simu_top soc cpu u_mul wallacefor[25] bi first4 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7419,"simu_top soc cpu u_mul wallacefor[25] bi first4 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7420,"simu_top soc cpu u_mul wallacefor[25] bi first4 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7421,"simu_top soc cpu u_mul wallacefor[25] bi first4 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7422,"simu_top soc cpu u_mul wallacefor[25] bi first5 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7423,"simu_top soc cpu u_mul wallacefor[25] bi first5 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7424,"simu_top soc cpu u_mul wallacefor[25] bi first5 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7425,"simu_top soc cpu u_mul wallacefor[25] bi first5 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7426,"simu_top soc cpu u_mul wallacefor[25] bi first5 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11619,"simu_top soc cpu u_mul wallacefor[25] bi second1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11620,"simu_top soc cpu u_mul wallacefor[25] bi second1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11621,"simu_top soc cpu u_mul wallacefor[25] bi second1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11622,"simu_top soc cpu u_mul wallacefor[25] bi second1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11623,"simu_top soc cpu u_mul wallacefor[25] bi second1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7427,"simu_top soc cpu u_mul wallacefor[25] bi second2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11624,"simu_top soc cpu u_mul wallacefor[25] bi second2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11625,"simu_top soc cpu u_mul wallacefor[25] bi second2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11626,"simu_top soc cpu u_mul wallacefor[25] bi second2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11627,"simu_top soc cpu u_mul wallacefor[25] bi second2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7428,"simu_top soc cpu u_mul wallacefor[25] bi second3 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7429,"simu_top soc cpu u_mul wallacefor[25] bi second3 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7430,"simu_top soc cpu u_mul wallacefor[25] bi second3 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7431,"simu_top soc cpu u_mul wallacefor[25] bi second3 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7432,"simu_top soc cpu u_mul wallacefor[25] bi second3 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7433,"simu_top soc cpu u_mul wallacefor[25] bi second4 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7434,"simu_top soc cpu u_mul wallacefor[25] bi second4 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7435,"simu_top soc cpu u_mul wallacefor[25] bi second4 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7436,"simu_top soc cpu u_mul wallacefor[25] bi second4 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7437,"simu_top soc cpu u_mul wallacefor[25] bi second4 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11628,"simu_top soc cpu u_mul wallacefor[25] bi third1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11629,"simu_top soc cpu u_mul wallacefor[25] bi third1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11630,"simu_top soc cpu u_mul wallacefor[25] bi third1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11631,"simu_top soc cpu u_mul wallacefor[25] bi third1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11632,"simu_top soc cpu u_mul wallacefor[25] bi third1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11633,"simu_top soc cpu u_mul wallacefor[25] bi third2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11634,"simu_top soc cpu u_mul wallacefor[25] bi third2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11635,"simu_top soc cpu u_mul wallacefor[25] bi third2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11636,"simu_top soc cpu u_mul wallacefor[25] bi third2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11637,"simu_top soc cpu u_mul wallacefor[25] bi third2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11638,"simu_top soc cpu u_mul wallacefor[25] bi fourth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11639,"simu_top soc cpu u_mul wallacefor[25] bi fourth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11640,"simu_top soc cpu u_mul wallacefor[25] bi fourth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11641,"simu_top soc cpu u_mul wallacefor[25] bi fourth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11642,"simu_top soc cpu u_mul wallacefor[25] bi fourth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13357,"simu_top soc cpu u_mul wallacefor[25] bi fourth2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13358,"simu_top soc cpu u_mul wallacefor[25] bi fourth2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11643,"simu_top soc cpu u_mul wallacefor[25] bi fourth2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11644,"simu_top soc cpu u_mul wallacefor[25] bi fourth2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11645,"simu_top soc cpu u_mul wallacefor[25] bi fourth2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13359,"simu_top soc cpu u_mul wallacefor[25] bi fifth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13360,"simu_top soc cpu u_mul wallacefor[25] bi fifth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11646,"simu_top soc cpu u_mul wallacefor[25] bi fifth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11647,"simu_top soc cpu u_mul wallacefor[25] bi fifth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13356,"simu_top soc cpu u_mul wallacefor[25] bi fifth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13356,"simu_top soc cpu u_mul wallacefor[25] bi sixth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11648,"simu_top soc cpu u_mul wallacefor[25] bi sixth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11649,"simu_top soc cpu u_mul wallacefor[25] bi sixth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11616,"simu_top soc cpu u_mul wallacefor[25] bi sixth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11617,"simu_top soc cpu u_mul wallacefor[25] bi sixth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+7438,"simu_top soc cpu u_mul wallacefor[26] bi InData",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+11650,"simu_top soc cpu u_mul wallacefor[26] bi CIn",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declBus(c+11651,"simu_top soc cpu u_mul wallacefor[26] bi COut",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declBit(c+11652,"simu_top soc cpu u_mul wallacefor[26] bi C",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11653,"simu_top soc cpu u_mul wallacefor[26] bi S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+7439,"simu_top soc cpu u_mul wallacefor[26] bi FirSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBus(c+11654,"simu_top soc cpu u_mul wallacefor[26] bi SecSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13361,"simu_top soc cpu u_mul wallacefor[26] bi ThiSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13362,"simu_top soc cpu u_mul wallacefor[26] bi ForSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+13363,"simu_top soc cpu u_mul wallacefor[26] bi FifSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7440,"simu_top soc cpu u_mul wallacefor[26] bi first1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7441,"simu_top soc cpu u_mul wallacefor[26] bi first1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7442,"simu_top soc cpu u_mul wallacefor[26] bi first1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7443,"simu_top soc cpu u_mul wallacefor[26] bi first1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7444,"simu_top soc cpu u_mul wallacefor[26] bi first1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7445,"simu_top soc cpu u_mul wallacefor[26] bi first2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7446,"simu_top soc cpu u_mul wallacefor[26] bi first2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7447,"simu_top soc cpu u_mul wallacefor[26] bi first2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7448,"simu_top soc cpu u_mul wallacefor[26] bi first2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7449,"simu_top soc cpu u_mul wallacefor[26] bi first2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7450,"simu_top soc cpu u_mul wallacefor[26] bi first3 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7451,"simu_top soc cpu u_mul wallacefor[26] bi first3 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7452,"simu_top soc cpu u_mul wallacefor[26] bi first3 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7453,"simu_top soc cpu u_mul wallacefor[26] bi first3 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7454,"simu_top soc cpu u_mul wallacefor[26] bi first3 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7455,"simu_top soc cpu u_mul wallacefor[26] bi first4 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7456,"simu_top soc cpu u_mul wallacefor[26] bi first4 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7457,"simu_top soc cpu u_mul wallacefor[26] bi first4 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7458,"simu_top soc cpu u_mul wallacefor[26] bi first4 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7459,"simu_top soc cpu u_mul wallacefor[26] bi first4 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7460,"simu_top soc cpu u_mul wallacefor[26] bi first5 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7461,"simu_top soc cpu u_mul wallacefor[26] bi first5 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7462,"simu_top soc cpu u_mul wallacefor[26] bi first5 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7463,"simu_top soc cpu u_mul wallacefor[26] bi first5 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7464,"simu_top soc cpu u_mul wallacefor[26] bi first5 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11655,"simu_top soc cpu u_mul wallacefor[26] bi second1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11656,"simu_top soc cpu u_mul wallacefor[26] bi second1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11657,"simu_top soc cpu u_mul wallacefor[26] bi second1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11658,"simu_top soc cpu u_mul wallacefor[26] bi second1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11659,"simu_top soc cpu u_mul wallacefor[26] bi second1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7465,"simu_top soc cpu u_mul wallacefor[26] bi second2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11660,"simu_top soc cpu u_mul wallacefor[26] bi second2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11661,"simu_top soc cpu u_mul wallacefor[26] bi second2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11662,"simu_top soc cpu u_mul wallacefor[26] bi second2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11663,"simu_top soc cpu u_mul wallacefor[26] bi second2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7466,"simu_top soc cpu u_mul wallacefor[26] bi second3 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7467,"simu_top soc cpu u_mul wallacefor[26] bi second3 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7468,"simu_top soc cpu u_mul wallacefor[26] bi second3 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7469,"simu_top soc cpu u_mul wallacefor[26] bi second3 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7470,"simu_top soc cpu u_mul wallacefor[26] bi second3 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7471,"simu_top soc cpu u_mul wallacefor[26] bi second4 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7472,"simu_top soc cpu u_mul wallacefor[26] bi second4 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7473,"simu_top soc cpu u_mul wallacefor[26] bi second4 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7474,"simu_top soc cpu u_mul wallacefor[26] bi second4 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7475,"simu_top soc cpu u_mul wallacefor[26] bi second4 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11664,"simu_top soc cpu u_mul wallacefor[26] bi third1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11665,"simu_top soc cpu u_mul wallacefor[26] bi third1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11666,"simu_top soc cpu u_mul wallacefor[26] bi third1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11667,"simu_top soc cpu u_mul wallacefor[26] bi third1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11668,"simu_top soc cpu u_mul wallacefor[26] bi third1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11669,"simu_top soc cpu u_mul wallacefor[26] bi third2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11670,"simu_top soc cpu u_mul wallacefor[26] bi third2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11671,"simu_top soc cpu u_mul wallacefor[26] bi third2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11672,"simu_top soc cpu u_mul wallacefor[26] bi third2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11673,"simu_top soc cpu u_mul wallacefor[26] bi third2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11674,"simu_top soc cpu u_mul wallacefor[26] bi fourth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11675,"simu_top soc cpu u_mul wallacefor[26] bi fourth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11676,"simu_top soc cpu u_mul wallacefor[26] bi fourth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11677,"simu_top soc cpu u_mul wallacefor[26] bi fourth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11678,"simu_top soc cpu u_mul wallacefor[26] bi fourth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13364,"simu_top soc cpu u_mul wallacefor[26] bi fourth2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13365,"simu_top soc cpu u_mul wallacefor[26] bi fourth2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11679,"simu_top soc cpu u_mul wallacefor[26] bi fourth2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11680,"simu_top soc cpu u_mul wallacefor[26] bi fourth2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11681,"simu_top soc cpu u_mul wallacefor[26] bi fourth2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13366,"simu_top soc cpu u_mul wallacefor[26] bi fifth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13367,"simu_top soc cpu u_mul wallacefor[26] bi fifth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11682,"simu_top soc cpu u_mul wallacefor[26] bi fifth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11683,"simu_top soc cpu u_mul wallacefor[26] bi fifth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13363,"simu_top soc cpu u_mul wallacefor[26] bi fifth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13363,"simu_top soc cpu u_mul wallacefor[26] bi sixth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11684,"simu_top soc cpu u_mul wallacefor[26] bi sixth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11685,"simu_top soc cpu u_mul wallacefor[26] bi sixth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11652,"simu_top soc cpu u_mul wallacefor[26] bi sixth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11653,"simu_top soc cpu u_mul wallacefor[26] bi sixth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+7476,"simu_top soc cpu u_mul wallacefor[27] bi InData",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+11686,"simu_top soc cpu u_mul wallacefor[27] bi CIn",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declBus(c+11687,"simu_top soc cpu u_mul wallacefor[27] bi COut",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declBit(c+11688,"simu_top soc cpu u_mul wallacefor[27] bi C",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11689,"simu_top soc cpu u_mul wallacefor[27] bi S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+7477,"simu_top soc cpu u_mul wallacefor[27] bi FirSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBus(c+11690,"simu_top soc cpu u_mul wallacefor[27] bi SecSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13368,"simu_top soc cpu u_mul wallacefor[27] bi ThiSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13369,"simu_top soc cpu u_mul wallacefor[27] bi ForSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+13370,"simu_top soc cpu u_mul wallacefor[27] bi FifSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7478,"simu_top soc cpu u_mul wallacefor[27] bi first1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7479,"simu_top soc cpu u_mul wallacefor[27] bi first1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7480,"simu_top soc cpu u_mul wallacefor[27] bi first1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7481,"simu_top soc cpu u_mul wallacefor[27] bi first1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7482,"simu_top soc cpu u_mul wallacefor[27] bi first1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7483,"simu_top soc cpu u_mul wallacefor[27] bi first2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7484,"simu_top soc cpu u_mul wallacefor[27] bi first2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7485,"simu_top soc cpu u_mul wallacefor[27] bi first2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7486,"simu_top soc cpu u_mul wallacefor[27] bi first2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7487,"simu_top soc cpu u_mul wallacefor[27] bi first2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7488,"simu_top soc cpu u_mul wallacefor[27] bi first3 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7489,"simu_top soc cpu u_mul wallacefor[27] bi first3 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7490,"simu_top soc cpu u_mul wallacefor[27] bi first3 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7491,"simu_top soc cpu u_mul wallacefor[27] bi first3 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7492,"simu_top soc cpu u_mul wallacefor[27] bi first3 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7493,"simu_top soc cpu u_mul wallacefor[27] bi first4 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7494,"simu_top soc cpu u_mul wallacefor[27] bi first4 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7495,"simu_top soc cpu u_mul wallacefor[27] bi first4 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7496,"simu_top soc cpu u_mul wallacefor[27] bi first4 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7497,"simu_top soc cpu u_mul wallacefor[27] bi first4 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7498,"simu_top soc cpu u_mul wallacefor[27] bi first5 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7499,"simu_top soc cpu u_mul wallacefor[27] bi first5 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7500,"simu_top soc cpu u_mul wallacefor[27] bi first5 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7501,"simu_top soc cpu u_mul wallacefor[27] bi first5 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7502,"simu_top soc cpu u_mul wallacefor[27] bi first5 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11691,"simu_top soc cpu u_mul wallacefor[27] bi second1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11692,"simu_top soc cpu u_mul wallacefor[27] bi second1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11693,"simu_top soc cpu u_mul wallacefor[27] bi second1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11694,"simu_top soc cpu u_mul wallacefor[27] bi second1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11695,"simu_top soc cpu u_mul wallacefor[27] bi second1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7503,"simu_top soc cpu u_mul wallacefor[27] bi second2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11696,"simu_top soc cpu u_mul wallacefor[27] bi second2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11697,"simu_top soc cpu u_mul wallacefor[27] bi second2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11698,"simu_top soc cpu u_mul wallacefor[27] bi second2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11699,"simu_top soc cpu u_mul wallacefor[27] bi second2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7504,"simu_top soc cpu u_mul wallacefor[27] bi second3 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7505,"simu_top soc cpu u_mul wallacefor[27] bi second3 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7506,"simu_top soc cpu u_mul wallacefor[27] bi second3 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7507,"simu_top soc cpu u_mul wallacefor[27] bi second3 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7508,"simu_top soc cpu u_mul wallacefor[27] bi second3 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7509,"simu_top soc cpu u_mul wallacefor[27] bi second4 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7510,"simu_top soc cpu u_mul wallacefor[27] bi second4 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7511,"simu_top soc cpu u_mul wallacefor[27] bi second4 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7512,"simu_top soc cpu u_mul wallacefor[27] bi second4 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7513,"simu_top soc cpu u_mul wallacefor[27] bi second4 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11700,"simu_top soc cpu u_mul wallacefor[27] bi third1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11701,"simu_top soc cpu u_mul wallacefor[27] bi third1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11702,"simu_top soc cpu u_mul wallacefor[27] bi third1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11703,"simu_top soc cpu u_mul wallacefor[27] bi third1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11704,"simu_top soc cpu u_mul wallacefor[27] bi third1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11705,"simu_top soc cpu u_mul wallacefor[27] bi third2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11706,"simu_top soc cpu u_mul wallacefor[27] bi third2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11707,"simu_top soc cpu u_mul wallacefor[27] bi third2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11708,"simu_top soc cpu u_mul wallacefor[27] bi third2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11709,"simu_top soc cpu u_mul wallacefor[27] bi third2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11710,"simu_top soc cpu u_mul wallacefor[27] bi fourth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11711,"simu_top soc cpu u_mul wallacefor[27] bi fourth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11712,"simu_top soc cpu u_mul wallacefor[27] bi fourth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11713,"simu_top soc cpu u_mul wallacefor[27] bi fourth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11714,"simu_top soc cpu u_mul wallacefor[27] bi fourth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13371,"simu_top soc cpu u_mul wallacefor[27] bi fourth2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13372,"simu_top soc cpu u_mul wallacefor[27] bi fourth2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11715,"simu_top soc cpu u_mul wallacefor[27] bi fourth2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11716,"simu_top soc cpu u_mul wallacefor[27] bi fourth2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11717,"simu_top soc cpu u_mul wallacefor[27] bi fourth2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13373,"simu_top soc cpu u_mul wallacefor[27] bi fifth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13374,"simu_top soc cpu u_mul wallacefor[27] bi fifth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11718,"simu_top soc cpu u_mul wallacefor[27] bi fifth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11719,"simu_top soc cpu u_mul wallacefor[27] bi fifth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13370,"simu_top soc cpu u_mul wallacefor[27] bi fifth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13370,"simu_top soc cpu u_mul wallacefor[27] bi sixth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11720,"simu_top soc cpu u_mul wallacefor[27] bi sixth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11721,"simu_top soc cpu u_mul wallacefor[27] bi sixth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11688,"simu_top soc cpu u_mul wallacefor[27] bi sixth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11689,"simu_top soc cpu u_mul wallacefor[27] bi sixth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+7514,"simu_top soc cpu u_mul wallacefor[28] bi InData",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+11722,"simu_top soc cpu u_mul wallacefor[28] bi CIn",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declBus(c+11723,"simu_top soc cpu u_mul wallacefor[28] bi COut",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declBit(c+11724,"simu_top soc cpu u_mul wallacefor[28] bi C",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11725,"simu_top soc cpu u_mul wallacefor[28] bi S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+7515,"simu_top soc cpu u_mul wallacefor[28] bi FirSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBus(c+11726,"simu_top soc cpu u_mul wallacefor[28] bi SecSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13375,"simu_top soc cpu u_mul wallacefor[28] bi ThiSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13376,"simu_top soc cpu u_mul wallacefor[28] bi ForSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+13377,"simu_top soc cpu u_mul wallacefor[28] bi FifSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7516,"simu_top soc cpu u_mul wallacefor[28] bi first1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7517,"simu_top soc cpu u_mul wallacefor[28] bi first1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7518,"simu_top soc cpu u_mul wallacefor[28] bi first1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7519,"simu_top soc cpu u_mul wallacefor[28] bi first1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7520,"simu_top soc cpu u_mul wallacefor[28] bi first1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7521,"simu_top soc cpu u_mul wallacefor[28] bi first2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7522,"simu_top soc cpu u_mul wallacefor[28] bi first2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7523,"simu_top soc cpu u_mul wallacefor[28] bi first2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7524,"simu_top soc cpu u_mul wallacefor[28] bi first2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7525,"simu_top soc cpu u_mul wallacefor[28] bi first2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7526,"simu_top soc cpu u_mul wallacefor[28] bi first3 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7527,"simu_top soc cpu u_mul wallacefor[28] bi first3 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7528,"simu_top soc cpu u_mul wallacefor[28] bi first3 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7529,"simu_top soc cpu u_mul wallacefor[28] bi first3 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7530,"simu_top soc cpu u_mul wallacefor[28] bi first3 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7531,"simu_top soc cpu u_mul wallacefor[28] bi first4 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7532,"simu_top soc cpu u_mul wallacefor[28] bi first4 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7533,"simu_top soc cpu u_mul wallacefor[28] bi first4 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7534,"simu_top soc cpu u_mul wallacefor[28] bi first4 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7535,"simu_top soc cpu u_mul wallacefor[28] bi first4 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7536,"simu_top soc cpu u_mul wallacefor[28] bi first5 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7537,"simu_top soc cpu u_mul wallacefor[28] bi first5 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7538,"simu_top soc cpu u_mul wallacefor[28] bi first5 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7539,"simu_top soc cpu u_mul wallacefor[28] bi first5 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7540,"simu_top soc cpu u_mul wallacefor[28] bi first5 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11727,"simu_top soc cpu u_mul wallacefor[28] bi second1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11728,"simu_top soc cpu u_mul wallacefor[28] bi second1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11729,"simu_top soc cpu u_mul wallacefor[28] bi second1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11730,"simu_top soc cpu u_mul wallacefor[28] bi second1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11731,"simu_top soc cpu u_mul wallacefor[28] bi second1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7541,"simu_top soc cpu u_mul wallacefor[28] bi second2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11732,"simu_top soc cpu u_mul wallacefor[28] bi second2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11733,"simu_top soc cpu u_mul wallacefor[28] bi second2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11734,"simu_top soc cpu u_mul wallacefor[28] bi second2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11735,"simu_top soc cpu u_mul wallacefor[28] bi second2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7542,"simu_top soc cpu u_mul wallacefor[28] bi second3 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7543,"simu_top soc cpu u_mul wallacefor[28] bi second3 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7544,"simu_top soc cpu u_mul wallacefor[28] bi second3 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7545,"simu_top soc cpu u_mul wallacefor[28] bi second3 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7546,"simu_top soc cpu u_mul wallacefor[28] bi second3 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7547,"simu_top soc cpu u_mul wallacefor[28] bi second4 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7548,"simu_top soc cpu u_mul wallacefor[28] bi second4 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7549,"simu_top soc cpu u_mul wallacefor[28] bi second4 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7550,"simu_top soc cpu u_mul wallacefor[28] bi second4 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7551,"simu_top soc cpu u_mul wallacefor[28] bi second4 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11736,"simu_top soc cpu u_mul wallacefor[28] bi third1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11737,"simu_top soc cpu u_mul wallacefor[28] bi third1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11738,"simu_top soc cpu u_mul wallacefor[28] bi third1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11739,"simu_top soc cpu u_mul wallacefor[28] bi third1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11740,"simu_top soc cpu u_mul wallacefor[28] bi third1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11741,"simu_top soc cpu u_mul wallacefor[28] bi third2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11742,"simu_top soc cpu u_mul wallacefor[28] bi third2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11743,"simu_top soc cpu u_mul wallacefor[28] bi third2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11744,"simu_top soc cpu u_mul wallacefor[28] bi third2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11745,"simu_top soc cpu u_mul wallacefor[28] bi third2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11746,"simu_top soc cpu u_mul wallacefor[28] bi fourth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11747,"simu_top soc cpu u_mul wallacefor[28] bi fourth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11748,"simu_top soc cpu u_mul wallacefor[28] bi fourth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11749,"simu_top soc cpu u_mul wallacefor[28] bi fourth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11750,"simu_top soc cpu u_mul wallacefor[28] bi fourth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13378,"simu_top soc cpu u_mul wallacefor[28] bi fourth2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13379,"simu_top soc cpu u_mul wallacefor[28] bi fourth2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11751,"simu_top soc cpu u_mul wallacefor[28] bi fourth2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11752,"simu_top soc cpu u_mul wallacefor[28] bi fourth2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11753,"simu_top soc cpu u_mul wallacefor[28] bi fourth2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13380,"simu_top soc cpu u_mul wallacefor[28] bi fifth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13381,"simu_top soc cpu u_mul wallacefor[28] bi fifth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11754,"simu_top soc cpu u_mul wallacefor[28] bi fifth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11755,"simu_top soc cpu u_mul wallacefor[28] bi fifth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13377,"simu_top soc cpu u_mul wallacefor[28] bi fifth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13377,"simu_top soc cpu u_mul wallacefor[28] bi sixth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11756,"simu_top soc cpu u_mul wallacefor[28] bi sixth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11757,"simu_top soc cpu u_mul wallacefor[28] bi sixth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11724,"simu_top soc cpu u_mul wallacefor[28] bi sixth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11725,"simu_top soc cpu u_mul wallacefor[28] bi sixth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+7552,"simu_top soc cpu u_mul wallacefor[29] bi InData",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+11758,"simu_top soc cpu u_mul wallacefor[29] bi CIn",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declBus(c+11759,"simu_top soc cpu u_mul wallacefor[29] bi COut",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declBit(c+11760,"simu_top soc cpu u_mul wallacefor[29] bi C",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11761,"simu_top soc cpu u_mul wallacefor[29] bi S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+7553,"simu_top soc cpu u_mul wallacefor[29] bi FirSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBus(c+11762,"simu_top soc cpu u_mul wallacefor[29] bi SecSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13382,"simu_top soc cpu u_mul wallacefor[29] bi ThiSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13383,"simu_top soc cpu u_mul wallacefor[29] bi ForSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+13384,"simu_top soc cpu u_mul wallacefor[29] bi FifSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7554,"simu_top soc cpu u_mul wallacefor[29] bi first1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7555,"simu_top soc cpu u_mul wallacefor[29] bi first1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7556,"simu_top soc cpu u_mul wallacefor[29] bi first1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7557,"simu_top soc cpu u_mul wallacefor[29] bi first1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7558,"simu_top soc cpu u_mul wallacefor[29] bi first1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7559,"simu_top soc cpu u_mul wallacefor[29] bi first2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7560,"simu_top soc cpu u_mul wallacefor[29] bi first2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7561,"simu_top soc cpu u_mul wallacefor[29] bi first2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7562,"simu_top soc cpu u_mul wallacefor[29] bi first2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7563,"simu_top soc cpu u_mul wallacefor[29] bi first2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7564,"simu_top soc cpu u_mul wallacefor[29] bi first3 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7565,"simu_top soc cpu u_mul wallacefor[29] bi first3 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7566,"simu_top soc cpu u_mul wallacefor[29] bi first3 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7567,"simu_top soc cpu u_mul wallacefor[29] bi first3 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7568,"simu_top soc cpu u_mul wallacefor[29] bi first3 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7569,"simu_top soc cpu u_mul wallacefor[29] bi first4 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7570,"simu_top soc cpu u_mul wallacefor[29] bi first4 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7571,"simu_top soc cpu u_mul wallacefor[29] bi first4 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7572,"simu_top soc cpu u_mul wallacefor[29] bi first4 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7573,"simu_top soc cpu u_mul wallacefor[29] bi first4 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7574,"simu_top soc cpu u_mul wallacefor[29] bi first5 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7575,"simu_top soc cpu u_mul wallacefor[29] bi first5 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7576,"simu_top soc cpu u_mul wallacefor[29] bi first5 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7577,"simu_top soc cpu u_mul wallacefor[29] bi first5 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7578,"simu_top soc cpu u_mul wallacefor[29] bi first5 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11763,"simu_top soc cpu u_mul wallacefor[29] bi second1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11764,"simu_top soc cpu u_mul wallacefor[29] bi second1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11765,"simu_top soc cpu u_mul wallacefor[29] bi second1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11766,"simu_top soc cpu u_mul wallacefor[29] bi second1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11767,"simu_top soc cpu u_mul wallacefor[29] bi second1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7579,"simu_top soc cpu u_mul wallacefor[29] bi second2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11768,"simu_top soc cpu u_mul wallacefor[29] bi second2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11769,"simu_top soc cpu u_mul wallacefor[29] bi second2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11770,"simu_top soc cpu u_mul wallacefor[29] bi second2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11771,"simu_top soc cpu u_mul wallacefor[29] bi second2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7580,"simu_top soc cpu u_mul wallacefor[29] bi second3 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7581,"simu_top soc cpu u_mul wallacefor[29] bi second3 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7582,"simu_top soc cpu u_mul wallacefor[29] bi second3 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7583,"simu_top soc cpu u_mul wallacefor[29] bi second3 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7584,"simu_top soc cpu u_mul wallacefor[29] bi second3 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7585,"simu_top soc cpu u_mul wallacefor[29] bi second4 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7586,"simu_top soc cpu u_mul wallacefor[29] bi second4 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7587,"simu_top soc cpu u_mul wallacefor[29] bi second4 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7588,"simu_top soc cpu u_mul wallacefor[29] bi second4 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7589,"simu_top soc cpu u_mul wallacefor[29] bi second4 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11772,"simu_top soc cpu u_mul wallacefor[29] bi third1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11773,"simu_top soc cpu u_mul wallacefor[29] bi third1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11774,"simu_top soc cpu u_mul wallacefor[29] bi third1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11775,"simu_top soc cpu u_mul wallacefor[29] bi third1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11776,"simu_top soc cpu u_mul wallacefor[29] bi third1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11777,"simu_top soc cpu u_mul wallacefor[29] bi third2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11778,"simu_top soc cpu u_mul wallacefor[29] bi third2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11779,"simu_top soc cpu u_mul wallacefor[29] bi third2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11780,"simu_top soc cpu u_mul wallacefor[29] bi third2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11781,"simu_top soc cpu u_mul wallacefor[29] bi third2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11782,"simu_top soc cpu u_mul wallacefor[29] bi fourth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11783,"simu_top soc cpu u_mul wallacefor[29] bi fourth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11784,"simu_top soc cpu u_mul wallacefor[29] bi fourth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11785,"simu_top soc cpu u_mul wallacefor[29] bi fourth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11786,"simu_top soc cpu u_mul wallacefor[29] bi fourth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13385,"simu_top soc cpu u_mul wallacefor[29] bi fourth2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13386,"simu_top soc cpu u_mul wallacefor[29] bi fourth2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11787,"simu_top soc cpu u_mul wallacefor[29] bi fourth2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11788,"simu_top soc cpu u_mul wallacefor[29] bi fourth2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11789,"simu_top soc cpu u_mul wallacefor[29] bi fourth2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13387,"simu_top soc cpu u_mul wallacefor[29] bi fifth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13388,"simu_top soc cpu u_mul wallacefor[29] bi fifth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11790,"simu_top soc cpu u_mul wallacefor[29] bi fifth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11791,"simu_top soc cpu u_mul wallacefor[29] bi fifth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13384,"simu_top soc cpu u_mul wallacefor[29] bi fifth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13384,"simu_top soc cpu u_mul wallacefor[29] bi sixth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11792,"simu_top soc cpu u_mul wallacefor[29] bi sixth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11793,"simu_top soc cpu u_mul wallacefor[29] bi sixth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11760,"simu_top soc cpu u_mul wallacefor[29] bi sixth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11761,"simu_top soc cpu u_mul wallacefor[29] bi sixth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+7590,"simu_top soc cpu u_mul wallacefor[30] bi InData",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+11794,"simu_top soc cpu u_mul wallacefor[30] bi CIn",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declBus(c+11795,"simu_top soc cpu u_mul wallacefor[30] bi COut",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declBit(c+11796,"simu_top soc cpu u_mul wallacefor[30] bi C",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11797,"simu_top soc cpu u_mul wallacefor[30] bi S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+7591,"simu_top soc cpu u_mul wallacefor[30] bi FirSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBus(c+11798,"simu_top soc cpu u_mul wallacefor[30] bi SecSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13389,"simu_top soc cpu u_mul wallacefor[30] bi ThiSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13390,"simu_top soc cpu u_mul wallacefor[30] bi ForSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+13391,"simu_top soc cpu u_mul wallacefor[30] bi FifSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7592,"simu_top soc cpu u_mul wallacefor[30] bi first1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7593,"simu_top soc cpu u_mul wallacefor[30] bi first1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7594,"simu_top soc cpu u_mul wallacefor[30] bi first1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7595,"simu_top soc cpu u_mul wallacefor[30] bi first1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7596,"simu_top soc cpu u_mul wallacefor[30] bi first1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7597,"simu_top soc cpu u_mul wallacefor[30] bi first2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7598,"simu_top soc cpu u_mul wallacefor[30] bi first2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7599,"simu_top soc cpu u_mul wallacefor[30] bi first2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7600,"simu_top soc cpu u_mul wallacefor[30] bi first2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7601,"simu_top soc cpu u_mul wallacefor[30] bi first2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7602,"simu_top soc cpu u_mul wallacefor[30] bi first3 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7603,"simu_top soc cpu u_mul wallacefor[30] bi first3 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7604,"simu_top soc cpu u_mul wallacefor[30] bi first3 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7605,"simu_top soc cpu u_mul wallacefor[30] bi first3 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7606,"simu_top soc cpu u_mul wallacefor[30] bi first3 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7607,"simu_top soc cpu u_mul wallacefor[30] bi first4 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7608,"simu_top soc cpu u_mul wallacefor[30] bi first4 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7609,"simu_top soc cpu u_mul wallacefor[30] bi first4 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7610,"simu_top soc cpu u_mul wallacefor[30] bi first4 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7611,"simu_top soc cpu u_mul wallacefor[30] bi first4 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7612,"simu_top soc cpu u_mul wallacefor[30] bi first5 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7613,"simu_top soc cpu u_mul wallacefor[30] bi first5 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7614,"simu_top soc cpu u_mul wallacefor[30] bi first5 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7615,"simu_top soc cpu u_mul wallacefor[30] bi first5 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7616,"simu_top soc cpu u_mul wallacefor[30] bi first5 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11799,"simu_top soc cpu u_mul wallacefor[30] bi second1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11800,"simu_top soc cpu u_mul wallacefor[30] bi second1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11801,"simu_top soc cpu u_mul wallacefor[30] bi second1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11802,"simu_top soc cpu u_mul wallacefor[30] bi second1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11803,"simu_top soc cpu u_mul wallacefor[30] bi second1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7617,"simu_top soc cpu u_mul wallacefor[30] bi second2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11804,"simu_top soc cpu u_mul wallacefor[30] bi second2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11805,"simu_top soc cpu u_mul wallacefor[30] bi second2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11806,"simu_top soc cpu u_mul wallacefor[30] bi second2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11807,"simu_top soc cpu u_mul wallacefor[30] bi second2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7618,"simu_top soc cpu u_mul wallacefor[30] bi second3 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7619,"simu_top soc cpu u_mul wallacefor[30] bi second3 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7620,"simu_top soc cpu u_mul wallacefor[30] bi second3 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7621,"simu_top soc cpu u_mul wallacefor[30] bi second3 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7622,"simu_top soc cpu u_mul wallacefor[30] bi second3 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7623,"simu_top soc cpu u_mul wallacefor[30] bi second4 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7624,"simu_top soc cpu u_mul wallacefor[30] bi second4 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7625,"simu_top soc cpu u_mul wallacefor[30] bi second4 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7626,"simu_top soc cpu u_mul wallacefor[30] bi second4 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7627,"simu_top soc cpu u_mul wallacefor[30] bi second4 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11808,"simu_top soc cpu u_mul wallacefor[30] bi third1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11809,"simu_top soc cpu u_mul wallacefor[30] bi third1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11810,"simu_top soc cpu u_mul wallacefor[30] bi third1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11811,"simu_top soc cpu u_mul wallacefor[30] bi third1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11812,"simu_top soc cpu u_mul wallacefor[30] bi third1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11813,"simu_top soc cpu u_mul wallacefor[30] bi third2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11814,"simu_top soc cpu u_mul wallacefor[30] bi third2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11815,"simu_top soc cpu u_mul wallacefor[30] bi third2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11816,"simu_top soc cpu u_mul wallacefor[30] bi third2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11817,"simu_top soc cpu u_mul wallacefor[30] bi third2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11818,"simu_top soc cpu u_mul wallacefor[30] bi fourth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11819,"simu_top soc cpu u_mul wallacefor[30] bi fourth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11820,"simu_top soc cpu u_mul wallacefor[30] bi fourth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11821,"simu_top soc cpu u_mul wallacefor[30] bi fourth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11822,"simu_top soc cpu u_mul wallacefor[30] bi fourth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13392,"simu_top soc cpu u_mul wallacefor[30] bi fourth2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13393,"simu_top soc cpu u_mul wallacefor[30] bi fourth2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11823,"simu_top soc cpu u_mul wallacefor[30] bi fourth2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11824,"simu_top soc cpu u_mul wallacefor[30] bi fourth2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11825,"simu_top soc cpu u_mul wallacefor[30] bi fourth2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13394,"simu_top soc cpu u_mul wallacefor[30] bi fifth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13395,"simu_top soc cpu u_mul wallacefor[30] bi fifth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11826,"simu_top soc cpu u_mul wallacefor[30] bi fifth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11827,"simu_top soc cpu u_mul wallacefor[30] bi fifth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13391,"simu_top soc cpu u_mul wallacefor[30] bi fifth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13391,"simu_top soc cpu u_mul wallacefor[30] bi sixth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11828,"simu_top soc cpu u_mul wallacefor[30] bi sixth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11829,"simu_top soc cpu u_mul wallacefor[30] bi sixth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11796,"simu_top soc cpu u_mul wallacefor[30] bi sixth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11797,"simu_top soc cpu u_mul wallacefor[30] bi sixth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+7628,"simu_top soc cpu u_mul wallacefor[31] bi InData",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+11830,"simu_top soc cpu u_mul wallacefor[31] bi CIn",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declBus(c+11831,"simu_top soc cpu u_mul wallacefor[31] bi COut",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declBit(c+11832,"simu_top soc cpu u_mul wallacefor[31] bi C",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11833,"simu_top soc cpu u_mul wallacefor[31] bi S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+7629,"simu_top soc cpu u_mul wallacefor[31] bi FirSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBus(c+11834,"simu_top soc cpu u_mul wallacefor[31] bi SecSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13396,"simu_top soc cpu u_mul wallacefor[31] bi ThiSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13397,"simu_top soc cpu u_mul wallacefor[31] bi ForSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+13398,"simu_top soc cpu u_mul wallacefor[31] bi FifSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7630,"simu_top soc cpu u_mul wallacefor[31] bi first1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7631,"simu_top soc cpu u_mul wallacefor[31] bi first1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7632,"simu_top soc cpu u_mul wallacefor[31] bi first1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7633,"simu_top soc cpu u_mul wallacefor[31] bi first1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7634,"simu_top soc cpu u_mul wallacefor[31] bi first1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7635,"simu_top soc cpu u_mul wallacefor[31] bi first2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7636,"simu_top soc cpu u_mul wallacefor[31] bi first2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7637,"simu_top soc cpu u_mul wallacefor[31] bi first2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7638,"simu_top soc cpu u_mul wallacefor[31] bi first2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7639,"simu_top soc cpu u_mul wallacefor[31] bi first2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7640,"simu_top soc cpu u_mul wallacefor[31] bi first3 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7641,"simu_top soc cpu u_mul wallacefor[31] bi first3 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7642,"simu_top soc cpu u_mul wallacefor[31] bi first3 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7643,"simu_top soc cpu u_mul wallacefor[31] bi first3 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7644,"simu_top soc cpu u_mul wallacefor[31] bi first3 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7645,"simu_top soc cpu u_mul wallacefor[31] bi first4 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7646,"simu_top soc cpu u_mul wallacefor[31] bi first4 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7647,"simu_top soc cpu u_mul wallacefor[31] bi first4 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7648,"simu_top soc cpu u_mul wallacefor[31] bi first4 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7649,"simu_top soc cpu u_mul wallacefor[31] bi first4 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7650,"simu_top soc cpu u_mul wallacefor[31] bi first5 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7651,"simu_top soc cpu u_mul wallacefor[31] bi first5 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7652,"simu_top soc cpu u_mul wallacefor[31] bi first5 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7653,"simu_top soc cpu u_mul wallacefor[31] bi first5 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7654,"simu_top soc cpu u_mul wallacefor[31] bi first5 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11835,"simu_top soc cpu u_mul wallacefor[31] bi second1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11836,"simu_top soc cpu u_mul wallacefor[31] bi second1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11837,"simu_top soc cpu u_mul wallacefor[31] bi second1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11838,"simu_top soc cpu u_mul wallacefor[31] bi second1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11839,"simu_top soc cpu u_mul wallacefor[31] bi second1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7655,"simu_top soc cpu u_mul wallacefor[31] bi second2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11840,"simu_top soc cpu u_mul wallacefor[31] bi second2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11841,"simu_top soc cpu u_mul wallacefor[31] bi second2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11842,"simu_top soc cpu u_mul wallacefor[31] bi second2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11843,"simu_top soc cpu u_mul wallacefor[31] bi second2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7656,"simu_top soc cpu u_mul wallacefor[31] bi second3 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7657,"simu_top soc cpu u_mul wallacefor[31] bi second3 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7658,"simu_top soc cpu u_mul wallacefor[31] bi second3 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7659,"simu_top soc cpu u_mul wallacefor[31] bi second3 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7660,"simu_top soc cpu u_mul wallacefor[31] bi second3 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7661,"simu_top soc cpu u_mul wallacefor[31] bi second4 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7662,"simu_top soc cpu u_mul wallacefor[31] bi second4 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7663,"simu_top soc cpu u_mul wallacefor[31] bi second4 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7664,"simu_top soc cpu u_mul wallacefor[31] bi second4 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7665,"simu_top soc cpu u_mul wallacefor[31] bi second4 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11844,"simu_top soc cpu u_mul wallacefor[31] bi third1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11845,"simu_top soc cpu u_mul wallacefor[31] bi third1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11846,"simu_top soc cpu u_mul wallacefor[31] bi third1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11847,"simu_top soc cpu u_mul wallacefor[31] bi third1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11848,"simu_top soc cpu u_mul wallacefor[31] bi third1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11849,"simu_top soc cpu u_mul wallacefor[31] bi third2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11850,"simu_top soc cpu u_mul wallacefor[31] bi third2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11851,"simu_top soc cpu u_mul wallacefor[31] bi third2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11852,"simu_top soc cpu u_mul wallacefor[31] bi third2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11853,"simu_top soc cpu u_mul wallacefor[31] bi third2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11854,"simu_top soc cpu u_mul wallacefor[31] bi fourth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11855,"simu_top soc cpu u_mul wallacefor[31] bi fourth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11856,"simu_top soc cpu u_mul wallacefor[31] bi fourth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11857,"simu_top soc cpu u_mul wallacefor[31] bi fourth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11858,"simu_top soc cpu u_mul wallacefor[31] bi fourth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13399,"simu_top soc cpu u_mul wallacefor[31] bi fourth2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13400,"simu_top soc cpu u_mul wallacefor[31] bi fourth2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11859,"simu_top soc cpu u_mul wallacefor[31] bi fourth2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11860,"simu_top soc cpu u_mul wallacefor[31] bi fourth2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11861,"simu_top soc cpu u_mul wallacefor[31] bi fourth2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13401,"simu_top soc cpu u_mul wallacefor[31] bi fifth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13402,"simu_top soc cpu u_mul wallacefor[31] bi fifth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11862,"simu_top soc cpu u_mul wallacefor[31] bi fifth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11863,"simu_top soc cpu u_mul wallacefor[31] bi fifth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13398,"simu_top soc cpu u_mul wallacefor[31] bi fifth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13398,"simu_top soc cpu u_mul wallacefor[31] bi sixth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11864,"simu_top soc cpu u_mul wallacefor[31] bi sixth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11865,"simu_top soc cpu u_mul wallacefor[31] bi sixth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11832,"simu_top soc cpu u_mul wallacefor[31] bi sixth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11833,"simu_top soc cpu u_mul wallacefor[31] bi sixth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+7666,"simu_top soc cpu u_mul wallacefor[32] bi InData",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+11866,"simu_top soc cpu u_mul wallacefor[32] bi CIn",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declBus(c+11867,"simu_top soc cpu u_mul wallacefor[32] bi COut",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declBit(c+11868,"simu_top soc cpu u_mul wallacefor[32] bi C",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11869,"simu_top soc cpu u_mul wallacefor[32] bi S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+7667,"simu_top soc cpu u_mul wallacefor[32] bi FirSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBus(c+11870,"simu_top soc cpu u_mul wallacefor[32] bi SecSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13403,"simu_top soc cpu u_mul wallacefor[32] bi ThiSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13404,"simu_top soc cpu u_mul wallacefor[32] bi ForSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+13405,"simu_top soc cpu u_mul wallacefor[32] bi FifSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7668,"simu_top soc cpu u_mul wallacefor[32] bi first1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7669,"simu_top soc cpu u_mul wallacefor[32] bi first1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7670,"simu_top soc cpu u_mul wallacefor[32] bi first1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7671,"simu_top soc cpu u_mul wallacefor[32] bi first1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7672,"simu_top soc cpu u_mul wallacefor[32] bi first1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7673,"simu_top soc cpu u_mul wallacefor[32] bi first2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7674,"simu_top soc cpu u_mul wallacefor[32] bi first2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7675,"simu_top soc cpu u_mul wallacefor[32] bi first2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7676,"simu_top soc cpu u_mul wallacefor[32] bi first2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7677,"simu_top soc cpu u_mul wallacefor[32] bi first2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7678,"simu_top soc cpu u_mul wallacefor[32] bi first3 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7679,"simu_top soc cpu u_mul wallacefor[32] bi first3 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7680,"simu_top soc cpu u_mul wallacefor[32] bi first3 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7681,"simu_top soc cpu u_mul wallacefor[32] bi first3 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7682,"simu_top soc cpu u_mul wallacefor[32] bi first3 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7683,"simu_top soc cpu u_mul wallacefor[32] bi first4 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7684,"simu_top soc cpu u_mul wallacefor[32] bi first4 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7685,"simu_top soc cpu u_mul wallacefor[32] bi first4 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7686,"simu_top soc cpu u_mul wallacefor[32] bi first4 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7687,"simu_top soc cpu u_mul wallacefor[32] bi first4 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7688,"simu_top soc cpu u_mul wallacefor[32] bi first5 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7689,"simu_top soc cpu u_mul wallacefor[32] bi first5 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7690,"simu_top soc cpu u_mul wallacefor[32] bi first5 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7691,"simu_top soc cpu u_mul wallacefor[32] bi first5 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7692,"simu_top soc cpu u_mul wallacefor[32] bi first5 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11871,"simu_top soc cpu u_mul wallacefor[32] bi second1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11872,"simu_top soc cpu u_mul wallacefor[32] bi second1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11873,"simu_top soc cpu u_mul wallacefor[32] bi second1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11874,"simu_top soc cpu u_mul wallacefor[32] bi second1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11875,"simu_top soc cpu u_mul wallacefor[32] bi second1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7693,"simu_top soc cpu u_mul wallacefor[32] bi second2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11876,"simu_top soc cpu u_mul wallacefor[32] bi second2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11877,"simu_top soc cpu u_mul wallacefor[32] bi second2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11878,"simu_top soc cpu u_mul wallacefor[32] bi second2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11879,"simu_top soc cpu u_mul wallacefor[32] bi second2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7694,"simu_top soc cpu u_mul wallacefor[32] bi second3 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7695,"simu_top soc cpu u_mul wallacefor[32] bi second3 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7696,"simu_top soc cpu u_mul wallacefor[32] bi second3 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7697,"simu_top soc cpu u_mul wallacefor[32] bi second3 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7698,"simu_top soc cpu u_mul wallacefor[32] bi second3 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7699,"simu_top soc cpu u_mul wallacefor[32] bi second4 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7700,"simu_top soc cpu u_mul wallacefor[32] bi second4 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7701,"simu_top soc cpu u_mul wallacefor[32] bi second4 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7702,"simu_top soc cpu u_mul wallacefor[32] bi second4 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7703,"simu_top soc cpu u_mul wallacefor[32] bi second4 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11880,"simu_top soc cpu u_mul wallacefor[32] bi third1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11881,"simu_top soc cpu u_mul wallacefor[32] bi third1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11882,"simu_top soc cpu u_mul wallacefor[32] bi third1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11883,"simu_top soc cpu u_mul wallacefor[32] bi third1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11884,"simu_top soc cpu u_mul wallacefor[32] bi third1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11885,"simu_top soc cpu u_mul wallacefor[32] bi third2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11886,"simu_top soc cpu u_mul wallacefor[32] bi third2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11887,"simu_top soc cpu u_mul wallacefor[32] bi third2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11888,"simu_top soc cpu u_mul wallacefor[32] bi third2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11889,"simu_top soc cpu u_mul wallacefor[32] bi third2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11890,"simu_top soc cpu u_mul wallacefor[32] bi fourth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11891,"simu_top soc cpu u_mul wallacefor[32] bi fourth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11892,"simu_top soc cpu u_mul wallacefor[32] bi fourth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11893,"simu_top soc cpu u_mul wallacefor[32] bi fourth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11894,"simu_top soc cpu u_mul wallacefor[32] bi fourth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13406,"simu_top soc cpu u_mul wallacefor[32] bi fourth2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13407,"simu_top soc cpu u_mul wallacefor[32] bi fourth2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11895,"simu_top soc cpu u_mul wallacefor[32] bi fourth2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11896,"simu_top soc cpu u_mul wallacefor[32] bi fourth2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11897,"simu_top soc cpu u_mul wallacefor[32] bi fourth2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13408,"simu_top soc cpu u_mul wallacefor[32] bi fifth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13409,"simu_top soc cpu u_mul wallacefor[32] bi fifth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11898,"simu_top soc cpu u_mul wallacefor[32] bi fifth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11899,"simu_top soc cpu u_mul wallacefor[32] bi fifth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13405,"simu_top soc cpu u_mul wallacefor[32] bi fifth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13405,"simu_top soc cpu u_mul wallacefor[32] bi sixth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11900,"simu_top soc cpu u_mul wallacefor[32] bi sixth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11901,"simu_top soc cpu u_mul wallacefor[32] bi sixth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11868,"simu_top soc cpu u_mul wallacefor[32] bi sixth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11869,"simu_top soc cpu u_mul wallacefor[32] bi sixth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+7704,"simu_top soc cpu u_mul wallacefor[33] bi InData",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+11902,"simu_top soc cpu u_mul wallacefor[33] bi CIn",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declBus(c+11903,"simu_top soc cpu u_mul wallacefor[33] bi COut",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declBit(c+11904,"simu_top soc cpu u_mul wallacefor[33] bi C",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11905,"simu_top soc cpu u_mul wallacefor[33] bi S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+7705,"simu_top soc cpu u_mul wallacefor[33] bi FirSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBus(c+11906,"simu_top soc cpu u_mul wallacefor[33] bi SecSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13410,"simu_top soc cpu u_mul wallacefor[33] bi ThiSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13411,"simu_top soc cpu u_mul wallacefor[33] bi ForSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+13412,"simu_top soc cpu u_mul wallacefor[33] bi FifSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7706,"simu_top soc cpu u_mul wallacefor[33] bi first1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7707,"simu_top soc cpu u_mul wallacefor[33] bi first1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7708,"simu_top soc cpu u_mul wallacefor[33] bi first1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7709,"simu_top soc cpu u_mul wallacefor[33] bi first1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7710,"simu_top soc cpu u_mul wallacefor[33] bi first1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7711,"simu_top soc cpu u_mul wallacefor[33] bi first2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7712,"simu_top soc cpu u_mul wallacefor[33] bi first2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7713,"simu_top soc cpu u_mul wallacefor[33] bi first2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7714,"simu_top soc cpu u_mul wallacefor[33] bi first2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7715,"simu_top soc cpu u_mul wallacefor[33] bi first2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7716,"simu_top soc cpu u_mul wallacefor[33] bi first3 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7717,"simu_top soc cpu u_mul wallacefor[33] bi first3 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7718,"simu_top soc cpu u_mul wallacefor[33] bi first3 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7719,"simu_top soc cpu u_mul wallacefor[33] bi first3 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7720,"simu_top soc cpu u_mul wallacefor[33] bi first3 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7721,"simu_top soc cpu u_mul wallacefor[33] bi first4 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7722,"simu_top soc cpu u_mul wallacefor[33] bi first4 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7723,"simu_top soc cpu u_mul wallacefor[33] bi first4 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7724,"simu_top soc cpu u_mul wallacefor[33] bi first4 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7725,"simu_top soc cpu u_mul wallacefor[33] bi first4 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7726,"simu_top soc cpu u_mul wallacefor[33] bi first5 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7727,"simu_top soc cpu u_mul wallacefor[33] bi first5 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7728,"simu_top soc cpu u_mul wallacefor[33] bi first5 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7729,"simu_top soc cpu u_mul wallacefor[33] bi first5 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7730,"simu_top soc cpu u_mul wallacefor[33] bi first5 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11907,"simu_top soc cpu u_mul wallacefor[33] bi second1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11908,"simu_top soc cpu u_mul wallacefor[33] bi second1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11909,"simu_top soc cpu u_mul wallacefor[33] bi second1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11910,"simu_top soc cpu u_mul wallacefor[33] bi second1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11911,"simu_top soc cpu u_mul wallacefor[33] bi second1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7731,"simu_top soc cpu u_mul wallacefor[33] bi second2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11912,"simu_top soc cpu u_mul wallacefor[33] bi second2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11913,"simu_top soc cpu u_mul wallacefor[33] bi second2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11914,"simu_top soc cpu u_mul wallacefor[33] bi second2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11915,"simu_top soc cpu u_mul wallacefor[33] bi second2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7732,"simu_top soc cpu u_mul wallacefor[33] bi second3 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7733,"simu_top soc cpu u_mul wallacefor[33] bi second3 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7734,"simu_top soc cpu u_mul wallacefor[33] bi second3 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7735,"simu_top soc cpu u_mul wallacefor[33] bi second3 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7736,"simu_top soc cpu u_mul wallacefor[33] bi second3 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7737,"simu_top soc cpu u_mul wallacefor[33] bi second4 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7738,"simu_top soc cpu u_mul wallacefor[33] bi second4 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7739,"simu_top soc cpu u_mul wallacefor[33] bi second4 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7740,"simu_top soc cpu u_mul wallacefor[33] bi second4 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7741,"simu_top soc cpu u_mul wallacefor[33] bi second4 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11916,"simu_top soc cpu u_mul wallacefor[33] bi third1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11917,"simu_top soc cpu u_mul wallacefor[33] bi third1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11918,"simu_top soc cpu u_mul wallacefor[33] bi third1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11919,"simu_top soc cpu u_mul wallacefor[33] bi third1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11920,"simu_top soc cpu u_mul wallacefor[33] bi third1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11921,"simu_top soc cpu u_mul wallacefor[33] bi third2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11922,"simu_top soc cpu u_mul wallacefor[33] bi third2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11923,"simu_top soc cpu u_mul wallacefor[33] bi third2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11924,"simu_top soc cpu u_mul wallacefor[33] bi third2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11925,"simu_top soc cpu u_mul wallacefor[33] bi third2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11926,"simu_top soc cpu u_mul wallacefor[33] bi fourth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11927,"simu_top soc cpu u_mul wallacefor[33] bi fourth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11928,"simu_top soc cpu u_mul wallacefor[33] bi fourth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11929,"simu_top soc cpu u_mul wallacefor[33] bi fourth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11930,"simu_top soc cpu u_mul wallacefor[33] bi fourth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13413,"simu_top soc cpu u_mul wallacefor[33] bi fourth2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13414,"simu_top soc cpu u_mul wallacefor[33] bi fourth2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11931,"simu_top soc cpu u_mul wallacefor[33] bi fourth2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11932,"simu_top soc cpu u_mul wallacefor[33] bi fourth2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11933,"simu_top soc cpu u_mul wallacefor[33] bi fourth2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13415,"simu_top soc cpu u_mul wallacefor[33] bi fifth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13416,"simu_top soc cpu u_mul wallacefor[33] bi fifth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11934,"simu_top soc cpu u_mul wallacefor[33] bi fifth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11935,"simu_top soc cpu u_mul wallacefor[33] bi fifth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13412,"simu_top soc cpu u_mul wallacefor[33] bi fifth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13412,"simu_top soc cpu u_mul wallacefor[33] bi sixth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11936,"simu_top soc cpu u_mul wallacefor[33] bi sixth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11937,"simu_top soc cpu u_mul wallacefor[33] bi sixth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11904,"simu_top soc cpu u_mul wallacefor[33] bi sixth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11905,"simu_top soc cpu u_mul wallacefor[33] bi sixth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+7742,"simu_top soc cpu u_mul wallacefor[34] bi InData",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+11938,"simu_top soc cpu u_mul wallacefor[34] bi CIn",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declBus(c+11939,"simu_top soc cpu u_mul wallacefor[34] bi COut",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declBit(c+11940,"simu_top soc cpu u_mul wallacefor[34] bi C",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11941,"simu_top soc cpu u_mul wallacefor[34] bi S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+7743,"simu_top soc cpu u_mul wallacefor[34] bi FirSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBus(c+11942,"simu_top soc cpu u_mul wallacefor[34] bi SecSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13417,"simu_top soc cpu u_mul wallacefor[34] bi ThiSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13418,"simu_top soc cpu u_mul wallacefor[34] bi ForSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+13419,"simu_top soc cpu u_mul wallacefor[34] bi FifSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7744,"simu_top soc cpu u_mul wallacefor[34] bi first1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7745,"simu_top soc cpu u_mul wallacefor[34] bi first1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7746,"simu_top soc cpu u_mul wallacefor[34] bi first1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7747,"simu_top soc cpu u_mul wallacefor[34] bi first1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7748,"simu_top soc cpu u_mul wallacefor[34] bi first1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7749,"simu_top soc cpu u_mul wallacefor[34] bi first2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7750,"simu_top soc cpu u_mul wallacefor[34] bi first2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7751,"simu_top soc cpu u_mul wallacefor[34] bi first2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7752,"simu_top soc cpu u_mul wallacefor[34] bi first2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7753,"simu_top soc cpu u_mul wallacefor[34] bi first2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7754,"simu_top soc cpu u_mul wallacefor[34] bi first3 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7755,"simu_top soc cpu u_mul wallacefor[34] bi first3 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7756,"simu_top soc cpu u_mul wallacefor[34] bi first3 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7757,"simu_top soc cpu u_mul wallacefor[34] bi first3 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7758,"simu_top soc cpu u_mul wallacefor[34] bi first3 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7759,"simu_top soc cpu u_mul wallacefor[34] bi first4 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7760,"simu_top soc cpu u_mul wallacefor[34] bi first4 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7761,"simu_top soc cpu u_mul wallacefor[34] bi first4 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7762,"simu_top soc cpu u_mul wallacefor[34] bi first4 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7763,"simu_top soc cpu u_mul wallacefor[34] bi first4 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7764,"simu_top soc cpu u_mul wallacefor[34] bi first5 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7765,"simu_top soc cpu u_mul wallacefor[34] bi first5 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7766,"simu_top soc cpu u_mul wallacefor[34] bi first5 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7767,"simu_top soc cpu u_mul wallacefor[34] bi first5 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7768,"simu_top soc cpu u_mul wallacefor[34] bi first5 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11943,"simu_top soc cpu u_mul wallacefor[34] bi second1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11944,"simu_top soc cpu u_mul wallacefor[34] bi second1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11945,"simu_top soc cpu u_mul wallacefor[34] bi second1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11946,"simu_top soc cpu u_mul wallacefor[34] bi second1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11947,"simu_top soc cpu u_mul wallacefor[34] bi second1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7769,"simu_top soc cpu u_mul wallacefor[34] bi second2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11948,"simu_top soc cpu u_mul wallacefor[34] bi second2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11949,"simu_top soc cpu u_mul wallacefor[34] bi second2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11950,"simu_top soc cpu u_mul wallacefor[34] bi second2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11951,"simu_top soc cpu u_mul wallacefor[34] bi second2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7770,"simu_top soc cpu u_mul wallacefor[34] bi second3 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7771,"simu_top soc cpu u_mul wallacefor[34] bi second3 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7772,"simu_top soc cpu u_mul wallacefor[34] bi second3 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7773,"simu_top soc cpu u_mul wallacefor[34] bi second3 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7774,"simu_top soc cpu u_mul wallacefor[34] bi second3 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7775,"simu_top soc cpu u_mul wallacefor[34] bi second4 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7776,"simu_top soc cpu u_mul wallacefor[34] bi second4 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7777,"simu_top soc cpu u_mul wallacefor[34] bi second4 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7778,"simu_top soc cpu u_mul wallacefor[34] bi second4 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7779,"simu_top soc cpu u_mul wallacefor[34] bi second4 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11952,"simu_top soc cpu u_mul wallacefor[34] bi third1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11953,"simu_top soc cpu u_mul wallacefor[34] bi third1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11954,"simu_top soc cpu u_mul wallacefor[34] bi third1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11955,"simu_top soc cpu u_mul wallacefor[34] bi third1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11956,"simu_top soc cpu u_mul wallacefor[34] bi third1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11957,"simu_top soc cpu u_mul wallacefor[34] bi third2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11958,"simu_top soc cpu u_mul wallacefor[34] bi third2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11959,"simu_top soc cpu u_mul wallacefor[34] bi third2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11960,"simu_top soc cpu u_mul wallacefor[34] bi third2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11961,"simu_top soc cpu u_mul wallacefor[34] bi third2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11962,"simu_top soc cpu u_mul wallacefor[34] bi fourth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11963,"simu_top soc cpu u_mul wallacefor[34] bi fourth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11964,"simu_top soc cpu u_mul wallacefor[34] bi fourth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11965,"simu_top soc cpu u_mul wallacefor[34] bi fourth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11966,"simu_top soc cpu u_mul wallacefor[34] bi fourth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13420,"simu_top soc cpu u_mul wallacefor[34] bi fourth2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13421,"simu_top soc cpu u_mul wallacefor[34] bi fourth2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11967,"simu_top soc cpu u_mul wallacefor[34] bi fourth2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11968,"simu_top soc cpu u_mul wallacefor[34] bi fourth2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11969,"simu_top soc cpu u_mul wallacefor[34] bi fourth2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13422,"simu_top soc cpu u_mul wallacefor[34] bi fifth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13423,"simu_top soc cpu u_mul wallacefor[34] bi fifth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11970,"simu_top soc cpu u_mul wallacefor[34] bi fifth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11971,"simu_top soc cpu u_mul wallacefor[34] bi fifth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13419,"simu_top soc cpu u_mul wallacefor[34] bi fifth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13419,"simu_top soc cpu u_mul wallacefor[34] bi sixth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11972,"simu_top soc cpu u_mul wallacefor[34] bi sixth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11973,"simu_top soc cpu u_mul wallacefor[34] bi sixth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11940,"simu_top soc cpu u_mul wallacefor[34] bi sixth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11941,"simu_top soc cpu u_mul wallacefor[34] bi sixth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+7780,"simu_top soc cpu u_mul wallacefor[35] bi InData",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+11974,"simu_top soc cpu u_mul wallacefor[35] bi CIn",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declBus(c+11975,"simu_top soc cpu u_mul wallacefor[35] bi COut",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declBit(c+11976,"simu_top soc cpu u_mul wallacefor[35] bi C",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11977,"simu_top soc cpu u_mul wallacefor[35] bi S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+7781,"simu_top soc cpu u_mul wallacefor[35] bi FirSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBus(c+11978,"simu_top soc cpu u_mul wallacefor[35] bi SecSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13424,"simu_top soc cpu u_mul wallacefor[35] bi ThiSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13425,"simu_top soc cpu u_mul wallacefor[35] bi ForSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+13426,"simu_top soc cpu u_mul wallacefor[35] bi FifSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7782,"simu_top soc cpu u_mul wallacefor[35] bi first1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7783,"simu_top soc cpu u_mul wallacefor[35] bi first1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7784,"simu_top soc cpu u_mul wallacefor[35] bi first1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7785,"simu_top soc cpu u_mul wallacefor[35] bi first1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7786,"simu_top soc cpu u_mul wallacefor[35] bi first1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7787,"simu_top soc cpu u_mul wallacefor[35] bi first2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7788,"simu_top soc cpu u_mul wallacefor[35] bi first2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7789,"simu_top soc cpu u_mul wallacefor[35] bi first2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7790,"simu_top soc cpu u_mul wallacefor[35] bi first2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7791,"simu_top soc cpu u_mul wallacefor[35] bi first2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7792,"simu_top soc cpu u_mul wallacefor[35] bi first3 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7793,"simu_top soc cpu u_mul wallacefor[35] bi first3 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7794,"simu_top soc cpu u_mul wallacefor[35] bi first3 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7795,"simu_top soc cpu u_mul wallacefor[35] bi first3 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7796,"simu_top soc cpu u_mul wallacefor[35] bi first3 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7797,"simu_top soc cpu u_mul wallacefor[35] bi first4 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7798,"simu_top soc cpu u_mul wallacefor[35] bi first4 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7799,"simu_top soc cpu u_mul wallacefor[35] bi first4 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7800,"simu_top soc cpu u_mul wallacefor[35] bi first4 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7801,"simu_top soc cpu u_mul wallacefor[35] bi first4 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7802,"simu_top soc cpu u_mul wallacefor[35] bi first5 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7803,"simu_top soc cpu u_mul wallacefor[35] bi first5 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7804,"simu_top soc cpu u_mul wallacefor[35] bi first5 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7805,"simu_top soc cpu u_mul wallacefor[35] bi first5 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7806,"simu_top soc cpu u_mul wallacefor[35] bi first5 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11979,"simu_top soc cpu u_mul wallacefor[35] bi second1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11980,"simu_top soc cpu u_mul wallacefor[35] bi second1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11981,"simu_top soc cpu u_mul wallacefor[35] bi second1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11982,"simu_top soc cpu u_mul wallacefor[35] bi second1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11983,"simu_top soc cpu u_mul wallacefor[35] bi second1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7807,"simu_top soc cpu u_mul wallacefor[35] bi second2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11984,"simu_top soc cpu u_mul wallacefor[35] bi second2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11985,"simu_top soc cpu u_mul wallacefor[35] bi second2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11986,"simu_top soc cpu u_mul wallacefor[35] bi second2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11987,"simu_top soc cpu u_mul wallacefor[35] bi second2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7808,"simu_top soc cpu u_mul wallacefor[35] bi second3 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7809,"simu_top soc cpu u_mul wallacefor[35] bi second3 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7810,"simu_top soc cpu u_mul wallacefor[35] bi second3 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7811,"simu_top soc cpu u_mul wallacefor[35] bi second3 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7812,"simu_top soc cpu u_mul wallacefor[35] bi second3 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7813,"simu_top soc cpu u_mul wallacefor[35] bi second4 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7814,"simu_top soc cpu u_mul wallacefor[35] bi second4 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7815,"simu_top soc cpu u_mul wallacefor[35] bi second4 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7816,"simu_top soc cpu u_mul wallacefor[35] bi second4 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7817,"simu_top soc cpu u_mul wallacefor[35] bi second4 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11988,"simu_top soc cpu u_mul wallacefor[35] bi third1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11989,"simu_top soc cpu u_mul wallacefor[35] bi third1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11990,"simu_top soc cpu u_mul wallacefor[35] bi third1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11991,"simu_top soc cpu u_mul wallacefor[35] bi third1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11992,"simu_top soc cpu u_mul wallacefor[35] bi third1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11993,"simu_top soc cpu u_mul wallacefor[35] bi third2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11994,"simu_top soc cpu u_mul wallacefor[35] bi third2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11995,"simu_top soc cpu u_mul wallacefor[35] bi third2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11996,"simu_top soc cpu u_mul wallacefor[35] bi third2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11997,"simu_top soc cpu u_mul wallacefor[35] bi third2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11998,"simu_top soc cpu u_mul wallacefor[35] bi fourth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11999,"simu_top soc cpu u_mul wallacefor[35] bi fourth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12000,"simu_top soc cpu u_mul wallacefor[35] bi fourth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12001,"simu_top soc cpu u_mul wallacefor[35] bi fourth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12002,"simu_top soc cpu u_mul wallacefor[35] bi fourth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13427,"simu_top soc cpu u_mul wallacefor[35] bi fourth2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13428,"simu_top soc cpu u_mul wallacefor[35] bi fourth2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12003,"simu_top soc cpu u_mul wallacefor[35] bi fourth2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12004,"simu_top soc cpu u_mul wallacefor[35] bi fourth2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12005,"simu_top soc cpu u_mul wallacefor[35] bi fourth2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13429,"simu_top soc cpu u_mul wallacefor[35] bi fifth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13430,"simu_top soc cpu u_mul wallacefor[35] bi fifth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12006,"simu_top soc cpu u_mul wallacefor[35] bi fifth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12007,"simu_top soc cpu u_mul wallacefor[35] bi fifth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13426,"simu_top soc cpu u_mul wallacefor[35] bi fifth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13426,"simu_top soc cpu u_mul wallacefor[35] bi sixth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12008,"simu_top soc cpu u_mul wallacefor[35] bi sixth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12009,"simu_top soc cpu u_mul wallacefor[35] bi sixth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11976,"simu_top soc cpu u_mul wallacefor[35] bi sixth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11977,"simu_top soc cpu u_mul wallacefor[35] bi sixth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+7818,"simu_top soc cpu u_mul wallacefor[36] bi InData",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+12010,"simu_top soc cpu u_mul wallacefor[36] bi CIn",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declBus(c+12011,"simu_top soc cpu u_mul wallacefor[36] bi COut",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declBit(c+12012,"simu_top soc cpu u_mul wallacefor[36] bi C",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12013,"simu_top soc cpu u_mul wallacefor[36] bi S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+7819,"simu_top soc cpu u_mul wallacefor[36] bi FirSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBus(c+12014,"simu_top soc cpu u_mul wallacefor[36] bi SecSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13431,"simu_top soc cpu u_mul wallacefor[36] bi ThiSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13432,"simu_top soc cpu u_mul wallacefor[36] bi ForSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+13433,"simu_top soc cpu u_mul wallacefor[36] bi FifSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7820,"simu_top soc cpu u_mul wallacefor[36] bi first1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7821,"simu_top soc cpu u_mul wallacefor[36] bi first1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7822,"simu_top soc cpu u_mul wallacefor[36] bi first1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7823,"simu_top soc cpu u_mul wallacefor[36] bi first1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7824,"simu_top soc cpu u_mul wallacefor[36] bi first1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7825,"simu_top soc cpu u_mul wallacefor[36] bi first2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7826,"simu_top soc cpu u_mul wallacefor[36] bi first2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7827,"simu_top soc cpu u_mul wallacefor[36] bi first2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7828,"simu_top soc cpu u_mul wallacefor[36] bi first2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7829,"simu_top soc cpu u_mul wallacefor[36] bi first2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7830,"simu_top soc cpu u_mul wallacefor[36] bi first3 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7831,"simu_top soc cpu u_mul wallacefor[36] bi first3 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7832,"simu_top soc cpu u_mul wallacefor[36] bi first3 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7833,"simu_top soc cpu u_mul wallacefor[36] bi first3 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7834,"simu_top soc cpu u_mul wallacefor[36] bi first3 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7835,"simu_top soc cpu u_mul wallacefor[36] bi first4 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7836,"simu_top soc cpu u_mul wallacefor[36] bi first4 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7837,"simu_top soc cpu u_mul wallacefor[36] bi first4 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7838,"simu_top soc cpu u_mul wallacefor[36] bi first4 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7839,"simu_top soc cpu u_mul wallacefor[36] bi first4 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7840,"simu_top soc cpu u_mul wallacefor[36] bi first5 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7841,"simu_top soc cpu u_mul wallacefor[36] bi first5 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7842,"simu_top soc cpu u_mul wallacefor[36] bi first5 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7843,"simu_top soc cpu u_mul wallacefor[36] bi first5 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7844,"simu_top soc cpu u_mul wallacefor[36] bi first5 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12015,"simu_top soc cpu u_mul wallacefor[36] bi second1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12016,"simu_top soc cpu u_mul wallacefor[36] bi second1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12017,"simu_top soc cpu u_mul wallacefor[36] bi second1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12018,"simu_top soc cpu u_mul wallacefor[36] bi second1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12019,"simu_top soc cpu u_mul wallacefor[36] bi second1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7845,"simu_top soc cpu u_mul wallacefor[36] bi second2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12020,"simu_top soc cpu u_mul wallacefor[36] bi second2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12021,"simu_top soc cpu u_mul wallacefor[36] bi second2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12022,"simu_top soc cpu u_mul wallacefor[36] bi second2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12023,"simu_top soc cpu u_mul wallacefor[36] bi second2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7846,"simu_top soc cpu u_mul wallacefor[36] bi second3 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7847,"simu_top soc cpu u_mul wallacefor[36] bi second3 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7848,"simu_top soc cpu u_mul wallacefor[36] bi second3 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7849,"simu_top soc cpu u_mul wallacefor[36] bi second3 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7850,"simu_top soc cpu u_mul wallacefor[36] bi second3 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7851,"simu_top soc cpu u_mul wallacefor[36] bi second4 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7852,"simu_top soc cpu u_mul wallacefor[36] bi second4 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7853,"simu_top soc cpu u_mul wallacefor[36] bi second4 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7854,"simu_top soc cpu u_mul wallacefor[36] bi second4 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7855,"simu_top soc cpu u_mul wallacefor[36] bi second4 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12024,"simu_top soc cpu u_mul wallacefor[36] bi third1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12025,"simu_top soc cpu u_mul wallacefor[36] bi third1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12026,"simu_top soc cpu u_mul wallacefor[36] bi third1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12027,"simu_top soc cpu u_mul wallacefor[36] bi third1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12028,"simu_top soc cpu u_mul wallacefor[36] bi third1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12029,"simu_top soc cpu u_mul wallacefor[36] bi third2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12030,"simu_top soc cpu u_mul wallacefor[36] bi third2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12031,"simu_top soc cpu u_mul wallacefor[36] bi third2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12032,"simu_top soc cpu u_mul wallacefor[36] bi third2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12033,"simu_top soc cpu u_mul wallacefor[36] bi third2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12034,"simu_top soc cpu u_mul wallacefor[36] bi fourth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12035,"simu_top soc cpu u_mul wallacefor[36] bi fourth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12036,"simu_top soc cpu u_mul wallacefor[36] bi fourth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12037,"simu_top soc cpu u_mul wallacefor[36] bi fourth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12038,"simu_top soc cpu u_mul wallacefor[36] bi fourth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13434,"simu_top soc cpu u_mul wallacefor[36] bi fourth2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13435,"simu_top soc cpu u_mul wallacefor[36] bi fourth2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12039,"simu_top soc cpu u_mul wallacefor[36] bi fourth2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12040,"simu_top soc cpu u_mul wallacefor[36] bi fourth2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12041,"simu_top soc cpu u_mul wallacefor[36] bi fourth2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13436,"simu_top soc cpu u_mul wallacefor[36] bi fifth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13437,"simu_top soc cpu u_mul wallacefor[36] bi fifth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12042,"simu_top soc cpu u_mul wallacefor[36] bi fifth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12043,"simu_top soc cpu u_mul wallacefor[36] bi fifth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13433,"simu_top soc cpu u_mul wallacefor[36] bi fifth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13433,"simu_top soc cpu u_mul wallacefor[36] bi sixth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12044,"simu_top soc cpu u_mul wallacefor[36] bi sixth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12045,"simu_top soc cpu u_mul wallacefor[36] bi sixth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12012,"simu_top soc cpu u_mul wallacefor[36] bi sixth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12013,"simu_top soc cpu u_mul wallacefor[36] bi sixth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+7856,"simu_top soc cpu u_mul wallacefor[37] bi InData",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+12046,"simu_top soc cpu u_mul wallacefor[37] bi CIn",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declBus(c+12047,"simu_top soc cpu u_mul wallacefor[37] bi COut",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declBit(c+12048,"simu_top soc cpu u_mul wallacefor[37] bi C",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12049,"simu_top soc cpu u_mul wallacefor[37] bi S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+7857,"simu_top soc cpu u_mul wallacefor[37] bi FirSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBus(c+12050,"simu_top soc cpu u_mul wallacefor[37] bi SecSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13438,"simu_top soc cpu u_mul wallacefor[37] bi ThiSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13439,"simu_top soc cpu u_mul wallacefor[37] bi ForSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+13440,"simu_top soc cpu u_mul wallacefor[37] bi FifSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7858,"simu_top soc cpu u_mul wallacefor[37] bi first1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7859,"simu_top soc cpu u_mul wallacefor[37] bi first1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7860,"simu_top soc cpu u_mul wallacefor[37] bi first1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7861,"simu_top soc cpu u_mul wallacefor[37] bi first1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7862,"simu_top soc cpu u_mul wallacefor[37] bi first1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7863,"simu_top soc cpu u_mul wallacefor[37] bi first2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7864,"simu_top soc cpu u_mul wallacefor[37] bi first2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7865,"simu_top soc cpu u_mul wallacefor[37] bi first2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7866,"simu_top soc cpu u_mul wallacefor[37] bi first2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7867,"simu_top soc cpu u_mul wallacefor[37] bi first2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7868,"simu_top soc cpu u_mul wallacefor[37] bi first3 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7869,"simu_top soc cpu u_mul wallacefor[37] bi first3 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7870,"simu_top soc cpu u_mul wallacefor[37] bi first3 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7871,"simu_top soc cpu u_mul wallacefor[37] bi first3 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7872,"simu_top soc cpu u_mul wallacefor[37] bi first3 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7873,"simu_top soc cpu u_mul wallacefor[37] bi first4 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7874,"simu_top soc cpu u_mul wallacefor[37] bi first4 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7875,"simu_top soc cpu u_mul wallacefor[37] bi first4 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7876,"simu_top soc cpu u_mul wallacefor[37] bi first4 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7877,"simu_top soc cpu u_mul wallacefor[37] bi first4 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7878,"simu_top soc cpu u_mul wallacefor[37] bi first5 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7879,"simu_top soc cpu u_mul wallacefor[37] bi first5 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7880,"simu_top soc cpu u_mul wallacefor[37] bi first5 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7881,"simu_top soc cpu u_mul wallacefor[37] bi first5 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7882,"simu_top soc cpu u_mul wallacefor[37] bi first5 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12051,"simu_top soc cpu u_mul wallacefor[37] bi second1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12052,"simu_top soc cpu u_mul wallacefor[37] bi second1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12053,"simu_top soc cpu u_mul wallacefor[37] bi second1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12054,"simu_top soc cpu u_mul wallacefor[37] bi second1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12055,"simu_top soc cpu u_mul wallacefor[37] bi second1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7883,"simu_top soc cpu u_mul wallacefor[37] bi second2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12056,"simu_top soc cpu u_mul wallacefor[37] bi second2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12057,"simu_top soc cpu u_mul wallacefor[37] bi second2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12058,"simu_top soc cpu u_mul wallacefor[37] bi second2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12059,"simu_top soc cpu u_mul wallacefor[37] bi second2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7884,"simu_top soc cpu u_mul wallacefor[37] bi second3 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7885,"simu_top soc cpu u_mul wallacefor[37] bi second3 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7886,"simu_top soc cpu u_mul wallacefor[37] bi second3 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7887,"simu_top soc cpu u_mul wallacefor[37] bi second3 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7888,"simu_top soc cpu u_mul wallacefor[37] bi second3 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7889,"simu_top soc cpu u_mul wallacefor[37] bi second4 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7890,"simu_top soc cpu u_mul wallacefor[37] bi second4 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7891,"simu_top soc cpu u_mul wallacefor[37] bi second4 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7892,"simu_top soc cpu u_mul wallacefor[37] bi second4 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7893,"simu_top soc cpu u_mul wallacefor[37] bi second4 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12060,"simu_top soc cpu u_mul wallacefor[37] bi third1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12061,"simu_top soc cpu u_mul wallacefor[37] bi third1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12062,"simu_top soc cpu u_mul wallacefor[37] bi third1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12063,"simu_top soc cpu u_mul wallacefor[37] bi third1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12064,"simu_top soc cpu u_mul wallacefor[37] bi third1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12065,"simu_top soc cpu u_mul wallacefor[37] bi third2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12066,"simu_top soc cpu u_mul wallacefor[37] bi third2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12067,"simu_top soc cpu u_mul wallacefor[37] bi third2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12068,"simu_top soc cpu u_mul wallacefor[37] bi third2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12069,"simu_top soc cpu u_mul wallacefor[37] bi third2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12070,"simu_top soc cpu u_mul wallacefor[37] bi fourth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12071,"simu_top soc cpu u_mul wallacefor[37] bi fourth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12072,"simu_top soc cpu u_mul wallacefor[37] bi fourth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12073,"simu_top soc cpu u_mul wallacefor[37] bi fourth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12074,"simu_top soc cpu u_mul wallacefor[37] bi fourth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13441,"simu_top soc cpu u_mul wallacefor[37] bi fourth2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13442,"simu_top soc cpu u_mul wallacefor[37] bi fourth2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12075,"simu_top soc cpu u_mul wallacefor[37] bi fourth2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12076,"simu_top soc cpu u_mul wallacefor[37] bi fourth2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12077,"simu_top soc cpu u_mul wallacefor[37] bi fourth2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13443,"simu_top soc cpu u_mul wallacefor[37] bi fifth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13444,"simu_top soc cpu u_mul wallacefor[37] bi fifth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12078,"simu_top soc cpu u_mul wallacefor[37] bi fifth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12079,"simu_top soc cpu u_mul wallacefor[37] bi fifth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13440,"simu_top soc cpu u_mul wallacefor[37] bi fifth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13440,"simu_top soc cpu u_mul wallacefor[37] bi sixth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12080,"simu_top soc cpu u_mul wallacefor[37] bi sixth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12081,"simu_top soc cpu u_mul wallacefor[37] bi sixth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12048,"simu_top soc cpu u_mul wallacefor[37] bi sixth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12049,"simu_top soc cpu u_mul wallacefor[37] bi sixth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+7894,"simu_top soc cpu u_mul wallacefor[38] bi InData",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+12082,"simu_top soc cpu u_mul wallacefor[38] bi CIn",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declBus(c+12083,"simu_top soc cpu u_mul wallacefor[38] bi COut",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declBit(c+12084,"simu_top soc cpu u_mul wallacefor[38] bi C",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12085,"simu_top soc cpu u_mul wallacefor[38] bi S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+7895,"simu_top soc cpu u_mul wallacefor[38] bi FirSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBus(c+12086,"simu_top soc cpu u_mul wallacefor[38] bi SecSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13445,"simu_top soc cpu u_mul wallacefor[38] bi ThiSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13446,"simu_top soc cpu u_mul wallacefor[38] bi ForSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+13447,"simu_top soc cpu u_mul wallacefor[38] bi FifSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7896,"simu_top soc cpu u_mul wallacefor[38] bi first1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7897,"simu_top soc cpu u_mul wallacefor[38] bi first1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7898,"simu_top soc cpu u_mul wallacefor[38] bi first1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7899,"simu_top soc cpu u_mul wallacefor[38] bi first1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7900,"simu_top soc cpu u_mul wallacefor[38] bi first1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7901,"simu_top soc cpu u_mul wallacefor[38] bi first2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7902,"simu_top soc cpu u_mul wallacefor[38] bi first2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7903,"simu_top soc cpu u_mul wallacefor[38] bi first2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7904,"simu_top soc cpu u_mul wallacefor[38] bi first2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7905,"simu_top soc cpu u_mul wallacefor[38] bi first2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7906,"simu_top soc cpu u_mul wallacefor[38] bi first3 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7907,"simu_top soc cpu u_mul wallacefor[38] bi first3 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7908,"simu_top soc cpu u_mul wallacefor[38] bi first3 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7909,"simu_top soc cpu u_mul wallacefor[38] bi first3 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7910,"simu_top soc cpu u_mul wallacefor[38] bi first3 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7911,"simu_top soc cpu u_mul wallacefor[38] bi first4 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7912,"simu_top soc cpu u_mul wallacefor[38] bi first4 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7913,"simu_top soc cpu u_mul wallacefor[38] bi first4 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7914,"simu_top soc cpu u_mul wallacefor[38] bi first4 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7915,"simu_top soc cpu u_mul wallacefor[38] bi first4 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7916,"simu_top soc cpu u_mul wallacefor[38] bi first5 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7917,"simu_top soc cpu u_mul wallacefor[38] bi first5 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7918,"simu_top soc cpu u_mul wallacefor[38] bi first5 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7919,"simu_top soc cpu u_mul wallacefor[38] bi first5 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7920,"simu_top soc cpu u_mul wallacefor[38] bi first5 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12087,"simu_top soc cpu u_mul wallacefor[38] bi second1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12088,"simu_top soc cpu u_mul wallacefor[38] bi second1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12089,"simu_top soc cpu u_mul wallacefor[38] bi second1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12090,"simu_top soc cpu u_mul wallacefor[38] bi second1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12091,"simu_top soc cpu u_mul wallacefor[38] bi second1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7921,"simu_top soc cpu u_mul wallacefor[38] bi second2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12092,"simu_top soc cpu u_mul wallacefor[38] bi second2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12093,"simu_top soc cpu u_mul wallacefor[38] bi second2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12094,"simu_top soc cpu u_mul wallacefor[38] bi second2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12095,"simu_top soc cpu u_mul wallacefor[38] bi second2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7922,"simu_top soc cpu u_mul wallacefor[38] bi second3 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7923,"simu_top soc cpu u_mul wallacefor[38] bi second3 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7924,"simu_top soc cpu u_mul wallacefor[38] bi second3 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7925,"simu_top soc cpu u_mul wallacefor[38] bi second3 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7926,"simu_top soc cpu u_mul wallacefor[38] bi second3 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7927,"simu_top soc cpu u_mul wallacefor[38] bi second4 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7928,"simu_top soc cpu u_mul wallacefor[38] bi second4 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7929,"simu_top soc cpu u_mul wallacefor[38] bi second4 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7930,"simu_top soc cpu u_mul wallacefor[38] bi second4 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7931,"simu_top soc cpu u_mul wallacefor[38] bi second4 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12096,"simu_top soc cpu u_mul wallacefor[38] bi third1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12097,"simu_top soc cpu u_mul wallacefor[38] bi third1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12098,"simu_top soc cpu u_mul wallacefor[38] bi third1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12099,"simu_top soc cpu u_mul wallacefor[38] bi third1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12100,"simu_top soc cpu u_mul wallacefor[38] bi third1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12101,"simu_top soc cpu u_mul wallacefor[38] bi third2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12102,"simu_top soc cpu u_mul wallacefor[38] bi third2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12103,"simu_top soc cpu u_mul wallacefor[38] bi third2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12104,"simu_top soc cpu u_mul wallacefor[38] bi third2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12105,"simu_top soc cpu u_mul wallacefor[38] bi third2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12106,"simu_top soc cpu u_mul wallacefor[38] bi fourth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12107,"simu_top soc cpu u_mul wallacefor[38] bi fourth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12108,"simu_top soc cpu u_mul wallacefor[38] bi fourth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12109,"simu_top soc cpu u_mul wallacefor[38] bi fourth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12110,"simu_top soc cpu u_mul wallacefor[38] bi fourth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13448,"simu_top soc cpu u_mul wallacefor[38] bi fourth2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13449,"simu_top soc cpu u_mul wallacefor[38] bi fourth2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12111,"simu_top soc cpu u_mul wallacefor[38] bi fourth2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12112,"simu_top soc cpu u_mul wallacefor[38] bi fourth2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12113,"simu_top soc cpu u_mul wallacefor[38] bi fourth2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13450,"simu_top soc cpu u_mul wallacefor[38] bi fifth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13451,"simu_top soc cpu u_mul wallacefor[38] bi fifth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12114,"simu_top soc cpu u_mul wallacefor[38] bi fifth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12115,"simu_top soc cpu u_mul wallacefor[38] bi fifth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13447,"simu_top soc cpu u_mul wallacefor[38] bi fifth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13447,"simu_top soc cpu u_mul wallacefor[38] bi sixth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12116,"simu_top soc cpu u_mul wallacefor[38] bi sixth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12117,"simu_top soc cpu u_mul wallacefor[38] bi sixth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12084,"simu_top soc cpu u_mul wallacefor[38] bi sixth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12085,"simu_top soc cpu u_mul wallacefor[38] bi sixth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+7932,"simu_top soc cpu u_mul wallacefor[39] bi InData",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+12118,"simu_top soc cpu u_mul wallacefor[39] bi CIn",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declBus(c+12119,"simu_top soc cpu u_mul wallacefor[39] bi COut",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declBit(c+12120,"simu_top soc cpu u_mul wallacefor[39] bi C",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12121,"simu_top soc cpu u_mul wallacefor[39] bi S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+7933,"simu_top soc cpu u_mul wallacefor[39] bi FirSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBus(c+12122,"simu_top soc cpu u_mul wallacefor[39] bi SecSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13452,"simu_top soc cpu u_mul wallacefor[39] bi ThiSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13453,"simu_top soc cpu u_mul wallacefor[39] bi ForSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+13454,"simu_top soc cpu u_mul wallacefor[39] bi FifSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7934,"simu_top soc cpu u_mul wallacefor[39] bi first1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7935,"simu_top soc cpu u_mul wallacefor[39] bi first1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7936,"simu_top soc cpu u_mul wallacefor[39] bi first1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7937,"simu_top soc cpu u_mul wallacefor[39] bi first1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7938,"simu_top soc cpu u_mul wallacefor[39] bi first1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7939,"simu_top soc cpu u_mul wallacefor[39] bi first2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7940,"simu_top soc cpu u_mul wallacefor[39] bi first2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7941,"simu_top soc cpu u_mul wallacefor[39] bi first2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7942,"simu_top soc cpu u_mul wallacefor[39] bi first2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7943,"simu_top soc cpu u_mul wallacefor[39] bi first2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7944,"simu_top soc cpu u_mul wallacefor[39] bi first3 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7945,"simu_top soc cpu u_mul wallacefor[39] bi first3 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7946,"simu_top soc cpu u_mul wallacefor[39] bi first3 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7947,"simu_top soc cpu u_mul wallacefor[39] bi first3 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7948,"simu_top soc cpu u_mul wallacefor[39] bi first3 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7949,"simu_top soc cpu u_mul wallacefor[39] bi first4 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7950,"simu_top soc cpu u_mul wallacefor[39] bi first4 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7951,"simu_top soc cpu u_mul wallacefor[39] bi first4 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7952,"simu_top soc cpu u_mul wallacefor[39] bi first4 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7953,"simu_top soc cpu u_mul wallacefor[39] bi first4 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7954,"simu_top soc cpu u_mul wallacefor[39] bi first5 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7955,"simu_top soc cpu u_mul wallacefor[39] bi first5 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7956,"simu_top soc cpu u_mul wallacefor[39] bi first5 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7957,"simu_top soc cpu u_mul wallacefor[39] bi first5 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7958,"simu_top soc cpu u_mul wallacefor[39] bi first5 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12123,"simu_top soc cpu u_mul wallacefor[39] bi second1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12124,"simu_top soc cpu u_mul wallacefor[39] bi second1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12125,"simu_top soc cpu u_mul wallacefor[39] bi second1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12126,"simu_top soc cpu u_mul wallacefor[39] bi second1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12127,"simu_top soc cpu u_mul wallacefor[39] bi second1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7959,"simu_top soc cpu u_mul wallacefor[39] bi second2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12128,"simu_top soc cpu u_mul wallacefor[39] bi second2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12129,"simu_top soc cpu u_mul wallacefor[39] bi second2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12130,"simu_top soc cpu u_mul wallacefor[39] bi second2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12131,"simu_top soc cpu u_mul wallacefor[39] bi second2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7960,"simu_top soc cpu u_mul wallacefor[39] bi second3 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7961,"simu_top soc cpu u_mul wallacefor[39] bi second3 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7962,"simu_top soc cpu u_mul wallacefor[39] bi second3 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7963,"simu_top soc cpu u_mul wallacefor[39] bi second3 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7964,"simu_top soc cpu u_mul wallacefor[39] bi second3 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7965,"simu_top soc cpu u_mul wallacefor[39] bi second4 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7966,"simu_top soc cpu u_mul wallacefor[39] bi second4 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7967,"simu_top soc cpu u_mul wallacefor[39] bi second4 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7968,"simu_top soc cpu u_mul wallacefor[39] bi second4 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7969,"simu_top soc cpu u_mul wallacefor[39] bi second4 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12132,"simu_top soc cpu u_mul wallacefor[39] bi third1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12133,"simu_top soc cpu u_mul wallacefor[39] bi third1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12134,"simu_top soc cpu u_mul wallacefor[39] bi third1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12135,"simu_top soc cpu u_mul wallacefor[39] bi third1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12136,"simu_top soc cpu u_mul wallacefor[39] bi third1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12137,"simu_top soc cpu u_mul wallacefor[39] bi third2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12138,"simu_top soc cpu u_mul wallacefor[39] bi third2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12139,"simu_top soc cpu u_mul wallacefor[39] bi third2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12140,"simu_top soc cpu u_mul wallacefor[39] bi third2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12141,"simu_top soc cpu u_mul wallacefor[39] bi third2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12142,"simu_top soc cpu u_mul wallacefor[39] bi fourth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12143,"simu_top soc cpu u_mul wallacefor[39] bi fourth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12144,"simu_top soc cpu u_mul wallacefor[39] bi fourth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12145,"simu_top soc cpu u_mul wallacefor[39] bi fourth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12146,"simu_top soc cpu u_mul wallacefor[39] bi fourth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13455,"simu_top soc cpu u_mul wallacefor[39] bi fourth2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13456,"simu_top soc cpu u_mul wallacefor[39] bi fourth2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12147,"simu_top soc cpu u_mul wallacefor[39] bi fourth2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12148,"simu_top soc cpu u_mul wallacefor[39] bi fourth2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12149,"simu_top soc cpu u_mul wallacefor[39] bi fourth2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13457,"simu_top soc cpu u_mul wallacefor[39] bi fifth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13458,"simu_top soc cpu u_mul wallacefor[39] bi fifth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12150,"simu_top soc cpu u_mul wallacefor[39] bi fifth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12151,"simu_top soc cpu u_mul wallacefor[39] bi fifth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13454,"simu_top soc cpu u_mul wallacefor[39] bi fifth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13454,"simu_top soc cpu u_mul wallacefor[39] bi sixth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12152,"simu_top soc cpu u_mul wallacefor[39] bi sixth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12153,"simu_top soc cpu u_mul wallacefor[39] bi sixth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12120,"simu_top soc cpu u_mul wallacefor[39] bi sixth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12121,"simu_top soc cpu u_mul wallacefor[39] bi sixth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+7970,"simu_top soc cpu u_mul wallacefor[40] bi InData",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+12154,"simu_top soc cpu u_mul wallacefor[40] bi CIn",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declBus(c+12155,"simu_top soc cpu u_mul wallacefor[40] bi COut",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declBit(c+12156,"simu_top soc cpu u_mul wallacefor[40] bi C",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12157,"simu_top soc cpu u_mul wallacefor[40] bi S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+7971,"simu_top soc cpu u_mul wallacefor[40] bi FirSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBus(c+12158,"simu_top soc cpu u_mul wallacefor[40] bi SecSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13459,"simu_top soc cpu u_mul wallacefor[40] bi ThiSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13460,"simu_top soc cpu u_mul wallacefor[40] bi ForSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+13461,"simu_top soc cpu u_mul wallacefor[40] bi FifSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7972,"simu_top soc cpu u_mul wallacefor[40] bi first1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7973,"simu_top soc cpu u_mul wallacefor[40] bi first1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7974,"simu_top soc cpu u_mul wallacefor[40] bi first1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7975,"simu_top soc cpu u_mul wallacefor[40] bi first1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7976,"simu_top soc cpu u_mul wallacefor[40] bi first1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7977,"simu_top soc cpu u_mul wallacefor[40] bi first2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7978,"simu_top soc cpu u_mul wallacefor[40] bi first2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7979,"simu_top soc cpu u_mul wallacefor[40] bi first2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7980,"simu_top soc cpu u_mul wallacefor[40] bi first2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7981,"simu_top soc cpu u_mul wallacefor[40] bi first2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7982,"simu_top soc cpu u_mul wallacefor[40] bi first3 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7983,"simu_top soc cpu u_mul wallacefor[40] bi first3 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7984,"simu_top soc cpu u_mul wallacefor[40] bi first3 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7985,"simu_top soc cpu u_mul wallacefor[40] bi first3 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7986,"simu_top soc cpu u_mul wallacefor[40] bi first3 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7987,"simu_top soc cpu u_mul wallacefor[40] bi first4 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7988,"simu_top soc cpu u_mul wallacefor[40] bi first4 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7989,"simu_top soc cpu u_mul wallacefor[40] bi first4 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7990,"simu_top soc cpu u_mul wallacefor[40] bi first4 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7991,"simu_top soc cpu u_mul wallacefor[40] bi first4 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7992,"simu_top soc cpu u_mul wallacefor[40] bi first5 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7993,"simu_top soc cpu u_mul wallacefor[40] bi first5 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7994,"simu_top soc cpu u_mul wallacefor[40] bi first5 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7995,"simu_top soc cpu u_mul wallacefor[40] bi first5 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7996,"simu_top soc cpu u_mul wallacefor[40] bi first5 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12159,"simu_top soc cpu u_mul wallacefor[40] bi second1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12160,"simu_top soc cpu u_mul wallacefor[40] bi second1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12161,"simu_top soc cpu u_mul wallacefor[40] bi second1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12162,"simu_top soc cpu u_mul wallacefor[40] bi second1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12163,"simu_top soc cpu u_mul wallacefor[40] bi second1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7997,"simu_top soc cpu u_mul wallacefor[40] bi second2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12164,"simu_top soc cpu u_mul wallacefor[40] bi second2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12165,"simu_top soc cpu u_mul wallacefor[40] bi second2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12166,"simu_top soc cpu u_mul wallacefor[40] bi second2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12167,"simu_top soc cpu u_mul wallacefor[40] bi second2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7998,"simu_top soc cpu u_mul wallacefor[40] bi second3 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+7999,"simu_top soc cpu u_mul wallacefor[40] bi second3 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8000,"simu_top soc cpu u_mul wallacefor[40] bi second3 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8001,"simu_top soc cpu u_mul wallacefor[40] bi second3 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8002,"simu_top soc cpu u_mul wallacefor[40] bi second3 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8003,"simu_top soc cpu u_mul wallacefor[40] bi second4 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8004,"simu_top soc cpu u_mul wallacefor[40] bi second4 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8005,"simu_top soc cpu u_mul wallacefor[40] bi second4 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8006,"simu_top soc cpu u_mul wallacefor[40] bi second4 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8007,"simu_top soc cpu u_mul wallacefor[40] bi second4 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12168,"simu_top soc cpu u_mul wallacefor[40] bi third1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12169,"simu_top soc cpu u_mul wallacefor[40] bi third1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12170,"simu_top soc cpu u_mul wallacefor[40] bi third1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12171,"simu_top soc cpu u_mul wallacefor[40] bi third1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12172,"simu_top soc cpu u_mul wallacefor[40] bi third1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12173,"simu_top soc cpu u_mul wallacefor[40] bi third2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12174,"simu_top soc cpu u_mul wallacefor[40] bi third2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12175,"simu_top soc cpu u_mul wallacefor[40] bi third2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12176,"simu_top soc cpu u_mul wallacefor[40] bi third2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12177,"simu_top soc cpu u_mul wallacefor[40] bi third2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12178,"simu_top soc cpu u_mul wallacefor[40] bi fourth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12179,"simu_top soc cpu u_mul wallacefor[40] bi fourth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12180,"simu_top soc cpu u_mul wallacefor[40] bi fourth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12181,"simu_top soc cpu u_mul wallacefor[40] bi fourth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12182,"simu_top soc cpu u_mul wallacefor[40] bi fourth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13462,"simu_top soc cpu u_mul wallacefor[40] bi fourth2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13463,"simu_top soc cpu u_mul wallacefor[40] bi fourth2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12183,"simu_top soc cpu u_mul wallacefor[40] bi fourth2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12184,"simu_top soc cpu u_mul wallacefor[40] bi fourth2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12185,"simu_top soc cpu u_mul wallacefor[40] bi fourth2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13464,"simu_top soc cpu u_mul wallacefor[40] bi fifth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13465,"simu_top soc cpu u_mul wallacefor[40] bi fifth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12186,"simu_top soc cpu u_mul wallacefor[40] bi fifth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12187,"simu_top soc cpu u_mul wallacefor[40] bi fifth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13461,"simu_top soc cpu u_mul wallacefor[40] bi fifth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13461,"simu_top soc cpu u_mul wallacefor[40] bi sixth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12188,"simu_top soc cpu u_mul wallacefor[40] bi sixth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12189,"simu_top soc cpu u_mul wallacefor[40] bi sixth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12156,"simu_top soc cpu u_mul wallacefor[40] bi sixth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12157,"simu_top soc cpu u_mul wallacefor[40] bi sixth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+8008,"simu_top soc cpu u_mul wallacefor[41] bi InData",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+12190,"simu_top soc cpu u_mul wallacefor[41] bi CIn",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declBus(c+12191,"simu_top soc cpu u_mul wallacefor[41] bi COut",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declBit(c+12192,"simu_top soc cpu u_mul wallacefor[41] bi C",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12193,"simu_top soc cpu u_mul wallacefor[41] bi S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+8009,"simu_top soc cpu u_mul wallacefor[41] bi FirSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBus(c+12194,"simu_top soc cpu u_mul wallacefor[41] bi SecSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13466,"simu_top soc cpu u_mul wallacefor[41] bi ThiSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13467,"simu_top soc cpu u_mul wallacefor[41] bi ForSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+13468,"simu_top soc cpu u_mul wallacefor[41] bi FifSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8010,"simu_top soc cpu u_mul wallacefor[41] bi first1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8011,"simu_top soc cpu u_mul wallacefor[41] bi first1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8012,"simu_top soc cpu u_mul wallacefor[41] bi first1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8013,"simu_top soc cpu u_mul wallacefor[41] bi first1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8014,"simu_top soc cpu u_mul wallacefor[41] bi first1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8015,"simu_top soc cpu u_mul wallacefor[41] bi first2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8016,"simu_top soc cpu u_mul wallacefor[41] bi first2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8017,"simu_top soc cpu u_mul wallacefor[41] bi first2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8018,"simu_top soc cpu u_mul wallacefor[41] bi first2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8019,"simu_top soc cpu u_mul wallacefor[41] bi first2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8020,"simu_top soc cpu u_mul wallacefor[41] bi first3 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8021,"simu_top soc cpu u_mul wallacefor[41] bi first3 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8022,"simu_top soc cpu u_mul wallacefor[41] bi first3 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8023,"simu_top soc cpu u_mul wallacefor[41] bi first3 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8024,"simu_top soc cpu u_mul wallacefor[41] bi first3 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8025,"simu_top soc cpu u_mul wallacefor[41] bi first4 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8026,"simu_top soc cpu u_mul wallacefor[41] bi first4 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8027,"simu_top soc cpu u_mul wallacefor[41] bi first4 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8028,"simu_top soc cpu u_mul wallacefor[41] bi first4 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8029,"simu_top soc cpu u_mul wallacefor[41] bi first4 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8030,"simu_top soc cpu u_mul wallacefor[41] bi first5 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8031,"simu_top soc cpu u_mul wallacefor[41] bi first5 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8032,"simu_top soc cpu u_mul wallacefor[41] bi first5 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8033,"simu_top soc cpu u_mul wallacefor[41] bi first5 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8034,"simu_top soc cpu u_mul wallacefor[41] bi first5 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12195,"simu_top soc cpu u_mul wallacefor[41] bi second1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12196,"simu_top soc cpu u_mul wallacefor[41] bi second1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12197,"simu_top soc cpu u_mul wallacefor[41] bi second1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12198,"simu_top soc cpu u_mul wallacefor[41] bi second1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12199,"simu_top soc cpu u_mul wallacefor[41] bi second1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8035,"simu_top soc cpu u_mul wallacefor[41] bi second2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12200,"simu_top soc cpu u_mul wallacefor[41] bi second2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12201,"simu_top soc cpu u_mul wallacefor[41] bi second2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12202,"simu_top soc cpu u_mul wallacefor[41] bi second2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12203,"simu_top soc cpu u_mul wallacefor[41] bi second2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8036,"simu_top soc cpu u_mul wallacefor[41] bi second3 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8037,"simu_top soc cpu u_mul wallacefor[41] bi second3 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8038,"simu_top soc cpu u_mul wallacefor[41] bi second3 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8039,"simu_top soc cpu u_mul wallacefor[41] bi second3 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8040,"simu_top soc cpu u_mul wallacefor[41] bi second3 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8041,"simu_top soc cpu u_mul wallacefor[41] bi second4 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8042,"simu_top soc cpu u_mul wallacefor[41] bi second4 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8043,"simu_top soc cpu u_mul wallacefor[41] bi second4 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8044,"simu_top soc cpu u_mul wallacefor[41] bi second4 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8045,"simu_top soc cpu u_mul wallacefor[41] bi second4 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12204,"simu_top soc cpu u_mul wallacefor[41] bi third1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12205,"simu_top soc cpu u_mul wallacefor[41] bi third1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12206,"simu_top soc cpu u_mul wallacefor[41] bi third1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12207,"simu_top soc cpu u_mul wallacefor[41] bi third1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12208,"simu_top soc cpu u_mul wallacefor[41] bi third1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12209,"simu_top soc cpu u_mul wallacefor[41] bi third2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12210,"simu_top soc cpu u_mul wallacefor[41] bi third2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12211,"simu_top soc cpu u_mul wallacefor[41] bi third2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12212,"simu_top soc cpu u_mul wallacefor[41] bi third2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12213,"simu_top soc cpu u_mul wallacefor[41] bi third2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12214,"simu_top soc cpu u_mul wallacefor[41] bi fourth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12215,"simu_top soc cpu u_mul wallacefor[41] bi fourth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12216,"simu_top soc cpu u_mul wallacefor[41] bi fourth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12217,"simu_top soc cpu u_mul wallacefor[41] bi fourth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12218,"simu_top soc cpu u_mul wallacefor[41] bi fourth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13469,"simu_top soc cpu u_mul wallacefor[41] bi fourth2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13470,"simu_top soc cpu u_mul wallacefor[41] bi fourth2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12219,"simu_top soc cpu u_mul wallacefor[41] bi fourth2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12220,"simu_top soc cpu u_mul wallacefor[41] bi fourth2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12221,"simu_top soc cpu u_mul wallacefor[41] bi fourth2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13471,"simu_top soc cpu u_mul wallacefor[41] bi fifth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13472,"simu_top soc cpu u_mul wallacefor[41] bi fifth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12222,"simu_top soc cpu u_mul wallacefor[41] bi fifth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12223,"simu_top soc cpu u_mul wallacefor[41] bi fifth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13468,"simu_top soc cpu u_mul wallacefor[41] bi fifth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13468,"simu_top soc cpu u_mul wallacefor[41] bi sixth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12224,"simu_top soc cpu u_mul wallacefor[41] bi sixth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12225,"simu_top soc cpu u_mul wallacefor[41] bi sixth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12192,"simu_top soc cpu u_mul wallacefor[41] bi sixth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12193,"simu_top soc cpu u_mul wallacefor[41] bi sixth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+8046,"simu_top soc cpu u_mul wallacefor[42] bi InData",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+12226,"simu_top soc cpu u_mul wallacefor[42] bi CIn",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declBus(c+12227,"simu_top soc cpu u_mul wallacefor[42] bi COut",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declBit(c+12228,"simu_top soc cpu u_mul wallacefor[42] bi C",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12229,"simu_top soc cpu u_mul wallacefor[42] bi S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+8047,"simu_top soc cpu u_mul wallacefor[42] bi FirSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBus(c+12230,"simu_top soc cpu u_mul wallacefor[42] bi SecSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13473,"simu_top soc cpu u_mul wallacefor[42] bi ThiSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13474,"simu_top soc cpu u_mul wallacefor[42] bi ForSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+13475,"simu_top soc cpu u_mul wallacefor[42] bi FifSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8048,"simu_top soc cpu u_mul wallacefor[42] bi first1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8049,"simu_top soc cpu u_mul wallacefor[42] bi first1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8050,"simu_top soc cpu u_mul wallacefor[42] bi first1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8051,"simu_top soc cpu u_mul wallacefor[42] bi first1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8052,"simu_top soc cpu u_mul wallacefor[42] bi first1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8053,"simu_top soc cpu u_mul wallacefor[42] bi first2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8054,"simu_top soc cpu u_mul wallacefor[42] bi first2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8055,"simu_top soc cpu u_mul wallacefor[42] bi first2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8056,"simu_top soc cpu u_mul wallacefor[42] bi first2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8057,"simu_top soc cpu u_mul wallacefor[42] bi first2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8058,"simu_top soc cpu u_mul wallacefor[42] bi first3 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8059,"simu_top soc cpu u_mul wallacefor[42] bi first3 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8060,"simu_top soc cpu u_mul wallacefor[42] bi first3 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8061,"simu_top soc cpu u_mul wallacefor[42] bi first3 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8062,"simu_top soc cpu u_mul wallacefor[42] bi first3 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8063,"simu_top soc cpu u_mul wallacefor[42] bi first4 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8064,"simu_top soc cpu u_mul wallacefor[42] bi first4 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8065,"simu_top soc cpu u_mul wallacefor[42] bi first4 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8066,"simu_top soc cpu u_mul wallacefor[42] bi first4 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8067,"simu_top soc cpu u_mul wallacefor[42] bi first4 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8068,"simu_top soc cpu u_mul wallacefor[42] bi first5 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8069,"simu_top soc cpu u_mul wallacefor[42] bi first5 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8070,"simu_top soc cpu u_mul wallacefor[42] bi first5 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8071,"simu_top soc cpu u_mul wallacefor[42] bi first5 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8072,"simu_top soc cpu u_mul wallacefor[42] bi first5 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12231,"simu_top soc cpu u_mul wallacefor[42] bi second1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12232,"simu_top soc cpu u_mul wallacefor[42] bi second1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12233,"simu_top soc cpu u_mul wallacefor[42] bi second1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12234,"simu_top soc cpu u_mul wallacefor[42] bi second1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12235,"simu_top soc cpu u_mul wallacefor[42] bi second1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8073,"simu_top soc cpu u_mul wallacefor[42] bi second2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12236,"simu_top soc cpu u_mul wallacefor[42] bi second2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12237,"simu_top soc cpu u_mul wallacefor[42] bi second2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12238,"simu_top soc cpu u_mul wallacefor[42] bi second2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12239,"simu_top soc cpu u_mul wallacefor[42] bi second2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8074,"simu_top soc cpu u_mul wallacefor[42] bi second3 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8075,"simu_top soc cpu u_mul wallacefor[42] bi second3 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8076,"simu_top soc cpu u_mul wallacefor[42] bi second3 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8077,"simu_top soc cpu u_mul wallacefor[42] bi second3 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8078,"simu_top soc cpu u_mul wallacefor[42] bi second3 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8079,"simu_top soc cpu u_mul wallacefor[42] bi second4 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8080,"simu_top soc cpu u_mul wallacefor[42] bi second4 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8081,"simu_top soc cpu u_mul wallacefor[42] bi second4 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8082,"simu_top soc cpu u_mul wallacefor[42] bi second4 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8083,"simu_top soc cpu u_mul wallacefor[42] bi second4 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12240,"simu_top soc cpu u_mul wallacefor[42] bi third1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12241,"simu_top soc cpu u_mul wallacefor[42] bi third1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12242,"simu_top soc cpu u_mul wallacefor[42] bi third1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12243,"simu_top soc cpu u_mul wallacefor[42] bi third1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12244,"simu_top soc cpu u_mul wallacefor[42] bi third1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12245,"simu_top soc cpu u_mul wallacefor[42] bi third2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12246,"simu_top soc cpu u_mul wallacefor[42] bi third2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12247,"simu_top soc cpu u_mul wallacefor[42] bi third2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12248,"simu_top soc cpu u_mul wallacefor[42] bi third2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12249,"simu_top soc cpu u_mul wallacefor[42] bi third2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12250,"simu_top soc cpu u_mul wallacefor[42] bi fourth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12251,"simu_top soc cpu u_mul wallacefor[42] bi fourth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12252,"simu_top soc cpu u_mul wallacefor[42] bi fourth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12253,"simu_top soc cpu u_mul wallacefor[42] bi fourth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12254,"simu_top soc cpu u_mul wallacefor[42] bi fourth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13476,"simu_top soc cpu u_mul wallacefor[42] bi fourth2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13477,"simu_top soc cpu u_mul wallacefor[42] bi fourth2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12255,"simu_top soc cpu u_mul wallacefor[42] bi fourth2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12256,"simu_top soc cpu u_mul wallacefor[42] bi fourth2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12257,"simu_top soc cpu u_mul wallacefor[42] bi fourth2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13478,"simu_top soc cpu u_mul wallacefor[42] bi fifth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13479,"simu_top soc cpu u_mul wallacefor[42] bi fifth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12258,"simu_top soc cpu u_mul wallacefor[42] bi fifth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12259,"simu_top soc cpu u_mul wallacefor[42] bi fifth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13475,"simu_top soc cpu u_mul wallacefor[42] bi fifth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13475,"simu_top soc cpu u_mul wallacefor[42] bi sixth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12260,"simu_top soc cpu u_mul wallacefor[42] bi sixth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12261,"simu_top soc cpu u_mul wallacefor[42] bi sixth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12228,"simu_top soc cpu u_mul wallacefor[42] bi sixth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12229,"simu_top soc cpu u_mul wallacefor[42] bi sixth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+8084,"simu_top soc cpu u_mul wallacefor[43] bi InData",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+12262,"simu_top soc cpu u_mul wallacefor[43] bi CIn",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declBus(c+12263,"simu_top soc cpu u_mul wallacefor[43] bi COut",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declBit(c+12264,"simu_top soc cpu u_mul wallacefor[43] bi C",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12265,"simu_top soc cpu u_mul wallacefor[43] bi S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+8085,"simu_top soc cpu u_mul wallacefor[43] bi FirSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBus(c+12266,"simu_top soc cpu u_mul wallacefor[43] bi SecSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13480,"simu_top soc cpu u_mul wallacefor[43] bi ThiSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13481,"simu_top soc cpu u_mul wallacefor[43] bi ForSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+13482,"simu_top soc cpu u_mul wallacefor[43] bi FifSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8086,"simu_top soc cpu u_mul wallacefor[43] bi first1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8087,"simu_top soc cpu u_mul wallacefor[43] bi first1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8088,"simu_top soc cpu u_mul wallacefor[43] bi first1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8089,"simu_top soc cpu u_mul wallacefor[43] bi first1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8090,"simu_top soc cpu u_mul wallacefor[43] bi first1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8091,"simu_top soc cpu u_mul wallacefor[43] bi first2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8092,"simu_top soc cpu u_mul wallacefor[43] bi first2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8093,"simu_top soc cpu u_mul wallacefor[43] bi first2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8094,"simu_top soc cpu u_mul wallacefor[43] bi first2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8095,"simu_top soc cpu u_mul wallacefor[43] bi first2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8096,"simu_top soc cpu u_mul wallacefor[43] bi first3 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8097,"simu_top soc cpu u_mul wallacefor[43] bi first3 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8098,"simu_top soc cpu u_mul wallacefor[43] bi first3 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8099,"simu_top soc cpu u_mul wallacefor[43] bi first3 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8100,"simu_top soc cpu u_mul wallacefor[43] bi first3 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8101,"simu_top soc cpu u_mul wallacefor[43] bi first4 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8102,"simu_top soc cpu u_mul wallacefor[43] bi first4 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8103,"simu_top soc cpu u_mul wallacefor[43] bi first4 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8104,"simu_top soc cpu u_mul wallacefor[43] bi first4 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8105,"simu_top soc cpu u_mul wallacefor[43] bi first4 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8106,"simu_top soc cpu u_mul wallacefor[43] bi first5 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8107,"simu_top soc cpu u_mul wallacefor[43] bi first5 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8108,"simu_top soc cpu u_mul wallacefor[43] bi first5 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8109,"simu_top soc cpu u_mul wallacefor[43] bi first5 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8110,"simu_top soc cpu u_mul wallacefor[43] bi first5 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12267,"simu_top soc cpu u_mul wallacefor[43] bi second1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12268,"simu_top soc cpu u_mul wallacefor[43] bi second1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12269,"simu_top soc cpu u_mul wallacefor[43] bi second1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12270,"simu_top soc cpu u_mul wallacefor[43] bi second1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12271,"simu_top soc cpu u_mul wallacefor[43] bi second1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8111,"simu_top soc cpu u_mul wallacefor[43] bi second2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12272,"simu_top soc cpu u_mul wallacefor[43] bi second2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12273,"simu_top soc cpu u_mul wallacefor[43] bi second2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12274,"simu_top soc cpu u_mul wallacefor[43] bi second2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12275,"simu_top soc cpu u_mul wallacefor[43] bi second2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8112,"simu_top soc cpu u_mul wallacefor[43] bi second3 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8113,"simu_top soc cpu u_mul wallacefor[43] bi second3 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8114,"simu_top soc cpu u_mul wallacefor[43] bi second3 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8115,"simu_top soc cpu u_mul wallacefor[43] bi second3 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8116,"simu_top soc cpu u_mul wallacefor[43] bi second3 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8117,"simu_top soc cpu u_mul wallacefor[43] bi second4 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8118,"simu_top soc cpu u_mul wallacefor[43] bi second4 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8119,"simu_top soc cpu u_mul wallacefor[43] bi second4 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8120,"simu_top soc cpu u_mul wallacefor[43] bi second4 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8121,"simu_top soc cpu u_mul wallacefor[43] bi second4 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12276,"simu_top soc cpu u_mul wallacefor[43] bi third1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12277,"simu_top soc cpu u_mul wallacefor[43] bi third1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12278,"simu_top soc cpu u_mul wallacefor[43] bi third1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12279,"simu_top soc cpu u_mul wallacefor[43] bi third1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12280,"simu_top soc cpu u_mul wallacefor[43] bi third1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12281,"simu_top soc cpu u_mul wallacefor[43] bi third2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12282,"simu_top soc cpu u_mul wallacefor[43] bi third2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12283,"simu_top soc cpu u_mul wallacefor[43] bi third2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12284,"simu_top soc cpu u_mul wallacefor[43] bi third2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12285,"simu_top soc cpu u_mul wallacefor[43] bi third2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12286,"simu_top soc cpu u_mul wallacefor[43] bi fourth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12287,"simu_top soc cpu u_mul wallacefor[43] bi fourth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12288,"simu_top soc cpu u_mul wallacefor[43] bi fourth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12289,"simu_top soc cpu u_mul wallacefor[43] bi fourth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12290,"simu_top soc cpu u_mul wallacefor[43] bi fourth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13483,"simu_top soc cpu u_mul wallacefor[43] bi fourth2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13484,"simu_top soc cpu u_mul wallacefor[43] bi fourth2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12291,"simu_top soc cpu u_mul wallacefor[43] bi fourth2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12292,"simu_top soc cpu u_mul wallacefor[43] bi fourth2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12293,"simu_top soc cpu u_mul wallacefor[43] bi fourth2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13485,"simu_top soc cpu u_mul wallacefor[43] bi fifth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13486,"simu_top soc cpu u_mul wallacefor[43] bi fifth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12294,"simu_top soc cpu u_mul wallacefor[43] bi fifth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12295,"simu_top soc cpu u_mul wallacefor[43] bi fifth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13482,"simu_top soc cpu u_mul wallacefor[43] bi fifth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13482,"simu_top soc cpu u_mul wallacefor[43] bi sixth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12296,"simu_top soc cpu u_mul wallacefor[43] bi sixth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12297,"simu_top soc cpu u_mul wallacefor[43] bi sixth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12264,"simu_top soc cpu u_mul wallacefor[43] bi sixth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12265,"simu_top soc cpu u_mul wallacefor[43] bi sixth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+8122,"simu_top soc cpu u_mul wallacefor[44] bi InData",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+12298,"simu_top soc cpu u_mul wallacefor[44] bi CIn",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declBus(c+12299,"simu_top soc cpu u_mul wallacefor[44] bi COut",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declBit(c+12300,"simu_top soc cpu u_mul wallacefor[44] bi C",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12301,"simu_top soc cpu u_mul wallacefor[44] bi S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+8123,"simu_top soc cpu u_mul wallacefor[44] bi FirSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBus(c+12302,"simu_top soc cpu u_mul wallacefor[44] bi SecSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13487,"simu_top soc cpu u_mul wallacefor[44] bi ThiSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13488,"simu_top soc cpu u_mul wallacefor[44] bi ForSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+13489,"simu_top soc cpu u_mul wallacefor[44] bi FifSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8124,"simu_top soc cpu u_mul wallacefor[44] bi first1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8125,"simu_top soc cpu u_mul wallacefor[44] bi first1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8126,"simu_top soc cpu u_mul wallacefor[44] bi first1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8127,"simu_top soc cpu u_mul wallacefor[44] bi first1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8128,"simu_top soc cpu u_mul wallacefor[44] bi first1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8129,"simu_top soc cpu u_mul wallacefor[44] bi first2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8130,"simu_top soc cpu u_mul wallacefor[44] bi first2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8131,"simu_top soc cpu u_mul wallacefor[44] bi first2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8132,"simu_top soc cpu u_mul wallacefor[44] bi first2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8133,"simu_top soc cpu u_mul wallacefor[44] bi first2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8134,"simu_top soc cpu u_mul wallacefor[44] bi first3 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8135,"simu_top soc cpu u_mul wallacefor[44] bi first3 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8136,"simu_top soc cpu u_mul wallacefor[44] bi first3 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8137,"simu_top soc cpu u_mul wallacefor[44] bi first3 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8138,"simu_top soc cpu u_mul wallacefor[44] bi first3 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8139,"simu_top soc cpu u_mul wallacefor[44] bi first4 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8140,"simu_top soc cpu u_mul wallacefor[44] bi first4 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8141,"simu_top soc cpu u_mul wallacefor[44] bi first4 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8142,"simu_top soc cpu u_mul wallacefor[44] bi first4 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8143,"simu_top soc cpu u_mul wallacefor[44] bi first4 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8144,"simu_top soc cpu u_mul wallacefor[44] bi first5 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8145,"simu_top soc cpu u_mul wallacefor[44] bi first5 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8146,"simu_top soc cpu u_mul wallacefor[44] bi first5 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8147,"simu_top soc cpu u_mul wallacefor[44] bi first5 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8148,"simu_top soc cpu u_mul wallacefor[44] bi first5 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12303,"simu_top soc cpu u_mul wallacefor[44] bi second1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12304,"simu_top soc cpu u_mul wallacefor[44] bi second1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12305,"simu_top soc cpu u_mul wallacefor[44] bi second1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12306,"simu_top soc cpu u_mul wallacefor[44] bi second1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12307,"simu_top soc cpu u_mul wallacefor[44] bi second1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8149,"simu_top soc cpu u_mul wallacefor[44] bi second2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12308,"simu_top soc cpu u_mul wallacefor[44] bi second2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12309,"simu_top soc cpu u_mul wallacefor[44] bi second2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12310,"simu_top soc cpu u_mul wallacefor[44] bi second2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12311,"simu_top soc cpu u_mul wallacefor[44] bi second2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8150,"simu_top soc cpu u_mul wallacefor[44] bi second3 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8151,"simu_top soc cpu u_mul wallacefor[44] bi second3 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8152,"simu_top soc cpu u_mul wallacefor[44] bi second3 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8153,"simu_top soc cpu u_mul wallacefor[44] bi second3 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8154,"simu_top soc cpu u_mul wallacefor[44] bi second3 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8155,"simu_top soc cpu u_mul wallacefor[44] bi second4 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8156,"simu_top soc cpu u_mul wallacefor[44] bi second4 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8157,"simu_top soc cpu u_mul wallacefor[44] bi second4 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8158,"simu_top soc cpu u_mul wallacefor[44] bi second4 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8159,"simu_top soc cpu u_mul wallacefor[44] bi second4 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12312,"simu_top soc cpu u_mul wallacefor[44] bi third1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12313,"simu_top soc cpu u_mul wallacefor[44] bi third1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12314,"simu_top soc cpu u_mul wallacefor[44] bi third1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12315,"simu_top soc cpu u_mul wallacefor[44] bi third1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12316,"simu_top soc cpu u_mul wallacefor[44] bi third1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12317,"simu_top soc cpu u_mul wallacefor[44] bi third2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12318,"simu_top soc cpu u_mul wallacefor[44] bi third2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12319,"simu_top soc cpu u_mul wallacefor[44] bi third2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12320,"simu_top soc cpu u_mul wallacefor[44] bi third2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12321,"simu_top soc cpu u_mul wallacefor[44] bi third2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12322,"simu_top soc cpu u_mul wallacefor[44] bi fourth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12323,"simu_top soc cpu u_mul wallacefor[44] bi fourth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12324,"simu_top soc cpu u_mul wallacefor[44] bi fourth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12325,"simu_top soc cpu u_mul wallacefor[44] bi fourth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12326,"simu_top soc cpu u_mul wallacefor[44] bi fourth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13490,"simu_top soc cpu u_mul wallacefor[44] bi fourth2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13491,"simu_top soc cpu u_mul wallacefor[44] bi fourth2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12327,"simu_top soc cpu u_mul wallacefor[44] bi fourth2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12328,"simu_top soc cpu u_mul wallacefor[44] bi fourth2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12329,"simu_top soc cpu u_mul wallacefor[44] bi fourth2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13492,"simu_top soc cpu u_mul wallacefor[44] bi fifth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13493,"simu_top soc cpu u_mul wallacefor[44] bi fifth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12330,"simu_top soc cpu u_mul wallacefor[44] bi fifth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12331,"simu_top soc cpu u_mul wallacefor[44] bi fifth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13489,"simu_top soc cpu u_mul wallacefor[44] bi fifth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13489,"simu_top soc cpu u_mul wallacefor[44] bi sixth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12332,"simu_top soc cpu u_mul wallacefor[44] bi sixth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12333,"simu_top soc cpu u_mul wallacefor[44] bi sixth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12300,"simu_top soc cpu u_mul wallacefor[44] bi sixth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12301,"simu_top soc cpu u_mul wallacefor[44] bi sixth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+8160,"simu_top soc cpu u_mul wallacefor[45] bi InData",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+12334,"simu_top soc cpu u_mul wallacefor[45] bi CIn",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declBus(c+12335,"simu_top soc cpu u_mul wallacefor[45] bi COut",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declBit(c+12336,"simu_top soc cpu u_mul wallacefor[45] bi C",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12337,"simu_top soc cpu u_mul wallacefor[45] bi S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+8161,"simu_top soc cpu u_mul wallacefor[45] bi FirSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBus(c+12338,"simu_top soc cpu u_mul wallacefor[45] bi SecSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13494,"simu_top soc cpu u_mul wallacefor[45] bi ThiSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13495,"simu_top soc cpu u_mul wallacefor[45] bi ForSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+13496,"simu_top soc cpu u_mul wallacefor[45] bi FifSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8162,"simu_top soc cpu u_mul wallacefor[45] bi first1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8163,"simu_top soc cpu u_mul wallacefor[45] bi first1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8164,"simu_top soc cpu u_mul wallacefor[45] bi first1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8165,"simu_top soc cpu u_mul wallacefor[45] bi first1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8166,"simu_top soc cpu u_mul wallacefor[45] bi first1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8167,"simu_top soc cpu u_mul wallacefor[45] bi first2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8168,"simu_top soc cpu u_mul wallacefor[45] bi first2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8169,"simu_top soc cpu u_mul wallacefor[45] bi first2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8170,"simu_top soc cpu u_mul wallacefor[45] bi first2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8171,"simu_top soc cpu u_mul wallacefor[45] bi first2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8172,"simu_top soc cpu u_mul wallacefor[45] bi first3 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8173,"simu_top soc cpu u_mul wallacefor[45] bi first3 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8174,"simu_top soc cpu u_mul wallacefor[45] bi first3 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8175,"simu_top soc cpu u_mul wallacefor[45] bi first3 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8176,"simu_top soc cpu u_mul wallacefor[45] bi first3 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8177,"simu_top soc cpu u_mul wallacefor[45] bi first4 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8178,"simu_top soc cpu u_mul wallacefor[45] bi first4 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8179,"simu_top soc cpu u_mul wallacefor[45] bi first4 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8180,"simu_top soc cpu u_mul wallacefor[45] bi first4 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8181,"simu_top soc cpu u_mul wallacefor[45] bi first4 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8182,"simu_top soc cpu u_mul wallacefor[45] bi first5 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8183,"simu_top soc cpu u_mul wallacefor[45] bi first5 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8184,"simu_top soc cpu u_mul wallacefor[45] bi first5 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8185,"simu_top soc cpu u_mul wallacefor[45] bi first5 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8186,"simu_top soc cpu u_mul wallacefor[45] bi first5 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12339,"simu_top soc cpu u_mul wallacefor[45] bi second1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12340,"simu_top soc cpu u_mul wallacefor[45] bi second1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12341,"simu_top soc cpu u_mul wallacefor[45] bi second1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12342,"simu_top soc cpu u_mul wallacefor[45] bi second1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12343,"simu_top soc cpu u_mul wallacefor[45] bi second1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8187,"simu_top soc cpu u_mul wallacefor[45] bi second2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12344,"simu_top soc cpu u_mul wallacefor[45] bi second2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12345,"simu_top soc cpu u_mul wallacefor[45] bi second2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12346,"simu_top soc cpu u_mul wallacefor[45] bi second2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12347,"simu_top soc cpu u_mul wallacefor[45] bi second2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8188,"simu_top soc cpu u_mul wallacefor[45] bi second3 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8189,"simu_top soc cpu u_mul wallacefor[45] bi second3 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8190,"simu_top soc cpu u_mul wallacefor[45] bi second3 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8191,"simu_top soc cpu u_mul wallacefor[45] bi second3 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8192,"simu_top soc cpu u_mul wallacefor[45] bi second3 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8193,"simu_top soc cpu u_mul wallacefor[45] bi second4 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8194,"simu_top soc cpu u_mul wallacefor[45] bi second4 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8195,"simu_top soc cpu u_mul wallacefor[45] bi second4 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8196,"simu_top soc cpu u_mul wallacefor[45] bi second4 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8197,"simu_top soc cpu u_mul wallacefor[45] bi second4 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12348,"simu_top soc cpu u_mul wallacefor[45] bi third1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12349,"simu_top soc cpu u_mul wallacefor[45] bi third1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12350,"simu_top soc cpu u_mul wallacefor[45] bi third1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12351,"simu_top soc cpu u_mul wallacefor[45] bi third1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12352,"simu_top soc cpu u_mul wallacefor[45] bi third1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12353,"simu_top soc cpu u_mul wallacefor[45] bi third2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12354,"simu_top soc cpu u_mul wallacefor[45] bi third2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12355,"simu_top soc cpu u_mul wallacefor[45] bi third2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12356,"simu_top soc cpu u_mul wallacefor[45] bi third2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12357,"simu_top soc cpu u_mul wallacefor[45] bi third2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12358,"simu_top soc cpu u_mul wallacefor[45] bi fourth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12359,"simu_top soc cpu u_mul wallacefor[45] bi fourth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12360,"simu_top soc cpu u_mul wallacefor[45] bi fourth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12361,"simu_top soc cpu u_mul wallacefor[45] bi fourth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12362,"simu_top soc cpu u_mul wallacefor[45] bi fourth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13497,"simu_top soc cpu u_mul wallacefor[45] bi fourth2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13498,"simu_top soc cpu u_mul wallacefor[45] bi fourth2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12363,"simu_top soc cpu u_mul wallacefor[45] bi fourth2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12364,"simu_top soc cpu u_mul wallacefor[45] bi fourth2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12365,"simu_top soc cpu u_mul wallacefor[45] bi fourth2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13499,"simu_top soc cpu u_mul wallacefor[45] bi fifth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13500,"simu_top soc cpu u_mul wallacefor[45] bi fifth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12366,"simu_top soc cpu u_mul wallacefor[45] bi fifth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12367,"simu_top soc cpu u_mul wallacefor[45] bi fifth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13496,"simu_top soc cpu u_mul wallacefor[45] bi fifth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13496,"simu_top soc cpu u_mul wallacefor[45] bi sixth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12368,"simu_top soc cpu u_mul wallacefor[45] bi sixth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12369,"simu_top soc cpu u_mul wallacefor[45] bi sixth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12336,"simu_top soc cpu u_mul wallacefor[45] bi sixth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12337,"simu_top soc cpu u_mul wallacefor[45] bi sixth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+8198,"simu_top soc cpu u_mul wallacefor[46] bi InData",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+12370,"simu_top soc cpu u_mul wallacefor[46] bi CIn",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declBus(c+12371,"simu_top soc cpu u_mul wallacefor[46] bi COut",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declBit(c+12372,"simu_top soc cpu u_mul wallacefor[46] bi C",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12373,"simu_top soc cpu u_mul wallacefor[46] bi S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+8199,"simu_top soc cpu u_mul wallacefor[46] bi FirSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBus(c+12374,"simu_top soc cpu u_mul wallacefor[46] bi SecSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13501,"simu_top soc cpu u_mul wallacefor[46] bi ThiSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13502,"simu_top soc cpu u_mul wallacefor[46] bi ForSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+13503,"simu_top soc cpu u_mul wallacefor[46] bi FifSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8200,"simu_top soc cpu u_mul wallacefor[46] bi first1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8201,"simu_top soc cpu u_mul wallacefor[46] bi first1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8202,"simu_top soc cpu u_mul wallacefor[46] bi first1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8203,"simu_top soc cpu u_mul wallacefor[46] bi first1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8204,"simu_top soc cpu u_mul wallacefor[46] bi first1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8205,"simu_top soc cpu u_mul wallacefor[46] bi first2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8206,"simu_top soc cpu u_mul wallacefor[46] bi first2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8207,"simu_top soc cpu u_mul wallacefor[46] bi first2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8208,"simu_top soc cpu u_mul wallacefor[46] bi first2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8209,"simu_top soc cpu u_mul wallacefor[46] bi first2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8210,"simu_top soc cpu u_mul wallacefor[46] bi first3 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8211,"simu_top soc cpu u_mul wallacefor[46] bi first3 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8212,"simu_top soc cpu u_mul wallacefor[46] bi first3 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8213,"simu_top soc cpu u_mul wallacefor[46] bi first3 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8214,"simu_top soc cpu u_mul wallacefor[46] bi first3 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8215,"simu_top soc cpu u_mul wallacefor[46] bi first4 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8216,"simu_top soc cpu u_mul wallacefor[46] bi first4 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8217,"simu_top soc cpu u_mul wallacefor[46] bi first4 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8218,"simu_top soc cpu u_mul wallacefor[46] bi first4 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8219,"simu_top soc cpu u_mul wallacefor[46] bi first4 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8220,"simu_top soc cpu u_mul wallacefor[46] bi first5 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8221,"simu_top soc cpu u_mul wallacefor[46] bi first5 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8222,"simu_top soc cpu u_mul wallacefor[46] bi first5 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8223,"simu_top soc cpu u_mul wallacefor[46] bi first5 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8224,"simu_top soc cpu u_mul wallacefor[46] bi first5 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12375,"simu_top soc cpu u_mul wallacefor[46] bi second1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12376,"simu_top soc cpu u_mul wallacefor[46] bi second1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12377,"simu_top soc cpu u_mul wallacefor[46] bi second1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12378,"simu_top soc cpu u_mul wallacefor[46] bi second1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12379,"simu_top soc cpu u_mul wallacefor[46] bi second1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8225,"simu_top soc cpu u_mul wallacefor[46] bi second2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12380,"simu_top soc cpu u_mul wallacefor[46] bi second2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12381,"simu_top soc cpu u_mul wallacefor[46] bi second2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12382,"simu_top soc cpu u_mul wallacefor[46] bi second2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12383,"simu_top soc cpu u_mul wallacefor[46] bi second2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8226,"simu_top soc cpu u_mul wallacefor[46] bi second3 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8227,"simu_top soc cpu u_mul wallacefor[46] bi second3 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8228,"simu_top soc cpu u_mul wallacefor[46] bi second3 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8229,"simu_top soc cpu u_mul wallacefor[46] bi second3 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8230,"simu_top soc cpu u_mul wallacefor[46] bi second3 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8231,"simu_top soc cpu u_mul wallacefor[46] bi second4 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8232,"simu_top soc cpu u_mul wallacefor[46] bi second4 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8233,"simu_top soc cpu u_mul wallacefor[46] bi second4 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8234,"simu_top soc cpu u_mul wallacefor[46] bi second4 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8235,"simu_top soc cpu u_mul wallacefor[46] bi second4 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12384,"simu_top soc cpu u_mul wallacefor[46] bi third1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12385,"simu_top soc cpu u_mul wallacefor[46] bi third1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12386,"simu_top soc cpu u_mul wallacefor[46] bi third1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12387,"simu_top soc cpu u_mul wallacefor[46] bi third1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12388,"simu_top soc cpu u_mul wallacefor[46] bi third1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12389,"simu_top soc cpu u_mul wallacefor[46] bi third2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12390,"simu_top soc cpu u_mul wallacefor[46] bi third2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12391,"simu_top soc cpu u_mul wallacefor[46] bi third2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12392,"simu_top soc cpu u_mul wallacefor[46] bi third2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12393,"simu_top soc cpu u_mul wallacefor[46] bi third2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12394,"simu_top soc cpu u_mul wallacefor[46] bi fourth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12395,"simu_top soc cpu u_mul wallacefor[46] bi fourth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12396,"simu_top soc cpu u_mul wallacefor[46] bi fourth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12397,"simu_top soc cpu u_mul wallacefor[46] bi fourth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12398,"simu_top soc cpu u_mul wallacefor[46] bi fourth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13504,"simu_top soc cpu u_mul wallacefor[46] bi fourth2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13505,"simu_top soc cpu u_mul wallacefor[46] bi fourth2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12399,"simu_top soc cpu u_mul wallacefor[46] bi fourth2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12400,"simu_top soc cpu u_mul wallacefor[46] bi fourth2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12401,"simu_top soc cpu u_mul wallacefor[46] bi fourth2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13506,"simu_top soc cpu u_mul wallacefor[46] bi fifth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13507,"simu_top soc cpu u_mul wallacefor[46] bi fifth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12402,"simu_top soc cpu u_mul wallacefor[46] bi fifth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12403,"simu_top soc cpu u_mul wallacefor[46] bi fifth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13503,"simu_top soc cpu u_mul wallacefor[46] bi fifth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13503,"simu_top soc cpu u_mul wallacefor[46] bi sixth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12404,"simu_top soc cpu u_mul wallacefor[46] bi sixth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12405,"simu_top soc cpu u_mul wallacefor[46] bi sixth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12372,"simu_top soc cpu u_mul wallacefor[46] bi sixth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12373,"simu_top soc cpu u_mul wallacefor[46] bi sixth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+8236,"simu_top soc cpu u_mul wallacefor[47] bi InData",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+12406,"simu_top soc cpu u_mul wallacefor[47] bi CIn",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declBus(c+12407,"simu_top soc cpu u_mul wallacefor[47] bi COut",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declBit(c+12408,"simu_top soc cpu u_mul wallacefor[47] bi C",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12409,"simu_top soc cpu u_mul wallacefor[47] bi S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+8237,"simu_top soc cpu u_mul wallacefor[47] bi FirSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBus(c+12410,"simu_top soc cpu u_mul wallacefor[47] bi SecSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13508,"simu_top soc cpu u_mul wallacefor[47] bi ThiSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13509,"simu_top soc cpu u_mul wallacefor[47] bi ForSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+13510,"simu_top soc cpu u_mul wallacefor[47] bi FifSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8238,"simu_top soc cpu u_mul wallacefor[47] bi first1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8239,"simu_top soc cpu u_mul wallacefor[47] bi first1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8240,"simu_top soc cpu u_mul wallacefor[47] bi first1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8241,"simu_top soc cpu u_mul wallacefor[47] bi first1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8242,"simu_top soc cpu u_mul wallacefor[47] bi first1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8243,"simu_top soc cpu u_mul wallacefor[47] bi first2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8244,"simu_top soc cpu u_mul wallacefor[47] bi first2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8245,"simu_top soc cpu u_mul wallacefor[47] bi first2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8246,"simu_top soc cpu u_mul wallacefor[47] bi first2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8247,"simu_top soc cpu u_mul wallacefor[47] bi first2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8248,"simu_top soc cpu u_mul wallacefor[47] bi first3 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8249,"simu_top soc cpu u_mul wallacefor[47] bi first3 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8250,"simu_top soc cpu u_mul wallacefor[47] bi first3 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8251,"simu_top soc cpu u_mul wallacefor[47] bi first3 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8252,"simu_top soc cpu u_mul wallacefor[47] bi first3 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8253,"simu_top soc cpu u_mul wallacefor[47] bi first4 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8254,"simu_top soc cpu u_mul wallacefor[47] bi first4 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8255,"simu_top soc cpu u_mul wallacefor[47] bi first4 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8256,"simu_top soc cpu u_mul wallacefor[47] bi first4 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8257,"simu_top soc cpu u_mul wallacefor[47] bi first4 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8258,"simu_top soc cpu u_mul wallacefor[47] bi first5 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8259,"simu_top soc cpu u_mul wallacefor[47] bi first5 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8260,"simu_top soc cpu u_mul wallacefor[47] bi first5 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8261,"simu_top soc cpu u_mul wallacefor[47] bi first5 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8262,"simu_top soc cpu u_mul wallacefor[47] bi first5 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12411,"simu_top soc cpu u_mul wallacefor[47] bi second1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12412,"simu_top soc cpu u_mul wallacefor[47] bi second1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12413,"simu_top soc cpu u_mul wallacefor[47] bi second1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12414,"simu_top soc cpu u_mul wallacefor[47] bi second1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12415,"simu_top soc cpu u_mul wallacefor[47] bi second1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8263,"simu_top soc cpu u_mul wallacefor[47] bi second2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12416,"simu_top soc cpu u_mul wallacefor[47] bi second2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12417,"simu_top soc cpu u_mul wallacefor[47] bi second2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12418,"simu_top soc cpu u_mul wallacefor[47] bi second2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12419,"simu_top soc cpu u_mul wallacefor[47] bi second2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8264,"simu_top soc cpu u_mul wallacefor[47] bi second3 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8265,"simu_top soc cpu u_mul wallacefor[47] bi second3 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8266,"simu_top soc cpu u_mul wallacefor[47] bi second3 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8267,"simu_top soc cpu u_mul wallacefor[47] bi second3 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8268,"simu_top soc cpu u_mul wallacefor[47] bi second3 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8269,"simu_top soc cpu u_mul wallacefor[47] bi second4 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8270,"simu_top soc cpu u_mul wallacefor[47] bi second4 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8271,"simu_top soc cpu u_mul wallacefor[47] bi second4 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8272,"simu_top soc cpu u_mul wallacefor[47] bi second4 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8273,"simu_top soc cpu u_mul wallacefor[47] bi second4 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12420,"simu_top soc cpu u_mul wallacefor[47] bi third1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12421,"simu_top soc cpu u_mul wallacefor[47] bi third1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12422,"simu_top soc cpu u_mul wallacefor[47] bi third1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12423,"simu_top soc cpu u_mul wallacefor[47] bi third1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12424,"simu_top soc cpu u_mul wallacefor[47] bi third1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12425,"simu_top soc cpu u_mul wallacefor[47] bi third2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12426,"simu_top soc cpu u_mul wallacefor[47] bi third2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12427,"simu_top soc cpu u_mul wallacefor[47] bi third2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12428,"simu_top soc cpu u_mul wallacefor[47] bi third2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12429,"simu_top soc cpu u_mul wallacefor[47] bi third2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12430,"simu_top soc cpu u_mul wallacefor[47] bi fourth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12431,"simu_top soc cpu u_mul wallacefor[47] bi fourth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12432,"simu_top soc cpu u_mul wallacefor[47] bi fourth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12433,"simu_top soc cpu u_mul wallacefor[47] bi fourth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12434,"simu_top soc cpu u_mul wallacefor[47] bi fourth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13511,"simu_top soc cpu u_mul wallacefor[47] bi fourth2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13512,"simu_top soc cpu u_mul wallacefor[47] bi fourth2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12435,"simu_top soc cpu u_mul wallacefor[47] bi fourth2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12436,"simu_top soc cpu u_mul wallacefor[47] bi fourth2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12437,"simu_top soc cpu u_mul wallacefor[47] bi fourth2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13513,"simu_top soc cpu u_mul wallacefor[47] bi fifth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13514,"simu_top soc cpu u_mul wallacefor[47] bi fifth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12438,"simu_top soc cpu u_mul wallacefor[47] bi fifth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12439,"simu_top soc cpu u_mul wallacefor[47] bi fifth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13510,"simu_top soc cpu u_mul wallacefor[47] bi fifth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13510,"simu_top soc cpu u_mul wallacefor[47] bi sixth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12440,"simu_top soc cpu u_mul wallacefor[47] bi sixth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12441,"simu_top soc cpu u_mul wallacefor[47] bi sixth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12408,"simu_top soc cpu u_mul wallacefor[47] bi sixth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12409,"simu_top soc cpu u_mul wallacefor[47] bi sixth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+8274,"simu_top soc cpu u_mul wallacefor[48] bi InData",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+12442,"simu_top soc cpu u_mul wallacefor[48] bi CIn",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declBus(c+12443,"simu_top soc cpu u_mul wallacefor[48] bi COut",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declBit(c+12444,"simu_top soc cpu u_mul wallacefor[48] bi C",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12445,"simu_top soc cpu u_mul wallacefor[48] bi S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+8275,"simu_top soc cpu u_mul wallacefor[48] bi FirSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBus(c+12446,"simu_top soc cpu u_mul wallacefor[48] bi SecSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13515,"simu_top soc cpu u_mul wallacefor[48] bi ThiSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13516,"simu_top soc cpu u_mul wallacefor[48] bi ForSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+13517,"simu_top soc cpu u_mul wallacefor[48] bi FifSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8276,"simu_top soc cpu u_mul wallacefor[48] bi first1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8277,"simu_top soc cpu u_mul wallacefor[48] bi first1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8278,"simu_top soc cpu u_mul wallacefor[48] bi first1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8279,"simu_top soc cpu u_mul wallacefor[48] bi first1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8280,"simu_top soc cpu u_mul wallacefor[48] bi first1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8281,"simu_top soc cpu u_mul wallacefor[48] bi first2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8282,"simu_top soc cpu u_mul wallacefor[48] bi first2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8283,"simu_top soc cpu u_mul wallacefor[48] bi first2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8284,"simu_top soc cpu u_mul wallacefor[48] bi first2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8285,"simu_top soc cpu u_mul wallacefor[48] bi first2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8286,"simu_top soc cpu u_mul wallacefor[48] bi first3 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8287,"simu_top soc cpu u_mul wallacefor[48] bi first3 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8288,"simu_top soc cpu u_mul wallacefor[48] bi first3 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8289,"simu_top soc cpu u_mul wallacefor[48] bi first3 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8290,"simu_top soc cpu u_mul wallacefor[48] bi first3 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8291,"simu_top soc cpu u_mul wallacefor[48] bi first4 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8292,"simu_top soc cpu u_mul wallacefor[48] bi first4 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8293,"simu_top soc cpu u_mul wallacefor[48] bi first4 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8294,"simu_top soc cpu u_mul wallacefor[48] bi first4 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8295,"simu_top soc cpu u_mul wallacefor[48] bi first4 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8296,"simu_top soc cpu u_mul wallacefor[48] bi first5 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8297,"simu_top soc cpu u_mul wallacefor[48] bi first5 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8298,"simu_top soc cpu u_mul wallacefor[48] bi first5 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8299,"simu_top soc cpu u_mul wallacefor[48] bi first5 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8300,"simu_top soc cpu u_mul wallacefor[48] bi first5 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12447,"simu_top soc cpu u_mul wallacefor[48] bi second1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12448,"simu_top soc cpu u_mul wallacefor[48] bi second1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12449,"simu_top soc cpu u_mul wallacefor[48] bi second1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12450,"simu_top soc cpu u_mul wallacefor[48] bi second1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12451,"simu_top soc cpu u_mul wallacefor[48] bi second1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8301,"simu_top soc cpu u_mul wallacefor[48] bi second2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12452,"simu_top soc cpu u_mul wallacefor[48] bi second2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12453,"simu_top soc cpu u_mul wallacefor[48] bi second2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12454,"simu_top soc cpu u_mul wallacefor[48] bi second2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12455,"simu_top soc cpu u_mul wallacefor[48] bi second2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8302,"simu_top soc cpu u_mul wallacefor[48] bi second3 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8303,"simu_top soc cpu u_mul wallacefor[48] bi second3 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8304,"simu_top soc cpu u_mul wallacefor[48] bi second3 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8305,"simu_top soc cpu u_mul wallacefor[48] bi second3 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8306,"simu_top soc cpu u_mul wallacefor[48] bi second3 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8307,"simu_top soc cpu u_mul wallacefor[48] bi second4 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8308,"simu_top soc cpu u_mul wallacefor[48] bi second4 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8309,"simu_top soc cpu u_mul wallacefor[48] bi second4 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8310,"simu_top soc cpu u_mul wallacefor[48] bi second4 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8311,"simu_top soc cpu u_mul wallacefor[48] bi second4 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12456,"simu_top soc cpu u_mul wallacefor[48] bi third1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12457,"simu_top soc cpu u_mul wallacefor[48] bi third1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12458,"simu_top soc cpu u_mul wallacefor[48] bi third1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12459,"simu_top soc cpu u_mul wallacefor[48] bi third1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12460,"simu_top soc cpu u_mul wallacefor[48] bi third1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12461,"simu_top soc cpu u_mul wallacefor[48] bi third2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12462,"simu_top soc cpu u_mul wallacefor[48] bi third2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12463,"simu_top soc cpu u_mul wallacefor[48] bi third2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12464,"simu_top soc cpu u_mul wallacefor[48] bi third2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12465,"simu_top soc cpu u_mul wallacefor[48] bi third2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12466,"simu_top soc cpu u_mul wallacefor[48] bi fourth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12467,"simu_top soc cpu u_mul wallacefor[48] bi fourth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12468,"simu_top soc cpu u_mul wallacefor[48] bi fourth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12469,"simu_top soc cpu u_mul wallacefor[48] bi fourth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12470,"simu_top soc cpu u_mul wallacefor[48] bi fourth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13518,"simu_top soc cpu u_mul wallacefor[48] bi fourth2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13519,"simu_top soc cpu u_mul wallacefor[48] bi fourth2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12471,"simu_top soc cpu u_mul wallacefor[48] bi fourth2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12472,"simu_top soc cpu u_mul wallacefor[48] bi fourth2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12473,"simu_top soc cpu u_mul wallacefor[48] bi fourth2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13520,"simu_top soc cpu u_mul wallacefor[48] bi fifth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13521,"simu_top soc cpu u_mul wallacefor[48] bi fifth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12474,"simu_top soc cpu u_mul wallacefor[48] bi fifth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12475,"simu_top soc cpu u_mul wallacefor[48] bi fifth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13517,"simu_top soc cpu u_mul wallacefor[48] bi fifth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13517,"simu_top soc cpu u_mul wallacefor[48] bi sixth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12476,"simu_top soc cpu u_mul wallacefor[48] bi sixth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12477,"simu_top soc cpu u_mul wallacefor[48] bi sixth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12444,"simu_top soc cpu u_mul wallacefor[48] bi sixth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12445,"simu_top soc cpu u_mul wallacefor[48] bi sixth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+8312,"simu_top soc cpu u_mul wallacefor[49] bi InData",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+12478,"simu_top soc cpu u_mul wallacefor[49] bi CIn",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declBus(c+12479,"simu_top soc cpu u_mul wallacefor[49] bi COut",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declBit(c+12480,"simu_top soc cpu u_mul wallacefor[49] bi C",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12481,"simu_top soc cpu u_mul wallacefor[49] bi S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+8313,"simu_top soc cpu u_mul wallacefor[49] bi FirSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBus(c+12482,"simu_top soc cpu u_mul wallacefor[49] bi SecSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13522,"simu_top soc cpu u_mul wallacefor[49] bi ThiSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13523,"simu_top soc cpu u_mul wallacefor[49] bi ForSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+13524,"simu_top soc cpu u_mul wallacefor[49] bi FifSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8314,"simu_top soc cpu u_mul wallacefor[49] bi first1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8315,"simu_top soc cpu u_mul wallacefor[49] bi first1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8316,"simu_top soc cpu u_mul wallacefor[49] bi first1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8317,"simu_top soc cpu u_mul wallacefor[49] bi first1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8318,"simu_top soc cpu u_mul wallacefor[49] bi first1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8319,"simu_top soc cpu u_mul wallacefor[49] bi first2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8320,"simu_top soc cpu u_mul wallacefor[49] bi first2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8321,"simu_top soc cpu u_mul wallacefor[49] bi first2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8322,"simu_top soc cpu u_mul wallacefor[49] bi first2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8323,"simu_top soc cpu u_mul wallacefor[49] bi first2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8324,"simu_top soc cpu u_mul wallacefor[49] bi first3 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8325,"simu_top soc cpu u_mul wallacefor[49] bi first3 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8326,"simu_top soc cpu u_mul wallacefor[49] bi first3 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8327,"simu_top soc cpu u_mul wallacefor[49] bi first3 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8328,"simu_top soc cpu u_mul wallacefor[49] bi first3 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8329,"simu_top soc cpu u_mul wallacefor[49] bi first4 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8330,"simu_top soc cpu u_mul wallacefor[49] bi first4 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8331,"simu_top soc cpu u_mul wallacefor[49] bi first4 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8332,"simu_top soc cpu u_mul wallacefor[49] bi first4 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8333,"simu_top soc cpu u_mul wallacefor[49] bi first4 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8334,"simu_top soc cpu u_mul wallacefor[49] bi first5 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8335,"simu_top soc cpu u_mul wallacefor[49] bi first5 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8336,"simu_top soc cpu u_mul wallacefor[49] bi first5 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8337,"simu_top soc cpu u_mul wallacefor[49] bi first5 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8338,"simu_top soc cpu u_mul wallacefor[49] bi first5 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12483,"simu_top soc cpu u_mul wallacefor[49] bi second1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12484,"simu_top soc cpu u_mul wallacefor[49] bi second1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12485,"simu_top soc cpu u_mul wallacefor[49] bi second1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12486,"simu_top soc cpu u_mul wallacefor[49] bi second1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12487,"simu_top soc cpu u_mul wallacefor[49] bi second1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8339,"simu_top soc cpu u_mul wallacefor[49] bi second2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12488,"simu_top soc cpu u_mul wallacefor[49] bi second2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12489,"simu_top soc cpu u_mul wallacefor[49] bi second2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12490,"simu_top soc cpu u_mul wallacefor[49] bi second2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12491,"simu_top soc cpu u_mul wallacefor[49] bi second2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8340,"simu_top soc cpu u_mul wallacefor[49] bi second3 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8341,"simu_top soc cpu u_mul wallacefor[49] bi second3 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8342,"simu_top soc cpu u_mul wallacefor[49] bi second3 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8343,"simu_top soc cpu u_mul wallacefor[49] bi second3 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8344,"simu_top soc cpu u_mul wallacefor[49] bi second3 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8345,"simu_top soc cpu u_mul wallacefor[49] bi second4 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8346,"simu_top soc cpu u_mul wallacefor[49] bi second4 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8347,"simu_top soc cpu u_mul wallacefor[49] bi second4 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8348,"simu_top soc cpu u_mul wallacefor[49] bi second4 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8349,"simu_top soc cpu u_mul wallacefor[49] bi second4 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12492,"simu_top soc cpu u_mul wallacefor[49] bi third1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12493,"simu_top soc cpu u_mul wallacefor[49] bi third1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12494,"simu_top soc cpu u_mul wallacefor[49] bi third1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12495,"simu_top soc cpu u_mul wallacefor[49] bi third1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12496,"simu_top soc cpu u_mul wallacefor[49] bi third1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12497,"simu_top soc cpu u_mul wallacefor[49] bi third2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12498,"simu_top soc cpu u_mul wallacefor[49] bi third2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12499,"simu_top soc cpu u_mul wallacefor[49] bi third2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12500,"simu_top soc cpu u_mul wallacefor[49] bi third2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12501,"simu_top soc cpu u_mul wallacefor[49] bi third2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12502,"simu_top soc cpu u_mul wallacefor[49] bi fourth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12503,"simu_top soc cpu u_mul wallacefor[49] bi fourth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12504,"simu_top soc cpu u_mul wallacefor[49] bi fourth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12505,"simu_top soc cpu u_mul wallacefor[49] bi fourth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12506,"simu_top soc cpu u_mul wallacefor[49] bi fourth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13525,"simu_top soc cpu u_mul wallacefor[49] bi fourth2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13526,"simu_top soc cpu u_mul wallacefor[49] bi fourth2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12507,"simu_top soc cpu u_mul wallacefor[49] bi fourth2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12508,"simu_top soc cpu u_mul wallacefor[49] bi fourth2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12509,"simu_top soc cpu u_mul wallacefor[49] bi fourth2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13527,"simu_top soc cpu u_mul wallacefor[49] bi fifth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13528,"simu_top soc cpu u_mul wallacefor[49] bi fifth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12510,"simu_top soc cpu u_mul wallacefor[49] bi fifth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12511,"simu_top soc cpu u_mul wallacefor[49] bi fifth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13524,"simu_top soc cpu u_mul wallacefor[49] bi fifth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13524,"simu_top soc cpu u_mul wallacefor[49] bi sixth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12512,"simu_top soc cpu u_mul wallacefor[49] bi sixth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12513,"simu_top soc cpu u_mul wallacefor[49] bi sixth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12480,"simu_top soc cpu u_mul wallacefor[49] bi sixth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12481,"simu_top soc cpu u_mul wallacefor[49] bi sixth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+8350,"simu_top soc cpu u_mul wallacefor[50] bi InData",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+12514,"simu_top soc cpu u_mul wallacefor[50] bi CIn",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declBus(c+12515,"simu_top soc cpu u_mul wallacefor[50] bi COut",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declBit(c+12516,"simu_top soc cpu u_mul wallacefor[50] bi C",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12517,"simu_top soc cpu u_mul wallacefor[50] bi S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+8351,"simu_top soc cpu u_mul wallacefor[50] bi FirSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBus(c+12518,"simu_top soc cpu u_mul wallacefor[50] bi SecSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13529,"simu_top soc cpu u_mul wallacefor[50] bi ThiSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13530,"simu_top soc cpu u_mul wallacefor[50] bi ForSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+13531,"simu_top soc cpu u_mul wallacefor[50] bi FifSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8352,"simu_top soc cpu u_mul wallacefor[50] bi first1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8353,"simu_top soc cpu u_mul wallacefor[50] bi first1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8354,"simu_top soc cpu u_mul wallacefor[50] bi first1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8355,"simu_top soc cpu u_mul wallacefor[50] bi first1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8356,"simu_top soc cpu u_mul wallacefor[50] bi first1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8357,"simu_top soc cpu u_mul wallacefor[50] bi first2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8358,"simu_top soc cpu u_mul wallacefor[50] bi first2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8359,"simu_top soc cpu u_mul wallacefor[50] bi first2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8360,"simu_top soc cpu u_mul wallacefor[50] bi first2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8361,"simu_top soc cpu u_mul wallacefor[50] bi first2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8362,"simu_top soc cpu u_mul wallacefor[50] bi first3 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8363,"simu_top soc cpu u_mul wallacefor[50] bi first3 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8364,"simu_top soc cpu u_mul wallacefor[50] bi first3 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8365,"simu_top soc cpu u_mul wallacefor[50] bi first3 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8366,"simu_top soc cpu u_mul wallacefor[50] bi first3 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8367,"simu_top soc cpu u_mul wallacefor[50] bi first4 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8368,"simu_top soc cpu u_mul wallacefor[50] bi first4 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8369,"simu_top soc cpu u_mul wallacefor[50] bi first4 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8370,"simu_top soc cpu u_mul wallacefor[50] bi first4 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8371,"simu_top soc cpu u_mul wallacefor[50] bi first4 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8372,"simu_top soc cpu u_mul wallacefor[50] bi first5 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8373,"simu_top soc cpu u_mul wallacefor[50] bi first5 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8374,"simu_top soc cpu u_mul wallacefor[50] bi first5 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8375,"simu_top soc cpu u_mul wallacefor[50] bi first5 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8376,"simu_top soc cpu u_mul wallacefor[50] bi first5 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12519,"simu_top soc cpu u_mul wallacefor[50] bi second1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12520,"simu_top soc cpu u_mul wallacefor[50] bi second1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12521,"simu_top soc cpu u_mul wallacefor[50] bi second1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12522,"simu_top soc cpu u_mul wallacefor[50] bi second1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12523,"simu_top soc cpu u_mul wallacefor[50] bi second1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8377,"simu_top soc cpu u_mul wallacefor[50] bi second2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12524,"simu_top soc cpu u_mul wallacefor[50] bi second2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12525,"simu_top soc cpu u_mul wallacefor[50] bi second2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12526,"simu_top soc cpu u_mul wallacefor[50] bi second2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12527,"simu_top soc cpu u_mul wallacefor[50] bi second2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8378,"simu_top soc cpu u_mul wallacefor[50] bi second3 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8379,"simu_top soc cpu u_mul wallacefor[50] bi second3 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8380,"simu_top soc cpu u_mul wallacefor[50] bi second3 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8381,"simu_top soc cpu u_mul wallacefor[50] bi second3 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8382,"simu_top soc cpu u_mul wallacefor[50] bi second3 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8383,"simu_top soc cpu u_mul wallacefor[50] bi second4 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8384,"simu_top soc cpu u_mul wallacefor[50] bi second4 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8385,"simu_top soc cpu u_mul wallacefor[50] bi second4 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8386,"simu_top soc cpu u_mul wallacefor[50] bi second4 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8387,"simu_top soc cpu u_mul wallacefor[50] bi second4 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12528,"simu_top soc cpu u_mul wallacefor[50] bi third1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12529,"simu_top soc cpu u_mul wallacefor[50] bi third1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12530,"simu_top soc cpu u_mul wallacefor[50] bi third1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12531,"simu_top soc cpu u_mul wallacefor[50] bi third1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12532,"simu_top soc cpu u_mul wallacefor[50] bi third1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12533,"simu_top soc cpu u_mul wallacefor[50] bi third2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12534,"simu_top soc cpu u_mul wallacefor[50] bi third2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12535,"simu_top soc cpu u_mul wallacefor[50] bi third2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12536,"simu_top soc cpu u_mul wallacefor[50] bi third2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12537,"simu_top soc cpu u_mul wallacefor[50] bi third2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12538,"simu_top soc cpu u_mul wallacefor[50] bi fourth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12539,"simu_top soc cpu u_mul wallacefor[50] bi fourth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12540,"simu_top soc cpu u_mul wallacefor[50] bi fourth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12541,"simu_top soc cpu u_mul wallacefor[50] bi fourth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12542,"simu_top soc cpu u_mul wallacefor[50] bi fourth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13532,"simu_top soc cpu u_mul wallacefor[50] bi fourth2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13533,"simu_top soc cpu u_mul wallacefor[50] bi fourth2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12543,"simu_top soc cpu u_mul wallacefor[50] bi fourth2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12544,"simu_top soc cpu u_mul wallacefor[50] bi fourth2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12545,"simu_top soc cpu u_mul wallacefor[50] bi fourth2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13534,"simu_top soc cpu u_mul wallacefor[50] bi fifth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13535,"simu_top soc cpu u_mul wallacefor[50] bi fifth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12546,"simu_top soc cpu u_mul wallacefor[50] bi fifth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12547,"simu_top soc cpu u_mul wallacefor[50] bi fifth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13531,"simu_top soc cpu u_mul wallacefor[50] bi fifth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13531,"simu_top soc cpu u_mul wallacefor[50] bi sixth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12548,"simu_top soc cpu u_mul wallacefor[50] bi sixth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12549,"simu_top soc cpu u_mul wallacefor[50] bi sixth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12516,"simu_top soc cpu u_mul wallacefor[50] bi sixth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12517,"simu_top soc cpu u_mul wallacefor[50] bi sixth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+8388,"simu_top soc cpu u_mul wallacefor[51] bi InData",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+12550,"simu_top soc cpu u_mul wallacefor[51] bi CIn",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declBus(c+12551,"simu_top soc cpu u_mul wallacefor[51] bi COut",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declBit(c+12552,"simu_top soc cpu u_mul wallacefor[51] bi C",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12553,"simu_top soc cpu u_mul wallacefor[51] bi S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+8389,"simu_top soc cpu u_mul wallacefor[51] bi FirSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBus(c+12554,"simu_top soc cpu u_mul wallacefor[51] bi SecSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13536,"simu_top soc cpu u_mul wallacefor[51] bi ThiSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13537,"simu_top soc cpu u_mul wallacefor[51] bi ForSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+13538,"simu_top soc cpu u_mul wallacefor[51] bi FifSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8390,"simu_top soc cpu u_mul wallacefor[51] bi first1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8391,"simu_top soc cpu u_mul wallacefor[51] bi first1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8392,"simu_top soc cpu u_mul wallacefor[51] bi first1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8393,"simu_top soc cpu u_mul wallacefor[51] bi first1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8394,"simu_top soc cpu u_mul wallacefor[51] bi first1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8395,"simu_top soc cpu u_mul wallacefor[51] bi first2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8396,"simu_top soc cpu u_mul wallacefor[51] bi first2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8397,"simu_top soc cpu u_mul wallacefor[51] bi first2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8398,"simu_top soc cpu u_mul wallacefor[51] bi first2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8399,"simu_top soc cpu u_mul wallacefor[51] bi first2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8400,"simu_top soc cpu u_mul wallacefor[51] bi first3 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8401,"simu_top soc cpu u_mul wallacefor[51] bi first3 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8402,"simu_top soc cpu u_mul wallacefor[51] bi first3 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8403,"simu_top soc cpu u_mul wallacefor[51] bi first3 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8404,"simu_top soc cpu u_mul wallacefor[51] bi first3 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8405,"simu_top soc cpu u_mul wallacefor[51] bi first4 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8406,"simu_top soc cpu u_mul wallacefor[51] bi first4 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8407,"simu_top soc cpu u_mul wallacefor[51] bi first4 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8408,"simu_top soc cpu u_mul wallacefor[51] bi first4 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8409,"simu_top soc cpu u_mul wallacefor[51] bi first4 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8410,"simu_top soc cpu u_mul wallacefor[51] bi first5 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8411,"simu_top soc cpu u_mul wallacefor[51] bi first5 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8412,"simu_top soc cpu u_mul wallacefor[51] bi first5 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8413,"simu_top soc cpu u_mul wallacefor[51] bi first5 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8414,"simu_top soc cpu u_mul wallacefor[51] bi first5 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12555,"simu_top soc cpu u_mul wallacefor[51] bi second1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12556,"simu_top soc cpu u_mul wallacefor[51] bi second1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12557,"simu_top soc cpu u_mul wallacefor[51] bi second1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12558,"simu_top soc cpu u_mul wallacefor[51] bi second1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12559,"simu_top soc cpu u_mul wallacefor[51] bi second1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8415,"simu_top soc cpu u_mul wallacefor[51] bi second2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12560,"simu_top soc cpu u_mul wallacefor[51] bi second2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12561,"simu_top soc cpu u_mul wallacefor[51] bi second2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12562,"simu_top soc cpu u_mul wallacefor[51] bi second2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12563,"simu_top soc cpu u_mul wallacefor[51] bi second2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8416,"simu_top soc cpu u_mul wallacefor[51] bi second3 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8417,"simu_top soc cpu u_mul wallacefor[51] bi second3 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8418,"simu_top soc cpu u_mul wallacefor[51] bi second3 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8419,"simu_top soc cpu u_mul wallacefor[51] bi second3 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8420,"simu_top soc cpu u_mul wallacefor[51] bi second3 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8421,"simu_top soc cpu u_mul wallacefor[51] bi second4 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8422,"simu_top soc cpu u_mul wallacefor[51] bi second4 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8423,"simu_top soc cpu u_mul wallacefor[51] bi second4 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8424,"simu_top soc cpu u_mul wallacefor[51] bi second4 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8425,"simu_top soc cpu u_mul wallacefor[51] bi second4 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12564,"simu_top soc cpu u_mul wallacefor[51] bi third1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12565,"simu_top soc cpu u_mul wallacefor[51] bi third1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12566,"simu_top soc cpu u_mul wallacefor[51] bi third1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12567,"simu_top soc cpu u_mul wallacefor[51] bi third1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12568,"simu_top soc cpu u_mul wallacefor[51] bi third1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12569,"simu_top soc cpu u_mul wallacefor[51] bi third2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12570,"simu_top soc cpu u_mul wallacefor[51] bi third2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12571,"simu_top soc cpu u_mul wallacefor[51] bi third2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12572,"simu_top soc cpu u_mul wallacefor[51] bi third2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12573,"simu_top soc cpu u_mul wallacefor[51] bi third2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12574,"simu_top soc cpu u_mul wallacefor[51] bi fourth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12575,"simu_top soc cpu u_mul wallacefor[51] bi fourth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12576,"simu_top soc cpu u_mul wallacefor[51] bi fourth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12577,"simu_top soc cpu u_mul wallacefor[51] bi fourth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12578,"simu_top soc cpu u_mul wallacefor[51] bi fourth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13539,"simu_top soc cpu u_mul wallacefor[51] bi fourth2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13540,"simu_top soc cpu u_mul wallacefor[51] bi fourth2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12579,"simu_top soc cpu u_mul wallacefor[51] bi fourth2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12580,"simu_top soc cpu u_mul wallacefor[51] bi fourth2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12581,"simu_top soc cpu u_mul wallacefor[51] bi fourth2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13541,"simu_top soc cpu u_mul wallacefor[51] bi fifth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13542,"simu_top soc cpu u_mul wallacefor[51] bi fifth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12582,"simu_top soc cpu u_mul wallacefor[51] bi fifth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12583,"simu_top soc cpu u_mul wallacefor[51] bi fifth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13538,"simu_top soc cpu u_mul wallacefor[51] bi fifth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13538,"simu_top soc cpu u_mul wallacefor[51] bi sixth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12584,"simu_top soc cpu u_mul wallacefor[51] bi sixth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12585,"simu_top soc cpu u_mul wallacefor[51] bi sixth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12552,"simu_top soc cpu u_mul wallacefor[51] bi sixth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12553,"simu_top soc cpu u_mul wallacefor[51] bi sixth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+8426,"simu_top soc cpu u_mul wallacefor[52] bi InData",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+12586,"simu_top soc cpu u_mul wallacefor[52] bi CIn",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declBus(c+12587,"simu_top soc cpu u_mul wallacefor[52] bi COut",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declBit(c+12588,"simu_top soc cpu u_mul wallacefor[52] bi C",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12589,"simu_top soc cpu u_mul wallacefor[52] bi S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+8427,"simu_top soc cpu u_mul wallacefor[52] bi FirSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBus(c+12590,"simu_top soc cpu u_mul wallacefor[52] bi SecSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13543,"simu_top soc cpu u_mul wallacefor[52] bi ThiSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13544,"simu_top soc cpu u_mul wallacefor[52] bi ForSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+13545,"simu_top soc cpu u_mul wallacefor[52] bi FifSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8428,"simu_top soc cpu u_mul wallacefor[52] bi first1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8429,"simu_top soc cpu u_mul wallacefor[52] bi first1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8430,"simu_top soc cpu u_mul wallacefor[52] bi first1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8431,"simu_top soc cpu u_mul wallacefor[52] bi first1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8432,"simu_top soc cpu u_mul wallacefor[52] bi first1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8433,"simu_top soc cpu u_mul wallacefor[52] bi first2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8434,"simu_top soc cpu u_mul wallacefor[52] bi first2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8435,"simu_top soc cpu u_mul wallacefor[52] bi first2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8436,"simu_top soc cpu u_mul wallacefor[52] bi first2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8437,"simu_top soc cpu u_mul wallacefor[52] bi first2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8438,"simu_top soc cpu u_mul wallacefor[52] bi first3 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8439,"simu_top soc cpu u_mul wallacefor[52] bi first3 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8440,"simu_top soc cpu u_mul wallacefor[52] bi first3 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8441,"simu_top soc cpu u_mul wallacefor[52] bi first3 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8442,"simu_top soc cpu u_mul wallacefor[52] bi first3 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8443,"simu_top soc cpu u_mul wallacefor[52] bi first4 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8444,"simu_top soc cpu u_mul wallacefor[52] bi first4 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8445,"simu_top soc cpu u_mul wallacefor[52] bi first4 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8446,"simu_top soc cpu u_mul wallacefor[52] bi first4 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8447,"simu_top soc cpu u_mul wallacefor[52] bi first4 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8448,"simu_top soc cpu u_mul wallacefor[52] bi first5 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8449,"simu_top soc cpu u_mul wallacefor[52] bi first5 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8450,"simu_top soc cpu u_mul wallacefor[52] bi first5 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8451,"simu_top soc cpu u_mul wallacefor[52] bi first5 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8452,"simu_top soc cpu u_mul wallacefor[52] bi first5 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12591,"simu_top soc cpu u_mul wallacefor[52] bi second1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12592,"simu_top soc cpu u_mul wallacefor[52] bi second1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12593,"simu_top soc cpu u_mul wallacefor[52] bi second1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12594,"simu_top soc cpu u_mul wallacefor[52] bi second1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12595,"simu_top soc cpu u_mul wallacefor[52] bi second1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8453,"simu_top soc cpu u_mul wallacefor[52] bi second2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12596,"simu_top soc cpu u_mul wallacefor[52] bi second2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12597,"simu_top soc cpu u_mul wallacefor[52] bi second2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12598,"simu_top soc cpu u_mul wallacefor[52] bi second2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12599,"simu_top soc cpu u_mul wallacefor[52] bi second2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8454,"simu_top soc cpu u_mul wallacefor[52] bi second3 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8455,"simu_top soc cpu u_mul wallacefor[52] bi second3 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8456,"simu_top soc cpu u_mul wallacefor[52] bi second3 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8457,"simu_top soc cpu u_mul wallacefor[52] bi second3 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8458,"simu_top soc cpu u_mul wallacefor[52] bi second3 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8459,"simu_top soc cpu u_mul wallacefor[52] bi second4 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8460,"simu_top soc cpu u_mul wallacefor[52] bi second4 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8461,"simu_top soc cpu u_mul wallacefor[52] bi second4 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8462,"simu_top soc cpu u_mul wallacefor[52] bi second4 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8463,"simu_top soc cpu u_mul wallacefor[52] bi second4 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12600,"simu_top soc cpu u_mul wallacefor[52] bi third1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12601,"simu_top soc cpu u_mul wallacefor[52] bi third1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12602,"simu_top soc cpu u_mul wallacefor[52] bi third1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12603,"simu_top soc cpu u_mul wallacefor[52] bi third1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12604,"simu_top soc cpu u_mul wallacefor[52] bi third1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12605,"simu_top soc cpu u_mul wallacefor[52] bi third2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12606,"simu_top soc cpu u_mul wallacefor[52] bi third2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12607,"simu_top soc cpu u_mul wallacefor[52] bi third2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12608,"simu_top soc cpu u_mul wallacefor[52] bi third2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12609,"simu_top soc cpu u_mul wallacefor[52] bi third2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12610,"simu_top soc cpu u_mul wallacefor[52] bi fourth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12611,"simu_top soc cpu u_mul wallacefor[52] bi fourth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12612,"simu_top soc cpu u_mul wallacefor[52] bi fourth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12613,"simu_top soc cpu u_mul wallacefor[52] bi fourth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12614,"simu_top soc cpu u_mul wallacefor[52] bi fourth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13546,"simu_top soc cpu u_mul wallacefor[52] bi fourth2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13547,"simu_top soc cpu u_mul wallacefor[52] bi fourth2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12615,"simu_top soc cpu u_mul wallacefor[52] bi fourth2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12616,"simu_top soc cpu u_mul wallacefor[52] bi fourth2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12617,"simu_top soc cpu u_mul wallacefor[52] bi fourth2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13548,"simu_top soc cpu u_mul wallacefor[52] bi fifth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13549,"simu_top soc cpu u_mul wallacefor[52] bi fifth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12618,"simu_top soc cpu u_mul wallacefor[52] bi fifth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12619,"simu_top soc cpu u_mul wallacefor[52] bi fifth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13545,"simu_top soc cpu u_mul wallacefor[52] bi fifth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13545,"simu_top soc cpu u_mul wallacefor[52] bi sixth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12620,"simu_top soc cpu u_mul wallacefor[52] bi sixth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12621,"simu_top soc cpu u_mul wallacefor[52] bi sixth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12588,"simu_top soc cpu u_mul wallacefor[52] bi sixth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12589,"simu_top soc cpu u_mul wallacefor[52] bi sixth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+8464,"simu_top soc cpu u_mul wallacefor[53] bi InData",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+12622,"simu_top soc cpu u_mul wallacefor[53] bi CIn",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declBus(c+12623,"simu_top soc cpu u_mul wallacefor[53] bi COut",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declBit(c+12624,"simu_top soc cpu u_mul wallacefor[53] bi C",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12625,"simu_top soc cpu u_mul wallacefor[53] bi S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+8465,"simu_top soc cpu u_mul wallacefor[53] bi FirSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBus(c+12626,"simu_top soc cpu u_mul wallacefor[53] bi SecSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13550,"simu_top soc cpu u_mul wallacefor[53] bi ThiSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13551,"simu_top soc cpu u_mul wallacefor[53] bi ForSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+13552,"simu_top soc cpu u_mul wallacefor[53] bi FifSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8466,"simu_top soc cpu u_mul wallacefor[53] bi first1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8467,"simu_top soc cpu u_mul wallacefor[53] bi first1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8468,"simu_top soc cpu u_mul wallacefor[53] bi first1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8469,"simu_top soc cpu u_mul wallacefor[53] bi first1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8470,"simu_top soc cpu u_mul wallacefor[53] bi first1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8471,"simu_top soc cpu u_mul wallacefor[53] bi first2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8472,"simu_top soc cpu u_mul wallacefor[53] bi first2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8473,"simu_top soc cpu u_mul wallacefor[53] bi first2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8474,"simu_top soc cpu u_mul wallacefor[53] bi first2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8475,"simu_top soc cpu u_mul wallacefor[53] bi first2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8476,"simu_top soc cpu u_mul wallacefor[53] bi first3 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8477,"simu_top soc cpu u_mul wallacefor[53] bi first3 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8478,"simu_top soc cpu u_mul wallacefor[53] bi first3 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8479,"simu_top soc cpu u_mul wallacefor[53] bi first3 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8480,"simu_top soc cpu u_mul wallacefor[53] bi first3 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8481,"simu_top soc cpu u_mul wallacefor[53] bi first4 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8482,"simu_top soc cpu u_mul wallacefor[53] bi first4 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8483,"simu_top soc cpu u_mul wallacefor[53] bi first4 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8484,"simu_top soc cpu u_mul wallacefor[53] bi first4 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8485,"simu_top soc cpu u_mul wallacefor[53] bi first4 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8486,"simu_top soc cpu u_mul wallacefor[53] bi first5 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8487,"simu_top soc cpu u_mul wallacefor[53] bi first5 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8488,"simu_top soc cpu u_mul wallacefor[53] bi first5 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8489,"simu_top soc cpu u_mul wallacefor[53] bi first5 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8490,"simu_top soc cpu u_mul wallacefor[53] bi first5 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12627,"simu_top soc cpu u_mul wallacefor[53] bi second1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12628,"simu_top soc cpu u_mul wallacefor[53] bi second1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12629,"simu_top soc cpu u_mul wallacefor[53] bi second1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12630,"simu_top soc cpu u_mul wallacefor[53] bi second1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12631,"simu_top soc cpu u_mul wallacefor[53] bi second1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8491,"simu_top soc cpu u_mul wallacefor[53] bi second2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12632,"simu_top soc cpu u_mul wallacefor[53] bi second2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12633,"simu_top soc cpu u_mul wallacefor[53] bi second2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12634,"simu_top soc cpu u_mul wallacefor[53] bi second2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12635,"simu_top soc cpu u_mul wallacefor[53] bi second2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8492,"simu_top soc cpu u_mul wallacefor[53] bi second3 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8493,"simu_top soc cpu u_mul wallacefor[53] bi second3 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8494,"simu_top soc cpu u_mul wallacefor[53] bi second3 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8495,"simu_top soc cpu u_mul wallacefor[53] bi second3 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8496,"simu_top soc cpu u_mul wallacefor[53] bi second3 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8497,"simu_top soc cpu u_mul wallacefor[53] bi second4 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8498,"simu_top soc cpu u_mul wallacefor[53] bi second4 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8499,"simu_top soc cpu u_mul wallacefor[53] bi second4 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8500,"simu_top soc cpu u_mul wallacefor[53] bi second4 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8501,"simu_top soc cpu u_mul wallacefor[53] bi second4 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12636,"simu_top soc cpu u_mul wallacefor[53] bi third1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12637,"simu_top soc cpu u_mul wallacefor[53] bi third1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12638,"simu_top soc cpu u_mul wallacefor[53] bi third1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12639,"simu_top soc cpu u_mul wallacefor[53] bi third1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12640,"simu_top soc cpu u_mul wallacefor[53] bi third1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12641,"simu_top soc cpu u_mul wallacefor[53] bi third2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12642,"simu_top soc cpu u_mul wallacefor[53] bi third2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12643,"simu_top soc cpu u_mul wallacefor[53] bi third2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12644,"simu_top soc cpu u_mul wallacefor[53] bi third2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12645,"simu_top soc cpu u_mul wallacefor[53] bi third2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12646,"simu_top soc cpu u_mul wallacefor[53] bi fourth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12647,"simu_top soc cpu u_mul wallacefor[53] bi fourth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12648,"simu_top soc cpu u_mul wallacefor[53] bi fourth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12649,"simu_top soc cpu u_mul wallacefor[53] bi fourth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12650,"simu_top soc cpu u_mul wallacefor[53] bi fourth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13553,"simu_top soc cpu u_mul wallacefor[53] bi fourth2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13554,"simu_top soc cpu u_mul wallacefor[53] bi fourth2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12651,"simu_top soc cpu u_mul wallacefor[53] bi fourth2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12652,"simu_top soc cpu u_mul wallacefor[53] bi fourth2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12653,"simu_top soc cpu u_mul wallacefor[53] bi fourth2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13555,"simu_top soc cpu u_mul wallacefor[53] bi fifth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13556,"simu_top soc cpu u_mul wallacefor[53] bi fifth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12654,"simu_top soc cpu u_mul wallacefor[53] bi fifth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12655,"simu_top soc cpu u_mul wallacefor[53] bi fifth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13552,"simu_top soc cpu u_mul wallacefor[53] bi fifth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13552,"simu_top soc cpu u_mul wallacefor[53] bi sixth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12656,"simu_top soc cpu u_mul wallacefor[53] bi sixth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12657,"simu_top soc cpu u_mul wallacefor[53] bi sixth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12624,"simu_top soc cpu u_mul wallacefor[53] bi sixth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12625,"simu_top soc cpu u_mul wallacefor[53] bi sixth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+8502,"simu_top soc cpu u_mul wallacefor[54] bi InData",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+12658,"simu_top soc cpu u_mul wallacefor[54] bi CIn",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declBus(c+12659,"simu_top soc cpu u_mul wallacefor[54] bi COut",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declBit(c+12660,"simu_top soc cpu u_mul wallacefor[54] bi C",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12661,"simu_top soc cpu u_mul wallacefor[54] bi S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+8503,"simu_top soc cpu u_mul wallacefor[54] bi FirSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBus(c+12662,"simu_top soc cpu u_mul wallacefor[54] bi SecSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13557,"simu_top soc cpu u_mul wallacefor[54] bi ThiSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13558,"simu_top soc cpu u_mul wallacefor[54] bi ForSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+13559,"simu_top soc cpu u_mul wallacefor[54] bi FifSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8504,"simu_top soc cpu u_mul wallacefor[54] bi first1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8505,"simu_top soc cpu u_mul wallacefor[54] bi first1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8506,"simu_top soc cpu u_mul wallacefor[54] bi first1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8507,"simu_top soc cpu u_mul wallacefor[54] bi first1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8508,"simu_top soc cpu u_mul wallacefor[54] bi first1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8509,"simu_top soc cpu u_mul wallacefor[54] bi first2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8510,"simu_top soc cpu u_mul wallacefor[54] bi first2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8511,"simu_top soc cpu u_mul wallacefor[54] bi first2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8512,"simu_top soc cpu u_mul wallacefor[54] bi first2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8513,"simu_top soc cpu u_mul wallacefor[54] bi first2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8514,"simu_top soc cpu u_mul wallacefor[54] bi first3 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8515,"simu_top soc cpu u_mul wallacefor[54] bi first3 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8516,"simu_top soc cpu u_mul wallacefor[54] bi first3 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8517,"simu_top soc cpu u_mul wallacefor[54] bi first3 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8518,"simu_top soc cpu u_mul wallacefor[54] bi first3 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8519,"simu_top soc cpu u_mul wallacefor[54] bi first4 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8520,"simu_top soc cpu u_mul wallacefor[54] bi first4 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8521,"simu_top soc cpu u_mul wallacefor[54] bi first4 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8522,"simu_top soc cpu u_mul wallacefor[54] bi first4 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8523,"simu_top soc cpu u_mul wallacefor[54] bi first4 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8524,"simu_top soc cpu u_mul wallacefor[54] bi first5 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8525,"simu_top soc cpu u_mul wallacefor[54] bi first5 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8526,"simu_top soc cpu u_mul wallacefor[54] bi first5 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8527,"simu_top soc cpu u_mul wallacefor[54] bi first5 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8528,"simu_top soc cpu u_mul wallacefor[54] bi first5 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12663,"simu_top soc cpu u_mul wallacefor[54] bi second1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12664,"simu_top soc cpu u_mul wallacefor[54] bi second1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12665,"simu_top soc cpu u_mul wallacefor[54] bi second1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12666,"simu_top soc cpu u_mul wallacefor[54] bi second1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12667,"simu_top soc cpu u_mul wallacefor[54] bi second1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8529,"simu_top soc cpu u_mul wallacefor[54] bi second2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12668,"simu_top soc cpu u_mul wallacefor[54] bi second2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12669,"simu_top soc cpu u_mul wallacefor[54] bi second2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12670,"simu_top soc cpu u_mul wallacefor[54] bi second2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12671,"simu_top soc cpu u_mul wallacefor[54] bi second2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8530,"simu_top soc cpu u_mul wallacefor[54] bi second3 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8531,"simu_top soc cpu u_mul wallacefor[54] bi second3 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8532,"simu_top soc cpu u_mul wallacefor[54] bi second3 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8533,"simu_top soc cpu u_mul wallacefor[54] bi second3 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8534,"simu_top soc cpu u_mul wallacefor[54] bi second3 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8535,"simu_top soc cpu u_mul wallacefor[54] bi second4 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8536,"simu_top soc cpu u_mul wallacefor[54] bi second4 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8537,"simu_top soc cpu u_mul wallacefor[54] bi second4 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8538,"simu_top soc cpu u_mul wallacefor[54] bi second4 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8539,"simu_top soc cpu u_mul wallacefor[54] bi second4 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12672,"simu_top soc cpu u_mul wallacefor[54] bi third1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12673,"simu_top soc cpu u_mul wallacefor[54] bi third1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12674,"simu_top soc cpu u_mul wallacefor[54] bi third1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12675,"simu_top soc cpu u_mul wallacefor[54] bi third1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12676,"simu_top soc cpu u_mul wallacefor[54] bi third1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12677,"simu_top soc cpu u_mul wallacefor[54] bi third2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12678,"simu_top soc cpu u_mul wallacefor[54] bi third2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12679,"simu_top soc cpu u_mul wallacefor[54] bi third2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12680,"simu_top soc cpu u_mul wallacefor[54] bi third2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12681,"simu_top soc cpu u_mul wallacefor[54] bi third2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12682,"simu_top soc cpu u_mul wallacefor[54] bi fourth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12683,"simu_top soc cpu u_mul wallacefor[54] bi fourth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12684,"simu_top soc cpu u_mul wallacefor[54] bi fourth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12685,"simu_top soc cpu u_mul wallacefor[54] bi fourth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12686,"simu_top soc cpu u_mul wallacefor[54] bi fourth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13560,"simu_top soc cpu u_mul wallacefor[54] bi fourth2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13561,"simu_top soc cpu u_mul wallacefor[54] bi fourth2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12687,"simu_top soc cpu u_mul wallacefor[54] bi fourth2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12688,"simu_top soc cpu u_mul wallacefor[54] bi fourth2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12689,"simu_top soc cpu u_mul wallacefor[54] bi fourth2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13562,"simu_top soc cpu u_mul wallacefor[54] bi fifth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13563,"simu_top soc cpu u_mul wallacefor[54] bi fifth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12690,"simu_top soc cpu u_mul wallacefor[54] bi fifth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12691,"simu_top soc cpu u_mul wallacefor[54] bi fifth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13559,"simu_top soc cpu u_mul wallacefor[54] bi fifth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13559,"simu_top soc cpu u_mul wallacefor[54] bi sixth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12692,"simu_top soc cpu u_mul wallacefor[54] bi sixth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12693,"simu_top soc cpu u_mul wallacefor[54] bi sixth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12660,"simu_top soc cpu u_mul wallacefor[54] bi sixth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12661,"simu_top soc cpu u_mul wallacefor[54] bi sixth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+8540,"simu_top soc cpu u_mul wallacefor[55] bi InData",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+12694,"simu_top soc cpu u_mul wallacefor[55] bi CIn",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declBus(c+12695,"simu_top soc cpu u_mul wallacefor[55] bi COut",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declBit(c+12696,"simu_top soc cpu u_mul wallacefor[55] bi C",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12697,"simu_top soc cpu u_mul wallacefor[55] bi S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+8541,"simu_top soc cpu u_mul wallacefor[55] bi FirSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBus(c+12698,"simu_top soc cpu u_mul wallacefor[55] bi SecSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13564,"simu_top soc cpu u_mul wallacefor[55] bi ThiSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13565,"simu_top soc cpu u_mul wallacefor[55] bi ForSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+13566,"simu_top soc cpu u_mul wallacefor[55] bi FifSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8542,"simu_top soc cpu u_mul wallacefor[55] bi first1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8543,"simu_top soc cpu u_mul wallacefor[55] bi first1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8544,"simu_top soc cpu u_mul wallacefor[55] bi first1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8545,"simu_top soc cpu u_mul wallacefor[55] bi first1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8546,"simu_top soc cpu u_mul wallacefor[55] bi first1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8547,"simu_top soc cpu u_mul wallacefor[55] bi first2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8548,"simu_top soc cpu u_mul wallacefor[55] bi first2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8549,"simu_top soc cpu u_mul wallacefor[55] bi first2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8550,"simu_top soc cpu u_mul wallacefor[55] bi first2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8551,"simu_top soc cpu u_mul wallacefor[55] bi first2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8552,"simu_top soc cpu u_mul wallacefor[55] bi first3 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8553,"simu_top soc cpu u_mul wallacefor[55] bi first3 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8554,"simu_top soc cpu u_mul wallacefor[55] bi first3 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8555,"simu_top soc cpu u_mul wallacefor[55] bi first3 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8556,"simu_top soc cpu u_mul wallacefor[55] bi first3 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8557,"simu_top soc cpu u_mul wallacefor[55] bi first4 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8558,"simu_top soc cpu u_mul wallacefor[55] bi first4 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8559,"simu_top soc cpu u_mul wallacefor[55] bi first4 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8560,"simu_top soc cpu u_mul wallacefor[55] bi first4 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8561,"simu_top soc cpu u_mul wallacefor[55] bi first4 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8562,"simu_top soc cpu u_mul wallacefor[55] bi first5 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8563,"simu_top soc cpu u_mul wallacefor[55] bi first5 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8564,"simu_top soc cpu u_mul wallacefor[55] bi first5 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8565,"simu_top soc cpu u_mul wallacefor[55] bi first5 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8566,"simu_top soc cpu u_mul wallacefor[55] bi first5 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12699,"simu_top soc cpu u_mul wallacefor[55] bi second1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12700,"simu_top soc cpu u_mul wallacefor[55] bi second1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12701,"simu_top soc cpu u_mul wallacefor[55] bi second1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12702,"simu_top soc cpu u_mul wallacefor[55] bi second1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12703,"simu_top soc cpu u_mul wallacefor[55] bi second1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8567,"simu_top soc cpu u_mul wallacefor[55] bi second2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12704,"simu_top soc cpu u_mul wallacefor[55] bi second2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12705,"simu_top soc cpu u_mul wallacefor[55] bi second2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12706,"simu_top soc cpu u_mul wallacefor[55] bi second2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12707,"simu_top soc cpu u_mul wallacefor[55] bi second2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8568,"simu_top soc cpu u_mul wallacefor[55] bi second3 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8569,"simu_top soc cpu u_mul wallacefor[55] bi second3 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8570,"simu_top soc cpu u_mul wallacefor[55] bi second3 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8571,"simu_top soc cpu u_mul wallacefor[55] bi second3 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8572,"simu_top soc cpu u_mul wallacefor[55] bi second3 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8573,"simu_top soc cpu u_mul wallacefor[55] bi second4 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8574,"simu_top soc cpu u_mul wallacefor[55] bi second4 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8575,"simu_top soc cpu u_mul wallacefor[55] bi second4 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8576,"simu_top soc cpu u_mul wallacefor[55] bi second4 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8577,"simu_top soc cpu u_mul wallacefor[55] bi second4 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12708,"simu_top soc cpu u_mul wallacefor[55] bi third1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12709,"simu_top soc cpu u_mul wallacefor[55] bi third1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12710,"simu_top soc cpu u_mul wallacefor[55] bi third1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12711,"simu_top soc cpu u_mul wallacefor[55] bi third1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12712,"simu_top soc cpu u_mul wallacefor[55] bi third1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12713,"simu_top soc cpu u_mul wallacefor[55] bi third2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12714,"simu_top soc cpu u_mul wallacefor[55] bi third2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12715,"simu_top soc cpu u_mul wallacefor[55] bi third2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12716,"simu_top soc cpu u_mul wallacefor[55] bi third2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12717,"simu_top soc cpu u_mul wallacefor[55] bi third2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12718,"simu_top soc cpu u_mul wallacefor[55] bi fourth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12719,"simu_top soc cpu u_mul wallacefor[55] bi fourth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12720,"simu_top soc cpu u_mul wallacefor[55] bi fourth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12721,"simu_top soc cpu u_mul wallacefor[55] bi fourth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12722,"simu_top soc cpu u_mul wallacefor[55] bi fourth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13567,"simu_top soc cpu u_mul wallacefor[55] bi fourth2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13568,"simu_top soc cpu u_mul wallacefor[55] bi fourth2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12723,"simu_top soc cpu u_mul wallacefor[55] bi fourth2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12724,"simu_top soc cpu u_mul wallacefor[55] bi fourth2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12725,"simu_top soc cpu u_mul wallacefor[55] bi fourth2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13569,"simu_top soc cpu u_mul wallacefor[55] bi fifth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13570,"simu_top soc cpu u_mul wallacefor[55] bi fifth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12726,"simu_top soc cpu u_mul wallacefor[55] bi fifth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12727,"simu_top soc cpu u_mul wallacefor[55] bi fifth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13566,"simu_top soc cpu u_mul wallacefor[55] bi fifth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13566,"simu_top soc cpu u_mul wallacefor[55] bi sixth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12728,"simu_top soc cpu u_mul wallacefor[55] bi sixth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12729,"simu_top soc cpu u_mul wallacefor[55] bi sixth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12696,"simu_top soc cpu u_mul wallacefor[55] bi sixth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12697,"simu_top soc cpu u_mul wallacefor[55] bi sixth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+8578,"simu_top soc cpu u_mul wallacefor[56] bi InData",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+12730,"simu_top soc cpu u_mul wallacefor[56] bi CIn",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declBus(c+12731,"simu_top soc cpu u_mul wallacefor[56] bi COut",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declBit(c+12732,"simu_top soc cpu u_mul wallacefor[56] bi C",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12733,"simu_top soc cpu u_mul wallacefor[56] bi S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+8579,"simu_top soc cpu u_mul wallacefor[56] bi FirSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBus(c+12734,"simu_top soc cpu u_mul wallacefor[56] bi SecSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13571,"simu_top soc cpu u_mul wallacefor[56] bi ThiSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13572,"simu_top soc cpu u_mul wallacefor[56] bi ForSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+13573,"simu_top soc cpu u_mul wallacefor[56] bi FifSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8580,"simu_top soc cpu u_mul wallacefor[56] bi first1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8581,"simu_top soc cpu u_mul wallacefor[56] bi first1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8582,"simu_top soc cpu u_mul wallacefor[56] bi first1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8583,"simu_top soc cpu u_mul wallacefor[56] bi first1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8584,"simu_top soc cpu u_mul wallacefor[56] bi first1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8585,"simu_top soc cpu u_mul wallacefor[56] bi first2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8586,"simu_top soc cpu u_mul wallacefor[56] bi first2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8587,"simu_top soc cpu u_mul wallacefor[56] bi first2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8588,"simu_top soc cpu u_mul wallacefor[56] bi first2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8589,"simu_top soc cpu u_mul wallacefor[56] bi first2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8590,"simu_top soc cpu u_mul wallacefor[56] bi first3 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8591,"simu_top soc cpu u_mul wallacefor[56] bi first3 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8592,"simu_top soc cpu u_mul wallacefor[56] bi first3 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8593,"simu_top soc cpu u_mul wallacefor[56] bi first3 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8594,"simu_top soc cpu u_mul wallacefor[56] bi first3 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8595,"simu_top soc cpu u_mul wallacefor[56] bi first4 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8596,"simu_top soc cpu u_mul wallacefor[56] bi first4 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8597,"simu_top soc cpu u_mul wallacefor[56] bi first4 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8598,"simu_top soc cpu u_mul wallacefor[56] bi first4 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8599,"simu_top soc cpu u_mul wallacefor[56] bi first4 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8600,"simu_top soc cpu u_mul wallacefor[56] bi first5 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8601,"simu_top soc cpu u_mul wallacefor[56] bi first5 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8602,"simu_top soc cpu u_mul wallacefor[56] bi first5 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8603,"simu_top soc cpu u_mul wallacefor[56] bi first5 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8604,"simu_top soc cpu u_mul wallacefor[56] bi first5 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12735,"simu_top soc cpu u_mul wallacefor[56] bi second1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12736,"simu_top soc cpu u_mul wallacefor[56] bi second1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12737,"simu_top soc cpu u_mul wallacefor[56] bi second1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12738,"simu_top soc cpu u_mul wallacefor[56] bi second1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12739,"simu_top soc cpu u_mul wallacefor[56] bi second1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8605,"simu_top soc cpu u_mul wallacefor[56] bi second2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12740,"simu_top soc cpu u_mul wallacefor[56] bi second2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12741,"simu_top soc cpu u_mul wallacefor[56] bi second2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12742,"simu_top soc cpu u_mul wallacefor[56] bi second2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12743,"simu_top soc cpu u_mul wallacefor[56] bi second2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8606,"simu_top soc cpu u_mul wallacefor[56] bi second3 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8607,"simu_top soc cpu u_mul wallacefor[56] bi second3 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8608,"simu_top soc cpu u_mul wallacefor[56] bi second3 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8609,"simu_top soc cpu u_mul wallacefor[56] bi second3 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8610,"simu_top soc cpu u_mul wallacefor[56] bi second3 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8611,"simu_top soc cpu u_mul wallacefor[56] bi second4 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8612,"simu_top soc cpu u_mul wallacefor[56] bi second4 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8613,"simu_top soc cpu u_mul wallacefor[56] bi second4 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8614,"simu_top soc cpu u_mul wallacefor[56] bi second4 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8615,"simu_top soc cpu u_mul wallacefor[56] bi second4 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12744,"simu_top soc cpu u_mul wallacefor[56] bi third1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12745,"simu_top soc cpu u_mul wallacefor[56] bi third1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12746,"simu_top soc cpu u_mul wallacefor[56] bi third1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12747,"simu_top soc cpu u_mul wallacefor[56] bi third1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12748,"simu_top soc cpu u_mul wallacefor[56] bi third1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12749,"simu_top soc cpu u_mul wallacefor[56] bi third2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12750,"simu_top soc cpu u_mul wallacefor[56] bi third2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12751,"simu_top soc cpu u_mul wallacefor[56] bi third2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12752,"simu_top soc cpu u_mul wallacefor[56] bi third2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12753,"simu_top soc cpu u_mul wallacefor[56] bi third2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12754,"simu_top soc cpu u_mul wallacefor[56] bi fourth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12755,"simu_top soc cpu u_mul wallacefor[56] bi fourth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12756,"simu_top soc cpu u_mul wallacefor[56] bi fourth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12757,"simu_top soc cpu u_mul wallacefor[56] bi fourth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12758,"simu_top soc cpu u_mul wallacefor[56] bi fourth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13574,"simu_top soc cpu u_mul wallacefor[56] bi fourth2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13575,"simu_top soc cpu u_mul wallacefor[56] bi fourth2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12759,"simu_top soc cpu u_mul wallacefor[56] bi fourth2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12760,"simu_top soc cpu u_mul wallacefor[56] bi fourth2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12761,"simu_top soc cpu u_mul wallacefor[56] bi fourth2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13576,"simu_top soc cpu u_mul wallacefor[56] bi fifth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13577,"simu_top soc cpu u_mul wallacefor[56] bi fifth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12762,"simu_top soc cpu u_mul wallacefor[56] bi fifth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12763,"simu_top soc cpu u_mul wallacefor[56] bi fifth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13573,"simu_top soc cpu u_mul wallacefor[56] bi fifth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13573,"simu_top soc cpu u_mul wallacefor[56] bi sixth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12764,"simu_top soc cpu u_mul wallacefor[56] bi sixth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12765,"simu_top soc cpu u_mul wallacefor[56] bi sixth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12732,"simu_top soc cpu u_mul wallacefor[56] bi sixth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12733,"simu_top soc cpu u_mul wallacefor[56] bi sixth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+8616,"simu_top soc cpu u_mul wallacefor[57] bi InData",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+12766,"simu_top soc cpu u_mul wallacefor[57] bi CIn",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declBus(c+12767,"simu_top soc cpu u_mul wallacefor[57] bi COut",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declBit(c+12768,"simu_top soc cpu u_mul wallacefor[57] bi C",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12769,"simu_top soc cpu u_mul wallacefor[57] bi S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+8617,"simu_top soc cpu u_mul wallacefor[57] bi FirSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBus(c+12770,"simu_top soc cpu u_mul wallacefor[57] bi SecSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13578,"simu_top soc cpu u_mul wallacefor[57] bi ThiSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13579,"simu_top soc cpu u_mul wallacefor[57] bi ForSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+13580,"simu_top soc cpu u_mul wallacefor[57] bi FifSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8618,"simu_top soc cpu u_mul wallacefor[57] bi first1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8619,"simu_top soc cpu u_mul wallacefor[57] bi first1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8620,"simu_top soc cpu u_mul wallacefor[57] bi first1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8621,"simu_top soc cpu u_mul wallacefor[57] bi first1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8622,"simu_top soc cpu u_mul wallacefor[57] bi first1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8623,"simu_top soc cpu u_mul wallacefor[57] bi first2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8624,"simu_top soc cpu u_mul wallacefor[57] bi first2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8625,"simu_top soc cpu u_mul wallacefor[57] bi first2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8626,"simu_top soc cpu u_mul wallacefor[57] bi first2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8627,"simu_top soc cpu u_mul wallacefor[57] bi first2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8628,"simu_top soc cpu u_mul wallacefor[57] bi first3 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8629,"simu_top soc cpu u_mul wallacefor[57] bi first3 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8630,"simu_top soc cpu u_mul wallacefor[57] bi first3 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8631,"simu_top soc cpu u_mul wallacefor[57] bi first3 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8632,"simu_top soc cpu u_mul wallacefor[57] bi first3 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8633,"simu_top soc cpu u_mul wallacefor[57] bi first4 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8634,"simu_top soc cpu u_mul wallacefor[57] bi first4 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8635,"simu_top soc cpu u_mul wallacefor[57] bi first4 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8636,"simu_top soc cpu u_mul wallacefor[57] bi first4 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8637,"simu_top soc cpu u_mul wallacefor[57] bi first4 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8638,"simu_top soc cpu u_mul wallacefor[57] bi first5 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8639,"simu_top soc cpu u_mul wallacefor[57] bi first5 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8640,"simu_top soc cpu u_mul wallacefor[57] bi first5 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8641,"simu_top soc cpu u_mul wallacefor[57] bi first5 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8642,"simu_top soc cpu u_mul wallacefor[57] bi first5 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12771,"simu_top soc cpu u_mul wallacefor[57] bi second1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12772,"simu_top soc cpu u_mul wallacefor[57] bi second1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12773,"simu_top soc cpu u_mul wallacefor[57] bi second1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12774,"simu_top soc cpu u_mul wallacefor[57] bi second1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12775,"simu_top soc cpu u_mul wallacefor[57] bi second1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8643,"simu_top soc cpu u_mul wallacefor[57] bi second2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12776,"simu_top soc cpu u_mul wallacefor[57] bi second2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12777,"simu_top soc cpu u_mul wallacefor[57] bi second2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12778,"simu_top soc cpu u_mul wallacefor[57] bi second2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12779,"simu_top soc cpu u_mul wallacefor[57] bi second2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8644,"simu_top soc cpu u_mul wallacefor[57] bi second3 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8645,"simu_top soc cpu u_mul wallacefor[57] bi second3 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8646,"simu_top soc cpu u_mul wallacefor[57] bi second3 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8647,"simu_top soc cpu u_mul wallacefor[57] bi second3 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8648,"simu_top soc cpu u_mul wallacefor[57] bi second3 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8649,"simu_top soc cpu u_mul wallacefor[57] bi second4 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8650,"simu_top soc cpu u_mul wallacefor[57] bi second4 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8651,"simu_top soc cpu u_mul wallacefor[57] bi second4 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8652,"simu_top soc cpu u_mul wallacefor[57] bi second4 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8653,"simu_top soc cpu u_mul wallacefor[57] bi second4 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12780,"simu_top soc cpu u_mul wallacefor[57] bi third1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12781,"simu_top soc cpu u_mul wallacefor[57] bi third1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12782,"simu_top soc cpu u_mul wallacefor[57] bi third1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12783,"simu_top soc cpu u_mul wallacefor[57] bi third1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12784,"simu_top soc cpu u_mul wallacefor[57] bi third1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12785,"simu_top soc cpu u_mul wallacefor[57] bi third2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12786,"simu_top soc cpu u_mul wallacefor[57] bi third2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12787,"simu_top soc cpu u_mul wallacefor[57] bi third2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12788,"simu_top soc cpu u_mul wallacefor[57] bi third2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12789,"simu_top soc cpu u_mul wallacefor[57] bi third2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12790,"simu_top soc cpu u_mul wallacefor[57] bi fourth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12791,"simu_top soc cpu u_mul wallacefor[57] bi fourth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12792,"simu_top soc cpu u_mul wallacefor[57] bi fourth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12793,"simu_top soc cpu u_mul wallacefor[57] bi fourth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12794,"simu_top soc cpu u_mul wallacefor[57] bi fourth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13581,"simu_top soc cpu u_mul wallacefor[57] bi fourth2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13582,"simu_top soc cpu u_mul wallacefor[57] bi fourth2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12795,"simu_top soc cpu u_mul wallacefor[57] bi fourth2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12796,"simu_top soc cpu u_mul wallacefor[57] bi fourth2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12797,"simu_top soc cpu u_mul wallacefor[57] bi fourth2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13583,"simu_top soc cpu u_mul wallacefor[57] bi fifth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13584,"simu_top soc cpu u_mul wallacefor[57] bi fifth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12798,"simu_top soc cpu u_mul wallacefor[57] bi fifth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12799,"simu_top soc cpu u_mul wallacefor[57] bi fifth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13580,"simu_top soc cpu u_mul wallacefor[57] bi fifth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13580,"simu_top soc cpu u_mul wallacefor[57] bi sixth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12800,"simu_top soc cpu u_mul wallacefor[57] bi sixth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12801,"simu_top soc cpu u_mul wallacefor[57] bi sixth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12768,"simu_top soc cpu u_mul wallacefor[57] bi sixth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12769,"simu_top soc cpu u_mul wallacefor[57] bi sixth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+8654,"simu_top soc cpu u_mul wallacefor[58] bi InData",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+12802,"simu_top soc cpu u_mul wallacefor[58] bi CIn",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declBus(c+12803,"simu_top soc cpu u_mul wallacefor[58] bi COut",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declBit(c+12804,"simu_top soc cpu u_mul wallacefor[58] bi C",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12805,"simu_top soc cpu u_mul wallacefor[58] bi S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+8655,"simu_top soc cpu u_mul wallacefor[58] bi FirSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBus(c+12806,"simu_top soc cpu u_mul wallacefor[58] bi SecSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13585,"simu_top soc cpu u_mul wallacefor[58] bi ThiSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13586,"simu_top soc cpu u_mul wallacefor[58] bi ForSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+13587,"simu_top soc cpu u_mul wallacefor[58] bi FifSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8656,"simu_top soc cpu u_mul wallacefor[58] bi first1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8657,"simu_top soc cpu u_mul wallacefor[58] bi first1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8658,"simu_top soc cpu u_mul wallacefor[58] bi first1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8659,"simu_top soc cpu u_mul wallacefor[58] bi first1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8660,"simu_top soc cpu u_mul wallacefor[58] bi first1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8661,"simu_top soc cpu u_mul wallacefor[58] bi first2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8662,"simu_top soc cpu u_mul wallacefor[58] bi first2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8663,"simu_top soc cpu u_mul wallacefor[58] bi first2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8664,"simu_top soc cpu u_mul wallacefor[58] bi first2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8665,"simu_top soc cpu u_mul wallacefor[58] bi first2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8666,"simu_top soc cpu u_mul wallacefor[58] bi first3 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8667,"simu_top soc cpu u_mul wallacefor[58] bi first3 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8668,"simu_top soc cpu u_mul wallacefor[58] bi first3 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8669,"simu_top soc cpu u_mul wallacefor[58] bi first3 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8670,"simu_top soc cpu u_mul wallacefor[58] bi first3 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8671,"simu_top soc cpu u_mul wallacefor[58] bi first4 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8672,"simu_top soc cpu u_mul wallacefor[58] bi first4 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8673,"simu_top soc cpu u_mul wallacefor[58] bi first4 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8674,"simu_top soc cpu u_mul wallacefor[58] bi first4 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8675,"simu_top soc cpu u_mul wallacefor[58] bi first4 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8676,"simu_top soc cpu u_mul wallacefor[58] bi first5 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8677,"simu_top soc cpu u_mul wallacefor[58] bi first5 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8678,"simu_top soc cpu u_mul wallacefor[58] bi first5 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8679,"simu_top soc cpu u_mul wallacefor[58] bi first5 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8680,"simu_top soc cpu u_mul wallacefor[58] bi first5 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12807,"simu_top soc cpu u_mul wallacefor[58] bi second1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12808,"simu_top soc cpu u_mul wallacefor[58] bi second1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12809,"simu_top soc cpu u_mul wallacefor[58] bi second1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12810,"simu_top soc cpu u_mul wallacefor[58] bi second1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12811,"simu_top soc cpu u_mul wallacefor[58] bi second1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8681,"simu_top soc cpu u_mul wallacefor[58] bi second2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12812,"simu_top soc cpu u_mul wallacefor[58] bi second2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12813,"simu_top soc cpu u_mul wallacefor[58] bi second2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12814,"simu_top soc cpu u_mul wallacefor[58] bi second2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12815,"simu_top soc cpu u_mul wallacefor[58] bi second2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8682,"simu_top soc cpu u_mul wallacefor[58] bi second3 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8683,"simu_top soc cpu u_mul wallacefor[58] bi second3 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8684,"simu_top soc cpu u_mul wallacefor[58] bi second3 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8685,"simu_top soc cpu u_mul wallacefor[58] bi second3 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8686,"simu_top soc cpu u_mul wallacefor[58] bi second3 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8687,"simu_top soc cpu u_mul wallacefor[58] bi second4 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8688,"simu_top soc cpu u_mul wallacefor[58] bi second4 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8689,"simu_top soc cpu u_mul wallacefor[58] bi second4 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8690,"simu_top soc cpu u_mul wallacefor[58] bi second4 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8691,"simu_top soc cpu u_mul wallacefor[58] bi second4 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12816,"simu_top soc cpu u_mul wallacefor[58] bi third1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12817,"simu_top soc cpu u_mul wallacefor[58] bi third1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12818,"simu_top soc cpu u_mul wallacefor[58] bi third1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12819,"simu_top soc cpu u_mul wallacefor[58] bi third1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12820,"simu_top soc cpu u_mul wallacefor[58] bi third1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12821,"simu_top soc cpu u_mul wallacefor[58] bi third2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12822,"simu_top soc cpu u_mul wallacefor[58] bi third2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12823,"simu_top soc cpu u_mul wallacefor[58] bi third2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12824,"simu_top soc cpu u_mul wallacefor[58] bi third2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12825,"simu_top soc cpu u_mul wallacefor[58] bi third2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12826,"simu_top soc cpu u_mul wallacefor[58] bi fourth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12827,"simu_top soc cpu u_mul wallacefor[58] bi fourth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12828,"simu_top soc cpu u_mul wallacefor[58] bi fourth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12829,"simu_top soc cpu u_mul wallacefor[58] bi fourth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12830,"simu_top soc cpu u_mul wallacefor[58] bi fourth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13588,"simu_top soc cpu u_mul wallacefor[58] bi fourth2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13589,"simu_top soc cpu u_mul wallacefor[58] bi fourth2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12831,"simu_top soc cpu u_mul wallacefor[58] bi fourth2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12832,"simu_top soc cpu u_mul wallacefor[58] bi fourth2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12833,"simu_top soc cpu u_mul wallacefor[58] bi fourth2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13590,"simu_top soc cpu u_mul wallacefor[58] bi fifth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13591,"simu_top soc cpu u_mul wallacefor[58] bi fifth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12834,"simu_top soc cpu u_mul wallacefor[58] bi fifth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12835,"simu_top soc cpu u_mul wallacefor[58] bi fifth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13587,"simu_top soc cpu u_mul wallacefor[58] bi fifth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13587,"simu_top soc cpu u_mul wallacefor[58] bi sixth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12836,"simu_top soc cpu u_mul wallacefor[58] bi sixth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12837,"simu_top soc cpu u_mul wallacefor[58] bi sixth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12804,"simu_top soc cpu u_mul wallacefor[58] bi sixth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12805,"simu_top soc cpu u_mul wallacefor[58] bi sixth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+8692,"simu_top soc cpu u_mul wallacefor[59] bi InData",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+12838,"simu_top soc cpu u_mul wallacefor[59] bi CIn",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declBus(c+12839,"simu_top soc cpu u_mul wallacefor[59] bi COut",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declBit(c+12840,"simu_top soc cpu u_mul wallacefor[59] bi C",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12841,"simu_top soc cpu u_mul wallacefor[59] bi S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+8693,"simu_top soc cpu u_mul wallacefor[59] bi FirSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBus(c+12842,"simu_top soc cpu u_mul wallacefor[59] bi SecSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13592,"simu_top soc cpu u_mul wallacefor[59] bi ThiSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13593,"simu_top soc cpu u_mul wallacefor[59] bi ForSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+13594,"simu_top soc cpu u_mul wallacefor[59] bi FifSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8694,"simu_top soc cpu u_mul wallacefor[59] bi first1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8695,"simu_top soc cpu u_mul wallacefor[59] bi first1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8696,"simu_top soc cpu u_mul wallacefor[59] bi first1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8697,"simu_top soc cpu u_mul wallacefor[59] bi first1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8698,"simu_top soc cpu u_mul wallacefor[59] bi first1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8699,"simu_top soc cpu u_mul wallacefor[59] bi first2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8700,"simu_top soc cpu u_mul wallacefor[59] bi first2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8701,"simu_top soc cpu u_mul wallacefor[59] bi first2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8702,"simu_top soc cpu u_mul wallacefor[59] bi first2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8703,"simu_top soc cpu u_mul wallacefor[59] bi first2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8704,"simu_top soc cpu u_mul wallacefor[59] bi first3 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8705,"simu_top soc cpu u_mul wallacefor[59] bi first3 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8706,"simu_top soc cpu u_mul wallacefor[59] bi first3 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8707,"simu_top soc cpu u_mul wallacefor[59] bi first3 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8708,"simu_top soc cpu u_mul wallacefor[59] bi first3 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8709,"simu_top soc cpu u_mul wallacefor[59] bi first4 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8710,"simu_top soc cpu u_mul wallacefor[59] bi first4 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8711,"simu_top soc cpu u_mul wallacefor[59] bi first4 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8712,"simu_top soc cpu u_mul wallacefor[59] bi first4 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8713,"simu_top soc cpu u_mul wallacefor[59] bi first4 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8714,"simu_top soc cpu u_mul wallacefor[59] bi first5 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8715,"simu_top soc cpu u_mul wallacefor[59] bi first5 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8716,"simu_top soc cpu u_mul wallacefor[59] bi first5 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8717,"simu_top soc cpu u_mul wallacefor[59] bi first5 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8718,"simu_top soc cpu u_mul wallacefor[59] bi first5 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12843,"simu_top soc cpu u_mul wallacefor[59] bi second1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12844,"simu_top soc cpu u_mul wallacefor[59] bi second1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12845,"simu_top soc cpu u_mul wallacefor[59] bi second1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12846,"simu_top soc cpu u_mul wallacefor[59] bi second1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12847,"simu_top soc cpu u_mul wallacefor[59] bi second1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8719,"simu_top soc cpu u_mul wallacefor[59] bi second2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12848,"simu_top soc cpu u_mul wallacefor[59] bi second2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12849,"simu_top soc cpu u_mul wallacefor[59] bi second2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12850,"simu_top soc cpu u_mul wallacefor[59] bi second2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12851,"simu_top soc cpu u_mul wallacefor[59] bi second2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8720,"simu_top soc cpu u_mul wallacefor[59] bi second3 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8721,"simu_top soc cpu u_mul wallacefor[59] bi second3 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8722,"simu_top soc cpu u_mul wallacefor[59] bi second3 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8723,"simu_top soc cpu u_mul wallacefor[59] bi second3 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8724,"simu_top soc cpu u_mul wallacefor[59] bi second3 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8725,"simu_top soc cpu u_mul wallacefor[59] bi second4 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8726,"simu_top soc cpu u_mul wallacefor[59] bi second4 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8727,"simu_top soc cpu u_mul wallacefor[59] bi second4 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8728,"simu_top soc cpu u_mul wallacefor[59] bi second4 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8729,"simu_top soc cpu u_mul wallacefor[59] bi second4 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12852,"simu_top soc cpu u_mul wallacefor[59] bi third1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12853,"simu_top soc cpu u_mul wallacefor[59] bi third1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12854,"simu_top soc cpu u_mul wallacefor[59] bi third1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12855,"simu_top soc cpu u_mul wallacefor[59] bi third1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12856,"simu_top soc cpu u_mul wallacefor[59] bi third1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12857,"simu_top soc cpu u_mul wallacefor[59] bi third2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12858,"simu_top soc cpu u_mul wallacefor[59] bi third2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12859,"simu_top soc cpu u_mul wallacefor[59] bi third2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12860,"simu_top soc cpu u_mul wallacefor[59] bi third2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12861,"simu_top soc cpu u_mul wallacefor[59] bi third2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12862,"simu_top soc cpu u_mul wallacefor[59] bi fourth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12863,"simu_top soc cpu u_mul wallacefor[59] bi fourth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12864,"simu_top soc cpu u_mul wallacefor[59] bi fourth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12865,"simu_top soc cpu u_mul wallacefor[59] bi fourth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12866,"simu_top soc cpu u_mul wallacefor[59] bi fourth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13595,"simu_top soc cpu u_mul wallacefor[59] bi fourth2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13596,"simu_top soc cpu u_mul wallacefor[59] bi fourth2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12867,"simu_top soc cpu u_mul wallacefor[59] bi fourth2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12868,"simu_top soc cpu u_mul wallacefor[59] bi fourth2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12869,"simu_top soc cpu u_mul wallacefor[59] bi fourth2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13597,"simu_top soc cpu u_mul wallacefor[59] bi fifth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13598,"simu_top soc cpu u_mul wallacefor[59] bi fifth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12870,"simu_top soc cpu u_mul wallacefor[59] bi fifth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12871,"simu_top soc cpu u_mul wallacefor[59] bi fifth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13594,"simu_top soc cpu u_mul wallacefor[59] bi fifth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13594,"simu_top soc cpu u_mul wallacefor[59] bi sixth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12872,"simu_top soc cpu u_mul wallacefor[59] bi sixth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12873,"simu_top soc cpu u_mul wallacefor[59] bi sixth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12840,"simu_top soc cpu u_mul wallacefor[59] bi sixth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12841,"simu_top soc cpu u_mul wallacefor[59] bi sixth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+8730,"simu_top soc cpu u_mul wallacefor[60] bi InData",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+12874,"simu_top soc cpu u_mul wallacefor[60] bi CIn",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declBus(c+12875,"simu_top soc cpu u_mul wallacefor[60] bi COut",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declBit(c+12876,"simu_top soc cpu u_mul wallacefor[60] bi C",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12877,"simu_top soc cpu u_mul wallacefor[60] bi S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+8731,"simu_top soc cpu u_mul wallacefor[60] bi FirSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBus(c+12878,"simu_top soc cpu u_mul wallacefor[60] bi SecSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13599,"simu_top soc cpu u_mul wallacefor[60] bi ThiSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13600,"simu_top soc cpu u_mul wallacefor[60] bi ForSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+13601,"simu_top soc cpu u_mul wallacefor[60] bi FifSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8732,"simu_top soc cpu u_mul wallacefor[60] bi first1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8733,"simu_top soc cpu u_mul wallacefor[60] bi first1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8734,"simu_top soc cpu u_mul wallacefor[60] bi first1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8735,"simu_top soc cpu u_mul wallacefor[60] bi first1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8736,"simu_top soc cpu u_mul wallacefor[60] bi first1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8737,"simu_top soc cpu u_mul wallacefor[60] bi first2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8738,"simu_top soc cpu u_mul wallacefor[60] bi first2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8739,"simu_top soc cpu u_mul wallacefor[60] bi first2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8740,"simu_top soc cpu u_mul wallacefor[60] bi first2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8741,"simu_top soc cpu u_mul wallacefor[60] bi first2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8742,"simu_top soc cpu u_mul wallacefor[60] bi first3 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8743,"simu_top soc cpu u_mul wallacefor[60] bi first3 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8744,"simu_top soc cpu u_mul wallacefor[60] bi first3 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8745,"simu_top soc cpu u_mul wallacefor[60] bi first3 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8746,"simu_top soc cpu u_mul wallacefor[60] bi first3 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8747,"simu_top soc cpu u_mul wallacefor[60] bi first4 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8748,"simu_top soc cpu u_mul wallacefor[60] bi first4 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8749,"simu_top soc cpu u_mul wallacefor[60] bi first4 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8750,"simu_top soc cpu u_mul wallacefor[60] bi first4 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8751,"simu_top soc cpu u_mul wallacefor[60] bi first4 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8752,"simu_top soc cpu u_mul wallacefor[60] bi first5 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8753,"simu_top soc cpu u_mul wallacefor[60] bi first5 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8754,"simu_top soc cpu u_mul wallacefor[60] bi first5 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8755,"simu_top soc cpu u_mul wallacefor[60] bi first5 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8756,"simu_top soc cpu u_mul wallacefor[60] bi first5 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12879,"simu_top soc cpu u_mul wallacefor[60] bi second1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12880,"simu_top soc cpu u_mul wallacefor[60] bi second1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12881,"simu_top soc cpu u_mul wallacefor[60] bi second1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12882,"simu_top soc cpu u_mul wallacefor[60] bi second1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12883,"simu_top soc cpu u_mul wallacefor[60] bi second1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8757,"simu_top soc cpu u_mul wallacefor[60] bi second2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12884,"simu_top soc cpu u_mul wallacefor[60] bi second2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12885,"simu_top soc cpu u_mul wallacefor[60] bi second2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12886,"simu_top soc cpu u_mul wallacefor[60] bi second2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12887,"simu_top soc cpu u_mul wallacefor[60] bi second2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8758,"simu_top soc cpu u_mul wallacefor[60] bi second3 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8759,"simu_top soc cpu u_mul wallacefor[60] bi second3 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8760,"simu_top soc cpu u_mul wallacefor[60] bi second3 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8761,"simu_top soc cpu u_mul wallacefor[60] bi second3 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8762,"simu_top soc cpu u_mul wallacefor[60] bi second3 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8763,"simu_top soc cpu u_mul wallacefor[60] bi second4 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8764,"simu_top soc cpu u_mul wallacefor[60] bi second4 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8765,"simu_top soc cpu u_mul wallacefor[60] bi second4 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8766,"simu_top soc cpu u_mul wallacefor[60] bi second4 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8767,"simu_top soc cpu u_mul wallacefor[60] bi second4 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12888,"simu_top soc cpu u_mul wallacefor[60] bi third1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12889,"simu_top soc cpu u_mul wallacefor[60] bi third1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12890,"simu_top soc cpu u_mul wallacefor[60] bi third1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12891,"simu_top soc cpu u_mul wallacefor[60] bi third1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12892,"simu_top soc cpu u_mul wallacefor[60] bi third1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12893,"simu_top soc cpu u_mul wallacefor[60] bi third2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12894,"simu_top soc cpu u_mul wallacefor[60] bi third2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12895,"simu_top soc cpu u_mul wallacefor[60] bi third2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12896,"simu_top soc cpu u_mul wallacefor[60] bi third2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12897,"simu_top soc cpu u_mul wallacefor[60] bi third2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12898,"simu_top soc cpu u_mul wallacefor[60] bi fourth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12899,"simu_top soc cpu u_mul wallacefor[60] bi fourth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12900,"simu_top soc cpu u_mul wallacefor[60] bi fourth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12901,"simu_top soc cpu u_mul wallacefor[60] bi fourth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12902,"simu_top soc cpu u_mul wallacefor[60] bi fourth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13602,"simu_top soc cpu u_mul wallacefor[60] bi fourth2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13603,"simu_top soc cpu u_mul wallacefor[60] bi fourth2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12903,"simu_top soc cpu u_mul wallacefor[60] bi fourth2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12904,"simu_top soc cpu u_mul wallacefor[60] bi fourth2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12905,"simu_top soc cpu u_mul wallacefor[60] bi fourth2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13604,"simu_top soc cpu u_mul wallacefor[60] bi fifth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13605,"simu_top soc cpu u_mul wallacefor[60] bi fifth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12906,"simu_top soc cpu u_mul wallacefor[60] bi fifth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12907,"simu_top soc cpu u_mul wallacefor[60] bi fifth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13601,"simu_top soc cpu u_mul wallacefor[60] bi fifth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13601,"simu_top soc cpu u_mul wallacefor[60] bi sixth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12908,"simu_top soc cpu u_mul wallacefor[60] bi sixth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12909,"simu_top soc cpu u_mul wallacefor[60] bi sixth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12876,"simu_top soc cpu u_mul wallacefor[60] bi sixth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12877,"simu_top soc cpu u_mul wallacefor[60] bi sixth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+8768,"simu_top soc cpu u_mul wallacefor[61] bi InData",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+12910,"simu_top soc cpu u_mul wallacefor[61] bi CIn",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declBus(c+12911,"simu_top soc cpu u_mul wallacefor[61] bi COut",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declBit(c+12912,"simu_top soc cpu u_mul wallacefor[61] bi C",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12913,"simu_top soc cpu u_mul wallacefor[61] bi S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+8769,"simu_top soc cpu u_mul wallacefor[61] bi FirSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBus(c+12914,"simu_top soc cpu u_mul wallacefor[61] bi SecSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13606,"simu_top soc cpu u_mul wallacefor[61] bi ThiSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13607,"simu_top soc cpu u_mul wallacefor[61] bi ForSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+13608,"simu_top soc cpu u_mul wallacefor[61] bi FifSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8770,"simu_top soc cpu u_mul wallacefor[61] bi first1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8771,"simu_top soc cpu u_mul wallacefor[61] bi first1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8772,"simu_top soc cpu u_mul wallacefor[61] bi first1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8773,"simu_top soc cpu u_mul wallacefor[61] bi first1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8774,"simu_top soc cpu u_mul wallacefor[61] bi first1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8775,"simu_top soc cpu u_mul wallacefor[61] bi first2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8776,"simu_top soc cpu u_mul wallacefor[61] bi first2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8777,"simu_top soc cpu u_mul wallacefor[61] bi first2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8778,"simu_top soc cpu u_mul wallacefor[61] bi first2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8779,"simu_top soc cpu u_mul wallacefor[61] bi first2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8780,"simu_top soc cpu u_mul wallacefor[61] bi first3 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8781,"simu_top soc cpu u_mul wallacefor[61] bi first3 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8782,"simu_top soc cpu u_mul wallacefor[61] bi first3 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8783,"simu_top soc cpu u_mul wallacefor[61] bi first3 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8784,"simu_top soc cpu u_mul wallacefor[61] bi first3 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8785,"simu_top soc cpu u_mul wallacefor[61] bi first4 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8786,"simu_top soc cpu u_mul wallacefor[61] bi first4 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8787,"simu_top soc cpu u_mul wallacefor[61] bi first4 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8788,"simu_top soc cpu u_mul wallacefor[61] bi first4 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8789,"simu_top soc cpu u_mul wallacefor[61] bi first4 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8790,"simu_top soc cpu u_mul wallacefor[61] bi first5 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8791,"simu_top soc cpu u_mul wallacefor[61] bi first5 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8792,"simu_top soc cpu u_mul wallacefor[61] bi first5 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8793,"simu_top soc cpu u_mul wallacefor[61] bi first5 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8794,"simu_top soc cpu u_mul wallacefor[61] bi first5 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12915,"simu_top soc cpu u_mul wallacefor[61] bi second1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12916,"simu_top soc cpu u_mul wallacefor[61] bi second1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12917,"simu_top soc cpu u_mul wallacefor[61] bi second1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12918,"simu_top soc cpu u_mul wallacefor[61] bi second1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12919,"simu_top soc cpu u_mul wallacefor[61] bi second1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8795,"simu_top soc cpu u_mul wallacefor[61] bi second2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12920,"simu_top soc cpu u_mul wallacefor[61] bi second2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12921,"simu_top soc cpu u_mul wallacefor[61] bi second2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12922,"simu_top soc cpu u_mul wallacefor[61] bi second2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12923,"simu_top soc cpu u_mul wallacefor[61] bi second2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8796,"simu_top soc cpu u_mul wallacefor[61] bi second3 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8797,"simu_top soc cpu u_mul wallacefor[61] bi second3 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8798,"simu_top soc cpu u_mul wallacefor[61] bi second3 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8799,"simu_top soc cpu u_mul wallacefor[61] bi second3 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8800,"simu_top soc cpu u_mul wallacefor[61] bi second3 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8801,"simu_top soc cpu u_mul wallacefor[61] bi second4 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8802,"simu_top soc cpu u_mul wallacefor[61] bi second4 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8803,"simu_top soc cpu u_mul wallacefor[61] bi second4 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8804,"simu_top soc cpu u_mul wallacefor[61] bi second4 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8805,"simu_top soc cpu u_mul wallacefor[61] bi second4 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12924,"simu_top soc cpu u_mul wallacefor[61] bi third1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12925,"simu_top soc cpu u_mul wallacefor[61] bi third1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12926,"simu_top soc cpu u_mul wallacefor[61] bi third1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12927,"simu_top soc cpu u_mul wallacefor[61] bi third1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12928,"simu_top soc cpu u_mul wallacefor[61] bi third1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12929,"simu_top soc cpu u_mul wallacefor[61] bi third2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12930,"simu_top soc cpu u_mul wallacefor[61] bi third2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12931,"simu_top soc cpu u_mul wallacefor[61] bi third2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12932,"simu_top soc cpu u_mul wallacefor[61] bi third2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12933,"simu_top soc cpu u_mul wallacefor[61] bi third2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12934,"simu_top soc cpu u_mul wallacefor[61] bi fourth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12935,"simu_top soc cpu u_mul wallacefor[61] bi fourth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12936,"simu_top soc cpu u_mul wallacefor[61] bi fourth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12937,"simu_top soc cpu u_mul wallacefor[61] bi fourth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12938,"simu_top soc cpu u_mul wallacefor[61] bi fourth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13609,"simu_top soc cpu u_mul wallacefor[61] bi fourth2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13610,"simu_top soc cpu u_mul wallacefor[61] bi fourth2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12939,"simu_top soc cpu u_mul wallacefor[61] bi fourth2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12940,"simu_top soc cpu u_mul wallacefor[61] bi fourth2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12941,"simu_top soc cpu u_mul wallacefor[61] bi fourth2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13611,"simu_top soc cpu u_mul wallacefor[61] bi fifth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13612,"simu_top soc cpu u_mul wallacefor[61] bi fifth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12942,"simu_top soc cpu u_mul wallacefor[61] bi fifth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12943,"simu_top soc cpu u_mul wallacefor[61] bi fifth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13608,"simu_top soc cpu u_mul wallacefor[61] bi fifth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13608,"simu_top soc cpu u_mul wallacefor[61] bi sixth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12944,"simu_top soc cpu u_mul wallacefor[61] bi sixth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12945,"simu_top soc cpu u_mul wallacefor[61] bi sixth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12912,"simu_top soc cpu u_mul wallacefor[61] bi sixth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12913,"simu_top soc cpu u_mul wallacefor[61] bi sixth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+8806,"simu_top soc cpu u_mul wallacefor[62] bi InData",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+12946,"simu_top soc cpu u_mul wallacefor[62] bi CIn",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declBus(c+12947,"simu_top soc cpu u_mul wallacefor[62] bi COut",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declBit(c+12948,"simu_top soc cpu u_mul wallacefor[62] bi C",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12949,"simu_top soc cpu u_mul wallacefor[62] bi S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+8807,"simu_top soc cpu u_mul wallacefor[62] bi FirSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBus(c+12950,"simu_top soc cpu u_mul wallacefor[62] bi SecSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13613,"simu_top soc cpu u_mul wallacefor[62] bi ThiSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13614,"simu_top soc cpu u_mul wallacefor[62] bi ForSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+13615,"simu_top soc cpu u_mul wallacefor[62] bi FifSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8808,"simu_top soc cpu u_mul wallacefor[62] bi first1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8809,"simu_top soc cpu u_mul wallacefor[62] bi first1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8810,"simu_top soc cpu u_mul wallacefor[62] bi first1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8811,"simu_top soc cpu u_mul wallacefor[62] bi first1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8812,"simu_top soc cpu u_mul wallacefor[62] bi first1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8813,"simu_top soc cpu u_mul wallacefor[62] bi first2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8814,"simu_top soc cpu u_mul wallacefor[62] bi first2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8815,"simu_top soc cpu u_mul wallacefor[62] bi first2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8816,"simu_top soc cpu u_mul wallacefor[62] bi first2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8817,"simu_top soc cpu u_mul wallacefor[62] bi first2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8818,"simu_top soc cpu u_mul wallacefor[62] bi first3 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8819,"simu_top soc cpu u_mul wallacefor[62] bi first3 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8820,"simu_top soc cpu u_mul wallacefor[62] bi first3 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8821,"simu_top soc cpu u_mul wallacefor[62] bi first3 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8822,"simu_top soc cpu u_mul wallacefor[62] bi first3 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8823,"simu_top soc cpu u_mul wallacefor[62] bi first4 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8824,"simu_top soc cpu u_mul wallacefor[62] bi first4 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8825,"simu_top soc cpu u_mul wallacefor[62] bi first4 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8826,"simu_top soc cpu u_mul wallacefor[62] bi first4 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8827,"simu_top soc cpu u_mul wallacefor[62] bi first4 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8828,"simu_top soc cpu u_mul wallacefor[62] bi first5 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8829,"simu_top soc cpu u_mul wallacefor[62] bi first5 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8830,"simu_top soc cpu u_mul wallacefor[62] bi first5 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8831,"simu_top soc cpu u_mul wallacefor[62] bi first5 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8832,"simu_top soc cpu u_mul wallacefor[62] bi first5 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12951,"simu_top soc cpu u_mul wallacefor[62] bi second1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12952,"simu_top soc cpu u_mul wallacefor[62] bi second1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12953,"simu_top soc cpu u_mul wallacefor[62] bi second1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12954,"simu_top soc cpu u_mul wallacefor[62] bi second1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12955,"simu_top soc cpu u_mul wallacefor[62] bi second1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8833,"simu_top soc cpu u_mul wallacefor[62] bi second2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12956,"simu_top soc cpu u_mul wallacefor[62] bi second2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12957,"simu_top soc cpu u_mul wallacefor[62] bi second2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12958,"simu_top soc cpu u_mul wallacefor[62] bi second2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12959,"simu_top soc cpu u_mul wallacefor[62] bi second2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8834,"simu_top soc cpu u_mul wallacefor[62] bi second3 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8835,"simu_top soc cpu u_mul wallacefor[62] bi second3 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8836,"simu_top soc cpu u_mul wallacefor[62] bi second3 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8837,"simu_top soc cpu u_mul wallacefor[62] bi second3 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8838,"simu_top soc cpu u_mul wallacefor[62] bi second3 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8839,"simu_top soc cpu u_mul wallacefor[62] bi second4 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8840,"simu_top soc cpu u_mul wallacefor[62] bi second4 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8841,"simu_top soc cpu u_mul wallacefor[62] bi second4 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8842,"simu_top soc cpu u_mul wallacefor[62] bi second4 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8843,"simu_top soc cpu u_mul wallacefor[62] bi second4 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12960,"simu_top soc cpu u_mul wallacefor[62] bi third1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12961,"simu_top soc cpu u_mul wallacefor[62] bi third1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12962,"simu_top soc cpu u_mul wallacefor[62] bi third1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12963,"simu_top soc cpu u_mul wallacefor[62] bi third1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12964,"simu_top soc cpu u_mul wallacefor[62] bi third1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12965,"simu_top soc cpu u_mul wallacefor[62] bi third2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12966,"simu_top soc cpu u_mul wallacefor[62] bi third2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12967,"simu_top soc cpu u_mul wallacefor[62] bi third2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12968,"simu_top soc cpu u_mul wallacefor[62] bi third2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12969,"simu_top soc cpu u_mul wallacefor[62] bi third2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12970,"simu_top soc cpu u_mul wallacefor[62] bi fourth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12971,"simu_top soc cpu u_mul wallacefor[62] bi fourth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12972,"simu_top soc cpu u_mul wallacefor[62] bi fourth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12973,"simu_top soc cpu u_mul wallacefor[62] bi fourth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12974,"simu_top soc cpu u_mul wallacefor[62] bi fourth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13616,"simu_top soc cpu u_mul wallacefor[62] bi fourth2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13617,"simu_top soc cpu u_mul wallacefor[62] bi fourth2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12975,"simu_top soc cpu u_mul wallacefor[62] bi fourth2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12976,"simu_top soc cpu u_mul wallacefor[62] bi fourth2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12977,"simu_top soc cpu u_mul wallacefor[62] bi fourth2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13618,"simu_top soc cpu u_mul wallacefor[62] bi fifth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13619,"simu_top soc cpu u_mul wallacefor[62] bi fifth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12978,"simu_top soc cpu u_mul wallacefor[62] bi fifth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12979,"simu_top soc cpu u_mul wallacefor[62] bi fifth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13615,"simu_top soc cpu u_mul wallacefor[62] bi fifth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13615,"simu_top soc cpu u_mul wallacefor[62] bi sixth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12980,"simu_top soc cpu u_mul wallacefor[62] bi sixth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12981,"simu_top soc cpu u_mul wallacefor[62] bi sixth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12948,"simu_top soc cpu u_mul wallacefor[62] bi sixth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12949,"simu_top soc cpu u_mul wallacefor[62] bi sixth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+8844,"simu_top soc cpu u_mul wallacefor[63] bi InData",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 16,0);
    tracep->declBus(c+12982,"simu_top soc cpu u_mul wallacefor[63] bi CIn",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declBus(c+12983,"simu_top soc cpu u_mul wallacefor[63] bi COut",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declBit(c+12984,"simu_top soc cpu u_mul wallacefor[63] bi C",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12985,"simu_top soc cpu u_mul wallacefor[63] bi S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+8845,"simu_top soc cpu u_mul wallacefor[63] bi FirSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBus(c+12986,"simu_top soc cpu u_mul wallacefor[63] bi SecSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13620,"simu_top soc cpu u_mul wallacefor[63] bi ThiSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13621,"simu_top soc cpu u_mul wallacefor[63] bi ForSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+13622,"simu_top soc cpu u_mul wallacefor[63] bi FifSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8846,"simu_top soc cpu u_mul wallacefor[63] bi first1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8847,"simu_top soc cpu u_mul wallacefor[63] bi first1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8848,"simu_top soc cpu u_mul wallacefor[63] bi first1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8849,"simu_top soc cpu u_mul wallacefor[63] bi first1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8850,"simu_top soc cpu u_mul wallacefor[63] bi first1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8851,"simu_top soc cpu u_mul wallacefor[63] bi first2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8852,"simu_top soc cpu u_mul wallacefor[63] bi first2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8853,"simu_top soc cpu u_mul wallacefor[63] bi first2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8854,"simu_top soc cpu u_mul wallacefor[63] bi first2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8855,"simu_top soc cpu u_mul wallacefor[63] bi first2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8856,"simu_top soc cpu u_mul wallacefor[63] bi first3 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8857,"simu_top soc cpu u_mul wallacefor[63] bi first3 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8858,"simu_top soc cpu u_mul wallacefor[63] bi first3 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8859,"simu_top soc cpu u_mul wallacefor[63] bi first3 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8860,"simu_top soc cpu u_mul wallacefor[63] bi first3 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8861,"simu_top soc cpu u_mul wallacefor[63] bi first4 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8862,"simu_top soc cpu u_mul wallacefor[63] bi first4 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8863,"simu_top soc cpu u_mul wallacefor[63] bi first4 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8864,"simu_top soc cpu u_mul wallacefor[63] bi first4 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8865,"simu_top soc cpu u_mul wallacefor[63] bi first4 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8866,"simu_top soc cpu u_mul wallacefor[63] bi first5 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8867,"simu_top soc cpu u_mul wallacefor[63] bi first5 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8868,"simu_top soc cpu u_mul wallacefor[63] bi first5 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8869,"simu_top soc cpu u_mul wallacefor[63] bi first5 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8870,"simu_top soc cpu u_mul wallacefor[63] bi first5 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12987,"simu_top soc cpu u_mul wallacefor[63] bi second1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12988,"simu_top soc cpu u_mul wallacefor[63] bi second1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12989,"simu_top soc cpu u_mul wallacefor[63] bi second1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12990,"simu_top soc cpu u_mul wallacefor[63] bi second1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12991,"simu_top soc cpu u_mul wallacefor[63] bi second1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8871,"simu_top soc cpu u_mul wallacefor[63] bi second2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12992,"simu_top soc cpu u_mul wallacefor[63] bi second2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12993,"simu_top soc cpu u_mul wallacefor[63] bi second2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12994,"simu_top soc cpu u_mul wallacefor[63] bi second2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12995,"simu_top soc cpu u_mul wallacefor[63] bi second2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8872,"simu_top soc cpu u_mul wallacefor[63] bi second3 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8873,"simu_top soc cpu u_mul wallacefor[63] bi second3 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8874,"simu_top soc cpu u_mul wallacefor[63] bi second3 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8875,"simu_top soc cpu u_mul wallacefor[63] bi second3 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8876,"simu_top soc cpu u_mul wallacefor[63] bi second3 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8877,"simu_top soc cpu u_mul wallacefor[63] bi second4 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8878,"simu_top soc cpu u_mul wallacefor[63] bi second4 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8879,"simu_top soc cpu u_mul wallacefor[63] bi second4 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8880,"simu_top soc cpu u_mul wallacefor[63] bi second4 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8881,"simu_top soc cpu u_mul wallacefor[63] bi second4 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12996,"simu_top soc cpu u_mul wallacefor[63] bi third1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12997,"simu_top soc cpu u_mul wallacefor[63] bi third1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12998,"simu_top soc cpu u_mul wallacefor[63] bi third1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12999,"simu_top soc cpu u_mul wallacefor[63] bi third1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13000,"simu_top soc cpu u_mul wallacefor[63] bi third1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13001,"simu_top soc cpu u_mul wallacefor[63] bi third2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13002,"simu_top soc cpu u_mul wallacefor[63] bi third2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13003,"simu_top soc cpu u_mul wallacefor[63] bi third2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13004,"simu_top soc cpu u_mul wallacefor[63] bi third2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13005,"simu_top soc cpu u_mul wallacefor[63] bi third2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13006,"simu_top soc cpu u_mul wallacefor[63] bi fourth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13007,"simu_top soc cpu u_mul wallacefor[63] bi fourth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13008,"simu_top soc cpu u_mul wallacefor[63] bi fourth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13009,"simu_top soc cpu u_mul wallacefor[63] bi fourth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13010,"simu_top soc cpu u_mul wallacefor[63] bi fourth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13623,"simu_top soc cpu u_mul wallacefor[63] bi fourth2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13624,"simu_top soc cpu u_mul wallacefor[63] bi fourth2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13011,"simu_top soc cpu u_mul wallacefor[63] bi fourth2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13012,"simu_top soc cpu u_mul wallacefor[63] bi fourth2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13013,"simu_top soc cpu u_mul wallacefor[63] bi fourth2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13625,"simu_top soc cpu u_mul wallacefor[63] bi fifth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13626,"simu_top soc cpu u_mul wallacefor[63] bi fifth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13014,"simu_top soc cpu u_mul wallacefor[63] bi fifth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13015,"simu_top soc cpu u_mul wallacefor[63] bi fifth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13622,"simu_top soc cpu u_mul wallacefor[63] bi fifth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13622,"simu_top soc cpu u_mul wallacefor[63] bi sixth1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13016,"simu_top soc cpu u_mul wallacefor[63] bi sixth1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13017,"simu_top soc cpu u_mul wallacefor[63] bi sixth1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12984,"simu_top soc cpu u_mul wallacefor[63] bi sixth1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12985,"simu_top soc cpu u_mul wallacefor[63] bi sixth1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13730,"simu_top soc cpu mem_stage clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+79,"simu_top soc cpu mem_stage reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13787,"simu_top soc cpu mem_stage ws_allowin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13090,"simu_top soc cpu mem_stage ms_allowin",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13093,"simu_top soc cpu mem_stage es_to_ms_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declArray(c+13119,"simu_top soc cpu mem_stage es_to_ms_bus",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 424,0);
    tracep->declBit(c+13094,"simu_top soc cpu mem_stage ms_to_ws_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declArray(c+13133,"simu_top soc cpu mem_stage ms_to_ws_bus",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 459,0);
    tracep->declQuad(c+13150,"simu_top soc cpu mem_stage ms_to_ds_forward_bus",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 38,0);
    tracep->declBit(c+216,"simu_top soc cpu mem_stage ms_to_ds_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+108,"simu_top soc cpu mem_stage div_result",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+109,"simu_top soc cpu mem_stage mod_result",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declQuad(c+13095,"simu_top soc cpu mem_stage mul_result",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declBit(c+99,"simu_top soc cpu mem_stage excp_flush",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+100,"simu_top soc cpu mem_stage ertn_flush",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+142,"simu_top soc cpu mem_stage refetch_flush",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+101,"simu_top soc cpu mem_stage icacop_flush",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+102,"simu_top soc cpu mem_stage idle_flush",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+173,"simu_top soc cpu mem_stage tlb_inst_stall",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+145,"simu_top soc cpu mem_stage ms_wr_tlbehi",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+146,"simu_top soc cpu mem_stage ms_flush",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10737,"simu_top soc cpu mem_stage data_data_ok",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+227,"simu_top soc cpu mem_stage dcache_miss",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+10738,"simu_top soc cpu mem_stage data_rdata",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+210,"simu_top soc cpu mem_stage data_uncache_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+213,"simu_top soc cpu mem_stage tlb_excp_cancel_req",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+149,"simu_top soc cpu mem_stage csr_pg",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+150,"simu_top soc cpu mem_stage csr_da",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+151,"simu_top soc cpu mem_stage csr_dmw0",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+152,"simu_top soc cpu mem_stage csr_dmw1",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+153,"simu_top soc cpu mem_stage csr_plv",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+155,"simu_top soc cpu mem_stage csr_datm",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+228,"simu_top soc cpu mem_stage disable_cache",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+192,"simu_top soc cpu mem_stage data_index_diff",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBus(c+193,"simu_top soc cpu mem_stage data_tag_diff",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 19,0);
    tracep->declBus(c+194,"simu_top soc cpu mem_stage data_offset_diff",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+157,"simu_top soc cpu mem_stage data_addr_trans_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+211,"simu_top soc cpu mem_stage dmw0_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+212,"simu_top soc cpu mem_stage dmw1_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+158,"simu_top soc cpu mem_stage cacop_op_mode_di",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+133,"simu_top soc cpu mem_stage data_tlb_found",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+134,"simu_top soc cpu mem_stage data_tlb_index",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBit(c+135,"simu_top soc cpu mem_stage data_tlb_v",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+136,"simu_top soc cpu mem_stage data_tlb_d",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+137,"simu_top soc cpu mem_stage data_tlb_mat",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+138,"simu_top soc cpu mem_stage data_tlb_plv",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+216,"simu_top soc cpu mem_stage ms_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+13627,"simu_top soc cpu mem_stage ms_ready_go",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13018,"simu_top soc cpu mem_stage dep_need_stall",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declArray(c+8882,"simu_top soc cpu mem_stage es_to_ms_bus_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 424,0);
    tracep->declBus(c+8896,"simu_top soc cpu mem_stage ms_mul_div_op",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+8897,"simu_top soc cpu mem_stage sram_addr_low2bit",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+8898,"simu_top soc cpu mem_stage ms_mem_size",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+8899,"simu_top soc cpu mem_stage ms_load_op",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8900,"simu_top soc cpu mem_stage ms_gr_we",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+8901,"simu_top soc cpu mem_stage ms_dest",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBus(c+8902,"simu_top soc cpu mem_stage ms_exe_result",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+8903,"simu_top soc cpu mem_stage ms_pc",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+8904,"simu_top soc cpu mem_stage ms_excp",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+8905,"simu_top soc cpu mem_stage ms_excp_num",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 9,0);
    tracep->declBit(c+8906,"simu_top soc cpu mem_stage ms_ertn",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+8907,"simu_top soc cpu mem_stage ms_csr_result",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+8908,"simu_top soc cpu mem_stage ms_csr_idx",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declBit(c+8909,"simu_top soc cpu mem_stage ms_csr_we",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8910,"simu_top soc cpu mem_stage ms_ll_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8911,"simu_top soc cpu mem_stage ms_sc_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8912,"simu_top soc cpu mem_stage ms_store_op",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8913,"simu_top soc cpu mem_stage ms_tlbsrch",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8914,"simu_top soc cpu mem_stage ms_tlbfill",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8915,"simu_top soc cpu mem_stage ms_tlbwr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8916,"simu_top soc cpu mem_stage ms_tlbrd",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8917,"simu_top soc cpu mem_stage ms_refetch",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8918,"simu_top soc cpu mem_stage ms_invtlb",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+8919,"simu_top soc cpu mem_stage ms_invtlb_asid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 9,0);
    tracep->declBus(c+8920,"simu_top soc cpu mem_stage ms_invtlb_vpn",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 18,0);
    tracep->declBit(c+8921,"simu_top soc cpu mem_stage ms_mem_sign_exted",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8922,"simu_top soc cpu mem_stage ms_icacop_op_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8923,"simu_top soc cpu mem_stage ms_br_inst",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8924,"simu_top soc cpu mem_stage ms_icache_miss",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8925,"simu_top soc cpu mem_stage ms_br_pre",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8926,"simu_top soc cpu mem_stage ms_br_pre_error",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8927,"simu_top soc cpu mem_stage ms_preld_inst",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8928,"simu_top soc cpu mem_stage ms_cacop",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8929,"simu_top soc cpu mem_stage ms_idle",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+8930,"simu_top soc cpu mem_stage ms_error_va",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+8931,"simu_top soc cpu mem_stage ms_cnt_inst",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declQuad(c+8932,"simu_top soc cpu mem_stage ms_timer_64",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declBus(c+8934,"simu_top soc cpu mem_stage ms_inst",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+8935,"simu_top soc cpu mem_stage ms_inst_ld_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBus(c+8936,"simu_top soc cpu mem_stage ms_ld_paddr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+8937,"simu_top soc cpu mem_stage ms_ld_vaddr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+8938,"simu_top soc cpu mem_stage ms_inst_st_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBus(c+8939,"simu_top soc cpu mem_stage ms_st_data",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+8940,"simu_top soc cpu mem_stage ms_csr_rstat_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+8941,"simu_top soc cpu mem_stage ms_csr_data",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+13019,"simu_top soc cpu mem_stage mem_result",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+13628,"simu_top soc cpu mem_stage ms_final_result",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+8942,"simu_top soc cpu mem_stage flush_sign",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13629,"simu_top soc cpu mem_stage ms_rdata",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+8943,"simu_top soc cpu mem_stage data_rd_buff",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBit(c+8944,"simu_top soc cpu mem_stage data_buff_enable",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+8945,"simu_top soc cpu mem_stage access_mem",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+8901,"simu_top soc cpu mem_stage cacop_op",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBus(c+8946,"simu_top soc cpu mem_stage cacop_op_mode",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+8947,"simu_top soc cpu mem_stage forward_enable",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8948,"simu_top soc cpu mem_stage dest_zero",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+8949,"simu_top soc cpu mem_stage excp_num",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBit(c+8950,"simu_top soc cpu mem_stage excp",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8951,"simu_top soc cpu mem_stage excp_tlbr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8952,"simu_top soc cpu mem_stage excp_pil",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8953,"simu_top soc cpu mem_stage excp_pis",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8954,"simu_top soc cpu mem_stage excp_pme",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8955,"simu_top soc cpu mem_stage excp_ppi",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+330,"simu_top soc cpu mem_stage da_mode",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8956,"simu_top soc cpu mem_stage pg_mode",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13630,"simu_top soc cpu mem_stage mem_byteLoaded",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBus(c+13631,"simu_top soc cpu mem_stage mem_halfLoaded",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+8957,"simu_top soc cpu mem_stage tmp_data_index",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declBus(c+8958,"simu_top soc cpu mem_stage tmp_data_offset",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
    tracep->declBit(c+13730,"simu_top soc cpu wb_stage clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+79,"simu_top soc cpu wb_stage reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13787,"simu_top soc cpu wb_stage ws_allowin",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13094,"simu_top soc cpu wb_stage ms_to_ws_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declArray(c+13133,"simu_top soc cpu wb_stage ms_to_ws_bus",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 459,0);
    tracep->declQuad(c+175,"simu_top soc cpu wb_stage ws_to_rf_bus",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 37,0);
    tracep->declBit(c+75,"simu_top soc cpu wb_stage ws_to_ds_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+82,"simu_top soc cpu wb_stage csr_era",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+83,"simu_top soc cpu wb_stage csr_esubcode",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 8,0);
    tracep->declBus(c+84,"simu_top soc cpu wb_stage csr_ecode",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 5,0);
    tracep->declBit(c+99,"simu_top soc cpu wb_stage excp_flush",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+100,"simu_top soc cpu wb_stage ertn_flush",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+142,"simu_top soc cpu wb_stage refetch_flush",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+101,"simu_top soc cpu wb_stage icacop_flush",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+98,"simu_top soc cpu wb_stage csr_wr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+90,"simu_top soc cpu wb_stage wr_csr_addr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declBus(c+91,"simu_top soc cpu wb_stage wr_csr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+93,"simu_top soc cpu wb_stage va_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+92,"simu_top soc cpu wb_stage bad_va",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+147,"simu_top soc cpu wb_stage excp_tlbrefill",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+159,"simu_top soc cpu wb_stage excp_tlb",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+160,"simu_top soc cpu wb_stage excp_tlb_vppn",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 18,0);
    tracep->declBit(c+102,"simu_top soc cpu wb_stage idle_flush",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+96,"simu_top soc cpu wb_stage ws_llbit_set",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+95,"simu_top soc cpu wb_stage ws_llbit",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+174,"simu_top soc cpu wb_stage tlb_inst_stall",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+139,"simu_top soc cpu wb_stage tlbsrch_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+143,"simu_top soc cpu wb_stage tlbsrch_found",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+144,"simu_top soc cpu wb_stage tlbsrch_index",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBit(c+140,"simu_top soc cpu wb_stage tlbfill_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+141,"simu_top soc cpu wb_stage tlbwr_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+117,"simu_top soc cpu wb_stage tlbrd_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+123,"simu_top soc cpu wb_stage invtlb_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+124,"simu_top soc cpu wb_stage invtlb_asid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 9,0);
    tracep->declBus(c+125,"simu_top soc cpu wb_stage invtlb_vpn",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 18,0);
    tracep->declBus(c+126,"simu_top soc cpu wb_stage invtlb_op",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBit(c+219,"simu_top soc cpu wb_stage real_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+220,"simu_top soc cpu wb_stage real_br_inst",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+221,"simu_top soc cpu wb_stage real_icache_miss",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+222,"simu_top soc cpu wb_stage real_dcache_miss",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+223,"simu_top soc cpu wb_stage real_mem_inst",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+224,"simu_top soc cpu wb_stage real_br_pre",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+225,"simu_top soc cpu wb_stage real_br_pre_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+75,"simu_top soc cpu wb_stage debug_ws_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13784,"simu_top soc cpu wb_stage debug_break_point",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13740,"simu_top soc cpu wb_stage debug_wb_pc",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+77,"simu_top soc cpu wb_stage debug_wb_rf_wen",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13742,"simu_top soc cpu wb_stage debug_wb_rf_wnum",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBus(c+13743,"simu_top soc cpu wb_stage debug_wb_rf_wdata",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+78,"simu_top soc cpu wb_stage debug_wb_inst",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+219,"simu_top soc cpu wb_stage ws_valid_diff",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+229,"simu_top soc cpu wb_stage ws_cnt_inst_diff",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declQuad(c+230,"simu_top soc cpu wb_stage ws_timer_64_diff",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declBus(c+232,"simu_top soc cpu wb_stage ws_inst_ld_en_diff",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBus(c+233,"simu_top soc cpu wb_stage ws_ld_paddr_diff",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+234,"simu_top soc cpu wb_stage ws_ld_vaddr_diff",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+235,"simu_top soc cpu wb_stage ws_inst_st_en_diff",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBus(c+233,"simu_top soc cpu wb_stage ws_st_paddr_diff",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+234,"simu_top soc cpu wb_stage ws_st_vaddr_diff",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+236,"simu_top soc cpu wb_stage ws_st_data_diff",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+237,"simu_top soc cpu wb_stage ws_csr_rstat_en_diff",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+238,"simu_top soc cpu wb_stage ws_csr_data_diff",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+75,"simu_top soc cpu wb_stage ws_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+13787,"simu_top soc cpu wb_stage ws_ready_go",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8959,"simu_top soc cpu wb_stage flush_sign",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declArray(c+8960,"simu_top soc cpu wb_stage ms_to_ws_bus_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 459,0);
    tracep->declBit(c+8975,"simu_top soc cpu wb_stage ws_gr_we",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8976,"simu_top soc cpu wb_stage ws_excp",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+8977,"simu_top soc cpu wb_stage ws_excp_num",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBit(c+8978,"simu_top soc cpu wb_stage ws_ertn",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+126,"simu_top soc cpu wb_stage ws_dest",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBus(c+8979,"simu_top soc cpu wb_stage ws_final_result",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+82,"simu_top soc cpu wb_stage ws_pc",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+91,"simu_top soc cpu wb_stage ws_csr_result",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+90,"simu_top soc cpu wb_stage ws_csr_idx",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declBit(c+8980,"simu_top soc cpu wb_stage ws_csr_we",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+95,"simu_top soc cpu wb_stage ws_ll_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8981,"simu_top soc cpu wb_stage ws_sc_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+8982,"simu_top soc cpu wb_stage ws_error_va",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+8983,"simu_top soc cpu wb_stage ws_tlbsrch",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8984,"simu_top soc cpu wb_stage ws_tlbfill",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8985,"simu_top soc cpu wb_stage ws_tlbwr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8986,"simu_top soc cpu wb_stage ws_tlbrd",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8987,"simu_top soc cpu wb_stage ws_refetch",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8988,"simu_top soc cpu wb_stage ws_invtlb",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8989,"simu_top soc cpu wb_stage ws_icacop_op_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8990,"simu_top soc cpu wb_stage ws_br_inst",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8991,"simu_top soc cpu wb_stage ws_icache_miss",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8992,"simu_top soc cpu wb_stage ws_access_mem",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8993,"simu_top soc cpu wb_stage ws_dcache_miss",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8994,"simu_top soc cpu wb_stage ws_br_pre",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8995,"simu_top soc cpu wb_stage ws_br_pre_error",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8996,"simu_top soc cpu wb_stage ws_idle",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+78,"simu_top soc cpu wb_stage ws_inst",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+229,"simu_top soc cpu wb_stage ws_cnt_inst",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declQuad(c+230,"simu_top soc cpu wb_stage ws_timer_64",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declBus(c+232,"simu_top soc cpu wb_stage ws_inst_ld_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBus(c+233,"simu_top soc cpu wb_stage ws_ld_paddr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+234,"simu_top soc cpu wb_stage ws_ld_vaddr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+235,"simu_top soc cpu wb_stage ws_inst_st_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBus(c+236,"simu_top soc cpu wb_stage ws_st_data",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+237,"simu_top soc cpu wb_stage ws_csr_rstat_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+238,"simu_top soc cpu wb_stage ws_csr_data",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+8997,"simu_top soc cpu wb_stage rf_we",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+126,"simu_top soc cpu wb_stage rf_waddr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBus(c+8979,"simu_top soc cpu wb_stage rf_wdata",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+13778,"simu_top soc cpu u_csr TLBNUM",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+13730,"simu_top soc cpu u_csr clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+79,"simu_top soc cpu u_csr reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+88,"simu_top soc cpu u_csr rd_addr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declBus(c+89,"simu_top soc cpu u_csr rd_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declQuad(c+85,"simu_top soc cpu u_csr timer_64_out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declBus(c+87,"simu_top soc cpu u_csr tid_out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+98,"simu_top soc cpu u_csr csr_wr_en",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+90,"simu_top soc cpu u_csr wr_addr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declBus(c+91,"simu_top soc cpu u_csr wr_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+65,"simu_top soc cpu u_csr interrupt",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBit(c+97,"simu_top soc cpu u_csr has_int",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+99,"simu_top soc cpu u_csr excp_flush",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+100,"simu_top soc cpu u_csr ertn_flush",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+82,"simu_top soc cpu u_csr era_in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+83,"simu_top soc cpu u_csr esubcode_in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 8,0);
    tracep->declBus(c+84,"simu_top soc cpu u_csr ecode_in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 5,0);
    tracep->declBit(c+93,"simu_top soc cpu u_csr va_error_in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+92,"simu_top soc cpu u_csr bad_va_in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+139,"simu_top soc cpu u_csr tlbsrch_en",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+143,"simu_top soc cpu u_csr tlbsrch_found",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+144,"simu_top soc cpu u_csr tlbsrch_index",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBit(c+147,"simu_top soc cpu u_csr excp_tlbrefill",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+159,"simu_top soc cpu u_csr excp_tlb",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+160,"simu_top soc cpu u_csr excp_tlb_vppn",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 18,0);
    tracep->declBit(c+95,"simu_top soc cpu u_csr llbit_in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+96,"simu_top soc cpu u_csr llbit_set_in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+94,"simu_top soc cpu u_csr llbit_out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+127,"simu_top soc cpu u_csr vppn_out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 18,0);
    tracep->declBus(c+80,"simu_top soc cpu u_csr eentry_out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+81,"simu_top soc cpu u_csr era_out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+148,"simu_top soc cpu u_csr tlbrentry_out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+228,"simu_top soc cpu u_csr disable_cache_out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+110,"simu_top soc cpu u_csr asid_out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 9,0);
    tracep->declBus(c+111,"simu_top soc cpu u_csr rand_index",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBus(c+112,"simu_top soc cpu u_csr tlbehi_out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+113,"simu_top soc cpu u_csr tlbelo0_out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+114,"simu_top soc cpu u_csr tlbelo1_out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+115,"simu_top soc cpu u_csr tlbidx_out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+149,"simu_top soc cpu u_csr pg_out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+150,"simu_top soc cpu u_csr da_out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+151,"simu_top soc cpu u_csr dmw0_out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+152,"simu_top soc cpu u_csr dmw1_out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+154,"simu_top soc cpu u_csr datf_out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+155,"simu_top soc cpu u_csr datm_out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+116,"simu_top soc cpu u_csr ecode_out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 5,0);
    tracep->declBit(c+117,"simu_top soc cpu u_csr tlbrd_en",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+118,"simu_top soc cpu u_csr tlbehi_in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+119,"simu_top soc cpu u_csr tlbelo0_in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+120,"simu_top soc cpu u_csr tlbelo1_in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+121,"simu_top soc cpu u_csr tlbidx_in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+122,"simu_top soc cpu u_csr asid_in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 9,0);
    tracep->declBus(c+153,"simu_top soc cpu u_csr plv_out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+300,"simu_top soc cpu u_csr csr_crmd_diff",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+301,"simu_top soc cpu u_csr csr_prmd_diff",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+302,"simu_top soc cpu u_csr csr_ectl_diff",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+303,"simu_top soc cpu u_csr csr_estat_diff",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+81,"simu_top soc cpu u_csr csr_era_diff",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+304,"simu_top soc cpu u_csr csr_badv_diff",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+80,"simu_top soc cpu u_csr csr_eentry_diff",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+115,"simu_top soc cpu u_csr csr_tlbidx_diff",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+112,"simu_top soc cpu u_csr csr_tlbehi_diff",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+113,"simu_top soc cpu u_csr csr_tlbelo0_diff",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+114,"simu_top soc cpu u_csr csr_tlbelo1_diff",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+305,"simu_top soc cpu u_csr csr_asid_diff",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+306,"simu_top soc cpu u_csr csr_save0_diff",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+307,"simu_top soc cpu u_csr csr_save1_diff",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+308,"simu_top soc cpu u_csr csr_save2_diff",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+309,"simu_top soc cpu u_csr csr_save3_diff",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+87,"simu_top soc cpu u_csr csr_tid_diff",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+310,"simu_top soc cpu u_csr csr_tcfg_diff",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+311,"simu_top soc cpu u_csr csr_tval_diff",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+312,"simu_top soc cpu u_csr csr_ticlr_diff",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+313,"simu_top soc cpu u_csr csr_llbctl_diff",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+148,"simu_top soc cpu u_csr csr_tlbrentry_diff",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+314,"simu_top soc cpu u_csr csr_dmw0_diff",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+315,"simu_top soc cpu u_csr csr_dmw1_diff",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+316,"simu_top soc cpu u_csr csr_pgdl_diff",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+317,"simu_top soc cpu u_csr csr_pgdh_diff",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+13803,"simu_top soc cpu u_csr CRMD",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 13,0);
    tracep->declBus(c+13804,"simu_top soc cpu u_csr PRMD",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 13,0);
    tracep->declBus(c+13805,"simu_top soc cpu u_csr ECTL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 13,0);
    tracep->declBus(c+13806,"simu_top soc cpu u_csr ESTAT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 13,0);
    tracep->declBus(c+13807,"simu_top soc cpu u_csr ERA",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 13,0);
    tracep->declBus(c+13808,"simu_top soc cpu u_csr BADV",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 13,0);
    tracep->declBus(c+13809,"simu_top soc cpu u_csr EENTRY",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 13,0);
    tracep->declBus(c+13810,"simu_top soc cpu u_csr TLBIDX",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 13,0);
    tracep->declBus(c+13811,"simu_top soc cpu u_csr TLBEHI",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 13,0);
    tracep->declBus(c+13812,"simu_top soc cpu u_csr TLBELO0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 13,0);
    tracep->declBus(c+13813,"simu_top soc cpu u_csr TLBELO1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 13,0);
    tracep->declBus(c+13814,"simu_top soc cpu u_csr ASID",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 13,0);
    tracep->declBus(c+13815,"simu_top soc cpu u_csr PGDL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 13,0);
    tracep->declBus(c+13816,"simu_top soc cpu u_csr PGDH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 13,0);
    tracep->declBus(c+13817,"simu_top soc cpu u_csr PGD",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 13,0);
    tracep->declBus(c+13818,"simu_top soc cpu u_csr CPUID",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 13,0);
    tracep->declBus(c+13819,"simu_top soc cpu u_csr SAVE0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 13,0);
    tracep->declBus(c+13820,"simu_top soc cpu u_csr SAVE1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 13,0);
    tracep->declBus(c+13821,"simu_top soc cpu u_csr SAVE2",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 13,0);
    tracep->declBus(c+13822,"simu_top soc cpu u_csr SAVE3",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 13,0);
    tracep->declBus(c+13823,"simu_top soc cpu u_csr TID",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 13,0);
    tracep->declBus(c+13824,"simu_top soc cpu u_csr TCFG",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 13,0);
    tracep->declBus(c+13825,"simu_top soc cpu u_csr TVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 13,0);
    tracep->declBus(c+13826,"simu_top soc cpu u_csr CNTC",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 13,0);
    tracep->declBus(c+13827,"simu_top soc cpu u_csr TICLR",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 13,0);
    tracep->declBus(c+13828,"simu_top soc cpu u_csr LLBCTL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 13,0);
    tracep->declBus(c+13829,"simu_top soc cpu u_csr TLBRENTRY",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 13,0);
    tracep->declBus(c+13830,"simu_top soc cpu u_csr DMW0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 13,0);
    tracep->declBus(c+13831,"simu_top soc cpu u_csr DMW1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 13,0);
    tracep->declBus(c+13832,"simu_top soc cpu u_csr BRK",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 13,0);
    tracep->declBus(c+13833,"simu_top soc cpu u_csr DISABLE_CACHE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 13,0);
    tracep->declBit(c+8998,"simu_top soc cpu u_csr crmd_wen",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+8999,"simu_top soc cpu u_csr prmd_wen",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9000,"simu_top soc cpu u_csr ectl_wen",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9001,"simu_top soc cpu u_csr estat_wen",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9002,"simu_top soc cpu u_csr era_wen",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9003,"simu_top soc cpu u_csr badv_wen",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9004,"simu_top soc cpu u_csr eentry_wen",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9005,"simu_top soc cpu u_csr tlbidx_wen",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9006,"simu_top soc cpu u_csr tlbehi_wen",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9007,"simu_top soc cpu u_csr tlbelo0_wen",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9008,"simu_top soc cpu u_csr tlbelo1_wen",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9009,"simu_top soc cpu u_csr asid_wen",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9010,"simu_top soc cpu u_csr pgdl_wen",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9011,"simu_top soc cpu u_csr pgdh_wen",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9012,"simu_top soc cpu u_csr pgd_wen",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9013,"simu_top soc cpu u_csr cpuid_wen",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9014,"simu_top soc cpu u_csr save0_wen",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9015,"simu_top soc cpu u_csr save1_wen",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9016,"simu_top soc cpu u_csr save2_wen",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9017,"simu_top soc cpu u_csr save3_wen",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9018,"simu_top soc cpu u_csr tid_wen",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9019,"simu_top soc cpu u_csr tcfg_wen",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9020,"simu_top soc cpu u_csr tval_wen",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9021,"simu_top soc cpu u_csr cntc_wen",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9022,"simu_top soc cpu u_csr ticlr_wen",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9023,"simu_top soc cpu u_csr llbctl_wen",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9024,"simu_top soc cpu u_csr tlbrentry_wen",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9025,"simu_top soc cpu u_csr DMW0_wen",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9026,"simu_top soc cpu u_csr DMW1_wen",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9027,"simu_top soc cpu u_csr BRK_wen",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9028,"simu_top soc cpu u_csr disable_cache_wen",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+300,"simu_top soc cpu u_csr csr_crmd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+301,"simu_top soc cpu u_csr csr_prmd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+302,"simu_top soc cpu u_csr csr_ectl",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+303,"simu_top soc cpu u_csr csr_estat",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+81,"simu_top soc cpu u_csr csr_era",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+304,"simu_top soc cpu u_csr csr_badv",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+80,"simu_top soc cpu u_csr csr_eentry",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+115,"simu_top soc cpu u_csr csr_tlbidx",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+112,"simu_top soc cpu u_csr csr_tlbehi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+113,"simu_top soc cpu u_csr csr_tlbelo0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+114,"simu_top soc cpu u_csr csr_tlbelo1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+305,"simu_top soc cpu u_csr csr_asid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+9029,"simu_top soc cpu u_csr csr_cpuid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+306,"simu_top soc cpu u_csr csr_save0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+307,"simu_top soc cpu u_csr csr_save1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+308,"simu_top soc cpu u_csr csr_save2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+309,"simu_top soc cpu u_csr csr_save3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+87,"simu_top soc cpu u_csr csr_tid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+310,"simu_top soc cpu u_csr csr_tcfg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+311,"simu_top soc cpu u_csr csr_tval",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+9030,"simu_top soc cpu u_csr csr_cntc",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+312,"simu_top soc cpu u_csr csr_ticlr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+9031,"simu_top soc cpu u_csr csr_llbctl",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+148,"simu_top soc cpu u_csr csr_tlbrentry",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+314,"simu_top soc cpu u_csr csr_dmw0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+315,"simu_top soc cpu u_csr csr_dmw1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+316,"simu_top soc cpu u_csr csr_pgdl",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+317,"simu_top soc cpu u_csr csr_pgdh",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+9032,"simu_top soc cpu u_csr csr_brk",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+9033,"simu_top soc cpu u_csr csr_disable_cache",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+9034,"simu_top soc cpu u_csr csr_pgd",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+9035,"simu_top soc cpu u_csr timer_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declQuad(c+9036,"simu_top soc cpu u_csr timer_64",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
    tracep->declBit(c+94,"simu_top soc cpu u_csr llbit",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+9038,"simu_top soc cpu u_csr tlbrd_valid_wr_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9039,"simu_top soc cpu u_csr tlbrd_invalid_wr_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9040,"simu_top soc cpu u_csr eret_tlbrefill_excp",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9041,"simu_top soc cpu u_csr no_forward",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13730,"simu_top soc cpu axi_bridge clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+79,"simu_top soc cpu axi_bridge reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+22,"simu_top soc cpu axi_bridge arid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+23,"simu_top soc cpu axi_bridge araddr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+73,"simu_top soc cpu axi_bridge arlen",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBus(c+25,"simu_top soc cpu axi_bridge arsize",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBus(c+13780,"simu_top soc cpu axi_bridge arburst",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13781,"simu_top soc cpu axi_bridge arlock",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13782,"simu_top soc cpu axi_bridge arcache",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13783,"simu_top soc cpu axi_bridge arprot",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBit(c+26,"simu_top soc cpu axi_bridge arvalid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13063,"simu_top soc cpu axi_bridge arready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+27,"simu_top soc cpu axi_bridge rid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13064,"simu_top soc cpu axi_bridge rdata",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+28,"simu_top soc cpu axi_bridge rresp",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+29,"simu_top soc cpu axi_bridge rlast",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13065,"simu_top soc cpu axi_bridge rvalid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+30,"simu_top soc cpu axi_bridge rready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13779,"simu_top soc cpu axi_bridge awid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+11,"simu_top soc cpu axi_bridge awaddr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+74,"simu_top soc cpu axi_bridge awlen",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBus(c+13,"simu_top soc cpu axi_bridge awsize",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBus(c+13780,"simu_top soc cpu axi_bridge awburst",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13781,"simu_top soc cpu axi_bridge awlock",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13782,"simu_top soc cpu axi_bridge awcache",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13783,"simu_top soc cpu axi_bridge awprot",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBit(c+14,"simu_top soc cpu axi_bridge awvalid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13764,"simu_top soc cpu axi_bridge awready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13779,"simu_top soc cpu axi_bridge wid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+15,"simu_top soc cpu axi_bridge wdata",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+16,"simu_top soc cpu axi_bridge wstrb",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+17,"simu_top soc cpu axi_bridge wlast",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+18,"simu_top soc cpu axi_bridge wvalid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13765,"simu_top soc cpu axi_bridge wready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+19,"simu_top soc cpu axi_bridge bid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+20,"simu_top soc cpu axi_bridge bresp",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+13062,"simu_top soc cpu axi_bridge bvalid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+21,"simu_top soc cpu axi_bridge bready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+180,"simu_top soc cpu axi_bridge inst_rd_req",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+181,"simu_top soc cpu axi_bridge inst_rd_type",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBus(c+182,"simu_top soc cpu axi_bridge inst_rd_addr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+10736,"simu_top soc cpu axi_bridge inst_rd_rdy",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13158,"simu_top soc cpu axi_bridge inst_ret_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+183,"simu_top soc cpu axi_bridge inst_ret_last",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13064,"simu_top soc cpu axi_bridge inst_ret_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+184,"simu_top soc cpu axi_bridge inst_wr_req",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13790,"simu_top soc cpu axi_bridge inst_wr_type",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBus(c+13791,"simu_top soc cpu axi_bridge inst_wr_addr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+13792,"simu_top soc cpu axi_bridge inst_wr_wstrb",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declArray(c+13793,"simu_top soc cpu axi_bridge inst_wr_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 127,0);
    tracep->declBit(c+13787,"simu_top soc cpu axi_bridge inst_wr_rdy",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+197,"simu_top soc cpu axi_bridge data_rd_req",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+198,"simu_top soc cpu axi_bridge data_rd_type",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBus(c+199,"simu_top soc cpu axi_bridge data_rd_addr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+13161,"simu_top soc cpu axi_bridge data_rd_rdy",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13162,"simu_top soc cpu axi_bridge data_ret_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+200,"simu_top soc cpu axi_bridge data_ret_last",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13064,"simu_top soc cpu axi_bridge data_ret_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+201,"simu_top soc cpu axi_bridge data_wr_req",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+202,"simu_top soc cpu axi_bridge data_wr_type",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBus(c+203,"simu_top soc cpu axi_bridge data_wr_addr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+204,"simu_top soc cpu axi_bridge data_wr_wstrb",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declArray(c+205,"simu_top soc cpu axi_bridge data_wr_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 127,0);
    tracep->declBit(c+209,"simu_top soc cpu axi_bridge data_wr_rdy",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+217,"simu_top soc cpu axi_bridge write_buffer_empty",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13797,"simu_top soc cpu axi_bridge read_requst_empty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
    tracep->declBus(c+13798,"simu_top soc cpu axi_bridge read_requst_ready",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
    tracep->declBus(c+13797,"simu_top soc cpu axi_bridge read_respond_empty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
    tracep->declBus(c+13798,"simu_top soc cpu axi_bridge read_respond_transfer",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
    tracep->declBus(c+13783,"simu_top soc cpu axi_bridge write_request_empty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+13799,"simu_top soc cpu axi_bridge write_addr_ready",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+13800,"simu_top soc cpu axi_bridge write_data_ready",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+13834,"simu_top soc cpu axi_bridge write_all_ready",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+13801,"simu_top soc cpu axi_bridge write_data_transform",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+13835,"simu_top soc cpu axi_bridge write_data_wait",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+13836,"simu_top soc cpu axi_bridge write_wait_b",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBit(c+9042,"simu_top soc cpu axi_bridge read_requst_state",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+9043,"simu_top soc cpu axi_bridge read_respond_state",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+9044,"simu_top soc cpu axi_bridge write_requst_state",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
    tracep->declBit(c+9045,"simu_top soc cpu axi_bridge write_wait_enable",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9046,"simu_top soc cpu axi_bridge rd_requst_state_is_empty",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13161,"simu_top soc cpu axi_bridge rd_requst_can_receive",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9047,"simu_top soc cpu axi_bridge data_rd_cache_line",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9048,"simu_top soc cpu axi_bridge inst_rd_cache_line",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+9049,"simu_top soc cpu axi_bridge data_real_rd_size",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBus(c+9050,"simu_top soc cpu axi_bridge data_real_rd_len",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBus(c+9051,"simu_top soc cpu axi_bridge inst_real_rd_size",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBus(c+9052,"simu_top soc cpu axi_bridge inst_real_rd_len",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBit(c+9053,"simu_top soc cpu axi_bridge data_wr_cache_line",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+9054,"simu_top soc cpu axi_bridge data_real_wr_size",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBus(c+9055,"simu_top soc cpu axi_bridge data_real_wr_len",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declArray(c+9056,"simu_top soc cpu axi_bridge write_buffer_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 127,0);
    tracep->declBus(c+9060,"simu_top soc cpu axi_bridge write_buffer_num",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
    tracep->declBit(c+9061,"simu_top soc cpu axi_bridge write_buffer_last",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13778,"simu_top soc cpu addr_trans TLBNUM",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+13730,"simu_top soc cpu addr_trans clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+110,"simu_top soc cpu addr_trans asid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 9,0);
    tracep->declBit(c+156,"simu_top soc cpu addr_trans inst_addr_trans_en",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+157,"simu_top soc cpu addr_trans data_addr_trans_en",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13100,"simu_top soc cpu addr_trans inst_fetch",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13099,"simu_top soc cpu addr_trans inst_vaddr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+187,"simu_top soc cpu addr_trans inst_dmw0_en",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+188,"simu_top soc cpu addr_trans inst_dmw1_en",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13153,"simu_top soc cpu addr_trans inst_index",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBus(c+179,"simu_top soc cpu addr_trans inst_tag",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 19,0);
    tracep->declBus(c+13154,"simu_top soc cpu addr_trans inst_offset",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+128,"simu_top soc cpu addr_trans inst_tlb_found",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+129,"simu_top soc cpu addr_trans inst_tlb_v",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+130,"simu_top soc cpu addr_trans inst_tlb_d",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+131,"simu_top soc cpu addr_trans inst_tlb_mat",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+132,"simu_top soc cpu addr_trans inst_tlb_plv",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+13107,"simu_top soc cpu addr_trans data_fetch",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+189,"simu_top soc cpu addr_trans data_vaddr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+211,"simu_top soc cpu addr_trans data_dmw0_en",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+212,"simu_top soc cpu addr_trans data_dmw1_en",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+158,"simu_top soc cpu addr_trans cacop_op_mode_di",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+192,"simu_top soc cpu addr_trans data_index",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBus(c+193,"simu_top soc cpu addr_trans data_tag",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 19,0);
    tracep->declBus(c+194,"simu_top soc cpu addr_trans data_offset",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+133,"simu_top soc cpu addr_trans data_tlb_found",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+134,"simu_top soc cpu addr_trans data_tlb_index",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBit(c+135,"simu_top soc cpu addr_trans data_tlb_v",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+136,"simu_top soc cpu addr_trans data_tlb_d",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+137,"simu_top soc cpu addr_trans data_tlb_mat",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+138,"simu_top soc cpu addr_trans data_tlb_plv",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+140,"simu_top soc cpu addr_trans tlbfill_en",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+141,"simu_top soc cpu addr_trans tlbwr_en",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+111,"simu_top soc cpu addr_trans rand_index",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBus(c+112,"simu_top soc cpu addr_trans tlbehi_in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+113,"simu_top soc cpu addr_trans tlbelo0_in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+114,"simu_top soc cpu addr_trans tlbelo1_in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+115,"simu_top soc cpu addr_trans tlbidx_in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+116,"simu_top soc cpu addr_trans ecode_in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 5,0);
    tracep->declBus(c+118,"simu_top soc cpu addr_trans tlbehi_out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+119,"simu_top soc cpu addr_trans tlbelo0_out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+120,"simu_top soc cpu addr_trans tlbelo1_out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+121,"simu_top soc cpu addr_trans tlbidx_out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+122,"simu_top soc cpu addr_trans asid_out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 9,0);
    tracep->declBit(c+123,"simu_top soc cpu addr_trans invtlb_en",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+124,"simu_top soc cpu addr_trans invtlb_asid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 9,0);
    tracep->declBus(c+125,"simu_top soc cpu addr_trans invtlb_vpn",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 18,0);
    tracep->declBus(c+126,"simu_top soc cpu addr_trans invtlb_op",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBus(c+151,"simu_top soc cpu addr_trans csr_dmw0",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+152,"simu_top soc cpu addr_trans csr_dmw1",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+150,"simu_top soc cpu addr_trans csr_da",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+149,"simu_top soc cpu addr_trans csr_pg",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13632,"simu_top soc cpu addr_trans s0_vppn",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 18,0);
    tracep->declBit(c+13633,"simu_top soc cpu addr_trans s0_odd_page",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+9062,"simu_top soc cpu addr_trans s0_ps",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 5,0);
    tracep->declBus(c+9063,"simu_top soc cpu addr_trans s0_ppn",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 19,0);
    tracep->declBus(c+9064,"simu_top soc cpu addr_trans s1_vppn",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 18,0);
    tracep->declBit(c+9065,"simu_top soc cpu addr_trans s1_odd_page",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+9066,"simu_top soc cpu addr_trans s1_ps",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 5,0);
    tracep->declBus(c+9067,"simu_top soc cpu addr_trans s1_ppn",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 19,0);
    tracep->declBit(c+9068,"simu_top soc cpu addr_trans we",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+9069,"simu_top soc cpu addr_trans w_index",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBus(c+9070,"simu_top soc cpu addr_trans w_vppn",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 18,0);
    tracep->declBit(c+9071,"simu_top soc cpu addr_trans w_g",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+9072,"simu_top soc cpu addr_trans w_ps",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 5,0);
    tracep->declBit(c+9073,"simu_top soc cpu addr_trans w_e",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9074,"simu_top soc cpu addr_trans w_v0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9075,"simu_top soc cpu addr_trans w_d0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+9076,"simu_top soc cpu addr_trans w_mat0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+9077,"simu_top soc cpu addr_trans w_plv0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+9078,"simu_top soc cpu addr_trans w_ppn0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 19,0);
    tracep->declBit(c+9079,"simu_top soc cpu addr_trans w_v1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9080,"simu_top soc cpu addr_trans w_d1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+9081,"simu_top soc cpu addr_trans w_mat1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+9082,"simu_top soc cpu addr_trans w_plv1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+9083,"simu_top soc cpu addr_trans w_ppn1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 19,0);
    tracep->declBus(c+9084,"simu_top soc cpu addr_trans r_index",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBus(c+9085,"simu_top soc cpu addr_trans r_vppn",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 18,0);
    tracep->declBus(c+122,"simu_top soc cpu addr_trans r_asid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 9,0);
    tracep->declBit(c+9086,"simu_top soc cpu addr_trans r_g",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+9087,"simu_top soc cpu addr_trans r_ps",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 5,0);
    tracep->declBit(c+9088,"simu_top soc cpu addr_trans r_e",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9089,"simu_top soc cpu addr_trans r_v0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9090,"simu_top soc cpu addr_trans r_d0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+9091,"simu_top soc cpu addr_trans r_mat0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+9092,"simu_top soc cpu addr_trans r_plv0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+9093,"simu_top soc cpu addr_trans r_ppn0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 19,0);
    tracep->declBit(c+9094,"simu_top soc cpu addr_trans r_v1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9095,"simu_top soc cpu addr_trans r_d1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+9096,"simu_top soc cpu addr_trans r_mat1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+9097,"simu_top soc cpu addr_trans r_plv1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+9098,"simu_top soc cpu addr_trans r_ppn1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 19,0);
    tracep->declBus(c+9099,"simu_top soc cpu addr_trans inst_vaddr_buffer",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+9100,"simu_top soc cpu addr_trans data_vaddr_buffer",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+9101,"simu_top soc cpu addr_trans inst_paddr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+9102,"simu_top soc cpu addr_trans data_paddr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+9103,"simu_top soc cpu addr_trans pg_mode",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+330,"simu_top soc cpu addr_trans da_mode",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13778,"simu_top soc cpu addr_trans tlb_entry TLBNUM",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+13730,"simu_top soc cpu addr_trans tlb_entry clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13100,"simu_top soc cpu addr_trans tlb_entry s0_fetch",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13632,"simu_top soc cpu addr_trans tlb_entry s0_vppn",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 18,0);
    tracep->declBit(c+13633,"simu_top soc cpu addr_trans tlb_entry s0_odd_page",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+110,"simu_top soc cpu addr_trans tlb_entry s0_asid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 9,0);
    tracep->declBit(c+128,"simu_top soc cpu addr_trans tlb_entry s0_found",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+9104,"simu_top soc cpu addr_trans tlb_entry s0_index",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBus(c+9062,"simu_top soc cpu addr_trans tlb_entry s0_ps",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 5,0);
    tracep->declBus(c+9063,"simu_top soc cpu addr_trans tlb_entry s0_ppn",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 19,0);
    tracep->declBit(c+129,"simu_top soc cpu addr_trans tlb_entry s0_v",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+130,"simu_top soc cpu addr_trans tlb_entry s0_d",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+131,"simu_top soc cpu addr_trans tlb_entry s0_mat",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+132,"simu_top soc cpu addr_trans tlb_entry s0_plv",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+13107,"simu_top soc cpu addr_trans tlb_entry s1_fetch",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+9064,"simu_top soc cpu addr_trans tlb_entry s1_vppn",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 18,0);
    tracep->declBit(c+9065,"simu_top soc cpu addr_trans tlb_entry s1_odd_page",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+110,"simu_top soc cpu addr_trans tlb_entry s1_asid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 9,0);
    tracep->declBit(c+133,"simu_top soc cpu addr_trans tlb_entry s1_found",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+134,"simu_top soc cpu addr_trans tlb_entry s1_index",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBus(c+9066,"simu_top soc cpu addr_trans tlb_entry s1_ps",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 5,0);
    tracep->declBus(c+9067,"simu_top soc cpu addr_trans tlb_entry s1_ppn",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 19,0);
    tracep->declBit(c+135,"simu_top soc cpu addr_trans tlb_entry s1_v",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+136,"simu_top soc cpu addr_trans tlb_entry s1_d",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+137,"simu_top soc cpu addr_trans tlb_entry s1_mat",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+138,"simu_top soc cpu addr_trans tlb_entry s1_plv",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+9068,"simu_top soc cpu addr_trans tlb_entry we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+9069,"simu_top soc cpu addr_trans tlb_entry w_index",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBus(c+9070,"simu_top soc cpu addr_trans tlb_entry w_vppn",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 18,0);
    tracep->declBus(c+110,"simu_top soc cpu addr_trans tlb_entry w_asid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 9,0);
    tracep->declBit(c+9071,"simu_top soc cpu addr_trans tlb_entry w_g",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+9072,"simu_top soc cpu addr_trans tlb_entry w_ps",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 5,0);
    tracep->declBit(c+9073,"simu_top soc cpu addr_trans tlb_entry w_e",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9074,"simu_top soc cpu addr_trans tlb_entry w_v0",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9075,"simu_top soc cpu addr_trans tlb_entry w_d0",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+9076,"simu_top soc cpu addr_trans tlb_entry w_mat0",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+9077,"simu_top soc cpu addr_trans tlb_entry w_plv0",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+9078,"simu_top soc cpu addr_trans tlb_entry w_ppn0",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 19,0);
    tracep->declBit(c+9079,"simu_top soc cpu addr_trans tlb_entry w_v1",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9080,"simu_top soc cpu addr_trans tlb_entry w_d1",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+9081,"simu_top soc cpu addr_trans tlb_entry w_mat1",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+9082,"simu_top soc cpu addr_trans tlb_entry w_plv1",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+9083,"simu_top soc cpu addr_trans tlb_entry w_ppn1",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 19,0);
    tracep->declBus(c+9084,"simu_top soc cpu addr_trans tlb_entry r_index",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBus(c+9085,"simu_top soc cpu addr_trans tlb_entry r_vppn",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 18,0);
    tracep->declBus(c+122,"simu_top soc cpu addr_trans tlb_entry r_asid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 9,0);
    tracep->declBit(c+9086,"simu_top soc cpu addr_trans tlb_entry r_g",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+9087,"simu_top soc cpu addr_trans tlb_entry r_ps",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 5,0);
    tracep->declBit(c+9088,"simu_top soc cpu addr_trans tlb_entry r_e",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9089,"simu_top soc cpu addr_trans tlb_entry r_v0",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9090,"simu_top soc cpu addr_trans tlb_entry r_d0",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+9091,"simu_top soc cpu addr_trans tlb_entry r_mat0",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+9092,"simu_top soc cpu addr_trans tlb_entry r_plv0",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+9093,"simu_top soc cpu addr_trans tlb_entry r_ppn0",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 19,0);
    tracep->declBit(c+9094,"simu_top soc cpu addr_trans tlb_entry r_v1",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9095,"simu_top soc cpu addr_trans tlb_entry r_d1",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+9096,"simu_top soc cpu addr_trans tlb_entry r_mat1",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+9097,"simu_top soc cpu addr_trans tlb_entry r_plv1",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+9098,"simu_top soc cpu addr_trans tlb_entry r_ppn1",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 19,0);
    tracep->declBit(c+123,"simu_top soc cpu addr_trans tlb_entry inv_en",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+126,"simu_top soc cpu addr_trans tlb_entry inv_op",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBus(c+124,"simu_top soc cpu addr_trans tlb_entry inv_asid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 9,0);
    tracep->declBus(c+125,"simu_top soc cpu addr_trans tlb_entry inv_vpn",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 18,0);
    {int i; for (i=0; i<32; i++) {
            tracep->declBus(c+9105+i*1,"simu_top soc cpu addr_trans tlb_entry tlb_vppn",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 18,0);}}
    {int i; for (i=0; i<32; i++) {
            tracep->declBit(c+9137+i*1,"simu_top soc cpu addr_trans tlb_entry tlb_e",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0));}}
    {int i; for (i=0; i<32; i++) {
            tracep->declBus(c+9169+i*1,"simu_top soc cpu addr_trans tlb_entry tlb_asid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 9,0);}}
    {int i; for (i=0; i<32; i++) {
            tracep->declBit(c+9201+i*1,"simu_top soc cpu addr_trans tlb_entry tlb_g",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0));}}
    {int i; for (i=0; i<32; i++) {
            tracep->declBus(c+9233+i*1,"simu_top soc cpu addr_trans tlb_entry tlb_ps",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 5,0);}}
    {int i; for (i=0; i<32; i++) {
            tracep->declBus(c+9265+i*1,"simu_top soc cpu addr_trans tlb_entry tlb_ppn0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 19,0);}}
    {int i; for (i=0; i<32; i++) {
            tracep->declBus(c+9297+i*1,"simu_top soc cpu addr_trans tlb_entry tlb_plv0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 1,0);}}
    {int i; for (i=0; i<32; i++) {
            tracep->declBus(c+9329+i*1,"simu_top soc cpu addr_trans tlb_entry tlb_mat0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 1,0);}}
    {int i; for (i=0; i<32; i++) {
            tracep->declBit(c+9361+i*1,"simu_top soc cpu addr_trans tlb_entry tlb_d0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0));}}
    {int i; for (i=0; i<32; i++) {
            tracep->declBit(c+9393+i*1,"simu_top soc cpu addr_trans tlb_entry tlb_v0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0));}}
    {int i; for (i=0; i<32; i++) {
            tracep->declBus(c+9425+i*1,"simu_top soc cpu addr_trans tlb_entry tlb_ppn1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 19,0);}}
    {int i; for (i=0; i<32; i++) {
            tracep->declBus(c+9457+i*1,"simu_top soc cpu addr_trans tlb_entry tlb_plv1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 1,0);}}
    {int i; for (i=0; i<32; i++) {
            tracep->declBus(c+9489+i*1,"simu_top soc cpu addr_trans tlb_entry tlb_mat1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 1,0);}}
    {int i; for (i=0; i<32; i++) {
            tracep->declBit(c+9521+i*1,"simu_top soc cpu addr_trans tlb_entry tlb_d1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0));}}
    {int i; for (i=0; i<32; i++) {
            tracep->declBit(c+9553+i*1,"simu_top soc cpu addr_trans tlb_entry tlb_v1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0));}}
    tracep->declBit(c+9585,"simu_top soc cpu addr_trans tlb_entry s0_fetch_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+9586,"simu_top soc cpu addr_trans tlb_entry s0_vppn_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 18,0);
    tracep->declBit(c+9587,"simu_top soc cpu addr_trans tlb_entry s0_odd_page_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+9588,"simu_top soc cpu addr_trans tlb_entry s0_asid_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 9,0);
    tracep->declBit(c+9589,"simu_top soc cpu addr_trans tlb_entry s1_fetch_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+9590,"simu_top soc cpu addr_trans tlb_entry s1_vppn_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 18,0);
    tracep->declBit(c+9591,"simu_top soc cpu addr_trans tlb_entry s1_odd_page_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+9592,"simu_top soc cpu addr_trans tlb_entry s1_asid_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 9,0);
    tracep->declBus(c+9593,"simu_top soc cpu addr_trans tlb_entry match0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+9594,"simu_top soc cpu addr_trans tlb_entry match1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+9104,"simu_top soc cpu addr_trans tlb_entry match0_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBus(c+134,"simu_top soc cpu addr_trans tlb_entry match1_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBus(c+9595,"simu_top soc cpu addr_trans tlb_entry s0_odd_page_buffer",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+9596,"simu_top soc cpu addr_trans tlb_entry s1_odd_page_buffer",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+9593,"simu_top soc cpu addr_trans tlb_entry en_match0 in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+9104,"simu_top soc cpu addr_trans tlb_entry en_match0 out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBus(c+9597,"simu_top soc cpu addr_trans tlb_entry en_match0 out_0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+9598,"simu_top soc cpu addr_trans tlb_entry en_match0 out_1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+9599,"simu_top soc cpu addr_trans tlb_entry en_match0 one in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+9597,"simu_top soc cpu addr_trans tlb_entry en_match0 one out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+9600,"simu_top soc cpu addr_trans tlb_entry en_match0 one out_0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+9601,"simu_top soc cpu addr_trans tlb_entry en_match0 one out_1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+9602,"simu_top soc cpu addr_trans tlb_entry en_match0 one out_2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+9603,"simu_top soc cpu addr_trans tlb_entry en_match0 one out_3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+9604,"simu_top soc cpu addr_trans tlb_entry en_match0 one one in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+9600,"simu_top soc cpu addr_trans tlb_entry en_match0 one one out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+9605,"simu_top soc cpu addr_trans tlb_entry en_match0 one two in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+9601,"simu_top soc cpu addr_trans tlb_entry en_match0 one two out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+9606,"simu_top soc cpu addr_trans tlb_entry en_match0 one thr in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+9602,"simu_top soc cpu addr_trans tlb_entry en_match0 one thr out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+9607,"simu_top soc cpu addr_trans tlb_entry en_match0 one fou in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+9603,"simu_top soc cpu addr_trans tlb_entry en_match0 one fou out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+9608,"simu_top soc cpu addr_trans tlb_entry en_match0 two in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+9598,"simu_top soc cpu addr_trans tlb_entry en_match0 two out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+9609,"simu_top soc cpu addr_trans tlb_entry en_match0 two out_0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+9610,"simu_top soc cpu addr_trans tlb_entry en_match0 two out_1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+9611,"simu_top soc cpu addr_trans tlb_entry en_match0 two out_2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+9612,"simu_top soc cpu addr_trans tlb_entry en_match0 two out_3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+9613,"simu_top soc cpu addr_trans tlb_entry en_match0 two one in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+9609,"simu_top soc cpu addr_trans tlb_entry en_match0 two one out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+9614,"simu_top soc cpu addr_trans tlb_entry en_match0 two two in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+9610,"simu_top soc cpu addr_trans tlb_entry en_match0 two two out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+9615,"simu_top soc cpu addr_trans tlb_entry en_match0 two thr in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+9611,"simu_top soc cpu addr_trans tlb_entry en_match0 two thr out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+9616,"simu_top soc cpu addr_trans tlb_entry en_match0 two fou in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+9612,"simu_top soc cpu addr_trans tlb_entry en_match0 two fou out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+9594,"simu_top soc cpu addr_trans tlb_entry en_match1 in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+134,"simu_top soc cpu addr_trans tlb_entry en_match1 out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBus(c+9617,"simu_top soc cpu addr_trans tlb_entry en_match1 out_0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+9618,"simu_top soc cpu addr_trans tlb_entry en_match1 out_1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+9619,"simu_top soc cpu addr_trans tlb_entry en_match1 one in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+9617,"simu_top soc cpu addr_trans tlb_entry en_match1 one out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+9620,"simu_top soc cpu addr_trans tlb_entry en_match1 one out_0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+9621,"simu_top soc cpu addr_trans tlb_entry en_match1 one out_1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+9622,"simu_top soc cpu addr_trans tlb_entry en_match1 one out_2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+9623,"simu_top soc cpu addr_trans tlb_entry en_match1 one out_3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+9624,"simu_top soc cpu addr_trans tlb_entry en_match1 one one in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+9620,"simu_top soc cpu addr_trans tlb_entry en_match1 one one out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+9625,"simu_top soc cpu addr_trans tlb_entry en_match1 one two in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+9621,"simu_top soc cpu addr_trans tlb_entry en_match1 one two out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+9626,"simu_top soc cpu addr_trans tlb_entry en_match1 one thr in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+9622,"simu_top soc cpu addr_trans tlb_entry en_match1 one thr out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+9627,"simu_top soc cpu addr_trans tlb_entry en_match1 one fou in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+9623,"simu_top soc cpu addr_trans tlb_entry en_match1 one fou out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+9628,"simu_top soc cpu addr_trans tlb_entry en_match1 two in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+9618,"simu_top soc cpu addr_trans tlb_entry en_match1 two out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+9629,"simu_top soc cpu addr_trans tlb_entry en_match1 two out_0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+9630,"simu_top soc cpu addr_trans tlb_entry en_match1 two out_1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+9631,"simu_top soc cpu addr_trans tlb_entry en_match1 two out_2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+9632,"simu_top soc cpu addr_trans tlb_entry en_match1 two out_3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+9633,"simu_top soc cpu addr_trans tlb_entry en_match1 two one in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+9629,"simu_top soc cpu addr_trans tlb_entry en_match1 two one out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+9634,"simu_top soc cpu addr_trans tlb_entry en_match1 two two in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+9630,"simu_top soc cpu addr_trans tlb_entry en_match1 two two out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+9635,"simu_top soc cpu addr_trans tlb_entry en_match1 two thr in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+9631,"simu_top soc cpu addr_trans tlb_entry en_match1 two thr out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+9636,"simu_top soc cpu addr_trans tlb_entry en_match1 two fou in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+9632,"simu_top soc cpu addr_trans tlb_entry en_match1 two fou out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+13730,"simu_top soc cpu icache clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+79,"simu_top soc cpu icache reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13152,"simu_top soc cpu icache valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13784,"simu_top soc cpu icache op",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13153,"simu_top soc cpu icache index",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBus(c+179,"simu_top soc cpu icache tag",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 19,0);
    tracep->declBus(c+13154,"simu_top soc cpu icache offset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13782,"simu_top soc cpu icache wstrb",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13789,"simu_top soc cpu icache wdata",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+13155,"simu_top soc cpu icache addr_ok",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13156,"simu_top soc cpu icache data_ok",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13157,"simu_top soc cpu icache rdata",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+185,"simu_top soc cpu icache uncache_en",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13097,"simu_top soc cpu icache icacop_op_en",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+161,"simu_top soc cpu icache cacop_op_mode",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+192,"simu_top soc cpu icache cacop_op_addr_index",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBus(c+193,"simu_top soc cpu icache cacop_op_addr_tag",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 19,0);
    tracep->declBus(c+194,"simu_top soc cpu icache cacop_op_addr_offset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+162,"simu_top soc cpu icache icache_unbusy",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+186,"simu_top soc cpu icache tlb_excp_cancel_req",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+180,"simu_top soc cpu icache rd_req",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+181,"simu_top soc cpu icache rd_type",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBus(c+182,"simu_top soc cpu icache rd_addr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+10736,"simu_top soc cpu icache rd_rdy",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13158,"simu_top soc cpu icache ret_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+183,"simu_top soc cpu icache ret_last",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13064,"simu_top soc cpu icache ret_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+184,"simu_top soc cpu icache wr_req",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13790,"simu_top soc cpu icache wr_type",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBus(c+13791,"simu_top soc cpu icache wr_addr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+13792,"simu_top soc cpu icache wr_wstrb",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declArray(c+13793,"simu_top soc cpu icache wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 127,0);
    tracep->declBit(c+13787,"simu_top soc cpu icache wr_rdy",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+226,"simu_top soc cpu icache cache_miss",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9637,"simu_top soc cpu icache request_buffer_op",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+9638,"simu_top soc cpu icache request_buffer_index",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declBus(c+9639,"simu_top soc cpu icache request_buffer_tag",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 19,0);
    tracep->declBus(c+9640,"simu_top soc cpu icache request_buffer_offset",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
    tracep->declBus(c+9641,"simu_top soc cpu icache request_buffer_wstrb",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
    tracep->declBus(c+9642,"simu_top soc cpu icache request_buffer_wdata",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBit(c+9643,"simu_top soc cpu icache request_buffer_uncache_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+9644,"simu_top soc cpu icache request_buffer_icacop",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+9645,"simu_top soc cpu icache request_buffer_cacop_op_mode",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
    tracep->declBit(c+9646,"simu_top soc cpu icache miss_buffer_replace_way",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+9647,"simu_top soc cpu icache miss_buffer_ret_num",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
    tracep->declBus(c+9648,"simu_top soc cpu icache ret_num_add_one",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13634,"simu_top soc cpu icache way0_bank0_addra",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBus(c+13635,"simu_top soc cpu icache way0_bank0_dina",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+9649,"simu_top soc cpu icache way0_bank0_douta",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+9650,"simu_top soc cpu icache way0_bank0_ena",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13636,"simu_top soc cpu icache way0_bank0_wea",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13634,"simu_top soc cpu icache way0_bank1_addra",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBus(c+13635,"simu_top soc cpu icache way0_bank1_dina",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+9651,"simu_top soc cpu icache way0_bank1_douta",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+9650,"simu_top soc cpu icache way0_bank1_ena",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13637,"simu_top soc cpu icache way0_bank1_wea",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13634,"simu_top soc cpu icache way0_bank2_addra",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBus(c+13635,"simu_top soc cpu icache way0_bank2_dina",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+9652,"simu_top soc cpu icache way0_bank2_douta",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+9650,"simu_top soc cpu icache way0_bank2_ena",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13638,"simu_top soc cpu icache way0_bank2_wea",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13634,"simu_top soc cpu icache way0_bank3_addra",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBus(c+13635,"simu_top soc cpu icache way0_bank3_dina",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+9653,"simu_top soc cpu icache way0_bank3_douta",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+9650,"simu_top soc cpu icache way0_bank3_ena",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13639,"simu_top soc cpu icache way0_bank3_wea",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13634,"simu_top soc cpu icache way1_bank0_addra",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBus(c+13635,"simu_top soc cpu icache way1_bank0_dina",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+9654,"simu_top soc cpu icache way1_bank0_douta",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+9650,"simu_top soc cpu icache way1_bank0_ena",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13640,"simu_top soc cpu icache way1_bank0_wea",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13634,"simu_top soc cpu icache way1_bank1_addra",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBus(c+13635,"simu_top soc cpu icache way1_bank1_dina",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+9655,"simu_top soc cpu icache way1_bank1_douta",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+9650,"simu_top soc cpu icache way1_bank1_ena",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13641,"simu_top soc cpu icache way1_bank1_wea",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13634,"simu_top soc cpu icache way1_bank2_addra",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBus(c+13635,"simu_top soc cpu icache way1_bank2_dina",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+9656,"simu_top soc cpu icache way1_bank2_douta",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+9650,"simu_top soc cpu icache way1_bank2_ena",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13642,"simu_top soc cpu icache way1_bank2_wea",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13634,"simu_top soc cpu icache way1_bank3_addra",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBus(c+13635,"simu_top soc cpu icache way1_bank3_dina",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+9657,"simu_top soc cpu icache way1_bank3_douta",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+9650,"simu_top soc cpu icache way1_bank3_ena",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13643,"simu_top soc cpu icache way1_bank3_wea",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13644,"simu_top soc cpu icache way0_tagv_addra",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBus(c+9658,"simu_top soc cpu icache way0_tagv_dina",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 20,0);
    tracep->declBus(c+9659,"simu_top soc cpu icache way0_tagv_douta",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 20,0);
    tracep->declBit(c+9660,"simu_top soc cpu icache way0_tagv_ena",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13645,"simu_top soc cpu icache way0_tagv_wea",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13644,"simu_top soc cpu icache way1_tagv_addra",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBus(c+9658,"simu_top soc cpu icache way1_tagv_dina",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 20,0);
    tracep->declBus(c+9661,"simu_top soc cpu icache way1_tagv_douta",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 20,0);
    tracep->declBit(c+9660,"simu_top soc cpu icache way1_tagv_ena",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13646,"simu_top soc cpu icache way1_tagv_wea",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9662,"simu_top soc cpu icache way0_hit",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9663,"simu_top soc cpu icache way1_hit",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9664,"simu_top soc cpu icache cache_hit",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+9665,"simu_top soc cpu icache way0_load_word",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+9666,"simu_top soc cpu icache way1_load_word",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+9667,"simu_top soc cpu icache load_res",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declArray(c+9668,"simu_top soc cpu icache way0_data",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 127,0);
    tracep->declArray(c+9672,"simu_top soc cpu icache way1_data",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 127,0);
    tracep->declBit(c+13787,"simu_top soc cpu icache main_idle2lookup",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9664,"simu_top soc cpu icache main_lookup2lookup",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13634,"simu_top soc cpu icache bank_addra",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBus(c+13644,"simu_top soc cpu icache tagv_addra",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBus(c+13635,"simu_top soc cpu icache bank_dina",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+9658,"simu_top soc cpu icache tagv_dina",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 20,0);
    tracep->declBit(c+9650,"simu_top soc cpu icache bank_ena",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9660,"simu_top soc cpu icache tagv_ena",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13647,"simu_top soc cpu icache tagv_wea_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+162,"simu_top soc cpu icache main_state_is_idle",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9676,"simu_top soc cpu icache main_state_is_lookup",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9677,"simu_top soc cpu icache main_state_is_replace",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9678,"simu_top soc cpu icache main_state_is_refill",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13648,"simu_top soc cpu icache way0_wr_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13649,"simu_top soc cpu icache way1_wr_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13064,"simu_top soc cpu icache refill_data",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+9679,"simu_top soc cpu icache cacop_op_mode0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9680,"simu_top soc cpu icache cacop_op_mode1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9681,"simu_top soc cpu icache cacop_op_mode2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9682,"simu_top soc cpu icache chosen_way",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9683,"simu_top soc cpu icache replace_way",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9684,"simu_top soc cpu icache cacop_op_mode2_hit_wr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9685,"simu_top soc cpu icache cacop_op_mode2_no_hit",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9686,"simu_top soc cpu icache lookup_way0_hit_buffer",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+9687,"simu_top soc cpu icache lookup_way1_hit_buffer",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+13650,"simu_top soc cpu icache real_offset",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+9688,"simu_top soc cpu icache real_tag",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 19,0);
    tracep->declBus(c+13651,"simu_top soc cpu icache real_index",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBit(c+13652,"simu_top soc cpu icache req_or_inst_valid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13837,"simu_top soc cpu icache main_idle",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+13838,"simu_top soc cpu icache main_lookup",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+13839,"simu_top soc cpu icache main_replace",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+13840,"simu_top soc cpu icache main_refill",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+13797,"simu_top soc cpu icache write_buffer_idle",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
    tracep->declBus(c+13798,"simu_top soc cpu icache write_buffer_write",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
    tracep->declBus(c+9689,"simu_top soc cpu icache main_state",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
    tracep->declBit(c+9690,"simu_top soc cpu icache rd_req_buffer",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+9691,"simu_top soc cpu icache invalid_way",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13778,"simu_top soc cpu icache way0_bank0 WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+13841,"simu_top soc cpu icache way0_bank0 DEPTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+13634,"simu_top soc cpu icache way0_bank0 addra",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBit(c+13730,"simu_top soc cpu icache way0_bank0 clka",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13635,"simu_top soc cpu icache way0_bank0 dina",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+9649,"simu_top soc cpu icache way0_bank0 douta",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+9650,"simu_top soc cpu icache way0_bank0 ena",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13636,"simu_top soc cpu icache way0_bank0 wea",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+9649,"simu_top soc cpu icache way0_bank0 output_buffer",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+13778,"simu_top soc cpu icache way0_bank1 WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+13841,"simu_top soc cpu icache way0_bank1 DEPTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+13634,"simu_top soc cpu icache way0_bank1 addra",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBit(c+13730,"simu_top soc cpu icache way0_bank1 clka",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13635,"simu_top soc cpu icache way0_bank1 dina",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+9651,"simu_top soc cpu icache way0_bank1 douta",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+9650,"simu_top soc cpu icache way0_bank1 ena",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13637,"simu_top soc cpu icache way0_bank1 wea",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+9651,"simu_top soc cpu icache way0_bank1 output_buffer",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+13778,"simu_top soc cpu icache way0_bank2 WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+13841,"simu_top soc cpu icache way0_bank2 DEPTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+13634,"simu_top soc cpu icache way0_bank2 addra",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBit(c+13730,"simu_top soc cpu icache way0_bank2 clka",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13635,"simu_top soc cpu icache way0_bank2 dina",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+9652,"simu_top soc cpu icache way0_bank2 douta",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+9650,"simu_top soc cpu icache way0_bank2 ena",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13638,"simu_top soc cpu icache way0_bank2 wea",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+9652,"simu_top soc cpu icache way0_bank2 output_buffer",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+13778,"simu_top soc cpu icache way0_bank3 WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+13841,"simu_top soc cpu icache way0_bank3 DEPTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+13634,"simu_top soc cpu icache way0_bank3 addra",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBit(c+13730,"simu_top soc cpu icache way0_bank3 clka",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13635,"simu_top soc cpu icache way0_bank3 dina",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+9653,"simu_top soc cpu icache way0_bank3 douta",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+9650,"simu_top soc cpu icache way0_bank3 ena",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13639,"simu_top soc cpu icache way0_bank3 wea",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+9653,"simu_top soc cpu icache way0_bank3 output_buffer",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+13778,"simu_top soc cpu icache way1_bank0 WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+13841,"simu_top soc cpu icache way1_bank0 DEPTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+13634,"simu_top soc cpu icache way1_bank0 addra",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBit(c+13730,"simu_top soc cpu icache way1_bank0 clka",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13635,"simu_top soc cpu icache way1_bank0 dina",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+9654,"simu_top soc cpu icache way1_bank0 douta",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+9650,"simu_top soc cpu icache way1_bank0 ena",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13640,"simu_top soc cpu icache way1_bank0 wea",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+9654,"simu_top soc cpu icache way1_bank0 output_buffer",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+13778,"simu_top soc cpu icache way1_bank1 WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+13841,"simu_top soc cpu icache way1_bank1 DEPTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+13634,"simu_top soc cpu icache way1_bank1 addra",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBit(c+13730,"simu_top soc cpu icache way1_bank1 clka",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13635,"simu_top soc cpu icache way1_bank1 dina",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+9655,"simu_top soc cpu icache way1_bank1 douta",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+9650,"simu_top soc cpu icache way1_bank1 ena",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13641,"simu_top soc cpu icache way1_bank1 wea",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+9655,"simu_top soc cpu icache way1_bank1 output_buffer",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+13778,"simu_top soc cpu icache way1_bank2 WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+13841,"simu_top soc cpu icache way1_bank2 DEPTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+13634,"simu_top soc cpu icache way1_bank2 addra",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBit(c+13730,"simu_top soc cpu icache way1_bank2 clka",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13635,"simu_top soc cpu icache way1_bank2 dina",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+9656,"simu_top soc cpu icache way1_bank2 douta",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+9650,"simu_top soc cpu icache way1_bank2 ena",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13642,"simu_top soc cpu icache way1_bank2 wea",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+9656,"simu_top soc cpu icache way1_bank2 output_buffer",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+13778,"simu_top soc cpu icache way1_bank3 WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+13841,"simu_top soc cpu icache way1_bank3 DEPTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+13634,"simu_top soc cpu icache way1_bank3 addra",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBit(c+13730,"simu_top soc cpu icache way1_bank3 clka",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13635,"simu_top soc cpu icache way1_bank3 dina",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+9657,"simu_top soc cpu icache way1_bank3 douta",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+9650,"simu_top soc cpu icache way1_bank3 ena",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13643,"simu_top soc cpu icache way1_bank3 wea",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+9657,"simu_top soc cpu icache way1_bank3 output_buffer",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+13842,"simu_top soc cpu icache way0_tagv WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+13841,"simu_top soc cpu icache way0_tagv DEPTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+13644,"simu_top soc cpu icache way0_tagv addra",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBit(c+13730,"simu_top soc cpu icache way0_tagv clka",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+9658,"simu_top soc cpu icache way0_tagv dina",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 20,0);
    tracep->declBus(c+9659,"simu_top soc cpu icache way0_tagv douta",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 20,0);
    tracep->declBit(c+9660,"simu_top soc cpu icache way0_tagv ena",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13645,"simu_top soc cpu icache way0_tagv wea",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+9659,"simu_top soc cpu icache way0_tagv output_buffer",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 20,0);
    tracep->declBus(c+13842,"simu_top soc cpu icache way1_tagv WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+13841,"simu_top soc cpu icache way1_tagv DEPTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+13644,"simu_top soc cpu icache way1_tagv addra",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBit(c+13730,"simu_top soc cpu icache way1_tagv clka",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+9658,"simu_top soc cpu icache way1_tagv dina",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 20,0);
    tracep->declBus(c+9661,"simu_top soc cpu icache way1_tagv douta",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 20,0);
    tracep->declBit(c+9660,"simu_top soc cpu icache way1_tagv ena",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13646,"simu_top soc cpu icache way1_tagv wea",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+9661,"simu_top soc cpu icache way1_tagv output_buffer",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 20,0);
    tracep->declBit(c+13730,"simu_top soc cpu icache lfsr clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+79,"simu_top soc cpu icache lfsr reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9682,"simu_top soc cpu icache lfsr random_val",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+9692,"simu_top soc cpu icache lfsr r_lfsr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declBit(c+13730,"simu_top soc cpu dcache clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+79,"simu_top soc cpu dcache reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13159,"simu_top soc cpu dcache valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+190,"simu_top soc cpu dcache op",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+191,"simu_top soc cpu dcache size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBus(c+192,"simu_top soc cpu dcache index",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBus(c+193,"simu_top soc cpu dcache tag",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 19,0);
    tracep->declBus(c+194,"simu_top soc cpu dcache offset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+195,"simu_top soc cpu dcache wstrb",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+196,"simu_top soc cpu dcache wdata",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+13160,"simu_top soc cpu dcache addr_ok",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10737,"simu_top soc cpu dcache data_ok",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+10738,"simu_top soc cpu dcache rdata",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+210,"simu_top soc cpu dcache uncache_en",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13098,"simu_top soc cpu dcache dcacop_op_en",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+161,"simu_top soc cpu dcache cacop_op_mode",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+218,"simu_top soc cpu dcache preld_hint",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBit(c+13163,"simu_top soc cpu dcache preld_en",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+213,"simu_top soc cpu dcache tlb_excp_cancel_req",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+214,"simu_top soc cpu dcache dcache_empty",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+197,"simu_top soc cpu dcache rd_req",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+198,"simu_top soc cpu dcache rd_type",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBus(c+199,"simu_top soc cpu dcache rd_addr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+13161,"simu_top soc cpu dcache rd_rdy",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13162,"simu_top soc cpu dcache ret_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+200,"simu_top soc cpu dcache ret_last",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13064,"simu_top soc cpu dcache ret_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+201,"simu_top soc cpu dcache wr_req",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+202,"simu_top soc cpu dcache wr_type",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBus(c+203,"simu_top soc cpu dcache wr_addr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+204,"simu_top soc cpu dcache wr_wstrb",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declArray(c+205,"simu_top soc cpu dcache wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 127,0);
    tracep->declBit(c+209,"simu_top soc cpu dcache wr_rdy",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+227,"simu_top soc cpu dcache cache_miss",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declArray(c+9693,"simu_top soc cpu dcache way0_d_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 255,0);
    tracep->declArray(c+9701,"simu_top soc cpu dcache way1_d_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 255,0);
    tracep->declBit(c+9709,"simu_top soc cpu dcache request_uncache_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9710,"simu_top soc cpu dcache request_buffer_op",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+9711,"simu_top soc cpu dcache request_buffer_preld",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+9712,"simu_top soc cpu dcache request_buffer_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
    tracep->declBus(c+9713,"simu_top soc cpu dcache request_buffer_index",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declBus(c+9714,"simu_top soc cpu dcache request_buffer_tag",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 19,0);
    tracep->declBus(c+9715,"simu_top soc cpu dcache request_buffer_offset",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
    tracep->declBus(c+9716,"simu_top soc cpu dcache request_buffer_wstrb",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
    tracep->declBus(c+9717,"simu_top soc cpu dcache request_buffer_wdata",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBit(c+9718,"simu_top soc cpu dcache request_buffer_uncache_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+9719,"simu_top soc cpu dcache request_buffer_dcacop",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+9720,"simu_top soc cpu dcache request_buffer_cacop_op_mode",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
    tracep->declBit(c+9721,"simu_top soc cpu dcache miss_buffer_replace_way",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+9722,"simu_top soc cpu dcache miss_buffer_ret_num",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
    tracep->declBus(c+9723,"simu_top soc cpu dcache ret_num_add_one",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+9724,"simu_top soc cpu dcache write_buffer_index",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declBus(c+9725,"simu_top soc cpu dcache write_buffer_wstrb",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
    tracep->declBus(c+9726,"simu_top soc cpu dcache write_buffer_wdata",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBit(c+9727,"simu_top soc cpu dcache write_buffer_way",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+9728,"simu_top soc cpu dcache write_buffer_offset",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
    tracep->declBus(c+13653,"simu_top soc cpu dcache way0_bank0_addra",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBus(c+13654,"simu_top soc cpu dcache way0_bank0_dina",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+9729,"simu_top soc cpu dcache way0_bank0_douta",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+9730,"simu_top soc cpu dcache way0_bank0_ena",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13655,"simu_top soc cpu dcache way0_bank0_wea",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13656,"simu_top soc cpu dcache way0_bank1_addra",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBus(c+13654,"simu_top soc cpu dcache way0_bank1_dina",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+9731,"simu_top soc cpu dcache way0_bank1_douta",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+9730,"simu_top soc cpu dcache way0_bank1_ena",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13657,"simu_top soc cpu dcache way0_bank1_wea",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13658,"simu_top soc cpu dcache way0_bank2_addra",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBus(c+13654,"simu_top soc cpu dcache way0_bank2_dina",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+9732,"simu_top soc cpu dcache way0_bank2_douta",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+9730,"simu_top soc cpu dcache way0_bank2_ena",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13659,"simu_top soc cpu dcache way0_bank2_wea",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13660,"simu_top soc cpu dcache way0_bank3_addra",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBus(c+13654,"simu_top soc cpu dcache way0_bank3_dina",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+9733,"simu_top soc cpu dcache way0_bank3_douta",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+9730,"simu_top soc cpu dcache way0_bank3_ena",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13661,"simu_top soc cpu dcache way0_bank3_wea",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13662,"simu_top soc cpu dcache way1_bank0_addra",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBus(c+13654,"simu_top soc cpu dcache way1_bank0_dina",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+9734,"simu_top soc cpu dcache way1_bank0_douta",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+9730,"simu_top soc cpu dcache way1_bank0_ena",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13663,"simu_top soc cpu dcache way1_bank0_wea",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13664,"simu_top soc cpu dcache way1_bank1_addra",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBus(c+13654,"simu_top soc cpu dcache way1_bank1_dina",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+9735,"simu_top soc cpu dcache way1_bank1_douta",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+9730,"simu_top soc cpu dcache way1_bank1_ena",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13665,"simu_top soc cpu dcache way1_bank1_wea",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13666,"simu_top soc cpu dcache way1_bank2_addra",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBus(c+13654,"simu_top soc cpu dcache way1_bank2_dina",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+9736,"simu_top soc cpu dcache way1_bank2_douta",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+9730,"simu_top soc cpu dcache way1_bank2_ena",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13667,"simu_top soc cpu dcache way1_bank2_wea",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13668,"simu_top soc cpu dcache way1_bank3_addra",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBus(c+13654,"simu_top soc cpu dcache way1_bank3_dina",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+9737,"simu_top soc cpu dcache way1_bank3_douta",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+9730,"simu_top soc cpu dcache way1_bank3_ena",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13669,"simu_top soc cpu dcache way1_bank3_wea",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13670,"simu_top soc cpu dcache way0_tagv_addra",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBus(c+9738,"simu_top soc cpu dcache way0_tagv_dina",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 20,0);
    tracep->declBus(c+9739,"simu_top soc cpu dcache way0_tagv_douta",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 20,0);
    tracep->declBit(c+9740,"simu_top soc cpu dcache way0_tagv_ena",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13671,"simu_top soc cpu dcache way0_tagv_wea",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13670,"simu_top soc cpu dcache way1_tagv_addra",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBus(c+9738,"simu_top soc cpu dcache way1_tagv_dina",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 20,0);
    tracep->declBus(c+9741,"simu_top soc cpu dcache way1_tagv_douta",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 20,0);
    tracep->declBit(c+9740,"simu_top soc cpu dcache way1_tagv_ena",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13672,"simu_top soc cpu dcache way1_tagv_wea",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9742,"simu_top soc cpu dcache wr_match_way0_bank0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9743,"simu_top soc cpu dcache wr_match_way0_bank1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9744,"simu_top soc cpu dcache wr_match_way0_bank2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9745,"simu_top soc cpu dcache wr_match_way0_bank3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9746,"simu_top soc cpu dcache wr_match_way1_bank0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9747,"simu_top soc cpu dcache wr_match_way1_bank1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9748,"simu_top soc cpu dcache wr_match_way1_bank2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9749,"simu_top soc cpu dcache wr_match_way1_bank3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13673,"simu_top soc cpu dcache main_state_index",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBit(c+9750,"simu_top soc cpu dcache way0_d",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9751,"simu_top soc cpu dcache way1_d",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9752,"simu_top soc cpu dcache way0_hit",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9753,"simu_top soc cpu dcache way1_hit",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9754,"simu_top soc cpu dcache cache_hit",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+9755,"simu_top soc cpu dcache way0_load_word",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+9756,"simu_top soc cpu dcache way1_load_word",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+9757,"simu_top soc cpu dcache load_res",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declArray(c+9758,"simu_top soc cpu dcache way0_data",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 127,0);
    tracep->declArray(c+9762,"simu_top soc cpu dcache way1_data",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 127,0);
    tracep->declArray(c+9766,"simu_top soc cpu dcache replace_data",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 127,0);
    tracep->declBit(c+9770,"simu_top soc cpu dcache replace_d",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9771,"simu_top soc cpu dcache replace_v",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+9772,"simu_top soc cpu dcache replace_tag",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 20,0);
    tracep->declBit(c+9773,"simu_top soc cpu dcache chosen_way",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9774,"simu_top soc cpu dcache replace_way",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13674,"simu_top soc cpu dcache main_idle2lookup",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13675,"simu_top soc cpu dcache main_lookup2lookup",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13670,"simu_top soc cpu dcache tagv_addra",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBus(c+13654,"simu_top soc cpu dcache bank_dina",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+9738,"simu_top soc cpu dcache tagv_dina",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 20,0);
    tracep->declBit(c+9730,"simu_top soc cpu dcache bank_ena",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9740,"simu_top soc cpu dcache tagv_ena",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13676,"simu_top soc cpu dcache tagv_wea_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+214,"simu_top soc cpu dcache main_state_is_idle",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9775,"simu_top soc cpu dcache main_state_is_lookup",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9776,"simu_top soc cpu dcache main_state_is_miss",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9777,"simu_top soc cpu dcache main_state_is_replace",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9778,"simu_top soc cpu dcache main_state_is_refill",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9779,"simu_top soc cpu dcache write_state_is_idle",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9780,"simu_top soc cpu dcache write_state_is_full",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9781,"simu_top soc cpu dcache uncache_wr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9782,"simu_top soc cpu dcache uncache_wr_buffer",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+9712,"simu_top soc cpu dcache uncache_wr_type",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBit(c+13677,"simu_top soc cpu dcache way0_wr_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13678,"simu_top soc cpu dcache way1_wr_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13020,"simu_top soc cpu dcache refill_data",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+13021,"simu_top soc cpu dcache write_in",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+9783,"simu_top soc cpu dcache cacop_op_mode0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9784,"simu_top soc cpu dcache cacop_op_mode1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9785,"simu_top soc cpu dcache cacop_op_mode2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9786,"simu_top soc cpu dcache cacop_op_mode2_hit_wr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9787,"simu_top soc cpu dcache cacop_op_mode2_hit_wr_buffer",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+13843,"simu_top soc cpu dcache preld_st_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13844,"simu_top soc cpu dcache preld_ld_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13845,"simu_top soc cpu dcache preld_ld_st_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13679,"simu_top soc cpu dcache req_or_inst_valid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13846,"simu_top soc cpu dcache lookup_way0_hit_buffer",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+13847,"simu_top soc cpu dcache lookup_way1_hit_buffer",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+13837,"simu_top soc cpu dcache main_idle",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+13838,"simu_top soc cpu dcache main_lookup",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+13848,"simu_top soc cpu dcache main_miss",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+13839,"simu_top soc cpu dcache main_replace",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+13840,"simu_top soc cpu dcache main_refill",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+13797,"simu_top soc cpu dcache write_buffer_idle",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
    tracep->declBus(c+13798,"simu_top soc cpu dcache write_buffer_write",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
    tracep->declBus(c+9788,"simu_top soc cpu dcache main_state",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
    tracep->declBit(c+9780,"simu_top soc cpu dcache write_buffer_state",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+9789,"simu_top soc cpu dcache rd_req_buffer",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+9790,"simu_top soc cpu dcache invalid_way",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13778,"simu_top soc cpu dcache way0_bank0 WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+13841,"simu_top soc cpu dcache way0_bank0 DEPTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+13653,"simu_top soc cpu dcache way0_bank0 addra",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBit(c+13730,"simu_top soc cpu dcache way0_bank0 clka",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13654,"simu_top soc cpu dcache way0_bank0 dina",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+9729,"simu_top soc cpu dcache way0_bank0 douta",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+9730,"simu_top soc cpu dcache way0_bank0 ena",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13655,"simu_top soc cpu dcache way0_bank0 wea",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+9729,"simu_top soc cpu dcache way0_bank0 output_buffer",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+13778,"simu_top soc cpu dcache way0_bank1 WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+13841,"simu_top soc cpu dcache way0_bank1 DEPTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+13656,"simu_top soc cpu dcache way0_bank1 addra",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBit(c+13730,"simu_top soc cpu dcache way0_bank1 clka",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13654,"simu_top soc cpu dcache way0_bank1 dina",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+9731,"simu_top soc cpu dcache way0_bank1 douta",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+9730,"simu_top soc cpu dcache way0_bank1 ena",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13657,"simu_top soc cpu dcache way0_bank1 wea",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+9731,"simu_top soc cpu dcache way0_bank1 output_buffer",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+13778,"simu_top soc cpu dcache way0_bank2 WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+13841,"simu_top soc cpu dcache way0_bank2 DEPTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+13658,"simu_top soc cpu dcache way0_bank2 addra",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBit(c+13730,"simu_top soc cpu dcache way0_bank2 clka",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13654,"simu_top soc cpu dcache way0_bank2 dina",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+9732,"simu_top soc cpu dcache way0_bank2 douta",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+9730,"simu_top soc cpu dcache way0_bank2 ena",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13659,"simu_top soc cpu dcache way0_bank2 wea",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+9732,"simu_top soc cpu dcache way0_bank2 output_buffer",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+13778,"simu_top soc cpu dcache way0_bank3 WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+13841,"simu_top soc cpu dcache way0_bank3 DEPTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+13660,"simu_top soc cpu dcache way0_bank3 addra",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBit(c+13730,"simu_top soc cpu dcache way0_bank3 clka",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13654,"simu_top soc cpu dcache way0_bank3 dina",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+9733,"simu_top soc cpu dcache way0_bank3 douta",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+9730,"simu_top soc cpu dcache way0_bank3 ena",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13661,"simu_top soc cpu dcache way0_bank3 wea",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+9733,"simu_top soc cpu dcache way0_bank3 output_buffer",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+13778,"simu_top soc cpu dcache way1_bank0 WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+13841,"simu_top soc cpu dcache way1_bank0 DEPTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+13662,"simu_top soc cpu dcache way1_bank0 addra",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBit(c+13730,"simu_top soc cpu dcache way1_bank0 clka",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13654,"simu_top soc cpu dcache way1_bank0 dina",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+9734,"simu_top soc cpu dcache way1_bank0 douta",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+9730,"simu_top soc cpu dcache way1_bank0 ena",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13663,"simu_top soc cpu dcache way1_bank0 wea",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+9734,"simu_top soc cpu dcache way1_bank0 output_buffer",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+13778,"simu_top soc cpu dcache way1_bank1 WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+13841,"simu_top soc cpu dcache way1_bank1 DEPTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+13664,"simu_top soc cpu dcache way1_bank1 addra",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBit(c+13730,"simu_top soc cpu dcache way1_bank1 clka",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13654,"simu_top soc cpu dcache way1_bank1 dina",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+9735,"simu_top soc cpu dcache way1_bank1 douta",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+9730,"simu_top soc cpu dcache way1_bank1 ena",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13665,"simu_top soc cpu dcache way1_bank1 wea",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+9735,"simu_top soc cpu dcache way1_bank1 output_buffer",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+13778,"simu_top soc cpu dcache way1_bank2 WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+13841,"simu_top soc cpu dcache way1_bank2 DEPTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+13666,"simu_top soc cpu dcache way1_bank2 addra",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBit(c+13730,"simu_top soc cpu dcache way1_bank2 clka",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13654,"simu_top soc cpu dcache way1_bank2 dina",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+9736,"simu_top soc cpu dcache way1_bank2 douta",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+9730,"simu_top soc cpu dcache way1_bank2 ena",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13667,"simu_top soc cpu dcache way1_bank2 wea",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+9736,"simu_top soc cpu dcache way1_bank2 output_buffer",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+13778,"simu_top soc cpu dcache way1_bank3 WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+13841,"simu_top soc cpu dcache way1_bank3 DEPTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+13668,"simu_top soc cpu dcache way1_bank3 addra",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBit(c+13730,"simu_top soc cpu dcache way1_bank3 clka",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13654,"simu_top soc cpu dcache way1_bank3 dina",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+9737,"simu_top soc cpu dcache way1_bank3 douta",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+9730,"simu_top soc cpu dcache way1_bank3 ena",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13669,"simu_top soc cpu dcache way1_bank3 wea",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+9737,"simu_top soc cpu dcache way1_bank3 output_buffer",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+13842,"simu_top soc cpu dcache way0_tagv WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+13841,"simu_top soc cpu dcache way0_tagv DEPTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+13670,"simu_top soc cpu dcache way0_tagv addra",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBit(c+13730,"simu_top soc cpu dcache way0_tagv clka",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+9738,"simu_top soc cpu dcache way0_tagv dina",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 20,0);
    tracep->declBus(c+9739,"simu_top soc cpu dcache way0_tagv douta",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 20,0);
    tracep->declBit(c+9740,"simu_top soc cpu dcache way0_tagv ena",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13671,"simu_top soc cpu dcache way0_tagv wea",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+9739,"simu_top soc cpu dcache way0_tagv output_buffer",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 20,0);
    tracep->declBus(c+13842,"simu_top soc cpu dcache way1_tagv WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+13841,"simu_top soc cpu dcache way1_tagv DEPTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+13670,"simu_top soc cpu dcache way1_tagv addra",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBit(c+13730,"simu_top soc cpu dcache way1_tagv clka",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+9738,"simu_top soc cpu dcache way1_tagv dina",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 20,0);
    tracep->declBus(c+9741,"simu_top soc cpu dcache way1_tagv douta",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 20,0);
    tracep->declBit(c+9740,"simu_top soc cpu dcache way1_tagv ena",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13672,"simu_top soc cpu dcache way1_tagv wea",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+9741,"simu_top soc cpu dcache way1_tagv output_buffer",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 20,0);
    tracep->declBit(c+13730,"simu_top soc cpu dcache lfsr clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+79,"simu_top soc cpu dcache lfsr reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9773,"simu_top soc cpu dcache lfsr random_val",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+9791,"simu_top soc cpu dcache lfsr r_lfsr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declBus(c+13778,"simu_top soc cpu btb BTBNUM",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+13849,"simu_top soc cpu btb RASNUM",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+13730,"simu_top soc cpu btb clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+79,"simu_top soc cpu btb reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13099,"simu_top soc cpu btb fetch_pc",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+13100,"simu_top soc cpu btb fetch_en",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+163,"simu_top soc cpu btb ret_pc",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+164,"simu_top soc cpu btb taken",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+165,"simu_top soc cpu btb ret_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+166,"simu_top soc cpu btb ret_index",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBit(c+13102,"simu_top soc cpu btb operate_en",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+170,"simu_top soc cpu btb operate_pc",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+171,"simu_top soc cpu btb operate_index",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBit(c+167,"simu_top soc cpu btb pop_ras",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+168,"simu_top soc cpu btb push_ras",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13101,"simu_top soc cpu btb add_entry",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+169,"simu_top soc cpu btb delete_entry",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13103,"simu_top soc cpu btb pre_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10731,"simu_top soc cpu btb pre_right",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13104,"simu_top soc cpu btb target_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13105,"simu_top soc cpu btb right_orien",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13106,"simu_top soc cpu btb right_target",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    {int i; for (i=0; i<32; i++) {
            tracep->declBus(c+9792+i*1,"simu_top soc cpu btb btb_pc",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 29,0);}}
    {int i; for (i=0; i<32; i++) {
            tracep->declBus(c+9824+i*1,"simu_top soc cpu btb btb_target",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 29,0);}}
    {int i; for (i=0; i<32; i++) {
            tracep->declBus(c+9856+i*1,"simu_top soc cpu btb btb_counter",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 1,0);}}
    tracep->declBus(c+9888,"simu_top soc cpu btb btb_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    {int i; for (i=0; i<16; i++) {
            tracep->declBus(c+9889+i*1,"simu_top soc cpu btb ras_pc",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 29,0);}}
    tracep->declBus(c+9905,"simu_top soc cpu btb ras_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+9906,"simu_top soc cpu btb fetch_pc_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBit(c+9907,"simu_top soc cpu btb fetch_en_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    {int i; for (i=0; i<8; i++) {
            tracep->declBus(c+9908+i*1,"simu_top soc cpu btb ras",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 29,0);}}
    tracep->declBus(c+9916,"simu_top soc cpu btb ras_ptr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
    tracep->declBus(c+9917,"simu_top soc cpu btb ras_top",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBit(c+9918,"simu_top soc cpu btb ras_full",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9919,"simu_top soc cpu btb ras_empty",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+9920,"simu_top soc cpu btb btb_match_rd",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+9921,"simu_top soc cpu btb ras_match_rd",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBit(c+9922,"simu_top soc cpu btb btb_match",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+9923,"simu_top soc cpu btb ras_match",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+9924,"simu_top soc cpu btb btb_match_target",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
    tracep->declBus(c+9925,"simu_top soc cpu btb btb_match_counter",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+9926,"simu_top soc cpu btb btb_match_index",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBus(c+13850,"simu_top soc cpu btb btb_random_index",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBus(c+9927,"simu_top soc cpu btb ras_match_index",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13851,"simu_top soc cpu btb ras_random_index",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+9928,"simu_top soc cpu btb btb_all_entry_valid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+9929,"simu_top soc cpu btb btb_select_one_invalid_entry",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBus(c+9930,"simu_top soc cpu btb btb_add_entry_index",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBus(c+9931,"simu_top soc cpu btb btb_add_entry_index_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
    tracep->declBus(c+9932,"simu_top soc cpu btb btb_add_entry_dec",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+9933,"simu_top soc cpu btb ras_all_entry_valid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+9934,"simu_top soc cpu btb ras_select_one_invalid_entry",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+9935,"simu_top soc cpu btb ras_add_entry_index",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+9936,"simu_top soc cpu btb btb_untaken_entry",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+9937,"simu_top soc cpu btb btb_untaken_entry_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+9938,"simu_top soc cpu btb btb_untaken_entry_t",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+9939,"simu_top soc cpu btb btb_add_entry_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+9940,"simu_top soc cpu btb btb_sel_one_untaken_entry",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBit(c+9941,"simu_top soc cpu btb btb_has_one_untaken_entry",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+9942,"simu_top soc cpu btb fcsr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
    tracep->declBus(c+9931,"simu_top soc cpu btb dec_btb_add_entry in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBus(c+9932,"simu_top soc cpu btb dec_btb_add_entry out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+9938,"simu_top soc cpu btb sel_one_untaken_entry in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+9940,"simu_top soc cpu btb sel_one_untaken_entry out_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBus(c+9943,"simu_top soc cpu btb sel_one_untaken_entry one_in",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+9943,"simu_top soc cpu btb sel_one_untaken_entry coder in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+9940,"simu_top soc cpu btb sel_one_untaken_entry coder out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBus(c+9944,"simu_top soc cpu btb sel_one_untaken_entry coder out_0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+9945,"simu_top soc cpu btb sel_one_untaken_entry coder out_1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+9946,"simu_top soc cpu btb sel_one_untaken_entry coder one in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+9944,"simu_top soc cpu btb sel_one_untaken_entry coder one out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+9947,"simu_top soc cpu btb sel_one_untaken_entry coder one out_0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+9948,"simu_top soc cpu btb sel_one_untaken_entry coder one out_1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+9949,"simu_top soc cpu btb sel_one_untaken_entry coder one out_2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+9950,"simu_top soc cpu btb sel_one_untaken_entry coder one out_3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+9951,"simu_top soc cpu btb sel_one_untaken_entry coder one one in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+9947,"simu_top soc cpu btb sel_one_untaken_entry coder one one out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+9952,"simu_top soc cpu btb sel_one_untaken_entry coder one two in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+9948,"simu_top soc cpu btb sel_one_untaken_entry coder one two out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+9953,"simu_top soc cpu btb sel_one_untaken_entry coder one thr in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+9949,"simu_top soc cpu btb sel_one_untaken_entry coder one thr out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+9954,"simu_top soc cpu btb sel_one_untaken_entry coder one fou in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+9950,"simu_top soc cpu btb sel_one_untaken_entry coder one fou out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+9955,"simu_top soc cpu btb sel_one_untaken_entry coder two in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+9945,"simu_top soc cpu btb sel_one_untaken_entry coder two out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+9956,"simu_top soc cpu btb sel_one_untaken_entry coder two out_0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+9957,"simu_top soc cpu btb sel_one_untaken_entry coder two out_1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+9958,"simu_top soc cpu btb sel_one_untaken_entry coder two out_2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+9959,"simu_top soc cpu btb sel_one_untaken_entry coder two out_3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+9960,"simu_top soc cpu btb sel_one_untaken_entry coder two one in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+9956,"simu_top soc cpu btb sel_one_untaken_entry coder two one out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+9961,"simu_top soc cpu btb sel_one_untaken_entry coder two two in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+9957,"simu_top soc cpu btb sel_one_untaken_entry coder two two out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+9962,"simu_top soc cpu btb sel_one_untaken_entry coder two thr in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+9958,"simu_top soc cpu btb sel_one_untaken_entry coder two thr out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+9963,"simu_top soc cpu btb sel_one_untaken_entry coder two fou in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+9959,"simu_top soc cpu btb sel_one_untaken_entry coder two fou out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+9964,"simu_top soc cpu btb sel_one_btb_entry in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+9929,"simu_top soc cpu btb sel_one_btb_entry out_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBus(c+9965,"simu_top soc cpu btb sel_one_btb_entry one_in",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+9965,"simu_top soc cpu btb sel_one_btb_entry coder in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+9929,"simu_top soc cpu btb sel_one_btb_entry coder out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBus(c+9966,"simu_top soc cpu btb sel_one_btb_entry coder out_0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+9967,"simu_top soc cpu btb sel_one_btb_entry coder out_1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+9968,"simu_top soc cpu btb sel_one_btb_entry coder one in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+9966,"simu_top soc cpu btb sel_one_btb_entry coder one out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+9969,"simu_top soc cpu btb sel_one_btb_entry coder one out_0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+9970,"simu_top soc cpu btb sel_one_btb_entry coder one out_1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+9971,"simu_top soc cpu btb sel_one_btb_entry coder one out_2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+9972,"simu_top soc cpu btb sel_one_btb_entry coder one out_3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+9973,"simu_top soc cpu btb sel_one_btb_entry coder one one in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+9969,"simu_top soc cpu btb sel_one_btb_entry coder one one out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+9974,"simu_top soc cpu btb sel_one_btb_entry coder one two in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+9970,"simu_top soc cpu btb sel_one_btb_entry coder one two out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+9975,"simu_top soc cpu btb sel_one_btb_entry coder one thr in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+9971,"simu_top soc cpu btb sel_one_btb_entry coder one thr out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+9976,"simu_top soc cpu btb sel_one_btb_entry coder one fou in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+9972,"simu_top soc cpu btb sel_one_btb_entry coder one fou out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+9977,"simu_top soc cpu btb sel_one_btb_entry coder two in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+9967,"simu_top soc cpu btb sel_one_btb_entry coder two out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+9978,"simu_top soc cpu btb sel_one_btb_entry coder two out_0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+9979,"simu_top soc cpu btb sel_one_btb_entry coder two out_1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+9980,"simu_top soc cpu btb sel_one_btb_entry coder two out_2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+9981,"simu_top soc cpu btb sel_one_btb_entry coder two out_3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+9982,"simu_top soc cpu btb sel_one_btb_entry coder two one in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+9978,"simu_top soc cpu btb sel_one_btb_entry coder two one out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+9983,"simu_top soc cpu btb sel_one_btb_entry coder two two in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+9979,"simu_top soc cpu btb sel_one_btb_entry coder two two out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+9984,"simu_top soc cpu btb sel_one_btb_entry coder two thr in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+9980,"simu_top soc cpu btb sel_one_btb_entry coder two thr out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+9985,"simu_top soc cpu btb sel_one_btb_entry coder two fou in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+9981,"simu_top soc cpu btb sel_one_btb_entry coder two fou out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+9986,"simu_top soc cpu btb sel_one_ras_entry in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+9934,"simu_top soc cpu btb sel_one_ras_entry out_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+9987,"simu_top soc cpu btb sel_one_ras_entry one_in",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+9987,"simu_top soc cpu btb sel_one_ras_entry coder in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+9934,"simu_top soc cpu btb sel_one_ras_entry coder out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+9988,"simu_top soc cpu btb sel_one_ras_entry coder out_0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+9989,"simu_top soc cpu btb sel_one_ras_entry coder out_1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+9990,"simu_top soc cpu btb sel_one_ras_entry coder out_2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+9991,"simu_top soc cpu btb sel_one_ras_entry coder out_3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+9992,"simu_top soc cpu btb sel_one_ras_entry coder one in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+9988,"simu_top soc cpu btb sel_one_ras_entry coder one out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+9993,"simu_top soc cpu btb sel_one_ras_entry coder two in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+9989,"simu_top soc cpu btb sel_one_ras_entry coder two out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+9994,"simu_top soc cpu btb sel_one_ras_entry coder thr in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+9990,"simu_top soc cpu btb sel_one_ras_entry coder thr out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+9995,"simu_top soc cpu btb sel_one_ras_entry coder fou in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+9991,"simu_top soc cpu btb sel_one_ras_entry coder fou out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+9920,"simu_top soc cpu btb encode_btb_match in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+9926,"simu_top soc cpu btb encode_btb_match out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBus(c+9996,"simu_top soc cpu btb encode_btb_match out_0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+9997,"simu_top soc cpu btb encode_btb_match out_1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+9998,"simu_top soc cpu btb encode_btb_match one in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+9996,"simu_top soc cpu btb encode_btb_match one out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+9999,"simu_top soc cpu btb encode_btb_match one out_0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+10000,"simu_top soc cpu btb encode_btb_match one out_1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+10001,"simu_top soc cpu btb encode_btb_match one out_2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+10002,"simu_top soc cpu btb encode_btb_match one out_3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+10003,"simu_top soc cpu btb encode_btb_match one one in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+9999,"simu_top soc cpu btb encode_btb_match one one out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+10004,"simu_top soc cpu btb encode_btb_match one two in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+10000,"simu_top soc cpu btb encode_btb_match one two out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+10005,"simu_top soc cpu btb encode_btb_match one thr in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+10001,"simu_top soc cpu btb encode_btb_match one thr out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+10006,"simu_top soc cpu btb encode_btb_match one fou in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+10002,"simu_top soc cpu btb encode_btb_match one fou out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+10007,"simu_top soc cpu btb encode_btb_match two in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+9997,"simu_top soc cpu btb encode_btb_match two out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+10008,"simu_top soc cpu btb encode_btb_match two out_0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+10009,"simu_top soc cpu btb encode_btb_match two out_1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+10010,"simu_top soc cpu btb encode_btb_match two out_2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+10011,"simu_top soc cpu btb encode_btb_match two out_3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+10012,"simu_top soc cpu btb encode_btb_match two one in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+10008,"simu_top soc cpu btb encode_btb_match two one out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+10013,"simu_top soc cpu btb encode_btb_match two two in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+10009,"simu_top soc cpu btb encode_btb_match two two out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+10014,"simu_top soc cpu btb encode_btb_match two thr in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+10010,"simu_top soc cpu btb encode_btb_match two thr out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+10015,"simu_top soc cpu btb encode_btb_match two fou in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+10011,"simu_top soc cpu btb encode_btb_match two fou out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+9921,"simu_top soc cpu btb encode_ras_match in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+9927,"simu_top soc cpu btb encode_ras_match out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+10016,"simu_top soc cpu btb encode_ras_match out_0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+10017,"simu_top soc cpu btb encode_ras_match out_1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+10018,"simu_top soc cpu btb encode_ras_match out_2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+10019,"simu_top soc cpu btb encode_ras_match out_3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+10020,"simu_top soc cpu btb encode_ras_match one in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+10016,"simu_top soc cpu btb encode_ras_match one out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+10021,"simu_top soc cpu btb encode_ras_match two in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+10017,"simu_top soc cpu btb encode_ras_match two out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+10022,"simu_top soc cpu btb encode_ras_match thr in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+10018,"simu_top soc cpu btb encode_ras_match thr out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+10023,"simu_top soc cpu btb encode_ras_match fou in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+10019,"simu_top soc cpu btb encode_ras_match fou out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+13730,"simu_top soc cpu perf_counter clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+79,"simu_top soc cpu perf_counter reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+222,"simu_top soc cpu perf_counter dcache_miss",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+221,"simu_top soc cpu perf_counter icache_miss",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+219,"simu_top soc cpu perf_counter commit_inst",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+220,"simu_top soc cpu perf_counter br_inst",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+223,"simu_top soc cpu perf_counter mem_inst",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+224,"simu_top soc cpu perf_counter br_pre",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+225,"simu_top soc cpu perf_counter br_pre_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+10024,"simu_top soc cpu perf_counter dcache_miss_counter",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+10025,"simu_top soc cpu perf_counter icache_miss_counter",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+10026,"simu_top soc cpu perf_counter commit_inst_counter",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+10027,"simu_top soc cpu perf_counter br_inst_counter",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+10028,"simu_top soc cpu perf_counter mem_inst_counter",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+10029,"simu_top soc cpu perf_counter br_pre_counter",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+10030,"simu_top soc cpu perf_counter br_pre_error_counter",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBit(c+13730,"simu_top soc cpu DifftestInstrCommit clock",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13852,"simu_top soc cpu DifftestInstrCommit coreid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBus(c+13852,"simu_top soc cpu DifftestInstrCommit index",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBit(c+239,"simu_top soc cpu DifftestInstrCommit valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declQuad(c+10031,"simu_top soc cpu DifftestInstrCommit pc",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declBus(c+256,"simu_top soc cpu DifftestInstrCommit instr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+13784,"simu_top soc cpu DifftestInstrCommit skip",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+260,"simu_top soc cpu DifftestInstrCommit is_TLBFILL",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+261,"simu_top soc cpu DifftestInstrCommit TLBFILL_index",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBit(c+240,"simu_top soc cpu DifftestInstrCommit is_CNTinst",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declQuad(c+241,"simu_top soc cpu DifftestInstrCommit timer_64_value",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declBit(c+252,"simu_top soc cpu DifftestInstrCommit wen",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+253,"simu_top soc cpu DifftestInstrCommit wdest",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declQuad(c+10033,"simu_top soc cpu DifftestInstrCommit wdata",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declBit(c+250,"simu_top soc cpu DifftestInstrCommit csr_rstat",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+251,"simu_top soc cpu DifftestInstrCommit csr_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+13730,"simu_top soc cpu DifftestExcpEvent clock",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13852,"simu_top soc cpu DifftestExcpEvent coreid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBit(c+257,"simu_top soc cpu DifftestExcpEvent excp_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+258,"simu_top soc cpu DifftestExcpEvent eret",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+10035,"simu_top soc cpu DifftestExcpEvent intrNo",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+10036,"simu_top soc cpu DifftestExcpEvent cause",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declQuad(c+10031,"simu_top soc cpu DifftestExcpEvent exceptionPC",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declBus(c+256,"simu_top soc cpu DifftestExcpEvent exceptionInst",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+13730,"simu_top soc cpu DifftestTrapEvent clock",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13852,"simu_top soc cpu DifftestTrapEvent coreid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBit(c+262,"simu_top soc cpu DifftestTrapEvent valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+10037,"simu_top soc cpu DifftestTrapEvent code",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declQuad(c+10031,"simu_top soc cpu DifftestTrapEvent pc",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declQuad(c+264,"simu_top soc cpu DifftestTrapEvent cycleCnt",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declQuad(c+266,"simu_top soc cpu DifftestTrapEvent instrCnt",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declBit(c+13730,"simu_top soc cpu DifftestStoreEvent clock",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13852,"simu_top soc cpu DifftestStoreEvent coreid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBus(c+13852,"simu_top soc cpu DifftestStoreEvent index",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBus(c+246,"simu_top soc cpu DifftestStoreEvent valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declQuad(c+10038,"simu_top soc cpu DifftestStoreEvent storePAddr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declQuad(c+10040,"simu_top soc cpu DifftestStoreEvent storeVAddr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declQuad(c+10042,"simu_top soc cpu DifftestStoreEvent storeData",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declBit(c+13730,"simu_top soc cpu DifftestLoadEvent clock",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13852,"simu_top soc cpu DifftestLoadEvent coreid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBus(c+13852,"simu_top soc cpu DifftestLoadEvent index",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBus(c+243,"simu_top soc cpu DifftestLoadEvent valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declQuad(c+10044,"simu_top soc cpu DifftestLoadEvent paddr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declQuad(c+10046,"simu_top soc cpu DifftestLoadEvent vaddr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declBit(c+13730,"simu_top soc cpu DifftestCSRRegState clock",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13852,"simu_top soc cpu DifftestCSRRegState coreid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declQuad(c+10048,"simu_top soc cpu DifftestCSRRegState crmd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declQuad(c+10050,"simu_top soc cpu DifftestCSRRegState prmd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declQuad(c+13853,"simu_top soc cpu DifftestCSRRegState euen",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declQuad(c+10052,"simu_top soc cpu DifftestCSRRegState ecfg",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declQuad(c+10054,"simu_top soc cpu DifftestCSRRegState estat",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declQuad(c+10056,"simu_top soc cpu DifftestCSRRegState era",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declQuad(c+10058,"simu_top soc cpu DifftestCSRRegState badv",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declQuad(c+10060,"simu_top soc cpu DifftestCSRRegState eentry",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declQuad(c+10062,"simu_top soc cpu DifftestCSRRegState tlbidx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declQuad(c+10064,"simu_top soc cpu DifftestCSRRegState tlbehi",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declQuad(c+10066,"simu_top soc cpu DifftestCSRRegState tlbelo0",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declQuad(c+10068,"simu_top soc cpu DifftestCSRRegState tlbelo1",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declQuad(c+10070,"simu_top soc cpu DifftestCSRRegState asid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declQuad(c+10072,"simu_top soc cpu DifftestCSRRegState pgdl",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declQuad(c+10074,"simu_top soc cpu DifftestCSRRegState pgdh",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declQuad(c+10076,"simu_top soc cpu DifftestCSRRegState save0",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declQuad(c+10078,"simu_top soc cpu DifftestCSRRegState save1",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declQuad(c+10080,"simu_top soc cpu DifftestCSRRegState save2",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declQuad(c+10082,"simu_top soc cpu DifftestCSRRegState save3",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declQuad(c+10084,"simu_top soc cpu DifftestCSRRegState tid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declQuad(c+10086,"simu_top soc cpu DifftestCSRRegState tcfg",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declQuad(c+10088,"simu_top soc cpu DifftestCSRRegState tval",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declQuad(c+10090,"simu_top soc cpu DifftestCSRRegState ticlr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declQuad(c+10092,"simu_top soc cpu DifftestCSRRegState llbctl",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declQuad(c+10094,"simu_top soc cpu DifftestCSRRegState tlbrentry",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declQuad(c+10096,"simu_top soc cpu DifftestCSRRegState dmw0",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declQuad(c+10098,"simu_top soc cpu DifftestCSRRegState dmw1",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declBit(c+13730,"simu_top soc cpu DifftestGRegState clock",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13852,"simu_top soc cpu DifftestGRegState coreid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declQuad(c+13853,"simu_top soc cpu DifftestGRegState gpr_0",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declQuad(c+10100,"simu_top soc cpu DifftestGRegState gpr_1",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declQuad(c+10102,"simu_top soc cpu DifftestGRegState gpr_2",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declQuad(c+10104,"simu_top soc cpu DifftestGRegState gpr_3",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declQuad(c+10106,"simu_top soc cpu DifftestGRegState gpr_4",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declQuad(c+10108,"simu_top soc cpu DifftestGRegState gpr_5",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declQuad(c+10110,"simu_top soc cpu DifftestGRegState gpr_6",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declQuad(c+10112,"simu_top soc cpu DifftestGRegState gpr_7",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declQuad(c+10114,"simu_top soc cpu DifftestGRegState gpr_8",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declQuad(c+10116,"simu_top soc cpu DifftestGRegState gpr_9",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declQuad(c+10118,"simu_top soc cpu DifftestGRegState gpr_10",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declQuad(c+10120,"simu_top soc cpu DifftestGRegState gpr_11",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declQuad(c+10122,"simu_top soc cpu DifftestGRegState gpr_12",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declQuad(c+10124,"simu_top soc cpu DifftestGRegState gpr_13",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declQuad(c+10126,"simu_top soc cpu DifftestGRegState gpr_14",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declQuad(c+10128,"simu_top soc cpu DifftestGRegState gpr_15",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declQuad(c+10130,"simu_top soc cpu DifftestGRegState gpr_16",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declQuad(c+10132,"simu_top soc cpu DifftestGRegState gpr_17",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declQuad(c+10134,"simu_top soc cpu DifftestGRegState gpr_18",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declQuad(c+10136,"simu_top soc cpu DifftestGRegState gpr_19",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declQuad(c+10138,"simu_top soc cpu DifftestGRegState gpr_20",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declQuad(c+10140,"simu_top soc cpu DifftestGRegState gpr_21",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declQuad(c+10142,"simu_top soc cpu DifftestGRegState gpr_22",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declQuad(c+10144,"simu_top soc cpu DifftestGRegState gpr_23",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declQuad(c+10146,"simu_top soc cpu DifftestGRegState gpr_24",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declQuad(c+10148,"simu_top soc cpu DifftestGRegState gpr_25",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declQuad(c+10150,"simu_top soc cpu DifftestGRegState gpr_26",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declQuad(c+10152,"simu_top soc cpu DifftestGRegState gpr_27",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declQuad(c+10154,"simu_top soc cpu DifftestGRegState gpr_28",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declQuad(c+10156,"simu_top soc cpu DifftestGRegState gpr_29",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declQuad(c+10158,"simu_top soc cpu DifftestGRegState gpr_30",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declQuad(c+10160,"simu_top soc cpu DifftestGRegState gpr_31",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declBus(c+13778,"simu_top soc delay BUS_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+13778,"simu_top soc delay DATA_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+13778,"simu_top soc delay CPU_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+13732,"simu_top soc delay enable_delay",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13733,"simu_top soc delay random_seed",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 22,0);
    tracep->declBus(c+23,"simu_top soc delay s_araddr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+13780,"simu_top soc delay s_arburst",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13782,"simu_top soc delay s_arcache",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+22,"simu_top soc delay s_arid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+24,"simu_top soc delay s_arlen",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13781,"simu_top soc delay s_arlock",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13783,"simu_top soc delay s_arprot",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBit(c+34,"simu_top soc delay s_arready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+25,"simu_top soc delay s_arsize",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBit(c+13069,"simu_top soc delay s_arvalid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+11,"simu_top soc delay s_awaddr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+13780,"simu_top soc delay s_awburst",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13782,"simu_top soc delay s_awcache",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13779,"simu_top soc delay s_awid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+12,"simu_top soc delay s_awlen",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13781,"simu_top soc delay s_awlock",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13783,"simu_top soc delay s_awprot",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBit(c+31,"simu_top soc delay s_awready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13,"simu_top soc delay s_awsize",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBit(c+13066,"simu_top soc delay s_awvalid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+19,"simu_top soc delay s_bid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+13068,"simu_top soc delay s_bready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+20,"simu_top soc delay s_bresp",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+33,"simu_top soc delay s_bvalid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13730,"simu_top soc delay aclk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13731,"simu_top soc delay aresetn",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13064,"simu_top soc delay s_rdata",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+27,"simu_top soc delay s_rid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+29,"simu_top soc delay s_rlast",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13070,"simu_top soc delay s_rready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+28,"simu_top soc delay s_rresp",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+35,"simu_top soc delay s_rvalid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+15,"simu_top soc delay s_wdata",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+13779,"simu_top soc delay s_wid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+17,"simu_top soc delay s_wlast",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+32,"simu_top soc delay s_wready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+16,"simu_top soc delay s_wstrb",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+13067,"simu_top soc delay s_wvalid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+23,"simu_top soc delay m_araddr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+13780,"simu_top soc delay m_arburst",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13782,"simu_top soc delay m_arcache",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+22,"simu_top soc delay m_arid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+24,"simu_top soc delay m_arlen",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13781,"simu_top soc delay m_arlock",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13783,"simu_top soc delay m_arprot",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBit(c+13063,"simu_top soc delay m_arready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+25,"simu_top soc delay m_arsize",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBit(c+26,"simu_top soc delay m_arvalid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+11,"simu_top soc delay m_awaddr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+13780,"simu_top soc delay m_awburst",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13782,"simu_top soc delay m_awcache",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13779,"simu_top soc delay m_awid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+12,"simu_top soc delay m_awlen",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13781,"simu_top soc delay m_awlock",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13783,"simu_top soc delay m_awprot",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBit(c+13764,"simu_top soc delay m_awready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13,"simu_top soc delay m_awsize",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBit(c+14,"simu_top soc delay m_awvalid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+19,"simu_top soc delay m_bid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+21,"simu_top soc delay m_bready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+20,"simu_top soc delay m_bresp",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+13062,"simu_top soc delay m_bvalid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13064,"simu_top soc delay m_rdata",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+27,"simu_top soc delay m_rid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+29,"simu_top soc delay m_rlast",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+30,"simu_top soc delay m_rready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+28,"simu_top soc delay m_rresp",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+13065,"simu_top soc delay m_rvalid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+15,"simu_top soc delay m_wdata",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+13779,"simu_top soc delay m_wid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+17,"simu_top soc delay m_wlast",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13765,"simu_top soc delay m_wready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+16,"simu_top soc delay m_wstrb",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+18,"simu_top soc delay m_wvalid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10162,"simu_top soc delay mask_ar",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10163,"simu_top soc delay mask_ar_disable",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+13022,"simu_top soc delay mask_ar_ok",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10164,"simu_top soc delay mask_ar_raw",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10165,"simu_top soc delay mask_aw",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10166,"simu_top soc delay mask_aw_disable",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+13023,"simu_top soc delay mask_aw_ok",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10167,"simu_top soc delay mask_aw_raw",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10168,"simu_top soc delay mask_b",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10168,"simu_top soc delay mask_b_raw",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10169,"simu_top soc delay mask_no_delay",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+10170,"simu_top soc delay mask_r",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10170,"simu_top soc delay mask_r_raw",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+10171,"simu_top soc delay mask_random",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 22,0);
    tracep->declBus(c+10172,"simu_top soc delay mask_random_next",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 22,0);
    tracep->declBit(c+13766,"simu_top soc delay mask_reset",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10173,"simu_top soc delay mask_short_delay",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+10174,"simu_top soc delay mask_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10175,"simu_top soc delay mask_w_disable",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+13024,"simu_top soc delay mask_w_ok",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10176,"simu_top soc delay mask_w_raw",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13784,"simu_top soc AXI_SLAVE_MUX spi_boot",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13730,"simu_top soc AXI_SLAVE_MUX axi_s_aclk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13731,"simu_top soc AXI_SLAVE_MUX axi_s_aresetn",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13779,"simu_top soc AXI_SLAVE_MUX axi_s_awid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+11,"simu_top soc AXI_SLAVE_MUX axi_s_awaddr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+12,"simu_top soc AXI_SLAVE_MUX axi_s_awlen",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13,"simu_top soc AXI_SLAVE_MUX axi_s_awsize",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBus(c+13780,"simu_top soc AXI_SLAVE_MUX axi_s_awburst",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13781,"simu_top soc AXI_SLAVE_MUX axi_s_awlock",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13782,"simu_top soc AXI_SLAVE_MUX axi_s_awcache",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13783,"simu_top soc AXI_SLAVE_MUX axi_s_awprot",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBit(c+13066,"simu_top soc AXI_SLAVE_MUX axi_s_awvalid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+31,"simu_top soc AXI_SLAVE_MUX axi_s_awready",-1,FST_VD_OUTPUT,FST_VT_SV_BIT, false,-1);
    tracep->declBus(c+13779,"simu_top soc AXI_SLAVE_MUX axi_s_wid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+15,"simu_top soc AXI_SLAVE_MUX axi_s_wdata",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+16,"simu_top soc AXI_SLAVE_MUX axi_s_wstrb",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+17,"simu_top soc AXI_SLAVE_MUX axi_s_wlast",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13067,"simu_top soc AXI_SLAVE_MUX axi_s_wvalid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+32,"simu_top soc AXI_SLAVE_MUX axi_s_wready",-1,FST_VD_OUTPUT,FST_VT_SV_BIT, false,-1);
    tracep->declBus(c+19,"simu_top soc AXI_SLAVE_MUX axi_s_bid",-1,FST_VD_OUTPUT,FST_VT_SV_LOGIC, false,-1, 3,0);
    tracep->declBus(c+20,"simu_top soc AXI_SLAVE_MUX axi_s_bresp",-1,FST_VD_OUTPUT,FST_VT_SV_LOGIC, false,-1, 1,0);
    tracep->declBit(c+33,"simu_top soc AXI_SLAVE_MUX axi_s_bvalid",-1,FST_VD_OUTPUT,FST_VT_SV_BIT, false,-1);
    tracep->declBit(c+13068,"simu_top soc AXI_SLAVE_MUX axi_s_bready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+22,"simu_top soc AXI_SLAVE_MUX axi_s_arid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+23,"simu_top soc AXI_SLAVE_MUX axi_s_araddr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+24,"simu_top soc AXI_SLAVE_MUX axi_s_arlen",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+25,"simu_top soc AXI_SLAVE_MUX axi_s_arsize",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBus(c+13780,"simu_top soc AXI_SLAVE_MUX axi_s_arburst",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13781,"simu_top soc AXI_SLAVE_MUX axi_s_arlock",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13782,"simu_top soc AXI_SLAVE_MUX axi_s_arcache",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13783,"simu_top soc AXI_SLAVE_MUX axi_s_arprot",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBit(c+13069,"simu_top soc AXI_SLAVE_MUX axi_s_arvalid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+34,"simu_top soc AXI_SLAVE_MUX axi_s_arready",-1,FST_VD_OUTPUT,FST_VT_SV_BIT, false,-1);
    tracep->declBus(c+27,"simu_top soc AXI_SLAVE_MUX axi_s_rid",-1,FST_VD_OUTPUT,FST_VT_SV_LOGIC, false,-1, 3,0);
    tracep->declBus(c+13064,"simu_top soc AXI_SLAVE_MUX axi_s_rdata",-1,FST_VD_OUTPUT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+28,"simu_top soc AXI_SLAVE_MUX axi_s_rresp",-1,FST_VD_OUTPUT,FST_VT_SV_LOGIC, false,-1, 1,0);
    tracep->declBit(c+29,"simu_top soc AXI_SLAVE_MUX axi_s_rlast",-1,FST_VD_OUTPUT,FST_VT_SV_BIT, false,-1);
    tracep->declBit(c+35,"simu_top soc AXI_SLAVE_MUX axi_s_rvalid",-1,FST_VD_OUTPUT,FST_VT_SV_BIT, false,-1);
    tracep->declBit(c+13070,"simu_top soc AXI_SLAVE_MUX axi_s_rready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13779,"simu_top soc AXI_SLAVE_MUX s0_awid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+11,"simu_top soc AXI_SLAVE_MUX s0_awaddr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+12,"simu_top soc AXI_SLAVE_MUX s0_awlen",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13,"simu_top soc AXI_SLAVE_MUX s0_awsize",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBus(c+13780,"simu_top soc AXI_SLAVE_MUX s0_awburst",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13781,"simu_top soc AXI_SLAVE_MUX s0_awlock",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13782,"simu_top soc AXI_SLAVE_MUX s0_awcache",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13783,"simu_top soc AXI_SLAVE_MUX s0_awprot",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBit(c+13071,"simu_top soc AXI_SLAVE_MUX s0_awvalid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+36,"simu_top soc AXI_SLAVE_MUX s0_awready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13779,"simu_top soc AXI_SLAVE_MUX s0_wid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+15,"simu_top soc AXI_SLAVE_MUX s0_wdata",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+16,"simu_top soc AXI_SLAVE_MUX s0_wstrb",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+17,"simu_top soc AXI_SLAVE_MUX s0_wlast",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13072,"simu_top soc AXI_SLAVE_MUX s0_wvalid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+37,"simu_top soc AXI_SLAVE_MUX s0_wready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+38,"simu_top soc AXI_SLAVE_MUX s0_bid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13781,"simu_top soc AXI_SLAVE_MUX s0_bresp",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+39,"simu_top soc AXI_SLAVE_MUX s0_bvalid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13073,"simu_top soc AXI_SLAVE_MUX s0_bready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+22,"simu_top soc AXI_SLAVE_MUX s0_arid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+23,"simu_top soc AXI_SLAVE_MUX s0_araddr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+24,"simu_top soc AXI_SLAVE_MUX s0_arlen",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+25,"simu_top soc AXI_SLAVE_MUX s0_arsize",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBus(c+13780,"simu_top soc AXI_SLAVE_MUX s0_arburst",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13781,"simu_top soc AXI_SLAVE_MUX s0_arlock",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13782,"simu_top soc AXI_SLAVE_MUX s0_arcache",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13783,"simu_top soc AXI_SLAVE_MUX s0_arprot",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBit(c+13074,"simu_top soc AXI_SLAVE_MUX s0_arvalid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+40,"simu_top soc AXI_SLAVE_MUX s0_arready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+41,"simu_top soc AXI_SLAVE_MUX s0_rid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13736,"simu_top soc AXI_SLAVE_MUX s0_rdata",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+13781,"simu_top soc AXI_SLAVE_MUX s0_rresp",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+42,"simu_top soc AXI_SLAVE_MUX s0_rlast",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+43,"simu_top soc AXI_SLAVE_MUX s0_rvalid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13075,"simu_top soc AXI_SLAVE_MUX s0_rready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13779,"simu_top soc AXI_SLAVE_MUX s1_awid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+11,"simu_top soc AXI_SLAVE_MUX s1_awaddr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+12,"simu_top soc AXI_SLAVE_MUX s1_awlen",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13,"simu_top soc AXI_SLAVE_MUX s1_awsize",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBus(c+13780,"simu_top soc AXI_SLAVE_MUX s1_awburst",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13781,"simu_top soc AXI_SLAVE_MUX s1_awlock",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13782,"simu_top soc AXI_SLAVE_MUX s1_awcache",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13783,"simu_top soc AXI_SLAVE_MUX s1_awprot",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBit(c+13680,"simu_top soc AXI_SLAVE_MUX s1_awvalid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13784,"simu_top soc AXI_SLAVE_MUX s1_awready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13779,"simu_top soc AXI_SLAVE_MUX s1_wid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+15,"simu_top soc AXI_SLAVE_MUX s1_wdata",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+16,"simu_top soc AXI_SLAVE_MUX s1_wstrb",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+17,"simu_top soc AXI_SLAVE_MUX s1_wlast",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13681,"simu_top soc AXI_SLAVE_MUX s1_wvalid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13784,"simu_top soc AXI_SLAVE_MUX s1_wready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13855,"simu_top soc AXI_SLAVE_MUX s1_bid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13856,"simu_top soc AXI_SLAVE_MUX s1_bresp",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+13784,"simu_top soc AXI_SLAVE_MUX s1_bvalid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13682,"simu_top soc AXI_SLAVE_MUX s1_bready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+22,"simu_top soc AXI_SLAVE_MUX s1_arid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+23,"simu_top soc AXI_SLAVE_MUX s1_araddr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+24,"simu_top soc AXI_SLAVE_MUX s1_arlen",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+25,"simu_top soc AXI_SLAVE_MUX s1_arsize",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBus(c+13780,"simu_top soc AXI_SLAVE_MUX s1_arburst",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13781,"simu_top soc AXI_SLAVE_MUX s1_arlock",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13782,"simu_top soc AXI_SLAVE_MUX s1_arcache",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13783,"simu_top soc AXI_SLAVE_MUX s1_arprot",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBit(c+13683,"simu_top soc AXI_SLAVE_MUX s1_arvalid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13784,"simu_top soc AXI_SLAVE_MUX s1_arready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13857,"simu_top soc AXI_SLAVE_MUX s1_rid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13858,"simu_top soc AXI_SLAVE_MUX s1_rdata",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+13859,"simu_top soc AXI_SLAVE_MUX s1_rresp",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+13860,"simu_top soc AXI_SLAVE_MUX s1_rlast",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13784,"simu_top soc AXI_SLAVE_MUX s1_rvalid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13684,"simu_top soc AXI_SLAVE_MUX s1_rready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13779,"simu_top soc AXI_SLAVE_MUX s2_awid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+11,"simu_top soc AXI_SLAVE_MUX s2_awaddr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+12,"simu_top soc AXI_SLAVE_MUX s2_awlen",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13,"simu_top soc AXI_SLAVE_MUX s2_awsize",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBus(c+13780,"simu_top soc AXI_SLAVE_MUX s2_awburst",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13781,"simu_top soc AXI_SLAVE_MUX s2_awlock",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13782,"simu_top soc AXI_SLAVE_MUX s2_awcache",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13783,"simu_top soc AXI_SLAVE_MUX s2_awprot",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBit(c+13081,"simu_top soc AXI_SLAVE_MUX s2_awvalid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+53,"simu_top soc AXI_SLAVE_MUX s2_awready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13779,"simu_top soc AXI_SLAVE_MUX s2_wid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+15,"simu_top soc AXI_SLAVE_MUX s2_wdata",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+16,"simu_top soc AXI_SLAVE_MUX s2_wstrb",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+17,"simu_top soc AXI_SLAVE_MUX s2_wlast",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13082,"simu_top soc AXI_SLAVE_MUX s2_wvalid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+54,"simu_top soc AXI_SLAVE_MUX s2_wready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+55,"simu_top soc AXI_SLAVE_MUX s2_bid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13781,"simu_top soc AXI_SLAVE_MUX s2_bresp",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+56,"simu_top soc AXI_SLAVE_MUX s2_bvalid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13083,"simu_top soc AXI_SLAVE_MUX s2_bready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+22,"simu_top soc AXI_SLAVE_MUX s2_arid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+23,"simu_top soc AXI_SLAVE_MUX s2_araddr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+24,"simu_top soc AXI_SLAVE_MUX s2_arlen",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+25,"simu_top soc AXI_SLAVE_MUX s2_arsize",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBus(c+13780,"simu_top soc AXI_SLAVE_MUX s2_arburst",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13781,"simu_top soc AXI_SLAVE_MUX s2_arlock",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13782,"simu_top soc AXI_SLAVE_MUX s2_arcache",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13783,"simu_top soc AXI_SLAVE_MUX s2_arprot",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBit(c+13084,"simu_top soc AXI_SLAVE_MUX s2_arvalid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+57,"simu_top soc AXI_SLAVE_MUX s2_arready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+58,"simu_top soc AXI_SLAVE_MUX s2_rid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+59,"simu_top soc AXI_SLAVE_MUX s2_rdata",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+13781,"simu_top soc AXI_SLAVE_MUX s2_rresp",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+60,"simu_top soc AXI_SLAVE_MUX s2_rlast",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+61,"simu_top soc AXI_SLAVE_MUX s2_rvalid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13085,"simu_top soc AXI_SLAVE_MUX s2_rready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13779,"simu_top soc AXI_SLAVE_MUX s3_awid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+11,"simu_top soc AXI_SLAVE_MUX s3_awaddr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+12,"simu_top soc AXI_SLAVE_MUX s3_awlen",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13,"simu_top soc AXI_SLAVE_MUX s3_awsize",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBus(c+13780,"simu_top soc AXI_SLAVE_MUX s3_awburst",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13781,"simu_top soc AXI_SLAVE_MUX s3_awlock",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13782,"simu_top soc AXI_SLAVE_MUX s3_awcache",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13783,"simu_top soc AXI_SLAVE_MUX s3_awprot",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBit(c+13076,"simu_top soc AXI_SLAVE_MUX s3_awvalid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+44,"simu_top soc AXI_SLAVE_MUX s3_awready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13779,"simu_top soc AXI_SLAVE_MUX s3_wid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+15,"simu_top soc AXI_SLAVE_MUX s3_wdata",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+16,"simu_top soc AXI_SLAVE_MUX s3_wstrb",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+17,"simu_top soc AXI_SLAVE_MUX s3_wlast",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13077,"simu_top soc AXI_SLAVE_MUX s3_wvalid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+45,"simu_top soc AXI_SLAVE_MUX s3_wready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+46,"simu_top soc AXI_SLAVE_MUX s3_bid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13781,"simu_top soc AXI_SLAVE_MUX s3_bresp",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+47,"simu_top soc AXI_SLAVE_MUX s3_bvalid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13078,"simu_top soc AXI_SLAVE_MUX s3_bready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+22,"simu_top soc AXI_SLAVE_MUX s3_arid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+23,"simu_top soc AXI_SLAVE_MUX s3_araddr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+24,"simu_top soc AXI_SLAVE_MUX s3_arlen",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+25,"simu_top soc AXI_SLAVE_MUX s3_arsize",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBus(c+13780,"simu_top soc AXI_SLAVE_MUX s3_arburst",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13781,"simu_top soc AXI_SLAVE_MUX s3_arlock",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13782,"simu_top soc AXI_SLAVE_MUX s3_arcache",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13783,"simu_top soc AXI_SLAVE_MUX s3_arprot",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBit(c+13079,"simu_top soc AXI_SLAVE_MUX s3_arvalid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+48,"simu_top soc AXI_SLAVE_MUX s3_arready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+49,"simu_top soc AXI_SLAVE_MUX s3_rid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+50,"simu_top soc AXI_SLAVE_MUX s3_rdata",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+13781,"simu_top soc AXI_SLAVE_MUX s3_rresp",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+51,"simu_top soc AXI_SLAVE_MUX s3_rlast",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+52,"simu_top soc AXI_SLAVE_MUX s3_rvalid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13080,"simu_top soc AXI_SLAVE_MUX s3_rready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13779,"simu_top soc AXI_SLAVE_MUX s4_awid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+11,"simu_top soc AXI_SLAVE_MUX s4_awaddr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+12,"simu_top soc AXI_SLAVE_MUX s4_awlen",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13,"simu_top soc AXI_SLAVE_MUX s4_awsize",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBus(c+13780,"simu_top soc AXI_SLAVE_MUX s4_awburst",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13781,"simu_top soc AXI_SLAVE_MUX s4_awlock",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13782,"simu_top soc AXI_SLAVE_MUX s4_awcache",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13783,"simu_top soc AXI_SLAVE_MUX s4_awprot",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBit(c+13685,"simu_top soc AXI_SLAVE_MUX s4_awvalid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13784,"simu_top soc AXI_SLAVE_MUX s4_awready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13779,"simu_top soc AXI_SLAVE_MUX s4_wid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+15,"simu_top soc AXI_SLAVE_MUX s4_wdata",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+16,"simu_top soc AXI_SLAVE_MUX s4_wstrb",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+17,"simu_top soc AXI_SLAVE_MUX s4_wlast",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13686,"simu_top soc AXI_SLAVE_MUX s4_wvalid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13784,"simu_top soc AXI_SLAVE_MUX s4_wready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13861,"simu_top soc AXI_SLAVE_MUX s4_bid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13862,"simu_top soc AXI_SLAVE_MUX s4_bresp",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+13784,"simu_top soc AXI_SLAVE_MUX s4_bvalid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13687,"simu_top soc AXI_SLAVE_MUX s4_bready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+22,"simu_top soc AXI_SLAVE_MUX s4_arid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+23,"simu_top soc AXI_SLAVE_MUX s4_araddr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+24,"simu_top soc AXI_SLAVE_MUX s4_arlen",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+25,"simu_top soc AXI_SLAVE_MUX s4_arsize",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBus(c+13780,"simu_top soc AXI_SLAVE_MUX s4_arburst",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13781,"simu_top soc AXI_SLAVE_MUX s4_arlock",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13782,"simu_top soc AXI_SLAVE_MUX s4_arcache",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13783,"simu_top soc AXI_SLAVE_MUX s4_arprot",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBit(c+13688,"simu_top soc AXI_SLAVE_MUX s4_arvalid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13784,"simu_top soc AXI_SLAVE_MUX s4_arready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13863,"simu_top soc AXI_SLAVE_MUX s4_rid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13864,"simu_top soc AXI_SLAVE_MUX s4_rdata",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+13865,"simu_top soc AXI_SLAVE_MUX s4_rresp",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+13866,"simu_top soc AXI_SLAVE_MUX s4_rlast",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13784,"simu_top soc AXI_SLAVE_MUX s4_rvalid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13689,"simu_top soc AXI_SLAVE_MUX s4_rready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13730,"simu_top soc AXI_SLAVE_MUX clk",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13731,"simu_top soc AXI_SLAVE_MUX rst_n",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+10177,"simu_top soc AXI_SLAVE_MUX wr_data_s_hit",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
    tracep->declBus(c+10178,"simu_top soc AXI_SLAVE_MUX rd_addr_hit",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBus(c+10179,"simu_top soc AXI_SLAVE_MUX wr_addr_hit",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBus(c+10180,"simu_top soc AXI_SLAVE_MUX wr_resp_s_hit",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
    tracep->declBus(c+10181,"simu_top soc AXI_SLAVE_MUX s_awready",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBus(c+10182,"simu_top soc AXI_SLAVE_MUX s_wready",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBus(c+10183,"simu_top soc AXI_SLAVE_MUX s_bvalid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBus(c+10184,"simu_top soc AXI_SLAVE_MUX s_arready",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBus(c+10185,"simu_top soc AXI_SLAVE_MUX s_rlast",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBus(c+10186,"simu_top soc AXI_SLAVE_MUX s_rvalid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
    {int i; for (i=0; i<5; i++) {
            tracep->declBus(c+10187+i*1,"simu_top soc AXI_SLAVE_MUX s_bid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 3,0);}}
    {int i; for (i=0; i<5; i++) {
            tracep->declBus(c+1+i*1,"simu_top soc AXI_SLAVE_MUX s_bresp",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 1,0);}}
    {int i; for (i=0; i<5; i++) {
            tracep->declBus(c+10192+i*1,"simu_top soc AXI_SLAVE_MUX s_rid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 3,0);}}
    {int i; for (i=0; i<5; i++) {
            tracep->declBus(c+13025+i*1,"simu_top soc AXI_SLAVE_MUX s_rdata",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 31,0);}}
    {int i; for (i=0; i<5; i++) {
            tracep->declBus(c+6+i*1,"simu_top soc AXI_SLAVE_MUX s_rresp",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 1,0);}}
    tracep->declBus(c+13690,"simu_top soc AXI_SLAVE_MUX s_awvalid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
    tracep->declBus(c+13691,"simu_top soc AXI_SLAVE_MUX s_wvalid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
    tracep->declBus(c+13692,"simu_top soc AXI_SLAVE_MUX s_bready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
    tracep->declBus(c+13693,"simu_top soc AXI_SLAVE_MUX s_arvalid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
    tracep->declBus(c+13694,"simu_top soc AXI_SLAVE_MUX s_rready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
    {int i; for (i=0; i<5; i++) {
            tracep->declBus(c+13867+i*1,"simu_top soc AXI_SLAVE_MUX BASE_ADDR",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 4,0);}}
    tracep->declBus(c+10197,"simu_top soc AXI_SLAVE_MUX wr_sel_group_0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBus(c+10198,"simu_top soc AXI_SLAVE_MUX wr_sel_group_1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBus(c+10199,"simu_top soc AXI_SLAVE_MUX bvalid_group_0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBus(c+10200,"simu_top soc AXI_SLAVE_MUX bvalid_group_1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBus(c+13872,"simu_top soc AXI_SLAVE_MUX rd_sel_group_0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBus(c+13873,"simu_top soc AXI_SLAVE_MUX rd_sel_group_1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBus(c+10201,"simu_top soc AXI_SLAVE_MUX rd_valid_group_0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBus(c+10202,"simu_top soc AXI_SLAVE_MUX rd_valid_group_1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBit(c+10203,"simu_top soc AXI_SLAVE_MUX wr_fifo_empty",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10204,"simu_top soc AXI_SLAVE_MUX wr_fifo_full",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10205,"simu_top soc AXI_SLAVE_MUX rd_fifo_empty",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10206,"simu_top soc AXI_SLAVE_MUX rd_fifo_full",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13695,"simu_top soc AXI_SLAVE_MUX wr_dir_ins",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13030,"simu_top soc AXI_SLAVE_MUX wr_dir_del",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+10207,"simu_top soc AXI_SLAVE_MUX wr_data_dir",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBus(c+10208,"simu_top soc AXI_SLAVE_MUX wr_addr_dir",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
    tracep->declBus(c+10209,"simu_top soc AXI_SLAVE_MUX wr_resp_pre_sel",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
    tracep->declBit(c+10210,"simu_top soc AXI_SLAVE_MUX wr_resp_prog",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+10211,"simu_top soc AXI_SLAVE_MUX wr_resp_sel_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
    tracep->declBus(c+10212,"simu_top soc AXI_SLAVE_MUX wr_resp_sel",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBus(c+13874,"simu_top soc AXI_SLAVE_MUX axi_s_awready_int",-1, FST_VD_IMPLICIT,FST_VT_VCD_INTEGER, false,-1, 31,0);
    tracep->declBus(c+13874,"simu_top soc AXI_SLAVE_MUX awvlid_int",-1, FST_VD_IMPLICIT,FST_VT_VCD_INTEGER, false,-1, 31,0);
    tracep->declBus(c+13874,"simu_top soc AXI_SLAVE_MUX resp_int",-1, FST_VD_IMPLICIT,FST_VT_VCD_INTEGER, false,-1, 31,0);
    tracep->declBus(c+13874,"simu_top soc AXI_SLAVE_MUX axi_s_resp_int",-1, FST_VD_IMPLICIT,FST_VT_VCD_INTEGER, false,-1, 31,0);
    tracep->declBus(c+10213,"simu_top soc AXI_SLAVE_MUX w_addr_dir_int",-1, FST_VD_IMPLICIT,FST_VT_VCD_INTEGER, false,-1, 31,0);
    tracep->declBus(c+13874,"simu_top soc AXI_SLAVE_MUX w_ad_int",-1, FST_VD_IMPLICIT,FST_VT_VCD_INTEGER, false,-1, 31,0);
    tracep->declBit(c+10214,"simu_top soc AXI_SLAVE_MUX wr_addr_hit_temp",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13874,"simu_top soc AXI_SLAVE_MUX axi_s_wready_int",-1, FST_VD_IMPLICIT,FST_VT_VCD_INTEGER, false,-1, 31,0);
    tracep->declBus(c+13874,"simu_top soc AXI_SLAVE_MUX wvalid_int",-1, FST_VD_IMPLICIT,FST_VT_VCD_INTEGER, false,-1, 31,0);
    tracep->declBus(c+10215,"simu_top soc AXI_SLAVE_MUX rd_data_sel",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBit(c+13696,"simu_top soc AXI_SLAVE_MUX rd_dir_ins",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13031,"simu_top soc AXI_SLAVE_MUX rd_dir_del",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+10215,"simu_top soc AXI_SLAVE_MUX rd_data_dir",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBus(c+10216,"simu_top soc AXI_SLAVE_MUX rd_addr_dir",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
    tracep->declBus(c+10217,"simu_top soc AXI_SLAVE_MUX rd_data_pre_sel",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
    tracep->declBus(c+13874,"simu_top soc AXI_SLAVE_MUX rd_arready_int",-1, FST_VD_IMPLICIT,FST_VT_VCD_INTEGER, false,-1, 31,0);
    tracep->declBus(c+13874,"simu_top soc AXI_SLAVE_MUX rd_arvalid_int",-1, FST_VD_IMPLICIT,FST_VT_VCD_INTEGER, false,-1, 31,0);
    tracep->declBus(c+13875,"simu_top soc AXI_SLAVE_MUX rd_addr_hit_int",-1, FST_VD_IMPLICIT,FST_VT_VCD_INTEGER, false,-1, 31,0);
    tracep->declBit(c+10218,"simu_top soc AXI_SLAVE_MUX rd_addr_hit_temp",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+10219,"simu_top soc AXI_SLAVE_MUX rd_addr_dir_int",-1, FST_VD_IMPLICIT,FST_VT_VCD_INTEGER, false,-1, 31,0);
    tracep->declBus(c+13874,"simu_top soc AXI_SLAVE_MUX axi_rd_data_int",-1, FST_VD_IMPLICIT,FST_VT_VCD_INTEGER, false,-1, 31,0);
    tracep->declBus(c+13876,"simu_top soc AXI_SLAVE_MUX wr_fifo FIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+13730,"simu_top soc AXI_SLAVE_MUX wr_fifo clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13731,"simu_top soc AXI_SLAVE_MUX wr_fifo rst_n",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10203,"simu_top soc AXI_SLAVE_MUX wr_fifo empty",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10204,"simu_top soc AXI_SLAVE_MUX wr_fifo full",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13695,"simu_top soc AXI_SLAVE_MUX wr_fifo shift_in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+10208,"simu_top soc AXI_SLAVE_MUX wr_fifo data_in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBit(c+13030,"simu_top soc AXI_SLAVE_MUX wr_fifo shift_out",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+10207,"simu_top soc AXI_SLAVE_MUX wr_fifo data_out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    {int i; for (i=0; i<2; i++) {
            tracep->declBus(c+10220+i*1,"simu_top soc AXI_SLAVE_MUX wr_fifo fifo_ram",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 2,0);}}
    tracep->declBus(c+10222,"simu_top soc AXI_SLAVE_MUX wr_fifo wr_ptr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
    tracep->declBus(c+10223,"simu_top soc AXI_SLAVE_MUX wr_fifo rd_ptr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
    tracep->declBus(c+10224,"simu_top soc AXI_SLAVE_MUX wr_fifo mem_wr_pos",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+10225,"simu_top soc AXI_SLAVE_MUX wr_fifo mem_rd_pos",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+10226,"simu_top soc AXI_SLAVE_MUX wr_fifo i",-1, FST_VD_IMPLICIT,FST_VT_VCD_INTEGER, false,-1, 31,0);
    tracep->declBus(c+13876,"simu_top soc AXI_SLAVE_MUX rd_fifo FIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+13730,"simu_top soc AXI_SLAVE_MUX rd_fifo clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13731,"simu_top soc AXI_SLAVE_MUX rd_fifo rst_n",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10205,"simu_top soc AXI_SLAVE_MUX rd_fifo empty",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10206,"simu_top soc AXI_SLAVE_MUX rd_fifo full",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13696,"simu_top soc AXI_SLAVE_MUX rd_fifo shift_in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+10216,"simu_top soc AXI_SLAVE_MUX rd_fifo data_in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBit(c+13031,"simu_top soc AXI_SLAVE_MUX rd_fifo shift_out",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+10215,"simu_top soc AXI_SLAVE_MUX rd_fifo data_out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    {int i; for (i=0; i<2; i++) {
            tracep->declBus(c+10227+i*1,"simu_top soc AXI_SLAVE_MUX rd_fifo fifo_ram",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 2,0);}}
    tracep->declBus(c+10229,"simu_top soc AXI_SLAVE_MUX rd_fifo wr_ptr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
    tracep->declBus(c+10230,"simu_top soc AXI_SLAVE_MUX rd_fifo rd_ptr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
    tracep->declBus(c+10231,"simu_top soc AXI_SLAVE_MUX rd_fifo mem_wr_pos",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+10232,"simu_top soc AXI_SLAVE_MUX rd_fifo mem_rd_pos",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+10233,"simu_top soc AXI_SLAVE_MUX rd_fifo i",-1, FST_VD_IMPLICIT,FST_VT_VCD_INTEGER, false,-1, 31,0);
    tracep->declBus(c+13877,"simu_top soc APB_DEV ADDR_APB",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+13878,"simu_top soc APB_DEV DATA_APB",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+13879,"simu_top soc APB_DEV L_ADDR",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+13878,"simu_top soc APB_DEV L_ID",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+13880,"simu_top soc APB_DEV L_DATA",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+13849,"simu_top soc APB_DEV L_MASK",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+13730,"simu_top soc APB_DEV clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13731,"simu_top soc APB_DEV rst_n",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13779,"simu_top soc APB_DEV axi_s_awid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+11,"simu_top soc APB_DEV axi_s_awaddr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+12,"simu_top soc APB_DEV axi_s_awlen",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13,"simu_top soc APB_DEV axi_s_awsize",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBus(c+13780,"simu_top soc APB_DEV axi_s_awburst",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13781,"simu_top soc APB_DEV axi_s_awlock",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13782,"simu_top soc APB_DEV axi_s_awcache",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13783,"simu_top soc APB_DEV axi_s_awprot",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBit(c+13081,"simu_top soc APB_DEV axi_s_awvalid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+53,"simu_top soc APB_DEV axi_s_awready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13779,"simu_top soc APB_DEV axi_s_wid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+15,"simu_top soc APB_DEV axi_s_wdata",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+16,"simu_top soc APB_DEV axi_s_wstrb",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+17,"simu_top soc APB_DEV axi_s_wlast",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13082,"simu_top soc APB_DEV axi_s_wvalid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+54,"simu_top soc APB_DEV axi_s_wready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+55,"simu_top soc APB_DEV axi_s_bid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13781,"simu_top soc APB_DEV axi_s_bresp",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+56,"simu_top soc APB_DEV axi_s_bvalid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13083,"simu_top soc APB_DEV axi_s_bready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+22,"simu_top soc APB_DEV axi_s_arid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+23,"simu_top soc APB_DEV axi_s_araddr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+24,"simu_top soc APB_DEV axi_s_arlen",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+25,"simu_top soc APB_DEV axi_s_arsize",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBus(c+13780,"simu_top soc APB_DEV axi_s_arburst",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13781,"simu_top soc APB_DEV axi_s_arlock",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13782,"simu_top soc APB_DEV axi_s_arcache",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13783,"simu_top soc APB_DEV axi_s_arprot",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBit(c+13084,"simu_top soc APB_DEV axi_s_arvalid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+57,"simu_top soc APB_DEV axi_s_arready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+58,"simu_top soc APB_DEV axi_s_rid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+59,"simu_top soc APB_DEV axi_s_rdata",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+13781,"simu_top soc APB_DEV axi_s_rresp",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+60,"simu_top soc APB_DEV axi_s_rlast",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+61,"simu_top soc APB_DEV axi_s_rvalid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13085,"simu_top soc APB_DEV axi_s_rready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10234,"simu_top soc APB_DEV apb_ready_dma",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13881,"simu_top soc APB_DEV apb_rw_dma",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13882,"simu_top soc APB_DEV apb_psel_dma",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13883,"simu_top soc APB_DEV apb_enab_dma",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13884,"simu_top soc APB_DEV apb_addr_dma",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 19,0);
    tracep->declBus(c+13885,"simu_top soc APB_DEV apb_wdata_dma",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+10235,"simu_top soc APB_DEV apb_rdata_dma",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+13886,"simu_top soc APB_DEV apb_valid_dma",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10236,"simu_top soc APB_DEV dma_grant",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10237,"simu_top soc APB_DEV dma_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13887,"simu_top soc APB_DEV dma_ack_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13754,"simu_top soc APB_DEV uart0_txd_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+69,"simu_top soc APB_DEV uart0_txd_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+70,"simu_top soc APB_DEV uart0_txd_oe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13753,"simu_top soc APB_DEV uart0_rxd_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+71,"simu_top soc APB_DEV uart0_rxd_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+72,"simu_top soc APB_DEV uart0_rxd_oe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+66,"simu_top soc APB_DEV uart0_rts_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+67,"simu_top soc APB_DEV uart0_dtr_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13784,"simu_top soc APB_DEV uart0_cts_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13784,"simu_top soc APB_DEV uart0_dsr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13784,"simu_top soc APB_DEV uart0_dcd_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13785,"simu_top soc APB_DEV uart0_ri_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+68,"simu_top soc APB_DEV uart0_int",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13781,"simu_top soc APB_DEV nand_type",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13782,"simu_top soc APB_DEV nand_rdy",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13782,"simu_top soc APB_DEV nand_ce",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+13784,"simu_top soc APB_DEV nand_cle",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13784,"simu_top soc APB_DEV nand_ale",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13784,"simu_top soc APB_DEV nand_rd",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13784,"simu_top soc APB_DEV nand_wr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13784,"simu_top soc APB_DEV nand_dat_oe",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13852,"simu_top soc APB_DEV nand_dat_i",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBus(c+13852,"simu_top soc APB_DEV nand_dat_o",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBit(c+13887,"simu_top soc APB_DEV nand_dma_ack_i",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10237,"simu_top soc APB_DEV nand_dma_req_o",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10238,"simu_top soc APB_DEV apb_ready_cpu",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10239,"simu_top soc APB_DEV apb_rw_cpu",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10240,"simu_top soc APB_DEV apb_psel_cpu",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10241,"simu_top soc APB_DEV apb_enab_cpu",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+10242,"simu_top soc APB_DEV apb_addr_cpu",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 19,0);
    tracep->declBus(c+10243,"simu_top soc APB_DEV apb_datai_cpu",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBus(c+10244,"simu_top soc APB_DEV apb_datao_cpu",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBit(c+13730,"simu_top soc APB_DEV apb_clk_cpu",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13731,"simu_top soc APB_DEV apb_reset_n_cpu",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10245,"simu_top soc APB_DEV apb_word_trans_cpu",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13697,"simu_top soc APB_DEV apb_valid_cpu",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+10246,"simu_top soc APB_DEV apb_high_24b_rd",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 23,0);
    tracep->declBus(c+10247,"simu_top soc APB_DEV apb_high_24b_wr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 23,0);
    tracep->declBit(c+13888,"simu_top soc APB_DEV apb_clk_dma",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13889,"simu_top soc APB_DEV apb_reset_n_dma",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10248,"simu_top soc APB_DEV apb_uart0_req",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10249,"simu_top soc APB_DEV apb_uart0_ack",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10250,"simu_top soc APB_DEV apb_uart0_rw",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10249,"simu_top soc APB_DEV apb_uart0_enab",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10251,"simu_top soc APB_DEV apb_uart0_psel",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+10252,"simu_top soc APB_DEV apb_uart0_addr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 19,0);
    tracep->declBus(c+10253,"simu_top soc APB_DEV apb_uart0_datai",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBus(c+10254,"simu_top soc APB_DEV apb_uart0_datao",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBit(c+10255,"simu_top soc APB_DEV apb_nand_req",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10256,"simu_top soc APB_DEV apb_nand_ack",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10250,"simu_top soc APB_DEV apb_nand_rw",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10256,"simu_top soc APB_DEV apb_nand_enab",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10257,"simu_top soc APB_DEV apb_nand_psel",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+10252,"simu_top soc APB_DEV apb_nand_addr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 19,0);
    tracep->declBus(c+10258,"simu_top soc APB_DEV apb_nand_datai",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+10259,"simu_top soc APB_DEV apb_nand_datao",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+13877,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu L_ADDR_APB",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+13730,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13731,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu rst_n",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13779,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu axi_s_awid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+11,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu axi_s_awaddr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+12,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu axi_s_awlen",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu axi_s_awsize",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBus(c+13780,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu axi_s_awburst",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13781,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu axi_s_awlock",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13782,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu axi_s_awcache",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13783,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu axi_s_awprot",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBit(c+13081,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu axi_s_awvalid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+53,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu axi_s_awready",-1,FST_VD_OUTPUT,FST_VT_SV_BIT, false,-1);
    tracep->declBus(c+13779,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu axi_s_wid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+15,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu axi_s_wdata",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+16,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu axi_s_wstrb",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+17,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu axi_s_wlast",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13082,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu axi_s_wvalid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+54,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu axi_s_wready",-1,FST_VD_OUTPUT,FST_VT_SV_BIT, false,-1);
    tracep->declBus(c+55,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu axi_s_bid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13781,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu axi_s_bresp",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+56,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu axi_s_bvalid",-1,FST_VD_OUTPUT,FST_VT_SV_BIT, false,-1);
    tracep->declBit(c+13083,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu axi_s_bready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+22,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu axi_s_arid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+23,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu axi_s_araddr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+24,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu axi_s_arlen",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+25,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu axi_s_arsize",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBus(c+13780,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu axi_s_arburst",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13781,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu axi_s_arlock",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13782,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu axi_s_arcache",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13783,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu axi_s_arprot",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBit(c+13084,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu axi_s_arvalid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+57,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu axi_s_arready",-1,FST_VD_OUTPUT,FST_VT_SV_BIT, false,-1);
    tracep->declBus(c+58,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu axi_s_rid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+59,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu axi_s_rdata",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+13781,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu axi_s_rresp",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+60,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu axi_s_rlast",-1,FST_VD_OUTPUT,FST_VT_SV_BIT, false,-1);
    tracep->declBit(c+61,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu axi_s_rvalid",-1,FST_VD_OUTPUT,FST_VT_SV_BIT, false,-1);
    tracep->declBit(c+13085,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu axi_s_rready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10245,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu apb_word_trans",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10260,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu cpu_grant",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13697,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu apb_valid_cpu",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+10246,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu apb_high_24b_rd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 23,0);
    tracep->declBus(c+10247,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu apb_high_24b_wr",-1,FST_VD_OUTPUT,FST_VT_SV_LOGIC, false,-1, 23,0);
    tracep->declBit(c+13730,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu apb_clk",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13731,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu apb_reset_n",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10240,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu reg_psel",-1,FST_VD_OUTPUT,FST_VT_SV_BIT, false,-1);
    tracep->declBit(c+10241,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu reg_enable",-1,FST_VD_OUTPUT,FST_VT_SV_BIT, false,-1);
    tracep->declBit(c+10239,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu reg_rw",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+10242,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu reg_addr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 19,0);
    tracep->declBus(c+10243,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu reg_datai",-1,FST_VD_OUTPUT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declBus(c+10244,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu reg_datao",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBit(c+10238,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu reg_ready_1",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13032,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu csr_rw_send_axi_rsp_done",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10261,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu reg_ready",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13779,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu CSR_RW_SM_IDLE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
    tracep->declBus(c+13890,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu CSR_RW_SM_GET_AXI_ADDR",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
    tracep->declBus(c+13891,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu CSR_RW_SM_SEND_AXI_RSP",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
    tracep->declBit(c+10262,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu axi_s_sel_rd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+10239,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu axi_s_sel_wr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+10263,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu csr_rw_sm",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
    tracep->declBus(c+13698,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu csr_rw_sm_nxt",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
    tracep->declBus(c+10242,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu axi_s_req_addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 19,0);
    tracep->declBus(c+55,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu axi_s_w_id",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
    tracep->declBus(c+58,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu axi_s_r_id",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
    tracep->declBus(c+10264,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu axi_s_rstrb",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
    tracep->declBus(c+10265,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu apb_s_wstrb",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
    tracep->declBus(c+10266,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu reg_datai_32",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+10267,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu reg_datao_32",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+10268,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu rd_count",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
    tracep->declBus(c+10269,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu apb_rd_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
    tracep->declBus(c+10270,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu apb_wr_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
    tracep->declBus(c+13877,"simu_top soc APB_DEV AA_apb_mux16 ADDR_APB",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+13878,"simu_top soc APB_DEV AA_apb_mux16 DATA_APB",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+13778,"simu_top soc APB_DEV AA_apb_mux16 DATA_APB_32",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+13730,"simu_top soc APB_DEV AA_apb_mux16 clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13731,"simu_top soc APB_DEV AA_apb_mux16 rst_n",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10234,"simu_top soc APB_DEV AA_apb_mux16 apb_ready_dma",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13881,"simu_top soc APB_DEV AA_apb_mux16 apb_rw_dma",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13882,"simu_top soc APB_DEV AA_apb_mux16 apb_psel_dma",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13883,"simu_top soc APB_DEV AA_apb_mux16 apb_enab_dma",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13884,"simu_top soc APB_DEV AA_apb_mux16 apb_addr_dma",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 19,0);
    tracep->declBus(c+13885,"simu_top soc APB_DEV AA_apb_mux16 apb_wdata_dma",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+10235,"simu_top soc APB_DEV AA_apb_mux16 apb_rdata_dma",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+10236,"simu_top soc APB_DEV AA_apb_mux16 dma_grant",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13886,"simu_top soc APB_DEV AA_apb_mux16 apb_valid_dma",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13697,"simu_top soc APB_DEV AA_apb_mux16 apb_valid_cpu",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10238,"simu_top soc APB_DEV AA_apb_mux16 apb_ack_cpu",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10239,"simu_top soc APB_DEV AA_apb_mux16 apb_rw_cpu",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10240,"simu_top soc APB_DEV AA_apb_mux16 apb_psel_cpu",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10241,"simu_top soc APB_DEV AA_apb_mux16 apb_enab_cpu",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+10242,"simu_top soc APB_DEV AA_apb_mux16 apb_addr_cpu",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 19,0);
    tracep->declBus(c+10243,"simu_top soc APB_DEV AA_apb_mux16 apb_datai_cpu",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBus(c+10244,"simu_top soc APB_DEV AA_apb_mux16 apb_datao_cpu",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBus(c+10246,"simu_top soc APB_DEV AA_apb_mux16 apb_high_24b_rd",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 23,0);
    tracep->declBus(c+10247,"simu_top soc APB_DEV AA_apb_mux16 apb_high_24b_wr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 23,0);
    tracep->declBit(c+10245,"simu_top soc APB_DEV AA_apb_mux16 apb_word_trans_cpu",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10248,"simu_top soc APB_DEV AA_apb_mux16 apb0_req",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10249,"simu_top soc APB_DEV AA_apb_mux16 apb0_ack",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10250,"simu_top soc APB_DEV AA_apb_mux16 apb0_rw",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10251,"simu_top soc APB_DEV AA_apb_mux16 apb0_psel",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10249,"simu_top soc APB_DEV AA_apb_mux16 apb0_enab",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+10252,"simu_top soc APB_DEV AA_apb_mux16 apb0_addr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 19,0);
    tracep->declBus(c+10253,"simu_top soc APB_DEV AA_apb_mux16 apb0_datai",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBus(c+10254,"simu_top soc APB_DEV AA_apb_mux16 apb0_datao",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBit(c+10255,"simu_top soc APB_DEV AA_apb_mux16 apb1_req",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10256,"simu_top soc APB_DEV AA_apb_mux16 apb1_ack",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10250,"simu_top soc APB_DEV AA_apb_mux16 apb1_rw",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10257,"simu_top soc APB_DEV AA_apb_mux16 apb1_psel",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10256,"simu_top soc APB_DEV AA_apb_mux16 apb1_enab",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+10252,"simu_top soc APB_DEV AA_apb_mux16 apb1_addr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 19,0);
    tracep->declBus(c+10258,"simu_top soc APB_DEV AA_apb_mux16 apb1_datai",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+10259,"simu_top soc APB_DEV AA_apb_mux16 apb1_datao",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+10271,"simu_top soc APB_DEV AA_apb_mux16 apb_ack",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10250,"simu_top soc APB_DEV AA_apb_mux16 apb_rw",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10272,"simu_top soc APB_DEV AA_apb_mux16 apb_psel",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10273,"simu_top soc APB_DEV AA_apb_mux16 apb_enab",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+10252,"simu_top soc APB_DEV AA_apb_mux16 apb_addr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 19,0);
    tracep->declBus(c+10253,"simu_top soc APB_DEV AA_apb_mux16 apb_datai",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBus(c+10274,"simu_top soc APB_DEV AA_apb_mux16 high_24b_wr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 23,0);
    tracep->declBus(c+10275,"simu_top soc APB_DEV AA_apb_mux16 high_24b_rd",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 23,0);
    tracep->declBus(c+10276,"simu_top soc APB_DEV AA_apb_mux16 apb_datao",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBit(c+13730,"simu_top soc APB_DEV AA_apb_mux16 arb_2_1 clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13731,"simu_top soc APB_DEV AA_apb_mux16 arb_2_1 rst_n",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13697,"simu_top soc APB_DEV AA_apb_mux16 arb_2_1 valid0",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13886,"simu_top soc APB_DEV AA_apb_mux16 arb_2_1 valid1",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10236,"simu_top soc APB_DEV AA_apb_mux16 arb_2_1 dma_grant",-1,FST_VD_OUTPUT,FST_VT_SV_BIT, false,-1);
    tracep->declBit(c+13730,"simu_top soc APB_DEV uart0 PCLK",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13731,"simu_top soc APB_DEV uart0 PRST_",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10251,"simu_top soc APB_DEV uart0 PSEL",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10249,"simu_top soc APB_DEV uart0 PENABLE",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10250,"simu_top soc APB_DEV uart0 PWRITE",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+10277,"simu_top soc APB_DEV uart0 PADDR",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBus(c+10253,"simu_top soc APB_DEV uart0 PWDATA",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBus(c+10254,"simu_top soc APB_DEV uart0 URT_PRDATA",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBit(c+68,"simu_top soc APB_DEV uart0 INT",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13784,"simu_top soc APB_DEV uart0 clk_carrier",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13754,"simu_top soc APB_DEV uart0 TXD_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+69,"simu_top soc APB_DEV uart0 TXD_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+70,"simu_top soc APB_DEV uart0 TXD_oe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13753,"simu_top soc APB_DEV uart0 RXD_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+71,"simu_top soc APB_DEV uart0 RXD_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+72,"simu_top soc APB_DEV uart0 RXD_oe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+66,"simu_top soc APB_DEV uart0 RTS",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13784,"simu_top soc APB_DEV uart0 CTS",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13784,"simu_top soc APB_DEV uart0 DSR",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13784,"simu_top soc APB_DEV uart0 DCD",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+67,"simu_top soc APB_DEV uart0 DTR",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13785,"simu_top soc APB_DEV uart0 RI",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13766,"simu_top soc APB_DEV uart0 prst",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10278,"simu_top soc APB_DEV uart0 we",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10279,"simu_top soc APB_DEV uart0 re",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10280,"simu_top soc APB_DEV uart0 rx_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10281,"simu_top soc APB_DEV uart0 tx2rx_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10282,"simu_top soc APB_DEV uart0 isomode",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13730,"simu_top soc APB_DEV uart0 regs clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13766,"simu_top soc APB_DEV uart0 regs rst",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13784,"simu_top soc APB_DEV uart0 regs clk_carrier",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+10283,"simu_top soc APB_DEV uart0 regs addr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBus(c+10253,"simu_top soc APB_DEV uart0 regs dat_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBus(c+10254,"simu_top soc APB_DEV uart0 regs dat_o",-1,FST_VD_OUTPUT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declBit(c+10278,"simu_top soc APB_DEV uart0 regs we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10279,"simu_top soc APB_DEV uart0 regs re",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+69,"simu_top soc APB_DEV uart0 regs stx_pad_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13753,"simu_top soc APB_DEV uart0 regs srx_pad_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13754,"simu_top soc APB_DEV uart0 regs TXD_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+71,"simu_top soc APB_DEV uart0 regs RXD_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13892,"simu_top soc APB_DEV uart0 regs modem_inputs",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+66,"simu_top soc APB_DEV uart0 regs rts_pad_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+67,"simu_top soc APB_DEV uart0 regs dtr_pad_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+68,"simu_top soc APB_DEV uart0 regs int_o",-1,FST_VD_OUTPUT,FST_VT_SV_BIT, false,-1);
    tracep->declBit(c+10282,"simu_top soc APB_DEV uart0 regs usart_mode",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10281,"simu_top soc APB_DEV uart0 regs tx2rx_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10280,"simu_top soc APB_DEV uart0 regs rx_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10284,"simu_top soc APB_DEV uart0 regs enable",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+10285,"simu_top soc APB_DEV uart0 regs srx_pad",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+10286,"simu_top soc APB_DEV uart0 regs ier",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
    tracep->declBus(c+10287,"simu_top soc APB_DEV uart0 regs iir",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
    tracep->declBus(c+10288,"simu_top soc APB_DEV uart0 regs fcr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
    tracep->declBus(c+10289,"simu_top soc APB_DEV uart0 regs mcr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
    tracep->declBit(c+10290,"simu_top soc APB_DEV uart0 regs infrared",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+10291,"simu_top soc APB_DEV uart0 regs rx_pol",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+10292,"simu_top soc APB_DEV uart0 regs lcr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declBus(c+10293,"simu_top soc APB_DEV uart0 regs msr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declBus(c+10294,"simu_top soc APB_DEV uart0 regs dl",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 23,0);
    tracep->declBit(c+10295,"simu_top soc APB_DEV uart0 regs start_dlc",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+10296,"simu_top soc APB_DEV uart0 regs lsr_mask_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+10297,"simu_top soc APB_DEV uart0 regs msi_reset",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+10298,"simu_top soc APB_DEV uart0 regs dlc",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+10299,"simu_top soc APB_DEV uart0 regs trigger_level",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
    tracep->declBit(c+10300,"simu_top soc APB_DEV uart0 regs rx_reset",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+10301,"simu_top soc APB_DEV uart0 regs tx_reset",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+10302,"simu_top soc APB_DEV uart0 regs dlab",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10303,"simu_top soc APB_DEV uart0 regs usart_rx_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10304,"simu_top soc APB_DEV uart0 regs usart_tx_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10305,"simu_top soc APB_DEV uart0 regs sclk_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+10306,"simu_top soc APB_DEV uart0 regs sclk_en_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+10307,"simu_top soc APB_DEV uart0 regs mode_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declBus(c+10308,"simu_top soc APB_DEV uart0 regs fi_di_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declBus(c+10309,"simu_top soc APB_DEV uart0 regs sclk_count",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declBus(c+10310,"simu_top soc APB_DEV uart0 regs repeat_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
    tracep->declBit(c+10311,"simu_top soc APB_DEV uart0 regs usart_normal",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10312,"simu_top soc APB_DEV uart0 regs usart_irda",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10313,"simu_top soc APB_DEV uart0 regs usart_t0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10314,"simu_top soc APB_DEV uart0 regs usart_t1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10315,"simu_top soc APB_DEV uart0 regs tx_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10316,"simu_top soc APB_DEV uart0 regs sclk_por",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13893,"simu_top soc APB_DEV uart0 regs cts_pad_i",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13894,"simu_top soc APB_DEV uart0 regs dsr_pad_i",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13895,"simu_top soc APB_DEV uart0 regs ri_pad_i",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13896,"simu_top soc APB_DEV uart0 regs dcd_pad_i",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10317,"simu_top soc APB_DEV uart0 regs loopback",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13897,"simu_top soc APB_DEV uart0 regs cts",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13898,"simu_top soc APB_DEV uart0 regs dsr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13899,"simu_top soc APB_DEV uart0 regs ri",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13900,"simu_top soc APB_DEV uart0 regs dcd",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10318,"simu_top soc APB_DEV uart0 regs cts_c",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10319,"simu_top soc APB_DEV uart0 regs dsr_c",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10320,"simu_top soc APB_DEV uart0 regs ri_c",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10321,"simu_top soc APB_DEV uart0 regs dcd_c",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+10322,"simu_top soc APB_DEV uart0 regs lsr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBit(c+10323,"simu_top soc APB_DEV uart0 regs lsr0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10324,"simu_top soc APB_DEV uart0 regs lsr1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10325,"simu_top soc APB_DEV uart0 regs lsr2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10326,"simu_top soc APB_DEV uart0 regs lsr3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10327,"simu_top soc APB_DEV uart0 regs lsr4",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10328,"simu_top soc APB_DEV uart0 regs lsr5",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10329,"simu_top soc APB_DEV uart0 regs lsr6",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10330,"simu_top soc APB_DEV uart0 regs lsr7",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10331,"simu_top soc APB_DEV uart0 regs lsr0r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+10332,"simu_top soc APB_DEV uart0 regs lsr1r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+10333,"simu_top soc APB_DEV uart0 regs lsr2r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+10334,"simu_top soc APB_DEV uart0 regs lsr3r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+10335,"simu_top soc APB_DEV uart0 regs lsr4r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+10336,"simu_top soc APB_DEV uart0 regs lsr5r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+10337,"simu_top soc APB_DEV uart0 regs lsr6r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+10338,"simu_top soc APB_DEV uart0 regs lsr7r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+10339,"simu_top soc APB_DEV uart0 regs lsr_mask",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10340,"simu_top soc APB_DEV uart0 regs rls_int",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10341,"simu_top soc APB_DEV uart0 regs rda_int",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10342,"simu_top soc APB_DEV uart0 regs ti_int",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10343,"simu_top soc APB_DEV uart0 regs thre_int",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10344,"simu_top soc APB_DEV uart0 regs ms_int",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10345,"simu_top soc APB_DEV uart0 regs tf_push",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10346,"simu_top soc APB_DEV uart0 regs rf_pop",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+10347,"simu_top soc APB_DEV uart0 regs rf_data_out",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 10,0);
    tracep->declBit(c+10348,"simu_top soc APB_DEV uart0 regs rf_error_bit",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+10349,"simu_top soc APB_DEV uart0 regs rf_count",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBus(c+10350,"simu_top soc APB_DEV uart0 regs tf_count",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBus(c+10351,"simu_top soc APB_DEV uart0 regs tstate",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBus(c+10352,"simu_top soc APB_DEV uart0 regs rstate",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+10353,"simu_top soc APB_DEV uart0 regs counter_t",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 9,0);
    tracep->declBit(c+10354,"simu_top soc APB_DEV uart0 regs thre_set_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+10355,"simu_top soc APB_DEV uart0 regs block_cnt",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declBus(c+10356,"simu_top soc APB_DEV uart0 regs block_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declBit(c+10357,"simu_top soc APB_DEV uart0 regs current_finish",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10358,"simu_top soc APB_DEV uart0 regs max_repeat_time",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10359,"simu_top soc APB_DEV uart0 regs serial_out",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13787,"simu_top soc APB_DEV uart0 regs serial_out_modulated",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13767,"simu_top soc APB_DEV uart0 regs rcv_pad_i",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10360,"simu_top soc APB_DEV uart0 regs serial_in",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10324,"simu_top soc APB_DEV uart0 regs rf_overrun",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10361,"simu_top soc APB_DEV uart0 regs rf_push_pulse",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10362,"simu_top soc APB_DEV uart0 regs lsr_mask_condition",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10363,"simu_top soc APB_DEV uart0 regs iir_read",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10364,"simu_top soc APB_DEV uart0 regs msr_read",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10365,"simu_top soc APB_DEV uart0 regs fifo_read",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10366,"simu_top soc APB_DEV uart0 regs fifo_write",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+10367,"simu_top soc APB_DEV uart0 regs delayed_modem_signals",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
    tracep->declBit(c+10368,"simu_top soc APB_DEV uart0 regs lsr0_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+10369,"simu_top soc APB_DEV uart0 regs lsr1_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+10370,"simu_top soc APB_DEV uart0 regs lsr2_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+10371,"simu_top soc APB_DEV uart0 regs lsr3_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+10372,"simu_top soc APB_DEV uart0 regs lsr4_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+10373,"simu_top soc APB_DEV uart0 regs lsr5_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+10374,"simu_top soc APB_DEV uart0 regs lsr6_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+10375,"simu_top soc APB_DEV uart0 regs lsr7_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+10376,"simu_top soc APB_DEV uart0 regs M_cnt",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
    tracep->declBus(c+10377,"simu_top soc APB_DEV uart0 regs M_next",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 8,0);
    tracep->declBit(c+10378,"simu_top soc APB_DEV uart0 regs M_toggle",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10379,"simu_top soc APB_DEV uart0 regs rls_int_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+10380,"simu_top soc APB_DEV uart0 regs thre_int_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+10381,"simu_top soc APB_DEV uart0 regs ms_int_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+10382,"simu_top soc APB_DEV uart0 regs ti_int_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+10383,"simu_top soc APB_DEV uart0 regs rda_int_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+10384,"simu_top soc APB_DEV uart0 regs rls_int_rise",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10385,"simu_top soc APB_DEV uart0 regs thre_int_rise",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10386,"simu_top soc APB_DEV uart0 regs ms_int_rise",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10387,"simu_top soc APB_DEV uart0 regs ti_int_rise",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10388,"simu_top soc APB_DEV uart0 regs rda_int_rise",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10389,"simu_top soc APB_DEV uart0 regs rls_int_pnd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+10390,"simu_top soc APB_DEV uart0 regs rda_int_pnd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+10391,"simu_top soc APB_DEV uart0 regs thre_int_pnd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+10392,"simu_top soc APB_DEV uart0 regs ms_int_pnd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+10393,"simu_top soc APB_DEV uart0 regs ti_int_pnd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+10394,"simu_top soc APB_DEV uart0 regs d1_fifo_read",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+13730,"simu_top soc APB_DEV uart0 regs transmitter clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13766,"simu_top soc APB_DEV uart0 regs transmitter wb_rst_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+10292,"simu_top soc APB_DEV uart0 regs transmitter lcr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBit(c+10345,"simu_top soc APB_DEV uart0 regs transmitter tf_push",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+10253,"simu_top soc APB_DEV uart0 regs transmitter wb_dat_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBit(c+10395,"simu_top soc APB_DEV uart0 regs transmitter enable",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10301,"simu_top soc APB_DEV uart0 regs transmitter tx_reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10339,"simu_top soc APB_DEV uart0 regs transmitter lsr_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10282,"simu_top soc APB_DEV uart0 regs transmitter usart_mode",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10313,"simu_top soc APB_DEV uart0 regs transmitter usart_t0",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13754,"simu_top soc APB_DEV uart0 regs transmitter srx_pad_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+10310,"simu_top soc APB_DEV uart0 regs transmitter repeat_time",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBit(c+10357,"simu_top soc APB_DEV uart0 regs transmitter current_finish",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10358,"simu_top soc APB_DEV uart0 regs transmitter max_repeat_time",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10281,"simu_top soc APB_DEV uart0 regs transmitter tx2rx_en",-1,FST_VD_OUTPUT,FST_VT_SV_BIT, false,-1);
    tracep->declBit(c+10359,"simu_top soc APB_DEV uart0 regs transmitter stx_pad_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+10351,"simu_top soc APB_DEV uart0 regs transmitter tstate",-1,FST_VD_OUTPUT,FST_VT_SV_LOGIC, false,-1, 2,0);
    tracep->declBus(c+10350,"simu_top soc APB_DEV uart0 regs transmitter tf_count",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBus(c+10396,"simu_top soc APB_DEV uart0 regs transmitter counter",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
    tracep->declBus(c+10397,"simu_top soc APB_DEV uart0 regs transmitter bit_counter",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
    tracep->declBus(c+10398,"simu_top soc APB_DEV uart0 regs transmitter shift_out",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 6,0);
    tracep->declBit(c+10399,"simu_top soc APB_DEV uart0 regs transmitter stx_o_tmp",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+10400,"simu_top soc APB_DEV uart0 regs transmitter parity_xor",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+10401,"simu_top soc APB_DEV uart0 regs transmitter tf_pop",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+10402,"simu_top soc APB_DEV uart0 regs transmitter bit_out",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+10403,"simu_top soc APB_DEV uart0 regs transmitter tx_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+10404,"simu_top soc APB_DEV uart0 regs transmitter error_time",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
    tracep->declBus(c+10253,"simu_top soc APB_DEV uart0 regs transmitter tf_data_in",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBus(c+10405,"simu_top soc APB_DEV uart0 regs transmitter tf_data_out",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBit(c+10406,"simu_top soc APB_DEV uart0 regs transmitter tf_overrun",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13783,"simu_top soc APB_DEV uart0 regs transmitter s_idle",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+13799,"simu_top soc APB_DEV uart0 regs transmitter s_send_start",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+13800,"simu_top soc APB_DEV uart0 regs transmitter s_send_byte",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+13834,"simu_top soc APB_DEV uart0 regs transmitter s_send_parity",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+13801,"simu_top soc APB_DEV uart0 regs transmitter s_send_stop",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+13835,"simu_top soc APB_DEV uart0 regs transmitter s_pop_byte",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+13836,"simu_top soc APB_DEV uart0 regs transmitter s_send_guard1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+10407,"simu_top soc APB_DEV uart0 regs transmitter tf_data_bak",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declBus(c+13878,"simu_top soc APB_DEV uart0 regs transmitter fifo_tx fifo_width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+13849,"simu_top soc APB_DEV uart0 regs transmitter fifo_tx fifo_depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+13901,"simu_top soc APB_DEV uart0 regs transmitter fifo_tx fifo_pointer_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+13902,"simu_top soc APB_DEV uart0 regs transmitter fifo_tx fifo_counter_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+13730,"simu_top soc APB_DEV uart0 regs transmitter fifo_tx clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13766,"simu_top soc APB_DEV uart0 regs transmitter fifo_tx wb_rst_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10345,"simu_top soc APB_DEV uart0 regs transmitter fifo_tx push",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10401,"simu_top soc APB_DEV uart0 regs transmitter fifo_tx pop",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+10253,"simu_top soc APB_DEV uart0 regs transmitter fifo_tx data_in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBit(c+10301,"simu_top soc APB_DEV uart0 regs transmitter fifo_tx fifo_reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10339,"simu_top soc APB_DEV uart0 regs transmitter fifo_tx reset_status",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+10405,"simu_top soc APB_DEV uart0 regs transmitter fifo_tx data_out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBit(c+10406,"simu_top soc APB_DEV uart0 regs transmitter fifo_tx overrun",-1,FST_VD_OUTPUT,FST_VT_SV_BIT, false,-1);
    tracep->declBus(c+10350,"simu_top soc APB_DEV uart0 regs transmitter fifo_tx count",-1,FST_VD_OUTPUT,FST_VT_SV_LOGIC, false,-1, 4,0);
    tracep->declBus(c+10408,"simu_top soc APB_DEV uart0 regs transmitter fifo_tx top",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
    tracep->declBus(c+10409,"simu_top soc APB_DEV uart0 regs transmitter fifo_tx bottom",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
    tracep->declBus(c+10410,"simu_top soc APB_DEV uart0 regs transmitter fifo_tx top_plus_1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13901,"simu_top soc APB_DEV uart0 regs transmitter fifo_tx tfifo addr_width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+13878,"simu_top soc APB_DEV uart0 regs transmitter fifo_tx tfifo data_width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+13849,"simu_top soc APB_DEV uart0 regs transmitter fifo_tx tfifo depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+13730,"simu_top soc APB_DEV uart0 regs transmitter fifo_tx tfifo clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10345,"simu_top soc APB_DEV uart0 regs transmitter fifo_tx tfifo we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+10408,"simu_top soc APB_DEV uart0 regs transmitter fifo_tx tfifo a",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+10409,"simu_top soc APB_DEV uart0 regs transmitter fifo_tx tfifo dpra",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+10253,"simu_top soc APB_DEV uart0 regs transmitter fifo_tx tfifo di",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBus(c+10405,"simu_top soc APB_DEV uart0 regs transmitter fifo_tx tfifo dpo",-1,FST_VD_OUTPUT,FST_VT_SV_LOGIC, false,-1, 7,0);
    {int i; for (i=0; i<16; i++) {
            tracep->declBus(c+10411+i*1,"simu_top soc APB_DEV uart0 regs transmitter fifo_tx tfifo ram",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 7,0);}}
    tracep->declBus(c+13903,"simu_top soc APB_DEV uart0 regs i_uart_sync_flops Tp",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+13903,"simu_top soc APB_DEV uart0 regs i_uart_sync_flops width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+13798,"simu_top soc APB_DEV uart0 regs i_uart_sync_flops init_value",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
    tracep->declBit(c+13766,"simu_top soc APB_DEV uart0 regs i_uart_sync_flops rst_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13730,"simu_top soc APB_DEV uart0 regs i_uart_sync_flops clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13784,"simu_top soc APB_DEV uart0 regs i_uart_sync_flops stage1_rst_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13787,"simu_top soc APB_DEV uart0 regs i_uart_sync_flops stage1_clk_en_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13767,"simu_top soc APB_DEV uart0 regs i_uart_sync_flops async_dat_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+10285,"simu_top soc APB_DEV uart0 regs i_uart_sync_flops sync_dat_o",-1,FST_VD_OUTPUT,FST_VT_SV_LOGIC, false,-1, 0,0);
    tracep->declBus(c+10427,"simu_top soc APB_DEV uart0 regs i_uart_sync_flops flop_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
    tracep->declBit(c+13730,"simu_top soc APB_DEV uart0 regs receiver clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13766,"simu_top soc APB_DEV uart0 regs receiver wb_rst_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+10292,"simu_top soc APB_DEV uart0 regs receiver lcr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBit(c+10346,"simu_top soc APB_DEV uart0 regs receiver rf_pop",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10360,"simu_top soc APB_DEV uart0 regs receiver srx_pad_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10428,"simu_top soc APB_DEV uart0 regs receiver enable",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10300,"simu_top soc APB_DEV uart0 regs receiver rx_reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10339,"simu_top soc APB_DEV uart0 regs receiver lsr_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+10353,"simu_top soc APB_DEV uart0 regs receiver counter_t",-1,FST_VD_OUTPUT,FST_VT_SV_LOGIC, false,-1, 9,0);
    tracep->declBus(c+10349,"simu_top soc APB_DEV uart0 regs receiver rf_count",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBus(c+10347,"simu_top soc APB_DEV uart0 regs receiver rf_data_out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 10,0);
    tracep->declBit(c+10324,"simu_top soc APB_DEV uart0 regs receiver rf_overrun",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10348,"simu_top soc APB_DEV uart0 regs receiver rf_error_bit",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+10352,"simu_top soc APB_DEV uart0 regs receiver rstate",-1,FST_VD_OUTPUT,FST_VT_SV_LOGIC, false,-1, 3,0);
    tracep->declBit(c+10361,"simu_top soc APB_DEV uart0 regs receiver rf_push_pulse",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+10429,"simu_top soc APB_DEV uart0 regs receiver rcounter16",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
    tracep->declBus(c+10430,"simu_top soc APB_DEV uart0 regs receiver rbit_counter",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
    tracep->declBus(c+10431,"simu_top soc APB_DEV uart0 regs receiver rshift",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declBit(c+10432,"simu_top soc APB_DEV uart0 regs receiver rparity",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+10433,"simu_top soc APB_DEV uart0 regs receiver rparity_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+10434,"simu_top soc APB_DEV uart0 regs receiver rframing_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+10435,"simu_top soc APB_DEV uart0 regs receiver rbit_in",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+10436,"simu_top soc APB_DEV uart0 regs receiver rparity_xor",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+10437,"simu_top soc APB_DEV uart0 regs receiver counter_b",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declBit(c+10438,"simu_top soc APB_DEV uart0 regs receiver rf_push_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+10439,"simu_top soc APB_DEV uart0 regs receiver rf_data_in",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 10,0);
    tracep->declBit(c+10440,"simu_top soc APB_DEV uart0 regs receiver rf_push",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+10441,"simu_top soc APB_DEV uart0 regs receiver break_error",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10442,"simu_top soc APB_DEV uart0 regs receiver rcounter16_eq_7",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10443,"simu_top soc APB_DEV uart0 regs receiver rcounter16_eq_0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10444,"simu_top soc APB_DEV uart0 regs receiver rcounter16_eq_1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+10445,"simu_top soc APB_DEV uart0 regs receiver rcounter16_minus_1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13782,"simu_top soc APB_DEV uart0 regs receiver sr_idle",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
    tracep->declBus(c+13779,"simu_top soc APB_DEV uart0 regs receiver sr_rec_start",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
    tracep->declBus(c+13890,"simu_top soc APB_DEV uart0 regs receiver sr_rec_bit",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
    tracep->declBus(c+13904,"simu_top soc APB_DEV uart0 regs receiver sr_rec_parity",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
    tracep->declBus(c+13905,"simu_top soc APB_DEV uart0 regs receiver sr_rec_stop",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
    tracep->declBus(c+13906,"simu_top soc APB_DEV uart0 regs receiver sr_check_parity",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
    tracep->declBus(c+13907,"simu_top soc APB_DEV uart0 regs receiver sr_rec_prepare",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
    tracep->declBus(c+13908,"simu_top soc APB_DEV uart0 regs receiver sr_end_bit",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
    tracep->declBus(c+13891,"simu_top soc APB_DEV uart0 regs receiver sr_ca_lc_parity",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
    tracep->declBus(c+13909,"simu_top soc APB_DEV uart0 regs receiver sr_wait1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
    tracep->declBus(c+13910,"simu_top soc APB_DEV uart0 regs receiver sr_push",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
    tracep->declBus(c+10446,"simu_top soc APB_DEV uart0 regs receiver toc_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 9,0);
    tracep->declBus(c+10447,"simu_top soc APB_DEV uart0 regs receiver brc_value",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBus(c+13911,"simu_top soc APB_DEV uart0 regs receiver fifo_rx fifo_width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+13849,"simu_top soc APB_DEV uart0 regs receiver fifo_rx fifo_depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+13901,"simu_top soc APB_DEV uart0 regs receiver fifo_rx fifo_pointer_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+13902,"simu_top soc APB_DEV uart0 regs receiver fifo_rx fifo_counter_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+13730,"simu_top soc APB_DEV uart0 regs receiver fifo_rx clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13766,"simu_top soc APB_DEV uart0 regs receiver fifo_rx wb_rst_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10361,"simu_top soc APB_DEV uart0 regs receiver fifo_rx push",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10346,"simu_top soc APB_DEV uart0 regs receiver fifo_rx pop",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+10439,"simu_top soc APB_DEV uart0 regs receiver fifo_rx data_in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 10,0);
    tracep->declBit(c+10300,"simu_top soc APB_DEV uart0 regs receiver fifo_rx fifo_reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10339,"simu_top soc APB_DEV uart0 regs receiver fifo_rx reset_status",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+10347,"simu_top soc APB_DEV uart0 regs receiver fifo_rx data_out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 10,0);
    tracep->declBit(c+10324,"simu_top soc APB_DEV uart0 regs receiver fifo_rx overrun",-1,FST_VD_OUTPUT,FST_VT_SV_BIT, false,-1);
    tracep->declBus(c+10349,"simu_top soc APB_DEV uart0 regs receiver fifo_rx count",-1,FST_VD_OUTPUT,FST_VT_SV_LOGIC, false,-1, 4,0);
    tracep->declBit(c+10348,"simu_top soc APB_DEV uart0 regs receiver fifo_rx error_bit",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+10448,"simu_top soc APB_DEV uart0 regs receiver fifo_rx data8_out",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 7,0);
    {int i; for (i=0; i<16; i++) {
            tracep->declBus(c+10449+i*1,"simu_top soc APB_DEV uart0 regs receiver fifo_rx fifo",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 2,0);}}
    tracep->declBus(c+10465,"simu_top soc APB_DEV uart0 regs receiver fifo_rx top",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
    tracep->declBus(c+10466,"simu_top soc APB_DEV uart0 regs receiver fifo_rx bottom",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
    tracep->declBus(c+10467,"simu_top soc APB_DEV uart0 regs receiver fifo_rx top_plus_1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+10468,"simu_top soc APB_DEV uart0 regs receiver fifo_rx word0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBus(c+10469,"simu_top soc APB_DEV uart0 regs receiver fifo_rx word1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBus(c+10470,"simu_top soc APB_DEV uart0 regs receiver fifo_rx word2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBus(c+10471,"simu_top soc APB_DEV uart0 regs receiver fifo_rx word3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBus(c+10472,"simu_top soc APB_DEV uart0 regs receiver fifo_rx word4",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBus(c+10473,"simu_top soc APB_DEV uart0 regs receiver fifo_rx word5",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBus(c+10474,"simu_top soc APB_DEV uart0 regs receiver fifo_rx word6",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBus(c+10475,"simu_top soc APB_DEV uart0 regs receiver fifo_rx word7",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBus(c+10476,"simu_top soc APB_DEV uart0 regs receiver fifo_rx word8",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBus(c+10477,"simu_top soc APB_DEV uart0 regs receiver fifo_rx word9",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBus(c+10478,"simu_top soc APB_DEV uart0 regs receiver fifo_rx word10",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBus(c+10479,"simu_top soc APB_DEV uart0 regs receiver fifo_rx word11",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBus(c+10480,"simu_top soc APB_DEV uart0 regs receiver fifo_rx word12",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBus(c+10481,"simu_top soc APB_DEV uart0 regs receiver fifo_rx word13",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBus(c+10482,"simu_top soc APB_DEV uart0 regs receiver fifo_rx word14",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBus(c+10483,"simu_top soc APB_DEV uart0 regs receiver fifo_rx word15",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBus(c+13901,"simu_top soc APB_DEV uart0 regs receiver fifo_rx rfifo addr_width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+13878,"simu_top soc APB_DEV uart0 regs receiver fifo_rx rfifo data_width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+13849,"simu_top soc APB_DEV uart0 regs receiver fifo_rx rfifo depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+13730,"simu_top soc APB_DEV uart0 regs receiver fifo_rx rfifo clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10361,"simu_top soc APB_DEV uart0 regs receiver fifo_rx rfifo we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+10465,"simu_top soc APB_DEV uart0 regs receiver fifo_rx rfifo a",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+10466,"simu_top soc APB_DEV uart0 regs receiver fifo_rx rfifo dpra",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+10484,"simu_top soc APB_DEV uart0 regs receiver fifo_rx rfifo di",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBus(c+10448,"simu_top soc APB_DEV uart0 regs receiver fifo_rx rfifo dpo",-1,FST_VD_OUTPUT,FST_VT_SV_LOGIC, false,-1, 7,0);
    {int i; for (i=0; i<16; i++) {
            tracep->declBus(c+10485+i*1,"simu_top soc APB_DEV uart0 regs receiver fifo_rx rfifo ram",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 7,0);}}
    tracep->declBus(c+13781,"simu_top soc APB_DEV nand_module nand_type",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+13730,"simu_top soc APB_DEV nand_module clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13731,"simu_top soc APB_DEV nand_module rst_n",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10257,"simu_top soc APB_DEV nand_module apb_psel",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10256,"simu_top soc APB_DEV nand_module apb_enab",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10250,"simu_top soc APB_DEV nand_module apb_rw",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+10252,"simu_top soc APB_DEV nand_module apb_addr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 19,0);
    tracep->declBus(c+10258,"simu_top soc APB_DEV nand_module apb_datai",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+10259,"simu_top soc APB_DEV nand_module apb_datao",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+10256,"simu_top soc APB_DEV nand_module apb_ack",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10237,"simu_top soc APB_DEV nand_module nand_dma_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13887,"simu_top soc APB_DEV nand_module nand_dma_ack_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13782,"simu_top soc APB_DEV nand_module nand_ce",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13852,"simu_top soc APB_DEV nand_module nand_dat_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBus(c+13852,"simu_top soc APB_DEV nand_module nand_dat_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBit(c+13784,"simu_top soc APB_DEV nand_module nand_dat_oe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13784,"simu_top soc APB_DEV nand_module nand_ale",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13784,"simu_top soc APB_DEV nand_module nand_cle",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13784,"simu_top soc APB_DEV nand_module nand_wr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13784,"simu_top soc APB_DEV nand_module nand_rd",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13782,"simu_top soc APB_DEV nand_module nand_rdy",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+10501,"simu_top soc APB_DEV nand_module nand_int",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10257,"simu_top soc APB_DEV nand_module psel",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10256,"simu_top soc APB_DEV nand_module penable",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+10502,"simu_top soc APB_DEV nand_module paddr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 10,0);
    tracep->declBit(c+10250,"simu_top soc APB_DEV nand_module pwr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+10503,"simu_top soc APB_DEV nand_module nand_iordy_r0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
    tracep->declBus(c+10504,"simu_top soc APB_DEV nand_module nand_iordy_r1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
    tracep->declBus(c+10505,"simu_top soc APB_DEV nand_module nand_type_r1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
    tracep->declBus(c+10506,"simu_top soc APB_DEV nand_module nand_type_r2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
    tracep->declBus(c+10506,"simu_top soc APB_DEV nand_module NAND nand_type",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+13730,"simu_top soc APB_DEV nand_module NAND pclk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13731,"simu_top soc APB_DEV nand_module NAND prst_",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10250,"simu_top soc APB_DEV nand_module NAND pwrite",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10257,"simu_top soc APB_DEV nand_module NAND psel",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10256,"simu_top soc APB_DEV nand_module NAND penable",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+10502,"simu_top soc APB_DEV nand_module NAND ADDR",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 10,0);
    tracep->declBus(c+10258,"simu_top soc APB_DEV nand_module NAND DAT_I",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+10259,"simu_top soc APB_DEV nand_module NAND DAT_O",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+13782,"simu_top soc APB_DEV nand_module NAND NAND_CE_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+10237,"simu_top soc APB_DEV nand_module NAND NAND_REQ",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13852,"simu_top soc APB_DEV nand_module NAND NAND_I",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBus(c+13852,"simu_top soc APB_DEV nand_module NAND NAND_O",-1,FST_VD_OUTPUT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declBit(c+13784,"simu_top soc APB_DEV nand_module NAND NAND_EN_",-1,FST_VD_OUTPUT,FST_VT_SV_BIT, false,-1);
    tracep->declBit(c+13784,"simu_top soc APB_DEV nand_module NAND NAND_ALE",-1,FST_VD_OUTPUT,FST_VT_SV_BIT, false,-1);
    tracep->declBit(c+13784,"simu_top soc APB_DEV nand_module NAND NAND_CLE",-1,FST_VD_OUTPUT,FST_VT_SV_BIT, false,-1);
    tracep->declBit(c+13784,"simu_top soc APB_DEV nand_module NAND NAND_WR_",-1,FST_VD_OUTPUT,FST_VT_SV_BIT, false,-1);
    tracep->declBit(c+13784,"simu_top soc APB_DEV nand_module NAND NAND_RD_",-1,FST_VD_OUTPUT,FST_VT_SV_BIT, false,-1);
    tracep->declBus(c+10504,"simu_top soc APB_DEV nand_module NAND NAND_IORDY_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+10501,"simu_top soc APB_DEV nand_module NAND nand_int",-1,FST_VD_OUTPUT,FST_VT_SV_BIT, false,-1);
    tracep->declBus(c+10259,"simu_top soc APB_DEV nand_module NAND REG_DAT_T",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+10507,"simu_top soc APB_DEV nand_module NAND nand_addr_c",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 13,0);
    tracep->declBus(c+10508,"simu_top soc APB_DEV nand_module NAND nand_addr_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 24,0);
    tracep->declBus(c+10509,"simu_top soc APB_DEV nand_module NAND nand_op_num",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+10510,"simu_top soc APB_DEV nand_module NAND nand_parameter",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+10511,"simu_top soc APB_DEV nand_module NAND nand_ce_map0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+10512,"simu_top soc APB_DEV nand_module NAND nand_ce_map1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+10513,"simu_top soc APB_DEV nand_module NAND nand_rdy_map0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+10514,"simu_top soc APB_DEV nand_module NAND nand_rdy_map1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+10515,"simu_top soc APB_DEV nand_module NAND nand_command",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+10516,"simu_top soc APB_DEV nand_module NAND nand_timing",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declQuad(c+10517,"simu_top soc APB_DEV nand_module NAND addr_in_die",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 37,0);
    tracep->declBus(c+10519,"simu_top soc APB_DEV nand_module NAND NAND_STATE",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
    tracep->declBus(c+10520,"simu_top soc APB_DEV nand_module NAND NAND_OP_NUM",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+10521,"simu_top soc APB_DEV nand_module NAND WRITE_MAX_COUNT",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 13,0);
    tracep->declBus(c+10522,"simu_top soc APB_DEV nand_module NAND READ_MAX_COUNT",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 13,0);
    tracep->declBit(c+10523,"simu_top soc APB_DEV nand_module NAND nand_clr_ack",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+10524,"simu_top soc APB_DEV nand_module NAND NAND_DONE",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+10525,"simu_top soc APB_DEV nand_module NAND NAND_CE_",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+10526,"simu_top soc APB_DEV nand_module NAND op_scope",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 13,0);
    tracep->declBus(c+10527,"simu_top soc APB_DEV nand_module NAND nand_id_num",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBus(c+10528,"simu_top soc APB_DEV nand_module NAND nand_size",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+10529,"simu_top soc APB_DEV nand_module NAND main_op",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10530,"simu_top soc APB_DEV nand_module NAND spare_op",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10531,"simu_top soc APB_DEV nand_module NAND nand_int_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10532,"simu_top soc APB_DEV nand_module NAND nand_dma_ack_i",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13699,"simu_top soc APB_DEV nand_module NAND NANDtag",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10533,"simu_top soc APB_DEV nand_module NAND NAND_IORDY",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10534,"simu_top soc APB_DEV nand_module NAND HIT0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10535,"simu_top soc APB_DEV nand_module NAND HIT1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10536,"simu_top soc APB_DEV nand_module NAND HIT2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10537,"simu_top soc APB_DEV nand_module NAND HIT3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10538,"simu_top soc APB_DEV nand_module NAND HIT4",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10539,"simu_top soc APB_DEV nand_module NAND HIT5",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10540,"simu_top soc APB_DEV nand_module NAND HIT6",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10541,"simu_top soc APB_DEV nand_module NAND HIT7",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10542,"simu_top soc APB_DEV nand_module NAND HIT8",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10543,"simu_top soc APB_DEV nand_module NAND HIT9",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10544,"simu_top soc APB_DEV nand_module NAND HIT10",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10545,"simu_top soc APB_DEV nand_module NAND HIT11",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10546,"simu_top soc APB_DEV nand_module NAND NAND_HIT",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10237,"simu_top soc APB_DEV nand_module NAND NAND_DMA_REQ",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+10547,"simu_top soc APB_DEV nand_module NAND nand_cmd_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+10548,"simu_top soc APB_DEV nand_module NAND status",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declBus(c+10549,"simu_top soc APB_DEV nand_module NAND nand_number",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
    tracep->declQuad(c+10550,"simu_top soc APB_DEV nand_module NAND ID_INFORM",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 47,0);
    tracep->declBus(c+10552,"simu_top soc APB_DEV nand_module NAND NAND_DAT_O_RD",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+10553,"simu_top soc APB_DEV nand_module NAND NAND_CE_pre_o",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+10554,"simu_top soc APB_DEV nand_module NAND NAND_IORDY_post_i",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+10555,"simu_top soc APB_DEV nand_module NAND ADDR_pointer",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
    tracep->declBus(c+10556,"simu_top soc APB_DEV nand_module NAND NAND_ADDR_COUNT",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
    tracep->declBus(c+10557,"simu_top soc APB_DEV nand_module NAND WAIT_NUM",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declBus(c+10558,"simu_top soc APB_DEV nand_module NAND HOLD_NUM",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declBus(c+10559,"simu_top soc APB_DEV nand_module NAND COMMAND",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declBus(c+10560,"simu_top soc APB_DEV nand_module NAND PRE_STATE",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
    tracep->declBus(c+10561,"simu_top soc APB_DEV nand_module NAND READ_ID_NUM",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
    tracep->declBus(c+10562,"simu_top soc APB_DEV nand_module NAND data_count",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 13,0);
    tracep->declQuad(c+10563,"simu_top soc APB_DEV nand_module NAND NAND_ADDR",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 37,0);
    tracep->declBus(c+10565,"simu_top soc APB_DEV nand_module NAND NAND_DAT_I_WR",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBit(c+10566,"simu_top soc APB_DEV nand_module NAND NAND_GO",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+10567,"simu_top soc APB_DEV nand_module NAND NAND_ACK",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+10568,"simu_top soc APB_DEV nand_module NAND DMA_OP_DONE",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+10569,"simu_top soc APB_DEV nand_module NAND ERASE_SERIAL",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+10570,"simu_top soc APB_DEV nand_module NAND now_up_half",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+10571,"simu_top soc APB_DEV nand_module NAND now_oob",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+13786,"simu_top soc APB_DEV nand_module NAND NAND_IDLE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+13837,"simu_top soc APB_DEV nand_module NAND COMMAND_IN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+13838,"simu_top soc APB_DEV nand_module NAND ADDR_4_RD_WR",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+13912,"simu_top soc APB_DEV nand_module NAND ADDR_4_ERASE_ID",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+13913,"simu_top soc APB_DEV nand_module NAND READ_START",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+13848,"simu_top soc APB_DEV nand_module NAND READ_WAIT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+13914,"simu_top soc APB_DEV nand_module NAND READ_WAIT_2",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+13915,"simu_top soc APB_DEV nand_module NAND READ_TRANSFER",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+13840,"simu_top soc APB_DEV nand_module NAND WRITE_START",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+13916,"simu_top soc APB_DEV nand_module NAND WRITE_DATA",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+13917,"simu_top soc APB_DEV nand_module NAND PROGRAM",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+13918,"simu_top soc APB_DEV nand_module NAND PROGRAM_FAIL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+13919,"simu_top soc APB_DEV nand_module NAND READ_ID",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+13920,"simu_top soc APB_DEV nand_module NAND READ_STATUS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+13921,"simu_top soc APB_DEV nand_module NAND ID_TO_STATUS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+13922,"simu_top soc APB_DEV nand_module NAND ERASE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+13923,"simu_top soc APB_DEV nand_module NAND WAIT_ERASE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+13924,"simu_top soc APB_DEV nand_module NAND ERASE_FAIL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+13925,"simu_top soc APB_DEV nand_module NAND RESET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+13926,"simu_top soc APB_DEV nand_module NAND WAIT_RESET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+13778,"simu_top soc conf_axi_ram BUS_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+13778,"simu_top soc conf_axi_ram DATA_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+13778,"simu_top soc conf_axi_ram CPU_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+13730,"simu_top soc conf_axi_ram aclk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13731,"simu_top soc conf_axi_ram aresetn",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+62,"simu_top soc conf_axi_ram ram_raddr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+50,"simu_top soc conf_axi_ram ram_rdata",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+13086,"simu_top soc conf_axi_ram ram_ren",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+63,"simu_top soc conf_axi_ram ram_waddr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+64,"simu_top soc conf_axi_ram ram_wdata",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+13087,"simu_top soc conf_axi_ram ram_wen",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+23,"simu_top soc conf_axi_ram m_araddr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+13780,"simu_top soc conf_axi_ram m_arburst",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13782,"simu_top soc conf_axi_ram m_arcache",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+22,"simu_top soc conf_axi_ram m_arid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+24,"simu_top soc conf_axi_ram m_arlen",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13781,"simu_top soc conf_axi_ram m_arlock",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13783,"simu_top soc conf_axi_ram m_arprot",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBit(c+48,"simu_top soc conf_axi_ram m_arready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+25,"simu_top soc conf_axi_ram m_arsize",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBit(c+13079,"simu_top soc conf_axi_ram m_arvalid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+11,"simu_top soc conf_axi_ram m_awaddr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+13780,"simu_top soc conf_axi_ram m_awburst",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13782,"simu_top soc conf_axi_ram m_awcache",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13779,"simu_top soc conf_axi_ram m_awid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+12,"simu_top soc conf_axi_ram m_awlen",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13781,"simu_top soc conf_axi_ram m_awlock",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13783,"simu_top soc conf_axi_ram m_awprot",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBit(c+44,"simu_top soc conf_axi_ram m_awready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13,"simu_top soc conf_axi_ram m_awsize",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBit(c+13076,"simu_top soc conf_axi_ram m_awvalid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+46,"simu_top soc conf_axi_ram m_bid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+13078,"simu_top soc conf_axi_ram m_bready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13781,"simu_top soc conf_axi_ram m_bresp",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+47,"simu_top soc conf_axi_ram m_bvalid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+50,"simu_top soc conf_axi_ram m_rdata",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+49,"simu_top soc conf_axi_ram m_rid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+51,"simu_top soc conf_axi_ram m_rlast",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13080,"simu_top soc conf_axi_ram m_rready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13781,"simu_top soc conf_axi_ram m_rresp",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+52,"simu_top soc conf_axi_ram m_rvalid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+15,"simu_top soc conf_axi_ram m_wdata",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+13779,"simu_top soc conf_axi_ram m_wid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+17,"simu_top soc conf_axi_ram m_wlast",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+45,"simu_top soc conf_axi_ram m_wready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+16,"simu_top soc conf_axi_ram m_wstrb",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+13077,"simu_top soc conf_axi_ram m_wvalid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13927,"simu_top soc conf_axi_ram ADDR_INCR_BASE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declQuad(c+10572,"simu_top soc conf_axi_ram ram_r_a_data",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 44,0);
    tracep->declBus(c+62,"simu_top soc conf_axi_ram ram_r_a_data_araddr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+62,"simu_top soc conf_axi_ram ram_r_a_data_araddr_fixed",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+10574,"simu_top soc conf_axi_ram ram_r_a_data_araddr_incr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+10575,"simu_top soc conf_axi_ram ram_r_a_data_araddr_next",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+13033,"simu_top soc conf_axi_ram ram_r_a_data_araddr_update",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+10576,"simu_top soc conf_axi_ram ram_r_a_data_araddr_wrap",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+10577,"simu_top soc conf_axi_ram ram_r_a_data_arburst",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
    tracep->declBit(c+10578,"simu_top soc conf_axi_ram ram_r_a_data_arburst_fixed",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10579,"simu_top soc conf_axi_ram ram_r_a_data_arburst_incr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10580,"simu_top soc conf_axi_ram ram_r_a_data_arburst_wrap",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+10581,"simu_top soc conf_axi_ram ram_r_a_data_arid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
    tracep->declBus(c+10582,"simu_top soc conf_axi_ram ram_r_a_data_arlen",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
    tracep->declBit(c+10583,"simu_top soc conf_axi_ram ram_r_a_data_arlen_last",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+10584,"simu_top soc conf_axi_ram ram_r_a_data_arsize",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
    tracep->declBit(c+13700,"simu_top soc conf_axi_ram ram_r_a_data_push",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10585,"simu_top soc conf_axi_ram ram_r_a_full",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13701,"simu_top soc conf_axi_ram ram_r_a_pop",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13702,"simu_top soc conf_axi_ram ram_r_a_push",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declQuad(c+10586,"simu_top soc conf_axi_ram ram_r_a_push_data",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 44,0);
    tracep->declQuad(c+10588,"simu_top soc conf_axi_ram ram_r_a_queue_datas",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 44,0);
    tracep->declBus(c+10590,"simu_top soc conf_axi_ram ram_r_a_queue_datas_araddr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+10591,"simu_top soc conf_axi_ram ram_r_a_queue_datas_arburst",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+10592,"simu_top soc conf_axi_ram ram_r_a_queue_datas_arid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+10593,"simu_top soc conf_axi_ram ram_r_a_queue_datas_arlen",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+10594,"simu_top soc conf_axi_ram ram_r_a_queue_datas_arsize",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBit(c+48,"simu_top soc conf_axi_ram ram_r_a_queue_empty",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10585,"simu_top soc conf_axi_ram ram_r_a_queue_full",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13034,"simu_top soc conf_axi_ram ram_r_a_queue_pop",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13703,"simu_top soc conf_axi_ram ram_r_a_queue_push",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10585,"simu_top soc conf_axi_ram ram_r_a_queue_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+10595,"simu_top soc conf_axi_ram ram_r_a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+62,"simu_top soc conf_axi_ram ram_r_addr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+13035,"simu_top soc conf_axi_ram ram_r_allow_out",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+50,"simu_top soc conf_axi_ram ram_r_data",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+13086,"simu_top soc conf_axi_ram ram_r_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+10596,"simu_top soc conf_axi_ram ram_r_rcur",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
    tracep->declBit(c+13768,"simu_top soc conf_axi_ram ram_r_rcur_reset",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+49,"simu_top soc conf_axi_ram ram_r_rid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
    tracep->declBit(c+51,"simu_top soc conf_axi_ram ram_r_rlast",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+52,"simu_top soc conf_axi_ram ram_r_rvalid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declQuad(c+10597,"simu_top soc conf_axi_ram ram_w_a_data",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 44,0);
    tracep->declBus(c+63,"simu_top soc conf_axi_ram ram_w_a_data_awaddr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+63,"simu_top soc conf_axi_ram ram_w_a_data_awaddr_fixed",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+10599,"simu_top soc conf_axi_ram ram_w_a_data_awaddr_incr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+10600,"simu_top soc conf_axi_ram ram_w_a_data_awaddr_next",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+13036,"simu_top soc conf_axi_ram ram_w_a_data_awaddr_update",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+10601,"simu_top soc conf_axi_ram ram_w_a_data_awaddr_wrap",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+10602,"simu_top soc conf_axi_ram ram_w_a_data_awburst",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
    tracep->declBit(c+10603,"simu_top soc conf_axi_ram ram_w_a_data_awburst_fixed",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10604,"simu_top soc conf_axi_ram ram_w_a_data_awburst_incr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10605,"simu_top soc conf_axi_ram ram_w_a_data_awburst_wrap",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+10606,"simu_top soc conf_axi_ram ram_w_a_data_awid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
    tracep->declBus(c+10607,"simu_top soc conf_axi_ram ram_w_a_data_awlen",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
    tracep->declBus(c+10608,"simu_top soc conf_axi_ram ram_w_a_data_awsize",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
    tracep->declBit(c+13704,"simu_top soc conf_axi_ram ram_w_a_data_push",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10609,"simu_top soc conf_axi_ram ram_w_a_full",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13705,"simu_top soc conf_axi_ram ram_w_a_pop",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13706,"simu_top soc conf_axi_ram ram_w_a_push",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declQuad(c+10610,"simu_top soc conf_axi_ram ram_w_a_push_data",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 44,0);
    tracep->declQuad(c+10612,"simu_top soc conf_axi_ram ram_w_a_queue_datas",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 44,0);
    tracep->declBus(c+10614,"simu_top soc conf_axi_ram ram_w_a_queue_datas_awaddr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+10615,"simu_top soc conf_axi_ram ram_w_a_queue_datas_awburst",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+10616,"simu_top soc conf_axi_ram ram_w_a_queue_datas_awid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+10617,"simu_top soc conf_axi_ram ram_w_a_queue_datas_awlen",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+10618,"simu_top soc conf_axi_ram ram_w_a_queue_datas_awsize",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBit(c+44,"simu_top soc conf_axi_ram ram_w_a_queue_empty",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10609,"simu_top soc conf_axi_ram ram_w_a_queue_full",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13037,"simu_top soc conf_axi_ram ram_w_a_queue_pop",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13707,"simu_top soc conf_axi_ram ram_w_a_queue_push",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10609,"simu_top soc conf_axi_ram ram_w_a_queue_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+10619,"simu_top soc conf_axi_ram ram_w_a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+63,"simu_top soc conf_axi_ram ram_w_addr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+10620,"simu_top soc conf_axi_ram ram_w_allow_out",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+46,"simu_top soc conf_axi_ram ram_w_b_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
    tracep->declBit(c+13038,"simu_top soc conf_axi_ram ram_w_b_data_push",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10621,"simu_top soc conf_axi_ram ram_w_b_full",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13708,"simu_top soc conf_axi_ram ram_w_b_pop",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13705,"simu_top soc conf_axi_ram ram_w_b_push",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+10622,"simu_top soc conf_axi_ram ram_w_b_queue_datas",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
    tracep->declBit(c+10623,"simu_top soc conf_axi_ram ram_w_b_queue_empty",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10621,"simu_top soc conf_axi_ram ram_w_b_queue_full",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13039,"simu_top soc conf_axi_ram ram_w_b_queue_pop",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13709,"simu_top soc conf_axi_ram ram_w_b_queue_push",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10621,"simu_top soc conf_axi_ram ram_w_b_queue_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+47,"simu_top soc conf_axi_ram ram_w_b_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+13710,"simu_top soc conf_axi_ram ram_w_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13711,"simu_top soc conf_axi_ram ram_w_go",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+10624,"simu_top soc conf_axi_ram ram_w_strb",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+64,"simu_top soc conf_axi_ram ram_w_wdata",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBit(c+10625,"simu_top soc conf_axi_ram ram_w_wlast",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+10624,"simu_top soc conf_axi_ram ram_w_wstrb",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
    tracep->declBit(c+10626,"simu_top soc conf_axi_ram ram_w_wvalid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+13778,"simu_top soc sram_axi_ram BUS_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+13778,"simu_top soc sram_axi_ram DATA_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+13778,"simu_top soc sram_axi_ram CPU_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+13730,"simu_top soc sram_axi_ram aclk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13731,"simu_top soc sram_axi_ram aresetn",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13735,"simu_top soc sram_axi_ram ram_raddr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+13736,"simu_top soc sram_axi_ram ram_rdata",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+13734,"simu_top soc sram_axi_ram ram_ren",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13738,"simu_top soc sram_axi_ram ram_waddr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+13739,"simu_top soc sram_axi_ram ram_wdata",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+13737,"simu_top soc sram_axi_ram ram_wen",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+23,"simu_top soc sram_axi_ram m_araddr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+13780,"simu_top soc sram_axi_ram m_arburst",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13782,"simu_top soc sram_axi_ram m_arcache",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+22,"simu_top soc sram_axi_ram m_arid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+24,"simu_top soc sram_axi_ram m_arlen",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13781,"simu_top soc sram_axi_ram m_arlock",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13783,"simu_top soc sram_axi_ram m_arprot",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBit(c+40,"simu_top soc sram_axi_ram m_arready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+25,"simu_top soc sram_axi_ram m_arsize",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBit(c+13074,"simu_top soc sram_axi_ram m_arvalid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+11,"simu_top soc sram_axi_ram m_awaddr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+13780,"simu_top soc sram_axi_ram m_awburst",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13782,"simu_top soc sram_axi_ram m_awcache",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13779,"simu_top soc sram_axi_ram m_awid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+12,"simu_top soc sram_axi_ram m_awlen",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13781,"simu_top soc sram_axi_ram m_awlock",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13783,"simu_top soc sram_axi_ram m_awprot",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBit(c+36,"simu_top soc sram_axi_ram m_awready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13,"simu_top soc sram_axi_ram m_awsize",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBit(c+13071,"simu_top soc sram_axi_ram m_awvalid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+38,"simu_top soc sram_axi_ram m_bid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+13073,"simu_top soc sram_axi_ram m_bready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13781,"simu_top soc sram_axi_ram m_bresp",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+39,"simu_top soc sram_axi_ram m_bvalid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13736,"simu_top soc sram_axi_ram m_rdata",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+41,"simu_top soc sram_axi_ram m_rid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+42,"simu_top soc sram_axi_ram m_rlast",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13075,"simu_top soc sram_axi_ram m_rready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13781,"simu_top soc sram_axi_ram m_rresp",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+43,"simu_top soc sram_axi_ram m_rvalid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+15,"simu_top soc sram_axi_ram m_wdata",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+13779,"simu_top soc sram_axi_ram m_wid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+17,"simu_top soc sram_axi_ram m_wlast",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+37,"simu_top soc sram_axi_ram m_wready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+16,"simu_top soc sram_axi_ram m_wstrb",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+13072,"simu_top soc sram_axi_ram m_wvalid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13927,"simu_top soc sram_axi_ram ADDR_INCR_BASE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declQuad(c+10627,"simu_top soc sram_axi_ram ram_r_a_data",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 44,0);
    tracep->declBus(c+10629,"simu_top soc sram_axi_ram ram_r_a_data_araddr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+10629,"simu_top soc sram_axi_ram ram_r_a_data_araddr_fixed",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+10630,"simu_top soc sram_axi_ram ram_r_a_data_araddr_incr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+10631,"simu_top soc sram_axi_ram ram_r_a_data_araddr_next",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+13040,"simu_top soc sram_axi_ram ram_r_a_data_araddr_update",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+10632,"simu_top soc sram_axi_ram ram_r_a_data_araddr_wrap",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+10633,"simu_top soc sram_axi_ram ram_r_a_data_arburst",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
    tracep->declBit(c+10634,"simu_top soc sram_axi_ram ram_r_a_data_arburst_fixed",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10635,"simu_top soc sram_axi_ram ram_r_a_data_arburst_incr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10636,"simu_top soc sram_axi_ram ram_r_a_data_arburst_wrap",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+10637,"simu_top soc sram_axi_ram ram_r_a_data_arid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
    tracep->declBus(c+10638,"simu_top soc sram_axi_ram ram_r_a_data_arlen",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
    tracep->declBit(c+10639,"simu_top soc sram_axi_ram ram_r_a_data_arlen_last",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+10640,"simu_top soc sram_axi_ram ram_r_a_data_arsize",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
    tracep->declBit(c+13712,"simu_top soc sram_axi_ram ram_r_a_data_push",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10641,"simu_top soc sram_axi_ram ram_r_a_full",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13713,"simu_top soc sram_axi_ram ram_r_a_pop",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13714,"simu_top soc sram_axi_ram ram_r_a_push",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declQuad(c+10586,"simu_top soc sram_axi_ram ram_r_a_push_data",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 44,0);
    tracep->declQuad(c+10642,"simu_top soc sram_axi_ram ram_r_a_queue_datas",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 44,0);
    tracep->declBus(c+10644,"simu_top soc sram_axi_ram ram_r_a_queue_datas_araddr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+10645,"simu_top soc sram_axi_ram ram_r_a_queue_datas_arburst",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+10646,"simu_top soc sram_axi_ram ram_r_a_queue_datas_arid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+10647,"simu_top soc sram_axi_ram ram_r_a_queue_datas_arlen",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+10648,"simu_top soc sram_axi_ram ram_r_a_queue_datas_arsize",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBit(c+40,"simu_top soc sram_axi_ram ram_r_a_queue_empty",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10641,"simu_top soc sram_axi_ram ram_r_a_queue_full",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13041,"simu_top soc sram_axi_ram ram_r_a_queue_pop",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13715,"simu_top soc sram_axi_ram ram_r_a_queue_push",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10641,"simu_top soc sram_axi_ram ram_r_a_queue_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+10649,"simu_top soc sram_axi_ram ram_r_a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+10629,"simu_top soc sram_axi_ram ram_r_addr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+13042,"simu_top soc sram_axi_ram ram_r_allow_out",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13736,"simu_top soc sram_axi_ram ram_r_data",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+13716,"simu_top soc sram_axi_ram ram_r_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+10650,"simu_top soc sram_axi_ram ram_r_rcur",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
    tracep->declBit(c+13769,"simu_top soc sram_axi_ram ram_r_rcur_reset",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+41,"simu_top soc sram_axi_ram ram_r_rid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
    tracep->declBit(c+42,"simu_top soc sram_axi_ram ram_r_rlast",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+43,"simu_top soc sram_axi_ram ram_r_rvalid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declQuad(c+10651,"simu_top soc sram_axi_ram ram_w_a_data",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 44,0);
    tracep->declBus(c+10653,"simu_top soc sram_axi_ram ram_w_a_data_awaddr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+10653,"simu_top soc sram_axi_ram ram_w_a_data_awaddr_fixed",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+10654,"simu_top soc sram_axi_ram ram_w_a_data_awaddr_incr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+10655,"simu_top soc sram_axi_ram ram_w_a_data_awaddr_next",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+13043,"simu_top soc sram_axi_ram ram_w_a_data_awaddr_update",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+10656,"simu_top soc sram_axi_ram ram_w_a_data_awaddr_wrap",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+10657,"simu_top soc sram_axi_ram ram_w_a_data_awburst",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
    tracep->declBit(c+10658,"simu_top soc sram_axi_ram ram_w_a_data_awburst_fixed",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10659,"simu_top soc sram_axi_ram ram_w_a_data_awburst_incr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10660,"simu_top soc sram_axi_ram ram_w_a_data_awburst_wrap",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+10661,"simu_top soc sram_axi_ram ram_w_a_data_awid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
    tracep->declBus(c+10662,"simu_top soc sram_axi_ram ram_w_a_data_awlen",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
    tracep->declBus(c+10663,"simu_top soc sram_axi_ram ram_w_a_data_awsize",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
    tracep->declBit(c+13717,"simu_top soc sram_axi_ram ram_w_a_data_push",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10664,"simu_top soc sram_axi_ram ram_w_a_full",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13718,"simu_top soc sram_axi_ram ram_w_a_pop",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13719,"simu_top soc sram_axi_ram ram_w_a_push",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declQuad(c+10610,"simu_top soc sram_axi_ram ram_w_a_push_data",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 44,0);
    tracep->declQuad(c+10665,"simu_top soc sram_axi_ram ram_w_a_queue_datas",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 44,0);
    tracep->declBus(c+10667,"simu_top soc sram_axi_ram ram_w_a_queue_datas_awaddr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+10668,"simu_top soc sram_axi_ram ram_w_a_queue_datas_awburst",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+10669,"simu_top soc sram_axi_ram ram_w_a_queue_datas_awid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+10670,"simu_top soc sram_axi_ram ram_w_a_queue_datas_awlen",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+10671,"simu_top soc sram_axi_ram ram_w_a_queue_datas_awsize",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBit(c+36,"simu_top soc sram_axi_ram ram_w_a_queue_empty",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10664,"simu_top soc sram_axi_ram ram_w_a_queue_full",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13044,"simu_top soc sram_axi_ram ram_w_a_queue_pop",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13720,"simu_top soc sram_axi_ram ram_w_a_queue_push",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10664,"simu_top soc sram_axi_ram ram_w_a_queue_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+10672,"simu_top soc sram_axi_ram ram_w_a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+10653,"simu_top soc sram_axi_ram ram_w_addr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+10673,"simu_top soc sram_axi_ram ram_w_allow_out",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+38,"simu_top soc sram_axi_ram ram_w_b_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
    tracep->declBit(c+13045,"simu_top soc sram_axi_ram ram_w_b_data_push",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10674,"simu_top soc sram_axi_ram ram_w_b_full",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13721,"simu_top soc sram_axi_ram ram_w_b_pop",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13718,"simu_top soc sram_axi_ram ram_w_b_push",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+10675,"simu_top soc sram_axi_ram ram_w_b_queue_datas",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
    tracep->declBit(c+10676,"simu_top soc sram_axi_ram ram_w_b_queue_empty",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10674,"simu_top soc sram_axi_ram ram_w_b_queue_full",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13046,"simu_top soc sram_axi_ram ram_w_b_queue_pop",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13722,"simu_top soc sram_axi_ram ram_w_b_queue_push",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10674,"simu_top soc sram_axi_ram ram_w_b_queue_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+39,"simu_top soc sram_axi_ram ram_w_b_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+13723,"simu_top soc sram_axi_ram ram_w_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13724,"simu_top soc sram_axi_ram ram_w_go",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+10677,"simu_top soc sram_axi_ram ram_w_strb",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+10678,"simu_top soc sram_axi_ram ram_w_wdata",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBit(c+10679,"simu_top soc sram_axi_ram ram_w_wlast",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+10677,"simu_top soc sram_axi_ram ram_w_wstrb",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
    tracep->declBit(c+10680,"simu_top soc sram_axi_ram ram_w_wvalid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+13797,"simu_top soc confreg SIMULATION",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
    tracep->declBus(c+13778,"simu_top soc confreg BUS_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+13778,"simu_top soc confreg DATA_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+13778,"simu_top soc confreg CPU_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+13730,"simu_top soc confreg clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13730,"simu_top soc confreg timer_clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13731,"simu_top soc confreg resetn",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13086,"simu_top soc confreg conf_ren",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13087,"simu_top soc confreg conf_wen",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+62,"simu_top soc confreg conf_raddr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+63,"simu_top soc confreg conf_waddr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+64,"simu_top soc confreg conf_wdatain",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+50,"simu_top soc confreg conf_rdata",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+13755,"simu_top soc confreg led",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+13756,"simu_top soc confreg led_rg0",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13757,"simu_top soc confreg led_rg1",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+13758,"simu_top soc confreg num_csn",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBus(c+13759,"simu_top soc confreg num_a_g",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 6,0);
    tracep->declBus(c+13763,"simu_top soc confreg switch",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBus(c+13760,"simu_top soc confreg btn_key_col",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13761,"simu_top soc confreg btn_key_row",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+13762,"simu_top soc confreg btn_step",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+10681,"simu_top soc confreg cr0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+10682,"simu_top soc confreg cr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+10683,"simu_top soc confreg cr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+10684,"simu_top soc confreg cr3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+10685,"simu_top soc confreg cr4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+10686,"simu_top soc confreg cr5",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+10687,"simu_top soc confreg cr6",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+10688,"simu_top soc confreg cr7",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+10689,"simu_top soc confreg led_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+10690,"simu_top soc confreg led_rg0_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+10691,"simu_top soc confreg led_rg1_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+10692,"simu_top soc confreg num_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+13770,"simu_top soc confreg switch_data",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+13771,"simu_top soc confreg sw_inter_data",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+10693,"simu_top soc confreg btn_key_data",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+10694,"simu_top soc confreg btn_step_data",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+10695,"simu_top soc confreg confreg_uart_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declBit(c+10696,"simu_top soc confreg confreg_uart_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+10697,"simu_top soc confreg timer_r2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+10698,"simu_top soc confreg simu_flag",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+10699,"simu_top soc confreg io_simu",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+10700,"simu_top soc confreg virtual_uart_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declBit(c+10701,"simu_top soc confreg open_trace",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+10702,"simu_top soc confreg num_monitor",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+64,"simu_top soc confreg conf_wdata",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+50,"simu_top soc confreg conf_rdata_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBit(c+13725,"simu_top soc confreg conf_we",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13047,"simu_top soc confreg write_cr0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13048,"simu_top soc confreg write_cr1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13049,"simu_top soc confreg write_cr2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13050,"simu_top soc confreg write_cr3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13051,"simu_top soc confreg write_cr4",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13052,"simu_top soc confreg write_cr5",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13053,"simu_top soc confreg write_cr6",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13054,"simu_top soc confreg write_cr7",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10703,"simu_top soc confreg write_timer_begin",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+10704,"simu_top soc confreg write_timer_begin_r1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+10705,"simu_top soc confreg write_timer_begin_r2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+10706,"simu_top soc confreg write_timer_begin_r3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+10707,"simu_top soc confreg write_timer_end_r1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+10708,"simu_top soc confreg write_timer_end_r2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+10709,"simu_top soc confreg conf_wdata_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+10710,"simu_top soc confreg conf_wdata_r1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+10711,"simu_top soc confreg conf_wdata_r2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+10712,"simu_top soc confreg timer_r1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+10713,"simu_top soc confreg timer",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBit(c+13726,"simu_top soc confreg write_timer",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13055,"simu_top soc confreg write_io_simu",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13056,"simu_top soc confreg write_open_trace",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13057,"simu_top soc confreg write_num_monitor",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+10714,"simu_top soc confreg write_uart_data",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBit(c+13727,"simu_top soc confreg write_uart_valid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13058,"simu_top soc confreg write_led",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+10715,"simu_top soc confreg btn_key_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+10716,"simu_top soc confreg state",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
    tracep->declBus(c+13728,"simu_top soc confreg next_state",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBit(c+10717,"simu_top soc confreg key_flag",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+10718,"simu_top soc confreg key_count",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 19,0);
    tracep->declBus(c+10719,"simu_top soc confreg state_count",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
    tracep->declBit(c+13772,"simu_top soc confreg key_start",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13773,"simu_top soc confreg key_end",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10720,"simu_top soc confreg key_sample",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13729,"simu_top soc confreg btn_key_tmp",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBit(c+10721,"simu_top soc confreg btn_step0_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+10722,"simu_top soc confreg btn_step1_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+10723,"simu_top soc confreg step0_flag",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+10724,"simu_top soc confreg step0_count",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 19,0);
    tracep->declBit(c+13774,"simu_top soc confreg step0_start",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13775,"simu_top soc confreg step0_end",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10725,"simu_top soc confreg step0_sample",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10726,"simu_top soc confreg step1_flag",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+10727,"simu_top soc confreg step1_count",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 19,0);
    tracep->declBit(c+13776,"simu_top soc confreg step1_start",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13777,"simu_top soc confreg step1_end",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+10728,"simu_top soc confreg step1_sample",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13059,"simu_top soc confreg write_led_rg0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13060,"simu_top soc confreg write_led_rg1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+13061,"simu_top soc confreg write_num",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+10729,"simu_top soc confreg count",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 19,0);
    tracep->declBus(c+10730,"simu_top soc confreg scan_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
}
