// Seed: 180901727
module module_0;
  type_0(
      1, 1'b0
  );
endmodule
module module_1 (
    id_1,
    id_2
);
  inout id_2;
  input id_1;
  assign id_2 = id_1;
  wor id_2;
  generate
    if (id_2[1]) begin
      logic id_4;
    end
  endgenerate
endmodule
