Notice 0: Reading LEF file:  /openLANE_flow/designs/uart/runs/14-04_15-46/tmp/merged.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 440 library cells
Notice 0: Finished LEF file:  /openLANE_flow/designs/uart/runs/14-04_15-46/tmp/merged.lef
Notice 0: 
Reading DEF file: /openLANE_flow/designs/uart/runs/14-04_15-46/results/routing/uart.def
Notice 0: Design: uart
Notice 0:     Created 15 pins.
Notice 0:     Created 374 components and 1809 component-terminals.
Notice 0:     Created 2 special nets and 0 connections.
Notice 0:     Created 117 nets and 368 connections.
Notice 0: Finished DEF file: /openLANE_flow/designs/uart/runs/14-04_15-46/results/routing/uart.def
Top-level design name: uart
Default power net:  VPWR
Default ground net: VGND
Found a total of 1 power ports.
Found a total of 1 ground ports.
Modified power connections of 374 cells (Remaining: 0 ).
