Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date             : Sun Mar 22 10:28:49 2020
| Host             : DESKTOP-BBJD4E6 running 64-bit major release  (build 9200)
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.010        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.900        |
| Device Static (W)        | 0.110        |
| Total Off-Chip Power (W) | 0.633        |
| Effective TJA (C/W)      | 4.6          |
| Max Ambient (C)          | 80.4         |
| Junction Temperature (C) | 29.6         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.031 |        9 |       --- |             --- |
| Slice Logic              |     0.054 |    28095 |       --- |             --- |
|   LUT as Logic           |     0.043 |    11220 |     63400 |           17.70 |
|   CARRY4                 |     0.005 |     1116 |     15850 |            7.04 |
|   Register               |     0.003 |    10543 |    126800 |            8.31 |
|   LUT as Distributed RAM |     0.001 |      608 |     19000 |            3.20 |
|   LUT as Shift Register  |    <0.001 |      377 |     19000 |            1.98 |
|   F7/F8 Muxes            |    <0.001 |      179 |     63400 |            0.28 |
|   BUFG                   |    <0.001 |        2 |        32 |            6.25 |
|   Others                 |    <0.001 |     1027 |       --- |             --- |
|   BUFR                   |     0.000 |        1 |       120 |            0.83 |
| Signals                  |     0.055 |    20812 |       --- |             --- |
| Block RAM                |     0.009 |     60.5 |       135 |           44.81 |
| MMCM                     |     0.163 |        2 |         6 |           33.33 |
| PLL                      |     0.078 |        1 |         6 |           16.67 |
| DSPs                     |     0.010 |       12 |       240 |            5.00 |
| I/O                      |     0.489 |      108 |       210 |           51.43 |
| PHASER                   |     0.008 |       14 |       --- |             --- |
| XADC                     |     0.002 |        1 |       --- |             --- |
| Static Power             |     0.110 |          |           |                 |
| Total                    |     1.010 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.185 |       0.166 |      0.019 |
| Vccaux    |       1.800 |     0.197 |       0.178 |      0.018 |
| Vcco33    |       3.300 |     0.006 |       0.002 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.579 |       0.575 |      0.004 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.003 |       0.001 |      0.002 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.021 |       0.001 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+------------------------------------------------------------+---------------------------------------------------------+-----------------+
| Clock                                                      | Domain                                                  | Constraint (ns) |
+------------------------------------------------------------+---------------------------------------------------------+-----------------+
| clk_100_design_1_clk_wiz_0_0                               | design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0  |            10.0 |
| clk_25_design_1_clk_wiz_0_0                                | design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0   |            40.0 |
| clk_50_design_1_clk_wiz_0_0                                | design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0   |            20.0 |
| clkfbout_design_1_clk_wiz_0_0                              | design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0 |            10.0 |
| design_1_i/clk_wiz_0/inst/clk_in1                          | sys_clock_IBUF_BUFG                                     |            10.0 |
| design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK   | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/drck_i               |            33.3 |
| design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE      |            33.3 |
+------------------------------------------------------------+---------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                                  | Power (W) |
+-------------------------------------------------------------------------------------------------------+-----------+
| design_1_wrapper                                                                                      |     0.900 |
|   design_1_i                                                                                          |     0.892 |
|     PmodBT2_0                                                                                         |     0.003 |
|       inst                                                                                            |     0.003 |
|         axi_gpio_0                                                                                    |    <0.001 |
|           U0                                                                                          |    <0.001 |
|             AXI_LITE_IPIF_I                                                                           |    <0.001 |
|               I_SLAVE_ATTACHMENT                                                                      |    <0.001 |
|                 I_DECODER                                                                             |    <0.001 |
|             gpio_core_1                                                                               |    <0.001 |
|               Not_Dual.INPUT_DOUBLE_REGS3                                                             |    <0.001 |
|         axi_uart16550_0                                                                               |     0.002 |
|           U0                                                                                          |     0.002 |
|             AXI_LITE_IPIF_I                                                                           |    <0.001 |
|               I_SLAVE_ATTACHMENT                                                                      |    <0.001 |
|                 I_DECODER                                                                             |    <0.001 |
|             XUART_I_1                                                                                 |     0.002 |
|               IPIC_IF_I_1                                                                             |    <0.001 |
|               UART16550_I_1                                                                           |     0.002 |
|                 GENERATING_FIFOS.rx_fifo_block_1                                                      |    <0.001 |
|                   rx_fifo_control_1                                                                   |    <0.001 |
|                   srl_fifo_rbu_f_i1                                                                   |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                     DYNSHREG_F_I                                                                      |    <0.001 |
|                 GENERATING_FIFOS.tx_fifo_block_1                                                      |    <0.001 |
|                   srl_fifo_rbu_f_i1                                                                   |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                     DYNSHREG_F_I                                                                      |    <0.001 |
|                 rx16550_1                                                                             |    <0.001 |
|                 tx16550_1                                                                             |    <0.001 |
|                 xuart_tx_load_sm_1                                                                    |    <0.001 |
|         pmod_bridge_0                                                                                 |     0.000 |
|           inst                                                                                        |     0.000 |
|     audio_core_0                                                                                      |     0.102 |
|       inst                                                                                            |     0.102 |
|         u_DeltaSigma                                                                                  |     0.001 |
|         u_Drum                                                                                        |     0.028 |
|           u_190Hz_Trig                                                                                |    <0.001 |
|             u_Trig1                                                                                   |    <0.001 |
|           u_285Hz_Trig1                                                                               |    <0.001 |
|             u_Trig1                                                                                   |    <0.001 |
|           u_370Hz_Sin                                                                                 |     0.009 |
|             u_Sin4                                                                                    |     0.008 |
|           u_fader_1_0_16ms                                                                            |     0.005 |
|           u_fader_2_0_16ms                                                                            |     0.004 |
|           u_fader_3_0_16ms                                                                            |     0.003 |
|         u_Sin                                                                                         |     0.014 |
|         u_Sin1                                                                                        |     0.013 |
|         u_Sin2                                                                                        |     0.013 |
|         u_Sin3                                                                                        |     0.015 |
|     axi_gpio_drum                                                                                     |    <0.001 |
|       U0                                                                                              |    <0.001 |
|         AXI_LITE_IPIF_I                                                                               |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                          |    <0.001 |
|             I_DECODER                                                                                 |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                           |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                           |    <0.001 |
|         gpio_core_1                                                                                   |    <0.001 |
|     axi_uartlite_0                                                                                    |    <0.001 |
|       U0                                                                                              |    <0.001 |
|         AXI_LITE_IPIF_I                                                                               |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                          |    <0.001 |
|             I_DECODER                                                                                 |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                           |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                           |    <0.001 |
|         UARTLITE_CORE_I                                                                               |    <0.001 |
|           BAUD_RATE_I                                                                                 |    <0.001 |
|           UARTLITE_RX_I                                                                               |    <0.001 |
|             INPUT_DOUBLE_REGS3                                                                        |    <0.001 |
|             SRL_FIFO_I                                                                                |    <0.001 |
|               I_SRL_FIFO_RBU_F                                                                        |    <0.001 |
|                 CNTR_INCR_DECR_ADDN_F_I                                                               |    <0.001 |
|                 DYNSHREG_F_I                                                                          |    <0.001 |
|           UARTLITE_TX_I                                                                               |    <0.001 |
|             SRL_FIFO_I                                                                                |    <0.001 |
|               I_SRL_FIFO_RBU_F                                                                        |    <0.001 |
|                 CNTR_INCR_DECR_ADDN_F_I                                                               |    <0.001 |
|                 DYNSHREG_F_I                                                                          |    <0.001 |
|     blk_mem_gen_0                                                                                     |     0.006 |
|       U0                                                                                              |     0.006 |
|         inst_blk_mem_gen                                                                              |     0.006 |
|           gnbram.gnativebmg.native_blk_mem_gen                                                        |     0.006 |
|             valid.cstr                                                                                |     0.006 |
|               has_mux_b.B                                                                             |    <0.001 |
|               ramloop[0].ram.r                                                                        |     0.001 |
|                 prim_noinit.ram                                                                       |     0.001 |
|               ramloop[10].ram.r                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[11].ram.r                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[12].ram.r                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[13].ram.r                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[14].ram.r                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[15].ram.r                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[16].ram.r                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[17].ram.r                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[18].ram.r                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[19].ram.r                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[1].ram.r                                                                        |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[20].ram.r                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[21].ram.r                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[22].ram.r                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[23].ram.r                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[24].ram.r                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[25].ram.r                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[26].ram.r                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[27].ram.r                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[28].ram.r                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[29].ram.r                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[2].ram.r                                                                        |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[30].ram.r                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[31].ram.r                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[32].ram.r                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[33].ram.r                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[34].ram.r                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[35].ram.r                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[36].ram.r                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[37].ram.r                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[38].ram.r                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[39].ram.r                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[3].ram.r                                                                        |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[40].ram.r                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[41].ram.r                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[42].ram.r                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[43].ram.r                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[44].ram.r                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[45].ram.r                                                                       |     0.001 |
|                 prim_noinit.ram                                                                       |     0.001 |
|               ramloop[46].ram.r                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[47].ram.r                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[4].ram.r                                                                        |     0.001 |
|                 prim_noinit.ram                                                                       |     0.001 |
|               ramloop[5].ram.r                                                                        |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[6].ram.r                                                                        |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[7].ram.r                                                                        |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[8].ram.r                                                                        |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[9].ram.r                                                                        |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|     clk_wiz_0                                                                                         |     0.107 |
|       inst                                                                                            |     0.107 |
|     debounce_0                                                                                        |    <0.001 |
|       inst                                                                                            |    <0.001 |
|     finger_detection_0                                                                                |    <0.001 |
|       inst                                                                                            |    <0.001 |
|     mdm_1                                                                                             |    <0.001 |
|       U0                                                                                              |    <0.001 |
|         MDM_Core_I1                                                                                   |    <0.001 |
|           JTAG_CONTROL_I                                                                              |    <0.001 |
|             Use_BSCAN.FDC_I                                                                           |    <0.001 |
|             Use_BSCAN.SYNC_FDRE                                                                       |    <0.001 |
|             Use_Config_SRL16E.SRL16E_1                                                                |    <0.001 |
|             Use_Config_SRL16E.SRL16E_2                                                                |    <0.001 |
|             Use_ID_SRL16E.SRL16E_ID_1                                                                 |    <0.001 |
|             Use_ID_SRL16E.SRL16E_ID_2                                                                 |    <0.001 |
|         No_Dbg_Reg_Access.BUFG_DRCK                                                                   |    <0.001 |
|         Use_E2.BSCAN_I                                                                                |    <0.001 |
|     microblaze_0                                                                                      |     0.012 |
|       U0                                                                                              |     0.012 |
|         MicroBlaze_Core_I                                                                             |     0.012 |
|           Performance.Core                                                                            |     0.012 |
|             Data_Flow_I                                                                               |     0.005 |
|               ALU_I                                                                                   |    <0.001 |
|                 Using_FPGA.ALL_Bits[0].ALU_Bit_I1                                                     |    <0.001 |
|                   Last_Bit.I_ALU_LUT_2                                                                |    <0.001 |
|                   Last_Bit.I_ALU_LUT_V5                                                               |    <0.001 |
|                   Last_Bit.MULT_AND_I                                                                 |    <0.001 |
|                   Last_Bit.MUXCY_XOR_I                                                                |     0.000 |
|                 Using_FPGA.ALL_Bits[10].ALU_Bit_I1                                                    |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                            |    <0.001 |
|                 Using_FPGA.ALL_Bits[11].ALU_Bit_I1                                                    |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                 Using_FPGA.ALL_Bits[12].ALU_Bit_I1                                                    |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                 Using_FPGA.ALL_Bits[13].ALU_Bit_I1                                                    |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                 Using_FPGA.ALL_Bits[14].ALU_Bit_I1                                                    |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                            |    <0.001 |
|                 Using_FPGA.ALL_Bits[15].ALU_Bit_I1                                                    |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                 Using_FPGA.ALL_Bits[16].ALU_Bit_I1                                                    |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                 Using_FPGA.ALL_Bits[17].ALU_Bit_I1                                                    |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                 Using_FPGA.ALL_Bits[18].ALU_Bit_I1                                                    |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                            |    <0.001 |
|                 Using_FPGA.ALL_Bits[19].ALU_Bit_I1                                                    |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                 Using_FPGA.ALL_Bits[1].ALU_Bit_I1                                                     |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                 Using_FPGA.ALL_Bits[20].ALU_Bit_I1                                                    |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                 Using_FPGA.ALL_Bits[21].ALU_Bit_I1                                                    |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                 Using_FPGA.ALL_Bits[22].ALU_Bit_I1                                                    |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                            |    <0.001 |
|                 Using_FPGA.ALL_Bits[23].ALU_Bit_I1                                                    |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                 Using_FPGA.ALL_Bits[24].ALU_Bit_I1                                                    |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                 Using_FPGA.ALL_Bits[25].ALU_Bit_I1                                                    |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                 Using_FPGA.ALL_Bits[26].ALU_Bit_I1                                                    |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                            |    <0.001 |
|                 Using_FPGA.ALL_Bits[27].ALU_Bit_I1                                                    |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                 Using_FPGA.ALL_Bits[28].ALU_Bit_I1                                                    |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                 Using_FPGA.ALL_Bits[29].ALU_Bit_I1                                                    |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                 Using_FPGA.ALL_Bits[2].ALU_Bit_I1                                                     |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                            |    <0.001 |
|                 Using_FPGA.ALL_Bits[30].ALU_Bit_I1                                                    |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                            |    <0.001 |
|                 Using_FPGA.ALL_Bits[31].ALU_Bit_I1                                                    |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                 Using_FPGA.ALL_Bits[3].ALU_Bit_I1                                                     |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                 Using_FPGA.ALL_Bits[4].ALU_Bit_I1                                                     |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                 Using_FPGA.ALL_Bits[5].ALU_Bit_I1                                                     |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                 Using_FPGA.ALL_Bits[6].ALU_Bit_I1                                                     |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                            |    <0.001 |
|                 Using_FPGA.ALL_Bits[7].ALU_Bit_I1                                                     |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                 Using_FPGA.ALL_Bits[8].ALU_Bit_I1                                                     |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                 Using_FPGA.ALL_Bits[9].ALU_Bit_I1                                                     |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|               Byte_Doublet_Handle_gti_I                                                               |    <0.001 |
|               Data_Flow_Logic_I                                                                       |    <0.001 |
|                 Gen_Bits[0].MEM_EX_Result_Inst                                                        |    <0.001 |
|                 Gen_Bits[10].MEM_EX_Result_Inst                                                       |    <0.001 |
|                 Gen_Bits[11].MEM_EX_Result_Inst                                                       |    <0.001 |
|                 Gen_Bits[12].MEM_EX_Result_Inst                                                       |    <0.001 |
|                 Gen_Bits[13].MEM_EX_Result_Inst                                                       |    <0.001 |
|                 Gen_Bits[14].MEM_EX_Result_Inst                                                       |    <0.001 |
|                 Gen_Bits[15].MEM_EX_Result_Inst                                                       |    <0.001 |
|                 Gen_Bits[16].MEM_EX_Result_Inst                                                       |    <0.001 |
|                 Gen_Bits[17].MEM_EX_Result_Inst                                                       |    <0.001 |
|                 Gen_Bits[18].MEM_EX_Result_Inst                                                       |    <0.001 |
|                 Gen_Bits[19].MEM_EX_Result_Inst                                                       |    <0.001 |
|                 Gen_Bits[1].MEM_EX_Result_Inst                                                        |    <0.001 |
|                 Gen_Bits[20].MEM_EX_Result_Inst                                                       |    <0.001 |
|                 Gen_Bits[21].MEM_EX_Result_Inst                                                       |    <0.001 |
|                 Gen_Bits[22].MEM_EX_Result_Inst                                                       |    <0.001 |
|                 Gen_Bits[23].MEM_EX_Result_Inst                                                       |    <0.001 |
|                 Gen_Bits[24].MEM_EX_Result_Inst                                                       |    <0.001 |
|                 Gen_Bits[25].MEM_EX_Result_Inst                                                       |    <0.001 |
|                 Gen_Bits[26].MEM_EX_Result_Inst                                                       |    <0.001 |
|                 Gen_Bits[27].MEM_EX_Result_Inst                                                       |    <0.001 |
|                 Gen_Bits[28].MEM_EX_Result_Inst                                                       |    <0.001 |
|                 Gen_Bits[29].MEM_EX_Result_Inst                                                       |    <0.001 |
|                 Gen_Bits[2].MEM_EX_Result_Inst                                                        |    <0.001 |
|                 Gen_Bits[30].MEM_EX_Result_Inst                                                       |    <0.001 |
|                 Gen_Bits[31].MEM_EX_Result_Inst                                                       |    <0.001 |
|                 Gen_Bits[3].MEM_EX_Result_Inst                                                        |    <0.001 |
|                 Gen_Bits[4].MEM_EX_Result_Inst                                                        |    <0.001 |
|                 Gen_Bits[5].MEM_EX_Result_Inst                                                        |    <0.001 |
|                 Gen_Bits[6].MEM_EX_Result_Inst                                                        |    <0.001 |
|                 Gen_Bits[7].MEM_EX_Result_Inst                                                        |    <0.001 |
|                 Gen_Bits[8].MEM_EX_Result_Inst                                                        |    <0.001 |
|                 Gen_Bits[9].MEM_EX_Result_Inst                                                        |    <0.001 |
|               Operand_Select_I                                                                        |    <0.001 |
|                 Gen_Bit[0].MUXF7_I1                                                                   |    <0.001 |
|                 Gen_Bit[10].MUXF7_I1                                                                  |    <0.001 |
|                 Gen_Bit[11].MUXF7_I1                                                                  |    <0.001 |
|                 Gen_Bit[12].MUXF7_I1                                                                  |    <0.001 |
|                 Gen_Bit[13].MUXF7_I1                                                                  |    <0.001 |
|                 Gen_Bit[14].MUXF7_I1                                                                  |    <0.001 |
|                 Gen_Bit[15].MUXF7_I1                                                                  |    <0.001 |
|                 Gen_Bit[16].MUXF7_I1                                                                  |    <0.001 |
|                 Gen_Bit[17].MUXF7_I1                                                                  |    <0.001 |
|                 Gen_Bit[18].MUXF7_I1                                                                  |    <0.001 |
|                 Gen_Bit[19].MUXF7_I1                                                                  |    <0.001 |
|                 Gen_Bit[1].MUXF7_I1                                                                   |    <0.001 |
|                 Gen_Bit[20].MUXF7_I1                                                                  |    <0.001 |
|                 Gen_Bit[21].MUXF7_I1                                                                  |    <0.001 |
|                 Gen_Bit[22].MUXF7_I1                                                                  |    <0.001 |
|                 Gen_Bit[23].MUXF7_I1                                                                  |    <0.001 |
|                 Gen_Bit[24].MUXF7_I1                                                                  |    <0.001 |
|                 Gen_Bit[25].MUXF7_I1                                                                  |    <0.001 |
|                 Gen_Bit[26].MUXF7_I1                                                                  |    <0.001 |
|                 Gen_Bit[27].MUXF7_I1                                                                  |    <0.001 |
|                 Gen_Bit[28].MUXF7_I1                                                                  |    <0.001 |
|                 Gen_Bit[29].MUXF7_I1                                                                  |    <0.001 |
|                 Gen_Bit[2].MUXF7_I1                                                                   |    <0.001 |
|                 Gen_Bit[30].MUXF7_I1                                                                  |    <0.001 |
|                 Gen_Bit[31].MUXF7_I1                                                                  |    <0.001 |
|                 Gen_Bit[3].MUXF7_I1                                                                   |    <0.001 |
|                 Gen_Bit[4].MUXF7_I1                                                                   |    <0.001 |
|                 Gen_Bit[5].MUXF7_I1                                                                   |    <0.001 |
|                 Gen_Bit[6].MUXF7_I1                                                                   |    <0.001 |
|                 Gen_Bit[7].MUXF7_I1                                                                   |    <0.001 |
|                 Gen_Bit[8].MUXF7_I1                                                                   |    <0.001 |
|                 Gen_Bit[9].MUXF7_I1                                                                   |    <0.001 |
|               Register_File_I                                                                         |     0.001 |
|                 Using_LUT6.All_RAM32M[0].ram32m_i                                                     |    <0.001 |
|                   Using_FPGA.Native                                                                   |    <0.001 |
|                 Using_LUT6.All_RAM32M[10].ram32m_i                                                    |    <0.001 |
|                   Using_FPGA.Native                                                                   |    <0.001 |
|                 Using_LUT6.All_RAM32M[11].ram32m_i                                                    |    <0.001 |
|                   Using_FPGA.Native                                                                   |    <0.001 |
|                 Using_LUT6.All_RAM32M[12].ram32m_i                                                    |    <0.001 |
|                   Using_FPGA.Native                                                                   |    <0.001 |
|                 Using_LUT6.All_RAM32M[13].ram32m_i                                                    |    <0.001 |
|                   Using_FPGA.Native                                                                   |    <0.001 |
|                 Using_LUT6.All_RAM32M[14].ram32m_i                                                    |    <0.001 |
|                   Using_FPGA.Native                                                                   |    <0.001 |
|                 Using_LUT6.All_RAM32M[15].ram32m_i                                                    |    <0.001 |
|                   Using_FPGA.Native                                                                   |    <0.001 |
|                 Using_LUT6.All_RAM32M[1].ram32m_i                                                     |    <0.001 |
|                   Using_FPGA.Native                                                                   |    <0.001 |
|                 Using_LUT6.All_RAM32M[2].ram32m_i                                                     |    <0.001 |
|                   Using_FPGA.Native                                                                   |    <0.001 |
|                 Using_LUT6.All_RAM32M[3].ram32m_i                                                     |    <0.001 |
|                   Using_FPGA.Native                                                                   |    <0.001 |
|                 Using_LUT6.All_RAM32M[4].ram32m_i                                                     |    <0.001 |
|                   Using_FPGA.Native                                                                   |    <0.001 |
|                 Using_LUT6.All_RAM32M[5].ram32m_i                                                     |    <0.001 |
|                   Using_FPGA.Native                                                                   |    <0.001 |
|                 Using_LUT6.All_RAM32M[6].ram32m_i                                                     |    <0.001 |
|                   Using_FPGA.Native                                                                   |    <0.001 |
|                 Using_LUT6.All_RAM32M[7].ram32m_i                                                     |    <0.001 |
|                   Using_FPGA.Native                                                                   |    <0.001 |
|                 Using_LUT6.All_RAM32M[8].ram32m_i                                                     |    <0.001 |
|                   Using_FPGA.Native                                                                   |    <0.001 |
|                 Using_LUT6.All_RAM32M[9].ram32m_i                                                     |    <0.001 |
|                   Using_FPGA.Native                                                                   |    <0.001 |
|               Shift_Logic_Module_I                                                                    |     0.000 |
|               Using_DAXI_ALU_Carry.Direct_MUXCY_I                                                     |    <0.001 |
|               Using_DAXI_ALU_Carry.Post_MUXCY_I                                                       |     0.000 |
|               Using_DAXI_ALU_Carry.direct_lut_INST                                                    |     0.000 |
|               Zero_Detect_I                                                                           |    <0.001 |
|                 Part_Of_Zero_Carry_Start                                                              |    <0.001 |
|                 Zero_Detecting[2].I_Part_Of_Zero_Detect                                               |     0.000 |
|                 Zero_Detecting[3].I_Part_Of_Zero_Detect                                               |    <0.001 |
|               exception_registers_I1                                                                  |    <0.001 |
|                 CarryIn_MUXCY                                                                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[0].I_RET_ADDR_WB                                         |    <0.001 |
|                   Using_FPGA.Native                                                                   |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[0].MUXCY_XOR_I                                           |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[0].WB_PC_FDE                                             |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[10].I_RET_ADDR_WB                                        |    <0.001 |
|                   Using_FPGA.Native                                                                   |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[10].MUXCY_XOR_I                                          |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[10].WB_PC_FDE                                            |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[11].I_RET_ADDR_WB                                        |    <0.001 |
|                   Using_FPGA.Native                                                                   |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[11].MUXCY_XOR_I                                          |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[11].WB_PC_FDE                                            |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[12].I_RET_ADDR_WB                                        |    <0.001 |
|                   Using_FPGA.Native                                                                   |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[12].MUXCY_XOR_I                                          |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[12].WB_PC_FDE                                            |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[13].I_RET_ADDR_WB                                        |    <0.001 |
|                   Using_FPGA.Native                                                                   |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[13].MUXCY_XOR_I                                          |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[13].WB_PC_FDE                                            |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[14].I_RET_ADDR_WB                                        |    <0.001 |
|                   Using_FPGA.Native                                                                   |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[14].MUXCY_XOR_I                                          |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[14].WB_PC_FDE                                            |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[15].I_RET_ADDR_WB                                        |    <0.001 |
|                   Using_FPGA.Native                                                                   |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[15].MUXCY_XOR_I                                          |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[15].WB_PC_FDE                                            |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[16].I_RET_ADDR_WB                                        |    <0.001 |
|                   Using_FPGA.Native                                                                   |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[16].MUXCY_XOR_I                                          |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[16].WB_PC_FDE                                            |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[17].I_RET_ADDR_WB                                        |    <0.001 |
|                   Using_FPGA.Native                                                                   |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[17].MUXCY_XOR_I                                          |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[17].WB_PC_FDE                                            |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[18].I_RET_ADDR_WB                                        |    <0.001 |
|                   Using_FPGA.Native                                                                   |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[18].MUXCY_XOR_I                                          |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[18].WB_PC_FDE                                            |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[19].I_RET_ADDR_WB                                        |    <0.001 |
|                   Using_FPGA.Native                                                                   |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[19].MUXCY_XOR_I                                          |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[19].WB_PC_FDE                                            |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[1].I_RET_ADDR_WB                                         |    <0.001 |
|                   Using_FPGA.Native                                                                   |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[1].MUXCY_XOR_I                                           |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[1].WB_PC_FDE                                             |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[20].I_RET_ADDR_WB                                        |    <0.001 |
|                   Using_FPGA.Native                                                                   |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[20].MUXCY_XOR_I                                          |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[20].WB_PC_FDE                                            |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[21].I_RET_ADDR_WB                                        |    <0.001 |
|                   Using_FPGA.Native                                                                   |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[21].MUXCY_XOR_I                                          |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[21].WB_PC_FDE                                            |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[22].I_RET_ADDR_WB                                        |    <0.001 |
|                   Using_FPGA.Native                                                                   |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[22].MUXCY_XOR_I                                          |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[22].WB_PC_FDE                                            |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[23].I_RET_ADDR_WB                                        |    <0.001 |
|                   Using_FPGA.Native                                                                   |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[23].MUXCY_XOR_I                                          |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[23].WB_PC_FDE                                            |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[24].I_RET_ADDR_WB                                        |    <0.001 |
|                   Using_FPGA.Native                                                                   |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[24].MUXCY_XOR_I                                          |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[24].WB_PC_FDE                                            |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[25].I_RET_ADDR_WB                                        |    <0.001 |
|                   Using_FPGA.Native                                                                   |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[25].MUXCY_XOR_I                                          |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[25].WB_PC_FDE                                            |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[26].I_RET_ADDR_WB                                        |    <0.001 |
|                   Using_FPGA.Native                                                                   |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[26].MUXCY_XOR_I                                          |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[26].WB_PC_FDE                                            |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[27].I_RET_ADDR_WB                                        |    <0.001 |
|                   Using_FPGA.Native                                                                   |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[27].MUXCY_XOR_I                                          |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[27].WB_PC_FDE                                            |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[28].I_RET_ADDR_WB                                        |    <0.001 |
|                   Using_FPGA.Native                                                                   |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[28].MUXCY_XOR_I                                          |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[28].WB_PC_FDE                                            |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[29].I_RET_ADDR_WB                                        |    <0.001 |
|                   Using_FPGA.Native                                                                   |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[29].MUXCY_XOR_I                                          |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[29].WB_PC_FDE                                            |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[2].I_RET_ADDR_WB                                         |    <0.001 |
|                   Using_FPGA.Native                                                                   |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[2].MUXCY_XOR_I                                           |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[2].WB_PC_FDE                                             |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[30].I_RET_ADDR_WB                                        |    <0.001 |
|                   Using_FPGA.Native                                                                   |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[30].MUXCY_XOR_I                                          |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[30].WB_PC_FDE                                            |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[31].I_RET_ADDR_WB                                        |    <0.001 |
|                   Using_FPGA.Native                                                                   |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[31].MUXCY_XOR_I                                          |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[31].WB_PC_FDE                                            |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[3].I_RET_ADDR_WB                                         |    <0.001 |
|                   Using_FPGA.Native                                                                   |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[3].MUXCY_XOR_I                                           |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[3].WB_PC_FDE                                             |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[4].I_RET_ADDR_WB                                         |    <0.001 |
|                   Using_FPGA.Native                                                                   |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[4].MUXCY_XOR_I                                           |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[4].WB_PC_FDE                                             |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[5].I_RET_ADDR_WB                                         |    <0.001 |
|                   Using_FPGA.Native                                                                   |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[5].MUXCY_XOR_I                                           |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[5].WB_PC_FDE                                             |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[6].I_RET_ADDR_WB                                         |    <0.001 |
|                   Using_FPGA.Native                                                                   |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[6].MUXCY_XOR_I                                           |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[6].WB_PC_FDE                                             |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[7].I_RET_ADDR_WB                                         |    <0.001 |
|                   Using_FPGA.Native                                                                   |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[7].MUXCY_XOR_I                                           |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[7].WB_PC_FDE                                             |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[8].I_RET_ADDR_WB                                         |    <0.001 |
|                   Using_FPGA.Native                                                                   |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[8].MUXCY_XOR_I                                           |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[8].WB_PC_FDE                                             |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[9].I_RET_ADDR_WB                                         |    <0.001 |
|                   Using_FPGA.Native                                                                   |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[9].MUXCY_XOR_I                                           |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[9].WB_PC_FDE                                             |    <0.001 |
|               msr_reg_i                                                                               |    <0.001 |
|                 MEM_MSR_Bits[28].Using_FDR.MSR_I                                                      |    <0.001 |
|                 MEM_MSR_Bits[29].Using_FDR.MSR_I                                                      |    <0.001 |
|                 MEM_MSR_Bits[30].Using_FDR.MSR_I                                                      |    <0.001 |
|                 OF_EX_MSR_Bits[28].Using_FDR.MSR_ex_I                                                 |    <0.001 |
|                 OF_EX_MSR_Bits[28].Using_FDR.MSR_of_I                                                 |    <0.001 |
|                 OF_EX_MSR_Bits[29].Using_FDR.MSR_ex_I                                                 |    <0.001 |
|                 OF_EX_MSR_Bits[30].Using_FDR.MSR_ex_I                                                 |    <0.001 |
|                 OF_EX_MSR_Bits[30].Using_FDR.MSR_of_I                                                 |    <0.001 |
|             Decode_I                                                                                  |     0.005 |
|               PC_Module_I                                                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[0].Gen_Instr_DFF                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[0].PC_Mux_MUXF7                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[10].Gen_Instr_DFF                                            |    <0.001 |
|                 Instruction_Prefetch_Mux[10].PC_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[11].Gen_Instr_DFF                                            |    <0.001 |
|                 Instruction_Prefetch_Mux[11].PC_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[12].Gen_Instr_DFF                                            |    <0.001 |
|                 Instruction_Prefetch_Mux[12].PC_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[13].Gen_Instr_DFF                                            |    <0.001 |
|                 Instruction_Prefetch_Mux[13].PC_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[14].Gen_Instr_DFF                                            |    <0.001 |
|                 Instruction_Prefetch_Mux[14].PC_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[15].Gen_Instr_DFF                                            |    <0.001 |
|                 Instruction_Prefetch_Mux[15].PC_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[16].Gen_Instr_DFF                                            |    <0.001 |
|                 Instruction_Prefetch_Mux[16].PC_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[17].Gen_Instr_DFF                                            |    <0.001 |
|                 Instruction_Prefetch_Mux[17].PC_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[18].Gen_Instr_DFF                                            |    <0.001 |
|                 Instruction_Prefetch_Mux[18].PC_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[19].Gen_Instr_DFF                                            |    <0.001 |
|                 Instruction_Prefetch_Mux[19].PC_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[1].Gen_Instr_DFF                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[1].PC_Mux_MUXF7                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[20].Gen_Instr_DFF                                            |    <0.001 |
|                 Instruction_Prefetch_Mux[20].PC_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[21].Gen_Instr_DFF                                            |    <0.001 |
|                 Instruction_Prefetch_Mux[21].PC_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[22].Gen_Instr_DFF                                            |    <0.001 |
|                 Instruction_Prefetch_Mux[22].PC_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[23].Gen_Instr_DFF                                            |    <0.001 |
|                 Instruction_Prefetch_Mux[23].PC_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[24].Gen_Instr_DFF                                            |    <0.001 |
|                 Instruction_Prefetch_Mux[24].PC_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[25].Gen_Instr_DFF                                            |    <0.001 |
|                 Instruction_Prefetch_Mux[25].PC_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[26].Gen_Instr_DFF                                            |    <0.001 |
|                 Instruction_Prefetch_Mux[26].PC_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[27].Gen_Instr_DFF                                            |    <0.001 |
|                 Instruction_Prefetch_Mux[27].PC_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[28].Gen_Instr_DFF                                            |    <0.001 |
|                 Instruction_Prefetch_Mux[28].PC_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[29].Gen_Instr_DFF                                            |    <0.001 |
|                 Instruction_Prefetch_Mux[29].PC_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[2].Gen_Instr_DFF                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[2].PC_Mux_MUXF7                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[30].Gen_Instr_DFF                                            |    <0.001 |
|                 Instruction_Prefetch_Mux[30].PC_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[31].Gen_Instr_DFF                                            |    <0.001 |
|                 Instruction_Prefetch_Mux[31].PC_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[3].Gen_Instr_DFF                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[3].PC_Mux_MUXF7                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[4].Gen_Instr_DFF                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[4].PC_Mux_MUXF7                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[5].Gen_Instr_DFF                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[5].PC_Mux_MUXF7                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[6].Gen_Instr_DFF                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[6].PC_Mux_MUXF7                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[7].Gen_Instr_DFF                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[7].PC_Mux_MUXF7                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[8].Gen_Instr_DFF                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[8].PC_Mux_MUXF7                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[9].Gen_Instr_DFF                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[9].PC_Mux_MUXF7                                              |    <0.001 |
|                 Using_FPGA.Incr_PC[0].MUXCY_XOR_I                                                     |    <0.001 |
|                 Using_FPGA.Incr_PC[10].MUXCY_XOR_I                                                    |     0.000 |
|                 Using_FPGA.Incr_PC[11].MUXCY_XOR_I                                                    |     0.000 |
|                 Using_FPGA.Incr_PC[12].MUXCY_XOR_I                                                    |    <0.001 |
|                 Using_FPGA.Incr_PC[13].MUXCY_XOR_I                                                    |     0.000 |
|                 Using_FPGA.Incr_PC[14].MUXCY_XOR_I                                                    |     0.000 |
|                 Using_FPGA.Incr_PC[15].MUXCY_XOR_I                                                    |     0.000 |
|                 Using_FPGA.Incr_PC[16].MUXCY_XOR_I                                                    |    <0.001 |
|                 Using_FPGA.Incr_PC[17].MUXCY_XOR_I                                                    |     0.000 |
|                 Using_FPGA.Incr_PC[18].MUXCY_XOR_I                                                    |     0.000 |
|                 Using_FPGA.Incr_PC[19].MUXCY_XOR_I                                                    |     0.000 |
|                 Using_FPGA.Incr_PC[1].MUXCY_XOR_I                                                     |     0.000 |
|                 Using_FPGA.Incr_PC[20].MUXCY_XOR_I                                                    |    <0.001 |
|                 Using_FPGA.Incr_PC[21].MUXCY_XOR_I                                                    |     0.000 |
|                 Using_FPGA.Incr_PC[22].MUXCY_XOR_I                                                    |     0.000 |
|                 Using_FPGA.Incr_PC[23].MUXCY_XOR_I                                                    |     0.000 |
|                 Using_FPGA.Incr_PC[24].MUXCY_XOR_I                                                    |    <0.001 |
|                 Using_FPGA.Incr_PC[25].MUXCY_XOR_I                                                    |     0.000 |
|                 Using_FPGA.Incr_PC[26].MUXCY_XOR_I                                                    |     0.000 |
|                 Using_FPGA.Incr_PC[27].MUXCY_XOR_I                                                    |     0.000 |
|                 Using_FPGA.Incr_PC[28].MUXCY_XOR_I                                                    |    <0.001 |
|                 Using_FPGA.Incr_PC[29].MUXCY_XOR_I                                                    |     0.000 |
|                 Using_FPGA.Incr_PC[2].MUXCY_XOR_I                                                     |     0.000 |
|                 Using_FPGA.Incr_PC[3].MUXCY_XOR_I                                                     |     0.000 |
|                 Using_FPGA.Incr_PC[4].MUXCY_XOR_I                                                     |    <0.001 |
|                 Using_FPGA.Incr_PC[5].MUXCY_XOR_I                                                     |     0.000 |
|                 Using_FPGA.Incr_PC[6].MUXCY_XOR_I                                                     |     0.000 |
|                 Using_FPGA.Incr_PC[7].MUXCY_XOR_I                                                     |     0.000 |
|                 Using_FPGA.Incr_PC[8].MUXCY_XOR_I                                                     |    <0.001 |
|                 Using_FPGA.Incr_PC[9].MUXCY_XOR_I                                                     |     0.000 |
|               PreFetch_Buffer_I1                                                                      |     0.002 |
|                 Gen_Mux_Select_LUT6[1].Gen_Sel_DFF                                                    |    <0.001 |
|                 Gen_Mux_Select_LUT6[1].Mux_Select_LUT6                                                |    <0.001 |
|                 Gen_Mux_Select_LUT6[2].Gen_Sel_DFF                                                    |    <0.001 |
|                 Gen_Mux_Select_LUT6[2].Mux_Select_LUT6                                                |    <0.001 |
|                 Gen_Mux_Select_LUT6[3].Gen_Sel_DFF                                                    |    <0.001 |
|                 Gen_Mux_Select_LUT6[3].Mux_Select_LUT6                                                |    <0.001 |
|                 Gen_Mux_Select_LUT6[4].Gen_Sel_DFF                                                    |    <0.001 |
|                 Gen_Mux_Select_LUT6[4].Mux_Select_LUT6                                                |    <0.001 |
|                 Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Mux_Select_Delayslot_LUT6                       |    <0.001 |
|                 Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Sel_Mux_MUXF7                                   |    <0.001 |
|                 Instruction_Prefetch_Mux[0].Gen_Instr_DFF                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[0].Instr_Mux_MUXF7                                           |    <0.001 |
|                 Instruction_Prefetch_Mux[10].Gen_Instr_DFF                                            |    <0.001 |
|                 Instruction_Prefetch_Mux[10].Instr_Mux_MUXF7                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[11].Gen_Instr_DFF                                            |    <0.001 |
|                 Instruction_Prefetch_Mux[11].Instr_Mux_MUXF7                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[12].Gen_Instr_DFF                                            |    <0.001 |
|                 Instruction_Prefetch_Mux[12].Instr_Mux_MUXF7                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[13].Gen_Instr_DFF                                            |    <0.001 |
|                 Instruction_Prefetch_Mux[13].Instr_Mux_MUXF7                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[14].Gen_Instr_DFF                                            |    <0.001 |
|                 Instruction_Prefetch_Mux[14].Instr_Mux_MUXF7                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[15].Gen_Instr_DFF                                            |    <0.001 |
|                 Instruction_Prefetch_Mux[15].Instr_Mux_MUXF7                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[16].Gen_Instr_DFF                                            |    <0.001 |
|                 Instruction_Prefetch_Mux[16].Instr_Mux_MUXF7                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[17].Gen_Instr_DFF                                            |    <0.001 |
|                 Instruction_Prefetch_Mux[17].Instr_Mux_MUXF7                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[18].Gen_Instr_DFF                                            |    <0.001 |
|                 Instruction_Prefetch_Mux[18].Instr_Mux_MUXF7                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[19].Gen_Instr_DFF                                            |    <0.001 |
|                 Instruction_Prefetch_Mux[19].Instr_Mux_MUXF7                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[1].Gen_Instr_DFF                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[1].Instr_Mux_MUXF7                                           |    <0.001 |
|                 Instruction_Prefetch_Mux[20].Gen_Instr_DFF                                            |    <0.001 |
|                 Instruction_Prefetch_Mux[20].Instr_Mux_MUXF7                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[21].Gen_Instr_DFF                                            |    <0.001 |
|                 Instruction_Prefetch_Mux[21].Instr_Mux_MUXF7                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[22].Gen_Instr_DFF                                            |    <0.001 |
|                 Instruction_Prefetch_Mux[22].Instr_Mux_MUXF7                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[23].Gen_Instr_DFF                                            |    <0.001 |
|                 Instruction_Prefetch_Mux[23].Instr_Mux_MUXF7                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[24].Gen_Instr_DFF                                            |    <0.001 |
|                 Instruction_Prefetch_Mux[24].Instr_Mux_MUXF7                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[25].Gen_Instr_DFF                                            |    <0.001 |
|                 Instruction_Prefetch_Mux[25].Instr_Mux_MUXF7                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[26].Gen_Instr_DFF                                            |    <0.001 |
|                 Instruction_Prefetch_Mux[26].Instr_Mux_MUXF7                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[27].Gen_Instr_DFF                                            |    <0.001 |
|                 Instruction_Prefetch_Mux[27].Instr_Mux_MUXF7                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[28].Gen_Instr_DFF                                            |    <0.001 |
|                 Instruction_Prefetch_Mux[28].Instr_Mux_MUXF7                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[29].Gen_Instr_DFF                                            |    <0.001 |
|                 Instruction_Prefetch_Mux[29].Instr_Mux_MUXF7                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[2].Gen_Instr_DFF                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[2].Instr_Mux_MUXF7                                           |    <0.001 |
|                 Instruction_Prefetch_Mux[30].Gen_Instr_DFF                                            |    <0.001 |
|                 Instruction_Prefetch_Mux[30].Instr_Mux_MUXF7                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[31].Gen_Instr_DFF                                            |    <0.001 |
|                 Instruction_Prefetch_Mux[31].Instr_Mux_MUXF7                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[32].Gen_Instr_DFF                                            |    <0.001 |
|                 Instruction_Prefetch_Mux[32].Instr_Mux_MUXF7                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[33].Gen_Instr_DFF                                            |    <0.001 |
|                 Instruction_Prefetch_Mux[33].Instr_Mux_MUXF7                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[34].Gen_Instr_DFF                                            |    <0.001 |
|                 Instruction_Prefetch_Mux[34].Instr_Mux_MUXF7                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[35].Gen_Instr_DFF                                            |    <0.001 |
|                 Instruction_Prefetch_Mux[35].Instr_Mux_MUXF7                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[36].Gen_Instr_DFF                                            |    <0.001 |
|                 Instruction_Prefetch_Mux[36].Instr_Mux_MUXF7                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[37].Gen_Instr_DFF                                            |    <0.001 |
|                 Instruction_Prefetch_Mux[37].Instr_Mux_MUXF7                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[38].Gen_Instr_DFF                                            |    <0.001 |
|                 Instruction_Prefetch_Mux[38].Instr_Mux_MUXF7                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[39].Gen_Instr_DFF                                            |    <0.001 |
|                 Instruction_Prefetch_Mux[39].Instr_Mux_MUXF7                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[3].Gen_Instr_DFF                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[3].Instr_Mux_MUXF7                                           |    <0.001 |
|                 Instruction_Prefetch_Mux[40].Gen_Instr_DFF                                            |    <0.001 |
|                 Instruction_Prefetch_Mux[40].Instr_Mux_MUXF7                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[41].Gen_Instr_DFF                                            |    <0.001 |
|                 Instruction_Prefetch_Mux[41].Instr_Mux_MUXF7                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[42].Gen_Instr_DFF                                            |    <0.001 |
|                 Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[4].Gen_Instr_DFF                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[4].Instr_Mux_MUXF7                                           |    <0.001 |
|                 Instruction_Prefetch_Mux[5].Gen_Instr_DFF                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[5].Instr_Mux_MUXF7                                           |    <0.001 |
|                 Instruction_Prefetch_Mux[6].Gen_Instr_DFF                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[6].Instr_Mux_MUXF7                                           |    <0.001 |
|                 Instruction_Prefetch_Mux[7].Gen_Instr_DFF                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[7].Instr_Mux_MUXF7                                           |    <0.001 |
|                 Instruction_Prefetch_Mux[8].Gen_Instr_DFF                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[8].Instr_Mux_MUXF7                                           |    <0.001 |
|                 Instruction_Prefetch_Mux[9].Gen_Instr_DFF                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[9].Instr_Mux_MUXF7                                           |    <0.001 |
|                 Last_Sel_DFF                                                                          |    <0.001 |
|                 Mux_Select_Empty_LUT6                                                                 |    <0.001 |
|                 Mux_Select_OF_Valid_LUT6                                                              |    <0.001 |
|                 OF_Valid_DFF                                                                          |    <0.001 |
|               Use_MuxCy[10].OF_Piperun_Stage                                                          |    <0.001 |
|                 MUXCY_I                                                                               |    <0.001 |
|               Use_MuxCy[11].OF_Piperun_Stage                                                          |    <0.001 |
|                 MUXCY_I                                                                               |    <0.001 |
|               Use_MuxCy[1].OF_Piperun_Stage                                                           |     0.000 |
|                 MUXCY_I                                                                               |     0.000 |
|               Use_MuxCy[2].OF_Piperun_Stage                                                           |    <0.001 |
|                 MUXCY_I                                                                               |    <0.001 |
|               Use_MuxCy[3].OF_Piperun_Stage                                                           |    <0.001 |
|                 MUXCY_I                                                                               |    <0.001 |
|               Use_MuxCy[4].OF_Piperun_Stage                                                           |     0.000 |
|                 MUXCY_I                                                                               |     0.000 |
|               Use_MuxCy[5].OF_Piperun_Stage                                                           |     0.000 |
|                 MUXCY_I                                                                               |     0.000 |
|               Use_MuxCy[6].OF_Piperun_Stage                                                           |    <0.001 |
|                 MUXCY_I                                                                               |    <0.001 |
|               Use_MuxCy[7].OF_Piperun_Stage                                                           |     0.000 |
|                 MUXCY_I                                                                               |     0.000 |
|               Use_MuxCy[8].OF_Piperun_Stage                                                           |     0.000 |
|                 MUXCY_I                                                                               |     0.000 |
|               Use_MuxCy[9].OF_Piperun_Stage                                                           |     0.000 |
|                 MUXCY_I                                                                               |     0.000 |
|               Using_FPGA.Gen_Bits[28].MEM_EX_Result_Inst                                              |    <0.001 |
|               Using_FPGA.Gen_Bits[30].MEM_EX_Result_Inst                                              |    <0.001 |
|               Using_FPGA.Gen_Bits[31].MEM_EX_Result_Inst                                              |    <0.001 |
|               Using_FPGA_2.ex_byte_access_i_Inst                                                      |    <0.001 |
|               Using_FPGA_2.ex_doublet_access_i_Inst                                                   |    <0.001 |
|               Using_FPGA_2.ex_is_load_instr_Inst                                                      |    <0.001 |
|               Using_FPGA_2.ex_is_lwx_instr_Inst                                                       |    <0.001 |
|               Using_FPGA_2.ex_is_swx_instr_Inst                                                       |    <0.001 |
|               Using_FPGA_2.ex_load_store_instr_Inst                                                   |    <0.001 |
|               Using_FPGA_2.ex_reverse_mem_access_inst                                                 |    <0.001 |
|               Using_FPGA_3.ex_clear_MSR_BIP_instr_Inst                                                |    <0.001 |
|               Using_FPGA_3.of_clear_MSR_BIP_hold_Inst                                                 |    <0.001 |
|               Using_FPGA_4.of_read_ex_write_op1_conflict_INST1                                        |    <0.001 |
|               Using_FPGA_4.of_read_ex_write_op1_conflict_INST2                                        |    <0.001 |
|               Using_FPGA_4.of_read_ex_write_op2_conflict_INST1                                        |    <0.001 |
|               Using_FPGA_4.of_read_ex_write_op2_conflict_INST2                                        |    <0.001 |
|               Using_FPGA_4.of_read_ex_write_op3_conflict_INST1                                        |    <0.001 |
|               Using_FPGA_4.of_read_ex_write_op3_conflict_INST2                                        |    <0.001 |
|               Using_FPGA_4.of_read_mem_write_op1_conflict_INST1                                       |    <0.001 |
|               Using_FPGA_4.of_read_mem_write_op1_conflict_INST2                                       |    <0.001 |
|               Using_FPGA_4.of_read_mem_write_op2_conflict_INST1                                       |    <0.001 |
|               Using_FPGA_4.of_read_mem_write_op2_conflict_INST2                                       |    <0.001 |
|               Using_FPGA_4.of_read_mem_write_op3_conflict_INST1                                       |    <0.001 |
|               Using_FPGA_4.of_read_mem_write_op3_conflict_INST2                                       |    <0.001 |
|               Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1                                        |     0.000 |
|                 MUXCY_I                                                                               |     0.000 |
|               if_pc_incr_carry_and_0                                                                  |    <0.001 |
|                 MUXCY_I                                                                               |    <0.001 |
|               if_pc_incr_carry_and_3                                                                  |     0.000 |
|                 MUXCY_I                                                                               |     0.000 |
|               jump_logic_I1                                                                           |    <0.001 |
|                 MUXCY_JUMP_CARRY                                                                      |     0.000 |
|                 MUXCY_JUMP_CARRY2                                                                     |    <0.001 |
|                 MUXCY_JUMP_CARRY3                                                                     |    <0.001 |
|                 MUXCY_JUMP_CARRY4                                                                     |    <0.001 |
|                 MUXCY_JUMP_CARRY5                                                                     |     0.000 |
|                 MUXCY_JUMP_CARRY6                                                                     |    <0.001 |
|               mem_PipeRun_carry_and                                                                   |    <0.001 |
|                 MUXCY_I                                                                               |    <0.001 |
|               mem_wait_on_ready_N_carry_or                                                            |    <0.001 |
|                 MUXCY_I                                                                               |    <0.001 |
|             Use_DBUS.DAXI_Interface_I1                                                                |    <0.001 |
|             Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1                                                  |    <0.001 |
|             Use_Debug_Logic.Master_Core.Debug_Perf                                                    |     0.001 |
|               Serial_Dbg_Intf.SRL16E_1                                                                |    <0.001 |
|               Serial_Dbg_Intf.SRL16E_3                                                                |    <0.001 |
|               Serial_Dbg_Intf.SRL16E_4                                                                |    <0.001 |
|               Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I                                   |    <0.001 |
|               Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I                                   |    <0.001 |
|               Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I                                   |    <0.001 |
|               Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I                                   |    <0.001 |
|               Serial_Dbg_Intf.sync_dbg_brk_hit                                                        |    <0.001 |
|               Serial_Dbg_Intf.sync_dbg_hit                                                            |    <0.001 |
|                 sync_bits[0].sync_bit                                                                 |    <0.001 |
|               Serial_Dbg_Intf.sync_pause                                                              |     0.000 |
|               Serial_Dbg_Intf.sync_running_clock                                                      |    <0.001 |
|               Serial_Dbg_Intf.sync_sample                                                             |    <0.001 |
|                 sync_bits[0].sync_bit                                                                 |    <0.001 |
|                 sync_bits[1].sync_bit                                                                 |    <0.001 |
|                 sync_bits[2].sync_bit                                                                 |    <0.001 |
|                 sync_bits[3].sync_bit                                                                 |    <0.001 |
|                 sync_bits[4].sync_bit                                                                 |    <0.001 |
|                 sync_bits[5].sync_bit                                                                 |    <0.001 |
|                 sync_bits[6].sync_bit                                                                 |    <0.001 |
|                 sync_bits[7].sync_bit                                                                 |    <0.001 |
|                 sync_bits[9].sync_bit                                                                 |    <0.001 |
|               Serial_Dbg_Intf.sync_sleep                                                              |    <0.001 |
|               Serial_Dbg_Intf.sync_stop_CPU                                                           |    <0.001 |
|               Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I                    |    <0.001 |
|                 Compare[0].MUXCY_I                                                                    |    <0.001 |
|                 Compare[0].SRLC16E_I                                                                  |    <0.001 |
|                 Compare[1].MUXCY_I                                                                    |     0.000 |
|                 Compare[1].SRLC16E_I                                                                  |    <0.001 |
|                 Compare[2].MUXCY_I                                                                    |     0.000 |
|                 Compare[2].SRLC16E_I                                                                  |    <0.001 |
|                 Compare[3].MUXCY_I                                                                    |     0.000 |
|                 Compare[3].SRLC16E_I                                                                  |    <0.001 |
|                 Compare[4].MUXCY_I                                                                    |    <0.001 |
|                 Compare[4].SRLC16E_I                                                                  |    <0.001 |
|                 Compare[5].MUXCY_I                                                                    |     0.000 |
|                 Compare[5].SRLC16E_I                                                                  |    <0.001 |
|                 Compare[6].MUXCY_I                                                                    |     0.000 |
|                 Compare[6].SRLC16E_I                                                                  |    <0.001 |
|                 Compare[7].MUXCY_I                                                                    |     0.000 |
|                 Compare[7].SRLC16E_I                                                                  |    <0.001 |
|                 The_First_BreakPoints.MUXCY_Post                                                      |    <0.001 |
|               sync_trig_out_0                                                                         |    <0.001 |
|             Use_IBUS.IAXI_Interface_I1                                                                |    <0.001 |
|             instr_mux_I                                                                               |    <0.001 |
|             mem_databus_ready_sel_carry_or                                                            |    <0.001 |
|               MUXCY_I                                                                                 |    <0.001 |
|             read_data_mux_I                                                                           |    <0.001 |
|           Reset_DFF                                                                                   |    <0.001 |
|           Using_Async_Wakeup_0.Wakeup_DFF                                                             |    <0.001 |
|           Using_Async_Wakeup_1.Wakeup_DFF                                                             |    <0.001 |
|     microblaze_0_axi_intc                                                                             |     0.002 |
|       U0                                                                                              |     0.002 |
|         AXI_LITE_IPIF_I                                                                               |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                          |    <0.001 |
|             I_DECODER                                                                                 |    <0.001 |
|         INTC_CORE_I                                                                                   |     0.001 |
|           IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I                                  |     0.001 |
|             ram_reg_0_15_0_0                                                                          |    <0.001 |
|             ram_reg_0_15_10_10                                                                        |    <0.001 |
|             ram_reg_0_15_11_11                                                                        |    <0.001 |
|             ram_reg_0_15_12_12                                                                        |    <0.001 |
|             ram_reg_0_15_13_13                                                                        |    <0.001 |
|             ram_reg_0_15_14_14                                                                        |    <0.001 |
|             ram_reg_0_15_15_15                                                                        |    <0.001 |
|             ram_reg_0_15_16_16                                                                        |    <0.001 |
|             ram_reg_0_15_17_17                                                                        |    <0.001 |
|             ram_reg_0_15_18_18                                                                        |    <0.001 |
|             ram_reg_0_15_19_19                                                                        |    <0.001 |
|             ram_reg_0_15_1_1                                                                          |    <0.001 |
|             ram_reg_0_15_20_20                                                                        |    <0.001 |
|             ram_reg_0_15_21_21                                                                        |    <0.001 |
|             ram_reg_0_15_22_22                                                                        |    <0.001 |
|             ram_reg_0_15_23_23                                                                        |    <0.001 |
|             ram_reg_0_15_24_24                                                                        |    <0.001 |
|             ram_reg_0_15_25_25                                                                        |    <0.001 |
|             ram_reg_0_15_26_26                                                                        |    <0.001 |
|             ram_reg_0_15_27_27                                                                        |    <0.001 |
|             ram_reg_0_15_28_28                                                                        |    <0.001 |
|             ram_reg_0_15_29_29                                                                        |    <0.001 |
|             ram_reg_0_15_2_2                                                                          |    <0.001 |
|             ram_reg_0_15_30_30                                                                        |    <0.001 |
|             ram_reg_0_15_31_31                                                                        |    <0.001 |
|             ram_reg_0_15_3_3                                                                          |    <0.001 |
|             ram_reg_0_15_4_4                                                                          |    <0.001 |
|             ram_reg_0_15_5_5                                                                          |    <0.001 |
|             ram_reg_0_15_6_6                                                                          |    <0.001 |
|             ram_reg_0_15_7_7                                                                          |    <0.001 |
|             ram_reg_0_15_8_8                                                                          |    <0.001 |
|             ram_reg_0_15_9_9                                                                          |    <0.001 |
|     microblaze_0_axi_periph                                                                           |     0.006 |
|       m00_couplers                                                                                    |    <0.001 |
|         auto_ds                                                                                       |    <0.001 |
|           inst                                                                                        |    <0.001 |
|             gen_downsizer.gen_lite_downsizer.lite_downsizer_inst                                      |    <0.001 |
|       m01_couplers                                                                                    |    <0.001 |
|         auto_ds                                                                                       |    <0.001 |
|           inst                                                                                        |    <0.001 |
|             gen_downsizer.gen_lite_downsizer.lite_downsizer_inst                                      |    <0.001 |
|       m02_couplers                                                                                    |     0.002 |
|         auto_cc                                                                                       |     0.002 |
|           inst                                                                                        |     0.002 |
|             gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar                                 |    <0.001 |
|               handshake                                                                               |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                                          |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                                          |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw                                 |    <0.001 |
|               handshake                                                                               |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                                          |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                                          |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w                                  |    <0.001 |
|               handshake                                                                               |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                                          |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                                          |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b                                 |    <0.001 |
|               handshake                                                                               |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                                          |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                                          |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r                                 |    <0.001 |
|               handshake                                                                               |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                                          |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                                          |    <0.001 |
|         auto_pc                                                                                       |     0.000 |
|           inst                                                                                        |     0.000 |
|       m03_couplers                                                                                    |    <0.001 |
|         auto_ds                                                                                       |    <0.001 |
|           inst                                                                                        |    <0.001 |
|             gen_downsizer.gen_lite_downsizer.lite_downsizer_inst                                      |    <0.001 |
|       m04_couplers                                                                                    |    <0.001 |
|         auto_ds                                                                                       |    <0.001 |
|           inst                                                                                        |    <0.001 |
|             gen_downsizer.gen_lite_downsizer.lite_downsizer_inst                                      |    <0.001 |
|       m05_couplers                                                                                    |    <0.001 |
|         auto_ds                                                                                       |    <0.001 |
|           inst                                                                                        |    <0.001 |
|             gen_downsizer.gen_lite_downsizer.lite_downsizer_inst                                      |    <0.001 |
|       s00_couplers                                                                                    |    <0.001 |
|         auto_us                                                                                       |    <0.001 |
|           inst                                                                                        |    <0.001 |
|             gen_upsizer.gen_lite_upsizer.lite_upsizer_inst                                            |    <0.001 |
|       s01_couplers                                                                                    |    <0.001 |
|         auto_us                                                                                       |    <0.001 |
|           inst                                                                                        |    <0.001 |
|             gen_upsizer.gen_lite_upsizer.lite_upsizer_inst                                            |    <0.001 |
|       xbar                                                                                            |     0.002 |
|         inst                                                                                          |     0.002 |
|           gen_sasd.crossbar_sasd_0                                                                    |     0.002 |
|             addr_arbiter_inst                                                                         |    <0.001 |
|             gen_decerr.decerr_slave_inst                                                              |    <0.001 |
|             reg_slice_r                                                                               |    <0.001 |
|             splitter_ar                                                                               |    <0.001 |
|             splitter_aw                                                                               |    <0.001 |
|     microblaze_0_local_memory                                                                         |     0.005 |
|       dlmb_bram_if_cntlr                                                                              |    <0.001 |
|         U0                                                                                            |    <0.001 |
|       dlmb_v10                                                                                        |     0.000 |
|         U0                                                                                            |     0.000 |
|       ilmb_bram_if_cntlr                                                                              |    <0.001 |
|         U0                                                                                            |    <0.001 |
|       ilmb_v10                                                                                        |     0.000 |
|         U0                                                                                            |     0.000 |
|       lmb_bram                                                                                        |     0.005 |
|         U0                                                                                            |     0.005 |
|           inst_blk_mem_gen                                                                            |     0.005 |
|             gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                                     |     0.005 |
|               valid.cstr                                                                              |     0.005 |
|                 ramloop[0].ram.r                                                                      |    <0.001 |
|                   prim_noinit.ram                                                                     |    <0.001 |
|                 ramloop[1].ram.r                                                                      |    <0.001 |
|                   prim_noinit.ram                                                                     |    <0.001 |
|                 ramloop[2].ram.r                                                                      |    <0.001 |
|                   prim_noinit.ram                                                                     |    <0.001 |
|                 ramloop[3].ram.r                                                                      |    <0.001 |
|                   prim_noinit.ram                                                                     |    <0.001 |
|                 ramloop[4].ram.r                                                                      |    <0.001 |
|                   prim_noinit.ram                                                                     |    <0.001 |
|                 ramloop[5].ram.r                                                                      |    <0.001 |
|                   prim_noinit.ram                                                                     |    <0.001 |
|                 ramloop[6].ram.r                                                                      |    <0.001 |
|                   prim_noinit.ram                                                                     |    <0.001 |
|                 ramloop[7].ram.r                                                                      |    <0.001 |
|                   prim_noinit.ram                                                                     |    <0.001 |
|     microblaze_0_xlconcat                                                                             |     0.000 |
|     mig_7series_0                                                                                     |     0.644 |
|       ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17 |     0.000 |
|       ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_24_29 |     0.000 |
|       ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35 |     0.000 |
|       ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41 |    <0.001 |
|       ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47 |    <0.001 |
|       ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53 |     0.000 |
|       ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59 |     0.000 |
|       ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65 |     0.000 |
|       ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71 |     0.000 |
|       ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11  |     0.000 |
|       ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_72_77 |     0.000 |
|       ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_78_79 |     0.000 |
|       ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5              |     0.000 |
|       ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17            |    <0.001 |
|       ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23            |    <0.001 |
|       ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29            |    <0.001 |
|       ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35            |    <0.001 |
|       ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41            |    <0.001 |
|       ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47            |    <0.001 |
|       ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53            |    <0.001 |
|       ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59            |    <0.001 |
|       ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65            |    <0.001 |
|       ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71            |    <0.001 |
|       ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11             |    <0.001 |
|       ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77            |    <0.001 |
|       ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79            |    <0.001 |
|       ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5              |    <0.001 |
|       ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17            |    <0.001 |
|       ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23            |    <0.001 |
|       ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29            |    <0.001 |
|       ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35            |    <0.001 |
|       ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41            |    <0.001 |
|       ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47            |    <0.001 |
|       ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53            |    <0.001 |
|       ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59            |    <0.001 |
|       ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65            |    <0.001 |
|       ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71            |    <0.001 |
|       ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11             |    <0.001 |
|       ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77            |    <0.001 |
|       ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79            |     0.000 |
|       ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_0_5   |     0.000 |
|       ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17 |     0.000 |
|       ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23 |     0.000 |
|       ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35 |     0.000 |
|       ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41 |     0.000 |
|       ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47 |     0.000 |
|       ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53 |     0.000 |
|       ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59 |     0.000 |
|       ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65 |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71 |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11  |     0.000 |
|       ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5              |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17            |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23            |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29            |     0.000 |
|       ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35            |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41            |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47            |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53            |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59            |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65            |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71            |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11             |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77            |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79            |    <0.001 |
|       u_design_1_mig_7series_0_0_mig                                                                  |     0.644 |
|         temp_mon_enabled.u_tempmon                                                                    |     0.004 |
|         u_ddr2_clk_ibuf                                                                               |     0.000 |
|         u_ddr2_infrastructure                                                                         |     0.135 |
|         u_iodelay_ctrl                                                                                |    <0.001 |
|         u_memc_ui_top_axi                                                                             |     0.505 |
|           mem_intfc0                                                                                  |     0.501 |
|             ddr_phy_top0                                                                              |     0.498 |
|               u_ddr_calib_top                                                                         |     0.007 |
|                 ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl                                                     |     0.002 |
|                 ddr_phy_tempmon_0                                                                     |    <0.001 |
|                 dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr                                         |    <0.001 |
|                 mb_wrlvl_off.u_phy_wrlvl_off_delay                                                    |    <0.001 |
|                 u_ddr_phy_init                                                                        |     0.003 |
|                 u_ddr_phy_wrcal                                                                       |    <0.001 |
|               u_ddr_mc_phy_wrapper                                                                    |     0.491 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[0].u_iobuf_dq                                            |     0.013 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[10].u_iobuf_dq                                           |     0.013 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[11].u_iobuf_dq                                           |     0.013 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[12].u_iobuf_dq                                           |     0.013 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[13].u_iobuf_dq                                           |     0.013 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[14].u_iobuf_dq                                           |     0.013 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[15].u_iobuf_dq                                           |     0.013 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[1].u_iobuf_dq                                            |     0.013 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[2].u_iobuf_dq                                            |     0.013 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[3].u_iobuf_dq                                            |     0.013 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[4].u_iobuf_dq                                            |     0.013 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[5].u_iobuf_dq                                            |     0.013 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[6].u_iobuf_dq                                            |     0.013 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[7].u_iobuf_dq                                            |     0.013 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[8].u_iobuf_dq                                            |     0.013 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[9].u_iobuf_dq                                            |     0.013 |
|                 gen_dqs_iobuf_HR.gen_dqs_iobuf[0].gen_ddr2_or_low_dqs_diff.u_iobuf_dqs                |     0.021 |
|                   IBUFDS                                                                              |     0.017 |
|                   OBUFTDS                                                                             |     0.004 |
|                 gen_dqs_iobuf_HR.gen_dqs_iobuf[1].gen_ddr2_or_low_dqs_diff.u_iobuf_dqs                |     0.021 |
|                   IBUFDS                                                                              |     0.017 |
|                   OBUFTDS                                                                             |     0.004 |
|                 u_ddr_mc_phy                                                                          |     0.079 |
|                   ddr_phy_4lanes_0.u_ddr_phy_4lanes                                                   |     0.079 |
|                     ddr_byte_lane_A.ddr_byte_lane_A                                                   |     0.031 |
|                       ddr_byte_group_io                                                               |     0.030 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                   |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                               |    <0.001 |
|                     ddr_byte_lane_B.ddr_byte_lane_B                                                   |    <0.001 |
|                       ddr_byte_group_io                                                               |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                               |    <0.001 |
|                     ddr_byte_lane_C.ddr_byte_lane_C                                                   |     0.031 |
|                       ddr_byte_group_io                                                               |     0.030 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                   |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                               |    <0.001 |
|                     ddr_byte_lane_D.ddr_byte_lane_D                                                   |     0.009 |
|                       ddr_byte_group_io                                                               |    <0.001 |
|                       ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck_obuf                                       |     0.009 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                               |    <0.001 |
|                         mem_reg_0_15_12_17                                                            |    <0.001 |
|                         mem_reg_0_15_18_23                                                            |    <0.001 |
|                         mem_reg_0_15_24_29                                                            |    <0.001 |
|                         mem_reg_0_15_30_35                                                            |    <0.001 |
|                         mem_reg_0_15_36_41                                                            |    <0.001 |
|                         mem_reg_0_15_42_47                                                            |    <0.001 |
|                         mem_reg_0_15_48_53                                                            |    <0.001 |
|                         mem_reg_0_15_54_59                                                            |    <0.001 |
|                         mem_reg_0_15_60_65                                                            |    <0.001 |
|                         mem_reg_0_15_66_71                                                            |    <0.001 |
|                         mem_reg_0_15_6_11                                                             |     0.000 |
|                         mem_reg_0_15_72_77                                                            |    <0.001 |
|             mc0                                                                                       |     0.003 |
|               bank_mach0                                                                              |     0.002 |
|                 arb_mux0                                                                              |    <0.001 |
|                   arb_row_col0                                                                        |    <0.001 |
|                     col_arb0                                                                          |    <0.001 |
|                     config_arb0                                                                       |    <0.001 |
|                     pre_4_1_1T_arb.pre_arb0                                                           |    <0.001 |
|                     row_arb0                                                                          |    <0.001 |
|                   arb_select0                                                                         |    <0.001 |
|                 bank_cntrl[0].bank0                                                                   |    <0.001 |
|                   bank_compare0                                                                       |    <0.001 |
|                   bank_queue0                                                                         |    <0.001 |
|                   bank_state0                                                                         |    <0.001 |
|                 bank_cntrl[1].bank0                                                                   |    <0.001 |
|                   bank_compare0                                                                       |    <0.001 |
|                   bank_queue0                                                                         |    <0.001 |
|                   bank_state0                                                                         |    <0.001 |
|                 bank_cntrl[2].bank0                                                                   |    <0.001 |
|                   bank_compare0                                                                       |    <0.001 |
|                   bank_queue0                                                                         |    <0.001 |
|                   bank_state0                                                                         |    <0.001 |
|                 bank_cntrl[3].bank0                                                                   |    <0.001 |
|                   bank_compare0                                                                       |    <0.001 |
|                   bank_queue0                                                                         |    <0.001 |
|                   bank_state0                                                                         |    <0.001 |
|                 bank_common0                                                                          |    <0.001 |
|               col_mach0                                                                               |    <0.001 |
|                 read_fifo.fifo_ram[0].RAM32M0                                                         |    <0.001 |
|                 read_fifo.fifo_ram[1].RAM32M0                                                         |    <0.001 |
|               rank_mach0                                                                              |    <0.001 |
|                 rank_cntrl[0].rank_cntrl0                                                             |    <0.001 |
|                 rank_common0                                                                          |    <0.001 |
|                   maintenance_request.maint_arb0                                                      |    <0.001 |
|           u_axi_mc                                                                                    |     0.003 |
|             USE_UPSIZER.upsizer_d2                                                                    |     0.001 |
|               USE_READ.read_addr_inst                                                                 |    <0.001 |
|                 USE_BURSTS.cmd_queue                                                                  |    <0.001 |
|                   USE_FPGA_VALID_WRITE.new_write_inst                                                 |    <0.001 |
|                   USE_FPGA_VALID_WRITE.s_valid_dummy_inst1                                            |    <0.001 |
|                   USE_FPGA_VALID_WRITE.s_valid_dummy_inst2                                            |     0.000 |
|                   USE_FPGA_VALID_WRITE.valid_write_dummy_inst1                                        |     0.000 |
|                   USE_FPGA_VALID_WRITE.valid_write_dummy_inst2                                        |    <0.001 |
|                   USE_FPGA_VALID_WRITE.valid_write_dummy_inst3                                        |     0.000 |
|                   USE_FPGA_VALID_WRITE.valid_write_inst                                               |    <0.001 |
|                 USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[0].last_mask_inst                                 |     0.000 |
|                 USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[1].last_mask_inst                                 |     0.000 |
|                 USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[2].last_mask_inst                                 |     0.000 |
|                 USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[3].last_mask_inst                                 |    <0.001 |
|                 USE_FPGA_ADJUSTED_LEN.access_need_extra_word_inst                                     |     0.000 |
|               USE_READ.read_data_inst                                                                 |    <0.001 |
|                 USE_FPGA_CTRL.cmd_ready_inst                                                          |    <0.001 |
|                 USE_FPGA_LAST_WORD.USE_FPGA_PACK.last_beat_inst_1                                     |    <0.001 |
|                 USE_FPGA_LAST_WORD.USE_FPGA_PACK.last_beat_wrap_inst                                  |    <0.001 |
|                 USE_FPGA_LAST_WORD.last_beat_curr_word_inst                                           |    <0.001 |
|                   LUT_LEVEL[0].compare_inst                                                           |     0.000 |
|                   LUT_LEVEL[1].compare_inst                                                           |     0.000 |
|                   LUT_LEVEL[2].compare_inst                                                           |    <0.001 |
|                   LUT_LEVEL[3].compare_inst                                                           |     0.000 |
|                 USE_FPGA_LAST_WORD.last_beat_inst                                                     |    <0.001 |
|                   LUT_LEVEL[0].compare_inst                                                           |    <0.001 |
|                   LUT_LEVEL[1].compare_inst                                                           |    <0.001 |
|                   LUT_LEVEL[2].compare_inst                                                           |    <0.001 |
|                   LUT_LEVEL[3].compare_inst                                                           |    <0.001 |
|                 USE_FPGA_LENGTH.BIT_LANE[0].LUT6_2_inst                                               |    <0.001 |
|                 USE_FPGA_LENGTH.BIT_LANE[1].LUT6_2_inst                                               |    <0.001 |
|                 USE_FPGA_LENGTH.BIT_LANE[2].LUT6_2_inst                                               |    <0.001 |
|                 USE_FPGA_LENGTH.BIT_LANE[3].LUT6_2_inst                                               |    <0.001 |
|                 USE_FPGA_LENGTH.BIT_LANE[4].LUT6_2_inst                                               |    <0.001 |
|                 USE_FPGA_LENGTH.BIT_LANE[5].LUT6_2_inst                                               |    <0.001 |
|                 USE_FPGA_LENGTH.BIT_LANE[6].LUT6_2_inst                                               |    <0.001 |
|                 USE_FPGA_NEXT_WORD.LUT_LEVEL[0].LUT6_2_inst                                           |    <0.001 |
|                 USE_FPGA_NEXT_WORD.LUT_LEVEL[1].LUT6_2_inst                                           |    <0.001 |
|                 USE_FPGA_NEXT_WORD.LUT_LEVEL[2].LUT6_2_inst                                           |    <0.001 |
|                 USE_FPGA_NEXT_WORD.LUT_LEVEL[3].LUT6_2_inst                                           |    <0.001 |
|                 USE_FPGA_WORD_COMPLETED.next_word_wrap_inst                                           |    <0.001 |
|                   LUT_LEVEL[0].compare_inst                                                           |    <0.001 |
|                   LUT_LEVEL[1].compare_inst                                                           |     0.000 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_last_word_inst                                  |    <0.001 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_inst                                  |    <0.001 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_pop_inst                              |    <0.001 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_ready_inst                            |    <0.001 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_rest_inst                                       |     0.000 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_rest_pop_inst                                   |     0.000 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_rest_ready_inst                                 |    <0.001 |
|               USE_WRITE.write_addr_inst                                                               |    <0.001 |
|                 USE_BURSTS.cmd_queue                                                                  |    <0.001 |
|                   USE_FPGA_VALID_WRITE.new_write_inst                                                 |    <0.001 |
|                   USE_FPGA_VALID_WRITE.s_valid_dummy_inst1                                            |    <0.001 |
|                   USE_FPGA_VALID_WRITE.s_valid_dummy_inst2                                            |     0.000 |
|                   USE_FPGA_VALID_WRITE.valid_write_dummy_inst1                                        |     0.000 |
|                   USE_FPGA_VALID_WRITE.valid_write_dummy_inst2                                        |    <0.001 |
|                   USE_FPGA_VALID_WRITE.valid_write_dummy_inst3                                        |     0.000 |
|                   USE_FPGA_VALID_WRITE.valid_write_inst                                               |    <0.001 |
|                 USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[0].last_mask_inst                                 |     0.000 |
|                 USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[1].last_mask_inst                                 |     0.000 |
|                 USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[2].last_mask_inst                                 |     0.000 |
|                 USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[3].last_mask_inst                                 |    <0.001 |
|                 USE_FPGA_ADJUSTED_LEN.access_need_extra_word_inst                                     |     0.000 |
|               USE_WRITE.write_data_inst                                                               |    <0.001 |
|                 USE_FPGA_LAST_WORD.last_beat_curr_word_inst                                           |    <0.001 |
|                   LUT_LEVEL[0].compare_inst                                                           |    <0.001 |
|                   LUT_LEVEL[1].compare_inst                                                           |     0.000 |
|                   LUT_LEVEL[2].compare_inst                                                           |     0.000 |
|                   LUT_LEVEL[3].compare_inst                                                           |     0.000 |
|                 USE_FPGA_LAST_WORD.last_beat_inst                                                     |    <0.001 |
|                   LUT_LEVEL[0].compare_inst                                                           |    <0.001 |
|                   LUT_LEVEL[1].compare_inst                                                           |    <0.001 |
|                   LUT_LEVEL[2].compare_inst                                                           |    <0.001 |
|                   LUT_LEVEL[3].compare_inst                                                           |    <0.001 |
|                 USE_FPGA_LAST_WORD.last_word_inst                                                     |    <0.001 |
|                 USE_FPGA_USE_WRAP.last_word_inst2                                                     |     0.000 |
|                 USE_FPGA_USE_WRAP.last_word_inst3                                                     |     0.000 |
|                 USE_FPGA_USE_WRAP.word_complete_next_wrap_stall_inst                                  |    <0.001 |
|                 USE_FPGA_WORD_COMPLETED.last_word_inst_2                                              |     0.000 |
|                 USE_FPGA_WORD_COMPLETED.next_word_wrap_inst                                           |    <0.001 |
|                   LUT_LEVEL[0].compare_inst                                                           |    <0.001 |
|                   LUT_LEVEL[1].compare_inst                                                           |     0.000 |
|                 USE_FPGA_WORD_COMPLETED.pop_si_data_inst                                              |    <0.001 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_inst                                  |     0.000 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_last_inst                             |     0.000 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_pop_inst                              |     0.000 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_qual_inst                             |    <0.001 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_valid_inst                            |     0.000 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_rest_last_inst                                  |    <0.001 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_rest_pop_inst                                   |     0.000 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_rest_qual_inst                                  |     0.000 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_rest_valid_inst                                 |     0.000 |
|               mi_register_slice_inst                                                                  |    <0.001 |
|                 r_pipe                                                                                |    <0.001 |
|               si_register_slice_inst                                                                  |    <0.001 |
|                 ar_pipe                                                                               |    <0.001 |
|                 aw_pipe                                                                               |    <0.001 |
|             axi_mc_ar_channel_0                                                                       |    <0.001 |
|               ar_cmd_fsm_0                                                                            |    <0.001 |
|               axi_mc_cmd_translator_0                                                                 |    <0.001 |
|                 axi_mc_incr_cmd_0                                                                     |    <0.001 |
|                 axi_mc_wrap_cmd_0                                                                     |    <0.001 |
|             axi_mc_aw_channel_0                                                                       |    <0.001 |
|               aw_cmd_fsm_0                                                                            |    <0.001 |
|               axi_mc_cmd_translator_0                                                                 |    <0.001 |
|                 axi_mc_incr_cmd_0                                                                     |    <0.001 |
|                 axi_mc_wrap_cmd_0                                                                     |    <0.001 |
|             axi_mc_b_channel_0                                                                        |    <0.001 |
|               bid_fifo_0                                                                              |    <0.001 |
|             axi_mc_cmd_arbiter_0                                                                      |    <0.001 |
|             axi_mc_r_channel_0                                                                        |    <0.001 |
|               rd_data_fifo_0                                                                          |    <0.001 |
|               transaction_fifo_0                                                                      |    <0.001 |
|             axi_mc_w_channel_0                                                                        |    <0.001 |
|           u_ui_top                                                                                    |     0.001 |
|             ui_cmd0                                                                                   |    <0.001 |
|             ui_rd_data0                                                                               |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[0].RAM32M0                                         |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[10].RAM32M0                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[11].RAM32M0                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[12].RAM32M0                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[13].RAM32M0                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[14].RAM32M0                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[15].RAM32M0                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[16].RAM32M0                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[17].RAM32M0                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[18].RAM32M0                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[19].RAM32M0                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0                                         |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[20].RAM32M0                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[21].RAM32M0                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[2].RAM32M0                                         |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[3].RAM32M0                                         |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[4].RAM32M0                                         |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0                                         |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[6].RAM32M0                                         |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[7].RAM32M0                                         |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[8].RAM32M0                                         |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[9].RAM32M0                                         |    <0.001 |
|               not_strict_mode.status_ram.RAM32M0                                                      |    <0.001 |
|             ui_wr_data0                                                                               |    <0.001 |
|               pointer_ram.rams[0].RAM32M0                                                             |    <0.001 |
|               pointer_ram.rams[1].RAM32M0                                                             |    <0.001 |
|               write_buffer.wr_buffer_ram[0].RAM32M0                                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[10].RAM32M0                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[11].RAM32M0                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[12].RAM32M0                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[13].RAM32M0                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[14].RAM32M0                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[15].RAM32M0                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[16].RAM32M0                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[17].RAM32M0                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[18].RAM32M0                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[19].RAM32M0                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[1].RAM32M0                                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[20].RAM32M0                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[21].RAM32M0                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[22].RAM32M0                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[23].RAM32M0                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[2].RAM32M0                                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[3].RAM32M0                                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[4].RAM32M0                                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[5].RAM32M0                                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[6].RAM32M0                                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[7].RAM32M0                                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[8].RAM32M0                                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[9].RAM32M0                                                   |    <0.001 |
|     ov7670_capture_0                                                                                  |     0.001 |
|       U0                                                                                              |     0.001 |
|     ov7670_controller_0                                                                               |    <0.001 |
|       U0                                                                                              |    <0.001 |
|         Inst_i2c_sender                                                                               |    <0.001 |
|         Inst_ov7670_registers                                                                         |    <0.001 |
|     ov7670_vga_0                                                                                      |    <0.001 |
|       U0                                                                                              |    <0.001 |
|     rst_clk_wiz_0_100M                                                                                |    <0.001 |
|       U0                                                                                              |    <0.001 |
|         EXT_LPF                                                                                       |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                                                   |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                                   |    <0.001 |
|         SEQ                                                                                           |    <0.001 |
|           SEQ_COUNTER                                                                                 |    <0.001 |
|     rst_mig_7series_0_81M                                                                             |    <0.001 |
|       U0                                                                                              |    <0.001 |
|         EXT_LPF                                                                                       |     0.000 |
|           ACTIVE_HIGH_EXT.ACT_HI_EXT                                                                  |     0.000 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                                                   |     0.000 |
|         SEQ                                                                                           |    <0.001 |
|           SEQ_COUNTER                                                                                 |     0.000 |
|     util_vector_logic_0                                                                               |     0.000 |
|     xlconstant_0                                                                                      |     0.000 |
|     xlconstant_1                                                                                      |     0.000 |
|   jc_pin10_iobuf                                                                                      |     0.000 |
|   jc_pin1_iobuf                                                                                       |     0.000 |
|   jc_pin2_iobuf                                                                                       |     0.001 |
|   jc_pin3_iobuf                                                                                       |     0.000 |
|   jc_pin4_iobuf                                                                                       |     0.000 |
|   jc_pin7_iobuf                                                                                       |     0.000 |
|   jc_pin8_iobuf                                                                                       |     0.000 |
|   jc_pin9_iobuf                                                                                       |     0.000 |
+-------------------------------------------------------------------------------------------------------+-----------+


