// Seed: 3628238486
module module_0;
  wire id_2;
  assign id_1 = id_1;
  assign id_1 = 1;
endmodule
module module_1 (
    input tri0 id_0,
    input supply0 id_1,
    output wire id_2
);
  wire id_4;
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37
);
  output wire id_37;
  inout wire id_36;
  input wire id_35;
  input wire id_34;
  input wire id_33;
  inout wire id_32;
  input wire id_31;
  input wire id_30;
  inout wire id_29;
  output wire id_28;
  output wire id_27;
  inout wire id_26;
  output wire id_25;
  inout wire id_24;
  output wire id_23;
  inout wire id_22;
  output wire id_21;
  input wire id_20;
  output wire id_19;
  inout wire id_18;
  inout wire id_17;
  inout wire id_16;
  input wire id_15;
  inout wire id_14;
  inout wire id_13;
  output wire id_12;
  output wire id_11;
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  id_38(
      .id_0(1), .id_1(id_21[1 : 1]), .id_2(1), .id_3(1), .id_4(((id_30[1] - id_33)))
  ); id_39(
      .id_0(id_36),
      .id_1(),
      .id_2({id_14, id_33}),
      .id_3(""),
      .id_4(id_32),
      .id_5(id_10),
      .id_6(id_1),
      .id_7(id_34 == id_4)
  ); id_40 :
  assert property (@(id_22) id_13)
  else begin
    id_19 = (1);
  end
  supply0 id_41 = 1;
  wire id_42;
  module_0();
  assign id_9  = 1;
  assign id_17 = id_14;
endmodule
