// Seed: 3535701475
module module_0 (
    output tri id_0,
    output wor id_1,
    input supply1 id_2
);
  logic id_4;
  ;
  logic id_5;
endmodule
module module_1 (
    output tri id_0,
    output wor id_1,
    input wand id_2,
    input supply0 id_3,
    input supply1 id_4,
    input supply0 id_5,
    output tri1 id_6,
    input supply1 id_7,
    input supply0 id_8,
    input supply0 id_9,
    input wor id_10,
    output wand id_11,
    output supply1 id_12,
    output tri1 id_13,
    output uwire id_14,
    input wand id_15,
    output tri1 id_16,
    input wor id_17,
    input uwire id_18,
    output tri1 id_19,
    input uwire id_20,
    output supply1 id_21,
    output tri0 id_22,
    output supply0 id_23,
    input wire id_24,
    input tri1 id_25,
    input wand id_26
    , id_28
);
  wire id_29 = id_18;
  module_0 modCall_1 (
      id_0,
      id_21,
      id_26
  );
  assign modCall_1.id_0 = 0;
endmodule
