{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1573075340529 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573075340537 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 06 16:22:20 2019 " "Processing started: Wed Nov 06 16:22:20 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1573075340537 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573075340537 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RAM32x4TopModule -c RAM32x4TopModule " "Command: quartus_map --read_settings_files=on --write_settings_files=off RAM32x4TopModule -c RAM32x4TopModule" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573075340537 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1573075341541 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1573075341541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram32x4.v 1 1 " "Found 1 design units, including 1 entities, in source file ram32x4.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram32x4 " "Found entity 1: ram32x4" {  } { { "ram32x4.v" "" { Text "C:/Users/Hayde/Documents/UofT Engineering/Third Year/ECE241/Labs/Lab 7/part1/ram32x4.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573075357096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573075357096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram32x4topmodule.v 2 2 " "Found 2 design units, including 2 entities, in source file ram32x4topmodule.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM32x4TopModule " "Found entity 1: RAM32x4TopModule" {  } { { "RAM32x4TopModule.v" "" { Text "C:/Users/Hayde/Documents/UofT Engineering/Third Year/ECE241/Labs/Lab 7/part1/RAM32x4TopModule.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573075357103 ""} { "Info" "ISGN_ENTITY_NAME" "2 HexDecoder " "Found entity 2: HexDecoder" {  } { { "RAM32x4TopModule.v" "" { Text "C:/Users/Hayde/Documents/UofT Engineering/Third Year/ECE241/Labs/Lab 7/part1/RAM32x4TopModule.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573075357103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573075357103 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c0 RAM32x4TopModule.v(35) " "Verilog HDL Implicit Net warning at RAM32x4TopModule.v(35): created implicit net for \"c0\"" {  } { { "RAM32x4TopModule.v" "" { Text "C:/Users/Hayde/Documents/UofT Engineering/Third Year/ECE241/Labs/Lab 7/part1/RAM32x4TopModule.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573075357104 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c1 RAM32x4TopModule.v(36) " "Verilog HDL Implicit Net warning at RAM32x4TopModule.v(36): created implicit net for \"c1\"" {  } { { "RAM32x4TopModule.v" "" { Text "C:/Users/Hayde/Documents/UofT Engineering/Third Year/ECE241/Labs/Lab 7/part1/RAM32x4TopModule.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573075357104 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c2 RAM32x4TopModule.v(37) " "Verilog HDL Implicit Net warning at RAM32x4TopModule.v(37): created implicit net for \"c2\"" {  } { { "RAM32x4TopModule.v" "" { Text "C:/Users/Hayde/Documents/UofT Engineering/Third Year/ECE241/Labs/Lab 7/part1/RAM32x4TopModule.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573075357105 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c3 RAM32x4TopModule.v(38) " "Verilog HDL Implicit Net warning at RAM32x4TopModule.v(38): created implicit net for \"c3\"" {  } { { "RAM32x4TopModule.v" "" { Text "C:/Users/Hayde/Documents/UofT Engineering/Third Year/ECE241/Labs/Lab 7/part1/RAM32x4TopModule.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573075357105 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "HEX3 RAM32x4TopModule.v(4) " "Verilog HDL Module Declaration error at RAM32x4TopModule.v(4): top module port \"HEX3\" is not found in the port list" {  } { { "RAM32x4TopModule.v" "" { Text "C:/Users/Hayde/Documents/UofT Engineering/Third Year/ECE241/Labs/Lab 7/part1/RAM32x4TopModule.v" 4 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Analysis & Synthesis" 0 -1 1573075357106 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4792 " "Peak virtual memory: 4792 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1573075357343 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Nov 06 16:22:37 2019 " "Processing ended: Wed Nov 06 16:22:37 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1573075357343 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1573075357343 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1573075357343 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1573075357343 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 5 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 5 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1573075358131 ""}
