
****** PlanAhead v14.6 (64-bit)
  **** Build 269223 by xbuild on Wed Jun  5 11:07:37 MDT 2013
    ** Copyright 1986-1999, 2001-2012 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from /opt/Xilinx/14.6/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/14.6/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/14.6/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source /home/nick/git-repos/Physics301-Fall2018-NL-RC/Lab6/Lab6_Ex4_V2/Lab6_Ex4_V2/pa.fromNetlist.tcl
# create_project -name Lab6_Ex4_V2 -dir "/home/nick/git-repos/Physics301-Fall2018-NL-RC/Lab6/Lab6_Ex4_V2/Lab6_Ex4_V2/planAhead_run_1" -part xc3s100ecp132-4
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "/home/nick/git-repos/Physics301-Fall2018-NL-RC/Lab6/Lab6_Ex4_V2/Lab6_Ex4_V2/Lab6_Ex4_V2.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {/home/nick/git-repos/Physics301-Fall2018-NL-RC/Lab6/Lab6_Ex4_V2/Lab6_Ex4_V2} }
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "Lab6_Ex4_V2.ucf" [current_fileset -constrset]
Adding file '/home/nick/git-repos/Physics301-Fall2018-NL-RC/Lab6/Lab6_Ex4_V2/Lab6_Ex4_V2/Lab6_Ex4_V2.ucf' to fileset 'constrs_1'
# add_files [list {Lab6_Ex4_V2.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc3s100ecp132-4
Release 14.6 - ngc2edif P.68d (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.6 - ngc2edif P.68d (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design Lab6_Ex4_V2.ngc ...
WARNING:NetListWriters:298 - No output is written to Lab6_Ex4_V2.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus XLXI_11/Mcompar_cnt10k_cmp_gt0000_lut<11
   : 0> on block Lab6_Ex4_V2 is not reconstructed, because there are some
   missing bus signals.
  finished :Prep
Writing EDIF netlist file Lab6_Ex4_V2.edif ...
ngc2edif: Total memory usage is 105552 kilobytes

Parsing EDIF File [./planAhead_run_1/Lab6_Ex4_V2.data/cache/Lab6_Ex4_V2_ngc_ec5df43f.edif]
Finished Parsing EDIF File [./planAhead_run_1/Lab6_Ex4_V2.data/cache/Lab6_Ex4_V2_ngc_ec5df43f.edif]
INFO: [Designutils 20-910] Reading macro library /opt/Xilinx/14.6/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn
Parsing EDIF File [/opt/Xilinx/14.6/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Finished Parsing EDIF File [/opt/Xilinx/14.6/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Loading clock regions from /opt/Xilinx/14.6/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/xc3s100e/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/14.6/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/xc3s100e/ClockBuffers.xml
Loading package from /opt/Xilinx/14.6/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/xc3s100e/cp132/Package.xml
Loading io standards from /opt/Xilinx/14.6/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from /opt/Xilinx/14.6/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/xc3s100e/cp132/SSORules.xml
Loading list of drcs for the architecture : /opt/Xilinx/14.6/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/drc.xml
INFO: [Timing 38-77] Reading timing library /opt/Xilinx/14.6/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
INFO: [Timing 38-34] Done reading timing library /opt/Xilinx/14.6/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
Parsing UCF File [/home/nick/git-repos/Physics301-Fall2018-NL-RC/Lab6/Lab6_Ex4_V2/Lab6_Ex4_V2/Lab6_Ex4_V2.ucf]
Finished Parsing UCF File [/home/nick/git-repos/Physics301-Fall2018-NL-RC/Lab6/Lab6_Ex4_V2/Lab6_Ex4_V2/Lab6_Ex4_V2.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: b6852e16
link_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2811.953 ; gain = 106.742
startgroup
set_property package_pin A9 [get_ports {anO[3]}]
endgroup
startgroup
set_property package_pin F12 [get_ports {anO[0]}]
endgroup
startgroup
set_property package_pin K14 [get_ports {anO[3]}]
endgroup
startgroup
set_property package_pin F2 [get_ports {anO[2]}]
endgroup
startgroup
set_property package_pin J12 [get_ports {anO[1]}]
endgroup
startgroup
set_property package_pin J12 [get_ports {anO[1]}]
endgroup
startgroup
set_property package_pin M13 [get_ports {anO[2]}]
endgroup
startgroup
set_property package_pin M13 [get_ports {anO[2]}]
endgroup
startgroup
set_property package_pin K14 [get_ports {anO[3]}]
endgroup
save_constraints
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Tue Oct  9 13:37:57 2018...
INFO: [Common 17-83] Releasing license: PlanAhead
