Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Sep 14 16:40:43 2022
| Host         : DESKTOP-NOQDMH7 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file LogisimToplevelShell_timing_summary_routed.rpt -pb LogisimToplevelShell_timing_summary_routed.pb -rpx LogisimToplevelShell_timing_summary_routed.rpx -warn_on_violation
| Design       : LogisimToplevelShell
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: CPU_0/FPGADigit_1/u_divider/clk_N_reg/Q (HIGH)

 There are 1119 register/latch pins with no clock driven by root clock pin: CPU_0/fenpin1/clk_N_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2496 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.148        0.000                      0                  130        0.263        0.000                      0                  130        4.500        0.000                       0                    67  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.148        0.000                      0                  130        0.263        0.000                      0                  130        4.500        0.000                       0                    67  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.148ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.148ns  (required time - arrival time)
  Source:                 CPU_0/fenpin1/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_0/fenpin1/clk_N_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.717ns  (logic 1.596ns (27.915%)  route 4.121ns (72.085%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.720     5.323    CPU_0/fenpin1/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  CPU_0/fenpin1/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  CPU_0/fenpin1/counter_reg[2]/Q
                         net (fo=3, routed)           0.952     6.731    CPU_0/fenpin1/counter_reg[2]
    SLICE_X1Y87          LUT2 (Prop_lut2_I0_O)        0.124     6.855 r  CPU_0/fenpin1/counter[0]_i_37/O
                         net (fo=1, routed)           0.000     6.855    CPU_0/fenpin1/counter[0]_i_37_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.405 r  CPU_0/fenpin1/counter_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.405    CPU_0/fenpin1/counter_reg[0]_i_22_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.519 r  CPU_0/fenpin1/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.519    CPU_0/fenpin1/counter_reg[0]_i_13_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.633 r  CPU_0/fenpin1/counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.633    CPU_0/fenpin1/counter_reg[0]_i_3_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.747 r  CPU_0/fenpin1/counter_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          3.169    10.916    CPU_0/fenpin1/clear
    SLICE_X49Y96         LUT2 (Prop_lut2_I0_O)        0.124    11.040 r  CPU_0/fenpin1/clk_N_i_1/O
                         net (fo=1, routed)           0.000    11.040    CPU_0/fenpin1/clk_N_i_1_n_0
    SLICE_X49Y96         FDRE                                         r  CPU_0/fenpin1/clk_N_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000    10.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.513    14.936    CPU_0/fenpin1/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X49Y96         FDRE                                         r  CPU_0/fenpin1/clk_N_reg/C
                         clock pessimism              0.259    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X49Y96         FDRE (Setup_fdre_C_D)        0.029    15.188    CPU_0/fenpin1/clk_N_reg
  -------------------------------------------------------------------
                         required time                         15.188    
                         arrival time                         -11.040    
  -------------------------------------------------------------------
                         slack                                  4.148    

Slack (MET) :             5.751ns  (required time - arrival time)
  Source:                 CPU_0/fenpin1/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_0/fenpin1/counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.857ns  (logic 1.472ns (38.162%)  route 2.385ns (61.837%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.720     5.323    CPU_0/fenpin1/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  CPU_0/fenpin1/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  CPU_0/fenpin1/counter_reg[2]/Q
                         net (fo=3, routed)           0.952     6.731    CPU_0/fenpin1/counter_reg[2]
    SLICE_X1Y87          LUT2 (Prop_lut2_I0_O)        0.124     6.855 r  CPU_0/fenpin1/counter[0]_i_37/O
                         net (fo=1, routed)           0.000     6.855    CPU_0/fenpin1/counter[0]_i_37_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.405 r  CPU_0/fenpin1/counter_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.405    CPU_0/fenpin1/counter_reg[0]_i_22_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.519 r  CPU_0/fenpin1/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.519    CPU_0/fenpin1/counter_reg[0]_i_13_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.633 r  CPU_0/fenpin1/counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.633    CPU_0/fenpin1/counter_reg[0]_i_3_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.747 r  CPU_0/fenpin1/counter_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          1.433     9.180    CPU_0/fenpin1/clear
    SLICE_X0Y92          FDRE                                         r  CPU_0/fenpin1/counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000    10.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.604    15.027    CPU_0/fenpin1/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  CPU_0/fenpin1/counter_reg[28]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X0Y92          FDRE (Setup_fdre_C_R)       -0.335    14.931    CPU_0/fenpin1/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         14.931    
                         arrival time                          -9.180    
  -------------------------------------------------------------------
                         slack                                  5.751    

Slack (MET) :             5.751ns  (required time - arrival time)
  Source:                 CPU_0/fenpin1/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_0/fenpin1/counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.857ns  (logic 1.472ns (38.162%)  route 2.385ns (61.837%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.720     5.323    CPU_0/fenpin1/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  CPU_0/fenpin1/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  CPU_0/fenpin1/counter_reg[2]/Q
                         net (fo=3, routed)           0.952     6.731    CPU_0/fenpin1/counter_reg[2]
    SLICE_X1Y87          LUT2 (Prop_lut2_I0_O)        0.124     6.855 r  CPU_0/fenpin1/counter[0]_i_37/O
                         net (fo=1, routed)           0.000     6.855    CPU_0/fenpin1/counter[0]_i_37_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.405 r  CPU_0/fenpin1/counter_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.405    CPU_0/fenpin1/counter_reg[0]_i_22_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.519 r  CPU_0/fenpin1/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.519    CPU_0/fenpin1/counter_reg[0]_i_13_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.633 r  CPU_0/fenpin1/counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.633    CPU_0/fenpin1/counter_reg[0]_i_3_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.747 r  CPU_0/fenpin1/counter_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          1.433     9.180    CPU_0/fenpin1/clear
    SLICE_X0Y92          FDRE                                         r  CPU_0/fenpin1/counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000    10.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.604    15.027    CPU_0/fenpin1/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  CPU_0/fenpin1/counter_reg[29]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X0Y92          FDRE (Setup_fdre_C_R)       -0.335    14.931    CPU_0/fenpin1/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         14.931    
                         arrival time                          -9.180    
  -------------------------------------------------------------------
                         slack                                  5.751    

Slack (MET) :             5.751ns  (required time - arrival time)
  Source:                 CPU_0/fenpin1/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_0/fenpin1/counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.857ns  (logic 1.472ns (38.162%)  route 2.385ns (61.837%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.720     5.323    CPU_0/fenpin1/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  CPU_0/fenpin1/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  CPU_0/fenpin1/counter_reg[2]/Q
                         net (fo=3, routed)           0.952     6.731    CPU_0/fenpin1/counter_reg[2]
    SLICE_X1Y87          LUT2 (Prop_lut2_I0_O)        0.124     6.855 r  CPU_0/fenpin1/counter[0]_i_37/O
                         net (fo=1, routed)           0.000     6.855    CPU_0/fenpin1/counter[0]_i_37_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.405 r  CPU_0/fenpin1/counter_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.405    CPU_0/fenpin1/counter_reg[0]_i_22_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.519 r  CPU_0/fenpin1/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.519    CPU_0/fenpin1/counter_reg[0]_i_13_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.633 r  CPU_0/fenpin1/counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.633    CPU_0/fenpin1/counter_reg[0]_i_3_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.747 r  CPU_0/fenpin1/counter_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          1.433     9.180    CPU_0/fenpin1/clear
    SLICE_X0Y92          FDRE                                         r  CPU_0/fenpin1/counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000    10.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.604    15.027    CPU_0/fenpin1/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  CPU_0/fenpin1/counter_reg[30]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X0Y92          FDRE (Setup_fdre_C_R)       -0.335    14.931    CPU_0/fenpin1/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         14.931    
                         arrival time                          -9.180    
  -------------------------------------------------------------------
                         slack                                  5.751    

Slack (MET) :             5.751ns  (required time - arrival time)
  Source:                 CPU_0/fenpin1/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_0/fenpin1/counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.857ns  (logic 1.472ns (38.162%)  route 2.385ns (61.837%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.720     5.323    CPU_0/fenpin1/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  CPU_0/fenpin1/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  CPU_0/fenpin1/counter_reg[2]/Q
                         net (fo=3, routed)           0.952     6.731    CPU_0/fenpin1/counter_reg[2]
    SLICE_X1Y87          LUT2 (Prop_lut2_I0_O)        0.124     6.855 r  CPU_0/fenpin1/counter[0]_i_37/O
                         net (fo=1, routed)           0.000     6.855    CPU_0/fenpin1/counter[0]_i_37_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.405 r  CPU_0/fenpin1/counter_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.405    CPU_0/fenpin1/counter_reg[0]_i_22_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.519 r  CPU_0/fenpin1/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.519    CPU_0/fenpin1/counter_reg[0]_i_13_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.633 r  CPU_0/fenpin1/counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.633    CPU_0/fenpin1/counter_reg[0]_i_3_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.747 r  CPU_0/fenpin1/counter_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          1.433     9.180    CPU_0/fenpin1/clear
    SLICE_X0Y92          FDRE                                         r  CPU_0/fenpin1/counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000    10.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.604    15.027    CPU_0/fenpin1/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  CPU_0/fenpin1/counter_reg[31]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X0Y92          FDRE (Setup_fdre_C_R)       -0.335    14.931    CPU_0/fenpin1/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         14.931    
                         arrival time                          -9.180    
  -------------------------------------------------------------------
                         slack                                  5.751    

Slack (MET) :             5.880ns  (required time - arrival time)
  Source:                 CPU_0/FPGADigit_1/u_divider/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_0/FPGADigit_1/u_divider/counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.721ns  (logic 1.472ns (39.564%)  route 2.249ns (60.436%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.725     5.328    CPU_0/FPGADigit_1/u_divider/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X0Y55          FDRE                                         r  CPU_0/FPGADigit_1/u_divider/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  CPU_0/FPGADigit_1/u_divider/counter_reg[3]/Q
                         net (fo=3, routed)           0.825     6.609    CPU_0/FPGADigit_1/u_divider/counter_reg[3]
    SLICE_X1Y57          LUT2 (Prop_lut2_I1_O)        0.124     6.733 r  CPU_0/FPGADigit_1/u_divider/clk_N0_carry_i_5/O
                         net (fo=1, routed)           0.000     6.733    CPU_0/FPGADigit_1/u_divider/clk_N0_carry_i_5_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.283 r  CPU_0/FPGADigit_1/u_divider/clk_N0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.283    CPU_0/FPGADigit_1/u_divider/clk_N0_carry_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.397 r  CPU_0/FPGADigit_1/u_divider/clk_N0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.397    CPU_0/FPGADigit_1/u_divider/clk_N0_carry__0_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.511 r  CPU_0/FPGADigit_1/u_divider/clk_N0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.511    CPU_0/FPGADigit_1/u_divider/clk_N0_carry__1_n_0
    SLICE_X1Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.625 r  CPU_0/FPGADigit_1/u_divider/clk_N0_carry__2/CO[3]
                         net (fo=33, routed)          1.423     9.048    CPU_0/FPGADigit_1/u_divider/clear
    SLICE_X0Y62          FDRE                                         r  CPU_0/FPGADigit_1/u_divider/counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000    10.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.601    15.024    CPU_0/FPGADigit_1/u_divider/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X0Y62          FDRE                                         r  CPU_0/FPGADigit_1/u_divider/counter_reg[28]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X0Y62          FDRE (Setup_fdre_C_R)       -0.335    14.928    CPU_0/FPGADigit_1/u_divider/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         14.928    
                         arrival time                          -9.048    
  -------------------------------------------------------------------
                         slack                                  5.880    

Slack (MET) :             5.880ns  (required time - arrival time)
  Source:                 CPU_0/FPGADigit_1/u_divider/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_0/FPGADigit_1/u_divider/counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.721ns  (logic 1.472ns (39.564%)  route 2.249ns (60.436%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.725     5.328    CPU_0/FPGADigit_1/u_divider/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X0Y55          FDRE                                         r  CPU_0/FPGADigit_1/u_divider/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  CPU_0/FPGADigit_1/u_divider/counter_reg[3]/Q
                         net (fo=3, routed)           0.825     6.609    CPU_0/FPGADigit_1/u_divider/counter_reg[3]
    SLICE_X1Y57          LUT2 (Prop_lut2_I1_O)        0.124     6.733 r  CPU_0/FPGADigit_1/u_divider/clk_N0_carry_i_5/O
                         net (fo=1, routed)           0.000     6.733    CPU_0/FPGADigit_1/u_divider/clk_N0_carry_i_5_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.283 r  CPU_0/FPGADigit_1/u_divider/clk_N0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.283    CPU_0/FPGADigit_1/u_divider/clk_N0_carry_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.397 r  CPU_0/FPGADigit_1/u_divider/clk_N0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.397    CPU_0/FPGADigit_1/u_divider/clk_N0_carry__0_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.511 r  CPU_0/FPGADigit_1/u_divider/clk_N0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.511    CPU_0/FPGADigit_1/u_divider/clk_N0_carry__1_n_0
    SLICE_X1Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.625 r  CPU_0/FPGADigit_1/u_divider/clk_N0_carry__2/CO[3]
                         net (fo=33, routed)          1.423     9.048    CPU_0/FPGADigit_1/u_divider/clear
    SLICE_X0Y62          FDRE                                         r  CPU_0/FPGADigit_1/u_divider/counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000    10.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.601    15.024    CPU_0/FPGADigit_1/u_divider/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X0Y62          FDRE                                         r  CPU_0/FPGADigit_1/u_divider/counter_reg[29]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X0Y62          FDRE (Setup_fdre_C_R)       -0.335    14.928    CPU_0/FPGADigit_1/u_divider/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         14.928    
                         arrival time                          -9.048    
  -------------------------------------------------------------------
                         slack                                  5.880    

Slack (MET) :             5.880ns  (required time - arrival time)
  Source:                 CPU_0/FPGADigit_1/u_divider/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_0/FPGADigit_1/u_divider/counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.721ns  (logic 1.472ns (39.564%)  route 2.249ns (60.436%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.725     5.328    CPU_0/FPGADigit_1/u_divider/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X0Y55          FDRE                                         r  CPU_0/FPGADigit_1/u_divider/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  CPU_0/FPGADigit_1/u_divider/counter_reg[3]/Q
                         net (fo=3, routed)           0.825     6.609    CPU_0/FPGADigit_1/u_divider/counter_reg[3]
    SLICE_X1Y57          LUT2 (Prop_lut2_I1_O)        0.124     6.733 r  CPU_0/FPGADigit_1/u_divider/clk_N0_carry_i_5/O
                         net (fo=1, routed)           0.000     6.733    CPU_0/FPGADigit_1/u_divider/clk_N0_carry_i_5_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.283 r  CPU_0/FPGADigit_1/u_divider/clk_N0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.283    CPU_0/FPGADigit_1/u_divider/clk_N0_carry_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.397 r  CPU_0/FPGADigit_1/u_divider/clk_N0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.397    CPU_0/FPGADigit_1/u_divider/clk_N0_carry__0_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.511 r  CPU_0/FPGADigit_1/u_divider/clk_N0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.511    CPU_0/FPGADigit_1/u_divider/clk_N0_carry__1_n_0
    SLICE_X1Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.625 r  CPU_0/FPGADigit_1/u_divider/clk_N0_carry__2/CO[3]
                         net (fo=33, routed)          1.423     9.048    CPU_0/FPGADigit_1/u_divider/clear
    SLICE_X0Y62          FDRE                                         r  CPU_0/FPGADigit_1/u_divider/counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000    10.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.601    15.024    CPU_0/FPGADigit_1/u_divider/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X0Y62          FDRE                                         r  CPU_0/FPGADigit_1/u_divider/counter_reg[30]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X0Y62          FDRE (Setup_fdre_C_R)       -0.335    14.928    CPU_0/FPGADigit_1/u_divider/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         14.928    
                         arrival time                          -9.048    
  -------------------------------------------------------------------
                         slack                                  5.880    

Slack (MET) :             5.880ns  (required time - arrival time)
  Source:                 CPU_0/FPGADigit_1/u_divider/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_0/FPGADigit_1/u_divider/counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.721ns  (logic 1.472ns (39.564%)  route 2.249ns (60.436%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.725     5.328    CPU_0/FPGADigit_1/u_divider/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X0Y55          FDRE                                         r  CPU_0/FPGADigit_1/u_divider/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  CPU_0/FPGADigit_1/u_divider/counter_reg[3]/Q
                         net (fo=3, routed)           0.825     6.609    CPU_0/FPGADigit_1/u_divider/counter_reg[3]
    SLICE_X1Y57          LUT2 (Prop_lut2_I1_O)        0.124     6.733 r  CPU_0/FPGADigit_1/u_divider/clk_N0_carry_i_5/O
                         net (fo=1, routed)           0.000     6.733    CPU_0/FPGADigit_1/u_divider/clk_N0_carry_i_5_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.283 r  CPU_0/FPGADigit_1/u_divider/clk_N0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.283    CPU_0/FPGADigit_1/u_divider/clk_N0_carry_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.397 r  CPU_0/FPGADigit_1/u_divider/clk_N0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.397    CPU_0/FPGADigit_1/u_divider/clk_N0_carry__0_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.511 r  CPU_0/FPGADigit_1/u_divider/clk_N0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.511    CPU_0/FPGADigit_1/u_divider/clk_N0_carry__1_n_0
    SLICE_X1Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.625 r  CPU_0/FPGADigit_1/u_divider/clk_N0_carry__2/CO[3]
                         net (fo=33, routed)          1.423     9.048    CPU_0/FPGADigit_1/u_divider/clear
    SLICE_X0Y62          FDRE                                         r  CPU_0/FPGADigit_1/u_divider/counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000    10.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.601    15.024    CPU_0/FPGADigit_1/u_divider/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X0Y62          FDRE                                         r  CPU_0/FPGADigit_1/u_divider/counter_reg[31]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X0Y62          FDRE (Setup_fdre_C_R)       -0.335    14.928    CPU_0/FPGADigit_1/u_divider/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         14.928    
                         arrival time                          -9.048    
  -------------------------------------------------------------------
                         slack                                  5.880    

Slack (MET) :             5.900ns  (required time - arrival time)
  Source:                 CPU_0/fenpin1/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_0/fenpin1/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.709ns  (logic 1.472ns (39.688%)  route 2.237ns (60.312%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.720     5.323    CPU_0/fenpin1/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  CPU_0/fenpin1/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  CPU_0/fenpin1/counter_reg[2]/Q
                         net (fo=3, routed)           0.952     6.731    CPU_0/fenpin1/counter_reg[2]
    SLICE_X1Y87          LUT2 (Prop_lut2_I0_O)        0.124     6.855 r  CPU_0/fenpin1/counter[0]_i_37/O
                         net (fo=1, routed)           0.000     6.855    CPU_0/fenpin1/counter[0]_i_37_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.405 r  CPU_0/fenpin1/counter_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.405    CPU_0/fenpin1/counter_reg[0]_i_22_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.519 r  CPU_0/fenpin1/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.519    CPU_0/fenpin1/counter_reg[0]_i_13_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.633 r  CPU_0/fenpin1/counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.633    CPU_0/fenpin1/counter_reg[0]_i_3_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.747 r  CPU_0/fenpin1/counter_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          1.285     9.032    CPU_0/fenpin1/clear
    SLICE_X0Y91          FDRE                                         r  CPU_0/fenpin1/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000    10.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.604    15.027    CPU_0/fenpin1/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  CPU_0/fenpin1/counter_reg[24]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X0Y91          FDRE (Setup_fdre_C_R)       -0.335    14.931    CPU_0/fenpin1/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.931    
                         arrival time                          -9.032    
  -------------------------------------------------------------------
                         slack                                  5.900    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 CPU_0/FPGADigit_1/u_divider/clk_N_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_0/FPGADigit_1/u_divider/clk_N_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.604     1.523    CPU_0/FPGADigit_1/u_divider/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X3Y55          FDRE                                         r  CPU_0/FPGADigit_1/u_divider/clk_N_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  CPU_0/FPGADigit_1/u_divider/clk_N_reg/Q
                         net (fo=4, routed)           0.168     1.833    CPU_0/FPGADigit_1/u_divider/CLK
    SLICE_X3Y55          LUT2 (Prop_lut2_I1_O)        0.045     1.878 r  CPU_0/FPGADigit_1/u_divider/clk_N_i_1__0/O
                         net (fo=1, routed)           0.000     1.878    CPU_0/FPGADigit_1/u_divider/clk_N_i_1__0_n_0
    SLICE_X3Y55          FDRE                                         r  CPU_0/FPGADigit_1/u_divider/clk_N_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.877     2.042    CPU_0/FPGADigit_1/u_divider/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X3Y55          FDRE                                         r  CPU_0/FPGADigit_1/u_divider/clk_N_reg/C
                         clock pessimism             -0.518     1.523    
    SLICE_X3Y55          FDRE (Hold_fdre_C_D)         0.091     1.614    CPU_0/FPGADigit_1/u_divider/clk_N_reg
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 CPU_0/fenpin1/clk_N_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_0/fenpin1/clk_N_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.566     1.485    CPU_0/fenpin1/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X49Y96         FDRE                                         r  CPU_0/fenpin1/clk_N_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y96         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  CPU_0/fenpin1/clk_N_reg/Q
                         net (fo=2, routed)           0.168     1.795    CPU_0/fenpin1/clk_N_reg_0
    SLICE_X49Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.840 r  CPU_0/fenpin1/clk_N_i_1/O
                         net (fo=1, routed)           0.000     1.840    CPU_0/fenpin1/clk_N_i_1_n_0
    SLICE_X49Y96         FDRE                                         r  CPU_0/fenpin1/clk_N_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.837     2.002    CPU_0/fenpin1/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X49Y96         FDRE                                         r  CPU_0/fenpin1/clk_N_reg/C
                         clock pessimism             -0.516     1.485    
    SLICE_X49Y96         FDRE (Hold_fdre_C_D)         0.091     1.576    CPU_0/fenpin1/clk_N_reg
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 CPU_0/fenpin1/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_0/fenpin1/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.602     1.521    CPU_0/fenpin1/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X0Y88          FDRE                                         r  CPU_0/fenpin1/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  CPU_0/fenpin1/counter_reg[14]/Q
                         net (fo=3, routed)           0.133     1.795    CPU_0/fenpin1/counter_reg[14]
    SLICE_X0Y88          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.906 r  CPU_0/fenpin1/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.906    CPU_0/fenpin1/counter_reg[12]_i_1_n_5
    SLICE_X0Y88          FDRE                                         r  CPU_0/fenpin1/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.875     2.040    CPU_0/fenpin1/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X0Y88          FDRE                                         r  CPU_0/fenpin1/counter_reg[14]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X0Y88          FDRE (Hold_fdre_C_D)         0.105     1.626    CPU_0/fenpin1/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 CPU_0/FPGADigit_1/u_divider/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_0/FPGADigit_1/u_divider/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.603     1.522    CPU_0/FPGADigit_1/u_divider/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X0Y58          FDRE                                         r  CPU_0/FPGADigit_1/u_divider/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y58          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  CPU_0/FPGADigit_1/u_divider/counter_reg[14]/Q
                         net (fo=2, routed)           0.133     1.796    CPU_0/FPGADigit_1/u_divider/counter_reg[14]
    SLICE_X0Y58          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.907 r  CPU_0/FPGADigit_1/u_divider/counter_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.907    CPU_0/FPGADigit_1/u_divider/counter_reg[12]_i_1__0_n_5
    SLICE_X0Y58          FDRE                                         r  CPU_0/FPGADigit_1/u_divider/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.876     2.041    CPU_0/FPGADigit_1/u_divider/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X0Y58          FDRE                                         r  CPU_0/FPGADigit_1/u_divider/counter_reg[14]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X0Y58          FDRE (Hold_fdre_C_D)         0.105     1.627    CPU_0/FPGADigit_1/u_divider/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 CPU_0/FPGADigit_1/u_divider/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_0/FPGADigit_1/u_divider/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.603     1.522    CPU_0/FPGADigit_1/u_divider/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X0Y57          FDRE                                         r  CPU_0/FPGADigit_1/u_divider/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  CPU_0/FPGADigit_1/u_divider/counter_reg[10]/Q
                         net (fo=3, routed)           0.134     1.797    CPU_0/FPGADigit_1/u_divider/counter_reg[10]
    SLICE_X0Y57          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.908 r  CPU_0/FPGADigit_1/u_divider/counter_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.908    CPU_0/FPGADigit_1/u_divider/counter_reg[8]_i_1__0_n_5
    SLICE_X0Y57          FDRE                                         r  CPU_0/FPGADigit_1/u_divider/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.876     2.041    CPU_0/FPGADigit_1/u_divider/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X0Y57          FDRE                                         r  CPU_0/FPGADigit_1/u_divider/counter_reg[10]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X0Y57          FDRE (Hold_fdre_C_D)         0.105     1.627    CPU_0/FPGADigit_1/u_divider/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 CPU_0/FPGADigit_1/u_divider/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_0/FPGADigit_1/u_divider/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.603     1.522    CPU_0/FPGADigit_1/u_divider/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X0Y59          FDRE                                         r  CPU_0/FPGADigit_1/u_divider/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  CPU_0/FPGADigit_1/u_divider/counter_reg[18]/Q
                         net (fo=3, routed)           0.134     1.797    CPU_0/FPGADigit_1/u_divider/counter_reg[18]
    SLICE_X0Y59          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.908 r  CPU_0/FPGADigit_1/u_divider/counter_reg[16]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.908    CPU_0/FPGADigit_1/u_divider/counter_reg[16]_i_1__0_n_5
    SLICE_X0Y59          FDRE                                         r  CPU_0/FPGADigit_1/u_divider/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.876     2.041    CPU_0/FPGADigit_1/u_divider/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X0Y59          FDRE                                         r  CPU_0/FPGADigit_1/u_divider/counter_reg[18]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X0Y59          FDRE (Hold_fdre_C_D)         0.105     1.627    CPU_0/FPGADigit_1/u_divider/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 CPU_0/fenpin1/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_0/fenpin1/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.603     1.522    CPU_0/fenpin1/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  CPU_0/fenpin1/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  CPU_0/fenpin1/counter_reg[22]/Q
                         net (fo=3, routed)           0.134     1.797    CPU_0/fenpin1/counter_reg[22]
    SLICE_X0Y90          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.908 r  CPU_0/fenpin1/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.908    CPU_0/fenpin1/counter_reg[20]_i_1_n_5
    SLICE_X0Y90          FDRE                                         r  CPU_0/fenpin1/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.876     2.041    CPU_0/fenpin1/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  CPU_0/fenpin1/counter_reg[22]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X0Y90          FDRE (Hold_fdre_C_D)         0.105     1.627    CPU_0/fenpin1/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 CPU_0/fenpin1/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_0/fenpin1/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.603     1.522    CPU_0/fenpin1/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  CPU_0/fenpin1/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  CPU_0/fenpin1/counter_reg[26]/Q
                         net (fo=3, routed)           0.134     1.797    CPU_0/fenpin1/counter_reg[26]
    SLICE_X0Y91          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.908 r  CPU_0/fenpin1/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.908    CPU_0/fenpin1/counter_reg[24]_i_1_n_5
    SLICE_X0Y91          FDRE                                         r  CPU_0/fenpin1/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.876     2.041    CPU_0/fenpin1/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  CPU_0/fenpin1/counter_reg[26]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X0Y91          FDRE (Hold_fdre_C_D)         0.105     1.627    CPU_0/fenpin1/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 CPU_0/FPGADigit_1/u_divider/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_0/FPGADigit_1/u_divider/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.602     1.521    CPU_0/FPGADigit_1/u_divider/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X0Y60          FDRE                                         r  CPU_0/FPGADigit_1/u_divider/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  CPU_0/FPGADigit_1/u_divider/counter_reg[22]/Q
                         net (fo=3, routed)           0.134     1.796    CPU_0/FPGADigit_1/u_divider/counter_reg[22]
    SLICE_X0Y60          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.907 r  CPU_0/FPGADigit_1/u_divider/counter_reg[20]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.907    CPU_0/FPGADigit_1/u_divider/counter_reg[20]_i_1__0_n_5
    SLICE_X0Y60          FDRE                                         r  CPU_0/FPGADigit_1/u_divider/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.875     2.040    CPU_0/FPGADigit_1/u_divider/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X0Y60          FDRE                                         r  CPU_0/FPGADigit_1/u_divider/counter_reg[22]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X0Y60          FDRE (Hold_fdre_C_D)         0.105     1.626    CPU_0/FPGADigit_1/u_divider/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 CPU_0/FPGADigit_1/u_divider/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_0/FPGADigit_1/u_divider/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.602     1.521    CPU_0/FPGADigit_1/u_divider/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X0Y61          FDRE                                         r  CPU_0/FPGADigit_1/u_divider/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  CPU_0/FPGADigit_1/u_divider/counter_reg[26]/Q
                         net (fo=3, routed)           0.134     1.796    CPU_0/FPGADigit_1/u_divider/counter_reg[26]
    SLICE_X0Y61          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.907 r  CPU_0/FPGADigit_1/u_divider/counter_reg[24]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.907    CPU_0/FPGADigit_1/u_divider/counter_reg[24]_i_1__0_n_5
    SLICE_X0Y61          FDRE                                         r  CPU_0/FPGADigit_1/u_divider/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.875     2.040    CPU_0/FPGADigit_1/u_divider/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X0Y61          FDRE                                         r  CPU_0/FPGADigit_1/u_divider/counter_reg[26]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X0Y61          FDRE (Hold_fdre_C_D)         0.105     1.626    CPU_0/FPGADigit_1/u_divider/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.281    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { FPGA_GlobalClock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  FPGA_GlobalClock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y96    CPU_0/fenpin1/clk_N_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y55     CPU_0/FPGADigit_1/u_divider/clk_N_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y55     CPU_0/FPGADigit_1/u_divider/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y57     CPU_0/FPGADigit_1/u_divider/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y57     CPU_0/FPGADigit_1/u_divider/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y58     CPU_0/FPGADigit_1/u_divider/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y58     CPU_0/FPGADigit_1/u_divider/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y58     CPU_0/FPGADigit_1/u_divider/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y58     CPU_0/FPGADigit_1/u_divider/counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y55     CPU_0/FPGADigit_1/u_divider/clk_N_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y55     CPU_0/FPGADigit_1/u_divider/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y59     CPU_0/FPGADigit_1/u_divider/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y59     CPU_0/FPGADigit_1/u_divider/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y59     CPU_0/FPGADigit_1/u_divider/counter_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y59     CPU_0/FPGADigit_1/u_divider/counter_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y55     CPU_0/FPGADigit_1/u_divider/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y60     CPU_0/FPGADigit_1/u_divider/counter_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y60     CPU_0/FPGADigit_1/u_divider/counter_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y60     CPU_0/FPGADigit_1/u_divider/counter_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y96    CPU_0/fenpin1/clk_N_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y96    CPU_0/fenpin1/clk_N_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y55     CPU_0/FPGADigit_1/u_divider/clk_N_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y55     CPU_0/FPGADigit_1/u_divider/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y57     CPU_0/FPGADigit_1/u_divider/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y57     CPU_0/FPGADigit_1/u_divider/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y58     CPU_0/FPGADigit_1/u_divider/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y58     CPU_0/FPGADigit_1/u_divider/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y58     CPU_0/FPGADigit_1/u_divider/counter_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y58     CPU_0/FPGADigit_1/u_divider/counter_reg[15]/C



