design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/home/admin/projects/IC5-CASS-2024_2/openlane/lovers_bec,bec,24_11_09_19_07,flow completed,0h54m40s0ms,0h34m36s0ms,115855.85041177993,0.8846337896249999,23171.170082355988,20.47,-1,3752.54,16039,0,0,0,0,0,0,0,196,174,0,0,-1,1610658,165790,0.0,-1,-1,-1,0.0,0.0,-1,-1,-1,0.0,1156680461.0,0.0,53.34,48.11,13.22,29.3,-1,19621,23645,63,4048,0,0,0,21423,999,15,20,49,2785,750,654,8768,1875,1865,12,156102,12105,887,19026,20498,208618,852131.0112000001,-1,-1,-1,0.00817,0.00484,6.02e-07,-1,-1,-1,3.210000000000001,25.0,40.0,25,1,20,153.18,153.6,0.3,1,16,0.23,0,sky130_fd_sc_hd,DELAY 4
