// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module top_module_pow_generic_float_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        ap_ce,
        base_r,
        ap_return
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   ap_ce;
input  [31:0] base_r;
output  [31:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
wire    ap_block_state13_pp0_stage0_iter12;
wire    ap_block_state14_pp0_stage0_iter13;
reg    ap_block_pp0_stage0_subdone;
wire   [5:0] pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_address0;
reg    pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_ce0;
wire   [5:0] pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_q0;
wire   [5:0] pow_reduce_anonymous_namespace_log0_lut_table_array_V_address0;
reg    pow_reduce_anonymous_namespace_log0_lut_table_array_V_ce0;
wire   [55:0] pow_reduce_anonymous_namespace_log0_lut_table_array_V_q0;
wire   [3:0] pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V_address0;
reg    pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V_ce0;
wire   [51:0] pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V_q0;
wire   [5:0] pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V_address0;
reg    pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V_ce0;
wire   [48:0] pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V_q0;
wire   [5:0] pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V_address0;
reg    pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V_ce0;
wire   [43:0] pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V_q0;
wire   [8:0] pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_address0;
reg    pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_ce0;
wire   [26:0] pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_q0;
wire   [4:0] pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_address0;
reg    pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_ce0;
wire   [7:0] pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_q0;
wire   [0:0] p_Result_11_fu_355_p3;
reg   [0:0] p_Result_11_reg_1561;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] p_Result_11_reg_1561_pp0_iter1_reg;
reg   [0:0] p_Result_11_reg_1561_pp0_iter2_reg;
reg   [0:0] p_Result_11_reg_1561_pp0_iter3_reg;
reg   [0:0] p_Result_11_reg_1561_pp0_iter4_reg;
reg   [0:0] p_Result_11_reg_1561_pp0_iter5_reg;
reg   [0:0] p_Result_11_reg_1561_pp0_iter6_reg;
reg   [0:0] p_Result_11_reg_1561_pp0_iter7_reg;
reg   [0:0] p_Result_11_reg_1561_pp0_iter8_reg;
reg   [0:0] p_Result_11_reg_1561_pp0_iter9_reg;
reg   [0:0] p_Result_11_reg_1561_pp0_iter10_reg;
reg   [0:0] p_Result_11_reg_1561_pp0_iter11_reg;
reg   [0:0] p_Result_11_reg_1561_pp0_iter12_reg;
wire   [0:0] icmp_ln1019_fu_393_p2;
reg   [0:0] icmp_ln1019_reg_1567;
reg   [0:0] icmp_ln1019_reg_1567_pp0_iter1_reg;
reg   [0:0] icmp_ln1019_reg_1567_pp0_iter2_reg;
reg   [0:0] icmp_ln1019_reg_1567_pp0_iter3_reg;
reg   [0:0] icmp_ln1019_reg_1567_pp0_iter4_reg;
reg   [0:0] icmp_ln1019_reg_1567_pp0_iter5_reg;
reg   [0:0] icmp_ln1019_reg_1567_pp0_iter6_reg;
reg   [0:0] icmp_ln1019_reg_1567_pp0_iter7_reg;
reg   [0:0] icmp_ln1019_reg_1567_pp0_iter8_reg;
reg   [0:0] icmp_ln1019_reg_1567_pp0_iter9_reg;
reg   [0:0] icmp_ln1019_reg_1567_pp0_iter10_reg;
reg   [0:0] icmp_ln1019_reg_1567_pp0_iter11_reg;
reg   [0:0] icmp_ln1019_reg_1567_pp0_iter12_reg;
wire   [0:0] x_is_1_fu_399_p2;
reg   [0:0] x_is_1_reg_1573;
reg   [0:0] x_is_1_reg_1573_pp0_iter1_reg;
reg   [0:0] x_is_1_reg_1573_pp0_iter2_reg;
reg   [0:0] x_is_1_reg_1573_pp0_iter3_reg;
reg   [0:0] x_is_1_reg_1573_pp0_iter4_reg;
reg   [0:0] x_is_1_reg_1573_pp0_iter5_reg;
reg   [0:0] x_is_1_reg_1573_pp0_iter6_reg;
reg   [0:0] x_is_1_reg_1573_pp0_iter7_reg;
reg   [0:0] x_is_1_reg_1573_pp0_iter8_reg;
reg   [0:0] x_is_1_reg_1573_pp0_iter9_reg;
reg   [0:0] x_is_1_reg_1573_pp0_iter10_reg;
reg   [0:0] x_is_1_reg_1573_pp0_iter11_reg;
reg   [0:0] x_is_1_reg_1573_pp0_iter12_reg;
wire   [0:0] x_is_p1_fu_411_p2;
reg   [0:0] x_is_p1_reg_1579;
reg   [0:0] x_is_p1_reg_1579_pp0_iter1_reg;
reg   [0:0] x_is_p1_reg_1579_pp0_iter2_reg;
reg   [0:0] x_is_p1_reg_1579_pp0_iter3_reg;
reg   [0:0] x_is_p1_reg_1579_pp0_iter4_reg;
reg   [0:0] x_is_p1_reg_1579_pp0_iter5_reg;
reg   [0:0] x_is_p1_reg_1579_pp0_iter6_reg;
reg   [0:0] x_is_p1_reg_1579_pp0_iter7_reg;
reg   [0:0] x_is_p1_reg_1579_pp0_iter8_reg;
reg   [0:0] x_is_p1_reg_1579_pp0_iter9_reg;
reg   [0:0] x_is_p1_reg_1579_pp0_iter10_reg;
reg   [0:0] x_is_p1_reg_1579_pp0_iter11_reg;
reg   [0:0] x_is_p1_reg_1579_pp0_iter12_reg;
wire   [0:0] icmp_ln1019_1_fu_417_p2;
reg   [0:0] icmp_ln1019_1_reg_1585;
reg   [0:0] icmp_ln1019_1_reg_1585_pp0_iter1_reg;
reg   [0:0] icmp_ln1019_1_reg_1585_pp0_iter2_reg;
reg   [0:0] icmp_ln1019_1_reg_1585_pp0_iter3_reg;
reg   [0:0] icmp_ln1019_1_reg_1585_pp0_iter4_reg;
reg   [0:0] icmp_ln1019_1_reg_1585_pp0_iter5_reg;
reg   [0:0] icmp_ln1019_1_reg_1585_pp0_iter6_reg;
reg   [0:0] icmp_ln1019_1_reg_1585_pp0_iter7_reg;
reg   [0:0] icmp_ln1019_1_reg_1585_pp0_iter8_reg;
reg   [0:0] icmp_ln1019_1_reg_1585_pp0_iter9_reg;
reg   [0:0] icmp_ln1019_1_reg_1585_pp0_iter10_reg;
reg   [0:0] icmp_ln1019_1_reg_1585_pp0_iter11_reg;
reg   [0:0] icmp_ln1019_1_reg_1585_pp0_iter12_reg;
wire   [0:0] x_is_0_fu_423_p2;
reg   [0:0] x_is_0_reg_1591;
reg   [0:0] x_is_0_reg_1591_pp0_iter1_reg;
reg   [0:0] x_is_0_reg_1591_pp0_iter2_reg;
reg   [0:0] x_is_0_reg_1591_pp0_iter3_reg;
reg   [0:0] x_is_0_reg_1591_pp0_iter4_reg;
reg   [0:0] x_is_0_reg_1591_pp0_iter5_reg;
reg   [0:0] x_is_0_reg_1591_pp0_iter6_reg;
reg   [0:0] x_is_0_reg_1591_pp0_iter7_reg;
reg   [0:0] x_is_0_reg_1591_pp0_iter8_reg;
reg   [0:0] x_is_0_reg_1591_pp0_iter9_reg;
reg   [0:0] x_is_0_reg_1591_pp0_iter10_reg;
reg   [0:0] x_is_0_reg_1591_pp0_iter11_reg;
reg   [0:0] x_is_0_reg_1591_pp0_iter12_reg;
wire   [0:0] p_Result_s_fu_429_p3;
reg   [0:0] p_Result_s_reg_1596;
wire   [22:0] p_Result_12_fu_437_p1;
reg   [22:0] p_Result_12_reg_1601;
wire   [8:0] b_exp_2_fu_457_p3;
reg   [8:0] b_exp_2_reg_1607;
reg   [8:0] b_exp_2_reg_1607_pp0_iter1_reg;
reg   [8:0] b_exp_2_reg_1607_pp0_iter2_reg;
reg   [8:0] b_exp_2_reg_1607_pp0_iter3_reg;
reg   [8:0] b_exp_2_reg_1607_pp0_iter4_reg;
reg  signed [8:0] b_exp_2_reg_1607_pp0_iter5_reg;
reg   [55:0] log_sum_V_reg_1627;
reg   [55:0] log_sum_V_reg_1627_pp0_iter2_reg;
reg   [55:0] log_sum_V_reg_1627_pp0_iter3_reg;
reg   [55:0] log_sum_V_reg_1627_pp0_iter4_reg;
reg   [40:0] z2_V_reg_1637;
reg   [5:0] a_V_1_reg_1648;
reg   [34:0] tmp_25_reg_1654;
wire   [49:0] zext_ln818_1_fu_711_p1;
reg   [49:0] zext_ln818_1_reg_1659;
reg   [37:0] tmp_26_reg_1669;
wire   [49:0] r_V_11_fu_743_p2;
reg   [49:0] r_V_11_reg_1674;
wire   [55:0] add_ln813_fu_754_p2;
reg   [55:0] add_ln813_reg_1684;
reg   [0:0] p_Result_14_reg_1689;
reg   [0:0] p_Result_14_reg_1689_pp0_iter7_reg;
reg   [26:0] trunc_ln2_reg_1699;
reg   [26:0] trunc_ln2_reg_1699_pp0_iter7_reg;
reg   [26:0] trunc_ln2_reg_1699_pp0_iter8_reg;
reg   [0:0] tmp_10_reg_1704;
reg   [0:0] tmp_10_reg_1704_pp0_iter7_reg;
reg   [0:0] tmp_10_reg_1704_pp0_iter8_reg;
reg   [0:0] tmp_10_reg_1704_pp0_iter9_reg;
reg   [0:0] tmp_10_reg_1704_pp0_iter10_reg;
reg   [0:0] tmp_10_reg_1704_pp0_iter11_reg;
reg   [0:0] tmp_10_reg_1704_pp0_iter12_reg;
wire  signed [9:0] ret_V_18_fu_1026_p3;
reg  signed [9:0] ret_V_18_reg_1715;
reg  signed [9:0] ret_V_18_reg_1715_pp0_iter10_reg;
reg  signed [9:0] ret_V_18_reg_1715_pp0_iter11_reg;
reg  signed [9:0] ret_V_18_reg_1715_pp0_iter12_reg;
wire   [17:0] m_diff_lo_V_fu_1069_p1;
reg   [17:0] m_diff_lo_V_reg_1721;
reg   [26:0] exp_Z1_V_reg_1736;
reg   [26:0] exp_Z1_V_reg_1736_pp0_iter11_reg;
reg   [26:0] exp_Z1_V_reg_1736_pp0_iter12_reg;
wire   [63:0] zext_ln541_fu_465_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln541_1_fu_610_p1;
wire   [63:0] zext_ln541_2_fu_715_p1;
wire   [63:0] zext_ln541_3_fu_749_p1;
wire   [63:0] zext_ln541_4_fu_1073_p1;
wire   [63:0] zext_ln541_5_fu_1088_p1;
wire   [31:0] data_V_fu_351_p1;
wire   [7:0] bs_exp_V_fu_363_p4;
wire   [8:0] zext_ln346_fu_377_p1;
wire   [8:0] b_exp_fu_381_p2;
wire   [22:0] bs_sig_V_fu_373_p1;
wire   [0:0] icmp_ln369_fu_387_p2;
wire   [0:0] xor_ln970_fu_405_p2;
wire   [8:0] b_exp_1_fu_451_p2;
wire   [5:0] index0_V_fu_441_p4;
wire   [23:0] r_V_8_fu_480_p3;
wire   [24:0] zext_ln1488_fu_487_p1;
wire   [24:0] p_Result_13_fu_471_p4;
wire  signed [24:0] grp_fu_1530_p2;
wire   [42:0] zext_ln1488_2_cast_fu_528_p4;
wire   [0:0] tmp_5_fu_521_p3;
wire   [43:0] tmp_s_fu_537_p4;
wire   [43:0] zext_ln1488_1_fu_546_p1;
wire   [20:0] trunc_ln813_fu_518_p1;
wire   [42:0] lhs_fu_558_p3;
wire   [43:0] eZ_fu_550_p3;
wire   [43:0] zext_ln1347_fu_566_p1;
wire   [3:0] a_V_fu_509_p4;
wire   [38:0] z1_V_fu_502_p3;
wire   [38:0] r_V_9_fu_584_p0;
wire   [3:0] r_V_9_fu_584_p1;
wire   [42:0] r_V_9_fu_584_p2;
wire   [43:0] ret_V_14_fu_570_p2;
wire   [43:0] zext_ln1348_fu_590_p1;
wire   [43:0] ret_V_fu_594_p2;
wire   [43:0] zext_ln818_fu_635_p1;
wire   [48:0] lhs_2_fu_650_p3;
wire   [48:0] eZ_1_fu_642_p3;
wire   [49:0] zext_ln813_fu_661_p1;
wire   [49:0] zext_ln1347_1_fu_657_p1;
wire   [5:0] r_V_10_fu_677_p0;
wire   [40:0] r_V_10_fu_677_p1;
wire   [46:0] r_V_10_fu_677_p2;
wire   [47:0] rhs_4_fu_683_p3;
wire   [49:0] ret_V_15_fu_665_p2;
wire   [49:0] zext_ln1348_1_fu_691_p1;
wire   [49:0] ret_V_3_fu_695_p2;
wire   [43:0] z3_V_fu_701_p4;
wire   [5:0] a_V_2_fu_719_p4;
wire   [5:0] r_V_11_fu_743_p0;
wire   [43:0] r_V_11_fu_743_p1;
wire   [55:0] logn_V_cast_fu_638_p1;
wire   [44:0] Elog2_V_fu_762_p1;
wire   [61:0] lhs_4_fu_779_p3;
wire   [56:0] eZ_2_fu_772_p3;
wire   [62:0] zext_ln1347_2_fu_786_p1;
wire   [62:0] zext_ln813_1_fu_790_p1;
wire   [55:0] rhs_7_fu_800_p3;
wire   [62:0] ret_V_16_fu_794_p2;
wire   [62:0] zext_ln1348_2_fu_807_p1;
wire   [49:0] zext_ln163_fu_768_p1;
wire   [49:0] zext_ln163_1_fu_817_p1;
wire   [49:0] add_ln813_1_fu_821_p2;
wire   [55:0] zext_ln813_2_fu_827_p1;
wire   [62:0] ret_V_5_fu_811_p2;
wire   [22:0] tmp_28_fu_846_p4;
wire   [22:0] r_V_12_fu_860_p0;
wire   [45:0] zext_ln1270_1_fu_856_p1;
wire   [22:0] r_V_12_fu_860_p1;
wire   [45:0] r_V_12_fu_860_p2;
wire   [38:0] tmp_27_fu_836_p4;
wire   [62:0] lhs_V_fu_876_p3;
wire   [44:0] rhs_8_fu_866_p4;
wire   [63:0] zext_ln1348_3_fu_884_p1;
wire   [63:0] zext_ln1348_4_fu_888_p1;
wire   [63:0] ret_V_6_fu_892_p2;
wire   [51:0] Elog2_V_fu_762_p2;
wire   [39:0] trunc_ln1_fu_898_p4;
wire   [55:0] log_sum_V_1_fu_831_p2;
wire  signed [55:0] sext_ln1347_fu_916_p1;
wire   [55:0] add_ln1347_fu_920_p2;
wire  signed [63:0] sext_ln1347_1_fu_926_p1;
wire   [63:0] lhs_V_2_fu_908_p3;
wire   [63:0] ret_V_7_fu_930_p2;
wire  signed [12:0] m_fix_hi_V_fu_936_p4;
wire  signed [15:0] rhs_9_fu_976_p3;
wire  signed [24:0] grp_fu_1542_p3;
wire   [14:0] trunc_ln1003_fu_1003_p1;
wire   [9:0] trunc_ln_fu_987_p4;
wire   [0:0] icmp_ln1003_fu_1006_p2;
wire   [9:0] ret_V_9_fu_1012_p2;
wire   [0:0] p_Result_6_fu_996_p3;
wire   [9:0] select_ln1002_fu_1018_p3;
wire   [35:0] mul_ln1270_1_fu_1038_p2;
wire   [26:0] trunc_ln813_1_fu_1044_p4;
wire   [26:0] m_diff_V_fu_1054_p2;
wire   [8:0] m_diff_hi_V_fu_1059_p4;
wire   [4:0] Z2_ind_fu_1078_p4;
wire   [18:0] zext_ln813_3_fu_1093_p1;
wire   [18:0] zext_ln813_4_fu_1096_p1;
wire   [18:0] ret_V_11_fu_1100_p2;
wire   [17:0] exp_Z1_hi_V_fu_1116_p4;
wire   [17:0] exp_Z1P_m_1_V_fu_1106_p4;
wire   [0:0] xor_ln1023_fu_1138_p2;
wire   [0:0] x_is_NaN_fu_1143_p2;
wire   [1:0] or_ln415_1_fu_1152_p3;
wire   [0:0] x_is_inf_fu_1148_p2;
wire   [1:0] or_ln460_3_fu_1166_p3;
wire   [1:0] or_ln467_s_fu_1180_p3;
wire   [26:0] ret_V_19_fu_1193_p2;
wire   [35:0] grp_fu_1553_p2;
wire   [24:0] trunc_ln1347_fu_1209_p1;
wire   [43:0] lhs_V_6_fu_1198_p3;
wire   [43:0] zext_ln1347_3_fu_1206_p1;
wire   [41:0] trunc_ln1347_1_fu_1213_p3;
wire   [41:0] zext_ln1347_4_fu_1221_p1;
wire   [43:0] ret_V_13_fu_1224_p2;
wire   [0:0] p_Result_7_fu_1236_p3;
wire   [9:0] r_exp_V_fu_1244_p2;
wire   [9:0] r_exp_V_2_fu_1249_p3;
wire   [2:0] tmp_9_fu_1256_p4;
wire   [41:0] add_ln1347_6_fu_1230_p2;
wire   [22:0] tmp_fu_1283_p4;
wire   [22:0] tmp_4_fu_1293_p4;
wire   [7:0] trunc_ln186_fu_1311_p1;
wire   [7:0] out_exp_V_fu_1315_p2;
wire   [22:0] tmp_12_fu_1303_p3;
wire   [0:0] xor_ln407_1_fu_1331_p2;
wire   [0:0] icmp_ln415_fu_1160_p2;
wire   [0:0] or_ln407_fu_1336_p2;
wire   [0:0] x_is_n1_fu_1134_p2;
wire   [0:0] and_ln415_fu_1341_p2;
wire   [0:0] xor_ln371_fu_1353_p2;
wire   [0:0] icmp_ln460_fu_1174_p2;
wire   [0:0] and_ln371_1_fu_1359_p2;
wire   [0:0] xor_ln460_fu_1365_p2;
wire   [0:0] icmp_ln467_fu_1187_p2;
wire   [0:0] and_ln460_1_fu_1377_p2;
wire   [0:0] xor_ln467_fu_1383_p2;
wire   [0:0] and_ln467_1_fu_1395_p2;
wire   [0:0] icmp_ln1035_fu_1266_p2;
wire   [0:0] and_ln657_fu_1401_p2;
wire   [0:0] xor_ln182_fu_1272_p2;
wire   [0:0] icmp_ln1039_fu_1277_p2;
wire   [0:0] xor_ln657_fu_1418_p2;
wire   [0:0] and_ln1039_fu_1424_p2;
wire   [0:0] and_ln1039_1_fu_1430_p2;
wire   [0:0] and_ln182_1_fu_1413_p2;
wire   [0:0] and_ln182_fu_1407_p2;
wire   [0:0] and_ln467_fu_1389_p2;
wire   [0:0] and_ln460_fu_1371_p2;
wire   [0:0] and_ln371_fu_1347_p2;
wire   [0:0] or_ln1039_fu_1436_p2;
wire   [0:0] or_ln1039_4_fu_1470_p2;
wire   [31:0] select_ln1039_fu_1462_p3;
wire   [0:0] or_ln1039_1_fu_1442_p2;
wire   [0:0] or_ln1039_2_fu_1456_p2;
wire   [31:0] select_ln1039_1_fu_1448_p3;
wire   [31:0] p_Result_15_fu_1321_p4;
wire   [0:0] or_ln1039_3_fu_1484_p2;
wire   [31:0] select_ln1039_2_fu_1476_p3;
wire   [31:0] select_ln1039_3_fu_1490_p3;
wire   [31:0] select_ln1039_4_fu_1498_p3;
wire   [31:0] bitcast_ln1039_fu_1506_p1;
wire   [0:0] or_ln415_fu_1517_p2;
wire   [31:0] select_ln407_fu_1510_p3;
wire  signed [24:0] grp_fu_1530_p0;
wire   [5:0] grp_fu_1530_p1;
wire   [11:0] grp_fu_1542_p1;
wire   [17:0] grp_fu_1553_p0;
wire   [17:0] grp_fu_1553_p1;
reg    grp_fu_1530_ce;
reg    grp_fu_1542_ce;
reg    grp_fu_1553_ce;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to12;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
wire   [24:0] grp_fu_1530_p10;
wire   [35:0] grp_fu_1553_p00;
wire   [35:0] grp_fu_1553_p10;
wire   [46:0] r_V_10_fu_677_p00;
wire   [46:0] r_V_10_fu_677_p10;
wire   [49:0] r_V_11_fu_743_p00;
wire   [49:0] r_V_11_fu_743_p10;
wire   [42:0] r_V_9_fu_584_p00;
wire   [42:0] r_V_9_fu_584_p10;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
end

top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_bkb #(
    .DataWidth( 6 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_address0),
    .ce0(pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_ce0),
    .q0(pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_q0)
);

top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_log0_lut_table_array_V_ROMcud #(
    .DataWidth( 56 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
pow_reduce_anonymous_namespace_log0_lut_table_array_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymous_namespace_log0_lut_table_array_V_address0),
    .ce0(pow_reduce_anonymous_namespace_log0_lut_table_array_V_ce0),
    .q0(pow_reduce_anonymous_namespace_log0_lut_table_array_V_q0)
);

top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4dEe #(
    .DataWidth( 52 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V_address0),
    .ce0(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V_ce0),
    .q0(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V_q0)
);

top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6eOg #(
    .DataWidth( 49 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V_address0),
    .ce0(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V_ce0),
    .q0(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V_q0)
);

top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_fYi #(
    .DataWidth( 44 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V_address0),
    .ce0(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V_ce0),
    .q0(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V_q0)
);

top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arrg8j #(
    .DataWidth( 27 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_address0),
    .ce0(pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_ce0),
    .q0(pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_q0)
);

top_module_pow_generic_float_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arrayhbi #(
    .DataWidth( 8 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_address0),
    .ce0(pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_ce0),
    .q0(pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_q0)
);

top_module_mul_39ns_4ns_43_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 39 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 43 ))
mul_39ns_4ns_43_1_1_U189(
    .din0(r_V_9_fu_584_p0),
    .din1(r_V_9_fu_584_p1),
    .dout(r_V_9_fu_584_p2)
);

top_module_mul_6ns_41ns_47_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 41 ),
    .dout_WIDTH( 47 ))
mul_6ns_41ns_47_1_1_U190(
    .din0(r_V_10_fu_677_p0),
    .din1(r_V_10_fu_677_p1),
    .dout(r_V_10_fu_677_p2)
);

top_module_mul_6ns_44ns_50_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 44 ),
    .dout_WIDTH( 50 ))
mul_6ns_44ns_50_1_1_U191(
    .din0(r_V_11_fu_743_p0),
    .din1(r_V_11_fu_743_p1),
    .dout(r_V_11_fu_743_p2)
);

top_module_mul_9s_45ns_52_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 45 ),
    .dout_WIDTH( 52 ))
mul_9s_45ns_52_1_1_U192(
    .din0(b_exp_2_reg_1607_pp0_iter5_reg),
    .din1(Elog2_V_fu_762_p1),
    .dout(Elog2_V_fu_762_p2)
);

top_module_mul_23ns_23ns_46_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 23 ),
    .din1_WIDTH( 23 ),
    .dout_WIDTH( 46 ))
mul_23ns_23ns_46_1_1_U193(
    .din0(r_V_12_fu_860_p0),
    .din1(r_V_12_fu_860_p1),
    .dout(r_V_12_fu_860_p2)
);

top_module_mul_10s_36s_36_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 36 ),
    .dout_WIDTH( 36 ))
mul_10s_36s_36_1_1_U194(
    .din0(ret_V_18_fu_1026_p3),
    .din1(36'd47632711549),
    .dout(mul_ln1270_1_fu_1038_p2)
);

top_module_mul_mul_25s_6ns_25_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 25 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 25 ))
mul_mul_25s_6ns_25_4_1_U195(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1530_p0),
    .din1(grp_fu_1530_p1),
    .ce(grp_fu_1530_ce),
    .dout(grp_fu_1530_p2)
);

top_module_mac_muladd_13s_12ns_16s_25_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 12 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 25 ))
mac_muladd_13s_12ns_16s_25_4_1_U196(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(m_fix_hi_V_fu_936_p4),
    .din1(grp_fu_1542_p1),
    .din2(rhs_9_fu_976_p3),
    .ce(grp_fu_1542_ce),
    .dout(grp_fu_1542_p3)
);

top_module_mul_mul_18ns_18ns_36_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mul_mul_18ns_18ns_36_4_1_U197(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1553_p0),
    .din1(grp_fu_1553_p1),
    .ce(grp_fu_1553_ce),
    .dout(grp_fu_1553_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (x_is_p1_reg_1579_pp0_iter3_reg == 1'd0))) begin
        a_V_1_reg_1648 <= {{ret_V_fu_594_p2[43:38]}};
        tmp_25_reg_1654 <= {{ret_V_fu_594_p2[37:3]}};
        z2_V_reg_1637 <= {{ret_V_fu_594_p2[43:3]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (x_is_p1_reg_1579_pp0_iter4_reg == 1'd0))) begin
        add_ln813_reg_1684 <= add_ln813_fu_754_p2;
        r_V_11_reg_1674 <= r_V_11_fu_743_p2;
        tmp_26_reg_1669 <= {{ret_V_3_fu_695_p2[43:6]}};
        zext_ln818_1_reg_1659[43 : 0] <= zext_ln818_1_fu_711_p1[43 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        b_exp_2_reg_1607 <= b_exp_2_fu_457_p3;
        b_exp_2_reg_1607_pp0_iter1_reg <= b_exp_2_reg_1607;
        icmp_ln1019_1_reg_1585 <= icmp_ln1019_1_fu_417_p2;
        icmp_ln1019_1_reg_1585_pp0_iter1_reg <= icmp_ln1019_1_reg_1585;
        icmp_ln1019_reg_1567 <= icmp_ln1019_fu_393_p2;
        icmp_ln1019_reg_1567_pp0_iter1_reg <= icmp_ln1019_reg_1567;
        log_sum_V_reg_1627 <= pow_reduce_anonymous_namespace_log0_lut_table_array_V_q0;
        p_Result_11_reg_1561 <= data_V_fu_351_p1[32'd31];
        p_Result_11_reg_1561_pp0_iter1_reg <= p_Result_11_reg_1561;
        p_Result_12_reg_1601 <= p_Result_12_fu_437_p1;
        p_Result_s_reg_1596 <= data_V_fu_351_p1[32'd22];
        x_is_0_reg_1591 <= x_is_0_fu_423_p2;
        x_is_0_reg_1591_pp0_iter1_reg <= x_is_0_reg_1591;
        x_is_1_reg_1573 <= x_is_1_fu_399_p2;
        x_is_1_reg_1573_pp0_iter1_reg <= x_is_1_reg_1573;
        x_is_p1_reg_1579 <= x_is_p1_fu_411_p2;
        x_is_p1_reg_1579_pp0_iter1_reg <= x_is_p1_reg_1579;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        b_exp_2_reg_1607_pp0_iter2_reg <= b_exp_2_reg_1607_pp0_iter1_reg;
        b_exp_2_reg_1607_pp0_iter3_reg <= b_exp_2_reg_1607_pp0_iter2_reg;
        b_exp_2_reg_1607_pp0_iter4_reg <= b_exp_2_reg_1607_pp0_iter3_reg;
        b_exp_2_reg_1607_pp0_iter5_reg <= b_exp_2_reg_1607_pp0_iter4_reg;
        exp_Z1_V_reg_1736_pp0_iter11_reg <= exp_Z1_V_reg_1736;
        exp_Z1_V_reg_1736_pp0_iter12_reg <= exp_Z1_V_reg_1736_pp0_iter11_reg;
        icmp_ln1019_1_reg_1585_pp0_iter10_reg <= icmp_ln1019_1_reg_1585_pp0_iter9_reg;
        icmp_ln1019_1_reg_1585_pp0_iter11_reg <= icmp_ln1019_1_reg_1585_pp0_iter10_reg;
        icmp_ln1019_1_reg_1585_pp0_iter12_reg <= icmp_ln1019_1_reg_1585_pp0_iter11_reg;
        icmp_ln1019_1_reg_1585_pp0_iter2_reg <= icmp_ln1019_1_reg_1585_pp0_iter1_reg;
        icmp_ln1019_1_reg_1585_pp0_iter3_reg <= icmp_ln1019_1_reg_1585_pp0_iter2_reg;
        icmp_ln1019_1_reg_1585_pp0_iter4_reg <= icmp_ln1019_1_reg_1585_pp0_iter3_reg;
        icmp_ln1019_1_reg_1585_pp0_iter5_reg <= icmp_ln1019_1_reg_1585_pp0_iter4_reg;
        icmp_ln1019_1_reg_1585_pp0_iter6_reg <= icmp_ln1019_1_reg_1585_pp0_iter5_reg;
        icmp_ln1019_1_reg_1585_pp0_iter7_reg <= icmp_ln1019_1_reg_1585_pp0_iter6_reg;
        icmp_ln1019_1_reg_1585_pp0_iter8_reg <= icmp_ln1019_1_reg_1585_pp0_iter7_reg;
        icmp_ln1019_1_reg_1585_pp0_iter9_reg <= icmp_ln1019_1_reg_1585_pp0_iter8_reg;
        icmp_ln1019_reg_1567_pp0_iter10_reg <= icmp_ln1019_reg_1567_pp0_iter9_reg;
        icmp_ln1019_reg_1567_pp0_iter11_reg <= icmp_ln1019_reg_1567_pp0_iter10_reg;
        icmp_ln1019_reg_1567_pp0_iter12_reg <= icmp_ln1019_reg_1567_pp0_iter11_reg;
        icmp_ln1019_reg_1567_pp0_iter2_reg <= icmp_ln1019_reg_1567_pp0_iter1_reg;
        icmp_ln1019_reg_1567_pp0_iter3_reg <= icmp_ln1019_reg_1567_pp0_iter2_reg;
        icmp_ln1019_reg_1567_pp0_iter4_reg <= icmp_ln1019_reg_1567_pp0_iter3_reg;
        icmp_ln1019_reg_1567_pp0_iter5_reg <= icmp_ln1019_reg_1567_pp0_iter4_reg;
        icmp_ln1019_reg_1567_pp0_iter6_reg <= icmp_ln1019_reg_1567_pp0_iter5_reg;
        icmp_ln1019_reg_1567_pp0_iter7_reg <= icmp_ln1019_reg_1567_pp0_iter6_reg;
        icmp_ln1019_reg_1567_pp0_iter8_reg <= icmp_ln1019_reg_1567_pp0_iter7_reg;
        icmp_ln1019_reg_1567_pp0_iter9_reg <= icmp_ln1019_reg_1567_pp0_iter8_reg;
        log_sum_V_reg_1627_pp0_iter2_reg <= log_sum_V_reg_1627;
        log_sum_V_reg_1627_pp0_iter3_reg <= log_sum_V_reg_1627_pp0_iter2_reg;
        log_sum_V_reg_1627_pp0_iter4_reg <= log_sum_V_reg_1627_pp0_iter3_reg;
        p_Result_11_reg_1561_pp0_iter10_reg <= p_Result_11_reg_1561_pp0_iter9_reg;
        p_Result_11_reg_1561_pp0_iter11_reg <= p_Result_11_reg_1561_pp0_iter10_reg;
        p_Result_11_reg_1561_pp0_iter12_reg <= p_Result_11_reg_1561_pp0_iter11_reg;
        p_Result_11_reg_1561_pp0_iter2_reg <= p_Result_11_reg_1561_pp0_iter1_reg;
        p_Result_11_reg_1561_pp0_iter3_reg <= p_Result_11_reg_1561_pp0_iter2_reg;
        p_Result_11_reg_1561_pp0_iter4_reg <= p_Result_11_reg_1561_pp0_iter3_reg;
        p_Result_11_reg_1561_pp0_iter5_reg <= p_Result_11_reg_1561_pp0_iter4_reg;
        p_Result_11_reg_1561_pp0_iter6_reg <= p_Result_11_reg_1561_pp0_iter5_reg;
        p_Result_11_reg_1561_pp0_iter7_reg <= p_Result_11_reg_1561_pp0_iter6_reg;
        p_Result_11_reg_1561_pp0_iter8_reg <= p_Result_11_reg_1561_pp0_iter7_reg;
        p_Result_11_reg_1561_pp0_iter9_reg <= p_Result_11_reg_1561_pp0_iter8_reg;
        p_Result_14_reg_1689_pp0_iter7_reg <= p_Result_14_reg_1689;
        ret_V_18_reg_1715_pp0_iter10_reg <= ret_V_18_reg_1715;
        ret_V_18_reg_1715_pp0_iter11_reg <= ret_V_18_reg_1715_pp0_iter10_reg;
        ret_V_18_reg_1715_pp0_iter12_reg <= ret_V_18_reg_1715_pp0_iter11_reg;
        tmp_10_reg_1704_pp0_iter10_reg <= tmp_10_reg_1704_pp0_iter9_reg;
        tmp_10_reg_1704_pp0_iter11_reg <= tmp_10_reg_1704_pp0_iter10_reg;
        tmp_10_reg_1704_pp0_iter12_reg <= tmp_10_reg_1704_pp0_iter11_reg;
        tmp_10_reg_1704_pp0_iter7_reg <= tmp_10_reg_1704;
        tmp_10_reg_1704_pp0_iter8_reg <= tmp_10_reg_1704_pp0_iter7_reg;
        tmp_10_reg_1704_pp0_iter9_reg <= tmp_10_reg_1704_pp0_iter8_reg;
        trunc_ln2_reg_1699_pp0_iter7_reg <= trunc_ln2_reg_1699;
        trunc_ln2_reg_1699_pp0_iter8_reg <= trunc_ln2_reg_1699_pp0_iter7_reg;
        x_is_0_reg_1591_pp0_iter10_reg <= x_is_0_reg_1591_pp0_iter9_reg;
        x_is_0_reg_1591_pp0_iter11_reg <= x_is_0_reg_1591_pp0_iter10_reg;
        x_is_0_reg_1591_pp0_iter12_reg <= x_is_0_reg_1591_pp0_iter11_reg;
        x_is_0_reg_1591_pp0_iter2_reg <= x_is_0_reg_1591_pp0_iter1_reg;
        x_is_0_reg_1591_pp0_iter3_reg <= x_is_0_reg_1591_pp0_iter2_reg;
        x_is_0_reg_1591_pp0_iter4_reg <= x_is_0_reg_1591_pp0_iter3_reg;
        x_is_0_reg_1591_pp0_iter5_reg <= x_is_0_reg_1591_pp0_iter4_reg;
        x_is_0_reg_1591_pp0_iter6_reg <= x_is_0_reg_1591_pp0_iter5_reg;
        x_is_0_reg_1591_pp0_iter7_reg <= x_is_0_reg_1591_pp0_iter6_reg;
        x_is_0_reg_1591_pp0_iter8_reg <= x_is_0_reg_1591_pp0_iter7_reg;
        x_is_0_reg_1591_pp0_iter9_reg <= x_is_0_reg_1591_pp0_iter8_reg;
        x_is_1_reg_1573_pp0_iter10_reg <= x_is_1_reg_1573_pp0_iter9_reg;
        x_is_1_reg_1573_pp0_iter11_reg <= x_is_1_reg_1573_pp0_iter10_reg;
        x_is_1_reg_1573_pp0_iter12_reg <= x_is_1_reg_1573_pp0_iter11_reg;
        x_is_1_reg_1573_pp0_iter2_reg <= x_is_1_reg_1573_pp0_iter1_reg;
        x_is_1_reg_1573_pp0_iter3_reg <= x_is_1_reg_1573_pp0_iter2_reg;
        x_is_1_reg_1573_pp0_iter4_reg <= x_is_1_reg_1573_pp0_iter3_reg;
        x_is_1_reg_1573_pp0_iter5_reg <= x_is_1_reg_1573_pp0_iter4_reg;
        x_is_1_reg_1573_pp0_iter6_reg <= x_is_1_reg_1573_pp0_iter5_reg;
        x_is_1_reg_1573_pp0_iter7_reg <= x_is_1_reg_1573_pp0_iter6_reg;
        x_is_1_reg_1573_pp0_iter8_reg <= x_is_1_reg_1573_pp0_iter7_reg;
        x_is_1_reg_1573_pp0_iter9_reg <= x_is_1_reg_1573_pp0_iter8_reg;
        x_is_p1_reg_1579_pp0_iter10_reg <= x_is_p1_reg_1579_pp0_iter9_reg;
        x_is_p1_reg_1579_pp0_iter11_reg <= x_is_p1_reg_1579_pp0_iter10_reg;
        x_is_p1_reg_1579_pp0_iter12_reg <= x_is_p1_reg_1579_pp0_iter11_reg;
        x_is_p1_reg_1579_pp0_iter2_reg <= x_is_p1_reg_1579_pp0_iter1_reg;
        x_is_p1_reg_1579_pp0_iter3_reg <= x_is_p1_reg_1579_pp0_iter2_reg;
        x_is_p1_reg_1579_pp0_iter4_reg <= x_is_p1_reg_1579_pp0_iter3_reg;
        x_is_p1_reg_1579_pp0_iter5_reg <= x_is_p1_reg_1579_pp0_iter4_reg;
        x_is_p1_reg_1579_pp0_iter6_reg <= x_is_p1_reg_1579_pp0_iter5_reg;
        x_is_p1_reg_1579_pp0_iter7_reg <= x_is_p1_reg_1579_pp0_iter6_reg;
        x_is_p1_reg_1579_pp0_iter8_reg <= x_is_p1_reg_1579_pp0_iter7_reg;
        x_is_p1_reg_1579_pp0_iter9_reg <= x_is_p1_reg_1579_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (x_is_p1_reg_1579_pp0_iter9_reg == 1'd0) & (1'b1 == ap_ce))) begin
        exp_Z1_V_reg_1736 <= pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (x_is_p1_reg_1579_pp0_iter8_reg == 1'd0) & (1'b1 == ap_ce))) begin
        m_diff_lo_V_reg_1721 <= m_diff_lo_V_fu_1069_p1;
        ret_V_18_reg_1715 <= ret_V_18_fu_1026_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (x_is_p1_reg_1579_pp0_iter5_reg == 1'd0))) begin
        p_Result_14_reg_1689 <= ret_V_7_fu_930_p2[32'd63];
        tmp_10_reg_1704 <= ret_V_7_fu_930_p2[32'd63];
        trunc_ln2_reg_1699 <= {{ret_V_7_fu_930_p2[54:28]}};
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to12 = 1'b1;
    end else begin
        ap_idle_pp0_0to12 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to12 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1530_ce = 1'b1;
    end else begin
        grp_fu_1530_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1542_ce = 1'b1;
    end else begin
        grp_fu_1542_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1553_ce = 1'b1;
    end else begin
        grp_fu_1553_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pow_reduce_anonymous_namespace_log0_lut_table_array_V_ce0 = 1'b1;
    end else begin
        pow_reduce_anonymous_namespace_log0_lut_table_array_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_ce0 = 1'b1;
    end else begin
        pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_ce))) begin
        pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V_ce0 = 1'b1;
    end else begin
        pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_ce))) begin
        pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V_ce0 = 1'b1;
    end else begin
        pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_ce))) begin
        pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V_ce0 = 1'b1;
    end else begin
        pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_ce))) begin
        pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_ce0 = 1'b1;
    end else begin
        pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_ce))) begin
        pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_ce0 = 1'b1;
    end else begin
        pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Elog2_V_fu_762_p1 = 52'd12193974156572;

assign Z2_ind_fu_1078_p4 = {{m_diff_V_fu_1054_p2[17:13]}};

assign a_V_2_fu_719_p4 = {{ret_V_3_fu_695_p2[49:44]}};

assign a_V_fu_509_p4 = {{grp_fu_1530_p2[24:21]}};

assign add_ln1347_6_fu_1230_p2 = (trunc_ln1347_1_fu_1213_p3 + zext_ln1347_4_fu_1221_p1);

assign add_ln1347_fu_920_p2 = ($signed(log_sum_V_1_fu_831_p2) + $signed(sext_ln1347_fu_916_p1));

assign add_ln813_1_fu_821_p2 = (zext_ln163_fu_768_p1 + zext_ln163_1_fu_817_p1);

assign add_ln813_fu_754_p2 = (log_sum_V_reg_1627_pp0_iter4_reg + logn_V_cast_fu_638_p1);

assign and_ln1039_1_fu_1430_p2 = (and_ln467_1_fu_1395_p2 & and_ln1039_fu_1424_p2);

assign and_ln1039_fu_1424_p2 = (xor_ln657_fu_1418_p2 & icmp_ln1039_fu_1277_p2);

assign and_ln182_1_fu_1413_p2 = (tmp_10_reg_1704_pp0_iter12_reg & and_ln657_fu_1401_p2);

assign and_ln182_fu_1407_p2 = (xor_ln182_fu_1272_p2 & and_ln657_fu_1401_p2);

assign and_ln371_1_fu_1359_p2 = (xor_ln371_fu_1353_p2 & and_ln415_fu_1341_p2);

assign and_ln371_fu_1347_p2 = (x_is_n1_fu_1134_p2 & icmp_ln415_fu_1160_p2);

assign and_ln415_fu_1341_p2 = (or_ln407_fu_1336_p2 & icmp_ln415_fu_1160_p2);

assign and_ln460_1_fu_1377_p2 = (icmp_ln460_fu_1174_p2 & and_ln371_1_fu_1359_p2);

assign and_ln460_fu_1371_p2 = (xor_ln460_fu_1365_p2 & and_ln371_1_fu_1359_p2);

assign and_ln467_1_fu_1395_p2 = (icmp_ln467_fu_1187_p2 & and_ln460_1_fu_1377_p2);

assign and_ln467_fu_1389_p2 = (xor_ln467_fu_1383_p2 & and_ln460_1_fu_1377_p2);

assign and_ln657_fu_1401_p2 = (icmp_ln1035_fu_1266_p2 & and_ln467_1_fu_1395_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone = (1'b0 == ap_ce);
end

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_return = ((or_ln415_fu_1517_p2[0:0] == 1'b1) ? select_ln407_fu_1510_p3 : 32'd2147483647);

assign b_exp_1_fu_451_p2 = ($signed(zext_ln346_fu_377_p1) + $signed(9'd386));

assign b_exp_2_fu_457_p3 = ((p_Result_s_fu_429_p3[0:0] == 1'b1) ? b_exp_1_fu_451_p2 : b_exp_fu_381_p2);

assign b_exp_fu_381_p2 = ($signed(zext_ln346_fu_377_p1) + $signed(9'd385));

assign bitcast_ln1039_fu_1506_p1 = select_ln1039_4_fu_1498_p3;

assign bs_exp_V_fu_363_p4 = {{data_V_fu_351_p1[30:23]}};

assign bs_sig_V_fu_373_p1 = data_V_fu_351_p1[22:0];

assign data_V_fu_351_p1 = base_r;

assign eZ_1_fu_642_p3 = {{5'd16}, {zext_ln818_fu_635_p1}};

assign eZ_2_fu_772_p3 = {{7'd64}, {zext_ln818_1_reg_1659}};

assign eZ_fu_550_p3 = ((tmp_5_fu_521_p3[0:0] == 1'b1) ? tmp_s_fu_537_p4 : zext_ln1488_1_fu_546_p1);

assign exp_Z1P_m_1_V_fu_1106_p4 = {{ret_V_11_fu_1100_p2[18:1]}};

assign exp_Z1_hi_V_fu_1116_p4 = {{pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_q0[26:9]}};

assign grp_fu_1530_p0 = ((p_Result_s_reg_1596[0:0] == 1'b1) ? zext_ln1488_fu_487_p1 : p_Result_13_fu_471_p4);

assign grp_fu_1530_p1 = grp_fu_1530_p10;

assign grp_fu_1530_p10 = pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_q0;

assign grp_fu_1542_p1 = 25'd2954;

assign grp_fu_1553_p0 = grp_fu_1553_p00;

assign grp_fu_1553_p00 = exp_Z1_hi_V_fu_1116_p4;

assign grp_fu_1553_p1 = grp_fu_1553_p10;

assign grp_fu_1553_p10 = exp_Z1P_m_1_V_fu_1106_p4;

assign icmp_ln1003_fu_1006_p2 = ((trunc_ln1003_fu_1003_p1 == 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln1019_1_fu_417_p2 = ((bs_exp_V_fu_363_p4 == 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln1019_fu_393_p2 = ((bs_sig_V_fu_373_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln1035_fu_1266_p2 = (($signed(tmp_9_fu_1256_p4) > $signed(3'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1039_fu_1277_p2 = (($signed(r_exp_V_2_fu_1249_p3) < $signed(10'd898)) ? 1'b1 : 1'b0);

assign icmp_ln369_fu_387_p2 = ((b_exp_fu_381_p2 == 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln415_fu_1160_p2 = ((or_ln415_1_fu_1152_p3 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln460_fu_1174_p2 = ((or_ln460_3_fu_1166_p3 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln467_fu_1187_p2 = ((or_ln467_s_fu_1180_p3 == 2'd0) ? 1'b1 : 1'b0);

assign index0_V_fu_441_p4 = {{data_V_fu_351_p1[22:17]}};

assign lhs_2_fu_650_p3 = {{tmp_25_reg_1654}, {14'd0}};

assign lhs_4_fu_779_p3 = {{tmp_26_reg_1669}, {24'd0}};

assign lhs_V_2_fu_908_p3 = {{Elog2_V_fu_762_p2}, {12'd0}};

assign lhs_V_6_fu_1198_p3 = {{ret_V_19_fu_1193_p2}, {17'd0}};

assign lhs_V_fu_876_p3 = {{tmp_27_fu_836_p4}, {24'd0}};

assign lhs_fu_558_p3 = {{trunc_ln813_fu_518_p1}, {22'd0}};

assign log_sum_V_1_fu_831_p2 = (zext_ln813_2_fu_827_p1 + add_ln813_reg_1684);

assign logn_V_cast_fu_638_p1 = pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V_q0;

assign m_diff_V_fu_1054_p2 = (trunc_ln2_reg_1699_pp0_iter8_reg - trunc_ln813_1_fu_1044_p4);

assign m_diff_hi_V_fu_1059_p4 = {{m_diff_V_fu_1054_p2[26:18]}};

assign m_diff_lo_V_fu_1069_p1 = m_diff_V_fu_1054_p2[17:0];

assign m_fix_hi_V_fu_936_p4 = {{ret_V_7_fu_930_p2[63:51]}};

assign or_ln1039_1_fu_1442_p2 = (and_ln467_fu_1389_p2 | and_ln182_fu_1407_p2);

assign or_ln1039_2_fu_1456_p2 = (and_ln460_fu_1371_p2 | and_ln371_fu_1347_p2);

assign or_ln1039_3_fu_1484_p2 = (or_ln1039_fu_1436_p2 | or_ln1039_1_fu_1442_p2);

assign or_ln1039_4_fu_1470_p2 = (and_ln657_fu_1401_p2 | and_ln1039_1_fu_1430_p2);

assign or_ln1039_fu_1436_p2 = (and_ln182_1_fu_1413_p2 | and_ln1039_1_fu_1430_p2);

assign or_ln407_fu_1336_p2 = (xor_ln407_1_fu_1331_p2 | p_Result_11_reg_1561_pp0_iter12_reg);

assign or_ln415_1_fu_1152_p3 = {{1'd0}, {x_is_NaN_fu_1143_p2}};

assign or_ln415_fu_1517_p2 = (x_is_p1_reg_1579_pp0_iter12_reg | icmp_ln415_fu_1160_p2);

assign or_ln460_3_fu_1166_p3 = {{1'd0}, {x_is_inf_fu_1148_p2}};

assign or_ln467_s_fu_1180_p3 = {{1'd0}, {x_is_0_reg_1591_pp0_iter12_reg}};

assign out_exp_V_fu_1315_p2 = (trunc_ln186_fu_1311_p1 + 8'd127);

assign p_Result_11_fu_355_p3 = data_V_fu_351_p1[32'd31];

assign p_Result_12_fu_437_p1 = data_V_fu_351_p1[22:0];

assign p_Result_13_fu_471_p4 = {{{{1'd1}, {p_Result_12_reg_1601}}}, {1'd0}};

assign p_Result_15_fu_1321_p4 = {{{{1'd0}, {out_exp_V_fu_1315_p2}}}, {tmp_12_fu_1303_p3}};

assign p_Result_6_fu_996_p3 = grp_fu_1542_p3[32'd24];

assign p_Result_7_fu_1236_p3 = ret_V_13_fu_1224_p2[32'd43];

assign p_Result_s_fu_429_p3 = data_V_fu_351_p1[32'd22];

assign pow_reduce_anonymous_namespace_log0_lut_table_array_V_address0 = zext_ln541_fu_465_p1;

assign pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_address0 = zext_ln541_fu_465_p1;

assign pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V_address0 = zext_ln541_3_fu_749_p1;

assign pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V_address0 = zext_ln541_1_fu_610_p1;

assign pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V_address0 = zext_ln541_2_fu_715_p1;

assign pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_address0 = zext_ln541_4_fu_1073_p1;

assign pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_address0 = zext_ln541_5_fu_1088_p1;

assign r_V_10_fu_677_p0 = r_V_10_fu_677_p00;

assign r_V_10_fu_677_p00 = a_V_1_reg_1648;

assign r_V_10_fu_677_p1 = r_V_10_fu_677_p10;

assign r_V_10_fu_677_p10 = z2_V_reg_1637;

assign r_V_11_fu_743_p0 = r_V_11_fu_743_p00;

assign r_V_11_fu_743_p00 = a_V_2_fu_719_p4;

assign r_V_11_fu_743_p1 = r_V_11_fu_743_p10;

assign r_V_11_fu_743_p10 = z3_V_fu_701_p4;

assign r_V_12_fu_860_p0 = zext_ln1270_1_fu_856_p1;

assign r_V_12_fu_860_p1 = zext_ln1270_1_fu_856_p1;

assign r_V_8_fu_480_p3 = {{1'd1}, {p_Result_12_reg_1601}};

assign r_V_9_fu_584_p0 = r_V_9_fu_584_p00;

assign r_V_9_fu_584_p00 = z1_V_fu_502_p3;

assign r_V_9_fu_584_p1 = r_V_9_fu_584_p10;

assign r_V_9_fu_584_p10 = a_V_fu_509_p4;

assign r_exp_V_2_fu_1249_p3 = ((p_Result_7_fu_1236_p3[0:0] == 1'b1) ? ret_V_18_reg_1715_pp0_iter12_reg : r_exp_V_fu_1244_p2);

assign r_exp_V_fu_1244_p2 = ($signed(ret_V_18_reg_1715_pp0_iter12_reg) + $signed(10'd1023));

assign ret_V_11_fu_1100_p2 = (zext_ln813_3_fu_1093_p1 + zext_ln813_4_fu_1096_p1);

assign ret_V_13_fu_1224_p2 = (lhs_V_6_fu_1198_p3 + zext_ln1347_3_fu_1206_p1);

assign ret_V_14_fu_570_p2 = (eZ_fu_550_p3 + zext_ln1347_fu_566_p1);

assign ret_V_15_fu_665_p2 = (zext_ln813_fu_661_p1 + zext_ln1347_1_fu_657_p1);

assign ret_V_16_fu_794_p2 = (zext_ln1347_2_fu_786_p1 + zext_ln813_1_fu_790_p1);

assign ret_V_18_fu_1026_p3 = ((p_Result_6_fu_996_p3[0:0] == 1'b1) ? select_ln1002_fu_1018_p3 : trunc_ln_fu_987_p4);

assign ret_V_19_fu_1193_p2 = (exp_Z1_V_reg_1736_pp0_iter12_reg + 27'd4);

assign ret_V_3_fu_695_p2 = (ret_V_15_fu_665_p2 - zext_ln1348_1_fu_691_p1);

assign ret_V_5_fu_811_p2 = (ret_V_16_fu_794_p2 - zext_ln1348_2_fu_807_p1);

assign ret_V_6_fu_892_p2 = (zext_ln1348_3_fu_884_p1 - zext_ln1348_4_fu_888_p1);

assign ret_V_7_fu_930_p2 = ($signed(sext_ln1347_1_fu_926_p1) + $signed(lhs_V_2_fu_908_p3));

assign ret_V_9_fu_1012_p2 = (trunc_ln_fu_987_p4 + 10'd1);

assign ret_V_fu_594_p2 = (ret_V_14_fu_570_p2 - zext_ln1348_fu_590_p1);

assign rhs_4_fu_683_p3 = {{r_V_10_fu_677_p2}, {1'd0}};

assign rhs_7_fu_800_p3 = {{r_V_11_reg_1674}, {6'd0}};

assign rhs_8_fu_866_p4 = {{r_V_12_fu_860_p2[45:1]}};

assign rhs_9_fu_976_p3 = {{p_Result_14_reg_1689_pp0_iter7_reg}, {15'd16384}};

assign select_ln1002_fu_1018_p3 = ((icmp_ln1003_fu_1006_p2[0:0] == 1'b1) ? trunc_ln_fu_987_p4 : ret_V_9_fu_1012_p2);

assign select_ln1039_1_fu_1448_p3 = ((and_ln460_fu_1371_p2[0:0] == 1'b1) ? 32'd2139095040 : 32'd1065353216);

assign select_ln1039_2_fu_1476_p3 = ((or_ln1039_4_fu_1470_p2[0:0] == 1'b1) ? select_ln1039_fu_1462_p3 : 32'd0);

assign select_ln1039_3_fu_1490_p3 = ((or_ln1039_2_fu_1456_p2[0:0] == 1'b1) ? select_ln1039_1_fu_1448_p3 : p_Result_15_fu_1321_p4);

assign select_ln1039_4_fu_1498_p3 = ((or_ln1039_3_fu_1484_p2[0:0] == 1'b1) ? select_ln1039_2_fu_1476_p3 : select_ln1039_3_fu_1490_p3);

assign select_ln1039_fu_1462_p3 = ((or_ln1039_fu_1436_p2[0:0] == 1'b1) ? 32'd0 : 32'd2139095040);

assign select_ln407_fu_1510_p3 = ((x_is_p1_reg_1579_pp0_iter12_reg[0:0] == 1'b1) ? 32'd1065353216 : bitcast_ln1039_fu_1506_p1);

assign sext_ln1347_1_fu_926_p1 = $signed(add_ln1347_fu_920_p2);

assign sext_ln1347_fu_916_p1 = $signed(trunc_ln1_fu_898_p4);

assign tmp_12_fu_1303_p3 = ((p_Result_7_fu_1236_p3[0:0] == 1'b1) ? tmp_fu_1283_p4 : tmp_4_fu_1293_p4);

assign tmp_27_fu_836_p4 = {{ret_V_5_fu_811_p2[62:24]}};

assign tmp_28_fu_846_p4 = {{ret_V_5_fu_811_p2[62:40]}};

assign tmp_4_fu_1293_p4 = {{add_ln1347_6_fu_1230_p2[41:19]}};

assign tmp_5_fu_521_p3 = grp_fu_1530_p2[32'd24];

assign tmp_9_fu_1256_p4 = {{r_exp_V_2_fu_1249_p3[9:7]}};

assign tmp_fu_1283_p4 = {{ret_V_13_fu_1224_p2[42:20]}};

assign tmp_s_fu_537_p4 = {{{{5'd16}, {grp_fu_1530_p2}}}, {14'd0}};

assign trunc_ln1003_fu_1003_p1 = grp_fu_1542_p3[14:0];

assign trunc_ln1347_1_fu_1213_p3 = {{trunc_ln1347_fu_1209_p1}, {17'd0}};

assign trunc_ln1347_fu_1209_p1 = ret_V_19_fu_1193_p2[24:0];

assign trunc_ln186_fu_1311_p1 = r_exp_V_2_fu_1249_p3[7:0];

assign trunc_ln1_fu_898_p4 = {{ret_V_6_fu_892_p2[63:24]}};

assign trunc_ln813_1_fu_1044_p4 = {{mul_ln1270_1_fu_1038_p2[35:9]}};

assign trunc_ln813_fu_518_p1 = grp_fu_1530_p2[20:0];

assign trunc_ln_fu_987_p4 = {{grp_fu_1542_p3[24:15]}};

assign x_is_0_fu_423_p2 = ((bs_exp_V_fu_363_p4 == 8'd0) ? 1'b1 : 1'b0);

assign x_is_1_fu_399_p2 = (icmp_ln369_fu_387_p2 & icmp_ln1019_fu_393_p2);

assign x_is_NaN_fu_1143_p2 = (xor_ln1023_fu_1138_p2 & icmp_ln1019_1_reg_1585_pp0_iter12_reg);

assign x_is_inf_fu_1148_p2 = (icmp_ln1019_reg_1567_pp0_iter12_reg & icmp_ln1019_1_reg_1585_pp0_iter12_reg);

assign x_is_n1_fu_1134_p2 = (x_is_1_reg_1573_pp0_iter12_reg & p_Result_11_reg_1561_pp0_iter12_reg);

assign x_is_p1_fu_411_p2 = (xor_ln970_fu_405_p2 & x_is_1_fu_399_p2);

assign xor_ln1023_fu_1138_p2 = (icmp_ln1019_reg_1567_pp0_iter12_reg ^ 1'd1);

assign xor_ln182_fu_1272_p2 = (tmp_10_reg_1704_pp0_iter12_reg ^ 1'd1);

assign xor_ln371_fu_1353_p2 = (x_is_n1_fu_1134_p2 ^ 1'd1);

assign xor_ln407_1_fu_1331_p2 = (x_is_1_reg_1573_pp0_iter12_reg ^ 1'd1);

assign xor_ln460_fu_1365_p2 = (icmp_ln460_fu_1174_p2 ^ 1'd1);

assign xor_ln467_fu_1383_p2 = (icmp_ln467_fu_1187_p2 ^ 1'd1);

assign xor_ln657_fu_1418_p2 = (icmp_ln1035_fu_1266_p2 ^ 1'd1);

assign xor_ln970_fu_405_p2 = (p_Result_11_fu_355_p3 ^ 1'd1);

assign z1_V_fu_502_p3 = {{grp_fu_1530_p2}, {14'd0}};

assign z3_V_fu_701_p4 = {{ret_V_3_fu_695_p2[49:6]}};

assign zext_ln1270_1_fu_856_p1 = tmp_28_fu_846_p4;

assign zext_ln1347_1_fu_657_p1 = lhs_2_fu_650_p3;

assign zext_ln1347_2_fu_786_p1 = lhs_4_fu_779_p3;

assign zext_ln1347_3_fu_1206_p1 = grp_fu_1553_p2;

assign zext_ln1347_4_fu_1221_p1 = grp_fu_1553_p2;

assign zext_ln1347_fu_566_p1 = lhs_fu_558_p3;

assign zext_ln1348_1_fu_691_p1 = rhs_4_fu_683_p3;

assign zext_ln1348_2_fu_807_p1 = rhs_7_fu_800_p3;

assign zext_ln1348_3_fu_884_p1 = lhs_V_fu_876_p3;

assign zext_ln1348_4_fu_888_p1 = rhs_8_fu_866_p4;

assign zext_ln1348_fu_590_p1 = r_V_9_fu_584_p2;

assign zext_ln1488_1_fu_546_p1 = zext_ln1488_2_cast_fu_528_p4;

assign zext_ln1488_2_cast_fu_528_p4 = {{{{5'd16}, {grp_fu_1530_p2}}}, {13'd0}};

assign zext_ln1488_fu_487_p1 = r_V_8_fu_480_p3;

assign zext_ln163_1_fu_817_p1 = pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V_q0;

assign zext_ln163_fu_768_p1 = pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V_q0;

assign zext_ln346_fu_377_p1 = bs_exp_V_fu_363_p4;

assign zext_ln541_1_fu_610_p1 = a_V_fu_509_p4;

assign zext_ln541_2_fu_715_p1 = a_V_1_reg_1648;

assign zext_ln541_3_fu_749_p1 = a_V_2_fu_719_p4;

assign zext_ln541_4_fu_1073_p1 = m_diff_hi_V_fu_1059_p4;

assign zext_ln541_5_fu_1088_p1 = Z2_ind_fu_1078_p4;

assign zext_ln541_fu_465_p1 = index0_V_fu_441_p4;

assign zext_ln813_1_fu_790_p1 = eZ_2_fu_772_p3;

assign zext_ln813_2_fu_827_p1 = add_ln813_1_fu_821_p2;

assign zext_ln813_3_fu_1093_p1 = m_diff_lo_V_reg_1721;

assign zext_ln813_4_fu_1096_p1 = pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_q0;

assign zext_ln813_fu_661_p1 = eZ_1_fu_642_p3;

assign zext_ln818_1_fu_711_p1 = z3_V_fu_701_p4;

assign zext_ln818_fu_635_p1 = z2_V_reg_1637;

always @ (posedge ap_clk) begin
    zext_ln818_1_reg_1659[49:44] <= 6'b000000;
end

endmodule //top_module_pow_generic_float_s
