                   SYNTHESIS REPORT
====================Information====================
commit date: Mon_Oct_18_20:08:47_2021_+0800
top_name: ysyx_210302
foundry: SMIC (110nm)
corner: MAX
track: 8T
voltage channel: LVT40
====================ERROR & WARNING====================
Errors
Warnings
****** Message Summary: 0 Error(s), 0 Warning(s) ******
#========================================================================
# Area
#========================================================================
total     std       mem  ipio  sub_harden
282974.2  282974.2  0.0  0.0   0.0 
#========================================================================
# Cell Count
#========================================================================
total  std    mem  ipio  sub_harden
26231  26231  0    0     0 
#========================================================================
f=100MHz PASS!!!
======================AREA REPORT======================
 
****************************************
Report : area
Design : ysyx_210302
Date   : Sat Oct 23 07:03:37 2021
****************************************
    
Number of ports:                         9172
Number of nets:                         36853
Number of cells:                        26434
Number of combinational cells:          22005
Number of sequential cells:              4226
Number of macros/black boxes:               0
Number of buf/inv:                       3183
Number of references:                       7
Combinational area:             171839.888275
Buf/Inv area:                    15025.450351
Noncombinational area:          111134.273552
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)
Total cell area:                282974.161827
Total area:                 undefined
Hierarchical area distribution
------------------------------
                                  Global cell area              Local cell area
                                  --------------------  -------------------------------- 
Hierarchical cell                 Absolute     Percent  Combi-       Noncombi-    Black-
                                  Total        Total    national     national     boxes   Design
--------------------------------  -----------  -------  -----------  -----------  ------  -------------------------------------
ysyx_210302                       282974.1618    100.0    1416.0744       0.0000  0.0000  ysyx_210302
ysyx_210302_Axi_interconnect        2325.1592      0.8    2177.2312       0.0000  0.0000  ysyx_210302_axi_interconnect_0
ysyx_210302_Axi_interconnect/ysyx_210302_axi_arbiter_r
                                     147.9280      0.1      94.1360      53.7920  0.0000  ysyx_210302_axi_arbiter_r_0
ysyx_210302_Clint                  10159.9641      3.6    5131.7568    5028.2073  0.0000  ysyx_210302_clint_0
ysyx_210302_Cpu                   251976.5217     89.0      21.5168       0.0000  0.0000  ysyx_210302_cpu_0
ysyx_210302_Cpu/ysyx_210302_Alu    23574.3439      8.3   23574.3439       0.0000  0.0000  ysyx_210302_alu_0
ysyx_210302_Cpu/ysyx_210302_Csr_hazard_unit
                                     556.7472      0.2     556.7472       0.0000  0.0000  ysyx_210302_csr_hazard_unit_0
ysyx_210302_Cpu/ysyx_210302_EXEMEM
                                   12482.4339      4.4    4076.0888    8406.3451  0.0000  ysyx_210302_EXEMEM_0
ysyx_210302_Cpu/ysyx_210302_IDEXE  15036.2091      5.3    4892.3824   10143.8267  0.0000  ysyx_210302_IDEXE_0
ysyx_210302_Cpu/ysyx_210302_IFID    3760.0609      1.3    1256.0432    2504.0177  0.0000  ysyx_210302_IFID_0
ysyx_210302_Cpu/ysyx_210302_Id_stage
                                   11859.7912      4.2   11859.7912       0.0000  0.0000  ysyx_210302_id_stage_0
ysyx_210302_Cpu/ysyx_210302_If_stage
                                   24153.9529      8.5   19872.1096    4281.8433  0.0000  ysyx_210302_if_stage_0
ysyx_210302_Cpu/ysyx_210302_Jump_judge
                                   10087.3448      3.6   10087.3448       0.0000  0.0000  ysyx_210302_jump_judge_0
ysyx_210302_Cpu/ysyx_210302_MEMWB   8489.7226      3.0    2791.8048    5697.9178  0.0000  ysyx_210302_MEMWB_0
ysyx_210302_Cpu/ysyx_210302_Mem_connector
                                    2049.4752      0.7    2022.5792      26.8960  0.0000  ysyx_210302_mem_connector_0
ysyx_210302_Cpu/ysyx_210302_Reg_dataw_sel
                                     898.3264      0.3     898.3264       0.0000  0.0000  ysyx_210302_reg_dataw_sel_0
ysyx_210302_Cpu/ysyx_210302_Regfile
                                   98942.3149     35.0   45572.5822   53369.7326  0.0000  ysyx_210302_regfile_0
ysyx_210302_Cpu/ysyx_210302_csr    34854.5269     12.3   13080.8696    5103.5162  0.0000  ysyx_210302_csr_0
ysyx_210302_Cpu/ysyx_210302_csr/ysyx_210302_mcause_dfflr
                                    2434.0881      0.9     798.8112    1635.2769  0.0000  ysyx_210302_dfflr_WIDTH64_10
ysyx_210302_Cpu/ysyx_210302_csr/ysyx_210302_mcycle_dfflr
                                    2065.6129      0.7     430.3360    1635.2769  0.0000  ysyx_210302_dfflr_WIDTH64_9
ysyx_210302_Cpu/ysyx_210302_csr/ysyx_210302_mepc_dfflr
                                    2434.0881      0.9     798.8112    1635.2769  0.0000  ysyx_210302_dfflr_WIDTH64_11
ysyx_210302_Cpu/ysyx_210302_csr/ysyx_210302_mie_dfflr
                                    2434.0881      0.9     798.8112    1635.2769  0.0000  ysyx_210302_dfflr_WIDTH64_7
ysyx_210302_Cpu/ysyx_210302_csr/ysyx_210302_mscratch_dfflr
                                    2434.0881      0.9     798.8112    1635.2769  0.0000  ysyx_210302_dfflr_WIDTH64_6
ysyx_210302_Cpu/ysyx_210302_csr/ysyx_210302_mstatus_dfflriv
                                    2434.0881      0.9     798.8112    1635.2769  0.0000  ysyx_210302_dfflriv_WIDTH64_0
ysyx_210302_Cpu/ysyx_210302_csr/ysyx_210302_mtvec_dfflr
                                    2434.0881      0.9     798.8112    1635.2769  0.0000  ysyx_210302_dfflr_WIDTH64_8
ysyx_210302_Cpu/ysyx_210302_forward_ID_forward_unit
                                     669.7104      0.2     669.7104       0.0000  0.0000  ysyx_210302_forward_ID_forward_unit_0
ysyx_210302_Cpu/ysyx_210302_forward_rs1_sel
                                    2291.5392      0.8    2291.5392       0.0000  0.0000  ysyx_210302_forward_rs_sel_2
ysyx_210302_Cpu/ysyx_210302_forward_rs2_sel
                                    2093.8536      0.7    2093.8536       0.0000  0.0000  ysyx_210302_forward_rs_sel_3
ysyx_210302_Cpu/ysyx_210302_load_hazard_unit
                                     154.6520      0.1     154.6520       0.0000  0.0000  ysyx_210302_load_hazard_unit_0
ysyx_210302_If_axi_rw               3766.7848      1.3    2635.8080    1130.9768  0.0000  ysyx_210302_if_axi_rw_0
ysyx_210302_Mem_axi_rw             13329.6576      4.7    9389.3936    3940.2641  0.0000  ysyx_210302_mem_axi_rw_0
--------------------------------  -----------  -------  -----------  -----------  ------  -------------------------------------
Total                                                   171839.8883  111134.2736  0.0000
=====================TIMING REPORT====================
 
****************************************
Report : timing
        -path full
        -delay max
        -input_pins
        -nets
        -max_paths 3
        -transition_time
Design : ysyx_210302
Date   : Sat Oct 23 07:03:34 2021
****************************************
 # A fanout number of 1000 was used for high fanout net computations.
 scc011ums_hd_lvt_ss_v1p08_125c_ccs
  Startpoint: ysyx_210302_Cpu/ysyx_210302_Regfile/regs_reg_17__4_
              (falling edge-triggered flip-flop clocked by CLK_clock)
  Endpoint: ysyx_210302_Cpu/ysyx_210302_If_stage/pc_reg_23_
            (rising edge-triggered flip-flop clocked by CLK_clock)
  Path Group: CLK_clock
  Path Type: max
  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK_clock (fall edge)                                     3.2500     3.2500
  clock network delay (ideal)                                     0.0000     3.2500
  ysyx_210302_Cpu/ysyx_210302_Regfile/regs_reg_17__4_/CKN (LVT_NDHDV1)
                                                        0.0000    0.0000 #   3.2500 f
  ysyx_210302_Cpu/ysyx_210302_Regfile/regs_reg_17__4_/Q (LVT_NDHDV1)
                                                        0.1120    0.3827     3.6327 f
  ysyx_210302_Cpu/ysyx_210302_Regfile/regs[1028] (net)
                                                2                 0.0000     3.6327 f
  ysyx_210302_Cpu/ysyx_210302_Regfile/U1148/A2 (LVT_AOI22HDV2)
                                                        0.1120    0.0000     3.6327 f
  ysyx_210302_Cpu/ysyx_210302_Regfile/U1148/ZN (LVT_AOI22HDV2)
                                                        0.1720    0.1352     3.7678 r
  ysyx_210302_Cpu/ysyx_210302_Regfile/n2186 (net)
                                                1                 0.0000     3.7678 r
  ysyx_210302_Cpu/ysyx_210302_Regfile/U63/A2 (LVT_NAND4HDV2)
                                                        0.1720    0.0000     3.7678 r
  ysyx_210302_Cpu/ysyx_210302_Regfile/U63/ZN (LVT_NAND4HDV2)
                                                        0.1339    0.1113     3.8791 f
  ysyx_210302_Cpu/ysyx_210302_Regfile/n2193 (net)
                                                1                 0.0000     3.8791 f
  ysyx_210302_Cpu/ysyx_210302_Regfile/U2579/A1 (LVT_NOR2HDV2)
                                                        0.1339    0.0000     3.8791 f
  ysyx_210302_Cpu/ysyx_210302_Regfile/U2579/ZN (LVT_NOR2HDV2)
                                                        0.1091    0.0847     3.9638 r
  ysyx_210302_Cpu/ysyx_210302_Regfile/n2201 (net)
                                                1                 0.0000     3.9638 r
  ysyx_210302_Cpu/ysyx_210302_Regfile/U2586/A1 (LVT_NAND2HDV2)
                                                        0.1091    0.0000     3.9638 r
  ysyx_210302_Cpu/ysyx_210302_Regfile/U2586/ZN (LVT_NAND2HDV2)
                                                        0.0600    0.0541     4.0179 f
  ysyx_210302_Cpu/ysyx_210302_Regfile/r_data1[4] (net)
                                                1                 0.0000     4.0179 f
  ysyx_210302_Cpu/ysyx_210302_Regfile/r_data1[4] (ysyx_210302_regfile_0)
                                                                  0.0000     4.0179 f
  ysyx_210302_Cpu/ID_rs1[4] (net)                                 0.0000     4.0179 f
  ysyx_210302_Cpu/ysyx_210302_forward_rs1_sel/ID_rs[4] (ysyx_210302_forward_rs_sel_2)
                                                                  0.0000     4.0179 f
  ysyx_210302_Cpu/ysyx_210302_forward_rs1_sel/ID_rs[4] (net)      0.0000     4.0179 f
  ysyx_210302_Cpu/ysyx_210302_forward_rs1_sel/U66/A1 (LVT_NAND2HDV2)
                                                        0.0600    0.0000     4.0179 f
  ysyx_210302_Cpu/ysyx_210302_forward_rs1_sel/U66/ZN (LVT_NAND2HDV2)
                                                        0.1026    0.0550     4.0729 r
  ysyx_210302_Cpu/ysyx_210302_forward_rs1_sel/n172 (net)
                                                1                 0.0000     4.0729 r
  ysyx_210302_Cpu/ysyx_210302_forward_rs1_sel/U94/A1 (LVT_NAND2HDV4)
                                                        0.1026    0.0000     4.0729 r
  ysyx_210302_Cpu/ysyx_210302_forward_rs1_sel/U94/ZN (LVT_NAND2HDV4)
                                                        0.1211    0.0870     4.1599 f
  ysyx_210302_Cpu/ysyx_210302_forward_rs1_sel/ID_final_jumprs[4] (net)
                                                5                 0.0000     4.1599 f
  ysyx_210302_Cpu/ysyx_210302_forward_rs1_sel/ID_final_jumprs[4] (ysyx_210302_forward_rs_sel_2)
                                                                  0.0000     4.1599 f
  ysyx_210302_Cpu/ID_rs1_data[4] (net)                            0.0000     4.1599 f
  ysyx_210302_Cpu/ysyx_210302_Id_stage/ID_rs1_data[4] (ysyx_210302_id_stage_0)
                                                                  0.0000     4.1599 f
  ysyx_210302_Cpu/ysyx_210302_Id_stage/ID_rs1_data[4] (net)       0.0000     4.1599 f
  ysyx_210302_Cpu/ysyx_210302_Id_stage/U815/A1 (LVT_NOR2HDV4)
                                                        0.1211    0.0000     4.1599 f
  ysyx_210302_Cpu/ysyx_210302_Id_stage/U815/ZN (LVT_NOR2HDV4)
                                                        0.1205    0.0838     4.2437 r
  ysyx_210302_Cpu/ysyx_210302_Id_stage/n1216 (net)
                                                3                 0.0000     4.2437 r
  ysyx_210302_Cpu/ysyx_210302_Id_stage/U280/I (LVT_INHDV1)
                                                        0.1205    0.0000     4.2437 r
  ysyx_210302_Cpu/ysyx_210302_Id_stage/U280/ZN (LVT_INHDV1)
                                                        0.0611    0.0534     4.2971 f
  ysyx_210302_Cpu/ysyx_210302_Id_stage/n1282 (net)
                                                2                 0.0000     4.2971 f
  ysyx_210302_Cpu/ysyx_210302_Id_stage/U1004/A1 (LVT_NAND2HDV1)
                                                        0.0611    0.0000     4.2971 f
  ysyx_210302_Cpu/ysyx_210302_Id_stage/U1004/ZN (LVT_NAND2HDV1)
                                                        0.1146    0.0745     4.3716 r
  ysyx_210302_Cpu/ysyx_210302_Id_stage/n1224 (net)
                                                3                 0.0000     4.3716 r
  ysyx_210302_Cpu/ysyx_210302_Id_stage/U582/A1 (LVT_NAND2HDV1)
                                                        0.1146    0.0000     4.3716 r
  ysyx_210302_Cpu/ysyx_210302_Id_stage/U582/ZN (LVT_NAND2HDV1)
                                                        0.1356    0.0757     4.4474 f
  ysyx_210302_Cpu/ysyx_210302_Id_stage/n293 (net)
                                                2                 0.0000     4.4474 f
  ysyx_210302_Cpu/ysyx_210302_Id_stage/U114/A1 (LVT_OA21HDV2)
                                                        0.1356    0.0000     4.4474 f
  ysyx_210302_Cpu/ysyx_210302_Id_stage/U114/Z (LVT_OA21HDV2)
                                                        0.0670    0.2076     4.6550 f
  ysyx_210302_Cpu/ysyx_210302_Id_stage/n291 (net)
                                                1                 0.0000     4.6550 f
  ysyx_210302_Cpu/ysyx_210302_Id_stage/U581/C (LVT_OAI211HDV2)
                                                        0.0670    0.0000     4.6550 f
  ysyx_210302_Cpu/ysyx_210302_Id_stage/U581/ZN (LVT_OAI211HDV2)
                                                        0.3099    0.0976     4.7526 r
  ysyx_210302_Cpu/ysyx_210302_Id_stage/ID_offset[4] (net)
                                                5                 0.0000     4.7526 r
  ysyx_210302_Cpu/ysyx_210302_Id_stage/ID_offset[4] (ysyx_210302_id_stage_0)
                                                                  0.0000     4.7526 r
  ysyx_210302_Cpu/ID_offset[4] (net)                              0.0000     4.7526 r
  ysyx_210302_Cpu/ysyx_210302_If_stage/ID_offset[4] (ysyx_210302_if_stage_0)
                                                                  0.0000     4.7526 r
  ysyx_210302_Cpu/ysyx_210302_If_stage/ID_offset[4] (net)         0.0000     4.7526 r
  ysyx_210302_Cpu/ysyx_210302_If_stage/U154/A1 (LVT_XNOR2HDV2)
                                                        0.3099    0.0000     4.7526 r
  ysyx_210302_Cpu/ysyx_210302_If_stage/U154/ZN (LVT_XNOR2HDV2)
                                                        0.0828    0.1656     4.9182 r
  ysyx_210302_Cpu/ysyx_210302_If_stage/n108 (net)
                                                1                 0.0000     4.9182 r
  ysyx_210302_Cpu/ysyx_210302_If_stage/U574/A4 (LVT_NAND4HDV4)
                                                        0.0828    0.0000     4.9182 r
  ysyx_210302_Cpu/ysyx_210302_If_stage/U574/ZN (LVT_NAND4HDV4)
                                                        0.1283    0.1139     5.0321 f
  ysyx_210302_Cpu/ysyx_210302_If_stage/n107 (net)
                                                1                 0.0000     5.0321 f
  ysyx_210302_Cpu/ysyx_210302_If_stage/U573/A2 (LVT_NOR2HDV4)
                                                        0.1283    0.0000     5.0321 f
  ysyx_210302_Cpu/ysyx_210302_If_stage/U573/ZN (LVT_NOR2HDV4)
                                                        0.0786    0.0690     5.1011 r
  ysyx_210302_Cpu/ysyx_210302_If_stage/n106 (net)
                                                1                 0.0000     5.1011 r
  ysyx_210302_Cpu/ysyx_210302_If_stage/U572/A1 (LVT_NAND3HDV2)
                                                        0.0786    0.0000     5.1011 r
  ysyx_210302_Cpu/ysyx_210302_If_stage/U572/ZN (LVT_NAND3HDV2)
                                                        0.0852    0.0700     5.1711 f
  ysyx_210302_Cpu/ysyx_210302_If_stage/n103 (net)
                                                1                 0.0000     5.1711 f
  ysyx_210302_Cpu/ysyx_210302_If_stage/U571/A2 (LVT_NOR2HDV2)
                                                        0.0852    0.0000     5.1711 f
  ysyx_210302_Cpu/ysyx_210302_If_stage/U571/ZN (LVT_NOR2HDV2)
                                                        0.0951    0.0784     5.2495 r
  ysyx_210302_Cpu/ysyx_210302_If_stage/n1011 (net)
                                                1                 0.0000     5.2495 r
  ysyx_210302_Cpu/ysyx_210302_If_stage/U1261/A1 (LVT_NAND4HDV2)
                                                        0.0951    0.0000     5.2495 r
  ysyx_210302_Cpu/ysyx_210302_If_stage/U1261/ZN (LVT_NAND4HDV2)
                                                        0.1232    0.0907     5.3402 f
  ysyx_210302_Cpu/ysyx_210302_If_stage/n1012 (net)
                                                1                 0.0000     5.3402 f
  ysyx_210302_Cpu/ysyx_210302_If_stage/U1262/A2 (LVT_NOR2HDV2)
                                                        0.1232    0.0000     5.3402 f
  ysyx_210302_Cpu/ysyx_210302_If_stage/U1262/ZN (LVT_NOR2HDV2)
                                                        0.1034    0.0846     5.4247 r
  ysyx_210302_Cpu/ysyx_210302_If_stage/n1021 (net)
                                                1                 0.0000     5.4247 r
  ysyx_210302_Cpu/ysyx_210302_If_stage/U1267/A1 (LVT_NAND2HDV2)
                                                        0.1034    0.0000     5.4247 r
  ysyx_210302_Cpu/ysyx_210302_If_stage/U1267/ZN (LVT_NAND2HDV2)
                                                        0.0764    0.0667     5.4914 f
  ysyx_210302_Cpu/ysyx_210302_If_stage/n1027 (net)
                                                1                 0.0000     5.4914 f
  ysyx_210302_Cpu/ysyx_210302_If_stage/U1269/A2 (LVT_NOR3HDV4)
                                                        0.0764    0.0000     5.4914 f
  ysyx_210302_Cpu/ysyx_210302_If_stage/U1269/ZN (LVT_NOR3HDV4)
                                                        0.2136    0.1439     5.6353 r
  ysyx_210302_Cpu/ysyx_210302_If_stage/n1029 (net)
                                                2                 0.0000     5.6353 r
  ysyx_210302_Cpu/ysyx_210302_If_stage/U557/A3 (LVT_NAND3HDV4)
                                                        0.2136    0.0000     5.6353 r
  ysyx_210302_Cpu/ysyx_210302_If_stage/U557/ZN (LVT_NAND3HDV4)
                                                        0.1090    0.0929     5.7282 f
  ysyx_210302_Cpu/ysyx_210302_If_stage/n80 (net)
                                                2                 0.0000     5.7282 f
  ysyx_210302_Cpu/ysyx_210302_If_stage/U537/I (LVT_INHDV4)
                                                        0.1090    0.0000     5.7282 f
  ysyx_210302_Cpu/ysyx_210302_If_stage/U537/ZN (LVT_INHDV4)
                                                        0.0528    0.0463     5.7744 r
  ysyx_210302_Cpu/ysyx_210302_If_stage/n69 (net)
                                                1                 0.0000     5.7744 r
  ysyx_210302_Cpu/ysyx_210302_If_stage/U536/A1 (LVT_NOR3HDV4)
                                                        0.0528    0.0000     5.7744 r
  ysyx_210302_Cpu/ysyx_210302_If_stage/U536/ZN (LVT_NOR3HDV4)
                                                        0.0777    0.0439     5.8183 f
  ysyx_210302_Cpu/ysyx_210302_If_stage/n131 (net)
                                                1                 0.0000     5.8183 f
  ysyx_210302_Cpu/ysyx_210302_If_stage/U590/A2 (LVT_NAND2HDV8)
                                                        0.0777    0.0000     5.8183 f
  ysyx_210302_Cpu/ysyx_210302_If_stage/U590/ZN (LVT_NAND2HDV8)
                                                        0.0826    0.0689     5.8872 r
  ysyx_210302_Cpu/ysyx_210302_If_stage/n135 (net)
                                                2                 0.0000     5.8872 r
  ysyx_210302_Cpu/ysyx_210302_If_stage/U589/I (LVT_INHDV16)
                                                        0.0826    0.0000     5.8872 r
  ysyx_210302_Cpu/ysyx_210302_If_stage/U589/ZN (LVT_INHDV16)
                                                        0.0724    0.0649     5.9521 f
  ysyx_210302_Cpu/ysyx_210302_If_stage/n2505 (net)
                                               33                 0.0000     5.9521 f
  ysyx_210302_Cpu/ysyx_210302_If_stage/U1839/A1 (LVT_NAND2HDV1)
                                                        0.0724    0.0000     5.9521 f
  ysyx_210302_Cpu/ysyx_210302_If_stage/U1839/ZN (LVT_NAND2HDV1)
                                                        0.0804    0.0461     5.9982 r
  ysyx_210302_Cpu/ysyx_210302_If_stage/n1641 (net)
                                                1                 0.0000     5.9982 r
  ysyx_210302_Cpu/ysyx_210302_If_stage/U3/A1 (LVT_AND3HDV2)
                                                        0.0804    0.0000     5.9982 r
  ysyx_210302_Cpu/ysyx_210302_If_stage/U3/Z (LVT_AND3HDV2)
                                                        0.0655    0.1380     6.1362 r
  ysyx_210302_Cpu/ysyx_210302_If_stage/n192 (net)
                                                1                 0.0000     6.1362 r
  ysyx_210302_Cpu/ysyx_210302_If_stage/U621/B (LVT_OAI211HDV2)
                                                        0.0655    0.0000     6.1362 r
  ysyx_210302_Cpu/ysyx_210302_If_stage/U621/ZN (LVT_OAI211HDV2)
                                                        0.0899    0.0715     6.2077 f
  ysyx_210302_Cpu/ysyx_210302_If_stage/n832 (net)
                                                1                 0.0000     6.2077 f
  ysyx_210302_Cpu/ysyx_210302_If_stage/pc_reg_23_/D (LVT_DQHDV2)
                                                        0.0899    0.0000     6.2077 f
  data arrival time                                                          6.2077
  clock CLK_clock (rise edge)                                     6.5000     6.5000
  clock network delay (ideal)                                     0.0000     6.5000
  clock uncertainty                                              -0.1500     6.3500
  ysyx_210302_Cpu/ysyx_210302_If_stage/pc_reg_23_/CK (LVT_DQHDV2)
                                                                  0.0000     6.3500 r
  library setup time                                             -0.1422     6.2078
  data required time                                                         6.2078
  ------------------------------------------------------------------------------------
  data required time                                                         6.2078
  data arrival time                                                         -6.2077
  ------------------------------------------------------------------------------------
  slack (MET)                                                                0.0001
  Startpoint: ysyx_210302_Cpu/ysyx_210302_Regfile/regs_reg_26__7_
              (falling edge-triggered flip-flop clocked by CLK_clock)
  Endpoint: ysyx_210302_Cpu/ysyx_210302_If_stage/pc_reg_20_
            (rising edge-triggered flip-flop clocked by CLK_clock)
  Path Group: CLK_clock
  Path Type: max
  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK_clock (fall edge)                                     3.2500     3.2500
  clock network delay (ideal)                                     0.0000     3.2500
  ysyx_210302_Cpu/ysyx_210302_Regfile/regs_reg_26__7_/CKN (LVT_NDHDV1)
                                                        0.0000    0.0000 #   3.2500 f
  ysyx_210302_Cpu/ysyx_210302_Regfile/regs_reg_26__7_/Q (LVT_NDHDV1)
                                                        0.0817    0.3536     3.6036 f
  ysyx_210302_Cpu/ysyx_210302_Regfile/regs[1607] (net)
                                                1                 0.0000     3.6036 f
  ysyx_210302_Cpu/ysyx_210302_Regfile/U1957/A2 (LVT_AOI22HDV1)
                                                        0.0817    0.0000     3.6036 f
  ysyx_210302_Cpu/ysyx_210302_Regfile/U1957/ZN (LVT_AOI22HDV1)
                                                        0.1841    0.1395     3.7430 r
  ysyx_210302_Cpu/ysyx_210302_Regfile/n1395 (net)
                                                1                 0.0000     3.7430 r
  ysyx_210302_Cpu/ysyx_210302_Regfile/U1152/A2 (LVT_NAND4HDV1)
                                                        0.1841    0.0000     3.7430 r
  ysyx_210302_Cpu/ysyx_210302_Regfile/U1152/ZN (LVT_NAND4HDV1)
                                                        0.1579    0.1308     3.8738 f
  ysyx_210302_Cpu/ysyx_210302_Regfile/n1397 (net)
                                                1                 0.0000     3.8738 f
  ysyx_210302_Cpu/ysyx_210302_Regfile/U1960/A2 (LVT_NOR2HDV2)
                                                        0.1579    0.0000     3.8738 f
  ysyx_210302_Cpu/ysyx_210302_Regfile/U1960/ZN (LVT_NOR2HDV2)
                                                        0.1105    0.0901     3.9639 r
  ysyx_210302_Cpu/ysyx_210302_Regfile/n1410 (net)
                                                1                 0.0000     3.9639 r
  ysyx_210302_Cpu/ysyx_210302_Regfile/U1124/A2 (LVT_NAND2HDV2)
                                                        0.1105    0.0000     3.9639 r
  ysyx_210302_Cpu/ysyx_210302_Regfile/U1124/ZN (LVT_NAND2HDV2)
                                                        0.0596    0.0544     4.0183 f
  ysyx_210302_Cpu/ysyx_210302_Regfile/r_data1[7] (net)
                                                1                 0.0000     4.0183 f
  ysyx_210302_Cpu/ysyx_210302_Regfile/r_data1[7] (ysyx_210302_regfile_0)
                                                                  0.0000     4.0183 f
  ysyx_210302_Cpu/ID_rs1[7] (net)                                 0.0000     4.0183 f
  ysyx_210302_Cpu/ysyx_210302_forward_rs1_sel/ID_rs[7] (ysyx_210302_forward_rs_sel_2)
                                                                  0.0000     4.0183 f
  ysyx_210302_Cpu/ysyx_210302_forward_rs1_sel/ID_rs[7] (net)      0.0000     4.0183 f
  ysyx_210302_Cpu/ysyx_210302_forward_rs1_sel/U64/I (LVT_INHDV2)
                                                        0.0596    0.0000     4.0183 f
  ysyx_210302_Cpu/ysyx_210302_forward_rs1_sel/U64/ZN (LVT_INHDV2)
                                                        0.0650    0.0533     4.0716 r
  ysyx_210302_Cpu/ysyx_210302_forward_rs1_sel/n22 (net)
                                                1                 0.0000     4.0716 r
  ysyx_210302_Cpu/ysyx_210302_forward_rs1_sel/U107/A1 (LVT_OAI21HDV4)
                                                        0.0650    0.0000     4.0716 r
  ysyx_210302_Cpu/ysyx_210302_forward_rs1_sel/U107/ZN (LVT_OAI21HDV4)
                                                        0.1148    0.0733     4.1449 f
  ysyx_210302_Cpu/ysyx_210302_forward_rs1_sel/ID_final_jumprs[7] (net)
                                                5                 0.0000     4.1449 f
  ysyx_210302_Cpu/ysyx_210302_forward_rs1_sel/ID_final_jumprs[7] (ysyx_210302_forward_rs_sel_2)
                                                                  0.0000     4.1449 f
  ysyx_210302_Cpu/ID_rs1_data[7] (net)                            0.0000     4.1449 f
  ysyx_210302_Cpu/ysyx_210302_Id_stage/ID_rs1_data[7] (ysyx_210302_id_stage_0)
                                                                  0.0000     4.1449 f
  ysyx_210302_Cpu/ysyx_210302_Id_stage/ID_rs1_data[7] (net)       0.0000     4.1449 f
  ysyx_210302_Cpu/ysyx_210302_Id_stage/U168/A1 (LVT_AND2HDV2)
                                                        0.1148    0.0000     4.1449 f
  ysyx_210302_Cpu/ysyx_210302_Id_stage/U168/Z (LVT_AND2HDV2)
                                                        0.0720    0.1421     4.2870 f
  ysyx_210302_Cpu/ysyx_210302_Id_stage/n851 (net)
                                                2                 0.0000     4.2870 f
  ysyx_210302_Cpu/ysyx_210302_Id_stage/U896/B (LVT_IAO21HDV4)
                                                        0.0720    0.0000     4.2870 f
  ysyx_210302_Cpu/ysyx_210302_Id_stage/U896/ZN (LVT_IAO21HDV4)
                                                        0.1337    0.1001     4.3872 r
  ysyx_210302_Cpu/ysyx_210302_Id_stage/n275 (net)
                                                3                 0.0000     4.3872 r
  ysyx_210302_Cpu/ysyx_210302_Id_stage/U785/B (LVT_OAI21HDV4)
                                                        0.1337    0.0000     4.3872 r
  ysyx_210302_Cpu/ysyx_210302_Id_stage/U785/ZN (LVT_OAI21HDV4)
                                                        0.1122    0.0967     4.4839 f
  ysyx_210302_Cpu/ysyx_210302_Id_stage/n48 (net)
                                                4                 0.0000     4.4839 f
  ysyx_210302_Cpu/ysyx_210302_Id_stage/U784/B (LVT_AOI21HDV4)
                                                        0.1122    0.0000     4.4839 f
  ysyx_210302_Cpu/ysyx_210302_Id_stage/U784/ZN (LVT_AOI21HDV4)
                                                        0.1733    0.1216     4.6055 r
  ysyx_210302_Cpu/ysyx_210302_Id_stage/n296 (net)
                                                3                 0.0000     4.6055 r
  ysyx_210302_Cpu/ysyx_210302_Id_stage/U841/I (LVT_INHDV6)
                                                        0.1733    0.0000     4.6055 r
  ysyx_210302_Cpu/ysyx_210302_Id_stage/U841/ZN (LVT_INHDV6)
                                                        0.0810    0.0704     4.6758 f
  ysyx_210302_Cpu/ysyx_210302_Id_stage/n1314 (net)
                                               11                 0.0000     4.6758 f
  ysyx_210302_Cpu/ysyx_210302_Id_stage/U326/A1 (LVT_NAND2HDV1)
                                                        0.0810    0.0000     4.6758 f
  ysyx_210302_Cpu/ysyx_210302_Id_stage/U326/ZN (LVT_NAND2HDV1)
                                                        0.0888    0.0694     4.7452 r
  ysyx_210302_Cpu/ysyx_210302_Id_stage/n602 (net)
                                                2                 0.0000     4.7452 r
  ysyx_210302_Cpu/ysyx_210302_Id_stage/U10/A1 (LVT_NAND4HDV1)
                                                        0.0888    0.0000     4.7452 r
  ysyx_210302_Cpu/ysyx_210302_Id_stage/U10/ZN (LVT_NAND4HDV1)
                                                        0.1847    0.1034     4.8486 f
  ysyx_210302_Cpu/ysyx_210302_Id_stage/n600 (net)
                                                1                 0.0000     4.8486 f
  ysyx_210302_Cpu/ysyx_210302_Id_stage/U1193/B (LVT_OAI211HDV2)
                                                        0.1847    0.0000     4.8486 f
  ysyx_210302_Cpu/ysyx_210302_Id_stage/U1193/ZN (LVT_OAI211HDV2)
                                                        0.3036    0.1229     4.9715 r
  ysyx_210302_Cpu/ysyx_210302_Id_stage/ID_offset[13] (net)
                                                5                 0.0000     4.9715 r
  ysyx_210302_Cpu/ysyx_210302_Id_stage/ID_offset[13] (ysyx_210302_id_stage_0)
                                                                  0.0000     4.9715 r
  ysyx_210302_Cpu/ID_offset[13] (net)                             0.0000     4.9715 r
  ysyx_210302_Cpu/ysyx_210302_If_stage/ID_offset[13] (ysyx_210302_if_stage_0)
                                                                  0.0000     4.9715 r
  ysyx_210302_Cpu/ysyx_210302_If_stage/ID_offset[13] (net)        0.0000     4.9715 r
  ysyx_210302_Cpu/ysyx_210302_If_stage/U834/I (LVT_INHDV1)
                                                        0.3036    0.0000     4.9715 r
  ysyx_210302_Cpu/ysyx_210302_If_stage/U834/ZN (LVT_INHDV1)
                                                        0.0881    0.0631     5.0346 f
  ysyx_210302_Cpu/ysyx_210302_If_stage/n304 (net)
                                                1                 0.0000     5.0346 f
  ysyx_210302_Cpu/ysyx_210302_If_stage/U34/CI (LVT_AD1HDV1)
                                                        0.0881    0.0000     5.0346 f
  ysyx_210302_Cpu/ysyx_210302_If_stage/U34/S (LVT_AD1HDV1)
                                                        0.1451    0.1700     5.2046 f
  ysyx_210302_Cpu/ysyx_210302_If_stage/n307 (net)
                                                1                 0.0000     5.2046 f
  ysyx_210302_Cpu/ysyx_210302_If_stage/U582/A1 (LVT_XOR2HDV2)
                                                        0.1451    0.0000     5.2046 f
  ysyx_210302_Cpu/ysyx_210302_If_stage/U582/Z (LVT_XOR2HDV2)
                                                        0.0594    0.1799     5.3845 r
  ysyx_210302_Cpu/ysyx_210302_If_stage/n120 (net)
                                                1                 0.0000     5.3845 r
  ysyx_210302_Cpu/ysyx_210302_If_stage/U200/A1 (LVT_NAND3HDV2)
                                                        0.0594    0.0000     5.3845 r
  ysyx_210302_Cpu/ysyx_210302_If_stage/U200/ZN (LVT_NAND3HDV2)
                                                        0.0824    0.0640     5.4485 f
  ysyx_210302_Cpu/ysyx_210302_If_stage/n118 (net)
                                                1                 0.0000     5.4485 f
  ysyx_210302_Cpu/ysyx_210302_If_stage/U198/A1 (LVT_NOR2HDV2)
                                                        0.0824    0.0000     5.4485 f
  ysyx_210302_Cpu/ysyx_210302_If_stage/U198/ZN (LVT_NOR2HDV2)
                                                        0.0811    0.0639     5.5124 r
  ysyx_210302_Cpu/ysyx_210302_If_stage/n373 (net)
                                                1                 0.0000     5.5124 r
  ysyx_210302_Cpu/ysyx_210302_If_stage/U412/A1 (LVT_AND2HDV2)
                                                        0.0811    0.0000     5.5124 r
  ysyx_210302_Cpu/ysyx_210302_If_stage/U412/Z (LVT_AND2HDV2)
                                                        0.0697    0.1190     5.6314 r
  ysyx_210302_Cpu/ysyx_210302_If_stage/n24 (net)
                                                1                 0.0000     5.6314 r
  ysyx_210302_Cpu/ysyx_210302_If_stage/U587/A1 (LVT_NAND4HDV4)
                                                        0.0697    0.0000     5.6314 r
  ysyx_210302_Cpu/ysyx_210302_If_stage/U587/ZN (LVT_NAND4HDV4)
                                                        0.1224    0.0827     5.7140 f
  ysyx_210302_Cpu/ysyx_210302_If_stage/n125 (net)
                                                1                 0.0000     5.7140 f
  ysyx_210302_Cpu/ysyx_210302_If_stage/U534/A2 (LVT_NOR2HDV4)
                                                        0.1224    0.0000     5.7140 f
  ysyx_210302_Cpu/ysyx_210302_If_stage/U534/ZN (LVT_NOR2HDV4)
                                                        0.0975    0.0803     5.7944 r
  ysyx_210302_Cpu/ysyx_210302_If_stage/n66 (net)
                                                1                 0.0000     5.7944 r
  ysyx_210302_Cpu/ysyx_210302_If_stage/U515/A1 (LVT_NAND2HDV4)
                                                        0.0975    0.0000     5.7944 r
  ysyx_210302_Cpu/ysyx_210302_If_stage/U515/ZN (LVT_NAND2HDV4)
                                                        0.1043    0.0842     5.8786 f
  ysyx_210302_Cpu/ysyx_210302_If_stage/n45 (net)
                                                3                 0.0000     5.8786 f
  ysyx_210302_Cpu/ysyx_210302_If_stage/U512/A1 (LVT_NAND2HDV4)
                                                        0.1043    0.0000     5.8786 f
  ysyx_210302_Cpu/ysyx_210302_If_stage/U512/ZN (LVT_NAND2HDV4)
                                                        0.0909    0.0739     5.9525 r
  ysyx_210302_Cpu/ysyx_210302_If_stage/n96 (net)
                                                2                 0.0000     5.9525 r
  ysyx_210302_Cpu/ysyx_210302_If_stage/U569/A1 (LVT_NAND2HDV8)
                                                        0.0909    0.0000     5.9525 r
  ysyx_210302_Cpu/ysyx_210302_If_stage/U569/ZN (LVT_NAND2HDV8)
                                                        0.0749    0.0651     6.0175 f
  ysyx_210302_Cpu/ysyx_210302_If_stage/n1032 (net)
                                                1                 0.0000     6.0175 f
  ysyx_210302_Cpu/ysyx_210302_If_stage/U1270/I (LVT_INHDV16)
                                                        0.0749    0.0000     6.0175 f
  ysyx_210302_Cpu/ysyx_210302_If_stage/U1270/ZN (LVT_INHDV16)
                                                        0.0753    0.0629     6.0804 r
  ysyx_210302_Cpu/ysyx_210302_If_stage/n1917 (net)
                                               14                 0.0000     6.0804 r
  ysyx_210302_Cpu/ysyx_210302_If_stage/U1629/I (LVT_INHDV12)
                                                        0.0753    0.0000     6.0804 r
  ysyx_210302_Cpu/ysyx_210302_If_stage/U1629/ZN (LVT_INHDV12)
                                                        0.0642    0.0574     6.1378 f
  ysyx_210302_Cpu/ysyx_210302_If_stage/n2523 (net)
                                               26                 0.0000     6.1378 f
  ysyx_210302_Cpu/ysyx_210302_If_stage/U10/A1 (LVT_NOR2HDV2)
                                                        0.0642    0.0000     6.1378 f
  ysyx_210302_Cpu/ysyx_210302_If_stage/U10/ZN (LVT_NOR2HDV2)
                                                        0.0957    0.0699     6.2077 r
  ysyx_210302_Cpu/ysyx_210302_If_stage/n1809 (net)
                                                1                 0.0000     6.2077 r
  ysyx_210302_Cpu/ysyx_210302_If_stage/U1971/I (LVT_INHDV2)
                                                        0.0957    0.0000     6.2077 r
  ysyx_210302_Cpu/ysyx_210302_If_stage/U1971/ZN (LVT_INHDV2)
                                                        0.0394    0.0360     6.2437 f
  ysyx_210302_Cpu/ysyx_210302_If_stage/n1810 (net)
                                                1                 0.0000     6.2437 f
  ysyx_210302_Cpu/ysyx_210302_If_stage/U479/A2 (LVT_NAND2HDV2)
                                                        0.0394    0.0000     6.2437 f
  ysyx_210302_Cpu/ysyx_210302_If_stage/U479/ZN (LVT_NAND2HDV2)
                                                        0.0509    0.0397     6.2834 r
  ysyx_210302_Cpu/ysyx_210302_If_stage/n835 (net)
                                                1                 0.0000     6.2834 r
  ysyx_210302_Cpu/ysyx_210302_If_stage/pc_reg_20_/D (LVT_DQHDV4)
                                                        0.0509    0.0000     6.2834 r
  data arrival time                                                          6.2834
  clock CLK_clock (rise edge)                                     6.5000     6.5000
  clock network delay (ideal)                                     0.0000     6.5000
  clock uncertainty                                              -0.1500     6.3500
  ysyx_210302_Cpu/ysyx_210302_If_stage/pc_reg_20_/CK (LVT_DQHDV4)
                                                                  0.0000     6.3500 r
  library setup time                                             -0.0664     6.2836
  data required time                                                         6.2836
  ------------------------------------------------------------------------------------
  data required time                                                         6.2836
  data arrival time                                                         -6.2834
  ------------------------------------------------------------------------------------
  slack (MET)                                                                0.0002
  Startpoint: ysyx_210302_Cpu/ysyx_210302_Regfile/regs_reg_26__7_
              (falling edge-triggered flip-flop clocked by CLK_clock)
  Endpoint: ysyx_210302_Cpu/ysyx_210302_If_stage/pc_reg_31_
            (rising edge-triggered flip-flop clocked by CLK_clock)
  Path Group: CLK_clock
  Path Type: max
  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK_clock (fall edge)                                     3.2500     3.2500
  clock network delay (ideal)                                     0.0000     3.2500
  ysyx_210302_Cpu/ysyx_210302_Regfile/regs_reg_26__7_/CKN (LVT_NDHDV1)
                                                        0.0000    0.0000 #   3.2500 f
  ysyx_210302_Cpu/ysyx_210302_Regfile/regs_reg_26__7_/Q (LVT_NDHDV1)
                                                        0.0817    0.3536     3.6036 f
  ysyx_210302_Cpu/ysyx_210302_Regfile/regs[1607] (net)
                                                1                 0.0000     3.6036 f
  ysyx_210302_Cpu/ysyx_210302_Regfile/U1957/A2 (LVT_AOI22HDV1)
                                                        0.0817    0.0000     3.6036 f
  ysyx_210302_Cpu/ysyx_210302_Regfile/U1957/ZN (LVT_AOI22HDV1)
                                                        0.1841    0.1395     3.7430 r
  ysyx_210302_Cpu/ysyx_210302_Regfile/n1395 (net)
                                                1                 0.0000     3.7430 r
  ysyx_210302_Cpu/ysyx_210302_Regfile/U1152/A2 (LVT_NAND4HDV1)
                                                        0.1841    0.0000     3.7430 r
  ysyx_210302_Cpu/ysyx_210302_Regfile/U1152/ZN (LVT_NAND4HDV1)
                                                        0.1579    0.1308     3.8738 f
  ysyx_210302_Cpu/ysyx_210302_Regfile/n1397 (net)
                                                1                 0.0000     3.8738 f
  ysyx_210302_Cpu/ysyx_210302_Regfile/U1960/A2 (LVT_NOR2HDV2)
                                                        0.1579    0.0000     3.8738 f
  ysyx_210302_Cpu/ysyx_210302_Regfile/U1960/ZN (LVT_NOR2HDV2)
                                                        0.1105    0.0901     3.9639 r
  ysyx_210302_Cpu/ysyx_210302_Regfile/n1410 (net)
                                                1                 0.0000     3.9639 r
  ysyx_210302_Cpu/ysyx_210302_Regfile/U1124/A2 (LVT_NAND2HDV2)
                                                        0.1105    0.0000     3.9639 r
  ysyx_210302_Cpu/ysyx_210302_Regfile/U1124/ZN (LVT_NAND2HDV2)
                                                        0.0596    0.0544     4.0183 f
  ysyx_210302_Cpu/ysyx_210302_Regfile/r_data1[7] (net)
                                                1                 0.0000     4.0183 f
  ysyx_210302_Cpu/ysyx_210302_Regfile/r_data1[7] (ysyx_210302_regfile_0)
                                                                  0.0000     4.0183 f
  ysyx_210302_Cpu/ID_rs1[7] (net)                                 0.0000     4.0183 f
  ysyx_210302_Cpu/ysyx_210302_forward_rs1_sel/ID_rs[7] (ysyx_210302_forward_rs_sel_2)
                                                                  0.0000     4.0183 f
  ysyx_210302_Cpu/ysyx_210302_forward_rs1_sel/ID_rs[7] (net)      0.0000     4.0183 f
  ysyx_210302_Cpu/ysyx_210302_forward_rs1_sel/U64/I (LVT_INHDV2)
                                                        0.0596    0.0000     4.0183 f
  ysyx_210302_Cpu/ysyx_210302_forward_rs1_sel/U64/ZN (LVT_INHDV2)
                                                        0.0650    0.0533     4.0716 r
  ysyx_210302_Cpu/ysyx_210302_forward_rs1_sel/n22 (net)
                                                1                 0.0000     4.0716 r
  ysyx_210302_Cpu/ysyx_210302_forward_rs1_sel/U107/A1 (LVT_OAI21HDV4)
                                                        0.0650    0.0000     4.0716 r
  ysyx_210302_Cpu/ysyx_210302_forward_rs1_sel/U107/ZN (LVT_OAI21HDV4)
                                                        0.1148    0.0733     4.1449 f
  ysyx_210302_Cpu/ysyx_210302_forward_rs1_sel/ID_final_jumprs[7] (net)
                                                5                 0.0000     4.1449 f
  ysyx_210302_Cpu/ysyx_210302_forward_rs1_sel/ID_final_jumprs[7] (ysyx_210302_forward_rs_sel_2)
                                                                  0.0000     4.1449 f
  ysyx_210302_Cpu/ID_rs1_data[7] (net)                            0.0000     4.1449 f
  ysyx_210302_Cpu/ysyx_210302_Id_stage/ID_rs1_data[7] (ysyx_210302_id_stage_0)
                                                                  0.0000     4.1449 f
  ysyx_210302_Cpu/ysyx_210302_Id_stage/ID_rs1_data[7] (net)       0.0000     4.1449 f
  ysyx_210302_Cpu/ysyx_210302_Id_stage/U168/A1 (LVT_AND2HDV2)
                                                        0.1148    0.0000     4.1449 f
  ysyx_210302_Cpu/ysyx_210302_Id_stage/U168/Z (LVT_AND2HDV2)
                                                        0.0720    0.1421     4.2870 f
  ysyx_210302_Cpu/ysyx_210302_Id_stage/n851 (net)
                                                2                 0.0000     4.2870 f
  ysyx_210302_Cpu/ysyx_210302_Id_stage/U896/B (LVT_IAO21HDV4)
                                                        0.0720    0.0000     4.2870 f
  ysyx_210302_Cpu/ysyx_210302_Id_stage/U896/ZN (LVT_IAO21HDV4)
                                                        0.1337    0.1001     4.3872 r
  ysyx_210302_Cpu/ysyx_210302_Id_stage/n275 (net)
                                                3                 0.0000     4.3872 r
  ysyx_210302_Cpu/ysyx_210302_Id_stage/U785/B (LVT_OAI21HDV4)
                                                        0.1337    0.0000     4.3872 r
  ysyx_210302_Cpu/ysyx_210302_Id_stage/U785/ZN (LVT_OAI21HDV4)
                                                        0.1122    0.0967     4.4839 f
  ysyx_210302_Cpu/ysyx_210302_Id_stage/n48 (net)
                                                4                 0.0000     4.4839 f
  ysyx_210302_Cpu/ysyx_210302_Id_stage/U784/B (LVT_AOI21HDV4)
                                                        0.1122    0.0000     4.4839 f
  ysyx_210302_Cpu/ysyx_210302_Id_stage/U784/ZN (LVT_AOI21HDV4)
                                                        0.1733    0.1216     4.6055 r
  ysyx_210302_Cpu/ysyx_210302_Id_stage/n296 (net)
                                                3                 0.0000     4.6055 r
  ysyx_210302_Cpu/ysyx_210302_Id_stage/U841/I (LVT_INHDV6)
                                                        0.1733    0.0000     4.6055 r
  ysyx_210302_Cpu/ysyx_210302_Id_stage/U841/ZN (LVT_INHDV6)
                                                        0.0810    0.0704     4.6758 f
  ysyx_210302_Cpu/ysyx_210302_Id_stage/n1314 (net)
                                               11                 0.0000     4.6758 f
  ysyx_210302_Cpu/ysyx_210302_Id_stage/U326/A1 (LVT_NAND2HDV1)
                                                        0.0810    0.0000     4.6758 f
  ysyx_210302_Cpu/ysyx_210302_Id_stage/U326/ZN (LVT_NAND2HDV1)
                                                        0.0888    0.0694     4.7452 r
  ysyx_210302_Cpu/ysyx_210302_Id_stage/n602 (net)
                                                2                 0.0000     4.7452 r
  ysyx_210302_Cpu/ysyx_210302_Id_stage/U10/A1 (LVT_NAND4HDV1)
                                                        0.0888    0.0000     4.7452 r
  ysyx_210302_Cpu/ysyx_210302_Id_stage/U10/ZN (LVT_NAND4HDV1)
                                                        0.1847    0.1034     4.8486 f
  ysyx_210302_Cpu/ysyx_210302_Id_stage/n600 (net)
                                                1                 0.0000     4.8486 f
  ysyx_210302_Cpu/ysyx_210302_Id_stage/U1193/B (LVT_OAI211HDV2)
                                                        0.1847    0.0000     4.8486 f
  ysyx_210302_Cpu/ysyx_210302_Id_stage/U1193/ZN (LVT_OAI211HDV2)
                                                        0.3036    0.1229     4.9715 r
  ysyx_210302_Cpu/ysyx_210302_Id_stage/ID_offset[13] (net)
                                                5                 0.0000     4.9715 r
  ysyx_210302_Cpu/ysyx_210302_Id_stage/ID_offset[13] (ysyx_210302_id_stage_0)
                                                                  0.0000     4.9715 r
  ysyx_210302_Cpu/ID_offset[13] (net)                             0.0000     4.9715 r
  ysyx_210302_Cpu/ysyx_210302_If_stage/ID_offset[13] (ysyx_210302_if_stage_0)
                                                                  0.0000     4.9715 r
  ysyx_210302_Cpu/ysyx_210302_If_stage/ID_offset[13] (net)        0.0000     4.9715 r
  ysyx_210302_Cpu/ysyx_210302_If_stage/U834/I (LVT_INHDV1)
                                                        0.3036    0.0000     4.9715 r
  ysyx_210302_Cpu/ysyx_210302_If_stage/U834/ZN (LVT_INHDV1)
                                                        0.0881    0.0631     5.0346 f
  ysyx_210302_Cpu/ysyx_210302_If_stage/n304 (net)
                                                1                 0.0000     5.0346 f
  ysyx_210302_Cpu/ysyx_210302_If_stage/U34/CI (LVT_AD1HDV1)
                                                        0.0881    0.0000     5.0346 f
  ysyx_210302_Cpu/ysyx_210302_If_stage/U34/S (LVT_AD1HDV1)
                                                        0.1451    0.1700     5.2046 f
  ysyx_210302_Cpu/ysyx_210302_If_stage/n307 (net)
                                                1                 0.0000     5.2046 f
  ysyx_210302_Cpu/ysyx_210302_If_stage/U582/A1 (LVT_XOR2HDV2)
                                                        0.1451    0.0000     5.2046 f
  ysyx_210302_Cpu/ysyx_210302_If_stage/U582/Z (LVT_XOR2HDV2)
                                                        0.0594    0.1799     5.3845 r
  ysyx_210302_Cpu/ysyx_210302_If_stage/n120 (net)
                                                1                 0.0000     5.3845 r
  ysyx_210302_Cpu/ysyx_210302_If_stage/U200/A1 (LVT_NAND3HDV2)
                                                        0.0594    0.0000     5.3845 r
  ysyx_210302_Cpu/ysyx_210302_If_stage/U200/ZN (LVT_NAND3HDV2)
                                                        0.0824    0.0640     5.4485 f
  ysyx_210302_Cpu/ysyx_210302_If_stage/n118 (net)
                                                1                 0.0000     5.4485 f
  ysyx_210302_Cpu/ysyx_210302_If_stage/U198/A1 (LVT_NOR2HDV2)
                                                        0.0824    0.0000     5.4485 f
  ysyx_210302_Cpu/ysyx_210302_If_stage/U198/ZN (LVT_NOR2HDV2)
                                                        0.0811    0.0639     5.5124 r
  ysyx_210302_Cpu/ysyx_210302_If_stage/n373 (net)
                                                1                 0.0000     5.5124 r
  ysyx_210302_Cpu/ysyx_210302_If_stage/U412/A1 (LVT_AND2HDV2)
                                                        0.0811    0.0000     5.5124 r
  ysyx_210302_Cpu/ysyx_210302_If_stage/U412/Z (LVT_AND2HDV2)
                                                        0.0697    0.1190     5.6314 r
  ysyx_210302_Cpu/ysyx_210302_If_stage/n24 (net)
                                                1                 0.0000     5.6314 r
  ysyx_210302_Cpu/ysyx_210302_If_stage/U587/A1 (LVT_NAND4HDV4)
                                                        0.0697    0.0000     5.6314 r
  ysyx_210302_Cpu/ysyx_210302_If_stage/U587/ZN (LVT_NAND4HDV4)
                                                        0.1224    0.0827     5.7140 f
  ysyx_210302_Cpu/ysyx_210302_If_stage/n125 (net)
                                                1                 0.0000     5.7140 f
  ysyx_210302_Cpu/ysyx_210302_If_stage/U534/A2 (LVT_NOR2HDV4)
                                                        0.1224    0.0000     5.7140 f
  ysyx_210302_Cpu/ysyx_210302_If_stage/U534/ZN (LVT_NOR2HDV4)
                                                        0.0975    0.0803     5.7944 r
  ysyx_210302_Cpu/ysyx_210302_If_stage/n66 (net)
                                                1                 0.0000     5.7944 r
  ysyx_210302_Cpu/ysyx_210302_If_stage/U515/A1 (LVT_NAND2HDV4)
                                                        0.0975    0.0000     5.7944 r
  ysyx_210302_Cpu/ysyx_210302_If_stage/U515/ZN (LVT_NAND2HDV4)
                                                        0.1043    0.0842     5.8786 f
  ysyx_210302_Cpu/ysyx_210302_If_stage/n45 (net)
                                                3                 0.0000     5.8786 f
  ysyx_210302_Cpu/ysyx_210302_If_stage/U512/A1 (LVT_NAND2HDV4)
                                                        0.1043    0.0000     5.8786 f
  ysyx_210302_Cpu/ysyx_210302_If_stage/U512/ZN (LVT_NAND2HDV4)
                                                        0.0909    0.0739     5.9525 r
  ysyx_210302_Cpu/ysyx_210302_If_stage/n96 (net)
                                                2                 0.0000     5.9525 r
  ysyx_210302_Cpu/ysyx_210302_If_stage/U569/A1 (LVT_NAND2HDV8)
                                                        0.0909    0.0000     5.9525 r
  ysyx_210302_Cpu/ysyx_210302_If_stage/U569/ZN (LVT_NAND2HDV8)
                                                        0.0749    0.0651     6.0175 f
  ysyx_210302_Cpu/ysyx_210302_If_stage/n1032 (net)
                                                1                 0.0000     6.0175 f
  ysyx_210302_Cpu/ysyx_210302_If_stage/U1270/I (LVT_INHDV16)
                                                        0.0749    0.0000     6.0175 f
  ysyx_210302_Cpu/ysyx_210302_If_stage/U1270/ZN (LVT_INHDV16)
                                                        0.0753    0.0629     6.0804 r
  ysyx_210302_Cpu/ysyx_210302_If_stage/n1917 (net)
                                               14                 0.0000     6.0804 r
  ysyx_210302_Cpu/ysyx_210302_If_stage/U1629/I (LVT_INHDV12)
                                                        0.0753    0.0000     6.0804 r
  ysyx_210302_Cpu/ysyx_210302_If_stage/U1629/ZN (LVT_INHDV12)
                                                        0.0642    0.0574     6.1378 f
  ysyx_210302_Cpu/ysyx_210302_If_stage/n2523 (net)
                                               26                 0.0000     6.1378 f
  ysyx_210302_Cpu/ysyx_210302_If_stage/U9/A1 (LVT_NOR2HDV2)
                                                        0.0642    0.0000     6.1378 f
  ysyx_210302_Cpu/ysyx_210302_If_stage/U9/ZN (LVT_NOR2HDV2)
                                                        0.0957    0.0699     6.2077 r
  ysyx_210302_Cpu/ysyx_210302_If_stage/n1831 (net)
                                                1                 0.0000     6.2077 r
  ysyx_210302_Cpu/ysyx_210302_If_stage/U1985/I (LVT_INHDV2)
                                                        0.0957    0.0000     6.2077 r
  ysyx_210302_Cpu/ysyx_210302_If_stage/U1985/ZN (LVT_INHDV2)
                                                        0.0394    0.0360     6.2437 f
  ysyx_210302_Cpu/ysyx_210302_If_stage/n1832 (net)
                                                1                 0.0000     6.2437 f
  ysyx_210302_Cpu/ysyx_210302_If_stage/U478/A2 (LVT_NAND2HDV2)
                                                        0.0394    0.0000     6.2437 f
  ysyx_210302_Cpu/ysyx_210302_If_stage/U478/ZN (LVT_NAND2HDV2)
                                                        0.0509    0.0397     6.2834 r
  ysyx_210302_Cpu/ysyx_210302_If_stage/n824 (net)
                                                1                 0.0000     6.2834 r
  ysyx_210302_Cpu/ysyx_210302_If_stage/pc_reg_31_/D (LVT_DQHDV4)
                                                        0.0509    0.0000     6.2834 r
  data arrival time                                                          6.2834
  clock CLK_clock (rise edge)                                     6.5000     6.5000
  clock network delay (ideal)                                     0.0000     6.5000
  clock uncertainty                                              -0.1500     6.3500
  ysyx_210302_Cpu/ysyx_210302_If_stage/pc_reg_31_/CK (LVT_DQHDV4)
                                                                  0.0000     6.3500 r
  library setup time                                             -0.0664     6.2836
  data required time                                                         6.2836
  ------------------------------------------------------------------------------------
  data required time                                                         6.2836
  data arrival time                                                         -6.2834
  ------------------------------------------------------------------------------------
  slack (MET)                                                                0.0002
=====================CHECK DESIGN REPORT====================
 
****************************************
****************************************
                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                    955
    Unconnected ports (LINT-28)                                   190
    Feedthrough (LINT-29)                                         402
    Shorted outputs (LINT-31)                                     223
    Constant outputs (LINT-52)                                    140
Cells                                                             162
    Cells do not drive (LINT-1)                                    27
    Connected to power or ground (LINT-32)                        131
    Nets connected to multiple pins on same cell (LINT-33)          4
Nets                                                                1
    Unloaded nets (LINT-2)                                          1
--------------------------------------------------------------------------------
Warning: In design 'ysyx_210302_if_axi_rw', cell 'C858' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210302_mem_axi_rw', cell 'C1733' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210302_clint', cell 'B_8' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210302_if_stage', cell 'C1384' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210302_if_stage', cell 'C1404' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210302_if_stage', cell 'C1405' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210302_if_stage', cell 'C1406' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210302_if_stage', cell 'C1420' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210302_jump_judge', cell 'C153' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210302_jump_judge', cell 'C155' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210302_jump_judge', cell 'C162' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210302_jump_judge', cell 'C169' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210302_jump_judge', cell 'C175' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210302_jump_judge', cell 'C177' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210302_id_stage', cell 'C1074' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210302_alu', cell 'C1675' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210302_alu', cell 'C1676' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210302_alu', cell 'C1680' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210302_alu', cell 'C1686' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210302_alu', cell 'C1693' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210302_alu', cell 'C1779' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210302_alu', cell 'C1780' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210302_alu', cell 'C1784' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210302_alu', cell 'C1785' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210302_alu', cell 'C1922' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210302_alu', cell 'C1929' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210302_csr', cell 'B_21' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210302', net 'ysyx_210302_Cpu/IF2IN_allowin' driven by pin 'ysyx_210302_Cpu/ysyx_210302_IFID/o_IFID_last_allowin' has no loads. (LINT-2)
Warning: In design 'ysyx_210302', port 'io_interrupt' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_master_bid[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_master_bid[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_master_bid[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_master_bid[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_master_rid[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_master_rid[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_master_rid[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_master_rid[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_awvalid' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_awaddr[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_awaddr[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_awaddr[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_awaddr[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_awaddr[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_awaddr[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_awaddr[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_awaddr[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_awaddr[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_awaddr[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_awaddr[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_awaddr[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_awaddr[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_awaddr[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_awaddr[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_awaddr[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_awaddr[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_awaddr[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_awaddr[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_awaddr[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_awaddr[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_awaddr[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_awaddr[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_awaddr[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_awaddr[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_awaddr[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_awaddr[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_awaddr[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_awaddr[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_awaddr[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_awaddr[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_awaddr[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_awid[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_awid[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_awid[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_awid[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_awlen[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_awlen[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_awlen[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_awlen[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_awlen[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_awlen[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_awlen[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_awlen[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_awsize[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_awsize[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_awsize[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_awburst[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_awburst[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_wvalid' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_wdata[63]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_wdata[62]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_wdata[61]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_wdata[60]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_wdata[59]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_wdata[58]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_wdata[57]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_wdata[56]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_wdata[55]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_wdata[54]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_wdata[53]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_wdata[52]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_wdata[51]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_wdata[50]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_wdata[49]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_wdata[48]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_wdata[47]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_wdata[46]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_wdata[45]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_wdata[44]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_wdata[43]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_wdata[42]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_wdata[41]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_wdata[40]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_wdata[39]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_wdata[38]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_wdata[37]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_wdata[36]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_wdata[35]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_wdata[34]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_wdata[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_wdata[32]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_wdata[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_wdata[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_wdata[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_wdata[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_wdata[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_wdata[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_wdata[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_wdata[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_wdata[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_wdata[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_wdata[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_wdata[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_wdata[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_wdata[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_wdata[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_wdata[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_wdata[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_wdata[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_wdata[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_wdata[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_wdata[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_wdata[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_wdata[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_wdata[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_wdata[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_wdata[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_wdata[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_wdata[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_wdata[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_wdata[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_wdata[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_wdata[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_wstrb[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_wstrb[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_wstrb[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_wstrb[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_wstrb[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_wstrb[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_wstrb[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_wstrb[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_wlast' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_bready' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_arvalid' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_araddr[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_araddr[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_araddr[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_araddr[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_araddr[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_araddr[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_araddr[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_araddr[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_araddr[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_araddr[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_araddr[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_araddr[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_araddr[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_araddr[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_araddr[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_araddr[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_araddr[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_araddr[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_araddr[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_araddr[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_araddr[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_araddr[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_araddr[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_araddr[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_araddr[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_araddr[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_araddr[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_araddr[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_araddr[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_araddr[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_araddr[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_araddr[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_arid[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_arid[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_arid[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_arid[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_arlen[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_arlen[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_arlen[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_arlen[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_arlen[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_arlen[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_arlen[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_arlen[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_arsize[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_arsize[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_arsize[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_arburst[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_arburst[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302', port 'io_slave_rready' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302_if_axi_rw', port 'axi_r_resp_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302_mem_axi_rw', port 'axi_b_resp_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302_mem_axi_rw', port 'axi_r_resp_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302_mem_connector', port 'mem_resp[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302_mem_connector', port 'mem_resp[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210302_if_axi_rw', input port 'rw_addr_i[31]' is connected directly to output port 'axi_ar_addr_o[31]'. (LINT-29)
Warning: In design 'ysyx_210302_if_axi_rw', input port 'rw_addr_i[30]' is connected directly to output port 'axi_ar_addr_o[30]'. (LINT-29)
Warning: In design 'ysyx_210302_if_axi_rw', input port 'rw_addr_i[29]' is connected directly to output port 'axi_ar_addr_o[29]'. (LINT-29)
Warning: In design 'ysyx_210302_if_axi_rw', input port 'rw_addr_i[28]' is connected directly to output port 'axi_ar_addr_o[28]'. (LINT-29)
Warning: In design 'ysyx_210302_if_axi_rw', input port 'rw_addr_i[27]' is connected directly to output port 'axi_ar_addr_o[27]'. (LINT-29)
Warning: In design 'ysyx_210302_if_axi_rw', input port 'rw_addr_i[26]' is connected directly to output port 'axi_ar_addr_o[26]'. (LINT-29)
Warning: In design 'ysyx_210302_if_axi_rw', input port 'rw_addr_i[25]' is connected directly to output port 'axi_ar_addr_o[25]'. (LINT-29)
Warning: In design 'ysyx_210302_if_axi_rw', input port 'rw_addr_i[24]' is connected directly to output port 'axi_ar_addr_o[24]'. (LINT-29)
Warning: In design 'ysyx_210302_if_axi_rw', input port 'rw_addr_i[23]' is connected directly to output port 'axi_ar_addr_o[23]'. (LINT-29)
Warning: In design 'ysyx_210302_if_axi_rw', input port 'rw_addr_i[22]' is connected directly to output port 'axi_ar_addr_o[22]'. (LINT-29)
Warning: In design 'ysyx_210302_if_axi_rw', input port 'rw_addr_i[21]' is connected directly to output port 'axi_ar_addr_o[21]'. (LINT-29)
Warning: In design 'ysyx_210302_if_axi_rw', input port 'rw_addr_i[20]' is connected directly to output port 'axi_ar_addr_o[20]'. (LINT-29)
Warning: In design 'ysyx_210302_if_axi_rw', input port 'rw_addr_i[19]' is connected directly to output port 'axi_ar_addr_o[19]'. (LINT-29)
Warning: In design 'ysyx_210302_if_axi_rw', input port 'rw_addr_i[18]' is connected directly to output port 'axi_ar_addr_o[18]'. (LINT-29)
Warning: In design 'ysyx_210302_if_axi_rw', input port 'rw_addr_i[17]' is connected directly to output port 'axi_ar_addr_o[17]'. (LINT-29)
Warning: In design 'ysyx_210302_if_axi_rw', input port 'rw_addr_i[16]' is connected directly to output port 'axi_ar_addr_o[16]'. (LINT-29)
Warning: In design 'ysyx_210302_if_axi_rw', input port 'rw_addr_i[15]' is connected directly to output port 'axi_ar_addr_o[15]'. (LINT-29)
Warning: In design 'ysyx_210302_if_axi_rw', input port 'rw_addr_i[14]' is connected directly to output port 'axi_ar_addr_o[14]'. (LINT-29)
Warning: In design 'ysyx_210302_if_axi_rw', input port 'rw_addr_i[13]' is connected directly to output port 'axi_ar_addr_o[13]'. (LINT-29)
Warning: In design 'ysyx_210302_if_axi_rw', input port 'rw_addr_i[12]' is connected directly to output port 'axi_ar_addr_o[12]'. (LINT-29)
Warning: In design 'ysyx_210302_if_axi_rw', input port 'rw_addr_i[11]' is connected directly to output port 'axi_ar_addr_o[11]'. (LINT-29)
Warning: In design 'ysyx_210302_if_axi_rw', input port 'rw_addr_i[10]' is connected directly to output port 'axi_ar_addr_o[10]'. (LINT-29)
Warning: In design 'ysyx_210302_if_axi_rw', input port 'rw_addr_i[9]' is connected directly to output port 'axi_ar_addr_o[9]'. (LINT-29)
Warning: In design 'ysyx_210302_if_axi_rw', input port 'rw_addr_i[8]' is connected directly to output port 'axi_ar_addr_o[8]'. (LINT-29)
Warning: In design 'ysyx_210302_if_axi_rw', input port 'rw_addr_i[7]' is connected directly to output port 'axi_ar_addr_o[7]'. (LINT-29)
Warning: In design 'ysyx_210302_if_axi_rw', input port 'rw_addr_i[6]' is connected directly to output port 'axi_ar_addr_o[6]'. (LINT-29)
Warning: In design 'ysyx_210302_if_axi_rw', input port 'rw_addr_i[5]' is connected directly to output port 'axi_ar_addr_o[5]'. (LINT-29)
Warning: In design 'ysyx_210302_if_axi_rw', input port 'rw_addr_i[4]' is connected directly to output port 'axi_ar_addr_o[4]'. (LINT-29)
Warning: In design 'ysyx_210302_if_axi_rw', input port 'rw_addr_i[3]' is connected directly to output port 'axi_ar_addr_o[3]'. (LINT-29)
Warning: In design 'ysyx_210302_if_axi_rw', input port 'axi_ar_ready_i' is connected directly to output port 'if_ar_ready'. (LINT-29)
Warning: In design 'ysyx_210302_mem_axi_rw', input port 'rw_addr_i[31]' is connected directly to output port 'axi_ar_addr_o[31]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_axi_rw', input port 'rw_addr_i[31]' is connected directly to output port 'axi_aw_addr_o[31]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_axi_rw', input port 'rw_addr_i[30]' is connected directly to output port 'axi_ar_addr_o[30]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_axi_rw', input port 'rw_addr_i[30]' is connected directly to output port 'axi_aw_addr_o[30]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_axi_rw', input port 'rw_addr_i[29]' is connected directly to output port 'axi_ar_addr_o[29]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_axi_rw', input port 'rw_addr_i[29]' is connected directly to output port 'axi_aw_addr_o[29]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_axi_rw', input port 'rw_addr_i[28]' is connected directly to output port 'axi_ar_addr_o[28]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_axi_rw', input port 'rw_addr_i[28]' is connected directly to output port 'axi_aw_addr_o[28]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_axi_rw', input port 'rw_addr_i[27]' is connected directly to output port 'axi_ar_addr_o[27]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_axi_rw', input port 'rw_addr_i[27]' is connected directly to output port 'axi_aw_addr_o[27]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_axi_rw', input port 'rw_addr_i[26]' is connected directly to output port 'axi_ar_addr_o[26]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_axi_rw', input port 'rw_addr_i[26]' is connected directly to output port 'axi_aw_addr_o[26]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_axi_rw', input port 'rw_addr_i[25]' is connected directly to output port 'axi_ar_addr_o[25]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_axi_rw', input port 'rw_addr_i[25]' is connected directly to output port 'axi_aw_addr_o[25]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_axi_rw', input port 'rw_addr_i[24]' is connected directly to output port 'axi_ar_addr_o[24]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_axi_rw', input port 'rw_addr_i[24]' is connected directly to output port 'axi_aw_addr_o[24]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_axi_rw', input port 'rw_addr_i[23]' is connected directly to output port 'axi_ar_addr_o[23]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_axi_rw', input port 'rw_addr_i[23]' is connected directly to output port 'axi_aw_addr_o[23]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_axi_rw', input port 'rw_addr_i[22]' is connected directly to output port 'axi_ar_addr_o[22]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_axi_rw', input port 'rw_addr_i[22]' is connected directly to output port 'axi_aw_addr_o[22]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_axi_rw', input port 'rw_addr_i[21]' is connected directly to output port 'axi_ar_addr_o[21]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_axi_rw', input port 'rw_addr_i[21]' is connected directly to output port 'axi_aw_addr_o[21]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_axi_rw', input port 'rw_addr_i[20]' is connected directly to output port 'axi_ar_addr_o[20]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_axi_rw', input port 'rw_addr_i[20]' is connected directly to output port 'axi_aw_addr_o[20]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_axi_rw', input port 'rw_addr_i[19]' is connected directly to output port 'axi_ar_addr_o[19]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_axi_rw', input port 'rw_addr_i[19]' is connected directly to output port 'axi_aw_addr_o[19]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_axi_rw', input port 'rw_addr_i[18]' is connected directly to output port 'axi_ar_addr_o[18]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_axi_rw', input port 'rw_addr_i[18]' is connected directly to output port 'axi_aw_addr_o[18]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_axi_rw', input port 'rw_addr_i[17]' is connected directly to output port 'axi_ar_addr_o[17]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_axi_rw', input port 'rw_addr_i[17]' is connected directly to output port 'axi_aw_addr_o[17]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_axi_rw', input port 'rw_addr_i[16]' is connected directly to output port 'axi_ar_addr_o[16]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_axi_rw', input port 'rw_addr_i[16]' is connected directly to output port 'axi_aw_addr_o[16]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_axi_rw', input port 'rw_addr_i[15]' is connected directly to output port 'axi_ar_addr_o[15]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_axi_rw', input port 'rw_addr_i[15]' is connected directly to output port 'axi_aw_addr_o[15]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_axi_rw', input port 'rw_addr_i[14]' is connected directly to output port 'axi_ar_addr_o[14]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_axi_rw', input port 'rw_addr_i[14]' is connected directly to output port 'axi_aw_addr_o[14]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_axi_rw', input port 'rw_addr_i[13]' is connected directly to output port 'axi_ar_addr_o[13]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_axi_rw', input port 'rw_addr_i[13]' is connected directly to output port 'axi_aw_addr_o[13]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_axi_rw', input port 'rw_addr_i[12]' is connected directly to output port 'axi_ar_addr_o[12]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_axi_rw', input port 'rw_addr_i[12]' is connected directly to output port 'axi_aw_addr_o[12]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_axi_rw', input port 'rw_addr_i[11]' is connected directly to output port 'axi_ar_addr_o[11]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_axi_rw', input port 'rw_addr_i[11]' is connected directly to output port 'axi_aw_addr_o[11]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_axi_rw', input port 'rw_addr_i[10]' is connected directly to output port 'axi_ar_addr_o[10]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_axi_rw', input port 'rw_addr_i[10]' is connected directly to output port 'axi_aw_addr_o[10]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_axi_rw', input port 'rw_addr_i[9]' is connected directly to output port 'axi_ar_addr_o[9]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_axi_rw', input port 'rw_addr_i[9]' is connected directly to output port 'axi_aw_addr_o[9]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_axi_rw', input port 'rw_addr_i[8]' is connected directly to output port 'axi_ar_addr_o[8]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_axi_rw', input port 'rw_addr_i[8]' is connected directly to output port 'axi_aw_addr_o[8]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_axi_rw', input port 'rw_addr_i[7]' is connected directly to output port 'axi_ar_addr_o[7]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_axi_rw', input port 'rw_addr_i[7]' is connected directly to output port 'axi_aw_addr_o[7]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_axi_rw', input port 'rw_addr_i[6]' is connected directly to output port 'axi_ar_addr_o[6]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_axi_rw', input port 'rw_addr_i[6]' is connected directly to output port 'axi_aw_addr_o[6]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_axi_rw', input port 'rw_addr_i[5]' is connected directly to output port 'axi_ar_addr_o[5]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_axi_rw', input port 'rw_addr_i[5]' is connected directly to output port 'axi_aw_addr_o[5]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_axi_rw', input port 'rw_addr_i[4]' is connected directly to output port 'axi_ar_addr_o[4]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_axi_rw', input port 'rw_addr_i[4]' is connected directly to output port 'axi_aw_addr_o[4]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_axi_rw', input port 'rw_addr_i[3]' is connected directly to output port 'axi_ar_addr_o[3]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_axi_rw', input port 'rw_addr_i[3]' is connected directly to output port 'axi_aw_addr_o[3]'. (LINT-29)
Warning: In design 'ysyx_210302_axi_interconnect', input port 'aw_valid_m1' is connected directly to output port 'aw_valid_s0'. (LINT-29)
Warning: In design 'ysyx_210302_axi_interconnect', input port 'aw_addr_m1[31]' is connected directly to output port 'aw_addr_s0[31]'. (LINT-29)
Warning: In design 'ysyx_210302_axi_interconnect', input port 'aw_addr_m1[30]' is connected directly to output port 'aw_addr_s0[30]'. (LINT-29)
Warning: In design 'ysyx_210302_axi_interconnect', input port 'aw_addr_m1[29]' is connected directly to output port 'aw_addr_s0[29]'. (LINT-29)
Warning: In design 'ysyx_210302_axi_interconnect', input port 'aw_addr_m1[28]' is connected directly to output port 'aw_addr_s0[28]'. (LINT-29)
Warning: In design 'ysyx_210302_axi_interconnect', input port 'aw_addr_m1[27]' is connected directly to output port 'aw_addr_s0[27]'. (LINT-29)
Warning: In design 'ysyx_210302_axi_interconnect', input port 'aw_addr_m1[26]' is connected directly to output port 'aw_addr_s0[26]'. (LINT-29)
Warning: In design 'ysyx_210302_axi_interconnect', input port 'aw_addr_m1[25]' is connected directly to output port 'aw_addr_s0[25]'. (LINT-29)
Warning: In design 'ysyx_210302_axi_interconnect', input port 'aw_addr_m1[24]' is connected directly to output port 'aw_addr_s0[24]'. (LINT-29)
Warning: In design 'ysyx_210302_axi_interconnect', input port 'aw_addr_m1[23]' is connected directly to output port 'aw_addr_s0[23]'. (LINT-29)
Warning: In design 'ysyx_210302_axi_interconnect', input port 'aw_addr_m1[22]' is connected directly to output port 'aw_addr_s0[22]'. (LINT-29)
Warning: In design 'ysyx_210302_axi_interconnect', input port 'aw_addr_m1[21]' is connected directly to output port 'aw_addr_s0[21]'. (LINT-29)
Warning: In design 'ysyx_210302_axi_interconnect', input port 'aw_addr_m1[20]' is connected directly to output port 'aw_addr_s0[20]'. (LINT-29)
Warning: In design 'ysyx_210302_axi_interconnect', input port 'aw_addr_m1[19]' is connected directly to output port 'aw_addr_s0[19]'. (LINT-29)
Warning: In design 'ysyx_210302_axi_interconnect', input port 'aw_addr_m1[18]' is connected directly to output port 'aw_addr_s0[18]'. (LINT-29)
Warning: In design 'ysyx_210302_axi_interconnect', input port 'aw_addr_m1[17]' is connected directly to output port 'aw_addr_s0[17]'. (LINT-29)
Warning: In design 'ysyx_210302_axi_interconnect', input port 'aw_addr_m1[16]' is connected directly to output port 'aw_addr_s0[16]'. (LINT-29)
Warning: In design 'ysyx_210302_axi_interconnect', input port 'aw_addr_m1[15]' is connected directly to output port 'aw_addr_s0[15]'. (LINT-29)
Warning: In design 'ysyx_210302_axi_interconnect', input port 'aw_addr_m1[14]' is connected directly to output port 'aw_addr_s0[14]'. (LINT-29)
Warning: In design 'ysyx_210302_axi_interconnect', input port 'aw_addr_m1[13]' is connected directly to output port 'aw_addr_s0[13]'. (LINT-29)
Warning: In design 'ysyx_210302_axi_interconnect', input port 'aw_addr_m1[12]' is connected directly to output port 'aw_addr_s0[12]'. (LINT-29)
Warning: In design 'ysyx_210302_axi_interconnect', input port 'aw_addr_m1[11]' is connected directly to output port 'aw_addr_s0[11]'. (LINT-29)
Warning: In design 'ysyx_210302_axi_interconnect', input port 'aw_addr_m1[10]' is connected directly to output port 'aw_addr_s0[10]'. (LINT-29)
Warning: In design 'ysyx_210302_axi_interconnect', input port 'aw_addr_m1[9]' is connected directly to output port 'aw_addr_s0[9]'. (LINT-29)
Warning: In design 'ysyx_210302_axi_interconnect', input port 'aw_addr_m1[8]' is connected directly to output port 'aw_addr_s0[8]'. (LINT-29)
Warning: In design 'ysyx_210302_axi_interconnect', input port 'aw_addr_m1[7]' is connected directly to output port 'aw_addr_s0[7]'. (LINT-29)
Warning: In design 'ysyx_210302_axi_interconnect', input port 'aw_addr_m1[6]' is connected directly to output port 'aw_addr_s0[6]'. (LINT-29)
Warning: In design 'ysyx_210302_axi_interconnect', input port 'aw_addr_m1[5]' is connected directly to output port 'aw_addr_s0[5]'. (LINT-29)
Warning: In design 'ysyx_210302_axi_interconnect', input port 'aw_addr_m1[4]' is connected directly to output port 'aw_addr_s0[4]'. (LINT-29)
Warning: In design 'ysyx_210302_axi_interconnect', input port 'aw_addr_m1[3]' is connected directly to output port 'aw_addr_s0[3]'. (LINT-29)
Warning: In design 'ysyx_210302_axi_interconnect', input port 'aw_addr_m1[2]' is connected directly to output port 'aw_addr_s0[2]'. (LINT-29)
Warning: In design 'ysyx_210302_axi_interconnect', input port 'aw_addr_m1[1]' is connected directly to output port 'aw_addr_s0[1]'. (LINT-29)
Warning: In design 'ysyx_210302_axi_interconnect', input port 'aw_addr_m1[0]' is connected directly to output port 'aw_addr_s0[0]'. (LINT-29)
Warning: In design 'ysyx_210302_axi_interconnect', input port 'aw_id_m1[3]' is connected directly to output port 'aw_id_s0[3]'. (LINT-29)
Warning: In design 'ysyx_210302_axi_interconnect', input port 'aw_id_m1[2]' is connected directly to output port 'aw_id_s0[2]'. (LINT-29)
Warning: In design 'ysyx_210302_axi_interconnect', input port 'aw_id_m1[1]' is connected directly to output port 'aw_id_s0[1]'. (LINT-29)
Warning: In design 'ysyx_210302_axi_interconnect', input port 'aw_id_m1[0]' is connected directly to output port 'aw_id_s0[0]'. (LINT-29)
Warning: In design 'ysyx_210302_axi_interconnect', input port 'aw_len_m1[7]' is connected directly to output port 'aw_len_s0[7]'. (LINT-29)
Warning: In design 'ysyx_210302_axi_interconnect', input port 'aw_len_m1[6]' is connected directly to output port 'aw_len_s0[6]'. (LINT-29)
Warning: In design 'ysyx_210302_axi_interconnect', input port 'aw_len_m1[5]' is connected directly to output port 'aw_len_s0[5]'. (LINT-29)
Warning: In design 'ysyx_210302_axi_interconnect', input port 'aw_len_m1[4]' is connected directly to output port 'aw_len_s0[4]'. (LINT-29)
Warning: In design 'ysyx_210302_axi_interconnect', input port 'aw_len_m1[3]' is connected directly to output port 'aw_len_s0[3]'. (LINT-29)
Warning: In design 'ysyx_210302_axi_interconnect', input port 'aw_len_m1[2]' is connected directly to output port 'aw_len_s0[2]'. (LINT-29)
Warning: In design 'ysyx_210302_axi_interconnect', input port 'aw_len_m1[1]' is connected directly to output port 'aw_len_s0[1]'. (LINT-29)
Warning: In design 'ysyx_210302_axi_interconnect', input port 'aw_len_m1[0]' is connected directly to output port 'aw_len_s0[0]'. (LINT-29)
Warning: In design 'ysyx_210302_axi_interconnect', input port 'aw_size_m1[2]' is connected directly to output port 'aw_size_s0[2]'. (LINT-29)
Warning: In design 'ysyx_210302_axi_interconnect', input port 'aw_size_m1[1]' is connected directly to output port 'aw_size_s0[1]'. (LINT-29)
Warning: In design 'ysyx_210302_axi_interconnect', input port 'aw_size_m1[0]' is connected directly to output port 'aw_size_s0[0]'. (LINT-29)
Warning: In design 'ysyx_210302_axi_interconnect', input port 'aw_burst_m1[1]' is connected directly to output port 'aw_burst_s0[1]'. (LINT-29)
Warning: In design 'ysyx_210302_axi_interconnect', input port 'aw_burst_m1[0]' is connected directly to output port 'aw_burst_s0[0]'. (LINT-29)
Warning: In design 'ysyx_210302_axi_interconnect', input port 'w_valid_m1' is connected directly to output port 'w_valid_s0'. (LINT-29)
Warning: In design 'ysyx_210302_axi_interconnect', input port 'w_data_m1[63]' is connected directly to output port 'w_data_s0[63]'. (LINT-29)
Warning: In design 'ysyx_210302_axi_interconnect', input port 'w_data_m1[62]' is connected directly to output port 'w_data_s0[62]'. (LINT-29)
Warning: In design 'ysyx_210302_axi_interconnect', input port 'w_data_m1[61]' is connected directly to output port 'w_data_s0[61]'. (LINT-29)
Warning: In design 'ysyx_210302_axi_interconnect', input port 'w_data_m1[60]' is connected directly to output port 'w_data_s0[60]'. (LINT-29)
Warning: In design 'ysyx_210302_axi_interconnect', input port 'w_data_m1[59]' is connected directly to output port 'w_data_s0[59]'. (LINT-29)
Warning: In design 'ysyx_210302_axi_interconnect', input port 'w_data_m1[58]' is connected directly to output port 'w_data_s0[58]'. (LINT-29)
Warning: In design 'ysyx_210302_axi_interconnect', input port 'w_data_m1[57]' is connected directly to output port 'w_data_s0[57]'. (LINT-29)
Warning: In design 'ysyx_210302_axi_interconnect', input port 'w_data_m1[56]' is connected directly to output port 'w_data_s0[56]'. (LINT-29)
Warning: In design 'ysyx_210302_axi_interconnect', input port 'w_data_m1[55]' is connected directly to output port 'w_data_s0[55]'. (LINT-29)
Warning: In design 'ysyx_210302_axi_interconnect', input port 'w_data_m1[54]' is connected directly to output port 'w_data_s0[54]'. (LINT-29)
Warning: In design 'ysyx_210302_axi_interconnect', input port 'w_data_m1[53]' is connected directly to output port 'w_data_s0[53]'. (LINT-29)
Warning: In design 'ysyx_210302_axi_interconnect', input port 'w_data_m1[52]' is connected directly to output port 'w_data_s0[52]'. (LINT-29)
Warning: In design 'ysyx_210302_axi_interconnect', input port 'w_data_m1[51]' is connected directly to output port 'w_data_s0[51]'. (LINT-29)
Warning: In design 'ysyx_210302_axi_interconnect', input port 'w_data_m1[50]' is connected directly to output port 'w_data_s0[50]'. (LINT-29)
Warning: In design 'ysyx_210302_axi_interconnect', input port 'w_data_m1[49]' is connected directly to output port 'w_data_s0[49]'. (LINT-29)
Warning: In design 'ysyx_210302_axi_interconnect', input port 'w_data_m1[48]' is connected directly to output port 'w_data_s0[48]'. (LINT-29)
Warning: In design 'ysyx_210302_axi_interconnect', input port 'w_data_m1[47]' is connected directly to output port 'w_data_s0[47]'. (LINT-29)
Warning: In design 'ysyx_210302_axi_interconnect', input port 'w_data_m1[46]' is connected directly to output port 'w_data_s0[46]'. (LINT-29)
Warning: In design 'ysyx_210302_axi_interconnect', input port 'w_data_m1[45]' is connected directly to output port 'w_data_s0[45]'. (LINT-29)
Warning: In design 'ysyx_210302_axi_interconnect', input port 'w_data_m1[44]' is connected directly to output port 'w_data_s0[44]'. (LINT-29)
Warning: In design 'ysyx_210302_axi_interconnect', input port 'w_data_m1[43]' is connected directly to output port 'w_data_s0[43]'. (LINT-29)
Warning: In design 'ysyx_210302_axi_interconnect', input port 'w_data_m1[42]' is connected directly to output port 'w_data_s0[42]'. (LINT-29)
Warning: In design 'ysyx_210302_axi_interconnect', input port 'w_data_m1[41]' is connected directly to output port 'w_data_s0[41]'. (LINT-29)
Warning: In design 'ysyx_210302_axi_interconnect', input port 'w_data_m1[40]' is connected directly to output port 'w_data_s0[40]'. (LINT-29)
Warning: In design 'ysyx_210302_axi_interconnect', input port 'w_data_m1[39]' is connected directly to output port 'w_data_s0[39]'. (LINT-29)
Warning: In design 'ysyx_210302_axi_interconnect', input port 'w_data_m1[38]' is connected directly to output port 'w_data_s0[38]'. (LINT-29)
Warning: In design 'ysyx_210302_axi_interconnect', input port 'w_data_m1[37]' is connected directly to output port 'w_data_s0[37]'. (LINT-29)
Warning: In design 'ysyx_210302_axi_interconnect', input port 'w_data_m1[36]' is connected directly to output port 'w_data_s0[36]'. (LINT-29)
Warning: In design 'ysyx_210302_axi_interconnect', input port 'w_data_m1[35]' is connected directly to output port 'w_data_s0[35]'. (LINT-29)
Warning: In design 'ysyx_210302_axi_interconnect', input port 'w_data_m1[34]' is connected directly to output port 'w_data_s0[34]'. (LINT-29)
Warning: In design 'ysyx_210302_axi_interconnect', input port 'w_data_m1[33]' is connected directly to output port 'w_data_s0[33]'. (LINT-29)
Warning: In design 'ysyx_210302_axi_interconnect', input port 'w_data_m1[32]' is connected directly to output port 'w_data_s0[32]'. (LINT-29)
Warning: In design 'ysyx_210302_axi_interconnect', input port 'w_data_m1[31]' is connected directly to output port 'w_data_s0[31]'. (LINT-29)
Warning: In design 'ysyx_210302_axi_interconnect', input port 'w_data_m1[30]' is connected directly to output port 'w_data_s0[30]'. (LINT-29)
Warning: In design 'ysyx_210302_axi_interconnect', input port 'w_data_m1[29]' is connected directly to output port 'w_data_s0[29]'. (LINT-29)
Warning: In design 'ysyx_210302_axi_interconnect', input port 'w_data_m1[28]' is connected directly to output port 'w_data_s0[28]'. (LINT-29)
Warning: In design 'ysyx_210302_axi_interconnect', input port 'w_data_m1[27]' is connected directly to output port 'w_data_s0[27]'. (LINT-29)
Warning: In design 'ysyx_210302_axi_interconnect', input port 'w_data_m1[26]' is connected directly to output port 'w_data_s0[26]'. (LINT-29)
Warning: In design 'ysyx_210302_axi_interconnect', input port 'w_data_m1[25]' is connected directly to output port 'w_data_s0[25]'. (LINT-29)
Warning: In design 'ysyx_210302_axi_interconnect', input port 'w_data_m1[24]' is connected directly to output port 'w_data_s0[24]'. (LINT-29)
Warning: In design 'ysyx_210302_axi_interconnect', input port 'w_data_m1[23]' is connected directly to output port 'w_data_s0[23]'. (LINT-29)
Warning: In design 'ysyx_210302_axi_interconnect', input port 'w_data_m1[22]' is connected directly to output port 'w_data_s0[22]'. (LINT-29)
Warning: In design 'ysyx_210302_axi_interconnect', input port 'w_data_m1[21]' is connected directly to output port 'w_data_s0[21]'. (LINT-29)
Warning: In design 'ysyx_210302_axi_interconnect', input port 'w_data_m1[20]' is connected directly to output port 'w_data_s0[20]'. (LINT-29)
Warning: In design 'ysyx_210302_axi_interconnect', input port 'w_data_m1[19]' is connected directly to output port 'w_data_s0[19]'. (LINT-29)
Warning: In design 'ysyx_210302_axi_interconnect', input port 'w_data_m1[18]' is connected directly to output port 'w_data_s0[18]'. (LINT-29)
Warning: In design 'ysyx_210302_axi_interconnect', input port 'w_data_m1[17]' is connected directly to output port 'w_data_s0[17]'. (LINT-29)
Warning: In design 'ysyx_210302_axi_interconnect', input port 'w_data_m1[16]' is connected directly to output port 'w_data_s0[16]'. (LINT-29)
Warning: In design 'ysyx_210302_axi_interconnect', input port 'w_data_m1[15]' is connected directly to output port 'w_data_s0[15]'. (LINT-29)
Warning: In design 'ysyx_210302_axi_interconnect', input port 'w_data_m1[14]' is connected directly to output port 'w_data_s0[14]'. (LINT-29)
Warning: In design 'ysyx_210302_axi_interconnect', input port 'w_data_m1[13]' is connected directly to output port 'w_data_s0[13]'. (LINT-29)
Warning: In design 'ysyx_210302_axi_interconnect', input port 'w_data_m1[12]' is connected directly to output port 'w_data_s0[12]'. (LINT-29)
Warning: In design 'ysyx_210302_axi_interconnect', input port 'w_data_m1[11]' is connected directly to output port 'w_data_s0[11]'. (LINT-29)
Warning: In design 'ysyx_210302_axi_interconnect', input port 'w_data_m1[10]' is connected directly to output port 'w_data_s0[10]'. (LINT-29)
Warning: In design 'ysyx_210302_axi_interconnect', input port 'w_data_m1[9]' is connected directly to output port 'w_data_s0[9]'. (LINT-29)
Warning: In design 'ysyx_210302_axi_interconnect', input port 'w_data_m1[8]' is connected directly to output port 'w_data_s0[8]'. (LINT-29)
Warning: In design 'ysyx_210302_axi_interconnect', input port 'w_data_m1[7]' is connected directly to output port 'w_data_s0[7]'. (LINT-29)
Warning: In design 'ysyx_210302_axi_interconnect', input port 'w_data_m1[6]' is connected directly to output port 'w_data_s0[6]'. (LINT-29)
Warning: In design 'ysyx_210302_axi_interconnect', input port 'w_data_m1[5]' is connected directly to output port 'w_data_s0[5]'. (LINT-29)
Warning: In design 'ysyx_210302_axi_interconnect', input port 'w_data_m1[4]' is connected directly to output port 'w_data_s0[4]'. (LINT-29)
Warning: In design 'ysyx_210302_axi_interconnect', input port 'w_data_m1[3]' is connected directly to output port 'w_data_s0[3]'. (LINT-29)
Warning: In design 'ysyx_210302_axi_interconnect', input port 'w_data_m1[2]' is connected directly to output port 'w_data_s0[2]'. (LINT-29)
Warning: In design 'ysyx_210302_axi_interconnect', input port 'w_data_m1[1]' is connected directly to output port 'w_data_s0[1]'. (LINT-29)
Warning: In design 'ysyx_210302_axi_interconnect', input port 'w_data_m1[0]' is connected directly to output port 'w_data_s0[0]'. (LINT-29)
Warning: In design 'ysyx_210302_axi_interconnect', input port 'w_strb_m1[7]' is connected directly to output port 'w_strb_s0[7]'. (LINT-29)
Warning: In design 'ysyx_210302_axi_interconnect', input port 'w_strb_m1[6]' is connected directly to output port 'w_strb_s0[6]'. (LINT-29)
Warning: In design 'ysyx_210302_axi_interconnect', input port 'w_strb_m1[5]' is connected directly to output port 'w_strb_s0[5]'. (LINT-29)
Warning: In design 'ysyx_210302_axi_interconnect', input port 'w_strb_m1[4]' is connected directly to output port 'w_strb_s0[4]'. (LINT-29)
Warning: In design 'ysyx_210302_axi_interconnect', input port 'w_strb_m1[3]' is connected directly to output port 'w_strb_s0[3]'. (LINT-29)
Warning: In design 'ysyx_210302_axi_interconnect', input port 'w_strb_m1[2]' is connected directly to output port 'w_strb_s0[2]'. (LINT-29)
Warning: In design 'ysyx_210302_axi_interconnect', input port 'w_strb_m1[1]' is connected directly to output port 'w_strb_s0[1]'. (LINT-29)
Warning: In design 'ysyx_210302_axi_interconnect', input port 'w_strb_m1[0]' is connected directly to output port 'w_strb_s0[0]'. (LINT-29)
Warning: In design 'ysyx_210302_axi_interconnect', input port 'w_last_m1' is connected directly to output port 'w_last_s0'. (LINT-29)
Warning: In design 'ysyx_210302_axi_interconnect', input port 'b_ready_m1' is connected directly to output port 'b_ready_s0'. (LINT-29)
Warning: In design 'ysyx_210302_axi_interconnect', input port 'aw_ready_s0' is connected directly to output port 'aw_ready_m1'. (LINT-29)
Warning: In design 'ysyx_210302_axi_interconnect', input port 'w_ready_s0' is connected directly to output port 'w_ready_m1'. (LINT-29)
Warning: In design 'ysyx_210302_axi_interconnect', input port 'b_valid_s0' is connected directly to output port 'b_valid_m1'. (LINT-29)
Warning: In design 'ysyx_210302_axi_interconnect', input port 'b_resp_s0[1]' is connected directly to output port 'b_resp_m1[1]'. (LINT-29)
Warning: In design 'ysyx_210302_axi_interconnect', input port 'b_resp_s0[0]' is connected directly to output port 'b_resp_m1[0]'. (LINT-29)
Warning: In design 'ysyx_210302_id_stage', input port 'ID_inst[31]' is connected directly to output port 'ID_csr_addr[11]'. (LINT-29)
Warning: In design 'ysyx_210302_id_stage', input port 'ID_inst[31]' is connected directly to output port 'ID_ext_ui_imm[31]'. (LINT-29)
Warning: In design 'ysyx_210302_id_stage', input port 'ID_inst[31]' is connected directly to output port 'ID_ext_ui_imm[32]'. (LINT-29)
Warning: In design 'ysyx_210302_id_stage', input port 'ID_inst[31]' is connected directly to output port 'ID_ext_ui_imm[33]'. (LINT-29)
Warning: In design 'ysyx_210302_id_stage', input port 'ID_inst[31]' is connected directly to output port 'ID_ext_ui_imm[34]'. (LINT-29)
Warning: In design 'ysyx_210302_id_stage', input port 'ID_inst[31]' is connected directly to output port 'ID_ext_ui_imm[35]'. (LINT-29)
Warning: In design 'ysyx_210302_id_stage', input port 'ID_inst[31]' is connected directly to output port 'ID_ext_ui_imm[36]'. (LINT-29)
Warning: In design 'ysyx_210302_id_stage', input port 'ID_inst[31]' is connected directly to output port 'ID_ext_ui_imm[37]'. (LINT-29)
Warning: In design 'ysyx_210302_id_stage', input port 'ID_inst[31]' is connected directly to output port 'ID_ext_ui_imm[38]'. (LINT-29)
Warning: In design 'ysyx_210302_id_stage', input port 'ID_inst[31]' is connected directly to output port 'ID_ext_ui_imm[39]'. (LINT-29)
Warning: In design 'ysyx_210302_id_stage', input port 'ID_inst[31]' is connected directly to output port 'ID_ext_ui_imm[40]'. (LINT-29)
Warning: In design 'ysyx_210302_id_stage', input port 'ID_inst[31]' is connected directly to output port 'ID_ext_ui_imm[41]'. (LINT-29)
Warning: In design 'ysyx_210302_id_stage', input port 'ID_inst[31]' is connected directly to output port 'ID_ext_ui_imm[42]'. (LINT-29)
Warning: In design 'ysyx_210302_id_stage', input port 'ID_inst[31]' is connected directly to output port 'ID_ext_ui_imm[43]'. (LINT-29)
Warning: In design 'ysyx_210302_id_stage', input port 'ID_inst[31]' is connected directly to output port 'ID_ext_ui_imm[44]'. (LINT-29)
Warning: In design 'ysyx_210302_id_stage', input port 'ID_inst[31]' is connected directly to output port 'ID_ext_ui_imm[45]'. (LINT-29)
Warning: In design 'ysyx_210302_id_stage', input port 'ID_inst[31]' is connected directly to output port 'ID_ext_ui_imm[46]'. (LINT-29)
Warning: In design 'ysyx_210302_id_stage', input port 'ID_inst[31]' is connected directly to output port 'ID_ext_ui_imm[47]'. (LINT-29)
Warning: In design 'ysyx_210302_id_stage', input port 'ID_inst[31]' is connected directly to output port 'ID_ext_ui_imm[48]'. (LINT-29)
Warning: In design 'ysyx_210302_id_stage', input port 'ID_inst[31]' is connected directly to output port 'ID_ext_ui_imm[49]'. (LINT-29)
Warning: In design 'ysyx_210302_id_stage', input port 'ID_inst[31]' is connected directly to output port 'ID_ext_ui_imm[50]'. (LINT-29)
Warning: In design 'ysyx_210302_id_stage', input port 'ID_inst[31]' is connected directly to output port 'ID_ext_ui_imm[51]'. (LINT-29)
Warning: In design 'ysyx_210302_id_stage', input port 'ID_inst[31]' is connected directly to output port 'ID_ext_ui_imm[52]'. (LINT-29)
Warning: In design 'ysyx_210302_id_stage', input port 'ID_inst[31]' is connected directly to output port 'ID_ext_ui_imm[53]'. (LINT-29)
Warning: In design 'ysyx_210302_id_stage', input port 'ID_inst[31]' is connected directly to output port 'ID_ext_ui_imm[54]'. (LINT-29)
Warning: In design 'ysyx_210302_id_stage', input port 'ID_inst[31]' is connected directly to output port 'ID_ext_ui_imm[55]'. (LINT-29)
Warning: In design 'ysyx_210302_id_stage', input port 'ID_inst[31]' is connected directly to output port 'ID_ext_ui_imm[56]'. (LINT-29)
Warning: In design 'ysyx_210302_id_stage', input port 'ID_inst[31]' is connected directly to output port 'ID_ext_ui_imm[57]'. (LINT-29)
Warning: In design 'ysyx_210302_id_stage', input port 'ID_inst[31]' is connected directly to output port 'ID_ext_ui_imm[58]'. (LINT-29)
Warning: In design 'ysyx_210302_id_stage', input port 'ID_inst[31]' is connected directly to output port 'ID_ext_ui_imm[59]'. (LINT-29)
Warning: In design 'ysyx_210302_id_stage', input port 'ID_inst[31]' is connected directly to output port 'ID_ext_ui_imm[60]'. (LINT-29)
Warning: In design 'ysyx_210302_id_stage', input port 'ID_inst[31]' is connected directly to output port 'ID_ext_ui_imm[61]'. (LINT-29)
Warning: In design 'ysyx_210302_id_stage', input port 'ID_inst[31]' is connected directly to output port 'ID_ext_ui_imm[62]'. (LINT-29)
Warning: In design 'ysyx_210302_id_stage', input port 'ID_inst[31]' is connected directly to output port 'ID_ext_ui_imm[63]'. (LINT-29)
Warning: In design 'ysyx_210302_id_stage', input port 'ID_inst[31]' is connected directly to output port 'ID_funct7[6]'. (LINT-29)
Warning: In design 'ysyx_210302_id_stage', input port 'ID_inst[30]' is connected directly to output port 'ID_csr_addr[10]'. (LINT-29)
Warning: In design 'ysyx_210302_id_stage', input port 'ID_inst[30]' is connected directly to output port 'ID_ext_ui_imm[30]'. (LINT-29)
Warning: In design 'ysyx_210302_id_stage', input port 'ID_inst[30]' is connected directly to output port 'ID_funct7[5]'. (LINT-29)
Warning: In design 'ysyx_210302_id_stage', input port 'ID_inst[29]' is connected directly to output port 'ID_csr_addr[9]'. (LINT-29)
Warning: In design 'ysyx_210302_id_stage', input port 'ID_inst[29]' is connected directly to output port 'ID_ext_ui_imm[29]'. (LINT-29)
Warning: In design 'ysyx_210302_id_stage', input port 'ID_inst[29]' is connected directly to output port 'ID_funct7[4]'. (LINT-29)
Warning: In design 'ysyx_210302_id_stage', input port 'ID_inst[28]' is connected directly to output port 'ID_csr_addr[8]'. (LINT-29)
Warning: In design 'ysyx_210302_id_stage', input port 'ID_inst[28]' is connected directly to output port 'ID_ext_ui_imm[28]'. (LINT-29)
Warning: In design 'ysyx_210302_id_stage', input port 'ID_inst[28]' is connected directly to output port 'ID_funct7[3]'. (LINT-29)
Warning: In design 'ysyx_210302_id_stage', input port 'ID_inst[27]' is connected directly to output port 'ID_csr_addr[7]'. (LINT-29)
Warning: In design 'ysyx_210302_id_stage', input port 'ID_inst[27]' is connected directly to output port 'ID_ext_ui_imm[27]'. (LINT-29)
Warning: In design 'ysyx_210302_id_stage', input port 'ID_inst[27]' is connected directly to output port 'ID_funct7[2]'. (LINT-29)
Warning: In design 'ysyx_210302_id_stage', input port 'ID_inst[26]' is connected directly to output port 'ID_csr_addr[6]'. (LINT-29)
Warning: In design 'ysyx_210302_id_stage', input port 'ID_inst[26]' is connected directly to output port 'ID_ext_ui_imm[26]'. (LINT-29)
Warning: In design 'ysyx_210302_id_stage', input port 'ID_inst[26]' is connected directly to output port 'ID_funct7[1]'. (LINT-29)
Warning: In design 'ysyx_210302_id_stage', input port 'ID_inst[25]' is connected directly to output port 'ID_csr_addr[5]'. (LINT-29)
Warning: In design 'ysyx_210302_id_stage', input port 'ID_inst[25]' is connected directly to output port 'ID_ext_ui_imm[25]'. (LINT-29)
Warning: In design 'ysyx_210302_id_stage', input port 'ID_inst[25]' is connected directly to output port 'ID_funct7[0]'. (LINT-29)
Warning: In design 'ysyx_210302_id_stage', input port 'ID_inst[24]' is connected directly to output port 'ID_csr_addr[4]'. (LINT-29)
Warning: In design 'ysyx_210302_id_stage', input port 'ID_inst[24]' is connected directly to output port 'ID_ext_ui_imm[24]'. (LINT-29)
Warning: In design 'ysyx_210302_id_stage', input port 'ID_inst[23]' is connected directly to output port 'ID_csr_addr[3]'. (LINT-29)
Warning: In design 'ysyx_210302_id_stage', input port 'ID_inst[23]' is connected directly to output port 'ID_ext_ui_imm[23]'. (LINT-29)
Warning: In design 'ysyx_210302_id_stage', input port 'ID_inst[22]' is connected directly to output port 'ID_csr_addr[2]'. (LINT-29)
Warning: In design 'ysyx_210302_id_stage', input port 'ID_inst[22]' is connected directly to output port 'ID_ext_ui_imm[22]'. (LINT-29)
Warning: In design 'ysyx_210302_id_stage', input port 'ID_inst[21]' is connected directly to output port 'ID_csr_addr[1]'. (LINT-29)
Warning: In design 'ysyx_210302_id_stage', input port 'ID_inst[21]' is connected directly to output port 'ID_ext_ui_imm[21]'. (LINT-29)
Warning: In design 'ysyx_210302_id_stage', input port 'ID_inst[20]' is connected directly to output port 'ID_csr_addr[0]'. (LINT-29)
Warning: In design 'ysyx_210302_id_stage', input port 'ID_inst[20]' is connected directly to output port 'ID_ext_ui_imm[20]'. (LINT-29)
Warning: In design 'ysyx_210302_id_stage', input port 'ID_inst[19]' is connected directly to output port 'ID_ext_ui_imm[19]'. (LINT-29)
Warning: In design 'ysyx_210302_id_stage', input port 'ID_inst[18]' is connected directly to output port 'ID_ext_ui_imm[18]'. (LINT-29)
Warning: In design 'ysyx_210302_id_stage', input port 'ID_inst[17]' is connected directly to output port 'ID_ext_ui_imm[17]'. (LINT-29)
Warning: In design 'ysyx_210302_id_stage', input port 'ID_inst[16]' is connected directly to output port 'ID_ext_ui_imm[16]'. (LINT-29)
Warning: In design 'ysyx_210302_id_stage', input port 'ID_inst[15]' is connected directly to output port 'ID_ext_ui_imm[15]'. (LINT-29)
Warning: In design 'ysyx_210302_id_stage', input port 'ID_inst[14]' is connected directly to output port 'ID_ext_ui_imm[14]'. (LINT-29)
Warning: In design 'ysyx_210302_id_stage', input port 'ID_inst[14]' is connected directly to output port 'ID_funct3[2]'. (LINT-29)
Warning: In design 'ysyx_210302_id_stage', input port 'ID_inst[13]' is connected directly to output port 'ID_ext_ui_imm[13]'. (LINT-29)
Warning: In design 'ysyx_210302_id_stage', input port 'ID_inst[13]' is connected directly to output port 'ID_funct3[1]'. (LINT-29)
Warning: In design 'ysyx_210302_id_stage', input port 'ID_inst[12]' is connected directly to output port 'ID_ext_ui_imm[12]'. (LINT-29)
Warning: In design 'ysyx_210302_id_stage', input port 'ID_inst[12]' is connected directly to output port 'ID_funct3[0]'. (LINT-29)
Warning: In design 'ysyx_210302_id_stage', input port 'ID_inst[6]' is connected directly to output port 'ID_opcode[6]'. (LINT-29)
Warning: In design 'ysyx_210302_id_stage', input port 'ID_inst[5]' is connected directly to output port 'ID_opcode[5]'. (LINT-29)
Warning: In design 'ysyx_210302_id_stage', input port 'ID_inst[4]' is connected directly to output port 'ID_opcode[4]'. (LINT-29)
Warning: In design 'ysyx_210302_id_stage', input port 'ID_inst[3]' is connected directly to output port 'ID_opcode[3]'. (LINT-29)
Warning: In design 'ysyx_210302_id_stage', input port 'ID_inst[2]' is connected directly to output port 'ID_opcode[2]'. (LINT-29)
Warning: In design 'ysyx_210302_id_stage', input port 'ID_inst[1]' is connected directly to output port 'ID_opcode[1]'. (LINT-29)
Warning: In design 'ysyx_210302_id_stage', input port 'ID_inst[0]' is connected directly to output port 'ID_opcode[0]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_connector', input port 'mem_ready' is connected directly to output port 'MEM_ready'. (LINT-29)
Warning: In design 'ysyx_210302_mem_connector', input port 'MEM_store_data[63]' is connected directly to output port 'mem_data_write[63]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_connector', input port 'MEM_store_data[62]' is connected directly to output port 'mem_data_write[62]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_connector', input port 'MEM_store_data[61]' is connected directly to output port 'mem_data_write[61]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_connector', input port 'MEM_store_data[60]' is connected directly to output port 'mem_data_write[60]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_connector', input port 'MEM_store_data[59]' is connected directly to output port 'mem_data_write[59]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_connector', input port 'MEM_store_data[58]' is connected directly to output port 'mem_data_write[58]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_connector', input port 'MEM_store_data[57]' is connected directly to output port 'mem_data_write[57]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_connector', input port 'MEM_store_data[56]' is connected directly to output port 'mem_data_write[56]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_connector', input port 'MEM_store_data[55]' is connected directly to output port 'mem_data_write[55]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_connector', input port 'MEM_store_data[54]' is connected directly to output port 'mem_data_write[54]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_connector', input port 'MEM_store_data[53]' is connected directly to output port 'mem_data_write[53]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_connector', input port 'MEM_store_data[52]' is connected directly to output port 'mem_data_write[52]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_connector', input port 'MEM_store_data[51]' is connected directly to output port 'mem_data_write[51]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_connector', input port 'MEM_store_data[50]' is connected directly to output port 'mem_data_write[50]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_connector', input port 'MEM_store_data[49]' is connected directly to output port 'mem_data_write[49]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_connector', input port 'MEM_store_data[48]' is connected directly to output port 'mem_data_write[48]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_connector', input port 'MEM_store_data[47]' is connected directly to output port 'mem_data_write[47]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_connector', input port 'MEM_store_data[46]' is connected directly to output port 'mem_data_write[46]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_connector', input port 'MEM_store_data[45]' is connected directly to output port 'mem_data_write[45]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_connector', input port 'MEM_store_data[44]' is connected directly to output port 'mem_data_write[44]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_connector', input port 'MEM_store_data[43]' is connected directly to output port 'mem_data_write[43]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_connector', input port 'MEM_store_data[42]' is connected directly to output port 'mem_data_write[42]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_connector', input port 'MEM_store_data[41]' is connected directly to output port 'mem_data_write[41]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_connector', input port 'MEM_store_data[40]' is connected directly to output port 'mem_data_write[40]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_connector', input port 'MEM_store_data[39]' is connected directly to output port 'mem_data_write[39]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_connector', input port 'MEM_store_data[38]' is connected directly to output port 'mem_data_write[38]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_connector', input port 'MEM_store_data[37]' is connected directly to output port 'mem_data_write[37]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_connector', input port 'MEM_store_data[36]' is connected directly to output port 'mem_data_write[36]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_connector', input port 'MEM_store_data[35]' is connected directly to output port 'mem_data_write[35]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_connector', input port 'MEM_store_data[34]' is connected directly to output port 'mem_data_write[34]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_connector', input port 'MEM_store_data[33]' is connected directly to output port 'mem_data_write[33]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_connector', input port 'MEM_store_data[32]' is connected directly to output port 'mem_data_write[32]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_connector', input port 'MEM_store_data[31]' is connected directly to output port 'mem_data_write[31]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_connector', input port 'MEM_store_data[30]' is connected directly to output port 'mem_data_write[30]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_connector', input port 'MEM_store_data[29]' is connected directly to output port 'mem_data_write[29]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_connector', input port 'MEM_store_data[28]' is connected directly to output port 'mem_data_write[28]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_connector', input port 'MEM_store_data[27]' is connected directly to output port 'mem_data_write[27]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_connector', input port 'MEM_store_data[26]' is connected directly to output port 'mem_data_write[26]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_connector', input port 'MEM_store_data[25]' is connected directly to output port 'mem_data_write[25]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_connector', input port 'MEM_store_data[24]' is connected directly to output port 'mem_data_write[24]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_connector', input port 'MEM_store_data[23]' is connected directly to output port 'mem_data_write[23]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_connector', input port 'MEM_store_data[22]' is connected directly to output port 'mem_data_write[22]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_connector', input port 'MEM_store_data[21]' is connected directly to output port 'mem_data_write[21]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_connector', input port 'MEM_store_data[20]' is connected directly to output port 'mem_data_write[20]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_connector', input port 'MEM_store_data[19]' is connected directly to output port 'mem_data_write[19]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_connector', input port 'MEM_store_data[18]' is connected directly to output port 'mem_data_write[18]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_connector', input port 'MEM_store_data[17]' is connected directly to output port 'mem_data_write[17]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_connector', input port 'MEM_store_data[16]' is connected directly to output port 'mem_data_write[16]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_connector', input port 'MEM_store_data[15]' is connected directly to output port 'mem_data_write[15]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_connector', input port 'MEM_store_data[14]' is connected directly to output port 'mem_data_write[14]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_connector', input port 'MEM_store_data[13]' is connected directly to output port 'mem_data_write[13]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_connector', input port 'MEM_store_data[12]' is connected directly to output port 'mem_data_write[12]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_connector', input port 'MEM_store_data[11]' is connected directly to output port 'mem_data_write[11]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_connector', input port 'MEM_store_data[10]' is connected directly to output port 'mem_data_write[10]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_connector', input port 'MEM_store_data[9]' is connected directly to output port 'mem_data_write[9]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_connector', input port 'MEM_store_data[8]' is connected directly to output port 'mem_data_write[8]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_connector', input port 'MEM_store_data[7]' is connected directly to output port 'mem_data_write[7]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_connector', input port 'MEM_store_data[6]' is connected directly to output port 'mem_data_write[6]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_connector', input port 'MEM_store_data[5]' is connected directly to output port 'mem_data_write[5]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_connector', input port 'MEM_store_data[4]' is connected directly to output port 'mem_data_write[4]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_connector', input port 'MEM_store_data[3]' is connected directly to output port 'mem_data_write[3]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_connector', input port 'MEM_store_data[2]' is connected directly to output port 'mem_data_write[2]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_connector', input port 'MEM_store_data[1]' is connected directly to output port 'mem_data_write[1]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_connector', input port 'MEM_store_data[0]' is connected directly to output port 'mem_data_write[0]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_connector', input port 'MEM_mem_addr[31]' is connected directly to output port 'mem_addr[31]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_connector', input port 'MEM_mem_addr[30]' is connected directly to output port 'mem_addr[30]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_connector', input port 'MEM_mem_addr[29]' is connected directly to output port 'mem_addr[29]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_connector', input port 'MEM_mem_addr[28]' is connected directly to output port 'mem_addr[28]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_connector', input port 'MEM_mem_addr[27]' is connected directly to output port 'mem_addr[27]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_connector', input port 'MEM_mem_addr[26]' is connected directly to output port 'mem_addr[26]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_connector', input port 'MEM_mem_addr[25]' is connected directly to output port 'mem_addr[25]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_connector', input port 'MEM_mem_addr[24]' is connected directly to output port 'mem_addr[24]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_connector', input port 'MEM_mem_addr[23]' is connected directly to output port 'mem_addr[23]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_connector', input port 'MEM_mem_addr[22]' is connected directly to output port 'mem_addr[22]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_connector', input port 'MEM_mem_addr[21]' is connected directly to output port 'mem_addr[21]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_connector', input port 'MEM_mem_addr[20]' is connected directly to output port 'mem_addr[20]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_connector', input port 'MEM_mem_addr[19]' is connected directly to output port 'mem_addr[19]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_connector', input port 'MEM_mem_addr[18]' is connected directly to output port 'mem_addr[18]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_connector', input port 'MEM_mem_addr[17]' is connected directly to output port 'mem_addr[17]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_connector', input port 'MEM_mem_addr[16]' is connected directly to output port 'mem_addr[16]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_connector', input port 'MEM_mem_addr[15]' is connected directly to output port 'mem_addr[15]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_connector', input port 'MEM_mem_addr[14]' is connected directly to output port 'mem_addr[14]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_connector', input port 'MEM_mem_addr[13]' is connected directly to output port 'mem_addr[13]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_connector', input port 'MEM_mem_addr[12]' is connected directly to output port 'mem_addr[12]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_connector', input port 'MEM_mem_addr[11]' is connected directly to output port 'mem_addr[11]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_connector', input port 'MEM_mem_addr[10]' is connected directly to output port 'mem_addr[10]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_connector', input port 'MEM_mem_addr[9]' is connected directly to output port 'mem_addr[9]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_connector', input port 'MEM_mem_addr[8]' is connected directly to output port 'mem_addr[8]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_connector', input port 'MEM_mem_addr[7]' is connected directly to output port 'mem_addr[7]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_connector', input port 'MEM_mem_addr[6]' is connected directly to output port 'mem_addr[6]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_connector', input port 'MEM_mem_addr[5]' is connected directly to output port 'mem_addr[5]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_connector', input port 'MEM_mem_addr[4]' is connected directly to output port 'mem_addr[4]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_connector', input port 'MEM_mem_addr[3]' is connected directly to output port 'mem_addr[3]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_connector', input port 'MEM_mem_addr[2]' is connected directly to output port 'mem_addr[2]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_connector', input port 'MEM_mem_addr[1]' is connected directly to output port 'mem_addr[1]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_connector', input port 'MEM_mem_addr[0]' is connected directly to output port 'mem_addr[0]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_connector', input port 'MEM_mem_size[1]' is connected directly to output port 'mem_size[1]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_connector', input port 'MEM_mem_size[0]' is connected directly to output port 'mem_size[0]'. (LINT-29)
Warning: In design 'ysyx_210302_mem_connector', input port 'MEM_clint_write_en' is connected directly to output port 'clint_write_en'. (LINT-29)
Warning: In design 'ysyx_210302_mem_connector', input port 'MEM_clint_read_en' is connected directly to output port 'clint_read_en'. (LINT-29)
Warning: In design 'ysyx_210302_mem_connector', input port 'MEM_clint_mtime_en' is connected directly to output port 'clint_mtime_en'. (LINT-29)
Warning: In design 'ysyx_210302_mem_connector', input port 'MEM_clint_mtimecmp_en' is connected directly to output port 'clint_mtimecmp_en'. (LINT-29)
Warning: In design 'ysyx_210302', output port 'io_slave_awready' is connected directly to output port 'io_slave_rid[0]'. (LINT-31)
Warning: In design 'ysyx_210302', output port 'io_slave_awready' is connected directly to output port 'io_slave_rid[1]'. (LINT-31)
Warning: In design 'ysyx_210302', output port 'io_slave_awready' is connected directly to output port 'io_slave_rid[2]'. (LINT-31)
Warning: In design 'ysyx_210302', output port 'io_slave_awready' is connected directly to output port 'io_slave_rid[3]'. (LINT-31)
Warning: In design 'ysyx_210302', output port 'io_slave_awready' is connected directly to output port 'io_slave_rlast'. (LINT-31)
Warning: In design 'ysyx_210302', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[0]'. (LINT-31)
Warning: In design 'ysyx_210302', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[1]'. (LINT-31)
Warning: In design 'ysyx_210302', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[2]'. (LINT-31)
Warning: In design 'ysyx_210302', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[3]'. (LINT-31)
Warning: In design 'ysyx_210302', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[4]'. (LINT-31)
Warning: In design 'ysyx_210302', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[5]'. (LINT-31)
Warning: In design 'ysyx_210302', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[6]'. (LINT-31)
Warning: In design 'ysyx_210302', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[7]'. (LINT-31)
Warning: In design 'ysyx_210302', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[8]'. (LINT-31)
Warning: In design 'ysyx_210302', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[9]'. (LINT-31)
Warning: In design 'ysyx_210302', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[10]'. (LINT-31)
Warning: In design 'ysyx_210302', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[11]'. (LINT-31)
Warning: In design 'ysyx_210302', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[12]'. (LINT-31)
Warning: In design 'ysyx_210302', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[13]'. (LINT-31)
Warning: In design 'ysyx_210302', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[14]'. (LINT-31)
Warning: In design 'ysyx_210302', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[15]'. (LINT-31)
Warning: In design 'ysyx_210302', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[16]'. (LINT-31)
Warning: In design 'ysyx_210302', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[17]'. (LINT-31)
Warning: In design 'ysyx_210302', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[18]'. (LINT-31)
Warning: In design 'ysyx_210302', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[19]'. (LINT-31)
Warning: In design 'ysyx_210302', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[20]'. (LINT-31)
Warning: In design 'ysyx_210302', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[21]'. (LINT-31)
Warning: In design 'ysyx_210302', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[22]'. (LINT-31)
Warning: In design 'ysyx_210302', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[23]'. (LINT-31)
Warning: In design 'ysyx_210302', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[24]'. (LINT-31)
Warning: In design 'ysyx_210302', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[25]'. (LINT-31)
Warning: In design 'ysyx_210302', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[26]'. (LINT-31)
Warning: In design 'ysyx_210302', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[27]'. (LINT-31)
Warning: In design 'ysyx_210302', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[28]'. (LINT-31)
Warning: In design 'ysyx_210302', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[29]'. (LINT-31)
Warning: In design 'ysyx_210302', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[30]'. (LINT-31)
Warning: In design 'ysyx_210302', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[31]'. (LINT-31)
Warning: In design 'ysyx_210302', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[32]'. (LINT-31)
Warning: In design 'ysyx_210302', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[33]'. (LINT-31)
Warning: In design 'ysyx_210302', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[34]'. (LINT-31)
Warning: In design 'ysyx_210302', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[35]'. (LINT-31)
Warning: In design 'ysyx_210302', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[36]'. (LINT-31)
Warning: In design 'ysyx_210302', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[37]'. (LINT-31)
Warning: In design 'ysyx_210302', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[38]'. (LINT-31)
Warning: In design 'ysyx_210302', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[39]'. (LINT-31)
Warning: In design 'ysyx_210302', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[40]'. (LINT-31)
Warning: In design 'ysyx_210302', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[41]'. (LINT-31)
Warning: In design 'ysyx_210302', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[42]'. (LINT-31)
Warning: In design 'ysyx_210302', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[43]'. (LINT-31)
Warning: In design 'ysyx_210302', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[44]'. (LINT-31)
Warning: In design 'ysyx_210302', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[45]'. (LINT-31)
Warning: In design 'ysyx_210302', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[46]'. (LINT-31)
Warning: In design 'ysyx_210302', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[47]'. (LINT-31)
Warning: In design 'ysyx_210302', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[48]'. (LINT-31)
Warning: In design 'ysyx_210302', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[49]'. (LINT-31)
Warning: In design 'ysyx_210302', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[50]'. (LINT-31)
Warning: In design 'ysyx_210302', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[51]'. (LINT-31)
Warning: In design 'ysyx_210302', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[52]'. (LINT-31)
Warning: In design 'ysyx_210302', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[53]'. (LINT-31)
Warning: In design 'ysyx_210302', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[54]'. (LINT-31)
Warning: In design 'ysyx_210302', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[55]'. (LINT-31)
Warning: In design 'ysyx_210302', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[56]'. (LINT-31)
Warning: In design 'ysyx_210302', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[57]'. (LINT-31)
Warning: In design 'ysyx_210302', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[58]'. (LINT-31)
Warning: In design 'ysyx_210302', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[59]'. (LINT-31)
Warning: In design 'ysyx_210302', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[60]'. (LINT-31)
Warning: In design 'ysyx_210302', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[61]'. (LINT-31)
Warning: In design 'ysyx_210302', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[62]'. (LINT-31)
Warning: In design 'ysyx_210302', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[63]'. (LINT-31)
Warning: In design 'ysyx_210302', output port 'io_slave_awready' is connected directly to output port 'io_slave_rresp[0]'. (LINT-31)
Warning: In design 'ysyx_210302', output port 'io_slave_awready' is connected directly to output port 'io_slave_rresp[1]'. (LINT-31)
Warning: In design 'ysyx_210302', output port 'io_slave_awready' is connected directly to output port 'io_slave_rvalid'. (LINT-31)
Warning: In design 'ysyx_210302', output port 'io_slave_awready' is connected directly to output port 'io_slave_arready'. (LINT-31)
Warning: In design 'ysyx_210302', output port 'io_slave_awready' is connected directly to output port 'io_slave_bid[0]'. (LINT-31)
Warning: In design 'ysyx_210302', output port 'io_slave_awready' is connected directly to output port 'io_slave_bid[1]'. (LINT-31)
Warning: In design 'ysyx_210302', output port 'io_slave_awready' is connected directly to output port 'io_slave_bid[2]'. (LINT-31)
Warning: In design 'ysyx_210302', output port 'io_slave_awready' is connected directly to output port 'io_slave_bid[3]'. (LINT-31)
Warning: In design 'ysyx_210302', output port 'io_slave_awready' is connected directly to output port 'io_slave_bresp[0]'. (LINT-31)
Warning: In design 'ysyx_210302', output port 'io_slave_awready' is connected directly to output port 'io_slave_bresp[1]'. (LINT-31)
Warning: In design 'ysyx_210302', output port 'io_slave_awready' is connected directly to output port 'io_slave_bvalid'. (LINT-31)
Warning: In design 'ysyx_210302', output port 'io_slave_awready' is connected directly to output port 'io_slave_wready'. (LINT-31)
Warning: In design 'ysyx_210302_if_axi_rw', output port 'axi_ar_addr_o[1]' is connected directly to output port 'axi_ar_burst_o[1]'. (LINT-31)
Warning: In design 'ysyx_210302_if_axi_rw', output port 'axi_ar_addr_o[1]' is connected directly to output port 'axi_ar_size_o[2]'. (LINT-31)
Warning: In design 'ysyx_210302_if_axi_rw', output port 'axi_ar_addr_o[1]' is connected directly to output port 'axi_ar_len_o[1]'. (LINT-31)
Warning: In design 'ysyx_210302_if_axi_rw', output port 'axi_ar_addr_o[1]' is connected directly to output port 'axi_ar_len_o[2]'. (LINT-31)
Warning: In design 'ysyx_210302_if_axi_rw', output port 'axi_ar_addr_o[1]' is connected directly to output port 'axi_ar_len_o[3]'. (LINT-31)
Warning: In design 'ysyx_210302_if_axi_rw', output port 'axi_ar_addr_o[1]' is connected directly to output port 'axi_ar_len_o[4]'. (LINT-31)
Warning: In design 'ysyx_210302_if_axi_rw', output port 'axi_ar_addr_o[1]' is connected directly to output port 'axi_ar_len_o[5]'. (LINT-31)
Warning: In design 'ysyx_210302_if_axi_rw', output port 'axi_ar_addr_o[1]' is connected directly to output port 'axi_ar_len_o[6]'. (LINT-31)
Warning: In design 'ysyx_210302_if_axi_rw', output port 'axi_ar_addr_o[1]' is connected directly to output port 'axi_ar_len_o[7]'. (LINT-31)
Warning: In design 'ysyx_210302_if_axi_rw', output port 'axi_ar_addr_o[1]' is connected directly to output port 'axi_ar_id_o[0]'. (LINT-31)
Warning: In design 'ysyx_210302_if_axi_rw', output port 'axi_ar_addr_o[1]' is connected directly to output port 'axi_ar_id_o[1]'. (LINT-31)
Warning: In design 'ysyx_210302_if_axi_rw', output port 'axi_ar_addr_o[1]' is connected directly to output port 'axi_ar_id_o[2]'. (LINT-31)
Warning: In design 'ysyx_210302_if_axi_rw', output port 'axi_ar_addr_o[1]' is connected directly to output port 'axi_ar_id_o[3]'. (LINT-31)
Warning: In design 'ysyx_210302_if_axi_rw', output port 'axi_ar_addr_o[1]' is connected directly to output port 'axi_ar_addr_o[0]'. (LINT-31)
Warning: In design 'ysyx_210302_if_axi_rw', output port 'axi_ar_size_o[1]' is connected directly to output port 'axi_ar_burst_o[0]'. (LINT-31)
Warning: In design 'ysyx_210302_mem_axi_rw', output port 'axi_aw_addr_o[31]' is connected directly to output port 'axi_ar_addr_o[31]'. (LINT-31)
Warning: In design 'ysyx_210302_mem_axi_rw', output port 'axi_aw_addr_o[30]' is connected directly to output port 'axi_ar_addr_o[30]'. (LINT-31)
Warning: In design 'ysyx_210302_mem_axi_rw', output port 'axi_aw_addr_o[29]' is connected directly to output port 'axi_ar_addr_o[29]'. (LINT-31)
Warning: In design 'ysyx_210302_mem_axi_rw', output port 'axi_aw_addr_o[28]' is connected directly to output port 'axi_ar_addr_o[28]'. (LINT-31)
Warning: In design 'ysyx_210302_mem_axi_rw', output port 'axi_aw_addr_o[27]' is connected directly to output port 'axi_ar_addr_o[27]'. (LINT-31)
Warning: In design 'ysyx_210302_mem_axi_rw', output port 'axi_aw_addr_o[26]' is connected directly to output port 'axi_ar_addr_o[26]'. (LINT-31)
Warning: In design 'ysyx_210302_mem_axi_rw', output port 'axi_aw_addr_o[25]' is connected directly to output port 'axi_ar_addr_o[25]'. (LINT-31)
Warning: In design 'ysyx_210302_mem_axi_rw', output port 'axi_aw_addr_o[24]' is connected directly to output port 'axi_ar_addr_o[24]'. (LINT-31)
Warning: In design 'ysyx_210302_mem_axi_rw', output port 'axi_aw_addr_o[23]' is connected directly to output port 'axi_ar_addr_o[23]'. (LINT-31)
Warning: In design 'ysyx_210302_mem_axi_rw', output port 'axi_aw_addr_o[22]' is connected directly to output port 'axi_ar_addr_o[22]'. (LINT-31)
Warning: In design 'ysyx_210302_mem_axi_rw', output port 'axi_aw_addr_o[21]' is connected directly to output port 'axi_ar_addr_o[21]'. (LINT-31)
Warning: In design 'ysyx_210302_mem_axi_rw', output port 'axi_aw_addr_o[20]' is connected directly to output port 'axi_ar_addr_o[20]'. (LINT-31)
Warning: In design 'ysyx_210302_mem_axi_rw', output port 'axi_aw_addr_o[19]' is connected directly to output port 'axi_ar_addr_o[19]'. (LINT-31)
Warning: In design 'ysyx_210302_mem_axi_rw', output port 'axi_aw_addr_o[18]' is connected directly to output port 'axi_ar_addr_o[18]'. (LINT-31)
Warning: In design 'ysyx_210302_mem_axi_rw', output port 'axi_aw_addr_o[17]' is connected directly to output port 'axi_ar_addr_o[17]'. (LINT-31)
Warning: In design 'ysyx_210302_mem_axi_rw', output port 'axi_aw_addr_o[16]' is connected directly to output port 'axi_ar_addr_o[16]'. (LINT-31)
Warning: In design 'ysyx_210302_mem_axi_rw', output port 'axi_aw_addr_o[15]' is connected directly to output port 'axi_ar_addr_o[15]'. (LINT-31)
Warning: In design 'ysyx_210302_mem_axi_rw', output port 'axi_aw_addr_o[14]' is connected directly to output port 'axi_ar_addr_o[14]'. (LINT-31)
Warning: In design 'ysyx_210302_mem_axi_rw', output port 'axi_aw_addr_o[13]' is connected directly to output port 'axi_ar_addr_o[13]'. (LINT-31)
Warning: In design 'ysyx_210302_mem_axi_rw', output port 'axi_aw_addr_o[12]' is connected directly to output port 'axi_ar_addr_o[12]'. (LINT-31)
Warning: In design 'ysyx_210302_mem_axi_rw', output port 'axi_aw_addr_o[11]' is connected directly to output port 'axi_ar_addr_o[11]'. (LINT-31)
Warning: In design 'ysyx_210302_mem_axi_rw', output port 'axi_aw_addr_o[10]' is connected directly to output port 'axi_ar_addr_o[10]'. (LINT-31)
Warning: In design 'ysyx_210302_mem_axi_rw', output port 'axi_aw_addr_o[9]' is connected directly to output port 'axi_ar_addr_o[9]'. (LINT-31)
Warning: In design 'ysyx_210302_mem_axi_rw', output port 'axi_aw_addr_o[8]' is connected directly to output port 'axi_ar_addr_o[8]'. (LINT-31)
Warning: In design 'ysyx_210302_mem_axi_rw', output port 'axi_aw_addr_o[7]' is connected directly to output port 'axi_ar_addr_o[7]'. (LINT-31)
Warning: In design 'ysyx_210302_mem_axi_rw', output port 'axi_aw_addr_o[6]' is connected directly to output port 'axi_ar_addr_o[6]'. (LINT-31)
Warning: In design 'ysyx_210302_mem_axi_rw', output port 'axi_aw_addr_o[5]' is connected directly to output port 'axi_ar_addr_o[5]'. (LINT-31)
Warning: In design 'ysyx_210302_mem_axi_rw', output port 'axi_aw_addr_o[4]' is connected directly to output port 'axi_ar_addr_o[4]'. (LINT-31)
Warning: In design 'ysyx_210302_mem_axi_rw', output port 'axi_aw_addr_o[3]' is connected directly to output port 'axi_ar_addr_o[3]'. (LINT-31)
Warning: In design 'ysyx_210302_mem_axi_rw', output port 'axi_aw_addr_o[2]' is connected directly to output port 'axi_ar_addr_o[2]'. (LINT-31)
Warning: In design 'ysyx_210302_mem_axi_rw', output port 'axi_aw_addr_o[1]' is connected directly to output port 'axi_ar_addr_o[1]'. (LINT-31)
Warning: In design 'ysyx_210302_mem_axi_rw', output port 'axi_aw_addr_o[0]' is connected directly to output port 'axi_ar_addr_o[0]'. (LINT-31)
Warning: In design 'ysyx_210302_mem_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_aw_id_o[0]'. (LINT-31)
Warning: In design 'ysyx_210302_mem_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_aw_id_o[1]'. (LINT-31)
Warning: In design 'ysyx_210302_mem_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_aw_id_o[2]'. (LINT-31)
Warning: In design 'ysyx_210302_mem_axi_rw', output port 'axi_aw_len_o[7]' is connected directly to output port 'axi_ar_burst_o[1]'. (LINT-31)
Warning: In design 'ysyx_210302_mem_axi_rw', output port 'axi_aw_len_o[7]' is connected directly to output port 'axi_ar_size_o[2]'. (LINT-31)
Warning: In design 'ysyx_210302_mem_axi_rw', output port 'axi_aw_len_o[7]' is connected directly to output port 'axi_ar_len_o[1]'. (LINT-31)
Warning: In design 'ysyx_210302_mem_axi_rw', output port 'axi_aw_len_o[7]' is connected directly to output port 'axi_ar_len_o[2]'. (LINT-31)
Warning: In design 'ysyx_210302_mem_axi_rw', output port 'axi_aw_len_o[7]' is connected directly to output port 'axi_ar_len_o[3]'. (LINT-31)
Warning: In design 'ysyx_210302_mem_axi_rw', output port 'axi_aw_len_o[7]' is connected directly to output port 'axi_ar_len_o[4]'. (LINT-31)
Warning: In design 'ysyx_210302_mem_axi_rw', output port 'axi_aw_len_o[7]' is connected directly to output port 'axi_ar_len_o[5]'. (LINT-31)
Warning: In design 'ysyx_210302_mem_axi_rw', output port 'axi_aw_len_o[7]' is connected directly to output port 'axi_ar_len_o[6]'. (LINT-31)
Warning: In design 'ysyx_210302_mem_axi_rw', output port 'axi_aw_len_o[7]' is connected directly to output port 'axi_ar_len_o[7]'. (LINT-31)
Warning: In design 'ysyx_210302_mem_axi_rw', output port 'axi_aw_len_o[7]' is connected directly to output port 'axi_aw_burst_o[1]'. (LINT-31)
Warning: In design 'ysyx_210302_mem_axi_rw', output port 'axi_aw_len_o[7]' is connected directly to output port 'axi_aw_size_o[2]'. (LINT-31)
Warning: In design 'ysyx_210302_mem_axi_rw', output port 'axi_aw_len_o[7]' is connected directly to output port 'axi_aw_len_o[1]'. (LINT-31)
Warning: In design 'ysyx_210302_mem_axi_rw', output port 'axi_aw_len_o[7]' is connected directly to output port 'axi_aw_len_o[2]'. (LINT-31)
Warning: In design 'ysyx_210302_mem_axi_rw', output port 'axi_aw_len_o[7]' is connected directly to output port 'axi_aw_len_o[3]'. (LINT-31)
Warning: In design 'ysyx_210302_mem_axi_rw', output port 'axi_aw_len_o[7]' is connected directly to output port 'axi_aw_len_o[4]'. (LINT-31)
Warning: In design 'ysyx_210302_mem_axi_rw', output port 'axi_aw_len_o[7]' is connected directly to output port 'axi_aw_len_o[5]'. (LINT-31)
Warning: In design 'ysyx_210302_mem_axi_rw', output port 'axi_aw_len_o[7]' is connected directly to output port 'axi_aw_len_o[6]'. (LINT-31)
Warning: In design 'ysyx_210302_mem_axi_rw', output port 'axi_aw_len_o[0]' is connected directly to output port 'axi_ar_len_o[0]'. (LINT-31)
Warning: In design 'ysyx_210302_mem_axi_rw', output port 'axi_aw_size_o[1]' is connected directly to output port 'axi_ar_burst_o[0]'. (LINT-31)
Warning: In design 'ysyx_210302_mem_axi_rw', output port 'axi_aw_size_o[1]' is connected directly to output port 'axi_ar_size_o[1]'. (LINT-31)
Warning: In design 'ysyx_210302_mem_axi_rw', output port 'axi_aw_size_o[1]' is connected directly to output port 'axi_ar_id_o[0]'. (LINT-31)
Warning: In design 'ysyx_210302_mem_axi_rw', output port 'axi_aw_size_o[1]' is connected directly to output port 'axi_ar_id_o[1]'. (LINT-31)
Warning: In design 'ysyx_210302_mem_axi_rw', output port 'axi_aw_size_o[1]' is connected directly to output port 'axi_ar_id_o[2]'. (LINT-31)
Warning: In design 'ysyx_210302_mem_axi_rw', output port 'axi_aw_size_o[1]' is connected directly to output port 'axi_ar_id_o[3]'. (LINT-31)
Warning: In design 'ysyx_210302_mem_axi_rw', output port 'axi_aw_size_o[1]' is connected directly to output port 'axi_aw_burst_o[0]'. (LINT-31)
Warning: In design 'ysyx_210302_mem_axi_rw', output port 'axi_aw_size_o[0]' is connected directly to output port 'axi_ar_size_o[0]'. (LINT-31)
Warning: In design 'ysyx_210302_if_stage', output port 'if_axi_req' is connected directly to output port 'if_axi_size[0]'. (LINT-31)
Warning: In design 'ysyx_210302_id_stage', output port 'ID_funct7[6]' is connected directly to output port 'ID_csr_addr[11]'. (LINT-31)
Warning: In design 'ysyx_210302_id_stage', output port 'ID_funct7[6]' is connected directly to output port 'ID_ext_ui_imm[31]'. (LINT-31)
Warning: In design 'ysyx_210302_id_stage', output port 'ID_funct7[6]' is connected directly to output port 'ID_ext_ui_imm[32]'. (LINT-31)
Warning: In design 'ysyx_210302_id_stage', output port 'ID_funct7[6]' is connected directly to output port 'ID_ext_ui_imm[33]'. (LINT-31)
Warning: In design 'ysyx_210302_id_stage', output port 'ID_funct7[6]' is connected directly to output port 'ID_ext_ui_imm[34]'. (LINT-31)
Warning: In design 'ysyx_210302_id_stage', output port 'ID_funct7[6]' is connected directly to output port 'ID_ext_ui_imm[35]'. (LINT-31)
Warning: In design 'ysyx_210302_id_stage', output port 'ID_funct7[6]' is connected directly to output port 'ID_ext_ui_imm[36]'. (LINT-31)
Warning: In design 'ysyx_210302_id_stage', output port 'ID_funct7[6]' is connected directly to output port 'ID_ext_ui_imm[37]'. (LINT-31)
Warning: In design 'ysyx_210302_id_stage', output port 'ID_funct7[6]' is connected directly to output port 'ID_ext_ui_imm[38]'. (LINT-31)
Warning: In design 'ysyx_210302_id_stage', output port 'ID_funct7[6]' is connected directly to output port 'ID_ext_ui_imm[39]'. (LINT-31)
Warning: In design 'ysyx_210302_id_stage', output port 'ID_funct7[6]' is connected directly to output port 'ID_ext_ui_imm[40]'. (LINT-31)
Warning: In design 'ysyx_210302_id_stage', output port 'ID_funct7[6]' is connected directly to output port 'ID_ext_ui_imm[41]'. (LINT-31)
Warning: In design 'ysyx_210302_id_stage', output port 'ID_funct7[6]' is connected directly to output port 'ID_ext_ui_imm[42]'. (LINT-31)
Warning: In design 'ysyx_210302_id_stage', output port 'ID_funct7[6]' is connected directly to output port 'ID_ext_ui_imm[43]'. (LINT-31)
Warning: In design 'ysyx_210302_id_stage', output port 'ID_funct7[6]' is connected directly to output port 'ID_ext_ui_imm[44]'. (LINT-31)
Warning: In design 'ysyx_210302_id_stage', output port 'ID_funct7[6]' is connected directly to output port 'ID_ext_ui_imm[45]'. (LINT-31)
Warning: In design 'ysyx_210302_id_stage', output port 'ID_funct7[6]' is connected directly to output port 'ID_ext_ui_imm[46]'. (LINT-31)
Warning: In design 'ysyx_210302_id_stage', output port 'ID_funct7[6]' is connected directly to output port 'ID_ext_ui_imm[47]'. (LINT-31)
Warning: In design 'ysyx_210302_id_stage', output port 'ID_funct7[6]' is connected directly to output port 'ID_ext_ui_imm[48]'. (LINT-31)
Warning: In design 'ysyx_210302_id_stage', output port 'ID_funct7[6]' is connected directly to output port 'ID_ext_ui_imm[49]'. (LINT-31)
Warning: In design 'ysyx_210302_id_stage', output port 'ID_funct7[6]' is connected directly to output port 'ID_ext_ui_imm[50]'. (LINT-31)
Warning: In design 'ysyx_210302_id_stage', output port 'ID_funct7[6]' is connected directly to output port 'ID_ext_ui_imm[51]'. (LINT-31)
Warning: In design 'ysyx_210302_id_stage', output port 'ID_funct7[6]' is connected directly to output port 'ID_ext_ui_imm[52]'. (LINT-31)
Warning: In design 'ysyx_210302_id_stage', output port 'ID_funct7[6]' is connected directly to output port 'ID_ext_ui_imm[53]'. (LINT-31)
Warning: In design 'ysyx_210302_id_stage', output port 'ID_funct7[6]' is connected directly to output port 'ID_ext_ui_imm[54]'. (LINT-31)
Warning: In design 'ysyx_210302_id_stage', output port 'ID_funct7[6]' is connected directly to output port 'ID_ext_ui_imm[55]'. (LINT-31)
Warning: In design 'ysyx_210302_id_stage', output port 'ID_funct7[6]' is connected directly to output port 'ID_ext_ui_imm[56]'. (LINT-31)
Warning: In design 'ysyx_210302_id_stage', output port 'ID_funct7[6]' is connected directly to output port 'ID_ext_ui_imm[57]'. (LINT-31)
Warning: In design 'ysyx_210302_id_stage', output port 'ID_funct7[6]' is connected directly to output port 'ID_ext_ui_imm[58]'. (LINT-31)
Warning: In design 'ysyx_210302_id_stage', output port 'ID_funct7[6]' is connected directly to output port 'ID_ext_ui_imm[59]'. (LINT-31)
Warning: In design 'ysyx_210302_id_stage', output port 'ID_funct7[6]' is connected directly to output port 'ID_ext_ui_imm[60]'. (LINT-31)
Warning: In design 'ysyx_210302_id_stage', output port 'ID_funct7[6]' is connected directly to output port 'ID_ext_ui_imm[61]'. (LINT-31)
Warning: In design 'ysyx_210302_id_stage', output port 'ID_funct7[6]' is connected directly to output port 'ID_ext_ui_imm[62]'. (LINT-31)
Warning: In design 'ysyx_210302_id_stage', output port 'ID_funct7[6]' is connected directly to output port 'ID_ext_ui_imm[63]'. (LINT-31)
Warning: In design 'ysyx_210302_id_stage', output port 'ID_funct7[5]' is connected directly to output port 'ID_csr_addr[10]'. (LINT-31)
Warning: In design 'ysyx_210302_id_stage', output port 'ID_funct7[5]' is connected directly to output port 'ID_ext_ui_imm[30]'. (LINT-31)
Warning: In design 'ysyx_210302_id_stage', output port 'ID_funct7[4]' is connected directly to output port 'ID_csr_addr[9]'. (LINT-31)
Warning: In design 'ysyx_210302_id_stage', output port 'ID_funct7[4]' is connected directly to output port 'ID_ext_ui_imm[29]'. (LINT-31)
Warning: In design 'ysyx_210302_id_stage', output port 'ID_funct7[3]' is connected directly to output port 'ID_csr_addr[8]'. (LINT-31)
Warning: In design 'ysyx_210302_id_stage', output port 'ID_funct7[3]' is connected directly to output port 'ID_ext_ui_imm[28]'. (LINT-31)
Warning: In design 'ysyx_210302_id_stage', output port 'ID_funct7[2]' is connected directly to output port 'ID_csr_addr[7]'. (LINT-31)
Warning: In design 'ysyx_210302_id_stage', output port 'ID_funct7[2]' is connected directly to output port 'ID_ext_ui_imm[27]'. (LINT-31)
Warning: In design 'ysyx_210302_id_stage', output port 'ID_funct7[1]' is connected directly to output port 'ID_csr_addr[6]'. (LINT-31)
Warning: In design 'ysyx_210302_id_stage', output port 'ID_funct7[1]' is connected directly to output port 'ID_ext_ui_imm[26]'. (LINT-31)
Warning: In design 'ysyx_210302_id_stage', output port 'ID_funct7[0]' is connected directly to output port 'ID_csr_addr[5]'. (LINT-31)
Warning: In design 'ysyx_210302_id_stage', output port 'ID_funct7[0]' is connected directly to output port 'ID_ext_ui_imm[25]'. (LINT-31)
Warning: In design 'ysyx_210302_id_stage', output port 'ID_funct3[2]' is connected directly to output port 'ID_ext_ui_imm[14]'. (LINT-31)
Warning: In design 'ysyx_210302_id_stage', output port 'ID_funct3[1]' is connected directly to output port 'ID_ext_ui_imm[13]'. (LINT-31)
Warning: In design 'ysyx_210302_id_stage', output port 'ID_funct3[0]' is connected directly to output port 'ID_ext_ui_imm[12]'. (LINT-31)
Warning: In design 'ysyx_210302_id_stage', output port 'ID_ext_ui_imm[24]' is connected directly to output port 'ID_csr_addr[4]'. (LINT-31)
Warning: In design 'ysyx_210302_id_stage', output port 'ID_ext_ui_imm[23]' is connected directly to output port 'ID_csr_addr[3]'. (LINT-31)
Warning: In design 'ysyx_210302_id_stage', output port 'ID_ext_ui_imm[22]' is connected directly to output port 'ID_csr_addr[2]'. (LINT-31)
Warning: In design 'ysyx_210302_id_stage', output port 'ID_ext_ui_imm[21]' is connected directly to output port 'ID_csr_addr[1]'. (LINT-31)
Warning: In design 'ysyx_210302_id_stage', output port 'ID_ext_ui_imm[20]' is connected directly to output port 'ID_csr_addr[0]'. (LINT-31)
Warning: In design 'ysyx_210302_id_stage', output port 'ID_ext_ui_imm[11]' is connected directly to output port 'ID_ext_ui_imm[0]'. (LINT-31)
Warning: In design 'ysyx_210302_id_stage', output port 'ID_ext_ui_imm[11]' is connected directly to output port 'ID_ext_ui_imm[1]'. (LINT-31)
Warning: In design 'ysyx_210302_id_stage', output port 'ID_ext_ui_imm[11]' is connected directly to output port 'ID_ext_ui_imm[2]'. (LINT-31)
Warning: In design 'ysyx_210302_id_stage', output port 'ID_ext_ui_imm[11]' is connected directly to output port 'ID_ext_ui_imm[3]'. (LINT-31)
Warning: In design 'ysyx_210302_id_stage', output port 'ID_ext_ui_imm[11]' is connected directly to output port 'ID_ext_ui_imm[4]'. (LINT-31)
Warning: In design 'ysyx_210302_id_stage', output port 'ID_ext_ui_imm[11]' is connected directly to output port 'ID_ext_ui_imm[5]'. (LINT-31)
Warning: In design 'ysyx_210302_id_stage', output port 'ID_ext_ui_imm[11]' is connected directly to output port 'ID_ext_ui_imm[6]'. (LINT-31)
Warning: In design 'ysyx_210302_id_stage', output port 'ID_ext_ui_imm[11]' is connected directly to output port 'ID_ext_ui_imm[7]'. (LINT-31)
Warning: In design 'ysyx_210302_id_stage', output port 'ID_ext_ui_imm[11]' is connected directly to output port 'ID_ext_ui_imm[8]'. (LINT-31)
Warning: In design 'ysyx_210302_id_stage', output port 'ID_ext_ui_imm[11]' is connected directly to output port 'ID_ext_ui_imm[9]'. (LINT-31)
Warning: In design 'ysyx_210302_id_stage', output port 'ID_ext_ui_imm[11]' is connected directly to output port 'ID_ext_ui_imm[10]'. (LINT-31)
Warning: In design 'ysyx_210302_cpu', a pin on submodule 'ysyx_210302_EXEMEM' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_EXEMEM_stall' is connected to logic 0. 
Warning: In design 'ysyx_210302_cpu', a pin on submodule 'ysyx_210302_MEMWB' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_MEMWB_next_allowin' is connected to logic 1. 
Warning: In design 'ysyx_210302_csr', a pin on submodule 'ysyx_210302_mcycle_dfflr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'write_en' is connected to logic 1. 
Warning: In design 'ysyx_210302_csr', a pin on submodule 'ysyx_210302_mstatus_dfflriv' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Initial_value[63]' is connected to logic 0. 
Warning: In design 'ysyx_210302_csr', a pin on submodule 'ysyx_210302_mstatus_dfflriv' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Initial_value[62]' is connected to logic 0. 
Warning: In design 'ysyx_210302_csr', a pin on submodule 'ysyx_210302_mstatus_dfflriv' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Initial_value[61]' is connected to logic 0. 
Warning: In design 'ysyx_210302_csr', a pin on submodule 'ysyx_210302_mstatus_dfflriv' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Initial_value[60]' is connected to logic 0. 
Warning: In design 'ysyx_210302_csr', a pin on submodule 'ysyx_210302_mstatus_dfflriv' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Initial_value[59]' is connected to logic 0. 
Warning: In design 'ysyx_210302_csr', a pin on submodule 'ysyx_210302_mstatus_dfflriv' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Initial_value[58]' is connected to logic 0. 
Warning: In design 'ysyx_210302_csr', a pin on submodule 'ysyx_210302_mstatus_dfflriv' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Initial_value[57]' is connected to logic 0. 
Warning: In design 'ysyx_210302_csr', a pin on submodule 'ysyx_210302_mstatus_dfflriv' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Initial_value[56]' is connected to logic 0. 
Warning: In design 'ysyx_210302_csr', a pin on submodule 'ysyx_210302_mstatus_dfflriv' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Initial_value[55]' is connected to logic 0. 
Warning: In design 'ysyx_210302_csr', a pin on submodule 'ysyx_210302_mstatus_dfflriv' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Initial_value[54]' is connected to logic 0. 
Warning: In design 'ysyx_210302_csr', a pin on submodule 'ysyx_210302_mstatus_dfflriv' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Initial_value[53]' is connected to logic 0. 
Warning: In design 'ysyx_210302_csr', a pin on submodule 'ysyx_210302_mstatus_dfflriv' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Initial_value[52]' is connected to logic 0. 
Warning: In design 'ysyx_210302_csr', a pin on submodule 'ysyx_210302_mstatus_dfflriv' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Initial_value[51]' is connected to logic 0. 
Warning: In design 'ysyx_210302_csr', a pin on submodule 'ysyx_210302_mstatus_dfflriv' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Initial_value[50]' is connected to logic 0. 
Warning: In design 'ysyx_210302_csr', a pin on submodule 'ysyx_210302_mstatus_dfflriv' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Initial_value[49]' is connected to logic 0. 
Warning: In design 'ysyx_210302_csr', a pin on submodule 'ysyx_210302_mstatus_dfflriv' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Initial_value[48]' is connected to logic 0. 
Warning: In design 'ysyx_210302_csr', a pin on submodule 'ysyx_210302_mstatus_dfflriv' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Initial_value[47]' is connected to logic 0. 
Warning: In design 'ysyx_210302_csr', a pin on submodule 'ysyx_210302_mstatus_dfflriv' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Initial_value[46]' is connected to logic 0. 
Warning: In design 'ysyx_210302_csr', a pin on submodule 'ysyx_210302_mstatus_dfflriv' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Initial_value[45]' is connected to logic 0. 
Warning: In design 'ysyx_210302_csr', a pin on submodule 'ysyx_210302_mstatus_dfflriv' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Initial_value[44]' is connected to logic 0. 
Warning: In design 'ysyx_210302_csr', a pin on submodule 'ysyx_210302_mstatus_dfflriv' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Initial_value[43]' is connected to logic 0. 
Warning: In design 'ysyx_210302_csr', a pin on submodule 'ysyx_210302_mstatus_dfflriv' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Initial_value[42]' is connected to logic 0. 
Warning: In design 'ysyx_210302_csr', a pin on submodule 'ysyx_210302_mstatus_dfflriv' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Initial_value[41]' is connected to logic 0. 
Warning: In design 'ysyx_210302_csr', a pin on submodule 'ysyx_210302_mstatus_dfflriv' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Initial_value[40]' is connected to logic 0. 
Warning: In design 'ysyx_210302_csr', a pin on submodule 'ysyx_210302_mstatus_dfflriv' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Initial_value[39]' is connected to logic 0. 
Warning: In design 'ysyx_210302_csr', a pin on submodule 'ysyx_210302_mstatus_dfflriv' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Initial_value[38]' is connected to logic 0. 
Warning: In design 'ysyx_210302_csr', a pin on submodule 'ysyx_210302_mstatus_dfflriv' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Initial_value[37]' is connected to logic 0. 
Warning: In design 'ysyx_210302_csr', a pin on submodule 'ysyx_210302_mstatus_dfflriv' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Initial_value[36]' is connected to logic 0. 
Warning: In design 'ysyx_210302_csr', a pin on submodule 'ysyx_210302_mstatus_dfflriv' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Initial_value[35]' is connected to logic 0. 
Warning: In design 'ysyx_210302_csr', a pin on submodule 'ysyx_210302_mstatus_dfflriv' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Initial_value[34]' is connected to logic 0. 
Warning: In design 'ysyx_210302_csr', a pin on submodule 'ysyx_210302_mstatus_dfflriv' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Initial_value[33]' is connected to logic 0. 
Warning: In design 'ysyx_210302_csr', a pin on submodule 'ysyx_210302_mstatus_dfflriv' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Initial_value[32]' is connected to logic 0. 
Warning: In design 'ysyx_210302_csr', a pin on submodule 'ysyx_210302_mstatus_dfflriv' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Initial_value[31]' is connected to logic 0. 
Warning: In design 'ysyx_210302_csr', a pin on submodule 'ysyx_210302_mstatus_dfflriv' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Initial_value[30]' is connected to logic 0. 
Warning: In design 'ysyx_210302_csr', a pin on submodule 'ysyx_210302_mstatus_dfflriv' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Initial_value[29]' is connected to logic 0. 
Warning: In design 'ysyx_210302_csr', a pin on submodule 'ysyx_210302_mstatus_dfflriv' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Initial_value[28]' is connected to logic 0. 
Warning: In design 'ysyx_210302_csr', a pin on submodule 'ysyx_210302_mstatus_dfflriv' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Initial_value[27]' is connected to logic 0. 
Warning: In design 'ysyx_210302_csr', a pin on submodule 'ysyx_210302_mstatus_dfflriv' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Initial_value[26]' is connected to logic 0. 
Warning: In design 'ysyx_210302_csr', a pin on submodule 'ysyx_210302_mstatus_dfflriv' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Initial_value[25]' is connected to logic 0. 
Warning: In design 'ysyx_210302_csr', a pin on submodule 'ysyx_210302_mstatus_dfflriv' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Initial_value[24]' is connected to logic 0. 
Warning: In design 'ysyx_210302_csr', a pin on submodule 'ysyx_210302_mstatus_dfflriv' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Initial_value[23]' is connected to logic 0. 
Warning: In design 'ysyx_210302_csr', a pin on submodule 'ysyx_210302_mstatus_dfflriv' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Initial_value[22]' is connected to logic 0. 
Warning: In design 'ysyx_210302_csr', a pin on submodule 'ysyx_210302_mstatus_dfflriv' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Initial_value[21]' is connected to logic 0. 
Warning: In design 'ysyx_210302_csr', a pin on submodule 'ysyx_210302_mstatus_dfflriv' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Initial_value[20]' is connected to logic 0. 
Warning: In design 'ysyx_210302_csr', a pin on submodule 'ysyx_210302_mstatus_dfflriv' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Initial_value[19]' is connected to logic 0. 
Warning: In design 'ysyx_210302_csr', a pin on submodule 'ysyx_210302_mstatus_dfflriv' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Initial_value[18]' is connected to logic 0. 
Warning: In design 'ysyx_210302_csr', a pin on submodule 'ysyx_210302_mstatus_dfflriv' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Initial_value[17]' is connected to logic 0. 
Warning: In design 'ysyx_210302_csr', a pin on submodule 'ysyx_210302_mstatus_dfflriv' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Initial_value[16]' is connected to logic 0. 
Warning: In design 'ysyx_210302_csr', a pin on submodule 'ysyx_210302_mstatus_dfflriv' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Initial_value[15]' is connected to logic 0. 
Warning: In design 'ysyx_210302_csr', a pin on submodule 'ysyx_210302_mstatus_dfflriv' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Initial_value[14]' is connected to logic 0. 
Warning: In design 'ysyx_210302_csr', a pin on submodule 'ysyx_210302_mstatus_dfflriv' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Initial_value[13]' is connected to logic 0. 
Warning: In design 'ysyx_210302_csr', a pin on submodule 'ysyx_210302_mstatus_dfflriv' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Initial_value[12]' is connected to logic 0. 
Warning: In design 'ysyx_210302_csr', a pin on submodule 'ysyx_210302_mstatus_dfflriv' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Initial_value[11]' is connected to logic 0. 
Warning: In design 'ysyx_210302_csr', a pin on submodule 'ysyx_210302_mstatus_dfflriv' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Initial_value[10]' is connected to logic 0. 
Warning: In design 'ysyx_210302_csr', a pin on submodule 'ysyx_210302_mstatus_dfflriv' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Initial_value[9]' is connected to logic 0. 
Warning: In design 'ysyx_210302_csr', a pin on submodule 'ysyx_210302_mstatus_dfflriv' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Initial_value[8]' is connected to logic 0. 
Warning: In design 'ysyx_210302_csr', a pin on submodule 'ysyx_210302_mstatus_dfflriv' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Initial_value[7]' is connected to logic 0. 
Warning: In design 'ysyx_210302_csr', a pin on submodule 'ysyx_210302_mstatus_dfflriv' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Initial_value[6]' is connected to logic 0. 
Warning: In design 'ysyx_210302_csr', a pin on submodule 'ysyx_210302_mstatus_dfflriv' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Initial_value[5]' is connected to logic 0. 
Warning: In design 'ysyx_210302_csr', a pin on submodule 'ysyx_210302_mstatus_dfflriv' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Initial_value[4]' is connected to logic 0. 
Warning: In design 'ysyx_210302_csr', a pin on submodule 'ysyx_210302_mstatus_dfflriv' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Initial_value[3]' is connected to logic 0. 
Warning: In design 'ysyx_210302_csr', a pin on submodule 'ysyx_210302_mstatus_dfflriv' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Initial_value[2]' is connected to logic 0. 
Warning: In design 'ysyx_210302_csr', a pin on submodule 'ysyx_210302_mstatus_dfflriv' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Initial_value[1]' is connected to logic 0. 
Warning: In design 'ysyx_210302_csr', a pin on submodule 'ysyx_210302_mstatus_dfflriv' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Initial_value[0]' is connected to logic 0. 
Warning: In design 'ysyx_210302_csr', a pin on submodule 'ysyx_210302_mip_dffr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'write_data[63]' is connected to logic 0. 
Warning: In design 'ysyx_210302_csr', a pin on submodule 'ysyx_210302_mip_dffr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'write_data[62]' is connected to logic 0. 
Warning: In design 'ysyx_210302_csr', a pin on submodule 'ysyx_210302_mip_dffr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'write_data[61]' is connected to logic 0. 
Warning: In design 'ysyx_210302_csr', a pin on submodule 'ysyx_210302_mip_dffr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'write_data[60]' is connected to logic 0. 
Warning: In design 'ysyx_210302_csr', a pin on submodule 'ysyx_210302_mip_dffr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'write_data[59]' is connected to logic 0. 
Warning: In design 'ysyx_210302_csr', a pin on submodule 'ysyx_210302_mip_dffr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'write_data[58]' is connected to logic 0. 
Warning: In design 'ysyx_210302_csr', a pin on submodule 'ysyx_210302_mip_dffr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'write_data[57]' is connected to logic 0. 
Warning: In design 'ysyx_210302_csr', a pin on submodule 'ysyx_210302_mip_dffr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'write_data[56]' is connected to logic 0. 
Warning: In design 'ysyx_210302_csr', a pin on submodule 'ysyx_210302_mip_dffr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'write_data[55]' is connected to logic 0. 
Warning: In design 'ysyx_210302_csr', a pin on submodule 'ysyx_210302_mip_dffr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'write_data[54]' is connected to logic 0. 
Warning: In design 'ysyx_210302_csr', a pin on submodule 'ysyx_210302_mip_dffr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'write_data[53]' is connected to logic 0. 
Warning: In design 'ysyx_210302_csr', a pin on submodule 'ysyx_210302_mip_dffr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'write_data[52]' is connected to logic 0. 
Warning: In design 'ysyx_210302_csr', a pin on submodule 'ysyx_210302_mip_dffr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'write_data[51]' is connected to logic 0. 
Warning: In design 'ysyx_210302_csr', a pin on submodule 'ysyx_210302_mip_dffr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'write_data[50]' is connected to logic 0. 
Warning: In design 'ysyx_210302_csr', a pin on submodule 'ysyx_210302_mip_dffr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'write_data[49]' is connected to logic 0. 
Warning: In design 'ysyx_210302_csr', a pin on submodule 'ysyx_210302_mip_dffr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'write_data[48]' is connected to logic 0. 
Warning: In design 'ysyx_210302_csr', a pin on submodule 'ysyx_210302_mip_dffr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'write_data[47]' is connected to logic 0. 
Warning: In design 'ysyx_210302_csr', a pin on submodule 'ysyx_210302_mip_dffr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'write_data[46]' is connected to logic 0. 
Warning: In design 'ysyx_210302_csr', a pin on submodule 'ysyx_210302_mip_dffr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'write_data[45]' is connected to logic 0. 
Warning: In design 'ysyx_210302_csr', a pin on submodule 'ysyx_210302_mip_dffr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'write_data[44]' is connected to logic 0. 
Warning: In design 'ysyx_210302_csr', a pin on submodule 'ysyx_210302_mip_dffr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'write_data[43]' is connected to logic 0. 
Warning: In design 'ysyx_210302_csr', a pin on submodule 'ysyx_210302_mip_dffr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'write_data[42]' is connected to logic 0. 
Warning: In design 'ysyx_210302_csr', a pin on submodule 'ysyx_210302_mip_dffr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'write_data[41]' is connected to logic 0. 
Warning: In design 'ysyx_210302_csr', a pin on submodule 'ysyx_210302_mip_dffr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'write_data[40]' is connected to logic 0. 
Warning: In design 'ysyx_210302_csr', a pin on submodule 'ysyx_210302_mip_dffr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'write_data[39]' is connected to logic 0. 
Warning: In design 'ysyx_210302_csr', a pin on submodule 'ysyx_210302_mip_dffr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'write_data[38]' is connected to logic 0. 
Warning: In design 'ysyx_210302_csr', a pin on submodule 'ysyx_210302_mip_dffr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'write_data[37]' is connected to logic 0. 
Warning: In design 'ysyx_210302_csr', a pin on submodule 'ysyx_210302_mip_dffr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'write_data[36]' is connected to logic 0. 
Warning: In design 'ysyx_210302_csr', a pin on submodule 'ysyx_210302_mip_dffr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'write_data[35]' is connected to logic 0. 
Warning: In design 'ysyx_210302_csr', a pin on submodule 'ysyx_210302_mip_dffr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'write_data[34]' is connected to logic 0. 
Warning: In design 'ysyx_210302_csr', a pin on submodule 'ysyx_210302_mip_dffr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'write_data[33]' is connected to logic 0. 
Warning: In design 'ysyx_210302_csr', a pin on submodule 'ysyx_210302_mip_dffr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'write_data[32]' is connected to logic 0. 
Warning: In design 'ysyx_210302_csr', a pin on submodule 'ysyx_210302_mip_dffr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'write_data[31]' is connected to logic 0. 
Warning: In design 'ysyx_210302_csr', a pin on submodule 'ysyx_210302_mip_dffr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'write_data[30]' is connected to logic 0. 
Warning: In design 'ysyx_210302_csr', a pin on submodule 'ysyx_210302_mip_dffr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'write_data[29]' is connected to logic 0. 
Warning: In design 'ysyx_210302_csr', a pin on submodule 'ysyx_210302_mip_dffr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'write_data[28]' is connected to logic 0. 
Warning: In design 'ysyx_210302_csr', a pin on submodule 'ysyx_210302_mip_dffr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'write_data[27]' is connected to logic 0. 
Warning: In design 'ysyx_210302_csr', a pin on submodule 'ysyx_210302_mip_dffr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'write_data[26]' is connected to logic 0. 
Warning: In design 'ysyx_210302_csr', a pin on submodule 'ysyx_210302_mip_dffr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'write_data[25]' is connected to logic 0. 
Warning: In design 'ysyx_210302_csr', a pin on submodule 'ysyx_210302_mip_dffr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'write_data[24]' is connected to logic 0. 
Warning: In design 'ysyx_210302_csr', a pin on submodule 'ysyx_210302_mip_dffr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'write_data[23]' is connected to logic 0. 
Warning: In design 'ysyx_210302_csr', a pin on submodule 'ysyx_210302_mip_dffr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'write_data[22]' is connected to logic 0. 
Warning: In design 'ysyx_210302_csr', a pin on submodule 'ysyx_210302_mip_dffr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'write_data[21]' is connected to logic 0. 
Warning: In design 'ysyx_210302_csr', a pin on submodule 'ysyx_210302_mip_dffr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'write_data[20]' is connected to logic 0. 
Warning: In design 'ysyx_210302_csr', a pin on submodule 'ysyx_210302_mip_dffr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'write_data[19]' is connected to logic 0. 
Warning: In design 'ysyx_210302_csr', a pin on submodule 'ysyx_210302_mip_dffr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'write_data[18]' is connected to logic 0. 
Warning: In design 'ysyx_210302_csr', a pin on submodule 'ysyx_210302_mip_dffr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'write_data[17]' is connected to logic 0. 
Warning: In design 'ysyx_210302_csr', a pin on submodule 'ysyx_210302_mip_dffr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'write_data[16]' is connected to logic 0. 
Warning: In design 'ysyx_210302_csr', a pin on submodule 'ysyx_210302_mip_dffr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'write_data[15]' is connected to logic 0. 
Warning: In design 'ysyx_210302_csr', a pin on submodule 'ysyx_210302_mip_dffr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'write_data[14]' is connected to logic 0. 
Warning: In design 'ysyx_210302_csr', a pin on submodule 'ysyx_210302_mip_dffr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'write_data[13]' is connected to logic 0. 
Warning: In design 'ysyx_210302_csr', a pin on submodule 'ysyx_210302_mip_dffr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'write_data[12]' is connected to logic 0. 
Warning: In design 'ysyx_210302_csr', a pin on submodule 'ysyx_210302_mip_dffr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'write_data[11]' is connected to logic 0. 
Warning: In design 'ysyx_210302_csr', a pin on submodule 'ysyx_210302_mip_dffr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'write_data[10]' is connected to logic 0. 
Warning: In design 'ysyx_210302_csr', a pin on submodule 'ysyx_210302_mip_dffr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'write_data[9]' is connected to logic 0. 
Warning: In design 'ysyx_210302_csr', a pin on submodule 'ysyx_210302_mip_dffr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'write_data[8]' is connected to logic 0. 
Warning: In design 'ysyx_210302_csr', a pin on submodule 'ysyx_210302_mip_dffr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'write_data[7]' is connected to logic 0. 
Warning: In design 'ysyx_210302_csr', a pin on submodule 'ysyx_210302_mip_dffr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'write_data[6]' is connected to logic 0. 
Warning: In design 'ysyx_210302_csr', a pin on submodule 'ysyx_210302_mip_dffr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'write_data[5]' is connected to logic 0. 
Warning: In design 'ysyx_210302_csr', a pin on submodule 'ysyx_210302_mip_dffr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'write_data[4]' is connected to logic 0. 
Warning: In design 'ysyx_210302_csr', a pin on submodule 'ysyx_210302_mip_dffr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'write_data[3]' is connected to logic 0. 
Warning: In design 'ysyx_210302_csr', a pin on submodule 'ysyx_210302_mip_dffr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'write_data[2]' is connected to logic 0. 
Warning: In design 'ysyx_210302_csr', a pin on submodule 'ysyx_210302_mip_dffr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'write_data[1]' is connected to logic 0. 
Warning: In design 'ysyx_210302_csr', a pin on submodule 'ysyx_210302_mip_dffr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'write_data[0]' is connected to logic 0. 
Warning: In design 'ysyx_210302_axi_interconnect', the same net is connected to more than one pin on submodule 'ysyx_210302_axi_arbiter_r'. (LINT-33)
   Net 'r_valid_s0' is connected to pins 'r_valid_m0', 'r_valid_m1''.
Warning: In design 'ysyx_210302_axi_interconnect', the same net is connected to more than one pin on submodule 'ysyx_210302_axi_arbiter_r'. (LINT-33)
   Net 'r_last_s0' is connected to pins 'r_last_m0', 'r_last_m1''.
Warning: In design 'ysyx_210302_csr', the same net is connected to more than one pin on submodule 'ysyx_210302_mstatus_dfflriv'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Initial_value[63]', 'Initial_value[62]'', 'Initial_value[61]', 'Initial_value[60]', 'Initial_value[59]', 'Initial_value[58]', 'Initial_value[57]', 'Initial_value[56]', 'Initial_value[55]', 'Initial_value[54]', 'Initial_value[53]', 'Initial_value[52]', 'Initial_value[51]', 'Initial_value[50]', 'Initial_value[49]', 'Initial_value[48]', 'Initial_value[47]', 'Initial_value[46]', 'Initial_value[45]', 'Initial_value[44]', 'Initial_value[43]', 'Initial_value[42]', 'Initial_value[41]', 'Initial_value[40]', 'Initial_value[39]', 'Initial_value[38]', 'Initial_value[37]', 'Initial_value[36]', 'Initial_value[35]', 'Initial_value[34]', 'Initial_value[33]', 'Initial_value[32]', 'Initial_value[31]', 'Initial_value[30]', 'Initial_value[29]', 'Initial_value[28]', 'Initial_value[27]', 'Initial_value[26]', 'Initial_value[25]', 'Initial_value[24]', 'Initial_value[23]', 'Initial_value[22]', 'Initial_value[21]', 'Initial_value[20]', 'Initial_value[19]', 'Initial_value[18]', 'Initial_value[17]', 'Initial_value[16]', 'Initial_value[15]', 'Initial_value[14]', 'Initial_value[13]', 'Initial_value[12]', 'Initial_value[11]', 'Initial_value[10]', 'Initial_value[9]', 'Initial_value[8]', 'Initial_value[7]', 'Initial_value[6]', 'Initial_value[5]', 'Initial_value[4]', 'Initial_value[3]', 'Initial_value[2]', 'Initial_value[1]', 'Initial_value[0]'.
Warning: In design 'ysyx_210302_csr', the same net is connected to more than one pin on submodule 'ysyx_210302_mip_dffr'. (LINT-33)
   Net '*Logic0*' is connected to pins 'write_data[63]', 'write_data[62]'', 'write_data[61]', 'write_data[60]', 'write_data[59]', 'write_data[58]', 'write_data[57]', 'write_data[56]', 'write_data[55]', 'write_data[54]', 'write_data[53]', 'write_data[52]', 'write_data[51]', 'write_data[50]', 'write_data[49]', 'write_data[48]', 'write_data[47]', 'write_data[46]', 'write_data[45]', 'write_data[44]', 'write_data[43]', 'write_data[42]', 'write_data[41]', 'write_data[40]', 'write_data[39]', 'write_data[38]', 'write_data[37]', 'write_data[36]', 'write_data[35]', 'write_data[34]', 'write_data[33]', 'write_data[32]', 'write_data[31]', 'write_data[30]', 'write_data[29]', 'write_data[28]', 'write_data[27]', 'write_data[26]', 'write_data[25]', 'write_data[24]', 'write_data[23]', 'write_data[22]', 'write_data[21]', 'write_data[20]', 'write_data[19]', 'write_data[18]', 'write_data[17]', 'write_data[16]', 'write_data[15]', 'write_data[14]', 'write_data[13]', 'write_data[12]', 'write_data[11]', 'write_data[10]', 'write_data[9]', 'write_data[8]', 'write_data[7]', 'write_data[6]', 'write_data[5]', 'write_data[4]', 'write_data[3]', 'write_data[2]', 'write_data[1]', 'write_data[0]'.
Warning: In design 'ysyx_210302', output port 'io_slave_awready' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210302', output port 'io_slave_wready' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210302', output port 'io_slave_bvalid' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210302', output port 'io_slave_bresp[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210302', output port 'io_slave_bresp[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210302', output port 'io_slave_bid[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210302', output port 'io_slave_bid[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210302', output port 'io_slave_bid[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210302', output port 'io_slave_bid[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210302', output port 'io_slave_arready' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210302', output port 'io_slave_rvalid' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210302', output port 'io_slave_rresp[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210302', output port 'io_slave_rresp[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210302', output port 'io_slave_rdata[63]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210302', output port 'io_slave_rdata[62]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210302', output port 'io_slave_rdata[61]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210302', output port 'io_slave_rdata[60]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210302', output port 'io_slave_rdata[59]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210302', output port 'io_slave_rdata[58]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210302', output port 'io_slave_rdata[57]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210302', output port 'io_slave_rdata[56]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210302', output port 'io_slave_rdata[55]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210302', output port 'io_slave_rdata[54]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210302', output port 'io_slave_rdata[53]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210302', output port 'io_slave_rdata[52]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210302', output port 'io_slave_rdata[51]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210302', output port 'io_slave_rdata[50]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210302', output port 'io_slave_rdata[49]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210302', output port 'io_slave_rdata[48]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210302', output port 'io_slave_rdata[47]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210302', output port 'io_slave_rdata[46]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210302', output port 'io_slave_rdata[45]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210302', output port 'io_slave_rdata[44]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210302', output port 'io_slave_rdata[43]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210302', output port 'io_slave_rdata[42]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210302', output port 'io_slave_rdata[41]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210302', output port 'io_slave_rdata[40]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210302', output port 'io_slave_rdata[39]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210302', output port 'io_slave_rdata[38]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210302', output port 'io_slave_rdata[37]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210302', output port 'io_slave_rdata[36]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210302', output port 'io_slave_rdata[35]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210302', output port 'io_slave_rdata[34]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210302', output port 'io_slave_rdata[33]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210302', output port 'io_slave_rdata[32]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210302', output port 'io_slave_rdata[31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210302', output port 'io_slave_rdata[30]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210302', output port 'io_slave_rdata[29]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210302', output port 'io_slave_rdata[28]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210302', output port 'io_slave_rdata[27]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210302', output port 'io_slave_rdata[26]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210302', output port 'io_slave_rdata[25]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210302', output port 'io_slave_rdata[24]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210302', output port 'io_slave_rdata[23]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210302', output port 'io_slave_rdata[22]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210302', output port 'io_slave_rdata[21]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210302', output port 'io_slave_rdata[20]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210302', output port 'io_slave_rdata[19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210302', output port 'io_slave_rdata[18]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210302', output port 'io_slave_rdata[17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210302', output port 'io_slave_rdata[16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210302', output port 'io_slave_rdata[15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210302', output port 'io_slave_rdata[14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210302', output port 'io_slave_rdata[13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210302', output port 'io_slave_rdata[12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210302', output port 'io_slave_rdata[11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210302', output port 'io_slave_rdata[10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210302', output port 'io_slave_rdata[9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210302', output port 'io_slave_rdata[8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210302', output port 'io_slave_rdata[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210302', output port 'io_slave_rdata[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210302', output port 'io_slave_rdata[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210302', output port 'io_slave_rdata[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210302', output port 'io_slave_rdata[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210302', output port 'io_slave_rdata[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210302', output port 'io_slave_rdata[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210302', output port 'io_slave_rdata[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210302', output port 'io_slave_rlast' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210302', output port 'io_slave_rid[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210302', output port 'io_slave_rid[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210302', output port 'io_slave_rid[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210302', output port 'io_slave_rid[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210302_if_axi_rw', output port 'axi_ar_addr_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210302_if_axi_rw', output port 'axi_ar_addr_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210302_if_axi_rw', output port 'axi_ar_id_o[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210302_if_axi_rw', output port 'axi_ar_id_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210302_if_axi_rw', output port 'axi_ar_id_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210302_if_axi_rw', output port 'axi_ar_id_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210302_if_axi_rw', output port 'axi_ar_len_o[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210302_if_axi_rw', output port 'axi_ar_len_o[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210302_if_axi_rw', output port 'axi_ar_len_o[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210302_if_axi_rw', output port 'axi_ar_len_o[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210302_if_axi_rw', output port 'axi_ar_len_o[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210302_if_axi_rw', output port 'axi_ar_len_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210302_if_axi_rw', output port 'axi_ar_len_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210302_if_axi_rw', output port 'axi_ar_size_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210302_if_axi_rw', output port 'axi_ar_size_o[1]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ysyx_210302_if_axi_rw', output port 'axi_ar_burst_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210302_if_axi_rw', output port 'axi_ar_burst_o[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ysyx_210302_mem_axi_rw', output port 'axi_aw_len_o[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210302_mem_axi_rw', output port 'axi_aw_len_o[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210302_mem_axi_rw', output port 'axi_aw_len_o[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210302_mem_axi_rw', output port 'axi_aw_len_o[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210302_mem_axi_rw', output port 'axi_aw_len_o[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210302_mem_axi_rw', output port 'axi_aw_len_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210302_mem_axi_rw', output port 'axi_aw_len_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210302_mem_axi_rw', output port 'axi_aw_size_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210302_mem_axi_rw', output port 'axi_aw_size_o[1]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ysyx_210302_mem_axi_rw', output port 'axi_aw_burst_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210302_mem_axi_rw', output port 'axi_aw_burst_o[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ysyx_210302_mem_axi_rw', output port 'axi_ar_id_o[3]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ysyx_210302_mem_axi_rw', output port 'axi_ar_id_o[2]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ysyx_210302_mem_axi_rw', output port 'axi_ar_id_o[1]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ysyx_210302_mem_axi_rw', output port 'axi_ar_id_o[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ysyx_210302_mem_axi_rw', output port 'axi_ar_len_o[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210302_mem_axi_rw', output port 'axi_ar_len_o[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210302_mem_axi_rw', output port 'axi_ar_len_o[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210302_mem_axi_rw', output port 'axi_ar_len_o[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210302_mem_axi_rw', output port 'axi_ar_len_o[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210302_mem_axi_rw', output port 'axi_ar_len_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210302_mem_axi_rw', output port 'axi_ar_len_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210302_mem_axi_rw', output port 'axi_ar_size_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210302_mem_axi_rw', output port 'axi_ar_size_o[1]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ysyx_210302_mem_axi_rw', output port 'axi_ar_burst_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210302_mem_axi_rw', output port 'axi_ar_burst_o[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ysyx_210302_if_stage', output port 'if_axi_req' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210302_if_stage', output port 'if_axi_size[1]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ysyx_210302_if_stage', output port 'if_axi_size[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210302_id_stage', output port 'ID_ext_ui_imm[11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210302_id_stage', output port 'ID_ext_ui_imm[10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210302_id_stage', output port 'ID_ext_ui_imm[9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210302_id_stage', output port 'ID_ext_ui_imm[8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210302_id_stage', output port 'ID_ext_ui_imm[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210302_id_stage', output port 'ID_ext_ui_imm[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210302_id_stage', output port 'ID_ext_ui_imm[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210302_id_stage', output port 'ID_ext_ui_imm[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210302_id_stage', output port 'ID_ext_ui_imm[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210302_id_stage', output port 'ID_ext_ui_imm[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210302_id_stage', output port 'ID_ext_ui_imm[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210302_id_stage', output port 'ID_ext_ui_imm[0]' is connected directly to 'logic 0'. (LINT-52)
1
