{"vcs1":{"timestamp_begin":1755066575.687612713, "rt":17.39, "ut":17.40, "st":0.60}}
{"vcselab":{"timestamp_begin":1755066593.154803018, "rt":0.23, "ut":0.16, "st":0.06}}
{"link":{"timestamp_begin":1755066593.437245061, "rt":0.91, "ut":0.65, "st":0.28}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1755066574.908948962}
{"VCS_COMP_START_TIME": 1755066574.908948962}
{"VCS_COMP_END_TIME": 1755066594.472044852}
{"VCS_USER_OPTIONS": "-full64 -l spi_comp.log -sverilog +v2k +vcs+lic+wait +vcs+flush+all -debug_access+all -kdb -debug_report -top spi_tb -o spi_simv -ntb_opts uvm-ieee-2020-2.0 +define+UVM_OBJECT_MUST_HAVE_CONSTRUCTOR -file /home/user06/Downloads/PSDCG6/UVM/design/rtl/spi.f -timescale=1ns/1ps -cm line+tgl+cond+fsm+branch+assert -assert enable_diag"}
{"vcs1": {"peak_mem": 569584}}
{"vcselab": {"peak_mem": 178916}}
