
MyProject0.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000034ec  00000000  00000000  00008000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000020  20000000  000034ec  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00001da4  20000020  00003510  00010020  2**4
                  ALLOC
  3 .stack        00002004  20001dc4  000052b4  00010020  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  00010020  2**0
                  CONTENTS, READONLY
  5 .comment      0000005b  00000000  00000000  00010048  2**0
                  CONTENTS, READONLY
  6 .debug_info   0003670f  00000000  00000000  000100a3  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00004802  00000000  00000000  000467b2  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    0001360e  00000000  00000000  0004afb4  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00001038  00000000  00000000  0005e5c2  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00001590  00000000  00000000  0005f5fa  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  00007139  00000000  00000000  00060b8a  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   00012088  00000000  00000000  00067cc3  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00077c6d  00000000  00000000  00079d4b  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00002b74  00000000  00000000  000f19b8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <_sfixed>:
       0:	20003dc8 	.word	0x20003dc8
       4:	00000771 	.word	0x00000771
       8:	0000076d 	.word	0x0000076d
       c:	0000076d 	.word	0x0000076d
	...
      2c:	0000076d 	.word	0x0000076d
	...
      38:	0000076d 	.word	0x0000076d
      3c:	0000076d 	.word	0x0000076d
      40:	0000064d 	.word	0x0000064d
      44:	0000062d 	.word	0x0000062d
      48:	000005ed 	.word	0x000005ed
      4c:	0000076d 	.word	0x0000076d
      50:	0000058d 	.word	0x0000058d
      54:	0000076d 	.word	0x0000076d
      58:	0000060d 	.word	0x0000060d
      5c:	0000066d 	.word	0x0000066d
      60:	0000076d 	.word	0x0000076d
      64:	0000052d 	.word	0x0000052d
      68:	0000054d 	.word	0x0000054d
      6c:	0000076d 	.word	0x0000076d
      70:	0000076d 	.word	0x0000076d
	...
      7c:	0000076d 	.word	0x0000076d
      80:	0000076d 	.word	0x0000076d
      84:	0000076d 	.word	0x0000076d
      88:	0000056d 	.word	0x0000056d
      8c:	0000076d 	.word	0x0000076d
      90:	0000076d 	.word	0x0000076d
	...
      9c:	0000076d 	.word	0x0000076d
      a0:	000005ad 	.word	0x000005ad
      a4:	000005cd 	.word	0x000005cd
      a8:	0000076d 	.word	0x0000076d
      ac:	0000076d 	.word	0x0000076d
      b0:	00000000 	.word	0x00000000

000000b4 <__do_global_dtors_aux>:
      b4:	b510      	push	{r4, lr}
      b6:	4c06      	ldr	r4, [pc, #24]	; (d0 <__do_global_dtors_aux+0x1c>)
      b8:	7823      	ldrb	r3, [r4, #0]
      ba:	2b00      	cmp	r3, #0
      bc:	d107      	bne.n	ce <__do_global_dtors_aux+0x1a>
      be:	4b05      	ldr	r3, [pc, #20]	; (d4 <__do_global_dtors_aux+0x20>)
      c0:	2b00      	cmp	r3, #0
      c2:	d002      	beq.n	ca <__do_global_dtors_aux+0x16>
      c4:	4804      	ldr	r0, [pc, #16]	; (d8 <__do_global_dtors_aux+0x24>)
      c6:	e000      	b.n	ca <__do_global_dtors_aux+0x16>
      c8:	bf00      	nop
      ca:	2301      	movs	r3, #1
      cc:	7023      	strb	r3, [r4, #0]
      ce:	bd10      	pop	{r4, pc}
      d0:	20000020 	.word	0x20000020
      d4:	00000000 	.word	0x00000000
      d8:	000034ec 	.word	0x000034ec

000000dc <frame_dummy>:
      dc:	b508      	push	{r3, lr}
      de:	4b08      	ldr	r3, [pc, #32]	; (100 <frame_dummy+0x24>)
      e0:	2b00      	cmp	r3, #0
      e2:	d003      	beq.n	ec <frame_dummy+0x10>
      e4:	4807      	ldr	r0, [pc, #28]	; (104 <frame_dummy+0x28>)
      e6:	4908      	ldr	r1, [pc, #32]	; (108 <frame_dummy+0x2c>)
      e8:	e000      	b.n	ec <frame_dummy+0x10>
      ea:	bf00      	nop
      ec:	4807      	ldr	r0, [pc, #28]	; (10c <frame_dummy+0x30>)
      ee:	6803      	ldr	r3, [r0, #0]
      f0:	2b00      	cmp	r3, #0
      f2:	d100      	bne.n	f6 <frame_dummy+0x1a>
      f4:	bd08      	pop	{r3, pc}
      f6:	4b06      	ldr	r3, [pc, #24]	; (110 <frame_dummy+0x34>)
      f8:	2b00      	cmp	r3, #0
      fa:	d0fb      	beq.n	f4 <frame_dummy+0x18>
      fc:	4798      	blx	r3
      fe:	e7f9      	b.n	f4 <frame_dummy+0x18>
     100:	00000000 	.word	0x00000000
     104:	000034ec 	.word	0x000034ec
     108:	20000024 	.word	0x20000024
     10c:	000034ec 	.word	0x000034ec
     110:	00000000 	.word	0x00000000

00000114 <TIMER_0_task1_cb>:
	val = (2^16-1) - val;
	
}

static void TIMER_0_task1_cb(const struct timer_task *const timer_task)
{
     114:	b508      	push	{r3, lr}
 * \param[in] level true  = Pin level set to "high" state
 *                  false = Pin level set to "low" state
 */
static inline void gpio_set_pin_level(const uint8_t pin, const bool level)
{
	_gpio_set_level((enum gpio_port)GPIO_PORT(pin), 1U << GPIO_PIN(pin), level);
     116:	2000      	movs	r0, #0
     118:	2180      	movs	r1, #128	; 0x80
     11a:	00c9      	lsls	r1, r1, #3
     11c:	2201      	movs	r2, #1
     11e:	4b01      	ldr	r3, [pc, #4]	; (124 <TIMER_0_task1_cb+0x10>)
     120:	4798      	blx	r3
	gpio_set_pin_level(CONV,true);
}
     122:	bd08      	pop	{r3, pc}
     124:	000012fd 	.word	0x000012fd

00000128 <TIMER_0_task2_cb>:

static void TIMER_0_task2_cb(const struct timer_task *const timer_task)
{
     128:	b5f0      	push	{r4, r5, r6, r7, lr}
     12a:	464f      	mov	r7, r9
     12c:	b480      	push	{r7}
     12e:	2000      	movs	r0, #0
     130:	2180      	movs	r1, #128	; 0x80
     132:	00c9      	lsls	r1, r1, #3
     134:	2200      	movs	r2, #0
     136:	4b31      	ldr	r3, [pc, #196]	; (1fc <TIMER_0_task2_cb+0xd4>)
     138:	4798      	blx	r3
     13a:	4d31      	ldr	r5, [pc, #196]	; (200 <TIMER_0_task2_cb+0xd8>)
     13c:	2310      	movs	r3, #16
     13e:	4699      	mov	r9, r3
     140:	44a9      	add	r9, r5
     142:	1c2c      	adds	r4, r5, #0
     144:	4e2d      	ldr	r6, [pc, #180]	; (1fc <TIMER_0_task2_cb+0xd4>)
 *
 * \param[in] pin       The pin number for device
 */
static inline bool gpio_get_pin_level(const uint8_t pin)
{
	return (bool)( _gpio_get_level((enum gpio_port)GPIO_PORT(pin)) &
     146:	4f2f      	ldr	r7, [pc, #188]	; (204 <TIMER_0_task2_cb+0xdc>)
 * \param[in] level true  = Pin level set to "high" state
 *                  false = Pin level set to "low" state
 */
static inline void gpio_set_pin_level(const uint8_t pin, const bool level)
{
	_gpio_set_level((enum gpio_port)GPIO_PORT(pin), 1U << GPIO_PIN(pin), level);
     148:	2000      	movs	r0, #0
     14a:	2180      	movs	r1, #128	; 0x80
     14c:	0049      	lsls	r1, r1, #1
     14e:	2200      	movs	r2, #0
     150:	47b0      	blx	r6
     152:	2000      	movs	r0, #0
     154:	2180      	movs	r1, #128	; 0x80
     156:	0049      	lsls	r1, r1, #1
     158:	2201      	movs	r2, #1
     15a:	47b0      	blx	r6
 *
 * \param[in] pin       The pin number for device
 */
static inline bool gpio_get_pin_level(const uint8_t pin)
{
	return (bool)( _gpio_get_level((enum gpio_port)GPIO_PORT(pin)) &
     15c:	2000      	movs	r0, #0
     15e:	47b8      	blx	r7
	{
		gpio_set_pin_level(SCK,false);
		gpio_set_pin_level(SCK,true);
		
		// get pin level and put value into data array
		if(gpio_get_pin_level(SDI))
     160:	0243      	lsls	r3, r0, #9
     162:	d502      	bpl.n	16a <TIMER_0_task2_cb+0x42>
		{
			data[i] = 1;
     164:	2301      	movs	r3, #1
     166:	7023      	strb	r3, [r4, #0]
     168:	e001      	b.n	16e <TIMER_0_task2_cb+0x46>
		}
		else
		{
			data[i] = 0;
     16a:	2300      	movs	r3, #0
     16c:	7023      	strb	r3, [r4, #0]
     16e:	3401      	adds	r4, #1
}

static void TIMER_0_task2_cb(const struct timer_task *const timer_task)
{
	gpio_set_pin_level(CONV,false);
	for(uint8_t i = 0; i < 16; i++)
     170:	454c      	cmp	r4, r9
     172:	d1e9      	bne.n	148 <TIMER_0_task2_cb+0x20>
     174:	2308      	movs	r3, #8
     176:	2400      	movs	r4, #0
     178:	4e21      	ldr	r6, [pc, #132]	; (200 <TIMER_0_task2_cb+0xd8>)
     17a:	2008      	movs	r0, #8
     17c:	1e59      	subs	r1, r3, #1
	uint8_t prev2 = 0;
	
	// convert first 8 bits of data to a byte
	for(int i = 0;i<8;i++)
	{
		MSbyte = prev1 + (data[7-i]<<i);
     17e:	5c72      	ldrb	r2, [r6, r1]
     180:	1ac3      	subs	r3, r0, r3
     182:	409a      	lsls	r2, r3
     184:	18a3      	adds	r3, r4, r2
     186:	b2dc      	uxtb	r4, r3
     188:	1e0b      	subs	r3, r1, #0
	uint8_t prev1 = 0;
	// previous value for LSbyte
	uint8_t prev2 = 0;
	
	// convert first 8 bits of data to a byte
	for(int i = 0;i<8;i++)
     18a:	d1f7      	bne.n	17c <TIMER_0_task2_cb+0x54>
     18c:	e030      	b.n	1f0 <TIMER_0_task2_cb+0xc8>
		prev1 = MSbyte;
	}
	// convert last 8 bits to a byte
	for(int i = 0;i<8;i++)
	{
		LSbyte = prev2 + (data[15-i]<<i);
     18e:	7be8      	ldrb	r0, [r5, #15]
     190:	4088      	lsls	r0, r1
     192:	1812      	adds	r2, r2, r0
     194:	b2d2      	uxtb	r2, r2
	{
		MSbyte = prev1 + (data[7-i]<<i);
		prev1 = MSbyte;
	}
	// convert last 8 bits to a byte
	for(int i = 0;i<8;i++)
     196:	3101      	adds	r1, #1
     198:	3d01      	subs	r5, #1
     19a:	2908      	cmp	r1, #8
     19c:	d1f7      	bne.n	18e <TIMER_0_task2_cb+0x66>
		LSbyte = prev2 + (data[15-i]<<i);
		prev2 = LSbyte;
	}
	
	val = MSbyte;
	val = val << 8;
     19e:	0223      	lsls	r3, r4, #8
	val |= LSbyte;
     1a0:	431a      	orrs	r2, r3
	val = (2^16-1) - val;
     1a2:	210d      	movs	r1, #13
     1a4:	1a8a      	subs	r2, r1, r2
     1a6:	b292      	uxth	r2, r2
     1a8:	4b17      	ldr	r3, [pc, #92]	; (208 <TIMER_0_task2_cb+0xe0>)
     1aa:	801a      	strh	r2, [r3, #0]
			data[i] = 0;
		}
	}
	array_to_16bit();
	
	data_buffer[count] = val;
     1ac:	4917      	ldr	r1, [pc, #92]	; (20c <TIMER_0_task2_cb+0xe4>)
     1ae:	880b      	ldrh	r3, [r1, #0]
     1b0:	005b      	lsls	r3, r3, #1
     1b2:	4817      	ldr	r0, [pc, #92]	; (210 <TIMER_0_task2_cb+0xe8>)
     1b4:	521a      	strh	r2, [r3, r0]
	
	if(count >= numConvs - 1)
     1b6:	880b      	ldrh	r3, [r1, #0]
     1b8:	b29b      	uxth	r3, r3
     1ba:	4916      	ldr	r1, [pc, #88]	; (214 <TIMER_0_task2_cb+0xec>)
     1bc:	428b      	cmp	r3, r1
     1be:	d903      	bls.n	1c8 <TIMER_0_task2_cb+0xa0>
	{
		//timer_stop(&TIMER_0);
		count = 0;
     1c0:	2100      	movs	r1, #0
     1c2:	4b12      	ldr	r3, [pc, #72]	; (20c <TIMER_0_task2_cb+0xe4>)
     1c4:	8019      	strh	r1, [r3, #0]
     1c6:	e004      	b.n	1d2 <TIMER_0_task2_cb+0xaa>
	}
	else
	{
		count++;
     1c8:	4910      	ldr	r1, [pc, #64]	; (20c <TIMER_0_task2_cb+0xe4>)
     1ca:	880b      	ldrh	r3, [r1, #0]
     1cc:	3301      	adds	r3, #1
     1ce:	b29b      	uxth	r3, r3
     1d0:	800b      	strh	r3, [r1, #0]
	}
	
	// sets the threshold value for where the LED turns on and off... it will turn on when signal exceeds threshold, and off when it goes below. 
	// Right now threshold is set at (2^16)/2 since 0 is min, and 2^16 is max. So 50% threshold.
	if (val > 32767)
     1d2:	b212      	sxth	r2, r2
     1d4:	2a00      	cmp	r2, #0
     1d6:	da05      	bge.n	1e4 <TIMER_0_task2_cb+0xbc>
 * \param[in] level true  = Pin level set to "high" state
 *                  false = Pin level set to "low" state
 */
static inline void gpio_set_pin_level(const uint8_t pin, const bool level)
{
	_gpio_set_level((enum gpio_port)GPIO_PORT(pin), 1U << GPIO_PIN(pin), level);
     1d8:	2000      	movs	r0, #0
     1da:	2110      	movs	r1, #16
     1dc:	2200      	movs	r2, #0
     1de:	4b07      	ldr	r3, [pc, #28]	; (1fc <TIMER_0_task2_cb+0xd4>)
     1e0:	4798      	blx	r3
     1e2:	e008      	b.n	1f6 <TIMER_0_task2_cb+0xce>
     1e4:	2000      	movs	r0, #0
     1e6:	2110      	movs	r1, #16
     1e8:	2201      	movs	r2, #1
     1ea:	4b04      	ldr	r3, [pc, #16]	; (1fc <TIMER_0_task2_cb+0xd4>)
     1ec:	4798      	blx	r3
     1ee:	e002      	b.n	1f6 <TIMER_0_task2_cb+0xce>
	uint8_t prev1 = 0;
	// previous value for LSbyte
	uint8_t prev2 = 0;
	
	// convert first 8 bits of data to a byte
	for(int i = 0;i<8;i++)
     1f0:	2200      	movs	r2, #0
     1f2:	2100      	movs	r1, #0
     1f4:	e7cb      	b.n	18e <TIMER_0_task2_cb+0x66>
	{
		gpio_set_pin_level(PA04,true);
	}
	
	
}
     1f6:	bc04      	pop	{r2}
     1f8:	4691      	mov	r9, r2
     1fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
     1fc:	000012fd 	.word	0x000012fd
     200:	20000614 	.word	0x20000614
     204:	00001321 	.word	0x00001321
     208:	200005e0 	.word	0x200005e0
     20c:	2000003c 	.word	0x2000003c
     210:	20000640 	.word	0x20000640
     214:	00000b7a 	.word	0x00000b7a

00000218 <SPI_0_PORT_init>:
struct dac_sync_descriptor DAC_0;

struct wdt_descriptor WDT_0;

void SPI_0_PORT_init(void)
{
     218:	b570      	push	{r4, r5, r6, lr}
 *                      (low power state)
 */
static inline void gpio_set_pin_direction(const uint8_t pin,
		const enum gpio_direction direction)
{
	_gpio_set_direction((enum gpio_port)GPIO_PORT(pin), 1U << GPIO_PIN(
     21a:	2000      	movs	r0, #0
     21c:	2110      	movs	r1, #16
     21e:	2202      	movs	r2, #2
     220:	4d11      	ldr	r5, [pc, #68]	; (268 <SPI_0_PORT_init+0x50>)
     222:	47a8      	blx	r5
 * \param[in] level true  = Pin level set to "high" state
 *                  false = Pin level set to "low" state
 */
static inline void gpio_set_pin_level(const uint8_t pin, const bool level)
{
	_gpio_set_level((enum gpio_port)GPIO_PORT(pin), 1U << GPIO_PIN(pin), level);
     224:	2000      	movs	r0, #0
     226:	2110      	movs	r1, #16
     228:	2200      	movs	r2, #0
     22a:	4e10      	ldr	r6, [pc, #64]	; (26c <SPI_0_PORT_init+0x54>)
     22c:	47b0      	blx	r6
 *                      found in the header files for the device
 *                                            
 */
static inline void gpio_set_pin_function(const uint32_t pin, uint32_t function)
{
	_gpio_set_pin_function(pin, function);
     22e:	2004      	movs	r0, #4
     230:	490f      	ldr	r1, [pc, #60]	; (270 <SPI_0_PORT_init+0x58>)
     232:	4c10      	ldr	r4, [pc, #64]	; (274 <SPI_0_PORT_init+0x5c>)
     234:	47a0      	blx	r4
 *                      (low power state)
 */
static inline void gpio_set_pin_direction(const uint8_t pin,
		const enum gpio_direction direction)
{
	_gpio_set_direction((enum gpio_port)GPIO_PORT(pin), 1U << GPIO_PIN(
     236:	2000      	movs	r0, #0
     238:	2120      	movs	r1, #32
     23a:	2202      	movs	r2, #2
     23c:	47a8      	blx	r5
 * \param[in] level true  = Pin level set to "high" state
 *                  false = Pin level set to "low" state
 */
static inline void gpio_set_pin_level(const uint8_t pin, const bool level)
{
	_gpio_set_level((enum gpio_port)GPIO_PORT(pin), 1U << GPIO_PIN(pin), level);
     23e:	2000      	movs	r0, #0
     240:	2120      	movs	r1, #32
     242:	2200      	movs	r2, #0
     244:	47b0      	blx	r6
 *                      found in the header files for the device
 *                                            
 */
static inline void gpio_set_pin_function(const uint32_t pin, uint32_t function)
{
	_gpio_set_pin_function(pin, function);
     246:	2005      	movs	r0, #5
     248:	490b      	ldr	r1, [pc, #44]	; (278 <SPI_0_PORT_init+0x60>)
     24a:	47a0      	blx	r4
 *                      (low power state)
 */
static inline void gpio_set_pin_direction(const uint8_t pin,
		const enum gpio_direction direction)
{
	_gpio_set_direction((enum gpio_port)GPIO_PORT(pin), 1U << GPIO_PIN(
     24c:	2000      	movs	r0, #0
     24e:	2140      	movs	r1, #64	; 0x40
     250:	2201      	movs	r2, #1
     252:	47a8      	blx	r5
 *                      GPIO_PULL_OFF  = Disable pin pull mode
 */
static inline void gpio_set_pin_pull_mode(const uint8_t pin,
		const enum gpio_pull_mode pull_mode)
{
	_gpio_set_pin_pull_mode((enum gpio_port)GPIO_PORT(pin), pin & 0x1F, pull_mode);
     254:	2000      	movs	r0, #0
     256:	2106      	movs	r1, #6
     258:	2200      	movs	r2, #0
     25a:	4b08      	ldr	r3, [pc, #32]	; (27c <SPI_0_PORT_init+0x64>)
     25c:	4798      	blx	r3
 *                      found in the header files for the device
 *                                            
 */
static inline void gpio_set_pin_function(const uint32_t pin, uint32_t function)
{
	_gpio_set_pin_function(pin, function);
     25e:	2006      	movs	r0, #6
     260:	4907      	ldr	r1, [pc, #28]	; (280 <SPI_0_PORT_init+0x68>)
     262:	47a0      	blx	r4
	        // <GPIO_PULL_UP"> Pull-up
	        // <GPIO_PULL_DOWN"> Pull-down
			GPIO_PULL_OFF);

	gpio_set_pin_function(PA06, PINMUX_PA06D_SERCOM0_PAD2);
}
     264:	bd70      	pop	{r4, r5, r6, pc}
     266:	46c0      	nop			; (mov r8, r8)
     268:	00001259 	.word	0x00001259
     26c:	000012fd 	.word	0x000012fd
     270:	00040003 	.word	0x00040003
     274:	000013e5 	.word	0x000013e5
     278:	00050003 	.word	0x00050003
     27c:	00001365 	.word	0x00001365
     280:	00060003 	.word	0x00060003

00000284 <SPI_0_CLOCK_init>:
void SPI_0_CLOCK_init(void)
{
     284:	b508      	push	{r3, lr}
	_pm_enable_bus_clock(PM_BUS_APBC, SERCOM0);
     286:	2003      	movs	r0, #3
     288:	4904      	ldr	r1, [pc, #16]	; (29c <SPI_0_CLOCK_init+0x18>)
     28a:	4b05      	ldr	r3, [pc, #20]	; (2a0 <SPI_0_CLOCK_init+0x1c>)
     28c:	4798      	blx	r3
}

static inline void hri_gclk_write_CLKCTRL_reg(const void *const hw, hri_gclk_clkctrl_reg_t data) 
{
        GCLK_CRITICAL_SECTION_ENTER();
        ((Gclk *)hw)->CLKCTRL.reg = data;
     28e:	4b05      	ldr	r3, [pc, #20]	; (2a4 <SPI_0_CLOCK_init+0x20>)
     290:	4a05      	ldr	r2, [pc, #20]	; (2a8 <SPI_0_CLOCK_init+0x24>)
     292:	805a      	strh	r2, [r3, #2]
     294:	4a05      	ldr	r2, [pc, #20]	; (2ac <SPI_0_CLOCK_init+0x28>)
     296:	805a      	strh	r2, [r3, #2]
	_gclk_enable_channel(SERCOM0_GCLK_ID_CORE, CONF_GCLK_SERCOM0_CORE_SRC);
	_gclk_enable_channel(SERCOM0_GCLK_ID_SLOW, CONF_GCLK_SERCOM0_SLOW_SRC);
}
     298:	bd08      	pop	{r3, pc}
     29a:	46c0      	nop			; (mov r8, r8)
     29c:	42000800 	.word	0x42000800
     2a0:	000011ad 	.word	0x000011ad
     2a4:	40000c00 	.word	0x40000c00
     2a8:	00004014 	.word	0x00004014
     2ac:	00004313 	.word	0x00004313

000002b0 <SPI_0_init>:
void SPI_0_init(void)
{
     2b0:	b508      	push	{r3, lr}
	SPI_0_CLOCK_init();
     2b2:	4b04      	ldr	r3, [pc, #16]	; (2c4 <SPI_0_init+0x14>)
     2b4:	4798      	blx	r3
	spi_m_sync_init(&SPI_0, SERCOM0);
     2b6:	4804      	ldr	r0, [pc, #16]	; (2c8 <SPI_0_init+0x18>)
     2b8:	4904      	ldr	r1, [pc, #16]	; (2cc <SPI_0_init+0x1c>)
     2ba:	4b05      	ldr	r3, [pc, #20]	; (2d0 <SPI_0_init+0x20>)
     2bc:	4798      	blx	r3
	SPI_0_PORT_init();
     2be:	4b05      	ldr	r3, [pc, #20]	; (2d4 <SPI_0_init+0x24>)
     2c0:	4798      	blx	r3
}
     2c2:	bd08      	pop	{r3, pc}
     2c4:	00000285 	.word	0x00000285
     2c8:	200005f4 	.word	0x200005f4
     2cc:	42000800 	.word	0x42000800
     2d0:	0000291d 	.word	0x0000291d
     2d4:	00000219 	.word	0x00000219

000002d8 <USART_0_PORT_init>:

void USART_0_PORT_init(void)
{
     2d8:	b510      	push	{r4, lr}
     2da:	2000      	movs	r0, #0
     2dc:	2103      	movs	r1, #3
     2de:	4c03      	ldr	r4, [pc, #12]	; (2ec <USART_0_PORT_init+0x14>)
     2e0:	47a0      	blx	r4
     2e2:	2001      	movs	r0, #1
     2e4:	4902      	ldr	r1, [pc, #8]	; (2f0 <USART_0_PORT_init+0x18>)
     2e6:	47a0      	blx	r4
	gpio_set_pin_function(PA00, PINMUX_PA00D_SERCOM1_PAD0);

	gpio_set_pin_function(PA01, PINMUX_PA01D_SERCOM1_PAD1);
}
     2e8:	bd10      	pop	{r4, pc}
     2ea:	46c0      	nop			; (mov r8, r8)
     2ec:	000013e5 	.word	0x000013e5
     2f0:	00010003 	.word	0x00010003

000002f4 <USART_0_CLOCK_init>:

void USART_0_CLOCK_init(void)
{
     2f4:	b508      	push	{r3, lr}
	_pm_enable_bus_clock(PM_BUS_APBC, SERCOM1);
     2f6:	2003      	movs	r0, #3
     2f8:	4904      	ldr	r1, [pc, #16]	; (30c <USART_0_CLOCK_init+0x18>)
     2fa:	4b05      	ldr	r3, [pc, #20]	; (310 <USART_0_CLOCK_init+0x1c>)
     2fc:	4798      	blx	r3
     2fe:	4b05      	ldr	r3, [pc, #20]	; (314 <USART_0_CLOCK_init+0x20>)
     300:	4a05      	ldr	r2, [pc, #20]	; (318 <USART_0_CLOCK_init+0x24>)
     302:	805a      	strh	r2, [r3, #2]
     304:	4a05      	ldr	r2, [pc, #20]	; (31c <USART_0_CLOCK_init+0x28>)
     306:	805a      	strh	r2, [r3, #2]
	_gclk_enable_channel(SERCOM1_GCLK_ID_CORE, CONF_GCLK_SERCOM1_CORE_SRC);
	_gclk_enable_channel(SERCOM1_GCLK_ID_SLOW, CONF_GCLK_SERCOM1_SLOW_SRC);
}
     308:	bd08      	pop	{r3, pc}
     30a:	46c0      	nop			; (mov r8, r8)
     30c:	42000c00 	.word	0x42000c00
     310:	000011ad 	.word	0x000011ad
     314:	40000c00 	.word	0x40000c00
     318:	00004015 	.word	0x00004015
     31c:	00004313 	.word	0x00004313

00000320 <USART_0_init>:

void USART_0_init(void)
{
     320:	b508      	push	{r3, lr}
	USART_0_CLOCK_init();
     322:	4b04      	ldr	r3, [pc, #16]	; (334 <USART_0_init+0x14>)
     324:	4798      	blx	r3
	usart_sync_init(&USART_0, SERCOM1);
     326:	4804      	ldr	r0, [pc, #16]	; (338 <USART_0_init+0x18>)
     328:	4904      	ldr	r1, [pc, #16]	; (33c <USART_0_init+0x1c>)
     32a:	4b05      	ldr	r3, [pc, #20]	; (340 <USART_0_init+0x20>)
     32c:	4798      	blx	r3
	USART_0_PORT_init();
     32e:	4b05      	ldr	r3, [pc, #20]	; (344 <USART_0_init+0x24>)
     330:	4798      	blx	r3
}
     332:	bd08      	pop	{r3, pc}
     334:	000002f5 	.word	0x000002f5
     338:	20000608 	.word	0x20000608
     33c:	42000c00 	.word	0x42000c00
     340:	00002d49 	.word	0x00002d49
     344:	000002d9 	.word	0x000002d9

00000348 <EXTERNAL_IRQ_0_init>:
	timer_init(&TIMER_0, TC3, _tc_get_timer());
}


void EXTERNAL_IRQ_0_init(void)
{
     348:	b508      	push	{r3, lr}
     34a:	4a03      	ldr	r2, [pc, #12]	; (358 <EXTERNAL_IRQ_0_init+0x10>)
     34c:	4b03      	ldr	r3, [pc, #12]	; (35c <EXTERNAL_IRQ_0_init+0x14>)
     34e:	805a      	strh	r2, [r3, #2]
	_gclk_enable_channel(EIC_GCLK_ID, CONF_GCLK_EIC_SRC);
	ext_irq_init();
     350:	4b03      	ldr	r3, [pc, #12]	; (360 <EXTERNAL_IRQ_0_init+0x18>)
     352:	4798      	blx	r3
}
     354:	bd08      	pop	{r3, pc}
     356:	46c0      	nop			; (mov r8, r8)
     358:	00004005 	.word	0x00004005
     35c:	40000c00 	.word	0x40000c00
     360:	00002875 	.word	0x00002875

00000364 <AC_0_CLOCK_init>:
void AC_0_PORT_init(void)
{
}

void AC_0_CLOCK_init(void)
{
     364:	b508      	push	{r3, lr}
	_pm_enable_bus_clock(PM_BUS_APBC, AC);
     366:	2003      	movs	r0, #3
     368:	4904      	ldr	r1, [pc, #16]	; (37c <AC_0_CLOCK_init+0x18>)
     36a:	4b05      	ldr	r3, [pc, #20]	; (380 <AC_0_CLOCK_init+0x1c>)
     36c:	4798      	blx	r3
     36e:	4b05      	ldr	r3, [pc, #20]	; (384 <AC_0_CLOCK_init+0x20>)
     370:	4a05      	ldr	r2, [pc, #20]	; (388 <AC_0_CLOCK_init+0x24>)
     372:	805a      	strh	r2, [r3, #2]
     374:	4a05      	ldr	r2, [pc, #20]	; (38c <AC_0_CLOCK_init+0x28>)
     376:	805a      	strh	r2, [r3, #2]
	_gclk_enable_channel(AC_GCLK_ID_DIG, CONF_GCLK_DIG_AC_SRC);
	_gclk_enable_channel(AC_GCLK_ID_ANA, CONF_GCLK_ANA_AC_SRC);
}
     378:	bd08      	pop	{r3, pc}
     37a:	46c0      	nop			; (mov r8, r8)
     37c:	42004400 	.word	0x42004400
     380:	000011ad 	.word	0x000011ad
     384:	40000c00 	.word	0x40000c00
     388:	0000401f 	.word	0x0000401f
     38c:	00004020 	.word	0x00004020

00000390 <AC_0_init>:

void AC_0_init(void)
{
     390:	b508      	push	{r3, lr}
	AC_0_CLOCK_init();
     392:	4b03      	ldr	r3, [pc, #12]	; (3a0 <AC_0_init+0x10>)
     394:	4798      	blx	r3
	ac_sync_init(&AC_0, AC);
     396:	4803      	ldr	r0, [pc, #12]	; (3a4 <AC_0_init+0x14>)
     398:	4903      	ldr	r1, [pc, #12]	; (3a8 <AC_0_init+0x18>)
     39a:	4b04      	ldr	r3, [pc, #16]	; (3ac <AC_0_init+0x1c>)
     39c:	4798      	blx	r3
	AC_0_PORT_init();
}
     39e:	bd08      	pop	{r3, pc}
     3a0:	00000365 	.word	0x00000365
     3a4:	200005c4 	.word	0x200005c4
     3a8:	42004400 	.word	0x42004400
     3ac:	000027a5 	.word	0x000027a5

000003b0 <DAC_0_CLOCK_init>:
void DAC_0_PORT_init(void)
{
}

void DAC_0_CLOCK_init(void)
{
     3b0:	b508      	push	{r3, lr}
	_pm_enable_bus_clock(PM_BUS_APBC, DAC);
     3b2:	2003      	movs	r0, #3
     3b4:	4903      	ldr	r1, [pc, #12]	; (3c4 <DAC_0_CLOCK_init+0x14>)
     3b6:	4b04      	ldr	r3, [pc, #16]	; (3c8 <DAC_0_CLOCK_init+0x18>)
     3b8:	4798      	blx	r3
     3ba:	4a04      	ldr	r2, [pc, #16]	; (3cc <DAC_0_CLOCK_init+0x1c>)
     3bc:	4b04      	ldr	r3, [pc, #16]	; (3d0 <DAC_0_CLOCK_init+0x20>)
     3be:	805a      	strh	r2, [r3, #2]
	_gclk_enable_channel(DAC_GCLK_ID, CONF_GCLK_DAC_SRC);
}
     3c0:	bd08      	pop	{r3, pc}
     3c2:	46c0      	nop			; (mov r8, r8)
     3c4:	42004800 	.word	0x42004800
     3c8:	000011ad 	.word	0x000011ad
     3cc:	00004021 	.word	0x00004021
     3d0:	40000c00 	.word	0x40000c00

000003d4 <DAC_0_init>:

void DAC_0_init(void)
{
     3d4:	b508      	push	{r3, lr}
	DAC_0_CLOCK_init();
     3d6:	4b03      	ldr	r3, [pc, #12]	; (3e4 <DAC_0_init+0x10>)
     3d8:	4798      	blx	r3
	dac_sync_init(&DAC_0, DAC);
     3da:	4803      	ldr	r0, [pc, #12]	; (3e8 <DAC_0_init+0x14>)
     3dc:	4903      	ldr	r1, [pc, #12]	; (3ec <DAC_0_init+0x18>)
     3de:	4b04      	ldr	r3, [pc, #16]	; (3f0 <DAC_0_init+0x1c>)
     3e0:	4798      	blx	r3
	DAC_0_PORT_init();
}
     3e2:	bd08      	pop	{r3, pc}
     3e4:	000003b1 	.word	0x000003b1
     3e8:	200005e8 	.word	0x200005e8
     3ec:	42004800 	.word	0x42004800
     3f0:	000027f5 	.word	0x000027f5

000003f4 <WDT_0_CLOCK_init>:
		i = ( i+1 ) % 1024;
	}
}

void WDT_0_CLOCK_init(void)
{
     3f4:	b508      	push	{r3, lr}
	_pm_enable_bus_clock(PM_BUS_APBA, WDT);
     3f6:	2001      	movs	r0, #1
     3f8:	4903      	ldr	r1, [pc, #12]	; (408 <WDT_0_CLOCK_init+0x14>)
     3fa:	4b04      	ldr	r3, [pc, #16]	; (40c <WDT_0_CLOCK_init+0x18>)
     3fc:	4798      	blx	r3
     3fe:	4a04      	ldr	r2, [pc, #16]	; (410 <WDT_0_CLOCK_init+0x1c>)
     400:	4b04      	ldr	r3, [pc, #16]	; (414 <WDT_0_CLOCK_init+0x20>)
     402:	805a      	strh	r2, [r3, #2]
	_gclk_enable_channel(WDT_GCLK_ID, CONF_GCLK_WDT_SRC);
}
     404:	bd08      	pop	{r3, pc}
     406:	46c0      	nop			; (mov r8, r8)
     408:	40001000 	.word	0x40001000
     40c:	000011ad 	.word	0x000011ad
     410:	00004003 	.word	0x00004003
     414:	40000c00 	.word	0x40000c00

00000418 <WDT_0_init>:

void WDT_0_init(void)
{
     418:	b508      	push	{r3, lr}
	WDT_0_CLOCK_init();
     41a:	4b06      	ldr	r3, [pc, #24]	; (434 <WDT_0_init+0x1c>)
     41c:	4798      	blx	r3
 * \retval 0 Completed sucessfully.
 * \retval -1 Always on or enabled, needn't init again.
 */
static inline int32_t wdt_init(struct wdt_descriptor *const wdt, const void *hw)
{
	ASSERT(wdt && hw);
     41e:	2001      	movs	r0, #1
     420:	4905      	ldr	r1, [pc, #20]	; (438 <WDT_0_init+0x20>)
     422:	224c      	movs	r2, #76	; 0x4c
     424:	4b05      	ldr	r3, [pc, #20]	; (43c <WDT_0_init+0x24>)
     426:	4798      	blx	r3

	wdt->dev.hw = (void *)hw;
     428:	4805      	ldr	r0, [pc, #20]	; (440 <WDT_0_init+0x28>)
     42a:	4b06      	ldr	r3, [pc, #24]	; (444 <WDT_0_init+0x2c>)
     42c:	6003      	str	r3, [r0, #0]

	return _wdt_init(&wdt->dev);
     42e:	4b06      	ldr	r3, [pc, #24]	; (448 <WDT_0_init+0x30>)
     430:	4798      	blx	r3
	wdt_init(&WDT_0, WDT);
}
     432:	bd08      	pop	{r3, pc}
     434:	000003f5 	.word	0x000003f5
     438:	00003218 	.word	0x00003218
     43c:	000030d1 	.word	0x000030d1
     440:	200005e4 	.word	0x200005e4
     444:	40001000 	.word	0x40001000
     448:	0000273d 	.word	0x0000273d

0000044c <DMA_0_CLOCK_init>:
	wdt_set_timeout_period(&WDT_0, clk_rate, timeout_period);
	wdt_enable(&WDT_0);
}

void DMA_0_CLOCK_init(void)
{
     44c:	b538      	push	{r3, r4, r5, lr}
	_pm_enable_bus_clock(PM_BUS_AHB, DMAC);
     44e:	4d04      	ldr	r5, [pc, #16]	; (460 <DMA_0_CLOCK_init+0x14>)
     450:	2000      	movs	r0, #0
     452:	1c29      	adds	r1, r5, #0
     454:	4c03      	ldr	r4, [pc, #12]	; (464 <DMA_0_CLOCK_init+0x18>)
     456:	47a0      	blx	r4
	_pm_enable_bus_clock(PM_BUS_APBB, DMAC);
     458:	2002      	movs	r0, #2
     45a:	1c29      	adds	r1, r5, #0
     45c:	47a0      	blx	r4
}
     45e:	bd38      	pop	{r3, r4, r5, pc}
     460:	41004800 	.word	0x41004800
     464:	000011ad 	.word	0x000011ad

00000468 <DMA_0_init>:

void DMA_0_init(void)
{
     468:	b508      	push	{r3, lr}
	DMA_0_CLOCK_init();
     46a:	4b02      	ldr	r3, [pc, #8]	; (474 <DMA_0_init+0xc>)
     46c:	4798      	blx	r3
	dma_memory_init();
     46e:	4b02      	ldr	r3, [pc, #8]	; (478 <DMA_0_init+0x10>)
     470:	4798      	blx	r3
}
     472:	bd08      	pop	{r3, pc}
     474:	0000044d 	.word	0x0000044d
     478:	000028a1 	.word	0x000028a1

0000047c <USB_0_PORT_init>:

	dma_memcpy(destination_memory, source_memory, 10);
}

void USB_0_PORT_init(void)
{
     47c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 *                      (low power state)
 */
static inline void gpio_set_pin_direction(const uint8_t pin,
		const enum gpio_direction direction)
{
	_gpio_set_direction((enum gpio_port)GPIO_PORT(pin), 1U << GPIO_PIN(
     47e:	2480      	movs	r4, #128	; 0x80
     480:	0464      	lsls	r4, r4, #17
     482:	2000      	movs	r0, #0
     484:	1c21      	adds	r1, r4, #0
     486:	2202      	movs	r2, #2
     488:	4f10      	ldr	r7, [pc, #64]	; (4cc <USB_0_PORT_init+0x50>)
     48a:	47b8      	blx	r7
 * \param[in] level true  = Pin level set to "high" state
 *                  false = Pin level set to "low" state
 */
static inline void gpio_set_pin_level(const uint8_t pin, const bool level)
{
	_gpio_set_level((enum gpio_port)GPIO_PORT(pin), 1U << GPIO_PIN(pin), level);
     48c:	2000      	movs	r0, #0
     48e:	1c21      	adds	r1, r4, #0
     490:	2200      	movs	r2, #0
     492:	4e0f      	ldr	r6, [pc, #60]	; (4d0 <USB_0_PORT_init+0x54>)
     494:	47b0      	blx	r6
 *                      GPIO_PULL_OFF  = Disable pin pull mode
 */
static inline void gpio_set_pin_pull_mode(const uint8_t pin,
		const enum gpio_pull_mode pull_mode)
{
	_gpio_set_pin_pull_mode((enum gpio_port)GPIO_PORT(pin), pin & 0x1F, pull_mode);
     496:	2000      	movs	r0, #0
     498:	2118      	movs	r1, #24
     49a:	2200      	movs	r2, #0
     49c:	4d0d      	ldr	r5, [pc, #52]	; (4d4 <USB_0_PORT_init+0x58>)
     49e:	47a8      	blx	r5
 *                      found in the header files for the device
 *                                            
 */
static inline void gpio_set_pin_function(const uint32_t pin, uint32_t function)
{
	_gpio_set_pin_function(pin, function);
     4a0:	2018      	movs	r0, #24
     4a2:	490d      	ldr	r1, [pc, #52]	; (4d8 <USB_0_PORT_init+0x5c>)
     4a4:	4c0d      	ldr	r4, [pc, #52]	; (4dc <USB_0_PORT_init+0x60>)
     4a6:	47a0      	blx	r4
 *                      (low power state)
 */
static inline void gpio_set_pin_direction(const uint8_t pin,
		const enum gpio_direction direction)
{
	_gpio_set_direction((enum gpio_port)GPIO_PORT(pin), 1U << GPIO_PIN(
     4a8:	2000      	movs	r0, #0
     4aa:	2180      	movs	r1, #128	; 0x80
     4ac:	0489      	lsls	r1, r1, #18
     4ae:	2202      	movs	r2, #2
     4b0:	47b8      	blx	r7
 * \param[in] level true  = Pin level set to "high" state
 *                  false = Pin level set to "low" state
 */
static inline void gpio_set_pin_level(const uint8_t pin, const bool level)
{
	_gpio_set_level((enum gpio_port)GPIO_PORT(pin), 1U << GPIO_PIN(pin), level);
     4b2:	2000      	movs	r0, #0
     4b4:	2180      	movs	r1, #128	; 0x80
     4b6:	0489      	lsls	r1, r1, #18
     4b8:	2200      	movs	r2, #0
     4ba:	47b0      	blx	r6
 *                      GPIO_PULL_OFF  = Disable pin pull mode
 */
static inline void gpio_set_pin_pull_mode(const uint8_t pin,
		const enum gpio_pull_mode pull_mode)
{
	_gpio_set_pin_pull_mode((enum gpio_port)GPIO_PORT(pin), pin & 0x1F, pull_mode);
     4bc:	2000      	movs	r0, #0
     4be:	2119      	movs	r1, #25
     4c0:	2200      	movs	r2, #0
     4c2:	47a8      	blx	r5
 *                      found in the header files for the device
 *                                            
 */
static inline void gpio_set_pin_function(const uint32_t pin, uint32_t function)
{
	_gpio_set_pin_function(pin, function);
     4c4:	2019      	movs	r0, #25
     4c6:	4906      	ldr	r1, [pc, #24]	; (4e0 <USB_0_PORT_init+0x64>)
     4c8:	47a0      	blx	r4
	        // <GPIO_PULL_UP"> Pull-up
	        // <GPIO_PULL_DOWN"> Pull-down
			GPIO_PULL_OFF);

	gpio_set_pin_function(PA25, PINMUX_PA25G_USB_DP);
}
     4ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     4cc:	00001259 	.word	0x00001259
     4d0:	000012fd 	.word	0x000012fd
     4d4:	00001365 	.word	0x00001365
     4d8:	00180006 	.word	0x00180006
     4dc:	000013e5 	.word	0x000013e5
     4e0:	00190006 	.word	0x00190006

000004e4 <USB_0_CLOCK_init>:
	( CONF_GCLK_USB_FREQUENCY < ( 48000000 - 48000000/400 ))
#    warning USB clock should be 48MHz ~ 0.25% clock, check your configuration!
#endif

void USB_0_CLOCK_init(void)
{
     4e4:	b538      	push	{r3, r4, r5, lr}
	_pm_enable_bus_clock(PM_BUS_APBB, USB);
     4e6:	4d06      	ldr	r5, [pc, #24]	; (500 <USB_0_CLOCK_init+0x1c>)
     4e8:	2002      	movs	r0, #2
     4ea:	1c29      	adds	r1, r5, #0
     4ec:	4c05      	ldr	r4, [pc, #20]	; (504 <USB_0_CLOCK_init+0x20>)
     4ee:	47a0      	blx	r4
	_pm_enable_bus_clock(PM_BUS_AHB, USB);
     4f0:	2000      	movs	r0, #0
     4f2:	1c29      	adds	r1, r5, #0
     4f4:	47a0      	blx	r4
     4f6:	4a04      	ldr	r2, [pc, #16]	; (508 <USB_0_CLOCK_init+0x24>)
     4f8:	4b04      	ldr	r3, [pc, #16]	; (50c <USB_0_CLOCK_init+0x28>)
     4fa:	805a      	strh	r2, [r3, #2]
	_gclk_enable_channel(USB_GCLK_ID, CONF_GCLK_USB_SRC);
}
     4fc:	bd38      	pop	{r3, r4, r5, pc}
     4fe:	46c0      	nop			; (mov r8, r8)
     500:	41005000 	.word	0x41005000
     504:	000011ad 	.word	0x000011ad
     508:	00004006 	.word	0x00004006
     50c:	40000c00 	.word	0x40000c00

00000510 <USB_0_init>:

void USB_0_init(void)
{
     510:	b508      	push	{r3, lr}
	USB_0_CLOCK_init();
     512:	4b03      	ldr	r3, [pc, #12]	; (520 <USB_0_init+0x10>)
     514:	4798      	blx	r3
	usb_d_init();
     516:	4b03      	ldr	r3, [pc, #12]	; (524 <USB_0_init+0x14>)
     518:	4798      	blx	r3
	USB_0_PORT_init();
     51a:	4b03      	ldr	r3, [pc, #12]	; (528 <USB_0_init+0x18>)
     51c:	4798      	blx	r3
}
     51e:	bd08      	pop	{r3, pc}
     520:	000004e5 	.word	0x000004e5
     524:	00002fed 	.word	0x00002fed
     528:	0000047d 	.word	0x0000047d

0000052c <SERCOM0_Handler>:
		__WFI();
	}
}

void SERCOM0_Handler(void)
{
     52c:	b508      	push	{r3, lr}
	if (_irq_table[ SERCOM0_IRQn + 0 ]) {
     52e:	4b05      	ldr	r3, [pc, #20]	; (544 <SERCOM0_Handler+0x18>)
     530:	6a5b      	ldr	r3, [r3, #36]	; 0x24
     532:	2b00      	cmp	r3, #0
     534:	d003      	beq.n	53e <SERCOM0_Handler+0x12>
		_irq_table[ SERCOM0_IRQn + 0 ]->handler(
     536:	6858      	ldr	r0, [r3, #4]
     538:	681b      	ldr	r3, [r3, #0]
     53a:	4798      	blx	r3
     53c:	e001      	b.n	542 <SERCOM0_Handler+0x16>
				_irq_table[ SERCOM0_IRQn + 0 ]->parameter);
	} else {
		Default_Handler();
     53e:	4b02      	ldr	r3, [pc, #8]	; (548 <SERCOM0_Handler+0x1c>)
     540:	4798      	blx	r3
	}
}
     542:	bd08      	pop	{r3, pc}
     544:	20001d54 	.word	0x20001d54
     548:	0000099d 	.word	0x0000099d

0000054c <SERCOM1_Handler>:
void SERCOM1_Handler(void)
{
     54c:	b508      	push	{r3, lr}
	if (_irq_table[ SERCOM0_IRQn + 1 ]) {
     54e:	4b05      	ldr	r3, [pc, #20]	; (564 <SERCOM1_Handler+0x18>)
     550:	6a9b      	ldr	r3, [r3, #40]	; 0x28
     552:	2b00      	cmp	r3, #0
     554:	d003      	beq.n	55e <SERCOM1_Handler+0x12>
		_irq_table[ SERCOM0_IRQn + 1 ]->handler(
     556:	6858      	ldr	r0, [r3, #4]
     558:	681b      	ldr	r3, [r3, #0]
     55a:	4798      	blx	r3
     55c:	e001      	b.n	562 <SERCOM1_Handler+0x16>
				_irq_table[ SERCOM0_IRQn + 1 ]->parameter);
	} else {
		Default_Handler();
     55e:	4b02      	ldr	r3, [pc, #8]	; (568 <SERCOM1_Handler+0x1c>)
     560:	4798      	blx	r3
	}
}
     562:	bd08      	pop	{r3, pc}
     564:	20001d54 	.word	0x20001d54
     568:	0000099d 	.word	0x0000099d

0000056c <TC3_Handler>:
void TC3_Handler(void)
{
     56c:	b508      	push	{r3, lr}
	if (_irq_table[ TCC0_IRQn + 3 ]) {
     56e:	4b05      	ldr	r3, [pc, #20]	; (584 <TC3_Handler+0x18>)
     570:	6c9b      	ldr	r3, [r3, #72]	; 0x48
     572:	2b00      	cmp	r3, #0
     574:	d003      	beq.n	57e <TC3_Handler+0x12>
		_irq_table[ TCC0_IRQn + 3 ]->handler(
     576:	6858      	ldr	r0, [r3, #4]
     578:	681b      	ldr	r3, [r3, #0]
     57a:	4798      	blx	r3
     57c:	e001      	b.n	582 <TC3_Handler+0x16>
				_irq_table[ TCC0_IRQn + 3 ]->parameter);
	} else {
		Default_Handler();
     57e:	4b02      	ldr	r3, [pc, #8]	; (588 <TC3_Handler+0x1c>)
     580:	4798      	blx	r3
	}
}
     582:	bd08      	pop	{r3, pc}
     584:	20001d54 	.word	0x20001d54
     588:	0000099d 	.word	0x0000099d

0000058c <EIC_Handler>:
void EIC_Handler(void)
{
     58c:	b508      	push	{r3, lr}
	if (_irq_table[ EIC_IRQn + 0 ]) {
     58e:	4b05      	ldr	r3, [pc, #20]	; (5a4 <EIC_Handler+0x18>)
     590:	691b      	ldr	r3, [r3, #16]
     592:	2b00      	cmp	r3, #0
     594:	d003      	beq.n	59e <EIC_Handler+0x12>
		_irq_table[ EIC_IRQn + 0 ]->handler(
     596:	6858      	ldr	r0, [r3, #4]
     598:	681b      	ldr	r3, [r3, #0]
     59a:	4798      	blx	r3
     59c:	e001      	b.n	5a2 <EIC_Handler+0x16>
				_irq_table[ EIC_IRQn + 0 ]->parameter);
	} else {
		Default_Handler();
     59e:	4b02      	ldr	r3, [pc, #8]	; (5a8 <EIC_Handler+0x1c>)
     5a0:	4798      	blx	r3
	}
}
     5a2:	bd08      	pop	{r3, pc}
     5a4:	20001d54 	.word	0x20001d54
     5a8:	0000099d 	.word	0x0000099d

000005ac <AC_Handler>:
void AC_Handler(void)
{
     5ac:	b508      	push	{r3, lr}
	if (_irq_table[ AC_IRQn + 0 ]) {
     5ae:	4b05      	ldr	r3, [pc, #20]	; (5c4 <AC_Handler+0x18>)
     5b0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
     5b2:	2b00      	cmp	r3, #0
     5b4:	d003      	beq.n	5be <AC_Handler+0x12>
		_irq_table[ AC_IRQn + 0 ]->handler(_irq_table[ AC_IRQn + 0 ]->parameter);
     5b6:	6858      	ldr	r0, [r3, #4]
     5b8:	681b      	ldr	r3, [r3, #0]
     5ba:	4798      	blx	r3
     5bc:	e001      	b.n	5c2 <AC_Handler+0x16>
	} else {
		Default_Handler();
     5be:	4b02      	ldr	r3, [pc, #8]	; (5c8 <AC_Handler+0x1c>)
     5c0:	4798      	blx	r3
	}
}
     5c2:	bd08      	pop	{r3, pc}
     5c4:	20001d54 	.word	0x20001d54
     5c8:	0000099d 	.word	0x0000099d

000005cc <DAC_Handler>:
void DAC_Handler(void)
{
     5cc:	b508      	push	{r3, lr}
	if (_irq_table[ DAC_IRQn + 0 ]) {
     5ce:	4b05      	ldr	r3, [pc, #20]	; (5e4 <DAC_Handler+0x18>)
     5d0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
     5d2:	2b00      	cmp	r3, #0
     5d4:	d003      	beq.n	5de <DAC_Handler+0x12>
		_irq_table[ DAC_IRQn + 0 ]->handler(
     5d6:	6858      	ldr	r0, [r3, #4]
     5d8:	681b      	ldr	r3, [r3, #0]
     5da:	4798      	blx	r3
     5dc:	e001      	b.n	5e2 <DAC_Handler+0x16>
				_irq_table[ DAC_IRQn + 0 ]->parameter);
	} else {
		Default_Handler();
     5de:	4b02      	ldr	r3, [pc, #8]	; (5e8 <DAC_Handler+0x1c>)
     5e0:	4798      	blx	r3
	}
}
     5e2:	bd08      	pop	{r3, pc}
     5e4:	20001d54 	.word	0x20001d54
     5e8:	0000099d 	.word	0x0000099d

000005ec <WDT_Handler>:
void WDT_Handler(void)
{
     5ec:	b508      	push	{r3, lr}
	if (_irq_table[ WDT_IRQn + 0 ]) {
     5ee:	4b05      	ldr	r3, [pc, #20]	; (604 <WDT_Handler+0x18>)
     5f0:	689b      	ldr	r3, [r3, #8]
     5f2:	2b00      	cmp	r3, #0
     5f4:	d003      	beq.n	5fe <WDT_Handler+0x12>
		_irq_table[ WDT_IRQn + 0 ]->handler(
     5f6:	6858      	ldr	r0, [r3, #4]
     5f8:	681b      	ldr	r3, [r3, #0]
     5fa:	4798      	blx	r3
     5fc:	e001      	b.n	602 <WDT_Handler+0x16>
				_irq_table[ WDT_IRQn + 0 ]->parameter);
	} else {
		Default_Handler();
     5fe:	4b02      	ldr	r3, [pc, #8]	; (608 <WDT_Handler+0x1c>)
     600:	4798      	blx	r3
	}
}
     602:	bd08      	pop	{r3, pc}
     604:	20001d54 	.word	0x20001d54
     608:	0000099d 	.word	0x0000099d

0000060c <DMAC_Handler>:
void DMAC_Handler(void)
{
     60c:	b508      	push	{r3, lr}
	if (_irq_table[ DMAC_IRQn + 0 ]) {
     60e:	4b05      	ldr	r3, [pc, #20]	; (624 <DMAC_Handler+0x18>)
     610:	699b      	ldr	r3, [r3, #24]
     612:	2b00      	cmp	r3, #0
     614:	d003      	beq.n	61e <DMAC_Handler+0x12>
		_irq_table[ DMAC_IRQn + 0 ]->handler(
     616:	6858      	ldr	r0, [r3, #4]
     618:	681b      	ldr	r3, [r3, #0]
     61a:	4798      	blx	r3
     61c:	e001      	b.n	622 <DMAC_Handler+0x16>
				_irq_table[ DMAC_IRQn + 0 ]->parameter);
	} else {
		Default_Handler();
     61e:	4b02      	ldr	r3, [pc, #8]	; (628 <DMAC_Handler+0x1c>)
     620:	4798      	blx	r3
	}
}
     622:	bd08      	pop	{r3, pc}
     624:	20001d54 	.word	0x20001d54
     628:	0000099d 	.word	0x0000099d

0000062c <SYSCTRL_Handler>:
void SYSCTRL_Handler(void)
{
     62c:	b508      	push	{r3, lr}
	if (_irq_table[ SYSCTRL_IRQn + 0 ]) {
     62e:	4b05      	ldr	r3, [pc, #20]	; (644 <SYSCTRL_Handler+0x18>)
     630:	685b      	ldr	r3, [r3, #4]
     632:	2b00      	cmp	r3, #0
     634:	d003      	beq.n	63e <SYSCTRL_Handler+0x12>
		_irq_table[ SYSCTRL_IRQn + 0 ]->handler(
     636:	6858      	ldr	r0, [r3, #4]
     638:	681b      	ldr	r3, [r3, #0]
     63a:	4798      	blx	r3
     63c:	e001      	b.n	642 <SYSCTRL_Handler+0x16>
				_irq_table[ SYSCTRL_IRQn + 0 ]->parameter);
	} else {
		Default_Handler();
     63e:	4b02      	ldr	r3, [pc, #8]	; (648 <SYSCTRL_Handler+0x1c>)
     640:	4798      	blx	r3
	}
}
     642:	bd08      	pop	{r3, pc}
     644:	20001d54 	.word	0x20001d54
     648:	0000099d 	.word	0x0000099d

0000064c <PM_Handler>:
void PM_Handler(void)
{
     64c:	b508      	push	{r3, lr}
	if (_irq_table[ PM_IRQn + 0 ]) {
     64e:	4b05      	ldr	r3, [pc, #20]	; (664 <PM_Handler+0x18>)
     650:	681b      	ldr	r3, [r3, #0]
     652:	2b00      	cmp	r3, #0
     654:	d003      	beq.n	65e <PM_Handler+0x12>
		_irq_table[ PM_IRQn + 0 ]->handler(_irq_table[ PM_IRQn + 0 ]->parameter);
     656:	6858      	ldr	r0, [r3, #4]
     658:	681b      	ldr	r3, [r3, #0]
     65a:	4798      	blx	r3
     65c:	e001      	b.n	662 <PM_Handler+0x16>
	} else {
		Default_Handler();
     65e:	4b02      	ldr	r3, [pc, #8]	; (668 <PM_Handler+0x1c>)
     660:	4798      	blx	r3
	}
}
     662:	bd08      	pop	{r3, pc}
     664:	20001d54 	.word	0x20001d54
     668:	0000099d 	.word	0x0000099d

0000066c <USB_Handler>:
void USB_Handler(void)
{
     66c:	b508      	push	{r3, lr}
	if (_irq_table[ USB_IRQn + 0 ]) {
     66e:	4b05      	ldr	r3, [pc, #20]	; (684 <USB_Handler+0x18>)
     670:	69db      	ldr	r3, [r3, #28]
     672:	2b00      	cmp	r3, #0
     674:	d003      	beq.n	67e <USB_Handler+0x12>
		_irq_table[ USB_IRQn + 0 ]->handler(
     676:	6858      	ldr	r0, [r3, #4]
     678:	681b      	ldr	r3, [r3, #0]
     67a:	4798      	blx	r3
     67c:	e001      	b.n	682 <USB_Handler+0x16>
				_irq_table[ USB_IRQn + 0 ]->parameter);
	} else {
		Default_Handler();
     67e:	4b02      	ldr	r3, [pc, #8]	; (688 <USB_Handler+0x1c>)
     680:	4798      	blx	r3
	}
}
     682:	bd08      	pop	{r3, pc}
     684:	20001d54 	.word	0x20001d54
     688:	0000099d 	.word	0x0000099d

0000068c <TIMER_0_example>:
	
}


void TIMER_0_example(void)
{
     68c:	b570      	push	{r4, r5, r6, lr}
	TIMER_0_task1.interval = 1;
     68e:	4c0e      	ldr	r4, [pc, #56]	; (6c8 <TIMER_0_example+0x3c>)
     690:	2301      	movs	r3, #1
     692:	60e3      	str	r3, [r4, #12]
	TIMER_0_task1.cb = TIMER_0_task1_cb;
     694:	4a0d      	ldr	r2, [pc, #52]	; (6cc <TIMER_0_example+0x40>)
     696:	6122      	str	r2, [r4, #16]
	TIMER_0_task1.mode = TIMER_TASK_REPEAT;
     698:	7523      	strb	r3, [r4, #20]
	TIMER_0_task2.interval = 2;
     69a:	2202      	movs	r2, #2
     69c:	6222      	str	r2, [r4, #32]
	TIMER_0_task2.cb = TIMER_0_task2_cb;
     69e:	4a0c      	ldr	r2, [pc, #48]	; (6d0 <TIMER_0_example+0x44>)
     6a0:	6262      	str	r2, [r4, #36]	; 0x24
	TIMER_0_task2.mode = TIMER_TASK_REPEAT;
     6a2:	2228      	movs	r2, #40	; 0x28
     6a4:	54a3      	strb	r3, [r4, r2]

	timer_add_task(&TIMER_0, &TIMER_0_task1);
     6a6:	4d0b      	ldr	r5, [pc, #44]	; (6d4 <TIMER_0_example+0x48>)
     6a8:	1d21      	adds	r1, r4, #4
     6aa:	1c28      	adds	r0, r5, #0
     6ac:	4e0a      	ldr	r6, [pc, #40]	; (6d8 <TIMER_0_example+0x4c>)
     6ae:	47b0      	blx	r6
	timer_add_task(&TIMER_0, &TIMER_0_task2);
     6b0:	1c21      	adds	r1, r4, #0
     6b2:	3118      	adds	r1, #24
     6b4:	1c28      	adds	r0, r5, #0
     6b6:	47b0      	blx	r6
	timer_set_clock_cycles_per_tick(&TIMER_0,1);
     6b8:	1c28      	adds	r0, r5, #0
     6ba:	2101      	movs	r1, #1
     6bc:	4b07      	ldr	r3, [pc, #28]	; (6dc <TIMER_0_example+0x50>)
     6be:	4798      	blx	r3
	timer_start(&TIMER_0);
     6c0:	1c28      	adds	r0, r5, #0
     6c2:	4b07      	ldr	r3, [pc, #28]	; (6e0 <TIMER_0_example+0x54>)
     6c4:	4798      	blx	r3
}
     6c6:	bd70      	pop	{r4, r5, r6, pc}
     6c8:	2000003c 	.word	0x2000003c
     6cc:	00000115 	.word	0x00000115
     6d0:	00000129 	.word	0x00000129
     6d4:	20001d38 	.word	0x20001d38
     6d8:	00002bcd 	.word	0x00002bcd
     6dc:	00002ba1 	.word	0x00002ba1
     6e0:	00002b65 	.word	0x00002b65

000006e4 <system_init>:
void EXTERNAL_IRQ_0_example(void)
{
}

void system_init(void)
{
     6e4:	b510      	push	{r4, lr}
 * Currently the following initialization functions are supported:
 *  - System clock initialization
 */
static inline void init_mcu(void)
{
	_init_chip();
     6e6:	4b11      	ldr	r3, [pc, #68]	; (72c <system_init+0x48>)
     6e8:	4798      	blx	r3
	init_mcu();

	SPI_0_init();
     6ea:	4b11      	ldr	r3, [pc, #68]	; (730 <system_init+0x4c>)
     6ec:	4798      	blx	r3

	USART_0_init();
     6ee:	4b11      	ldr	r3, [pc, #68]	; (734 <system_init+0x50>)
     6f0:	4798      	blx	r3
 *
 * Enables Timer peripheral, clocks and initializes Timer driver
 */
static void TIMER_0_init(void)
{
	_pm_enable_bus_clock(PM_BUS_APBC, TC3);
     6f2:	4c11      	ldr	r4, [pc, #68]	; (738 <system_init+0x54>)
     6f4:	2003      	movs	r0, #3
     6f6:	1c21      	adds	r1, r4, #0
     6f8:	4b10      	ldr	r3, [pc, #64]	; (73c <system_init+0x58>)
     6fa:	4798      	blx	r3
     6fc:	4a10      	ldr	r2, [pc, #64]	; (740 <system_init+0x5c>)
     6fe:	4b11      	ldr	r3, [pc, #68]	; (744 <system_init+0x60>)
     700:	805a      	strh	r2, [r3, #2]
	_gclk_enable_channel(TC3_GCLK_ID, CONF_GCLK_TC3_SRC);
	timer_init(&TIMER_0, TC3, _tc_get_timer());
     702:	4b11      	ldr	r3, [pc, #68]	; (748 <system_init+0x64>)
     704:	4798      	blx	r3
     706:	1c02      	adds	r2, r0, #0
     708:	4810      	ldr	r0, [pc, #64]	; (74c <system_init+0x68>)
     70a:	1c21      	adds	r1, r4, #0
     70c:	4b10      	ldr	r3, [pc, #64]	; (750 <system_init+0x6c>)
     70e:	4798      	blx	r3
	SPI_0_init();

	USART_0_init();

	TIMER_0_init();
	EXTERNAL_IRQ_0_init();
     710:	4b10      	ldr	r3, [pc, #64]	; (754 <system_init+0x70>)
     712:	4798      	blx	r3

	AC_0_init();
     714:	4b10      	ldr	r3, [pc, #64]	; (758 <system_init+0x74>)
     716:	4798      	blx	r3

	DAC_0_init();
     718:	4b10      	ldr	r3, [pc, #64]	; (75c <system_init+0x78>)
     71a:	4798      	blx	r3

	WDT_0_init();
     71c:	4b10      	ldr	r3, [pc, #64]	; (760 <system_init+0x7c>)
     71e:	4798      	blx	r3

	DMA_0_init();
     720:	4b10      	ldr	r3, [pc, #64]	; (764 <system_init+0x80>)
     722:	4798      	blx	r3

	USB_0_init();
     724:	4b10      	ldr	r3, [pc, #64]	; (768 <system_init+0x84>)
     726:	4798      	blx	r3
}
     728:	bd10      	pop	{r4, pc}
     72a:	46c0      	nop			; (mov r8, r8)
     72c:	000009a1 	.word	0x000009a1
     730:	000002b1 	.word	0x000002b1
     734:	00000321 	.word	0x00000321
     738:	42002c00 	.word	0x42002c00
     73c:	000011ad 	.word	0x000011ad
     740:	0000401b 	.word	0x0000401b
     744:	40000c00 	.word	0x40000c00
     748:	00001991 	.word	0x00001991
     74c:	20001d38 	.word	0x20001d38
     750:	00002b25 	.word	0x00002b25
     754:	00000349 	.word	0x00000349
     758:	00000391 	.word	0x00000391
     75c:	000003d5 	.word	0x000003d5
     760:	00000419 	.word	0x00000419
     764:	00000469 	.word	0x00000469
     768:	00000511 	.word	0x00000511

0000076c <Dummy_Handler>:
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
        while (1) {
        }
     76c:	e7fe      	b.n	76c <Dummy_Handler>
     76e:	46c0      	nop			; (mov r8, r8)

00000770 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
     770:	b570      	push	{r4, r5, r6, lr}

        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
     772:	4b2e      	ldr	r3, [pc, #184]	; (82c <Reset_Handler+0xbc>)
     774:	4a2e      	ldr	r2, [pc, #184]	; (830 <Reset_Handler+0xc0>)
     776:	429a      	cmp	r2, r3
     778:	d003      	beq.n	782 <Reset_Handler+0x12>
                for (; pDest < &_erelocate;) {
     77a:	4b2e      	ldr	r3, [pc, #184]	; (834 <Reset_Handler+0xc4>)
     77c:	4a2b      	ldr	r2, [pc, #172]	; (82c <Reset_Handler+0xbc>)
     77e:	429a      	cmp	r2, r3
     780:	d304      	bcc.n	78c <Reset_Handler+0x1c>
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
     782:	4b2d      	ldr	r3, [pc, #180]	; (838 <Reset_Handler+0xc8>)
     784:	4a2d      	ldr	r2, [pc, #180]	; (83c <Reset_Handler+0xcc>)
     786:	429a      	cmp	r2, r3
     788:	d310      	bcc.n	7ac <Reset_Handler+0x3c>
     78a:	e01e      	b.n	7ca <Reset_Handler+0x5a>
     78c:	4a2c      	ldr	r2, [pc, #176]	; (840 <Reset_Handler+0xd0>)
     78e:	4b29      	ldr	r3, [pc, #164]	; (834 <Reset_Handler+0xc4>)
     790:	3303      	adds	r3, #3
     792:	1a9b      	subs	r3, r3, r2
     794:	089b      	lsrs	r3, r3, #2
     796:	3301      	adds	r3, #1
     798:	009b      	lsls	r3, r3, #2
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
     79a:	2200      	movs	r2, #0
                        *pDest++ = *pSrc++;
     79c:	4823      	ldr	r0, [pc, #140]	; (82c <Reset_Handler+0xbc>)
     79e:	4924      	ldr	r1, [pc, #144]	; (830 <Reset_Handler+0xc0>)
     7a0:	588c      	ldr	r4, [r1, r2]
     7a2:	5084      	str	r4, [r0, r2]
     7a4:	3204      	adds	r2, #4
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
     7a6:	429a      	cmp	r2, r3
     7a8:	d1fa      	bne.n	7a0 <Reset_Handler+0x30>
     7aa:	e7ea      	b.n	782 <Reset_Handler+0x12>
     7ac:	4a25      	ldr	r2, [pc, #148]	; (844 <Reset_Handler+0xd4>)
     7ae:	4b22      	ldr	r3, [pc, #136]	; (838 <Reset_Handler+0xc8>)
     7b0:	3303      	adds	r3, #3
     7b2:	1a9b      	subs	r3, r3, r2
     7b4:	089b      	lsrs	r3, r3, #2
     7b6:	3301      	adds	r3, #1
     7b8:	009b      	lsls	r3, r3, #2
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
     7ba:	2200      	movs	r2, #0
                *pDest++ = 0;
     7bc:	481f      	ldr	r0, [pc, #124]	; (83c <Reset_Handler+0xcc>)
     7be:	2100      	movs	r1, #0
     7c0:	1814      	adds	r4, r2, r0
     7c2:	6021      	str	r1, [r4, #0]
     7c4:	3204      	adds	r2, #4
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
     7c6:	429a      	cmp	r2, r3
     7c8:	d1fa      	bne.n	7c0 <Reset_Handler+0x50>
                *pDest++ = 0;
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
     7ca:	4a1f      	ldr	r2, [pc, #124]	; (848 <Reset_Handler+0xd8>)
     7cc:	21ff      	movs	r1, #255	; 0xff
     7ce:	4b1f      	ldr	r3, [pc, #124]	; (84c <Reset_Handler+0xdc>)
     7d0:	438b      	bics	r3, r1
     7d2:	6093      	str	r3, [r2, #8]

        /* Change default QOS values to have the best performance and correct USB behaviour */
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
     7d4:	39fd      	subs	r1, #253	; 0xfd
     7d6:	2390      	movs	r3, #144	; 0x90
     7d8:	005b      	lsls	r3, r3, #1
     7da:	4a1d      	ldr	r2, [pc, #116]	; (850 <Reset_Handler+0xe0>)
     7dc:	50d1      	str	r1, [r2, r3]
#if defined(ID_USB)
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
     7de:	481d      	ldr	r0, [pc, #116]	; (854 <Reset_Handler+0xe4>)
     7e0:	78c3      	ldrb	r3, [r0, #3]
     7e2:	2403      	movs	r4, #3
     7e4:	43a3      	bics	r3, r4
     7e6:	2202      	movs	r2, #2
     7e8:	4313      	orrs	r3, r2
     7ea:	70c3      	strb	r3, [r0, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
     7ec:	78c3      	ldrb	r3, [r0, #3]
     7ee:	260c      	movs	r6, #12
     7f0:	43b3      	bics	r3, r6
     7f2:	2108      	movs	r1, #8
     7f4:	430b      	orrs	r3, r1
     7f6:	70c3      	strb	r3, [r0, #3]
#endif
        DMAC->QOSCTRL.bit.DQOS = 2;
     7f8:	4b17      	ldr	r3, [pc, #92]	; (858 <Reset_Handler+0xe8>)
     7fa:	7b98      	ldrb	r0, [r3, #14]
     7fc:	2530      	movs	r5, #48	; 0x30
     7fe:	43a8      	bics	r0, r5
     800:	1c05      	adds	r5, r0, #0
     802:	2020      	movs	r0, #32
     804:	4328      	orrs	r0, r5
     806:	7398      	strb	r0, [r3, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
     808:	7b98      	ldrb	r0, [r3, #14]
     80a:	43b0      	bics	r0, r6
     80c:	4301      	orrs	r1, r0
     80e:	7399      	strb	r1, [r3, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
     810:	7b99      	ldrb	r1, [r3, #14]
     812:	43a1      	bics	r1, r4
     814:	430a      	orrs	r2, r1
     816:	739a      	strb	r2, [r3, #14]

        /* Overwriting the default value of the NVMCTRL.CTRLB.MANW bit (errata reference 13134) */
        NVMCTRL->CTRLB.bit.MANW = 1;
     818:	4a10      	ldr	r2, [pc, #64]	; (85c <Reset_Handler+0xec>)
     81a:	6851      	ldr	r1, [r2, #4]
     81c:	2380      	movs	r3, #128	; 0x80
     81e:	430b      	orrs	r3, r1
     820:	6053      	str	r3, [r2, #4]

        /* Initialize the C library */
        __libc_init_array();
     822:	4b0f      	ldr	r3, [pc, #60]	; (860 <Reset_Handler+0xf0>)
     824:	4798      	blx	r3

        /* Branch to main function */
        main();
     826:	4b0f      	ldr	r3, [pc, #60]	; (864 <Reset_Handler+0xf4>)
     828:	4798      	blx	r3

        /* Infinite loop */
        while (1);
     82a:	e7fe      	b.n	82a <Reset_Handler+0xba>
     82c:	20000000 	.word	0x20000000
     830:	000034ec 	.word	0x000034ec
     834:	20000020 	.word	0x20000020
     838:	20001dc4 	.word	0x20001dc4
     83c:	20000020 	.word	0x20000020
     840:	20000004 	.word	0x20000004
     844:	20000024 	.word	0x20000024
     848:	e000ed00 	.word	0xe000ed00
     84c:	00000000 	.word	0x00000000
     850:	41007000 	.word	0x41007000
     854:	41005000 	.word	0x41005000
     858:	41004800 	.word	0x41004800
     85c:	41004000 	.word	0x41004000
     860:	00003199 	.word	0x00003199
     864:	00003061 	.word	0x00003061

00000868 <_ac_init>:
 * \brief Initialize AC
 *
 * \param[in] hw The pointer to hardware instance
 */
static int32_t _ac_init(void *const hw)
{
     868:	b510      	push	{r4, lr}
     86a:	1c04      	adds	r4, r0, #0
	ASSERT(hw == AC);
     86c:	4b1b      	ldr	r3, [pc, #108]	; (8dc <_ac_init+0x74>)
     86e:	18c0      	adds	r0, r0, r3
     870:	4243      	negs	r3, r0
     872:	4158      	adcs	r0, r3
     874:	b2c0      	uxtb	r0, r0
     876:	491a      	ldr	r1, [pc, #104]	; (8e0 <_ac_init+0x78>)
     878:	2290      	movs	r2, #144	; 0x90
     87a:	0052      	lsls	r2, r2, #1
     87c:	4b19      	ldr	r3, [pc, #100]	; (8e4 <_ac_init+0x7c>)
     87e:	4798      	blx	r3
typedef uint8_t hri_ac_statusc_reg_t;
typedef uint8_t hri_ac_winctrl_reg_t;

static inline void hri_ac_wait_for_sync(const void *const hw)
{
	while(((const Ac *)hw)->STATUSB.bit.SYNCBUSY);
     880:	7a63      	ldrb	r3, [r4, #9]
     882:	09db      	lsrs	r3, r3, #7
     884:	d1fc      	bne.n	880 <_ac_init+0x18>
     886:	7a63      	ldrb	r3, [r4, #9]
     888:	09db      	lsrs	r3, r3, #7
     88a:	d1fc      	bne.n	886 <_ac_init+0x1e>

static inline bool hri_ac_get_CTRLA_ENABLE_bit(const void *const hw) 
{
        uint8_t tmp;
        hri_ac_wait_for_sync(hw);
        tmp = ((Ac *)hw)->CTRLA.reg;
     88c:	7823      	ldrb	r3, [r4, #0]

	hri_ac_wait_for_sync(hw);
	if (hri_ac_get_CTRLA_ENABLE_bit(hw)) {
     88e:	079b      	lsls	r3, r3, #30
     890:	d421      	bmi.n	8d6 <_ac_init+0x6e>
typedef uint8_t hri_ac_statusc_reg_t;
typedef uint8_t hri_ac_winctrl_reg_t;

static inline void hri_ac_wait_for_sync(const void *const hw)
{
	while(((const Ac *)hw)->STATUSB.bit.SYNCBUSY);
     892:	7a63      	ldrb	r3, [r4, #9]
     894:	09db      	lsrs	r3, r3, #7
     896:	d1fc      	bne.n	892 <_ac_init+0x2a>

static inline void hri_ac_set_CTRLA_SWRST_bit(const void *const hw) 
{
        AC_CRITICAL_SECTION_ENTER();
        hri_ac_wait_for_sync(hw);
        ((Ac *)hw)->CTRLA.reg |= AC_CTRLA_SWRST;
     898:	7822      	ldrb	r2, [r4, #0]
     89a:	3301      	adds	r3, #1
     89c:	4313      	orrs	r3, r2
     89e:	7023      	strb	r3, [r4, #0]
typedef uint8_t hri_ac_statusc_reg_t;
typedef uint8_t hri_ac_winctrl_reg_t;

static inline void hri_ac_wait_for_sync(const void *const hw)
{
	while(((const Ac *)hw)->STATUSB.bit.SYNCBUSY);
     8a0:	7a63      	ldrb	r3, [r4, #9]
     8a2:	09db      	lsrs	r3, r3, #7
     8a4:	d1fc      	bne.n	8a0 <_ac_init+0x38>
     8a6:	7a63      	ldrb	r3, [r4, #9]
     8a8:	09db      	lsrs	r3, r3, #7
     8aa:	d1fc      	bne.n	8a6 <_ac_init+0x3e>

static inline void hri_ac_write_COMPCTRL_reg(const void *const hw, uint8_t index, hri_ac_compctrl_reg_t data) 
{
        AC_CRITICAL_SECTION_ENTER();
        hri_ac_wait_for_sync(hw);
        ((Ac *)hw)->COMPCTRL[index].reg = data;
     8ac:	23c0      	movs	r3, #192	; 0xc0
     8ae:	00db      	lsls	r3, r3, #3
     8b0:	6123      	str	r3, [r4, #16]
typedef uint8_t hri_ac_statusc_reg_t;
typedef uint8_t hri_ac_winctrl_reg_t;

static inline void hri_ac_wait_for_sync(const void *const hw)
{
	while(((const Ac *)hw)->STATUSB.bit.SYNCBUSY);
     8b2:	7a63      	ldrb	r3, [r4, #9]
     8b4:	09db      	lsrs	r3, r3, #7
     8b6:	d1fc      	bne.n	8b2 <_ac_init+0x4a>

static inline void hri_ac_write_COMPCTRL_reg(const void *const hw, uint8_t index, hri_ac_compctrl_reg_t data) 
{
        AC_CRITICAL_SECTION_ENTER();
        hri_ac_wait_for_sync(hw);
        ((Ac *)hw)->COMPCTRL[index].reg = data;
     8b8:	23c0      	movs	r3, #192	; 0xc0
     8ba:	00db      	lsls	r3, r3, #3
     8bc:	6163      	str	r3, [r4, #20]
}

static inline void hri_ac_write_SCALER_reg(const void *const hw, uint8_t index, hri_ac_scaler_reg_t data) 
{
        AC_CRITICAL_SECTION_ENTER();
        ((Ac *)hw)->SCALER[index].reg = data;
     8be:	2300      	movs	r3, #0
     8c0:	2220      	movs	r2, #32
     8c2:	54a3      	strb	r3, [r4, r2]
     8c4:	3201      	adds	r2, #1
     8c6:	54a3      	strb	r3, [r4, r2]
}

static inline void hri_ac_write_EVCTRL_reg(const void *const hw, hri_ac_evctrl_reg_t data) 
{
        AC_CRITICAL_SECTION_ENTER();
        ((Ac *)hw)->EVCTRL.reg = data;
     8c8:	8063      	strh	r3, [r4, #2]
typedef uint8_t hri_ac_statusc_reg_t;
typedef uint8_t hri_ac_winctrl_reg_t;

static inline void hri_ac_wait_for_sync(const void *const hw)
{
	while(((const Ac *)hw)->STATUSB.bit.SYNCBUSY);
     8ca:	7a63      	ldrb	r3, [r4, #9]
     8cc:	09db      	lsrs	r3, r3, #7
     8ce:	d1fc      	bne.n	8ca <_ac_init+0x62>

static inline void hri_ac_write_CTRLA_reg(const void *const hw, hri_ac_ctrla_reg_t data) 
{
        AC_CRITICAL_SECTION_ENTER();
        hri_ac_wait_for_sync(hw);
        ((Ac *)hw)->CTRLA.reg = data;
     8d0:	7023      	strb	r3, [r4, #0]
	hri_ac_write_SCALER_reg(hw, 0, _ac.comp_scaler0);
	hri_ac_write_SCALER_reg(hw, 1, _ac.comp_scaler1);
	hri_ac_write_EVCTRL_reg(hw, _ac.ev_ctrl);
	hri_ac_write_CTRLA_reg(hw, _ac.ctrla);

	return ERR_NONE;
     8d2:	2000      	movs	r0, #0
     8d4:	e001      	b.n	8da <_ac_init+0x72>
{
	ASSERT(hw == AC);

	hri_ac_wait_for_sync(hw);
	if (hri_ac_get_CTRLA_ENABLE_bit(hw)) {
		return ERR_DENIED;
     8d6:	2011      	movs	r0, #17
     8d8:	4240      	negs	r0, r0
	hri_ac_write_SCALER_reg(hw, 1, _ac.comp_scaler1);
	hri_ac_write_EVCTRL_reg(hw, _ac.ev_ctrl);
	hri_ac_write_CTRLA_reg(hw, _ac.ctrla);

	return ERR_NONE;
}
     8da:	bd10      	pop	{r4, pc}
     8dc:	bdffbc00 	.word	0xbdffbc00
     8e0:	00003234 	.word	0x00003234
     8e4:	000030d1 	.word	0x000030d1

000008e8 <_ac_sync_init>:

/**
 * \brief Initialize synchronous AC
 */
int32_t _ac_sync_init(struct _ac_sync_device *const device, void *const hw)
{
     8e8:	b538      	push	{r3, r4, r5, lr}
     8ea:	1c05      	adds	r5, r0, #0
     8ec:	1c0c      	adds	r4, r1, #0
	ASSERT(device);
     8ee:	1e43      	subs	r3, r0, #1
     8f0:	4198      	sbcs	r0, r3
     8f2:	b2c0      	uxtb	r0, r0
     8f4:	4904      	ldr	r1, [pc, #16]	; (908 <_ac_sync_init+0x20>)
     8f6:	226b      	movs	r2, #107	; 0x6b
     8f8:	4b04      	ldr	r3, [pc, #16]	; (90c <_ac_sync_init+0x24>)
     8fa:	4798      	blx	r3

	device->hw = hw;
     8fc:	602c      	str	r4, [r5, #0]

	return _ac_init(hw);
     8fe:	1c20      	adds	r0, r4, #0
     900:	4b03      	ldr	r3, [pc, #12]	; (910 <_ac_sync_init+0x28>)
     902:	4798      	blx	r3
}
     904:	bd38      	pop	{r3, r4, r5, pc}
     906:	46c0      	nop			; (mov r8, r8)
     908:	00003234 	.word	0x00003234
     90c:	000030d1 	.word	0x000030d1
     910:	00000869 	.word	0x00000869

00000914 <_irq_disable>:

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[0] = (1 << ((uint32_t)(IRQn) & 0x1F));
     914:	231f      	movs	r3, #31
     916:	4018      	ands	r0, r3
     918:	3b1e      	subs	r3, #30
     91a:	4083      	lsls	r3, r0
     91c:	1c18      	adds	r0, r3, #0
     91e:	2380      	movs	r3, #128	; 0x80
     920:	4a01      	ldr	r2, [pc, #4]	; (928 <_irq_disable+0x14>)
     922:	50d0      	str	r0, [r2, r3]
 * \brief Disable the given IRQ
 */
void _irq_disable(uint8_t n)
{
	NVIC_DisableIRQ((IRQn_Type)n);
}
     924:	4770      	bx	lr
     926:	46c0      	nop			; (mov r8, r8)
     928:	e000e100 	.word	0xe000e100

0000092c <_irq_set>:

    \param [in]      IRQn  Interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ISPR[0] = (1 << ((uint32_t)(IRQn) & 0x1F));
     92c:	231f      	movs	r3, #31
     92e:	4018      	ands	r0, r3
     930:	3b1e      	subs	r3, #30
     932:	4083      	lsls	r3, r0
     934:	1c18      	adds	r0, r3, #0
     936:	2380      	movs	r3, #128	; 0x80
     938:	005b      	lsls	r3, r3, #1
     93a:	4a01      	ldr	r2, [pc, #4]	; (940 <_irq_set+0x14>)
     93c:	50d0      	str	r0, [r2, r3]
 * \brief Set the given IRQ
 */
void _irq_set(uint8_t n)
{
	NVIC_SetPendingIRQ((IRQn_Type)n);
}
     93e:	4770      	bx	lr
     940:	e000e100 	.word	0xe000e100

00000944 <_irq_clear>:

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[0] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
     944:	231f      	movs	r3, #31
     946:	4018      	ands	r0, r3
     948:	3b1e      	subs	r3, #30
     94a:	4083      	lsls	r3, r0
     94c:	1c18      	adds	r0, r3, #0
     94e:	23c0      	movs	r3, #192	; 0xc0
     950:	005b      	lsls	r3, r3, #1
     952:	4a01      	ldr	r2, [pc, #4]	; (958 <_irq_clear+0x14>)
     954:	50d0      	str	r0, [r2, r3]
 * \brief Clear the given IRQ
 */
void _irq_clear(uint8_t n)
{
	NVIC_ClearPendingIRQ((IRQn_Type)n);
}
     956:	4770      	bx	lr
     958:	e000e100 	.word	0xe000e100

0000095c <_irq_enable>:

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[0] = (1 << ((uint32_t)(IRQn) & 0x1F));
     95c:	231f      	movs	r3, #31
     95e:	4018      	ands	r0, r3
     960:	3b1e      	subs	r3, #30
     962:	4083      	lsls	r3, r0
     964:	1c18      	adds	r0, r3, #0
     966:	4b01      	ldr	r3, [pc, #4]	; (96c <_irq_enable+0x10>)
     968:	6018      	str	r0, [r3, #0]
 * \brief Enable the given IRQ
 */
void _irq_enable(uint8_t n)
{
	NVIC_EnableIRQ((IRQn_Type)n);
}
     96a:	4770      	bx	lr
     96c:	e000e100 	.word	0xe000e100

00000970 <_irq_register>:

/**
 * \brief Register IRQ handler
 */
void _irq_register(const uint8_t n, struct _irq_descriptor *const irq)
{
     970:	b538      	push	{r3, r4, r5, lr}
     972:	1c04      	adds	r4, r0, #0
     974:	1c0d      	adds	r5, r1, #0
	ASSERT(n < PERIPH_COUNT_IRQn);
     976:	2000      	movs	r0, #0
     978:	231b      	movs	r3, #27
     97a:	42a3      	cmp	r3, r4
     97c:	4140      	adcs	r0, r0
     97e:	b2c0      	uxtb	r0, r0
     980:	4903      	ldr	r1, [pc, #12]	; (990 <_irq_register+0x20>)
     982:	228c      	movs	r2, #140	; 0x8c
     984:	4b03      	ldr	r3, [pc, #12]	; (994 <_irq_register+0x24>)
     986:	4798      	blx	r3

	_irq_table[n] = irq;
     988:	00a4      	lsls	r4, r4, #2
     98a:	4b03      	ldr	r3, [pc, #12]	; (998 <_irq_register+0x28>)
     98c:	50e5      	str	r5, [r4, r3]
}
     98e:	bd38      	pop	{r3, r4, r5, pc}
     990:	00003258 	.word	0x00003258
     994:	000030d1 	.word	0x000030d1
     998:	20001d54 	.word	0x20001d54

0000099c <Default_Handler>:
 * \brief Default interrupt handler for unused IRQs.
 */
void Default_Handler(void)
{
        while (1) {
        }
     99c:	e7fe      	b.n	99c <Default_Handler>
     99e:	46c0      	nop			; (mov r8, r8)

000009a0 <_init_chip>:

/**
 * \brief Initialize the hardware abstraction layer
 */
void _init_chip(void)
{
     9a0:	b500      	push	{lr}
     9a2:	b083      	sub	sp, #12
        NVMCTRL_CRITICAL_SECTION_LEAVE();
}

static inline void hri_nvmctrl_set_CTRLB_RWS_bf(const void *const hw, hri_nvmctrl_ctrlb_reg_t mask) 
{
        NVMCTRL_CRITICAL_SECTION_ENTER();
     9a4:	a801      	add	r0, sp, #4
     9a6:	4b09      	ldr	r3, [pc, #36]	; (9cc <_init_chip+0x2c>)
     9a8:	4798      	blx	r3
        ((Nvmctrl *)hw)->CTRLB.reg |= NVMCTRL_CTRLB_RWS(mask);
     9aa:	4b09      	ldr	r3, [pc, #36]	; (9d0 <_init_chip+0x30>)
     9ac:	685a      	ldr	r2, [r3, #4]
     9ae:	605a      	str	r2, [r3, #4]
        NVMCTRL_CRITICAL_SECTION_LEAVE();
     9b0:	a801      	add	r0, sp, #4
     9b2:	4b08      	ldr	r3, [pc, #32]	; (9d4 <_init_chip+0x34>)
     9b4:	4798      	blx	r3
	hri_nvmctrl_set_CTRLB_RWS_bf(NVMCTRL, CONF_NVM_WAIT_STATE);

	_pm_init();
     9b6:	4b08      	ldr	r3, [pc, #32]	; (9d8 <_init_chip+0x38>)
     9b8:	4798      	blx	r3
	_sysctrl_init_sources();
     9ba:	4b08      	ldr	r3, [pc, #32]	; (9dc <_init_chip+0x3c>)
     9bc:	4798      	blx	r3
	_gclk_init_generators();
     9be:	4b08      	ldr	r3, [pc, #32]	; (9e0 <_init_chip+0x40>)
     9c0:	4798      	blx	r3
	_sysctrl_init_referenced_generators();
     9c2:	4b08      	ldr	r3, [pc, #32]	; (9e4 <_init_chip+0x44>)
     9c4:	4798      	blx	r3
}
     9c6:	b003      	add	sp, #12
     9c8:	bd00      	pop	{pc}
     9ca:	46c0      	nop			; (mov r8, r8)
     9cc:	000027d9 	.word	0x000027d9
     9d0:	41004000 	.word	0x41004000
     9d4:	000027e9 	.word	0x000027e9
     9d8:	00001239 	.word	0x00001239
     9dc:	000017c1 	.word	0x000017c1
     9e0:	00001049 	.word	0x00001049
     9e4:	00001815 	.word	0x00001815

000009e8 <_dac_init>:
 * \brief Initialize DAC
 *
 * param[in] hw The pointer to DAC hardware instance
 */
static int32_t _dac_init(void *const hw)
{
     9e8:	b510      	push	{r4, lr}
     9ea:	1c04      	adds	r4, r0, #0
	ASSERT(hw == DAC);
     9ec:	4b13      	ldr	r3, [pc, #76]	; (a3c <_dac_init+0x54>)
     9ee:	18c0      	adds	r0, r0, r3
     9f0:	4243      	negs	r3, r0
     9f2:	4158      	adcs	r0, r3
     9f4:	b2c0      	uxtb	r0, r0
     9f6:	4912      	ldr	r1, [pc, #72]	; (a40 <_dac_init+0x58>)
     9f8:	227e      	movs	r2, #126	; 0x7e
     9fa:	4b12      	ldr	r3, [pc, #72]	; (a44 <_dac_init+0x5c>)
     9fc:	4798      	blx	r3
typedef uint8_t hri_dac_intflag_reg_t;
typedef uint8_t hri_dac_status_reg_t;

static inline void hri_dac_wait_for_sync(const void *const hw)
{
	while(((const Dac *)hw)->STATUS.bit.SYNCBUSY);
     9fe:	79e3      	ldrb	r3, [r4, #7]
     a00:	09db      	lsrs	r3, r3, #7
     a02:	d1fc      	bne.n	9fe <_dac_init+0x16>
     a04:	79e3      	ldrb	r3, [r4, #7]
     a06:	09db      	lsrs	r3, r3, #7
     a08:	d1fc      	bne.n	a04 <_dac_init+0x1c>

static inline bool hri_dac_get_CTRLA_ENABLE_bit(const void *const hw) 
{
        uint8_t tmp;
        hri_dac_wait_for_sync(hw);
        tmp = ((Dac *)hw)->CTRLA.reg;
     a0a:	7823      	ldrb	r3, [r4, #0]

	hri_dac_wait_for_sync(hw);
	if (hri_dac_get_CTRLA_ENABLE_bit(hw)) {
     a0c:	079b      	lsls	r3, r3, #30
     a0e:	d412      	bmi.n	a36 <_dac_init+0x4e>
typedef uint8_t hri_dac_intflag_reg_t;
typedef uint8_t hri_dac_status_reg_t;

static inline void hri_dac_wait_for_sync(const void *const hw)
{
	while(((const Dac *)hw)->STATUS.bit.SYNCBUSY);
     a10:	79e3      	ldrb	r3, [r4, #7]
     a12:	09db      	lsrs	r3, r3, #7
     a14:	d1fc      	bne.n	a10 <_dac_init+0x28>

static inline void hri_dac_set_CTRLA_SWRST_bit(const void *const hw) 
{
        DAC_CRITICAL_SECTION_ENTER();
        hri_dac_wait_for_sync(hw);
        ((Dac *)hw)->CTRLA.reg |= DAC_CTRLA_SWRST;
     a16:	7822      	ldrb	r2, [r4, #0]
     a18:	3301      	adds	r3, #1
     a1a:	4313      	orrs	r3, r2
     a1c:	7023      	strb	r3, [r4, #0]
typedef uint8_t hri_dac_intflag_reg_t;
typedef uint8_t hri_dac_status_reg_t;

static inline void hri_dac_wait_for_sync(const void *const hw)
{
	while(((const Dac *)hw)->STATUS.bit.SYNCBUSY);
     a1e:	79e3      	ldrb	r3, [r4, #7]
     a20:	09db      	lsrs	r3, r3, #7
     a22:	d1fc      	bne.n	a1e <_dac_init+0x36>
}

static inline void hri_dac_write_EVCTRL_reg(const void *const hw, hri_dac_evctrl_reg_t data) 
{
        DAC_CRITICAL_SECTION_ENTER();
        ((Dac *)hw)->EVCTRL.reg = data;
     a24:	70a3      	strb	r3, [r4, #2]
}

static inline void hri_dac_write_CTRLB_reg(const void *const hw, hri_dac_ctrlb_reg_t data) 
{
        DAC_CRITICAL_SECTION_ENTER();
        ((Dac *)hw)->CTRLB.reg = data;
     a26:	3301      	adds	r3, #1
     a28:	7063      	strb	r3, [r4, #1]
typedef uint8_t hri_dac_intflag_reg_t;
typedef uint8_t hri_dac_status_reg_t;

static inline void hri_dac_wait_for_sync(const void *const hw)
{
	while(((const Dac *)hw)->STATUS.bit.SYNCBUSY);
     a2a:	79e3      	ldrb	r3, [r4, #7]
     a2c:	09db      	lsrs	r3, r3, #7
     a2e:	d1fc      	bne.n	a2a <_dac_init+0x42>

static inline void hri_dac_write_CTRLA_reg(const void *const hw, hri_dac_ctrla_reg_t data) 
{
        DAC_CRITICAL_SECTION_ENTER();
        hri_dac_wait_for_sync(hw);
        ((Dac *)hw)->CTRLA.reg = data;
     a30:	7023      	strb	r3, [r4, #0]

	hri_dac_write_EVCTRL_reg(hw, _dac.ev_ctrl);
	hri_dac_write_CTRLB_reg(hw, _dac.ctrlb);
	hri_dac_write_CTRLA_reg(hw, _dac.ctrla);

	return ERR_NONE;
     a32:	2000      	movs	r0, #0
     a34:	e001      	b.n	a3a <_dac_init+0x52>
{
	ASSERT(hw == DAC);

	hri_dac_wait_for_sync(hw);
	if (hri_dac_get_CTRLA_ENABLE_bit(hw)) {
		return ERR_BUSY;
     a36:	2004      	movs	r0, #4
     a38:	4240      	negs	r0, r0
	hri_dac_write_EVCTRL_reg(hw, _dac.ev_ctrl);
	hri_dac_write_CTRLB_reg(hw, _dac.ctrlb);
	hri_dac_write_CTRLA_reg(hw, _dac.ctrla);

	return ERR_NONE;
}
     a3a:	bd10      	pop	{r4, pc}
     a3c:	bdffb800 	.word	0xbdffb800
     a40:	00003280 	.word	0x00003280
     a44:	000030d1 	.word	0x000030d1

00000a48 <_dac_sync_init>:

/**
 * \brief Initialize synchronous DAC
 */
int32_t _dac_sync_init(struct _dac_sync_device *const device, void *const hw)
{
     a48:	b538      	push	{r3, r4, r5, lr}
     a4a:	1c05      	adds	r5, r0, #0
     a4c:	1c0c      	adds	r4, r1, #0
	ASSERT(device);
     a4e:	1e43      	subs	r3, r0, #1
     a50:	4198      	sbcs	r0, r3
     a52:	b2c0      	uxtb	r0, r0
     a54:	4904      	ldr	r1, [pc, #16]	; (a68 <_dac_sync_init+0x20>)
     a56:	2256      	movs	r2, #86	; 0x56
     a58:	4b04      	ldr	r3, [pc, #16]	; (a6c <_dac_sync_init+0x24>)
     a5a:	4798      	blx	r3

	device->hw = hw;
     a5c:	602c      	str	r4, [r5, #0]

	return _dac_init(device->hw);
     a5e:	1c20      	adds	r0, r4, #0
     a60:	4b03      	ldr	r3, [pc, #12]	; (a70 <_dac_sync_init+0x28>)
     a62:	4798      	blx	r3
 }
     a64:	bd38      	pop	{r3, r4, r5, pc}
     a66:	46c0      	nop			; (mov r8, r8)
     a68:	00003280 	.word	0x00003280
     a6c:	000030d1 	.word	0x000030d1
     a70:	000009e9 	.word	0x000009e9

00000a74 <get_trigger_source>:
 * \return The trigger number
 */
static int32_t get_trigger_source(void *const dev, uint32_t const trigger)
{
	(void)dev;
	if (MEMORY_DMA_TX == trigger) {
     a74:	1e48      	subs	r0, r1, #1
     a76:	4181      	sbcs	r1, r0
     a78:	4248      	negs	r0, r1
		return 0;
	} else {
		return -1;
	}
}
     a7a:	4770      	bx	lr

00000a7c <_dma_handler>:
 * \internal Sercom interrupt handler
 *
 * \param[in] p The pointer to interrupt parameter
 */
static void _dma_handler(void *p)
{
     a7c:	b5f0      	push	{r4, r5, r6, r7, lr}
     a7e:	464f      	mov	r7, r9
     a80:	4646      	mov	r6, r8
     a82:	b4c0      	push	{r6, r7}
     a84:	b083      	sub	sp, #12
     a86:	1c05      	adds	r5, r0, #0
	struct _dma_dev * *dev = (struct _dma_dev * *)p;
	uint32_t write_size, total_size;

	uint8_t channel = hri_dmac_read_INTPEND_ID_bf(( *dev )->hw);
     a88:	6803      	ldr	r3, [r0, #0]
     a8a:	689c      	ldr	r4, [r3, #8]

static inline hri_dmac_intpend_reg_t hri_dmac_read_INTPEND_ID_bf(const void *const hw)
{
	uint16_t tmp;

	DMAC_CRITICAL_SECTION_ENTER()
     a8c:	4668      	mov	r0, sp
     a8e:	4f2d      	ldr	r7, [pc, #180]	; (b44 <_dma_handler+0xc8>)
     a90:	47b8      	blx	r7
	tmp = ((const Dmac *)hw)->INTPEND.reg;
     a92:	8c24      	ldrh	r4, [r4, #32]
     a94:	b2a4      	uxth	r4, r4
	tmp = (tmp & DMAC_INTPEND_ID_Msk) >> DMAC_INTPEND_ID_Pos;
	DMAC_CRITICAL_SECTION_LEAVE()
     a96:	4668      	mov	r0, sp
     a98:	4e2b      	ldr	r6, [pc, #172]	; (b48 <_dma_handler+0xcc>)
     a9a:	47b0      	blx	r6
     a9c:	230f      	movs	r3, #15
     a9e:	401c      	ands	r4, r3

	struct _dma_resource *tmp_resource = &_resource[channel];
     aa0:	00e3      	lsls	r3, r4, #3
     aa2:	1b1b      	subs	r3, r3, r4
     aa4:	009b      	lsls	r3, r3, #2
     aa6:	4a29      	ldr	r2, [pc, #164]	; (b4c <_dma_handler+0xd0>)
     aa8:	4698      	mov	r8, r3
     aaa:	4490      	add	r8, r2

	total_size = _descriptor_section[channel].BTCNT.reg;
     aac:	0122      	lsls	r2, r4, #4
     aae:	4b28      	ldr	r3, [pc, #160]	; (b50 <_dma_handler+0xd4>)
     ab0:	189b      	adds	r3, r3, r2
     ab2:	885b      	ldrh	r3, [r3, #2]
	write_size = _write_back_section[channel].BTCNT.reg;
     ab4:	4927      	ldr	r1, [pc, #156]	; (b54 <_dma_handler+0xd8>)
     ab6:	188a      	adds	r2, r1, r2
     ab8:	8852      	ldrh	r2, [r2, #2]
	tmp_resource->transfered_size = total_size - write_size;
     aba:	1a9b      	subs	r3, r3, r2
     abc:	4642      	mov	r2, r8
     abe:	6053      	str	r3, [r2, #4]

	hri_dmac_write_CHID_reg(( *dev )->hw, channel);
     ac0:	682b      	ldr	r3, [r5, #0]
     ac2:	689b      	ldr	r3, [r3, #8]
     ac4:	4699      	mov	r9, r3
	DMAC_CRITICAL_SECTION_LEAVE()
}

static inline void hri_dmac_write_CHID_reg(void *const hw, const hri_dmac_chid_reg_t data)
{
	DMAC_CRITICAL_SECTION_ENTER()
     ac6:	a801      	add	r0, sp, #4
     ac8:	47b8      	blx	r7
	((Dmac *)hw)->CHID.reg = data;
     aca:	233f      	movs	r3, #63	; 0x3f
     acc:	464a      	mov	r2, r9
     ace:	54d4      	strb	r4, [r2, r3]
	DMAC_CRITICAL_SECTION_LEAVE()
     ad0:	a801      	add	r0, sp, #4
     ad2:	47b0      	blx	r6

	if (hri_dmac_get_interrupt_TERR_bit(( *dev )->hw)) {
     ad4:	682b      	ldr	r3, [r5, #0]
     ad6:	689b      	ldr	r3, [r3, #8]
	((Dmac *)hw)->CHINTFLAG.reg = DMAC_CHINTFLAG_TERR;
}

static inline bool hri_dmac_get_interrupt_TERR_bit(const void *const hw)
{
	return (((const Dmac *)hw)->CHINTFLAG.reg & DMAC_CHINTFLAG_TERR) >> DMAC_CHINTFLAG_TERR_Pos;
     ad8:	224e      	movs	r2, #78	; 0x4e
     ada:	5c9a      	ldrb	r2, [r3, r2]
     adc:	07d2      	lsls	r2, r2, #31
     ade:	d514      	bpl.n	b0a <_dma_handler+0x8e>
		tmp_resource->status = ERR_IO;
     ae0:	491a      	ldr	r1, [pc, #104]	; (b4c <_dma_handler+0xd0>)
     ae2:	00e3      	lsls	r3, r4, #3
     ae4:	1b1a      	subs	r2, r3, r4
     ae6:	0092      	lsls	r2, r2, #2
     ae8:	188a      	adds	r2, r1, r2
     aea:	2006      	movs	r0, #6
     aec:	4240      	negs	r0, r0
     aee:	6190      	str	r0, [r2, #24]
		hri_dmac_clear_interrupt_TERR_bit(( *dev )->hw);
     af0:	682a      	ldr	r2, [r5, #0]
     af2:	6890      	ldr	r0, [r2, #8]
	return (((const Dmac *)hw)->CHINTENSET.reg & DMAC_CHINTENSET_SUSP) >> DMAC_CHINTENSET_SUSP_Pos;
}

static inline void hri_dmac_clear_interrupt_TERR_bit(void *const hw)
{
	((Dmac *)hw)->CHINTFLAG.reg = DMAC_CHINTFLAG_TERR;
     af4:	2601      	movs	r6, #1
     af6:	224e      	movs	r2, #78	; 0x4e
     af8:	5486      	strb	r6, [r0, r2]
		tmp_resource->_dma_cb.error(dev, tmp_resource);
     afa:	1b1c      	subs	r4, r3, r4
     afc:	00a4      	lsls	r4, r4, #2
     afe:	190c      	adds	r4, r1, r4
     b00:	68e3      	ldr	r3, [r4, #12]
     b02:	1c28      	adds	r0, r5, #0
     b04:	4641      	mov	r1, r8
     b06:	4798      	blx	r3
     b08:	e016      	b.n	b38 <_dma_handler+0xbc>
	((Dmac *)hw)->CHINTFLAG.reg = DMAC_CHINTFLAG_TCMPL;
}

static inline bool hri_dmac_get_interrupt_TCMPL_bit(const void *const hw)
{
	return (((const Dmac *)hw)->CHINTFLAG.reg & DMAC_CHINTFLAG_TCMPL) >> DMAC_CHINTFLAG_TCMPL_Pos;
     b0a:	224e      	movs	r2, #78	; 0x4e
     b0c:	5c9b      	ldrb	r3, [r3, r2]
	} else if (hri_dmac_get_interrupt_TCMPL_bit(( *dev )->hw)) {
     b0e:	079b      	lsls	r3, r3, #30
     b10:	d512      	bpl.n	b38 <_dma_handler+0xbc>
		tmp_resource->status = ERR_NONE;
     b12:	490e      	ldr	r1, [pc, #56]	; (b4c <_dma_handler+0xd0>)
     b14:	00e3      	lsls	r3, r4, #3
     b16:	1b1a      	subs	r2, r3, r4
     b18:	0092      	lsls	r2, r2, #2
     b1a:	188a      	adds	r2, r1, r2
     b1c:	2000      	movs	r0, #0
     b1e:	6190      	str	r0, [r2, #24]
		hri_dmac_clear_interrupt_TCMPL_bit(( *dev )->hw);
     b20:	682a      	ldr	r2, [r5, #0]
     b22:	6890      	ldr	r0, [r2, #8]
	return (((const Dmac *)hw)->CHINTFLAG.reg & DMAC_CHINTFLAG_TERR) >> DMAC_CHINTFLAG_TERR_Pos;
}

static inline void hri_dmac_clear_interrupt_TCMPL_bit(void *const hw)
{
	((Dmac *)hw)->CHINTFLAG.reg = DMAC_CHINTFLAG_TCMPL;
     b24:	2602      	movs	r6, #2
     b26:	224e      	movs	r2, #78	; 0x4e
     b28:	5486      	strb	r6, [r0, r2]
		tmp_resource->_dma_cb.transfer_done(dev, tmp_resource);
     b2a:	1b1c      	subs	r4, r3, r4
     b2c:	00a4      	lsls	r4, r4, #2
     b2e:	190c      	adds	r4, r1, r4
     b30:	68a3      	ldr	r3, [r4, #8]
     b32:	1c28      	adds	r0, r5, #0
     b34:	4641      	mov	r1, r8
     b36:	4798      	blx	r3
	}
}
     b38:	b003      	add	sp, #12
     b3a:	bc0c      	pop	{r2, r3}
     b3c:	4690      	mov	r8, r2
     b3e:	4699      	mov	r9, r3
     b40:	bdf0      	pop	{r4, r5, r6, r7, pc}
     b42:	46c0      	nop			; (mov r8, r8)
     b44:	000027d9 	.word	0x000027d9
     b48:	000027e9 	.word	0x000027e9
     b4c:	20000624 	.word	0x20000624
     b50:	200005b0 	.word	0x200005b0
     b54:	200005d0 	.word	0x200005d0

00000b58 <_dma_init>:

/**
 * \brief Initialize DMAC
 */
int32_t _dma_init(struct _dma_dev * *dev)
{
     b58:	b5f0      	push	{r4, r5, r6, r7, lr}
     b5a:	4647      	mov	r7, r8
     b5c:	b480      	push	{r7}
     b5e:	b08a      	sub	sp, #40	; 0x28
     b60:	1c05      	adds	r5, r0, #0
	void *hw;
	ASSERT(dev);
     b62:	1e43      	subs	r3, r0, #1
     b64:	4198      	sbcs	r0, r3
     b66:	b2c0      	uxtb	r0, r0
     b68:	4933      	ldr	r1, [pc, #204]	; (c38 <_dma_init+0xe0>)
     b6a:	2275      	movs	r2, #117	; 0x75
     b6c:	4b33      	ldr	r3, [pc, #204]	; (c3c <_dma_init+0xe4>)
     b6e:	4798      	blx	r3

	*dev = &device;
     b70:	4b33      	ldr	r3, [pc, #204]	; (c40 <_dma_init+0xe8>)
     b72:	602b      	str	r3, [r5, #0]

	if (!initialized) {
     b74:	7b1b      	ldrb	r3, [r3, #12]
     b76:	2b00      	cmp	r3, #0
     b78:	d159      	bne.n	c2e <_dma_init+0xd6>
		initialized = true;
     b7a:	4b31      	ldr	r3, [pc, #196]	; (c40 <_dma_init+0xe8>)
     b7c:	2201      	movs	r2, #1
     b7e:	4690      	mov	r8, r2
     b80:	731a      	strb	r2, [r3, #12]
		device.hw = DMAC;
     b82:	4a30      	ldr	r2, [pc, #192]	; (c44 <_dma_init+0xec>)
     b84:	609a      	str	r2, [r3, #8]
		device.irq.handler = _dma_handler;
     b86:	4a30      	ldr	r2, [pc, #192]	; (c48 <_dma_init+0xf0>)
     b88:	601a      	str	r2, [r3, #0]
		device.irq.parameter = (void *)( dev );
     b8a:	605d      	str	r5, [r3, #4]
		hw = ( *dev )->hw;
     b8c:	682b      	ldr	r3, [r5, #0]
     b8e:	689c      	ldr	r4, [r3, #8]
	DMAC_CRITICAL_SECTION_LEAVE()
}

static inline void hri_dmac_clear_CTRL_DMAENABLE_bit(void *const hw)
{
	DMAC_CRITICAL_SECTION_ENTER()
     b90:	a806      	add	r0, sp, #24
     b92:	4f2e      	ldr	r7, [pc, #184]	; (c4c <_dma_init+0xf4>)
     b94:	47b8      	blx	r7
	((Dmac *)hw)->CTRL.reg &= ~DMAC_CTRL_DMAENABLE;
     b96:	8823      	ldrh	r3, [r4, #0]
     b98:	2202      	movs	r2, #2
     b9a:	4393      	bics	r3, r2
     b9c:	8023      	strh	r3, [r4, #0]

	DMAC_CRITICAL_SECTION_LEAVE()
     b9e:	a806      	add	r0, sp, #24
     ba0:	4e2b      	ldr	r6, [pc, #172]	; (c50 <_dma_init+0xf8>)
     ba2:	47b0      	blx	r6
	DMAC_CRITICAL_SECTION_LEAVE()
}

static inline void hri_dmac_clear_CTRL_CRCENABLE_bit(void *const hw)
{
	DMAC_CRITICAL_SECTION_ENTER()
     ba4:	a807      	add	r0, sp, #28
     ba6:	47b8      	blx	r7
	((Dmac *)hw)->CTRL.reg &= ~DMAC_CTRL_CRCENABLE;
     ba8:	8823      	ldrh	r3, [r4, #0]
     baa:	2204      	movs	r2, #4
     bac:	4393      	bics	r3, r2
     bae:	8023      	strh	r3, [r4, #0]

	DMAC_CRITICAL_SECTION_LEAVE()
     bb0:	a807      	add	r0, sp, #28
     bb2:	47b0      	blx	r6
	return (bool)tmp;
}

static inline void hri_dmac_set_CHCTRLA_SWRST_bit(void *const hw)
{
	DMAC_CRITICAL_SECTION_ENTER()
     bb4:	a808      	add	r0, sp, #32
     bb6:	47b8      	blx	r7
	((Dmac *)hw)->CHCTRLA.reg |= DMAC_CHCTRLA_SWRST;
     bb8:	2240      	movs	r2, #64	; 0x40
     bba:	5ca1      	ldrb	r1, [r4, r2]
     bbc:	2301      	movs	r3, #1
     bbe:	430b      	orrs	r3, r1
     bc0:	54a3      	strb	r3, [r4, r2]

	DMAC_CRITICAL_SECTION_LEAVE()
     bc2:	a808      	add	r0, sp, #32
     bc4:	47b0      	blx	r6
	DMAC_CRITICAL_SECTION_LEAVE()
}

static inline void hri_dmac_write_BASEADDR_reg(void *const hw, const hri_dmac_baseaddr_reg_t data)
{
	DMAC_CRITICAL_SECTION_ENTER()
     bc6:	a801      	add	r0, sp, #4
     bc8:	47b8      	blx	r7
	((Dmac *)hw)->BASEADDR.reg = data;
     bca:	4b22      	ldr	r3, [pc, #136]	; (c54 <_dma_init+0xfc>)
     bcc:	6363      	str	r3, [r4, #52]	; 0x34
	DMAC_CRITICAL_SECTION_LEAVE()
     bce:	a801      	add	r0, sp, #4
     bd0:	47b0      	blx	r6
	DMAC_CRITICAL_SECTION_LEAVE()
}

static inline void hri_dmac_write_WRBADDR_reg(void *const hw, const hri_dmac_wrbaddr_reg_t data)
{
	DMAC_CRITICAL_SECTION_ENTER()
     bd2:	a802      	add	r0, sp, #8
     bd4:	47b8      	blx	r7
	((Dmac *)hw)->WRBADDR.reg = data;
     bd6:	4b20      	ldr	r3, [pc, #128]	; (c58 <_dma_init+0x100>)
     bd8:	63a3      	str	r3, [r4, #56]	; 0x38
	DMAC_CRITICAL_SECTION_LEAVE()
     bda:	a802      	add	r0, sp, #8
     bdc:	47b0      	blx	r6
	DMAC_CRITICAL_SECTION_LEAVE()
}

static inline void hri_dmac_write_CTRL_reg(void *const hw, const hri_dmac_ctrl_reg_t data)
{
	DMAC_CRITICAL_SECTION_ENTER()
     bde:	a803      	add	r0, sp, #12
     be0:	47b8      	blx	r7
	((Dmac *)hw)->CTRL.reg = data;
     be2:	23f0      	movs	r3, #240	; 0xf0
     be4:	011b      	lsls	r3, r3, #4
     be6:	8023      	strh	r3, [r4, #0]
	DMAC_CRITICAL_SECTION_LEAVE()
     be8:	a803      	add	r0, sp, #12
     bea:	47b0      	blx	r6
	DMAC_CRITICAL_SECTION_LEAVE()
}

static inline void hri_dmac_write_DBGCTRL_reg(void *const hw, const hri_dmac_dbgctrl_reg_t data)
{
	DMAC_CRITICAL_SECTION_ENTER()
     bec:	a804      	add	r0, sp, #16
     bee:	47b8      	blx	r7
	((Dmac *)hw)->DBGCTRL.reg = data;
     bf0:	4643      	mov	r3, r8
     bf2:	7363      	strb	r3, [r4, #13]
	DMAC_CRITICAL_SECTION_LEAVE()
     bf4:	a804      	add	r0, sp, #16
     bf6:	47b0      	blx	r6
	DMAC_CRITICAL_SECTION_LEAVE()
}

static inline void hri_dmac_write_PRICTRL0_reg(void *const hw, const hri_dmac_prictrl0_reg_t data)
{
	DMAC_CRITICAL_SECTION_ENTER()
     bf8:	a805      	add	r0, sp, #20
     bfa:	47b8      	blx	r7
	((Dmac *)hw)->PRICTRL0.reg = data;
     bfc:	2300      	movs	r3, #0
     bfe:	6163      	str	r3, [r4, #20]
	DMAC_CRITICAL_SECTION_LEAVE()
     c00:	a805      	add	r0, sp, #20
     c02:	47b0      	blx	r6
	DMAC_CRITICAL_SECTION_LEAVE()
}

static inline void hri_dmac_set_CTRL_DMAENABLE_bit(void *const hw)
{
	DMAC_CRITICAL_SECTION_ENTER()
     c04:	a809      	add	r0, sp, #36	; 0x24
     c06:	47b8      	blx	r7
	((Dmac *)hw)->CTRL.reg |= DMAC_CTRL_DMAENABLE;
     c08:	8822      	ldrh	r2, [r4, #0]
     c0a:	2302      	movs	r3, #2
     c0c:	4313      	orrs	r3, r2
     c0e:	8023      	strh	r3, [r4, #0]

	DMAC_CRITICAL_SECTION_LEAVE()
     c10:	a809      	add	r0, sp, #36	; 0x24
     c12:	47b0      	blx	r6
				( 0x0 << DMAC_PRICTRL0_RRLVLEN2_Pos ) |
				( 0x0 << DMAC_PRICTRL0_RRLVLEN3_Pos ));

		hri_dmac_set_CTRL_DMAENABLE_bit(hw);

		_irq_disable(DMAC_IRQn);
     c14:	2006      	movs	r0, #6
     c16:	4b11      	ldr	r3, [pc, #68]	; (c5c <_dma_init+0x104>)
     c18:	4798      	blx	r3
		_irq_clear(DMAC_IRQn);
     c1a:	2006      	movs	r0, #6
     c1c:	4b10      	ldr	r3, [pc, #64]	; (c60 <_dma_init+0x108>)
     c1e:	4798      	blx	r3
		_irq_register(DMAC_IRQn, &( *dev )->irq);
     c20:	6829      	ldr	r1, [r5, #0]
     c22:	2006      	movs	r0, #6
     c24:	4b0f      	ldr	r3, [pc, #60]	; (c64 <_dma_init+0x10c>)
     c26:	4798      	blx	r3
		_irq_enable(DMAC_IRQn);
     c28:	2006      	movs	r0, #6
     c2a:	4b0f      	ldr	r3, [pc, #60]	; (c68 <_dma_init+0x110>)
     c2c:	4798      	blx	r3
	}

	return ERR_NONE;
}
     c2e:	2000      	movs	r0, #0
     c30:	b00a      	add	sp, #40	; 0x28
     c32:	bc04      	pop	{r2}
     c34:	4690      	mov	r8, r2
     c36:	bdf0      	pop	{r4, r5, r6, r7, pc}
     c38:	000032c8 	.word	0x000032c8
     c3c:	000030d1 	.word	0x000030d1
     c40:	20000068 	.word	0x20000068
     c44:	41004800 	.word	0x41004800
     c48:	00000a7d 	.word	0x00000a7d
     c4c:	000027d9 	.word	0x000027d9
     c50:	000027e9 	.word	0x000027e9
     c54:	200005b0 	.word	0x200005b0
     c58:	200005d0 	.word	0x200005d0
     c5c:	00000915 	.word	0x00000915
     c60:	00000945 	.word	0x00000945
     c64:	00000971 	.word	0x00000971
     c68:	0000095d 	.word	0x0000095d

00000c6c <_dma_allocate>:
 * \brief Allocate resource for DMAC
 */
int32_t _dma_allocate(struct _dma_dev *const dev,
		struct _dma_resource * *const resource,
		uint32_t num)
{
     c6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     c6e:	465f      	mov	r7, fp
     c70:	4656      	mov	r6, sl
     c72:	464d      	mov	r5, r9
     c74:	4644      	mov	r4, r8
     c76:	b4f0      	push	{r4, r5, r6, r7}
     c78:	4688      	mov	r8, r1
     c7a:	1c14      	adds	r4, r2, #0
	uint8_t channel;
	uint8_t index = 0;
	DmacDescriptor *tmp_descriptor = NULL;

	ASSERT(dev);
     c7c:	1e43      	subs	r3, r0, #1
     c7e:	4198      	sbcs	r0, r3
     c80:	b2c0      	uxtb	r0, r0
     c82:	4945      	ldr	r1, [pc, #276]	; (d98 <_dma_allocate+0x12c>)
     c84:	22c2      	movs	r2, #194	; 0xc2
     c86:	4b45      	ldr	r3, [pc, #276]	; (d9c <_dma_allocate+0x130>)
     c88:	4798      	blx	r3

	for (channel = 0; channel < dmac_ch_used; channel++) {
     c8a:	4b45      	ldr	r3, [pc, #276]	; (da0 <_dma_allocate+0x134>)
     c8c:	6818      	ldr	r0, [r3, #0]
     c8e:	2800      	cmp	r0, #0
     c90:	d072      	beq.n	d78 <_dma_allocate+0x10c>
		if (!( channel_mask & ( 1 << channel ))) {
     c92:	4b44      	ldr	r3, [pc, #272]	; (da4 <_dma_allocate+0x138>)
     c94:	6919      	ldr	r1, [r3, #16]
     c96:	2501      	movs	r5, #1
     c98:	400d      	ands	r5, r1
     c9a:	d008      	beq.n	cae <_dma_allocate+0x42>
     c9c:	2300      	movs	r3, #0
     c9e:	2701      	movs	r7, #1
     ca0:	e01a      	b.n	cd8 <_dma_allocate+0x6c>
     ca2:	1c1e      	adds	r6, r3, #0
     ca4:	1c3a      	adds	r2, r7, #0
     ca6:	409a      	lsls	r2, r3
     ca8:	4211      	tst	r1, r2
     caa:	d115      	bne.n	cd8 <_dma_allocate+0x6c>
     cac:	e001      	b.n	cb2 <_dma_allocate+0x46>
     cae:	2201      	movs	r2, #1
     cb0:	2600      	movs	r6, #0
			*resource = &_resource[channel];
     cb2:	00f3      	lsls	r3, r6, #3
     cb4:	1b98      	subs	r0, r3, r6
     cb6:	0080      	lsls	r0, r0, #2
     cb8:	4f3b      	ldr	r7, [pc, #236]	; (da8 <_dma_allocate+0x13c>)
     cba:	46bc      	mov	ip, r7
     cbc:	4460      	add	r0, ip
     cbe:	4647      	mov	r7, r8
     cc0:	6038      	str	r0, [r7, #0]
			(*resource)->id = channel;
     cc2:	1b9b      	subs	r3, r3, r6
     cc4:	009b      	lsls	r3, r3, #2
     cc6:	4660      	mov	r0, ip
     cc8:	501d      	str	r5, [r3, r0]
			tmp_descriptor = &_descriptor_section[channel];
     cca:	0136      	lsls	r6, r6, #4
     ccc:	4b37      	ldr	r3, [pc, #220]	; (dac <_dma_allocate+0x140>)
     cce:	18f6      	adds	r6, r6, r3
			channel_mask |= ( 1 << channel );
     cd0:	430a      	orrs	r2, r1
     cd2:	4b34      	ldr	r3, [pc, #208]	; (da4 <_dma_allocate+0x138>)
     cd4:	611a      	str	r2, [r3, #16]
			break;
     cd6:	e005      	b.n	ce4 <_dma_allocate+0x78>
	uint8_t index = 0;
	DmacDescriptor *tmp_descriptor = NULL;

	ASSERT(dev);

	for (channel = 0; channel < dmac_ch_used; channel++) {
     cd8:	3301      	adds	r3, #1
     cda:	b2db      	uxtb	r3, r3
     cdc:	1e1d      	subs	r5, r3, #0
     cde:	4285      	cmp	r5, r0
     ce0:	d3df      	bcc.n	ca2 <_dma_allocate+0x36>
		struct _dma_resource * *const resource,
		uint32_t num)
{
	uint8_t channel;
	uint8_t index = 0;
	DmacDescriptor *tmp_descriptor = NULL;
     ce2:	2600      	movs	r6, #0
			channel_mask |= ( 1 << channel );
			break;
		}
	}

	if (num != 1)
     ce4:	2c01      	cmp	r4, #1
     ce6:	d02d      	beq.n	d44 <_dma_allocate+0xd8>
	{
		for (;( index < ( num - 1 )) &&
     ce8:	1e62      	subs	r2, r4, #1
     cea:	2a00      	cmp	r2, #0
     cec:	d02c      	beq.n	d48 <_dma_allocate+0xdc>
				( index < ( dmac_resource_used - dmac_ch_used )); index++) {
     cee:	4b30      	ldr	r3, [pc, #192]	; (db0 <_dma_allocate+0x144>)
     cf0:	681f      	ldr	r7, [r3, #0]
     cf2:	4b2b      	ldr	r3, [pc, #172]	; (da0 <_dma_allocate+0x134>)
     cf4:	681b      	ldr	r3, [r3, #0]
     cf6:	4698      	mov	r8, r3
		}
	}

	if (num != 1)
	{
		for (;( index < ( num - 1 )) &&
     cf8:	429f      	cmp	r7, r3
     cfa:	d031      	beq.n	d60 <_dma_allocate+0xf4>
     cfc:	4b29      	ldr	r3, [pc, #164]	; (da4 <_dma_allocate+0x138>)
     cfe:	695c      	ldr	r4, [r3, #20]
				( index < ( dmac_resource_used - dmac_ch_used )); index++) {
     d00:	4643      	mov	r3, r8
     d02:	1afb      	subs	r3, r7, r3
     d04:	469b      	mov	fp, r3
     d06:	2100      	movs	r1, #0
     d08:	2300      	movs	r3, #0
			if (!( memory_mask & ( 1 << index ))) {
     d0a:	2001      	movs	r0, #1
     d0c:	4684      	mov	ip, r0
				tmp_descriptor->DESCADDR.reg =
						(uint32_t)&_resource[dmac_ch_used + index];
     d0e:	4826      	ldr	r0, [pc, #152]	; (da8 <_dma_allocate+0x13c>)
     d10:	4681      	mov	r9, r0

	if (num != 1)
	{
		for (;( index < ( num - 1 )) &&
				( index < ( dmac_resource_used - dmac_ch_used )); index++) {
			if (!( memory_mask & ( 1 << index ))) {
     d12:	4660      	mov	r0, ip
     d14:	4098      	lsls	r0, r3
     d16:	4204      	tst	r4, r0
     d18:	d107      	bne.n	d2a <_dma_allocate+0xbe>
				tmp_descriptor->DESCADDR.reg =
						(uint32_t)&_resource[dmac_ch_used + index];
     d1a:	4441      	add	r1, r8
     d1c:	00cf      	lsls	r7, r1, #3
     d1e:	1a79      	subs	r1, r7, r1
     d20:	0089      	lsls	r1, r1, #2
     d22:	4449      	add	r1, r9
	if (num != 1)
	{
		for (;( index < ( num - 1 )) &&
				( index < ( dmac_resource_used - dmac_ch_used )); index++) {
			if (!( memory_mask & ( 1 << index ))) {
				tmp_descriptor->DESCADDR.reg =
     d24:	60f1      	str	r1, [r6, #12]
						(uint32_t)&_resource[dmac_ch_used + index];
				tmp_descriptor = (DmacDescriptor *)tmp_descriptor->DESCADDR.reg;
     d26:	68f6      	ldr	r6, [r6, #12]
				memory_mask |= ( 1 << index );
     d28:	4304      	orrs	r4, r0
	}

	if (num != 1)
	{
		for (;( index < ( num - 1 )) &&
				( index < ( dmac_resource_used - dmac_ch_used )); index++) {
     d2a:	3301      	adds	r3, #1
     d2c:	b2db      	uxtb	r3, r3
		}
	}

	if (num != 1)
	{
		for (;( index < ( num - 1 )) &&
     d2e:	1e19      	subs	r1, r3, #0
     d30:	4291      	cmp	r1, r2
     d32:	d302      	bcc.n	d3a <_dma_allocate+0xce>
     d34:	4a1b      	ldr	r2, [pc, #108]	; (da4 <_dma_allocate+0x138>)
     d36:	6154      	str	r4, [r2, #20]
     d38:	e007      	b.n	d4a <_dma_allocate+0xde>
     d3a:	455b      	cmp	r3, fp
     d3c:	d3e9      	bcc.n	d12 <_dma_allocate+0xa6>
     d3e:	4a19      	ldr	r2, [pc, #100]	; (da4 <_dma_allocate+0x138>)
     d40:	6154      	str	r4, [r2, #20]
     d42:	e002      	b.n	d4a <_dma_allocate+0xde>
int32_t _dma_allocate(struct _dma_dev *const dev,
		struct _dma_resource * *const resource,
		uint32_t num)
{
	uint8_t channel;
	uint8_t index = 0;
     d44:	2300      	movs	r3, #0
     d46:	e000      	b.n	d4a <_dma_allocate+0xde>
		}
	}

	if (num != 1)
	{
		for (;( index < ( num - 1 )) &&
     d48:	2300      	movs	r3, #0
				memory_mask |= ( 1 << index );
			}
		}
	}

	if (( channel == dmac_ch_used ) ||
     d4a:	4a15      	ldr	r2, [pc, #84]	; (da0 <_dma_allocate+0x134>)
     d4c:	6811      	ldr	r1, [r2, #0]
     d4e:	42a9      	cmp	r1, r5
     d50:	d009      	beq.n	d66 <_dma_allocate+0xfa>
			( index == ( dmac_resource_used - dmac_ch_used ))) {
     d52:	4a17      	ldr	r2, [pc, #92]	; (db0 <_dma_allocate+0x144>)
     d54:	6812      	ldr	r2, [r2, #0]
     d56:	1a52      	subs	r2, r2, r1
				memory_mask |= ( 1 << index );
			}
		}
	}

	if (( channel == dmac_ch_used ) ||
     d58:	4293      	cmp	r3, r2
     d5a:	d007      	beq.n	d6c <_dma_allocate+0x100>
			( index == ( dmac_resource_used - dmac_ch_used ))) {
		return ERR_NO_RESOURCE;
	}

	return ERR_NONE;
     d5c:	2000      	movs	r0, #0
     d5e:	e014      	b.n	d8a <_dma_allocate+0x11e>
		}
	}

	if (( channel == dmac_ch_used ) ||
			( index == ( dmac_resource_used - dmac_ch_used ))) {
		return ERR_NO_RESOURCE;
     d60:	201c      	movs	r0, #28
     d62:	4240      	negs	r0, r0
     d64:	e011      	b.n	d8a <_dma_allocate+0x11e>
     d66:	201c      	movs	r0, #28
     d68:	4240      	negs	r0, r0
     d6a:	e00e      	b.n	d8a <_dma_allocate+0x11e>
     d6c:	201c      	movs	r0, #28
     d6e:	4240      	negs	r0, r0
     d70:	e00b      	b.n	d8a <_dma_allocate+0x11e>
     d72:	201c      	movs	r0, #28
     d74:	4240      	negs	r0, r0
     d76:	e008      	b.n	d8a <_dma_allocate+0x11e>
			channel_mask |= ( 1 << channel );
			break;
		}
	}

	if (num != 1)
     d78:	2c01      	cmp	r4, #1
     d7a:	d0fa      	beq.n	d72 <_dma_allocate+0x106>
	{
		for (;( index < ( num - 1 )) &&
     d7c:	1e62      	subs	r2, r4, #1
	uint8_t index = 0;
	DmacDescriptor *tmp_descriptor = NULL;

	ASSERT(dev);

	for (channel = 0; channel < dmac_ch_used; channel++) {
     d7e:	1c05      	adds	r5, r0, #0
		struct _dma_resource * *const resource,
		uint32_t num)
{
	uint8_t channel;
	uint8_t index = 0;
	DmacDescriptor *tmp_descriptor = NULL;
     d80:	2600      	movs	r6, #0
		}
	}

	if (num != 1)
	{
		for (;( index < ( num - 1 )) &&
     d82:	2a00      	cmp	r2, #0
     d84:	d1b3      	bne.n	cee <_dma_allocate+0x82>
		}
	}

	if (( channel == dmac_ch_used ) ||
			( index == ( dmac_resource_used - dmac_ch_used ))) {
		return ERR_NO_RESOURCE;
     d86:	201c      	movs	r0, #28
     d88:	4240      	negs	r0, r0
	}

	return ERR_NONE;
}
     d8a:	bc3c      	pop	{r2, r3, r4, r5}
     d8c:	4690      	mov	r8, r2
     d8e:	4699      	mov	r9, r3
     d90:	46a2      	mov	sl, r4
     d92:	46ab      	mov	fp, r5
     d94:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     d96:	46c0      	nop			; (mov r8, r8)
     d98:	000032c8 	.word	0x000032c8
     d9c:	000030d1 	.word	0x000030d1
     da0:	20000010 	.word	0x20000010
     da4:	20000068 	.word	0x20000068
     da8:	20000624 	.word	0x20000624
     dac:	200005b0 	.word	0x200005b0
     db0:	2000000c 	.word	0x2000000c

00000db4 <_dma_config_resource>:
 */
int32_t _dma_config_resource(struct _dma_dev *const dev,
		struct _dma_resource *const resource,
		void *const peripheral_dev,
		uint32_t const trigger)
{
     db4:	b5f0      	push	{r4, r5, r6, r7, lr}
     db6:	465f      	mov	r7, fp
     db8:	4656      	mov	r6, sl
     dba:	b4c0      	push	{r6, r7}
     dbc:	b08b      	sub	sp, #44	; 0x2c
     dbe:	1c0d      	adds	r5, r1, #0
     dc0:	9200      	str	r2, [sp, #0]
     dc2:	9301      	str	r3, [sp, #4]
	void *hw = dev->hw;
     dc4:	6884      	ldr	r4, [r0, #8]
	struct dma_configuration *config;
	uint32_t channel = resource->id;
     dc6:	680e      	ldr	r6, [r1, #0]
	struct _dma_resource *tmp_resource = &_resource[channel];

	ASSERT(dev);
     dc8:	1e43      	subs	r3, r0, #1
     dca:	4198      	sbcs	r0, r3
     dcc:	b2c0      	uxtb	r0, r0
     dce:	4935      	ldr	r1, [pc, #212]	; (ea4 <_dma_config_resource+0xf0>)
     dd0:	228a      	movs	r2, #138	; 0x8a
     dd2:	0052      	lsls	r2, r2, #1
     dd4:	4b34      	ldr	r3, [pc, #208]	; (ea8 <_dma_config_resource+0xf4>)
     dd6:	4798      	blx	r3

	config = (struct dma_configuration *)resource->config;
     dd8:	692d      	ldr	r5, [r5, #16]
     dda:	46aa      	mov	sl, r5

	hri_dmac_write_CHID_reg(hw, channel);
     ddc:	b2f5      	uxtb	r5, r6
	DMAC_CRITICAL_SECTION_LEAVE()
}

static inline void hri_dmac_write_CHID_reg(void *const hw, const hri_dmac_chid_reg_t data)
{
	DMAC_CRITICAL_SECTION_ENTER()
     dde:	a803      	add	r0, sp, #12
     de0:	4f32      	ldr	r7, [pc, #200]	; (eac <_dma_config_resource+0xf8>)
     de2:	47b8      	blx	r7
	((Dmac *)hw)->CHID.reg = data;
     de4:	233f      	movs	r3, #63	; 0x3f
     de6:	54e5      	strb	r5, [r4, r3]
	DMAC_CRITICAL_SECTION_LEAVE()
     de8:	a803      	add	r0, sp, #12
     dea:	4d31      	ldr	r5, [pc, #196]	; (eb0 <_dma_config_resource+0xfc>)
     dec:	47a8      	blx	r5
	DMAC_CRITICAL_SECTION_LEAVE()
}

static inline void hri_dmac_clear_CHCTRLA_ENABLE_bit(void *const hw)
{
	DMAC_CRITICAL_SECTION_ENTER()
     dee:	a804      	add	r0, sp, #16
     df0:	47b8      	blx	r7
	((Dmac *)hw)->CHCTRLA.reg &= ~DMAC_CHCTRLA_ENABLE;
     df2:	2340      	movs	r3, #64	; 0x40
     df4:	469b      	mov	fp, r3
     df6:	5ce3      	ldrb	r3, [r4, r3]
     df8:	2202      	movs	r2, #2
     dfa:	4393      	bics	r3, r2
     dfc:	465a      	mov	r2, fp
     dfe:	54a3      	strb	r3, [r4, r2]

	DMAC_CRITICAL_SECTION_LEAVE()
     e00:	a804      	add	r0, sp, #16
     e02:	47a8      	blx	r5
	return (bool)tmp;
}

static inline void hri_dmac_set_CHCTRLA_SWRST_bit(void *const hw)
{
	DMAC_CRITICAL_SECTION_ENTER()
     e04:	a805      	add	r0, sp, #20
     e06:	47b8      	blx	r7
	((Dmac *)hw)->CHCTRLA.reg |= DMAC_CHCTRLA_SWRST;
     e08:	465b      	mov	r3, fp
     e0a:	5ce2      	ldrb	r2, [r4, r3]
     e0c:	3b3f      	subs	r3, #63	; 0x3f
     e0e:	4313      	orrs	r3, r2
     e10:	465a      	mov	r2, fp
     e12:	54a3      	strb	r3, [r4, r2]

	DMAC_CRITICAL_SECTION_LEAVE()
     e14:	a805      	add	r0, sp, #20
     e16:	47a8      	blx	r5
	DMAC_CRITICAL_SECTION_LEAVE()
}

static inline void hri_dmac_clear_SWTRIGCTRL_reg(void *const hw, const hri_dmac_swtrigctrl_reg_t mask)
{
	DMAC_CRITICAL_SECTION_ENTER()
     e18:	a806      	add	r0, sp, #24
     e1a:	47b8      	blx	r7
	((Dmac *)hw)->SWTRIGCTRL.reg &= ~mask;
     e1c:	6923      	ldr	r3, [r4, #16]
	hri_dmac_clear_CHCTRLA_ENABLE_bit(hw);
	hri_dmac_set_CHCTRLA_SWRST_bit(hw);
	hri_dmac_clear_SWTRIGCTRL_reg(hw, 1 << channel);
     e1e:	2201      	movs	r2, #1
     e20:	40b2      	lsls	r2, r6
     e22:	4393      	bics	r3, r2
     e24:	6123      	str	r3, [r4, #16]
	DMAC_CRITICAL_SECTION_LEAVE()
     e26:	a806      	add	r0, sp, #24
     e28:	47a8      	blx	r5

	hri_dmac_write_CHCTRLB_LVL_bf(hw, config->lvl);
     e2a:	4653      	mov	r3, sl
     e2c:	785b      	ldrb	r3, [r3, #1]
     e2e:	469b      	mov	fp, r3

static inline void hri_dmac_write_CHCTRLB_LVL_bf(void *const hw, const hri_dmac_chctrlb_reg_t data)
{
	uint32_t tmp;

	DMAC_CRITICAL_SECTION_ENTER()
     e30:	a807      	add	r0, sp, #28
     e32:	47b8      	blx	r7
	tmp = ((Dmac *)hw)->CHCTRLB.reg;
     e34:	6c62      	ldr	r2, [r4, #68]	; 0x44
	tmp &= ~DMAC_CHCTRLB_LVL_Msk;
     e36:	2160      	movs	r1, #96	; 0x60
     e38:	438a      	bics	r2, r1
	tmp |= DMAC_CHCTRLB_LVL(data);
     e3a:	465b      	mov	r3, fp
     e3c:	015b      	lsls	r3, r3, #5
     e3e:	400b      	ands	r3, r1
     e40:	4313      	orrs	r3, r2
	((Dmac *)hw)->CHCTRLB.reg = tmp;
     e42:	6463      	str	r3, [r4, #68]	; 0x44
	DMAC_CRITICAL_SECTION_LEAVE()
     e44:	a807      	add	r0, sp, #28
     e46:	47a8      	blx	r5
	hri_dmac_write_CHCTRLB_TRIGACT_bf(hw, config->trigact);
     e48:	4653      	mov	r3, sl
     e4a:	789b      	ldrb	r3, [r3, #2]
     e4c:	469a      	mov	sl, r3

static inline void hri_dmac_write_CHCTRLB_TRIGACT_bf(void *const hw, const hri_dmac_chctrlb_reg_t data)
{
	uint32_t tmp;

	DMAC_CRITICAL_SECTION_ENTER()
     e4e:	a808      	add	r0, sp, #32
     e50:	47b8      	blx	r7
	tmp = ((Dmac *)hw)->CHCTRLB.reg;
     e52:	6c62      	ldr	r2, [r4, #68]	; 0x44
	tmp &= ~DMAC_CHCTRLB_TRIGACT_Msk;
     e54:	4b17      	ldr	r3, [pc, #92]	; (eb4 <_dma_config_resource+0x100>)
     e56:	401a      	ands	r2, r3
	tmp |= DMAC_CHCTRLB_TRIGACT(data);
     e58:	4653      	mov	r3, sl
     e5a:	059b      	lsls	r3, r3, #22
     e5c:	21c0      	movs	r1, #192	; 0xc0
     e5e:	0409      	lsls	r1, r1, #16
     e60:	400b      	ands	r3, r1
     e62:	4313      	orrs	r3, r2
	((Dmac *)hw)->CHCTRLB.reg = tmp;
     e64:	6463      	str	r3, [r4, #68]	; 0x44
	DMAC_CRITICAL_SECTION_LEAVE()
     e66:	a808      	add	r0, sp, #32
     e68:	47a8      	blx	r5

	hri_dmac_write_CHCTRLB_TRIGSRC_bf(hw,
			tmp_resource->get_trigger_num(peripheral_dev, trigger));
     e6a:	00f3      	lsls	r3, r6, #3
     e6c:	1b9b      	subs	r3, r3, r6
     e6e:	009b      	lsls	r3, r3, #2
     e70:	4a11      	ldr	r2, [pc, #68]	; (eb8 <_dma_config_resource+0x104>)
     e72:	18d3      	adds	r3, r2, r3
     e74:	695b      	ldr	r3, [r3, #20]
     e76:	9800      	ldr	r0, [sp, #0]
     e78:	9901      	ldr	r1, [sp, #4]
     e7a:	4798      	blx	r3
     e7c:	1c06      	adds	r6, r0, #0

static inline void hri_dmac_write_CHCTRLB_TRIGSRC_bf(void *const hw, const hri_dmac_chctrlb_reg_t data)
{
	uint32_t tmp;

	DMAC_CRITICAL_SECTION_ENTER()
     e7e:	a809      	add	r0, sp, #36	; 0x24
     e80:	47b8      	blx	r7
	tmp = ((Dmac *)hw)->CHCTRLB.reg;
     e82:	6c60      	ldr	r0, [r4, #68]	; 0x44
	tmp &= ~DMAC_CHCTRLB_TRIGSRC_Msk;
     e84:	4b0d      	ldr	r3, [pc, #52]	; (ebc <_dma_config_resource+0x108>)
     e86:	4003      	ands	r3, r0
	tmp |= DMAC_CHCTRLB_TRIGSRC(data);
     e88:	0230      	lsls	r0, r6, #8
     e8a:	22fc      	movs	r2, #252	; 0xfc
     e8c:	0192      	lsls	r2, r2, #6
     e8e:	4010      	ands	r0, r2
     e90:	4318      	orrs	r0, r3
	((Dmac *)hw)->CHCTRLB.reg = tmp;
     e92:	6460      	str	r0, [r4, #68]	; 0x44
	DMAC_CRITICAL_SECTION_LEAVE()
     e94:	a809      	add	r0, sp, #36	; 0x24
     e96:	47a8      	blx	r5

	return ERR_NONE;
}
     e98:	2000      	movs	r0, #0
     e9a:	b00b      	add	sp, #44	; 0x2c
     e9c:	bc0c      	pop	{r2, r3}
     e9e:	4692      	mov	sl, r2
     ea0:	469b      	mov	fp, r3
     ea2:	bdf0      	pop	{r4, r5, r6, r7, pc}
     ea4:	000032c8 	.word	0x000032c8
     ea8:	000030d1 	.word	0x000030d1
     eac:	000027d9 	.word	0x000027d9
     eb0:	000027e9 	.word	0x000027e9
     eb4:	ff3fffff 	.word	0xff3fffff
     eb8:	20000624 	.word	0x20000624
     ebc:	ffffc0ff 	.word	0xffffc0ff

00000ec0 <_memory_fill_dma_pointer>:
/**
 * \brief fill function pointers for software triggher number retrieve
 */
void _memory_fill_dma_pointer(dma_get_trigger_number_t *get_trigger_num)
{
	*get_trigger_num = get_trigger_source;
     ec0:	4b01      	ldr	r3, [pc, #4]	; (ec8 <_memory_fill_dma_pointer+0x8>)
     ec2:	6003      	str	r3, [r0, #0]
}
     ec4:	4770      	bx	lr
     ec6:	46c0      	nop			; (mov r8, r8)
     ec8:	00000a75 	.word	0x00000a75

00000ecc <_memory_fill_dma_config_pointer>:
/**
 * \brief Retrieve pointers to memory dma configuration
 */
void _memory_fill_dma_config_pointer(void * *config)
{
	*config = _memory_config;
     ecc:	4b01      	ldr	r3, [pc, #4]	; (ed4 <_memory_fill_dma_config_pointer+0x8>)
     ece:	6003      	str	r3, [r0, #0]
}
     ed0:	4770      	bx	lr
     ed2:	46c0      	nop			; (mov r8, r8)
     ed4:	20000014 	.word	0x20000014

00000ed8 <_ext_irq_handler>:

/**
 * \brief EIC interrupt handler
 */
static void _ext_irq_handler(void *p)
{
     ed8:	b5f0      	push	{r4, r5, r6, r7, lr}
     eda:	4657      	mov	r7, sl
     edc:	464e      	mov	r6, r9
     ede:	4645      	mov	r5, r8
     ee0:	b4e0      	push	{r5, r6, r7}
     ee2:	b082      	sub	sp, #8
        return tmp;
}

static inline hri_eic_intflag_reg_t hri_eic_read_INTFLAG_reg(const void *const hw) 
{
        return ((Eic *)hw)->INTFLAG.reg;
     ee4:	4b2a      	ldr	r3, [pc, #168]	; (f90 <_ext_irq_handler+0xb8>)
     ee6:	691a      	ldr	r2, [r3, #16]
	volatile uint32_t flags = hri_eic_read_INTFLAG_reg(EIC);
     ee8:	9201      	str	r2, [sp, #4]
	int8_t pos;
	uint32_t pin = INVALID_PIN_NUMBER;

	hri_eic_clear_INTFLAG_reg(EIC, flags);
     eea:	9a01      	ldr	r2, [sp, #4]
}

static inline void hri_eic_clear_INTFLAG_reg(const void *const hw, hri_eic_intflag_reg_t mask) 
{
        ((Eic *)hw)->INTFLAG.reg = mask;
     eec:	611a      	str	r2, [r3, #16]

	ASSERT(callback);
     eee:	4b29      	ldr	r3, [pc, #164]	; (f94 <_ext_irq_handler+0xbc>)
     ef0:	6818      	ldr	r0, [r3, #0]
     ef2:	1e43      	subs	r3, r0, #1
     ef4:	4198      	sbcs	r0, r3
     ef6:	b2c0      	uxtb	r0, r0
     ef8:	4927      	ldr	r1, [pc, #156]	; (f98 <_ext_irq_handler+0xc0>)
     efa:	2287      	movs	r2, #135	; 0x87
     efc:	0052      	lsls	r2, r2, #1
     efe:	4b27      	ldr	r3, [pc, #156]	; (f9c <_ext_irq_handler+0xc4>)
     f00:	4798      	blx	r3

	while (flags) {
     f02:	9b01      	ldr	r3, [sp, #4]
     f04:	2b00      	cmp	r3, #0
     f06:	d03d      	beq.n	f84 <_ext_irq_handler+0xac>
		pos = ffs(flags) - 1;
     f08:	4b25      	ldr	r3, [pc, #148]	; (fa0 <_ext_irq_handler+0xc8>)
     f0a:	469a      	mov	sl, r3
			uint8_t lower = 0, middle, upper = EXT_IRQ_AMOUNT;

			while (upper >= lower) {
				middle = ( upper + lower ) >> 1;

				if (_map[middle].extint == pos) {
     f0c:	24ff      	movs	r4, #255	; 0xff
     f0e:	4d25      	ldr	r5, [pc, #148]	; (fa4 <_ext_irq_handler+0xcc>)

			if (INVALID_PIN_NUMBER != pin) {
				callback(pin);
			}

			flags &= ~( 1ul << pos );
     f10:	2601      	movs	r6, #1
			pos = ffs(flags) - 1;
     f12:	4698      	mov	r8, r3
        return tmp;
}

static inline hri_eic_intflag_reg_t hri_eic_read_INTFLAG_reg(const void *const hw) 
{
        return ((Eic *)hw)->INTFLAG.reg;
     f14:	4b1e      	ldr	r3, [pc, #120]	; (f90 <_ext_irq_handler+0xb8>)
     f16:	4699      	mov	r9, r3
	hri_eic_clear_INTFLAG_reg(EIC, flags);

	ASSERT(callback);

	while (flags) {
		pos = ffs(flags) - 1;
     f18:	9801      	ldr	r0, [sp, #4]
     f1a:	47d0      	blx	sl
     f1c:	3801      	subs	r0, #1
     f1e:	b2c0      	uxtb	r0, r0
		while (-1 != pos) {
     f20:	b243      	sxtb	r3, r0
     f22:	3301      	adds	r3, #1
     f24:	d11d      	bne.n	f62 <_ext_irq_handler+0x8a>
     f26:	e024      	b.n	f72 <_ext_irq_handler+0x9a>
			uint8_t lower = 0, middle, upper = EXT_IRQ_AMOUNT;

			while (upper >= lower) {
				middle = ( upper + lower ) >> 1;
     f28:	188b      	adds	r3, r1, r2
     f2a:	105b      	asrs	r3, r3, #1
     f2c:	b2df      	uxtb	r7, r3

				if (_map[middle].extint == pos) {
     f2e:	4023      	ands	r3, r4
     f30:	00db      	lsls	r3, r3, #3
     f32:	5d5b      	ldrb	r3, [r3, r5]
     f34:	4283      	cmp	r3, r0
     f36:	d008      	beq.n	f4a <_ext_irq_handler+0x72>
					pin = _map[middle].pin;
					break;
				}

				if (_map[middle].extint < pos) {
     f38:	4298      	cmp	r0, r3
     f3a:	dd02      	ble.n	f42 <_ext_irq_handler+0x6a>
					lower = middle + 1;
     f3c:	1c7a      	adds	r2, r7, #1
     f3e:	b2d2      	uxtb	r2, r2
     f40:	e001      	b.n	f46 <_ext_irq_handler+0x6e>
				} else {
					upper = middle - 1;
     f42:	1e79      	subs	r1, r7, #1
     f44:	b2c9      	uxtb	r1, r1
	while (flags) {
		pos = ffs(flags) - 1;
		while (-1 != pos) {
			uint8_t lower = 0, middle, upper = EXT_IRQ_AMOUNT;

			while (upper >= lower) {
     f46:	4291      	cmp	r1, r2
     f48:	d2ee      	bcs.n	f28 <_ext_irq_handler+0x50>

			if (INVALID_PIN_NUMBER != pin) {
				callback(pin);
			}

			flags &= ~( 1ul << pos );
     f4a:	9b01      	ldr	r3, [sp, #4]
     f4c:	1c32      	adds	r2, r6, #0
     f4e:	4082      	lsls	r2, r0
     f50:	4393      	bics	r3, r2
     f52:	9301      	str	r3, [sp, #4]
			pos = ffs(flags) - 1;
     f54:	9801      	ldr	r0, [sp, #4]
     f56:	47c0      	blx	r8
     f58:	3801      	subs	r0, #1
     f5a:	b2c0      	uxtb	r0, r0

	ASSERT(callback);

	while (flags) {
		pos = ffs(flags) - 1;
		while (-1 != pos) {
     f5c:	b243      	sxtb	r3, r0
     f5e:	3301      	adds	r3, #1
     f60:	d007      	beq.n	f72 <_ext_irq_handler+0x9a>
			uint8_t lower = 0, middle, upper = EXT_IRQ_AMOUNT;

			while (upper >= lower) {
				middle = ( upper + lower ) >> 1;

				if (_map[middle].extint == pos) {
     f62:	b240      	sxtb	r0, r0
     f64:	28ff      	cmp	r0, #255	; 0xff
     f66:	d0f0      	beq.n	f4a <_ext_irq_handler+0x72>
     f68:	1c23      	adds	r3, r4, #0
     f6a:	2700      	movs	r7, #0
     f6c:	2100      	movs	r1, #0
     f6e:	2200      	movs	r2, #0
     f70:	e7e2      	b.n	f38 <_ext_irq_handler+0x60>
     f72:	464b      	mov	r3, r9
     f74:	691b      	ldr	r3, [r3, #16]
			}

			flags &= ~( 1ul << pos );
			pos = ffs(flags) - 1;
		}
		flags = hri_eic_read_INTFLAG_reg(EIC);
     f76:	9301      	str	r3, [sp, #4]
		hri_eic_clear_INTFLAG_reg(EIC, flags);
     f78:	9b01      	ldr	r3, [sp, #4]
}

static inline void hri_eic_clear_INTFLAG_reg(const void *const hw, hri_eic_intflag_reg_t mask) 
{
        ((Eic *)hw)->INTFLAG.reg = mask;
     f7a:	464a      	mov	r2, r9
     f7c:	6113      	str	r3, [r2, #16]

	hri_eic_clear_INTFLAG_reg(EIC, flags);

	ASSERT(callback);

	while (flags) {
     f7e:	9b01      	ldr	r3, [sp, #4]
     f80:	2b00      	cmp	r3, #0
     f82:	d1c9      	bne.n	f18 <_ext_irq_handler+0x40>
		}
		flags = hri_eic_read_INTFLAG_reg(EIC);
		hri_eic_clear_INTFLAG_reg(EIC, flags);
	}
	(void)p;
}
     f84:	b002      	add	sp, #8
     f86:	bc1c      	pop	{r2, r3, r4}
     f88:	4690      	mov	r8, r2
     f8a:	4699      	mov	r9, r3
     f8c:	46a2      	mov	sl, r4
     f8e:	bdf0      	pop	{r4, r5, r6, r7, pc}
     f90:	40001800 	.word	0x40001800
     f94:	20000080 	.word	0x20000080
     f98:	000032f8 	.word	0x000032f8
     f9c:	000030d1 	.word	0x000030d1
     fa0:	00003145 	.word	0x00003145
     fa4:	000032f0 	.word	0x000032f0

00000fa8 <_ext_irq_init>:

/**
 * \brief Initialize external interrupt module
 */
int32_t _ext_irq_init(void ( *cb )(const uint32_t pin))
{
     fa8:	b538      	push	{r3, r4, r5, lr}
typedef uint8_t hri_eic_nmiflag_reg_t;
typedef uint8_t hri_eic_status_reg_t;

static inline void hri_eic_wait_for_sync(const void *const hw)
{
	while(((const Eic *)hw)->STATUS.bit.SYNCBUSY);
     faa:	4a20      	ldr	r2, [pc, #128]	; (102c <_ext_irq_init+0x84>)
     fac:	7853      	ldrb	r3, [r2, #1]
     fae:	09db      	lsrs	r3, r3, #7
     fb0:	d1fc      	bne.n	fac <_ext_irq_init+0x4>
     fb2:	4a1e      	ldr	r2, [pc, #120]	; (102c <_ext_irq_init+0x84>)
     fb4:	7853      	ldrb	r3, [r2, #1]
     fb6:	09db      	lsrs	r3, r3, #7
     fb8:	d1fc      	bne.n	fb4 <_ext_irq_init+0xc>

static inline bool hri_eic_get_CTRL_ENABLE_bit(const void *const hw) 
{
        uint8_t tmp;
        hri_eic_wait_for_sync(hw);
        tmp = ((Eic *)hw)->CTRL.reg;
     fba:	4b1c      	ldr	r3, [pc, #112]	; (102c <_ext_irq_init+0x84>)
     fbc:	781b      	ldrb	r3, [r3, #0]
	hri_eic_wait_for_sync(EIC);

	if (hri_eic_get_CTRL_ENABLE_bit(EIC)) {
     fbe:	079b      	lsls	r3, r3, #30
     fc0:	d431      	bmi.n	1026 <_ext_irq_init+0x7e>
typedef uint8_t hri_eic_nmiflag_reg_t;
typedef uint8_t hri_eic_status_reg_t;

static inline void hri_eic_wait_for_sync(const void *const hw)
{
	while(((const Eic *)hw)->STATUS.bit.SYNCBUSY);
     fc2:	4a1a      	ldr	r2, [pc, #104]	; (102c <_ext_irq_init+0x84>)
     fc4:	7853      	ldrb	r3, [r2, #1]
     fc6:	09db      	lsrs	r3, r3, #7
     fc8:	d1fc      	bne.n	fc4 <_ext_irq_init+0x1c>

static inline void hri_eic_set_CTRL_SWRST_bit(const void *const hw) 
{
        EIC_CRITICAL_SECTION_ENTER();
        hri_eic_wait_for_sync(hw);
        ((Eic *)hw)->CTRL.reg |= EIC_CTRL_SWRST;
     fca:	4a18      	ldr	r2, [pc, #96]	; (102c <_ext_irq_init+0x84>)
     fcc:	7811      	ldrb	r1, [r2, #0]
     fce:	3301      	adds	r3, #1
     fd0:	430b      	orrs	r3, r1
     fd2:	7013      	strb	r3, [r2, #0]
typedef uint8_t hri_eic_nmiflag_reg_t;
typedef uint8_t hri_eic_status_reg_t;

static inline void hri_eic_wait_for_sync(const void *const hw)
{
	while(((const Eic *)hw)->STATUS.bit.SYNCBUSY);
     fd4:	7853      	ldrb	r3, [r2, #1]
     fd6:	09db      	lsrs	r3, r3, #7
     fd8:	d1fc      	bne.n	fd4 <_ext_irq_init+0x2c>
}

static inline void hri_eic_write_NMICTRL_reg(const void *const hw, hri_eic_nmictrl_reg_t data) 
{
        EIC_CRITICAL_SECTION_ENTER();
        ((Eic *)hw)->NMICTRL.reg = data;
     fda:	4b14      	ldr	r3, [pc, #80]	; (102c <_ext_irq_init+0x84>)
     fdc:	2200      	movs	r2, #0
     fde:	709a      	strb	r2, [r3, #2]
}

static inline void hri_eic_write_EVCTRL_reg(const void *const hw, hri_eic_evctrl_reg_t data) 
{
        EIC_CRITICAL_SECTION_ENTER();
        ((Eic *)hw)->EVCTRL.reg = data;
     fe0:	605a      	str	r2, [r3, #4]
}

static inline void hri_eic_write_WAKEUP_reg(const void *const hw, hri_eic_wakeup_reg_t data) 
{
        EIC_CRITICAL_SECTION_ENTER();
        ((Eic *)hw)->WAKEUP.reg = data;
     fe2:	615a      	str	r2, [r3, #20]
}

static inline void hri_eic_write_CONFIG_reg(const void *const hw, uint8_t index, hri_eic_config_reg_t data) 
{
        EIC_CRITICAL_SECTION_ENTER();
        ((Eic *)hw)->CONFIG[index].reg = data;
     fe4:	619a      	str	r2, [r3, #24]
     fe6:	61da      	str	r2, [r3, #28]
typedef uint8_t hri_eic_nmiflag_reg_t;
typedef uint8_t hri_eic_status_reg_t;

static inline void hri_eic_wait_for_sync(const void *const hw)
{
	while(((const Eic *)hw)->STATUS.bit.SYNCBUSY);
     fe8:	1c1a      	adds	r2, r3, #0
     fea:	7853      	ldrb	r3, [r2, #1]
     fec:	09db      	lsrs	r3, r3, #7
     fee:	d1fc      	bne.n	fea <_ext_irq_init+0x42>
     ff0:	1c05      	adds	r5, r0, #0

static inline void hri_eic_set_CTRL_ENABLE_bit(const void *const hw) 
{
        EIC_CRITICAL_SECTION_ENTER();
        hri_eic_wait_for_sync(hw);
        ((Eic *)hw)->CTRL.reg |= EIC_CTRL_ENABLE;
     ff2:	4a0e      	ldr	r2, [pc, #56]	; (102c <_ext_irq_init+0x84>)
     ff4:	7811      	ldrb	r1, [r2, #0]
     ff6:	3302      	adds	r3, #2
     ff8:	430b      	orrs	r3, r1
     ffa:	7013      	strb	r3, [r2, #0]
			EIC_CONFIG_SENSE7(CONF_EIC_SENSE15) |
			0);

	hri_eic_set_CTRL_ENABLE_bit(EIC);

	_irq.handler = _ext_irq_handler;
     ffc:	4c0c      	ldr	r4, [pc, #48]	; (1030 <_ext_irq_init+0x88>)
     ffe:	4b0d      	ldr	r3, [pc, #52]	; (1034 <_ext_irq_init+0x8c>)
    1000:	6063      	str	r3, [r4, #4]
	_irq.parameter = NULL;
    1002:	2300      	movs	r3, #0
    1004:	60a3      	str	r3, [r4, #8]
	_irq_disable(EIC_IRQn);
    1006:	2004      	movs	r0, #4
    1008:	4b0b      	ldr	r3, [pc, #44]	; (1038 <_ext_irq_init+0x90>)
    100a:	4798      	blx	r3
	_irq_clear(EIC_IRQn);
    100c:	2004      	movs	r0, #4
    100e:	4b0b      	ldr	r3, [pc, #44]	; (103c <_ext_irq_init+0x94>)
    1010:	4798      	blx	r3
	_irq_register(EIC_IRQn, &_irq);
    1012:	1d21      	adds	r1, r4, #4
    1014:	2004      	movs	r0, #4
    1016:	4b0a      	ldr	r3, [pc, #40]	; (1040 <_ext_irq_init+0x98>)
    1018:	4798      	blx	r3
	_irq_enable(EIC_IRQn);
    101a:	2004      	movs	r0, #4
    101c:	4b09      	ldr	r3, [pc, #36]	; (1044 <_ext_irq_init+0x9c>)
    101e:	4798      	blx	r3

	callback = cb;
    1020:	6025      	str	r5, [r4, #0]

	return ERR_NONE;
    1022:	2000      	movs	r0, #0
    1024:	e001      	b.n	102a <_ext_irq_init+0x82>
int32_t _ext_irq_init(void ( *cb )(const uint32_t pin))
{
	hri_eic_wait_for_sync(EIC);

	if (hri_eic_get_CTRL_ENABLE_bit(EIC)) {
		return ERR_DENIED;
    1026:	2011      	movs	r0, #17
    1028:	4240      	negs	r0, r0
	_irq_enable(EIC_IRQn);

	callback = cb;

	return ERR_NONE;
}
    102a:	bd38      	pop	{r3, r4, r5, pc}
    102c:	40001800 	.word	0x40001800
    1030:	20000080 	.word	0x20000080
    1034:	00000ed9 	.word	0x00000ed9
    1038:	00000915 	.word	0x00000915
    103c:	00000945 	.word	0x00000945
    1040:	00000971 	.word	0x00000971
    1044:	0000095d 	.word	0x0000095d

00001048 <_gclk_init_generators>:
}

static inline void hri_gclk_write_GENDIV_reg(const void *const hw, hri_gclk_gendiv_reg_t data) 
{
        GCLK_CRITICAL_SECTION_ENTER();
        ((Gclk *)hw)->GENDIV.reg = data;
    1048:	2280      	movs	r2, #128	; 0x80
    104a:	0052      	lsls	r2, r2, #1
    104c:	4b28      	ldr	r3, [pc, #160]	; (10f0 <_gclk_init_generators+0xa8>)
    104e:	609a      	str	r2, [r3, #8]
typedef uint8_t hri_gclk_ctrl_reg_t;
typedef uint8_t hri_gclk_status_reg_t;

static inline void hri_gclk_wait_for_sync(const void *const hw)
{
	while(((const Gclk *)hw)->STATUS.bit.SYNCBUSY);
    1050:	1c1a      	adds	r2, r3, #0
    1052:	7853      	ldrb	r3, [r2, #1]
    1054:	09db      	lsrs	r3, r3, #7
    1056:	d1fc      	bne.n	1052 <_gclk_init_generators+0xa>

static inline void hri_gclk_write_GENCTRL_reg(const void *const hw, hri_gclk_genctrl_reg_t data) 
{
        GCLK_CRITICAL_SECTION_ENTER();
        hri_gclk_wait_for_sync(hw);
        ((Gclk *)hw)->GENCTRL.reg = data;
    1058:	4b25      	ldr	r3, [pc, #148]	; (10f0 <_gclk_init_generators+0xa8>)
    105a:	2283      	movs	r2, #131	; 0x83
    105c:	0252      	lsls	r2, r2, #9
    105e:	605a      	str	r2, [r3, #4]
}

static inline void hri_gclk_write_GENDIV_reg(const void *const hw, hri_gclk_gendiv_reg_t data) 
{
        GCLK_CRITICAL_SECTION_ENTER();
        ((Gclk *)hw)->GENDIV.reg = data;
    1060:	2202      	movs	r2, #2
    1062:	32ff      	adds	r2, #255	; 0xff
    1064:	609a      	str	r2, [r3, #8]
typedef uint8_t hri_gclk_ctrl_reg_t;
typedef uint8_t hri_gclk_status_reg_t;

static inline void hri_gclk_wait_for_sync(const void *const hw)
{
	while(((const Gclk *)hw)->STATUS.bit.SYNCBUSY);
    1066:	1c1a      	adds	r2, r3, #0
    1068:	7853      	ldrb	r3, [r2, #1]
    106a:	09db      	lsrs	r3, r3, #7
    106c:	d1fc      	bne.n	1068 <_gclk_init_generators+0x20>

static inline void hri_gclk_write_GENCTRL_reg(const void *const hw, hri_gclk_genctrl_reg_t data) 
{
        GCLK_CRITICAL_SECTION_ENTER();
        hri_gclk_wait_for_sync(hw);
        ((Gclk *)hw)->GENCTRL.reg = data;
    106e:	4b20      	ldr	r3, [pc, #128]	; (10f0 <_gclk_init_generators+0xa8>)
    1070:	4a20      	ldr	r2, [pc, #128]	; (10f4 <_gclk_init_generators+0xac>)
    1072:	605a      	str	r2, [r3, #4]
}

static inline void hri_gclk_write_GENDIV_reg(const void *const hw, hri_gclk_gendiv_reg_t data) 
{
        GCLK_CRITICAL_SECTION_ENTER();
        ((Gclk *)hw)->GENDIV.reg = data;
    1074:	2281      	movs	r2, #129	; 0x81
    1076:	0052      	lsls	r2, r2, #1
    1078:	609a      	str	r2, [r3, #8]
typedef uint8_t hri_gclk_ctrl_reg_t;
typedef uint8_t hri_gclk_status_reg_t;

static inline void hri_gclk_wait_for_sync(const void *const hw)
{
	while(((const Gclk *)hw)->STATUS.bit.SYNCBUSY);
    107a:	1c1a      	adds	r2, r3, #0
    107c:	7853      	ldrb	r3, [r2, #1]
    107e:	09db      	lsrs	r3, r3, #7
    1080:	d1fc      	bne.n	107c <_gclk_init_generators+0x34>

static inline void hri_gclk_write_GENCTRL_reg(const void *const hw, hri_gclk_genctrl_reg_t data) 
{
        GCLK_CRITICAL_SECTION_ENTER();
        hri_gclk_wait_for_sync(hw);
        ((Gclk *)hw)->GENCTRL.reg = data;
    1082:	4b1b      	ldr	r3, [pc, #108]	; (10f0 <_gclk_init_generators+0xa8>)
    1084:	4a1c      	ldr	r2, [pc, #112]	; (10f8 <_gclk_init_generators+0xb0>)
    1086:	605a      	str	r2, [r3, #4]
}

static inline void hri_gclk_write_GENDIV_reg(const void *const hw, hri_gclk_gendiv_reg_t data) 
{
        GCLK_CRITICAL_SECTION_ENTER();
        ((Gclk *)hw)->GENDIV.reg = data;
    1088:	2204      	movs	r2, #4
    108a:	32ff      	adds	r2, #255	; 0xff
    108c:	609a      	str	r2, [r3, #8]
typedef uint8_t hri_gclk_ctrl_reg_t;
typedef uint8_t hri_gclk_status_reg_t;

static inline void hri_gclk_wait_for_sync(const void *const hw)
{
	while(((const Gclk *)hw)->STATUS.bit.SYNCBUSY);
    108e:	1c1a      	adds	r2, r3, #0
    1090:	7853      	ldrb	r3, [r2, #1]
    1092:	09db      	lsrs	r3, r3, #7
    1094:	d1fc      	bne.n	1090 <_gclk_init_generators+0x48>

static inline void hri_gclk_write_GENCTRL_reg(const void *const hw, hri_gclk_genctrl_reg_t data) 
{
        GCLK_CRITICAL_SECTION_ENTER();
        hri_gclk_wait_for_sync(hw);
        ((Gclk *)hw)->GENCTRL.reg = data;
    1096:	4b16      	ldr	r3, [pc, #88]	; (10f0 <_gclk_init_generators+0xa8>)
    1098:	4a18      	ldr	r2, [pc, #96]	; (10fc <_gclk_init_generators+0xb4>)
    109a:	605a      	str	r2, [r3, #4]
}

static inline void hri_gclk_write_GENDIV_reg(const void *const hw, hri_gclk_gendiv_reg_t data) 
{
        GCLK_CRITICAL_SECTION_ENTER();
        ((Gclk *)hw)->GENDIV.reg = data;
    109c:	2282      	movs	r2, #130	; 0x82
    109e:	0052      	lsls	r2, r2, #1
    10a0:	609a      	str	r2, [r3, #8]
typedef uint8_t hri_gclk_ctrl_reg_t;
typedef uint8_t hri_gclk_status_reg_t;

static inline void hri_gclk_wait_for_sync(const void *const hw)
{
	while(((const Gclk *)hw)->STATUS.bit.SYNCBUSY);
    10a2:	1c1a      	adds	r2, r3, #0
    10a4:	7853      	ldrb	r3, [r2, #1]
    10a6:	09db      	lsrs	r3, r3, #7
    10a8:	d1fc      	bne.n	10a4 <_gclk_init_generators+0x5c>

static inline void hri_gclk_write_GENCTRL_reg(const void *const hw, hri_gclk_genctrl_reg_t data) 
{
        GCLK_CRITICAL_SECTION_ENTER();
        hri_gclk_wait_for_sync(hw);
        ((Gclk *)hw)->GENCTRL.reg = data;
    10aa:	4b11      	ldr	r3, [pc, #68]	; (10f0 <_gclk_init_generators+0xa8>)
    10ac:	4a14      	ldr	r2, [pc, #80]	; (1100 <_gclk_init_generators+0xb8>)
    10ae:	605a      	str	r2, [r3, #4]
}

static inline void hri_gclk_write_GENDIV_reg(const void *const hw, hri_gclk_gendiv_reg_t data) 
{
        GCLK_CRITICAL_SECTION_ENTER();
        ((Gclk *)hw)->GENDIV.reg = data;
    10b0:	2206      	movs	r2, #6
    10b2:	32ff      	adds	r2, #255	; 0xff
    10b4:	609a      	str	r2, [r3, #8]
typedef uint8_t hri_gclk_ctrl_reg_t;
typedef uint8_t hri_gclk_status_reg_t;

static inline void hri_gclk_wait_for_sync(const void *const hw)
{
	while(((const Gclk *)hw)->STATUS.bit.SYNCBUSY);
    10b6:	1c1a      	adds	r2, r3, #0
    10b8:	7853      	ldrb	r3, [r2, #1]
    10ba:	09db      	lsrs	r3, r3, #7
    10bc:	d1fc      	bne.n	10b8 <_gclk_init_generators+0x70>

static inline void hri_gclk_write_GENCTRL_reg(const void *const hw, hri_gclk_genctrl_reg_t data) 
{
        GCLK_CRITICAL_SECTION_ENTER();
        hri_gclk_wait_for_sync(hw);
        ((Gclk *)hw)->GENCTRL.reg = data;
    10be:	4b0c      	ldr	r3, [pc, #48]	; (10f0 <_gclk_init_generators+0xa8>)
    10c0:	4a10      	ldr	r2, [pc, #64]	; (1104 <_gclk_init_generators+0xbc>)
    10c2:	605a      	str	r2, [r3, #4]
}

static inline void hri_gclk_write_GENDIV_reg(const void *const hw, hri_gclk_gendiv_reg_t data) 
{
        GCLK_CRITICAL_SECTION_ENTER();
        ((Gclk *)hw)->GENDIV.reg = data;
    10c4:	2283      	movs	r2, #131	; 0x83
    10c6:	0052      	lsls	r2, r2, #1
    10c8:	609a      	str	r2, [r3, #8]
typedef uint8_t hri_gclk_ctrl_reg_t;
typedef uint8_t hri_gclk_status_reg_t;

static inline void hri_gclk_wait_for_sync(const void *const hw)
{
	while(((const Gclk *)hw)->STATUS.bit.SYNCBUSY);
    10ca:	1c1a      	adds	r2, r3, #0
    10cc:	7853      	ldrb	r3, [r2, #1]
    10ce:	09db      	lsrs	r3, r3, #7
    10d0:	d1fc      	bne.n	10cc <_gclk_init_generators+0x84>

static inline void hri_gclk_write_GENCTRL_reg(const void *const hw, hri_gclk_genctrl_reg_t data) 
{
        GCLK_CRITICAL_SECTION_ENTER();
        hri_gclk_wait_for_sync(hw);
        ((Gclk *)hw)->GENCTRL.reg = data;
    10d2:	4b07      	ldr	r3, [pc, #28]	; (10f0 <_gclk_init_generators+0xa8>)
    10d4:	4a0c      	ldr	r2, [pc, #48]	; (1108 <_gclk_init_generators+0xc0>)
    10d6:	605a      	str	r2, [r3, #4]
}

static inline void hri_gclk_write_GENDIV_reg(const void *const hw, hri_gclk_gendiv_reg_t data) 
{
        GCLK_CRITICAL_SECTION_ENTER();
        ((Gclk *)hw)->GENDIV.reg = data;
    10d8:	2208      	movs	r2, #8
    10da:	32ff      	adds	r2, #255	; 0xff
    10dc:	609a      	str	r2, [r3, #8]
typedef uint8_t hri_gclk_ctrl_reg_t;
typedef uint8_t hri_gclk_status_reg_t;

static inline void hri_gclk_wait_for_sync(const void *const hw)
{
	while(((const Gclk *)hw)->STATUS.bit.SYNCBUSY);
    10de:	1c1a      	adds	r2, r3, #0
    10e0:	7853      	ldrb	r3, [r2, #1]
    10e2:	09db      	lsrs	r3, r3, #7
    10e4:	d1fc      	bne.n	10e0 <_gclk_init_generators+0x98>

static inline void hri_gclk_write_GENCTRL_reg(const void *const hw, hri_gclk_genctrl_reg_t data) 
{
        GCLK_CRITICAL_SECTION_ENTER();
        hri_gclk_wait_for_sync(hw);
        ((Gclk *)hw)->GENCTRL.reg = data;
    10e6:	4a09      	ldr	r2, [pc, #36]	; (110c <_gclk_init_generators+0xc4>)
    10e8:	4b01      	ldr	r3, [pc, #4]	; (10f0 <_gclk_init_generators+0xa8>)
    10ea:	605a      	str	r2, [r3, #4]
			(CONF_GCLK_GEN_7_IDC << GCLK_GENCTRL_IDC_Pos) |
			(CONF_GCLK_GEN_7_GENEN << GCLK_GENCTRL_GENEN_Pos) |
			CONF_GCLK_GEN_7_SRC |
			GCLK_GENCTRL_ID(7));
# endif
}
    10ec:	4770      	bx	lr
    10ee:	46c0      	nop			; (mov r8, r8)
    10f0:	40000c00 	.word	0x40000c00
    10f4:	00010601 	.word	0x00010601
    10f8:	00110602 	.word	0x00110602
    10fc:	00010303 	.word	0x00010303
    1100:	00010604 	.word	0x00010604
    1104:	00010605 	.word	0x00010605
    1108:	00010606 	.word	0x00010606
    110c:	00010607 	.word	0x00010607

00001110 <_pm_get_ahb_index>:
 *
 * \return index of the given module if succeeds, ERR_INVALID_ARG otherwise
 */
static int32_t _pm_get_ahb_index(const void *const module)
{
	if ((uint32_t)module == (uint32_t)PM_BUS_APBA) {
    1110:	2801      	cmp	r0, #1
    1112:	d016      	beq.n	1142 <_pm_get_ahb_index+0x32>
		return 0;
	}
	else if ((uint32_t)module == (uint32_t)PM_BUS_APBB) {
    1114:	2802      	cmp	r0, #2
    1116:	d016      	beq.n	1146 <_pm_get_ahb_index+0x36>
		return 1;
	}
	else if ((uint32_t)module == (uint32_t)PM_BUS_APBC) {
		return 2;
    1118:	2302      	movs	r3, #2
		return 0;
	}
	else if ((uint32_t)module == (uint32_t)PM_BUS_APBB) {
		return 1;
	}
	else if ((uint32_t)module == (uint32_t)PM_BUS_APBC) {
    111a:	2803      	cmp	r0, #3
    111c:	d014      	beq.n	1148 <_pm_get_ahb_index+0x38>
		return 2;
	}

	if ((uint32_t)module == (uint32_t)DSU) {
		return 3;
    111e:	3301      	adds	r3, #1
	}
	else if ((uint32_t)module == (uint32_t)PM_BUS_APBC) {
		return 2;
	}

	if ((uint32_t)module == (uint32_t)DSU) {
    1120:	4a0a      	ldr	r2, [pc, #40]	; (114c <_pm_get_ahb_index+0x3c>)
    1122:	4290      	cmp	r0, r2
    1124:	d010      	beq.n	1148 <_pm_get_ahb_index+0x38>
		return 3;
	}
	else if ((uint32_t)module == (uint32_t)NVMCTRL) {
		return 4;
    1126:	3301      	adds	r3, #1
	}

	if ((uint32_t)module == (uint32_t)DSU) {
		return 3;
	}
	else if ((uint32_t)module == (uint32_t)NVMCTRL) {
    1128:	4a09      	ldr	r2, [pc, #36]	; (1150 <_pm_get_ahb_index+0x40>)
    112a:	4290      	cmp	r0, r2
    112c:	d00c      	beq.n	1148 <_pm_get_ahb_index+0x38>
		return 4;
	}
	else if ((uint32_t)module == (uint32_t)DMAC) {
		return 5;
    112e:	3301      	adds	r3, #1
		return 3;
	}
	else if ((uint32_t)module == (uint32_t)NVMCTRL) {
		return 4;
	}
	else if ((uint32_t)module == (uint32_t)DMAC) {
    1130:	4a08      	ldr	r2, [pc, #32]	; (1154 <_pm_get_ahb_index+0x44>)
    1132:	4290      	cmp	r0, r2
    1134:	d008      	beq.n	1148 <_pm_get_ahb_index+0x38>
		return 5;
	}
	else if ((uint32_t)module == (uint32_t)USB) {
		return 6;
    1136:	3301      	adds	r3, #1
		return 4;
	}
	else if ((uint32_t)module == (uint32_t)DMAC) {
		return 5;
	}
	else if ((uint32_t)module == (uint32_t)USB) {
    1138:	4a07      	ldr	r2, [pc, #28]	; (1158 <_pm_get_ahb_index+0x48>)
    113a:	4290      	cmp	r0, r2
    113c:	d004      	beq.n	1148 <_pm_get_ahb_index+0x38>
		return 6;
	}

	return ERR_INVALID_ARG;
    113e:	3b13      	subs	r3, #19
    1140:	e002      	b.n	1148 <_pm_get_ahb_index+0x38>
 * \return index of the given module if succeeds, ERR_INVALID_ARG otherwise
 */
static int32_t _pm_get_ahb_index(const void *const module)
{
	if ((uint32_t)module == (uint32_t)PM_BUS_APBA) {
		return 0;
    1142:	2300      	movs	r3, #0
    1144:	e000      	b.n	1148 <_pm_get_ahb_index+0x38>
	}
	else if ((uint32_t)module == (uint32_t)PM_BUS_APBB) {
		return 1;
    1146:	2301      	movs	r3, #1
	else if ((uint32_t)module == (uint32_t)USB) {
		return 6;
	}

	return ERR_INVALID_ARG;
}
    1148:	1c18      	adds	r0, r3, #0
    114a:	4770      	bx	lr
    114c:	41002000 	.word	0x41002000
    1150:	41004000 	.word	0x41004000
    1154:	41004800 	.word	0x41004800
    1158:	41005000 	.word	0x41005000

0000115c <_pm_get_apbb_index>:
 *
 * \return index of the given module if succeeds, ERR_INVALID_ARG otherwise
 */
static int32_t _pm_get_apbb_index(const void *const module)
{
	if ((uint32_t)module == (uint32_t)PAC1) {
    115c:	2382      	movs	r3, #130	; 0x82
    115e:	05db      	lsls	r3, r3, #23
    1160:	4298      	cmp	r0, r3
    1162:	d014      	beq.n	118e <_pm_get_apbb_index+0x32>
		return 0;
	}
	else if ((uint32_t)module == (uint32_t)DSU) {
    1164:	4b0c      	ldr	r3, [pc, #48]	; (1198 <_pm_get_apbb_index+0x3c>)
    1166:	4298      	cmp	r0, r3
    1168:	d013      	beq.n	1192 <_pm_get_apbb_index+0x36>
		return 1;
	}
	else if ((uint32_t)module == (uint32_t)NVMCTRL) {
		return 2;
    116a:	2302      	movs	r3, #2
		return 0;
	}
	else if ((uint32_t)module == (uint32_t)DSU) {
		return 1;
	}
	else if ((uint32_t)module == (uint32_t)NVMCTRL) {
    116c:	4a0b      	ldr	r2, [pc, #44]	; (119c <_pm_get_apbb_index+0x40>)
    116e:	4290      	cmp	r0, r2
    1170:	d010      	beq.n	1194 <_pm_get_apbb_index+0x38>
		return 2;
	}

	if ((uint32_t)module == (uint32_t)PORT) {
		return 3;
    1172:	3301      	adds	r3, #1
	}
	else if ((uint32_t)module == (uint32_t)NVMCTRL) {
		return 2;
	}

	if ((uint32_t)module == (uint32_t)PORT) {
    1174:	4a0a      	ldr	r2, [pc, #40]	; (11a0 <_pm_get_apbb_index+0x44>)
    1176:	4290      	cmp	r0, r2
    1178:	d00c      	beq.n	1194 <_pm_get_apbb_index+0x38>
		return 3;
	}
	else if ((uint32_t)module == (uint32_t)DMAC) {
		return 4;
    117a:	3301      	adds	r3, #1
	}

	if ((uint32_t)module == (uint32_t)PORT) {
		return 3;
	}
	else if ((uint32_t)module == (uint32_t)DMAC) {
    117c:	4a09      	ldr	r2, [pc, #36]	; (11a4 <_pm_get_apbb_index+0x48>)
    117e:	4290      	cmp	r0, r2
    1180:	d008      	beq.n	1194 <_pm_get_apbb_index+0x38>
		return 4;
	}
	else if ((uint32_t)module == (uint32_t)USB) {
		return 5;
    1182:	3301      	adds	r3, #1
		return 3;
	}
	else if ((uint32_t)module == (uint32_t)DMAC) {
		return 4;
	}
	else if ((uint32_t)module == (uint32_t)USB) {
    1184:	4a08      	ldr	r2, [pc, #32]	; (11a8 <_pm_get_apbb_index+0x4c>)
    1186:	4290      	cmp	r0, r2
    1188:	d004      	beq.n	1194 <_pm_get_apbb_index+0x38>
		return 5;
	}

	return ERR_INVALID_ARG;
    118a:	3b12      	subs	r3, #18
    118c:	e002      	b.n	1194 <_pm_get_apbb_index+0x38>
 * \return index of the given module if succeeds, ERR_INVALID_ARG otherwise
 */
static int32_t _pm_get_apbb_index(const void *const module)
{
	if ((uint32_t)module == (uint32_t)PAC1) {
		return 0;
    118e:	2300      	movs	r3, #0
    1190:	e000      	b.n	1194 <_pm_get_apbb_index+0x38>
	}
	else if ((uint32_t)module == (uint32_t)DSU) {
		return 1;
    1192:	2301      	movs	r3, #1
	else if ((uint32_t)module == (uint32_t)USB) {
		return 5;
	}

	return ERR_INVALID_ARG;
}
    1194:	1c18      	adds	r0, r3, #0
    1196:	4770      	bx	lr
    1198:	41002000 	.word	0x41002000
    119c:	41004000 	.word	0x41004000
    11a0:	41004400 	.word	0x41004400
    11a4:	41004800 	.word	0x41004800
    11a8:	41005000 	.word	0x41005000

000011ac <_pm_enable_bus_clock>:

/**
 * \brief Enable clock on the given bus for the given hardware module
 */
void _pm_enable_bus_clock(const enum _pm_bus bus, const void *const module)
{
    11ac:	b508      	push	{r3, lr}
	uint32_t peripheral = ((uint32_t)module & 0x0000ff00 ) >> 10;
    11ae:	040b      	lsls	r3, r1, #16
    11b0:	0e9b      	lsrs	r3, r3, #26

	switch(bus) {
    11b2:	2801      	cmp	r0, #1
    11b4:	d013      	beq.n	11de <_pm_enable_bus_clock+0x32>
    11b6:	2800      	cmp	r0, #0
    11b8:	d004      	beq.n	11c4 <_pm_enable_bus_clock+0x18>
    11ba:	2802      	cmp	r0, #2
    11bc:	d017      	beq.n	11ee <_pm_enable_bus_clock+0x42>
    11be:	2803      	cmp	r0, #3
    11c0:	d022      	beq.n	1208 <_pm_enable_bus_clock+0x5c>
    11c2:	e029      	b.n	1218 <_pm_enable_bus_clock+0x6c>
	case PM_BUS_AHB:

		if (_pm_get_ahb_index(module) >= 0) {
    11c4:	1c08      	adds	r0, r1, #0
    11c6:	4b17      	ldr	r3, [pc, #92]	; (1224 <_pm_enable_bus_clock+0x78>)
    11c8:	4798      	blx	r3
    11ca:	2800      	cmp	r0, #0
    11cc:	db29      	blt.n	1222 <_pm_enable_bus_clock+0x76>
			peripheral = (uint32_t) _pm_get_ahb_index(module);
			PM->AHBMASK.reg |= 1 << peripheral;
    11ce:	4916      	ldr	r1, [pc, #88]	; (1228 <_pm_enable_bus_clock+0x7c>)
    11d0:	694b      	ldr	r3, [r1, #20]
    11d2:	2201      	movs	r2, #1
    11d4:	4082      	lsls	r2, r0
    11d6:	1c10      	adds	r0, r2, #0
    11d8:	4318      	orrs	r0, r3
    11da:	6148      	str	r0, [r1, #20]
    11dc:	e021      	b.n	1222 <_pm_enable_bus_clock+0x76>
		}

		break;
	case PM_BUS_APBA:
		PM->APBAMASK.reg |= 1 << peripheral;
    11de:	4812      	ldr	r0, [pc, #72]	; (1228 <_pm_enable_bus_clock+0x7c>)
    11e0:	6982      	ldr	r2, [r0, #24]
    11e2:	2101      	movs	r1, #1
    11e4:	4099      	lsls	r1, r3
    11e6:	1c0b      	adds	r3, r1, #0
    11e8:	4313      	orrs	r3, r2
    11ea:	6183      	str	r3, [r0, #24]
		break;
    11ec:	e019      	b.n	1222 <_pm_enable_bus_clock+0x76>
	case PM_BUS_APBB:

		if (_pm_get_apbb_index(module) >= 0) {
    11ee:	1c08      	adds	r0, r1, #0
    11f0:	4b0e      	ldr	r3, [pc, #56]	; (122c <_pm_enable_bus_clock+0x80>)
    11f2:	4798      	blx	r3
    11f4:	2800      	cmp	r0, #0
    11f6:	db14      	blt.n	1222 <_pm_enable_bus_clock+0x76>
			peripheral = (uint32_t) _pm_get_apbb_index(module);
			PM->APBBMASK.reg |= 1 << peripheral;
    11f8:	490b      	ldr	r1, [pc, #44]	; (1228 <_pm_enable_bus_clock+0x7c>)
    11fa:	69cb      	ldr	r3, [r1, #28]
    11fc:	2201      	movs	r2, #1
    11fe:	4082      	lsls	r2, r0
    1200:	1c10      	adds	r0, r2, #0
    1202:	4318      	orrs	r0, r3
    1204:	61c8      	str	r0, [r1, #28]
    1206:	e00c      	b.n	1222 <_pm_enable_bus_clock+0x76>
		}

		break;
	case PM_BUS_APBC:
		PM->APBCMASK.reg |= 1 << peripheral;
    1208:	4807      	ldr	r0, [pc, #28]	; (1228 <_pm_enable_bus_clock+0x7c>)
    120a:	6a02      	ldr	r2, [r0, #32]
    120c:	2101      	movs	r1, #1
    120e:	4099      	lsls	r1, r3
    1210:	1c0b      	adds	r3, r1, #0
    1212:	4313      	orrs	r3, r2
    1214:	6203      	str	r3, [r0, #32]
		break;
    1216:	e004      	b.n	1222 <_pm_enable_bus_clock+0x76>
	default:
		ASSERT(false);
    1218:	2000      	movs	r0, #0
    121a:	4905      	ldr	r1, [pc, #20]	; (1230 <_pm_enable_bus_clock+0x84>)
    121c:	22af      	movs	r2, #175	; 0xaf
    121e:	4b05      	ldr	r3, [pc, #20]	; (1234 <_pm_enable_bus_clock+0x88>)
    1220:	4798      	blx	r3
		break;
	}
}
    1222:	bd08      	pop	{r3, pc}
    1224:	00001111 	.word	0x00001111
    1228:	40000400 	.word	0x40000400
    122c:	0000115d 	.word	0x0000115d
    1230:	00003318 	.word	0x00003318
    1234:	000030d1 	.word	0x000030d1

00001238 <_pm_init>:
}

static inline void hri_pm_set_CPUSEL_CPUDIV_bf(const void *const hw, hri_pm_cpusel_reg_t mask)
{
        PM_CRITICAL_SECTION_ENTER();
        ((Pm *)hw)->CPUSEL.reg |= PM_CPUSEL_CPUDIV(mask);
    1238:	4b06      	ldr	r3, [pc, #24]	; (1254 <_pm_init+0x1c>)
    123a:	7a1a      	ldrb	r2, [r3, #8]
    123c:	b2d2      	uxtb	r2, r2
    123e:	721a      	strb	r2, [r3, #8]
}

static inline void hri_pm_set_APBASEL_APBADIV_bf(const void *const hw, hri_pm_apbasel_reg_t mask)
{
        PM_CRITICAL_SECTION_ENTER();
        ((Pm *)hw)->APBASEL.reg |= PM_APBASEL_APBADIV(mask);
    1240:	7a5a      	ldrb	r2, [r3, #9]
    1242:	b2d2      	uxtb	r2, r2
    1244:	725a      	strb	r2, [r3, #9]
}

static inline void hri_pm_set_APBBSEL_APBBDIV_bf(const void *const hw, hri_pm_apbbsel_reg_t mask)
{
        PM_CRITICAL_SECTION_ENTER();
        ((Pm *)hw)->APBBSEL.reg |= PM_APBBSEL_APBBDIV(mask);
    1246:	7a9a      	ldrb	r2, [r3, #10]
    1248:	b2d2      	uxtb	r2, r2
    124a:	729a      	strb	r2, [r3, #10]
}

static inline void hri_pm_set_APBCSEL_APBCDIV_bf(const void *const hw, hri_pm_apbcsel_reg_t mask)
{
        PM_CRITICAL_SECTION_ENTER();
        ((Pm *)hw)->APBCSEL.reg |= PM_APBCSEL_APBCDIV(mask);
    124c:	7ada      	ldrb	r2, [r3, #11]
    124e:	b2d2      	uxtb	r2, r2
    1250:	72da      	strb	r2, [r3, #11]
{
	hri_pm_set_CPUSEL_CPUDIV_bf(PM, CONF_CPU_DIV);
	hri_pm_set_APBASEL_APBADIV_bf(PM, CONF_APBA_DIV);
	hri_pm_set_APBBSEL_APBBDIV_bf(PM, CONF_APBB_DIV);
	hri_pm_set_APBCSEL_APBCDIV_bf(PM, CONF_APBC_DIV);
}
    1252:	4770      	bx	lr
    1254:	40000400 	.word	0x40000400

00001258 <_gpio_set_direction>:
 * \brief Set direction on port with mask
 */
void _gpio_set_direction(const enum gpio_port port,
		const uint32_t mask,
		const enum gpio_direction direction)
{
    1258:	b508      	push	{r3, lr}
	switch (direction) {
    125a:	2a01      	cmp	r2, #1
    125c:	d018      	beq.n	1290 <_gpio_set_direction+0x38>
    125e:	2a00      	cmp	r2, #0
    1260:	d002      	beq.n	1268 <_gpio_set_direction+0x10>
    1262:	2a02      	cmp	r2, #2
    1264:	d026      	beq.n	12b4 <_gpio_set_direction+0x5c>
    1266:	e039      	b.n	12dc <_gpio_set_direction+0x84>
        ((Port *)hw)->Group[submodule_index].DIRTGL.reg = mask;
}

static inline void hri_port_clear_DIR_reg(const void *const hw, uint8_t submodule_index, hri_port_dir_reg_t mask)
{
        ((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
    1268:	01c0      	lsls	r0, r0, #7
    126a:	23c0      	movs	r3, #192	; 0xc0
    126c:	05db      	lsls	r3, r3, #23
    126e:	18c3      	adds	r3, r0, r3
    1270:	6059      	str	r1, [r3, #4]
	case GPIO_DIRECTION_OFF:
		hri_port_clear_DIR_reg(PORT_IOBUS, port, mask);
		hri_port_write_WRCONFIG_reg(PORT, port, PORT_WRCONFIG_WRPINCFG |
				( mask & 0xffff ));
    1272:	040b      	lsls	r3, r1, #16
    1274:	0c1b      	lsrs	r3, r3, #16
		const enum gpio_direction direction)
{
	switch (direction) {
	case GPIO_DIRECTION_OFF:
		hri_port_clear_DIR_reg(PORT_IOBUS, port, mask);
		hri_port_write_WRCONFIG_reg(PORT, port, PORT_WRCONFIG_WRPINCFG |
    1276:	2280      	movs	r2, #128	; 0x80
    1278:	05d2      	lsls	r2, r2, #23
    127a:	4313      	orrs	r3, r2
}

static inline void hri_port_write_WRCONFIG_reg(const void *const hw, uint8_t submodule_index, hri_port_wrconfig_reg_t data)
{
        PORT_CRITICAL_SECTION_ENTER();
        ((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    127c:	4a1a      	ldr	r2, [pc, #104]	; (12e8 <_gpio_set_direction+0x90>)
    127e:	4694      	mov	ip, r2
    1280:	4460      	add	r0, ip
    1282:	6283      	str	r3, [r0, #40]	; 0x28
				( mask & 0xffff ));
		hri_port_write_WRCONFIG_reg(PORT, port, PORT_WRCONFIG_HWSEL |
				PORT_WRCONFIG_WRPINCFG | (( mask & 0xffff0000 ) >> 16 ));
    1284:	0c09      	lsrs	r1, r1, #16
	switch (direction) {
	case GPIO_DIRECTION_OFF:
		hri_port_clear_DIR_reg(PORT_IOBUS, port, mask);
		hri_port_write_WRCONFIG_reg(PORT, port, PORT_WRCONFIG_WRPINCFG |
				( mask & 0xffff ));
		hri_port_write_WRCONFIG_reg(PORT, port, PORT_WRCONFIG_HWSEL |
    1286:	23c0      	movs	r3, #192	; 0xc0
    1288:	061b      	lsls	r3, r3, #24
    128a:	4319      	orrs	r1, r3
    128c:	6281      	str	r1, [r0, #40]	; 0x28
    128e:	e02a      	b.n	12e6 <_gpio_set_direction+0x8e>
        ((Port *)hw)->Group[submodule_index].DIRTGL.reg = mask;
}

static inline void hri_port_clear_DIR_reg(const void *const hw, uint8_t submodule_index, hri_port_dir_reg_t mask)
{
        ((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
    1290:	01c0      	lsls	r0, r0, #7
    1292:	23c0      	movs	r3, #192	; 0xc0
    1294:	05db      	lsls	r3, r3, #23
    1296:	18c3      	adds	r3, r0, r3
    1298:	6059      	str	r1, [r3, #4]
		break;

	case GPIO_DIRECTION_IN:
		hri_port_clear_DIR_reg(PORT_IOBUS, port, mask);
		hri_port_write_WRCONFIG_reg(PORT, port, PORT_WRCONFIG_WRPINCFG |
				PORT_WRCONFIG_INEN | ( mask & 0xffff ));
    129a:	040b      	lsls	r3, r1, #16
    129c:	0c1b      	lsrs	r3, r3, #16
				PORT_WRCONFIG_WRPINCFG | (( mask & 0xffff0000 ) >> 16 ));
		break;

	case GPIO_DIRECTION_IN:
		hri_port_clear_DIR_reg(PORT_IOBUS, port, mask);
		hri_port_write_WRCONFIG_reg(PORT, port, PORT_WRCONFIG_WRPINCFG |
    129e:	4a13      	ldr	r2, [pc, #76]	; (12ec <_gpio_set_direction+0x94>)
    12a0:	4313      	orrs	r3, r2
}

static inline void hri_port_write_WRCONFIG_reg(const void *const hw, uint8_t submodule_index, hri_port_wrconfig_reg_t data)
{
        PORT_CRITICAL_SECTION_ENTER();
        ((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    12a2:	4a11      	ldr	r2, [pc, #68]	; (12e8 <_gpio_set_direction+0x90>)
    12a4:	4694      	mov	ip, r2
    12a6:	4460      	add	r0, ip
    12a8:	6283      	str	r3, [r0, #40]	; 0x28
				PORT_WRCONFIG_INEN | ( mask & 0xffff ));
		hri_port_write_WRCONFIG_reg(PORT, port, PORT_WRCONFIG_HWSEL |
				PORT_WRCONFIG_WRPINCFG | PORT_WRCONFIG_INEN |
				(( mask & 0xffff0000 ) >> 16 ));
    12aa:	0c09      	lsrs	r1, r1, #16

	case GPIO_DIRECTION_IN:
		hri_port_clear_DIR_reg(PORT_IOBUS, port, mask);
		hri_port_write_WRCONFIG_reg(PORT, port, PORT_WRCONFIG_WRPINCFG |
				PORT_WRCONFIG_INEN | ( mask & 0xffff ));
		hri_port_write_WRCONFIG_reg(PORT, port, PORT_WRCONFIG_HWSEL |
    12ac:	4b10      	ldr	r3, [pc, #64]	; (12f0 <_gpio_set_direction+0x98>)
    12ae:	4319      	orrs	r1, r3
    12b0:	6281      	str	r1, [r0, #40]	; 0x28
    12b2:	e018      	b.n	12e6 <_gpio_set_direction+0x8e>
        return ((Port *)hw)->Group[submodule_index].DIR.reg & mask;
}

static inline void hri_port_set_DIR_reg(const void *const hw, uint8_t submodule_index, hri_port_dir_reg_t mask)
{
        ((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
    12b4:	01c0      	lsls	r0, r0, #7
    12b6:	23c0      	movs	r3, #192	; 0xc0
    12b8:	05db      	lsls	r3, r3, #23
    12ba:	18c3      	adds	r3, r0, r3
    12bc:	6099      	str	r1, [r3, #8]
		break;

	case GPIO_DIRECTION_OUT:
		hri_port_set_DIR_reg(PORT_IOBUS, port, mask);
		hri_port_write_WRCONFIG_reg(PORT, port, PORT_WRCONFIG_WRPINCFG |
				( mask & 0xffff ));
    12be:	040b      	lsls	r3, r1, #16
    12c0:	0c1b      	lsrs	r3, r3, #16
				(( mask & 0xffff0000 ) >> 16 ));
		break;

	case GPIO_DIRECTION_OUT:
		hri_port_set_DIR_reg(PORT_IOBUS, port, mask);
		hri_port_write_WRCONFIG_reg(PORT, port, PORT_WRCONFIG_WRPINCFG |
    12c2:	2280      	movs	r2, #128	; 0x80
    12c4:	05d2      	lsls	r2, r2, #23
    12c6:	4313      	orrs	r3, r2
}

static inline void hri_port_write_WRCONFIG_reg(const void *const hw, uint8_t submodule_index, hri_port_wrconfig_reg_t data)
{
        PORT_CRITICAL_SECTION_ENTER();
        ((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    12c8:	4a07      	ldr	r2, [pc, #28]	; (12e8 <_gpio_set_direction+0x90>)
    12ca:	4694      	mov	ip, r2
    12cc:	4460      	add	r0, ip
    12ce:	6283      	str	r3, [r0, #40]	; 0x28
				( mask & 0xffff ));
		hri_port_write_WRCONFIG_reg(PORT, port, PORT_WRCONFIG_HWSEL |
				PORT_WRCONFIG_WRPINCFG |(( mask & 0xffff0000 ) >> 16 ));
    12d0:	0c09      	lsrs	r1, r1, #16

	case GPIO_DIRECTION_OUT:
		hri_port_set_DIR_reg(PORT_IOBUS, port, mask);
		hri_port_write_WRCONFIG_reg(PORT, port, PORT_WRCONFIG_WRPINCFG |
				( mask & 0xffff ));
		hri_port_write_WRCONFIG_reg(PORT, port, PORT_WRCONFIG_HWSEL |
    12d2:	23c0      	movs	r3, #192	; 0xc0
    12d4:	061b      	lsls	r3, r3, #24
    12d6:	4319      	orrs	r1, r3
    12d8:	6281      	str	r1, [r0, #40]	; 0x28
    12da:	e004      	b.n	12e6 <_gpio_set_direction+0x8e>
				PORT_WRCONFIG_WRPINCFG |(( mask & 0xffff0000 ) >> 16 ));
		break;

	default:
		ASSERT(false);
    12dc:	2000      	movs	r0, #0
    12de:	4905      	ldr	r1, [pc, #20]	; (12f4 <_gpio_set_direction+0x9c>)
    12e0:	2253      	movs	r2, #83	; 0x53
    12e2:	4b05      	ldr	r3, [pc, #20]	; (12f8 <_gpio_set_direction+0xa0>)
    12e4:	4798      	blx	r3
	}
}
    12e6:	bd08      	pop	{r3, pc}
    12e8:	41004400 	.word	0x41004400
    12ec:	40020000 	.word	0x40020000
    12f0:	c0020000 	.word	0xc0020000
    12f4:	00003338 	.word	0x00003338
    12f8:	000030d1 	.word	0x000030d1

000012fc <_gpio_set_level>:
 */
void _gpio_set_level(const enum gpio_port port,
		const uint32_t mask,
		const bool level)
{
	if(level) {
    12fc:	2a00      	cmp	r2, #0
    12fe:	d006      	beq.n	130e <_gpio_set_level+0x12>
        return ((Port *)hw)->Group[submodule_index].OUT.reg & mask;
}

static inline void hri_port_set_OUT_reg(const void *const hw, uint8_t submodule_index, hri_port_out_reg_t mask)
{
        ((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    1300:	01c0      	lsls	r0, r0, #7
    1302:	23c0      	movs	r3, #192	; 0xc0
    1304:	05db      	lsls	r3, r3, #23
    1306:	469c      	mov	ip, r3
    1308:	4460      	add	r0, ip
    130a:	6181      	str	r1, [r0, #24]
    130c:	e004      	b.n	1318 <_gpio_set_level+0x1c>
        ((Port *)hw)->Group[submodule_index].OUTTGL.reg = mask;
}

static inline void hri_port_clear_OUT_reg(const void *const hw, uint8_t submodule_index, hri_port_out_reg_t mask)
{
        ((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    130e:	01c0      	lsls	r0, r0, #7
    1310:	4b02      	ldr	r3, [pc, #8]	; (131c <_gpio_set_level+0x20>)
    1312:	469c      	mov	ip, r3
    1314:	4460      	add	r0, ip
    1316:	6041      	str	r1, [r0, #4]
		hri_port_set_OUT_reg(PORT_IOBUS, port, mask);
	} else {
		hri_port_clear_OUT_reg(PORT_IOBUS, port, mask);
	}
}
    1318:	4770      	bx	lr
    131a:	46c0      	nop			; (mov r8, r8)
    131c:	60000010 	.word	0x60000010

00001320 <_gpio_get_level>:

/**
 * \brief Get input levels on all port pins
 */
uint32_t _gpio_get_level(const enum gpio_port port)
{
    1320:	b510      	push	{r4, lr}
    1322:	b082      	sub	sp, #8
    1324:	1c04      	adds	r4, r0, #0
	uint32_t tmp;

	CRITICAL_SECTION_ENTER();
    1326:	a801      	add	r0, sp, #4
    1328:	4b0b      	ldr	r3, [pc, #44]	; (1358 <_gpio_get_level+0x38>)
    132a:	4798      	blx	r3
        PORT_CRITICAL_SECTION_LEAVE();
}

static inline hri_port_dir_reg_t hri_port_read_DIR_reg(const void *const hw, uint8_t submodule_index)
{
        return ((Port *)hw)->Group[submodule_index].DIR.reg;
    132c:	01e3      	lsls	r3, r4, #7
    132e:	22c0      	movs	r2, #192	; 0xc0
    1330:	05d2      	lsls	r2, r2, #23
    1332:	589c      	ldr	r4, [r3, r2]
        return tmp;
}

static inline hri_port_in_reg_t hri_port_read_IN_reg(const void *const hw, uint8_t submodule_index)
{
        return ((Port *)hw)->Group[submodule_index].IN.reg;
    1334:	4a09      	ldr	r2, [pc, #36]	; (135c <_gpio_get_level+0x3c>)
    1336:	189a      	adds	r2, r3, r2
    1338:	6a12      	ldr	r2, [r2, #32]

	uint32_t dir_tmp = hri_port_read_DIR_reg(PORT_IOBUS, port);

	tmp = hri_port_read_IN_reg(PORT, port) & ~dir_tmp;
    133a:	43a2      	bics	r2, r4
        PORT_CRITICAL_SECTION_LEAVE();
}

static inline hri_port_out_reg_t hri_port_read_OUT_reg(const void *const hw, uint8_t submodule_index)
{
        return ((Port *)hw)->Group[submodule_index].OUT.reg;
    133c:	21c0      	movs	r1, #192	; 0xc0
    133e:	05c9      	lsls	r1, r1, #23
    1340:	468c      	mov	ip, r1
    1342:	4463      	add	r3, ip
    1344:	691b      	ldr	r3, [r3, #16]
	tmp |= hri_port_read_OUT_reg(PORT_IOBUS, port) & dir_tmp;
    1346:	401c      	ands	r4, r3
    1348:	4314      	orrs	r4, r2

	CRITICAL_SECTION_LEAVE();
    134a:	a801      	add	r0, sp, #4
    134c:	4b04      	ldr	r3, [pc, #16]	; (1360 <_gpio_get_level+0x40>)
    134e:	4798      	blx	r3

	return tmp;
}
    1350:	1c20      	adds	r0, r4, #0
    1352:	b002      	add	sp, #8
    1354:	bd10      	pop	{r4, pc}
    1356:	46c0      	nop			; (mov r8, r8)
    1358:	000027d9 	.word	0x000027d9
    135c:	41004400 	.word	0x41004400
    1360:	000027e9 	.word	0x000027e9

00001364 <_gpio_set_pin_pull_mode>:
 * \brief Set pin pull mode
 */
void _gpio_set_pin_pull_mode(const enum gpio_port port,
		const uint8_t pin,
		const enum gpio_pull_mode pull_mode)
{
    1364:	b510      	push	{r4, lr}
	switch(pull_mode) {
    1366:	2a01      	cmp	r2, #1
    1368:	d00e      	beq.n	1388 <_gpio_set_pin_pull_mode+0x24>
    136a:	2a00      	cmp	r2, #0
    136c:	d002      	beq.n	1374 <_gpio_set_pin_pull_mode+0x10>
    136e:	2a02      	cmp	r2, #2
    1370:	d01b      	beq.n	13aa <_gpio_set_pin_pull_mode+0x46>
    1372:	e02b      	b.n	13cc <_gpio_set_pin_pull_mode+0x68>
}

static inline void hri_port_clear_PINCFG_PULLEN_bit(const void *const hw, uint8_t submodule_index, uint8_t index)
{
        PORT_CRITICAL_SECTION_ENTER();
        ((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
    1374:	01c0      	lsls	r0, r0, #7
    1376:	1808      	adds	r0, r1, r0
    1378:	4b17      	ldr	r3, [pc, #92]	; (13d8 <_gpio_set_pin_pull_mode+0x74>)
    137a:	469c      	mov	ip, r3
    137c:	4460      	add	r0, ip
    137e:	7803      	ldrb	r3, [r0, #0]
    1380:	2204      	movs	r2, #4
    1382:	4393      	bics	r3, r2
    1384:	7003      	strb	r3, [r0, #0]
    1386:	e026      	b.n	13d6 <_gpio_set_pin_pull_mode+0x72>
	case GPIO_PULL_OFF:
		hri_port_clear_PINCFG_PULLEN_bit(PORT, port, pin);
		break;

	case GPIO_PULL_UP:
		hri_port_clear_DIR_reg(PORT_IOBUS, port, 1U << pin);
    1388:	2301      	movs	r3, #1
    138a:	408b      	lsls	r3, r1
        ((Port *)hw)->Group[submodule_index].DIRTGL.reg = mask;
}

static inline void hri_port_clear_DIR_reg(const void *const hw, uint8_t submodule_index, hri_port_dir_reg_t mask)
{
        ((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
    138c:	01c0      	lsls	r0, r0, #7
    138e:	22c0      	movs	r2, #192	; 0xc0
    1390:	05d2      	lsls	r2, r2, #23
    1392:	1884      	adds	r4, r0, r2
    1394:	6063      	str	r3, [r4, #4]
}

static inline void hri_port_set_PINCFG_PULLEN_bit(const void *const hw, uint8_t submodule_index, uint8_t index)
{
        PORT_CRITICAL_SECTION_ENTER();
        ((Port *)hw)->Group[submodule_index].PINCFG[index].reg |= PORT_PINCFG_PULLEN;
    1396:	1808      	adds	r0, r1, r0
    1398:	4a0f      	ldr	r2, [pc, #60]	; (13d8 <_gpio_set_pin_pull_mode+0x74>)
    139a:	4694      	mov	ip, r2
    139c:	4460      	add	r0, ip
    139e:	7801      	ldrb	r1, [r0, #0]
    13a0:	2204      	movs	r2, #4
    13a2:	430a      	orrs	r2, r1
    13a4:	7002      	strb	r2, [r0, #0]
        return ((Port *)hw)->Group[submodule_index].OUT.reg & mask;
}

static inline void hri_port_set_OUT_reg(const void *const hw, uint8_t submodule_index, hri_port_out_reg_t mask)
{
        ((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    13a6:	61a3      	str	r3, [r4, #24]
    13a8:	e015      	b.n	13d6 <_gpio_set_pin_pull_mode+0x72>
		hri_port_set_PINCFG_PULLEN_bit(PORT, port, pin);
		hri_port_set_OUT_reg(PORT_IOBUS, port, 1U << pin);
		break;

	case GPIO_PULL_DOWN:
		hri_port_clear_DIR_reg(PORT_IOBUS, port, 1U << pin);
    13aa:	2201      	movs	r2, #1
    13ac:	408a      	lsls	r2, r1
        ((Port *)hw)->Group[submodule_index].DIRTGL.reg = mask;
}

static inline void hri_port_clear_DIR_reg(const void *const hw, uint8_t submodule_index, hri_port_dir_reg_t mask)
{
        ((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
    13ae:	01c0      	lsls	r0, r0, #7
    13b0:	23c0      	movs	r3, #192	; 0xc0
    13b2:	05db      	lsls	r3, r3, #23
    13b4:	18c3      	adds	r3, r0, r3
    13b6:	605a      	str	r2, [r3, #4]
}

static inline void hri_port_set_PINCFG_PULLEN_bit(const void *const hw, uint8_t submodule_index, uint8_t index)
{
        PORT_CRITICAL_SECTION_ENTER();
        ((Port *)hw)->Group[submodule_index].PINCFG[index].reg |= PORT_PINCFG_PULLEN;
    13b8:	1808      	adds	r0, r1, r0
    13ba:	4907      	ldr	r1, [pc, #28]	; (13d8 <_gpio_set_pin_pull_mode+0x74>)
    13bc:	468c      	mov	ip, r1
    13be:	4460      	add	r0, ip
    13c0:	7804      	ldrb	r4, [r0, #0]
    13c2:	2104      	movs	r1, #4
    13c4:	4321      	orrs	r1, r4
    13c6:	7001      	strb	r1, [r0, #0]
        ((Port *)hw)->Group[submodule_index].OUTTGL.reg = mask;
}

static inline void hri_port_clear_OUT_reg(const void *const hw, uint8_t submodule_index, hri_port_out_reg_t mask)
{
        ((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    13c8:	615a      	str	r2, [r3, #20]
    13ca:	e004      	b.n	13d6 <_gpio_set_pin_pull_mode+0x72>
		hri_port_set_PINCFG_PULLEN_bit(PORT, port, pin);
		hri_port_clear_OUT_reg(PORT_IOBUS, port, 1U << pin);
		break;

	default:
		ASSERT(false);
    13cc:	2000      	movs	r0, #0
    13ce:	4903      	ldr	r1, [pc, #12]	; (13dc <_gpio_set_pin_pull_mode+0x78>)
    13d0:	2299      	movs	r2, #153	; 0x99
    13d2:	4b03      	ldr	r3, [pc, #12]	; (13e0 <_gpio_set_pin_pull_mode+0x7c>)
    13d4:	4798      	blx	r3
		break;
	}
}
    13d6:	bd10      	pop	{r4, pc}
    13d8:	41004440 	.word	0x41004440
    13dc:	00003338 	.word	0x00003338
    13e0:	000030d1 	.word	0x000030d1

000013e4 <_gpio_set_pin_function>:

/**
 * \brief Set gpio pin function
 */
void _gpio_set_pin_function(const uint32_t gpio, const uint32_t function)
{
    13e4:	b570      	push	{r4, r5, r6, lr}
	uint8_t port = GPIO_PORT(gpio);
    13e6:	0942      	lsrs	r2, r0, #5
	uint8_t pin  = GPIO_PIN(gpio);
    13e8:	b2c0      	uxtb	r0, r0
    13ea:	231f      	movs	r3, #31
    13ec:	4003      	ands	r3, r0
    13ee:	1c1e      	adds	r6, r3, #0

	if(function == GPIO_PIN_FUNCTION_OFF) {
    13f0:	1c4b      	adds	r3, r1, #1
    13f2:	d10b      	bne.n	140c <_gpio_set_pin_function+0x28>
    13f4:	23ff      	movs	r3, #255	; 0xff
    13f6:	401a      	ands	r2, r3

static inline void hri_port_write_PINCFG_PMUXEN_bit(const void *const hw, uint8_t submodule_index, uint8_t index, bool value)
{
        uint8_t tmp;
        PORT_CRITICAL_SECTION_ENTER();
        tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    13f8:	01d2      	lsls	r2, r2, #7
    13fa:	18b3      	adds	r3, r6, r2
    13fc:	4a18      	ldr	r2, [pc, #96]	; (1460 <_gpio_set_pin_function+0x7c>)
    13fe:	4694      	mov	ip, r2
    1400:	4463      	add	r3, ip
    1402:	781a      	ldrb	r2, [r3, #0]
        tmp &= ~PORT_PINCFG_PMUXEN;
    1404:	3102      	adds	r1, #2
    1406:	438a      	bics	r2, r1
        tmp |= value << PORT_PINCFG_PMUXEN_Pos;
        ((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    1408:	701a      	strb	r2, [r3, #0]
    140a:	e027      	b.n	145c <_gpio_set_pin_function+0x78>
    140c:	23ff      	movs	r3, #255	; 0xff
    140e:	4013      	ands	r3, r2

static inline void hri_port_write_PINCFG_PMUXEN_bit(const void *const hw, uint8_t submodule_index, uint8_t index, bool value)
{
        uint8_t tmp;
        PORT_CRITICAL_SECTION_ENTER();
        tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    1410:	01da      	lsls	r2, r3, #7
    1412:	18b2      	adds	r2, r6, r2
    1414:	4c12      	ldr	r4, [pc, #72]	; (1460 <_gpio_set_pin_function+0x7c>)
    1416:	46a4      	mov	ip, r4
    1418:	4462      	add	r2, ip
    141a:	7814      	ldrb	r4, [r2, #0]
        tmp &= ~PORT_PINCFG_PMUXEN;
    141c:	2501      	movs	r5, #1
    141e:	43ac      	bics	r4, r5
        tmp |= value << PORT_PINCFG_PMUXEN_Pos;
    1420:	432c      	orrs	r4, r5
        ((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    1422:	7014      	strb	r4, [r2, #0]
		hri_port_write_PINCFG_PMUXEN_bit(PORT, port, pin, false);
	} else {
		hri_port_write_PINCFG_PMUXEN_bit(PORT, port, pin, true);

		if (pin & 1) {
    1424:	07c2      	lsls	r2, r0, #31
    1426:	d50d      	bpl.n	1444 <_gpio_set_pin_function+0x60>

static inline void hri_port_write_PMUX_PMUXO_bf(const void *const hw, uint8_t submodule_index, uint8_t index, hri_port_pmux_reg_t data)
{
        uint8_t tmp;
        PORT_CRITICAL_SECTION_ENTER();
        tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
    1428:	0872      	lsrs	r2, r6, #1
    142a:	01db      	lsls	r3, r3, #7
    142c:	18d3      	adds	r3, r2, r3
    142e:	4a0d      	ldr	r2, [pc, #52]	; (1464 <_gpio_set_pin_function+0x80>)
    1430:	4694      	mov	ip, r2
    1432:	4463      	add	r3, ip
    1434:	7818      	ldrb	r0, [r3, #0]
        tmp &= ~PORT_PMUX_PMUXO_Msk;
    1436:	220f      	movs	r2, #15
    1438:	4002      	ands	r2, r0
        tmp |= PORT_PMUX_PMUXO(data);
    143a:	0109      	lsls	r1, r1, #4
    143c:	4311      	orrs	r1, r2
    143e:	b2c9      	uxtb	r1, r1
        ((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
    1440:	7019      	strb	r1, [r3, #0]
    1442:	e00b      	b.n	145c <_gpio_set_pin_function+0x78>

static inline void hri_port_write_PMUX_PMUXE_bf(const void *const hw, uint8_t submodule_index, uint8_t index, hri_port_pmux_reg_t data)
{
        uint8_t tmp;
        PORT_CRITICAL_SECTION_ENTER();
        tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
    1444:	0872      	lsrs	r2, r6, #1
    1446:	01db      	lsls	r3, r3, #7
    1448:	18d3      	adds	r3, r2, r3
    144a:	4a06      	ldr	r2, [pc, #24]	; (1464 <_gpio_set_pin_function+0x80>)
    144c:	4694      	mov	ip, r2
    144e:	4463      	add	r3, ip
    1450:	781a      	ldrb	r2, [r3, #0]
        tmp &= ~PORT_PMUX_PMUXE_Msk;
    1452:	200f      	movs	r0, #15
    1454:	4382      	bics	r2, r0
        tmp |= PORT_PMUX_PMUXE(data);
    1456:	4001      	ands	r1, r0
    1458:	4311      	orrs	r1, r2
        ((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
    145a:	7019      	strb	r1, [r3, #0]
					port,
					pin >> 1,
					function & 0xffff);
		}
	}
}
    145c:	bd70      	pop	{r4, r5, r6, pc}
    145e:	46c0      	nop			; (mov r8, r8)
    1460:	41004440 	.word	0x41004440
    1464:	41004430 	.word	0x41004430

00001468 <_usart_init>:
 * \param[in] hw The pointer to hardware instance
 *
 * \return The status of initialization
 */
static int32_t _usart_init(void *const hw)
{
    1468:	b510      	push	{r4, lr}
    146a:	1c04      	adds	r4, r0, #0
	if ((uint32_t)SERCOM5 == (uint32_t)hw) {
		return 5;
	}
#endif

	return ((uint32_t)hw - (uint32_t)SERCOM0) >> 10;
    146c:	4b1b      	ldr	r3, [pc, #108]	; (14dc <_usart_init+0x74>)
    146e:	18c3      	adds	r3, r0, r3
    1470:	0a9b      	lsrs	r3, r3, #10
{
	uint8_t sercom_offset = _sercom_get_hardware_index(hw);
	uint8_t i;

	for (i = 0; i < ARRAY_SIZE(_usarts); i++) {
		if (_usarts[i].number == sercom_offset) {
    1472:	b2db      	uxtb	r3, r3
    1474:	2b01      	cmp	r3, #1
    1476:	d12a      	bne.n	14ce <_usart_init+0x66>
	return ((Sercom *)hw)->SPI.SYNCBUSY.reg & reg;
}

static inline void hri_sercomusart_wait_for_sync(const void *const hw, hri_sercomusart_syncbusy_reg_t reg)
{
	while(((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {};
    1478:	2201      	movs	r2, #1
    147a:	69e3      	ldr	r3, [r4, #28]
    147c:	421a      	tst	r2, r3
    147e:	d1fc      	bne.n	147a <_usart_init+0x12>
    1480:	2203      	movs	r2, #3
    1482:	69e3      	ldr	r3, [r4, #28]
    1484:	421a      	tst	r2, r3
    1486:	d1fc      	bne.n	1482 <_usart_init+0x1a>

static inline bool hri_sercomusart_get_CTRLA_ENABLE_bit(const void *const hw) 
{
        uint32_t tmp;
        hri_sercomusart_wait_for_sync(hw, SERCOM_USART_SYNCBUSY_SWRST|SERCOM_USART_SYNCBUSY_ENABLE);
        tmp = ((Sercom *)hw)->USART.CTRLA.reg;
    1488:	6823      	ldr	r3, [r4, #0]
static int32_t _usart_init(void *const hw)
{
	uint8_t i = _get_sercom_index(hw);

	hri_sercomusart_wait_for_sync(hw, SERCOM_USART_SYNCBUSY_SWRST);
	if (hri_sercomusart_get_CTRLA_ENABLE_bit(hw)) {
    148a:	079b      	lsls	r3, r3, #30
    148c:	d41c      	bmi.n	14c8 <_usart_init+0x60>
	return ((Sercom *)hw)->SPI.SYNCBUSY.reg & reg;
}

static inline void hri_sercomusart_wait_for_sync(const void *const hw, hri_sercomusart_syncbusy_reg_t reg)
{
	while(((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {};
    148e:	2201      	movs	r2, #1
    1490:	69e3      	ldr	r3, [r4, #28]
    1492:	421a      	tst	r2, r3
    1494:	d1fc      	bne.n	1490 <_usart_init+0x28>

static inline void hri_sercomusart_set_CTRLA_SWRST_bit(const void *const hw) 
{
        SERCOM_CRITICAL_SECTION_ENTER();
        hri_sercomusart_wait_for_sync(hw, SERCOM_USART_SYNCBUSY_SWRST);
        ((Sercom *)hw)->USART.CTRLA.reg |= SERCOM_USART_CTRLA_SWRST;
    1496:	6822      	ldr	r2, [r4, #0]
    1498:	2301      	movs	r3, #1
    149a:	4313      	orrs	r3, r2
    149c:	6023      	str	r3, [r4, #0]
	return ((Sercom *)hw)->SPI.SYNCBUSY.reg & reg;
}

static inline void hri_sercomusart_wait_for_sync(const void *const hw, hri_sercomusart_syncbusy_reg_t reg)
{
	while(((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {};
    149e:	2201      	movs	r2, #1
    14a0:	69e3      	ldr	r3, [r4, #28]
    14a2:	421a      	tst	r2, r3
    14a4:	d1fc      	bne.n	14a0 <_usart_init+0x38>
    14a6:	2203      	movs	r2, #3
    14a8:	69e3      	ldr	r3, [r4, #28]
    14aa:	421a      	tst	r2, r3
    14ac:	d1fc      	bne.n	14a8 <_usart_init+0x40>

static inline void hri_sercomusart_write_CTRLA_reg(const void *const hw, hri_sercomusart_ctrla_reg_t data) 
{
        SERCOM_CRITICAL_SECTION_ENTER();
        hri_sercomusart_wait_for_sync(hw, SERCOM_USART_SYNCBUSY_SWRST|SERCOM_USART_SYNCBUSY_ENABLE);
        ((Sercom *)hw)->USART.CTRLA.reg = data;
    14ae:	4b0c      	ldr	r3, [pc, #48]	; (14e0 <_usart_init+0x78>)
    14b0:	6023      	str	r3, [r4, #0]
}

static inline void hri_sercomusart_write_CTRLB_reg(const void *const hw, hri_sercomusart_ctrlb_reg_t data) 
{
        SERCOM_CRITICAL_SECTION_ENTER();
        ((Sercom *)hw)->USART.CTRLB.reg = data;
    14b2:	23c0      	movs	r3, #192	; 0xc0
    14b4:	029b      	lsls	r3, r3, #10
    14b6:	6063      	str	r3, [r4, #4]
}

static inline void hri_sercomusart_write_BAUD_reg(const void *const hw, hri_sercomusart_baud_reg_t data) 
{
        SERCOM_CRITICAL_SECTION_ENTER();
        ((Sercom *)hw)->USART.BAUD.reg = data;
    14b8:	4b0a      	ldr	r3, [pc, #40]	; (14e4 <_usart_init+0x7c>)
    14ba:	81a3      	strh	r3, [r4, #12]
}

static inline void hri_sercomusart_write_RXPL_reg(const void *const hw, hri_sercomusart_rxpl_reg_t data) 
{
        SERCOM_CRITICAL_SECTION_ENTER();
        ((Sercom *)hw)->USART.RXPL.reg = data;
    14bc:	2300      	movs	r3, #0
    14be:	73a3      	strb	r3, [r4, #14]
}

static inline void hri_sercomusart_write_DBGCTRL_reg(const void *const hw, hri_sercomusart_dbgctrl_reg_t data) 
{
        SERCOM_CRITICAL_SECTION_ENTER();
        ((Sercom *)hw)->USART.DBGCTRL.reg = data;
    14c0:	2230      	movs	r2, #48	; 0x30
    14c2:	54a3      	strb	r3, [r4, r2]
	}

	hri_sercomusart_write_RXPL_reg(hw, _usarts[i].rxpl);
	hri_sercomusart_write_DBGCTRL_reg(hw, _usarts[i].debug_ctrl);

	return ERR_NONE;
    14c4:	2000      	movs	r0, #0
    14c6:	e008      	b.n	14da <_usart_init+0x72>
{
	uint8_t i = _get_sercom_index(hw);

	hri_sercomusart_wait_for_sync(hw, SERCOM_USART_SYNCBUSY_SWRST);
	if (hri_sercomusart_get_CTRLA_ENABLE_bit(hw)) {
		return ERR_DENIED;
    14c8:	2011      	movs	r0, #17
    14ca:	4240      	negs	r0, r0
    14cc:	e005      	b.n	14da <_usart_init+0x72>
		if (_usarts[i].number == sercom_offset) {
			return i;
		}
	}

	ASSERT(false);
    14ce:	2000      	movs	r0, #0
    14d0:	4905      	ldr	r1, [pc, #20]	; (14e8 <_usart_init+0x80>)
    14d2:	4a06      	ldr	r2, [pc, #24]	; (14ec <_usart_init+0x84>)
    14d4:	4b06      	ldr	r3, [pc, #24]	; (14f0 <_usart_init+0x88>)
    14d6:	4798      	blx	r3
    14d8:	e7ce      	b.n	1478 <_usart_init+0x10>

	hri_sercomusart_write_RXPL_reg(hw, _usarts[i].rxpl);
	hri_sercomusart_write_DBGCTRL_reg(hw, _usarts[i].debug_ctrl);

	return ERR_NONE;
}
    14da:	bd10      	pop	{r4, pc}
    14dc:	bdfff800 	.word	0xbdfff800
    14e0:	40100004 	.word	0x40100004
    14e4:	fffffb15 	.word	0xfffffb15
    14e8:	00003380 	.word	0x00003380
    14ec:	00000292 	.word	0x00000292
    14f0:	000030d1 	.word	0x000030d1

000014f4 <_usart_sync_init>:
/**
 * \brief Initialize synchronous SERCOM USART
 */
int32_t _usart_sync_init(struct _usart_sync_device *const device,
		void *const hw)
{
    14f4:	b538      	push	{r3, r4, r5, lr}
    14f6:	1c05      	adds	r5, r0, #0
    14f8:	1c0c      	adds	r4, r1, #0
	ASSERT(device);
    14fa:	1e43      	subs	r3, r0, #1
    14fc:	4198      	sbcs	r0, r3
    14fe:	b2c0      	uxtb	r0, r0
    1500:	4904      	ldr	r1, [pc, #16]	; (1514 <_usart_sync_init+0x20>)
    1502:	22c5      	movs	r2, #197	; 0xc5
    1504:	4b04      	ldr	r3, [pc, #16]	; (1518 <_usart_sync_init+0x24>)
    1506:	4798      	blx	r3

	device->hw = hw;
    1508:	602c      	str	r4, [r5, #0]

	return _usart_init(hw);
    150a:	1c20      	adds	r0, r4, #0
    150c:	4b03      	ldr	r3, [pc, #12]	; (151c <_usart_sync_init+0x28>)
    150e:	4798      	blx	r3
}
    1510:	bd38      	pop	{r3, r4, r5, pc}
    1512:	46c0      	nop			; (mov r8, r8)
    1514:	00003380 	.word	0x00003380
    1518:	000030d1 	.word	0x000030d1
    151c:	00001469 	.word	0x00001469

00001520 <_usart_sync_write_byte>:
 * \brief Write a byte to the given SERCOM USART instance
 */
void _usart_sync_write_byte(struct _usart_sync_device *const device,
		uint8_t data)
{
	hri_sercomusart_write_DATA_reg(device->hw, data);
    1520:	6803      	ldr	r3, [r0, #0]
    1522:	b289      	uxth	r1, r1
}

static inline void hri_sercomusart_write_DATA_reg(const void *const hw, hri_sercomusart_data_reg_t data) 
{
        SERCOM_CRITICAL_SECTION_ENTER();
        ((Sercom *)hw)->USART.DATA.reg = data;
    1524:	8519      	strh	r1, [r3, #40]	; 0x28
}
    1526:	4770      	bx	lr

00001528 <_usart_sync_read_byte>:
/**
 * \brief Read a byte from the given SERCOM USART instance
 */
uint8_t _usart_sync_read_byte(const struct _usart_sync_device *const device)
{
	return hri_sercomusart_read_DATA_reg(device->hw);
    1528:	6803      	ldr	r3, [r0, #0]
        return ((Sercom *)hw)->USART.RXPL.reg;
}

static inline hri_sercomusart_data_reg_t hri_sercomusart_read_DATA_reg(const void *const hw) 
{
        return ((Sercom *)hw)->USART.DATA.reg;
    152a:	8d18      	ldrh	r0, [r3, #40]	; 0x28
    152c:	b2c0      	uxtb	r0, r0
}
    152e:	4770      	bx	lr

00001530 <_usart_sync_is_byte_sent>:
/**
 * \brief Check if USART is ready to send next byte
 */
bool _usart_sync_is_byte_sent(const struct _usart_sync_device *const device)
{
	return hri_sercomusart_get_interrupt_DRE_bit(device->hw);
    1530:	6803      	ldr	r3, [r0, #0]
        ((Sercom *)hw)->USART.INTENCLR.reg = mask;
}

static inline bool hri_sercomusart_get_interrupt_DRE_bit(const void *const hw) 
{
        return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_DRE) >> SERCOM_USART_INTFLAG_DRE_Pos;
    1532:	7e18      	ldrb	r0, [r3, #24]
    1534:	2301      	movs	r3, #1
    1536:	4018      	ands	r0, r3
}
    1538:	4770      	bx	lr
    153a:	46c0      	nop			; (mov r8, r8)

0000153c <_usart_sync_is_byte_received>:
/**
 * \brief Check if there is data received by USART
 */
bool _usart_sync_is_byte_received(const struct _usart_sync_device *const device)
{
	return hri_sercomusart_get_interrupt_RXC_bit(device->hw);
    153c:	6803      	ldr	r3, [r0, #0]
        ((Sercom *)hw)->USART.INTFLAG.reg = SERCOM_USART_INTFLAG_TXC;
}

static inline bool hri_sercomusart_get_interrupt_RXC_bit(const void *const hw) 
{
        return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_RXC) >> SERCOM_USART_INTFLAG_RXC_Pos;
    153e:	7e18      	ldrb	r0, [r3, #24]
    1540:	0740      	lsls	r0, r0, #29
    1542:	0fc0      	lsrs	r0, r0, #31
}
    1544:	4770      	bx	lr
    1546:	46c0      	nop			; (mov r8, r8)

00001548 <_spi_m_sync_init>:
		dev->callbacks.complete(dev, ERR_OVERFLOW);
	}
}

int32_t _spi_m_sync_init(struct _spi_m_sync_dev *dev, void *const hw)
{
    1548:	b570      	push	{r4, r5, r6, lr}
    154a:	1c06      	adds	r6, r0, #0
    154c:	1c0c      	adds	r4, r1, #0
	if ((uint32_t)SERCOM5 == (uint32_t)hw) {
		return 5;
	}
#endif

	return ((uint32_t)hw - (uint32_t)SERCOM0) >> 10;
    154e:	4b4f      	ldr	r3, [pc, #316]	; (168c <_spi_m_sync_init+0x144>)
    1550:	18cb      	adds	r3, r1, r3
    1552:	0a9b      	lsrs	r3, r3, #10
	uint8_t i;

	for (i = 0;
		i < sizeof( sercomspi_regs )/sizeof( struct sercomspi_regs_cfg );
		i++) {
		if (sercomspi_regs[i].n == n) {
    1554:	b2db      	uxtb	r3, r3
    1556:	2b00      	cmp	r3, #0
    1558:	d000      	beq.n	155c <_spi_m_sync_init+0x14>
    155a:	e085      	b.n	1668 <_spi_m_sync_init+0x120>

int32_t _spi_m_sync_init(struct _spi_m_sync_dev *dev, void *const hw)
{
	const struct sercomspi_regs_cfg *regs = _spi_get_regs((uint32_t)hw);

	ASSERT(dev && hw);
    155c:	2800      	cmp	r0, #0
    155e:	d004      	beq.n	156a <_spi_m_sync_init+0x22>
    1560:	2900      	cmp	r1, #0
    1562:	d106      	bne.n	1572 <_spi_m_sync_init+0x2a>

	for (i = 0;
		i < sizeof( sercomspi_regs )/sizeof( struct sercomspi_regs_cfg );
		i++) {
		if (sercomspi_regs[i].n == n) {
			return &sercomspi_regs[i];
    1564:	4d4a      	ldr	r5, [pc, #296]	; (1690 <_spi_m_sync_init+0x148>)
    1566:	3514      	adds	r5, #20
    1568:	e001      	b.n	156e <_spi_m_sync_init+0x26>
    156a:	4d49      	ldr	r5, [pc, #292]	; (1690 <_spi_m_sync_init+0x148>)
    156c:	3514      	adds	r5, #20

int32_t _spi_m_sync_init(struct _spi_m_sync_dev *dev, void *const hw)
{
	const struct sercomspi_regs_cfg *regs = _spi_get_regs((uint32_t)hw);

	ASSERT(dev && hw);
    156e:	2000      	movs	r0, #0
    1570:	e002      	b.n	1578 <_spi_m_sync_init+0x30>

	for (i = 0;
		i < sizeof( sercomspi_regs )/sizeof( struct sercomspi_regs_cfg );
		i++) {
		if (sercomspi_regs[i].n == n) {
			return &sercomspi_regs[i];
    1572:	4d47      	ldr	r5, [pc, #284]	; (1690 <_spi_m_sync_init+0x148>)
    1574:	3514      	adds	r5, #20

int32_t _spi_m_sync_init(struct _spi_m_sync_dev *dev, void *const hw)
{
	const struct sercomspi_regs_cfg *regs = _spi_get_regs((uint32_t)hw);

	ASSERT(dev && hw);
    1576:	2001      	movs	r0, #1
    1578:	4946      	ldr	r1, [pc, #280]	; (1694 <_spi_m_sync_init+0x14c>)
    157a:	4a47      	ldr	r2, [pc, #284]	; (1698 <_spi_m_sync_init+0x150>)
    157c:	4b47      	ldr	r3, [pc, #284]	; (169c <_spi_m_sync_init+0x154>)
    157e:	4798      	blx	r3

	if (regs == NULL) {
    1580:	2d00      	cmp	r5, #0
    1582:	d063      	beq.n	164c <_spi_m_sync_init+0x104>
	return ((Sercom *)hw)->I2CS.SYNCBUSY.reg & reg;
}

static inline void hri_sercomspi_wait_for_sync(const void *const hw, hri_sercomspi_syncbusy_reg_t reg)
{
	while(((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {};
    1584:	2201      	movs	r2, #1
    1586:	69e3      	ldr	r3, [r4, #28]
    1588:	421a      	tst	r2, r3
    158a:	d1fc      	bne.n	1586 <_spi_m_sync_init+0x3e>
    158c:	2203      	movs	r2, #3
    158e:	69e3      	ldr	r3, [r4, #28]
    1590:	421a      	tst	r2, r3
    1592:	d1fc      	bne.n	158e <_spi_m_sync_init+0x46>

static inline bool hri_sercomspi_get_CTRLA_ENABLE_bit(const void *const hw) 
{
        uint32_t tmp;
        hri_sercomspi_wait_for_sync(hw, SERCOM_SPI_SYNCBUSY_SWRST|SERCOM_SPI_SYNCBUSY_ENABLE);
        tmp = ((Sercom *)hw)->SPI.CTRLA.reg;
    1594:	6823      	ldr	r3, [r4, #0]
		return ERR_INVALID_ARG;
	}

	hri_sercomspi_wait_for_sync(hw, SERCOM_SPI_SYNCBUSY_SWRST);
	if (hri_sercomspi_get_CTRLA_ENABLE_bit(hw)) {
    1596:	079b      	lsls	r3, r3, #30
    1598:	d45b      	bmi.n	1652 <_spi_m_sync_init+0x10a>
	return ((Sercom *)hw)->I2CS.SYNCBUSY.reg & reg;
}

static inline void hri_sercomspi_wait_for_sync(const void *const hw, hri_sercomspi_syncbusy_reg_t reg)
{
	while(((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {};
    159a:	2201      	movs	r2, #1
    159c:	69e3      	ldr	r3, [r4, #28]
    159e:	421a      	tst	r2, r3
    15a0:	d1fc      	bne.n	159c <_spi_m_sync_init+0x54>

static inline void hri_sercomspi_set_CTRLA_SWRST_bit(const void *const hw) 
{
        SERCOM_CRITICAL_SECTION_ENTER();
        hri_sercomspi_wait_for_sync(hw, SERCOM_SPI_SYNCBUSY_SWRST);
        ((Sercom *)hw)->SPI.CTRLA.reg |= SERCOM_SPI_CTRLA_SWRST;
    15a2:	6822      	ldr	r2, [r4, #0]
    15a4:	2301      	movs	r3, #1
    15a6:	4313      	orrs	r3, r2
    15a8:	6023      	str	r3, [r4, #0]
	return ((Sercom *)hw)->I2CS.SYNCBUSY.reg & reg;
}

static inline void hri_sercomspi_wait_for_sync(const void *const hw, hri_sercomspi_syncbusy_reg_t reg)
{
	while(((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {};
    15aa:	2201      	movs	r2, #1
    15ac:	69e3      	ldr	r3, [r4, #28]
    15ae:	421a      	tst	r2, r3
    15b0:	d1fc      	bne.n	15ac <_spi_m_sync_init+0x64>
		return ERR_DENIED;
	}
	hri_sercomspi_set_CTRLA_SWRST_bit(hw);
	hri_sercomspi_wait_for_sync(hw, SERCOM_SPI_SYNCBUSY_SWRST);
	dev->prvt = hw;
    15b2:	6034      	str	r4, [r6, #0]

	if ((regs->ctrla & SERCOM_SPI_CTRLA_MODE_Msk) ==
    15b4:	231c      	movs	r3, #28
    15b6:	682a      	ldr	r2, [r5, #0]
    15b8:	4013      	ands	r3, r2
    15ba:	2b08      	cmp	r3, #8
    15bc:	d11e      	bne.n	15fc <_spi_m_sync_init+0xb4>
 *  \param[in] regs Pointer to register configuration values.
 */
static inline void _spi_load_regs_slave(void *const hw,
		const struct sercomspi_regs_cfg *regs)
{
	ASSERT(hw && regs);
    15be:	1c20      	adds	r0, r4, #0
    15c0:	1e43      	subs	r3, r0, #1
    15c2:	4198      	sbcs	r0, r3
    15c4:	b2c0      	uxtb	r0, r0
    15c6:	4933      	ldr	r1, [pc, #204]	; (1694 <_spi_m_sync_init+0x14c>)
    15c8:	4a35      	ldr	r2, [pc, #212]	; (16a0 <_spi_m_sync_init+0x158>)
    15ca:	4b34      	ldr	r3, [pc, #208]	; (169c <_spi_m_sync_init+0x154>)
    15cc:	4798      	blx	r3
	hri_sercomspi_write_CTRLA_reg(hw, regs->ctrla
    15ce:	4935      	ldr	r1, [pc, #212]	; (16a4 <_spi_m_sync_init+0x15c>)
    15d0:	682b      	ldr	r3, [r5, #0]
    15d2:	4019      	ands	r1, r3
    15d4:	2203      	movs	r2, #3
    15d6:	69e3      	ldr	r3, [r4, #28]
    15d8:	421a      	tst	r2, r3
    15da:	d1fc      	bne.n	15d6 <_spi_m_sync_init+0x8e>

static inline void hri_sercomspi_write_CTRLA_reg(const void *const hw, hri_sercomspi_ctrla_reg_t data) 
{
        SERCOM_CRITICAL_SECTION_ENTER();
        hri_sercomspi_wait_for_sync(hw, SERCOM_SPI_SYNCBUSY_SWRST|SERCOM_SPI_SYNCBUSY_ENABLE);
        ((Sercom *)hw)->SPI.CTRLA.reg = data;
    15dc:	6021      	str	r1, [r4, #0]
			& ~(SERCOM_SPI_CTRLA_IBON|
					SERCOM_SPI_CTRLA_ENABLE|
					SERCOM_SPI_CTRLA_SWRST));
	hri_sercomspi_write_CTRLB_reg(hw, (regs->ctrlb
			& ~(SERCOM_SPI_CTRLB_MSSEN))
			| (SERCOM_SPI_CTRLB_RXEN|
    15de:	4b32      	ldr	r3, [pc, #200]	; (16a8 <_spi_m_sync_init+0x160>)
    15e0:	686a      	ldr	r2, [r5, #4]
    15e2:	4013      	ands	r3, r2
	ASSERT(hw && regs);
	hri_sercomspi_write_CTRLA_reg(hw, regs->ctrla
			& ~(SERCOM_SPI_CTRLA_IBON|
					SERCOM_SPI_CTRLA_ENABLE|
					SERCOM_SPI_CTRLA_SWRST));
	hri_sercomspi_write_CTRLB_reg(hw, (regs->ctrlb
    15e4:	4a31      	ldr	r2, [pc, #196]	; (16ac <_spi_m_sync_init+0x164>)
    15e6:	4313      	orrs	r3, r2
}

static inline void hri_sercomspi_write_CTRLB_reg(const void *const hw, hri_sercomspi_ctrlb_reg_t data) 
{
        SERCOM_CRITICAL_SECTION_ENTER();
        ((Sercom *)hw)->SPI.CTRLB.reg = data;
    15e8:	6063      	str	r3, [r4, #4]
}

static inline void hri_sercomspi_write_ADDR_reg(const void *const hw, hri_sercomspi_addr_reg_t data) 
{
        SERCOM_CRITICAL_SECTION_ENTER();
        ((Sercom *)hw)->SPI.ADDR.reg = data;
    15ea:	68ab      	ldr	r3, [r5, #8]
    15ec:	6263      	str	r3, [r4, #36]	; 0x24
			& ~(SERCOM_SPI_CTRLB_MSSEN))
			| (SERCOM_SPI_CTRLB_RXEN|
					SERCOM_SPI_CTRLB_SSDE|
					SERCOM_SPI_CTRLB_PLOADEN));
	hri_sercomspi_write_ADDR_reg(hw, regs->addr);
	hri_sercomspi_write_DBGCTRL_reg(hw, regs->dbgctrl);
    15ee:	7b6a      	ldrb	r2, [r5, #13]
}

static inline void hri_sercomspi_write_DBGCTRL_reg(const void *const hw, hri_sercomspi_dbgctrl_reg_t data) 
{
        SERCOM_CRITICAL_SECTION_ENTER();
        ((Sercom *)hw)->SPI.DBGCTRL.reg = data;
    15f0:	2330      	movs	r3, #48	; 0x30
    15f2:	54e2      	strb	r2, [r4, r3]
	while(((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {};
}

static inline bool hri_sercomspi_is_syncing(const void *const hw, hri_sercomspi_syncbusy_reg_t reg)
{
	return ((Sercom *)hw)->SPI.SYNCBUSY.reg & reg;
    15f4:	69e3      	ldr	r3, [r4, #28]
	while (hri_sercomspi_is_syncing(hw, 0xFFFFFFFF));
    15f6:	2b00      	cmp	r3, #0
    15f8:	d1fc      	bne.n	15f4 <_spi_m_sync_init+0xac>
    15fa:	e01b      	b.n	1634 <_spi_m_sync_init+0xec>
 *  \param[in] regs Pointer to register configuration values.
 */
static inline void _spi_load_regs_master(void *const hw,
		const struct sercomspi_regs_cfg *regs)
{
	ASSERT(hw && regs);
    15fc:	1c20      	adds	r0, r4, #0
    15fe:	1e43      	subs	r3, r0, #1
    1600:	4198      	sbcs	r0, r3
    1602:	b2c0      	uxtb	r0, r0
    1604:	4923      	ldr	r1, [pc, #140]	; (1694 <_spi_m_sync_init+0x14c>)
    1606:	4a2a      	ldr	r2, [pc, #168]	; (16b0 <_spi_m_sync_init+0x168>)
    1608:	4b24      	ldr	r3, [pc, #144]	; (169c <_spi_m_sync_init+0x154>)
    160a:	4798      	blx	r3
	hri_sercomspi_write_CTRLA_reg(hw, regs->ctrla
    160c:	4925      	ldr	r1, [pc, #148]	; (16a4 <_spi_m_sync_init+0x15c>)
    160e:	682b      	ldr	r3, [r5, #0]
    1610:	4019      	ands	r1, r3
	return ((Sercom *)hw)->I2CS.SYNCBUSY.reg & reg;
}

static inline void hri_sercomspi_wait_for_sync(const void *const hw, hri_sercomspi_syncbusy_reg_t reg)
{
	while(((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {};
    1612:	2203      	movs	r2, #3
    1614:	69e3      	ldr	r3, [r4, #28]
    1616:	421a      	tst	r2, r3
    1618:	d1fc      	bne.n	1614 <_spi_m_sync_init+0xcc>

static inline void hri_sercomspi_write_CTRLA_reg(const void *const hw, hri_sercomspi_ctrla_reg_t data) 
{
        SERCOM_CRITICAL_SECTION_ENTER();
        hri_sercomspi_wait_for_sync(hw, SERCOM_SPI_SYNCBUSY_SWRST|SERCOM_SPI_SYNCBUSY_ENABLE);
        ((Sercom *)hw)->SPI.CTRLA.reg = data;
    161a:	6021      	str	r1, [r4, #0]
	hri_sercomspi_write_CTRLB_reg(hw, ( regs->ctrlb
				& ~( SERCOM_SPI_CTRLB_MSSEN|
					SERCOM_SPI_CTRLB_AMODE_Msk|
					SERCOM_SPI_CTRLB_SSDE|
					SERCOM_SPI_CTRLB_PLOADEN ))
			| ( SERCOM_SPI_CTRLB_RXEN ));
    161c:	4b25      	ldr	r3, [pc, #148]	; (16b4 <_spi_m_sync_init+0x16c>)
    161e:	686a      	ldr	r2, [r5, #4]
    1620:	4013      	ands	r3, r2
	ASSERT(hw && regs);
	hri_sercomspi_write_CTRLA_reg(hw, regs->ctrla
			& ~( SERCOM_SPI_CTRLA_IBON|
				SERCOM_SPI_CTRLA_ENABLE|
				SERCOM_SPI_CTRLA_SWRST ));
	hri_sercomspi_write_CTRLB_reg(hw, ( regs->ctrlb
    1622:	2280      	movs	r2, #128	; 0x80
    1624:	0292      	lsls	r2, r2, #10
    1626:	4313      	orrs	r3, r2
}

static inline void hri_sercomspi_write_CTRLB_reg(const void *const hw, hri_sercomspi_ctrlb_reg_t data) 
{
        SERCOM_CRITICAL_SECTION_ENTER();
        ((Sercom *)hw)->SPI.CTRLB.reg = data;
    1628:	6063      	str	r3, [r4, #4]
				& ~( SERCOM_SPI_CTRLB_MSSEN|
					SERCOM_SPI_CTRLB_AMODE_Msk|
					SERCOM_SPI_CTRLB_SSDE|
					SERCOM_SPI_CTRLB_PLOADEN ))
			| ( SERCOM_SPI_CTRLB_RXEN ));
	hri_sercomspi_write_BAUD_reg(hw, regs->baud);
    162a:	7b2b      	ldrb	r3, [r5, #12]
}

static inline void hri_sercomspi_write_BAUD_reg(const void *const hw, hri_sercomspi_baud_reg_t data) 
{
        SERCOM_CRITICAL_SECTION_ENTER();
        ((Sercom *)hw)->SPI.BAUD.reg = data;
    162c:	7323      	strb	r3, [r4, #12]
	hri_sercomspi_write_DBGCTRL_reg(hw, regs->dbgctrl);
    162e:	7b6a      	ldrb	r2, [r5, #13]
}

static inline void hri_sercomspi_write_DBGCTRL_reg(const void *const hw, hri_sercomspi_dbgctrl_reg_t data) 
{
        SERCOM_CRITICAL_SECTION_ENTER();
        ((Sercom *)hw)->SPI.DBGCTRL.reg = data;
    1630:	2330      	movs	r3, #48	; 0x30
    1632:	54e2      	strb	r2, [r4, r3]
		_spi_load_regs_master(hw, regs);
	}

	/* Load character size from default hardware configuration */
	dev->char_size =
			(( regs->ctrlb & SERCOM_SPI_CTRLB_CHSIZE_Msk ) == 0 ) ? 1 : 2;
    1634:	2307      	movs	r3, #7
    1636:	686a      	ldr	r2, [r5, #4]
    1638:	401a      	ands	r2, r3
	} else {
		_spi_load_regs_master(hw, regs);
	}

	/* Load character size from default hardware configuration */
	dev->char_size =
    163a:	4253      	negs	r3, r2
    163c:	4153      	adcs	r3, r2
    163e:	2202      	movs	r2, #2
    1640:	1ad3      	subs	r3, r2, r3
    1642:	7133      	strb	r3, [r6, #4]
			(( regs->ctrlb & SERCOM_SPI_CTRLB_CHSIZE_Msk ) == 0 ) ? 1 : 2;

	dev->dummy_byte = regs->dummy_byte;
    1644:	89eb      	ldrh	r3, [r5, #14]
    1646:	80f3      	strh	r3, [r6, #6]

	return ERR_NONE;
    1648:	2000      	movs	r0, #0
    164a:	e01d      	b.n	1688 <_spi_m_sync_init+0x140>
	const struct sercomspi_regs_cfg *regs = _spi_get_regs((uint32_t)hw);

	ASSERT(dev && hw);

	if (regs == NULL) {
		return ERR_INVALID_ARG;
    164c:	200d      	movs	r0, #13
    164e:	4240      	negs	r0, r0
    1650:	e01a      	b.n	1688 <_spi_m_sync_init+0x140>
	}

	hri_sercomspi_wait_for_sync(hw, SERCOM_SPI_SYNCBUSY_SWRST);
	if (hri_sercomspi_get_CTRLA_ENABLE_bit(hw)) {
		return ERR_DENIED;
    1652:	2011      	movs	r0, #17
    1654:	4240      	negs	r0, r0
    1656:	e017      	b.n	1688 <_spi_m_sync_init+0x140>

int32_t _spi_m_sync_init(struct _spi_m_sync_dev *dev, void *const hw)
{
	const struct sercomspi_regs_cfg *regs = _spi_get_regs((uint32_t)hw);

	ASSERT(dev && hw);
    1658:	2000      	movs	r0, #0
    165a:	490e      	ldr	r1, [pc, #56]	; (1694 <_spi_m_sync_init+0x14c>)
    165c:	4a0e      	ldr	r2, [pc, #56]	; (1698 <_spi_m_sync_init+0x150>)
    165e:	4b0f      	ldr	r3, [pc, #60]	; (169c <_spi_m_sync_init+0x154>)
    1660:	4798      	blx	r3

	if (regs == NULL) {
		return ERR_INVALID_ARG;
    1662:	200d      	movs	r0, #13
    1664:	4240      	negs	r0, r0
    1666:	e00f      	b.n	1688 <_spi_m_sync_init+0x140>

int32_t _spi_m_sync_init(struct _spi_m_sync_dev *dev, void *const hw)
{
	const struct sercomspi_regs_cfg *regs = _spi_get_regs((uint32_t)hw);

	ASSERT(dev && hw);
    1668:	2800      	cmp	r0, #0
    166a:	d108      	bne.n	167e <_spi_m_sync_init+0x136>
    166c:	e7f4      	b.n	1658 <_spi_m_sync_init+0x110>
    166e:	2001      	movs	r0, #1
    1670:	4908      	ldr	r1, [pc, #32]	; (1694 <_spi_m_sync_init+0x14c>)
    1672:	4a09      	ldr	r2, [pc, #36]	; (1698 <_spi_m_sync_init+0x150>)
    1674:	4b09      	ldr	r3, [pc, #36]	; (169c <_spi_m_sync_init+0x154>)
    1676:	4798      	blx	r3

	if (regs == NULL) {
		return ERR_INVALID_ARG;
    1678:	200d      	movs	r0, #13
    167a:	4240      	negs	r0, r0
    167c:	e004      	b.n	1688 <_spi_m_sync_init+0x140>
		if (sercomspi_regs[i].n == n) {
			return &sercomspi_regs[i];
		}
	}

	return NULL;
    167e:	2500      	movs	r5, #0

int32_t _spi_m_sync_init(struct _spi_m_sync_dev *dev, void *const hw)
{
	const struct sercomspi_regs_cfg *regs = _spi_get_regs((uint32_t)hw);

	ASSERT(dev && hw);
    1680:	2900      	cmp	r1, #0
    1682:	d100      	bne.n	1686 <_spi_m_sync_init+0x13e>
    1684:	e773      	b.n	156e <_spi_m_sync_init+0x26>
    1686:	e7f2      	b.n	166e <_spi_m_sync_init+0x126>
			(( regs->ctrlb & SERCOM_SPI_CTRLB_CHSIZE_Msk ) == 0 ) ? 1 : 2;

	dev->dummy_byte = regs->dummy_byte;

	return ERR_NONE;
}
    1688:	bd70      	pop	{r4, r5, r6, pc}
    168a:	46c0      	nop			; (mov r8, r8)
    168c:	bdfff800 	.word	0xbdfff800
    1690:	00003358 	.word	0x00003358
    1694:	00003380 	.word	0x00003380
    1698:	000009df 	.word	0x000009df
    169c:	000030d1 	.word	0x000030d1
    16a0:	0000099c 	.word	0x0000099c
    16a4:	fffffefc 	.word	0xfffffefc
    16a8:	fffdddbf 	.word	0xfffdddbf
    16ac:	00020240 	.word	0x00020240
    16b0:	00000984 	.word	0x00000984
    16b4:	fffd1dbf 	.word	0xfffd1dbf

000016b8 <_spi_m_sync_trans>:

	return ERR_NONE;
}

int32_t _spi_m_sync_trans(struct _spi_m_sync_dev *dev, const struct spi_msg *msg)
{
    16b8:	b5f0      	push	{r4, r5, r6, r7, lr}
    16ba:	465f      	mov	r7, fp
    16bc:	4656      	mov	r6, sl
    16be:	464d      	mov	r5, r9
    16c0:	4644      	mov	r4, r8
    16c2:	b4f0      	push	{r4, r5, r6, r7}
    16c4:	b083      	sub	sp, #12
    16c6:	4681      	mov	r9, r0
    16c8:	1c0e      	adds	r6, r1, #0
	void *hw = dev->prvt;
    16ca:	6804      	ldr	r4, [r0, #0]
	int32_t rc = 0;
	struct _spi_trans_ctrl ctrl = {
		msg->txbuf, msg->rxbuf,
    16cc:	680b      	ldr	r3, [r1, #0]
    16ce:	4698      	mov	r8, r3
    16d0:	684d      	ldr	r5, [r1, #4]
		0, 0,
		dev->char_size
    16d2:	7903      	ldrb	r3, [r0, #4]
    16d4:	469b      	mov	fp, r3
	};

	ASSERT(dev && hw);
    16d6:	2800      	cmp	r0, #0
    16d8:	d003      	beq.n	16e2 <_spi_m_sync_trans+0x2a>
    16da:	1c20      	adds	r0, r4, #0
    16dc:	1e43      	subs	r3, r0, #1
    16de:	4198      	sbcs	r0, r3
    16e0:	e000      	b.n	16e4 <_spi_m_sync_trans+0x2c>
    16e2:	2000      	movs	r0, #0
    16e4:	4933      	ldr	r1, [pc, #204]	; (17b4 <_spi_m_sync_trans+0xfc>)
    16e6:	4a34      	ldr	r2, [pc, #208]	; (17b8 <_spi_m_sync_trans+0x100>)
    16e8:	4b34      	ldr	r3, [pc, #208]	; (17bc <_spi_m_sync_trans+0x104>)
    16ea:	4798      	blx	r3
	while(((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {};
}

static inline bool hri_sercomspi_is_syncing(const void *const hw, hri_sercomspi_syncbusy_reg_t reg)
{
	return ((Sercom *)hw)->SPI.SYNCBUSY.reg & reg;
    16ec:	69e3      	ldr	r3, [r4, #28]

	/* If settings are not applied (pending), we can not go on */
	if (hri_sercomspi_is_syncing(hw, ( SERCOM_SPI_SYNCBUSY_SWRST |
    16ee:	075b      	lsls	r3, r3, #29
    16f0:	d14b      	bne.n	178a <_spi_m_sync_trans+0xd2>
	return ((Sercom *)hw)->I2CS.SYNCBUSY.reg & reg;
}

static inline void hri_sercomspi_wait_for_sync(const void *const hw, hri_sercomspi_syncbusy_reg_t reg)
{
	while(((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {};
    16f2:	2203      	movs	r2, #3
    16f4:	69e3      	ldr	r3, [r4, #28]
    16f6:	421a      	tst	r2, r3
    16f8:	d1fc      	bne.n	16f4 <_spi_m_sync_trans+0x3c>

static inline bool hri_sercomspi_get_CTRLA_ENABLE_bit(const void *const hw) 
{
        uint32_t tmp;
        hri_sercomspi_wait_for_sync(hw, SERCOM_SPI_SYNCBUSY_SWRST|SERCOM_SPI_SYNCBUSY_ENABLE);
        tmp = ((Sercom *)hw)->SPI.CTRLA.reg;
    16fa:	6823      	ldr	r3, [r4, #0]
			SERCOM_SPI_SYNCBUSY_CTRLB ))) {
		return ERR_BUSY;
	}

	/* SPI must be enabled to start synchronous transfer */
	if (!hri_sercomspi_get_CTRLA_ENABLE_bit(hw)) {
    16fc:	079b      	lsls	r3, r3, #30
    16fe:	d547      	bpl.n	1790 <_spi_m_sync_trans+0xd8>
    1700:	2200      	movs	r2, #0
    1702:	2000      	movs	r0, #0
		const uint32_t iflag,
		struct _spi_trans_ctrl *ctrl)
{
	uint32_t data;

	if (!( iflag & SERCOM_SPI_INTFLAG_RXC )) {
    1704:	2304      	movs	r3, #4
    1706:	469c      	mov	ip, r3
}

/** Check interrupt flag of ERROR and update transaction runtime information. */
static inline int32_t _spi_err_check(const uint32_t iflag, void *const hw)
{
	if (SERCOM_SPI_INTFLAG_ERROR & iflag) {
    1708:	217f      	movs	r1, #127	; 0x7f
    170a:	9601      	str	r6, [sp, #4]
        return tmp;
}

static inline hri_sercomspi_intflag_reg_t hri_sercomspi_read_INTFLAG_reg(const void *const hw) 
{
        return ((Sercom *)hw)->SPI.INTFLAG.reg;
    170c:	7e23      	ldrb	r3, [r4, #24]
    170e:	b2db      	uxtb	r3, r3
		const uint32_t iflag,
		struct _spi_trans_ctrl *ctrl)
{
	uint32_t data;

	if (!( iflag & SERCOM_SPI_INTFLAG_RXC )) {
    1710:	4667      	mov	r7, ip
    1712:	421f      	tst	r7, r3
    1714:	d03f      	beq.n	1796 <_spi_m_sync_trans+0xde>
        return ((Sercom *)hw)->SPI.ADDR.reg;
}

static inline hri_sercomspi_data_reg_t hri_sercomspi_read_DATA_reg(const void *const hw) 
{
        return ((Sercom *)hw)->SPI.DATA.reg;
    1716:	6aa7      	ldr	r7, [r4, #40]	; 0x28
		return false;
	}

	data = hri_sercomspi_read_DATA_reg(hw);

	if (ctrl->rxbuf) {
    1718:	2d00      	cmp	r5, #0
    171a:	d008      	beq.n	172e <_spi_m_sync_trans+0x76>
		*ctrl->rxbuf++ = (uint8_t)data;
    171c:	702f      	strb	r7, [r5, #0]

		if (ctrl->char_size > 1) {
    171e:	465e      	mov	r6, fp
    1720:	2e01      	cmp	r6, #1
    1722:	d801      	bhi.n	1728 <_spi_m_sync_trans+0x70>
	}

	data = hri_sercomspi_read_DATA_reg(hw);

	if (ctrl->rxbuf) {
		*ctrl->rxbuf++ = (uint8_t)data;
    1724:	3501      	adds	r5, #1
    1726:	e002      	b.n	172e <_spi_m_sync_trans+0x76>

		if (ctrl->char_size > 1) {
			*ctrl->rxbuf++ = (uint8_t)( data >> 8 );
    1728:	0a3f      	lsrs	r7, r7, #8
    172a:	706f      	strb	r7, [r5, #1]
    172c:	3502      	adds	r5, #2
		}
	}

	ctrl->rxcnt++;
    172e:	3201      	adds	r2, #1
    1730:	e018      	b.n	1764 <_spi_m_sync_trans+0xac>

		if (!_spi_rx_check_and_receive(hw, iflag, &ctrl)) {
			/* In master mode, do not start next byte before previous byte received
			 * to make better output waveform */
			if (ctrl.rxcnt >= ctrl.txcnt) {
				_spi_tx_check_and_send(hw, iflag, &ctrl, dev->dummy_byte);
    1732:	464e      	mov	r6, r9
    1734:	88f7      	ldrh	r7, [r6, #6]
		struct _spi_trans_ctrl *ctrl,
		uint16_t dummy)
{
	uint32_t data;

	if (!( SERCOM_SPI_INTFLAG_DRE & iflag )) {
    1736:	2601      	movs	r6, #1
    1738:	421e      	tst	r6, r3
    173a:	d013      	beq.n	1764 <_spi_m_sync_trans+0xac>
		return;
	}

	if (ctrl->txbuf) {
    173c:	4646      	mov	r6, r8
    173e:	2e00      	cmp	r6, #0
    1740:	d00e      	beq.n	1760 <_spi_m_sync_trans+0xa8>
		data = *ctrl->txbuf++;
    1742:	7837      	ldrb	r7, [r6, #0]

		if (ctrl->char_size > 1) {
    1744:	465e      	mov	r6, fp
    1746:	2e01      	cmp	r6, #1
    1748:	d803      	bhi.n	1752 <_spi_m_sync_trans+0x9a>
	if (!( SERCOM_SPI_INTFLAG_DRE & iflag )) {
		return;
	}

	if (ctrl->txbuf) {
		data = *ctrl->txbuf++;
    174a:	2601      	movs	r6, #1
    174c:	46b2      	mov	sl, r6
    174e:	44d0      	add	r8, sl
    1750:	e006      	b.n	1760 <_spi_m_sync_trans+0xa8>

		if (ctrl->char_size > 1) {
			data |= ( *ctrl->txbuf ) << 8;
    1752:	4646      	mov	r6, r8
    1754:	7876      	ldrb	r6, [r6, #1]
    1756:	0236      	lsls	r6, r6, #8
    1758:	4337      	orrs	r7, r6
			ctrl->txbuf++;
    175a:	2602      	movs	r6, #2
    175c:	46b2      	mov	sl, r6
    175e:	44d0      	add	r8, sl
		}
	} else {
		data = dummy;
	}

	ctrl->txcnt++;
    1760:	3001      	adds	r0, #1
}

static inline void hri_sercomspi_write_DATA_reg(const void *const hw, hri_sercomspi_data_reg_t data) 
{
        SERCOM_CRITICAL_SECTION_ENTER();
        ((Sercom *)hw)->SPI.DATA.reg = data;
    1762:	62a7      	str	r7, [r4, #40]	; 0x28
}

/** Check interrupt flag of ERROR and update transaction runtime information. */
static inline int32_t _spi_err_check(const uint32_t iflag, void *const hw)
{
	if (SERCOM_SPI_INTFLAG_ERROR & iflag) {
    1764:	438b      	bics	r3, r1
    1766:	d019      	beq.n	179c <_spi_m_sync_trans+0xe4>
}

static inline void hri_sercomspi_clear_STATUS_reg(const void *const hw, hri_sercomspi_status_reg_t mask) 
{
        SERCOM_CRITICAL_SECTION_ENTER();
        ((Sercom *)hw)->SPI.STATUS.reg = mask;
    1768:	2301      	movs	r3, #1
    176a:	425b      	negs	r3, r3
    176c:	8363      	strh	r3, [r4, #26]
        return ((Sercom *)hw)->SPI.INTFLAG.reg;
}

static inline void hri_sercomspi_clear_INTFLAG_reg(const void *const hw, hri_sercomspi_intflag_reg_t mask) 
{
        ((Sercom *)hw)->SPI.INTFLAG.reg = mask;
    176e:	3381      	adds	r3, #129	; 0x81
    1770:	7623      	strb	r3, [r4, #24]
		hri_sercomspi_clear_STATUS_reg(hw, ~0);
		hri_sercomspi_clear_INTFLAG_reg(hw, SERCOM_SPI_INTFLAG_ERROR);
		return ERR_OVERFLOW;
    1772:	2013      	movs	r0, #19
    1774:	4240      	negs	r0, r0
    1776:	e001      	b.n	177c <_spi_m_sync_trans+0xc4>
		rc = _spi_err_check(iflag, hw);

		if (rc < 0) {
			break;
		}
		if (ctrl.txcnt >= msg->size && ctrl.rxcnt >= msg->size) {
    1778:	4293      	cmp	r3, r2
    177a:	d8c7      	bhi.n	170c <_spi_m_sync_trans+0x54>

static inline hri_sercomspi_intflag_reg_t hri_sercomspi_get_INTFLAG_reg(const void *const hw, hri_sercomspi_intflag_reg_t mask) 
{
    uint8_t tmp; 
        tmp = ((Sercom *)hw)->SPI.INTFLAG.reg;
        tmp &= mask;
    177c:	2203      	movs	r2, #3
}

static inline hri_sercomspi_intflag_reg_t hri_sercomspi_get_INTFLAG_reg(const void *const hw, hri_sercomspi_intflag_reg_t mask) 
{
    uint8_t tmp; 
        tmp = ((Sercom *)hw)->SPI.INTFLAG.reg;
    177e:	7e23      	ldrb	r3, [r4, #24]
}

/** Wait until SPI bus idle. */
static inline void _spi_wait_bus_idle(void *const hw)
{
	while(!( hri_sercomspi_get_INTFLAG_reg(hw,
    1780:	4213      	tst	r3, r2
    1782:	d0fc      	beq.n	177e <_spi_m_sync_trans+0xc6>
        return ((Sercom *)hw)->SPI.INTFLAG.reg;
}

static inline void hri_sercomspi_clear_INTFLAG_reg(const void *const hw, hri_sercomspi_intflag_reg_t mask) 
{
        ((Sercom *)hw)->SPI.INTFLAG.reg = mask;
    1784:	2303      	movs	r3, #3
    1786:	7623      	strb	r3, [r4, #24]
		}
	}
	/* Wait until SPI bus idle */
	_spi_wait_bus_idle(hw);

	return rc;
    1788:	e00d      	b.n	17a6 <_spi_m_sync_trans+0xee>

	/* If settings are not applied (pending), we can not go on */
	if (hri_sercomspi_is_syncing(hw, ( SERCOM_SPI_SYNCBUSY_SWRST |
			SERCOM_SPI_SYNCBUSY_ENABLE |
			SERCOM_SPI_SYNCBUSY_CTRLB ))) {
		return ERR_BUSY;
    178a:	2004      	movs	r0, #4
    178c:	4240      	negs	r0, r0
    178e:	e00a      	b.n	17a6 <_spi_m_sync_trans+0xee>
	}

	/* SPI must be enabled to start synchronous transfer */
	if (!hri_sercomspi_get_CTRLA_ENABLE_bit(hw)) {
		return ERR_NOT_INITIALIZED;
    1790:	2014      	movs	r0, #20
    1792:	4240      	negs	r0, r0
    1794:	e007      	b.n	17a6 <_spi_m_sync_trans+0xee>
		uint32_t iflag = hri_sercomspi_read_INTFLAG_reg(hw);

		if (!_spi_rx_check_and_receive(hw, iflag, &ctrl)) {
			/* In master mode, do not start next byte before previous byte received
			 * to make better output waveform */
			if (ctrl.rxcnt >= ctrl.txcnt) {
    1796:	4282      	cmp	r2, r0
    1798:	d3e4      	bcc.n	1764 <_spi_m_sync_trans+0xac>
    179a:	e7ca      	b.n	1732 <_spi_m_sync_trans+0x7a>
		rc = _spi_err_check(iflag, hw);

		if (rc < 0) {
			break;
		}
		if (ctrl.txcnt >= msg->size && ctrl.rxcnt >= msg->size) {
    179c:	9b01      	ldr	r3, [sp, #4]
    179e:	689b      	ldr	r3, [r3, #8]
    17a0:	4298      	cmp	r0, r3
    17a2:	d2e9      	bcs.n	1778 <_spi_m_sync_trans+0xc0>
    17a4:	e7b2      	b.n	170c <_spi_m_sync_trans+0x54>
	}
	/* Wait until SPI bus idle */
	_spi_wait_bus_idle(hw);

	return rc;
}
    17a6:	b003      	add	sp, #12
    17a8:	bc3c      	pop	{r2, r3, r4, r5}
    17aa:	4690      	mov	r8, r2
    17ac:	4699      	mov	r9, r3
    17ae:	46a2      	mov	sl, r4
    17b0:	46ab      	mov	fp, r5
    17b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    17b4:	00003380 	.word	0x00003380
    17b8:	00000b5a 	.word	0x00000b5a
    17bc:	000030d1 	.word	0x000030d1

000017c0 <_sysctrl_init_sources>:
}

static inline hri_sysctrl_osc8m_reg_t hri_sysctrl_read_OSC8M_CALIB_bf(const void *const hw) 
{
        uint32_t tmp;
        tmp = ((Sysctrl *)hw)->OSC8M.reg;
    17c0:	4b11      	ldr	r3, [pc, #68]	; (1808 <_sysctrl_init_sources+0x48>)
    17c2:	6a1a      	ldr	r2, [r3, #32]
}

static inline hri_sysctrl_osc8m_reg_t hri_sysctrl_read_OSC8M_FRANGE_bf(const void *const hw) 
{
        uint32_t tmp;
        tmp = ((Sysctrl *)hw)->OSC8M.reg;
    17c4:	6a19      	ldr	r1, [r3, #32]
        tmp = (tmp & SYSCTRL_OSC8M_FRANGE_Msk) >> SYSCTRL_OSC8M_FRANGE_Pos;
    17c6:	0f89      	lsrs	r1, r1, #30

#if CONF_OSC8M_CONFIG == 1
		calib = hri_sysctrl_read_OSC8M_CALIB_bf(hw);

		hri_sysctrl_write_OSC8M_reg(hw,
			SYSCTRL_OSC8M_FRANGE(hri_sysctrl_read_OSC8M_FRANGE_bf(hw)) |
    17c8:	0789      	lsls	r1, r1, #30
    17ca:	2002      	movs	r0, #2
    17cc:	4308      	orrs	r0, r1
#    if CONF_OSC8M_OVERWRITE_CALIBRATION == 1
				SYSCTRL_OSC8M_CALIB(CONF_OSC8M_CALIB) |
#    else
					SYSCTRL_OSC8M_CALIB(calib) |
    17ce:	490f      	ldr	r1, [pc, #60]	; (180c <_sysctrl_init_sources+0x4c>)
    17d0:	400a      	ands	r2, r1
#endif

#if CONF_OSC8M_CONFIG == 1
		calib = hri_sysctrl_read_OSC8M_CALIB_bf(hw);

		hri_sysctrl_write_OSC8M_reg(hw,
    17d2:	4302      	orrs	r2, r0
}

static inline void hri_sysctrl_write_OSC8M_reg(const void *const hw, hri_sysctrl_osc8m_reg_t data) 
{
        SYSCTRL_CRITICAL_SECTION_ENTER();
        ((Sysctrl *)hw)->OSC8M.reg = data;
    17d4:	621a      	str	r2, [r3, #32]
				( CONF_OSC8M_RUNSTDBY << SYSCTRL_OSC8M_RUNSTDBY_Pos ) |
				( CONF_OSC8M_ENABLE << SYSCTRL_OSC8M_ENABLE_Pos ));
#endif

#if CONF_OSC32K_CONFIG == 1
				calib = SYSCTRL->OSC32K.bit.CALIB;
    17d6:	699a      	ldr	r2, [r3, #24]
    17d8:	0252      	lsls	r2, r2, #9
    17da:	0e52      	lsrs	r2, r2, #25

				hri_sysctrl_write_OSC32K_reg(hw,
#    if CONF_OSC32K_OVERWRITE_CALIBRATION == 1
				SYSCTRL_OSC32K_CALIB(CONF_OSC32K_CALIB) |
#    else
					SYSCTRL_OSC32K_CALIB(calib) |
    17dc:	0411      	lsls	r1, r2, #16
#endif

#if CONF_OSC32K_CONFIG == 1
				calib = SYSCTRL->OSC32K.bit.CALIB;

				hri_sysctrl_write_OSC32K_reg(hw,
    17de:	480c      	ldr	r0, [pc, #48]	; (1810 <_sysctrl_init_sources+0x50>)
    17e0:	4301      	orrs	r1, r0
}

static inline void hri_sysctrl_write_OSC32K_reg(const void *const hw, hri_sysctrl_osc32k_reg_t data) 
{
        SYSCTRL_CRITICAL_SECTION_ENTER();
        ((Sysctrl *)hw)->OSC32K.reg = data;
    17e2:	6199      	str	r1, [r3, #24]
				    /* Enable OSC32K anyway since GCLK configuration may need it to sync */
					hri_sysctrl_set_OSC32K_ENABLE_bit(hw);
#endif

#if CONF_OSCULP32K_CONFIG == 1
					hri_sysctrl_write_OSCULP32K_reg(hw,
    17e4:	211f      	movs	r1, #31
    17e6:	400a      	ands	r2, r1
}

static inline void hri_sysctrl_write_OSCULP32K_reg(const void *const hw, hri_sysctrl_osculp32k_reg_t data) 
{
        SYSCTRL_CRITICAL_SECTION_ENTER();
        ((Sysctrl *)hw)->OSCULP32K.reg = data;
    17e8:	771a      	strb	r2, [r3, #28]
}

static inline void hri_sysctrl_set_OSC32K_ONDEMAND_bit(const void *const hw) 
{
        SYSCTRL_CRITICAL_SECTION_ENTER();
        ((Sysctrl *)hw)->OSC32K.reg |= SYSCTRL_OSC32K_ONDEMAND;
    17ea:	6999      	ldr	r1, [r3, #24]
    17ec:	2280      	movs	r2, #128	; 0x80
    17ee:	430a      	orrs	r2, r1
    17f0:	619a      	str	r2, [r3, #24]
        return (((Sysctrl *)hw)->PCLKSR.reg & SYSCTRL_PCLKSR_OSC32KRDY) >> SYSCTRL_PCLKSR_OSC32KRDY_Pos;
}

static inline bool hri_sysctrl_get_PCLKSR_OSC8MRDY_bit(const void *const hw) 
{
        return (((Sysctrl *)hw)->PCLKSR.reg & SYSCTRL_PCLKSR_OSC8MRDY) >> SYSCTRL_PCLKSR_OSC8MRDY_Pos;
    17f2:	1c19      	adds	r1, r3, #0
    17f4:	2208      	movs	r2, #8
    17f6:	68cb      	ldr	r3, [r1, #12]
#    endif
#endif

#if CONF_OSC8M_CONFIG == 1
#    if CONF_OSC8M_ENABLE == 1
					while (!hri_sysctrl_get_PCLKSR_OSC8MRDY_bit(hw)) {;
    17f8:	421a      	tst	r2, r3
    17fa:	d0fc      	beq.n	17f6 <_sysctrl_init_sources+0x36>
}

static inline void hri_sysctrl_set_OSC8M_ONDEMAND_bit(const void *const hw) 
{
        SYSCTRL_CRITICAL_SECTION_ENTER();
        ((Sysctrl *)hw)->OSC8M.reg |= SYSCTRL_OSC8M_ONDEMAND;
    17fc:	4a02      	ldr	r2, [pc, #8]	; (1808 <_sysctrl_init_sources+0x48>)
    17fe:	6a11      	ldr	r1, [r2, #32]
    1800:	2380      	movs	r3, #128	; 0x80
    1802:	430b      	orrs	r3, r1
    1804:	6213      	str	r3, [r2, #32]
					hri_sysctrl_set_OSC8M_ONDEMAND_bit(hw);
#    endif
#endif

			(void)calib, (void)hw;
}
    1806:	4770      	bx	lr
    1808:	40000800 	.word	0x40000800
    180c:	0fff0000 	.word	0x0fff0000
    1810:	0000030e 	.word	0x0000030e

00001814 <_sysctrl_init_referenced_generators>:
}

static inline void hri_sysctrl_clear_OSC32K_ENABLE_bit(const void *const hw) 
{
        SYSCTRL_CRITICAL_SECTION_ENTER();
        ((Sysctrl *)hw)->OSC32K.reg &= ~SYSCTRL_OSC32K_ENABLE;
    1814:	4a02      	ldr	r2, [pc, #8]	; (1820 <_sysctrl_init_referenced_generators+0xc>)
    1816:	6993      	ldr	r3, [r2, #24]
    1818:	2102      	movs	r1, #2
    181a:	438b      	bics	r3, r1
    181c:	6193      	str	r3, [r2, #24]
		    /* Disable after all possible configurations needs sync written. */
			hri_sysctrl_clear_OSC32K_ENABLE_bit(hw);
#endif

		(void)hw;
}
    181e:	4770      	bx	lr
    1820:	40000800 	.word	0x40000800

00001824 <tc_interrupt_handler>:
 * \internal TC interrupt handler for Timer
 *
 * \param[in] instance TC instance number
 */
static void tc_interrupt_handler(void *p)
{
    1824:	b508      	push	{r3, lr}
	struct _timer_device *device = (struct _timer_device *)p;
	void *const hw = device->hw;
    1826:	68c3      	ldr	r3, [r0, #12]
        ((Tc *)hw)->COUNT8.INTENCLR.reg = mask;
}

static inline bool hri_tc_get_interrupt_OVF_bit(const void *const hw) 
{
        return (((Tc *)hw)->COUNT8.INTFLAG.reg & TC_INTFLAG_OVF) >> TC_INTFLAG_OVF_Pos;
    1828:	7b9a      	ldrb	r2, [r3, #14]

	if (hri_tc_get_interrupt_OVF_bit(hw)) {
    182a:	07d2      	lsls	r2, r2, #31
    182c:	d503      	bpl.n	1836 <tc_interrupt_handler+0x12>
}

static inline void hri_tc_clear_interrupt_OVF_bit(const void *const hw) 
{
        ((Tc *)hw)->COUNT8.INTFLAG.reg = TC_INTFLAG_OVF;
    182e:	2201      	movs	r2, #1
    1830:	739a      	strb	r2, [r3, #14]
		hri_tc_clear_interrupt_OVF_bit(hw);
		device->timer_cb.period_expired(device);
    1832:	6803      	ldr	r3, [r0, #0]
    1834:	4798      	blx	r3
	}
}
    1836:	bd08      	pop	{r3, pc}

00001838 <_timer_init>:
static inline uint8_t _get_hardware_offset(const void *const hw);
/**
 * \brief Initialize TC
 */
int32_t _timer_init(struct _timer_device *const device, void *const hw)
{
    1838:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    183a:	1c07      	adds	r7, r0, #0
    183c:	1c0d      	adds	r5, r1, #0
 * \param[in] hw The pointer to hardware instance
 */
static uint8_t tc_get_hardware_index(const void *const hw)
{
#ifndef _UNIT_TEST_
		return ((uint32_t)hw - TC_HW_BASE_ADDR ) >> 10;
    183e:	4b39      	ldr	r3, [pc, #228]	; (1924 <_timer_init+0xec>)
    1840:	18ce      	adds	r6, r1, r3
    1842:	0ab6      	lsrs	r6, r6, #10
    1844:	b2f6      	uxtb	r6, r6
{
	uint8_t tc_offset = tc_get_hardware_index(hw) + TC_NUMBER_OFFSET;
	uint8_t i;

	for (i = 0; i < ARRAY_SIZE(_tcs); i++) {
		if (_tcs[i].number == tc_offset) {
    1846:	2e00      	cmp	r6, #0
    1848:	d162      	bne.n	1910 <_timer_init+0xd8>
			return i;
    184a:	2400      	movs	r4, #0
 */
int32_t _timer_init(struct _timer_device *const device, void *const hw)
{
	int8_t i = get_tc_index(hw);

	device->hw = hw;
    184c:	60fd      	str	r5, [r7, #12]
	ASSERT(ARRAY_SIZE(_tcs));
    184e:	2001      	movs	r0, #1
    1850:	4935      	ldr	r1, [pc, #212]	; (1928 <_timer_init+0xf0>)
    1852:	2295      	movs	r2, #149	; 0x95
    1854:	4b35      	ldr	r3, [pc, #212]	; (192c <_timer_init+0xf4>)
    1856:	4798      	blx	r3
typedef uint8_t hri_tc_per_reg_t;
typedef uint8_t hri_tc_status_reg_t;

static inline void hri_tc_wait_for_sync(const void *const hw)
{
	while(((const Tc *)hw)->COUNT8.STATUS.bit.SYNCBUSY);
    1858:	7beb      	ldrb	r3, [r5, #15]
    185a:	09db      	lsrs	r3, r3, #7
    185c:	d1fc      	bne.n	1858 <_timer_init+0x20>
}

static inline bool hri_tc_get_CTRLA_ENABLE_bit(const void *const hw) 
{
        uint16_t tmp;
        tmp = ((Tc *)hw)->COUNT8.CTRLA.reg;
    185e:	882b      	ldrh	r3, [r5, #0]

	hri_tc_wait_for_sync(hw);

	if (hri_tc_get_CTRLA_ENABLE_bit(hw)) {
    1860:	079b      	lsls	r3, r3, #30
    1862:	d452      	bmi.n	190a <_timer_init+0xd2>
}

static inline void hri_tc_set_CTRLA_SWRST_bit(const void *const hw) 
{
        TC_CRITICAL_SECTION_ENTER();
        ((Tc *)hw)->COUNT8.CTRLA.reg |= TC_CTRLA_SWRST;
    1864:	882a      	ldrh	r2, [r5, #0]
    1866:	2301      	movs	r3, #1
    1868:	4313      	orrs	r3, r2
    186a:	802b      	strh	r3, [r5, #0]
typedef uint8_t hri_tc_per_reg_t;
typedef uint8_t hri_tc_status_reg_t;

static inline void hri_tc_wait_for_sync(const void *const hw)
{
	while(((const Tc *)hw)->COUNT8.STATUS.bit.SYNCBUSY);
    186c:	7beb      	ldrb	r3, [r5, #15]
    186e:	09db      	lsrs	r3, r3, #7
    1870:	d1fc      	bne.n	186c <_timer_init+0x34>
	}

	hri_tc_set_CTRLA_SWRST_bit(hw);
	hri_tc_wait_for_sync(hw);

	hri_tc_write_CTRLA_reg(hw, _tcs[i].ctrl_a);
    1872:	b264      	sxtb	r4, r4
    1874:	00a3      	lsls	r3, r4, #2
    1876:	191b      	adds	r3, r3, r4
    1878:	009b      	lsls	r3, r3, #2
    187a:	4a2d      	ldr	r2, [pc, #180]	; (1930 <_timer_init+0xf8>)
    187c:	18d3      	adds	r3, r2, r3
    187e:	885a      	ldrh	r2, [r3, #2]
}

static inline void hri_tc_write_CTRLA_reg(const void *const hw, hri_tc_ctrla_reg_t data) 
{
        TC_CRITICAL_SECTION_ENTER();
        ((Tc *)hw)->COUNT8.CTRLA.reg = data;
    1880:	802a      	strh	r2, [r5, #0]
	hri_tc_write_DBGCTRL_reg(hw, _tcs[i].dbg_ctrl);
    1882:	7919      	ldrb	r1, [r3, #4]
}

static inline void hri_tc_write_DBGCTRL_reg(const void *const hw, hri_tc_dbgctrl_reg_t data) 
{
        TC_CRITICAL_SECTION_ENTER();
        ((Tc *)hw)->COUNT8.DBGCTRL.reg = data;
    1884:	7229      	strb	r1, [r5, #8]
	hri_tc_write_EVCTRL_reg(hw, _tcs[i].event_ctrl);
    1886:	88db      	ldrh	r3, [r3, #6]
}

static inline void hri_tc_write_EVCTRL_reg(const void *const hw, hri_tc_evctrl_reg_t data) 
{
        TC_CRITICAL_SECTION_ENTER();
        ((Tc *)hw)->COUNT8.EVCTRL.reg = data;
    1888:	816b      	strh	r3, [r5, #10]

	if (( _tcs[i].ctrl_a & TC_CTRLA_MODE_Msk ) == TC_CTRLA_MODE_COUNT32) {
    188a:	230c      	movs	r3, #12
    188c:	4013      	ands	r3, r2
    188e:	2b08      	cmp	r3, #8
    1890:	d109      	bne.n	18a6 <_timer_init+0x6e>
		hri_tccount32_write_CC_reg(hw, 0, _tcs[i].cc0);
    1892:	00a3      	lsls	r3, r4, #2
    1894:	191c      	adds	r4, r3, r4
    1896:	00a4      	lsls	r4, r4, #2
    1898:	4b25      	ldr	r3, [pc, #148]	; (1930 <_timer_init+0xf8>)
    189a:	191b      	adds	r3, r3, r4
    189c:	68db      	ldr	r3, [r3, #12]
}

static inline void hri_tccount32_write_CC_reg(const void *const hw, uint8_t index, hri_tc_cc32_reg_t data) 
{
        TC_CRITICAL_SECTION_ENTER();
        ((Tc *)hw)->COUNT32.CC[index].reg = data;
    189e:	61ab      	str	r3, [r5, #24]
    18a0:	2300      	movs	r3, #0
    18a2:	61eb      	str	r3, [r5, #28]
    18a4:	e01b      	b.n	18de <_timer_init+0xa6>
		hri_tccount32_write_CC_reg(hw, 1, _tcs[i].cc1);
	} else if (( _tcs[i].ctrl_a & TC_CTRLA_MODE_Msk ) ==
    18a6:	2b00      	cmp	r3, #0
    18a8:	d109      	bne.n	18be <_timer_init+0x86>
			TC_CTRLA_MODE_COUNT16) {
		hri_tccount16_write_CC_reg(hw, 0, (hri_tc_count16_reg_t)_tcs[i].cc0);
    18aa:	00a3      	lsls	r3, r4, #2
    18ac:	191c      	adds	r4, r3, r4
    18ae:	00a4      	lsls	r4, r4, #2
    18b0:	4b1f      	ldr	r3, [pc, #124]	; (1930 <_timer_init+0xf8>)
    18b2:	191b      	adds	r3, r3, r4
    18b4:	899b      	ldrh	r3, [r3, #12]
}

static inline void hri_tccount16_write_CC_reg(const void *const hw, uint8_t index, hri_tc_cc16_reg_t data) 
{
        TC_CRITICAL_SECTION_ENTER();
        ((Tc *)hw)->COUNT16.CC[index].reg = data;
    18b6:	832b      	strh	r3, [r5, #24]
    18b8:	2300      	movs	r3, #0
    18ba:	836b      	strh	r3, [r5, #26]
    18bc:	e00f      	b.n	18de <_timer_init+0xa6>
		hri_tccount16_write_CC_reg(hw, 1, (hri_tc_count16_reg_t)_tcs[i].cc1);
	} else if (( _tcs[i].ctrl_a & TC_CTRLA_MODE_Msk ) ==
    18be:	2b04      	cmp	r3, #4
    18c0:	d10d      	bne.n	18de <_timer_init+0xa6>
			TC_CTRLA_MODE_COUNT8) {
		hri_tccount8_write_CC_reg(hw, 0, (hri_tc_count8_reg_t)_tcs[i].cc0);
    18c2:	4b1b      	ldr	r3, [pc, #108]	; (1930 <_timer_init+0xf8>)
    18c4:	00a1      	lsls	r1, r4, #2
    18c6:	190a      	adds	r2, r1, r4
    18c8:	0092      	lsls	r2, r2, #2
    18ca:	189a      	adds	r2, r3, r2
    18cc:	7b12      	ldrb	r2, [r2, #12]
}

static inline void hri_tccount8_write_CC_reg(const void *const hw, uint8_t index, hri_tc_cc8_reg_t data) 
{
        TC_CRITICAL_SECTION_ENTER();
        ((Tc *)hw)->COUNT8.CC[index].reg = data;
    18ce:	762a      	strb	r2, [r5, #24]
    18d0:	2200      	movs	r2, #0
    18d2:	766a      	strb	r2, [r5, #25]
		hri_tccount8_write_CC_reg(hw, 1, (hri_tc_count8_reg_t)_tcs[i].cc1);
		hri_tc_write_PER_reg(hw, _tcs[i].per);
    18d4:	190c      	adds	r4, r1, r4
    18d6:	00a4      	lsls	r4, r4, #2
    18d8:	191b      	adds	r3, r3, r4
    18da:	7a1b      	ldrb	r3, [r3, #8]
}

static inline void hri_tc_write_PER_reg(const void *const hw, hri_tc_per_reg_t data) 
{
        TC_CRITICAL_SECTION_ENTER();
        ((Tc *)hw)->COUNT8.PER.reg = data;
    18dc:	752b      	strb	r3, [r5, #20]
	return ((const Tc *)hw)->COUNT8.STATUS.bit.SYNCBUSY;
}

static inline void hri_tc_set_INTEN_OVF_bit(const void *const hw) 
{
        ((Tc *)hw)->COUNT8.INTENSET.reg = TC_INTENSET_OVF;
    18de:	2301      	movs	r3, #1
    18e0:	736b      	strb	r3, [r5, #13]
	}

	hri_tc_set_INTEN_OVF_bit(hw);

	device->irq.handler = tc_interrupt_handler;
    18e2:	4b14      	ldr	r3, [pc, #80]	; (1934 <_timer_init+0xfc>)
    18e4:	607b      	str	r3, [r7, #4]
	device->irq.parameter = (void *)device;
    18e6:	60bf      	str	r7, [r7, #8]
	_irq_disable((IRQn_Type)((uint8_t)TC_IRQ_BASE_INDEX +
    18e8:	3612      	adds	r6, #18
    18ea:	b2f6      	uxtb	r6, r6
    18ec:	1c30      	adds	r0, r6, #0
    18ee:	4b12      	ldr	r3, [pc, #72]	; (1938 <_timer_init+0x100>)
    18f0:	4798      	blx	r3
				tc_get_hardware_index(hw)));
	_irq_clear((IRQn_Type)((uint8_t)TC_IRQ_BASE_INDEX +
    18f2:	1c30      	adds	r0, r6, #0
    18f4:	4b11      	ldr	r3, [pc, #68]	; (193c <_timer_init+0x104>)
    18f6:	4798      	blx	r3
				tc_get_hardware_index(hw)));
	_irq_register((IRQn_Type)((uint8_t)TC_IRQ_BASE_INDEX +
    18f8:	1d39      	adds	r1, r7, #4
    18fa:	1c30      	adds	r0, r6, #0
    18fc:	4b10      	ldr	r3, [pc, #64]	; (1940 <_timer_init+0x108>)
    18fe:	4798      	blx	r3
				tc_get_hardware_index(hw)),
			&device->irq);
	_irq_enable((IRQn_Type)((uint8_t)TC_IRQ_BASE_INDEX +
    1900:	1c30      	adds	r0, r6, #0
    1902:	4b10      	ldr	r3, [pc, #64]	; (1944 <_timer_init+0x10c>)
    1904:	4798      	blx	r3
				tc_get_hardware_index(hw)));

	return ERR_NONE;
    1906:	2000      	movs	r0, #0
    1908:	e00a      	b.n	1920 <_timer_init+0xe8>
	ASSERT(ARRAY_SIZE(_tcs));

	hri_tc_wait_for_sync(hw);

	if (hri_tc_get_CTRLA_ENABLE_bit(hw)) {
		return ERR_DENIED;
    190a:	2011      	movs	r0, #17
    190c:	4240      	negs	r0, r0
    190e:	e007      	b.n	1920 <_timer_init+0xe8>
		if (_tcs[i].number == tc_offset) {
			return i;
		}
	}

	ASSERT(false);
    1910:	2000      	movs	r0, #0
    1912:	4905      	ldr	r1, [pc, #20]	; (1928 <_timer_init+0xf0>)
    1914:	22aa      	movs	r2, #170	; 0xaa
    1916:	0052      	lsls	r2, r2, #1
    1918:	4b04      	ldr	r3, [pc, #16]	; (192c <_timer_init+0xf4>)
    191a:	4798      	blx	r3
	return -1;
    191c:	24ff      	movs	r4, #255	; 0xff
    191e:	e795      	b.n	184c <_timer_init+0x14>
			&device->irq);
	_irq_enable((IRQn_Type)((uint8_t)TC_IRQ_BASE_INDEX +
				tc_get_hardware_index(hw)));

	return ERR_NONE;
}
    1920:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1922:	46c0      	nop			; (mov r8, r8)
    1924:	bdffd400 	.word	0xbdffd400
    1928:	000033b8 	.word	0x000033b8
    192c:	000030d1 	.word	0x000030d1
    1930:	000033a4 	.word	0x000033a4
    1934:	00001825 	.word	0x00001825
    1938:	00000915 	.word	0x00000915
    193c:	00000945 	.word	0x00000945
    1940:	00000971 	.word	0x00000971
    1944:	0000095d 	.word	0x0000095d

00001948 <_timer_start>:
/**
 * \brief Start hardware timer
 */
void _timer_start(struct _timer_device *const device)
{
	hri_tc_set_CTRLA_ENABLE_bit(device->hw);
    1948:	68c2      	ldr	r2, [r0, #12]
}

static inline void hri_tc_set_CTRLA_ENABLE_bit(const void *const hw) 
{
        TC_CRITICAL_SECTION_ENTER();
        ((Tc *)hw)->COUNT8.CTRLA.reg |= TC_CTRLA_ENABLE;
    194a:	8811      	ldrh	r1, [r2, #0]
    194c:	2302      	movs	r3, #2
    194e:	430b      	orrs	r3, r1
    1950:	8013      	strh	r3, [r2, #0]
}
    1952:	4770      	bx	lr

00001954 <_timer_set_period>:
 * \brief Set timer period
 */
void _timer_set_period(struct _timer_device *const device,
		const uint32_t clock_cycles)
{
	void *const hw = device->hw;
    1954:	68c2      	ldr	r2, [r0, #12]
}

static inline hri_tc_ctrla_reg_t hri_tc_read_CTRLA_MODE_bf(const void *const hw) 
{
        uint16_t tmp;
        tmp = ((Tc *)hw)->COUNT8.CTRLA.reg;
    1956:	8813      	ldrh	r3, [r2, #0]
        tmp = (tmp & TC_CTRLA_MODE_Msk) >> TC_CTRLA_MODE_Pos;
    1958:	071b      	lsls	r3, r3, #28

	if (TC_CTRLA_MODE_COUNT32_Val == hri_tc_read_CTRLA_MODE_bf(hw)) {
    195a:	0f9b      	lsrs	r3, r3, #30
    195c:	2b02      	cmp	r3, #2
    195e:	d101      	bne.n	1964 <_timer_set_period+0x10>
}

static inline void hri_tccount32_write_CC_reg(const void *const hw, uint8_t index, hri_tc_cc32_reg_t data) 
{
        TC_CRITICAL_SECTION_ENTER();
        ((Tc *)hw)->COUNT32.CC[index].reg = data;
    1960:	6191      	str	r1, [r2, #24]
    1962:	e00d      	b.n	1980 <_timer_set_period+0x2c>
}

static inline hri_tc_ctrla_reg_t hri_tc_read_CTRLA_MODE_bf(const void *const hw) 
{
        uint16_t tmp;
        tmp = ((Tc *)hw)->COUNT8.CTRLA.reg;
    1964:	8813      	ldrh	r3, [r2, #0]
        tmp = (tmp & TC_CTRLA_MODE_Msk) >> TC_CTRLA_MODE_Pos;
    1966:	071b      	lsls	r3, r3, #28
		hri_tccount32_write_CC_reg(hw, 0, clock_cycles);
	} else if (TC_CTRLA_MODE_COUNT16_Val == hri_tc_read_CTRLA_MODE_bf(hw)) {
    1968:	0f9b      	lsrs	r3, r3, #30
    196a:	d102      	bne.n	1972 <_timer_set_period+0x1e>
		hri_tccount16_write_CC_reg(hw, 0, (hri_tc_count16_reg_t)clock_cycles);
    196c:	b289      	uxth	r1, r1
}

static inline void hri_tccount16_write_CC_reg(const void *const hw, uint8_t index, hri_tc_cc16_reg_t data) 
{
        TC_CRITICAL_SECTION_ENTER();
        ((Tc *)hw)->COUNT16.CC[index].reg = data;
    196e:	8311      	strh	r1, [r2, #24]
    1970:	e006      	b.n	1980 <_timer_set_period+0x2c>
}

static inline hri_tc_ctrla_reg_t hri_tc_read_CTRLA_MODE_bf(const void *const hw) 
{
        uint16_t tmp;
        tmp = ((Tc *)hw)->COUNT8.CTRLA.reg;
    1972:	8813      	ldrh	r3, [r2, #0]
        tmp = (tmp & TC_CTRLA_MODE_Msk) >> TC_CTRLA_MODE_Pos;
    1974:	071b      	lsls	r3, r3, #28
	} else if (TC_CTRLA_MODE_COUNT8_Val == hri_tc_read_CTRLA_MODE_bf(hw)) {
    1976:	0f9b      	lsrs	r3, r3, #30
    1978:	2b01      	cmp	r3, #1
    197a:	d101      	bne.n	1980 <_timer_set_period+0x2c>
		hri_tc_write_PER_reg(hw, (hri_tc_per_reg_t)clock_cycles);
    197c:	b2c9      	uxtb	r1, r1
}

static inline void hri_tc_write_PER_reg(const void *const hw, hri_tc_per_reg_t data) 
{
        TC_CRITICAL_SECTION_ENTER();
        ((Tc *)hw)->COUNT8.PER.reg = data;
    197e:	7511      	strb	r1, [r2, #20]
	}
}
    1980:	4770      	bx	lr
    1982:	46c0      	nop			; (mov r8, r8)

00001984 <_timer_is_started>:
/**
 * \brief Check if timer is running
 */
bool _timer_is_started(const struct _timer_device *const device)
{
	return hri_tc_get_CTRLA_ENABLE_bit(device->hw);
    1984:	68c3      	ldr	r3, [r0, #12]
}

static inline bool hri_tc_get_CTRLA_ENABLE_bit(const void *const hw) 
{
        uint16_t tmp;
        tmp = ((Tc *)hw)->COUNT8.CTRLA.reg;
    1986:	8818      	ldrh	r0, [r3, #0]
        tmp = (tmp & TC_CTRLA_ENABLE) >> TC_CTRLA_ENABLE_Pos;
        return (bool)tmp;
    1988:	0780      	lsls	r0, r0, #30
    198a:	0fc0      	lsrs	r0, r0, #31
}
    198c:	4770      	bx	lr
    198e:	46c0      	nop			; (mov r8, r8)

00001990 <_tc_get_timer>:
 * \brief Retrieve timer helper functions
 */
struct _timer_hpl_interface *_tc_get_timer(void)
{
	return NULL;
}
    1990:	2000      	movs	r0, #0
    1992:	4770      	bx	lr

00001994 <_timer_set_irq>:
 * \brief Set timer IRQ
 *
 * \param[in] hw The pointer to hardware instance
 */
void _timer_set_irq(struct _timer_device *const device)
{
    1994:	b508      	push	{r3, lr}
 * \param[in] hw The pointer to hardware instance
 */
static uint8_t tc_get_hardware_index(const void *const hw)
{
#ifndef _UNIT_TEST_
		return ((uint32_t)hw - TC_HW_BASE_ADDR ) >> 10;
    1996:	68c0      	ldr	r0, [r0, #12]
    1998:	4b04      	ldr	r3, [pc, #16]	; (19ac <_timer_set_irq+0x18>)
    199a:	469c      	mov	ip, r3
    199c:	4460      	add	r0, ip
    199e:	0a80      	lsrs	r0, r0, #10
 *
 * \param[in] hw The pointer to hardware instance
 */
void _timer_set_irq(struct _timer_device *const device)
{
	_irq_set((IRQn_Type)((uint8_t)TC_IRQ_BASE_INDEX +
    19a0:	3012      	adds	r0, #18
    19a2:	b2c0      	uxtb	r0, r0
    19a4:	4b02      	ldr	r3, [pc, #8]	; (19b0 <_timer_set_irq+0x1c>)
    19a6:	4798      	blx	r3
				tc_get_hardware_index(device->hw)));
}
    19a8:	bd08      	pop	{r3, pc}
    19aa:	46c0      	nop			; (mov r8, r8)
    19ac:	bdffd400 	.word	0xbdffd400
    19b0:	0000092d 	.word	0x0000092d

000019b4 <_usb_d_dev_handle_setup>:
/**
 * \brief Handles setup received interrupt
 * \param[in] ept Pointer to endpoint information.
 */
static void _usb_d_dev_handle_setup(struct _usb_d_dev_ep *ept)
{
    19b4:	b570      	push	{r4, r5, r6, lr}
	uint8_t epn = USB_EP_GET_N(ept->ep);
    19b6:	7c83      	ldrb	r3, [r0, #18]
    19b8:	220f      	movs	r2, #15
    19ba:	4013      	ands	r3, r2
	bool is_ctrl = _usb_d_dev_ep_is_ctrl(ept);
    19bc:	7cc1      	ldrb	r1, [r0, #19]

	if (!is_ctrl) {
    19be:	3a08      	subs	r2, #8
    19c0:	400a      	ands	r2, r1
    19c2:	2a01      	cmp	r2, #1
    19c4:	d00b      	beq.n	19de <_usb_d_dev_handle_setup+0x2a>
	return ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg;
}

static inline void hri_usbendpoint_clear_EPINTFLAG_reg(const void *const hw, uint8_t submodule_index, hri_usbendpoint_epintflag_reg_t mask)
{
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    19c6:	015a      	lsls	r2, r3, #5
    19c8:	4919      	ldr	r1, [pc, #100]	; (1a30 <_usb_d_dev_handle_setup+0x7c>)
    19ca:	468c      	mov	ip, r1
    19cc:	4462      	add	r2, ip
    19ce:	2110      	movs	r1, #16
    19d0:	71d1      	strb	r1, [r2, #7]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENSET.reg = value << USB_DEVICE_EPINTENSET_RXSTP_Pos;
}

static inline void hri_usbendpoint_clear_EPINTEN_RXSTP_bit(const void *const hw, uint8_t submodule_index)
{
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = USB_DEVICE_EPINTENCLR_RXSTP;
    19d2:	015b      	lsls	r3, r3, #5
    19d4:	4a17      	ldr	r2, [pc, #92]	; (1a34 <_usb_d_dev_handle_setup+0x80>)
    19d6:	4694      	mov	ip, r2
    19d8:	4463      	add	r3, ip
    19da:	7019      	strb	r1, [r3, #0]
    19dc:	e027      	b.n	1a2e <_usb_d_dev_handle_setup+0x7a>
	}
	/* Control transfer:
	 * SETUP transaction will terminate IN/OUT transaction,
	 * and start new transaction with received SETUP packet.
	 */
	if (_usb_d_dev_ep_is_busy(ept)) {
    19de:	064a      	lsls	r2, r1, #25
    19e0:	d50e      	bpl.n	1a00 <_usb_d_dev_handle_setup+0x4c>
		ept->flags.bits.is_busy = 0;
    19e2:	7cc2      	ldrb	r2, [r0, #19]
    19e4:	2140      	movs	r1, #64	; 0x40
    19e6:	438a      	bics	r2, r1
    19e8:	74c2      	strb	r2, [r0, #19]
    19ea:	015a      	lsls	r2, r3, #5
    19ec:	4c12      	ldr	r4, [pc, #72]	; (1a38 <_usb_d_dev_handle_setup+0x84>)
    19ee:	46a4      	mov	ip, r4
    19f0:	4462      	add	r2, ip
	USB_CRITICAL_SECTION_LEAVE();
}

static inline void hri_usbendpoint_clear_EPSTATUS_reg(const void *const hw, uint8_t submodule_index, hri_usbendpoint_epstatus_reg_t mask)
{
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSCLR.reg = mask;
    19f2:	2580      	movs	r5, #128	; 0x80
    19f4:	2482      	movs	r4, #130	; 0x82
    19f6:	0064      	lsls	r4, r4, #1
    19f8:	5515      	strb	r5, [r2, r4]
	return ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUS.reg & mask;
}

static inline void hri_usbendpoint_set_EPSTATUS_reg(const void *const hw, uint8_t submodule_index, hri_usbendpoint_epstatus_reg_t mask)
{
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSSET.reg = mask;
    19fa:	2406      	movs	r4, #6
    19fc:	34ff      	adds	r4, #255	; 0xff
    19fe:	5511      	strb	r1, [r2, r4]

		/* Stop transfer on either direction. */
		_usbd_ep_set_in_rdy(epn, 1, false);
		_usbd_ep_set_out_rdy(epn, 0, false);
	}
	ept->flags.bits.is_stalled = 0;
    1a00:	7cc2      	ldrb	r2, [r0, #19]
    1a02:	2108      	movs	r1, #8
    1a04:	438a      	bics	r2, r1
    1a06:	74c2      	strb	r2, [r0, #19]
 * \param[in] bank_n Endpoint bank number.
 */
static inline void _usbd_ep_clear_bank_status(uint8_t epn, uint8_t bank_n)
{
	UsbDeviceDescBank *bank = &prvt_inst.desc_table[epn].DeviceDescBank[bank_n];
	bank->STATUS_BK.reg = 0;
    1a08:	4c0c      	ldr	r4, [pc, #48]	; (1a3c <_usb_d_dev_handle_setup+0x88>)
    1a0a:	015a      	lsls	r2, r3, #5
    1a0c:	18a1      	adds	r1, r4, r2
    1a0e:	2500      	movs	r5, #0
    1a10:	728d      	strb	r5, [r1, #10]
    1a12:	768d      	strb	r5, [r1, #26]
	return ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg;
}

static inline void hri_usbendpoint_clear_EPINTFLAG_reg(const void *const hw, uint8_t submodule_index, hri_usbendpoint_epintflag_reg_t mask)
{
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    1a14:	1c13      	adds	r3, r2, #0
    1a16:	4906      	ldr	r1, [pc, #24]	; (1a30 <_usb_d_dev_handle_setup+0x7c>)
    1a18:	468c      	mov	ip, r1
    1a1a:	4463      	add	r3, ip
    1a1c:	216f      	movs	r1, #111	; 0x6f
    1a1e:	71d9      	strb	r1, [r3, #7]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENSET.reg = data;
}

static inline void hri_usbendpoint_clear_EPINTEN_reg(const void *const hw, uint8_t submodule_index, hri_usbendpoint_epinten_reg_t mask)
{
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = mask;
    1a20:	4b04      	ldr	r3, [pc, #16]	; (1a34 <_usb_d_dev_handle_setup+0x80>)
    1a22:	469c      	mov	ip, r3
    1a24:	4462      	add	r2, ip
    1a26:	7011      	strb	r1, [r2, #0]
	_usbd_ep_clear_bank_status(epn, 0);
	_usbd_ep_clear_bank_status(epn, 1);
	_usbd_ep_int_ack(epn, USB_D_BANK0_INT_FLAGS | USB_D_BANK1_INT_FLAGS);
	_usbd_ep_int_dis(epn, USB_D_BANK0_INT_FLAGS | USB_D_BANK1_INT_FLAGS);
	/* Invoke callback. */
	dev_inst.ep_callbacks.setup(ept->ep);
    1a28:	7c80      	ldrb	r0, [r0, #18]
    1a2a:	6f23      	ldr	r3, [r4, #112]	; 0x70
    1a2c:	4798      	blx	r3
}
    1a2e:	bd70      	pop	{r4, r5, r6, pc}
    1a30:	41005100 	.word	0x41005100
    1a34:	41005108 	.word	0x41005108
    1a38:	41005000 	.word	0x41005000
    1a3c:	2000008c 	.word	0x2000008c

00001a40 <_dummy_func_no_return>:
static bool _dummy_func_no_return(uint32_t unused0, uint32_t unused1)
{
	(void)unused0;
	(void)unused1;
	return false;
}
    1a40:	2000      	movs	r0, #0
    1a42:	4770      	bx	lr

00001a44 <_usb_d_dev_trans_done>:
 *  \brief Finish the transaction and invoke callback
 * \param[in, out] ept Pointer to endpoint information.
 * \param[in] code Information code passed.
 */
static void _usb_d_dev_trans_done(struct _usb_d_dev_ep *ept, const int32_t code)
{
    1a44:	b510      	push	{r4, lr}
	if (!(_usb_d_dev_ep_is_used(ept) && _usb_d_dev_ep_is_busy(ept))) {
    1a46:	7c84      	ldrb	r4, [r0, #18]
    1a48:	2cff      	cmp	r4, #255	; 0xff
    1a4a:	d00c      	beq.n	1a66 <_usb_d_dev_trans_done+0x22>
    1a4c:	7cc3      	ldrb	r3, [r0, #19]
    1a4e:	065b      	lsls	r3, r3, #25
    1a50:	d509      	bpl.n	1a66 <_usb_d_dev_trans_done+0x22>
    1a52:	1c03      	adds	r3, r0, #0
		return;
	}
	ept->flags.bits.is_busy = 0;
    1a54:	7cc2      	ldrb	r2, [r0, #19]
    1a56:	2040      	movs	r0, #64	; 0x40
    1a58:	4382      	bics	r2, r0
    1a5a:	74da      	strb	r2, [r3, #19]
	dev_inst.ep_callbacks.done(ept->ep, code, ept->trans_count);
    1a5c:	689a      	ldr	r2, [r3, #8]
    1a5e:	4b02      	ldr	r3, [pc, #8]	; (1a68 <_usb_d_dev_trans_done+0x24>)
    1a60:	6f9b      	ldr	r3, [r3, #120]	; 0x78
    1a62:	1c20      	adds	r0, r4, #0
    1a64:	4798      	blx	r3
}
    1a66:	bd10      	pop	{r4, pc}
    1a68:	2000008c 	.word	0x2000008c

00001a6c <_usb_d_dev_handle_stall>:
 * \param[in] ept Pointer to endpoint information.
 * \param[in] bank_n Bank number.
 */
static void _usb_d_dev_handle_stall(struct _usb_d_dev_ep *ept,
		const uint8_t bank_n)
{
    1a6c:	b508      	push	{r3, lr}
		const bool en)
{
	if (en) {
		_usbd_ep_int_en(epn, USB_DEVICE_EPINTFLAG_STALL0 << bank_n);
	} else {
		_usbd_ep_int_dis(epn, USB_DEVICE_EPINTFLAG_STALL0 << bank_n);
    1a6e:	2320      	movs	r3, #32
    1a70:	408b      	lsls	r3, r1
 * \param[in] epn Endpoint number.
 * \param[in] flags Interrupt flags.
 */
static inline void _usbd_ep_int_dis(uint8_t epn, uint32_t flags)
{
	hri_usbendpoint_clear_EPINTEN_reg(USB, epn, flags);
    1a72:	b2d9      	uxtb	r1, r3
 * \param[in] bank_n Bank number.
 */
static void _usb_d_dev_handle_stall(struct _usb_d_dev_ep *ept,
		const uint8_t bank_n)
{
	uint8_t epn = USB_EP_GET_N(ept->ep);
    1a74:	7c83      	ldrb	r3, [r0, #18]
    1a76:	220f      	movs	r2, #15
    1a78:	4013      	ands	r3, r2
    1a7a:	015b      	lsls	r3, r3, #5
    1a7c:	4a03      	ldr	r2, [pc, #12]	; (1a8c <_usb_d_dev_handle_stall+0x20>)
    1a7e:	4694      	mov	ip, r2
    1a80:	4463      	add	r3, ip
    1a82:	7019      	strb	r1, [r3, #0]
	/* Clear interrupt enable. Leave status there for status check. */
	_usbd_ep_int_stall_en(epn, bank_n, false);
	_usb_d_dev_trans_done(ept, USB_TRANS_STALL);
    1a84:	2101      	movs	r1, #1
    1a86:	4b02      	ldr	r3, [pc, #8]	; (1a90 <_usb_d_dev_handle_stall+0x24>)
    1a88:	4798      	blx	r3
}
    1a8a:	bd08      	pop	{r3, pc}
    1a8c:	41005108 	.word	0x41005108
    1a90:	00001a45 	.word	0x00001a45

00001a94 <_usb_d_dev_trans_stop>:
 * \param[in] dir Endpoint direction.
 * \param[in] code Information code passed.
 */
static void _usb_d_dev_trans_stop(struct _usb_d_dev_ep *ept, bool dir,
		const int32_t code)
{
    1a94:	b5f0      	push	{r4, r5, r6, r7, lr}
    1a96:	b083      	sub	sp, #12
    1a98:	1c07      	adds	r7, r0, #0
    1a9a:	1c0e      	adds	r6, r1, #0
    1a9c:	1c15      	adds	r5, r2, #0
	uint8_t epn = USB_EP_GET_N(ept->ep);;
    1a9e:	7c84      	ldrb	r4, [r0, #18]
	const uint8_t intflags[2] = {
    1aa0:	a801      	add	r0, sp, #4
    1aa2:	4916      	ldr	r1, [pc, #88]	; (1afc <_usb_d_dev_trans_stop+0x68>)
    1aa4:	2202      	movs	r2, #2
    1aa6:	4b16      	ldr	r3, [pc, #88]	; (1b00 <_usb_d_dev_trans_stop+0x6c>)
    1aa8:	4798      	blx	r3
		USB_D_BANK0_INT_FLAGS, USB_D_BANK1_INT_FLAGS
	};
	if (!(_usb_d_dev_ep_is_used(ept) && _usb_d_dev_ep_is_busy(ept))) {
    1aaa:	2cff      	cmp	r4, #255	; 0xff
    1aac:	d023      	beq.n	1af6 <_usb_d_dev_trans_stop+0x62>
    1aae:	7cfb      	ldrb	r3, [r7, #19]
    1ab0:	065b      	lsls	r3, r3, #25
    1ab2:	d520      	bpl.n	1af6 <_usb_d_dev_trans_stop+0x62>
 * \param[in] code Information code passed.
 */
static void _usb_d_dev_trans_stop(struct _usb_d_dev_ep *ept, bool dir,
		const int32_t code)
{
	uint8_t epn = USB_EP_GET_N(ept->ep);;
    1ab4:	230f      	movs	r3, #15
    1ab6:	4023      	ands	r3, r4
	};
	if (!(_usb_d_dev_ep_is_used(ept) && _usb_d_dev_ep_is_busy(ept))) {
		return;
	}
	/* Stop transfer */
	if (dir) {
    1ab8:	2e00      	cmp	r6, #0
    1aba:	d006      	beq.n	1aca <_usb_d_dev_trans_stop+0x36>
	USB_CRITICAL_SECTION_LEAVE();
}

static inline void hri_usbendpoint_clear_EPSTATUS_reg(const void *const hw, uint8_t submodule_index, hri_usbendpoint_epstatus_reg_t mask)
{
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSCLR.reg = mask;
    1abc:	015a      	lsls	r2, r3, #5
    1abe:	4911      	ldr	r1, [pc, #68]	; (1b04 <_usb_d_dev_trans_stop+0x70>)
    1ac0:	468c      	mov	ip, r1
    1ac2:	4462      	add	r2, ip
    1ac4:	2180      	movs	r1, #128	; 0x80
    1ac6:	7111      	strb	r1, [r2, #4]
    1ac8:	e005      	b.n	1ad6 <_usb_d_dev_trans_stop+0x42>
	return ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUS.reg & mask;
}

static inline void hri_usbendpoint_set_EPSTATUS_reg(const void *const hw, uint8_t submodule_index, hri_usbendpoint_epstatus_reg_t mask)
{
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSSET.reg = mask;
    1aca:	015a      	lsls	r2, r3, #5
    1acc:	490d      	ldr	r1, [pc, #52]	; (1b04 <_usb_d_dev_trans_stop+0x70>)
    1ace:	468c      	mov	ip, r1
    1ad0:	4462      	add	r2, ip
    1ad2:	2140      	movs	r1, #64	; 0x40
    1ad4:	7151      	strb	r1, [r2, #5]
		_usbd_ep_set_in_rdy(epn, 1, false);
	} else {
		/* NAK OUT */
		_usbd_ep_set_out_rdy(epn, 0, false);
	}
	_usbd_ep_int_ack(epn, intflags[dir]);
    1ad6:	aa01      	add	r2, sp, #4
    1ad8:	5d91      	ldrb	r1, [r2, r6]
	return ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg;
}

static inline void hri_usbendpoint_clear_EPINTFLAG_reg(const void *const hw, uint8_t submodule_index, hri_usbendpoint_epintflag_reg_t mask)
{
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    1ada:	015a      	lsls	r2, r3, #5
    1adc:	4809      	ldr	r0, [pc, #36]	; (1b04 <_usb_d_dev_trans_stop+0x70>)
    1ade:	4684      	mov	ip, r0
    1ae0:	4462      	add	r2, ip
    1ae2:	71d1      	strb	r1, [r2, #7]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENSET.reg = data;
}

static inline void hri_usbendpoint_clear_EPINTEN_reg(const void *const hw, uint8_t submodule_index, hri_usbendpoint_epinten_reg_t mask)
{
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = mask;
    1ae4:	015b      	lsls	r3, r3, #5
    1ae6:	4a08      	ldr	r2, [pc, #32]	; (1b08 <_usb_d_dev_trans_stop+0x74>)
    1ae8:	4694      	mov	ip, r2
    1aea:	4463      	add	r3, ip
    1aec:	7019      	strb	r1, [r3, #0]
	_usbd_ep_int_dis(epn, intflags[dir]);
	_usb_d_dev_trans_done(ept, code);
    1aee:	1c38      	adds	r0, r7, #0
    1af0:	1c29      	adds	r1, r5, #0
    1af2:	4b06      	ldr	r3, [pc, #24]	; (1b0c <_usb_d_dev_trans_stop+0x78>)
    1af4:	4798      	blx	r3
}
    1af6:	b003      	add	sp, #12
    1af8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1afa:	46c0      	nop			; (mov r8, r8)
    1afc:	000033d8 	.word	0x000033d8
    1b00:	000031e5 	.word	0x000031e5
    1b04:	41005100 	.word	0x41005100
    1b08:	41005108 	.word	0x41005108
    1b0c:	00001a45 	.word	0x00001a45

00001b10 <_usb_d_dev_handle_trfail>:
 * \param[in] ept Pointer to endpoint information.
 * \param[in] bank_n Bank number.
 */
static void _usb_d_dev_handle_trfail(struct _usb_d_dev_ep *ept,
		const uint8_t bank_n)
{
    1b10:	b5f0      	push	{r4, r5, r6, r7, lr}
    1b12:	b083      	sub	sp, #12
    1b14:	1c06      	adds	r6, r0, #0
    1b16:	1c0d      	adds	r5, r1, #0
	Usb *hw = USB;
	uint8_t epn = USB_EP_GET_N(ept->ep);
    1b18:	7c83      	ldrb	r3, [r0, #18]
    1b1a:	240f      	movs	r4, #15
    1b1c:	401c      	ands	r4, r3
	const uint8_t fail[2] = {
    1b1e:	a801      	add	r0, sp, #4
    1b20:	4939      	ldr	r1, [pc, #228]	; (1c08 <_usb_d_dev_handle_trfail+0xf8>)
    1b22:	3104      	adds	r1, #4
    1b24:	2202      	movs	r2, #2
    1b26:	4b39      	ldr	r3, [pc, #228]	; (1c0c <_usb_d_dev_handle_trfail+0xfc>)
    1b28:	4798      	blx	r3
		USB_DEVICE_EPINTFLAG_TRFAIL0, USB_DEVICE_EPINTFLAG_TRFAIL1
	};
	UsbDeviceDescBank *bank = prvt_inst.desc_table[epn].DeviceDescBank;
    1b2a:	0163      	lsls	r3, r4, #5
    1b2c:	4838      	ldr	r0, [pc, #224]	; (1c10 <_usb_d_dev_handle_trfail+0x100>)
    1b2e:	18c0      	adds	r0, r0, r3
	uint8_t eptype = bank_n ?
    1b30:	2d00      	cmp	r5, #0
    1b32:	d007      	beq.n	1b44 <_usb_d_dev_handle_trfail+0x34>
}

static inline hri_usbendpoint_epcfg_reg_t hri_usbendpoint_read_EPCFG_EPTYPE1_bf(const void *const hw, uint8_t submodule_index)
{
	uint8_t tmp;
	tmp = ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPCFG.reg;
    1b34:	1c23      	adds	r3, r4, #0
    1b36:	3308      	adds	r3, #8
    1b38:	015b      	lsls	r3, r3, #5
    1b3a:	4a36      	ldr	r2, [pc, #216]	; (1c14 <_usb_d_dev_handle_trfail+0x104>)
    1b3c:	5c9a      	ldrb	r2, [r3, r2]
	tmp = (tmp & USB_DEVICE_EPCFG_EPTYPE1_Msk) >> USB_DEVICE_EPCFG_EPTYPE1_Pos;
    1b3e:	0652      	lsls	r2, r2, #25
    1b40:	0f52      	lsrs	r2, r2, #29
    1b42:	e006      	b.n	1b52 <_usb_d_dev_handle_trfail+0x42>
}

static inline hri_usbendpoint_epcfg_reg_t hri_usbendpoint_read_EPCFG_EPTYPE0_bf(const void *const hw, uint8_t submodule_index)
{
	uint8_t tmp;
	tmp = ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPCFG.reg;
    1b44:	1c23      	adds	r3, r4, #0
    1b46:	3308      	adds	r3, #8
    1b48:	015b      	lsls	r3, r3, #5
    1b4a:	4a32      	ldr	r2, [pc, #200]	; (1c14 <_usb_d_dev_handle_trfail+0x104>)
    1b4c:	5c9b      	ldrb	r3, [r3, r2]
	tmp = (tmp & USB_DEVICE_EPCFG_EPTYPE0_Msk) >> USB_DEVICE_EPCFG_EPTYPE0_Pos;
    1b4e:	2207      	movs	r2, #7
    1b50:	401a      	ands	r2, r3
			hri_usbendpoint_read_EPCFG_EPTYPE1_bf(hw, epn) :
			hri_usbendpoint_read_EPCFG_EPTYPE0_bf(hw, epn);
	bool is_ctrl = _usb_d_dev_ep_is_ctrl(ept);
    1b52:	7cf7      	ldrb	r7, [r6, #19]
	USB_DEVICE_STATUS_BK_Type st;
	st.reg = bank[bank_n].STATUS_BK.reg;
    1b54:	0129      	lsls	r1, r5, #4
    1b56:	1843      	adds	r3, r0, r1
    1b58:	7a99      	ldrb	r1, [r3, #10]
    1b5a:	b2c9      	uxtb	r1, r1

	if ((eptype == USB_D_EPTYPE_ISOCH) && st.bit.CRCERR) {
    1b5c:	2a02      	cmp	r2, #2
    1b5e:	d119      	bne.n	1b94 <_usb_d_dev_handle_trfail+0x84>
    1b60:	07ca      	lsls	r2, r1, #31
    1b62:	d517      	bpl.n	1b94 <_usb_d_dev_handle_trfail+0x84>
		bank[bank_n].STATUS_BK.bit.CRCERR = 0;
    1b64:	7a9a      	ldrb	r2, [r3, #10]
    1b66:	2101      	movs	r1, #1
    1b68:	438a      	bics	r2, r1
    1b6a:	729a      	strb	r2, [r3, #10]
		hri_usbendpoint_clear_EPINTFLAG_reg(hw, epn, fail[bank_n]);
    1b6c:	ab01      	add	r3, sp, #4
    1b6e:	5d5a      	ldrb	r2, [r3, r5]
	return ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg;
}

static inline void hri_usbendpoint_clear_EPINTFLAG_reg(const void *const hw, uint8_t submodule_index, hri_usbendpoint_epintflag_reg_t mask)
{
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    1b70:	0163      	lsls	r3, r4, #5
    1b72:	4929      	ldr	r1, [pc, #164]	; (1c18 <_usb_d_dev_handle_trfail+0x108>)
    1b74:	468c      	mov	ip, r1
    1b76:	4463      	add	r3, ip
    1b78:	71da      	strb	r2, [r3, #7]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENSET.reg = data;
}

static inline void hri_usbendpoint_clear_EPINTEN_reg(const void *const hw, uint8_t submodule_index, hri_usbendpoint_epinten_reg_t mask)
{
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = mask;
    1b7a:	0164      	lsls	r4, r4, #5
    1b7c:	4b27      	ldr	r3, [pc, #156]	; (1c1c <_usb_d_dev_handle_trfail+0x10c>)
    1b7e:	469c      	mov	ip, r3
    1b80:	4464      	add	r4, ip
    1b82:	7022      	strb	r2, [r4, #0]
		hri_usbendpoint_clear_EPINTEN_reg(hw, epn, fail[bank_n]);
		_usb_d_dev_trans_stop(ept, bank_n, USB_TRANS_ERROR);
    1b84:	1e69      	subs	r1, r5, #1
    1b86:	418d      	sbcs	r5, r1
    1b88:	b2e9      	uxtb	r1, r5
    1b8a:	1c30      	adds	r0, r6, #0
    1b8c:	2204      	movs	r2, #4
    1b8e:	4b24      	ldr	r3, [pc, #144]	; (1c20 <_usb_d_dev_handle_trfail+0x110>)
    1b90:	4798      	blx	r3
    1b92:	e036      	b.n	1c02 <_usb_d_dev_handle_trfail+0xf2>
	} else if (st.bit.ERRORFLOW) {
    1b94:	078a      	lsls	r2, r1, #30
    1b96:	d520      	bpl.n	1bda <_usb_d_dev_handle_trfail+0xca>
		bank[bank_n].STATUS_BK.bit.ERRORFLOW = 0;
    1b98:	7a9a      	ldrb	r2, [r3, #10]
    1b9a:	2102      	movs	r1, #2
    1b9c:	438a      	bics	r2, r1
    1b9e:	729a      	strb	r2, [r3, #10]
		hri_usbendpoint_clear_EPINTFLAG_reg(hw, epn, fail[bank_n]);
    1ba0:	aa01      	add	r2, sp, #4
    1ba2:	5d51      	ldrb	r1, [r2, r5]
	return ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg;
}

static inline void hri_usbendpoint_clear_EPINTFLAG_reg(const void *const hw, uint8_t submodule_index, hri_usbendpoint_epintflag_reg_t mask)
{
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    1ba4:	0163      	lsls	r3, r4, #5
    1ba6:	481c      	ldr	r0, [pc, #112]	; (1c18 <_usb_d_dev_handle_trfail+0x108>)
    1ba8:	4684      	mov	ip, r0
    1baa:	4463      	add	r3, ip
    1bac:	71d9      	strb	r1, [r3, #7]
		hri_usbendpoint_clear_EPINTEN_reg(hw, epn, fail[bank_n]);
    1bae:	5d53      	ldrb	r3, [r2, r5]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENSET.reg = data;
}

static inline void hri_usbendpoint_clear_EPINTEN_reg(const void *const hw, uint8_t submodule_index, hri_usbendpoint_epinten_reg_t mask)
{
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = mask;
    1bb0:	0164      	lsls	r4, r4, #5
    1bb2:	4a1a      	ldr	r2, [pc, #104]	; (1c1c <_usb_d_dev_handle_trfail+0x10c>)
    1bb4:	4694      	mov	ip, r2
    1bb6:	4464      	add	r4, ip
    1bb8:	7023      	strb	r3, [r4, #0]
		/* Abort control transfer. */
		if (is_ctrl && _usb_d_dev_ep_is_busy(ept)) {
    1bba:	2307      	movs	r3, #7
    1bbc:	403b      	ands	r3, r7
    1bbe:	2b01      	cmp	r3, #1
    1bc0:	d11f      	bne.n	1c02 <_usb_d_dev_handle_trfail+0xf2>
    1bc2:	7cf3      	ldrb	r3, [r6, #19]
    1bc4:	065b      	lsls	r3, r3, #25
    1bc6:	d51c      	bpl.n	1c02 <_usb_d_dev_handle_trfail+0xf2>
			if (bank_n != _usb_d_dev_ep_is_in(ept)) {
    1bc8:	7cf1      	ldrb	r1, [r6, #19]
    1bca:	09c9      	lsrs	r1, r1, #7
    1bcc:	42a9      	cmp	r1, r5
    1bce:	d018      	beq.n	1c02 <_usb_d_dev_handle_trfail+0xf2>
				_usb_d_dev_trans_stop(ept, _usb_d_dev_ep_is_in(ept),
    1bd0:	1c30      	adds	r0, r6, #0
    1bd2:	2200      	movs	r2, #0
    1bd4:	4b12      	ldr	r3, [pc, #72]	; (1c20 <_usb_d_dev_handle_trfail+0x110>)
    1bd6:	4798      	blx	r3
    1bd8:	e013      	b.n	1c02 <_usb_d_dev_handle_trfail+0xf2>
 * \param[in] bank_n Endpoint bank number.
 */
static inline void _usbd_ep_clear_bank_status(uint8_t epn, uint8_t bank_n)
{
	UsbDeviceDescBank *bank = &prvt_inst.desc_table[epn].DeviceDescBank[bank_n];
	bank->STATUS_BK.reg = 0;
    1bda:	0063      	lsls	r3, r4, #1
    1bdc:	195b      	adds	r3, r3, r5
    1bde:	011b      	lsls	r3, r3, #4
    1be0:	4a0b      	ldr	r2, [pc, #44]	; (1c10 <_usb_d_dev_handle_trfail+0x100>)
    1be2:	18d3      	adds	r3, r2, r3
    1be4:	2200      	movs	r2, #0
    1be6:	729a      	strb	r2, [r3, #10]
						USB_TRANS_DONE);
			}
		}
	} else {
		_usbd_ep_clear_bank_status(epn, bank_n);
		hri_usbendpoint_clear_EPINTFLAG_reg(hw, epn, fail[bank_n]);
    1be8:	aa01      	add	r2, sp, #4
    1bea:	5d51      	ldrb	r1, [r2, r5]
	return ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg;
}

static inline void hri_usbendpoint_clear_EPINTFLAG_reg(const void *const hw, uint8_t submodule_index, hri_usbendpoint_epintflag_reg_t mask)
{
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    1bec:	0163      	lsls	r3, r4, #5
    1bee:	480a      	ldr	r0, [pc, #40]	; (1c18 <_usb_d_dev_handle_trfail+0x108>)
    1bf0:	4684      	mov	ip, r0
    1bf2:	4463      	add	r3, ip
    1bf4:	71d9      	strb	r1, [r3, #7]
		hri_usbendpoint_clear_EPINTEN_reg(hw, epn, fail[bank_n]);
    1bf6:	5d53      	ldrb	r3, [r2, r5]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENSET.reg = data;
}

static inline void hri_usbendpoint_clear_EPINTEN_reg(const void *const hw, uint8_t submodule_index, hri_usbendpoint_epinten_reg_t mask)
{
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = mask;
    1bf8:	0164      	lsls	r4, r4, #5
    1bfa:	4a08      	ldr	r2, [pc, #32]	; (1c1c <_usb_d_dev_handle_trfail+0x10c>)
    1bfc:	4694      	mov	ip, r2
    1bfe:	4464      	add	r4, ip
    1c00:	7023      	strb	r3, [r4, #0]
	}
}
    1c02:	b003      	add	sp, #12
    1c04:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1c06:	46c0      	nop			; (mov r8, r8)
    1c08:	000033d8 	.word	0x000033d8
    1c0c:	000031e5 	.word	0x000031e5
    1c10:	2000008c 	.word	0x2000008c
    1c14:	41005000 	.word	0x41005000
    1c18:	41005100 	.word	0x41005100
    1c1c:	41005108 	.word	0x41005108
    1c20:	00001a95 	.word	0x00001a95

00001c24 <_usb_d_dev_in_next>:
 * \brief Prepare next IN transactions
 * \param[in] ept Pointer to endpoint information.
 * \param[in] isr Invoked from ISR.
 */
static void _usb_d_dev_in_next(struct _usb_d_dev_ep *ept, bool isr)
{
    1c24:	b5f0      	push	{r4, r5, r6, r7, lr}
    1c26:	4647      	mov	r7, r8
    1c28:	b480      	push	{r7}
    1c2a:	1c05      	adds	r5, r0, #0
    1c2c:	1c0f      	adds	r7, r1, #0
	Usb *hw = USB;
	uint8_t epn = USB_EP_GET_N(ept->ep);
    1c2e:	7c83      	ldrb	r3, [r0, #18]
	UsbDeviceDescBank *bank = &prvt_inst.desc_table[epn].DeviceDescBank[0];
    1c30:	240f      	movs	r4, #15
    1c32:	401c      	ands	r4, r3
	uint16_t trans_count = isr ? bank[1].PCKSIZE.bit.BYTE_COUNT : 0;
    1c34:	2900      	cmp	r1, #0
    1c36:	d100      	bne.n	1c3a <_usb_d_dev_in_next+0x16>
    1c38:	e0ba      	b.n	1db0 <_usb_d_dev_in_next+0x18c>
 */
static void _usb_d_dev_in_next(struct _usb_d_dev_ep *ept, bool isr)
{
	Usb *hw = USB;
	uint8_t epn = USB_EP_GET_N(ept->ep);
	UsbDeviceDescBank *bank = &prvt_inst.desc_table[epn].DeviceDescBank[0];
    1c3a:	0163      	lsls	r3, r4, #5
    1c3c:	4a61      	ldr	r2, [pc, #388]	; (1dc4 <_usb_d_dev_in_next+0x1a0>)
    1c3e:	18d3      	adds	r3, r2, r3
	uint16_t trans_count = isr ? bank[1].PCKSIZE.bit.BYTE_COUNT : 0;
    1c40:	695a      	ldr	r2, [r3, #20]
    1c42:	0492      	lsls	r2, r2, #18
    1c44:	0c92      	lsrs	r2, r2, #18
	uint16_t trans_next;
	uint16_t last_pkt = trans_count & ((ept->size == 1023) ?
    1c46:	8a03      	ldrh	r3, [r0, #16]
    1c48:	495f      	ldr	r1, [pc, #380]	; (1dc8 <_usb_d_dev_in_next+0x1a4>)
    1c4a:	428b      	cmp	r3, r1
    1c4c:	d100      	bne.n	1c50 <_usb_d_dev_in_next+0x2c>
    1c4e:	e09a      	b.n	1d86 <_usb_d_dev_in_next+0x162>
    1c50:	3b01      	subs	r3, #1
    1c52:	b298      	uxth	r0, r3
			ept->size : (ept->size - 1));
	uint8_t inten = 0;
	bool is_ctrl = _usb_d_dev_ep_is_ctrl(ept);
    1c54:	7ceb      	ldrb	r3, [r5, #19]
    1c56:	2107      	movs	r1, #7
    1c58:	400b      	ands	r3, r1
    1c5a:	3b01      	subs	r3, #1
    1c5c:	425e      	negs	r6, r3
    1c5e:	415e      	adcs	r6, r3
    1c60:	b2f3      	uxtb	r3, r6
    1c62:	4698      	mov	r8, r3

	if (isr) {
    1c64:	2f00      	cmp	r7, #0
    1c66:	d005      	beq.n	1c74 <_usb_d_dev_in_next+0x50>
	return ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg;
}

static inline void hri_usbendpoint_clear_EPINTFLAG_reg(const void *const hw, uint8_t submodule_index, hri_usbendpoint_epintflag_reg_t mask)
{
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    1c68:	0163      	lsls	r3, r4, #5
    1c6a:	4958      	ldr	r1, [pc, #352]	; (1dcc <_usb_d_dev_in_next+0x1a8>)
    1c6c:	468c      	mov	ip, r1
    1c6e:	4463      	add	r3, ip
    1c70:	2102      	movs	r1, #2
    1c72:	71d9      	strb	r1, [r3, #7]
		_usbd_ep_ack_io_cpt(epn, 1);
	}

	ept->trans_count += trans_count;
    1c74:	68ab      	ldr	r3, [r5, #8]
    1c76:	18d1      	adds	r1, r2, r3
    1c78:	60a9      	str	r1, [r5, #8]
	/* Send more data. */
	if (ept->trans_count < ept->trans_size) {
    1c7a:	686b      	ldr	r3, [r5, #4]
    1c7c:	4299      	cmp	r1, r3
    1c7e:	d233      	bcs.n	1ce8 <_usb_d_dev_in_next+0xc4>
		trans_next = ept->trans_size - ept->trans_count;
    1c80:	1a5b      	subs	r3, r3, r1
    1c82:	b29b      	uxth	r3, r3
		if (ept->flags.bits.use_cache) {
    1c84:	7cea      	ldrb	r2, [r5, #19]
    1c86:	0692      	lsls	r2, r2, #26
    1c88:	d512      	bpl.n	1cb0 <_usb_d_dev_in_next+0x8c>
			if (trans_next > ept->size) {
    1c8a:	8a2a      	ldrh	r2, [r5, #16]
    1c8c:	1c1e      	adds	r6, r3, #0
    1c8e:	4293      	cmp	r3, r2
    1c90:	d900      	bls.n	1c94 <_usb_d_dev_in_next+0x70>
    1c92:	1c16      	adds	r6, r2, #0
    1c94:	b2b6      	uxth	r6, r6
				trans_next = ept->size;
			}
			memcpy(ept->cache, &ept->trans_buf[ept->trans_count], trans_next);
    1c96:	682b      	ldr	r3, [r5, #0]
    1c98:	469c      	mov	ip, r3
    1c9a:	4461      	add	r1, ip
    1c9c:	68e8      	ldr	r0, [r5, #12]
    1c9e:	1c32      	adds	r2, r6, #0
    1ca0:	4b4b      	ldr	r3, [pc, #300]	; (1dd0 <_usb_d_dev_in_next+0x1ac>)
    1ca2:	4798      	blx	r3
			_usbd_ep_set_buf(epn, 1, (uint32_t)ept->cache);
    1ca4:	68ea      	ldr	r2, [r5, #12]
 */
static inline void _usbd_ep_set_buf(uint8_t epn, uint8_t bank_n,
		uint32_t addr)
{
	UsbDeviceDescBank *bank = &prvt_inst.desc_table[epn].DeviceDescBank[bank_n];
	bank->ADDR.reg = addr;
    1ca6:	0163      	lsls	r3, r4, #5
    1ca8:	4946      	ldr	r1, [pc, #280]	; (1dc4 <_usb_d_dev_in_next+0x1a0>)
    1caa:	18cb      	adds	r3, r1, r3
    1cac:	611a      	str	r2, [r3, #16]
    1cae:	e00d      	b.n	1ccc <_usb_d_dev_in_next+0xa8>
    1cb0:	1c1e      	adds	r6, r3, #0
    1cb2:	2280      	movs	r2, #128	; 0x80
    1cb4:	0192      	lsls	r2, r2, #6
    1cb6:	4293      	cmp	r3, r2
    1cb8:	d901      	bls.n	1cbe <_usb_d_dev_in_next+0x9a>
    1cba:	4b46      	ldr	r3, [pc, #280]	; (1dd4 <_usb_d_dev_in_next+0x1b0>)
    1cbc:	881e      	ldrh	r6, [r3, #0]
    1cbe:	b2b6      	uxth	r6, r6
		} else {
			if (trans_next > USB_D_DEV_TRANS_MAX) {
				trans_next = USB_D_DEV_TRANS_MAX;
			}
			_usbd_ep_set_buf(epn, 1,
					(uint32_t)&ept->trans_buf[ept->trans_count]);
    1cc0:	682b      	ldr	r3, [r5, #0]
    1cc2:	1859      	adds	r1, r3, r1
 */
static inline void _usbd_ep_set_buf(uint8_t epn, uint8_t bank_n,
		uint32_t addr)
{
	UsbDeviceDescBank *bank = &prvt_inst.desc_table[epn].DeviceDescBank[bank_n];
	bank->ADDR.reg = addr;
    1cc4:	0163      	lsls	r3, r4, #5
    1cc6:	4a3f      	ldr	r2, [pc, #252]	; (1dc4 <_usb_d_dev_in_next+0x1a0>)
    1cc8:	18d3      	adds	r3, r2, r3
    1cca:	6119      	str	r1, [r3, #16]
 */
static inline void _usbd_ep_set_in_size(uint8_t epn, uint8_t bank_n,
		uint8_t size)
{
	UsbDeviceDescBank *bank = &prvt_inst.desc_table[epn].DeviceDescBank[bank_n];
	bank->PCKSIZE.bit.BYTE_COUNT = size;
    1ccc:	0162      	lsls	r2, r4, #5
    1cce:	4b3d      	ldr	r3, [pc, #244]	; (1dc4 <_usb_d_dev_in_next+0x1a0>)
    1cd0:	189b      	adds	r3, r3, r2
    1cd2:	b2f2      	uxtb	r2, r6
    1cd4:	695e      	ldr	r6, [r3, #20]
    1cd6:	0bb6      	lsrs	r6, r6, #14
    1cd8:	03b6      	lsls	r6, r6, #14
    1cda:	4316      	orrs	r6, r2
    1cdc:	615e      	str	r6, [r3, #20]
 */
static inline void _usbd_ep_set_in_count(uint8_t epn, uint8_t bank_n,
		uint8_t count)
{
	UsbDeviceDescBank *bank = &prvt_inst.desc_table[epn].DeviceDescBank[bank_n];
	bank->PCKSIZE.bit.MULTI_PACKET_SIZE = count;
    1cde:	6959      	ldr	r1, [r3, #20]
    1ce0:	4a3d      	ldr	r2, [pc, #244]	; (1dd8 <_usb_d_dev_in_next+0x1b4>)
    1ce2:	400a      	ands	r2, r1
    1ce4:	615a      	str	r2, [r3, #20]
    1ce6:	e03b      	b.n	1d60 <_usb_d_dev_in_next+0x13c>
			_usbd_ep_set_buf(epn, 1,
					(uint32_t)&ept->trans_buf[ept->trans_count]);
		}
		_usbd_ep_set_in_trans(epn, 1, trans_next, 0);
		goto _in_tx_exec;
	} else if (ept->flags.bits.need_zlp) {
    1ce8:	7ceb      	ldrb	r3, [r5, #19]
    1cea:	06db      	lsls	r3, r3, #27
    1cec:	d50f      	bpl.n	1d0e <_usb_d_dev_in_next+0xea>
		ept->flags.bits.need_zlp = 0;
    1cee:	7ceb      	ldrb	r3, [r5, #19]
    1cf0:	2210      	movs	r2, #16
    1cf2:	4393      	bics	r3, r2
    1cf4:	74eb      	strb	r3, [r5, #19]
 */
static inline void _usbd_ep_set_in_size(uint8_t epn, uint8_t bank_n,
		uint8_t size)
{
	UsbDeviceDescBank *bank = &prvt_inst.desc_table[epn].DeviceDescBank[bank_n];
	bank->PCKSIZE.bit.BYTE_COUNT = size;
    1cf6:	0162      	lsls	r2, r4, #5
    1cf8:	4b32      	ldr	r3, [pc, #200]	; (1dc4 <_usb_d_dev_in_next+0x1a0>)
    1cfa:	189b      	adds	r3, r3, r2
    1cfc:	695a      	ldr	r2, [r3, #20]
    1cfe:	0b92      	lsrs	r2, r2, #14
    1d00:	0392      	lsls	r2, r2, #14
    1d02:	615a      	str	r2, [r3, #20]
 */
static inline void _usbd_ep_set_in_count(uint8_t epn, uint8_t bank_n,
		uint8_t count)
{
	UsbDeviceDescBank *bank = &prvt_inst.desc_table[epn].DeviceDescBank[bank_n];
	bank->PCKSIZE.bit.MULTI_PACKET_SIZE = count;
    1d04:	6959      	ldr	r1, [r3, #20]
    1d06:	4a34      	ldr	r2, [pc, #208]	; (1dd8 <_usb_d_dev_in_next+0x1b4>)
    1d08:	400a      	ands	r2, r1
    1d0a:	615a      	str	r2, [r3, #20]
    1d0c:	e028      	b.n	1d60 <_usb_d_dev_in_next+0x13c>
		ept->flags.bits.need_zlp = 0;
		_usbd_ep_set_in_trans(epn, 1, 0, 0);
		goto _in_tx_exec;
	}
	/* Complete. */
	if (is_ctrl) {
    1d0e:	4643      	mov	r3, r8
    1d10:	2b00      	cmp	r3, #0
    1d12:	d006      	beq.n	1d22 <_usb_d_dev_in_next+0xfe>
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENSET.reg = data;
}

static inline void hri_usbendpoint_clear_EPINTEN_reg(const void *const hw, uint8_t submodule_index, hri_usbendpoint_epinten_reg_t mask)
{
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = mask;
    1d14:	0164      	lsls	r4, r4, #5
    1d16:	4b31      	ldr	r3, [pc, #196]	; (1ddc <_usb_d_dev_in_next+0x1b8>)
    1d18:	469c      	mov	ip, r3
    1d1a:	4464      	add	r4, ip
    1d1c:	234b      	movs	r3, #75	; 0x4b
    1d1e:	7023      	strb	r3, [r4, #0]
    1d20:	e005      	b.n	1d2e <_usb_d_dev_in_next+0x10a>
    1d22:	0164      	lsls	r4, r4, #5
    1d24:	4b2d      	ldr	r3, [pc, #180]	; (1ddc <_usb_d_dev_in_next+0x1b8>)
    1d26:	469c      	mov	ip, r3
    1d28:	4464      	add	r4, ip
    1d2a:	234a      	movs	r3, #74	; 0x4a
    1d2c:	7023      	strb	r3, [r4, #0]
	} else {
		hri_usbendpoint_clear_EPINTEN_reg(hw, epn, USB_D_BANK1_INT_FLAGS);
	}

	/* No ping-pong, so ask more data without background transfer. */
	if (last_pkt == ept->size) {
    1d2e:	8a29      	ldrh	r1, [r5, #16]
    1d30:	1c13      	adds	r3, r2, #0
    1d32:	4003      	ands	r3, r0
    1d34:	4299      	cmp	r1, r3
    1d36:	d10e      	bne.n	1d56 <_usb_d_dev_in_next+0x132>
		ept->flags.bits.is_busy = 0;
    1d38:	7ceb      	ldrb	r3, [r5, #19]
    1d3a:	2240      	movs	r2, #64	; 0x40
    1d3c:	4393      	bics	r3, r2
    1d3e:	74eb      	strb	r3, [r5, #19]
		if (dev_inst.ep_callbacks.more(ept->ep, ept->trans_count)) {
    1d40:	7ca8      	ldrb	r0, [r5, #18]
    1d42:	4b20      	ldr	r3, [pc, #128]	; (1dc4 <_usb_d_dev_in_next+0x1a0>)
    1d44:	6f5b      	ldr	r3, [r3, #116]	; 0x74
    1d46:	68a9      	ldr	r1, [r5, #8]
    1d48:	4798      	blx	r3
    1d4a:	2800      	cmp	r0, #0
    1d4c:	d136      	bne.n	1dbc <_usb_d_dev_in_next+0x198>
			/* More data added. */
			return;
		}
		ept->flags.bits.is_busy = 1;
    1d4e:	7cea      	ldrb	r2, [r5, #19]
    1d50:	2340      	movs	r3, #64	; 0x40
    1d52:	4313      	orrs	r3, r2
    1d54:	74eb      	strb	r3, [r5, #19]
	}
	/* Finish normally. */
	_usb_d_dev_trans_done(ept, USB_TRANS_DONE);
    1d56:	1c28      	adds	r0, r5, #0
    1d58:	2100      	movs	r1, #0
    1d5a:	4b21      	ldr	r3, [pc, #132]	; (1de0 <_usb_d_dev_in_next+0x1bc>)
    1d5c:	4798      	blx	r3
	return;
    1d5e:	e02d      	b.n	1dbc <_usb_d_dev_in_next+0x198>

_in_tx_exec:
	if (!isr) {
    1d60:	2f00      	cmp	r7, #0
    1d62:	d109      	bne.n	1d78 <_usb_d_dev_in_next+0x154>
			/* Control endpoint: SETUP or OUT will abort IN transaction.
			 * SETUP: terminate the IN without any notification. Trigger
			 *        SETUP callback.
			 * OUT NAK: terminate IN.
			 */
			inten = USB_D_BANK1_INT_FLAGS | USB_DEVICE_EPINTFLAG_TRFAIL0;
    1d64:	224e      	movs	r2, #78	; 0x4e
	_usb_d_dev_trans_done(ept, USB_TRANS_DONE);
	return;

_in_tx_exec:
	if (!isr) {
		if (is_ctrl) {
    1d66:	4643      	mov	r3, r8
    1d68:	2b00      	cmp	r3, #0
    1d6a:	d100      	bne.n	1d6e <_usb_d_dev_in_next+0x14a>
			 * OUT NAK: terminate IN.
			 */
			inten = USB_D_BANK1_INT_FLAGS | USB_DEVICE_EPINTFLAG_TRFAIL0;
		} else {
			/* Initialize normal IN transaction. */
			inten = USB_D_BANK1_INT_FLAGS;
    1d6c:	3a04      	subs	r2, #4
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = USB_DEVICE_EPINTENCLR_STALL1;
}

static inline void hri_usbendpoint_set_EPINTEN_reg(const void *const hw, uint8_t submodule_index, hri_usbendpoint_epinten_reg_t mask)
{
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENSET.reg = mask;
    1d6e:	0163      	lsls	r3, r4, #5
    1d70:	491a      	ldr	r1, [pc, #104]	; (1ddc <_usb_d_dev_in_next+0x1b8>)
    1d72:	468c      	mov	ip, r1
    1d74:	4463      	add	r3, ip
    1d76:	705a      	strb	r2, [r3, #1]
	return ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUS.reg & mask;
}

static inline void hri_usbendpoint_set_EPSTATUS_reg(const void *const hw, uint8_t submodule_index, hri_usbendpoint_epstatus_reg_t mask)
{
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSSET.reg = mask;
    1d78:	0164      	lsls	r4, r4, #5
    1d7a:	4b14      	ldr	r3, [pc, #80]	; (1dcc <_usb_d_dev_in_next+0x1a8>)
    1d7c:	469c      	mov	ip, r3
    1d7e:	4464      	add	r4, ip
    1d80:	2380      	movs	r3, #128	; 0x80
    1d82:	7163      	strb	r3, [r4, #5]
    1d84:	e01a      	b.n	1dbc <_usb_d_dev_in_next+0x198>
	uint16_t trans_count = isr ? bank[1].PCKSIZE.bit.BYTE_COUNT : 0;
	uint16_t trans_next;
	uint16_t last_pkt = trans_count & ((ept->size == 1023) ?
			ept->size : (ept->size - 1));
	uint8_t inten = 0;
	bool is_ctrl = _usb_d_dev_ep_is_ctrl(ept);
    1d86:	7cc1      	ldrb	r1, [r0, #19]
    1d88:	2307      	movs	r3, #7
    1d8a:	400b      	ands	r3, r1
    1d8c:	3b01      	subs	r3, #1
    1d8e:	4258      	negs	r0, r3
    1d90:	4158      	adcs	r0, r3
    1d92:	b2c3      	uxtb	r3, r0
    1d94:	4698      	mov	r8, r3
	Usb *hw = USB;
	uint8_t epn = USB_EP_GET_N(ept->ep);
	UsbDeviceDescBank *bank = &prvt_inst.desc_table[epn].DeviceDescBank[0];
	uint16_t trans_count = isr ? bank[1].PCKSIZE.bit.BYTE_COUNT : 0;
	uint16_t trans_next;
	uint16_t last_pkt = trans_count & ((ept->size == 1023) ?
    1d96:	480c      	ldr	r0, [pc, #48]	; (1dc8 <_usb_d_dev_in_next+0x1a4>)
    1d98:	e766      	b.n	1c68 <_usb_d_dev_in_next+0x44>
			ept->size : (ept->size - 1));
	uint8_t inten = 0;
	bool is_ctrl = _usb_d_dev_ep_is_ctrl(ept);
    1d9a:	7cea      	ldrb	r2, [r5, #19]
    1d9c:	2307      	movs	r3, #7
    1d9e:	4013      	ands	r3, r2
    1da0:	3b01      	subs	r3, #1
    1da2:	4259      	negs	r1, r3
    1da4:	4159      	adcs	r1, r3
    1da6:	b2cb      	uxtb	r3, r1
    1da8:	4698      	mov	r8, r3
	Usb *hw = USB;
	uint8_t epn = USB_EP_GET_N(ept->ep);
	UsbDeviceDescBank *bank = &prvt_inst.desc_table[epn].DeviceDescBank[0];
	uint16_t trans_count = isr ? bank[1].PCKSIZE.bit.BYTE_COUNT : 0;
	uint16_t trans_next;
	uint16_t last_pkt = trans_count & ((ept->size == 1023) ?
    1daa:	4807      	ldr	r0, [pc, #28]	; (1dc8 <_usb_d_dev_in_next+0x1a4>)
static void _usb_d_dev_in_next(struct _usb_d_dev_ep *ept, bool isr)
{
	Usb *hw = USB;
	uint8_t epn = USB_EP_GET_N(ept->ep);
	UsbDeviceDescBank *bank = &prvt_inst.desc_table[epn].DeviceDescBank[0];
	uint16_t trans_count = isr ? bank[1].PCKSIZE.bit.BYTE_COUNT : 0;
    1dac:	2200      	movs	r2, #0
    1dae:	e761      	b.n	1c74 <_usb_d_dev_in_next+0x50>
	uint16_t trans_next;
	uint16_t last_pkt = trans_count & ((ept->size == 1023) ?
    1db0:	8a03      	ldrh	r3, [r0, #16]
    1db2:	4a05      	ldr	r2, [pc, #20]	; (1dc8 <_usb_d_dev_in_next+0x1a4>)
    1db4:	4293      	cmp	r3, r2
    1db6:	d0f0      	beq.n	1d9a <_usb_d_dev_in_next+0x176>
static void _usb_d_dev_in_next(struct _usb_d_dev_ep *ept, bool isr)
{
	Usb *hw = USB;
	uint8_t epn = USB_EP_GET_N(ept->ep);
	UsbDeviceDescBank *bank = &prvt_inst.desc_table[epn].DeviceDescBank[0];
	uint16_t trans_count = isr ? bank[1].PCKSIZE.bit.BYTE_COUNT : 0;
    1db8:	2200      	movs	r2, #0
    1dba:	e749      	b.n	1c50 <_usb_d_dev_in_next+0x2c>
			inten = USB_D_BANK1_INT_FLAGS;
		}
		hri_usbendpoint_set_EPINTEN_reg(hw, epn, inten);
	}
	_usbd_ep_set_in_rdy(epn, 1, true);
}
    1dbc:	bc04      	pop	{r2}
    1dbe:	4690      	mov	r8, r2
    1dc0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1dc2:	46c0      	nop			; (mov r8, r8)
    1dc4:	2000008c 	.word	0x2000008c
    1dc8:	000003ff 	.word	0x000003ff
    1dcc:	41005100 	.word	0x41005100
    1dd0:	000031e5 	.word	0x000031e5
    1dd4:	000033d6 	.word	0x000033d6
    1dd8:	f0003fff 	.word	0xf0003fff
    1ddc:	41005108 	.word	0x41005108
    1de0:	00001a45 	.word	0x00001a45

00001de4 <_usb_d_dev_out_next>:
 * \brief Prepare next OUT transactions
 * \param[in] ept Pointer to endpoint information.
 * \param[in] isr Invoked from ISR.
 */
static void _usb_d_dev_out_next(struct _usb_d_dev_ep *ept, bool isr)
{
    1de4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1de6:	465f      	mov	r7, fp
    1de8:	4656      	mov	r6, sl
    1dea:	464d      	mov	r5, r9
    1dec:	4644      	mov	r4, r8
    1dee:	b4f0      	push	{r4, r5, r6, r7}
    1df0:	1c04      	adds	r4, r0, #0
    1df2:	4689      	mov	r9, r1
	Usb *hw = USB;
	uint8_t epn = USB_EP_GET_N(ept->ep);
    1df4:	7c83      	ldrb	r3, [r0, #18]
	UsbDeviceDescBank *bank = &prvt_inst.desc_table[epn].DeviceDescBank[0];
    1df6:	250f      	movs	r5, #15
    1df8:	401d      	ands	r5, r3
	uint16_t trans_size = isr ? bank->PCKSIZE.bit.MULTI_PACKET_SIZE : 0;
    1dfa:	2900      	cmp	r1, #0
    1dfc:	d00f      	beq.n	1e1e <_usb_d_dev_out_next+0x3a>
    1dfe:	016b      	lsls	r3, r5, #5
    1e00:	4a80      	ldr	r2, [pc, #512]	; (2004 <STACK_SIZE+0x4>)
    1e02:	18d3      	adds	r3, r2, r3
    1e04:	685a      	ldr	r2, [r3, #4]
    1e06:	0112      	lsls	r2, r2, #4
    1e08:	0c92      	lsrs	r2, r2, #18
    1e0a:	4692      	mov	sl, r2
	uint16_t last_trans = isr ? bank->PCKSIZE.bit.BYTE_COUNT : 0;
    1e0c:	685b      	ldr	r3, [r3, #4]
    1e0e:	049b      	lsls	r3, r3, #18
    1e10:	0c9b      	lsrs	r3, r3, #18
    1e12:	469b      	mov	fp, r3
	uint16_t size_mask = (ept->size == 1023) ? 1023 : (ept->size - 1);
    1e14:	8a07      	ldrh	r7, [r0, #16]
    1e16:	4a7c      	ldr	r2, [pc, #496]	; (2008 <STACK_SIZE+0x8>)
    1e18:	4297      	cmp	r7, r2
    1e1a:	d108      	bne.n	1e2e <_usb_d_dev_out_next+0x4a>
    1e1c:	e0c2      	b.n	1fa4 <_usb_d_dev_out_next+0x1c0>
    1e1e:	8a07      	ldrh	r7, [r0, #16]
    1e20:	4b79      	ldr	r3, [pc, #484]	; (2008 <STACK_SIZE+0x8>)
    1e22:	429f      	cmp	r7, r3
    1e24:	d100      	bne.n	1e28 <_usb_d_dev_out_next+0x44>
    1e26:	e0d1      	b.n	1fcc <_usb_d_dev_out_next+0x1e8>
{
	Usb *hw = USB;
	uint8_t epn = USB_EP_GET_N(ept->ep);
	UsbDeviceDescBank *bank = &prvt_inst.desc_table[epn].DeviceDescBank[0];
	uint16_t trans_size = isr ? bank->PCKSIZE.bit.MULTI_PACKET_SIZE : 0;
	uint16_t last_trans = isr ? bank->PCKSIZE.bit.BYTE_COUNT : 0;
    1e28:	2300      	movs	r3, #0
    1e2a:	469b      	mov	fp, r3
static void _usb_d_dev_out_next(struct _usb_d_dev_ep *ept, bool isr)
{
	Usb *hw = USB;
	uint8_t epn = USB_EP_GET_N(ept->ep);
	UsbDeviceDescBank *bank = &prvt_inst.desc_table[epn].DeviceDescBank[0];
	uint16_t trans_size = isr ? bank->PCKSIZE.bit.MULTI_PACKET_SIZE : 0;
    1e2c:	469a      	mov	sl, r3
	uint16_t last_trans = isr ? bank->PCKSIZE.bit.BYTE_COUNT : 0;
	uint16_t size_mask = (ept->size == 1023) ? 1023 : (ept->size - 1);
    1e2e:	3f01      	subs	r7, #1
    1e30:	b2bf      	uxth	r7, r7
	uint16_t last_pkt = last_trans & size_mask;
    1e32:	465b      	mov	r3, fp
    1e34:	403b      	ands	r3, r7
    1e36:	4698      	mov	r8, r3
	uint16_t trans_next;
	uint8_t inten;
	bool is_ctrl = _usb_d_dev_ep_is_ctrl(ept);
    1e38:	7ce3      	ldrb	r3, [r4, #19]
    1e3a:	2607      	movs	r6, #7
    1e3c:	401e      	ands	r6, r3
    1e3e:	3e01      	subs	r6, #1
    1e40:	4272      	negs	r2, r6
    1e42:	4172      	adcs	r2, r6
    1e44:	b2d6      	uxtb	r6, r2

	if (isr) {
    1e46:	464b      	mov	r3, r9
    1e48:	2b00      	cmp	r3, #0
    1e4a:	d005      	beq.n	1e58 <_usb_d_dev_out_next+0x74>
	return ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg;
}

static inline void hri_usbendpoint_clear_EPINTFLAG_reg(const void *const hw, uint8_t submodule_index, hri_usbendpoint_epintflag_reg_t mask)
{
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    1e4c:	016b      	lsls	r3, r5, #5
    1e4e:	4a6f      	ldr	r2, [pc, #444]	; (200c <STACK_SIZE+0xc>)
    1e50:	4694      	mov	ip, r2
    1e52:	4463      	add	r3, ip
    1e54:	2201      	movs	r2, #1
    1e56:	71da      	strb	r2, [r3, #7]
		_usbd_ep_ack_io_cpt(epn, 0);
	}

	/* If cache is used, copy data to buffer. */
	if (ept->flags.bits.use_cache && ept->trans_size) {
    1e58:	7ce3      	ldrb	r3, [r4, #19]
    1e5a:	069b      	lsls	r3, r3, #26
    1e5c:	d50f      	bpl.n	1e7e <_usb_d_dev_out_next+0x9a>
    1e5e:	6863      	ldr	r3, [r4, #4]
    1e60:	2b00      	cmp	r3, #0
    1e62:	d00f      	beq.n	1e84 <_usb_d_dev_out_next+0xa0>
		uint16_t buf_remain = ept->trans_size - ept->trans_count;
    1e64:	68a2      	ldr	r2, [r4, #8]
		memcpy(&ept->trans_buf[ept->trans_count], ept->cache,
    1e66:	6821      	ldr	r1, [r4, #0]
    1e68:	1888      	adds	r0, r1, r2
		_usbd_ep_ack_io_cpt(epn, 0);
	}

	/* If cache is used, copy data to buffer. */
	if (ept->flags.bits.use_cache && ept->trans_size) {
		uint16_t buf_remain = ept->trans_size - ept->trans_count;
    1e6a:	1a9b      	subs	r3, r3, r2
		memcpy(&ept->trans_buf[ept->trans_count], ept->cache,
				(buf_remain > last_pkt) ? last_pkt : buf_remain);
    1e6c:	4642      	mov	r2, r8
    1e6e:	b299      	uxth	r1, r3
    1e70:	4588      	cmp	r8, r1
    1e72:	d900      	bls.n	1e76 <_usb_d_dev_out_next+0x92>
    1e74:	1c1a      	adds	r2, r3, #0
	}

	/* If cache is used, copy data to buffer. */
	if (ept->flags.bits.use_cache && ept->trans_size) {
		uint16_t buf_remain = ept->trans_size - ept->trans_count;
		memcpy(&ept->trans_buf[ept->trans_count], ept->cache,
    1e76:	b292      	uxth	r2, r2
    1e78:	68e1      	ldr	r1, [r4, #12]
    1e7a:	4b65      	ldr	r3, [pc, #404]	; (2010 <STACK_SIZE+0x10>)
    1e7c:	4798      	blx	r3
				(buf_remain > last_pkt) ? last_pkt : buf_remain);
	}

	/* Force wait ZLP */
	if (ept->trans_size == 0 && ept->flags.bits.need_zlp) {
    1e7e:	6862      	ldr	r2, [r4, #4]
    1e80:	2a00      	cmp	r2, #0
    1e82:	d11a      	bne.n	1eba <_usb_d_dev_out_next+0xd6>
    1e84:	7ce3      	ldrb	r3, [r4, #19]
    1e86:	06db      	lsls	r3, r3, #27
    1e88:	d400      	bmi.n	1e8c <_usb_d_dev_out_next+0xa8>
    1e8a:	e09b      	b.n	1fc4 <_usb_d_dev_out_next+0x1e0>
		ept->flags.bits.need_zlp = 0;
    1e8c:	7ce3      	ldrb	r3, [r4, #19]
		ept->flags.bits.use_cache = 1;
    1e8e:	2210      	movs	r2, #16
    1e90:	4393      	bics	r3, r2
    1e92:	2220      	movs	r2, #32
    1e94:	4313      	orrs	r3, r2
    1e96:	74e3      	strb	r3, [r4, #19]
 */
static inline void _usbd_ep_set_buf(uint8_t epn, uint8_t bank_n,
		uint32_t addr)
{
	UsbDeviceDescBank *bank = &prvt_inst.desc_table[epn].DeviceDescBank[bank_n];
	bank->ADDR.reg = addr;
    1e98:	4a5a      	ldr	r2, [pc, #360]	; (2004 <STACK_SIZE+0x4>)
    1e9a:	016b      	lsls	r3, r5, #5
    1e9c:	68e1      	ldr	r1, [r4, #12]
    1e9e:	5099      	str	r1, [r3, r2]
 */
static inline void _usbd_ep_set_out_size(uint8_t epn, uint8_t bank_n,
		uint8_t size)
{
	UsbDeviceDescBank *bank = &prvt_inst.desc_table[epn].DeviceDescBank[bank_n];
	bank->PCKSIZE.bit.MULTI_PACKET_SIZE = size;
    1ea0:	18d3      	adds	r3, r2, r3
    1ea2:	7c22      	ldrb	r2, [r4, #16]
    1ea4:	0391      	lsls	r1, r2, #14
    1ea6:	6858      	ldr	r0, [r3, #4]
    1ea8:	4a5a      	ldr	r2, [pc, #360]	; (2014 <STACK_SIZE+0x14>)
    1eaa:	4002      	ands	r2, r0
    1eac:	430a      	orrs	r2, r1
    1eae:	605a      	str	r2, [r3, #4]
 */
static inline void _usbd_ep_set_out_count(uint8_t epn, uint8_t bank_n,
		uint8_t count)
{
	UsbDeviceDescBank *bank = &prvt_inst.desc_table[epn].DeviceDescBank[bank_n];
	bank->PCKSIZE.bit.BYTE_COUNT = count;
    1eb0:	685a      	ldr	r2, [r3, #4]
    1eb2:	0b92      	lsrs	r2, r2, #14
    1eb4:	0392      	lsls	r2, r2, #14
    1eb6:	605a      	str	r2, [r3, #4]
    1eb8:	e05c      	b.n	1f74 <_usb_d_dev_out_next+0x190>
		ept->flags.bits.need_zlp = 0;
		ept->flags.bits.use_cache = 1;
		_usbd_ep_set_buf(epn, 0, (uint32_t)ept->cache);
		_usbd_ep_set_out_trans(epn, 0, ept->size, 0);
		goto _out_rx_exec;
	} else if (isr && last_pkt < ept->size) {
    1eba:	464b      	mov	r3, r9
    1ebc:	2b00      	cmp	r3, #0
    1ebe:	d00a      	beq.n	1ed6 <_usb_d_dev_out_next+0xf2>
    1ec0:	8a23      	ldrh	r3, [r4, #16]
    1ec2:	4543      	cmp	r3, r8
    1ec4:	d907      	bls.n	1ed6 <_usb_d_dev_out_next+0xf2>
		/* Short packet. */
		ept->flags.bits.need_zlp = 0;
    1ec6:	7ce3      	ldrb	r3, [r4, #19]
    1ec8:	2210      	movs	r2, #16
    1eca:	4393      	bics	r3, r2
    1ecc:	74e3      	strb	r3, [r4, #19]
		ept->trans_count += last_trans;
    1ece:	68a3      	ldr	r3, [r4, #8]
    1ed0:	445b      	add	r3, fp
    1ed2:	60a3      	str	r3, [r4, #8]
    1ed4:	e03a      	b.n	1f4c <_usb_d_dev_out_next+0x168>
	} else {
		/* Full packets. */
		ept->trans_count += trans_size;
    1ed6:	68a3      	ldr	r3, [r4, #8]
    1ed8:	4453      	add	r3, sl
    1eda:	60a3      	str	r3, [r4, #8]

		/* Wait more data */
		if (ept->trans_count < ept->trans_size) {
    1edc:	429a      	cmp	r2, r3
    1ede:	d935      	bls.n	1f4c <_usb_d_dev_out_next+0x168>
			/* Continue OUT */
			trans_next = ept->trans_size - ept->trans_count;
    1ee0:	1ad2      	subs	r2, r2, r3
    1ee2:	b292      	uxth	r2, r2
			if (ept->flags.bits.use_cache) {
    1ee4:	7ce1      	ldrb	r1, [r4, #19]
    1ee6:	0689      	lsls	r1, r1, #26
    1ee8:	d50a      	bpl.n	1f00 <_usb_d_dev_out_next+0x11c>
				/* Expect single packet each time. */
				if (trans_next > ept->size) {
    1eea:	8a21      	ldrh	r1, [r4, #16]
    1eec:	1c13      	adds	r3, r2, #0
    1eee:	428a      	cmp	r2, r1
    1ef0:	d900      	bls.n	1ef4 <_usb_d_dev_out_next+0x110>
    1ef2:	1c0b      	adds	r3, r1, #0
    1ef4:	b29a      	uxth	r2, r3
					trans_next = ept->size;
				}
				_usbd_ep_set_buf(epn, 0, (uint32_t)ept->cache);
    1ef6:	68e0      	ldr	r0, [r4, #12]
 */
static inline void _usbd_ep_set_buf(uint8_t epn, uint8_t bank_n,
		uint32_t addr)
{
	UsbDeviceDescBank *bank = &prvt_inst.desc_table[epn].DeviceDescBank[bank_n];
	bank->ADDR.reg = addr;
    1ef8:	016b      	lsls	r3, r5, #5
    1efa:	4942      	ldr	r1, [pc, #264]	; (2004 <STACK_SIZE+0x4>)
    1efc:	5058      	str	r0, [r3, r1]
    1efe:	e016      	b.n	1f2e <_usb_d_dev_out_next+0x14a>
					trans_next = ept->size;
				}
				_usbd_ep_set_buf(epn, 0, (uint32_t)ept->cache);
			} else {
				/* Multiple packets each time. */
				if (trans_next > ept->size) {
    1f00:	8a21      	ldrh	r1, [r4, #16]
    1f02:	428a      	cmp	r2, r1
    1f04:	d905      	bls.n	1f12 <_usb_d_dev_out_next+0x12e>
					if (trans_next > USB_D_DEV_TRANS_MAX) {
    1f06:	2180      	movs	r1, #128	; 0x80
    1f08:	0189      	lsls	r1, r1, #6
    1f0a:	428a      	cmp	r2, r1
    1f0c:	d808      	bhi.n	1f20 <_usb_d_dev_out_next+0x13c>
						trans_next = USB_D_DEV_TRANS_MAX;
					} else {
						/* Must expect multiple of ep size. */
						trans_next -= trans_next & size_mask;
    1f0e:	43ba      	bics	r2, r7
    1f10:	e008      	b.n	1f24 <_usb_d_dev_out_next+0x140>
					}
				} else if (trans_next < ept->size) {
    1f12:	428a      	cmp	r2, r1
    1f14:	d206      	bcs.n	1f24 <_usb_d_dev_out_next+0x140>
					/* Last un-aligned packet should be cached. */
					ept->flags.bits.use_cache = 1;
    1f16:	7ce0      	ldrb	r0, [r4, #19]
    1f18:	2120      	movs	r1, #32
    1f1a:	4301      	orrs	r1, r0
    1f1c:	74e1      	strb	r1, [r4, #19]
    1f1e:	e001      	b.n	1f24 <_usb_d_dev_out_next+0x140>
				_usbd_ep_set_buf(epn, 0, (uint32_t)ept->cache);
			} else {
				/* Multiple packets each time. */
				if (trans_next > ept->size) {
					if (trans_next > USB_D_DEV_TRANS_MAX) {
						trans_next = USB_D_DEV_TRANS_MAX;
    1f20:	2280      	movs	r2, #128	; 0x80
    1f22:	0192      	lsls	r2, r2, #6
				} else if (trans_next < ept->size) {
					/* Last un-aligned packet should be cached. */
					ept->flags.bits.use_cache = 1;
				}
				_usbd_ep_set_buf(epn, 0,
						(uint32_t)&ept->trans_buf[ept->trans_count]);
    1f24:	6821      	ldr	r1, [r4, #0]
    1f26:	18cb      	adds	r3, r1, r3
 */
static inline void _usbd_ep_set_buf(uint8_t epn, uint8_t bank_n,
		uint32_t addr)
{
	UsbDeviceDescBank *bank = &prvt_inst.desc_table[epn].DeviceDescBank[bank_n];
	bank->ADDR.reg = addr;
    1f28:	0169      	lsls	r1, r5, #5
    1f2a:	4836      	ldr	r0, [pc, #216]	; (2004 <STACK_SIZE+0x4>)
    1f2c:	500b      	str	r3, [r1, r0]
 */
static inline void _usbd_ep_set_out_size(uint8_t epn, uint8_t bank_n,
		uint8_t size)
{
	UsbDeviceDescBank *bank = &prvt_inst.desc_table[epn].DeviceDescBank[bank_n];
	bank->PCKSIZE.bit.MULTI_PACKET_SIZE = size;
    1f2e:	0169      	lsls	r1, r5, #5
    1f30:	4b34      	ldr	r3, [pc, #208]	; (2004 <STACK_SIZE+0x4>)
    1f32:	1859      	adds	r1, r3, r1
    1f34:	b2d3      	uxtb	r3, r2
    1f36:	039a      	lsls	r2, r3, #14
    1f38:	6848      	ldr	r0, [r1, #4]
    1f3a:	4b36      	ldr	r3, [pc, #216]	; (2014 <STACK_SIZE+0x14>)
    1f3c:	4003      	ands	r3, r0
    1f3e:	4313      	orrs	r3, r2
    1f40:	604b      	str	r3, [r1, #4]
 */
static inline void _usbd_ep_set_out_count(uint8_t epn, uint8_t bank_n,
		uint8_t count)
{
	UsbDeviceDescBank *bank = &prvt_inst.desc_table[epn].DeviceDescBank[bank_n];
	bank->PCKSIZE.bit.BYTE_COUNT = count;
    1f42:	684b      	ldr	r3, [r1, #4]
    1f44:	0b9b      	lsrs	r3, r3, #14
    1f46:	039b      	lsls	r3, r3, #14
    1f48:	604b      	str	r3, [r1, #4]
    1f4a:	e013      	b.n	1f74 <_usb_d_dev_out_next+0x190>
			_usbd_ep_set_out_trans(epn, 0, trans_next, 0);
			goto _out_rx_exec;
		}
	}
	/* Finish normally. */
	if (is_ctrl) {
    1f4c:	2e00      	cmp	r6, #0
    1f4e:	d006      	beq.n	1f5e <_usb_d_dev_out_next+0x17a>
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENSET.reg = data;
}

static inline void hri_usbendpoint_clear_EPINTEN_reg(const void *const hw, uint8_t submodule_index, hri_usbendpoint_epinten_reg_t mask)
{
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = mask;
    1f50:	016d      	lsls	r5, r5, #5
    1f52:	4b31      	ldr	r3, [pc, #196]	; (2018 <STACK_SIZE+0x18>)
    1f54:	469c      	mov	ip, r3
    1f56:	4465      	add	r5, ip
    1f58:	232d      	movs	r3, #45	; 0x2d
    1f5a:	702b      	strb	r3, [r5, #0]
    1f5c:	e005      	b.n	1f6a <_usb_d_dev_out_next+0x186>
    1f5e:	016d      	lsls	r5, r5, #5
    1f60:	4b2d      	ldr	r3, [pc, #180]	; (2018 <STACK_SIZE+0x18>)
    1f62:	469c      	mov	ip, r3
    1f64:	4465      	add	r5, ip
    1f66:	2325      	movs	r3, #37	; 0x25
    1f68:	702b      	strb	r3, [r5, #0]
				USB_DEVICE_EPINTFLAG_TRFAIL1);
	} else {
		hri_usbendpoint_clear_EPINTEN_reg(hw, epn, USB_D_BANK0_INT_FLAGS);
	}

	_usb_d_dev_trans_done(ept, USB_TRANS_DONE);
    1f6a:	1c20      	adds	r0, r4, #0
    1f6c:	2100      	movs	r1, #0
    1f6e:	4b2b      	ldr	r3, [pc, #172]	; (201c <STACK_SIZE+0x1c>)
    1f70:	4798      	blx	r3
	return;
    1f72:	e041      	b.n	1ff8 <_usb_d_dev_out_next+0x214>

_out_rx_exec:
	if (!isr) {
    1f74:	464b      	mov	r3, r9
    1f76:	2b00      	cmp	r3, #0
    1f78:	d10d      	bne.n	1f96 <_usb_d_dev_out_next+0x1b2>
			_usbd_ep_clear_bank_status(epn, 1);
			/* Detect OUT, SETUP, NAK IN */
			inten = USB_D_BANK0_INT_FLAGS | USB_DEVICE_EPINTFLAG_TRFAIL1;
		} else {
			/* Initialize normal OUT transaction. */
			inten = USB_D_BANK0_INT_FLAGS;
    1f7a:	2225      	movs	r2, #37	; 0x25
	_usb_d_dev_trans_done(ept, USB_TRANS_DONE);
	return;

_out_rx_exec:
	if (!isr) {
		if (is_ctrl) {
    1f7c:	2e00      	cmp	r6, #0
    1f7e:	d005      	beq.n	1f8c <_usb_d_dev_out_next+0x1a8>
 * \param[in] bank_n Endpoint bank number.
 */
static inline void _usbd_ep_clear_bank_status(uint8_t epn, uint8_t bank_n)
{
	UsbDeviceDescBank *bank = &prvt_inst.desc_table[epn].DeviceDescBank[bank_n];
	bank->STATUS_BK.reg = 0;
    1f80:	016b      	lsls	r3, r5, #5
    1f82:	4a20      	ldr	r2, [pc, #128]	; (2004 <STACK_SIZE+0x4>)
    1f84:	18d3      	adds	r3, r2, r3
    1f86:	2200      	movs	r2, #0
    1f88:	769a      	strb	r2, [r3, #26]
			 *        Trigger SETUP notification.
			 * IN NAK: finish OUT normally. Notify data done.
			 */
			_usbd_ep_clear_bank_status(epn, 1);
			/* Detect OUT, SETUP, NAK IN */
			inten = USB_D_BANK0_INT_FLAGS | USB_DEVICE_EPINTFLAG_TRFAIL1;
    1f8a:	322d      	adds	r2, #45	; 0x2d
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = USB_DEVICE_EPINTENCLR_STALL1;
}

static inline void hri_usbendpoint_set_EPINTEN_reg(const void *const hw, uint8_t submodule_index, hri_usbendpoint_epinten_reg_t mask)
{
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENSET.reg = mask;
    1f8c:	016b      	lsls	r3, r5, #5
    1f8e:	4922      	ldr	r1, [pc, #136]	; (2018 <STACK_SIZE+0x18>)
    1f90:	468c      	mov	ip, r1
    1f92:	4463      	add	r3, ip
    1f94:	705a      	strb	r2, [r3, #1]
	USB_CRITICAL_SECTION_LEAVE();
}

static inline void hri_usbendpoint_clear_EPSTATUS_reg(const void *const hw, uint8_t submodule_index, hri_usbendpoint_epstatus_reg_t mask)
{
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSCLR.reg = mask;
    1f96:	016d      	lsls	r5, r5, #5
    1f98:	4b1c      	ldr	r3, [pc, #112]	; (200c <STACK_SIZE+0xc>)
    1f9a:	469c      	mov	ip, r3
    1f9c:	4465      	add	r5, ip
    1f9e:	2340      	movs	r3, #64	; 0x40
    1fa0:	712b      	strb	r3, [r5, #4]
    1fa2:	e029      	b.n	1ff8 <_usb_d_dev_out_next+0x214>
	uint8_t epn = USB_EP_GET_N(ept->ep);
	UsbDeviceDescBank *bank = &prvt_inst.desc_table[epn].DeviceDescBank[0];
	uint16_t trans_size = isr ? bank->PCKSIZE.bit.MULTI_PACKET_SIZE : 0;
	uint16_t last_trans = isr ? bank->PCKSIZE.bit.BYTE_COUNT : 0;
	uint16_t size_mask = (ept->size == 1023) ? 1023 : (ept->size - 1);
	uint16_t last_pkt = last_trans & size_mask;
    1fa4:	059b      	lsls	r3, r3, #22
    1fa6:	0d9b      	lsrs	r3, r3, #22
    1fa8:	4698      	mov	r8, r3
	uint16_t trans_next;
	uint8_t inten;
	bool is_ctrl = _usb_d_dev_ep_is_ctrl(ept);
    1faa:	7cc6      	ldrb	r6, [r0, #19]
    1fac:	2307      	movs	r3, #7
    1fae:	401e      	ands	r6, r3
    1fb0:	3e01      	subs	r6, #1
    1fb2:	4272      	negs	r2, r6
    1fb4:	4172      	adcs	r2, r6
    1fb6:	b2d6      	uxtb	r6, r2
	Usb *hw = USB;
	uint8_t epn = USB_EP_GET_N(ept->ep);
	UsbDeviceDescBank *bank = &prvt_inst.desc_table[epn].DeviceDescBank[0];
	uint16_t trans_size = isr ? bank->PCKSIZE.bit.MULTI_PACKET_SIZE : 0;
	uint16_t last_trans = isr ? bank->PCKSIZE.bit.BYTE_COUNT : 0;
	uint16_t size_mask = (ept->size == 1023) ? 1023 : (ept->size - 1);
    1fb8:	4f13      	ldr	r7, [pc, #76]	; (2008 <STACK_SIZE+0x8>)
    1fba:	e747      	b.n	1e4c <_usb_d_dev_out_next+0x68>
		/* Short packet. */
		ept->flags.bits.need_zlp = 0;
		ept->trans_count += last_trans;
	} else {
		/* Full packets. */
		ept->trans_count += trans_size;
    1fbc:	68a3      	ldr	r3, [r4, #8]
    1fbe:	4453      	add	r3, sl
    1fc0:	60a3      	str	r3, [r4, #8]
    1fc2:	e7c3      	b.n	1f4c <_usb_d_dev_out_next+0x168>
		ept->flags.bits.need_zlp = 0;
		ept->flags.bits.use_cache = 1;
		_usbd_ep_set_buf(epn, 0, (uint32_t)ept->cache);
		_usbd_ep_set_out_trans(epn, 0, ept->size, 0);
		goto _out_rx_exec;
	} else if (isr && last_pkt < ept->size) {
    1fc4:	464b      	mov	r3, r9
    1fc6:	2b00      	cmp	r3, #0
    1fc8:	d111      	bne.n	1fee <_usb_d_dev_out_next+0x20a>
    1fca:	e7f7      	b.n	1fbc <_usb_d_dev_out_next+0x1d8>
	uint16_t last_trans = isr ? bank->PCKSIZE.bit.BYTE_COUNT : 0;
	uint16_t size_mask = (ept->size == 1023) ? 1023 : (ept->size - 1);
	uint16_t last_pkt = last_trans & size_mask;
	uint16_t trans_next;
	uint8_t inten;
	bool is_ctrl = _usb_d_dev_ep_is_ctrl(ept);
    1fcc:	7cc3      	ldrb	r3, [r0, #19]
    1fce:	2607      	movs	r6, #7
    1fd0:	401e      	ands	r6, r3
    1fd2:	3e01      	subs	r6, #1
    1fd4:	4272      	negs	r2, r6
    1fd6:	4172      	adcs	r2, r6
    1fd8:	b2d6      	uxtb	r6, r2
	uint8_t epn = USB_EP_GET_N(ept->ep);
	UsbDeviceDescBank *bank = &prvt_inst.desc_table[epn].DeviceDescBank[0];
	uint16_t trans_size = isr ? bank->PCKSIZE.bit.MULTI_PACKET_SIZE : 0;
	uint16_t last_trans = isr ? bank->PCKSIZE.bit.BYTE_COUNT : 0;
	uint16_t size_mask = (ept->size == 1023) ? 1023 : (ept->size - 1);
	uint16_t last_pkt = last_trans & size_mask;
    1fda:	2300      	movs	r3, #0
    1fdc:	4698      	mov	r8, r3
	Usb *hw = USB;
	uint8_t epn = USB_EP_GET_N(ept->ep);
	UsbDeviceDescBank *bank = &prvt_inst.desc_table[epn].DeviceDescBank[0];
	uint16_t trans_size = isr ? bank->PCKSIZE.bit.MULTI_PACKET_SIZE : 0;
	uint16_t last_trans = isr ? bank->PCKSIZE.bit.BYTE_COUNT : 0;
	uint16_t size_mask = (ept->size == 1023) ? 1023 : (ept->size - 1);
    1fde:	4f0a      	ldr	r7, [pc, #40]	; (2008 <STACK_SIZE+0x8>)
{
	Usb *hw = USB;
	uint8_t epn = USB_EP_GET_N(ept->ep);
	UsbDeviceDescBank *bank = &prvt_inst.desc_table[epn].DeviceDescBank[0];
	uint16_t trans_size = isr ? bank->PCKSIZE.bit.MULTI_PACKET_SIZE : 0;
	uint16_t last_trans = isr ? bank->PCKSIZE.bit.BYTE_COUNT : 0;
    1fe0:	469b      	mov	fp, r3
static void _usb_d_dev_out_next(struct _usb_d_dev_ep *ept, bool isr)
{
	Usb *hw = USB;
	uint8_t epn = USB_EP_GET_N(ept->ep);
	UsbDeviceDescBank *bank = &prvt_inst.desc_table[epn].DeviceDescBank[0];
	uint16_t trans_size = isr ? bank->PCKSIZE.bit.MULTI_PACKET_SIZE : 0;
    1fe2:	469a      	mov	sl, r3
    1fe4:	e738      	b.n	1e58 <_usb_d_dev_out_next+0x74>
		/* Short packet. */
		ept->flags.bits.need_zlp = 0;
		ept->trans_count += last_trans;
	} else {
		/* Full packets. */
		ept->trans_count += trans_size;
    1fe6:	68a3      	ldr	r3, [r4, #8]
    1fe8:	4453      	add	r3, sl
    1fea:	60a3      	str	r3, [r4, #8]
    1fec:	e7ae      	b.n	1f4c <_usb_d_dev_out_next+0x168>
		ept->flags.bits.need_zlp = 0;
		ept->flags.bits.use_cache = 1;
		_usbd_ep_set_buf(epn, 0, (uint32_t)ept->cache);
		_usbd_ep_set_out_trans(epn, 0, ept->size, 0);
		goto _out_rx_exec;
	} else if (isr && last_pkt < ept->size) {
    1fee:	8a23      	ldrh	r3, [r4, #16]
    1ff0:	4543      	cmp	r3, r8
    1ff2:	d900      	bls.n	1ff6 <_usb_d_dev_out_next+0x212>
    1ff4:	e767      	b.n	1ec6 <_usb_d_dev_out_next+0xe2>
    1ff6:	e7f6      	b.n	1fe6 <_usb_d_dev_out_next+0x202>
			inten = USB_D_BANK0_INT_FLAGS;
		}
		hri_usbendpoint_set_EPINTEN_reg(hw, epn, inten);
	}
	_usbd_ep_set_out_rdy(epn, 0, true);
}
    1ff8:	bc3c      	pop	{r2, r3, r4, r5}
    1ffa:	4690      	mov	r8, r2
    1ffc:	4699      	mov	r9, r3
    1ffe:	46a2      	mov	sl, r4
    2000:	46ab      	mov	fp, r5
    2002:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    2004:	2000008c 	.word	0x2000008c
    2008:	000003ff 	.word	0x000003ff
    200c:	41005100 	.word	0x41005100
    2010:	000031e5 	.word	0x000031e5
    2014:	f0003fff 	.word	0xf0003fff
    2018:	41005108 	.word	0x41005108
    201c:	00001a45 	.word	0x00001a45

00002020 <_usb_d_dev_reset_epts>:

/**
 * \brief Reset all endpoint software instances
 */
static void _usb_d_dev_reset_epts(void)
{
    2020:	b5f0      	push	{r4, r5, r6, r7, lr}
    2022:	4647      	mov	r7, r8
    2024:	b480      	push	{r7}
    2026:	4d0d      	ldr	r5, [pc, #52]	; (205c <_usb_d_dev_reset_epts+0x3c>)
    2028:	1c2c      	adds	r4, r5, #0
    202a:	347c      	adds	r4, #124	; 0x7c
    202c:	23a6      	movs	r3, #166	; 0xa6
    202e:	009b      	lsls	r3, r3, #2
    2030:	469c      	mov	ip, r3
    2032:	4465      	add	r5, ip
	uint8_t i;
	for (i = 0; i < USB_D_N_EP; i ++) {
		_usb_d_dev_trans_done(&dev_inst.ep[i], USB_TRANS_RESET);
    2034:	4b0a      	ldr	r3, [pc, #40]	; (2060 <_usb_d_dev_reset_epts+0x40>)
    2036:	4698      	mov	r8, r3
		dev_inst.ep[i].ep = 0xFF;
    2038:	27ff      	movs	r7, #255	; 0xff
		dev_inst.ep[i].flags.u8 = 0;
    203a:	2600      	movs	r6, #0
 */
static void _usb_d_dev_reset_epts(void)
{
	uint8_t i;
	for (i = 0; i < USB_D_N_EP; i ++) {
		_usb_d_dev_trans_done(&dev_inst.ep[i], USB_TRANS_RESET);
    203c:	1c20      	adds	r0, r4, #0
    203e:	2103      	movs	r1, #3
    2040:	47c0      	blx	r8
		dev_inst.ep[i].ep = 0xFF;
    2042:	74a7      	strb	r7, [r4, #18]
		dev_inst.ep[i].flags.u8 = 0;
    2044:	74e6      	strb	r6, [r4, #19]
    2046:	3414      	adds	r4, #20
 * \brief Reset all endpoint software instances
 */
static void _usb_d_dev_reset_epts(void)
{
	uint8_t i;
	for (i = 0; i < USB_D_N_EP; i ++) {
    2048:	42ac      	cmp	r4, r5
    204a:	d1f7      	bne.n	203c <_usb_d_dev_reset_epts+0x1c>
		_usb_d_dev_trans_done(&dev_inst.ep[i], USB_TRANS_RESET);
		dev_inst.ep[i].ep = 0xFF;
		dev_inst.ep[i].flags.u8 = 0;
	}
	memset(prvt_inst.desc_table, 0,
    204c:	4803      	ldr	r0, [pc, #12]	; (205c <_usb_d_dev_reset_epts+0x3c>)
    204e:	2100      	movs	r1, #0
    2050:	2260      	movs	r2, #96	; 0x60
    2052:	4b04      	ldr	r3, [pc, #16]	; (2064 <_usb_d_dev_reset_epts+0x44>)
    2054:	4798      	blx	r3
			sizeof(UsbDeviceDescriptor) * (CONF_USB_D_MAX_EP_N + 1));
}
    2056:	bc04      	pop	{r2}
    2058:	4690      	mov	r8, r2
    205a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    205c:	2000008c 	.word	0x2000008c
    2060:	00001a45 	.word	0x00001a45
    2064:	000031f7 	.word	0x000031f7

00002068 <_usb_d_dev_handler>:
/**
 * \brief USB device interrupt handler
 * \param[in] unused The parameter is not used
 */
static void _usb_d_dev_handler(void *unused)
{
    2068:	b5f0      	push	{r4, r5, r6, r7, lr}
    206a:	4647      	mov	r7, r8
    206c:	b480      	push	{r7}
	Usb *hw = USB;
	uint8_t i;
	(void)unused;

	uint16_t epint = hw->DEVICE.EPINTSMRY.reg;
    206e:	4b82      	ldr	r3, [pc, #520]	; (2278 <_usb_d_dev_handler+0x210>)
    2070:	8c1e      	ldrh	r6, [r3, #32]
    2072:	b2b6      	uxth	r6, r6
	if (0 == epint) {
    2074:	2e00      	cmp	r6, #0
    2076:	d172      	bne.n	215e <_usb_d_dev_handler+0xf6>
	return tmp;
}

static inline hri_usbdevice_intflag_reg_t hri_usbdevice_read_INTFLAG_reg(const void *const hw)
{
	return ((Usb *)hw)->DEVICE.INTFLAG.reg;
    2078:	1c1a      	adds	r2, r3, #0
    207a:	8b9b      	ldrh	r3, [r3, #28]
	return tmp;
}

static inline hri_usbdevice_inten_reg_t hri_usbdevice_read_INTEN_reg(const void *const hw)
{
	return ((Usb *)hw)->DEVICE.INTENSET.reg;
    207c:	8b12      	ldrh	r2, [r2, #24]
 */
static inline bool _usb_d_dev_handle_nep(void)
{
	bool rc = true;
	uint16_t flags = hri_usbdevice_read_INTFLAG_reg(USB);
	flags &= hri_usbdevice_read_INTEN_reg(USB);
    207e:	4013      	ands	r3, r2

	if (flags & USB_DEVICE_INTFLAG_SOF) {
    2080:	075a      	lsls	r2, r3, #29
    2082:	d506      	bpl.n	2092 <_usb_d_dev_handler+0x2a>
	return ((Usb *)hw)->DEVICE.INTFLAG.reg;
}

static inline void hri_usbdevice_clear_INTFLAG_reg(const void *const hw, hri_usbdevice_intflag_reg_t mask)
{
	((Usb *)hw)->DEVICE.INTFLAG.reg = mask;
    2084:	2204      	movs	r2, #4
    2086:	4b7c      	ldr	r3, [pc, #496]	; (2278 <_usb_d_dev_handler+0x210>)
    2088:	839a      	strh	r2, [r3, #28]
 */
static inline void _usb_d_dev_sof(void)
{
	/* ACK SOF interrupt. */
	hri_usbdevice_clear_INTFLAG_reg(USB, USB_DEVICE_INTFLAG_SOF);
	dev_inst.callbacks.sof();
    208a:	4b7c      	ldr	r3, [pc, #496]	; (227c <_usb_d_dev_handler+0x214>)
    208c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
    208e:	4798      	blx	r3
    2090:	e0ee      	b.n	2270 <_usb_d_dev_handler+0x208>

	if (flags & USB_DEVICE_INTFLAG_SOF) {
		_usb_d_dev_sof();
		return true;
	}
	if (flags & USB_DEVICE_INTFLAG_LPMSUSP) {
    2092:	059a      	lsls	r2, r3, #22
    2094:	d522      	bpl.n	20dc <_usb_d_dev_handler+0x74>
    2096:	4b78      	ldr	r3, [pc, #480]	; (2278 <_usb_d_dev_handler+0x210>)
    2098:	4a79      	ldr	r2, [pc, #484]	; (2280 <_usb_d_dev_handler+0x218>)
    209a:	839a      	strh	r2, [r3, #28]
	((Usb *)hw)->DEVICE.INTENSET.reg = data;
}

static inline void hri_usbdevice_clear_INTEN_reg(const void *const hw, hri_usbdevice_inten_reg_t mask)
{
	((Usb *)hw)->DEVICE.INTENCLR.reg = mask;
    209c:	829a      	strh	r2, [r3, #20]
	((Usb *)hw)->DEVICE.INTENCLR.reg = USB_DEVICE_INTENCLR_LPMSUSP;
}

static inline void hri_usbdevice_set_INTEN_reg(const void *const hw, hri_usbdevice_inten_reg_t mask)
{
	((Usb *)hw)->DEVICE.INTENSET.reg = mask;
    209e:	3a92      	subs	r2, #146	; 0x92
    20a0:	3aff      	subs	r2, #255	; 0xff
    20a2:	831a      	strh	r2, [r3, #24]

	/* Find LPM data */
	for (i = 0; i < CONF_USB_D_MAX_EP_N; i ++) {
		UsbDeviceDescBank *bank =
				&prvt_inst.desc_table[i].DeviceDescBank[0];
		if (bank->EXTREG.bit.SUBPID == 0x3) {
    20a4:	4b75      	ldr	r3, [pc, #468]	; (227c <_usb_d_dev_handler+0x214>)
    20a6:	891b      	ldrh	r3, [r3, #8]
    20a8:	3a61      	subs	r2, #97	; 0x61
    20aa:	4013      	ands	r3, r2
    20ac:	2b03      	cmp	r3, #3
    20ae:	d007      	beq.n	20c0 <_usb_d_dev_handler+0x58>
    20b0:	4b72      	ldr	r3, [pc, #456]	; (227c <_usb_d_dev_handler+0x214>)
    20b2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    20b4:	4013      	ands	r3, r2
 * \brief Handles USB LPM Suspend interrupt
 */
static inline void _usb_d_dev_lpmsusp(void)
{
	uint8_t i;
	uint32_t lpm_variable = 0;
    20b6:	2100      	movs	r1, #0

	/* Find LPM data */
	for (i = 0; i < CONF_USB_D_MAX_EP_N; i ++) {
		UsbDeviceDescBank *bank =
				&prvt_inst.desc_table[i].DeviceDescBank[0];
		if (bank->EXTREG.bit.SUBPID == 0x3) {
    20b8:	2b03      	cmp	r3, #3
    20ba:	d10a      	bne.n	20d2 <_usb_d_dev_handler+0x6a>
	hri_usbdevice_set_INTEN_reg(USB, USB_D_WAKEUP_INT_FLAGS);

	/* Find LPM data */
	for (i = 0; i < CONF_USB_D_MAX_EP_N; i ++) {
		UsbDeviceDescBank *bank =
				&prvt_inst.desc_table[i].DeviceDescBank[0];
    20bc:	3b02      	subs	r3, #2
    20be:	e000      	b.n	20c2 <_usb_d_dev_handler+0x5a>
    20c0:	2300      	movs	r3, #0
		if (bank->EXTREG.bit.SUBPID == 0x3) {
			/* Save LPM variable */
			lpm_variable = bank->EXTREG.bit.VARIABLE;
    20c2:	015b      	lsls	r3, r3, #5
    20c4:	4a6d      	ldr	r2, [pc, #436]	; (227c <_usb_d_dev_handler+0x214>)
    20c6:	18d3      	adds	r3, r2, r3
    20c8:	8919      	ldrh	r1, [r3, #8]
    20ca:	0449      	lsls	r1, r1, #17
    20cc:	0d49      	lsrs	r1, r1, #21
			/* Clear */
			bank->EXTREG.reg = 0;
    20ce:	2200      	movs	r2, #0
    20d0:	811a      	strh	r2, [r3, #8]
			break;
		}
	}
	dev_inst.callbacks.event(USB_EV_LPM_SUSPEND, lpm_variable);
    20d2:	4b6a      	ldr	r3, [pc, #424]	; (227c <_usb_d_dev_handler+0x214>)
    20d4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
    20d6:	2003      	movs	r0, #3
    20d8:	4798      	blx	r3
    20da:	e0c9      	b.n	2270 <_usb_d_dev_handler+0x208>
		_usb_d_dev_sof();
		return true;
	}
	if (flags & USB_DEVICE_INTFLAG_LPMSUSP) {
		_usb_d_dev_lpmsusp();
	} else if (flags & USB_DEVICE_INTFLAG_RAMACER) {
    20dc:	061a      	lsls	r2, r3, #24
    20de:	d508      	bpl.n	20f2 <_usb_d_dev_handler+0x8a>
	return ((Usb *)hw)->DEVICE.INTFLAG.reg;
}

static inline void hri_usbdevice_clear_INTFLAG_reg(const void *const hw, hri_usbdevice_intflag_reg_t mask)
{
	((Usb *)hw)->DEVICE.INTFLAG.reg = mask;
    20e0:	2280      	movs	r2, #128	; 0x80
    20e2:	4b65      	ldr	r3, [pc, #404]	; (2278 <_usb_d_dev_handler+0x210>)
    20e4:	839a      	strh	r2, [r3, #28]
 * \brief Handles USB RAM Error interrupt
 */
static inline void _usb_d_dev_ramerr(void)
{
	hri_usbdevice_clear_INTFLAG_reg(USB, USB_DEVICE_INTFLAG_RAMACER);
	dev_inst.callbacks.event(USB_EV_ERROR, 0);
    20e6:	4b65      	ldr	r3, [pc, #404]	; (227c <_usb_d_dev_handler+0x214>)
    20e8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
    20ea:	2005      	movs	r0, #5
    20ec:	2100      	movs	r1, #0
    20ee:	4798      	blx	r3
    20f0:	e0be      	b.n	2270 <_usb_d_dev_handler+0x208>
	}
	if (flags & USB_DEVICE_INTFLAG_LPMSUSP) {
		_usb_d_dev_lpmsusp();
	} else if (flags & USB_DEVICE_INTFLAG_RAMACER) {
		_usb_d_dev_ramerr();
	} else if (flags & USB_D_WAKEUP_INT_FLAGS) {
    20f2:	2270      	movs	r2, #112	; 0x70
    20f4:	421a      	tst	r2, r3
    20f6:	d01b      	beq.n	2130 <_usb_d_dev_handler+0xc8>
    20f8:	4b5f      	ldr	r3, [pc, #380]	; (2278 <_usb_d_dev_handler+0x210>)
    20fa:	839a      	strh	r2, [r3, #28]
	((Usb *)hw)->DEVICE.INTENSET.reg = data;
}

static inline void hri_usbdevice_clear_INTEN_reg(const void *const hw, hri_usbdevice_inten_reg_t mask)
{
	((Usb *)hw)->DEVICE.INTENCLR.reg = mask;
    20fc:	829a      	strh	r2, [r3, #20]
	((Usb *)hw)->DEVICE.INTENCLR.reg = USB_DEVICE_INTENCLR_LPMSUSP;
}

static inline void hri_usbdevice_set_INTEN_reg(const void *const hw, hri_usbdevice_inten_reg_t mask)
{
	((Usb *)hw)->DEVICE.INTENSET.reg = mask;
    20fe:	4a60      	ldr	r2, [pc, #384]	; (2280 <_usb_d_dev_handler+0x218>)
    2100:	831a      	strh	r2, [r3, #24]
static inline void _usb_d_dev_wait_dfll_rdy(void)
{
#define DFLL_READY_FLAG (SYSCTRL_PCLKSR_DFLLRDY | \
		SYSCTRL_PCLKSR_DFLLLCKF | SYSCTRL_PCLKSR_DFLLLCKC)
	/* In USB recovery mode the status is not checked */
	if (!(SYSCTRL->DFLLCTRL.reg & SYSCTRL_DFLLCTRL_USBCRM)) {
    2102:	4b60      	ldr	r3, [pc, #384]	; (2284 <_usb_d_dev_handler+0x21c>)
    2104:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
    2106:	069b      	lsls	r3, r3, #26
    2108:	d407      	bmi.n	211a <_usb_d_dev_handler+0xb2>
}

static inline hri_sysctrl_pclksr_reg_t hri_sysctrl_get_PCLKSR_reg(const void *const hw, hri_sysctrl_pclksr_reg_t mask) 
{
        uint32_t tmp; 
        tmp = ((Sysctrl *)hw)->PCLKSR.reg;
    210a:	495e      	ldr	r1, [pc, #376]	; (2284 <_usb_d_dev_handler+0x21c>)
        tmp &= mask;
    210c:	3a32      	subs	r2, #50	; 0x32
    210e:	3aff      	subs	r2, #255	; 0xff
}

static inline hri_sysctrl_pclksr_reg_t hri_sysctrl_get_PCLKSR_reg(const void *const hw, hri_sysctrl_pclksr_reg_t mask) 
{
        uint32_t tmp; 
        tmp = ((Sysctrl *)hw)->PCLKSR.reg;
    2110:	68cb      	ldr	r3, [r1, #12]
        tmp &= mask;
    2112:	4013      	ands	r3, r2
		while(hri_sysctrl_get_PCLKSR_reg(SYSCTRL, DFLL_READY_FLAG) !=
    2114:	2bd0      	cmp	r3, #208	; 0xd0
    2116:	d1fb      	bne.n	2110 <_usb_d_dev_handler+0xa8>
    2118:	e004      	b.n	2124 <_usb_d_dev_handler+0xbc>
}

static inline hri_sysctrl_pclksr_reg_t hri_sysctrl_get_PCLKSR_reg(const void *const hw, hri_sysctrl_pclksr_reg_t mask) 
{
        uint32_t tmp; 
        tmp = ((Sysctrl *)hw)->PCLKSR.reg;
    211a:	495a      	ldr	r1, [pc, #360]	; (2284 <_usb_d_dev_handler+0x21c>)
        tmp &= mask;
    211c:	2210      	movs	r2, #16
}

static inline hri_sysctrl_pclksr_reg_t hri_sysctrl_get_PCLKSR_reg(const void *const hw, hri_sysctrl_pclksr_reg_t mask) 
{
        uint32_t tmp; 
        tmp = ((Sysctrl *)hw)->PCLKSR.reg;
    211e:	68cb      	ldr	r3, [r1, #12]
				DFLL_READY_FLAG);
	} else {
		while(hri_sysctrl_get_PCLKSR_reg(SYSCTRL, SYSCTRL_PCLKSR_DFLLRDY) !=
    2120:	421a      	tst	r2, r3
    2122:	d0fc      	beq.n	211e <_usb_d_dev_handler+0xb6>
	hri_usbdevice_clear_INTFLAG_reg(USB, USB_D_WAKEUP_INT_FLAGS);
	hri_usbdevice_clear_INTEN_reg(USB, USB_D_WAKEUP_INT_FLAGS);
	hri_usbdevice_set_INTEN_reg(USB, USB_D_SUSPEND_INT_FLAGS);

	_usb_d_dev_wait_clk_rdy(CONF_USB_D_CLK_SRC);
	dev_inst.callbacks.event(USB_EV_WAKEUP, 0);
    2124:	4b55      	ldr	r3, [pc, #340]	; (227c <_usb_d_dev_handler+0x214>)
    2126:	6edb      	ldr	r3, [r3, #108]	; 0x6c
    2128:	2002      	movs	r0, #2
    212a:	2100      	movs	r1, #0
    212c:	4798      	blx	r3
    212e:	e09f      	b.n	2270 <_usb_d_dev_handler+0x208>
		_usb_d_dev_lpmsusp();
	} else if (flags & USB_DEVICE_INTFLAG_RAMACER) {
		_usb_d_dev_ramerr();
	} else if (flags & USB_D_WAKEUP_INT_FLAGS) {
		_usb_d_dev_wakeup();
	} else if (flags & USB_DEVICE_INTFLAG_EORST) {
    2130:	071a      	lsls	r2, r3, #28
    2132:	d512      	bpl.n	215a <_usb_d_dev_handler+0xf2>
}

static inline void hri_usbendpoint_write_EPCFG_reg(const void *const hw, uint8_t submodule_index, hri_usbendpoint_epcfg_reg_t data)
{
	USB_CRITICAL_SECTION_ENTER();
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPCFG.reg = data;
    2134:	4b50      	ldr	r3, [pc, #320]	; (2278 <_usb_d_dev_handler+0x210>)
    2136:	2100      	movs	r1, #0
    2138:	2280      	movs	r2, #128	; 0x80
    213a:	0052      	lsls	r2, r2, #1
    213c:	5499      	strb	r1, [r3, r2]
	return ((Usb *)hw)->DEVICE.INTFLAG.reg;
}

static inline void hri_usbdevice_clear_INTFLAG_reg(const void *const hw, hri_usbdevice_intflag_reg_t mask)
{
	((Usb *)hw)->DEVICE.INTFLAG.reg = mask;
    213e:	3af8      	subs	r2, #248	; 0xf8
    2140:	839a      	strh	r2, [r3, #28]
	((Usb *)hw)->DEVICE.INTENSET.reg = data;
}

static inline void hri_usbdevice_clear_INTEN_reg(const void *const hw, hri_usbdevice_inten_reg_t mask)
{
	((Usb *)hw)->DEVICE.INTENCLR.reg = mask;
    2142:	3268      	adds	r2, #104	; 0x68
    2144:	829a      	strh	r2, [r3, #20]
	((Usb *)hw)->DEVICE.INTENCLR.reg = USB_DEVICE_INTENCLR_LPMSUSP;
}

static inline void hri_usbdevice_set_INTEN_reg(const void *const hw, hri_usbdevice_inten_reg_t mask)
{
	((Usb *)hw)->DEVICE.INTENSET.reg = mask;
    2146:	4a4e      	ldr	r2, [pc, #312]	; (2280 <_usb_d_dev_handler+0x218>)
    2148:	831a      	strh	r2, [r3, #24]

	hri_usbdevice_clear_INTFLAG_reg(USB, USB_DEVICE_INTFLAG_EORST);
	hri_usbdevice_clear_INTEN_reg(USB, USB_D_WAKEUP_INT_FLAGS);
	hri_usbdevice_set_INTEN_reg(USB, USB_D_SUSPEND_INT_FLAGS);

	_usb_d_dev_reset_epts();
    214a:	4b4f      	ldr	r3, [pc, #316]	; (2288 <_usb_d_dev_handler+0x220>)
    214c:	4798      	blx	r3
	dev_inst.callbacks.event(USB_EV_RESET, 0);
    214e:	4b4b      	ldr	r3, [pc, #300]	; (227c <_usb_d_dev_handler+0x214>)
    2150:	6edb      	ldr	r3, [r3, #108]	; 0x6c
    2152:	2001      	movs	r0, #1
    2154:	2100      	movs	r1, #0
    2156:	4798      	blx	r3
    2158:	e08a      	b.n	2270 <_usb_d_dev_handler+0x208>
		_usb_d_dev_ramerr();
	} else if (flags & USB_D_WAKEUP_INT_FLAGS) {
		_usb_d_dev_wakeup();
	} else if (flags & USB_DEVICE_INTFLAG_EORST) {
		_usb_d_dev_reset();
	} else if (flags & USB_DEVICE_INTFLAG_SUSPEND) {
    215a:	07db      	lsls	r3, r3, #31
    215c:	d405      	bmi.n	216a <_usb_d_dev_handler+0x102>
    215e:	4c47      	ldr	r4, [pc, #284]	; (227c <_usb_d_dev_handler+0x214>)
    2160:	347c      	adds	r4, #124	; 0x7c
 * \brief Handles USB LPM Suspend interrupt
 */
static inline void _usb_d_dev_lpmsusp(void)
{
	uint8_t i;
	uint32_t lpm_variable = 0;
    2162:	2500      	movs	r5, #0
	}
	flags = hw->DEVICE.DeviceEndpoint[epn].EPINTFLAG.reg;
	mask = hw->DEVICE.DeviceEndpoint[epn].EPINTENSET.reg;
	flags &= mask;
	if (flags) {
		if (!_usb_d_dev_ep_is_busy(ept)) {
    2164:	4b45      	ldr	r3, [pc, #276]	; (227c <_usb_d_dev_handler+0x214>)
    2166:	4698      	mov	r8, r3
    2168:	e00c      	b.n	2184 <_usb_d_dev_handler+0x11c>
	return ((Usb *)hw)->DEVICE.INTFLAG.reg;
}

static inline void hri_usbdevice_clear_INTFLAG_reg(const void *const hw, hri_usbdevice_intflag_reg_t mask)
{
	((Usb *)hw)->DEVICE.INTFLAG.reg = mask;
    216a:	4b43      	ldr	r3, [pc, #268]	; (2278 <_usb_d_dev_handler+0x210>)
    216c:	4a44      	ldr	r2, [pc, #272]	; (2280 <_usb_d_dev_handler+0x218>)
    216e:	839a      	strh	r2, [r3, #28]
	((Usb *)hw)->DEVICE.INTENSET.reg = data;
}

static inline void hri_usbdevice_clear_INTEN_reg(const void *const hw, hri_usbdevice_inten_reg_t mask)
{
	((Usb *)hw)->DEVICE.INTENCLR.reg = mask;
    2170:	829a      	strh	r2, [r3, #20]
	((Usb *)hw)->DEVICE.INTENCLR.reg = USB_DEVICE_INTENCLR_LPMSUSP;
}

static inline void hri_usbdevice_set_INTEN_reg(const void *const hw, hri_usbdevice_inten_reg_t mask)
{
	((Usb *)hw)->DEVICE.INTENSET.reg = mask;
    2172:	3a92      	subs	r2, #146	; 0x92
    2174:	3aff      	subs	r2, #255	; 0xff
    2176:	831a      	strh	r2, [r3, #24]
{
	hri_usbdevice_clear_INTFLAG_reg(USB, USB_D_SUSPEND_INT_FLAGS);
	hri_usbdevice_clear_INTEN_reg(USB, USB_D_SUSPEND_INT_FLAGS);
	hri_usbdevice_set_INTEN_reg(USB, USB_D_WAKEUP_INT_FLAGS);

	dev_inst.callbacks.event(USB_EV_SUSPEND, 0);
    2178:	4b40      	ldr	r3, [pc, #256]	; (227c <_usb_d_dev_handler+0x214>)
    217a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
    217c:	2004      	movs	r0, #4
    217e:	2100      	movs	r1, #0
    2180:	4798      	blx	r3
    2182:	e075      	b.n	2270 <_usb_d_dev_handler+0x208>
    2184:	1c20      	adds	r0, r4, #0
		}
	}
	/* Handle endpoints */
	for (i = 0; i < USB_D_N_EP; i ++) {
		struct _usb_d_dev_ep *ept = &dev_inst.ep[i];
		if (ept->ep == 0xFF) {
    2186:	7ca3      	ldrb	r3, [r4, #18]
    2188:	2bff      	cmp	r3, #255	; 0xff
    218a:	d06d      	beq.n	2268 <_usb_d_dev_handler+0x200>
	Usb *hw = USB;

	uint8_t flags, mask;
	uint8_t epn = USB_EP_GET_N(ept->ep);

	if (!(epint & (1u << epn))) {
    218c:	210f      	movs	r1, #15
    218e:	400b      	ands	r3, r1
    2190:	390e      	subs	r1, #14
    2192:	4099      	lsls	r1, r3
    2194:	420e      	tst	r6, r1
    2196:	d067      	beq.n	2268 <_usb_d_dev_handler+0x200>
		return;
	}
	flags = hw->DEVICE.DeviceEndpoint[epn].EPINTFLAG.reg;
    2198:	0159      	lsls	r1, r3, #5
    219a:	4f3c      	ldr	r7, [pc, #240]	; (228c <_usb_d_dev_handler+0x224>)
    219c:	46bc      	mov	ip, r7
    219e:	4461      	add	r1, ip
    21a0:	79c9      	ldrb	r1, [r1, #7]
	mask = hw->DEVICE.DeviceEndpoint[epn].EPINTENSET.reg;
    21a2:	015b      	lsls	r3, r3, #5
    21a4:	4f3a      	ldr	r7, [pc, #232]	; (2290 <_usb_d_dev_handler+0x228>)
    21a6:	46bc      	mov	ip, r7
    21a8:	4463      	add	r3, ip
    21aa:	785b      	ldrb	r3, [r3, #1]
	flags &= mask;
    21ac:	400b      	ands	r3, r1
	if (flags) {
    21ae:	d05b      	beq.n	2268 <_usb_d_dev_handler+0x200>
		if (!_usb_d_dev_ep_is_busy(ept)) {
    21b0:	00a9      	lsls	r1, r5, #2
    21b2:	194a      	adds	r2, r1, r5
    21b4:	0092      	lsls	r2, r2, #2
    21b6:	4442      	add	r2, r8
    21b8:	3278      	adds	r2, #120	; 0x78
    21ba:	7dd2      	ldrb	r2, [r2, #23]
    21bc:	0651      	lsls	r1, r2, #25
    21be:	d410      	bmi.n	21e2 <_usb_d_dev_handler+0x17a>
	/*
	 * SETPU is automatically ACKed by hardware
	 * OUT & IN should be set to NAK when checking SETUP
	 * No need to check OUT & IN status.
	 */
	if (flags & USB_DEVICE_EPINTFLAG_RXSTP) {
    21c0:	06da      	lsls	r2, r3, #27
    21c2:	d502      	bpl.n	21ca <_usb_d_dev_handler+0x162>
		_usb_d_dev_handle_setup(ept);
    21c4:	4b33      	ldr	r3, [pc, #204]	; (2294 <_usb_d_dev_handler+0x22c>)
    21c6:	4798      	blx	r3
    21c8:	e04e      	b.n	2268 <_usb_d_dev_handler+0x200>
	} else if (flags & USB_DEVICE_EPINTFLAG_STALL1) {
    21ca:	065a      	lsls	r2, r3, #25
    21cc:	d503      	bpl.n	21d6 <_usb_d_dev_handler+0x16e>
		_usb_d_dev_handle_stall(ept, 1);
    21ce:	2101      	movs	r1, #1
    21d0:	4b31      	ldr	r3, [pc, #196]	; (2298 <_usb_d_dev_handler+0x230>)
    21d2:	4798      	blx	r3
    21d4:	e048      	b.n	2268 <_usb_d_dev_handler+0x200>
	} else if (flags & USB_DEVICE_EPINTFLAG_STALL0) {
    21d6:	069b      	lsls	r3, r3, #26
    21d8:	d546      	bpl.n	2268 <_usb_d_dev_handler+0x200>
		_usb_d_dev_handle_stall(ept, 0);
    21da:	2100      	movs	r1, #0
    21dc:	4b2e      	ldr	r3, [pc, #184]	; (2298 <_usb_d_dev_handler+0x230>)
    21de:	4798      	blx	r3
    21e0:	e042      	b.n	2268 <_usb_d_dev_handler+0x200>
	mask = hw->DEVICE.DeviceEndpoint[epn].EPINTENSET.reg;
	flags &= mask;
	if (flags) {
		if (!_usb_d_dev_ep_is_busy(ept)) {
			_usb_d_dev_trans_setup_isr(ept, flags);
		} else if (_usb_d_dev_ep_is_in(ept)) {
    21e2:	09d1      	lsrs	r1, r2, #7
    21e4:	d020      	beq.n	2228 <_usb_d_dev_handler+0x1c0>
{
	/*
	 * Check IN flags
	 * If control endpoint, SETUP & OUT is checked to see if abort
	 */
	if (flags & USB_DEVICE_EPINTFLAG_STALL1) {
    21e6:	0659      	lsls	r1, r3, #25
    21e8:	d503      	bpl.n	21f2 <_usb_d_dev_handler+0x18a>
		_usb_d_dev_handle_stall(ept, 1);
    21ea:	2101      	movs	r1, #1
    21ec:	4b2a      	ldr	r3, [pc, #168]	; (2298 <_usb_d_dev_handler+0x230>)
    21ee:	4798      	blx	r3
    21f0:	e03a      	b.n	2268 <_usb_d_dev_handler+0x200>
	} else if (flags & USB_DEVICE_EPINTFLAG_TRFAIL1) {
    21f2:	0719      	lsls	r1, r3, #28
    21f4:	d503      	bpl.n	21fe <_usb_d_dev_handler+0x196>
		_usb_d_dev_handle_trfail(ept, 1);
    21f6:	2101      	movs	r1, #1
    21f8:	4b28      	ldr	r3, [pc, #160]	; (229c <_usb_d_dev_handler+0x234>)
    21fa:	4798      	blx	r3
    21fc:	e034      	b.n	2268 <_usb_d_dev_handler+0x200>
	} else if (flags & USB_DEVICE_EPINTFLAG_TRCPT1) {
    21fe:	0799      	lsls	r1, r3, #30
    2200:	d503      	bpl.n	220a <_usb_d_dev_handler+0x1a2>
		_usb_d_dev_in_next(ept, true);
    2202:	2101      	movs	r1, #1
    2204:	4b26      	ldr	r3, [pc, #152]	; (22a0 <_usb_d_dev_handler+0x238>)
    2206:	4798      	blx	r3
    2208:	e02e      	b.n	2268 <_usb_d_dev_handler+0x200>
	} else if (_usb_d_dev_ep_is_ctrl(ept)) {
    220a:	2107      	movs	r1, #7
    220c:	400a      	ands	r2, r1
    220e:	2a01      	cmp	r2, #1
    2210:	d12a      	bne.n	2268 <_usb_d_dev_handler+0x200>
		/* Check OUT NAK
		 * Check SETUP
		 */
		if (flags & USB_DEVICE_EPINTFLAG_TRFAIL0) {
    2212:	075a      	lsls	r2, r3, #29
    2214:	d503      	bpl.n	221e <_usb_d_dev_handler+0x1b6>
			_usb_d_dev_handle_trfail(ept, 0);
    2216:	2100      	movs	r1, #0
    2218:	4b20      	ldr	r3, [pc, #128]	; (229c <_usb_d_dev_handler+0x234>)
    221a:	4798      	blx	r3
    221c:	e024      	b.n	2268 <_usb_d_dev_handler+0x200>
		} else if (flags & USB_DEVICE_EPINTFLAG_RXSTP) {
    221e:	06db      	lsls	r3, r3, #27
    2220:	d522      	bpl.n	2268 <_usb_d_dev_handler+0x200>
			_usb_d_dev_handle_setup(ept);
    2222:	4b1c      	ldr	r3, [pc, #112]	; (2294 <_usb_d_dev_handler+0x22c>)
    2224:	4798      	blx	r3
    2226:	e01f      	b.n	2268 <_usb_d_dev_handler+0x200>
{
	/*
	 * Check OUT flags.
	 * If control endpoint, SETUP & IN NAK is checked to see if abort
	 */
	if (flags & USB_DEVICE_EPINTFLAG_STALL0) {
    2228:	0699      	lsls	r1, r3, #26
    222a:	d503      	bpl.n	2234 <_usb_d_dev_handler+0x1cc>
		_usb_d_dev_handle_stall(ept, 0);
    222c:	2100      	movs	r1, #0
    222e:	4b1a      	ldr	r3, [pc, #104]	; (2298 <_usb_d_dev_handler+0x230>)
    2230:	4798      	blx	r3
    2232:	e019      	b.n	2268 <_usb_d_dev_handler+0x200>
	} else if (flags & USB_DEVICE_EPINTFLAG_TRFAIL0) {
    2234:	0759      	lsls	r1, r3, #29
    2236:	d503      	bpl.n	2240 <_usb_d_dev_handler+0x1d8>
		_usb_d_dev_handle_trfail(ept, 0);
    2238:	2100      	movs	r1, #0
    223a:	4b18      	ldr	r3, [pc, #96]	; (229c <_usb_d_dev_handler+0x234>)
    223c:	4798      	blx	r3
    223e:	e013      	b.n	2268 <_usb_d_dev_handler+0x200>
	} else if (flags & USB_DEVICE_EPINTFLAG_TRCPT0) {
    2240:	07d9      	lsls	r1, r3, #31
    2242:	d503      	bpl.n	224c <_usb_d_dev_handler+0x1e4>
		_usb_d_dev_out_next(ept, true);
    2244:	2101      	movs	r1, #1
    2246:	4b17      	ldr	r3, [pc, #92]	; (22a4 <_usb_d_dev_handler+0x23c>)
    2248:	4798      	blx	r3
    224a:	e00d      	b.n	2268 <_usb_d_dev_handler+0x200>
	} else if (_usb_d_dev_ep_is_ctrl(ept)) {
    224c:	2107      	movs	r1, #7
    224e:	400a      	ands	r2, r1
    2250:	2a01      	cmp	r2, #1
    2252:	d109      	bne.n	2268 <_usb_d_dev_handler+0x200>
		/* Check IN NAK
		 * Check SETUP
		 */
		if (flags & USB_DEVICE_EPINTFLAG_TRFAIL1) {
    2254:	071a      	lsls	r2, r3, #28
    2256:	d503      	bpl.n	2260 <_usb_d_dev_handler+0x1f8>
			_usb_d_dev_handle_trfail(ept, 1);
    2258:	3906      	subs	r1, #6
    225a:	4b10      	ldr	r3, [pc, #64]	; (229c <_usb_d_dev_handler+0x234>)
    225c:	4798      	blx	r3
    225e:	e003      	b.n	2268 <_usb_d_dev_handler+0x200>
		} else if (flags & USB_DEVICE_EPINTFLAG_RXSTP) {
    2260:	06db      	lsls	r3, r3, #27
    2262:	d501      	bpl.n	2268 <_usb_d_dev_handler+0x200>
			_usb_d_dev_handle_setup(ept);
    2264:	4b0b      	ldr	r3, [pc, #44]	; (2294 <_usb_d_dev_handler+0x22c>)
    2266:	4798      	blx	r3
    2268:	3501      	adds	r5, #1
    226a:	3414      	adds	r4, #20
		if (_usb_d_dev_handle_nep()) {
			return;
		}
	}
	/* Handle endpoints */
	for (i = 0; i < USB_D_N_EP; i ++) {
    226c:	2d1b      	cmp	r5, #27
    226e:	d189      	bne.n	2184 <_usb_d_dev_handler+0x11c>
		if (ept->ep == 0xFF) {
			continue;
		}
		_usb_d_dev_handle_eps(epint, ept);
	}
}
    2270:	bc04      	pop	{r2}
    2272:	4690      	mov	r8, r2
    2274:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2276:	46c0      	nop			; (mov r8, r8)
    2278:	41005000 	.word	0x41005000
    227c:	2000008c 	.word	0x2000008c
    2280:	00000201 	.word	0x00000201
    2284:	40000800 	.word	0x40000800
    2288:	00002021 	.word	0x00002021
    228c:	41005100 	.word	0x41005100
    2290:	41005108 	.word	0x41005108
    2294:	000019b5 	.word	0x000019b5
    2298:	00001a6d 	.word	0x00001a6d
    229c:	00001b11 	.word	0x00001b11
    22a0:	00001c25 	.word	0x00001c25
    22a4:	00001de5 	.word	0x00001de5

000022a8 <_usb_d_dev_init>:
	(void)unused1;
	return false;
}

int32_t _usb_d_dev_init(void)
{
    22a8:	b508      	push	{r3, lr}
typedef uint8_t hri_usbpipe_pstatusclr_reg_t;
typedef uint8_t hri_usbpipe_pstatusset_reg_t;

static inline void hri_usbdevice_wait_for_sync(const void *const hw, hri_usbdevice_syncbusy_reg_t reg)
{
	while(((Usb *)hw)->DEVICE.SYNCBUSY.reg & reg) {};
    22aa:	492b      	ldr	r1, [pc, #172]	; (2358 <_usb_d_dev_init+0xb0>)
    22ac:	2201      	movs	r2, #1
    22ae:	788b      	ldrb	r3, [r1, #2]
    22b0:	4213      	tst	r3, r2
    22b2:	d1fc      	bne.n	22ae <_usb_d_dev_init+0x6>
    22b4:	4928      	ldr	r1, [pc, #160]	; (2358 <_usb_d_dev_init+0xb0>)
    22b6:	2203      	movs	r2, #3
    22b8:	788b      	ldrb	r3, [r1, #2]
    22ba:	4213      	tst	r3, r2
    22bc:	d1fc      	bne.n	22b8 <_usb_d_dev_init+0x10>

static inline bool hri_usbdevice_get_CTRLA_ENABLE_bit(const void *const hw)
{
	uint8_t tmp;
	hri_usbdevice_wait_for_sync(hw, USB_SYNCBUSY_SWRST|USB_SYNCBUSY_ENABLE);
	tmp = ((Usb *)hw)->DEVICE.CTRLA.reg;
    22be:	4b26      	ldr	r3, [pc, #152]	; (2358 <_usb_d_dev_init+0xb0>)
    22c0:	781b      	ldrb	r3, [r3, #0]
		USB_DEVICE_CTRLB_SPDCONF(0), /* FS */
		0, 0 /* Reserved */
	};

	hri_usbdevice_wait_for_sync(hw, USB_SYNCBUSY_SWRST);
	if (hri_usbdevice_get_CTRLA_ENABLE_bit(hw)) {
    22c2:	079b      	lsls	r3, r3, #30
    22c4:	d445      	bmi.n	2352 <_usb_d_dev_init+0xaa>
typedef uint8_t hri_usbpipe_pstatusclr_reg_t;
typedef uint8_t hri_usbpipe_pstatusset_reg_t;

static inline void hri_usbdevice_wait_for_sync(const void *const hw, hri_usbdevice_syncbusy_reg_t reg)
{
	while(((Usb *)hw)->DEVICE.SYNCBUSY.reg & reg) {};
    22c6:	4924      	ldr	r1, [pc, #144]	; (2358 <_usb_d_dev_init+0xb0>)
    22c8:	2201      	movs	r2, #1
    22ca:	788b      	ldrb	r3, [r1, #2]
    22cc:	4213      	tst	r3, r2
    22ce:	d1fc      	bne.n	22ca <_usb_d_dev_init+0x22>

static inline void hri_usbdevice_set_CTRLA_SWRST_bit(const void *const hw)
{
	USB_CRITICAL_SECTION_ENTER();
	hri_usbdevice_wait_for_sync(hw, USB_SYNCBUSY_SWRST);
	((Usb *)hw)->DEVICE.CTRLA.reg |= USB_CTRLA_SWRST;
    22d0:	4a21      	ldr	r2, [pc, #132]	; (2358 <_usb_d_dev_init+0xb0>)
    22d2:	7811      	ldrb	r1, [r2, #0]
    22d4:	2301      	movs	r3, #1
    22d6:	430b      	orrs	r3, r1
    22d8:	7013      	strb	r3, [r2, #0]
typedef uint8_t hri_usbpipe_pstatusclr_reg_t;
typedef uint8_t hri_usbpipe_pstatusset_reg_t;

static inline void hri_usbdevice_wait_for_sync(const void *const hw, hri_usbdevice_syncbusy_reg_t reg)
{
	while(((Usb *)hw)->DEVICE.SYNCBUSY.reg & reg) {};
    22da:	1c11      	adds	r1, r2, #0
    22dc:	2201      	movs	r2, #1
    22de:	788b      	ldrb	r3, [r1, #2]
    22e0:	4213      	tst	r3, r2
    22e2:	d1fc      	bne.n	22de <_usb_d_dev_init+0x36>
		return ERR_DENIED;
	}
	hri_usbdevice_set_CTRLA_SWRST_bit(hw);
	hri_usbdevice_wait_for_sync(hw, USB_SYNCBUSY_SWRST);

	dev_inst.callbacks.sof = (_usb_d_dev_sof_cb_t)_dummy_func_no_return;
    22e4:	4b1d      	ldr	r3, [pc, #116]	; (235c <_usb_d_dev_init+0xb4>)
    22e6:	4a1e      	ldr	r2, [pc, #120]	; (2360 <_usb_d_dev_init+0xb8>)
    22e8:	669a      	str	r2, [r3, #104]	; 0x68
	dev_inst.callbacks.event = (_usb_d_dev_event_cb_t)_dummy_func_no_return;
    22ea:	66da      	str	r2, [r3, #108]	; 0x6c

	dev_inst.ep_callbacks.setup =
    22ec:	671a      	str	r2, [r3, #112]	; 0x70
			(_usb_d_dev_ep_cb_setup_t)_dummy_func_no_return;
	dev_inst.ep_callbacks.more =
    22ee:	675a      	str	r2, [r3, #116]	; 0x74
			(_usb_d_dev_ep_cb_more_t)_dummy_func_no_return;
	dev_inst.ep_callbacks.done =
    22f0:	679a      	str	r2, [r3, #120]	; 0x78
			(_usb_d_dev_ep_cb_done_t)_dummy_func_no_return;

	_usb_d_dev_reset_epts();
    22f2:	4b1c      	ldr	r3, [pc, #112]	; (2364 <_usb_d_dev_init+0xbc>)
    22f4:	4798      	blx	r3
#define NVM_USB_PAD_TRANSP_POS  50
#define NVM_USB_PAD_TRANSP_SIZE 5
#define NVM_USB_PAD_TRIM_POS  55
#define NVM_USB_PAD_TRIM_SIZE 3
	Usb *hw = USB;
	uint32_t pad_transn =( *((uint32_t *)(NVMCTRL_OTP4)
    22f6:	4b1c      	ldr	r3, [pc, #112]	; (2368 <_usb_d_dev_init+0xc0>)
    22f8:	681b      	ldr	r3, [r3, #0]
			+ (NVM_USB_PAD_TRANSN_POS / 32))
			>> (NVM_USB_PAD_TRANSN_POS % 32))
    22fa:	0b5a      	lsrs	r2, r3, #13
#define NVM_USB_PAD_TRANSP_POS  50
#define NVM_USB_PAD_TRANSP_SIZE 5
#define NVM_USB_PAD_TRIM_POS  55
#define NVM_USB_PAD_TRIM_SIZE 3
	Usb *hw = USB;
	uint32_t pad_transn =( *((uint32_t *)(NVMCTRL_OTP4)
    22fc:	201f      	movs	r0, #31
    22fe:	4002      	ands	r2, r0
			+ (NVM_USB_PAD_TRANSN_POS / 32))
			>> (NVM_USB_PAD_TRANSN_POS % 32))
			& ((1 << NVM_USB_PAD_TRANSN_SIZE) - 1);
	uint32_t pad_transp =( *((uint32_t *)(NVMCTRL_OTP4)
			+ (NVM_USB_PAD_TRANSP_POS / 32))
			>> (NVM_USB_PAD_TRANSP_POS % 32))
    2300:	0c99      	lsrs	r1, r3, #18
	Usb *hw = USB;
	uint32_t pad_transn =( *((uint32_t *)(NVMCTRL_OTP4)
			+ (NVM_USB_PAD_TRANSN_POS / 32))
			>> (NVM_USB_PAD_TRANSN_POS % 32))
			& ((1 << NVM_USB_PAD_TRANSN_SIZE) - 1);
	uint32_t pad_transp =( *((uint32_t *)(NVMCTRL_OTP4)
    2302:	4001      	ands	r1, r0
			+ (NVM_USB_PAD_TRANSP_POS / 32))
			>> (NVM_USB_PAD_TRANSP_POS % 32))
			& ((1 << NVM_USB_PAD_TRANSP_SIZE) - 1);
	uint32_t pad_trim =( *((uint32_t *)(NVMCTRL_OTP4)
    2304:	019b      	lsls	r3, r3, #6
    2306:	0f5b      	lsrs	r3, r3, #29
			+ (NVM_USB_PAD_TRIM_POS / 32))
			>> (NVM_USB_PAD_TRIM_POS % 32))
			& ((1 << NVM_USB_PAD_TRIM_SIZE) - 1);
	if (pad_transn == 0x1F) {
    2308:	2a1f      	cmp	r2, #31
    230a:	d100      	bne.n	230e <_usb_d_dev_init+0x66>
		pad_transn = 5;
    230c:	3a1a      	subs	r2, #26
	}
	if (pad_transp == 0x1F) {
    230e:	291f      	cmp	r1, #31
    2310:	d100      	bne.n	2314 <_usb_d_dev_init+0x6c>
		pad_transp = 29;
    2312:	3902      	subs	r1, #2
	}
	if (pad_trim == 0x7) {
    2314:	2b07      	cmp	r3, #7
    2316:	d100      	bne.n	231a <_usb_d_dev_init+0x72>
		pad_trim = 5;
    2318:	3b02      	subs	r3, #2
	}
	hw->DEVICE.PADCAL.reg = USB_PADCAL_TRANSN(pad_transn) |
    231a:	0192      	lsls	r2, r2, #6
    231c:	430a      	orrs	r2, r1
    231e:	031b      	lsls	r3, r3, #12
    2320:	4313      	orrs	r3, r2
    2322:	4a0d      	ldr	r2, [pc, #52]	; (2358 <_usb_d_dev_init+0xb0>)
    2324:	8513      	strh	r3, [r2, #40]	; 0x28
    2326:	1c11      	adds	r1, r2, #0
    2328:	2203      	movs	r2, #3
    232a:	788b      	ldrb	r3, [r1, #2]
    232c:	4213      	tst	r3, r2
    232e:	d1fc      	bne.n	232a <_usb_d_dev_init+0x82>

static inline void hri_usbdevice_write_CTRLA_reg(const void *const hw, hri_usbdevice_ctrla_reg_t data)
{
	USB_CRITICAL_SECTION_ENTER();
	hri_usbdevice_wait_for_sync(hw, USB_SYNCBUSY_MASK);
	((Usb *)hw)->DEVICE.CTRLA.reg = data;
    2330:	4b09      	ldr	r3, [pc, #36]	; (2358 <_usb_d_dev_init+0xb0>)
    2332:	2204      	movs	r2, #4
    2334:	701a      	strb	r2, [r3, #0]
	_usb_d_dev_reset_epts();

	_usb_d_dev_load_calib();

	hri_usbdevice_write_CTRLA_reg(hw, USB_CTRLA_RUNSTDBY);
	hri_usbdevice_write_DESCADD_reg(hw, (uint32_t)prvt_inst.desc_table);
    2336:	4909      	ldr	r1, [pc, #36]	; (235c <_usb_d_dev_init+0xb4>)
}

static inline void hri_usbdevice_write_DESCADD_reg(const void *const hw, hri_usbdevice_descadd_reg_t data)
{
	USB_CRITICAL_SECTION_ENTER();
	((Usb *)hw)->DEVICE.DESCADD.reg = data;
    2338:	6259      	str	r1, [r3, #36]	; 0x24
}

static inline void hri_usbdevice_write_CTRLB_reg(const void *const hw, hri_usbdevice_ctrlb_reg_t data)
{
	USB_CRITICAL_SECTION_ENTER();
	((Usb *)hw)->DEVICE.CTRLB.reg = data;
    233a:	3a03      	subs	r2, #3
    233c:	811a      	strh	r2, [r3, #8]
	hri_usbdevice_write_CTRLB_reg(hw, spdconf[speed] | USB_DEVICE_CTRLB_DETACH);

	dev_inst.irq.handler = _usb_d_dev_handler;
    233e:	4b0b      	ldr	r3, [pc, #44]	; (236c <_usb_d_dev_init+0xc4>)
    2340:	660b      	str	r3, [r1, #96]	; 0x60
	dev_inst.irq.parameter = NULL;
    2342:	2300      	movs	r3, #0
    2344:	664b      	str	r3, [r1, #100]	; 0x64
	_irq_register(USB_IRQn, &dev_inst.irq);
    2346:	3160      	adds	r1, #96	; 0x60
    2348:	2007      	movs	r0, #7
    234a:	4b09      	ldr	r3, [pc, #36]	; (2370 <_usb_d_dev_init+0xc8>)
    234c:	4798      	blx	r3

	return ERR_NONE;
    234e:	2000      	movs	r0, #0
    2350:	e001      	b.n	2356 <_usb_d_dev_init+0xae>
		0, 0 /* Reserved */
	};

	hri_usbdevice_wait_for_sync(hw, USB_SYNCBUSY_SWRST);
	if (hri_usbdevice_get_CTRLA_ENABLE_bit(hw)) {
		return ERR_DENIED;
    2352:	2011      	movs	r0, #17
    2354:	4240      	negs	r0, r0
	dev_inst.irq.handler = _usb_d_dev_handler;
	dev_inst.irq.parameter = NULL;
	_irq_register(USB_IRQn, &dev_inst.irq);

	return ERR_NONE;
}
    2356:	bd08      	pop	{r3, pc}
    2358:	41005000 	.word	0x41005000
    235c:	2000008c 	.word	0x2000008c
    2360:	00001a41 	.word	0x00001a41
    2364:	00002021 	.word	0x00002021
    2368:	00806024 	.word	0x00806024
    236c:	00002069 	.word	0x00002069
    2370:	00000971 	.word	0x00000971

00002374 <_usb_d_dev_ep_stall>:
	return ERR_NONE;
}

int32_t _usb_d_dev_ep_stall(const uint8_t ep,
		const enum usb_ep_stall_ctrl ctrl)
{
    2374:	b5f0      	push	{r4, r5, r6, r7, lr}
	uint8_t epn = USB_EP_GET_N(ep);
    2376:	240f      	movs	r4, #15
    2378:	4004      	ands	r4, r0
	bool dir = USB_EP_GET_DIR(ep);
    237a:	09c2      	lsrs	r2, r0, #7
 * \param[in] epn Endpoint number.
 * \param[in] dir Endpoint direction.
 */
static inline struct _usb_d_dev_ep *_usb_d_dev_ept(uint8_t epn, bool dir)
{
	uint8_t ep_index = (epn == 0) ? 0 :
    237c:	2c00      	cmp	r4, #0
    237e:	d006      	beq.n	238e <_usb_d_dev_ep_stall+0x1a>
    2380:	1c23      	adds	r3, r4, #0
    2382:	2a00      	cmp	r2, #0
    2384:	d000      	beq.n	2388 <_usb_d_dev_ep_stall+0x14>
    2386:	1ca3      	adds	r3, r4, #2
	uint8_t epn = USB_EP_GET_N(ep);
	bool dir = USB_EP_GET_DIR(ep);
	struct _usb_d_dev_ep *ept = _usb_d_dev_ept(epn, dir);
	int32_t rc;

	if (epn > CONF_USB_D_MAX_EP_N) {
    2388:	2c02      	cmp	r4, #2
    238a:	d901      	bls.n	2390 <_usb_d_dev_ep_stall+0x1c>
    238c:	e095      	b.n	24ba <_usb_d_dev_ep_stall+0x146>
 */
static inline struct _usb_d_dev_ep *_usb_d_dev_ept(uint8_t epn, bool dir)
{
	uint8_t ep_index = (epn == 0) ? 0 :
			(dir ? (epn + CONF_USB_D_MAX_EP_N) : epn);
	return &dev_inst.ep[ep_index];
    238e:	2300      	movs	r3, #0

	if (epn > CONF_USB_D_MAX_EP_N) {
		return -USB_ERR_PARAM;
	}

	if (USB_EP_STALL_SET == ctrl) {
    2390:	2901      	cmp	r1, #1
    2392:	d122      	bne.n	23da <_usb_d_dev_ep_stall+0x66>
 */
static inline void _usbd_ep_set_stall(uint8_t epn, uint8_t bank_n, bool st)
{
	if (st) {
		hri_usbendpoint_set_EPSTATUS_reg(USB, epn,
				(USB_DEVICE_EPSTATUS_STALLRQ0 << bank_n));
    2394:	2610      	movs	r6, #16
    2396:	4096      	lsls	r6, r2
 * \param[in] st Stall status.
 */
static inline void _usbd_ep_set_stall(uint8_t epn, uint8_t bank_n, bool st)
{
	if (st) {
		hri_usbendpoint_set_EPSTATUS_reg(USB, epn,
    2398:	b2f6      	uxtb	r6, r6
 * \return Always 0, success.
 */
static inline int32_t _usb_d_dev_ep_stall_set(struct _usb_d_dev_ep *ept,
		bool dir)
{
	uint8_t epn = USB_EP_GET_N(ept->ep);
    239a:	4d49      	ldr	r5, [pc, #292]	; (24c0 <_usb_d_dev_ep_stall+0x14c>)
    239c:	0099      	lsls	r1, r3, #2
    239e:	18c8      	adds	r0, r1, r3
    23a0:	0080      	lsls	r0, r0, #2
    23a2:	1828      	adds	r0, r5, r0
    23a4:	3088      	adds	r0, #136	; 0x88
    23a6:	7980      	ldrb	r0, [r0, #6]
	return ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUS.reg & mask;
}

static inline void hri_usbendpoint_set_EPSTATUS_reg(const void *const hw, uint8_t submodule_index, hri_usbendpoint_epstatus_reg_t mask)
{
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSSET.reg = mask;
    23a8:	240f      	movs	r4, #15
    23aa:	4004      	ands	r4, r0
    23ac:	0160      	lsls	r0, r4, #5
    23ae:	4f45      	ldr	r7, [pc, #276]	; (24c4 <_usb_d_dev_ep_stall+0x150>)
    23b0:	46bc      	mov	ip, r7
    23b2:	4460      	add	r0, ip
    23b4:	7146      	strb	r6, [r0, #5]
	_usbd_ep_set_stall(epn, dir, true);
	_usbd_ep_int_en(epn, USB_DEVICE_EPINTFLAG_STALL0 << dir);
    23b6:	2020      	movs	r0, #32
    23b8:	4090      	lsls	r0, r2
 * \param[in] epn Endpoint number.
 * \param[in] flags Interrupt flags.
 */
static inline void _usbd_ep_int_en(uint8_t epn, uint32_t flags)
{
	hri_usbendpoint_set_EPINTEN_reg(USB, epn, flags);
    23ba:	b2c2      	uxtb	r2, r0
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = USB_DEVICE_EPINTENCLR_STALL1;
}

static inline void hri_usbendpoint_set_EPINTEN_reg(const void *const hw, uint8_t submodule_index, hri_usbendpoint_epinten_reg_t mask)
{
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENSET.reg = mask;
    23bc:	0164      	lsls	r4, r4, #5
    23be:	4842      	ldr	r0, [pc, #264]	; (24c8 <_usb_d_dev_ep_stall+0x154>)
    23c0:	4684      	mov	ip, r0
    23c2:	4464      	add	r4, ip
    23c4:	7062      	strb	r2, [r4, #1]
		bool dir)
{
	uint8_t epn = USB_EP_GET_N(ept->ep);
	_usbd_ep_set_stall(epn, dir, true);
	_usbd_ep_int_en(epn, USB_DEVICE_EPINTFLAG_STALL0 << dir);
	ept->flags.bits.is_stalled = 1;
    23c6:	18cb      	adds	r3, r1, r3
    23c8:	009b      	lsls	r3, r3, #2
    23ca:	18eb      	adds	r3, r5, r3
    23cc:	3388      	adds	r3, #136	; 0x88
    23ce:	79d9      	ldrb	r1, [r3, #7]
    23d0:	2208      	movs	r2, #8
    23d2:	430a      	orrs	r2, r1
    23d4:	71da      	strb	r2, [r3, #7]
	if (epn > CONF_USB_D_MAX_EP_N) {
		return -USB_ERR_PARAM;
	}

	if (USB_EP_STALL_SET == ctrl) {
		rc = _usb_d_dev_ep_stall_set(ept, dir);
    23d6:	2000      	movs	r0, #0
    23d8:	e071      	b.n	24be <_usb_d_dev_ep_stall+0x14a>
	} else if (USB_EP_STALL_CLR == ctrl) {
    23da:	2900      	cmp	r1, #0
    23dc:	d159      	bne.n	2492 <_usb_d_dev_ep_stall+0x11e>
 * \return Always 0, success.
 */
static inline int32_t _usb_d_dev_ep_stall_clr(struct _usb_d_dev_ep *ept,
		bool dir)
{
	uint8_t epn = USB_EP_GET_N(ept->ep);
    23de:	0099      	lsls	r1, r3, #2
    23e0:	18c9      	adds	r1, r1, r3
    23e2:	0089      	lsls	r1, r1, #2
    23e4:	4836      	ldr	r0, [pc, #216]	; (24c0 <_usb_d_dev_ep_stall+0x14c>)
    23e6:	1841      	adds	r1, r0, r1
    23e8:	3188      	adds	r1, #136	; 0x88
    23ea:	7989      	ldrb	r1, [r1, #6]
    23ec:	200f      	movs	r0, #15
    23ee:	4001      	ands	r1, r0
    23f0:	014d      	lsls	r5, r1, #5
    23f2:	4836      	ldr	r0, [pc, #216]	; (24cc <_usb_d_dev_ep_stall+0x158>)
    23f4:	4684      	mov	ip, r0
    23f6:	4465      	add	r5, ip
	USB_CRITICAL_SECTION_LEAVE();
}

static inline hri_usbendpoint_epstatus_reg_t hri_usbendpoint_read_EPSTATUS_reg(const void *const hw, uint8_t submodule_index)
{
	return ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUS.reg;
    23f8:	2083      	movs	r0, #131	; 0x83
    23fa:	0040      	lsls	r0, r0, #1
    23fc:	5c2e      	ldrb	r6, [r5, r0]
 */
static inline bool _usbd_ep_is_stalled(uint8_t epn, uint8_t bank_n)
{
	Usb *hw = USB;
	return (hri_usbendpoint_read_EPSTATUS_reg(hw, epn) &
			(USB_DEVICE_EPSTATUS_STALLRQ0 << bank_n));
    23fe:	2410      	movs	r4, #16
    2400:	4094      	lsls	r4, r2
	}

	if (USB_EP_STALL_SET == ctrl) {
		rc = _usb_d_dev_ep_stall_set(ept, dir);
	} else if (USB_EP_STALL_CLR == ctrl) {
		rc = _usb_d_dev_ep_stall_clr(ept, dir);
    2402:	2000      	movs	r0, #0
static inline int32_t _usb_d_dev_ep_stall_clr(struct _usb_d_dev_ep *ept,
		bool dir)
{
	uint8_t epn = USB_EP_GET_N(ept->ep);
	bool is_stalled = _usbd_ep_is_stalled(epn, dir);
	if (!is_stalled) {
    2404:	4226      	tst	r6, r4
    2406:	d05a      	beq.n	24be <_usb_d_dev_ep_stall+0x14a>
{
	if (st) {
		hri_usbendpoint_set_EPSTATUS_reg(USB, epn,
				(USB_DEVICE_EPSTATUS_STALLRQ0 << bank_n));
	} else {
		hri_usbendpoint_clear_EPSTATUS_reg(USB, epn,
    2408:	b2e4      	uxtb	r4, r4
	USB_CRITICAL_SECTION_LEAVE();
}

static inline void hri_usbendpoint_clear_EPSTATUS_reg(const void *const hw, uint8_t submodule_index, hri_usbendpoint_epstatus_reg_t mask)
{
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSCLR.reg = mask;
    240a:	3005      	adds	r0, #5
    240c:	30ff      	adds	r0, #255	; 0xff
    240e:	542c      	strb	r4, [r5, r0]
	bool is_stalled = _usbd_ep_is_stalled(epn, dir);
	if (!is_stalled) {
		return ERR_NONE;
	}
	_usbd_ep_set_stall(epn, dir, false);
	_usbd_ep_int_dis(epn, USB_DEVICE_EPINTFLAG_STALL0 << dir);
    2410:	38e4      	subs	r0, #228	; 0xe4
    2412:	1c04      	adds	r4, r0, #0
    2414:	4094      	lsls	r4, r2
 * \param[in] epn Endpoint number.
 * \param[in] flags Interrupt flags.
 */
static inline void _usbd_ep_int_dis(uint8_t epn, uint32_t flags)
{
	hri_usbendpoint_clear_EPINTEN_reg(USB, epn, flags);
    2416:	b2e4      	uxtb	r4, r4
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENSET.reg = data;
}

static inline void hri_usbendpoint_clear_EPINTEN_reg(const void *const hw, uint8_t submodule_index, hri_usbendpoint_epinten_reg_t mask)
{
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = mask;
    2418:	0149      	lsls	r1, r1, #5
    241a:	4e2b      	ldr	r6, [pc, #172]	; (24c8 <_usb_d_dev_ep_stall+0x154>)
    241c:	46b4      	mov	ip, r6
    241e:	4461      	add	r1, ip
    2420:	700c      	strb	r4, [r1, #0]
	return tmp;
}

static inline hri_usbendpoint_epintflag_reg_t hri_usbendpoint_read_EPINTFLAG_reg(const void *const hw, uint8_t submodule_index)
{
	return ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg;
    2422:	2108      	movs	r1, #8
    2424:	31ff      	adds	r1, #255	; 0xff
    2426:	5c69      	ldrb	r1, [r5, r1]
 */
static inline bool _usbd_ep_is_stall_sent(uint8_t epn, uint8_t bank_n)
{
	Usb *hw = USB;
	return (hri_usbendpoint_read_EPINTFLAG_reg(hw, epn) &
			(USB_DEVICE_EPINTFLAG_STALL0 << bank_n));
    2428:	4090      	lsls	r0, r2
	if (!is_stalled) {
		return ERR_NONE;
	}
	_usbd_ep_set_stall(epn, dir, false);
	_usbd_ep_int_dis(epn, USB_DEVICE_EPINTFLAG_STALL0 << dir);
	if (_usbd_ep_is_stall_sent(epn, dir)) {
    242a:	4201      	tst	r1, r0
    242c:	d008      	beq.n	2440 <_usb_d_dev_ep_stall+0xcc>
 * \param[in] epn Endpoint number.
 * \param[in] flags Interrupt flags.
 */
static inline void _usbd_ep_int_ack(uint8_t epn, uint32_t flags)
{
	hri_usbendpoint_clear_EPINTFLAG_reg(USB, epn, flags);
    242e:	b2c0      	uxtb	r0, r0
}

static inline void hri_usbendpoint_clear_EPINTFLAG_reg(const void *const hw, uint8_t submodule_index, hri_usbendpoint_epintflag_reg_t mask)
{
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    2430:	2108      	movs	r1, #8
    2432:	31ff      	adds	r1, #255	; 0xff
    2434:	5468      	strb	r0, [r5, r1]
	if (tgl) {
		hri_usbendpoint_set_EPSTATUS_reg(USB, epn,
				(USB_DEVICE_EPSTATUS_DTGLOUT << bank_n));
	} else {
		hri_usbendpoint_clear_EPSTATUS_reg(USB, epn,
				(USB_DEVICE_EPSTATUS_DTGLOUT << bank_n));
    2436:	2001      	movs	r0, #1
    2438:	4090      	lsls	r0, r2
{
	if (tgl) {
		hri_usbendpoint_set_EPSTATUS_reg(USB, epn,
				(USB_DEVICE_EPSTATUS_DTGLOUT << bank_n));
	} else {
		hri_usbendpoint_clear_EPSTATUS_reg(USB, epn,
    243a:	b2c2      	uxtb	r2, r0
	USB_CRITICAL_SECTION_LEAVE();
}

static inline void hri_usbendpoint_clear_EPSTATUS_reg(const void *const hw, uint8_t submodule_index, hri_usbendpoint_epstatus_reg_t mask)
{
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSCLR.reg = mask;
    243c:	3903      	subs	r1, #3
    243e:	546a      	strb	r2, [r5, r1]
	_usbd_ep_int_dis(epn, USB_DEVICE_EPINTFLAG_STALL0 << dir);
	if (_usbd_ep_is_stall_sent(epn, dir)) {
		_usbd_ep_ack_stall(epn, dir);
		_usbd_ep_set_toggle(epn, dir, 0);
	}
	if (_usb_d_dev_ep_is_ctrl(ept)) {
    2440:	009a      	lsls	r2, r3, #2
    2442:	18d2      	adds	r2, r2, r3
    2444:	0092      	lsls	r2, r2, #2
    2446:	491e      	ldr	r1, [pc, #120]	; (24c0 <_usb_d_dev_ep_stall+0x14c>)
    2448:	188a      	adds	r2, r1, r2
    244a:	3278      	adds	r2, #120	; 0x78
    244c:	7dd2      	ldrb	r2, [r2, #23]
    244e:	2107      	movs	r1, #7
    2450:	400a      	ands	r2, r1
    2452:	2a01      	cmp	r2, #1
    2454:	d111      	bne.n	247a <_usb_d_dev_ep_stall+0x106>
	USB_CRITICAL_SECTION_LEAVE();
}

static inline hri_usbendpoint_epstatus_reg_t hri_usbendpoint_read_EPSTATUS_reg(const void *const hw, uint8_t submodule_index)
{
	return ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUS.reg;
    2456:	3206      	adds	r2, #6
    2458:	32ff      	adds	r2, #255	; 0xff
    245a:	5ca9      	ldrb	r1, [r5, r2]
	}

	if (USB_EP_STALL_SET == ctrl) {
		rc = _usb_d_dev_ep_stall_set(ept, dir);
	} else if (USB_EP_STALL_CLR == ctrl) {
		rc = _usb_d_dev_ep_stall_clr(ept, dir);
    245c:	2000      	movs	r0, #0
	if (_usbd_ep_is_stall_sent(epn, dir)) {
		_usbd_ep_ack_stall(epn, dir);
		_usbd_ep_set_toggle(epn, dir, 0);
	}
	if (_usb_d_dev_ep_is_ctrl(ept)) {
		if ((hri_usbendpoint_read_EPSTATUS_reg(USB, epn) &
    245e:	3ad6      	subs	r2, #214	; 0xd6
    2460:	4211      	tst	r1, r2
    2462:	d12c      	bne.n	24be <_usb_d_dev_ep_stall+0x14a>
				USB_DEVICE_EPSTATUS_STALLRQ_Msk) == 0) {
			ept->flags.bits.is_stalled = 0;
    2464:	009a      	lsls	r2, r3, #2
    2466:	18d3      	adds	r3, r2, r3
    2468:	009b      	lsls	r3, r3, #2
    246a:	4a15      	ldr	r2, [pc, #84]	; (24c0 <_usb_d_dev_ep_stall+0x14c>)
    246c:	18d3      	adds	r3, r2, r3
    246e:	3388      	adds	r3, #136	; 0x88
    2470:	79da      	ldrb	r2, [r3, #7]
    2472:	2108      	movs	r1, #8
    2474:	438a      	bics	r2, r1
    2476:	71da      	strb	r2, [r3, #7]
    2478:	e021      	b.n	24be <_usb_d_dev_ep_stall+0x14a>
		}
	} else {
		ept->flags.bits.is_stalled = 0;
    247a:	009a      	lsls	r2, r3, #2
    247c:	18d3      	adds	r3, r2, r3
    247e:	009b      	lsls	r3, r3, #2
    2480:	4a0f      	ldr	r2, [pc, #60]	; (24c0 <_usb_d_dev_ep_stall+0x14c>)
    2482:	18d3      	adds	r3, r2, r3
    2484:	3388      	adds	r3, #136	; 0x88
    2486:	79da      	ldrb	r2, [r3, #7]
    2488:	2108      	movs	r1, #8
    248a:	438a      	bics	r2, r1
    248c:	71da      	strb	r2, [r3, #7]
	}

	if (USB_EP_STALL_SET == ctrl) {
		rc = _usb_d_dev_ep_stall_set(ept, dir);
	} else if (USB_EP_STALL_CLR == ctrl) {
		rc = _usb_d_dev_ep_stall_clr(ept, dir);
    248e:	2000      	movs	r0, #0
    2490:	e015      	b.n	24be <_usb_d_dev_ep_stall+0x14a>
 * \retval \c false Endpoint is not stalled.
 */
static inline int32_t _usb_d_dev_ep_stall_get(struct _usb_d_dev_ep *ept,
		bool dir)
{
	uint8_t epn = USB_EP_GET_N(ept->ep);
    2492:	0099      	lsls	r1, r3, #2
    2494:	18cb      	adds	r3, r1, r3
    2496:	009b      	lsls	r3, r3, #2
    2498:	4909      	ldr	r1, [pc, #36]	; (24c0 <_usb_d_dev_ep_stall+0x14c>)
    249a:	18cb      	adds	r3, r1, r3
    249c:	3388      	adds	r3, #136	; 0x88
    249e:	799b      	ldrb	r3, [r3, #6]
    24a0:	210f      	movs	r1, #15
    24a2:	400b      	ands	r3, r1
    24a4:	015b      	lsls	r3, r3, #5
    24a6:	4907      	ldr	r1, [pc, #28]	; (24c4 <_usb_d_dev_ep_stall+0x150>)
    24a8:	468c      	mov	ip, r1
    24aa:	4463      	add	r3, ip
    24ac:	7998      	ldrb	r0, [r3, #6]
 */
static inline bool _usbd_ep_is_stalled(uint8_t epn, uint8_t bank_n)
{
	Usb *hw = USB;
	return (hri_usbendpoint_read_EPSTATUS_reg(hw, epn) &
			(USB_DEVICE_EPSTATUS_STALLRQ0 << bank_n));
    24ae:	2310      	movs	r3, #16
    24b0:	4093      	lsls	r3, r2
 * \return \c true if it's stalled.
 */
static inline bool _usbd_ep_is_stalled(uint8_t epn, uint8_t bank_n)
{
	Usb *hw = USB;
	return (hri_usbendpoint_read_EPSTATUS_reg(hw, epn) &
    24b2:	4018      	ands	r0, r3
	if (USB_EP_STALL_SET == ctrl) {
		rc = _usb_d_dev_ep_stall_set(ept, dir);
	} else if (USB_EP_STALL_CLR == ctrl) {
		rc = _usb_d_dev_ep_stall_clr(ept, dir);
	} else {
		rc = _usb_d_dev_ep_stall_get(ept, dir);
    24b4:	1e43      	subs	r3, r0, #1
    24b6:	4198      	sbcs	r0, r3
    24b8:	e001      	b.n	24be <_usb_d_dev_ep_stall+0x14a>
	bool dir = USB_EP_GET_DIR(ep);
	struct _usb_d_dev_ep *ept = _usb_d_dev_ept(epn, dir);
	int32_t rc;

	if (epn > CONF_USB_D_MAX_EP_N) {
		return -USB_ERR_PARAM;
    24ba:	2012      	movs	r0, #18
    24bc:	4240      	negs	r0, r0
		rc = _usb_d_dev_ep_stall_clr(ept, dir);
	} else {
		rc = _usb_d_dev_ep_stall_get(ept, dir);
	}
	return rc;
}
    24be:	bdf0      	pop	{r4, r5, r6, r7, pc}
    24c0:	2000008c 	.word	0x2000008c
    24c4:	41005100 	.word	0x41005100
    24c8:	41005108 	.word	0x41005108
    24cc:	41005000 	.word	0x41005000

000024d0 <_usb_d_dev_ep_read_req>:
	_usbd_ep_int_dis(epn, intflags[dir]);
	_usb_d_dev_trans_done(ept, code);
}

int32_t _usb_d_dev_ep_read_req(const uint8_t ep, uint8_t *req_buf)
{
    24d0:	b538      	push	{r3, r4, r5, lr}
	uint8_t epn = USB_EP_GET_N(ep);
    24d2:	230f      	movs	r3, #15
    24d4:	4018      	ands	r0, r3
	UsbDeviceDescBank *bank = prvt_inst.desc_table[epn].DeviceDescBank;
    24d6:	0143      	lsls	r3, r0, #5
    24d8:	4a15      	ldr	r2, [pc, #84]	; (2530 <_usb_d_dev_ep_read_req+0x60>)
    24da:	18d3      	adds	r3, r2, r3
	uint32_t addr = bank[0].ADDR.reg;
    24dc:	681a      	ldr	r2, [r3, #0]
	uint16_t bytes = bank[0].PCKSIZE.bit.BYTE_COUNT;
    24de:	685b      	ldr	r3, [r3, #4]
    24e0:	049b      	lsls	r3, r3, #18
    24e2:	0c9d      	lsrs	r5, r3, #18

	if (epn > CONF_USB_D_MAX_EP_N || !req_buf) {
    24e4:	2802      	cmp	r0, #2
    24e6:	d81a      	bhi.n	251e <_usb_d_dev_ep_read_req+0x4e>
    24e8:	2900      	cmp	r1, #0
    24ea:	d01b      	beq.n	2524 <_usb_d_dev_ep_read_req+0x54>
    24ec:	0140      	lsls	r0, r0, #5
    24ee:	4b11      	ldr	r3, [pc, #68]	; (2534 <_usb_d_dev_ep_read_req+0x64>)
    24f0:	18c4      	adds	r4, r0, r3
	USB_CRITICAL_SECTION_LEAVE();
}

static inline hri_usbendpoint_epcfg_reg_t hri_usbendpoint_read_EPCFG_reg(const void *const hw, uint8_t submodule_index)
{
	return ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPCFG.reg;
    24f2:	2380      	movs	r3, #128	; 0x80
    24f4:	005b      	lsls	r3, r3, #1
    24f6:	5ce3      	ldrb	r3, [r4, r3]
		return -USB_ERR_PARAM;
	}
	if (!_usbd_ep_is_ctrl(epn)) {
    24f8:	2b11      	cmp	r3, #17
    24fa:	d116      	bne.n	252a <_usb_d_dev_ep_read_req+0x5a>
}

static inline hri_usbendpoint_epintflag_reg_t hri_usbendpoint_get_EPINTFLAG_reg(const void *const hw, uint8_t submodule_index, hri_usbendpoint_epintflag_reg_t mask)
{
    uint8_t tmp;
	tmp = ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg;
    24fc:	2308      	movs	r3, #8
    24fe:	33ff      	adds	r3, #255	; 0xff
    2500:	5ce3      	ldrb	r3, [r4, r3]
		return -USB_ERR_FUNC;
	}
	if (!_usbd_ep_is_setup(epn)) {
		return ERR_NONE;
    2502:	2000      	movs	r0, #0
		return -USB_ERR_PARAM;
	}
	if (!_usbd_ep_is_ctrl(epn)) {
		return -USB_ERR_FUNC;
	}
	if (!_usbd_ep_is_setup(epn)) {
    2504:	06db      	lsls	r3, r3, #27
    2506:	d512      	bpl.n	252e <_usb_d_dev_ep_read_req+0x5e>
    2508:	1c08      	adds	r0, r1, #0
		return ERR_NONE;
	}
	memcpy(req_buf, (void*)addr, 8);
    250a:	1c11      	adds	r1, r2, #0
    250c:	2208      	movs	r2, #8
    250e:	4b0a      	ldr	r3, [pc, #40]	; (2538 <_usb_d_dev_ep_read_req+0x68>)
    2510:	4798      	blx	r3
	return ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg;
}

static inline void hri_usbendpoint_clear_EPINTFLAG_reg(const void *const hw, uint8_t submodule_index, hri_usbendpoint_epintflag_reg_t mask)
{
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    2512:	2210      	movs	r2, #16
    2514:	2308      	movs	r3, #8
    2516:	33ff      	adds	r3, #255	; 0xff
    2518:	54e2      	strb	r2, [r4, r3]
	_usbd_ep_ack_setup(epn);

	return bytes;
    251a:	1c28      	adds	r0, r5, #0
    251c:	e007      	b.n	252e <_usb_d_dev_ep_read_req+0x5e>
	UsbDeviceDescBank *bank = prvt_inst.desc_table[epn].DeviceDescBank;
	uint32_t addr = bank[0].ADDR.reg;
	uint16_t bytes = bank[0].PCKSIZE.bit.BYTE_COUNT;

	if (epn > CONF_USB_D_MAX_EP_N || !req_buf) {
		return -USB_ERR_PARAM;
    251e:	2012      	movs	r0, #18
    2520:	4240      	negs	r0, r0
    2522:	e004      	b.n	252e <_usb_d_dev_ep_read_req+0x5e>
    2524:	2012      	movs	r0, #18
    2526:	4240      	negs	r0, r0
    2528:	e001      	b.n	252e <_usb_d_dev_ep_read_req+0x5e>
	}
	if (!_usbd_ep_is_ctrl(epn)) {
		return -USB_ERR_FUNC;
    252a:	2013      	movs	r0, #19
    252c:	4240      	negs	r0, r0
	}
	memcpy(req_buf, (void*)addr, 8);
	_usbd_ep_ack_setup(epn);

	return bytes;
}
    252e:	bd38      	pop	{r3, r4, r5, pc}
    2530:	2000008c 	.word	0x2000008c
    2534:	41005000 	.word	0x41005000
    2538:	000031e5 	.word	0x000031e5

0000253c <_usb_d_dev_ep_trans>:

int32_t _usb_d_dev_ep_trans(const struct usb_d_transfer *trans)
{
    253c:	b5f0      	push	{r4, r5, r6, r7, lr}
    253e:	464f      	mov	r7, r9
    2540:	4646      	mov	r6, r8
    2542:	b4c0      	push	{r6, r7}
    2544:	b083      	sub	sp, #12
	uint8_t epn = USB_EP_GET_N(trans->ep);
    2546:	7a06      	ldrb	r6, [r0, #8]
    2548:	220f      	movs	r2, #15
    254a:	4032      	ands	r2, r6
	bool dir = USB_EP_GET_DIR(trans->ep);
    254c:	09f6      	lsrs	r6, r6, #7
 * \param[in] epn Endpoint number.
 * \param[in] dir Endpoint direction.
 */
static inline struct _usb_d_dev_ep *_usb_d_dev_ept(uint8_t epn, bool dir)
{
	uint8_t ep_index = (epn == 0) ? 0 :
    254e:	2a00      	cmp	r2, #0
    2550:	d100      	bne.n	2554 <_usb_d_dev_ep_trans+0x18>
    2552:	e0c2      	b.n	26da <_usb_d_dev_ep_trans+0x19e>
    2554:	1c13      	adds	r3, r2, #0
    2556:	2e00      	cmp	r6, #0
    2558:	d000      	beq.n	255c <_usb_d_dev_ep_trans+0x20>
    255a:	1c93      	adds	r3, r2, #2
			(dir ? (epn + CONF_USB_D_MAX_EP_N) : epn);
	return &dev_inst.ep[ep_index];
    255c:	1c1d      	adds	r5, r3, #0
    255e:	4965      	ldr	r1, [pc, #404]	; (26f4 <_usb_d_dev_ep_trans+0x1b8>)
    2560:	009f      	lsls	r7, r3, #2
    2562:	18fc      	adds	r4, r7, r3
    2564:	00a4      	lsls	r4, r4, #2
    2566:	190c      	adds	r4, r1, r4
    2568:	347c      	adds	r4, #124	; 0x7c
{
	uint8_t epn = USB_EP_GET_N(trans->ep);
	bool dir = USB_EP_GET_DIR(trans->ep);
	struct _usb_d_dev_ep *ept = _usb_d_dev_ept(epn, dir);

	uint16_t size_mask = (ept->size == 1023) ? 1023 : (ept->size - 1);
    256a:	18fb      	adds	r3, r7, r3
    256c:	009b      	lsls	r3, r3, #2
    256e:	18cb      	adds	r3, r1, r3
    2570:	3388      	adds	r3, #136	; 0x88
    2572:	889b      	ldrh	r3, [r3, #4]
    2574:	4960      	ldr	r1, [pc, #384]	; (26f8 <_usb_d_dev_ep_trans+0x1bc>)
    2576:	428b      	cmp	r3, r1
    2578:	d103      	bne.n	2582 <_usb_d_dev_ep_trans+0x46>
    257a:	e005      	b.n	2588 <_usb_d_dev_ep_trans+0x4c>
 */
static inline struct _usb_d_dev_ep *_usb_d_dev_ept(uint8_t epn, bool dir)
{
	uint8_t ep_index = (epn == 0) ? 0 :
			(dir ? (epn + CONF_USB_D_MAX_EP_N) : epn);
	return &dev_inst.ep[ep_index];
    257c:	4c5d      	ldr	r4, [pc, #372]	; (26f4 <_usb_d_dev_ep_trans+0x1b8>)
    257e:	347c      	adds	r4, #124	; 0x7c
    2580:	2500      	movs	r5, #0
{
	uint8_t epn = USB_EP_GET_N(trans->ep);
	bool dir = USB_EP_GET_DIR(trans->ep);
	struct _usb_d_dev_ep *ept = _usb_d_dev_ept(epn, dir);

	uint16_t size_mask = (ept->size == 1023) ? 1023 : (ept->size - 1);
    2582:	3b01      	subs	r3, #1
    2584:	b29b      	uxth	r3, r3
    2586:	e000      	b.n	258a <_usb_d_dev_ep_trans+0x4e>
    2588:	4b5b      	ldr	r3, [pc, #364]	; (26f8 <_usb_d_dev_ep_trans+0x1bc>)
	bool size_n_aligned = (trans->size & size_mask);
    258a:	6841      	ldr	r1, [r0, #4]
    258c:	400b      	ands	r3, r1
    258e:	1e5f      	subs	r7, r3, #1
    2590:	41bb      	sbcs	r3, r7
    2592:	b2df      	uxtb	r7, r3

	bool use_cache = false;

	volatile hal_atomic_t flags;

	if (epn > CONF_USB_D_MAX_EP_N) {
    2594:	2a02      	cmp	r2, #2
    2596:	d900      	bls.n	259a <_usb_d_dev_ep_trans+0x5e>
    2598:	e08d      	b.n	26b6 <_usb_d_dev_ep_trans+0x17a>
	 * 1. Buffer not in RAM (cache all).
	 * 2. IN/OUT with unaligned buffer (cache all).
	 * 3. OUT with unaligned packet size (cache last packet).
	 * 4. OUT size < 8 (sub-case for 3).
	 */
	if (!_usb_is_addr4dma(trans->buf, trans->size) ||
    259a:	6803      	ldr	r3, [r0, #0]
    259c:	2280      	movs	r2, #128	; 0x80
    259e:	0592      	lsls	r2, r2, #22
    25a0:	4293      	cmp	r3, r2
    25a2:	d905      	bls.n	25b0 <_usb_d_dev_ep_trans+0x74>
    25a4:	18c9      	adds	r1, r1, r3
    25a6:	4a55      	ldr	r2, [pc, #340]	; (26fc <_usb_d_dev_ep_trans+0x1c0>)
    25a8:	4291      	cmp	r1, r2
    25aa:	d801      	bhi.n	25b0 <_usb_d_dev_ep_trans+0x74>
    25ac:	079b      	lsls	r3, r3, #30
    25ae:	d00b      	beq.n	25c8 <_usb_d_dev_ep_trans+0x8c>
			(!_usb_is_aligned(trans->buf))) {
		if (!ept->cache) {
    25b0:	00ab      	lsls	r3, r5, #2
    25b2:	195b      	adds	r3, r3, r5
    25b4:	009b      	lsls	r3, r3, #2
    25b6:	4a4f      	ldr	r2, [pc, #316]	; (26f4 <_usb_d_dev_ep_trans+0x1b8>)
    25b8:	18d3      	adds	r3, r2, r3
    25ba:	3380      	adds	r3, #128	; 0x80
    25bc:	689b      	ldr	r3, [r3, #8]
    25be:	2b00      	cmp	r3, #0
    25c0:	d07c      	beq.n	26bc <_usb_d_dev_ep_trans+0x180>
			return -USB_ERR_FUNC;
		}
		/* Use cache all the time. */
		use_cache = true;
    25c2:	2301      	movs	r3, #1
    25c4:	4698      	mov	r8, r3
    25c6:	e001      	b.n	25cc <_usb_d_dev_ep_trans+0x90>
	struct _usb_d_dev_ep *ept = _usb_d_dev_ept(epn, dir);

	uint16_t size_mask = (ept->size == 1023) ? 1023 : (ept->size - 1);
	bool size_n_aligned = (trans->size & size_mask);

	bool use_cache = false;
    25c8:	2300      	movs	r3, #0
    25ca:	4698      	mov	r8, r3
			return -USB_ERR_FUNC;
		}
		/* Use cache all the time. */
		use_cache = true;
	}
	if (!dir && size_n_aligned) {
    25cc:	2e00      	cmp	r6, #0
    25ce:	d10a      	bne.n	25e6 <_usb_d_dev_ep_trans+0xaa>
    25d0:	2f00      	cmp	r7, #0
    25d2:	d008      	beq.n	25e6 <_usb_d_dev_ep_trans+0xaa>
		if (!ept->cache) {
    25d4:	00ab      	lsls	r3, r5, #2
    25d6:	195b      	adds	r3, r3, r5
    25d8:	009b      	lsls	r3, r3, #2
    25da:	4a46      	ldr	r2, [pc, #280]	; (26f4 <_usb_d_dev_ep_trans+0x1b8>)
    25dc:	18d3      	adds	r3, r2, r3
    25de:	3380      	adds	r3, #128	; 0x80
    25e0:	689b      	ldr	r3, [r3, #8]
    25e2:	2b00      	cmp	r3, #0
    25e4:	d06d      	beq.n	26c2 <_usb_d_dev_ep_trans+0x186>
    25e6:	4681      	mov	r9, r0
		}
		/* Set 'use_cache' on last packet. */
	}

	/* Check halt */
	if (ept->flags.bits.is_stalled) {
    25e8:	00ab      	lsls	r3, r5, #2
    25ea:	195b      	adds	r3, r3, r5
    25ec:	009b      	lsls	r3, r3, #2
    25ee:	4a41      	ldr	r2, [pc, #260]	; (26f4 <_usb_d_dev_ep_trans+0x1b8>)
    25f0:	18d3      	adds	r3, r2, r3
    25f2:	3378      	adds	r3, #120	; 0x78
    25f4:	7ddb      	ldrb	r3, [r3, #23]
    25f6:	071b      	lsls	r3, r3, #28
    25f8:	d504      	bpl.n	2604 <_usb_d_dev_ep_trans+0xc8>
		atomic_leave_critical(&flags);
    25fa:	a801      	add	r0, sp, #4
    25fc:	4b40      	ldr	r3, [pc, #256]	; (2700 <_usb_d_dev_ep_trans+0x1c4>)
    25fe:	4798      	blx	r3
		return USB_HALTED;
    2600:	2002      	movs	r0, #2
    2602:	e072      	b.n	26ea <_usb_d_dev_ep_trans+0x1ae>
	}

	/* Try to start transactions. */

	atomic_enter_critical(&flags);
    2604:	a801      	add	r0, sp, #4
    2606:	4b3f      	ldr	r3, [pc, #252]	; (2704 <_usb_d_dev_ep_trans+0x1c8>)
    2608:	4798      	blx	r3
	if (_usb_d_dev_ep_is_busy(ept)) {
    260a:	00ab      	lsls	r3, r5, #2
    260c:	195b      	adds	r3, r3, r5
    260e:	009b      	lsls	r3, r3, #2
    2610:	4a38      	ldr	r2, [pc, #224]	; (26f4 <_usb_d_dev_ep_trans+0x1b8>)
    2612:	18d3      	adds	r3, r2, r3
    2614:	3378      	adds	r3, #120	; 0x78
    2616:	7ddb      	ldrb	r3, [r3, #23]
    2618:	065b      	lsls	r3, r3, #25
    261a:	d504      	bpl.n	2626 <_usb_d_dev_ep_trans+0xea>
		atomic_leave_critical(&flags);
    261c:	a801      	add	r0, sp, #4
    261e:	4b38      	ldr	r3, [pc, #224]	; (2700 <_usb_d_dev_ep_trans+0x1c4>)
    2620:	4798      	blx	r3
		return USB_BUSY;
    2622:	2001      	movs	r0, #1
    2624:	e061      	b.n	26ea <_usb_d_dev_ep_trans+0x1ae>
	}
	atomic_leave_critical(&flags);
    2626:	a801      	add	r0, sp, #4
    2628:	4b35      	ldr	r3, [pc, #212]	; (2700 <_usb_d_dev_ep_trans+0x1c4>)
    262a:	4798      	blx	r3

	/* Copy transaction information. */
	ept->trans_buf = trans->buf;
    262c:	00ab      	lsls	r3, r5, #2
    262e:	195b      	adds	r3, r3, r5
    2630:	009b      	lsls	r3, r3, #2
    2632:	4a30      	ldr	r2, [pc, #192]	; (26f4 <_usb_d_dev_ep_trans+0x1b8>)
    2634:	18d3      	adds	r3, r2, r3
    2636:	1c1a      	adds	r2, r3, #0
    2638:	4649      	mov	r1, r9
    263a:	6809      	ldr	r1, [r1, #0]
    263c:	67d9      	str	r1, [r3, #124]	; 0x7c
    263e:	3278      	adds	r2, #120	; 0x78
	ept->trans_size = trans->size;
    2640:	4649      	mov	r1, r9
    2642:	6849      	ldr	r1, [r1, #4]
    2644:	6091      	str	r1, [r2, #8]
	ept->trans_count = 0;
    2646:	3208      	adds	r2, #8
    2648:	2100      	movs	r1, #0
    264a:	6051      	str	r1, [r2, #4]

	ept->flags.bits.dir = dir;
    264c:	3388      	adds	r3, #136	; 0x88
    264e:	01f0      	lsls	r0, r6, #7
    2650:	79da      	ldrb	r2, [r3, #7]
    2652:	317f      	adds	r1, #127	; 0x7f
    2654:	400a      	ands	r2, r1
	ept->flags.bits.use_cache = use_cache;
    2656:	4641      	mov	r1, r8
    2658:	0149      	lsls	r1, r1, #5
    265a:	4302      	orrs	r2, r0
    265c:	2020      	movs	r0, #32
    265e:	4382      	bics	r2, r0
    2660:	430a      	orrs	r2, r1
    2662:	71da      	strb	r2, [r3, #7]
	ept->flags.bits.need_zlp = (trans->zlp && (!size_n_aligned));
    2664:	464b      	mov	r3, r9
    2666:	7a5b      	ldrb	r3, [r3, #9]
    2668:	2200      	movs	r2, #0
    266a:	2b00      	cmp	r3, #0
    266c:	d001      	beq.n	2672 <_usb_d_dev_ep_trans+0x136>
    266e:	3201      	adds	r2, #1
    2670:	407a      	eors	r2, r7
    2672:	4820      	ldr	r0, [pc, #128]	; (26f4 <_usb_d_dev_ep_trans+0x1b8>)
    2674:	00a9      	lsls	r1, r5, #2
    2676:	194b      	adds	r3, r1, r5
    2678:	009b      	lsls	r3, r3, #2
    267a:	18c3      	adds	r3, r0, r3
    267c:	3388      	adds	r3, #136	; 0x88
    267e:	2701      	movs	r7, #1
    2680:	403a      	ands	r2, r7
    2682:	0112      	lsls	r2, r2, #4
    2684:	79db      	ldrb	r3, [r3, #7]
    2686:	370f      	adds	r7, #15
    2688:	43bb      	bics	r3, r7
	ept->flags.bits.is_busy = 1;
    268a:	194d      	adds	r5, r1, r5
    268c:	00ad      	lsls	r5, r5, #2
    268e:	1945      	adds	r5, r0, r5
    2690:	3588      	adds	r5, #136	; 0x88
    2692:	431a      	orrs	r2, r3
    2694:	2340      	movs	r3, #64	; 0x40
    2696:	431a      	orrs	r2, r3
    2698:	71ea      	strb	r2, [r5, #7]

	if (dir) {
    269a:	2e00      	cmp	r6, #0
    269c:	d005      	beq.n	26aa <_usb_d_dev_ep_trans+0x16e>
		_usb_d_dev_in_next(ept, false);
    269e:	1c20      	adds	r0, r4, #0
    26a0:	2100      	movs	r1, #0
    26a2:	4b19      	ldr	r3, [pc, #100]	; (2708 <_usb_d_dev_ep_trans+0x1cc>)
    26a4:	4798      	blx	r3
	} else {
		_usb_d_dev_out_next(ept, false);
	}

	return ERR_NONE;
    26a6:	2000      	movs	r0, #0
    26a8:	e01f      	b.n	26ea <_usb_d_dev_ep_trans+0x1ae>
	ept->flags.bits.is_busy = 1;

	if (dir) {
		_usb_d_dev_in_next(ept, false);
	} else {
		_usb_d_dev_out_next(ept, false);
    26aa:	1c20      	adds	r0, r4, #0
    26ac:	2100      	movs	r1, #0
    26ae:	4b17      	ldr	r3, [pc, #92]	; (270c <_usb_d_dev_ep_trans+0x1d0>)
    26b0:	4798      	blx	r3
	}

	return ERR_NONE;
    26b2:	2000      	movs	r0, #0
    26b4:	e019      	b.n	26ea <_usb_d_dev_ep_trans+0x1ae>
	bool use_cache = false;

	volatile hal_atomic_t flags;

	if (epn > CONF_USB_D_MAX_EP_N) {
		return -USB_ERR_PARAM;
    26b6:	2012      	movs	r0, #18
    26b8:	4240      	negs	r0, r0
    26ba:	e016      	b.n	26ea <_usb_d_dev_ep_trans+0x1ae>
	 * 4. OUT size < 8 (sub-case for 3).
	 */
	if (!_usb_is_addr4dma(trans->buf, trans->size) ||
			(!_usb_is_aligned(trans->buf))) {
		if (!ept->cache) {
			return -USB_ERR_FUNC;
    26bc:	2013      	movs	r0, #19
    26be:	4240      	negs	r0, r0
    26c0:	e013      	b.n	26ea <_usb_d_dev_ep_trans+0x1ae>
		/* Use cache all the time. */
		use_cache = true;
	}
	if (!dir && size_n_aligned) {
		if (!ept->cache) {
			return -USB_ERR_PARAM;
    26c2:	2012      	movs	r0, #18
    26c4:	4240      	negs	r0, r0
    26c6:	e010      	b.n	26ea <_usb_d_dev_ep_trans+0x1ae>
	uint8_t epn = USB_EP_GET_N(trans->ep);
	bool dir = USB_EP_GET_DIR(trans->ep);
	struct _usb_d_dev_ep *ept = _usb_d_dev_ept(epn, dir);

	uint16_t size_mask = (ept->size == 1023) ? 1023 : (ept->size - 1);
	bool size_n_aligned = (trans->size & size_mask);
    26c8:	6841      	ldr	r1, [r0, #4]
    26ca:	058b      	lsls	r3, r1, #22
    26cc:	1e5f      	subs	r7, r3, #1
    26ce:	41bb      	sbcs	r3, r7
    26d0:	b2df      	uxtb	r7, r3
 */
static inline struct _usb_d_dev_ep *_usb_d_dev_ept(uint8_t epn, bool dir)
{
	uint8_t ep_index = (epn == 0) ? 0 :
			(dir ? (epn + CONF_USB_D_MAX_EP_N) : epn);
	return &dev_inst.ep[ep_index];
    26d2:	4c08      	ldr	r4, [pc, #32]	; (26f4 <_usb_d_dev_ep_trans+0x1b8>)
    26d4:	347c      	adds	r4, #124	; 0x7c
    26d6:	2500      	movs	r5, #0
    26d8:	e75f      	b.n	259a <_usb_d_dev_ep_trans+0x5e>
{
	uint8_t epn = USB_EP_GET_N(trans->ep);
	bool dir = USB_EP_GET_DIR(trans->ep);
	struct _usb_d_dev_ep *ept = _usb_d_dev_ept(epn, dir);

	uint16_t size_mask = (ept->size == 1023) ? 1023 : (ept->size - 1);
    26da:	4b06      	ldr	r3, [pc, #24]	; (26f4 <_usb_d_dev_ep_trans+0x1b8>)
    26dc:	3360      	adds	r3, #96	; 0x60
    26de:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
    26e0:	4905      	ldr	r1, [pc, #20]	; (26f8 <_usb_d_dev_ep_trans+0x1bc>)
    26e2:	428b      	cmp	r3, r1
    26e4:	d000      	beq.n	26e8 <_usb_d_dev_ep_trans+0x1ac>
    26e6:	e749      	b.n	257c <_usb_d_dev_ep_trans+0x40>
    26e8:	e7ee      	b.n	26c8 <_usb_d_dev_ep_trans+0x18c>
	} else {
		_usb_d_dev_out_next(ept, false);
	}

	return ERR_NONE;
}
    26ea:	b003      	add	sp, #12
    26ec:	bc0c      	pop	{r2, r3}
    26ee:	4690      	mov	r8, r2
    26f0:	4699      	mov	r9, r3
    26f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    26f4:	2000008c 	.word	0x2000008c
    26f8:	000003ff 	.word	0x000003ff
    26fc:	20007fff 	.word	0x20007fff
    2700:	000027e9 	.word	0x000027e9
    2704:	000027d9 	.word	0x000027d9
    2708:	00001c25 	.word	0x00001c25
    270c:	00001de5 	.word	0x00001de5

00002710 <_usb_d_dev_register_ep_callback>:

void _usb_d_dev_register_ep_callback(const enum usb_d_dev_ep_cb_type type,
		const FUNC_PTR func)
{
	FUNC_PTR f = (func == NULL) ?
			(FUNC_PTR)_dummy_func_no_return : (FUNC_PTR)func;
    2710:	2900      	cmp	r1, #0
    2712:	d100      	bne.n	2716 <_usb_d_dev_register_ep_callback+0x6>
    2714:	4907      	ldr	r1, [pc, #28]	; (2734 <_usb_d_dev_register_ep_callback+0x24>)
	if (type == USB_D_DEV_EP_CB_SETUP) {
    2716:	2800      	cmp	r0, #0
    2718:	d102      	bne.n	2720 <_usb_d_dev_register_ep_callback+0x10>
		dev_inst.ep_callbacks.setup = (_usb_d_dev_ep_cb_setup_t)f;
    271a:	4b07      	ldr	r3, [pc, #28]	; (2738 <_usb_d_dev_register_ep_callback+0x28>)
    271c:	6719      	str	r1, [r3, #112]	; 0x70
    271e:	e008      	b.n	2732 <_usb_d_dev_register_ep_callback+0x22>
	} else if (type == USB_D_DEV_EP_CB_MORE) {
    2720:	2801      	cmp	r0, #1
    2722:	d102      	bne.n	272a <_usb_d_dev_register_ep_callback+0x1a>
		dev_inst.ep_callbacks.more = (_usb_d_dev_ep_cb_more_t)f;
    2724:	4b04      	ldr	r3, [pc, #16]	; (2738 <_usb_d_dev_register_ep_callback+0x28>)
    2726:	6759      	str	r1, [r3, #116]	; 0x74
    2728:	e003      	b.n	2732 <_usb_d_dev_register_ep_callback+0x22>
	} else if (type == USB_D_DEV_EP_CB_DONE) {
    272a:	2802      	cmp	r0, #2
    272c:	d101      	bne.n	2732 <_usb_d_dev_register_ep_callback+0x22>
		dev_inst.ep_callbacks.done = (_usb_d_dev_ep_cb_done_t)f;
    272e:	4b02      	ldr	r3, [pc, #8]	; (2738 <_usb_d_dev_register_ep_callback+0x28>)
    2730:	6799      	str	r1, [r3, #120]	; 0x78
	}
}
    2732:	4770      	bx	lr
    2734:	00001a41 	.word	0x00001a41
    2738:	2000008c 	.word	0x2000008c

0000273c <_wdt_init>:

/**
 * \brief WDT initialization function
 */
int32_t _wdt_init(struct wdt_dev *const dev)
{
    273c:	b510      	push	{r4, lr}
    273e:	1e04      	subs	r4, r0, #0
	/* Sanity check arguments */
	ASSERT(dev && dev->hw);
    2740:	d003      	beq.n	274a <_wdt_init+0xe>
    2742:	6800      	ldr	r0, [r0, #0]
    2744:	1e43      	subs	r3, r0, #1
    2746:	4198      	sbcs	r0, r3
    2748:	e000      	b.n	274c <_wdt_init+0x10>
    274a:	2000      	movs	r0, #0
    274c:	4913      	ldr	r1, [pc, #76]	; (279c <_wdt_init+0x60>)
    274e:	225a      	movs	r2, #90	; 0x5a
    2750:	4b13      	ldr	r3, [pc, #76]	; (27a0 <_wdt_init+0x64>)
    2752:	4798      	blx	r3

	if(hri_wdt_get_CTRL_ALWAYSON_bit(dev->hw) ||
    2754:	6822      	ldr	r2, [r4, #0]
typedef uint8_t hri_wdt_intflag_reg_t;
typedef uint8_t hri_wdt_status_reg_t;

static inline void hri_wdt_wait_for_sync(const void *const hw)
{
	while(((const Wdt *)hw)->STATUS.bit.SYNCBUSY);
    2756:	79d3      	ldrb	r3, [r2, #7]
    2758:	09db      	lsrs	r3, r3, #7
    275a:	d1fc      	bne.n	2756 <_wdt_init+0x1a>

static inline bool hri_wdt_get_CTRL_ALWAYSON_bit(const void *const hw) 
{
        uint8_t tmp;
        hri_wdt_wait_for_sync(hw);
        tmp = ((Wdt *)hw)->CTRL.reg;
    275c:	7813      	ldrb	r3, [r2, #0]
    275e:	09db      	lsrs	r3, r3, #7
    2760:	d116      	bne.n	2790 <_wdt_init+0x54>
typedef uint8_t hri_wdt_intflag_reg_t;
typedef uint8_t hri_wdt_status_reg_t;

static inline void hri_wdt_wait_for_sync(const void *const hw)
{
	while(((const Wdt *)hw)->STATUS.bit.SYNCBUSY);
    2762:	79d3      	ldrb	r3, [r2, #7]
    2764:	09db      	lsrs	r3, r3, #7
    2766:	d1fc      	bne.n	2762 <_wdt_init+0x26>

static inline bool hri_wdt_get_CTRL_ENABLE_bit(const void *const hw) 
{
        uint8_t tmp;
        hri_wdt_wait_for_sync(hw);
        tmp = ((Wdt *)hw)->CTRL.reg;
    2768:	7813      	ldrb	r3, [r2, #0]
    276a:	079b      	lsls	r3, r3, #30
    276c:	d413      	bmi.n	2796 <_wdt_init+0x5a>
typedef uint8_t hri_wdt_intflag_reg_t;
typedef uint8_t hri_wdt_status_reg_t;

static inline void hri_wdt_wait_for_sync(const void *const hw)
{
	while(((const Wdt *)hw)->STATUS.bit.SYNCBUSY);
    276e:	79d3      	ldrb	r3, [r2, #7]
    2770:	09db      	lsrs	r3, r3, #7
    2772:	d1fc      	bne.n	276e <_wdt_init+0x32>

static inline void hri_wdt_clear_CTRL_WEN_bit(const void *const hw) 
{
        WDT_CRITICAL_SECTION_ENTER();
        hri_wdt_wait_for_sync(hw);
        ((Wdt *)hw)->CTRL.reg &= ~WDT_CTRL_WEN;
    2774:	7813      	ldrb	r3, [r2, #0]
    2776:	2104      	movs	r1, #4
    2778:	438b      	bics	r3, r1
    277a:	7013      	strb	r3, [r2, #0]
			hri_wdt_write_CONFIG_WINDOW_bf(dev->hw, CONF_WDT_WINDOW);
		} else {
			hri_wdt_clear_CTRL_WEN_bit(dev->hw);
		}

		hri_wdt_write_CONFIG_PER_bf(dev->hw, CONF_WDT_PER);
    277c:	6822      	ldr	r2, [r4, #0]
typedef uint8_t hri_wdt_intflag_reg_t;
typedef uint8_t hri_wdt_status_reg_t;

static inline void hri_wdt_wait_for_sync(const void *const hw)
{
	while(((const Wdt *)hw)->STATUS.bit.SYNCBUSY);
    277e:	79d3      	ldrb	r3, [r2, #7]
    2780:	09db      	lsrs	r3, r3, #7
    2782:	d1fc      	bne.n	277e <_wdt_init+0x42>
static inline void hri_wdt_write_CONFIG_PER_bf(const void *const hw, hri_wdt_config_reg_t data) 
{
        uint8_t tmp;
        WDT_CRITICAL_SECTION_ENTER();
        hri_wdt_wait_for_sync(hw);
        tmp = ((Wdt *)hw)->CONFIG.reg;
    2784:	7853      	ldrb	r3, [r2, #1]
        tmp &= ~WDT_CONFIG_PER_Msk;
    2786:	210f      	movs	r1, #15
    2788:	438b      	bics	r3, r1
        tmp |= WDT_CONFIG_PER(data);
        ((Wdt *)hw)->CONFIG.reg = tmp;
    278a:	7053      	strb	r3, [r2, #1]
	}

	return ERR_NONE;
    278c:	2000      	movs	r0, #0
    278e:	e004      	b.n	279a <_wdt_init+0x5e>
	/* Sanity check arguments */
	ASSERT(dev && dev->hw);

	if(hri_wdt_get_CTRL_ALWAYSON_bit(dev->hw) ||
			hri_wdt_get_CTRL_ENABLE_bit(dev->hw)) {
		return ERR_DENIED;
    2790:	2011      	movs	r0, #17
    2792:	4240      	negs	r0, r0
    2794:	e001      	b.n	279a <_wdt_init+0x5e>
    2796:	2011      	movs	r0, #17
    2798:	4240      	negs	r0, r0

		hri_wdt_write_CONFIG_PER_bf(dev->hw, CONF_WDT_PER);
	}

	return ERR_NONE;
}
    279a:	bd10      	pop	{r4, pc}
    279c:	00003404 	.word	0x00003404
    27a0:	000030d1 	.word	0x000030d1

000027a4 <ac_sync_init>:

/**
 * \brief Initialize the AC HAL instance and hardware.
 */
int32_t ac_sync_init(struct ac_sync_descriptor *const descr, void *const hw)
{
    27a4:	b538      	push	{r3, r4, r5, lr}
    27a6:	1c04      	adds	r4, r0, #0
    27a8:	1c0d      	adds	r5, r1, #0
	ASSERT(descr && hw);
    27aa:	2800      	cmp	r0, #0
    27ac:	d003      	beq.n	27b6 <ac_sync_init+0x12>
    27ae:	1c08      	adds	r0, r1, #0
    27b0:	1e43      	subs	r3, r0, #1
    27b2:	4198      	sbcs	r0, r3
    27b4:	e000      	b.n	27b8 <ac_sync_init+0x14>
    27b6:	2000      	movs	r0, #0
    27b8:	4904      	ldr	r1, [pc, #16]	; (27cc <ac_sync_init+0x28>)
    27ba:	223b      	movs	r2, #59	; 0x3b
    27bc:	4b04      	ldr	r3, [pc, #16]	; (27d0 <ac_sync_init+0x2c>)
    27be:	4798      	blx	r3

	return _ac_sync_init(&descr->device, hw);
    27c0:	1c20      	adds	r0, r4, #0
    27c2:	1c29      	adds	r1, r5, #0
    27c4:	4b03      	ldr	r3, [pc, #12]	; (27d4 <ac_sync_init+0x30>)
    27c6:	4798      	blx	r3
}
    27c8:	bd38      	pop	{r3, r4, r5, pc}
    27ca:	46c0      	nop			; (mov r8, r8)
    27cc:	00003428 	.word	0x00003428
    27d0:	000030d1 	.word	0x000030d1
    27d4:	000008e9 	.word	0x000008e9

000027d8 <atomic_enter_critical>:
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    27d8:	f3ef 8310 	mrs	r3, PRIMASK
/**
 * \brief Disable interrupts, enter critical section
 */
void atomic_enter_critical(hal_atomic_t volatile *atomic)
{
	*atomic = __get_PRIMASK();
    27dc:	6003      	str	r3, [r0, #0]
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
    27de:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
    27e0:	f3bf 8f5f 	dmb	sy
  __disable_irq();
  __DMB();
}
    27e4:	4770      	bx	lr
    27e6:	46c0      	nop			; (mov r8, r8)

000027e8 <atomic_leave_critical>:
    27e8:	f3bf 8f5f 	dmb	sy
 * \brief Exit atomic section
 */
void atomic_leave_critical(hal_atomic_t volatile *atomic)
{
	__DMB();
	__set_PRIMASK(*atomic);
    27ec:	6803      	ldr	r3, [r0, #0]

    \param [in]    priMask  Priority Mask
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
    27ee:	f383 8810 	msr	PRIMASK, r3
}
    27f2:	4770      	bx	lr

000027f4 <dac_sync_init>:

/**
 * \brief Initialize the DAC HAL instance and hardware.
 */
int32_t dac_sync_init(struct dac_sync_descriptor *const descr, void *const hw)
{
    27f4:	b538      	push	{r3, r4, r5, lr}
    27f6:	1c04      	adds	r4, r0, #0
    27f8:	1c0d      	adds	r5, r1, #0
	uint8_t i;
	int32_t rc;

	ASSERT(descr && hw);
    27fa:	2800      	cmp	r0, #0
    27fc:	d003      	beq.n	2806 <dac_sync_init+0x12>
    27fe:	1c08      	adds	r0, r1, #0
    2800:	1e43      	subs	r3, r0, #1
    2802:	4198      	sbcs	r0, r3
    2804:	e000      	b.n	2808 <dac_sync_init+0x14>
    2806:	2000      	movs	r0, #0
    2808:	4906      	ldr	r1, [pc, #24]	; (2824 <dac_sync_init+0x30>)
    280a:	223c      	movs	r2, #60	; 0x3c
    280c:	4b06      	ldr	r3, [pc, #24]	; (2828 <dac_sync_init+0x34>)
    280e:	4798      	blx	r3

	rc = _dac_sync_init(&descr->device, hw);
    2810:	1c20      	adds	r0, r4, #0
    2812:	1c29      	adds	r1, r5, #0
    2814:	4b05      	ldr	r3, [pc, #20]	; (282c <dac_sync_init+0x38>)
    2816:	4798      	blx	r3
	if (rc) {
    2818:	2800      	cmp	r0, #0
    281a:	d102      	bne.n	2822 <dac_sync_init+0x2e>
		return rc;
	}

	for(i = 0; i < CHANNEL_NUM; i++) {
		descr->sel_ch[i].buffer = NULL;
    281c:	2300      	movs	r3, #0
    281e:	6063      	str	r3, [r4, #4]
		descr->sel_ch[i].length = 0;
    2820:	60a3      	str	r3, [r4, #8]
	}

	return ERR_NONE;
}
    2822:	bd38      	pop	{r3, r4, r5, pc}
    2824:	00003444 	.word	0x00003444
    2828:	000030d1 	.word	0x000030d1
    282c:	00000a49 	.word	0x00000a49

00002830 <process_ext_irq>:
 * \brief Interrupt processing routine
 *
 * \param[in] pin The pin which triggered the interrupt
 */
static void process_ext_irq(const uint32_t pin)
{
    2830:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint8_t lower = 0, middle, upper = EXT_IRQ_AMOUNT;
    2832:	2401      	movs	r4, #1
    2834:	2500      	movs	r5, #0

	while (upper >= lower) {
		middle = ( upper + lower ) >> 1;

		if (ext_irqs[middle].pin == pin) {
    2836:	27ff      	movs	r7, #255	; 0xff
    2838:	4e0d      	ldr	r6, [pc, #52]	; (2870 <process_ext_irq+0x40>)
static void process_ext_irq(const uint32_t pin)
{
	uint8_t lower = 0, middle, upper = EXT_IRQ_AMOUNT;

	while (upper >= lower) {
		middle = ( upper + lower ) >> 1;
    283a:	1963      	adds	r3, r4, r5
    283c:	105b      	asrs	r3, r3, #1
    283e:	b2d9      	uxtb	r1, r3

		if (ext_irqs[middle].pin == pin) {
    2840:	403b      	ands	r3, r7
    2842:	00da      	lsls	r2, r3, #3
    2844:	18b2      	adds	r2, r6, r2
    2846:	6852      	ldr	r2, [r2, #4]
    2848:	4282      	cmp	r2, r0
    284a:	d106      	bne.n	285a <process_ext_irq+0x2a>
			if (ext_irqs[middle].cb) {
    284c:	00db      	lsls	r3, r3, #3
    284e:	4a08      	ldr	r2, [pc, #32]	; (2870 <process_ext_irq+0x40>)
    2850:	589b      	ldr	r3, [r3, r2]
    2852:	2b00      	cmp	r3, #0
    2854:	d006      	beq.n	2864 <process_ext_irq+0x34>
				ext_irqs[middle].cb();
    2856:	4798      	blx	r3
				return;
    2858:	e008      	b.n	286c <process_ext_irq+0x3c>
			}
		}

		if (ext_irqs[middle].pin < pin) {
    285a:	4282      	cmp	r2, r0
    285c:	d202      	bcs.n	2864 <process_ext_irq+0x34>
			lower = middle + 1;
    285e:	3101      	adds	r1, #1
    2860:	b2cd      	uxtb	r5, r1
    2862:	e001      	b.n	2868 <process_ext_irq+0x38>
		} else {
			upper = middle - 1;
    2864:	3901      	subs	r1, #1
    2866:	b2cc      	uxtb	r4, r1
 */
static void process_ext_irq(const uint32_t pin)
{
	uint8_t lower = 0, middle, upper = EXT_IRQ_AMOUNT;

	while (upper >= lower) {
    2868:	42ac      	cmp	r4, r5
    286a:	d2e6      	bcs.n	283a <process_ext_irq+0xa>
			lower = middle + 1;
		} else {
			upper = middle - 1;
		}
	}
}
    286c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    286e:	46c0      	nop			; (mov r8, r8)
    2870:	200003e4 	.word	0x200003e4

00002874 <ext_irq_init>:

/**
 * \brief Initialize external irq component if any
 */
int32_t ext_irq_init(void)
{
    2874:	b508      	push	{r3, lr}
	return _ext_irq_init(process_ext_irq);
    2876:	4802      	ldr	r0, [pc, #8]	; (2880 <ext_irq_init+0xc>)
    2878:	4b02      	ldr	r3, [pc, #8]	; (2884 <ext_irq_init+0x10>)
    287a:	4798      	blx	r3
}
    287c:	bd08      	pop	{r3, pc}
    287e:	46c0      	nop			; (mov r8, r8)
    2880:	00002831 	.word	0x00002831
    2884:	00000fa9 	.word	0x00000fa9

00002888 <dma_transfer_done>:
 * \param[in] device The pointer to pointer to device sctructure
 * \param[in] resource The pointer to memory resource
 */
static void dma_transfer_done(struct _dma_dev * *dev,
		struct _dma_resource *const resource)
{
    2888:	b508      	push	{r3, lr}
	struct memory_dma_descriptor *descr =
			CONTAINER_OF(dev, struct memory_dma_descriptor, dev);

	if(descr->memory_cb.complete) {
    288a:	6883      	ldr	r3, [r0, #8]
    288c:	2b00      	cmp	r3, #0
    288e:	d000      	beq.n	2892 <dma_transfer_done+0xa>
		descr->memory_cb.complete(descr);
    2890:	4798      	blx	r3
	}
	(void)resource;
}
    2892:	bd08      	pop	{r3, pc}

00002894 <dma_memory_error>:
 * \param[in] device The pointer to pointer to device sctructure
 * \param[in] resource The pointer to memory resource
 */
static void dma_memory_error(struct _dma_dev * *dev,
		struct _dma_resource *const resource)
{
    2894:	b508      	push	{r3, lr}
	struct memory_dma_descriptor *descr =
			CONTAINER_OF(dev, struct memory_dma_descriptor, dev);

	if(descr->memory_cb.error) {
    2896:	68c3      	ldr	r3, [r0, #12]
    2898:	2b00      	cmp	r3, #0
    289a:	d000      	beq.n	289e <dma_memory_error+0xa>
		descr->memory_cb.error(descr);
    289c:	4798      	blx	r3
	}
	(void)resource;
}
    289e:	bd08      	pop	{r3, pc}

000028a0 <dma_memory_init>:

/**
 * \brief Initialize DMA
 */
int32_t dma_memory_init(void)
{
    28a0:	b538      	push	{r3, r4, r5, lr}
	int32_t ret;

	if(initialized == true) {
    28a2:	4b16      	ldr	r3, [pc, #88]	; (28fc <dma_memory_init+0x5c>)
    28a4:	781b      	ldrb	r3, [r3, #0]
    28a6:	2b00      	cmp	r3, #0
    28a8:	d122      	bne.n	28f0 <dma_memory_init+0x50>
		return ERR_ALREADY_INITIALIZED;
	}

	initialized = true;
    28aa:	4d14      	ldr	r5, [pc, #80]	; (28fc <dma_memory_init+0x5c>)
    28ac:	3301      	adds	r3, #1
    28ae:	702b      	strb	r3, [r5, #0]

	_dma_init(&descr.dev);
    28b0:	1d2c      	adds	r4, r5, #4
    28b2:	1c20      	adds	r0, r4, #0
    28b4:	4b12      	ldr	r3, [pc, #72]	; (2900 <dma_memory_init+0x60>)
    28b6:	4798      	blx	r3

	ret = _dma_allocate(descr.dev, &descr.resource, 1);
    28b8:	6868      	ldr	r0, [r5, #4]
    28ba:	1d21      	adds	r1, r4, #4
    28bc:	2201      	movs	r2, #1
    28be:	4b11      	ldr	r3, [pc, #68]	; (2904 <dma_memory_init+0x64>)
    28c0:	4798      	blx	r3

	if(ret < 0) {
    28c2:	2800      	cmp	r0, #0
    28c4:	db17      	blt.n	28f6 <dma_memory_init+0x56>
		return ERR_NO_RESOURCE;
	}

	descr.resource->_dma_cb.transfer_done = dma_transfer_done;
    28c6:	4c0d      	ldr	r4, [pc, #52]	; (28fc <dma_memory_init+0x5c>)
    28c8:	68a0      	ldr	r0, [r4, #8]
    28ca:	4b0f      	ldr	r3, [pc, #60]	; (2908 <dma_memory_init+0x68>)
    28cc:	6083      	str	r3, [r0, #8]
	descr.resource->_dma_cb.error = dma_memory_error;
    28ce:	4b0f      	ldr	r3, [pc, #60]	; (290c <dma_memory_init+0x6c>)
    28d0:	60c3      	str	r3, [r0, #12]

	_memory_fill_dma_pointer(&descr.resource->get_trigger_num);
    28d2:	3014      	adds	r0, #20
    28d4:	4b0e      	ldr	r3, [pc, #56]	; (2910 <dma_memory_init+0x70>)
    28d6:	4798      	blx	r3
	_memory_fill_dma_config_pointer(&descr.resource->config);
    28d8:	68a0      	ldr	r0, [r4, #8]
    28da:	3010      	adds	r0, #16
    28dc:	4b0d      	ldr	r3, [pc, #52]	; (2914 <dma_memory_init+0x74>)
    28de:	4798      	blx	r3

	_dma_config_resource(descr.dev, descr.resource, NULL, MEMORY_DMA_TX);
    28e0:	6860      	ldr	r0, [r4, #4]
    28e2:	68a1      	ldr	r1, [r4, #8]
    28e4:	2200      	movs	r2, #0
    28e6:	2300      	movs	r3, #0
    28e8:	4c0b      	ldr	r4, [pc, #44]	; (2918 <dma_memory_init+0x78>)
    28ea:	47a0      	blx	r4

	return ERR_NONE;
    28ec:	2000      	movs	r0, #0
    28ee:	e004      	b.n	28fa <dma_memory_init+0x5a>
int32_t dma_memory_init(void)
{
	int32_t ret;

	if(initialized == true) {
		return ERR_ALREADY_INITIALIZED;
    28f0:	2012      	movs	r0, #18
    28f2:	4240      	negs	r0, r0
    28f4:	e001      	b.n	28fa <dma_memory_init+0x5a>
	_dma_init(&descr.dev);

	ret = _dma_allocate(descr.dev, &descr.resource, 1);

	if(ret < 0) {
		return ERR_NO_RESOURCE;
    28f6:	201c      	movs	r0, #28
    28f8:	4240      	negs	r0, r0
	_memory_fill_dma_config_pointer(&descr.resource->config);

	_dma_config_resource(descr.dev, descr.resource, NULL, MEMORY_DMA_TX);

	return ERR_NONE;
}
    28fa:	bd38      	pop	{r3, r4, r5, pc}
    28fc:	200003ec 	.word	0x200003ec
    2900:	00000b59 	.word	0x00000b59
    2904:	00000c6d 	.word	0x00000c6d
    2908:	00002889 	.word	0x00002889
    290c:	00002895 	.word	0x00002895
    2910:	00000ec1 	.word	0x00000ec1
    2914:	00000ecd 	.word	0x00000ecd
    2918:	00000db5 	.word	0x00000db5

0000291c <spi_m_sync_init>:
		const uint8_t *const buf, const uint16_t length);
static int32_t _spi_m_sync_io_read(struct io_descriptor *const io,
		uint8_t *const buf, const uint16_t length);

int32_t spi_m_sync_init(struct spi_m_sync_descriptor *spi, void *const hw)
{
    291c:	b538      	push	{r3, r4, r5, lr}
    291e:	1c04      	adds	r4, r0, #0
    2920:	1c0d      	adds	r5, r1, #0
	int32_t rc = 0;

	ASSERT(spi && hw);
    2922:	2800      	cmp	r0, #0
    2924:	d003      	beq.n	292e <spi_m_sync_init+0x12>
    2926:	1c08      	adds	r0, r1, #0
    2928:	1e43      	subs	r3, r0, #1
    292a:	4198      	sbcs	r0, r3
    292c:	e000      	b.n	2930 <spi_m_sync_init+0x14>
    292e:	2000      	movs	r0, #0
    2930:	4909      	ldr	r1, [pc, #36]	; (2958 <spi_m_sync_init+0x3c>)
    2932:	2246      	movs	r2, #70	; 0x46
    2934:	4b09      	ldr	r3, [pc, #36]	; (295c <spi_m_sync_init+0x40>)
    2936:	4798      	blx	r3

	spi->dev.prvt = (void *)hw;
    2938:	6025      	str	r5, [r4, #0]

	rc = _spi_m_sync_init(&spi->dev, hw);
    293a:	1c20      	adds	r0, r4, #0
    293c:	1c29      	adds	r1, r5, #0
    293e:	4b08      	ldr	r3, [pc, #32]	; (2960 <spi_m_sync_init+0x44>)
    2940:	4798      	blx	r3
	if (rc < 0) {
    2942:	2800      	cmp	r0, #0
    2944:	db06      	blt.n	2954 <spi_m_sync_init+0x38>
		return rc;
	}

	spi->flags = SPI_DEACTIVATE_NEXT;
    2946:	4b07      	ldr	r3, [pc, #28]	; (2964 <spi_m_sync_init+0x48>)
    2948:	8223      	strh	r3, [r4, #16]
	spi->io.read = _spi_m_sync_io_read;
    294a:	4b07      	ldr	r3, [pc, #28]	; (2968 <spi_m_sync_init+0x4c>)
    294c:	60e3      	str	r3, [r4, #12]
	spi->io.write = _spi_m_sync_io_write;
    294e:	4b07      	ldr	r3, [pc, #28]	; (296c <spi_m_sync_init+0x50>)
    2950:	60a3      	str	r3, [r4, #8]

	return ERR_NONE;
    2952:	2000      	movs	r0, #0
}
    2954:	bd38      	pop	{r3, r4, r5, pc}
    2956:	46c0      	nop			; (mov r8, r8)
    2958:	00003460 	.word	0x00003460
    295c:	000030d1 	.word	0x000030d1
    2960:	00001549 	.word	0x00001549
    2964:	ffff8000 	.word	0xffff8000
    2968:	000029f1 	.word	0x000029f1
    296c:	000029b5 	.word	0x000029b5

00002970 <spi_m_sync_transfer>:
	return spi_m_sync_transfer(spi, &xfer);
}

int32_t spi_m_sync_transfer(struct spi_m_sync_descriptor *spi,
		const struct spi_xfer *p_xfer)
{
    2970:	b530      	push	{r4, r5, lr}
    2972:	b087      	sub	sp, #28
    2974:	1c05      	adds	r5, r0, #0
    2976:	1c0c      	adds	r4, r1, #0
	struct spi_msg msg;

	ASSERT(spi && p_xfer);
    2978:	2800      	cmp	r0, #0
    297a:	d003      	beq.n	2984 <spi_m_sync_transfer+0x14>
    297c:	1c08      	adds	r0, r1, #0
    297e:	1e43      	subs	r3, r0, #1
    2980:	4198      	sbcs	r0, r3
    2982:	e000      	b.n	2986 <spi_m_sync_transfer+0x16>
    2984:	2000      	movs	r0, #0
    2986:	4908      	ldr	r1, [pc, #32]	; (29a8 <spi_m_sync_transfer+0x38>)
    2988:	22ca      	movs	r2, #202	; 0xca
    298a:	4b08      	ldr	r3, [pc, #32]	; (29ac <spi_m_sync_transfer+0x3c>)
    298c:	4798      	blx	r3

	msg.txbuf = p_xfer->txbuf;
    298e:	6823      	ldr	r3, [r4, #0]
    2990:	9303      	str	r3, [sp, #12]
	msg.rxbuf = p_xfer->rxbuf;
    2992:	6863      	ldr	r3, [r4, #4]
    2994:	9304      	str	r3, [sp, #16]
	msg.size = p_xfer->size;
    2996:	68a3      	ldr	r3, [r4, #8]
    2998:	9301      	str	r3, [sp, #4]
    299a:	9305      	str	r3, [sp, #20]

	return _spi_m_sync_trans(&spi->dev, &msg);
    299c:	1c28      	adds	r0, r5, #0
    299e:	a903      	add	r1, sp, #12
    29a0:	4b03      	ldr	r3, [pc, #12]	; (29b0 <spi_m_sync_transfer+0x40>)
    29a2:	4798      	blx	r3
}
    29a4:	b007      	add	sp, #28
    29a6:	bd30      	pop	{r4, r5, pc}
    29a8:	00003460 	.word	0x00003460
    29ac:	000030d1 	.word	0x000030d1
    29b0:	000016b9 	.word	0x000016b9

000029b4 <_spi_m_sync_io_write>:
 *  \retval size Success.
 *  \retval >=0 Timeout, with number of characters transferred.
 */
static int32_t _spi_m_sync_io_write(struct io_descriptor *const io,
		const uint8_t *const buf, const uint16_t length)
{
    29b4:	b570      	push	{r4, r5, r6, lr}
    29b6:	b084      	sub	sp, #16
    29b8:	1c04      	adds	r4, r0, #0
    29ba:	1c0e      	adds	r6, r1, #0
    29bc:	1c15      	adds	r5, r2, #0
	ASSERT(io);
    29be:	1e43      	subs	r3, r0, #1
    29c0:	4198      	sbcs	r0, r3
    29c2:	b2c0      	uxtb	r0, r0
    29c4:	4907      	ldr	r1, [pc, #28]	; (29e4 <_spi_m_sync_io_write+0x30>)
    29c6:	22b8      	movs	r2, #184	; 0xb8
    29c8:	4b07      	ldr	r3, [pc, #28]	; (29e8 <_spi_m_sync_io_write+0x34>)
    29ca:	4798      	blx	r3

	struct spi_m_sync_descriptor *spi =
			CONTAINER_OF(io, struct spi_m_sync_descriptor, io);
	struct spi_xfer xfer;

	xfer.rxbuf = 0;
    29cc:	2300      	movs	r3, #0
    29ce:	9302      	str	r3, [sp, #8]
	xfer.txbuf = (uint8_t *)buf;
    29d0:	9601      	str	r6, [sp, #4]
	xfer.size = length;
    29d2:	9503      	str	r5, [sp, #12]
static int32_t _spi_m_sync_io_write(struct io_descriptor *const io,
		const uint8_t *const buf, const uint16_t length)
{
	ASSERT(io);

	struct spi_m_sync_descriptor *spi =
    29d4:	1c20      	adds	r0, r4, #0
    29d6:	3808      	subs	r0, #8

	xfer.rxbuf = 0;
	xfer.txbuf = (uint8_t *)buf;
	xfer.size = length;

	return spi_m_sync_transfer(spi, &xfer);
    29d8:	a901      	add	r1, sp, #4
    29da:	4b04      	ldr	r3, [pc, #16]	; (29ec <_spi_m_sync_io_write+0x38>)
    29dc:	4798      	blx	r3
}
    29de:	b004      	add	sp, #16
    29e0:	bd70      	pop	{r4, r5, r6, pc}
    29e2:	46c0      	nop			; (mov r8, r8)
    29e4:	00003460 	.word	0x00003460
    29e8:	000030d1 	.word	0x000030d1
    29ec:	00002971 	.word	0x00002971

000029f0 <_spi_m_sync_io_read>:
 *  \retval size Success.
 *  \retval >=0 Time out, with number of characters read.
 */
static int32_t _spi_m_sync_io_read(struct io_descriptor *io, uint8_t *buf,
		const uint16_t length)
{
    29f0:	b570      	push	{r4, r5, r6, lr}
    29f2:	b084      	sub	sp, #16
    29f4:	1c04      	adds	r4, r0, #0
    29f6:	1c0e      	adds	r6, r1, #0
    29f8:	1c15      	adds	r5, r2, #0
	ASSERT(io);
    29fa:	1e43      	subs	r3, r0, #1
    29fc:	4198      	sbcs	r0, r3
    29fe:	b2c0      	uxtb	r0, r0
    2a00:	4907      	ldr	r1, [pc, #28]	; (2a20 <_spi_m_sync_io_read+0x30>)
    2a02:	229a      	movs	r2, #154	; 0x9a
    2a04:	4b07      	ldr	r3, [pc, #28]	; (2a24 <_spi_m_sync_io_read+0x34>)
    2a06:	4798      	blx	r3

	struct spi_m_sync_descriptor *spi =
			CONTAINER_OF(io, struct spi_m_sync_descriptor, io);
	struct spi_xfer xfer;

	xfer.rxbuf = buf;
    2a08:	9602      	str	r6, [sp, #8]
	xfer.txbuf = 0;
    2a0a:	2300      	movs	r3, #0
    2a0c:	9301      	str	r3, [sp, #4]
	xfer.size = length;
    2a0e:	9503      	str	r5, [sp, #12]
static int32_t _spi_m_sync_io_read(struct io_descriptor *io, uint8_t *buf,
		const uint16_t length)
{
	ASSERT(io);

	struct spi_m_sync_descriptor *spi =
    2a10:	1c20      	adds	r0, r4, #0
    2a12:	3808      	subs	r0, #8

	xfer.rxbuf = buf;
	xfer.txbuf = 0;
	xfer.size = length;

	return spi_m_sync_transfer(spi, &xfer);
    2a14:	a901      	add	r1, sp, #4
    2a16:	4b04      	ldr	r3, [pc, #16]	; (2a28 <_spi_m_sync_io_read+0x38>)
    2a18:	4798      	blx	r3
}
    2a1a:	b004      	add	sp, #16
    2a1c:	bd70      	pop	{r4, r5, r6, pc}
    2a1e:	46c0      	nop			; (mov r8, r8)
    2a20:	00003460 	.word	0x00003460
    2a24:	000030d1 	.word	0x000030d1
    2a28:	00002971 	.word	0x00002971

00002a2c <timer_add_timer_task>:
 * \param[in] time Current timer time
 */
static void timer_add_timer_task(struct list_descriptor *list,
		struct timer_task *const new_task,
		const uint32_t time)
{
    2a2c:	b5f0      	push	{r4, r5, r6, r7, lr}
    2a2e:	4647      	mov	r7, r8
    2a30:	b480      	push	{r7}
    2a32:	4680      	mov	r8, r0
 * \return A pointer to the head of the given list or NULL if the list is
 * empty
 */
static inline void * list_get_head(const struct list_descriptor *const list)
{
	return (void *)list->head;
    2a34:	6807      	ldr	r7, [r0, #0]
	struct timer_task *it, *prev = NULL,
	*head = (struct timer_task *)list_get_head(list);

	if (!head)
    2a36:	2f00      	cmp	r7, #0
    2a38:	d102      	bne.n	2a40 <timer_add_timer_task+0x14>
	{
		list_insert_as_head(list, new_task);
    2a3a:	4b15      	ldr	r3, [pc, #84]	; (2a90 <timer_add_timer_task+0x64>)
    2a3c:	4798      	blx	r3
		return;
    2a3e:	e024      	b.n	2a8a <timer_add_timer_task+0x5e>
			time_left = it->interval - ( time - it->time_label );
		} else {
			time_left = it->interval - ( 0xFFFFFFFF - it->time_label ) - time;
		}

		if (time_left >= new_task->interval) {
    2a40:	688e      	ldr	r6, [r1, #8]
    2a42:	1c3c      	adds	r4, r7, #0
    2a44:	2500      	movs	r5, #0
    2a46:	e000      	b.n	2a4a <timer_add_timer_task+0x1e>
 * \return A pointer to the next list element or NULL if there is not next
 * element
 */
static inline void * list_get_next_element(const void *const element)
{
	return element ? ((struct list_element *)element)->next : NULL;
    2a48:	1c1c      	adds	r4, r3, #0
	}

	for (it = head; it; it = (struct timer_task *)list_get_next_element(it)) {
		uint32_t time_left;

		if (it->time_label <= time) {
    2a4a:	6863      	ldr	r3, [r4, #4]
    2a4c:	4293      	cmp	r3, r2
    2a4e:	d804      	bhi.n	2a5a <timer_add_timer_task+0x2e>
    2a50:	68a0      	ldr	r0, [r4, #8]
    2a52:	4684      	mov	ip, r0
    2a54:	4463      	add	r3, ip
			time_left = it->interval - ( time - it->time_label );
    2a56:	1a9b      	subs	r3, r3, r2
    2a58:	e004      	b.n	2a64 <timer_add_timer_task+0x38>
		} else {
			time_left = it->interval - ( 0xFFFFFFFF - it->time_label ) - time;
    2a5a:	68a0      	ldr	r0, [r4, #8]
    2a5c:	4684      	mov	ip, r0
    2a5e:	4463      	add	r3, ip
    2a60:	3301      	adds	r3, #1
    2a62:	1a9b      	subs	r3, r3, r2
		}

		if (time_left >= new_task->interval) {
    2a64:	42b3      	cmp	r3, r6
    2a66:	d206      	bcs.n	2a76 <timer_add_timer_task+0x4a>
    2a68:	2c00      	cmp	r4, #0
    2a6a:	d00b      	beq.n	2a84 <timer_add_timer_task+0x58>
    2a6c:	6823      	ldr	r3, [r4, #0]
    2a6e:	1c25      	adds	r5, r4, #0
	{
		list_insert_as_head(list, new_task);
		return;
	}

	for (it = head; it; it = (struct timer_task *)list_get_next_element(it)) {
    2a70:	2b00      	cmp	r3, #0
    2a72:	d1e9      	bne.n	2a48 <timer_add_timer_task+0x1c>
    2a74:	e006      	b.n	2a84 <timer_add_timer_task+0x58>
		}

		prev = it;
	}

	if (it == head) {
    2a76:	42bc      	cmp	r4, r7
    2a78:	d103      	bne.n	2a82 <timer_add_timer_task+0x56>
		list_insert_as_head(list, new_task);
    2a7a:	4640      	mov	r0, r8
    2a7c:	4b04      	ldr	r3, [pc, #16]	; (2a90 <timer_add_timer_task+0x64>)
    2a7e:	4798      	blx	r3
    2a80:	e003      	b.n	2a8a <timer_add_timer_task+0x5e>
    2a82:	1c2c      	adds	r4, r5, #0
	} else {
		list_insert_after(prev, new_task);
    2a84:	1c20      	adds	r0, r4, #0
    2a86:	4b03      	ldr	r3, [pc, #12]	; (2a94 <timer_add_timer_task+0x68>)
    2a88:	4798      	blx	r3
	}
}
    2a8a:	bc04      	pop	{r2}
    2a8c:	4690      	mov	r8, r2
    2a8e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2a90:	00003101 	.word	0x00003101
    2a94:	0000312d 	.word	0x0000312d

00002a98 <timer_process_counted>:

/**
 * \internal Process interrupts
 */
static void timer_process_counted(struct _timer_device *device)
{
    2a98:	b5f0      	push	{r4, r5, r6, r7, lr}
    2a9a:	4647      	mov	r7, r8
    2a9c:	b480      	push	{r7}
    2a9e:	b082      	sub	sp, #8
 * \return A pointer to the head of the given list or NULL if the list is
 * empty
 */
static inline void * list_get_head(const struct list_descriptor *const list)
{
	return (void *)list->head;
    2aa0:	6945      	ldr	r5, [r0, #20]
	struct timer_descriptor *timer = CONTAINER_OF(device,
			struct timer_descriptor, device);
	struct timer_task *it = (struct timer_task *)list_get_head(&timer->tasks);
	uint32_t time = ++timer->time;
    2aa2:	6903      	ldr	r3, [r0, #16]
    2aa4:	3301      	adds	r3, #1
    2aa6:	4698      	mov	r8, r3
    2aa8:	6103      	str	r3, [r0, #16]

	if (( timer->flags & TIMER_FLAG_QUEUE_IS_TAKEN ) ||
    2aaa:	7e03      	ldrb	r3, [r0, #24]
    2aac:	07db      	lsls	r3, r3, #31
    2aae:	d40b      	bmi.n	2ac8 <timer_process_counted+0x30>
			( timer->flags & TIMER_FLAG_INTERRUPT_TRIGERRED )) {
    2ab0:	7e03      	ldrb	r3, [r0, #24]
	struct timer_descriptor *timer = CONTAINER_OF(device,
			struct timer_descriptor, device);
	struct timer_task *it = (struct timer_task *)list_get_head(&timer->tasks);
	uint32_t time = ++timer->time;

	if (( timer->flags & TIMER_FLAG_QUEUE_IS_TAKEN ) ||
    2ab2:	079b      	lsls	r3, r3, #30
    2ab4:	d408      	bmi.n	2ac8 <timer_process_counted+0x30>
			( timer->flags & TIMER_FLAG_INTERRUPT_TRIGERRED )) {
		timer->flags |= TIMER_FLAG_INTERRUPT_TRIGERRED;
		return;
	}

	while (it && (( time - it->time_label ) >= it->interval )) {
    2ab6:	2d00      	cmp	r5, #0
    2ab8:	d02c      	beq.n	2b14 <timer_process_counted+0x7c>
    2aba:	4643      	mov	r3, r8
    2abc:	686a      	ldr	r2, [r5, #4]
    2abe:	1a9b      	subs	r3, r3, r2
    2ac0:	68aa      	ldr	r2, [r5, #8]
    2ac2:	4293      	cmp	r3, r2
    2ac4:	d207      	bcs.n	2ad6 <timer_process_counted+0x3e>
    2ac6:	e025      	b.n	2b14 <timer_process_counted+0x7c>
	struct timer_task *it = (struct timer_task *)list_get_head(&timer->tasks);
	uint32_t time = ++timer->time;

	if (( timer->flags & TIMER_FLAG_QUEUE_IS_TAKEN ) ||
			( timer->flags & TIMER_FLAG_INTERRUPT_TRIGERRED )) {
		timer->flags |= TIMER_FLAG_INTERRUPT_TRIGERRED;
    2ac8:	7e02      	ldrb	r2, [r0, #24]
    2aca:	2302      	movs	r3, #2
    2acc:	4313      	orrs	r3, r2
    2ace:	7603      	strb	r3, [r0, #24]
		return;
    2ad0:	e020      	b.n	2b14 <timer_process_counted+0x7c>
		if (TIMER_TASK_REPEAT == tmp->mode) {
			tmp->time_label = time;
			timer_add_timer_task(&timer->tasks, tmp, time);
		}

		it = (struct timer_task *)list_get_head(&timer->tasks);
    2ad2:	1c25      	adds	r5, r4, #0
    2ad4:	e006      	b.n	2ae4 <timer_process_counted+0x4c>
    2ad6:	1c07      	adds	r7, r0, #0
	}

	while (it && (( time - it->time_label ) >= it->interval )) {
		struct timer_task *tmp = it;

		list_remove_head(&timer->tasks);
    2ad8:	2314      	movs	r3, #20
    2ada:	469c      	mov	ip, r3
    2adc:	4484      	add	ip, r0
    2ade:	4663      	mov	r3, ip
    2ae0:	9301      	str	r3, [sp, #4]
    2ae2:	4e0e      	ldr	r6, [pc, #56]	; (2b1c <timer_process_counted+0x84>)
    2ae4:	9801      	ldr	r0, [sp, #4]
    2ae6:	47b0      	blx	r6

		if (TIMER_TASK_REPEAT == tmp->mode) {
    2ae8:	7c2b      	ldrb	r3, [r5, #16]
    2aea:	2b01      	cmp	r3, #1
    2aec:	d106      	bne.n	2afc <timer_process_counted+0x64>
			tmp->time_label = time;
    2aee:	4643      	mov	r3, r8
    2af0:	606b      	str	r3, [r5, #4]
			timer_add_timer_task(&timer->tasks, tmp, time);
    2af2:	9801      	ldr	r0, [sp, #4]
    2af4:	1c29      	adds	r1, r5, #0
    2af6:	4642      	mov	r2, r8
    2af8:	4b09      	ldr	r3, [pc, #36]	; (2b20 <timer_process_counted+0x88>)
    2afa:	4798      	blx	r3
    2afc:	697c      	ldr	r4, [r7, #20]
		}

		it = (struct timer_task *)list_get_head(&timer->tasks);

		tmp->cb(tmp);
    2afe:	68eb      	ldr	r3, [r5, #12]
    2b00:	1c28      	adds	r0, r5, #0
    2b02:	4798      	blx	r3
			( timer->flags & TIMER_FLAG_INTERRUPT_TRIGERRED )) {
		timer->flags |= TIMER_FLAG_INTERRUPT_TRIGERRED;
		return;
	}

	while (it && (( time - it->time_label ) >= it->interval )) {
    2b04:	2c00      	cmp	r4, #0
    2b06:	d005      	beq.n	2b14 <timer_process_counted+0x7c>
    2b08:	4643      	mov	r3, r8
    2b0a:	6862      	ldr	r2, [r4, #4]
    2b0c:	1a9b      	subs	r3, r3, r2
    2b0e:	68a2      	ldr	r2, [r4, #8]
    2b10:	4293      	cmp	r3, r2
    2b12:	d2de      	bcs.n	2ad2 <timer_process_counted+0x3a>

		it = (struct timer_task *)list_get_head(&timer->tasks);

		tmp->cb(tmp);
	}
}
    2b14:	b002      	add	sp, #8
    2b16:	bc04      	pop	{r2}
    2b18:	4690      	mov	r8, r2
    2b1a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2b1c:	00003135 	.word	0x00003135
    2b20:	00002a2d 	.word	0x00002a2d

00002b24 <timer_init>:
 * \brief Initialize timer
 */
int32_t timer_init(struct timer_descriptor *const descr,
		void *const hw,
		struct _timer_hpl_interface *const func)
{
    2b24:	b538      	push	{r3, r4, r5, lr}
    2b26:	1c04      	adds	r4, r0, #0
    2b28:	1c0d      	adds	r5, r1, #0
	ASSERT(descr && hw);
    2b2a:	2800      	cmp	r0, #0
    2b2c:	d003      	beq.n	2b36 <timer_init+0x12>
    2b2e:	1c08      	adds	r0, r1, #0
    2b30:	1e43      	subs	r3, r0, #1
    2b32:	4198      	sbcs	r0, r3
    2b34:	e000      	b.n	2b38 <timer_init+0x14>
    2b36:	2000      	movs	r0, #0
    2b38:	4906      	ldr	r1, [pc, #24]	; (2b54 <timer_init+0x30>)
    2b3a:	2249      	movs	r2, #73	; 0x49
    2b3c:	4b06      	ldr	r3, [pc, #24]	; (2b58 <timer_init+0x34>)
    2b3e:	4798      	blx	r3
	_timer_init(&descr->device, hw);
    2b40:	1c20      	adds	r0, r4, #0
    2b42:	1c29      	adds	r1, r5, #0
    2b44:	4b05      	ldr	r3, [pc, #20]	; (2b5c <timer_init+0x38>)
    2b46:	4798      	blx	r3
	descr->time = 0;
    2b48:	2300      	movs	r3, #0
    2b4a:	6123      	str	r3, [r4, #16]
	descr->device.timer_cb.period_expired = timer_process_counted;
    2b4c:	4b04      	ldr	r3, [pc, #16]	; (2b60 <timer_init+0x3c>)
    2b4e:	6023      	str	r3, [r4, #0]

	return ERR_NONE;
}
    2b50:	2000      	movs	r0, #0
    2b52:	bd38      	pop	{r3, r4, r5, pc}
    2b54:	0000347c 	.word	0x0000347c
    2b58:	000030d1 	.word	0x000030d1
    2b5c:	00001839 	.word	0x00001839
    2b60:	00002a99 	.word	0x00002a99

00002b64 <timer_start>:

/**
 * \brief Start timer
 */
int32_t timer_start(struct timer_descriptor *const descr)
{
    2b64:	b510      	push	{r4, lr}
    2b66:	1c04      	adds	r4, r0, #0
	ASSERT(descr);
    2b68:	1e43      	subs	r3, r0, #1
    2b6a:	4198      	sbcs	r0, r3
    2b6c:	b2c0      	uxtb	r0, r0
    2b6e:	4908      	ldr	r1, [pc, #32]	; (2b90 <timer_start+0x2c>)
    2b70:	2261      	movs	r2, #97	; 0x61
    2b72:	4b08      	ldr	r3, [pc, #32]	; (2b94 <timer_start+0x30>)
    2b74:	4798      	blx	r3

	if (_timer_is_started(&descr->device)) {
    2b76:	1c20      	adds	r0, r4, #0
    2b78:	4b07      	ldr	r3, [pc, #28]	; (2b98 <timer_start+0x34>)
    2b7a:	4798      	blx	r3
    2b7c:	2800      	cmp	r0, #0
    2b7e:	d104      	bne.n	2b8a <timer_start+0x26>
		return ERR_DENIED;
	}

	_timer_start(&descr->device);
    2b80:	1c20      	adds	r0, r4, #0
    2b82:	4b06      	ldr	r3, [pc, #24]	; (2b9c <timer_start+0x38>)
    2b84:	4798      	blx	r3

	return ERR_NONE;
    2b86:	2000      	movs	r0, #0
    2b88:	e001      	b.n	2b8e <timer_start+0x2a>
int32_t timer_start(struct timer_descriptor *const descr)
{
	ASSERT(descr);

	if (_timer_is_started(&descr->device)) {
		return ERR_DENIED;
    2b8a:	2011      	movs	r0, #17
    2b8c:	4240      	negs	r0, r0
	}

	_timer_start(&descr->device);

	return ERR_NONE;
}
    2b8e:	bd10      	pop	{r4, pc}
    2b90:	0000347c 	.word	0x0000347c
    2b94:	000030d1 	.word	0x000030d1
    2b98:	00001985 	.word	0x00001985
    2b9c:	00001949 	.word	0x00001949

00002ba0 <timer_set_clock_cycles_per_tick>:
/**
 * \brief Set amount of clock cycler per timer tick
 */
int32_t timer_set_clock_cycles_per_tick(struct timer_descriptor *const descr,
		const uint32_t clock_cycles)
{
    2ba0:	b538      	push	{r3, r4, r5, lr}
    2ba2:	1c04      	adds	r4, r0, #0
    2ba4:	1c0d      	adds	r5, r1, #0
	ASSERT(descr);
    2ba6:	1e43      	subs	r3, r0, #1
    2ba8:	4198      	sbcs	r0, r3
    2baa:	b2c0      	uxtb	r0, r0
    2bac:	4904      	ldr	r1, [pc, #16]	; (2bc0 <timer_set_clock_cycles_per_tick+0x20>)
    2bae:	2282      	movs	r2, #130	; 0x82
    2bb0:	4b04      	ldr	r3, [pc, #16]	; (2bc4 <timer_set_clock_cycles_per_tick+0x24>)
    2bb2:	4798      	blx	r3
	_timer_set_period(&descr->device, clock_cycles);
    2bb4:	1c20      	adds	r0, r4, #0
    2bb6:	1c29      	adds	r1, r5, #0
    2bb8:	4b03      	ldr	r3, [pc, #12]	; (2bc8 <timer_set_clock_cycles_per_tick+0x28>)
    2bba:	4798      	blx	r3

	return ERR_NONE;
}
    2bbc:	2000      	movs	r0, #0
    2bbe:	bd38      	pop	{r3, r4, r5, pc}
    2bc0:	0000347c 	.word	0x0000347c
    2bc4:	000030d1 	.word	0x000030d1
    2bc8:	00001955 	.word	0x00001955

00002bcc <timer_add_task>:
/**
 * \brief Add timer task
 */
int32_t timer_add_task(struct timer_descriptor *const descr,
		struct timer_task *const task)
{
    2bcc:	b570      	push	{r4, r5, r6, lr}
    2bce:	b082      	sub	sp, #8
    2bd0:	1c04      	adds	r4, r0, #0
    2bd2:	1c0d      	adds	r5, r1, #0
	ASSERT(descr && task);
    2bd4:	2800      	cmp	r0, #0
    2bd6:	d003      	beq.n	2be0 <timer_add_task+0x14>
    2bd8:	1c08      	adds	r0, r1, #0
    2bda:	1e43      	subs	r3, r0, #1
    2bdc:	4198      	sbcs	r0, r3
    2bde:	e000      	b.n	2be2 <timer_add_task+0x16>
    2be0:	2000      	movs	r0, #0
    2be2:	491d      	ldr	r1, [pc, #116]	; (2c58 <timer_add_task+0x8c>)
    2be4:	228e      	movs	r2, #142	; 0x8e
    2be6:	4b1d      	ldr	r3, [pc, #116]	; (2c5c <timer_add_task+0x90>)
    2be8:	4798      	blx	r3

	descr->flags |= TIMER_FLAG_QUEUE_IS_TAKEN;
    2bea:	7e22      	ldrb	r2, [r4, #24]
    2bec:	2301      	movs	r3, #1
    2bee:	4313      	orrs	r3, r2
    2bf0:	7623      	strb	r3, [r4, #24]

	if (is_list_element(&descr->tasks, task)) {
    2bf2:	1c26      	adds	r6, r4, #0
    2bf4:	3614      	adds	r6, #20
    2bf6:	1c30      	adds	r0, r6, #0
    2bf8:	1c29      	adds	r1, r5, #0
    2bfa:	4b19      	ldr	r3, [pc, #100]	; (2c60 <timer_add_task+0x94>)
    2bfc:	4798      	blx	r3
    2bfe:	2800      	cmp	r0, #0
    2c00:	d00b      	beq.n	2c1a <timer_add_task+0x4e>
		descr->flags &= ~TIMER_FLAG_QUEUE_IS_TAKEN;
    2c02:	7e23      	ldrb	r3, [r4, #24]
    2c04:	2201      	movs	r2, #1
    2c06:	4393      	bics	r3, r2
    2c08:	7623      	strb	r3, [r4, #24]
		ASSERT(false);
    2c0a:	2000      	movs	r0, #0
    2c0c:	4912      	ldr	r1, [pc, #72]	; (2c58 <timer_add_task+0x8c>)
    2c0e:	3293      	adds	r2, #147	; 0x93
    2c10:	4b12      	ldr	r3, [pc, #72]	; (2c5c <timer_add_task+0x90>)
    2c12:	4798      	blx	r3
		return ERR_ALREADY_INITIALIZED;
    2c14:	2012      	movs	r0, #18
    2c16:	4240      	negs	r0, r0
    2c18:	e01c      	b.n	2c54 <timer_add_task+0x88>
	}

	task->time_label = descr->time;
    2c1a:	6923      	ldr	r3, [r4, #16]
    2c1c:	606b      	str	r3, [r5, #4]
	timer_add_timer_task(&descr->tasks, task, descr->time);
    2c1e:	1c30      	adds	r0, r6, #0
    2c20:	1c29      	adds	r1, r5, #0
    2c22:	6922      	ldr	r2, [r4, #16]
    2c24:	4b0f      	ldr	r3, [pc, #60]	; (2c64 <timer_add_task+0x98>)
    2c26:	4798      	blx	r3

	descr->flags &= ~TIMER_FLAG_QUEUE_IS_TAKEN;
    2c28:	7e23      	ldrb	r3, [r4, #24]
    2c2a:	2201      	movs	r2, #1
    2c2c:	4393      	bics	r3, r2
    2c2e:	7623      	strb	r3, [r4, #24]

	if (descr->flags & TIMER_FLAG_INTERRUPT_TRIGERRED) {
    2c30:	7e23      	ldrb	r3, [r4, #24]
		descr->flags &= ~TIMER_FLAG_INTERRUPT_TRIGERRED;
		_timer_set_irq(&descr->device);
		CRITICAL_SECTION_LEAVE()
	}

	return ERR_NONE;
    2c32:	2000      	movs	r0, #0
	task->time_label = descr->time;
	timer_add_timer_task(&descr->tasks, task, descr->time);

	descr->flags &= ~TIMER_FLAG_QUEUE_IS_TAKEN;

	if (descr->flags & TIMER_FLAG_INTERRUPT_TRIGERRED) {
    2c34:	079b      	lsls	r3, r3, #30
    2c36:	d50d      	bpl.n	2c54 <timer_add_task+0x88>
		CRITICAL_SECTION_ENTER()
    2c38:	a801      	add	r0, sp, #4
    2c3a:	4b0b      	ldr	r3, [pc, #44]	; (2c68 <timer_add_task+0x9c>)
    2c3c:	4798      	blx	r3
		descr->flags &= ~TIMER_FLAG_INTERRUPT_TRIGERRED;
    2c3e:	7e23      	ldrb	r3, [r4, #24]
    2c40:	2202      	movs	r2, #2
    2c42:	4393      	bics	r3, r2
    2c44:	7623      	strb	r3, [r4, #24]
		_timer_set_irq(&descr->device);
    2c46:	1c20      	adds	r0, r4, #0
    2c48:	4b08      	ldr	r3, [pc, #32]	; (2c6c <timer_add_task+0xa0>)
    2c4a:	4798      	blx	r3
		CRITICAL_SECTION_LEAVE()
    2c4c:	a801      	add	r0, sp, #4
    2c4e:	4b08      	ldr	r3, [pc, #32]	; (2c70 <timer_add_task+0xa4>)
    2c50:	4798      	blx	r3
	}

	return ERR_NONE;
    2c52:	2000      	movs	r0, #0
}
    2c54:	b002      	add	sp, #8
    2c56:	bd70      	pop	{r4, r5, r6, pc}
    2c58:	0000347c 	.word	0x0000347c
    2c5c:	000030d1 	.word	0x000030d1
    2c60:	000030d9 	.word	0x000030d9
    2c64:	00002a2d 	.word	0x00002a2d
    2c68:	000027d9 	.word	0x000027d9
    2c6c:	00001995 	.word	0x00001995
    2c70:	000027e9 	.word	0x000027e9

00002c74 <usart_sync_write>:
 *
 * \return The number of bytes written.
 */
static int32_t usart_sync_write(struct io_descriptor *const io_descr,
		const uint8_t *const buf, const uint16_t length)
{
    2c74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2c76:	464f      	mov	r7, r9
    2c78:	4646      	mov	r6, r8
    2c7a:	b4c0      	push	{r6, r7}
    2c7c:	1c05      	adds	r5, r0, #0
    2c7e:	1c0f      	adds	r7, r1, #0
    2c80:	4690      	mov	r8, r2
	uint32_t offset = 0;
	struct usart_sync_descriptor *descr =
			CONTAINER_OF(io_descr, struct usart_sync_descriptor, io);

	ASSERT(io_descr && buf && length);
    2c82:	2800      	cmp	r0, #0
    2c84:	d005      	beq.n	2c92 <usart_sync_write+0x1e>
    2c86:	2900      	cmp	r1, #0
    2c88:	d005      	beq.n	2c96 <usart_sync_write+0x22>
    2c8a:	1c10      	adds	r0, r2, #0
    2c8c:	1e43      	subs	r3, r0, #1
    2c8e:	4198      	sbcs	r0, r3
    2c90:	e002      	b.n	2c98 <usart_sync_write+0x24>
    2c92:	2000      	movs	r0, #0
    2c94:	e000      	b.n	2c98 <usart_sync_write+0x24>
    2c96:	2000      	movs	r0, #0
    2c98:	490f      	ldr	r1, [pc, #60]	; (2cd8 <usart_sync_write+0x64>)
    2c9a:	2289      	movs	r2, #137	; 0x89
    2c9c:	0052      	lsls	r2, r2, #1
    2c9e:	4b0f      	ldr	r3, [pc, #60]	; (2cdc <usart_sync_write+0x68>)
    2ca0:	4798      	blx	r3

	while (!_usart_sync_is_byte_sent(&descr->device));
    2ca2:	3508      	adds	r5, #8
    2ca4:	4e0e      	ldr	r6, [pc, #56]	; (2ce0 <usart_sync_write+0x6c>)
    2ca6:	1c2c      	adds	r4, r5, #0
    2ca8:	1c28      	adds	r0, r5, #0
    2caa:	47b0      	blx	r6
    2cac:	2800      	cmp	r0, #0
    2cae:	d0fa      	beq.n	2ca6 <usart_sync_write+0x32>
    2cb0:	2600      	movs	r6, #0
	do {
		_usart_sync_write_byte(&descr->device, buf[offset]);
    2cb2:	4b0c      	ldr	r3, [pc, #48]	; (2ce4 <usart_sync_write+0x70>)
    2cb4:	4699      	mov	r9, r3
		while (!_usart_sync_is_byte_sent(&descr->device));
    2cb6:	4d0a      	ldr	r5, [pc, #40]	; (2ce0 <usart_sync_write+0x6c>)

	ASSERT(io_descr && buf && length);

	while (!_usart_sync_is_byte_sent(&descr->device));
	do {
		_usart_sync_write_byte(&descr->device, buf[offset]);
    2cb8:	5db9      	ldrb	r1, [r7, r6]
    2cba:	1c20      	adds	r0, r4, #0
    2cbc:	47c8      	blx	r9
		while (!_usart_sync_is_byte_sent(&descr->device));
    2cbe:	1c20      	adds	r0, r4, #0
    2cc0:	47a8      	blx	r5
    2cc2:	2800      	cmp	r0, #0
    2cc4:	d0fb      	beq.n	2cbe <usart_sync_write+0x4a>
	} while (++offset < length);
    2cc6:	3601      	adds	r6, #1
    2cc8:	4546      	cmp	r6, r8
    2cca:	d3f5      	bcc.n	2cb8 <usart_sync_write+0x44>

	return (int32_t)offset;
}
    2ccc:	1c30      	adds	r0, r6, #0
    2cce:	bc0c      	pop	{r2, r3}
    2cd0:	4690      	mov	r8, r2
    2cd2:	4699      	mov	r9, r3
    2cd4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    2cd6:	46c0      	nop			; (mov r8, r8)
    2cd8:	00003494 	.word	0x00003494
    2cdc:	000030d1 	.word	0x000030d1
    2ce0:	00001531 	.word	0x00001531
    2ce4:	00001521 	.word	0x00001521

00002ce8 <usart_sync_read>:
 *
 * \return The number of bytes read.
 */
static int32_t usart_sync_read(struct io_descriptor *const io_descr,
	uint8_t *const buf, const uint16_t length)
{
    2ce8:	b5f0      	push	{r4, r5, r6, r7, lr}
    2cea:	4647      	mov	r7, r8
    2cec:	b480      	push	{r7}
    2cee:	1c04      	adds	r4, r0, #0
    2cf0:	1c0f      	adds	r7, r1, #0
    2cf2:	4690      	mov	r8, r2
	uint32_t offset = 0;
	struct usart_sync_descriptor *descr =
			CONTAINER_OF(io_descr, struct usart_sync_descriptor, io);

	ASSERT(io_descr && buf && length);
    2cf4:	2800      	cmp	r0, #0
    2cf6:	d005      	beq.n	2d04 <usart_sync_read+0x1c>
    2cf8:	2900      	cmp	r1, #0
    2cfa:	d005      	beq.n	2d08 <usart_sync_read+0x20>
    2cfc:	1c10      	adds	r0, r2, #0
    2cfe:	1e43      	subs	r3, r0, #1
    2d00:	4198      	sbcs	r0, r3
    2d02:	e002      	b.n	2d0a <usart_sync_read+0x22>
    2d04:	2000      	movs	r0, #0
    2d06:	e000      	b.n	2d0a <usart_sync_read+0x22>
    2d08:	2000      	movs	r0, #0
    2d0a:	490b      	ldr	r1, [pc, #44]	; (2d38 <usart_sync_read+0x50>)
    2d0c:	222e      	movs	r2, #46	; 0x2e
    2d0e:	32ff      	adds	r2, #255	; 0xff
    2d10:	4b0a      	ldr	r3, [pc, #40]	; (2d3c <usart_sync_read+0x54>)
    2d12:	4798      	blx	r3
 * \return The number of bytes read.
 */
static int32_t usart_sync_read(struct io_descriptor *const io_descr,
	uint8_t *const buf, const uint16_t length)
{
	uint32_t offset = 0;
    2d14:	2600      	movs	r6, #0
			CONTAINER_OF(io_descr, struct usart_sync_descriptor, io);

	ASSERT(io_descr && buf && length);

	do {
		while (!_usart_sync_is_byte_received(&descr->device));
    2d16:	4d0a      	ldr	r5, [pc, #40]	; (2d40 <usart_sync_read+0x58>)
    2d18:	3408      	adds	r4, #8
    2d1a:	1c20      	adds	r0, r4, #0
    2d1c:	47a8      	blx	r5
    2d1e:	2800      	cmp	r0, #0
    2d20:	d0fb      	beq.n	2d1a <usart_sync_read+0x32>
		buf[offset] = _usart_sync_read_byte(&descr->device);
    2d22:	1c20      	adds	r0, r4, #0
    2d24:	4b07      	ldr	r3, [pc, #28]	; (2d44 <usart_sync_read+0x5c>)
    2d26:	4798      	blx	r3
    2d28:	55b8      	strb	r0, [r7, r6]
	} while (++offset < length);
    2d2a:	3601      	adds	r6, #1
    2d2c:	4546      	cmp	r6, r8
    2d2e:	d3f4      	bcc.n	2d1a <usart_sync_read+0x32>

	return (int32_t)offset;
}
    2d30:	1c30      	adds	r0, r6, #0
    2d32:	bc04      	pop	{r2}
    2d34:	4690      	mov	r8, r2
    2d36:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2d38:	00003494 	.word	0x00003494
    2d3c:	000030d1 	.word	0x000030d1
    2d40:	0000153d 	.word	0x0000153d
    2d44:	00001529 	.word	0x00001529

00002d48 <usart_sync_init>:
/**
 * \brief Initialize usart interface
 */
int32_t usart_sync_init(struct usart_sync_descriptor *const descr,
		void *const hw)
{
    2d48:	b538      	push	{r3, r4, r5, lr}
    2d4a:	1c04      	adds	r4, r0, #0
    2d4c:	1c0d      	adds	r5, r1, #0
	int32_t init_status;

	ASSERT(descr && hw);
    2d4e:	2800      	cmp	r0, #0
    2d50:	d003      	beq.n	2d5a <usart_sync_init+0x12>
    2d52:	1c08      	adds	r0, r1, #0
    2d54:	1e43      	subs	r3, r0, #1
    2d56:	4198      	sbcs	r0, r3
    2d58:	e000      	b.n	2d5c <usart_sync_init+0x14>
    2d5a:	2000      	movs	r0, #0
    2d5c:	4907      	ldr	r1, [pc, #28]	; (2d7c <usart_sync_init+0x34>)
    2d5e:	2242      	movs	r2, #66	; 0x42
    2d60:	4b07      	ldr	r3, [pc, #28]	; (2d80 <usart_sync_init+0x38>)
    2d62:	4798      	blx	r3

	init_status = _usart_sync_init(&descr->device, hw);
    2d64:	1c20      	adds	r0, r4, #0
    2d66:	3008      	adds	r0, #8
    2d68:	1c29      	adds	r1, r5, #0
    2d6a:	4b06      	ldr	r3, [pc, #24]	; (2d84 <usart_sync_init+0x3c>)
    2d6c:	4798      	blx	r3
	if (init_status) {
    2d6e:	2800      	cmp	r0, #0
    2d70:	d103      	bne.n	2d7a <usart_sync_init+0x32>
		return init_status;
	}

	descr->io.read  = usart_sync_read;
    2d72:	4b05      	ldr	r3, [pc, #20]	; (2d88 <usart_sync_init+0x40>)
    2d74:	6063      	str	r3, [r4, #4]
	descr->io.write = usart_sync_write;
    2d76:	4b05      	ldr	r3, [pc, #20]	; (2d8c <usart_sync_init+0x44>)
    2d78:	6023      	str	r3, [r4, #0]

	return ERR_NONE;
}
    2d7a:	bd38      	pop	{r3, r4, r5, pc}
    2d7c:	00003494 	.word	0x00003494
    2d80:	000030d1 	.word	0x000030d1
    2d84:	000014f5 	.word	0x000014f5
    2d88:	00002ce9 	.word	0x00002ce9
    2d8c:	00002c75 	.word	0x00002c75

00002d90 <_usb_d_find_ep>:
 * \return Index of endpoint descriptor.
 * \retval >=0 The index.
 * \retval <0 Not found (endpoint is not initialized).
 */
static int8_t _usb_d_find_ep(const uint8_t ep)
{
    2d90:	b530      	push	{r4, r5, lr}
	int8_t i;
	for (i = 0; i < CONF_USB_D_NUM_EP_SP; i++) {
		if (usb_d_inst.ep[i].xfer.hdr.ep == ep) {
    2d92:	4b0e      	ldr	r3, [pc, #56]	; (2dcc <_usb_d_find_ep+0x3c>)
    2d94:	7859      	ldrb	r1, [r3, #1]
    2d96:	4281      	cmp	r1, r0
    2d98:	d107      	bne.n	2daa <_usb_d_find_ep+0x1a>
    2d9a:	e004      	b.n	2da6 <_usb_d_find_ep+0x16>
    2d9c:	3220      	adds	r2, #32
    2d9e:	7851      	ldrb	r1, [r2, #1]
    2da0:	4281      	cmp	r1, r0
    2da2:	d106      	bne.n	2db2 <_usb_d_find_ep+0x22>
    2da4:	e00f      	b.n	2dc6 <_usb_d_find_ep+0x36>
 * \retval <0 Not found (endpoint is not initialized).
 */
static int8_t _usb_d_find_ep(const uint8_t ep)
{
	int8_t i;
	for (i = 0; i < CONF_USB_D_NUM_EP_SP; i++) {
    2da6:	2300      	movs	r3, #0
		if (usb_d_inst.ep[i].xfer.hdr.ep == ep) {
			return i;
    2da8:	e00d      	b.n	2dc6 <_usb_d_find_ep+0x36>
    2daa:	4a08      	ldr	r2, [pc, #32]	; (2dcc <_usb_d_find_ep+0x3c>)
 */
static int8_t _usb_d_find_ep(const uint8_t ep)
{
	int8_t i;
	for (i = 0; i < CONF_USB_D_NUM_EP_SP; i++) {
		if (usb_d_inst.ep[i].xfer.hdr.ep == ep) {
    2dac:	2300      	movs	r3, #0
			return i;
		}

		if (usb_d_inst.ep[i].xfer.hdr.type == USB_EP_XTYPE_CTRL &&
				( ep & USB_EP_N_MASK ) == usb_d_inst.ep[i].xfer.hdr.ep) {
    2dae:	250f      	movs	r5, #15
    2db0:	4005      	ands	r5, r0
	for (i = 0; i < CONF_USB_D_NUM_EP_SP; i++) {
		if (usb_d_inst.ep[i].xfer.hdr.ep == ep) {
			return i;
		}

		if (usb_d_inst.ep[i].xfer.hdr.type == USB_EP_XTYPE_CTRL &&
    2db2:	7814      	ldrb	r4, [r2, #0]
    2db4:	2c00      	cmp	r4, #0
    2db6:	d101      	bne.n	2dbc <_usb_d_find_ep+0x2c>
    2db8:	428d      	cmp	r5, r1
    2dba:	d004      	beq.n	2dc6 <_usb_d_find_ep+0x36>
    2dbc:	3301      	adds	r3, #1
    2dbe:	b2db      	uxtb	r3, r3
 * \retval <0 Not found (endpoint is not initialized).
 */
static int8_t _usb_d_find_ep(const uint8_t ep)
{
	int8_t i;
	for (i = 0; i < CONF_USB_D_NUM_EP_SP; i++) {
    2dc0:	2b0d      	cmp	r3, #13
    2dc2:	d1eb      	bne.n	2d9c <_usb_d_find_ep+0xc>
		if (usb_d_inst.ep[i].xfer.hdr.type == USB_EP_XTYPE_CTRL &&
				( ep & USB_EP_N_MASK ) == usb_d_inst.ep[i].xfer.hdr.ep) {
			return i;
		}
	}
	return -1;
    2dc4:	33f2      	adds	r3, #242	; 0xf2
    2dc6:	b258      	sxtb	r0, r3
}
    2dc8:	bd30      	pop	{r4, r5, pc}
    2dca:	46c0      	nop			; (mov r8, r8)
    2dcc:	20000404 	.word	0x20000404

00002dd0 <usb_d_dummy_cb_false>:
{
	(void)unused0;
	(void)unused1;
	(void)unused2;
	return false;
}
    2dd0:	2000      	movs	r0, #0
    2dd2:	4770      	bx	lr

00002dd4 <usb_d_cb_trans_more>:
 * \brief Callback invoked when request more data
 * \param[in] ep Endpoint number with transfer direction on bit 8.
 * \param[in] transfered Number of bytes transfered.
 */
static bool usb_d_cb_trans_more(const uint8_t ep, const uint32_t transfered)
{
    2dd4:	b538      	push	{r3, r4, r5, lr}
    2dd6:	1c04      	adds	r4, r0, #0
    2dd8:	1c0d      	adds	r5, r1, #0
	int8_t ep_index = _usb_d_find_ep(ep);
    2dda:	4b09      	ldr	r3, [pc, #36]	; (2e00 <usb_d_cb_trans_more+0x2c>)
    2ddc:	4798      	blx	r3
	struct usb_d_ep *ept = &usb_d_inst.ep[ep_index];

	if (ept->xfer.hdr.state == USB_EP_S_X_DATA) {
    2dde:	0143      	lsls	r3, r0, #5
    2de0:	4a08      	ldr	r2, [pc, #32]	; (2e04 <usb_d_cb_trans_more+0x30>)
    2de2:	18d3      	adds	r3, r2, r3
    2de4:	789a      	ldrb	r2, [r3, #2]
		return ept->callbacks.more(ep, transfered);
	}

	return false;
    2de6:	2300      	movs	r3, #0
static bool usb_d_cb_trans_more(const uint8_t ep, const uint32_t transfered)
{
	int8_t ep_index = _usb_d_find_ep(ep);
	struct usb_d_ep *ept = &usb_d_inst.ep[ep_index];

	if (ept->xfer.hdr.state == USB_EP_S_X_DATA) {
    2de8:	2a03      	cmp	r2, #3
    2dea:	d107      	bne.n	2dfc <usb_d_cb_trans_more+0x28>
		return ept->callbacks.more(ep, transfered);
    2dec:	0140      	lsls	r0, r0, #5
    2dee:	4b05      	ldr	r3, [pc, #20]	; (2e04 <usb_d_cb_trans_more+0x30>)
    2df0:	1818      	adds	r0, r3, r0
    2df2:	6983      	ldr	r3, [r0, #24]
    2df4:	1c20      	adds	r0, r4, #0
    2df6:	1c29      	adds	r1, r5, #0
    2df8:	4798      	blx	r3
    2dfa:	1c03      	adds	r3, r0, #0
	}

	return false;
}
    2dfc:	1c18      	adds	r0, r3, #0
    2dfe:	bd38      	pop	{r3, r4, r5, pc}
    2e00:	00002d91 	.word	0x00002d91
    2e04:	20000404 	.word	0x20000404

00002e08 <_usb_d_cb_trans_done>:
 * Callback when USB transactions are finished.
 */
static void _usb_d_cb_trans_done(const uint8_t ep,
		const int32_t code,
		const uint32_t transferred)
{
    2e08:	b5f0      	push	{r4, r5, r6, r7, lr}
    2e0a:	b085      	sub	sp, #20
    2e0c:	1c05      	adds	r5, r0, #0
    2e0e:	1c0f      	adds	r7, r1, #0
    2e10:	1c16      	adds	r6, r2, #0
	int8_t ep_index = _usb_d_find_ep(ep);
    2e12:	4b4e      	ldr	r3, [pc, #312]	; (2f4c <_usb_d_cb_trans_done+0x144>)
    2e14:	4798      	blx	r3
    2e16:	1c04      	adds	r4, r0, #0
	struct usb_d_ep *ept = &usb_d_inst.ep[ep_index];

	if (code == USB_TRANS_DONE) {
    2e18:	2f00      	cmp	r7, #0
    2e1a:	d152      	bne.n	2ec2 <_usb_d_cb_trans_done+0xba>
		ept->xfer.hdr.status = USB_XFER_DONE;
    2e1c:	4b4c      	ldr	r3, [pc, #304]	; (2f50 <_usb_d_cb_trans_done+0x148>)
    2e1e:	0142      	lsls	r2, r0, #5
    2e20:	1899      	adds	r1, r3, r2
    2e22:	2000      	movs	r0, #0
    2e24:	70c8      	strb	r0, [r1, #3]

		if (ept->xfer.hdr.type == USB_EP_XTYPE_CTRL) {
    2e26:	5cd3      	ldrb	r3, [r2, r3]
    2e28:	2b00      	cmp	r3, #0
    2e2a:	d144      	bne.n	2eb6 <_usb_d_cb_trans_done+0xae>
 * \param[in,out] ept Pointer to endpoint information.
 */
static inline void usb_d_ctrl_trans_done(struct usb_d_ep *ept)
{
	uint8_t state = ept->xfer.hdr.state;
	bool req_dir = USB_GET_bmRequestType(ept->xfer.req) & USB_REQ_TYPE_IN;
    2e2c:	7b0a      	ldrb	r2, [r1, #12]

	if (state == USB_EP_S_X_DATA) {
    2e2e:	788b      	ldrb	r3, [r1, #2]
    2e30:	2b03      	cmp	r3, #3
    2e32:	d134      	bne.n	2e9e <_usb_d_cb_trans_done+0x96>
 * \param[in,out] ept Pointer to endpoint information.
 */
static inline void usb_d_ctrl_trans_done(struct usb_d_ep *ept)
{
	uint8_t state = ept->xfer.hdr.state;
	bool req_dir = USB_GET_bmRequestType(ept->xfer.req) & USB_REQ_TYPE_IN;
    2e34:	09d5      	lsrs	r5, r2, #7

	if (state == USB_EP_S_X_DATA) {
		/* Data stage -> Status stage */
		bool err = ept->callbacks.xfer(ept->xfer.hdr.ep, USB_XFER_DATA,
    2e36:	7848      	ldrb	r0, [r1, #1]
				ept->xfer.req);
    2e38:	1c0a      	adds	r2, r1, #0
    2e3a:	320c      	adds	r2, #12
	uint8_t state = ept->xfer.hdr.state;
	bool req_dir = USB_GET_bmRequestType(ept->xfer.req) & USB_REQ_TYPE_IN;

	if (state == USB_EP_S_X_DATA) {
		/* Data stage -> Status stage */
		bool err = ept->callbacks.xfer(ept->xfer.hdr.ep, USB_XFER_DATA,
    2e3c:	69cb      	ldr	r3, [r1, #28]
    2e3e:	2101      	movs	r1, #1
    2e40:	4798      	blx	r3
				ept->xfer.req);

		if (err) {
    2e42:	2800      	cmp	r0, #0
    2e44:	d017      	beq.n	2e76 <_usb_d_cb_trans_done+0x6e>
			ept->xfer.hdr.state = USB_EP_S_HALTED;
    2e46:	0163      	lsls	r3, r4, #5
    2e48:	4a41      	ldr	r2, [pc, #260]	; (2f50 <_usb_d_cb_trans_done+0x148>)
    2e4a:	18d3      	adds	r3, r2, r3
    2e4c:	2205      	movs	r2, #5
    2e4e:	709a      	strb	r2, [r3, #2]
			ept->xfer.hdr.status = USB_XFER_HALT;
    2e50:	3a03      	subs	r2, #3
    2e52:	70da      	strb	r2, [r3, #3]
			_usb_d_dev_ep_stall(req_dir ? ept->xfer.hdr.ep :
    2e54:	2d00      	cmp	r5, #0
    2e56:	d004      	beq.n	2e62 <_usb_d_cb_trans_done+0x5a>
    2e58:	0164      	lsls	r4, r4, #5
    2e5a:	4b3d      	ldr	r3, [pc, #244]	; (2f50 <_usb_d_cb_trans_done+0x148>)
    2e5c:	191c      	adds	r4, r3, r4
    2e5e:	7860      	ldrb	r0, [r4, #1]
    2e60:	e005      	b.n	2e6e <_usb_d_cb_trans_done+0x66>
					( ept->xfer.hdr.ep | USB_EP_DIR ), USB_EP_STALL_SET);
    2e62:	0164      	lsls	r4, r4, #5
    2e64:	4b3a      	ldr	r3, [pc, #232]	; (2f50 <_usb_d_cb_trans_done+0x148>)
    2e66:	191c      	adds	r4, r3, r4
				ept->xfer.req);

		if (err) {
			ept->xfer.hdr.state = USB_EP_S_HALTED;
			ept->xfer.hdr.status = USB_XFER_HALT;
			_usb_d_dev_ep_stall(req_dir ? ept->xfer.hdr.ep :
    2e68:	7860      	ldrb	r0, [r4, #1]
    2e6a:	2380      	movs	r3, #128	; 0x80
    2e6c:	4318      	orrs	r0, r3
    2e6e:	2101      	movs	r1, #1
    2e70:	4b38      	ldr	r3, [pc, #224]	; (2f54 <_usb_d_cb_trans_done+0x14c>)
    2e72:	4798      	blx	r3
    2e74:	e067      	b.n	2f46 <_usb_d_cb_trans_done+0x13e>
					( ept->xfer.hdr.ep | USB_EP_DIR ), USB_EP_STALL_SET);
		} else {
			ept->xfer.hdr.state = USB_EP_S_X_STATUS;
    2e76:	0164      	lsls	r4, r4, #5
    2e78:	4b35      	ldr	r3, [pc, #212]	; (2f50 <_usb_d_cb_trans_done+0x148>)
    2e7a:	191c      	adds	r4, r3, r4
    2e7c:	2304      	movs	r3, #4
    2e7e:	70a3      	strb	r3, [r4, #2]
			_usb_d_trans(ept->xfer.hdr.ep, !req_dir, NULL, 0, 1);
    2e80:	7863      	ldrb	r3, [r4, #1]
		const bool dir,
		const uint8_t *buf,
		const uint32_t size,
		const uint8_t zlp)
{
	struct usb_d_transfer trans = {
    2e82:	2200      	movs	r2, #0
    2e84:	9201      	str	r2, [sp, #4]
    2e86:	9202      	str	r2, [sp, #8]
    2e88:	2d00      	cmp	r5, #0
    2e8a:	d101      	bne.n	2e90 <_usb_d_cb_trans_done+0x88>
    2e8c:	3280      	adds	r2, #128	; 0x80
    2e8e:	4313      	orrs	r3, r2
    2e90:	a801      	add	r0, sp, #4
    2e92:	7203      	strb	r3, [r0, #8]
    2e94:	2301      	movs	r3, #1
    2e96:	7243      	strb	r3, [r0, #9]
		(uint8_t *)buf, size, dir ? (uint8_t)( ep | USB_EP_DIR ) : (uint8_t)ep,
		zlp
	};

	return _usb_d_dev_ep_trans(&trans);
    2e98:	4b2f      	ldr	r3, [pc, #188]	; (2f58 <_usb_d_cb_trans_done+0x150>)
    2e9a:	4798      	blx	r3
    2e9c:	e053      	b.n	2f46 <_usb_d_cb_trans_done+0x13e>
			ept->xfer.hdr.state = USB_EP_S_X_STATUS;
			_usb_d_trans(ept->xfer.hdr.ep, !req_dir, NULL, 0, 1);
		}
	} else {
		/* Status stage done */
		ept->callbacks.xfer(ept->xfer.hdr.ep, USB_XFER_DONE,
    2e9e:	4a2c      	ldr	r2, [pc, #176]	; (2f50 <_usb_d_cb_trans_done+0x148>)
    2ea0:	0164      	lsls	r4, r4, #5
    2ea2:	1915      	adds	r5, r2, r4
    2ea4:	7868      	ldrb	r0, [r5, #1]
				ept->xfer.req);
    2ea6:	1c2a      	adds	r2, r5, #0
    2ea8:	320c      	adds	r2, #12
			ept->xfer.hdr.state = USB_EP_S_X_STATUS;
			_usb_d_trans(ept->xfer.hdr.ep, !req_dir, NULL, 0, 1);
		}
	} else {
		/* Status stage done */
		ept->callbacks.xfer(ept->xfer.hdr.ep, USB_XFER_DONE,
    2eaa:	2100      	movs	r1, #0
    2eac:	69eb      	ldr	r3, [r5, #28]
    2eae:	4798      	blx	r3
				ept->xfer.req);
		ept->xfer.hdr.state = USB_EP_S_X_SETUP;
    2eb0:	2302      	movs	r3, #2
    2eb2:	70ab      	strb	r3, [r5, #2]
    2eb4:	e047      	b.n	2f46 <_usb_d_cb_trans_done+0x13e>
		if (ept->xfer.hdr.type == USB_EP_XTYPE_CTRL) {
			usb_d_ctrl_trans_done(ept);
			return;
		}

		ept->xfer.hdr.state = USB_EP_S_IDLE;
    2eb6:	0163      	lsls	r3, r4, #5
    2eb8:	4a25      	ldr	r2, [pc, #148]	; (2f50 <_usb_d_cb_trans_done+0x148>)
    2eba:	18d3      	adds	r3, r2, r3
    2ebc:	2201      	movs	r2, #1
    2ebe:	709a      	strb	r2, [r3, #2]
    2ec0:	e039      	b.n	2f36 <_usb_d_cb_trans_done+0x12e>
	} else if (code == USB_TRANS_STALL) {
    2ec2:	2f01      	cmp	r7, #1
    2ec4:	d114      	bne.n	2ef0 <_usb_d_cb_trans_done+0xe8>
		ept->xfer.hdr.status = USB_XFER_HALT;
    2ec6:	4b22      	ldr	r3, [pc, #136]	; (2f50 <_usb_d_cb_trans_done+0x148>)
    2ec8:	0142      	lsls	r2, r0, #5
    2eca:	1899      	adds	r1, r3, r2
    2ecc:	2002      	movs	r0, #2
    2ece:	70c8      	strb	r0, [r1, #3]

		if (ept->xfer.hdr.type == USB_EP_XTYPE_CTRL) {
    2ed0:	5cd3      	ldrb	r3, [r2, r3]
    2ed2:	2b00      	cmp	r3, #0
    2ed4:	d106      	bne.n	2ee4 <_usb_d_cb_trans_done+0xdc>
			ept->xfer.hdr.state = USB_EP_S_X_SETUP;
    2ed6:	2202      	movs	r2, #2
    2ed8:	708a      	strb	r2, [r1, #2]
			_usb_d_dev_ep_stall(ep, USB_EP_STALL_CLR);
    2eda:	1c28      	adds	r0, r5, #0
    2edc:	2100      	movs	r1, #0
    2ede:	4b1d      	ldr	r3, [pc, #116]	; (2f54 <_usb_d_cb_trans_done+0x14c>)
    2ee0:	4798      	blx	r3
    2ee2:	e028      	b.n	2f36 <_usb_d_cb_trans_done+0x12e>
		} else {
			ept->xfer.hdr.state = USB_EP_S_HALTED;
    2ee4:	0163      	lsls	r3, r4, #5
    2ee6:	4a1a      	ldr	r2, [pc, #104]	; (2f50 <_usb_d_cb_trans_done+0x148>)
    2ee8:	18d3      	adds	r3, r2, r3
    2eea:	2205      	movs	r2, #5
    2eec:	709a      	strb	r2, [r3, #2]
    2eee:	e022      	b.n	2f36 <_usb_d_cb_trans_done+0x12e>
		}
	} else if (code == USB_TRANS_ABORT) {
    2ef0:	2f02      	cmp	r7, #2
    2ef2:	d110      	bne.n	2f16 <_usb_d_cb_trans_done+0x10e>
		ept->xfer.hdr.status = USB_XFER_ABORT;
    2ef4:	4b16      	ldr	r3, [pc, #88]	; (2f50 <_usb_d_cb_trans_done+0x148>)
    2ef6:	0142      	lsls	r2, r0, #5
    2ef8:	1899      	adds	r1, r3, r2
    2efa:	2004      	movs	r0, #4
    2efc:	70c8      	strb	r0, [r1, #3]

		if (ept->xfer.hdr.type == USB_EP_XTYPE_CTRL) {
    2efe:	5cd3      	ldrb	r3, [r2, r3]
    2f00:	2b00      	cmp	r3, #0
    2f02:	d102      	bne.n	2f0a <_usb_d_cb_trans_done+0x102>
			ept->xfer.hdr.state = USB_EP_S_X_SETUP;
    2f04:	2302      	movs	r3, #2
    2f06:	708b      	strb	r3, [r1, #2]
			return;
    2f08:	e01d      	b.n	2f46 <_usb_d_cb_trans_done+0x13e>
		}

		ept->xfer.hdr.state = USB_EP_S_IDLE;
    2f0a:	0163      	lsls	r3, r4, #5
    2f0c:	4a10      	ldr	r2, [pc, #64]	; (2f50 <_usb_d_cb_trans_done+0x148>)
    2f0e:	18d3      	adds	r3, r2, r3
    2f10:	2201      	movs	r2, #1
    2f12:	709a      	strb	r2, [r3, #2]
    2f14:	e00f      	b.n	2f36 <_usb_d_cb_trans_done+0x12e>
	} else if (code == USB_TRANS_RESET) {
    2f16:	2f03      	cmp	r7, #3
    2f18:	d107      	bne.n	2f2a <_usb_d_cb_trans_done+0x122>
		ept->xfer.hdr.state = USB_EP_S_DISABLED;
    2f1a:	0143      	lsls	r3, r0, #5
    2f1c:	4a0c      	ldr	r2, [pc, #48]	; (2f50 <_usb_d_cb_trans_done+0x148>)
    2f1e:	18d3      	adds	r3, r2, r3
    2f20:	2200      	movs	r2, #0
    2f22:	709a      	strb	r2, [r3, #2]
		ept->xfer.hdr.status = USB_XFER_RESET;
    2f24:	3205      	adds	r2, #5
    2f26:	70da      	strb	r2, [r3, #3]
    2f28:	e005      	b.n	2f36 <_usb_d_cb_trans_done+0x12e>
	} else {
		ept->xfer.hdr.state = USB_EP_S_ERROR;
    2f2a:	0143      	lsls	r3, r0, #5
    2f2c:	4a08      	ldr	r2, [pc, #32]	; (2f50 <_usb_d_cb_trans_done+0x148>)
    2f2e:	18d3      	adds	r3, r2, r3
    2f30:	2206      	movs	r2, #6
    2f32:	709a      	strb	r2, [r3, #2]
		ept->xfer.hdr.status = USB_XFER_ERROR;
    2f34:	70da      	strb	r2, [r3, #3]
	}

	ept->callbacks.xfer(ep, (enum usb_xfer_code)ept->xfer.hdr.status,
    2f36:	0164      	lsls	r4, r4, #5
    2f38:	4b05      	ldr	r3, [pc, #20]	; (2f50 <_usb_d_cb_trans_done+0x148>)
    2f3a:	191c      	adds	r4, r3, r4
    2f3c:	78e1      	ldrb	r1, [r4, #3]
    2f3e:	69e3      	ldr	r3, [r4, #28]
    2f40:	1c28      	adds	r0, r5, #0
    2f42:	1c32      	adds	r2, r6, #0
    2f44:	4798      	blx	r3
			(void *)transferred);
}
    2f46:	b005      	add	sp, #20
    2f48:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2f4a:	46c0      	nop			; (mov r8, r8)
    2f4c:	00002d91 	.word	0x00002d91
    2f50:	20000404 	.word	0x20000404
    2f54:	00002375 	.word	0x00002375
    2f58:	0000253d 	.word	0x0000253d

00002f5c <usb_d_cb_trans_setup>:
/**
 * \brief Callback invoked when SETUP packet is ready
 * \param[in] ep Endpoint number with transfer direction on bit 8.
 */
static void usb_d_cb_trans_setup(const uint8_t ep)
{
    2f5c:	b5f0      	push	{r4, r5, r6, r7, lr}
    2f5e:	4647      	mov	r7, r8
    2f60:	b480      	push	{r7}
    2f62:	1c05      	adds	r5, r0, #0
	int8_t ep_index = _usb_d_find_ep(ep);
    2f64:	4b1d      	ldr	r3, [pc, #116]	; (2fdc <usb_d_cb_trans_setup+0x80>)
    2f66:	4798      	blx	r3
    2f68:	1c06      	adds	r6, r0, #0
	struct usb_d_ep *ept = &usb_d_inst.ep[ep_index];
	uint8_t *req = ept->xfer.req;
    2f6a:	0143      	lsls	r3, r0, #5
    2f6c:	4c1c      	ldr	r4, [pc, #112]	; (2fe0 <usb_d_cb_trans_setup+0x84>)
    2f6e:	18e4      	adds	r4, r4, r3
    2f70:	340c      	adds	r4, #12

	uint8_t n = _usb_d_dev_ep_read_req(ep, req);
    2f72:	1c28      	adds	r0, r5, #0
    2f74:	1c21      	adds	r1, r4, #0
    2f76:	4b1b      	ldr	r3, [pc, #108]	; (2fe4 <usb_d_cb_trans_setup+0x88>)
    2f78:	4798      	blx	r3

	if (n != 8) {
    2f7a:	b2c0      	uxtb	r0, r0
    2f7c:	2808      	cmp	r0, #8
    2f7e:	d008      	beq.n	2f92 <usb_d_cb_trans_setup+0x36>
		_usb_d_dev_ep_stall(ep, USB_EP_STALL_SET);
    2f80:	1c28      	adds	r0, r5, #0
    2f82:	2101      	movs	r1, #1
    2f84:	4c18      	ldr	r4, [pc, #96]	; (2fe8 <usb_d_cb_trans_setup+0x8c>)
    2f86:	47a0      	blx	r4
		_usb_d_dev_ep_stall(ep | USB_EP_DIR, USB_EP_STALL_SET);
    2f88:	2080      	movs	r0, #128	; 0x80
    2f8a:	4328      	orrs	r0, r5
    2f8c:	2101      	movs	r1, #1
    2f8e:	47a0      	blx	r4
		return;
    2f90:	e020      	b.n	2fd4 <usb_d_cb_trans_setup+0x78>
	}

	_usb_d_dev_ep_stall(ep, USB_EP_STALL_CLR);
    2f92:	1c28      	adds	r0, r5, #0
    2f94:	2100      	movs	r1, #0
    2f96:	4b14      	ldr	r3, [pc, #80]	; (2fe8 <usb_d_cb_trans_setup+0x8c>)
    2f98:	4698      	mov	r8, r3
    2f9a:	4798      	blx	r3
	_usb_d_dev_ep_stall(ep | USB_EP_DIR, USB_EP_STALL_CLR);
    2f9c:	2780      	movs	r7, #128	; 0x80
    2f9e:	432f      	orrs	r7, r5
    2fa0:	1c38      	adds	r0, r7, #0
    2fa2:	2100      	movs	r1, #0
    2fa4:	47c0      	blx	r8
	ept->xfer.hdr.state = USB_EP_S_IDLE;
    2fa6:	0173      	lsls	r3, r6, #5
    2fa8:	4a0d      	ldr	r2, [pc, #52]	; (2fe0 <usb_d_cb_trans_setup+0x84>)
    2faa:	18d3      	adds	r3, r2, r3
    2fac:	2201      	movs	r2, #1
    2fae:	709a      	strb	r2, [r3, #2]

	if (!ept->callbacks.req(ep, req)) {
    2fb0:	695b      	ldr	r3, [r3, #20]
    2fb2:	1c28      	adds	r0, r5, #0
    2fb4:	1c21      	adds	r1, r4, #0
    2fb6:	4798      	blx	r3
    2fb8:	2800      	cmp	r0, #0
    2fba:	d10b      	bne.n	2fd4 <usb_d_cb_trans_setup+0x78>
		ept->xfer.hdr.state = USB_EP_S_HALTED;
    2fbc:	0176      	lsls	r6, r6, #5
    2fbe:	4b08      	ldr	r3, [pc, #32]	; (2fe0 <usb_d_cb_trans_setup+0x84>)
    2fc0:	199e      	adds	r6, r3, r6
    2fc2:	2305      	movs	r3, #5
    2fc4:	70b3      	strb	r3, [r6, #2]
		_usb_d_dev_ep_stall(ep, USB_EP_STALL_SET);
    2fc6:	1c28      	adds	r0, r5, #0
    2fc8:	2101      	movs	r1, #1
    2fca:	4c07      	ldr	r4, [pc, #28]	; (2fe8 <usb_d_cb_trans_setup+0x8c>)
    2fcc:	47a0      	blx	r4
		_usb_d_dev_ep_stall(ep | USB_EP_DIR, USB_EP_STALL_SET);
    2fce:	1c38      	adds	r0, r7, #0
    2fd0:	2101      	movs	r1, #1
    2fd2:	47a0      	blx	r4
	}
}
    2fd4:	bc04      	pop	{r2}
    2fd6:	4690      	mov	r8, r2
    2fd8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2fda:	46c0      	nop			; (mov r8, r8)
    2fdc:	00002d91 	.word	0x00002d91
    2fe0:	20000404 	.word	0x20000404
    2fe4:	000024d1 	.word	0x000024d1
    2fe8:	00002375 	.word	0x00002375

00002fec <usb_d_init>:
	ept->callbacks.xfer(ep, (enum usb_xfer_code)ept->xfer.hdr.status,
			(void *)transferred);
}

int32_t usb_d_init(void)
{
    2fec:	b510      	push	{r4, lr}
	int32_t rc = _usb_d_dev_init();
    2fee:	4b14      	ldr	r3, [pc, #80]	; (3040 <usb_d_init+0x54>)
    2ff0:	4798      	blx	r3
	uint8_t i;

	if (rc < 0) {
    2ff2:	2800      	cmp	r0, #0
    2ff4:	db22      	blt.n	303c <usb_d_init+0x50>
		return rc;
	}

	memset(usb_d_inst.ep,
    2ff6:	4c13      	ldr	r4, [pc, #76]	; (3044 <usb_d_init+0x58>)
    2ff8:	1c20      	adds	r0, r4, #0
    2ffa:	2100      	movs	r1, #0
    2ffc:	22d0      	movs	r2, #208	; 0xd0
    2ffe:	0052      	lsls	r2, r2, #1
    3000:	4b11      	ldr	r3, [pc, #68]	; (3048 <usb_d_init+0x5c>)
    3002:	4798      	blx	r3
    3004:	1c63      	adds	r3, r4, #1
    3006:	1c20      	adds	r0, r4, #0
    3008:	30a2      	adds	r0, #162	; 0xa2
    300a:	30ff      	adds	r0, #255	; 0xff
			0x00,
			sizeof( struct usb_d_ep ) * CONF_USB_D_NUM_EP_SP);
	for (i = 0; i < CONF_USB_D_NUM_EP_SP; i++) {
		usb_d_inst.ep[i].xfer.hdr.ep = 0xFF;
    300c:	24ff      	movs	r4, #255	; 0xff
		usb_d_inst.ep[i].callbacks.req =
    300e:	4a0f      	ldr	r2, [pc, #60]	; (304c <usb_d_init+0x60>)

	memset(usb_d_inst.ep,
			0x00,
			sizeof( struct usb_d_ep ) * CONF_USB_D_NUM_EP_SP);
	for (i = 0; i < CONF_USB_D_NUM_EP_SP; i++) {
		usb_d_inst.ep[i].xfer.hdr.ep = 0xFF;
    3010:	701c      	strb	r4, [r3, #0]
    3012:	1c19      	adds	r1, r3, #0
    3014:	3113      	adds	r1, #19
		usb_d_inst.ep[i].callbacks.req =
    3016:	600a      	str	r2, [r1, #0]
    3018:	3104      	adds	r1, #4
				(usb_d_ep_cb_setup_t)usb_d_dummy_cb_false;
		usb_d_inst.ep[i].callbacks.more =
    301a:	600a      	str	r2, [r1, #0]
    301c:	3104      	adds	r1, #4
				(usb_d_ep_cb_more_t)usb_d_dummy_cb_false;
		usb_d_inst.ep[i].callbacks.xfer =
    301e:	600a      	str	r2, [r1, #0]
    3020:	3320      	adds	r3, #32
	}

	memset(usb_d_inst.ep,
			0x00,
			sizeof( struct usb_d_ep ) * CONF_USB_D_NUM_EP_SP);
	for (i = 0; i < CONF_USB_D_NUM_EP_SP; i++) {
    3022:	4283      	cmp	r3, r0
    3024:	d1f4      	bne.n	3010 <usb_d_init+0x24>
				(usb_d_ep_cb_more_t)usb_d_dummy_cb_false;
		usb_d_inst.ep[i].callbacks.xfer =
				(usb_d_ep_cb_xfer_t)usb_d_dummy_cb_false;
	}
	/* Handles device driver endpoint callbacks to build transfer. */
	_usb_d_dev_register_ep_callback(USB_D_DEV_EP_CB_SETUP,
    3026:	2000      	movs	r0, #0
    3028:	4909      	ldr	r1, [pc, #36]	; (3050 <usb_d_init+0x64>)
    302a:	4c0a      	ldr	r4, [pc, #40]	; (3054 <usb_d_init+0x68>)
    302c:	47a0      	blx	r4
			(const FUNC_PTR)usb_d_cb_trans_setup);
	_usb_d_dev_register_ep_callback(USB_D_DEV_EP_CB_MORE,
    302e:	2001      	movs	r0, #1
    3030:	4909      	ldr	r1, [pc, #36]	; (3058 <usb_d_init+0x6c>)
    3032:	47a0      	blx	r4
			(const FUNC_PTR)usb_d_cb_trans_more);
	_usb_d_dev_register_ep_callback(USB_D_DEV_EP_CB_DONE,
    3034:	2002      	movs	r0, #2
    3036:	4909      	ldr	r1, [pc, #36]	; (305c <usb_d_init+0x70>)
    3038:	47a0      	blx	r4
			(const FUNC_PTR)_usb_d_cb_trans_done);
	return ERR_NONE;
    303a:	2000      	movs	r0, #0
}
    303c:	bd10      	pop	{r4, pc}
    303e:	46c0      	nop			; (mov r8, r8)
    3040:	000022a9 	.word	0x000022a9
    3044:	20000404 	.word	0x20000404
    3048:	000031f7 	.word	0x000031f7
    304c:	00002dd1 	.word	0x00002dd1
    3050:	00002f5d 	.word	0x00002f5d
    3054:	00002711 	.word	0x00002711
    3058:	00002dd5 	.word	0x00002dd5
    305c:	00002e09 	.word	0x00002e09

00003060 <main>:
#include "atmel_start.h"
#include "atmel_start_pins.h"

int main(void)
{
    3060:	b538      	push	{r3, r4, r5, lr}
	system_init();
    3062:	4b17      	ldr	r3, [pc, #92]	; (30c0 <main+0x60>)
    3064:	4798      	blx	r3
 *                      (low power state)
 */
static inline void gpio_set_pin_direction(const uint8_t pin,
		const enum gpio_direction direction)
{
	_gpio_set_direction((enum gpio_port)GPIO_PORT(pin), 1U << GPIO_PIN(
    3066:	2000      	movs	r0, #0
    3068:	2110      	movs	r1, #16
    306a:	2202      	movs	r2, #2
    306c:	4c15      	ldr	r4, [pc, #84]	; (30c4 <main+0x64>)
    306e:	47a0      	blx	r4
 * \param[in] level true  = Pin level set to "high" state
 *                  false = Pin level set to "low" state
 */
static inline void gpio_set_pin_level(const uint8_t pin, const bool level)
{
	_gpio_set_level((enum gpio_port)GPIO_PORT(pin), 1U << GPIO_PIN(pin), level);
    3070:	2000      	movs	r0, #0
    3072:	2110      	movs	r1, #16
    3074:	2201      	movs	r2, #1
    3076:	4d14      	ldr	r5, [pc, #80]	; (30c8 <main+0x68>)
    3078:	47a8      	blx	r5
 *                      (low power state)
 */
static inline void gpio_set_pin_direction(const uint8_t pin,
		const enum gpio_direction direction)
{
	_gpio_set_direction((enum gpio_port)GPIO_PORT(pin), 1U << GPIO_PIN(
    307a:	2000      	movs	r0, #0
    307c:	2120      	movs	r1, #32
    307e:	2202      	movs	r2, #2
    3080:	47a0      	blx	r4
 * \param[in] level true  = Pin level set to "high" state
 *                  false = Pin level set to "low" state
 */
static inline void gpio_set_pin_level(const uint8_t pin, const bool level)
{
	_gpio_set_level((enum gpio_port)GPIO_PORT(pin), 1U << GPIO_PIN(pin), level);
    3082:	2000      	movs	r0, #0
    3084:	2120      	movs	r1, #32
    3086:	2201      	movs	r2, #1
    3088:	47a8      	blx	r5
 *                      (low power state)
 */
static inline void gpio_set_pin_direction(const uint8_t pin,
		const enum gpio_direction direction)
{
	_gpio_set_direction((enum gpio_port)GPIO_PORT(pin), 1U << GPIO_PIN(
    308a:	2000      	movs	r0, #0
    308c:	2108      	movs	r1, #8
    308e:	2202      	movs	r2, #2
    3090:	47a0      	blx	r4
 * \param[in] level true  = Pin level set to "high" state
 *                  false = Pin level set to "low" state
 */
static inline void gpio_set_pin_level(const uint8_t pin, const bool level)
{
	_gpio_set_level((enum gpio_port)GPIO_PORT(pin), 1U << GPIO_PIN(pin), level);
    3092:	2000      	movs	r0, #0
    3094:	2108      	movs	r1, #8
    3096:	2201      	movs	r2, #1
    3098:	47a8      	blx	r5
 *                      (low power state)
 */
static inline void gpio_set_pin_direction(const uint8_t pin,
		const enum gpio_direction direction)
{
	_gpio_set_direction((enum gpio_port)GPIO_PORT(pin), 1U << GPIO_PIN(
    309a:	2000      	movs	r0, #0
    309c:	2180      	movs	r1, #128	; 0x80
    309e:	0049      	lsls	r1, r1, #1
    30a0:	2202      	movs	r2, #2
    30a2:	47a0      	blx	r4
    30a4:	2000      	movs	r0, #0
    30a6:	2180      	movs	r1, #128	; 0x80
    30a8:	00c9      	lsls	r1, r1, #3
    30aa:	2202      	movs	r2, #2
    30ac:	47a0      	blx	r4
    30ae:	2000      	movs	r0, #0
    30b0:	2180      	movs	r1, #128	; 0x80
    30b2:	03c9      	lsls	r1, r1, #15
    30b4:	2201      	movs	r2, #1
    30b6:	47a0      	blx	r4
	gpio_set_pin_direction(SCK,GPIO_DIRECTION_OUT);
	gpio_set_pin_direction(CONV,GPIO_DIRECTION_OUT);
	gpio_set_pin_direction(SDI,GPIO_DIRECTION_IN);

	
	TIMER_0_example();
    30b8:	4b04      	ldr	r3, [pc, #16]	; (30cc <main+0x6c>)
    30ba:	4798      	blx	r3

	/* Replace with your application code */
	while(1) {
		while(1)
		{
		}
    30bc:	e7fe      	b.n	30bc <main+0x5c>
    30be:	46c0      	nop			; (mov r8, r8)
    30c0:	000006e5 	.word	0x000006e5
    30c4:	00001259 	.word	0x00001259
    30c8:	000012fd 	.word	0x000012fd
    30cc:	0000068d 	.word	0x0000068d

000030d0 <assert>:
/**
 * \brief Assert function
 */
void assert(const bool condition, const char *const file, const int line)
{
    if (!(condition)) {
    30d0:	2800      	cmp	r0, #0
    30d2:	d100      	bne.n	30d6 <assert+0x6>
        __asm("BKPT #0");
    30d4:	be00      	bkpt	0x0000
    }
    (void)file;
    (void)line;
}
    30d6:	4770      	bx	lr

000030d8 <is_list_element>:
 */
bool is_list_element(const struct list_descriptor *const list,
		const void *const element)
{
	struct list_element *it;
	for (it = list->head; it;it = it->next) {
    30d8:	6803      	ldr	r3, [r0, #0]
    30da:	2b00      	cmp	r3, #0
    30dc:	d009      	beq.n	30f2 <is_list_element+0x1a>
		if (it == element) {
    30de:	428b      	cmp	r3, r1
    30e0:	d102      	bne.n	30e8 <is_list_element+0x10>
    30e2:	e008      	b.n	30f6 <is_list_element+0x1e>
    30e4:	4299      	cmp	r1, r3
    30e6:	d008      	beq.n	30fa <is_list_element+0x22>
 */
bool is_list_element(const struct list_descriptor *const list,
		const void *const element)
{
	struct list_element *it;
	for (it = list->head; it;it = it->next) {
    30e8:	681b      	ldr	r3, [r3, #0]
    30ea:	2b00      	cmp	r3, #0
    30ec:	d1fa      	bne.n	30e4 <is_list_element+0xc>
		if (it == element) {
			return true;
		}
	}

	return false;
    30ee:	2000      	movs	r0, #0
    30f0:	e004      	b.n	30fc <is_list_element+0x24>
    30f2:	2000      	movs	r0, #0
    30f4:	e002      	b.n	30fc <is_list_element+0x24>
		const void *const element)
{
	struct list_element *it;
	for (it = list->head; it;it = it->next) {
		if (it == element) {
			return true;
    30f6:	2001      	movs	r0, #1
    30f8:	e000      	b.n	30fc <is_list_element+0x24>
    30fa:	2001      	movs	r0, #1
		}
	}

	return false;
}
    30fc:	4770      	bx	lr
    30fe:	46c0      	nop			; (mov r8, r8)

00003100 <list_insert_as_head>:
/**
 * \brief Insert an element as list head
 */
void list_insert_as_head(struct list_descriptor *const list,
		void *const element)
{
    3100:	b538      	push	{r3, r4, r5, lr}
    3102:	1c04      	adds	r4, r0, #0
    3104:	1c0d      	adds	r5, r1, #0
	ASSERT(!is_list_element(list, element));
    3106:	4b06      	ldr	r3, [pc, #24]	; (3120 <list_insert_as_head+0x20>)
    3108:	4798      	blx	r3
    310a:	2301      	movs	r3, #1
    310c:	4058      	eors	r0, r3
    310e:	b2c0      	uxtb	r0, r0
    3110:	4904      	ldr	r1, [pc, #16]	; (3124 <list_insert_as_head+0x24>)
    3112:	2245      	movs	r2, #69	; 0x45
    3114:	4b04      	ldr	r3, [pc, #16]	; (3128 <list_insert_as_head+0x28>)
    3116:	4798      	blx	r3

	((struct list_element *)element)->next = list->head;
    3118:	6823      	ldr	r3, [r4, #0]
    311a:	602b      	str	r3, [r5, #0]
	list->head = (struct list_element *)element;
    311c:	6025      	str	r5, [r4, #0]
}
    311e:	bd38      	pop	{r3, r4, r5, pc}
    3120:	000030d9 	.word	0x000030d9
    3124:	000034b0 	.word	0x000034b0
    3128:	000030d1 	.word	0x000030d1

0000312c <list_insert_after>:
/**
 * \brief Insert an element after the given list element
 */
void list_insert_after(void *const after, void *const element)
{
	((struct list_element *)element)->next =
    312c:	6803      	ldr	r3, [r0, #0]
    312e:	600b      	str	r3, [r1, #0]
			((struct list_element *)after)->next;
	((struct list_element *)after)->next = (struct list_element *)element;
    3130:	6001      	str	r1, [r0, #0]
}
    3132:	4770      	bx	lr

00003134 <list_remove_head>:
/**
 * \brief Removes list head
 */
void * list_remove_head(struct list_descriptor *const list)
{
	if (list->head) {
    3134:	6803      	ldr	r3, [r0, #0]
    3136:	2b00      	cmp	r3, #0
    3138:	d001      	beq.n	313e <list_remove_head+0xa>
		struct list_element *tmp = list->head;

		list->head = list->head->next;
    313a:	681a      	ldr	r2, [r3, #0]
    313c:	6002      	str	r2, [r0, #0]
		return (void *)tmp;
	}

	return NULL;
}
    313e:	1c18      	adds	r0, r3, #0
    3140:	4770      	bx	lr
    3142:	46c0      	nop			; (mov r8, r8)

00003144 <__ffssi2>:
    3144:	b508      	push	{r3, lr}
    3146:	2300      	movs	r3, #0
    3148:	2800      	cmp	r0, #0
    314a:	d002      	beq.n	3152 <__ffssi2+0xe>
    314c:	f000 f804 	bl	3158 <__ctzsi2>
    3150:	1c43      	adds	r3, r0, #1
    3152:	1c18      	adds	r0, r3, #0
    3154:	bd08      	pop	{r3, pc}
    3156:	46c0      	nop			; (mov r8, r8)

00003158 <__ctzsi2>:
    3158:	4241      	negs	r1, r0
    315a:	4008      	ands	r0, r1
    315c:	211c      	movs	r1, #28
    315e:	2301      	movs	r3, #1
    3160:	041b      	lsls	r3, r3, #16
    3162:	4298      	cmp	r0, r3
    3164:	d301      	bcc.n	316a <__ctzsi2+0x12>
    3166:	0c00      	lsrs	r0, r0, #16
    3168:	3910      	subs	r1, #16
    316a:	0a1b      	lsrs	r3, r3, #8
    316c:	4298      	cmp	r0, r3
    316e:	d301      	bcc.n	3174 <__ctzsi2+0x1c>
    3170:	0a00      	lsrs	r0, r0, #8
    3172:	3908      	subs	r1, #8
    3174:	091b      	lsrs	r3, r3, #4
    3176:	4298      	cmp	r0, r3
    3178:	d301      	bcc.n	317e <__ctzsi2+0x26>
    317a:	0900      	lsrs	r0, r0, #4
    317c:	3904      	subs	r1, #4
    317e:	a202      	add	r2, pc, #8	; (adr r2, 3188 <__ctzsi2+0x30>)
    3180:	5c10      	ldrb	r0, [r2, r0]
    3182:	1a40      	subs	r0, r0, r1
    3184:	4770      	bx	lr
    3186:	46c0      	nop			; (mov r8, r8)
    3188:	1d1d1c1b 	.word	0x1d1d1c1b
    318c:	1e1e1e1e 	.word	0x1e1e1e1e
    3190:	1f1f1f1f 	.word	0x1f1f1f1f
    3194:	1f1f1f1f 	.word	0x1f1f1f1f

00003198 <__libc_init_array>:
    3198:	4b0e      	ldr	r3, [pc, #56]	; (31d4 <__libc_init_array+0x3c>)
    319a:	b570      	push	{r4, r5, r6, lr}
    319c:	2500      	movs	r5, #0
    319e:	1c1e      	adds	r6, r3, #0
    31a0:	4c0d      	ldr	r4, [pc, #52]	; (31d8 <__libc_init_array+0x40>)
    31a2:	1ae4      	subs	r4, r4, r3
    31a4:	10a4      	asrs	r4, r4, #2
    31a6:	42a5      	cmp	r5, r4
    31a8:	d004      	beq.n	31b4 <__libc_init_array+0x1c>
    31aa:	00ab      	lsls	r3, r5, #2
    31ac:	58f3      	ldr	r3, [r6, r3]
    31ae:	4798      	blx	r3
    31b0:	3501      	adds	r5, #1
    31b2:	e7f8      	b.n	31a6 <__libc_init_array+0xe>
    31b4:	f000 f98a 	bl	34cc <_init>
    31b8:	4b08      	ldr	r3, [pc, #32]	; (31dc <__libc_init_array+0x44>)
    31ba:	2500      	movs	r5, #0
    31bc:	1c1e      	adds	r6, r3, #0
    31be:	4c08      	ldr	r4, [pc, #32]	; (31e0 <__libc_init_array+0x48>)
    31c0:	1ae4      	subs	r4, r4, r3
    31c2:	10a4      	asrs	r4, r4, #2
    31c4:	42a5      	cmp	r5, r4
    31c6:	d004      	beq.n	31d2 <__libc_init_array+0x3a>
    31c8:	00ab      	lsls	r3, r5, #2
    31ca:	58f3      	ldr	r3, [r6, r3]
    31cc:	4798      	blx	r3
    31ce:	3501      	adds	r5, #1
    31d0:	e7f8      	b.n	31c4 <__libc_init_array+0x2c>
    31d2:	bd70      	pop	{r4, r5, r6, pc}
    31d4:	000034d8 	.word	0x000034d8
    31d8:	000034d8 	.word	0x000034d8
    31dc:	000034d8 	.word	0x000034d8
    31e0:	000034dc 	.word	0x000034dc

000031e4 <memcpy>:
    31e4:	2300      	movs	r3, #0
    31e6:	b510      	push	{r4, lr}
    31e8:	4293      	cmp	r3, r2
    31ea:	d003      	beq.n	31f4 <memcpy+0x10>
    31ec:	5ccc      	ldrb	r4, [r1, r3]
    31ee:	54c4      	strb	r4, [r0, r3]
    31f0:	3301      	adds	r3, #1
    31f2:	e7f9      	b.n	31e8 <memcpy+0x4>
    31f4:	bd10      	pop	{r4, pc}

000031f6 <memset>:
    31f6:	1c03      	adds	r3, r0, #0
    31f8:	1882      	adds	r2, r0, r2
    31fa:	4293      	cmp	r3, r2
    31fc:	d002      	beq.n	3204 <memset+0xe>
    31fe:	7019      	strb	r1, [r3, #0]
    3200:	3301      	adds	r3, #1
    3202:	e7fa      	b.n	31fa <memset+0x4>
    3204:	4770      	bx	lr
    3206:	0000      	movs	r0, r0
    3208:	6c6c6548 	.word	0x6c6c6548
    320c:	6f57206f 	.word	0x6f57206f
    3210:	21646c72 	.word	0x21646c72
    3214:	00000000 	.word	0x00000000
    3218:	682f2e2e 	.word	0x682f2e2e
    321c:	692f6c61 	.word	0x692f6c61
    3220:	756c636e 	.word	0x756c636e
    3224:	682f6564 	.word	0x682f6564
    3228:	775f6c61 	.word	0x775f6c61
    322c:	682e7464 	.word	0x682e7464
    3230:	00000000 	.word	0x00000000
    3234:	682f2e2e 	.word	0x682f2e2e
    3238:	682f6c61 	.word	0x682f6c61
    323c:	612f6c70 	.word	0x612f6c70
    3240:	70682f63 	.word	0x70682f63
    3244:	63615f6c 	.word	0x63615f6c
    3248:	31765f31 	.word	0x31765f31
    324c:	625f3131 	.word	0x625f3131
    3250:	2e657361 	.word	0x2e657361
    3254:	00000063 	.word	0x00000063
    3258:	682f2e2e 	.word	0x682f2e2e
    325c:	682f6c61 	.word	0x682f6c61
    3260:	632f6c70 	.word	0x632f6c70
    3264:	2f65726f 	.word	0x2f65726f
    3268:	5f6c7068 	.word	0x5f6c7068
    326c:	65726f63 	.word	0x65726f63
    3270:	70306d5f 	.word	0x70306d5f
    3274:	5f73756c 	.word	0x5f73756c
    3278:	65736162 	.word	0x65736162
    327c:	0000632e 	.word	0x0000632e
    3280:	682f2e2e 	.word	0x682f2e2e
    3284:	682f6c61 	.word	0x682f6c61
    3288:	642f6c70 	.word	0x642f6c70
    328c:	682f6361 	.word	0x682f6361
    3290:	645f6c70 	.word	0x645f6c70
    3294:	5f316361 	.word	0x5f316361
    3298:	30313176 	.word	0x30313176
    329c:	0000632e 	.word	0x0000632e
    32a0:	682f2e2e 	.word	0x682f2e2e
    32a4:	682f6c61 	.word	0x682f6c61
    32a8:	642f6c70 	.word	0x642f6c70
    32ac:	682f6361 	.word	0x682f6361
    32b0:	645f6c70 	.word	0x645f6c70
    32b4:	5f316361 	.word	0x5f316361
    32b8:	31303176 	.word	0x31303176
    32bc:	7361625f 	.word	0x7361625f
    32c0:	6e692e65 	.word	0x6e692e65
    32c4:	00000063 	.word	0x00000063
    32c8:	682f2e2e 	.word	0x682f2e2e
    32cc:	682f6c61 	.word	0x682f6c61
    32d0:	642f6c70 	.word	0x642f6c70
    32d4:	2f63616d 	.word	0x2f63616d
    32d8:	5f6c7068 	.word	0x5f6c7068
    32dc:	63616d64 	.word	0x63616d64
    32e0:	3031765f 	.word	0x3031765f
    32e4:	61625f30 	.word	0x61625f30
    32e8:	632e6573 	.word	0x632e6573
    32ec:	00000000 	.word	0x00000000

000032f0 <_map>:
    32f0:	000000ff ffffffff 682f2e2e 682f6c61     ........../hal/h
    3300:	652f6c70 682f6369 655f6c70 5f316369     pl/eic/hpl_eic1_
    3310:	31303176 00632e61 682f2e2e 682f6c61     v101a.c.../hal/h
    3320:	702f6c70 70682f6d 6d705f6c 32765f31     pl/pm/hpl_pm1_v2
    3330:	2e613130 00000063 682f2e2e 682f6c61     01a.c...../hal/h
    3340:	702f6c70 2f74726f 5f6c7068 74726f70     pl/port/hpl_port
    3350:	3031765f 00632e30                       _v100.c.

00003358 <_i2cms>:
	...

0000336c <sercomspi_regs>:
    336c:	0020000c 00020000 00000000 01ff004f     .. .........O...
    337c:	00000000 682f2e2e 682f6c61 732f6c70     ....../hal/hpl/s
    338c:	6f637265 70682f6d 65735f6c 6d6f6372     ercom/hpl_sercom
    339c:	3032765f 00632e30                       _v200.c.

000033a4 <_tcs>:
    33a4:	03680003 00000000 00000000 000003e8     ..h.............
    33b4:	00000000 682f2e2e 682f6c61 742f6c70     ....../hal/hpl/t
    33c4:	70682f63 63745f6c 31765f31 632e3132     c/hpl_tc1_v121.c
    33d4:	20000000 00004a25 00000804              ... %J......

000033e0 <_usb_ep_cfgs>:
    33e0:	200003a4 00000000 00000040 20000364     ... ....@...d.. 
    33f0:	00000000 00000040 20000324 00000000     ....@...$.. ....
    3400:	00000040 682f2e2e 682f6c61 772f6c70     @...../hal/hpl/w
    3410:	682f7464 775f6c70 5f317464 30303276     dt/hpl_wdt1_v200
    3420:	7361625f 00632e65 682f2e2e 732f6c61     _base.c.../hal/s
    3430:	682f6372 615f6c61 79735f63 632e636e     rc/hal_ac_sync.c
    3440:	00000000 682f2e2e 732f6c61 682f6372     ....../hal/src/h
    3450:	645f6c61 735f6361 2e636e79 00000063     al_dac_sync.c...
    3460:	682f2e2e 732f6c61 682f6372 735f6c61     ../hal/src/hal_s
    3470:	6d5f6970 6e79735f 00632e63 682f2e2e     pi_m_sync.c.../h
    3480:	732f6c61 682f6372 745f6c61 72656d69     al/src/hal_timer
    3490:	0000632e 682f2e2e 732f6c61 682f6372     .c..../hal/src/h
    34a0:	755f6c61 74726173 6e79735f 00632e63     al_usart_sync.c.
    34b0:	752f2e2e 736c6974 6372732f 6974752f     ../utils/src/uti
    34c0:	6c5f736c 2e747369 00000063              ls_list.c...

000034cc <_init>:
    34cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    34ce:	46c0      	nop			; (mov r8, r8)
    34d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
    34d2:	bc08      	pop	{r3}
    34d4:	469e      	mov	lr, r3
    34d6:	4770      	bx	lr

000034d8 <__init_array_start>:
    34d8:	000000dd 	.word	0x000000dd

000034dc <_fini>:
    34dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    34de:	46c0      	nop			; (mov r8, r8)
    34e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
    34e2:	bc08      	pop	{r3}
    34e4:	469e      	mov	lr, r3
    34e6:	4770      	bx	lr

000034e8 <__fini_array_start>:
    34e8:	000000b5 	.word	0x000000b5
