Timing Analyzer report for MI-CircuitosDigitais-Problema-2
Tue Oct 03 01:21:56 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Fmax Summary
  6. Setup Summary
  7. Hold Summary
  8. Recovery Summary
  9. Removal Summary
 10. Minimum Pulse Width Summary
 11. Setup: 'button_confirmation'
 12. Setup: 'button_count'
 13. Setup: 'modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q'
 14. Setup: 'clk'
 15. Hold: 'button_confirmation'
 16. Hold: 'clk'
 17. Hold: 'modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q'
 18. Hold: 'button_count'
 19. Setup Transfers
 20. Hold Transfers
 21. Report TCCS
 22. Report RSKM
 23. Unconstrained Paths Summary
 24. Clock Status Summary
 25. Unconstrained Input Ports
 26. Unconstrained Output Ports
 27. Unconstrained Input Ports
 28. Unconstrained Output Ports
 29. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; MI-CircuitosDigitais-Problema-2                     ;
; Device Family         ; MAX II                                              ;
; Device Name           ; EPM240T100C5                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Slow Model                                          ;
; Rise/Fall Delays      ; Unavailable                                         ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 24          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                 ;
+----------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------+
; Clock Name                                         ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                ;
+----------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------+
; button_confirmation                                ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { button_confirmation }                                ;
; button_count                                       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { button_count }                                       ;
; clk                                                ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                                                ;
; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q } ;
+----------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Fmax Summary                                                                             ;
+------------+-----------------+----------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                         ; Note ;
+------------+-----------------+----------------------------------------------------+------+
; 152.02 MHz ; 152.02 MHz      ; button_count                                       ;      ;
; 164.69 MHz ; 164.69 MHz      ; button_confirmation                                ;      ;
; 295.95 MHz ; 295.95 MHz      ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q ;      ;
+------------+-----------------+----------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------+
; Setup Summary                                                               ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; button_confirmation                                ; -6.654 ; -186.906      ;
; button_count                                       ; -5.578 ; -26.756       ;
; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q ; -2.379 ; -9.624        ;
; clk                                                ; 1.975  ; 0.000         ;
+----------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------+
; Hold Summary                                                                ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; button_confirmation                                ; -3.916 ; -49.494       ;
; clk                                                ; -2.029 ; -2.029        ;
; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q ; 1.670  ; 0.000         ;
; button_count                                       ; 2.165  ; 0.000         ;
+----------------------------------------------------+--------+---------------+


--------------------
; Recovery Summary ;
--------------------
No paths to report.


-------------------
; Removal Summary ;
-------------------
No paths to report.


+-----------------------------------------------------------------------------+
; Minimum Pulse Width Summary                                                 ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; button_confirmation                                ; -2.289 ; -2.289        ;
; button_count                                       ; -2.289 ; -2.289        ;
; clk                                                ; -2.289 ; -2.289        ;
; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q ; 0.234  ; 0.000         ;
+----------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'button_confirmation'                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------+----------------------------------------------------------+--------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                     ; To Node                                                  ; Launch Clock ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------+----------------------------------------------------------+--------------+---------------------+--------------+------------+------------+
; -6.654 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_5|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_3|q  ; button_count ; button_confirmation ; 0.500        ; 3.788      ; 10.609     ;
; -6.587 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_1|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_10|q ; button_count ; button_confirmation ; 0.500        ; 5.093      ; 11.847     ;
; -6.478 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_5|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_10|q ; button_count ; button_confirmation ; 0.500        ; 5.093      ; 11.738     ;
; -6.464 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_4|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_3|q  ; button_count ; button_confirmation ; 0.500        ; 3.788      ; 10.419     ;
; -6.380 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_2|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_10|q ; button_count ; button_confirmation ; 0.500        ; 5.093      ; 11.640     ;
; -6.344 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_1|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_25|q ; button_count ; button_confirmation ; 0.500        ; 5.275      ; 11.786     ;
; -6.321 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_3|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_10|q ; button_count ; button_confirmation ; 0.500        ; 5.093      ; 11.581     ;
; -6.235 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_5|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_25|q ; button_count ; button_confirmation ; 0.500        ; 5.275      ; 11.677     ;
; -6.230 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_1|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_20|q ; button_count ; button_confirmation ; 0.500        ; 5.439      ; 11.836     ;
; -6.137 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_2|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_25|q ; button_count ; button_confirmation ; 0.500        ; 5.275      ; 11.579     ;
; -6.121 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_5|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_20|q ; button_count ; button_confirmation ; 0.500        ; 5.439      ; 11.727     ;
; -6.078 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_3|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_25|q ; button_count ; button_confirmation ; 0.500        ; 5.275      ; 11.520     ;
; -6.023 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_2|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_20|q ; button_count ; button_confirmation ; 0.500        ; 5.439      ; 11.629     ;
; -6.021 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_1|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_5|q  ; button_count ; button_confirmation ; 0.500        ; 5.521      ; 11.709     ;
; -5.964 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_3|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_20|q ; button_count ; button_confirmation ; 0.500        ; 5.439      ; 11.570     ;
; -5.912 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_5|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_5|q  ; button_count ; button_confirmation ; 0.500        ; 5.521      ; 11.600     ;
; -5.864 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_1|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_3|q  ; button_count ; button_confirmation ; 0.500        ; 3.788      ; 9.819      ;
; -5.822 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_1|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_30|q ; button_count ; button_confirmation ; 0.500        ; 5.673      ; 11.662     ;
; -5.814 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_2|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_5|q  ; button_count ; button_confirmation ; 0.500        ; 5.521      ; 11.502     ;
; -5.805 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_1|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_23|q ; button_count ; button_confirmation ; 0.500        ; 7.868      ; 13.840     ;
; -5.755 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_3|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_5|q  ; button_count ; button_confirmation ; 0.500        ; 5.521      ; 11.443     ;
; -5.738 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_2|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_3|q  ; button_count ; button_confirmation ; 0.500        ; 3.788      ; 9.693      ;
; -5.713 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_5|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_30|q ; button_count ; button_confirmation ; 0.500        ; 5.673      ; 11.553     ;
; -5.696 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_5|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_23|q ; button_count ; button_confirmation ; 0.500        ; 7.868      ; 13.731     ;
; -5.615 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_2|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_30|q ; button_count ; button_confirmation ; 0.500        ; 5.673      ; 11.455     ;
; -5.598 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_2|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_23|q ; button_count ; button_confirmation ; 0.500        ; 7.868      ; 13.633     ;
; -5.557 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_3|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_3|q  ; button_count ; button_confirmation ; 0.500        ; 3.788      ; 9.512      ;
; -5.556 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_3|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_30|q ; button_count ; button_confirmation ; 0.500        ; 5.673      ; 11.396     ;
; -5.539 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_3|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_23|q ; button_count ; button_confirmation ; 0.500        ; 7.868      ; 13.574     ;
; -5.342 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_2|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_17|q ; button_count ; button_confirmation ; 0.500        ; 5.191      ; 10.700     ;
; -5.211 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_4|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_10|q ; button_count ; button_confirmation ; 0.500        ; 5.093      ; 10.471     ;
; -5.147 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_2|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_6|q  ; button_count ; button_confirmation ; 0.500        ; 7.538      ; 12.852     ;
; -5.062 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_2|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_12|q ; button_count ; button_confirmation ; 0.500        ; 6.898      ; 12.127     ;
; -5.027 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_1|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_17|q ; button_count ; button_confirmation ; 0.500        ; 5.191      ; 10.385     ;
; -5.025 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_2|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_8|q  ; button_count ; button_confirmation ; 0.500        ; 7.130      ; 12.322     ;
; -4.968 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_4|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_25|q ; button_count ; button_confirmation ; 0.500        ; 5.275      ; 10.410     ;
; -4.951 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_2|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_24|q ; button_count ; button_confirmation ; 0.500        ; 7.252      ; 12.370     ;
; -4.880 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_2|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_16|q ; button_count ; button_confirmation ; 0.500        ; 6.727      ; 11.774     ;
; -4.854 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_4|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_20|q ; button_count ; button_confirmation ; 0.500        ; 5.439      ; 10.460     ;
; -4.845 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_2|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_21|q ; button_count ; button_confirmation ; 0.500        ; 6.681      ; 11.693     ;
; -4.839 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_2|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_2|q  ; button_count ; button_confirmation ; 0.500        ; 7.316      ; 12.322     ;
; -4.832 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_1|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_6|q  ; button_count ; button_confirmation ; 0.500        ; 7.538      ; 12.537     ;
; -4.787 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_2|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_18|q ; button_count ; button_confirmation ; 0.500        ; 5.636      ; 10.590     ;
; -4.747 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_1|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_12|q ; button_count ; button_confirmation ; 0.500        ; 6.898      ; 11.812     ;
; -4.710 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_1|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_8|q  ; button_count ; button_confirmation ; 0.500        ; 7.130      ; 12.007     ;
; -4.686 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_2|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_34|q ; button_count ; button_confirmation ; 0.500        ; 7.069      ; 11.922     ;
; -4.685 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_2|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_19|q ; button_count ; button_confirmation ; 0.500        ; 7.078      ; 11.930     ;
; -4.645 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_4|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_5|q  ; button_count ; button_confirmation ; 0.500        ; 5.521      ; 10.333     ;
; -4.636 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_1|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_24|q ; button_count ; button_confirmation ; 0.500        ; 7.252      ; 12.055     ;
; -4.616 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_2|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_13|q ; button_count ; button_confirmation ; 0.500        ; 7.145      ; 11.928     ;
; -4.590 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_2|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_11|q ; button_count ; button_confirmation ; 0.500        ; 7.161      ; 11.918     ;
; -4.565 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_1|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_16|q ; button_count ; button_confirmation ; 0.500        ; 6.727      ; 11.459     ;
; -4.530 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_1|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_21|q ; button_count ; button_confirmation ; 0.500        ; 6.681      ; 11.378     ;
; -4.528 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_2|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_22|q ; button_count ; button_confirmation ; 0.500        ; 6.612      ; 11.307     ;
; -4.524 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_1|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_2|q  ; button_count ; button_confirmation ; 0.500        ; 7.316      ; 12.007     ;
; -4.514 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_5|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_17|q ; button_count ; button_confirmation ; 0.500        ; 5.191      ; 9.872      ;
; -4.507 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_5|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_24|q ; button_count ; button_confirmation ; 0.500        ; 7.252      ; 11.926     ;
; -4.490 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_2|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_28|q ; button_count ; button_confirmation ; 0.500        ; 6.658      ; 11.315     ;
; -4.485 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_2|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_32|q ; button_count ; button_confirmation ; 0.500        ; 7.357      ; 12.009     ;
; -4.472 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_1|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_18|q ; button_count ; button_confirmation ; 0.500        ; 5.636      ; 10.275     ;
; -4.471 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_3|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_17|q ; button_count ; button_confirmation ; 0.500        ; 5.191      ; 9.829      ;
; -4.459 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_6|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_10|q ; button_count ; button_confirmation ; 0.500        ; 5.093      ; 9.719      ;
; -4.448 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_2|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_4|q  ; button_count ; button_confirmation ; 0.500        ; 8.051      ; 12.666     ;
; -4.446 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_4|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_30|q ; button_count ; button_confirmation ; 0.500        ; 5.673      ; 10.286     ;
; -4.442 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_2|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_26|q ; button_count ; button_confirmation ; 0.500        ; 8.052      ; 12.661     ;
; -4.373 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_2|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_33|q ; button_count ; button_confirmation ; 0.500        ; 7.367      ; 11.907     ;
; -4.371 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_1|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_34|q ; button_count ; button_confirmation ; 0.500        ; 7.069      ; 11.607     ;
; -4.370 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_1|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_19|q ; button_count ; button_confirmation ; 0.500        ; 7.078      ; 11.615     ;
; -4.351 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_2|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_14|q ; button_count ; button_confirmation ; 0.500        ; 7.607      ; 12.125     ;
; -4.350 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_3|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_24|q ; button_count ; button_confirmation ; 0.500        ; 7.252      ; 11.769     ;
; -4.345 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_2|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_27|q ; button_count ; button_confirmation ; 0.500        ; 7.258      ; 11.770     ;
; -4.319 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_6|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_3|q  ; button_count ; button_confirmation ; 0.500        ; 3.788      ; 8.274      ;
; -4.301 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_1|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_13|q ; button_count ; button_confirmation ; 0.500        ; 7.145      ; 11.613     ;
; -4.276 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_3|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_6|q  ; button_count ; button_confirmation ; 0.500        ; 7.538      ; 11.981     ;
; -4.275 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_1|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_11|q ; button_count ; button_confirmation ; 0.500        ; 7.161      ; 11.603     ;
; -4.244 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_2|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_7|q  ; button_count ; button_confirmation ; 0.500        ; 7.539      ; 11.950     ;
; -4.216 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_6|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_25|q ; button_count ; button_confirmation ; 0.500        ; 5.275      ; 9.658      ;
; -4.213 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_1|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_22|q ; button_count ; button_confirmation ; 0.500        ; 6.612      ; 10.992     ;
; -4.191 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_3|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_12|q ; button_count ; button_confirmation ; 0.500        ; 6.898      ; 11.256     ;
; -4.189 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_6|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_17|q ; button_count ; button_confirmation ; 0.500        ; 5.191      ; 9.547      ;
; -4.187 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_2|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_29|q ; button_count ; button_confirmation ; 0.500        ; 6.654      ; 11.008     ;
; -4.186 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_2|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_1|q  ; button_count ; button_confirmation ; 0.500        ; 8.088      ; 12.441     ;
; -4.184 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_1|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_15|q ; button_count ; button_confirmation ; 0.500        ; 6.283      ; 10.634     ;
; -4.175 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_1|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_28|q ; button_count ; button_confirmation ; 0.500        ; 6.658      ; 11.000     ;
; -4.170 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_1|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_32|q ; button_count ; button_confirmation ; 0.500        ; 7.357      ; 11.694     ;
; -4.154 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_3|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_8|q  ; button_count ; button_confirmation ; 0.500        ; 7.130      ; 11.451     ;
; -4.133 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_1|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_4|q  ; button_count ; button_confirmation ; 0.500        ; 8.051      ; 12.351     ;
; -4.127 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_1|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_26|q ; button_count ; button_confirmation ; 0.500        ; 8.052      ; 12.346     ;
; -4.102 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_6|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_20|q ; button_count ; button_confirmation ; 0.500        ; 5.439      ; 9.708      ;
; -4.100 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_2|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_9|q  ; button_count ; button_confirmation ; 0.500        ; 7.523      ; 11.790     ;
; -4.083 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_5|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_6|q  ; button_count ; button_confirmation ; 0.500        ; 7.538      ; 11.788     ;
; -4.083 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_5|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_18|q ; button_count ; button_confirmation ; 0.500        ; 5.636      ; 9.886      ;
; -4.075 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_5|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_15|q ; button_count ; button_confirmation ; 0.500        ; 6.283      ; 10.525     ;
; -4.058 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_1|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_33|q ; button_count ; button_confirmation ; 0.500        ; 7.367      ; 11.592     ;
; -4.036 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_1|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_14|q ; button_count ; button_confirmation ; 0.500        ; 7.607      ; 11.810     ;
; -4.030 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_1|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_27|q ; button_count ; button_confirmation ; 0.500        ; 7.258      ; 11.455     ;
; -4.009 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_3|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_16|q ; button_count ; button_confirmation ; 0.500        ; 6.727      ; 10.903     ;
; -3.998 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_5|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_12|q ; button_count ; button_confirmation ; 0.500        ; 6.898      ; 11.063     ;
; -3.994 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_2|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_31|q ; button_count ; button_confirmation ; 0.500        ; 8.672      ; 12.833     ;
; -3.994 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_6|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_6|q  ; button_count ; button_confirmation ; 0.500        ; 7.538      ; 11.699     ;
+--------+---------------------------------------------------------------+----------------------------------------------------------+--------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'button_count'                                                                                                                                                                                                ;
+--------+---------------------------------------------------------------+---------------------------------------------------------------+---------------------+--------------+--------------+------------+------------+
; Slack  ; From Node                                                     ; To Node                                                       ; Launch Clock        ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------+---------------------------------------------------------------+---------------------+--------------+--------------+------------+------------+
; -5.578 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_2|q ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_3|q ; button_count        ; button_count ; 1.000        ; 0.000      ; 6.245      ;
; -5.575 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_2|q ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_5|q ; button_count        ; button_count ; 1.000        ; 0.000      ; 6.242      ;
; -5.414 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_2|q ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_6|q ; button_count        ; button_count ; 1.000        ; 0.000      ; 6.081      ;
; -4.933 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_2|q ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_4|q ; button_count        ; button_count ; 1.000        ; 0.000      ; 5.600      ;
; -4.741 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_3|q ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_3|q ; button_count        ; button_count ; 1.000        ; 0.000      ; 5.408      ;
; -4.738 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_3|q ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_5|q ; button_count        ; button_count ; 1.000        ; 0.000      ; 5.405      ;
; -4.577 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_3|q ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_6|q ; button_count        ; button_count ; 1.000        ; 0.000      ; 5.244      ;
; -4.096 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_3|q ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_4|q ; button_count        ; button_count ; 1.000        ; 0.000      ; 4.763      ;
; -3.908 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_1|q ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_3|q ; button_count        ; button_count ; 1.000        ; 0.000      ; 4.575      ;
; -3.905 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_1|q ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_5|q ; button_count        ; button_count ; 1.000        ; 0.000      ; 4.572      ;
; -3.744 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_1|q ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_6|q ; button_count        ; button_count ; 1.000        ; 0.000      ; 4.411      ;
; -3.319 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_5|q ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_6|q ; button_count        ; button_count ; 1.000        ; 0.000      ; 3.986      ;
; -3.263 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_1|q ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_4|q ; button_count        ; button_count ; 1.000        ; 0.000      ; 3.930      ;
; -3.182 ; button_confirmation                                           ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_3|q ; button_confirmation ; button_count ; 0.500        ; 3.348      ; 6.697      ;
; -3.179 ; button_confirmation                                           ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_5|q ; button_confirmation ; button_count ; 0.500        ; 3.348      ; 6.694      ;
; -3.157 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_6|q ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_3|q ; button_count        ; button_count ; 1.000        ; 0.000      ; 3.824      ;
; -3.154 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_6|q ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_5|q ; button_count        ; button_count ; 1.000        ; 0.000      ; 3.821      ;
; -3.018 ; button_confirmation                                           ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_6|q ; button_confirmation ; button_count ; 0.500        ; 3.348      ; 6.533      ;
; -2.993 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_6|q ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_6|q ; button_count        ; button_count ; 1.000        ; 0.000      ; 3.660      ;
; -2.966 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_1|q ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_2|q ; button_count        ; button_count ; 1.000        ; 0.000      ; 3.633      ;
; -2.826 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_4|q ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_5|q ; button_count        ; button_count ; 1.000        ; 0.000      ; 3.493      ;
; -2.754 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_6|q ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_2|q ; button_count        ; button_count ; 1.000        ; 0.000      ; 3.421      ;
; -2.682 ; button_confirmation                                           ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_3|q ; button_confirmation ; button_count ; 1.000        ; 3.348      ; 6.697      ;
; -2.679 ; button_confirmation                                           ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_5|q ; button_confirmation ; button_count ; 1.000        ; 3.348      ; 6.694      ;
; -2.537 ; button_confirmation                                           ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_4|q ; button_confirmation ; button_count ; 0.500        ; 3.348      ; 6.052      ;
; -2.518 ; button_confirmation                                           ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_6|q ; button_confirmation ; button_count ; 1.000        ; 3.348      ; 6.533      ;
; -2.512 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_6|q ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_4|q ; button_count        ; button_count ; 1.000        ; 0.000      ; 3.179      ;
; -2.290 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_6|q ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_1|q ; button_count        ; button_count ; 1.000        ; 0.000      ; 2.957      ;
; -2.037 ; button_confirmation                                           ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_4|q ; button_confirmation ; button_count ; 1.000        ; 3.348      ; 6.052      ;
; -1.928 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_5|q ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_5|q ; button_count        ; button_count ; 1.000        ; 0.000      ; 2.595      ;
; -1.879 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_4|q ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_6|q ; button_count        ; button_count ; 1.000        ; 0.000      ; 2.546      ;
; -1.872 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_2|q ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_2|q ; button_count        ; button_count ; 1.000        ; 0.000      ; 2.539      ;
; -1.864 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_4|q ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_4|q ; button_count        ; button_count ; 1.000        ; 0.000      ; 2.531      ;
; -1.719 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_1|q ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_1|q ; button_count        ; button_count ; 1.000        ; 0.000      ; 2.386      ;
+--------+---------------------------------------------------------------+---------------------------------------------------------------+---------------------+--------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q'                                                                                                                                                                                                                               ;
+--------+---------------------------------------------------------------+---------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                     ; To Node                                                       ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------+---------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -2.379 ; modulo_contador_sync_3_bits:count_3_bits_1|modulo_ff_t:ff_3|q ; modulo_contador_sync_3_bits:count_3_bits_1|modulo_ff_t:ff_2|q ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q ; 1.000        ; 0.000      ; 3.046      ;
; -2.379 ; modulo_contador_sync_3_bits:count_3_bits_1|modulo_ff_t:ff_3|q ; modulo_contador_sync_3_bits:count_3_bits_1|modulo_ff_t:ff_3|q ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q ; 1.000        ; 0.000      ; 3.046      ;
; -1.832 ; modulo_contador_sync_3_bits:count_3_bits_1|modulo_ff_t:ff_3|q ; modulo_contador_sync_3_bits:count_3_bits_1|modulo_ff_t:ff_1|q ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q ; 1.000        ; 0.000      ; 2.499      ;
; -1.546 ; modulo_contador_sync_3_bits:count_3_bits_1|modulo_ff_t:ff_2|q ; modulo_contador_sync_3_bits:count_3_bits_1|modulo_ff_t:ff_3|q ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q ; 1.000        ; 0.000      ; 2.213      ;
; -1.525 ; modulo_contador_sync_3_bits:count_3_bits_1|modulo_ff_t:ff_2|q ; modulo_contador_sync_3_bits:count_3_bits_1|modulo_ff_t:ff_2|q ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q ; 1.000        ; 0.000      ; 2.192      ;
; -1.522 ; modulo_contador_sync_2_bits:count_2_bits_1|modulo_ff_t:ff_2|q ; modulo_contador_sync_2_bits:count_2_bits_1|modulo_ff_t:ff_1|q ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q ; 1.000        ; 0.000      ; 2.189      ;
; -1.512 ; modulo_contador_sync_2_bits:count_2_bits_1|modulo_ff_t:ff_2|q ; modulo_contador_sync_2_bits:count_2_bits_1|modulo_ff_t:ff_2|q ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q ; 1.000        ; 0.000      ; 2.179      ;
; -1.314 ; modulo_contador_sync_3_bits:count_3_bits_1|modulo_ff_t:ff_1|q ; modulo_contador_sync_3_bits:count_3_bits_1|modulo_ff_t:ff_3|q ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q ; 1.000        ; 0.000      ; 1.981      ;
; -1.304 ; modulo_contador_sync_3_bits:count_3_bits_1|modulo_ff_t:ff_1|q ; modulo_contador_sync_3_bits:count_3_bits_1|modulo_ff_t:ff_2|q ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q ; 1.000        ; 0.000      ; 1.971      ;
; -1.303 ; modulo_contador_sync_3_bits:count_3_bits_1|modulo_ff_t:ff_1|q ; modulo_contador_sync_3_bits:count_3_bits_1|modulo_ff_t:ff_1|q ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q ; 1.000        ; 0.000      ; 1.970      ;
; -1.227 ; modulo_contador_sync_2_bits:count_2_bits_1|modulo_ff_t:ff_1|q ; modulo_contador_sync_2_bits:count_2_bits_1|modulo_ff_t:ff_2|q ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q ; 1.000        ; 0.000      ; 1.894      ;
; -1.224 ; modulo_contador_sync_2_bits:count_2_bits_1|modulo_ff_t:ff_1|q ; modulo_contador_sync_2_bits:count_2_bits_1|modulo_ff_t:ff_1|q ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q ; 1.000        ; 0.000      ; 1.891      ;
+--------+---------------------------------------------------------------+---------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'clk'                                                                                                                                                                                                                ;
+-------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                            ; Launch Clock                                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+-------------+--------------+------------+------------+
; 1.975 ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q ; clk         ; 0.500        ; 3.303      ; 1.871      ;
; 2.475 ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q ; clk         ; 1.000        ; 3.303      ; 1.871      ;
+-------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'button_confirmation'                                                                                                                                                                                     ;
+--------+---------------------------------------------------------------+----------------------------------------------------------+--------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                     ; To Node                                                  ; Launch Clock ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------+----------------------------------------------------------+--------------+---------------------+--------------+------------+------------+
; -3.916 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_2|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_4|q  ; button_count ; button_confirmation ; -0.500       ; 8.051      ; 3.856      ;
; -3.842 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_6|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_4|q  ; button_count ; button_confirmation ; -0.500       ; 8.051      ; 3.930      ;
; -3.401 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_6|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_31|q ; button_count ; button_confirmation ; -0.500       ; 8.672      ; 4.992      ;
; -3.181 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_4|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_31|q ; button_count ; button_confirmation ; -0.500       ; 8.672      ; 5.212      ;
; -2.991 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_3|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_4|q  ; button_count ; button_confirmation ; -0.500       ; 8.051      ; 4.781      ;
; -2.961 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_1|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_4|q  ; button_count ; button_confirmation ; -0.500       ; 8.051      ; 4.811      ;
; -2.777 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_6|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_33|q ; button_count ; button_confirmation ; -0.500       ; 7.367      ; 4.311      ;
; -2.773 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_6|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_32|q ; button_count ; button_confirmation ; -0.500       ; 7.357      ; 4.305      ;
; -2.726 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_6|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_24|q ; button_count ; button_confirmation ; -0.500       ; 7.252      ; 4.247      ;
; -2.539 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_5|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_24|q ; button_count ; button_confirmation ; -0.500       ; 7.252      ; 4.434      ;
; -2.459 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_6|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_26|q ; button_count ; button_confirmation ; -0.500       ; 8.052      ; 5.314      ;
; -2.429 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_6|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_11|q ; button_count ; button_confirmation ; -0.500       ; 7.161      ; 4.453      ;
; -2.419 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_6|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_13|q ; button_count ; button_confirmation ; -0.500       ; 7.145      ; 4.447      ;
; -2.348 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_2|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_1|q  ; button_count ; button_confirmation ; -0.500       ; 8.088      ; 5.461      ;
; -2.274 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_6|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_1|q  ; button_count ; button_confirmation ; -0.500       ; 8.088      ; 5.535      ;
; -2.247 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_6|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_8|q  ; button_count ; button_confirmation ; -0.500       ; 7.130      ; 4.604      ;
; -2.241 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_5|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_11|q ; button_count ; button_confirmation ; -0.500       ; 7.161      ; 4.641      ;
; -2.231 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_5|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_13|q ; button_count ; button_confirmation ; -0.500       ; 7.145      ; 4.635      ;
; -2.227 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_4|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_4|q  ; button_count ; button_confirmation ; -0.500       ; 8.051      ; 5.545      ;
; -2.226 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_4|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_11|q ; button_count ; button_confirmation ; -0.500       ; 7.161      ; 4.656      ;
; -2.216 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_4|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_13|q ; button_count ; button_confirmation ; -0.500       ; 7.145      ; 4.650      ;
; -2.209 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_6|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_23|q ; button_count ; button_confirmation ; -0.500       ; 7.868      ; 5.380      ;
; -2.173 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_4|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_1|q  ; button_count ; button_confirmation ; -0.500       ; 8.088      ; 5.636      ;
; -2.153 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_6|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_14|q ; button_count ; button_confirmation ; -0.500       ; 7.607      ; 5.175      ;
; -2.022 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_5|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_23|q ; button_count ; button_confirmation ; -0.500       ; 7.868      ; 5.567      ;
; -1.935 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_6|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_7|q  ; button_count ; button_confirmation ; -0.500       ; 7.539      ; 5.325      ;
; -1.933 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_4|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_14|q ; button_count ; button_confirmation ; -0.500       ; 7.607      ; 5.395      ;
; -1.913 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_6|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_9|q  ; button_count ; button_confirmation ; -0.500       ; 7.523      ; 5.331      ;
; -1.789 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_3|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_8|q  ; button_count ; button_confirmation ; -0.500       ; 7.130      ; 5.062      ;
; -1.781 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_3|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_31|q ; button_count ; button_confirmation ; -0.500       ; 8.672      ; 6.612      ;
; -1.696 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_2|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_31|q ; button_count ; button_confirmation ; -0.500       ; 8.672      ; 6.697      ;
; -1.622 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_1|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_33|q ; button_count ; button_confirmation ; -0.500       ; 7.367      ; 5.466      ;
; -1.618 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_1|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_32|q ; button_count ; button_confirmation ; -0.500       ; 7.357      ; 5.460      ;
; -1.570 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_5|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_19|q ; button_count ; button_confirmation ; -0.500       ; 7.078      ; 5.229      ;
; -1.543 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_6|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_34|q ; button_count ; button_confirmation ; -0.500       ; 7.069      ; 5.247      ;
; -1.523 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_2|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_8|q  ; button_count ; button_confirmation ; -0.500       ; 7.130      ; 5.328      ;
; -1.514 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_4|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_8|q  ; button_count ; button_confirmation ; -0.500       ; 7.130      ; 5.337      ;
; -1.477 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_3|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_7|q  ; button_count ; button_confirmation ; -0.500       ; 7.539      ; 5.783      ;
; -1.469 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_6|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_6|q  ; button_count ; button_confirmation ; -0.500       ; 7.538      ; 5.790      ;
; -1.455 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_3|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_9|q  ; button_count ; button_confirmation ; -0.500       ; 7.523      ; 5.789      ;
; -1.454 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_6|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_12|q ; button_count ; button_confirmation ; -0.500       ; 6.898      ; 5.165      ;
; -1.431 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_1|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_8|q  ; button_count ; button_confirmation ; -0.500       ; 7.130      ; 5.420      ;
; -1.423 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_3|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_1|q  ; button_count ; button_confirmation ; -0.500       ; 8.088      ; 6.386      ;
; -1.410 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_5|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_4|q  ; button_count ; button_confirmation ; -0.500       ; 8.051      ; 6.362      ;
; -1.402 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_6|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_19|q ; button_count ; button_confirmation ; -0.500       ; 7.078      ; 5.397      ;
; -1.393 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_1|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_1|q  ; button_count ; button_confirmation ; -0.500       ; 8.088      ; 6.416      ;
; -1.368 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_5|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_31|q ; button_count ; button_confirmation ; -0.500       ; 8.672      ; 7.025      ;
; -1.356 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_5|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_1|q  ; button_count ; button_confirmation ; -0.500       ; 8.088      ; 6.453      ;
; -1.340 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_1|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_26|q ; button_count ; button_confirmation ; -0.500       ; 8.052      ; 6.433      ;
; -1.338 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_6|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_35|q ; button_count ; button_confirmation ; -0.500       ; 7.409      ; 5.792      ;
; -1.322 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_4|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_2|q  ; button_count ; button_confirmation ; -0.500       ; 7.316      ; 5.715      ;
; -1.291 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_6|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_27|q ; button_count ; button_confirmation ; -0.500       ; 7.258      ; 5.688      ;
; -1.283 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_4|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_26|q ; button_count ; button_confirmation ; -0.500       ; 8.052      ; 6.490      ;
; -1.258 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_5|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_14|q ; button_count ; button_confirmation ; -0.500       ; 7.607      ; 6.070      ;
; -1.234 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_4|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_12|q ; button_count ; button_confirmation ; -0.500       ; 6.898      ; 5.385      ;
; -1.230 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_2|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_2|q  ; button_count ; button_confirmation ; -0.500       ; 7.316      ; 5.807      ;
; -1.230 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_3|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_11|q ; button_count ; button_confirmation ; -0.500       ; 7.161      ; 5.652      ;
; -1.220 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_3|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_13|q ; button_count ; button_confirmation ; -0.500       ; 7.145      ; 5.646      ;
; -1.211 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_2|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_7|q  ; button_count ; button_confirmation ; -0.500       ; 7.539      ; 6.049      ;
; -1.202 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_4|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_7|q  ; button_count ; button_confirmation ; -0.500       ; 7.539      ; 6.058      ;
; -1.189 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_2|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_9|q  ; button_count ; button_confirmation ; -0.500       ; 7.523      ; 6.055      ;
; -1.180 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_4|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_9|q  ; button_count ; button_confirmation ; -0.500       ; 7.523      ; 6.064      ;
; -1.156 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_6|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_2|q  ; button_count ; button_confirmation ; -0.500       ; 7.316      ; 5.881      ;
; -1.119 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_1|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_7|q  ; button_count ; button_confirmation ; -0.500       ; 7.539      ; 6.141      ;
; -1.097 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_1|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_9|q  ; button_count ; button_confirmation ; -0.500       ; 7.523      ; 6.147      ;
; -1.071 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_4|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_27|q ; button_count ; button_confirmation ; -0.500       ; 7.258      ; 5.908      ;
; -1.040 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_1|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_11|q ; button_count ; button_confirmation ; -0.500       ; 7.161      ; 5.842      ;
; -1.030 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_1|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_13|q ; button_count ; button_confirmation ; -0.500       ; 7.145      ; 5.836      ;
; -1.011 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_3|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_6|q  ; button_count ; button_confirmation ; -0.500       ; 7.538      ; 6.248      ;
; -0.972 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_3|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_26|q ; button_count ; button_confirmation ; -0.500       ; 8.052      ; 6.801      ;
; -0.963 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_5|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_8|q  ; button_count ; button_confirmation ; -0.500       ; 7.130      ; 5.888      ;
; -0.959 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_2|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_26|q ; button_count ; button_confirmation ; -0.500       ; 8.052      ; 6.814      ;
; -0.943 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_4|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_33|q ; button_count ; button_confirmation ; -0.500       ; 7.367      ; 6.145      ;
; -0.939 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_4|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_32|q ; button_count ; button_confirmation ; -0.500       ; 7.357      ; 6.139      ;
; -0.936 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_2|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_11|q ; button_count ; button_confirmation ; -0.500       ; 7.161      ; 5.946      ;
; -0.933 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_4|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_19|q ; button_count ; button_confirmation ; -0.500       ; 7.078      ; 5.866      ;
; -0.926 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_2|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_13|q ; button_count ; button_confirmation ; -0.500       ; 7.145      ; 5.940      ;
; -0.809 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_4|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_34|q ; button_count ; button_confirmation ; -0.500       ; 7.069      ; 5.981      ;
; -0.789 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_3|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_33|q ; button_count ; button_confirmation ; -0.500       ; 7.367      ; 6.299      ;
; -0.785 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_3|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_32|q ; button_count ; button_confirmation ; -0.500       ; 7.357      ; 6.293      ;
; -0.754 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_6|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_16|q ; button_count ; button_confirmation ; -0.500       ; 6.727      ; 5.694      ;
; -0.747 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_4|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_24|q ; button_count ; button_confirmation ; -0.500       ; 7.252      ; 6.226      ;
; -0.745 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_2|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_6|q  ; button_count ; button_confirmation ; -0.500       ; 7.538      ; 6.514      ;
; -0.736 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_4|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_6|q  ; button_count ; button_confirmation ; -0.500       ; 7.538      ; 6.523      ;
; -0.706 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_6|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_22|q ; button_count ; button_confirmation ; -0.500       ; 6.612      ; 5.627      ;
; -0.696 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_3|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_24|q ; button_count ; button_confirmation ; -0.500       ; 7.252      ; 6.277      ;
; -0.685 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_5|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_35|q ; button_count ; button_confirmation ; -0.500       ; 7.409      ; 6.445      ;
; -0.653 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_1|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_6|q  ; button_count ; button_confirmation ; -0.500       ; 7.538      ; 6.606      ;
; -0.651 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_5|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_7|q  ; button_count ; button_confirmation ; -0.500       ; 7.539      ; 6.609      ;
; -0.629 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_5|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_9|q  ; button_count ; button_confirmation ; -0.500       ; 7.523      ; 6.615      ;
; -0.592 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_1|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_19|q ; button_count ; button_confirmation ; -0.500       ; 7.078      ; 6.207      ;
; -0.589 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_5|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_18|q ; button_count ; button_confirmation ; -0.500       ; 5.636      ; 4.768      ;
; -0.545 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_5|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_12|q ; button_count ; button_confirmation ; -0.500       ; 6.898      ; 6.074      ;
; -0.541 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_6|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_29|q ; button_count ; button_confirmation ; -0.500       ; 6.654      ; 5.834      ;
; -0.540 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_2|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_35|q ; button_count ; button_confirmation ; -0.500       ; 7.409      ; 6.590      ;
; -0.536 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_6|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_28|q ; button_count ; button_confirmation ; -0.500       ; 6.658      ; 5.843      ;
; -0.534 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_4|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_16|q ; button_count ; button_confirmation ; -0.500       ; 6.727      ; 5.914      ;
; -0.533 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_3|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_14|q ; button_count ; button_confirmation ; -0.500       ; 7.607      ; 6.795      ;
; -0.519 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_5|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_22|q ; button_count ; button_confirmation ; -0.500       ; 6.612      ; 5.814      ;
; -0.508 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_1|q ; modulo_matriz_reg_at:reg_matriz_at_1|modulo_ff_d:ff_24|q ; button_count ; button_confirmation ; -0.500       ; 7.252      ; 6.465      ;
+--------+---------------------------------------------------------------+----------------------------------------------------------+--------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'clk'                                                                                                                                                                                                                  ;
+--------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                            ; Launch Clock                                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+-------------+--------------+------------+------------+
; -2.029 ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q ; clk         ; 0.000        ; 3.303      ; 1.871      ;
; -1.529 ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q ; clk         ; -0.500       ; 3.303      ; 1.871      ;
+--------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q'                                                                                                                                                                                                                               ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                       ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 1.670 ; modulo_contador_sync_2_bits:count_2_bits_1|modulo_ff_t:ff_1|q ; modulo_contador_sync_2_bits:count_2_bits_1|modulo_ff_t:ff_1|q ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q ; 0.000        ; 0.000      ; 1.891      ;
; 1.673 ; modulo_contador_sync_2_bits:count_2_bits_1|modulo_ff_t:ff_1|q ; modulo_contador_sync_2_bits:count_2_bits_1|modulo_ff_t:ff_2|q ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q ; 0.000        ; 0.000      ; 1.894      ;
; 1.749 ; modulo_contador_sync_3_bits:count_3_bits_1|modulo_ff_t:ff_1|q ; modulo_contador_sync_3_bits:count_3_bits_1|modulo_ff_t:ff_1|q ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q ; 0.000        ; 0.000      ; 1.970      ;
; 1.750 ; modulo_contador_sync_3_bits:count_3_bits_1|modulo_ff_t:ff_1|q ; modulo_contador_sync_3_bits:count_3_bits_1|modulo_ff_t:ff_2|q ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q ; 0.000        ; 0.000      ; 1.971      ;
; 1.760 ; modulo_contador_sync_3_bits:count_3_bits_1|modulo_ff_t:ff_1|q ; modulo_contador_sync_3_bits:count_3_bits_1|modulo_ff_t:ff_3|q ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q ; 0.000        ; 0.000      ; 1.981      ;
; 1.958 ; modulo_contador_sync_2_bits:count_2_bits_1|modulo_ff_t:ff_2|q ; modulo_contador_sync_2_bits:count_2_bits_1|modulo_ff_t:ff_2|q ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q ; 0.000        ; 0.000      ; 2.179      ;
; 1.968 ; modulo_contador_sync_2_bits:count_2_bits_1|modulo_ff_t:ff_2|q ; modulo_contador_sync_2_bits:count_2_bits_1|modulo_ff_t:ff_1|q ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q ; 0.000        ; 0.000      ; 2.189      ;
; 1.971 ; modulo_contador_sync_3_bits:count_3_bits_1|modulo_ff_t:ff_2|q ; modulo_contador_sync_3_bits:count_3_bits_1|modulo_ff_t:ff_2|q ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q ; 0.000        ; 0.000      ; 2.192      ;
; 1.992 ; modulo_contador_sync_3_bits:count_3_bits_1|modulo_ff_t:ff_2|q ; modulo_contador_sync_3_bits:count_3_bits_1|modulo_ff_t:ff_3|q ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q ; 0.000        ; 0.000      ; 2.213      ;
; 2.271 ; modulo_contador_sync_3_bits:count_3_bits_1|modulo_ff_t:ff_3|q ; modulo_contador_sync_3_bits:count_3_bits_1|modulo_ff_t:ff_3|q ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q ; 0.000        ; 0.000      ; 2.492      ;
; 2.278 ; modulo_contador_sync_3_bits:count_3_bits_1|modulo_ff_t:ff_3|q ; modulo_contador_sync_3_bits:count_3_bits_1|modulo_ff_t:ff_1|q ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q ; 0.000        ; 0.000      ; 2.499      ;
; 2.825 ; modulo_contador_sync_3_bits:count_3_bits_1|modulo_ff_t:ff_3|q ; modulo_contador_sync_3_bits:count_3_bits_1|modulo_ff_t:ff_2|q ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q ; 0.000        ; 0.000      ; 3.046      ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'button_count'                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+---------------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                       ; Launch Clock        ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+---------------------+--------------+--------------+------------+------------+
; 2.165 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_1|q ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_1|q ; button_count        ; button_count ; 0.000        ; 0.000      ; 2.386      ;
; 2.310 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_4|q ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_4|q ; button_count        ; button_count ; 0.000        ; 0.000      ; 2.531      ;
; 2.318 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_2|q ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_2|q ; button_count        ; button_count ; 0.000        ; 0.000      ; 2.539      ;
; 2.325 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_4|q ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_6|q ; button_count        ; button_count ; 0.000        ; 0.000      ; 2.546      ;
; 2.374 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_5|q ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_5|q ; button_count        ; button_count ; 0.000        ; 0.000      ; 2.595      ;
; 2.427 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_1|q ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_3|q ; button_count        ; button_count ; 0.000        ; 0.000      ; 2.648      ;
; 2.483 ; button_confirmation                                           ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_4|q ; button_confirmation ; button_count ; 0.000        ; 3.348      ; 6.052      ;
; 2.736 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_6|q ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_1|q ; button_count        ; button_count ; 0.000        ; 0.000      ; 2.957      ;
; 2.883 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_1|q ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_4|q ; button_count        ; button_count ; 0.000        ; 0.000      ; 3.104      ;
; 2.958 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_6|q ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_4|q ; button_count        ; button_count ; 0.000        ; 0.000      ; 3.179      ;
; 2.964 ; button_confirmation                                           ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_6|q ; button_confirmation ; button_count ; 0.000        ; 3.348      ; 6.533      ;
; 2.983 ; button_confirmation                                           ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_4|q ; button_confirmation ; button_count ; -0.500       ; 3.348      ; 6.052      ;
; 3.083 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_1|q ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_6|q ; button_count        ; button_count ; 0.000        ; 0.000      ; 3.304      ;
; 3.125 ; button_confirmation                                           ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_5|q ; button_confirmation ; button_count ; 0.000        ; 3.348      ; 6.694      ;
; 3.128 ; button_confirmation                                           ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_3|q ; button_confirmation ; button_count ; 0.000        ; 3.348      ; 6.697      ;
; 3.200 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_6|q ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_2|q ; button_count        ; button_count ; 0.000        ; 0.000      ; 3.421      ;
; 3.272 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_4|q ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_5|q ; button_count        ; button_count ; 0.000        ; 0.000      ; 3.493      ;
; 3.412 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_1|q ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_2|q ; button_count        ; button_count ; 0.000        ; 0.000      ; 3.633      ;
; 3.439 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_6|q ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_6|q ; button_count        ; button_count ; 0.000        ; 0.000      ; 3.660      ;
; 3.464 ; button_confirmation                                           ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_6|q ; button_confirmation ; button_count ; -0.500       ; 3.348      ; 6.533      ;
; 3.540 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_3|q ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_3|q ; button_count        ; button_count ; 0.000        ; 0.000      ; 3.761      ;
; 3.600 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_6|q ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_5|q ; button_count        ; button_count ; 0.000        ; 0.000      ; 3.821      ;
; 3.600 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_1|q ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_5|q ; button_count        ; button_count ; 0.000        ; 0.000      ; 3.821      ;
; 3.603 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_6|q ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_3|q ; button_count        ; button_count ; 0.000        ; 0.000      ; 3.824      ;
; 3.625 ; button_confirmation                                           ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_5|q ; button_confirmation ; button_count ; -0.500       ; 3.348      ; 6.694      ;
; 3.628 ; button_confirmation                                           ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_3|q ; button_confirmation ; button_count ; -0.500       ; 3.348      ; 6.697      ;
; 3.716 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_3|q ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_4|q ; button_count        ; button_count ; 0.000        ; 0.000      ; 3.937      ;
; 3.765 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_5|q ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_6|q ; button_count        ; button_count ; 0.000        ; 0.000      ; 3.986      ;
; 3.916 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_3|q ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_6|q ; button_count        ; button_count ; 0.000        ; 0.000      ; 4.137      ;
; 4.433 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_3|q ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_5|q ; button_count        ; button_count ; 0.000        ; 0.000      ; 4.654      ;
; 4.480 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_2|q ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_3|q ; button_count        ; button_count ; 0.000        ; 0.000      ; 4.701      ;
; 4.553 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_2|q ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_4|q ; button_count        ; button_count ; 0.000        ; 0.000      ; 4.774      ;
; 4.753 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_2|q ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_6|q ; button_count        ; button_count ; 0.000        ; 0.000      ; 4.974      ;
; 5.270 ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_2|q ; modulo_contador_sync_6_bits:count_6_bits_1|modulo_ff_t:ff_5|q ; button_count        ; button_count ; 0.000        ; 0.000      ; 5.491      ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+---------------------+--------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                     ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                         ; To Clock                                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; button_confirmation                                ; button_confirmation                                ; 45       ; 45       ; 0        ; 0        ;
; button_count                                       ; button_confirmation                                ; 0        ; 2435     ; 0        ; 0        ;
; button_confirmation                                ; button_count                                       ; 0        ; 0        ; 4        ; 4        ;
; button_count                                       ; button_count                                       ; 0        ; 0        ; 0        ; 38       ;
; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q ; clk                                                ; 0        ; 0        ; 1        ; 1        ;
; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q ; 0        ; 0        ; 0        ; 13       ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                      ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                         ; To Clock                                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; button_confirmation                                ; button_confirmation                                ; 45       ; 45       ; 0        ; 0        ;
; button_count                                       ; button_confirmation                                ; 0        ; 2435     ; 0        ; 0        ;
; button_confirmation                                ; button_count                                       ; 0        ; 0        ; 4        ; 4        ;
; button_count                                       ; button_count                                       ; 0        ; 0        ; 0        ; 38       ;
; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q ; clk                                                ; 0        ; 0        ; 1        ; 1        ;
; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q ; 0        ; 0        ; 0        ; 13       ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 4     ; 4    ;
; Unconstrained Input Port Paths  ; 148   ; 148  ;
; Unconstrained Output Ports      ; 21    ; 21   ;
; Unconstrained Output Port Paths ; 180   ; 180  ;
+---------------------------------+-------+------+


+------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                         ;
+----------------------------------------------------+----------------------------------------------------+------+-------------+
; Target                                             ; Clock                                              ; Type ; Status      ;
+----------------------------------------------------+----------------------------------------------------+------+-------------+
; button_confirmation                                ; button_confirmation                                ; Base ; Constrained ;
; button_count                                       ; button_count                                       ; Base ; Constrained ;
; clk                                                ; clk                                                ; Base ; Constrained ;
; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q ; modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q ; Base ; Constrained ;
+----------------------------------------------------+----------------------------------------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; hh1[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hh1[1]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hh2[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hh2[1]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; m_col[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; m_col[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; m_col[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; m_col[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; m_col[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; m_line[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; m_line[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; m_line[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; m_line[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; m_line[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; m_line[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; m_line[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out_7seg[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out_7seg[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out_7seg[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out_7seg[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out_7seg[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out_7seg[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out_7seg[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out_7seg_ac[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out_7seg_ac[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; hh1[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hh1[1]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hh2[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hh2[1]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; m_col[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; m_col[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; m_col[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; m_col[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; m_col[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; m_line[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; m_line[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; m_line[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; m_line[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; m_line[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; m_line[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; m_line[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out_7seg[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out_7seg[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out_7seg[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out_7seg[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out_7seg[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out_7seg[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out_7seg[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out_7seg_ac[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out_7seg_ac[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Tue Oct 03 01:21:55 2023
Info: Command: quartus_sta MI-CircuitosDigitais-Problema-2 -c MI-CircuitosDigitais-Problema-2
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 24 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Critical Warning (332012): Synopsys Design Constraints File file not found: 'MI-CircuitosDigitais-Problema-2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q
    Info (332105): create_clock -period 1.000 -name clk clk
    Info (332105): create_clock -period 1.000 -name button_count button_count
    Info (332105): create_clock -period 1.000 -name button_confirmation button_confirmation
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Can't run Report Timing Closure Recommendations. The current device family is not supported.
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -6.654
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -6.654            -186.906 button_confirmation 
    Info (332119):    -5.578             -26.756 button_count 
    Info (332119):    -2.379              -9.624 modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q 
    Info (332119):     1.975               0.000 clk 
Info (332146): Worst-case hold slack is -3.916
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.916             -49.494 button_confirmation 
    Info (332119):    -2.029              -2.029 clk 
    Info (332119):     1.670               0.000 modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q 
    Info (332119):     2.165               0.000 button_count 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.289
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.289              -2.289 button_confirmation 
    Info (332119):    -2.289              -2.289 button_count 
    Info (332119):    -2.289              -2.289 clk 
    Info (332119):     0.234               0.000 modulo_divisor_frequencia:div_1|modulo_ff_t:ff_1|q 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 4669 megabytes
    Info: Processing ended: Tue Oct 03 01:21:56 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


