============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = D:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Daggal
   Run Date =   Mon May 13 15:50:53 2024

   Run on =     DESKTOP-I7CAGU2
============================================================
RUN-1002 : start command "open_project CortexM0_SoC.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/PLL.v(89)
HDL-1007 : analyze verilog file ../../al_ip/SDRAM_PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/SDRAM_PLL.v(72)
HDL-1007 : analyze verilog file ../../al_ip/PIXEL_PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/PIXEL_PLL.v(79)
HDL-1007 : analyze verilog file ../../al_ip/SDRAM_WRITE_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/SDRAM_READ_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_LED.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Timer.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'rst_n', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(1069)
HDL-1007 : analyze verilog file ../../../rtl/Keyboard.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_SEG.v
HDL-1007 : analyze verilog file ../../../rtl/smg.v
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../../rtl/HDMI/DVITransmitter.enc.vhd(13)
Copyright (c) 1998-2019 The OpenSSL Project.  All rights reserved.
This product includes software developed by the OpenSSL Project
for use in the OpenSSL Toolkit (http://www.openssl.org/)
Copyright (C) 1995-1998 Eric Young (eay@cryptsoft.com)
All rights reserved.
This product includes cryptographic software written by Eric Young (eay@cryptsoft.com)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../../rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../../rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../../rtl/HDMI/video_driver.v
HDL-5007 WARNING: redeclaration of ANSI port 'data_req' is not allowed in ../../../rtl/HDMI/video_driver.v(39)
HDL-1007 : analyze verilog file ../../../rtl/SD/SD_top.v
HDL-1007 : analyze verilog file ../../../rtl/SD/sd_init.v
HDL-1007 : analyze verilog file ../../../rtl/SD/sd_rd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/SD/sd_read.v
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_cmd.v
HDL-1007 : analyze included file ../../../rtl/DDR/sdram_para.v in ../../../rtl/DDR/sdram_cmd.v(45)
HDL-1007 : back to file '../../../rtl/DDR/sdram_cmd.v' in ../../../rtl/DDR/sdram_cmd.v(45)
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_controller.v
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_ctrl.v
HDL-1007 : analyze included file ../../../rtl/DDR/sdram_para.v in ../../../rtl/DDR/sdram_ctrl.v(19)
HDL-1007 : back to file '../../../rtl/DDR/sdram_ctrl.v' in ../../../rtl/DDR/sdram_ctrl.v(19)
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_data.v
HDL-1007 : analyze included file ../../../rtl/DDR/sdram_para.v in ../../../rtl/DDR/sdram_data.v(13)
HDL-1007 : back to file '../../../rtl/DDR/sdram_data.v' in ../../../rtl/DDR/sdram_data.v(13)
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_rw_top.v
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_top.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_SD.v
RUN-1001 : Project manager successfully analyzed 38 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/CortexM0_SoC_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db ../syn_1/CortexM0_SoC_gate.db" in  1.409650s wall, 1.312500s user + 0.078125s system = 1.390625s CPU (98.7%)

RUN-1004 : used memory is 250 MB, reserved memory is 223 MB, peak memory is 254 MB
RUN-1002 : start command "read_sdc ../../sysclk_adc.sdc"
RUN-1002 : start command "get_nets  clk "
RUN-1002 : start command "create_clock -name clk -period 40 -waveform 0 20 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_ports System_clk"
RUN-1002 : start command "get_nets pixel_clk"
RUN-1002 : start command "create_generated_clock -name pclk -source  -master_clock System_clk -multiply_by 1 "
RUN-1002 : start command "get_ports System_clk"
RUN-1002 : start command "get_nets pixel_clk_5x"
RUN-1002 : start command "create_generated_clock -name sclk5 -source  -master_clock System_clk -multiply_by 5 "
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/clkr(sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/clkr_syn_1)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[0](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[0](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[10](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[10]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[9](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[10](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[10]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[9](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[10](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[10]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[9](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[10](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[10]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[9](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[0](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[0](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: u3_hdmi_tx/PXLCLK_5X_I(u3_hdmi_tx/PXLCLK_5X_I_syn_1)
SYN-1001 : 	kept net: u_logic/SCLK(u_logic/SCLK_syn_1)
RUN-1104 : Import SDC file ../../sysclk_adc.sdc finished, there are 79 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 12 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net PIXEL_PLL_inst/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4016 : Net PLL_inst/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4016 : Net sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/clk_ref driven by BUFG (298 clock/control pins, 1 other pins).
SYN-4027 : Net sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/clkr is clkc1 of pll PIXEL_PLL_inst/pll_inst.
SYN-4027 : Net u3_hdmi_tx/PXLCLK_5X_I is clkc2 of pll PIXEL_PLL_inst/pll_inst.
SYN-4019 : Net System_clk_dup_1 is refclk of pll PIXEL_PLL_inst/pll_inst.
SYN-4020 : Net System_clk_dup_1 is fbclk of pll PIXEL_PLL_inst/pll_inst.
SYN-4027 : Net u_logic/SCLK is clkc1 of pll PLL_inst/pll_inst.
SYN-4027 : Net SD_CLK_dup_1 is clkc2 of pll PLL_inst/pll_inst.
SYN-4019 : Net System_clk_dup_1 is refclk of pll PLL_inst/pll_inst.
SYN-4020 : Net System_clk_dup_1 is fbclk of pll PLL_inst/pll_inst.
SYN-4027 : Net sdram_rw_top_inst/clk_sdram is clkc1 of pll SDRAM_PLL_inst/pll_inst.
SYN-4019 : Net System_clk_dup_1 is refclk of pll SDRAM_PLL_inst/pll_inst.
SYN-4020 : Net System_clk_dup_1 is fbclk of pll SDRAM_PLL_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4024 : Net "LED_Interface/light_clk" drives clk pins.
SYN-4024 : Net "SEG_Interface/smg_inst/cnt_1ms[0]" drives clk pins.
SYN-4025 : Tag rtl::Net LED_Interface/light_clk as clock net
SYN-4025 : Tag rtl::Net PIXEL_PLL_inst/clk0_out as clock net
SYN-4025 : Tag rtl::Net PLL_inst/clk0_out as clock net
SYN-4025 : Tag rtl::Net SD_CLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net SEG_Interface/smg_inst/cnt_1ms[0] as clock net
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net System_clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net sdram_rw_top_inst/clk_sdram as clock net
SYN-4025 : Tag rtl::Net sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/clk_ref as clock net
SYN-4025 : Tag rtl::Net sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/clkr as clock net
SYN-4025 : Tag rtl::Net u3_hdmi_tx/PXLCLK_5X_I as clock net
SYN-4025 : Tag rtl::Net u_logic/SCLK as clock net
SYN-4026 : Tagged 12 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net SWCLK_dup_1 to drive 107 clock pins.
SYN-4015 : Create BUFG instance for clk Net LED_Interface/light_clk to drive 20 clock pins.
SYN-4015 : Create BUFG instance for clk Net SEG_Interface/smg_inst/cnt_1ms[0] to drive 2 clock pins.
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 9312 instances
RUN-0007 : 6207 luts, 2527 seqs, 283 mslices, 153 lslices, 113 pads, 12 brams, 3 dsps
RUN-1001 : There are total 10162 nets
RUN-1001 : 5742 nets have 2 pins
RUN-1001 : 3298 nets have [3 - 5] pins
RUN-1001 : 647 nets have [6 - 10] pins
RUN-1001 : 258 nets have [11 - 20] pins
RUN-1001 : 209 nets have [21 - 99] pins
RUN-1001 : 8 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     310     
RUN-1001 :   No   |  No   |  Yes  |    1064     
RUN-1001 :   No   |  Yes  |  No   |     29      
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     342     
RUN-1001 :   Yes  |  Yes  |  No   |     11      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    40   |  49   |     77     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 168
PHY-3001 : Initial placement ...
PHY-3001 : design contains 9308 instances, 6207 luts, 2527 seqs, 436 slices, 73 macros(436 instances: 283 mslices 153 lslices)
PHY-0007 : Cell area utilization is 36%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 42493, tnet num: 10158, tinst num: 9308, tnode num: 50297, tedge num: 68357.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.023798s wall, 1.015625s user + 0.015625s system = 1.031250s CPU (100.7%)

RUN-1004 : used memory is 350 MB, reserved memory is 327 MB, peak memory is 350 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 10158 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.337126s wall, 1.312500s user + 0.031250s system = 1.343750s CPU (100.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.33271e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 9308.
PHY-3001 : Level 1 #clusters 1337.
PHY-3001 : End clustering;  0.074034s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (84.4%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 36%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 767458, overlap = 223.625
PHY-3002 : Step(2): len = 663350, overlap = 266.25
PHY-3002 : Step(3): len = 471370, overlap = 341.938
PHY-3002 : Step(4): len = 417737, overlap = 379.594
PHY-3002 : Step(5): len = 334504, overlap = 426.188
PHY-3002 : Step(6): len = 295124, overlap = 455.625
PHY-3002 : Step(7): len = 245401, overlap = 475.688
PHY-3002 : Step(8): len = 222940, overlap = 499.5
PHY-3002 : Step(9): len = 190849, overlap = 531.75
PHY-3002 : Step(10): len = 175329, overlap = 553.094
PHY-3002 : Step(11): len = 155343, overlap = 589.219
PHY-3002 : Step(12): len = 147754, overlap = 603.219
PHY-3002 : Step(13): len = 139034, overlap = 624.25
PHY-3002 : Step(14): len = 133353, overlap = 635.875
PHY-3002 : Step(15): len = 121144, overlap = 658.438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.17267e-06
PHY-3002 : Step(16): len = 132935, overlap = 644.969
PHY-3002 : Step(17): len = 157730, overlap = 612.5
PHY-3002 : Step(18): len = 166377, overlap = 536.312
PHY-3002 : Step(19): len = 175805, overlap = 503.031
PHY-3002 : Step(20): len = 175445, overlap = 524.062
PHY-3002 : Step(21): len = 172319, overlap = 495.625
PHY-3002 : Step(22): len = 166240, overlap = 499.906
PHY-3002 : Step(23): len = 163282, overlap = 489.031
PHY-3002 : Step(24): len = 160831, overlap = 483.156
PHY-3002 : Step(25): len = 160113, overlap = 492.281
PHY-3002 : Step(26): len = 158338, overlap = 496.438
PHY-3002 : Step(27): len = 157278, overlap = 499.625
PHY-3002 : Step(28): len = 155934, overlap = 499.438
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.34534e-06
PHY-3002 : Step(29): len = 171534, overlap = 494.469
PHY-3002 : Step(30): len = 181046, overlap = 464.031
PHY-3002 : Step(31): len = 186197, overlap = 431.938
PHY-3002 : Step(32): len = 188859, overlap = 421.062
PHY-3002 : Step(33): len = 188285, overlap = 424.625
PHY-3002 : Step(34): len = 187536, overlap = 417.281
PHY-3002 : Step(35): len = 186045, overlap = 420.594
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.69069e-06
PHY-3002 : Step(36): len = 204220, overlap = 426.906
PHY-3002 : Step(37): len = 218498, overlap = 424.219
PHY-3002 : Step(38): len = 225217, overlap = 400.031
PHY-3002 : Step(39): len = 227123, overlap = 382.406
PHY-3002 : Step(40): len = 225345, overlap = 378.344
PHY-3002 : Step(41): len = 224147, overlap = 370.5
PHY-3002 : Step(42): len = 221987, overlap = 380.312
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.73814e-05
PHY-3002 : Step(43): len = 245097, overlap = 334.906
PHY-3002 : Step(44): len = 261797, overlap = 307.125
PHY-3002 : Step(45): len = 269286, overlap = 290.781
PHY-3002 : Step(46): len = 272428, overlap = 295.438
PHY-3002 : Step(47): len = 273466, overlap = 267.75
PHY-3002 : Step(48): len = 273700, overlap = 265.875
PHY-3002 : Step(49): len = 271907, overlap = 276.094
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.47628e-05
PHY-3002 : Step(50): len = 300928, overlap = 243.469
PHY-3002 : Step(51): len = 316953, overlap = 214.781
PHY-3002 : Step(52): len = 321548, overlap = 216.969
PHY-3002 : Step(53): len = 324096, overlap = 211.688
PHY-3002 : Step(54): len = 324299, overlap = 208.938
PHY-3002 : Step(55): len = 323588, overlap = 198.938
PHY-3002 : Step(56): len = 320312, overlap = 201
PHY-3002 : Step(57): len = 318096, overlap = 203.781
PHY-3002 : Step(58): len = 316810, overlap = 205.906
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 6.95255e-05
PHY-3002 : Step(59): len = 344337, overlap = 172.625
PHY-3002 : Step(60): len = 359650, overlap = 147.312
PHY-3002 : Step(61): len = 362402, overlap = 129.594
PHY-3002 : Step(62): len = 364015, overlap = 121.562
PHY-3002 : Step(63): len = 367400, overlap = 119.938
PHY-3002 : Step(64): len = 368653, overlap = 118.188
PHY-3002 : Step(65): len = 366664, overlap = 115.938
PHY-3002 : Step(66): len = 367148, overlap = 115.438
PHY-3002 : Step(67): len = 367805, overlap = 114.531
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000139051
PHY-3002 : Step(68): len = 391009, overlap = 98.6562
PHY-3002 : Step(69): len = 406981, overlap = 88.625
PHY-3002 : Step(70): len = 410083, overlap = 87.7812
PHY-3002 : Step(71): len = 413536, overlap = 88.125
PHY-3002 : Step(72): len = 416016, overlap = 86.375
PHY-3002 : Step(73): len = 417542, overlap = 79.0625
PHY-3002 : Step(74): len = 415256, overlap = 72.1875
PHY-3002 : Step(75): len = 414691, overlap = 68.75
PHY-3002 : Step(76): len = 415220, overlap = 68.7812
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000278102
PHY-3002 : Step(77): len = 434921, overlap = 56.8125
PHY-3002 : Step(78): len = 445256, overlap = 53.1562
PHY-3002 : Step(79): len = 445180, overlap = 53.5938
PHY-3002 : Step(80): len = 447917, overlap = 52.9688
PHY-3002 : Step(81): len = 451884, overlap = 44.5
PHY-3002 : Step(82): len = 455214, overlap = 45.9375
PHY-3002 : Step(83): len = 455281, overlap = 40.0625
PHY-3002 : Step(84): len = 456950, overlap = 43.9375
PHY-3002 : Step(85): len = 458273, overlap = 46.0625
PHY-3002 : Step(86): len = 457314, overlap = 46
PHY-3002 : Step(87): len = 456251, overlap = 41.5625
PHY-3002 : Step(88): len = 457002, overlap = 44.1875
PHY-3002 : Step(89): len = 459197, overlap = 42.2188
PHY-3002 : Step(90): len = 458571, overlap = 45.7188
PHY-3002 : Step(91): len = 458738, overlap = 47.125
PHY-3002 : Step(92): len = 458282, overlap = 55.1875
PHY-3002 : Step(93): len = 457593, overlap = 55.4062
PHY-3002 : Step(94): len = 457239, overlap = 54.6562
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000555673
PHY-3002 : Step(95): len = 468255, overlap = 56.375
PHY-3002 : Step(96): len = 474732, overlap = 54.5312
PHY-3002 : Step(97): len = 475120, overlap = 51.0938
PHY-3002 : Step(98): len = 476070, overlap = 50.75
PHY-3002 : Step(99): len = 478175, overlap = 51.125
PHY-3002 : Step(100): len = 480044, overlap = 52.5
PHY-3002 : Step(101): len = 480411, overlap = 50.0625
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00106035
PHY-3002 : Step(102): len = 486387, overlap = 51.3125
PHY-3002 : Step(103): len = 490337, overlap = 51.125
PHY-3002 : Step(104): len = 491654, overlap = 51.25
PHY-3002 : Step(105): len = 492985, overlap = 51.9688
PHY-3002 : Step(106): len = 495452, overlap = 53.3438
PHY-3002 : Step(107): len = 497211, overlap = 54
PHY-3002 : Step(108): len = 497138, overlap = 52
PHY-3002 : Step(109): len = 497950, overlap = 52
PHY-3002 : Step(110): len = 499630, overlap = 53.1562
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00204741
PHY-3002 : Step(111): len = 503832, overlap = 56.125
PHY-3002 : Step(112): len = 507078, overlap = 52.1875
PHY-3002 : Step(113): len = 508323, overlap = 52.2812
PHY-3002 : Step(114): len = 509453, overlap = 58.6562
PHY-3002 : Step(115): len = 511948, overlap = 46.5625
PHY-3002 : Step(116): len = 513595, overlap = 39.1875
PHY-3002 : Step(117): len = 514286, overlap = 38.375
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00341592
PHY-3002 : Step(118): len = 515756, overlap = 40.1875
PHY-3002 : Step(119): len = 517116, overlap = 35.6875
PHY-3002 : Step(120): len = 517962, overlap = 38.125
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010200s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (306.4%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 42%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/10162.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 649456, over cnt = 1284(3%), over = 6366, worst = 45
PHY-1001 : End global iterations;  0.585406s wall, 0.828125s user + 0.125000s system = 0.953125s CPU (162.8%)

PHY-1001 : Congestion index: top1 = 82.72, top5 = 63.04, top10 = 52.39, top15 = 46.07.
PHY-3001 : End congestion estimation;  0.723237s wall, 0.968750s user + 0.125000s system = 1.093750s CPU (151.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10158 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.378160s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (103.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000347545
PHY-3002 : Step(121): len = 540244, overlap = 13.3438
PHY-3002 : Step(122): len = 536682, overlap = 12.25
PHY-3002 : Step(123): len = 533543, overlap = 10.5625
PHY-3002 : Step(124): len = 531782, overlap = 9.0625
PHY-3002 : Step(125): len = 530507, overlap = 8.53125
PHY-3002 : Step(126): len = 529476, overlap = 8.28125
PHY-3002 : Step(127): len = 528688, overlap = 7.6875
PHY-3002 : Step(128): len = 527927, overlap = 8.0625
PHY-3002 : Step(129): len = 527059, overlap = 7.46875
PHY-3002 : Step(130): len = 525715, overlap = 7.46875
PHY-3002 : Step(131): len = 524239, overlap = 7.6875
PHY-3002 : Step(132): len = 522299, overlap = 7.6875
PHY-3002 : Step(133): len = 520717, overlap = 7.875
PHY-3002 : Step(134): len = 518547, overlap = 8.09375
PHY-3002 : Step(135): len = 516063, overlap = 7.28125
PHY-3002 : Step(136): len = 514356, overlap = 5.53125
PHY-3002 : Step(137): len = 512394, overlap = 5.53125
PHY-3002 : Step(138): len = 510530, overlap = 8.09375
PHY-3002 : Step(139): len = 508914, overlap = 8.0625
PHY-3002 : Step(140): len = 507801, overlap = 9
PHY-3002 : Step(141): len = 506556, overlap = 8.8125
PHY-3002 : Step(142): len = 504360, overlap = 9.71875
PHY-3002 : Step(143): len = 503170, overlap = 9.3125
PHY-3002 : Step(144): len = 502079, overlap = 9
PHY-3002 : Step(145): len = 500734, overlap = 8.21875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00069509
PHY-3002 : Step(146): len = 503453, overlap = 7.9375
PHY-3002 : Step(147): len = 505984, overlap = 7.90625
PHY-3002 : Step(148): len = 511015, overlap = 6.625
PHY-3002 : Step(149): len = 515065, overlap = 6.4375
PHY-3002 : Step(150): len = 515078, overlap = 6.5
PHY-3002 : Step(151): len = 514265, overlap = 6.125
PHY-3002 : Step(152): len = 513338, overlap = 5.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00114633
PHY-3002 : Step(153): len = 516327, overlap = 5.28125
PHY-3002 : Step(154): len = 516817, overlap = 5.46875
PHY-3002 : Step(155): len = 519158, overlap = 7.53125
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 42%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 82/10162.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 619896, over cnt = 1597(4%), over = 5696, worst = 27
PHY-1001 : End global iterations;  0.735781s wall, 1.281250s user + 0.062500s system = 1.343750s CPU (182.6%)

PHY-1001 : Congestion index: top1 = 68.75, top5 = 54.36, top10 = 47.43, top15 = 43.02.
PHY-3001 : End congestion estimation;  0.893578s wall, 1.437500s user + 0.062500s system = 1.500000s CPU (167.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10158 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.403888s wall, 0.390625s user + 0.015625s system = 0.406250s CPU (100.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000419608
PHY-3002 : Step(156): len = 522704, overlap = 42.3125
PHY-3002 : Step(157): len = 519374, overlap = 34.4375
PHY-3002 : Step(158): len = 516564, overlap = 31.5625
PHY-3002 : Step(159): len = 513569, overlap = 29.3125
PHY-3002 : Step(160): len = 510480, overlap = 24.0312
PHY-3002 : Step(161): len = 507345, overlap = 21.375
PHY-3002 : Step(162): len = 504124, overlap = 18.8438
PHY-3002 : Step(163): len = 499971, overlap = 19.9375
PHY-3002 : Step(164): len = 496479, overlap = 21.5938
PHY-3002 : Step(165): len = 492285, overlap = 21
PHY-3002 : Step(166): len = 489828, overlap = 19.5312
PHY-3002 : Step(167): len = 487616, overlap = 19.625
PHY-3002 : Step(168): len = 484697, overlap = 16.0312
PHY-3002 : Step(169): len = 482190, overlap = 18.375
PHY-3002 : Step(170): len = 481122, overlap = 16.8438
PHY-3002 : Step(171): len = 479951, overlap = 16.5625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000839216
PHY-3002 : Step(172): len = 483422, overlap = 15.9062
PHY-3002 : Step(173): len = 485317, overlap = 13.4375
PHY-3002 : Step(174): len = 489431, overlap = 13
PHY-3002 : Step(175): len = 493368, overlap = 12.5312
PHY-3002 : Step(176): len = 494703, overlap = 10.0938
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00167843
PHY-3002 : Step(177): len = 497222, overlap = 10.9062
PHY-3002 : Step(178): len = 500721, overlap = 8.96875
PHY-3002 : Step(179): len = 508502, overlap = 9.09375
PHY-3002 : Step(180): len = 513105, overlap = 9.4375
PHY-3002 : Step(181): len = 513995, overlap = 9.125
PHY-3002 : Step(182): len = 514184, overlap = 8.15625
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 42493, tnet num: 10158, tinst num: 9308, tnode num: 50297, tedge num: 68357.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.155428s wall, 1.125000s user + 0.031250s system = 1.156250s CPU (100.1%)

RUN-1004 : used memory is 394 MB, reserved memory is 374 MB, peak memory is 451 MB
OPT-1001 : Total overflow 150.22 peak overflow 3.34
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 295/10162.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 625152, over cnt = 1672(4%), over = 4979, worst = 22
PHY-1001 : End global iterations;  0.700872s wall, 1.187500s user + 0.000000s system = 1.187500s CPU (169.4%)

PHY-1001 : Congestion index: top1 = 63.66, top5 = 51.30, top10 = 44.86, top15 = 41.16.
PHY-1001 : End incremental global routing;  0.858256s wall, 1.343750s user + 0.000000s system = 1.343750s CPU (156.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10158 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.389514s wall, 0.359375s user + 0.031250s system = 0.390625s CPU (100.3%)

OPT-1001 : 7 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 113 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 9178 has valid locations, 45 needs to be replaced
PHY-3001 : design contains 9346 instances, 6209 luts, 2563 seqs, 436 slices, 73 macros(436 instances: 283 mslices 153 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 518884
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 42%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 8715/10200.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 628136, over cnt = 1665(4%), over = 4988, worst = 22
PHY-1001 : End global iterations;  0.092868s wall, 0.171875s user + 0.046875s system = 0.218750s CPU (235.5%)

PHY-1001 : Congestion index: top1 = 63.81, top5 = 51.42, top10 = 44.96, top15 = 41.31.
PHY-3001 : End congestion estimation;  0.251471s wall, 0.328125s user + 0.046875s system = 0.375000s CPU (149.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 42649, tnet num: 10196, tinst num: 9346, tnode num: 50561, tedge num: 68593.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.268704s wall, 1.250000s user + 0.031250s system = 1.281250s CPU (101.0%)

RUN-1004 : used memory is 418 MB, reserved memory is 401 MB, peak memory is 457 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10196 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.678046s wall, 1.640625s user + 0.046875s system = 1.687500s CPU (100.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(183): len = 518513, overlap = 0
PHY-3002 : Step(184): len = 518400, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 42%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 8733/10200.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 627528, over cnt = 1676(4%), over = 4993, worst = 22
PHY-1001 : End global iterations;  0.088068s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (124.2%)

PHY-1001 : Congestion index: top1 = 63.81, top5 = 51.33, top10 = 44.91, top15 = 41.26.
PHY-3001 : End congestion estimation;  0.248985s wall, 0.250000s user + 0.015625s system = 0.265625s CPU (106.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10196 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.392833s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (103.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00677569
PHY-3002 : Step(185): len = 518335, overlap = 8.15625
PHY-3002 : Step(186): len = 518375, overlap = 8.15625
PHY-3001 : Final: Len = 518375, Over = 8.15625
PHY-3001 : End incremental placement;  2.911388s wall, 3.203125s user + 0.265625s system = 3.468750s CPU (119.1%)

OPT-1001 : Total overflow 150.75 peak overflow 3.34
OPT-1001 : End high-fanout net optimization;  4.409752s wall, 5.171875s user + 0.296875s system = 5.468750s CPU (124.0%)

OPT-1001 : Current memory(MB): used = 461, reserve = 445, peak = 464.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 8741/10200.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 627400, over cnt = 1666(4%), over = 4941, worst = 22
PHY-1002 : len = 645448, over cnt = 981(2%), over = 2442, worst = 18
PHY-1002 : len = 659336, over cnt = 348(0%), over = 854, worst = 18
PHY-1002 : len = 664472, over cnt = 96(0%), over = 219, worst = 14
PHY-1002 : len = 665304, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.892516s wall, 1.281250s user + 0.046875s system = 1.328125s CPU (148.8%)

PHY-1001 : Congestion index: top1 = 52.00, top5 = 44.74, top10 = 40.92, top15 = 38.44.
OPT-1001 : End congestion update;  1.046986s wall, 1.437500s user + 0.046875s system = 1.484375s CPU (141.8%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10196 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.309754s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (95.8%)

OPT-0007 : Start: WNS 2112 TNS 0 NUM_FEPS 0
OPT-0007 : Iter 1: improved WNS 2212 TNS 0 NUM_FEPS 0 with 14 cells processed and 1900 slack improved
OPT-0007 : Iter 2: improved WNS 2212 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End global optimization;  1.369377s wall, 1.750000s user + 0.046875s system = 1.796875s CPU (131.2%)

OPT-1001 : Current memory(MB): used = 461, reserve = 446, peak = 464.
OPT-1001 : End physical optimization;  7.101054s wall, 8.187500s user + 0.390625s system = 8.578125s CPU (120.8%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 6209 LUT to BLE ...
SYN-4008 : Packed 6209 LUT and 1308 SEQ to BLE.
SYN-4003 : Packing 1255 remaining SEQ's ...
SYN-4005 : Packed 1163 SEQ with LUT/SLICE
SYN-4006 : 3764 single LUT's are left
SYN-4006 : 92 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 6301/7037 primitive instances ...
PHY-3001 : End packing;  0.635781s wall, 0.640625s user + 0.000000s system = 0.640625s CPU (100.8%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 4094 instances
RUN-1001 : 1976 mslices, 1976 lslices, 113 pads, 12 brams, 3 dsps
RUN-1001 : There are total 9135 nets
RUN-1001 : 4443 nets have 2 pins
RUN-1001 : 3442 nets have [3 - 5] pins
RUN-1001 : 717 nets have [6 - 10] pins
RUN-1001 : 282 nets have [11 - 20] pins
RUN-1001 : 246 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-3001 : design contains 4090 instances, 3952 slices, 73 macros(436 instances: 283 mslices 153 lslices)
PHY-3001 : Cell area utilization is 47%
PHY-3001 : After packing: Len = 538679, Over = 61.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 47%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 4541/9135.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 670480, over cnt = 968(2%), over = 1406, worst = 7
PHY-1002 : len = 673840, over cnt = 466(1%), over = 615, worst = 6
PHY-1002 : len = 678504, over cnt = 136(0%), over = 158, worst = 5
PHY-1002 : len = 679800, over cnt = 64(0%), over = 71, worst = 2
PHY-1002 : len = 680816, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.028096s wall, 1.546875s user + 0.109375s system = 1.656250s CPU (161.1%)

PHY-1001 : Congestion index: top1 = 55.52, top5 = 46.43, top10 = 42.11, top15 = 39.18.
PHY-3001 : End congestion estimation;  1.252786s wall, 1.781250s user + 0.109375s system = 1.890625s CPU (150.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 40529, tnet num: 9131, tinst num: 4090, tnode num: 47185, tedge num: 68037.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.400324s wall, 1.390625s user + 0.000000s system = 1.390625s CPU (99.3%)

RUN-1004 : used memory is 428 MB, reserved memory is 414 MB, peak memory is 464 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 9131 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.804247s wall, 1.796875s user + 0.000000s system = 1.796875s CPU (99.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000101594
PHY-3002 : Step(187): len = 523592, overlap = 66.5
PHY-3002 : Step(188): len = 516502, overlap = 69.25
PHY-3002 : Step(189): len = 513160, overlap = 71
PHY-3002 : Step(190): len = 510451, overlap = 73
PHY-3002 : Step(191): len = 507048, overlap = 74.25
PHY-3002 : Step(192): len = 504227, overlap = 79
PHY-3002 : Step(193): len = 501726, overlap = 81.25
PHY-3002 : Step(194): len = 499289, overlap = 79.5
PHY-3002 : Step(195): len = 497273, overlap = 78.5
PHY-3002 : Step(196): len = 494768, overlap = 87
PHY-3002 : Step(197): len = 493619, overlap = 90.5
PHY-3002 : Step(198): len = 492441, overlap = 91.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000203188
PHY-3002 : Step(199): len = 502157, overlap = 79.25
PHY-3002 : Step(200): len = 504949, overlap = 75.5
PHY-3002 : Step(201): len = 510541, overlap = 67.75
PHY-3002 : Step(202): len = 514036, overlap = 64.5
PHY-3002 : Step(203): len = 515678, overlap = 62.75
PHY-3002 : Step(204): len = 517729, overlap = 59.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000406376
PHY-3002 : Step(205): len = 529429, overlap = 52.75
PHY-3002 : Step(206): len = 533101, overlap = 49.75
PHY-3002 : Step(207): len = 537022, overlap = 46.75
PHY-3002 : Step(208): len = 540795, overlap = 41
PHY-3002 : Step(209): len = 543732, overlap = 41.75
PHY-3002 : Step(210): len = 546689, overlap = 43
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000812753
PHY-3002 : Step(211): len = 554513, overlap = 41.25
PHY-3002 : Step(212): len = 558626, overlap = 39.75
PHY-3002 : Step(213): len = 566152, overlap = 39.5
PHY-3002 : Step(214): len = 569456, overlap = 38.5
PHY-3002 : Step(215): len = 570266, overlap = 39.75
PHY-3002 : Step(216): len = 570350, overlap = 38.5
PHY-3002 : Step(217): len = 570732, overlap = 41
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00158245
PHY-3002 : Step(218): len = 576614, overlap = 38.75
PHY-3002 : Step(219): len = 579706, overlap = 35.5
PHY-3002 : Step(220): len = 583913, overlap = 29
PHY-3002 : Step(221): len = 586691, overlap = 27.5
PHY-3002 : Step(222): len = 588510, overlap = 27.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00308928
PHY-3002 : Step(223): len = 591265, overlap = 25.5
PHY-3002 : Step(224): len = 593642, overlap = 25
PHY-3002 : Step(225): len = 596651, overlap = 24
PHY-3002 : Step(226): len = 600058, overlap = 25.25
PHY-3002 : Step(227): len = 600781, overlap = 25.5
PHY-3002 : Step(228): len = 601073, overlap = 25.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  1.547187s wall, 1.468750s user + 2.468750s system = 3.937500s CPU (254.5%)

PHY-3001 : Trial Legalized: Len = 617520
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 47%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 221/9135.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 742432, over cnt = 1193(3%), over = 1880, worst = 8
PHY-1002 : len = 749448, over cnt = 595(1%), over = 800, worst = 6
PHY-1002 : len = 754568, over cnt = 204(0%), over = 285, worst = 4
PHY-1002 : len = 756888, over cnt = 32(0%), over = 43, worst = 3
PHY-1002 : len = 757328, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.406697s wall, 2.046875s user + 0.078125s system = 2.125000s CPU (151.1%)

PHY-1001 : Congestion index: top1 = 55.47, top5 = 47.55, top10 = 43.25, top15 = 40.39.
PHY-3001 : End congestion estimation;  1.635719s wall, 2.281250s user + 0.078125s system = 2.359375s CPU (144.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 9131 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.391207s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (99.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000350628
PHY-3002 : Step(229): len = 594788, overlap = 9.75
PHY-3002 : Step(230): len = 583065, overlap = 17.5
PHY-3002 : Step(231): len = 572133, overlap = 21.25
PHY-3002 : Step(232): len = 563429, overlap = 30
PHY-3002 : Step(233): len = 560022, overlap = 31.75
PHY-3002 : Step(234): len = 557146, overlap = 40.25
PHY-3002 : Step(235): len = 556169, overlap = 42.75
PHY-3002 : Step(236): len = 555455, overlap = 38.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.016948s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (92.2%)

PHY-3001 : Legalized: Len = 565693, Over = 0
PHY-3001 : Spreading special nets. 56 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.028388s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (55.0%)

PHY-3001 : 71 instances has been re-located, deltaX = 17, deltaY = 41, maxDist = 1.
PHY-3001 : Final: Len = 566877, Over = 0
PHY-3001 : BANK 6 DIFFRESISTOR:NONE VOD:350M VCM:1.2
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 40529, tnet num: 9131, tinst num: 4091, tnode num: 47185, tedge num: 68037.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.475677s wall, 1.468750s user + 0.015625s system = 1.484375s CPU (100.6%)

RUN-1004 : used memory is 431 MB, reserved memory is 419 MB, peak memory is 480 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1271/9135.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 685824, over cnt = 1257(3%), over = 1950, worst = 7
PHY-1002 : len = 692360, over cnt = 648(1%), over = 917, worst = 5
PHY-1002 : len = 699240, over cnt = 168(0%), over = 245, worst = 5
PHY-1002 : len = 700880, over cnt = 73(0%), over = 112, worst = 5
PHY-1002 : len = 702072, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.338391s wall, 1.937500s user + 0.078125s system = 2.015625s CPU (150.6%)

PHY-1001 : Congestion index: top1 = 52.52, top5 = 45.77, top10 = 42.11, top15 = 39.59.
PHY-1001 : End incremental global routing;  1.535178s wall, 2.156250s user + 0.078125s system = 2.234375s CPU (145.5%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 9131 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.393399s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (99.3%)

OPT-1001 : 3 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 2 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 113 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3964 has valid locations, 11 needs to be replaced
PHY-3001 : design contains 4099 instances, 3960 slices, 73 macros(436 instances: 283 mslices 153 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 568549
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 47%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 8503/9143.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 704248, over cnt = 31(0%), over = 35, worst = 2
PHY-1002 : len = 704352, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 704368, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.263539s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (100.8%)

PHY-1001 : Congestion index: top1 = 52.56, top5 = 45.78, top10 = 42.17, top15 = 39.65.
PHY-3001 : End congestion estimation;  0.447308s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (101.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 40622, tnet num: 9139, tinst num: 4099, tnode num: 47302, tedge num: 68175.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.485863s wall, 1.484375s user + 0.000000s system = 1.484375s CPU (99.9%)

RUN-1004 : used memory is 458 MB, reserved memory is 442 MB, peak memory is 485 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 9139 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.886806s wall, 1.875000s user + 0.000000s system = 1.875000s CPU (99.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(237): len = 567781, overlap = 0
PHY-3002 : Step(238): len = 567774, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 47%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 8489/9143.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 702832, over cnt = 19(0%), over = 20, worst = 2
PHY-1002 : len = 702912, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 702920, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.245776s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (101.7%)

PHY-1001 : Congestion index: top1 = 52.56, top5 = 45.83, top10 = 42.16, top15 = 39.63.
PHY-3001 : End congestion estimation;  0.441247s wall, 0.421875s user + 0.015625s system = 0.437500s CPU (99.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 9139 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.391046s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (99.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000203633
PHY-3002 : Step(239): len = 567939, overlap = 0
PHY-3002 : Step(240): len = 567919, overlap = 0.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006270s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (249.2%)

PHY-3001 : Legalized: Len = 567966, Over = 0
PHY-3001 : End spreading;  0.024561s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (127.2%)

PHY-3001 : Final: Len = 567966, Over = 0
PHY-3001 : End incremental placement;  3.456469s wall, 3.578125s user + 0.078125s system = 3.656250s CPU (105.8%)

OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : End high-fanout net optimization;  5.687060s wall, 6.421875s user + 0.156250s system = 6.578125s CPU (115.7%)

OPT-1001 : Current memory(MB): used = 490, reserve = 475, peak = 491.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 8498/9143.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 703528, over cnt = 20(0%), over = 25, worst = 3
PHY-1002 : len = 703600, over cnt = 7(0%), over = 10, worst = 3
PHY-1002 : len = 703648, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.247253s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (94.8%)

PHY-1001 : Congestion index: top1 = 52.54, top5 = 45.81, top10 = 42.14, top15 = 39.64.
OPT-1001 : End congestion update;  0.437446s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (100.0%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 9139 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.311265s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (100.4%)

OPT-0007 : Start: WNS 2489 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 2 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 113 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3975 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4099 instances, 3960 slices, 73 macros(436 instances: 283 mslices 153 lslices)
PHY-3001 : Cell area utilization is 47%
PHY-3001 : Initial: Len = 568765, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.024076s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (129.8%)

PHY-3001 : 2 instances has been re-located, deltaX = 1, deltaY = 1, maxDist = 1.
PHY-3001 : Final: Len = 568723, Over = 0
PHY-3001 : End incremental legalization;  0.206237s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (98.5%)

OPT-0007 : Iter 1: improved WNS 2667 TNS 0 NUM_FEPS 0 with 11 cells processed and 1667 slack improved
OPT-0007 : Iter 2: improved WNS 2667 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  1.017502s wall, 1.015625s user + 0.000000s system = 1.015625s CPU (99.8%)

OPT-1001 : Current memory(MB): used = 491, reserve = 476, peak = 492.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 9139 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.307757s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (101.5%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 8471/9143.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 704504, over cnt = 15(0%), over = 15, worst = 1
PHY-1002 : len = 704480, over cnt = 13(0%), over = 13, worst = 1
PHY-1002 : len = 704528, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 704608, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.341214s wall, 0.343750s user + 0.031250s system = 0.375000s CPU (109.9%)

PHY-1001 : Congestion index: top1 = 52.61, top5 = 45.88, top10 = 42.19, top15 = 39.67.
PHY-1001 : End incremental global routing;  0.523637s wall, 0.531250s user + 0.031250s system = 0.562500s CPU (107.4%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 9139 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.383734s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (97.7%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 8514/9143.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 704608, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.074987s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (104.2%)

PHY-1001 : Congestion index: top1 = 52.61, top5 = 45.88, top10 = 42.19, top15 = 39.67.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 9139 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.389041s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (100.4%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2667 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 52.241379
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack 2667ps with logic level 1 
OPT-1001 : End physical optimization;  10.160541s wall, 10.890625s user + 0.203125s system = 11.093750s CPU (109.2%)

RUN-1003 : finish command "place" in  35.799115s wall, 54.640625s user + 9.484375s system = 64.125000s CPU (179.1%)

RUN-1004 : used memory is 434 MB, reserved memory is 417 MB, peak memory is 492 MB
RUN-1002 : start command "export_db CortexM0_SoC_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db CortexM0_SoC_place.db" in  1.177083s wall, 1.937500s user + 0.015625s system = 1.953125s CPU (165.9%)

RUN-1004 : used memory is 435 MB, reserved memory is 419 MB, peak memory is 492 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 4103 instances
RUN-1001 : 1979 mslices, 1981 lslices, 113 pads, 12 brams, 3 dsps
RUN-1001 : There are total 9143 nets
RUN-1001 : 4435 nets have 2 pins
RUN-1001 : 3452 nets have [3 - 5] pins
RUN-1001 : 719 nets have [6 - 10] pins
RUN-1001 : 283 nets have [11 - 20] pins
RUN-1001 : 249 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 40622, tnet num: 9139, tinst num: 4099, tnode num: 47302, tedge num: 68175.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.377027s wall, 1.375000s user + 0.000000s system = 1.375000s CPU (99.9%)

RUN-1004 : used memory is 448 MB, reserved memory is 437 MB, peak memory is 492 MB
PHY-1001 : 1979 mslices, 1981 lslices, 113 pads, 12 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 9139 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 680536, over cnt = 1248(3%), over = 1983, worst = 7
PHY-1002 : len = 688288, over cnt = 648(1%), over = 897, worst = 7
PHY-1002 : len = 691736, over cnt = 401(1%), over = 562, worst = 5
PHY-1002 : len = 697704, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.198777s wall, 1.781250s user + 0.062500s system = 1.843750s CPU (153.8%)

PHY-1001 : Congestion index: top1 = 52.67, top5 = 45.71, top10 = 42.04, top15 = 39.53.
PHY-1001 : End global routing;  1.412222s wall, 2.015625s user + 0.062500s system = 2.078125s CPU (147.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 485, reserve = 473, peak = 492.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SD_CLK_dup_1 will be routed on clock mesh
PHY-1001 : clock net SWCLK_syn_4 will be merged with clock SWCLK_dup_1
PHY-1001 : net System_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net LED_Interface/light_clk_syn_4 will be merged with clock LED_Interface/light_clk
PHY-1001 : clock net PIXEL_PLL_inst/clk0_out will be merged with clock PIXEL_PLL_inst/clk0_buf
PHY-1001 : clock net PLL_inst/clk0_out will be merged with clock PLL_inst/clk0_buf
PHY-1001 : clock net SEG_Interface/smg_inst/cnt_1ms[0]_syn_6 will be merged with clock SEG_Interface/smg_inst/cnt_1ms[0]
PHY-1001 : net sdram_rw_top_inst/clk_sdram will be routed on clock mesh
PHY-1001 : clock net sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/clk_ref will be merged with clock SDRAM_PLL_inst/clk0_buf
PHY-1001 : net sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/clkr will be routed on clock mesh
PHY-1001 : net u3_hdmi_tx/PXLCLK_5X_I will be routed on clock mesh
PHY-1001 : net u_logic/SCLK will be routed on clock mesh
PHY-1001 : Current memory(MB): used = 748, reserve = 737, peak = 748.
PHY-1001 : End build detailed router design. 4.257525s wall, 4.218750s user + 0.046875s system = 4.265625s CPU (100.2%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 120320, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 2.711256s wall, 2.687500s user + 0.015625s system = 2.703125s CPU (99.7%)

PHY-1001 : Current memory(MB): used = 783, reserve = 772, peak = 783.
PHY-1001 : End phase 1; 2.716857s wall, 2.687500s user + 0.015625s system = 2.703125s CPU (99.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 24% nets.
PHY-1001 : Routed 26% nets.
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 42% nets.
PHY-1001 : Patch 4853 net; 15.720609s wall, 15.703125s user + 0.000000s system = 15.703125s CPU (99.9%)

PHY-1022 : len = 1.50147e+06, over cnt = 816(0%), over = 818, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 788, reserve = 777, peak = 788.
PHY-1001 : End initial routed; 40.619126s wall, 53.906250s user + 0.156250s system = 54.062500s CPU (133.1%)

PHY-1001 : Update timing.....
PHY-1001 : 0/8724(0%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |   2.233   |   0.000   |   0   
RUN-1001 :   Hold   |   0.162   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 2.140884s wall, 2.140625s user + 0.000000s system = 2.140625s CPU (100.0%)

PHY-1001 : Current memory(MB): used = 791, reserve = 781, peak = 791.
PHY-1001 : End phase 2; 42.760085s wall, 56.046875s user + 0.156250s system = 56.203125s CPU (131.4%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 1.50147e+06, over cnt = 816(0%), over = 818, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.095208s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (98.5%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.48725e+06, over cnt = 237(0%), over = 239, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 1.443904s wall, 1.859375s user + 0.000000s system = 1.859375s CPU (128.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.48635e+06, over cnt = 60(0%), over = 60, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.589192s wall, 0.609375s user + 0.000000s system = 0.609375s CPU (103.4%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.4862e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.251371s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (99.5%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.4862e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 4; 0.100166s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (93.6%)

PHY-1001 : Update timing.....
PHY-1001 : 0/8724(0%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |   2.233   |   0.000   |   0   
RUN-1001 :   Hold   |   0.165   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 2.146799s wall, 2.156250s user + 0.000000s system = 2.156250s CPU (100.4%)

PHY-1001 : Commit to database.....
PHY-1001 : 270 feed throughs used by 182 nets
PHY-1001 : End commit to database; 1.544359s wall, 1.500000s user + 0.031250s system = 1.531250s CPU (99.2%)

PHY-1001 : Current memory(MB): used = 856, reserve = 848, peak = 856.
PHY-1001 : End phase 3; 6.464566s wall, 6.859375s user + 0.031250s system = 6.890625s CPU (106.6%)

PHY-1003 : Routed, final wirelength = 1.4862e+06
PHY-1001 : Current memory(MB): used = 859, reserve = 851, peak = 859.
PHY-1001 : End export database. 0.034344s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (91.0%)

PHY-1001 : End detail routing;  56.549985s wall, 70.171875s user + 0.250000s system = 70.421875s CPU (124.5%)

RUN-1003 : finish command "route" in  59.837652s wall, 74.031250s user + 0.328125s system = 74.359375s CPU (124.3%)

RUN-1004 : used memory is 859 MB, reserved memory is 851 MB, peak memory is 859 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SoC_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        54
  #input                   18
  #output                  35
  #inout                    1

Utilization Statistics
#lut                     7474   out of  19600   38.13%
#reg                     2621   out of  19600   13.37%
#le                      7566
  #lut only              4945   out of   7566   65.36%
  #reg only                92   out of   7566    1.22%
  #lut&reg               2529   out of   7566   33.43%
#dsp                        3   out of     29   10.34%
#bram                       4   out of     64    6.25%
  #bram9k                   4
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       58   out of    188   30.85%
  #ireg                     0
  #oreg                     4
  #treg                     0
#pll                        3   out of      4   75.00%
#gclk                      12   out of     16   75.00%

Clock Resource Statistics
Index     ClockNet                                                       Type               DriverType         Driver                                    Fanout
#1        u_logic/SCLK                                                   GCLK               pll                PLL_inst/pll_inst.clkc1                   1486
#2        SDRAM_PLL_inst/clk0_buf                                        GCLK               pll                SDRAM_PLL_inst/pll_inst.clkc0             211
#3        sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/clkr    GCLK               pll                PIXEL_PLL_inst/pll_inst.clkc1             96
#4        SWCLK_dup_1                                                    GCLK               io                 SWCLK_syn_2.di                            84
#5        SD_CLK_dup_1                                                   GCLK               pll                PLL_inst/pll_inst.clkc2                   55
#6        u3_hdmi_tx/PXLCLK_5X_I                                         GCLK               pll                PIXEL_PLL_inst/pll_inst.clkc2             37
#7        LED_Interface/light_clk                                        GCLK               lslice             LED_Interface/light_clk_reg_syn_9.q0      14
#8        System_clk_dup_1                                               GCLK               io                 System_clk_syn_2.di                       3
#9        SEG_Interface/smg_inst/cnt_1ms[0]                              GCLK               mslice             SEG_Interface/smg_inst/reg0_syn_135.q0    2
#10       PIXEL_PLL_inst/clk0_buf                                        GCLK               pll                PIXEL_PLL_inst/pll_inst.clkc0             0
#11       PLL_inst/clk0_buf                                              GCLK               pll                PLL_inst/pll_inst.clkc0                   0
#12       sdram_rw_top_inst/clk_sdram                                    GCLK               pll                SDRAM_PLL_inst/pll_inst.clkc1             0


Detailed IO Report

      Name         Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     Col[3]          INPUT        F10        LVCMOS25          N/A          PULLUP      NONE    
     Col[2]          INPUT        C11        LVCMOS25          N/A          PULLUP      NONE    
     Col[1]          INPUT        D11        LVCMOS25          N/A          PULLUP      NONE    
     Col[0]          INPUT        E11        LVCMOS25          N/A          PULLUP      NONE    
      RSTn           INPUT        P15        LVCMOS25          N/A          PULLUP      NONE    
      SWCLK          INPUT         P2        LVCMOS33          N/A          PULLUP      NONE    
   System_clk        INPUT         R7        LVCMOS25          N/A          PULLUP      NONE    
     key[7]          INPUT        A14        LVCMOS25          N/A          PULLUP      NONE    
     key[6]          INPUT        A13        LVCMOS25          N/A          PULLUP      NONE    
     key[5]          INPUT        B12        LVCMOS25          N/A          PULLUP      NONE    
     key[4]          INPUT        A12        LVCMOS25          N/A          PULLUP      NONE    
     key[3]          INPUT        A11        LVCMOS25          N/A          PULLUP      NONE    
     key[2]          INPUT        B10        LVCMOS25          N/A          PULLUP      NONE    
     key[1]          INPUT        A10        LVCMOS25          N/A          PULLUP      NONE    
     key[0]          INPUT         A9        LVCMOS25          N/A          PULLUP      NONE    
      miso           INPUT         G1        LVCMOS33          N/A          PULLUP      NONE    
   HDMI_CLK_P       OUTPUT         P4         LVDS33           NA            NONE      ODDRX1   
  HDMI_CLK_P(n)     OUTPUT         N4         LVDS33           NA            NONE      ODDRX1   
    HDMI_D0_P       OUTPUT         J3         LVDS33           NA            NONE      ODDRX1   
  HDMI_D0_P(n)      OUTPUT         J4         LVDS33           NA            NONE      ODDRX1   
    HDMI_D1_P       OUTPUT         N1         LVDS33           NA            NONE      ODDRX1   
  HDMI_D1_P(n)      OUTPUT         M1         LVDS33           NA            NONE      ODDRX1   
    HDMI_D2_P       OUTPUT         P1         LVDS33           NA            NONE      ODDRX1   
  HDMI_D2_P(n)      OUTPUT         R1         LVDS33           NA            NONE      ODDRX1   
     LED[7]         OUTPUT        F16        LVCMOS25           8            NONE       NONE    
     LED[6]         OUTPUT        E16        LVCMOS25           8            NONE       NONE    
     LED[5]         OUTPUT        E13        LVCMOS25           8            NONE       NONE    
     LED[4]         OUTPUT        C16        LVCMOS25           8            NONE       NONE    
     LED[3]         OUTPUT        C15        LVCMOS25           8            NONE       NONE    
     LED[2]         OUTPUT        B16        LVCMOS25           8            NONE       NONE    
     LED[1]         OUTPUT        B15        LVCMOS25           8            NONE       NONE    
     LED[0]         OUTPUT        B14        LVCMOS25           8            NONE       NONE    
     Row[3]         OUTPUT         D9        LVCMOS25           8            NONE       NONE    
     Row[2]         OUTPUT         F9        LVCMOS25           8            NONE       NONE    
     Row[1]         OUTPUT        C10        LVCMOS25           8            NONE       NONE    
     Row[0]         OUTPUT        E10        LVCMOS25           8            NONE       NONE    
     SD_CLK         OUTPUT         J1        LVCMOS33           8            NONE       NONE    
      cs_n          OUTPUT         K2        LVCMOS33           8            NONE       NONE    
      mosi          OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   seg_led[7]       OUTPUT         C8        LVCMOS25           8            NONE       NONE    
   seg_led[6]       OUTPUT         A8        LVCMOS25           8            NONE       NONE    
   seg_led[5]       OUTPUT         B5        LVCMOS25           8            NONE       NONE    
   seg_led[4]       OUTPUT         A7        LVCMOS25           8            NONE       NONE    
   seg_led[3]       OUTPUT         E8        LVCMOS25           8            NONE       NONE    
   seg_led[2]       OUTPUT         B8        LVCMOS25           8            NONE       NONE    
   seg_led[1]       OUTPUT         A6        LVCMOS25           8            NONE       NONE    
   seg_led[0]       OUTPUT         A4        LVCMOS25           8            NONE       NONE    
   seg_sel[3]       OUTPUT         A3        LVCMOS25           8            NONE       NONE    
   seg_sel[2]       OUTPUT         A5        LVCMOS25           8            NONE       NONE    
   seg_sel[1]       OUTPUT         B6        LVCMOS25           8            NONE       NONE    
   seg_sel[0]       OUTPUT         C9        LVCMOS25           8            NONE       NONE    
  signal_LED[3]     OUTPUT         C2        LVCMOS33           8            NONE       NONE    
  signal_LED[2]     OUTPUT         C1        LVCMOS33           8            NONE       NONE    
  signal_LED[1]     OUTPUT         E4        LVCMOS33           8            NONE       NONE    
  signal_LED[0]     OUTPUT         D3        LVCMOS33           8            NONE       NONE    
      SWDIO          INOUT         R2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+------------------------------------------------------------------------------------------------------------------------------------------+
|Instance                         |Module                                             |le     |lut     |ripple  |seq     |bram    |dsp     |
+------------------------------------------------------------------------------------------------------------------------------------------+
|top                              |CortexM0_SoC                                       |7566   |7038    |436     |2625    |12      |3       |
|  AHBlite_SD_inst                |AHBlite_SD                                         |636    |529     |86      |335     |0       |0       |
|    SD_top_inst                  |SD_top                                             |610    |504     |86      |314     |0       |0       |
|      sd_init_inst               |sd_init                                            |154    |109     |25      |79      |0       |0       |
|      sd_rd_ctrl_inst            |sd_rd_ctrl                                         |199    |180     |19      |107     |0       |0       |
|      sd_read_inst               |sd_read                                            |257    |215     |42      |128     |0       |0       |
|  Interconncet                   |AHBlite_Interconnect                               |20     |20      |0       |18      |0       |0       |
|    Decoder                      |AHBlite_Decoder                                    |2      |2       |0       |0       |0       |0       |
|    SlaveMUX                     |AHBlite_SlaveMUX                                   |18     |18      |0       |18      |0       |0       |
|  LED_Interface                  |AHBlite_LED                                        |96     |79      |9       |59      |0       |0       |
|  Matrix_Key_Interface           |AHBlite_Matrix_Key                                 |6      |6       |0       |6       |0       |0       |
|  PIXEL_PLL_inst                 |PIXEL_PLL                                          |0      |0       |0       |0       |0       |0       |
|  PLL_inst                       |PLL                                                |0      |0       |0       |0       |0       |0       |
|  RAMCODE_Interface              |AHBlite_Block_RAM                                  |12     |12      |0       |10      |0       |0       |
|  RAMDATA_Interface              |AHBlite_Block_RAM                                  |40     |40      |0       |19      |0       |0       |
|  RAM_CODE                       |Block_RAM                                          |0      |0       |0       |0       |4       |0       |
|  RAM_DATA                       |Block_RAM                                          |6      |6       |0       |3       |4       |0       |
|  SDRAM_PLL_inst                 |SDRAM_PLL                                          |0      |0       |0       |0       |0       |0       |
|  SEG_Interface                  |AHBlite_SEG                                        |46     |41      |5       |30      |0       |0       |
|    smg_inst                     |smg                                                |36     |31      |5       |21      |0       |0       |
|  Timer_Interface                |AHBlite_Timer                                      |83     |64      |18      |46      |0       |0       |
|  kb                             |Keyboard                                           |287    |239     |48      |140     |0       |0       |
|  sdram_rw_top_inst              |sdram_rw_top                                       |696    |525     |127     |364     |4       |0       |
|    SDRAM_inst                   |SDRAM                                              |0      |0       |0       |0       |0       |0       |
|    u_sdram_top                  |sdram_top                                          |696    |525     |127     |364     |4       |0       |
|      u_sdram_controller         |sdram_controller                                   |287    |235     |46      |105     |0       |0       |
|        u_sdram_cmd              |sdram_cmd                                          |55     |55      |0       |20      |0       |0       |
|        u_sdram_ctrl             |sdram_ctrl                                         |192    |141     |46      |48      |0       |0       |
|        u_sdram_data             |sdram_data                                         |40     |39      |0       |37      |0       |0       |
|      u_sdram_fifo_ctrl          |sdram_fifo_ctrl                                    |409    |290     |81      |259     |4       |0       |
|        rdfifo                   |SDRAM_READ_FIFO                                    |138    |97      |27      |103     |2       |0       |
|          ram_inst               |ram_infer_SDRAM_READ_FIFO                          |6      |6       |0       |6       |2       |0       |
|          rd_to_wr_cross_inst    |fifo_cross_domain_addr_process_al_SDRAM_READ_FIFO  |32     |23      |0       |31      |0       |0       |
|          wr_to_rd_cross_inst    |fifo_cross_domain_addr_process_al_SDRAM_READ_FIFO  |39     |35      |0       |39      |0       |0       |
|        wrfifo                   |SDRAM_WRITE_FIFO                                   |155    |103     |28      |123     |2       |0       |
|          ram_inst               |ram_infer_SDRAM_WRITE_FIFO                         |25     |25      |0       |25      |2       |0       |
|          rd_to_wr_cross_inst    |fifo_cross_domain_addr_process_al_SDRAM_WRITE_FIFO |37     |22      |0       |37      |0       |0       |
|          wr_to_rd_cross_inst    |fifo_cross_domain_addr_process_al_SDRAM_WRITE_FIFO |32     |26      |0       |32      |0       |0       |
|  u3_hdmi_tx                     |hdmi_tx                                            |167    |139     |18      |91      |0       |0       |
|    Inst_DVITransmitter          |DVITransmitter                                     |167    |139     |18      |91      |0       |0       |
|      Inst_TMDSEncoder_blue      |TMDSEncoder                                        |10     |10      |0       |9       |0       |0       |
|      Inst_TMDSEncoder_red       |TMDSEncoder                                        |111    |93      |18      |37      |0       |0       |
|      Inst_blue_serializer_10_1  |Serial_N_1_lvds_dat                                |19     |16      |0       |19      |0       |0       |
|      Inst_clk_serializer_10_1   |Serial_N_1_lvds                                    |2      |2       |0       |1       |0       |0       |
|      Inst_green_serializer_10_1 |Serial_N_1_lvds_dat                                |13     |8       |0       |13      |0       |0       |
|      Inst_red_serializer_10_1   |Serial_N_1_lvds_dat                                |12     |10      |0       |12      |0       |0       |
|  u_logic                        |cortexm0ds_logic                                   |5276   |5218    |51      |1470    |0       |3       |
|  video_driver_inst              |video_driver                                       |167    |93      |74      |23      |0       |0       |
+------------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       4378  
    #2          2       2211  
    #3          3       635   
    #4          4       572   
    #5        5-10      768   
    #6        11-50     466   
    #7       51-100      12   
    #8       101-500     1    
  Average     3.24            

RUN-1002 : start command "export_db CortexM0_SoC_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db CortexM0_SoC_pr.db" in  1.478994s wall, 2.421875s user + 0.031250s system = 2.453125s CPU (165.9%)

RUN-1004 : used memory is 859 MB, reserved memory is 851 MB, peak memory is 913 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 40622, tnet num: 9139, tinst num: 4099, tnode num: 47302, tedge num: 68175.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.386964s wall, 1.375000s user + 0.000000s system = 1.375000s CPU (99.1%)

RUN-1004 : used memory is 859 MB, reserved memory is 851 MB, peak memory is 913 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file CortexM0_SoC_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 9139 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 4. Number of clock nets = 12 (8 unconstrainted).
TMR-5009 WARNING: No clock constraint on 8 clock net(s): 
		LED_Interface/light_clk_syn_4
		PIXEL_PLL_inst/clk0_out
		PLL_inst/clk0_out
		SD_CLK_dup_1
		SEG_Interface/smg_inst/cnt_1ms[0]_syn_6
		SWCLK_syn_4
		sdram_rw_top_inst/clk_sdram
		sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/clk_ref
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in CortexM0_SoC_phy.timing, timing summary in CortexM0_SoC_phy.tsm.
RUN-1002 : start command "export_bid CortexM0_SoC_inst.bid"
RUN-1002 : start command "bitgen -bit CortexM0_SoC.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 12 threads.
BIT-1002 : Init instances completely, inst num: 4099
BIT-1002 : Init pips with 12 threads.
BIT-1002 : Init pips completely, net num: 9143, pip num: 104227
BIT-1002 : Init feedthrough with 12 threads.
BIT-1002 : Init feedthrough completely, num: 270
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 3123 valid insts, and 285315 bits set as '1'.
BIT-1004 : the usercode register value: 00000000001100110000000000000000
BIT-1004 : PLL setting string = 0111
BIT-1004 : Generate bits file CortexM0_SoC.bit.
RUN-1003 : finish command "bitgen -bit CortexM0_SoC.bit" in  9.960446s wall, 102.359375s user + 0.234375s system = 102.593750s CPU (1030.0%)

RUN-1004 : used memory is 860 MB, reserved memory is 859 MB, peak memory is 1026 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240513_155053.log"
