Arslan, H. and Dutt, S. 2002. An order-impervious optimal detailed router for FPGAs: depth-first search and optimality-preserving speedup methods. Technical Report, University of Illinois at Chicago, Dec. Available at www.ece.uic.edu/âˆ¼dutt/papers/bandrspdup.pdf.
Vaughn Betz , Jonathan Rose, VPR: A new packing, placement and routing tool for FPGA research, Proceedings of the 7th International Workshop on Field-Programmable Logic and Applications, p.213-222, September 01-03, 1997
Jason Cong , Majid Sarrafzadeh, Incremental physical design, Proceedings of the 2000 international symposium on Physical design, p.84-92, May 2000, San Diego, California, USA[doi>10.1145/332357.332379]
Jason Cong , Jie Fang , Kei-Yong Khoo, An implicit connection graph maze routing algorithm for ECO routing, Proceedings of the 1999 IEEE/ACM international conference on Computer-aided design, p.163-167, November 07-11, 1999, San Jose, California, USA
Thomas T. Cormen , Charles E. Leiserson , Ronald L. Rivest, Introduction to algorithms, MIT Press, Cambridge, MA, 1990
Shantanu Dutt , Vimalvel Shanmugavel , Steve Trimberger, Efficient incremental rerouting for fault reconfiguration in field programmable gate arrays, Proceedings of the 1999 IEEE/ACM international conference on Computer-aided design, p.173-177, November 07-11, 1999, San Jose, California, USA
Emmert, J. M. and Bhatia, D. 1998. Incremental routing in FPGAs. In Proceedings of the IEEE International ASIC Conference and Exhibit.
Fran Hanchek , Shantanu Dutt, Methodologies for Tolerating Cell and Interconnect Faults in FPGAs, IEEE Transactions on Computers, v.47 n.1, p.15-33, January 1998[doi>10.1109/12.656073]
Lemieux, G. and Brown, S. 1993. Detailed router for allocating wire segments in FPGAs. In Proceedings of the ACM Physical Design Workshop (April), 215--226.
