<stg><name>dpu_pack.4_Pipeline_VITIS_LOOP_723_14</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %sk, void @empty_70, i32 0, i32 0, void @empty_71, i32 4294967295, i32 0, void @empty_71, void @empty_71, void @empty_71, i32 0, i32 0, i32 0, i32 0, void @empty_71, void @empty_71, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="8192" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
newFuncRoot:2 %this_5_13_reload_read = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %this_5_13_reload

]]></Node>
<StgValue><ssdm name="this_5_13_reload_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i8 0, i8 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4 %br_ln0 = br void %for.inc761

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc761:0 %i_29 = load i8 %i

]]></Node>
<StgValue><ssdm name="i_29"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc761:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc761:2 %icmp_ln723 = icmp_eq  i8 %i_29, i8 128

]]></Node>
<StgValue><ssdm name="icmp_ln723"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc761:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc761:4 %add_ln723 = add i8 %i_29, i8 1

]]></Node>
<StgValue><ssdm name="add_ln723"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc761:5 %br_ln723 = br i1 %icmp_ln723, void %for.inc761.split, void %for.inc764.exitStub

]]></Node>
<StgValue><ssdm name="br_ln723"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln723" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc761.split:0 %specloopname_ln723 = specloopname void @_ssdm_op_SpecLoopName, void @empty_66

]]></Node>
<StgValue><ssdm name="specloopname_ln723"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln723" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="7" op_0_bw="8">
<![CDATA[
for.inc761.split:1 %trunc_ln725 = trunc i8 %i_29

]]></Node>
<StgValue><ssdm name="trunc_ln725"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln723" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
for.inc761.split:2 %shl_ln = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i7.i6, i7 %trunc_ln725, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln723" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="8192" op_0_bw="13">
<![CDATA[
for.inc761.split:3 %zext_ln725 = zext i13 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln725"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln723" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="8192" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
for.inc761.split:4 %lshr_ln725 = lshr i8192 %this_5_13_reload_read, i8192 %zext_ln725

]]></Node>
<StgValue><ssdm name="lshr_ln725"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln723" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="8192">
<![CDATA[
for.inc761.split:5 %trunc_ln725_1 = trunc i8192 %lshr_ln725

]]></Node>
<StgValue><ssdm name="trunc_ln725_1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln723" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc761.split:6 %or_ln726 = or i13 %shl_ln, i13 32

]]></Node>
<StgValue><ssdm name="or_ln726"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln723" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="8192" op_0_bw="13">
<![CDATA[
for.inc761.split:7 %zext_ln726 = zext i13 %or_ln726

]]></Node>
<StgValue><ssdm name="zext_ln726"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln723" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="8192" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
for.inc761.split:8 %lshr_ln726 = lshr i8192 %this_5_13_reload_read, i8192 %zext_ln726

]]></Node>
<StgValue><ssdm name="lshr_ln726"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln723" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="4" op_0_bw="8192">
<![CDATA[
for.inc761.split:9 %trunc_ln727 = trunc i8192 %lshr_ln726

]]></Node>
<StgValue><ssdm name="trunc_ln727"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln723" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc761.split:10 %sub_ln727 = sub i4 4, i4 %trunc_ln727

]]></Node>
<StgValue><ssdm name="sub_ln727"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln723" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc761.split:11 %shl_ln4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %sub_ln727, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln4"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln723" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc761.split:12 %sub_ln727_1 = sub i8 4, i8 %trunc_ln725_1

]]></Node>
<StgValue><ssdm name="sub_ln727_1"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln723" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc761.split:13 %or_ln727 = or i8 %shl_ln4, i8 %sub_ln727_1

]]></Node>
<StgValue><ssdm name="or_ln727"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln723" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32">
<![CDATA[
for.inc761.split:14 %ptr_load = load i32 %ptr

]]></Node>
<StgValue><ssdm name="ptr_load"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln723" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="32">
<![CDATA[
for.inc761.split:15 %zext_ln727 = zext i32 %ptr_load

]]></Node>
<StgValue><ssdm name="zext_ln727"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln723" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc761.split:16 %sk_addr = getelementptr i8 %sk, i64 0, i64 %zext_ln727

]]></Node>
<StgValue><ssdm name="sk_addr"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln723" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="8" op_1_bw="12">
<![CDATA[
for.inc761.split:17 %store_ln727 = store i8 %or_ln727, i12 %sk_addr

]]></Node>
<StgValue><ssdm name="store_ln727"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln723" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc761.split:18 %add_ln728 = add i32 %ptr_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln728"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln723" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc761.split:19 %store_ln728 = store i32 %add_ln728, i32 %ptr

]]></Node>
<StgValue><ssdm name="store_ln728"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln723" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc761.split:20 %store_ln723 = store i8 %add_ln723, i8 %i

]]></Node>
<StgValue><ssdm name="store_ln723"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln723" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
for.inc761.split:21 %br_ln723 = br void %for.inc761

]]></Node>
<StgValue><ssdm name="br_ln723"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln723" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0">
<![CDATA[
for.inc764.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="44" name="this_5_13_reload" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="this_5_13_reload"/></StgValue>
</port>
<port id="45" name="sk" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sk"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="46" name="ptr" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="ptr"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="48" from="StgValue_47" to="i" fromId="47" toId="4">
</dataflow>
<dataflow id="50" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="49" toId="5">
</dataflow>
<dataflow id="51" from="sk" to="specinterface_ln0" fromId="45" toId="5">
</dataflow>
<dataflow id="53" from="empty_70" to="specinterface_ln0" fromId="52" toId="5">
</dataflow>
<dataflow id="55" from="StgValue_54" to="specinterface_ln0" fromId="54" toId="5">
</dataflow>
<dataflow id="56" from="StgValue_54" to="specinterface_ln0" fromId="54" toId="5">
</dataflow>
<dataflow id="58" from="empty_71" to="specinterface_ln0" fromId="57" toId="5">
</dataflow>
<dataflow id="60" from="StgValue_59" to="specinterface_ln0" fromId="59" toId="5">
</dataflow>
<dataflow id="61" from="StgValue_54" to="specinterface_ln0" fromId="54" toId="5">
</dataflow>
<dataflow id="62" from="empty_71" to="specinterface_ln0" fromId="57" toId="5">
</dataflow>
<dataflow id="63" from="empty_71" to="specinterface_ln0" fromId="57" toId="5">
</dataflow>
<dataflow id="64" from="empty_71" to="specinterface_ln0" fromId="57" toId="5">
</dataflow>
<dataflow id="65" from="StgValue_54" to="specinterface_ln0" fromId="54" toId="5">
</dataflow>
<dataflow id="66" from="StgValue_54" to="specinterface_ln0" fromId="54" toId="5">
</dataflow>
<dataflow id="67" from="StgValue_54" to="specinterface_ln0" fromId="54" toId="5">
</dataflow>
<dataflow id="68" from="StgValue_54" to="specinterface_ln0" fromId="54" toId="5">
</dataflow>
<dataflow id="69" from="empty_71" to="specinterface_ln0" fromId="57" toId="5">
</dataflow>
<dataflow id="70" from="empty_71" to="specinterface_ln0" fromId="57" toId="5">
</dataflow>
<dataflow id="71" from="StgValue_59" to="specinterface_ln0" fromId="59" toId="5">
</dataflow>
<dataflow id="72" from="StgValue_54" to="specinterface_ln0" fromId="54" toId="5">
</dataflow>
<dataflow id="74" from="_ssdm_op_Read.ap_auto.i8192" to="this_5_13_reload_read" fromId="73" toId="6">
</dataflow>
<dataflow id="75" from="this_5_13_reload" to="this_5_13_reload_read" fromId="44" toId="6">
</dataflow>
<dataflow id="77" from="StgValue_76" to="store_ln0" fromId="76" toId="7">
</dataflow>
<dataflow id="78" from="i" to="store_ln0" fromId="4" toId="7">
</dataflow>
<dataflow id="79" from="i" to="i_29" fromId="4" toId="9">
</dataflow>
<dataflow id="81" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="80" toId="10">
</dataflow>
<dataflow id="82" from="StgValue_59" to="specpipeline_ln0" fromId="59" toId="10">
</dataflow>
<dataflow id="83" from="StgValue_54" to="specpipeline_ln0" fromId="54" toId="10">
</dataflow>
<dataflow id="84" from="StgValue_47" to="specpipeline_ln0" fromId="47" toId="10">
</dataflow>
<dataflow id="85" from="StgValue_54" to="specpipeline_ln0" fromId="54" toId="10">
</dataflow>
<dataflow id="87" from="p_str" to="specpipeline_ln0" fromId="86" toId="10">
</dataflow>
<dataflow id="88" from="i_29" to="icmp_ln723" fromId="9" toId="11">
</dataflow>
<dataflow id="90" from="StgValue_89" to="icmp_ln723" fromId="89" toId="11">
</dataflow>
<dataflow id="92" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="91" toId="12">
</dataflow>
<dataflow id="94" from="StgValue_93" to="speclooptripcount_ln0" fromId="93" toId="12">
</dataflow>
<dataflow id="95" from="StgValue_93" to="speclooptripcount_ln0" fromId="93" toId="12">
</dataflow>
<dataflow id="96" from="StgValue_93" to="speclooptripcount_ln0" fromId="93" toId="12">
</dataflow>
<dataflow id="97" from="i_29" to="add_ln723" fromId="9" toId="13">
</dataflow>
<dataflow id="99" from="StgValue_98" to="add_ln723" fromId="98" toId="13">
</dataflow>
<dataflow id="100" from="icmp_ln723" to="br_ln723" fromId="11" toId="14">
</dataflow>
<dataflow id="102" from="_ssdm_op_SpecLoopName" to="specloopname_ln723" fromId="101" toId="15">
</dataflow>
<dataflow id="104" from="empty_66" to="specloopname_ln723" fromId="103" toId="15">
</dataflow>
<dataflow id="105" from="i_29" to="trunc_ln725" fromId="9" toId="16">
</dataflow>
<dataflow id="107" from="_ssdm_op_BitConcatenate.i13.i7.i6" to="shl_ln" fromId="106" toId="17">
</dataflow>
<dataflow id="108" from="trunc_ln725" to="shl_ln" fromId="16" toId="17">
</dataflow>
<dataflow id="110" from="StgValue_109" to="shl_ln" fromId="109" toId="17">
</dataflow>
<dataflow id="111" from="shl_ln" to="zext_ln725" fromId="17" toId="18">
</dataflow>
<dataflow id="112" from="this_5_13_reload_read" to="lshr_ln725" fromId="6" toId="19">
</dataflow>
<dataflow id="113" from="zext_ln725" to="lshr_ln725" fromId="18" toId="19">
</dataflow>
<dataflow id="114" from="lshr_ln725" to="trunc_ln725_1" fromId="19" toId="20">
</dataflow>
<dataflow id="115" from="shl_ln" to="or_ln726" fromId="17" toId="21">
</dataflow>
<dataflow id="117" from="StgValue_116" to="or_ln726" fromId="116" toId="21">
</dataflow>
<dataflow id="118" from="or_ln726" to="zext_ln726" fromId="21" toId="22">
</dataflow>
<dataflow id="119" from="this_5_13_reload_read" to="lshr_ln726" fromId="6" toId="23">
</dataflow>
<dataflow id="120" from="zext_ln726" to="lshr_ln726" fromId="22" toId="23">
</dataflow>
<dataflow id="121" from="lshr_ln726" to="trunc_ln727" fromId="23" toId="24">
</dataflow>
<dataflow id="123" from="StgValue_122" to="sub_ln727" fromId="122" toId="25">
</dataflow>
<dataflow id="124" from="trunc_ln727" to="sub_ln727" fromId="24" toId="25">
</dataflow>
<dataflow id="126" from="_ssdm_op_BitConcatenate.i8.i4.i4" to="shl_ln4" fromId="125" toId="26">
</dataflow>
<dataflow id="127" from="sub_ln727" to="shl_ln4" fromId="25" toId="26">
</dataflow>
<dataflow id="129" from="StgValue_128" to="shl_ln4" fromId="128" toId="26">
</dataflow>
<dataflow id="131" from="StgValue_130" to="sub_ln727_1" fromId="130" toId="27">
</dataflow>
<dataflow id="132" from="trunc_ln725_1" to="sub_ln727_1" fromId="20" toId="27">
</dataflow>
<dataflow id="133" from="shl_ln4" to="or_ln727" fromId="26" toId="28">
</dataflow>
<dataflow id="134" from="sub_ln727_1" to="or_ln727" fromId="27" toId="28">
</dataflow>
<dataflow id="135" from="ptr" to="ptr_load" fromId="46" toId="29">
</dataflow>
<dataflow id="136" from="ptr_load" to="zext_ln727" fromId="29" toId="30">
</dataflow>
<dataflow id="137" from="sk" to="sk_addr" fromId="45" toId="31">
</dataflow>
<dataflow id="139" from="StgValue_138" to="sk_addr" fromId="138" toId="31">
</dataflow>
<dataflow id="140" from="zext_ln727" to="sk_addr" fromId="30" toId="31">
</dataflow>
<dataflow id="141" from="or_ln727" to="store_ln727" fromId="28" toId="32">
</dataflow>
<dataflow id="142" from="sk_addr" to="store_ln727" fromId="31" toId="32">
</dataflow>
<dataflow id="143" from="ptr_load" to="add_ln728" fromId="29" toId="33">
</dataflow>
<dataflow id="144" from="StgValue_47" to="add_ln728" fromId="47" toId="33">
</dataflow>
<dataflow id="145" from="add_ln728" to="store_ln728" fromId="33" toId="34">
</dataflow>
<dataflow id="146" from="ptr" to="store_ln728" fromId="46" toId="34">
</dataflow>
<dataflow id="147" from="add_ln723" to="store_ln723" fromId="13" toId="35">
</dataflow>
<dataflow id="148" from="i" to="store_ln723" fromId="4" toId="35">
</dataflow>
<dataflow id="149" from="icmp_ln723" to="StgValue_2" fromId="11" toId="2">
</dataflow>
</dataflows>


</stg>
