# Welcome to Grelsec Design Technologies
# ![alt text align="right" width="100%"](https://github.com/grelsec-design/grelsec-design.github.io/blob/main/logo.jpg?raw=true)
## A leader in secure and reliable chip design tools.


## We provide service in the following domain:
1. [Physical Design -  Construction, Validation, Sign-off]()
    1. [Floorplanning/PDN Design]()
    2. Placement
    3. Routing
    4. CTS
2. [Technologies](#technologies)
3. [Installation](#installation)
4. [Collaboration](#collaboration)

## We provide service in the following domain:
### Physical Design -  Construction, Validation, Sign-off
###### Floorplanning/PDN Design
###### Placement
###### Routing
###### CTS

### Physical Design - Timing/Area/Power sign-off

### Physical Design - Security/Verification/Sign-off
###### Side-Channel Analysis - PSC, EMSC, OSC
###### Fault Injection - TFI, VFI, LFI, EMFI, Clock-glitch


### Physical Design - Reliability/Verification/sign-off
###### IR drop - interconnect
###### Electromigration - interconnect
###### ESD - Peripheral
###### NBTI/PBTI - device layer
###### HCI - device layer

## Physical Design - Manufacturability/Verification/Sign-off
###### DRC
###### ERC
###### LVS
###### Parasitic extraction
###### Antenna rule check








