Loading plugins phase: Elapsed time ==> 0s.305ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\almsk\Dropbox\P5 - B2-203\Projekt\PSoC\SampleOgMotor\Project_Done_V0.4DisCon\Project_Done_V0.4DisCon.cydsn\Project_Done_V0.4DisCon.cyprj -d CY8C5888LTI-LP097 -s C:\Users\almsk\Dropbox\P5 - B2-203\Projekt\PSoC\SampleOgMotor\Project_Done_V0.4DisCon\Project_Done_V0.4DisCon.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.725ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.105ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Project_Done_V0.4DisCon.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\almsk\Dropbox\P5 - B2-203\Projekt\PSoC\SampleOgMotor\Project_Done_V0.4DisCon\Project_Done_V0.4DisCon.cydsn\Project_Done_V0.4DisCon.cyprj -dcpsoc3 Project_Done_V0.4DisCon.v -verilog
======================================================================

======================================================================
Compiling:  Project_Done_V0.4DisCon.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\almsk\Dropbox\P5 - B2-203\Projekt\PSoC\SampleOgMotor\Project_Done_V0.4DisCon\Project_Done_V0.4DisCon.cydsn\Project_Done_V0.4DisCon.cyprj -dcpsoc3 Project_Done_V0.4DisCon.v -verilog
======================================================================

======================================================================
Compiling:  Project_Done_V0.4DisCon.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\almsk\Dropbox\P5 - B2-203\Projekt\PSoC\SampleOgMotor\Project_Done_V0.4DisCon\Project_Done_V0.4DisCon.cydsn\Project_Done_V0.4DisCon.cyprj -dcpsoc3 -verilog Project_Done_V0.4DisCon.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Mon Dec 16 10:45:07 2019


======================================================================
Compiling:  Project_Done_V0.4DisCon.v
Program  :   vpp
Options  :    -yv2 -q10 Project_Done_V0.4DisCon.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Mon Dec 16 10:45:07 2019

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Project_Done_V0.4DisCon.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Project_Done_V0.4DisCon.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\almsk\Dropbox\P5 - B2-203\Projekt\PSoC\SampleOgMotor\Project_Done_V0.4DisCon\Project_Done_V0.4DisCon.cydsn\Project_Done_V0.4DisCon.cyprj -dcpsoc3 -verilog Project_Done_V0.4DisCon.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Mon Dec 16 10:45:08 2019

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\almsk\Dropbox\P5 - B2-203\Projekt\PSoC\SampleOgMotor\Project_Done_V0.4DisCon\Project_Done_V0.4DisCon.cydsn\codegentemp\Project_Done_V0.4DisCon.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Users\almsk\Dropbox\P5 - B2-203\Projekt\PSoC\SampleOgMotor\Project_Done_V0.4DisCon\Project_Done_V0.4DisCon.cydsn\codegentemp\Project_Done_V0.4DisCon.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  Project_Done_V0.4DisCon.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\almsk\Dropbox\P5 - B2-203\Projekt\PSoC\SampleOgMotor\Project_Done_V0.4DisCon\Project_Done_V0.4DisCon.cydsn\Project_Done_V0.4DisCon.cyprj -dcpsoc3 -verilog Project_Done_V0.4DisCon.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Mon Dec 16 10:45:09 2019

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\almsk\Dropbox\P5 - B2-203\Projekt\PSoC\SampleOgMotor\Project_Done_V0.4DisCon\Project_Done_V0.4DisCon.cydsn\codegentemp\Project_Done_V0.4DisCon.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Users\almsk\Dropbox\P5 - B2-203\Projekt\PSoC\SampleOgMotor\Project_Done_V0.4DisCon\Project_Done_V0.4DisCon.cydsn\codegentemp\Project_Done_V0.4DisCon.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\ADC_SAR_2:Net_221\
	\ADC_SAR_2:Net_383\
	\UART_1:BUART:reset_sr\
	Net_219
	\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_214
	\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xeq\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xlt\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xlte\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xgt\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xgte\
	\UART_1:BUART:sRX:MODULE_5:lt\
	\UART_1:BUART:sRX:MODULE_5:eq\
	\UART_1:BUART:sRX:MODULE_5:gt\
	\UART_1:BUART:sRX:MODULE_5:gte\
	\UART_1:BUART:sRX:MODULE_5:lte\
	\ADC_SAR_1:Net_221\
	\ADC_SAR_1:Net_383\
	\PWM:PWMUDB:km_run\
	\PWM:PWMUDB:ctrl_cmpmode2_2\
	\PWM:PWMUDB:ctrl_cmpmode2_1\
	\PWM:PWMUDB:ctrl_cmpmode2_0\
	\PWM:PWMUDB:ctrl_cmpmode1_2\
	\PWM:PWMUDB:ctrl_cmpmode1_1\
	\PWM:PWMUDB:ctrl_cmpmode1_0\
	\PWM:PWMUDB:capt_rising\
	\PWM:PWMUDB:capt_falling\
	\PWM:PWMUDB:trig_rise\
	\PWM:PWMUDB:trig_fall\
	\PWM:PWMUDB:sc_kill\
	\PWM:PWMUDB:min_kill\
	\PWM:PWMUDB:km_tc\
	\PWM:PWMUDB:db_tc\
	\PWM:PWMUDB:dith_sel\
	\PWM:PWMUDB:compare2\
	\PWM:Net_101\
	Net_271
	Net_272
	\PWM:PWMUDB:MODULE_6:b_31\
	\PWM:PWMUDB:MODULE_6:b_30\
	\PWM:PWMUDB:MODULE_6:b_29\
	\PWM:PWMUDB:MODULE_6:b_28\
	\PWM:PWMUDB:MODULE_6:b_27\
	\PWM:PWMUDB:MODULE_6:b_26\
	\PWM:PWMUDB:MODULE_6:b_25\
	\PWM:PWMUDB:MODULE_6:b_24\
	\PWM:PWMUDB:MODULE_6:b_23\
	\PWM:PWMUDB:MODULE_6:b_22\
	\PWM:PWMUDB:MODULE_6:b_21\
	\PWM:PWMUDB:MODULE_6:b_20\
	\PWM:PWMUDB:MODULE_6:b_19\
	\PWM:PWMUDB:MODULE_6:b_18\
	\PWM:PWMUDB:MODULE_6:b_17\
	\PWM:PWMUDB:MODULE_6:b_16\
	\PWM:PWMUDB:MODULE_6:b_15\
	\PWM:PWMUDB:MODULE_6:b_14\
	\PWM:PWMUDB:MODULE_6:b_13\
	\PWM:PWMUDB:MODULE_6:b_12\
	\PWM:PWMUDB:MODULE_6:b_11\
	\PWM:PWMUDB:MODULE_6:b_10\
	\PWM:PWMUDB:MODULE_6:b_9\
	\PWM:PWMUDB:MODULE_6:b_8\
	\PWM:PWMUDB:MODULE_6:b_7\
	\PWM:PWMUDB:MODULE_6:b_6\
	\PWM:PWMUDB:MODULE_6:b_5\
	\PWM:PWMUDB:MODULE_6:b_4\
	\PWM:PWMUDB:MODULE_6:b_3\
	\PWM:PWMUDB:MODULE_6:b_2\
	\PWM:PWMUDB:MODULE_6:b_1\
	\PWM:PWMUDB:MODULE_6:b_0\
	\PWM:PWMUDB:MODULE_6:g2:a0:a_31\
	\PWM:PWMUDB:MODULE_6:g2:a0:a_30\
	\PWM:PWMUDB:MODULE_6:g2:a0:a_29\
	\PWM:PWMUDB:MODULE_6:g2:a0:a_28\
	\PWM:PWMUDB:MODULE_6:g2:a0:a_27\
	\PWM:PWMUDB:MODULE_6:g2:a0:a_26\
	\PWM:PWMUDB:MODULE_6:g2:a0:a_25\
	\PWM:PWMUDB:MODULE_6:g2:a0:a_24\
	\PWM:PWMUDB:MODULE_6:g2:a0:b_31\
	\PWM:PWMUDB:MODULE_6:g2:a0:b_30\
	\PWM:PWMUDB:MODULE_6:g2:a0:b_29\
	\PWM:PWMUDB:MODULE_6:g2:a0:b_28\
	\PWM:PWMUDB:MODULE_6:g2:a0:b_27\
	\PWM:PWMUDB:MODULE_6:g2:a0:b_26\
	\PWM:PWMUDB:MODULE_6:g2:a0:b_25\
	\PWM:PWMUDB:MODULE_6:g2:a0:b_24\
	\PWM:PWMUDB:MODULE_6:g2:a0:b_23\
	\PWM:PWMUDB:MODULE_6:g2:a0:b_22\
	\PWM:PWMUDB:MODULE_6:g2:a0:b_21\
	\PWM:PWMUDB:MODULE_6:g2:a0:b_20\
	\PWM:PWMUDB:MODULE_6:g2:a0:b_19\
	\PWM:PWMUDB:MODULE_6:g2:a0:b_18\
	\PWM:PWMUDB:MODULE_6:g2:a0:b_17\
	\PWM:PWMUDB:MODULE_6:g2:a0:b_16\
	\PWM:PWMUDB:MODULE_6:g2:a0:b_15\
	\PWM:PWMUDB:MODULE_6:g2:a0:b_14\
	\PWM:PWMUDB:MODULE_6:g2:a0:b_13\
	\PWM:PWMUDB:MODULE_6:g2:a0:b_12\
	\PWM:PWMUDB:MODULE_6:g2:a0:b_11\
	\PWM:PWMUDB:MODULE_6:g2:a0:b_10\
	\PWM:PWMUDB:MODULE_6:g2:a0:b_9\
	\PWM:PWMUDB:MODULE_6:g2:a0:b_8\
	\PWM:PWMUDB:MODULE_6:g2:a0:b_7\
	\PWM:PWMUDB:MODULE_6:g2:a0:b_6\
	\PWM:PWMUDB:MODULE_6:g2:a0:b_5\
	\PWM:PWMUDB:MODULE_6:g2:a0:b_4\
	\PWM:PWMUDB:MODULE_6:g2:a0:b_3\
	\PWM:PWMUDB:MODULE_6:g2:a0:b_2\
	\PWM:PWMUDB:MODULE_6:g2:a0:b_1\
	\PWM:PWMUDB:MODULE_6:g2:a0:b_0\
	\PWM:PWMUDB:MODULE_6:g2:a0:s_31\
	\PWM:PWMUDB:MODULE_6:g2:a0:s_30\
	\PWM:PWMUDB:MODULE_6:g2:a0:s_29\
	\PWM:PWMUDB:MODULE_6:g2:a0:s_28\
	\PWM:PWMUDB:MODULE_6:g2:a0:s_27\
	\PWM:PWMUDB:MODULE_6:g2:a0:s_26\
	\PWM:PWMUDB:MODULE_6:g2:a0:s_25\
	\PWM:PWMUDB:MODULE_6:g2:a0:s_24\
	\PWM:PWMUDB:MODULE_6:g2:a0:s_23\
	\PWM:PWMUDB:MODULE_6:g2:a0:s_22\
	\PWM:PWMUDB:MODULE_6:g2:a0:s_21\
	\PWM:PWMUDB:MODULE_6:g2:a0:s_20\
	\PWM:PWMUDB:MODULE_6:g2:a0:s_19\
	\PWM:PWMUDB:MODULE_6:g2:a0:s_18\
	\PWM:PWMUDB:MODULE_6:g2:a0:s_17\
	\PWM:PWMUDB:MODULE_6:g2:a0:s_16\
	\PWM:PWMUDB:MODULE_6:g2:a0:s_15\
	\PWM:PWMUDB:MODULE_6:g2:a0:s_14\
	\PWM:PWMUDB:MODULE_6:g2:a0:s_13\
	\PWM:PWMUDB:MODULE_6:g2:a0:s_12\
	\PWM:PWMUDB:MODULE_6:g2:a0:s_11\
	\PWM:PWMUDB:MODULE_6:g2:a0:s_10\
	\PWM:PWMUDB:MODULE_6:g2:a0:s_9\
	\PWM:PWMUDB:MODULE_6:g2:a0:s_8\
	\PWM:PWMUDB:MODULE_6:g2:a0:s_7\
	\PWM:PWMUDB:MODULE_6:g2:a0:s_6\
	\PWM:PWMUDB:MODULE_6:g2:a0:s_5\
	\PWM:PWMUDB:MODULE_6:g2:a0:s_4\
	\PWM:PWMUDB:MODULE_6:g2:a0:s_3\
	\PWM:PWMUDB:MODULE_6:g2:a0:s_2\
	\PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_273
	Net_270
	\PWM:Net_113\
	\PWM:Net_107\
	\PWM:Net_114\
	\PWM_step:PWMUDB:km_run\
	\PWM_step:PWMUDB:ctrl_cmpmode2_2\
	\PWM_step:PWMUDB:ctrl_cmpmode2_1\
	\PWM_step:PWMUDB:ctrl_cmpmode2_0\
	\PWM_step:PWMUDB:ctrl_cmpmode1_2\
	\PWM_step:PWMUDB:ctrl_cmpmode1_1\
	\PWM_step:PWMUDB:ctrl_cmpmode1_0\
	\PWM_step:PWMUDB:capt_rising\
	\PWM_step:PWMUDB:capt_falling\
	\PWM_step:PWMUDB:trig_rise\
	\PWM_step:PWMUDB:trig_fall\
	\PWM_step:PWMUDB:sc_kill\
	\PWM_step:PWMUDB:min_kill\
	\PWM_step:PWMUDB:km_tc\
	\PWM_step:PWMUDB:db_tc\
	\PWM_step:PWMUDB:dith_sel\
	\PWM_step:PWMUDB:compare2\
	\PWM_step:Net_101\
	Net_328
	Net_329
	\PWM_step:PWMUDB:MODULE_7:b_31\
	\PWM_step:PWMUDB:MODULE_7:b_30\
	\PWM_step:PWMUDB:MODULE_7:b_29\
	\PWM_step:PWMUDB:MODULE_7:b_28\
	\PWM_step:PWMUDB:MODULE_7:b_27\
	\PWM_step:PWMUDB:MODULE_7:b_26\
	\PWM_step:PWMUDB:MODULE_7:b_25\
	\PWM_step:PWMUDB:MODULE_7:b_24\
	\PWM_step:PWMUDB:MODULE_7:b_23\
	\PWM_step:PWMUDB:MODULE_7:b_22\
	\PWM_step:PWMUDB:MODULE_7:b_21\
	\PWM_step:PWMUDB:MODULE_7:b_20\
	\PWM_step:PWMUDB:MODULE_7:b_19\
	\PWM_step:PWMUDB:MODULE_7:b_18\
	\PWM_step:PWMUDB:MODULE_7:b_17\
	\PWM_step:PWMUDB:MODULE_7:b_16\
	\PWM_step:PWMUDB:MODULE_7:b_15\
	\PWM_step:PWMUDB:MODULE_7:b_14\
	\PWM_step:PWMUDB:MODULE_7:b_13\
	\PWM_step:PWMUDB:MODULE_7:b_12\
	\PWM_step:PWMUDB:MODULE_7:b_11\
	\PWM_step:PWMUDB:MODULE_7:b_10\
	\PWM_step:PWMUDB:MODULE_7:b_9\
	\PWM_step:PWMUDB:MODULE_7:b_8\
	\PWM_step:PWMUDB:MODULE_7:b_7\
	\PWM_step:PWMUDB:MODULE_7:b_6\
	\PWM_step:PWMUDB:MODULE_7:b_5\
	\PWM_step:PWMUDB:MODULE_7:b_4\
	\PWM_step:PWMUDB:MODULE_7:b_3\
	\PWM_step:PWMUDB:MODULE_7:b_2\
	\PWM_step:PWMUDB:MODULE_7:b_1\
	\PWM_step:PWMUDB:MODULE_7:b_0\
	\PWM_step:PWMUDB:MODULE_7:g2:a0:a_31\
	\PWM_step:PWMUDB:MODULE_7:g2:a0:a_30\
	\PWM_step:PWMUDB:MODULE_7:g2:a0:a_29\
	\PWM_step:PWMUDB:MODULE_7:g2:a0:a_28\
	\PWM_step:PWMUDB:MODULE_7:g2:a0:a_27\
	\PWM_step:PWMUDB:MODULE_7:g2:a0:a_26\
	\PWM_step:PWMUDB:MODULE_7:g2:a0:a_25\
	\PWM_step:PWMUDB:MODULE_7:g2:a0:a_24\
	\PWM_step:PWMUDB:MODULE_7:g2:a0:b_31\
	\PWM_step:PWMUDB:MODULE_7:g2:a0:b_30\
	\PWM_step:PWMUDB:MODULE_7:g2:a0:b_29\
	\PWM_step:PWMUDB:MODULE_7:g2:a0:b_28\
	\PWM_step:PWMUDB:MODULE_7:g2:a0:b_27\
	\PWM_step:PWMUDB:MODULE_7:g2:a0:b_26\
	\PWM_step:PWMUDB:MODULE_7:g2:a0:b_25\
	\PWM_step:PWMUDB:MODULE_7:g2:a0:b_24\
	\PWM_step:PWMUDB:MODULE_7:g2:a0:b_23\
	\PWM_step:PWMUDB:MODULE_7:g2:a0:b_22\
	\PWM_step:PWMUDB:MODULE_7:g2:a0:b_21\
	\PWM_step:PWMUDB:MODULE_7:g2:a0:b_20\
	\PWM_step:PWMUDB:MODULE_7:g2:a0:b_19\
	\PWM_step:PWMUDB:MODULE_7:g2:a0:b_18\
	\PWM_step:PWMUDB:MODULE_7:g2:a0:b_17\
	\PWM_step:PWMUDB:MODULE_7:g2:a0:b_16\
	\PWM_step:PWMUDB:MODULE_7:g2:a0:b_15\
	\PWM_step:PWMUDB:MODULE_7:g2:a0:b_14\
	\PWM_step:PWMUDB:MODULE_7:g2:a0:b_13\
	\PWM_step:PWMUDB:MODULE_7:g2:a0:b_12\
	\PWM_step:PWMUDB:MODULE_7:g2:a0:b_11\
	\PWM_step:PWMUDB:MODULE_7:g2:a0:b_10\
	\PWM_step:PWMUDB:MODULE_7:g2:a0:b_9\
	\PWM_step:PWMUDB:MODULE_7:g2:a0:b_8\
	\PWM_step:PWMUDB:MODULE_7:g2:a0:b_7\
	\PWM_step:PWMUDB:MODULE_7:g2:a0:b_6\
	\PWM_step:PWMUDB:MODULE_7:g2:a0:b_5\
	\PWM_step:PWMUDB:MODULE_7:g2:a0:b_4\
	\PWM_step:PWMUDB:MODULE_7:g2:a0:b_3\
	\PWM_step:PWMUDB:MODULE_7:g2:a0:b_2\
	\PWM_step:PWMUDB:MODULE_7:g2:a0:b_1\
	\PWM_step:PWMUDB:MODULE_7:g2:a0:b_0\
	\PWM_step:PWMUDB:MODULE_7:g2:a0:s_31\
	\PWM_step:PWMUDB:MODULE_7:g2:a0:s_30\
	\PWM_step:PWMUDB:MODULE_7:g2:a0:s_29\
	\PWM_step:PWMUDB:MODULE_7:g2:a0:s_28\
	\PWM_step:PWMUDB:MODULE_7:g2:a0:s_27\
	\PWM_step:PWMUDB:MODULE_7:g2:a0:s_26\
	\PWM_step:PWMUDB:MODULE_7:g2:a0:s_25\
	\PWM_step:PWMUDB:MODULE_7:g2:a0:s_24\
	\PWM_step:PWMUDB:MODULE_7:g2:a0:s_23\
	\PWM_step:PWMUDB:MODULE_7:g2:a0:s_22\
	\PWM_step:PWMUDB:MODULE_7:g2:a0:s_21\
	\PWM_step:PWMUDB:MODULE_7:g2:a0:s_20\
	\PWM_step:PWMUDB:MODULE_7:g2:a0:s_19\
	\PWM_step:PWMUDB:MODULE_7:g2:a0:s_18\
	\PWM_step:PWMUDB:MODULE_7:g2:a0:s_17\
	\PWM_step:PWMUDB:MODULE_7:g2:a0:s_16\
	\PWM_step:PWMUDB:MODULE_7:g2:a0:s_15\
	\PWM_step:PWMUDB:MODULE_7:g2:a0:s_14\
	\PWM_step:PWMUDB:MODULE_7:g2:a0:s_13\
	\PWM_step:PWMUDB:MODULE_7:g2:a0:s_12\
	\PWM_step:PWMUDB:MODULE_7:g2:a0:s_11\
	\PWM_step:PWMUDB:MODULE_7:g2:a0:s_10\
	\PWM_step:PWMUDB:MODULE_7:g2:a0:s_9\
	\PWM_step:PWMUDB:MODULE_7:g2:a0:s_8\
	\PWM_step:PWMUDB:MODULE_7:g2:a0:s_7\
	\PWM_step:PWMUDB:MODULE_7:g2:a0:s_6\
	\PWM_step:PWMUDB:MODULE_7:g2:a0:s_5\
	\PWM_step:PWMUDB:MODULE_7:g2:a0:s_4\
	\PWM_step:PWMUDB:MODULE_7:g2:a0:s_3\
	\PWM_step:PWMUDB:MODULE_7:g2:a0:s_2\
	\PWM_step:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_step:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_step:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_step:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_step:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_step:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_step:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_330
	Net_327
	\PWM_step:Net_113\
	\PWM_step:Net_107\
	\PWM_step:Net_114\

    Synthesized names
	\PWM:PWMUDB:add_vi_vv_MODGEN_6_31\
	\PWM:PWMUDB:add_vi_vv_MODGEN_6_30\
	\PWM:PWMUDB:add_vi_vv_MODGEN_6_29\
	\PWM:PWMUDB:add_vi_vv_MODGEN_6_28\
	\PWM:PWMUDB:add_vi_vv_MODGEN_6_27\
	\PWM:PWMUDB:add_vi_vv_MODGEN_6_26\
	\PWM:PWMUDB:add_vi_vv_MODGEN_6_25\
	\PWM:PWMUDB:add_vi_vv_MODGEN_6_24\
	\PWM:PWMUDB:add_vi_vv_MODGEN_6_23\
	\PWM:PWMUDB:add_vi_vv_MODGEN_6_22\
	\PWM:PWMUDB:add_vi_vv_MODGEN_6_21\
	\PWM:PWMUDB:add_vi_vv_MODGEN_6_20\
	\PWM:PWMUDB:add_vi_vv_MODGEN_6_19\
	\PWM:PWMUDB:add_vi_vv_MODGEN_6_18\
	\PWM:PWMUDB:add_vi_vv_MODGEN_6_17\
	\PWM:PWMUDB:add_vi_vv_MODGEN_6_16\
	\PWM:PWMUDB:add_vi_vv_MODGEN_6_15\
	\PWM:PWMUDB:add_vi_vv_MODGEN_6_14\
	\PWM:PWMUDB:add_vi_vv_MODGEN_6_13\
	\PWM:PWMUDB:add_vi_vv_MODGEN_6_12\
	\PWM:PWMUDB:add_vi_vv_MODGEN_6_11\
	\PWM:PWMUDB:add_vi_vv_MODGEN_6_10\
	\PWM:PWMUDB:add_vi_vv_MODGEN_6_9\
	\PWM:PWMUDB:add_vi_vv_MODGEN_6_8\
	\PWM:PWMUDB:add_vi_vv_MODGEN_6_7\
	\PWM:PWMUDB:add_vi_vv_MODGEN_6_6\
	\PWM:PWMUDB:add_vi_vv_MODGEN_6_5\
	\PWM:PWMUDB:add_vi_vv_MODGEN_6_4\
	\PWM:PWMUDB:add_vi_vv_MODGEN_6_3\
	\PWM:PWMUDB:add_vi_vv_MODGEN_6_2\
	\PWM_step:PWMUDB:add_vi_vv_MODGEN_7_31\
	\PWM_step:PWMUDB:add_vi_vv_MODGEN_7_30\
	\PWM_step:PWMUDB:add_vi_vv_MODGEN_7_29\
	\PWM_step:PWMUDB:add_vi_vv_MODGEN_7_28\
	\PWM_step:PWMUDB:add_vi_vv_MODGEN_7_27\
	\PWM_step:PWMUDB:add_vi_vv_MODGEN_7_26\
	\PWM_step:PWMUDB:add_vi_vv_MODGEN_7_25\
	\PWM_step:PWMUDB:add_vi_vv_MODGEN_7_24\
	\PWM_step:PWMUDB:add_vi_vv_MODGEN_7_23\
	\PWM_step:PWMUDB:add_vi_vv_MODGEN_7_22\
	\PWM_step:PWMUDB:add_vi_vv_MODGEN_7_21\
	\PWM_step:PWMUDB:add_vi_vv_MODGEN_7_20\
	\PWM_step:PWMUDB:add_vi_vv_MODGEN_7_19\
	\PWM_step:PWMUDB:add_vi_vv_MODGEN_7_18\
	\PWM_step:PWMUDB:add_vi_vv_MODGEN_7_17\
	\PWM_step:PWMUDB:add_vi_vv_MODGEN_7_16\
	\PWM_step:PWMUDB:add_vi_vv_MODGEN_7_15\
	\PWM_step:PWMUDB:add_vi_vv_MODGEN_7_14\
	\PWM_step:PWMUDB:add_vi_vv_MODGEN_7_13\
	\PWM_step:PWMUDB:add_vi_vv_MODGEN_7_12\
	\PWM_step:PWMUDB:add_vi_vv_MODGEN_7_11\
	\PWM_step:PWMUDB:add_vi_vv_MODGEN_7_10\
	\PWM_step:PWMUDB:add_vi_vv_MODGEN_7_9\
	\PWM_step:PWMUDB:add_vi_vv_MODGEN_7_8\
	\PWM_step:PWMUDB:add_vi_vv_MODGEN_7_7\
	\PWM_step:PWMUDB:add_vi_vv_MODGEN_7_6\
	\PWM_step:PWMUDB:add_vi_vv_MODGEN_7_5\
	\PWM_step:PWMUDB:add_vi_vv_MODGEN_7_4\
	\PWM_step:PWMUDB:add_vi_vv_MODGEN_7_3\
	\PWM_step:PWMUDB:add_vi_vv_MODGEN_7_2\

Deleted 298 User equations/components.
Deleted 60 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__PIN_ADC_IN_1_net_0
Aliasing tmpOE__PIN_SWITCH_net_0 to tmpOE__PIN_ADC_IN_1_net_0
Aliasing tmpOE__PIN_ADC_IN_AZ_net_0 to tmpOE__PIN_ADC_IN_1_net_0
Aliasing \ADC_SAR_2:vp_ctl_0\ to zero
Aliasing \ADC_SAR_2:vp_ctl_2\ to zero
Aliasing \ADC_SAR_2:vn_ctl_1\ to zero
Aliasing \ADC_SAR_2:vn_ctl_3\ to zero
Aliasing \ADC_SAR_2:vp_ctl_1\ to zero
Aliasing \ADC_SAR_2:vp_ctl_3\ to zero
Aliasing \ADC_SAR_2:vn_ctl_0\ to zero
Aliasing \ADC_SAR_2:vn_ctl_2\ to zero
Aliasing \ADC_SAR_2:tmpOE__Bypass_net_0\ to tmpOE__PIN_ADC_IN_1_net_0
Aliasing \UART_1:BUART:tx_hd_send_break\ to zero
Aliasing \UART_1:BUART:HalfDuplexSend\ to zero
Aliasing \UART_1:BUART:FinalParityType_1\ to zero
Aliasing \UART_1:BUART:FinalParityType_0\ to zero
Aliasing \UART_1:BUART:FinalAddrMode_2\ to zero
Aliasing \UART_1:BUART:FinalAddrMode_1\ to zero
Aliasing \UART_1:BUART:FinalAddrMode_0\ to zero
Aliasing \UART_1:BUART:tx_ctrl_mark\ to zero
Aliasing \UART_1:BUART:tx_status_6\ to zero
Aliasing \UART_1:BUART:tx_status_5\ to zero
Aliasing \UART_1:BUART:tx_status_4\ to zero
Aliasing \UART_1:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__PIN_ADC_IN_1_net_0
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN2_1\ to \UART_1:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN2_0\ to \UART_1:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to zero
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to tmpOE__PIN_ADC_IN_1_net_0
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN3_1\ to \UART_1:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN3_0\ to \UART_1:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to tmpOE__PIN_ADC_IN_1_net_0
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to zero
Aliasing \UART_1:BUART:rx_status_1\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_6\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_5\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_4\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_6\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_5\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_4\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_3\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_2\ to tmpOE__PIN_ADC_IN_1_net_0
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_1\ to tmpOE__PIN_ADC_IN_1_net_0
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_0\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to tmpOE__PIN_ADC_IN_1_net_0
Aliasing tmpOE__Rx_1_net_0 to tmpOE__PIN_ADC_IN_1_net_0
Aliasing tmpOE__Tx_1_net_0 to tmpOE__PIN_ADC_IN_1_net_0
Aliasing \ADC_SAR_1:vp_ctl_0\ to zero
Aliasing \ADC_SAR_1:vp_ctl_2\ to zero
Aliasing \ADC_SAR_1:vn_ctl_1\ to zero
Aliasing \ADC_SAR_1:vn_ctl_3\ to zero
Aliasing \ADC_SAR_1:vp_ctl_1\ to zero
Aliasing \ADC_SAR_1:vp_ctl_3\ to zero
Aliasing \ADC_SAR_1:vn_ctl_0\ to zero
Aliasing \ADC_SAR_1:vn_ctl_2\ to zero
Aliasing \ADC_SAR_1:Net_188\ to \ADC_SAR_2:Net_188\
Aliasing \ADC_SAR_1:tmpOE__Bypass_net_0\ to tmpOE__PIN_ADC_IN_1_net_0
Aliasing \PWM:PWMUDB:hwCapture\ to zero
Aliasing \PWM:PWMUDB:trig_out\ to tmpOE__PIN_ADC_IN_1_net_0
Aliasing \PWM:PWMUDB:runmode_enable\\R\ to zero
Aliasing \PWM:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \PWM:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \PWM:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM:PWMUDB:final_kill\ to tmpOE__PIN_ADC_IN_1_net_0
Aliasing \PWM:PWMUDB:dith_count_1\\R\ to zero
Aliasing \PWM:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM:PWMUDB:dith_count_0\\R\ to zero
Aliasing \PWM:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM:PWMUDB:reset\ to zero
Aliasing \PWM:PWMUDB:status_6\ to zero
Aliasing \PWM:PWMUDB:status_4\ to zero
Aliasing \PWM:PWMUDB:cmp2\ to zero
Aliasing \PWM:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \PWM:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \PWM:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \PWM:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM:PWMUDB:cs_addr_0\ to zero
Aliasing \PWM:PWMUDB:pwm1_i\ to zero
Aliasing \PWM:PWMUDB:pwm2_i\ to zero
Aliasing \PWM:PWMUDB:MODULE_6:g2:a0:a_23\ to zero
Aliasing \PWM:PWMUDB:MODULE_6:g2:a0:a_22\ to zero
Aliasing \PWM:PWMUDB:MODULE_6:g2:a0:a_21\ to zero
Aliasing \PWM:PWMUDB:MODULE_6:g2:a0:a_20\ to zero
Aliasing \PWM:PWMUDB:MODULE_6:g2:a0:a_19\ to zero
Aliasing \PWM:PWMUDB:MODULE_6:g2:a0:a_18\ to zero
Aliasing \PWM:PWMUDB:MODULE_6:g2:a0:a_17\ to zero
Aliasing \PWM:PWMUDB:MODULE_6:g2:a0:a_16\ to zero
Aliasing \PWM:PWMUDB:MODULE_6:g2:a0:a_15\ to zero
Aliasing \PWM:PWMUDB:MODULE_6:g2:a0:a_14\ to zero
Aliasing \PWM:PWMUDB:MODULE_6:g2:a0:a_13\ to zero
Aliasing \PWM:PWMUDB:MODULE_6:g2:a0:a_12\ to zero
Aliasing \PWM:PWMUDB:MODULE_6:g2:a0:a_11\ to zero
Aliasing \PWM:PWMUDB:MODULE_6:g2:a0:a_10\ to zero
Aliasing \PWM:PWMUDB:MODULE_6:g2:a0:a_9\ to zero
Aliasing \PWM:PWMUDB:MODULE_6:g2:a0:a_8\ to zero
Aliasing \PWM:PWMUDB:MODULE_6:g2:a0:a_7\ to zero
Aliasing \PWM:PWMUDB:MODULE_6:g2:a0:a_6\ to zero
Aliasing \PWM:PWMUDB:MODULE_6:g2:a0:a_5\ to zero
Aliasing \PWM:PWMUDB:MODULE_6:g2:a0:a_4\ to zero
Aliasing \PWM:PWMUDB:MODULE_6:g2:a0:a_3\ to zero
Aliasing \PWM:PWMUDB:MODULE_6:g2:a0:a_2\ to zero
Aliasing \PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__PIN_ADC_IN_1_net_0
Aliasing tmpOE__H_ENA_net_0 to tmpOE__PIN_ADC_IN_1_net_0
Aliasing tmpOE__H_ENB_net_0 to tmpOE__PIN_ADC_IN_1_net_0
Aliasing tmpOE__H_INA_net_0 to tmpOE__PIN_ADC_IN_1_net_0
Aliasing tmpOE__H_INB_net_0 to tmpOE__PIN_ADC_IN_1_net_0
Aliasing tmpOE__PWMout_net_0 to tmpOE__PIN_ADC_IN_1_net_0
Aliasing tmpOE__S_EN_net_0 to tmpOE__PIN_ADC_IN_1_net_0
Aliasing tmpOE__S_STEP_net_0 to tmpOE__PIN_ADC_IN_1_net_0
Aliasing tmpOE__S_DIR_net_0 to tmpOE__PIN_ADC_IN_1_net_0
Aliasing \PWM_step:PWMUDB:hwCapture\ to zero
Aliasing \PWM_step:PWMUDB:trig_out\ to tmpOE__PIN_ADC_IN_1_net_0
Aliasing \PWM_step:PWMUDB:runmode_enable\\R\ to zero
Aliasing \PWM_step:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_step:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \PWM_step:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_step:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \PWM_step:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_step:PWMUDB:final_kill\ to tmpOE__PIN_ADC_IN_1_net_0
Aliasing \PWM_step:PWMUDB:dith_count_1\\R\ to zero
Aliasing \PWM_step:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_step:PWMUDB:dith_count_0\\R\ to zero
Aliasing \PWM_step:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_step:PWMUDB:reset\ to zero
Aliasing \PWM_step:PWMUDB:status_6\ to zero
Aliasing \PWM_step:PWMUDB:status_4\ to zero
Aliasing \PWM_step:PWMUDB:cmp2\ to zero
Aliasing \PWM_step:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \PWM_step:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_step:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \PWM_step:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_step:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \PWM_step:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_step:PWMUDB:cs_addr_0\ to zero
Aliasing \PWM_step:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_step:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_step:PWMUDB:MODULE_7:g2:a0:a_23\ to zero
Aliasing \PWM_step:PWMUDB:MODULE_7:g2:a0:a_22\ to zero
Aliasing \PWM_step:PWMUDB:MODULE_7:g2:a0:a_21\ to zero
Aliasing \PWM_step:PWMUDB:MODULE_7:g2:a0:a_20\ to zero
Aliasing \PWM_step:PWMUDB:MODULE_7:g2:a0:a_19\ to zero
Aliasing \PWM_step:PWMUDB:MODULE_7:g2:a0:a_18\ to zero
Aliasing \PWM_step:PWMUDB:MODULE_7:g2:a0:a_17\ to zero
Aliasing \PWM_step:PWMUDB:MODULE_7:g2:a0:a_16\ to zero
Aliasing \PWM_step:PWMUDB:MODULE_7:g2:a0:a_15\ to zero
Aliasing \PWM_step:PWMUDB:MODULE_7:g2:a0:a_14\ to zero
Aliasing \PWM_step:PWMUDB:MODULE_7:g2:a0:a_13\ to zero
Aliasing \PWM_step:PWMUDB:MODULE_7:g2:a0:a_12\ to zero
Aliasing \PWM_step:PWMUDB:MODULE_7:g2:a0:a_11\ to zero
Aliasing \PWM_step:PWMUDB:MODULE_7:g2:a0:a_10\ to zero
Aliasing \PWM_step:PWMUDB:MODULE_7:g2:a0:a_9\ to zero
Aliasing \PWM_step:PWMUDB:MODULE_7:g2:a0:a_8\ to zero
Aliasing \PWM_step:PWMUDB:MODULE_7:g2:a0:a_7\ to zero
Aliasing \PWM_step:PWMUDB:MODULE_7:g2:a0:a_6\ to zero
Aliasing \PWM_step:PWMUDB:MODULE_7:g2:a0:a_5\ to zero
Aliasing \PWM_step:PWMUDB:MODULE_7:g2:a0:a_4\ to zero
Aliasing \PWM_step:PWMUDB:MODULE_7:g2:a0:a_3\ to zero
Aliasing \PWM_step:PWMUDB:MODULE_7:g2:a0:a_2\ to zero
Aliasing \PWM_step:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__PIN_ADC_IN_1_net_0
Aliasing tmpOE__PIN_ADC_IN_EL_net_0 to tmpOE__PIN_ADC_IN_1_net_0
Aliasing \UART_1:BUART:reset_reg\\D\ to zero
Aliasing \UART_1:BUART:rx_break_status\\D\ to zero
Aliasing \PWM:PWMUDB:min_kill_reg\\D\ to tmpOE__PIN_ADC_IN_1_net_0
Aliasing \PWM:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM:PWMUDB:ltch_kill_reg\\D\ to tmpOE__PIN_ADC_IN_1_net_0
Aliasing \PWM:PWMUDB:prevCompare1\\D\ to \PWM:PWMUDB:pwm_temp\
Aliasing \PWM:PWMUDB:tc_i_reg\\D\ to \PWM:PWMUDB:status_2\
Aliasing \PWM_step:PWMUDB:min_kill_reg\\D\ to tmpOE__PIN_ADC_IN_1_net_0
Aliasing \PWM_step:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_step:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_step:PWMUDB:ltch_kill_reg\\D\ to tmpOE__PIN_ADC_IN_1_net_0
Aliasing \PWM_step:PWMUDB:prevCompare1\\D\ to \PWM_step:PWMUDB:pwm_temp\
Aliasing \PWM_step:PWMUDB:tc_i_reg\\D\ to \PWM_step:PWMUDB:status_2\
Removing Lhs of wire one[12] = tmpOE__PIN_ADC_IN_1_net_0[7]
Removing Lhs of wire tmpOE__PIN_SWITCH_net_0[16] = tmpOE__PIN_ADC_IN_1_net_0[7]
Removing Lhs of wire tmpOE__PIN_ADC_IN_AZ_net_0[23] = tmpOE__PIN_ADC_IN_1_net_0[7]
Removing Lhs of wire \ADC_SAR_2:vp_ctl_0\[35] = zero[2]
Removing Lhs of wire \ADC_SAR_2:vp_ctl_2\[36] = zero[2]
Removing Lhs of wire \ADC_SAR_2:vn_ctl_1\[37] = zero[2]
Removing Lhs of wire \ADC_SAR_2:vn_ctl_3\[38] = zero[2]
Removing Lhs of wire \ADC_SAR_2:vp_ctl_1\[39] = zero[2]
Removing Lhs of wire \ADC_SAR_2:vp_ctl_3\[40] = zero[2]
Removing Lhs of wire \ADC_SAR_2:vn_ctl_0\[41] = zero[2]
Removing Lhs of wire \ADC_SAR_2:vn_ctl_2\[42] = zero[2]
Removing Lhs of wire \ADC_SAR_2:Net_188\[43] = Net_168[44]
Removing Lhs of wire \ADC_SAR_2:tmpOE__Bypass_net_0\[68] = tmpOE__PIN_ADC_IN_1_net_0[7]
Removing Rhs of wire Net_218[89] = \UART_1:BUART:tx_interrupt_out\[108]
Removing Lhs of wire \UART_1:Net_61\[92] = \UART_1:Net_9\[91]
Removing Lhs of wire \UART_1:BUART:tx_hd_send_break\[96] = zero[2]
Removing Lhs of wire \UART_1:BUART:HalfDuplexSend\[97] = zero[2]
Removing Lhs of wire \UART_1:BUART:FinalParityType_1\[98] = zero[2]
Removing Lhs of wire \UART_1:BUART:FinalParityType_0\[99] = zero[2]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_2\[100] = zero[2]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_1\[101] = zero[2]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_0\[102] = zero[2]
Removing Lhs of wire \UART_1:BUART:tx_ctrl_mark\[103] = zero[2]
Removing Rhs of wire \UART_1:BUART:tx_bitclk_enable_pre\[114] = \UART_1:BUART:tx_bitclk_dp\[150]
Removing Lhs of wire \UART_1:BUART:tx_counter_tc\[160] = \UART_1:BUART:tx_counter_dp\[151]
Removing Lhs of wire \UART_1:BUART:tx_status_6\[161] = zero[2]
Removing Lhs of wire \UART_1:BUART:tx_status_5\[162] = zero[2]
Removing Lhs of wire \UART_1:BUART:tx_status_4\[163] = zero[2]
Removing Lhs of wire \UART_1:BUART:tx_status_1\[165] = \UART_1:BUART:tx_fifo_empty\[128]
Removing Lhs of wire \UART_1:BUART:tx_status_3\[167] = \UART_1:BUART:tx_fifo_notfull\[127]
Removing Lhs of wire \UART_1:BUART:rx_count7_bit8_wire\[227] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_1\[235] = \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[246]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_0\[237] = \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[247]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_2\[238] = \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[263]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\[239] = \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[277]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[240] = \UART_1:BUART:sRX:s23Poll:MODIN1_1\[241]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN1_1\[241] = \UART_1:BUART:pollcount_1\[233]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[242] = \UART_1:BUART:sRX:s23Poll:MODIN1_0\[243]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN1_0\[243] = \UART_1:BUART:pollcount_0\[236]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[249] = tmpOE__PIN_ADC_IN_1_net_0[7]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[250] = tmpOE__PIN_ADC_IN_1_net_0[7]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[251] = \UART_1:BUART:pollcount_1\[233]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN2_1\[252] = \UART_1:BUART:pollcount_1\[233]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[253] = \UART_1:BUART:pollcount_0\[236]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN2_0\[254] = \UART_1:BUART:pollcount_0\[236]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[255] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[256] = tmpOE__PIN_ADC_IN_1_net_0[7]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[257] = \UART_1:BUART:pollcount_1\[233]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[258] = \UART_1:BUART:pollcount_0\[236]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[259] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[260] = tmpOE__PIN_ADC_IN_1_net_0[7]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[265] = \UART_1:BUART:pollcount_1\[233]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN3_1\[266] = \UART_1:BUART:pollcount_1\[233]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[267] = \UART_1:BUART:pollcount_0\[236]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN3_0\[268] = \UART_1:BUART:pollcount_0\[236]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[269] = tmpOE__PIN_ADC_IN_1_net_0[7]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[270] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[271] = \UART_1:BUART:pollcount_1\[233]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[272] = \UART_1:BUART:pollcount_0\[236]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[273] = tmpOE__PIN_ADC_IN_1_net_0[7]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[274] = zero[2]
Removing Lhs of wire \UART_1:BUART:rx_status_1\[281] = zero[2]
Removing Rhs of wire \UART_1:BUART:rx_status_2\[282] = \UART_1:BUART:rx_parity_error_status\[283]
Removing Rhs of wire \UART_1:BUART:rx_status_3\[284] = \UART_1:BUART:rx_stop_bit_error\[285]
Removing Lhs of wire \UART_1:BUART:sRX:cmp_vv_vv_MODGEN_4\[295] = \UART_1:BUART:sRX:MODULE_4:g2:a0:lta_0\[344]
Removing Lhs of wire \UART_1:BUART:sRX:cmp_vv_vv_MODGEN_5\[299] = \UART_1:BUART:sRX:MODULE_5:g1:a0:xneq\[366]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_6\[300] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_5\[301] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_4\[302] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_3\[303] = \UART_1:BUART:sRX:MODIN4_6\[304]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN4_6\[304] = \UART_1:BUART:rx_count_6\[222]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_2\[305] = \UART_1:BUART:sRX:MODIN4_5\[306]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN4_5\[306] = \UART_1:BUART:rx_count_5\[223]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_1\[307] = \UART_1:BUART:sRX:MODIN4_4\[308]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN4_4\[308] = \UART_1:BUART:rx_count_4\[224]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_0\[309] = \UART_1:BUART:sRX:MODIN4_3\[310]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN4_3\[310] = \UART_1:BUART:rx_count_3\[225]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_6\[311] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_5\[312] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_4\[313] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_3\[314] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_2\[315] = tmpOE__PIN_ADC_IN_1_net_0[7]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_1\[316] = tmpOE__PIN_ADC_IN_1_net_0[7]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_0\[317] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_6\[318] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_5\[319] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_4\[320] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_3\[321] = \UART_1:BUART:rx_count_6\[222]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_2\[322] = \UART_1:BUART:rx_count_5\[223]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_1\[323] = \UART_1:BUART:rx_count_4\[224]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_0\[324] = \UART_1:BUART:rx_count_3\[225]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_6\[325] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_5\[326] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_4\[327] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_3\[328] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_2\[329] = tmpOE__PIN_ADC_IN_1_net_0[7]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_1\[330] = tmpOE__PIN_ADC_IN_1_net_0[7]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_0\[331] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:newa_0\[346] = \UART_1:BUART:rx_postpoll\[181]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:newb_0\[347] = \UART_1:BUART:rx_parity_bit\[298]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:dataa_0\[348] = \UART_1:BUART:rx_postpoll\[181]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:datab_0\[349] = \UART_1:BUART:rx_parity_bit\[298]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[350] = \UART_1:BUART:rx_postpoll\[181]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[351] = \UART_1:BUART:rx_parity_bit\[298]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[353] = tmpOE__PIN_ADC_IN_1_net_0[7]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[354] = \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[352]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[355] = \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[352]
Removing Lhs of wire tmpOE__Rx_1_net_0[377] = tmpOE__PIN_ADC_IN_1_net_0[7]
Removing Lhs of wire tmpOE__Tx_1_net_0[382] = tmpOE__PIN_ADC_IN_1_net_0[7]
Removing Lhs of wire \ADC_SAR_1:vp_ctl_0\[391] = zero[2]
Removing Lhs of wire \ADC_SAR_1:vp_ctl_2\[392] = zero[2]
Removing Lhs of wire \ADC_SAR_1:vn_ctl_1\[393] = zero[2]
Removing Lhs of wire \ADC_SAR_1:vn_ctl_3\[394] = zero[2]
Removing Lhs of wire \ADC_SAR_1:vp_ctl_1\[395] = zero[2]
Removing Lhs of wire \ADC_SAR_1:vp_ctl_3\[396] = zero[2]
Removing Lhs of wire \ADC_SAR_1:vn_ctl_0\[397] = zero[2]
Removing Lhs of wire \ADC_SAR_1:vn_ctl_2\[398] = zero[2]
Removing Lhs of wire \ADC_SAR_1:Net_188\[399] = Net_168[44]
Removing Lhs of wire \ADC_SAR_1:tmpOE__Bypass_net_0\[421] = tmpOE__PIN_ADC_IN_1_net_0[7]
Removing Lhs of wire \PWM:PWMUDB:ctrl_enable\[453] = \PWM:PWMUDB:control_7\[445]
Removing Lhs of wire \PWM:PWMUDB:hwCapture\[463] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:hwEnable\[464] = \PWM:PWMUDB:control_7\[445]
Removing Lhs of wire \PWM:PWMUDB:trig_out\[468] = tmpOE__PIN_ADC_IN_1_net_0[7]
Removing Lhs of wire \PWM:PWMUDB:runmode_enable\\R\[470] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:runmode_enable\\S\[471] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:final_enable\[472] = \PWM:PWMUDB:runmode_enable\[469]
Removing Lhs of wire \PWM:PWMUDB:ltch_kill_reg\\R\[476] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:ltch_kill_reg\\S\[477] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:min_kill_reg\\R\[478] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:min_kill_reg\\S\[479] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:final_kill\[482] = tmpOE__PIN_ADC_IN_1_net_0[7]
Removing Lhs of wire \PWM:PWMUDB:add_vi_vv_MODGEN_6_1\[486] = \PWM:PWMUDB:MODULE_6:g2:a0:s_1\[774]
Removing Lhs of wire \PWM:PWMUDB:add_vi_vv_MODGEN_6_0\[488] = \PWM:PWMUDB:MODULE_6:g2:a0:s_0\[775]
Removing Lhs of wire \PWM:PWMUDB:dith_count_1\\R\[489] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:dith_count_1\\S\[490] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:dith_count_0\\R\[491] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:dith_count_0\\S\[492] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:reset\[495] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:status_6\[496] = zero[2]
Removing Rhs of wire \PWM:PWMUDB:status_5\[497] = \PWM:PWMUDB:final_kill_reg\[511]
Removing Lhs of wire \PWM:PWMUDB:status_4\[498] = zero[2]
Removing Rhs of wire \PWM:PWMUDB:status_3\[499] = \PWM:PWMUDB:fifo_full\[518]
Removing Rhs of wire \PWM:PWMUDB:status_1\[501] = \PWM:PWMUDB:cmp2_status_reg\[510]
Removing Rhs of wire \PWM:PWMUDB:status_0\[502] = \PWM:PWMUDB:cmp1_status_reg\[509]
Removing Lhs of wire \PWM:PWMUDB:cmp2_status\[507] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:cmp2\[508] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:cmp1_status_reg\\R\[512] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:cmp1_status_reg\\S\[513] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:cmp2_status_reg\\R\[514] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:cmp2_status_reg\\S\[515] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:final_kill_reg\\R\[516] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:final_kill_reg\\S\[517] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:cs_addr_2\[519] = \PWM:PWMUDB:tc_i\[474]
Removing Lhs of wire \PWM:PWMUDB:cs_addr_1\[520] = \PWM:PWMUDB:runmode_enable\[469]
Removing Lhs of wire \PWM:PWMUDB:cs_addr_0\[521] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:pwm1_i\[607] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:pwm2_i\[609] = zero[2]
Removing Rhs of wire \PWM:Net_96\[612] = \PWM:PWMUDB:pwm_i_reg\[604]
Removing Lhs of wire \PWM:PWMUDB:pwm_temp\[615] = \PWM:PWMUDB:cmp1\[505]
Removing Lhs of wire \PWM:PWMUDB:MODULE_6:g2:a0:a_23\[656] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_6:g2:a0:a_22\[657] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_6:g2:a0:a_21\[658] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_6:g2:a0:a_20\[659] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_6:g2:a0:a_19\[660] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_6:g2:a0:a_18\[661] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_6:g2:a0:a_17\[662] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_6:g2:a0:a_16\[663] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_6:g2:a0:a_15\[664] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_6:g2:a0:a_14\[665] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_6:g2:a0:a_13\[666] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_6:g2:a0:a_12\[667] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_6:g2:a0:a_11\[668] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_6:g2:a0:a_10\[669] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_6:g2:a0:a_9\[670] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_6:g2:a0:a_8\[671] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_6:g2:a0:a_7\[672] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_6:g2:a0:a_6\[673] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_6:g2:a0:a_5\[674] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_6:g2:a0:a_4\[675] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_6:g2:a0:a_3\[676] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_6:g2:a0:a_2\[677] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_6:g2:a0:a_1\[678] = \PWM:PWMUDB:MODIN5_1\[679]
Removing Lhs of wire \PWM:PWMUDB:MODIN5_1\[679] = \PWM:PWMUDB:dith_count_1\[485]
Removing Lhs of wire \PWM:PWMUDB:MODULE_6:g2:a0:a_0\[680] = \PWM:PWMUDB:MODIN5_0\[681]
Removing Lhs of wire \PWM:PWMUDB:MODIN5_0\[681] = \PWM:PWMUDB:dith_count_0\[487]
Removing Lhs of wire \PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\[813] = tmpOE__PIN_ADC_IN_1_net_0[7]
Removing Lhs of wire \PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\[814] = tmpOE__PIN_ADC_IN_1_net_0[7]
Removing Rhs of wire Net_147[815] = \PWM:Net_96\[612]
Removing Lhs of wire tmpOE__H_ENA_net_0[823] = tmpOE__PIN_ADC_IN_1_net_0[7]
Removing Lhs of wire tmpOE__H_ENB_net_0[829] = tmpOE__PIN_ADC_IN_1_net_0[7]
Removing Lhs of wire tmpOE__H_INA_net_0[835] = tmpOE__PIN_ADC_IN_1_net_0[7]
Removing Lhs of wire tmpOE__H_INB_net_0[841] = tmpOE__PIN_ADC_IN_1_net_0[7]
Removing Lhs of wire tmpOE__PWMout_net_0[847] = tmpOE__PIN_ADC_IN_1_net_0[7]
Removing Lhs of wire tmpOE__S_EN_net_0[853] = tmpOE__PIN_ADC_IN_1_net_0[7]
Removing Lhs of wire tmpOE__S_STEP_net_0[859] = tmpOE__PIN_ADC_IN_1_net_0[7]
Removing Rhs of wire Net_336[860] = \PWM_step:Net_96\[1044]
Removing Rhs of wire Net_336[860] = \PWM_step:PWMUDB:pwm_i_reg\[1036]
Removing Lhs of wire tmpOE__S_DIR_net_0[866] = tmpOE__PIN_ADC_IN_1_net_0[7]
Removing Lhs of wire \PWM_step:PWMUDB:ctrl_enable\[885] = \PWM_step:PWMUDB:control_7\[877]
Removing Lhs of wire \PWM_step:PWMUDB:hwCapture\[895] = zero[2]
Removing Lhs of wire \PWM_step:PWMUDB:hwEnable\[896] = \PWM_step:PWMUDB:control_7\[877]
Removing Lhs of wire \PWM_step:PWMUDB:trig_out\[900] = tmpOE__PIN_ADC_IN_1_net_0[7]
Removing Lhs of wire \PWM_step:PWMUDB:runmode_enable\\R\[902] = zero[2]
Removing Lhs of wire \PWM_step:PWMUDB:runmode_enable\\S\[903] = zero[2]
Removing Lhs of wire \PWM_step:PWMUDB:final_enable\[904] = \PWM_step:PWMUDB:runmode_enable\[901]
Removing Lhs of wire \PWM_step:PWMUDB:ltch_kill_reg\\R\[908] = zero[2]
Removing Lhs of wire \PWM_step:PWMUDB:ltch_kill_reg\\S\[909] = zero[2]
Removing Lhs of wire \PWM_step:PWMUDB:min_kill_reg\\R\[910] = zero[2]
Removing Lhs of wire \PWM_step:PWMUDB:min_kill_reg\\S\[911] = zero[2]
Removing Lhs of wire \PWM_step:PWMUDB:final_kill\[914] = tmpOE__PIN_ADC_IN_1_net_0[7]
Removing Lhs of wire \PWM_step:PWMUDB:add_vi_vv_MODGEN_7_1\[918] = \PWM_step:PWMUDB:MODULE_7:g2:a0:s_1\[1206]
Removing Lhs of wire \PWM_step:PWMUDB:add_vi_vv_MODGEN_7_0\[920] = \PWM_step:PWMUDB:MODULE_7:g2:a0:s_0\[1207]
Removing Lhs of wire \PWM_step:PWMUDB:dith_count_1\\R\[921] = zero[2]
Removing Lhs of wire \PWM_step:PWMUDB:dith_count_1\\S\[922] = zero[2]
Removing Lhs of wire \PWM_step:PWMUDB:dith_count_0\\R\[923] = zero[2]
Removing Lhs of wire \PWM_step:PWMUDB:dith_count_0\\S\[924] = zero[2]
Removing Lhs of wire \PWM_step:PWMUDB:reset\[927] = zero[2]
Removing Lhs of wire \PWM_step:PWMUDB:status_6\[928] = zero[2]
Removing Rhs of wire \PWM_step:PWMUDB:status_5\[929] = \PWM_step:PWMUDB:final_kill_reg\[943]
Removing Lhs of wire \PWM_step:PWMUDB:status_4\[930] = zero[2]
Removing Rhs of wire \PWM_step:PWMUDB:status_3\[931] = \PWM_step:PWMUDB:fifo_full\[950]
Removing Rhs of wire \PWM_step:PWMUDB:status_1\[933] = \PWM_step:PWMUDB:cmp2_status_reg\[942]
Removing Rhs of wire \PWM_step:PWMUDB:status_0\[934] = \PWM_step:PWMUDB:cmp1_status_reg\[941]
Removing Lhs of wire \PWM_step:PWMUDB:cmp2_status\[939] = zero[2]
Removing Lhs of wire \PWM_step:PWMUDB:cmp2\[940] = zero[2]
Removing Lhs of wire \PWM_step:PWMUDB:cmp1_status_reg\\R\[944] = zero[2]
Removing Lhs of wire \PWM_step:PWMUDB:cmp1_status_reg\\S\[945] = zero[2]
Removing Lhs of wire \PWM_step:PWMUDB:cmp2_status_reg\\R\[946] = zero[2]
Removing Lhs of wire \PWM_step:PWMUDB:cmp2_status_reg\\S\[947] = zero[2]
Removing Lhs of wire \PWM_step:PWMUDB:final_kill_reg\\R\[948] = zero[2]
Removing Lhs of wire \PWM_step:PWMUDB:final_kill_reg\\S\[949] = zero[2]
Removing Lhs of wire \PWM_step:PWMUDB:cs_addr_2\[951] = \PWM_step:PWMUDB:tc_i\[906]
Removing Lhs of wire \PWM_step:PWMUDB:cs_addr_1\[952] = \PWM_step:PWMUDB:runmode_enable\[901]
Removing Lhs of wire \PWM_step:PWMUDB:cs_addr_0\[953] = zero[2]
Removing Lhs of wire \PWM_step:PWMUDB:compare1\[1034] = \PWM_step:PWMUDB:cmp1_less\[1005]
Removing Lhs of wire \PWM_step:PWMUDB:pwm1_i\[1039] = zero[2]
Removing Lhs of wire \PWM_step:PWMUDB:pwm2_i\[1041] = zero[2]
Removing Lhs of wire \PWM_step:PWMUDB:pwm_temp\[1047] = \PWM_step:PWMUDB:cmp1\[937]
Removing Lhs of wire \PWM_step:PWMUDB:MODULE_7:g2:a0:a_23\[1088] = zero[2]
Removing Lhs of wire \PWM_step:PWMUDB:MODULE_7:g2:a0:a_22\[1089] = zero[2]
Removing Lhs of wire \PWM_step:PWMUDB:MODULE_7:g2:a0:a_21\[1090] = zero[2]
Removing Lhs of wire \PWM_step:PWMUDB:MODULE_7:g2:a0:a_20\[1091] = zero[2]
Removing Lhs of wire \PWM_step:PWMUDB:MODULE_7:g2:a0:a_19\[1092] = zero[2]
Removing Lhs of wire \PWM_step:PWMUDB:MODULE_7:g2:a0:a_18\[1093] = zero[2]
Removing Lhs of wire \PWM_step:PWMUDB:MODULE_7:g2:a0:a_17\[1094] = zero[2]
Removing Lhs of wire \PWM_step:PWMUDB:MODULE_7:g2:a0:a_16\[1095] = zero[2]
Removing Lhs of wire \PWM_step:PWMUDB:MODULE_7:g2:a0:a_15\[1096] = zero[2]
Removing Lhs of wire \PWM_step:PWMUDB:MODULE_7:g2:a0:a_14\[1097] = zero[2]
Removing Lhs of wire \PWM_step:PWMUDB:MODULE_7:g2:a0:a_13\[1098] = zero[2]
Removing Lhs of wire \PWM_step:PWMUDB:MODULE_7:g2:a0:a_12\[1099] = zero[2]
Removing Lhs of wire \PWM_step:PWMUDB:MODULE_7:g2:a0:a_11\[1100] = zero[2]
Removing Lhs of wire \PWM_step:PWMUDB:MODULE_7:g2:a0:a_10\[1101] = zero[2]
Removing Lhs of wire \PWM_step:PWMUDB:MODULE_7:g2:a0:a_9\[1102] = zero[2]
Removing Lhs of wire \PWM_step:PWMUDB:MODULE_7:g2:a0:a_8\[1103] = zero[2]
Removing Lhs of wire \PWM_step:PWMUDB:MODULE_7:g2:a0:a_7\[1104] = zero[2]
Removing Lhs of wire \PWM_step:PWMUDB:MODULE_7:g2:a0:a_6\[1105] = zero[2]
Removing Lhs of wire \PWM_step:PWMUDB:MODULE_7:g2:a0:a_5\[1106] = zero[2]
Removing Lhs of wire \PWM_step:PWMUDB:MODULE_7:g2:a0:a_4\[1107] = zero[2]
Removing Lhs of wire \PWM_step:PWMUDB:MODULE_7:g2:a0:a_3\[1108] = zero[2]
Removing Lhs of wire \PWM_step:PWMUDB:MODULE_7:g2:a0:a_2\[1109] = zero[2]
Removing Lhs of wire \PWM_step:PWMUDB:MODULE_7:g2:a0:a_1\[1110] = \PWM_step:PWMUDB:MODIN6_1\[1111]
Removing Lhs of wire \PWM_step:PWMUDB:MODIN6_1\[1111] = \PWM_step:PWMUDB:dith_count_1\[917]
Removing Lhs of wire \PWM_step:PWMUDB:MODULE_7:g2:a0:a_0\[1112] = \PWM_step:PWMUDB:MODIN6_0\[1113]
Removing Lhs of wire \PWM_step:PWMUDB:MODIN6_0\[1113] = \PWM_step:PWMUDB:dith_count_0\[919]
Removing Lhs of wire \PWM_step:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_0\[1245] = tmpOE__PIN_ADC_IN_1_net_0[7]
Removing Lhs of wire \PWM_step:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\[1246] = tmpOE__PIN_ADC_IN_1_net_0[7]
Removing Lhs of wire tmpOE__PIN_ADC_IN_EL_net_0[1254] = tmpOE__PIN_ADC_IN_1_net_0[7]
Removing Lhs of wire \UART_1:BUART:reset_reg\\D\[1261] = zero[2]
Removing Lhs of wire \UART_1:BUART:rx_bitclk\\D\[1276] = \UART_1:BUART:rx_bitclk_pre\[216]
Removing Lhs of wire \UART_1:BUART:rx_parity_error_pre\\D\[1285] = \UART_1:BUART:rx_parity_error_pre\[293]
Removing Lhs of wire \UART_1:BUART:rx_break_status\\D\[1286] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:min_kill_reg\\D\[1290] = tmpOE__PIN_ADC_IN_1_net_0[7]
Removing Lhs of wire \PWM:PWMUDB:prevCapture\\D\[1291] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:trig_last\\D\[1292] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:ltch_kill_reg\\D\[1295] = tmpOE__PIN_ADC_IN_1_net_0[7]
Removing Lhs of wire \PWM:PWMUDB:prevCompare1\\D\[1298] = \PWM:PWMUDB:cmp1\[505]
Removing Lhs of wire \PWM:PWMUDB:cmp1_status_reg\\D\[1299] = \PWM:PWMUDB:cmp1_status\[506]
Removing Lhs of wire \PWM:PWMUDB:cmp2_status_reg\\D\[1300] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:pwm_i_reg\\D\[1302] = \PWM:PWMUDB:pwm_i\[605]
Removing Lhs of wire \PWM:PWMUDB:pwm1_i_reg\\D\[1303] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:pwm2_i_reg\\D\[1304] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:tc_i_reg\\D\[1305] = \PWM:PWMUDB:status_2\[500]
Removing Lhs of wire \PWM_step:PWMUDB:min_kill_reg\\D\[1306] = tmpOE__PIN_ADC_IN_1_net_0[7]
Removing Lhs of wire \PWM_step:PWMUDB:prevCapture\\D\[1307] = zero[2]
Removing Lhs of wire \PWM_step:PWMUDB:trig_last\\D\[1308] = zero[2]
Removing Lhs of wire \PWM_step:PWMUDB:ltch_kill_reg\\D\[1311] = tmpOE__PIN_ADC_IN_1_net_0[7]
Removing Lhs of wire \PWM_step:PWMUDB:prevCompare1\\D\[1314] = \PWM_step:PWMUDB:cmp1\[937]
Removing Lhs of wire \PWM_step:PWMUDB:cmp1_status_reg\\D\[1315] = \PWM_step:PWMUDB:cmp1_status\[938]
Removing Lhs of wire \PWM_step:PWMUDB:cmp2_status_reg\\D\[1316] = zero[2]
Removing Lhs of wire \PWM_step:PWMUDB:pwm_i_reg\\D\[1318] = \PWM_step:PWMUDB:pwm_i\[1037]
Removing Lhs of wire \PWM_step:PWMUDB:pwm1_i_reg\\D\[1319] = zero[2]
Removing Lhs of wire \PWM_step:PWMUDB:pwm2_i_reg\\D\[1320] = zero[2]
Removing Lhs of wire \PWM_step:PWMUDB:tc_i_reg\\D\[1321] = \PWM_step:PWMUDB:status_2\[932]

------------------------------------------------------
Aliased 0 equations, 293 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for 'tmpOE__PIN_ADC_IN_1_net_0' (cost = 0):
tmpOE__PIN_ADC_IN_1_net_0 <=  ('1') ;

Note:  Expanding virtual equation for '\UART_1:BUART:rx_addressmatch\' (cost = 0):
\UART_1:BUART:rx_addressmatch\ <= (\UART_1:BUART:rx_addressmatch2\
	OR \UART_1:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_1:BUART:rx_bitclk_pre\' (cost = 1):
\UART_1:BUART:rx_bitclk_pre\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_1:BUART:rx_bitclk_pre16x\ <= ((not \UART_1:BUART:rx_count_2\ and \UART_1:BUART:rx_count_1\ and \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_poll_bit1\' (cost = 1):
\UART_1:BUART:rx_poll_bit1\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_poll_bit2\' (cost = 1):
\UART_1:BUART:rx_poll_bit2\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:pollingrange\' (cost = 4):
\UART_1:BUART:pollingrange\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART_1:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\ <= (not \UART_1:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (\UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not \UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\)
	OR (not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 8):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\)
	OR (not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\PWM:PWMUDB:compare1\' (cost = 2):
\PWM:PWMUDB:compare1\ <= (\PWM:PWMUDB:cmp1_less\
	OR \PWM:PWMUDB:cmp1_eq\);

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_6:g2:a0:s_0\' (cost = 0):
\PWM:PWMUDB:MODULE_6:g2:a0:s_0\ <= (not \PWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM:PWMUDB:dith_count_1\ and \PWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_step:PWMUDB:cmp1\' (cost = 0):
\PWM_step:PWMUDB:cmp1\ <= (\PWM_step:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_step:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_step:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_step:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_step:PWMUDB:MODULE_7:g2:a0:s_0\' (cost = 0):
\PWM_step:PWMUDB:MODULE_7:g2:a0:s_0\ <= (not \PWM_step:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_step:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_step:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_step:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_step:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_step:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_step:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_step:PWMUDB:dith_count_1\ and \PWM_step:PWMUDB:dith_count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not \UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\' (cost = 2):
\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\ <= ((not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:pollcount_1\)
	OR (not \UART_1:BUART:pollcount_1\ and \UART_1:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\PWM:PWMUDB:cmp1\' (cost = 4):
\PWM:PWMUDB:cmp1\ <= (\PWM:PWMUDB:cmp1_less\
	OR \PWM:PWMUDB:cmp1_eq\);

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_6:g2:a0:s_1\' (cost = 2):
\PWM:PWMUDB:MODULE_6:g2:a0:s_1\ <= ((not \PWM:PWMUDB:dith_count_0\ and \PWM:PWMUDB:dith_count_1\)
	OR (not \PWM:PWMUDB:dith_count_1\ and \PWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_step:PWMUDB:MODULE_7:g2:a0:s_1\' (cost = 2):
\PWM_step:PWMUDB:MODULE_7:g2:a0:s_1\ <= ((not \PWM_step:PWMUDB:dith_count_0\ and \PWM_step:PWMUDB:dith_count_1\)
	OR (not \PWM_step:PWMUDB:dith_count_1\ and \PWM_step:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_step:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_step:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_step:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_step:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_step:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_step:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\UART_1:BUART:rx_postpoll\' (cost = 72):
\UART_1:BUART:rx_postpoll\ <= (\UART_1:BUART:pollcount_1\
	OR (Net_105 and \UART_1:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART_1:BUART:pollcount_1\ and not Net_105 and not \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and not \UART_1:BUART:rx_parity_bit\)
	OR (\UART_1:BUART:pollcount_1\ and \UART_1:BUART:rx_parity_bit\)
	OR (Net_105 and \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not \UART_1:BUART:pollcount_1\ and not Net_105 and not \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and not \UART_1:BUART:rx_parity_bit\)
	OR (\UART_1:BUART:pollcount_1\ and \UART_1:BUART:rx_parity_bit\)
	OR (Net_105 and \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_step:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_step:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_step:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_step:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_step:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_step:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_step:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_step:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_step:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_step:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_step:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_step:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_step:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_step:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_step:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_step:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_step:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_step:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_step:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_step:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_step:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_step:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_step:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_step:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_step:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_step:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_step:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_step:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 82 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART_1:BUART:rx_status_0\ to zero
Aliasing \UART_1:BUART:rx_status_6\ to zero
Aliasing \PWM:PWMUDB:final_capture\ to zero
Aliasing \PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_step:PWMUDB:final_capture\ to zero
Aliasing \PWM_step:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_step:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_step:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \UART_1:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_1:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_1:BUART:rx_addr_match_status\\D\ to zero
Aliasing \PWM:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \PWM_step:PWMUDB:final_kill_reg\\D\ to zero
Removing Rhs of wire \UART_1:BUART:rx_bitclk_enable\[180] = \UART_1:BUART:rx_bitclk\[228]
Removing Lhs of wire \UART_1:BUART:rx_status_0\[279] = zero[2]
Removing Lhs of wire \UART_1:BUART:rx_status_6\[288] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:final_capture\[523] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\[784] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\[794] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\[804] = zero[2]
Removing Lhs of wire \PWM_step:PWMUDB:final_capture\[955] = zero[2]
Removing Lhs of wire \PWM_step:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\[1216] = zero[2]
Removing Lhs of wire \PWM_step:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\[1226] = zero[2]
Removing Lhs of wire \PWM_step:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\[1236] = zero[2]
Removing Lhs of wire \UART_1:BUART:tx_ctrl_mark_last\\D\[1268] = \UART_1:BUART:tx_ctrl_mark_last\[171]
Removing Lhs of wire \UART_1:BUART:rx_markspace_status\\D\[1280] = zero[2]
Removing Lhs of wire \UART_1:BUART:rx_parity_error_status\\D\[1281] = zero[2]
Removing Lhs of wire \UART_1:BUART:rx_addr_match_status\\D\[1283] = zero[2]
Removing Lhs of wire \UART_1:BUART:rx_markspace_pre\\D\[1284] = \UART_1:BUART:rx_markspace_pre\[292]
Removing Lhs of wire \UART_1:BUART:rx_parity_bit\\D\[1289] = \UART_1:BUART:rx_parity_bit\[298]
Removing Lhs of wire \PWM:PWMUDB:runmode_enable\\D\[1293] = \PWM:PWMUDB:control_7\[445]
Removing Lhs of wire \PWM:PWMUDB:final_kill_reg\\D\[1301] = zero[2]
Removing Lhs of wire \PWM_step:PWMUDB:runmode_enable\\D\[1309] = \PWM_step:PWMUDB:control_7\[877]
Removing Lhs of wire \PWM_step:PWMUDB:final_kill_reg\\D\[1317] = zero[2]

------------------------------------------------------
Aliased 0 equations, 21 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART_1:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \UART_1:BUART:rx_parity_bit\ and Net_105 and \UART_1:BUART:pollcount_0\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:pollcount_1\ and not Net_105 and \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:rx_parity_bit\ and \UART_1:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\almsk\Dropbox\P5 - B2-203\Projekt\PSoC\SampleOgMotor\Project_Done_V0.4DisCon\Project_Done_V0.4DisCon.cydsn\Project_Done_V0.4DisCon.cyprj" -dcpsoc3 Project_Done_V0.4DisCon.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 3s.059ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Monday, 16 December 2019 10:45:10
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\almsk\Dropbox\P5 - B2-203\Projekt\PSoC\SampleOgMotor\Project_Done_V0.4DisCon\Project_Done_V0.4DisCon.cydsn\Project_Done_V0.4DisCon.cyprj -d CY8C5888LTI-LP097 Project_Done_V0.4DisCon.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.037ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_step:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_step:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_step:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \UART_1:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \PWM:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_step:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_step:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_step:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_step:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_step:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_step:PWMUDB:pwm2_i_reg\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_PWM'. Fanout=1, Signal=Net_269
    Digital Clock 1: Automatic-assigning  clock 'Clock_PWM_step'. Fanout=1, Signal=Net_344
    Analog  Clock 0: Automatic-assigning  clock 'Clock_aclk'. Fanout=4, Signal=Net_168
    Digital Clock 2: Automatic-assigning  clock 'UART_1_IntClock'. Fanout=1, Signal=\UART_1:Net_9\
    Digital Clock 3: Automatic-assigning  clock 'Clock_soc'. Fanout=2, Signal=Net_41
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \UART_1:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_1_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_1_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \PWM:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_PWM was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_PWM, EnableOut: Constant 1
    UDB Clk/Enable \PWM_step:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_PWM_step was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_PWM_step, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART_1:BUART:rx_parity_bit\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_1:BUART:rx_address_detected\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_1:BUART:rx_parity_error_pre\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_1:BUART:rx_markspace_pre\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_1:BUART:rx_state_1\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_state_1\ (fanout=8)

    Removing \UART_1:BUART:tx_parity_bit\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_1:BUART:tx_mark\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_mark\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = PIN_ADC_IN_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PIN_ADC_IN_1(0)__PA ,
            analog_term => Net_127 ,
            pad => PIN_ADC_IN_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PIN_SWITCH(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE, PORT_INTERRUPT
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => PIN_SWITCH(0)__PA ,
            pad => PIN_SWITCH(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PIN_ADC_IN_AZ(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PIN_ADC_IN_AZ(0)__PA ,
            analog_term => Net_117 ,
            pad => PIN_ADC_IN_AZ(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \ADC_SAR_2:Bypass(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \ADC_SAR_2:Bypass(0)\__PA ,
            analog_term => \ADC_SAR_2:Net_210\ ,
            pad => \ADC_SAR_2:Bypass(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = Rx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_1(0)__PA ,
            fb => Net_105 ,
            pad => Rx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_1(0)__PA ,
            pin_input => Net_100 ,
            pad => Tx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \ADC_SAR_1:Bypass(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \ADC_SAR_1:Bypass(0)\__PA ,
            analog_term => \ADC_SAR_1:Net_210\ ,
            pad => \ADC_SAR_1:Bypass(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = H_ENA(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => H_ENA(0)__PA ,
            pad => H_ENA(0)_PAD );
        Properties:
        {
        }

    Pin : Name = H_ENB(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => H_ENB(0)__PA ,
            pad => H_ENB(0)_PAD );
        Properties:
        {
        }

    Pin : Name = H_INA(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => H_INA(0)__PA ,
            pad => H_INA(0)_PAD );
        Properties:
        {
        }

    Pin : Name = H_INB(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => H_INB(0)__PA ,
            pad => H_INB(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PWMout(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PWMout(0)__PA ,
            pin_input => Net_147 ,
            pad => PWMout(0)_PAD );
        Properties:
        {
        }

    Pin : Name = S_EN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => S_EN(0)__PA ,
            pad => S_EN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = S_STEP(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => S_STEP(0)__PA ,
            pin_input => Net_336 ,
            pad => S_STEP(0)_PAD );
        Properties:
        {
        }

    Pin : Name = S_DIR(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => S_DIR(0)__PA ,
            pad => S_DIR(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PIN_ADC_IN_EL(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PIN_ADC_IN_EL(0)__PA ,
            analog_term => Net_285 ,
            pad => PIN_ADC_IN_EL(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_100, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:txn\
        );
        Output = Net_100 (fanout=1)

    MacroCell: Name=\UART_1:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_fifo_notfull\
        );
        Output = \UART_1:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_1:BUART:pollcount_1\
            + \UART_1:BUART:pollcount_0\ * Net_105_SYNCOUT
        );
        Output = \UART_1:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_load_fifo\ * \UART_1:BUART:rx_fifofull\
        );
        Output = \UART_1:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_fifonotempty\ * 
              \UART_1:BUART:rx_state_stop1_reg\
        );
        Output = \UART_1:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\PWM:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:runmode_enable\ * \PWM:PWMUDB:tc_i\
        );
        Output = \PWM:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\PWM_step:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_step:PWMUDB:runmode_enable\ * \PWM_step:PWMUDB:tc_i\
        );
        Output = \PWM_step:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\ * 
              !\UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_1:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              !\UART_1:BUART:tx_fifo_empty\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_fifo_empty\ * !\UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_1:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART_1:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !Net_105_SYNCOUT
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_1:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              \UART_1:BUART:rx_last\ * !Net_105_SYNCOUT
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:rx_count_0\
        );
        Output = \UART_1:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_1:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:pollcount_1\ * \UART_1:BUART:pollcount_0\ * 
              Net_105_SYNCOUT
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !\UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !Net_105_SYNCOUT
        );
        Output = \UART_1:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART_1:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:pollcount_0\ * Net_105_SYNCOUT
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_0\ * !Net_105_SYNCOUT
        );
        Output = \UART_1:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\UART_1:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !Net_105_SYNCOUT
        );
        Output = \UART_1:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_105_SYNCOUT
        );
        Output = \UART_1:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\PWM:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_269) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:control_7\
        );
        Output = \PWM:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\PWM:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_269) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\PWM:PWMUDB:cmp1_eq\ * !\PWM:PWMUDB:cmp1_less\
        );
        Output = \PWM:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_269) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\PWM:PWMUDB:prevCompare1\ * \PWM:PWMUDB:cmp1_eq\
            + !\PWM:PWMUDB:prevCompare1\ * \PWM:PWMUDB:cmp1_less\
        );
        Output = \PWM:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_147, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_269) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PWM:PWMUDB:runmode_enable\ * \PWM:PWMUDB:cmp1_eq\
            + \PWM:PWMUDB:runmode_enable\ * \PWM:PWMUDB:cmp1_less\
        );
        Output = Net_147 (fanout=1)

    MacroCell: Name=\PWM_step:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_344) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_step:PWMUDB:control_7\
        );
        Output = \PWM_step:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\PWM_step:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_344) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_step:PWMUDB:cmp1_less\
        );
        Output = \PWM_step:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_step:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_344) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_step:PWMUDB:prevCompare1\ * \PWM_step:PWMUDB:cmp1_less\
        );
        Output = \PWM_step:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_336, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_344) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_step:PWMUDB:runmode_enable\ * \PWM_step:PWMUDB:cmp1_less\
        );
        Output = Net_336 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\UART_1:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_2 => \UART_1:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_1:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_1:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_0 => \UART_1:BUART:counter_load_not\ ,
            ce0_reg => \UART_1:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_1:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_2 => \UART_1:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART_1:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_1:BUART:rx_bitclk_enable\ ,
            route_si => \UART_1:BUART:rx_postpoll\ ,
            f0_load => \UART_1:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_1:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_1:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_269 ,
            cs_addr_2 => \PWM:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM:PWMUDB:runmode_enable\ ,
            chain_out => \PWM:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_269 ,
            cs_addr_2 => \PWM:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM:PWMUDB:runmode_enable\ ,
            ce0_comb => \PWM:PWMUDB:cmp1_eq\ ,
            cl0_comb => \PWM:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM:PWMUDB:status_3\ ,
            chain_in => \PWM:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\PWM_step:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_344 ,
            cs_addr_2 => \PWM_step:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_step:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_step:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_step:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_step:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_344 ,
            cs_addr_2 => \PWM_step:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_step:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_step:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_step:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_step:PWMUDB:status_3\ ,
            chain_in => \PWM_step:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_step:PWMUDB:sP16:pwmdp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\UART_1:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            status_3 => \UART_1:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_1:BUART:tx_status_2\ ,
            status_1 => \UART_1:BUART:tx_fifo_empty\ ,
            status_0 => \UART_1:BUART:tx_status_0\ ,
            interrupt => Net_218 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_1:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            status_5 => \UART_1:BUART:rx_status_5\ ,
            status_4 => \UART_1:BUART:rx_status_4\ ,
            status_3 => \UART_1:BUART:rx_status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_269 ,
            status_3 => \PWM:PWMUDB:status_3\ ,
            status_2 => \PWM:PWMUDB:status_2\ ,
            status_0 => \PWM:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_step:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_344 ,
            status_3 => \PWM_step:PWMUDB:status_3\ ,
            status_2 => \PWM_step:PWMUDB:status_2\ ,
            status_0 => \PWM_step:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =Rx_1(0)_SYNC
        PORT MAP (
            in => Net_105 ,
            out => Net_105_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\PWM:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_269 ,
            control_7 => \PWM:PWMUDB:control_7\ ,
            control_6 => \PWM:PWMUDB:control_6\ ,
            control_5 => \PWM:PWMUDB:control_5\ ,
            control_4 => \PWM:PWMUDB:control_4\ ,
            control_3 => \PWM:PWMUDB:control_3\ ,
            control_2 => \PWM:PWMUDB:control_2\ ,
            control_1 => \PWM:PWMUDB:control_1\ ,
            control_0 => \PWM:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_step:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_344 ,
            control_7 => \PWM_step:PWMUDB:control_7\ ,
            control_6 => \PWM_step:PWMUDB:control_6\ ,
            control_5 => \PWM_step:PWMUDB:control_5\ ,
            control_4 => \PWM_step:PWMUDB:control_4\ ,
            control_3 => \PWM_step:PWMUDB:control_3\ ,
            control_2 => \PWM_step:PWMUDB:control_2\ ,
            control_1 => \PWM_step:PWMUDB:control_1\ ,
            control_0 => \PWM_step:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART_1:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            load => \UART_1:BUART:rx_counter_load\ ,
            count_6 => \UART_1:BUART:rx_count_6\ ,
            count_5 => \UART_1:BUART:rx_count_5\ ,
            count_4 => \UART_1:BUART:rx_count_4\ ,
            count_3 => \UART_1:BUART:rx_count_3\ ,
            count_2 => \UART_1:BUART:rx_count_2\ ,
            count_1 => \UART_1:BUART:rx_count_1\ ,
            count_0 => \UART_1:BUART:rx_count_0\ ,
            tc => \UART_1:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">

    ------------------------------------------------------------
    DRQ listing
    ------------------------------------------------------------

    drqcell: Name =DMA_1
        PORT MAP (
            dmareq => Net_163 ,
            termin => zero ,
            termout => Net_10 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }

    drqcell: Name =DMA_2
        PORT MAP (
            dmareq => Net_61 ,
            termin => zero ,
            termout => Net_63 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =ISR_Sw
        PORT MAP (
            interrupt => Net_15 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =ISR_DMA_1
        PORT MAP (
            interrupt => Net_10 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =ISR_DMA_2
        PORT MAP (
            interrupt => Net_63 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\ADC_SAR_2:IRQ\
        PORT MAP (
            interrupt => Net_61 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\UART_1:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_218 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\ADC_SAR_1:IRQ\
        PORT MAP (
            interrupt => Net_163 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    4 :    4 :    8 : 50.00 %
Analog Clocks                 :    1 :    3 :    4 : 25.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    6 :   26 :   32 : 18.75 %
IO                            :   19 :   29 :   48 : 39.58 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    2 :   22 :   24 :  8.33 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   34 :  158 :  192 : 17.71 %
  Unique P-terms              :   56 :  328 :  384 : 14.58 %
  Total P-terms               :   65 :      :      :        
  Datapath Cells              :    7 :   17 :   24 : 29.17 %
  Status Cells                :    6 :   18 :   24 : 25.00 %
    StatusI Registers         :    4 :      :      :        
    Sync Cells (x1)           :    1 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :    3 :   21 :   24 : 12.50 %
    Control Registers         :    2 :      :      :        
    Count7 Cells              :    1 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    2 :    0 :    2 : 100.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.250ms
Tech Mapping phase: Elapsed time ==> 0s.378ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_1@[IOP=(0)][IoId=(1)] : H_ENA(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : H_ENB(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : H_INA(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : H_INB(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : PIN_ADC_IN_1(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : PIN_ADC_IN_AZ(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : PIN_ADC_IN_EL(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : PIN_SWITCH(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : PWMout(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Rx_1(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : S_DIR(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : S_EN(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : S_STEP(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx_1(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : \ADC_SAR_1:Bypass(0)\ (fixed, SAR-ExtVref)
IO_2@[IOP=(0)][IoId=(2)] : \ADC_SAR_2:Bypass(0)\ (fixed, SAR-ExtVref)
SAR[0]@[FFB(SAR,0)] : \ADC_SAR_1:ADC_SAR\ (fixed, SAR-ExtVref)
SAR[1]@[FFB(SAR,1)] : \ADC_SAR_2:ADC_SAR\ (fixed, SAR-ExtVref)
Vref[3]@[FFB(Vref,3)] : \ADC_SAR_1:vRef_1024\
Analog Placement Results:
IO_1@[IOP=(0)][IoId=(1)] : H_ENA(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : H_ENB(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : H_INA(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : H_INB(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : PIN_ADC_IN_1(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : PIN_ADC_IN_AZ(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : PIN_ADC_IN_EL(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : PIN_SWITCH(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : PWMout(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Rx_1(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : S_DIR(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : S_EN(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : S_STEP(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx_1(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : \ADC_SAR_1:Bypass(0)\ (fixed, SAR-ExtVref)
IO_2@[IOP=(0)][IoId=(2)] : \ADC_SAR_2:Bypass(0)\ (fixed, SAR-ExtVref)
SAR[0]@[FFB(SAR,0)] : \ADC_SAR_1:ADC_SAR\ (fixed, SAR-ExtVref)
SAR[1]@[FFB(SAR,1)] : \ADC_SAR_2:ADC_SAR\ (fixed, SAR-ExtVref)
Vref[3]@[FFB(Vref,3)] : \ADC_SAR_1:vRef_1024\

Analog Placement phase: Elapsed time ==> 0s.067ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.010ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_283 {
    sar_1_vplus
  }
  Net: Net_117 {
    p1_6
  }
  Net: Net_285 {
    p1_5
  }
  Net: Net_127 {
    sar_0_vplus
    agl3_x_sar_0_vplus
    agl3
    agl3_x_agr3
    agr3
    agr3_x_p1_7
    p1_7
  }
  Net: \ADC_SAR_1:Net_126\ {
    sar_0_vrefhi
    sar_0_vminus_x_sar_0_vrefhi
    sar_0_vminus
  }
  Net: \ADC_SAR_1:Net_210\ {
    p0_4
    p0_4_exvref
  }
  Net: \ADC_SAR_1:Net_233\ {
    sar_1_vref
    sar_1_vref_x_sar_1_vref_1024
    sar_1_vref_1024
    common_vref_1024
    sar_0_vref_1024
    sar_0_vref_x_sar_0_vref_1024
    sar_0_vref
  }
  Net: \ADC_SAR_2:Net_126\ {
    sar_1_vrefhi
    sar_1_vminus_x_sar_1_vrefhi
    sar_1_vminus
  }
  Net: \ADC_SAR_2:Net_210\ {
    p0_2
    p0_2_exvref
  }
  Net: AmuxNet::AMux_1 {
    sar_1_vplus
    agr2_x_sar_1_vplus
    agr2
    agr2_x_p1_6
    agr1_x_sar_1_vplus
    agr1
    agr1_x_p1_5
    p1_6
    p1_5
  }
}
Map of item to net {
  sar_0_vplus                                      -> Net_127
  agl3_x_sar_0_vplus                               -> Net_127
  agl3                                             -> Net_127
  agl3_x_agr3                                      -> Net_127
  agr3                                             -> Net_127
  agr3_x_p1_7                                      -> Net_127
  p1_7                                             -> Net_127
  sar_0_vrefhi                                     -> \ADC_SAR_1:Net_126\
  sar_0_vminus_x_sar_0_vrefhi                      -> \ADC_SAR_1:Net_126\
  sar_0_vminus                                     -> \ADC_SAR_1:Net_126\
  p0_4                                             -> \ADC_SAR_1:Net_210\
  p0_4_exvref                                      -> \ADC_SAR_1:Net_210\
  sar_1_vref                                       -> \ADC_SAR_1:Net_233\
  sar_1_vref_x_sar_1_vref_1024                     -> \ADC_SAR_1:Net_233\
  sar_1_vref_1024                                  -> \ADC_SAR_1:Net_233\
  common_vref_1024                                 -> \ADC_SAR_1:Net_233\
  sar_0_vref_1024                                  -> \ADC_SAR_1:Net_233\
  sar_0_vref_x_sar_0_vref_1024                     -> \ADC_SAR_1:Net_233\
  sar_0_vref                                       -> \ADC_SAR_1:Net_233\
  sar_1_vrefhi                                     -> \ADC_SAR_2:Net_126\
  sar_1_vminus_x_sar_1_vrefhi                      -> \ADC_SAR_2:Net_126\
  sar_1_vminus                                     -> \ADC_SAR_2:Net_126\
  p0_2                                             -> \ADC_SAR_2:Net_210\
  p0_2_exvref                                      -> \ADC_SAR_2:Net_210\
  sar_1_vplus                                      -> Net_283
  p1_6                                             -> Net_117
  p1_5                                             -> Net_285
  agr2_x_sar_1_vplus                               -> AmuxNet::AMux_1
  agr2                                             -> AmuxNet::AMux_1
  agr2_x_p1_6                                      -> AmuxNet::AMux_1
  agr1_x_sar_1_vplus                               -> AmuxNet::AMux_1
  agr1                                             -> AmuxNet::AMux_1
  agr1_x_p1_5                                      -> AmuxNet::AMux_1
}
Mux Info {
  Mux: AMux_1 {
     Mouth: Net_283
     Guts:  AmuxNet::AMux_1
     IsSingleSwitching: False
     IsStaticSwitching: True
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   Net_117
      Outer: agr2_x_p1_6
      Inner: agr2_x_sar_1_vplus
      Path {
        p1_6
        agr2_x_p1_6
        agr2
        agr2_x_sar_1_vplus
        sar_1_vplus
      }
    }
    Arm: 1 {
      Net:   Net_285
      Outer: agr1_x_p1_5
      Inner: agr1_x_sar_1_vplus
      Path {
        p1_5
        agr1_x_p1_5
        agr1
        agr1_x_sar_1_vplus
        sar_1_vplus
      }
    }
  }
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.407ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.3 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   15 :   33 :   48 :  31.25%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            5.67
                   Pterms :            4.07
               Macrocells :            2.27
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.004ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.081ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          8 :       8.50 :       4.25
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !Net_105_SYNCOUT
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !Net_105_SYNCOUT
        );
        Output = \UART_1:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=4, #inputs=5, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:pollcount_0\ * Net_105_SYNCOUT
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_0\ * !Net_105_SYNCOUT
        );
        Output = \UART_1:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_last\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_105_SYNCOUT
        );
        Output = \UART_1:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:pollcount_1\ * \UART_1:BUART:pollcount_0\ * 
              Net_105_SYNCOUT
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !\UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !Net_105_SYNCOUT
        );
        Output = \UART_1:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_1:BUART:pollcount_1\
            + \UART_1:BUART:pollcount_0\ * Net_105_SYNCOUT
        );
        Output = \UART_1:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_1:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_2 => \UART_1:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART_1:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_1:BUART:rx_bitclk_enable\ ,
        route_si => \UART_1:BUART:rx_postpoll\ ,
        f0_load => \UART_1:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_1:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_1:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_1:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        status_5 => \UART_1:BUART:rx_status_5\ ,
        status_4 => \UART_1:BUART:rx_status_4\ ,
        status_3 => \UART_1:BUART:rx_status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=2, #inputs=5, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_fifonotempty\ * 
              \UART_1:BUART:rx_state_stop1_reg\
        );
        Output = \UART_1:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:rx_count_0\
        );
        Output = \UART_1:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=4, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              \UART_1:BUART:rx_last\ * !Net_105_SYNCOUT
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }
}

count7cell: Name =\UART_1:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        load => \UART_1:BUART:rx_counter_load\ ,
        count_6 => \UART_1:BUART:rx_count_6\ ,
        count_5 => \UART_1:BUART:rx_count_5\ ,
        count_4 => \UART_1:BUART:rx_count_4\ ,
        count_3 => \UART_1:BUART:rx_count_3\ ,
        count_2 => \UART_1:BUART:rx_count_2\ ,
        count_1 => \UART_1:BUART:rx_count_1\ ,
        count_0 => \UART_1:BUART:rx_count_0\ ,
        tc => \UART_1:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=1] #macrocells=2, #inputs=6, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_load_fifo\ * \UART_1:BUART:rx_fifofull\
        );
        Output = \UART_1:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_0 => \UART_1:BUART:counter_load_not\ ,
        ce0_reg => \UART_1:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_1:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =Rx_1(0)_SYNC
    PORT MAP (
        in => Net_105 ,
        out => Net_105_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=1, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:txn\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\ * 
              !\UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,1)][LB=1] #macrocells=2, #inputs=5, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_100, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:txn\
        );
        Output = Net_100 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_1:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_1:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_2 => \UART_1:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_1:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_1:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=2, #inputs=6, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_fifo_notfull\
        );
        Output = \UART_1:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,0)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_336, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_344) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_step:PWMUDB:runmode_enable\ * \PWM_step:PWMUDB:cmp1_less\
        );
        Output = Net_336 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_step:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_344 ,
        cs_addr_2 => \PWM_step:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_step:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_step:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_step:PWMUDB:sP16:pwmdp:u1\

statusicell: Name =\UART_1:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        status_3 => \UART_1:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_1:BUART:tx_status_2\ ,
        status_1 => \UART_1:BUART:tx_fifo_empty\ ,
        status_0 => \UART_1:BUART:tx_status_0\ ,
        interrupt => Net_218 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=1, #inputs=6, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,1)][LB=1] #macrocells=2, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              !\UART_1:BUART:tx_fifo_empty\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_fifo_empty\ * !\UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_269 ,
        cs_addr_2 => \PWM:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM:PWMUDB:runmode_enable\ ,
        ce0_comb => \PWM:PWMUDB:cmp1_eq\ ,
        cl0_comb => \PWM:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM:PWMUDB:status_3\ ,
        chain_in => \PWM:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM:PWMUDB:sP16:pwmdp:u0\

UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\PWM_step:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_344) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_step:PWMUDB:control_7\
        );
        Output = \PWM_step:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_step:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_step:PWMUDB:runmode_enable\ * \PWM_step:PWMUDB:tc_i\
        );
        Output = \PWM_step:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PWM_step:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_344) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_step:PWMUDB:cmp1_less\
        );
        Output = \PWM_step:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,0)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\PWM_step:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_344) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_step:PWMUDB:prevCompare1\ * \PWM_step:PWMUDB:cmp1_less\
        );
        Output = \PWM_step:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_step:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_344 ,
        cs_addr_2 => \PWM_step:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_step:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_step:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_step:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_step:PWMUDB:status_3\ ,
        chain_in => \PWM_step:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_step:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\PWM_step:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_344 ,
        status_3 => \PWM_step:PWMUDB:status_3\ ,
        status_2 => \PWM_step:PWMUDB:status_2\ ,
        status_0 => \PWM_step:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_step:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_344 ,
        control_7 => \PWM_step:PWMUDB:control_7\ ,
        control_6 => \PWM_step:PWMUDB:control_6\ ,
        control_5 => \PWM_step:PWMUDB:control_5\ ,
        control_4 => \PWM_step:PWMUDB:control_4\ ,
        control_3 => \PWM_step:PWMUDB:control_3\ ,
        control_2 => \PWM_step:PWMUDB:control_2\ ,
        control_1 => \PWM_step:PWMUDB:control_1\ ,
        control_0 => \PWM_step:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=3, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWM:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_269) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:control_7\
        );
        Output = \PWM:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_147, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_269) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PWM:PWMUDB:runmode_enable\ * \PWM:PWMUDB:cmp1_eq\
            + \PWM:PWMUDB:runmode_enable\ * \PWM:PWMUDB:cmp1_less\
        );
        Output = Net_147 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_269) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\PWM:PWMUDB:cmp1_eq\ * !\PWM:PWMUDB:cmp1_less\
        );
        Output = \PWM:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,1)][LB=1] #macrocells=2, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\PWM:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_269) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\PWM:PWMUDB:prevCompare1\ * \PWM:PWMUDB:cmp1_eq\
            + !\PWM:PWMUDB:prevCompare1\ * \PWM:PWMUDB:cmp1_less\
        );
        Output = \PWM:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PWM:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:runmode_enable\ * \PWM:PWMUDB:tc_i\
        );
        Output = \PWM:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_269 ,
        cs_addr_2 => \PWM:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM:PWMUDB:runmode_enable\ ,
        chain_out => \PWM:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM:PWMUDB:sP16:pwmdp:u1\

statusicell: Name =\PWM:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_269 ,
        status_3 => \PWM:PWMUDB:status_3\ ,
        status_2 => \PWM:PWMUDB:status_2\ ,
        status_0 => \PWM:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_269 ,
        control_7 => \PWM:PWMUDB:control_7\ ,
        control_6 => \PWM:PWMUDB:control_6\ ,
        control_5 => \PWM:PWMUDB:control_5\ ,
        control_4 => \PWM:PWMUDB:control_4\ ,
        control_3 => \PWM:PWMUDB:control_3\ ,
        control_2 => \PWM:PWMUDB:control_2\ ,
        control_1 => \PWM:PWMUDB:control_1\ ,
        control_0 => \PWM:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =ISR_DMA_1
        PORT MAP (
            interrupt => Net_10 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =ISR_DMA_2
        PORT MAP (
            interrupt => Net_63 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =\ADC_SAR_1:IRQ\
        PORT MAP (
            interrupt => Net_163 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =\ADC_SAR_2:IRQ\
        PORT MAP (
            interrupt => Net_61 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =\UART_1:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_218 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(6)] 
    interrupt: Name =ISR_Sw
        PORT MAP (
            interrupt => Net_15 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: 
  Dma@ [DrqContainer=(0)][DrqId=(0)] 
    drqcell: Name =DMA_1
        PORT MAP (
            dmareq => Net_163 ,
            termin => zero ,
            termout => Net_10 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(1)] 
    drqcell: Name =DMA_2
        PORT MAP (
            dmareq => Net_61 ,
            termin => zero ,
            termout => Net_63 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = PWMout(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PWMout(0)__PA ,
        pin_input => Net_147 ,
        pad => PWMout(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = H_ENA(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => H_ENA(0)__PA ,
        pad => H_ENA(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \ADC_SAR_2:Bypass(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \ADC_SAR_2:Bypass(0)\__PA ,
        analog_term => \ADC_SAR_2:Net_210\ ,
        pad => \ADC_SAR_2:Bypass(0)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = H_ENB(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => H_ENB(0)__PA ,
        pad => H_ENB(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \ADC_SAR_1:Bypass(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \ADC_SAR_1:Bypass(0)\__PA ,
        analog_term => \ADC_SAR_1:Net_210\ ,
        pad => \ADC_SAR_1:Bypass(0)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = H_INA(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => H_INA(0)__PA ,
        pad => H_INA(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = H_INB(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => H_INB(0)__PA ,
        pad => H_INB(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=5]: 
Pin : Name = PIN_ADC_IN_EL(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PIN_ADC_IN_EL(0)__PA ,
        analog_term => Net_285 ,
        pad => PIN_ADC_IN_EL(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = PIN_ADC_IN_AZ(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PIN_ADC_IN_AZ(0)__PA ,
        analog_term => Net_117 ,
        pad => PIN_ADC_IN_AZ(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = PIN_ADC_IN_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PIN_ADC_IN_1(0)__PA ,
        analog_term => Net_127 ,
        pad => PIN_ADC_IN_1(0)_PAD );
    Properties:
    {
    }

Port 2 generates interrupt for logical port:
    logicalport: Name =PIN_SWITCH
        PORT MAP (
            in_clock_en => tmpOE__PIN_ADC_IN_1_net_0 ,
            in_reset => zero ,
            out_clock_en => tmpOE__PIN_ADC_IN_1_net_0 ,
            out_reset => zero ,
            interrupt => Net_15 ,
            in_clock => ClockBlock_BUS_CLK );
        Properties:
        {
            drive_mode = "010"
            ibuf_enabled = "1"
            id = "8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba"
            init_dr_st = "1"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=2]: 
Pin : Name = PIN_SWITCH(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE, PORT_INTERRUPT
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => PIN_SWITCH(0)__PA ,
        pad => PIN_SWITCH(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=5]: 
Pin : Name = S_EN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => S_EN(0)__PA ,
        pad => S_EN(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = S_STEP(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => S_STEP(0)__PA ,
        pin_input => Net_336 ,
        pad => S_STEP(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = S_DIR(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => S_DIR(0)__PA ,
        pad => S_DIR(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=6]: 
Pin : Name = Rx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_1(0)__PA ,
        fb => Net_105 ,
        pad => Rx_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Tx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_1(0)__PA ,
        pin_input => Net_100 ,
        pad => Tx_1(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_269 ,
            dclk_0 => Net_269_local ,
            dclk_glb_1 => Net_344 ,
            dclk_1 => Net_344_local ,
            aclk_glb_0 => Net_168 ,
            aclk_0 => Net_168_local ,
            clk_a_dig_glb_0 => Net_168_adig ,
            clk_a_dig_0 => Net_168_adig_local ,
            dclk_glb_2 => \UART_1:Net_9\ ,
            dclk_2 => \UART_1:Net_9_local\ ,
            dclk_glb_3 => Net_41 ,
            dclk_3 => Net_41_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,3): 
    vrefcell: Name =\ADC_SAR_1:vRef_1024\
        PORT MAP (
            vout => \ADC_SAR_1:Net_233\ );
        Properties:
        {
            autoenable = 1
            guid = "89B398AD-36A8-4627-9212-707F2986319E"
            ignoresleep = 0
            name = "1.024V"
        }
LPF group 0: empty
SAR group 0: 
    SAR Block @ F(SAR,0): 
    sarcell: Name =\ADC_SAR_1:ADC_SAR\
        PORT MAP (
            vplus => Net_127 ,
            vminus => \ADC_SAR_1:Net_126\ ,
            ext_pin => \ADC_SAR_1:Net_210\ ,
            vrefhi_out => \ADC_SAR_1:Net_126\ ,
            vref => \ADC_SAR_1:Net_233\ ,
            clock => Net_168 ,
            pump_clock => Net_168 ,
            sof_udb => Net_41_local ,
            irq => \ADC_SAR_1:Net_252\ ,
            next => Net_180 ,
            data_out_udb_11 => \ADC_SAR_1:Net_207_11\ ,
            data_out_udb_10 => \ADC_SAR_1:Net_207_10\ ,
            data_out_udb_9 => \ADC_SAR_1:Net_207_9\ ,
            data_out_udb_8 => \ADC_SAR_1:Net_207_8\ ,
            data_out_udb_7 => \ADC_SAR_1:Net_207_7\ ,
            data_out_udb_6 => \ADC_SAR_1:Net_207_6\ ,
            data_out_udb_5 => \ADC_SAR_1:Net_207_5\ ,
            data_out_udb_4 => \ADC_SAR_1:Net_207_4\ ,
            data_out_udb_3 => \ADC_SAR_1:Net_207_3\ ,
            data_out_udb_2 => \ADC_SAR_1:Net_207_2\ ,
            data_out_udb_1 => \ADC_SAR_1:Net_207_1\ ,
            data_out_udb_0 => \ADC_SAR_1:Net_207_0\ ,
            eof_udb => Net_163 );
        Properties:
        {
            cy_registers = ""
        }
    SAR Block @ F(SAR,1): 
    sarcell: Name =\ADC_SAR_2:ADC_SAR\
        PORT MAP (
            vplus => Net_283 ,
            vminus => \ADC_SAR_2:Net_126\ ,
            ext_pin => \ADC_SAR_2:Net_210\ ,
            vrefhi_out => \ADC_SAR_2:Net_126\ ,
            vref => \ADC_SAR_1:Net_233\ ,
            clock => Net_168 ,
            pump_clock => Net_168 ,
            sof_udb => Net_41_local ,
            irq => \ADC_SAR_2:Net_252\ ,
            next => Net_60 ,
            data_out_udb_11 => \ADC_SAR_2:Net_207_11\ ,
            data_out_udb_10 => \ADC_SAR_2:Net_207_10\ ,
            data_out_udb_9 => \ADC_SAR_2:Net_207_9\ ,
            data_out_udb_8 => \ADC_SAR_2:Net_207_8\ ,
            data_out_udb_7 => \ADC_SAR_2:Net_207_7\ ,
            data_out_udb_6 => \ADC_SAR_2:Net_207_6\ ,
            data_out_udb_5 => \ADC_SAR_2:Net_207_5\ ,
            data_out_udb_4 => \ADC_SAR_2:Net_207_4\ ,
            data_out_udb_3 => \ADC_SAR_2:Net_207_3\ ,
            data_out_udb_2 => \ADC_SAR_2:Net_207_2\ ,
            data_out_udb_1 => \ADC_SAR_2:Net_207_1\ ,
            data_out_udb_0 => \ADC_SAR_2:Net_207_0\ ,
            eof_udb => Net_61 );
        Properties:
        {
            cy_registers = ""
        }
ANAIF group 0: empty
PHUB group 0: empty

Blocks not positioned by the digital component placer:
    Amux Block @ <No Location>: 
    amuxcell: Name =AMux_1
        PORT MAP (
            muxin_1 => Net_285 ,
            muxin_0 => Net_117 ,
            vout => Net_283 );
        Properties:
        {
            api_type = 0
            connect_mode = 1
            cy_registers = ""
            hw_control = 0
            init_mux_sel = "00"
            muxin_width = 2
            one_active = 1
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                       | 
Port | Pin | Fixed |      Type |       Drive Mode |                  Name | Connections
-----+-----+-------+-----------+------------------+-----------------------+----------------------------
   0 |   0 |     * |      NONE |         CMOS_OUT |             PWMout(0) | In(Net_147)
     |   1 |     * |      NONE |         CMOS_OUT |              H_ENA(0) | 
     |   2 |     * |      NONE |      HI_Z_ANALOG | \ADC_SAR_2:Bypass(0)\ | Analog(\ADC_SAR_2:Net_210\)
     |   3 |     * |      NONE |         CMOS_OUT |              H_ENB(0) | 
     |   4 |     * |      NONE |      HI_Z_ANALOG | \ADC_SAR_1:Bypass(0)\ | Analog(\ADC_SAR_1:Net_210\)
     |   5 |     * |      NONE |         CMOS_OUT |              H_INA(0) | 
     |   6 |     * |      NONE |         CMOS_OUT |              H_INB(0) | 
-----+-----+-------+-----------+------------------+-----------------------+----------------------------
   1 |   5 |     * |      NONE |      HI_Z_ANALOG |      PIN_ADC_IN_EL(0) | Analog(Net_285)
     |   6 |     * |      NONE |      HI_Z_ANALOG |      PIN_ADC_IN_AZ(0) | Analog(Net_117)
     |   7 |     * |      NONE |      HI_Z_ANALOG |       PIN_ADC_IN_1(0) | Analog(Net_127)
-----+-----+-------+-----------+------------------+-----------------------+----------------------------
   2 |   2 |     * |   FALLING |      RES_PULL_UP |         PIN_SWITCH(0) | 
-----+-----+-------+-----------+------------------+-----------------------+----------------------------
   3 |   5 |     * |      NONE |         CMOS_OUT |               S_EN(0) | 
     |   6 |     * |      NONE |         CMOS_OUT |             S_STEP(0) | In(Net_336)
     |   7 |     * |      NONE |         CMOS_OUT |              S_DIR(0) | 
-----+-----+-------+-----------+------------------+-----------------------+----------------------------
  12 |   6 |     * |      NONE |     HI_Z_DIGITAL |               Rx_1(0) | FB(Net_105)
     |   7 |     * |      NONE |         CMOS_OUT |               Tx_1(0) | In(Net_100)
-------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.116ms
Digital Placement phase: Elapsed time ==> 2s.130ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Users\almsk\Documents\PSoC Creator\4.2\Devices\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "Project_Done_V0.4DisCon_r.vh2" --pcf-path "Project_Done_V0.4DisCon.pco" --des-name "Project_Done_V0.4DisCon" --dsf-path "Project_Done_V0.4DisCon.dsf" --sdc-path "Project_Done_V0.4DisCon.sdc" --lib-path "Project_Done_V0.4DisCon_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 2s.227ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.456ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.077ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Project_Done_V0.4DisCon_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.562ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.275ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 6s.674ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 6s.678ms
API generation phase: Elapsed time ==> 2s.613ms
Dependency generation phase: Elapsed time ==> 0s.031ms
Cleanup phase: Elapsed time ==> 0s.000ms
